
Sending_Receiving.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000013c  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00009f28  08000140  08000140  00001140  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000330  0800a068  0800a068  0000b068  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM          00000008  0800a398  0800a398  0000b398  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .init_array   00000004  0800a3a0  0800a3a0  0000b3a0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .fini_array   00000004  0800a3a4  0800a3a4  0000b3a4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  6 .data         000000d8  20000008  0800a3a8  0000c008  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 BLE_DRIVER_CONTEXT 00000035  200000e0  0800a480  0000c0e0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 SYSTEM_DRIVER_CONTEXT 00000011  20000118  0800a4b5  0000c118  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000720  2000012c  0800a4c6  0000c12c  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  2000084c  0800a4c6  0000c84c  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0000ca67  2**0
                  CONTENTS, READONLY
 12 MAPPING_TABLE 00000028  20030000  20030000  0000d000  2**2
                  ALLOC
 13 MB_MEM1       000001bb  20030028  20030028  0000d000  2**2
                  ALLOC
 14 .MB_MEM2      00000883  200301e4  0800a4c6  0000c1e4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
 15 .debug_info   000313d4  00000000  00000000  0000ca97  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_abbrev 00006921  00000000  00000000  0003de6b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_aranges 00002b88  00000000  00000000  00044790  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_rnglists 00002173  00000000  00000000  00047318  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_macro  000290c5  00000000  00000000  0004948b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_line   0003226a  00000000  00000000  00072550  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_str    000e0038  00000000  00000000  000a47ba  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .comment      00000043  00000000  00000000  001847f2  2**0
                  CONTENTS, READONLY
 23 .debug_frame  0000be94  00000000  00000000  00184838  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 24 .debug_line_str 0000005f  00000000  00000000  001906cc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000140 <__do_global_dtors_aux>:
 8000140:	b510      	push	{r4, lr}
 8000142:	4c05      	ldr	r4, [pc, #20]	@ (8000158 <__do_global_dtors_aux+0x18>)
 8000144:	7823      	ldrb	r3, [r4, #0]
 8000146:	b933      	cbnz	r3, 8000156 <__do_global_dtors_aux+0x16>
 8000148:	4b04      	ldr	r3, [pc, #16]	@ (800015c <__do_global_dtors_aux+0x1c>)
 800014a:	b113      	cbz	r3, 8000152 <__do_global_dtors_aux+0x12>
 800014c:	4804      	ldr	r0, [pc, #16]	@ (8000160 <__do_global_dtors_aux+0x20>)
 800014e:	f3af 8000 	nop.w
 8000152:	2301      	movs	r3, #1
 8000154:	7023      	strb	r3, [r4, #0]
 8000156:	bd10      	pop	{r4, pc}
 8000158:	2000012c 	.word	0x2000012c
 800015c:	00000000 	.word	0x00000000
 8000160:	0800a050 	.word	0x0800a050

08000164 <frame_dummy>:
 8000164:	b508      	push	{r3, lr}
 8000166:	4b03      	ldr	r3, [pc, #12]	@ (8000174 <frame_dummy+0x10>)
 8000168:	b11b      	cbz	r3, 8000172 <frame_dummy+0xe>
 800016a:	4903      	ldr	r1, [pc, #12]	@ (8000178 <frame_dummy+0x14>)
 800016c:	4803      	ldr	r0, [pc, #12]	@ (800017c <frame_dummy+0x18>)
 800016e:	f3af 8000 	nop.w
 8000172:	bd08      	pop	{r3, pc}
 8000174:	00000000 	.word	0x00000000
 8000178:	20000130 	.word	0x20000130
 800017c:	0800a050 	.word	0x0800a050

08000180 <strlen>:
 8000180:	4603      	mov	r3, r0
 8000182:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000186:	2a00      	cmp	r2, #0
 8000188:	d1fb      	bne.n	8000182 <strlen+0x2>
 800018a:	1a18      	subs	r0, r3, r0
 800018c:	3801      	subs	r0, #1
 800018e:	4770      	bx	lr

08000190 <memchr>:
 8000190:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 8000194:	2a10      	cmp	r2, #16
 8000196:	db2b      	blt.n	80001f0 <memchr+0x60>
 8000198:	f010 0f07 	tst.w	r0, #7
 800019c:	d008      	beq.n	80001b0 <memchr+0x20>
 800019e:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001a2:	3a01      	subs	r2, #1
 80001a4:	428b      	cmp	r3, r1
 80001a6:	d02d      	beq.n	8000204 <memchr+0x74>
 80001a8:	f010 0f07 	tst.w	r0, #7
 80001ac:	b342      	cbz	r2, 8000200 <memchr+0x70>
 80001ae:	d1f6      	bne.n	800019e <memchr+0xe>
 80001b0:	b4f0      	push	{r4, r5, r6, r7}
 80001b2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 80001b6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 80001ba:	f022 0407 	bic.w	r4, r2, #7
 80001be:	f07f 0700 	mvns.w	r7, #0
 80001c2:	2300      	movs	r3, #0
 80001c4:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 80001c8:	3c08      	subs	r4, #8
 80001ca:	ea85 0501 	eor.w	r5, r5, r1
 80001ce:	ea86 0601 	eor.w	r6, r6, r1
 80001d2:	fa85 f547 	uadd8	r5, r5, r7
 80001d6:	faa3 f587 	sel	r5, r3, r7
 80001da:	fa86 f647 	uadd8	r6, r6, r7
 80001de:	faa5 f687 	sel	r6, r5, r7
 80001e2:	b98e      	cbnz	r6, 8000208 <memchr+0x78>
 80001e4:	d1ee      	bne.n	80001c4 <memchr+0x34>
 80001e6:	bcf0      	pop	{r4, r5, r6, r7}
 80001e8:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001ec:	f002 0207 	and.w	r2, r2, #7
 80001f0:	b132      	cbz	r2, 8000200 <memchr+0x70>
 80001f2:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f6:	3a01      	subs	r2, #1
 80001f8:	ea83 0301 	eor.w	r3, r3, r1
 80001fc:	b113      	cbz	r3, 8000204 <memchr+0x74>
 80001fe:	d1f8      	bne.n	80001f2 <memchr+0x62>
 8000200:	2000      	movs	r0, #0
 8000202:	4770      	bx	lr
 8000204:	3801      	subs	r0, #1
 8000206:	4770      	bx	lr
 8000208:	2d00      	cmp	r5, #0
 800020a:	bf06      	itte	eq
 800020c:	4635      	moveq	r5, r6
 800020e:	3803      	subeq	r0, #3
 8000210:	3807      	subne	r0, #7
 8000212:	f015 0f01 	tst.w	r5, #1
 8000216:	d107      	bne.n	8000228 <memchr+0x98>
 8000218:	3001      	adds	r0, #1
 800021a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800021e:	bf02      	ittt	eq
 8000220:	3001      	addeq	r0, #1
 8000222:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000226:	3001      	addeq	r0, #1
 8000228:	bcf0      	pop	{r4, r5, r6, r7}
 800022a:	3801      	subs	r0, #1
 800022c:	4770      	bx	lr
 800022e:	bf00      	nop

08000230 <__aeabi_uldivmod>:
 8000230:	b953      	cbnz	r3, 8000248 <__aeabi_uldivmod+0x18>
 8000232:	b94a      	cbnz	r2, 8000248 <__aeabi_uldivmod+0x18>
 8000234:	2900      	cmp	r1, #0
 8000236:	bf08      	it	eq
 8000238:	2800      	cmpeq	r0, #0
 800023a:	bf1c      	itt	ne
 800023c:	f04f 31ff 	movne.w	r1, #4294967295
 8000240:	f04f 30ff 	movne.w	r0, #4294967295
 8000244:	f000 b96a 	b.w	800051c <__aeabi_idiv0>
 8000248:	f1ad 0c08 	sub.w	ip, sp, #8
 800024c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000250:	f000 f806 	bl	8000260 <__udivmoddi4>
 8000254:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000258:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800025c:	b004      	add	sp, #16
 800025e:	4770      	bx	lr

08000260 <__udivmoddi4>:
 8000260:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000264:	9d08      	ldr	r5, [sp, #32]
 8000266:	460c      	mov	r4, r1
 8000268:	2b00      	cmp	r3, #0
 800026a:	d14e      	bne.n	800030a <__udivmoddi4+0xaa>
 800026c:	4694      	mov	ip, r2
 800026e:	458c      	cmp	ip, r1
 8000270:	4686      	mov	lr, r0
 8000272:	fab2 f282 	clz	r2, r2
 8000276:	d962      	bls.n	800033e <__udivmoddi4+0xde>
 8000278:	b14a      	cbz	r2, 800028e <__udivmoddi4+0x2e>
 800027a:	f1c2 0320 	rsb	r3, r2, #32
 800027e:	4091      	lsls	r1, r2
 8000280:	fa20 f303 	lsr.w	r3, r0, r3
 8000284:	fa0c fc02 	lsl.w	ip, ip, r2
 8000288:	4319      	orrs	r1, r3
 800028a:	fa00 fe02 	lsl.w	lr, r0, r2
 800028e:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000292:	fa1f f68c 	uxth.w	r6, ip
 8000296:	fbb1 f4f7 	udiv	r4, r1, r7
 800029a:	ea4f 431e 	mov.w	r3, lr, lsr #16
 800029e:	fb07 1114 	mls	r1, r7, r4, r1
 80002a2:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 80002a6:	fb04 f106 	mul.w	r1, r4, r6
 80002aa:	4299      	cmp	r1, r3
 80002ac:	d90a      	bls.n	80002c4 <__udivmoddi4+0x64>
 80002ae:	eb1c 0303 	adds.w	r3, ip, r3
 80002b2:	f104 30ff 	add.w	r0, r4, #4294967295
 80002b6:	f080 8112 	bcs.w	80004de <__udivmoddi4+0x27e>
 80002ba:	4299      	cmp	r1, r3
 80002bc:	f240 810f 	bls.w	80004de <__udivmoddi4+0x27e>
 80002c0:	3c02      	subs	r4, #2
 80002c2:	4463      	add	r3, ip
 80002c4:	1a59      	subs	r1, r3, r1
 80002c6:	fa1f f38e 	uxth.w	r3, lr
 80002ca:	fbb1 f0f7 	udiv	r0, r1, r7
 80002ce:	fb07 1110 	mls	r1, r7, r0, r1
 80002d2:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 80002d6:	fb00 f606 	mul.w	r6, r0, r6
 80002da:	429e      	cmp	r6, r3
 80002dc:	d90a      	bls.n	80002f4 <__udivmoddi4+0x94>
 80002de:	eb1c 0303 	adds.w	r3, ip, r3
 80002e2:	f100 31ff 	add.w	r1, r0, #4294967295
 80002e6:	f080 80fc 	bcs.w	80004e2 <__udivmoddi4+0x282>
 80002ea:	429e      	cmp	r6, r3
 80002ec:	f240 80f9 	bls.w	80004e2 <__udivmoddi4+0x282>
 80002f0:	4463      	add	r3, ip
 80002f2:	3802      	subs	r0, #2
 80002f4:	1b9b      	subs	r3, r3, r6
 80002f6:	ea40 4004 	orr.w	r0, r0, r4, lsl #16
 80002fa:	2100      	movs	r1, #0
 80002fc:	b11d      	cbz	r5, 8000306 <__udivmoddi4+0xa6>
 80002fe:	40d3      	lsrs	r3, r2
 8000300:	2200      	movs	r2, #0
 8000302:	e9c5 3200 	strd	r3, r2, [r5]
 8000306:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800030a:	428b      	cmp	r3, r1
 800030c:	d905      	bls.n	800031a <__udivmoddi4+0xba>
 800030e:	b10d      	cbz	r5, 8000314 <__udivmoddi4+0xb4>
 8000310:	e9c5 0100 	strd	r0, r1, [r5]
 8000314:	2100      	movs	r1, #0
 8000316:	4608      	mov	r0, r1
 8000318:	e7f5      	b.n	8000306 <__udivmoddi4+0xa6>
 800031a:	fab3 f183 	clz	r1, r3
 800031e:	2900      	cmp	r1, #0
 8000320:	d146      	bne.n	80003b0 <__udivmoddi4+0x150>
 8000322:	42a3      	cmp	r3, r4
 8000324:	d302      	bcc.n	800032c <__udivmoddi4+0xcc>
 8000326:	4290      	cmp	r0, r2
 8000328:	f0c0 80f0 	bcc.w	800050c <__udivmoddi4+0x2ac>
 800032c:	1a86      	subs	r6, r0, r2
 800032e:	eb64 0303 	sbc.w	r3, r4, r3
 8000332:	2001      	movs	r0, #1
 8000334:	2d00      	cmp	r5, #0
 8000336:	d0e6      	beq.n	8000306 <__udivmoddi4+0xa6>
 8000338:	e9c5 6300 	strd	r6, r3, [r5]
 800033c:	e7e3      	b.n	8000306 <__udivmoddi4+0xa6>
 800033e:	2a00      	cmp	r2, #0
 8000340:	f040 8090 	bne.w	8000464 <__udivmoddi4+0x204>
 8000344:	eba1 040c 	sub.w	r4, r1, ip
 8000348:	ea4f 481c 	mov.w	r8, ip, lsr #16
 800034c:	fa1f f78c 	uxth.w	r7, ip
 8000350:	2101      	movs	r1, #1
 8000352:	fbb4 f6f8 	udiv	r6, r4, r8
 8000356:	ea4f 431e 	mov.w	r3, lr, lsr #16
 800035a:	fb08 4416 	mls	r4, r8, r6, r4
 800035e:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000362:	fb07 f006 	mul.w	r0, r7, r6
 8000366:	4298      	cmp	r0, r3
 8000368:	d908      	bls.n	800037c <__udivmoddi4+0x11c>
 800036a:	eb1c 0303 	adds.w	r3, ip, r3
 800036e:	f106 34ff 	add.w	r4, r6, #4294967295
 8000372:	d202      	bcs.n	800037a <__udivmoddi4+0x11a>
 8000374:	4298      	cmp	r0, r3
 8000376:	f200 80cd 	bhi.w	8000514 <__udivmoddi4+0x2b4>
 800037a:	4626      	mov	r6, r4
 800037c:	1a1c      	subs	r4, r3, r0
 800037e:	fa1f f38e 	uxth.w	r3, lr
 8000382:	fbb4 f0f8 	udiv	r0, r4, r8
 8000386:	fb08 4410 	mls	r4, r8, r0, r4
 800038a:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 800038e:	fb00 f707 	mul.w	r7, r0, r7
 8000392:	429f      	cmp	r7, r3
 8000394:	d908      	bls.n	80003a8 <__udivmoddi4+0x148>
 8000396:	eb1c 0303 	adds.w	r3, ip, r3
 800039a:	f100 34ff 	add.w	r4, r0, #4294967295
 800039e:	d202      	bcs.n	80003a6 <__udivmoddi4+0x146>
 80003a0:	429f      	cmp	r7, r3
 80003a2:	f200 80b0 	bhi.w	8000506 <__udivmoddi4+0x2a6>
 80003a6:	4620      	mov	r0, r4
 80003a8:	1bdb      	subs	r3, r3, r7
 80003aa:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 80003ae:	e7a5      	b.n	80002fc <__udivmoddi4+0x9c>
 80003b0:	f1c1 0620 	rsb	r6, r1, #32
 80003b4:	408b      	lsls	r3, r1
 80003b6:	fa22 f706 	lsr.w	r7, r2, r6
 80003ba:	431f      	orrs	r7, r3
 80003bc:	fa20 fc06 	lsr.w	ip, r0, r6
 80003c0:	fa04 f301 	lsl.w	r3, r4, r1
 80003c4:	ea43 030c 	orr.w	r3, r3, ip
 80003c8:	40f4      	lsrs	r4, r6
 80003ca:	fa00 f801 	lsl.w	r8, r0, r1
 80003ce:	0c38      	lsrs	r0, r7, #16
 80003d0:	ea4f 4913 	mov.w	r9, r3, lsr #16
 80003d4:	fbb4 fef0 	udiv	lr, r4, r0
 80003d8:	fa1f fc87 	uxth.w	ip, r7
 80003dc:	fb00 441e 	mls	r4, r0, lr, r4
 80003e0:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 80003e4:	fb0e f90c 	mul.w	r9, lr, ip
 80003e8:	45a1      	cmp	r9, r4
 80003ea:	fa02 f201 	lsl.w	r2, r2, r1
 80003ee:	d90a      	bls.n	8000406 <__udivmoddi4+0x1a6>
 80003f0:	193c      	adds	r4, r7, r4
 80003f2:	f10e 3aff 	add.w	sl, lr, #4294967295
 80003f6:	f080 8084 	bcs.w	8000502 <__udivmoddi4+0x2a2>
 80003fa:	45a1      	cmp	r9, r4
 80003fc:	f240 8081 	bls.w	8000502 <__udivmoddi4+0x2a2>
 8000400:	f1ae 0e02 	sub.w	lr, lr, #2
 8000404:	443c      	add	r4, r7
 8000406:	eba4 0409 	sub.w	r4, r4, r9
 800040a:	fa1f f983 	uxth.w	r9, r3
 800040e:	fbb4 f3f0 	udiv	r3, r4, r0
 8000412:	fb00 4413 	mls	r4, r0, r3, r4
 8000416:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 800041a:	fb03 fc0c 	mul.w	ip, r3, ip
 800041e:	45a4      	cmp	ip, r4
 8000420:	d907      	bls.n	8000432 <__udivmoddi4+0x1d2>
 8000422:	193c      	adds	r4, r7, r4
 8000424:	f103 30ff 	add.w	r0, r3, #4294967295
 8000428:	d267      	bcs.n	80004fa <__udivmoddi4+0x29a>
 800042a:	45a4      	cmp	ip, r4
 800042c:	d965      	bls.n	80004fa <__udivmoddi4+0x29a>
 800042e:	3b02      	subs	r3, #2
 8000430:	443c      	add	r4, r7
 8000432:	ea43 400e 	orr.w	r0, r3, lr, lsl #16
 8000436:	fba0 9302 	umull	r9, r3, r0, r2
 800043a:	eba4 040c 	sub.w	r4, r4, ip
 800043e:	429c      	cmp	r4, r3
 8000440:	46ce      	mov	lr, r9
 8000442:	469c      	mov	ip, r3
 8000444:	d351      	bcc.n	80004ea <__udivmoddi4+0x28a>
 8000446:	d04e      	beq.n	80004e6 <__udivmoddi4+0x286>
 8000448:	b155      	cbz	r5, 8000460 <__udivmoddi4+0x200>
 800044a:	ebb8 030e 	subs.w	r3, r8, lr
 800044e:	eb64 040c 	sbc.w	r4, r4, ip
 8000452:	fa04 f606 	lsl.w	r6, r4, r6
 8000456:	40cb      	lsrs	r3, r1
 8000458:	431e      	orrs	r6, r3
 800045a:	40cc      	lsrs	r4, r1
 800045c:	e9c5 6400 	strd	r6, r4, [r5]
 8000460:	2100      	movs	r1, #0
 8000462:	e750      	b.n	8000306 <__udivmoddi4+0xa6>
 8000464:	f1c2 0320 	rsb	r3, r2, #32
 8000468:	fa20 f103 	lsr.w	r1, r0, r3
 800046c:	fa0c fc02 	lsl.w	ip, ip, r2
 8000470:	fa24 f303 	lsr.w	r3, r4, r3
 8000474:	4094      	lsls	r4, r2
 8000476:	430c      	orrs	r4, r1
 8000478:	ea4f 481c 	mov.w	r8, ip, lsr #16
 800047c:	fa00 fe02 	lsl.w	lr, r0, r2
 8000480:	fa1f f78c 	uxth.w	r7, ip
 8000484:	fbb3 f0f8 	udiv	r0, r3, r8
 8000488:	fb08 3110 	mls	r1, r8, r0, r3
 800048c:	0c23      	lsrs	r3, r4, #16
 800048e:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000492:	fb00 f107 	mul.w	r1, r0, r7
 8000496:	4299      	cmp	r1, r3
 8000498:	d908      	bls.n	80004ac <__udivmoddi4+0x24c>
 800049a:	eb1c 0303 	adds.w	r3, ip, r3
 800049e:	f100 36ff 	add.w	r6, r0, #4294967295
 80004a2:	d22c      	bcs.n	80004fe <__udivmoddi4+0x29e>
 80004a4:	4299      	cmp	r1, r3
 80004a6:	d92a      	bls.n	80004fe <__udivmoddi4+0x29e>
 80004a8:	3802      	subs	r0, #2
 80004aa:	4463      	add	r3, ip
 80004ac:	1a5b      	subs	r3, r3, r1
 80004ae:	b2a4      	uxth	r4, r4
 80004b0:	fbb3 f1f8 	udiv	r1, r3, r8
 80004b4:	fb08 3311 	mls	r3, r8, r1, r3
 80004b8:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 80004bc:	fb01 f307 	mul.w	r3, r1, r7
 80004c0:	42a3      	cmp	r3, r4
 80004c2:	d908      	bls.n	80004d6 <__udivmoddi4+0x276>
 80004c4:	eb1c 0404 	adds.w	r4, ip, r4
 80004c8:	f101 36ff 	add.w	r6, r1, #4294967295
 80004cc:	d213      	bcs.n	80004f6 <__udivmoddi4+0x296>
 80004ce:	42a3      	cmp	r3, r4
 80004d0:	d911      	bls.n	80004f6 <__udivmoddi4+0x296>
 80004d2:	3902      	subs	r1, #2
 80004d4:	4464      	add	r4, ip
 80004d6:	1ae4      	subs	r4, r4, r3
 80004d8:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 80004dc:	e739      	b.n	8000352 <__udivmoddi4+0xf2>
 80004de:	4604      	mov	r4, r0
 80004e0:	e6f0      	b.n	80002c4 <__udivmoddi4+0x64>
 80004e2:	4608      	mov	r0, r1
 80004e4:	e706      	b.n	80002f4 <__udivmoddi4+0x94>
 80004e6:	45c8      	cmp	r8, r9
 80004e8:	d2ae      	bcs.n	8000448 <__udivmoddi4+0x1e8>
 80004ea:	ebb9 0e02 	subs.w	lr, r9, r2
 80004ee:	eb63 0c07 	sbc.w	ip, r3, r7
 80004f2:	3801      	subs	r0, #1
 80004f4:	e7a8      	b.n	8000448 <__udivmoddi4+0x1e8>
 80004f6:	4631      	mov	r1, r6
 80004f8:	e7ed      	b.n	80004d6 <__udivmoddi4+0x276>
 80004fa:	4603      	mov	r3, r0
 80004fc:	e799      	b.n	8000432 <__udivmoddi4+0x1d2>
 80004fe:	4630      	mov	r0, r6
 8000500:	e7d4      	b.n	80004ac <__udivmoddi4+0x24c>
 8000502:	46d6      	mov	lr, sl
 8000504:	e77f      	b.n	8000406 <__udivmoddi4+0x1a6>
 8000506:	4463      	add	r3, ip
 8000508:	3802      	subs	r0, #2
 800050a:	e74d      	b.n	80003a8 <__udivmoddi4+0x148>
 800050c:	4606      	mov	r6, r0
 800050e:	4623      	mov	r3, r4
 8000510:	4608      	mov	r0, r1
 8000512:	e70f      	b.n	8000334 <__udivmoddi4+0xd4>
 8000514:	3e02      	subs	r6, #2
 8000516:	4463      	add	r3, ip
 8000518:	e730      	b.n	800037c <__udivmoddi4+0x11c>
 800051a:	bf00      	nop

0800051c <__aeabi_idiv0>:
 800051c:	4770      	bx	lr
 800051e:	bf00      	nop

08000520 <APPD_EnableCPU2>:
/* USER CODE END APPD_Init */
  return;
}

void APPD_EnableCPU2( void )
{
 8000520:	b5b0      	push	{r4, r5, r7, lr}
 8000522:	b088      	sub	sp, #32
 8000524:	af00      	add	r7, sp, #0
/* USER CODE BEGIN APPD_EnableCPU2 */
  APPD_GeneralConfig.STBY_DebugGpioaPinList = STBY_DebugGpioaPinList;
 8000526:	4b15      	ldr	r3, [pc, #84]	@ (800057c <APPD_EnableCPU2+0x5c>)
 8000528:	881a      	ldrh	r2, [r3, #0]
 800052a:	4b15      	ldr	r3, [pc, #84]	@ (8000580 <APPD_EnableCPU2+0x60>)
 800052c:	809a      	strh	r2, [r3, #4]
  APPD_GeneralConfig.STBY_DebugGpiobPinList = STBY_DebugGpiobPinList;
 800052e:	4b15      	ldr	r3, [pc, #84]	@ (8000584 <APPD_EnableCPU2+0x64>)
 8000530:	881a      	ldrh	r2, [r3, #0]
 8000532:	4b13      	ldr	r3, [pc, #76]	@ (8000580 <APPD_EnableCPU2+0x60>)
 8000534:	80da      	strh	r2, [r3, #6]
  APPD_GeneralConfig.STBY_DebugGpiocPinList = STBY_DebugGpiocPinList;
 8000536:	4b14      	ldr	r3, [pc, #80]	@ (8000588 <APPD_EnableCPU2+0x68>)
 8000538:	881a      	ldrh	r2, [r3, #0]
 800053a:	4b11      	ldr	r3, [pc, #68]	@ (8000580 <APPD_EnableCPU2+0x60>)
 800053c:	811a      	strh	r2, [r3, #8]
  APPD_GeneralConfig.STBY_DtbGpioaPinList = STBY_DtbGpioaPinList;
 800053e:	4b13      	ldr	r3, [pc, #76]	@ (800058c <APPD_EnableCPU2+0x6c>)
 8000540:	881a      	ldrh	r2, [r3, #0]
 8000542:	4b0f      	ldr	r3, [pc, #60]	@ (8000580 <APPD_EnableCPU2+0x60>)
 8000544:	815a      	strh	r2, [r3, #10]
  APPD_GeneralConfig.STBY_DtbGpiobPinList = STBY_DtbGpiobPinList;
 8000546:	4b12      	ldr	r3, [pc, #72]	@ (8000590 <APPD_EnableCPU2+0x70>)
 8000548:	881a      	ldrh	r2, [r3, #0]
 800054a:	4b0d      	ldr	r3, [pc, #52]	@ (8000580 <APPD_EnableCPU2+0x60>)
 800054c:	819a      	strh	r2, [r3, #12]

  SHCI_C2_DEBUG_Init_Cmd_Packet_t DebugCmdPacket =
 800054e:	4b11      	ldr	r3, [pc, #68]	@ (8000594 <APPD_EnableCPU2+0x74>)
 8000550:	1d3c      	adds	r4, r7, #4
 8000552:	461d      	mov	r5, r3
 8000554:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000556:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000558:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 800055c:	c403      	stmia	r4!, {r0, r1}
 800055e:	8022      	strh	r2, [r4, #0]
 8000560:	3402      	adds	r4, #2
 8000562:	0c13      	lsrs	r3, r2, #16
 8000564:	7023      	strb	r3, [r4, #0]
    NBR_OF_TRACES_CONFIG_PARAMETERS,
    NBR_OF_GENERAL_CONFIG_PARAMETERS}
  };

  /**< Traces channel initialization */
  TL_TRACES_Init( );
 8000566:	f007 fa43 	bl	80079f0 <TL_TRACES_Init>

  /** GPIO DEBUG Initialization */
  SHCI_C2_DEBUG_Init( &DebugCmdPacket  );
 800056a:	1d3b      	adds	r3, r7, #4
 800056c:	4618      	mov	r0, r3
 800056e:	f006 fcd4 	bl	8006f1a <SHCI_C2_DEBUG_Init>

/* USER CODE END APPD_EnableCPU2 */
  return;
 8000572:	bf00      	nop
}
 8000574:	3720      	adds	r7, #32
 8000576:	46bd      	mov	sp, r7
 8000578:	bdb0      	pop	{r4, r5, r7, pc}
 800057a:	bf00      	nop
 800057c:	20000020 	.word	0x20000020
 8000580:	200301e8 	.word	0x200301e8
 8000584:	20000022 	.word	0x20000022
 8000588:	20000024 	.word	0x20000024
 800058c:	20000026 	.word	0x20000026
 8000590:	20000028 	.word	0x20000028
 8000594:	0800a068 	.word	0x0800a068

08000598 <LL_C2_PWR_SetPowerMode>:
  *
  *         (*) Not available on devices STM32WB15xx, STM32WB10xx, STM32WB1Mxx
  * @retval None
  */
__STATIC_INLINE void LL_C2_PWR_SetPowerMode(uint32_t LowPowerMode)
{
 8000598:	b480      	push	{r7}
 800059a:	b083      	sub	sp, #12
 800059c:	af00      	add	r7, sp, #0
 800059e:	6078      	str	r0, [r7, #4]
  MODIFY_REG(PWR->C2CR1, PWR_C2CR1_LPMS, LowPowerMode);
 80005a0:	4b07      	ldr	r3, [pc, #28]	@ (80005c0 <LL_C2_PWR_SetPowerMode+0x28>)
 80005a2:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80005a6:	f023 0207 	bic.w	r2, r3, #7
 80005aa:	4905      	ldr	r1, [pc, #20]	@ (80005c0 <LL_C2_PWR_SetPowerMode+0x28>)
 80005ac:	687b      	ldr	r3, [r7, #4]
 80005ae:	4313      	orrs	r3, r2
 80005b0:	f8c1 3080 	str.w	r3, [r1, #128]	@ 0x80
}
 80005b4:	bf00      	nop
 80005b6:	370c      	adds	r7, #12
 80005b8:	46bd      	mov	sp, r7
 80005ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80005be:	4770      	bx	lr
 80005c0:	58000400 	.word	0x58000400

080005c4 <LL_EXTI_EnableIT_32_63>:
  *         @arg @ref LL_EXTI_LINE_ALL_32_63
  *         (*) value not defined in all devices
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_EnableIT_32_63(uint32_t ExtiLine)
{
 80005c4:	b480      	push	{r7}
 80005c6:	b083      	sub	sp, #12
 80005c8:	af00      	add	r7, sp, #0
 80005ca:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->IMR2, ExtiLine);
 80005cc:	4b06      	ldr	r3, [pc, #24]	@ (80005e8 <LL_EXTI_EnableIT_32_63+0x24>)
 80005ce:	f8d3 2090 	ldr.w	r2, [r3, #144]	@ 0x90
 80005d2:	4905      	ldr	r1, [pc, #20]	@ (80005e8 <LL_EXTI_EnableIT_32_63+0x24>)
 80005d4:	687b      	ldr	r3, [r7, #4]
 80005d6:	4313      	orrs	r3, r2
 80005d8:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
}
 80005dc:	bf00      	nop
 80005de:	370c      	adds	r7, #12
 80005e0:	46bd      	mov	sp, r7
 80005e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80005e6:	4770      	bx	lr
 80005e8:	58000800 	.word	0x58000800

080005ec <LL_RCC_HSE_SetCapacitorTuning>:
  * @rmtoll HSECR        HSETUNE       LL_RCC_HSE_SetCapacitorTuning
  * @param  Value Between Min_Data = 0 and Max_Data = 63
  * @retval None
  */
__STATIC_INLINE void LL_RCC_HSE_SetCapacitorTuning(uint32_t Value)
{
 80005ec:	b480      	push	{r7}
 80005ee:	b083      	sub	sp, #12
 80005f0:	af00      	add	r7, sp, #0
 80005f2:	6078      	str	r0, [r7, #4]
  WRITE_REG(RCC->HSECR, HSE_CONTROL_UNLOCK_KEY);
 80005f4:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80005f8:	4a0a      	ldr	r2, [pc, #40]	@ (8000624 <LL_RCC_HSE_SetCapacitorTuning+0x38>)
 80005fa:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c
  MODIFY_REG(RCC->HSECR, RCC_HSECR_HSETUNE, Value << RCC_HSECR_HSETUNE_Pos);
 80005fe:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8000602:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8000606:	f423 527c 	bic.w	r2, r3, #16128	@ 0x3f00
 800060a:	687b      	ldr	r3, [r7, #4]
 800060c:	021b      	lsls	r3, r3, #8
 800060e:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8000612:	4313      	orrs	r3, r2
 8000614:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c
}
 8000618:	bf00      	nop
 800061a:	370c      	adds	r7, #12
 800061c:	46bd      	mov	sp, r7
 800061e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000622:	4770      	bx	lr
 8000624:	cafecafe 	.word	0xcafecafe

08000628 <LL_RCC_SetClkAfterWakeFromStop>:
  *         @arg @ref LL_RCC_STOP_WAKEUPCLOCK_MSI
  *         @arg @ref LL_RCC_STOP_WAKEUPCLOCK_HSI
  * @retval None
  */
__STATIC_INLINE void LL_RCC_SetClkAfterWakeFromStop(uint32_t Clock)
{
 8000628:	b480      	push	{r7}
 800062a:	b083      	sub	sp, #12
 800062c:	af00      	add	r7, sp, #0
 800062e:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_STOPWUCK, Clock);
 8000630:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8000634:	689b      	ldr	r3, [r3, #8]
 8000636:	f423 4200 	bic.w	r2, r3, #32768	@ 0x8000
 800063a:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 800063e:	687b      	ldr	r3, [r7, #4]
 8000640:	4313      	orrs	r3, r2
 8000642:	608b      	str	r3, [r1, #8]
}
 8000644:	bf00      	nop
 8000646:	370c      	adds	r7, #12
 8000648:	46bd      	mov	sp, r7
 800064a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800064e:	4770      	bx	lr

08000650 <LL_DBGMCU_GetDeviceID>:
  * @note   For STM32WBxxxx devices, the device ID is 0x495
  * @rmtoll DBGMCU_IDCODE DEV_ID        LL_DBGMCU_GetDeviceID
  * @retval Values between Min_Data=0x00 and Max_Data=0xFFF (ex: device ID is 0x495)
  */
__STATIC_INLINE uint32_t LL_DBGMCU_GetDeviceID(void)
{
 8000650:	b480      	push	{r7}
 8000652:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(DBGMCU->IDCODE, DBGMCU_IDCODE_DEV_ID));
 8000654:	4b04      	ldr	r3, [pc, #16]	@ (8000668 <LL_DBGMCU_GetDeviceID+0x18>)
 8000656:	681b      	ldr	r3, [r3, #0]
 8000658:	f3c3 030b 	ubfx	r3, r3, #0, #12
}
 800065c:	4618      	mov	r0, r3
 800065e:	46bd      	mov	sp, r7
 8000660:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000664:	4770      	bx	lr
 8000666:	bf00      	nop
 8000668:	e0042000 	.word	0xe0042000

0800066c <LL_DBGMCU_GetRevisionID>:
  * @note   This field indicates the revision of the device.
  * @rmtoll DBGMCU_IDCODE REV_ID        LL_DBGMCU_GetRevisionID
  * @retval Values between Min_Data=0x00 and Max_Data=0xFFFF
  */
__STATIC_INLINE uint32_t LL_DBGMCU_GetRevisionID(void)
{
 800066c:	b480      	push	{r7}
 800066e:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(DBGMCU->IDCODE, DBGMCU_IDCODE_REV_ID) >> DBGMCU_IDCODE_REV_ID_Pos);
 8000670:	4b04      	ldr	r3, [pc, #16]	@ (8000684 <LL_DBGMCU_GetRevisionID+0x18>)
 8000672:	681b      	ldr	r3, [r3, #0]
 8000674:	0c1b      	lsrs	r3, r3, #16
 8000676:	b29b      	uxth	r3, r3
}
 8000678:	4618      	mov	r0, r3
 800067a:	46bd      	mov	sp, r7
 800067c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000680:	4770      	bx	lr
 8000682:	bf00      	nop
 8000684:	e0042000 	.word	0xe0042000

08000688 <LL_RTC_EnableWriteProtection>:
  * @rmtoll WPR          KEY           LL_RTC_EnableWriteProtection
  * @param  RTCx RTC Instance
  * @retval None
  */
__STATIC_INLINE void LL_RTC_EnableWriteProtection(RTC_TypeDef *RTCx)
{
 8000688:	b480      	push	{r7}
 800068a:	b083      	sub	sp, #12
 800068c:	af00      	add	r7, sp, #0
 800068e:	6078      	str	r0, [r7, #4]
  WRITE_REG(RTCx->WPR, RTC_WRITE_PROTECTION_DISABLE);
 8000690:	687b      	ldr	r3, [r7, #4]
 8000692:	22ff      	movs	r2, #255	@ 0xff
 8000694:	625a      	str	r2, [r3, #36]	@ 0x24
}
 8000696:	bf00      	nop
 8000698:	370c      	adds	r7, #12
 800069a:	46bd      	mov	sp, r7
 800069c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80006a0:	4770      	bx	lr

080006a2 <LL_RTC_DisableWriteProtection>:
  * @rmtoll WPR          KEY           LL_RTC_DisableWriteProtection
  * @param  RTCx RTC Instance
  * @retval None
  */
__STATIC_INLINE void LL_RTC_DisableWriteProtection(RTC_TypeDef *RTCx)
{
 80006a2:	b480      	push	{r7}
 80006a4:	b083      	sub	sp, #12
 80006a6:	af00      	add	r7, sp, #0
 80006a8:	6078      	str	r0, [r7, #4]
  WRITE_REG(RTCx->WPR, RTC_WRITE_PROTECTION_ENABLE_1);
 80006aa:	687b      	ldr	r3, [r7, #4]
 80006ac:	22ca      	movs	r2, #202	@ 0xca
 80006ae:	625a      	str	r2, [r3, #36]	@ 0x24
  WRITE_REG(RTCx->WPR, RTC_WRITE_PROTECTION_ENABLE_2);
 80006b0:	687b      	ldr	r3, [r7, #4]
 80006b2:	2253      	movs	r2, #83	@ 0x53
 80006b4:	625a      	str	r2, [r3, #36]	@ 0x24
}
 80006b6:	bf00      	nop
 80006b8:	370c      	adds	r7, #12
 80006ba:	46bd      	mov	sp, r7
 80006bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80006c0:	4770      	bx	lr

080006c2 <LL_RTC_WAKEUP_SetClock>:
  *         @arg @ref LL_RTC_WAKEUPCLOCK_CKSPRE
  *         @arg @ref LL_RTC_WAKEUPCLOCK_CKSPRE_WUT
  * @retval None
  */
__STATIC_INLINE void LL_RTC_WAKEUP_SetClock(RTC_TypeDef *RTCx, uint32_t WakeupClock)
{
 80006c2:	b480      	push	{r7}
 80006c4:	b083      	sub	sp, #12
 80006c6:	af00      	add	r7, sp, #0
 80006c8:	6078      	str	r0, [r7, #4]
 80006ca:	6039      	str	r1, [r7, #0]
  MODIFY_REG(RTCx->CR, RTC_CR_WUCKSEL, WakeupClock);
 80006cc:	687b      	ldr	r3, [r7, #4]
 80006ce:	689b      	ldr	r3, [r3, #8]
 80006d0:	f023 0207 	bic.w	r2, r3, #7
 80006d4:	683b      	ldr	r3, [r7, #0]
 80006d6:	431a      	orrs	r2, r3
 80006d8:	687b      	ldr	r3, [r7, #4]
 80006da:	609a      	str	r2, [r3, #8]
}
 80006dc:	bf00      	nop
 80006de:	370c      	adds	r7, #12
 80006e0:	46bd      	mov	sp, r7
 80006e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80006e6:	4770      	bx	lr

080006e8 <MX_APPE_Config>:

/* USER CODE END PFP */

/* Functions Definition ------------------------------------------------------*/
void MX_APPE_Config(void)
{
 80006e8:	b580      	push	{r7, lr}
 80006ea:	af00      	add	r7, sp, #0
  /**
   * The OPTVERR flag is wrongly set at power on
   * It shall be cleared before using any HAL_FLASH_xxx() api
   */
  __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_OPTVERR);
 80006ec:	4b04      	ldr	r3, [pc, #16]	@ (8000700 <MX_APPE_Config+0x18>)
 80006ee:	f44f 4200 	mov.w	r2, #32768	@ 0x8000
 80006f2:	611a      	str	r2, [r3, #16]

  /**
   * Reset some configurations so that the system behave in the same way
   * when either out of nReset or Power On
   */
  Reset_Device();
 80006f4:	f000 f824 	bl	8000740 <Reset_Device>

  /* Configure HSE Tuning */
  Config_HSE();
 80006f8:	f000 f829 	bl	800074e <Config_HSE>

  return;
 80006fc:	bf00      	nop
}
 80006fe:	bd80      	pop	{r7, pc}
 8000700:	58004000 	.word	0x58004000

08000704 <MX_APPE_Init>:

void MX_APPE_Init(void)
{
 8000704:	b580      	push	{r7, lr}
 8000706:	af00      	add	r7, sp, #0
  System_Init();       /**< System initialization */
 8000708:	f000 f835 	bl	8000776 <System_Init>

  SystemPower_Config(); /**< Configure the system Power Mode */
 800070c:	f000 f84e 	bl	80007ac <SystemPower_Config>

  HW_TS_Init(hw_ts_InitMode_Full, &hrtc); /**< Initialize the TimerServer */
 8000710:	4903      	ldr	r1, [pc, #12]	@ (8000720 <MX_APPE_Init+0x1c>)
 8000712:	2000      	movs	r0, #0
 8000714:	f000 fd78 	bl	8001208 <HW_TS_Init>

/* USER CODE BEGIN APPE_Init_1 */

/* USER CODE END APPE_Init_1 */
  appe_Tl_Init();	/* Initialize all transport layers */
 8000718:	f000 f858 	bl	80007cc <appe_Tl_Init>
   */
/* USER CODE BEGIN APPE_Init_2 */

/* USER CODE END APPE_Init_2 */

   return;
 800071c:	bf00      	nop
}
 800071e:	bd80      	pop	{r7, pc}
 8000720:	20000224 	.word	0x20000224

08000724 <Init_Smps>:

void Init_Smps(void)
{
 8000724:	b480      	push	{r7}
 8000726:	af00      	add	r7, sp, #0
  LL_PWR_SMPS_SetStartupCurrent(LL_PWR_SMPS_STARTUP_CURRENT_80MA);
  LL_PWR_SMPS_SetOutputVoltageLevel(LL_PWR_SMPS_OUTPUT_VOLTAGE_1V40);
  LL_PWR_SMPS_Enable();
#endif /* CFG_USE_SMPS != 0 */

  return;
 8000728:	bf00      	nop
}
 800072a:	46bd      	mov	sp, r7
 800072c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000730:	4770      	bx	lr

08000732 <Init_Exti>:

void Init_Exti(void)
{
 8000732:	b580      	push	{r7, lr}
 8000734:	af00      	add	r7, sp, #0
  /* Enable IPCC(36), HSEM(38) wakeup interrupts on CPU1 */
  LL_EXTI_EnableIT_32_63(LL_EXTI_LINE_36 | LL_EXTI_LINE_38);
 8000736:	2050      	movs	r0, #80	@ 0x50
 8000738:	f7ff ff44 	bl	80005c4 <LL_EXTI_EnableIT_32_63>

  return;
 800073c:	bf00      	nop
}
 800073e:	bd80      	pop	{r7, pc}

08000740 <Reset_Device>:
 *
 * LOCAL FUNCTIONS
 *
 *************************************************************/
static void Reset_Device(void)
{
 8000740:	b480      	push	{r7}
 8000742:	af00      	add	r7, sp, #0
  Reset_BackupDomain();

  Reset_IPCC();
#endif /* CFG_HW_RESET_BY_FW == 1 */

  return;
 8000744:	bf00      	nop
}
 8000746:	46bd      	mov	sp, r7
 8000748:	f85d 7b04 	ldr.w	r7, [sp], #4
 800074c:	4770      	bx	lr

0800074e <Config_HSE>:
  return;
}
#endif /* CFG_HW_RESET_BY_FW == 1 */

static void Config_HSE(void)
{
 800074e:	b580      	push	{r7, lr}
 8000750:	b082      	sub	sp, #8
 8000752:	af00      	add	r7, sp, #0
    OTP_ID0_t * p_otp;

  /**
   * Read HSE_Tuning from OTP
   */
  p_otp = (OTP_ID0_t *) OTP_Read(0);
 8000754:	2000      	movs	r0, #0
 8000756:	f007 f9d7 	bl	8007b08 <OTP_Read>
 800075a:	6078      	str	r0, [r7, #4]
  if (p_otp)
 800075c:	687b      	ldr	r3, [r7, #4]
 800075e:	2b00      	cmp	r3, #0
 8000760:	d005      	beq.n	800076e <Config_HSE+0x20>
  {
    LL_RCC_HSE_SetCapacitorTuning(p_otp->hse_tuning);
 8000762:	687b      	ldr	r3, [r7, #4]
 8000764:	799b      	ldrb	r3, [r3, #6]
 8000766:	4618      	mov	r0, r3
 8000768:	f7ff ff40 	bl	80005ec <LL_RCC_HSE_SetCapacitorTuning>
  }

  return;
 800076c:	bf00      	nop
 800076e:	bf00      	nop
}
 8000770:	3708      	adds	r7, #8
 8000772:	46bd      	mov	sp, r7
 8000774:	bd80      	pop	{r7, pc}

08000776 <System_Init>:

static void System_Init(void)
{
 8000776:	b580      	push	{r7, lr}
 8000778:	af00      	add	r7, sp, #0
  Init_Smps();
 800077a:	f7ff ffd3 	bl	8000724 <Init_Smps>

  Init_Exti();
 800077e:	f7ff ffd8 	bl	8000732 <Init_Exti>

  Init_Rtc();
 8000782:	f000 f803 	bl	800078c <Init_Rtc>

  return;
 8000786:	bf00      	nop
}
 8000788:	bd80      	pop	{r7, pc}
	...

0800078c <Init_Rtc>:

static void Init_Rtc(void)
{
 800078c:	b580      	push	{r7, lr}
 800078e:	af00      	add	r7, sp, #0
  /* Disable RTC registers write protection */
  LL_RTC_DisableWriteProtection(RTC);
 8000790:	4805      	ldr	r0, [pc, #20]	@ (80007a8 <Init_Rtc+0x1c>)
 8000792:	f7ff ff86 	bl	80006a2 <LL_RTC_DisableWriteProtection>

  LL_RTC_WAKEUP_SetClock(RTC, CFG_RTC_WUCKSEL_DIVIDER);
 8000796:	2100      	movs	r1, #0
 8000798:	4803      	ldr	r0, [pc, #12]	@ (80007a8 <Init_Rtc+0x1c>)
 800079a:	f7ff ff92 	bl	80006c2 <LL_RTC_WAKEUP_SetClock>

  /* Enable RTC registers write protection */
  LL_RTC_EnableWriteProtection(RTC);
 800079e:	4802      	ldr	r0, [pc, #8]	@ (80007a8 <Init_Rtc+0x1c>)
 80007a0:	f7ff ff72 	bl	8000688 <LL_RTC_EnableWriteProtection>

  return;
 80007a4:	bf00      	nop
}
 80007a6:	bd80      	pop	{r7, pc}
 80007a8:	40002800 	.word	0x40002800

080007ac <SystemPower_Config>:
 *
 * @param  None
 * @retval None
 */
static void SystemPower_Config(void)
{
 80007ac:	b580      	push	{r7, lr}
 80007ae:	af00      	add	r7, sp, #0
  /**
   * Select HSI as system clock source after Wake Up from Stop mode
   */
  LL_RCC_SetClkAfterWakeFromStop(LL_RCC_STOP_WAKEUPCLOCK_HSI);
 80007b0:	f44f 4000 	mov.w	r0, #32768	@ 0x8000
 80007b4:	f7ff ff38 	bl	8000628 <LL_RCC_SetClkAfterWakeFromStop>

  /* Initialize low power manager */
  UTIL_LPM_Init();
 80007b8:	f008 fa74 	bl	8008ca4 <UTIL_LPM_Init>
  /* Initialize the CPU2 reset value before starting CPU2 with C2BOOT */
  LL_C2_PWR_SetPowerMode(LL_PWR_MODE_SHUTDOWN);
 80007bc:	2004      	movs	r0, #4
 80007be:	f7ff feeb 	bl	8000598 <LL_C2_PWR_SetPowerMode>
  HAL_PWREx_EnableVddUSB();
#endif /* CFG_USB_INTERFACE_ENABLE != 0 */
  /**
   * Active SRAM retention for standby support
   */
  HAL_PWREx_EnableSRAMRetention();
 80007c2:	f002 fa0d 	bl	8002be0 <HAL_PWREx_EnableSRAMRetention>

  return;
 80007c6:	bf00      	nop
}
 80007c8:	bd80      	pop	{r7, pc}
	...

080007cc <appe_Tl_Init>:

static void appe_Tl_Init(void)
{
 80007cc:	b580      	push	{r7, lr}
 80007ce:	b088      	sub	sp, #32
 80007d0:	af00      	add	r7, sp, #0
  TL_MM_Config_t tl_mm_config;
  SHCI_TL_HciInitConf_t SHci_Tl_Init_Conf;
  /**< Reference table initialization */
  TL_Init();
 80007d2:	f006 ff57 	bl	8007684 <TL_Init>

  /**< System channel initialization */
  UTIL_SEQ_RegTask(1<< CFG_TASK_SYSTEM_HCI_ASYNCH_EVT_ID, UTIL_SEQ_RFU, shci_user_evt_proc);
 80007d6:	4a11      	ldr	r2, [pc, #68]	@ (800081c <appe_Tl_Init+0x50>)
 80007d8:	2100      	movs	r1, #0
 80007da:	2010      	movs	r0, #16
 80007dc:	f008 fba0 	bl	8008f20 <UTIL_SEQ_RegTask>
  SHci_Tl_Init_Conf.p_cmdbuffer = (uint8_t*)&SystemCmdBuffer;
 80007e0:	4b0f      	ldr	r3, [pc, #60]	@ (8000820 <appe_Tl_Init+0x54>)
 80007e2:	603b      	str	r3, [r7, #0]
  SHci_Tl_Init_Conf.StatusNotCallBack = APPE_SysStatusNot;
 80007e4:	4b0f      	ldr	r3, [pc, #60]	@ (8000824 <appe_Tl_Init+0x58>)
 80007e6:	607b      	str	r3, [r7, #4]
  shci_init(APPE_SysUserEvtRx, (void*) &SHci_Tl_Init_Conf);
 80007e8:	463b      	mov	r3, r7
 80007ea:	4619      	mov	r1, r3
 80007ec:	480e      	ldr	r0, [pc, #56]	@ (8000828 <appe_Tl_Init+0x5c>)
 80007ee:	f006 fe0b 	bl	8007408 <shci_init>

  /**< Memory Manager channel initialization */
  tl_mm_config.p_BleSpareEvtBuffer = BleSpareEvtBuffer;
 80007f2:	4b0e      	ldr	r3, [pc, #56]	@ (800082c <appe_Tl_Init+0x60>)
 80007f4:	60bb      	str	r3, [r7, #8]
  tl_mm_config.p_SystemSpareEvtBuffer = SystemSpareEvtBuffer;
 80007f6:	4b0e      	ldr	r3, [pc, #56]	@ (8000830 <appe_Tl_Init+0x64>)
 80007f8:	60fb      	str	r3, [r7, #12]
  tl_mm_config.p_AsynchEvtPool = EvtPool;
 80007fa:	4b0e      	ldr	r3, [pc, #56]	@ (8000834 <appe_Tl_Init+0x68>)
 80007fc:	613b      	str	r3, [r7, #16]
  tl_mm_config.AsynchEvtPoolSize = POOL_SIZE;
 80007fe:	f240 533c 	movw	r3, #1340	@ 0x53c
 8000802:	617b      	str	r3, [r7, #20]
  TL_MM_Init(&tl_mm_config);
 8000804:	f107 0308 	add.w	r3, r7, #8
 8000808:	4618      	mov	r0, r3
 800080a:	f007 f87d 	bl	8007908 <TL_MM_Init>

  TL_Enable();
 800080e:	f006 ff33 	bl	8007678 <TL_Enable>

  return;
 8000812:	bf00      	nop
}
 8000814:	3720      	adds	r7, #32
 8000816:	46bd      	mov	sp, r7
 8000818:	bd80      	pop	{r7, pc}
 800081a:	bf00      	nop
 800081c:	08007441 	.word	0x08007441
 8000820:	20030734 	.word	0x20030734
 8000824:	08000839 	.word	0x08000839
 8000828:	08000851 	.word	0x08000851
 800082c:	2003094c 	.word	0x2003094c
 8000830:	20030840 	.word	0x20030840
 8000834:	200301f8 	.word	0x200301f8

08000838 <APPE_SysStatusNot>:

static void APPE_SysStatusNot(SHCI_TL_CmdStatus_t status)
{
 8000838:	b480      	push	{r7}
 800083a:	b083      	sub	sp, #12
 800083c:	af00      	add	r7, sp, #0
 800083e:	4603      	mov	r3, r0
 8000840:	71fb      	strb	r3, [r7, #7]
  UNUSED(status);
  return;
 8000842:	bf00      	nop
}
 8000844:	370c      	adds	r7, #12
 8000846:	46bd      	mov	sp, r7
 8000848:	f85d 7b04 	ldr.w	r7, [sp], #4
 800084c:	4770      	bx	lr
	...

08000850 <APPE_SysUserEvtRx>:
 * The buffer shall not be released
 * (eg ((tSHCI_UserEvtRxParam*)pPayload)->status shall be set to SHCI_TL_UserEventFlow_Disable)
 * When the status is not filled, the buffer is released by default
 */
static void APPE_SysUserEvtRx(void * pPayload)
{
 8000850:	b580      	push	{r7, lr}
 8000852:	b088      	sub	sp, #32
 8000854:	af00      	add	r7, sp, #0
 8000856:	6078      	str	r0, [r7, #4]
  TL_AsynchEvt_t *p_sys_event;
  WirelessFwInfo_t WirelessInfo;

  p_sys_event = (TL_AsynchEvt_t*)(((tSHCI_UserEvtRxParam*)pPayload)->pckt->evtserial.evt.payload);
 8000858:	687b      	ldr	r3, [r7, #4]
 800085a:	685b      	ldr	r3, [r3, #4]
 800085c:	330b      	adds	r3, #11
 800085e:	61fb      	str	r3, [r7, #28]

  switch(p_sys_event->subevtcode)
 8000860:	69fb      	ldr	r3, [r7, #28]
 8000862:	881b      	ldrh	r3, [r3, #0]
 8000864:	b29b      	uxth	r3, r3
 8000866:	f5a3 4312 	sub.w	r3, r3, #37376	@ 0x9200
 800086a:	2b07      	cmp	r3, #7
 800086c:	d81f      	bhi.n	80008ae <APPE_SysUserEvtRx+0x5e>
 800086e:	a201      	add	r2, pc, #4	@ (adr r2, 8000874 <APPE_SysUserEvtRx+0x24>)
 8000870:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000874:	08000895 	.word	0x08000895
 8000878:	080008a7 	.word	0x080008a7
 800087c:	080008af 	.word	0x080008af
 8000880:	080008af 	.word	0x080008af
 8000884:	080008af 	.word	0x080008af
 8000888:	080008af 	.word	0x080008af
 800088c:	080008af 	.word	0x080008af
 8000890:	080008af 	.word	0x080008af
  {
  case SHCI_SUB_EVT_CODE_READY:
    /* Read the firmware version of both the wireless firmware and the FUS */
    SHCI_GetWirelessFwInfo(&WirelessInfo);
 8000894:	f107 030c 	add.w	r3, r7, #12
 8000898:	4618      	mov	r0, r3
 800089a:	f006 fb6b 	bl	8006f74 <SHCI_GetWirelessFwInfo>
    APP_DBG_MSG("Wireless Firmware version %d.%d.%d\n", WirelessInfo.VersionMajor, WirelessInfo.VersionMinor, WirelessInfo.VersionSub);
    APP_DBG_MSG("Wireless Firmware build %d\n", WirelessInfo.VersionReleaseType);
    APP_DBG_MSG("FUS version %d.%d.%d\n", WirelessInfo.FusVersionMajor, WirelessInfo.FusVersionMinor, WirelessInfo.FusVersionSub);

    APP_DBG_MSG(">>== SHCI_SUB_EVT_CODE_READY\n\r");
    APPE_SysEvtReadyProcessing(pPayload);
 800089e:	6878      	ldr	r0, [r7, #4]
 80008a0:	f000 f81b 	bl	80008da <APPE_SysEvtReadyProcessing>
    break;
 80008a4:	e004      	b.n	80008b0 <APPE_SysUserEvtRx+0x60>

  case SHCI_SUB_EVT_ERROR_NOTIF:
    APP_DBG_MSG(">>== SHCI_SUB_EVT_ERROR_NOTIF \n\r");
    APPE_SysEvtError(pPayload);
 80008a6:	6878      	ldr	r0, [r7, #4]
 80008a8:	f000 f806 	bl	80008b8 <APPE_SysEvtError>
    break;
 80008ac:	e000      	b.n	80008b0 <APPE_SysUserEvtRx+0x60>
  case SHCI_SUB_EVT_NVM_END_ERASE:
    APP_DBG_MSG(">>== SHCI_SUB_EVT_NVM_END_ERASE\n\r");
    break;

  default:
    break;
 80008ae:	bf00      	nop
  }

  return;
 80008b0:	bf00      	nop
}
 80008b2:	3720      	adds	r7, #32
 80008b4:	46bd      	mov	sp, r7
 80008b6:	bd80      	pop	{r7, pc}

080008b8 <APPE_SysEvtError>:
 * @param  ErrorCode  : errorCode detected by the M0 firmware
 *
 * @retval None
 */
static void APPE_SysEvtError(void * pPayload)
{
 80008b8:	b480      	push	{r7}
 80008ba:	b085      	sub	sp, #20
 80008bc:	af00      	add	r7, sp, #0
 80008be:	6078      	str	r0, [r7, #4]
  TL_AsynchEvt_t *p_sys_event;
  SCHI_SystemErrCode_t *p_sys_error_code;

  p_sys_event = (TL_AsynchEvt_t*)(((tSHCI_UserEvtRxParam*)pPayload)->pckt->evtserial.evt.payload);
 80008c0:	687b      	ldr	r3, [r7, #4]
 80008c2:	685b      	ldr	r3, [r3, #4]
 80008c4:	330b      	adds	r3, #11
 80008c6:	60fb      	str	r3, [r7, #12]
  p_sys_error_code = (SCHI_SystemErrCode_t*) p_sys_event->payload;
 80008c8:	68fb      	ldr	r3, [r7, #12]
 80008ca:	3302      	adds	r3, #2
 80008cc:	60bb      	str	r3, [r7, #8]
  }
  else
  {
    APP_DBG_MSG(">>== SHCI_SUB_EVT_ERROR_NOTIF WITH REASON - BLE ERROR \n");
  }
  return;
 80008ce:	bf00      	nop
}
 80008d0:	3714      	adds	r7, #20
 80008d2:	46bd      	mov	sp, r7
 80008d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80008d8:	4770      	bx	lr

080008da <APPE_SysEvtReadyProcessing>:

static void APPE_SysEvtReadyProcessing(void * pPayload)
{
 80008da:	b580      	push	{r7, lr}
 80008dc:	b08a      	sub	sp, #40	@ 0x28
 80008de:	af00      	add	r7, sp, #0
 80008e0:	6078      	str	r0, [r7, #4]
  TL_AsynchEvt_t *p_sys_event;
  SHCI_C2_Ready_Evt_t *p_sys_ready_event;

  SHCI_C2_CONFIG_Cmd_Param_t config_param = {0};
 80008e2:	f107 0308 	add.w	r3, r7, #8
 80008e6:	2200      	movs	r2, #0
 80008e8:	601a      	str	r2, [r3, #0]
 80008ea:	605a      	str	r2, [r3, #4]
 80008ec:	609a      	str	r2, [r3, #8]
 80008ee:	60da      	str	r2, [r3, #12]
  uint32_t RevisionID=0;
 80008f0:	2300      	movs	r3, #0
 80008f2:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t DeviceID=0;
 80008f4:	2300      	movs	r3, #0
 80008f6:	623b      	str	r3, [r7, #32]

  p_sys_event = (TL_AsynchEvt_t*)(((tSHCI_UserEvtRxParam*)pPayload)->pckt->evtserial.evt.payload);
 80008f8:	687b      	ldr	r3, [r7, #4]
 80008fa:	685b      	ldr	r3, [r3, #4]
 80008fc:	330b      	adds	r3, #11
 80008fe:	61fb      	str	r3, [r7, #28]
  p_sys_ready_event = (SHCI_C2_Ready_Evt_t*) p_sys_event->payload;
 8000900:	69fb      	ldr	r3, [r7, #28]
 8000902:	3302      	adds	r3, #2
 8000904:	61bb      	str	r3, [r7, #24]

  if (p_sys_ready_event->sysevt_ready_rsp == WIRELESS_FW_RUNNING)
 8000906:	69bb      	ldr	r3, [r7, #24]
 8000908:	781b      	ldrb	r3, [r3, #0]
 800090a:	2b00      	cmp	r3, #0
 800090c:	d11d      	bne.n	800094a <APPE_SysEvtReadyProcessing+0x70>
    * The wireless firmware is running on the CPU2
    */
    APP_DBG_MSG(">>== WIRELESS_FW_RUNNING \n");

    /* Traces channel initialization */
    APPD_EnableCPU2();
 800090e:	f7ff fe07 	bl	8000520 <APPD_EnableCPU2>

    /* Enable all events Notification */
    config_param.PayloadCmdSize = SHCI_C2_CONFIG_PAYLOAD_CMD_SIZE;
 8000912:	230f      	movs	r3, #15
 8000914:	723b      	strb	r3, [r7, #8]
    config_param.EvtMask1 = SHCI_C2_CONFIG_EVTMASK1_BIT0_ERROR_NOTIF_ENABLE
 8000916:	237f      	movs	r3, #127	@ 0x7f
 8000918:	72bb      	strb	r3, [r7, #10]
    * @brief  Return the device revision identifier
    * @note   This field indicates the revision of the device.
    * @rmtoll DBGMCU_IDCODE REV_ID        LL_DBGMCU_GetRevisionID
    * @retval Values between Min_Data=0x00 and Max_Data=0xFFFF
    */
    RevisionID = LL_DBGMCU_GetRevisionID();
 800091a:	f7ff fea7 	bl	800066c <LL_DBGMCU_GetRevisionID>
 800091e:	6278      	str	r0, [r7, #36]	@ 0x24

    APP_DBG_MSG(">>== DBGMCU_GetRevisionID= %lx \n\r", RevisionID);

    config_param.RevisionID = (uint16_t)RevisionID;
 8000920:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000922:	b29b      	uxth	r3, r3
 8000924:	82bb      	strh	r3, [r7, #20]

    DeviceID = LL_DBGMCU_GetDeviceID();
 8000926:	f7ff fe93 	bl	8000650 <LL_DBGMCU_GetDeviceID>
 800092a:	6238      	str	r0, [r7, #32]
    APP_DBG_MSG(">>== DBGMCU_GetDeviceID= %lx \n\r", DeviceID);
    config_param.DeviceID = (uint16_t)DeviceID;
 800092c:	6a3b      	ldr	r3, [r7, #32]
 800092e:	b29b      	uxth	r3, r3
 8000930:	82fb      	strh	r3, [r7, #22]
    (void)SHCI_C2_Config(&config_param);
 8000932:	f107 0308 	add.w	r3, r7, #8
 8000936:	4618      	mov	r0, r3
 8000938:	f006 fb06 	bl	8006f48 <SHCI_C2_Config>

    APP_BLE_Init();
 800093c:	f007 f9ee 	bl	8007d1c <APP_BLE_Init>
    UTIL_LPM_SetOffMode(1U << CFG_LPM_APP, UTIL_LPM_ENABLE);
 8000940:	2100      	movs	r1, #0
 8000942:	2001      	movs	r0, #1
 8000944:	f008 f9c0 	bl	8008cc8 <UTIL_LPM_SetOffMode>
  else
  {
    APP_DBG_MSG(">>== SHCI_SUB_EVT_CODE_READY - UNEXPECTED CASE \n\r");
  }

  return;
 8000948:	e007      	b.n	800095a <APPE_SysEvtReadyProcessing+0x80>
  else if (p_sys_ready_event->sysevt_ready_rsp == FUS_FW_RUNNING)
 800094a:	69bb      	ldr	r3, [r7, #24]
 800094c:	781b      	ldrb	r3, [r3, #0]
 800094e:	2b01      	cmp	r3, #1
 8000950:	d103      	bne.n	800095a <APPE_SysEvtReadyProcessing+0x80>
    ((tSHCI_UserEvtRxParam*)pPayload)->status = SHCI_TL_UserEventFlow_Disable;
 8000952:	687b      	ldr	r3, [r7, #4]
 8000954:	2200      	movs	r2, #0
 8000956:	701a      	strb	r2, [r3, #0]
  return;
 8000958:	bf00      	nop
 800095a:	bf00      	nop
}
 800095c:	3728      	adds	r7, #40	@ 0x28
 800095e:	46bd      	mov	sp, r7
 8000960:	bd80      	pop	{r7, pc}

08000962 <MX_APPE_Process>:
    __WFI();
  }
}

void MX_APPE_Process(void)
{
 8000962:	b580      	push	{r7, lr}
 8000964:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MX_APPE_Process_1 */

  /* USER CODE END MX_APPE_Process_1 */
  UTIL_SEQ_Run(UTIL_SEQ_DEFAULT);
 8000966:	f04f 30ff 	mov.w	r0, #4294967295
 800096a:	f008 f9dd 	bl	8008d28 <UTIL_SEQ_Run>
  /* USER CODE BEGIN MX_APPE_Process_2 */

  /* USER CODE END MX_APPE_Process_2 */
}
 800096e:	bf00      	nop
 8000970:	bd80      	pop	{r7, pc}

08000972 <UTIL_SEQ_Idle>:

void UTIL_SEQ_Idle(void)
{
 8000972:	b480      	push	{r7}
 8000974:	af00      	add	r7, sp, #0
#if (CFG_LPM_SUPPORTED == 1)
  UTIL_LPM_EnterLowPower();
#endif /* CFG_LPM_SUPPORTED == 1 */
  return;
 8000976:	bf00      	nop
}
 8000978:	46bd      	mov	sp, r7
 800097a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800097e:	4770      	bx	lr

08000980 <UTIL_SEQ_EvtIdle>:
  *
  * @param  evt_waited_bm : Event pending.
  * @retval None
  */
void UTIL_SEQ_EvtIdle(UTIL_SEQ_bm_t task_id_bm, UTIL_SEQ_bm_t evt_waited_bm)
{
 8000980:	b580      	push	{r7, lr}
 8000982:	b082      	sub	sp, #8
 8000984:	af00      	add	r7, sp, #0
 8000986:	6078      	str	r0, [r7, #4]
 8000988:	6039      	str	r1, [r7, #0]
  UTIL_SEQ_Run(UTIL_SEQ_DEFAULT);
 800098a:	f04f 30ff 	mov.w	r0, #4294967295
 800098e:	f008 f9cb 	bl	8008d28 <UTIL_SEQ_Run>
  return;
 8000992:	bf00      	nop
}
 8000994:	3708      	adds	r7, #8
 8000996:	46bd      	mov	sp, r7
 8000998:	bd80      	pop	{r7, pc}

0800099a <shci_notify_asynch_evt>:

void shci_notify_asynch_evt(void* pdata)
{
 800099a:	b580      	push	{r7, lr}
 800099c:	b082      	sub	sp, #8
 800099e:	af00      	add	r7, sp, #0
 80009a0:	6078      	str	r0, [r7, #4]
  UTIL_SEQ_SetTask(1<<CFG_TASK_SYSTEM_HCI_ASYNCH_EVT_ID, CFG_SCH_PRIO_0);
 80009a2:	2100      	movs	r1, #0
 80009a4:	2010      	movs	r0, #16
 80009a6:	f008 fadd 	bl	8008f64 <UTIL_SEQ_SetTask>
  return;
 80009aa:	bf00      	nop
}
 80009ac:	3708      	adds	r7, #8
 80009ae:	46bd      	mov	sp, r7
 80009b0:	bd80      	pop	{r7, pc}

080009b2 <shci_cmd_resp_release>:

void shci_cmd_resp_release(uint32_t flag)
{
 80009b2:	b580      	push	{r7, lr}
 80009b4:	b082      	sub	sp, #8
 80009b6:	af00      	add	r7, sp, #0
 80009b8:	6078      	str	r0, [r7, #4]
  UTIL_SEQ_SetEvt(1<< CFG_IDLEEVT_SYSTEM_HCI_CMD_EVT_RSP_ID);
 80009ba:	2002      	movs	r0, #2
 80009bc:	f008 fb3e 	bl	800903c <UTIL_SEQ_SetEvt>
  return;
 80009c0:	bf00      	nop
}
 80009c2:	3708      	adds	r7, #8
 80009c4:	46bd      	mov	sp, r7
 80009c6:	bd80      	pop	{r7, pc}

080009c8 <shci_cmd_resp_wait>:

void shci_cmd_resp_wait(uint32_t timeout)
{
 80009c8:	b580      	push	{r7, lr}
 80009ca:	b082      	sub	sp, #8
 80009cc:	af00      	add	r7, sp, #0
 80009ce:	6078      	str	r0, [r7, #4]
  UTIL_SEQ_WaitEvt(1<< CFG_IDLEEVT_SYSTEM_HCI_CMD_EVT_RSP_ID);
 80009d0:	2002      	movs	r0, #2
 80009d2:	f008 fb53 	bl	800907c <UTIL_SEQ_WaitEvt>
  return;
 80009d6:	bf00      	nop
}
 80009d8:	3708      	adds	r7, #8
 80009da:	46bd      	mov	sp, r7
 80009dc:	bd80      	pop	{r7, pc}
	...

080009e0 <LL_EXTI_EnableIT_0_31>:
{
 80009e0:	b480      	push	{r7}
 80009e2:	b083      	sub	sp, #12
 80009e4:	af00      	add	r7, sp, #0
 80009e6:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->IMR1, ExtiLine);
 80009e8:	4b06      	ldr	r3, [pc, #24]	@ (8000a04 <LL_EXTI_EnableIT_0_31+0x24>)
 80009ea:	f8d3 2080 	ldr.w	r2, [r3, #128]	@ 0x80
 80009ee:	4905      	ldr	r1, [pc, #20]	@ (8000a04 <LL_EXTI_EnableIT_0_31+0x24>)
 80009f0:	687b      	ldr	r3, [r7, #4]
 80009f2:	4313      	orrs	r3, r2
 80009f4:	f8c1 3080 	str.w	r3, [r1, #128]	@ 0x80
}
 80009f8:	bf00      	nop
 80009fa:	370c      	adds	r7, #12
 80009fc:	46bd      	mov	sp, r7
 80009fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a02:	4770      	bx	lr
 8000a04:	58000800 	.word	0x58000800

08000a08 <LL_EXTI_EnableRisingTrig_0_31>:
  *         @arg @ref LL_EXTI_LINE_31 (*)
  *         (*) value not defined in all devices
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_EnableRisingTrig_0_31(uint32_t ExtiLine)
{
 8000a08:	b480      	push	{r7}
 8000a0a:	b083      	sub	sp, #12
 8000a0c:	af00      	add	r7, sp, #0
 8000a0e:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->RTSR1, ExtiLine);
 8000a10:	4b05      	ldr	r3, [pc, #20]	@ (8000a28 <LL_EXTI_EnableRisingTrig_0_31+0x20>)
 8000a12:	681a      	ldr	r2, [r3, #0]
 8000a14:	4904      	ldr	r1, [pc, #16]	@ (8000a28 <LL_EXTI_EnableRisingTrig_0_31+0x20>)
 8000a16:	687b      	ldr	r3, [r7, #4]
 8000a18:	4313      	orrs	r3, r2
 8000a1a:	600b      	str	r3, [r1, #0]

}
 8000a1c:	bf00      	nop
 8000a1e:	370c      	adds	r7, #12
 8000a20:	46bd      	mov	sp, r7
 8000a22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a26:	4770      	bx	lr
 8000a28:	58000800 	.word	0x58000800

08000a2c <ReadRtcSsrValue>:
 *         reliability of the value
 * @param  None
 * @retval SSR value read
 */
static uint32_t ReadRtcSsrValue(void)
{
 8000a2c:	b480      	push	{r7}
 8000a2e:	b083      	sub	sp, #12
 8000a30:	af00      	add	r7, sp, #0
  uint32_t first_read;
  uint32_t second_read;

  first_read = (uint32_t)(READ_BIT(RTC->SSR, RTC_SSR_SS));
 8000a32:	4b0d      	ldr	r3, [pc, #52]	@ (8000a68 <ReadRtcSsrValue+0x3c>)
 8000a34:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8000a36:	b29b      	uxth	r3, r3
 8000a38:	607b      	str	r3, [r7, #4]

  second_read = (uint32_t)(READ_BIT(RTC->SSR, RTC_SSR_SS));
 8000a3a:	4b0b      	ldr	r3, [pc, #44]	@ (8000a68 <ReadRtcSsrValue+0x3c>)
 8000a3c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8000a3e:	b29b      	uxth	r3, r3
 8000a40:	603b      	str	r3, [r7, #0]

  while(first_read != second_read)
 8000a42:	e005      	b.n	8000a50 <ReadRtcSsrValue+0x24>
  {
    first_read = second_read;
 8000a44:	683b      	ldr	r3, [r7, #0]
 8000a46:	607b      	str	r3, [r7, #4]

    second_read = (uint32_t)(READ_BIT(RTC->SSR, RTC_SSR_SS));
 8000a48:	4b07      	ldr	r3, [pc, #28]	@ (8000a68 <ReadRtcSsrValue+0x3c>)
 8000a4a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8000a4c:	b29b      	uxth	r3, r3
 8000a4e:	603b      	str	r3, [r7, #0]
  while(first_read != second_read)
 8000a50:	687a      	ldr	r2, [r7, #4]
 8000a52:	683b      	ldr	r3, [r7, #0]
 8000a54:	429a      	cmp	r2, r3
 8000a56:	d1f5      	bne.n	8000a44 <ReadRtcSsrValue+0x18>
  }

  return second_read;
 8000a58:	683b      	ldr	r3, [r7, #0]
}
 8000a5a:	4618      	mov	r0, r3
 8000a5c:	370c      	adds	r7, #12
 8000a5e:	46bd      	mov	sp, r7
 8000a60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a64:	4770      	bx	lr
 8000a66:	bf00      	nop
 8000a68:	40002800 	.word	0x40002800

08000a6c <LinkTimerAfter>:
 * @param  TimerID:   The ID of the Timer
 * @param  RefTimerID: The ID of the Timer to be linked after
 * @retval None
 */
static void LinkTimerAfter(uint8_t TimerID, uint8_t RefTimerID)
{
 8000a6c:	b480      	push	{r7}
 8000a6e:	b085      	sub	sp, #20
 8000a70:	af00      	add	r7, sp, #0
 8000a72:	4603      	mov	r3, r0
 8000a74:	460a      	mov	r2, r1
 8000a76:	71fb      	strb	r3, [r7, #7]
 8000a78:	4613      	mov	r3, r2
 8000a7a:	71bb      	strb	r3, [r7, #6]
  uint8_t next_id;

  next_id = aTimerContext[RefTimerID].NextID;
 8000a7c:	79ba      	ldrb	r2, [r7, #6]
 8000a7e:	491d      	ldr	r1, [pc, #116]	@ (8000af4 <LinkTimerAfter+0x88>)
 8000a80:	4613      	mov	r3, r2
 8000a82:	005b      	lsls	r3, r3, #1
 8000a84:	4413      	add	r3, r2
 8000a86:	00db      	lsls	r3, r3, #3
 8000a88:	440b      	add	r3, r1
 8000a8a:	3315      	adds	r3, #21
 8000a8c:	781b      	ldrb	r3, [r3, #0]
 8000a8e:	73fb      	strb	r3, [r7, #15]

  if(next_id != CFG_HW_TS_MAX_NBR_CONCURRENT_TIMER)
 8000a90:	7bfb      	ldrb	r3, [r7, #15]
 8000a92:	2b06      	cmp	r3, #6
 8000a94:	d009      	beq.n	8000aaa <LinkTimerAfter+0x3e>
  {
    aTimerContext[next_id].PreviousID = TimerID;
 8000a96:	7bfa      	ldrb	r2, [r7, #15]
 8000a98:	4916      	ldr	r1, [pc, #88]	@ (8000af4 <LinkTimerAfter+0x88>)
 8000a9a:	4613      	mov	r3, r2
 8000a9c:	005b      	lsls	r3, r3, #1
 8000a9e:	4413      	add	r3, r2
 8000aa0:	00db      	lsls	r3, r3, #3
 8000aa2:	440b      	add	r3, r1
 8000aa4:	3314      	adds	r3, #20
 8000aa6:	79fa      	ldrb	r2, [r7, #7]
 8000aa8:	701a      	strb	r2, [r3, #0]
  }
  aTimerContext[TimerID].NextID = next_id;
 8000aaa:	79fa      	ldrb	r2, [r7, #7]
 8000aac:	4911      	ldr	r1, [pc, #68]	@ (8000af4 <LinkTimerAfter+0x88>)
 8000aae:	4613      	mov	r3, r2
 8000ab0:	005b      	lsls	r3, r3, #1
 8000ab2:	4413      	add	r3, r2
 8000ab4:	00db      	lsls	r3, r3, #3
 8000ab6:	440b      	add	r3, r1
 8000ab8:	3315      	adds	r3, #21
 8000aba:	7bfa      	ldrb	r2, [r7, #15]
 8000abc:	701a      	strb	r2, [r3, #0]
  aTimerContext[TimerID].PreviousID = RefTimerID ;
 8000abe:	79fa      	ldrb	r2, [r7, #7]
 8000ac0:	490c      	ldr	r1, [pc, #48]	@ (8000af4 <LinkTimerAfter+0x88>)
 8000ac2:	4613      	mov	r3, r2
 8000ac4:	005b      	lsls	r3, r3, #1
 8000ac6:	4413      	add	r3, r2
 8000ac8:	00db      	lsls	r3, r3, #3
 8000aca:	440b      	add	r3, r1
 8000acc:	3314      	adds	r3, #20
 8000ace:	79ba      	ldrb	r2, [r7, #6]
 8000ad0:	701a      	strb	r2, [r3, #0]
  aTimerContext[RefTimerID].NextID = TimerID;
 8000ad2:	79ba      	ldrb	r2, [r7, #6]
 8000ad4:	4907      	ldr	r1, [pc, #28]	@ (8000af4 <LinkTimerAfter+0x88>)
 8000ad6:	4613      	mov	r3, r2
 8000ad8:	005b      	lsls	r3, r3, #1
 8000ada:	4413      	add	r3, r2
 8000adc:	00db      	lsls	r3, r3, #3
 8000ade:	440b      	add	r3, r1
 8000ae0:	3315      	adds	r3, #21
 8000ae2:	79fa      	ldrb	r2, [r7, #7]
 8000ae4:	701a      	strb	r2, [r3, #0]

  return;
 8000ae6:	bf00      	nop
}
 8000ae8:	3714      	adds	r7, #20
 8000aea:	46bd      	mov	sp, r7
 8000aec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000af0:	4770      	bx	lr
 8000af2:	bf00      	nop
 8000af4:	20000148 	.word	0x20000148

08000af8 <LinkTimerBefore>:
 * @param  TimerID:   The ID of the Timer
 * @param  RefTimerID: The ID of the Timer to be linked before
 * @retval None
 */
static void LinkTimerBefore(uint8_t TimerID, uint8_t RefTimerID)
{
 8000af8:	b480      	push	{r7}
 8000afa:	b085      	sub	sp, #20
 8000afc:	af00      	add	r7, sp, #0
 8000afe:	4603      	mov	r3, r0
 8000b00:	460a      	mov	r2, r1
 8000b02:	71fb      	strb	r3, [r7, #7]
 8000b04:	4613      	mov	r3, r2
 8000b06:	71bb      	strb	r3, [r7, #6]
  uint8_t previous_id;

  if(RefTimerID != CurrentRunningTimerID)
 8000b08:	4b29      	ldr	r3, [pc, #164]	@ (8000bb0 <LinkTimerBefore+0xb8>)
 8000b0a:	781b      	ldrb	r3, [r3, #0]
 8000b0c:	b2db      	uxtb	r3, r3
 8000b0e:	79ba      	ldrb	r2, [r7, #6]
 8000b10:	429a      	cmp	r2, r3
 8000b12:	d032      	beq.n	8000b7a <LinkTimerBefore+0x82>
  {
    previous_id = aTimerContext[RefTimerID].PreviousID;
 8000b14:	79ba      	ldrb	r2, [r7, #6]
 8000b16:	4927      	ldr	r1, [pc, #156]	@ (8000bb4 <LinkTimerBefore+0xbc>)
 8000b18:	4613      	mov	r3, r2
 8000b1a:	005b      	lsls	r3, r3, #1
 8000b1c:	4413      	add	r3, r2
 8000b1e:	00db      	lsls	r3, r3, #3
 8000b20:	440b      	add	r3, r1
 8000b22:	3314      	adds	r3, #20
 8000b24:	781b      	ldrb	r3, [r3, #0]
 8000b26:	73fb      	strb	r3, [r7, #15]

    aTimerContext[previous_id].NextID = TimerID;
 8000b28:	7bfa      	ldrb	r2, [r7, #15]
 8000b2a:	4922      	ldr	r1, [pc, #136]	@ (8000bb4 <LinkTimerBefore+0xbc>)
 8000b2c:	4613      	mov	r3, r2
 8000b2e:	005b      	lsls	r3, r3, #1
 8000b30:	4413      	add	r3, r2
 8000b32:	00db      	lsls	r3, r3, #3
 8000b34:	440b      	add	r3, r1
 8000b36:	3315      	adds	r3, #21
 8000b38:	79fa      	ldrb	r2, [r7, #7]
 8000b3a:	701a      	strb	r2, [r3, #0]
    aTimerContext[TimerID].NextID = RefTimerID;
 8000b3c:	79fa      	ldrb	r2, [r7, #7]
 8000b3e:	491d      	ldr	r1, [pc, #116]	@ (8000bb4 <LinkTimerBefore+0xbc>)
 8000b40:	4613      	mov	r3, r2
 8000b42:	005b      	lsls	r3, r3, #1
 8000b44:	4413      	add	r3, r2
 8000b46:	00db      	lsls	r3, r3, #3
 8000b48:	440b      	add	r3, r1
 8000b4a:	3315      	adds	r3, #21
 8000b4c:	79ba      	ldrb	r2, [r7, #6]
 8000b4e:	701a      	strb	r2, [r3, #0]
    aTimerContext[TimerID].PreviousID = previous_id ;
 8000b50:	79fa      	ldrb	r2, [r7, #7]
 8000b52:	4918      	ldr	r1, [pc, #96]	@ (8000bb4 <LinkTimerBefore+0xbc>)
 8000b54:	4613      	mov	r3, r2
 8000b56:	005b      	lsls	r3, r3, #1
 8000b58:	4413      	add	r3, r2
 8000b5a:	00db      	lsls	r3, r3, #3
 8000b5c:	440b      	add	r3, r1
 8000b5e:	3314      	adds	r3, #20
 8000b60:	7bfa      	ldrb	r2, [r7, #15]
 8000b62:	701a      	strb	r2, [r3, #0]
    aTimerContext[RefTimerID].PreviousID = TimerID;
 8000b64:	79ba      	ldrb	r2, [r7, #6]
 8000b66:	4913      	ldr	r1, [pc, #76]	@ (8000bb4 <LinkTimerBefore+0xbc>)
 8000b68:	4613      	mov	r3, r2
 8000b6a:	005b      	lsls	r3, r3, #1
 8000b6c:	4413      	add	r3, r2
 8000b6e:	00db      	lsls	r3, r3, #3
 8000b70:	440b      	add	r3, r1
 8000b72:	3314      	adds	r3, #20
 8000b74:	79fa      	ldrb	r2, [r7, #7]
 8000b76:	701a      	strb	r2, [r3, #0]
  {
    aTimerContext[TimerID].NextID = RefTimerID;
    aTimerContext[RefTimerID].PreviousID = TimerID;
  }

  return;
 8000b78:	e014      	b.n	8000ba4 <LinkTimerBefore+0xac>
    aTimerContext[TimerID].NextID = RefTimerID;
 8000b7a:	79fa      	ldrb	r2, [r7, #7]
 8000b7c:	490d      	ldr	r1, [pc, #52]	@ (8000bb4 <LinkTimerBefore+0xbc>)
 8000b7e:	4613      	mov	r3, r2
 8000b80:	005b      	lsls	r3, r3, #1
 8000b82:	4413      	add	r3, r2
 8000b84:	00db      	lsls	r3, r3, #3
 8000b86:	440b      	add	r3, r1
 8000b88:	3315      	adds	r3, #21
 8000b8a:	79ba      	ldrb	r2, [r7, #6]
 8000b8c:	701a      	strb	r2, [r3, #0]
    aTimerContext[RefTimerID].PreviousID = TimerID;
 8000b8e:	79ba      	ldrb	r2, [r7, #6]
 8000b90:	4908      	ldr	r1, [pc, #32]	@ (8000bb4 <LinkTimerBefore+0xbc>)
 8000b92:	4613      	mov	r3, r2
 8000b94:	005b      	lsls	r3, r3, #1
 8000b96:	4413      	add	r3, r2
 8000b98:	00db      	lsls	r3, r3, #3
 8000b9a:	440b      	add	r3, r1
 8000b9c:	3314      	adds	r3, #20
 8000b9e:	79fa      	ldrb	r2, [r7, #7]
 8000ba0:	701a      	strb	r2, [r3, #0]
  return;
 8000ba2:	bf00      	nop
}
 8000ba4:	3714      	adds	r7, #20
 8000ba6:	46bd      	mov	sp, r7
 8000ba8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000bac:	4770      	bx	lr
 8000bae:	bf00      	nop
 8000bb0:	200001d8 	.word	0x200001d8
 8000bb4:	20000148 	.word	0x20000148

08000bb8 <linkTimer>:
 * @brief  Insert a Timer in the list
 * @param  TimerID:   The ID of the Timer
 * @retval None
 */
static uint16_t linkTimer(uint8_t TimerID)
{
 8000bb8:	b580      	push	{r7, lr}
 8000bba:	b084      	sub	sp, #16
 8000bbc:	af00      	add	r7, sp, #0
 8000bbe:	4603      	mov	r3, r0
 8000bc0:	71fb      	strb	r3, [r7, #7]
  uint32_t time_left;
  uint16_t time_elapsed;
  uint8_t timer_id_lookup;
  uint8_t next_id;

  if(CurrentRunningTimerID == CFG_HW_TS_MAX_NBR_CONCURRENT_TIMER)
 8000bc2:	4b4e      	ldr	r3, [pc, #312]	@ (8000cfc <linkTimer+0x144>)
 8000bc4:	781b      	ldrb	r3, [r3, #0]
 8000bc6:	b2db      	uxtb	r3, r3
 8000bc8:	2b06      	cmp	r3, #6
 8000bca:	d118      	bne.n	8000bfe <linkTimer+0x46>
  {
    /**
     * No timer in the list
     */
    PreviousRunningTimerID = CurrentRunningTimerID;
 8000bcc:	4b4b      	ldr	r3, [pc, #300]	@ (8000cfc <linkTimer+0x144>)
 8000bce:	781b      	ldrb	r3, [r3, #0]
 8000bd0:	b2da      	uxtb	r2, r3
 8000bd2:	4b4b      	ldr	r3, [pc, #300]	@ (8000d00 <linkTimer+0x148>)
 8000bd4:	701a      	strb	r2, [r3, #0]
    CurrentRunningTimerID = TimerID;
 8000bd6:	4a49      	ldr	r2, [pc, #292]	@ (8000cfc <linkTimer+0x144>)
 8000bd8:	79fb      	ldrb	r3, [r7, #7]
 8000bda:	7013      	strb	r3, [r2, #0]
    aTimerContext[TimerID].NextID = CFG_HW_TS_MAX_NBR_CONCURRENT_TIMER;
 8000bdc:	79fa      	ldrb	r2, [r7, #7]
 8000bde:	4949      	ldr	r1, [pc, #292]	@ (8000d04 <linkTimer+0x14c>)
 8000be0:	4613      	mov	r3, r2
 8000be2:	005b      	lsls	r3, r3, #1
 8000be4:	4413      	add	r3, r2
 8000be6:	00db      	lsls	r3, r3, #3
 8000be8:	440b      	add	r3, r1
 8000bea:	3315      	adds	r3, #21
 8000bec:	2206      	movs	r2, #6
 8000bee:	701a      	strb	r2, [r3, #0]

    SSRValueOnLastSetup = SSR_FORBIDDEN_VALUE;
 8000bf0:	4b45      	ldr	r3, [pc, #276]	@ (8000d08 <linkTimer+0x150>)
 8000bf2:	f04f 32ff 	mov.w	r2, #4294967295
 8000bf6:	601a      	str	r2, [r3, #0]
    time_elapsed = 0;
 8000bf8:	2300      	movs	r3, #0
 8000bfa:	81fb      	strh	r3, [r7, #14]
 8000bfc:	e078      	b.n	8000cf0 <linkTimer+0x138>
  }
  else
  {
    time_elapsed = ReturnTimeElapsed();
 8000bfe:	f000 f909 	bl	8000e14 <ReturnTimeElapsed>
 8000c02:	4603      	mov	r3, r0
 8000c04:	81fb      	strh	r3, [r7, #14]

    /**
     * update count of the timer to be linked
     */
    aTimerContext[TimerID].CountLeft += time_elapsed;
 8000c06:	79fa      	ldrb	r2, [r7, #7]
 8000c08:	493e      	ldr	r1, [pc, #248]	@ (8000d04 <linkTimer+0x14c>)
 8000c0a:	4613      	mov	r3, r2
 8000c0c:	005b      	lsls	r3, r3, #1
 8000c0e:	4413      	add	r3, r2
 8000c10:	00db      	lsls	r3, r3, #3
 8000c12:	440b      	add	r3, r1
 8000c14:	3308      	adds	r3, #8
 8000c16:	6819      	ldr	r1, [r3, #0]
 8000c18:	89fb      	ldrh	r3, [r7, #14]
 8000c1a:	79fa      	ldrb	r2, [r7, #7]
 8000c1c:	4419      	add	r1, r3
 8000c1e:	4839      	ldr	r0, [pc, #228]	@ (8000d04 <linkTimer+0x14c>)
 8000c20:	4613      	mov	r3, r2
 8000c22:	005b      	lsls	r3, r3, #1
 8000c24:	4413      	add	r3, r2
 8000c26:	00db      	lsls	r3, r3, #3
 8000c28:	4403      	add	r3, r0
 8000c2a:	3308      	adds	r3, #8
 8000c2c:	6019      	str	r1, [r3, #0]
    time_left = aTimerContext[TimerID].CountLeft;
 8000c2e:	79fa      	ldrb	r2, [r7, #7]
 8000c30:	4934      	ldr	r1, [pc, #208]	@ (8000d04 <linkTimer+0x14c>)
 8000c32:	4613      	mov	r3, r2
 8000c34:	005b      	lsls	r3, r3, #1
 8000c36:	4413      	add	r3, r2
 8000c38:	00db      	lsls	r3, r3, #3
 8000c3a:	440b      	add	r3, r1
 8000c3c:	3308      	adds	r3, #8
 8000c3e:	681b      	ldr	r3, [r3, #0]
 8000c40:	60bb      	str	r3, [r7, #8]

    /**
     * Search for index where the new timer shall be linked
     */
    if(aTimerContext[CurrentRunningTimerID].CountLeft <= time_left)
 8000c42:	4b2e      	ldr	r3, [pc, #184]	@ (8000cfc <linkTimer+0x144>)
 8000c44:	781b      	ldrb	r3, [r3, #0]
 8000c46:	b2db      	uxtb	r3, r3
 8000c48:	4619      	mov	r1, r3
 8000c4a:	4a2e      	ldr	r2, [pc, #184]	@ (8000d04 <linkTimer+0x14c>)
 8000c4c:	460b      	mov	r3, r1
 8000c4e:	005b      	lsls	r3, r3, #1
 8000c50:	440b      	add	r3, r1
 8000c52:	00db      	lsls	r3, r3, #3
 8000c54:	4413      	add	r3, r2
 8000c56:	3308      	adds	r3, #8
 8000c58:	681b      	ldr	r3, [r3, #0]
 8000c5a:	68ba      	ldr	r2, [r7, #8]
 8000c5c:	429a      	cmp	r2, r3
 8000c5e:	d337      	bcc.n	8000cd0 <linkTimer+0x118>
    {
      /**
       * Search for the ID after the first one
       */
      timer_id_lookup = CurrentRunningTimerID;
 8000c60:	4b26      	ldr	r3, [pc, #152]	@ (8000cfc <linkTimer+0x144>)
 8000c62:	781b      	ldrb	r3, [r3, #0]
 8000c64:	737b      	strb	r3, [r7, #13]
      next_id = aTimerContext[timer_id_lookup].NextID;
 8000c66:	7b7a      	ldrb	r2, [r7, #13]
 8000c68:	4926      	ldr	r1, [pc, #152]	@ (8000d04 <linkTimer+0x14c>)
 8000c6a:	4613      	mov	r3, r2
 8000c6c:	005b      	lsls	r3, r3, #1
 8000c6e:	4413      	add	r3, r2
 8000c70:	00db      	lsls	r3, r3, #3
 8000c72:	440b      	add	r3, r1
 8000c74:	3315      	adds	r3, #21
 8000c76:	781b      	ldrb	r3, [r3, #0]
 8000c78:	733b      	strb	r3, [r7, #12]
      while((next_id != CFG_HW_TS_MAX_NBR_CONCURRENT_TIMER) && (aTimerContext[next_id].CountLeft <= time_left))
 8000c7a:	e013      	b.n	8000ca4 <linkTimer+0xec>
      {
        timer_id_lookup = aTimerContext[timer_id_lookup].NextID;
 8000c7c:	7b7a      	ldrb	r2, [r7, #13]
 8000c7e:	4921      	ldr	r1, [pc, #132]	@ (8000d04 <linkTimer+0x14c>)
 8000c80:	4613      	mov	r3, r2
 8000c82:	005b      	lsls	r3, r3, #1
 8000c84:	4413      	add	r3, r2
 8000c86:	00db      	lsls	r3, r3, #3
 8000c88:	440b      	add	r3, r1
 8000c8a:	3315      	adds	r3, #21
 8000c8c:	781b      	ldrb	r3, [r3, #0]
 8000c8e:	737b      	strb	r3, [r7, #13]
        next_id = aTimerContext[timer_id_lookup].NextID;
 8000c90:	7b7a      	ldrb	r2, [r7, #13]
 8000c92:	491c      	ldr	r1, [pc, #112]	@ (8000d04 <linkTimer+0x14c>)
 8000c94:	4613      	mov	r3, r2
 8000c96:	005b      	lsls	r3, r3, #1
 8000c98:	4413      	add	r3, r2
 8000c9a:	00db      	lsls	r3, r3, #3
 8000c9c:	440b      	add	r3, r1
 8000c9e:	3315      	adds	r3, #21
 8000ca0:	781b      	ldrb	r3, [r3, #0]
 8000ca2:	733b      	strb	r3, [r7, #12]
      while((next_id != CFG_HW_TS_MAX_NBR_CONCURRENT_TIMER) && (aTimerContext[next_id].CountLeft <= time_left))
 8000ca4:	7b3b      	ldrb	r3, [r7, #12]
 8000ca6:	2b06      	cmp	r3, #6
 8000ca8:	d00b      	beq.n	8000cc2 <linkTimer+0x10a>
 8000caa:	7b3a      	ldrb	r2, [r7, #12]
 8000cac:	4915      	ldr	r1, [pc, #84]	@ (8000d04 <linkTimer+0x14c>)
 8000cae:	4613      	mov	r3, r2
 8000cb0:	005b      	lsls	r3, r3, #1
 8000cb2:	4413      	add	r3, r2
 8000cb4:	00db      	lsls	r3, r3, #3
 8000cb6:	440b      	add	r3, r1
 8000cb8:	3308      	adds	r3, #8
 8000cba:	681b      	ldr	r3, [r3, #0]
 8000cbc:	68ba      	ldr	r2, [r7, #8]
 8000cbe:	429a      	cmp	r2, r3
 8000cc0:	d2dc      	bcs.n	8000c7c <linkTimer+0xc4>
      }

      /**
       * Link after the ID
       */
      LinkTimerAfter(TimerID, timer_id_lookup);
 8000cc2:	7b7a      	ldrb	r2, [r7, #13]
 8000cc4:	79fb      	ldrb	r3, [r7, #7]
 8000cc6:	4611      	mov	r1, r2
 8000cc8:	4618      	mov	r0, r3
 8000cca:	f7ff fecf 	bl	8000a6c <LinkTimerAfter>
 8000cce:	e00f      	b.n	8000cf0 <linkTimer+0x138>
    else
    {
      /**
       * Link before the first ID
       */
      LinkTimerBefore(TimerID, CurrentRunningTimerID);
 8000cd0:	4b0a      	ldr	r3, [pc, #40]	@ (8000cfc <linkTimer+0x144>)
 8000cd2:	781b      	ldrb	r3, [r3, #0]
 8000cd4:	b2da      	uxtb	r2, r3
 8000cd6:	79fb      	ldrb	r3, [r7, #7]
 8000cd8:	4611      	mov	r1, r2
 8000cda:	4618      	mov	r0, r3
 8000cdc:	f7ff ff0c 	bl	8000af8 <LinkTimerBefore>
      PreviousRunningTimerID = CurrentRunningTimerID;
 8000ce0:	4b06      	ldr	r3, [pc, #24]	@ (8000cfc <linkTimer+0x144>)
 8000ce2:	781b      	ldrb	r3, [r3, #0]
 8000ce4:	b2da      	uxtb	r2, r3
 8000ce6:	4b06      	ldr	r3, [pc, #24]	@ (8000d00 <linkTimer+0x148>)
 8000ce8:	701a      	strb	r2, [r3, #0]
      CurrentRunningTimerID = TimerID;
 8000cea:	4a04      	ldr	r2, [pc, #16]	@ (8000cfc <linkTimer+0x144>)
 8000cec:	79fb      	ldrb	r3, [r7, #7]
 8000cee:	7013      	strb	r3, [r2, #0]
    }
  }

  return time_elapsed;
 8000cf0:	89fb      	ldrh	r3, [r7, #14]
}
 8000cf2:	4618      	mov	r0, r3
 8000cf4:	3710      	adds	r7, #16
 8000cf6:	46bd      	mov	sp, r7
 8000cf8:	bd80      	pop	{r7, pc}
 8000cfa:	bf00      	nop
 8000cfc:	200001d8 	.word	0x200001d8
 8000d00:	200001d9 	.word	0x200001d9
 8000d04:	20000148 	.word	0x20000148
 8000d08:	200001dc 	.word	0x200001dc

08000d0c <UnlinkTimer>:
 * @param  TimerID:   The ID of the Timer
 * @param  RequestReadSSR: Request to read the SSR register or not
 * @retval None
 */
static void UnlinkTimer(uint8_t TimerID, RequestReadSSR_t RequestReadSSR)
{
 8000d0c:	b480      	push	{r7}
 8000d0e:	b085      	sub	sp, #20
 8000d10:	af00      	add	r7, sp, #0
 8000d12:	4603      	mov	r3, r0
 8000d14:	460a      	mov	r2, r1
 8000d16:	71fb      	strb	r3, [r7, #7]
 8000d18:	4613      	mov	r3, r2
 8000d1a:	71bb      	strb	r3, [r7, #6]
  uint8_t previous_id;
  uint8_t next_id;

  if(TimerID == CurrentRunningTimerID)
 8000d1c:	4b39      	ldr	r3, [pc, #228]	@ (8000e04 <UnlinkTimer+0xf8>)
 8000d1e:	781b      	ldrb	r3, [r3, #0]
 8000d20:	b2db      	uxtb	r3, r3
 8000d22:	79fa      	ldrb	r2, [r7, #7]
 8000d24:	429a      	cmp	r2, r3
 8000d26:	d111      	bne.n	8000d4c <UnlinkTimer+0x40>
  {
    PreviousRunningTimerID = CurrentRunningTimerID;
 8000d28:	4b36      	ldr	r3, [pc, #216]	@ (8000e04 <UnlinkTimer+0xf8>)
 8000d2a:	781b      	ldrb	r3, [r3, #0]
 8000d2c:	b2da      	uxtb	r2, r3
 8000d2e:	4b36      	ldr	r3, [pc, #216]	@ (8000e08 <UnlinkTimer+0xfc>)
 8000d30:	701a      	strb	r2, [r3, #0]
    CurrentRunningTimerID = aTimerContext[TimerID].NextID;
 8000d32:	79fa      	ldrb	r2, [r7, #7]
 8000d34:	4935      	ldr	r1, [pc, #212]	@ (8000e0c <UnlinkTimer+0x100>)
 8000d36:	4613      	mov	r3, r2
 8000d38:	005b      	lsls	r3, r3, #1
 8000d3a:	4413      	add	r3, r2
 8000d3c:	00db      	lsls	r3, r3, #3
 8000d3e:	440b      	add	r3, r1
 8000d40:	3315      	adds	r3, #21
 8000d42:	781b      	ldrb	r3, [r3, #0]
 8000d44:	b2da      	uxtb	r2, r3
 8000d46:	4b2f      	ldr	r3, [pc, #188]	@ (8000e04 <UnlinkTimer+0xf8>)
 8000d48:	701a      	strb	r2, [r3, #0]
 8000d4a:	e03e      	b.n	8000dca <UnlinkTimer+0xbe>
  }
  else
  {
    previous_id = aTimerContext[TimerID].PreviousID;
 8000d4c:	79fa      	ldrb	r2, [r7, #7]
 8000d4e:	492f      	ldr	r1, [pc, #188]	@ (8000e0c <UnlinkTimer+0x100>)
 8000d50:	4613      	mov	r3, r2
 8000d52:	005b      	lsls	r3, r3, #1
 8000d54:	4413      	add	r3, r2
 8000d56:	00db      	lsls	r3, r3, #3
 8000d58:	440b      	add	r3, r1
 8000d5a:	3314      	adds	r3, #20
 8000d5c:	781b      	ldrb	r3, [r3, #0]
 8000d5e:	73fb      	strb	r3, [r7, #15]
    next_id = aTimerContext[TimerID].NextID;
 8000d60:	79fa      	ldrb	r2, [r7, #7]
 8000d62:	492a      	ldr	r1, [pc, #168]	@ (8000e0c <UnlinkTimer+0x100>)
 8000d64:	4613      	mov	r3, r2
 8000d66:	005b      	lsls	r3, r3, #1
 8000d68:	4413      	add	r3, r2
 8000d6a:	00db      	lsls	r3, r3, #3
 8000d6c:	440b      	add	r3, r1
 8000d6e:	3315      	adds	r3, #21
 8000d70:	781b      	ldrb	r3, [r3, #0]
 8000d72:	73bb      	strb	r3, [r7, #14]

    aTimerContext[previous_id].NextID = aTimerContext[TimerID].NextID;
 8000d74:	79f9      	ldrb	r1, [r7, #7]
 8000d76:	7bfa      	ldrb	r2, [r7, #15]
 8000d78:	4824      	ldr	r0, [pc, #144]	@ (8000e0c <UnlinkTimer+0x100>)
 8000d7a:	460b      	mov	r3, r1
 8000d7c:	005b      	lsls	r3, r3, #1
 8000d7e:	440b      	add	r3, r1
 8000d80:	00db      	lsls	r3, r3, #3
 8000d82:	4403      	add	r3, r0
 8000d84:	3315      	adds	r3, #21
 8000d86:	781b      	ldrb	r3, [r3, #0]
 8000d88:	b2d8      	uxtb	r0, r3
 8000d8a:	4920      	ldr	r1, [pc, #128]	@ (8000e0c <UnlinkTimer+0x100>)
 8000d8c:	4613      	mov	r3, r2
 8000d8e:	005b      	lsls	r3, r3, #1
 8000d90:	4413      	add	r3, r2
 8000d92:	00db      	lsls	r3, r3, #3
 8000d94:	440b      	add	r3, r1
 8000d96:	3315      	adds	r3, #21
 8000d98:	4602      	mov	r2, r0
 8000d9a:	701a      	strb	r2, [r3, #0]
    if(next_id != CFG_HW_TS_MAX_NBR_CONCURRENT_TIMER)
 8000d9c:	7bbb      	ldrb	r3, [r7, #14]
 8000d9e:	2b06      	cmp	r3, #6
 8000da0:	d013      	beq.n	8000dca <UnlinkTimer+0xbe>
    {
      aTimerContext[next_id].PreviousID = aTimerContext[TimerID].PreviousID;
 8000da2:	79f9      	ldrb	r1, [r7, #7]
 8000da4:	7bba      	ldrb	r2, [r7, #14]
 8000da6:	4819      	ldr	r0, [pc, #100]	@ (8000e0c <UnlinkTimer+0x100>)
 8000da8:	460b      	mov	r3, r1
 8000daa:	005b      	lsls	r3, r3, #1
 8000dac:	440b      	add	r3, r1
 8000dae:	00db      	lsls	r3, r3, #3
 8000db0:	4403      	add	r3, r0
 8000db2:	3314      	adds	r3, #20
 8000db4:	781b      	ldrb	r3, [r3, #0]
 8000db6:	b2d8      	uxtb	r0, r3
 8000db8:	4914      	ldr	r1, [pc, #80]	@ (8000e0c <UnlinkTimer+0x100>)
 8000dba:	4613      	mov	r3, r2
 8000dbc:	005b      	lsls	r3, r3, #1
 8000dbe:	4413      	add	r3, r2
 8000dc0:	00db      	lsls	r3, r3, #3
 8000dc2:	440b      	add	r3, r1
 8000dc4:	3314      	adds	r3, #20
 8000dc6:	4602      	mov	r2, r0
 8000dc8:	701a      	strb	r2, [r3, #0]
  }

  /**
   * Timer is out of the list
   */
  aTimerContext[TimerID].TimerIDStatus = TimerID_Created;
 8000dca:	79fa      	ldrb	r2, [r7, #7]
 8000dcc:	490f      	ldr	r1, [pc, #60]	@ (8000e0c <UnlinkTimer+0x100>)
 8000dce:	4613      	mov	r3, r2
 8000dd0:	005b      	lsls	r3, r3, #1
 8000dd2:	4413      	add	r3, r2
 8000dd4:	00db      	lsls	r3, r3, #3
 8000dd6:	440b      	add	r3, r1
 8000dd8:	330c      	adds	r3, #12
 8000dda:	2201      	movs	r2, #1
 8000ddc:	701a      	strb	r2, [r3, #0]

  if((CurrentRunningTimerID == CFG_HW_TS_MAX_NBR_CONCURRENT_TIMER) && (RequestReadSSR == SSR_Read_Requested))
 8000dde:	4b09      	ldr	r3, [pc, #36]	@ (8000e04 <UnlinkTimer+0xf8>)
 8000de0:	781b      	ldrb	r3, [r3, #0]
 8000de2:	b2db      	uxtb	r3, r3
 8000de4:	2b06      	cmp	r3, #6
 8000de6:	d107      	bne.n	8000df8 <UnlinkTimer+0xec>
 8000de8:	79bb      	ldrb	r3, [r7, #6]
 8000dea:	2b00      	cmp	r3, #0
 8000dec:	d104      	bne.n	8000df8 <UnlinkTimer+0xec>
  {
    SSRValueOnLastSetup = SSR_FORBIDDEN_VALUE;
 8000dee:	4b08      	ldr	r3, [pc, #32]	@ (8000e10 <UnlinkTimer+0x104>)
 8000df0:	f04f 32ff 	mov.w	r2, #4294967295
 8000df4:	601a      	str	r2, [r3, #0]
  }

  return;
 8000df6:	bf00      	nop
 8000df8:	bf00      	nop
}
 8000dfa:	3714      	adds	r7, #20
 8000dfc:	46bd      	mov	sp, r7
 8000dfe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e02:	4770      	bx	lr
 8000e04:	200001d8 	.word	0x200001d8
 8000e08:	200001d9 	.word	0x200001d9
 8000e0c:	20000148 	.word	0x20000148
 8000e10:	200001dc 	.word	0x200001dc

08000e14 <ReturnTimeElapsed>:
 *        since the time the timer has been started
 * @param  None
 * @retval Time expired in Ticks
 */
static uint16_t ReturnTimeElapsed(void)
{
 8000e14:	b580      	push	{r7, lr}
 8000e16:	b082      	sub	sp, #8
 8000e18:	af00      	add	r7, sp, #0
  uint32_t  return_value;
  uint32_t  wrap_counter;

  if(SSRValueOnLastSetup != SSR_FORBIDDEN_VALUE)
 8000e1a:	4b1a      	ldr	r3, [pc, #104]	@ (8000e84 <ReturnTimeElapsed+0x70>)
 8000e1c:	681b      	ldr	r3, [r3, #0]
 8000e1e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8000e22:	d026      	beq.n	8000e72 <ReturnTimeElapsed+0x5e>
  {
    return_value = ReadRtcSsrValue(); /**< Read SSR register first */
 8000e24:	f7ff fe02 	bl	8000a2c <ReadRtcSsrValue>
 8000e28:	6078      	str	r0, [r7, #4]

    if (SSRValueOnLastSetup >= return_value)
 8000e2a:	4b16      	ldr	r3, [pc, #88]	@ (8000e84 <ReturnTimeElapsed+0x70>)
 8000e2c:	681b      	ldr	r3, [r3, #0]
 8000e2e:	687a      	ldr	r2, [r7, #4]
 8000e30:	429a      	cmp	r2, r3
 8000e32:	d805      	bhi.n	8000e40 <ReturnTimeElapsed+0x2c>
    {
      return_value = SSRValueOnLastSetup - return_value;
 8000e34:	4b13      	ldr	r3, [pc, #76]	@ (8000e84 <ReturnTimeElapsed+0x70>)
 8000e36:	681a      	ldr	r2, [r3, #0]
 8000e38:	687b      	ldr	r3, [r7, #4]
 8000e3a:	1ad3      	subs	r3, r2, r3
 8000e3c:	607b      	str	r3, [r7, #4]
 8000e3e:	e00a      	b.n	8000e56 <ReturnTimeElapsed+0x42>
    }
    else
    {
      wrap_counter = SynchPrescalerUserConfig - return_value;
 8000e40:	4b11      	ldr	r3, [pc, #68]	@ (8000e88 <ReturnTimeElapsed+0x74>)
 8000e42:	881b      	ldrh	r3, [r3, #0]
 8000e44:	461a      	mov	r2, r3
 8000e46:	687b      	ldr	r3, [r7, #4]
 8000e48:	1ad3      	subs	r3, r2, r3
 8000e4a:	603b      	str	r3, [r7, #0]
      return_value = SSRValueOnLastSetup + wrap_counter;
 8000e4c:	4b0d      	ldr	r3, [pc, #52]	@ (8000e84 <ReturnTimeElapsed+0x70>)
 8000e4e:	681b      	ldr	r3, [r3, #0]
 8000e50:	683a      	ldr	r2, [r7, #0]
 8000e52:	4413      	add	r3, r2
 8000e54:	607b      	str	r3, [r7, #4]

    /**
     * At this stage, ReturnValue holds the number of ticks counted by SSR
     * Need to translate in number of ticks counted by the Wakeuptimer
     */
    return_value = return_value*AsynchPrescalerUserConfig;
 8000e56:	4b0d      	ldr	r3, [pc, #52]	@ (8000e8c <ReturnTimeElapsed+0x78>)
 8000e58:	781b      	ldrb	r3, [r3, #0]
 8000e5a:	461a      	mov	r2, r3
 8000e5c:	687b      	ldr	r3, [r7, #4]
 8000e5e:	fb02 f303 	mul.w	r3, r2, r3
 8000e62:	607b      	str	r3, [r7, #4]
    return_value = return_value >> WakeupTimerDivider;
 8000e64:	4b0a      	ldr	r3, [pc, #40]	@ (8000e90 <ReturnTimeElapsed+0x7c>)
 8000e66:	781b      	ldrb	r3, [r3, #0]
 8000e68:	461a      	mov	r2, r3
 8000e6a:	687b      	ldr	r3, [r7, #4]
 8000e6c:	40d3      	lsrs	r3, r2
 8000e6e:	607b      	str	r3, [r7, #4]
 8000e70:	e001      	b.n	8000e76 <ReturnTimeElapsed+0x62>
  }
  else
  {
    return_value = 0;
 8000e72:	2300      	movs	r3, #0
 8000e74:	607b      	str	r3, [r7, #4]
  }

  return (uint16_t)return_value;
 8000e76:	687b      	ldr	r3, [r7, #4]
 8000e78:	b29b      	uxth	r3, r3
}
 8000e7a:	4618      	mov	r0, r3
 8000e7c:	3708      	adds	r7, #8
 8000e7e:	46bd      	mov	sp, r7
 8000e80:	bd80      	pop	{r7, pc}
 8000e82:	bf00      	nop
 8000e84:	200001dc 	.word	0x200001dc
 8000e88:	200001e4 	.word	0x200001e4
 8000e8c:	200001e2 	.word	0x200001e2
 8000e90:	200001e1 	.word	0x200001e1

08000e94 <RestartWakeupCounter>:
 *    It assumes all condition are met to be allowed to write the wakeup counter
 * @param  Value: Value to be written in the counter
 * @retval None
 */
static void RestartWakeupCounter(uint16_t Value)
{
 8000e94:	b580      	push	{r7, lr}
 8000e96:	b082      	sub	sp, #8
 8000e98:	af00      	add	r7, sp, #0
 8000e9a:	4603      	mov	r3, r0
 8000e9c:	80fb      	strh	r3, [r7, #6]
   * The wakeuptimer has been disabled in the calling function to reduce the time to poll the WUTWF
   * FLAG when the new value will have to be written
   *  __HAL_RTC_WAKEUPTIMER_DISABLE(&hrtc);
   */

  if(Value == 0)
 8000e9e:	88fb      	ldrh	r3, [r7, #6]
 8000ea0:	2b00      	cmp	r3, #0
 8000ea2:	d108      	bne.n	8000eb6 <RestartWakeupCounter+0x22>
  {
    SSRValueOnLastSetup = ReadRtcSsrValue();
 8000ea4:	f7ff fdc2 	bl	8000a2c <ReadRtcSsrValue>
 8000ea8:	4603      	mov	r3, r0
 8000eaa:	4a21      	ldr	r2, [pc, #132]	@ (8000f30 <RestartWakeupCounter+0x9c>)
 8000eac:	6013      	str	r3, [r2, #0]

    /**
     * Simulate that the Timer expired
     */
    HAL_NVIC_SetPendingIRQ(CFG_HW_TS_RTC_WAKEUP_HANDLER_ID);
 8000eae:	2003      	movs	r0, #3
 8000eb0:	f001 fbd3 	bl	800265a <HAL_NVIC_SetPendingIRQ>
    __HAL_RTC_WAKEUPTIMER_ENABLE(&hrtc);    /**<  Enable the Wakeup Timer */

    HW_TS_RTC_CountUpdated_AppNot();
  }

  return ;
 8000eb4:	e039      	b.n	8000f2a <RestartWakeupCounter+0x96>
    if((Value > 1) ||(WakeupTimerDivider != 1))
 8000eb6:	88fb      	ldrh	r3, [r7, #6]
 8000eb8:	2b01      	cmp	r3, #1
 8000eba:	d803      	bhi.n	8000ec4 <RestartWakeupCounter+0x30>
 8000ebc:	4b1d      	ldr	r3, [pc, #116]	@ (8000f34 <RestartWakeupCounter+0xa0>)
 8000ebe:	781b      	ldrb	r3, [r3, #0]
 8000ec0:	2b01      	cmp	r3, #1
 8000ec2:	d002      	beq.n	8000eca <RestartWakeupCounter+0x36>
      Value -= 1;
 8000ec4:	88fb      	ldrh	r3, [r7, #6]
 8000ec6:	3b01      	subs	r3, #1
 8000ec8:	80fb      	strh	r3, [r7, #6]
    while(__HAL_RTC_WAKEUPTIMER_GET_FLAG(&hrtc, RTC_FLAG_WUTWF) == RESET);
 8000eca:	bf00      	nop
 8000ecc:	4b1a      	ldr	r3, [pc, #104]	@ (8000f38 <RestartWakeupCounter+0xa4>)
 8000ece:	681b      	ldr	r3, [r3, #0]
 8000ed0:	68db      	ldr	r3, [r3, #12]
 8000ed2:	f003 0304 	and.w	r3, r3, #4
 8000ed6:	2b00      	cmp	r3, #0
 8000ed8:	d0f8      	beq.n	8000ecc <RestartWakeupCounter+0x38>
    __HAL_RTC_WAKEUPTIMER_CLEAR_FLAG(&hrtc, RTC_FLAG_WUTF);   /**<  Clear flag in RTC module */
 8000eda:	4b17      	ldr	r3, [pc, #92]	@ (8000f38 <RestartWakeupCounter+0xa4>)
 8000edc:	681b      	ldr	r3, [r3, #0]
 8000ede:	68db      	ldr	r3, [r3, #12]
 8000ee0:	b2da      	uxtb	r2, r3
 8000ee2:	4b15      	ldr	r3, [pc, #84]	@ (8000f38 <RestartWakeupCounter+0xa4>)
 8000ee4:	681b      	ldr	r3, [r3, #0]
 8000ee6:	f462 6290 	orn	r2, r2, #1152	@ 0x480
 8000eea:	60da      	str	r2, [r3, #12]
    __HAL_RTC_WAKEUPTIMER_EXTI_CLEAR_FLAG(); /**<  Clear flag in EXTI module */
 8000eec:	4b13      	ldr	r3, [pc, #76]	@ (8000f3c <RestartWakeupCounter+0xa8>)
 8000eee:	f44f 2200 	mov.w	r2, #524288	@ 0x80000
 8000ef2:	60da      	str	r2, [r3, #12]
    HAL_NVIC_ClearPendingIRQ(CFG_HW_TS_RTC_WAKEUP_HANDLER_ID);   /**<  Clear pending bit in NVIC */
 8000ef4:	2003      	movs	r0, #3
 8000ef6:	f001 fbbe 	bl	8002676 <HAL_NVIC_ClearPendingIRQ>
    MODIFY_REG(RTC->WUTR, RTC_WUTR_WUT, Value);
 8000efa:	4b11      	ldr	r3, [pc, #68]	@ (8000f40 <RestartWakeupCounter+0xac>)
 8000efc:	695b      	ldr	r3, [r3, #20]
 8000efe:	0c1b      	lsrs	r3, r3, #16
 8000f00:	041b      	lsls	r3, r3, #16
 8000f02:	88fa      	ldrh	r2, [r7, #6]
 8000f04:	490e      	ldr	r1, [pc, #56]	@ (8000f40 <RestartWakeupCounter+0xac>)
 8000f06:	4313      	orrs	r3, r2
 8000f08:	614b      	str	r3, [r1, #20]
    SSRValueOnLastSetup = ReadRtcSsrValue();
 8000f0a:	f7ff fd8f 	bl	8000a2c <ReadRtcSsrValue>
 8000f0e:	4603      	mov	r3, r0
 8000f10:	4a07      	ldr	r2, [pc, #28]	@ (8000f30 <RestartWakeupCounter+0x9c>)
 8000f12:	6013      	str	r3, [r2, #0]
    __HAL_RTC_WAKEUPTIMER_ENABLE(&hrtc);    /**<  Enable the Wakeup Timer */
 8000f14:	4b08      	ldr	r3, [pc, #32]	@ (8000f38 <RestartWakeupCounter+0xa4>)
 8000f16:	681b      	ldr	r3, [r3, #0]
 8000f18:	689a      	ldr	r2, [r3, #8]
 8000f1a:	4b07      	ldr	r3, [pc, #28]	@ (8000f38 <RestartWakeupCounter+0xa4>)
 8000f1c:	681b      	ldr	r3, [r3, #0]
 8000f1e:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8000f22:	609a      	str	r2, [r3, #8]
    HW_TS_RTC_CountUpdated_AppNot();
 8000f24:	f3af 8000 	nop.w
  return ;
 8000f28:	bf00      	nop
}
 8000f2a:	3708      	adds	r7, #8
 8000f2c:	46bd      	mov	sp, r7
 8000f2e:	bd80      	pop	{r7, pc}
 8000f30:	200001dc 	.word	0x200001dc
 8000f34:	200001e1 	.word	0x200001e1
 8000f38:	20000224 	.word	0x20000224
 8000f3c:	58000800 	.word	0x58000800
 8000f40:	40002800 	.word	0x40002800

08000f44 <RescheduleTimerList>:
 *    2) Setup the wakeuptimer
 * @param  None
 * @retval None
 */
static void RescheduleTimerList(void)
{
 8000f44:	b580      	push	{r7, lr}
 8000f46:	b084      	sub	sp, #16
 8000f48:	af00      	add	r7, sp, #0

  /**
   * The wakeuptimer is disabled now to reduce the time to poll the WUTWF
   * FLAG when the new value will have to be written
   */
  if((READ_BIT(RTC->CR, RTC_CR_WUTE) == (RTC_CR_WUTE)) == SET)
 8000f4a:	4b45      	ldr	r3, [pc, #276]	@ (8001060 <RescheduleTimerList+0x11c>)
 8000f4c:	689b      	ldr	r3, [r3, #8]
 8000f4e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8000f52:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8000f56:	d107      	bne.n	8000f68 <RescheduleTimerList+0x24>
  {
    /**
     * Wait for the flag to be back to 0 when the wakeup timer is enabled
     */
    while(__HAL_RTC_WAKEUPTIMER_GET_FLAG(&hrtc, RTC_FLAG_WUTWF) == SET);
 8000f58:	bf00      	nop
 8000f5a:	4b42      	ldr	r3, [pc, #264]	@ (8001064 <RescheduleTimerList+0x120>)
 8000f5c:	681b      	ldr	r3, [r3, #0]
 8000f5e:	68db      	ldr	r3, [r3, #12]
 8000f60:	f003 0304 	and.w	r3, r3, #4
 8000f64:	2b00      	cmp	r3, #0
 8000f66:	d1f8      	bne.n	8000f5a <RescheduleTimerList+0x16>
  }
  __HAL_RTC_WAKEUPTIMER_DISABLE(&hrtc);   /**<  Disable the Wakeup Timer */
 8000f68:	4b3e      	ldr	r3, [pc, #248]	@ (8001064 <RescheduleTimerList+0x120>)
 8000f6a:	681b      	ldr	r3, [r3, #0]
 8000f6c:	689a      	ldr	r2, [r3, #8]
 8000f6e:	4b3d      	ldr	r3, [pc, #244]	@ (8001064 <RescheduleTimerList+0x120>)
 8000f70:	681b      	ldr	r3, [r3, #0]
 8000f72:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8000f76:	609a      	str	r2, [r3, #8]

  localTimerID = CurrentRunningTimerID;
 8000f78:	4b3b      	ldr	r3, [pc, #236]	@ (8001068 <RescheduleTimerList+0x124>)
 8000f7a:	781b      	ldrb	r3, [r3, #0]
 8000f7c:	73fb      	strb	r3, [r7, #15]

  /**
   * Calculate what will be the value to write in the wakeuptimer
   */
  timecountleft = aTimerContext[localTimerID].CountLeft;
 8000f7e:	7bfa      	ldrb	r2, [r7, #15]
 8000f80:	493a      	ldr	r1, [pc, #232]	@ (800106c <RescheduleTimerList+0x128>)
 8000f82:	4613      	mov	r3, r2
 8000f84:	005b      	lsls	r3, r3, #1
 8000f86:	4413      	add	r3, r2
 8000f88:	00db      	lsls	r3, r3, #3
 8000f8a:	440b      	add	r3, r1
 8000f8c:	3308      	adds	r3, #8
 8000f8e:	681b      	ldr	r3, [r3, #0]
 8000f90:	60bb      	str	r3, [r7, #8]

  /**
   * Read how much has been counted
   */
  time_elapsed = ReturnTimeElapsed();
 8000f92:	f7ff ff3f 	bl	8000e14 <ReturnTimeElapsed>
 8000f96:	4603      	mov	r3, r0
 8000f98:	80fb      	strh	r3, [r7, #6]

  if(timecountleft < time_elapsed )
 8000f9a:	88fb      	ldrh	r3, [r7, #6]
 8000f9c:	68ba      	ldr	r2, [r7, #8]
 8000f9e:	429a      	cmp	r2, r3
 8000fa0:	d205      	bcs.n	8000fae <RescheduleTimerList+0x6a>
  {
    /**
     * There is no tick left to count
     */
    wakeup_timer_value = 0;
 8000fa2:	2300      	movs	r3, #0
 8000fa4:	81bb      	strh	r3, [r7, #12]
    WakeupTimerLimitation = WakeupTimerValue_LargeEnough;
 8000fa6:	4b32      	ldr	r3, [pc, #200]	@ (8001070 <RescheduleTimerList+0x12c>)
 8000fa8:	2201      	movs	r2, #1
 8000faa:	701a      	strb	r2, [r3, #0]
 8000fac:	e04d      	b.n	800104a <RescheduleTimerList+0x106>
  }
  else
  {
    if(timecountleft > (time_elapsed + MaxWakeupTimerSetup))
 8000fae:	88fb      	ldrh	r3, [r7, #6]
 8000fb0:	4a30      	ldr	r2, [pc, #192]	@ (8001074 <RescheduleTimerList+0x130>)
 8000fb2:	8812      	ldrh	r2, [r2, #0]
 8000fb4:	b292      	uxth	r2, r2
 8000fb6:	4413      	add	r3, r2
 8000fb8:	461a      	mov	r2, r3
 8000fba:	68bb      	ldr	r3, [r7, #8]
 8000fbc:	4293      	cmp	r3, r2
 8000fbe:	d906      	bls.n	8000fce <RescheduleTimerList+0x8a>
    {
      /**
       * The number of tick left is greater than the Wakeuptimer maximum value
       */
      wakeup_timer_value = MaxWakeupTimerSetup;
 8000fc0:	4b2c      	ldr	r3, [pc, #176]	@ (8001074 <RescheduleTimerList+0x130>)
 8000fc2:	881b      	ldrh	r3, [r3, #0]
 8000fc4:	81bb      	strh	r3, [r7, #12]

      WakeupTimerLimitation = WakeupTimerValue_Overpassed;
 8000fc6:	4b2a      	ldr	r3, [pc, #168]	@ (8001070 <RescheduleTimerList+0x12c>)
 8000fc8:	2200      	movs	r2, #0
 8000fca:	701a      	strb	r2, [r3, #0]
 8000fcc:	e03d      	b.n	800104a <RescheduleTimerList+0x106>
    }
    else
    {
      wakeup_timer_value = timecountleft - time_elapsed;
 8000fce:	68bb      	ldr	r3, [r7, #8]
 8000fd0:	b29a      	uxth	r2, r3
 8000fd2:	88fb      	ldrh	r3, [r7, #6]
 8000fd4:	1ad3      	subs	r3, r2, r3
 8000fd6:	81bb      	strh	r3, [r7, #12]
      WakeupTimerLimitation = WakeupTimerValue_LargeEnough;
 8000fd8:	4b25      	ldr	r3, [pc, #148]	@ (8001070 <RescheduleTimerList+0x12c>)
 8000fda:	2201      	movs	r2, #1
 8000fdc:	701a      	strb	r2, [r3, #0]
  }

  /**
   * update ticks left to be counted for each timer
   */
  while(localTimerID != CFG_HW_TS_MAX_NBR_CONCURRENT_TIMER)
 8000fde:	e034      	b.n	800104a <RescheduleTimerList+0x106>
  {
    if (aTimerContext[localTimerID].CountLeft < time_elapsed)
 8000fe0:	7bfa      	ldrb	r2, [r7, #15]
 8000fe2:	4922      	ldr	r1, [pc, #136]	@ (800106c <RescheduleTimerList+0x128>)
 8000fe4:	4613      	mov	r3, r2
 8000fe6:	005b      	lsls	r3, r3, #1
 8000fe8:	4413      	add	r3, r2
 8000fea:	00db      	lsls	r3, r3, #3
 8000fec:	440b      	add	r3, r1
 8000fee:	3308      	adds	r3, #8
 8000ff0:	681a      	ldr	r2, [r3, #0]
 8000ff2:	88fb      	ldrh	r3, [r7, #6]
 8000ff4:	429a      	cmp	r2, r3
 8000ff6:	d20a      	bcs.n	800100e <RescheduleTimerList+0xca>
    {
      aTimerContext[localTimerID].CountLeft = 0;
 8000ff8:	7bfa      	ldrb	r2, [r7, #15]
 8000ffa:	491c      	ldr	r1, [pc, #112]	@ (800106c <RescheduleTimerList+0x128>)
 8000ffc:	4613      	mov	r3, r2
 8000ffe:	005b      	lsls	r3, r3, #1
 8001000:	4413      	add	r3, r2
 8001002:	00db      	lsls	r3, r3, #3
 8001004:	440b      	add	r3, r1
 8001006:	3308      	adds	r3, #8
 8001008:	2200      	movs	r2, #0
 800100a:	601a      	str	r2, [r3, #0]
 800100c:	e013      	b.n	8001036 <RescheduleTimerList+0xf2>
    }
    else
    {
      aTimerContext[localTimerID].CountLeft -= time_elapsed;
 800100e:	7bfa      	ldrb	r2, [r7, #15]
 8001010:	4916      	ldr	r1, [pc, #88]	@ (800106c <RescheduleTimerList+0x128>)
 8001012:	4613      	mov	r3, r2
 8001014:	005b      	lsls	r3, r3, #1
 8001016:	4413      	add	r3, r2
 8001018:	00db      	lsls	r3, r3, #3
 800101a:	440b      	add	r3, r1
 800101c:	3308      	adds	r3, #8
 800101e:	6819      	ldr	r1, [r3, #0]
 8001020:	88fb      	ldrh	r3, [r7, #6]
 8001022:	7bfa      	ldrb	r2, [r7, #15]
 8001024:	1ac9      	subs	r1, r1, r3
 8001026:	4811      	ldr	r0, [pc, #68]	@ (800106c <RescheduleTimerList+0x128>)
 8001028:	4613      	mov	r3, r2
 800102a:	005b      	lsls	r3, r3, #1
 800102c:	4413      	add	r3, r2
 800102e:	00db      	lsls	r3, r3, #3
 8001030:	4403      	add	r3, r0
 8001032:	3308      	adds	r3, #8
 8001034:	6019      	str	r1, [r3, #0]
    }
    localTimerID = aTimerContext[localTimerID].NextID;
 8001036:	7bfa      	ldrb	r2, [r7, #15]
 8001038:	490c      	ldr	r1, [pc, #48]	@ (800106c <RescheduleTimerList+0x128>)
 800103a:	4613      	mov	r3, r2
 800103c:	005b      	lsls	r3, r3, #1
 800103e:	4413      	add	r3, r2
 8001040:	00db      	lsls	r3, r3, #3
 8001042:	440b      	add	r3, r1
 8001044:	3315      	adds	r3, #21
 8001046:	781b      	ldrb	r3, [r3, #0]
 8001048:	73fb      	strb	r3, [r7, #15]
  while(localTimerID != CFG_HW_TS_MAX_NBR_CONCURRENT_TIMER)
 800104a:	7bfb      	ldrb	r3, [r7, #15]
 800104c:	2b06      	cmp	r3, #6
 800104e:	d1c7      	bne.n	8000fe0 <RescheduleTimerList+0x9c>
  }

  /**
   * Write next count
   */
  RestartWakeupCounter(wakeup_timer_value);
 8001050:	89bb      	ldrh	r3, [r7, #12]
 8001052:	4618      	mov	r0, r3
 8001054:	f7ff ff1e 	bl	8000e94 <RestartWakeupCounter>

  return ;
 8001058:	bf00      	nop
}
 800105a:	3710      	adds	r7, #16
 800105c:	46bd      	mov	sp, r7
 800105e:	bd80      	pop	{r7, pc}
 8001060:	40002800 	.word	0x40002800
 8001064:	20000224 	.word	0x20000224
 8001068:	200001d8 	.word	0x200001d8
 800106c:	20000148 	.word	0x20000148
 8001070:	200001e0 	.word	0x200001e0
 8001074:	200001e6 	.word	0x200001e6

08001078 <HW_TS_RTC_Wakeup_Handler>:
 * In order to ease maintainability, the unlock is done at the top and the lock at then end
 * in case some new implementation is coming in the future
 */

void HW_TS_RTC_Wakeup_Handler(void)
{
 8001078:	b580      	push	{r7, lr}
 800107a:	b08a      	sub	sp, #40	@ 0x28
 800107c:	af00      	add	r7, sp, #0
 */
__STATIC_FORCEINLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800107e:	f3ef 8310 	mrs	r3, PRIMASK
 8001082:	617b      	str	r3, [r7, #20]
  return(result);
 8001084:	697b      	ldr	r3, [r7, #20]
#if (CFG_HW_TS_USE_PRIMASK_AS_CRITICAL_SECTION == 1)
  uint32_t primask_bit;
#endif

#if (CFG_HW_TS_USE_PRIMASK_AS_CRITICAL_SECTION == 1)
  primask_bit = __get_PRIMASK();  /**< backup PRIMASK bit */
 8001086:	627b      	str	r3, [r7, #36]	@ 0x24
  __ASM volatile ("cpsid i" : : : "memory");
 8001088:	b672      	cpsid	i
}
 800108a:	bf00      	nop
  __disable_irq();          /**< Disable all interrupts by setting PRIMASK bit on Cortex*/
#endif

/* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE( &hrtc );
 800108c:	4b59      	ldr	r3, [pc, #356]	@ (80011f4 <HW_TS_RTC_Wakeup_Handler+0x17c>)
 800108e:	681b      	ldr	r3, [r3, #0]
 8001090:	22ca      	movs	r2, #202	@ 0xca
 8001092:	625a      	str	r2, [r3, #36]	@ 0x24
 8001094:	4b57      	ldr	r3, [pc, #348]	@ (80011f4 <HW_TS_RTC_Wakeup_Handler+0x17c>)
 8001096:	681b      	ldr	r3, [r3, #0]
 8001098:	2253      	movs	r2, #83	@ 0x53
 800109a:	625a      	str	r2, [r3, #36]	@ 0x24
  /**
   * Disable the Wakeup Timer
   * This may speed up a bit the processing to wait the timer to be disabled
   * The timer is still counting 2 RTCCLK
   */
  __HAL_RTC_WAKEUPTIMER_DISABLE(&hrtc);
 800109c:	4b55      	ldr	r3, [pc, #340]	@ (80011f4 <HW_TS_RTC_Wakeup_Handler+0x17c>)
 800109e:	681b      	ldr	r3, [r3, #0]
 80010a0:	689a      	ldr	r2, [r3, #8]
 80010a2:	4b54      	ldr	r3, [pc, #336]	@ (80011f4 <HW_TS_RTC_Wakeup_Handler+0x17c>)
 80010a4:	681b      	ldr	r3, [r3, #0]
 80010a6:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80010aa:	609a      	str	r2, [r3, #8]

  local_current_running_timer_id = CurrentRunningTimerID;
 80010ac:	4b52      	ldr	r3, [pc, #328]	@ (80011f8 <HW_TS_RTC_Wakeup_Handler+0x180>)
 80010ae:	781b      	ldrb	r3, [r3, #0]
 80010b0:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23

  if(aTimerContext[local_current_running_timer_id].TimerIDStatus == TimerID_Running)
 80010b4:	f897 2023 	ldrb.w	r2, [r7, #35]	@ 0x23
 80010b8:	4950      	ldr	r1, [pc, #320]	@ (80011fc <HW_TS_RTC_Wakeup_Handler+0x184>)
 80010ba:	4613      	mov	r3, r2
 80010bc:	005b      	lsls	r3, r3, #1
 80010be:	4413      	add	r3, r2
 80010c0:	00db      	lsls	r3, r3, #3
 80010c2:	440b      	add	r3, r1
 80010c4:	330c      	adds	r3, #12
 80010c6:	781b      	ldrb	r3, [r3, #0]
 80010c8:	b2db      	uxtb	r3, r3
 80010ca:	2b02      	cmp	r3, #2
 80010cc:	d16e      	bne.n	80011ac <HW_TS_RTC_Wakeup_Handler+0x134>
  {
    ptimer_callback = aTimerContext[local_current_running_timer_id].pTimerCallBack;
 80010ce:	f897 2023 	ldrb.w	r2, [r7, #35]	@ 0x23
 80010d2:	494a      	ldr	r1, [pc, #296]	@ (80011fc <HW_TS_RTC_Wakeup_Handler+0x184>)
 80010d4:	4613      	mov	r3, r2
 80010d6:	005b      	lsls	r3, r3, #1
 80010d8:	4413      	add	r3, r2
 80010da:	00db      	lsls	r3, r3, #3
 80010dc:	440b      	add	r3, r1
 80010de:	681b      	ldr	r3, [r3, #0]
 80010e0:	61fb      	str	r3, [r7, #28]
    timer_process_id = aTimerContext[local_current_running_timer_id].TimerProcessID;
 80010e2:	f897 2023 	ldrb.w	r2, [r7, #35]	@ 0x23
 80010e6:	4945      	ldr	r1, [pc, #276]	@ (80011fc <HW_TS_RTC_Wakeup_Handler+0x184>)
 80010e8:	4613      	mov	r3, r2
 80010ea:	005b      	lsls	r3, r3, #1
 80010ec:	4413      	add	r3, r2
 80010ee:	00db      	lsls	r3, r3, #3
 80010f0:	440b      	add	r3, r1
 80010f2:	3310      	adds	r3, #16
 80010f4:	681b      	ldr	r3, [r3, #0]
 80010f6:	61bb      	str	r3, [r7, #24]
     * However, due to the inaccuracy of the reading of the time elapsed, it may return there is 1 tick
     * to be left whereas the count is over
     * A more secure implementation has been done with a flag to state whereas the full count has been written
     * in the wakeuptimer or not
     */
    if(WakeupTimerLimitation != WakeupTimerValue_Overpassed)
 80010f8:	4b41      	ldr	r3, [pc, #260]	@ (8001200 <HW_TS_RTC_Wakeup_Handler+0x188>)
 80010fa:	781b      	ldrb	r3, [r3, #0]
 80010fc:	b2db      	uxtb	r3, r3
 80010fe:	2b00      	cmp	r3, #0
 8001100:	d04c      	beq.n	800119c <HW_TS_RTC_Wakeup_Handler+0x124>
    {
      if(aTimerContext[local_current_running_timer_id].TimerMode == hw_ts_Repeated)
 8001102:	f897 2023 	ldrb.w	r2, [r7, #35]	@ 0x23
 8001106:	493d      	ldr	r1, [pc, #244]	@ (80011fc <HW_TS_RTC_Wakeup_Handler+0x184>)
 8001108:	4613      	mov	r3, r2
 800110a:	005b      	lsls	r3, r3, #1
 800110c:	4413      	add	r3, r2
 800110e:	00db      	lsls	r3, r3, #3
 8001110:	440b      	add	r3, r1
 8001112:	330d      	adds	r3, #13
 8001114:	781b      	ldrb	r3, [r3, #0]
 8001116:	b2db      	uxtb	r3, r3
 8001118:	2b01      	cmp	r3, #1
 800111a:	d124      	bne.n	8001166 <HW_TS_RTC_Wakeup_Handler+0xee>
      {
        UnlinkTimer(local_current_running_timer_id, SSR_Read_Not_Requested);
 800111c:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8001120:	2101      	movs	r1, #1
 8001122:	4618      	mov	r0, r3
 8001124:	f7ff fdf2 	bl	8000d0c <UnlinkTimer>
 8001128:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800112a:	613b      	str	r3, [r7, #16]
  \details Assigns the given value to the Priority Mask Register.
  \param [in]    priMask  Priority Mask
 */
__STATIC_FORCEINLINE void __set_PRIMASK(uint32_t priMask)
{
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800112c:	693b      	ldr	r3, [r7, #16]
 800112e:	f383 8810 	msr	PRIMASK, r3
}
 8001132:	bf00      	nop
#if (CFG_HW_TS_USE_PRIMASK_AS_CRITICAL_SECTION == 1)
        __set_PRIMASK(primask_bit); /**< Restore PRIMASK bit*/
#endif
        HW_TS_Start(local_current_running_timer_id, aTimerContext[local_current_running_timer_id].CounterInit);
 8001134:	f897 2023 	ldrb.w	r2, [r7, #35]	@ 0x23
 8001138:	4930      	ldr	r1, [pc, #192]	@ (80011fc <HW_TS_RTC_Wakeup_Handler+0x184>)
 800113a:	4613      	mov	r3, r2
 800113c:	005b      	lsls	r3, r3, #1
 800113e:	4413      	add	r3, r2
 8001140:	00db      	lsls	r3, r3, #3
 8001142:	440b      	add	r3, r1
 8001144:	3304      	adds	r3, #4
 8001146:	681a      	ldr	r2, [r3, #0]
 8001148:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 800114c:	4611      	mov	r1, r2
 800114e:	4618      	mov	r0, r3
 8001150:	f000 f9b8 	bl	80014c4 <HW_TS_Start>

        /* Disable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_DISABLE( &hrtc );
 8001154:	4b27      	ldr	r3, [pc, #156]	@ (80011f4 <HW_TS_RTC_Wakeup_Handler+0x17c>)
 8001156:	681b      	ldr	r3, [r3, #0]
 8001158:	22ca      	movs	r2, #202	@ 0xca
 800115a:	625a      	str	r2, [r3, #36]	@ 0x24
 800115c:	4b25      	ldr	r3, [pc, #148]	@ (80011f4 <HW_TS_RTC_Wakeup_Handler+0x17c>)
 800115e:	681b      	ldr	r3, [r3, #0]
 8001160:	2253      	movs	r2, #83	@ 0x53
 8001162:	625a      	str	r2, [r3, #36]	@ 0x24
 8001164:	e012      	b.n	800118c <HW_TS_RTC_Wakeup_Handler+0x114>
 8001166:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001168:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800116a:	68fb      	ldr	r3, [r7, #12]
 800116c:	f383 8810 	msr	PRIMASK, r3
}
 8001170:	bf00      	nop
      else
      {
#if (CFG_HW_TS_USE_PRIMASK_AS_CRITICAL_SECTION == 1)
        __set_PRIMASK(primask_bit); /**< Restore PRIMASK bit*/
#endif
        HW_TS_Stop(local_current_running_timer_id);
 8001172:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8001176:	4618      	mov	r0, r3
 8001178:	f000 f920 	bl	80013bc <HW_TS_Stop>

        /* Disable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_DISABLE( &hrtc );
 800117c:	4b1d      	ldr	r3, [pc, #116]	@ (80011f4 <HW_TS_RTC_Wakeup_Handler+0x17c>)
 800117e:	681b      	ldr	r3, [r3, #0]
 8001180:	22ca      	movs	r2, #202	@ 0xca
 8001182:	625a      	str	r2, [r3, #36]	@ 0x24
 8001184:	4b1b      	ldr	r3, [pc, #108]	@ (80011f4 <HW_TS_RTC_Wakeup_Handler+0x17c>)
 8001186:	681b      	ldr	r3, [r3, #0]
 8001188:	2253      	movs	r2, #83	@ 0x53
 800118a:	625a      	str	r2, [r3, #36]	@ 0x24
        }

      HW_TS_RTC_Int_AppNot(timer_process_id, local_current_running_timer_id, ptimer_callback);
 800118c:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8001190:	69fa      	ldr	r2, [r7, #28]
 8001192:	4619      	mov	r1, r3
 8001194:	69b8      	ldr	r0, [r7, #24]
 8001196:	f000 fa1b 	bl	80015d0 <HW_TS_RTC_Int_AppNot>
 800119a:	e022      	b.n	80011e2 <HW_TS_RTC_Wakeup_Handler+0x16a>
    }
    else
    {
      RescheduleTimerList();
 800119c:	f7ff fed2 	bl	8000f44 <RescheduleTimerList>
 80011a0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80011a2:	60bb      	str	r3, [r7, #8]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80011a4:	68bb      	ldr	r3, [r7, #8]
 80011a6:	f383 8810 	msr	PRIMASK, r3
}
 80011aa:	e01a      	b.n	80011e2 <HW_TS_RTC_Wakeup_Handler+0x16a>
    /**
     * We should never end up in this case
     * However, if due to any bug in the timer server this is the case, the mistake may not impact the user.
     * We could just clean the interrupt flag and get out from this unexpected interrupt
     */
    while(__HAL_RTC_WAKEUPTIMER_GET_FLAG(&hrtc, RTC_FLAG_WUTWF) == RESET);
 80011ac:	bf00      	nop
 80011ae:	4b11      	ldr	r3, [pc, #68]	@ (80011f4 <HW_TS_RTC_Wakeup_Handler+0x17c>)
 80011b0:	681b      	ldr	r3, [r3, #0]
 80011b2:	68db      	ldr	r3, [r3, #12]
 80011b4:	f003 0304 	and.w	r3, r3, #4
 80011b8:	2b00      	cmp	r3, #0
 80011ba:	d0f8      	beq.n	80011ae <HW_TS_RTC_Wakeup_Handler+0x136>
     * It takes 2 RTCCLK between the time the WUTE bit is disabled and the
     * time the timer is disabled. The WUTWF bit somehow guarantee the system is stable
     * Otherwise, when the timer is periodic with 1 Tick, it may generate an extra interrupt in between
     * due to the autoreload feature
     */
    __HAL_RTC_WAKEUPTIMER_CLEAR_FLAG(&hrtc, RTC_FLAG_WUTF);   /**<  Clear flag in RTC module */
 80011bc:	4b0d      	ldr	r3, [pc, #52]	@ (80011f4 <HW_TS_RTC_Wakeup_Handler+0x17c>)
 80011be:	681b      	ldr	r3, [r3, #0]
 80011c0:	68db      	ldr	r3, [r3, #12]
 80011c2:	b2da      	uxtb	r2, r3
 80011c4:	4b0b      	ldr	r3, [pc, #44]	@ (80011f4 <HW_TS_RTC_Wakeup_Handler+0x17c>)
 80011c6:	681b      	ldr	r3, [r3, #0]
 80011c8:	f462 6290 	orn	r2, r2, #1152	@ 0x480
 80011cc:	60da      	str	r2, [r3, #12]
    __HAL_RTC_WAKEUPTIMER_EXTI_CLEAR_FLAG(); /**<  Clear flag in EXTI module */
 80011ce:	4b0d      	ldr	r3, [pc, #52]	@ (8001204 <HW_TS_RTC_Wakeup_Handler+0x18c>)
 80011d0:	f44f 2200 	mov.w	r2, #524288	@ 0x80000
 80011d4:	60da      	str	r2, [r3, #12]
 80011d6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80011d8:	607b      	str	r3, [r7, #4]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80011da:	687b      	ldr	r3, [r7, #4]
 80011dc:	f383 8810 	msr	PRIMASK, r3
}
 80011e0:	bf00      	nop
    __set_PRIMASK(primask_bit); /**< Restore PRIMASK bit*/
#endif
  }

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE( &hrtc );
 80011e2:	4b04      	ldr	r3, [pc, #16]	@ (80011f4 <HW_TS_RTC_Wakeup_Handler+0x17c>)
 80011e4:	681b      	ldr	r3, [r3, #0]
 80011e6:	22ff      	movs	r2, #255	@ 0xff
 80011e8:	625a      	str	r2, [r3, #36]	@ 0x24

  return;
 80011ea:	bf00      	nop
}
 80011ec:	3728      	adds	r7, #40	@ 0x28
 80011ee:	46bd      	mov	sp, r7
 80011f0:	bd80      	pop	{r7, pc}
 80011f2:	bf00      	nop
 80011f4:	20000224 	.word	0x20000224
 80011f8:	200001d8 	.word	0x200001d8
 80011fc:	20000148 	.word	0x20000148
 8001200:	200001e0 	.word	0x200001e0
 8001204:	58000800 	.word	0x58000800

08001208 <HW_TS_Init>:

void HW_TS_Init(HW_TS_InitMode_t TimerInitMode, RTC_HandleTypeDef *phrtc)
{
 8001208:	b580      	push	{r7, lr}
 800120a:	b088      	sub	sp, #32
 800120c:	af00      	add	r7, sp, #0
 800120e:	4603      	mov	r3, r0
 8001210:	6039      	str	r1, [r7, #0]
 8001212:	71fb      	strb	r3, [r7, #7]
  uint8_t loop;
  uint32_t localmaxwakeuptimersetup;

 /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE( &hrtc );
 8001214:	4b5e      	ldr	r3, [pc, #376]	@ (8001390 <HW_TS_Init+0x188>)
 8001216:	681b      	ldr	r3, [r3, #0]
 8001218:	22ca      	movs	r2, #202	@ 0xca
 800121a:	625a      	str	r2, [r3, #36]	@ 0x24
 800121c:	4b5c      	ldr	r3, [pc, #368]	@ (8001390 <HW_TS_Init+0x188>)
 800121e:	681b      	ldr	r3, [r3, #0]
 8001220:	2253      	movs	r2, #83	@ 0x53
 8001222:	625a      	str	r2, [r3, #36]	@ 0x24

  SET_BIT(RTC->CR, RTC_CR_BYPSHAD);
 8001224:	4b5b      	ldr	r3, [pc, #364]	@ (8001394 <HW_TS_Init+0x18c>)
 8001226:	689b      	ldr	r3, [r3, #8]
 8001228:	4a5a      	ldr	r2, [pc, #360]	@ (8001394 <HW_TS_Init+0x18c>)
 800122a:	f043 0320 	orr.w	r3, r3, #32
 800122e:	6093      	str	r3, [r2, #8]

  /**
   * Readout the user config
   */
  WakeupTimerDivider = (4 - ((uint32_t)(READ_BIT(RTC->CR, RTC_CR_WUCKSEL))));
 8001230:	4b58      	ldr	r3, [pc, #352]	@ (8001394 <HW_TS_Init+0x18c>)
 8001232:	689b      	ldr	r3, [r3, #8]
 8001234:	b2db      	uxtb	r3, r3
 8001236:	f003 0307 	and.w	r3, r3, #7
 800123a:	b2db      	uxtb	r3, r3
 800123c:	f1c3 0304 	rsb	r3, r3, #4
 8001240:	b2da      	uxtb	r2, r3
 8001242:	4b55      	ldr	r3, [pc, #340]	@ (8001398 <HW_TS_Init+0x190>)
 8001244:	701a      	strb	r2, [r3, #0]

  AsynchPrescalerUserConfig = (uint8_t)(READ_BIT(RTC->PRER, RTC_PRER_PREDIV_A) >> (uint32_t)POSITION_VAL(RTC_PRER_PREDIV_A)) + 1;
 8001246:	4b53      	ldr	r3, [pc, #332]	@ (8001394 <HW_TS_Init+0x18c>)
 8001248:	691b      	ldr	r3, [r3, #16]
 800124a:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 800124e:	f44f 02fe 	mov.w	r2, #8323072	@ 0x7f0000
 8001252:	613a      	str	r2, [r7, #16]
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001254:	693a      	ldr	r2, [r7, #16]
 8001256:	fa92 f2a2 	rbit	r2, r2
 800125a:	60fa      	str	r2, [r7, #12]
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 800125c:	68fa      	ldr	r2, [r7, #12]
 800125e:	617a      	str	r2, [r7, #20]
     optimisations using the logic "value was passed to __builtin_clz, so it
     is non-zero".
     ARM GCC 7.3 and possibly earlier will optimise this test away, leaving a
     single CLZ instruction.
   */
  if (value == 0U)
 8001260:	697a      	ldr	r2, [r7, #20]
 8001262:	2a00      	cmp	r2, #0
 8001264:	d101      	bne.n	800126a <HW_TS_Init+0x62>
  {
    return 32U;
 8001266:	2220      	movs	r2, #32
 8001268:	e003      	b.n	8001272 <HW_TS_Init+0x6a>
  }
  return __builtin_clz(value);
 800126a:	697a      	ldr	r2, [r7, #20]
 800126c:	fab2 f282 	clz	r2, r2
 8001270:	b2d2      	uxtb	r2, r2
 8001272:	40d3      	lsrs	r3, r2
 8001274:	b2db      	uxtb	r3, r3
 8001276:	3301      	adds	r3, #1
 8001278:	b2da      	uxtb	r2, r3
 800127a:	4b48      	ldr	r3, [pc, #288]	@ (800139c <HW_TS_Init+0x194>)
 800127c:	701a      	strb	r2, [r3, #0]

  SynchPrescalerUserConfig = (uint16_t)(READ_BIT(RTC->PRER, RTC_PRER_PREDIV_S)) + 1;
 800127e:	4b45      	ldr	r3, [pc, #276]	@ (8001394 <HW_TS_Init+0x18c>)
 8001280:	691b      	ldr	r3, [r3, #16]
 8001282:	b29b      	uxth	r3, r3
 8001284:	f3c3 030e 	ubfx	r3, r3, #0, #15
 8001288:	b29b      	uxth	r3, r3
 800128a:	3301      	adds	r3, #1
 800128c:	b29a      	uxth	r2, r3
 800128e:	4b44      	ldr	r3, [pc, #272]	@ (80013a0 <HW_TS_Init+0x198>)
 8001290:	801a      	strh	r2, [r3, #0]

  /**
   *  Margin is taken to avoid wrong calculation when the wrap around is there and some
   *  application interrupts may have delayed the reading
   */
  localmaxwakeuptimersetup = ((((SynchPrescalerUserConfig - 1)*AsynchPrescalerUserConfig) - CFG_HW_TS_RTC_HANDLER_MAX_DELAY) >> WakeupTimerDivider);
 8001292:	4b43      	ldr	r3, [pc, #268]	@ (80013a0 <HW_TS_Init+0x198>)
 8001294:	881b      	ldrh	r3, [r3, #0]
 8001296:	3b01      	subs	r3, #1
 8001298:	4a40      	ldr	r2, [pc, #256]	@ (800139c <HW_TS_Init+0x194>)
 800129a:	7812      	ldrb	r2, [r2, #0]
 800129c:	fb02 f303 	mul.w	r3, r2, r3
 80012a0:	f5a3 73a0 	sub.w	r3, r3, #320	@ 0x140
 80012a4:	4a3c      	ldr	r2, [pc, #240]	@ (8001398 <HW_TS_Init+0x190>)
 80012a6:	7812      	ldrb	r2, [r2, #0]
 80012a8:	40d3      	lsrs	r3, r2
 80012aa:	61bb      	str	r3, [r7, #24]

  if(localmaxwakeuptimersetup >= 0xFFFF)
 80012ac:	69bb      	ldr	r3, [r7, #24]
 80012ae:	f64f 72fe 	movw	r2, #65534	@ 0xfffe
 80012b2:	4293      	cmp	r3, r2
 80012b4:	d904      	bls.n	80012c0 <HW_TS_Init+0xb8>
  {
    MaxWakeupTimerSetup = 0xFFFF;
 80012b6:	4b3b      	ldr	r3, [pc, #236]	@ (80013a4 <HW_TS_Init+0x19c>)
 80012b8:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 80012bc:	801a      	strh	r2, [r3, #0]
 80012be:	e003      	b.n	80012c8 <HW_TS_Init+0xc0>
  }
  else
  {
    MaxWakeupTimerSetup = (uint16_t)localmaxwakeuptimersetup;
 80012c0:	69bb      	ldr	r3, [r7, #24]
 80012c2:	b29a      	uxth	r2, r3
 80012c4:	4b37      	ldr	r3, [pc, #220]	@ (80013a4 <HW_TS_Init+0x19c>)
 80012c6:	801a      	strh	r2, [r3, #0]
  }

  /**
   * Configure EXTI module
   */
  LL_EXTI_EnableRisingTrig_0_31(RTC_EXTI_LINE_WAKEUPTIMER_EVENT);
 80012c8:	f44f 2000 	mov.w	r0, #524288	@ 0x80000
 80012cc:	f7ff fb9c 	bl	8000a08 <LL_EXTI_EnableRisingTrig_0_31>
  LL_EXTI_EnableIT_0_31(RTC_EXTI_LINE_WAKEUPTIMER_EVENT);
 80012d0:	f44f 2000 	mov.w	r0, #524288	@ 0x80000
 80012d4:	f7ff fb84 	bl	80009e0 <LL_EXTI_EnableIT_0_31>

  if(TimerInitMode == hw_ts_InitMode_Full)
 80012d8:	79fb      	ldrb	r3, [r7, #7]
 80012da:	2b00      	cmp	r3, #0
 80012dc:	d13d      	bne.n	800135a <HW_TS_Init+0x152>
  {
    WakeupTimerLimitation = WakeupTimerValue_LargeEnough;
 80012de:	4b32      	ldr	r3, [pc, #200]	@ (80013a8 <HW_TS_Init+0x1a0>)
 80012e0:	2201      	movs	r2, #1
 80012e2:	701a      	strb	r2, [r3, #0]
    SSRValueOnLastSetup = SSR_FORBIDDEN_VALUE;
 80012e4:	4b31      	ldr	r3, [pc, #196]	@ (80013ac <HW_TS_Init+0x1a4>)
 80012e6:	f04f 32ff 	mov.w	r2, #4294967295
 80012ea:	601a      	str	r2, [r3, #0]

    /**
     * Initialize the timer server
     */
    for(loop = 0; loop < CFG_HW_TS_MAX_NBR_CONCURRENT_TIMER; loop++)
 80012ec:	2300      	movs	r3, #0
 80012ee:	77fb      	strb	r3, [r7, #31]
 80012f0:	e00c      	b.n	800130c <HW_TS_Init+0x104>
    {
      aTimerContext[loop].TimerIDStatus = TimerID_Free;
 80012f2:	7ffa      	ldrb	r2, [r7, #31]
 80012f4:	492e      	ldr	r1, [pc, #184]	@ (80013b0 <HW_TS_Init+0x1a8>)
 80012f6:	4613      	mov	r3, r2
 80012f8:	005b      	lsls	r3, r3, #1
 80012fa:	4413      	add	r3, r2
 80012fc:	00db      	lsls	r3, r3, #3
 80012fe:	440b      	add	r3, r1
 8001300:	330c      	adds	r3, #12
 8001302:	2200      	movs	r2, #0
 8001304:	701a      	strb	r2, [r3, #0]
    for(loop = 0; loop < CFG_HW_TS_MAX_NBR_CONCURRENT_TIMER; loop++)
 8001306:	7ffb      	ldrb	r3, [r7, #31]
 8001308:	3301      	adds	r3, #1
 800130a:	77fb      	strb	r3, [r7, #31]
 800130c:	7ffb      	ldrb	r3, [r7, #31]
 800130e:	2b05      	cmp	r3, #5
 8001310:	d9ef      	bls.n	80012f2 <HW_TS_Init+0xea>
    }

    CurrentRunningTimerID = CFG_HW_TS_MAX_NBR_CONCURRENT_TIMER;   /**<  Set ID to non valid value */
 8001312:	4b28      	ldr	r3, [pc, #160]	@ (80013b4 <HW_TS_Init+0x1ac>)
 8001314:	2206      	movs	r2, #6
 8001316:	701a      	strb	r2, [r3, #0]

    __HAL_RTC_WAKEUPTIMER_DISABLE(&hrtc);                       /**<  Disable the Wakeup Timer */
 8001318:	4b1d      	ldr	r3, [pc, #116]	@ (8001390 <HW_TS_Init+0x188>)
 800131a:	681b      	ldr	r3, [r3, #0]
 800131c:	689a      	ldr	r2, [r3, #8]
 800131e:	4b1c      	ldr	r3, [pc, #112]	@ (8001390 <HW_TS_Init+0x188>)
 8001320:	681b      	ldr	r3, [r3, #0]
 8001322:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8001326:	609a      	str	r2, [r3, #8]
    __HAL_RTC_WAKEUPTIMER_CLEAR_FLAG(&hrtc, RTC_FLAG_WUTF);     /**<  Clear flag in RTC module */
 8001328:	4b19      	ldr	r3, [pc, #100]	@ (8001390 <HW_TS_Init+0x188>)
 800132a:	681b      	ldr	r3, [r3, #0]
 800132c:	68db      	ldr	r3, [r3, #12]
 800132e:	b2da      	uxtb	r2, r3
 8001330:	4b17      	ldr	r3, [pc, #92]	@ (8001390 <HW_TS_Init+0x188>)
 8001332:	681b      	ldr	r3, [r3, #0]
 8001334:	f462 6290 	orn	r2, r2, #1152	@ 0x480
 8001338:	60da      	str	r2, [r3, #12]
    __HAL_RTC_WAKEUPTIMER_EXTI_CLEAR_FLAG(); /**<  Clear flag in EXTI module  */
 800133a:	4b1f      	ldr	r3, [pc, #124]	@ (80013b8 <HW_TS_Init+0x1b0>)
 800133c:	f44f 2200 	mov.w	r2, #524288	@ 0x80000
 8001340:	60da      	str	r2, [r3, #12]
    HAL_NVIC_ClearPendingIRQ(CFG_HW_TS_RTC_WAKEUP_HANDLER_ID);       /**<  Clear pending bit in NVIC  */
 8001342:	2003      	movs	r0, #3
 8001344:	f001 f997 	bl	8002676 <HAL_NVIC_ClearPendingIRQ>
    __HAL_RTC_WAKEUPTIMER_ENABLE_IT(&hrtc, RTC_IT_WUT);         /**<  Enable interrupt in RTC module  */
 8001348:	4b11      	ldr	r3, [pc, #68]	@ (8001390 <HW_TS_Init+0x188>)
 800134a:	681b      	ldr	r3, [r3, #0]
 800134c:	689a      	ldr	r2, [r3, #8]
 800134e:	4b10      	ldr	r3, [pc, #64]	@ (8001390 <HW_TS_Init+0x188>)
 8001350:	681b      	ldr	r3, [r3, #0]
 8001352:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8001356:	609a      	str	r2, [r3, #8]
 8001358:	e009      	b.n	800136e <HW_TS_Init+0x166>
  }
  else
  {
    if(__HAL_RTC_WAKEUPTIMER_GET_FLAG(&hrtc, RTC_FLAG_WUTF) != RESET)
 800135a:	4b0d      	ldr	r3, [pc, #52]	@ (8001390 <HW_TS_Init+0x188>)
 800135c:	681b      	ldr	r3, [r3, #0]
 800135e:	68db      	ldr	r3, [r3, #12]
 8001360:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001364:	2b00      	cmp	r3, #0
 8001366:	d002      	beq.n	800136e <HW_TS_Init+0x166>
    {
      /**
       * Simulate that the Timer expired
       */
      HAL_NVIC_SetPendingIRQ(CFG_HW_TS_RTC_WAKEUP_HANDLER_ID);
 8001368:	2003      	movs	r0, #3
 800136a:	f001 f976 	bl	800265a <HAL_NVIC_SetPendingIRQ>
    }
  }

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE( &hrtc );
 800136e:	4b08      	ldr	r3, [pc, #32]	@ (8001390 <HW_TS_Init+0x188>)
 8001370:	681b      	ldr	r3, [r3, #0]
 8001372:	22ff      	movs	r2, #255	@ 0xff
 8001374:	625a      	str	r2, [r3, #36]	@ 0x24

  HAL_NVIC_SetPriority(CFG_HW_TS_RTC_WAKEUP_HANDLER_ID, CFG_HW_TS_NVIC_RTC_WAKEUP_IT_PREEMPTPRIO, CFG_HW_TS_NVIC_RTC_WAKEUP_IT_SUBPRIO);   /**<  Set NVIC priority */
 8001376:	2200      	movs	r2, #0
 8001378:	2103      	movs	r1, #3
 800137a:	2003      	movs	r0, #3
 800137c:	f001 f92b 	bl	80025d6 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(CFG_HW_TS_RTC_WAKEUP_HANDLER_ID); /**<  Enable NVIC */
 8001380:	2003      	movs	r0, #3
 8001382:	f001 f942 	bl	800260a <HAL_NVIC_EnableIRQ>

  return;
 8001386:	bf00      	nop
}
 8001388:	3720      	adds	r7, #32
 800138a:	46bd      	mov	sp, r7
 800138c:	bd80      	pop	{r7, pc}
 800138e:	bf00      	nop
 8001390:	20000224 	.word	0x20000224
 8001394:	40002800 	.word	0x40002800
 8001398:	200001e1 	.word	0x200001e1
 800139c:	200001e2 	.word	0x200001e2
 80013a0:	200001e4 	.word	0x200001e4
 80013a4:	200001e6 	.word	0x200001e6
 80013a8:	200001e0 	.word	0x200001e0
 80013ac:	200001dc 	.word	0x200001dc
 80013b0:	20000148 	.word	0x20000148
 80013b4:	200001d8 	.word	0x200001d8
 80013b8:	58000800 	.word	0x58000800

080013bc <HW_TS_Stop>:

  return;
}

void HW_TS_Stop(uint8_t timer_id)
{
 80013bc:	b580      	push	{r7, lr}
 80013be:	b086      	sub	sp, #24
 80013c0:	af00      	add	r7, sp, #0
 80013c2:	4603      	mov	r3, r0
 80013c4:	71fb      	strb	r3, [r7, #7]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80013c6:	f3ef 8310 	mrs	r3, PRIMASK
 80013ca:	60fb      	str	r3, [r7, #12]
  return(result);
 80013cc:	68fb      	ldr	r3, [r7, #12]
#if (CFG_HW_TS_USE_PRIMASK_AS_CRITICAL_SECTION == 1)
  uint32_t primask_bit;
#endif

#if (CFG_HW_TS_USE_PRIMASK_AS_CRITICAL_SECTION == 1)
  primask_bit = __get_PRIMASK();  /**< backup PRIMASK bit */
 80013ce:	617b      	str	r3, [r7, #20]
  __ASM volatile ("cpsid i" : : : "memory");
 80013d0:	b672      	cpsid	i
}
 80013d2:	bf00      	nop
  __disable_irq();          /**< Disable all interrupts by setting PRIMASK bit on Cortex*/
#endif

  HAL_NVIC_DisableIRQ(CFG_HW_TS_RTC_WAKEUP_HANDLER_ID);    /**<  Disable NVIC */
 80013d4:	2003      	movs	r0, #3
 80013d6:	f001 f926 	bl	8002626 <HAL_NVIC_DisableIRQ>

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE( &hrtc );
 80013da:	4b34      	ldr	r3, [pc, #208]	@ (80014ac <HW_TS_Stop+0xf0>)
 80013dc:	681b      	ldr	r3, [r3, #0]
 80013de:	22ca      	movs	r2, #202	@ 0xca
 80013e0:	625a      	str	r2, [r3, #36]	@ 0x24
 80013e2:	4b32      	ldr	r3, [pc, #200]	@ (80014ac <HW_TS_Stop+0xf0>)
 80013e4:	681b      	ldr	r3, [r3, #0]
 80013e6:	2253      	movs	r2, #83	@ 0x53
 80013e8:	625a      	str	r2, [r3, #36]	@ 0x24

  if(aTimerContext[timer_id].TimerIDStatus == TimerID_Running)
 80013ea:	79fa      	ldrb	r2, [r7, #7]
 80013ec:	4930      	ldr	r1, [pc, #192]	@ (80014b0 <HW_TS_Stop+0xf4>)
 80013ee:	4613      	mov	r3, r2
 80013f0:	005b      	lsls	r3, r3, #1
 80013f2:	4413      	add	r3, r2
 80013f4:	00db      	lsls	r3, r3, #3
 80013f6:	440b      	add	r3, r1
 80013f8:	330c      	adds	r3, #12
 80013fa:	781b      	ldrb	r3, [r3, #0]
 80013fc:	b2db      	uxtb	r3, r3
 80013fe:	2b02      	cmp	r3, #2
 8001400:	d142      	bne.n	8001488 <HW_TS_Stop+0xcc>
  {
    UnlinkTimer(timer_id, SSR_Read_Requested);
 8001402:	79fb      	ldrb	r3, [r7, #7]
 8001404:	2100      	movs	r1, #0
 8001406:	4618      	mov	r0, r3
 8001408:	f7ff fc80 	bl	8000d0c <UnlinkTimer>
    localcurrentrunningtimerid = CurrentRunningTimerID;
 800140c:	4b29      	ldr	r3, [pc, #164]	@ (80014b4 <HW_TS_Stop+0xf8>)
 800140e:	781b      	ldrb	r3, [r3, #0]
 8001410:	74fb      	strb	r3, [r7, #19]

    if(localcurrentrunningtimerid == CFG_HW_TS_MAX_NBR_CONCURRENT_TIMER)
 8001412:	7cfb      	ldrb	r3, [r7, #19]
 8001414:	2b06      	cmp	r3, #6
 8001416:	d12f      	bne.n	8001478 <HW_TS_Stop+0xbc>
       */

      /**
       * Disable the timer
       */
      if((READ_BIT(RTC->CR, RTC_CR_WUTE) == (RTC_CR_WUTE)) == SET)
 8001418:	4b27      	ldr	r3, [pc, #156]	@ (80014b8 <HW_TS_Stop+0xfc>)
 800141a:	689b      	ldr	r3, [r3, #8]
 800141c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001420:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8001424:	d107      	bne.n	8001436 <HW_TS_Stop+0x7a>
      {
        /**
         * Wait for the flag to be back to 0 when the wakeup timer is enabled
         */
        while(__HAL_RTC_WAKEUPTIMER_GET_FLAG(&hrtc, RTC_FLAG_WUTWF) == SET);
 8001426:	bf00      	nop
 8001428:	4b20      	ldr	r3, [pc, #128]	@ (80014ac <HW_TS_Stop+0xf0>)
 800142a:	681b      	ldr	r3, [r3, #0]
 800142c:	68db      	ldr	r3, [r3, #12]
 800142e:	f003 0304 	and.w	r3, r3, #4
 8001432:	2b00      	cmp	r3, #0
 8001434:	d1f8      	bne.n	8001428 <HW_TS_Stop+0x6c>
      }
      __HAL_RTC_WAKEUPTIMER_DISABLE(&hrtc);   /**<  Disable the Wakeup Timer */
 8001436:	4b1d      	ldr	r3, [pc, #116]	@ (80014ac <HW_TS_Stop+0xf0>)
 8001438:	681b      	ldr	r3, [r3, #0]
 800143a:	689a      	ldr	r2, [r3, #8]
 800143c:	4b1b      	ldr	r3, [pc, #108]	@ (80014ac <HW_TS_Stop+0xf0>)
 800143e:	681b      	ldr	r3, [r3, #0]
 8001440:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8001444:	609a      	str	r2, [r3, #8]

      while(__HAL_RTC_WAKEUPTIMER_GET_FLAG(&hrtc, RTC_FLAG_WUTWF) == RESET);
 8001446:	bf00      	nop
 8001448:	4b18      	ldr	r3, [pc, #96]	@ (80014ac <HW_TS_Stop+0xf0>)
 800144a:	681b      	ldr	r3, [r3, #0]
 800144c:	68db      	ldr	r3, [r3, #12]
 800144e:	f003 0304 	and.w	r3, r3, #4
 8001452:	2b00      	cmp	r3, #0
 8001454:	d0f8      	beq.n	8001448 <HW_TS_Stop+0x8c>
       * It takes 2 RTCCLK between the time the WUTE bit is disabled and the
       * time the timer is disabled. The WUTWF bit somehow guarantee the system is stable
       * Otherwise, when the timer is periodic with 1 Tick, it may generate an extra interrupt in between
       * due to the autoreload feature
       */
      __HAL_RTC_WAKEUPTIMER_CLEAR_FLAG(&hrtc, RTC_FLAG_WUTF);   /**<  Clear flag in RTC module */
 8001456:	4b15      	ldr	r3, [pc, #84]	@ (80014ac <HW_TS_Stop+0xf0>)
 8001458:	681b      	ldr	r3, [r3, #0]
 800145a:	68db      	ldr	r3, [r3, #12]
 800145c:	b2da      	uxtb	r2, r3
 800145e:	4b13      	ldr	r3, [pc, #76]	@ (80014ac <HW_TS_Stop+0xf0>)
 8001460:	681b      	ldr	r3, [r3, #0]
 8001462:	f462 6290 	orn	r2, r2, #1152	@ 0x480
 8001466:	60da      	str	r2, [r3, #12]
      __HAL_RTC_WAKEUPTIMER_EXTI_CLEAR_FLAG(); /**<  Clear flag in EXTI module */
 8001468:	4b14      	ldr	r3, [pc, #80]	@ (80014bc <HW_TS_Stop+0x100>)
 800146a:	f44f 2200 	mov.w	r2, #524288	@ 0x80000
 800146e:	60da      	str	r2, [r3, #12]
      HAL_NVIC_ClearPendingIRQ(CFG_HW_TS_RTC_WAKEUP_HANDLER_ID);   /**<  Clear pending bit in NVIC */
 8001470:	2003      	movs	r0, #3
 8001472:	f001 f900 	bl	8002676 <HAL_NVIC_ClearPendingIRQ>
 8001476:	e007      	b.n	8001488 <HW_TS_Stop+0xcc>
    }
    else if(PreviousRunningTimerID != localcurrentrunningtimerid)
 8001478:	4b11      	ldr	r3, [pc, #68]	@ (80014c0 <HW_TS_Stop+0x104>)
 800147a:	781b      	ldrb	r3, [r3, #0]
 800147c:	b2db      	uxtb	r3, r3
 800147e:	7cfa      	ldrb	r2, [r7, #19]
 8001480:	429a      	cmp	r2, r3
 8001482:	d001      	beq.n	8001488 <HW_TS_Stop+0xcc>
    {
      RescheduleTimerList();
 8001484:	f7ff fd5e 	bl	8000f44 <RescheduleTimerList>
    }
  }

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE( &hrtc );
 8001488:	4b08      	ldr	r3, [pc, #32]	@ (80014ac <HW_TS_Stop+0xf0>)
 800148a:	681b      	ldr	r3, [r3, #0]
 800148c:	22ff      	movs	r2, #255	@ 0xff
 800148e:	625a      	str	r2, [r3, #36]	@ 0x24

  HAL_NVIC_EnableIRQ(CFG_HW_TS_RTC_WAKEUP_HANDLER_ID); /**<  Enable NVIC */
 8001490:	2003      	movs	r0, #3
 8001492:	f001 f8ba 	bl	800260a <HAL_NVIC_EnableIRQ>
 8001496:	697b      	ldr	r3, [r7, #20]
 8001498:	60bb      	str	r3, [r7, #8]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800149a:	68bb      	ldr	r3, [r7, #8]
 800149c:	f383 8810 	msr	PRIMASK, r3
}
 80014a0:	bf00      	nop

#if (CFG_HW_TS_USE_PRIMASK_AS_CRITICAL_SECTION == 1)
  __set_PRIMASK(primask_bit); /**< Restore PRIMASK bit*/
#endif

  return;
 80014a2:	bf00      	nop
}
 80014a4:	3718      	adds	r7, #24
 80014a6:	46bd      	mov	sp, r7
 80014a8:	bd80      	pop	{r7, pc}
 80014aa:	bf00      	nop
 80014ac:	20000224 	.word	0x20000224
 80014b0:	20000148 	.word	0x20000148
 80014b4:	200001d8 	.word	0x200001d8
 80014b8:	40002800 	.word	0x40002800
 80014bc:	58000800 	.word	0x58000800
 80014c0:	200001d9 	.word	0x200001d9

080014c4 <HW_TS_Start>:

void HW_TS_Start(uint8_t timer_id, uint32_t timeout_ticks)
{
 80014c4:	b580      	push	{r7, lr}
 80014c6:	b086      	sub	sp, #24
 80014c8:	af00      	add	r7, sp, #0
 80014ca:	4603      	mov	r3, r0
 80014cc:	6039      	str	r1, [r7, #0]
 80014ce:	71fb      	strb	r3, [r7, #7]

#if (CFG_HW_TS_USE_PRIMASK_AS_CRITICAL_SECTION == 1)
  uint32_t primask_bit;
#endif

  if(aTimerContext[timer_id].TimerIDStatus == TimerID_Running)
 80014d0:	79fa      	ldrb	r2, [r7, #7]
 80014d2:	493b      	ldr	r1, [pc, #236]	@ (80015c0 <HW_TS_Start+0xfc>)
 80014d4:	4613      	mov	r3, r2
 80014d6:	005b      	lsls	r3, r3, #1
 80014d8:	4413      	add	r3, r2
 80014da:	00db      	lsls	r3, r3, #3
 80014dc:	440b      	add	r3, r1
 80014de:	330c      	adds	r3, #12
 80014e0:	781b      	ldrb	r3, [r3, #0]
 80014e2:	b2db      	uxtb	r3, r3
 80014e4:	2b02      	cmp	r3, #2
 80014e6:	d103      	bne.n	80014f0 <HW_TS_Start+0x2c>
  {
    HW_TS_Stop( timer_id );
 80014e8:	79fb      	ldrb	r3, [r7, #7]
 80014ea:	4618      	mov	r0, r3
 80014ec:	f7ff ff66 	bl	80013bc <HW_TS_Stop>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80014f0:	f3ef 8310 	mrs	r3, PRIMASK
 80014f4:	60fb      	str	r3, [r7, #12]
  return(result);
 80014f6:	68fb      	ldr	r3, [r7, #12]
  }

#if (CFG_HW_TS_USE_PRIMASK_AS_CRITICAL_SECTION == 1)
  primask_bit = __get_PRIMASK();  /**< backup PRIMASK bit */
 80014f8:	617b      	str	r3, [r7, #20]
  __ASM volatile ("cpsid i" : : : "memory");
 80014fa:	b672      	cpsid	i
}
 80014fc:	bf00      	nop
  __disable_irq();          /**< Disable all interrupts by setting PRIMASK bit on Cortex*/
#endif

  HAL_NVIC_DisableIRQ(CFG_HW_TS_RTC_WAKEUP_HANDLER_ID);    /**<  Disable NVIC */
 80014fe:	2003      	movs	r0, #3
 8001500:	f001 f891 	bl	8002626 <HAL_NVIC_DisableIRQ>

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE( &hrtc );
 8001504:	4b2f      	ldr	r3, [pc, #188]	@ (80015c4 <HW_TS_Start+0x100>)
 8001506:	681b      	ldr	r3, [r3, #0]
 8001508:	22ca      	movs	r2, #202	@ 0xca
 800150a:	625a      	str	r2, [r3, #36]	@ 0x24
 800150c:	4b2d      	ldr	r3, [pc, #180]	@ (80015c4 <HW_TS_Start+0x100>)
 800150e:	681b      	ldr	r3, [r3, #0]
 8001510:	2253      	movs	r2, #83	@ 0x53
 8001512:	625a      	str	r2, [r3, #36]	@ 0x24

  aTimerContext[timer_id].TimerIDStatus = TimerID_Running;
 8001514:	79fa      	ldrb	r2, [r7, #7]
 8001516:	492a      	ldr	r1, [pc, #168]	@ (80015c0 <HW_TS_Start+0xfc>)
 8001518:	4613      	mov	r3, r2
 800151a:	005b      	lsls	r3, r3, #1
 800151c:	4413      	add	r3, r2
 800151e:	00db      	lsls	r3, r3, #3
 8001520:	440b      	add	r3, r1
 8001522:	330c      	adds	r3, #12
 8001524:	2202      	movs	r2, #2
 8001526:	701a      	strb	r2, [r3, #0]

  aTimerContext[timer_id].CountLeft = timeout_ticks;
 8001528:	79fa      	ldrb	r2, [r7, #7]
 800152a:	4925      	ldr	r1, [pc, #148]	@ (80015c0 <HW_TS_Start+0xfc>)
 800152c:	4613      	mov	r3, r2
 800152e:	005b      	lsls	r3, r3, #1
 8001530:	4413      	add	r3, r2
 8001532:	00db      	lsls	r3, r3, #3
 8001534:	440b      	add	r3, r1
 8001536:	3308      	adds	r3, #8
 8001538:	683a      	ldr	r2, [r7, #0]
 800153a:	601a      	str	r2, [r3, #0]
  aTimerContext[timer_id].CounterInit = timeout_ticks;
 800153c:	79fa      	ldrb	r2, [r7, #7]
 800153e:	4920      	ldr	r1, [pc, #128]	@ (80015c0 <HW_TS_Start+0xfc>)
 8001540:	4613      	mov	r3, r2
 8001542:	005b      	lsls	r3, r3, #1
 8001544:	4413      	add	r3, r2
 8001546:	00db      	lsls	r3, r3, #3
 8001548:	440b      	add	r3, r1
 800154a:	3304      	adds	r3, #4
 800154c:	683a      	ldr	r2, [r7, #0]
 800154e:	601a      	str	r2, [r3, #0]

  time_elapsed =  linkTimer(timer_id);
 8001550:	79fb      	ldrb	r3, [r7, #7]
 8001552:	4618      	mov	r0, r3
 8001554:	f7ff fb30 	bl	8000bb8 <linkTimer>
 8001558:	4603      	mov	r3, r0
 800155a:	827b      	strh	r3, [r7, #18]

  localcurrentrunningtimerid = CurrentRunningTimerID;
 800155c:	4b1a      	ldr	r3, [pc, #104]	@ (80015c8 <HW_TS_Start+0x104>)
 800155e:	781b      	ldrb	r3, [r3, #0]
 8001560:	747b      	strb	r3, [r7, #17]

  if(PreviousRunningTimerID != localcurrentrunningtimerid)
 8001562:	4b1a      	ldr	r3, [pc, #104]	@ (80015cc <HW_TS_Start+0x108>)
 8001564:	781b      	ldrb	r3, [r3, #0]
 8001566:	b2db      	uxtb	r3, r3
 8001568:	7c7a      	ldrb	r2, [r7, #17]
 800156a:	429a      	cmp	r2, r3
 800156c:	d002      	beq.n	8001574 <HW_TS_Start+0xb0>
  {
    RescheduleTimerList();
 800156e:	f7ff fce9 	bl	8000f44 <RescheduleTimerList>
 8001572:	e013      	b.n	800159c <HW_TS_Start+0xd8>
  }
  else
  {
    aTimerContext[timer_id].CountLeft -= time_elapsed;
 8001574:	79fa      	ldrb	r2, [r7, #7]
 8001576:	4912      	ldr	r1, [pc, #72]	@ (80015c0 <HW_TS_Start+0xfc>)
 8001578:	4613      	mov	r3, r2
 800157a:	005b      	lsls	r3, r3, #1
 800157c:	4413      	add	r3, r2
 800157e:	00db      	lsls	r3, r3, #3
 8001580:	440b      	add	r3, r1
 8001582:	3308      	adds	r3, #8
 8001584:	6819      	ldr	r1, [r3, #0]
 8001586:	8a7b      	ldrh	r3, [r7, #18]
 8001588:	79fa      	ldrb	r2, [r7, #7]
 800158a:	1ac9      	subs	r1, r1, r3
 800158c:	480c      	ldr	r0, [pc, #48]	@ (80015c0 <HW_TS_Start+0xfc>)
 800158e:	4613      	mov	r3, r2
 8001590:	005b      	lsls	r3, r3, #1
 8001592:	4413      	add	r3, r2
 8001594:	00db      	lsls	r3, r3, #3
 8001596:	4403      	add	r3, r0
 8001598:	3308      	adds	r3, #8
 800159a:	6019      	str	r1, [r3, #0]
  }

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE( &hrtc );
 800159c:	4b09      	ldr	r3, [pc, #36]	@ (80015c4 <HW_TS_Start+0x100>)
 800159e:	681b      	ldr	r3, [r3, #0]
 80015a0:	22ff      	movs	r2, #255	@ 0xff
 80015a2:	625a      	str	r2, [r3, #36]	@ 0x24

  HAL_NVIC_EnableIRQ(CFG_HW_TS_RTC_WAKEUP_HANDLER_ID); /**<  Enable NVIC */
 80015a4:	2003      	movs	r0, #3
 80015a6:	f001 f830 	bl	800260a <HAL_NVIC_EnableIRQ>
 80015aa:	697b      	ldr	r3, [r7, #20]
 80015ac:	60bb      	str	r3, [r7, #8]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80015ae:	68bb      	ldr	r3, [r7, #8]
 80015b0:	f383 8810 	msr	PRIMASK, r3
}
 80015b4:	bf00      	nop

#if (CFG_HW_TS_USE_PRIMASK_AS_CRITICAL_SECTION == 1)
  __set_PRIMASK(primask_bit); /**< Restore PRIMASK bit*/
#endif

  return;
 80015b6:	bf00      	nop
}
 80015b8:	3718      	adds	r7, #24
 80015ba:	46bd      	mov	sp, r7
 80015bc:	bd80      	pop	{r7, pc}
 80015be:	bf00      	nop
 80015c0:	20000148 	.word	0x20000148
 80015c4:	20000224 	.word	0x20000224
 80015c8:	200001d8 	.word	0x200001d8
 80015cc:	200001d9 	.word	0x200001d9

080015d0 <HW_TS_RTC_Int_AppNot>:

  return (return_value);
}

__weak void HW_TS_RTC_Int_AppNot(uint32_t TimerProcessID, uint8_t TimerID, HW_TS_pTimerCb_t pTimerCallBack)
{
 80015d0:	b580      	push	{r7, lr}
 80015d2:	b084      	sub	sp, #16
 80015d4:	af00      	add	r7, sp, #0
 80015d6:	60f8      	str	r0, [r7, #12]
 80015d8:	460b      	mov	r3, r1
 80015da:	607a      	str	r2, [r7, #4]
 80015dc:	72fb      	strb	r3, [r7, #11]
  pTimerCallBack();
 80015de:	687b      	ldr	r3, [r7, #4]
 80015e0:	4798      	blx	r3

  return;
 80015e2:	bf00      	nop
}
 80015e4:	3710      	adds	r7, #16
 80015e6:	46bd      	mov	sp, r7
 80015e8:	bd80      	pop	{r7, pc}

080015ea <LL_RCC_LSE_SetDriveCapability>:
{
 80015ea:	b480      	push	{r7}
 80015ec:	b083      	sub	sp, #12
 80015ee:	af00      	add	r7, sp, #0
 80015f0:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->BDCR, RCC_BDCR_LSEDRV, LSEDrive);
 80015f2:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80015f6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80015fa:	f023 0218 	bic.w	r2, r3, #24
 80015fe:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8001602:	687b      	ldr	r3, [r7, #4]
 8001604:	4313      	orrs	r3, r2
 8001606:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
}
 800160a:	bf00      	nop
 800160c:	370c      	adds	r7, #12
 800160e:	46bd      	mov	sp, r7
 8001610:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001614:	4770      	bx	lr

08001616 <LL_AHB2_GRP1_EnableClock>:
  *         @arg @ref LL_AHB2_GRP1_PERIPH_AES1 (*)
  * @note  (*) Not supported by all the devices
  * @retval None
  */
__STATIC_INLINE void LL_AHB2_GRP1_EnableClock(uint32_t Periphs)
{
 8001616:	b480      	push	{r7}
 8001618:	b085      	sub	sp, #20
 800161a:	af00      	add	r7, sp, #0
 800161c:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->AHB2ENR, Periphs);
 800161e:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8001622:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8001624:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8001628:	687b      	ldr	r3, [r7, #4]
 800162a:	4313      	orrs	r3, r2
 800162c:	64cb      	str	r3, [r1, #76]	@ 0x4c
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->AHB2ENR, Periphs);
 800162e:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8001632:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8001634:	687b      	ldr	r3, [r7, #4]
 8001636:	4013      	ands	r3, r2
 8001638:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 800163a:	68fb      	ldr	r3, [r7, #12]
}
 800163c:	bf00      	nop
 800163e:	3714      	adds	r7, #20
 8001640:	46bd      	mov	sp, r7
 8001642:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001646:	4770      	bx	lr

08001648 <__io_putchar>:
/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
int __io_putchar(int ch) //function used to print() in usart
{
 8001648:	b580      	push	{r7, lr}
 800164a:	b082      	sub	sp, #8
 800164c:	af00      	add	r7, sp, #0
 800164e:	6078      	str	r0, [r7, #4]
  if (ch == '\n') {
 8001650:	687b      	ldr	r3, [r7, #4]
 8001652:	2b0a      	cmp	r3, #10
 8001654:	d102      	bne.n	800165c <__io_putchar+0x14>
    __io_putchar('\r');
 8001656:	200d      	movs	r0, #13
 8001658:	f7ff fff6 	bl	8001648 <__io_putchar>
  }

  HAL_UART_Transmit(&huart1, (uint8_t*)&ch, 1, HAL_MAX_DELAY);
 800165c:	1d39      	adds	r1, r7, #4
 800165e:	f04f 33ff 	mov.w	r3, #4294967295
 8001662:	2201      	movs	r2, #1
 8001664:	4803      	ldr	r0, [pc, #12]	@ (8001674 <__io_putchar+0x2c>)
 8001666:	f003 fc03 	bl	8004e70 <HAL_UART_Transmit>

  return 1;
 800166a:	2301      	movs	r3, #1
}
 800166c:	4618      	mov	r0, r3
 800166e:	3708      	adds	r7, #8
 8001670:	46bd      	mov	sp, r7
 8001672:	bd80      	pop	{r7, pc}
 8001674:	20000294 	.word	0x20000294

08001678 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001678:	b580      	push	{r7, lr}
 800167a:	b082      	sub	sp, #8
 800167c:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800167e:	f000 fde9 	bl	8002254 <HAL_Init>
  /* Config code for STM32_WPAN (HSE Tuning must be done before system clock configuration) */
  MX_APPE_Config();
 8001682:	f7ff f831 	bl	80006e8 <MX_APPE_Config>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001686:	f000 f82f 	bl	80016e8 <SystemClock_Config>

  /* Configure the peripherals common clocks */
  PeriphCommonClock_Config();
 800168a:	f000 f881 	bl	8001790 <PeriphCommonClock_Config>

  /* IPCC initialisation */
  MX_IPCC_Init();
 800168e:	f000 f89f 	bl	80017d0 <MX_IPCC_Init>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_RF_Init();
 8001692:	f000 f8b1 	bl	80017f8 <MX_RF_Init>
  MX_GPIO_Init();
 8001696:	f000 f987 	bl	80019a8 <MX_GPIO_Init>
  MX_RTC_Init();
 800169a:	f000 f8b5 	bl	8001808 <MX_RTC_Init>
  MX_USART1_UART_Init();
 800169e:	f000 f937 	bl	8001910 <MX_USART1_UART_Init>
  MX_TIM1_Init();
 80016a2:	f000 f8e1 	bl	8001868 <MX_TIM1_Init>
  /* USER CODE BEGIN 2 */

  /* USER CODE END 2 */

  /* Init code for STM32_WPAN */
  MX_APPE_Init();
 80016a6:	f7ff f82d 	bl	8000704 <MX_APPE_Init>

  /* Initialize leds */
  BSP_LED_Init(LED_BLUE);
 80016aa:	2000      	movs	r0, #0
 80016ac:	f000 fcea 	bl	8002084 <BSP_LED_Init>
  BSP_LED_Init(LED_GREEN);
 80016b0:	2001      	movs	r0, #1
 80016b2:	f000 fce7 	bl	8002084 <BSP_LED_Init>
  BSP_LED_Init(LED_RED);
 80016b6:	2002      	movs	r0, #2
 80016b8:	f000 fce4 	bl	8002084 <BSP_LED_Init>

  /* Initialize USER push-button, will be used to trigger an interrupt each time it's pressed.*/
  BSP_PB_Init(BUTTON_SW1, BUTTON_MODE_EXTI);
 80016bc:	2101      	movs	r1, #1
 80016be:	2000      	movs	r0, #0
 80016c0:	f000 fd1a 	bl	80020f8 <BSP_PB_Init>
  BSP_PB_Init(BUTTON_SW2, BUTTON_MODE_EXTI);
 80016c4:	2101      	movs	r1, #1
 80016c6:	2001      	movs	r0, #1
 80016c8:	f000 fd16 	bl	80020f8 <BSP_PB_Init>
  BSP_PB_Init(BUTTON_SW3, BUTTON_MODE_EXTI);
 80016cc:	2101      	movs	r1, #1
 80016ce:	2002      	movs	r0, #2
 80016d0:	f000 fd12 	bl	80020f8 <BSP_PB_Init>

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  uint32_t last_time = 0;  // Przechowuje czas ostatniego wysania danych
 80016d4:	2300      	movs	r3, #0
 80016d6:	607b      	str	r3, [r7, #4]
  printf("Starting");
 80016d8:	4802      	ldr	r0, [pc, #8]	@ (80016e4 <main+0x6c>)
 80016da:	f007 fe01 	bl	80092e0 <iprintf>
//  HAL_TIM_Base_Start_IT(&htim1);
  while (1)
  {

    /* USER CODE END WHILE */
    MX_APPE_Process();
 80016de:	f7ff f940 	bl	8000962 <MX_APPE_Process>
 80016e2:	e7fc      	b.n	80016de <main+0x66>
 80016e4:	0800a084 	.word	0x0800a084

080016e8 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80016e8:	b580      	push	{r7, lr}
 80016ea:	b098      	sub	sp, #96	@ 0x60
 80016ec:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80016ee:	f107 031c 	add.w	r3, r7, #28
 80016f2:	2244      	movs	r2, #68	@ 0x44
 80016f4:	2100      	movs	r1, #0
 80016f6:	4618      	mov	r0, r3
 80016f8:	f007 fe4f 	bl	800939a <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80016fc:	463b      	mov	r3, r7
 80016fe:	2200      	movs	r2, #0
 8001700:	601a      	str	r2, [r3, #0]
 8001702:	605a      	str	r2, [r3, #4]
 8001704:	609a      	str	r2, [r3, #8]
 8001706:	60da      	str	r2, [r3, #12]
 8001708:	611a      	str	r2, [r3, #16]
 800170a:	615a      	str	r2, [r3, #20]
 800170c:	619a      	str	r2, [r3, #24]

  /** Configure LSE Drive Capability
  */
  HAL_PWR_EnableBkUpAccess();
 800170e:	f001 fa47 	bl	8002ba0 <HAL_PWR_EnableBkUpAccess>
  __HAL_RCC_LSEDRIVE_CONFIG(RCC_LSEDRIVE_LOW);
 8001712:	2000      	movs	r0, #0
 8001714:	f7ff ff69 	bl	80015ea <LL_RCC_LSE_SetDriveCapability>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI|RCC_OSCILLATORTYPE_HSE
 8001718:	2327      	movs	r3, #39	@ 0x27
 800171a:	61fb      	str	r3, [r7, #28]
                              |RCC_OSCILLATORTYPE_LSE|RCC_OSCILLATORTYPE_MSI;
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 800171c:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8001720:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.LSEState = RCC_LSE_ON;
 8001722:	2301      	movs	r3, #1
 8001724:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001726:	f44f 7380 	mov.w	r3, #256	@ 0x100
 800172a:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.MSIState = RCC_MSI_ON;
 800172c:	2301      	movs	r3, #1
 800172e:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8001730:	2340      	movs	r3, #64	@ 0x40
 8001732:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.MSICalibrationValue = RCC_MSICALIBRATION_DEFAULT;
 8001734:	2300      	movs	r3, #0
 8001736:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_10;
 8001738:	23a0      	movs	r3, #160	@ 0xa0
 800173a:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 800173c:	2300      	movs	r3, #0
 800173e:	647b      	str	r3, [r7, #68]	@ 0x44
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001740:	f107 031c 	add.w	r3, r7, #28
 8001744:	4618      	mov	r0, r3
 8001746:	f001 fd93 	bl	8003270 <HAL_RCC_OscConfig>
 800174a:	4603      	mov	r3, r0
 800174c:	2b00      	cmp	r3, #0
 800174e:	d001      	beq.n	8001754 <SystemClock_Config+0x6c>
  {
    Error_Handler();
 8001750:	f000 f972 	bl	8001a38 <Error_Handler>
  }

  /** Configure the SYSCLKSource, HCLK, PCLK1 and PCLK2 clocks dividers
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK4|RCC_CLOCKTYPE_HCLK2
 8001754:	236f      	movs	r3, #111	@ 0x6f
 8001756:	603b      	str	r3, [r7, #0]
                              |RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_MSI;
 8001758:	2300      	movs	r3, #0
 800175a:	607b      	str	r3, [r7, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800175c:	2300      	movs	r3, #0
 800175e:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8001760:	2300      	movs	r3, #0
 8001762:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001764:	2300      	movs	r3, #0
 8001766:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLK2Divider = RCC_SYSCLK_DIV1;
 8001768:	2300      	movs	r3, #0
 800176a:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.AHBCLK4Divider = RCC_SYSCLK_DIV1;
 800176c:	2300      	movs	r3, #0
 800176e:	61bb      	str	r3, [r7, #24]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 8001770:	463b      	mov	r3, r7
 8001772:	2101      	movs	r1, #1
 8001774:	4618      	mov	r0, r3
 8001776:	f002 f8b1 	bl	80038dc <HAL_RCC_ClockConfig>
 800177a:	4603      	mov	r3, r0
 800177c:	2b00      	cmp	r3, #0
 800177e:	d001      	beq.n	8001784 <SystemClock_Config+0x9c>
  {
    Error_Handler();
 8001780:	f000 f95a 	bl	8001a38 <Error_Handler>
  }

  /** Enable MSI Auto calibration
  */
  HAL_RCCEx_EnableMSIPLLMode();
 8001784:	f002 fd71 	bl	800426a <HAL_RCCEx_EnableMSIPLLMode>
}
 8001788:	bf00      	nop
 800178a:	3760      	adds	r7, #96	@ 0x60
 800178c:	46bd      	mov	sp, r7
 800178e:	bd80      	pop	{r7, pc}

08001790 <PeriphCommonClock_Config>:
/**
  * @brief Peripherals Common Clock Configuration
  * @retval None
  */
void PeriphCommonClock_Config(void)
{
 8001790:	b580      	push	{r7, lr}
 8001792:	b08c      	sub	sp, #48	@ 0x30
 8001794:	af00      	add	r7, sp, #0
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8001796:	463b      	mov	r3, r7
 8001798:	2230      	movs	r2, #48	@ 0x30
 800179a:	2100      	movs	r1, #0
 800179c:	4618      	mov	r0, r3
 800179e:	f007 fdfc 	bl	800939a <memset>

  /** Initializes the peripherals clock
  */
  PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_SMPS|RCC_PERIPHCLK_RFWAKEUP;
 80017a2:	f44f 5340 	mov.w	r3, #12288	@ 0x3000
 80017a6:	603b      	str	r3, [r7, #0]
  PeriphClkInitStruct.RFWakeUpClockSelection = RCC_RFWKPCLKSOURCE_LSE;
 80017a8:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 80017ac:	627b      	str	r3, [r7, #36]	@ 0x24
  PeriphClkInitStruct.SmpsClockSelection = RCC_SMPSCLKSOURCE_HSI;
 80017ae:	2300      	movs	r3, #0
 80017b0:	62bb      	str	r3, [r7, #40]	@ 0x28
  PeriphClkInitStruct.SmpsDivSelection = RCC_SMPSCLKDIV_RANGE1;
 80017b2:	2310      	movs	r3, #16
 80017b4:	62fb      	str	r3, [r7, #44]	@ 0x2c

  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 80017b6:	463b      	mov	r3, r7
 80017b8:	4618      	mov	r0, r3
 80017ba:	f002 fc60 	bl	800407e <HAL_RCCEx_PeriphCLKConfig>
 80017be:	4603      	mov	r3, r0
 80017c0:	2b00      	cmp	r3, #0
 80017c2:	d001      	beq.n	80017c8 <PeriphCommonClock_Config+0x38>
  {
    Error_Handler();
 80017c4:	f000 f938 	bl	8001a38 <Error_Handler>
  }
  /* USER CODE BEGIN Smps */


  /* USER CODE END Smps */
}
 80017c8:	bf00      	nop
 80017ca:	3730      	adds	r7, #48	@ 0x30
 80017cc:	46bd      	mov	sp, r7
 80017ce:	bd80      	pop	{r7, pc}

080017d0 <MX_IPCC_Init>:
  * @brief IPCC Initialization Function
  * @param None
  * @retval None
  */
static void MX_IPCC_Init(void)
{
 80017d0:	b580      	push	{r7, lr}
 80017d2:	af00      	add	r7, sp, #0
  /* USER CODE END IPCC_Init 0 */

  /* USER CODE BEGIN IPCC_Init 1 */

  /* USER CODE END IPCC_Init 1 */
  hipcc.Instance = IPCC;
 80017d4:	4b06      	ldr	r3, [pc, #24]	@ (80017f0 <MX_IPCC_Init+0x20>)
 80017d6:	4a07      	ldr	r2, [pc, #28]	@ (80017f4 <MX_IPCC_Init+0x24>)
 80017d8:	601a      	str	r2, [r3, #0]
  if (HAL_IPCC_Init(&hipcc) != HAL_OK)
 80017da:	4805      	ldr	r0, [pc, #20]	@ (80017f0 <MX_IPCC_Init+0x20>)
 80017dc:	f001 f95a 	bl	8002a94 <HAL_IPCC_Init>
 80017e0:	4603      	mov	r3, r0
 80017e2:	2b00      	cmp	r3, #0
 80017e4:	d001      	beq.n	80017ea <MX_IPCC_Init+0x1a>
  {
    Error_Handler();
 80017e6:	f000 f927 	bl	8001a38 <Error_Handler>
  }
  /* USER CODE BEGIN IPCC_Init 2 */

  /* USER CODE END IPCC_Init 2 */

}
 80017ea:	bf00      	nop
 80017ec:	bd80      	pop	{r7, pc}
 80017ee:	bf00      	nop
 80017f0:	200001e8 	.word	0x200001e8
 80017f4:	58000c00 	.word	0x58000c00

080017f8 <MX_RF_Init>:
  * @brief RF Initialization Function
  * @param None
  * @retval None
  */
static void MX_RF_Init(void)
{
 80017f8:	b480      	push	{r7}
 80017fa:	af00      	add	r7, sp, #0
  /* USER CODE END RF_Init 1 */
  /* USER CODE BEGIN RF_Init 2 */

  /* USER CODE END RF_Init 2 */

}
 80017fc:	bf00      	nop
 80017fe:	46bd      	mov	sp, r7
 8001800:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001804:	4770      	bx	lr
	...

08001808 <MX_RTC_Init>:
  * @brief RTC Initialization Function
  * @param None
  * @retval None
  */
static void MX_RTC_Init(void)
{
 8001808:	b580      	push	{r7, lr}
 800180a:	af00      	add	r7, sp, #0

  /* USER CODE END RTC_Init 1 */

  /** Initialize RTC Only
  */
  hrtc.Instance = RTC;
 800180c:	4b14      	ldr	r3, [pc, #80]	@ (8001860 <MX_RTC_Init+0x58>)
 800180e:	4a15      	ldr	r2, [pc, #84]	@ (8001864 <MX_RTC_Init+0x5c>)
 8001810:	601a      	str	r2, [r3, #0]
  hrtc.Init.HourFormat = RTC_HOURFORMAT_24;
 8001812:	4b13      	ldr	r3, [pc, #76]	@ (8001860 <MX_RTC_Init+0x58>)
 8001814:	2200      	movs	r2, #0
 8001816:	605a      	str	r2, [r3, #4]
  hrtc.Init.AsynchPrediv = CFG_RTC_ASYNCH_PRESCALER;
 8001818:	4b11      	ldr	r3, [pc, #68]	@ (8001860 <MX_RTC_Init+0x58>)
 800181a:	220f      	movs	r2, #15
 800181c:	609a      	str	r2, [r3, #8]
  hrtc.Init.SynchPrediv = CFG_RTC_SYNCH_PRESCALER;
 800181e:	4b10      	ldr	r3, [pc, #64]	@ (8001860 <MX_RTC_Init+0x58>)
 8001820:	f647 72ff 	movw	r2, #32767	@ 0x7fff
 8001824:	60da      	str	r2, [r3, #12]
  hrtc.Init.OutPut = RTC_OUTPUT_DISABLE;
 8001826:	4b0e      	ldr	r3, [pc, #56]	@ (8001860 <MX_RTC_Init+0x58>)
 8001828:	2200      	movs	r2, #0
 800182a:	611a      	str	r2, [r3, #16]
  hrtc.Init.OutPutPolarity = RTC_OUTPUT_POLARITY_HIGH;
 800182c:	4b0c      	ldr	r3, [pc, #48]	@ (8001860 <MX_RTC_Init+0x58>)
 800182e:	2200      	movs	r2, #0
 8001830:	619a      	str	r2, [r3, #24]
  hrtc.Init.OutPutRemap = RTC_OUTPUT_REMAP_NONE;
 8001832:	4b0b      	ldr	r3, [pc, #44]	@ (8001860 <MX_RTC_Init+0x58>)
 8001834:	2200      	movs	r2, #0
 8001836:	615a      	str	r2, [r3, #20]
  if (HAL_RTC_Init(&hrtc) != HAL_OK)
 8001838:	4809      	ldr	r0, [pc, #36]	@ (8001860 <MX_RTC_Init+0x58>)
 800183a:	f002 fd1d 	bl	8004278 <HAL_RTC_Init>
 800183e:	4603      	mov	r3, r0
 8001840:	2b00      	cmp	r3, #0
 8001842:	d001      	beq.n	8001848 <MX_RTC_Init+0x40>
  {
    Error_Handler();
 8001844:	f000 f8f8 	bl	8001a38 <Error_Handler>
  }

  /** Enable the WakeUp
  */
  if (HAL_RTCEx_SetWakeUpTimer_IT(&hrtc, 0, RTC_WAKEUPCLOCK_RTCCLK_DIV16) != HAL_OK)
 8001848:	2200      	movs	r2, #0
 800184a:	2100      	movs	r1, #0
 800184c:	4804      	ldr	r0, [pc, #16]	@ (8001860 <MX_RTC_Init+0x58>)
 800184e:	f002 fe13 	bl	8004478 <HAL_RTCEx_SetWakeUpTimer_IT>
 8001852:	4603      	mov	r3, r0
 8001854:	2b00      	cmp	r3, #0
 8001856:	d001      	beq.n	800185c <MX_RTC_Init+0x54>
  {
    Error_Handler();
 8001858:	f000 f8ee 	bl	8001a38 <Error_Handler>
  }
  /* USER CODE BEGIN RTC_Init 2 */

  /* USER CODE END RTC_Init 2 */

}
 800185c:	bf00      	nop
 800185e:	bd80      	pop	{r7, pc}
 8001860:	20000224 	.word	0x20000224
 8001864:	40002800 	.word	0x40002800

08001868 <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 8001868:	b580      	push	{r7, lr}
 800186a:	b088      	sub	sp, #32
 800186c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800186e:	f107 0310 	add.w	r3, r7, #16
 8001872:	2200      	movs	r2, #0
 8001874:	601a      	str	r2, [r3, #0]
 8001876:	605a      	str	r2, [r3, #4]
 8001878:	609a      	str	r2, [r3, #8]
 800187a:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800187c:	1d3b      	adds	r3, r7, #4
 800187e:	2200      	movs	r2, #0
 8001880:	601a      	str	r2, [r3, #0]
 8001882:	605a      	str	r2, [r3, #4]
 8001884:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 8001886:	4b20      	ldr	r3, [pc, #128]	@ (8001908 <MX_TIM1_Init+0xa0>)
 8001888:	4a20      	ldr	r2, [pc, #128]	@ (800190c <MX_TIM1_Init+0xa4>)
 800188a:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 63;
 800188c:	4b1e      	ldr	r3, [pc, #120]	@ (8001908 <MX_TIM1_Init+0xa0>)
 800188e:	223f      	movs	r2, #63	@ 0x3f
 8001890:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001892:	4b1d      	ldr	r3, [pc, #116]	@ (8001908 <MX_TIM1_Init+0xa0>)
 8001894:	2200      	movs	r2, #0
 8001896:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 49999;
 8001898:	4b1b      	ldr	r3, [pc, #108]	@ (8001908 <MX_TIM1_Init+0xa0>)
 800189a:	f24c 324f 	movw	r2, #49999	@ 0xc34f
 800189e:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80018a0:	4b19      	ldr	r3, [pc, #100]	@ (8001908 <MX_TIM1_Init+0xa0>)
 80018a2:	2200      	movs	r2, #0
 80018a4:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 80018a6:	4b18      	ldr	r3, [pc, #96]	@ (8001908 <MX_TIM1_Init+0xa0>)
 80018a8:	2200      	movs	r2, #0
 80018aa:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80018ac:	4b16      	ldr	r3, [pc, #88]	@ (8001908 <MX_TIM1_Init+0xa0>)
 80018ae:	2200      	movs	r2, #0
 80018b0:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 80018b2:	4815      	ldr	r0, [pc, #84]	@ (8001908 <MX_TIM1_Init+0xa0>)
 80018b4:	f002 fe9c 	bl	80045f0 <HAL_TIM_Base_Init>
 80018b8:	4603      	mov	r3, r0
 80018ba:	2b00      	cmp	r3, #0
 80018bc:	d001      	beq.n	80018c2 <MX_TIM1_Init+0x5a>
  {
    Error_Handler();
 80018be:	f000 f8bb 	bl	8001a38 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80018c2:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80018c6:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 80018c8:	f107 0310 	add.w	r3, r7, #16
 80018cc:	4619      	mov	r1, r3
 80018ce:	480e      	ldr	r0, [pc, #56]	@ (8001908 <MX_TIM1_Init+0xa0>)
 80018d0:	f002 ffec 	bl	80048ac <HAL_TIM_ConfigClockSource>
 80018d4:	4603      	mov	r3, r0
 80018d6:	2b00      	cmp	r3, #0
 80018d8:	d001      	beq.n	80018de <MX_TIM1_Init+0x76>
  {
    Error_Handler();
 80018da:	f000 f8ad 	bl	8001a38 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80018de:	2300      	movs	r3, #0
 80018e0:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 80018e2:	2300      	movs	r3, #0
 80018e4:	60bb      	str	r3, [r7, #8]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80018e6:	2300      	movs	r3, #0
 80018e8:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 80018ea:	1d3b      	adds	r3, r7, #4
 80018ec:	4619      	mov	r1, r3
 80018ee:	4806      	ldr	r0, [pc, #24]	@ (8001908 <MX_TIM1_Init+0xa0>)
 80018f0:	f003 f9d0 	bl	8004c94 <HAL_TIMEx_MasterConfigSynchronization>
 80018f4:	4603      	mov	r3, r0
 80018f6:	2b00      	cmp	r3, #0
 80018f8:	d001      	beq.n	80018fe <MX_TIM1_Init+0x96>
  {
    Error_Handler();
 80018fa:	f000 f89d 	bl	8001a38 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */

}
 80018fe:	bf00      	nop
 8001900:	3720      	adds	r7, #32
 8001902:	46bd      	mov	sp, r7
 8001904:	bd80      	pop	{r7, pc}
 8001906:	bf00      	nop
 8001908:	20000248 	.word	0x20000248
 800190c:	40012c00 	.word	0x40012c00

08001910 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 8001910:	b580      	push	{r7, lr}
 8001912:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8001914:	4b22      	ldr	r3, [pc, #136]	@ (80019a0 <MX_USART1_UART_Init+0x90>)
 8001916:	4a23      	ldr	r2, [pc, #140]	@ (80019a4 <MX_USART1_UART_Init+0x94>)
 8001918:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 800191a:	4b21      	ldr	r3, [pc, #132]	@ (80019a0 <MX_USART1_UART_Init+0x90>)
 800191c:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8001920:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8001922:	4b1f      	ldr	r3, [pc, #124]	@ (80019a0 <MX_USART1_UART_Init+0x90>)
 8001924:	2200      	movs	r2, #0
 8001926:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8001928:	4b1d      	ldr	r3, [pc, #116]	@ (80019a0 <MX_USART1_UART_Init+0x90>)
 800192a:	2200      	movs	r2, #0
 800192c:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 800192e:	4b1c      	ldr	r3, [pc, #112]	@ (80019a0 <MX_USART1_UART_Init+0x90>)
 8001930:	2200      	movs	r2, #0
 8001932:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8001934:	4b1a      	ldr	r3, [pc, #104]	@ (80019a0 <MX_USART1_UART_Init+0x90>)
 8001936:	220c      	movs	r2, #12
 8001938:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800193a:	4b19      	ldr	r3, [pc, #100]	@ (80019a0 <MX_USART1_UART_Init+0x90>)
 800193c:	2200      	movs	r2, #0
 800193e:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8001940:	4b17      	ldr	r3, [pc, #92]	@ (80019a0 <MX_USART1_UART_Init+0x90>)
 8001942:	2200      	movs	r2, #0
 8001944:	61da      	str	r2, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8001946:	4b16      	ldr	r3, [pc, #88]	@ (80019a0 <MX_USART1_UART_Init+0x90>)
 8001948:	2200      	movs	r2, #0
 800194a:	621a      	str	r2, [r3, #32]
  huart1.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 800194c:	4b14      	ldr	r3, [pc, #80]	@ (80019a0 <MX_USART1_UART_Init+0x90>)
 800194e:	2200      	movs	r2, #0
 8001950:	625a      	str	r2, [r3, #36]	@ 0x24
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8001952:	4b13      	ldr	r3, [pc, #76]	@ (80019a0 <MX_USART1_UART_Init+0x90>)
 8001954:	2200      	movs	r2, #0
 8001956:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8001958:	4811      	ldr	r0, [pc, #68]	@ (80019a0 <MX_USART1_UART_Init+0x90>)
 800195a:	f003 fa39 	bl	8004dd0 <HAL_UART_Init>
 800195e:	4603      	mov	r3, r0
 8001960:	2b00      	cmp	r3, #0
 8001962:	d001      	beq.n	8001968 <MX_USART1_UART_Init+0x58>
  {
    Error_Handler();
 8001964:	f000 f868 	bl	8001a38 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart1, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8001968:	2100      	movs	r1, #0
 800196a:	480d      	ldr	r0, [pc, #52]	@ (80019a0 <MX_USART1_UART_Init+0x90>)
 800196c:	f003 ff8e 	bl	800588c <HAL_UARTEx_SetTxFifoThreshold>
 8001970:	4603      	mov	r3, r0
 8001972:	2b00      	cmp	r3, #0
 8001974:	d001      	beq.n	800197a <MX_USART1_UART_Init+0x6a>
  {
    Error_Handler();
 8001976:	f000 f85f 	bl	8001a38 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart1, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 800197a:	2100      	movs	r1, #0
 800197c:	4808      	ldr	r0, [pc, #32]	@ (80019a0 <MX_USART1_UART_Init+0x90>)
 800197e:	f003 ffc3 	bl	8005908 <HAL_UARTEx_SetRxFifoThreshold>
 8001982:	4603      	mov	r3, r0
 8001984:	2b00      	cmp	r3, #0
 8001986:	d001      	beq.n	800198c <MX_USART1_UART_Init+0x7c>
  {
    Error_Handler();
 8001988:	f000 f856 	bl	8001a38 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart1) != HAL_OK)
 800198c:	4804      	ldr	r0, [pc, #16]	@ (80019a0 <MX_USART1_UART_Init+0x90>)
 800198e:	f003 ff44 	bl	800581a <HAL_UARTEx_DisableFifoMode>
 8001992:	4603      	mov	r3, r0
 8001994:	2b00      	cmp	r3, #0
 8001996:	d001      	beq.n	800199c <MX_USART1_UART_Init+0x8c>
  {
    Error_Handler();
 8001998:	f000 f84e 	bl	8001a38 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 800199c:	bf00      	nop
 800199e:	bd80      	pop	{r7, pc}
 80019a0:	20000294 	.word	0x20000294
 80019a4:	40013800 	.word	0x40013800

080019a8 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80019a8:	b580      	push	{r7, lr}
 80019aa:	af00      	add	r7, sp, #0
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80019ac:	2004      	movs	r0, #4
 80019ae:	f7ff fe32 	bl	8001616 <LL_AHB2_GRP1_EnableClock>
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80019b2:	2001      	movs	r0, #1
 80019b4:	f7ff fe2f 	bl	8001616 <LL_AHB2_GRP1_EnableClock>
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80019b8:	2002      	movs	r0, #2
 80019ba:	f7ff fe2c 	bl	8001616 <LL_AHB2_GRP1_EnableClock>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 80019be:	bf00      	nop
 80019c0:	bd80      	pop	{r7, pc}
	...

080019c4 <BSP_PB_Callback>:
//    {
//    	UTIL_SEQ_SetTask(1 << CFG_TASK_TIMER_SECOND_ID, CFG_SCH_PRIO_0);
//    }
//}
void BSP_PB_Callback(Button_TypeDef Button)
{
 80019c4:	b480      	push	{r7}
 80019c6:	b083      	sub	sp, #12
 80019c8:	af00      	add	r7, sp, #0
 80019ca:	4603      	mov	r3, r0
 80019cc:	71fb      	strb	r3, [r7, #7]
    if (Button == BUTTON_SW1)
 80019ce:	79fb      	ldrb	r3, [r7, #7]
 80019d0:	2b00      	cmp	r3, #0
 80019d2:	d10b      	bne.n	80019ec <BSP_PB_Callback+0x28>
    {
        // Obsuguje przycisk SW1
    	if(payload.button_1_state != 1)
 80019d4:	4b17      	ldr	r3, [pc, #92]	@ (8001a34 <BSP_PB_Callback+0x70>)
 80019d6:	781b      	ldrb	r3, [r3, #0]
 80019d8:	2b01      	cmp	r3, #1
 80019da:	d003      	beq.n	80019e4 <BSP_PB_Callback+0x20>
        	payload.button_1_state = 1;  // Ustawienie stanu przycisku SW1
 80019dc:	4b15      	ldr	r3, [pc, #84]	@ (8001a34 <BSP_PB_Callback+0x70>)
 80019de:	2201      	movs	r2, #1
 80019e0:	701a      	strb	r2, [r3, #0]
        	payload.button_3_state = 1; // Ustawienie stanu przycisku SW2
    	else
    		payload.button_3_state = 0;  // Ustawienie stanu przycisku SW1
        //Custom_Mycharnotify_Update_Char();  // Wylij dane
    }
}
 80019e2:	e020      	b.n	8001a26 <BSP_PB_Callback+0x62>
    		payload.button_1_state = 0;  // Ustawienie stanu przycisku SW1
 80019e4:	4b13      	ldr	r3, [pc, #76]	@ (8001a34 <BSP_PB_Callback+0x70>)
 80019e6:	2200      	movs	r2, #0
 80019e8:	701a      	strb	r2, [r3, #0]
}
 80019ea:	e01c      	b.n	8001a26 <BSP_PB_Callback+0x62>
    else if (Button == BUTTON_SW2)
 80019ec:	79fb      	ldrb	r3, [r7, #7]
 80019ee:	2b01      	cmp	r3, #1
 80019f0:	d10b      	bne.n	8001a0a <BSP_PB_Callback+0x46>
    	if(payload.button_2_state != 1)
 80019f2:	4b10      	ldr	r3, [pc, #64]	@ (8001a34 <BSP_PB_Callback+0x70>)
 80019f4:	785b      	ldrb	r3, [r3, #1]
 80019f6:	2b01      	cmp	r3, #1
 80019f8:	d003      	beq.n	8001a02 <BSP_PB_Callback+0x3e>
        	payload.button_2_state = 1;  // Ustawienie stanu przycisku SW2
 80019fa:	4b0e      	ldr	r3, [pc, #56]	@ (8001a34 <BSP_PB_Callback+0x70>)
 80019fc:	2201      	movs	r2, #1
 80019fe:	705a      	strb	r2, [r3, #1]
}
 8001a00:	e011      	b.n	8001a26 <BSP_PB_Callback+0x62>
    		payload.button_2_state = 0;  // Ustawienie stanu przycisku SW1
 8001a02:	4b0c      	ldr	r3, [pc, #48]	@ (8001a34 <BSP_PB_Callback+0x70>)
 8001a04:	2200      	movs	r2, #0
 8001a06:	705a      	strb	r2, [r3, #1]
}
 8001a08:	e00d      	b.n	8001a26 <BSP_PB_Callback+0x62>
    else if (Button == BUTTON_SW3)
 8001a0a:	79fb      	ldrb	r3, [r7, #7]
 8001a0c:	2b02      	cmp	r3, #2
 8001a0e:	d10a      	bne.n	8001a26 <BSP_PB_Callback+0x62>
    	if(payload.button_3_state != 1)
 8001a10:	4b08      	ldr	r3, [pc, #32]	@ (8001a34 <BSP_PB_Callback+0x70>)
 8001a12:	789b      	ldrb	r3, [r3, #2]
 8001a14:	2b01      	cmp	r3, #1
 8001a16:	d003      	beq.n	8001a20 <BSP_PB_Callback+0x5c>
        	payload.button_3_state = 1; // Ustawienie stanu przycisku SW2
 8001a18:	4b06      	ldr	r3, [pc, #24]	@ (8001a34 <BSP_PB_Callback+0x70>)
 8001a1a:	2201      	movs	r2, #1
 8001a1c:	709a      	strb	r2, [r3, #2]
}
 8001a1e:	e002      	b.n	8001a26 <BSP_PB_Callback+0x62>
    		payload.button_3_state = 0;  // Ustawienie stanu przycisku SW1
 8001a20:	4b04      	ldr	r3, [pc, #16]	@ (8001a34 <BSP_PB_Callback+0x70>)
 8001a22:	2200      	movs	r2, #0
 8001a24:	709a      	strb	r2, [r3, #2]
}
 8001a26:	bf00      	nop
 8001a28:	370c      	adds	r7, #12
 8001a2a:	46bd      	mov	sp, r7
 8001a2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a30:	4770      	bx	lr
 8001a32:	bf00      	nop
 8001a34:	2000044c 	.word	0x2000044c

08001a38 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001a38:	b480      	push	{r7}
 8001a3a:	af00      	add	r7, sp, #0
  __ASM volatile ("cpsid i" : : : "memory");
 8001a3c:	b672      	cpsid	i
}
 8001a3e:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001a40:	bf00      	nop
 8001a42:	e7fd      	b.n	8001a40 <Error_Handler+0x8>

08001a44 <LL_RCC_EnableRTC>:
  * @brief  Enable RTC
  * @rmtoll BDCR         RTCEN         LL_RCC_EnableRTC
  * @retval None
  */
__STATIC_INLINE void LL_RCC_EnableRTC(void)
{
 8001a44:	b480      	push	{r7}
 8001a46:	af00      	add	r7, sp, #0
  SET_BIT(RCC->BDCR, RCC_BDCR_RTCEN);
 8001a48:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8001a4c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8001a50:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8001a54:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8001a58:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
}
 8001a5c:	bf00      	nop
 8001a5e:	46bd      	mov	sp, r7
 8001a60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a64:	4770      	bx	lr

08001a66 <LL_AHB2_GRP1_EnableClock>:
{
 8001a66:	b480      	push	{r7}
 8001a68:	b085      	sub	sp, #20
 8001a6a:	af00      	add	r7, sp, #0
 8001a6c:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->AHB2ENR, Periphs);
 8001a6e:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8001a72:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8001a74:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8001a78:	687b      	ldr	r3, [r7, #4]
 8001a7a:	4313      	orrs	r3, r2
 8001a7c:	64cb      	str	r3, [r1, #76]	@ 0x4c
  tmpreg = READ_BIT(RCC->AHB2ENR, Periphs);
 8001a7e:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8001a82:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8001a84:	687b      	ldr	r3, [r7, #4]
 8001a86:	4013      	ands	r3, r2
 8001a88:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8001a8a:	68fb      	ldr	r3, [r7, #12]
}
 8001a8c:	bf00      	nop
 8001a8e:	3714      	adds	r7, #20
 8001a90:	46bd      	mov	sp, r7
 8001a92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a96:	4770      	bx	lr

08001a98 <LL_AHB3_GRP1_EnableClock>:
  *         @arg @ref LL_AHB3_GRP1_PERIPH_FLASH
  * @note  (*) Not supported by all the devices
  * @retval None
  */
__STATIC_INLINE void LL_AHB3_GRP1_EnableClock(uint32_t Periphs)
{
 8001a98:	b480      	push	{r7}
 8001a9a:	b085      	sub	sp, #20
 8001a9c:	af00      	add	r7, sp, #0
 8001a9e:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->AHB3ENR, Periphs);
 8001aa0:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8001aa4:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8001aa6:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8001aaa:	687b      	ldr	r3, [r7, #4]
 8001aac:	4313      	orrs	r3, r2
 8001aae:	650b      	str	r3, [r1, #80]	@ 0x50
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->AHB3ENR, Periphs);
 8001ab0:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8001ab4:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8001ab6:	687b      	ldr	r3, [r7, #4]
 8001ab8:	4013      	ands	r3, r2
 8001aba:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8001abc:	68fb      	ldr	r3, [r7, #12]
}
 8001abe:	bf00      	nop
 8001ac0:	3714      	adds	r7, #20
 8001ac2:	46bd      	mov	sp, r7
 8001ac4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ac8:	4770      	bx	lr

08001aca <LL_APB1_GRP1_EnableClock>:
  *         @arg @ref LL_APB1_GRP1_PERIPH_LPTIM1
  * @note  (*) Not supported by all the devices
  * @retval None
  */
__STATIC_INLINE void LL_APB1_GRP1_EnableClock(uint32_t Periphs)
{
 8001aca:	b480      	push	{r7}
 8001acc:	b085      	sub	sp, #20
 8001ace:	af00      	add	r7, sp, #0
 8001ad0:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->APB1ENR1, Periphs);
 8001ad2:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8001ad6:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 8001ad8:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8001adc:	687b      	ldr	r3, [r7, #4]
 8001ade:	4313      	orrs	r3, r2
 8001ae0:	658b      	str	r3, [r1, #88]	@ 0x58
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->APB1ENR1, Periphs);
 8001ae2:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8001ae6:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 8001ae8:	687b      	ldr	r3, [r7, #4]
 8001aea:	4013      	ands	r3, r2
 8001aec:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8001aee:	68fb      	ldr	r3, [r7, #12]
}
 8001af0:	bf00      	nop
 8001af2:	3714      	adds	r7, #20
 8001af4:	46bd      	mov	sp, r7
 8001af6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001afa:	4770      	bx	lr

08001afc <LL_APB2_GRP1_EnableClock>:
  *         @arg @ref LL_APB2_GRP1_PERIPH_SAI1 (*)
  * @note  (*) Not supported by all the devices
  * @retval None
  */
__STATIC_INLINE void LL_APB2_GRP1_EnableClock(uint32_t Periphs)
{
 8001afc:	b480      	push	{r7}
 8001afe:	b085      	sub	sp, #20
 8001b00:	af00      	add	r7, sp, #0
 8001b02:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->APB2ENR, Periphs);
 8001b04:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8001b08:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 8001b0a:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8001b0e:	687b      	ldr	r3, [r7, #4]
 8001b10:	4313      	orrs	r3, r2
 8001b12:	660b      	str	r3, [r1, #96]	@ 0x60
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->APB2ENR, Periphs);
 8001b14:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8001b18:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 8001b1a:	687b      	ldr	r3, [r7, #4]
 8001b1c:	4013      	ands	r3, r2
 8001b1e:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8001b20:	68fb      	ldr	r3, [r7, #12]
}
 8001b22:	bf00      	nop
 8001b24:	3714      	adds	r7, #20
 8001b26:	46bd      	mov	sp, r7
 8001b28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b2c:	4770      	bx	lr

08001b2e <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001b2e:	b580      	push	{r7, lr}
 8001b30:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_HSEM_CLK_ENABLE();
 8001b32:	f44f 2000 	mov.w	r0, #524288	@ 0x80000
 8001b36:	f7ff ffaf 	bl	8001a98 <LL_AHB3_GRP1_EnableClock>

  /* System interrupt init*/

  /* Peripheral interrupt init */
  /* HSEM_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(HSEM_IRQn, 0, 0);
 8001b3a:	2200      	movs	r2, #0
 8001b3c:	2100      	movs	r1, #0
 8001b3e:	202e      	movs	r0, #46	@ 0x2e
 8001b40:	f000 fd49 	bl	80025d6 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(HSEM_IRQn);
 8001b44:	202e      	movs	r0, #46	@ 0x2e
 8001b46:	f000 fd60 	bl	800260a <HAL_NVIC_EnableIRQ>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001b4a:	bf00      	nop
 8001b4c:	bd80      	pop	{r7, pc}
	...

08001b50 <HAL_IPCC_MspInit>:
* This function configures the hardware resources used in this example
* @param hipcc: IPCC handle pointer
* @retval None
*/
void HAL_IPCC_MspInit(IPCC_HandleTypeDef* hipcc)
{
 8001b50:	b580      	push	{r7, lr}
 8001b52:	b082      	sub	sp, #8
 8001b54:	af00      	add	r7, sp, #0
 8001b56:	6078      	str	r0, [r7, #4]
  if(hipcc->Instance==IPCC)
 8001b58:	687b      	ldr	r3, [r7, #4]
 8001b5a:	681b      	ldr	r3, [r3, #0]
 8001b5c:	4a0d      	ldr	r2, [pc, #52]	@ (8001b94 <HAL_IPCC_MspInit+0x44>)
 8001b5e:	4293      	cmp	r3, r2
 8001b60:	d113      	bne.n	8001b8a <HAL_IPCC_MspInit+0x3a>
  {
  /* USER CODE BEGIN IPCC_MspInit 0 */

  /* USER CODE END IPCC_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_IPCC_CLK_ENABLE();
 8001b62:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 8001b66:	f7ff ff97 	bl	8001a98 <LL_AHB3_GRP1_EnableClock>
    /* IPCC interrupt Init */
    HAL_NVIC_SetPriority(IPCC_C1_RX_IRQn, 0, 0);
 8001b6a:	2200      	movs	r2, #0
 8001b6c:	2100      	movs	r1, #0
 8001b6e:	202c      	movs	r0, #44	@ 0x2c
 8001b70:	f000 fd31 	bl	80025d6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(IPCC_C1_RX_IRQn);
 8001b74:	202c      	movs	r0, #44	@ 0x2c
 8001b76:	f000 fd48 	bl	800260a <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(IPCC_C1_TX_IRQn, 0, 0);
 8001b7a:	2200      	movs	r2, #0
 8001b7c:	2100      	movs	r1, #0
 8001b7e:	202d      	movs	r0, #45	@ 0x2d
 8001b80:	f000 fd29 	bl	80025d6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(IPCC_C1_TX_IRQn);
 8001b84:	202d      	movs	r0, #45	@ 0x2d
 8001b86:	f000 fd40 	bl	800260a <HAL_NVIC_EnableIRQ>

  /* USER CODE END IPCC_MspInit 1 */

  }

}
 8001b8a:	bf00      	nop
 8001b8c:	3708      	adds	r7, #8
 8001b8e:	46bd      	mov	sp, r7
 8001b90:	bd80      	pop	{r7, pc}
 8001b92:	bf00      	nop
 8001b94:	58000c00 	.word	0x58000c00

08001b98 <HAL_RTC_MspInit>:
* This function configures the hardware resources used in this example
* @param hrtc: RTC handle pointer
* @retval None
*/
void HAL_RTC_MspInit(RTC_HandleTypeDef* hrtc)
{
 8001b98:	b580      	push	{r7, lr}
 8001b9a:	b08e      	sub	sp, #56	@ 0x38
 8001b9c:	af00      	add	r7, sp, #0
 8001b9e:	6078      	str	r0, [r7, #4]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8001ba0:	f107 0308 	add.w	r3, r7, #8
 8001ba4:	2230      	movs	r2, #48	@ 0x30
 8001ba6:	2100      	movs	r1, #0
 8001ba8:	4618      	mov	r0, r3
 8001baa:	f007 fbf6 	bl	800939a <memset>
  if(hrtc->Instance==RTC)
 8001bae:	687b      	ldr	r3, [r7, #4]
 8001bb0:	681b      	ldr	r3, [r3, #0]
 8001bb2:	4a12      	ldr	r2, [pc, #72]	@ (8001bfc <HAL_RTC_MspInit+0x64>)
 8001bb4:	4293      	cmp	r3, r2
 8001bb6:	d11d      	bne.n	8001bf4 <HAL_RTC_MspInit+0x5c>

  /* USER CODE END RTC_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_RTC;
 8001bb8:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 8001bbc:	60bb      	str	r3, [r7, #8]
    PeriphClkInitStruct.RTCClockSelection = RCC_RTCCLKSOURCE_LSE;
 8001bbe:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8001bc2:	62bb      	str	r3, [r7, #40]	@ 0x28
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8001bc4:	f107 0308 	add.w	r3, r7, #8
 8001bc8:	4618      	mov	r0, r3
 8001bca:	f002 fa58 	bl	800407e <HAL_RCCEx_PeriphCLKConfig>
 8001bce:	4603      	mov	r3, r0
 8001bd0:	2b00      	cmp	r3, #0
 8001bd2:	d001      	beq.n	8001bd8 <HAL_RTC_MspInit+0x40>
    {
      Error_Handler();
 8001bd4:	f7ff ff30 	bl	8001a38 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_RTC_ENABLE();
 8001bd8:	f7ff ff34 	bl	8001a44 <LL_RCC_EnableRTC>
    __HAL_RCC_RTCAPB_CLK_ENABLE();
 8001bdc:	f44f 6080 	mov.w	r0, #1024	@ 0x400
 8001be0:	f7ff ff73 	bl	8001aca <LL_APB1_GRP1_EnableClock>
    /* RTC interrupt Init */
    HAL_NVIC_SetPriority(RTC_WKUP_IRQn, 0, 0);
 8001be4:	2200      	movs	r2, #0
 8001be6:	2100      	movs	r1, #0
 8001be8:	2003      	movs	r0, #3
 8001bea:	f000 fcf4 	bl	80025d6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(RTC_WKUP_IRQn);
 8001bee:	2003      	movs	r0, #3
 8001bf0:	f000 fd0b 	bl	800260a <HAL_NVIC_EnableIRQ>

  /* USER CODE END RTC_MspInit 1 */

  }

}
 8001bf4:	bf00      	nop
 8001bf6:	3738      	adds	r7, #56	@ 0x38
 8001bf8:	46bd      	mov	sp, r7
 8001bfa:	bd80      	pop	{r7, pc}
 8001bfc:	40002800 	.word	0x40002800

08001c00 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8001c00:	b580      	push	{r7, lr}
 8001c02:	b082      	sub	sp, #8
 8001c04:	af00      	add	r7, sp, #0
 8001c06:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM1)
 8001c08:	687b      	ldr	r3, [r7, #4]
 8001c0a:	681b      	ldr	r3, [r3, #0]
 8001c0c:	4a15      	ldr	r2, [pc, #84]	@ (8001c64 <HAL_TIM_Base_MspInit+0x64>)
 8001c0e:	4293      	cmp	r3, r2
 8001c10:	d123      	bne.n	8001c5a <HAL_TIM_Base_MspInit+0x5a>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8001c12:	f44f 6000 	mov.w	r0, #2048	@ 0x800
 8001c16:	f7ff ff71 	bl	8001afc <LL_APB2_GRP1_EnableClock>
    /* TIM1 interrupt Init */
    HAL_NVIC_SetPriority(TIM1_BRK_IRQn, 0, 0);
 8001c1a:	2200      	movs	r2, #0
 8001c1c:	2100      	movs	r1, #0
 8001c1e:	2018      	movs	r0, #24
 8001c20:	f000 fcd9 	bl	80025d6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_BRK_IRQn);
 8001c24:	2018      	movs	r0, #24
 8001c26:	f000 fcf0 	bl	800260a <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(TIM1_UP_IRQn, 0, 0);
 8001c2a:	2200      	movs	r2, #0
 8001c2c:	2100      	movs	r1, #0
 8001c2e:	2019      	movs	r0, #25
 8001c30:	f000 fcd1 	bl	80025d6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_UP_IRQn);
 8001c34:	2019      	movs	r0, #25
 8001c36:	f000 fce8 	bl	800260a <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(TIM1_TRG_COM_IRQn, 0, 0);
 8001c3a:	2200      	movs	r2, #0
 8001c3c:	2100      	movs	r1, #0
 8001c3e:	201a      	movs	r0, #26
 8001c40:	f000 fcc9 	bl	80025d6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_TRG_COM_IRQn);
 8001c44:	201a      	movs	r0, #26
 8001c46:	f000 fce0 	bl	800260a <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(TIM1_CC_IRQn, 0, 0);
 8001c4a:	2200      	movs	r2, #0
 8001c4c:	2100      	movs	r1, #0
 8001c4e:	201b      	movs	r0, #27
 8001c50:	f000 fcc1 	bl	80025d6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_CC_IRQn);
 8001c54:	201b      	movs	r0, #27
 8001c56:	f000 fcd8 	bl	800260a <HAL_NVIC_EnableIRQ>

  /* USER CODE END TIM1_MspInit 1 */

  }

}
 8001c5a:	bf00      	nop
 8001c5c:	3708      	adds	r7, #8
 8001c5e:	46bd      	mov	sp, r7
 8001c60:	bd80      	pop	{r7, pc}
 8001c62:	bf00      	nop
 8001c64:	40012c00 	.word	0x40012c00

08001c68 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8001c68:	b580      	push	{r7, lr}
 8001c6a:	b094      	sub	sp, #80	@ 0x50
 8001c6c:	af00      	add	r7, sp, #0
 8001c6e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001c70:	f107 033c 	add.w	r3, r7, #60	@ 0x3c
 8001c74:	2200      	movs	r2, #0
 8001c76:	601a      	str	r2, [r3, #0]
 8001c78:	605a      	str	r2, [r3, #4]
 8001c7a:	609a      	str	r2, [r3, #8]
 8001c7c:	60da      	str	r2, [r3, #12]
 8001c7e:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8001c80:	f107 030c 	add.w	r3, r7, #12
 8001c84:	2230      	movs	r2, #48	@ 0x30
 8001c86:	2100      	movs	r1, #0
 8001c88:	4618      	mov	r0, r3
 8001c8a:	f007 fb86 	bl	800939a <memset>
  if(huart->Instance==USART1)
 8001c8e:	687b      	ldr	r3, [r7, #4]
 8001c90:	681b      	ldr	r3, [r3, #0]
 8001c92:	4a17      	ldr	r2, [pc, #92]	@ (8001cf0 <HAL_UART_MspInit+0x88>)
 8001c94:	4293      	cmp	r3, r2
 8001c96:	d126      	bne.n	8001ce6 <HAL_UART_MspInit+0x7e>

  /* USER CODE END USART1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART1;
 8001c98:	2301      	movs	r3, #1
 8001c9a:	60fb      	str	r3, [r7, #12]
    PeriphClkInitStruct.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK2;
 8001c9c:	2300      	movs	r3, #0
 8001c9e:	613b      	str	r3, [r7, #16]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8001ca0:	f107 030c 	add.w	r3, r7, #12
 8001ca4:	4618      	mov	r0, r3
 8001ca6:	f002 f9ea 	bl	800407e <HAL_RCCEx_PeriphCLKConfig>
 8001caa:	4603      	mov	r3, r0
 8001cac:	2b00      	cmp	r3, #0
 8001cae:	d001      	beq.n	8001cb4 <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 8001cb0:	f7ff fec2 	bl	8001a38 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8001cb4:	f44f 4080 	mov.w	r0, #16384	@ 0x4000
 8001cb8:	f7ff ff20 	bl	8001afc <LL_APB2_GRP1_EnableClock>

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001cbc:	2001      	movs	r0, #1
 8001cbe:	f7ff fed2 	bl	8001a66 <LL_AHB2_GRP1_EnableClock>
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 8001cc2:	f44f 63c0 	mov.w	r3, #1536	@ 0x600
 8001cc6:	63fb      	str	r3, [r7, #60]	@ 0x3c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001cc8:	2302      	movs	r3, #2
 8001cca:	643b      	str	r3, [r7, #64]	@ 0x40
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001ccc:	2300      	movs	r3, #0
 8001cce:	647b      	str	r3, [r7, #68]	@ 0x44
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001cd0:	2300      	movs	r3, #0
 8001cd2:	64bb      	str	r3, [r7, #72]	@ 0x48
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8001cd4:	2307      	movs	r3, #7
 8001cd6:	64fb      	str	r3, [r7, #76]	@ 0x4c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001cd8:	f107 033c 	add.w	r3, r7, #60	@ 0x3c
 8001cdc:	4619      	mov	r1, r3
 8001cde:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001ce2:	f000 fd33 	bl	800274c <HAL_GPIO_Init>

  /* USER CODE END USART1_MspInit 1 */

  }

}
 8001ce6:	bf00      	nop
 8001ce8:	3750      	adds	r7, #80	@ 0x50
 8001cea:	46bd      	mov	sp, r7
 8001cec:	bd80      	pop	{r7, pc}
 8001cee:	bf00      	nop
 8001cf0:	40013800 	.word	0x40013800

08001cf4 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001cf4:	b480      	push	{r7}
 8001cf6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8001cf8:	bf00      	nop
 8001cfa:	e7fd      	b.n	8001cf8 <NMI_Handler+0x4>

08001cfc <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001cfc:	b480      	push	{r7}
 8001cfe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001d00:	bf00      	nop
 8001d02:	e7fd      	b.n	8001d00 <HardFault_Handler+0x4>

08001d04 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001d04:	b480      	push	{r7}
 8001d06:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001d08:	bf00      	nop
 8001d0a:	e7fd      	b.n	8001d08 <MemManage_Handler+0x4>

08001d0c <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001d0c:	b480      	push	{r7}
 8001d0e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001d10:	bf00      	nop
 8001d12:	e7fd      	b.n	8001d10 <BusFault_Handler+0x4>

08001d14 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001d14:	b480      	push	{r7}
 8001d16:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001d18:	bf00      	nop
 8001d1a:	e7fd      	b.n	8001d18 <UsageFault_Handler+0x4>

08001d1c <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001d1c:	b480      	push	{r7}
 8001d1e:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001d20:	bf00      	nop
 8001d22:	46bd      	mov	sp, r7
 8001d24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d28:	4770      	bx	lr

08001d2a <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001d2a:	b480      	push	{r7}
 8001d2c:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001d2e:	bf00      	nop
 8001d30:	46bd      	mov	sp, r7
 8001d32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d36:	4770      	bx	lr

08001d38 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001d38:	b480      	push	{r7}
 8001d3a:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001d3c:	bf00      	nop
 8001d3e:	46bd      	mov	sp, r7
 8001d40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d44:	4770      	bx	lr

08001d46 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001d46:	b580      	push	{r7, lr}
 8001d48:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001d4a:	f000 fadd 	bl	8002308 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001d4e:	bf00      	nop
 8001d50:	bd80      	pop	{r7, pc}

08001d52 <RTC_WKUP_IRQHandler>:

/**
  * @brief This function handles RTC wake-up interrupt through EXTI line 19.
  */
void RTC_WKUP_IRQHandler(void)
{
 8001d52:	b580      	push	{r7, lr}
 8001d54:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN RTC_WKUP_IRQn 0 */

  /* USER CODE END RTC_WKUP_IRQn 0 */
  HAL_RTCEx_WakeUpTimerIRQHandler(&hrtc);
 8001d56:	f7ff f98f 	bl	8001078 <HW_TS_RTC_Wakeup_Handler>
  /* USER CODE BEGIN RTC_WKUP_IRQn 1 */

  /* USER CODE END RTC_WKUP_IRQn 1 */
}
 8001d5a:	bf00      	nop
 8001d5c:	bd80      	pop	{r7, pc}

08001d5e <EXTI0_IRQHandler>:

/**
  * @brief This function handles EXTI line0 interrupt.
  */
void EXTI0_IRQHandler(void)
{
 8001d5e:	b580      	push	{r7, lr}
 8001d60:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI0_IRQn 0 */

  /* USER CODE END EXTI0_IRQn 0 */
  BSP_PB_IRQHandler(BUTTON_SW1);
 8001d62:	2000      	movs	r0, #0
 8001d64:	f000 fa4e 	bl	8002204 <BSP_PB_IRQHandler>
  /* USER CODE BEGIN EXTI0_IRQn 1 */

  /* USER CODE END EXTI0_IRQn 1 */
}
 8001d68:	bf00      	nop
 8001d6a:	bd80      	pop	{r7, pc}

08001d6c <EXTI4_IRQHandler>:

/**
  * @brief This function handles EXTI line4 interrupt.
  */
void EXTI4_IRQHandler(void)
{
 8001d6c:	b580      	push	{r7, lr}
 8001d6e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI4_IRQn 0 */

  /* USER CODE END EXTI4_IRQn 0 */
  BSP_PB_IRQHandler(BUTTON_SW2);
 8001d70:	2001      	movs	r0, #1
 8001d72:	f000 fa47 	bl	8002204 <BSP_PB_IRQHandler>
  /* USER CODE BEGIN EXTI4_IRQn 1 */

  /* USER CODE END EXTI4_IRQn 1 */
}
 8001d76:	bf00      	nop
 8001d78:	bd80      	pop	{r7, pc}

08001d7a <EXTI9_5_IRQHandler>:

/**
  * @brief This function handles EXTI line[9:5] interrupts.
  */
void EXTI9_5_IRQHandler(void)
{
 8001d7a:	b580      	push	{r7, lr}
 8001d7c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI9_5_IRQn 0 */

  /* USER CODE END EXTI9_5_IRQn 0 */
  BSP_PB_IRQHandler(BUTTON_SW3);
 8001d7e:	2002      	movs	r0, #2
 8001d80:	f000 fa40 	bl	8002204 <BSP_PB_IRQHandler>
  /* USER CODE BEGIN EXTI9_5_IRQn 1 */

  /* USER CODE END EXTI9_5_IRQn 1 */
}
 8001d84:	bf00      	nop
 8001d86:	bd80      	pop	{r7, pc}

08001d88 <TIM1_BRK_IRQHandler>:

/**
  * @brief This function handles TIM1 break interrupt.
  */
void TIM1_BRK_IRQHandler(void)
{
 8001d88:	b580      	push	{r7, lr}
 8001d8a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_BRK_IRQn 0 */

  /* USER CODE END TIM1_BRK_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 8001d8c:	4802      	ldr	r0, [pc, #8]	@ (8001d98 <TIM1_BRK_IRQHandler+0x10>)
 8001d8e:	f002 fc86 	bl	800469e <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_BRK_IRQn 1 */

  /* USER CODE END TIM1_BRK_IRQn 1 */
}
 8001d92:	bf00      	nop
 8001d94:	bd80      	pop	{r7, pc}
 8001d96:	bf00      	nop
 8001d98:	20000248 	.word	0x20000248

08001d9c <TIM1_UP_IRQHandler>:

/**
  * @brief This function handles TIM1 Update Interrupt.
  */
void TIM1_UP_IRQHandler(void)
{
 8001d9c:	b580      	push	{r7, lr}
 8001d9e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_UP_IRQn 0 */

  /* USER CODE END TIM1_UP_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 8001da0:	4802      	ldr	r0, [pc, #8]	@ (8001dac <TIM1_UP_IRQHandler+0x10>)
 8001da2:	f002 fc7c 	bl	800469e <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_UP_IRQn 1 */

  /* USER CODE END TIM1_UP_IRQn 1 */
}
 8001da6:	bf00      	nop
 8001da8:	bd80      	pop	{r7, pc}
 8001daa:	bf00      	nop
 8001dac:	20000248 	.word	0x20000248

08001db0 <TIM1_TRG_COM_IRQHandler>:

/**
  * @brief This function handles TIM1 Trigger and Communication Interrupts.
  */
void TIM1_TRG_COM_IRQHandler(void)
{
 8001db0:	b580      	push	{r7, lr}
 8001db2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_TRG_COM_IRQn 0 */

  /* USER CODE END TIM1_TRG_COM_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 8001db4:	4802      	ldr	r0, [pc, #8]	@ (8001dc0 <TIM1_TRG_COM_IRQHandler+0x10>)
 8001db6:	f002 fc72 	bl	800469e <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_TRG_COM_IRQn 1 */

  /* USER CODE END TIM1_TRG_COM_IRQn 1 */
}
 8001dba:	bf00      	nop
 8001dbc:	bd80      	pop	{r7, pc}
 8001dbe:	bf00      	nop
 8001dc0:	20000248 	.word	0x20000248

08001dc4 <TIM1_CC_IRQHandler>:

/**
  * @brief This function handles TIM1 capture compare interrupt.
  */
void TIM1_CC_IRQHandler(void)
{
 8001dc4:	b580      	push	{r7, lr}
 8001dc6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_CC_IRQn 0 */

  /* USER CODE END TIM1_CC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 8001dc8:	4802      	ldr	r0, [pc, #8]	@ (8001dd4 <TIM1_CC_IRQHandler+0x10>)
 8001dca:	f002 fc68 	bl	800469e <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_CC_IRQn 1 */

  /* USER CODE END TIM1_CC_IRQn 1 */
}
 8001dce:	bf00      	nop
 8001dd0:	bd80      	pop	{r7, pc}
 8001dd2:	bf00      	nop
 8001dd4:	20000248 	.word	0x20000248

08001dd8 <IPCC_C1_RX_IRQHandler>:

/**
  * @brief This function handles IPCC RX occupied interrupt.
  */
void IPCC_C1_RX_IRQHandler(void)
{
 8001dd8:	b580      	push	{r7, lr}
 8001dda:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN IPCC_C1_RX_IRQn 0 */

  /* USER CODE END IPCC_C1_RX_IRQn 0 */
  HAL_IPCC_RX_IRQHandler(&hipcc);
 8001ddc:	f006 fe24 	bl	8008a28 <HW_IPCC_Rx_Handler>
  /* USER CODE BEGIN IPCC_C1_RX_IRQn 1 */

  /* USER CODE END IPCC_C1_RX_IRQn 1 */
}
 8001de0:	bf00      	nop
 8001de2:	bd80      	pop	{r7, pc}

08001de4 <IPCC_C1_TX_IRQHandler>:

/**
  * @brief This function handles IPCC TX free interrupt.
  */
void IPCC_C1_TX_IRQHandler(void)
{
 8001de4:	b580      	push	{r7, lr}
 8001de6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN IPCC_C1_TX_IRQn 0 */

  /* USER CODE END IPCC_C1_TX_IRQn 0 */
  HAL_IPCC_TX_IRQHandler(&hipcc);
 8001de8:	f006 fe54 	bl	8008a94 <HW_IPCC_Tx_Handler>
  /* USER CODE BEGIN IPCC_C1_TX_IRQn 1 */

  /* USER CODE END IPCC_C1_TX_IRQn 1 */
}
 8001dec:	bf00      	nop
 8001dee:	bd80      	pop	{r7, pc}

08001df0 <HSEM_IRQHandler>:

/**
  * @brief This function handles HSEM global interrupt.
  */
void HSEM_IRQHandler(void)
{
 8001df0:	b580      	push	{r7, lr}
 8001df2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HSEM_IRQn 0 */

  /* USER CODE END HSEM_IRQn 0 */
  HAL_HSEM_IRQHandler();
 8001df4:	f000 fe2a 	bl	8002a4c <HAL_HSEM_IRQHandler>
  /* USER CODE BEGIN HSEM_IRQn 1 */

  /* USER CODE END HSEM_IRQn 1 */
}
 8001df8:	bf00      	nop
 8001dfa:	bd80      	pop	{r7, pc}

08001dfc <_read>:
  _kill(status, -1);
  while (1) {}    /* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8001dfc:	b580      	push	{r7, lr}
 8001dfe:	b086      	sub	sp, #24
 8001e00:	af00      	add	r7, sp, #0
 8001e02:	60f8      	str	r0, [r7, #12]
 8001e04:	60b9      	str	r1, [r7, #8]
 8001e06:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001e08:	2300      	movs	r3, #0
 8001e0a:	617b      	str	r3, [r7, #20]
 8001e0c:	e00a      	b.n	8001e24 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8001e0e:	f3af 8000 	nop.w
 8001e12:	4601      	mov	r1, r0
 8001e14:	68bb      	ldr	r3, [r7, #8]
 8001e16:	1c5a      	adds	r2, r3, #1
 8001e18:	60ba      	str	r2, [r7, #8]
 8001e1a:	b2ca      	uxtb	r2, r1
 8001e1c:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001e1e:	697b      	ldr	r3, [r7, #20]
 8001e20:	3301      	adds	r3, #1
 8001e22:	617b      	str	r3, [r7, #20]
 8001e24:	697a      	ldr	r2, [r7, #20]
 8001e26:	687b      	ldr	r3, [r7, #4]
 8001e28:	429a      	cmp	r2, r3
 8001e2a:	dbf0      	blt.n	8001e0e <_read+0x12>
  }

  return len;
 8001e2c:	687b      	ldr	r3, [r7, #4]
}
 8001e2e:	4618      	mov	r0, r3
 8001e30:	3718      	adds	r7, #24
 8001e32:	46bd      	mov	sp, r7
 8001e34:	bd80      	pop	{r7, pc}

08001e36 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8001e36:	b580      	push	{r7, lr}
 8001e38:	b086      	sub	sp, #24
 8001e3a:	af00      	add	r7, sp, #0
 8001e3c:	60f8      	str	r0, [r7, #12]
 8001e3e:	60b9      	str	r1, [r7, #8]
 8001e40:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001e42:	2300      	movs	r3, #0
 8001e44:	617b      	str	r3, [r7, #20]
 8001e46:	e009      	b.n	8001e5c <_write+0x26>
  {
    __io_putchar(*ptr++);
 8001e48:	68bb      	ldr	r3, [r7, #8]
 8001e4a:	1c5a      	adds	r2, r3, #1
 8001e4c:	60ba      	str	r2, [r7, #8]
 8001e4e:	781b      	ldrb	r3, [r3, #0]
 8001e50:	4618      	mov	r0, r3
 8001e52:	f7ff fbf9 	bl	8001648 <__io_putchar>
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001e56:	697b      	ldr	r3, [r7, #20]
 8001e58:	3301      	adds	r3, #1
 8001e5a:	617b      	str	r3, [r7, #20]
 8001e5c:	697a      	ldr	r2, [r7, #20]
 8001e5e:	687b      	ldr	r3, [r7, #4]
 8001e60:	429a      	cmp	r2, r3
 8001e62:	dbf1      	blt.n	8001e48 <_write+0x12>
  }
  return len;
 8001e64:	687b      	ldr	r3, [r7, #4]
}
 8001e66:	4618      	mov	r0, r3
 8001e68:	3718      	adds	r7, #24
 8001e6a:	46bd      	mov	sp, r7
 8001e6c:	bd80      	pop	{r7, pc}

08001e6e <_close>:

int _close(int file)
{
 8001e6e:	b480      	push	{r7}
 8001e70:	b083      	sub	sp, #12
 8001e72:	af00      	add	r7, sp, #0
 8001e74:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8001e76:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001e7a:	4618      	mov	r0, r3
 8001e7c:	370c      	adds	r7, #12
 8001e7e:	46bd      	mov	sp, r7
 8001e80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e84:	4770      	bx	lr

08001e86 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8001e86:	b480      	push	{r7}
 8001e88:	b083      	sub	sp, #12
 8001e8a:	af00      	add	r7, sp, #0
 8001e8c:	6078      	str	r0, [r7, #4]
 8001e8e:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8001e90:	683b      	ldr	r3, [r7, #0]
 8001e92:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8001e96:	605a      	str	r2, [r3, #4]
  return 0;
 8001e98:	2300      	movs	r3, #0
}
 8001e9a:	4618      	mov	r0, r3
 8001e9c:	370c      	adds	r7, #12
 8001e9e:	46bd      	mov	sp, r7
 8001ea0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ea4:	4770      	bx	lr

08001ea6 <_isatty>:

int _isatty(int file)
{
 8001ea6:	b480      	push	{r7}
 8001ea8:	b083      	sub	sp, #12
 8001eaa:	af00      	add	r7, sp, #0
 8001eac:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8001eae:	2301      	movs	r3, #1
}
 8001eb0:	4618      	mov	r0, r3
 8001eb2:	370c      	adds	r7, #12
 8001eb4:	46bd      	mov	sp, r7
 8001eb6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001eba:	4770      	bx	lr

08001ebc <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8001ebc:	b480      	push	{r7}
 8001ebe:	b085      	sub	sp, #20
 8001ec0:	af00      	add	r7, sp, #0
 8001ec2:	60f8      	str	r0, [r7, #12]
 8001ec4:	60b9      	str	r1, [r7, #8]
 8001ec6:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8001ec8:	2300      	movs	r3, #0
}
 8001eca:	4618      	mov	r0, r3
 8001ecc:	3714      	adds	r7, #20
 8001ece:	46bd      	mov	sp, r7
 8001ed0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ed4:	4770      	bx	lr
	...

08001ed8 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001ed8:	b580      	push	{r7, lr}
 8001eda:	b086      	sub	sp, #24
 8001edc:	af00      	add	r7, sp, #0
 8001ede:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001ee0:	4a14      	ldr	r2, [pc, #80]	@ (8001f34 <_sbrk+0x5c>)
 8001ee2:	4b15      	ldr	r3, [pc, #84]	@ (8001f38 <_sbrk+0x60>)
 8001ee4:	1ad3      	subs	r3, r2, r3
 8001ee6:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001ee8:	697b      	ldr	r3, [r7, #20]
 8001eea:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001eec:	4b13      	ldr	r3, [pc, #76]	@ (8001f3c <_sbrk+0x64>)
 8001eee:	681b      	ldr	r3, [r3, #0]
 8001ef0:	2b00      	cmp	r3, #0
 8001ef2:	d102      	bne.n	8001efa <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001ef4:	4b11      	ldr	r3, [pc, #68]	@ (8001f3c <_sbrk+0x64>)
 8001ef6:	4a12      	ldr	r2, [pc, #72]	@ (8001f40 <_sbrk+0x68>)
 8001ef8:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001efa:	4b10      	ldr	r3, [pc, #64]	@ (8001f3c <_sbrk+0x64>)
 8001efc:	681a      	ldr	r2, [r3, #0]
 8001efe:	687b      	ldr	r3, [r7, #4]
 8001f00:	4413      	add	r3, r2
 8001f02:	693a      	ldr	r2, [r7, #16]
 8001f04:	429a      	cmp	r2, r3
 8001f06:	d207      	bcs.n	8001f18 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001f08:	f007 fa96 	bl	8009438 <__errno>
 8001f0c:	4603      	mov	r3, r0
 8001f0e:	220c      	movs	r2, #12
 8001f10:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001f12:	f04f 33ff 	mov.w	r3, #4294967295
 8001f16:	e009      	b.n	8001f2c <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001f18:	4b08      	ldr	r3, [pc, #32]	@ (8001f3c <_sbrk+0x64>)
 8001f1a:	681b      	ldr	r3, [r3, #0]
 8001f1c:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001f1e:	4b07      	ldr	r3, [pc, #28]	@ (8001f3c <_sbrk+0x64>)
 8001f20:	681a      	ldr	r2, [r3, #0]
 8001f22:	687b      	ldr	r3, [r7, #4]
 8001f24:	4413      	add	r3, r2
 8001f26:	4a05      	ldr	r2, [pc, #20]	@ (8001f3c <_sbrk+0x64>)
 8001f28:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001f2a:	68fb      	ldr	r3, [r7, #12]
}
 8001f2c:	4618      	mov	r0, r3
 8001f2e:	3718      	adds	r7, #24
 8001f30:	46bd      	mov	sp, r7
 8001f32:	bd80      	pop	{r7, pc}
 8001f34:	20003000 	.word	0x20003000
 8001f38:	00000400 	.word	0x00000400
 8001f3c:	20000328 	.word	0x20000328
 8001f40:	20000850 	.word	0x20000850

08001f44 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8001f44:	b480      	push	{r7}
 8001f46:	af00      	add	r7, sp, #0
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;
#endif /* USER_VECT_TAB_ADDRESS */

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << (10UL * 2UL)) | (3UL << (11UL * 2UL))); /* set CP10 and CP11 Full Access */
 8001f48:	4b22      	ldr	r3, [pc, #136]	@ (8001fd4 <SystemInit+0x90>)
 8001f4a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8001f4e:	4a21      	ldr	r2, [pc, #132]	@ (8001fd4 <SystemInit+0x90>)
 8001f50:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8001f54:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
#endif /* FPU */

  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set MSION bit */
  RCC->CR |= RCC_CR_MSION;
 8001f58:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8001f5c:	681b      	ldr	r3, [r3, #0]
 8001f5e:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8001f62:	f043 0301 	orr.w	r3, r3, #1
 8001f66:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00070000U;
 8001f68:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8001f6c:	f44f 22e0 	mov.w	r2, #458752	@ 0x70000
 8001f70:	609a      	str	r2, [r3, #8]

  /* Reset PLLSAI1ON, PLLON, HSECSSON, HSEON, HSION, and MSIPLLON bits */
  RCC->CR &= (uint32_t)0xFAF6FEFBU;
 8001f72:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8001f76:	681a      	ldr	r2, [r3, #0]
 8001f78:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8001f7c:	4b16      	ldr	r3, [pc, #88]	@ (8001fd8 <SystemInit+0x94>)
 8001f7e:	4013      	ands	r3, r2
 8001f80:	600b      	str	r3, [r1, #0]

  /*!< Reset LSI1 and LSI2 bits */
  RCC->CSR &= (uint32_t)0xFFFFFFFAU;
 8001f82:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8001f86:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8001f8a:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8001f8e:	f023 0305 	bic.w	r3, r3, #5
 8001f92:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

  /*!< Reset HSI48ON  bit */
  RCC->CRRCR &= (uint32_t)0xFFFFFFFEU;
 8001f96:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8001f9a:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8001f9e:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8001fa2:	f023 0301 	bic.w	r3, r3, #1
 8001fa6:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x22041000U;
 8001faa:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8001fae:	4a0b      	ldr	r2, [pc, #44]	@ (8001fdc <SystemInit+0x98>)
 8001fb0:	60da      	str	r2, [r3, #12]
  /* Reset PLLSAI1CFGR register */
  RCC->PLLSAI1CFGR = 0x22041000U;
#endif /* STM32WB55xx || STM32WB5Mxx */

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 8001fb2:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8001fb6:	681b      	ldr	r3, [r3, #0]
 8001fb8:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8001fbc:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8001fc0:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIER = 0x00000000;
 8001fc2:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8001fc6:	2200      	movs	r2, #0
 8001fc8:	619a      	str	r2, [r3, #24]
}
 8001fca:	bf00      	nop
 8001fcc:	46bd      	mov	sp, r7
 8001fce:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fd2:	4770      	bx	lr
 8001fd4:	e000ed00 	.word	0xe000ed00
 8001fd8:	faf6fefb 	.word	0xfaf6fefb
 8001fdc:	22041000 	.word	0x22041000

08001fe0 <CopyDataInit>:
  bl LoopCopyDataInit
.endm

.section  .text.data_initializers
CopyDataInit:
  ldr r4, [r2, r3]
 8001fe0:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001fe2:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001fe4:	3304      	adds	r3, #4

08001fe6 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001fe6:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001fe8:	428c      	cmp	r4, r1
  bcc  CopyDataInit
 8001fea:	d3f9      	bcc.n	8001fe0 <CopyDataInit>
  bx lr
 8001fec:	4770      	bx	lr

08001fee <FillZerobss>:

FillZerobss:
  str  r3, [r0]
 8001fee:	6003      	str	r3, [r0, #0]
  adds r0, r0, #4
 8001ff0:	3004      	adds	r0, #4

08001ff2 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r0, r1
 8001ff2:	4288      	cmp	r0, r1
  bcc FillZerobss
 8001ff4:	d3fb      	bcc.n	8001fee <FillZerobss>
  bx lr
 8001ff6:	4770      	bx	lr

08001ff8 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8001ff8:	480c      	ldr	r0, [pc, #48]	@ (800202c <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8001ffa:	4685      	mov	sp, r0
/* Call the clock system initialization function.*/
  bl  SystemInit
 8001ffc:	f7ff ffa2 	bl	8001f44 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  INIT_DATA _sdata, _edata, _sidata
 8002000:	480b      	ldr	r0, [pc, #44]	@ (8002030 <LoopForever+0x6>)
 8002002:	490c      	ldr	r1, [pc, #48]	@ (8002034 <LoopForever+0xa>)
 8002004:	4a0c      	ldr	r2, [pc, #48]	@ (8002038 <LoopForever+0xe>)
 8002006:	2300      	movs	r3, #0
 8002008:	f7ff ffed 	bl	8001fe6 <LoopCopyDataInit>
  INIT_DATA _sMB_MEM2, _eMB_MEM2, _siMB_MEM2
 800200c:	480b      	ldr	r0, [pc, #44]	@ (800203c <LoopForever+0x12>)
 800200e:	490c      	ldr	r1, [pc, #48]	@ (8002040 <LoopForever+0x16>)
 8002010:	4a0c      	ldr	r2, [pc, #48]	@ (8002044 <LoopForever+0x1a>)
 8002012:	2300      	movs	r3, #0
 8002014:	f7ff ffe7 	bl	8001fe6 <LoopCopyDataInit>

/* Zero fill the bss segments. */
  INIT_BSS _sbss, _ebss
 8002018:	480b      	ldr	r0, [pc, #44]	@ (8002048 <LoopForever+0x1e>)
 800201a:	490c      	ldr	r1, [pc, #48]	@ (800204c <LoopForever+0x22>)
 800201c:	2300      	movs	r3, #0
 800201e:	f7ff ffe8 	bl	8001ff2 <LoopFillZerobss>

/* Call static constructors */
  bl __libc_init_array
 8002022:	f007 fa0f 	bl	8009444 <__libc_init_array>
/* Call the application s entry point.*/
  bl main
 8002026:	f7ff fb27 	bl	8001678 <main>

0800202a <LoopForever>:

LoopForever:
  b LoopForever
 800202a:	e7fe      	b.n	800202a <LoopForever>
  ldr   r0, =_estack
 800202c:	20003000 	.word	0x20003000
  INIT_DATA _sdata, _edata, _sidata
 8002030:	20000008 	.word	0x20000008
 8002034:	200000e0 	.word	0x200000e0
 8002038:	0800a3a8 	.word	0x0800a3a8
  INIT_DATA _sMB_MEM2, _eMB_MEM2, _siMB_MEM2
 800203c:	200301e4 	.word	0x200301e4
 8002040:	20030a67 	.word	0x20030a67
 8002044:	0800a4c6 	.word	0x0800a4c6
  INIT_BSS _sbss, _ebss
 8002048:	2000012c 	.word	0x2000012c
 800204c:	2000084c 	.word	0x2000084c

08002050 <ADC1_IRQHandler>:
 * @retval None
*/
  .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8002050:	e7fe      	b.n	8002050 <ADC1_IRQHandler>

08002052 <LL_AHB2_GRP1_EnableClock>:
{
 8002052:	b480      	push	{r7}
 8002054:	b085      	sub	sp, #20
 8002056:	af00      	add	r7, sp, #0
 8002058:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->AHB2ENR, Periphs);
 800205a:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800205e:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8002060:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8002064:	687b      	ldr	r3, [r7, #4]
 8002066:	4313      	orrs	r3, r2
 8002068:	64cb      	str	r3, [r1, #76]	@ 0x4c
  tmpreg = READ_BIT(RCC->AHB2ENR, Periphs);
 800206a:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800206e:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8002070:	687b      	ldr	r3, [r7, #4]
 8002072:	4013      	ands	r3, r2
 8002074:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8002076:	68fb      	ldr	r3, [r7, #12]
}
 8002078:	bf00      	nop
 800207a:	3714      	adds	r7, #20
 800207c:	46bd      	mov	sp, r7
 800207e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002082:	4770      	bx	lr

08002084 <BSP_LED_Init>:
  *            @arg LED2
  *            @arg LED3
  * @retval BSP status
  */
int32_t BSP_LED_Init(Led_TypeDef Led)
{
 8002084:	b580      	push	{r7, lr}
 8002086:	b088      	sub	sp, #32
 8002088:	af00      	add	r7, sp, #0
 800208a:	4603      	mov	r3, r0
 800208c:	71fb      	strb	r3, [r7, #7]
  GPIO_InitTypeDef  gpio_init_structure = {0};
 800208e:	f107 030c 	add.w	r3, r7, #12
 8002092:	2200      	movs	r2, #0
 8002094:	601a      	str	r2, [r3, #0]
 8002096:	605a      	str	r2, [r3, #4]
 8002098:	609a      	str	r2, [r3, #8]
 800209a:	60da      	str	r2, [r3, #12]
 800209c:	611a      	str	r2, [r3, #16]

  /* Enable the GPIO_LED Clock */
  LEDx_GPIO_CLK_ENABLE(Led);
 800209e:	2002      	movs	r0, #2
 80020a0:	f7ff ffd7 	bl	8002052 <LL_AHB2_GRP1_EnableClock>

  /* Configure the GPIO_LED pin */
  gpio_init_structure.Pin = LED_PIN[Led];
 80020a4:	79fb      	ldrb	r3, [r7, #7]
 80020a6:	4a12      	ldr	r2, [pc, #72]	@ (80020f0 <BSP_LED_Init+0x6c>)
 80020a8:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80020ac:	60fb      	str	r3, [r7, #12]
  gpio_init_structure.Mode = GPIO_MODE_OUTPUT_PP;
 80020ae:	2301      	movs	r3, #1
 80020b0:	613b      	str	r3, [r7, #16]
  gpio_init_structure.Pull = GPIO_NOPULL;
 80020b2:	2300      	movs	r3, #0
 80020b4:	617b      	str	r3, [r7, #20]
  gpio_init_structure.Speed = GPIO_SPEED_FREQ_HIGH;
 80020b6:	2302      	movs	r3, #2
 80020b8:	61bb      	str	r3, [r7, #24]

  HAL_GPIO_Init(LED_PORT[Led], &gpio_init_structure);
 80020ba:	79fb      	ldrb	r3, [r7, #7]
 80020bc:	4a0d      	ldr	r2, [pc, #52]	@ (80020f4 <BSP_LED_Init+0x70>)
 80020be:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80020c2:	f107 020c 	add.w	r2, r7, #12
 80020c6:	4611      	mov	r1, r2
 80020c8:	4618      	mov	r0, r3
 80020ca:	f000 fb3f 	bl	800274c <HAL_GPIO_Init>
  HAL_GPIO_WritePin(LED_PORT[Led], LED_PIN[Led], GPIO_PIN_RESET);
 80020ce:	79fb      	ldrb	r3, [r7, #7]
 80020d0:	4a08      	ldr	r2, [pc, #32]	@ (80020f4 <BSP_LED_Init+0x70>)
 80020d2:	f852 0023 	ldr.w	r0, [r2, r3, lsl #2]
 80020d6:	79fb      	ldrb	r3, [r7, #7]
 80020d8:	4a05      	ldr	r2, [pc, #20]	@ (80020f0 <BSP_LED_Init+0x6c>)
 80020da:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80020de:	2200      	movs	r2, #0
 80020e0:	4619      	mov	r1, r3
 80020e2:	f000 fc9b 	bl	8002a1c <HAL_GPIO_WritePin>

  return BSP_ERROR_NONE;
 80020e6:	2300      	movs	r3, #0
}
 80020e8:	4618      	mov	r0, r3
 80020ea:	3720      	adds	r7, #32
 80020ec:	46bd      	mov	sp, r7
 80020ee:	bd80      	pop	{r7, pc}
 80020f0:	0800a2f4 	.word	0x0800a2f4
 80020f4:	20000030 	.word	0x20000030

080020f8 <BSP_PB_Init>:
  *     @arg BUTTON_MODE_EXTI: Button will be connected to EXTI line with interrupt
  *                            generation capability
  * @retval BSP status
  */
int32_t BSP_PB_Init(Button_TypeDef Button, ButtonMode_TypeDef ButtonMode)
{
 80020f8:	b580      	push	{r7, lr}
 80020fa:	b088      	sub	sp, #32
 80020fc:	af00      	add	r7, sp, #0
 80020fe:	4603      	mov	r3, r0
 8002100:	460a      	mov	r2, r1
 8002102:	71fb      	strb	r3, [r7, #7]
 8002104:	4613      	mov	r3, r2
 8002106:	71bb      	strb	r3, [r7, #6]
  GPIO_InitTypeDef gpio_init_structure = {0};
 8002108:	f107 030c 	add.w	r3, r7, #12
 800210c:	2200      	movs	r2, #0
 800210e:	601a      	str	r2, [r3, #0]
 8002110:	605a      	str	r2, [r3, #4]
 8002112:	609a      	str	r2, [r3, #8]
 8002114:	60da      	str	r2, [r3, #12]
 8002116:	611a      	str	r2, [r3, #16]
  static BSP_EXTI_LineCallback button_callback[BUTTONn] = {BUTTON_SW1_EXTI_Callback, BUTTON_SW2_EXTI_Callback, BUTTON_SW3_EXTI_Callback};
  static uint32_t button_interrupt_priority[BUTTONn] = {BSP_BUTTON_USER_IT_PRIORITY, BSP_BUTTON_USER_IT_PRIORITY, BSP_BUTTON_USER_IT_PRIORITY};
  static const uint32_t button_exti_line[BUTTONn] = {BUTTON_SW1_EXTI_LINE, BUTTON_SW2_EXTI_LINE, BUTTON_SW3_EXTI_LINE};

  /* Enable the BUTTON Clock */
  BUTTONx_GPIO_CLK_ENABLE(Button);
 8002118:	79fb      	ldrb	r3, [r7, #7]
 800211a:	2b00      	cmp	r3, #0
 800211c:	d103      	bne.n	8002126 <BSP_PB_Init+0x2e>
 800211e:	2001      	movs	r0, #1
 8002120:	f7ff ff97 	bl	8002052 <LL_AHB2_GRP1_EnableClock>
 8002124:	e00c      	b.n	8002140 <BSP_PB_Init+0x48>
 8002126:	79fb      	ldrb	r3, [r7, #7]
 8002128:	2b01      	cmp	r3, #1
 800212a:	d103      	bne.n	8002134 <BSP_PB_Init+0x3c>
 800212c:	2010      	movs	r0, #16
 800212e:	f7ff ff90 	bl	8002052 <LL_AHB2_GRP1_EnableClock>
 8002132:	e005      	b.n	8002140 <BSP_PB_Init+0x48>
 8002134:	79fb      	ldrb	r3, [r7, #7]
 8002136:	2b02      	cmp	r3, #2
 8002138:	d102      	bne.n	8002140 <BSP_PB_Init+0x48>
 800213a:	2001      	movs	r0, #1
 800213c:	f7ff ff89 	bl	8002052 <LL_AHB2_GRP1_EnableClock>

  gpio_init_structure.Pin = BUTTON_PIN[Button];
 8002140:	79fb      	ldrb	r3, [r7, #7]
 8002142:	4a29      	ldr	r2, [pc, #164]	@ (80021e8 <BSP_PB_Init+0xf0>)
 8002144:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8002148:	60fb      	str	r3, [r7, #12]
  gpio_init_structure.Pull = GPIO_PULLUP;
 800214a:	2301      	movs	r3, #1
 800214c:	617b      	str	r3, [r7, #20]
  gpio_init_structure.Speed = GPIO_SPEED_FREQ_HIGH;
 800214e:	2302      	movs	r3, #2
 8002150:	61bb      	str	r3, [r7, #24]

  if (ButtonMode == BUTTON_MODE_GPIO)
 8002152:	79bb      	ldrb	r3, [r7, #6]
 8002154:	2b00      	cmp	r3, #0
 8002156:	d10c      	bne.n	8002172 <BSP_PB_Init+0x7a>
  {
    /* Configure Button pin as input */
    gpio_init_structure.Mode = GPIO_MODE_INPUT;
 8002158:	2300      	movs	r3, #0
 800215a:	613b      	str	r3, [r7, #16]
    HAL_GPIO_Init(BUTTON_PORT[Button], &gpio_init_structure);
 800215c:	79fb      	ldrb	r3, [r7, #7]
 800215e:	4a23      	ldr	r2, [pc, #140]	@ (80021ec <BSP_PB_Init+0xf4>)
 8002160:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002164:	f107 020c 	add.w	r2, r7, #12
 8002168:	4611      	mov	r1, r2
 800216a:	4618      	mov	r0, r3
 800216c:	f000 faee 	bl	800274c <HAL_GPIO_Init>
 8002170:	e035      	b.n	80021de <BSP_PB_Init+0xe6>
  }
  else /* (ButtonMode == BUTTON_MODE_EXTI) */
  {
    /* Configure Button pin as input with External interrupt */
    gpio_init_structure.Mode = GPIO_MODE_IT_FALLING;
 8002172:	f44f 1304 	mov.w	r3, #2162688	@ 0x210000
 8002176:	613b      	str	r3, [r7, #16]

    HAL_GPIO_Init(BUTTON_PORT[Button], &gpio_init_structure);
 8002178:	79fb      	ldrb	r3, [r7, #7]
 800217a:	4a1c      	ldr	r2, [pc, #112]	@ (80021ec <BSP_PB_Init+0xf4>)
 800217c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002180:	f107 020c 	add.w	r2, r7, #12
 8002184:	4611      	mov	r1, r2
 8002186:	4618      	mov	r0, r3
 8002188:	f000 fae0 	bl	800274c <HAL_GPIO_Init>

    (void)HAL_EXTI_GetHandle(&hpb_exti[Button], button_exti_line[Button]);
 800218c:	79fb      	ldrb	r3, [r7, #7]
 800218e:	00db      	lsls	r3, r3, #3
 8002190:	4a17      	ldr	r2, [pc, #92]	@ (80021f0 <BSP_PB_Init+0xf8>)
 8002192:	441a      	add	r2, r3
 8002194:	79fb      	ldrb	r3, [r7, #7]
 8002196:	4917      	ldr	r1, [pc, #92]	@ (80021f4 <BSP_PB_Init+0xfc>)
 8002198:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 800219c:	4619      	mov	r1, r3
 800219e:	4610      	mov	r0, r2
 80021a0:	f000 fa91 	bl	80026c6 <HAL_EXTI_GetHandle>
    (void)HAL_EXTI_RegisterCallback(&hpb_exti[Button], HAL_EXTI_COMMON_CB_ID, button_callback[Button]);
 80021a4:	79fb      	ldrb	r3, [r7, #7]
 80021a6:	00db      	lsls	r3, r3, #3
 80021a8:	4a11      	ldr	r2, [pc, #68]	@ (80021f0 <BSP_PB_Init+0xf8>)
 80021aa:	1898      	adds	r0, r3, r2
 80021ac:	79fb      	ldrb	r3, [r7, #7]
 80021ae:	4a12      	ldr	r2, [pc, #72]	@ (80021f8 <BSP_PB_Init+0x100>)
 80021b0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80021b4:	461a      	mov	r2, r3
 80021b6:	2100      	movs	r1, #0
 80021b8:	f000 fa6b 	bl	8002692 <HAL_EXTI_RegisterCallback>

    /* Enable and set Button EXTI Interrupt to the lowest priority */
    HAL_NVIC_SetPriority((BUTTON_IRQn[Button]), button_interrupt_priority[Button], 0x00);
 80021bc:	79fb      	ldrb	r3, [r7, #7]
 80021be:	4a0f      	ldr	r2, [pc, #60]	@ (80021fc <BSP_PB_Init+0x104>)
 80021c0:	56d0      	ldrsb	r0, [r2, r3]
 80021c2:	79fb      	ldrb	r3, [r7, #7]
 80021c4:	4a0e      	ldr	r2, [pc, #56]	@ (8002200 <BSP_PB_Init+0x108>)
 80021c6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80021ca:	2200      	movs	r2, #0
 80021cc:	4619      	mov	r1, r3
 80021ce:	f000 fa02 	bl	80025d6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ((BUTTON_IRQn[Button]));
 80021d2:	79fb      	ldrb	r3, [r7, #7]
 80021d4:	4a09      	ldr	r2, [pc, #36]	@ (80021fc <BSP_PB_Init+0x104>)
 80021d6:	56d3      	ldrsb	r3, [r2, r3]
 80021d8:	4618      	mov	r0, r3
 80021da:	f000 fa16 	bl	800260a <HAL_NVIC_EnableIRQ>
  }

  return BSP_ERROR_NONE;
 80021de:	2300      	movs	r3, #0
}
 80021e0:	4618      	mov	r0, r3
 80021e2:	3720      	adds	r7, #32
 80021e4:	46bd      	mov	sp, r7
 80021e6:	bd80      	pop	{r7, pc}
 80021e8:	0800a2fc 	.word	0x0800a2fc
 80021ec:	2000003c 	.word	0x2000003c
 80021f0:	2000032c 	.word	0x2000032c
 80021f4:	0800a308 	.word	0x0800a308
 80021f8:	20000048 	.word	0x20000048
 80021fc:	0800a304 	.word	0x0800a304
 8002200:	20000054 	.word	0x20000054

08002204 <BSP_PB_IRQHandler>:
  *           @arg BUTTON_SW2
  *           @arg BUTTON_SW3
  * @retval None
  */
void BSP_PB_IRQHandler(Button_TypeDef Button)
{
 8002204:	b580      	push	{r7, lr}
 8002206:	b082      	sub	sp, #8
 8002208:	af00      	add	r7, sp, #0
 800220a:	4603      	mov	r3, r0
 800220c:	71fb      	strb	r3, [r7, #7]
  HAL_EXTI_IRQHandler(&hpb_exti[Button]);
 800220e:	79fb      	ldrb	r3, [r7, #7]
 8002210:	00db      	lsls	r3, r3, #3
 8002212:	4a04      	ldr	r2, [pc, #16]	@ (8002224 <BSP_PB_IRQHandler+0x20>)
 8002214:	4413      	add	r3, r2
 8002216:	4618      	mov	r0, r3
 8002218:	f000 fa69 	bl	80026ee <HAL_EXTI_IRQHandler>
}
 800221c:	bf00      	nop
 800221e:	3708      	adds	r7, #8
 8002220:	46bd      	mov	sp, r7
 8002222:	bd80      	pop	{r7, pc}
 8002224:	2000032c 	.word	0x2000032c

08002228 <BUTTON_SW1_EXTI_Callback>:
/**
  * @brief  Button SW1 EXTI line detection callback.
  * @retval None
  */
static void BUTTON_SW1_EXTI_Callback(void)
{
 8002228:	b580      	push	{r7, lr}
 800222a:	af00      	add	r7, sp, #0
  BSP_PB_Callback(BUTTON_SW1);
 800222c:	2000      	movs	r0, #0
 800222e:	f7ff fbc9 	bl	80019c4 <BSP_PB_Callback>
}
 8002232:	bf00      	nop
 8002234:	bd80      	pop	{r7, pc}

08002236 <BUTTON_SW2_EXTI_Callback>:
/**
  * @brief  Button SW2 EXTI line detection callback.
  * @retval None
  */
static void BUTTON_SW2_EXTI_Callback(void)
{
 8002236:	b580      	push	{r7, lr}
 8002238:	af00      	add	r7, sp, #0
  BSP_PB_Callback(BUTTON_SW2);
 800223a:	2001      	movs	r0, #1
 800223c:	f7ff fbc2 	bl	80019c4 <BSP_PB_Callback>
}
 8002240:	bf00      	nop
 8002242:	bd80      	pop	{r7, pc}

08002244 <BUTTON_SW3_EXTI_Callback>:
/**
  * @brief  Button SW3 EXTI line detection callback.
  * @retval None
  */
static void BUTTON_SW3_EXTI_Callback(void)
{
 8002244:	b580      	push	{r7, lr}
 8002246:	af00      	add	r7, sp, #0
  BSP_PB_Callback(BUTTON_SW3);
 8002248:	2002      	movs	r0, #2
 800224a:	f7ff fbbb 	bl	80019c4 <BSP_PB_Callback>
}
 800224e:	bf00      	nop
 8002250:	bd80      	pop	{r7, pc}
	...

08002254 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002254:	b580      	push	{r7, lr}
 8002256:	b082      	sub	sp, #8
 8002258:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 800225a:	2300      	movs	r3, #0
 800225c:	71fb      	strb	r3, [r7, #7]
#if (DATA_CACHE_ENABLE == 0U)
  __HAL_FLASH_DATA_CACHE_DISABLE();
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 800225e:	4b0c      	ldr	r3, [pc, #48]	@ (8002290 <HAL_Init+0x3c>)
 8002260:	681b      	ldr	r3, [r3, #0]
 8002262:	4a0b      	ldr	r2, [pc, #44]	@ (8002290 <HAL_Init+0x3c>)
 8002264:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002268:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800226a:	2003      	movs	r0, #3
 800226c:	f000 f9a8 	bl	80025c0 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8002270:	2000      	movs	r0, #0
 8002272:	f000 f80f 	bl	8002294 <HAL_InitTick>
 8002276:	4603      	mov	r3, r0
 8002278:	2b00      	cmp	r3, #0
 800227a:	d002      	beq.n	8002282 <HAL_Init+0x2e>
  {
    status = HAL_ERROR;
 800227c:	2301      	movs	r3, #1
 800227e:	71fb      	strb	r3, [r7, #7]
 8002280:	e001      	b.n	8002286 <HAL_Init+0x32>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8002282:	f7ff fc54 	bl	8001b2e <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8002286:	79fb      	ldrb	r3, [r7, #7]
}
 8002288:	4618      	mov	r0, r3
 800228a:	3708      	adds	r7, #8
 800228c:	46bd      	mov	sp, r7
 800228e:	bd80      	pop	{r7, pc}
 8002290:	58004000 	.word	0x58004000

08002294 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002294:	b580      	push	{r7, lr}
 8002296:	b084      	sub	sp, #16
 8002298:	af00      	add	r7, sp, #0
 800229a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 800229c:	2300      	movs	r3, #0
 800229e:	73fb      	strb	r3, [r7, #15]

  if ((uint32_t)uwTickFreq != 0U)
 80022a0:	4b17      	ldr	r3, [pc, #92]	@ (8002300 <HAL_InitTick+0x6c>)
 80022a2:	781b      	ldrb	r3, [r3, #0]
 80022a4:	2b00      	cmp	r3, #0
 80022a6:	d024      	beq.n	80022f2 <HAL_InitTick+0x5e>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(HAL_RCC_GetHCLKFreq() / (1000U / (uint32_t)uwTickFreq)) == 0U)
 80022a8:	f001 fcc4 	bl	8003c34 <HAL_RCC_GetHCLKFreq>
 80022ac:	4602      	mov	r2, r0
 80022ae:	4b14      	ldr	r3, [pc, #80]	@ (8002300 <HAL_InitTick+0x6c>)
 80022b0:	781b      	ldrb	r3, [r3, #0]
 80022b2:	4619      	mov	r1, r3
 80022b4:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80022b8:	fbb3 f3f1 	udiv	r3, r3, r1
 80022bc:	fbb2 f3f3 	udiv	r3, r2, r3
 80022c0:	4618      	mov	r0, r3
 80022c2:	f000 f9be 	bl	8002642 <HAL_SYSTICK_Config>
 80022c6:	4603      	mov	r3, r0
 80022c8:	2b00      	cmp	r3, #0
 80022ca:	d10f      	bne.n	80022ec <HAL_InitTick+0x58>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80022cc:	687b      	ldr	r3, [r7, #4]
 80022ce:	2b0f      	cmp	r3, #15
 80022d0:	d809      	bhi.n	80022e6 <HAL_InitTick+0x52>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80022d2:	2200      	movs	r2, #0
 80022d4:	6879      	ldr	r1, [r7, #4]
 80022d6:	f04f 30ff 	mov.w	r0, #4294967295
 80022da:	f000 f97c 	bl	80025d6 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 80022de:	4a09      	ldr	r2, [pc, #36]	@ (8002304 <HAL_InitTick+0x70>)
 80022e0:	687b      	ldr	r3, [r7, #4]
 80022e2:	6013      	str	r3, [r2, #0]
 80022e4:	e007      	b.n	80022f6 <HAL_InitTick+0x62>
      }
      else
      {
        status = HAL_ERROR;
 80022e6:	2301      	movs	r3, #1
 80022e8:	73fb      	strb	r3, [r7, #15]
 80022ea:	e004      	b.n	80022f6 <HAL_InitTick+0x62>
      }
    }
    else
    {
      status = HAL_ERROR;
 80022ec:	2301      	movs	r3, #1
 80022ee:	73fb      	strb	r3, [r7, #15]
 80022f0:	e001      	b.n	80022f6 <HAL_InitTick+0x62>
    }
  }
  else
  {
    status = HAL_ERROR;
 80022f2:	2301      	movs	r3, #1
 80022f4:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 80022f6:	7bfb      	ldrb	r3, [r7, #15]
}
 80022f8:	4618      	mov	r0, r3
 80022fa:	3710      	adds	r7, #16
 80022fc:	46bd      	mov	sp, r7
 80022fe:	bd80      	pop	{r7, pc}
 8002300:	20000064 	.word	0x20000064
 8002304:	20000060 	.word	0x20000060

08002308 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002308:	b480      	push	{r7}
 800230a:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 800230c:	4b06      	ldr	r3, [pc, #24]	@ (8002328 <HAL_IncTick+0x20>)
 800230e:	781b      	ldrb	r3, [r3, #0]
 8002310:	461a      	mov	r2, r3
 8002312:	4b06      	ldr	r3, [pc, #24]	@ (800232c <HAL_IncTick+0x24>)
 8002314:	681b      	ldr	r3, [r3, #0]
 8002316:	4413      	add	r3, r2
 8002318:	4a04      	ldr	r2, [pc, #16]	@ (800232c <HAL_IncTick+0x24>)
 800231a:	6013      	str	r3, [r2, #0]
}
 800231c:	bf00      	nop
 800231e:	46bd      	mov	sp, r7
 8002320:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002324:	4770      	bx	lr
 8002326:	bf00      	nop
 8002328:	20000064 	.word	0x20000064
 800232c:	20000344 	.word	0x20000344

08002330 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002330:	b480      	push	{r7}
 8002332:	af00      	add	r7, sp, #0
  return uwTick;
 8002334:	4b03      	ldr	r3, [pc, #12]	@ (8002344 <HAL_GetTick+0x14>)
 8002336:	681b      	ldr	r3, [r3, #0]
}
 8002338:	4618      	mov	r0, r3
 800233a:	46bd      	mov	sp, r7
 800233c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002340:	4770      	bx	lr
 8002342:	bf00      	nop
 8002344:	20000344 	.word	0x20000344

08002348 <HAL_GetTickPrio>:
/**
  * @brief This function returns a tick priority.
  * @retval tick priority
  */
uint32_t HAL_GetTickPrio(void)
{
 8002348:	b480      	push	{r7}
 800234a:	af00      	add	r7, sp, #0
  return uwTickPrio;
 800234c:	4b03      	ldr	r3, [pc, #12]	@ (800235c <HAL_GetTickPrio+0x14>)
 800234e:	681b      	ldr	r3, [r3, #0]
}
 8002350:	4618      	mov	r0, r3
 8002352:	46bd      	mov	sp, r7
 8002354:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002358:	4770      	bx	lr
 800235a:	bf00      	nop
 800235c:	20000060 	.word	0x20000060

08002360 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002360:	b480      	push	{r7}
 8002362:	b085      	sub	sp, #20
 8002364:	af00      	add	r7, sp, #0
 8002366:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002368:	687b      	ldr	r3, [r7, #4]
 800236a:	f003 0307 	and.w	r3, r3, #7
 800236e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002370:	4b0c      	ldr	r3, [pc, #48]	@ (80023a4 <__NVIC_SetPriorityGrouping+0x44>)
 8002372:	68db      	ldr	r3, [r3, #12]
 8002374:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002376:	68ba      	ldr	r2, [r7, #8]
 8002378:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 800237c:	4013      	ands	r3, r2
 800237e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8002380:	68fb      	ldr	r3, [r7, #12]
 8002382:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002384:	68bb      	ldr	r3, [r7, #8]
 8002386:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002388:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 800238c:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002390:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8002392:	4a04      	ldr	r2, [pc, #16]	@ (80023a4 <__NVIC_SetPriorityGrouping+0x44>)
 8002394:	68bb      	ldr	r3, [r7, #8]
 8002396:	60d3      	str	r3, [r2, #12]
}
 8002398:	bf00      	nop
 800239a:	3714      	adds	r7, #20
 800239c:	46bd      	mov	sp, r7
 800239e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023a2:	4770      	bx	lr
 80023a4:	e000ed00 	.word	0xe000ed00

080023a8 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80023a8:	b480      	push	{r7}
 80023aa:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80023ac:	4b04      	ldr	r3, [pc, #16]	@ (80023c0 <__NVIC_GetPriorityGrouping+0x18>)
 80023ae:	68db      	ldr	r3, [r3, #12]
 80023b0:	0a1b      	lsrs	r3, r3, #8
 80023b2:	f003 0307 	and.w	r3, r3, #7
}
 80023b6:	4618      	mov	r0, r3
 80023b8:	46bd      	mov	sp, r7
 80023ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023be:	4770      	bx	lr
 80023c0:	e000ed00 	.word	0xe000ed00

080023c4 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80023c4:	b480      	push	{r7}
 80023c6:	b083      	sub	sp, #12
 80023c8:	af00      	add	r7, sp, #0
 80023ca:	4603      	mov	r3, r0
 80023cc:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80023ce:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80023d2:	2b00      	cmp	r3, #0
 80023d4:	db0b      	blt.n	80023ee <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80023d6:	79fb      	ldrb	r3, [r7, #7]
 80023d8:	f003 021f 	and.w	r2, r3, #31
 80023dc:	4907      	ldr	r1, [pc, #28]	@ (80023fc <__NVIC_EnableIRQ+0x38>)
 80023de:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80023e2:	095b      	lsrs	r3, r3, #5
 80023e4:	2001      	movs	r0, #1
 80023e6:	fa00 f202 	lsl.w	r2, r0, r2
 80023ea:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 80023ee:	bf00      	nop
 80023f0:	370c      	adds	r7, #12
 80023f2:	46bd      	mov	sp, r7
 80023f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023f8:	4770      	bx	lr
 80023fa:	bf00      	nop
 80023fc:	e000e100 	.word	0xe000e100

08002400 <__NVIC_DisableIRQ>:
  \details Disables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_DisableIRQ(IRQn_Type IRQn)
{
 8002400:	b480      	push	{r7}
 8002402:	b083      	sub	sp, #12
 8002404:	af00      	add	r7, sp, #0
 8002406:	4603      	mov	r3, r0
 8002408:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800240a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800240e:	2b00      	cmp	r3, #0
 8002410:	db12      	blt.n	8002438 <__NVIC_DisableIRQ+0x38>
  {
    NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002412:	79fb      	ldrb	r3, [r7, #7]
 8002414:	f003 021f 	and.w	r2, r3, #31
 8002418:	490a      	ldr	r1, [pc, #40]	@ (8002444 <__NVIC_DisableIRQ+0x44>)
 800241a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800241e:	095b      	lsrs	r3, r3, #5
 8002420:	2001      	movs	r0, #1
 8002422:	fa00 f202 	lsl.w	r2, r0, r2
 8002426:	3320      	adds	r3, #32
 8002428:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  __ASM volatile ("dsb 0xF":::"memory");
 800242c:	f3bf 8f4f 	dsb	sy
}
 8002430:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 8002432:	f3bf 8f6f 	isb	sy
}
 8002436:	bf00      	nop
    __DSB();
    __ISB();
  }
}
 8002438:	bf00      	nop
 800243a:	370c      	adds	r7, #12
 800243c:	46bd      	mov	sp, r7
 800243e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002442:	4770      	bx	lr
 8002444:	e000e100 	.word	0xe000e100

08002448 <__NVIC_SetPendingIRQ>:
  \details Sets the pending bit of a device specific interrupt in the NVIC pending register.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_SetPendingIRQ(IRQn_Type IRQn)
{
 8002448:	b480      	push	{r7}
 800244a:	b083      	sub	sp, #12
 800244c:	af00      	add	r7, sp, #0
 800244e:	4603      	mov	r3, r0
 8002450:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002452:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002456:	2b00      	cmp	r3, #0
 8002458:	db0c      	blt.n	8002474 <__NVIC_SetPendingIRQ+0x2c>
  {
    NVIC->ISPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800245a:	79fb      	ldrb	r3, [r7, #7]
 800245c:	f003 021f 	and.w	r2, r3, #31
 8002460:	4907      	ldr	r1, [pc, #28]	@ (8002480 <__NVIC_SetPendingIRQ+0x38>)
 8002462:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002466:	095b      	lsrs	r3, r3, #5
 8002468:	2001      	movs	r0, #1
 800246a:	fa00 f202 	lsl.w	r2, r0, r2
 800246e:	3340      	adds	r3, #64	@ 0x40
 8002470:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8002474:	bf00      	nop
 8002476:	370c      	adds	r7, #12
 8002478:	46bd      	mov	sp, r7
 800247a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800247e:	4770      	bx	lr
 8002480:	e000e100 	.word	0xe000e100

08002484 <__NVIC_ClearPendingIRQ>:
  \details Clears the pending bit of a device specific interrupt in the NVIC pending register.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
 8002484:	b480      	push	{r7}
 8002486:	b083      	sub	sp, #12
 8002488:	af00      	add	r7, sp, #0
 800248a:	4603      	mov	r3, r0
 800248c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800248e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002492:	2b00      	cmp	r3, #0
 8002494:	db0c      	blt.n	80024b0 <__NVIC_ClearPendingIRQ+0x2c>
  {
    NVIC->ICPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002496:	79fb      	ldrb	r3, [r7, #7]
 8002498:	f003 021f 	and.w	r2, r3, #31
 800249c:	4907      	ldr	r1, [pc, #28]	@ (80024bc <__NVIC_ClearPendingIRQ+0x38>)
 800249e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80024a2:	095b      	lsrs	r3, r3, #5
 80024a4:	2001      	movs	r0, #1
 80024a6:	fa00 f202 	lsl.w	r2, r0, r2
 80024aa:	3360      	adds	r3, #96	@ 0x60
 80024ac:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 80024b0:	bf00      	nop
 80024b2:	370c      	adds	r7, #12
 80024b4:	46bd      	mov	sp, r7
 80024b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024ba:	4770      	bx	lr
 80024bc:	e000e100 	.word	0xe000e100

080024c0 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80024c0:	b480      	push	{r7}
 80024c2:	b083      	sub	sp, #12
 80024c4:	af00      	add	r7, sp, #0
 80024c6:	4603      	mov	r3, r0
 80024c8:	6039      	str	r1, [r7, #0]
 80024ca:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80024cc:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80024d0:	2b00      	cmp	r3, #0
 80024d2:	db0a      	blt.n	80024ea <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80024d4:	683b      	ldr	r3, [r7, #0]
 80024d6:	b2da      	uxtb	r2, r3
 80024d8:	490c      	ldr	r1, [pc, #48]	@ (800250c <__NVIC_SetPriority+0x4c>)
 80024da:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80024de:	0112      	lsls	r2, r2, #4
 80024e0:	b2d2      	uxtb	r2, r2
 80024e2:	440b      	add	r3, r1
 80024e4:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80024e8:	e00a      	b.n	8002500 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80024ea:	683b      	ldr	r3, [r7, #0]
 80024ec:	b2da      	uxtb	r2, r3
 80024ee:	4908      	ldr	r1, [pc, #32]	@ (8002510 <__NVIC_SetPriority+0x50>)
 80024f0:	79fb      	ldrb	r3, [r7, #7]
 80024f2:	f003 030f 	and.w	r3, r3, #15
 80024f6:	3b04      	subs	r3, #4
 80024f8:	0112      	lsls	r2, r2, #4
 80024fa:	b2d2      	uxtb	r2, r2
 80024fc:	440b      	add	r3, r1
 80024fe:	761a      	strb	r2, [r3, #24]
}
 8002500:	bf00      	nop
 8002502:	370c      	adds	r7, #12
 8002504:	46bd      	mov	sp, r7
 8002506:	f85d 7b04 	ldr.w	r7, [sp], #4
 800250a:	4770      	bx	lr
 800250c:	e000e100 	.word	0xe000e100
 8002510:	e000ed00 	.word	0xe000ed00

08002514 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002514:	b480      	push	{r7}
 8002516:	b089      	sub	sp, #36	@ 0x24
 8002518:	af00      	add	r7, sp, #0
 800251a:	60f8      	str	r0, [r7, #12]
 800251c:	60b9      	str	r1, [r7, #8]
 800251e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002520:	68fb      	ldr	r3, [r7, #12]
 8002522:	f003 0307 	and.w	r3, r3, #7
 8002526:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002528:	69fb      	ldr	r3, [r7, #28]
 800252a:	f1c3 0307 	rsb	r3, r3, #7
 800252e:	2b04      	cmp	r3, #4
 8002530:	bf28      	it	cs
 8002532:	2304      	movcs	r3, #4
 8002534:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002536:	69fb      	ldr	r3, [r7, #28]
 8002538:	3304      	adds	r3, #4
 800253a:	2b06      	cmp	r3, #6
 800253c:	d902      	bls.n	8002544 <NVIC_EncodePriority+0x30>
 800253e:	69fb      	ldr	r3, [r7, #28]
 8002540:	3b03      	subs	r3, #3
 8002542:	e000      	b.n	8002546 <NVIC_EncodePriority+0x32>
 8002544:	2300      	movs	r3, #0
 8002546:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002548:	f04f 32ff 	mov.w	r2, #4294967295
 800254c:	69bb      	ldr	r3, [r7, #24]
 800254e:	fa02 f303 	lsl.w	r3, r2, r3
 8002552:	43da      	mvns	r2, r3
 8002554:	68bb      	ldr	r3, [r7, #8]
 8002556:	401a      	ands	r2, r3
 8002558:	697b      	ldr	r3, [r7, #20]
 800255a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 800255c:	f04f 31ff 	mov.w	r1, #4294967295
 8002560:	697b      	ldr	r3, [r7, #20]
 8002562:	fa01 f303 	lsl.w	r3, r1, r3
 8002566:	43d9      	mvns	r1, r3
 8002568:	687b      	ldr	r3, [r7, #4]
 800256a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800256c:	4313      	orrs	r3, r2
         );
}
 800256e:	4618      	mov	r0, r3
 8002570:	3724      	adds	r7, #36	@ 0x24
 8002572:	46bd      	mov	sp, r7
 8002574:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002578:	4770      	bx	lr
	...

0800257c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 800257c:	b580      	push	{r7, lr}
 800257e:	b082      	sub	sp, #8
 8002580:	af00      	add	r7, sp, #0
 8002582:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002584:	687b      	ldr	r3, [r7, #4]
 8002586:	3b01      	subs	r3, #1
 8002588:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800258c:	d301      	bcc.n	8002592 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800258e:	2301      	movs	r3, #1
 8002590:	e00f      	b.n	80025b2 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8002592:	4a0a      	ldr	r2, [pc, #40]	@ (80025bc <SysTick_Config+0x40>)
 8002594:	687b      	ldr	r3, [r7, #4]
 8002596:	3b01      	subs	r3, #1
 8002598:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800259a:	210f      	movs	r1, #15
 800259c:	f04f 30ff 	mov.w	r0, #4294967295
 80025a0:	f7ff ff8e 	bl	80024c0 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80025a4:	4b05      	ldr	r3, [pc, #20]	@ (80025bc <SysTick_Config+0x40>)
 80025a6:	2200      	movs	r2, #0
 80025a8:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80025aa:	4b04      	ldr	r3, [pc, #16]	@ (80025bc <SysTick_Config+0x40>)
 80025ac:	2207      	movs	r2, #7
 80025ae:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80025b0:	2300      	movs	r3, #0
}
 80025b2:	4618      	mov	r0, r3
 80025b4:	3708      	adds	r7, #8
 80025b6:	46bd      	mov	sp, r7
 80025b8:	bd80      	pop	{r7, pc}
 80025ba:	bf00      	nop
 80025bc:	e000e010 	.word	0xe000e010

080025c0 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80025c0:	b580      	push	{r7, lr}
 80025c2:	b082      	sub	sp, #8
 80025c4:	af00      	add	r7, sp, #0
 80025c6:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80025c8:	6878      	ldr	r0, [r7, #4]
 80025ca:	f7ff fec9 	bl	8002360 <__NVIC_SetPriorityGrouping>
}
 80025ce:	bf00      	nop
 80025d0:	3708      	adds	r7, #8
 80025d2:	46bd      	mov	sp, r7
 80025d4:	bd80      	pop	{r7, pc}

080025d6 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80025d6:	b580      	push	{r7, lr}
 80025d8:	b086      	sub	sp, #24
 80025da:	af00      	add	r7, sp, #0
 80025dc:	4603      	mov	r3, r0
 80025de:	60b9      	str	r1, [r7, #8]
 80025e0:	607a      	str	r2, [r7, #4]
 80025e2:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 80025e4:	f7ff fee0 	bl	80023a8 <__NVIC_GetPriorityGrouping>
 80025e8:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80025ea:	687a      	ldr	r2, [r7, #4]
 80025ec:	68b9      	ldr	r1, [r7, #8]
 80025ee:	6978      	ldr	r0, [r7, #20]
 80025f0:	f7ff ff90 	bl	8002514 <NVIC_EncodePriority>
 80025f4:	4602      	mov	r2, r0
 80025f6:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80025fa:	4611      	mov	r1, r2
 80025fc:	4618      	mov	r0, r3
 80025fe:	f7ff ff5f 	bl	80024c0 <__NVIC_SetPriority>
}
 8002602:	bf00      	nop
 8002604:	3718      	adds	r7, #24
 8002606:	46bd      	mov	sp, r7
 8002608:	bd80      	pop	{r7, pc}

0800260a <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32wbxxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800260a:	b580      	push	{r7, lr}
 800260c:	b082      	sub	sp, #8
 800260e:	af00      	add	r7, sp, #0
 8002610:	4603      	mov	r3, r0
 8002612:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002614:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002618:	4618      	mov	r0, r3
 800261a:	f7ff fed3 	bl	80023c4 <__NVIC_EnableIRQ>
}
 800261e:	bf00      	nop
 8002620:	3708      	adds	r7, #8
 8002622:	46bd      	mov	sp, r7
 8002624:	bd80      	pop	{r7, pc}

08002626 <HAL_NVIC_DisableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32wbxxxx.h))
  * @retval None
  */
void HAL_NVIC_DisableIRQ(IRQn_Type IRQn)
{
 8002626:	b580      	push	{r7, lr}
 8002628:	b082      	sub	sp, #8
 800262a:	af00      	add	r7, sp, #0
 800262c:	4603      	mov	r3, r0
 800262e:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Disable interrupt */
  NVIC_DisableIRQ(IRQn);
 8002630:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002634:	4618      	mov	r0, r3
 8002636:	f7ff fee3 	bl	8002400 <__NVIC_DisableIRQ>
}
 800263a:	bf00      	nop
 800263c:	3708      	adds	r7, #8
 800263e:	46bd      	mov	sp, r7
 8002640:	bd80      	pop	{r7, pc}

08002642 <HAL_SYSTICK_Config>:
  * @param TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8002642:	b580      	push	{r7, lr}
 8002644:	b082      	sub	sp, #8
 8002646:	af00      	add	r7, sp, #0
 8002648:	6078      	str	r0, [r7, #4]
  return SysTick_Config(TicksNumb);
 800264a:	6878      	ldr	r0, [r7, #4]
 800264c:	f7ff ff96 	bl	800257c <SysTick_Config>
 8002650:	4603      	mov	r3, r0
}
 8002652:	4618      	mov	r0, r3
 8002654:	3708      	adds	r7, #8
 8002656:	46bd      	mov	sp, r7
 8002658:	bd80      	pop	{r7, pc}

0800265a <HAL_NVIC_SetPendingIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32wbxxxx.h))
  * @retval None
  */
void HAL_NVIC_SetPendingIRQ(IRQn_Type IRQn)
{
 800265a:	b580      	push	{r7, lr}
 800265c:	b082      	sub	sp, #8
 800265e:	af00      	add	r7, sp, #0
 8002660:	4603      	mov	r3, r0
 8002662:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Set interrupt pending */
  NVIC_SetPendingIRQ(IRQn);
 8002664:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002668:	4618      	mov	r0, r3
 800266a:	f7ff feed 	bl	8002448 <__NVIC_SetPendingIRQ>
}
 800266e:	bf00      	nop
 8002670:	3708      	adds	r7, #8
 8002672:	46bd      	mov	sp, r7
 8002674:	bd80      	pop	{r7, pc}

08002676 <HAL_NVIC_ClearPendingIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32wbxxxx.h))
  * @retval None
  */
void HAL_NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
 8002676:	b580      	push	{r7, lr}
 8002678:	b082      	sub	sp, #8
 800267a:	af00      	add	r7, sp, #0
 800267c:	4603      	mov	r3, r0
 800267e:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Clear pending interrupt */
  NVIC_ClearPendingIRQ(IRQn);
 8002680:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002684:	4618      	mov	r0, r3
 8002686:	f7ff fefd 	bl	8002484 <__NVIC_ClearPendingIRQ>
}
 800268a:	bf00      	nop
 800268c:	3708      	adds	r7, #8
 800268e:	46bd      	mov	sp, r7
 8002690:	bd80      	pop	{r7, pc}

08002692 <HAL_EXTI_RegisterCallback>:
  * @param  pPendingCbfn function pointer to be stored as callback.
  * @retval HAL Status.
  */
HAL_StatusTypeDef HAL_EXTI_RegisterCallback(EXTI_HandleTypeDef *hexti, EXTI_CallbackIDTypeDef CallbackID,
                                            void (*pPendingCbfn)(void))
{
 8002692:	b480      	push	{r7}
 8002694:	b087      	sub	sp, #28
 8002696:	af00      	add	r7, sp, #0
 8002698:	60f8      	str	r0, [r7, #12]
 800269a:	460b      	mov	r3, r1
 800269c:	607a      	str	r2, [r7, #4]
 800269e:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef status = HAL_OK;
 80026a0:	2300      	movs	r3, #0
 80026a2:	75fb      	strb	r3, [r7, #23]

  switch (CallbackID)
 80026a4:	7afb      	ldrb	r3, [r7, #11]
 80026a6:	2b00      	cmp	r3, #0
 80026a8:	d103      	bne.n	80026b2 <HAL_EXTI_RegisterCallback+0x20>
  {
    case  HAL_EXTI_COMMON_CB_ID:
      hexti->PendingCallback = pPendingCbfn;
 80026aa:	68fb      	ldr	r3, [r7, #12]
 80026ac:	687a      	ldr	r2, [r7, #4]
 80026ae:	605a      	str	r2, [r3, #4]
      break;
 80026b0:	e002      	b.n	80026b8 <HAL_EXTI_RegisterCallback+0x26>

    default:
      status = HAL_ERROR;
 80026b2:	2301      	movs	r3, #1
 80026b4:	75fb      	strb	r3, [r7, #23]
      break;
 80026b6:	bf00      	nop
  }

  return status;
 80026b8:	7dfb      	ldrb	r3, [r7, #23]
}
 80026ba:	4618      	mov	r0, r3
 80026bc:	371c      	adds	r7, #28
 80026be:	46bd      	mov	sp, r7
 80026c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026c4:	4770      	bx	lr

080026c6 <HAL_EXTI_GetHandle>:
  * @param  ExtiLine Exti line number.
  *         This parameter can be from 0 to @ref EXTI_LINE_NB.
  * @retval HAL Status.
  */
HAL_StatusTypeDef HAL_EXTI_GetHandle(EXTI_HandleTypeDef *hexti, uint32_t ExtiLine)
{
 80026c6:	b480      	push	{r7}
 80026c8:	b083      	sub	sp, #12
 80026ca:	af00      	add	r7, sp, #0
 80026cc:	6078      	str	r0, [r7, #4]
 80026ce:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_EXTI_LINE(ExtiLine));

  /* Check null pointer */
  if (hexti == NULL)
 80026d0:	687b      	ldr	r3, [r7, #4]
 80026d2:	2b00      	cmp	r3, #0
 80026d4:	d101      	bne.n	80026da <HAL_EXTI_GetHandle+0x14>
  {
    return HAL_ERROR;
 80026d6:	2301      	movs	r3, #1
 80026d8:	e003      	b.n	80026e2 <HAL_EXTI_GetHandle+0x1c>
  }
  else
  {
    /* Store line number as handle private field */
    hexti->Line = ExtiLine;
 80026da:	687b      	ldr	r3, [r7, #4]
 80026dc:	683a      	ldr	r2, [r7, #0]
 80026de:	601a      	str	r2, [r3, #0]

    return HAL_OK;
 80026e0:	2300      	movs	r3, #0
  }
}
 80026e2:	4618      	mov	r0, r3
 80026e4:	370c      	adds	r7, #12
 80026e6:	46bd      	mov	sp, r7
 80026e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026ec:	4770      	bx	lr

080026ee <HAL_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param  hexti Exti handle.
  * @retval none.
  */
void HAL_EXTI_IRQHandler(EXTI_HandleTypeDef *hexti)
{
 80026ee:	b580      	push	{r7, lr}
 80026f0:	b086      	sub	sp, #24
 80026f2:	af00      	add	r7, sp, #0
 80026f4:	6078      	str	r0, [r7, #4]
  uint32_t regval;
  uint32_t maskline;
  uint32_t offset;

  /* Compute line register offset and line mask */
  offset = ((hexti->Line & EXTI_REG_MASK) >> EXTI_REG_SHIFT);
 80026f6:	687b      	ldr	r3, [r7, #4]
 80026f8:	681b      	ldr	r3, [r3, #0]
 80026fa:	0c1b      	lsrs	r3, r3, #16
 80026fc:	f003 0301 	and.w	r3, r3, #1
 8002700:	617b      	str	r3, [r7, #20]
  maskline = (1uL << (hexti->Line & EXTI_PIN_MASK));
 8002702:	687b      	ldr	r3, [r7, #4]
 8002704:	681b      	ldr	r3, [r3, #0]
 8002706:	f003 031f 	and.w	r3, r3, #31
 800270a:	2201      	movs	r2, #1
 800270c:	fa02 f303 	lsl.w	r3, r2, r3
 8002710:	613b      	str	r3, [r7, #16]

  /* Get pending bit  */
  regaddr = (&EXTI->PR1 + (EXTI_CONFIG_OFFSET * offset));
 8002712:	697b      	ldr	r3, [r7, #20]
 8002714:	015b      	lsls	r3, r3, #5
 8002716:	f103 43b0 	add.w	r3, r3, #1476395008	@ 0x58000000
 800271a:	f603 030c 	addw	r3, r3, #2060	@ 0x80c
 800271e:	60fb      	str	r3, [r7, #12]
  regval = (*regaddr & maskline);
 8002720:	68fb      	ldr	r3, [r7, #12]
 8002722:	681b      	ldr	r3, [r3, #0]
 8002724:	693a      	ldr	r2, [r7, #16]
 8002726:	4013      	ands	r3, r2
 8002728:	60bb      	str	r3, [r7, #8]

  if (regval != 0x00u)
 800272a:	68bb      	ldr	r3, [r7, #8]
 800272c:	2b00      	cmp	r3, #0
 800272e:	d009      	beq.n	8002744 <HAL_EXTI_IRQHandler+0x56>
  {
    /* Clear pending bit */
    *regaddr = maskline;
 8002730:	68fb      	ldr	r3, [r7, #12]
 8002732:	693a      	ldr	r2, [r7, #16]
 8002734:	601a      	str	r2, [r3, #0]

    /* Call callback */
    if (hexti->PendingCallback != NULL)
 8002736:	687b      	ldr	r3, [r7, #4]
 8002738:	685b      	ldr	r3, [r3, #4]
 800273a:	2b00      	cmp	r3, #0
 800273c:	d002      	beq.n	8002744 <HAL_EXTI_IRQHandler+0x56>
    {
      hexti->PendingCallback();
 800273e:	687b      	ldr	r3, [r7, #4]
 8002740:	685b      	ldr	r3, [r3, #4]
 8002742:	4798      	blx	r3
    }
  }
}
 8002744:	bf00      	nop
 8002746:	3718      	adds	r7, #24
 8002748:	46bd      	mov	sp, r7
 800274a:	bd80      	pop	{r7, pc}

0800274c <HAL_GPIO_Init>:
  * @param GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 800274c:	b480      	push	{r7}
 800274e:	b087      	sub	sp, #28
 8002750:	af00      	add	r7, sp, #0
 8002752:	6078      	str	r0, [r7, #4]
 8002754:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8002756:	2300      	movs	r3, #0
 8002758:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800275a:	e146      	b.n	80029ea <HAL_GPIO_Init+0x29e>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 800275c:	683b      	ldr	r3, [r7, #0]
 800275e:	681a      	ldr	r2, [r3, #0]
 8002760:	2101      	movs	r1, #1
 8002762:	697b      	ldr	r3, [r7, #20]
 8002764:	fa01 f303 	lsl.w	r3, r1, r3
 8002768:	4013      	ands	r3, r2
 800276a:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 800276c:	68fb      	ldr	r3, [r7, #12]
 800276e:	2b00      	cmp	r3, #0
 8002770:	f000 8138 	beq.w	80029e4 <HAL_GPIO_Init+0x298>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8002774:	683b      	ldr	r3, [r7, #0]
 8002776:	685b      	ldr	r3, [r3, #4]
 8002778:	f003 0303 	and.w	r3, r3, #3
 800277c:	2b01      	cmp	r3, #1
 800277e:	d005      	beq.n	800278c <HAL_GPIO_Init+0x40>
 8002780:	683b      	ldr	r3, [r7, #0]
 8002782:	685b      	ldr	r3, [r3, #4]
 8002784:	f003 0303 	and.w	r3, r3, #3
 8002788:	2b02      	cmp	r3, #2
 800278a:	d130      	bne.n	80027ee <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 800278c:	687b      	ldr	r3, [r7, #4]
 800278e:	689b      	ldr	r3, [r3, #8]
 8002790:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 8002792:	697b      	ldr	r3, [r7, #20]
 8002794:	005b      	lsls	r3, r3, #1
 8002796:	2203      	movs	r2, #3
 8002798:	fa02 f303 	lsl.w	r3, r2, r3
 800279c:	43db      	mvns	r3, r3
 800279e:	693a      	ldr	r2, [r7, #16]
 80027a0:	4013      	ands	r3, r2
 80027a2:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 80027a4:	683b      	ldr	r3, [r7, #0]
 80027a6:	68da      	ldr	r2, [r3, #12]
 80027a8:	697b      	ldr	r3, [r7, #20]
 80027aa:	005b      	lsls	r3, r3, #1
 80027ac:	fa02 f303 	lsl.w	r3, r2, r3
 80027b0:	693a      	ldr	r2, [r7, #16]
 80027b2:	4313      	orrs	r3, r2
 80027b4:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 80027b6:	687b      	ldr	r3, [r7, #4]
 80027b8:	693a      	ldr	r2, [r7, #16]
 80027ba:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80027bc:	687b      	ldr	r3, [r7, #4]
 80027be:	685b      	ldr	r3, [r3, #4]
 80027c0:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 80027c2:	2201      	movs	r2, #1
 80027c4:	697b      	ldr	r3, [r7, #20]
 80027c6:	fa02 f303 	lsl.w	r3, r2, r3
 80027ca:	43db      	mvns	r3, r3
 80027cc:	693a      	ldr	r2, [r7, #16]
 80027ce:	4013      	ands	r3, r2
 80027d0:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80027d2:	683b      	ldr	r3, [r7, #0]
 80027d4:	685b      	ldr	r3, [r3, #4]
 80027d6:	091b      	lsrs	r3, r3, #4
 80027d8:	f003 0201 	and.w	r2, r3, #1
 80027dc:	697b      	ldr	r3, [r7, #20]
 80027de:	fa02 f303 	lsl.w	r3, r2, r3
 80027e2:	693a      	ldr	r2, [r7, #16]
 80027e4:	4313      	orrs	r3, r2
 80027e6:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 80027e8:	687b      	ldr	r3, [r7, #4]
 80027ea:	693a      	ldr	r2, [r7, #16]
 80027ec:	605a      	str	r2, [r3, #4]
      }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80027ee:	683b      	ldr	r3, [r7, #0]
 80027f0:	685b      	ldr	r3, [r3, #4]
 80027f2:	f003 0303 	and.w	r3, r3, #3
 80027f6:	2b03      	cmp	r3, #3
 80027f8:	d017      	beq.n	800282a <HAL_GPIO_Init+0xde>
      {
        temp = GPIOx->PUPDR;
 80027fa:	687b      	ldr	r3, [r7, #4]
 80027fc:	68db      	ldr	r3, [r3, #12]
 80027fe:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8002800:	697b      	ldr	r3, [r7, #20]
 8002802:	005b      	lsls	r3, r3, #1
 8002804:	2203      	movs	r2, #3
 8002806:	fa02 f303 	lsl.w	r3, r2, r3
 800280a:	43db      	mvns	r3, r3
 800280c:	693a      	ldr	r2, [r7, #16]
 800280e:	4013      	ands	r3, r2
 8002810:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8002812:	683b      	ldr	r3, [r7, #0]
 8002814:	689a      	ldr	r2, [r3, #8]
 8002816:	697b      	ldr	r3, [r7, #20]
 8002818:	005b      	lsls	r3, r3, #1
 800281a:	fa02 f303 	lsl.w	r3, r2, r3
 800281e:	693a      	ldr	r2, [r7, #16]
 8002820:	4313      	orrs	r3, r2
 8002822:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8002824:	687b      	ldr	r3, [r7, #4]
 8002826:	693a      	ldr	r2, [r7, #16]
 8002828:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800282a:	683b      	ldr	r3, [r7, #0]
 800282c:	685b      	ldr	r3, [r3, #4]
 800282e:	f003 0303 	and.w	r3, r3, #3
 8002832:	2b02      	cmp	r3, #2
 8002834:	d123      	bne.n	800287e <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8002836:	697b      	ldr	r3, [r7, #20]
 8002838:	08da      	lsrs	r2, r3, #3
 800283a:	687b      	ldr	r3, [r7, #4]
 800283c:	3208      	adds	r2, #8
 800283e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002842:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8002844:	697b      	ldr	r3, [r7, #20]
 8002846:	f003 0307 	and.w	r3, r3, #7
 800284a:	009b      	lsls	r3, r3, #2
 800284c:	220f      	movs	r2, #15
 800284e:	fa02 f303 	lsl.w	r3, r2, r3
 8002852:	43db      	mvns	r3, r3
 8002854:	693a      	ldr	r2, [r7, #16]
 8002856:	4013      	ands	r3, r2
 8002858:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 800285a:	683b      	ldr	r3, [r7, #0]
 800285c:	691a      	ldr	r2, [r3, #16]
 800285e:	697b      	ldr	r3, [r7, #20]
 8002860:	f003 0307 	and.w	r3, r3, #7
 8002864:	009b      	lsls	r3, r3, #2
 8002866:	fa02 f303 	lsl.w	r3, r2, r3
 800286a:	693a      	ldr	r2, [r7, #16]
 800286c:	4313      	orrs	r3, r2
 800286e:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8002870:	697b      	ldr	r3, [r7, #20]
 8002872:	08da      	lsrs	r2, r3, #3
 8002874:	687b      	ldr	r3, [r7, #4]
 8002876:	3208      	adds	r2, #8
 8002878:	6939      	ldr	r1, [r7, #16]
 800287a:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800287e:	687b      	ldr	r3, [r7, #4]
 8002880:	681b      	ldr	r3, [r3, #0]
 8002882:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 8002884:	697b      	ldr	r3, [r7, #20]
 8002886:	005b      	lsls	r3, r3, #1
 8002888:	2203      	movs	r2, #3
 800288a:	fa02 f303 	lsl.w	r3, r2, r3
 800288e:	43db      	mvns	r3, r3
 8002890:	693a      	ldr	r2, [r7, #16]
 8002892:	4013      	ands	r3, r2
 8002894:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8002896:	683b      	ldr	r3, [r7, #0]
 8002898:	685b      	ldr	r3, [r3, #4]
 800289a:	f003 0203 	and.w	r2, r3, #3
 800289e:	697b      	ldr	r3, [r7, #20]
 80028a0:	005b      	lsls	r3, r3, #1
 80028a2:	fa02 f303 	lsl.w	r3, r2, r3
 80028a6:	693a      	ldr	r2, [r7, #16]
 80028a8:	4313      	orrs	r3, r2
 80028aa:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 80028ac:	687b      	ldr	r3, [r7, #4]
 80028ae:	693a      	ldr	r2, [r7, #16]
 80028b0:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 80028b2:	683b      	ldr	r3, [r7, #0]
 80028b4:	685b      	ldr	r3, [r3, #4]
 80028b6:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 80028ba:	2b00      	cmp	r3, #0
 80028bc:	f000 8092 	beq.w	80029e4 <HAL_GPIO_Init+0x298>
      {
        temp = SYSCFG->EXTICR[position >> 2u];
 80028c0:	4a51      	ldr	r2, [pc, #324]	@ (8002a08 <HAL_GPIO_Init+0x2bc>)
 80028c2:	697b      	ldr	r3, [r7, #20]
 80028c4:	089b      	lsrs	r3, r3, #2
 80028c6:	3302      	adds	r3, #2
 80028c8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80028cc:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 80028ce:	697b      	ldr	r3, [r7, #20]
 80028d0:	f003 0303 	and.w	r3, r3, #3
 80028d4:	009b      	lsls	r3, r3, #2
 80028d6:	220f      	movs	r2, #15
 80028d8:	fa02 f303 	lsl.w	r3, r2, r3
 80028dc:	43db      	mvns	r3, r3
 80028de:	693a      	ldr	r2, [r7, #16]
 80028e0:	4013      	ands	r3, r2
 80028e2:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 80028e4:	687b      	ldr	r3, [r7, #4]
 80028e6:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 80028ea:	d013      	beq.n	8002914 <HAL_GPIO_Init+0x1c8>
 80028ec:	687b      	ldr	r3, [r7, #4]
 80028ee:	4a47      	ldr	r2, [pc, #284]	@ (8002a0c <HAL_GPIO_Init+0x2c0>)
 80028f0:	4293      	cmp	r3, r2
 80028f2:	d00d      	beq.n	8002910 <HAL_GPIO_Init+0x1c4>
 80028f4:	687b      	ldr	r3, [r7, #4]
 80028f6:	4a46      	ldr	r2, [pc, #280]	@ (8002a10 <HAL_GPIO_Init+0x2c4>)
 80028f8:	4293      	cmp	r3, r2
 80028fa:	d007      	beq.n	800290c <HAL_GPIO_Init+0x1c0>
 80028fc:	687b      	ldr	r3, [r7, #4]
 80028fe:	4a45      	ldr	r2, [pc, #276]	@ (8002a14 <HAL_GPIO_Init+0x2c8>)
 8002900:	4293      	cmp	r3, r2
 8002902:	d101      	bne.n	8002908 <HAL_GPIO_Init+0x1bc>
 8002904:	2304      	movs	r3, #4
 8002906:	e006      	b.n	8002916 <HAL_GPIO_Init+0x1ca>
 8002908:	2307      	movs	r3, #7
 800290a:	e004      	b.n	8002916 <HAL_GPIO_Init+0x1ca>
 800290c:	2302      	movs	r3, #2
 800290e:	e002      	b.n	8002916 <HAL_GPIO_Init+0x1ca>
 8002910:	2301      	movs	r3, #1
 8002912:	e000      	b.n	8002916 <HAL_GPIO_Init+0x1ca>
 8002914:	2300      	movs	r3, #0
 8002916:	697a      	ldr	r2, [r7, #20]
 8002918:	f002 0203 	and.w	r2, r2, #3
 800291c:	0092      	lsls	r2, r2, #2
 800291e:	4093      	lsls	r3, r2
 8002920:	693a      	ldr	r2, [r7, #16]
 8002922:	4313      	orrs	r3, r2
 8002924:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8002926:	4938      	ldr	r1, [pc, #224]	@ (8002a08 <HAL_GPIO_Init+0x2bc>)
 8002928:	697b      	ldr	r3, [r7, #20]
 800292a:	089b      	lsrs	r3, r3, #2
 800292c:	3302      	adds	r3, #2
 800292e:	693a      	ldr	r2, [r7, #16]
 8002930:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8002934:	4b38      	ldr	r3, [pc, #224]	@ (8002a18 <HAL_GPIO_Init+0x2cc>)
 8002936:	681b      	ldr	r3, [r3, #0]
 8002938:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800293a:	68fb      	ldr	r3, [r7, #12]
 800293c:	43db      	mvns	r3, r3
 800293e:	693a      	ldr	r2, [r7, #16]
 8002940:	4013      	ands	r3, r2
 8002942:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8002944:	683b      	ldr	r3, [r7, #0]
 8002946:	685b      	ldr	r3, [r3, #4]
 8002948:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800294c:	2b00      	cmp	r3, #0
 800294e:	d003      	beq.n	8002958 <HAL_GPIO_Init+0x20c>
        {
          temp |= iocurrent;
 8002950:	693a      	ldr	r2, [r7, #16]
 8002952:	68fb      	ldr	r3, [r7, #12]
 8002954:	4313      	orrs	r3, r2
 8002956:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8002958:	4a2f      	ldr	r2, [pc, #188]	@ (8002a18 <HAL_GPIO_Init+0x2cc>)
 800295a:	693b      	ldr	r3, [r7, #16]
 800295c:	6013      	str	r3, [r2, #0]

        temp = EXTI->FTSR1;
 800295e:	4b2e      	ldr	r3, [pc, #184]	@ (8002a18 <HAL_GPIO_Init+0x2cc>)
 8002960:	685b      	ldr	r3, [r3, #4]
 8002962:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002964:	68fb      	ldr	r3, [r7, #12]
 8002966:	43db      	mvns	r3, r3
 8002968:	693a      	ldr	r2, [r7, #16]
 800296a:	4013      	ands	r3, r2
 800296c:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 800296e:	683b      	ldr	r3, [r7, #0]
 8002970:	685b      	ldr	r3, [r3, #4]
 8002972:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8002976:	2b00      	cmp	r3, #0
 8002978:	d003      	beq.n	8002982 <HAL_GPIO_Init+0x236>
        {
          temp |= iocurrent;
 800297a:	693a      	ldr	r2, [r7, #16]
 800297c:	68fb      	ldr	r3, [r7, #12]
 800297e:	4313      	orrs	r3, r2
 8002980:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8002982:	4a25      	ldr	r2, [pc, #148]	@ (8002a18 <HAL_GPIO_Init+0x2cc>)
 8002984:	693b      	ldr	r3, [r7, #16]
 8002986:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR1;
 8002988:	4b23      	ldr	r3, [pc, #140]	@ (8002a18 <HAL_GPIO_Init+0x2cc>)
 800298a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800298e:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002990:	68fb      	ldr	r3, [r7, #12]
 8002992:	43db      	mvns	r3, r3
 8002994:	693a      	ldr	r2, [r7, #16]
 8002996:	4013      	ands	r3, r2
 8002998:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 800299a:	683b      	ldr	r3, [r7, #0]
 800299c:	685b      	ldr	r3, [r3, #4]
 800299e:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80029a2:	2b00      	cmp	r3, #0
 80029a4:	d003      	beq.n	80029ae <HAL_GPIO_Init+0x262>
        {
          temp |= iocurrent;
 80029a6:	693a      	ldr	r2, [r7, #16]
 80029a8:	68fb      	ldr	r3, [r7, #12]
 80029aa:	4313      	orrs	r3, r2
 80029ac:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 80029ae:	4a1a      	ldr	r2, [pc, #104]	@ (8002a18 <HAL_GPIO_Init+0x2cc>)
 80029b0:	693b      	ldr	r3, [r7, #16]
 80029b2:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

        temp = EXTI->EMR1;
 80029b6:	4b18      	ldr	r3, [pc, #96]	@ (8002a18 <HAL_GPIO_Init+0x2cc>)
 80029b8:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80029bc:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80029be:	68fb      	ldr	r3, [r7, #12]
 80029c0:	43db      	mvns	r3, r3
 80029c2:	693a      	ldr	r2, [r7, #16]
 80029c4:	4013      	ands	r3, r2
 80029c6:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 80029c8:	683b      	ldr	r3, [r7, #0]
 80029ca:	685b      	ldr	r3, [r3, #4]
 80029cc:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80029d0:	2b00      	cmp	r3, #0
 80029d2:	d003      	beq.n	80029dc <HAL_GPIO_Init+0x290>
        {
          temp |= iocurrent;
 80029d4:	693a      	ldr	r2, [r7, #16]
 80029d6:	68fb      	ldr	r3, [r7, #12]
 80029d8:	4313      	orrs	r3, r2
 80029da:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 80029dc:	4a0e      	ldr	r2, [pc, #56]	@ (8002a18 <HAL_GPIO_Init+0x2cc>)
 80029de:	693b      	ldr	r3, [r7, #16]
 80029e0:	f8c2 3084 	str.w	r3, [r2, #132]	@ 0x84
      }
    }

    position++;
 80029e4:	697b      	ldr	r3, [r7, #20]
 80029e6:	3301      	adds	r3, #1
 80029e8:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80029ea:	683b      	ldr	r3, [r7, #0]
 80029ec:	681a      	ldr	r2, [r3, #0]
 80029ee:	697b      	ldr	r3, [r7, #20]
 80029f0:	fa22 f303 	lsr.w	r3, r2, r3
 80029f4:	2b00      	cmp	r3, #0
 80029f6:	f47f aeb1 	bne.w	800275c <HAL_GPIO_Init+0x10>
  }
}
 80029fa:	bf00      	nop
 80029fc:	bf00      	nop
 80029fe:	371c      	adds	r7, #28
 8002a00:	46bd      	mov	sp, r7
 8002a02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a06:	4770      	bx	lr
 8002a08:	40010000 	.word	0x40010000
 8002a0c:	48000400 	.word	0x48000400
 8002a10:	48000800 	.word	0x48000800
 8002a14:	48001000 	.word	0x48001000
 8002a18:	58000800 	.word	0x58000800

08002a1c <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002a1c:	b480      	push	{r7}
 8002a1e:	b083      	sub	sp, #12
 8002a20:	af00      	add	r7, sp, #0
 8002a22:	6078      	str	r0, [r7, #4]
 8002a24:	460b      	mov	r3, r1
 8002a26:	807b      	strh	r3, [r7, #2]
 8002a28:	4613      	mov	r3, r2
 8002a2a:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8002a2c:	787b      	ldrb	r3, [r7, #1]
 8002a2e:	2b00      	cmp	r3, #0
 8002a30:	d003      	beq.n	8002a3a <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8002a32:	887a      	ldrh	r2, [r7, #2]
 8002a34:	687b      	ldr	r3, [r7, #4]
 8002a36:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8002a38:	e002      	b.n	8002a40 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8002a3a:	887a      	ldrh	r2, [r7, #2]
 8002a3c:	687b      	ldr	r3, [r7, #4]
 8002a3e:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8002a40:	bf00      	nop
 8002a42:	370c      	adds	r7, #12
 8002a44:	46bd      	mov	sp, r7
 8002a46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a4a:	4770      	bx	lr

08002a4c <HAL_HSEM_IRQHandler>:
/**
  * @brief  This function handles HSEM interrupt request
  * @retval None
  */
void HAL_HSEM_IRQHandler(void)
{
 8002a4c:	b580      	push	{r7, lr}
 8002a4e:	b082      	sub	sp, #8
 8002a50:	af00      	add	r7, sp, #0
  uint32_t statusreg;
  /* Get the list of masked freed semaphores*/
  statusreg = HSEM_COMMON->MISR;
 8002a52:	4b0a      	ldr	r3, [pc, #40]	@ (8002a7c <HAL_HSEM_IRQHandler+0x30>)
 8002a54:	68db      	ldr	r3, [r3, #12]
 8002a56:	607b      	str	r3, [r7, #4]

  /*Disable Interrupts*/
  HSEM_COMMON->IER &= ~((uint32_t)statusreg);
 8002a58:	4b08      	ldr	r3, [pc, #32]	@ (8002a7c <HAL_HSEM_IRQHandler+0x30>)
 8002a5a:	681a      	ldr	r2, [r3, #0]
 8002a5c:	687b      	ldr	r3, [r7, #4]
 8002a5e:	43db      	mvns	r3, r3
 8002a60:	4906      	ldr	r1, [pc, #24]	@ (8002a7c <HAL_HSEM_IRQHandler+0x30>)
 8002a62:	4013      	ands	r3, r2
 8002a64:	600b      	str	r3, [r1, #0]

  /*Clear Flags*/
  HSEM_COMMON->ICR = ((uint32_t)statusreg);
 8002a66:	4a05      	ldr	r2, [pc, #20]	@ (8002a7c <HAL_HSEM_IRQHandler+0x30>)
 8002a68:	687b      	ldr	r3, [r7, #4]
 8002a6a:	6053      	str	r3, [r2, #4]

  /* Call FreeCallback */
  HAL_HSEM_FreeCallback(statusreg);
 8002a6c:	6878      	ldr	r0, [r7, #4]
 8002a6e:	f000 f807 	bl	8002a80 <HAL_HSEM_FreeCallback>
}
 8002a72:	bf00      	nop
 8002a74:	3708      	adds	r7, #8
 8002a76:	46bd      	mov	sp, r7
 8002a78:	bd80      	pop	{r7, pc}
 8002a7a:	bf00      	nop
 8002a7c:	58001500 	.word	0x58001500

08002a80 <HAL_HSEM_FreeCallback>:
  * @brief Semaphore Released Callback.
  * @param SemMask: Mask of Released semaphores
  * @retval None
  */
__weak void HAL_HSEM_FreeCallback(uint32_t SemMask)
{
 8002a80:	b480      	push	{r7}
 8002a82:	b083      	sub	sp, #12
 8002a84:	af00      	add	r7, sp, #0
 8002a86:	6078      	str	r0, [r7, #4]
  UNUSED(SemMask);

  /* NOTE : This function should not be modified, when the callback is needed,
  the HAL_HSEM_FreeCallback can be implemented in the user file
    */
}
 8002a88:	bf00      	nop
 8002a8a:	370c      	adds	r7, #12
 8002a8c:	46bd      	mov	sp, r7
 8002a8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a92:	4770      	bx	lr

08002a94 <HAL_IPCC_Init>:
  * @brief  Initialize the IPCC peripheral.
  * @param  hipcc IPCC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_IPCC_Init(IPCC_HandleTypeDef *hipcc)
{
 8002a94:	b580      	push	{r7, lr}
 8002a96:	b084      	sub	sp, #16
 8002a98:	af00      	add	r7, sp, #0
 8002a9a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef err = HAL_OK;
 8002a9c:	2300      	movs	r3, #0
 8002a9e:	73fb      	strb	r3, [r7, #15]

  /* Check the IPCC handle allocation */
  if (hipcc != NULL)
 8002aa0:	687b      	ldr	r3, [r7, #4]
 8002aa2:	2b00      	cmp	r3, #0
 8002aa4:	d01e      	beq.n	8002ae4 <HAL_IPCC_Init+0x50>
  {
    /* Check the parameters */
    assert_param(IS_IPCC_ALL_INSTANCE(hipcc->Instance));

    IPCC_CommonTypeDef *currentInstance = IPCC_C1;
 8002aa6:	4b13      	ldr	r3, [pc, #76]	@ (8002af4 <HAL_IPCC_Init+0x60>)
 8002aa8:	60bb      	str	r3, [r7, #8]

    if (hipcc->State == HAL_IPCC_STATE_RESET)
 8002aaa:	687b      	ldr	r3, [r7, #4]
 8002aac:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 8002ab0:	b2db      	uxtb	r3, r3
 8002ab2:	2b00      	cmp	r3, #0
 8002ab4:	d102      	bne.n	8002abc <HAL_IPCC_Init+0x28>
    {
      /* Init the low level hardware : CLOCK, NVIC */
      HAL_IPCC_MspInit(hipcc);
 8002ab6:	6878      	ldr	r0, [r7, #4]
 8002ab8:	f7ff f84a 	bl	8001b50 <HAL_IPCC_MspInit>
    }

    /* Reset all registers of the current cpu to default state */
    IPCC_Reset_Register(currentInstance);
 8002abc:	68b8      	ldr	r0, [r7, #8]
 8002abe:	f000 f85b 	bl	8002b78 <IPCC_Reset_Register>

    /* Activate the interrupts */
    currentInstance->CR |= (IPCC_CR_RXOIE | IPCC_CR_TXFIE);
 8002ac2:	68bb      	ldr	r3, [r7, #8]
 8002ac4:	681b      	ldr	r3, [r3, #0]
 8002ac6:	f043 1201 	orr.w	r2, r3, #65537	@ 0x10001
 8002aca:	68bb      	ldr	r3, [r7, #8]
 8002acc:	601a      	str	r2, [r3, #0]

    /* Clear callback pointers */
    IPCC_SetDefaultCallbacks(hipcc);
 8002ace:	6878      	ldr	r0, [r7, #4]
 8002ad0:	f000 f82c 	bl	8002b2c <IPCC_SetDefaultCallbacks>

    /* Reset all callback notification request */
    hipcc->callbackRequest = 0;
 8002ad4:	687b      	ldr	r3, [r7, #4]
 8002ad6:	2200      	movs	r2, #0
 8002ad8:	635a      	str	r2, [r3, #52]	@ 0x34

    hipcc->State = HAL_IPCC_STATE_READY;
 8002ada:	687b      	ldr	r3, [r7, #4]
 8002adc:	2201      	movs	r2, #1
 8002ade:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
 8002ae2:	e001      	b.n	8002ae8 <HAL_IPCC_Init+0x54>
  }
  else
  {
    err = HAL_ERROR;
 8002ae4:	2301      	movs	r3, #1
 8002ae6:	73fb      	strb	r3, [r7, #15]
  }

  return err;
 8002ae8:	7bfb      	ldrb	r3, [r7, #15]
}
 8002aea:	4618      	mov	r0, r3
 8002aec:	3710      	adds	r7, #16
 8002aee:	46bd      	mov	sp, r7
 8002af0:	bd80      	pop	{r7, pc}
 8002af2:	bf00      	nop
 8002af4:	58000c00 	.word	0x58000c00

08002af8 <HAL_IPCC_RxCallback>:
  *            @arg IPCC_CHANNEL_5: IPCC Channel 5
  *            @arg IPCC_CHANNEL_6: IPCC Channel 6
  * @param ChannelDir Channel direction
  */
__weak void HAL_IPCC_RxCallback(IPCC_HandleTypeDef *hipcc, uint32_t ChannelIndex, IPCC_CHANNELDirTypeDef ChannelDir)
{
 8002af8:	b480      	push	{r7}
 8002afa:	b085      	sub	sp, #20
 8002afc:	af00      	add	r7, sp, #0
 8002afe:	60f8      	str	r0, [r7, #12]
 8002b00:	60b9      	str	r1, [r7, #8]
 8002b02:	4613      	mov	r3, r2
 8002b04:	71fb      	strb	r3, [r7, #7]
  UNUSED(ChannelDir);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_IPCC_RxCallback can be implemented in the user file
   */
}
 8002b06:	bf00      	nop
 8002b08:	3714      	adds	r7, #20
 8002b0a:	46bd      	mov	sp, r7
 8002b0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b10:	4770      	bx	lr

08002b12 <HAL_IPCC_TxCallback>:
  *            @arg IPCC_CHANNEL_5: IPCC Channel 5
  *            @arg IPCC_CHANNEL_6: IPCC Channel 6
  * @param ChannelDir Channel direction
  */
__weak void HAL_IPCC_TxCallback(IPCC_HandleTypeDef *hipcc, uint32_t ChannelIndex, IPCC_CHANNELDirTypeDef ChannelDir)
{
 8002b12:	b480      	push	{r7}
 8002b14:	b085      	sub	sp, #20
 8002b16:	af00      	add	r7, sp, #0
 8002b18:	60f8      	str	r0, [r7, #12]
 8002b1a:	60b9      	str	r1, [r7, #8]
 8002b1c:	4613      	mov	r3, r2
 8002b1e:	71fb      	strb	r3, [r7, #7]
  UNUSED(ChannelDir);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_IPCC_TxCallback can be implemented in the user file
   */
}
 8002b20:	bf00      	nop
 8002b22:	3714      	adds	r7, #20
 8002b24:	46bd      	mov	sp, r7
 8002b26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b2a:	4770      	bx	lr

08002b2c <IPCC_SetDefaultCallbacks>:
/**
  * @brief Reset all callbacks of the handle to NULL.
  * @param  hipcc IPCC handle
  */
void IPCC_SetDefaultCallbacks(IPCC_HandleTypeDef *hipcc)
{
 8002b2c:	b480      	push	{r7}
 8002b2e:	b085      	sub	sp, #20
 8002b30:	af00      	add	r7, sp, #0
 8002b32:	6078      	str	r0, [r7, #4]
  uint32_t i;
  /* Set all callbacks to default */
  for (i = 0; i < IPCC_CHANNEL_NUMBER; i++)
 8002b34:	2300      	movs	r3, #0
 8002b36:	60fb      	str	r3, [r7, #12]
 8002b38:	e00f      	b.n	8002b5a <IPCC_SetDefaultCallbacks+0x2e>
  {
    hipcc->ChannelCallbackRx[i] = HAL_IPCC_RxCallback;
 8002b3a:	687a      	ldr	r2, [r7, #4]
 8002b3c:	68fb      	ldr	r3, [r7, #12]
 8002b3e:	009b      	lsls	r3, r3, #2
 8002b40:	4413      	add	r3, r2
 8002b42:	4a0b      	ldr	r2, [pc, #44]	@ (8002b70 <IPCC_SetDefaultCallbacks+0x44>)
 8002b44:	605a      	str	r2, [r3, #4]
    hipcc->ChannelCallbackTx[i] = HAL_IPCC_TxCallback;
 8002b46:	687a      	ldr	r2, [r7, #4]
 8002b48:	68fb      	ldr	r3, [r7, #12]
 8002b4a:	3306      	adds	r3, #6
 8002b4c:	009b      	lsls	r3, r3, #2
 8002b4e:	4413      	add	r3, r2
 8002b50:	4a08      	ldr	r2, [pc, #32]	@ (8002b74 <IPCC_SetDefaultCallbacks+0x48>)
 8002b52:	605a      	str	r2, [r3, #4]
  for (i = 0; i < IPCC_CHANNEL_NUMBER; i++)
 8002b54:	68fb      	ldr	r3, [r7, #12]
 8002b56:	3301      	adds	r3, #1
 8002b58:	60fb      	str	r3, [r7, #12]
 8002b5a:	68fb      	ldr	r3, [r7, #12]
 8002b5c:	2b05      	cmp	r3, #5
 8002b5e:	d9ec      	bls.n	8002b3a <IPCC_SetDefaultCallbacks+0xe>
  }
}
 8002b60:	bf00      	nop
 8002b62:	bf00      	nop
 8002b64:	3714      	adds	r7, #20
 8002b66:	46bd      	mov	sp, r7
 8002b68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b6c:	4770      	bx	lr
 8002b6e:	bf00      	nop
 8002b70:	08002af9 	.word	0x08002af9
 8002b74:	08002b13 	.word	0x08002b13

08002b78 <IPCC_Reset_Register>:
/**
  * @brief Reset IPCC register to default value for the concerned instance.
  * @param  Instance pointer to register
  */
void IPCC_Reset_Register(IPCC_CommonTypeDef *Instance)
{
 8002b78:	b480      	push	{r7}
 8002b7a:	b083      	sub	sp, #12
 8002b7c:	af00      	add	r7, sp, #0
 8002b7e:	6078      	str	r0, [r7, #4]
  /* Disable RX and TX interrupts */
  Instance->CR  = 0x00000000U;
 8002b80:	687b      	ldr	r3, [r7, #4]
 8002b82:	2200      	movs	r2, #0
 8002b84:	601a      	str	r2, [r3, #0]

  /* Mask RX and TX interrupts */
  Instance->MR  = (IPCC_ALL_TX_BUF | IPCC_ALL_RX_BUF);
 8002b86:	687b      	ldr	r3, [r7, #4]
 8002b88:	f04f 123f 	mov.w	r2, #4128831	@ 0x3f003f
 8002b8c:	605a      	str	r2, [r3, #4]

  /* Clear RX status */
  Instance->SCR = IPCC_ALL_RX_BUF;
 8002b8e:	687b      	ldr	r3, [r7, #4]
 8002b90:	223f      	movs	r2, #63	@ 0x3f
 8002b92:	609a      	str	r2, [r3, #8]
}
 8002b94:	bf00      	nop
 8002b96:	370c      	adds	r7, #12
 8002b98:	46bd      	mov	sp, r7
 8002b9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b9e:	4770      	bx	lr

08002ba0 <HAL_PWR_EnableBkUpAccess>:
  * @note   LSEON bit that switches on and off the LSE crystal belongs as well to the
  *         back-up domain.
  * @retval None
  */
void HAL_PWR_EnableBkUpAccess(void)
{
 8002ba0:	b480      	push	{r7}
 8002ba2:	af00      	add	r7, sp, #0
  SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8002ba4:	4b05      	ldr	r3, [pc, #20]	@ (8002bbc <HAL_PWR_EnableBkUpAccess+0x1c>)
 8002ba6:	681b      	ldr	r3, [r3, #0]
 8002ba8:	4a04      	ldr	r2, [pc, #16]	@ (8002bbc <HAL_PWR_EnableBkUpAccess+0x1c>)
 8002baa:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002bae:	6013      	str	r3, [r2, #0]
}
 8002bb0:	bf00      	nop
 8002bb2:	46bd      	mov	sp, r7
 8002bb4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002bb8:	4770      	bx	lr
 8002bba:	bf00      	nop
 8002bbc:	58000400 	.word	0x58000400

08002bc0 <LL_PWR_EnableSRAM2Retention>:
{
 8002bc0:	b480      	push	{r7}
 8002bc2:	af00      	add	r7, sp, #0
  SET_BIT(PWR->CR3, PWR_CR3_RRS);
 8002bc4:	4b05      	ldr	r3, [pc, #20]	@ (8002bdc <LL_PWR_EnableSRAM2Retention+0x1c>)
 8002bc6:	689b      	ldr	r3, [r3, #8]
 8002bc8:	4a04      	ldr	r2, [pc, #16]	@ (8002bdc <LL_PWR_EnableSRAM2Retention+0x1c>)
 8002bca:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8002bce:	6093      	str	r3, [r2, #8]
}
 8002bd0:	bf00      	nop
 8002bd2:	46bd      	mov	sp, r7
 8002bd4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002bd8:	4770      	bx	lr
 8002bda:	bf00      	nop
 8002bdc:	58000400 	.word	0x58000400

08002be0 <HAL_PWREx_EnableSRAMRetention>:
  * @note   On devices STM32WB15xx, STM32WB10xx, STM32WB1Mxx retention is extended
  *         to SRAM1, SRAM2a and SRAM2b.
  * @retval None
  */
void HAL_PWREx_EnableSRAMRetention(void)
{
 8002be0:	b580      	push	{r7, lr}
 8002be2:	af00      	add	r7, sp, #0
  LL_PWR_EnableSRAM2Retention();
 8002be4:	f7ff ffec 	bl	8002bc0 <LL_PWR_EnableSRAM2Retention>
}
 8002be8:	bf00      	nop
 8002bea:	bd80      	pop	{r7, pc}

08002bec <LL_RCC_HSE_IsEnabledDiv2>:
{
 8002bec:	b480      	push	{r7}
 8002bee:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_HSEPRE) == (RCC_CR_HSEPRE)) ? 1UL : 0UL);
 8002bf0:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002bf4:	681b      	ldr	r3, [r3, #0]
 8002bf6:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8002bfa:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8002bfe:	d101      	bne.n	8002c04 <LL_RCC_HSE_IsEnabledDiv2+0x18>
 8002c00:	2301      	movs	r3, #1
 8002c02:	e000      	b.n	8002c06 <LL_RCC_HSE_IsEnabledDiv2+0x1a>
 8002c04:	2300      	movs	r3, #0
}
 8002c06:	4618      	mov	r0, r3
 8002c08:	46bd      	mov	sp, r7
 8002c0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c0e:	4770      	bx	lr

08002c10 <LL_RCC_HSE_Enable>:
{
 8002c10:	b480      	push	{r7}
 8002c12:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_HSEON);
 8002c14:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002c18:	681b      	ldr	r3, [r3, #0]
 8002c1a:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8002c1e:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002c22:	6013      	str	r3, [r2, #0]
}
 8002c24:	bf00      	nop
 8002c26:	46bd      	mov	sp, r7
 8002c28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c2c:	4770      	bx	lr

08002c2e <LL_RCC_HSE_Disable>:
{
 8002c2e:	b480      	push	{r7}
 8002c30:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CR, RCC_CR_HSEON);
 8002c32:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002c36:	681b      	ldr	r3, [r3, #0]
 8002c38:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8002c3c:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8002c40:	6013      	str	r3, [r2, #0]
}
 8002c42:	bf00      	nop
 8002c44:	46bd      	mov	sp, r7
 8002c46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c4a:	4770      	bx	lr

08002c4c <LL_RCC_HSE_IsReady>:
{
 8002c4c:	b480      	push	{r7}
 8002c4e:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_HSERDY) == (RCC_CR_HSERDY)) ? 1UL : 0UL);
 8002c50:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002c54:	681b      	ldr	r3, [r3, #0]
 8002c56:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002c5a:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8002c5e:	d101      	bne.n	8002c64 <LL_RCC_HSE_IsReady+0x18>
 8002c60:	2301      	movs	r3, #1
 8002c62:	e000      	b.n	8002c66 <LL_RCC_HSE_IsReady+0x1a>
 8002c64:	2300      	movs	r3, #0
}
 8002c66:	4618      	mov	r0, r3
 8002c68:	46bd      	mov	sp, r7
 8002c6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c6e:	4770      	bx	lr

08002c70 <LL_RCC_HSI_Enable>:
{
 8002c70:	b480      	push	{r7}
 8002c72:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_HSION);
 8002c74:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002c78:	681b      	ldr	r3, [r3, #0]
 8002c7a:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8002c7e:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002c82:	6013      	str	r3, [r2, #0]
}
 8002c84:	bf00      	nop
 8002c86:	46bd      	mov	sp, r7
 8002c88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c8c:	4770      	bx	lr

08002c8e <LL_RCC_HSI_Disable>:
{
 8002c8e:	b480      	push	{r7}
 8002c90:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CR, RCC_CR_HSION);
 8002c92:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002c96:	681b      	ldr	r3, [r3, #0]
 8002c98:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8002c9c:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8002ca0:	6013      	str	r3, [r2, #0]
}
 8002ca2:	bf00      	nop
 8002ca4:	46bd      	mov	sp, r7
 8002ca6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002caa:	4770      	bx	lr

08002cac <LL_RCC_HSI_IsReady>:
{
 8002cac:	b480      	push	{r7}
 8002cae:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) == (RCC_CR_HSIRDY)) ? 1UL : 0UL);
 8002cb0:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002cb4:	681b      	ldr	r3, [r3, #0]
 8002cb6:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002cba:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8002cbe:	d101      	bne.n	8002cc4 <LL_RCC_HSI_IsReady+0x18>
 8002cc0:	2301      	movs	r3, #1
 8002cc2:	e000      	b.n	8002cc6 <LL_RCC_HSI_IsReady+0x1a>
 8002cc4:	2300      	movs	r3, #0
}
 8002cc6:	4618      	mov	r0, r3
 8002cc8:	46bd      	mov	sp, r7
 8002cca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002cce:	4770      	bx	lr

08002cd0 <LL_RCC_HSI_SetCalibTrimming>:
{
 8002cd0:	b480      	push	{r7}
 8002cd2:	b083      	sub	sp, #12
 8002cd4:	af00      	add	r7, sp, #0
 8002cd6:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->ICSCR, RCC_ICSCR_HSITRIM, Value << RCC_ICSCR_HSITRIM_Pos);
 8002cd8:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002cdc:	685b      	ldr	r3, [r3, #4]
 8002cde:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8002ce2:	687b      	ldr	r3, [r7, #4]
 8002ce4:	061b      	lsls	r3, r3, #24
 8002ce6:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8002cea:	4313      	orrs	r3, r2
 8002cec:	604b      	str	r3, [r1, #4]
}
 8002cee:	bf00      	nop
 8002cf0:	370c      	adds	r7, #12
 8002cf2:	46bd      	mov	sp, r7
 8002cf4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002cf8:	4770      	bx	lr

08002cfa <LL_RCC_LSE_Enable>:
{
 8002cfa:	b480      	push	{r7}
 8002cfc:	af00      	add	r7, sp, #0
  SET_BIT(RCC->BDCR, RCC_BDCR_LSEON);
 8002cfe:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002d02:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002d06:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8002d0a:	f043 0301 	orr.w	r3, r3, #1
 8002d0e:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
}
 8002d12:	bf00      	nop
 8002d14:	46bd      	mov	sp, r7
 8002d16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d1a:	4770      	bx	lr

08002d1c <LL_RCC_LSE_Disable>:
{
 8002d1c:	b480      	push	{r7}
 8002d1e:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
 8002d20:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002d24:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002d28:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8002d2c:	f023 0301 	bic.w	r3, r3, #1
 8002d30:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
}
 8002d34:	bf00      	nop
 8002d36:	46bd      	mov	sp, r7
 8002d38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d3c:	4770      	bx	lr

08002d3e <LL_RCC_LSE_EnableBypass>:
{
 8002d3e:	b480      	push	{r7}
 8002d40:	af00      	add	r7, sp, #0
  SET_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
 8002d42:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002d46:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002d4a:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8002d4e:	f043 0304 	orr.w	r3, r3, #4
 8002d52:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
}
 8002d56:	bf00      	nop
 8002d58:	46bd      	mov	sp, r7
 8002d5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d5e:	4770      	bx	lr

08002d60 <LL_RCC_LSE_DisableBypass>:
{
 8002d60:	b480      	push	{r7}
 8002d62:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
 8002d64:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002d68:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002d6c:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8002d70:	f023 0304 	bic.w	r3, r3, #4
 8002d74:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
}
 8002d78:	bf00      	nop
 8002d7a:	46bd      	mov	sp, r7
 8002d7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d80:	4770      	bx	lr

08002d82 <LL_RCC_LSE_IsReady>:
{
 8002d82:	b480      	push	{r7}
 8002d84:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == (RCC_BDCR_LSERDY)) ? 1UL : 0UL);
 8002d86:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002d8a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002d8e:	f003 0302 	and.w	r3, r3, #2
 8002d92:	2b02      	cmp	r3, #2
 8002d94:	d101      	bne.n	8002d9a <LL_RCC_LSE_IsReady+0x18>
 8002d96:	2301      	movs	r3, #1
 8002d98:	e000      	b.n	8002d9c <LL_RCC_LSE_IsReady+0x1a>
 8002d9a:	2300      	movs	r3, #0
}
 8002d9c:	4618      	mov	r0, r3
 8002d9e:	46bd      	mov	sp, r7
 8002da0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002da4:	4770      	bx	lr

08002da6 <LL_RCC_LSI1_Enable>:
{
 8002da6:	b480      	push	{r7}
 8002da8:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CSR, RCC_CSR_LSI1ON);
 8002daa:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002dae:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8002db2:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8002db6:	f043 0301 	orr.w	r3, r3, #1
 8002dba:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
}
 8002dbe:	bf00      	nop
 8002dc0:	46bd      	mov	sp, r7
 8002dc2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002dc6:	4770      	bx	lr

08002dc8 <LL_RCC_LSI1_Disable>:
{
 8002dc8:	b480      	push	{r7}
 8002dca:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CSR, RCC_CSR_LSI1ON);
 8002dcc:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002dd0:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8002dd4:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8002dd8:	f023 0301 	bic.w	r3, r3, #1
 8002ddc:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
}
 8002de0:	bf00      	nop
 8002de2:	46bd      	mov	sp, r7
 8002de4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002de8:	4770      	bx	lr

08002dea <LL_RCC_LSI1_IsReady>:
{
 8002dea:	b480      	push	{r7}
 8002dec:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CSR, RCC_CSR_LSI1RDY) == (RCC_CSR_LSI1RDY)) ? 1UL : 0UL);
 8002dee:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002df2:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8002df6:	f003 0302 	and.w	r3, r3, #2
 8002dfa:	2b02      	cmp	r3, #2
 8002dfc:	d101      	bne.n	8002e02 <LL_RCC_LSI1_IsReady+0x18>
 8002dfe:	2301      	movs	r3, #1
 8002e00:	e000      	b.n	8002e04 <LL_RCC_LSI1_IsReady+0x1a>
 8002e02:	2300      	movs	r3, #0
}
 8002e04:	4618      	mov	r0, r3
 8002e06:	46bd      	mov	sp, r7
 8002e08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e0c:	4770      	bx	lr

08002e0e <LL_RCC_LSI2_Enable>:
{
 8002e0e:	b480      	push	{r7}
 8002e10:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CSR, RCC_CSR_LSI2ON);
 8002e12:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002e16:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8002e1a:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8002e1e:	f043 0304 	orr.w	r3, r3, #4
 8002e22:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
}
 8002e26:	bf00      	nop
 8002e28:	46bd      	mov	sp, r7
 8002e2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e2e:	4770      	bx	lr

08002e30 <LL_RCC_LSI2_Disable>:
{
 8002e30:	b480      	push	{r7}
 8002e32:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CSR, RCC_CSR_LSI2ON);
 8002e34:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002e38:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8002e3c:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8002e40:	f023 0304 	bic.w	r3, r3, #4
 8002e44:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
}
 8002e48:	bf00      	nop
 8002e4a:	46bd      	mov	sp, r7
 8002e4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e50:	4770      	bx	lr

08002e52 <LL_RCC_LSI2_IsReady>:
{
 8002e52:	b480      	push	{r7}
 8002e54:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CSR, RCC_CSR_LSI2RDY) == (RCC_CSR_LSI2RDY)) ? 1UL : 0UL);
 8002e56:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002e5a:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8002e5e:	f003 0308 	and.w	r3, r3, #8
 8002e62:	2b08      	cmp	r3, #8
 8002e64:	d101      	bne.n	8002e6a <LL_RCC_LSI2_IsReady+0x18>
 8002e66:	2301      	movs	r3, #1
 8002e68:	e000      	b.n	8002e6c <LL_RCC_LSI2_IsReady+0x1a>
 8002e6a:	2300      	movs	r3, #0
}
 8002e6c:	4618      	mov	r0, r3
 8002e6e:	46bd      	mov	sp, r7
 8002e70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e74:	4770      	bx	lr

08002e76 <LL_RCC_LSI2_SetTrimming>:
{
 8002e76:	b480      	push	{r7}
 8002e78:	b083      	sub	sp, #12
 8002e7a:	af00      	add	r7, sp, #0
 8002e7c:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CSR, RCC_CSR_LSI2TRIM, Value << RCC_CSR_LSI2TRIM_Pos);
 8002e7e:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002e82:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8002e86:	f423 6270 	bic.w	r2, r3, #3840	@ 0xf00
 8002e8a:	687b      	ldr	r3, [r7, #4]
 8002e8c:	021b      	lsls	r3, r3, #8
 8002e8e:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8002e92:	4313      	orrs	r3, r2
 8002e94:	f8c1 3094 	str.w	r3, [r1, #148]	@ 0x94
}
 8002e98:	bf00      	nop
 8002e9a:	370c      	adds	r7, #12
 8002e9c:	46bd      	mov	sp, r7
 8002e9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ea2:	4770      	bx	lr

08002ea4 <LL_RCC_MSI_Enable>:
{
 8002ea4:	b480      	push	{r7}
 8002ea6:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_MSION);
 8002ea8:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002eac:	681b      	ldr	r3, [r3, #0]
 8002eae:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8002eb2:	f043 0301 	orr.w	r3, r3, #1
 8002eb6:	6013      	str	r3, [r2, #0]
}
 8002eb8:	bf00      	nop
 8002eba:	46bd      	mov	sp, r7
 8002ebc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ec0:	4770      	bx	lr

08002ec2 <LL_RCC_MSI_Disable>:
{
 8002ec2:	b480      	push	{r7}
 8002ec4:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CR, RCC_CR_MSION);
 8002ec6:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002eca:	681b      	ldr	r3, [r3, #0]
 8002ecc:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8002ed0:	f023 0301 	bic.w	r3, r3, #1
 8002ed4:	6013      	str	r3, [r2, #0]
}
 8002ed6:	bf00      	nop
 8002ed8:	46bd      	mov	sp, r7
 8002eda:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ede:	4770      	bx	lr

08002ee0 <LL_RCC_MSI_IsReady>:
{
 8002ee0:	b480      	push	{r7}
 8002ee2:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_MSIRDY) == (RCC_CR_MSIRDY)) ? 1UL : 0UL);
 8002ee4:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002ee8:	681b      	ldr	r3, [r3, #0]
 8002eea:	f003 0302 	and.w	r3, r3, #2
 8002eee:	2b02      	cmp	r3, #2
 8002ef0:	d101      	bne.n	8002ef6 <LL_RCC_MSI_IsReady+0x16>
 8002ef2:	2301      	movs	r3, #1
 8002ef4:	e000      	b.n	8002ef8 <LL_RCC_MSI_IsReady+0x18>
 8002ef6:	2300      	movs	r3, #0
}
 8002ef8:	4618      	mov	r0, r3
 8002efa:	46bd      	mov	sp, r7
 8002efc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f00:	4770      	bx	lr

08002f02 <LL_RCC_MSI_SetRange>:
{
 8002f02:	b480      	push	{r7}
 8002f04:	b083      	sub	sp, #12
 8002f06:	af00      	add	r7, sp, #0
 8002f08:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CR, RCC_CR_MSIRANGE, Range);
 8002f0a:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002f0e:	681b      	ldr	r3, [r3, #0]
 8002f10:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8002f14:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8002f18:	687b      	ldr	r3, [r7, #4]
 8002f1a:	4313      	orrs	r3, r2
 8002f1c:	600b      	str	r3, [r1, #0]
}
 8002f1e:	bf00      	nop
 8002f20:	370c      	adds	r7, #12
 8002f22:	46bd      	mov	sp, r7
 8002f24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f28:	4770      	bx	lr

08002f2a <LL_RCC_MSI_GetRange>:
{
 8002f2a:	b480      	push	{r7}
 8002f2c:	b083      	sub	sp, #12
 8002f2e:	af00      	add	r7, sp, #0
  uint32_t msiRange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE);
 8002f30:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002f34:	681b      	ldr	r3, [r3, #0]
 8002f36:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8002f3a:	607b      	str	r3, [r7, #4]
  if (msiRange > LL_RCC_MSIRANGE_11)
 8002f3c:	687b      	ldr	r3, [r7, #4]
 8002f3e:	2bb0      	cmp	r3, #176	@ 0xb0
 8002f40:	d901      	bls.n	8002f46 <LL_RCC_MSI_GetRange+0x1c>
    msiRange = LL_RCC_MSIRANGE_11;
 8002f42:	23b0      	movs	r3, #176	@ 0xb0
 8002f44:	607b      	str	r3, [r7, #4]
  return msiRange;
 8002f46:	687b      	ldr	r3, [r7, #4]
}
 8002f48:	4618      	mov	r0, r3
 8002f4a:	370c      	adds	r7, #12
 8002f4c:	46bd      	mov	sp, r7
 8002f4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f52:	4770      	bx	lr

08002f54 <LL_RCC_MSI_SetCalibTrimming>:
{
 8002f54:	b480      	push	{r7}
 8002f56:	b083      	sub	sp, #12
 8002f58:	af00      	add	r7, sp, #0
 8002f5a:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->ICSCR, RCC_ICSCR_MSITRIM, Value << RCC_ICSCR_MSITRIM_Pos);
 8002f5c:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002f60:	685b      	ldr	r3, [r3, #4]
 8002f62:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 8002f66:	687b      	ldr	r3, [r7, #4]
 8002f68:	021b      	lsls	r3, r3, #8
 8002f6a:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8002f6e:	4313      	orrs	r3, r2
 8002f70:	604b      	str	r3, [r1, #4]
}
 8002f72:	bf00      	nop
 8002f74:	370c      	adds	r7, #12
 8002f76:	46bd      	mov	sp, r7
 8002f78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f7c:	4770      	bx	lr

08002f7e <LL_RCC_SetSysClkSource>:
{
 8002f7e:	b480      	push	{r7}
 8002f80:	b083      	sub	sp, #12
 8002f82:	af00      	add	r7, sp, #0
 8002f84:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, Source);
 8002f86:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002f8a:	689b      	ldr	r3, [r3, #8]
 8002f8c:	f023 0203 	bic.w	r2, r3, #3
 8002f90:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8002f94:	687b      	ldr	r3, [r7, #4]
 8002f96:	4313      	orrs	r3, r2
 8002f98:	608b      	str	r3, [r1, #8]
}
 8002f9a:	bf00      	nop
 8002f9c:	370c      	adds	r7, #12
 8002f9e:	46bd      	mov	sp, r7
 8002fa0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002fa4:	4770      	bx	lr

08002fa6 <LL_RCC_GetSysClkSource>:
{
 8002fa6:	b480      	push	{r7}
 8002fa8:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_SWS));
 8002faa:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002fae:	689b      	ldr	r3, [r3, #8]
 8002fb0:	f003 030c 	and.w	r3, r3, #12
}
 8002fb4:	4618      	mov	r0, r3
 8002fb6:	46bd      	mov	sp, r7
 8002fb8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002fbc:	4770      	bx	lr

08002fbe <LL_RCC_SetAHBPrescaler>:
{
 8002fbe:	b480      	push	{r7}
 8002fc0:	b083      	sub	sp, #12
 8002fc2:	af00      	add	r7, sp, #0
 8002fc4:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, Prescaler);
 8002fc6:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002fca:	689b      	ldr	r3, [r3, #8]
 8002fcc:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8002fd0:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8002fd4:	687b      	ldr	r3, [r7, #4]
 8002fd6:	4313      	orrs	r3, r2
 8002fd8:	608b      	str	r3, [r1, #8]
}
 8002fda:	bf00      	nop
 8002fdc:	370c      	adds	r7, #12
 8002fde:	46bd      	mov	sp, r7
 8002fe0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002fe4:	4770      	bx	lr

08002fe6 <LL_C2_RCC_SetAHBPrescaler>:
{
 8002fe6:	b480      	push	{r7}
 8002fe8:	b083      	sub	sp, #12
 8002fea:	af00      	add	r7, sp, #0
 8002fec:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->EXTCFGR, RCC_EXTCFGR_C2HPRE, Prescaler);
 8002fee:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002ff2:	f8d3 3108 	ldr.w	r3, [r3, #264]	@ 0x108
 8002ff6:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8002ffa:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8002ffe:	687b      	ldr	r3, [r7, #4]
 8003000:	4313      	orrs	r3, r2
 8003002:	f8c1 3108 	str.w	r3, [r1, #264]	@ 0x108
}
 8003006:	bf00      	nop
 8003008:	370c      	adds	r7, #12
 800300a:	46bd      	mov	sp, r7
 800300c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003010:	4770      	bx	lr

08003012 <LL_RCC_SetAHB4Prescaler>:
{
 8003012:	b480      	push	{r7}
 8003014:	b083      	sub	sp, #12
 8003016:	af00      	add	r7, sp, #0
 8003018:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->EXTCFGR, RCC_EXTCFGR_SHDHPRE, Prescaler >> 4);
 800301a:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800301e:	f8d3 3108 	ldr.w	r3, [r3, #264]	@ 0x108
 8003022:	f023 020f 	bic.w	r2, r3, #15
 8003026:	687b      	ldr	r3, [r7, #4]
 8003028:	091b      	lsrs	r3, r3, #4
 800302a:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 800302e:	4313      	orrs	r3, r2
 8003030:	f8c1 3108 	str.w	r3, [r1, #264]	@ 0x108
}
 8003034:	bf00      	nop
 8003036:	370c      	adds	r7, #12
 8003038:	46bd      	mov	sp, r7
 800303a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800303e:	4770      	bx	lr

08003040 <LL_RCC_SetAPB1Prescaler>:
{
 8003040:	b480      	push	{r7}
 8003042:	b083      	sub	sp, #12
 8003044:	af00      	add	r7, sp, #0
 8003046:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, Prescaler);
 8003048:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800304c:	689b      	ldr	r3, [r3, #8]
 800304e:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8003052:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8003056:	687b      	ldr	r3, [r7, #4]
 8003058:	4313      	orrs	r3, r2
 800305a:	608b      	str	r3, [r1, #8]
}
 800305c:	bf00      	nop
 800305e:	370c      	adds	r7, #12
 8003060:	46bd      	mov	sp, r7
 8003062:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003066:	4770      	bx	lr

08003068 <LL_RCC_SetAPB2Prescaler>:
{
 8003068:	b480      	push	{r7}
 800306a:	b083      	sub	sp, #12
 800306c:	af00      	add	r7, sp, #0
 800306e:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, Prescaler);
 8003070:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8003074:	689b      	ldr	r3, [r3, #8]
 8003076:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 800307a:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 800307e:	687b      	ldr	r3, [r7, #4]
 8003080:	4313      	orrs	r3, r2
 8003082:	608b      	str	r3, [r1, #8]
}
 8003084:	bf00      	nop
 8003086:	370c      	adds	r7, #12
 8003088:	46bd      	mov	sp, r7
 800308a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800308e:	4770      	bx	lr

08003090 <LL_RCC_GetAHBPrescaler>:
{
 8003090:	b480      	push	{r7}
 8003092:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_HPRE));
 8003094:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8003098:	689b      	ldr	r3, [r3, #8]
 800309a:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
}
 800309e:	4618      	mov	r0, r3
 80030a0:	46bd      	mov	sp, r7
 80030a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030a6:	4770      	bx	lr

080030a8 <LL_RCC_GetAHB4Prescaler>:
{
 80030a8:	b480      	push	{r7}
 80030aa:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->EXTCFGR, RCC_EXTCFGR_SHDHPRE) << 4);
 80030ac:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80030b0:	f8d3 3108 	ldr.w	r3, [r3, #264]	@ 0x108
 80030b4:	011b      	lsls	r3, r3, #4
 80030b6:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
}
 80030ba:	4618      	mov	r0, r3
 80030bc:	46bd      	mov	sp, r7
 80030be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030c2:	4770      	bx	lr

080030c4 <LL_RCC_GetAPB1Prescaler>:
{
 80030c4:	b480      	push	{r7}
 80030c6:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1));
 80030c8:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80030cc:	689b      	ldr	r3, [r3, #8]
 80030ce:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
}
 80030d2:	4618      	mov	r0, r3
 80030d4:	46bd      	mov	sp, r7
 80030d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030da:	4770      	bx	lr

080030dc <LL_RCC_GetAPB2Prescaler>:
{
 80030dc:	b480      	push	{r7}
 80030de:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2));
 80030e0:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80030e4:	689b      	ldr	r3, [r3, #8]
 80030e6:	f403 5360 	and.w	r3, r3, #14336	@ 0x3800
}
 80030ea:	4618      	mov	r0, r3
 80030ec:	46bd      	mov	sp, r7
 80030ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030f2:	4770      	bx	lr

080030f4 <LL_RCC_PLL_Enable>:
  * @brief  Enable PLL
  * @rmtoll CR           PLLON         LL_RCC_PLL_Enable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_PLL_Enable(void)
{
 80030f4:	b480      	push	{r7}
 80030f6:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_PLLON);
 80030f8:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80030fc:	681b      	ldr	r3, [r3, #0]
 80030fe:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8003102:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8003106:	6013      	str	r3, [r2, #0]
}
 8003108:	bf00      	nop
 800310a:	46bd      	mov	sp, r7
 800310c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003110:	4770      	bx	lr

08003112 <LL_RCC_PLL_Disable>:
  * @note Cannot be disabled if the PLL clock is used as the system clock
  * @rmtoll CR           PLLON         LL_RCC_PLL_Disable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_PLL_Disable(void)
{
 8003112:	b480      	push	{r7}
 8003114:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CR, RCC_CR_PLLON);
 8003116:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800311a:	681b      	ldr	r3, [r3, #0]
 800311c:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8003120:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8003124:	6013      	str	r3, [r2, #0]
}
 8003126:	bf00      	nop
 8003128:	46bd      	mov	sp, r7
 800312a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800312e:	4770      	bx	lr

08003130 <LL_RCC_PLL_IsReady>:
  * @brief  Check if PLL Ready
  * @rmtoll CR           PLLRDY        LL_RCC_PLL_IsReady
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_IsReady(void)
{
 8003130:	b480      	push	{r7}
 8003132:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_PLLRDY) == (RCC_CR_PLLRDY)) ? 1UL : 0UL);
 8003134:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8003138:	681b      	ldr	r3, [r3, #0]
 800313a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800313e:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8003142:	d101      	bne.n	8003148 <LL_RCC_PLL_IsReady+0x18>
 8003144:	2301      	movs	r3, #1
 8003146:	e000      	b.n	800314a <LL_RCC_PLL_IsReady+0x1a>
 8003148:	2300      	movs	r3, #0
}
 800314a:	4618      	mov	r0, r3
 800314c:	46bd      	mov	sp, r7
 800314e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003152:	4770      	bx	lr

08003154 <LL_RCC_PLL_GetN>:
  * @brief  Get Main PLL multiplication factor for VCO
  * @rmtoll PLLCFGR      PLLN          LL_RCC_PLL_GetN
  * @retval Between 6 and 127
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetN(void)
{
 8003154:	b480      	push	{r7}
 8003156:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >>  RCC_PLLCFGR_PLLN_Pos);
 8003158:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800315c:	68db      	ldr	r3, [r3, #12]
 800315e:	0a1b      	lsrs	r3, r3, #8
 8003160:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
}
 8003164:	4618      	mov	r0, r3
 8003166:	46bd      	mov	sp, r7
 8003168:	f85d 7b04 	ldr.w	r7, [sp], #4
 800316c:	4770      	bx	lr

0800316e <LL_RCC_PLL_GetR>:
  *         @arg @ref LL_RCC_PLLR_DIV_6
  *         @arg @ref LL_RCC_PLLR_DIV_7
  *         @arg @ref LL_RCC_PLLR_DIV_8
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetR(void)
{
 800316e:	b480      	push	{r7}
 8003170:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR));
 8003172:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8003176:	68db      	ldr	r3, [r3, #12]
 8003178:	f003 4360 	and.w	r3, r3, #3758096384	@ 0xe0000000
}
 800317c:	4618      	mov	r0, r3
 800317e:	46bd      	mov	sp, r7
 8003180:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003184:	4770      	bx	lr

08003186 <LL_RCC_PLL_GetDivider>:
  *         @arg @ref LL_RCC_PLLM_DIV_6
  *         @arg @ref LL_RCC_PLLM_DIV_7
  *         @arg @ref LL_RCC_PLLM_DIV_8
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetDivider(void)
{
 8003186:	b480      	push	{r7}
 8003188:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM));
 800318a:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800318e:	68db      	ldr	r3, [r3, #12]
 8003190:	f003 0370 	and.w	r3, r3, #112	@ 0x70
}
 8003194:	4618      	mov	r0, r3
 8003196:	46bd      	mov	sp, r7
 8003198:	f85d 7b04 	ldr.w	r7, [sp], #4
 800319c:	4770      	bx	lr

0800319e <LL_RCC_PLL_GetMainSource>:
  *         @arg @ref LL_RCC_PLLSOURCE_MSI
  *         @arg @ref LL_RCC_PLLSOURCE_HSI
  *         @arg @ref LL_RCC_PLLSOURCE_HSE
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetMainSource(void)
{
 800319e:	b480      	push	{r7}
 80031a0:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC));
 80031a2:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80031a6:	68db      	ldr	r3, [r3, #12]
 80031a8:	f003 0303 	and.w	r3, r3, #3
}
 80031ac:	4618      	mov	r0, r3
 80031ae:	46bd      	mov	sp, r7
 80031b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031b4:	4770      	bx	lr

080031b6 <LL_RCC_IsActiveFlag_HPRE>:
  * @brief  Check if HCLK1 prescaler flag value has been applied or not
  * @rmtoll CFGR         HPREF       LL_RCC_IsActiveFlag_HPRE
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_HPRE(void)
{
 80031b6:	b480      	push	{r7}
 80031b8:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CFGR, RCC_CFGR_HPREF) == (RCC_CFGR_HPREF)) ? 1UL : 0UL);
 80031ba:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80031be:	689b      	ldr	r3, [r3, #8]
 80031c0:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80031c4:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80031c8:	d101      	bne.n	80031ce <LL_RCC_IsActiveFlag_HPRE+0x18>
 80031ca:	2301      	movs	r3, #1
 80031cc:	e000      	b.n	80031d0 <LL_RCC_IsActiveFlag_HPRE+0x1a>
 80031ce:	2300      	movs	r3, #0
}
 80031d0:	4618      	mov	r0, r3
 80031d2:	46bd      	mov	sp, r7
 80031d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031d8:	4770      	bx	lr

080031da <LL_RCC_IsActiveFlag_C2HPRE>:
  * @brief  Check if HCLK2 prescaler flag value has been applied or not
  * @rmtoll EXTCFGR         C2HPREF       LL_RCC_IsActiveFlag_C2HPRE
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_C2HPRE(void)
{
 80031da:	b480      	push	{r7}
 80031dc:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->EXTCFGR, RCC_EXTCFGR_C2HPREF) == (RCC_EXTCFGR_C2HPREF)) ? 1UL : 0UL);
 80031de:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80031e2:	f8d3 3108 	ldr.w	r3, [r3, #264]	@ 0x108
 80031e6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80031ea:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80031ee:	d101      	bne.n	80031f4 <LL_RCC_IsActiveFlag_C2HPRE+0x1a>
 80031f0:	2301      	movs	r3, #1
 80031f2:	e000      	b.n	80031f6 <LL_RCC_IsActiveFlag_C2HPRE+0x1c>
 80031f4:	2300      	movs	r3, #0
}
 80031f6:	4618      	mov	r0, r3
 80031f8:	46bd      	mov	sp, r7
 80031fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031fe:	4770      	bx	lr

08003200 <LL_RCC_IsActiveFlag_SHDHPRE>:
  * @brief  Check if HCLK4 prescaler flag value has been applied or not
  * @rmtoll EXTCFGR         SHDHPREF       LL_RCC_IsActiveFlag_SHDHPRE
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_SHDHPRE(void)
{
 8003200:	b480      	push	{r7}
 8003202:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->EXTCFGR, RCC_EXTCFGR_SHDHPREF) == (RCC_EXTCFGR_SHDHPREF)) ? 1UL : 0UL);
 8003204:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8003208:	f8d3 3108 	ldr.w	r3, [r3, #264]	@ 0x108
 800320c:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003210:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003214:	d101      	bne.n	800321a <LL_RCC_IsActiveFlag_SHDHPRE+0x1a>
 8003216:	2301      	movs	r3, #1
 8003218:	e000      	b.n	800321c <LL_RCC_IsActiveFlag_SHDHPRE+0x1c>
 800321a:	2300      	movs	r3, #0
}
 800321c:	4618      	mov	r0, r3
 800321e:	46bd      	mov	sp, r7
 8003220:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003224:	4770      	bx	lr

08003226 <LL_RCC_IsActiveFlag_PPRE1>:
  * @brief  Check if PLCK1 prescaler flag value has been applied or not
  * @rmtoll CFGR         PPRE1F       LL_RCC_IsActiveFlag_PPRE1
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_PPRE1(void)
{
 8003226:	b480      	push	{r7}
 8003228:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1F) == (RCC_CFGR_PPRE1F)) ? 1UL : 0UL);
 800322a:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800322e:	689b      	ldr	r3, [r3, #8]
 8003230:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003234:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8003238:	d101      	bne.n	800323e <LL_RCC_IsActiveFlag_PPRE1+0x18>
 800323a:	2301      	movs	r3, #1
 800323c:	e000      	b.n	8003240 <LL_RCC_IsActiveFlag_PPRE1+0x1a>
 800323e:	2300      	movs	r3, #0
}
 8003240:	4618      	mov	r0, r3
 8003242:	46bd      	mov	sp, r7
 8003244:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003248:	4770      	bx	lr

0800324a <LL_RCC_IsActiveFlag_PPRE2>:
  * @brief  Check if PLCK2 prescaler flag value has been applied or not
  * @rmtoll CFGR         PPRE2F       LL_RCC_IsActiveFlag_PPRE2
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_PPRE2(void)
{
 800324a:	b480      	push	{r7}
 800324c:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2F) == (RCC_CFGR_PPRE2F)) ? 1UL : 0UL);
 800324e:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8003252:	689b      	ldr	r3, [r3, #8]
 8003254:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8003258:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 800325c:	d101      	bne.n	8003262 <LL_RCC_IsActiveFlag_PPRE2+0x18>
 800325e:	2301      	movs	r3, #1
 8003260:	e000      	b.n	8003264 <LL_RCC_IsActiveFlag_PPRE2+0x1a>
 8003262:	2300      	movs	r3, #0
}
 8003264:	4618      	mov	r0, r3
 8003266:	46bd      	mov	sp, r7
 8003268:	f85d 7b04 	ldr.w	r7, [sp], #4
 800326c:	4770      	bx	lr
	...

08003270 <HAL_RCC_OscConfig>:
  * @note   The PLL is not disabled when used as system clock.
  * @note   The PLL source is not updated when used as PLLSAI1 clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8003270:	b590      	push	{r4, r7, lr}
 8003272:	b08d      	sub	sp, #52	@ 0x34
 8003274:	af00      	add	r7, sp, #0
 8003276:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8003278:	687b      	ldr	r3, [r7, #4]
 800327a:	2b00      	cmp	r3, #0
 800327c:	d101      	bne.n	8003282 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800327e:	2301      	movs	r3, #1
 8003280:	e324      	b.n	80038cc <HAL_RCC_OscConfig+0x65c>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*----------------------------- MSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8003282:	687b      	ldr	r3, [r7, #4]
 8003284:	681b      	ldr	r3, [r3, #0]
 8003286:	f003 0320 	and.w	r3, r3, #32
 800328a:	2b00      	cmp	r3, #0
 800328c:	f000 808d 	beq.w	80033aa <HAL_RCC_OscConfig+0x13a>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* When the MSI is used as system clock it will not be disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8003290:	f7ff fe89 	bl	8002fa6 <LL_RCC_GetSysClkSource>
 8003294:	62f8      	str	r0, [r7, #44]	@ 0x2c
    const uint32_t temp_plloscsrc = __HAL_RCC_GET_PLL_OSCSOURCE();
 8003296:	f7ff ff82 	bl	800319e <LL_RCC_PLL_GetMainSource>
 800329a:	62b8      	str	r0, [r7, #40]	@ 0x28
    if ((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_MSI) ||
 800329c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800329e:	2b00      	cmp	r3, #0
 80032a0:	d005      	beq.n	80032ae <HAL_RCC_OscConfig+0x3e>
 80032a2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80032a4:	2b0c      	cmp	r3, #12
 80032a6:	d147      	bne.n	8003338 <HAL_RCC_OscConfig+0xc8>
        ((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_plloscsrc == RCC_PLLSOURCE_MSI)))
 80032a8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80032aa:	2b01      	cmp	r3, #1
 80032ac:	d144      	bne.n	8003338 <HAL_RCC_OscConfig+0xc8>
    {
      if (RCC_OscInitStruct->MSIState == RCC_MSI_OFF)
 80032ae:	687b      	ldr	r3, [r7, #4]
 80032b0:	69db      	ldr	r3, [r3, #28]
 80032b2:	2b00      	cmp	r3, #0
 80032b4:	d101      	bne.n	80032ba <HAL_RCC_OscConfig+0x4a>
      {
        return HAL_ERROR;
 80032b6:	2301      	movs	r3, #1
 80032b8:	e308      	b.n	80038cc <HAL_RCC_OscConfig+0x65c>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the AHB4 clock
           and the supply voltage of the device. */
        if (RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 80032ba:	687b      	ldr	r3, [r7, #4]
 80032bc:	6a5c      	ldr	r4, [r3, #36]	@ 0x24
 80032be:	f7ff fe34 	bl	8002f2a <LL_RCC_MSI_GetRange>
 80032c2:	4603      	mov	r3, r0
 80032c4:	429c      	cmp	r4, r3
 80032c6:	d914      	bls.n	80032f2 <HAL_RCC_OscConfig+0x82>
        {
          /* First increase number of wait states update if necessary */
          if (RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 80032c8:	687b      	ldr	r3, [r7, #4]
 80032ca:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80032cc:	4618      	mov	r0, r3
 80032ce:	f000 fcf1 	bl	8003cb4 <RCC_SetFlashLatencyFromMSIRange>
 80032d2:	4603      	mov	r3, r0
 80032d4:	2b00      	cmp	r3, #0
 80032d6:	d001      	beq.n	80032dc <HAL_RCC_OscConfig+0x6c>
          {
            return HAL_ERROR;
 80032d8:	2301      	movs	r3, #1
 80032da:	e2f7      	b.n	80038cc <HAL_RCC_OscConfig+0x65c>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80032dc:	687b      	ldr	r3, [r7, #4]
 80032de:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80032e0:	4618      	mov	r0, r3
 80032e2:	f7ff fe0e 	bl	8002f02 <LL_RCC_MSI_SetRange>
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80032e6:	687b      	ldr	r3, [r7, #4]
 80032e8:	6a1b      	ldr	r3, [r3, #32]
 80032ea:	4618      	mov	r0, r3
 80032ec:	f7ff fe32 	bl	8002f54 <LL_RCC_MSI_SetCalibTrimming>
 80032f0:	e013      	b.n	800331a <HAL_RCC_OscConfig+0xaa>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80032f2:	687b      	ldr	r3, [r7, #4]
 80032f4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80032f6:	4618      	mov	r0, r3
 80032f8:	f7ff fe03 	bl	8002f02 <LL_RCC_MSI_SetRange>
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80032fc:	687b      	ldr	r3, [r7, #4]
 80032fe:	6a1b      	ldr	r3, [r3, #32]
 8003300:	4618      	mov	r0, r3
 8003302:	f7ff fe27 	bl	8002f54 <LL_RCC_MSI_SetCalibTrimming>

          /* Decrease number of wait states update if necessary */
          if (RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8003306:	687b      	ldr	r3, [r7, #4]
 8003308:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800330a:	4618      	mov	r0, r3
 800330c:	f000 fcd2 	bl	8003cb4 <RCC_SetFlashLatencyFromMSIRange>
 8003310:	4603      	mov	r3, r0
 8003312:	2b00      	cmp	r3, #0
 8003314:	d001      	beq.n	800331a <HAL_RCC_OscConfig+0xaa>
          {
            return HAL_ERROR;
 8003316:	2301      	movs	r3, #1
 8003318:	e2d8      	b.n	80038cc <HAL_RCC_OscConfig+0x65c>
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetHCLKFreq();
 800331a:	f000 fc8b 	bl	8003c34 <HAL_RCC_GetHCLKFreq>
 800331e:	4603      	mov	r3, r0
 8003320:	4aa4      	ldr	r2, [pc, #656]	@ (80035b4 <HAL_RCC_OscConfig+0x344>)
 8003322:	6013      	str	r3, [r2, #0]

        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 8003324:	4ba4      	ldr	r3, [pc, #656]	@ (80035b8 <HAL_RCC_OscConfig+0x348>)
 8003326:	681b      	ldr	r3, [r3, #0]
 8003328:	4618      	mov	r0, r3
 800332a:	f7fe ffb3 	bl	8002294 <HAL_InitTick>
 800332e:	4603      	mov	r3, r0
 8003330:	2b00      	cmp	r3, #0
 8003332:	d039      	beq.n	80033a8 <HAL_RCC_OscConfig+0x138>
        {
          return HAL_ERROR;
 8003334:	2301      	movs	r3, #1
 8003336:	e2c9      	b.n	80038cc <HAL_RCC_OscConfig+0x65c>
      }
    }
    else
    {
      /* Check the MSI State */
      if (RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 8003338:	687b      	ldr	r3, [r7, #4]
 800333a:	69db      	ldr	r3, [r3, #28]
 800333c:	2b00      	cmp	r3, #0
 800333e:	d01e      	beq.n	800337e <HAL_RCC_OscConfig+0x10e>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 8003340:	f7ff fdb0 	bl	8002ea4 <LL_RCC_MSI_Enable>

        /* Get timeout */
        tickstart = HAL_GetTick();
 8003344:	f7fe fff4 	bl	8002330 <HAL_GetTick>
 8003348:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till MSI is ready */
        while (LL_RCC_MSI_IsReady() == 0U)
 800334a:	e008      	b.n	800335e <HAL_RCC_OscConfig+0xee>
        {
          if ((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 800334c:	f7fe fff0 	bl	8002330 <HAL_GetTick>
 8003350:	4602      	mov	r2, r0
 8003352:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003354:	1ad3      	subs	r3, r2, r3
 8003356:	2b02      	cmp	r3, #2
 8003358:	d901      	bls.n	800335e <HAL_RCC_OscConfig+0xee>
          {
            return HAL_TIMEOUT;
 800335a:	2303      	movs	r3, #3
 800335c:	e2b6      	b.n	80038cc <HAL_RCC_OscConfig+0x65c>
        while (LL_RCC_MSI_IsReady() == 0U)
 800335e:	f7ff fdbf 	bl	8002ee0 <LL_RCC_MSI_IsReady>
 8003362:	4603      	mov	r3, r0
 8003364:	2b00      	cmp	r3, #0
 8003366:	d0f1      	beq.n	800334c <HAL_RCC_OscConfig+0xdc>
          }
        }

        /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8003368:	687b      	ldr	r3, [r7, #4]
 800336a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800336c:	4618      	mov	r0, r3
 800336e:	f7ff fdc8 	bl	8002f02 <LL_RCC_MSI_SetRange>
        /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8003372:	687b      	ldr	r3, [r7, #4]
 8003374:	6a1b      	ldr	r3, [r3, #32]
 8003376:	4618      	mov	r0, r3
 8003378:	f7ff fdec 	bl	8002f54 <LL_RCC_MSI_SetCalibTrimming>
 800337c:	e015      	b.n	80033aa <HAL_RCC_OscConfig+0x13a>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 800337e:	f7ff fda0 	bl	8002ec2 <LL_RCC_MSI_Disable>

        /* Get timeout */
        tickstart = HAL_GetTick();
 8003382:	f7fe ffd5 	bl	8002330 <HAL_GetTick>
 8003386:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till MSI is disabled */
        while (LL_RCC_MSI_IsReady() != 0U)
 8003388:	e008      	b.n	800339c <HAL_RCC_OscConfig+0x12c>
        {
          if ((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 800338a:	f7fe ffd1 	bl	8002330 <HAL_GetTick>
 800338e:	4602      	mov	r2, r0
 8003390:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003392:	1ad3      	subs	r3, r2, r3
 8003394:	2b02      	cmp	r3, #2
 8003396:	d901      	bls.n	800339c <HAL_RCC_OscConfig+0x12c>
          {
            return HAL_TIMEOUT;
 8003398:	2303      	movs	r3, #3
 800339a:	e297      	b.n	80038cc <HAL_RCC_OscConfig+0x65c>
        while (LL_RCC_MSI_IsReady() != 0U)
 800339c:	f7ff fda0 	bl	8002ee0 <LL_RCC_MSI_IsReady>
 80033a0:	4603      	mov	r3, r0
 80033a2:	2b00      	cmp	r3, #0
 80033a4:	d1f1      	bne.n	800338a <HAL_RCC_OscConfig+0x11a>
 80033a6:	e000      	b.n	80033aa <HAL_RCC_OscConfig+0x13a>
      if (RCC_OscInitStruct->MSIState == RCC_MSI_OFF)
 80033a8:	bf00      	nop
      }
    }
  }

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80033aa:	687b      	ldr	r3, [r7, #4]
 80033ac:	681b      	ldr	r3, [r3, #0]
 80033ae:	f003 0301 	and.w	r3, r3, #1
 80033b2:	2b00      	cmp	r3, #0
 80033b4:	d047      	beq.n	8003446 <HAL_RCC_OscConfig+0x1d6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 80033b6:	f7ff fdf6 	bl	8002fa6 <LL_RCC_GetSysClkSource>
 80033ba:	6238      	str	r0, [r7, #32]
    const uint32_t temp_plloscsrc = __HAL_RCC_GET_PLL_OSCSOURCE();
 80033bc:	f7ff feef 	bl	800319e <LL_RCC_PLL_GetMainSource>
 80033c0:	61f8      	str	r0, [r7, #28]
    if ((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSE) ||
 80033c2:	6a3b      	ldr	r3, [r7, #32]
 80033c4:	2b08      	cmp	r3, #8
 80033c6:	d005      	beq.n	80033d4 <HAL_RCC_OscConfig+0x164>
 80033c8:	6a3b      	ldr	r3, [r7, #32]
 80033ca:	2b0c      	cmp	r3, #12
 80033cc:	d108      	bne.n	80033e0 <HAL_RCC_OscConfig+0x170>
        ((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_plloscsrc == RCC_PLLSOURCE_HSE)))
 80033ce:	69fb      	ldr	r3, [r7, #28]
 80033d0:	2b03      	cmp	r3, #3
 80033d2:	d105      	bne.n	80033e0 <HAL_RCC_OscConfig+0x170>
    {
      if (RCC_OscInitStruct->HSEState == RCC_HSE_OFF)
 80033d4:	687b      	ldr	r3, [r7, #4]
 80033d6:	685b      	ldr	r3, [r3, #4]
 80033d8:	2b00      	cmp	r3, #0
 80033da:	d134      	bne.n	8003446 <HAL_RCC_OscConfig+0x1d6>
      {
        return HAL_ERROR;
 80033dc:	2301      	movs	r3, #1
 80033de:	e275      	b.n	80038cc <HAL_RCC_OscConfig+0x65c>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80033e0:	687b      	ldr	r3, [r7, #4]
 80033e2:	685b      	ldr	r3, [r3, #4]
 80033e4:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80033e8:	d102      	bne.n	80033f0 <HAL_RCC_OscConfig+0x180>
 80033ea:	f7ff fc11 	bl	8002c10 <LL_RCC_HSE_Enable>
 80033ee:	e001      	b.n	80033f4 <HAL_RCC_OscConfig+0x184>
 80033f0:	f7ff fc1d 	bl	8002c2e <LL_RCC_HSE_Disable>

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80033f4:	687b      	ldr	r3, [r7, #4]
 80033f6:	685b      	ldr	r3, [r3, #4]
 80033f8:	2b00      	cmp	r3, #0
 80033fa:	d012      	beq.n	8003422 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80033fc:	f7fe ff98 	bl	8002330 <HAL_GetTick>
 8003400:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSE is ready */
        while (LL_RCC_HSE_IsReady() == 0U)
 8003402:	e008      	b.n	8003416 <HAL_RCC_OscConfig+0x1a6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003404:	f7fe ff94 	bl	8002330 <HAL_GetTick>
 8003408:	4602      	mov	r2, r0
 800340a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800340c:	1ad3      	subs	r3, r2, r3
 800340e:	2b64      	cmp	r3, #100	@ 0x64
 8003410:	d901      	bls.n	8003416 <HAL_RCC_OscConfig+0x1a6>
          {
            return HAL_TIMEOUT;
 8003412:	2303      	movs	r3, #3
 8003414:	e25a      	b.n	80038cc <HAL_RCC_OscConfig+0x65c>
        while (LL_RCC_HSE_IsReady() == 0U)
 8003416:	f7ff fc19 	bl	8002c4c <LL_RCC_HSE_IsReady>
 800341a:	4603      	mov	r3, r0
 800341c:	2b00      	cmp	r3, #0
 800341e:	d0f1      	beq.n	8003404 <HAL_RCC_OscConfig+0x194>
 8003420:	e011      	b.n	8003446 <HAL_RCC_OscConfig+0x1d6>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003422:	f7fe ff85 	bl	8002330 <HAL_GetTick>
 8003426:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSE is disabled */
        while (LL_RCC_HSE_IsReady() != 0U)
 8003428:	e008      	b.n	800343c <HAL_RCC_OscConfig+0x1cc>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800342a:	f7fe ff81 	bl	8002330 <HAL_GetTick>
 800342e:	4602      	mov	r2, r0
 8003430:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003432:	1ad3      	subs	r3, r2, r3
 8003434:	2b64      	cmp	r3, #100	@ 0x64
 8003436:	d901      	bls.n	800343c <HAL_RCC_OscConfig+0x1cc>
          {
            return HAL_TIMEOUT;
 8003438:	2303      	movs	r3, #3
 800343a:	e247      	b.n	80038cc <HAL_RCC_OscConfig+0x65c>
        while (LL_RCC_HSE_IsReady() != 0U)
 800343c:	f7ff fc06 	bl	8002c4c <LL_RCC_HSE_IsReady>
 8003440:	4603      	mov	r3, r0
 8003442:	2b00      	cmp	r3, #0
 8003444:	d1f1      	bne.n	800342a <HAL_RCC_OscConfig+0x1ba>
      }
    }
  }

  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8003446:	687b      	ldr	r3, [r7, #4]
 8003448:	681b      	ldr	r3, [r3, #0]
 800344a:	f003 0302 	and.w	r3, r3, #2
 800344e:	2b00      	cmp	r3, #0
 8003450:	d04c      	beq.n	80034ec <HAL_RCC_OscConfig+0x27c>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8003452:	f7ff fda8 	bl	8002fa6 <LL_RCC_GetSysClkSource>
 8003456:	61b8      	str	r0, [r7, #24]
    const uint32_t temp_plloscsrc = __HAL_RCC_GET_PLL_OSCSOURCE();
 8003458:	f7ff fea1 	bl	800319e <LL_RCC_PLL_GetMainSource>
 800345c:	6178      	str	r0, [r7, #20]
    if ((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSI) ||
 800345e:	69bb      	ldr	r3, [r7, #24]
 8003460:	2b04      	cmp	r3, #4
 8003462:	d005      	beq.n	8003470 <HAL_RCC_OscConfig+0x200>
 8003464:	69bb      	ldr	r3, [r7, #24]
 8003466:	2b0c      	cmp	r3, #12
 8003468:	d10e      	bne.n	8003488 <HAL_RCC_OscConfig+0x218>
        ((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_plloscsrc == RCC_PLLSOURCE_HSI)))
 800346a:	697b      	ldr	r3, [r7, #20]
 800346c:	2b02      	cmp	r3, #2
 800346e:	d10b      	bne.n	8003488 <HAL_RCC_OscConfig+0x218>
    {
      /* When HSI is used as system clock it will not be disabled */
      if (RCC_OscInitStruct->HSIState == RCC_HSI_OFF)
 8003470:	687b      	ldr	r3, [r7, #4]
 8003472:	68db      	ldr	r3, [r3, #12]
 8003474:	2b00      	cmp	r3, #0
 8003476:	d101      	bne.n	800347c <HAL_RCC_OscConfig+0x20c>
      {
        return HAL_ERROR;
 8003478:	2301      	movs	r3, #1
 800347a:	e227      	b.n	80038cc <HAL_RCC_OscConfig+0x65c>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800347c:	687b      	ldr	r3, [r7, #4]
 800347e:	691b      	ldr	r3, [r3, #16]
 8003480:	4618      	mov	r0, r3
 8003482:	f7ff fc25 	bl	8002cd0 <LL_RCC_HSI_SetCalibTrimming>
      if (RCC_OscInitStruct->HSIState == RCC_HSI_OFF)
 8003486:	e031      	b.n	80034ec <HAL_RCC_OscConfig+0x27c>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8003488:	687b      	ldr	r3, [r7, #4]
 800348a:	68db      	ldr	r3, [r3, #12]
 800348c:	2b00      	cmp	r3, #0
 800348e:	d019      	beq.n	80034c4 <HAL_RCC_OscConfig+0x254>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8003490:	f7ff fbee 	bl	8002c70 <LL_RCC_HSI_Enable>

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003494:	f7fe ff4c 	bl	8002330 <HAL_GetTick>
 8003498:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is ready */
        while (LL_RCC_HSI_IsReady() == 0U)
 800349a:	e008      	b.n	80034ae <HAL_RCC_OscConfig+0x23e>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800349c:	f7fe ff48 	bl	8002330 <HAL_GetTick>
 80034a0:	4602      	mov	r2, r0
 80034a2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80034a4:	1ad3      	subs	r3, r2, r3
 80034a6:	2b02      	cmp	r3, #2
 80034a8:	d901      	bls.n	80034ae <HAL_RCC_OscConfig+0x23e>
          {
            return HAL_TIMEOUT;
 80034aa:	2303      	movs	r3, #3
 80034ac:	e20e      	b.n	80038cc <HAL_RCC_OscConfig+0x65c>
        while (LL_RCC_HSI_IsReady() == 0U)
 80034ae:	f7ff fbfd 	bl	8002cac <LL_RCC_HSI_IsReady>
 80034b2:	4603      	mov	r3, r0
 80034b4:	2b00      	cmp	r3, #0
 80034b6:	d0f1      	beq.n	800349c <HAL_RCC_OscConfig+0x22c>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80034b8:	687b      	ldr	r3, [r7, #4]
 80034ba:	691b      	ldr	r3, [r3, #16]
 80034bc:	4618      	mov	r0, r3
 80034be:	f7ff fc07 	bl	8002cd0 <LL_RCC_HSI_SetCalibTrimming>
 80034c2:	e013      	b.n	80034ec <HAL_RCC_OscConfig+0x27c>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80034c4:	f7ff fbe3 	bl	8002c8e <LL_RCC_HSI_Disable>

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80034c8:	f7fe ff32 	bl	8002330 <HAL_GetTick>
 80034cc:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is disabled */
        while (LL_RCC_HSI_IsReady() != 0U)
 80034ce:	e008      	b.n	80034e2 <HAL_RCC_OscConfig+0x272>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80034d0:	f7fe ff2e 	bl	8002330 <HAL_GetTick>
 80034d4:	4602      	mov	r2, r0
 80034d6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80034d8:	1ad3      	subs	r3, r2, r3
 80034da:	2b02      	cmp	r3, #2
 80034dc:	d901      	bls.n	80034e2 <HAL_RCC_OscConfig+0x272>
          {
            return HAL_TIMEOUT;
 80034de:	2303      	movs	r3, #3
 80034e0:	e1f4      	b.n	80038cc <HAL_RCC_OscConfig+0x65c>
        while (LL_RCC_HSI_IsReady() != 0U)
 80034e2:	f7ff fbe3 	bl	8002cac <LL_RCC_HSI_IsReady>
 80034e6:	4603      	mov	r3, r0
 80034e8:	2b00      	cmp	r3, #0
 80034ea:	d1f1      	bne.n	80034d0 <HAL_RCC_OscConfig+0x260>
      }
    }
  }
  /*------------------------------ LSI Configuration (LSI1 or LSI2) -------------------------*/

  if ((((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI1) == RCC_OSCILLATORTYPE_LSI1) || \
 80034ec:	687b      	ldr	r3, [r7, #4]
 80034ee:	681b      	ldr	r3, [r3, #0]
 80034f0:	f003 0308 	and.w	r3, r3, #8
 80034f4:	2b00      	cmp	r3, #0
 80034f6:	d106      	bne.n	8003506 <HAL_RCC_OscConfig+0x296>
      (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI2) == RCC_OSCILLATORTYPE_LSI2))
 80034f8:	687b      	ldr	r3, [r7, #4]
 80034fa:	681b      	ldr	r3, [r3, #0]
 80034fc:	f003 0310 	and.w	r3, r3, #16
  if ((((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI1) == RCC_OSCILLATORTYPE_LSI1) || \
 8003500:	2b00      	cmp	r3, #0
 8003502:	f000 80a3 	beq.w	800364c <HAL_RCC_OscConfig+0x3dc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8003506:	687b      	ldr	r3, [r7, #4]
 8003508:	695b      	ldr	r3, [r3, #20]
 800350a:	2b00      	cmp	r3, #0
 800350c:	d076      	beq.n	80035fc <HAL_RCC_OscConfig+0x38c>
    {
      /*------------------------------ LSI2 selected by default (when Switch ON) -------------------------*/
      if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI2) == RCC_OSCILLATORTYPE_LSI2)
 800350e:	687b      	ldr	r3, [r7, #4]
 8003510:	681b      	ldr	r3, [r3, #0]
 8003512:	f003 0310 	and.w	r3, r3, #16
 8003516:	2b00      	cmp	r3, #0
 8003518:	d046      	beq.n	80035a8 <HAL_RCC_OscConfig+0x338>
      {
        assert_param(IS_RCC_LSI2_CALIBRATION_VALUE(RCC_OscInitStruct->LSI2CalibrationValue));

        /* 1. Check LSI1 state and enable if required */
        if (LL_RCC_LSI1_IsReady() == 0U)
 800351a:	f7ff fc66 	bl	8002dea <LL_RCC_LSI1_IsReady>
 800351e:	4603      	mov	r3, r0
 8003520:	2b00      	cmp	r3, #0
 8003522:	d113      	bne.n	800354c <HAL_RCC_OscConfig+0x2dc>
        {
          /* This is required to enable LSI1 before enabling LSI2 */
          __HAL_RCC_LSI1_ENABLE();
 8003524:	f7ff fc3f 	bl	8002da6 <LL_RCC_LSI1_Enable>

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8003528:	f7fe ff02 	bl	8002330 <HAL_GetTick>
 800352c:	6278      	str	r0, [r7, #36]	@ 0x24

          /* Wait till LSI1 is ready */
          while (LL_RCC_LSI1_IsReady() == 0U)
 800352e:	e008      	b.n	8003542 <HAL_RCC_OscConfig+0x2d2>
          {
            if ((HAL_GetTick() - tickstart) > LSI1_TIMEOUT_VALUE)
 8003530:	f7fe fefe 	bl	8002330 <HAL_GetTick>
 8003534:	4602      	mov	r2, r0
 8003536:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003538:	1ad3      	subs	r3, r2, r3
 800353a:	2b02      	cmp	r3, #2
 800353c:	d901      	bls.n	8003542 <HAL_RCC_OscConfig+0x2d2>
            {
              return HAL_TIMEOUT;
 800353e:	2303      	movs	r3, #3
 8003540:	e1c4      	b.n	80038cc <HAL_RCC_OscConfig+0x65c>
          while (LL_RCC_LSI1_IsReady() == 0U)
 8003542:	f7ff fc52 	bl	8002dea <LL_RCC_LSI1_IsReady>
 8003546:	4603      	mov	r3, r0
 8003548:	2b00      	cmp	r3, #0
 800354a:	d0f1      	beq.n	8003530 <HAL_RCC_OscConfig+0x2c0>
            }
          }
        }

        /* 2. Enable the Internal Low Speed oscillator (LSI2) and set trimming value */
        __HAL_RCC_LSI2_ENABLE();
 800354c:	f7ff fc5f 	bl	8002e0e <LL_RCC_LSI2_Enable>

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003550:	f7fe feee 	bl	8002330 <HAL_GetTick>
 8003554:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till LSI2 is ready */
        while (LL_RCC_LSI2_IsReady() == 0U)
 8003556:	e008      	b.n	800356a <HAL_RCC_OscConfig+0x2fa>
        {
          if ((HAL_GetTick() - tickstart) > LSI2_TIMEOUT_VALUE)
 8003558:	f7fe feea 	bl	8002330 <HAL_GetTick>
 800355c:	4602      	mov	r2, r0
 800355e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003560:	1ad3      	subs	r3, r2, r3
 8003562:	2b03      	cmp	r3, #3
 8003564:	d901      	bls.n	800356a <HAL_RCC_OscConfig+0x2fa>
          {
            return HAL_TIMEOUT;
 8003566:	2303      	movs	r3, #3
 8003568:	e1b0      	b.n	80038cc <HAL_RCC_OscConfig+0x65c>
        while (LL_RCC_LSI2_IsReady() == 0U)
 800356a:	f7ff fc72 	bl	8002e52 <LL_RCC_LSI2_IsReady>
 800356e:	4603      	mov	r3, r0
 8003570:	2b00      	cmp	r3, #0
 8003572:	d0f1      	beq.n	8003558 <HAL_RCC_OscConfig+0x2e8>
          }
        }
        /* Adjusts the Internal Low Spee oscillator (LSI2) calibration value */
        __HAL_RCC_LSI2_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->LSI2CalibrationValue);
 8003574:	687b      	ldr	r3, [r7, #4]
 8003576:	699b      	ldr	r3, [r3, #24]
 8003578:	4618      	mov	r0, r3
 800357a:	f7ff fc7c 	bl	8002e76 <LL_RCC_LSI2_SetTrimming>

        /* 3. Disable LSI1 */

        /* LSI1 was initially not enable, require to disable it */
        __HAL_RCC_LSI1_DISABLE();
 800357e:	f7ff fc23 	bl	8002dc8 <LL_RCC_LSI1_Disable>

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003582:	f7fe fed5 	bl	8002330 <HAL_GetTick>
 8003586:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till LSI1 is disabled */
        while (LL_RCC_LSI1_IsReady() != 0U)
 8003588:	e008      	b.n	800359c <HAL_RCC_OscConfig+0x32c>
        {
          if ((HAL_GetTick() - tickstart) > LSI1_TIMEOUT_VALUE)
 800358a:	f7fe fed1 	bl	8002330 <HAL_GetTick>
 800358e:	4602      	mov	r2, r0
 8003590:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003592:	1ad3      	subs	r3, r2, r3
 8003594:	2b02      	cmp	r3, #2
 8003596:	d901      	bls.n	800359c <HAL_RCC_OscConfig+0x32c>
          {
            return HAL_TIMEOUT;
 8003598:	2303      	movs	r3, #3
 800359a:	e197      	b.n	80038cc <HAL_RCC_OscConfig+0x65c>
        while (LL_RCC_LSI1_IsReady() != 0U)
 800359c:	f7ff fc25 	bl	8002dea <LL_RCC_LSI1_IsReady>
 80035a0:	4603      	mov	r3, r0
 80035a2:	2b00      	cmp	r3, #0
 80035a4:	d1f1      	bne.n	800358a <HAL_RCC_OscConfig+0x31a>
 80035a6:	e051      	b.n	800364c <HAL_RCC_OscConfig+0x3dc>
      else
      {
        /*------------------------------ LSI1 selected (only if LSI2 OFF)-------------------------*/

        /* 1. Enable the Internal Low Speed oscillator (LSI1). */
        __HAL_RCC_LSI1_ENABLE();
 80035a8:	f7ff fbfd 	bl	8002da6 <LL_RCC_LSI1_Enable>

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80035ac:	f7fe fec0 	bl	8002330 <HAL_GetTick>
 80035b0:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till LSI1 is ready */
        while (LL_RCC_LSI1_IsReady() == 0U)
 80035b2:	e00c      	b.n	80035ce <HAL_RCC_OscConfig+0x35e>
 80035b4:	2000002c 	.word	0x2000002c
 80035b8:	20000060 	.word	0x20000060
        {
          if ((HAL_GetTick() - tickstart) > LSI1_TIMEOUT_VALUE)
 80035bc:	f7fe feb8 	bl	8002330 <HAL_GetTick>
 80035c0:	4602      	mov	r2, r0
 80035c2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80035c4:	1ad3      	subs	r3, r2, r3
 80035c6:	2b02      	cmp	r3, #2
 80035c8:	d901      	bls.n	80035ce <HAL_RCC_OscConfig+0x35e>
          {
            return HAL_TIMEOUT;
 80035ca:	2303      	movs	r3, #3
 80035cc:	e17e      	b.n	80038cc <HAL_RCC_OscConfig+0x65c>
        while (LL_RCC_LSI1_IsReady() == 0U)
 80035ce:	f7ff fc0c 	bl	8002dea <LL_RCC_LSI1_IsReady>
 80035d2:	4603      	mov	r3, r0
 80035d4:	2b00      	cmp	r3, #0
 80035d6:	d0f1      	beq.n	80035bc <HAL_RCC_OscConfig+0x34c>
          }
        }
        /*2. Switch OFF LSI2*/

        /* Disable the Internal Low Speed oscillator (LSI2). */
        __HAL_RCC_LSI2_DISABLE();
 80035d8:	f7ff fc2a 	bl	8002e30 <LL_RCC_LSI2_Disable>

        /* Wait till LSI2 is disabled */
        while (LL_RCC_LSI2_IsReady() != 0U)
 80035dc:	e008      	b.n	80035f0 <HAL_RCC_OscConfig+0x380>
        {
          if ((HAL_GetTick() - tickstart) > LSI2_TIMEOUT_VALUE)
 80035de:	f7fe fea7 	bl	8002330 <HAL_GetTick>
 80035e2:	4602      	mov	r2, r0
 80035e4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80035e6:	1ad3      	subs	r3, r2, r3
 80035e8:	2b03      	cmp	r3, #3
 80035ea:	d901      	bls.n	80035f0 <HAL_RCC_OscConfig+0x380>
          {
            return HAL_TIMEOUT;
 80035ec:	2303      	movs	r3, #3
 80035ee:	e16d      	b.n	80038cc <HAL_RCC_OscConfig+0x65c>
        while (LL_RCC_LSI2_IsReady() != 0U)
 80035f0:	f7ff fc2f 	bl	8002e52 <LL_RCC_LSI2_IsReady>
 80035f4:	4603      	mov	r3, r0
 80035f6:	2b00      	cmp	r3, #0
 80035f8:	d1f1      	bne.n	80035de <HAL_RCC_OscConfig+0x36e>
 80035fa:	e027      	b.n	800364c <HAL_RCC_OscConfig+0x3dc>
    }
    else
    {

      /* Disable the Internal Low Speed oscillator (LSI2). */
      __HAL_RCC_LSI2_DISABLE();
 80035fc:	f7ff fc18 	bl	8002e30 <LL_RCC_LSI2_Disable>

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003600:	f7fe fe96 	bl	8002330 <HAL_GetTick>
 8003604:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSI2 is disabled */
      while (LL_RCC_LSI2_IsReady() != 0U)
 8003606:	e008      	b.n	800361a <HAL_RCC_OscConfig+0x3aa>
      {
        if ((HAL_GetTick() - tickstart) > LSI2_TIMEOUT_VALUE)
 8003608:	f7fe fe92 	bl	8002330 <HAL_GetTick>
 800360c:	4602      	mov	r2, r0
 800360e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003610:	1ad3      	subs	r3, r2, r3
 8003612:	2b03      	cmp	r3, #3
 8003614:	d901      	bls.n	800361a <HAL_RCC_OscConfig+0x3aa>
        {
          return HAL_TIMEOUT;
 8003616:	2303      	movs	r3, #3
 8003618:	e158      	b.n	80038cc <HAL_RCC_OscConfig+0x65c>
      while (LL_RCC_LSI2_IsReady() != 0U)
 800361a:	f7ff fc1a 	bl	8002e52 <LL_RCC_LSI2_IsReady>
 800361e:	4603      	mov	r3, r0
 8003620:	2b00      	cmp	r3, #0
 8003622:	d1f1      	bne.n	8003608 <HAL_RCC_OscConfig+0x398>
        }
      }

      /* Disable the Internal Low Speed oscillator (LSI1). */
      __HAL_RCC_LSI1_DISABLE();
 8003624:	f7ff fbd0 	bl	8002dc8 <LL_RCC_LSI1_Disable>

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003628:	f7fe fe82 	bl	8002330 <HAL_GetTick>
 800362c:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSI1 is disabled */
      while (LL_RCC_LSI1_IsReady() != 0U)
 800362e:	e008      	b.n	8003642 <HAL_RCC_OscConfig+0x3d2>
      {
        if ((HAL_GetTick() - tickstart) > LSI1_TIMEOUT_VALUE)
 8003630:	f7fe fe7e 	bl	8002330 <HAL_GetTick>
 8003634:	4602      	mov	r2, r0
 8003636:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003638:	1ad3      	subs	r3, r2, r3
 800363a:	2b02      	cmp	r3, #2
 800363c:	d901      	bls.n	8003642 <HAL_RCC_OscConfig+0x3d2>
        {
          return HAL_TIMEOUT;
 800363e:	2303      	movs	r3, #3
 8003640:	e144      	b.n	80038cc <HAL_RCC_OscConfig+0x65c>
      while (LL_RCC_LSI1_IsReady() != 0U)
 8003642:	f7ff fbd2 	bl	8002dea <LL_RCC_LSI1_IsReady>
 8003646:	4603      	mov	r3, r0
 8003648:	2b00      	cmp	r3, #0
 800364a:	d1f1      	bne.n	8003630 <HAL_RCC_OscConfig+0x3c0>
      }
    }
  }

  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800364c:	687b      	ldr	r3, [r7, #4]
 800364e:	681b      	ldr	r3, [r3, #0]
 8003650:	f003 0304 	and.w	r3, r3, #4
 8003654:	2b00      	cmp	r3, #0
 8003656:	d05b      	beq.n	8003710 <HAL_RCC_OscConfig+0x4a0>
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8003658:	4b9e      	ldr	r3, [pc, #632]	@ (80038d4 <HAL_RCC_OscConfig+0x664>)
 800365a:	681b      	ldr	r3, [r3, #0]
 800365c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003660:	2b00      	cmp	r3, #0
 8003662:	d114      	bne.n	800368e <HAL_RCC_OscConfig+0x41e>
    {
      /* Enable write access to Backup domain */
      HAL_PWR_EnableBkUpAccess();
 8003664:	f7ff fa9c 	bl	8002ba0 <HAL_PWR_EnableBkUpAccess>

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8003668:	f7fe fe62 	bl	8002330 <HAL_GetTick>
 800366c:	6278      	str	r0, [r7, #36]	@ 0x24

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800366e:	e008      	b.n	8003682 <HAL_RCC_OscConfig+0x412>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003670:	f7fe fe5e 	bl	8002330 <HAL_GetTick>
 8003674:	4602      	mov	r2, r0
 8003676:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003678:	1ad3      	subs	r3, r2, r3
 800367a:	2b02      	cmp	r3, #2
 800367c:	d901      	bls.n	8003682 <HAL_RCC_OscConfig+0x412>
        {
          return HAL_TIMEOUT;
 800367e:	2303      	movs	r3, #3
 8003680:	e124      	b.n	80038cc <HAL_RCC_OscConfig+0x65c>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8003682:	4b94      	ldr	r3, [pc, #592]	@ (80038d4 <HAL_RCC_OscConfig+0x664>)
 8003684:	681b      	ldr	r3, [r3, #0]
 8003686:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800368a:	2b00      	cmp	r3, #0
 800368c:	d0f0      	beq.n	8003670 <HAL_RCC_OscConfig+0x400>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800368e:	687b      	ldr	r3, [r7, #4]
 8003690:	689b      	ldr	r3, [r3, #8]
 8003692:	2b01      	cmp	r3, #1
 8003694:	d102      	bne.n	800369c <HAL_RCC_OscConfig+0x42c>
 8003696:	f7ff fb30 	bl	8002cfa <LL_RCC_LSE_Enable>
 800369a:	e00c      	b.n	80036b6 <HAL_RCC_OscConfig+0x446>
 800369c:	687b      	ldr	r3, [r7, #4]
 800369e:	689b      	ldr	r3, [r3, #8]
 80036a0:	2b05      	cmp	r3, #5
 80036a2:	d104      	bne.n	80036ae <HAL_RCC_OscConfig+0x43e>
 80036a4:	f7ff fb4b 	bl	8002d3e <LL_RCC_LSE_EnableBypass>
 80036a8:	f7ff fb27 	bl	8002cfa <LL_RCC_LSE_Enable>
 80036ac:	e003      	b.n	80036b6 <HAL_RCC_OscConfig+0x446>
 80036ae:	f7ff fb35 	bl	8002d1c <LL_RCC_LSE_Disable>
 80036b2:	f7ff fb55 	bl	8002d60 <LL_RCC_LSE_DisableBypass>

    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80036b6:	687b      	ldr	r3, [r7, #4]
 80036b8:	689b      	ldr	r3, [r3, #8]
 80036ba:	2b00      	cmp	r3, #0
 80036bc:	d014      	beq.n	80036e8 <HAL_RCC_OscConfig+0x478>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80036be:	f7fe fe37 	bl	8002330 <HAL_GetTick>
 80036c2:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSE is ready */
      while (LL_RCC_LSE_IsReady() == 0U)
 80036c4:	e00a      	b.n	80036dc <HAL_RCC_OscConfig+0x46c>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80036c6:	f7fe fe33 	bl	8002330 <HAL_GetTick>
 80036ca:	4602      	mov	r2, r0
 80036cc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80036ce:	1ad3      	subs	r3, r2, r3
 80036d0:	f241 3288 	movw	r2, #5000	@ 0x1388
 80036d4:	4293      	cmp	r3, r2
 80036d6:	d901      	bls.n	80036dc <HAL_RCC_OscConfig+0x46c>
        {
          return HAL_TIMEOUT;
 80036d8:	2303      	movs	r3, #3
 80036da:	e0f7      	b.n	80038cc <HAL_RCC_OscConfig+0x65c>
      while (LL_RCC_LSE_IsReady() == 0U)
 80036dc:	f7ff fb51 	bl	8002d82 <LL_RCC_LSE_IsReady>
 80036e0:	4603      	mov	r3, r0
 80036e2:	2b00      	cmp	r3, #0
 80036e4:	d0ef      	beq.n	80036c6 <HAL_RCC_OscConfig+0x456>
 80036e6:	e013      	b.n	8003710 <HAL_RCC_OscConfig+0x4a0>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80036e8:	f7fe fe22 	bl	8002330 <HAL_GetTick>
 80036ec:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSE is disabled */
      while (LL_RCC_LSE_IsReady() != 0U)
 80036ee:	e00a      	b.n	8003706 <HAL_RCC_OscConfig+0x496>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80036f0:	f7fe fe1e 	bl	8002330 <HAL_GetTick>
 80036f4:	4602      	mov	r2, r0
 80036f6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80036f8:	1ad3      	subs	r3, r2, r3
 80036fa:	f241 3288 	movw	r2, #5000	@ 0x1388
 80036fe:	4293      	cmp	r3, r2
 8003700:	d901      	bls.n	8003706 <HAL_RCC_OscConfig+0x496>
        {
          return HAL_TIMEOUT;
 8003702:	2303      	movs	r3, #3
 8003704:	e0e2      	b.n	80038cc <HAL_RCC_OscConfig+0x65c>
      while (LL_RCC_LSE_IsReady() != 0U)
 8003706:	f7ff fb3c 	bl	8002d82 <LL_RCC_LSE_IsReady>
 800370a:	4603      	mov	r3, r0
 800370c:	2b00      	cmp	r3, #0
 800370e:	d1ef      	bne.n	80036f0 <HAL_RCC_OscConfig+0x480>
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8003710:	687b      	ldr	r3, [r7, #4]
 8003712:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003714:	2b00      	cmp	r3, #0
 8003716:	f000 80d8 	beq.w	80038ca <HAL_RCC_OscConfig+0x65a>
  {
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 800371a:	f7ff fc44 	bl	8002fa6 <LL_RCC_GetSysClkSource>
 800371e:	6138      	str	r0, [r7, #16]
    const uint32_t temp_pllconfig = RCC->PLLCFGR;
 8003720:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8003724:	68db      	ldr	r3, [r3, #12]
 8003726:	60fb      	str	r3, [r7, #12]

    /* PLL On ? */
    if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8003728:	687b      	ldr	r3, [r7, #4]
 800372a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800372c:	2b02      	cmp	r3, #2
 800372e:	f040 80a6 	bne.w	800387e <HAL_RCC_OscConfig+0x60e>
      assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is unchanged */
      if ((READ_BIT(temp_pllconfig, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003732:	68fb      	ldr	r3, [r7, #12]
 8003734:	f003 0203 	and.w	r2, r3, #3
 8003738:	687b      	ldr	r3, [r7, #4]
 800373a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800373c:	429a      	cmp	r2, r3
 800373e:	d123      	bne.n	8003788 <HAL_RCC_OscConfig+0x518>
          (READ_BIT(temp_pllconfig, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8003740:	68fb      	ldr	r3, [r7, #12]
 8003742:	f003 0270 	and.w	r2, r3, #112	@ 0x70
 8003746:	687b      	ldr	r3, [r7, #4]
 8003748:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
      if ((READ_BIT(temp_pllconfig, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800374a:	429a      	cmp	r2, r3
 800374c:	d11c      	bne.n	8003788 <HAL_RCC_OscConfig+0x518>
          ((READ_BIT(temp_pllconfig, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos) != RCC_OscInitStruct->PLL.PLLN) ||
 800374e:	68fb      	ldr	r3, [r7, #12]
 8003750:	0a1b      	lsrs	r3, r3, #8
 8003752:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8003756:	687b      	ldr	r3, [r7, #4]
 8003758:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
          (READ_BIT(temp_pllconfig, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 800375a:	429a      	cmp	r2, r3
 800375c:	d114      	bne.n	8003788 <HAL_RCC_OscConfig+0x518>
          (READ_BIT(temp_pllconfig, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 800375e:	68fb      	ldr	r3, [r7, #12]
 8003760:	f403 1278 	and.w	r2, r3, #4063232	@ 0x3e0000
 8003764:	687b      	ldr	r3, [r7, #4]
 8003766:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
          ((READ_BIT(temp_pllconfig, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos) != RCC_OscInitStruct->PLL.PLLN) ||
 8003768:	429a      	cmp	r2, r3
 800376a:	d10d      	bne.n	8003788 <HAL_RCC_OscConfig+0x518>
          (READ_BIT(temp_pllconfig, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ) ||
 800376c:	68fb      	ldr	r3, [r7, #12]
 800376e:	f003 6260 	and.w	r2, r3, #234881024	@ 0xe000000
 8003772:	687b      	ldr	r3, [r7, #4]
 8003774:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
          (READ_BIT(temp_pllconfig, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 8003776:	429a      	cmp	r2, r3
 8003778:	d106      	bne.n	8003788 <HAL_RCC_OscConfig+0x518>
          (READ_BIT(temp_pllconfig, RCC_PLLCFGR_PLLR) != RCC_OscInitStruct->PLL.PLLR))
 800377a:	68fb      	ldr	r3, [r7, #12]
 800377c:	f003 4260 	and.w	r2, r3, #3758096384	@ 0xe0000000
 8003780:	687b      	ldr	r3, [r7, #4]
 8003782:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
          (READ_BIT(temp_pllconfig, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ) ||
 8003784:	429a      	cmp	r2, r3
 8003786:	d054      	beq.n	8003832 <HAL_RCC_OscConfig+0x5c2>
      {
        /* Check if the PLL is used as system clock or not */
        if (temp_sysclksrc != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8003788:	693b      	ldr	r3, [r7, #16]
 800378a:	2b0c      	cmp	r3, #12
 800378c:	d04f      	beq.n	800382e <HAL_RCC_OscConfig+0x5be>
          }
          else
#endif /* SAI1 */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 800378e:	f7ff fcc0 	bl	8003112 <LL_RCC_PLL_Disable>

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8003792:	f7fe fdcd 	bl	8002330 <HAL_GetTick>
 8003796:	6278      	str	r0, [r7, #36]	@ 0x24

            /* Wait till PLL is ready */
            while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8003798:	e008      	b.n	80037ac <HAL_RCC_OscConfig+0x53c>
            {
              if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800379a:	f7fe fdc9 	bl	8002330 <HAL_GetTick>
 800379e:	4602      	mov	r2, r0
 80037a0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80037a2:	1ad3      	subs	r3, r2, r3
 80037a4:	2b02      	cmp	r3, #2
 80037a6:	d901      	bls.n	80037ac <HAL_RCC_OscConfig+0x53c>
              {
                return HAL_TIMEOUT;
 80037a8:	2303      	movs	r3, #3
 80037aa:	e08f      	b.n	80038cc <HAL_RCC_OscConfig+0x65c>
            while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80037ac:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80037b0:	681b      	ldr	r3, [r3, #0]
 80037b2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80037b6:	2b00      	cmp	r3, #0
 80037b8:	d1ef      	bne.n	800379a <HAL_RCC_OscConfig+0x52a>
              }
            }

            /* Configure the main PLL clock source, multiplication and division factors. */
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80037ba:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80037be:	68da      	ldr	r2, [r3, #12]
 80037c0:	4b45      	ldr	r3, [pc, #276]	@ (80038d8 <HAL_RCC_OscConfig+0x668>)
 80037c2:	4013      	ands	r3, r2
 80037c4:	687a      	ldr	r2, [r7, #4]
 80037c6:	6ad1      	ldr	r1, [r2, #44]	@ 0x2c
 80037c8:	687a      	ldr	r2, [r7, #4]
 80037ca:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 80037cc:	4311      	orrs	r1, r2
 80037ce:	687a      	ldr	r2, [r7, #4]
 80037d0:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 80037d2:	0212      	lsls	r2, r2, #8
 80037d4:	4311      	orrs	r1, r2
 80037d6:	687a      	ldr	r2, [r7, #4]
 80037d8:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 80037da:	4311      	orrs	r1, r2
 80037dc:	687a      	ldr	r2, [r7, #4]
 80037de:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 80037e0:	4311      	orrs	r1, r2
 80037e2:	687a      	ldr	r2, [r7, #4]
 80037e4:	6c12      	ldr	r2, [r2, #64]	@ 0x40
 80037e6:	430a      	orrs	r2, r1
 80037e8:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 80037ec:	4313      	orrs	r3, r2
 80037ee:	60cb      	str	r3, [r1, #12]
                                 RCC_OscInitStruct->PLL.PLLP,
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 80037f0:	f7ff fc80 	bl	80030f4 <LL_RCC_PLL_Enable>

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 80037f4:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80037f8:	68db      	ldr	r3, [r3, #12]
 80037fa:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 80037fe:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8003802:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8003804:	f7fe fd94 	bl	8002330 <HAL_GetTick>
 8003808:	6278      	str	r0, [r7, #36]	@ 0x24

            /* Wait till PLL is ready */
            while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800380a:	e008      	b.n	800381e <HAL_RCC_OscConfig+0x5ae>
            {
              if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800380c:	f7fe fd90 	bl	8002330 <HAL_GetTick>
 8003810:	4602      	mov	r2, r0
 8003812:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003814:	1ad3      	subs	r3, r2, r3
 8003816:	2b02      	cmp	r3, #2
 8003818:	d901      	bls.n	800381e <HAL_RCC_OscConfig+0x5ae>
              {
                return HAL_TIMEOUT;
 800381a:	2303      	movs	r3, #3
 800381c:	e056      	b.n	80038cc <HAL_RCC_OscConfig+0x65c>
            while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800381e:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8003822:	681b      	ldr	r3, [r3, #0]
 8003824:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003828:	2b00      	cmp	r3, #0
 800382a:	d0ef      	beq.n	800380c <HAL_RCC_OscConfig+0x59c>
        if (temp_sysclksrc != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 800382c:	e04d      	b.n	80038ca <HAL_RCC_OscConfig+0x65a>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 800382e:	2301      	movs	r3, #1
 8003830:	e04c      	b.n	80038cc <HAL_RCC_OscConfig+0x65c>
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8003832:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8003836:	681b      	ldr	r3, [r3, #0]
 8003838:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800383c:	2b00      	cmp	r3, #0
 800383e:	d144      	bne.n	80038ca <HAL_RCC_OscConfig+0x65a>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 8003840:	f7ff fc58 	bl	80030f4 <LL_RCC_PLL_Enable>

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8003844:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8003848:	68db      	ldr	r3, [r3, #12]
 800384a:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 800384e:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8003852:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8003854:	f7fe fd6c 	bl	8002330 <HAL_GetTick>
 8003858:	6278      	str	r0, [r7, #36]	@ 0x24

          /* Wait till PLL is ready */
          while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800385a:	e008      	b.n	800386e <HAL_RCC_OscConfig+0x5fe>
          {
            if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800385c:	f7fe fd68 	bl	8002330 <HAL_GetTick>
 8003860:	4602      	mov	r2, r0
 8003862:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003864:	1ad3      	subs	r3, r2, r3
 8003866:	2b02      	cmp	r3, #2
 8003868:	d901      	bls.n	800386e <HAL_RCC_OscConfig+0x5fe>
            {
              return HAL_TIMEOUT;
 800386a:	2303      	movs	r3, #3
 800386c:	e02e      	b.n	80038cc <HAL_RCC_OscConfig+0x65c>
          while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800386e:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8003872:	681b      	ldr	r3, [r3, #0]
 8003874:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003878:	2b00      	cmp	r3, #0
 800387a:	d0ef      	beq.n	800385c <HAL_RCC_OscConfig+0x5ec>
 800387c:	e025      	b.n	80038ca <HAL_RCC_OscConfig+0x65a>
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if (temp_sysclksrc != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 800387e:	693b      	ldr	r3, [r7, #16]
 8003880:	2b0c      	cmp	r3, #12
 8003882:	d020      	beq.n	80038c6 <HAL_RCC_OscConfig+0x656>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003884:	f7ff fc45 	bl	8003112 <LL_RCC_PLL_Disable>

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003888:	f7fe fd52 	bl	8002330 <HAL_GetTick>
 800388c:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800388e:	e008      	b.n	80038a2 <HAL_RCC_OscConfig+0x632>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003890:	f7fe fd4e 	bl	8002330 <HAL_GetTick>
 8003894:	4602      	mov	r2, r0
 8003896:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003898:	1ad3      	subs	r3, r2, r3
 800389a:	2b02      	cmp	r3, #2
 800389c:	d901      	bls.n	80038a2 <HAL_RCC_OscConfig+0x632>
          {
            return HAL_TIMEOUT;
 800389e:	2303      	movs	r3, #3
 80038a0:	e014      	b.n	80038cc <HAL_RCC_OscConfig+0x65c>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80038a2:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80038a6:	681b      	ldr	r3, [r3, #0]
 80038a8:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80038ac:	2b00      	cmp	r3, #0
 80038ae:	d1ef      	bne.n	8003890 <HAL_RCC_OscConfig+0x620>

        /* Disable the PLL source and outputs to save power when PLL is off */
#if defined(SAI1) && defined(USB)
        CLEAR_BIT(RCC->PLLCFGR, (RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLPEN | RCC_PLLCFGR_PLLQEN | RCC_PLLCFGR_PLLREN));
#else
        CLEAR_BIT(RCC->PLLCFGR, (RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLREN));
 80038b0:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80038b4:	68db      	ldr	r3, [r3, #12]
 80038b6:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 80038ba:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80038be:	f023 0303 	bic.w	r3, r3, #3
 80038c2:	60d3      	str	r3, [r2, #12]
 80038c4:	e001      	b.n	80038ca <HAL_RCC_OscConfig+0x65a>
#endif /* SAI1 && USB */
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 80038c6:	2301      	movs	r3, #1
 80038c8:	e000      	b.n	80038cc <HAL_RCC_OscConfig+0x65c>
      }
    }
  }
  return HAL_OK;
 80038ca:	2300      	movs	r3, #0
}
 80038cc:	4618      	mov	r0, r3
 80038ce:	3734      	adds	r7, #52	@ 0x34
 80038d0:	46bd      	mov	sp, r7
 80038d2:	bd90      	pop	{r4, r7, pc}
 80038d4:	58000400 	.word	0x58000400
 80038d8:	11c1808c 	.word	0x11c1808c

080038dc <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK1 not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80038dc:	b580      	push	{r7, lr}
 80038de:	b084      	sub	sp, #16
 80038e0:	af00      	add	r7, sp, #0
 80038e2:	6078      	str	r0, [r7, #4]
 80038e4:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80038e6:	687b      	ldr	r3, [r7, #4]
 80038e8:	2b00      	cmp	r3, #0
 80038ea:	d101      	bne.n	80038f0 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80038ec:	2301      	movs	r3, #1
 80038ee:	e12d      	b.n	8003b4c <HAL_RCC_ClockConfig+0x270>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the FLASH clock
    (HCLK4) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80038f0:	4b98      	ldr	r3, [pc, #608]	@ (8003b54 <HAL_RCC_ClockConfig+0x278>)
 80038f2:	681b      	ldr	r3, [r3, #0]
 80038f4:	f003 0307 	and.w	r3, r3, #7
 80038f8:	683a      	ldr	r2, [r7, #0]
 80038fa:	429a      	cmp	r2, r3
 80038fc:	d91b      	bls.n	8003936 <HAL_RCC_ClockConfig+0x5a>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80038fe:	4b95      	ldr	r3, [pc, #596]	@ (8003b54 <HAL_RCC_ClockConfig+0x278>)
 8003900:	681b      	ldr	r3, [r3, #0]
 8003902:	f023 0207 	bic.w	r2, r3, #7
 8003906:	4993      	ldr	r1, [pc, #588]	@ (8003b54 <HAL_RCC_ClockConfig+0x278>)
 8003908:	683b      	ldr	r3, [r7, #0]
 800390a:	4313      	orrs	r3, r2
 800390c:	600b      	str	r3, [r1, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800390e:	f7fe fd0f 	bl	8002330 <HAL_GetTick>
 8003912:	60f8      	str	r0, [r7, #12]

    /* Check that the new number of wait states is taken into account to access the Flash
       memory by reading the FLASH_ACR register */
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003914:	e008      	b.n	8003928 <HAL_RCC_ClockConfig+0x4c>
    {
      if ((HAL_GetTick() - tickstart) > LATENCY_TIMEOUT_VALUE)
 8003916:	f7fe fd0b 	bl	8002330 <HAL_GetTick>
 800391a:	4602      	mov	r2, r0
 800391c:	68fb      	ldr	r3, [r7, #12]
 800391e:	1ad3      	subs	r3, r2, r3
 8003920:	2b02      	cmp	r3, #2
 8003922:	d901      	bls.n	8003928 <HAL_RCC_ClockConfig+0x4c>
      {
        return HAL_TIMEOUT;
 8003924:	2303      	movs	r3, #3
 8003926:	e111      	b.n	8003b4c <HAL_RCC_ClockConfig+0x270>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003928:	4b8a      	ldr	r3, [pc, #552]	@ (8003b54 <HAL_RCC_ClockConfig+0x278>)
 800392a:	681b      	ldr	r3, [r3, #0]
 800392c:	f003 0307 	and.w	r3, r3, #7
 8003930:	683a      	ldr	r2, [r7, #0]
 8003932:	429a      	cmp	r2, r3
 8003934:	d1ef      	bne.n	8003916 <HAL_RCC_ClockConfig+0x3a>
      }
    }
  }

  /*-------------------------- HCLK1 Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003936:	687b      	ldr	r3, [r7, #4]
 8003938:	681b      	ldr	r3, [r3, #0]
 800393a:	f003 0302 	and.w	r3, r3, #2
 800393e:	2b00      	cmp	r3, #0
 8003940:	d016      	beq.n	8003970 <HAL_RCC_ClockConfig+0x94>
  {
    assert_param(IS_RCC_HCLKx(RCC_ClkInitStruct->AHBCLKDivider));
    LL_RCC_SetAHBPrescaler(RCC_ClkInitStruct->AHBCLKDivider);
 8003942:	687b      	ldr	r3, [r7, #4]
 8003944:	689b      	ldr	r3, [r3, #8]
 8003946:	4618      	mov	r0, r3
 8003948:	f7ff fb39 	bl	8002fbe <LL_RCC_SetAHBPrescaler>

    /* HCLK1 prescaler flag when value applied */
    tickstart = HAL_GetTick();
 800394c:	f7fe fcf0 	bl	8002330 <HAL_GetTick>
 8003950:	60f8      	str	r0, [r7, #12]
    while (LL_RCC_IsActiveFlag_HPRE() == 0U)
 8003952:	e008      	b.n	8003966 <HAL_RCC_ClockConfig+0x8a>
    {
      if ((HAL_GetTick() - tickstart) > PRESCALER_TIMEOUT_VALUE)
 8003954:	f7fe fcec 	bl	8002330 <HAL_GetTick>
 8003958:	4602      	mov	r2, r0
 800395a:	68fb      	ldr	r3, [r7, #12]
 800395c:	1ad3      	subs	r3, r2, r3
 800395e:	2b02      	cmp	r3, #2
 8003960:	d901      	bls.n	8003966 <HAL_RCC_ClockConfig+0x8a>
      {
        return HAL_TIMEOUT;
 8003962:	2303      	movs	r3, #3
 8003964:	e0f2      	b.n	8003b4c <HAL_RCC_ClockConfig+0x270>
    while (LL_RCC_IsActiveFlag_HPRE() == 0U)
 8003966:	f7ff fc26 	bl	80031b6 <LL_RCC_IsActiveFlag_HPRE>
 800396a:	4603      	mov	r3, r0
 800396c:	2b00      	cmp	r3, #0
 800396e:	d0f1      	beq.n	8003954 <HAL_RCC_ClockConfig+0x78>
      }
    }
  }

  /*-------------------------- HCLK2 Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK2) == RCC_CLOCKTYPE_HCLK2)
 8003970:	687b      	ldr	r3, [r7, #4]
 8003972:	681b      	ldr	r3, [r3, #0]
 8003974:	f003 0320 	and.w	r3, r3, #32
 8003978:	2b00      	cmp	r3, #0
 800397a:	d016      	beq.n	80039aa <HAL_RCC_ClockConfig+0xce>
  {
    assert_param(IS_RCC_HCLKx(RCC_ClkInitStruct->AHBCLK2Divider));
    LL_C2_RCC_SetAHBPrescaler(RCC_ClkInitStruct->AHBCLK2Divider);
 800397c:	687b      	ldr	r3, [r7, #4]
 800397e:	695b      	ldr	r3, [r3, #20]
 8003980:	4618      	mov	r0, r3
 8003982:	f7ff fb30 	bl	8002fe6 <LL_C2_RCC_SetAHBPrescaler>

    /* HCLK2 prescaler flag when value applied */
    tickstart = HAL_GetTick();
 8003986:	f7fe fcd3 	bl	8002330 <HAL_GetTick>
 800398a:	60f8      	str	r0, [r7, #12]
    while (LL_RCC_IsActiveFlag_C2HPRE() == 0U)
 800398c:	e008      	b.n	80039a0 <HAL_RCC_ClockConfig+0xc4>
    {
      if ((HAL_GetTick() - tickstart) > PRESCALER_TIMEOUT_VALUE)
 800398e:	f7fe fccf 	bl	8002330 <HAL_GetTick>
 8003992:	4602      	mov	r2, r0
 8003994:	68fb      	ldr	r3, [r7, #12]
 8003996:	1ad3      	subs	r3, r2, r3
 8003998:	2b02      	cmp	r3, #2
 800399a:	d901      	bls.n	80039a0 <HAL_RCC_ClockConfig+0xc4>
      {
        return HAL_TIMEOUT;
 800399c:	2303      	movs	r3, #3
 800399e:	e0d5      	b.n	8003b4c <HAL_RCC_ClockConfig+0x270>
    while (LL_RCC_IsActiveFlag_C2HPRE() == 0U)
 80039a0:	f7ff fc1b 	bl	80031da <LL_RCC_IsActiveFlag_C2HPRE>
 80039a4:	4603      	mov	r3, r0
 80039a6:	2b00      	cmp	r3, #0
 80039a8:	d0f1      	beq.n	800398e <HAL_RCC_ClockConfig+0xb2>
      }
    }
  }
  /*-------------------------- HCLK4 Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK4) == RCC_CLOCKTYPE_HCLK4)
 80039aa:	687b      	ldr	r3, [r7, #4]
 80039ac:	681b      	ldr	r3, [r3, #0]
 80039ae:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80039b2:	2b00      	cmp	r3, #0
 80039b4:	d016      	beq.n	80039e4 <HAL_RCC_ClockConfig+0x108>
  {
    assert_param(IS_RCC_HCLKx(RCC_ClkInitStruct->AHBCLK4Divider));
    LL_RCC_SetAHB4Prescaler(RCC_ClkInitStruct->AHBCLK4Divider);
 80039b6:	687b      	ldr	r3, [r7, #4]
 80039b8:	699b      	ldr	r3, [r3, #24]
 80039ba:	4618      	mov	r0, r3
 80039bc:	f7ff fb29 	bl	8003012 <LL_RCC_SetAHB4Prescaler>

    /* AHB shared prescaler flag when value applied */
    tickstart = HAL_GetTick();
 80039c0:	f7fe fcb6 	bl	8002330 <HAL_GetTick>
 80039c4:	60f8      	str	r0, [r7, #12]
    while (LL_RCC_IsActiveFlag_SHDHPRE() == 0U)
 80039c6:	e008      	b.n	80039da <HAL_RCC_ClockConfig+0xfe>
    {
      if ((HAL_GetTick() - tickstart) > PRESCALER_TIMEOUT_VALUE)
 80039c8:	f7fe fcb2 	bl	8002330 <HAL_GetTick>
 80039cc:	4602      	mov	r2, r0
 80039ce:	68fb      	ldr	r3, [r7, #12]
 80039d0:	1ad3      	subs	r3, r2, r3
 80039d2:	2b02      	cmp	r3, #2
 80039d4:	d901      	bls.n	80039da <HAL_RCC_ClockConfig+0xfe>
      {
        return HAL_TIMEOUT;
 80039d6:	2303      	movs	r3, #3
 80039d8:	e0b8      	b.n	8003b4c <HAL_RCC_ClockConfig+0x270>
    while (LL_RCC_IsActiveFlag_SHDHPRE() == 0U)
 80039da:	f7ff fc11 	bl	8003200 <LL_RCC_IsActiveFlag_SHDHPRE>
 80039de:	4603      	mov	r3, r0
 80039e0:	2b00      	cmp	r3, #0
 80039e2:	d0f1      	beq.n	80039c8 <HAL_RCC_ClockConfig+0xec>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80039e4:	687b      	ldr	r3, [r7, #4]
 80039e6:	681b      	ldr	r3, [r3, #0]
 80039e8:	f003 0304 	and.w	r3, r3, #4
 80039ec:	2b00      	cmp	r3, #0
 80039ee:	d016      	beq.n	8003a1e <HAL_RCC_ClockConfig+0x142>
  {
    assert_param(IS_RCC_PCLKx(RCC_ClkInitStruct->APB1CLKDivider));
    LL_RCC_SetAPB1Prescaler(RCC_ClkInitStruct->APB1CLKDivider);
 80039f0:	687b      	ldr	r3, [r7, #4]
 80039f2:	68db      	ldr	r3, [r3, #12]
 80039f4:	4618      	mov	r0, r3
 80039f6:	f7ff fb23 	bl	8003040 <LL_RCC_SetAPB1Prescaler>

    /* APB1 prescaler flag when value applied */
    tickstart = HAL_GetTick();
 80039fa:	f7fe fc99 	bl	8002330 <HAL_GetTick>
 80039fe:	60f8      	str	r0, [r7, #12]
    while (LL_RCC_IsActiveFlag_PPRE1() == 0U)
 8003a00:	e008      	b.n	8003a14 <HAL_RCC_ClockConfig+0x138>
    {
      if ((HAL_GetTick() - tickstart) > PRESCALER_TIMEOUT_VALUE)
 8003a02:	f7fe fc95 	bl	8002330 <HAL_GetTick>
 8003a06:	4602      	mov	r2, r0
 8003a08:	68fb      	ldr	r3, [r7, #12]
 8003a0a:	1ad3      	subs	r3, r2, r3
 8003a0c:	2b02      	cmp	r3, #2
 8003a0e:	d901      	bls.n	8003a14 <HAL_RCC_ClockConfig+0x138>
      {
        return HAL_TIMEOUT;
 8003a10:	2303      	movs	r3, #3
 8003a12:	e09b      	b.n	8003b4c <HAL_RCC_ClockConfig+0x270>
    while (LL_RCC_IsActiveFlag_PPRE1() == 0U)
 8003a14:	f7ff fc07 	bl	8003226 <LL_RCC_IsActiveFlag_PPRE1>
 8003a18:	4603      	mov	r3, r0
 8003a1a:	2b00      	cmp	r3, #0
 8003a1c:	d0f1      	beq.n	8003a02 <HAL_RCC_ClockConfig+0x126>
      }
    }
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003a1e:	687b      	ldr	r3, [r7, #4]
 8003a20:	681b      	ldr	r3, [r3, #0]
 8003a22:	f003 0308 	and.w	r3, r3, #8
 8003a26:	2b00      	cmp	r3, #0
 8003a28:	d017      	beq.n	8003a5a <HAL_RCC_ClockConfig+0x17e>
  {
    assert_param(IS_RCC_PCLKx(RCC_ClkInitStruct->APB2CLKDivider));
    LL_RCC_SetAPB2Prescaler((RCC_ClkInitStruct->APB2CLKDivider) << 3U);
 8003a2a:	687b      	ldr	r3, [r7, #4]
 8003a2c:	691b      	ldr	r3, [r3, #16]
 8003a2e:	00db      	lsls	r3, r3, #3
 8003a30:	4618      	mov	r0, r3
 8003a32:	f7ff fb19 	bl	8003068 <LL_RCC_SetAPB2Prescaler>

    /* APB2 prescaler flag when value applied */
    tickstart = HAL_GetTick();
 8003a36:	f7fe fc7b 	bl	8002330 <HAL_GetTick>
 8003a3a:	60f8      	str	r0, [r7, #12]
    while (LL_RCC_IsActiveFlag_PPRE2() == 0U)
 8003a3c:	e008      	b.n	8003a50 <HAL_RCC_ClockConfig+0x174>
    {
      if ((HAL_GetTick() - tickstart) > PRESCALER_TIMEOUT_VALUE)
 8003a3e:	f7fe fc77 	bl	8002330 <HAL_GetTick>
 8003a42:	4602      	mov	r2, r0
 8003a44:	68fb      	ldr	r3, [r7, #12]
 8003a46:	1ad3      	subs	r3, r2, r3
 8003a48:	2b02      	cmp	r3, #2
 8003a4a:	d901      	bls.n	8003a50 <HAL_RCC_ClockConfig+0x174>
      {
        return HAL_TIMEOUT;
 8003a4c:	2303      	movs	r3, #3
 8003a4e:	e07d      	b.n	8003b4c <HAL_RCC_ClockConfig+0x270>
    while (LL_RCC_IsActiveFlag_PPRE2() == 0U)
 8003a50:	f7ff fbfb 	bl	800324a <LL_RCC_IsActiveFlag_PPRE2>
 8003a54:	4603      	mov	r3, r0
 8003a56:	2b00      	cmp	r3, #0
 8003a58:	d0f1      	beq.n	8003a3e <HAL_RCC_ClockConfig+0x162>
      }
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8003a5a:	687b      	ldr	r3, [r7, #4]
 8003a5c:	681b      	ldr	r3, [r3, #0]
 8003a5e:	f003 0301 	and.w	r3, r3, #1
 8003a62:	2b00      	cmp	r3, #0
 8003a64:	d043      	beq.n	8003aee <HAL_RCC_ClockConfig+0x212>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003a66:	687b      	ldr	r3, [r7, #4]
 8003a68:	685b      	ldr	r3, [r3, #4]
 8003a6a:	2b02      	cmp	r3, #2
 8003a6c:	d106      	bne.n	8003a7c <HAL_RCC_ClockConfig+0x1a0>
    {
      /* Check the HSE ready flag */
      if (LL_RCC_HSE_IsReady() == 0U)
 8003a6e:	f7ff f8ed 	bl	8002c4c <LL_RCC_HSE_IsReady>
 8003a72:	4603      	mov	r3, r0
 8003a74:	2b00      	cmp	r3, #0
 8003a76:	d11e      	bne.n	8003ab6 <HAL_RCC_ClockConfig+0x1da>
      {
        return HAL_ERROR;
 8003a78:	2301      	movs	r3, #1
 8003a7a:	e067      	b.n	8003b4c <HAL_RCC_ClockConfig+0x270>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8003a7c:	687b      	ldr	r3, [r7, #4]
 8003a7e:	685b      	ldr	r3, [r3, #4]
 8003a80:	2b03      	cmp	r3, #3
 8003a82:	d106      	bne.n	8003a92 <HAL_RCC_ClockConfig+0x1b6>
    {
      /* Check the PLL ready flag */
      if (LL_RCC_PLL_IsReady() == 0U)
 8003a84:	f7ff fb54 	bl	8003130 <LL_RCC_PLL_IsReady>
 8003a88:	4603      	mov	r3, r0
 8003a8a:	2b00      	cmp	r3, #0
 8003a8c:	d113      	bne.n	8003ab6 <HAL_RCC_ClockConfig+0x1da>
      {
        return HAL_ERROR;
 8003a8e:	2301      	movs	r3, #1
 8003a90:	e05c      	b.n	8003b4c <HAL_RCC_ClockConfig+0x270>
      }
    }
    /* MSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 8003a92:	687b      	ldr	r3, [r7, #4]
 8003a94:	685b      	ldr	r3, [r3, #4]
 8003a96:	2b00      	cmp	r3, #0
 8003a98:	d106      	bne.n	8003aa8 <HAL_RCC_ClockConfig+0x1cc>
    {
      /* Check the MSI ready flag */
      if (LL_RCC_MSI_IsReady() == 0U)
 8003a9a:	f7ff fa21 	bl	8002ee0 <LL_RCC_MSI_IsReady>
 8003a9e:	4603      	mov	r3, r0
 8003aa0:	2b00      	cmp	r3, #0
 8003aa2:	d108      	bne.n	8003ab6 <HAL_RCC_ClockConfig+0x1da>
      {
        return HAL_ERROR;
 8003aa4:	2301      	movs	r3, #1
 8003aa6:	e051      	b.n	8003b4c <HAL_RCC_ClockConfig+0x270>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (LL_RCC_HSI_IsReady() == 0U)
 8003aa8:	f7ff f900 	bl	8002cac <LL_RCC_HSI_IsReady>
 8003aac:	4603      	mov	r3, r0
 8003aae:	2b00      	cmp	r3, #0
 8003ab0:	d101      	bne.n	8003ab6 <HAL_RCC_ClockConfig+0x1da>
      {
        return HAL_ERROR;
 8003ab2:	2301      	movs	r3, #1
 8003ab4:	e04a      	b.n	8003b4c <HAL_RCC_ClockConfig+0x270>
      }

    }

    /* apply system clock switch */
    LL_RCC_SetSysClkSource(RCC_ClkInitStruct->SYSCLKSource);
 8003ab6:	687b      	ldr	r3, [r7, #4]
 8003ab8:	685b      	ldr	r3, [r3, #4]
 8003aba:	4618      	mov	r0, r3
 8003abc:	f7ff fa5f 	bl	8002f7e <LL_RCC_SetSysClkSource>

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8003ac0:	f7fe fc36 	bl	8002330 <HAL_GetTick>
 8003ac4:	60f8      	str	r0, [r7, #12]

    /* check system clock source switch status */
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003ac6:	e00a      	b.n	8003ade <HAL_RCC_ClockConfig+0x202>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003ac8:	f7fe fc32 	bl	8002330 <HAL_GetTick>
 8003acc:	4602      	mov	r2, r0
 8003ace:	68fb      	ldr	r3, [r7, #12]
 8003ad0:	1ad3      	subs	r3, r2, r3
 8003ad2:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003ad6:	4293      	cmp	r3, r2
 8003ad8:	d901      	bls.n	8003ade <HAL_RCC_ClockConfig+0x202>
      {
        return HAL_TIMEOUT;
 8003ada:	2303      	movs	r3, #3
 8003adc:	e036      	b.n	8003b4c <HAL_RCC_ClockConfig+0x270>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003ade:	f7ff fa62 	bl	8002fa6 <LL_RCC_GetSysClkSource>
 8003ae2:	4602      	mov	r2, r0
 8003ae4:	687b      	ldr	r3, [r7, #4]
 8003ae6:	685b      	ldr	r3, [r3, #4]
 8003ae8:	009b      	lsls	r3, r3, #2
 8003aea:	429a      	cmp	r2, r3
 8003aec:	d1ec      	bne.n	8003ac8 <HAL_RCC_ClockConfig+0x1ec>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8003aee:	4b19      	ldr	r3, [pc, #100]	@ (8003b54 <HAL_RCC_ClockConfig+0x278>)
 8003af0:	681b      	ldr	r3, [r3, #0]
 8003af2:	f003 0307 	and.w	r3, r3, #7
 8003af6:	683a      	ldr	r2, [r7, #0]
 8003af8:	429a      	cmp	r2, r3
 8003afa:	d21b      	bcs.n	8003b34 <HAL_RCC_ClockConfig+0x258>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003afc:	4b15      	ldr	r3, [pc, #84]	@ (8003b54 <HAL_RCC_ClockConfig+0x278>)
 8003afe:	681b      	ldr	r3, [r3, #0]
 8003b00:	f023 0207 	bic.w	r2, r3, #7
 8003b04:	4913      	ldr	r1, [pc, #76]	@ (8003b54 <HAL_RCC_ClockConfig+0x278>)
 8003b06:	683b      	ldr	r3, [r7, #0]
 8003b08:	4313      	orrs	r3, r2
 8003b0a:	600b      	str	r3, [r1, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8003b0c:	f7fe fc10 	bl	8002330 <HAL_GetTick>
 8003b10:	60f8      	str	r0, [r7, #12]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003b12:	e008      	b.n	8003b26 <HAL_RCC_ClockConfig+0x24a>
    {
      if ((HAL_GetTick() - tickstart) > LATENCY_TIMEOUT_VALUE)
 8003b14:	f7fe fc0c 	bl	8002330 <HAL_GetTick>
 8003b18:	4602      	mov	r2, r0
 8003b1a:	68fb      	ldr	r3, [r7, #12]
 8003b1c:	1ad3      	subs	r3, r2, r3
 8003b1e:	2b02      	cmp	r3, #2
 8003b20:	d901      	bls.n	8003b26 <HAL_RCC_ClockConfig+0x24a>
      {
        return HAL_TIMEOUT;
 8003b22:	2303      	movs	r3, #3
 8003b24:	e012      	b.n	8003b4c <HAL_RCC_ClockConfig+0x270>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003b26:	4b0b      	ldr	r3, [pc, #44]	@ (8003b54 <HAL_RCC_ClockConfig+0x278>)
 8003b28:	681b      	ldr	r3, [r3, #0]
 8003b2a:	f003 0307 	and.w	r3, r3, #7
 8003b2e:	683a      	ldr	r2, [r7, #0]
 8003b30:	429a      	cmp	r2, r3
 8003b32:	d1ef      	bne.n	8003b14 <HAL_RCC_ClockConfig+0x238>
  }

  /*---------------------------------------------------------------------------*/

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetHCLKFreq();
 8003b34:	f000 f87e 	bl	8003c34 <HAL_RCC_GetHCLKFreq>
 8003b38:	4603      	mov	r3, r0
 8003b3a:	4a07      	ldr	r2, [pc, #28]	@ (8003b58 <HAL_RCC_ClockConfig+0x27c>)
 8003b3c:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  return HAL_InitTick(HAL_GetTickPrio());
 8003b3e:	f7fe fc03 	bl	8002348 <HAL_GetTickPrio>
 8003b42:	4603      	mov	r3, r0
 8003b44:	4618      	mov	r0, r3
 8003b46:	f7fe fba5 	bl	8002294 <HAL_InitTick>
 8003b4a:	4603      	mov	r3, r0
}
 8003b4c:	4618      	mov	r0, r3
 8003b4e:	3710      	adds	r7, #16
 8003b50:	46bd      	mov	sp, r7
 8003b52:	bd80      	pop	{r7, pc}
 8003b54:	58004000 	.word	0x58004000
 8003b58:	2000002c 	.word	0x2000002c

08003b5c <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003b5c:	b590      	push	{r4, r7, lr}
 8003b5e:	b085      	sub	sp, #20
 8003b60:	af00      	add	r7, sp, #0
  uint32_t pllsource;
  uint32_t sysclockfreq;
  uint32_t pllinputfreq;
  const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8003b62:	f7ff fa20 	bl	8002fa6 <LL_RCC_GetSysClkSource>
 8003b66:	6078      	str	r0, [r7, #4]

  if (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_MSI)
 8003b68:	687b      	ldr	r3, [r7, #4]
 8003b6a:	2b00      	cmp	r3, #0
 8003b6c:	d10a      	bne.n	8003b84 <HAL_RCC_GetSysClockFreq+0x28>
  {
    /* Retrieve MSI frequency range in HZ*/
    /* MSI used as system clock source */
    sysclockfreq = __LL_RCC_CALC_MSI_FREQ(LL_RCC_MSI_GetRange());
 8003b6e:	f7ff f9dc 	bl	8002f2a <LL_RCC_MSI_GetRange>
 8003b72:	4603      	mov	r3, r0
 8003b74:	091b      	lsrs	r3, r3, #4
 8003b76:	f003 030f 	and.w	r3, r3, #15
 8003b7a:	4a2b      	ldr	r2, [pc, #172]	@ (8003c28 <HAL_RCC_GetSysClockFreq+0xcc>)
 8003b7c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003b80:	60fb      	str	r3, [r7, #12]
 8003b82:	e04b      	b.n	8003c1c <HAL_RCC_GetSysClockFreq+0xc0>
  }
  else if (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSI)
 8003b84:	687b      	ldr	r3, [r7, #4]
 8003b86:	2b04      	cmp	r3, #4
 8003b88:	d102      	bne.n	8003b90 <HAL_RCC_GetSysClockFreq+0x34>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8003b8a:	4b28      	ldr	r3, [pc, #160]	@ (8003c2c <HAL_RCC_GetSysClockFreq+0xd0>)
 8003b8c:	60fb      	str	r3, [r7, #12]
 8003b8e:	e045      	b.n	8003c1c <HAL_RCC_GetSysClockFreq+0xc0>
  }
  else if (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSE)
 8003b90:	687b      	ldr	r3, [r7, #4]
 8003b92:	2b08      	cmp	r3, #8
 8003b94:	d10a      	bne.n	8003bac <HAL_RCC_GetSysClockFreq+0x50>
  {
    /* HSE used as system clock source */
    if (LL_RCC_HSE_IsEnabledDiv2() == 1U)
 8003b96:	f7ff f829 	bl	8002bec <LL_RCC_HSE_IsEnabledDiv2>
 8003b9a:	4603      	mov	r3, r0
 8003b9c:	2b01      	cmp	r3, #1
 8003b9e:	d102      	bne.n	8003ba6 <HAL_RCC_GetSysClockFreq+0x4a>
    {
      sysclockfreq = HSE_VALUE / 2U;
 8003ba0:	4b22      	ldr	r3, [pc, #136]	@ (8003c2c <HAL_RCC_GetSysClockFreq+0xd0>)
 8003ba2:	60fb      	str	r3, [r7, #12]
 8003ba4:	e03a      	b.n	8003c1c <HAL_RCC_GetSysClockFreq+0xc0>
    }
    else
    {
      sysclockfreq = HSE_VALUE;
 8003ba6:	4b22      	ldr	r3, [pc, #136]	@ (8003c30 <HAL_RCC_GetSysClockFreq+0xd4>)
 8003ba8:	60fb      	str	r3, [r7, #12]
 8003baa:	e037      	b.n	8003c1c <HAL_RCC_GetSysClockFreq+0xc0>
    }
  }
  else
  {
    /* PLL used as system clock  source */
    pllsource = LL_RCC_PLL_GetMainSource();
 8003bac:	f7ff faf7 	bl	800319e <LL_RCC_PLL_GetMainSource>
 8003bb0:	6038      	str	r0, [r7, #0]
    switch (pllsource)
 8003bb2:	683b      	ldr	r3, [r7, #0]
 8003bb4:	2b02      	cmp	r3, #2
 8003bb6:	d003      	beq.n	8003bc0 <HAL_RCC_GetSysClockFreq+0x64>
 8003bb8:	683b      	ldr	r3, [r7, #0]
 8003bba:	2b03      	cmp	r3, #3
 8003bbc:	d003      	beq.n	8003bc6 <HAL_RCC_GetSysClockFreq+0x6a>
 8003bbe:	e00d      	b.n	8003bdc <HAL_RCC_GetSysClockFreq+0x80>
    {
      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
        pllinputfreq = HSI_VALUE;
 8003bc0:	4b1a      	ldr	r3, [pc, #104]	@ (8003c2c <HAL_RCC_GetSysClockFreq+0xd0>)
 8003bc2:	60bb      	str	r3, [r7, #8]
        break;
 8003bc4:	e015      	b.n	8003bf2 <HAL_RCC_GetSysClockFreq+0x96>
      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        if (LL_RCC_HSE_IsEnabledDiv2() == 1U)
 8003bc6:	f7ff f811 	bl	8002bec <LL_RCC_HSE_IsEnabledDiv2>
 8003bca:	4603      	mov	r3, r0
 8003bcc:	2b01      	cmp	r3, #1
 8003bce:	d102      	bne.n	8003bd6 <HAL_RCC_GetSysClockFreq+0x7a>
        {
          pllinputfreq = HSE_VALUE / 2U;
 8003bd0:	4b16      	ldr	r3, [pc, #88]	@ (8003c2c <HAL_RCC_GetSysClockFreq+0xd0>)
 8003bd2:	60bb      	str	r3, [r7, #8]
        }
        else
        {
          pllinputfreq = HSE_VALUE;
        }
        break;
 8003bd4:	e00d      	b.n	8003bf2 <HAL_RCC_GetSysClockFreq+0x96>
          pllinputfreq = HSE_VALUE;
 8003bd6:	4b16      	ldr	r3, [pc, #88]	@ (8003c30 <HAL_RCC_GetSysClockFreq+0xd4>)
 8003bd8:	60bb      	str	r3, [r7, #8]
        break;
 8003bda:	e00a      	b.n	8003bf2 <HAL_RCC_GetSysClockFreq+0x96>
      case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
      default:
        pllinputfreq = __LL_RCC_CALC_MSI_FREQ(LL_RCC_MSI_GetRange());
 8003bdc:	f7ff f9a5 	bl	8002f2a <LL_RCC_MSI_GetRange>
 8003be0:	4603      	mov	r3, r0
 8003be2:	091b      	lsrs	r3, r3, #4
 8003be4:	f003 030f 	and.w	r3, r3, #15
 8003be8:	4a0f      	ldr	r2, [pc, #60]	@ (8003c28 <HAL_RCC_GetSysClockFreq+0xcc>)
 8003bea:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003bee:	60bb      	str	r3, [r7, #8]
        break;
 8003bf0:	bf00      	nop
    }
    sysclockfreq = __LL_RCC_CALC_PLLCLK_FREQ(pllinputfreq, LL_RCC_PLL_GetDivider(), LL_RCC_PLL_GetN(),
 8003bf2:	f7ff faaf 	bl	8003154 <LL_RCC_PLL_GetN>
 8003bf6:	4602      	mov	r2, r0
 8003bf8:	68bb      	ldr	r3, [r7, #8]
 8003bfa:	fb03 f402 	mul.w	r4, r3, r2
 8003bfe:	f7ff fac2 	bl	8003186 <LL_RCC_PLL_GetDivider>
 8003c02:	4603      	mov	r3, r0
 8003c04:	091b      	lsrs	r3, r3, #4
 8003c06:	3301      	adds	r3, #1
 8003c08:	fbb4 f4f3 	udiv	r4, r4, r3
 8003c0c:	f7ff faaf 	bl	800316e <LL_RCC_PLL_GetR>
 8003c10:	4603      	mov	r3, r0
 8003c12:	0f5b      	lsrs	r3, r3, #29
 8003c14:	3301      	adds	r3, #1
 8003c16:	fbb4 f3f3 	udiv	r3, r4, r3
 8003c1a:	60fb      	str	r3, [r7, #12]
                                             LL_RCC_PLL_GetR());
  }

  return sysclockfreq;
 8003c1c:	68fb      	ldr	r3, [r7, #12]
}
 8003c1e:	4618      	mov	r0, r3
 8003c20:	3714      	adds	r7, #20
 8003c22:	46bd      	mov	sp, r7
 8003c24:	bd90      	pop	{r4, r7, pc}
 8003c26:	bf00      	nop
 8003c28:	0800a2b4 	.word	0x0800a2b4
 8003c2c:	00f42400 	.word	0x00f42400
 8003c30:	01e84800 	.word	0x01e84800

08003c34 <HAL_RCC_GetHCLKFreq>:
/**
  * @brief  Return the HCLK frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8003c34:	b598      	push	{r3, r4, r7, lr}
 8003c36:	af00      	add	r7, sp, #0
  /* Get SysClock and Compute HCLK1 frequency ---------------------------*/
  return ((uint32_t)(__LL_RCC_CALC_HCLK1_FREQ(HAL_RCC_GetSysClockFreq(), LL_RCC_GetAHBPrescaler())));
 8003c38:	f7ff ff90 	bl	8003b5c <HAL_RCC_GetSysClockFreq>
 8003c3c:	4604      	mov	r4, r0
 8003c3e:	f7ff fa27 	bl	8003090 <LL_RCC_GetAHBPrescaler>
 8003c42:	4603      	mov	r3, r0
 8003c44:	091b      	lsrs	r3, r3, #4
 8003c46:	f003 030f 	and.w	r3, r3, #15
 8003c4a:	4a03      	ldr	r2, [pc, #12]	@ (8003c58 <HAL_RCC_GetHCLKFreq+0x24>)
 8003c4c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003c50:	fbb4 f3f3 	udiv	r3, r4, r3
}
 8003c54:	4618      	mov	r0, r3
 8003c56:	bd98      	pop	{r3, r4, r7, pc}
 8003c58:	0800a254 	.word	0x0800a254

08003c5c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8003c5c:	b598      	push	{r3, r4, r7, lr}
 8003c5e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return ((uint32_t)(__LL_RCC_CALC_PCLK1_FREQ(HAL_RCC_GetHCLKFreq(), LL_RCC_GetAPB1Prescaler())));
 8003c60:	f7ff ffe8 	bl	8003c34 <HAL_RCC_GetHCLKFreq>
 8003c64:	4604      	mov	r4, r0
 8003c66:	f7ff fa2d 	bl	80030c4 <LL_RCC_GetAPB1Prescaler>
 8003c6a:	4603      	mov	r3, r0
 8003c6c:	0a1b      	lsrs	r3, r3, #8
 8003c6e:	f003 0307 	and.w	r3, r3, #7
 8003c72:	4a04      	ldr	r2, [pc, #16]	@ (8003c84 <HAL_RCC_GetPCLK1Freq+0x28>)
 8003c74:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003c78:	f003 031f 	and.w	r3, r3, #31
 8003c7c:	fa24 f303 	lsr.w	r3, r4, r3
}
 8003c80:	4618      	mov	r0, r3
 8003c82:	bd98      	pop	{r3, r4, r7, pc}
 8003c84:	0800a294 	.word	0x0800a294

08003c88 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8003c88:	b598      	push	{r3, r4, r7, lr}
 8003c8a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return ((uint32_t)(__LL_RCC_CALC_PCLK2_FREQ(HAL_RCC_GetHCLKFreq(), LL_RCC_GetAPB2Prescaler())));
 8003c8c:	f7ff ffd2 	bl	8003c34 <HAL_RCC_GetHCLKFreq>
 8003c90:	4604      	mov	r4, r0
 8003c92:	f7ff fa23 	bl	80030dc <LL_RCC_GetAPB2Prescaler>
 8003c96:	4603      	mov	r3, r0
 8003c98:	0adb      	lsrs	r3, r3, #11
 8003c9a:	f003 0307 	and.w	r3, r3, #7
 8003c9e:	4a04      	ldr	r2, [pc, #16]	@ (8003cb0 <HAL_RCC_GetPCLK2Freq+0x28>)
 8003ca0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003ca4:	f003 031f 	and.w	r3, r3, #31
 8003ca8:	fa24 f303 	lsr.w	r3, r4, r3
}
 8003cac:	4618      	mov	r0, r3
 8003cae:	bd98      	pop	{r3, r4, r7, pc}
 8003cb0:	0800a294 	.word	0x0800a294

08003cb4 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  MSI_Range  MSI range value from @ref RCC_MSIRANGE_0 to @ref RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t MSI_Range)
{
 8003cb4:	b580      	push	{r7, lr}
 8003cb6:	b084      	sub	sp, #16
 8003cb8:	af00      	add	r7, sp, #0
 8003cba:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_RCC_MSI_CLOCK_RANGE(MSI_Range));

  /* MSI frequency range in Hz */
  if (MSI_Range > RCC_MSIRANGE_11)
 8003cbc:	687b      	ldr	r3, [r7, #4]
 8003cbe:	2bb0      	cmp	r3, #176	@ 0xb0
 8003cc0:	d903      	bls.n	8003cca <RCC_SetFlashLatencyFromMSIRange+0x16>
  {
    msifreq = __LL_RCC_CALC_MSI_FREQ(RCC_MSIRANGE_11);
 8003cc2:	4b14      	ldr	r3, [pc, #80]	@ (8003d14 <RCC_SetFlashLatencyFromMSIRange+0x60>)
 8003cc4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003cc6:	60fb      	str	r3, [r7, #12]
 8003cc8:	e007      	b.n	8003cda <RCC_SetFlashLatencyFromMSIRange+0x26>
  }
  else
  {
    msifreq = __LL_RCC_CALC_MSI_FREQ(MSI_Range);
 8003cca:	687b      	ldr	r3, [r7, #4]
 8003ccc:	091b      	lsrs	r3, r3, #4
 8003cce:	f003 030f 	and.w	r3, r3, #15
 8003cd2:	4a10      	ldr	r2, [pc, #64]	@ (8003d14 <RCC_SetFlashLatencyFromMSIRange+0x60>)
 8003cd4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003cd8:	60fb      	str	r3, [r7, #12]
  }

  flash_clksrcfreq = __LL_RCC_CALC_HCLK4_FREQ(msifreq, LL_RCC_GetAHB4Prescaler());
 8003cda:	f7ff f9e5 	bl	80030a8 <LL_RCC_GetAHB4Prescaler>
 8003cde:	4603      	mov	r3, r0
 8003ce0:	091b      	lsrs	r3, r3, #4
 8003ce2:	f003 030f 	and.w	r3, r3, #15
 8003ce6:	4a0c      	ldr	r2, [pc, #48]	@ (8003d18 <RCC_SetFlashLatencyFromMSIRange+0x64>)
 8003ce8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003cec:	68fa      	ldr	r2, [r7, #12]
 8003cee:	fbb2 f3f3 	udiv	r3, r2, r3
 8003cf2:	60bb      	str	r3, [r7, #8]

#if defined(PWR_CR1_VOS)
  return RCC_SetFlashLatency((flash_clksrcfreq / MEGA_HZ), HAL_PWREx_GetVoltageRange());
#else
  return RCC_SetFlashLatency((flash_clksrcfreq / MEGA_HZ), PWR_REGULATOR_VOLTAGE_SCALE1);
 8003cf4:	68bb      	ldr	r3, [r7, #8]
 8003cf6:	4a09      	ldr	r2, [pc, #36]	@ (8003d1c <RCC_SetFlashLatencyFromMSIRange+0x68>)
 8003cf8:	fba2 2303 	umull	r2, r3, r2, r3
 8003cfc:	0c9b      	lsrs	r3, r3, #18
 8003cfe:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8003d02:	4618      	mov	r0, r3
 8003d04:	f000 f80c 	bl	8003d20 <RCC_SetFlashLatency>
 8003d08:	4603      	mov	r3, r0
#endif /* PWR_CR1_VOS */
}
 8003d0a:	4618      	mov	r0, r3
 8003d0c:	3710      	adds	r7, #16
 8003d0e:	46bd      	mov	sp, r7
 8003d10:	bd80      	pop	{r7, pc}
 8003d12:	bf00      	nop
 8003d14:	0800a2b4 	.word	0x0800a2b4
 8003d18:	0800a254 	.word	0x0800a254
 8003d1c:	431bde83 	.word	0x431bde83

08003d20 <RCC_SetFlashLatency>:
  * @param  Flash_ClkSrcFreq  Flash Clock Source (in MHz)
  * @param  VCORE_Voltage     Current Vcore voltage (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2)
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatency(uint32_t Flash_ClkSrcFreq, uint32_t VCORE_Voltage)
{
 8003d20:	b590      	push	{r4, r7, lr}
 8003d22:	b08f      	sub	sp, #60	@ 0x3c
 8003d24:	af00      	add	r7, sp, #0
 8003d26:	6078      	str	r0, [r7, #4]
 8003d28:	6039      	str	r1, [r7, #0]
  /* Flash Clock source (HCLK4) range in MHz with a VCORE is range1 */
  const uint32_t FLASH_CLK_SRC_RANGE_VOS1[] = {18UL, 36UL, 54UL, 64UL};
 8003d2a:	4b24      	ldr	r3, [pc, #144]	@ (8003dbc <RCC_SetFlashLatency+0x9c>)
 8003d2c:	f107 041c 	add.w	r4, r7, #28
 8003d30:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8003d32:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
#if defined(PWR_CR1_VOS)
  /* Flash Clock source (HCLK4) range in MHz with a VCORE is range2 */
  const uint32_t FLASH_CLK_SRC_RANGE_VOS2[] = {6UL, 12UL, 16UL};
#endif /* PWR_CR1_VOS */
  /* Flash Latency range */
  const uint32_t FLASH_LATENCY_RANGE[] = {FLASH_LATENCY_0, FLASH_LATENCY_1, FLASH_LATENCY_2, FLASH_LATENCY_3};
 8003d36:	4b22      	ldr	r3, [pc, #136]	@ (8003dc0 <RCC_SetFlashLatency+0xa0>)
 8003d38:	f107 040c 	add.w	r4, r7, #12
 8003d3c:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8003d3e:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
  uint32_t latency   = FLASH_LATENCY_0;  /* default value 0WS */
 8003d42:	2300      	movs	r3, #0
 8003d44:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
      }
    }
  }
#else
  for (uint32_t index = 0; index < __COUNTOF(FLASH_CLK_SRC_RANGE_VOS1); index++)
 8003d46:	2300      	movs	r3, #0
 8003d48:	633b      	str	r3, [r7, #48]	@ 0x30
 8003d4a:	e013      	b.n	8003d74 <RCC_SetFlashLatency+0x54>
  {
    if (Flash_ClkSrcFreq <= FLASH_CLK_SRC_RANGE_VOS1[index])
 8003d4c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003d4e:	009b      	lsls	r3, r3, #2
 8003d50:	3338      	adds	r3, #56	@ 0x38
 8003d52:	443b      	add	r3, r7
 8003d54:	f853 3c1c 	ldr.w	r3, [r3, #-28]
 8003d58:	687a      	ldr	r2, [r7, #4]
 8003d5a:	429a      	cmp	r2, r3
 8003d5c:	d807      	bhi.n	8003d6e <RCC_SetFlashLatency+0x4e>
    {
      latency = FLASH_LATENCY_RANGE[index];
 8003d5e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003d60:	009b      	lsls	r3, r3, #2
 8003d62:	3338      	adds	r3, #56	@ 0x38
 8003d64:	443b      	add	r3, r7
 8003d66:	f853 3c2c 	ldr.w	r3, [r3, #-44]
 8003d6a:	637b      	str	r3, [r7, #52]	@ 0x34
      break;
 8003d6c:	e005      	b.n	8003d7a <RCC_SetFlashLatency+0x5a>
  for (uint32_t index = 0; index < __COUNTOF(FLASH_CLK_SRC_RANGE_VOS1); index++)
 8003d6e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003d70:	3301      	adds	r3, #1
 8003d72:	633b      	str	r3, [r7, #48]	@ 0x30
 8003d74:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003d76:	2b03      	cmp	r3, #3
 8003d78:	d9e8      	bls.n	8003d4c <RCC_SetFlashLatency+0x2c>
    }
  }
#endif /* PWR_CR1_VOS */

  __HAL_FLASH_SET_LATENCY(latency);
 8003d7a:	4b12      	ldr	r3, [pc, #72]	@ (8003dc4 <RCC_SetFlashLatency+0xa4>)
 8003d7c:	681b      	ldr	r3, [r3, #0]
 8003d7e:	f023 0207 	bic.w	r2, r3, #7
 8003d82:	4910      	ldr	r1, [pc, #64]	@ (8003dc4 <RCC_SetFlashLatency+0xa4>)
 8003d84:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003d86:	4313      	orrs	r3, r2
 8003d88:	600b      	str	r3, [r1, #0]

  /* Get Start Tick*/
  tickstart = HAL_GetTick();
 8003d8a:	f7fe fad1 	bl	8002330 <HAL_GetTick>
 8003d8e:	62f8      	str	r0, [r7, #44]	@ 0x2c

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  while (__HAL_FLASH_GET_LATENCY() != latency)
 8003d90:	e008      	b.n	8003da4 <RCC_SetFlashLatency+0x84>
  {
    if ((HAL_GetTick() - tickstart) > LATENCY_TIMEOUT_VALUE)
 8003d92:	f7fe facd 	bl	8002330 <HAL_GetTick>
 8003d96:	4602      	mov	r2, r0
 8003d98:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003d9a:	1ad3      	subs	r3, r2, r3
 8003d9c:	2b02      	cmp	r3, #2
 8003d9e:	d901      	bls.n	8003da4 <RCC_SetFlashLatency+0x84>
    {
      return HAL_TIMEOUT;
 8003da0:	2303      	movs	r3, #3
 8003da2:	e007      	b.n	8003db4 <RCC_SetFlashLatency+0x94>
  while (__HAL_FLASH_GET_LATENCY() != latency)
 8003da4:	4b07      	ldr	r3, [pc, #28]	@ (8003dc4 <RCC_SetFlashLatency+0xa4>)
 8003da6:	681b      	ldr	r3, [r3, #0]
 8003da8:	f003 0307 	and.w	r3, r3, #7
 8003dac:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8003dae:	429a      	cmp	r2, r3
 8003db0:	d1ef      	bne.n	8003d92 <RCC_SetFlashLatency+0x72>
    }
  }
  return HAL_OK;
 8003db2:	2300      	movs	r3, #0
}
 8003db4:	4618      	mov	r0, r3
 8003db6:	373c      	adds	r7, #60	@ 0x3c
 8003db8:	46bd      	mov	sp, r7
 8003dba:	bd90      	pop	{r4, r7, pc}
 8003dbc:	0800a090 	.word	0x0800a090
 8003dc0:	0800a0a0 	.word	0x0800a0a0
 8003dc4:	58004000 	.word	0x58004000

08003dc8 <LL_RCC_LSE_IsEnabled>:
{
 8003dc8:	b480      	push	{r7}
 8003dca:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->BDCR, RCC_BDCR_LSEON) == (RCC_BDCR_LSEON)) ? 1UL : 0UL);
 8003dcc:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8003dd0:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003dd4:	f003 0301 	and.w	r3, r3, #1
 8003dd8:	2b01      	cmp	r3, #1
 8003dda:	d101      	bne.n	8003de0 <LL_RCC_LSE_IsEnabled+0x18>
 8003ddc:	2301      	movs	r3, #1
 8003dde:	e000      	b.n	8003de2 <LL_RCC_LSE_IsEnabled+0x1a>
 8003de0:	2300      	movs	r3, #0
}
 8003de2:	4618      	mov	r0, r3
 8003de4:	46bd      	mov	sp, r7
 8003de6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003dea:	4770      	bx	lr

08003dec <LL_RCC_LSE_IsReady>:
{
 8003dec:	b480      	push	{r7}
 8003dee:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == (RCC_BDCR_LSERDY)) ? 1UL : 0UL);
 8003df0:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8003df4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003df8:	f003 0302 	and.w	r3, r3, #2
 8003dfc:	2b02      	cmp	r3, #2
 8003dfe:	d101      	bne.n	8003e04 <LL_RCC_LSE_IsReady+0x18>
 8003e00:	2301      	movs	r3, #1
 8003e02:	e000      	b.n	8003e06 <LL_RCC_LSE_IsReady+0x1a>
 8003e04:	2300      	movs	r3, #0
}
 8003e06:	4618      	mov	r0, r3
 8003e08:	46bd      	mov	sp, r7
 8003e0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e0e:	4770      	bx	lr

08003e10 <LL_RCC_MSI_EnablePLLMode>:
{
 8003e10:	b480      	push	{r7}
 8003e12:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_MSIPLLEN);
 8003e14:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8003e18:	681b      	ldr	r3, [r3, #0]
 8003e1a:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8003e1e:	f043 0304 	orr.w	r3, r3, #4
 8003e22:	6013      	str	r3, [r2, #0]
}
 8003e24:	bf00      	nop
 8003e26:	46bd      	mov	sp, r7
 8003e28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e2c:	4770      	bx	lr

08003e2e <LL_RCC_SetRFWKPClockSource>:
{
 8003e2e:	b480      	push	{r7}
 8003e30:	b083      	sub	sp, #12
 8003e32:	af00      	add	r7, sp, #0
 8003e34:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CSR, RCC_CSR_RFWKPSEL, Source);
 8003e36:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8003e3a:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8003e3e:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 8003e42:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8003e46:	687b      	ldr	r3, [r7, #4]
 8003e48:	4313      	orrs	r3, r2
 8003e4a:	f8c1 3094 	str.w	r3, [r1, #148]	@ 0x94
}
 8003e4e:	bf00      	nop
 8003e50:	370c      	adds	r7, #12
 8003e52:	46bd      	mov	sp, r7
 8003e54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e58:	4770      	bx	lr

08003e5a <LL_RCC_SetSMPSClockSource>:
{
 8003e5a:	b480      	push	{r7}
 8003e5c:	b083      	sub	sp, #12
 8003e5e:	af00      	add	r7, sp, #0
 8003e60:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->SMPSCR, RCC_SMPSCR_SMPSSEL, SMPSSource);
 8003e62:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8003e66:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003e68:	f023 0203 	bic.w	r2, r3, #3
 8003e6c:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8003e70:	687b      	ldr	r3, [r7, #4]
 8003e72:	4313      	orrs	r3, r2
 8003e74:	624b      	str	r3, [r1, #36]	@ 0x24
}
 8003e76:	bf00      	nop
 8003e78:	370c      	adds	r7, #12
 8003e7a:	46bd      	mov	sp, r7
 8003e7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e80:	4770      	bx	lr

08003e82 <LL_RCC_SetSMPSPrescaler>:
{
 8003e82:	b480      	push	{r7}
 8003e84:	b083      	sub	sp, #12
 8003e86:	af00      	add	r7, sp, #0
 8003e88:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->SMPSCR, RCC_SMPSCR_SMPSDIV, Prescaler);
 8003e8a:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8003e8e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003e90:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 8003e94:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8003e98:	687b      	ldr	r3, [r7, #4]
 8003e9a:	4313      	orrs	r3, r2
 8003e9c:	624b      	str	r3, [r1, #36]	@ 0x24
}
 8003e9e:	bf00      	nop
 8003ea0:	370c      	adds	r7, #12
 8003ea2:	46bd      	mov	sp, r7
 8003ea4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ea8:	4770      	bx	lr

08003eaa <LL_RCC_SetUSARTClockSource>:
{
 8003eaa:	b480      	push	{r7}
 8003eac:	b083      	sub	sp, #12
 8003eae:	af00      	add	r7, sp, #0
 8003eb0:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, RCC_CCIPR_USART1SEL, USARTxSource);
 8003eb2:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8003eb6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003eba:	f023 0203 	bic.w	r2, r3, #3
 8003ebe:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8003ec2:	687b      	ldr	r3, [r7, #4]
 8003ec4:	4313      	orrs	r3, r2
 8003ec6:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
}
 8003eca:	bf00      	nop
 8003ecc:	370c      	adds	r7, #12
 8003ece:	46bd      	mov	sp, r7
 8003ed0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ed4:	4770      	bx	lr

08003ed6 <LL_RCC_SetLPUARTClockSource>:
{
 8003ed6:	b480      	push	{r7}
 8003ed8:	b083      	sub	sp, #12
 8003eda:	af00      	add	r7, sp, #0
 8003edc:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, RCC_CCIPR_LPUART1SEL, LPUARTxSource);
 8003ede:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8003ee2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003ee6:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 8003eea:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8003eee:	687b      	ldr	r3, [r7, #4]
 8003ef0:	4313      	orrs	r3, r2
 8003ef2:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
}
 8003ef6:	bf00      	nop
 8003ef8:	370c      	adds	r7, #12
 8003efa:	46bd      	mov	sp, r7
 8003efc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f00:	4770      	bx	lr

08003f02 <LL_RCC_SetI2CClockSource>:
{
 8003f02:	b480      	push	{r7}
 8003f04:	b083      	sub	sp, #12
 8003f06:	af00      	add	r7, sp, #0
 8003f08:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, ((I2CxSource >> 4) & 0x000FF000U), ((I2CxSource << 4) & 0x000FF000U));
 8003f0a:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8003f0e:	f8d3 2088 	ldr.w	r2, [r3, #136]	@ 0x88
 8003f12:	687b      	ldr	r3, [r7, #4]
 8003f14:	091b      	lsrs	r3, r3, #4
 8003f16:	f403 237f 	and.w	r3, r3, #1044480	@ 0xff000
 8003f1a:	43db      	mvns	r3, r3
 8003f1c:	401a      	ands	r2, r3
 8003f1e:	687b      	ldr	r3, [r7, #4]
 8003f20:	011b      	lsls	r3, r3, #4
 8003f22:	f403 237f 	and.w	r3, r3, #1044480	@ 0xff000
 8003f26:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8003f2a:	4313      	orrs	r3, r2
 8003f2c:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
}
 8003f30:	bf00      	nop
 8003f32:	370c      	adds	r7, #12
 8003f34:	46bd      	mov	sp, r7
 8003f36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f3a:	4770      	bx	lr

08003f3c <LL_RCC_SetLPTIMClockSource>:
{
 8003f3c:	b480      	push	{r7}
 8003f3e:	b083      	sub	sp, #12
 8003f40:	af00      	add	r7, sp, #0
 8003f42:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, (LPTIMxSource & 0xFFFF0000U), (LPTIMxSource << 16));
 8003f44:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8003f48:	f8d3 2088 	ldr.w	r2, [r3, #136]	@ 0x88
 8003f4c:	687b      	ldr	r3, [r7, #4]
 8003f4e:	0c1b      	lsrs	r3, r3, #16
 8003f50:	041b      	lsls	r3, r3, #16
 8003f52:	43db      	mvns	r3, r3
 8003f54:	401a      	ands	r2, r3
 8003f56:	687b      	ldr	r3, [r7, #4]
 8003f58:	041b      	lsls	r3, r3, #16
 8003f5a:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8003f5e:	4313      	orrs	r3, r2
 8003f60:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
}
 8003f64:	bf00      	nop
 8003f66:	370c      	adds	r7, #12
 8003f68:	46bd      	mov	sp, r7
 8003f6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f6e:	4770      	bx	lr

08003f70 <LL_RCC_SetRNGClockSource>:
{
 8003f70:	b480      	push	{r7}
 8003f72:	b083      	sub	sp, #12
 8003f74:	af00      	add	r7, sp, #0
 8003f76:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, RCC_CCIPR_RNGSEL, RNGxSource);
 8003f78:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8003f7c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003f80:	f023 4240 	bic.w	r2, r3, #3221225472	@ 0xc0000000
 8003f84:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8003f88:	687b      	ldr	r3, [r7, #4]
 8003f8a:	4313      	orrs	r3, r2
 8003f8c:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
}
 8003f90:	bf00      	nop
 8003f92:	370c      	adds	r7, #12
 8003f94:	46bd      	mov	sp, r7
 8003f96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f9a:	4770      	bx	lr

08003f9c <LL_RCC_SetCLK48ClockSource>:
{
 8003f9c:	b480      	push	{r7}
 8003f9e:	b083      	sub	sp, #12
 8003fa0:	af00      	add	r7, sp, #0
 8003fa2:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, RCC_CCIPR_CLK48SEL, CLK48xSource);
 8003fa4:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8003fa8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003fac:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8003fb0:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8003fb4:	687b      	ldr	r3, [r7, #4]
 8003fb6:	4313      	orrs	r3, r2
 8003fb8:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
}
 8003fbc:	bf00      	nop
 8003fbe:	370c      	adds	r7, #12
 8003fc0:	46bd      	mov	sp, r7
 8003fc2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003fc6:	4770      	bx	lr

08003fc8 <LL_RCC_SetADCClockSource>:
{
 8003fc8:	b480      	push	{r7}
 8003fca:	b083      	sub	sp, #12
 8003fcc:	af00      	add	r7, sp, #0
 8003fce:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, RCC_CCIPR_ADCSEL, ADCxSource);
 8003fd0:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8003fd4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003fd8:	f023 5240 	bic.w	r2, r3, #805306368	@ 0x30000000
 8003fdc:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8003fe0:	687b      	ldr	r3, [r7, #4]
 8003fe2:	4313      	orrs	r3, r2
 8003fe4:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
}
 8003fe8:	bf00      	nop
 8003fea:	370c      	adds	r7, #12
 8003fec:	46bd      	mov	sp, r7
 8003fee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ff2:	4770      	bx	lr

08003ff4 <LL_RCC_SetRTCClockSource>:
{
 8003ff4:	b480      	push	{r7}
 8003ff6:	b083      	sub	sp, #12
 8003ff8:	af00      	add	r7, sp, #0
 8003ffa:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->BDCR, RCC_BDCR_RTCSEL, Source);
 8003ffc:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8004000:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004004:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8004008:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 800400c:	687b      	ldr	r3, [r7, #4]
 800400e:	4313      	orrs	r3, r2
 8004010:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
}
 8004014:	bf00      	nop
 8004016:	370c      	adds	r7, #12
 8004018:	46bd      	mov	sp, r7
 800401a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800401e:	4770      	bx	lr

08004020 <LL_RCC_GetRTCClockSource>:
{
 8004020:	b480      	push	{r7}
 8004022:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL));
 8004024:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8004028:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800402c:	f403 7340 	and.w	r3, r3, #768	@ 0x300
}
 8004030:	4618      	mov	r0, r3
 8004032:	46bd      	mov	sp, r7
 8004034:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004038:	4770      	bx	lr

0800403a <LL_RCC_ForceBackupDomainReset>:
{
 800403a:	b480      	push	{r7}
 800403c:	af00      	add	r7, sp, #0
  SET_BIT(RCC->BDCR, RCC_BDCR_BDRST);
 800403e:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8004042:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004046:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 800404a:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800404e:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
}
 8004052:	bf00      	nop
 8004054:	46bd      	mov	sp, r7
 8004056:	f85d 7b04 	ldr.w	r7, [sp], #4
 800405a:	4770      	bx	lr

0800405c <LL_RCC_ReleaseBackupDomainReset>:
{
 800405c:	b480      	push	{r7}
 800405e:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->BDCR, RCC_BDCR_BDRST);
 8004060:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8004064:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004068:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 800406c:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8004070:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
}
 8004074:	bf00      	nop
 8004076:	46bd      	mov	sp, r7
 8004078:	f85d 7b04 	ldr.w	r7, [sp], #4
 800407c:	4770      	bx	lr

0800407e <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 800407e:	b580      	push	{r7, lr}
 8004080:	b088      	sub	sp, #32
 8004082:	af00      	add	r7, sp, #0
 8004084:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef ret     = HAL_OK;      /* Intermediate status */
 8004086:	2300      	movs	r3, #0
 8004088:	77fb      	strb	r3, [r7, #31]
  HAL_StatusTypeDef status  = HAL_OK;   /* Final status */
 800408a:	2300      	movs	r3, #0
 800408c:	77bb      	strb	r3, [r7, #30]
    }
  }
#endif /* SAI1 */

  /*-------------------------- RTC clock source configuration ----------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 800408e:	687b      	ldr	r3, [r7, #4]
 8004090:	681b      	ldr	r3, [r3, #0]
 8004092:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8004096:	2b00      	cmp	r3, #0
 8004098:	d046      	beq.n	8004128 <HAL_RCCEx_PeriphCLKConfig+0xaa>
  {
    uint32_t rtcclocksource = LL_RCC_GetRTCClockSource();
 800409a:	f7ff ffc1 	bl	8004020 <LL_RCC_GetRTCClockSource>
 800409e:	61b8      	str	r0, [r7, #24]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Configure the clock source only if a different source is expected */
    if (rtcclocksource != PeriphClkInit->RTCClockSelection)
 80040a0:	687b      	ldr	r3, [r7, #4]
 80040a2:	6a1b      	ldr	r3, [r3, #32]
 80040a4:	69ba      	ldr	r2, [r7, #24]
 80040a6:	429a      	cmp	r2, r3
 80040a8:	d03c      	beq.n	8004124 <HAL_RCCEx_PeriphCLKConfig+0xa6>
    {
      /* Enable write access to Backup domain */
      HAL_PWR_EnableBkUpAccess();
 80040aa:	f7fe fd79 	bl	8002ba0 <HAL_PWR_EnableBkUpAccess>

      /* If a clock source is not yet selected */
      if (rtcclocksource == RCC_RTCCLKSOURCE_NONE)
 80040ae:	69bb      	ldr	r3, [r7, #24]
 80040b0:	2b00      	cmp	r3, #0
 80040b2:	d105      	bne.n	80040c0 <HAL_RCCEx_PeriphCLKConfig+0x42>
      {
        /* Directly set the configuration of the clock source selection */
        LL_RCC_SetRTCClockSource(PeriphClkInit->RTCClockSelection);
 80040b4:	687b      	ldr	r3, [r7, #4]
 80040b6:	6a1b      	ldr	r3, [r3, #32]
 80040b8:	4618      	mov	r0, r3
 80040ba:	f7ff ff9b 	bl	8003ff4 <LL_RCC_SetRTCClockSource>
 80040be:	e02e      	b.n	800411e <HAL_RCCEx_PeriphCLKConfig+0xa0>
      }
      else /* A clock source is already selected */
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        uint32_t bdcr = LL_RCC_ReadReg(BDCR);
 80040c0:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80040c4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80040c8:	617b      	str	r3, [r7, #20]

        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        LL_RCC_ForceBackupDomainReset();
 80040ca:	f7ff ffb6 	bl	800403a <LL_RCC_ForceBackupDomainReset>
        LL_RCC_ReleaseBackupDomainReset();
 80040ce:	f7ff ffc5 	bl	800405c <LL_RCC_ReleaseBackupDomainReset>

        /* Set the value of the clock source selection */
        MODIFY_REG(bdcr, RCC_BDCR_RTCSEL, PeriphClkInit->RTCClockSelection);
 80040d2:	697b      	ldr	r3, [r7, #20]
 80040d4:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 80040d8:	687b      	ldr	r3, [r7, #4]
 80040da:	6a1b      	ldr	r3, [r3, #32]
 80040dc:	4313      	orrs	r3, r2
 80040de:	617b      	str	r3, [r7, #20]

        /* Restore the content of BDCR register */
        LL_RCC_WriteReg(BDCR, bdcr);
 80040e0:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 80040e4:	697b      	ldr	r3, [r7, #20]
 80040e6:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90

        /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
        if (LL_RCC_LSE_IsEnabled() == 1U)
 80040ea:	f7ff fe6d 	bl	8003dc8 <LL_RCC_LSE_IsEnabled>
 80040ee:	4603      	mov	r3, r0
 80040f0:	2b01      	cmp	r3, #1
 80040f2:	d114      	bne.n	800411e <HAL_RCCEx_PeriphCLKConfig+0xa0>
        {
          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 80040f4:	f7fe f91c 	bl	8002330 <HAL_GetTick>
 80040f8:	6138      	str	r0, [r7, #16]

          /* Wait till LSE is ready */
          while (LL_RCC_LSE_IsReady() != 1U)
 80040fa:	e00b      	b.n	8004114 <HAL_RCCEx_PeriphCLKConfig+0x96>
          {
            if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80040fc:	f7fe f918 	bl	8002330 <HAL_GetTick>
 8004100:	4602      	mov	r2, r0
 8004102:	693b      	ldr	r3, [r7, #16]
 8004104:	1ad3      	subs	r3, r2, r3
 8004106:	f241 3288 	movw	r2, #5000	@ 0x1388
 800410a:	4293      	cmp	r3, r2
 800410c:	d902      	bls.n	8004114 <HAL_RCCEx_PeriphCLKConfig+0x96>
            {
              ret = HAL_TIMEOUT;
 800410e:	2303      	movs	r3, #3
 8004110:	77fb      	strb	r3, [r7, #31]
              break;
 8004112:	e004      	b.n	800411e <HAL_RCCEx_PeriphCLKConfig+0xa0>
          while (LL_RCC_LSE_IsReady() != 1U)
 8004114:	f7ff fe6a 	bl	8003dec <LL_RCC_LSE_IsReady>
 8004118:	4603      	mov	r3, r0
 800411a:	2b01      	cmp	r3, #1
 800411c:	d1ee      	bne.n	80040fc <HAL_RCCEx_PeriphCLKConfig+0x7e>
          }
        }
      }

      /* set overall return value */
      status = ret;
 800411e:	7ffb      	ldrb	r3, [r7, #31]
 8004120:	77bb      	strb	r3, [r7, #30]
 8004122:	e001      	b.n	8004128 <HAL_RCCEx_PeriphCLKConfig+0xaa>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004124:	7ffb      	ldrb	r3, [r7, #31]
 8004126:	77bb      	strb	r3, [r7, #30]
    }

  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8004128:	687b      	ldr	r3, [r7, #4]
 800412a:	681b      	ldr	r3, [r3, #0]
 800412c:	f003 0301 	and.w	r3, r3, #1
 8004130:	2b00      	cmp	r3, #0
 8004132:	d004      	beq.n	800413e <HAL_RCCEx_PeriphCLKConfig+0xc0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8004134:	687b      	ldr	r3, [r7, #4]
 8004136:	685b      	ldr	r3, [r3, #4]
 8004138:	4618      	mov	r0, r3
 800413a:	f7ff feb6 	bl	8003eaa <LL_RCC_SetUSARTClockSource>
  }

#if defined(LPUART1)
  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 800413e:	687b      	ldr	r3, [r7, #4]
 8004140:	681b      	ldr	r3, [r3, #0]
 8004142:	f003 0302 	and.w	r3, r3, #2
 8004146:	2b00      	cmp	r3, #0
 8004148:	d004      	beq.n	8004154 <HAL_RCCEx_PeriphCLKConfig+0xd6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUAR1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 800414a:	687b      	ldr	r3, [r7, #4]
 800414c:	689b      	ldr	r3, [r3, #8]
 800414e:	4618      	mov	r0, r3
 8004150:	f7ff fec1 	bl	8003ed6 <LL_RCC_SetLPUARTClockSource>
  }
#endif /* LPUART1 */

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 8004154:	687b      	ldr	r3, [r7, #4]
 8004156:	681b      	ldr	r3, [r3, #0]
 8004158:	f003 0310 	and.w	r3, r3, #16
 800415c:	2b00      	cmp	r3, #0
 800415e:	d004      	beq.n	800416a <HAL_RCCEx_PeriphCLKConfig+0xec>
  {
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8004160:	687b      	ldr	r3, [r7, #4]
 8004162:	691b      	ldr	r3, [r3, #16]
 8004164:	4618      	mov	r0, r3
 8004166:	f7ff fee9 	bl	8003f3c <LL_RCC_SetLPTIMClockSource>
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 800416a:	687b      	ldr	r3, [r7, #4]
 800416c:	681b      	ldr	r3, [r3, #0]
 800416e:	f003 0320 	and.w	r3, r3, #32
 8004172:	2b00      	cmp	r3, #0
 8004174:	d004      	beq.n	8004180 <HAL_RCCEx_PeriphCLKConfig+0x102>
  {
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8004176:	687b      	ldr	r3, [r7, #4]
 8004178:	695b      	ldr	r3, [r3, #20]
 800417a:	4618      	mov	r0, r3
 800417c:	f7ff fede 	bl	8003f3c <LL_RCC_SetLPTIMClockSource>
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8004180:	687b      	ldr	r3, [r7, #4]
 8004182:	681b      	ldr	r3, [r3, #0]
 8004184:	f003 0304 	and.w	r3, r3, #4
 8004188:	2b00      	cmp	r3, #0
 800418a:	d004      	beq.n	8004196 <HAL_RCCEx_PeriphCLKConfig+0x118>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 800418c:	687b      	ldr	r3, [r7, #4]
 800418e:	68db      	ldr	r3, [r3, #12]
 8004190:	4618      	mov	r0, r3
 8004192:	f7ff feb6 	bl	8003f02 <LL_RCC_SetI2CClockSource>
#endif /* SAI1 */
  }
#endif /* USB */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 8004196:	687b      	ldr	r3, [r7, #4]
 8004198:	681b      	ldr	r3, [r3, #0]
 800419a:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800419e:	2b00      	cmp	r3, #0
 80041a0:	d02b      	beq.n	80041fa <HAL_RCCEx_PeriphCLKConfig+0x17c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));

    /* Configure the RNG clock source */
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 80041a2:	687b      	ldr	r3, [r7, #4]
 80041a4:	699b      	ldr	r3, [r3, #24]
 80041a6:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80041aa:	d008      	beq.n	80041be <HAL_RCCEx_PeriphCLKConfig+0x140>
 80041ac:	687b      	ldr	r3, [r7, #4]
 80041ae:	699b      	ldr	r3, [r3, #24]
 80041b0:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 80041b4:	d003      	beq.n	80041be <HAL_RCCEx_PeriphCLKConfig+0x140>
 80041b6:	687b      	ldr	r3, [r7, #4]
 80041b8:	699b      	ldr	r3, [r3, #24]
 80041ba:	2b00      	cmp	r3, #0
 80041bc:	d105      	bne.n	80041ca <HAL_RCCEx_PeriphCLKConfig+0x14c>
 80041be:	687b      	ldr	r3, [r7, #4]
 80041c0:	699b      	ldr	r3, [r3, #24]
 80041c2:	4618      	mov	r0, r3
 80041c4:	f7ff fed4 	bl	8003f70 <LL_RCC_SetRNGClockSource>
 80041c8:	e00a      	b.n	80041e0 <HAL_RCCEx_PeriphCLKConfig+0x162>
 80041ca:	687b      	ldr	r3, [r7, #4]
 80041cc:	699b      	ldr	r3, [r3, #24]
 80041ce:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80041d2:	60fb      	str	r3, [r7, #12]
 80041d4:	2000      	movs	r0, #0
 80041d6:	f7ff fecb 	bl	8003f70 <LL_RCC_SetRNGClockSource>
 80041da:	68f8      	ldr	r0, [r7, #12]
 80041dc:	f7ff fede 	bl	8003f9c <LL_RCC_SetCLK48ClockSource>

    if (PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 80041e0:	687b      	ldr	r3, [r7, #4]
 80041e2:	699b      	ldr	r3, [r3, #24]
 80041e4:	f1b3 5fc0 	cmp.w	r3, #402653184	@ 0x18000000
 80041e8:	d107      	bne.n	80041fa <HAL_RCCEx_PeriphCLKConfig+0x17c>
    {
      /* Enable PLLQ output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_RNGCLK);
 80041ea:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80041ee:	68db      	ldr	r3, [r3, #12]
 80041f0:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 80041f4:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80041f8:	60d3      	str	r3, [r2, #12]
    }
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 80041fa:	687b      	ldr	r3, [r7, #4]
 80041fc:	681b      	ldr	r3, [r3, #0]
 80041fe:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004202:	2b00      	cmp	r3, #0
 8004204:	d011      	beq.n	800422a <HAL_RCCEx_PeriphCLKConfig+0x1ac>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8004206:	687b      	ldr	r3, [r7, #4]
 8004208:	69db      	ldr	r3, [r3, #28]
 800420a:	4618      	mov	r0, r3
 800420c:	f7ff fedc 	bl	8003fc8 <LL_RCC_SetADCClockSource>

    if (PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLL)
 8004210:	687b      	ldr	r3, [r7, #4]
 8004212:	69db      	ldr	r3, [r3, #28]
 8004214:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8004218:	d107      	bne.n	800422a <HAL_RCCEx_PeriphCLKConfig+0x1ac>
    {
      /* Enable RCC_PLL_RNGCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 800421a:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800421e:	68db      	ldr	r3, [r3, #12]
 8004220:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8004224:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004228:	60d3      	str	r3, [r2, #12]
    }
#endif /* SAI1 */
  }

  /*-------------------------- RFWKP clock source configuration ----------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RFWAKEUP) == RCC_PERIPHCLK_RFWAKEUP)
 800422a:	687b      	ldr	r3, [r7, #4]
 800422c:	681b      	ldr	r3, [r3, #0]
 800422e:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8004232:	2b00      	cmp	r3, #0
 8004234:	d004      	beq.n	8004240 <HAL_RCCEx_PeriphCLKConfig+0x1c2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_RFWKPCLKSOURCE(PeriphClkInit->RFWakeUpClockSelection));

    /* Configure the RFWKP interface clock source */
    __HAL_RCC_RFWAKEUP_CONFIG(PeriphClkInit->RFWakeUpClockSelection);
 8004236:	687b      	ldr	r3, [r7, #4]
 8004238:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800423a:	4618      	mov	r0, r3
 800423c:	f7ff fdf7 	bl	8003e2e <LL_RCC_SetRFWKPClockSource>

  }

#if defined(RCC_SMPS_SUPPORT)
  /*-------------------------- SMPS clock source configuration ----------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SMPS) == RCC_PERIPHCLK_SMPS)
 8004240:	687b      	ldr	r3, [r7, #4]
 8004242:	681b      	ldr	r3, [r3, #0]
 8004244:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8004248:	2b00      	cmp	r3, #0
 800424a:	d009      	beq.n	8004260 <HAL_RCCEx_PeriphCLKConfig+0x1e2>
    /* Check the parameters */
    assert_param(IS_RCC_SMPSCLKDIV(PeriphClkInit->SmpsDivSelection));
    assert_param(IS_RCC_SMPSCLKSOURCE(PeriphClkInit->SmpsClockSelection));

    /* Configure the SMPS interface clock division factor */
    __HAL_RCC_SMPS_DIV_CONFIG(PeriphClkInit->SmpsDivSelection);
 800424c:	687b      	ldr	r3, [r7, #4]
 800424e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004250:	4618      	mov	r0, r3
 8004252:	f7ff fe16 	bl	8003e82 <LL_RCC_SetSMPSPrescaler>

    /* Configure the SMPS interface clock source */
    __HAL_RCC_SMPS_CONFIG(PeriphClkInit->SmpsClockSelection);
 8004256:	687b      	ldr	r3, [r7, #4]
 8004258:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800425a:	4618      	mov	r0, r3
 800425c:	f7ff fdfd 	bl	8003e5a <LL_RCC_SetSMPSClockSource>
  }
#endif /* RCC_SMPS_SUPPORT */

  return status;
 8004260:	7fbb      	ldrb	r3, [r7, #30]
}
 8004262:	4618      	mov	r0, r3
 8004264:	3720      	adds	r7, #32
 8004266:	46bd      	mov	sp, r7
 8004268:	bd80      	pop	{r7, pc}

0800426a <HAL_RCCEx_EnableMSIPLLMode>:
  * @note   Prior to enable the PLL-mode of the MSI for automatic hardware
  *         calibration LSE oscillator is to be enabled with @ref HAL_RCC_OscConfig().
  * @retval None
  */
void HAL_RCCEx_EnableMSIPLLMode(void)
{
 800426a:	b580      	push	{r7, lr}
 800426c:	af00      	add	r7, sp, #0
  LL_RCC_MSI_EnablePLLMode() ;
 800426e:	f7ff fdcf 	bl	8003e10 <LL_RCC_MSI_EnablePLLMode>
}
 8004272:	bf00      	nop
 8004274:	bd80      	pop	{r7, pc}
	...

08004278 <HAL_RTC_Init>:
  * @brief  Initialize the RTC peripheral
  * @param hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_Init(RTC_HandleTypeDef *hrtc)
{
 8004278:	b580      	push	{r7, lr}
 800427a:	b084      	sub	sp, #16
 800427c:	af00      	add	r7, sp, #0
 800427e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status;

  /* Check the RTC peripheral state */
  if (hrtc == NULL)
 8004280:	687b      	ldr	r3, [r7, #4]
 8004282:	2b00      	cmp	r3, #0
 8004284:	d101      	bne.n	800428a <HAL_RTC_Init+0x12>
  {
    return HAL_ERROR;
 8004286:	2301      	movs	r3, #1
 8004288:	e09f      	b.n	80043ca <HAL_RTC_Init+0x152>
    {
      hrtc->MspDeInitCallback = HAL_RTC_MspDeInit;
    }
  }
#else
  if (hrtc->State == HAL_RTC_STATE_RESET)
 800428a:	687b      	ldr	r3, [r7, #4]
 800428c:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 8004290:	b2db      	uxtb	r3, r3
 8004292:	2b00      	cmp	r3, #0
 8004294:	d106      	bne.n	80042a4 <HAL_RTC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hrtc->Lock = HAL_UNLOCKED;
 8004296:	687b      	ldr	r3, [r7, #4]
 8004298:	2200      	movs	r2, #0
 800429a:	f883 2020 	strb.w	r2, [r3, #32]

    /* Initialize RTC MSP */
    HAL_RTC_MspInit(hrtc);
 800429e:	6878      	ldr	r0, [r7, #4]
 80042a0:	f7fd fc7a 	bl	8001b98 <HAL_RTC_MspInit>
  }
#endif /* (USE_HAL_RTC_REGISTER_CALLBACKS) */

  /* Set RTC state */
  hrtc->State = HAL_RTC_STATE_BUSY;
 80042a4:	687b      	ldr	r3, [r7, #4]
 80042a6:	2202      	movs	r2, #2
 80042a8:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

  /* Check if the calendar has been not initialized */
  if (__HAL_RTC_IS_CALENDAR_INITIALIZED(hrtc) == 0U)
 80042ac:	4b49      	ldr	r3, [pc, #292]	@ (80043d4 <HAL_RTC_Init+0x15c>)
 80042ae:	68db      	ldr	r3, [r3, #12]
 80042b0:	f003 0310 	and.w	r3, r3, #16
 80042b4:	2b10      	cmp	r3, #16
 80042b6:	d07e      	beq.n	80043b6 <HAL_RTC_Init+0x13e>
  {
    /* Disable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 80042b8:	687b      	ldr	r3, [r7, #4]
 80042ba:	681b      	ldr	r3, [r3, #0]
 80042bc:	22ca      	movs	r2, #202	@ 0xca
 80042be:	625a      	str	r2, [r3, #36]	@ 0x24
 80042c0:	687b      	ldr	r3, [r7, #4]
 80042c2:	681b      	ldr	r3, [r3, #0]
 80042c4:	2253      	movs	r2, #83	@ 0x53
 80042c6:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Set Initialization mode */
    if (RTC_EnterInitMode(hrtc) != HAL_OK)
 80042c8:	6878      	ldr	r0, [r7, #4]
 80042ca:	f000 f8ab 	bl	8004424 <RTC_EnterInitMode>
 80042ce:	4603      	mov	r3, r0
 80042d0:	2b00      	cmp	r3, #0
 80042d2:	d00a      	beq.n	80042ea <HAL_RTC_Init+0x72>
    {
      /* Enable the write protection for RTC registers */
      __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 80042d4:	687b      	ldr	r3, [r7, #4]
 80042d6:	681b      	ldr	r3, [r3, #0]
 80042d8:	22ff      	movs	r2, #255	@ 0xff
 80042da:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Set RTC state */
      hrtc->State = HAL_RTC_STATE_ERROR;
 80042dc:	687b      	ldr	r3, [r7, #4]
 80042de:	2204      	movs	r2, #4
 80042e0:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

      status = HAL_ERROR;
 80042e4:	2301      	movs	r3, #1
 80042e6:	73fb      	strb	r3, [r7, #15]
 80042e8:	e067      	b.n	80043ba <HAL_RTC_Init+0x142>
    }
    else
    {
      /* Clear RTC_CR FMT, OSEL and POL Bits */
      hrtc->Instance->CR &= ((uint32_t)~(RTC_CR_FMT | RTC_CR_OSEL | RTC_CR_POL));
 80042ea:	687b      	ldr	r3, [r7, #4]
 80042ec:	681b      	ldr	r3, [r3, #0]
 80042ee:	689b      	ldr	r3, [r3, #8]
 80042f0:	687a      	ldr	r2, [r7, #4]
 80042f2:	6812      	ldr	r2, [r2, #0]
 80042f4:	f423 03e0 	bic.w	r3, r3, #7340032	@ 0x700000
 80042f8:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80042fc:	6093      	str	r3, [r2, #8]
      /* Set RTC_CR register */
      hrtc->Instance->CR |= (uint32_t)(hrtc->Init.HourFormat | hrtc->Init.OutPut | hrtc->Init.OutPutPolarity);
 80042fe:	687b      	ldr	r3, [r7, #4]
 8004300:	681b      	ldr	r3, [r3, #0]
 8004302:	6899      	ldr	r1, [r3, #8]
 8004304:	687b      	ldr	r3, [r7, #4]
 8004306:	685a      	ldr	r2, [r3, #4]
 8004308:	687b      	ldr	r3, [r7, #4]
 800430a:	691b      	ldr	r3, [r3, #16]
 800430c:	431a      	orrs	r2, r3
 800430e:	687b      	ldr	r3, [r7, #4]
 8004310:	699b      	ldr	r3, [r3, #24]
 8004312:	431a      	orrs	r2, r3
 8004314:	687b      	ldr	r3, [r7, #4]
 8004316:	681b      	ldr	r3, [r3, #0]
 8004318:	430a      	orrs	r2, r1
 800431a:	609a      	str	r2, [r3, #8]

      /* Configure the RTC PRER */
      hrtc->Instance->PRER = (uint32_t)(hrtc->Init.SynchPrediv);
 800431c:	687b      	ldr	r3, [r7, #4]
 800431e:	681b      	ldr	r3, [r3, #0]
 8004320:	687a      	ldr	r2, [r7, #4]
 8004322:	68d2      	ldr	r2, [r2, #12]
 8004324:	611a      	str	r2, [r3, #16]
      hrtc->Instance->PRER |= (uint32_t)(hrtc->Init.AsynchPrediv << 16U);
 8004326:	687b      	ldr	r3, [r7, #4]
 8004328:	681b      	ldr	r3, [r3, #0]
 800432a:	6919      	ldr	r1, [r3, #16]
 800432c:	687b      	ldr	r3, [r7, #4]
 800432e:	689b      	ldr	r3, [r3, #8]
 8004330:	041a      	lsls	r2, r3, #16
 8004332:	687b      	ldr	r3, [r7, #4]
 8004334:	681b      	ldr	r3, [r3, #0]
 8004336:	430a      	orrs	r2, r1
 8004338:	611a      	str	r2, [r3, #16]

      /* Exit Initialization mode */
      hrtc->Instance->ISR &= ((uint32_t)~RTC_ISR_INIT);
 800433a:	687b      	ldr	r3, [r7, #4]
 800433c:	681b      	ldr	r3, [r3, #0]
 800433e:	68da      	ldr	r2, [r3, #12]
 8004340:	687b      	ldr	r3, [r7, #4]
 8004342:	681b      	ldr	r3, [r3, #0]
 8004344:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8004348:	60da      	str	r2, [r3, #12]

#if defined(RTC_OR_ALARMOUTTYPE)
      hrtc->Instance->OR &= (uint32_t)~(RTC_OR_ALARMOUTTYPE | RTC_OR_OUT_RMP);
#else
      hrtc->Instance->OR &= (uint32_t)~(RTC_OR_OUT_RMP);
 800434a:	687b      	ldr	r3, [r7, #4]
 800434c:	681b      	ldr	r3, [r3, #0]
 800434e:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8004350:	687b      	ldr	r3, [r7, #4]
 8004352:	681b      	ldr	r3, [r3, #0]
 8004354:	f022 0202 	bic.w	r2, r2, #2
 8004358:	64da      	str	r2, [r3, #76]	@ 0x4c
#endif /* RTC_OR_ALARMOUTTYPE */
      hrtc->Instance->OR |= (uint32_t)(hrtc->Init.OutPutType | hrtc->Init.OutPutRemap);
 800435a:	687b      	ldr	r3, [r7, #4]
 800435c:	681b      	ldr	r3, [r3, #0]
 800435e:	6cd9      	ldr	r1, [r3, #76]	@ 0x4c
 8004360:	687b      	ldr	r3, [r7, #4]
 8004362:	69da      	ldr	r2, [r3, #28]
 8004364:	687b      	ldr	r3, [r7, #4]
 8004366:	695b      	ldr	r3, [r3, #20]
 8004368:	431a      	orrs	r2, r3
 800436a:	687b      	ldr	r3, [r7, #4]
 800436c:	681b      	ldr	r3, [r3, #0]
 800436e:	430a      	orrs	r2, r1
 8004370:	64da      	str	r2, [r3, #76]	@ 0x4c

      /* If CR_BYPSHAD bit = 0, wait for synchro else this check is not needed */
      if ((hrtc->Instance->CR & RTC_CR_BYPSHAD) == 0U)
 8004372:	687b      	ldr	r3, [r7, #4]
 8004374:	681b      	ldr	r3, [r3, #0]
 8004376:	689b      	ldr	r3, [r3, #8]
 8004378:	f003 0320 	and.w	r3, r3, #32
 800437c:	2b00      	cmp	r3, #0
 800437e:	d113      	bne.n	80043a8 <HAL_RTC_Init+0x130>
      {
        if (HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 8004380:	6878      	ldr	r0, [r7, #4]
 8004382:	f000 f829 	bl	80043d8 <HAL_RTC_WaitForSynchro>
 8004386:	4603      	mov	r3, r0
 8004388:	2b00      	cmp	r3, #0
 800438a:	d00d      	beq.n	80043a8 <HAL_RTC_Init+0x130>
        {
          /* Enable the write protection for RTC registers */
          __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800438c:	687b      	ldr	r3, [r7, #4]
 800438e:	681b      	ldr	r3, [r3, #0]
 8004390:	22ff      	movs	r2, #255	@ 0xff
 8004392:	625a      	str	r2, [r3, #36]	@ 0x24

          hrtc->State = HAL_RTC_STATE_ERROR;
 8004394:	687b      	ldr	r3, [r7, #4]
 8004396:	2204      	movs	r2, #4
 8004398:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

          /* Process Unlocked */
          __HAL_UNLOCK(hrtc);
 800439c:	687b      	ldr	r3, [r7, #4]
 800439e:	2200      	movs	r2, #0
 80043a0:	f883 2020 	strb.w	r2, [r3, #32]

          return HAL_ERROR;
 80043a4:	2301      	movs	r3, #1
 80043a6:	e010      	b.n	80043ca <HAL_RTC_Init+0x152>
        }
      }

      /* Enable the write protection for RTC registers */
      __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 80043a8:	687b      	ldr	r3, [r7, #4]
 80043aa:	681b      	ldr	r3, [r3, #0]
 80043ac:	22ff      	movs	r2, #255	@ 0xff
 80043ae:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Set RTC state */
      status = HAL_OK;
 80043b0:	2300      	movs	r3, #0
 80043b2:	73fb      	strb	r3, [r7, #15]
 80043b4:	e001      	b.n	80043ba <HAL_RTC_Init+0x142>
  }
  else
  {
    /* Calendar is already initialized */
    /* Set flag to OK */
    status = HAL_OK;
 80043b6:	2300      	movs	r3, #0
 80043b8:	73fb      	strb	r3, [r7, #15]
  }

  if (status == HAL_OK)
 80043ba:	7bfb      	ldrb	r3, [r7, #15]
 80043bc:	2b00      	cmp	r3, #0
 80043be:	d103      	bne.n	80043c8 <HAL_RTC_Init+0x150>
  {
    /* Change RTC state */
    hrtc->State = HAL_RTC_STATE_READY;
 80043c0:	687b      	ldr	r3, [r7, #4]
 80043c2:	2201      	movs	r2, #1
 80043c4:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
  }

  return status;
 80043c8:	7bfb      	ldrb	r3, [r7, #15]
}
 80043ca:	4618      	mov	r0, r3
 80043cc:	3710      	adds	r7, #16
 80043ce:	46bd      	mov	sp, r7
 80043d0:	bd80      	pop	{r7, pc}
 80043d2:	bf00      	nop
 80043d4:	40002800 	.word	0x40002800

080043d8 <HAL_RTC_WaitForSynchro>:
  *         correctly copied into the RTC_TR and RTC_DR shadow registers.
  * @param hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_WaitForSynchro(RTC_HandleTypeDef *hrtc)
{
 80043d8:	b580      	push	{r7, lr}
 80043da:	b084      	sub	sp, #16
 80043dc:	af00      	add	r7, sp, #0
 80043de:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Clear RSF flag */
  hrtc->Instance->ISR &= (uint32_t)RTC_RSF_MASK;
 80043e0:	687b      	ldr	r3, [r7, #4]
 80043e2:	681b      	ldr	r3, [r3, #0]
 80043e4:	68da      	ldr	r2, [r3, #12]
 80043e6:	687b      	ldr	r3, [r7, #4]
 80043e8:	681b      	ldr	r3, [r3, #0]
 80043ea:	f022 02a0 	bic.w	r2, r2, #160	@ 0xa0
 80043ee:	60da      	str	r2, [r3, #12]

  tickstart = HAL_GetTick();
 80043f0:	f7fd ff9e 	bl	8002330 <HAL_GetTick>
 80043f4:	60f8      	str	r0, [r7, #12]

  /* Wait the registers to be synchronised */
  while ((hrtc->Instance->ISR & RTC_ISR_RSF) == 0U)
 80043f6:	e009      	b.n	800440c <HAL_RTC_WaitForSynchro+0x34>
  {
    if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 80043f8:	f7fd ff9a 	bl	8002330 <HAL_GetTick>
 80043fc:	4602      	mov	r2, r0
 80043fe:	68fb      	ldr	r3, [r7, #12]
 8004400:	1ad3      	subs	r3, r2, r3
 8004402:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8004406:	d901      	bls.n	800440c <HAL_RTC_WaitForSynchro+0x34>
    {
      return HAL_TIMEOUT;
 8004408:	2303      	movs	r3, #3
 800440a:	e007      	b.n	800441c <HAL_RTC_WaitForSynchro+0x44>
  while ((hrtc->Instance->ISR & RTC_ISR_RSF) == 0U)
 800440c:	687b      	ldr	r3, [r7, #4]
 800440e:	681b      	ldr	r3, [r3, #0]
 8004410:	68db      	ldr	r3, [r3, #12]
 8004412:	f003 0320 	and.w	r3, r3, #32
 8004416:	2b00      	cmp	r3, #0
 8004418:	d0ee      	beq.n	80043f8 <HAL_RTC_WaitForSynchro+0x20>
    }
  }

  return HAL_OK;
 800441a:	2300      	movs	r3, #0
}
 800441c:	4618      	mov	r0, r3
 800441e:	3710      	adds	r7, #16
 8004420:	46bd      	mov	sp, r7
 8004422:	bd80      	pop	{r7, pc}

08004424 <RTC_EnterInitMode>:
  *         __HAL_RTC_WRITEPROTECTION_DISABLE() before calling this function.
  * @param hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_EnterInitMode(RTC_HandleTypeDef *hrtc)
{
 8004424:	b580      	push	{r7, lr}
 8004426:	b084      	sub	sp, #16
 8004428:	af00      	add	r7, sp, #0
 800442a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check if the Initialization mode is set */
  if ((hrtc->Instance->ISR & RTC_ISR_INITF) == 0U)
 800442c:	687b      	ldr	r3, [r7, #4]
 800442e:	681b      	ldr	r3, [r3, #0]
 8004430:	68db      	ldr	r3, [r3, #12]
 8004432:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004436:	2b00      	cmp	r3, #0
 8004438:	d119      	bne.n	800446e <RTC_EnterInitMode+0x4a>
  {
    /* Set the Initialization mode */
    hrtc->Instance->ISR = (uint32_t)RTC_INIT_MASK;
 800443a:	687b      	ldr	r3, [r7, #4]
 800443c:	681b      	ldr	r3, [r3, #0]
 800443e:	f04f 32ff 	mov.w	r2, #4294967295
 8004442:	60da      	str	r2, [r3, #12]

    tickstart = HAL_GetTick();
 8004444:	f7fd ff74 	bl	8002330 <HAL_GetTick>
 8004448:	60f8      	str	r0, [r7, #12]
    /* Wait till RTC is in INIT state and if Time out is reached exit */
    while ((hrtc->Instance->ISR & RTC_ISR_INITF) == 0U)
 800444a:	e009      	b.n	8004460 <RTC_EnterInitMode+0x3c>
    {
      if ((HAL_GetTick()  - tickstart) > RTC_TIMEOUT_VALUE)
 800444c:	f7fd ff70 	bl	8002330 <HAL_GetTick>
 8004450:	4602      	mov	r2, r0
 8004452:	68fb      	ldr	r3, [r7, #12]
 8004454:	1ad3      	subs	r3, r2, r3
 8004456:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 800445a:	d901      	bls.n	8004460 <RTC_EnterInitMode+0x3c>
      {
        return HAL_TIMEOUT;
 800445c:	2303      	movs	r3, #3
 800445e:	e007      	b.n	8004470 <RTC_EnterInitMode+0x4c>
    while ((hrtc->Instance->ISR & RTC_ISR_INITF) == 0U)
 8004460:	687b      	ldr	r3, [r7, #4]
 8004462:	681b      	ldr	r3, [r3, #0]
 8004464:	68db      	ldr	r3, [r3, #12]
 8004466:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800446a:	2b00      	cmp	r3, #0
 800446c:	d0ee      	beq.n	800444c <RTC_EnterInitMode+0x28>
      }
    }
  }

  return HAL_OK;
 800446e:	2300      	movs	r3, #0
}
 8004470:	4618      	mov	r0, r3
 8004472:	3710      	adds	r7, #16
 8004474:	46bd      	mov	sp, r7
 8004476:	bd80      	pop	{r7, pc}

08004478 <HAL_RTCEx_SetWakeUpTimer_IT>:
  * @param WakeUpCounter Wake up counter
  * @param WakeUpClock Wake up clock
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTCEx_SetWakeUpTimer_IT(RTC_HandleTypeDef *hrtc, uint32_t WakeUpCounter, uint32_t WakeUpClock)
{
 8004478:	b580      	push	{r7, lr}
 800447a:	b086      	sub	sp, #24
 800447c:	af00      	add	r7, sp, #0
 800447e:	60f8      	str	r0, [r7, #12]
 8004480:	60b9      	str	r1, [r7, #8]
 8004482:	607a      	str	r2, [r7, #4]
  /* Check the parameters */
  assert_param(IS_RTC_WAKEUP_CLOCK(WakeUpClock));
  assert_param(IS_RTC_WAKEUP_COUNTER(WakeUpCounter));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 8004484:	68fb      	ldr	r3, [r7, #12]
 8004486:	f893 3020 	ldrb.w	r3, [r3, #32]
 800448a:	2b01      	cmp	r3, #1
 800448c:	d101      	bne.n	8004492 <HAL_RTCEx_SetWakeUpTimer_IT+0x1a>
 800448e:	2302      	movs	r3, #2
 8004490:	e0a8      	b.n	80045e4 <HAL_RTCEx_SetWakeUpTimer_IT+0x16c>
 8004492:	68fb      	ldr	r3, [r7, #12]
 8004494:	2201      	movs	r2, #1
 8004496:	f883 2020 	strb.w	r2, [r3, #32]

  hrtc->State = HAL_RTC_STATE_BUSY;
 800449a:	68fb      	ldr	r3, [r7, #12]
 800449c:	2202      	movs	r2, #2
 800449e:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 80044a2:	68fb      	ldr	r3, [r7, #12]
 80044a4:	681b      	ldr	r3, [r3, #0]
 80044a6:	22ca      	movs	r2, #202	@ 0xca
 80044a8:	625a      	str	r2, [r3, #36]	@ 0x24
 80044aa:	68fb      	ldr	r3, [r7, #12]
 80044ac:	681b      	ldr	r3, [r3, #0]
 80044ae:	2253      	movs	r2, #83	@ 0x53
 80044b0:	625a      	str	r2, [r3, #36]	@ 0x24

  /*Check RTC WUTWF flag is reset only when wake up timer enabled*/
  if ((hrtc->Instance->CR & RTC_CR_WUTE) != 0U)
 80044b2:	68fb      	ldr	r3, [r7, #12]
 80044b4:	681b      	ldr	r3, [r3, #0]
 80044b6:	689b      	ldr	r3, [r3, #8]
 80044b8:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80044bc:	2b00      	cmp	r3, #0
 80044be:	d020      	beq.n	8004502 <HAL_RTCEx_SetWakeUpTimer_IT+0x8a>
  {
    tickstart = HAL_GetTick();
 80044c0:	f7fd ff36 	bl	8002330 <HAL_GetTick>
 80044c4:	6178      	str	r0, [r7, #20]

    /* Wait till RTC WUTWF flag is reset and if Time out is reached exit */
    while (__HAL_RTC_WAKEUPTIMER_GET_FLAG(hrtc, RTC_FLAG_WUTWF) == 1U)
 80044c6:	e015      	b.n	80044f4 <HAL_RTCEx_SetWakeUpTimer_IT+0x7c>
    {
      if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 80044c8:	f7fd ff32 	bl	8002330 <HAL_GetTick>
 80044cc:	4602      	mov	r2, r0
 80044ce:	697b      	ldr	r3, [r7, #20]
 80044d0:	1ad3      	subs	r3, r2, r3
 80044d2:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 80044d6:	d90d      	bls.n	80044f4 <HAL_RTCEx_SetWakeUpTimer_IT+0x7c>
      {
        /* Enable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 80044d8:	68fb      	ldr	r3, [r7, #12]
 80044da:	681b      	ldr	r3, [r3, #0]
 80044dc:	22ff      	movs	r2, #255	@ 0xff
 80044de:	625a      	str	r2, [r3, #36]	@ 0x24

        hrtc->State = HAL_RTC_STATE_TIMEOUT;
 80044e0:	68fb      	ldr	r3, [r7, #12]
 80044e2:	2203      	movs	r2, #3
 80044e4:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

        /* Process Unlocked */
        __HAL_UNLOCK(hrtc);
 80044e8:	68fb      	ldr	r3, [r7, #12]
 80044ea:	2200      	movs	r2, #0
 80044ec:	f883 2020 	strb.w	r2, [r3, #32]

        return HAL_TIMEOUT;
 80044f0:	2303      	movs	r3, #3
 80044f2:	e077      	b.n	80045e4 <HAL_RTCEx_SetWakeUpTimer_IT+0x16c>
    while (__HAL_RTC_WAKEUPTIMER_GET_FLAG(hrtc, RTC_FLAG_WUTWF) == 1U)
 80044f4:	68fb      	ldr	r3, [r7, #12]
 80044f6:	681b      	ldr	r3, [r3, #0]
 80044f8:	68db      	ldr	r3, [r3, #12]
 80044fa:	f003 0304 	and.w	r3, r3, #4
 80044fe:	2b00      	cmp	r3, #0
 8004500:	d1e2      	bne.n	80044c8 <HAL_RTCEx_SetWakeUpTimer_IT+0x50>
      }
    }
  }
  /* Disable the Wake-Up timer */
  __HAL_RTC_WAKEUPTIMER_DISABLE(hrtc);
 8004502:	68fb      	ldr	r3, [r7, #12]
 8004504:	681b      	ldr	r3, [r3, #0]
 8004506:	689a      	ldr	r2, [r3, #8]
 8004508:	68fb      	ldr	r3, [r7, #12]
 800450a:	681b      	ldr	r3, [r3, #0]
 800450c:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8004510:	609a      	str	r2, [r3, #8]

  /* Clear flag Wake-Up */
  __HAL_RTC_WAKEUPTIMER_CLEAR_FLAG(hrtc, RTC_FLAG_WUTF);
 8004512:	68fb      	ldr	r3, [r7, #12]
 8004514:	681b      	ldr	r3, [r3, #0]
 8004516:	68db      	ldr	r3, [r3, #12]
 8004518:	b2da      	uxtb	r2, r3
 800451a:	68fb      	ldr	r3, [r7, #12]
 800451c:	681b      	ldr	r3, [r3, #0]
 800451e:	f462 6290 	orn	r2, r2, #1152	@ 0x480
 8004522:	60da      	str	r2, [r3, #12]

  tickstart = HAL_GetTick();
 8004524:	f7fd ff04 	bl	8002330 <HAL_GetTick>
 8004528:	6178      	str	r0, [r7, #20]

  /* Wait till RTC WUTWF flag is set and if Time out is reached exit */
  while (__HAL_RTC_WAKEUPTIMER_GET_FLAG(hrtc, RTC_FLAG_WUTWF) == 0U)
 800452a:	e015      	b.n	8004558 <HAL_RTCEx_SetWakeUpTimer_IT+0xe0>
  {
    if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 800452c:	f7fd ff00 	bl	8002330 <HAL_GetTick>
 8004530:	4602      	mov	r2, r0
 8004532:	697b      	ldr	r3, [r7, #20]
 8004534:	1ad3      	subs	r3, r2, r3
 8004536:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 800453a:	d90d      	bls.n	8004558 <HAL_RTCEx_SetWakeUpTimer_IT+0xe0>
    {
      /* Enable the write protection for RTC registers */
      __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800453c:	68fb      	ldr	r3, [r7, #12]
 800453e:	681b      	ldr	r3, [r3, #0]
 8004540:	22ff      	movs	r2, #255	@ 0xff
 8004542:	625a      	str	r2, [r3, #36]	@ 0x24

      hrtc->State = HAL_RTC_STATE_TIMEOUT;
 8004544:	68fb      	ldr	r3, [r7, #12]
 8004546:	2203      	movs	r2, #3
 8004548:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

      /* Process Unlocked */
      __HAL_UNLOCK(hrtc);
 800454c:	68fb      	ldr	r3, [r7, #12]
 800454e:	2200      	movs	r2, #0
 8004550:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_TIMEOUT;
 8004554:	2303      	movs	r3, #3
 8004556:	e045      	b.n	80045e4 <HAL_RTCEx_SetWakeUpTimer_IT+0x16c>
  while (__HAL_RTC_WAKEUPTIMER_GET_FLAG(hrtc, RTC_FLAG_WUTWF) == 0U)
 8004558:	68fb      	ldr	r3, [r7, #12]
 800455a:	681b      	ldr	r3, [r3, #0]
 800455c:	68db      	ldr	r3, [r3, #12]
 800455e:	f003 0304 	and.w	r3, r3, #4
 8004562:	2b00      	cmp	r3, #0
 8004564:	d0e2      	beq.n	800452c <HAL_RTCEx_SetWakeUpTimer_IT+0xb4>
    }
  }

  /* Configure the Wakeup Timer counter */
  hrtc->Instance->WUTR = (uint32_t)WakeUpCounter;
 8004566:	68fb      	ldr	r3, [r7, #12]
 8004568:	681b      	ldr	r3, [r3, #0]
 800456a:	68ba      	ldr	r2, [r7, #8]
 800456c:	615a      	str	r2, [r3, #20]

  /* Clear the Wakeup Timer clock source bits in CR register */
  hrtc->Instance->CR &= (uint32_t)~RTC_CR_WUCKSEL;
 800456e:	68fb      	ldr	r3, [r7, #12]
 8004570:	681b      	ldr	r3, [r3, #0]
 8004572:	689a      	ldr	r2, [r3, #8]
 8004574:	68fb      	ldr	r3, [r7, #12]
 8004576:	681b      	ldr	r3, [r3, #0]
 8004578:	f022 0207 	bic.w	r2, r2, #7
 800457c:	609a      	str	r2, [r3, #8]

  /* Configure the clock source */
  hrtc->Instance->CR |= (uint32_t)WakeUpClock;
 800457e:	68fb      	ldr	r3, [r7, #12]
 8004580:	681b      	ldr	r3, [r3, #0]
 8004582:	6899      	ldr	r1, [r3, #8]
 8004584:	68fb      	ldr	r3, [r7, #12]
 8004586:	681b      	ldr	r3, [r3, #0]
 8004588:	687a      	ldr	r2, [r7, #4]
 800458a:	430a      	orrs	r2, r1
 800458c:	609a      	str	r2, [r3, #8]

  /* RTC WakeUpTimer Interrupt Configuration: EXTI configuration */
  __HAL_RTC_WAKEUPTIMER_EXTI_ENABLE_IT();
 800458e:	4b17      	ldr	r3, [pc, #92]	@ (80045ec <HAL_RTCEx_SetWakeUpTimer_IT+0x174>)
 8004590:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8004594:	4a15      	ldr	r2, [pc, #84]	@ (80045ec <HAL_RTCEx_SetWakeUpTimer_IT+0x174>)
 8004596:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 800459a:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

  __HAL_RTC_WAKEUPTIMER_EXTI_ENABLE_RISING_EDGE();
 800459e:	4b13      	ldr	r3, [pc, #76]	@ (80045ec <HAL_RTCEx_SetWakeUpTimer_IT+0x174>)
 80045a0:	681b      	ldr	r3, [r3, #0]
 80045a2:	4a12      	ldr	r2, [pc, #72]	@ (80045ec <HAL_RTCEx_SetWakeUpTimer_IT+0x174>)
 80045a4:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 80045a8:	6013      	str	r3, [r2, #0]

  /* Configure the Interrupt in the RTC_CR register */
  __HAL_RTC_WAKEUPTIMER_ENABLE_IT(hrtc, RTC_IT_WUT);
 80045aa:	68fb      	ldr	r3, [r7, #12]
 80045ac:	681b      	ldr	r3, [r3, #0]
 80045ae:	689a      	ldr	r2, [r3, #8]
 80045b0:	68fb      	ldr	r3, [r7, #12]
 80045b2:	681b      	ldr	r3, [r3, #0]
 80045b4:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 80045b8:	609a      	str	r2, [r3, #8]

  /* Enable the Wakeup Timer */
  __HAL_RTC_WAKEUPTIMER_ENABLE(hrtc);
 80045ba:	68fb      	ldr	r3, [r7, #12]
 80045bc:	681b      	ldr	r3, [r3, #0]
 80045be:	689a      	ldr	r2, [r3, #8]
 80045c0:	68fb      	ldr	r3, [r7, #12]
 80045c2:	681b      	ldr	r3, [r3, #0]
 80045c4:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 80045c8:	609a      	str	r2, [r3, #8]

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 80045ca:	68fb      	ldr	r3, [r7, #12]
 80045cc:	681b      	ldr	r3, [r3, #0]
 80045ce:	22ff      	movs	r2, #255	@ 0xff
 80045d0:	625a      	str	r2, [r3, #36]	@ 0x24

  hrtc->State = HAL_RTC_STATE_READY;
 80045d2:	68fb      	ldr	r3, [r7, #12]
 80045d4:	2201      	movs	r2, #1
 80045d6:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 80045da:	68fb      	ldr	r3, [r7, #12]
 80045dc:	2200      	movs	r2, #0
 80045de:	f883 2020 	strb.w	r2, [r3, #32]

  return HAL_OK;
 80045e2:	2300      	movs	r3, #0
}
 80045e4:	4618      	mov	r0, r3
 80045e6:	3718      	adds	r7, #24
 80045e8:	46bd      	mov	sp, r7
 80045ea:	bd80      	pop	{r7, pc}
 80045ec:	58000800 	.word	0x58000800

080045f0 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80045f0:	b580      	push	{r7, lr}
 80045f2:	b082      	sub	sp, #8
 80045f4:	af00      	add	r7, sp, #0
 80045f6:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80045f8:	687b      	ldr	r3, [r7, #4]
 80045fa:	2b00      	cmp	r3, #0
 80045fc:	d101      	bne.n	8004602 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80045fe:	2301      	movs	r3, #1
 8004600:	e049      	b.n	8004696 <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8004602:	687b      	ldr	r3, [r7, #4]
 8004604:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004608:	b2db      	uxtb	r3, r3
 800460a:	2b00      	cmp	r3, #0
 800460c:	d106      	bne.n	800461c <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800460e:	687b      	ldr	r3, [r7, #4]
 8004610:	2200      	movs	r2, #0
 8004612:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8004616:	6878      	ldr	r0, [r7, #4]
 8004618:	f7fd faf2 	bl	8001c00 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800461c:	687b      	ldr	r3, [r7, #4]
 800461e:	2202      	movs	r2, #2
 8004620:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8004624:	687b      	ldr	r3, [r7, #4]
 8004626:	681a      	ldr	r2, [r3, #0]
 8004628:	687b      	ldr	r3, [r7, #4]
 800462a:	3304      	adds	r3, #4
 800462c:	4619      	mov	r1, r3
 800462e:	4610      	mov	r0, r2
 8004630:	f000 fa38 	bl	8004aa4 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8004634:	687b      	ldr	r3, [r7, #4]
 8004636:	2201      	movs	r2, #1
 8004638:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800463c:	687b      	ldr	r3, [r7, #4]
 800463e:	2201      	movs	r2, #1
 8004640:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8004644:	687b      	ldr	r3, [r7, #4]
 8004646:	2201      	movs	r2, #1
 8004648:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800464c:	687b      	ldr	r3, [r7, #4]
 800464e:	2201      	movs	r2, #1
 8004650:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8004654:	687b      	ldr	r3, [r7, #4]
 8004656:	2201      	movs	r2, #1
 8004658:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 800465c:	687b      	ldr	r3, [r7, #4]
 800465e:	2201      	movs	r2, #1
 8004660:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8004664:	687b      	ldr	r3, [r7, #4]
 8004666:	2201      	movs	r2, #1
 8004668:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800466c:	687b      	ldr	r3, [r7, #4]
 800466e:	2201      	movs	r2, #1
 8004670:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8004674:	687b      	ldr	r3, [r7, #4]
 8004676:	2201      	movs	r2, #1
 8004678:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800467c:	687b      	ldr	r3, [r7, #4]
 800467e:	2201      	movs	r2, #1
 8004680:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 8004684:	687b      	ldr	r3, [r7, #4]
 8004686:	2201      	movs	r2, #1
 8004688:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800468c:	687b      	ldr	r3, [r7, #4]
 800468e:	2201      	movs	r2, #1
 8004690:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8004694:	2300      	movs	r3, #0
}
 8004696:	4618      	mov	r0, r3
 8004698:	3708      	adds	r7, #8
 800469a:	46bd      	mov	sp, r7
 800469c:	bd80      	pop	{r7, pc}

0800469e <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 800469e:	b580      	push	{r7, lr}
 80046a0:	b084      	sub	sp, #16
 80046a2:	af00      	add	r7, sp, #0
 80046a4:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 80046a6:	687b      	ldr	r3, [r7, #4]
 80046a8:	681b      	ldr	r3, [r3, #0]
 80046aa:	68db      	ldr	r3, [r3, #12]
 80046ac:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 80046ae:	687b      	ldr	r3, [r7, #4]
 80046b0:	681b      	ldr	r3, [r3, #0]
 80046b2:	691b      	ldr	r3, [r3, #16]
 80046b4:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 80046b6:	68bb      	ldr	r3, [r7, #8]
 80046b8:	f003 0302 	and.w	r3, r3, #2
 80046bc:	2b00      	cmp	r3, #0
 80046be:	d020      	beq.n	8004702 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 80046c0:	68fb      	ldr	r3, [r7, #12]
 80046c2:	f003 0302 	and.w	r3, r3, #2
 80046c6:	2b00      	cmp	r3, #0
 80046c8:	d01b      	beq.n	8004702 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 80046ca:	687b      	ldr	r3, [r7, #4]
 80046cc:	681b      	ldr	r3, [r3, #0]
 80046ce:	f06f 0202 	mvn.w	r2, #2
 80046d2:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80046d4:	687b      	ldr	r3, [r7, #4]
 80046d6:	2201      	movs	r2, #1
 80046d8:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80046da:	687b      	ldr	r3, [r7, #4]
 80046dc:	681b      	ldr	r3, [r3, #0]
 80046de:	699b      	ldr	r3, [r3, #24]
 80046e0:	f003 0303 	and.w	r3, r3, #3
 80046e4:	2b00      	cmp	r3, #0
 80046e6:	d003      	beq.n	80046f0 <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 80046e8:	6878      	ldr	r0, [r7, #4]
 80046ea:	f000 f9bc 	bl	8004a66 <HAL_TIM_IC_CaptureCallback>
 80046ee:	e005      	b.n	80046fc <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 80046f0:	6878      	ldr	r0, [r7, #4]
 80046f2:	f000 f9ae 	bl	8004a52 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 80046f6:	6878      	ldr	r0, [r7, #4]
 80046f8:	f000 f9bf 	bl	8004a7a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80046fc:	687b      	ldr	r3, [r7, #4]
 80046fe:	2200      	movs	r2, #0
 8004700:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8004702:	68bb      	ldr	r3, [r7, #8]
 8004704:	f003 0304 	and.w	r3, r3, #4
 8004708:	2b00      	cmp	r3, #0
 800470a:	d020      	beq.n	800474e <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 800470c:	68fb      	ldr	r3, [r7, #12]
 800470e:	f003 0304 	and.w	r3, r3, #4
 8004712:	2b00      	cmp	r3, #0
 8004714:	d01b      	beq.n	800474e <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8004716:	687b      	ldr	r3, [r7, #4]
 8004718:	681b      	ldr	r3, [r3, #0]
 800471a:	f06f 0204 	mvn.w	r2, #4
 800471e:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8004720:	687b      	ldr	r3, [r7, #4]
 8004722:	2202      	movs	r2, #2
 8004724:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8004726:	687b      	ldr	r3, [r7, #4]
 8004728:	681b      	ldr	r3, [r3, #0]
 800472a:	699b      	ldr	r3, [r3, #24]
 800472c:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8004730:	2b00      	cmp	r3, #0
 8004732:	d003      	beq.n	800473c <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004734:	6878      	ldr	r0, [r7, #4]
 8004736:	f000 f996 	bl	8004a66 <HAL_TIM_IC_CaptureCallback>
 800473a:	e005      	b.n	8004748 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800473c:	6878      	ldr	r0, [r7, #4]
 800473e:	f000 f988 	bl	8004a52 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004742:	6878      	ldr	r0, [r7, #4]
 8004744:	f000 f999 	bl	8004a7a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004748:	687b      	ldr	r3, [r7, #4]
 800474a:	2200      	movs	r2, #0
 800474c:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 800474e:	68bb      	ldr	r3, [r7, #8]
 8004750:	f003 0308 	and.w	r3, r3, #8
 8004754:	2b00      	cmp	r3, #0
 8004756:	d020      	beq.n	800479a <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8004758:	68fb      	ldr	r3, [r7, #12]
 800475a:	f003 0308 	and.w	r3, r3, #8
 800475e:	2b00      	cmp	r3, #0
 8004760:	d01b      	beq.n	800479a <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8004762:	687b      	ldr	r3, [r7, #4]
 8004764:	681b      	ldr	r3, [r3, #0]
 8004766:	f06f 0208 	mvn.w	r2, #8
 800476a:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800476c:	687b      	ldr	r3, [r7, #4]
 800476e:	2204      	movs	r2, #4
 8004770:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8004772:	687b      	ldr	r3, [r7, #4]
 8004774:	681b      	ldr	r3, [r3, #0]
 8004776:	69db      	ldr	r3, [r3, #28]
 8004778:	f003 0303 	and.w	r3, r3, #3
 800477c:	2b00      	cmp	r3, #0
 800477e:	d003      	beq.n	8004788 <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004780:	6878      	ldr	r0, [r7, #4]
 8004782:	f000 f970 	bl	8004a66 <HAL_TIM_IC_CaptureCallback>
 8004786:	e005      	b.n	8004794 <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004788:	6878      	ldr	r0, [r7, #4]
 800478a:	f000 f962 	bl	8004a52 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800478e:	6878      	ldr	r0, [r7, #4]
 8004790:	f000 f973 	bl	8004a7a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004794:	687b      	ldr	r3, [r7, #4]
 8004796:	2200      	movs	r2, #0
 8004798:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 800479a:	68bb      	ldr	r3, [r7, #8]
 800479c:	f003 0310 	and.w	r3, r3, #16
 80047a0:	2b00      	cmp	r3, #0
 80047a2:	d020      	beq.n	80047e6 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 80047a4:	68fb      	ldr	r3, [r7, #12]
 80047a6:	f003 0310 	and.w	r3, r3, #16
 80047aa:	2b00      	cmp	r3, #0
 80047ac:	d01b      	beq.n	80047e6 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 80047ae:	687b      	ldr	r3, [r7, #4]
 80047b0:	681b      	ldr	r3, [r3, #0]
 80047b2:	f06f 0210 	mvn.w	r2, #16
 80047b6:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80047b8:	687b      	ldr	r3, [r7, #4]
 80047ba:	2208      	movs	r2, #8
 80047bc:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80047be:	687b      	ldr	r3, [r7, #4]
 80047c0:	681b      	ldr	r3, [r3, #0]
 80047c2:	69db      	ldr	r3, [r3, #28]
 80047c4:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80047c8:	2b00      	cmp	r3, #0
 80047ca:	d003      	beq.n	80047d4 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80047cc:	6878      	ldr	r0, [r7, #4]
 80047ce:	f000 f94a 	bl	8004a66 <HAL_TIM_IC_CaptureCallback>
 80047d2:	e005      	b.n	80047e0 <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80047d4:	6878      	ldr	r0, [r7, #4]
 80047d6:	f000 f93c 	bl	8004a52 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80047da:	6878      	ldr	r0, [r7, #4]
 80047dc:	f000 f94d 	bl	8004a7a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80047e0:	687b      	ldr	r3, [r7, #4]
 80047e2:	2200      	movs	r2, #0
 80047e4:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 80047e6:	68bb      	ldr	r3, [r7, #8]
 80047e8:	f003 0301 	and.w	r3, r3, #1
 80047ec:	2b00      	cmp	r3, #0
 80047ee:	d00c      	beq.n	800480a <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 80047f0:	68fb      	ldr	r3, [r7, #12]
 80047f2:	f003 0301 	and.w	r3, r3, #1
 80047f6:	2b00      	cmp	r3, #0
 80047f8:	d007      	beq.n	800480a <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 80047fa:	687b      	ldr	r3, [r7, #4]
 80047fc:	681b      	ldr	r3, [r3, #0]
 80047fe:	f06f 0201 	mvn.w	r2, #1
 8004802:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8004804:	6878      	ldr	r0, [r7, #4]
 8004806:	f000 f91a 	bl	8004a3e <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 800480a:	68bb      	ldr	r3, [r7, #8]
 800480c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004810:	2b00      	cmp	r3, #0
 8004812:	d104      	bne.n	800481e <HAL_TIM_IRQHandler+0x180>
      ((itflag & (TIM_FLAG_SYSTEM_BREAK)) == (TIM_FLAG_SYSTEM_BREAK)))
 8004814:	68bb      	ldr	r3, [r7, #8]
 8004816:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 800481a:	2b00      	cmp	r3, #0
 800481c:	d00c      	beq.n	8004838 <HAL_TIM_IRQHandler+0x19a>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 800481e:	68fb      	ldr	r3, [r7, #12]
 8004820:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004824:	2b00      	cmp	r3, #0
 8004826:	d007      	beq.n	8004838 <HAL_TIM_IRQHandler+0x19a>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK | TIM_FLAG_SYSTEM_BREAK);
 8004828:	687b      	ldr	r3, [r7, #4]
 800482a:	681b      	ldr	r3, [r3, #0]
 800482c:	f46f 5202 	mvn.w	r2, #8320	@ 0x2080
 8004830:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8004832:	6878      	ldr	r0, [r7, #4]
 8004834:	f000 fa98 	bl	8004d68 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if ((itflag & (TIM_FLAG_BREAK2)) == (TIM_FLAG_BREAK2))
 8004838:	68bb      	ldr	r3, [r7, #8]
 800483a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800483e:	2b00      	cmp	r3, #0
 8004840:	d00c      	beq.n	800485c <HAL_TIM_IRQHandler+0x1be>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8004842:	68fb      	ldr	r3, [r7, #12]
 8004844:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004848:	2b00      	cmp	r3, #0
 800484a:	d007      	beq.n	800485c <HAL_TIM_IRQHandler+0x1be>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 800484c:	687b      	ldr	r3, [r7, #4]
 800484e:	681b      	ldr	r3, [r3, #0]
 8004850:	f46f 7280 	mvn.w	r2, #256	@ 0x100
 8004854:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 8004856:	6878      	ldr	r0, [r7, #4]
 8004858:	f000 fa90 	bl	8004d7c <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 800485c:	68bb      	ldr	r3, [r7, #8]
 800485e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004862:	2b00      	cmp	r3, #0
 8004864:	d00c      	beq.n	8004880 <HAL_TIM_IRQHandler+0x1e2>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8004866:	68fb      	ldr	r3, [r7, #12]
 8004868:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800486c:	2b00      	cmp	r3, #0
 800486e:	d007      	beq.n	8004880 <HAL_TIM_IRQHandler+0x1e2>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8004870:	687b      	ldr	r3, [r7, #4]
 8004872:	681b      	ldr	r3, [r3, #0]
 8004874:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8004878:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 800487a:	6878      	ldr	r0, [r7, #4]
 800487c:	f000 f907 	bl	8004a8e <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8004880:	68bb      	ldr	r3, [r7, #8]
 8004882:	f003 0320 	and.w	r3, r3, #32
 8004886:	2b00      	cmp	r3, #0
 8004888:	d00c      	beq.n	80048a4 <HAL_TIM_IRQHandler+0x206>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 800488a:	68fb      	ldr	r3, [r7, #12]
 800488c:	f003 0320 	and.w	r3, r3, #32
 8004890:	2b00      	cmp	r3, #0
 8004892:	d007      	beq.n	80048a4 <HAL_TIM_IRQHandler+0x206>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8004894:	687b      	ldr	r3, [r7, #4]
 8004896:	681b      	ldr	r3, [r3, #0]
 8004898:	f06f 0220 	mvn.w	r2, #32
 800489c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 800489e:	6878      	ldr	r0, [r7, #4]
 80048a0:	f000 fa58 	bl	8004d54 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 80048a4:	bf00      	nop
 80048a6:	3710      	adds	r7, #16
 80048a8:	46bd      	mov	sp, r7
 80048aa:	bd80      	pop	{r7, pc}

080048ac <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 80048ac:	b580      	push	{r7, lr}
 80048ae:	b084      	sub	sp, #16
 80048b0:	af00      	add	r7, sp, #0
 80048b2:	6078      	str	r0, [r7, #4]
 80048b4:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80048b6:	2300      	movs	r3, #0
 80048b8:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 80048ba:	687b      	ldr	r3, [r7, #4]
 80048bc:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80048c0:	2b01      	cmp	r3, #1
 80048c2:	d101      	bne.n	80048c8 <HAL_TIM_ConfigClockSource+0x1c>
 80048c4:	2302      	movs	r3, #2
 80048c6:	e0b6      	b.n	8004a36 <HAL_TIM_ConfigClockSource+0x18a>
 80048c8:	687b      	ldr	r3, [r7, #4]
 80048ca:	2201      	movs	r2, #1
 80048cc:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 80048d0:	687b      	ldr	r3, [r7, #4]
 80048d2:	2202      	movs	r2, #2
 80048d4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 80048d8:	687b      	ldr	r3, [r7, #4]
 80048da:	681b      	ldr	r3, [r3, #0]
 80048dc:	689b      	ldr	r3, [r3, #8]
 80048de:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 80048e0:	68bb      	ldr	r3, [r7, #8]
 80048e2:	f423 1344 	bic.w	r3, r3, #3211264	@ 0x310000
 80048e6:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 80048ea:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80048ec:	68bb      	ldr	r3, [r7, #8]
 80048ee:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 80048f2:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 80048f4:	687b      	ldr	r3, [r7, #4]
 80048f6:	681b      	ldr	r3, [r3, #0]
 80048f8:	68ba      	ldr	r2, [r7, #8]
 80048fa:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 80048fc:	683b      	ldr	r3, [r7, #0]
 80048fe:	681b      	ldr	r3, [r3, #0]
 8004900:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8004904:	d03e      	beq.n	8004984 <HAL_TIM_ConfigClockSource+0xd8>
 8004906:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800490a:	f200 8087 	bhi.w	8004a1c <HAL_TIM_ConfigClockSource+0x170>
 800490e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004912:	f000 8086 	beq.w	8004a22 <HAL_TIM_ConfigClockSource+0x176>
 8004916:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800491a:	d87f      	bhi.n	8004a1c <HAL_TIM_ConfigClockSource+0x170>
 800491c:	2b70      	cmp	r3, #112	@ 0x70
 800491e:	d01a      	beq.n	8004956 <HAL_TIM_ConfigClockSource+0xaa>
 8004920:	2b70      	cmp	r3, #112	@ 0x70
 8004922:	d87b      	bhi.n	8004a1c <HAL_TIM_ConfigClockSource+0x170>
 8004924:	2b60      	cmp	r3, #96	@ 0x60
 8004926:	d050      	beq.n	80049ca <HAL_TIM_ConfigClockSource+0x11e>
 8004928:	2b60      	cmp	r3, #96	@ 0x60
 800492a:	d877      	bhi.n	8004a1c <HAL_TIM_ConfigClockSource+0x170>
 800492c:	2b50      	cmp	r3, #80	@ 0x50
 800492e:	d03c      	beq.n	80049aa <HAL_TIM_ConfigClockSource+0xfe>
 8004930:	2b50      	cmp	r3, #80	@ 0x50
 8004932:	d873      	bhi.n	8004a1c <HAL_TIM_ConfigClockSource+0x170>
 8004934:	2b40      	cmp	r3, #64	@ 0x40
 8004936:	d058      	beq.n	80049ea <HAL_TIM_ConfigClockSource+0x13e>
 8004938:	2b40      	cmp	r3, #64	@ 0x40
 800493a:	d86f      	bhi.n	8004a1c <HAL_TIM_ConfigClockSource+0x170>
 800493c:	2b30      	cmp	r3, #48	@ 0x30
 800493e:	d064      	beq.n	8004a0a <HAL_TIM_ConfigClockSource+0x15e>
 8004940:	2b30      	cmp	r3, #48	@ 0x30
 8004942:	d86b      	bhi.n	8004a1c <HAL_TIM_ConfigClockSource+0x170>
 8004944:	2b20      	cmp	r3, #32
 8004946:	d060      	beq.n	8004a0a <HAL_TIM_ConfigClockSource+0x15e>
 8004948:	2b20      	cmp	r3, #32
 800494a:	d867      	bhi.n	8004a1c <HAL_TIM_ConfigClockSource+0x170>
 800494c:	2b00      	cmp	r3, #0
 800494e:	d05c      	beq.n	8004a0a <HAL_TIM_ConfigClockSource+0x15e>
 8004950:	2b10      	cmp	r3, #16
 8004952:	d05a      	beq.n	8004a0a <HAL_TIM_ConfigClockSource+0x15e>
 8004954:	e062      	b.n	8004a1c <HAL_TIM_ConfigClockSource+0x170>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8004956:	687b      	ldr	r3, [r7, #4]
 8004958:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 800495a:	683b      	ldr	r3, [r7, #0]
 800495c:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 800495e:	683b      	ldr	r3, [r7, #0]
 8004960:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8004962:	683b      	ldr	r3, [r7, #0]
 8004964:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8004966:	f000 f975 	bl	8004c54 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 800496a:	687b      	ldr	r3, [r7, #4]
 800496c:	681b      	ldr	r3, [r3, #0]
 800496e:	689b      	ldr	r3, [r3, #8]
 8004970:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8004972:	68bb      	ldr	r3, [r7, #8]
 8004974:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 8004978:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 800497a:	687b      	ldr	r3, [r7, #4]
 800497c:	681b      	ldr	r3, [r3, #0]
 800497e:	68ba      	ldr	r2, [r7, #8]
 8004980:	609a      	str	r2, [r3, #8]
      break;
 8004982:	e04f      	b.n	8004a24 <HAL_TIM_ConfigClockSource+0x178>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8004984:	687b      	ldr	r3, [r7, #4]
 8004986:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8004988:	683b      	ldr	r3, [r7, #0]
 800498a:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 800498c:	683b      	ldr	r3, [r7, #0]
 800498e:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8004990:	683b      	ldr	r3, [r7, #0]
 8004992:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8004994:	f000 f95e 	bl	8004c54 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8004998:	687b      	ldr	r3, [r7, #4]
 800499a:	681b      	ldr	r3, [r3, #0]
 800499c:	689a      	ldr	r2, [r3, #8]
 800499e:	687b      	ldr	r3, [r7, #4]
 80049a0:	681b      	ldr	r3, [r3, #0]
 80049a2:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 80049a6:	609a      	str	r2, [r3, #8]
      break;
 80049a8:	e03c      	b.n	8004a24 <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80049aa:	687b      	ldr	r3, [r7, #4]
 80049ac:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80049ae:	683b      	ldr	r3, [r7, #0]
 80049b0:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80049b2:	683b      	ldr	r3, [r7, #0]
 80049b4:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 80049b6:	461a      	mov	r2, r3
 80049b8:	f000 f8d0 	bl	8004b5c <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 80049bc:	687b      	ldr	r3, [r7, #4]
 80049be:	681b      	ldr	r3, [r3, #0]
 80049c0:	2150      	movs	r1, #80	@ 0x50
 80049c2:	4618      	mov	r0, r3
 80049c4:	f000 f929 	bl	8004c1a <TIM_ITRx_SetConfig>
      break;
 80049c8:	e02c      	b.n	8004a24 <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 80049ca:	687b      	ldr	r3, [r7, #4]
 80049cc:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80049ce:	683b      	ldr	r3, [r7, #0]
 80049d0:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80049d2:	683b      	ldr	r3, [r7, #0]
 80049d4:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 80049d6:	461a      	mov	r2, r3
 80049d8:	f000 f8ef 	bl	8004bba <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 80049dc:	687b      	ldr	r3, [r7, #4]
 80049de:	681b      	ldr	r3, [r3, #0]
 80049e0:	2160      	movs	r1, #96	@ 0x60
 80049e2:	4618      	mov	r0, r3
 80049e4:	f000 f919 	bl	8004c1a <TIM_ITRx_SetConfig>
      break;
 80049e8:	e01c      	b.n	8004a24 <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80049ea:	687b      	ldr	r3, [r7, #4]
 80049ec:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80049ee:	683b      	ldr	r3, [r7, #0]
 80049f0:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80049f2:	683b      	ldr	r3, [r7, #0]
 80049f4:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 80049f6:	461a      	mov	r2, r3
 80049f8:	f000 f8b0 	bl	8004b5c <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 80049fc:	687b      	ldr	r3, [r7, #4]
 80049fe:	681b      	ldr	r3, [r3, #0]
 8004a00:	2140      	movs	r1, #64	@ 0x40
 8004a02:	4618      	mov	r0, r3
 8004a04:	f000 f909 	bl	8004c1a <TIM_ITRx_SetConfig>
      break;
 8004a08:	e00c      	b.n	8004a24 <HAL_TIM_ConfigClockSource+0x178>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8004a0a:	687b      	ldr	r3, [r7, #4]
 8004a0c:	681a      	ldr	r2, [r3, #0]
 8004a0e:	683b      	ldr	r3, [r7, #0]
 8004a10:	681b      	ldr	r3, [r3, #0]
 8004a12:	4619      	mov	r1, r3
 8004a14:	4610      	mov	r0, r2
 8004a16:	f000 f900 	bl	8004c1a <TIM_ITRx_SetConfig>
      break;
 8004a1a:	e003      	b.n	8004a24 <HAL_TIM_ConfigClockSource+0x178>
    }

    default:
      status = HAL_ERROR;
 8004a1c:	2301      	movs	r3, #1
 8004a1e:	73fb      	strb	r3, [r7, #15]
      break;
 8004a20:	e000      	b.n	8004a24 <HAL_TIM_ConfigClockSource+0x178>
      break;
 8004a22:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8004a24:	687b      	ldr	r3, [r7, #4]
 8004a26:	2201      	movs	r2, #1
 8004a28:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8004a2c:	687b      	ldr	r3, [r7, #4]
 8004a2e:	2200      	movs	r2, #0
 8004a30:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8004a34:	7bfb      	ldrb	r3, [r7, #15]
}
 8004a36:	4618      	mov	r0, r3
 8004a38:	3710      	adds	r7, #16
 8004a3a:	46bd      	mov	sp, r7
 8004a3c:	bd80      	pop	{r7, pc}

08004a3e <HAL_TIM_PeriodElapsedCallback>:
  * @brief  Period elapsed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8004a3e:	b480      	push	{r7}
 8004a40:	b083      	sub	sp, #12
 8004a42:	af00      	add	r7, sp, #0
 8004a44:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PeriodElapsedCallback could be implemented in the user file
   */
}
 8004a46:	bf00      	nop
 8004a48:	370c      	adds	r7, #12
 8004a4a:	46bd      	mov	sp, r7
 8004a4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a50:	4770      	bx	lr

08004a52 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8004a52:	b480      	push	{r7}
 8004a54:	b083      	sub	sp, #12
 8004a56:	af00      	add	r7, sp, #0
 8004a58:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8004a5a:	bf00      	nop
 8004a5c:	370c      	adds	r7, #12
 8004a5e:	46bd      	mov	sp, r7
 8004a60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a64:	4770      	bx	lr

08004a66 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8004a66:	b480      	push	{r7}
 8004a68:	b083      	sub	sp, #12
 8004a6a:	af00      	add	r7, sp, #0
 8004a6c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8004a6e:	bf00      	nop
 8004a70:	370c      	adds	r7, #12
 8004a72:	46bd      	mov	sp, r7
 8004a74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a78:	4770      	bx	lr

08004a7a <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8004a7a:	b480      	push	{r7}
 8004a7c:	b083      	sub	sp, #12
 8004a7e:	af00      	add	r7, sp, #0
 8004a80:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8004a82:	bf00      	nop
 8004a84:	370c      	adds	r7, #12
 8004a86:	46bd      	mov	sp, r7
 8004a88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a8c:	4770      	bx	lr

08004a8e <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8004a8e:	b480      	push	{r7}
 8004a90:	b083      	sub	sp, #12
 8004a92:	af00      	add	r7, sp, #0
 8004a94:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8004a96:	bf00      	nop
 8004a98:	370c      	adds	r7, #12
 8004a9a:	46bd      	mov	sp, r7
 8004a9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004aa0:	4770      	bx	lr
	...

08004aa4 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8004aa4:	b480      	push	{r7}
 8004aa6:	b085      	sub	sp, #20
 8004aa8:	af00      	add	r7, sp, #0
 8004aaa:	6078      	str	r0, [r7, #4]
 8004aac:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8004aae:	687b      	ldr	r3, [r7, #4]
 8004ab0:	681b      	ldr	r3, [r3, #0]
 8004ab2:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8004ab4:	687b      	ldr	r3, [r7, #4]
 8004ab6:	4a28      	ldr	r2, [pc, #160]	@ (8004b58 <TIM_Base_SetConfig+0xb4>)
 8004ab8:	4293      	cmp	r3, r2
 8004aba:	d003      	beq.n	8004ac4 <TIM_Base_SetConfig+0x20>
 8004abc:	687b      	ldr	r3, [r7, #4]
 8004abe:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004ac2:	d108      	bne.n	8004ad6 <TIM_Base_SetConfig+0x32>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8004ac4:	68fb      	ldr	r3, [r7, #12]
 8004ac6:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004aca:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8004acc:	683b      	ldr	r3, [r7, #0]
 8004ace:	685b      	ldr	r3, [r3, #4]
 8004ad0:	68fa      	ldr	r2, [r7, #12]
 8004ad2:	4313      	orrs	r3, r2
 8004ad4:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8004ad6:	687b      	ldr	r3, [r7, #4]
 8004ad8:	4a1f      	ldr	r2, [pc, #124]	@ (8004b58 <TIM_Base_SetConfig+0xb4>)
 8004ada:	4293      	cmp	r3, r2
 8004adc:	d003      	beq.n	8004ae6 <TIM_Base_SetConfig+0x42>
 8004ade:	687b      	ldr	r3, [r7, #4]
 8004ae0:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004ae4:	d108      	bne.n	8004af8 <TIM_Base_SetConfig+0x54>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8004ae6:	68fb      	ldr	r3, [r7, #12]
 8004ae8:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8004aec:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8004aee:	683b      	ldr	r3, [r7, #0]
 8004af0:	68db      	ldr	r3, [r3, #12]
 8004af2:	68fa      	ldr	r2, [r7, #12]
 8004af4:	4313      	orrs	r3, r2
 8004af6:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8004af8:	68fb      	ldr	r3, [r7, #12]
 8004afa:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8004afe:	683b      	ldr	r3, [r7, #0]
 8004b00:	695b      	ldr	r3, [r3, #20]
 8004b02:	4313      	orrs	r3, r2
 8004b04:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8004b06:	687b      	ldr	r3, [r7, #4]
 8004b08:	68fa      	ldr	r2, [r7, #12]
 8004b0a:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8004b0c:	683b      	ldr	r3, [r7, #0]
 8004b0e:	689a      	ldr	r2, [r3, #8]
 8004b10:	687b      	ldr	r3, [r7, #4]
 8004b12:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8004b14:	683b      	ldr	r3, [r7, #0]
 8004b16:	681a      	ldr	r2, [r3, #0]
 8004b18:	687b      	ldr	r3, [r7, #4]
 8004b1a:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8004b1c:	687b      	ldr	r3, [r7, #4]
 8004b1e:	4a0e      	ldr	r2, [pc, #56]	@ (8004b58 <TIM_Base_SetConfig+0xb4>)
 8004b20:	4293      	cmp	r3, r2
 8004b22:	d103      	bne.n	8004b2c <TIM_Base_SetConfig+0x88>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8004b24:	683b      	ldr	r3, [r7, #0]
 8004b26:	691a      	ldr	r2, [r3, #16]
 8004b28:	687b      	ldr	r3, [r7, #4]
 8004b2a:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8004b2c:	687b      	ldr	r3, [r7, #4]
 8004b2e:	2201      	movs	r2, #1
 8004b30:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 8004b32:	687b      	ldr	r3, [r7, #4]
 8004b34:	691b      	ldr	r3, [r3, #16]
 8004b36:	f003 0301 	and.w	r3, r3, #1
 8004b3a:	2b01      	cmp	r3, #1
 8004b3c:	d105      	bne.n	8004b4a <TIM_Base_SetConfig+0xa6>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 8004b3e:	687b      	ldr	r3, [r7, #4]
 8004b40:	691b      	ldr	r3, [r3, #16]
 8004b42:	f023 0201 	bic.w	r2, r3, #1
 8004b46:	687b      	ldr	r3, [r7, #4]
 8004b48:	611a      	str	r2, [r3, #16]
  }
}
 8004b4a:	bf00      	nop
 8004b4c:	3714      	adds	r7, #20
 8004b4e:	46bd      	mov	sp, r7
 8004b50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b54:	4770      	bx	lr
 8004b56:	bf00      	nop
 8004b58:	40012c00 	.word	0x40012c00

08004b5c <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8004b5c:	b480      	push	{r7}
 8004b5e:	b087      	sub	sp, #28
 8004b60:	af00      	add	r7, sp, #0
 8004b62:	60f8      	str	r0, [r7, #12]
 8004b64:	60b9      	str	r1, [r7, #8]
 8004b66:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8004b68:	68fb      	ldr	r3, [r7, #12]
 8004b6a:	6a1b      	ldr	r3, [r3, #32]
 8004b6c:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8004b6e:	68fb      	ldr	r3, [r7, #12]
 8004b70:	6a1b      	ldr	r3, [r3, #32]
 8004b72:	f023 0201 	bic.w	r2, r3, #1
 8004b76:	68fb      	ldr	r3, [r7, #12]
 8004b78:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8004b7a:	68fb      	ldr	r3, [r7, #12]
 8004b7c:	699b      	ldr	r3, [r3, #24]
 8004b7e:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8004b80:	693b      	ldr	r3, [r7, #16]
 8004b82:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8004b86:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8004b88:	687b      	ldr	r3, [r7, #4]
 8004b8a:	011b      	lsls	r3, r3, #4
 8004b8c:	693a      	ldr	r2, [r7, #16]
 8004b8e:	4313      	orrs	r3, r2
 8004b90:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8004b92:	697b      	ldr	r3, [r7, #20]
 8004b94:	f023 030a 	bic.w	r3, r3, #10
 8004b98:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8004b9a:	697a      	ldr	r2, [r7, #20]
 8004b9c:	68bb      	ldr	r3, [r7, #8]
 8004b9e:	4313      	orrs	r3, r2
 8004ba0:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8004ba2:	68fb      	ldr	r3, [r7, #12]
 8004ba4:	693a      	ldr	r2, [r7, #16]
 8004ba6:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8004ba8:	68fb      	ldr	r3, [r7, #12]
 8004baa:	697a      	ldr	r2, [r7, #20]
 8004bac:	621a      	str	r2, [r3, #32]
}
 8004bae:	bf00      	nop
 8004bb0:	371c      	adds	r7, #28
 8004bb2:	46bd      	mov	sp, r7
 8004bb4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004bb8:	4770      	bx	lr

08004bba <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8004bba:	b480      	push	{r7}
 8004bbc:	b087      	sub	sp, #28
 8004bbe:	af00      	add	r7, sp, #0
 8004bc0:	60f8      	str	r0, [r7, #12]
 8004bc2:	60b9      	str	r1, [r7, #8]
 8004bc4:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8004bc6:	68fb      	ldr	r3, [r7, #12]
 8004bc8:	6a1b      	ldr	r3, [r3, #32]
 8004bca:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8004bcc:	68fb      	ldr	r3, [r7, #12]
 8004bce:	6a1b      	ldr	r3, [r3, #32]
 8004bd0:	f023 0210 	bic.w	r2, r3, #16
 8004bd4:	68fb      	ldr	r3, [r7, #12]
 8004bd6:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8004bd8:	68fb      	ldr	r3, [r7, #12]
 8004bda:	699b      	ldr	r3, [r3, #24]
 8004bdc:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8004bde:	693b      	ldr	r3, [r7, #16]
 8004be0:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8004be4:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8004be6:	687b      	ldr	r3, [r7, #4]
 8004be8:	031b      	lsls	r3, r3, #12
 8004bea:	693a      	ldr	r2, [r7, #16]
 8004bec:	4313      	orrs	r3, r2
 8004bee:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8004bf0:	697b      	ldr	r3, [r7, #20]
 8004bf2:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 8004bf6:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8004bf8:	68bb      	ldr	r3, [r7, #8]
 8004bfa:	011b      	lsls	r3, r3, #4
 8004bfc:	697a      	ldr	r2, [r7, #20]
 8004bfe:	4313      	orrs	r3, r2
 8004c00:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8004c02:	68fb      	ldr	r3, [r7, #12]
 8004c04:	693a      	ldr	r2, [r7, #16]
 8004c06:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8004c08:	68fb      	ldr	r3, [r7, #12]
 8004c0a:	697a      	ldr	r2, [r7, #20]
 8004c0c:	621a      	str	r2, [r3, #32]
}
 8004c0e:	bf00      	nop
 8004c10:	371c      	adds	r7, #28
 8004c12:	46bd      	mov	sp, r7
 8004c14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c18:	4770      	bx	lr

08004c1a <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8004c1a:	b480      	push	{r7}
 8004c1c:	b085      	sub	sp, #20
 8004c1e:	af00      	add	r7, sp, #0
 8004c20:	6078      	str	r0, [r7, #4]
 8004c22:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8004c24:	687b      	ldr	r3, [r7, #4]
 8004c26:	689b      	ldr	r3, [r3, #8]
 8004c28:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8004c2a:	68fb      	ldr	r3, [r7, #12]
 8004c2c:	f423 1340 	bic.w	r3, r3, #3145728	@ 0x300000
 8004c30:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004c34:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8004c36:	683a      	ldr	r2, [r7, #0]
 8004c38:	68fb      	ldr	r3, [r7, #12]
 8004c3a:	4313      	orrs	r3, r2
 8004c3c:	f043 0307 	orr.w	r3, r3, #7
 8004c40:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8004c42:	687b      	ldr	r3, [r7, #4]
 8004c44:	68fa      	ldr	r2, [r7, #12]
 8004c46:	609a      	str	r2, [r3, #8]
}
 8004c48:	bf00      	nop
 8004c4a:	3714      	adds	r7, #20
 8004c4c:	46bd      	mov	sp, r7
 8004c4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c52:	4770      	bx	lr

08004c54 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8004c54:	b480      	push	{r7}
 8004c56:	b087      	sub	sp, #28
 8004c58:	af00      	add	r7, sp, #0
 8004c5a:	60f8      	str	r0, [r7, #12]
 8004c5c:	60b9      	str	r1, [r7, #8]
 8004c5e:	607a      	str	r2, [r7, #4]
 8004c60:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8004c62:	68fb      	ldr	r3, [r7, #12]
 8004c64:	689b      	ldr	r3, [r3, #8]
 8004c66:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8004c68:	697b      	ldr	r3, [r7, #20]
 8004c6a:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8004c6e:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8004c70:	683b      	ldr	r3, [r7, #0]
 8004c72:	021a      	lsls	r2, r3, #8
 8004c74:	687b      	ldr	r3, [r7, #4]
 8004c76:	431a      	orrs	r2, r3
 8004c78:	68bb      	ldr	r3, [r7, #8]
 8004c7a:	4313      	orrs	r3, r2
 8004c7c:	697a      	ldr	r2, [r7, #20]
 8004c7e:	4313      	orrs	r3, r2
 8004c80:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8004c82:	68fb      	ldr	r3, [r7, #12]
 8004c84:	697a      	ldr	r2, [r7, #20]
 8004c86:	609a      	str	r2, [r3, #8]
}
 8004c88:	bf00      	nop
 8004c8a:	371c      	adds	r7, #28
 8004c8c:	46bd      	mov	sp, r7
 8004c8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c92:	4770      	bx	lr

08004c94 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8004c94:	b480      	push	{r7}
 8004c96:	b085      	sub	sp, #20
 8004c98:	af00      	add	r7, sp, #0
 8004c9a:	6078      	str	r0, [r7, #4]
 8004c9c:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8004c9e:	687b      	ldr	r3, [r7, #4]
 8004ca0:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8004ca4:	2b01      	cmp	r3, #1
 8004ca6:	d101      	bne.n	8004cac <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8004ca8:	2302      	movs	r3, #2
 8004caa:	e04a      	b.n	8004d42 <HAL_TIMEx_MasterConfigSynchronization+0xae>
 8004cac:	687b      	ldr	r3, [r7, #4]
 8004cae:	2201      	movs	r2, #1
 8004cb0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004cb4:	687b      	ldr	r3, [r7, #4]
 8004cb6:	2202      	movs	r2, #2
 8004cb8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8004cbc:	687b      	ldr	r3, [r7, #4]
 8004cbe:	681b      	ldr	r3, [r3, #0]
 8004cc0:	685b      	ldr	r3, [r3, #4]
 8004cc2:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8004cc4:	687b      	ldr	r3, [r7, #4]
 8004cc6:	681b      	ldr	r3, [r3, #0]
 8004cc8:	689b      	ldr	r3, [r3, #8]
 8004cca:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8004ccc:	687b      	ldr	r3, [r7, #4]
 8004cce:	681b      	ldr	r3, [r3, #0]
 8004cd0:	4a1f      	ldr	r2, [pc, #124]	@ (8004d50 <HAL_TIMEx_MasterConfigSynchronization+0xbc>)
 8004cd2:	4293      	cmp	r3, r2
 8004cd4:	d108      	bne.n	8004ce8 <HAL_TIMEx_MasterConfigSynchronization+0x54>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 8004cd6:	68fb      	ldr	r3, [r7, #12]
 8004cd8:	f423 0370 	bic.w	r3, r3, #15728640	@ 0xf00000
 8004cdc:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8004cde:	683b      	ldr	r3, [r7, #0]
 8004ce0:	685b      	ldr	r3, [r3, #4]
 8004ce2:	68fa      	ldr	r2, [r7, #12]
 8004ce4:	4313      	orrs	r3, r2
 8004ce6:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8004ce8:	68fb      	ldr	r3, [r7, #12]
 8004cea:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004cee:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8004cf0:	683b      	ldr	r3, [r7, #0]
 8004cf2:	681b      	ldr	r3, [r3, #0]
 8004cf4:	68fa      	ldr	r2, [r7, #12]
 8004cf6:	4313      	orrs	r3, r2
 8004cf8:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8004cfa:	687b      	ldr	r3, [r7, #4]
 8004cfc:	681b      	ldr	r3, [r3, #0]
 8004cfe:	68fa      	ldr	r2, [r7, #12]
 8004d00:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004d02:	687b      	ldr	r3, [r7, #4]
 8004d04:	681b      	ldr	r3, [r3, #0]
 8004d06:	4a12      	ldr	r2, [pc, #72]	@ (8004d50 <HAL_TIMEx_MasterConfigSynchronization+0xbc>)
 8004d08:	4293      	cmp	r3, r2
 8004d0a:	d004      	beq.n	8004d16 <HAL_TIMEx_MasterConfigSynchronization+0x82>
 8004d0c:	687b      	ldr	r3, [r7, #4]
 8004d0e:	681b      	ldr	r3, [r3, #0]
 8004d10:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004d14:	d10c      	bne.n	8004d30 <HAL_TIMEx_MasterConfigSynchronization+0x9c>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8004d16:	68bb      	ldr	r3, [r7, #8]
 8004d18:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8004d1c:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8004d1e:	683b      	ldr	r3, [r7, #0]
 8004d20:	689b      	ldr	r3, [r3, #8]
 8004d22:	68ba      	ldr	r2, [r7, #8]
 8004d24:	4313      	orrs	r3, r2
 8004d26:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8004d28:	687b      	ldr	r3, [r7, #4]
 8004d2a:	681b      	ldr	r3, [r3, #0]
 8004d2c:	68ba      	ldr	r2, [r7, #8]
 8004d2e:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8004d30:	687b      	ldr	r3, [r7, #4]
 8004d32:	2201      	movs	r2, #1
 8004d34:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8004d38:	687b      	ldr	r3, [r7, #4]
 8004d3a:	2200      	movs	r2, #0
 8004d3c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8004d40:	2300      	movs	r3, #0
}
 8004d42:	4618      	mov	r0, r3
 8004d44:	3714      	adds	r7, #20
 8004d46:	46bd      	mov	sp, r7
 8004d48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d4c:	4770      	bx	lr
 8004d4e:	bf00      	nop
 8004d50:	40012c00 	.word	0x40012c00

08004d54 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8004d54:	b480      	push	{r7}
 8004d56:	b083      	sub	sp, #12
 8004d58:	af00      	add	r7, sp, #0
 8004d5a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8004d5c:	bf00      	nop
 8004d5e:	370c      	adds	r7, #12
 8004d60:	46bd      	mov	sp, r7
 8004d62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d66:	4770      	bx	lr

08004d68 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8004d68:	b480      	push	{r7}
 8004d6a:	b083      	sub	sp, #12
 8004d6c:	af00      	add	r7, sp, #0
 8004d6e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8004d70:	bf00      	nop
 8004d72:	370c      	adds	r7, #12
 8004d74:	46bd      	mov	sp, r7
 8004d76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d7a:	4770      	bx	lr

08004d7c <HAL_TIMEx_Break2Callback>:
  * @brief  Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 8004d7c:	b480      	push	{r7}
 8004d7e:	b083      	sub	sp, #12
 8004d80:	af00      	add	r7, sp, #0
 8004d82:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 8004d84:	bf00      	nop
 8004d86:	370c      	adds	r7, #12
 8004d88:	46bd      	mov	sp, r7
 8004d8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d8e:	4770      	bx	lr

08004d90 <LL_RCC_GetUSARTClockSource>:
{
 8004d90:	b480      	push	{r7}
 8004d92:	b083      	sub	sp, #12
 8004d94:	af00      	add	r7, sp, #0
 8004d96:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(RCC->CCIPR, USARTx));
 8004d98:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8004d9c:	f8d3 2088 	ldr.w	r2, [r3, #136]	@ 0x88
 8004da0:	687b      	ldr	r3, [r7, #4]
 8004da2:	4013      	ands	r3, r2
}
 8004da4:	4618      	mov	r0, r3
 8004da6:	370c      	adds	r7, #12
 8004da8:	46bd      	mov	sp, r7
 8004daa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004dae:	4770      	bx	lr

08004db0 <LL_RCC_GetLPUARTClockSource>:
{
 8004db0:	b480      	push	{r7}
 8004db2:	b083      	sub	sp, #12
 8004db4:	af00      	add	r7, sp, #0
 8004db6:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(RCC->CCIPR, LPUARTx));
 8004db8:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8004dbc:	f8d3 2088 	ldr.w	r2, [r3, #136]	@ 0x88
 8004dc0:	687b      	ldr	r3, [r7, #4]
 8004dc2:	4013      	ands	r3, r2
}
 8004dc4:	4618      	mov	r0, r3
 8004dc6:	370c      	adds	r7, #12
 8004dc8:	46bd      	mov	sp, r7
 8004dca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004dce:	4770      	bx	lr

08004dd0 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8004dd0:	b580      	push	{r7, lr}
 8004dd2:	b082      	sub	sp, #8
 8004dd4:	af00      	add	r7, sp, #0
 8004dd6:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8004dd8:	687b      	ldr	r3, [r7, #4]
 8004dda:	2b00      	cmp	r3, #0
 8004ddc:	d101      	bne.n	8004de2 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8004dde:	2301      	movs	r3, #1
 8004de0:	e042      	b.n	8004e68 <HAL_UART_Init+0x98>
#else
    assert_param(IS_UART_INSTANCE(huart->Instance));
#endif /* LPUART1 */
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8004de2:	687b      	ldr	r3, [r7, #4]
 8004de4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004de8:	2b00      	cmp	r3, #0
 8004dea:	d106      	bne.n	8004dfa <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8004dec:	687b      	ldr	r3, [r7, #4]
 8004dee:	2200      	movs	r2, #0
 8004df0:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8004df4:	6878      	ldr	r0, [r7, #4]
 8004df6:	f7fc ff37 	bl	8001c68 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8004dfa:	687b      	ldr	r3, [r7, #4]
 8004dfc:	2224      	movs	r2, #36	@ 0x24
 8004dfe:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  __HAL_UART_DISABLE(huart);
 8004e02:	687b      	ldr	r3, [r7, #4]
 8004e04:	681b      	ldr	r3, [r3, #0]
 8004e06:	681a      	ldr	r2, [r3, #0]
 8004e08:	687b      	ldr	r3, [r7, #4]
 8004e0a:	681b      	ldr	r3, [r3, #0]
 8004e0c:	f022 0201 	bic.w	r2, r2, #1
 8004e10:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8004e12:	687b      	ldr	r3, [r7, #4]
 8004e14:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004e16:	2b00      	cmp	r3, #0
 8004e18:	d002      	beq.n	8004e20 <HAL_UART_Init+0x50>
  {
    UART_AdvFeatureConfig(huart);
 8004e1a:	6878      	ldr	r0, [r7, #4]
 8004e1c:	f000 fade 	bl	80053dc <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8004e20:	6878      	ldr	r0, [r7, #4]
 8004e22:	f000 f8b3 	bl	8004f8c <UART_SetConfig>
 8004e26:	4603      	mov	r3, r0
 8004e28:	2b01      	cmp	r3, #1
 8004e2a:	d101      	bne.n	8004e30 <HAL_UART_Init+0x60>
  {
    return HAL_ERROR;
 8004e2c:	2301      	movs	r3, #1
 8004e2e:	e01b      	b.n	8004e68 <HAL_UART_Init+0x98>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8004e30:	687b      	ldr	r3, [r7, #4]
 8004e32:	681b      	ldr	r3, [r3, #0]
 8004e34:	685a      	ldr	r2, [r3, #4]
 8004e36:	687b      	ldr	r3, [r7, #4]
 8004e38:	681b      	ldr	r3, [r3, #0]
 8004e3a:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8004e3e:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8004e40:	687b      	ldr	r3, [r7, #4]
 8004e42:	681b      	ldr	r3, [r3, #0]
 8004e44:	689a      	ldr	r2, [r3, #8]
 8004e46:	687b      	ldr	r3, [r7, #4]
 8004e48:	681b      	ldr	r3, [r3, #0]
 8004e4a:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8004e4e:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8004e50:	687b      	ldr	r3, [r7, #4]
 8004e52:	681b      	ldr	r3, [r3, #0]
 8004e54:	681a      	ldr	r2, [r3, #0]
 8004e56:	687b      	ldr	r3, [r7, #4]
 8004e58:	681b      	ldr	r3, [r3, #0]
 8004e5a:	f042 0201 	orr.w	r2, r2, #1
 8004e5e:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8004e60:	6878      	ldr	r0, [r7, #4]
 8004e62:	f000 fb5d 	bl	8005520 <UART_CheckIdleState>
 8004e66:	4603      	mov	r3, r0
}
 8004e68:	4618      	mov	r0, r3
 8004e6a:	3708      	adds	r7, #8
 8004e6c:	46bd      	mov	sp, r7
 8004e6e:	bd80      	pop	{r7, pc}

08004e70 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004e70:	b580      	push	{r7, lr}
 8004e72:	b08a      	sub	sp, #40	@ 0x28
 8004e74:	af02      	add	r7, sp, #8
 8004e76:	60f8      	str	r0, [r7, #12]
 8004e78:	60b9      	str	r1, [r7, #8]
 8004e7a:	603b      	str	r3, [r7, #0]
 8004e7c:	4613      	mov	r3, r2
 8004e7e:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8004e80:	68fb      	ldr	r3, [r7, #12]
 8004e82:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004e86:	2b20      	cmp	r3, #32
 8004e88:	d17b      	bne.n	8004f82 <HAL_UART_Transmit+0x112>
  {
    if ((pData == NULL) || (Size == 0U))
 8004e8a:	68bb      	ldr	r3, [r7, #8]
 8004e8c:	2b00      	cmp	r3, #0
 8004e8e:	d002      	beq.n	8004e96 <HAL_UART_Transmit+0x26>
 8004e90:	88fb      	ldrh	r3, [r7, #6]
 8004e92:	2b00      	cmp	r3, #0
 8004e94:	d101      	bne.n	8004e9a <HAL_UART_Transmit+0x2a>
    {
      return  HAL_ERROR;
 8004e96:	2301      	movs	r3, #1
 8004e98:	e074      	b.n	8004f84 <HAL_UART_Transmit+0x114>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004e9a:	68fb      	ldr	r3, [r7, #12]
 8004e9c:	2200      	movs	r2, #0
 8004e9e:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8004ea2:	68fb      	ldr	r3, [r7, #12]
 8004ea4:	2221      	movs	r2, #33	@ 0x21
 8004ea6:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8004eaa:	f7fd fa41 	bl	8002330 <HAL_GetTick>
 8004eae:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 8004eb0:	68fb      	ldr	r3, [r7, #12]
 8004eb2:	88fa      	ldrh	r2, [r7, #6]
 8004eb4:	f8a3 2054 	strh.w	r2, [r3, #84]	@ 0x54
    huart->TxXferCount = Size;
 8004eb8:	68fb      	ldr	r3, [r7, #12]
 8004eba:	88fa      	ldrh	r2, [r7, #6]
 8004ebc:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8004ec0:	68fb      	ldr	r3, [r7, #12]
 8004ec2:	689b      	ldr	r3, [r3, #8]
 8004ec4:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004ec8:	d108      	bne.n	8004edc <HAL_UART_Transmit+0x6c>
 8004eca:	68fb      	ldr	r3, [r7, #12]
 8004ecc:	691b      	ldr	r3, [r3, #16]
 8004ece:	2b00      	cmp	r3, #0
 8004ed0:	d104      	bne.n	8004edc <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 8004ed2:	2300      	movs	r3, #0
 8004ed4:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8004ed6:	68bb      	ldr	r3, [r7, #8]
 8004ed8:	61bb      	str	r3, [r7, #24]
 8004eda:	e003      	b.n	8004ee4 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 8004edc:	68bb      	ldr	r3, [r7, #8]
 8004ede:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8004ee0:	2300      	movs	r3, #0
 8004ee2:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8004ee4:	e030      	b.n	8004f48 <HAL_UART_Transmit+0xd8>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8004ee6:	683b      	ldr	r3, [r7, #0]
 8004ee8:	9300      	str	r3, [sp, #0]
 8004eea:	697b      	ldr	r3, [r7, #20]
 8004eec:	2200      	movs	r2, #0
 8004eee:	2180      	movs	r1, #128	@ 0x80
 8004ef0:	68f8      	ldr	r0, [r7, #12]
 8004ef2:	f000 fbbf 	bl	8005674 <UART_WaitOnFlagUntilTimeout>
 8004ef6:	4603      	mov	r3, r0
 8004ef8:	2b00      	cmp	r3, #0
 8004efa:	d005      	beq.n	8004f08 <HAL_UART_Transmit+0x98>
      {

        huart->gState = HAL_UART_STATE_READY;
 8004efc:	68fb      	ldr	r3, [r7, #12]
 8004efe:	2220      	movs	r2, #32
 8004f00:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

        return HAL_TIMEOUT;
 8004f04:	2303      	movs	r3, #3
 8004f06:	e03d      	b.n	8004f84 <HAL_UART_Transmit+0x114>
      }
      if (pdata8bits == NULL)
 8004f08:	69fb      	ldr	r3, [r7, #28]
 8004f0a:	2b00      	cmp	r3, #0
 8004f0c:	d10b      	bne.n	8004f26 <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8004f0e:	69bb      	ldr	r3, [r7, #24]
 8004f10:	881b      	ldrh	r3, [r3, #0]
 8004f12:	461a      	mov	r2, r3
 8004f14:	68fb      	ldr	r3, [r7, #12]
 8004f16:	681b      	ldr	r3, [r3, #0]
 8004f18:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8004f1c:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 8004f1e:	69bb      	ldr	r3, [r7, #24]
 8004f20:	3302      	adds	r3, #2
 8004f22:	61bb      	str	r3, [r7, #24]
 8004f24:	e007      	b.n	8004f36 <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8004f26:	69fb      	ldr	r3, [r7, #28]
 8004f28:	781a      	ldrb	r2, [r3, #0]
 8004f2a:	68fb      	ldr	r3, [r7, #12]
 8004f2c:	681b      	ldr	r3, [r3, #0]
 8004f2e:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 8004f30:	69fb      	ldr	r3, [r7, #28]
 8004f32:	3301      	adds	r3, #1
 8004f34:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8004f36:	68fb      	ldr	r3, [r7, #12]
 8004f38:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 8004f3c:	b29b      	uxth	r3, r3
 8004f3e:	3b01      	subs	r3, #1
 8004f40:	b29a      	uxth	r2, r3
 8004f42:	68fb      	ldr	r3, [r7, #12]
 8004f44:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
    while (huart->TxXferCount > 0U)
 8004f48:	68fb      	ldr	r3, [r7, #12]
 8004f4a:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 8004f4e:	b29b      	uxth	r3, r3
 8004f50:	2b00      	cmp	r3, #0
 8004f52:	d1c8      	bne.n	8004ee6 <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8004f54:	683b      	ldr	r3, [r7, #0]
 8004f56:	9300      	str	r3, [sp, #0]
 8004f58:	697b      	ldr	r3, [r7, #20]
 8004f5a:	2200      	movs	r2, #0
 8004f5c:	2140      	movs	r1, #64	@ 0x40
 8004f5e:	68f8      	ldr	r0, [r7, #12]
 8004f60:	f000 fb88 	bl	8005674 <UART_WaitOnFlagUntilTimeout>
 8004f64:	4603      	mov	r3, r0
 8004f66:	2b00      	cmp	r3, #0
 8004f68:	d005      	beq.n	8004f76 <HAL_UART_Transmit+0x106>
    {
      huart->gState = HAL_UART_STATE_READY;
 8004f6a:	68fb      	ldr	r3, [r7, #12]
 8004f6c:	2220      	movs	r2, #32
 8004f6e:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      return HAL_TIMEOUT;
 8004f72:	2303      	movs	r3, #3
 8004f74:	e006      	b.n	8004f84 <HAL_UART_Transmit+0x114>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8004f76:	68fb      	ldr	r3, [r7, #12]
 8004f78:	2220      	movs	r2, #32
 8004f7a:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    return HAL_OK;
 8004f7e:	2300      	movs	r3, #0
 8004f80:	e000      	b.n	8004f84 <HAL_UART_Transmit+0x114>
  }
  else
  {
    return HAL_BUSY;
 8004f82:	2302      	movs	r3, #2
  }
}
 8004f84:	4618      	mov	r0, r3
 8004f86:	3720      	adds	r7, #32
 8004f88:	46bd      	mov	sp, r7
 8004f8a:	bd80      	pop	{r7, pc}

08004f8c <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8004f8c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8004f90:	b08c      	sub	sp, #48	@ 0x30
 8004f92:	af00      	add	r7, sp, #0
 8004f94:	6178      	str	r0, [r7, #20]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8004f96:	2300      	movs	r3, #0
 8004f98:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8004f9c:	697b      	ldr	r3, [r7, #20]
 8004f9e:	689a      	ldr	r2, [r3, #8]
 8004fa0:	697b      	ldr	r3, [r7, #20]
 8004fa2:	691b      	ldr	r3, [r3, #16]
 8004fa4:	431a      	orrs	r2, r3
 8004fa6:	697b      	ldr	r3, [r7, #20]
 8004fa8:	695b      	ldr	r3, [r3, #20]
 8004faa:	431a      	orrs	r2, r3
 8004fac:	697b      	ldr	r3, [r7, #20]
 8004fae:	69db      	ldr	r3, [r3, #28]
 8004fb0:	4313      	orrs	r3, r2
 8004fb2:	62fb      	str	r3, [r7, #44]	@ 0x2c
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8004fb4:	697b      	ldr	r3, [r7, #20]
 8004fb6:	681b      	ldr	r3, [r3, #0]
 8004fb8:	681a      	ldr	r2, [r3, #0]
 8004fba:	4baf      	ldr	r3, [pc, #700]	@ (8005278 <UART_SetConfig+0x2ec>)
 8004fbc:	4013      	ands	r3, r2
 8004fbe:	697a      	ldr	r2, [r7, #20]
 8004fc0:	6812      	ldr	r2, [r2, #0]
 8004fc2:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8004fc4:	430b      	orrs	r3, r1
 8004fc6:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8004fc8:	697b      	ldr	r3, [r7, #20]
 8004fca:	681b      	ldr	r3, [r3, #0]
 8004fcc:	685b      	ldr	r3, [r3, #4]
 8004fce:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8004fd2:	697b      	ldr	r3, [r7, #20]
 8004fd4:	68da      	ldr	r2, [r3, #12]
 8004fd6:	697b      	ldr	r3, [r7, #20]
 8004fd8:	681b      	ldr	r3, [r3, #0]
 8004fda:	430a      	orrs	r2, r1
 8004fdc:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8004fde:	697b      	ldr	r3, [r7, #20]
 8004fe0:	699b      	ldr	r3, [r3, #24]
 8004fe2:	62fb      	str	r3, [r7, #44]	@ 0x2c

#if defined(LPUART1)
  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8004fe4:	697b      	ldr	r3, [r7, #20]
 8004fe6:	681b      	ldr	r3, [r3, #0]
 8004fe8:	4aa4      	ldr	r2, [pc, #656]	@ (800527c <UART_SetConfig+0x2f0>)
 8004fea:	4293      	cmp	r3, r2
 8004fec:	d004      	beq.n	8004ff8 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8004fee:	697b      	ldr	r3, [r7, #20]
 8004ff0:	6a1b      	ldr	r3, [r3, #32]
 8004ff2:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8004ff4:	4313      	orrs	r3, r2
 8004ff6:	62fb      	str	r3, [r7, #44]	@ 0x2c
  }
#else
  tmpreg |= huart->Init.OneBitSampling;
#endif /* LPUART1 */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8004ff8:	697b      	ldr	r3, [r7, #20]
 8004ffa:	681b      	ldr	r3, [r3, #0]
 8004ffc:	689b      	ldr	r3, [r3, #8]
 8004ffe:	f023 436e 	bic.w	r3, r3, #3992977408	@ 0xee000000
 8005002:	f423 6330 	bic.w	r3, r3, #2816	@ 0xb00
 8005006:	697a      	ldr	r2, [r7, #20]
 8005008:	6812      	ldr	r2, [r2, #0]
 800500a:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800500c:	430b      	orrs	r3, r1
 800500e:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 8005010:	697b      	ldr	r3, [r7, #20]
 8005012:	681b      	ldr	r3, [r3, #0]
 8005014:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005016:	f023 010f 	bic.w	r1, r3, #15
 800501a:	697b      	ldr	r3, [r7, #20]
 800501c:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800501e:	697b      	ldr	r3, [r7, #20]
 8005020:	681b      	ldr	r3, [r3, #0]
 8005022:	430a      	orrs	r2, r1
 8005024:	62da      	str	r2, [r3, #44]	@ 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8005026:	697b      	ldr	r3, [r7, #20]
 8005028:	681b      	ldr	r3, [r3, #0]
 800502a:	4a95      	ldr	r2, [pc, #596]	@ (8005280 <UART_SetConfig+0x2f4>)
 800502c:	4293      	cmp	r3, r2
 800502e:	d125      	bne.n	800507c <UART_SetConfig+0xf0>
 8005030:	2003      	movs	r0, #3
 8005032:	f7ff fead 	bl	8004d90 <LL_RCC_GetUSARTClockSource>
 8005036:	4603      	mov	r3, r0
 8005038:	2b03      	cmp	r3, #3
 800503a:	d81b      	bhi.n	8005074 <UART_SetConfig+0xe8>
 800503c:	a201      	add	r2, pc, #4	@ (adr r2, 8005044 <UART_SetConfig+0xb8>)
 800503e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005042:	bf00      	nop
 8005044:	08005055 	.word	0x08005055
 8005048:	08005065 	.word	0x08005065
 800504c:	0800505d 	.word	0x0800505d
 8005050:	0800506d 	.word	0x0800506d
 8005054:	2301      	movs	r3, #1
 8005056:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800505a:	e042      	b.n	80050e2 <UART_SetConfig+0x156>
 800505c:	2302      	movs	r3, #2
 800505e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8005062:	e03e      	b.n	80050e2 <UART_SetConfig+0x156>
 8005064:	2304      	movs	r3, #4
 8005066:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800506a:	e03a      	b.n	80050e2 <UART_SetConfig+0x156>
 800506c:	2308      	movs	r3, #8
 800506e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8005072:	e036      	b.n	80050e2 <UART_SetConfig+0x156>
 8005074:	2310      	movs	r3, #16
 8005076:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800507a:	e032      	b.n	80050e2 <UART_SetConfig+0x156>
 800507c:	697b      	ldr	r3, [r7, #20]
 800507e:	681b      	ldr	r3, [r3, #0]
 8005080:	4a7e      	ldr	r2, [pc, #504]	@ (800527c <UART_SetConfig+0x2f0>)
 8005082:	4293      	cmp	r3, r2
 8005084:	d12a      	bne.n	80050dc <UART_SetConfig+0x150>
 8005086:	f44f 6040 	mov.w	r0, #3072	@ 0xc00
 800508a:	f7ff fe91 	bl	8004db0 <LL_RCC_GetLPUARTClockSource>
 800508e:	4603      	mov	r3, r0
 8005090:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8005094:	d01a      	beq.n	80050cc <UART_SetConfig+0x140>
 8005096:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 800509a:	d81b      	bhi.n	80050d4 <UART_SetConfig+0x148>
 800509c:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80050a0:	d00c      	beq.n	80050bc <UART_SetConfig+0x130>
 80050a2:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80050a6:	d815      	bhi.n	80050d4 <UART_SetConfig+0x148>
 80050a8:	2b00      	cmp	r3, #0
 80050aa:	d003      	beq.n	80050b4 <UART_SetConfig+0x128>
 80050ac:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80050b0:	d008      	beq.n	80050c4 <UART_SetConfig+0x138>
 80050b2:	e00f      	b.n	80050d4 <UART_SetConfig+0x148>
 80050b4:	2300      	movs	r3, #0
 80050b6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80050ba:	e012      	b.n	80050e2 <UART_SetConfig+0x156>
 80050bc:	2302      	movs	r3, #2
 80050be:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80050c2:	e00e      	b.n	80050e2 <UART_SetConfig+0x156>
 80050c4:	2304      	movs	r3, #4
 80050c6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80050ca:	e00a      	b.n	80050e2 <UART_SetConfig+0x156>
 80050cc:	2308      	movs	r3, #8
 80050ce:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80050d2:	e006      	b.n	80050e2 <UART_SetConfig+0x156>
 80050d4:	2310      	movs	r3, #16
 80050d6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80050da:	e002      	b.n	80050e2 <UART_SetConfig+0x156>
 80050dc:	2310      	movs	r3, #16
 80050de:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b

#if defined(LPUART1)
  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 80050e2:	697b      	ldr	r3, [r7, #20]
 80050e4:	681b      	ldr	r3, [r3, #0]
 80050e6:	4a65      	ldr	r2, [pc, #404]	@ (800527c <UART_SetConfig+0x2f0>)
 80050e8:	4293      	cmp	r3, r2
 80050ea:	f040 8097 	bne.w	800521c <UART_SetConfig+0x290>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 80050ee:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 80050f2:	2b08      	cmp	r3, #8
 80050f4:	d823      	bhi.n	800513e <UART_SetConfig+0x1b2>
 80050f6:	a201      	add	r2, pc, #4	@ (adr r2, 80050fc <UART_SetConfig+0x170>)
 80050f8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80050fc:	08005121 	.word	0x08005121
 8005100:	0800513f 	.word	0x0800513f
 8005104:	08005129 	.word	0x08005129
 8005108:	0800513f 	.word	0x0800513f
 800510c:	0800512f 	.word	0x0800512f
 8005110:	0800513f 	.word	0x0800513f
 8005114:	0800513f 	.word	0x0800513f
 8005118:	0800513f 	.word	0x0800513f
 800511c:	08005137 	.word	0x08005137
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8005120:	f7fe fd9c 	bl	8003c5c <HAL_RCC_GetPCLK1Freq>
 8005124:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8005126:	e010      	b.n	800514a <UART_SetConfig+0x1be>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8005128:	4b56      	ldr	r3, [pc, #344]	@ (8005284 <UART_SetConfig+0x2f8>)
 800512a:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 800512c:	e00d      	b.n	800514a <UART_SetConfig+0x1be>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800512e:	f7fe fd15 	bl	8003b5c <HAL_RCC_GetSysClockFreq>
 8005132:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8005134:	e009      	b.n	800514a <UART_SetConfig+0x1be>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8005136:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800513a:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 800513c:	e005      	b.n	800514a <UART_SetConfig+0x1be>
      default:
        pclk = 0U;
 800513e:	2300      	movs	r3, #0
 8005140:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 8005142:	2301      	movs	r3, #1
 8005144:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 8005148:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 800514a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800514c:	2b00      	cmp	r3, #0
 800514e:	f000 812b 	beq.w	80053a8 <UART_SetConfig+0x41c>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 8005152:	697b      	ldr	r3, [r7, #20]
 8005154:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005156:	4a4c      	ldr	r2, [pc, #304]	@ (8005288 <UART_SetConfig+0x2fc>)
 8005158:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800515c:	461a      	mov	r2, r3
 800515e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005160:	fbb3 f3f2 	udiv	r3, r3, r2
 8005164:	61bb      	str	r3, [r7, #24]

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8005166:	697b      	ldr	r3, [r7, #20]
 8005168:	685a      	ldr	r2, [r3, #4]
 800516a:	4613      	mov	r3, r2
 800516c:	005b      	lsls	r3, r3, #1
 800516e:	4413      	add	r3, r2
 8005170:	69ba      	ldr	r2, [r7, #24]
 8005172:	429a      	cmp	r2, r3
 8005174:	d305      	bcc.n	8005182 <UART_SetConfig+0x1f6>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 8005176:	697b      	ldr	r3, [r7, #20]
 8005178:	685b      	ldr	r3, [r3, #4]
 800517a:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 800517c:	69ba      	ldr	r2, [r7, #24]
 800517e:	429a      	cmp	r2, r3
 8005180:	d903      	bls.n	800518a <UART_SetConfig+0x1fe>
      {
        ret = HAL_ERROR;
 8005182:	2301      	movs	r3, #1
 8005184:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 8005188:	e10e      	b.n	80053a8 <UART_SetConfig+0x41c>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800518a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800518c:	2200      	movs	r2, #0
 800518e:	60bb      	str	r3, [r7, #8]
 8005190:	60fa      	str	r2, [r7, #12]
 8005192:	697b      	ldr	r3, [r7, #20]
 8005194:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005196:	4a3c      	ldr	r2, [pc, #240]	@ (8005288 <UART_SetConfig+0x2fc>)
 8005198:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800519c:	b29b      	uxth	r3, r3
 800519e:	2200      	movs	r2, #0
 80051a0:	603b      	str	r3, [r7, #0]
 80051a2:	607a      	str	r2, [r7, #4]
 80051a4:	e9d7 2300 	ldrd	r2, r3, [r7]
 80051a8:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 80051ac:	f7fb f840 	bl	8000230 <__aeabi_uldivmod>
 80051b0:	4602      	mov	r2, r0
 80051b2:	460b      	mov	r3, r1
 80051b4:	4610      	mov	r0, r2
 80051b6:	4619      	mov	r1, r3
 80051b8:	f04f 0200 	mov.w	r2, #0
 80051bc:	f04f 0300 	mov.w	r3, #0
 80051c0:	020b      	lsls	r3, r1, #8
 80051c2:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 80051c6:	0202      	lsls	r2, r0, #8
 80051c8:	6979      	ldr	r1, [r7, #20]
 80051ca:	6849      	ldr	r1, [r1, #4]
 80051cc:	0849      	lsrs	r1, r1, #1
 80051ce:	2000      	movs	r0, #0
 80051d0:	460c      	mov	r4, r1
 80051d2:	4605      	mov	r5, r0
 80051d4:	eb12 0804 	adds.w	r8, r2, r4
 80051d8:	eb43 0905 	adc.w	r9, r3, r5
 80051dc:	697b      	ldr	r3, [r7, #20]
 80051de:	685b      	ldr	r3, [r3, #4]
 80051e0:	2200      	movs	r2, #0
 80051e2:	469a      	mov	sl, r3
 80051e4:	4693      	mov	fp, r2
 80051e6:	4652      	mov	r2, sl
 80051e8:	465b      	mov	r3, fp
 80051ea:	4640      	mov	r0, r8
 80051ec:	4649      	mov	r1, r9
 80051ee:	f7fb f81f 	bl	8000230 <__aeabi_uldivmod>
 80051f2:	4602      	mov	r2, r0
 80051f4:	460b      	mov	r3, r1
 80051f6:	4613      	mov	r3, r2
 80051f8:	623b      	str	r3, [r7, #32]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 80051fa:	6a3b      	ldr	r3, [r7, #32]
 80051fc:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8005200:	d308      	bcc.n	8005214 <UART_SetConfig+0x288>
 8005202:	6a3b      	ldr	r3, [r7, #32]
 8005204:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8005208:	d204      	bcs.n	8005214 <UART_SetConfig+0x288>
        {
          huart->Instance->BRR = usartdiv;
 800520a:	697b      	ldr	r3, [r7, #20]
 800520c:	681b      	ldr	r3, [r3, #0]
 800520e:	6a3a      	ldr	r2, [r7, #32]
 8005210:	60da      	str	r2, [r3, #12]
 8005212:	e0c9      	b.n	80053a8 <UART_SetConfig+0x41c>
        }
        else
        {
          ret = HAL_ERROR;
 8005214:	2301      	movs	r3, #1
 8005216:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 800521a:	e0c5      	b.n	80053a8 <UART_SetConfig+0x41c>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800521c:	697b      	ldr	r3, [r7, #20]
 800521e:	69db      	ldr	r3, [r3, #28]
 8005220:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8005224:	d16d      	bne.n	8005302 <UART_SetConfig+0x376>
#else
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
#endif /* LPUART1 */
  {
    switch (clocksource)
 8005226:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 800522a:	3b01      	subs	r3, #1
 800522c:	2b07      	cmp	r3, #7
 800522e:	d82d      	bhi.n	800528c <UART_SetConfig+0x300>
 8005230:	a201      	add	r2, pc, #4	@ (adr r2, 8005238 <UART_SetConfig+0x2ac>)
 8005232:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005236:	bf00      	nop
 8005238:	08005259 	.word	0x08005259
 800523c:	08005261 	.word	0x08005261
 8005240:	0800528d 	.word	0x0800528d
 8005244:	08005267 	.word	0x08005267
 8005248:	0800528d 	.word	0x0800528d
 800524c:	0800528d 	.word	0x0800528d
 8005250:	0800528d 	.word	0x0800528d
 8005254:	0800526f 	.word	0x0800526f
    {
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8005258:	f7fe fd16 	bl	8003c88 <HAL_RCC_GetPCLK2Freq>
 800525c:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800525e:	e01b      	b.n	8005298 <UART_SetConfig+0x30c>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8005260:	4b08      	ldr	r3, [pc, #32]	@ (8005284 <UART_SetConfig+0x2f8>)
 8005262:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8005264:	e018      	b.n	8005298 <UART_SetConfig+0x30c>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8005266:	f7fe fc79 	bl	8003b5c <HAL_RCC_GetSysClockFreq>
 800526a:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800526c:	e014      	b.n	8005298 <UART_SetConfig+0x30c>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800526e:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8005272:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8005274:	e010      	b.n	8005298 <UART_SetConfig+0x30c>
 8005276:	bf00      	nop
 8005278:	cfff69f3 	.word	0xcfff69f3
 800527c:	40008000 	.word	0x40008000
 8005280:	40013800 	.word	0x40013800
 8005284:	00f42400 	.word	0x00f42400
 8005288:	0800a314 	.word	0x0800a314
      default:
        pclk = 0U;
 800528c:	2300      	movs	r3, #0
 800528e:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 8005290:	2301      	movs	r3, #1
 8005292:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 8005296:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8005298:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800529a:	2b00      	cmp	r3, #0
 800529c:	f000 8084 	beq.w	80053a8 <UART_SetConfig+0x41c>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 80052a0:	697b      	ldr	r3, [r7, #20]
 80052a2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80052a4:	4a4b      	ldr	r2, [pc, #300]	@ (80053d4 <UART_SetConfig+0x448>)
 80052a6:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80052aa:	461a      	mov	r2, r3
 80052ac:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80052ae:	fbb3 f3f2 	udiv	r3, r3, r2
 80052b2:	005a      	lsls	r2, r3, #1
 80052b4:	697b      	ldr	r3, [r7, #20]
 80052b6:	685b      	ldr	r3, [r3, #4]
 80052b8:	085b      	lsrs	r3, r3, #1
 80052ba:	441a      	add	r2, r3
 80052bc:	697b      	ldr	r3, [r7, #20]
 80052be:	685b      	ldr	r3, [r3, #4]
 80052c0:	fbb2 f3f3 	udiv	r3, r2, r3
 80052c4:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80052c6:	6a3b      	ldr	r3, [r7, #32]
 80052c8:	2b0f      	cmp	r3, #15
 80052ca:	d916      	bls.n	80052fa <UART_SetConfig+0x36e>
 80052cc:	6a3b      	ldr	r3, [r7, #32]
 80052ce:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80052d2:	d212      	bcs.n	80052fa <UART_SetConfig+0x36e>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 80052d4:	6a3b      	ldr	r3, [r7, #32]
 80052d6:	b29b      	uxth	r3, r3
 80052d8:	f023 030f 	bic.w	r3, r3, #15
 80052dc:	83fb      	strh	r3, [r7, #30]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 80052de:	6a3b      	ldr	r3, [r7, #32]
 80052e0:	085b      	lsrs	r3, r3, #1
 80052e2:	b29b      	uxth	r3, r3
 80052e4:	f003 0307 	and.w	r3, r3, #7
 80052e8:	b29a      	uxth	r2, r3
 80052ea:	8bfb      	ldrh	r3, [r7, #30]
 80052ec:	4313      	orrs	r3, r2
 80052ee:	83fb      	strh	r3, [r7, #30]
        huart->Instance->BRR = brrtemp;
 80052f0:	697b      	ldr	r3, [r7, #20]
 80052f2:	681b      	ldr	r3, [r3, #0]
 80052f4:	8bfa      	ldrh	r2, [r7, #30]
 80052f6:	60da      	str	r2, [r3, #12]
 80052f8:	e056      	b.n	80053a8 <UART_SetConfig+0x41c>
      }
      else
      {
        ret = HAL_ERROR;
 80052fa:	2301      	movs	r3, #1
 80052fc:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 8005300:	e052      	b.n	80053a8 <UART_SetConfig+0x41c>
      }
    }
  }
  else
  {
    switch (clocksource)
 8005302:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 8005306:	3b01      	subs	r3, #1
 8005308:	2b07      	cmp	r3, #7
 800530a:	d822      	bhi.n	8005352 <UART_SetConfig+0x3c6>
 800530c:	a201      	add	r2, pc, #4	@ (adr r2, 8005314 <UART_SetConfig+0x388>)
 800530e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005312:	bf00      	nop
 8005314:	08005335 	.word	0x08005335
 8005318:	0800533d 	.word	0x0800533d
 800531c:	08005353 	.word	0x08005353
 8005320:	08005343 	.word	0x08005343
 8005324:	08005353 	.word	0x08005353
 8005328:	08005353 	.word	0x08005353
 800532c:	08005353 	.word	0x08005353
 8005330:	0800534b 	.word	0x0800534b
    {
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8005334:	f7fe fca8 	bl	8003c88 <HAL_RCC_GetPCLK2Freq>
 8005338:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800533a:	e010      	b.n	800535e <UART_SetConfig+0x3d2>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800533c:	4b26      	ldr	r3, [pc, #152]	@ (80053d8 <UART_SetConfig+0x44c>)
 800533e:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8005340:	e00d      	b.n	800535e <UART_SetConfig+0x3d2>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8005342:	f7fe fc0b 	bl	8003b5c <HAL_RCC_GetSysClockFreq>
 8005346:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8005348:	e009      	b.n	800535e <UART_SetConfig+0x3d2>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800534a:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800534e:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8005350:	e005      	b.n	800535e <UART_SetConfig+0x3d2>
      default:
        pclk = 0U;
 8005352:	2300      	movs	r3, #0
 8005354:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 8005356:	2301      	movs	r3, #1
 8005358:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 800535c:	bf00      	nop
    }

    if (pclk != 0U)
 800535e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005360:	2b00      	cmp	r3, #0
 8005362:	d021      	beq.n	80053a8 <UART_SetConfig+0x41c>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8005364:	697b      	ldr	r3, [r7, #20]
 8005366:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005368:	4a1a      	ldr	r2, [pc, #104]	@ (80053d4 <UART_SetConfig+0x448>)
 800536a:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800536e:	461a      	mov	r2, r3
 8005370:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005372:	fbb3 f2f2 	udiv	r2, r3, r2
 8005376:	697b      	ldr	r3, [r7, #20]
 8005378:	685b      	ldr	r3, [r3, #4]
 800537a:	085b      	lsrs	r3, r3, #1
 800537c:	441a      	add	r2, r3
 800537e:	697b      	ldr	r3, [r7, #20]
 8005380:	685b      	ldr	r3, [r3, #4]
 8005382:	fbb2 f3f3 	udiv	r3, r2, r3
 8005386:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8005388:	6a3b      	ldr	r3, [r7, #32]
 800538a:	2b0f      	cmp	r3, #15
 800538c:	d909      	bls.n	80053a2 <UART_SetConfig+0x416>
 800538e:	6a3b      	ldr	r3, [r7, #32]
 8005390:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8005394:	d205      	bcs.n	80053a2 <UART_SetConfig+0x416>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8005396:	6a3b      	ldr	r3, [r7, #32]
 8005398:	b29a      	uxth	r2, r3
 800539a:	697b      	ldr	r3, [r7, #20]
 800539c:	681b      	ldr	r3, [r3, #0]
 800539e:	60da      	str	r2, [r3, #12]
 80053a0:	e002      	b.n	80053a8 <UART_SetConfig+0x41c>
      }
      else
      {
        ret = HAL_ERROR;
 80053a2:	2301      	movs	r3, #1
 80053a4:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 80053a8:	697b      	ldr	r3, [r7, #20]
 80053aa:	2201      	movs	r2, #1
 80053ac:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  huart->NbRxDataToProcess = 1;
 80053b0:	697b      	ldr	r3, [r7, #20]
 80053b2:	2201      	movs	r2, #1
 80053b4:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 80053b8:	697b      	ldr	r3, [r7, #20]
 80053ba:	2200      	movs	r2, #0
 80053bc:	675a      	str	r2, [r3, #116]	@ 0x74
  huart->TxISR = NULL;
 80053be:	697b      	ldr	r3, [r7, #20]
 80053c0:	2200      	movs	r2, #0
 80053c2:	679a      	str	r2, [r3, #120]	@ 0x78

  return ret;
 80053c4:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
}
 80053c8:	4618      	mov	r0, r3
 80053ca:	3730      	adds	r7, #48	@ 0x30
 80053cc:	46bd      	mov	sp, r7
 80053ce:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80053d2:	bf00      	nop
 80053d4:	0800a314 	.word	0x0800a314
 80053d8:	00f42400 	.word	0x00f42400

080053dc <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 80053dc:	b480      	push	{r7}
 80053de:	b083      	sub	sp, #12
 80053e0:	af00      	add	r7, sp, #0
 80053e2:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 80053e4:	687b      	ldr	r3, [r7, #4]
 80053e6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80053e8:	f003 0308 	and.w	r3, r3, #8
 80053ec:	2b00      	cmp	r3, #0
 80053ee:	d00a      	beq.n	8005406 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 80053f0:	687b      	ldr	r3, [r7, #4]
 80053f2:	681b      	ldr	r3, [r3, #0]
 80053f4:	685b      	ldr	r3, [r3, #4]
 80053f6:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 80053fa:	687b      	ldr	r3, [r7, #4]
 80053fc:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80053fe:	687b      	ldr	r3, [r7, #4]
 8005400:	681b      	ldr	r3, [r3, #0]
 8005402:	430a      	orrs	r2, r1
 8005404:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8005406:	687b      	ldr	r3, [r7, #4]
 8005408:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800540a:	f003 0301 	and.w	r3, r3, #1
 800540e:	2b00      	cmp	r3, #0
 8005410:	d00a      	beq.n	8005428 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8005412:	687b      	ldr	r3, [r7, #4]
 8005414:	681b      	ldr	r3, [r3, #0]
 8005416:	685b      	ldr	r3, [r3, #4]
 8005418:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 800541c:	687b      	ldr	r3, [r7, #4]
 800541e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005420:	687b      	ldr	r3, [r7, #4]
 8005422:	681b      	ldr	r3, [r3, #0]
 8005424:	430a      	orrs	r2, r1
 8005426:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8005428:	687b      	ldr	r3, [r7, #4]
 800542a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800542c:	f003 0302 	and.w	r3, r3, #2
 8005430:	2b00      	cmp	r3, #0
 8005432:	d00a      	beq.n	800544a <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8005434:	687b      	ldr	r3, [r7, #4]
 8005436:	681b      	ldr	r3, [r3, #0]
 8005438:	685b      	ldr	r3, [r3, #4]
 800543a:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 800543e:	687b      	ldr	r3, [r7, #4]
 8005440:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8005442:	687b      	ldr	r3, [r7, #4]
 8005444:	681b      	ldr	r3, [r3, #0]
 8005446:	430a      	orrs	r2, r1
 8005448:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 800544a:	687b      	ldr	r3, [r7, #4]
 800544c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800544e:	f003 0304 	and.w	r3, r3, #4
 8005452:	2b00      	cmp	r3, #0
 8005454:	d00a      	beq.n	800546c <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8005456:	687b      	ldr	r3, [r7, #4]
 8005458:	681b      	ldr	r3, [r3, #0]
 800545a:	685b      	ldr	r3, [r3, #4]
 800545c:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 8005460:	687b      	ldr	r3, [r7, #4]
 8005462:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8005464:	687b      	ldr	r3, [r7, #4]
 8005466:	681b      	ldr	r3, [r3, #0]
 8005468:	430a      	orrs	r2, r1
 800546a:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 800546c:	687b      	ldr	r3, [r7, #4]
 800546e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005470:	f003 0310 	and.w	r3, r3, #16
 8005474:	2b00      	cmp	r3, #0
 8005476:	d00a      	beq.n	800548e <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8005478:	687b      	ldr	r3, [r7, #4]
 800547a:	681b      	ldr	r3, [r3, #0]
 800547c:	689b      	ldr	r3, [r3, #8]
 800547e:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 8005482:	687b      	ldr	r3, [r7, #4]
 8005484:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8005486:	687b      	ldr	r3, [r7, #4]
 8005488:	681b      	ldr	r3, [r3, #0]
 800548a:	430a      	orrs	r2, r1
 800548c:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800548e:	687b      	ldr	r3, [r7, #4]
 8005490:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005492:	f003 0320 	and.w	r3, r3, #32
 8005496:	2b00      	cmp	r3, #0
 8005498:	d00a      	beq.n	80054b0 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 800549a:	687b      	ldr	r3, [r7, #4]
 800549c:	681b      	ldr	r3, [r3, #0]
 800549e:	689b      	ldr	r3, [r3, #8]
 80054a0:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 80054a4:	687b      	ldr	r3, [r7, #4]
 80054a6:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 80054a8:	687b      	ldr	r3, [r7, #4]
 80054aa:	681b      	ldr	r3, [r3, #0]
 80054ac:	430a      	orrs	r2, r1
 80054ae:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 80054b0:	687b      	ldr	r3, [r7, #4]
 80054b2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80054b4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80054b8:	2b00      	cmp	r3, #0
 80054ba:	d01a      	beq.n	80054f2 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 80054bc:	687b      	ldr	r3, [r7, #4]
 80054be:	681b      	ldr	r3, [r3, #0]
 80054c0:	685b      	ldr	r3, [r3, #4]
 80054c2:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 80054c6:	687b      	ldr	r3, [r7, #4]
 80054c8:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80054ca:	687b      	ldr	r3, [r7, #4]
 80054cc:	681b      	ldr	r3, [r3, #0]
 80054ce:	430a      	orrs	r2, r1
 80054d0:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 80054d2:	687b      	ldr	r3, [r7, #4]
 80054d4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80054d6:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80054da:	d10a      	bne.n	80054f2 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 80054dc:	687b      	ldr	r3, [r7, #4]
 80054de:	681b      	ldr	r3, [r3, #0]
 80054e0:	685b      	ldr	r3, [r3, #4]
 80054e2:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 80054e6:	687b      	ldr	r3, [r7, #4]
 80054e8:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 80054ea:	687b      	ldr	r3, [r7, #4]
 80054ec:	681b      	ldr	r3, [r3, #0]
 80054ee:	430a      	orrs	r2, r1
 80054f0:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 80054f2:	687b      	ldr	r3, [r7, #4]
 80054f4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80054f6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80054fa:	2b00      	cmp	r3, #0
 80054fc:	d00a      	beq.n	8005514 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 80054fe:	687b      	ldr	r3, [r7, #4]
 8005500:	681b      	ldr	r3, [r3, #0]
 8005502:	685b      	ldr	r3, [r3, #4]
 8005504:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 8005508:	687b      	ldr	r3, [r7, #4]
 800550a:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 800550c:	687b      	ldr	r3, [r7, #4]
 800550e:	681b      	ldr	r3, [r3, #0]
 8005510:	430a      	orrs	r2, r1
 8005512:	605a      	str	r2, [r3, #4]
  }
}
 8005514:	bf00      	nop
 8005516:	370c      	adds	r7, #12
 8005518:	46bd      	mov	sp, r7
 800551a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800551e:	4770      	bx	lr

08005520 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8005520:	b580      	push	{r7, lr}
 8005522:	b098      	sub	sp, #96	@ 0x60
 8005524:	af02      	add	r7, sp, #8
 8005526:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005528:	687b      	ldr	r3, [r7, #4]
 800552a:	2200      	movs	r2, #0
 800552c:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8005530:	f7fc fefe 	bl	8002330 <HAL_GetTick>
 8005534:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8005536:	687b      	ldr	r3, [r7, #4]
 8005538:	681b      	ldr	r3, [r3, #0]
 800553a:	681b      	ldr	r3, [r3, #0]
 800553c:	f003 0308 	and.w	r3, r3, #8
 8005540:	2b08      	cmp	r3, #8
 8005542:	d12f      	bne.n	80055a4 <UART_CheckIdleState+0x84>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8005544:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8005548:	9300      	str	r3, [sp, #0]
 800554a:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800554c:	2200      	movs	r2, #0
 800554e:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 8005552:	6878      	ldr	r0, [r7, #4]
 8005554:	f000 f88e 	bl	8005674 <UART_WaitOnFlagUntilTimeout>
 8005558:	4603      	mov	r3, r0
 800555a:	2b00      	cmp	r3, #0
 800555c:	d022      	beq.n	80055a4 <UART_CheckIdleState+0x84>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 800555e:	687b      	ldr	r3, [r7, #4]
 8005560:	681b      	ldr	r3, [r3, #0]
 8005562:	63bb      	str	r3, [r7, #56]	@ 0x38
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005564:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005566:	e853 3f00 	ldrex	r3, [r3]
 800556a:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 800556c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800556e:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8005572:	653b      	str	r3, [r7, #80]	@ 0x50
 8005574:	687b      	ldr	r3, [r7, #4]
 8005576:	681b      	ldr	r3, [r3, #0]
 8005578:	461a      	mov	r2, r3
 800557a:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800557c:	647b      	str	r3, [r7, #68]	@ 0x44
 800557e:	643a      	str	r2, [r7, #64]	@ 0x40
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005580:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8005582:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8005584:	e841 2300 	strex	r3, r2, [r1]
 8005588:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800558a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800558c:	2b00      	cmp	r3, #0
 800558e:	d1e6      	bne.n	800555e <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 8005590:	687b      	ldr	r3, [r7, #4]
 8005592:	2220      	movs	r2, #32
 8005594:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      __HAL_UNLOCK(huart);
 8005598:	687b      	ldr	r3, [r7, #4]
 800559a:	2200      	movs	r2, #0
 800559c:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 80055a0:	2303      	movs	r3, #3
 80055a2:	e063      	b.n	800566c <UART_CheckIdleState+0x14c>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 80055a4:	687b      	ldr	r3, [r7, #4]
 80055a6:	681b      	ldr	r3, [r3, #0]
 80055a8:	681b      	ldr	r3, [r3, #0]
 80055aa:	f003 0304 	and.w	r3, r3, #4
 80055ae:	2b04      	cmp	r3, #4
 80055b0:	d149      	bne.n	8005646 <UART_CheckIdleState+0x126>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80055b2:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 80055b6:	9300      	str	r3, [sp, #0]
 80055b8:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80055ba:	2200      	movs	r2, #0
 80055bc:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 80055c0:	6878      	ldr	r0, [r7, #4]
 80055c2:	f000 f857 	bl	8005674 <UART_WaitOnFlagUntilTimeout>
 80055c6:	4603      	mov	r3, r0
 80055c8:	2b00      	cmp	r3, #0
 80055ca:	d03c      	beq.n	8005646 <UART_CheckIdleState+0x126>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 80055cc:	687b      	ldr	r3, [r7, #4]
 80055ce:	681b      	ldr	r3, [r3, #0]
 80055d0:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80055d2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80055d4:	e853 3f00 	ldrex	r3, [r3]
 80055d8:	623b      	str	r3, [r7, #32]
   return(result);
 80055da:	6a3b      	ldr	r3, [r7, #32]
 80055dc:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80055e0:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80055e2:	687b      	ldr	r3, [r7, #4]
 80055e4:	681b      	ldr	r3, [r3, #0]
 80055e6:	461a      	mov	r2, r3
 80055e8:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80055ea:	633b      	str	r3, [r7, #48]	@ 0x30
 80055ec:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80055ee:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80055f0:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80055f2:	e841 2300 	strex	r3, r2, [r1]
 80055f6:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 80055f8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80055fa:	2b00      	cmp	r3, #0
 80055fc:	d1e6      	bne.n	80055cc <UART_CheckIdleState+0xac>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80055fe:	687b      	ldr	r3, [r7, #4]
 8005600:	681b      	ldr	r3, [r3, #0]
 8005602:	3308      	adds	r3, #8
 8005604:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005606:	693b      	ldr	r3, [r7, #16]
 8005608:	e853 3f00 	ldrex	r3, [r3]
 800560c:	60fb      	str	r3, [r7, #12]
   return(result);
 800560e:	68fb      	ldr	r3, [r7, #12]
 8005610:	f023 0301 	bic.w	r3, r3, #1
 8005614:	64bb      	str	r3, [r7, #72]	@ 0x48
 8005616:	687b      	ldr	r3, [r7, #4]
 8005618:	681b      	ldr	r3, [r3, #0]
 800561a:	3308      	adds	r3, #8
 800561c:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800561e:	61fa      	str	r2, [r7, #28]
 8005620:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005622:	69b9      	ldr	r1, [r7, #24]
 8005624:	69fa      	ldr	r2, [r7, #28]
 8005626:	e841 2300 	strex	r3, r2, [r1]
 800562a:	617b      	str	r3, [r7, #20]
   return(result);
 800562c:	697b      	ldr	r3, [r7, #20]
 800562e:	2b00      	cmp	r3, #0
 8005630:	d1e5      	bne.n	80055fe <UART_CheckIdleState+0xde>

      huart->RxState = HAL_UART_STATE_READY;
 8005632:	687b      	ldr	r3, [r7, #4]
 8005634:	2220      	movs	r2, #32
 8005636:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      __HAL_UNLOCK(huart);
 800563a:	687b      	ldr	r3, [r7, #4]
 800563c:	2200      	movs	r2, #0
 800563e:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8005642:	2303      	movs	r3, #3
 8005644:	e012      	b.n	800566c <UART_CheckIdleState+0x14c>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8005646:	687b      	ldr	r3, [r7, #4]
 8005648:	2220      	movs	r2, #32
 800564a:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  huart->RxState = HAL_UART_STATE_READY;
 800564e:	687b      	ldr	r3, [r7, #4]
 8005650:	2220      	movs	r2, #32
 8005652:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005656:	687b      	ldr	r3, [r7, #4]
 8005658:	2200      	movs	r2, #0
 800565a:	66da      	str	r2, [r3, #108]	@ 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 800565c:	687b      	ldr	r3, [r7, #4]
 800565e:	2200      	movs	r2, #0
 8005660:	671a      	str	r2, [r3, #112]	@ 0x70

  __HAL_UNLOCK(huart);
 8005662:	687b      	ldr	r3, [r7, #4]
 8005664:	2200      	movs	r2, #0
 8005666:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800566a:	2300      	movs	r3, #0
}
 800566c:	4618      	mov	r0, r3
 800566e:	3758      	adds	r7, #88	@ 0x58
 8005670:	46bd      	mov	sp, r7
 8005672:	bd80      	pop	{r7, pc}

08005674 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8005674:	b580      	push	{r7, lr}
 8005676:	b084      	sub	sp, #16
 8005678:	af00      	add	r7, sp, #0
 800567a:	60f8      	str	r0, [r7, #12]
 800567c:	60b9      	str	r1, [r7, #8]
 800567e:	603b      	str	r3, [r7, #0]
 8005680:	4613      	mov	r3, r2
 8005682:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8005684:	e04f      	b.n	8005726 <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005686:	69bb      	ldr	r3, [r7, #24]
 8005688:	f1b3 3fff 	cmp.w	r3, #4294967295
 800568c:	d04b      	beq.n	8005726 <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800568e:	f7fc fe4f 	bl	8002330 <HAL_GetTick>
 8005692:	4602      	mov	r2, r0
 8005694:	683b      	ldr	r3, [r7, #0]
 8005696:	1ad3      	subs	r3, r2, r3
 8005698:	69ba      	ldr	r2, [r7, #24]
 800569a:	429a      	cmp	r2, r3
 800569c:	d302      	bcc.n	80056a4 <UART_WaitOnFlagUntilTimeout+0x30>
 800569e:	69bb      	ldr	r3, [r7, #24]
 80056a0:	2b00      	cmp	r3, #0
 80056a2:	d101      	bne.n	80056a8 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 80056a4:	2303      	movs	r3, #3
 80056a6:	e04e      	b.n	8005746 <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 80056a8:	68fb      	ldr	r3, [r7, #12]
 80056aa:	681b      	ldr	r3, [r3, #0]
 80056ac:	681b      	ldr	r3, [r3, #0]
 80056ae:	f003 0304 	and.w	r3, r3, #4
 80056b2:	2b00      	cmp	r3, #0
 80056b4:	d037      	beq.n	8005726 <UART_WaitOnFlagUntilTimeout+0xb2>
 80056b6:	68bb      	ldr	r3, [r7, #8]
 80056b8:	2b80      	cmp	r3, #128	@ 0x80
 80056ba:	d034      	beq.n	8005726 <UART_WaitOnFlagUntilTimeout+0xb2>
 80056bc:	68bb      	ldr	r3, [r7, #8]
 80056be:	2b40      	cmp	r3, #64	@ 0x40
 80056c0:	d031      	beq.n	8005726 <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 80056c2:	68fb      	ldr	r3, [r7, #12]
 80056c4:	681b      	ldr	r3, [r3, #0]
 80056c6:	69db      	ldr	r3, [r3, #28]
 80056c8:	f003 0308 	and.w	r3, r3, #8
 80056cc:	2b08      	cmp	r3, #8
 80056ce:	d110      	bne.n	80056f2 <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 80056d0:	68fb      	ldr	r3, [r7, #12]
 80056d2:	681b      	ldr	r3, [r3, #0]
 80056d4:	2208      	movs	r2, #8
 80056d6:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 80056d8:	68f8      	ldr	r0, [r7, #12]
 80056da:	f000 f838 	bl	800574e <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 80056de:	68fb      	ldr	r3, [r7, #12]
 80056e0:	2208      	movs	r2, #8
 80056e2:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80056e6:	68fb      	ldr	r3, [r7, #12]
 80056e8:	2200      	movs	r2, #0
 80056ea:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_ERROR;
 80056ee:	2301      	movs	r3, #1
 80056f0:	e029      	b.n	8005746 <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 80056f2:	68fb      	ldr	r3, [r7, #12]
 80056f4:	681b      	ldr	r3, [r3, #0]
 80056f6:	69db      	ldr	r3, [r3, #28]
 80056f8:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80056fc:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8005700:	d111      	bne.n	8005726 <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8005702:	68fb      	ldr	r3, [r7, #12]
 8005704:	681b      	ldr	r3, [r3, #0]
 8005706:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 800570a:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800570c:	68f8      	ldr	r0, [r7, #12]
 800570e:	f000 f81e 	bl	800574e <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8005712:	68fb      	ldr	r3, [r7, #12]
 8005714:	2220      	movs	r2, #32
 8005716:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800571a:	68fb      	ldr	r3, [r7, #12]
 800571c:	2200      	movs	r2, #0
 800571e:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_TIMEOUT;
 8005722:	2303      	movs	r3, #3
 8005724:	e00f      	b.n	8005746 <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8005726:	68fb      	ldr	r3, [r7, #12]
 8005728:	681b      	ldr	r3, [r3, #0]
 800572a:	69da      	ldr	r2, [r3, #28]
 800572c:	68bb      	ldr	r3, [r7, #8]
 800572e:	4013      	ands	r3, r2
 8005730:	68ba      	ldr	r2, [r7, #8]
 8005732:	429a      	cmp	r2, r3
 8005734:	bf0c      	ite	eq
 8005736:	2301      	moveq	r3, #1
 8005738:	2300      	movne	r3, #0
 800573a:	b2db      	uxtb	r3, r3
 800573c:	461a      	mov	r2, r3
 800573e:	79fb      	ldrb	r3, [r7, #7]
 8005740:	429a      	cmp	r2, r3
 8005742:	d0a0      	beq.n	8005686 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8005744:	2300      	movs	r3, #0
}
 8005746:	4618      	mov	r0, r3
 8005748:	3710      	adds	r7, #16
 800574a:	46bd      	mov	sp, r7
 800574c:	bd80      	pop	{r7, pc}

0800574e <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800574e:	b480      	push	{r7}
 8005750:	b095      	sub	sp, #84	@ 0x54
 8005752:	af00      	add	r7, sp, #0
 8005754:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8005756:	687b      	ldr	r3, [r7, #4]
 8005758:	681b      	ldr	r3, [r3, #0]
 800575a:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800575c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800575e:	e853 3f00 	ldrex	r3, [r3]
 8005762:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8005764:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005766:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800576a:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800576c:	687b      	ldr	r3, [r7, #4]
 800576e:	681b      	ldr	r3, [r3, #0]
 8005770:	461a      	mov	r2, r3
 8005772:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8005774:	643b      	str	r3, [r7, #64]	@ 0x40
 8005776:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005778:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 800577a:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800577c:	e841 2300 	strex	r3, r2, [r1]
 8005780:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8005782:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005784:	2b00      	cmp	r3, #0
 8005786:	d1e6      	bne.n	8005756 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8005788:	687b      	ldr	r3, [r7, #4]
 800578a:	681b      	ldr	r3, [r3, #0]
 800578c:	3308      	adds	r3, #8
 800578e:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005790:	6a3b      	ldr	r3, [r7, #32]
 8005792:	e853 3f00 	ldrex	r3, [r3]
 8005796:	61fb      	str	r3, [r7, #28]
   return(result);
 8005798:	69fb      	ldr	r3, [r7, #28]
 800579a:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800579e:	f023 0301 	bic.w	r3, r3, #1
 80057a2:	64bb      	str	r3, [r7, #72]	@ 0x48
 80057a4:	687b      	ldr	r3, [r7, #4]
 80057a6:	681b      	ldr	r3, [r3, #0]
 80057a8:	3308      	adds	r3, #8
 80057aa:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80057ac:	62fa      	str	r2, [r7, #44]	@ 0x2c
 80057ae:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80057b0:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80057b2:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80057b4:	e841 2300 	strex	r3, r2, [r1]
 80057b8:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 80057ba:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80057bc:	2b00      	cmp	r3, #0
 80057be:	d1e3      	bne.n	8005788 <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80057c0:	687b      	ldr	r3, [r7, #4]
 80057c2:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80057c4:	2b01      	cmp	r3, #1
 80057c6:	d118      	bne.n	80057fa <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80057c8:	687b      	ldr	r3, [r7, #4]
 80057ca:	681b      	ldr	r3, [r3, #0]
 80057cc:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80057ce:	68fb      	ldr	r3, [r7, #12]
 80057d0:	e853 3f00 	ldrex	r3, [r3]
 80057d4:	60bb      	str	r3, [r7, #8]
   return(result);
 80057d6:	68bb      	ldr	r3, [r7, #8]
 80057d8:	f023 0310 	bic.w	r3, r3, #16
 80057dc:	647b      	str	r3, [r7, #68]	@ 0x44
 80057de:	687b      	ldr	r3, [r7, #4]
 80057e0:	681b      	ldr	r3, [r3, #0]
 80057e2:	461a      	mov	r2, r3
 80057e4:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80057e6:	61bb      	str	r3, [r7, #24]
 80057e8:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80057ea:	6979      	ldr	r1, [r7, #20]
 80057ec:	69ba      	ldr	r2, [r7, #24]
 80057ee:	e841 2300 	strex	r3, r2, [r1]
 80057f2:	613b      	str	r3, [r7, #16]
   return(result);
 80057f4:	693b      	ldr	r3, [r7, #16]
 80057f6:	2b00      	cmp	r3, #0
 80057f8:	d1e6      	bne.n	80057c8 <UART_EndRxTransfer+0x7a>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 80057fa:	687b      	ldr	r3, [r7, #4]
 80057fc:	2220      	movs	r2, #32
 80057fe:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005802:	687b      	ldr	r3, [r7, #4]
 8005804:	2200      	movs	r2, #0
 8005806:	66da      	str	r2, [r3, #108]	@ 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8005808:	687b      	ldr	r3, [r7, #4]
 800580a:	2200      	movs	r2, #0
 800580c:	675a      	str	r2, [r3, #116]	@ 0x74
}
 800580e:	bf00      	nop
 8005810:	3754      	adds	r7, #84	@ 0x54
 8005812:	46bd      	mov	sp, r7
 8005814:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005818:	4770      	bx	lr

0800581a <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 800581a:	b480      	push	{r7}
 800581c:	b085      	sub	sp, #20
 800581e:	af00      	add	r7, sp, #0
 8005820:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 8005822:	687b      	ldr	r3, [r7, #4]
 8005824:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 8005828:	2b01      	cmp	r3, #1
 800582a:	d101      	bne.n	8005830 <HAL_UARTEx_DisableFifoMode+0x16>
 800582c:	2302      	movs	r3, #2
 800582e:	e027      	b.n	8005880 <HAL_UARTEx_DisableFifoMode+0x66>
 8005830:	687b      	ldr	r3, [r7, #4]
 8005832:	2201      	movs	r2, #1
 8005834:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8005838:	687b      	ldr	r3, [r7, #4]
 800583a:	2224      	movs	r2, #36	@ 0x24
 800583c:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8005840:	687b      	ldr	r3, [r7, #4]
 8005842:	681b      	ldr	r3, [r3, #0]
 8005844:	681b      	ldr	r3, [r3, #0]
 8005846:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8005848:	687b      	ldr	r3, [r7, #4]
 800584a:	681b      	ldr	r3, [r3, #0]
 800584c:	681a      	ldr	r2, [r3, #0]
 800584e:	687b      	ldr	r3, [r7, #4]
 8005850:	681b      	ldr	r3, [r3, #0]
 8005852:	f022 0201 	bic.w	r2, r2, #1
 8005856:	601a      	str	r2, [r3, #0]

  /* Disable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 8005858:	68fb      	ldr	r3, [r7, #12]
 800585a:	f023 5300 	bic.w	r3, r3, #536870912	@ 0x20000000
 800585e:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 8005860:	687b      	ldr	r3, [r7, #4]
 8005862:	2200      	movs	r2, #0
 8005864:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8005866:	687b      	ldr	r3, [r7, #4]
 8005868:	681b      	ldr	r3, [r3, #0]
 800586a:	68fa      	ldr	r2, [r7, #12]
 800586c:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800586e:	687b      	ldr	r3, [r7, #4]
 8005870:	2220      	movs	r2, #32
 8005872:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8005876:	687b      	ldr	r3, [r7, #4]
 8005878:	2200      	movs	r2, #0
 800587a:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800587e:	2300      	movs	r3, #0
}
 8005880:	4618      	mov	r0, r3
 8005882:	3714      	adds	r7, #20
 8005884:	46bd      	mov	sp, r7
 8005886:	f85d 7b04 	ldr.w	r7, [sp], #4
 800588a:	4770      	bx	lr

0800588c <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 800588c:	b580      	push	{r7, lr}
 800588e:	b084      	sub	sp, #16
 8005890:	af00      	add	r7, sp, #0
 8005892:	6078      	str	r0, [r7, #4]
 8005894:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8005896:	687b      	ldr	r3, [r7, #4]
 8005898:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 800589c:	2b01      	cmp	r3, #1
 800589e:	d101      	bne.n	80058a4 <HAL_UARTEx_SetTxFifoThreshold+0x18>
 80058a0:	2302      	movs	r3, #2
 80058a2:	e02d      	b.n	8005900 <HAL_UARTEx_SetTxFifoThreshold+0x74>
 80058a4:	687b      	ldr	r3, [r7, #4]
 80058a6:	2201      	movs	r2, #1
 80058a8:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 80058ac:	687b      	ldr	r3, [r7, #4]
 80058ae:	2224      	movs	r2, #36	@ 0x24
 80058b0:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 80058b4:	687b      	ldr	r3, [r7, #4]
 80058b6:	681b      	ldr	r3, [r3, #0]
 80058b8:	681b      	ldr	r3, [r3, #0]
 80058ba:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 80058bc:	687b      	ldr	r3, [r7, #4]
 80058be:	681b      	ldr	r3, [r3, #0]
 80058c0:	681a      	ldr	r2, [r3, #0]
 80058c2:	687b      	ldr	r3, [r7, #4]
 80058c4:	681b      	ldr	r3, [r3, #0]
 80058c6:	f022 0201 	bic.w	r2, r2, #1
 80058ca:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 80058cc:	687b      	ldr	r3, [r7, #4]
 80058ce:	681b      	ldr	r3, [r3, #0]
 80058d0:	689b      	ldr	r3, [r3, #8]
 80058d2:	f023 4160 	bic.w	r1, r3, #3758096384	@ 0xe0000000
 80058d6:	687b      	ldr	r3, [r7, #4]
 80058d8:	681b      	ldr	r3, [r3, #0]
 80058da:	683a      	ldr	r2, [r7, #0]
 80058dc:	430a      	orrs	r2, r1
 80058de:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 80058e0:	6878      	ldr	r0, [r7, #4]
 80058e2:	f000 f84f 	bl	8005984 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 80058e6:	687b      	ldr	r3, [r7, #4]
 80058e8:	681b      	ldr	r3, [r3, #0]
 80058ea:	68fa      	ldr	r2, [r7, #12]
 80058ec:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 80058ee:	687b      	ldr	r3, [r7, #4]
 80058f0:	2220      	movs	r2, #32
 80058f2:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 80058f6:	687b      	ldr	r3, [r7, #4]
 80058f8:	2200      	movs	r2, #0
 80058fa:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 80058fe:	2300      	movs	r3, #0
}
 8005900:	4618      	mov	r0, r3
 8005902:	3710      	adds	r7, #16
 8005904:	46bd      	mov	sp, r7
 8005906:	bd80      	pop	{r7, pc}

08005908 <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8005908:	b580      	push	{r7, lr}
 800590a:	b084      	sub	sp, #16
 800590c:	af00      	add	r7, sp, #0
 800590e:	6078      	str	r0, [r7, #4]
 8005910:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8005912:	687b      	ldr	r3, [r7, #4]
 8005914:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 8005918:	2b01      	cmp	r3, #1
 800591a:	d101      	bne.n	8005920 <HAL_UARTEx_SetRxFifoThreshold+0x18>
 800591c:	2302      	movs	r3, #2
 800591e:	e02d      	b.n	800597c <HAL_UARTEx_SetRxFifoThreshold+0x74>
 8005920:	687b      	ldr	r3, [r7, #4]
 8005922:	2201      	movs	r2, #1
 8005924:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8005928:	687b      	ldr	r3, [r7, #4]
 800592a:	2224      	movs	r2, #36	@ 0x24
 800592c:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8005930:	687b      	ldr	r3, [r7, #4]
 8005932:	681b      	ldr	r3, [r3, #0]
 8005934:	681b      	ldr	r3, [r3, #0]
 8005936:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8005938:	687b      	ldr	r3, [r7, #4]
 800593a:	681b      	ldr	r3, [r3, #0]
 800593c:	681a      	ldr	r2, [r3, #0]
 800593e:	687b      	ldr	r3, [r7, #4]
 8005940:	681b      	ldr	r3, [r3, #0]
 8005942:	f022 0201 	bic.w	r2, r2, #1
 8005946:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 8005948:	687b      	ldr	r3, [r7, #4]
 800594a:	681b      	ldr	r3, [r3, #0]
 800594c:	689b      	ldr	r3, [r3, #8]
 800594e:	f023 6160 	bic.w	r1, r3, #234881024	@ 0xe000000
 8005952:	687b      	ldr	r3, [r7, #4]
 8005954:	681b      	ldr	r3, [r3, #0]
 8005956:	683a      	ldr	r2, [r7, #0]
 8005958:	430a      	orrs	r2, r1
 800595a:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 800595c:	6878      	ldr	r0, [r7, #4]
 800595e:	f000 f811 	bl	8005984 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8005962:	687b      	ldr	r3, [r7, #4]
 8005964:	681b      	ldr	r3, [r3, #0]
 8005966:	68fa      	ldr	r2, [r7, #12]
 8005968:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800596a:	687b      	ldr	r3, [r7, #4]
 800596c:	2220      	movs	r2, #32
 800596e:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8005972:	687b      	ldr	r3, [r7, #4]
 8005974:	2200      	movs	r2, #0
 8005976:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800597a:	2300      	movs	r3, #0
}
 800597c:	4618      	mov	r0, r3
 800597e:	3710      	adds	r7, #16
 8005980:	46bd      	mov	sp, r7
 8005982:	bd80      	pop	{r7, pc}

08005984 <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 8005984:	b480      	push	{r7}
 8005986:	b085      	sub	sp, #20
 8005988:	af00      	add	r7, sp, #0
 800598a:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 800598c:	687b      	ldr	r3, [r7, #4]
 800598e:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8005990:	2b00      	cmp	r3, #0
 8005992:	d108      	bne.n	80059a6 <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 8005994:	687b      	ldr	r3, [r7, #4]
 8005996:	2201      	movs	r2, #1
 8005998:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = 1U;
 800599c:	687b      	ldr	r3, [r7, #4]
 800599e:	2201      	movs	r2, #1
 80059a0:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 80059a4:	e031      	b.n	8005a0a <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 80059a6:	2308      	movs	r3, #8
 80059a8:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 80059aa:	2308      	movs	r3, #8
 80059ac:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 80059ae:	687b      	ldr	r3, [r7, #4]
 80059b0:	681b      	ldr	r3, [r3, #0]
 80059b2:	689b      	ldr	r3, [r3, #8]
 80059b4:	0e5b      	lsrs	r3, r3, #25
 80059b6:	b2db      	uxtb	r3, r3
 80059b8:	f003 0307 	and.w	r3, r3, #7
 80059bc:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 80059be:	687b      	ldr	r3, [r7, #4]
 80059c0:	681b      	ldr	r3, [r3, #0]
 80059c2:	689b      	ldr	r3, [r3, #8]
 80059c4:	0f5b      	lsrs	r3, r3, #29
 80059c6:	b2db      	uxtb	r3, r3
 80059c8:	f003 0307 	and.w	r3, r3, #7
 80059cc:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 80059ce:	7bbb      	ldrb	r3, [r7, #14]
 80059d0:	7b3a      	ldrb	r2, [r7, #12]
 80059d2:	4911      	ldr	r1, [pc, #68]	@ (8005a18 <UARTEx_SetNbDataToProcess+0x94>)
 80059d4:	5c8a      	ldrb	r2, [r1, r2]
 80059d6:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 80059da:	7b3a      	ldrb	r2, [r7, #12]
 80059dc:	490f      	ldr	r1, [pc, #60]	@ (8005a1c <UARTEx_SetNbDataToProcess+0x98>)
 80059de:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 80059e0:	fb93 f3f2 	sdiv	r3, r3, r2
 80059e4:	b29a      	uxth	r2, r3
 80059e6:	687b      	ldr	r3, [r7, #4]
 80059e8:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 80059ec:	7bfb      	ldrb	r3, [r7, #15]
 80059ee:	7b7a      	ldrb	r2, [r7, #13]
 80059f0:	4909      	ldr	r1, [pc, #36]	@ (8005a18 <UARTEx_SetNbDataToProcess+0x94>)
 80059f2:	5c8a      	ldrb	r2, [r1, r2]
 80059f4:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 80059f8:	7b7a      	ldrb	r2, [r7, #13]
 80059fa:	4908      	ldr	r1, [pc, #32]	@ (8005a1c <UARTEx_SetNbDataToProcess+0x98>)
 80059fc:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 80059fe:	fb93 f3f2 	sdiv	r3, r3, r2
 8005a02:	b29a      	uxth	r2, r3
 8005a04:	687b      	ldr	r3, [r7, #4]
 8005a06:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
}
 8005a0a:	bf00      	nop
 8005a0c:	3714      	adds	r7, #20
 8005a0e:	46bd      	mov	sp, r7
 8005a10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a14:	4770      	bx	lr
 8005a16:	bf00      	nop
 8005a18:	0800a32c 	.word	0x0800a32c
 8005a1c:	0800a334 	.word	0x0800a334

08005a20 <aci_gap_set_non_discoverable>:
 */

#include "ble_gap_aci.h"

tBleStatus aci_gap_set_non_discoverable( void )
{
 8005a20:	b580      	push	{r7, lr}
 8005a22:	b088      	sub	sp, #32
 8005a24:	af00      	add	r7, sp, #0
  struct hci_request rq;
  tBleStatus status = 0;
 8005a26:	2300      	movs	r3, #0
 8005a28:	71fb      	strb	r3, [r7, #7]
  Osal_MemSet( &rq, 0, sizeof(rq) );
 8005a2a:	f107 0308 	add.w	r3, r7, #8
 8005a2e:	2218      	movs	r2, #24
 8005a30:	2100      	movs	r1, #0
 8005a32:	4618      	mov	r0, r3
 8005a34:	f001 f92d 	bl	8006c92 <Osal_MemSet>
  rq.ogf = 0x3f;
 8005a38:	233f      	movs	r3, #63	@ 0x3f
 8005a3a:	813b      	strh	r3, [r7, #8]
  rq.ocf = 0x081;
 8005a3c:	2381      	movs	r3, #129	@ 0x81
 8005a3e:	817b      	strh	r3, [r7, #10]
  rq.rparam = &status;
 8005a40:	1dfb      	adds	r3, r7, #7
 8005a42:	61bb      	str	r3, [r7, #24]
  rq.rlen = 1;
 8005a44:	2301      	movs	r3, #1
 8005a46:	61fb      	str	r3, [r7, #28]
  if ( hci_send_req(&rq, FALSE) < 0 )
 8005a48:	f107 0308 	add.w	r3, r7, #8
 8005a4c:	2100      	movs	r1, #0
 8005a4e:	4618      	mov	r0, r3
 8005a50:	f001 fba8 	bl	80071a4 <hci_send_req>
 8005a54:	4603      	mov	r3, r0
 8005a56:	2b00      	cmp	r3, #0
 8005a58:	da01      	bge.n	8005a5e <aci_gap_set_non_discoverable+0x3e>
    return BLE_STATUS_TIMEOUT;
 8005a5a:	23ff      	movs	r3, #255	@ 0xff
 8005a5c:	e000      	b.n	8005a60 <aci_gap_set_non_discoverable+0x40>
  return status;
 8005a5e:	79fb      	ldrb	r3, [r7, #7]
}
 8005a60:	4618      	mov	r0, r3
 8005a62:	3720      	adds	r7, #32
 8005a64:	46bd      	mov	sp, r7
 8005a66:	bd80      	pop	{r7, pc}

08005a68 <aci_gap_set_discoverable>:
                                     const uint8_t* Local_Name,
                                     uint8_t Service_Uuid_length,
                                     const uint8_t* Service_Uuid_List,
                                     uint16_t Conn_Interval_Min,
                                     uint16_t Conn_Interval_Max )
{
 8005a68:	b5b0      	push	{r4, r5, r7, lr}
 8005a6a:	b0ce      	sub	sp, #312	@ 0x138
 8005a6c:	af00      	add	r7, sp, #0
 8005a6e:	4605      	mov	r5, r0
 8005a70:	460c      	mov	r4, r1
 8005a72:	4610      	mov	r0, r2
 8005a74:	4619      	mov	r1, r3
 8005a76:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 8005a7a:	f2a3 1331 	subw	r3, r3, #305	@ 0x131
 8005a7e:	462a      	mov	r2, r5
 8005a80:	701a      	strb	r2, [r3, #0]
 8005a82:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 8005a86:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 8005a8a:	4622      	mov	r2, r4
 8005a8c:	801a      	strh	r2, [r3, #0]
 8005a8e:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 8005a92:	f5a3 739b 	sub.w	r3, r3, #310	@ 0x136
 8005a96:	4602      	mov	r2, r0
 8005a98:	801a      	strh	r2, [r3, #0]
 8005a9a:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 8005a9e:	f5a3 7399 	sub.w	r3, r3, #306	@ 0x132
 8005aa2:	460a      	mov	r2, r1
 8005aa4:	701a      	strb	r2, [r3, #0]
  struct hci_request rq;
  uint8_t cmd_buffer[BLE_CMD_MAX_PARAM_LEN];
  aci_gap_set_discoverable_cp0 *cp0 = (aci_gap_set_discoverable_cp0*)(cmd_buffer);
 8005aa6:	f107 0310 	add.w	r3, r7, #16
 8005aaa:	f8c7 3134 	str.w	r3, [r7, #308]	@ 0x134
  aci_gap_set_discoverable_cp1 *cp1 = (aci_gap_set_discoverable_cp1*)(cmd_buffer + 1 + 2 + 2 + 1 + 1 + 1 + Local_Name_Length * (sizeof(uint8_t)));
 8005aae:	f897 314c 	ldrb.w	r3, [r7, #332]	@ 0x14c
 8005ab2:	3308      	adds	r3, #8
 8005ab4:	f107 0210 	add.w	r2, r7, #16
 8005ab8:	4413      	add	r3, r2
 8005aba:	f8c7 3130 	str.w	r3, [r7, #304]	@ 0x130
  aci_gap_set_discoverable_cp2 *cp2 = (aci_gap_set_discoverable_cp2*)(cmd_buffer + 1 + 2 + 2 + 1 + 1 + 1 + Local_Name_Length * (sizeof(uint8_t)) + 1 + Service_Uuid_length * (sizeof(uint8_t)));
 8005abe:	f897 214c 	ldrb.w	r2, [r7, #332]	@ 0x14c
 8005ac2:	f897 3154 	ldrb.w	r3, [r7, #340]	@ 0x154
 8005ac6:	4413      	add	r3, r2
 8005ac8:	3309      	adds	r3, #9
 8005aca:	f107 0210 	add.w	r2, r7, #16
 8005ace:	4413      	add	r3, r2
 8005ad0:	f8c7 312c 	str.w	r3, [r7, #300]	@ 0x12c
  tBleStatus status = 0;
 8005ad4:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 8005ad8:	f2a3 1329 	subw	r3, r3, #297	@ 0x129
 8005adc:	2200      	movs	r2, #0
 8005ade:	701a      	strb	r2, [r3, #0]
  int index_input = 0;
 8005ae0:	2300      	movs	r3, #0
 8005ae2:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  cp0->Advertising_Type = Advertising_Type;
 8005ae6:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
 8005aea:	f507 729c 	add.w	r2, r7, #312	@ 0x138
 8005aee:	f2a2 1231 	subw	r2, r2, #305	@ 0x131
 8005af2:	7812      	ldrb	r2, [r2, #0]
 8005af4:	701a      	strb	r2, [r3, #0]
  index_input += 1;
 8005af6:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8005afa:	3301      	adds	r3, #1
 8005afc:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  cp0->Advertising_Interval_Min = Advertising_Interval_Min;
 8005b00:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
 8005b04:	f507 729c 	add.w	r2, r7, #312	@ 0x138
 8005b08:	f5a2 729a 	sub.w	r2, r2, #308	@ 0x134
 8005b0c:	8812      	ldrh	r2, [r2, #0]
 8005b0e:	f8a3 2001 	strh.w	r2, [r3, #1]
  index_input += 2;
 8005b12:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8005b16:	3302      	adds	r3, #2
 8005b18:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  cp0->Advertising_Interval_Max = Advertising_Interval_Max;
 8005b1c:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
 8005b20:	f507 729c 	add.w	r2, r7, #312	@ 0x138
 8005b24:	f5a2 729b 	sub.w	r2, r2, #310	@ 0x136
 8005b28:	8812      	ldrh	r2, [r2, #0]
 8005b2a:	f8a3 2003 	strh.w	r2, [r3, #3]
  index_input += 2;
 8005b2e:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8005b32:	3302      	adds	r3, #2
 8005b34:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  cp0->Own_Address_Type = Own_Address_Type;
 8005b38:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
 8005b3c:	f507 729c 	add.w	r2, r7, #312	@ 0x138
 8005b40:	f5a2 7299 	sub.w	r2, r2, #306	@ 0x132
 8005b44:	7812      	ldrb	r2, [r2, #0]
 8005b46:	715a      	strb	r2, [r3, #5]
  index_input += 1;
 8005b48:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8005b4c:	3301      	adds	r3, #1
 8005b4e:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  cp0->Advertising_Filter_Policy = Advertising_Filter_Policy;
 8005b52:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
 8005b56:	f897 2148 	ldrb.w	r2, [r7, #328]	@ 0x148
 8005b5a:	719a      	strb	r2, [r3, #6]
  index_input += 1;
 8005b5c:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8005b60:	3301      	adds	r3, #1
 8005b62:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  cp0->Local_Name_Length = Local_Name_Length;
 8005b66:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
 8005b6a:	f897 214c 	ldrb.w	r2, [r7, #332]	@ 0x14c
 8005b6e:	71da      	strb	r2, [r3, #7]
  index_input += 1;
 8005b70:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8005b74:	3301      	adds	r3, #1
 8005b76:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  /* var_len_data input */
  {
    Osal_MemCpy( (void*)&cp0->Local_Name, (const void*)Local_Name, Local_Name_Length );
 8005b7a:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
 8005b7e:	3308      	adds	r3, #8
 8005b80:	f897 214c 	ldrb.w	r2, [r7, #332]	@ 0x14c
 8005b84:	f8d7 1150 	ldr.w	r1, [r7, #336]	@ 0x150
 8005b88:	4618      	mov	r0, r3
 8005b8a:	f001 f872 	bl	8006c72 <Osal_MemCpy>
    index_input += Local_Name_Length;
 8005b8e:	f897 314c 	ldrb.w	r3, [r7, #332]	@ 0x14c
 8005b92:	f8d7 2128 	ldr.w	r2, [r7, #296]	@ 0x128
 8005b96:	4413      	add	r3, r2
 8005b98:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
    {
      cp1->Service_Uuid_length = Service_Uuid_length;
 8005b9c:	f8d7 3130 	ldr.w	r3, [r7, #304]	@ 0x130
 8005ba0:	f897 2154 	ldrb.w	r2, [r7, #340]	@ 0x154
 8005ba4:	701a      	strb	r2, [r3, #0]
    }
    index_input += 1;
 8005ba6:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8005baa:	3301      	adds	r3, #1
 8005bac:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
    Osal_MemCpy( (void*)&cp1->Service_Uuid_List, (const void*)Service_Uuid_List, Service_Uuid_length );
 8005bb0:	f8d7 3130 	ldr.w	r3, [r7, #304]	@ 0x130
 8005bb4:	3301      	adds	r3, #1
 8005bb6:	f897 2154 	ldrb.w	r2, [r7, #340]	@ 0x154
 8005bba:	f8d7 1158 	ldr.w	r1, [r7, #344]	@ 0x158
 8005bbe:	4618      	mov	r0, r3
 8005bc0:	f001 f857 	bl	8006c72 <Osal_MemCpy>
    index_input += Service_Uuid_length;
 8005bc4:	f897 3154 	ldrb.w	r3, [r7, #340]	@ 0x154
 8005bc8:	f8d7 2128 	ldr.w	r2, [r7, #296]	@ 0x128
 8005bcc:	4413      	add	r3, r2
 8005bce:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
    {
      cp2->Conn_Interval_Min = Conn_Interval_Min;
 8005bd2:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 8005bd6:	f8b7 215c 	ldrh.w	r2, [r7, #348]	@ 0x15c
 8005bda:	801a      	strh	r2, [r3, #0]
    }
    index_input += 2;
 8005bdc:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8005be0:	3302      	adds	r3, #2
 8005be2:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
    {
      cp2->Conn_Interval_Max = Conn_Interval_Max;
 8005be6:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 8005bea:	f8b7 2160 	ldrh.w	r2, [r7, #352]	@ 0x160
 8005bee:	805a      	strh	r2, [r3, #2]
    }
    index_input += 2;
 8005bf0:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8005bf4:	3302      	adds	r3, #2
 8005bf6:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  }
  Osal_MemSet( &rq, 0, sizeof(rq) );
 8005bfa:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 8005bfe:	2218      	movs	r2, #24
 8005c00:	2100      	movs	r1, #0
 8005c02:	4618      	mov	r0, r3
 8005c04:	f001 f845 	bl	8006c92 <Osal_MemSet>
  rq.ogf = 0x3f;
 8005c08:	233f      	movs	r3, #63	@ 0x3f
 8005c0a:	f8a7 3110 	strh.w	r3, [r7, #272]	@ 0x110
  rq.ocf = 0x083;
 8005c0e:	2383      	movs	r3, #131	@ 0x83
 8005c10:	f8a7 3112 	strh.w	r3, [r7, #274]	@ 0x112
  rq.cparam = cmd_buffer;
 8005c14:	f107 0310 	add.w	r3, r7, #16
 8005c18:	f8c7 3118 	str.w	r3, [r7, #280]	@ 0x118
  rq.clen = index_input;
 8005c1c:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8005c20:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c
  rq.rparam = &status;
 8005c24:	f107 030f 	add.w	r3, r7, #15
 8005c28:	f8c7 3120 	str.w	r3, [r7, #288]	@ 0x120
  rq.rlen = 1;
 8005c2c:	2301      	movs	r3, #1
 8005c2e:	f8c7 3124 	str.w	r3, [r7, #292]	@ 0x124
  if ( hci_send_req(&rq, FALSE) < 0 )
 8005c32:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 8005c36:	2100      	movs	r1, #0
 8005c38:	4618      	mov	r0, r3
 8005c3a:	f001 fab3 	bl	80071a4 <hci_send_req>
 8005c3e:	4603      	mov	r3, r0
 8005c40:	2b00      	cmp	r3, #0
 8005c42:	da01      	bge.n	8005c48 <aci_gap_set_discoverable+0x1e0>
    return BLE_STATUS_TIMEOUT;
 8005c44:	23ff      	movs	r3, #255	@ 0xff
 8005c46:	e004      	b.n	8005c52 <aci_gap_set_discoverable+0x1ea>
  return status;
 8005c48:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 8005c4c:	f2a3 1329 	subw	r3, r3, #297	@ 0x129
 8005c50:	781b      	ldrb	r3, [r3, #0]
}
 8005c52:	4618      	mov	r0, r3
 8005c54:	f507 779c 	add.w	r7, r7, #312	@ 0x138
 8005c58:	46bd      	mov	sp, r7
 8005c5a:	bdb0      	pop	{r4, r5, r7, pc}

08005c5c <aci_gap_set_io_capability>:
    return BLE_STATUS_TIMEOUT;
  return status;
}

tBleStatus aci_gap_set_io_capability( uint8_t IO_Capability )
{
 8005c5c:	b580      	push	{r7, lr}
 8005c5e:	b0cc      	sub	sp, #304	@ 0x130
 8005c60:	af00      	add	r7, sp, #0
 8005c62:	4602      	mov	r2, r0
 8005c64:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8005c68:	f2a3 1329 	subw	r3, r3, #297	@ 0x129
 8005c6c:	701a      	strb	r2, [r3, #0]
  struct hci_request rq;
  uint8_t cmd_buffer[BLE_CMD_MAX_PARAM_LEN];
  aci_gap_set_io_capability_cp0 *cp0 = (aci_gap_set_io_capability_cp0*)(cmd_buffer);
 8005c6e:	f107 0310 	add.w	r3, r7, #16
 8005c72:	f8c7 312c 	str.w	r3, [r7, #300]	@ 0x12c
  tBleStatus status = 0;
 8005c76:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8005c7a:	f2a3 1321 	subw	r3, r3, #289	@ 0x121
 8005c7e:	2200      	movs	r2, #0
 8005c80:	701a      	strb	r2, [r3, #0]
  int index_input = 0;
 8005c82:	2300      	movs	r3, #0
 8005c84:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  cp0->IO_Capability = IO_Capability;
 8005c88:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 8005c8c:	f507 7298 	add.w	r2, r7, #304	@ 0x130
 8005c90:	f2a2 1229 	subw	r2, r2, #297	@ 0x129
 8005c94:	7812      	ldrb	r2, [r2, #0]
 8005c96:	701a      	strb	r2, [r3, #0]
  index_input += 1;
 8005c98:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8005c9c:	3301      	adds	r3, #1
 8005c9e:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  Osal_MemSet( &rq, 0, sizeof(rq) );
 8005ca2:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 8005ca6:	2218      	movs	r2, #24
 8005ca8:	2100      	movs	r1, #0
 8005caa:	4618      	mov	r0, r3
 8005cac:	f000 fff1 	bl	8006c92 <Osal_MemSet>
  rq.ogf = 0x3f;
 8005cb0:	233f      	movs	r3, #63	@ 0x3f
 8005cb2:	f8a7 3110 	strh.w	r3, [r7, #272]	@ 0x110
  rq.ocf = 0x085;
 8005cb6:	2385      	movs	r3, #133	@ 0x85
 8005cb8:	f8a7 3112 	strh.w	r3, [r7, #274]	@ 0x112
  rq.cparam = cmd_buffer;
 8005cbc:	f107 0310 	add.w	r3, r7, #16
 8005cc0:	f8c7 3118 	str.w	r3, [r7, #280]	@ 0x118
  rq.clen = index_input;
 8005cc4:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8005cc8:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c
  rq.rparam = &status;
 8005ccc:	f107 030f 	add.w	r3, r7, #15
 8005cd0:	f8c7 3120 	str.w	r3, [r7, #288]	@ 0x120
  rq.rlen = 1;
 8005cd4:	2301      	movs	r3, #1
 8005cd6:	f8c7 3124 	str.w	r3, [r7, #292]	@ 0x124
  if ( hci_send_req(&rq, FALSE) < 0 )
 8005cda:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 8005cde:	2100      	movs	r1, #0
 8005ce0:	4618      	mov	r0, r3
 8005ce2:	f001 fa5f 	bl	80071a4 <hci_send_req>
 8005ce6:	4603      	mov	r3, r0
 8005ce8:	2b00      	cmp	r3, #0
 8005cea:	da01      	bge.n	8005cf0 <aci_gap_set_io_capability+0x94>
    return BLE_STATUS_TIMEOUT;
 8005cec:	23ff      	movs	r3, #255	@ 0xff
 8005cee:	e004      	b.n	8005cfa <aci_gap_set_io_capability+0x9e>
  return status;
 8005cf0:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8005cf4:	f2a3 1321 	subw	r3, r3, #289	@ 0x121
 8005cf8:	781b      	ldrb	r3, [r3, #0]
}
 8005cfa:	4618      	mov	r0, r3
 8005cfc:	f507 7798 	add.w	r7, r7, #304	@ 0x130
 8005d00:	46bd      	mov	sp, r7
 8005d02:	bd80      	pop	{r7, pc}

08005d04 <aci_gap_set_authentication_requirement>:
                                                   uint8_t Min_Encryption_Key_Size,
                                                   uint8_t Max_Encryption_Key_Size,
                                                   uint8_t Use_Fixed_Pin,
                                                   uint32_t Fixed_Pin,
                                                   uint8_t Identity_Address_Type )
{
 8005d04:	b5b0      	push	{r4, r5, r7, lr}
 8005d06:	b0cc      	sub	sp, #304	@ 0x130
 8005d08:	af00      	add	r7, sp, #0
 8005d0a:	4605      	mov	r5, r0
 8005d0c:	460c      	mov	r4, r1
 8005d0e:	4610      	mov	r0, r2
 8005d10:	4619      	mov	r1, r3
 8005d12:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8005d16:	f2a3 1329 	subw	r3, r3, #297	@ 0x129
 8005d1a:	462a      	mov	r2, r5
 8005d1c:	701a      	strb	r2, [r3, #0]
 8005d1e:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8005d22:	f5a3 7395 	sub.w	r3, r3, #298	@ 0x12a
 8005d26:	4622      	mov	r2, r4
 8005d28:	701a      	strb	r2, [r3, #0]
 8005d2a:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8005d2e:	f2a3 132b 	subw	r3, r3, #299	@ 0x12b
 8005d32:	4602      	mov	r2, r0
 8005d34:	701a      	strb	r2, [r3, #0]
 8005d36:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8005d3a:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 8005d3e:	460a      	mov	r2, r1
 8005d40:	701a      	strb	r2, [r3, #0]
  struct hci_request rq;
  uint8_t cmd_buffer[BLE_CMD_MAX_PARAM_LEN];
  aci_gap_set_authentication_requirement_cp0 *cp0 = (aci_gap_set_authentication_requirement_cp0*)(cmd_buffer);
 8005d42:	f107 0310 	add.w	r3, r7, #16
 8005d46:	f8c7 312c 	str.w	r3, [r7, #300]	@ 0x12c
  tBleStatus status = 0;
 8005d4a:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8005d4e:	f2a3 1321 	subw	r3, r3, #289	@ 0x121
 8005d52:	2200      	movs	r2, #0
 8005d54:	701a      	strb	r2, [r3, #0]
  int index_input = 0;
 8005d56:	2300      	movs	r3, #0
 8005d58:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  cp0->Bonding_Mode = Bonding_Mode;
 8005d5c:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 8005d60:	f507 7298 	add.w	r2, r7, #304	@ 0x130
 8005d64:	f2a2 1229 	subw	r2, r2, #297	@ 0x129
 8005d68:	7812      	ldrb	r2, [r2, #0]
 8005d6a:	701a      	strb	r2, [r3, #0]
  index_input += 1;
 8005d6c:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8005d70:	3301      	adds	r3, #1
 8005d72:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  cp0->MITM_Mode = MITM_Mode;
 8005d76:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 8005d7a:	f507 7298 	add.w	r2, r7, #304	@ 0x130
 8005d7e:	f5a2 7295 	sub.w	r2, r2, #298	@ 0x12a
 8005d82:	7812      	ldrb	r2, [r2, #0]
 8005d84:	705a      	strb	r2, [r3, #1]
  index_input += 1;
 8005d86:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8005d8a:	3301      	adds	r3, #1
 8005d8c:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  cp0->SC_Support = SC_Support;
 8005d90:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 8005d94:	f507 7298 	add.w	r2, r7, #304	@ 0x130
 8005d98:	f2a2 122b 	subw	r2, r2, #299	@ 0x12b
 8005d9c:	7812      	ldrb	r2, [r2, #0]
 8005d9e:	709a      	strb	r2, [r3, #2]
  index_input += 1;
 8005da0:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8005da4:	3301      	adds	r3, #1
 8005da6:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  cp0->KeyPress_Notification_Support = KeyPress_Notification_Support;
 8005daa:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 8005dae:	f507 7298 	add.w	r2, r7, #304	@ 0x130
 8005db2:	f5a2 7296 	sub.w	r2, r2, #300	@ 0x12c
 8005db6:	7812      	ldrb	r2, [r2, #0]
 8005db8:	70da      	strb	r2, [r3, #3]
  index_input += 1;
 8005dba:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8005dbe:	3301      	adds	r3, #1
 8005dc0:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  cp0->Min_Encryption_Key_Size = Min_Encryption_Key_Size;
 8005dc4:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 8005dc8:	f897 2140 	ldrb.w	r2, [r7, #320]	@ 0x140
 8005dcc:	711a      	strb	r2, [r3, #4]
  index_input += 1;
 8005dce:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8005dd2:	3301      	adds	r3, #1
 8005dd4:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  cp0->Max_Encryption_Key_Size = Max_Encryption_Key_Size;
 8005dd8:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 8005ddc:	f897 2144 	ldrb.w	r2, [r7, #324]	@ 0x144
 8005de0:	715a      	strb	r2, [r3, #5]
  index_input += 1;
 8005de2:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8005de6:	3301      	adds	r3, #1
 8005de8:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  cp0->Use_Fixed_Pin = Use_Fixed_Pin;
 8005dec:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 8005df0:	f897 2148 	ldrb.w	r2, [r7, #328]	@ 0x148
 8005df4:	719a      	strb	r2, [r3, #6]
  index_input += 1;
 8005df6:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8005dfa:	3301      	adds	r3, #1
 8005dfc:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  cp0->Fixed_Pin = Fixed_Pin;
 8005e00:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 8005e04:	f8d7 214c 	ldr.w	r2, [r7, #332]	@ 0x14c
 8005e08:	f8c3 2007 	str.w	r2, [r3, #7]
  index_input += 4;
 8005e0c:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8005e10:	3304      	adds	r3, #4
 8005e12:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  cp0->Identity_Address_Type = Identity_Address_Type;
 8005e16:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 8005e1a:	f897 2150 	ldrb.w	r2, [r7, #336]	@ 0x150
 8005e1e:	72da      	strb	r2, [r3, #11]
  index_input += 1;
 8005e20:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8005e24:	3301      	adds	r3, #1
 8005e26:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  Osal_MemSet( &rq, 0, sizeof(rq) );
 8005e2a:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 8005e2e:	2218      	movs	r2, #24
 8005e30:	2100      	movs	r1, #0
 8005e32:	4618      	mov	r0, r3
 8005e34:	f000 ff2d 	bl	8006c92 <Osal_MemSet>
  rq.ogf = 0x3f;
 8005e38:	233f      	movs	r3, #63	@ 0x3f
 8005e3a:	f8a7 3110 	strh.w	r3, [r7, #272]	@ 0x110
  rq.ocf = 0x086;
 8005e3e:	2386      	movs	r3, #134	@ 0x86
 8005e40:	f8a7 3112 	strh.w	r3, [r7, #274]	@ 0x112
  rq.cparam = cmd_buffer;
 8005e44:	f107 0310 	add.w	r3, r7, #16
 8005e48:	f8c7 3118 	str.w	r3, [r7, #280]	@ 0x118
  rq.clen = index_input;
 8005e4c:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8005e50:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c
  rq.rparam = &status;
 8005e54:	f107 030f 	add.w	r3, r7, #15
 8005e58:	f8c7 3120 	str.w	r3, [r7, #288]	@ 0x120
  rq.rlen = 1;
 8005e5c:	2301      	movs	r3, #1
 8005e5e:	f8c7 3124 	str.w	r3, [r7, #292]	@ 0x124
  if ( hci_send_req(&rq, FALSE) < 0 )
 8005e62:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 8005e66:	2100      	movs	r1, #0
 8005e68:	4618      	mov	r0, r3
 8005e6a:	f001 f99b 	bl	80071a4 <hci_send_req>
 8005e6e:	4603      	mov	r3, r0
 8005e70:	2b00      	cmp	r3, #0
 8005e72:	da01      	bge.n	8005e78 <aci_gap_set_authentication_requirement+0x174>
    return BLE_STATUS_TIMEOUT;
 8005e74:	23ff      	movs	r3, #255	@ 0xff
 8005e76:	e004      	b.n	8005e82 <aci_gap_set_authentication_requirement+0x17e>
  return status;
 8005e78:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8005e7c:	f2a3 1321 	subw	r3, r3, #289	@ 0x121
 8005e80:	781b      	ldrb	r3, [r3, #0]
}
 8005e82:	4618      	mov	r0, r3
 8005e84:	f507 7798 	add.w	r7, r7, #304	@ 0x130
 8005e88:	46bd      	mov	sp, r7
 8005e8a:	bdb0      	pop	{r4, r5, r7, pc}

08005e8c <aci_gap_pass_key_resp>:
  return status;
}

tBleStatus aci_gap_pass_key_resp( uint16_t Connection_Handle,
                                  uint32_t Pass_Key )
{
 8005e8c:	b580      	push	{r7, lr}
 8005e8e:	b0cc      	sub	sp, #304	@ 0x130
 8005e90:	af00      	add	r7, sp, #0
 8005e92:	4602      	mov	r2, r0
 8005e94:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8005e98:	f5a3 7398 	sub.w	r3, r3, #304	@ 0x130
 8005e9c:	6019      	str	r1, [r3, #0]
 8005e9e:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8005ea2:	f5a3 7395 	sub.w	r3, r3, #298	@ 0x12a
 8005ea6:	801a      	strh	r2, [r3, #0]
  struct hci_request rq;
  uint8_t cmd_buffer[BLE_CMD_MAX_PARAM_LEN];
  aci_gap_pass_key_resp_cp0 *cp0 = (aci_gap_pass_key_resp_cp0*)(cmd_buffer);
 8005ea8:	f107 0310 	add.w	r3, r7, #16
 8005eac:	f8c7 312c 	str.w	r3, [r7, #300]	@ 0x12c
  tBleStatus status = 0;
 8005eb0:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8005eb4:	f2a3 1321 	subw	r3, r3, #289	@ 0x121
 8005eb8:	2200      	movs	r2, #0
 8005eba:	701a      	strb	r2, [r3, #0]
  int index_input = 0;
 8005ebc:	2300      	movs	r3, #0
 8005ebe:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  cp0->Connection_Handle = Connection_Handle;
 8005ec2:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 8005ec6:	f507 7298 	add.w	r2, r7, #304	@ 0x130
 8005eca:	f5a2 7295 	sub.w	r2, r2, #298	@ 0x12a
 8005ece:	8812      	ldrh	r2, [r2, #0]
 8005ed0:	801a      	strh	r2, [r3, #0]
  index_input += 2;
 8005ed2:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8005ed6:	3302      	adds	r3, #2
 8005ed8:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  cp0->Pass_Key = Pass_Key;
 8005edc:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 8005ee0:	f507 7298 	add.w	r2, r7, #304	@ 0x130
 8005ee4:	f5a2 7298 	sub.w	r2, r2, #304	@ 0x130
 8005ee8:	6812      	ldr	r2, [r2, #0]
 8005eea:	f8c3 2002 	str.w	r2, [r3, #2]
  index_input += 4;
 8005eee:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8005ef2:	3304      	adds	r3, #4
 8005ef4:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  Osal_MemSet( &rq, 0, sizeof(rq) );
 8005ef8:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 8005efc:	2218      	movs	r2, #24
 8005efe:	2100      	movs	r1, #0
 8005f00:	4618      	mov	r0, r3
 8005f02:	f000 fec6 	bl	8006c92 <Osal_MemSet>
  rq.ogf = 0x3f;
 8005f06:	233f      	movs	r3, #63	@ 0x3f
 8005f08:	f8a7 3110 	strh.w	r3, [r7, #272]	@ 0x110
  rq.ocf = 0x088;
 8005f0c:	2388      	movs	r3, #136	@ 0x88
 8005f0e:	f8a7 3112 	strh.w	r3, [r7, #274]	@ 0x112
  rq.cparam = cmd_buffer;
 8005f12:	f107 0310 	add.w	r3, r7, #16
 8005f16:	f8c7 3118 	str.w	r3, [r7, #280]	@ 0x118
  rq.clen = index_input;
 8005f1a:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8005f1e:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c
  rq.rparam = &status;
 8005f22:	f107 030f 	add.w	r3, r7, #15
 8005f26:	f8c7 3120 	str.w	r3, [r7, #288]	@ 0x120
  rq.rlen = 1;
 8005f2a:	2301      	movs	r3, #1
 8005f2c:	f8c7 3124 	str.w	r3, [r7, #292]	@ 0x124
  if ( hci_send_req(&rq, FALSE) < 0 )
 8005f30:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 8005f34:	2100      	movs	r1, #0
 8005f36:	4618      	mov	r0, r3
 8005f38:	f001 f934 	bl	80071a4 <hci_send_req>
 8005f3c:	4603      	mov	r3, r0
 8005f3e:	2b00      	cmp	r3, #0
 8005f40:	da01      	bge.n	8005f46 <aci_gap_pass_key_resp+0xba>
    return BLE_STATUS_TIMEOUT;
 8005f42:	23ff      	movs	r3, #255	@ 0xff
 8005f44:	e004      	b.n	8005f50 <aci_gap_pass_key_resp+0xc4>
  return status;
 8005f46:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8005f4a:	f2a3 1321 	subw	r3, r3, #289	@ 0x121
 8005f4e:	781b      	ldrb	r3, [r3, #0]
}
 8005f50:	4618      	mov	r0, r3
 8005f52:	f507 7798 	add.w	r7, r7, #304	@ 0x130
 8005f56:	46bd      	mov	sp, r7
 8005f58:	bd80      	pop	{r7, pc}

08005f5a <aci_gap_init>:
                         uint8_t privacy_enabled,
                         uint8_t device_name_char_len,
                         uint16_t* Service_Handle,
                         uint16_t* Dev_Name_Char_Handle,
                         uint16_t* Appearance_Char_Handle )
{
 8005f5a:	b590      	push	{r4, r7, lr}
 8005f5c:	b0cd      	sub	sp, #308	@ 0x134
 8005f5e:	af00      	add	r7, sp, #0
 8005f60:	4604      	mov	r4, r0
 8005f62:	4608      	mov	r0, r1
 8005f64:	4611      	mov	r1, r2
 8005f66:	f507 7298 	add.w	r2, r7, #304	@ 0x130
 8005f6a:	f5a2 7298 	sub.w	r2, r2, #304	@ 0x130
 8005f6e:	6013      	str	r3, [r2, #0]
 8005f70:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8005f74:	f2a3 1329 	subw	r3, r3, #297	@ 0x129
 8005f78:	4622      	mov	r2, r4
 8005f7a:	701a      	strb	r2, [r3, #0]
 8005f7c:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8005f80:	f5a3 7395 	sub.w	r3, r3, #298	@ 0x12a
 8005f84:	4602      	mov	r2, r0
 8005f86:	701a      	strb	r2, [r3, #0]
 8005f88:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8005f8c:	f2a3 132b 	subw	r3, r3, #299	@ 0x12b
 8005f90:	460a      	mov	r2, r1
 8005f92:	701a      	strb	r2, [r3, #0]
  struct hci_request rq;
  uint8_t cmd_buffer[BLE_CMD_MAX_PARAM_LEN];
  aci_gap_init_cp0 *cp0 = (aci_gap_init_cp0*)(cmd_buffer);
 8005f94:	f107 0310 	add.w	r3, r7, #16
 8005f98:	f8c7 312c 	str.w	r3, [r7, #300]	@ 0x12c
  aci_gap_init_rp0 resp;
  Osal_MemSet( &resp, 0, sizeof(resp) );
 8005f9c:	f107 0308 	add.w	r3, r7, #8
 8005fa0:	2207      	movs	r2, #7
 8005fa2:	2100      	movs	r1, #0
 8005fa4:	4618      	mov	r0, r3
 8005fa6:	f000 fe74 	bl	8006c92 <Osal_MemSet>
  int index_input = 0;
 8005faa:	2300      	movs	r3, #0
 8005fac:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  cp0->Role = Role;
 8005fb0:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 8005fb4:	f507 7298 	add.w	r2, r7, #304	@ 0x130
 8005fb8:	f2a2 1229 	subw	r2, r2, #297	@ 0x129
 8005fbc:	7812      	ldrb	r2, [r2, #0]
 8005fbe:	701a      	strb	r2, [r3, #0]
  index_input += 1;
 8005fc0:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8005fc4:	3301      	adds	r3, #1
 8005fc6:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  cp0->privacy_enabled = privacy_enabled;
 8005fca:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 8005fce:	f507 7298 	add.w	r2, r7, #304	@ 0x130
 8005fd2:	f5a2 7295 	sub.w	r2, r2, #298	@ 0x12a
 8005fd6:	7812      	ldrb	r2, [r2, #0]
 8005fd8:	705a      	strb	r2, [r3, #1]
  index_input += 1;
 8005fda:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8005fde:	3301      	adds	r3, #1
 8005fe0:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  cp0->device_name_char_len = device_name_char_len;
 8005fe4:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 8005fe8:	f507 7298 	add.w	r2, r7, #304	@ 0x130
 8005fec:	f2a2 122b 	subw	r2, r2, #299	@ 0x12b
 8005ff0:	7812      	ldrb	r2, [r2, #0]
 8005ff2:	709a      	strb	r2, [r3, #2]
  index_input += 1;
 8005ff4:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8005ff8:	3301      	adds	r3, #1
 8005ffa:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  Osal_MemSet( &rq, 0, sizeof(rq) );
 8005ffe:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 8006002:	2218      	movs	r2, #24
 8006004:	2100      	movs	r1, #0
 8006006:	4618      	mov	r0, r3
 8006008:	f000 fe43 	bl	8006c92 <Osal_MemSet>
  rq.ogf = 0x3f;
 800600c:	233f      	movs	r3, #63	@ 0x3f
 800600e:	f8a7 3110 	strh.w	r3, [r7, #272]	@ 0x110
  rq.ocf = 0x08a;
 8006012:	238a      	movs	r3, #138	@ 0x8a
 8006014:	f8a7 3112 	strh.w	r3, [r7, #274]	@ 0x112
  rq.cparam = cmd_buffer;
 8006018:	f107 0310 	add.w	r3, r7, #16
 800601c:	f8c7 3118 	str.w	r3, [r7, #280]	@ 0x118
  rq.clen = index_input;
 8006020:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8006024:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c
  rq.rparam = &resp;
 8006028:	f107 0308 	add.w	r3, r7, #8
 800602c:	f8c7 3120 	str.w	r3, [r7, #288]	@ 0x120
  rq.rlen = sizeof(resp);
 8006030:	2307      	movs	r3, #7
 8006032:	f8c7 3124 	str.w	r3, [r7, #292]	@ 0x124
  if ( hci_send_req(&rq, FALSE) < 0 )
 8006036:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 800603a:	2100      	movs	r1, #0
 800603c:	4618      	mov	r0, r3
 800603e:	f001 f8b1 	bl	80071a4 <hci_send_req>
 8006042:	4603      	mov	r3, r0
 8006044:	2b00      	cmp	r3, #0
 8006046:	da01      	bge.n	800604c <aci_gap_init+0xf2>
    return BLE_STATUS_TIMEOUT;
 8006048:	23ff      	movs	r3, #255	@ 0xff
 800604a:	e02e      	b.n	80060aa <aci_gap_init+0x150>
  if ( resp.Status )
 800604c:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8006050:	f5a3 7394 	sub.w	r3, r3, #296	@ 0x128
 8006054:	781b      	ldrb	r3, [r3, #0]
 8006056:	2b00      	cmp	r3, #0
 8006058:	d005      	beq.n	8006066 <aci_gap_init+0x10c>
    return resp.Status;
 800605a:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800605e:	f5a3 7394 	sub.w	r3, r3, #296	@ 0x128
 8006062:	781b      	ldrb	r3, [r3, #0]
 8006064:	e021      	b.n	80060aa <aci_gap_init+0x150>
  *Service_Handle = resp.Service_Handle;
 8006066:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800606a:	f5a3 7394 	sub.w	r3, r3, #296	@ 0x128
 800606e:	f8b3 3001 	ldrh.w	r3, [r3, #1]
 8006072:	b29a      	uxth	r2, r3
 8006074:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8006078:	f5a3 7398 	sub.w	r3, r3, #304	@ 0x130
 800607c:	681b      	ldr	r3, [r3, #0]
 800607e:	801a      	strh	r2, [r3, #0]
  *Dev_Name_Char_Handle = resp.Dev_Name_Char_Handle;
 8006080:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8006084:	f5a3 7394 	sub.w	r3, r3, #296	@ 0x128
 8006088:	f8b3 3003 	ldrh.w	r3, [r3, #3]
 800608c:	b29a      	uxth	r2, r3
 800608e:	f8d7 3140 	ldr.w	r3, [r7, #320]	@ 0x140
 8006092:	801a      	strh	r2, [r3, #0]
  *Appearance_Char_Handle = resp.Appearance_Char_Handle;
 8006094:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8006098:	f5a3 7394 	sub.w	r3, r3, #296	@ 0x128
 800609c:	f8b3 3005 	ldrh.w	r3, [r3, #5]
 80060a0:	b29a      	uxth	r2, r3
 80060a2:	f8d7 3144 	ldr.w	r3, [r7, #324]	@ 0x144
 80060a6:	801a      	strh	r2, [r3, #0]
  return BLE_STATUS_SUCCESS;
 80060a8:	2300      	movs	r3, #0
}
 80060aa:	4618      	mov	r0, r3
 80060ac:	f507 779a 	add.w	r7, r7, #308	@ 0x134
 80060b0:	46bd      	mov	sp, r7
 80060b2:	bd90      	pop	{r4, r7, pc}

080060b4 <aci_gap_update_adv_data>:
  return status;
}

tBleStatus aci_gap_update_adv_data( uint8_t AdvDataLen,
                                    const uint8_t* AdvData )
{
 80060b4:	b580      	push	{r7, lr}
 80060b6:	b0cc      	sub	sp, #304	@ 0x130
 80060b8:	af00      	add	r7, sp, #0
 80060ba:	4602      	mov	r2, r0
 80060bc:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 80060c0:	f5a3 7398 	sub.w	r3, r3, #304	@ 0x130
 80060c4:	6019      	str	r1, [r3, #0]
 80060c6:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 80060ca:	f2a3 1329 	subw	r3, r3, #297	@ 0x129
 80060ce:	701a      	strb	r2, [r3, #0]
  struct hci_request rq;
  uint8_t cmd_buffer[BLE_CMD_MAX_PARAM_LEN];
  aci_gap_update_adv_data_cp0 *cp0 = (aci_gap_update_adv_data_cp0*)(cmd_buffer);
 80060d0:	f107 0310 	add.w	r3, r7, #16
 80060d4:	f8c7 312c 	str.w	r3, [r7, #300]	@ 0x12c
  tBleStatus status = 0;
 80060d8:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 80060dc:	f2a3 1321 	subw	r3, r3, #289	@ 0x121
 80060e0:	2200      	movs	r2, #0
 80060e2:	701a      	strb	r2, [r3, #0]
  int index_input = 0;
 80060e4:	2300      	movs	r3, #0
 80060e6:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  cp0->AdvDataLen = AdvDataLen;
 80060ea:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 80060ee:	f507 7298 	add.w	r2, r7, #304	@ 0x130
 80060f2:	f2a2 1229 	subw	r2, r2, #297	@ 0x129
 80060f6:	7812      	ldrb	r2, [r2, #0]
 80060f8:	701a      	strb	r2, [r3, #0]
  index_input += 1;
 80060fa:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 80060fe:	3301      	adds	r3, #1
 8006100:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  Osal_MemCpy( (void*)&cp0->AdvData, (const void*)AdvData, AdvDataLen );
 8006104:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 8006108:	1c58      	adds	r0, r3, #1
 800610a:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800610e:	f2a3 1329 	subw	r3, r3, #297	@ 0x129
 8006112:	781a      	ldrb	r2, [r3, #0]
 8006114:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8006118:	f5a3 7398 	sub.w	r3, r3, #304	@ 0x130
 800611c:	6819      	ldr	r1, [r3, #0]
 800611e:	f000 fda8 	bl	8006c72 <Osal_MemCpy>
  index_input += AdvDataLen;
 8006122:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8006126:	f2a3 1329 	subw	r3, r3, #297	@ 0x129
 800612a:	781b      	ldrb	r3, [r3, #0]
 800612c:	f8d7 2128 	ldr.w	r2, [r7, #296]	@ 0x128
 8006130:	4413      	add	r3, r2
 8006132:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  Osal_MemSet( &rq, 0, sizeof(rq) );
 8006136:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 800613a:	2218      	movs	r2, #24
 800613c:	2100      	movs	r1, #0
 800613e:	4618      	mov	r0, r3
 8006140:	f000 fda7 	bl	8006c92 <Osal_MemSet>
  rq.ogf = 0x3f;
 8006144:	233f      	movs	r3, #63	@ 0x3f
 8006146:	f8a7 3110 	strh.w	r3, [r7, #272]	@ 0x110
  rq.ocf = 0x08e;
 800614a:	238e      	movs	r3, #142	@ 0x8e
 800614c:	f8a7 3112 	strh.w	r3, [r7, #274]	@ 0x112
  rq.cparam = cmd_buffer;
 8006150:	f107 0310 	add.w	r3, r7, #16
 8006154:	f8c7 3118 	str.w	r3, [r7, #280]	@ 0x118
  rq.clen = index_input;
 8006158:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 800615c:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c
  rq.rparam = &status;
 8006160:	f107 030f 	add.w	r3, r7, #15
 8006164:	f8c7 3120 	str.w	r3, [r7, #288]	@ 0x120
  rq.rlen = 1;
 8006168:	2301      	movs	r3, #1
 800616a:	f8c7 3124 	str.w	r3, [r7, #292]	@ 0x124
  if ( hci_send_req(&rq, FALSE) < 0 )
 800616e:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 8006172:	2100      	movs	r1, #0
 8006174:	4618      	mov	r0, r3
 8006176:	f001 f815 	bl	80071a4 <hci_send_req>
 800617a:	4603      	mov	r3, r0
 800617c:	2b00      	cmp	r3, #0
 800617e:	da01      	bge.n	8006184 <aci_gap_update_adv_data+0xd0>
    return BLE_STATUS_TIMEOUT;
 8006180:	23ff      	movs	r3, #255	@ 0xff
 8006182:	e004      	b.n	800618e <aci_gap_update_adv_data+0xda>
  return status;
 8006184:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8006188:	f2a3 1321 	subw	r3, r3, #289	@ 0x121
 800618c:	781b      	ldrb	r3, [r3, #0]
}
 800618e:	4618      	mov	r0, r3
 8006190:	f507 7798 	add.w	r7, r7, #304	@ 0x130
 8006194:	46bd      	mov	sp, r7
 8006196:	bd80      	pop	{r7, pc}

08006198 <aci_gap_configure_filter_accept_list>:
    return BLE_STATUS_TIMEOUT;
  return status;
}

tBleStatus aci_gap_configure_filter_accept_list( void )
{
 8006198:	b580      	push	{r7, lr}
 800619a:	b088      	sub	sp, #32
 800619c:	af00      	add	r7, sp, #0
  struct hci_request rq;
  tBleStatus status = 0;
 800619e:	2300      	movs	r3, #0
 80061a0:	71fb      	strb	r3, [r7, #7]
  Osal_MemSet( &rq, 0, sizeof(rq) );
 80061a2:	f107 0308 	add.w	r3, r7, #8
 80061a6:	2218      	movs	r2, #24
 80061a8:	2100      	movs	r1, #0
 80061aa:	4618      	mov	r0, r3
 80061ac:	f000 fd71 	bl	8006c92 <Osal_MemSet>
  rq.ogf = 0x3f;
 80061b0:	233f      	movs	r3, #63	@ 0x3f
 80061b2:	813b      	strh	r3, [r7, #8]
  rq.ocf = 0x092;
 80061b4:	2392      	movs	r3, #146	@ 0x92
 80061b6:	817b      	strh	r3, [r7, #10]
  rq.rparam = &status;
 80061b8:	1dfb      	adds	r3, r7, #7
 80061ba:	61bb      	str	r3, [r7, #24]
  rq.rlen = 1;
 80061bc:	2301      	movs	r3, #1
 80061be:	61fb      	str	r3, [r7, #28]
  if ( hci_send_req(&rq, FALSE) < 0 )
 80061c0:	f107 0308 	add.w	r3, r7, #8
 80061c4:	2100      	movs	r1, #0
 80061c6:	4618      	mov	r0, r3
 80061c8:	f000 ffec 	bl	80071a4 <hci_send_req>
 80061cc:	4603      	mov	r3, r0
 80061ce:	2b00      	cmp	r3, #0
 80061d0:	da01      	bge.n	80061d6 <aci_gap_configure_filter_accept_list+0x3e>
    return BLE_STATUS_TIMEOUT;
 80061d2:	23ff      	movs	r3, #255	@ 0xff
 80061d4:	e000      	b.n	80061d8 <aci_gap_configure_filter_accept_list+0x40>
  return status;
 80061d6:	79fb      	ldrb	r3, [r7, #7]
}
 80061d8:	4618      	mov	r0, r3
 80061da:	3720      	adds	r7, #32
 80061dc:	46bd      	mov	sp, r7
 80061de:	bd80      	pop	{r7, pc}

080061e0 <aci_gap_numeric_comparison_value_confirm_yesno>:
  return status;
}

tBleStatus aci_gap_numeric_comparison_value_confirm_yesno( uint16_t Connection_Handle,
                                                           uint8_t Confirm_Yes_No )
{
 80061e0:	b580      	push	{r7, lr}
 80061e2:	b0cc      	sub	sp, #304	@ 0x130
 80061e4:	af00      	add	r7, sp, #0
 80061e6:	4602      	mov	r2, r0
 80061e8:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 80061ec:	f5a3 7395 	sub.w	r3, r3, #298	@ 0x12a
 80061f0:	801a      	strh	r2, [r3, #0]
 80061f2:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 80061f6:	f2a3 132b 	subw	r3, r3, #299	@ 0x12b
 80061fa:	460a      	mov	r2, r1
 80061fc:	701a      	strb	r2, [r3, #0]
  struct hci_request rq;
  uint8_t cmd_buffer[BLE_CMD_MAX_PARAM_LEN];
  aci_gap_numeric_comparison_value_confirm_yesno_cp0 *cp0 = (aci_gap_numeric_comparison_value_confirm_yesno_cp0*)(cmd_buffer);
 80061fe:	f107 0310 	add.w	r3, r7, #16
 8006202:	f8c7 312c 	str.w	r3, [r7, #300]	@ 0x12c
  tBleStatus status = 0;
 8006206:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800620a:	f2a3 1321 	subw	r3, r3, #289	@ 0x121
 800620e:	2200      	movs	r2, #0
 8006210:	701a      	strb	r2, [r3, #0]
  int index_input = 0;
 8006212:	2300      	movs	r3, #0
 8006214:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  cp0->Connection_Handle = Connection_Handle;
 8006218:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 800621c:	f507 7298 	add.w	r2, r7, #304	@ 0x130
 8006220:	f5a2 7295 	sub.w	r2, r2, #298	@ 0x12a
 8006224:	8812      	ldrh	r2, [r2, #0]
 8006226:	801a      	strh	r2, [r3, #0]
  index_input += 2;
 8006228:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 800622c:	3302      	adds	r3, #2
 800622e:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  cp0->Confirm_Yes_No = Confirm_Yes_No;
 8006232:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 8006236:	f507 7298 	add.w	r2, r7, #304	@ 0x130
 800623a:	f2a2 122b 	subw	r2, r2, #299	@ 0x12b
 800623e:	7812      	ldrb	r2, [r2, #0]
 8006240:	709a      	strb	r2, [r3, #2]
  index_input += 1;
 8006242:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8006246:	3301      	adds	r3, #1
 8006248:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  Osal_MemSet( &rq, 0, sizeof(rq) );
 800624c:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 8006250:	2218      	movs	r2, #24
 8006252:	2100      	movs	r1, #0
 8006254:	4618      	mov	r0, r3
 8006256:	f000 fd1c 	bl	8006c92 <Osal_MemSet>
  rq.ogf = 0x3f;
 800625a:	233f      	movs	r3, #63	@ 0x3f
 800625c:	f8a7 3110 	strh.w	r3, [r7, #272]	@ 0x110
  rq.ocf = 0x0a5;
 8006260:	23a5      	movs	r3, #165	@ 0xa5
 8006262:	f8a7 3112 	strh.w	r3, [r7, #274]	@ 0x112
  rq.cparam = cmd_buffer;
 8006266:	f107 0310 	add.w	r3, r7, #16
 800626a:	f8c7 3118 	str.w	r3, [r7, #280]	@ 0x118
  rq.clen = index_input;
 800626e:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8006272:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c
  rq.rparam = &status;
 8006276:	f107 030f 	add.w	r3, r7, #15
 800627a:	f8c7 3120 	str.w	r3, [r7, #288]	@ 0x120
  rq.rlen = 1;
 800627e:	2301      	movs	r3, #1
 8006280:	f8c7 3124 	str.w	r3, [r7, #292]	@ 0x124
  if ( hci_send_req(&rq, FALSE) < 0 )
 8006284:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 8006288:	2100      	movs	r1, #0
 800628a:	4618      	mov	r0, r3
 800628c:	f000 ff8a 	bl	80071a4 <hci_send_req>
 8006290:	4603      	mov	r3, r0
 8006292:	2b00      	cmp	r3, #0
 8006294:	da01      	bge.n	800629a <aci_gap_numeric_comparison_value_confirm_yesno+0xba>
    return BLE_STATUS_TIMEOUT;
 8006296:	23ff      	movs	r3, #255	@ 0xff
 8006298:	e004      	b.n	80062a4 <aci_gap_numeric_comparison_value_confirm_yesno+0xc4>
  return status;
 800629a:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800629e:	f2a3 1321 	subw	r3, r3, #289	@ 0x121
 80062a2:	781b      	ldrb	r3, [r3, #0]
}
 80062a4:	4618      	mov	r0, r3
 80062a6:	f507 7798 	add.w	r7, r7, #304	@ 0x130
 80062aa:	46bd      	mov	sp, r7
 80062ac:	bd80      	pop	{r7, pc}

080062ae <aci_gatt_init>:
 */

#include "ble_gatt_aci.h"

tBleStatus aci_gatt_init( void )
{
 80062ae:	b580      	push	{r7, lr}
 80062b0:	b088      	sub	sp, #32
 80062b2:	af00      	add	r7, sp, #0
  struct hci_request rq;
  tBleStatus status = 0;
 80062b4:	2300      	movs	r3, #0
 80062b6:	71fb      	strb	r3, [r7, #7]
  Osal_MemSet( &rq, 0, sizeof(rq) );
 80062b8:	f107 0308 	add.w	r3, r7, #8
 80062bc:	2218      	movs	r2, #24
 80062be:	2100      	movs	r1, #0
 80062c0:	4618      	mov	r0, r3
 80062c2:	f000 fce6 	bl	8006c92 <Osal_MemSet>
  rq.ogf = 0x3f;
 80062c6:	233f      	movs	r3, #63	@ 0x3f
 80062c8:	813b      	strh	r3, [r7, #8]
  rq.ocf = 0x101;
 80062ca:	f240 1301 	movw	r3, #257	@ 0x101
 80062ce:	817b      	strh	r3, [r7, #10]
  rq.rparam = &status;
 80062d0:	1dfb      	adds	r3, r7, #7
 80062d2:	61bb      	str	r3, [r7, #24]
  rq.rlen = 1;
 80062d4:	2301      	movs	r3, #1
 80062d6:	61fb      	str	r3, [r7, #28]
  if ( hci_send_req(&rq, FALSE) < 0 )
 80062d8:	f107 0308 	add.w	r3, r7, #8
 80062dc:	2100      	movs	r1, #0
 80062de:	4618      	mov	r0, r3
 80062e0:	f000 ff60 	bl	80071a4 <hci_send_req>
 80062e4:	4603      	mov	r3, r0
 80062e6:	2b00      	cmp	r3, #0
 80062e8:	da01      	bge.n	80062ee <aci_gatt_init+0x40>
    return BLE_STATUS_TIMEOUT;
 80062ea:	23ff      	movs	r3, #255	@ 0xff
 80062ec:	e000      	b.n	80062f0 <aci_gatt_init+0x42>
  return status;
 80062ee:	79fb      	ldrb	r3, [r7, #7]
}
 80062f0:	4618      	mov	r0, r3
 80062f2:	3720      	adds	r7, #32
 80062f4:	46bd      	mov	sp, r7
 80062f6:	bd80      	pop	{r7, pc}

080062f8 <aci_gatt_add_service>:
tBleStatus aci_gatt_add_service( uint8_t Service_UUID_Type,
                                 const Service_UUID_t* Service_UUID,
                                 uint8_t Service_Type,
                                 uint8_t Max_Attribute_Records,
                                 uint16_t* Service_Handle )
{
 80062f8:	b590      	push	{r4, r7, lr}
 80062fa:	b0cf      	sub	sp, #316	@ 0x13c
 80062fc:	af00      	add	r7, sp, #0
 80062fe:	4604      	mov	r4, r0
 8006300:	f507 709c 	add.w	r0, r7, #312	@ 0x138
 8006304:	f5a0 709c 	sub.w	r0, r0, #312	@ 0x138
 8006308:	6001      	str	r1, [r0, #0]
 800630a:	4610      	mov	r0, r2
 800630c:	4619      	mov	r1, r3
 800630e:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 8006312:	f2a3 1331 	subw	r3, r3, #305	@ 0x131
 8006316:	4622      	mov	r2, r4
 8006318:	701a      	strb	r2, [r3, #0]
 800631a:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800631e:	f5a3 7399 	sub.w	r3, r3, #306	@ 0x132
 8006322:	4602      	mov	r2, r0
 8006324:	701a      	strb	r2, [r3, #0]
 8006326:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800632a:	f2a3 1333 	subw	r3, r3, #307	@ 0x133
 800632e:	460a      	mov	r2, r1
 8006330:	701a      	strb	r2, [r3, #0]
  struct hci_request rq;
  uint8_t cmd_buffer[BLE_CMD_MAX_PARAM_LEN];
  aci_gatt_add_service_cp0 *cp0 = (aci_gatt_add_service_cp0*)(cmd_buffer);
 8006332:	f107 0310 	add.w	r3, r7, #16
 8006336:	f8c7 3130 	str.w	r3, [r7, #304]	@ 0x130
  aci_gatt_add_service_cp1 *cp1 = (aci_gatt_add_service_cp1*)(cmd_buffer + 1 + (Service_UUID_Type == 1 ? 2 : (Service_UUID_Type == 2 ? 16 : 0)));
 800633a:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800633e:	f2a3 1331 	subw	r3, r3, #305	@ 0x131
 8006342:	781b      	ldrb	r3, [r3, #0]
 8006344:	2b01      	cmp	r3, #1
 8006346:	d00a      	beq.n	800635e <aci_gatt_add_service+0x66>
 8006348:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800634c:	f2a3 1331 	subw	r3, r3, #305	@ 0x131
 8006350:	781b      	ldrb	r3, [r3, #0]
 8006352:	2b02      	cmp	r3, #2
 8006354:	d101      	bne.n	800635a <aci_gatt_add_service+0x62>
 8006356:	2311      	movs	r3, #17
 8006358:	e002      	b.n	8006360 <aci_gatt_add_service+0x68>
 800635a:	2301      	movs	r3, #1
 800635c:	e000      	b.n	8006360 <aci_gatt_add_service+0x68>
 800635e:	2303      	movs	r3, #3
 8006360:	f107 0210 	add.w	r2, r7, #16
 8006364:	4413      	add	r3, r2
 8006366:	f8c7 312c 	str.w	r3, [r7, #300]	@ 0x12c
  aci_gatt_add_service_rp0 resp;
  Osal_MemSet( &resp, 0, sizeof(resp) );
 800636a:	f107 030c 	add.w	r3, r7, #12
 800636e:	2203      	movs	r2, #3
 8006370:	2100      	movs	r1, #0
 8006372:	4618      	mov	r0, r3
 8006374:	f000 fc8d 	bl	8006c92 <Osal_MemSet>
  int index_input = 0;
 8006378:	2300      	movs	r3, #0
 800637a:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  cp0->Service_UUID_Type = Service_UUID_Type;
 800637e:	f8d7 3130 	ldr.w	r3, [r7, #304]	@ 0x130
 8006382:	f507 729c 	add.w	r2, r7, #312	@ 0x138
 8006386:	f2a2 1231 	subw	r2, r2, #305	@ 0x131
 800638a:	7812      	ldrb	r2, [r2, #0]
 800638c:	701a      	strb	r2, [r3, #0]
  index_input += 1;
 800638e:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8006392:	3301      	adds	r3, #1
 8006394:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  /* var_len_data input */
  {
    uint8_t size;
    switch ( Service_UUID_Type )
 8006398:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800639c:	f2a3 1331 	subw	r3, r3, #305	@ 0x131
 80063a0:	781b      	ldrb	r3, [r3, #0]
 80063a2:	2b01      	cmp	r3, #1
 80063a4:	d002      	beq.n	80063ac <aci_gatt_add_service+0xb4>
 80063a6:	2b02      	cmp	r3, #2
 80063a8:	d004      	beq.n	80063b4 <aci_gatt_add_service+0xbc>
 80063aa:	e007      	b.n	80063bc <aci_gatt_add_service+0xc4>
    {
      case 1: size = 2; break;
 80063ac:	2302      	movs	r3, #2
 80063ae:	f887 3137 	strb.w	r3, [r7, #311]	@ 0x137
 80063b2:	e005      	b.n	80063c0 <aci_gatt_add_service+0xc8>
      case 2: size = 16; break;
 80063b4:	2310      	movs	r3, #16
 80063b6:	f887 3137 	strb.w	r3, [r7, #311]	@ 0x137
 80063ba:	e001      	b.n	80063c0 <aci_gatt_add_service+0xc8>
      default: return BLE_STATUS_ERROR;
 80063bc:	2397      	movs	r3, #151	@ 0x97
 80063be:	e06c      	b.n	800649a <aci_gatt_add_service+0x1a2>
    }
    Osal_MemCpy( (void*)&cp0->Service_UUID, (const void*)Service_UUID, size );
 80063c0:	f8d7 3130 	ldr.w	r3, [r7, #304]	@ 0x130
 80063c4:	1c58      	adds	r0, r3, #1
 80063c6:	f897 2137 	ldrb.w	r2, [r7, #311]	@ 0x137
 80063ca:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 80063ce:	f5a3 739c 	sub.w	r3, r3, #312	@ 0x138
 80063d2:	6819      	ldr	r1, [r3, #0]
 80063d4:	f000 fc4d 	bl	8006c72 <Osal_MemCpy>
    index_input += size;
 80063d8:	f897 3137 	ldrb.w	r3, [r7, #311]	@ 0x137
 80063dc:	f8d7 2128 	ldr.w	r2, [r7, #296]	@ 0x128
 80063e0:	4413      	add	r3, r2
 80063e2:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
    {
      cp1->Service_Type = Service_Type;
 80063e6:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 80063ea:	f507 729c 	add.w	r2, r7, #312	@ 0x138
 80063ee:	f5a2 7299 	sub.w	r2, r2, #306	@ 0x132
 80063f2:	7812      	ldrb	r2, [r2, #0]
 80063f4:	701a      	strb	r2, [r3, #0]
    }
    index_input += 1;
 80063f6:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 80063fa:	3301      	adds	r3, #1
 80063fc:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
    {
      cp1->Max_Attribute_Records = Max_Attribute_Records;
 8006400:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 8006404:	f507 729c 	add.w	r2, r7, #312	@ 0x138
 8006408:	f2a2 1233 	subw	r2, r2, #307	@ 0x133
 800640c:	7812      	ldrb	r2, [r2, #0]
 800640e:	705a      	strb	r2, [r3, #1]
    }
    index_input += 1;
 8006410:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8006414:	3301      	adds	r3, #1
 8006416:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  }
  Osal_MemSet( &rq, 0, sizeof(rq) );
 800641a:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 800641e:	2218      	movs	r2, #24
 8006420:	2100      	movs	r1, #0
 8006422:	4618      	mov	r0, r3
 8006424:	f000 fc35 	bl	8006c92 <Osal_MemSet>
  rq.ogf = 0x3f;
 8006428:	233f      	movs	r3, #63	@ 0x3f
 800642a:	f8a7 3110 	strh.w	r3, [r7, #272]	@ 0x110
  rq.ocf = 0x102;
 800642e:	f44f 7381 	mov.w	r3, #258	@ 0x102
 8006432:	f8a7 3112 	strh.w	r3, [r7, #274]	@ 0x112
  rq.cparam = cmd_buffer;
 8006436:	f107 0310 	add.w	r3, r7, #16
 800643a:	f8c7 3118 	str.w	r3, [r7, #280]	@ 0x118
  rq.clen = index_input;
 800643e:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8006442:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c
  rq.rparam = &resp;
 8006446:	f107 030c 	add.w	r3, r7, #12
 800644a:	f8c7 3120 	str.w	r3, [r7, #288]	@ 0x120
  rq.rlen = sizeof(resp);
 800644e:	2303      	movs	r3, #3
 8006450:	f8c7 3124 	str.w	r3, [r7, #292]	@ 0x124
  if ( hci_send_req(&rq, FALSE) < 0 )
 8006454:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 8006458:	2100      	movs	r1, #0
 800645a:	4618      	mov	r0, r3
 800645c:	f000 fea2 	bl	80071a4 <hci_send_req>
 8006460:	4603      	mov	r3, r0
 8006462:	2b00      	cmp	r3, #0
 8006464:	da01      	bge.n	800646a <aci_gatt_add_service+0x172>
    return BLE_STATUS_TIMEOUT;
 8006466:	23ff      	movs	r3, #255	@ 0xff
 8006468:	e017      	b.n	800649a <aci_gatt_add_service+0x1a2>
  if ( resp.Status )
 800646a:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800646e:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 8006472:	781b      	ldrb	r3, [r3, #0]
 8006474:	2b00      	cmp	r3, #0
 8006476:	d005      	beq.n	8006484 <aci_gatt_add_service+0x18c>
    return resp.Status;
 8006478:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800647c:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 8006480:	781b      	ldrb	r3, [r3, #0]
 8006482:	e00a      	b.n	800649a <aci_gatt_add_service+0x1a2>
  *Service_Handle = resp.Service_Handle;
 8006484:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 8006488:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 800648c:	f8b3 3001 	ldrh.w	r3, [r3, #1]
 8006490:	b29a      	uxth	r2, r3
 8006492:	f8d7 3148 	ldr.w	r3, [r7, #328]	@ 0x148
 8006496:	801a      	strh	r2, [r3, #0]
  return BLE_STATUS_SUCCESS;
 8006498:	2300      	movs	r3, #0
}
 800649a:	4618      	mov	r0, r3
 800649c:	f507 779e 	add.w	r7, r7, #316	@ 0x13c
 80064a0:	46bd      	mov	sp, r7
 80064a2:	bd90      	pop	{r4, r7, pc}

080064a4 <aci_gatt_add_char>:
                              uint8_t Security_Permissions,
                              uint8_t GATT_Evt_Mask,
                              uint8_t Enc_Key_Size,
                              uint8_t Is_Variable,
                              uint16_t* Char_Handle )
{
 80064a4:	b590      	push	{r4, r7, lr}
 80064a6:	b0d1      	sub	sp, #324	@ 0x144
 80064a8:	af00      	add	r7, sp, #0
 80064aa:	4604      	mov	r4, r0
 80064ac:	4608      	mov	r0, r1
 80064ae:	f507 71a0 	add.w	r1, r7, #320	@ 0x140
 80064b2:	f5a1 719c 	sub.w	r1, r1, #312	@ 0x138
 80064b6:	600a      	str	r2, [r1, #0]
 80064b8:	4619      	mov	r1, r3
 80064ba:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 80064be:	f5a3 7399 	sub.w	r3, r3, #306	@ 0x132
 80064c2:	4622      	mov	r2, r4
 80064c4:	801a      	strh	r2, [r3, #0]
 80064c6:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 80064ca:	f2a3 1333 	subw	r3, r3, #307	@ 0x133
 80064ce:	4602      	mov	r2, r0
 80064d0:	701a      	strb	r2, [r3, #0]
 80064d2:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 80064d6:	f5a3 739d 	sub.w	r3, r3, #314	@ 0x13a
 80064da:	460a      	mov	r2, r1
 80064dc:	801a      	strh	r2, [r3, #0]
  struct hci_request rq;
  uint8_t cmd_buffer[BLE_CMD_MAX_PARAM_LEN];
  aci_gatt_add_char_cp0 *cp0 = (aci_gatt_add_char_cp0*)(cmd_buffer);
 80064de:	f107 0318 	add.w	r3, r7, #24
 80064e2:	f8c7 3138 	str.w	r3, [r7, #312]	@ 0x138
  aci_gatt_add_char_cp1 *cp1 = (aci_gatt_add_char_cp1*)(cmd_buffer + 2 + 1 + (Char_UUID_Type == 1 ? 2 : (Char_UUID_Type == 2 ? 16 : 0)));
 80064e6:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 80064ea:	f2a3 1333 	subw	r3, r3, #307	@ 0x133
 80064ee:	781b      	ldrb	r3, [r3, #0]
 80064f0:	2b01      	cmp	r3, #1
 80064f2:	d00a      	beq.n	800650a <aci_gatt_add_char+0x66>
 80064f4:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 80064f8:	f2a3 1333 	subw	r3, r3, #307	@ 0x133
 80064fc:	781b      	ldrb	r3, [r3, #0]
 80064fe:	2b02      	cmp	r3, #2
 8006500:	d101      	bne.n	8006506 <aci_gatt_add_char+0x62>
 8006502:	2313      	movs	r3, #19
 8006504:	e002      	b.n	800650c <aci_gatt_add_char+0x68>
 8006506:	2303      	movs	r3, #3
 8006508:	e000      	b.n	800650c <aci_gatt_add_char+0x68>
 800650a:	2305      	movs	r3, #5
 800650c:	f107 0218 	add.w	r2, r7, #24
 8006510:	4413      	add	r3, r2
 8006512:	f8c7 3134 	str.w	r3, [r7, #308]	@ 0x134
  aci_gatt_add_char_rp0 resp;
  Osal_MemSet( &resp, 0, sizeof(resp) );
 8006516:	f107 0314 	add.w	r3, r7, #20
 800651a:	2203      	movs	r2, #3
 800651c:	2100      	movs	r1, #0
 800651e:	4618      	mov	r0, r3
 8006520:	f000 fbb7 	bl	8006c92 <Osal_MemSet>
  int index_input = 0;
 8006524:	2300      	movs	r3, #0
 8006526:	f8c7 3130 	str.w	r3, [r7, #304]	@ 0x130
  cp0->Service_Handle = Service_Handle;
 800652a:	f8d7 3138 	ldr.w	r3, [r7, #312]	@ 0x138
 800652e:	f507 72a0 	add.w	r2, r7, #320	@ 0x140
 8006532:	f5a2 7299 	sub.w	r2, r2, #306	@ 0x132
 8006536:	8812      	ldrh	r2, [r2, #0]
 8006538:	801a      	strh	r2, [r3, #0]
  index_input += 2;
 800653a:	f8d7 3130 	ldr.w	r3, [r7, #304]	@ 0x130
 800653e:	3302      	adds	r3, #2
 8006540:	f8c7 3130 	str.w	r3, [r7, #304]	@ 0x130
  cp0->Char_UUID_Type = Char_UUID_Type;
 8006544:	f8d7 3138 	ldr.w	r3, [r7, #312]	@ 0x138
 8006548:	f507 72a0 	add.w	r2, r7, #320	@ 0x140
 800654c:	f2a2 1233 	subw	r2, r2, #307	@ 0x133
 8006550:	7812      	ldrb	r2, [r2, #0]
 8006552:	709a      	strb	r2, [r3, #2]
  index_input += 1;
 8006554:	f8d7 3130 	ldr.w	r3, [r7, #304]	@ 0x130
 8006558:	3301      	adds	r3, #1
 800655a:	f8c7 3130 	str.w	r3, [r7, #304]	@ 0x130
  /* var_len_data input */
  {
    uint8_t size;
    switch ( Char_UUID_Type )
 800655e:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 8006562:	f2a3 1333 	subw	r3, r3, #307	@ 0x133
 8006566:	781b      	ldrb	r3, [r3, #0]
 8006568:	2b01      	cmp	r3, #1
 800656a:	d002      	beq.n	8006572 <aci_gatt_add_char+0xce>
 800656c:	2b02      	cmp	r3, #2
 800656e:	d004      	beq.n	800657a <aci_gatt_add_char+0xd6>
 8006570:	e007      	b.n	8006582 <aci_gatt_add_char+0xde>
    {
      case 1: size = 2; break;
 8006572:	2302      	movs	r3, #2
 8006574:	f887 313f 	strb.w	r3, [r7, #319]	@ 0x13f
 8006578:	e005      	b.n	8006586 <aci_gatt_add_char+0xe2>
      case 2: size = 16; break;
 800657a:	2310      	movs	r3, #16
 800657c:	f887 313f 	strb.w	r3, [r7, #319]	@ 0x13f
 8006580:	e001      	b.n	8006586 <aci_gatt_add_char+0xe2>
      default: return BLE_STATUS_ERROR;
 8006582:	2397      	movs	r3, #151	@ 0x97
 8006584:	e091      	b.n	80066aa <aci_gatt_add_char+0x206>
    }
    Osal_MemCpy( (void*)&cp0->Char_UUID, (const void*)Char_UUID, size );
 8006586:	f8d7 3138 	ldr.w	r3, [r7, #312]	@ 0x138
 800658a:	1cd8      	adds	r0, r3, #3
 800658c:	f897 213f 	ldrb.w	r2, [r7, #319]	@ 0x13f
 8006590:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 8006594:	f5a3 739c 	sub.w	r3, r3, #312	@ 0x138
 8006598:	6819      	ldr	r1, [r3, #0]
 800659a:	f000 fb6a 	bl	8006c72 <Osal_MemCpy>
    index_input += size;
 800659e:	f897 313f 	ldrb.w	r3, [r7, #319]	@ 0x13f
 80065a2:	f8d7 2130 	ldr.w	r2, [r7, #304]	@ 0x130
 80065a6:	4413      	add	r3, r2
 80065a8:	f8c7 3130 	str.w	r3, [r7, #304]	@ 0x130
    {
      cp1->Char_Value_Length = Char_Value_Length;
 80065ac:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
 80065b0:	f507 72a0 	add.w	r2, r7, #320	@ 0x140
 80065b4:	f5a2 729d 	sub.w	r2, r2, #314	@ 0x13a
 80065b8:	8812      	ldrh	r2, [r2, #0]
 80065ba:	801a      	strh	r2, [r3, #0]
    }
    index_input += 2;
 80065bc:	f8d7 3130 	ldr.w	r3, [r7, #304]	@ 0x130
 80065c0:	3302      	adds	r3, #2
 80065c2:	f8c7 3130 	str.w	r3, [r7, #304]	@ 0x130
    {
      cp1->Char_Properties = Char_Properties;
 80065c6:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
 80065ca:	f897 2150 	ldrb.w	r2, [r7, #336]	@ 0x150
 80065ce:	709a      	strb	r2, [r3, #2]
    }
    index_input += 1;
 80065d0:	f8d7 3130 	ldr.w	r3, [r7, #304]	@ 0x130
 80065d4:	3301      	adds	r3, #1
 80065d6:	f8c7 3130 	str.w	r3, [r7, #304]	@ 0x130
    {
      cp1->Security_Permissions = Security_Permissions;
 80065da:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
 80065de:	f897 2154 	ldrb.w	r2, [r7, #340]	@ 0x154
 80065e2:	70da      	strb	r2, [r3, #3]
    }
    index_input += 1;
 80065e4:	f8d7 3130 	ldr.w	r3, [r7, #304]	@ 0x130
 80065e8:	3301      	adds	r3, #1
 80065ea:	f8c7 3130 	str.w	r3, [r7, #304]	@ 0x130
    {
      cp1->GATT_Evt_Mask = GATT_Evt_Mask;
 80065ee:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
 80065f2:	f897 2158 	ldrb.w	r2, [r7, #344]	@ 0x158
 80065f6:	711a      	strb	r2, [r3, #4]
    }
    index_input += 1;
 80065f8:	f8d7 3130 	ldr.w	r3, [r7, #304]	@ 0x130
 80065fc:	3301      	adds	r3, #1
 80065fe:	f8c7 3130 	str.w	r3, [r7, #304]	@ 0x130
    {
      cp1->Enc_Key_Size = Enc_Key_Size;
 8006602:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
 8006606:	f897 215c 	ldrb.w	r2, [r7, #348]	@ 0x15c
 800660a:	715a      	strb	r2, [r3, #5]
    }
    index_input += 1;
 800660c:	f8d7 3130 	ldr.w	r3, [r7, #304]	@ 0x130
 8006610:	3301      	adds	r3, #1
 8006612:	f8c7 3130 	str.w	r3, [r7, #304]	@ 0x130
    {
      cp1->Is_Variable = Is_Variable;
 8006616:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
 800661a:	f897 2160 	ldrb.w	r2, [r7, #352]	@ 0x160
 800661e:	719a      	strb	r2, [r3, #6]
    }
    index_input += 1;
 8006620:	f8d7 3130 	ldr.w	r3, [r7, #304]	@ 0x130
 8006624:	3301      	adds	r3, #1
 8006626:	f8c7 3130 	str.w	r3, [r7, #304]	@ 0x130
  }
  Osal_MemSet( &rq, 0, sizeof(rq) );
 800662a:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 800662e:	2218      	movs	r2, #24
 8006630:	2100      	movs	r1, #0
 8006632:	4618      	mov	r0, r3
 8006634:	f000 fb2d 	bl	8006c92 <Osal_MemSet>
  rq.ogf = 0x3f;
 8006638:	233f      	movs	r3, #63	@ 0x3f
 800663a:	f8a7 3118 	strh.w	r3, [r7, #280]	@ 0x118
  rq.ocf = 0x104;
 800663e:	f44f 7382 	mov.w	r3, #260	@ 0x104
 8006642:	f8a7 311a 	strh.w	r3, [r7, #282]	@ 0x11a
  rq.cparam = cmd_buffer;
 8006646:	f107 0318 	add.w	r3, r7, #24
 800664a:	f8c7 3120 	str.w	r3, [r7, #288]	@ 0x120
  rq.clen = index_input;
 800664e:	f8d7 3130 	ldr.w	r3, [r7, #304]	@ 0x130
 8006652:	f8c7 3124 	str.w	r3, [r7, #292]	@ 0x124
  rq.rparam = &resp;
 8006656:	f107 0314 	add.w	r3, r7, #20
 800665a:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  rq.rlen = sizeof(resp);
 800665e:	2303      	movs	r3, #3
 8006660:	f8c7 312c 	str.w	r3, [r7, #300]	@ 0x12c
  if ( hci_send_req(&rq, FALSE) < 0 )
 8006664:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 8006668:	2100      	movs	r1, #0
 800666a:	4618      	mov	r0, r3
 800666c:	f000 fd9a 	bl	80071a4 <hci_send_req>
 8006670:	4603      	mov	r3, r0
 8006672:	2b00      	cmp	r3, #0
 8006674:	da01      	bge.n	800667a <aci_gatt_add_char+0x1d6>
    return BLE_STATUS_TIMEOUT;
 8006676:	23ff      	movs	r3, #255	@ 0xff
 8006678:	e017      	b.n	80066aa <aci_gatt_add_char+0x206>
  if ( resp.Status )
 800667a:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 800667e:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 8006682:	781b      	ldrb	r3, [r3, #0]
 8006684:	2b00      	cmp	r3, #0
 8006686:	d005      	beq.n	8006694 <aci_gatt_add_char+0x1f0>
    return resp.Status;
 8006688:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 800668c:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 8006690:	781b      	ldrb	r3, [r3, #0]
 8006692:	e00a      	b.n	80066aa <aci_gatt_add_char+0x206>
  *Char_Handle = resp.Char_Handle;
 8006694:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 8006698:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 800669c:	f8b3 3001 	ldrh.w	r3, [r3, #1]
 80066a0:	b29a      	uxth	r2, r3
 80066a2:	f8d7 3164 	ldr.w	r3, [r7, #356]	@ 0x164
 80066a6:	801a      	strh	r2, [r3, #0]
  return BLE_STATUS_SUCCESS;
 80066a8:	2300      	movs	r3, #0
}
 80066aa:	4618      	mov	r0, r3
 80066ac:	f507 77a2 	add.w	r7, r7, #324	@ 0x144
 80066b0:	46bd      	mov	sp, r7
 80066b2:	bd90      	pop	{r4, r7, pc}

080066b4 <aci_gatt_update_char_value>:
tBleStatus aci_gatt_update_char_value( uint16_t Service_Handle,
                                       uint16_t Char_Handle,
                                       uint8_t Val_Offset,
                                       uint8_t Char_Value_Length,
                                       const uint8_t* Char_Value )
{
 80066b4:	b5b0      	push	{r4, r5, r7, lr}
 80066b6:	b0cc      	sub	sp, #304	@ 0x130
 80066b8:	af00      	add	r7, sp, #0
 80066ba:	4605      	mov	r5, r0
 80066bc:	460c      	mov	r4, r1
 80066be:	4610      	mov	r0, r2
 80066c0:	4619      	mov	r1, r3
 80066c2:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 80066c6:	f5a3 7395 	sub.w	r3, r3, #298	@ 0x12a
 80066ca:	462a      	mov	r2, r5
 80066cc:	801a      	strh	r2, [r3, #0]
 80066ce:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 80066d2:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 80066d6:	4622      	mov	r2, r4
 80066d8:	801a      	strh	r2, [r3, #0]
 80066da:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 80066de:	f2a3 132d 	subw	r3, r3, #301	@ 0x12d
 80066e2:	4602      	mov	r2, r0
 80066e4:	701a      	strb	r2, [r3, #0]
 80066e6:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 80066ea:	f5a3 7397 	sub.w	r3, r3, #302	@ 0x12e
 80066ee:	460a      	mov	r2, r1
 80066f0:	701a      	strb	r2, [r3, #0]
  struct hci_request rq;
  uint8_t cmd_buffer[BLE_CMD_MAX_PARAM_LEN];
  aci_gatt_update_char_value_cp0 *cp0 = (aci_gatt_update_char_value_cp0*)(cmd_buffer);
 80066f2:	f107 0310 	add.w	r3, r7, #16
 80066f6:	f8c7 312c 	str.w	r3, [r7, #300]	@ 0x12c
  tBleStatus status = 0;
 80066fa:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 80066fe:	f2a3 1321 	subw	r3, r3, #289	@ 0x121
 8006702:	2200      	movs	r2, #0
 8006704:	701a      	strb	r2, [r3, #0]
  int index_input = 0;
 8006706:	2300      	movs	r3, #0
 8006708:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  cp0->Service_Handle = Service_Handle;
 800670c:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 8006710:	f507 7298 	add.w	r2, r7, #304	@ 0x130
 8006714:	f5a2 7295 	sub.w	r2, r2, #298	@ 0x12a
 8006718:	8812      	ldrh	r2, [r2, #0]
 800671a:	801a      	strh	r2, [r3, #0]
  index_input += 2;
 800671c:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8006720:	3302      	adds	r3, #2
 8006722:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  cp0->Char_Handle = Char_Handle;
 8006726:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 800672a:	f507 7298 	add.w	r2, r7, #304	@ 0x130
 800672e:	f5a2 7296 	sub.w	r2, r2, #300	@ 0x12c
 8006732:	8812      	ldrh	r2, [r2, #0]
 8006734:	805a      	strh	r2, [r3, #2]
  index_input += 2;
 8006736:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 800673a:	3302      	adds	r3, #2
 800673c:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  cp0->Val_Offset = Val_Offset;
 8006740:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 8006744:	f507 7298 	add.w	r2, r7, #304	@ 0x130
 8006748:	f2a2 122d 	subw	r2, r2, #301	@ 0x12d
 800674c:	7812      	ldrb	r2, [r2, #0]
 800674e:	711a      	strb	r2, [r3, #4]
  index_input += 1;
 8006750:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8006754:	3301      	adds	r3, #1
 8006756:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  cp0->Char_Value_Length = Char_Value_Length;
 800675a:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 800675e:	f507 7298 	add.w	r2, r7, #304	@ 0x130
 8006762:	f5a2 7297 	sub.w	r2, r2, #302	@ 0x12e
 8006766:	7812      	ldrb	r2, [r2, #0]
 8006768:	715a      	strb	r2, [r3, #5]
  index_input += 1;
 800676a:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 800676e:	3301      	adds	r3, #1
 8006770:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  Osal_MemCpy( (void*)&cp0->Char_Value, (const void*)Char_Value, Char_Value_Length );
 8006774:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 8006778:	1d98      	adds	r0, r3, #6
 800677a:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800677e:	f5a3 7397 	sub.w	r3, r3, #302	@ 0x12e
 8006782:	781b      	ldrb	r3, [r3, #0]
 8006784:	461a      	mov	r2, r3
 8006786:	f8d7 1140 	ldr.w	r1, [r7, #320]	@ 0x140
 800678a:	f000 fa72 	bl	8006c72 <Osal_MemCpy>
  index_input += Char_Value_Length;
 800678e:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8006792:	f5a3 7397 	sub.w	r3, r3, #302	@ 0x12e
 8006796:	781b      	ldrb	r3, [r3, #0]
 8006798:	f8d7 2128 	ldr.w	r2, [r7, #296]	@ 0x128
 800679c:	4413      	add	r3, r2
 800679e:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  Osal_MemSet( &rq, 0, sizeof(rq) );
 80067a2:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 80067a6:	2218      	movs	r2, #24
 80067a8:	2100      	movs	r1, #0
 80067aa:	4618      	mov	r0, r3
 80067ac:	f000 fa71 	bl	8006c92 <Osal_MemSet>
  rq.ogf = 0x3f;
 80067b0:	233f      	movs	r3, #63	@ 0x3f
 80067b2:	f8a7 3110 	strh.w	r3, [r7, #272]	@ 0x110
  rq.ocf = 0x106;
 80067b6:	f44f 7383 	mov.w	r3, #262	@ 0x106
 80067ba:	f8a7 3112 	strh.w	r3, [r7, #274]	@ 0x112
  rq.cparam = cmd_buffer;
 80067be:	f107 0310 	add.w	r3, r7, #16
 80067c2:	f8c7 3118 	str.w	r3, [r7, #280]	@ 0x118
  rq.clen = index_input;
 80067c6:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 80067ca:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c
  rq.rparam = &status;
 80067ce:	f107 030f 	add.w	r3, r7, #15
 80067d2:	f8c7 3120 	str.w	r3, [r7, #288]	@ 0x120
  rq.rlen = 1;
 80067d6:	2301      	movs	r3, #1
 80067d8:	f8c7 3124 	str.w	r3, [r7, #292]	@ 0x124
  if ( hci_send_req(&rq, FALSE) < 0 )
 80067dc:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 80067e0:	2100      	movs	r1, #0
 80067e2:	4618      	mov	r0, r3
 80067e4:	f000 fcde 	bl	80071a4 <hci_send_req>
 80067e8:	4603      	mov	r3, r0
 80067ea:	2b00      	cmp	r3, #0
 80067ec:	da01      	bge.n	80067f2 <aci_gatt_update_char_value+0x13e>
    return BLE_STATUS_TIMEOUT;
 80067ee:	23ff      	movs	r3, #255	@ 0xff
 80067f0:	e004      	b.n	80067fc <aci_gatt_update_char_value+0x148>
  return status;
 80067f2:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 80067f6:	f2a3 1321 	subw	r3, r3, #289	@ 0x121
 80067fa:	781b      	ldrb	r3, [r3, #0]
}
 80067fc:	4618      	mov	r0, r3
 80067fe:	f507 7798 	add.w	r7, r7, #304	@ 0x130
 8006802:	46bd      	mov	sp, r7
 8006804:	bdb0      	pop	{r4, r5, r7, pc}

08006806 <aci_gatt_confirm_indication>:
    return BLE_STATUS_TIMEOUT;
  return status;
}

tBleStatus aci_gatt_confirm_indication( uint16_t Connection_Handle )
{
 8006806:	b580      	push	{r7, lr}
 8006808:	b0cc      	sub	sp, #304	@ 0x130
 800680a:	af00      	add	r7, sp, #0
 800680c:	4602      	mov	r2, r0
 800680e:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8006812:	f5a3 7395 	sub.w	r3, r3, #298	@ 0x12a
 8006816:	801a      	strh	r2, [r3, #0]
  struct hci_request rq;
  uint8_t cmd_buffer[BLE_CMD_MAX_PARAM_LEN];
  aci_gatt_confirm_indication_cp0 *cp0 = (aci_gatt_confirm_indication_cp0*)(cmd_buffer);
 8006818:	f107 0310 	add.w	r3, r7, #16
 800681c:	f8c7 312c 	str.w	r3, [r7, #300]	@ 0x12c
  tBleStatus status = 0;
 8006820:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8006824:	f2a3 1321 	subw	r3, r3, #289	@ 0x121
 8006828:	2200      	movs	r2, #0
 800682a:	701a      	strb	r2, [r3, #0]
  int index_input = 0;
 800682c:	2300      	movs	r3, #0
 800682e:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  cp0->Connection_Handle = Connection_Handle;
 8006832:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 8006836:	f507 7298 	add.w	r2, r7, #304	@ 0x130
 800683a:	f5a2 7295 	sub.w	r2, r2, #298	@ 0x12a
 800683e:	8812      	ldrh	r2, [r2, #0]
 8006840:	801a      	strh	r2, [r3, #0]
  index_input += 2;
 8006842:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8006846:	3302      	adds	r3, #2
 8006848:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  Osal_MemSet( &rq, 0, sizeof(rq) );
 800684c:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 8006850:	2218      	movs	r2, #24
 8006852:	2100      	movs	r1, #0
 8006854:	4618      	mov	r0, r3
 8006856:	f000 fa1c 	bl	8006c92 <Osal_MemSet>
  rq.ogf = 0x3f;
 800685a:	233f      	movs	r3, #63	@ 0x3f
 800685c:	f8a7 3110 	strh.w	r3, [r7, #272]	@ 0x110
  rq.ocf = 0x125;
 8006860:	f240 1325 	movw	r3, #293	@ 0x125
 8006864:	f8a7 3112 	strh.w	r3, [r7, #274]	@ 0x112
  rq.cparam = cmd_buffer;
 8006868:	f107 0310 	add.w	r3, r7, #16
 800686c:	f8c7 3118 	str.w	r3, [r7, #280]	@ 0x118
  rq.clen = index_input;
 8006870:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8006874:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c
  rq.rparam = &status;
 8006878:	f107 030f 	add.w	r3, r7, #15
 800687c:	f8c7 3120 	str.w	r3, [r7, #288]	@ 0x120
  rq.rlen = 1;
 8006880:	2301      	movs	r3, #1
 8006882:	f8c7 3124 	str.w	r3, [r7, #292]	@ 0x124
  if ( hci_send_req(&rq, FALSE) < 0 )
 8006886:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 800688a:	2100      	movs	r1, #0
 800688c:	4618      	mov	r0, r3
 800688e:	f000 fc89 	bl	80071a4 <hci_send_req>
 8006892:	4603      	mov	r3, r0
 8006894:	2b00      	cmp	r3, #0
 8006896:	da01      	bge.n	800689c <aci_gatt_confirm_indication+0x96>
    return BLE_STATUS_TIMEOUT;
 8006898:	23ff      	movs	r3, #255	@ 0xff
 800689a:	e004      	b.n	80068a6 <aci_gatt_confirm_indication+0xa0>
  return status;
 800689c:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 80068a0:	f2a3 1321 	subw	r3, r3, #289	@ 0x121
 80068a4:	781b      	ldrb	r3, [r3, #0]
}
 80068a6:	4618      	mov	r0, r3
 80068a8:	f507 7798 	add.w	r7, r7, #304	@ 0x130
 80068ac:	46bd      	mov	sp, r7
 80068ae:	bd80      	pop	{r7, pc}

080068b0 <aci_hal_write_config_data>:
}

tBleStatus aci_hal_write_config_data( uint8_t Offset,
                                      uint8_t Length,
                                      const uint8_t* Value )
{
 80068b0:	b580      	push	{r7, lr}
 80068b2:	b0cc      	sub	sp, #304	@ 0x130
 80068b4:	af00      	add	r7, sp, #0
 80068b6:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 80068ba:	f5a3 7398 	sub.w	r3, r3, #304	@ 0x130
 80068be:	601a      	str	r2, [r3, #0]
 80068c0:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 80068c4:	f2a3 1329 	subw	r3, r3, #297	@ 0x129
 80068c8:	4602      	mov	r2, r0
 80068ca:	701a      	strb	r2, [r3, #0]
 80068cc:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 80068d0:	f5a3 7395 	sub.w	r3, r3, #298	@ 0x12a
 80068d4:	460a      	mov	r2, r1
 80068d6:	701a      	strb	r2, [r3, #0]
  struct hci_request rq;
  uint8_t cmd_buffer[BLE_CMD_MAX_PARAM_LEN];
  aci_hal_write_config_data_cp0 *cp0 = (aci_hal_write_config_data_cp0*)(cmd_buffer);
 80068d8:	f107 0310 	add.w	r3, r7, #16
 80068dc:	f8c7 312c 	str.w	r3, [r7, #300]	@ 0x12c
  tBleStatus status = 0;
 80068e0:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 80068e4:	f2a3 1321 	subw	r3, r3, #289	@ 0x121
 80068e8:	2200      	movs	r2, #0
 80068ea:	701a      	strb	r2, [r3, #0]
  int index_input = 0;
 80068ec:	2300      	movs	r3, #0
 80068ee:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  cp0->Offset = Offset;
 80068f2:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 80068f6:	f507 7298 	add.w	r2, r7, #304	@ 0x130
 80068fa:	f2a2 1229 	subw	r2, r2, #297	@ 0x129
 80068fe:	7812      	ldrb	r2, [r2, #0]
 8006900:	701a      	strb	r2, [r3, #0]
  index_input += 1;
 8006902:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8006906:	3301      	adds	r3, #1
 8006908:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  cp0->Length = Length;
 800690c:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 8006910:	f507 7298 	add.w	r2, r7, #304	@ 0x130
 8006914:	f5a2 7295 	sub.w	r2, r2, #298	@ 0x12a
 8006918:	7812      	ldrb	r2, [r2, #0]
 800691a:	705a      	strb	r2, [r3, #1]
  index_input += 1;
 800691c:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8006920:	3301      	adds	r3, #1
 8006922:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  Osal_MemCpy( (void*)&cp0->Value, (const void*)Value, Length );
 8006926:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 800692a:	1c98      	adds	r0, r3, #2
 800692c:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8006930:	f5a3 7395 	sub.w	r3, r3, #298	@ 0x12a
 8006934:	781a      	ldrb	r2, [r3, #0]
 8006936:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800693a:	f5a3 7398 	sub.w	r3, r3, #304	@ 0x130
 800693e:	6819      	ldr	r1, [r3, #0]
 8006940:	f000 f997 	bl	8006c72 <Osal_MemCpy>
  index_input += Length;
 8006944:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8006948:	f5a3 7395 	sub.w	r3, r3, #298	@ 0x12a
 800694c:	781b      	ldrb	r3, [r3, #0]
 800694e:	f8d7 2128 	ldr.w	r2, [r7, #296]	@ 0x128
 8006952:	4413      	add	r3, r2
 8006954:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  Osal_MemSet( &rq, 0, sizeof(rq) );
 8006958:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 800695c:	2218      	movs	r2, #24
 800695e:	2100      	movs	r1, #0
 8006960:	4618      	mov	r0, r3
 8006962:	f000 f996 	bl	8006c92 <Osal_MemSet>
  rq.ogf = 0x3f;
 8006966:	233f      	movs	r3, #63	@ 0x3f
 8006968:	f8a7 3110 	strh.w	r3, [r7, #272]	@ 0x110
  rq.ocf = 0x00c;
 800696c:	230c      	movs	r3, #12
 800696e:	f8a7 3112 	strh.w	r3, [r7, #274]	@ 0x112
  rq.cparam = cmd_buffer;
 8006972:	f107 0310 	add.w	r3, r7, #16
 8006976:	f8c7 3118 	str.w	r3, [r7, #280]	@ 0x118
  rq.clen = index_input;
 800697a:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 800697e:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c
  rq.rparam = &status;
 8006982:	f107 030f 	add.w	r3, r7, #15
 8006986:	f8c7 3120 	str.w	r3, [r7, #288]	@ 0x120
  rq.rlen = 1;
 800698a:	2301      	movs	r3, #1
 800698c:	f8c7 3124 	str.w	r3, [r7, #292]	@ 0x124
  if ( hci_send_req(&rq, FALSE) < 0 )
 8006990:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 8006994:	2100      	movs	r1, #0
 8006996:	4618      	mov	r0, r3
 8006998:	f000 fc04 	bl	80071a4 <hci_send_req>
 800699c:	4603      	mov	r3, r0
 800699e:	2b00      	cmp	r3, #0
 80069a0:	da01      	bge.n	80069a6 <aci_hal_write_config_data+0xf6>
    return BLE_STATUS_TIMEOUT;
 80069a2:	23ff      	movs	r3, #255	@ 0xff
 80069a4:	e004      	b.n	80069b0 <aci_hal_write_config_data+0x100>
  return status;
 80069a6:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 80069aa:	f2a3 1321 	subw	r3, r3, #289	@ 0x121
 80069ae:	781b      	ldrb	r3, [r3, #0]
}
 80069b0:	4618      	mov	r0, r3
 80069b2:	f507 7798 	add.w	r7, r7, #304	@ 0x130
 80069b6:	46bd      	mov	sp, r7
 80069b8:	bd80      	pop	{r7, pc}

080069ba <aci_hal_set_tx_power_level>:
  return BLE_STATUS_SUCCESS;
}

tBleStatus aci_hal_set_tx_power_level( uint8_t En_High_Power,
                                       uint8_t PA_Level )
{
 80069ba:	b580      	push	{r7, lr}
 80069bc:	b0cc      	sub	sp, #304	@ 0x130
 80069be:	af00      	add	r7, sp, #0
 80069c0:	4602      	mov	r2, r0
 80069c2:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 80069c6:	f2a3 1329 	subw	r3, r3, #297	@ 0x129
 80069ca:	701a      	strb	r2, [r3, #0]
 80069cc:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 80069d0:	f5a3 7395 	sub.w	r3, r3, #298	@ 0x12a
 80069d4:	460a      	mov	r2, r1
 80069d6:	701a      	strb	r2, [r3, #0]
  struct hci_request rq;
  uint8_t cmd_buffer[BLE_CMD_MAX_PARAM_LEN];
  aci_hal_set_tx_power_level_cp0 *cp0 = (aci_hal_set_tx_power_level_cp0*)(cmd_buffer);
 80069d8:	f107 0310 	add.w	r3, r7, #16
 80069dc:	f8c7 312c 	str.w	r3, [r7, #300]	@ 0x12c
  tBleStatus status = 0;
 80069e0:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 80069e4:	f2a3 1321 	subw	r3, r3, #289	@ 0x121
 80069e8:	2200      	movs	r2, #0
 80069ea:	701a      	strb	r2, [r3, #0]
  int index_input = 0;
 80069ec:	2300      	movs	r3, #0
 80069ee:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  cp0->En_High_Power = En_High_Power;
 80069f2:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 80069f6:	f507 7298 	add.w	r2, r7, #304	@ 0x130
 80069fa:	f2a2 1229 	subw	r2, r2, #297	@ 0x129
 80069fe:	7812      	ldrb	r2, [r2, #0]
 8006a00:	701a      	strb	r2, [r3, #0]
  index_input += 1;
 8006a02:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8006a06:	3301      	adds	r3, #1
 8006a08:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  cp0->PA_Level = PA_Level;
 8006a0c:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 8006a10:	f507 7298 	add.w	r2, r7, #304	@ 0x130
 8006a14:	f5a2 7295 	sub.w	r2, r2, #298	@ 0x12a
 8006a18:	7812      	ldrb	r2, [r2, #0]
 8006a1a:	705a      	strb	r2, [r3, #1]
  index_input += 1;
 8006a1c:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8006a20:	3301      	adds	r3, #1
 8006a22:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  Osal_MemSet( &rq, 0, sizeof(rq) );
 8006a26:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 8006a2a:	2218      	movs	r2, #24
 8006a2c:	2100      	movs	r1, #0
 8006a2e:	4618      	mov	r0, r3
 8006a30:	f000 f92f 	bl	8006c92 <Osal_MemSet>
  rq.ogf = 0x3f;
 8006a34:	233f      	movs	r3, #63	@ 0x3f
 8006a36:	f8a7 3110 	strh.w	r3, [r7, #272]	@ 0x110
  rq.ocf = 0x00f;
 8006a3a:	230f      	movs	r3, #15
 8006a3c:	f8a7 3112 	strh.w	r3, [r7, #274]	@ 0x112
  rq.cparam = cmd_buffer;
 8006a40:	f107 0310 	add.w	r3, r7, #16
 8006a44:	f8c7 3118 	str.w	r3, [r7, #280]	@ 0x118
  rq.clen = index_input;
 8006a48:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8006a4c:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c
  rq.rparam = &status;
 8006a50:	f107 030f 	add.w	r3, r7, #15
 8006a54:	f8c7 3120 	str.w	r3, [r7, #288]	@ 0x120
  rq.rlen = 1;
 8006a58:	2301      	movs	r3, #1
 8006a5a:	f8c7 3124 	str.w	r3, [r7, #292]	@ 0x124
  if ( hci_send_req(&rq, FALSE) < 0 )
 8006a5e:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 8006a62:	2100      	movs	r1, #0
 8006a64:	4618      	mov	r0, r3
 8006a66:	f000 fb9d 	bl	80071a4 <hci_send_req>
 8006a6a:	4603      	mov	r3, r0
 8006a6c:	2b00      	cmp	r3, #0
 8006a6e:	da01      	bge.n	8006a74 <aci_hal_set_tx_power_level+0xba>
    return BLE_STATUS_TIMEOUT;
 8006a70:	23ff      	movs	r3, #255	@ 0xff
 8006a72:	e004      	b.n	8006a7e <aci_hal_set_tx_power_level+0xc4>
  return status;
 8006a74:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8006a78:	f2a3 1321 	subw	r3, r3, #289	@ 0x121
 8006a7c:	781b      	ldrb	r3, [r3, #0]
}
 8006a7e:	4618      	mov	r0, r3
 8006a80:	f507 7798 	add.w	r7, r7, #304	@ 0x130
 8006a84:	46bd      	mov	sp, r7
 8006a86:	bd80      	pop	{r7, pc}

08006a88 <aci_hal_set_radio_activity_mask>:
  Osal_MemCpy( (void*)Link_Connection_Handle, (const void*)resp.Link_Connection_Handle, 16 );
  return BLE_STATUS_SUCCESS;
}

tBleStatus aci_hal_set_radio_activity_mask( uint16_t Radio_Activity_Mask )
{
 8006a88:	b580      	push	{r7, lr}
 8006a8a:	b0cc      	sub	sp, #304	@ 0x130
 8006a8c:	af00      	add	r7, sp, #0
 8006a8e:	4602      	mov	r2, r0
 8006a90:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8006a94:	f5a3 7395 	sub.w	r3, r3, #298	@ 0x12a
 8006a98:	801a      	strh	r2, [r3, #0]
  struct hci_request rq;
  uint8_t cmd_buffer[BLE_CMD_MAX_PARAM_LEN];
  aci_hal_set_radio_activity_mask_cp0 *cp0 = (aci_hal_set_radio_activity_mask_cp0*)(cmd_buffer);
 8006a9a:	f107 0310 	add.w	r3, r7, #16
 8006a9e:	f8c7 312c 	str.w	r3, [r7, #300]	@ 0x12c
  tBleStatus status = 0;
 8006aa2:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8006aa6:	f2a3 1321 	subw	r3, r3, #289	@ 0x121
 8006aaa:	2200      	movs	r2, #0
 8006aac:	701a      	strb	r2, [r3, #0]
  int index_input = 0;
 8006aae:	2300      	movs	r3, #0
 8006ab0:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  cp0->Radio_Activity_Mask = Radio_Activity_Mask;
 8006ab4:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 8006ab8:	f507 7298 	add.w	r2, r7, #304	@ 0x130
 8006abc:	f5a2 7295 	sub.w	r2, r2, #298	@ 0x12a
 8006ac0:	8812      	ldrh	r2, [r2, #0]
 8006ac2:	801a      	strh	r2, [r3, #0]
  index_input += 2;
 8006ac4:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8006ac8:	3302      	adds	r3, #2
 8006aca:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  Osal_MemSet( &rq, 0, sizeof(rq) );
 8006ace:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 8006ad2:	2218      	movs	r2, #24
 8006ad4:	2100      	movs	r1, #0
 8006ad6:	4618      	mov	r0, r3
 8006ad8:	f000 f8db 	bl	8006c92 <Osal_MemSet>
  rq.ogf = 0x3f;
 8006adc:	233f      	movs	r3, #63	@ 0x3f
 8006ade:	f8a7 3110 	strh.w	r3, [r7, #272]	@ 0x110
  rq.ocf = 0x018;
 8006ae2:	2318      	movs	r3, #24
 8006ae4:	f8a7 3112 	strh.w	r3, [r7, #274]	@ 0x112
  rq.cparam = cmd_buffer;
 8006ae8:	f107 0310 	add.w	r3, r7, #16
 8006aec:	f8c7 3118 	str.w	r3, [r7, #280]	@ 0x118
  rq.clen = index_input;
 8006af0:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8006af4:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c
  rq.rparam = &status;
 8006af8:	f107 030f 	add.w	r3, r7, #15
 8006afc:	f8c7 3120 	str.w	r3, [r7, #288]	@ 0x120
  rq.rlen = 1;
 8006b00:	2301      	movs	r3, #1
 8006b02:	f8c7 3124 	str.w	r3, [r7, #292]	@ 0x124
  if ( hci_send_req(&rq, FALSE) < 0 )
 8006b06:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 8006b0a:	2100      	movs	r1, #0
 8006b0c:	4618      	mov	r0, r3
 8006b0e:	f000 fb49 	bl	80071a4 <hci_send_req>
 8006b12:	4603      	mov	r3, r0
 8006b14:	2b00      	cmp	r3, #0
 8006b16:	da01      	bge.n	8006b1c <aci_hal_set_radio_activity_mask+0x94>
    return BLE_STATUS_TIMEOUT;
 8006b18:	23ff      	movs	r3, #255	@ 0xff
 8006b1a:	e004      	b.n	8006b26 <aci_hal_set_radio_activity_mask+0x9e>
  return status;
 8006b1c:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8006b20:	f2a3 1321 	subw	r3, r3, #289	@ 0x121
 8006b24:	781b      	ldrb	r3, [r3, #0]
}
 8006b26:	4618      	mov	r0, r3
 8006b28:	f507 7798 	add.w	r7, r7, #304	@ 0x130
 8006b2c:	46bd      	mov	sp, r7
 8006b2e:	bd80      	pop	{r7, pc}

08006b30 <hci_reset>:
    return BLE_STATUS_TIMEOUT;
  return status;
}

tBleStatus hci_reset( void )
{
 8006b30:	b580      	push	{r7, lr}
 8006b32:	b088      	sub	sp, #32
 8006b34:	af00      	add	r7, sp, #0
  struct hci_request rq;
  tBleStatus status = 0;
 8006b36:	2300      	movs	r3, #0
 8006b38:	71fb      	strb	r3, [r7, #7]
  Osal_MemSet( &rq, 0, sizeof(rq) );
 8006b3a:	f107 0308 	add.w	r3, r7, #8
 8006b3e:	2218      	movs	r2, #24
 8006b40:	2100      	movs	r1, #0
 8006b42:	4618      	mov	r0, r3
 8006b44:	f000 f8a5 	bl	8006c92 <Osal_MemSet>
  rq.ogf = 0x03;
 8006b48:	2303      	movs	r3, #3
 8006b4a:	813b      	strh	r3, [r7, #8]
  rq.ocf = 0x003;
 8006b4c:	2303      	movs	r3, #3
 8006b4e:	817b      	strh	r3, [r7, #10]
  rq.rparam = &status;
 8006b50:	1dfb      	adds	r3, r7, #7
 8006b52:	61bb      	str	r3, [r7, #24]
  rq.rlen = 1;
 8006b54:	2301      	movs	r3, #1
 8006b56:	61fb      	str	r3, [r7, #28]
  if ( hci_send_req(&rq, FALSE) < 0 )
 8006b58:	f107 0308 	add.w	r3, r7, #8
 8006b5c:	2100      	movs	r1, #0
 8006b5e:	4618      	mov	r0, r3
 8006b60:	f000 fb20 	bl	80071a4 <hci_send_req>
 8006b64:	4603      	mov	r3, r0
 8006b66:	2b00      	cmp	r3, #0
 8006b68:	da01      	bge.n	8006b6e <hci_reset+0x3e>
    return BLE_STATUS_TIMEOUT;
 8006b6a:	23ff      	movs	r3, #255	@ 0xff
 8006b6c:	e000      	b.n	8006b70 <hci_reset+0x40>
  return status;
 8006b6e:	79fb      	ldrb	r3, [r7, #7]
}
 8006b70:	4618      	mov	r0, r3
 8006b72:	3720      	adds	r7, #32
 8006b74:	46bd      	mov	sp, r7
 8006b76:	bd80      	pop	{r7, pc}

08006b78 <hci_le_set_default_phy>:
}

tBleStatus hci_le_set_default_phy( uint8_t ALL_PHYS,
                                   uint8_t TX_PHYS,
                                   uint8_t RX_PHYS )
{
 8006b78:	b590      	push	{r4, r7, lr}
 8006b7a:	b0cd      	sub	sp, #308	@ 0x134
 8006b7c:	af00      	add	r7, sp, #0
 8006b7e:	4604      	mov	r4, r0
 8006b80:	4608      	mov	r0, r1
 8006b82:	4611      	mov	r1, r2
 8006b84:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8006b88:	f2a3 1329 	subw	r3, r3, #297	@ 0x129
 8006b8c:	4622      	mov	r2, r4
 8006b8e:	701a      	strb	r2, [r3, #0]
 8006b90:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8006b94:	f5a3 7395 	sub.w	r3, r3, #298	@ 0x12a
 8006b98:	4602      	mov	r2, r0
 8006b9a:	701a      	strb	r2, [r3, #0]
 8006b9c:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8006ba0:	f2a3 132b 	subw	r3, r3, #299	@ 0x12b
 8006ba4:	460a      	mov	r2, r1
 8006ba6:	701a      	strb	r2, [r3, #0]
  struct hci_request rq;
  uint8_t cmd_buffer[BLE_CMD_MAX_PARAM_LEN];
  hci_le_set_default_phy_cp0 *cp0 = (hci_le_set_default_phy_cp0*)(cmd_buffer);
 8006ba8:	f107 0310 	add.w	r3, r7, #16
 8006bac:	f8c7 312c 	str.w	r3, [r7, #300]	@ 0x12c
  tBleStatus status = 0;
 8006bb0:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8006bb4:	f2a3 1321 	subw	r3, r3, #289	@ 0x121
 8006bb8:	2200      	movs	r2, #0
 8006bba:	701a      	strb	r2, [r3, #0]
  int index_input = 0;
 8006bbc:	2300      	movs	r3, #0
 8006bbe:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  cp0->ALL_PHYS = ALL_PHYS;
 8006bc2:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 8006bc6:	f507 7298 	add.w	r2, r7, #304	@ 0x130
 8006bca:	f2a2 1229 	subw	r2, r2, #297	@ 0x129
 8006bce:	7812      	ldrb	r2, [r2, #0]
 8006bd0:	701a      	strb	r2, [r3, #0]
  index_input += 1;
 8006bd2:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8006bd6:	3301      	adds	r3, #1
 8006bd8:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  cp0->TX_PHYS = TX_PHYS;
 8006bdc:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 8006be0:	f507 7298 	add.w	r2, r7, #304	@ 0x130
 8006be4:	f5a2 7295 	sub.w	r2, r2, #298	@ 0x12a
 8006be8:	7812      	ldrb	r2, [r2, #0]
 8006bea:	705a      	strb	r2, [r3, #1]
  index_input += 1;
 8006bec:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8006bf0:	3301      	adds	r3, #1
 8006bf2:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  cp0->RX_PHYS = RX_PHYS;
 8006bf6:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 8006bfa:	f507 7298 	add.w	r2, r7, #304	@ 0x130
 8006bfe:	f2a2 122b 	subw	r2, r2, #299	@ 0x12b
 8006c02:	7812      	ldrb	r2, [r2, #0]
 8006c04:	709a      	strb	r2, [r3, #2]
  index_input += 1;
 8006c06:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8006c0a:	3301      	adds	r3, #1
 8006c0c:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  Osal_MemSet( &rq, 0, sizeof(rq) );
 8006c10:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 8006c14:	2218      	movs	r2, #24
 8006c16:	2100      	movs	r1, #0
 8006c18:	4618      	mov	r0, r3
 8006c1a:	f000 f83a 	bl	8006c92 <Osal_MemSet>
  rq.ogf = 0x08;
 8006c1e:	2308      	movs	r3, #8
 8006c20:	f8a7 3110 	strh.w	r3, [r7, #272]	@ 0x110
  rq.ocf = 0x031;
 8006c24:	2331      	movs	r3, #49	@ 0x31
 8006c26:	f8a7 3112 	strh.w	r3, [r7, #274]	@ 0x112
  rq.cparam = cmd_buffer;
 8006c2a:	f107 0310 	add.w	r3, r7, #16
 8006c2e:	f8c7 3118 	str.w	r3, [r7, #280]	@ 0x118
  rq.clen = index_input;
 8006c32:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8006c36:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c
  rq.rparam = &status;
 8006c3a:	f107 030f 	add.w	r3, r7, #15
 8006c3e:	f8c7 3120 	str.w	r3, [r7, #288]	@ 0x120
  rq.rlen = 1;
 8006c42:	2301      	movs	r3, #1
 8006c44:	f8c7 3124 	str.w	r3, [r7, #292]	@ 0x124
  if ( hci_send_req(&rq, FALSE) < 0 )
 8006c48:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 8006c4c:	2100      	movs	r1, #0
 8006c4e:	4618      	mov	r0, r3
 8006c50:	f000 faa8 	bl	80071a4 <hci_send_req>
 8006c54:	4603      	mov	r3, r0
 8006c56:	2b00      	cmp	r3, #0
 8006c58:	da01      	bge.n	8006c5e <hci_le_set_default_phy+0xe6>
    return BLE_STATUS_TIMEOUT;
 8006c5a:	23ff      	movs	r3, #255	@ 0xff
 8006c5c:	e004      	b.n	8006c68 <hci_le_set_default_phy+0xf0>
  return status;
 8006c5e:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8006c62:	f2a3 1321 	subw	r3, r3, #289	@ 0x121
 8006c66:	781b      	ldrb	r3, [r3, #0]
}
 8006c68:	4618      	mov	r0, r3
 8006c6a:	f507 779a 	add.w	r7, r7, #308	@ 0x134
 8006c6e:	46bd      	mov	sp, r7
 8006c70:	bd90      	pop	{r4, r7, pc}

08006c72 <Osal_MemCpy>:
 * Osal_MemCpy
 *
 */

void* Osal_MemCpy( void *dest, const void *src, unsigned int size )
{
 8006c72:	b580      	push	{r7, lr}
 8006c74:	b084      	sub	sp, #16
 8006c76:	af00      	add	r7, sp, #0
 8006c78:	60f8      	str	r0, [r7, #12]
 8006c7a:	60b9      	str	r1, [r7, #8]
 8006c7c:	607a      	str	r2, [r7, #4]
  return memcpy( dest, src, size );
 8006c7e:	687a      	ldr	r2, [r7, #4]
 8006c80:	68b9      	ldr	r1, [r7, #8]
 8006c82:	68f8      	ldr	r0, [r7, #12]
 8006c84:	f002 fc05 	bl	8009492 <memcpy>
 8006c88:	4603      	mov	r3, r0
}
 8006c8a:	4618      	mov	r0, r3
 8006c8c:	3710      	adds	r7, #16
 8006c8e:	46bd      	mov	sp, r7
 8006c90:	bd80      	pop	{r7, pc}

08006c92 <Osal_MemSet>:
 * Osal_MemSet
 *
 */

void* Osal_MemSet( void *ptr, int value, unsigned int size )
{
 8006c92:	b580      	push	{r7, lr}
 8006c94:	b084      	sub	sp, #16
 8006c96:	af00      	add	r7, sp, #0
 8006c98:	60f8      	str	r0, [r7, #12]
 8006c9a:	60b9      	str	r1, [r7, #8]
 8006c9c:	607a      	str	r2, [r7, #4]
  return memset( ptr, value, size );
 8006c9e:	687a      	ldr	r2, [r7, #4]
 8006ca0:	68b9      	ldr	r1, [r7, #8]
 8006ca2:	68f8      	ldr	r0, [r7, #12]
 8006ca4:	f002 fb79 	bl	800939a <memset>
 8006ca8:	4603      	mov	r3, r0
}
 8006caa:	4618      	mov	r0, r3
 8006cac:	3710      	adds	r7, #16
 8006cae:	46bd      	mov	sp, r7
 8006cb0:	bd80      	pop	{r7, pc}

08006cb2 <BAS_Init>:
/* Private functions ----------------------------------------------------------*/
/* Weak functions ----------------------------------------------------------*/
void BVOPUS_STM_Init(void);

__WEAK void BAS_Init( void )
{
 8006cb2:	b480      	push	{r7}
 8006cb4:	af00      	add	r7, sp, #0
  return;
 8006cb6:	bf00      	nop
}
 8006cb8:	46bd      	mov	sp, r7
 8006cba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006cbe:	4770      	bx	lr

08006cc0 <BLS_Init>:

__WEAK void BLS_Init( void )
{
 8006cc0:	b480      	push	{r7}
 8006cc2:	af00      	add	r7, sp, #0
  return;
 8006cc4:	bf00      	nop
}
 8006cc6:	46bd      	mov	sp, r7
 8006cc8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ccc:	4770      	bx	lr

08006cce <CRS_STM_Init>:
__WEAK void CRS_STM_Init( void )
{
 8006cce:	b480      	push	{r7}
 8006cd0:	af00      	add	r7, sp, #0
  return;
 8006cd2:	bf00      	nop
}
 8006cd4:	46bd      	mov	sp, r7
 8006cd6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006cda:	4770      	bx	lr

08006cdc <DIS_Init>:
__WEAK void DIS_Init( void )
{
 8006cdc:	b480      	push	{r7}
 8006cde:	af00      	add	r7, sp, #0
  return;
 8006ce0:	bf00      	nop
}
 8006ce2:	46bd      	mov	sp, r7
 8006ce4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ce8:	4770      	bx	lr

08006cea <EDS_STM_Init>:
__WEAK void EDS_STM_Init( void )
{
 8006cea:	b480      	push	{r7}
 8006cec:	af00      	add	r7, sp, #0
  return;
 8006cee:	bf00      	nop
}
 8006cf0:	46bd      	mov	sp, r7
 8006cf2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006cf6:	4770      	bx	lr

08006cf8 <HIDS_Init>:
__WEAK void HIDS_Init( void )
{
 8006cf8:	b480      	push	{r7}
 8006cfa:	af00      	add	r7, sp, #0
  return;
 8006cfc:	bf00      	nop
}
 8006cfe:	46bd      	mov	sp, r7
 8006d00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d04:	4770      	bx	lr

08006d06 <HRS_Init>:
__WEAK void HRS_Init( void )
{
 8006d06:	b480      	push	{r7}
 8006d08:	af00      	add	r7, sp, #0
  return;
 8006d0a:	bf00      	nop
}
 8006d0c:	46bd      	mov	sp, r7
 8006d0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d12:	4770      	bx	lr

08006d14 <HTS_Init>:
__WEAK void HTS_Init( void )
{
 8006d14:	b480      	push	{r7}
 8006d16:	af00      	add	r7, sp, #0
  return;
 8006d18:	bf00      	nop
}
 8006d1a:	46bd      	mov	sp, r7
 8006d1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d20:	4770      	bx	lr

08006d22 <IAS_Init>:
__WEAK void IAS_Init( void )
{
 8006d22:	b480      	push	{r7}
 8006d24:	af00      	add	r7, sp, #0
  return;
 8006d26:	bf00      	nop
}
 8006d28:	46bd      	mov	sp, r7
 8006d2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d2e:	4770      	bx	lr

08006d30 <LLS_Init>:
__WEAK void LLS_Init( void )
{
 8006d30:	b480      	push	{r7}
 8006d32:	af00      	add	r7, sp, #0
  return;
 8006d34:	bf00      	nop
}
 8006d36:	46bd      	mov	sp, r7
 8006d38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d3c:	4770      	bx	lr

08006d3e <TPS_Init>:
__WEAK void TPS_Init( void )
{
 8006d3e:	b480      	push	{r7}
 8006d40:	af00      	add	r7, sp, #0
  return;
 8006d42:	bf00      	nop
}
 8006d44:	46bd      	mov	sp, r7
 8006d46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d4a:	4770      	bx	lr

08006d4c <MOTENV_STM_Init>:
__WEAK void MOTENV_STM_Init( void )
{
 8006d4c:	b480      	push	{r7}
 8006d4e:	af00      	add	r7, sp, #0
  return;
 8006d50:	bf00      	nop
}
 8006d52:	46bd      	mov	sp, r7
 8006d54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d58:	4770      	bx	lr

08006d5a <P2PS_STM_Init>:
__WEAK void P2PS_STM_Init( void )
{
 8006d5a:	b480      	push	{r7}
 8006d5c:	af00      	add	r7, sp, #0
  return;
 8006d5e:	bf00      	nop
}
 8006d60:	46bd      	mov	sp, r7
 8006d62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d66:	4770      	bx	lr

08006d68 <ZDD_STM_Init>:
__WEAK void ZDD_STM_Init( void )
{
 8006d68:	b480      	push	{r7}
 8006d6a:	af00      	add	r7, sp, #0
  return;
 8006d6c:	bf00      	nop
}
 8006d6e:	46bd      	mov	sp, r7
 8006d70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d74:	4770      	bx	lr

08006d76 <OTAS_STM_Init>:
__WEAK void OTAS_STM_Init( void )
{
 8006d76:	b480      	push	{r7}
 8006d78:	af00      	add	r7, sp, #0
  return;
 8006d7a:	bf00      	nop
}
 8006d7c:	46bd      	mov	sp, r7
 8006d7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d82:	4770      	bx	lr

08006d84 <MESH_Init>:
__WEAK void MESH_Init( void )
{
 8006d84:	b480      	push	{r7}
 8006d86:	af00      	add	r7, sp, #0
  return;
 8006d88:	bf00      	nop
}
 8006d8a:	46bd      	mov	sp, r7
 8006d8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d90:	4770      	bx	lr

08006d92 <BVOPUS_STM_Init>:
__WEAK void BVOPUS_STM_Init( void )
{
 8006d92:	b480      	push	{r7}
 8006d94:	af00      	add	r7, sp, #0
  return;
 8006d96:	bf00      	nop
}
 8006d98:	46bd      	mov	sp, r7
 8006d9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d9e:	4770      	bx	lr

08006da0 <SVCCTL_Init>:
}

/* Functions Definition ------------------------------------------------------*/

void SVCCTL_Init( void )
{
 8006da0:	b580      	push	{r7, lr}
 8006da2:	af00      	add	r7, sp, #0
 
  /**
   * Initialize the number of registered Handler
   */
  SVCCTL_EvtHandler.NbreOfRegisteredHandler = 0;
 8006da4:	4b04      	ldr	r3, [pc, #16]	@ (8006db8 <SVCCTL_Init+0x18>)
 8006da6:	2200      	movs	r2, #0
 8006da8:	771a      	strb	r2, [r3, #28]
  SVCCTL_CltHandler.NbreOfRegisteredHandler = 0;
 8006daa:	4b04      	ldr	r3, [pc, #16]	@ (8006dbc <SVCCTL_Init+0x1c>)
 8006dac:	2200      	movs	r2, #0
 8006dae:	701a      	strb	r2, [r3, #0]

  /**
   * Add and Initialize requested services
   */
  SVCCTL_SvcInit();
 8006db0:	f000 f806 	bl	8006dc0 <SVCCTL_SvcInit>

  return;
 8006db4:	bf00      	nop
}
 8006db6:	bd80      	pop	{r7, pc}
 8006db8:	200000e0 	.word	0x200000e0
 8006dbc:	20000100 	.word	0x20000100

08006dc0 <SVCCTL_SvcInit>:

__WEAK void SVCCTL_SvcInit(void)
{
 8006dc0:	b580      	push	{r7, lr}
 8006dc2:	af00      	add	r7, sp, #0
  BAS_Init();
 8006dc4:	f7ff ff75 	bl	8006cb2 <BAS_Init>

  BLS_Init();
 8006dc8:	f7ff ff7a 	bl	8006cc0 <BLS_Init>

  CRS_STM_Init();
 8006dcc:	f7ff ff7f 	bl	8006cce <CRS_STM_Init>

  DIS_Init();
 8006dd0:	f7ff ff84 	bl	8006cdc <DIS_Init>

  EDS_STM_Init();
 8006dd4:	f7ff ff89 	bl	8006cea <EDS_STM_Init>

  HIDS_Init();
 8006dd8:	f7ff ff8e 	bl	8006cf8 <HIDS_Init>

  HRS_Init();
 8006ddc:	f7ff ff93 	bl	8006d06 <HRS_Init>

  HTS_Init();
 8006de0:	f7ff ff98 	bl	8006d14 <HTS_Init>

  IAS_Init();
 8006de4:	f7ff ff9d 	bl	8006d22 <IAS_Init>

  LLS_Init();
 8006de8:	f7ff ffa2 	bl	8006d30 <LLS_Init>

  TPS_Init();
 8006dec:	f7ff ffa7 	bl	8006d3e <TPS_Init>

  MOTENV_STM_Init();
 8006df0:	f7ff ffac 	bl	8006d4c <MOTENV_STM_Init>

  P2PS_STM_Init();
 8006df4:	f7ff ffb1 	bl	8006d5a <P2PS_STM_Init>

  ZDD_STM_Init();
 8006df8:	f7ff ffb6 	bl	8006d68 <ZDD_STM_Init>

  OTAS_STM_Init();
 8006dfc:	f7ff ffbb 	bl	8006d76 <OTAS_STM_Init>
  
  BVOPUS_STM_Init();
 8006e00:	f7ff ffc7 	bl	8006d92 <BVOPUS_STM_Init>

  MESH_Init();
 8006e04:	f7ff ffbe 	bl	8006d84 <MESH_Init>

  SVCCTL_InitCustomSvc();
 8006e08:	f001 fc1a 	bl	8008640 <SVCCTL_InitCustomSvc>
  
  return;
 8006e0c:	bf00      	nop
}
 8006e0e:	bd80      	pop	{r7, pc}

08006e10 <SVCCTL_RegisterSvcHandler>:
 * @brief  BLE Controller initialization
 * @param  None
 * @retval None
 */
void SVCCTL_RegisterSvcHandler( SVC_CTL_p_EvtHandler_t pfBLE_SVC_Service_Event_Handler )
{
 8006e10:	b480      	push	{r7}
 8006e12:	b083      	sub	sp, #12
 8006e14:	af00      	add	r7, sp, #0
 8006e16:	6078      	str	r0, [r7, #4]
#if (BLE_CFG_SVC_MAX_NBR_CB > 0)
  SVCCTL_EvtHandler.SVCCTL__SvcHandlerTab[SVCCTL_EvtHandler.NbreOfRegisteredHandler] = pfBLE_SVC_Service_Event_Handler;
 8006e18:	4b09      	ldr	r3, [pc, #36]	@ (8006e40 <SVCCTL_RegisterSvcHandler+0x30>)
 8006e1a:	7f1b      	ldrb	r3, [r3, #28]
 8006e1c:	4619      	mov	r1, r3
 8006e1e:	4a08      	ldr	r2, [pc, #32]	@ (8006e40 <SVCCTL_RegisterSvcHandler+0x30>)
 8006e20:	687b      	ldr	r3, [r7, #4]
 8006e22:	f842 3021 	str.w	r3, [r2, r1, lsl #2]
  SVCCTL_EvtHandler.NbreOfRegisteredHandler++;
 8006e26:	4b06      	ldr	r3, [pc, #24]	@ (8006e40 <SVCCTL_RegisterSvcHandler+0x30>)
 8006e28:	7f1b      	ldrb	r3, [r3, #28]
 8006e2a:	3301      	adds	r3, #1
 8006e2c:	b2da      	uxtb	r2, r3
 8006e2e:	4b04      	ldr	r3, [pc, #16]	@ (8006e40 <SVCCTL_RegisterSvcHandler+0x30>)
 8006e30:	771a      	strb	r2, [r3, #28]
#else
  (void)(pfBLE_SVC_Service_Event_Handler);
#endif

  return;
 8006e32:	bf00      	nop
}
 8006e34:	370c      	adds	r7, #12
 8006e36:	46bd      	mov	sp, r7
 8006e38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e3c:	4770      	bx	lr
 8006e3e:	bf00      	nop
 8006e40:	200000e0 	.word	0x200000e0

08006e44 <SVCCTL_UserEvtRx>:

  return;
}

__WEAK SVCCTL_UserEvtFlowStatus_t SVCCTL_UserEvtRx( void *pckt )
{
 8006e44:	b580      	push	{r7, lr}
 8006e46:	b086      	sub	sp, #24
 8006e48:	af00      	add	r7, sp, #0
 8006e4a:	6078      	str	r0, [r7, #4]
  evt_blecore_aci *blecore_evt;
  SVCCTL_EvtAckStatus_t event_notification_status;
  SVCCTL_UserEvtFlowStatus_t return_status;
  uint8_t index;

  event_pckt = (hci_event_pckt*) ((hci_uart_pckt *) pckt)->data;
 8006e4c:	687b      	ldr	r3, [r7, #4]
 8006e4e:	3301      	adds	r3, #1
 8006e50:	613b      	str	r3, [r7, #16]
  event_notification_status = SVCCTL_EvtNotAck;
 8006e52:	2300      	movs	r3, #0
 8006e54:	75fb      	strb	r3, [r7, #23]

  switch (event_pckt->evt)
 8006e56:	693b      	ldr	r3, [r7, #16]
 8006e58:	781b      	ldrb	r3, [r3, #0]
 8006e5a:	2bff      	cmp	r3, #255	@ 0xff
 8006e5c:	d125      	bne.n	8006eaa <SVCCTL_UserEvtRx+0x66>
  {
    case HCI_VENDOR_SPECIFIC_DEBUG_EVT_CODE:
    {
      blecore_evt = (evt_blecore_aci*) event_pckt->data;
 8006e5e:	693b      	ldr	r3, [r7, #16]
 8006e60:	3302      	adds	r3, #2
 8006e62:	60fb      	str	r3, [r7, #12]

      switch ((blecore_evt->ecode) & SVCCTL_EGID_EVT_MASK)
 8006e64:	68fb      	ldr	r3, [r7, #12]
 8006e66:	881b      	ldrh	r3, [r3, #0]
 8006e68:	b29b      	uxth	r3, r3
 8006e6a:	f403 437f 	and.w	r3, r3, #65280	@ 0xff00
 8006e6e:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8006e72:	d118      	bne.n	8006ea6 <SVCCTL_UserEvtRx+0x62>
      {
        case SVCCTL_GATT_EVT_TYPE:
#if (BLE_CFG_SVC_MAX_NBR_CB > 0)
          /* For Service event handler */
          for (index = 0; index < SVCCTL_EvtHandler.NbreOfRegisteredHandler; index++)
 8006e74:	2300      	movs	r3, #0
 8006e76:	757b      	strb	r3, [r7, #21]
 8006e78:	e00d      	b.n	8006e96 <SVCCTL_UserEvtRx+0x52>
          {
            event_notification_status = SVCCTL_EvtHandler.SVCCTL__SvcHandlerTab[index](pckt);
 8006e7a:	7d7b      	ldrb	r3, [r7, #21]
 8006e7c:	4a1a      	ldr	r2, [pc, #104]	@ (8006ee8 <SVCCTL_UserEvtRx+0xa4>)
 8006e7e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8006e82:	6878      	ldr	r0, [r7, #4]
 8006e84:	4798      	blx	r3
 8006e86:	4603      	mov	r3, r0
 8006e88:	75fb      	strb	r3, [r7, #23]
            /**
             * When a GATT event has been acknowledged by a Service, there is no need to call the other registered handlers
             * a GATT event is relevant for only one Service
             */
            if (event_notification_status != SVCCTL_EvtNotAck)
 8006e8a:	7dfb      	ldrb	r3, [r7, #23]
 8006e8c:	2b00      	cmp	r3, #0
 8006e8e:	d108      	bne.n	8006ea2 <SVCCTL_UserEvtRx+0x5e>
          for (index = 0; index < SVCCTL_EvtHandler.NbreOfRegisteredHandler; index++)
 8006e90:	7d7b      	ldrb	r3, [r7, #21]
 8006e92:	3301      	adds	r3, #1
 8006e94:	757b      	strb	r3, [r7, #21]
 8006e96:	4b14      	ldr	r3, [pc, #80]	@ (8006ee8 <SVCCTL_UserEvtRx+0xa4>)
 8006e98:	7f1b      	ldrb	r3, [r3, #28]
 8006e9a:	7d7a      	ldrb	r2, [r7, #21]
 8006e9c:	429a      	cmp	r2, r3
 8006e9e:	d3ec      	bcc.n	8006e7a <SVCCTL_UserEvtRx+0x36>
               */
              break;
            }
          }
#endif
          break;
 8006ea0:	e002      	b.n	8006ea8 <SVCCTL_UserEvtRx+0x64>
              break;
 8006ea2:	bf00      	nop
          break;
 8006ea4:	e000      	b.n	8006ea8 <SVCCTL_UserEvtRx+0x64>

        default:
          break;
 8006ea6:	bf00      	nop
      }
    }
      break; /* HCI_HCI_VENDOR_SPECIFIC_DEBUG_EVT_CODE_SPECIFIC */
 8006ea8:	e000      	b.n	8006eac <SVCCTL_UserEvtRx+0x68>

    default:
      break;
 8006eaa:	bf00      	nop

  /**
   * When no registered handlers (either Service or Client) has acknowledged the GATT event, it is reported to the application
   * a GAP event is always reported to the application.
   */
  switch (event_notification_status)
 8006eac:	7dfb      	ldrb	r3, [r7, #23]
 8006eae:	2b02      	cmp	r3, #2
 8006eb0:	d00f      	beq.n	8006ed2 <SVCCTL_UserEvtRx+0x8e>
 8006eb2:	2b02      	cmp	r3, #2
 8006eb4:	dc10      	bgt.n	8006ed8 <SVCCTL_UserEvtRx+0x94>
 8006eb6:	2b00      	cmp	r3, #0
 8006eb8:	d002      	beq.n	8006ec0 <SVCCTL_UserEvtRx+0x7c>
 8006eba:	2b01      	cmp	r3, #1
 8006ebc:	d006      	beq.n	8006ecc <SVCCTL_UserEvtRx+0x88>
 8006ebe:	e00b      	b.n	8006ed8 <SVCCTL_UserEvtRx+0x94>
    case SVCCTL_EvtNotAck:
      /**
       *  The event has NOT been managed.
       *  It shall be passed to the application for processing
       */
      return_status = SVCCTL_App_Notification(pckt);
 8006ec0:	6878      	ldr	r0, [r7, #4]
 8006ec2:	f000 ff9b 	bl	8007dfc <SVCCTL_App_Notification>
 8006ec6:	4603      	mov	r3, r0
 8006ec8:	75bb      	strb	r3, [r7, #22]
      break;
 8006eca:	e008      	b.n	8006ede <SVCCTL_UserEvtRx+0x9a>

    case SVCCTL_EvtAckFlowEnable:
      return_status = SVCCTL_UserEvtFlowEnable;
 8006ecc:	2301      	movs	r3, #1
 8006ece:	75bb      	strb	r3, [r7, #22]
      break;
 8006ed0:	e005      	b.n	8006ede <SVCCTL_UserEvtRx+0x9a>

    case SVCCTL_EvtAckFlowDisable:
      return_status = SVCCTL_UserEvtFlowDisable;
 8006ed2:	2300      	movs	r3, #0
 8006ed4:	75bb      	strb	r3, [r7, #22]
      break;
 8006ed6:	e002      	b.n	8006ede <SVCCTL_UserEvtRx+0x9a>

    default:
      return_status = SVCCTL_UserEvtFlowEnable;
 8006ed8:	2301      	movs	r3, #1
 8006eda:	75bb      	strb	r3, [r7, #22]
      break;
 8006edc:	bf00      	nop
  }

  return (return_status);
 8006ede:	7dbb      	ldrb	r3, [r7, #22]
}
 8006ee0:	4618      	mov	r0, r3
 8006ee2:	3718      	adds	r7, #24
 8006ee4:	46bd      	mov	sp, r7
 8006ee6:	bd80      	pop	{r7, pc}
 8006ee8:	200000e0 	.word	0x200000e0

08006eec <SHCI_C2_BLE_Init>:

  return (SHCI_CmdStatus_t)(((TL_CcEvt_t*)(p_rsp->evtserial.evt.payload))->payload[0]);
}

SHCI_CmdStatus_t SHCI_C2_BLE_Init( SHCI_C2_Ble_Init_Cmd_Packet_t *pCmdPacket )
{
 8006eec:	b580      	push	{r7, lr}
 8006eee:	b088      	sub	sp, #32
 8006ef0:	af00      	add	r7, sp, #0
 8006ef2:	6078      	str	r0, [r7, #4]
   * Buffer is large enough to hold command complete without payload
   */
  uint8_t local_buffer[TL_BLEEVT_CC_BUFFER_SIZE];
  TL_EvtPacket_t * p_rsp;

  p_rsp = (TL_EvtPacket_t *)local_buffer;
 8006ef4:	f107 030c 	add.w	r3, r7, #12
 8006ef8:	61fb      	str	r3, [r7, #28]

 shci_send( SHCI_OPCODE_C2_BLE_INIT,
            sizeof( SHCI_C2_Ble_Init_Cmd_Param_t ),
            (uint8_t*)&pCmdPacket->Param,
 8006efa:	687b      	ldr	r3, [r7, #4]
 8006efc:	f103 020c 	add.w	r2, r3, #12
 shci_send( SHCI_OPCODE_C2_BLE_INIT,
 8006f00:	69fb      	ldr	r3, [r7, #28]
 8006f02:	212e      	movs	r1, #46	@ 0x2e
 8006f04:	f64f 4066 	movw	r0, #64614	@ 0xfc66
 8006f08:	f000 fae8 	bl	80074dc <shci_send>
            p_rsp );
 
  return (SHCI_CmdStatus_t)(((TL_CcEvt_t*)(p_rsp->evtserial.evt.payload))->payload[0]);
 8006f0c:	69fb      	ldr	r3, [r7, #28]
 8006f0e:	330b      	adds	r3, #11
 8006f10:	78db      	ldrb	r3, [r3, #3]
}
 8006f12:	4618      	mov	r0, r3
 8006f14:	3720      	adds	r7, #32
 8006f16:	46bd      	mov	sp, r7
 8006f18:	bd80      	pop	{r7, pc}

08006f1a <SHCI_C2_DEBUG_Init>:

  return (SHCI_CmdStatus_t)(((TL_CcEvt_t*)(p_rsp->evtserial.evt.payload))->payload[0]);
}

SHCI_CmdStatus_t SHCI_C2_DEBUG_Init( SHCI_C2_DEBUG_Init_Cmd_Packet_t *pCmdPacket  )
{
 8006f1a:	b580      	push	{r7, lr}
 8006f1c:	b088      	sub	sp, #32
 8006f1e:	af00      	add	r7, sp, #0
 8006f20:	6078      	str	r0, [r7, #4]
   * Buffer is large enough to hold command complete without payload
   */
  uint8_t local_buffer[TL_BLEEVT_CC_BUFFER_SIZE];
  TL_EvtPacket_t * p_rsp;

  p_rsp = (TL_EvtPacket_t *)local_buffer;
 8006f22:	f107 030c 	add.w	r3, r7, #12
 8006f26:	61fb      	str	r3, [r7, #28]

  shci_send( SHCI_OPCODE_C2_DEBUG_INIT,
             sizeof( SHCI_C2_DEBUG_init_Cmd_Param_t ),
             (uint8_t*)&pCmdPacket->Param,
 8006f28:	687b      	ldr	r3, [r7, #4]
 8006f2a:	f103 020c 	add.w	r2, r3, #12
  shci_send( SHCI_OPCODE_C2_DEBUG_INIT,
 8006f2e:	69fb      	ldr	r3, [r7, #28]
 8006f30:	210f      	movs	r1, #15
 8006f32:	f64f 4068 	movw	r0, #64616	@ 0xfc68
 8006f36:	f000 fad1 	bl	80074dc <shci_send>
             p_rsp );

  return (SHCI_CmdStatus_t)(((TL_CcEvt_t*)(p_rsp->evtserial.evt.payload))->payload[0]);
 8006f3a:	69fb      	ldr	r3, [r7, #28]
 8006f3c:	330b      	adds	r3, #11
 8006f3e:	78db      	ldrb	r3, [r3, #3]
}
 8006f40:	4618      	mov	r0, r3
 8006f42:	3720      	adds	r7, #32
 8006f44:	46bd      	mov	sp, r7
 8006f46:	bd80      	pop	{r7, pc}

08006f48 <SHCI_C2_Config>:

  return (SHCI_CmdStatus_t)(((TL_CcEvt_t*)(p_rsp->evtserial.evt.payload))->payload[0]);
}

SHCI_CmdStatus_t SHCI_C2_Config(SHCI_C2_CONFIG_Cmd_Param_t *pCmdPacket)
{
 8006f48:	b580      	push	{r7, lr}
 8006f4a:	b088      	sub	sp, #32
 8006f4c:	af00      	add	r7, sp, #0
 8006f4e:	6078      	str	r0, [r7, #4]
   * Buffer is large enough to hold command complete without payload
   */
  uint8_t local_buffer[TL_BLEEVT_CC_BUFFER_SIZE];
  TL_EvtPacket_t * p_rsp;

  p_rsp = (TL_EvtPacket_t *)local_buffer;
 8006f50:	f107 030c 	add.w	r3, r7, #12
 8006f54:	61fb      	str	r3, [r7, #28]

  shci_send( SHCI_OPCODE_C2_CONFIG,
 8006f56:	69fb      	ldr	r3, [r7, #28]
 8006f58:	687a      	ldr	r2, [r7, #4]
 8006f5a:	2110      	movs	r1, #16
 8006f5c:	f64f 4075 	movw	r0, #64629	@ 0xfc75
 8006f60:	f000 fabc 	bl	80074dc <shci_send>
             sizeof(SHCI_C2_CONFIG_Cmd_Param_t),
             (uint8_t*)pCmdPacket,
             p_rsp );

  return (SHCI_CmdStatus_t)(((TL_CcEvt_t*)(p_rsp->evtserial.evt.payload))->payload[0]);
 8006f64:	69fb      	ldr	r3, [r7, #28]
 8006f66:	330b      	adds	r3, #11
 8006f68:	78db      	ldrb	r3, [r3, #3]
}
 8006f6a:	4618      	mov	r0, r3
 8006f6c:	3720      	adds	r7, #32
 8006f6e:	46bd      	mov	sp, r7
 8006f70:	bd80      	pop	{r7, pc}
	...

08006f74 <SHCI_GetWirelessFwInfo>:
 *  Local System COMMAND
 *  These commands are NOT sent to the CPU2
 */

SHCI_CmdStatus_t SHCI_GetWirelessFwInfo( WirelessFwInfo_t* pWirelessInfo )
{
 8006f74:	b480      	push	{r7}
 8006f76:	b08b      	sub	sp, #44	@ 0x2c
 8006f78:	af00      	add	r7, sp, #0
 8006f7a:	6078      	str	r0, [r7, #4]
  uint32_t ipccdba = 0;
 8006f7c:	2300      	movs	r3, #0
 8006f7e:	613b      	str	r3, [r7, #16]
  MB_RefTable_t * p_RefTable = NULL;
 8006f80:	2300      	movs	r3, #0
 8006f82:	60fb      	str	r3, [r7, #12]
  uint32_t wireless_firmware_version = 0;
 8006f84:	2300      	movs	r3, #0
 8006f86:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t wireless_firmware_memorySize = 0;
 8006f88:	2300      	movs	r3, #0
 8006f8a:	623b      	str	r3, [r7, #32]
  uint32_t wireless_firmware_infoStack = 0;
 8006f8c:	2300      	movs	r3, #0
 8006f8e:	61fb      	str	r3, [r7, #28]
  MB_FUS_DeviceInfoTable_t * p_fus_device_info_table = NULL;
 8006f90:	2300      	movs	r3, #0
 8006f92:	60bb      	str	r3, [r7, #8]
  uint32_t fus_version = 0;
 8006f94:	2300      	movs	r3, #0
 8006f96:	61bb      	str	r3, [r7, #24]
  uint32_t fus_memorySize = 0;
 8006f98:	2300      	movs	r3, #0
 8006f9a:	617b      	str	r3, [r7, #20]

  ipccdba = READ_BIT( FLASH->IPCCBR, FLASH_IPCCBR_IPCCDBA );
 8006f9c:	4b4a      	ldr	r3, [pc, #296]	@ (80070c8 <SHCI_GetWirelessFwInfo+0x154>)
 8006f9e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006fa0:	f3c3 030d 	ubfx	r3, r3, #0, #14
 8006fa4:	613b      	str	r3, [r7, #16]
  /**
   * The Device Info Table mapping depends on which firmware is running on CPU2.
   * If the FUS is running on CPU2, FUS_DEVICE_INFO_TABLE_VALIDITY_KEYWORD shall be written in the table.
   * Otherwise, it means the Wireless Firmware is running on the CPU2
   */
  p_fus_device_info_table = (MB_FUS_DeviceInfoTable_t*)(*(uint32_t*)((ipccdba<<2) + SRAM2A_BASE));
 8006fa6:	693b      	ldr	r3, [r7, #16]
 8006fa8:	009b      	lsls	r3, r3, #2
 8006faa:	f103 5300 	add.w	r3, r3, #536870912	@ 0x20000000
 8006fae:	f503 3340 	add.w	r3, r3, #196608	@ 0x30000
 8006fb2:	681b      	ldr	r3, [r3, #0]
 8006fb4:	60bb      	str	r3, [r7, #8]

  if(p_fus_device_info_table->DeviceInfoTableState == FUS_DEVICE_INFO_TABLE_VALIDITY_KEYWORD)
 8006fb6:	68bb      	ldr	r3, [r7, #8]
 8006fb8:	681b      	ldr	r3, [r3, #0]
 8006fba:	4a44      	ldr	r2, [pc, #272]	@ (80070cc <SHCI_GetWirelessFwInfo+0x158>)
 8006fbc:	4293      	cmp	r3, r2
 8006fbe:	d10f      	bne.n	8006fe0 <SHCI_GetWirelessFwInfo+0x6c>
    /* The FUS is running on CPU2 */
    /**
     *  Retrieve the WirelessFwInfoTable
     *  This table is stored in RAM at startup during the TL (transport layer) initialization
     */
    wireless_firmware_version =  p_fus_device_info_table->WirelessStackVersion;
 8006fc0:	68bb      	ldr	r3, [r7, #8]
 8006fc2:	695b      	ldr	r3, [r3, #20]
 8006fc4:	627b      	str	r3, [r7, #36]	@ 0x24
    wireless_firmware_memorySize =  p_fus_device_info_table->WirelessStackMemorySize;
 8006fc6:	68bb      	ldr	r3, [r7, #8]
 8006fc8:	699b      	ldr	r3, [r3, #24]
 8006fca:	623b      	str	r3, [r7, #32]
    wireless_firmware_infoStack =  p_fus_device_info_table->WirelessFirmwareBleInfo;
 8006fcc:	68bb      	ldr	r3, [r7, #8]
 8006fce:	69db      	ldr	r3, [r3, #28]
 8006fd0:	61fb      	str	r3, [r7, #28]

    /**
     *  Retrieve the FusInfoTable
     *  This table is stored in RAM at startup during the TL (transport layer) initialization
     */
    fus_version =  p_fus_device_info_table->FusVersion;
 8006fd2:	68bb      	ldr	r3, [r7, #8]
 8006fd4:	68db      	ldr	r3, [r3, #12]
 8006fd6:	61bb      	str	r3, [r7, #24]
    fus_memorySize =  p_fus_device_info_table->FusMemorySize;
 8006fd8:	68bb      	ldr	r3, [r7, #8]
 8006fda:	691b      	ldr	r3, [r3, #16]
 8006fdc:	617b      	str	r3, [r7, #20]
 8006fde:	e01a      	b.n	8007016 <SHCI_GetWirelessFwInfo+0xa2>
  }
  else
  {
    /* The Wireless Firmware is running on CPU2 */
    p_RefTable = (MB_RefTable_t*)((ipccdba<<2) + SRAM2A_BASE);
 8006fe0:	693b      	ldr	r3, [r7, #16]
 8006fe2:	009b      	lsls	r3, r3, #2
 8006fe4:	f103 5300 	add.w	r3, r3, #536870912	@ 0x20000000
 8006fe8:	f503 3340 	add.w	r3, r3, #196608	@ 0x30000
 8006fec:	60fb      	str	r3, [r7, #12]

    /**
     *  Retrieve the WirelessFwInfoTable
     *  This table is stored in RAM at startup during the TL (transport layer) initialization
     */
    wireless_firmware_version =  p_RefTable->p_device_info_table->WirelessFwInfoTable.Version;
 8006fee:	68fb      	ldr	r3, [r7, #12]
 8006ff0:	681b      	ldr	r3, [r3, #0]
 8006ff2:	691b      	ldr	r3, [r3, #16]
 8006ff4:	627b      	str	r3, [r7, #36]	@ 0x24
    wireless_firmware_memorySize =  p_RefTable->p_device_info_table->WirelessFwInfoTable.MemorySize;
 8006ff6:	68fb      	ldr	r3, [r7, #12]
 8006ff8:	681b      	ldr	r3, [r3, #0]
 8006ffa:	695b      	ldr	r3, [r3, #20]
 8006ffc:	623b      	str	r3, [r7, #32]
    wireless_firmware_infoStack =  p_RefTable->p_device_info_table->WirelessFwInfoTable.InfoStack;
 8006ffe:	68fb      	ldr	r3, [r7, #12]
 8007000:	681b      	ldr	r3, [r3, #0]
 8007002:	699b      	ldr	r3, [r3, #24]
 8007004:	61fb      	str	r3, [r7, #28]

    /**
     *  Retrieve the FusInfoTable
     *  This table is stored in RAM at startup during the TL (transport layer) initialization
     */
    fus_version =  p_RefTable->p_device_info_table->FusInfoTable.Version;
 8007006:	68fb      	ldr	r3, [r7, #12]
 8007008:	681b      	ldr	r3, [r3, #0]
 800700a:	685b      	ldr	r3, [r3, #4]
 800700c:	61bb      	str	r3, [r7, #24]
    fus_memorySize =  p_RefTable->p_device_info_table->FusInfoTable.MemorySize;
 800700e:	68fb      	ldr	r3, [r7, #12]
 8007010:	681b      	ldr	r3, [r3, #0]
 8007012:	689b      	ldr	r3, [r3, #8]
 8007014:	617b      	str	r3, [r7, #20]

  /**
   *  Retrieve the WirelessFwInfoTable
   *  This table is stored in RAM at startup during the TL (transport layer) initialization
   */
  pWirelessInfo->VersionMajor       = ((wireless_firmware_version & INFO_VERSION_MAJOR_MASK) >> INFO_VERSION_MAJOR_OFFSET);
 8007016:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007018:	0e1b      	lsrs	r3, r3, #24
 800701a:	b2da      	uxtb	r2, r3
 800701c:	687b      	ldr	r3, [r7, #4]
 800701e:	701a      	strb	r2, [r3, #0]
  pWirelessInfo->VersionMinor       = ((wireless_firmware_version & INFO_VERSION_MINOR_MASK) >> INFO_VERSION_MINOR_OFFSET);
 8007020:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007022:	0c1b      	lsrs	r3, r3, #16
 8007024:	b2da      	uxtb	r2, r3
 8007026:	687b      	ldr	r3, [r7, #4]
 8007028:	705a      	strb	r2, [r3, #1]
  pWirelessInfo->VersionSub         = ((wireless_firmware_version & INFO_VERSION_SUB_MASK) >> INFO_VERSION_SUB_OFFSET);
 800702a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800702c:	0a1b      	lsrs	r3, r3, #8
 800702e:	b2da      	uxtb	r2, r3
 8007030:	687b      	ldr	r3, [r7, #4]
 8007032:	709a      	strb	r2, [r3, #2]
  pWirelessInfo->VersionBranch      = ((wireless_firmware_version & INFO_VERSION_BRANCH_MASK) >> INFO_VERSION_BRANCH_OFFSET);
 8007034:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007036:	091b      	lsrs	r3, r3, #4
 8007038:	b2db      	uxtb	r3, r3
 800703a:	f003 030f 	and.w	r3, r3, #15
 800703e:	b2da      	uxtb	r2, r3
 8007040:	687b      	ldr	r3, [r7, #4]
 8007042:	70da      	strb	r2, [r3, #3]
  pWirelessInfo->VersionReleaseType = ((wireless_firmware_version & INFO_VERSION_TYPE_MASK) >> INFO_VERSION_TYPE_OFFSET);
 8007044:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007046:	b2db      	uxtb	r3, r3
 8007048:	f003 030f 	and.w	r3, r3, #15
 800704c:	b2da      	uxtb	r2, r3
 800704e:	687b      	ldr	r3, [r7, #4]
 8007050:	711a      	strb	r2, [r3, #4]

  pWirelessInfo->MemorySizeSram2B   = ((wireless_firmware_memorySize & INFO_SIZE_SRAM2B_MASK) >> INFO_SIZE_SRAM2B_OFFSET);
 8007052:	6a3b      	ldr	r3, [r7, #32]
 8007054:	0e1b      	lsrs	r3, r3, #24
 8007056:	b2da      	uxtb	r2, r3
 8007058:	687b      	ldr	r3, [r7, #4]
 800705a:	715a      	strb	r2, [r3, #5]
  pWirelessInfo->MemorySizeSram2A   = ((wireless_firmware_memorySize & INFO_SIZE_SRAM2A_MASK) >> INFO_SIZE_SRAM2A_OFFSET);
 800705c:	6a3b      	ldr	r3, [r7, #32]
 800705e:	0c1b      	lsrs	r3, r3, #16
 8007060:	b2da      	uxtb	r2, r3
 8007062:	687b      	ldr	r3, [r7, #4]
 8007064:	719a      	strb	r2, [r3, #6]
  pWirelessInfo->MemorySizeSram1    = ((wireless_firmware_memorySize & INFO_SIZE_SRAM1_MASK) >> INFO_SIZE_SRAM1_OFFSET);
 8007066:	6a3b      	ldr	r3, [r7, #32]
 8007068:	0a1b      	lsrs	r3, r3, #8
 800706a:	b2da      	uxtb	r2, r3
 800706c:	687b      	ldr	r3, [r7, #4]
 800706e:	71da      	strb	r2, [r3, #7]
  pWirelessInfo->MemorySizeFlash    = ((wireless_firmware_memorySize & INFO_SIZE_FLASH_MASK) >> INFO_SIZE_FLASH_OFFSET);
 8007070:	6a3b      	ldr	r3, [r7, #32]
 8007072:	b2da      	uxtb	r2, r3
 8007074:	687b      	ldr	r3, [r7, #4]
 8007076:	721a      	strb	r2, [r3, #8]

  pWirelessInfo->StackType          = ((wireless_firmware_infoStack & INFO_STACK_TYPE_MASK) >> INFO_STACK_TYPE_OFFSET);
 8007078:	69fb      	ldr	r3, [r7, #28]
 800707a:	b2da      	uxtb	r2, r3
 800707c:	687b      	ldr	r3, [r7, #4]
 800707e:	725a      	strb	r2, [r3, #9]

  /**
   *  Retrieve the FusInfoTable
   *  This table is stored in RAM at startup during the TL (transport layer) initialization
   */
  pWirelessInfo->FusVersionMajor       = ((fus_version & INFO_VERSION_MAJOR_MASK) >> INFO_VERSION_MAJOR_OFFSET);
 8007080:	69bb      	ldr	r3, [r7, #24]
 8007082:	0e1b      	lsrs	r3, r3, #24
 8007084:	b2da      	uxtb	r2, r3
 8007086:	687b      	ldr	r3, [r7, #4]
 8007088:	729a      	strb	r2, [r3, #10]
  pWirelessInfo->FusVersionMinor       = ((fus_version & INFO_VERSION_MINOR_MASK) >> INFO_VERSION_MINOR_OFFSET);
 800708a:	69bb      	ldr	r3, [r7, #24]
 800708c:	0c1b      	lsrs	r3, r3, #16
 800708e:	b2da      	uxtb	r2, r3
 8007090:	687b      	ldr	r3, [r7, #4]
 8007092:	72da      	strb	r2, [r3, #11]
  pWirelessInfo->FusVersionSub         = ((fus_version & INFO_VERSION_SUB_MASK) >> INFO_VERSION_SUB_OFFSET);
 8007094:	69bb      	ldr	r3, [r7, #24]
 8007096:	0a1b      	lsrs	r3, r3, #8
 8007098:	b2da      	uxtb	r2, r3
 800709a:	687b      	ldr	r3, [r7, #4]
 800709c:	731a      	strb	r2, [r3, #12]

  pWirelessInfo->FusMemorySizeSram2B   = ((fus_memorySize & INFO_SIZE_SRAM2B_MASK) >> INFO_SIZE_SRAM2B_OFFSET);
 800709e:	697b      	ldr	r3, [r7, #20]
 80070a0:	0e1b      	lsrs	r3, r3, #24
 80070a2:	b2da      	uxtb	r2, r3
 80070a4:	687b      	ldr	r3, [r7, #4]
 80070a6:	735a      	strb	r2, [r3, #13]
  pWirelessInfo->FusMemorySizeSram2A   = ((fus_memorySize & INFO_SIZE_SRAM2A_MASK) >> INFO_SIZE_SRAM2A_OFFSET);
 80070a8:	697b      	ldr	r3, [r7, #20]
 80070aa:	0c1b      	lsrs	r3, r3, #16
 80070ac:	b2da      	uxtb	r2, r3
 80070ae:	687b      	ldr	r3, [r7, #4]
 80070b0:	739a      	strb	r2, [r3, #14]
  pWirelessInfo->FusMemorySizeFlash    = ((fus_memorySize & INFO_SIZE_FLASH_MASK) >> INFO_SIZE_FLASH_OFFSET);
 80070b2:	697b      	ldr	r3, [r7, #20]
 80070b4:	b2da      	uxtb	r2, r3
 80070b6:	687b      	ldr	r3, [r7, #4]
 80070b8:	73da      	strb	r2, [r3, #15]

  return (SHCI_Success);
 80070ba:	2300      	movs	r3, #0
}
 80070bc:	4618      	mov	r0, r3
 80070be:	372c      	adds	r7, #44	@ 0x2c
 80070c0:	46bd      	mov	sp, r7
 80070c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80070c6:	4770      	bx	lr
 80070c8:	58004000 	.word	0x58004000
 80070cc:	a94656b9 	.word	0xa94656b9

080070d0 <hci_init>:
static void TlEvtReceived(TL_EvtPacket_t *hcievt);
static void TlInit( TL_CmdPacket_t * p_cmdbuffer );

/* Interface ------- ---------------------------------------------------------*/
void hci_init(void(* UserEvtRx)(void* pData), void* pConf)
{
 80070d0:	b580      	push	{r7, lr}
 80070d2:	b082      	sub	sp, #8
 80070d4:	af00      	add	r7, sp, #0
 80070d6:	6078      	str	r0, [r7, #4]
 80070d8:	6039      	str	r1, [r7, #0]
  StatusNotCallBackFunction = ((HCI_TL_HciInitConf_t *)pConf)->StatusNotCallBack;
 80070da:	683b      	ldr	r3, [r7, #0]
 80070dc:	685b      	ldr	r3, [r3, #4]
 80070de:	4a08      	ldr	r2, [pc, #32]	@ (8007100 <hci_init+0x30>)
 80070e0:	6013      	str	r3, [r2, #0]
  hciContext.UserEvtRx = UserEvtRx;
 80070e2:	4a08      	ldr	r2, [pc, #32]	@ (8007104 <hci_init+0x34>)
 80070e4:	687b      	ldr	r3, [r7, #4]
 80070e6:	61d3      	str	r3, [r2, #28]

  hci_register_io_bus (&hciContext.io);
 80070e8:	4806      	ldr	r0, [pc, #24]	@ (8007104 <hci_init+0x34>)
 80070ea:	f000 f979 	bl	80073e0 <hci_register_io_bus>

  TlInit((TL_CmdPacket_t *)(((HCI_TL_HciInitConf_t *)pConf)->p_cmdbuffer));
 80070ee:	683b      	ldr	r3, [r7, #0]
 80070f0:	681b      	ldr	r3, [r3, #0]
 80070f2:	4618      	mov	r0, r3
 80070f4:	f000 f8da 	bl	80072ac <TlInit>

  return;
 80070f8:	bf00      	nop
}
 80070fa:	3708      	adds	r7, #8
 80070fc:	46bd      	mov	sp, r7
 80070fe:	bd80      	pop	{r7, pc}
 8007100:	20000370 	.word	0x20000370
 8007104:	20000348 	.word	0x20000348

08007108 <hci_user_evt_proc>:

void hci_user_evt_proc(void)
{
 8007108:	b580      	push	{r7, lr}
 800710a:	b084      	sub	sp, #16
 800710c:	af00      	add	r7, sp, #0
  /**
   * It is more secure to use LST_remove_head()/LST_insert_head() compare to LST_get_next_node()/LST_remove_node()
   * in case the user overwrite the header where the next/prev pointers are located
   */

  if((LST_is_empty(&HciAsynchEventQueue) == FALSE) && (UserEventFlow != HCI_TL_UserEventFlow_Disable))
 800710e:	4822      	ldr	r0, [pc, #136]	@ (8007198 <hci_user_evt_proc+0x90>)
 8007110:	f000 fd32 	bl	8007b78 <LST_is_empty>
 8007114:	4603      	mov	r3, r0
 8007116:	2b00      	cmp	r3, #0
 8007118:	d12b      	bne.n	8007172 <hci_user_evt_proc+0x6a>
 800711a:	4b20      	ldr	r3, [pc, #128]	@ (800719c <hci_user_evt_proc+0x94>)
 800711c:	781b      	ldrb	r3, [r3, #0]
 800711e:	2b00      	cmp	r3, #0
 8007120:	d027      	beq.n	8007172 <hci_user_evt_proc+0x6a>
  {
    LST_remove_head ( &HciAsynchEventQueue, (tListNode **)&phcievtbuffer );
 8007122:	f107 030c 	add.w	r3, r7, #12
 8007126:	4619      	mov	r1, r3
 8007128:	481b      	ldr	r0, [pc, #108]	@ (8007198 <hci_user_evt_proc+0x90>)
 800712a:	f000 fdb4 	bl	8007c96 <LST_remove_head>

    if (hciContext.UserEvtRx != NULL)
 800712e:	4b1c      	ldr	r3, [pc, #112]	@ (80071a0 <hci_user_evt_proc+0x98>)
 8007130:	69db      	ldr	r3, [r3, #28]
 8007132:	2b00      	cmp	r3, #0
 8007134:	d00c      	beq.n	8007150 <hci_user_evt_proc+0x48>
    {
      UserEvtRxParam.pckt = phcievtbuffer;
 8007136:	68fb      	ldr	r3, [r7, #12]
 8007138:	60bb      	str	r3, [r7, #8]
      UserEvtRxParam.status = HCI_TL_UserEventFlow_Enable;
 800713a:	2301      	movs	r3, #1
 800713c:	713b      	strb	r3, [r7, #4]
      hciContext.UserEvtRx((void *)&UserEvtRxParam);
 800713e:	4b18      	ldr	r3, [pc, #96]	@ (80071a0 <hci_user_evt_proc+0x98>)
 8007140:	69db      	ldr	r3, [r3, #28]
 8007142:	1d3a      	adds	r2, r7, #4
 8007144:	4610      	mov	r0, r2
 8007146:	4798      	blx	r3
      UserEventFlow = UserEvtRxParam.status;
 8007148:	793a      	ldrb	r2, [r7, #4]
 800714a:	4b14      	ldr	r3, [pc, #80]	@ (800719c <hci_user_evt_proc+0x94>)
 800714c:	701a      	strb	r2, [r3, #0]
 800714e:	e002      	b.n	8007156 <hci_user_evt_proc+0x4e>
    }
    else
    {
      UserEventFlow = HCI_TL_UserEventFlow_Enable;
 8007150:	4b12      	ldr	r3, [pc, #72]	@ (800719c <hci_user_evt_proc+0x94>)
 8007152:	2201      	movs	r2, #1
 8007154:	701a      	strb	r2, [r3, #0]
    }

    if(UserEventFlow != HCI_TL_UserEventFlow_Disable)
 8007156:	4b11      	ldr	r3, [pc, #68]	@ (800719c <hci_user_evt_proc+0x94>)
 8007158:	781b      	ldrb	r3, [r3, #0]
 800715a:	2b00      	cmp	r3, #0
 800715c:	d004      	beq.n	8007168 <hci_user_evt_proc+0x60>
    {
      TL_MM_EvtDone( phcievtbuffer );
 800715e:	68fb      	ldr	r3, [r7, #12]
 8007160:	4618      	mov	r0, r3
 8007162:	f000 fc0d 	bl	8007980 <TL_MM_EvtDone>
 8007166:	e004      	b.n	8007172 <hci_user_evt_proc+0x6a>
    else
    {
      /**
       * put back the event in the queue
       */
      LST_insert_head ( &HciAsynchEventQueue, (tListNode *)phcievtbuffer );
 8007168:	68fb      	ldr	r3, [r7, #12]
 800716a:	4619      	mov	r1, r3
 800716c:	480a      	ldr	r0, [pc, #40]	@ (8007198 <hci_user_evt_proc+0x90>)
 800716e:	f000 fd25 	bl	8007bbc <LST_insert_head>
    }
  }

  if((LST_is_empty(&HciAsynchEventQueue) == FALSE) && (UserEventFlow != HCI_TL_UserEventFlow_Disable))
 8007172:	4809      	ldr	r0, [pc, #36]	@ (8007198 <hci_user_evt_proc+0x90>)
 8007174:	f000 fd00 	bl	8007b78 <LST_is_empty>
 8007178:	4603      	mov	r3, r0
 800717a:	2b00      	cmp	r3, #0
 800717c:	d107      	bne.n	800718e <hci_user_evt_proc+0x86>
 800717e:	4b07      	ldr	r3, [pc, #28]	@ (800719c <hci_user_evt_proc+0x94>)
 8007180:	781b      	ldrb	r3, [r3, #0]
 8007182:	2b00      	cmp	r3, #0
 8007184:	d003      	beq.n	800718e <hci_user_evt_proc+0x86>
  {
    hci_notify_asynch_evt((void*) &HciAsynchEventQueue);
 8007186:	4804      	ldr	r0, [pc, #16]	@ (8007198 <hci_user_evt_proc+0x90>)
 8007188:	f001 f86c 	bl	8008264 <hci_notify_asynch_evt>
  }


  return;
 800718c:	bf00      	nop
 800718e:	bf00      	nop
}
 8007190:	3710      	adds	r7, #16
 8007192:	46bd      	mov	sp, r7
 8007194:	bd80      	pop	{r7, pc}
 8007196:	bf00      	nop
 8007198:	20000108 	.word	0x20000108
 800719c:	20000114 	.word	0x20000114
 80071a0:	20000348 	.word	0x20000348

080071a4 <hci_send_req>:

  return;
}

int hci_send_req(struct hci_request *p_cmd, uint8_t async)
{
 80071a4:	b580      	push	{r7, lr}
 80071a6:	b088      	sub	sp, #32
 80071a8:	af00      	add	r7, sp, #0
 80071aa:	6078      	str	r0, [r7, #4]
 80071ac:	460b      	mov	r3, r1
 80071ae:	70fb      	strb	r3, [r7, #3]
  TL_CsEvt_t    *pcommand_status_event;
  TL_EvtPacket_t *pevtpacket;
  uint8_t hci_cmd_complete_return_parameters_length;
  HCI_TL_CmdStatus_t local_cmd_status;

  NotifyCmdStatus(HCI_TL_CmdBusy);
 80071b0:	2000      	movs	r0, #0
 80071b2:	f000 f8d1 	bl	8007358 <NotifyCmdStatus>
  local_cmd_status = HCI_TL_CmdBusy;
 80071b6:	2300      	movs	r3, #0
 80071b8:	77fb      	strb	r3, [r7, #31]
  opcode = ((p_cmd->ocf) & 0x03ff) | ((p_cmd->ogf) << 10);
 80071ba:	687b      	ldr	r3, [r7, #4]
 80071bc:	885b      	ldrh	r3, [r3, #2]
 80071be:	b21b      	sxth	r3, r3
 80071c0:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80071c4:	b21a      	sxth	r2, r3
 80071c6:	687b      	ldr	r3, [r7, #4]
 80071c8:	881b      	ldrh	r3, [r3, #0]
 80071ca:	029b      	lsls	r3, r3, #10
 80071cc:	b21b      	sxth	r3, r3
 80071ce:	4313      	orrs	r3, r2
 80071d0:	b21b      	sxth	r3, r3
 80071d2:	83bb      	strh	r3, [r7, #28]
  
  CmdRspStatusFlag = HCI_TL_CMD_RESP_WAIT;
 80071d4:	4b33      	ldr	r3, [pc, #204]	@ (80072a4 <hci_send_req+0x100>)
 80071d6:	2201      	movs	r2, #1
 80071d8:	701a      	strb	r2, [r3, #0]
  SendCmd(opcode, p_cmd->clen, p_cmd->cparam);
 80071da:	687b      	ldr	r3, [r7, #4]
 80071dc:	68db      	ldr	r3, [r3, #12]
 80071de:	b2d9      	uxtb	r1, r3
 80071e0:	687b      	ldr	r3, [r7, #4]
 80071e2:	689a      	ldr	r2, [r3, #8]
 80071e4:	8bbb      	ldrh	r3, [r7, #28]
 80071e6:	4618      	mov	r0, r3
 80071e8:	f000 f890 	bl	800730c <SendCmd>

  while(local_cmd_status == HCI_TL_CmdBusy)
 80071ec:	e04e      	b.n	800728c <hci_send_req+0xe8>
  {
    hci_cmd_resp_wait(HCI_TL_DEFAULT_TIMEOUT);
 80071ee:	f248 00e8 	movw	r0, #33000	@ 0x80e8
 80071f2:	f001 f84e 	bl	8008292 <hci_cmd_resp_wait>

    /**
     * Process Cmd Event
     */
    while(LST_is_empty(&HciCmdEventQueue) == FALSE)
 80071f6:	e043      	b.n	8007280 <hci_send_req+0xdc>
    {
      LST_remove_head (&HciCmdEventQueue, (tListNode **)&pevtpacket);
 80071f8:	f107 030c 	add.w	r3, r7, #12
 80071fc:	4619      	mov	r1, r3
 80071fe:	482a      	ldr	r0, [pc, #168]	@ (80072a8 <hci_send_req+0x104>)
 8007200:	f000 fd49 	bl	8007c96 <LST_remove_head>

      if(pevtpacket->evtserial.evt.evtcode == TL_BLEEVT_CS_OPCODE)
 8007204:	68fb      	ldr	r3, [r7, #12]
 8007206:	7a5b      	ldrb	r3, [r3, #9]
 8007208:	2b0f      	cmp	r3, #15
 800720a:	d114      	bne.n	8007236 <hci_send_req+0x92>
      {
        pcommand_status_event = (TL_CsEvt_t*)pevtpacket->evtserial.evt.payload;
 800720c:	68fb      	ldr	r3, [r7, #12]
 800720e:	330b      	adds	r3, #11
 8007210:	613b      	str	r3, [r7, #16]
        if(pcommand_status_event->cmdcode == opcode)
 8007212:	693b      	ldr	r3, [r7, #16]
 8007214:	885b      	ldrh	r3, [r3, #2]
 8007216:	b29b      	uxth	r3, r3
 8007218:	8bba      	ldrh	r2, [r7, #28]
 800721a:	429a      	cmp	r2, r3
 800721c:	d104      	bne.n	8007228 <hci_send_req+0x84>
        {
          *(uint8_t *)(p_cmd->rparam) = pcommand_status_event->status;
 800721e:	687b      	ldr	r3, [r7, #4]
 8007220:	691b      	ldr	r3, [r3, #16]
 8007222:	693a      	ldr	r2, [r7, #16]
 8007224:	7812      	ldrb	r2, [r2, #0]
 8007226:	701a      	strb	r2, [r3, #0]
        }

        if(pcommand_status_event->numcmd != 0)
 8007228:	693b      	ldr	r3, [r7, #16]
 800722a:	785b      	ldrb	r3, [r3, #1]
 800722c:	2b00      	cmp	r3, #0
 800722e:	d027      	beq.n	8007280 <hci_send_req+0xdc>
        {
          local_cmd_status = HCI_TL_CmdAvailable;
 8007230:	2301      	movs	r3, #1
 8007232:	77fb      	strb	r3, [r7, #31]
 8007234:	e024      	b.n	8007280 <hci_send_req+0xdc>
        }
      }
      else
      {
        pcommand_complete_event = (TL_CcEvt_t*)pevtpacket->evtserial.evt.payload;
 8007236:	68fb      	ldr	r3, [r7, #12]
 8007238:	330b      	adds	r3, #11
 800723a:	61bb      	str	r3, [r7, #24]

        if(pcommand_complete_event->cmdcode == opcode)
 800723c:	69bb      	ldr	r3, [r7, #24]
 800723e:	f8b3 3001 	ldrh.w	r3, [r3, #1]
 8007242:	b29b      	uxth	r3, r3
 8007244:	8bba      	ldrh	r2, [r7, #28]
 8007246:	429a      	cmp	r2, r3
 8007248:	d114      	bne.n	8007274 <hci_send_req+0xd0>
        {
          hci_cmd_complete_return_parameters_length = pevtpacket->evtserial.evt.plen - TL_EVT_HDR_SIZE;
 800724a:	68fb      	ldr	r3, [r7, #12]
 800724c:	7a9b      	ldrb	r3, [r3, #10]
 800724e:	3b03      	subs	r3, #3
 8007250:	75fb      	strb	r3, [r7, #23]
          p_cmd->rlen = MIN(hci_cmd_complete_return_parameters_length, p_cmd->rlen);
 8007252:	687b      	ldr	r3, [r7, #4]
 8007254:	695a      	ldr	r2, [r3, #20]
 8007256:	7dfb      	ldrb	r3, [r7, #23]
 8007258:	429a      	cmp	r2, r3
 800725a:	bfa8      	it	ge
 800725c:	461a      	movge	r2, r3
 800725e:	687b      	ldr	r3, [r7, #4]
 8007260:	615a      	str	r2, [r3, #20]
          memcpy(p_cmd->rparam, pcommand_complete_event->payload, p_cmd->rlen);
 8007262:	687b      	ldr	r3, [r7, #4]
 8007264:	6918      	ldr	r0, [r3, #16]
 8007266:	69bb      	ldr	r3, [r7, #24]
 8007268:	1cd9      	adds	r1, r3, #3
 800726a:	687b      	ldr	r3, [r7, #4]
 800726c:	695b      	ldr	r3, [r3, #20]
 800726e:	461a      	mov	r2, r3
 8007270:	f002 f90f 	bl	8009492 <memcpy>
        }

        if(pcommand_complete_event->numcmd != 0)
 8007274:	69bb      	ldr	r3, [r7, #24]
 8007276:	781b      	ldrb	r3, [r3, #0]
 8007278:	2b00      	cmp	r3, #0
 800727a:	d001      	beq.n	8007280 <hci_send_req+0xdc>
        {
          local_cmd_status = HCI_TL_CmdAvailable;
 800727c:	2301      	movs	r3, #1
 800727e:	77fb      	strb	r3, [r7, #31]
    while(LST_is_empty(&HciCmdEventQueue) == FALSE)
 8007280:	4809      	ldr	r0, [pc, #36]	@ (80072a8 <hci_send_req+0x104>)
 8007282:	f000 fc79 	bl	8007b78 <LST_is_empty>
 8007286:	4603      	mov	r3, r0
 8007288:	2b00      	cmp	r3, #0
 800728a:	d0b5      	beq.n	80071f8 <hci_send_req+0x54>
  while(local_cmd_status == HCI_TL_CmdBusy)
 800728c:	7ffb      	ldrb	r3, [r7, #31]
 800728e:	2b00      	cmp	r3, #0
 8007290:	d0ad      	beq.n	80071ee <hci_send_req+0x4a>
        }
      }
    }
  }

  NotifyCmdStatus(HCI_TL_CmdAvailable);
 8007292:	2001      	movs	r0, #1
 8007294:	f000 f860 	bl	8007358 <NotifyCmdStatus>

  return 0;
 8007298:	2300      	movs	r3, #0
}
 800729a:	4618      	mov	r0, r3
 800729c:	3720      	adds	r7, #32
 800729e:	46bd      	mov	sp, r7
 80072a0:	bd80      	pop	{r7, pc}
 80072a2:	bf00      	nop
 80072a4:	20000374 	.word	0x20000374
 80072a8:	20000368 	.word	0x20000368

080072ac <TlInit>:

/* Private functions ---------------------------------------------------------*/
static void TlInit( TL_CmdPacket_t * p_cmdbuffer )
{
 80072ac:	b580      	push	{r7, lr}
 80072ae:	b086      	sub	sp, #24
 80072b0:	af00      	add	r7, sp, #0
 80072b2:	6078      	str	r0, [r7, #4]
  TL_BLE_InitConf_t Conf;

  /**
   * Always initialize the command event queue
   */
  LST_init_head (&HciCmdEventQueue);
 80072b4:	480f      	ldr	r0, [pc, #60]	@ (80072f4 <TlInit+0x48>)
 80072b6:	f000 fc4f 	bl	8007b58 <LST_init_head>

  pCmdBuffer = p_cmdbuffer;
 80072ba:	4a0f      	ldr	r2, [pc, #60]	@ (80072f8 <TlInit+0x4c>)
 80072bc:	687b      	ldr	r3, [r7, #4]
 80072be:	6013      	str	r3, [r2, #0]

  LST_init_head (&HciAsynchEventQueue);
 80072c0:	480e      	ldr	r0, [pc, #56]	@ (80072fc <TlInit+0x50>)
 80072c2:	f000 fc49 	bl	8007b58 <LST_init_head>

  UserEventFlow = HCI_TL_UserEventFlow_Enable;
 80072c6:	4b0e      	ldr	r3, [pc, #56]	@ (8007300 <TlInit+0x54>)
 80072c8:	2201      	movs	r2, #1
 80072ca:	701a      	strb	r2, [r3, #0]

  /* Initialize low level driver */
  if (hciContext.io.Init)
 80072cc:	4b0d      	ldr	r3, [pc, #52]	@ (8007304 <TlInit+0x58>)
 80072ce:	681b      	ldr	r3, [r3, #0]
 80072d0:	2b00      	cmp	r3, #0
 80072d2:	d00a      	beq.n	80072ea <TlInit+0x3e>
  {

    Conf.p_cmdbuffer = (uint8_t *)p_cmdbuffer;
 80072d4:	687b      	ldr	r3, [r7, #4]
 80072d6:	613b      	str	r3, [r7, #16]
    Conf.IoBusEvtCallBack = TlEvtReceived;
 80072d8:	4b0b      	ldr	r3, [pc, #44]	@ (8007308 <TlInit+0x5c>)
 80072da:	60bb      	str	r3, [r7, #8]
    hciContext.io.Init(&Conf);
 80072dc:	4b09      	ldr	r3, [pc, #36]	@ (8007304 <TlInit+0x58>)
 80072de:	681b      	ldr	r3, [r3, #0]
 80072e0:	f107 0208 	add.w	r2, r7, #8
 80072e4:	4610      	mov	r0, r2
 80072e6:	4798      	blx	r3
  }

  return;
 80072e8:	bf00      	nop
 80072ea:	bf00      	nop
}
 80072ec:	3718      	adds	r7, #24
 80072ee:	46bd      	mov	sp, r7
 80072f0:	bd80      	pop	{r7, pc}
 80072f2:	bf00      	nop
 80072f4:	20000368 	.word	0x20000368
 80072f8:	20000110 	.word	0x20000110
 80072fc:	20000108 	.word	0x20000108
 8007300:	20000114 	.word	0x20000114
 8007304:	20000348 	.word	0x20000348
 8007308:	08007399 	.word	0x08007399

0800730c <SendCmd>:

static void SendCmd(uint16_t opcode, uint8_t plen, void *param)
{
 800730c:	b580      	push	{r7, lr}
 800730e:	b082      	sub	sp, #8
 8007310:	af00      	add	r7, sp, #0
 8007312:	4603      	mov	r3, r0
 8007314:	603a      	str	r2, [r7, #0]
 8007316:	80fb      	strh	r3, [r7, #6]
 8007318:	460b      	mov	r3, r1
 800731a:	717b      	strb	r3, [r7, #5]
  pCmdBuffer->cmdserial.cmd.cmdcode = opcode;
 800731c:	4b0c      	ldr	r3, [pc, #48]	@ (8007350 <SendCmd+0x44>)
 800731e:	681b      	ldr	r3, [r3, #0]
 8007320:	88fa      	ldrh	r2, [r7, #6]
 8007322:	f8a3 2009 	strh.w	r2, [r3, #9]
  pCmdBuffer->cmdserial.cmd.plen = plen;
 8007326:	4b0a      	ldr	r3, [pc, #40]	@ (8007350 <SendCmd+0x44>)
 8007328:	681b      	ldr	r3, [r3, #0]
 800732a:	797a      	ldrb	r2, [r7, #5]
 800732c:	72da      	strb	r2, [r3, #11]
  memcpy( pCmdBuffer->cmdserial.cmd.payload, param, plen );
 800732e:	4b08      	ldr	r3, [pc, #32]	@ (8007350 <SendCmd+0x44>)
 8007330:	681b      	ldr	r3, [r3, #0]
 8007332:	330c      	adds	r3, #12
 8007334:	797a      	ldrb	r2, [r7, #5]
 8007336:	6839      	ldr	r1, [r7, #0]
 8007338:	4618      	mov	r0, r3
 800733a:	f002 f8aa 	bl	8009492 <memcpy>

  hciContext.io.Send(0,0);
 800733e:	4b05      	ldr	r3, [pc, #20]	@ (8007354 <SendCmd+0x48>)
 8007340:	691b      	ldr	r3, [r3, #16]
 8007342:	2100      	movs	r1, #0
 8007344:	2000      	movs	r0, #0
 8007346:	4798      	blx	r3

  return;
 8007348:	bf00      	nop
}
 800734a:	3708      	adds	r7, #8
 800734c:	46bd      	mov	sp, r7
 800734e:	bd80      	pop	{r7, pc}
 8007350:	20000110 	.word	0x20000110
 8007354:	20000348 	.word	0x20000348

08007358 <NotifyCmdStatus>:

static void NotifyCmdStatus(HCI_TL_CmdStatus_t hcicmdstatus)
{
 8007358:	b580      	push	{r7, lr}
 800735a:	b082      	sub	sp, #8
 800735c:	af00      	add	r7, sp, #0
 800735e:	4603      	mov	r3, r0
 8007360:	71fb      	strb	r3, [r7, #7]
  if(hcicmdstatus == HCI_TL_CmdBusy)
 8007362:	79fb      	ldrb	r3, [r7, #7]
 8007364:	2b00      	cmp	r3, #0
 8007366:	d108      	bne.n	800737a <NotifyCmdStatus+0x22>
  {
    if(StatusNotCallBackFunction != 0)
 8007368:	4b0a      	ldr	r3, [pc, #40]	@ (8007394 <NotifyCmdStatus+0x3c>)
 800736a:	681b      	ldr	r3, [r3, #0]
 800736c:	2b00      	cmp	r3, #0
 800736e:	d00d      	beq.n	800738c <NotifyCmdStatus+0x34>
    {
      StatusNotCallBackFunction(HCI_TL_CmdBusy);
 8007370:	4b08      	ldr	r3, [pc, #32]	@ (8007394 <NotifyCmdStatus+0x3c>)
 8007372:	681b      	ldr	r3, [r3, #0]
 8007374:	2000      	movs	r0, #0
 8007376:	4798      	blx	r3
    {
      StatusNotCallBackFunction(HCI_TL_CmdAvailable);
    }
  }

  return;
 8007378:	e008      	b.n	800738c <NotifyCmdStatus+0x34>
    if(StatusNotCallBackFunction != 0)
 800737a:	4b06      	ldr	r3, [pc, #24]	@ (8007394 <NotifyCmdStatus+0x3c>)
 800737c:	681b      	ldr	r3, [r3, #0]
 800737e:	2b00      	cmp	r3, #0
 8007380:	d004      	beq.n	800738c <NotifyCmdStatus+0x34>
      StatusNotCallBackFunction(HCI_TL_CmdAvailable);
 8007382:	4b04      	ldr	r3, [pc, #16]	@ (8007394 <NotifyCmdStatus+0x3c>)
 8007384:	681b      	ldr	r3, [r3, #0]
 8007386:	2001      	movs	r0, #1
 8007388:	4798      	blx	r3
  return;
 800738a:	bf00      	nop
 800738c:	bf00      	nop
}
 800738e:	3708      	adds	r7, #8
 8007390:	46bd      	mov	sp, r7
 8007392:	bd80      	pop	{r7, pc}
 8007394:	20000370 	.word	0x20000370

08007398 <TlEvtReceived>:

static void TlEvtReceived(TL_EvtPacket_t *hcievt)
{
 8007398:	b580      	push	{r7, lr}
 800739a:	b082      	sub	sp, #8
 800739c:	af00      	add	r7, sp, #0
 800739e:	6078      	str	r0, [r7, #4]
  if ( ((hcievt->evtserial.evt.evtcode) == TL_BLEEVT_CS_OPCODE) || ((hcievt->evtserial.evt.evtcode) == TL_BLEEVT_CC_OPCODE ) )
 80073a0:	687b      	ldr	r3, [r7, #4]
 80073a2:	7a5b      	ldrb	r3, [r3, #9]
 80073a4:	2b0f      	cmp	r3, #15
 80073a6:	d003      	beq.n	80073b0 <TlEvtReceived+0x18>
 80073a8:	687b      	ldr	r3, [r7, #4]
 80073aa:	7a5b      	ldrb	r3, [r3, #9]
 80073ac:	2b0e      	cmp	r3, #14
 80073ae:	d107      	bne.n	80073c0 <TlEvtReceived+0x28>
  {
    LST_insert_tail(&HciCmdEventQueue, (tListNode *)hcievt);
 80073b0:	6879      	ldr	r1, [r7, #4]
 80073b2:	4809      	ldr	r0, [pc, #36]	@ (80073d8 <TlEvtReceived+0x40>)
 80073b4:	f000 fc28 	bl	8007c08 <LST_insert_tail>
    hci_cmd_resp_release(0); /**< Notify the application a full Cmd Event has been received */
 80073b8:	2000      	movs	r0, #0
 80073ba:	f000 ff5f 	bl	800827c <hci_cmd_resp_release>
 80073be:	e006      	b.n	80073ce <TlEvtReceived+0x36>
  }
  else
  {
    LST_insert_tail(&HciAsynchEventQueue, (tListNode *)hcievt);
 80073c0:	6879      	ldr	r1, [r7, #4]
 80073c2:	4806      	ldr	r0, [pc, #24]	@ (80073dc <TlEvtReceived+0x44>)
 80073c4:	f000 fc20 	bl	8007c08 <LST_insert_tail>
    hci_notify_asynch_evt((void*) &HciAsynchEventQueue); /**< Notify the application a full HCI event has been received */
 80073c8:	4804      	ldr	r0, [pc, #16]	@ (80073dc <TlEvtReceived+0x44>)
 80073ca:	f000 ff4b 	bl	8008264 <hci_notify_asynch_evt>
  }

  return;
 80073ce:	bf00      	nop
}
 80073d0:	3708      	adds	r7, #8
 80073d2:	46bd      	mov	sp, r7
 80073d4:	bd80      	pop	{r7, pc}
 80073d6:	bf00      	nop
 80073d8:	20000368 	.word	0x20000368
 80073dc:	20000108 	.word	0x20000108

080073e0 <hci_register_io_bus>:
#include "hci_tl.h"
#include "tl.h"


void hci_register_io_bus(tHciIO* fops)
{
 80073e0:	b480      	push	{r7}
 80073e2:	b083      	sub	sp, #12
 80073e4:	af00      	add	r7, sp, #0
 80073e6:	6078      	str	r0, [r7, #4]
  /* Register IO bus services */
  fops->Init    = TL_BLE_Init;
 80073e8:	687b      	ldr	r3, [r7, #4]
 80073ea:	4a05      	ldr	r2, [pc, #20]	@ (8007400 <hci_register_io_bus+0x20>)
 80073ec:	601a      	str	r2, [r3, #0]
  fops->Send    = TL_BLE_SendCmd;
 80073ee:	687b      	ldr	r3, [r7, #4]
 80073f0:	4a04      	ldr	r2, [pc, #16]	@ (8007404 <hci_register_io_bus+0x24>)
 80073f2:	611a      	str	r2, [r3, #16]

  return;
 80073f4:	bf00      	nop
}
 80073f6:	370c      	adds	r7, #12
 80073f8:	46bd      	mov	sp, r7
 80073fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80073fe:	4770      	bx	lr
 8007400:	080076f9 	.word	0x080076f9
 8007404:	08007761 	.word	0x08007761

08007408 <shci_init>:
static void TlUserEvtReceived(TL_EvtPacket_t *shcievt);
static void TlInit( TL_CmdPacket_t * p_cmdbuffer );

/* Interface ------- ---------------------------------------------------------*/
void shci_init(void(* UserEvtRx)(void* pData), void* pConf)
{
 8007408:	b580      	push	{r7, lr}
 800740a:	b082      	sub	sp, #8
 800740c:	af00      	add	r7, sp, #0
 800740e:	6078      	str	r0, [r7, #4]
 8007410:	6039      	str	r1, [r7, #0]
  StatusNotCallBackFunction = ((SHCI_TL_HciInitConf_t *)pConf)->StatusNotCallBack;
 8007412:	683b      	ldr	r3, [r7, #0]
 8007414:	685b      	ldr	r3, [r3, #4]
 8007416:	4a08      	ldr	r2, [pc, #32]	@ (8007438 <shci_init+0x30>)
 8007418:	6013      	str	r3, [r2, #0]
  shciContext.UserEvtRx = UserEvtRx;
 800741a:	4a08      	ldr	r2, [pc, #32]	@ (800743c <shci_init+0x34>)
 800741c:	687b      	ldr	r3, [r7, #4]
 800741e:	61d3      	str	r3, [r2, #28]

  shci_register_io_bus (&shciContext.io);
 8007420:	4806      	ldr	r0, [pc, #24]	@ (800743c <shci_init+0x34>)
 8007422:	f000 f915 	bl	8007650 <shci_register_io_bus>

  TlInit((TL_CmdPacket_t *)(((SHCI_TL_HciInitConf_t *)pConf)->p_cmdbuffer));
 8007426:	683b      	ldr	r3, [r7, #0]
 8007428:	681b      	ldr	r3, [r3, #0]
 800742a:	4618      	mov	r0, r3
 800742c:	f000 f898 	bl	8007560 <TlInit>

  return;
 8007430:	bf00      	nop
}
 8007432:	3708      	adds	r7, #8
 8007434:	46bd      	mov	sp, r7
 8007436:	bd80      	pop	{r7, pc}
 8007438:	20000398 	.word	0x20000398
 800743c:	20000378 	.word	0x20000378

08007440 <shci_user_evt_proc>:

void shci_user_evt_proc(void)
{
 8007440:	b580      	push	{r7, lr}
 8007442:	b084      	sub	sp, #16
 8007444:	af00      	add	r7, sp, #0

  /**
   * It is more secure to use LST_remove_head()/LST_insert_head() compare to LST_get_next_node()/LST_remove_node()
   * in case the user overwrite the header where the next/prev pointers are located
   */
  if((LST_is_empty(&SHciAsynchEventQueue) == FALSE) && (SHCI_TL_UserEventFlow != SHCI_TL_UserEventFlow_Disable))
 8007446:	4822      	ldr	r0, [pc, #136]	@ (80074d0 <shci_user_evt_proc+0x90>)
 8007448:	f000 fb96 	bl	8007b78 <LST_is_empty>
 800744c:	4603      	mov	r3, r0
 800744e:	2b00      	cmp	r3, #0
 8007450:	d12b      	bne.n	80074aa <shci_user_evt_proc+0x6a>
 8007452:	4b20      	ldr	r3, [pc, #128]	@ (80074d4 <shci_user_evt_proc+0x94>)
 8007454:	781b      	ldrb	r3, [r3, #0]
 8007456:	2b00      	cmp	r3, #0
 8007458:	d027      	beq.n	80074aa <shci_user_evt_proc+0x6a>
  {
    LST_remove_head ( &SHciAsynchEventQueue, (tListNode **)&phcievtbuffer );
 800745a:	f107 030c 	add.w	r3, r7, #12
 800745e:	4619      	mov	r1, r3
 8007460:	481b      	ldr	r0, [pc, #108]	@ (80074d0 <shci_user_evt_proc+0x90>)
 8007462:	f000 fc18 	bl	8007c96 <LST_remove_head>

    if (shciContext.UserEvtRx != NULL)
 8007466:	4b1c      	ldr	r3, [pc, #112]	@ (80074d8 <shci_user_evt_proc+0x98>)
 8007468:	69db      	ldr	r3, [r3, #28]
 800746a:	2b00      	cmp	r3, #0
 800746c:	d00c      	beq.n	8007488 <shci_user_evt_proc+0x48>
    {
      UserEvtRxParam.pckt = phcievtbuffer;
 800746e:	68fb      	ldr	r3, [r7, #12]
 8007470:	60bb      	str	r3, [r7, #8]
      UserEvtRxParam.status = SHCI_TL_UserEventFlow_Enable;
 8007472:	2301      	movs	r3, #1
 8007474:	713b      	strb	r3, [r7, #4]
      shciContext.UserEvtRx((void *)&UserEvtRxParam);
 8007476:	4b18      	ldr	r3, [pc, #96]	@ (80074d8 <shci_user_evt_proc+0x98>)
 8007478:	69db      	ldr	r3, [r3, #28]
 800747a:	1d3a      	adds	r2, r7, #4
 800747c:	4610      	mov	r0, r2
 800747e:	4798      	blx	r3
      SHCI_TL_UserEventFlow = UserEvtRxParam.status;
 8007480:	793a      	ldrb	r2, [r7, #4]
 8007482:	4b14      	ldr	r3, [pc, #80]	@ (80074d4 <shci_user_evt_proc+0x94>)
 8007484:	701a      	strb	r2, [r3, #0]
 8007486:	e002      	b.n	800748e <shci_user_evt_proc+0x4e>
    }
    else
    {
      SHCI_TL_UserEventFlow = SHCI_TL_UserEventFlow_Enable;
 8007488:	4b12      	ldr	r3, [pc, #72]	@ (80074d4 <shci_user_evt_proc+0x94>)
 800748a:	2201      	movs	r2, #1
 800748c:	701a      	strb	r2, [r3, #0]
    }

    if(SHCI_TL_UserEventFlow != SHCI_TL_UserEventFlow_Disable)
 800748e:	4b11      	ldr	r3, [pc, #68]	@ (80074d4 <shci_user_evt_proc+0x94>)
 8007490:	781b      	ldrb	r3, [r3, #0]
 8007492:	2b00      	cmp	r3, #0
 8007494:	d004      	beq.n	80074a0 <shci_user_evt_proc+0x60>
    {
      TL_MM_EvtDone( phcievtbuffer );
 8007496:	68fb      	ldr	r3, [r7, #12]
 8007498:	4618      	mov	r0, r3
 800749a:	f000 fa71 	bl	8007980 <TL_MM_EvtDone>
 800749e:	e004      	b.n	80074aa <shci_user_evt_proc+0x6a>
    else
    {
      /**
       * put back the event in the queue
       */
      LST_insert_head ( &SHciAsynchEventQueue, (tListNode *)phcievtbuffer );
 80074a0:	68fb      	ldr	r3, [r7, #12]
 80074a2:	4619      	mov	r1, r3
 80074a4:	480a      	ldr	r0, [pc, #40]	@ (80074d0 <shci_user_evt_proc+0x90>)
 80074a6:	f000 fb89 	bl	8007bbc <LST_insert_head>
    }
  }

  if((LST_is_empty(&SHciAsynchEventQueue) == FALSE) && (SHCI_TL_UserEventFlow != SHCI_TL_UserEventFlow_Disable))
 80074aa:	4809      	ldr	r0, [pc, #36]	@ (80074d0 <shci_user_evt_proc+0x90>)
 80074ac:	f000 fb64 	bl	8007b78 <LST_is_empty>
 80074b0:	4603      	mov	r3, r0
 80074b2:	2b00      	cmp	r3, #0
 80074b4:	d107      	bne.n	80074c6 <shci_user_evt_proc+0x86>
 80074b6:	4b07      	ldr	r3, [pc, #28]	@ (80074d4 <shci_user_evt_proc+0x94>)
 80074b8:	781b      	ldrb	r3, [r3, #0]
 80074ba:	2b00      	cmp	r3, #0
 80074bc:	d003      	beq.n	80074c6 <shci_user_evt_proc+0x86>
  {
    shci_notify_asynch_evt((void*) &SHciAsynchEventQueue);
 80074be:	4804      	ldr	r0, [pc, #16]	@ (80074d0 <shci_user_evt_proc+0x90>)
 80074c0:	f7f9 fa6b 	bl	800099a <shci_notify_asynch_evt>
  }


  return;
 80074c4:	bf00      	nop
 80074c6:	bf00      	nop
}
 80074c8:	3710      	adds	r7, #16
 80074ca:	46bd      	mov	sp, r7
 80074cc:	bd80      	pop	{r7, pc}
 80074ce:	bf00      	nop
 80074d0:	20000118 	.word	0x20000118
 80074d4:	20000128 	.word	0x20000128
 80074d8:	20000378 	.word	0x20000378

080074dc <shci_send>:

  return;
}

void shci_send( uint16_t cmd_code, uint8_t len_cmd_payload, uint8_t * p_cmd_payload, TL_EvtPacket_t * p_rsp )
{
 80074dc:	b580      	push	{r7, lr}
 80074de:	b084      	sub	sp, #16
 80074e0:	af00      	add	r7, sp, #0
 80074e2:	60ba      	str	r2, [r7, #8]
 80074e4:	607b      	str	r3, [r7, #4]
 80074e6:	4603      	mov	r3, r0
 80074e8:	81fb      	strh	r3, [r7, #14]
 80074ea:	460b      	mov	r3, r1
 80074ec:	737b      	strb	r3, [r7, #13]
  Cmd_SetStatus(SHCI_TL_CmdBusy);
 80074ee:	2000      	movs	r0, #0
 80074f0:	f000 f868 	bl	80075c4 <Cmd_SetStatus>

  pCmdBuffer->cmdserial.cmd.cmdcode = cmd_code;
 80074f4:	4b17      	ldr	r3, [pc, #92]	@ (8007554 <shci_send+0x78>)
 80074f6:	681b      	ldr	r3, [r3, #0]
 80074f8:	89fa      	ldrh	r2, [r7, #14]
 80074fa:	f8a3 2009 	strh.w	r2, [r3, #9]
  pCmdBuffer->cmdserial.cmd.plen = len_cmd_payload;
 80074fe:	4b15      	ldr	r3, [pc, #84]	@ (8007554 <shci_send+0x78>)
 8007500:	681b      	ldr	r3, [r3, #0]
 8007502:	7b7a      	ldrb	r2, [r7, #13]
 8007504:	72da      	strb	r2, [r3, #11]

  memcpy(pCmdBuffer->cmdserial.cmd.payload, p_cmd_payload, len_cmd_payload );
 8007506:	4b13      	ldr	r3, [pc, #76]	@ (8007554 <shci_send+0x78>)
 8007508:	681b      	ldr	r3, [r3, #0]
 800750a:	330c      	adds	r3, #12
 800750c:	7b7a      	ldrb	r2, [r7, #13]
 800750e:	68b9      	ldr	r1, [r7, #8]
 8007510:	4618      	mov	r0, r3
 8007512:	f001 ffbe 	bl	8009492 <memcpy>
  CmdRspStatusFlag = SHCI_TL_CMD_RESP_WAIT;
 8007516:	4b10      	ldr	r3, [pc, #64]	@ (8007558 <shci_send+0x7c>)
 8007518:	2201      	movs	r2, #1
 800751a:	701a      	strb	r2, [r3, #0]
  shciContext.io.Send(0,0);
 800751c:	4b0f      	ldr	r3, [pc, #60]	@ (800755c <shci_send+0x80>)
 800751e:	691b      	ldr	r3, [r3, #16]
 8007520:	2100      	movs	r1, #0
 8007522:	2000      	movs	r0, #0
 8007524:	4798      	blx	r3

  shci_cmd_resp_wait(SHCI_TL_DEFAULT_TIMEOUT);
 8007526:	f248 00e8 	movw	r0, #33000	@ 0x80e8
 800752a:	f7f9 fa4d 	bl	80009c8 <shci_cmd_resp_wait>

  /**
   * The command complete of a system command does not have the header
   * It starts immediately with the evtserial field
   */
  memcpy( &(p_rsp->evtserial), pCmdBuffer, ((TL_EvtSerial_t*)pCmdBuffer)->evt.plen + TL_EVT_HDR_SIZE );
 800752e:	687b      	ldr	r3, [r7, #4]
 8007530:	f103 0008 	add.w	r0, r3, #8
 8007534:	4b07      	ldr	r3, [pc, #28]	@ (8007554 <shci_send+0x78>)
 8007536:	6819      	ldr	r1, [r3, #0]
 8007538:	4b06      	ldr	r3, [pc, #24]	@ (8007554 <shci_send+0x78>)
 800753a:	681b      	ldr	r3, [r3, #0]
 800753c:	789b      	ldrb	r3, [r3, #2]
 800753e:	3303      	adds	r3, #3
 8007540:	461a      	mov	r2, r3
 8007542:	f001 ffa6 	bl	8009492 <memcpy>

  Cmd_SetStatus(SHCI_TL_CmdAvailable);
 8007546:	2001      	movs	r0, #1
 8007548:	f000 f83c 	bl	80075c4 <Cmd_SetStatus>

  return;
 800754c:	bf00      	nop
}
 800754e:	3710      	adds	r7, #16
 8007550:	46bd      	mov	sp, r7
 8007552:	bd80      	pop	{r7, pc}
 8007554:	20000124 	.word	0x20000124
 8007558:	2000039c 	.word	0x2000039c
 800755c:	20000378 	.word	0x20000378

08007560 <TlInit>:

/* Private functions ---------------------------------------------------------*/
static void TlInit( TL_CmdPacket_t * p_cmdbuffer )
{
 8007560:	b580      	push	{r7, lr}
 8007562:	b086      	sub	sp, #24
 8007564:	af00      	add	r7, sp, #0
 8007566:	6078      	str	r0, [r7, #4]
  TL_SYS_InitConf_t Conf;

  pCmdBuffer = p_cmdbuffer;
 8007568:	4a10      	ldr	r2, [pc, #64]	@ (80075ac <TlInit+0x4c>)
 800756a:	687b      	ldr	r3, [r7, #4]
 800756c:	6013      	str	r3, [r2, #0]

  LST_init_head (&SHciAsynchEventQueue);
 800756e:	4810      	ldr	r0, [pc, #64]	@ (80075b0 <TlInit+0x50>)
 8007570:	f000 faf2 	bl	8007b58 <LST_init_head>

  Cmd_SetStatus(SHCI_TL_CmdAvailable);
 8007574:	2001      	movs	r0, #1
 8007576:	f000 f825 	bl	80075c4 <Cmd_SetStatus>

  SHCI_TL_UserEventFlow = SHCI_TL_UserEventFlow_Enable;
 800757a:	4b0e      	ldr	r3, [pc, #56]	@ (80075b4 <TlInit+0x54>)
 800757c:	2201      	movs	r2, #1
 800757e:	701a      	strb	r2, [r3, #0]

  /* Initialize low level driver */
  if (shciContext.io.Init)
 8007580:	4b0d      	ldr	r3, [pc, #52]	@ (80075b8 <TlInit+0x58>)
 8007582:	681b      	ldr	r3, [r3, #0]
 8007584:	2b00      	cmp	r3, #0
 8007586:	d00c      	beq.n	80075a2 <TlInit+0x42>
  {

    Conf.p_cmdbuffer = (uint8_t *)p_cmdbuffer;
 8007588:	687b      	ldr	r3, [r7, #4]
 800758a:	617b      	str	r3, [r7, #20]
    Conf.IoBusCallBackCmdEvt = TlCmdEvtReceived;
 800758c:	4b0b      	ldr	r3, [pc, #44]	@ (80075bc <TlInit+0x5c>)
 800758e:	60fb      	str	r3, [r7, #12]
    Conf.IoBusCallBackUserEvt = TlUserEvtReceived;
 8007590:	4b0b      	ldr	r3, [pc, #44]	@ (80075c0 <TlInit+0x60>)
 8007592:	613b      	str	r3, [r7, #16]
    shciContext.io.Init(&Conf);
 8007594:	4b08      	ldr	r3, [pc, #32]	@ (80075b8 <TlInit+0x58>)
 8007596:	681b      	ldr	r3, [r3, #0]
 8007598:	f107 020c 	add.w	r2, r7, #12
 800759c:	4610      	mov	r0, r2
 800759e:	4798      	blx	r3
  }

  return;
 80075a0:	bf00      	nop
 80075a2:	bf00      	nop
}
 80075a4:	3718      	adds	r7, #24
 80075a6:	46bd      	mov	sp, r7
 80075a8:	bd80      	pop	{r7, pc}
 80075aa:	bf00      	nop
 80075ac:	20000124 	.word	0x20000124
 80075b0:	20000118 	.word	0x20000118
 80075b4:	20000128 	.word	0x20000128
 80075b8:	20000378 	.word	0x20000378
 80075bc:	08007615 	.word	0x08007615
 80075c0:	0800762d 	.word	0x0800762d

080075c4 <Cmd_SetStatus>:

static void Cmd_SetStatus(SHCI_TL_CmdStatus_t shcicmdstatus)
{
 80075c4:	b580      	push	{r7, lr}
 80075c6:	b082      	sub	sp, #8
 80075c8:	af00      	add	r7, sp, #0
 80075ca:	4603      	mov	r3, r0
 80075cc:	71fb      	strb	r3, [r7, #7]
  if(shcicmdstatus == SHCI_TL_CmdBusy)
 80075ce:	79fb      	ldrb	r3, [r7, #7]
 80075d0:	2b00      	cmp	r3, #0
 80075d2:	d10b      	bne.n	80075ec <Cmd_SetStatus+0x28>
  {
    if(StatusNotCallBackFunction != 0)
 80075d4:	4b0d      	ldr	r3, [pc, #52]	@ (800760c <Cmd_SetStatus+0x48>)
 80075d6:	681b      	ldr	r3, [r3, #0]
 80075d8:	2b00      	cmp	r3, #0
 80075da:	d003      	beq.n	80075e4 <Cmd_SetStatus+0x20>
    {
      StatusNotCallBackFunction( SHCI_TL_CmdBusy );
 80075dc:	4b0b      	ldr	r3, [pc, #44]	@ (800760c <Cmd_SetStatus+0x48>)
 80075de:	681b      	ldr	r3, [r3, #0]
 80075e0:	2000      	movs	r0, #0
 80075e2:	4798      	blx	r3
    }
    SHCICmdStatus = SHCI_TL_CmdBusy;
 80075e4:	4b0a      	ldr	r3, [pc, #40]	@ (8007610 <Cmd_SetStatus+0x4c>)
 80075e6:	2200      	movs	r2, #0
 80075e8:	701a      	strb	r2, [r3, #0]
    {
      StatusNotCallBackFunction( SHCI_TL_CmdAvailable );
    }
  }

  return;
 80075ea:	e00b      	b.n	8007604 <Cmd_SetStatus+0x40>
    SHCICmdStatus = SHCI_TL_CmdAvailable;
 80075ec:	4b08      	ldr	r3, [pc, #32]	@ (8007610 <Cmd_SetStatus+0x4c>)
 80075ee:	2201      	movs	r2, #1
 80075f0:	701a      	strb	r2, [r3, #0]
    if(StatusNotCallBackFunction != 0)
 80075f2:	4b06      	ldr	r3, [pc, #24]	@ (800760c <Cmd_SetStatus+0x48>)
 80075f4:	681b      	ldr	r3, [r3, #0]
 80075f6:	2b00      	cmp	r3, #0
 80075f8:	d004      	beq.n	8007604 <Cmd_SetStatus+0x40>
      StatusNotCallBackFunction( SHCI_TL_CmdAvailable );
 80075fa:	4b04      	ldr	r3, [pc, #16]	@ (800760c <Cmd_SetStatus+0x48>)
 80075fc:	681b      	ldr	r3, [r3, #0]
 80075fe:	2001      	movs	r0, #1
 8007600:	4798      	blx	r3
  return;
 8007602:	bf00      	nop
 8007604:	bf00      	nop
}
 8007606:	3708      	adds	r7, #8
 8007608:	46bd      	mov	sp, r7
 800760a:	bd80      	pop	{r7, pc}
 800760c:	20000398 	.word	0x20000398
 8007610:	20000120 	.word	0x20000120

08007614 <TlCmdEvtReceived>:

static void TlCmdEvtReceived(TL_EvtPacket_t *shcievt)
{
 8007614:	b580      	push	{r7, lr}
 8007616:	b082      	sub	sp, #8
 8007618:	af00      	add	r7, sp, #0
 800761a:	6078      	str	r0, [r7, #4]
  (void)(shcievt);
  shci_cmd_resp_release(0); /**< Notify the application the Cmd response has been received */
 800761c:	2000      	movs	r0, #0
 800761e:	f7f9 f9c8 	bl	80009b2 <shci_cmd_resp_release>

  return;
 8007622:	bf00      	nop
}
 8007624:	3708      	adds	r7, #8
 8007626:	46bd      	mov	sp, r7
 8007628:	bd80      	pop	{r7, pc}
	...

0800762c <TlUserEvtReceived>:

static void TlUserEvtReceived(TL_EvtPacket_t *shcievt)
{
 800762c:	b580      	push	{r7, lr}
 800762e:	b082      	sub	sp, #8
 8007630:	af00      	add	r7, sp, #0
 8007632:	6078      	str	r0, [r7, #4]
  LST_insert_tail(&SHciAsynchEventQueue, (tListNode *)shcievt);
 8007634:	6879      	ldr	r1, [r7, #4]
 8007636:	4805      	ldr	r0, [pc, #20]	@ (800764c <TlUserEvtReceived+0x20>)
 8007638:	f000 fae6 	bl	8007c08 <LST_insert_tail>
  shci_notify_asynch_evt((void*) &SHciAsynchEventQueue); /**< Notify the application a full HCI event has been received */
 800763c:	4803      	ldr	r0, [pc, #12]	@ (800764c <TlUserEvtReceived+0x20>)
 800763e:	f7f9 f9ac 	bl	800099a <shci_notify_asynch_evt>

  return;
 8007642:	bf00      	nop
}
 8007644:	3708      	adds	r7, #8
 8007646:	46bd      	mov	sp, r7
 8007648:	bd80      	pop	{r7, pc}
 800764a:	bf00      	nop
 800764c:	20000118 	.word	0x20000118

08007650 <shci_register_io_bus>:
#include "shci_tl.h"
#include "tl.h"


void shci_register_io_bus(tSHciIO* fops)
{
 8007650:	b480      	push	{r7}
 8007652:	b083      	sub	sp, #12
 8007654:	af00      	add	r7, sp, #0
 8007656:	6078      	str	r0, [r7, #4]
  /* Register IO bus services */
  fops->Init    = TL_SYS_Init;
 8007658:	687b      	ldr	r3, [r7, #4]
 800765a:	4a05      	ldr	r2, [pc, #20]	@ (8007670 <shci_register_io_bus+0x20>)
 800765c:	601a      	str	r2, [r3, #0]
  fops->Send    = TL_SYS_SendCmd;
 800765e:	687b      	ldr	r3, [r7, #4]
 8007660:	4a04      	ldr	r2, [pc, #16]	@ (8007674 <shci_register_io_bus+0x24>)
 8007662:	611a      	str	r2, [r3, #16]

  return;
 8007664:	bf00      	nop
}
 8007666:	370c      	adds	r7, #12
 8007668:	46bd      	mov	sp, r7
 800766a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800766e:	4770      	bx	lr
 8007670:	0800780d 	.word	0x0800780d
 8007674:	08007861 	.word	0x08007861

08007678 <TL_Enable>:

/******************************************************************************
 * GENERAL - refer to AN5289 for functions description.
 ******************************************************************************/
void TL_Enable( void )
{
 8007678:	b580      	push	{r7, lr}
 800767a:	af00      	add	r7, sp, #0
  HW_IPCC_Enable();
 800767c:	f001 fa40 	bl	8008b00 <HW_IPCC_Enable>

  return;
 8007680:	bf00      	nop
}
 8007682:	bd80      	pop	{r7, pc}

08007684 <TL_Init>:


void TL_Init( void )
{
 8007684:	b580      	push	{r7, lr}
 8007686:	af00      	add	r7, sp, #0
  TL_RefTable.p_device_info_table = &TL_DeviceInfoTable;
 8007688:	4b10      	ldr	r3, [pc, #64]	@ (80076cc <TL_Init+0x48>)
 800768a:	4a11      	ldr	r2, [pc, #68]	@ (80076d0 <TL_Init+0x4c>)
 800768c:	601a      	str	r2, [r3, #0]
  TL_RefTable.p_ble_table = &TL_BleTable;
 800768e:	4b0f      	ldr	r3, [pc, #60]	@ (80076cc <TL_Init+0x48>)
 8007690:	4a10      	ldr	r2, [pc, #64]	@ (80076d4 <TL_Init+0x50>)
 8007692:	605a      	str	r2, [r3, #4]
  TL_RefTable.p_thread_table = &TL_ThreadTable;
 8007694:	4b0d      	ldr	r3, [pc, #52]	@ (80076cc <TL_Init+0x48>)
 8007696:	4a10      	ldr	r2, [pc, #64]	@ (80076d8 <TL_Init+0x54>)
 8007698:	609a      	str	r2, [r3, #8]
  TL_RefTable.p_lld_tests_table = &TL_LldTestsTable;
 800769a:	4b0c      	ldr	r3, [pc, #48]	@ (80076cc <TL_Init+0x48>)
 800769c:	4a0f      	ldr	r2, [pc, #60]	@ (80076dc <TL_Init+0x58>)
 800769e:	621a      	str	r2, [r3, #32]
  TL_RefTable.p_ble_lld_table = &TL_BleLldTable;
 80076a0:	4b0a      	ldr	r3, [pc, #40]	@ (80076cc <TL_Init+0x48>)
 80076a2:	4a0f      	ldr	r2, [pc, #60]	@ (80076e0 <TL_Init+0x5c>)
 80076a4:	625a      	str	r2, [r3, #36]	@ 0x24
  TL_RefTable.p_sys_table = &TL_SysTable;
 80076a6:	4b09      	ldr	r3, [pc, #36]	@ (80076cc <TL_Init+0x48>)
 80076a8:	4a0e      	ldr	r2, [pc, #56]	@ (80076e4 <TL_Init+0x60>)
 80076aa:	60da      	str	r2, [r3, #12]
  TL_RefTable.p_mem_manager_table = &TL_MemManagerTable;
 80076ac:	4b07      	ldr	r3, [pc, #28]	@ (80076cc <TL_Init+0x48>)
 80076ae:	4a0e      	ldr	r2, [pc, #56]	@ (80076e8 <TL_Init+0x64>)
 80076b0:	611a      	str	r2, [r3, #16]
  TL_RefTable.p_traces_table = &TL_TracesTable;
 80076b2:	4b06      	ldr	r3, [pc, #24]	@ (80076cc <TL_Init+0x48>)
 80076b4:	4a0d      	ldr	r2, [pc, #52]	@ (80076ec <TL_Init+0x68>)
 80076b6:	615a      	str	r2, [r3, #20]
  TL_RefTable.p_mac_802_15_4_table = &TL_Mac_802_15_4_Table;
 80076b8:	4b04      	ldr	r3, [pc, #16]	@ (80076cc <TL_Init+0x48>)
 80076ba:	4a0d      	ldr	r2, [pc, #52]	@ (80076f0 <TL_Init+0x6c>)
 80076bc:	619a      	str	r2, [r3, #24]
  TL_RefTable.p_zigbee_table = &TL_Zigbee_Table;
 80076be:	4b03      	ldr	r3, [pc, #12]	@ (80076cc <TL_Init+0x48>)
 80076c0:	4a0c      	ldr	r2, [pc, #48]	@ (80076f4 <TL_Init+0x70>)
 80076c2:	61da      	str	r2, [r3, #28]
  HW_IPCC_Init();
 80076c4:	f001 fa30 	bl	8008b28 <HW_IPCC_Init>

  return;
 80076c8:	bf00      	nop
}
 80076ca:	bd80      	pop	{r7, pc}
 80076cc:	20030000 	.word	0x20030000
 80076d0:	20030028 	.word	0x20030028
 80076d4:	20030048 	.word	0x20030048
 80076d8:	20030058 	.word	0x20030058
 80076dc:	20030068 	.word	0x20030068
 80076e0:	20030070 	.word	0x20030070
 80076e4:	20030078 	.word	0x20030078
 80076e8:	20030080 	.word	0x20030080
 80076ec:	2003009c 	.word	0x2003009c
 80076f0:	200300a0 	.word	0x200300a0
 80076f4:	200300ac 	.word	0x200300ac

080076f8 <TL_BLE_Init>:

/******************************************************************************
 * BLE
 ******************************************************************************/
int32_t TL_BLE_Init( void* pConf )
{
 80076f8:	b580      	push	{r7, lr}
 80076fa:	b084      	sub	sp, #16
 80076fc:	af00      	add	r7, sp, #0
 80076fe:	6078      	str	r0, [r7, #4]
  MB_BleTable_t  * p_bletable;

  TL_BLE_InitConf_t *pInitHciConf = (TL_BLE_InitConf_t *) pConf;
 8007700:	687b      	ldr	r3, [r7, #4]
 8007702:	60fb      	str	r3, [r7, #12]

  LST_init_head (&EvtQueue);
 8007704:	4811      	ldr	r0, [pc, #68]	@ (800774c <TL_BLE_Init+0x54>)
 8007706:	f000 fa27 	bl	8007b58 <LST_init_head>

  p_bletable = TL_RefTable.p_ble_table;
 800770a:	4b11      	ldr	r3, [pc, #68]	@ (8007750 <TL_BLE_Init+0x58>)
 800770c:	685b      	ldr	r3, [r3, #4]
 800770e:	60bb      	str	r3, [r7, #8]

  p_bletable->pcmd_buffer = pInitHciConf->p_cmdbuffer;
 8007710:	68fb      	ldr	r3, [r7, #12]
 8007712:	689a      	ldr	r2, [r3, #8]
 8007714:	68bb      	ldr	r3, [r7, #8]
 8007716:	601a      	str	r2, [r3, #0]
  p_bletable->phci_acl_data_buffer = pInitHciConf->p_AclDataBuffer;
 8007718:	68fb      	ldr	r3, [r7, #12]
 800771a:	68da      	ldr	r2, [r3, #12]
 800771c:	68bb      	ldr	r3, [r7, #8]
 800771e:	60da      	str	r2, [r3, #12]
  p_bletable->pcs_buffer  = (uint8_t*)CsBuffer;
 8007720:	68bb      	ldr	r3, [r7, #8]
 8007722:	4a0c      	ldr	r2, [pc, #48]	@ (8007754 <TL_BLE_Init+0x5c>)
 8007724:	605a      	str	r2, [r3, #4]
  p_bletable->pevt_queue  = (uint8_t*)&EvtQueue;
 8007726:	68bb      	ldr	r3, [r7, #8]
 8007728:	4a08      	ldr	r2, [pc, #32]	@ (800774c <TL_BLE_Init+0x54>)
 800772a:	609a      	str	r2, [r3, #8]

  HW_IPCC_BLE_Init();
 800772c:	f001 fa12 	bl	8008b54 <HW_IPCC_BLE_Init>

  BLE_IoBusEvtCallBackFunction = pInitHciConf->IoBusEvtCallBack;
 8007730:	68fb      	ldr	r3, [r7, #12]
 8007732:	681b      	ldr	r3, [r3, #0]
 8007734:	4a08      	ldr	r2, [pc, #32]	@ (8007758 <TL_BLE_Init+0x60>)
 8007736:	6013      	str	r3, [r2, #0]
  BLE_IoBusAclDataTxAck = pInitHciConf->IoBusAclDataTxAck;
 8007738:	68fb      	ldr	r3, [r7, #12]
 800773a:	685b      	ldr	r3, [r3, #4]
 800773c:	4a07      	ldr	r2, [pc, #28]	@ (800775c <TL_BLE_Init+0x64>)
 800773e:	6013      	str	r3, [r2, #0]

  return 0;
 8007740:	2300      	movs	r3, #0
}
 8007742:	4618      	mov	r0, r3
 8007744:	3710      	adds	r7, #16
 8007746:	46bd      	mov	sp, r7
 8007748:	bd80      	pop	{r7, pc}
 800774a:	bf00      	nop
 800774c:	200300c8 	.word	0x200300c8
 8007750:	20030000 	.word	0x20030000
 8007754:	20030a58 	.word	0x20030a58
 8007758:	200003a8 	.word	0x200003a8
 800775c:	200003ac 	.word	0x200003ac

08007760 <TL_BLE_SendCmd>:

int32_t TL_BLE_SendCmd( uint8_t* buffer, uint16_t size )
{
 8007760:	b580      	push	{r7, lr}
 8007762:	b082      	sub	sp, #8
 8007764:	af00      	add	r7, sp, #0
 8007766:	6078      	str	r0, [r7, #4]
 8007768:	460b      	mov	r3, r1
 800776a:	807b      	strh	r3, [r7, #2]
  (void)(buffer);
  (void)(size);

  ((TL_CmdPacket_t*)(TL_RefTable.p_ble_table->pcmd_buffer))->cmdserial.type = TL_BLECMD_PKT_TYPE;
 800776c:	4b09      	ldr	r3, [pc, #36]	@ (8007794 <TL_BLE_SendCmd+0x34>)
 800776e:	685b      	ldr	r3, [r3, #4]
 8007770:	681b      	ldr	r3, [r3, #0]
 8007772:	2201      	movs	r2, #1
 8007774:	721a      	strb	r2, [r3, #8]

  OutputDbgTrace(TL_MB_BLE_CMD, TL_RefTable.p_ble_table->pcmd_buffer);
 8007776:	4b07      	ldr	r3, [pc, #28]	@ (8007794 <TL_BLE_SendCmd+0x34>)
 8007778:	685b      	ldr	r3, [r3, #4]
 800777a:	681b      	ldr	r3, [r3, #0]
 800777c:	4619      	mov	r1, r3
 800777e:	2001      	movs	r0, #1
 8007780:	f000 f96c 	bl	8007a5c <OutputDbgTrace>

  HW_IPCC_BLE_SendCmd();
 8007784:	f001 f9f0 	bl	8008b68 <HW_IPCC_BLE_SendCmd>

  return 0;
 8007788:	2300      	movs	r3, #0
}
 800778a:	4618      	mov	r0, r3
 800778c:	3708      	adds	r7, #8
 800778e:	46bd      	mov	sp, r7
 8007790:	bd80      	pop	{r7, pc}
 8007792:	bf00      	nop
 8007794:	20030000 	.word	0x20030000

08007798 <HW_IPCC_BLE_RxEvtNot>:

void HW_IPCC_BLE_RxEvtNot(void)
{
 8007798:	b580      	push	{r7, lr}
 800779a:	b082      	sub	sp, #8
 800779c:	af00      	add	r7, sp, #0
  TL_EvtPacket_t *phcievt;

  while(LST_is_empty(&EvtQueue) == FALSE)
 800779e:	e01c      	b.n	80077da <HW_IPCC_BLE_RxEvtNot+0x42>
  {
    LST_remove_head (&EvtQueue, (tListNode **)&phcievt);
 80077a0:	1d3b      	adds	r3, r7, #4
 80077a2:	4619      	mov	r1, r3
 80077a4:	4812      	ldr	r0, [pc, #72]	@ (80077f0 <HW_IPCC_BLE_RxEvtNot+0x58>)
 80077a6:	f000 fa76 	bl	8007c96 <LST_remove_head>

    if ( ((phcievt->evtserial.evt.evtcode) == TL_BLEEVT_CS_OPCODE) || ((phcievt->evtserial.evt.evtcode) == TL_BLEEVT_CC_OPCODE ) )
 80077aa:	687b      	ldr	r3, [r7, #4]
 80077ac:	7a5b      	ldrb	r3, [r3, #9]
 80077ae:	2b0f      	cmp	r3, #15
 80077b0:	d003      	beq.n	80077ba <HW_IPCC_BLE_RxEvtNot+0x22>
 80077b2:	687b      	ldr	r3, [r7, #4]
 80077b4:	7a5b      	ldrb	r3, [r3, #9]
 80077b6:	2b0e      	cmp	r3, #14
 80077b8:	d105      	bne.n	80077c6 <HW_IPCC_BLE_RxEvtNot+0x2e>
    {
      OutputDbgTrace(TL_MB_BLE_CMD_RSP, (uint8_t*)phcievt);
 80077ba:	687b      	ldr	r3, [r7, #4]
 80077bc:	4619      	mov	r1, r3
 80077be:	2002      	movs	r0, #2
 80077c0:	f000 f94c 	bl	8007a5c <OutputDbgTrace>
 80077c4:	e004      	b.n	80077d0 <HW_IPCC_BLE_RxEvtNot+0x38>
    }
    else
    {
      OutputDbgTrace(TL_MB_BLE_ASYNCH_EVT, (uint8_t*)phcievt);
 80077c6:	687b      	ldr	r3, [r7, #4]
 80077c8:	4619      	mov	r1, r3
 80077ca:	2003      	movs	r0, #3
 80077cc:	f000 f946 	bl	8007a5c <OutputDbgTrace>
    }

    BLE_IoBusEvtCallBackFunction(phcievt);
 80077d0:	4b08      	ldr	r3, [pc, #32]	@ (80077f4 <HW_IPCC_BLE_RxEvtNot+0x5c>)
 80077d2:	681b      	ldr	r3, [r3, #0]
 80077d4:	687a      	ldr	r2, [r7, #4]
 80077d6:	4610      	mov	r0, r2
 80077d8:	4798      	blx	r3
  while(LST_is_empty(&EvtQueue) == FALSE)
 80077da:	4805      	ldr	r0, [pc, #20]	@ (80077f0 <HW_IPCC_BLE_RxEvtNot+0x58>)
 80077dc:	f000 f9cc 	bl	8007b78 <LST_is_empty>
 80077e0:	4603      	mov	r3, r0
 80077e2:	2b00      	cmp	r3, #0
 80077e4:	d0dc      	beq.n	80077a0 <HW_IPCC_BLE_RxEvtNot+0x8>
  }

  return;
 80077e6:	bf00      	nop
}
 80077e8:	3708      	adds	r7, #8
 80077ea:	46bd      	mov	sp, r7
 80077ec:	bd80      	pop	{r7, pc}
 80077ee:	bf00      	nop
 80077f0:	200300c8 	.word	0x200300c8
 80077f4:	200003a8 	.word	0x200003a8

080077f8 <HW_IPCC_BLE_AclDataAckNot>:

  return 0;
}

void HW_IPCC_BLE_AclDataAckNot(void)
{
 80077f8:	b580      	push	{r7, lr}
 80077fa:	af00      	add	r7, sp, #0
  BLE_IoBusAclDataTxAck( );
 80077fc:	4b02      	ldr	r3, [pc, #8]	@ (8007808 <HW_IPCC_BLE_AclDataAckNot+0x10>)
 80077fe:	681b      	ldr	r3, [r3, #0]
 8007800:	4798      	blx	r3

  return;
 8007802:	bf00      	nop
}
 8007804:	bd80      	pop	{r7, pc}
 8007806:	bf00      	nop
 8007808:	200003ac 	.word	0x200003ac

0800780c <TL_SYS_Init>:

/******************************************************************************
 * SYSTEM
 ******************************************************************************/
int32_t TL_SYS_Init( void* pConf  )
{
 800780c:	b580      	push	{r7, lr}
 800780e:	b084      	sub	sp, #16
 8007810:	af00      	add	r7, sp, #0
 8007812:	6078      	str	r0, [r7, #4]
  MB_SysTable_t  * p_systable;

  TL_SYS_InitConf_t *pInitHciConf = (TL_SYS_InitConf_t *) pConf;
 8007814:	687b      	ldr	r3, [r7, #4]
 8007816:	60fb      	str	r3, [r7, #12]

  LST_init_head (&SystemEvtQueue);
 8007818:	480d      	ldr	r0, [pc, #52]	@ (8007850 <TL_SYS_Init+0x44>)
 800781a:	f000 f99d 	bl	8007b58 <LST_init_head>
  p_systable = TL_RefTable.p_sys_table;
 800781e:	4b0d      	ldr	r3, [pc, #52]	@ (8007854 <TL_SYS_Init+0x48>)
 8007820:	68db      	ldr	r3, [r3, #12]
 8007822:	60bb      	str	r3, [r7, #8]
  p_systable->pcmd_buffer = pInitHciConf->p_cmdbuffer;
 8007824:	68fb      	ldr	r3, [r7, #12]
 8007826:	689a      	ldr	r2, [r3, #8]
 8007828:	68bb      	ldr	r3, [r7, #8]
 800782a:	601a      	str	r2, [r3, #0]
  p_systable->sys_queue = (uint8_t*)&SystemEvtQueue;
 800782c:	68bb      	ldr	r3, [r7, #8]
 800782e:	4a08      	ldr	r2, [pc, #32]	@ (8007850 <TL_SYS_Init+0x44>)
 8007830:	605a      	str	r2, [r3, #4]

  HW_IPCC_SYS_Init();
 8007832:	f001 f9bb 	bl	8008bac <HW_IPCC_SYS_Init>

  SYS_CMD_IoBusCallBackFunction = pInitHciConf->IoBusCallBackCmdEvt;
 8007836:	68fb      	ldr	r3, [r7, #12]
 8007838:	681b      	ldr	r3, [r3, #0]
 800783a:	4a07      	ldr	r2, [pc, #28]	@ (8007858 <TL_SYS_Init+0x4c>)
 800783c:	6013      	str	r3, [r2, #0]
  SYS_EVT_IoBusCallBackFunction = pInitHciConf->IoBusCallBackUserEvt;
 800783e:	68fb      	ldr	r3, [r7, #12]
 8007840:	685b      	ldr	r3, [r3, #4]
 8007842:	4a06      	ldr	r2, [pc, #24]	@ (800785c <TL_SYS_Init+0x50>)
 8007844:	6013      	str	r3, [r2, #0]

  return 0;
 8007846:	2300      	movs	r3, #0
}
 8007848:	4618      	mov	r0, r3
 800784a:	3710      	adds	r7, #16
 800784c:	46bd      	mov	sp, r7
 800784e:	bd80      	pop	{r7, pc}
 8007850:	200300d0 	.word	0x200300d0
 8007854:	20030000 	.word	0x20030000
 8007858:	200003b0 	.word	0x200003b0
 800785c:	200003b4 	.word	0x200003b4

08007860 <TL_SYS_SendCmd>:

int32_t TL_SYS_SendCmd( uint8_t* buffer, uint16_t size )
{
 8007860:	b580      	push	{r7, lr}
 8007862:	b082      	sub	sp, #8
 8007864:	af00      	add	r7, sp, #0
 8007866:	6078      	str	r0, [r7, #4]
 8007868:	460b      	mov	r3, r1
 800786a:	807b      	strh	r3, [r7, #2]
  (void)(buffer);
  (void)(size);

  ((TL_CmdPacket_t *)(TL_RefTable.p_sys_table->pcmd_buffer))->cmdserial.type = TL_SYSCMD_PKT_TYPE;
 800786c:	4b09      	ldr	r3, [pc, #36]	@ (8007894 <TL_SYS_SendCmd+0x34>)
 800786e:	68db      	ldr	r3, [r3, #12]
 8007870:	681b      	ldr	r3, [r3, #0]
 8007872:	2210      	movs	r2, #16
 8007874:	721a      	strb	r2, [r3, #8]

  OutputDbgTrace(TL_MB_SYS_CMD, TL_RefTable.p_sys_table->pcmd_buffer);
 8007876:	4b07      	ldr	r3, [pc, #28]	@ (8007894 <TL_SYS_SendCmd+0x34>)
 8007878:	68db      	ldr	r3, [r3, #12]
 800787a:	681b      	ldr	r3, [r3, #0]
 800787c:	4619      	mov	r1, r3
 800787e:	2004      	movs	r0, #4
 8007880:	f000 f8ec 	bl	8007a5c <OutputDbgTrace>

  HW_IPCC_SYS_SendCmd();
 8007884:	f001 f99c 	bl	8008bc0 <HW_IPCC_SYS_SendCmd>

  return 0;
 8007888:	2300      	movs	r3, #0
}
 800788a:	4618      	mov	r0, r3
 800788c:	3708      	adds	r7, #8
 800788e:	46bd      	mov	sp, r7
 8007890:	bd80      	pop	{r7, pc}
 8007892:	bf00      	nop
 8007894:	20030000 	.word	0x20030000

08007898 <HW_IPCC_SYS_CmdEvtNot>:

void HW_IPCC_SYS_CmdEvtNot(void)
{
 8007898:	b580      	push	{r7, lr}
 800789a:	af00      	add	r7, sp, #0
  OutputDbgTrace(TL_MB_SYS_CMD_RSP, (uint8_t*)(TL_RefTable.p_sys_table->pcmd_buffer) );
 800789c:	4b07      	ldr	r3, [pc, #28]	@ (80078bc <HW_IPCC_SYS_CmdEvtNot+0x24>)
 800789e:	68db      	ldr	r3, [r3, #12]
 80078a0:	681b      	ldr	r3, [r3, #0]
 80078a2:	4619      	mov	r1, r3
 80078a4:	2005      	movs	r0, #5
 80078a6:	f000 f8d9 	bl	8007a5c <OutputDbgTrace>

  SYS_CMD_IoBusCallBackFunction( (TL_EvtPacket_t*)(TL_RefTable.p_sys_table->pcmd_buffer) );
 80078aa:	4b05      	ldr	r3, [pc, #20]	@ (80078c0 <HW_IPCC_SYS_CmdEvtNot+0x28>)
 80078ac:	681b      	ldr	r3, [r3, #0]
 80078ae:	4a03      	ldr	r2, [pc, #12]	@ (80078bc <HW_IPCC_SYS_CmdEvtNot+0x24>)
 80078b0:	68d2      	ldr	r2, [r2, #12]
 80078b2:	6812      	ldr	r2, [r2, #0]
 80078b4:	4610      	mov	r0, r2
 80078b6:	4798      	blx	r3

  return;
 80078b8:	bf00      	nop
}
 80078ba:	bd80      	pop	{r7, pc}
 80078bc:	20030000 	.word	0x20030000
 80078c0:	200003b0 	.word	0x200003b0

080078c4 <HW_IPCC_SYS_EvtNot>:

void HW_IPCC_SYS_EvtNot( void )
{
 80078c4:	b580      	push	{r7, lr}
 80078c6:	b082      	sub	sp, #8
 80078c8:	af00      	add	r7, sp, #0
  TL_EvtPacket_t *p_evt;

  while(LST_is_empty(&SystemEvtQueue) == FALSE)
 80078ca:	e00e      	b.n	80078ea <HW_IPCC_SYS_EvtNot+0x26>
  {
    LST_remove_head (&SystemEvtQueue, (tListNode **)&p_evt);
 80078cc:	1d3b      	adds	r3, r7, #4
 80078ce:	4619      	mov	r1, r3
 80078d0:	480b      	ldr	r0, [pc, #44]	@ (8007900 <HW_IPCC_SYS_EvtNot+0x3c>)
 80078d2:	f000 f9e0 	bl	8007c96 <LST_remove_head>

    OutputDbgTrace(TL_MB_SYS_ASYNCH_EVT, (uint8_t*)p_evt );
 80078d6:	687b      	ldr	r3, [r7, #4]
 80078d8:	4619      	mov	r1, r3
 80078da:	2006      	movs	r0, #6
 80078dc:	f000 f8be 	bl	8007a5c <OutputDbgTrace>

    SYS_EVT_IoBusCallBackFunction( p_evt );
 80078e0:	4b08      	ldr	r3, [pc, #32]	@ (8007904 <HW_IPCC_SYS_EvtNot+0x40>)
 80078e2:	681b      	ldr	r3, [r3, #0]
 80078e4:	687a      	ldr	r2, [r7, #4]
 80078e6:	4610      	mov	r0, r2
 80078e8:	4798      	blx	r3
  while(LST_is_empty(&SystemEvtQueue) == FALSE)
 80078ea:	4805      	ldr	r0, [pc, #20]	@ (8007900 <HW_IPCC_SYS_EvtNot+0x3c>)
 80078ec:	f000 f944 	bl	8007b78 <LST_is_empty>
 80078f0:	4603      	mov	r3, r0
 80078f2:	2b00      	cmp	r3, #0
 80078f4:	d0ea      	beq.n	80078cc <HW_IPCC_SYS_EvtNot+0x8>
  }

  return;
 80078f6:	bf00      	nop
}
 80078f8:	3708      	adds	r7, #8
 80078fa:	46bd      	mov	sp, r7
 80078fc:	bd80      	pop	{r7, pc}
 80078fe:	bf00      	nop
 8007900:	200300d0 	.word	0x200300d0
 8007904:	200003b4 	.word	0x200003b4

08007908 <TL_MM_Init>:

/******************************************************************************
 * MEMORY MANAGER
 ******************************************************************************/
void TL_MM_Init( TL_MM_Config_t *p_Config )
{
 8007908:	b580      	push	{r7, lr}
 800790a:	b082      	sub	sp, #8
 800790c:	af00      	add	r7, sp, #0
 800790e:	6078      	str	r0, [r7, #4]
  static MB_MemManagerTable_t  * p_mem_manager_table;

  LST_init_head (&FreeBufQueue);
 8007910:	4817      	ldr	r0, [pc, #92]	@ (8007970 <TL_MM_Init+0x68>)
 8007912:	f000 f921 	bl	8007b58 <LST_init_head>
  LST_init_head (&LocalFreeBufQueue);
 8007916:	4817      	ldr	r0, [pc, #92]	@ (8007974 <TL_MM_Init+0x6c>)
 8007918:	f000 f91e 	bl	8007b58 <LST_init_head>

  p_mem_manager_table = TL_RefTable.p_mem_manager_table;
 800791c:	4b16      	ldr	r3, [pc, #88]	@ (8007978 <TL_MM_Init+0x70>)
 800791e:	691b      	ldr	r3, [r3, #16]
 8007920:	4a16      	ldr	r2, [pc, #88]	@ (800797c <TL_MM_Init+0x74>)
 8007922:	6013      	str	r3, [r2, #0]

  p_mem_manager_table->blepool = p_Config->p_AsynchEvtPool;
 8007924:	4b15      	ldr	r3, [pc, #84]	@ (800797c <TL_MM_Init+0x74>)
 8007926:	681b      	ldr	r3, [r3, #0]
 8007928:	687a      	ldr	r2, [r7, #4]
 800792a:	6892      	ldr	r2, [r2, #8]
 800792c:	609a      	str	r2, [r3, #8]
  p_mem_manager_table->blepoolsize = p_Config->AsynchEvtPoolSize;
 800792e:	4b13      	ldr	r3, [pc, #76]	@ (800797c <TL_MM_Init+0x74>)
 8007930:	681b      	ldr	r3, [r3, #0]
 8007932:	687a      	ldr	r2, [r7, #4]
 8007934:	68d2      	ldr	r2, [r2, #12]
 8007936:	60da      	str	r2, [r3, #12]
  p_mem_manager_table->pevt_free_buffer_queue = (uint8_t*)&FreeBufQueue;
 8007938:	4b10      	ldr	r3, [pc, #64]	@ (800797c <TL_MM_Init+0x74>)
 800793a:	681b      	ldr	r3, [r3, #0]
 800793c:	4a0c      	ldr	r2, [pc, #48]	@ (8007970 <TL_MM_Init+0x68>)
 800793e:	611a      	str	r2, [r3, #16]
  p_mem_manager_table->spare_ble_buffer = p_Config->p_BleSpareEvtBuffer;
 8007940:	4b0e      	ldr	r3, [pc, #56]	@ (800797c <TL_MM_Init+0x74>)
 8007942:	681b      	ldr	r3, [r3, #0]
 8007944:	687a      	ldr	r2, [r7, #4]
 8007946:	6812      	ldr	r2, [r2, #0]
 8007948:	601a      	str	r2, [r3, #0]
  p_mem_manager_table->spare_sys_buffer = p_Config->p_SystemSpareEvtBuffer;
 800794a:	4b0c      	ldr	r3, [pc, #48]	@ (800797c <TL_MM_Init+0x74>)
 800794c:	681b      	ldr	r3, [r3, #0]
 800794e:	687a      	ldr	r2, [r7, #4]
 8007950:	6852      	ldr	r2, [r2, #4]
 8007952:	605a      	str	r2, [r3, #4]
  p_mem_manager_table->traces_evt_pool = p_Config->p_TracesEvtPool;
 8007954:	4b09      	ldr	r3, [pc, #36]	@ (800797c <TL_MM_Init+0x74>)
 8007956:	681b      	ldr	r3, [r3, #0]
 8007958:	687a      	ldr	r2, [r7, #4]
 800795a:	6912      	ldr	r2, [r2, #16]
 800795c:	615a      	str	r2, [r3, #20]
  p_mem_manager_table->tracespoolsize = p_Config->TracesEvtPoolSize;
 800795e:	4b07      	ldr	r3, [pc, #28]	@ (800797c <TL_MM_Init+0x74>)
 8007960:	681b      	ldr	r3, [r3, #0]
 8007962:	687a      	ldr	r2, [r7, #4]
 8007964:	6952      	ldr	r2, [r2, #20]
 8007966:	619a      	str	r2, [r3, #24]

  return;
 8007968:	bf00      	nop
}
 800796a:	3708      	adds	r7, #8
 800796c:	46bd      	mov	sp, r7
 800796e:	bd80      	pop	{r7, pc}
 8007970:	200300b8 	.word	0x200300b8
 8007974:	200003a0 	.word	0x200003a0
 8007978:	20030000 	.word	0x20030000
 800797c:	200003b8 	.word	0x200003b8

08007980 <TL_MM_EvtDone>:

void TL_MM_EvtDone(TL_EvtPacket_t * phcievt)
{
 8007980:	b580      	push	{r7, lr}
 8007982:	b082      	sub	sp, #8
 8007984:	af00      	add	r7, sp, #0
 8007986:	6078      	str	r0, [r7, #4]
  LST_insert_tail(&LocalFreeBufQueue, (tListNode *)phcievt);
 8007988:	6879      	ldr	r1, [r7, #4]
 800798a:	4807      	ldr	r0, [pc, #28]	@ (80079a8 <TL_MM_EvtDone+0x28>)
 800798c:	f000 f93c 	bl	8007c08 <LST_insert_tail>

  OutputDbgTrace(TL_MB_MM_RELEASE_BUFFER, (uint8_t*)phcievt);
 8007990:	6879      	ldr	r1, [r7, #4]
 8007992:	2000      	movs	r0, #0
 8007994:	f000 f862 	bl	8007a5c <OutputDbgTrace>

  HW_IPCC_MM_SendFreeBuf( SendFreeBuf );
 8007998:	4804      	ldr	r0, [pc, #16]	@ (80079ac <TL_MM_EvtDone+0x2c>)
 800799a:	f001 f937 	bl	8008c0c <HW_IPCC_MM_SendFreeBuf>

  return;
 800799e:	bf00      	nop
}
 80079a0:	3708      	adds	r7, #8
 80079a2:	46bd      	mov	sp, r7
 80079a4:	bd80      	pop	{r7, pc}
 80079a6:	bf00      	nop
 80079a8:	200003a0 	.word	0x200003a0
 80079ac:	080079b1 	.word	0x080079b1

080079b0 <SendFreeBuf>:

static void SendFreeBuf( void )
{
 80079b0:	b580      	push	{r7, lr}
 80079b2:	b082      	sub	sp, #8
 80079b4:	af00      	add	r7, sp, #0
  tListNode *p_node;

  while ( FALSE == LST_is_empty (&LocalFreeBufQueue) )
 80079b6:	e00c      	b.n	80079d2 <SendFreeBuf+0x22>
  {
    LST_remove_head( &LocalFreeBufQueue, (tListNode **)&p_node );
 80079b8:	1d3b      	adds	r3, r7, #4
 80079ba:	4619      	mov	r1, r3
 80079bc:	480a      	ldr	r0, [pc, #40]	@ (80079e8 <SendFreeBuf+0x38>)
 80079be:	f000 f96a 	bl	8007c96 <LST_remove_head>
    LST_insert_tail( (tListNode*)(TL_RefTable.p_mem_manager_table->pevt_free_buffer_queue), p_node );
 80079c2:	4b0a      	ldr	r3, [pc, #40]	@ (80079ec <SendFreeBuf+0x3c>)
 80079c4:	691b      	ldr	r3, [r3, #16]
 80079c6:	691b      	ldr	r3, [r3, #16]
 80079c8:	687a      	ldr	r2, [r7, #4]
 80079ca:	4611      	mov	r1, r2
 80079cc:	4618      	mov	r0, r3
 80079ce:	f000 f91b 	bl	8007c08 <LST_insert_tail>
  while ( FALSE == LST_is_empty (&LocalFreeBufQueue) )
 80079d2:	4805      	ldr	r0, [pc, #20]	@ (80079e8 <SendFreeBuf+0x38>)
 80079d4:	f000 f8d0 	bl	8007b78 <LST_is_empty>
 80079d8:	4603      	mov	r3, r0
 80079da:	2b00      	cmp	r3, #0
 80079dc:	d0ec      	beq.n	80079b8 <SendFreeBuf+0x8>
  }

  return;
 80079de:	bf00      	nop
}
 80079e0:	3708      	adds	r7, #8
 80079e2:	46bd      	mov	sp, r7
 80079e4:	bd80      	pop	{r7, pc}
 80079e6:	bf00      	nop
 80079e8:	200003a0 	.word	0x200003a0
 80079ec:	20030000 	.word	0x20030000

080079f0 <TL_TRACES_Init>:

/******************************************************************************
 * TRACES
 ******************************************************************************/
void TL_TRACES_Init( void )
{
 80079f0:	b580      	push	{r7, lr}
 80079f2:	af00      	add	r7, sp, #0
  LST_init_head (&TracesEvtQueue);
 80079f4:	4805      	ldr	r0, [pc, #20]	@ (8007a0c <TL_TRACES_Init+0x1c>)
 80079f6:	f000 f8af 	bl	8007b58 <LST_init_head>

  TL_RefTable.p_traces_table->traces_queue = (uint8_t*)&TracesEvtQueue;
 80079fa:	4b05      	ldr	r3, [pc, #20]	@ (8007a10 <TL_TRACES_Init+0x20>)
 80079fc:	695b      	ldr	r3, [r3, #20]
 80079fe:	4a03      	ldr	r2, [pc, #12]	@ (8007a0c <TL_TRACES_Init+0x1c>)
 8007a00:	601a      	str	r2, [r3, #0]

  HW_IPCC_TRACES_Init();
 8007a02:	f001 f939 	bl	8008c78 <HW_IPCC_TRACES_Init>

  return;
 8007a06:	bf00      	nop
}
 8007a08:	bd80      	pop	{r7, pc}
 8007a0a:	bf00      	nop
 8007a0c:	200300c0 	.word	0x200300c0
 8007a10:	20030000 	.word	0x20030000

08007a14 <HW_IPCC_TRACES_EvtNot>:

void HW_IPCC_TRACES_EvtNot(void)
{
 8007a14:	b580      	push	{r7, lr}
 8007a16:	b082      	sub	sp, #8
 8007a18:	af00      	add	r7, sp, #0
  TL_EvtPacket_t *phcievt;

  while(LST_is_empty(&TracesEvtQueue) == FALSE)
 8007a1a:	e008      	b.n	8007a2e <HW_IPCC_TRACES_EvtNot+0x1a>
  {
    LST_remove_head (&TracesEvtQueue, (tListNode **)&phcievt);
 8007a1c:	1d3b      	adds	r3, r7, #4
 8007a1e:	4619      	mov	r1, r3
 8007a20:	4808      	ldr	r0, [pc, #32]	@ (8007a44 <HW_IPCC_TRACES_EvtNot+0x30>)
 8007a22:	f000 f938 	bl	8007c96 <LST_remove_head>
    TL_TRACES_EvtReceived( phcievt );
 8007a26:	687b      	ldr	r3, [r7, #4]
 8007a28:	4618      	mov	r0, r3
 8007a2a:	f000 f80d 	bl	8007a48 <TL_TRACES_EvtReceived>
  while(LST_is_empty(&TracesEvtQueue) == FALSE)
 8007a2e:	4805      	ldr	r0, [pc, #20]	@ (8007a44 <HW_IPCC_TRACES_EvtNot+0x30>)
 8007a30:	f000 f8a2 	bl	8007b78 <LST_is_empty>
 8007a34:	4603      	mov	r3, r0
 8007a36:	2b00      	cmp	r3, #0
 8007a38:	d0f0      	beq.n	8007a1c <HW_IPCC_TRACES_EvtNot+0x8>
  }

  return;
 8007a3a:	bf00      	nop
}
 8007a3c:	3708      	adds	r7, #8
 8007a3e:	46bd      	mov	sp, r7
 8007a40:	bd80      	pop	{r7, pc}
 8007a42:	bf00      	nop
 8007a44:	200300c0 	.word	0x200300c0

08007a48 <TL_TRACES_EvtReceived>:

__WEAK void TL_TRACES_EvtReceived( TL_EvtPacket_t * hcievt )
{
 8007a48:	b480      	push	{r7}
 8007a4a:	b083      	sub	sp, #12
 8007a4c:	af00      	add	r7, sp, #0
 8007a4e:	6078      	str	r0, [r7, #4]
  (void)(hcievt);
}
 8007a50:	bf00      	nop
 8007a52:	370c      	adds	r7, #12
 8007a54:	46bd      	mov	sp, r7
 8007a56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007a5a:	4770      	bx	lr

08007a5c <OutputDbgTrace>:

/******************************************************************************
 * DEBUG INFORMATION
 ******************************************************************************/
static void OutputDbgTrace(TL_MB_PacketType_t packet_type, uint8_t* buffer)
{
 8007a5c:	b480      	push	{r7}
 8007a5e:	b087      	sub	sp, #28
 8007a60:	af00      	add	r7, sp, #0
 8007a62:	4603      	mov	r3, r0
 8007a64:	6039      	str	r1, [r7, #0]
 8007a66:	71fb      	strb	r3, [r7, #7]
  TL_EvtPacket_t *p_evt_packet;
  TL_CmdPacket_t *p_cmd_packet;
  TL_EvtSerial_t *p_cmd_rsp_packet;

  switch(packet_type)
 8007a68:	79fb      	ldrb	r3, [r7, #7]
 8007a6a:	2b06      	cmp	r3, #6
 8007a6c:	d845      	bhi.n	8007afa <OutputDbgTrace+0x9e>
 8007a6e:	a201      	add	r2, pc, #4	@ (adr r2, 8007a74 <OutputDbgTrace+0x18>)
 8007a70:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007a74:	08007a91 	.word	0x08007a91
 8007a78:	08007ab5 	.word	0x08007ab5
 8007a7c:	08007abb 	.word	0x08007abb
 8007a80:	08007acf 	.word	0x08007acf
 8007a84:	08007adb 	.word	0x08007adb
 8007a88:	08007ae1 	.word	0x08007ae1
 8007a8c:	08007aef 	.word	0x08007aef
  {
    case TL_MB_MM_RELEASE_BUFFER:
      p_evt_packet = (TL_EvtPacket_t*)buffer;
 8007a90:	683b      	ldr	r3, [r7, #0]
 8007a92:	617b      	str	r3, [r7, #20]
      switch(p_evt_packet->evtserial.evt.evtcode)
 8007a94:	697b      	ldr	r3, [r7, #20]
 8007a96:	7a5b      	ldrb	r3, [r3, #9]
 8007a98:	2bff      	cmp	r3, #255	@ 0xff
 8007a9a:	d005      	beq.n	8007aa8 <OutputDbgTrace+0x4c>
 8007a9c:	2bff      	cmp	r3, #255	@ 0xff
 8007a9e:	dc05      	bgt.n	8007aac <OutputDbgTrace+0x50>
 8007aa0:	2b0e      	cmp	r3, #14
 8007aa2:	d005      	beq.n	8007ab0 <OutputDbgTrace+0x54>
 8007aa4:	2b0f      	cmp	r3, #15
          break;

        default:
          TL_MM_DBG_MSG("mm evt released: 0x%02X", p_evt_packet->evtserial.evt.evtcode);
          TL_MM_DBG_MSG(" buffer addr: 0x%08X", p_evt_packet);
          break;
 8007aa6:	e001      	b.n	8007aac <OutputDbgTrace+0x50>
          break;
 8007aa8:	bf00      	nop
 8007aaa:	e027      	b.n	8007afc <OutputDbgTrace+0xa0>
          break;
 8007aac:	bf00      	nop
 8007aae:	e025      	b.n	8007afc <OutputDbgTrace+0xa0>
          break;
 8007ab0:	bf00      	nop
      }

      TL_MM_DBG_MSG("\r\n");
      break;
 8007ab2:	e023      	b.n	8007afc <OutputDbgTrace+0xa0>

    case TL_MB_BLE_CMD:
      p_cmd_packet = (TL_CmdPacket_t*)buffer;
 8007ab4:	683b      	ldr	r3, [r7, #0]
 8007ab6:	60fb      	str	r3, [r7, #12]
        TL_HCI_CMD_DBG_BUF(p_cmd_packet->cmdserial.cmd.payload, p_cmd_packet->cmdserial.cmd.plen, "");
      }
      TL_HCI_CMD_DBG_MSG("\r\n");

      TL_HCI_CMD_DBG_RAW(&p_cmd_packet->cmdserial, p_cmd_packet->cmdserial.cmd.plen+TL_CMD_HDR_SIZE);
      break;
 8007ab8:	e020      	b.n	8007afc <OutputDbgTrace+0xa0>

    case TL_MB_BLE_CMD_RSP:
      p_evt_packet = (TL_EvtPacket_t*)buffer;
 8007aba:	683b      	ldr	r3, [r7, #0]
 8007abc:	617b      	str	r3, [r7, #20]
      switch(p_evt_packet->evtserial.evt.evtcode)
 8007abe:	697b      	ldr	r3, [r7, #20]
 8007ac0:	7a5b      	ldrb	r3, [r3, #9]
 8007ac2:	2b0e      	cmp	r3, #14
 8007ac4:	d001      	beq.n	8007aca <OutputDbgTrace+0x6e>
 8007ac6:	2b0f      	cmp	r3, #15
          }
          break;

        default:
          TL_HCI_CMD_DBG_MSG("unknown ble rsp received: %02X", p_evt_packet->evtserial.evt.evtcode);
          break;
 8007ac8:	e000      	b.n	8007acc <OutputDbgTrace+0x70>
          break;
 8007aca:	bf00      	nop
      }

      TL_HCI_CMD_DBG_MSG("\r\n");

      TL_HCI_CMD_DBG_RAW(&p_evt_packet->evtserial, p_evt_packet->evtserial.evt.plen+TL_EVT_HDR_SIZE);
      break;
 8007acc:	e016      	b.n	8007afc <OutputDbgTrace+0xa0>

    case TL_MB_BLE_ASYNCH_EVT:
      p_evt_packet = (TL_EvtPacket_t*)buffer;
 8007ace:	683b      	ldr	r3, [r7, #0]
 8007ad0:	617b      	str	r3, [r7, #20]
      if(p_evt_packet->evtserial.evt.evtcode != TL_BLEEVT_VS_OPCODE)
 8007ad2:	697b      	ldr	r3, [r7, #20]
 8007ad4:	7a5b      	ldrb	r3, [r3, #9]
 8007ad6:	2bff      	cmp	r3, #255	@ 0xff
      }

      TL_HCI_EVT_DBG_MSG("\r\n");

      TL_HCI_EVT_DBG_RAW(&p_evt_packet->evtserial, p_evt_packet->evtserial.evt.plen+TL_EVT_HDR_SIZE);
      break;
 8007ad8:	e010      	b.n	8007afc <OutputDbgTrace+0xa0>

    case TL_MB_SYS_CMD:
      p_cmd_packet = (TL_CmdPacket_t*)buffer;
 8007ada:	683b      	ldr	r3, [r7, #0]
 8007adc:	60fb      	str	r3, [r7, #12]
        TL_SHCI_CMD_DBG_BUF(p_cmd_packet->cmdserial.cmd.payload, p_cmd_packet->cmdserial.cmd.plen, "");
      }
      TL_SHCI_CMD_DBG_MSG("\r\n");

      TL_SHCI_CMD_DBG_RAW(&p_cmd_packet->cmdserial, p_cmd_packet->cmdserial.cmd.plen+TL_CMD_HDR_SIZE);
      break;
 8007ade:	e00d      	b.n	8007afc <OutputDbgTrace+0xa0>

    case TL_MB_SYS_CMD_RSP:
      p_cmd_rsp_packet = (TL_EvtSerial_t*)buffer;
 8007ae0:	683b      	ldr	r3, [r7, #0]
 8007ae2:	613b      	str	r3, [r7, #16]
      switch(p_cmd_rsp_packet->evt.evtcode)
 8007ae4:	693b      	ldr	r3, [r7, #16]
 8007ae6:	785b      	ldrb	r3, [r3, #1]
 8007ae8:	2b0e      	cmp	r3, #14
          }
          break;

        default:
          TL_SHCI_CMD_DBG_MSG("unknown sys rsp received: %02X", p_cmd_rsp_packet->evt.evtcode);
          break;
 8007aea:	bf00      	nop
      }

      TL_SHCI_CMD_DBG_MSG("\r\n");

      TL_SHCI_CMD_DBG_RAW(&p_cmd_rsp_packet->evt, p_cmd_rsp_packet->evt.plen+TL_EVT_HDR_SIZE);
      break;
 8007aec:	e006      	b.n	8007afc <OutputDbgTrace+0xa0>

    case  TL_MB_SYS_ASYNCH_EVT:
      p_evt_packet = (TL_EvtPacket_t*)buffer;
 8007aee:	683b      	ldr	r3, [r7, #0]
 8007af0:	617b      	str	r3, [r7, #20]
      if(p_evt_packet->evtserial.evt.evtcode != TL_BLEEVT_VS_OPCODE)
 8007af2:	697b      	ldr	r3, [r7, #20]
 8007af4:	7a5b      	ldrb	r3, [r3, #9]
 8007af6:	2bff      	cmp	r3, #255	@ 0xff
      }

      TL_SHCI_EVT_DBG_MSG("\r\n");

      TL_SHCI_EVT_DBG_RAW(&p_evt_packet->evtserial, p_evt_packet->evtserial.evt.plen+TL_EVT_HDR_SIZE);
      break;
 8007af8:	e000      	b.n	8007afc <OutputDbgTrace+0xa0>

    default:
      break;
 8007afa:	bf00      	nop
  }

  return;
 8007afc:	bf00      	nop
}
 8007afe:	371c      	adds	r7, #28
 8007b00:	46bd      	mov	sp, r7
 8007b02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007b06:	4770      	bx	lr

08007b08 <OTP_Read>:
/* Global variables ----------------------------------------------------------*/
/* Private function prototypes -----------------------------------------------*/
/* Functions Definition ------------------------------------------------------*/

uint8_t * OTP_Read( uint8_t id )
{
 8007b08:	b480      	push	{r7}
 8007b0a:	b085      	sub	sp, #20
 8007b0c:	af00      	add	r7, sp, #0
 8007b0e:	4603      	mov	r3, r0
 8007b10:	71fb      	strb	r3, [r7, #7]
  uint8_t *p_id;

  p_id = (uint8_t*)(CFG_OTP_END_ADRESS - 7) ;
 8007b12:	4b0f      	ldr	r3, [pc, #60]	@ (8007b50 <OTP_Read+0x48>)
 8007b14:	60fb      	str	r3, [r7, #12]

  while( ((*( p_id + 7 )) != id) && ( p_id != (uint8_t*)CFG_OTP_BASE_ADDRESS) )
 8007b16:	e002      	b.n	8007b1e <OTP_Read+0x16>
  {
    p_id -= 8 ;
 8007b18:	68fb      	ldr	r3, [r7, #12]
 8007b1a:	3b08      	subs	r3, #8
 8007b1c:	60fb      	str	r3, [r7, #12]
  while( ((*( p_id + 7 )) != id) && ( p_id != (uint8_t*)CFG_OTP_BASE_ADDRESS) )
 8007b1e:	68fb      	ldr	r3, [r7, #12]
 8007b20:	3307      	adds	r3, #7
 8007b22:	781b      	ldrb	r3, [r3, #0]
 8007b24:	79fa      	ldrb	r2, [r7, #7]
 8007b26:	429a      	cmp	r2, r3
 8007b28:	d003      	beq.n	8007b32 <OTP_Read+0x2a>
 8007b2a:	68fb      	ldr	r3, [r7, #12]
 8007b2c:	4a09      	ldr	r2, [pc, #36]	@ (8007b54 <OTP_Read+0x4c>)
 8007b2e:	4293      	cmp	r3, r2
 8007b30:	d1f2      	bne.n	8007b18 <OTP_Read+0x10>
  }

  if((*( p_id + 7 )) != id)
 8007b32:	68fb      	ldr	r3, [r7, #12]
 8007b34:	3307      	adds	r3, #7
 8007b36:	781b      	ldrb	r3, [r3, #0]
 8007b38:	79fa      	ldrb	r2, [r7, #7]
 8007b3a:	429a      	cmp	r2, r3
 8007b3c:	d001      	beq.n	8007b42 <OTP_Read+0x3a>
  {
    p_id = 0 ;
 8007b3e:	2300      	movs	r3, #0
 8007b40:	60fb      	str	r3, [r7, #12]
  }

  return p_id ;
 8007b42:	68fb      	ldr	r3, [r7, #12]
}
 8007b44:	4618      	mov	r0, r3
 8007b46:	3714      	adds	r7, #20
 8007b48:	46bd      	mov	sp, r7
 8007b4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007b4e:	4770      	bx	lr
 8007b50:	1fff73f8 	.word	0x1fff73f8
 8007b54:	1fff7000 	.word	0x1fff7000

08007b58 <LST_init_head>:

/******************************************************************************
 * Function Definitions 
 ******************************************************************************/
void LST_init_head (tListNode * listHead)
{
 8007b58:	b480      	push	{r7}
 8007b5a:	b083      	sub	sp, #12
 8007b5c:	af00      	add	r7, sp, #0
 8007b5e:	6078      	str	r0, [r7, #4]
  listHead->next = listHead;
 8007b60:	687b      	ldr	r3, [r7, #4]
 8007b62:	687a      	ldr	r2, [r7, #4]
 8007b64:	601a      	str	r2, [r3, #0]
  listHead->prev = listHead;
 8007b66:	687b      	ldr	r3, [r7, #4]
 8007b68:	687a      	ldr	r2, [r7, #4]
 8007b6a:	605a      	str	r2, [r3, #4]
}
 8007b6c:	bf00      	nop
 8007b6e:	370c      	adds	r7, #12
 8007b70:	46bd      	mov	sp, r7
 8007b72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007b76:	4770      	bx	lr

08007b78 <LST_is_empty>:

uint8_t LST_is_empty (tListNode * listHead)
{
 8007b78:	b480      	push	{r7}
 8007b7a:	b087      	sub	sp, #28
 8007b7c:	af00      	add	r7, sp, #0
 8007b7e:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8007b80:	f3ef 8310 	mrs	r3, PRIMASK
 8007b84:	60fb      	str	r3, [r7, #12]
  return(result);
 8007b86:	68fb      	ldr	r3, [r7, #12]
  uint32_t primask_bit;
  uint8_t return_value;

  primask_bit = __get_PRIMASK();  /**< backup PRIMASK bit */
 8007b88:	613b      	str	r3, [r7, #16]
  __ASM volatile ("cpsid i" : : : "memory");
 8007b8a:	b672      	cpsid	i
}
 8007b8c:	bf00      	nop
  __disable_irq();                  /**< Disable all interrupts by setting PRIMASK bit on Cortex*/
  if(listHead->next == listHead)
 8007b8e:	687b      	ldr	r3, [r7, #4]
 8007b90:	681b      	ldr	r3, [r3, #0]
 8007b92:	687a      	ldr	r2, [r7, #4]
 8007b94:	429a      	cmp	r2, r3
 8007b96:	d102      	bne.n	8007b9e <LST_is_empty+0x26>
  {
    return_value = TRUE;
 8007b98:	2301      	movs	r3, #1
 8007b9a:	75fb      	strb	r3, [r7, #23]
 8007b9c:	e001      	b.n	8007ba2 <LST_is_empty+0x2a>
  }
  else
  {
    return_value = FALSE;
 8007b9e:	2300      	movs	r3, #0
 8007ba0:	75fb      	strb	r3, [r7, #23]
 8007ba2:	693b      	ldr	r3, [r7, #16]
 8007ba4:	60bb      	str	r3, [r7, #8]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8007ba6:	68bb      	ldr	r3, [r7, #8]
 8007ba8:	f383 8810 	msr	PRIMASK, r3
}
 8007bac:	bf00      	nop
  }
  __set_PRIMASK(primask_bit);     /**< Restore PRIMASK bit*/

  return return_value;
 8007bae:	7dfb      	ldrb	r3, [r7, #23]
}
 8007bb0:	4618      	mov	r0, r3
 8007bb2:	371c      	adds	r7, #28
 8007bb4:	46bd      	mov	sp, r7
 8007bb6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007bba:	4770      	bx	lr

08007bbc <LST_insert_head>:

void LST_insert_head (tListNode * listHead, tListNode * node)
{
 8007bbc:	b480      	push	{r7}
 8007bbe:	b087      	sub	sp, #28
 8007bc0:	af00      	add	r7, sp, #0
 8007bc2:	6078      	str	r0, [r7, #4]
 8007bc4:	6039      	str	r1, [r7, #0]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8007bc6:	f3ef 8310 	mrs	r3, PRIMASK
 8007bca:	60fb      	str	r3, [r7, #12]
  return(result);
 8007bcc:	68fb      	ldr	r3, [r7, #12]
  uint32_t primask_bit;

  primask_bit = __get_PRIMASK();  /**< backup PRIMASK bit */
 8007bce:	617b      	str	r3, [r7, #20]
  __ASM volatile ("cpsid i" : : : "memory");
 8007bd0:	b672      	cpsid	i
}
 8007bd2:	bf00      	nop
  __disable_irq();                  /**< Disable all interrupts by setting PRIMASK bit on Cortex*/

  node->next = listHead->next;
 8007bd4:	687b      	ldr	r3, [r7, #4]
 8007bd6:	681a      	ldr	r2, [r3, #0]
 8007bd8:	683b      	ldr	r3, [r7, #0]
 8007bda:	601a      	str	r2, [r3, #0]
  node->prev = listHead;
 8007bdc:	683b      	ldr	r3, [r7, #0]
 8007bde:	687a      	ldr	r2, [r7, #4]
 8007be0:	605a      	str	r2, [r3, #4]
  listHead->next = node;
 8007be2:	687b      	ldr	r3, [r7, #4]
 8007be4:	683a      	ldr	r2, [r7, #0]
 8007be6:	601a      	str	r2, [r3, #0]
  (node->next)->prev = node;
 8007be8:	683b      	ldr	r3, [r7, #0]
 8007bea:	681b      	ldr	r3, [r3, #0]
 8007bec:	683a      	ldr	r2, [r7, #0]
 8007bee:	605a      	str	r2, [r3, #4]
 8007bf0:	697b      	ldr	r3, [r7, #20]
 8007bf2:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8007bf4:	693b      	ldr	r3, [r7, #16]
 8007bf6:	f383 8810 	msr	PRIMASK, r3
}
 8007bfa:	bf00      	nop

  __set_PRIMASK(primask_bit);     /**< Restore PRIMASK bit*/
}
 8007bfc:	bf00      	nop
 8007bfe:	371c      	adds	r7, #28
 8007c00:	46bd      	mov	sp, r7
 8007c02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007c06:	4770      	bx	lr

08007c08 <LST_insert_tail>:


void LST_insert_tail (tListNode * listHead, tListNode * node)
{
 8007c08:	b480      	push	{r7}
 8007c0a:	b087      	sub	sp, #28
 8007c0c:	af00      	add	r7, sp, #0
 8007c0e:	6078      	str	r0, [r7, #4]
 8007c10:	6039      	str	r1, [r7, #0]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8007c12:	f3ef 8310 	mrs	r3, PRIMASK
 8007c16:	60fb      	str	r3, [r7, #12]
  return(result);
 8007c18:	68fb      	ldr	r3, [r7, #12]
  uint32_t primask_bit;

  primask_bit = __get_PRIMASK();  /**< backup PRIMASK bit */
 8007c1a:	617b      	str	r3, [r7, #20]
  __ASM volatile ("cpsid i" : : : "memory");
 8007c1c:	b672      	cpsid	i
}
 8007c1e:	bf00      	nop
  __disable_irq();                  /**< Disable all interrupts by setting PRIMASK bit on Cortex*/

  node->next = listHead;
 8007c20:	683b      	ldr	r3, [r7, #0]
 8007c22:	687a      	ldr	r2, [r7, #4]
 8007c24:	601a      	str	r2, [r3, #0]
  node->prev = listHead->prev;
 8007c26:	687b      	ldr	r3, [r7, #4]
 8007c28:	685a      	ldr	r2, [r3, #4]
 8007c2a:	683b      	ldr	r3, [r7, #0]
 8007c2c:	605a      	str	r2, [r3, #4]
  listHead->prev = node;
 8007c2e:	687b      	ldr	r3, [r7, #4]
 8007c30:	683a      	ldr	r2, [r7, #0]
 8007c32:	605a      	str	r2, [r3, #4]
  (node->prev)->next = node;
 8007c34:	683b      	ldr	r3, [r7, #0]
 8007c36:	685b      	ldr	r3, [r3, #4]
 8007c38:	683a      	ldr	r2, [r7, #0]
 8007c3a:	601a      	str	r2, [r3, #0]
 8007c3c:	697b      	ldr	r3, [r7, #20]
 8007c3e:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8007c40:	693b      	ldr	r3, [r7, #16]
 8007c42:	f383 8810 	msr	PRIMASK, r3
}
 8007c46:	bf00      	nop

  __set_PRIMASK(primask_bit);     /**< Restore PRIMASK bit*/
}
 8007c48:	bf00      	nop
 8007c4a:	371c      	adds	r7, #28
 8007c4c:	46bd      	mov	sp, r7
 8007c4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007c52:	4770      	bx	lr

08007c54 <LST_remove_node>:


void LST_remove_node (tListNode * node)
{
 8007c54:	b480      	push	{r7}
 8007c56:	b087      	sub	sp, #28
 8007c58:	af00      	add	r7, sp, #0
 8007c5a:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8007c5c:	f3ef 8310 	mrs	r3, PRIMASK
 8007c60:	60fb      	str	r3, [r7, #12]
  return(result);
 8007c62:	68fb      	ldr	r3, [r7, #12]
  uint32_t primask_bit;

  primask_bit = __get_PRIMASK();  /**< backup PRIMASK bit */
 8007c64:	617b      	str	r3, [r7, #20]
  __ASM volatile ("cpsid i" : : : "memory");
 8007c66:	b672      	cpsid	i
}
 8007c68:	bf00      	nop
  __disable_irq();                  /**< Disable all interrupts by setting PRIMASK bit on Cortex*/

  (node->prev)->next = node->next;
 8007c6a:	687b      	ldr	r3, [r7, #4]
 8007c6c:	685b      	ldr	r3, [r3, #4]
 8007c6e:	687a      	ldr	r2, [r7, #4]
 8007c70:	6812      	ldr	r2, [r2, #0]
 8007c72:	601a      	str	r2, [r3, #0]
  (node->next)->prev = node->prev;
 8007c74:	687b      	ldr	r3, [r7, #4]
 8007c76:	681b      	ldr	r3, [r3, #0]
 8007c78:	687a      	ldr	r2, [r7, #4]
 8007c7a:	6852      	ldr	r2, [r2, #4]
 8007c7c:	605a      	str	r2, [r3, #4]
 8007c7e:	697b      	ldr	r3, [r7, #20]
 8007c80:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8007c82:	693b      	ldr	r3, [r7, #16]
 8007c84:	f383 8810 	msr	PRIMASK, r3
}
 8007c88:	bf00      	nop

  __set_PRIMASK(primask_bit);     /**< Restore PRIMASK bit*/
}
 8007c8a:	bf00      	nop
 8007c8c:	371c      	adds	r7, #28
 8007c8e:	46bd      	mov	sp, r7
 8007c90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007c94:	4770      	bx	lr

08007c96 <LST_remove_head>:


void LST_remove_head (tListNode * listHead, tListNode ** node )
{
 8007c96:	b580      	push	{r7, lr}
 8007c98:	b086      	sub	sp, #24
 8007c9a:	af00      	add	r7, sp, #0
 8007c9c:	6078      	str	r0, [r7, #4]
 8007c9e:	6039      	str	r1, [r7, #0]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8007ca0:	f3ef 8310 	mrs	r3, PRIMASK
 8007ca4:	60fb      	str	r3, [r7, #12]
  return(result);
 8007ca6:	68fb      	ldr	r3, [r7, #12]
  uint32_t primask_bit;

  primask_bit = __get_PRIMASK();  /**< backup PRIMASK bit */
 8007ca8:	617b      	str	r3, [r7, #20]
  __ASM volatile ("cpsid i" : : : "memory");
 8007caa:	b672      	cpsid	i
}
 8007cac:	bf00      	nop
  __disable_irq();                  /**< Disable all interrupts by setting PRIMASK bit on Cortex*/

  *node = listHead->next;
 8007cae:	687b      	ldr	r3, [r7, #4]
 8007cb0:	681a      	ldr	r2, [r3, #0]
 8007cb2:	683b      	ldr	r3, [r7, #0]
 8007cb4:	601a      	str	r2, [r3, #0]
  LST_remove_node (listHead->next);
 8007cb6:	687b      	ldr	r3, [r7, #4]
 8007cb8:	681b      	ldr	r3, [r3, #0]
 8007cba:	4618      	mov	r0, r3
 8007cbc:	f7ff ffca 	bl	8007c54 <LST_remove_node>
 8007cc0:	697b      	ldr	r3, [r7, #20]
 8007cc2:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8007cc4:	693b      	ldr	r3, [r7, #16]
 8007cc6:	f383 8810 	msr	PRIMASK, r3
}
 8007cca:	bf00      	nop

  __set_PRIMASK(primask_bit);     /**< Restore PRIMASK bit*/
}
 8007ccc:	bf00      	nop
 8007cce:	3718      	adds	r7, #24
 8007cd0:	46bd      	mov	sp, r7
 8007cd2:	bd80      	pop	{r7, pc}

08007cd4 <LL_FLASH_GetUDN>:
  * @note   The 64-bit UID64 may be used by Firmware to derive BLE 48-bit Device Address EUI-48 or
  *         802.15.4 64-bit Device Address EUI-64.
  * @retval Values between Min_Data=0x00 and Max_Data=0xFFFF
  */
__STATIC_INLINE uint32_t LL_FLASH_GetUDN(void)
{
 8007cd4:	b480      	push	{r7}
 8007cd6:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_REG(*((uint32_t *)UID64_BASE)));
 8007cd8:	4b03      	ldr	r3, [pc, #12]	@ (8007ce8 <LL_FLASH_GetUDN+0x14>)
 8007cda:	681b      	ldr	r3, [r3, #0]
}
 8007cdc:	4618      	mov	r0, r3
 8007cde:	46bd      	mov	sp, r7
 8007ce0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007ce4:	4770      	bx	lr
 8007ce6:	bf00      	nop
 8007ce8:	1fff7580 	.word	0x1fff7580

08007cec <LL_FLASH_GetDeviceID>:
  *         802.15.4 64-bit Device Address EUI-64.
  *         For STM32WBxxxx devices, the device ID is 0x26
  * @retval Values between Min_Data=0x00 and Max_Data=0xFF (ex: Device ID is 0x26 for STM32WB55x)
  */
__STATIC_INLINE uint32_t LL_FLASH_GetDeviceID(void)
{
 8007cec:	b480      	push	{r7}
 8007cee:	af00      	add	r7, sp, #0
  return (uint32_t)((READ_REG(*((uint32_t *)UID64_BASE + 1U))) & 0x000000FFU);
 8007cf0:	4b03      	ldr	r3, [pc, #12]	@ (8007d00 <LL_FLASH_GetDeviceID+0x14>)
 8007cf2:	681b      	ldr	r3, [r3, #0]
 8007cf4:	b2db      	uxtb	r3, r3
}
 8007cf6:	4618      	mov	r0, r3
 8007cf8:	46bd      	mov	sp, r7
 8007cfa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007cfe:	4770      	bx	lr
 8007d00:	1fff7584 	.word	0x1fff7584

08007d04 <LL_FLASH_GetSTCompanyID>:
  *         802.15.4 64-bit Device Address EUI-64.
  *         For STM32WBxxxx devices, the ST Company ID is 0x0080E1
  * @retval Values between Min_Data=0x00 and Max_Data=0xFFFFFF (ex: ST Company ID is 0x0080E1)
  */
__STATIC_INLINE uint32_t LL_FLASH_GetSTCompanyID(void)
{
 8007d04:	b480      	push	{r7}
 8007d06:	af00      	add	r7, sp, #0
  return (uint32_t)(((READ_REG(*((uint32_t *)UID64_BASE + 1U))) >> 8U) & 0x00FFFFFFU);
 8007d08:	4b03      	ldr	r3, [pc, #12]	@ (8007d18 <LL_FLASH_GetSTCompanyID+0x14>)
 8007d0a:	681b      	ldr	r3, [r3, #0]
 8007d0c:	0a1b      	lsrs	r3, r3, #8
}
 8007d0e:	4618      	mov	r0, r3
 8007d10:	46bd      	mov	sp, r7
 8007d12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007d16:	4770      	bx	lr
 8007d18:	1fff7584 	.word	0x1fff7584

08007d1c <APP_BLE_Init>:

/* USER CODE END EV */

/* Functions Definition ------------------------------------------------------*/
void APP_BLE_Init(void)
{
 8007d1c:	b5b0      	push	{r4, r5, r7, lr}
 8007d1e:	b090      	sub	sp, #64	@ 0x40
 8007d20:	af00      	add	r7, sp, #0
  SHCI_CmdStatus_t status;
#if (RADIO_ACTIVITY_EVENT != 0)
  tBleStatus ret = BLE_STATUS_INVALID_PARAMS;
 8007d22:	2392      	movs	r3, #146	@ 0x92
 8007d24:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
#endif /* RADIO_ACTIVITY_EVENT != 0 */
  /* USER CODE BEGIN APP_BLE_Init_1 */
UTIL_SEQ_RegTask(1<<CFG_TASK, UTIL_SEQ_RFU, Task);
 8007d28:	4a2e      	ldr	r2, [pc, #184]	@ (8007de4 <APP_BLE_Init+0xc8>)
 8007d2a:	2100      	movs	r1, #0
 8007d2c:	2004      	movs	r0, #4
 8007d2e:	f001 f8f7 	bl	8008f20 <UTIL_SEQ_RegTask>
UTIL_SEQ_SetTask(1<<CFG_TASK, CFG_SCH_PRIO_0);
 8007d32:	2100      	movs	r1, #0
 8007d34:	2004      	movs	r0, #4
 8007d36:	f001 f915 	bl	8008f64 <UTIL_SEQ_SetTask>

UTIL_SEQ_RegTask(1 << CFG_TASK_TIMER_SECOND_ID, UTIL_SEQ_RFU, Task_Timer_Second);
 8007d3a:	4a2b      	ldr	r2, [pc, #172]	@ (8007de8 <APP_BLE_Init+0xcc>)
 8007d3c:	2100      	movs	r1, #0
 8007d3e:	2008      	movs	r0, #8
 8007d40:	f001 f8ee 	bl	8008f20 <UTIL_SEQ_RegTask>
UTIL_SEQ_SetTask(1 << CFG_TASK_TIMER_SECOND_ID, CFG_SCH_PRIO_0);
 8007d44:	2100      	movs	r1, #0
 8007d46:	2008      	movs	r0, #8
 8007d48:	f001 f90c 	bl	8008f64 <UTIL_SEQ_SetTask>

  /* USER CODE END APP_BLE_Init_1 */
  SHCI_C2_Ble_Init_Cmd_Packet_t ble_init_cmd_packet =
 8007d4c:	4b27      	ldr	r3, [pc, #156]	@ (8007dec <APP_BLE_Init+0xd0>)
 8007d4e:	1d3c      	adds	r4, r7, #4
 8007d50:	461d      	mov	r5, r3
 8007d52:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8007d54:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8007d56:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8007d58:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8007d5a:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8007d5c:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8007d5e:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8007d62:	c403      	stmia	r4!, {r0, r1}
 8007d64:	8022      	strh	r2, [r4, #0]
  };

  /**
   * Initialize Ble Transport Layer
   */
  Ble_Tl_Init();
 8007d66:	f000 f925 	bl	8007fb4 <Ble_Tl_Init>

#if (CFG_LPM_STANDBY_SUPPORTED == 0)
  UTIL_LPM_SetOffMode(1U << CFG_LPM_APP_BLE, UTIL_LPM_DISABLE);
 8007d6a:	2101      	movs	r1, #1
 8007d6c:	2002      	movs	r0, #2
 8007d6e:	f000 ffab 	bl	8008cc8 <UTIL_LPM_SetOffMode>
#endif /* CFG_LPM_STANDBY_SUPPORTED == 0 */

  /**
   * Register the hci transport layer to handle BLE User Asynchronous Events
   */
  UTIL_SEQ_RegTask(1<<CFG_TASK_HCI_ASYNCH_EVT_ID, UTIL_SEQ_RFU, hci_user_evt_proc);
 8007d72:	4a1f      	ldr	r2, [pc, #124]	@ (8007df0 <APP_BLE_Init+0xd4>)
 8007d74:	2100      	movs	r1, #0
 8007d76:	2002      	movs	r0, #2
 8007d78:	f001 f8d2 	bl	8008f20 <UTIL_SEQ_RegTask>

  /**
   * Starts the BLE Stack on CPU2
   */
  status = SHCI_C2_BLE_Init(&ble_init_cmd_packet);
 8007d7c:	1d3b      	adds	r3, r7, #4
 8007d7e:	4618      	mov	r0, r3
 8007d80:	f7ff f8b4 	bl	8006eec <SHCI_C2_BLE_Init>
 8007d84:	4603      	mov	r3, r0
 8007d86:	f887 303e 	strb.w	r3, [r7, #62]	@ 0x3e
  if (status != SHCI_Success)
 8007d8a:	f897 303e 	ldrb.w	r3, [r7, #62]	@ 0x3e
 8007d8e:	2b00      	cmp	r3, #0
 8007d90:	d001      	beq.n	8007d96 <APP_BLE_Init+0x7a>
  {
    APP_DBG_MSG("  Fail   : SHCI_C2_BLE_Init command, result: 0x%02x\n\r", status);
    /* if you are here, maybe CPU2 doesn't contain STM32WB_Copro_Wireless_Binaries, see Release_Notes.html */
    Error_Handler();
 8007d92:	f7f9 fe51 	bl	8001a38 <Error_Handler>
  }

  /**
   * Initialization of HCI & GATT & GAP layer
   */
  Ble_Hci_Gap_Gatt_Init();
 8007d96:	f000 f923 	bl	8007fe0 <Ble_Hci_Gap_Gatt_Init>

  /**
   * Initialization of the BLE Services
   */
  SVCCTL_Init();
 8007d9a:	f7ff f801 	bl	8006da0 <SVCCTL_Init>

  /**
   * Initialization of the BLE App Context
   */
  BleApplicationContext.Device_Connection_Status = APP_BLE_IDLE;
 8007d9e:	4b15      	ldr	r3, [pc, #84]	@ (8007df4 <APP_BLE_Init+0xd8>)
 8007da0:	2200      	movs	r2, #0
 8007da2:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80
  BleApplicationContext.BleApplicationContext_legacy.connectionHandle = 0xFFFF;
 8007da6:	4b13      	ldr	r3, [pc, #76]	@ (8007df4 <APP_BLE_Init+0xd8>)
 8007da8:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8007dac:	82da      	strh	r2, [r3, #22]

  /**
   * From here, all initialization are BLE application specific
   */

  UTIL_SEQ_RegTask(1<<CFG_TASK_ADV_CANCEL_ID, UTIL_SEQ_RFU, Adv_Cancel);
 8007dae:	4a12      	ldr	r2, [pc, #72]	@ (8007df8 <APP_BLE_Init+0xdc>)
 8007db0:	2100      	movs	r1, #0
 8007db2:	2001      	movs	r0, #1
 8007db4:	f001 f8b4 	bl	8008f20 <UTIL_SEQ_RegTask>

  /**
   * Initialization of ADV - Ad Manufacturer Element - Support OTA Bit Mask
   */
#if (RADIO_ACTIVITY_EVENT != 0)
  ret = aci_hal_set_radio_activity_mask(0x0006);
 8007db8:	2006      	movs	r0, #6
 8007dba:	f7fe fe65 	bl	8006a88 <aci_hal_set_radio_activity_mask>
 8007dbe:	4603      	mov	r3, r0
 8007dc0:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
#endif /* L2CAP_REQUEST_NEW_CONN_PARAM != 0 */

  /**
   * Initialize Custom Template Application
   */
  Custom_APP_Init();
 8007dc4:	f000 fae8 	bl	8008398 <Custom_APP_Init>
  /* USER CODE END APP_BLE_Init_3 */

  /**
   * Make device discoverable
   */
  BleApplicationContext.BleApplicationContext_legacy.advtServUUID[0] = NULL;
 8007dc8:	4b0a      	ldr	r3, [pc, #40]	@ (8007df4 <APP_BLE_Init+0xd8>)
 8007dca:	2200      	movs	r2, #0
 8007dcc:	765a      	strb	r2, [r3, #25]
  BleApplicationContext.BleApplicationContext_legacy.advtServUUIDlen = 0;
 8007dce:	4b09      	ldr	r3, [pc, #36]	@ (8007df4 <APP_BLE_Init+0xd8>)
 8007dd0:	2200      	movs	r2, #0
 8007dd2:	761a      	strb	r2, [r3, #24]

  /**
   * Start to Advertise to be connected by a Client
   */
  Adv_Request(APP_BLE_FAST_ADV);
 8007dd4:	2001      	movs	r0, #1
 8007dd6:	f000 f9b7 	bl	8008148 <Adv_Request>

  /* USER CODE BEGIN APP_BLE_Init_2 */

  /* USER CODE END APP_BLE_Init_2 */

  return;
 8007dda:	bf00      	nop
}
 8007ddc:	3740      	adds	r7, #64	@ 0x40
 8007dde:	46bd      	mov	sp, r7
 8007de0:	bdb0      	pop	{r4, r5, r7, pc}
 8007de2:	bf00      	nop
 8007de4:	08008317 	.word	0x08008317
 8007de8:	08008325 	.word	0x08008325
 8007dec:	0800a0b0 	.word	0x0800a0b0
 8007df0:	08007109 	.word	0x08007109
 8007df4:	200003c4 	.word	0x200003c4
 8007df8:	08008231 	.word	0x08008231

08007dfc <SVCCTL_App_Notification>:

SVCCTL_UserEvtFlowStatus_t SVCCTL_App_Notification(void *p_Pckt)
{
 8007dfc:	b580      	push	{r7, lr}
 8007dfe:	b08c      	sub	sp, #48	@ 0x30
 8007e00:	af00      	add	r7, sp, #0
 8007e02:	6078      	str	r0, [r7, #4]
  hci_event_pckt    *p_event_pckt;
  evt_le_meta_event *p_meta_evt;
  evt_blecore_aci   *p_blecore_evt;
  tBleStatus        ret = BLE_STATUS_INVALID_PARAMS;
 8007e04:	2392      	movs	r3, #146	@ 0x92
 8007e06:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f

  /* USER CODE BEGIN SVCCTL_App_Notification */

  /* USER CODE END SVCCTL_App_Notification */

  p_event_pckt = (hci_event_pckt*) ((hci_uart_pckt *) p_Pckt)->data;
 8007e0a:	687b      	ldr	r3, [r7, #4]
 8007e0c:	3301      	adds	r3, #1
 8007e0e:	62bb      	str	r3, [r7, #40]	@ 0x28

  switch (p_event_pckt->evt)
 8007e10:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007e12:	781b      	ldrb	r3, [r3, #0]
 8007e14:	2bff      	cmp	r3, #255	@ 0xff
 8007e16:	d05c      	beq.n	8007ed2 <SVCCTL_App_Notification+0xd6>
 8007e18:	2bff      	cmp	r3, #255	@ 0xff
 8007e1a:	f300 80bd 	bgt.w	8007f98 <SVCCTL_App_Notification+0x19c>
 8007e1e:	2b3e      	cmp	r3, #62	@ 0x3e
 8007e20:	d02b      	beq.n	8007e7a <SVCCTL_App_Notification+0x7e>
 8007e22:	2b3e      	cmp	r3, #62	@ 0x3e
 8007e24:	f300 80b8 	bgt.w	8007f98 <SVCCTL_App_Notification+0x19c>
 8007e28:	2b05      	cmp	r3, #5
 8007e2a:	d002      	beq.n	8007e32 <SVCCTL_App_Notification+0x36>
 8007e2c:	2b10      	cmp	r3, #16
 8007e2e:	d020      	beq.n	8007e72 <SVCCTL_App_Notification+0x76>

    default:
      /* USER CODE BEGIN ECODE_DEFAULT*/

      /* USER CODE END ECODE_DEFAULT*/
      break;
 8007e30:	e0b2      	b.n	8007f98 <SVCCTL_App_Notification+0x19c>
      p_disconnection_complete_event = (hci_disconnection_complete_event_rp0 *) p_event_pckt->data;
 8007e32:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007e34:	3302      	adds	r3, #2
 8007e36:	60fb      	str	r3, [r7, #12]
      if (p_disconnection_complete_event->Connection_Handle == BleApplicationContext.BleApplicationContext_legacy.connectionHandle)
 8007e38:	68fb      	ldr	r3, [r7, #12]
 8007e3a:	f8b3 3001 	ldrh.w	r3, [r3, #1]
 8007e3e:	b29a      	uxth	r2, r3
 8007e40:	4b59      	ldr	r3, [pc, #356]	@ (8007fa8 <SVCCTL_App_Notification+0x1ac>)
 8007e42:	8adb      	ldrh	r3, [r3, #22]
 8007e44:	429a      	cmp	r2, r3
 8007e46:	d106      	bne.n	8007e56 <SVCCTL_App_Notification+0x5a>
        BleApplicationContext.BleApplicationContext_legacy.connectionHandle = 0;
 8007e48:	4b57      	ldr	r3, [pc, #348]	@ (8007fa8 <SVCCTL_App_Notification+0x1ac>)
 8007e4a:	2200      	movs	r2, #0
 8007e4c:	82da      	strh	r2, [r3, #22]
        BleApplicationContext.Device_Connection_Status = APP_BLE_IDLE;
 8007e4e:	4b56      	ldr	r3, [pc, #344]	@ (8007fa8 <SVCCTL_App_Notification+0x1ac>)
 8007e50:	2200      	movs	r2, #0
 8007e52:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80
      Adv_Request(APP_BLE_FAST_ADV);
 8007e56:	2001      	movs	r0, #1
 8007e58:	f000 f976 	bl	8008148 <Adv_Request>
      HandleNotification.Custom_Evt_Opcode = CUSTOM_DISCON_HANDLE_EVT;
 8007e5c:	4b53      	ldr	r3, [pc, #332]	@ (8007fac <SVCCTL_App_Notification+0x1b0>)
 8007e5e:	2201      	movs	r2, #1
 8007e60:	701a      	strb	r2, [r3, #0]
      HandleNotification.ConnectionHandle = BleApplicationContext.BleApplicationContext_legacy.connectionHandle;
 8007e62:	4b51      	ldr	r3, [pc, #324]	@ (8007fa8 <SVCCTL_App_Notification+0x1ac>)
 8007e64:	8ada      	ldrh	r2, [r3, #22]
 8007e66:	4b51      	ldr	r3, [pc, #324]	@ (8007fac <SVCCTL_App_Notification+0x1b0>)
 8007e68:	805a      	strh	r2, [r3, #2]
      Custom_APP_Notification(&HandleNotification);
 8007e6a:	4850      	ldr	r0, [pc, #320]	@ (8007fac <SVCCTL_App_Notification+0x1b0>)
 8007e6c:	f000 fa80 	bl	8008370 <Custom_APP_Notification>
      break; /* HCI_DISCONNECTION_COMPLETE_EVT_CODE */
 8007e70:	e095      	b.n	8007f9e <SVCCTL_App_Notification+0x1a2>
      p_hardware_error_event = (hci_hardware_error_event_rp0 *)p_event_pckt->data;
 8007e72:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007e74:	3302      	adds	r3, #2
 8007e76:	613b      	str	r3, [r7, #16]
      break; /* HCI_HARDWARE_ERROR_EVT_CODE */
 8007e78:	e091      	b.n	8007f9e <SVCCTL_App_Notification+0x1a2>
      p_meta_evt = (evt_le_meta_event*) p_event_pckt->data;
 8007e7a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007e7c:	3302      	adds	r3, #2
 8007e7e:	61bb      	str	r3, [r7, #24]
      switch (p_meta_evt->subevent)
 8007e80:	69bb      	ldr	r3, [r7, #24]
 8007e82:	781b      	ldrb	r3, [r3, #0]
 8007e84:	2b01      	cmp	r3, #1
 8007e86:	d001      	beq.n	8007e8c <SVCCTL_App_Notification+0x90>
 8007e88:	2b03      	cmp	r3, #3
          break;
 8007e8a:	e021      	b.n	8007ed0 <SVCCTL_App_Notification+0xd4>
          p_connection_complete_event = (hci_le_connection_complete_event_rp0 *) p_meta_evt->data;
 8007e8c:	69bb      	ldr	r3, [r7, #24]
 8007e8e:	3301      	adds	r3, #1
 8007e90:	617b      	str	r3, [r7, #20]
          if (BleApplicationContext.Device_Connection_Status == APP_BLE_LP_CONNECTING)
 8007e92:	4b45      	ldr	r3, [pc, #276]	@ (8007fa8 <SVCCTL_App_Notification+0x1ac>)
 8007e94:	f893 3080 	ldrb.w	r3, [r3, #128]	@ 0x80
 8007e98:	2b04      	cmp	r3, #4
 8007e9a:	d104      	bne.n	8007ea6 <SVCCTL_App_Notification+0xaa>
            BleApplicationContext.Device_Connection_Status = APP_BLE_CONNECTED_CLIENT;
 8007e9c:	4b42      	ldr	r3, [pc, #264]	@ (8007fa8 <SVCCTL_App_Notification+0x1ac>)
 8007e9e:	2206      	movs	r2, #6
 8007ea0:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80
 8007ea4:	e003      	b.n	8007eae <SVCCTL_App_Notification+0xb2>
            BleApplicationContext.Device_Connection_Status = APP_BLE_CONNECTED_SERVER;
 8007ea6:	4b40      	ldr	r3, [pc, #256]	@ (8007fa8 <SVCCTL_App_Notification+0x1ac>)
 8007ea8:	2205      	movs	r2, #5
 8007eaa:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80
          BleApplicationContext.BleApplicationContext_legacy.connectionHandle = p_connection_complete_event->Connection_Handle;
 8007eae:	697b      	ldr	r3, [r7, #20]
 8007eb0:	f8b3 3001 	ldrh.w	r3, [r3, #1]
 8007eb4:	b29a      	uxth	r2, r3
 8007eb6:	4b3c      	ldr	r3, [pc, #240]	@ (8007fa8 <SVCCTL_App_Notification+0x1ac>)
 8007eb8:	82da      	strh	r2, [r3, #22]
          HandleNotification.Custom_Evt_Opcode = CUSTOM_CONN_HANDLE_EVT;
 8007eba:	4b3c      	ldr	r3, [pc, #240]	@ (8007fac <SVCCTL_App_Notification+0x1b0>)
 8007ebc:	2200      	movs	r2, #0
 8007ebe:	701a      	strb	r2, [r3, #0]
          HandleNotification.ConnectionHandle = BleApplicationContext.BleApplicationContext_legacy.connectionHandle;
 8007ec0:	4b39      	ldr	r3, [pc, #228]	@ (8007fa8 <SVCCTL_App_Notification+0x1ac>)
 8007ec2:	8ada      	ldrh	r2, [r3, #22]
 8007ec4:	4b39      	ldr	r3, [pc, #228]	@ (8007fac <SVCCTL_App_Notification+0x1b0>)
 8007ec6:	805a      	strh	r2, [r3, #2]
          Custom_APP_Notification(&HandleNotification);
 8007ec8:	4838      	ldr	r0, [pc, #224]	@ (8007fac <SVCCTL_App_Notification+0x1b0>)
 8007eca:	f000 fa51 	bl	8008370 <Custom_APP_Notification>
          break; /* HCI_LE_CONNECTION_COMPLETE_SUBEVT_CODE */
 8007ece:	bf00      	nop
      break; /* HCI_LE_META_EVT_CODE */
 8007ed0:	e065      	b.n	8007f9e <SVCCTL_App_Notification+0x1a2>
      p_blecore_evt = (evt_blecore_aci*) p_event_pckt->data;
 8007ed2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007ed4:	3302      	adds	r3, #2
 8007ed6:	627b      	str	r3, [r7, #36]	@ 0x24
      switch (p_blecore_evt->ecode)
 8007ed8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007eda:	881b      	ldrh	r3, [r3, #0]
 8007edc:	b29b      	uxth	r3, r3
 8007ede:	f640 420e 	movw	r2, #3086	@ 0xc0e
 8007ee2:	4293      	cmp	r3, r2
 8007ee4:	d048      	beq.n	8007f78 <SVCCTL_App_Notification+0x17c>
 8007ee6:	f640 420e 	movw	r2, #3086	@ 0xc0e
 8007eea:	4293      	cmp	r3, r2
 8007eec:	dc56      	bgt.n	8007f9c <SVCCTL_App_Notification+0x1a0>
 8007eee:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8007ef2:	d04b      	beq.n	8007f8c <SVCCTL_App_Notification+0x190>
 8007ef4:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8007ef8:	dc50      	bgt.n	8007f9c <SVCCTL_App_Notification+0x1a0>
 8007efa:	f240 420a 	movw	r2, #1034	@ 0x40a
 8007efe:	4293      	cmp	r3, r2
 8007f00:	dc4c      	bgt.n	8007f9c <SVCCTL_App_Notification+0x1a0>
 8007f02:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8007f06:	dc04      	bgt.n	8007f12 <SVCCTL_App_Notification+0x116>
 8007f08:	2b04      	cmp	r3, #4
 8007f0a:	d041      	beq.n	8007f90 <SVCCTL_App_Notification+0x194>
 8007f0c:	2b06      	cmp	r3, #6
 8007f0e:	d039      	beq.n	8007f84 <SVCCTL_App_Notification+0x188>
      break; /* HCI_VENDOR_SPECIFIC_DEBUG_EVT_CODE */
 8007f10:	e044      	b.n	8007f9c <SVCCTL_App_Notification+0x1a0>
 8007f12:	f2a3 4301 	subw	r3, r3, #1025	@ 0x401
 8007f16:	2b09      	cmp	r3, #9
 8007f18:	d840      	bhi.n	8007f9c <SVCCTL_App_Notification+0x1a0>
 8007f1a:	a201      	add	r2, pc, #4	@ (adr r2, 8007f20 <SVCCTL_App_Notification+0x124>)
 8007f1c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007f20:	08007f71 	.word	0x08007f71
 8007f24:	08007f49 	.word	0x08007f49
 8007f28:	08007f9d 	.word	0x08007f9d
 8007f2c:	08007f9d 	.word	0x08007f9d
 8007f30:	08007f9d 	.word	0x08007f9d
 8007f34:	08007f9d 	.word	0x08007f9d
 8007f38:	08007f95 	.word	0x08007f95
 8007f3c:	08007f9d 	.word	0x08007f9d
 8007f40:	08007f5d 	.word	0x08007f5d
 8007f44:	08007f95 	.word	0x08007f95
          ret = aci_gap_pass_key_resp(BleApplicationContext.BleApplicationContext_legacy.connectionHandle, CFG_FIXED_PIN);
 8007f48:	4b17      	ldr	r3, [pc, #92]	@ (8007fa8 <SVCCTL_App_Notification+0x1ac>)
 8007f4a:	8adb      	ldrh	r3, [r3, #22]
 8007f4c:	4918      	ldr	r1, [pc, #96]	@ (8007fb0 <SVCCTL_App_Notification+0x1b4>)
 8007f4e:	4618      	mov	r0, r3
 8007f50:	f7fd ff9c 	bl	8005e8c <aci_gap_pass_key_resp>
 8007f54:	4603      	mov	r3, r0
 8007f56:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
          break;
 8007f5a:	e01c      	b.n	8007f96 <SVCCTL_App_Notification+0x19a>
          ret = aci_gap_numeric_comparison_value_confirm_yesno(BleApplicationContext.BleApplicationContext_legacy.connectionHandle, YES);
 8007f5c:	4b12      	ldr	r3, [pc, #72]	@ (8007fa8 <SVCCTL_App_Notification+0x1ac>)
 8007f5e:	8adb      	ldrh	r3, [r3, #22]
 8007f60:	2101      	movs	r1, #1
 8007f62:	4618      	mov	r0, r3
 8007f64:	f7fe f93c 	bl	80061e0 <aci_gap_numeric_comparison_value_confirm_yesno>
 8007f68:	4603      	mov	r3, r0
 8007f6a:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
          break;
 8007f6e:	e012      	b.n	8007f96 <SVCCTL_App_Notification+0x19a>
          p_pairing_complete = (aci_gap_pairing_complete_event_rp0*)p_blecore_evt->data;
 8007f70:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007f72:	3302      	adds	r3, #2
 8007f74:	623b      	str	r3, [r7, #32]
          break;
 8007f76:	e00e      	b.n	8007f96 <SVCCTL_App_Notification+0x19a>
          aci_gatt_confirm_indication(BleApplicationContext.BleApplicationContext_legacy.connectionHandle);
 8007f78:	4b0b      	ldr	r3, [pc, #44]	@ (8007fa8 <SVCCTL_App_Notification+0x1ac>)
 8007f7a:	8adb      	ldrh	r3, [r3, #22]
 8007f7c:	4618      	mov	r0, r3
 8007f7e:	f7fe fc42 	bl	8006806 <aci_gatt_confirm_indication>
        break;
 8007f82:	e008      	b.n	8007f96 <SVCCTL_App_Notification+0x19a>
	      p_fw_error_event = (aci_hal_fw_error_event_rp0 *)p_blecore_evt->data;
 8007f84:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007f86:	3302      	adds	r3, #2
 8007f88:	61fb      	str	r3, [r7, #28]
          break;
 8007f8a:	e004      	b.n	8007f96 <SVCCTL_App_Notification+0x19a>
          break;
 8007f8c:	bf00      	nop
 8007f8e:	e005      	b.n	8007f9c <SVCCTL_App_Notification+0x1a0>
          break; /* ACI_HAL_END_OF_RADIO_ACTIVITY_VSEVT_CODE */
 8007f90:	bf00      	nop
 8007f92:	e003      	b.n	8007f9c <SVCCTL_App_Notification+0x1a0>
          break; /* ACI_GAP_PROC_COMPLETE_VSEVT_CODE */
 8007f94:	bf00      	nop
      break; /* HCI_VENDOR_SPECIFIC_DEBUG_EVT_CODE */
 8007f96:	e001      	b.n	8007f9c <SVCCTL_App_Notification+0x1a0>
      break;
 8007f98:	bf00      	nop
 8007f9a:	e000      	b.n	8007f9e <SVCCTL_App_Notification+0x1a2>
      break; /* HCI_VENDOR_SPECIFIC_DEBUG_EVT_CODE */
 8007f9c:	bf00      	nop
  }

  return (SVCCTL_UserEvtFlowEnable);
 8007f9e:	2301      	movs	r3, #1
}
 8007fa0:	4618      	mov	r0, r3
 8007fa2:	3730      	adds	r7, #48	@ 0x30
 8007fa4:	46bd      	mov	sp, r7
 8007fa6:	bd80      	pop	{r7, pc}
 8007fa8:	200003c4 	.word	0x200003c4
 8007fac:	20000448 	.word	0x20000448
 8007fb0:	0001b207 	.word	0x0001b207

08007fb4 <Ble_Tl_Init>:
 *
 * LOCAL FUNCTIONS
 *
 *************************************************************/
static void Ble_Tl_Init(void)
{
 8007fb4:	b580      	push	{r7, lr}
 8007fb6:	b082      	sub	sp, #8
 8007fb8:	af00      	add	r7, sp, #0
  HCI_TL_HciInitConf_t Hci_Tl_Init_Conf;

  Hci_Tl_Init_Conf.p_cmdbuffer = (uint8_t*)&BleCmdBuffer;
 8007fba:	4b06      	ldr	r3, [pc, #24]	@ (8007fd4 <Ble_Tl_Init+0x20>)
 8007fbc:	603b      	str	r3, [r7, #0]
  Hci_Tl_Init_Conf.StatusNotCallBack = BLE_StatusNot;
 8007fbe:	4b06      	ldr	r3, [pc, #24]	@ (8007fd8 <Ble_Tl_Init+0x24>)
 8007fc0:	607b      	str	r3, [r7, #4]
  hci_init(BLE_UserEvtRx, (void*) &Hci_Tl_Init_Conf);
 8007fc2:	463b      	mov	r3, r7
 8007fc4:	4619      	mov	r1, r3
 8007fc6:	4805      	ldr	r0, [pc, #20]	@ (8007fdc <Ble_Tl_Init+0x28>)
 8007fc8:	f7ff f882 	bl	80070d0 <hci_init>

  return;
 8007fcc:	bf00      	nop
}
 8007fce:	3708      	adds	r7, #8
 8007fd0:	46bd      	mov	sp, r7
 8007fd2:	bd80      	pop	{r7, pc}
 8007fd4:	200300d8 	.word	0x200300d8
 8007fd8:	080082e1 	.word	0x080082e1
 8007fdc:	080082a9 	.word	0x080082a9

08007fe0 <Ble_Hci_Gap_Gatt_Init>:

static void Ble_Hci_Gap_Gatt_Init(void)
{
 8007fe0:	b5f0      	push	{r4, r5, r6, r7, lr}
 8007fe2:	b08d      	sub	sp, #52	@ 0x34
 8007fe4:	af06      	add	r7, sp, #24
  uint8_t role;
  uint16_t gap_service_handle, gap_dev_name_char_handle, gap_appearance_char_handle;
  const uint8_t *p_bd_addr;
  uint16_t a_appearance[1] = {BLE_CFG_GAP_APPEARANCE};
 8007fe6:	2300      	movs	r3, #0
 8007fe8:	803b      	strh	r3, [r7, #0]
  tBleStatus ret = BLE_STATUS_INVALID_PARAMS;
 8007fea:	2392      	movs	r3, #146	@ 0x92
 8007fec:	75fb      	strb	r3, [r7, #23]

  /**
   * Initialize HCI layer
   */
  /*HCI Reset to synchronise BLE Stack*/
  ret = hci_reset();
 8007fee:	f7fe fd9f 	bl	8006b30 <hci_reset>
 8007ff2:	4603      	mov	r3, r0
 8007ff4:	75fb      	strb	r3, [r7, #23]
  }

  /**
   * Write the BD Address
   */
  p_bd_addr = BleGetBdAddress();
 8007ff6:	f000 f8d7 	bl	80081a8 <BleGetBdAddress>
 8007ffa:	6138      	str	r0, [r7, #16]
  ret = aci_hal_write_config_data(CONFIG_DATA_PUBADDR_OFFSET, CONFIG_DATA_PUBADDR_LEN, (uint8_t*) p_bd_addr);
 8007ffc:	693a      	ldr	r2, [r7, #16]
 8007ffe:	2106      	movs	r1, #6
 8008000:	2000      	movs	r0, #0
 8008002:	f7fe fc55 	bl	80068b0 <aci_hal_write_config_data>
 8008006:	4603      	mov	r3, r0
 8008008:	75fb      	strb	r3, [r7, #23]
#endif /* CFG_BLE_ADDRESS_TYPE != GAP_PUBLIC_ADDR */

  /**
   * Write Identity root key used to derive IRK and DHK(Legacy)
   */
  ret = aci_hal_write_config_data(CONFIG_DATA_IR_OFFSET, CONFIG_DATA_IR_LEN, (uint8_t*)a_BLE_CfgIrValue);
 800800a:	4a4a      	ldr	r2, [pc, #296]	@ (8008134 <Ble_Hci_Gap_Gatt_Init+0x154>)
 800800c:	2110      	movs	r1, #16
 800800e:	2018      	movs	r0, #24
 8008010:	f7fe fc4e 	bl	80068b0 <aci_hal_write_config_data>
 8008014:	4603      	mov	r3, r0
 8008016:	75fb      	strb	r3, [r7, #23]
  }

  /**
   * Write Encryption root key used to derive LTK and CSRK
   */
  ret = aci_hal_write_config_data(CONFIG_DATA_ER_OFFSET, CONFIG_DATA_ER_LEN, (uint8_t*)a_BLE_CfgErValue);
 8008018:	4a47      	ldr	r2, [pc, #284]	@ (8008138 <Ble_Hci_Gap_Gatt_Init+0x158>)
 800801a:	2110      	movs	r1, #16
 800801c:	2008      	movs	r0, #8
 800801e:	f7fe fc47 	bl	80068b0 <aci_hal_write_config_data>
 8008022:	4603      	mov	r3, r0
 8008024:	75fb      	strb	r3, [r7, #23]
  }

  /**
   * Set TX Power.
   */
  ret = aci_hal_set_tx_power_level(1, CFG_TX_POWER);
 8008026:	2118      	movs	r1, #24
 8008028:	2001      	movs	r0, #1
 800802a:	f7fe fcc6 	bl	80069ba <aci_hal_set_tx_power_level>
 800802e:	4603      	mov	r3, r0
 8008030:	75fb      	strb	r3, [r7, #23]
  }

  /**
   * Initialize GATT interface
   */
  ret = aci_gatt_init();
 8008032:	f7fe f93c 	bl	80062ae <aci_gatt_init>
 8008036:	4603      	mov	r3, r0
 8008038:	75fb      	strb	r3, [r7, #23]
  }

  /**
   * Initialize GAP interface
   */
  role = 0;
 800803a:	2300      	movs	r3, #0
 800803c:	73fb      	strb	r3, [r7, #15]

#if (BLE_CFG_PERIPHERAL == 1)
  role |= GAP_PERIPHERAL_ROLE;
 800803e:	7bfb      	ldrb	r3, [r7, #15]
 8008040:	f043 0301 	orr.w	r3, r3, #1
 8008044:	73fb      	strb	r3, [r7, #15]

/* USER CODE BEGIN Role_Mngt*/

/* USER CODE END Role_Mngt */

  if (role > 0)
 8008046:	7bfb      	ldrb	r3, [r7, #15]
 8008048:	2b00      	cmp	r3, #0
 800804a:	d01f      	beq.n	800808c <Ble_Hci_Gap_Gatt_Init+0xac>
  {
    const char *name = CFG_GAP_DEVICE_NAME;
 800804c:	4b3b      	ldr	r3, [pc, #236]	@ (800813c <Ble_Hci_Gap_Gatt_Init+0x15c>)
 800804e:	60bb      	str	r3, [r7, #8]
    ret = aci_gap_init(role,
 8008050:	1dba      	adds	r2, r7, #6
 8008052:	7bf8      	ldrb	r0, [r7, #15]
 8008054:	1cbb      	adds	r3, r7, #2
 8008056:	9301      	str	r3, [sp, #4]
 8008058:	1d3b      	adds	r3, r7, #4
 800805a:	9300      	str	r3, [sp, #0]
 800805c:	4613      	mov	r3, r2
 800805e:	2208      	movs	r2, #8
 8008060:	2100      	movs	r1, #0
 8008062:	f7fd ff7a 	bl	8005f5a <aci_gap_init>
 8008066:	4603      	mov	r3, r0
 8008068:	75fb      	strb	r3, [r7, #23]
    else
    {
      APP_DBG_MSG("  Success: aci_gap_init command\n");
    }

    ret = aci_gatt_update_char_value(gap_service_handle, gap_dev_name_char_handle, 0, strlen(name), (uint8_t *) name);
 800806a:	88fc      	ldrh	r4, [r7, #6]
 800806c:	88bd      	ldrh	r5, [r7, #4]
 800806e:	68b8      	ldr	r0, [r7, #8]
 8008070:	f7f8 f886 	bl	8000180 <strlen>
 8008074:	4603      	mov	r3, r0
 8008076:	b2da      	uxtb	r2, r3
 8008078:	68bb      	ldr	r3, [r7, #8]
 800807a:	9300      	str	r3, [sp, #0]
 800807c:	4613      	mov	r3, r2
 800807e:	2200      	movs	r2, #0
 8008080:	4629      	mov	r1, r5
 8008082:	4620      	mov	r0, r4
 8008084:	f7fe fb16 	bl	80066b4 <aci_gatt_update_char_value>
 8008088:	4603      	mov	r3, r0
 800808a:	75fb      	strb	r3, [r7, #23]
    {
      BLE_DBG_SVCCTL_MSG("  Success: aci_gatt_update_char_value - Device Name\n");
    }
  }

  ret = aci_gatt_update_char_value(gap_service_handle,
 800808c:	88f8      	ldrh	r0, [r7, #6]
 800808e:	8879      	ldrh	r1, [r7, #2]
 8008090:	463b      	mov	r3, r7
 8008092:	9300      	str	r3, [sp, #0]
 8008094:	2302      	movs	r3, #2
 8008096:	2200      	movs	r2, #0
 8008098:	f7fe fb0c 	bl	80066b4 <aci_gatt_update_char_value>
 800809c:	4603      	mov	r3, r0
 800809e:	75fb      	strb	r3, [r7, #23]
  }

  /**
   * Initialize Default PHY
   */
  ret = hci_le_set_default_phy(ALL_PHYS_PREFERENCE,TX_2M_PREFERRED,RX_2M_PREFERRED);
 80080a0:	2202      	movs	r2, #2
 80080a2:	2102      	movs	r1, #2
 80080a4:	2000      	movs	r0, #0
 80080a6:	f7fe fd67 	bl	8006b78 <hci_le_set_default_phy>
 80080aa:	4603      	mov	r3, r0
 80080ac:	75fb      	strb	r3, [r7, #23]
  }

  /**
   * Initialize IO capability
   */
  BleApplicationContext.BleApplicationContext_legacy.bleSecurityParam.ioCapability = CFG_IO_CAPABILITY;
 80080ae:	4b24      	ldr	r3, [pc, #144]	@ (8008140 <Ble_Hci_Gap_Gatt_Init+0x160>)
 80080b0:	2201      	movs	r2, #1
 80080b2:	701a      	strb	r2, [r3, #0]
  ret = aci_gap_set_io_capability(BleApplicationContext.BleApplicationContext_legacy.bleSecurityParam.ioCapability);
 80080b4:	4b22      	ldr	r3, [pc, #136]	@ (8008140 <Ble_Hci_Gap_Gatt_Init+0x160>)
 80080b6:	781b      	ldrb	r3, [r3, #0]
 80080b8:	4618      	mov	r0, r3
 80080ba:	f7fd fdcf 	bl	8005c5c <aci_gap_set_io_capability>
 80080be:	4603      	mov	r3, r0
 80080c0:	75fb      	strb	r3, [r7, #23]
  }

  /**
   * Initialize authentication
   */
  BleApplicationContext.BleApplicationContext_legacy.bleSecurityParam.mitm_mode = CFG_MITM_PROTECTION;
 80080c2:	4b1f      	ldr	r3, [pc, #124]	@ (8008140 <Ble_Hci_Gap_Gatt_Init+0x160>)
 80080c4:	2201      	movs	r2, #1
 80080c6:	705a      	strb	r2, [r3, #1]
  BleApplicationContext.BleApplicationContext_legacy.bleSecurityParam.encryptionKeySizeMin = CFG_ENCRYPTION_KEY_SIZE_MIN;
 80080c8:	4b1d      	ldr	r3, [pc, #116]	@ (8008140 <Ble_Hci_Gap_Gatt_Init+0x160>)
 80080ca:	2208      	movs	r2, #8
 80080cc:	711a      	strb	r2, [r3, #4]
  BleApplicationContext.BleApplicationContext_legacy.bleSecurityParam.encryptionKeySizeMax = CFG_ENCRYPTION_KEY_SIZE_MAX;
 80080ce:	4b1c      	ldr	r3, [pc, #112]	@ (8008140 <Ble_Hci_Gap_Gatt_Init+0x160>)
 80080d0:	2210      	movs	r2, #16
 80080d2:	715a      	strb	r2, [r3, #5]
  BleApplicationContext.BleApplicationContext_legacy.bleSecurityParam.Use_Fixed_Pin = CFG_USED_FIXED_PIN;
 80080d4:	4b1a      	ldr	r3, [pc, #104]	@ (8008140 <Ble_Hci_Gap_Gatt_Init+0x160>)
 80080d6:	2200      	movs	r2, #0
 80080d8:	70da      	strb	r2, [r3, #3]
  BleApplicationContext.BleApplicationContext_legacy.bleSecurityParam.Fixed_Pin = CFG_FIXED_PIN;
 80080da:	4b19      	ldr	r3, [pc, #100]	@ (8008140 <Ble_Hci_Gap_Gatt_Init+0x160>)
 80080dc:	4a19      	ldr	r2, [pc, #100]	@ (8008144 <Ble_Hci_Gap_Gatt_Init+0x164>)
 80080de:	609a      	str	r2, [r3, #8]
  BleApplicationContext.BleApplicationContext_legacy.bleSecurityParam.bonding_mode = CFG_BONDING_MODE;
 80080e0:	4b17      	ldr	r3, [pc, #92]	@ (8008140 <Ble_Hci_Gap_Gatt_Init+0x160>)
 80080e2:	2200      	movs	r2, #0
 80080e4:	709a      	strb	r2, [r3, #2]
  /* USER CODE BEGIN Ble_Hci_Gap_Gatt_Init_1*/

  /* USER CODE END Ble_Hci_Gap_Gatt_Init_1*/

  ret = aci_gap_set_authentication_requirement(BleApplicationContext.BleApplicationContext_legacy.bleSecurityParam.bonding_mode,
 80080e6:	4b16      	ldr	r3, [pc, #88]	@ (8008140 <Ble_Hci_Gap_Gatt_Init+0x160>)
 80080e8:	789c      	ldrb	r4, [r3, #2]
 80080ea:	4b15      	ldr	r3, [pc, #84]	@ (8008140 <Ble_Hci_Gap_Gatt_Init+0x160>)
 80080ec:	785d      	ldrb	r5, [r3, #1]
 80080ee:	4b14      	ldr	r3, [pc, #80]	@ (8008140 <Ble_Hci_Gap_Gatt_Init+0x160>)
 80080f0:	791b      	ldrb	r3, [r3, #4]
 80080f2:	4a13      	ldr	r2, [pc, #76]	@ (8008140 <Ble_Hci_Gap_Gatt_Init+0x160>)
 80080f4:	7952      	ldrb	r2, [r2, #5]
 80080f6:	4912      	ldr	r1, [pc, #72]	@ (8008140 <Ble_Hci_Gap_Gatt_Init+0x160>)
 80080f8:	78c9      	ldrb	r1, [r1, #3]
 80080fa:	4811      	ldr	r0, [pc, #68]	@ (8008140 <Ble_Hci_Gap_Gatt_Init+0x160>)
 80080fc:	6880      	ldr	r0, [r0, #8]
 80080fe:	2600      	movs	r6, #0
 8008100:	9604      	str	r6, [sp, #16]
 8008102:	9003      	str	r0, [sp, #12]
 8008104:	9102      	str	r1, [sp, #8]
 8008106:	9201      	str	r2, [sp, #4]
 8008108:	9300      	str	r3, [sp, #0]
 800810a:	2300      	movs	r3, #0
 800810c:	2201      	movs	r2, #1
 800810e:	4629      	mov	r1, r5
 8008110:	4620      	mov	r0, r4
 8008112:	f7fd fdf7 	bl	8005d04 <aci_gap_set_authentication_requirement>
 8008116:	4603      	mov	r3, r0
 8008118:	75fb      	strb	r3, [r7, #23]
  }

  /**
   * Initialize whitelist
   */
  if (BleApplicationContext.BleApplicationContext_legacy.bleSecurityParam.bonding_mode)
 800811a:	4b09      	ldr	r3, [pc, #36]	@ (8008140 <Ble_Hci_Gap_Gatt_Init+0x160>)
 800811c:	789b      	ldrb	r3, [r3, #2]
 800811e:	2b00      	cmp	r3, #0
 8008120:	d003      	beq.n	800812a <Ble_Hci_Gap_Gatt_Init+0x14a>
  {
    ret = aci_gap_configure_whitelist();
 8008122:	f7fe f839 	bl	8006198 <aci_gap_configure_filter_accept_list>
 8008126:	4603      	mov	r3, r0
 8008128:	75fb      	strb	r3, [r7, #23]
    {
      APP_DBG_MSG("  Success: aci_gap_configure_whitelist command\n");
    }
  }
  APP_DBG_MSG("==>> End Ble_Hci_Gap_Gatt_Init function\n\r");
}
 800812a:	bf00      	nop
 800812c:	371c      	adds	r7, #28
 800812e:	46bd      	mov	sp, r7
 8008130:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8008132:	bf00      	nop
 8008134:	0800a344 	.word	0x0800a344
 8008138:	0800a354 	.word	0x0800a354
 800813c:	0800a0ec 	.word	0x0800a0ec
 8008140:	200003c4 	.word	0x200003c4
 8008144:	0001b207 	.word	0x0001b207

08008148 <Adv_Request>:

static void Adv_Request(APP_BLE_ConnStatus_t NewStatus)
{
 8008148:	b580      	push	{r7, lr}
 800814a:	b08c      	sub	sp, #48	@ 0x30
 800814c:	af08      	add	r7, sp, #32
 800814e:	4603      	mov	r3, r0
 8008150:	71fb      	strb	r3, [r7, #7]
  tBleStatus ret = BLE_STATUS_INVALID_PARAMS;
 8008152:	2392      	movs	r3, #146	@ 0x92
 8008154:	73fb      	strb	r3, [r7, #15]

  BleApplicationContext.Device_Connection_Status = NewStatus;
 8008156:	4a12      	ldr	r2, [pc, #72]	@ (80081a0 <Adv_Request+0x58>)
 8008158:	79fb      	ldrb	r3, [r7, #7]
 800815a:	f882 3080 	strb.w	r3, [r2, #128]	@ 0x80
  /* Start Fast or Low Power Advertising */
  ret = aci_gap_set_discoverable(ADV_TYPE,
 800815e:	2300      	movs	r3, #0
 8008160:	9306      	str	r3, [sp, #24]
 8008162:	2300      	movs	r3, #0
 8008164:	9305      	str	r3, [sp, #20]
 8008166:	2300      	movs	r3, #0
 8008168:	9304      	str	r3, [sp, #16]
 800816a:	2300      	movs	r3, #0
 800816c:	9303      	str	r3, [sp, #12]
 800816e:	2300      	movs	r3, #0
 8008170:	9302      	str	r3, [sp, #8]
 8008172:	2300      	movs	r3, #0
 8008174:	9301      	str	r3, [sp, #4]
 8008176:	2300      	movs	r3, #0
 8008178:	9300      	str	r3, [sp, #0]
 800817a:	2300      	movs	r3, #0
 800817c:	22a0      	movs	r2, #160	@ 0xa0
 800817e:	2180      	movs	r1, #128	@ 0x80
 8008180:	2000      	movs	r0, #0
 8008182:	f7fd fc71 	bl	8005a68 <aci_gap_set_discoverable>
 8008186:	4603      	mov	r3, r0
 8008188:	73fb      	strb	r3, [r7, #15]
/* USER CODE BEGIN Adv_Request_1*/

/* USER CODE END Adv_Request_1*/

  /* Update Advertising data */
  ret = aci_gap_update_adv_data(sizeof(a_AdvData), (uint8_t*) a_AdvData);
 800818a:	4906      	ldr	r1, [pc, #24]	@ (80081a4 <Adv_Request+0x5c>)
 800818c:	200e      	movs	r0, #14
 800818e:	f7fd ff91 	bl	80060b4 <aci_gap_update_adv_data>
 8008192:	4603      	mov	r3, r0
 8008194:	73fb      	strb	r3, [r7, #15]
  else
  {
      APP_DBG_MSG("==>> Success: Start Fast Advertising \n\r");
  }

  return;
 8008196:	bf00      	nop
}
 8008198:	3710      	adds	r7, #16
 800819a:	46bd      	mov	sp, r7
 800819c:	bd80      	pop	{r7, pc}
 800819e:	bf00      	nop
 80081a0:	200003c4 	.word	0x200003c4
 80081a4:	20000068 	.word	0x20000068

080081a8 <BleGetBdAddress>:

const uint8_t* BleGetBdAddress(void)
{
 80081a8:	b580      	push	{r7, lr}
 80081aa:	b086      	sub	sp, #24
 80081ac:	af00      	add	r7, sp, #0
  const uint8_t *p_bd_addr;
  uint32_t udn;
  uint32_t company_id;
  uint32_t device_id;

  udn = LL_FLASH_GetUDN();
 80081ae:	f7ff fd91 	bl	8007cd4 <LL_FLASH_GetUDN>
 80081b2:	6138      	str	r0, [r7, #16]

  if (udn != 0xFFFFFFFF)
 80081b4:	693b      	ldr	r3, [r7, #16]
 80081b6:	f1b3 3fff 	cmp.w	r3, #4294967295
 80081ba:	d023      	beq.n	8008204 <BleGetBdAddress+0x5c>
  {
    company_id = LL_FLASH_GetSTCompanyID();
 80081bc:	f7ff fda2 	bl	8007d04 <LL_FLASH_GetSTCompanyID>
 80081c0:	60b8      	str	r0, [r7, #8]
    device_id = LL_FLASH_GetDeviceID();
 80081c2:	f7ff fd93 	bl	8007cec <LL_FLASH_GetDeviceID>
 80081c6:	6078      	str	r0, [r7, #4]
     * bit[23:16] : Device ID.
     * bit[15:0] : The last 16bits from the UDN
     * Note: In order to use the Public Address in a final product, a dedicated
     * 24bits company ID (OUI) shall be bought.
     */
    a_BdAddrUdn[0] = (uint8_t)(udn & 0x000000FF);
 80081c8:	693b      	ldr	r3, [r7, #16]
 80081ca:	b2da      	uxtb	r2, r3
 80081cc:	4b16      	ldr	r3, [pc, #88]	@ (8008228 <BleGetBdAddress+0x80>)
 80081ce:	701a      	strb	r2, [r3, #0]
    a_BdAddrUdn[1] = (uint8_t)((udn & 0x0000FF00) >> 8);
 80081d0:	693b      	ldr	r3, [r7, #16]
 80081d2:	0a1b      	lsrs	r3, r3, #8
 80081d4:	b2da      	uxtb	r2, r3
 80081d6:	4b14      	ldr	r3, [pc, #80]	@ (8008228 <BleGetBdAddress+0x80>)
 80081d8:	705a      	strb	r2, [r3, #1]
    a_BdAddrUdn[2] = (uint8_t)device_id;
 80081da:	687b      	ldr	r3, [r7, #4]
 80081dc:	b2da      	uxtb	r2, r3
 80081de:	4b12      	ldr	r3, [pc, #72]	@ (8008228 <BleGetBdAddress+0x80>)
 80081e0:	709a      	strb	r2, [r3, #2]
    a_BdAddrUdn[3] = (uint8_t)(company_id & 0x000000FF);
 80081e2:	68bb      	ldr	r3, [r7, #8]
 80081e4:	b2da      	uxtb	r2, r3
 80081e6:	4b10      	ldr	r3, [pc, #64]	@ (8008228 <BleGetBdAddress+0x80>)
 80081e8:	70da      	strb	r2, [r3, #3]
    a_BdAddrUdn[4] = (uint8_t)((company_id & 0x0000FF00) >> 8);
 80081ea:	68bb      	ldr	r3, [r7, #8]
 80081ec:	0a1b      	lsrs	r3, r3, #8
 80081ee:	b2da      	uxtb	r2, r3
 80081f0:	4b0d      	ldr	r3, [pc, #52]	@ (8008228 <BleGetBdAddress+0x80>)
 80081f2:	711a      	strb	r2, [r3, #4]
    a_BdAddrUdn[5] = (uint8_t)((company_id & 0x00FF0000) >> 16);
 80081f4:	68bb      	ldr	r3, [r7, #8]
 80081f6:	0c1b      	lsrs	r3, r3, #16
 80081f8:	b2da      	uxtb	r2, r3
 80081fa:	4b0b      	ldr	r3, [pc, #44]	@ (8008228 <BleGetBdAddress+0x80>)
 80081fc:	715a      	strb	r2, [r3, #5]

    p_bd_addr = (const uint8_t *)a_BdAddrUdn;
 80081fe:	4b0a      	ldr	r3, [pc, #40]	@ (8008228 <BleGetBdAddress+0x80>)
 8008200:	617b      	str	r3, [r7, #20]
 8008202:	e00b      	b.n	800821c <BleGetBdAddress+0x74>
  }
  else
  {
    p_otp_addr = OTP_Read(0);
 8008204:	2000      	movs	r0, #0
 8008206:	f7ff fc7f 	bl	8007b08 <OTP_Read>
 800820a:	60f8      	str	r0, [r7, #12]
    if (p_otp_addr)
 800820c:	68fb      	ldr	r3, [r7, #12]
 800820e:	2b00      	cmp	r3, #0
 8008210:	d002      	beq.n	8008218 <BleGetBdAddress+0x70>
    {
      p_bd_addr = ((OTP_ID0_t*)p_otp_addr)->bd_address;
 8008212:	68fb      	ldr	r3, [r7, #12]
 8008214:	617b      	str	r3, [r7, #20]
 8008216:	e001      	b.n	800821c <BleGetBdAddress+0x74>
    }
    else
    {
      p_bd_addr = a_MBdAddr;
 8008218:	4b04      	ldr	r3, [pc, #16]	@ (800822c <BleGetBdAddress+0x84>)
 800821a:	617b      	str	r3, [r7, #20]
    }
  }

  return p_bd_addr;
 800821c:	697b      	ldr	r3, [r7, #20]
}
 800821e:	4618      	mov	r0, r3
 8008220:	3718      	adds	r7, #24
 8008222:	46bd      	mov	sp, r7
 8008224:	bd80      	pop	{r7, pc}
 8008226:	bf00      	nop
 8008228:	200003bc 	.word	0x200003bc
 800822c:	0800a33c 	.word	0x0800a33c

08008230 <Adv_Cancel>:
 *
 * SPECIFIC FUNCTIONS FOR CUSTOM
 *
 *************************************************************/
static void Adv_Cancel(void)
{
 8008230:	b580      	push	{r7, lr}
 8008232:	b082      	sub	sp, #8
 8008234:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Adv_Cancel_1 */

  /* USER CODE END Adv_Cancel_1 */

  if (BleApplicationContext.Device_Connection_Status != APP_BLE_CONNECTED_SERVER)
 8008236:	4b0a      	ldr	r3, [pc, #40]	@ (8008260 <Adv_Cancel+0x30>)
 8008238:	f893 3080 	ldrb.w	r3, [r3, #128]	@ 0x80
 800823c:	2b05      	cmp	r3, #5
 800823e:	d00a      	beq.n	8008256 <Adv_Cancel+0x26>
  {
    tBleStatus ret = BLE_STATUS_INVALID_PARAMS;
 8008240:	2392      	movs	r3, #146	@ 0x92
 8008242:	71fb      	strb	r3, [r7, #7]

    ret = aci_gap_set_non_discoverable();
 8008244:	f7fd fbec 	bl	8005a20 <aci_gap_set_non_discoverable>
 8008248:	4603      	mov	r3, r0
 800824a:	71fb      	strb	r3, [r7, #7]

    BleApplicationContext.Device_Connection_Status = APP_BLE_IDLE;
 800824c:	4b04      	ldr	r3, [pc, #16]	@ (8008260 <Adv_Cancel+0x30>)
 800824e:	2200      	movs	r2, #0
 8008250:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

  /* USER CODE BEGIN Adv_Cancel_2 */

  /* USER CODE END Adv_Cancel_2 */

  return;
 8008254:	bf00      	nop
 8008256:	bf00      	nop
}
 8008258:	3708      	adds	r7, #8
 800825a:	46bd      	mov	sp, r7
 800825c:	bd80      	pop	{r7, pc}
 800825e:	bf00      	nop
 8008260:	200003c4 	.word	0x200003c4

08008264 <hci_notify_asynch_evt>:
 *
 * WRAP FUNCTIONS
 *
 *************************************************************/
void hci_notify_asynch_evt(void* p_Data)
{
 8008264:	b580      	push	{r7, lr}
 8008266:	b082      	sub	sp, #8
 8008268:	af00      	add	r7, sp, #0
 800826a:	6078      	str	r0, [r7, #4]
  UTIL_SEQ_SetTask(1 << CFG_TASK_HCI_ASYNCH_EVT_ID, CFG_SCH_PRIO_0);
 800826c:	2100      	movs	r1, #0
 800826e:	2002      	movs	r0, #2
 8008270:	f000 fe78 	bl	8008f64 <UTIL_SEQ_SetTask>

  return;
 8008274:	bf00      	nop
}
 8008276:	3708      	adds	r7, #8
 8008278:	46bd      	mov	sp, r7
 800827a:	bd80      	pop	{r7, pc}

0800827c <hci_cmd_resp_release>:

void hci_cmd_resp_release(uint32_t Flag)
{
 800827c:	b580      	push	{r7, lr}
 800827e:	b082      	sub	sp, #8
 8008280:	af00      	add	r7, sp, #0
 8008282:	6078      	str	r0, [r7, #4]
  UTIL_SEQ_SetEvt(1 << CFG_IDLEEVT_HCI_CMD_EVT_RSP_ID);
 8008284:	2001      	movs	r0, #1
 8008286:	f000 fed9 	bl	800903c <UTIL_SEQ_SetEvt>

  return;
 800828a:	bf00      	nop
}
 800828c:	3708      	adds	r7, #8
 800828e:	46bd      	mov	sp, r7
 8008290:	bd80      	pop	{r7, pc}

08008292 <hci_cmd_resp_wait>:

void hci_cmd_resp_wait(uint32_t Timeout)
{
 8008292:	b580      	push	{r7, lr}
 8008294:	b082      	sub	sp, #8
 8008296:	af00      	add	r7, sp, #0
 8008298:	6078      	str	r0, [r7, #4]
  UTIL_SEQ_WaitEvt(1 << CFG_IDLEEVT_HCI_CMD_EVT_RSP_ID);
 800829a:	2001      	movs	r0, #1
 800829c:	f000 feee 	bl	800907c <UTIL_SEQ_WaitEvt>

  return;
 80082a0:	bf00      	nop
}
 80082a2:	3708      	adds	r7, #8
 80082a4:	46bd      	mov	sp, r7
 80082a6:	bd80      	pop	{r7, pc}

080082a8 <BLE_UserEvtRx>:

static void BLE_UserEvtRx(void *p_Payload)
{
 80082a8:	b580      	push	{r7, lr}
 80082aa:	b084      	sub	sp, #16
 80082ac:	af00      	add	r7, sp, #0
 80082ae:	6078      	str	r0, [r7, #4]
  SVCCTL_UserEvtFlowStatus_t svctl_return_status;
  tHCI_UserEvtRxParam *p_param;

  p_param = (tHCI_UserEvtRxParam *)p_Payload;
 80082b0:	687b      	ldr	r3, [r7, #4]
 80082b2:	60fb      	str	r3, [r7, #12]

  svctl_return_status = SVCCTL_UserEvtRx((void *)&(p_param->pckt->evtserial));
 80082b4:	68fb      	ldr	r3, [r7, #12]
 80082b6:	685b      	ldr	r3, [r3, #4]
 80082b8:	3308      	adds	r3, #8
 80082ba:	4618      	mov	r0, r3
 80082bc:	f7fe fdc2 	bl	8006e44 <SVCCTL_UserEvtRx>
 80082c0:	4603      	mov	r3, r0
 80082c2:	72fb      	strb	r3, [r7, #11]
  if (svctl_return_status != SVCCTL_UserEvtFlowDisable)
 80082c4:	7afb      	ldrb	r3, [r7, #11]
 80082c6:	2b00      	cmp	r3, #0
 80082c8:	d003      	beq.n	80082d2 <BLE_UserEvtRx+0x2a>
  {
    p_param->status = HCI_TL_UserEventFlow_Enable;
 80082ca:	68fb      	ldr	r3, [r7, #12]
 80082cc:	2201      	movs	r2, #1
 80082ce:	701a      	strb	r2, [r3, #0]
  else
  {
    p_param->status = HCI_TL_UserEventFlow_Disable;
  }

  return;
 80082d0:	e003      	b.n	80082da <BLE_UserEvtRx+0x32>
    p_param->status = HCI_TL_UserEventFlow_Disable;
 80082d2:	68fb      	ldr	r3, [r7, #12]
 80082d4:	2200      	movs	r2, #0
 80082d6:	701a      	strb	r2, [r3, #0]
  return;
 80082d8:	bf00      	nop
}
 80082da:	3710      	adds	r7, #16
 80082dc:	46bd      	mov	sp, r7
 80082de:	bd80      	pop	{r7, pc}

080082e0 <BLE_StatusNot>:

static void BLE_StatusNot(HCI_TL_CmdStatus_t Status)
{
 80082e0:	b580      	push	{r7, lr}
 80082e2:	b084      	sub	sp, #16
 80082e4:	af00      	add	r7, sp, #0
 80082e6:	4603      	mov	r3, r0
 80082e8:	71fb      	strb	r3, [r7, #7]
  uint32_t task_id_list;
  switch (Status)
 80082ea:	79fb      	ldrb	r3, [r7, #7]
 80082ec:	2b00      	cmp	r3, #0
 80082ee:	d002      	beq.n	80082f6 <BLE_StatusNot+0x16>
 80082f0:	2b01      	cmp	r3, #1
 80082f2:	d006      	beq.n	8008302 <BLE_StatusNot+0x22>

    default:
      /* USER CODE BEGIN Status */

      /* USER CODE END Status */
      break;
 80082f4:	e00b      	b.n	800830e <BLE_StatusNot+0x2e>
      task_id_list = (1 << CFG_LAST_TASK_ID_WITH_HCICMD) - 1;
 80082f6:	230f      	movs	r3, #15
 80082f8:	60fb      	str	r3, [r7, #12]
      UTIL_SEQ_PauseTask(task_id_list);
 80082fa:	68f8      	ldr	r0, [r7, #12]
 80082fc:	f000 fe5e 	bl	8008fbc <UTIL_SEQ_PauseTask>
      break;
 8008300:	e005      	b.n	800830e <BLE_StatusNot+0x2e>
      task_id_list = (1 << CFG_LAST_TASK_ID_WITH_HCICMD) - 1;
 8008302:	230f      	movs	r3, #15
 8008304:	60fb      	str	r3, [r7, #12]
      UTIL_SEQ_ResumeTask(task_id_list);
 8008306:	68f8      	ldr	r0, [r7, #12]
 8008308:	f000 fe78 	bl	8008ffc <UTIL_SEQ_ResumeTask>
      break;
 800830c:	bf00      	nop
  }

  return;
 800830e:	bf00      	nop
}
 8008310:	3710      	adds	r7, #16
 8008312:	46bd      	mov	sp, r7
 8008314:	bd80      	pop	{r7, pc}

08008316 <Task>:
void Custom_Mycharnotify_Update_Char(void);
void Custom_Mycharnotify_Send_Notification(void);

/* USER CODE BEGIN PFP */
void Task(void)
{
 8008316:	b480      	push	{r7}
 8008318:	af00      	add	r7, sp, #0
//	{
//		UpdateCharData[0] ^= 0x1;
//		Custom_Mycharnotify_Update_Char();
//	}
//	UTIL_SEQ_SetTask(1 << CFG_TASK, CFG_SCH_PRIO_0);
}
 800831a:	bf00      	nop
 800831c:	46bd      	mov	sp, r7
 800831e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008322:	4770      	bx	lr

08008324 <Task_Timer_Second>:


void Task_Timer_Second(void)
{
 8008324:	b580      	push	{r7, lr}
 8008326:	af00      	add	r7, sp, #0
	//Custom_Mycharnotify_Send_Notification();
	Custom_Mycharnotify_Update_Char();
 8008328:	f000 f83e 	bl	80083a8 <Custom_Mycharnotify_Update_Char>
	UTIL_SEQ_SetTask(1 << CFG_TASK_TIMER_SECOND_ID, CFG_SCH_PRIO_0);
 800832c:	2100      	movs	r1, #0
 800832e:	2008      	movs	r0, #8
 8008330:	f000 fe18 	bl	8008f64 <UTIL_SEQ_SetTask>
}
 8008334:	bf00      	nop
 8008336:	bd80      	pop	{r7, pc}

08008338 <Custom_STM_App_Notification>:
/* USER CODE END PFP */

/* Functions Definition ------------------------------------------------------*/
void Custom_STM_App_Notification(Custom_STM_App_Notification_evt_t *pNotification)
{
 8008338:	b480      	push	{r7}
 800833a:	b083      	sub	sp, #12
 800833c:	af00      	add	r7, sp, #0
 800833e:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN CUSTOM_STM_App_Notification_1 */

  /* USER CODE END CUSTOM_STM_App_Notification_1 */
  switch (pNotification->Custom_Evt_Opcode)
 8008340:	687b      	ldr	r3, [r7, #4]
 8008342:	781b      	ldrb	r3, [r3, #0]
 8008344:	2b03      	cmp	r3, #3
 8008346:	d80b      	bhi.n	8008360 <Custom_STM_App_Notification+0x28>
 8008348:	a201      	add	r2, pc, #4	@ (adr r2, 8008350 <Custom_STM_App_Notification+0x18>)
 800834a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800834e:	bf00      	nop
 8008350:	08008361 	.word	0x08008361
 8008354:	08008361 	.word	0x08008361
 8008358:	08008361 	.word	0x08008361
 800835c:	08008361 	.word	0x08008361

    default:
      /* USER CODE BEGIN CUSTOM_STM_App_Notification_default */

      /* USER CODE END CUSTOM_STM_App_Notification_default */
      break;
 8008360:	bf00      	nop
  }
  /* USER CODE BEGIN CUSTOM_STM_App_Notification_2 */

  /* USER CODE END CUSTOM_STM_App_Notification_2 */
  return;
 8008362:	bf00      	nop
}
 8008364:	370c      	adds	r7, #12
 8008366:	46bd      	mov	sp, r7
 8008368:	f85d 7b04 	ldr.w	r7, [sp], #4
 800836c:	4770      	bx	lr
 800836e:	bf00      	nop

08008370 <Custom_APP_Notification>:

void Custom_APP_Notification(Custom_App_ConnHandle_Not_evt_t *pNotification)
{
 8008370:	b480      	push	{r7}
 8008372:	b083      	sub	sp, #12
 8008374:	af00      	add	r7, sp, #0
 8008376:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN CUSTOM_APP_Notification_1 */

  /* USER CODE END CUSTOM_APP_Notification_1 */

  switch (pNotification->Custom_Evt_Opcode)
 8008378:	687b      	ldr	r3, [r7, #4]
 800837a:	781b      	ldrb	r3, [r3, #0]
 800837c:	2b00      	cmp	r3, #0
 800837e:	d002      	beq.n	8008386 <Custom_APP_Notification+0x16>
 8008380:	2b01      	cmp	r3, #1
 8008382:	d002      	beq.n	800838a <Custom_APP_Notification+0x1a>

    default:
      /* USER CODE BEGIN CUSTOM_APP_Notification_default */

      /* USER CODE END CUSTOM_APP_Notification_default */
      break;
 8008384:	e002      	b.n	800838c <Custom_APP_Notification+0x1c>
      break;
 8008386:	bf00      	nop
 8008388:	e000      	b.n	800838c <Custom_APP_Notification+0x1c>
      break;
 800838a:	bf00      	nop

  /* USER CODE BEGIN CUSTOM_APP_Notification_2 */

  /* USER CODE END CUSTOM_APP_Notification_2 */

  return;
 800838c:	bf00      	nop
}
 800838e:	370c      	adds	r7, #12
 8008390:	46bd      	mov	sp, r7
 8008392:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008396:	4770      	bx	lr

08008398 <Custom_APP_Init>:

void Custom_APP_Init(void)
{
 8008398:	b480      	push	{r7}
 800839a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN CUSTOM_APP_Init */

  /* USER CODE END CUSTOM_APP_Init */
  return;
 800839c:	bf00      	nop
}
 800839e:	46bd      	mov	sp, r7
 80083a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80083a4:	4770      	bx	lr
	...

080083a8 <Custom_Mycharnotify_Update_Char>:
 *
 *************************************************************/

/* mySvc */
__USED void Custom_Mycharnotify_Update_Char(void) /* Property Read */
{
 80083a8:	b580      	push	{r7, lr}
 80083aa:	b082      	sub	sp, #8
 80083ac:	af00      	add	r7, sp, #0
  uint8_t updateflag = 0;
 80083ae:	2300      	movs	r3, #0
 80083b0:	71fb      	strb	r3, [r7, #7]

  /* USER CODE BEGIN Mycharnotify_UC_1*/
  updateflag = 1;
 80083b2:	2301      	movs	r3, #1
 80083b4:	71fb      	strb	r3, [r7, #7]
  payload.current_time = (HAL_GetTick() / 1000); // Aktualizacja pola current_time
 80083b6:	f7f9 ffbb 	bl	8002330 <HAL_GetTick>
 80083ba:	4603      	mov	r3, r0
 80083bc:	4a17      	ldr	r2, [pc, #92]	@ (800841c <Custom_Mycharnotify_Update_Char+0x74>)
 80083be:	fba2 2303 	umull	r2, r3, r2, r3
 80083c2:	099b      	lsrs	r3, r3, #6
 80083c4:	4a16      	ldr	r2, [pc, #88]	@ (8008420 <Custom_Mycharnotify_Update_Char+0x78>)
 80083c6:	6053      	str	r3, [r2, #4]
  //        Custom_STM_App_Update_Char(CUSTOM_STM_MYCHARNOTIFY, (uint8_t *)&payload);
  memcpy(UpdateCharData, &payload, sizeof(payload));
 80083c8:	4b16      	ldr	r3, [pc, #88]	@ (8008424 <Custom_Mycharnotify_Update_Char+0x7c>)
 80083ca:	4a15      	ldr	r2, [pc, #84]	@ (8008420 <Custom_Mycharnotify_Update_Char+0x78>)
 80083cc:	e892 0003 	ldmia.w	r2, {r0, r1}
 80083d0:	e883 0003 	stmia.w	r3, {r0, r1}
  UpdateCharData[3] = (uint8_t)(payload.current_time & 0xFF);
 80083d4:	4b12      	ldr	r3, [pc, #72]	@ (8008420 <Custom_Mycharnotify_Update_Char+0x78>)
 80083d6:	685b      	ldr	r3, [r3, #4]
 80083d8:	b2da      	uxtb	r2, r3
 80083da:	4b12      	ldr	r3, [pc, #72]	@ (8008424 <Custom_Mycharnotify_Update_Char+0x7c>)
 80083dc:	70da      	strb	r2, [r3, #3]
  UpdateCharData[4] = (uint8_t)((payload.current_time >> 8) & 0xFF);
 80083de:	4b10      	ldr	r3, [pc, #64]	@ (8008420 <Custom_Mycharnotify_Update_Char+0x78>)
 80083e0:	685b      	ldr	r3, [r3, #4]
 80083e2:	0a1b      	lsrs	r3, r3, #8
 80083e4:	b2da      	uxtb	r2, r3
 80083e6:	4b0f      	ldr	r3, [pc, #60]	@ (8008424 <Custom_Mycharnotify_Update_Char+0x7c>)
 80083e8:	711a      	strb	r2, [r3, #4]
  UpdateCharData[5] = (uint8_t)((payload.current_time >> 16) & 0xFF);
 80083ea:	4b0d      	ldr	r3, [pc, #52]	@ (8008420 <Custom_Mycharnotify_Update_Char+0x78>)
 80083ec:	685b      	ldr	r3, [r3, #4]
 80083ee:	0c1b      	lsrs	r3, r3, #16
 80083f0:	b2da      	uxtb	r2, r3
 80083f2:	4b0c      	ldr	r3, [pc, #48]	@ (8008424 <Custom_Mycharnotify_Update_Char+0x7c>)
 80083f4:	715a      	strb	r2, [r3, #5]
  UpdateCharData[6] = (uint8_t)((payload.current_time >> 24) & 0xFF);
 80083f6:	4b0a      	ldr	r3, [pc, #40]	@ (8008420 <Custom_Mycharnotify_Update_Char+0x78>)
 80083f8:	685b      	ldr	r3, [r3, #4]
 80083fa:	0e1b      	lsrs	r3, r3, #24
 80083fc:	b2da      	uxtb	r2, r3
 80083fe:	4b09      	ldr	r3, [pc, #36]	@ (8008424 <Custom_Mycharnotify_Update_Char+0x7c>)
 8008400:	719a      	strb	r2, [r3, #6]
  /* USER CODE END Mycharnotify_UC_1*/

  if (updateflag != 0)
 8008402:	79fb      	ldrb	r3, [r7, #7]
 8008404:	2b00      	cmp	r3, #0
 8008406:	d004      	beq.n	8008412 <Custom_Mycharnotify_Update_Char+0x6a>
  {
    Custom_STM_App_Update_Char(CUSTOM_STM_MYCHARNOTIFY, (uint8_t *)UpdateCharData);
 8008408:	4906      	ldr	r1, [pc, #24]	@ (8008424 <Custom_Mycharnotify_Update_Char+0x7c>)
 800840a:	2001      	movs	r0, #1
 800840c:	f000 f9c8 	bl	80087a0 <Custom_STM_App_Update_Char>
  }

  /* USER CODE BEGIN Mycharnotify_UC_Last*/

  /* USER CODE END Mycharnotify_UC_Last*/
  return;
 8008410:	bf00      	nop
 8008412:	bf00      	nop
}
 8008414:	3708      	adds	r7, #8
 8008416:	46bd      	mov	sp, r7
 8008418:	bd80      	pop	{r7, pc}
 800841a:	bf00      	nop
 800841c:	10624dd3 	.word	0x10624dd3
 8008420:	2000044c 	.word	0x2000044c
 8008424:	20000454 	.word	0x20000454

08008428 <Custom_STM_Event_Handler>:
 * @brief  Event handler
 * @param  Event: Address of the buffer holding the Event
 * @retval Ack: Return whether the Event has been managed or not
 */
static SVCCTL_EvtAckStatus_t Custom_STM_Event_Handler(void *Event)
{
 8008428:	b580      	push	{r7, lr}
 800842a:	b090      	sub	sp, #64	@ 0x40
 800842c:	af00      	add	r7, sp, #0
 800842e:	6078      	str	r0, [r7, #4]
  Custom_STM_App_Notification_evt_t     Notification;
  /* USER CODE BEGIN Custom_STM_Event_Handler_1 */

  /* USER CODE END Custom_STM_Event_Handler_1 */

  return_value = SVCCTL_EvtNotAck;
 8008430:	2300      	movs	r3, #0
 8008432:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
  event_pckt = (hci_event_pckt *)(((hci_uart_pckt*)Event)->data);
 8008436:	687b      	ldr	r3, [r7, #4]
 8008438:	3301      	adds	r3, #1
 800843a:	637b      	str	r3, [r7, #52]	@ 0x34

  switch (event_pckt->evt)
 800843c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800843e:	781b      	ldrb	r3, [r3, #0]
 8008440:	2bff      	cmp	r3, #255	@ 0xff
 8008442:	f040 80ed 	bne.w	8008620 <Custom_STM_Event_Handler+0x1f8>
  {
    case HCI_VENDOR_SPECIFIC_DEBUG_EVT_CODE:
      blecore_evt = (evt_blecore_aci*)event_pckt->data;
 8008446:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008448:	3302      	adds	r3, #2
 800844a:	633b      	str	r3, [r7, #48]	@ 0x30
      switch (blecore_evt->ecode)
 800844c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800844e:	881b      	ldrh	r3, [r3, #0]
 8008450:	b29b      	uxth	r3, r3
 8008452:	f6a3 4301 	subw	r3, r3, #3073	@ 0xc01
 8008456:	2b1a      	cmp	r3, #26
 8008458:	f200 80de 	bhi.w	8008618 <Custom_STM_Event_Handler+0x1f0>
 800845c:	a201      	add	r2, pc, #4	@ (adr r2, 8008464 <Custom_STM_Event_Handler+0x3c>)
 800845e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008462:	bf00      	nop
 8008464:	080084d1 	.word	0x080084d1
 8008468:	08008619 	.word	0x08008619
 800846c:	08008619 	.word	0x08008619
 8008470:	08008619 	.word	0x08008619
 8008474:	08008619 	.word	0x08008619
 8008478:	08008619 	.word	0x08008619
 800847c:	08008619 	.word	0x08008619
 8008480:	08008619 	.word	0x08008619
 8008484:	08008619 	.word	0x08008619
 8008488:	08008619 	.word	0x08008619
 800848c:	08008619 	.word	0x08008619
 8008490:	08008619 	.word	0x08008619
 8008494:	08008619 	.word	0x08008619
 8008498:	08008619 	.word	0x08008619
 800849c:	08008619 	.word	0x08008619
 80084a0:	08008619 	.word	0x08008619
 80084a4:	08008619 	.word	0x08008619
 80084a8:	08008619 	.word	0x08008619
 80084ac:	08008619 	.word	0x08008619
 80084b0:	08008619 	.word	0x08008619
 80084b4:	08008619 	.word	0x08008619
 80084b8:	08008619 	.word	0x08008619
 80084bc:	08008619 	.word	0x08008619
 80084c0:	08008619 	.word	0x08008619
 80084c4:	08008619 	.word	0x08008619
 80084c8:	08008619 	.word	0x08008619
 80084cc:	080085fb 	.word	0x080085fb
      {
        case ACI_GATT_ATTRIBUTE_MODIFIED_VSEVT_CODE:
          /* USER CODE BEGIN EVT_BLUE_GATT_ATTRIBUTE_MODIFIED_BEGIN */

          /* USER CODE END EVT_BLUE_GATT_ATTRIBUTE_MODIFIED_BEGIN */
          attribute_modified = (aci_gatt_attribute_modified_event_rp0*)blecore_evt->data;
 80084d0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80084d2:	3302      	adds	r3, #2
 80084d4:	62bb      	str	r3, [r7, #40]	@ 0x28
          if (attribute_modified->Attr_Handle == (CustomContext.CustomMycharnotifyHdle + CHARACTERISTIC_DESCRIPTOR_ATTRIBUTE_OFFSET))
 80084d6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80084d8:	885b      	ldrh	r3, [r3, #2]
 80084da:	b29b      	uxth	r3, r3
 80084dc:	461a      	mov	r2, r3
 80084de:	4b54      	ldr	r3, [pc, #336]	@ (8008630 <Custom_STM_Event_Handler+0x208>)
 80084e0:	889b      	ldrh	r3, [r3, #4]
 80084e2:	3302      	adds	r3, #2
 80084e4:	429a      	cmp	r2, r3
 80084e6:	d119      	bne.n	800851c <Custom_STM_Event_Handler+0xf4>
          {
            return_value = SVCCTL_EvtAckFlowEnable;
 80084e8:	2301      	movs	r3, #1
 80084ea:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
            /* USER CODE BEGIN CUSTOM_STM_Service_1_Char_2 */

            /* USER CODE END CUSTOM_STM_Service_1_Char_2 */
            switch (attribute_modified->Attr_Data[0])
 80084ee:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80084f0:	7a1b      	ldrb	r3, [r3, #8]
 80084f2:	2b00      	cmp	r3, #0
 80084f4:	d002      	beq.n	80084fc <Custom_STM_Event_Handler+0xd4>
 80084f6:	2b01      	cmp	r3, #1
 80084f8:	d008      	beq.n	800850c <Custom_STM_Event_Handler+0xe4>

              default:
                /* USER CODE BEGIN CUSTOM_STM_Service_1_Char_2_default */

                /* USER CODE END CUSTOM_STM_Service_1_Char_2_default */
              break;
 80084fa:	e07d      	b.n	80085f8 <Custom_STM_Event_Handler+0x1d0>
                Notification.Custom_Evt_Opcode = CUSTOM_STM_MYCHARNOTIFY_NOTIFY_DISABLED_EVT;
 80084fc:	2302      	movs	r3, #2
 80084fe:	733b      	strb	r3, [r7, #12]
                Custom_STM_App_Notification(&Notification);
 8008500:	f107 030c 	add.w	r3, r7, #12
 8008504:	4618      	mov	r0, r3
 8008506:	f7ff ff17 	bl	8008338 <Custom_STM_App_Notification>
                break;
 800850a:	e075      	b.n	80085f8 <Custom_STM_Event_Handler+0x1d0>
                Notification.Custom_Evt_Opcode = CUSTOM_STM_MYCHARNOTIFY_NOTIFY_ENABLED_EVT;
 800850c:	2301      	movs	r3, #1
 800850e:	733b      	strb	r3, [r7, #12]
                Custom_STM_App_Notification(&Notification);
 8008510:	f107 030c 	add.w	r3, r7, #12
 8008514:	4618      	mov	r0, r3
 8008516:	f7ff ff0f 	bl	8008338 <Custom_STM_App_Notification>
                break;
 800851a:	e06d      	b.n	80085f8 <Custom_STM_Event_Handler+0x1d0>
            }
          }  /* if (attribute_modified->Attr_Handle == (CustomContext.CustomMycharnotifyHdle + CHARACTERISTIC_DESCRIPTOR_ATTRIBUTE_OFFSET))*/

          else if (attribute_modified->Attr_Handle == (CustomContext.CustomMycharwriteHdle + CHARACTERISTIC_VALUE_ATTRIBUTE_OFFSET))
 800851c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800851e:	885b      	ldrh	r3, [r3, #2]
 8008520:	b29b      	uxth	r3, r3
 8008522:	461a      	mov	r2, r3
 8008524:	4b42      	ldr	r3, [pc, #264]	@ (8008630 <Custom_STM_Event_Handler+0x208>)
 8008526:	885b      	ldrh	r3, [r3, #2]
 8008528:	3301      	adds	r3, #1
 800852a:	429a      	cmp	r2, r3
 800852c:	d176      	bne.n	800861c <Custom_STM_Event_Handler+0x1f4>
          {
            return_value = SVCCTL_EvtAckFlowEnable;
 800852e:	2301      	movs	r3, #1
 8008530:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
            /* USER CODE BEGIN CUSTOM_STM_Service_1_Char_1_ACI_GATT_ATTRIBUTE_MODIFIED_VSEVT_CODE */
            uint8_t *bluetooth_data = attribute_modified->Attr_Data;
 8008534:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008536:	3308      	adds	r3, #8
 8008538:	627b      	str	r3, [r7, #36]	@ 0x24
            uint16_t data_length = attribute_modified->Attr_Data_Length;
 800853a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800853c:	799a      	ldrb	r2, [r3, #6]
 800853e:	79db      	ldrb	r3, [r3, #7]
 8008540:	021b      	lsls	r3, r3, #8
 8008542:	4313      	orrs	r3, r2
 8008544:	847b      	strh	r3, [r7, #34]	@ 0x22
            printf("Received BLE Data (Length: %d): ", data_length);
 8008546:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 8008548:	4619      	mov	r1, r3
 800854a:	483a      	ldr	r0, [pc, #232]	@ (8008634 <Custom_STM_Event_Handler+0x20c>)
 800854c:	f000 fec8 	bl	80092e0 <iprintf>
            for (uint16_t i = 0; i < data_length; i++) {
 8008550:	2300      	movs	r3, #0
 8008552:	87bb      	strh	r3, [r7, #60]	@ 0x3c
 8008554:	e00a      	b.n	800856c <Custom_STM_Event_Handler+0x144>
              printf("%02X ", bluetooth_data[i]); // Heksadecymalny format
 8008556:	8fbb      	ldrh	r3, [r7, #60]	@ 0x3c
 8008558:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800855a:	4413      	add	r3, r2
 800855c:	781b      	ldrb	r3, [r3, #0]
 800855e:	4619      	mov	r1, r3
 8008560:	4835      	ldr	r0, [pc, #212]	@ (8008638 <Custom_STM_Event_Handler+0x210>)
 8008562:	f000 febd 	bl	80092e0 <iprintf>
            for (uint16_t i = 0; i < data_length; i++) {
 8008566:	8fbb      	ldrh	r3, [r7, #60]	@ 0x3c
 8008568:	3301      	adds	r3, #1
 800856a:	87bb      	strh	r3, [r7, #60]	@ 0x3c
 800856c:	8fba      	ldrh	r2, [r7, #60]	@ 0x3c
 800856e:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 8008570:	429a      	cmp	r2, r3
 8008572:	d3f0      	bcc.n	8008556 <Custom_STM_Event_Handler+0x12e>
            }
            printf("\n");
 8008574:	200a      	movs	r0, #10
 8008576:	f000 fec5 	bl	8009304 <putchar>
            for (uint8_t i = 1; i < 4; i++) {
 800857a:	2301      	movs	r3, #1
 800857c:	f887 303b 	strb.w	r3, [r7, #59]	@ 0x3b
 8008580:	e035      	b.n	80085ee <Custom_STM_Event_Handler+0x1c6>
                if (attribute_modified->Attr_Data[i] == 1) { // Wcz LED
 8008582:	f897 303b 	ldrb.w	r3, [r7, #59]	@ 0x3b
 8008586:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8008588:	4413      	add	r3, r2
 800858a:	7a1b      	ldrb	r3, [r3, #8]
 800858c:	2b01      	cmp	r3, #1
 800858e:	d111      	bne.n	80085b4 <Custom_STM_Event_Handler+0x18c>
                    HAL_GPIO_WritePin(LED[i-1].port, LED[i-1].pin, GPIO_PIN_SET);
 8008590:	f897 303b 	ldrb.w	r3, [r7, #59]	@ 0x3b
 8008594:	3b01      	subs	r3, #1
 8008596:	4a29      	ldr	r2, [pc, #164]	@ (800863c <Custom_STM_Event_Handler+0x214>)
 8008598:	f852 0033 	ldr.w	r0, [r2, r3, lsl #3]
 800859c:	f897 303b 	ldrb.w	r3, [r7, #59]	@ 0x3b
 80085a0:	3b01      	subs	r3, #1
 80085a2:	4a26      	ldr	r2, [pc, #152]	@ (800863c <Custom_STM_Event_Handler+0x214>)
 80085a4:	00db      	lsls	r3, r3, #3
 80085a6:	4413      	add	r3, r2
 80085a8:	889b      	ldrh	r3, [r3, #4]
 80085aa:	2201      	movs	r2, #1
 80085ac:	4619      	mov	r1, r3
 80085ae:	f7fa fa35 	bl	8002a1c <HAL_GPIO_WritePin>
 80085b2:	e017      	b.n	80085e4 <Custom_STM_Event_Handler+0x1bc>
                } else if (attribute_modified->Attr_Data[i] == 0) { // Wycz LED
 80085b4:	f897 303b 	ldrb.w	r3, [r7, #59]	@ 0x3b
 80085b8:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80085ba:	4413      	add	r3, r2
 80085bc:	7a1b      	ldrb	r3, [r3, #8]
 80085be:	2b00      	cmp	r3, #0
 80085c0:	d110      	bne.n	80085e4 <Custom_STM_Event_Handler+0x1bc>
                    HAL_GPIO_WritePin(LED[i-1].port, LED[i-1].pin, GPIO_PIN_RESET);
 80085c2:	f897 303b 	ldrb.w	r3, [r7, #59]	@ 0x3b
 80085c6:	3b01      	subs	r3, #1
 80085c8:	4a1c      	ldr	r2, [pc, #112]	@ (800863c <Custom_STM_Event_Handler+0x214>)
 80085ca:	f852 0033 	ldr.w	r0, [r2, r3, lsl #3]
 80085ce:	f897 303b 	ldrb.w	r3, [r7, #59]	@ 0x3b
 80085d2:	3b01      	subs	r3, #1
 80085d4:	4a19      	ldr	r2, [pc, #100]	@ (800863c <Custom_STM_Event_Handler+0x214>)
 80085d6:	00db      	lsls	r3, r3, #3
 80085d8:	4413      	add	r3, r2
 80085da:	889b      	ldrh	r3, [r3, #4]
 80085dc:	2200      	movs	r2, #0
 80085de:	4619      	mov	r1, r3
 80085e0:	f7fa fa1c 	bl	8002a1c <HAL_GPIO_WritePin>
            for (uint8_t i = 1; i < 4; i++) {
 80085e4:	f897 303b 	ldrb.w	r3, [r7, #59]	@ 0x3b
 80085e8:	3301      	adds	r3, #1
 80085ea:	f887 303b 	strb.w	r3, [r7, #59]	@ 0x3b
 80085ee:	f897 303b 	ldrb.w	r3, [r7, #59]	@ 0x3b
 80085f2:	2b03      	cmp	r3, #3
 80085f4:	d9c5      	bls.n	8008582 <Custom_STM_Event_Handler+0x15a>
            /* USER CODE END CUSTOM_STM_Service_1_Char_1_ACI_GATT_ATTRIBUTE_MODIFIED_VSEVT_CODE */
          } /* if (attribute_modified->Attr_Handle == (CustomContext.CustomMycharwriteHdle + CHARACTERISTIC_VALUE_ATTRIBUTE_OFFSET))*/
          /* USER CODE BEGIN EVT_BLUE_GATT_ATTRIBUTE_MODIFIED_END */

          /* USER CODE END EVT_BLUE_GATT_ATTRIBUTE_MODIFIED_END */
          break;
 80085f6:	e011      	b.n	800861c <Custom_STM_Event_Handler+0x1f4>
 80085f8:	e010      	b.n	800861c <Custom_STM_Event_Handler+0x1f4>
		case ACI_GATT_NOTIFICATION_COMPLETE_VSEVT_CODE:
        {
          /* USER CODE BEGIN EVT_BLUE_GATT_NOTIFICATION_COMPLETE_BEGIN */

          /* USER CODE END EVT_BLUE_GATT_NOTIFICATION_COMPLETE_BEGIN */
          notification_complete = (aci_gatt_notification_complete_event_rp0*)blecore_evt->data;
 80085fa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80085fc:	3302      	adds	r3, #2
 80085fe:	62fb      	str	r3, [r7, #44]	@ 0x2c
          Notification.Custom_Evt_Opcode = CUSTOM_STM_NOTIFICATION_COMPLETE_EVT;
 8008600:	2303      	movs	r3, #3
 8008602:	733b      	strb	r3, [r7, #12]
          Notification.AttrHandle = notification_complete->Attr_Handle;
 8008604:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008606:	881b      	ldrh	r3, [r3, #0]
 8008608:	b29b      	uxth	r3, r3
 800860a:	83bb      	strh	r3, [r7, #28]
          Custom_STM_App_Notification(&Notification);
 800860c:	f107 030c 	add.w	r3, r7, #12
 8008610:	4618      	mov	r0, r3
 8008612:	f7ff fe91 	bl	8008338 <Custom_STM_App_Notification>
          /* USER CODE BEGIN EVT_BLUE_GATT_NOTIFICATION_COMPLETE_END */

          /* USER CODE END EVT_BLUE_GATT_NOTIFICATION_COMPLETE_END */
          break;
 8008616:	e002      	b.n	800861e <Custom_STM_Event_Handler+0x1f6>
        /* USER CODE END BLECORE_EVT */
        default:
          /* USER CODE BEGIN EVT_DEFAULT */

          /* USER CODE END EVT_DEFAULT */
          break;
 8008618:	bf00      	nop
 800861a:	e002      	b.n	8008622 <Custom_STM_Event_Handler+0x1fa>
          break;
 800861c:	bf00      	nop
      }
      /* USER CODE BEGIN EVT_VENDOR*/

      /* USER CODE END EVT_VENDOR*/
      break; /* HCI_VENDOR_SPECIFIC_DEBUG_EVT_CODE */
 800861e:	e000      	b.n	8008622 <Custom_STM_Event_Handler+0x1fa>

    default:
      /* USER CODE BEGIN EVENT_PCKT*/

      /* USER CODE END EVENT_PCKT*/
      break;
 8008620:	bf00      	nop

  /* USER CODE BEGIN Custom_STM_Event_Handler_2 */

  /* USER CODE END Custom_STM_Event_Handler_2 */

  return(return_value);
 8008622:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
}/* end Custom_STM_Event_Handler */
 8008626:	4618      	mov	r0, r3
 8008628:	3740      	adds	r7, #64	@ 0x40
 800862a:	46bd      	mov	sp, r7
 800862c:	bd80      	pop	{r7, pc}
 800862e:	bf00      	nop
 8008630:	20000654 	.word	0x20000654
 8008634:	0800a0f8 	.word	0x0800a0f8
 8008638:	0800a11c 	.word	0x0800a11c
 800863c:	20000008 	.word	0x20000008

08008640 <SVCCTL_InitCustomSvc>:
 * @brief  Service initialization
 * @param  None
 * @retval None
 */
void SVCCTL_InitCustomSvc(void)
{
 8008640:	b580      	push	{r7, lr}
 8008642:	b08c      	sub	sp, #48	@ 0x30
 8008644:	af06      	add	r7, sp, #24

  Char_UUID_t  uuid;
  tBleStatus ret = BLE_STATUS_INVALID_PARAMS;
 8008646:	2392      	movs	r3, #146	@ 0x92
 8008648:	75fb      	strb	r3, [r7, #23]
  /* USER CODE END SVCCTL_InitCustomSvc_1 */

  /**
   *  Register the event handler to the BLE controller
   */
  SVCCTL_RegisterSvcHandler(Custom_STM_Event_Handler);
 800864a:	484f      	ldr	r0, [pc, #316]	@ (8008788 <SVCCTL_InitCustomSvc+0x148>)
 800864c:	f7fe fbe0 	bl	8006e10 <SVCCTL_RegisterSvcHandler>
   *                              = 6
   *
   * This value doesn't take into account number of descriptors manually added
   * In case of descriptors added, please update the max_attr_record value accordingly in the next SVCCTL_InitService User Section
   */
  max_attr_record = 6;
 8008650:	2306      	movs	r3, #6
 8008652:	75bb      	strb	r3, [r7, #22]
  /* USER CODE BEGIN SVCCTL_InitService */
  /* max_attr_record to be updated if descriptors have been added */

  /* USER CODE END SVCCTL_InitService */

  COPY_MYSVC_UUID(uuid.Char_UUID_128);
 8008654:	238f      	movs	r3, #143	@ 0x8f
 8008656:	713b      	strb	r3, [r7, #4]
 8008658:	23e5      	movs	r3, #229	@ 0xe5
 800865a:	717b      	strb	r3, [r7, #5]
 800865c:	23b3      	movs	r3, #179	@ 0xb3
 800865e:	71bb      	strb	r3, [r7, #6]
 8008660:	23d5      	movs	r3, #213	@ 0xd5
 8008662:	71fb      	strb	r3, [r7, #7]
 8008664:	232e      	movs	r3, #46	@ 0x2e
 8008666:	723b      	strb	r3, [r7, #8]
 8008668:	237f      	movs	r3, #127	@ 0x7f
 800866a:	727b      	strb	r3, [r7, #9]
 800866c:	234a      	movs	r3, #74	@ 0x4a
 800866e:	72bb      	strb	r3, [r7, #10]
 8008670:	2398      	movs	r3, #152	@ 0x98
 8008672:	72fb      	strb	r3, [r7, #11]
 8008674:	232a      	movs	r3, #42	@ 0x2a
 8008676:	733b      	strb	r3, [r7, #12]
 8008678:	2348      	movs	r3, #72	@ 0x48
 800867a:	737b      	strb	r3, [r7, #13]
 800867c:	237a      	movs	r3, #122	@ 0x7a
 800867e:	73bb      	strb	r3, [r7, #14]
 8008680:	23cc      	movs	r3, #204	@ 0xcc
 8008682:	73fb      	strb	r3, [r7, #15]
 8008684:	2300      	movs	r3, #0
 8008686:	743b      	strb	r3, [r7, #16]
 8008688:	2300      	movs	r3, #0
 800868a:	747b      	strb	r3, [r7, #17]
 800868c:	2300      	movs	r3, #0
 800868e:	74bb      	strb	r3, [r7, #18]
 8008690:	2300      	movs	r3, #0
 8008692:	74fb      	strb	r3, [r7, #19]
  ret = aci_gatt_add_service(UUID_TYPE_128,
 8008694:	7dbb      	ldrb	r3, [r7, #22]
 8008696:	1d39      	adds	r1, r7, #4
 8008698:	4a3c      	ldr	r2, [pc, #240]	@ (800878c <SVCCTL_InitCustomSvc+0x14c>)
 800869a:	9200      	str	r2, [sp, #0]
 800869c:	2201      	movs	r2, #1
 800869e:	2002      	movs	r0, #2
 80086a0:	f7fd fe2a 	bl	80062f8 <aci_gatt_add_service>
 80086a4:	4603      	mov	r3, r0
 80086a6:	75fb      	strb	r3, [r7, #23]
  }

  /**
   *  myCharWrite
   */
  COPY_MYCHARWRITE_UUID(uuid.Char_UUID_128);
 80086a8:	2319      	movs	r3, #25
 80086aa:	713b      	strb	r3, [r7, #4]
 80086ac:	23ed      	movs	r3, #237	@ 0xed
 80086ae:	717b      	strb	r3, [r7, #5]
 80086b0:	2382      	movs	r3, #130	@ 0x82
 80086b2:	71bb      	strb	r3, [r7, #6]
 80086b4:	23ae      	movs	r3, #174	@ 0xae
 80086b6:	71fb      	strb	r3, [r7, #7]
 80086b8:	23ed      	movs	r3, #237	@ 0xed
 80086ba:	723b      	strb	r3, [r7, #8]
 80086bc:	2321      	movs	r3, #33	@ 0x21
 80086be:	727b      	strb	r3, [r7, #9]
 80086c0:	234c      	movs	r3, #76	@ 0x4c
 80086c2:	72bb      	strb	r3, [r7, #10]
 80086c4:	239d      	movs	r3, #157	@ 0x9d
 80086c6:	72fb      	strb	r3, [r7, #11]
 80086c8:	2341      	movs	r3, #65	@ 0x41
 80086ca:	733b      	strb	r3, [r7, #12]
 80086cc:	2345      	movs	r3, #69	@ 0x45
 80086ce:	737b      	strb	r3, [r7, #13]
 80086d0:	2322      	movs	r3, #34	@ 0x22
 80086d2:	73bb      	strb	r3, [r7, #14]
 80086d4:	238e      	movs	r3, #142	@ 0x8e
 80086d6:	73fb      	strb	r3, [r7, #15]
 80086d8:	2300      	movs	r3, #0
 80086da:	743b      	strb	r3, [r7, #16]
 80086dc:	2300      	movs	r3, #0
 80086de:	747b      	strb	r3, [r7, #17]
 80086e0:	2300      	movs	r3, #0
 80086e2:	74bb      	strb	r3, [r7, #18]
 80086e4:	2300      	movs	r3, #0
 80086e6:	74fb      	strb	r3, [r7, #19]
  ret = aci_gatt_add_char(CustomContext.CustomMysvcHdle,
 80086e8:	4b28      	ldr	r3, [pc, #160]	@ (800878c <SVCCTL_InitCustomSvc+0x14c>)
 80086ea:	8818      	ldrh	r0, [r3, #0]
 80086ec:	4b28      	ldr	r3, [pc, #160]	@ (8008790 <SVCCTL_InitCustomSvc+0x150>)
 80086ee:	881b      	ldrh	r3, [r3, #0]
 80086f0:	1d3a      	adds	r2, r7, #4
 80086f2:	4928      	ldr	r1, [pc, #160]	@ (8008794 <SVCCTL_InitCustomSvc+0x154>)
 80086f4:	9105      	str	r1, [sp, #20]
 80086f6:	2100      	movs	r1, #0
 80086f8:	9104      	str	r1, [sp, #16]
 80086fa:	2110      	movs	r1, #16
 80086fc:	9103      	str	r1, [sp, #12]
 80086fe:	2101      	movs	r1, #1
 8008700:	9102      	str	r1, [sp, #8]
 8008702:	2100      	movs	r1, #0
 8008704:	9101      	str	r1, [sp, #4]
 8008706:	2108      	movs	r1, #8
 8008708:	9100      	str	r1, [sp, #0]
 800870a:	2102      	movs	r1, #2
 800870c:	f7fd feca 	bl	80064a4 <aci_gatt_add_char>
 8008710:	4603      	mov	r3, r0
 8008712:	75fb      	strb	r3, [r7, #23]

  /* USER CODE END SVCCTL_Init_Service1_Char1 */
  /**
   *  myCharNotify
   */
  COPY_MYCHARNOTIFY_UUID(uuid.Char_UUID_128);
 8008714:	2319      	movs	r3, #25
 8008716:	713b      	strb	r3, [r7, #4]
 8008718:	23ed      	movs	r3, #237	@ 0xed
 800871a:	717b      	strb	r3, [r7, #5]
 800871c:	2382      	movs	r3, #130	@ 0x82
 800871e:	71bb      	strb	r3, [r7, #6]
 8008720:	23ae      	movs	r3, #174	@ 0xae
 8008722:	71fb      	strb	r3, [r7, #7]
 8008724:	23ed      	movs	r3, #237	@ 0xed
 8008726:	723b      	strb	r3, [r7, #8]
 8008728:	2321      	movs	r3, #33	@ 0x21
 800872a:	727b      	strb	r3, [r7, #9]
 800872c:	234c      	movs	r3, #76	@ 0x4c
 800872e:	72bb      	strb	r3, [r7, #10]
 8008730:	239d      	movs	r3, #157	@ 0x9d
 8008732:	72fb      	strb	r3, [r7, #11]
 8008734:	2341      	movs	r3, #65	@ 0x41
 8008736:	733b      	strb	r3, [r7, #12]
 8008738:	2345      	movs	r3, #69	@ 0x45
 800873a:	737b      	strb	r3, [r7, #13]
 800873c:	2322      	movs	r3, #34	@ 0x22
 800873e:	73bb      	strb	r3, [r7, #14]
 8008740:	238e      	movs	r3, #142	@ 0x8e
 8008742:	73fb      	strb	r3, [r7, #15]
 8008744:	2300      	movs	r3, #0
 8008746:	743b      	strb	r3, [r7, #16]
 8008748:	2310      	movs	r3, #16
 800874a:	747b      	strb	r3, [r7, #17]
 800874c:	2300      	movs	r3, #0
 800874e:	74bb      	strb	r3, [r7, #18]
 8008750:	2300      	movs	r3, #0
 8008752:	74fb      	strb	r3, [r7, #19]
  ret = aci_gatt_add_char(CustomContext.CustomMysvcHdle,
 8008754:	4b0d      	ldr	r3, [pc, #52]	@ (800878c <SVCCTL_InitCustomSvc+0x14c>)
 8008756:	8818      	ldrh	r0, [r3, #0]
 8008758:	4b0f      	ldr	r3, [pc, #60]	@ (8008798 <SVCCTL_InitCustomSvc+0x158>)
 800875a:	881b      	ldrh	r3, [r3, #0]
 800875c:	1d3a      	adds	r2, r7, #4
 800875e:	490f      	ldr	r1, [pc, #60]	@ (800879c <SVCCTL_InitCustomSvc+0x15c>)
 8008760:	9105      	str	r1, [sp, #20]
 8008762:	2100      	movs	r1, #0
 8008764:	9104      	str	r1, [sp, #16]
 8008766:	2110      	movs	r1, #16
 8008768:	9103      	str	r1, [sp, #12]
 800876a:	210f      	movs	r1, #15
 800876c:	9102      	str	r1, [sp, #8]
 800876e:	2100      	movs	r1, #0
 8008770:	9101      	str	r1, [sp, #4]
 8008772:	2110      	movs	r1, #16
 8008774:	9100      	str	r1, [sp, #0]
 8008776:	2102      	movs	r1, #2
 8008778:	f7fd fe94 	bl	80064a4 <aci_gatt_add_char>
 800877c:	4603      	mov	r3, r0
 800877e:	75fb      	strb	r3, [r7, #23]

  /* USER CODE BEGIN SVCCTL_InitCustomSvc_2 */

  /* USER CODE END SVCCTL_InitCustomSvc_2 */

  return;
 8008780:	bf00      	nop
}
 8008782:	3718      	adds	r7, #24
 8008784:	46bd      	mov	sp, r7
 8008786:	bd80      	pop	{r7, pc}
 8008788:	08008429 	.word	0x08008429
 800878c:	20000654 	.word	0x20000654
 8008790:	20000076 	.word	0x20000076
 8008794:	20000656 	.word	0x20000656
 8008798:	20000078 	.word	0x20000078
 800879c:	20000658 	.word	0x20000658

080087a0 <Custom_STM_App_Update_Char>:
 * @param  CharOpcode: Characteristic identifier
 * @param  Service_Instance: Instance of the service to which the characteristic belongs
 *
 */
tBleStatus Custom_STM_App_Update_Char(Custom_STM_Char_Opcode_t CharOpcode, uint8_t *pPayload)
{
 80087a0:	b580      	push	{r7, lr}
 80087a2:	b086      	sub	sp, #24
 80087a4:	af02      	add	r7, sp, #8
 80087a6:	4603      	mov	r3, r0
 80087a8:	6039      	str	r1, [r7, #0]
 80087aa:	71fb      	strb	r3, [r7, #7]
  tBleStatus ret = BLE_STATUS_INVALID_PARAMS;
 80087ac:	2392      	movs	r3, #146	@ 0x92
 80087ae:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN Custom_STM_App_Update_Char_1 */

  /* USER CODE END Custom_STM_App_Update_Char_1 */

  switch (CharOpcode)
 80087b0:	79fb      	ldrb	r3, [r7, #7]
 80087b2:	2b00      	cmp	r3, #0
 80087b4:	d002      	beq.n	80087bc <Custom_STM_App_Update_Char+0x1c>
 80087b6:	2b01      	cmp	r3, #1
 80087b8:	d010      	beq.n	80087dc <Custom_STM_App_Update_Char+0x3c>

      /* USER CODE END CUSTOM_STM_App_Update_Service_1_Char_2*/
      break;

    default:
      break;
 80087ba:	e01f      	b.n	80087fc <Custom_STM_App_Update_Char+0x5c>
      ret = aci_gatt_update_char_value(CustomContext.CustomMysvcHdle,
 80087bc:	4b12      	ldr	r3, [pc, #72]	@ (8008808 <Custom_STM_App_Update_Char+0x68>)
 80087be:	8818      	ldrh	r0, [r3, #0]
 80087c0:	4b11      	ldr	r3, [pc, #68]	@ (8008808 <Custom_STM_App_Update_Char+0x68>)
 80087c2:	8859      	ldrh	r1, [r3, #2]
 80087c4:	4b11      	ldr	r3, [pc, #68]	@ (800880c <Custom_STM_App_Update_Char+0x6c>)
 80087c6:	881b      	ldrh	r3, [r3, #0]
 80087c8:	b2da      	uxtb	r2, r3
 80087ca:	683b      	ldr	r3, [r7, #0]
 80087cc:	9300      	str	r3, [sp, #0]
 80087ce:	4613      	mov	r3, r2
 80087d0:	2200      	movs	r2, #0
 80087d2:	f7fd ff6f 	bl	80066b4 <aci_gatt_update_char_value>
 80087d6:	4603      	mov	r3, r0
 80087d8:	73fb      	strb	r3, [r7, #15]
      break;
 80087da:	e00f      	b.n	80087fc <Custom_STM_App_Update_Char+0x5c>
      ret = aci_gatt_update_char_value(CustomContext.CustomMysvcHdle,
 80087dc:	4b0a      	ldr	r3, [pc, #40]	@ (8008808 <Custom_STM_App_Update_Char+0x68>)
 80087de:	8818      	ldrh	r0, [r3, #0]
 80087e0:	4b09      	ldr	r3, [pc, #36]	@ (8008808 <Custom_STM_App_Update_Char+0x68>)
 80087e2:	8899      	ldrh	r1, [r3, #4]
 80087e4:	4b0a      	ldr	r3, [pc, #40]	@ (8008810 <Custom_STM_App_Update_Char+0x70>)
 80087e6:	881b      	ldrh	r3, [r3, #0]
 80087e8:	b2da      	uxtb	r2, r3
 80087ea:	683b      	ldr	r3, [r7, #0]
 80087ec:	9300      	str	r3, [sp, #0]
 80087ee:	4613      	mov	r3, r2
 80087f0:	2200      	movs	r2, #0
 80087f2:	f7fd ff5f 	bl	80066b4 <aci_gatt_update_char_value>
 80087f6:	4603      	mov	r3, r0
 80087f8:	73fb      	strb	r3, [r7, #15]
      break;
 80087fa:	bf00      	nop

  /* USER CODE BEGIN Custom_STM_App_Update_Char_2 */

  /* USER CODE END Custom_STM_App_Update_Char_2 */

  return ret;
 80087fc:	7bfb      	ldrb	r3, [r7, #15]
}
 80087fe:	4618      	mov	r0, r3
 8008800:	3710      	adds	r7, #16
 8008802:	46bd      	mov	sp, r7
 8008804:	bd80      	pop	{r7, pc}
 8008806:	bf00      	nop
 8008808:	20000654 	.word	0x20000654
 800880c:	20000076 	.word	0x20000076
 8008810:	20000078 	.word	0x20000078

08008814 <LL_PWR_EnableBootC2>:
{
 8008814:	b480      	push	{r7}
 8008816:	af00      	add	r7, sp, #0
  SET_BIT(PWR->CR4, PWR_CR4_C2BOOT);
 8008818:	4b05      	ldr	r3, [pc, #20]	@ (8008830 <LL_PWR_EnableBootC2+0x1c>)
 800881a:	68db      	ldr	r3, [r3, #12]
 800881c:	4a04      	ldr	r2, [pc, #16]	@ (8008830 <LL_PWR_EnableBootC2+0x1c>)
 800881e:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8008822:	60d3      	str	r3, [r2, #12]
}
 8008824:	bf00      	nop
 8008826:	46bd      	mov	sp, r7
 8008828:	f85d 7b04 	ldr.w	r7, [sp], #4
 800882c:	4770      	bx	lr
 800882e:	bf00      	nop
 8008830:	58000400 	.word	0x58000400

08008834 <LL_C2_EXTI_EnableEvent_32_63>:
{
 8008834:	b480      	push	{r7}
 8008836:	b083      	sub	sp, #12
 8008838:	af00      	add	r7, sp, #0
 800883a:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->C2EMR2, ExtiLine);
 800883c:	4b06      	ldr	r3, [pc, #24]	@ (8008858 <LL_C2_EXTI_EnableEvent_32_63+0x24>)
 800883e:	f8d3 20d4 	ldr.w	r2, [r3, #212]	@ 0xd4
 8008842:	4905      	ldr	r1, [pc, #20]	@ (8008858 <LL_C2_EXTI_EnableEvent_32_63+0x24>)
 8008844:	687b      	ldr	r3, [r7, #4]
 8008846:	4313      	orrs	r3, r2
 8008848:	f8c1 30d4 	str.w	r3, [r1, #212]	@ 0xd4
}
 800884c:	bf00      	nop
 800884e:	370c      	adds	r7, #12
 8008850:	46bd      	mov	sp, r7
 8008852:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008856:	4770      	bx	lr
 8008858:	58000800 	.word	0x58000800

0800885c <LL_EXTI_EnableRisingTrig_32_63>:
  *         @arg @ref LL_EXTI_LINE_41
  *         (*) value not defined in all devices
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_EnableRisingTrig_32_63(uint32_t ExtiLine)
{
 800885c:	b480      	push	{r7}
 800885e:	b083      	sub	sp, #12
 8008860:	af00      	add	r7, sp, #0
 8008862:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->RTSR2, ExtiLine);
 8008864:	4b05      	ldr	r3, [pc, #20]	@ (800887c <LL_EXTI_EnableRisingTrig_32_63+0x20>)
 8008866:	6a1a      	ldr	r2, [r3, #32]
 8008868:	4904      	ldr	r1, [pc, #16]	@ (800887c <LL_EXTI_EnableRisingTrig_32_63+0x20>)
 800886a:	687b      	ldr	r3, [r7, #4]
 800886c:	4313      	orrs	r3, r2
 800886e:	620b      	str	r3, [r1, #32]
}
 8008870:	bf00      	nop
 8008872:	370c      	adds	r7, #12
 8008874:	46bd      	mov	sp, r7
 8008876:	f85d 7b04 	ldr.w	r7, [sp], #4
 800887a:	4770      	bx	lr
 800887c:	58000800 	.word	0x58000800

08008880 <LL_AHB3_GRP1_EnableClock>:
{
 8008880:	b480      	push	{r7}
 8008882:	b085      	sub	sp, #20
 8008884:	af00      	add	r7, sp, #0
 8008886:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->AHB3ENR, Periphs);
 8008888:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800888c:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 800888e:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8008892:	687b      	ldr	r3, [r7, #4]
 8008894:	4313      	orrs	r3, r2
 8008896:	650b      	str	r3, [r1, #80]	@ 0x50
  tmpreg = READ_BIT(RCC->AHB3ENR, Periphs);
 8008898:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800889c:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 800889e:	687b      	ldr	r3, [r7, #4]
 80088a0:	4013      	ands	r3, r2
 80088a2:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 80088a4:	68fb      	ldr	r3, [r7, #12]
}
 80088a6:	bf00      	nop
 80088a8:	3714      	adds	r7, #20
 80088aa:	46bd      	mov	sp, r7
 80088ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80088b0:	4770      	bx	lr

080088b2 <LL_C2_AHB3_GRP1_EnableClock>:
  *         @arg @ref LL_C2_AHB3_GRP1_PERIPH_IPCC
  *         @arg @ref LL_C2_AHB3_GRP1_PERIPH_FLASH
  * @retval None
  */
__STATIC_INLINE void LL_C2_AHB3_GRP1_EnableClock(uint32_t Periphs)
{
 80088b2:	b480      	push	{r7}
 80088b4:	b085      	sub	sp, #20
 80088b6:	af00      	add	r7, sp, #0
 80088b8:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->C2AHB3ENR, Periphs);
 80088ba:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80088be:	f8d3 2150 	ldr.w	r2, [r3, #336]	@ 0x150
 80088c2:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 80088c6:	687b      	ldr	r3, [r7, #4]
 80088c8:	4313      	orrs	r3, r2
 80088ca:	f8c1 3150 	str.w	r3, [r1, #336]	@ 0x150
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->C2AHB3ENR, Periphs);
 80088ce:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80088d2:	f8d3 2150 	ldr.w	r2, [r3, #336]	@ 0x150
 80088d6:	687b      	ldr	r3, [r7, #4]
 80088d8:	4013      	ands	r3, r2
 80088da:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 80088dc:	68fb      	ldr	r3, [r7, #12]
}
 80088de:	bf00      	nop
 80088e0:	3714      	adds	r7, #20
 80088e2:	46bd      	mov	sp, r7
 80088e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80088e8:	4770      	bx	lr

080088ea <LL_C1_IPCC_EnableIT_TXF>:
  * @rmtoll C1CR          TXFIE         LL_C1_IPCC_EnableIT_TXF
  * @param  IPCCx IPCC Instance.
  * @retval None
  */
__STATIC_INLINE void LL_C1_IPCC_EnableIT_TXF(IPCC_TypeDef *IPCCx)
{
 80088ea:	b480      	push	{r7}
 80088ec:	b083      	sub	sp, #12
 80088ee:	af00      	add	r7, sp, #0
 80088f0:	6078      	str	r0, [r7, #4]
  SET_BIT(IPCCx->C1CR, IPCC_C1CR_TXFIE);
 80088f2:	687b      	ldr	r3, [r7, #4]
 80088f4:	681b      	ldr	r3, [r3, #0]
 80088f6:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 80088fa:	687b      	ldr	r3, [r7, #4]
 80088fc:	601a      	str	r2, [r3, #0]
}
 80088fe:	bf00      	nop
 8008900:	370c      	adds	r7, #12
 8008902:	46bd      	mov	sp, r7
 8008904:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008908:	4770      	bx	lr

0800890a <LL_C1_IPCC_EnableIT_RXO>:
  * @rmtoll C1CR          RXOIE         LL_C1_IPCC_EnableIT_RXO
  * @param  IPCCx IPCC Instance.
  * @retval None
  */
__STATIC_INLINE void LL_C1_IPCC_EnableIT_RXO(IPCC_TypeDef *IPCCx)
{
 800890a:	b480      	push	{r7}
 800890c:	b083      	sub	sp, #12
 800890e:	af00      	add	r7, sp, #0
 8008910:	6078      	str	r0, [r7, #4]
  SET_BIT(IPCCx->C1CR, IPCC_C1CR_RXOIE);
 8008912:	687b      	ldr	r3, [r7, #4]
 8008914:	681b      	ldr	r3, [r3, #0]
 8008916:	f043 0201 	orr.w	r2, r3, #1
 800891a:	687b      	ldr	r3, [r7, #4]
 800891c:	601a      	str	r2, [r3, #0]
}
 800891e:	bf00      	nop
 8008920:	370c      	adds	r7, #12
 8008922:	46bd      	mov	sp, r7
 8008924:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008928:	4770      	bx	lr

0800892a <LL_C1_IPCC_EnableTransmitChannel>:
  *         @arg @ref LL_IPCC_CHANNEL_5
  *         @arg @ref LL_IPCC_CHANNEL_6
  * @retval None
  */
__STATIC_INLINE void LL_C1_IPCC_EnableTransmitChannel(IPCC_TypeDef *IPCCx, uint32_t Channel)
{
 800892a:	b480      	push	{r7}
 800892c:	b083      	sub	sp, #12
 800892e:	af00      	add	r7, sp, #0
 8008930:	6078      	str	r0, [r7, #4]
 8008932:	6039      	str	r1, [r7, #0]
  CLEAR_BIT(IPCCx->C1MR, Channel << IPCC_C1MR_CH1FM_Pos);
 8008934:	687b      	ldr	r3, [r7, #4]
 8008936:	685a      	ldr	r2, [r3, #4]
 8008938:	683b      	ldr	r3, [r7, #0]
 800893a:	041b      	lsls	r3, r3, #16
 800893c:	43db      	mvns	r3, r3
 800893e:	401a      	ands	r2, r3
 8008940:	687b      	ldr	r3, [r7, #4]
 8008942:	605a      	str	r2, [r3, #4]
}
 8008944:	bf00      	nop
 8008946:	370c      	adds	r7, #12
 8008948:	46bd      	mov	sp, r7
 800894a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800894e:	4770      	bx	lr

08008950 <LL_C1_IPCC_DisableTransmitChannel>:
  *         @arg @ref LL_IPCC_CHANNEL_5
  *         @arg @ref LL_IPCC_CHANNEL_6
  * @retval None
  */
__STATIC_INLINE void LL_C1_IPCC_DisableTransmitChannel(IPCC_TypeDef *IPCCx, uint32_t Channel)
{
 8008950:	b480      	push	{r7}
 8008952:	b083      	sub	sp, #12
 8008954:	af00      	add	r7, sp, #0
 8008956:	6078      	str	r0, [r7, #4]
 8008958:	6039      	str	r1, [r7, #0]
  SET_BIT(IPCCx->C1MR, Channel << IPCC_C1MR_CH1FM_Pos);
 800895a:	687b      	ldr	r3, [r7, #4]
 800895c:	685a      	ldr	r2, [r3, #4]
 800895e:	683b      	ldr	r3, [r7, #0]
 8008960:	041b      	lsls	r3, r3, #16
 8008962:	431a      	orrs	r2, r3
 8008964:	687b      	ldr	r3, [r7, #4]
 8008966:	605a      	str	r2, [r3, #4]
}
 8008968:	bf00      	nop
 800896a:	370c      	adds	r7, #12
 800896c:	46bd      	mov	sp, r7
 800896e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008972:	4770      	bx	lr

08008974 <LL_C1_IPCC_EnableReceiveChannel>:
  *         @arg @ref LL_IPCC_CHANNEL_5
  *         @arg @ref LL_IPCC_CHANNEL_6
  * @retval None
  */
__STATIC_INLINE void LL_C1_IPCC_EnableReceiveChannel(IPCC_TypeDef *IPCCx, uint32_t Channel)
{
 8008974:	b480      	push	{r7}
 8008976:	b083      	sub	sp, #12
 8008978:	af00      	add	r7, sp, #0
 800897a:	6078      	str	r0, [r7, #4]
 800897c:	6039      	str	r1, [r7, #0]
  CLEAR_BIT(IPCCx->C1MR, Channel);
 800897e:	687b      	ldr	r3, [r7, #4]
 8008980:	685a      	ldr	r2, [r3, #4]
 8008982:	683b      	ldr	r3, [r7, #0]
 8008984:	43db      	mvns	r3, r3
 8008986:	401a      	ands	r2, r3
 8008988:	687b      	ldr	r3, [r7, #4]
 800898a:	605a      	str	r2, [r3, #4]
}
 800898c:	bf00      	nop
 800898e:	370c      	adds	r7, #12
 8008990:	46bd      	mov	sp, r7
 8008992:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008996:	4770      	bx	lr

08008998 <LL_C1_IPCC_ClearFlag_CHx>:
  *         @arg @ref LL_IPCC_CHANNEL_5
  *         @arg @ref LL_IPCC_CHANNEL_6
  * @retval None
  */
__STATIC_INLINE void LL_C1_IPCC_ClearFlag_CHx(IPCC_TypeDef *IPCCx, uint32_t Channel)
{
 8008998:	b480      	push	{r7}
 800899a:	b083      	sub	sp, #12
 800899c:	af00      	add	r7, sp, #0
 800899e:	6078      	str	r0, [r7, #4]
 80089a0:	6039      	str	r1, [r7, #0]
  WRITE_REG(IPCCx->C1SCR, Channel);
 80089a2:	687b      	ldr	r3, [r7, #4]
 80089a4:	683a      	ldr	r2, [r7, #0]
 80089a6:	609a      	str	r2, [r3, #8]
}
 80089a8:	bf00      	nop
 80089aa:	370c      	adds	r7, #12
 80089ac:	46bd      	mov	sp, r7
 80089ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80089b2:	4770      	bx	lr

080089b4 <LL_C1_IPCC_SetFlag_CHx>:
  *         @arg @ref LL_IPCC_CHANNEL_5
  *         @arg @ref LL_IPCC_CHANNEL_6
  * @retval None
  */
__STATIC_INLINE void LL_C1_IPCC_SetFlag_CHx(IPCC_TypeDef *IPCCx, uint32_t Channel)
{
 80089b4:	b480      	push	{r7}
 80089b6:	b083      	sub	sp, #12
 80089b8:	af00      	add	r7, sp, #0
 80089ba:	6078      	str	r0, [r7, #4]
 80089bc:	6039      	str	r1, [r7, #0]
  WRITE_REG(IPCCx->C1SCR, Channel << IPCC_C1SCR_CH1S_Pos);
 80089be:	683b      	ldr	r3, [r7, #0]
 80089c0:	041a      	lsls	r2, r3, #16
 80089c2:	687b      	ldr	r3, [r7, #4]
 80089c4:	609a      	str	r2, [r3, #8]
}
 80089c6:	bf00      	nop
 80089c8:	370c      	adds	r7, #12
 80089ca:	46bd      	mov	sp, r7
 80089cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80089d0:	4770      	bx	lr

080089d2 <LL_C1_IPCC_IsActiveFlag_CHx>:
  *         @arg @ref LL_IPCC_CHANNEL_5
  *         @arg @ref LL_IPCC_CHANNEL_6
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_C1_IPCC_IsActiveFlag_CHx(IPCC_TypeDef  const *const IPCCx, uint32_t Channel)
{
 80089d2:	b480      	push	{r7}
 80089d4:	b083      	sub	sp, #12
 80089d6:	af00      	add	r7, sp, #0
 80089d8:	6078      	str	r0, [r7, #4]
 80089da:	6039      	str	r1, [r7, #0]
  return ((READ_BIT(IPCCx->C1TOC2SR, Channel) == (Channel)) ? 1UL : 0UL);
 80089dc:	687b      	ldr	r3, [r7, #4]
 80089de:	68da      	ldr	r2, [r3, #12]
 80089e0:	683b      	ldr	r3, [r7, #0]
 80089e2:	4013      	ands	r3, r2
 80089e4:	683a      	ldr	r2, [r7, #0]
 80089e6:	429a      	cmp	r2, r3
 80089e8:	d101      	bne.n	80089ee <LL_C1_IPCC_IsActiveFlag_CHx+0x1c>
 80089ea:	2301      	movs	r3, #1
 80089ec:	e000      	b.n	80089f0 <LL_C1_IPCC_IsActiveFlag_CHx+0x1e>
 80089ee:	2300      	movs	r3, #0
}
 80089f0:	4618      	mov	r0, r3
 80089f2:	370c      	adds	r7, #12
 80089f4:	46bd      	mov	sp, r7
 80089f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80089fa:	4770      	bx	lr

080089fc <LL_C2_IPCC_IsActiveFlag_CHx>:
  *         @arg @ref LL_IPCC_CHANNEL_5
  *         @arg @ref LL_IPCC_CHANNEL_6
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_C2_IPCC_IsActiveFlag_CHx(IPCC_TypeDef  const *const IPCCx, uint32_t Channel)
{
 80089fc:	b480      	push	{r7}
 80089fe:	b083      	sub	sp, #12
 8008a00:	af00      	add	r7, sp, #0
 8008a02:	6078      	str	r0, [r7, #4]
 8008a04:	6039      	str	r1, [r7, #0]
  return ((READ_BIT(IPCCx->C2TOC1SR, Channel) == (Channel)) ? 1UL : 0UL);
 8008a06:	687b      	ldr	r3, [r7, #4]
 8008a08:	69da      	ldr	r2, [r3, #28]
 8008a0a:	683b      	ldr	r3, [r7, #0]
 8008a0c:	4013      	ands	r3, r2
 8008a0e:	683a      	ldr	r2, [r7, #0]
 8008a10:	429a      	cmp	r2, r3
 8008a12:	d101      	bne.n	8008a18 <LL_C2_IPCC_IsActiveFlag_CHx+0x1c>
 8008a14:	2301      	movs	r3, #1
 8008a16:	e000      	b.n	8008a1a <LL_C2_IPCC_IsActiveFlag_CHx+0x1e>
 8008a18:	2300      	movs	r3, #0
}
 8008a1a:	4618      	mov	r0, r3
 8008a1c:	370c      	adds	r7, #12
 8008a1e:	46bd      	mov	sp, r7
 8008a20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008a24:	4770      	bx	lr
	...

08008a28 <HW_IPCC_Rx_Handler>:

/******************************************************************************
 * INTERRUPT HANDLER
 ******************************************************************************/
void HW_IPCC_Rx_Handler( void )
{
 8008a28:	b580      	push	{r7, lr}
 8008a2a:	af00      	add	r7, sp, #0
  if (HW_IPCC_RX_PENDING( HW_IPCC_SYSTEM_EVENT_CHANNEL ))
 8008a2c:	2102      	movs	r1, #2
 8008a2e:	4818      	ldr	r0, [pc, #96]	@ (8008a90 <HW_IPCC_Rx_Handler+0x68>)
 8008a30:	f7ff ffe4 	bl	80089fc <LL_C2_IPCC_IsActiveFlag_CHx>
 8008a34:	4603      	mov	r3, r0
 8008a36:	2b00      	cmp	r3, #0
 8008a38:	d008      	beq.n	8008a4c <HW_IPCC_Rx_Handler+0x24>
 8008a3a:	4b15      	ldr	r3, [pc, #84]	@ (8008a90 <HW_IPCC_Rx_Handler+0x68>)
 8008a3c:	685b      	ldr	r3, [r3, #4]
 8008a3e:	f003 0302 	and.w	r3, r3, #2
 8008a42:	2b00      	cmp	r3, #0
 8008a44:	d102      	bne.n	8008a4c <HW_IPCC_Rx_Handler+0x24>
  {
      HW_IPCC_SYS_EvtHandler();
 8008a46:	f000 f8d5 	bl	8008bf4 <HW_IPCC_SYS_EvtHandler>
 8008a4a:	e01e      	b.n	8008a8a <HW_IPCC_Rx_Handler+0x62>
  else if (HW_IPCC_RX_PENDING( HW_IPCC_ZIGBEE_M0_REQUEST_CHANNEL ))
  {
    HW_IPCC_ZIGBEE_StackM0RequestHandler();
  }
#endif /* ZIGBEE_WB */
  else if (HW_IPCC_RX_PENDING( HW_IPCC_BLE_EVENT_CHANNEL ))
 8008a4c:	2101      	movs	r1, #1
 8008a4e:	4810      	ldr	r0, [pc, #64]	@ (8008a90 <HW_IPCC_Rx_Handler+0x68>)
 8008a50:	f7ff ffd4 	bl	80089fc <LL_C2_IPCC_IsActiveFlag_CHx>
 8008a54:	4603      	mov	r3, r0
 8008a56:	2b00      	cmp	r3, #0
 8008a58:	d008      	beq.n	8008a6c <HW_IPCC_Rx_Handler+0x44>
 8008a5a:	4b0d      	ldr	r3, [pc, #52]	@ (8008a90 <HW_IPCC_Rx_Handler+0x68>)
 8008a5c:	685b      	ldr	r3, [r3, #4]
 8008a5e:	f003 0301 	and.w	r3, r3, #1
 8008a62:	2b00      	cmp	r3, #0
 8008a64:	d102      	bne.n	8008a6c <HW_IPCC_Rx_Handler+0x44>
  {
    HW_IPCC_BLE_EvtHandler();
 8008a66:	f000 f889 	bl	8008b7c <HW_IPCC_BLE_EvtHandler>
 8008a6a:	e00e      	b.n	8008a8a <HW_IPCC_Rx_Handler+0x62>
  }
  else if (HW_IPCC_RX_PENDING( HW_IPCC_TRACES_CHANNEL ))
 8008a6c:	2108      	movs	r1, #8
 8008a6e:	4808      	ldr	r0, [pc, #32]	@ (8008a90 <HW_IPCC_Rx_Handler+0x68>)
 8008a70:	f7ff ffc4 	bl	80089fc <LL_C2_IPCC_IsActiveFlag_CHx>
 8008a74:	4603      	mov	r3, r0
 8008a76:	2b00      	cmp	r3, #0
 8008a78:	d008      	beq.n	8008a8c <HW_IPCC_Rx_Handler+0x64>
 8008a7a:	4b05      	ldr	r3, [pc, #20]	@ (8008a90 <HW_IPCC_Rx_Handler+0x68>)
 8008a7c:	685b      	ldr	r3, [r3, #4]
 8008a7e:	f003 0308 	and.w	r3, r3, #8
 8008a82:	2b00      	cmp	r3, #0
 8008a84:	d102      	bne.n	8008a8c <HW_IPCC_Rx_Handler+0x64>
  {
    HW_IPCC_TRACES_EvtHandler();
 8008a86:	f000 f901 	bl	8008c8c <HW_IPCC_TRACES_EvtHandler>
  }

  return;
 8008a8a:	bf00      	nop
 8008a8c:	bf00      	nop
}
 8008a8e:	bd80      	pop	{r7, pc}
 8008a90:	58000c00 	.word	0x58000c00

08008a94 <HW_IPCC_Tx_Handler>:

void HW_IPCC_Tx_Handler( void )
{
 8008a94:	b580      	push	{r7, lr}
 8008a96:	af00      	add	r7, sp, #0
  if (HW_IPCC_TX_PENDING( HW_IPCC_SYSTEM_CMD_RSP_CHANNEL ))
 8008a98:	2102      	movs	r1, #2
 8008a9a:	4818      	ldr	r0, [pc, #96]	@ (8008afc <HW_IPCC_Tx_Handler+0x68>)
 8008a9c:	f7ff ff99 	bl	80089d2 <LL_C1_IPCC_IsActiveFlag_CHx>
 8008aa0:	4603      	mov	r3, r0
 8008aa2:	2b00      	cmp	r3, #0
 8008aa4:	d108      	bne.n	8008ab8 <HW_IPCC_Tx_Handler+0x24>
 8008aa6:	4b15      	ldr	r3, [pc, #84]	@ (8008afc <HW_IPCC_Tx_Handler+0x68>)
 8008aa8:	685b      	ldr	r3, [r3, #4]
 8008aaa:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8008aae:	2b00      	cmp	r3, #0
 8008ab0:	d102      	bne.n	8008ab8 <HW_IPCC_Tx_Handler+0x24>
  {
    HW_IPCC_SYS_CmdEvtHandler();
 8008ab2:	f000 f893 	bl	8008bdc <HW_IPCC_SYS_CmdEvtHandler>
 8008ab6:	e01e      	b.n	8008af6 <HW_IPCC_Tx_Handler+0x62>
  if (HW_IPCC_TX_PENDING( HW_IPCC_ZIGBEE_CMD_APPLI_CHANNEL ))
  {
      HW_IPCC_ZIGBEE_CmdEvtHandler();
  }
#endif /* ZIGBEE_WB */
  else if (HW_IPCC_TX_PENDING( HW_IPCC_MM_RELEASE_BUFFER_CHANNEL ))
 8008ab8:	2108      	movs	r1, #8
 8008aba:	4810      	ldr	r0, [pc, #64]	@ (8008afc <HW_IPCC_Tx_Handler+0x68>)
 8008abc:	f7ff ff89 	bl	80089d2 <LL_C1_IPCC_IsActiveFlag_CHx>
 8008ac0:	4603      	mov	r3, r0
 8008ac2:	2b00      	cmp	r3, #0
 8008ac4:	d108      	bne.n	8008ad8 <HW_IPCC_Tx_Handler+0x44>
 8008ac6:	4b0d      	ldr	r3, [pc, #52]	@ (8008afc <HW_IPCC_Tx_Handler+0x68>)
 8008ac8:	685b      	ldr	r3, [r3, #4]
 8008aca:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8008ace:	2b00      	cmp	r3, #0
 8008ad0:	d102      	bne.n	8008ad8 <HW_IPCC_Tx_Handler+0x44>
  {
    HW_IPCC_MM_FreeBufHandler();
 8008ad2:	f000 f8bd 	bl	8008c50 <HW_IPCC_MM_FreeBufHandler>
 8008ad6:	e00e      	b.n	8008af6 <HW_IPCC_Tx_Handler+0x62>
  }
  else if (HW_IPCC_TX_PENDING( HW_IPCC_HCI_ACL_DATA_CHANNEL ))
 8008ad8:	2120      	movs	r1, #32
 8008ada:	4808      	ldr	r0, [pc, #32]	@ (8008afc <HW_IPCC_Tx_Handler+0x68>)
 8008adc:	f7ff ff79 	bl	80089d2 <LL_C1_IPCC_IsActiveFlag_CHx>
 8008ae0:	4603      	mov	r3, r0
 8008ae2:	2b00      	cmp	r3, #0
 8008ae4:	d108      	bne.n	8008af8 <HW_IPCC_Tx_Handler+0x64>
 8008ae6:	4b05      	ldr	r3, [pc, #20]	@ (8008afc <HW_IPCC_Tx_Handler+0x68>)
 8008ae8:	685b      	ldr	r3, [r3, #4]
 8008aea:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8008aee:	2b00      	cmp	r3, #0
 8008af0:	d102      	bne.n	8008af8 <HW_IPCC_Tx_Handler+0x64>
  {
    HW_IPCC_BLE_AclDataEvtHandler();
 8008af2:	f000 f84f 	bl	8008b94 <HW_IPCC_BLE_AclDataEvtHandler>
  }

  return;
 8008af6:	bf00      	nop
 8008af8:	bf00      	nop
}
 8008afa:	bd80      	pop	{r7, pc}
 8008afc:	58000c00 	.word	0x58000c00

08008b00 <HW_IPCC_Enable>:
/******************************************************************************
 * GENERAL
 ******************************************************************************/
void HW_IPCC_Enable( void )
{
 8008b00:	b580      	push	{r7, lr}
 8008b02:	af00      	add	r7, sp, #0
  /**
  * Such as IPCC IP available to the CPU2, it is required to keep the IPCC clock running
  * when FUS is running on CPU2 and CPU1 enters deep sleep mode
  */
  LL_C2_AHB3_GRP1_EnableClock(LL_C2_AHB3_GRP1_PERIPH_IPCC);
 8008b04:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 8008b08:	f7ff fed3 	bl	80088b2 <LL_C2_AHB3_GRP1_EnableClock>

  /**
  * When the device is out of standby, it is required to use the EXTI mechanism to wakeup CPU2
  */
  LL_EXTI_EnableRisingTrig_32_63( LL_EXTI_LINE_41 );
 8008b0c:	f44f 7000 	mov.w	r0, #512	@ 0x200
 8008b10:	f7ff fea4 	bl	800885c <LL_EXTI_EnableRisingTrig_32_63>
  /* It is required to have at least a system clock cycle before a SEV after LL_EXTI_EnableRisingTrig_32_63() */
  LL_C2_EXTI_EnableEvent_32_63( LL_EXTI_LINE_41 );
 8008b14:	f44f 7000 	mov.w	r0, #512	@ 0x200
 8008b18:	f7ff fe8c 	bl	8008834 <LL_C2_EXTI_EnableEvent_32_63>
   * When the CPU2 receives that command, it waits for its event input to be set to restart the CPU2 firmware.
   * This is required because once C2BOOT has been set once, a clear/set on C2BOOT has no effect.
   * When SHCI_C2_Reinit( ) is not called, generating an event to the CPU2 does not have any effect
   * So, by default, the application shall both set the event flag and set the C2BOOT bit.
   */
  __SEV( );       /* Set the internal event flag and send an event to the CPU2 */
 8008b1c:	bf40      	sev
  __WFE( );       /* Clear the internal event flag */
 8008b1e:	bf20      	wfe
  LL_PWR_EnableBootC2( );
 8008b20:	f7ff fe78 	bl	8008814 <LL_PWR_EnableBootC2>

  return;
 8008b24:	bf00      	nop
}
 8008b26:	bd80      	pop	{r7, pc}

08008b28 <HW_IPCC_Init>:

void HW_IPCC_Init( void )
{
 8008b28:	b580      	push	{r7, lr}
 8008b2a:	af00      	add	r7, sp, #0
  LL_AHB3_GRP1_EnableClock( LL_AHB3_GRP1_PERIPH_IPCC );
 8008b2c:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 8008b30:	f7ff fea6 	bl	8008880 <LL_AHB3_GRP1_EnableClock>

  LL_C1_IPCC_EnableIT_RXO( IPCC );
 8008b34:	4806      	ldr	r0, [pc, #24]	@ (8008b50 <HW_IPCC_Init+0x28>)
 8008b36:	f7ff fee8 	bl	800890a <LL_C1_IPCC_EnableIT_RXO>
  LL_C1_IPCC_EnableIT_TXF( IPCC );
 8008b3a:	4805      	ldr	r0, [pc, #20]	@ (8008b50 <HW_IPCC_Init+0x28>)
 8008b3c:	f7ff fed5 	bl	80088ea <LL_C1_IPCC_EnableIT_TXF>

  HAL_NVIC_EnableIRQ(IPCC_C1_RX_IRQn);
 8008b40:	202c      	movs	r0, #44	@ 0x2c
 8008b42:	f7f9 fd62 	bl	800260a <HAL_NVIC_EnableIRQ>
  HAL_NVIC_EnableIRQ(IPCC_C1_TX_IRQn);
 8008b46:	202d      	movs	r0, #45	@ 0x2d
 8008b48:	f7f9 fd5f 	bl	800260a <HAL_NVIC_EnableIRQ>

  return;
 8008b4c:	bf00      	nop
}
 8008b4e:	bd80      	pop	{r7, pc}
 8008b50:	58000c00 	.word	0x58000c00

08008b54 <HW_IPCC_BLE_Init>:
#endif
/******************************************************************************
 * BLE
 ******************************************************************************/
void HW_IPCC_BLE_Init( void )
{
 8008b54:	b580      	push	{r7, lr}
 8008b56:	af00      	add	r7, sp, #0
  LL_C1_IPCC_EnableReceiveChannel( IPCC, HW_IPCC_BLE_EVENT_CHANNEL );
 8008b58:	2101      	movs	r1, #1
 8008b5a:	4802      	ldr	r0, [pc, #8]	@ (8008b64 <HW_IPCC_BLE_Init+0x10>)
 8008b5c:	f7ff ff0a 	bl	8008974 <LL_C1_IPCC_EnableReceiveChannel>

  return;
 8008b60:	bf00      	nop
}
 8008b62:	bd80      	pop	{r7, pc}
 8008b64:	58000c00 	.word	0x58000c00

08008b68 <HW_IPCC_BLE_SendCmd>:

void HW_IPCC_BLE_SendCmd( void )
{
 8008b68:	b580      	push	{r7, lr}
 8008b6a:	af00      	add	r7, sp, #0
  HW_IPCC_SET_FLAG_CHX( HW_IPCC_BLE_CMD_CHANNEL );
 8008b6c:	2101      	movs	r1, #1
 8008b6e:	4802      	ldr	r0, [pc, #8]	@ (8008b78 <HW_IPCC_BLE_SendCmd+0x10>)
 8008b70:	f7ff ff20 	bl	80089b4 <LL_C1_IPCC_SetFlag_CHx>

  return;
 8008b74:	bf00      	nop
}
 8008b76:	bd80      	pop	{r7, pc}
 8008b78:	58000c00 	.word	0x58000c00

08008b7c <HW_IPCC_BLE_EvtHandler>:

static void HW_IPCC_BLE_EvtHandler( void )
{
 8008b7c:	b580      	push	{r7, lr}
 8008b7e:	af00      	add	r7, sp, #0
  HW_IPCC_BLE_RxEvtNot();
 8008b80:	f7fe fe0a 	bl	8007798 <HW_IPCC_BLE_RxEvtNot>

  LL_C1_IPCC_ClearFlag_CHx( IPCC, HW_IPCC_BLE_EVENT_CHANNEL );
 8008b84:	2101      	movs	r1, #1
 8008b86:	4802      	ldr	r0, [pc, #8]	@ (8008b90 <HW_IPCC_BLE_EvtHandler+0x14>)
 8008b88:	f7ff ff06 	bl	8008998 <LL_C1_IPCC_ClearFlag_CHx>

  return;
 8008b8c:	bf00      	nop
}
 8008b8e:	bd80      	pop	{r7, pc}
 8008b90:	58000c00 	.word	0x58000c00

08008b94 <HW_IPCC_BLE_AclDataEvtHandler>:

  return;
}

static void HW_IPCC_BLE_AclDataEvtHandler( void )
{
 8008b94:	b580      	push	{r7, lr}
 8008b96:	af00      	add	r7, sp, #0
  LL_C1_IPCC_DisableTransmitChannel( IPCC, HW_IPCC_HCI_ACL_DATA_CHANNEL );
 8008b98:	2120      	movs	r1, #32
 8008b9a:	4803      	ldr	r0, [pc, #12]	@ (8008ba8 <HW_IPCC_BLE_AclDataEvtHandler+0x14>)
 8008b9c:	f7ff fed8 	bl	8008950 <LL_C1_IPCC_DisableTransmitChannel>

  HW_IPCC_BLE_AclDataAckNot();
 8008ba0:	f7fe fe2a 	bl	80077f8 <HW_IPCC_BLE_AclDataAckNot>

  return;
 8008ba4:	bf00      	nop
}
 8008ba6:	bd80      	pop	{r7, pc}
 8008ba8:	58000c00 	.word	0x58000c00

08008bac <HW_IPCC_SYS_Init>:

/******************************************************************************
 * SYSTEM
 ******************************************************************************/
void HW_IPCC_SYS_Init( void )
{
 8008bac:	b580      	push	{r7, lr}
 8008bae:	af00      	add	r7, sp, #0
  LL_C1_IPCC_EnableReceiveChannel( IPCC, HW_IPCC_SYSTEM_EVENT_CHANNEL );
 8008bb0:	2102      	movs	r1, #2
 8008bb2:	4802      	ldr	r0, [pc, #8]	@ (8008bbc <HW_IPCC_SYS_Init+0x10>)
 8008bb4:	f7ff fede 	bl	8008974 <LL_C1_IPCC_EnableReceiveChannel>

  return;
 8008bb8:	bf00      	nop
}
 8008bba:	bd80      	pop	{r7, pc}
 8008bbc:	58000c00 	.word	0x58000c00

08008bc0 <HW_IPCC_SYS_SendCmd>:

void HW_IPCC_SYS_SendCmd( void )
{
 8008bc0:	b580      	push	{r7, lr}
 8008bc2:	af00      	add	r7, sp, #0
  HW_IPCC_SET_FLAG_CHX( HW_IPCC_SYSTEM_CMD_RSP_CHANNEL );
 8008bc4:	2102      	movs	r1, #2
 8008bc6:	4804      	ldr	r0, [pc, #16]	@ (8008bd8 <HW_IPCC_SYS_SendCmd+0x18>)
 8008bc8:	f7ff fef4 	bl	80089b4 <LL_C1_IPCC_SetFlag_CHx>
  LL_C1_IPCC_EnableTransmitChannel( IPCC, HW_IPCC_SYSTEM_CMD_RSP_CHANNEL );
 8008bcc:	2102      	movs	r1, #2
 8008bce:	4802      	ldr	r0, [pc, #8]	@ (8008bd8 <HW_IPCC_SYS_SendCmd+0x18>)
 8008bd0:	f7ff feab 	bl	800892a <LL_C1_IPCC_EnableTransmitChannel>

  return;
 8008bd4:	bf00      	nop
}
 8008bd6:	bd80      	pop	{r7, pc}
 8008bd8:	58000c00 	.word	0x58000c00

08008bdc <HW_IPCC_SYS_CmdEvtHandler>:

static void HW_IPCC_SYS_CmdEvtHandler( void )
{
 8008bdc:	b580      	push	{r7, lr}
 8008bde:	af00      	add	r7, sp, #0
  LL_C1_IPCC_DisableTransmitChannel( IPCC, HW_IPCC_SYSTEM_CMD_RSP_CHANNEL );
 8008be0:	2102      	movs	r1, #2
 8008be2:	4803      	ldr	r0, [pc, #12]	@ (8008bf0 <HW_IPCC_SYS_CmdEvtHandler+0x14>)
 8008be4:	f7ff feb4 	bl	8008950 <LL_C1_IPCC_DisableTransmitChannel>

  HW_IPCC_SYS_CmdEvtNot();
 8008be8:	f7fe fe56 	bl	8007898 <HW_IPCC_SYS_CmdEvtNot>

  return;
 8008bec:	bf00      	nop
}
 8008bee:	bd80      	pop	{r7, pc}
 8008bf0:	58000c00 	.word	0x58000c00

08008bf4 <HW_IPCC_SYS_EvtHandler>:

static void HW_IPCC_SYS_EvtHandler( void )
{
 8008bf4:	b580      	push	{r7, lr}
 8008bf6:	af00      	add	r7, sp, #0
  HW_IPCC_SYS_EvtNot();
 8008bf8:	f7fe fe64 	bl	80078c4 <HW_IPCC_SYS_EvtNot>

  LL_C1_IPCC_ClearFlag_CHx( IPCC, HW_IPCC_SYSTEM_EVENT_CHANNEL );
 8008bfc:	2102      	movs	r1, #2
 8008bfe:	4802      	ldr	r0, [pc, #8]	@ (8008c08 <HW_IPCC_SYS_EvtHandler+0x14>)
 8008c00:	f7ff feca 	bl	8008998 <LL_C1_IPCC_ClearFlag_CHx>

  return;
 8008c04:	bf00      	nop
}
 8008c06:	bd80      	pop	{r7, pc}
 8008c08:	58000c00 	.word	0x58000c00

08008c0c <HW_IPCC_MM_SendFreeBuf>:

/******************************************************************************
 * MEMORY MANAGER
 ******************************************************************************/
void HW_IPCC_MM_SendFreeBuf( void (*cb)( void ) )
{
 8008c0c:	b580      	push	{r7, lr}
 8008c0e:	b082      	sub	sp, #8
 8008c10:	af00      	add	r7, sp, #0
 8008c12:	6078      	str	r0, [r7, #4]
  if ( LL_C1_IPCC_IsActiveFlag_CHx( IPCC, HW_IPCC_MM_RELEASE_BUFFER_CHANNEL ) )
 8008c14:	2108      	movs	r1, #8
 8008c16:	480c      	ldr	r0, [pc, #48]	@ (8008c48 <HW_IPCC_MM_SendFreeBuf+0x3c>)
 8008c18:	f7ff fedb 	bl	80089d2 <LL_C1_IPCC_IsActiveFlag_CHx>
 8008c1c:	4603      	mov	r3, r0
 8008c1e:	2b00      	cmp	r3, #0
 8008c20:	d007      	beq.n	8008c32 <HW_IPCC_MM_SendFreeBuf+0x26>
  {
    FreeBufCb = cb;
 8008c22:	4a0a      	ldr	r2, [pc, #40]	@ (8008c4c <HW_IPCC_MM_SendFreeBuf+0x40>)
 8008c24:	687b      	ldr	r3, [r7, #4]
 8008c26:	6013      	str	r3, [r2, #0]
    LL_C1_IPCC_EnableTransmitChannel( IPCC, HW_IPCC_MM_RELEASE_BUFFER_CHANNEL );
 8008c28:	2108      	movs	r1, #8
 8008c2a:	4807      	ldr	r0, [pc, #28]	@ (8008c48 <HW_IPCC_MM_SendFreeBuf+0x3c>)
 8008c2c:	f7ff fe7d 	bl	800892a <LL_C1_IPCC_EnableTransmitChannel>
    cb();

    HW_IPCC_SET_FLAG_CHX( HW_IPCC_MM_RELEASE_BUFFER_CHANNEL );
  }

  return;
 8008c30:	e006      	b.n	8008c40 <HW_IPCC_MM_SendFreeBuf+0x34>
    cb();
 8008c32:	687b      	ldr	r3, [r7, #4]
 8008c34:	4798      	blx	r3
    HW_IPCC_SET_FLAG_CHX( HW_IPCC_MM_RELEASE_BUFFER_CHANNEL );
 8008c36:	2108      	movs	r1, #8
 8008c38:	4803      	ldr	r0, [pc, #12]	@ (8008c48 <HW_IPCC_MM_SendFreeBuf+0x3c>)
 8008c3a:	f7ff febb 	bl	80089b4 <LL_C1_IPCC_SetFlag_CHx>
  return;
 8008c3e:	bf00      	nop
}
 8008c40:	3708      	adds	r7, #8
 8008c42:	46bd      	mov	sp, r7
 8008c44:	bd80      	pop	{r7, pc}
 8008c46:	bf00      	nop
 8008c48:	58000c00 	.word	0x58000c00
 8008c4c:	2000065c 	.word	0x2000065c

08008c50 <HW_IPCC_MM_FreeBufHandler>:

static void HW_IPCC_MM_FreeBufHandler( void )
{
 8008c50:	b580      	push	{r7, lr}
 8008c52:	af00      	add	r7, sp, #0
  LL_C1_IPCC_DisableTransmitChannel( IPCC, HW_IPCC_MM_RELEASE_BUFFER_CHANNEL );
 8008c54:	2108      	movs	r1, #8
 8008c56:	4806      	ldr	r0, [pc, #24]	@ (8008c70 <HW_IPCC_MM_FreeBufHandler+0x20>)
 8008c58:	f7ff fe7a 	bl	8008950 <LL_C1_IPCC_DisableTransmitChannel>

  FreeBufCb();
 8008c5c:	4b05      	ldr	r3, [pc, #20]	@ (8008c74 <HW_IPCC_MM_FreeBufHandler+0x24>)
 8008c5e:	681b      	ldr	r3, [r3, #0]
 8008c60:	4798      	blx	r3

  HW_IPCC_SET_FLAG_CHX( HW_IPCC_MM_RELEASE_BUFFER_CHANNEL );
 8008c62:	2108      	movs	r1, #8
 8008c64:	4802      	ldr	r0, [pc, #8]	@ (8008c70 <HW_IPCC_MM_FreeBufHandler+0x20>)
 8008c66:	f7ff fea5 	bl	80089b4 <LL_C1_IPCC_SetFlag_CHx>

  return;
 8008c6a:	bf00      	nop
}
 8008c6c:	bd80      	pop	{r7, pc}
 8008c6e:	bf00      	nop
 8008c70:	58000c00 	.word	0x58000c00
 8008c74:	2000065c 	.word	0x2000065c

08008c78 <HW_IPCC_TRACES_Init>:

/******************************************************************************
 * TRACES
 ******************************************************************************/
void HW_IPCC_TRACES_Init( void )
{
 8008c78:	b580      	push	{r7, lr}
 8008c7a:	af00      	add	r7, sp, #0
  LL_C1_IPCC_EnableReceiveChannel( IPCC, HW_IPCC_TRACES_CHANNEL );
 8008c7c:	2108      	movs	r1, #8
 8008c7e:	4802      	ldr	r0, [pc, #8]	@ (8008c88 <HW_IPCC_TRACES_Init+0x10>)
 8008c80:	f7ff fe78 	bl	8008974 <LL_C1_IPCC_EnableReceiveChannel>

  return;
 8008c84:	bf00      	nop
}
 8008c86:	bd80      	pop	{r7, pc}
 8008c88:	58000c00 	.word	0x58000c00

08008c8c <HW_IPCC_TRACES_EvtHandler>:

static void HW_IPCC_TRACES_EvtHandler( void )
{
 8008c8c:	b580      	push	{r7, lr}
 8008c8e:	af00      	add	r7, sp, #0
  HW_IPCC_TRACES_EvtNot();
 8008c90:	f7fe fec0 	bl	8007a14 <HW_IPCC_TRACES_EvtNot>

  LL_C1_IPCC_ClearFlag_CHx( IPCC, HW_IPCC_TRACES_CHANNEL );
 8008c94:	2108      	movs	r1, #8
 8008c96:	4802      	ldr	r0, [pc, #8]	@ (8008ca0 <HW_IPCC_TRACES_EvtHandler+0x14>)
 8008c98:	f7ff fe7e 	bl	8008998 <LL_C1_IPCC_ClearFlag_CHx>

  return;
 8008c9c:	bf00      	nop
}
 8008c9e:	bd80      	pop	{r7, pc}
 8008ca0:	58000c00 	.word	0x58000c00

08008ca4 <UTIL_LPM_Init>:

/** @addtogroup TINY_LPM_Exported_function
  * @{
  */
void UTIL_LPM_Init( void )
{
 8008ca4:	b480      	push	{r7}
 8008ca6:	af00      	add	r7, sp, #0
  StopModeDisable = UTIL_LPM_NO_BIT_SET;
 8008ca8:	4b05      	ldr	r3, [pc, #20]	@ (8008cc0 <UTIL_LPM_Init+0x1c>)
 8008caa:	2200      	movs	r2, #0
 8008cac:	601a      	str	r2, [r3, #0]
  OffModeDisable = UTIL_LPM_NO_BIT_SET;
 8008cae:	4b05      	ldr	r3, [pc, #20]	@ (8008cc4 <UTIL_LPM_Init+0x20>)
 8008cb0:	2200      	movs	r2, #0
 8008cb2:	601a      	str	r2, [r3, #0]
  UTIL_LPM_INIT_CRITICAL_SECTION( );
}
 8008cb4:	bf00      	nop
 8008cb6:	46bd      	mov	sp, r7
 8008cb8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008cbc:	4770      	bx	lr
 8008cbe:	bf00      	nop
 8008cc0:	20000660 	.word	0x20000660
 8008cc4:	20000664 	.word	0x20000664

08008cc8 <UTIL_LPM_SetOffMode>:
  
  UTIL_LPM_EXIT_CRITICAL_SECTION( );
}

void UTIL_LPM_SetOffMode( UTIL_LPM_bm_t lpm_id_bm, UTIL_LPM_State_t state )
{
 8008cc8:	b480      	push	{r7}
 8008cca:	b087      	sub	sp, #28
 8008ccc:	af00      	add	r7, sp, #0
 8008cce:	6078      	str	r0, [r7, #4]
 8008cd0:	460b      	mov	r3, r1
 8008cd2:	70fb      	strb	r3, [r7, #3]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8008cd4:	f3ef 8310 	mrs	r3, PRIMASK
 8008cd8:	613b      	str	r3, [r7, #16]
  return(result);
 8008cda:	693b      	ldr	r3, [r7, #16]
  UTIL_LPM_ENTER_CRITICAL_SECTION( );
 8008cdc:	617b      	str	r3, [r7, #20]
  __ASM volatile ("cpsid i" : : : "memory");
 8008cde:	b672      	cpsid	i
}
 8008ce0:	bf00      	nop
  
  switch(state)
 8008ce2:	78fb      	ldrb	r3, [r7, #3]
 8008ce4:	2b00      	cmp	r3, #0
 8008ce6:	d008      	beq.n	8008cfa <UTIL_LPM_SetOffMode+0x32>
 8008ce8:	2b01      	cmp	r3, #1
 8008cea:	d10e      	bne.n	8008d0a <UTIL_LPM_SetOffMode+0x42>
  {
  case UTIL_LPM_DISABLE:
    {
      OffModeDisable |= lpm_id_bm;
 8008cec:	4b0d      	ldr	r3, [pc, #52]	@ (8008d24 <UTIL_LPM_SetOffMode+0x5c>)
 8008cee:	681a      	ldr	r2, [r3, #0]
 8008cf0:	687b      	ldr	r3, [r7, #4]
 8008cf2:	4313      	orrs	r3, r2
 8008cf4:	4a0b      	ldr	r2, [pc, #44]	@ (8008d24 <UTIL_LPM_SetOffMode+0x5c>)
 8008cf6:	6013      	str	r3, [r2, #0]
      break;
 8008cf8:	e008      	b.n	8008d0c <UTIL_LPM_SetOffMode+0x44>
    }
  case UTIL_LPM_ENABLE:
    {
      OffModeDisable &= ( ~lpm_id_bm );
 8008cfa:	687b      	ldr	r3, [r7, #4]
 8008cfc:	43da      	mvns	r2, r3
 8008cfe:	4b09      	ldr	r3, [pc, #36]	@ (8008d24 <UTIL_LPM_SetOffMode+0x5c>)
 8008d00:	681b      	ldr	r3, [r3, #0]
 8008d02:	4013      	ands	r3, r2
 8008d04:	4a07      	ldr	r2, [pc, #28]	@ (8008d24 <UTIL_LPM_SetOffMode+0x5c>)
 8008d06:	6013      	str	r3, [r2, #0]
      break;
 8008d08:	e000      	b.n	8008d0c <UTIL_LPM_SetOffMode+0x44>
    }
  default :
    {
      break;
 8008d0a:	bf00      	nop
 8008d0c:	697b      	ldr	r3, [r7, #20]
 8008d0e:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8008d10:	68fb      	ldr	r3, [r7, #12]
 8008d12:	f383 8810 	msr	PRIMASK, r3
}
 8008d16:	bf00      	nop
    }
  }
  
  UTIL_LPM_EXIT_CRITICAL_SECTION( );
}
 8008d18:	bf00      	nop
 8008d1a:	371c      	adds	r7, #28
 8008d1c:	46bd      	mov	sp, r7
 8008d1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008d22:	4770      	bx	lr
 8008d24:	20000664 	.word	0x20000664

08008d28 <UTIL_SEQ_Run>:
 * That is the reason why many variables that are used only in that function are declared static.
 * Note: These variables could have been declared static in the function.
 *
 */
void UTIL_SEQ_Run( UTIL_SEQ_bm_t Mask_bm )
{
 8008d28:	b580      	push	{r7, lr}
 8008d2a:	b090      	sub	sp, #64	@ 0x40
 8008d2c:	af00      	add	r7, sp, #0
 8008d2e:	6078      	str	r0, [r7, #4]
  /*
   * When this function is nested, the mask to be applied cannot be larger than the first call
   * The mask is always getting smaller and smaller
   * A copy is made of the mask set by UTIL_SEQ_Run() in case it is called again in the task
   */
  super_mask_backup = SuperMask;
 8008d30:	4b73      	ldr	r3, [pc, #460]	@ (8008f00 <UTIL_SEQ_Run+0x1d8>)
 8008d32:	681b      	ldr	r3, [r3, #0]
 8008d34:	62bb      	str	r3, [r7, #40]	@ 0x28
  SuperMask &= Mask_bm;
 8008d36:	4b72      	ldr	r3, [pc, #456]	@ (8008f00 <UTIL_SEQ_Run+0x1d8>)
 8008d38:	681a      	ldr	r2, [r3, #0]
 8008d3a:	687b      	ldr	r3, [r7, #4]
 8008d3c:	4013      	ands	r3, r2
 8008d3e:	4a70      	ldr	r2, [pc, #448]	@ (8008f00 <UTIL_SEQ_Run+0x1d8>)
 8008d40:	6013      	str	r3, [r2, #0]
   * TaskMask that comes from UTIL_SEQ_PauseTask() / UTIL_SEQ_ResumeTask
   * SuperMask that comes from UTIL_SEQ_Run
   * If the waited event is there, exit from  UTIL_SEQ_Run() to return to the
   * waiting task
   */
  local_taskset = TaskSet;
 8008d42:	4b70      	ldr	r3, [pc, #448]	@ (8008f04 <UTIL_SEQ_Run+0x1dc>)
 8008d44:	681b      	ldr	r3, [r3, #0]
 8008d46:	63bb      	str	r3, [r7, #56]	@ 0x38
  local_evtset = EvtSet;
 8008d48:	4b6f      	ldr	r3, [pc, #444]	@ (8008f08 <UTIL_SEQ_Run+0x1e0>)
 8008d4a:	681b      	ldr	r3, [r3, #0]
 8008d4c:	637b      	str	r3, [r7, #52]	@ 0x34
  local_taskmask = TaskMask;
 8008d4e:	4b6f      	ldr	r3, [pc, #444]	@ (8008f0c <UTIL_SEQ_Run+0x1e4>)
 8008d50:	681b      	ldr	r3, [r3, #0]
 8008d52:	633b      	str	r3, [r7, #48]	@ 0x30
  local_evtwaited =  EvtWaited;
 8008d54:	4b6e      	ldr	r3, [pc, #440]	@ (8008f10 <UTIL_SEQ_Run+0x1e8>)
 8008d56:	681b      	ldr	r3, [r3, #0]
 8008d58:	62fb      	str	r3, [r7, #44]	@ 0x2c
  while(((local_taskset & local_taskmask & SuperMask) != 0U) && ((local_evtset & local_evtwaited)==0U))
 8008d5a:	e08d      	b.n	8008e78 <UTIL_SEQ_Run+0x150>
  {
    counter = 0U;
 8008d5c:	2300      	movs	r3, #0
 8008d5e:	63fb      	str	r3, [r7, #60]	@ 0x3c
    /*
     * When a flag is set, the associated bit is set in TaskPrio[counter].priority mask depending
     * on the priority parameter given from UTIL_SEQ_SetTask()
     * The while loop is looking for a flag set from the highest priority maskr to the lower
     */
    while((TaskPrio[counter].priority & local_taskmask & SuperMask)== 0U)
 8008d60:	e002      	b.n	8008d68 <UTIL_SEQ_Run+0x40>
    {
      counter++;
 8008d62:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8008d64:	3301      	adds	r3, #1
 8008d66:	63fb      	str	r3, [r7, #60]	@ 0x3c
    while((TaskPrio[counter].priority & local_taskmask & SuperMask)== 0U)
 8008d68:	4a6a      	ldr	r2, [pc, #424]	@ (8008f14 <UTIL_SEQ_Run+0x1ec>)
 8008d6a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8008d6c:	f852 2033 	ldr.w	r2, [r2, r3, lsl #3]
 8008d70:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008d72:	401a      	ands	r2, r3
 8008d74:	4b62      	ldr	r3, [pc, #392]	@ (8008f00 <UTIL_SEQ_Run+0x1d8>)
 8008d76:	681b      	ldr	r3, [r3, #0]
 8008d78:	4013      	ands	r3, r2
 8008d7a:	2b00      	cmp	r3, #0
 8008d7c:	d0f1      	beq.n	8008d62 <UTIL_SEQ_Run+0x3a>
    }

    current_task_set = TaskPrio[counter].priority & local_taskmask & SuperMask;
 8008d7e:	4a65      	ldr	r2, [pc, #404]	@ (8008f14 <UTIL_SEQ_Run+0x1ec>)
 8008d80:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8008d82:	f852 2033 	ldr.w	r2, [r2, r3, lsl #3]
 8008d86:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008d88:	401a      	ands	r2, r3
 8008d8a:	4b5d      	ldr	r3, [pc, #372]	@ (8008f00 <UTIL_SEQ_Run+0x1d8>)
 8008d8c:	681b      	ldr	r3, [r3, #0]
 8008d8e:	4013      	ands	r3, r2
 8008d90:	627b      	str	r3, [r7, #36]	@ 0x24
     * so that the second one can be executed.
     * Note that the first flag is not removed from the list of pending task but just masked by the round_robin mask
     *
     * In the check below, the round_robin mask is reinitialize in case all pending tasks haven been executed at least once
     */
    if ((TaskPrio[counter].round_robin & current_task_set) == 0U)
 8008d92:	4a60      	ldr	r2, [pc, #384]	@ (8008f14 <UTIL_SEQ_Run+0x1ec>)
 8008d94:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8008d96:	00db      	lsls	r3, r3, #3
 8008d98:	4413      	add	r3, r2
 8008d9a:	685a      	ldr	r2, [r3, #4]
 8008d9c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008d9e:	4013      	ands	r3, r2
 8008da0:	2b00      	cmp	r3, #0
 8008da2:	d106      	bne.n	8008db2 <UTIL_SEQ_Run+0x8a>
    {
      TaskPrio[counter].round_robin = UTIL_SEQ_ALL_BIT_SET;
 8008da4:	4a5b      	ldr	r2, [pc, #364]	@ (8008f14 <UTIL_SEQ_Run+0x1ec>)
 8008da6:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8008da8:	00db      	lsls	r3, r3, #3
 8008daa:	4413      	add	r3, r2
 8008dac:	f04f 32ff 	mov.w	r2, #4294967295
 8008db0:	605a      	str	r2, [r3, #4]
  /*
   * Read the flag index of the task to be executed
	 * Once the index is read, the associated task will be executed even though a higher priority stack is requested
	 * before task execution.
	 */
    CurrentTaskIdx = (SEQ_BitPosition(current_task_set & TaskPrio[counter].round_robin));
 8008db2:	4a58      	ldr	r2, [pc, #352]	@ (8008f14 <UTIL_SEQ_Run+0x1ec>)
 8008db4:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8008db6:	00db      	lsls	r3, r3, #3
 8008db8:	4413      	add	r3, r2
 8008dba:	685a      	ldr	r2, [r3, #4]
 8008dbc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008dbe:	4013      	ands	r3, r2
 8008dc0:	4618      	mov	r0, r3
 8008dc2:	f000 f9b3 	bl	800912c <SEQ_BitPosition>
 8008dc6:	4603      	mov	r3, r0
 8008dc8:	461a      	mov	r2, r3
 8008dca:	4b53      	ldr	r3, [pc, #332]	@ (8008f18 <UTIL_SEQ_Run+0x1f0>)
 8008dcc:	601a      	str	r2, [r3, #0]

    /*
     * remove from the roun_robin mask the task that has been selected to be executed
     */
    TaskPrio[counter].round_robin &= ~(1U << CurrentTaskIdx);
 8008dce:	4a51      	ldr	r2, [pc, #324]	@ (8008f14 <UTIL_SEQ_Run+0x1ec>)
 8008dd0:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8008dd2:	00db      	lsls	r3, r3, #3
 8008dd4:	4413      	add	r3, r2
 8008dd6:	685a      	ldr	r2, [r3, #4]
 8008dd8:	4b4f      	ldr	r3, [pc, #316]	@ (8008f18 <UTIL_SEQ_Run+0x1f0>)
 8008dda:	681b      	ldr	r3, [r3, #0]
 8008ddc:	2101      	movs	r1, #1
 8008dde:	fa01 f303 	lsl.w	r3, r1, r3
 8008de2:	43db      	mvns	r3, r3
 8008de4:	401a      	ands	r2, r3
 8008de6:	494b      	ldr	r1, [pc, #300]	@ (8008f14 <UTIL_SEQ_Run+0x1ec>)
 8008de8:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8008dea:	00db      	lsls	r3, r3, #3
 8008dec:	440b      	add	r3, r1
 8008dee:	605a      	str	r2, [r3, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8008df0:	f3ef 8310 	mrs	r3, PRIMASK
 8008df4:	61bb      	str	r3, [r7, #24]
  return(result);
 8008df6:	69bb      	ldr	r3, [r7, #24]

    UTIL_SEQ_ENTER_CRITICAL_SECTION( );
 8008df8:	623b      	str	r3, [r7, #32]
  __ASM volatile ("cpsid i" : : : "memory");
 8008dfa:	b672      	cpsid	i
}
 8008dfc:	bf00      	nop
    /* remove from the list or pending task the one that has been selected to be executed */
    TaskSet &= ~(1U << CurrentTaskIdx);
 8008dfe:	4b46      	ldr	r3, [pc, #280]	@ (8008f18 <UTIL_SEQ_Run+0x1f0>)
 8008e00:	681b      	ldr	r3, [r3, #0]
 8008e02:	2201      	movs	r2, #1
 8008e04:	fa02 f303 	lsl.w	r3, r2, r3
 8008e08:	43da      	mvns	r2, r3
 8008e0a:	4b3e      	ldr	r3, [pc, #248]	@ (8008f04 <UTIL_SEQ_Run+0x1dc>)
 8008e0c:	681b      	ldr	r3, [r3, #0]
 8008e0e:	4013      	ands	r3, r2
 8008e10:	4a3c      	ldr	r2, [pc, #240]	@ (8008f04 <UTIL_SEQ_Run+0x1dc>)
 8008e12:	6013      	str	r3, [r2, #0]
    /* remove from all priority mask the task that has been selected to be executed */
    for (counter = UTIL_SEQ_CONF_PRIO_NBR; counter != 0U; counter--)
 8008e14:	2301      	movs	r3, #1
 8008e16:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8008e18:	e013      	b.n	8008e42 <UTIL_SEQ_Run+0x11a>
    {
      TaskPrio[counter - 1U].priority &= ~(1U << CurrentTaskIdx);
 8008e1a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8008e1c:	3b01      	subs	r3, #1
 8008e1e:	4a3d      	ldr	r2, [pc, #244]	@ (8008f14 <UTIL_SEQ_Run+0x1ec>)
 8008e20:	f852 1033 	ldr.w	r1, [r2, r3, lsl #3]
 8008e24:	4b3c      	ldr	r3, [pc, #240]	@ (8008f18 <UTIL_SEQ_Run+0x1f0>)
 8008e26:	681b      	ldr	r3, [r3, #0]
 8008e28:	2201      	movs	r2, #1
 8008e2a:	fa02 f303 	lsl.w	r3, r2, r3
 8008e2e:	43da      	mvns	r2, r3
 8008e30:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8008e32:	3b01      	subs	r3, #1
 8008e34:	400a      	ands	r2, r1
 8008e36:	4937      	ldr	r1, [pc, #220]	@ (8008f14 <UTIL_SEQ_Run+0x1ec>)
 8008e38:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
    for (counter = UTIL_SEQ_CONF_PRIO_NBR; counter != 0U; counter--)
 8008e3c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8008e3e:	3b01      	subs	r3, #1
 8008e40:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8008e42:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8008e44:	2b00      	cmp	r3, #0
 8008e46:	d1e8      	bne.n	8008e1a <UTIL_SEQ_Run+0xf2>
 8008e48:	6a3b      	ldr	r3, [r7, #32]
 8008e4a:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8008e4c:	697b      	ldr	r3, [r7, #20]
 8008e4e:	f383 8810 	msr	PRIMASK, r3
}
 8008e52:	bf00      	nop
    }
    UTIL_SEQ_EXIT_CRITICAL_SECTION( );

    /* Execute the task */
    TaskCb[CurrentTaskIdx]( );
 8008e54:	4b30      	ldr	r3, [pc, #192]	@ (8008f18 <UTIL_SEQ_Run+0x1f0>)
 8008e56:	681b      	ldr	r3, [r3, #0]
 8008e58:	4a30      	ldr	r2, [pc, #192]	@ (8008f1c <UTIL_SEQ_Run+0x1f4>)
 8008e5a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8008e5e:	4798      	blx	r3

    local_taskset = TaskSet;
 8008e60:	4b28      	ldr	r3, [pc, #160]	@ (8008f04 <UTIL_SEQ_Run+0x1dc>)
 8008e62:	681b      	ldr	r3, [r3, #0]
 8008e64:	63bb      	str	r3, [r7, #56]	@ 0x38
    local_evtset = EvtSet;
 8008e66:	4b28      	ldr	r3, [pc, #160]	@ (8008f08 <UTIL_SEQ_Run+0x1e0>)
 8008e68:	681b      	ldr	r3, [r3, #0]
 8008e6a:	637b      	str	r3, [r7, #52]	@ 0x34
    local_taskmask = TaskMask;
 8008e6c:	4b27      	ldr	r3, [pc, #156]	@ (8008f0c <UTIL_SEQ_Run+0x1e4>)
 8008e6e:	681b      	ldr	r3, [r3, #0]
 8008e70:	633b      	str	r3, [r7, #48]	@ 0x30
    local_evtwaited = EvtWaited;
 8008e72:	4b27      	ldr	r3, [pc, #156]	@ (8008f10 <UTIL_SEQ_Run+0x1e8>)
 8008e74:	681b      	ldr	r3, [r3, #0]
 8008e76:	62fb      	str	r3, [r7, #44]	@ 0x2c
  while(((local_taskset & local_taskmask & SuperMask) != 0U) && ((local_evtset & local_evtwaited)==0U))
 8008e78:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8008e7a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008e7c:	401a      	ands	r2, r3
 8008e7e:	4b20      	ldr	r3, [pc, #128]	@ (8008f00 <UTIL_SEQ_Run+0x1d8>)
 8008e80:	681b      	ldr	r3, [r3, #0]
 8008e82:	4013      	ands	r3, r2
 8008e84:	2b00      	cmp	r3, #0
 8008e86:	d005      	beq.n	8008e94 <UTIL_SEQ_Run+0x16c>
 8008e88:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8008e8a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008e8c:	4013      	ands	r3, r2
 8008e8e:	2b00      	cmp	r3, #0
 8008e90:	f43f af64 	beq.w	8008d5c <UTIL_SEQ_Run+0x34>
  }

  /* the set of CurrentTaskIdx to no task running allows to call WaitEvt in the Pre/Post ilde context */
  CurrentTaskIdx = UTIL_SEQ_NOTASKRUNNING;
 8008e94:	4b20      	ldr	r3, [pc, #128]	@ (8008f18 <UTIL_SEQ_Run+0x1f0>)
 8008e96:	f04f 32ff 	mov.w	r2, #4294967295
 8008e9a:	601a      	str	r2, [r3, #0]
  UTIL_SEQ_PreIdle( );
 8008e9c:	f000 f938 	bl	8009110 <UTIL_SEQ_PreIdle>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8008ea0:	f3ef 8310 	mrs	r3, PRIMASK
 8008ea4:	613b      	str	r3, [r7, #16]
  return(result);
 8008ea6:	693b      	ldr	r3, [r7, #16]

  UTIL_SEQ_ENTER_CRITICAL_SECTION_IDLE( );
 8008ea8:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("cpsid i" : : : "memory");
 8008eaa:	b672      	cpsid	i
}
 8008eac:	bf00      	nop
  local_taskset = TaskSet;
 8008eae:	4b15      	ldr	r3, [pc, #84]	@ (8008f04 <UTIL_SEQ_Run+0x1dc>)
 8008eb0:	681b      	ldr	r3, [r3, #0]
 8008eb2:	63bb      	str	r3, [r7, #56]	@ 0x38
  local_evtset = EvtSet;
 8008eb4:	4b14      	ldr	r3, [pc, #80]	@ (8008f08 <UTIL_SEQ_Run+0x1e0>)
 8008eb6:	681b      	ldr	r3, [r3, #0]
 8008eb8:	637b      	str	r3, [r7, #52]	@ 0x34
  local_taskmask = TaskMask;
 8008eba:	4b14      	ldr	r3, [pc, #80]	@ (8008f0c <UTIL_SEQ_Run+0x1e4>)
 8008ebc:	681b      	ldr	r3, [r3, #0]
 8008ebe:	633b      	str	r3, [r7, #48]	@ 0x30
  if ((local_taskset & local_taskmask & SuperMask) == 0U)
 8008ec0:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8008ec2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008ec4:	401a      	ands	r2, r3
 8008ec6:	4b0e      	ldr	r3, [pc, #56]	@ (8008f00 <UTIL_SEQ_Run+0x1d8>)
 8008ec8:	681b      	ldr	r3, [r3, #0]
 8008eca:	4013      	ands	r3, r2
 8008ecc:	2b00      	cmp	r3, #0
 8008ece:	d107      	bne.n	8008ee0 <UTIL_SEQ_Run+0x1b8>
  {
    if ((local_evtset & EvtWaited)== 0U)
 8008ed0:	4b0f      	ldr	r3, [pc, #60]	@ (8008f10 <UTIL_SEQ_Run+0x1e8>)
 8008ed2:	681a      	ldr	r2, [r3, #0]
 8008ed4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008ed6:	4013      	ands	r3, r2
 8008ed8:	2b00      	cmp	r3, #0
 8008eda:	d101      	bne.n	8008ee0 <UTIL_SEQ_Run+0x1b8>
    {
      UTIL_SEQ_Idle( );
 8008edc:	f7f7 fd49 	bl	8000972 <UTIL_SEQ_Idle>
 8008ee0:	69fb      	ldr	r3, [r7, #28]
 8008ee2:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8008ee4:	68fb      	ldr	r3, [r7, #12]
 8008ee6:	f383 8810 	msr	PRIMASK, r3
}
 8008eea:	bf00      	nop
    }
  }
  UTIL_SEQ_EXIT_CRITICAL_SECTION_IDLE( );

  UTIL_SEQ_PostIdle( );
 8008eec:	f000 f917 	bl	800911e <UTIL_SEQ_PostIdle>

  /* restore the mask from UTIL_SEQ_Run() */
  SuperMask = super_mask_backup;
 8008ef0:	4a03      	ldr	r2, [pc, #12]	@ (8008f00 <UTIL_SEQ_Run+0x1d8>)
 8008ef2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008ef4:	6013      	str	r3, [r2, #0]

  return;
 8008ef6:	bf00      	nop
}
 8008ef8:	3740      	adds	r7, #64	@ 0x40
 8008efa:	46bd      	mov	sp, r7
 8008efc:	bd80      	pop	{r7, pc}
 8008efe:	bf00      	nop
 8008f00:	20000080 	.word	0x20000080
 8008f04:	20000668 	.word	0x20000668
 8008f08:	2000066c 	.word	0x2000066c
 8008f0c:	2000007c 	.word	0x2000007c
 8008f10:	20000670 	.word	0x20000670
 8008f14:	200006f8 	.word	0x200006f8
 8008f18:	20000674 	.word	0x20000674
 8008f1c:	20000678 	.word	0x20000678

08008f20 <UTIL_SEQ_RegTask>:

void UTIL_SEQ_RegTask(UTIL_SEQ_bm_t TaskId_bm, uint32_t Flags, void (*Task)( void ))
{
 8008f20:	b580      	push	{r7, lr}
 8008f22:	b088      	sub	sp, #32
 8008f24:	af00      	add	r7, sp, #0
 8008f26:	60f8      	str	r0, [r7, #12]
 8008f28:	60b9      	str	r1, [r7, #8]
 8008f2a:	607a      	str	r2, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8008f2c:	f3ef 8310 	mrs	r3, PRIMASK
 8008f30:	617b      	str	r3, [r7, #20]
  return(result);
 8008f32:	697b      	ldr	r3, [r7, #20]
  (void)Flags;
  UTIL_SEQ_ENTER_CRITICAL_SECTION();
 8008f34:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("cpsid i" : : : "memory");
 8008f36:	b672      	cpsid	i
}
 8008f38:	bf00      	nop

  TaskCb[SEQ_BitPosition(TaskId_bm)] = Task;
 8008f3a:	68f8      	ldr	r0, [r7, #12]
 8008f3c:	f000 f8f6 	bl	800912c <SEQ_BitPosition>
 8008f40:	4603      	mov	r3, r0
 8008f42:	4619      	mov	r1, r3
 8008f44:	4a06      	ldr	r2, [pc, #24]	@ (8008f60 <UTIL_SEQ_RegTask+0x40>)
 8008f46:	687b      	ldr	r3, [r7, #4]
 8008f48:	f842 3021 	str.w	r3, [r2, r1, lsl #2]
 8008f4c:	69fb      	ldr	r3, [r7, #28]
 8008f4e:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8008f50:	69bb      	ldr	r3, [r7, #24]
 8008f52:	f383 8810 	msr	PRIMASK, r3
}
 8008f56:	bf00      	nop

  UTIL_SEQ_EXIT_CRITICAL_SECTION();

  return;
 8008f58:	bf00      	nop
}
 8008f5a:	3720      	adds	r7, #32
 8008f5c:	46bd      	mov	sp, r7
 8008f5e:	bd80      	pop	{r7, pc}
 8008f60:	20000678 	.word	0x20000678

08008f64 <UTIL_SEQ_SetTask>:

void UTIL_SEQ_SetTask( UTIL_SEQ_bm_t TaskId_bm , uint32_t Task_Prio )
{
 8008f64:	b480      	push	{r7}
 8008f66:	b087      	sub	sp, #28
 8008f68:	af00      	add	r7, sp, #0
 8008f6a:	6078      	str	r0, [r7, #4]
 8008f6c:	6039      	str	r1, [r7, #0]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8008f6e:	f3ef 8310 	mrs	r3, PRIMASK
 8008f72:	60fb      	str	r3, [r7, #12]
  return(result);
 8008f74:	68fb      	ldr	r3, [r7, #12]
  UTIL_SEQ_ENTER_CRITICAL_SECTION( );
 8008f76:	617b      	str	r3, [r7, #20]
  __ASM volatile ("cpsid i" : : : "memory");
 8008f78:	b672      	cpsid	i
}
 8008f7a:	bf00      	nop

  TaskSet |= TaskId_bm;
 8008f7c:	4b0d      	ldr	r3, [pc, #52]	@ (8008fb4 <UTIL_SEQ_SetTask+0x50>)
 8008f7e:	681a      	ldr	r2, [r3, #0]
 8008f80:	687b      	ldr	r3, [r7, #4]
 8008f82:	4313      	orrs	r3, r2
 8008f84:	4a0b      	ldr	r2, [pc, #44]	@ (8008fb4 <UTIL_SEQ_SetTask+0x50>)
 8008f86:	6013      	str	r3, [r2, #0]
  TaskPrio[Task_Prio].priority |= TaskId_bm;
 8008f88:	4a0b      	ldr	r2, [pc, #44]	@ (8008fb8 <UTIL_SEQ_SetTask+0x54>)
 8008f8a:	683b      	ldr	r3, [r7, #0]
 8008f8c:	f852 2033 	ldr.w	r2, [r2, r3, lsl #3]
 8008f90:	687b      	ldr	r3, [r7, #4]
 8008f92:	431a      	orrs	r2, r3
 8008f94:	4908      	ldr	r1, [pc, #32]	@ (8008fb8 <UTIL_SEQ_SetTask+0x54>)
 8008f96:	683b      	ldr	r3, [r7, #0]
 8008f98:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
 8008f9c:	697b      	ldr	r3, [r7, #20]
 8008f9e:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8008fa0:	693b      	ldr	r3, [r7, #16]
 8008fa2:	f383 8810 	msr	PRIMASK, r3
}
 8008fa6:	bf00      	nop

  UTIL_SEQ_EXIT_CRITICAL_SECTION( );

  return;
 8008fa8:	bf00      	nop
}
 8008faa:	371c      	adds	r7, #28
 8008fac:	46bd      	mov	sp, r7
 8008fae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008fb2:	4770      	bx	lr
 8008fb4:	20000668 	.word	0x20000668
 8008fb8:	200006f8 	.word	0x200006f8

08008fbc <UTIL_SEQ_PauseTask>:
  UTIL_SEQ_EXIT_CRITICAL_SECTION();
  return _status;
}

void UTIL_SEQ_PauseTask( UTIL_SEQ_bm_t TaskId_bm )
{
 8008fbc:	b480      	push	{r7}
 8008fbe:	b087      	sub	sp, #28
 8008fc0:	af00      	add	r7, sp, #0
 8008fc2:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8008fc4:	f3ef 8310 	mrs	r3, PRIMASK
 8008fc8:	60fb      	str	r3, [r7, #12]
  return(result);
 8008fca:	68fb      	ldr	r3, [r7, #12]
  UTIL_SEQ_ENTER_CRITICAL_SECTION( );
 8008fcc:	617b      	str	r3, [r7, #20]
  __ASM volatile ("cpsid i" : : : "memory");
 8008fce:	b672      	cpsid	i
}
 8008fd0:	bf00      	nop

  TaskMask &= (~TaskId_bm);
 8008fd2:	687b      	ldr	r3, [r7, #4]
 8008fd4:	43da      	mvns	r2, r3
 8008fd6:	4b08      	ldr	r3, [pc, #32]	@ (8008ff8 <UTIL_SEQ_PauseTask+0x3c>)
 8008fd8:	681b      	ldr	r3, [r3, #0]
 8008fda:	4013      	ands	r3, r2
 8008fdc:	4a06      	ldr	r2, [pc, #24]	@ (8008ff8 <UTIL_SEQ_PauseTask+0x3c>)
 8008fde:	6013      	str	r3, [r2, #0]
 8008fe0:	697b      	ldr	r3, [r7, #20]
 8008fe2:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8008fe4:	693b      	ldr	r3, [r7, #16]
 8008fe6:	f383 8810 	msr	PRIMASK, r3
}
 8008fea:	bf00      	nop

  UTIL_SEQ_EXIT_CRITICAL_SECTION( );

  return;
 8008fec:	bf00      	nop
}
 8008fee:	371c      	adds	r7, #28
 8008ff0:	46bd      	mov	sp, r7
 8008ff2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008ff6:	4770      	bx	lr
 8008ff8:	2000007c 	.word	0x2000007c

08008ffc <UTIL_SEQ_ResumeTask>:
  UTIL_SEQ_EXIT_CRITICAL_SECTION( );
  return _status;
}

void UTIL_SEQ_ResumeTask( UTIL_SEQ_bm_t TaskId_bm )
{
 8008ffc:	b480      	push	{r7}
 8008ffe:	b087      	sub	sp, #28
 8009000:	af00      	add	r7, sp, #0
 8009002:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8009004:	f3ef 8310 	mrs	r3, PRIMASK
 8009008:	60fb      	str	r3, [r7, #12]
  return(result);
 800900a:	68fb      	ldr	r3, [r7, #12]
  UTIL_SEQ_ENTER_CRITICAL_SECTION( );
 800900c:	617b      	str	r3, [r7, #20]
  __ASM volatile ("cpsid i" : : : "memory");
 800900e:	b672      	cpsid	i
}
 8009010:	bf00      	nop

  TaskMask |= TaskId_bm;
 8009012:	4b09      	ldr	r3, [pc, #36]	@ (8009038 <UTIL_SEQ_ResumeTask+0x3c>)
 8009014:	681a      	ldr	r2, [r3, #0]
 8009016:	687b      	ldr	r3, [r7, #4]
 8009018:	4313      	orrs	r3, r2
 800901a:	4a07      	ldr	r2, [pc, #28]	@ (8009038 <UTIL_SEQ_ResumeTask+0x3c>)
 800901c:	6013      	str	r3, [r2, #0]
 800901e:	697b      	ldr	r3, [r7, #20]
 8009020:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8009022:	693b      	ldr	r3, [r7, #16]
 8009024:	f383 8810 	msr	PRIMASK, r3
}
 8009028:	bf00      	nop

  UTIL_SEQ_EXIT_CRITICAL_SECTION( );

  return;
 800902a:	bf00      	nop
}
 800902c:	371c      	adds	r7, #28
 800902e:	46bd      	mov	sp, r7
 8009030:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009034:	4770      	bx	lr
 8009036:	bf00      	nop
 8009038:	2000007c 	.word	0x2000007c

0800903c <UTIL_SEQ_SetEvt>:

void UTIL_SEQ_SetEvt( UTIL_SEQ_bm_t EvtId_bm )
{
 800903c:	b480      	push	{r7}
 800903e:	b087      	sub	sp, #28
 8009040:	af00      	add	r7, sp, #0
 8009042:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8009044:	f3ef 8310 	mrs	r3, PRIMASK
 8009048:	60fb      	str	r3, [r7, #12]
  return(result);
 800904a:	68fb      	ldr	r3, [r7, #12]
  UTIL_SEQ_ENTER_CRITICAL_SECTION( );
 800904c:	617b      	str	r3, [r7, #20]
  __ASM volatile ("cpsid i" : : : "memory");
 800904e:	b672      	cpsid	i
}
 8009050:	bf00      	nop

  EvtSet |= EvtId_bm;
 8009052:	4b09      	ldr	r3, [pc, #36]	@ (8009078 <UTIL_SEQ_SetEvt+0x3c>)
 8009054:	681a      	ldr	r2, [r3, #0]
 8009056:	687b      	ldr	r3, [r7, #4]
 8009058:	4313      	orrs	r3, r2
 800905a:	4a07      	ldr	r2, [pc, #28]	@ (8009078 <UTIL_SEQ_SetEvt+0x3c>)
 800905c:	6013      	str	r3, [r2, #0]
 800905e:	697b      	ldr	r3, [r7, #20]
 8009060:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8009062:	693b      	ldr	r3, [r7, #16]
 8009064:	f383 8810 	msr	PRIMASK, r3
}
 8009068:	bf00      	nop

  UTIL_SEQ_EXIT_CRITICAL_SECTION( );

  return;
 800906a:	bf00      	nop
}
 800906c:	371c      	adds	r7, #28
 800906e:	46bd      	mov	sp, r7
 8009070:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009074:	4770      	bx	lr
 8009076:	bf00      	nop
 8009078:	2000066c 	.word	0x2000066c

0800907c <UTIL_SEQ_WaitEvt>:

  return;
}

void UTIL_SEQ_WaitEvt(UTIL_SEQ_bm_t EvtId_bm)
{
 800907c:	b580      	push	{r7, lr}
 800907e:	b088      	sub	sp, #32
 8009080:	af00      	add	r7, sp, #0
 8009082:	6078      	str	r0, [r7, #4]
  UTIL_SEQ_bm_t wait_task_idx;
  /*
   * store in local the current_task_id_bm as the global variable CurrentTaskIdx
   * may be overwritten in case there are nested call of UTIL_SEQ_Run()
   */
  current_task_idx = CurrentTaskIdx;
 8009084:	4b1f      	ldr	r3, [pc, #124]	@ (8009104 <UTIL_SEQ_WaitEvt+0x88>)
 8009086:	681b      	ldr	r3, [r3, #0]
 8009088:	61bb      	str	r3, [r7, #24]
  if(UTIL_SEQ_NOTASKRUNNING == CurrentTaskIdx)
 800908a:	4b1e      	ldr	r3, [pc, #120]	@ (8009104 <UTIL_SEQ_WaitEvt+0x88>)
 800908c:	681b      	ldr	r3, [r3, #0]
 800908e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009092:	d102      	bne.n	800909a <UTIL_SEQ_WaitEvt+0x1e>
  {
    wait_task_idx = 0u;
 8009094:	2300      	movs	r3, #0
 8009096:	61fb      	str	r3, [r7, #28]
 8009098:	e005      	b.n	80090a6 <UTIL_SEQ_WaitEvt+0x2a>
  }
  else
  {
    wait_task_idx = (uint32_t)1u << CurrentTaskIdx;
 800909a:	4b1a      	ldr	r3, [pc, #104]	@ (8009104 <UTIL_SEQ_WaitEvt+0x88>)
 800909c:	681b      	ldr	r3, [r3, #0]
 800909e:	2201      	movs	r2, #1
 80090a0:	fa02 f303 	lsl.w	r3, r2, r3
 80090a4:	61fb      	str	r3, [r7, #28]
  }

  /* backup the event id that was currently waited */
  event_waited_id_backup = EvtWaited;
 80090a6:	4b18      	ldr	r3, [pc, #96]	@ (8009108 <UTIL_SEQ_WaitEvt+0x8c>)
 80090a8:	681b      	ldr	r3, [r3, #0]
 80090aa:	617b      	str	r3, [r7, #20]
  EvtWaited = EvtId_bm;
 80090ac:	4a16      	ldr	r2, [pc, #88]	@ (8009108 <UTIL_SEQ_WaitEvt+0x8c>)
 80090ae:	687b      	ldr	r3, [r7, #4]
 80090b0:	6013      	str	r3, [r2, #0]
   * The system is waiting only for the last waited event.
   * When it will go out, it will wait again from the previous one.
   * It case it occurs while waiting for the second one, the while loop will exit immediately
   */

  while ((EvtSet & EvtId_bm) == 0U)
 80090b2:	e003      	b.n	80090bc <UTIL_SEQ_WaitEvt+0x40>
  {
    UTIL_SEQ_EvtIdle(wait_task_idx, EvtId_bm);
 80090b4:	6879      	ldr	r1, [r7, #4]
 80090b6:	69f8      	ldr	r0, [r7, #28]
 80090b8:	f7f7 fc62 	bl	8000980 <UTIL_SEQ_EvtIdle>
  while ((EvtSet & EvtId_bm) == 0U)
 80090bc:	4b13      	ldr	r3, [pc, #76]	@ (800910c <UTIL_SEQ_WaitEvt+0x90>)
 80090be:	681a      	ldr	r2, [r3, #0]
 80090c0:	687b      	ldr	r3, [r7, #4]
 80090c2:	4013      	ands	r3, r2
 80090c4:	2b00      	cmp	r3, #0
 80090c6:	d0f5      	beq.n	80090b4 <UTIL_SEQ_WaitEvt+0x38>
  /*
   * Restore the CurrentTaskIdx that may have been modified by call of UTIL_SEQ_Run() from UTIL_SEQ_EvtIdle()
   * This is required so that a second call of UTIL_SEQ_WaitEvt() in the same process pass the correct current_task_id_bm
   * in the call of UTIL_SEQ_EvtIdle()
   */
  CurrentTaskIdx = current_task_idx;
 80090c8:	4a0e      	ldr	r2, [pc, #56]	@ (8009104 <UTIL_SEQ_WaitEvt+0x88>)
 80090ca:	69bb      	ldr	r3, [r7, #24]
 80090cc:	6013      	str	r3, [r2, #0]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80090ce:	f3ef 8310 	mrs	r3, PRIMASK
 80090d2:	60bb      	str	r3, [r7, #8]
  return(result);
 80090d4:	68bb      	ldr	r3, [r7, #8]

  UTIL_SEQ_ENTER_CRITICAL_SECTION( );
 80090d6:	613b      	str	r3, [r7, #16]
  __ASM volatile ("cpsid i" : : : "memory");
 80090d8:	b672      	cpsid	i
}
 80090da:	bf00      	nop

  EvtSet &= (~EvtId_bm);
 80090dc:	687b      	ldr	r3, [r7, #4]
 80090de:	43da      	mvns	r2, r3
 80090e0:	4b0a      	ldr	r3, [pc, #40]	@ (800910c <UTIL_SEQ_WaitEvt+0x90>)
 80090e2:	681b      	ldr	r3, [r3, #0]
 80090e4:	4013      	ands	r3, r2
 80090e6:	4a09      	ldr	r2, [pc, #36]	@ (800910c <UTIL_SEQ_WaitEvt+0x90>)
 80090e8:	6013      	str	r3, [r2, #0]
 80090ea:	693b      	ldr	r3, [r7, #16]
 80090ec:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80090ee:	68fb      	ldr	r3, [r7, #12]
 80090f0:	f383 8810 	msr	PRIMASK, r3
}
 80090f4:	bf00      	nop

  UTIL_SEQ_EXIT_CRITICAL_SECTION( );

  EvtWaited = event_waited_id_backup;
 80090f6:	4a04      	ldr	r2, [pc, #16]	@ (8009108 <UTIL_SEQ_WaitEvt+0x8c>)
 80090f8:	697b      	ldr	r3, [r7, #20]
 80090fa:	6013      	str	r3, [r2, #0]
  return;
 80090fc:	bf00      	nop
}
 80090fe:	3720      	adds	r7, #32
 8009100:	46bd      	mov	sp, r7
 8009102:	bd80      	pop	{r7, pc}
 8009104:	20000674 	.word	0x20000674
 8009108:	20000670 	.word	0x20000670
 800910c:	2000066c 	.word	0x2000066c

08009110 <UTIL_SEQ_PreIdle>:
{
  return;
}

__WEAK void UTIL_SEQ_PreIdle( void )
{
 8009110:	b480      	push	{r7}
 8009112:	af00      	add	r7, sp, #0
  /*
   * Unless specified by the application, there is nothing to be done
   */
  return;
 8009114:	bf00      	nop
}
 8009116:	46bd      	mov	sp, r7
 8009118:	f85d 7b04 	ldr.w	r7, [sp], #4
 800911c:	4770      	bx	lr

0800911e <UTIL_SEQ_PostIdle>:

__WEAK void UTIL_SEQ_PostIdle( void )
{
 800911e:	b480      	push	{r7}
 8009120:	af00      	add	r7, sp, #0
  /*
   * Unless specified by the application, there is nothing to be done
   */
  return;
 8009122:	bf00      	nop
}
 8009124:	46bd      	mov	sp, r7
 8009126:	f85d 7b04 	ldr.w	r7, [sp], #4
 800912a:	4770      	bx	lr

0800912c <SEQ_BitPosition>:
 * @brief return the position of the first bit set to 1
 * @param Value 32 bit value
 * @retval bit position
 */
uint8_t SEQ_BitPosition(uint32_t Value)
{
 800912c:	b480      	push	{r7}
 800912e:	b085      	sub	sp, #20
 8009130:	af00      	add	r7, sp, #0
 8009132:	6078      	str	r0, [r7, #4]
 8009134:	687b      	ldr	r3, [r7, #4]
 8009136:	60fb      	str	r3, [r7, #12]
  if (value == 0U)
 8009138:	68fb      	ldr	r3, [r7, #12]
 800913a:	2b00      	cmp	r3, #0
 800913c:	d101      	bne.n	8009142 <SEQ_BitPosition+0x16>
    return 32U;
 800913e:	2320      	movs	r3, #32
 8009140:	e003      	b.n	800914a <SEQ_BitPosition+0x1e>
  return __builtin_clz(value);
 8009142:	68fb      	ldr	r3, [r7, #12]
 8009144:	fab3 f383 	clz	r3, r3
 8009148:	b2db      	uxtb	r3, r3
  return (uint8_t)(31 -__CLZ( Value ));
 800914a:	f1c3 031f 	rsb	r3, r3, #31
 800914e:	b2db      	uxtb	r3, r3
}
 8009150:	4618      	mov	r0, r3
 8009152:	3714      	adds	r7, #20
 8009154:	46bd      	mov	sp, r7
 8009156:	f85d 7b04 	ldr.w	r7, [sp], #4
 800915a:	4770      	bx	lr

0800915c <std>:
 800915c:	2300      	movs	r3, #0
 800915e:	b510      	push	{r4, lr}
 8009160:	4604      	mov	r4, r0
 8009162:	e9c0 3300 	strd	r3, r3, [r0]
 8009166:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800916a:	6083      	str	r3, [r0, #8]
 800916c:	8181      	strh	r1, [r0, #12]
 800916e:	6643      	str	r3, [r0, #100]	@ 0x64
 8009170:	81c2      	strh	r2, [r0, #14]
 8009172:	6183      	str	r3, [r0, #24]
 8009174:	4619      	mov	r1, r3
 8009176:	2208      	movs	r2, #8
 8009178:	305c      	adds	r0, #92	@ 0x5c
 800917a:	f000 f90e 	bl	800939a <memset>
 800917e:	4b0d      	ldr	r3, [pc, #52]	@ (80091b4 <std+0x58>)
 8009180:	6263      	str	r3, [r4, #36]	@ 0x24
 8009182:	4b0d      	ldr	r3, [pc, #52]	@ (80091b8 <std+0x5c>)
 8009184:	62a3      	str	r3, [r4, #40]	@ 0x28
 8009186:	4b0d      	ldr	r3, [pc, #52]	@ (80091bc <std+0x60>)
 8009188:	62e3      	str	r3, [r4, #44]	@ 0x2c
 800918a:	4b0d      	ldr	r3, [pc, #52]	@ (80091c0 <std+0x64>)
 800918c:	6323      	str	r3, [r4, #48]	@ 0x30
 800918e:	4b0d      	ldr	r3, [pc, #52]	@ (80091c4 <std+0x68>)
 8009190:	6224      	str	r4, [r4, #32]
 8009192:	429c      	cmp	r4, r3
 8009194:	d006      	beq.n	80091a4 <std+0x48>
 8009196:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 800919a:	4294      	cmp	r4, r2
 800919c:	d002      	beq.n	80091a4 <std+0x48>
 800919e:	33d0      	adds	r3, #208	@ 0xd0
 80091a0:	429c      	cmp	r4, r3
 80091a2:	d105      	bne.n	80091b0 <std+0x54>
 80091a4:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 80091a8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80091ac:	f000 b96e 	b.w	800948c <__retarget_lock_init_recursive>
 80091b0:	bd10      	pop	{r4, pc}
 80091b2:	bf00      	nop
 80091b4:	08009315 	.word	0x08009315
 80091b8:	08009337 	.word	0x08009337
 80091bc:	0800936f 	.word	0x0800936f
 80091c0:	08009393 	.word	0x08009393
 80091c4:	20000700 	.word	0x20000700

080091c8 <stdio_exit_handler>:
 80091c8:	4a02      	ldr	r2, [pc, #8]	@ (80091d4 <stdio_exit_handler+0xc>)
 80091ca:	4903      	ldr	r1, [pc, #12]	@ (80091d8 <stdio_exit_handler+0x10>)
 80091cc:	4803      	ldr	r0, [pc, #12]	@ (80091dc <stdio_exit_handler+0x14>)
 80091ce:	f000 b869 	b.w	80092a4 <_fwalk_sglue>
 80091d2:	bf00      	nop
 80091d4:	20000084 	.word	0x20000084
 80091d8:	08009d49 	.word	0x08009d49
 80091dc:	20000094 	.word	0x20000094

080091e0 <cleanup_stdio>:
 80091e0:	6841      	ldr	r1, [r0, #4]
 80091e2:	4b0c      	ldr	r3, [pc, #48]	@ (8009214 <cleanup_stdio+0x34>)
 80091e4:	4299      	cmp	r1, r3
 80091e6:	b510      	push	{r4, lr}
 80091e8:	4604      	mov	r4, r0
 80091ea:	d001      	beq.n	80091f0 <cleanup_stdio+0x10>
 80091ec:	f000 fdac 	bl	8009d48 <_fflush_r>
 80091f0:	68a1      	ldr	r1, [r4, #8]
 80091f2:	4b09      	ldr	r3, [pc, #36]	@ (8009218 <cleanup_stdio+0x38>)
 80091f4:	4299      	cmp	r1, r3
 80091f6:	d002      	beq.n	80091fe <cleanup_stdio+0x1e>
 80091f8:	4620      	mov	r0, r4
 80091fa:	f000 fda5 	bl	8009d48 <_fflush_r>
 80091fe:	68e1      	ldr	r1, [r4, #12]
 8009200:	4b06      	ldr	r3, [pc, #24]	@ (800921c <cleanup_stdio+0x3c>)
 8009202:	4299      	cmp	r1, r3
 8009204:	d004      	beq.n	8009210 <cleanup_stdio+0x30>
 8009206:	4620      	mov	r0, r4
 8009208:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800920c:	f000 bd9c 	b.w	8009d48 <_fflush_r>
 8009210:	bd10      	pop	{r4, pc}
 8009212:	bf00      	nop
 8009214:	20000700 	.word	0x20000700
 8009218:	20000768 	.word	0x20000768
 800921c:	200007d0 	.word	0x200007d0

08009220 <global_stdio_init.part.0>:
 8009220:	b510      	push	{r4, lr}
 8009222:	4b0b      	ldr	r3, [pc, #44]	@ (8009250 <global_stdio_init.part.0+0x30>)
 8009224:	4c0b      	ldr	r4, [pc, #44]	@ (8009254 <global_stdio_init.part.0+0x34>)
 8009226:	4a0c      	ldr	r2, [pc, #48]	@ (8009258 <global_stdio_init.part.0+0x38>)
 8009228:	601a      	str	r2, [r3, #0]
 800922a:	4620      	mov	r0, r4
 800922c:	2200      	movs	r2, #0
 800922e:	2104      	movs	r1, #4
 8009230:	f7ff ff94 	bl	800915c <std>
 8009234:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8009238:	2201      	movs	r2, #1
 800923a:	2109      	movs	r1, #9
 800923c:	f7ff ff8e 	bl	800915c <std>
 8009240:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8009244:	2202      	movs	r2, #2
 8009246:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800924a:	2112      	movs	r1, #18
 800924c:	f7ff bf86 	b.w	800915c <std>
 8009250:	20000838 	.word	0x20000838
 8009254:	20000700 	.word	0x20000700
 8009258:	080091c9 	.word	0x080091c9

0800925c <__sfp_lock_acquire>:
 800925c:	4801      	ldr	r0, [pc, #4]	@ (8009264 <__sfp_lock_acquire+0x8>)
 800925e:	f000 b916 	b.w	800948e <__retarget_lock_acquire_recursive>
 8009262:	bf00      	nop
 8009264:	20000841 	.word	0x20000841

08009268 <__sfp_lock_release>:
 8009268:	4801      	ldr	r0, [pc, #4]	@ (8009270 <__sfp_lock_release+0x8>)
 800926a:	f000 b911 	b.w	8009490 <__retarget_lock_release_recursive>
 800926e:	bf00      	nop
 8009270:	20000841 	.word	0x20000841

08009274 <__sinit>:
 8009274:	b510      	push	{r4, lr}
 8009276:	4604      	mov	r4, r0
 8009278:	f7ff fff0 	bl	800925c <__sfp_lock_acquire>
 800927c:	6a23      	ldr	r3, [r4, #32]
 800927e:	b11b      	cbz	r3, 8009288 <__sinit+0x14>
 8009280:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8009284:	f7ff bff0 	b.w	8009268 <__sfp_lock_release>
 8009288:	4b04      	ldr	r3, [pc, #16]	@ (800929c <__sinit+0x28>)
 800928a:	6223      	str	r3, [r4, #32]
 800928c:	4b04      	ldr	r3, [pc, #16]	@ (80092a0 <__sinit+0x2c>)
 800928e:	681b      	ldr	r3, [r3, #0]
 8009290:	2b00      	cmp	r3, #0
 8009292:	d1f5      	bne.n	8009280 <__sinit+0xc>
 8009294:	f7ff ffc4 	bl	8009220 <global_stdio_init.part.0>
 8009298:	e7f2      	b.n	8009280 <__sinit+0xc>
 800929a:	bf00      	nop
 800929c:	080091e1 	.word	0x080091e1
 80092a0:	20000838 	.word	0x20000838

080092a4 <_fwalk_sglue>:
 80092a4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80092a8:	4607      	mov	r7, r0
 80092aa:	4688      	mov	r8, r1
 80092ac:	4614      	mov	r4, r2
 80092ae:	2600      	movs	r6, #0
 80092b0:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 80092b4:	f1b9 0901 	subs.w	r9, r9, #1
 80092b8:	d505      	bpl.n	80092c6 <_fwalk_sglue+0x22>
 80092ba:	6824      	ldr	r4, [r4, #0]
 80092bc:	2c00      	cmp	r4, #0
 80092be:	d1f7      	bne.n	80092b0 <_fwalk_sglue+0xc>
 80092c0:	4630      	mov	r0, r6
 80092c2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80092c6:	89ab      	ldrh	r3, [r5, #12]
 80092c8:	2b01      	cmp	r3, #1
 80092ca:	d907      	bls.n	80092dc <_fwalk_sglue+0x38>
 80092cc:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 80092d0:	3301      	adds	r3, #1
 80092d2:	d003      	beq.n	80092dc <_fwalk_sglue+0x38>
 80092d4:	4629      	mov	r1, r5
 80092d6:	4638      	mov	r0, r7
 80092d8:	47c0      	blx	r8
 80092da:	4306      	orrs	r6, r0
 80092dc:	3568      	adds	r5, #104	@ 0x68
 80092de:	e7e9      	b.n	80092b4 <_fwalk_sglue+0x10>

080092e0 <iprintf>:
 80092e0:	b40f      	push	{r0, r1, r2, r3}
 80092e2:	b507      	push	{r0, r1, r2, lr}
 80092e4:	4906      	ldr	r1, [pc, #24]	@ (8009300 <iprintf+0x20>)
 80092e6:	ab04      	add	r3, sp, #16
 80092e8:	6808      	ldr	r0, [r1, #0]
 80092ea:	f853 2b04 	ldr.w	r2, [r3], #4
 80092ee:	6881      	ldr	r1, [r0, #8]
 80092f0:	9301      	str	r3, [sp, #4]
 80092f2:	f000 f9ff 	bl	80096f4 <_vfiprintf_r>
 80092f6:	b003      	add	sp, #12
 80092f8:	f85d eb04 	ldr.w	lr, [sp], #4
 80092fc:	b004      	add	sp, #16
 80092fe:	4770      	bx	lr
 8009300:	20000090 	.word	0x20000090

08009304 <putchar>:
 8009304:	4b02      	ldr	r3, [pc, #8]	@ (8009310 <putchar+0xc>)
 8009306:	4601      	mov	r1, r0
 8009308:	6818      	ldr	r0, [r3, #0]
 800930a:	6882      	ldr	r2, [r0, #8]
 800930c:	f000 bd44 	b.w	8009d98 <_putc_r>
 8009310:	20000090 	.word	0x20000090

08009314 <__sread>:
 8009314:	b510      	push	{r4, lr}
 8009316:	460c      	mov	r4, r1
 8009318:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800931c:	f000 f868 	bl	80093f0 <_read_r>
 8009320:	2800      	cmp	r0, #0
 8009322:	bfab      	itete	ge
 8009324:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 8009326:	89a3      	ldrhlt	r3, [r4, #12]
 8009328:	181b      	addge	r3, r3, r0
 800932a:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 800932e:	bfac      	ite	ge
 8009330:	6563      	strge	r3, [r4, #84]	@ 0x54
 8009332:	81a3      	strhlt	r3, [r4, #12]
 8009334:	bd10      	pop	{r4, pc}

08009336 <__swrite>:
 8009336:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800933a:	461f      	mov	r7, r3
 800933c:	898b      	ldrh	r3, [r1, #12]
 800933e:	05db      	lsls	r3, r3, #23
 8009340:	4605      	mov	r5, r0
 8009342:	460c      	mov	r4, r1
 8009344:	4616      	mov	r6, r2
 8009346:	d505      	bpl.n	8009354 <__swrite+0x1e>
 8009348:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800934c:	2302      	movs	r3, #2
 800934e:	2200      	movs	r2, #0
 8009350:	f000 f83c 	bl	80093cc <_lseek_r>
 8009354:	89a3      	ldrh	r3, [r4, #12]
 8009356:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800935a:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800935e:	81a3      	strh	r3, [r4, #12]
 8009360:	4632      	mov	r2, r6
 8009362:	463b      	mov	r3, r7
 8009364:	4628      	mov	r0, r5
 8009366:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800936a:	f000 b853 	b.w	8009414 <_write_r>

0800936e <__sseek>:
 800936e:	b510      	push	{r4, lr}
 8009370:	460c      	mov	r4, r1
 8009372:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009376:	f000 f829 	bl	80093cc <_lseek_r>
 800937a:	1c43      	adds	r3, r0, #1
 800937c:	89a3      	ldrh	r3, [r4, #12]
 800937e:	bf15      	itete	ne
 8009380:	6560      	strne	r0, [r4, #84]	@ 0x54
 8009382:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 8009386:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 800938a:	81a3      	strheq	r3, [r4, #12]
 800938c:	bf18      	it	ne
 800938e:	81a3      	strhne	r3, [r4, #12]
 8009390:	bd10      	pop	{r4, pc}

08009392 <__sclose>:
 8009392:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009396:	f000 b809 	b.w	80093ac <_close_r>

0800939a <memset>:
 800939a:	4402      	add	r2, r0
 800939c:	4603      	mov	r3, r0
 800939e:	4293      	cmp	r3, r2
 80093a0:	d100      	bne.n	80093a4 <memset+0xa>
 80093a2:	4770      	bx	lr
 80093a4:	f803 1b01 	strb.w	r1, [r3], #1
 80093a8:	e7f9      	b.n	800939e <memset+0x4>
	...

080093ac <_close_r>:
 80093ac:	b538      	push	{r3, r4, r5, lr}
 80093ae:	4d06      	ldr	r5, [pc, #24]	@ (80093c8 <_close_r+0x1c>)
 80093b0:	2300      	movs	r3, #0
 80093b2:	4604      	mov	r4, r0
 80093b4:	4608      	mov	r0, r1
 80093b6:	602b      	str	r3, [r5, #0]
 80093b8:	f7f8 fd59 	bl	8001e6e <_close>
 80093bc:	1c43      	adds	r3, r0, #1
 80093be:	d102      	bne.n	80093c6 <_close_r+0x1a>
 80093c0:	682b      	ldr	r3, [r5, #0]
 80093c2:	b103      	cbz	r3, 80093c6 <_close_r+0x1a>
 80093c4:	6023      	str	r3, [r4, #0]
 80093c6:	bd38      	pop	{r3, r4, r5, pc}
 80093c8:	2000083c 	.word	0x2000083c

080093cc <_lseek_r>:
 80093cc:	b538      	push	{r3, r4, r5, lr}
 80093ce:	4d07      	ldr	r5, [pc, #28]	@ (80093ec <_lseek_r+0x20>)
 80093d0:	4604      	mov	r4, r0
 80093d2:	4608      	mov	r0, r1
 80093d4:	4611      	mov	r1, r2
 80093d6:	2200      	movs	r2, #0
 80093d8:	602a      	str	r2, [r5, #0]
 80093da:	461a      	mov	r2, r3
 80093dc:	f7f8 fd6e 	bl	8001ebc <_lseek>
 80093e0:	1c43      	adds	r3, r0, #1
 80093e2:	d102      	bne.n	80093ea <_lseek_r+0x1e>
 80093e4:	682b      	ldr	r3, [r5, #0]
 80093e6:	b103      	cbz	r3, 80093ea <_lseek_r+0x1e>
 80093e8:	6023      	str	r3, [r4, #0]
 80093ea:	bd38      	pop	{r3, r4, r5, pc}
 80093ec:	2000083c 	.word	0x2000083c

080093f0 <_read_r>:
 80093f0:	b538      	push	{r3, r4, r5, lr}
 80093f2:	4d07      	ldr	r5, [pc, #28]	@ (8009410 <_read_r+0x20>)
 80093f4:	4604      	mov	r4, r0
 80093f6:	4608      	mov	r0, r1
 80093f8:	4611      	mov	r1, r2
 80093fa:	2200      	movs	r2, #0
 80093fc:	602a      	str	r2, [r5, #0]
 80093fe:	461a      	mov	r2, r3
 8009400:	f7f8 fcfc 	bl	8001dfc <_read>
 8009404:	1c43      	adds	r3, r0, #1
 8009406:	d102      	bne.n	800940e <_read_r+0x1e>
 8009408:	682b      	ldr	r3, [r5, #0]
 800940a:	b103      	cbz	r3, 800940e <_read_r+0x1e>
 800940c:	6023      	str	r3, [r4, #0]
 800940e:	bd38      	pop	{r3, r4, r5, pc}
 8009410:	2000083c 	.word	0x2000083c

08009414 <_write_r>:
 8009414:	b538      	push	{r3, r4, r5, lr}
 8009416:	4d07      	ldr	r5, [pc, #28]	@ (8009434 <_write_r+0x20>)
 8009418:	4604      	mov	r4, r0
 800941a:	4608      	mov	r0, r1
 800941c:	4611      	mov	r1, r2
 800941e:	2200      	movs	r2, #0
 8009420:	602a      	str	r2, [r5, #0]
 8009422:	461a      	mov	r2, r3
 8009424:	f7f8 fd07 	bl	8001e36 <_write>
 8009428:	1c43      	adds	r3, r0, #1
 800942a:	d102      	bne.n	8009432 <_write_r+0x1e>
 800942c:	682b      	ldr	r3, [r5, #0]
 800942e:	b103      	cbz	r3, 8009432 <_write_r+0x1e>
 8009430:	6023      	str	r3, [r4, #0]
 8009432:	bd38      	pop	{r3, r4, r5, pc}
 8009434:	2000083c 	.word	0x2000083c

08009438 <__errno>:
 8009438:	4b01      	ldr	r3, [pc, #4]	@ (8009440 <__errno+0x8>)
 800943a:	6818      	ldr	r0, [r3, #0]
 800943c:	4770      	bx	lr
 800943e:	bf00      	nop
 8009440:	20000090 	.word	0x20000090

08009444 <__libc_init_array>:
 8009444:	b570      	push	{r4, r5, r6, lr}
 8009446:	4d0d      	ldr	r5, [pc, #52]	@ (800947c <__libc_init_array+0x38>)
 8009448:	4c0d      	ldr	r4, [pc, #52]	@ (8009480 <__libc_init_array+0x3c>)
 800944a:	1b64      	subs	r4, r4, r5
 800944c:	10a4      	asrs	r4, r4, #2
 800944e:	2600      	movs	r6, #0
 8009450:	42a6      	cmp	r6, r4
 8009452:	d109      	bne.n	8009468 <__libc_init_array+0x24>
 8009454:	4d0b      	ldr	r5, [pc, #44]	@ (8009484 <__libc_init_array+0x40>)
 8009456:	4c0c      	ldr	r4, [pc, #48]	@ (8009488 <__libc_init_array+0x44>)
 8009458:	f000 fdfa 	bl	800a050 <_init>
 800945c:	1b64      	subs	r4, r4, r5
 800945e:	10a4      	asrs	r4, r4, #2
 8009460:	2600      	movs	r6, #0
 8009462:	42a6      	cmp	r6, r4
 8009464:	d105      	bne.n	8009472 <__libc_init_array+0x2e>
 8009466:	bd70      	pop	{r4, r5, r6, pc}
 8009468:	f855 3b04 	ldr.w	r3, [r5], #4
 800946c:	4798      	blx	r3
 800946e:	3601      	adds	r6, #1
 8009470:	e7ee      	b.n	8009450 <__libc_init_array+0xc>
 8009472:	f855 3b04 	ldr.w	r3, [r5], #4
 8009476:	4798      	blx	r3
 8009478:	3601      	adds	r6, #1
 800947a:	e7f2      	b.n	8009462 <__libc_init_array+0x1e>
 800947c:	0800a3a0 	.word	0x0800a3a0
 8009480:	0800a3a0 	.word	0x0800a3a0
 8009484:	0800a3a0 	.word	0x0800a3a0
 8009488:	0800a3a4 	.word	0x0800a3a4

0800948c <__retarget_lock_init_recursive>:
 800948c:	4770      	bx	lr

0800948e <__retarget_lock_acquire_recursive>:
 800948e:	4770      	bx	lr

08009490 <__retarget_lock_release_recursive>:
 8009490:	4770      	bx	lr

08009492 <memcpy>:
 8009492:	440a      	add	r2, r1
 8009494:	4291      	cmp	r1, r2
 8009496:	f100 33ff 	add.w	r3, r0, #4294967295
 800949a:	d100      	bne.n	800949e <memcpy+0xc>
 800949c:	4770      	bx	lr
 800949e:	b510      	push	{r4, lr}
 80094a0:	f811 4b01 	ldrb.w	r4, [r1], #1
 80094a4:	f803 4f01 	strb.w	r4, [r3, #1]!
 80094a8:	4291      	cmp	r1, r2
 80094aa:	d1f9      	bne.n	80094a0 <memcpy+0xe>
 80094ac:	bd10      	pop	{r4, pc}
	...

080094b0 <_free_r>:
 80094b0:	b538      	push	{r3, r4, r5, lr}
 80094b2:	4605      	mov	r5, r0
 80094b4:	2900      	cmp	r1, #0
 80094b6:	d041      	beq.n	800953c <_free_r+0x8c>
 80094b8:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80094bc:	1f0c      	subs	r4, r1, #4
 80094be:	2b00      	cmp	r3, #0
 80094c0:	bfb8      	it	lt
 80094c2:	18e4      	addlt	r4, r4, r3
 80094c4:	f000 f8e0 	bl	8009688 <__malloc_lock>
 80094c8:	4a1d      	ldr	r2, [pc, #116]	@ (8009540 <_free_r+0x90>)
 80094ca:	6813      	ldr	r3, [r2, #0]
 80094cc:	b933      	cbnz	r3, 80094dc <_free_r+0x2c>
 80094ce:	6063      	str	r3, [r4, #4]
 80094d0:	6014      	str	r4, [r2, #0]
 80094d2:	4628      	mov	r0, r5
 80094d4:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80094d8:	f000 b8dc 	b.w	8009694 <__malloc_unlock>
 80094dc:	42a3      	cmp	r3, r4
 80094de:	d908      	bls.n	80094f2 <_free_r+0x42>
 80094e0:	6820      	ldr	r0, [r4, #0]
 80094e2:	1821      	adds	r1, r4, r0
 80094e4:	428b      	cmp	r3, r1
 80094e6:	bf01      	itttt	eq
 80094e8:	6819      	ldreq	r1, [r3, #0]
 80094ea:	685b      	ldreq	r3, [r3, #4]
 80094ec:	1809      	addeq	r1, r1, r0
 80094ee:	6021      	streq	r1, [r4, #0]
 80094f0:	e7ed      	b.n	80094ce <_free_r+0x1e>
 80094f2:	461a      	mov	r2, r3
 80094f4:	685b      	ldr	r3, [r3, #4]
 80094f6:	b10b      	cbz	r3, 80094fc <_free_r+0x4c>
 80094f8:	42a3      	cmp	r3, r4
 80094fa:	d9fa      	bls.n	80094f2 <_free_r+0x42>
 80094fc:	6811      	ldr	r1, [r2, #0]
 80094fe:	1850      	adds	r0, r2, r1
 8009500:	42a0      	cmp	r0, r4
 8009502:	d10b      	bne.n	800951c <_free_r+0x6c>
 8009504:	6820      	ldr	r0, [r4, #0]
 8009506:	4401      	add	r1, r0
 8009508:	1850      	adds	r0, r2, r1
 800950a:	4283      	cmp	r3, r0
 800950c:	6011      	str	r1, [r2, #0]
 800950e:	d1e0      	bne.n	80094d2 <_free_r+0x22>
 8009510:	6818      	ldr	r0, [r3, #0]
 8009512:	685b      	ldr	r3, [r3, #4]
 8009514:	6053      	str	r3, [r2, #4]
 8009516:	4408      	add	r0, r1
 8009518:	6010      	str	r0, [r2, #0]
 800951a:	e7da      	b.n	80094d2 <_free_r+0x22>
 800951c:	d902      	bls.n	8009524 <_free_r+0x74>
 800951e:	230c      	movs	r3, #12
 8009520:	602b      	str	r3, [r5, #0]
 8009522:	e7d6      	b.n	80094d2 <_free_r+0x22>
 8009524:	6820      	ldr	r0, [r4, #0]
 8009526:	1821      	adds	r1, r4, r0
 8009528:	428b      	cmp	r3, r1
 800952a:	bf04      	itt	eq
 800952c:	6819      	ldreq	r1, [r3, #0]
 800952e:	685b      	ldreq	r3, [r3, #4]
 8009530:	6063      	str	r3, [r4, #4]
 8009532:	bf04      	itt	eq
 8009534:	1809      	addeq	r1, r1, r0
 8009536:	6021      	streq	r1, [r4, #0]
 8009538:	6054      	str	r4, [r2, #4]
 800953a:	e7ca      	b.n	80094d2 <_free_r+0x22>
 800953c:	bd38      	pop	{r3, r4, r5, pc}
 800953e:	bf00      	nop
 8009540:	20000848 	.word	0x20000848

08009544 <sbrk_aligned>:
 8009544:	b570      	push	{r4, r5, r6, lr}
 8009546:	4e0f      	ldr	r6, [pc, #60]	@ (8009584 <sbrk_aligned+0x40>)
 8009548:	460c      	mov	r4, r1
 800954a:	6831      	ldr	r1, [r6, #0]
 800954c:	4605      	mov	r5, r0
 800954e:	b911      	cbnz	r1, 8009556 <sbrk_aligned+0x12>
 8009550:	f000 fcea 	bl	8009f28 <_sbrk_r>
 8009554:	6030      	str	r0, [r6, #0]
 8009556:	4621      	mov	r1, r4
 8009558:	4628      	mov	r0, r5
 800955a:	f000 fce5 	bl	8009f28 <_sbrk_r>
 800955e:	1c43      	adds	r3, r0, #1
 8009560:	d103      	bne.n	800956a <sbrk_aligned+0x26>
 8009562:	f04f 34ff 	mov.w	r4, #4294967295
 8009566:	4620      	mov	r0, r4
 8009568:	bd70      	pop	{r4, r5, r6, pc}
 800956a:	1cc4      	adds	r4, r0, #3
 800956c:	f024 0403 	bic.w	r4, r4, #3
 8009570:	42a0      	cmp	r0, r4
 8009572:	d0f8      	beq.n	8009566 <sbrk_aligned+0x22>
 8009574:	1a21      	subs	r1, r4, r0
 8009576:	4628      	mov	r0, r5
 8009578:	f000 fcd6 	bl	8009f28 <_sbrk_r>
 800957c:	3001      	adds	r0, #1
 800957e:	d1f2      	bne.n	8009566 <sbrk_aligned+0x22>
 8009580:	e7ef      	b.n	8009562 <sbrk_aligned+0x1e>
 8009582:	bf00      	nop
 8009584:	20000844 	.word	0x20000844

08009588 <_malloc_r>:
 8009588:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800958c:	1ccd      	adds	r5, r1, #3
 800958e:	f025 0503 	bic.w	r5, r5, #3
 8009592:	3508      	adds	r5, #8
 8009594:	2d0c      	cmp	r5, #12
 8009596:	bf38      	it	cc
 8009598:	250c      	movcc	r5, #12
 800959a:	2d00      	cmp	r5, #0
 800959c:	4606      	mov	r6, r0
 800959e:	db01      	blt.n	80095a4 <_malloc_r+0x1c>
 80095a0:	42a9      	cmp	r1, r5
 80095a2:	d904      	bls.n	80095ae <_malloc_r+0x26>
 80095a4:	230c      	movs	r3, #12
 80095a6:	6033      	str	r3, [r6, #0]
 80095a8:	2000      	movs	r0, #0
 80095aa:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80095ae:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8009684 <_malloc_r+0xfc>
 80095b2:	f000 f869 	bl	8009688 <__malloc_lock>
 80095b6:	f8d8 3000 	ldr.w	r3, [r8]
 80095ba:	461c      	mov	r4, r3
 80095bc:	bb44      	cbnz	r4, 8009610 <_malloc_r+0x88>
 80095be:	4629      	mov	r1, r5
 80095c0:	4630      	mov	r0, r6
 80095c2:	f7ff ffbf 	bl	8009544 <sbrk_aligned>
 80095c6:	1c43      	adds	r3, r0, #1
 80095c8:	4604      	mov	r4, r0
 80095ca:	d158      	bne.n	800967e <_malloc_r+0xf6>
 80095cc:	f8d8 4000 	ldr.w	r4, [r8]
 80095d0:	4627      	mov	r7, r4
 80095d2:	2f00      	cmp	r7, #0
 80095d4:	d143      	bne.n	800965e <_malloc_r+0xd6>
 80095d6:	2c00      	cmp	r4, #0
 80095d8:	d04b      	beq.n	8009672 <_malloc_r+0xea>
 80095da:	6823      	ldr	r3, [r4, #0]
 80095dc:	4639      	mov	r1, r7
 80095de:	4630      	mov	r0, r6
 80095e0:	eb04 0903 	add.w	r9, r4, r3
 80095e4:	f000 fca0 	bl	8009f28 <_sbrk_r>
 80095e8:	4581      	cmp	r9, r0
 80095ea:	d142      	bne.n	8009672 <_malloc_r+0xea>
 80095ec:	6821      	ldr	r1, [r4, #0]
 80095ee:	1a6d      	subs	r5, r5, r1
 80095f0:	4629      	mov	r1, r5
 80095f2:	4630      	mov	r0, r6
 80095f4:	f7ff ffa6 	bl	8009544 <sbrk_aligned>
 80095f8:	3001      	adds	r0, #1
 80095fa:	d03a      	beq.n	8009672 <_malloc_r+0xea>
 80095fc:	6823      	ldr	r3, [r4, #0]
 80095fe:	442b      	add	r3, r5
 8009600:	6023      	str	r3, [r4, #0]
 8009602:	f8d8 3000 	ldr.w	r3, [r8]
 8009606:	685a      	ldr	r2, [r3, #4]
 8009608:	bb62      	cbnz	r2, 8009664 <_malloc_r+0xdc>
 800960a:	f8c8 7000 	str.w	r7, [r8]
 800960e:	e00f      	b.n	8009630 <_malloc_r+0xa8>
 8009610:	6822      	ldr	r2, [r4, #0]
 8009612:	1b52      	subs	r2, r2, r5
 8009614:	d420      	bmi.n	8009658 <_malloc_r+0xd0>
 8009616:	2a0b      	cmp	r2, #11
 8009618:	d917      	bls.n	800964a <_malloc_r+0xc2>
 800961a:	1961      	adds	r1, r4, r5
 800961c:	42a3      	cmp	r3, r4
 800961e:	6025      	str	r5, [r4, #0]
 8009620:	bf18      	it	ne
 8009622:	6059      	strne	r1, [r3, #4]
 8009624:	6863      	ldr	r3, [r4, #4]
 8009626:	bf08      	it	eq
 8009628:	f8c8 1000 	streq.w	r1, [r8]
 800962c:	5162      	str	r2, [r4, r5]
 800962e:	604b      	str	r3, [r1, #4]
 8009630:	4630      	mov	r0, r6
 8009632:	f000 f82f 	bl	8009694 <__malloc_unlock>
 8009636:	f104 000b 	add.w	r0, r4, #11
 800963a:	1d23      	adds	r3, r4, #4
 800963c:	f020 0007 	bic.w	r0, r0, #7
 8009640:	1ac2      	subs	r2, r0, r3
 8009642:	bf1c      	itt	ne
 8009644:	1a1b      	subne	r3, r3, r0
 8009646:	50a3      	strne	r3, [r4, r2]
 8009648:	e7af      	b.n	80095aa <_malloc_r+0x22>
 800964a:	6862      	ldr	r2, [r4, #4]
 800964c:	42a3      	cmp	r3, r4
 800964e:	bf0c      	ite	eq
 8009650:	f8c8 2000 	streq.w	r2, [r8]
 8009654:	605a      	strne	r2, [r3, #4]
 8009656:	e7eb      	b.n	8009630 <_malloc_r+0xa8>
 8009658:	4623      	mov	r3, r4
 800965a:	6864      	ldr	r4, [r4, #4]
 800965c:	e7ae      	b.n	80095bc <_malloc_r+0x34>
 800965e:	463c      	mov	r4, r7
 8009660:	687f      	ldr	r7, [r7, #4]
 8009662:	e7b6      	b.n	80095d2 <_malloc_r+0x4a>
 8009664:	461a      	mov	r2, r3
 8009666:	685b      	ldr	r3, [r3, #4]
 8009668:	42a3      	cmp	r3, r4
 800966a:	d1fb      	bne.n	8009664 <_malloc_r+0xdc>
 800966c:	2300      	movs	r3, #0
 800966e:	6053      	str	r3, [r2, #4]
 8009670:	e7de      	b.n	8009630 <_malloc_r+0xa8>
 8009672:	230c      	movs	r3, #12
 8009674:	6033      	str	r3, [r6, #0]
 8009676:	4630      	mov	r0, r6
 8009678:	f000 f80c 	bl	8009694 <__malloc_unlock>
 800967c:	e794      	b.n	80095a8 <_malloc_r+0x20>
 800967e:	6005      	str	r5, [r0, #0]
 8009680:	e7d6      	b.n	8009630 <_malloc_r+0xa8>
 8009682:	bf00      	nop
 8009684:	20000848 	.word	0x20000848

08009688 <__malloc_lock>:
 8009688:	4801      	ldr	r0, [pc, #4]	@ (8009690 <__malloc_lock+0x8>)
 800968a:	f7ff bf00 	b.w	800948e <__retarget_lock_acquire_recursive>
 800968e:	bf00      	nop
 8009690:	20000840 	.word	0x20000840

08009694 <__malloc_unlock>:
 8009694:	4801      	ldr	r0, [pc, #4]	@ (800969c <__malloc_unlock+0x8>)
 8009696:	f7ff befb 	b.w	8009490 <__retarget_lock_release_recursive>
 800969a:	bf00      	nop
 800969c:	20000840 	.word	0x20000840

080096a0 <__sfputc_r>:
 80096a0:	6893      	ldr	r3, [r2, #8]
 80096a2:	3b01      	subs	r3, #1
 80096a4:	2b00      	cmp	r3, #0
 80096a6:	b410      	push	{r4}
 80096a8:	6093      	str	r3, [r2, #8]
 80096aa:	da08      	bge.n	80096be <__sfputc_r+0x1e>
 80096ac:	6994      	ldr	r4, [r2, #24]
 80096ae:	42a3      	cmp	r3, r4
 80096b0:	db01      	blt.n	80096b6 <__sfputc_r+0x16>
 80096b2:	290a      	cmp	r1, #10
 80096b4:	d103      	bne.n	80096be <__sfputc_r+0x1e>
 80096b6:	f85d 4b04 	ldr.w	r4, [sp], #4
 80096ba:	f000 bba1 	b.w	8009e00 <__swbuf_r>
 80096be:	6813      	ldr	r3, [r2, #0]
 80096c0:	1c58      	adds	r0, r3, #1
 80096c2:	6010      	str	r0, [r2, #0]
 80096c4:	7019      	strb	r1, [r3, #0]
 80096c6:	4608      	mov	r0, r1
 80096c8:	f85d 4b04 	ldr.w	r4, [sp], #4
 80096cc:	4770      	bx	lr

080096ce <__sfputs_r>:
 80096ce:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80096d0:	4606      	mov	r6, r0
 80096d2:	460f      	mov	r7, r1
 80096d4:	4614      	mov	r4, r2
 80096d6:	18d5      	adds	r5, r2, r3
 80096d8:	42ac      	cmp	r4, r5
 80096da:	d101      	bne.n	80096e0 <__sfputs_r+0x12>
 80096dc:	2000      	movs	r0, #0
 80096de:	e007      	b.n	80096f0 <__sfputs_r+0x22>
 80096e0:	f814 1b01 	ldrb.w	r1, [r4], #1
 80096e4:	463a      	mov	r2, r7
 80096e6:	4630      	mov	r0, r6
 80096e8:	f7ff ffda 	bl	80096a0 <__sfputc_r>
 80096ec:	1c43      	adds	r3, r0, #1
 80096ee:	d1f3      	bne.n	80096d8 <__sfputs_r+0xa>
 80096f0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

080096f4 <_vfiprintf_r>:
 80096f4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80096f8:	460d      	mov	r5, r1
 80096fa:	b09d      	sub	sp, #116	@ 0x74
 80096fc:	4614      	mov	r4, r2
 80096fe:	4698      	mov	r8, r3
 8009700:	4606      	mov	r6, r0
 8009702:	b118      	cbz	r0, 800970c <_vfiprintf_r+0x18>
 8009704:	6a03      	ldr	r3, [r0, #32]
 8009706:	b90b      	cbnz	r3, 800970c <_vfiprintf_r+0x18>
 8009708:	f7ff fdb4 	bl	8009274 <__sinit>
 800970c:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800970e:	07d9      	lsls	r1, r3, #31
 8009710:	d405      	bmi.n	800971e <_vfiprintf_r+0x2a>
 8009712:	89ab      	ldrh	r3, [r5, #12]
 8009714:	059a      	lsls	r2, r3, #22
 8009716:	d402      	bmi.n	800971e <_vfiprintf_r+0x2a>
 8009718:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800971a:	f7ff feb8 	bl	800948e <__retarget_lock_acquire_recursive>
 800971e:	89ab      	ldrh	r3, [r5, #12]
 8009720:	071b      	lsls	r3, r3, #28
 8009722:	d501      	bpl.n	8009728 <_vfiprintf_r+0x34>
 8009724:	692b      	ldr	r3, [r5, #16]
 8009726:	b99b      	cbnz	r3, 8009750 <_vfiprintf_r+0x5c>
 8009728:	4629      	mov	r1, r5
 800972a:	4630      	mov	r0, r6
 800972c:	f000 fba6 	bl	8009e7c <__swsetup_r>
 8009730:	b170      	cbz	r0, 8009750 <_vfiprintf_r+0x5c>
 8009732:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8009734:	07dc      	lsls	r4, r3, #31
 8009736:	d504      	bpl.n	8009742 <_vfiprintf_r+0x4e>
 8009738:	f04f 30ff 	mov.w	r0, #4294967295
 800973c:	b01d      	add	sp, #116	@ 0x74
 800973e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009742:	89ab      	ldrh	r3, [r5, #12]
 8009744:	0598      	lsls	r0, r3, #22
 8009746:	d4f7      	bmi.n	8009738 <_vfiprintf_r+0x44>
 8009748:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800974a:	f7ff fea1 	bl	8009490 <__retarget_lock_release_recursive>
 800974e:	e7f3      	b.n	8009738 <_vfiprintf_r+0x44>
 8009750:	2300      	movs	r3, #0
 8009752:	9309      	str	r3, [sp, #36]	@ 0x24
 8009754:	2320      	movs	r3, #32
 8009756:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800975a:	f8cd 800c 	str.w	r8, [sp, #12]
 800975e:	2330      	movs	r3, #48	@ 0x30
 8009760:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 8009910 <_vfiprintf_r+0x21c>
 8009764:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8009768:	f04f 0901 	mov.w	r9, #1
 800976c:	4623      	mov	r3, r4
 800976e:	469a      	mov	sl, r3
 8009770:	f813 2b01 	ldrb.w	r2, [r3], #1
 8009774:	b10a      	cbz	r2, 800977a <_vfiprintf_r+0x86>
 8009776:	2a25      	cmp	r2, #37	@ 0x25
 8009778:	d1f9      	bne.n	800976e <_vfiprintf_r+0x7a>
 800977a:	ebba 0b04 	subs.w	fp, sl, r4
 800977e:	d00b      	beq.n	8009798 <_vfiprintf_r+0xa4>
 8009780:	465b      	mov	r3, fp
 8009782:	4622      	mov	r2, r4
 8009784:	4629      	mov	r1, r5
 8009786:	4630      	mov	r0, r6
 8009788:	f7ff ffa1 	bl	80096ce <__sfputs_r>
 800978c:	3001      	adds	r0, #1
 800978e:	f000 80a7 	beq.w	80098e0 <_vfiprintf_r+0x1ec>
 8009792:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8009794:	445a      	add	r2, fp
 8009796:	9209      	str	r2, [sp, #36]	@ 0x24
 8009798:	f89a 3000 	ldrb.w	r3, [sl]
 800979c:	2b00      	cmp	r3, #0
 800979e:	f000 809f 	beq.w	80098e0 <_vfiprintf_r+0x1ec>
 80097a2:	2300      	movs	r3, #0
 80097a4:	f04f 32ff 	mov.w	r2, #4294967295
 80097a8:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80097ac:	f10a 0a01 	add.w	sl, sl, #1
 80097b0:	9304      	str	r3, [sp, #16]
 80097b2:	9307      	str	r3, [sp, #28]
 80097b4:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 80097b8:	931a      	str	r3, [sp, #104]	@ 0x68
 80097ba:	4654      	mov	r4, sl
 80097bc:	2205      	movs	r2, #5
 80097be:	f814 1b01 	ldrb.w	r1, [r4], #1
 80097c2:	4853      	ldr	r0, [pc, #332]	@ (8009910 <_vfiprintf_r+0x21c>)
 80097c4:	f7f6 fce4 	bl	8000190 <memchr>
 80097c8:	9a04      	ldr	r2, [sp, #16]
 80097ca:	b9d8      	cbnz	r0, 8009804 <_vfiprintf_r+0x110>
 80097cc:	06d1      	lsls	r1, r2, #27
 80097ce:	bf44      	itt	mi
 80097d0:	2320      	movmi	r3, #32
 80097d2:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80097d6:	0713      	lsls	r3, r2, #28
 80097d8:	bf44      	itt	mi
 80097da:	232b      	movmi	r3, #43	@ 0x2b
 80097dc:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80097e0:	f89a 3000 	ldrb.w	r3, [sl]
 80097e4:	2b2a      	cmp	r3, #42	@ 0x2a
 80097e6:	d015      	beq.n	8009814 <_vfiprintf_r+0x120>
 80097e8:	9a07      	ldr	r2, [sp, #28]
 80097ea:	4654      	mov	r4, sl
 80097ec:	2000      	movs	r0, #0
 80097ee:	f04f 0c0a 	mov.w	ip, #10
 80097f2:	4621      	mov	r1, r4
 80097f4:	f811 3b01 	ldrb.w	r3, [r1], #1
 80097f8:	3b30      	subs	r3, #48	@ 0x30
 80097fa:	2b09      	cmp	r3, #9
 80097fc:	d94b      	bls.n	8009896 <_vfiprintf_r+0x1a2>
 80097fe:	b1b0      	cbz	r0, 800982e <_vfiprintf_r+0x13a>
 8009800:	9207      	str	r2, [sp, #28]
 8009802:	e014      	b.n	800982e <_vfiprintf_r+0x13a>
 8009804:	eba0 0308 	sub.w	r3, r0, r8
 8009808:	fa09 f303 	lsl.w	r3, r9, r3
 800980c:	4313      	orrs	r3, r2
 800980e:	9304      	str	r3, [sp, #16]
 8009810:	46a2      	mov	sl, r4
 8009812:	e7d2      	b.n	80097ba <_vfiprintf_r+0xc6>
 8009814:	9b03      	ldr	r3, [sp, #12]
 8009816:	1d19      	adds	r1, r3, #4
 8009818:	681b      	ldr	r3, [r3, #0]
 800981a:	9103      	str	r1, [sp, #12]
 800981c:	2b00      	cmp	r3, #0
 800981e:	bfbb      	ittet	lt
 8009820:	425b      	neglt	r3, r3
 8009822:	f042 0202 	orrlt.w	r2, r2, #2
 8009826:	9307      	strge	r3, [sp, #28]
 8009828:	9307      	strlt	r3, [sp, #28]
 800982a:	bfb8      	it	lt
 800982c:	9204      	strlt	r2, [sp, #16]
 800982e:	7823      	ldrb	r3, [r4, #0]
 8009830:	2b2e      	cmp	r3, #46	@ 0x2e
 8009832:	d10a      	bne.n	800984a <_vfiprintf_r+0x156>
 8009834:	7863      	ldrb	r3, [r4, #1]
 8009836:	2b2a      	cmp	r3, #42	@ 0x2a
 8009838:	d132      	bne.n	80098a0 <_vfiprintf_r+0x1ac>
 800983a:	9b03      	ldr	r3, [sp, #12]
 800983c:	1d1a      	adds	r2, r3, #4
 800983e:	681b      	ldr	r3, [r3, #0]
 8009840:	9203      	str	r2, [sp, #12]
 8009842:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8009846:	3402      	adds	r4, #2
 8009848:	9305      	str	r3, [sp, #20]
 800984a:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 8009920 <_vfiprintf_r+0x22c>
 800984e:	7821      	ldrb	r1, [r4, #0]
 8009850:	2203      	movs	r2, #3
 8009852:	4650      	mov	r0, sl
 8009854:	f7f6 fc9c 	bl	8000190 <memchr>
 8009858:	b138      	cbz	r0, 800986a <_vfiprintf_r+0x176>
 800985a:	9b04      	ldr	r3, [sp, #16]
 800985c:	eba0 000a 	sub.w	r0, r0, sl
 8009860:	2240      	movs	r2, #64	@ 0x40
 8009862:	4082      	lsls	r2, r0
 8009864:	4313      	orrs	r3, r2
 8009866:	3401      	adds	r4, #1
 8009868:	9304      	str	r3, [sp, #16]
 800986a:	f814 1b01 	ldrb.w	r1, [r4], #1
 800986e:	4829      	ldr	r0, [pc, #164]	@ (8009914 <_vfiprintf_r+0x220>)
 8009870:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8009874:	2206      	movs	r2, #6
 8009876:	f7f6 fc8b 	bl	8000190 <memchr>
 800987a:	2800      	cmp	r0, #0
 800987c:	d03f      	beq.n	80098fe <_vfiprintf_r+0x20a>
 800987e:	4b26      	ldr	r3, [pc, #152]	@ (8009918 <_vfiprintf_r+0x224>)
 8009880:	bb1b      	cbnz	r3, 80098ca <_vfiprintf_r+0x1d6>
 8009882:	9b03      	ldr	r3, [sp, #12]
 8009884:	3307      	adds	r3, #7
 8009886:	f023 0307 	bic.w	r3, r3, #7
 800988a:	3308      	adds	r3, #8
 800988c:	9303      	str	r3, [sp, #12]
 800988e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009890:	443b      	add	r3, r7
 8009892:	9309      	str	r3, [sp, #36]	@ 0x24
 8009894:	e76a      	b.n	800976c <_vfiprintf_r+0x78>
 8009896:	fb0c 3202 	mla	r2, ip, r2, r3
 800989a:	460c      	mov	r4, r1
 800989c:	2001      	movs	r0, #1
 800989e:	e7a8      	b.n	80097f2 <_vfiprintf_r+0xfe>
 80098a0:	2300      	movs	r3, #0
 80098a2:	3401      	adds	r4, #1
 80098a4:	9305      	str	r3, [sp, #20]
 80098a6:	4619      	mov	r1, r3
 80098a8:	f04f 0c0a 	mov.w	ip, #10
 80098ac:	4620      	mov	r0, r4
 80098ae:	f810 2b01 	ldrb.w	r2, [r0], #1
 80098b2:	3a30      	subs	r2, #48	@ 0x30
 80098b4:	2a09      	cmp	r2, #9
 80098b6:	d903      	bls.n	80098c0 <_vfiprintf_r+0x1cc>
 80098b8:	2b00      	cmp	r3, #0
 80098ba:	d0c6      	beq.n	800984a <_vfiprintf_r+0x156>
 80098bc:	9105      	str	r1, [sp, #20]
 80098be:	e7c4      	b.n	800984a <_vfiprintf_r+0x156>
 80098c0:	fb0c 2101 	mla	r1, ip, r1, r2
 80098c4:	4604      	mov	r4, r0
 80098c6:	2301      	movs	r3, #1
 80098c8:	e7f0      	b.n	80098ac <_vfiprintf_r+0x1b8>
 80098ca:	ab03      	add	r3, sp, #12
 80098cc:	9300      	str	r3, [sp, #0]
 80098ce:	462a      	mov	r2, r5
 80098d0:	4b12      	ldr	r3, [pc, #72]	@ (800991c <_vfiprintf_r+0x228>)
 80098d2:	a904      	add	r1, sp, #16
 80098d4:	4630      	mov	r0, r6
 80098d6:	f3af 8000 	nop.w
 80098da:	4607      	mov	r7, r0
 80098dc:	1c78      	adds	r0, r7, #1
 80098de:	d1d6      	bne.n	800988e <_vfiprintf_r+0x19a>
 80098e0:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 80098e2:	07d9      	lsls	r1, r3, #31
 80098e4:	d405      	bmi.n	80098f2 <_vfiprintf_r+0x1fe>
 80098e6:	89ab      	ldrh	r3, [r5, #12]
 80098e8:	059a      	lsls	r2, r3, #22
 80098ea:	d402      	bmi.n	80098f2 <_vfiprintf_r+0x1fe>
 80098ec:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 80098ee:	f7ff fdcf 	bl	8009490 <__retarget_lock_release_recursive>
 80098f2:	89ab      	ldrh	r3, [r5, #12]
 80098f4:	065b      	lsls	r3, r3, #25
 80098f6:	f53f af1f 	bmi.w	8009738 <_vfiprintf_r+0x44>
 80098fa:	9809      	ldr	r0, [sp, #36]	@ 0x24
 80098fc:	e71e      	b.n	800973c <_vfiprintf_r+0x48>
 80098fe:	ab03      	add	r3, sp, #12
 8009900:	9300      	str	r3, [sp, #0]
 8009902:	462a      	mov	r2, r5
 8009904:	4b05      	ldr	r3, [pc, #20]	@ (800991c <_vfiprintf_r+0x228>)
 8009906:	a904      	add	r1, sp, #16
 8009908:	4630      	mov	r0, r6
 800990a:	f000 f879 	bl	8009a00 <_printf_i>
 800990e:	e7e4      	b.n	80098da <_vfiprintf_r+0x1e6>
 8009910:	0800a364 	.word	0x0800a364
 8009914:	0800a36e 	.word	0x0800a36e
 8009918:	00000000 	.word	0x00000000
 800991c:	080096cf 	.word	0x080096cf
 8009920:	0800a36a 	.word	0x0800a36a

08009924 <_printf_common>:
 8009924:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8009928:	4616      	mov	r6, r2
 800992a:	4698      	mov	r8, r3
 800992c:	688a      	ldr	r2, [r1, #8]
 800992e:	690b      	ldr	r3, [r1, #16]
 8009930:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8009934:	4293      	cmp	r3, r2
 8009936:	bfb8      	it	lt
 8009938:	4613      	movlt	r3, r2
 800993a:	6033      	str	r3, [r6, #0]
 800993c:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8009940:	4607      	mov	r7, r0
 8009942:	460c      	mov	r4, r1
 8009944:	b10a      	cbz	r2, 800994a <_printf_common+0x26>
 8009946:	3301      	adds	r3, #1
 8009948:	6033      	str	r3, [r6, #0]
 800994a:	6823      	ldr	r3, [r4, #0]
 800994c:	0699      	lsls	r1, r3, #26
 800994e:	bf42      	ittt	mi
 8009950:	6833      	ldrmi	r3, [r6, #0]
 8009952:	3302      	addmi	r3, #2
 8009954:	6033      	strmi	r3, [r6, #0]
 8009956:	6825      	ldr	r5, [r4, #0]
 8009958:	f015 0506 	ands.w	r5, r5, #6
 800995c:	d106      	bne.n	800996c <_printf_common+0x48>
 800995e:	f104 0a19 	add.w	sl, r4, #25
 8009962:	68e3      	ldr	r3, [r4, #12]
 8009964:	6832      	ldr	r2, [r6, #0]
 8009966:	1a9b      	subs	r3, r3, r2
 8009968:	42ab      	cmp	r3, r5
 800996a:	dc26      	bgt.n	80099ba <_printf_common+0x96>
 800996c:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8009970:	6822      	ldr	r2, [r4, #0]
 8009972:	3b00      	subs	r3, #0
 8009974:	bf18      	it	ne
 8009976:	2301      	movne	r3, #1
 8009978:	0692      	lsls	r2, r2, #26
 800997a:	d42b      	bmi.n	80099d4 <_printf_common+0xb0>
 800997c:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8009980:	4641      	mov	r1, r8
 8009982:	4638      	mov	r0, r7
 8009984:	47c8      	blx	r9
 8009986:	3001      	adds	r0, #1
 8009988:	d01e      	beq.n	80099c8 <_printf_common+0xa4>
 800998a:	6823      	ldr	r3, [r4, #0]
 800998c:	6922      	ldr	r2, [r4, #16]
 800998e:	f003 0306 	and.w	r3, r3, #6
 8009992:	2b04      	cmp	r3, #4
 8009994:	bf02      	ittt	eq
 8009996:	68e5      	ldreq	r5, [r4, #12]
 8009998:	6833      	ldreq	r3, [r6, #0]
 800999a:	1aed      	subeq	r5, r5, r3
 800999c:	68a3      	ldr	r3, [r4, #8]
 800999e:	bf0c      	ite	eq
 80099a0:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80099a4:	2500      	movne	r5, #0
 80099a6:	4293      	cmp	r3, r2
 80099a8:	bfc4      	itt	gt
 80099aa:	1a9b      	subgt	r3, r3, r2
 80099ac:	18ed      	addgt	r5, r5, r3
 80099ae:	2600      	movs	r6, #0
 80099b0:	341a      	adds	r4, #26
 80099b2:	42b5      	cmp	r5, r6
 80099b4:	d11a      	bne.n	80099ec <_printf_common+0xc8>
 80099b6:	2000      	movs	r0, #0
 80099b8:	e008      	b.n	80099cc <_printf_common+0xa8>
 80099ba:	2301      	movs	r3, #1
 80099bc:	4652      	mov	r2, sl
 80099be:	4641      	mov	r1, r8
 80099c0:	4638      	mov	r0, r7
 80099c2:	47c8      	blx	r9
 80099c4:	3001      	adds	r0, #1
 80099c6:	d103      	bne.n	80099d0 <_printf_common+0xac>
 80099c8:	f04f 30ff 	mov.w	r0, #4294967295
 80099cc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80099d0:	3501      	adds	r5, #1
 80099d2:	e7c6      	b.n	8009962 <_printf_common+0x3e>
 80099d4:	18e1      	adds	r1, r4, r3
 80099d6:	1c5a      	adds	r2, r3, #1
 80099d8:	2030      	movs	r0, #48	@ 0x30
 80099da:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 80099de:	4422      	add	r2, r4
 80099e0:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 80099e4:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 80099e8:	3302      	adds	r3, #2
 80099ea:	e7c7      	b.n	800997c <_printf_common+0x58>
 80099ec:	2301      	movs	r3, #1
 80099ee:	4622      	mov	r2, r4
 80099f0:	4641      	mov	r1, r8
 80099f2:	4638      	mov	r0, r7
 80099f4:	47c8      	blx	r9
 80099f6:	3001      	adds	r0, #1
 80099f8:	d0e6      	beq.n	80099c8 <_printf_common+0xa4>
 80099fa:	3601      	adds	r6, #1
 80099fc:	e7d9      	b.n	80099b2 <_printf_common+0x8e>
	...

08009a00 <_printf_i>:
 8009a00:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8009a04:	7e0f      	ldrb	r7, [r1, #24]
 8009a06:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8009a08:	2f78      	cmp	r7, #120	@ 0x78
 8009a0a:	4691      	mov	r9, r2
 8009a0c:	4680      	mov	r8, r0
 8009a0e:	460c      	mov	r4, r1
 8009a10:	469a      	mov	sl, r3
 8009a12:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8009a16:	d807      	bhi.n	8009a28 <_printf_i+0x28>
 8009a18:	2f62      	cmp	r7, #98	@ 0x62
 8009a1a:	d80a      	bhi.n	8009a32 <_printf_i+0x32>
 8009a1c:	2f00      	cmp	r7, #0
 8009a1e:	f000 80d2 	beq.w	8009bc6 <_printf_i+0x1c6>
 8009a22:	2f58      	cmp	r7, #88	@ 0x58
 8009a24:	f000 80b9 	beq.w	8009b9a <_printf_i+0x19a>
 8009a28:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8009a2c:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8009a30:	e03a      	b.n	8009aa8 <_printf_i+0xa8>
 8009a32:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8009a36:	2b15      	cmp	r3, #21
 8009a38:	d8f6      	bhi.n	8009a28 <_printf_i+0x28>
 8009a3a:	a101      	add	r1, pc, #4	@ (adr r1, 8009a40 <_printf_i+0x40>)
 8009a3c:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8009a40:	08009a99 	.word	0x08009a99
 8009a44:	08009aad 	.word	0x08009aad
 8009a48:	08009a29 	.word	0x08009a29
 8009a4c:	08009a29 	.word	0x08009a29
 8009a50:	08009a29 	.word	0x08009a29
 8009a54:	08009a29 	.word	0x08009a29
 8009a58:	08009aad 	.word	0x08009aad
 8009a5c:	08009a29 	.word	0x08009a29
 8009a60:	08009a29 	.word	0x08009a29
 8009a64:	08009a29 	.word	0x08009a29
 8009a68:	08009a29 	.word	0x08009a29
 8009a6c:	08009bad 	.word	0x08009bad
 8009a70:	08009ad7 	.word	0x08009ad7
 8009a74:	08009b67 	.word	0x08009b67
 8009a78:	08009a29 	.word	0x08009a29
 8009a7c:	08009a29 	.word	0x08009a29
 8009a80:	08009bcf 	.word	0x08009bcf
 8009a84:	08009a29 	.word	0x08009a29
 8009a88:	08009ad7 	.word	0x08009ad7
 8009a8c:	08009a29 	.word	0x08009a29
 8009a90:	08009a29 	.word	0x08009a29
 8009a94:	08009b6f 	.word	0x08009b6f
 8009a98:	6833      	ldr	r3, [r6, #0]
 8009a9a:	1d1a      	adds	r2, r3, #4
 8009a9c:	681b      	ldr	r3, [r3, #0]
 8009a9e:	6032      	str	r2, [r6, #0]
 8009aa0:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8009aa4:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8009aa8:	2301      	movs	r3, #1
 8009aaa:	e09d      	b.n	8009be8 <_printf_i+0x1e8>
 8009aac:	6833      	ldr	r3, [r6, #0]
 8009aae:	6820      	ldr	r0, [r4, #0]
 8009ab0:	1d19      	adds	r1, r3, #4
 8009ab2:	6031      	str	r1, [r6, #0]
 8009ab4:	0606      	lsls	r6, r0, #24
 8009ab6:	d501      	bpl.n	8009abc <_printf_i+0xbc>
 8009ab8:	681d      	ldr	r5, [r3, #0]
 8009aba:	e003      	b.n	8009ac4 <_printf_i+0xc4>
 8009abc:	0645      	lsls	r5, r0, #25
 8009abe:	d5fb      	bpl.n	8009ab8 <_printf_i+0xb8>
 8009ac0:	f9b3 5000 	ldrsh.w	r5, [r3]
 8009ac4:	2d00      	cmp	r5, #0
 8009ac6:	da03      	bge.n	8009ad0 <_printf_i+0xd0>
 8009ac8:	232d      	movs	r3, #45	@ 0x2d
 8009aca:	426d      	negs	r5, r5
 8009acc:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8009ad0:	4859      	ldr	r0, [pc, #356]	@ (8009c38 <_printf_i+0x238>)
 8009ad2:	230a      	movs	r3, #10
 8009ad4:	e011      	b.n	8009afa <_printf_i+0xfa>
 8009ad6:	6821      	ldr	r1, [r4, #0]
 8009ad8:	6833      	ldr	r3, [r6, #0]
 8009ada:	0608      	lsls	r0, r1, #24
 8009adc:	f853 5b04 	ldr.w	r5, [r3], #4
 8009ae0:	d402      	bmi.n	8009ae8 <_printf_i+0xe8>
 8009ae2:	0649      	lsls	r1, r1, #25
 8009ae4:	bf48      	it	mi
 8009ae6:	b2ad      	uxthmi	r5, r5
 8009ae8:	2f6f      	cmp	r7, #111	@ 0x6f
 8009aea:	4853      	ldr	r0, [pc, #332]	@ (8009c38 <_printf_i+0x238>)
 8009aec:	6033      	str	r3, [r6, #0]
 8009aee:	bf14      	ite	ne
 8009af0:	230a      	movne	r3, #10
 8009af2:	2308      	moveq	r3, #8
 8009af4:	2100      	movs	r1, #0
 8009af6:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8009afa:	6866      	ldr	r6, [r4, #4]
 8009afc:	60a6      	str	r6, [r4, #8]
 8009afe:	2e00      	cmp	r6, #0
 8009b00:	bfa2      	ittt	ge
 8009b02:	6821      	ldrge	r1, [r4, #0]
 8009b04:	f021 0104 	bicge.w	r1, r1, #4
 8009b08:	6021      	strge	r1, [r4, #0]
 8009b0a:	b90d      	cbnz	r5, 8009b10 <_printf_i+0x110>
 8009b0c:	2e00      	cmp	r6, #0
 8009b0e:	d04b      	beq.n	8009ba8 <_printf_i+0x1a8>
 8009b10:	4616      	mov	r6, r2
 8009b12:	fbb5 f1f3 	udiv	r1, r5, r3
 8009b16:	fb03 5711 	mls	r7, r3, r1, r5
 8009b1a:	5dc7      	ldrb	r7, [r0, r7]
 8009b1c:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8009b20:	462f      	mov	r7, r5
 8009b22:	42bb      	cmp	r3, r7
 8009b24:	460d      	mov	r5, r1
 8009b26:	d9f4      	bls.n	8009b12 <_printf_i+0x112>
 8009b28:	2b08      	cmp	r3, #8
 8009b2a:	d10b      	bne.n	8009b44 <_printf_i+0x144>
 8009b2c:	6823      	ldr	r3, [r4, #0]
 8009b2e:	07df      	lsls	r7, r3, #31
 8009b30:	d508      	bpl.n	8009b44 <_printf_i+0x144>
 8009b32:	6923      	ldr	r3, [r4, #16]
 8009b34:	6861      	ldr	r1, [r4, #4]
 8009b36:	4299      	cmp	r1, r3
 8009b38:	bfde      	ittt	le
 8009b3a:	2330      	movle	r3, #48	@ 0x30
 8009b3c:	f806 3c01 	strble.w	r3, [r6, #-1]
 8009b40:	f106 36ff 	addle.w	r6, r6, #4294967295
 8009b44:	1b92      	subs	r2, r2, r6
 8009b46:	6122      	str	r2, [r4, #16]
 8009b48:	f8cd a000 	str.w	sl, [sp]
 8009b4c:	464b      	mov	r3, r9
 8009b4e:	aa03      	add	r2, sp, #12
 8009b50:	4621      	mov	r1, r4
 8009b52:	4640      	mov	r0, r8
 8009b54:	f7ff fee6 	bl	8009924 <_printf_common>
 8009b58:	3001      	adds	r0, #1
 8009b5a:	d14a      	bne.n	8009bf2 <_printf_i+0x1f2>
 8009b5c:	f04f 30ff 	mov.w	r0, #4294967295
 8009b60:	b004      	add	sp, #16
 8009b62:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009b66:	6823      	ldr	r3, [r4, #0]
 8009b68:	f043 0320 	orr.w	r3, r3, #32
 8009b6c:	6023      	str	r3, [r4, #0]
 8009b6e:	4833      	ldr	r0, [pc, #204]	@ (8009c3c <_printf_i+0x23c>)
 8009b70:	2778      	movs	r7, #120	@ 0x78
 8009b72:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8009b76:	6823      	ldr	r3, [r4, #0]
 8009b78:	6831      	ldr	r1, [r6, #0]
 8009b7a:	061f      	lsls	r7, r3, #24
 8009b7c:	f851 5b04 	ldr.w	r5, [r1], #4
 8009b80:	d402      	bmi.n	8009b88 <_printf_i+0x188>
 8009b82:	065f      	lsls	r7, r3, #25
 8009b84:	bf48      	it	mi
 8009b86:	b2ad      	uxthmi	r5, r5
 8009b88:	6031      	str	r1, [r6, #0]
 8009b8a:	07d9      	lsls	r1, r3, #31
 8009b8c:	bf44      	itt	mi
 8009b8e:	f043 0320 	orrmi.w	r3, r3, #32
 8009b92:	6023      	strmi	r3, [r4, #0]
 8009b94:	b11d      	cbz	r5, 8009b9e <_printf_i+0x19e>
 8009b96:	2310      	movs	r3, #16
 8009b98:	e7ac      	b.n	8009af4 <_printf_i+0xf4>
 8009b9a:	4827      	ldr	r0, [pc, #156]	@ (8009c38 <_printf_i+0x238>)
 8009b9c:	e7e9      	b.n	8009b72 <_printf_i+0x172>
 8009b9e:	6823      	ldr	r3, [r4, #0]
 8009ba0:	f023 0320 	bic.w	r3, r3, #32
 8009ba4:	6023      	str	r3, [r4, #0]
 8009ba6:	e7f6      	b.n	8009b96 <_printf_i+0x196>
 8009ba8:	4616      	mov	r6, r2
 8009baa:	e7bd      	b.n	8009b28 <_printf_i+0x128>
 8009bac:	6833      	ldr	r3, [r6, #0]
 8009bae:	6825      	ldr	r5, [r4, #0]
 8009bb0:	6961      	ldr	r1, [r4, #20]
 8009bb2:	1d18      	adds	r0, r3, #4
 8009bb4:	6030      	str	r0, [r6, #0]
 8009bb6:	062e      	lsls	r6, r5, #24
 8009bb8:	681b      	ldr	r3, [r3, #0]
 8009bba:	d501      	bpl.n	8009bc0 <_printf_i+0x1c0>
 8009bbc:	6019      	str	r1, [r3, #0]
 8009bbe:	e002      	b.n	8009bc6 <_printf_i+0x1c6>
 8009bc0:	0668      	lsls	r0, r5, #25
 8009bc2:	d5fb      	bpl.n	8009bbc <_printf_i+0x1bc>
 8009bc4:	8019      	strh	r1, [r3, #0]
 8009bc6:	2300      	movs	r3, #0
 8009bc8:	6123      	str	r3, [r4, #16]
 8009bca:	4616      	mov	r6, r2
 8009bcc:	e7bc      	b.n	8009b48 <_printf_i+0x148>
 8009bce:	6833      	ldr	r3, [r6, #0]
 8009bd0:	1d1a      	adds	r2, r3, #4
 8009bd2:	6032      	str	r2, [r6, #0]
 8009bd4:	681e      	ldr	r6, [r3, #0]
 8009bd6:	6862      	ldr	r2, [r4, #4]
 8009bd8:	2100      	movs	r1, #0
 8009bda:	4630      	mov	r0, r6
 8009bdc:	f7f6 fad8 	bl	8000190 <memchr>
 8009be0:	b108      	cbz	r0, 8009be6 <_printf_i+0x1e6>
 8009be2:	1b80      	subs	r0, r0, r6
 8009be4:	6060      	str	r0, [r4, #4]
 8009be6:	6863      	ldr	r3, [r4, #4]
 8009be8:	6123      	str	r3, [r4, #16]
 8009bea:	2300      	movs	r3, #0
 8009bec:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8009bf0:	e7aa      	b.n	8009b48 <_printf_i+0x148>
 8009bf2:	6923      	ldr	r3, [r4, #16]
 8009bf4:	4632      	mov	r2, r6
 8009bf6:	4649      	mov	r1, r9
 8009bf8:	4640      	mov	r0, r8
 8009bfa:	47d0      	blx	sl
 8009bfc:	3001      	adds	r0, #1
 8009bfe:	d0ad      	beq.n	8009b5c <_printf_i+0x15c>
 8009c00:	6823      	ldr	r3, [r4, #0]
 8009c02:	079b      	lsls	r3, r3, #30
 8009c04:	d413      	bmi.n	8009c2e <_printf_i+0x22e>
 8009c06:	68e0      	ldr	r0, [r4, #12]
 8009c08:	9b03      	ldr	r3, [sp, #12]
 8009c0a:	4298      	cmp	r0, r3
 8009c0c:	bfb8      	it	lt
 8009c0e:	4618      	movlt	r0, r3
 8009c10:	e7a6      	b.n	8009b60 <_printf_i+0x160>
 8009c12:	2301      	movs	r3, #1
 8009c14:	4632      	mov	r2, r6
 8009c16:	4649      	mov	r1, r9
 8009c18:	4640      	mov	r0, r8
 8009c1a:	47d0      	blx	sl
 8009c1c:	3001      	adds	r0, #1
 8009c1e:	d09d      	beq.n	8009b5c <_printf_i+0x15c>
 8009c20:	3501      	adds	r5, #1
 8009c22:	68e3      	ldr	r3, [r4, #12]
 8009c24:	9903      	ldr	r1, [sp, #12]
 8009c26:	1a5b      	subs	r3, r3, r1
 8009c28:	42ab      	cmp	r3, r5
 8009c2a:	dcf2      	bgt.n	8009c12 <_printf_i+0x212>
 8009c2c:	e7eb      	b.n	8009c06 <_printf_i+0x206>
 8009c2e:	2500      	movs	r5, #0
 8009c30:	f104 0619 	add.w	r6, r4, #25
 8009c34:	e7f5      	b.n	8009c22 <_printf_i+0x222>
 8009c36:	bf00      	nop
 8009c38:	0800a375 	.word	0x0800a375
 8009c3c:	0800a386 	.word	0x0800a386

08009c40 <__sflush_r>:
 8009c40:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8009c44:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009c48:	0716      	lsls	r6, r2, #28
 8009c4a:	4605      	mov	r5, r0
 8009c4c:	460c      	mov	r4, r1
 8009c4e:	d454      	bmi.n	8009cfa <__sflush_r+0xba>
 8009c50:	684b      	ldr	r3, [r1, #4]
 8009c52:	2b00      	cmp	r3, #0
 8009c54:	dc02      	bgt.n	8009c5c <__sflush_r+0x1c>
 8009c56:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 8009c58:	2b00      	cmp	r3, #0
 8009c5a:	dd48      	ble.n	8009cee <__sflush_r+0xae>
 8009c5c:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8009c5e:	2e00      	cmp	r6, #0
 8009c60:	d045      	beq.n	8009cee <__sflush_r+0xae>
 8009c62:	2300      	movs	r3, #0
 8009c64:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 8009c68:	682f      	ldr	r7, [r5, #0]
 8009c6a:	6a21      	ldr	r1, [r4, #32]
 8009c6c:	602b      	str	r3, [r5, #0]
 8009c6e:	d030      	beq.n	8009cd2 <__sflush_r+0x92>
 8009c70:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 8009c72:	89a3      	ldrh	r3, [r4, #12]
 8009c74:	0759      	lsls	r1, r3, #29
 8009c76:	d505      	bpl.n	8009c84 <__sflush_r+0x44>
 8009c78:	6863      	ldr	r3, [r4, #4]
 8009c7a:	1ad2      	subs	r2, r2, r3
 8009c7c:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8009c7e:	b10b      	cbz	r3, 8009c84 <__sflush_r+0x44>
 8009c80:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8009c82:	1ad2      	subs	r2, r2, r3
 8009c84:	2300      	movs	r3, #0
 8009c86:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8009c88:	6a21      	ldr	r1, [r4, #32]
 8009c8a:	4628      	mov	r0, r5
 8009c8c:	47b0      	blx	r6
 8009c8e:	1c43      	adds	r3, r0, #1
 8009c90:	89a3      	ldrh	r3, [r4, #12]
 8009c92:	d106      	bne.n	8009ca2 <__sflush_r+0x62>
 8009c94:	6829      	ldr	r1, [r5, #0]
 8009c96:	291d      	cmp	r1, #29
 8009c98:	d82b      	bhi.n	8009cf2 <__sflush_r+0xb2>
 8009c9a:	4a2a      	ldr	r2, [pc, #168]	@ (8009d44 <__sflush_r+0x104>)
 8009c9c:	410a      	asrs	r2, r1
 8009c9e:	07d6      	lsls	r6, r2, #31
 8009ca0:	d427      	bmi.n	8009cf2 <__sflush_r+0xb2>
 8009ca2:	2200      	movs	r2, #0
 8009ca4:	6062      	str	r2, [r4, #4]
 8009ca6:	04d9      	lsls	r1, r3, #19
 8009ca8:	6922      	ldr	r2, [r4, #16]
 8009caa:	6022      	str	r2, [r4, #0]
 8009cac:	d504      	bpl.n	8009cb8 <__sflush_r+0x78>
 8009cae:	1c42      	adds	r2, r0, #1
 8009cb0:	d101      	bne.n	8009cb6 <__sflush_r+0x76>
 8009cb2:	682b      	ldr	r3, [r5, #0]
 8009cb4:	b903      	cbnz	r3, 8009cb8 <__sflush_r+0x78>
 8009cb6:	6560      	str	r0, [r4, #84]	@ 0x54
 8009cb8:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8009cba:	602f      	str	r7, [r5, #0]
 8009cbc:	b1b9      	cbz	r1, 8009cee <__sflush_r+0xae>
 8009cbe:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8009cc2:	4299      	cmp	r1, r3
 8009cc4:	d002      	beq.n	8009ccc <__sflush_r+0x8c>
 8009cc6:	4628      	mov	r0, r5
 8009cc8:	f7ff fbf2 	bl	80094b0 <_free_r>
 8009ccc:	2300      	movs	r3, #0
 8009cce:	6363      	str	r3, [r4, #52]	@ 0x34
 8009cd0:	e00d      	b.n	8009cee <__sflush_r+0xae>
 8009cd2:	2301      	movs	r3, #1
 8009cd4:	4628      	mov	r0, r5
 8009cd6:	47b0      	blx	r6
 8009cd8:	4602      	mov	r2, r0
 8009cda:	1c50      	adds	r0, r2, #1
 8009cdc:	d1c9      	bne.n	8009c72 <__sflush_r+0x32>
 8009cde:	682b      	ldr	r3, [r5, #0]
 8009ce0:	2b00      	cmp	r3, #0
 8009ce2:	d0c6      	beq.n	8009c72 <__sflush_r+0x32>
 8009ce4:	2b1d      	cmp	r3, #29
 8009ce6:	d001      	beq.n	8009cec <__sflush_r+0xac>
 8009ce8:	2b16      	cmp	r3, #22
 8009cea:	d11e      	bne.n	8009d2a <__sflush_r+0xea>
 8009cec:	602f      	str	r7, [r5, #0]
 8009cee:	2000      	movs	r0, #0
 8009cf0:	e022      	b.n	8009d38 <__sflush_r+0xf8>
 8009cf2:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8009cf6:	b21b      	sxth	r3, r3
 8009cf8:	e01b      	b.n	8009d32 <__sflush_r+0xf2>
 8009cfa:	690f      	ldr	r7, [r1, #16]
 8009cfc:	2f00      	cmp	r7, #0
 8009cfe:	d0f6      	beq.n	8009cee <__sflush_r+0xae>
 8009d00:	0793      	lsls	r3, r2, #30
 8009d02:	680e      	ldr	r6, [r1, #0]
 8009d04:	bf08      	it	eq
 8009d06:	694b      	ldreq	r3, [r1, #20]
 8009d08:	600f      	str	r7, [r1, #0]
 8009d0a:	bf18      	it	ne
 8009d0c:	2300      	movne	r3, #0
 8009d0e:	eba6 0807 	sub.w	r8, r6, r7
 8009d12:	608b      	str	r3, [r1, #8]
 8009d14:	f1b8 0f00 	cmp.w	r8, #0
 8009d18:	dde9      	ble.n	8009cee <__sflush_r+0xae>
 8009d1a:	6a21      	ldr	r1, [r4, #32]
 8009d1c:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 8009d1e:	4643      	mov	r3, r8
 8009d20:	463a      	mov	r2, r7
 8009d22:	4628      	mov	r0, r5
 8009d24:	47b0      	blx	r6
 8009d26:	2800      	cmp	r0, #0
 8009d28:	dc08      	bgt.n	8009d3c <__sflush_r+0xfc>
 8009d2a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8009d2e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8009d32:	81a3      	strh	r3, [r4, #12]
 8009d34:	f04f 30ff 	mov.w	r0, #4294967295
 8009d38:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8009d3c:	4407      	add	r7, r0
 8009d3e:	eba8 0800 	sub.w	r8, r8, r0
 8009d42:	e7e7      	b.n	8009d14 <__sflush_r+0xd4>
 8009d44:	dfbffffe 	.word	0xdfbffffe

08009d48 <_fflush_r>:
 8009d48:	b538      	push	{r3, r4, r5, lr}
 8009d4a:	690b      	ldr	r3, [r1, #16]
 8009d4c:	4605      	mov	r5, r0
 8009d4e:	460c      	mov	r4, r1
 8009d50:	b913      	cbnz	r3, 8009d58 <_fflush_r+0x10>
 8009d52:	2500      	movs	r5, #0
 8009d54:	4628      	mov	r0, r5
 8009d56:	bd38      	pop	{r3, r4, r5, pc}
 8009d58:	b118      	cbz	r0, 8009d62 <_fflush_r+0x1a>
 8009d5a:	6a03      	ldr	r3, [r0, #32]
 8009d5c:	b90b      	cbnz	r3, 8009d62 <_fflush_r+0x1a>
 8009d5e:	f7ff fa89 	bl	8009274 <__sinit>
 8009d62:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8009d66:	2b00      	cmp	r3, #0
 8009d68:	d0f3      	beq.n	8009d52 <_fflush_r+0xa>
 8009d6a:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8009d6c:	07d0      	lsls	r0, r2, #31
 8009d6e:	d404      	bmi.n	8009d7a <_fflush_r+0x32>
 8009d70:	0599      	lsls	r1, r3, #22
 8009d72:	d402      	bmi.n	8009d7a <_fflush_r+0x32>
 8009d74:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8009d76:	f7ff fb8a 	bl	800948e <__retarget_lock_acquire_recursive>
 8009d7a:	4628      	mov	r0, r5
 8009d7c:	4621      	mov	r1, r4
 8009d7e:	f7ff ff5f 	bl	8009c40 <__sflush_r>
 8009d82:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8009d84:	07da      	lsls	r2, r3, #31
 8009d86:	4605      	mov	r5, r0
 8009d88:	d4e4      	bmi.n	8009d54 <_fflush_r+0xc>
 8009d8a:	89a3      	ldrh	r3, [r4, #12]
 8009d8c:	059b      	lsls	r3, r3, #22
 8009d8e:	d4e1      	bmi.n	8009d54 <_fflush_r+0xc>
 8009d90:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8009d92:	f7ff fb7d 	bl	8009490 <__retarget_lock_release_recursive>
 8009d96:	e7dd      	b.n	8009d54 <_fflush_r+0xc>

08009d98 <_putc_r>:
 8009d98:	b570      	push	{r4, r5, r6, lr}
 8009d9a:	460d      	mov	r5, r1
 8009d9c:	4614      	mov	r4, r2
 8009d9e:	4606      	mov	r6, r0
 8009da0:	b118      	cbz	r0, 8009daa <_putc_r+0x12>
 8009da2:	6a03      	ldr	r3, [r0, #32]
 8009da4:	b90b      	cbnz	r3, 8009daa <_putc_r+0x12>
 8009da6:	f7ff fa65 	bl	8009274 <__sinit>
 8009daa:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8009dac:	07d8      	lsls	r0, r3, #31
 8009dae:	d405      	bmi.n	8009dbc <_putc_r+0x24>
 8009db0:	89a3      	ldrh	r3, [r4, #12]
 8009db2:	0599      	lsls	r1, r3, #22
 8009db4:	d402      	bmi.n	8009dbc <_putc_r+0x24>
 8009db6:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8009db8:	f7ff fb69 	bl	800948e <__retarget_lock_acquire_recursive>
 8009dbc:	68a3      	ldr	r3, [r4, #8]
 8009dbe:	3b01      	subs	r3, #1
 8009dc0:	2b00      	cmp	r3, #0
 8009dc2:	60a3      	str	r3, [r4, #8]
 8009dc4:	da05      	bge.n	8009dd2 <_putc_r+0x3a>
 8009dc6:	69a2      	ldr	r2, [r4, #24]
 8009dc8:	4293      	cmp	r3, r2
 8009dca:	db12      	blt.n	8009df2 <_putc_r+0x5a>
 8009dcc:	b2eb      	uxtb	r3, r5
 8009dce:	2b0a      	cmp	r3, #10
 8009dd0:	d00f      	beq.n	8009df2 <_putc_r+0x5a>
 8009dd2:	6823      	ldr	r3, [r4, #0]
 8009dd4:	1c5a      	adds	r2, r3, #1
 8009dd6:	6022      	str	r2, [r4, #0]
 8009dd8:	701d      	strb	r5, [r3, #0]
 8009dda:	b2ed      	uxtb	r5, r5
 8009ddc:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8009dde:	07da      	lsls	r2, r3, #31
 8009de0:	d405      	bmi.n	8009dee <_putc_r+0x56>
 8009de2:	89a3      	ldrh	r3, [r4, #12]
 8009de4:	059b      	lsls	r3, r3, #22
 8009de6:	d402      	bmi.n	8009dee <_putc_r+0x56>
 8009de8:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8009dea:	f7ff fb51 	bl	8009490 <__retarget_lock_release_recursive>
 8009dee:	4628      	mov	r0, r5
 8009df0:	bd70      	pop	{r4, r5, r6, pc}
 8009df2:	4629      	mov	r1, r5
 8009df4:	4622      	mov	r2, r4
 8009df6:	4630      	mov	r0, r6
 8009df8:	f000 f802 	bl	8009e00 <__swbuf_r>
 8009dfc:	4605      	mov	r5, r0
 8009dfe:	e7ed      	b.n	8009ddc <_putc_r+0x44>

08009e00 <__swbuf_r>:
 8009e00:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009e02:	460e      	mov	r6, r1
 8009e04:	4614      	mov	r4, r2
 8009e06:	4605      	mov	r5, r0
 8009e08:	b118      	cbz	r0, 8009e12 <__swbuf_r+0x12>
 8009e0a:	6a03      	ldr	r3, [r0, #32]
 8009e0c:	b90b      	cbnz	r3, 8009e12 <__swbuf_r+0x12>
 8009e0e:	f7ff fa31 	bl	8009274 <__sinit>
 8009e12:	69a3      	ldr	r3, [r4, #24]
 8009e14:	60a3      	str	r3, [r4, #8]
 8009e16:	89a3      	ldrh	r3, [r4, #12]
 8009e18:	071a      	lsls	r2, r3, #28
 8009e1a:	d501      	bpl.n	8009e20 <__swbuf_r+0x20>
 8009e1c:	6923      	ldr	r3, [r4, #16]
 8009e1e:	b943      	cbnz	r3, 8009e32 <__swbuf_r+0x32>
 8009e20:	4621      	mov	r1, r4
 8009e22:	4628      	mov	r0, r5
 8009e24:	f000 f82a 	bl	8009e7c <__swsetup_r>
 8009e28:	b118      	cbz	r0, 8009e32 <__swbuf_r+0x32>
 8009e2a:	f04f 37ff 	mov.w	r7, #4294967295
 8009e2e:	4638      	mov	r0, r7
 8009e30:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8009e32:	6823      	ldr	r3, [r4, #0]
 8009e34:	6922      	ldr	r2, [r4, #16]
 8009e36:	1a98      	subs	r0, r3, r2
 8009e38:	6963      	ldr	r3, [r4, #20]
 8009e3a:	b2f6      	uxtb	r6, r6
 8009e3c:	4283      	cmp	r3, r0
 8009e3e:	4637      	mov	r7, r6
 8009e40:	dc05      	bgt.n	8009e4e <__swbuf_r+0x4e>
 8009e42:	4621      	mov	r1, r4
 8009e44:	4628      	mov	r0, r5
 8009e46:	f7ff ff7f 	bl	8009d48 <_fflush_r>
 8009e4a:	2800      	cmp	r0, #0
 8009e4c:	d1ed      	bne.n	8009e2a <__swbuf_r+0x2a>
 8009e4e:	68a3      	ldr	r3, [r4, #8]
 8009e50:	3b01      	subs	r3, #1
 8009e52:	60a3      	str	r3, [r4, #8]
 8009e54:	6823      	ldr	r3, [r4, #0]
 8009e56:	1c5a      	adds	r2, r3, #1
 8009e58:	6022      	str	r2, [r4, #0]
 8009e5a:	701e      	strb	r6, [r3, #0]
 8009e5c:	6962      	ldr	r2, [r4, #20]
 8009e5e:	1c43      	adds	r3, r0, #1
 8009e60:	429a      	cmp	r2, r3
 8009e62:	d004      	beq.n	8009e6e <__swbuf_r+0x6e>
 8009e64:	89a3      	ldrh	r3, [r4, #12]
 8009e66:	07db      	lsls	r3, r3, #31
 8009e68:	d5e1      	bpl.n	8009e2e <__swbuf_r+0x2e>
 8009e6a:	2e0a      	cmp	r6, #10
 8009e6c:	d1df      	bne.n	8009e2e <__swbuf_r+0x2e>
 8009e6e:	4621      	mov	r1, r4
 8009e70:	4628      	mov	r0, r5
 8009e72:	f7ff ff69 	bl	8009d48 <_fflush_r>
 8009e76:	2800      	cmp	r0, #0
 8009e78:	d0d9      	beq.n	8009e2e <__swbuf_r+0x2e>
 8009e7a:	e7d6      	b.n	8009e2a <__swbuf_r+0x2a>

08009e7c <__swsetup_r>:
 8009e7c:	b538      	push	{r3, r4, r5, lr}
 8009e7e:	4b29      	ldr	r3, [pc, #164]	@ (8009f24 <__swsetup_r+0xa8>)
 8009e80:	4605      	mov	r5, r0
 8009e82:	6818      	ldr	r0, [r3, #0]
 8009e84:	460c      	mov	r4, r1
 8009e86:	b118      	cbz	r0, 8009e90 <__swsetup_r+0x14>
 8009e88:	6a03      	ldr	r3, [r0, #32]
 8009e8a:	b90b      	cbnz	r3, 8009e90 <__swsetup_r+0x14>
 8009e8c:	f7ff f9f2 	bl	8009274 <__sinit>
 8009e90:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8009e94:	0719      	lsls	r1, r3, #28
 8009e96:	d422      	bmi.n	8009ede <__swsetup_r+0x62>
 8009e98:	06da      	lsls	r2, r3, #27
 8009e9a:	d407      	bmi.n	8009eac <__swsetup_r+0x30>
 8009e9c:	2209      	movs	r2, #9
 8009e9e:	602a      	str	r2, [r5, #0]
 8009ea0:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8009ea4:	81a3      	strh	r3, [r4, #12]
 8009ea6:	f04f 30ff 	mov.w	r0, #4294967295
 8009eaa:	e033      	b.n	8009f14 <__swsetup_r+0x98>
 8009eac:	0758      	lsls	r0, r3, #29
 8009eae:	d512      	bpl.n	8009ed6 <__swsetup_r+0x5a>
 8009eb0:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8009eb2:	b141      	cbz	r1, 8009ec6 <__swsetup_r+0x4a>
 8009eb4:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8009eb8:	4299      	cmp	r1, r3
 8009eba:	d002      	beq.n	8009ec2 <__swsetup_r+0x46>
 8009ebc:	4628      	mov	r0, r5
 8009ebe:	f7ff faf7 	bl	80094b0 <_free_r>
 8009ec2:	2300      	movs	r3, #0
 8009ec4:	6363      	str	r3, [r4, #52]	@ 0x34
 8009ec6:	89a3      	ldrh	r3, [r4, #12]
 8009ec8:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 8009ecc:	81a3      	strh	r3, [r4, #12]
 8009ece:	2300      	movs	r3, #0
 8009ed0:	6063      	str	r3, [r4, #4]
 8009ed2:	6923      	ldr	r3, [r4, #16]
 8009ed4:	6023      	str	r3, [r4, #0]
 8009ed6:	89a3      	ldrh	r3, [r4, #12]
 8009ed8:	f043 0308 	orr.w	r3, r3, #8
 8009edc:	81a3      	strh	r3, [r4, #12]
 8009ede:	6923      	ldr	r3, [r4, #16]
 8009ee0:	b94b      	cbnz	r3, 8009ef6 <__swsetup_r+0x7a>
 8009ee2:	89a3      	ldrh	r3, [r4, #12]
 8009ee4:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 8009ee8:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8009eec:	d003      	beq.n	8009ef6 <__swsetup_r+0x7a>
 8009eee:	4621      	mov	r1, r4
 8009ef0:	4628      	mov	r0, r5
 8009ef2:	f000 f84f 	bl	8009f94 <__smakebuf_r>
 8009ef6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8009efa:	f013 0201 	ands.w	r2, r3, #1
 8009efe:	d00a      	beq.n	8009f16 <__swsetup_r+0x9a>
 8009f00:	2200      	movs	r2, #0
 8009f02:	60a2      	str	r2, [r4, #8]
 8009f04:	6962      	ldr	r2, [r4, #20]
 8009f06:	4252      	negs	r2, r2
 8009f08:	61a2      	str	r2, [r4, #24]
 8009f0a:	6922      	ldr	r2, [r4, #16]
 8009f0c:	b942      	cbnz	r2, 8009f20 <__swsetup_r+0xa4>
 8009f0e:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 8009f12:	d1c5      	bne.n	8009ea0 <__swsetup_r+0x24>
 8009f14:	bd38      	pop	{r3, r4, r5, pc}
 8009f16:	0799      	lsls	r1, r3, #30
 8009f18:	bf58      	it	pl
 8009f1a:	6962      	ldrpl	r2, [r4, #20]
 8009f1c:	60a2      	str	r2, [r4, #8]
 8009f1e:	e7f4      	b.n	8009f0a <__swsetup_r+0x8e>
 8009f20:	2000      	movs	r0, #0
 8009f22:	e7f7      	b.n	8009f14 <__swsetup_r+0x98>
 8009f24:	20000090 	.word	0x20000090

08009f28 <_sbrk_r>:
 8009f28:	b538      	push	{r3, r4, r5, lr}
 8009f2a:	4d06      	ldr	r5, [pc, #24]	@ (8009f44 <_sbrk_r+0x1c>)
 8009f2c:	2300      	movs	r3, #0
 8009f2e:	4604      	mov	r4, r0
 8009f30:	4608      	mov	r0, r1
 8009f32:	602b      	str	r3, [r5, #0]
 8009f34:	f7f7 ffd0 	bl	8001ed8 <_sbrk>
 8009f38:	1c43      	adds	r3, r0, #1
 8009f3a:	d102      	bne.n	8009f42 <_sbrk_r+0x1a>
 8009f3c:	682b      	ldr	r3, [r5, #0]
 8009f3e:	b103      	cbz	r3, 8009f42 <_sbrk_r+0x1a>
 8009f40:	6023      	str	r3, [r4, #0]
 8009f42:	bd38      	pop	{r3, r4, r5, pc}
 8009f44:	2000083c 	.word	0x2000083c

08009f48 <__swhatbuf_r>:
 8009f48:	b570      	push	{r4, r5, r6, lr}
 8009f4a:	460c      	mov	r4, r1
 8009f4c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009f50:	2900      	cmp	r1, #0
 8009f52:	b096      	sub	sp, #88	@ 0x58
 8009f54:	4615      	mov	r5, r2
 8009f56:	461e      	mov	r6, r3
 8009f58:	da0d      	bge.n	8009f76 <__swhatbuf_r+0x2e>
 8009f5a:	89a3      	ldrh	r3, [r4, #12]
 8009f5c:	f013 0f80 	tst.w	r3, #128	@ 0x80
 8009f60:	f04f 0100 	mov.w	r1, #0
 8009f64:	bf14      	ite	ne
 8009f66:	2340      	movne	r3, #64	@ 0x40
 8009f68:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 8009f6c:	2000      	movs	r0, #0
 8009f6e:	6031      	str	r1, [r6, #0]
 8009f70:	602b      	str	r3, [r5, #0]
 8009f72:	b016      	add	sp, #88	@ 0x58
 8009f74:	bd70      	pop	{r4, r5, r6, pc}
 8009f76:	466a      	mov	r2, sp
 8009f78:	f000 f848 	bl	800a00c <_fstat_r>
 8009f7c:	2800      	cmp	r0, #0
 8009f7e:	dbec      	blt.n	8009f5a <__swhatbuf_r+0x12>
 8009f80:	9901      	ldr	r1, [sp, #4]
 8009f82:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 8009f86:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 8009f8a:	4259      	negs	r1, r3
 8009f8c:	4159      	adcs	r1, r3
 8009f8e:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8009f92:	e7eb      	b.n	8009f6c <__swhatbuf_r+0x24>

08009f94 <__smakebuf_r>:
 8009f94:	898b      	ldrh	r3, [r1, #12]
 8009f96:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8009f98:	079d      	lsls	r5, r3, #30
 8009f9a:	4606      	mov	r6, r0
 8009f9c:	460c      	mov	r4, r1
 8009f9e:	d507      	bpl.n	8009fb0 <__smakebuf_r+0x1c>
 8009fa0:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 8009fa4:	6023      	str	r3, [r4, #0]
 8009fa6:	6123      	str	r3, [r4, #16]
 8009fa8:	2301      	movs	r3, #1
 8009faa:	6163      	str	r3, [r4, #20]
 8009fac:	b003      	add	sp, #12
 8009fae:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8009fb0:	ab01      	add	r3, sp, #4
 8009fb2:	466a      	mov	r2, sp
 8009fb4:	f7ff ffc8 	bl	8009f48 <__swhatbuf_r>
 8009fb8:	9f00      	ldr	r7, [sp, #0]
 8009fba:	4605      	mov	r5, r0
 8009fbc:	4639      	mov	r1, r7
 8009fbe:	4630      	mov	r0, r6
 8009fc0:	f7ff fae2 	bl	8009588 <_malloc_r>
 8009fc4:	b948      	cbnz	r0, 8009fda <__smakebuf_r+0x46>
 8009fc6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8009fca:	059a      	lsls	r2, r3, #22
 8009fcc:	d4ee      	bmi.n	8009fac <__smakebuf_r+0x18>
 8009fce:	f023 0303 	bic.w	r3, r3, #3
 8009fd2:	f043 0302 	orr.w	r3, r3, #2
 8009fd6:	81a3      	strh	r3, [r4, #12]
 8009fd8:	e7e2      	b.n	8009fa0 <__smakebuf_r+0xc>
 8009fda:	89a3      	ldrh	r3, [r4, #12]
 8009fdc:	6020      	str	r0, [r4, #0]
 8009fde:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8009fe2:	81a3      	strh	r3, [r4, #12]
 8009fe4:	9b01      	ldr	r3, [sp, #4]
 8009fe6:	e9c4 0704 	strd	r0, r7, [r4, #16]
 8009fea:	b15b      	cbz	r3, 800a004 <__smakebuf_r+0x70>
 8009fec:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8009ff0:	4630      	mov	r0, r6
 8009ff2:	f000 f81d 	bl	800a030 <_isatty_r>
 8009ff6:	b128      	cbz	r0, 800a004 <__smakebuf_r+0x70>
 8009ff8:	89a3      	ldrh	r3, [r4, #12]
 8009ffa:	f023 0303 	bic.w	r3, r3, #3
 8009ffe:	f043 0301 	orr.w	r3, r3, #1
 800a002:	81a3      	strh	r3, [r4, #12]
 800a004:	89a3      	ldrh	r3, [r4, #12]
 800a006:	431d      	orrs	r5, r3
 800a008:	81a5      	strh	r5, [r4, #12]
 800a00a:	e7cf      	b.n	8009fac <__smakebuf_r+0x18>

0800a00c <_fstat_r>:
 800a00c:	b538      	push	{r3, r4, r5, lr}
 800a00e:	4d07      	ldr	r5, [pc, #28]	@ (800a02c <_fstat_r+0x20>)
 800a010:	2300      	movs	r3, #0
 800a012:	4604      	mov	r4, r0
 800a014:	4608      	mov	r0, r1
 800a016:	4611      	mov	r1, r2
 800a018:	602b      	str	r3, [r5, #0]
 800a01a:	f7f7 ff34 	bl	8001e86 <_fstat>
 800a01e:	1c43      	adds	r3, r0, #1
 800a020:	d102      	bne.n	800a028 <_fstat_r+0x1c>
 800a022:	682b      	ldr	r3, [r5, #0]
 800a024:	b103      	cbz	r3, 800a028 <_fstat_r+0x1c>
 800a026:	6023      	str	r3, [r4, #0]
 800a028:	bd38      	pop	{r3, r4, r5, pc}
 800a02a:	bf00      	nop
 800a02c:	2000083c 	.word	0x2000083c

0800a030 <_isatty_r>:
 800a030:	b538      	push	{r3, r4, r5, lr}
 800a032:	4d06      	ldr	r5, [pc, #24]	@ (800a04c <_isatty_r+0x1c>)
 800a034:	2300      	movs	r3, #0
 800a036:	4604      	mov	r4, r0
 800a038:	4608      	mov	r0, r1
 800a03a:	602b      	str	r3, [r5, #0]
 800a03c:	f7f7 ff33 	bl	8001ea6 <_isatty>
 800a040:	1c43      	adds	r3, r0, #1
 800a042:	d102      	bne.n	800a04a <_isatty_r+0x1a>
 800a044:	682b      	ldr	r3, [r5, #0]
 800a046:	b103      	cbz	r3, 800a04a <_isatty_r+0x1a>
 800a048:	6023      	str	r3, [r4, #0]
 800a04a:	bd38      	pop	{r3, r4, r5, pc}
 800a04c:	2000083c 	.word	0x2000083c

0800a050 <_init>:
 800a050:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a052:	bf00      	nop
 800a054:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800a056:	bc08      	pop	{r3}
 800a058:	469e      	mov	lr, r3
 800a05a:	4770      	bx	lr

0800a05c <_fini>:
 800a05c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a05e:	bf00      	nop
 800a060:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800a062:	bc08      	pop	{r3}
 800a064:	469e      	mov	lr, r3
 800a066:	4770      	bx	lr
