TimeQuest Timing Analyzer report for riscv
Thu Feb 09 18:00:09 2017
Quartus II 64-Bit Version 13.1.0 Build 162 10/23/2013 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. SDC File List
  5. Clocks
  6. Slow 1200mV 85C Model Fmax Summary
  7. Timing Closure Recommendations
  8. Slow 1200mV 85C Model Setup Summary
  9. Slow 1200mV 85C Model Hold Summary
 10. Slow 1200mV 85C Model Recovery Summary
 11. Slow 1200mV 85C Model Removal Summary
 12. Slow 1200mV 85C Model Minimum Pulse Width Summary
 13. Slow 1200mV 85C Model Setup: 'pll_50|altpll_component|auto_generated|pll1|clk[0]'
 14. Slow 1200mV 85C Model Setup: 'altera_reserved_tck'
 15. Slow 1200mV 85C Model Hold: 'pll_50|altpll_component|auto_generated|pll1|clk[0]'
 16. Slow 1200mV 85C Model Hold: 'altera_reserved_tck'
 17. Slow 1200mV 85C Model Recovery: 'pll_50|altpll_component|auto_generated|pll1|clk[0]'
 18. Slow 1200mV 85C Model Recovery: 'altera_reserved_tck'
 19. Slow 1200mV 85C Model Removal: 'pll_50|altpll_component|auto_generated|pll1|clk[0]'
 20. Slow 1200mV 85C Model Removal: 'altera_reserved_tck'
 21. Slow 1200mV 85C Model Minimum Pulse Width: 'pll_50|altpll_component|auto_generated|pll1|clk[0]'
 22. Slow 1200mV 85C Model Minimum Pulse Width: 'CLOCK_50'
 23. Slow 1200mV 85C Model Minimum Pulse Width: 'altera_reserved_tck'
 24. Setup Times
 25. Hold Times
 26. Clock to Output Times
 27. Minimum Clock to Output Times
 28. Slow 1200mV 85C Model Metastability Report
 29. Slow 1200mV 0C Model Fmax Summary
 30. Slow 1200mV 0C Model Setup Summary
 31. Slow 1200mV 0C Model Hold Summary
 32. Slow 1200mV 0C Model Recovery Summary
 33. Slow 1200mV 0C Model Removal Summary
 34. Slow 1200mV 0C Model Minimum Pulse Width Summary
 35. Slow 1200mV 0C Model Setup: 'pll_50|altpll_component|auto_generated|pll1|clk[0]'
 36. Slow 1200mV 0C Model Setup: 'altera_reserved_tck'
 37. Slow 1200mV 0C Model Hold: 'pll_50|altpll_component|auto_generated|pll1|clk[0]'
 38. Slow 1200mV 0C Model Hold: 'altera_reserved_tck'
 39. Slow 1200mV 0C Model Recovery: 'pll_50|altpll_component|auto_generated|pll1|clk[0]'
 40. Slow 1200mV 0C Model Recovery: 'altera_reserved_tck'
 41. Slow 1200mV 0C Model Removal: 'pll_50|altpll_component|auto_generated|pll1|clk[0]'
 42. Slow 1200mV 0C Model Removal: 'altera_reserved_tck'
 43. Slow 1200mV 0C Model Minimum Pulse Width: 'pll_50|altpll_component|auto_generated|pll1|clk[0]'
 44. Slow 1200mV 0C Model Minimum Pulse Width: 'CLOCK_50'
 45. Slow 1200mV 0C Model Minimum Pulse Width: 'altera_reserved_tck'
 46. Setup Times
 47. Hold Times
 48. Clock to Output Times
 49. Minimum Clock to Output Times
 50. Slow 1200mV 0C Model Metastability Report
 51. Fast 1200mV 0C Model Setup Summary
 52. Fast 1200mV 0C Model Hold Summary
 53. Fast 1200mV 0C Model Recovery Summary
 54. Fast 1200mV 0C Model Removal Summary
 55. Fast 1200mV 0C Model Minimum Pulse Width Summary
 56. Fast 1200mV 0C Model Setup: 'pll_50|altpll_component|auto_generated|pll1|clk[0]'
 57. Fast 1200mV 0C Model Setup: 'altera_reserved_tck'
 58. Fast 1200mV 0C Model Hold: 'pll_50|altpll_component|auto_generated|pll1|clk[0]'
 59. Fast 1200mV 0C Model Hold: 'altera_reserved_tck'
 60. Fast 1200mV 0C Model Recovery: 'pll_50|altpll_component|auto_generated|pll1|clk[0]'
 61. Fast 1200mV 0C Model Recovery: 'altera_reserved_tck'
 62. Fast 1200mV 0C Model Removal: 'pll_50|altpll_component|auto_generated|pll1|clk[0]'
 63. Fast 1200mV 0C Model Removal: 'altera_reserved_tck'
 64. Fast 1200mV 0C Model Minimum Pulse Width: 'CLOCK_50'
 65. Fast 1200mV 0C Model Minimum Pulse Width: 'pll_50|altpll_component|auto_generated|pll1|clk[0]'
 66. Fast 1200mV 0C Model Minimum Pulse Width: 'altera_reserved_tck'
 67. Setup Times
 68. Hold Times
 69. Clock to Output Times
 70. Minimum Clock to Output Times
 71. Fast 1200mV 0C Model Metastability Report
 72. Multicorner Timing Analysis Summary
 73. Setup Times
 74. Hold Times
 75. Clock to Output Times
 76. Minimum Clock to Output Times
 77. Board Trace Model Assignments
 78. Input Transition Times
 79. Signal Integrity Metrics (Slow 1200mv 0c Model)
 80. Signal Integrity Metrics (Slow 1200mv 85c Model)
 81. Signal Integrity Metrics (Fast 1200mv 0c Model)
 82. Setup Transfers
 83. Hold Transfers
 84. Recovery Transfers
 85. Removal Transfers
 86. Report TCCS
 87. Report RSKM
 88. Unconstrained Paths
 89. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                        ;
+--------------------+-----------------------------------------------------+
; Quartus II Version ; Version 13.1.0 Build 162 10/23/2013 SJ Full Version ;
; Revision Name      ; riscv                                               ;
; Device Family      ; Cyclone IV E                                        ;
; Device Name        ; EP4CE115F29C7                                       ;
; Timing Models      ; Final                                               ;
; Delay Model        ; Combined                                            ;
; Rise/Fall Delays   ; Enabled                                             ;
+--------------------+-----------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.53        ;
; Maximum used               ; 2           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;  53.3%      ;
;     Processors 3-4         ;   0.0%      ;
+----------------------------+-------------+


+---------------------------------------------------+
; SDC File List                                     ;
+---------------+--------+--------------------------+
; SDC File Path ; Status ; Read at                  ;
+---------------+--------+--------------------------+
; riscv.sdc     ; OK     ; Thu Feb 09 17:59:55 2017 ;
+---------------+--------+--------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                                                                       ;
+----------------------------------------------------+-----------+---------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+----------+------------------------------------------------------+--------------------------------------------------------+
; Clock Name                                         ; Type      ; Period  ; Frequency ; Rise  ; Fall   ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master   ; Source                                               ; Targets                                                ;
+----------------------------------------------------+-----------+---------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+----------+------------------------------------------------------+--------------------------------------------------------+
; altera_reserved_tck                                ; Base      ; 100.000 ; 10.0 MHz  ; 0.000 ; 50.000 ;            ;           ;             ;       ;        ;           ;            ;          ;          ;                                                      ; { altera_reserved_tck }                                ;
; CLOCK_50                                           ; Base      ; 20.000  ; 50.0 MHz  ; 0.000 ; 10.000 ;            ;           ;             ;       ;        ;           ;            ;          ;          ;                                                      ; { CLOCK_50 }                                           ;
; pll_50|altpll_component|auto_generated|pll1|clk[0] ; Generated ; 20.000  ; 50.0 MHz  ; 0.000 ; 10.000 ; 50.00      ; 1         ; 1           ;       ;        ;           ;            ; false    ; CLOCK_50 ; pll_50|altpll_component|auto_generated|pll1|inclk[0] ; { pll_50|altpll_component|auto_generated|pll1|clk[0] } ;
+----------------------------------------------------+-----------+---------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+----------+------------------------------------------------------+--------------------------------------------------------+


+------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                                       ;
+------------+-----------------+----------------------------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                                         ; Note ;
+------------+-----------------+----------------------------------------------------+------+
; 32.7 MHz   ; 32.7 MHz        ; pll_50|altpll_component|auto_generated|pll1|clk[0] ;      ;
; 110.62 MHz ; 110.62 MHz      ; altera_reserved_tck                                ;      ;
+------------+-----------------+----------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup Summary                                          ;
+----------------------------------------------------+---------+---------------+
; Clock                                              ; Slack   ; End Point TNS ;
+----------------------------------------------------+---------+---------------+
; pll_50|altpll_component|auto_generated|pll1|clk[0] ; -10.580 ; -1222.399     ;
; altera_reserved_tck                                ; 45.480  ; 0.000         ;
+----------------------------------------------------+---------+---------------+


+----------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold Summary                                         ;
+----------------------------------------------------+-------+---------------+
; Clock                                              ; Slack ; End Point TNS ;
+----------------------------------------------------+-------+---------------+
; pll_50|altpll_component|auto_generated|pll1|clk[0] ; 0.389 ; 0.000         ;
; altera_reserved_tck                                ; 0.403 ; 0.000         ;
+----------------------------------------------------+-------+---------------+


+-----------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery Summary                                      ;
+----------------------------------------------------+--------+---------------+
; Clock                                              ; Slack  ; End Point TNS ;
+----------------------------------------------------+--------+---------------+
; pll_50|altpll_component|auto_generated|pll1|clk[0] ; 13.856 ; 0.000         ;
; altera_reserved_tck                                ; 48.271 ; 0.000         ;
+----------------------------------------------------+--------+---------------+


+----------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal Summary                                      ;
+----------------------------------------------------+-------+---------------+
; Clock                                              ; Slack ; End Point TNS ;
+----------------------------------------------------+-------+---------------+
; pll_50|altpll_component|auto_generated|pll1|clk[0] ; 1.343 ; 0.000         ;
; altera_reserved_tck                                ; 1.363 ; 0.000         ;
+----------------------------------------------------+-------+---------------+


+-----------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary                           ;
+----------------------------------------------------+--------+---------------+
; Clock                                              ; Slack  ; End Point TNS ;
+----------------------------------------------------+--------+---------------+
; pll_50|altpll_component|auto_generated|pll1|clk[0] ; 9.697  ; 0.000         ;
; CLOCK_50                                           ; 9.819  ; 0.000         ;
; altera_reserved_tck                                ; 49.490 ; 0.000         ;
+----------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'pll_50|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------+-----------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------+----------------------------------------------------+--------------+------------+------------+
; Slack   ; From Node                                                                                                                                           ; To Node                                                                                                                                                   ; Launch Clock                                       ; Latch Clock                                        ; Relationship ; Clock Skew ; Data Delay ;
+---------+-----------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------+----------------------------------------------------+--------------+------------+------------+
; -10.580 ; riscv_wishbone:cpu|d_cache:M1|altsyncram:altsyncram_component|altsyncram_mot3:auto_generated|altsyncram_lbr2:altsyncram1|ram_block3a7~porta_we_reg  ; riscv_wishbone:cpu|i_cache:M0|altsyncram:altsyncram_component|altsyncram_cbc1:auto_generated|altsyncram_ivd2:altsyncram1|ram_block3a6~porta_re_reg        ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.039     ; 30.599     ;
; -10.574 ; riscv_wishbone:cpu|d_cache:M1|altsyncram:altsyncram_component|altsyncram_mot3:auto_generated|altsyncram_lbr2:altsyncram1|ram_block3a7~porta_we_reg  ; riscv_wishbone:cpu|i_cache:M0|altsyncram:altsyncram_component|altsyncram_cbc1:auto_generated|altsyncram_ivd2:altsyncram1|ram_block3a0~porta_re_reg        ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.042     ; 30.590     ;
; -10.551 ; riscv_wishbone:cpu|d_cache:M1|altsyncram:altsyncram_component|altsyncram_mot3:auto_generated|altsyncram_lbr2:altsyncram1|ram_block3a7~porta_we_reg  ; riscv_wishbone:cpu|i_cache:M0|altsyncram:altsyncram_component|altsyncram_cbc1:auto_generated|altsyncram_ivd2:altsyncram1|ram_block3a17~porta_re_reg       ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.061     ; 30.548     ;
; -10.551 ; riscv_wishbone:cpu|d_cache:M1|altsyncram:altsyncram_component|altsyncram_mot3:auto_generated|altsyncram_lbr2:altsyncram1|ram_block3a7~porta_we_reg  ; riscv_wishbone:cpu|i_cache:M0|altsyncram:altsyncram_component|altsyncram_cbc1:auto_generated|altsyncram_ivd2:altsyncram1|ram_block3a4~porta_re_reg        ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.038     ; 30.571     ;
; -10.544 ; riscv_wishbone:cpu|d_cache:M1|altsyncram:altsyncram_component|altsyncram_mot3:auto_generated|altsyncram_lbr2:altsyncram1|ram_block3a7~porta_we_reg  ; riscv_wishbone:cpu|i_cache:M0|altsyncram:altsyncram_component|altsyncram_cbc1:auto_generated|altsyncram_ivd2:altsyncram1|ram_block3a12~porta_re_reg       ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.045     ; 30.557     ;
; -10.542 ; riscv_wishbone:cpu|d_cache:M1|altsyncram:altsyncram_component|altsyncram_mot3:auto_generated|altsyncram_lbr2:altsyncram1|ram_block3a7~porta_we_reg  ; riscv_wishbone:cpu|i_cache:M0|altsyncram:altsyncram_component|altsyncram_cbc1:auto_generated|altsyncram_ivd2:altsyncram1|ram_block3a2~porta_re_reg        ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.058     ; 30.542     ;
; -10.532 ; riscv_wishbone:cpu|d_cache:M1|altsyncram:altsyncram_component|altsyncram_mot3:auto_generated|altsyncram_lbr2:altsyncram1|ram_block3a7~porta_we_reg  ; riscv_wishbone:cpu|i_cache:M0|altsyncram:altsyncram_component|altsyncram_cbc1:auto_generated|altsyncram_ivd2:altsyncram1|ram_block3a5~porta_re_reg        ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.042     ; 30.548     ;
; -10.380 ; riscv_wishbone:cpu|d_cache:M1|altsyncram:altsyncram_component|altsyncram_mot3:auto_generated|altsyncram_lbr2:altsyncram1|ram_block3a15~porta_we_reg ; riscv_wishbone:cpu|i_cache:M0|altsyncram:altsyncram_component|altsyncram_cbc1:auto_generated|altsyncram_ivd2:altsyncram1|ram_block3a6~porta_re_reg        ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.042     ; 30.396     ;
; -10.374 ; riscv_wishbone:cpu|d_cache:M1|altsyncram:altsyncram_component|altsyncram_mot3:auto_generated|altsyncram_lbr2:altsyncram1|ram_block3a15~porta_we_reg ; riscv_wishbone:cpu|i_cache:M0|altsyncram:altsyncram_component|altsyncram_cbc1:auto_generated|altsyncram_ivd2:altsyncram1|ram_block3a0~porta_re_reg        ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.045     ; 30.387     ;
; -10.351 ; riscv_wishbone:cpu|d_cache:M1|altsyncram:altsyncram_component|altsyncram_mot3:auto_generated|altsyncram_lbr2:altsyncram1|ram_block3a15~porta_we_reg ; riscv_wishbone:cpu|i_cache:M0|altsyncram:altsyncram_component|altsyncram_cbc1:auto_generated|altsyncram_ivd2:altsyncram1|ram_block3a17~porta_re_reg       ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.064     ; 30.345     ;
; -10.351 ; riscv_wishbone:cpu|d_cache:M1|altsyncram:altsyncram_component|altsyncram_mot3:auto_generated|altsyncram_lbr2:altsyncram1|ram_block3a15~porta_we_reg ; riscv_wishbone:cpu|i_cache:M0|altsyncram:altsyncram_component|altsyncram_cbc1:auto_generated|altsyncram_ivd2:altsyncram1|ram_block3a4~porta_re_reg        ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.041     ; 30.368     ;
; -10.344 ; riscv_wishbone:cpu|d_cache:M1|altsyncram:altsyncram_component|altsyncram_mot3:auto_generated|altsyncram_lbr2:altsyncram1|ram_block3a15~porta_we_reg ; riscv_wishbone:cpu|i_cache:M0|altsyncram:altsyncram_component|altsyncram_cbc1:auto_generated|altsyncram_ivd2:altsyncram1|ram_block3a12~porta_re_reg       ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.048     ; 30.354     ;
; -10.342 ; riscv_wishbone:cpu|d_cache:M1|altsyncram:altsyncram_component|altsyncram_mot3:auto_generated|altsyncram_lbr2:altsyncram1|ram_block3a15~porta_we_reg ; riscv_wishbone:cpu|i_cache:M0|altsyncram:altsyncram_component|altsyncram_cbc1:auto_generated|altsyncram_ivd2:altsyncram1|ram_block3a2~porta_re_reg        ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.061     ; 30.339     ;
; -10.332 ; riscv_wishbone:cpu|d_cache:M1|altsyncram:altsyncram_component|altsyncram_mot3:auto_generated|altsyncram_lbr2:altsyncram1|ram_block3a15~porta_we_reg ; riscv_wishbone:cpu|i_cache:M0|altsyncram:altsyncram_component|altsyncram_cbc1:auto_generated|altsyncram_ivd2:altsyncram1|ram_block3a5~porta_re_reg        ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.045     ; 30.345     ;
; -10.190 ; riscv_wishbone:cpu|d_cache:M1|altsyncram:altsyncram_component|altsyncram_mot3:auto_generated|altsyncram_lbr2:altsyncram1|ram_block3a7~porta_we_reg  ; riscv_wishbone:cpu|i_cache:M0|altsyncram:altsyncram_component|altsyncram_cbc1:auto_generated|altsyncram_ivd2:altsyncram1|ram_block3a1~porta_re_reg        ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.044     ; 30.204     ;
; -10.130 ; riscv_wishbone:cpu|d_cache:M1|altsyncram:altsyncram_component|altsyncram_mot3:auto_generated|altsyncram_lbr2:altsyncram1|ram_block3a14~porta_we_reg ; riscv_wishbone:cpu|i_cache:M0|altsyncram:altsyncram_component|altsyncram_cbc1:auto_generated|altsyncram_ivd2:altsyncram1|ram_block3a6~porta_re_reg        ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.072     ; 30.116     ;
; -10.124 ; riscv_wishbone:cpu|d_cache:M1|altsyncram:altsyncram_component|altsyncram_mot3:auto_generated|altsyncram_lbr2:altsyncram1|ram_block3a14~porta_we_reg ; riscv_wishbone:cpu|i_cache:M0|altsyncram:altsyncram_component|altsyncram_cbc1:auto_generated|altsyncram_ivd2:altsyncram1|ram_block3a0~porta_re_reg        ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.075     ; 30.107     ;
; -10.101 ; riscv_wishbone:cpu|d_cache:M1|altsyncram:altsyncram_component|altsyncram_mot3:auto_generated|altsyncram_lbr2:altsyncram1|ram_block3a14~porta_we_reg ; riscv_wishbone:cpu|i_cache:M0|altsyncram:altsyncram_component|altsyncram_cbc1:auto_generated|altsyncram_ivd2:altsyncram1|ram_block3a17~porta_re_reg       ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.094     ; 30.065     ;
; -10.101 ; riscv_wishbone:cpu|d_cache:M1|altsyncram:altsyncram_component|altsyncram_mot3:auto_generated|altsyncram_lbr2:altsyncram1|ram_block3a14~porta_we_reg ; riscv_wishbone:cpu|i_cache:M0|altsyncram:altsyncram_component|altsyncram_cbc1:auto_generated|altsyncram_ivd2:altsyncram1|ram_block3a4~porta_re_reg        ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.071     ; 30.088     ;
; -10.094 ; riscv_wishbone:cpu|d_cache:M1|altsyncram:altsyncram_component|altsyncram_mot3:auto_generated|altsyncram_lbr2:altsyncram1|ram_block3a14~porta_we_reg ; riscv_wishbone:cpu|i_cache:M0|altsyncram:altsyncram_component|altsyncram_cbc1:auto_generated|altsyncram_ivd2:altsyncram1|ram_block3a12~porta_re_reg       ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.078     ; 30.074     ;
; -10.092 ; riscv_wishbone:cpu|d_cache:M1|altsyncram:altsyncram_component|altsyncram_mot3:auto_generated|altsyncram_lbr2:altsyncram1|ram_block3a14~porta_we_reg ; riscv_wishbone:cpu|i_cache:M0|altsyncram:altsyncram_component|altsyncram_cbc1:auto_generated|altsyncram_ivd2:altsyncram1|ram_block3a2~porta_re_reg        ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.091     ; 30.059     ;
; -10.082 ; riscv_wishbone:cpu|d_cache:M1|altsyncram:altsyncram_component|altsyncram_mot3:auto_generated|altsyncram_lbr2:altsyncram1|ram_block3a14~porta_we_reg ; riscv_wishbone:cpu|i_cache:M0|altsyncram:altsyncram_component|altsyncram_cbc1:auto_generated|altsyncram_ivd2:altsyncram1|ram_block3a5~porta_re_reg        ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.075     ; 30.065     ;
; -9.990  ; riscv_wishbone:cpu|d_cache:M1|altsyncram:altsyncram_component|altsyncram_mot3:auto_generated|altsyncram_lbr2:altsyncram1|ram_block3a15~porta_we_reg ; riscv_wishbone:cpu|i_cache:M0|altsyncram:altsyncram_component|altsyncram_cbc1:auto_generated|altsyncram_ivd2:altsyncram1|ram_block3a1~porta_re_reg        ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.047     ; 30.001     ;
; -9.969  ; riscv_wishbone:cpu|d_cache:M1|altsyncram:altsyncram_component|altsyncram_mot3:auto_generated|altsyncram_lbr2:altsyncram1|ram_block3a2~porta_we_reg  ; riscv_wishbone:cpu|i_cache:M0|altsyncram:altsyncram_component|altsyncram_cbc1:auto_generated|altsyncram_ivd2:altsyncram1|ram_block3a6~porta_re_reg        ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.058     ; 29.969     ;
; -9.963  ; riscv_wishbone:cpu|d_cache:M1|altsyncram:altsyncram_component|altsyncram_mot3:auto_generated|altsyncram_lbr2:altsyncram1|ram_block3a2~porta_we_reg  ; riscv_wishbone:cpu|i_cache:M0|altsyncram:altsyncram_component|altsyncram_cbc1:auto_generated|altsyncram_ivd2:altsyncram1|ram_block3a0~porta_re_reg        ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.061     ; 29.960     ;
; -9.940  ; riscv_wishbone:cpu|d_cache:M1|altsyncram:altsyncram_component|altsyncram_mot3:auto_generated|altsyncram_lbr2:altsyncram1|ram_block3a2~porta_we_reg  ; riscv_wishbone:cpu|i_cache:M0|altsyncram:altsyncram_component|altsyncram_cbc1:auto_generated|altsyncram_ivd2:altsyncram1|ram_block3a17~porta_re_reg       ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.080     ; 29.918     ;
; -9.940  ; riscv_wishbone:cpu|d_cache:M1|altsyncram:altsyncram_component|altsyncram_mot3:auto_generated|altsyncram_lbr2:altsyncram1|ram_block3a2~porta_we_reg  ; riscv_wishbone:cpu|i_cache:M0|altsyncram:altsyncram_component|altsyncram_cbc1:auto_generated|altsyncram_ivd2:altsyncram1|ram_block3a4~porta_re_reg        ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.057     ; 29.941     ;
; -9.933  ; riscv_wishbone:cpu|d_cache:M1|altsyncram:altsyncram_component|altsyncram_mot3:auto_generated|altsyncram_lbr2:altsyncram1|ram_block3a2~porta_we_reg  ; riscv_wishbone:cpu|i_cache:M0|altsyncram:altsyncram_component|altsyncram_cbc1:auto_generated|altsyncram_ivd2:altsyncram1|ram_block3a12~porta_re_reg       ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.064     ; 29.927     ;
; -9.931  ; riscv_wishbone:cpu|d_cache:M1|altsyncram:altsyncram_component|altsyncram_mot3:auto_generated|altsyncram_lbr2:altsyncram1|ram_block3a2~porta_we_reg  ; riscv_wishbone:cpu|i_cache:M0|altsyncram:altsyncram_component|altsyncram_cbc1:auto_generated|altsyncram_ivd2:altsyncram1|ram_block3a2~porta_re_reg        ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.077     ; 29.912     ;
; -9.921  ; riscv_wishbone:cpu|d_cache:M1|altsyncram:altsyncram_component|altsyncram_mot3:auto_generated|altsyncram_lbr2:altsyncram1|ram_block3a2~porta_we_reg  ; riscv_wishbone:cpu|i_cache:M0|altsyncram:altsyncram_component|altsyncram_cbc1:auto_generated|altsyncram_ivd2:altsyncram1|ram_block3a5~porta_re_reg        ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.061     ; 29.918     ;
; -9.870  ; riscv_wishbone:cpu|d_cache:M1|altsyncram:altsyncram_component|altsyncram_mot3:auto_generated|altsyncram_lbr2:altsyncram1|ram_block3a9~porta_we_reg  ; riscv_wishbone:cpu|i_cache:M0|altsyncram:altsyncram_component|altsyncram_cbc1:auto_generated|altsyncram_ivd2:altsyncram1|ram_block3a6~porta_re_reg        ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.061     ; 29.867     ;
; -9.864  ; riscv_wishbone:cpu|d_cache:M1|altsyncram:altsyncram_component|altsyncram_mot3:auto_generated|altsyncram_lbr2:altsyncram1|ram_block3a9~porta_we_reg  ; riscv_wishbone:cpu|i_cache:M0|altsyncram:altsyncram_component|altsyncram_cbc1:auto_generated|altsyncram_ivd2:altsyncram1|ram_block3a0~porta_re_reg        ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.064     ; 29.858     ;
; -9.841  ; riscv_wishbone:cpu|d_cache:M1|altsyncram:altsyncram_component|altsyncram_mot3:auto_generated|altsyncram_lbr2:altsyncram1|ram_block3a9~porta_we_reg  ; riscv_wishbone:cpu|i_cache:M0|altsyncram:altsyncram_component|altsyncram_cbc1:auto_generated|altsyncram_ivd2:altsyncram1|ram_block3a17~porta_re_reg       ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.083     ; 29.816     ;
; -9.841  ; riscv_wishbone:cpu|d_cache:M1|altsyncram:altsyncram_component|altsyncram_mot3:auto_generated|altsyncram_lbr2:altsyncram1|ram_block3a9~porta_we_reg  ; riscv_wishbone:cpu|i_cache:M0|altsyncram:altsyncram_component|altsyncram_cbc1:auto_generated|altsyncram_ivd2:altsyncram1|ram_block3a4~porta_re_reg        ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.060     ; 29.839     ;
; -9.834  ; riscv_wishbone:cpu|d_cache:M1|altsyncram:altsyncram_component|altsyncram_mot3:auto_generated|altsyncram_lbr2:altsyncram1|ram_block3a9~porta_we_reg  ; riscv_wishbone:cpu|i_cache:M0|altsyncram:altsyncram_component|altsyncram_cbc1:auto_generated|altsyncram_ivd2:altsyncram1|ram_block3a12~porta_re_reg       ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.067     ; 29.825     ;
; -9.832  ; riscv_wishbone:cpu|d_cache:M1|altsyncram:altsyncram_component|altsyncram_mot3:auto_generated|altsyncram_lbr2:altsyncram1|ram_block3a9~porta_we_reg  ; riscv_wishbone:cpu|i_cache:M0|altsyncram:altsyncram_component|altsyncram_cbc1:auto_generated|altsyncram_ivd2:altsyncram1|ram_block3a2~porta_re_reg        ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.080     ; 29.810     ;
; -9.822  ; riscv_wishbone:cpu|d_cache:M1|altsyncram:altsyncram_component|altsyncram_mot3:auto_generated|altsyncram_lbr2:altsyncram1|ram_block3a9~porta_we_reg  ; riscv_wishbone:cpu|i_cache:M0|altsyncram:altsyncram_component|altsyncram_cbc1:auto_generated|altsyncram_ivd2:altsyncram1|ram_block3a5~porta_re_reg        ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.064     ; 29.816     ;
; -9.740  ; riscv_wishbone:cpu|d_cache:M1|altsyncram:altsyncram_component|altsyncram_mot3:auto_generated|altsyncram_lbr2:altsyncram1|ram_block3a14~porta_we_reg ; riscv_wishbone:cpu|i_cache:M0|altsyncram:altsyncram_component|altsyncram_cbc1:auto_generated|altsyncram_ivd2:altsyncram1|ram_block3a1~porta_re_reg        ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.077     ; 29.721     ;
; -9.589  ; riscv_wishbone:cpu|d_cache:M1|altsyncram:altsyncram_component|altsyncram_mot3:auto_generated|altsyncram_lbr2:altsyncram1|ram_block3a12~porta_we_reg ; riscv_wishbone:cpu|i_cache:M0|altsyncram:altsyncram_component|altsyncram_cbc1:auto_generated|altsyncram_ivd2:altsyncram1|ram_block3a6~porta_re_reg        ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.078     ; 29.569     ;
; -9.583  ; riscv_wishbone:cpu|d_cache:M1|altsyncram:altsyncram_component|altsyncram_mot3:auto_generated|altsyncram_lbr2:altsyncram1|ram_block3a12~porta_we_reg ; riscv_wishbone:cpu|i_cache:M0|altsyncram:altsyncram_component|altsyncram_cbc1:auto_generated|altsyncram_ivd2:altsyncram1|ram_block3a0~porta_re_reg        ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.081     ; 29.560     ;
; -9.579  ; riscv_wishbone:cpu|d_cache:M1|altsyncram:altsyncram_component|altsyncram_mot3:auto_generated|altsyncram_lbr2:altsyncram1|ram_block3a2~porta_we_reg  ; riscv_wishbone:cpu|i_cache:M0|altsyncram:altsyncram_component|altsyncram_cbc1:auto_generated|altsyncram_ivd2:altsyncram1|ram_block3a1~porta_re_reg        ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.063     ; 29.574     ;
; -9.569  ; riscv_wishbone:cpu|d_cache:M1|altsyncram:altsyncram_component|altsyncram_mot3:auto_generated|altsyncram_lbr2:altsyncram1|ram_block3a13~porta_we_reg ; riscv_wishbone:cpu|i_cache:M0|altsyncram:altsyncram_component|altsyncram_cbc1:auto_generated|altsyncram_ivd2:altsyncram1|ram_block3a6~porta_re_reg        ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.056     ; 29.571     ;
; -9.563  ; riscv_wishbone:cpu|d_cache:M1|altsyncram:altsyncram_component|altsyncram_mot3:auto_generated|altsyncram_lbr2:altsyncram1|ram_block3a13~porta_we_reg ; riscv_wishbone:cpu|i_cache:M0|altsyncram:altsyncram_component|altsyncram_cbc1:auto_generated|altsyncram_ivd2:altsyncram1|ram_block3a0~porta_re_reg        ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.059     ; 29.562     ;
; -9.560  ; riscv_wishbone:cpu|d_cache:M1|altsyncram:altsyncram_component|altsyncram_mot3:auto_generated|altsyncram_lbr2:altsyncram1|ram_block3a12~porta_we_reg ; riscv_wishbone:cpu|i_cache:M0|altsyncram:altsyncram_component|altsyncram_cbc1:auto_generated|altsyncram_ivd2:altsyncram1|ram_block3a17~porta_re_reg       ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.100     ; 29.518     ;
; -9.560  ; riscv_wishbone:cpu|d_cache:M1|altsyncram:altsyncram_component|altsyncram_mot3:auto_generated|altsyncram_lbr2:altsyncram1|ram_block3a12~porta_we_reg ; riscv_wishbone:cpu|i_cache:M0|altsyncram:altsyncram_component|altsyncram_cbc1:auto_generated|altsyncram_ivd2:altsyncram1|ram_block3a4~porta_re_reg        ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.077     ; 29.541     ;
; -9.553  ; riscv_wishbone:cpu|d_cache:M1|altsyncram:altsyncram_component|altsyncram_mot3:auto_generated|altsyncram_lbr2:altsyncram1|ram_block3a12~porta_we_reg ; riscv_wishbone:cpu|i_cache:M0|altsyncram:altsyncram_component|altsyncram_cbc1:auto_generated|altsyncram_ivd2:altsyncram1|ram_block3a12~porta_re_reg       ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.084     ; 29.527     ;
; -9.551  ; riscv_wishbone:cpu|d_cache:M1|altsyncram:altsyncram_component|altsyncram_mot3:auto_generated|altsyncram_lbr2:altsyncram1|ram_block3a12~porta_we_reg ; riscv_wishbone:cpu|i_cache:M0|altsyncram:altsyncram_component|altsyncram_cbc1:auto_generated|altsyncram_ivd2:altsyncram1|ram_block3a2~porta_re_reg        ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.097     ; 29.512     ;
; -9.541  ; riscv_wishbone:cpu|d_cache:M1|altsyncram:altsyncram_component|altsyncram_mot3:auto_generated|altsyncram_lbr2:altsyncram1|ram_block3a12~porta_we_reg ; riscv_wishbone:cpu|i_cache:M0|altsyncram:altsyncram_component|altsyncram_cbc1:auto_generated|altsyncram_ivd2:altsyncram1|ram_block3a5~porta_re_reg        ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.081     ; 29.518     ;
; -9.540  ; riscv_wishbone:cpu|d_cache:M1|altsyncram:altsyncram_component|altsyncram_mot3:auto_generated|altsyncram_lbr2:altsyncram1|ram_block3a13~porta_we_reg ; riscv_wishbone:cpu|i_cache:M0|altsyncram:altsyncram_component|altsyncram_cbc1:auto_generated|altsyncram_ivd2:altsyncram1|ram_block3a17~porta_re_reg       ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.078     ; 29.520     ;
; -9.540  ; riscv_wishbone:cpu|d_cache:M1|altsyncram:altsyncram_component|altsyncram_mot3:auto_generated|altsyncram_lbr2:altsyncram1|ram_block3a13~porta_we_reg ; riscv_wishbone:cpu|i_cache:M0|altsyncram:altsyncram_component|altsyncram_cbc1:auto_generated|altsyncram_ivd2:altsyncram1|ram_block3a4~porta_re_reg        ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.055     ; 29.543     ;
; -9.533  ; riscv_wishbone:cpu|d_cache:M1|altsyncram:altsyncram_component|altsyncram_mot3:auto_generated|altsyncram_lbr2:altsyncram1|ram_block3a13~porta_we_reg ; riscv_wishbone:cpu|i_cache:M0|altsyncram:altsyncram_component|altsyncram_cbc1:auto_generated|altsyncram_ivd2:altsyncram1|ram_block3a12~porta_re_reg       ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.062     ; 29.529     ;
; -9.531  ; riscv_wishbone:cpu|d_cache:M1|altsyncram:altsyncram_component|altsyncram_mot3:auto_generated|altsyncram_lbr2:altsyncram1|ram_block3a13~porta_we_reg ; riscv_wishbone:cpu|i_cache:M0|altsyncram:altsyncram_component|altsyncram_cbc1:auto_generated|altsyncram_ivd2:altsyncram1|ram_block3a2~porta_re_reg        ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.075     ; 29.514     ;
; -9.521  ; riscv_wishbone:cpu|d_cache:M1|altsyncram:altsyncram_component|altsyncram_mot3:auto_generated|altsyncram_lbr2:altsyncram1|ram_block3a13~porta_we_reg ; riscv_wishbone:cpu|i_cache:M0|altsyncram:altsyncram_component|altsyncram_cbc1:auto_generated|altsyncram_ivd2:altsyncram1|ram_block3a5~porta_re_reg        ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.059     ; 29.520     ;
; -9.480  ; riscv_wishbone:cpu|d_cache:M1|altsyncram:altsyncram_component|altsyncram_mot3:auto_generated|altsyncram_lbr2:altsyncram1|ram_block3a9~porta_we_reg  ; riscv_wishbone:cpu|i_cache:M0|altsyncram:altsyncram_component|altsyncram_cbc1:auto_generated|altsyncram_ivd2:altsyncram1|ram_block3a1~porta_re_reg        ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.066     ; 29.472     ;
; -9.452  ; riscv_wishbone:cpu|riscv_cpu_no:cpu1|riscv_fetch:riscv_fetch|instruction_reg[22]                                                                    ; riscv_wishbone:cpu|i_cache:M0|altsyncram:altsyncram_component|altsyncram_cbc1:auto_generated|altsyncram_ivd2:altsyncram1|ram_block3a6~porta_re_reg        ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.208     ; 29.302     ;
; -9.446  ; riscv_wishbone:cpu|riscv_cpu_no:cpu1|riscv_fetch:riscv_fetch|instruction_reg[22]                                                                    ; riscv_wishbone:cpu|i_cache:M0|altsyncram:altsyncram_component|altsyncram_cbc1:auto_generated|altsyncram_ivd2:altsyncram1|ram_block3a0~porta_re_reg        ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.211     ; 29.293     ;
; -9.423  ; riscv_wishbone:cpu|riscv_cpu_no:cpu1|riscv_fetch:riscv_fetch|instruction_reg[22]                                                                    ; riscv_wishbone:cpu|i_cache:M0|altsyncram:altsyncram_component|altsyncram_cbc1:auto_generated|altsyncram_ivd2:altsyncram1|ram_block3a17~porta_re_reg       ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.230     ; 29.251     ;
; -9.423  ; riscv_wishbone:cpu|riscv_cpu_no:cpu1|riscv_fetch:riscv_fetch|instruction_reg[22]                                                                    ; riscv_wishbone:cpu|i_cache:M0|altsyncram:altsyncram_component|altsyncram_cbc1:auto_generated|altsyncram_ivd2:altsyncram1|ram_block3a4~porta_re_reg        ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.207     ; 29.274     ;
; -9.416  ; riscv_wishbone:cpu|riscv_cpu_no:cpu1|riscv_fetch:riscv_fetch|instruction_reg[22]                                                                    ; riscv_wishbone:cpu|i_cache:M0|altsyncram:altsyncram_component|altsyncram_cbc1:auto_generated|altsyncram_ivd2:altsyncram1|ram_block3a12~porta_re_reg       ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.214     ; 29.260     ;
; -9.414  ; riscv_wishbone:cpu|riscv_cpu_no:cpu1|riscv_fetch:riscv_fetch|instruction_reg[22]                                                                    ; riscv_wishbone:cpu|i_cache:M0|altsyncram:altsyncram_component|altsyncram_cbc1:auto_generated|altsyncram_ivd2:altsyncram1|ram_block3a2~porta_re_reg        ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.227     ; 29.245     ;
; -9.405  ; riscv_wishbone:cpu|d_cache:M1|altsyncram:altsyncram_component|altsyncram_mot3:auto_generated|altsyncram_lbr2:altsyncram1|ram_block3a10~porta_we_reg ; riscv_wishbone:cpu|i_cache:M0|altsyncram:altsyncram_component|altsyncram_cbc1:auto_generated|altsyncram_ivd2:altsyncram1|ram_block3a6~porta_re_reg        ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.088     ; 29.375     ;
; -9.404  ; riscv_wishbone:cpu|riscv_cpu_no:cpu1|riscv_fetch:riscv_fetch|instruction_reg[22]                                                                    ; riscv_wishbone:cpu|i_cache:M0|altsyncram:altsyncram_component|altsyncram_cbc1:auto_generated|altsyncram_ivd2:altsyncram1|ram_block3a5~porta_re_reg        ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.211     ; 29.251     ;
; -9.399  ; riscv_wishbone:cpu|d_cache:M1|altsyncram:altsyncram_component|altsyncram_mot3:auto_generated|altsyncram_lbr2:altsyncram1|ram_block3a10~porta_we_reg ; riscv_wishbone:cpu|i_cache:M0|altsyncram:altsyncram_component|altsyncram_cbc1:auto_generated|altsyncram_ivd2:altsyncram1|ram_block3a0~porta_re_reg        ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.091     ; 29.366     ;
; -9.379  ; riscv_wishbone:cpu|d_cache:M1|altsyncram:altsyncram_component|altsyncram_mot3:auto_generated|altsyncram_lbr2:altsyncram1|ram_block3a4~porta_we_reg  ; riscv_wishbone:cpu|i_cache:M0|altsyncram:altsyncram_component|altsyncram_cbc1:auto_generated|altsyncram_ivd2:altsyncram1|ram_block3a6~porta_re_reg        ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.077     ; 29.360     ;
; -9.376  ; riscv_wishbone:cpu|d_cache:M1|altsyncram:altsyncram_component|altsyncram_mot3:auto_generated|altsyncram_lbr2:altsyncram1|ram_block3a10~porta_we_reg ; riscv_wishbone:cpu|i_cache:M0|altsyncram:altsyncram_component|altsyncram_cbc1:auto_generated|altsyncram_ivd2:altsyncram1|ram_block3a17~porta_re_reg       ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.110     ; 29.324     ;
; -9.376  ; riscv_wishbone:cpu|d_cache:M1|altsyncram:altsyncram_component|altsyncram_mot3:auto_generated|altsyncram_lbr2:altsyncram1|ram_block3a10~porta_we_reg ; riscv_wishbone:cpu|i_cache:M0|altsyncram:altsyncram_component|altsyncram_cbc1:auto_generated|altsyncram_ivd2:altsyncram1|ram_block3a4~porta_re_reg        ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.087     ; 29.347     ;
; -9.376  ; riscv_wishbone:cpu|d_cache:M1|altsyncram:altsyncram_component|altsyncram_mot3:auto_generated|altsyncram_lbr2:altsyncram1|ram_block3a5~porta_we_reg  ; riscv_wishbone:cpu|i_cache:M0|altsyncram:altsyncram_component|altsyncram_cbc1:auto_generated|altsyncram_ivd2:altsyncram1|ram_block3a6~porta_re_reg        ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.062     ; 29.372     ;
; -9.373  ; riscv_wishbone:cpu|d_cache:M1|altsyncram:altsyncram_component|altsyncram_mot3:auto_generated|altsyncram_lbr2:altsyncram1|ram_block3a4~porta_we_reg  ; riscv_wishbone:cpu|i_cache:M0|altsyncram:altsyncram_component|altsyncram_cbc1:auto_generated|altsyncram_ivd2:altsyncram1|ram_block3a0~porta_re_reg        ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.080     ; 29.351     ;
; -9.370  ; riscv_wishbone:cpu|d_cache:M1|altsyncram:altsyncram_component|altsyncram_mot3:auto_generated|altsyncram_lbr2:altsyncram1|ram_block3a5~porta_we_reg  ; riscv_wishbone:cpu|i_cache:M0|altsyncram:altsyncram_component|altsyncram_cbc1:auto_generated|altsyncram_ivd2:altsyncram1|ram_block3a0~porta_re_reg        ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.065     ; 29.363     ;
; -9.369  ; riscv_wishbone:cpu|d_cache:M1|altsyncram:altsyncram_component|altsyncram_mot3:auto_generated|altsyncram_lbr2:altsyncram1|ram_block3a10~porta_we_reg ; riscv_wishbone:cpu|i_cache:M0|altsyncram:altsyncram_component|altsyncram_cbc1:auto_generated|altsyncram_ivd2:altsyncram1|ram_block3a12~porta_re_reg       ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.094     ; 29.333     ;
; -9.367  ; riscv_wishbone:cpu|d_cache:M1|altsyncram:altsyncram_component|altsyncram_mot3:auto_generated|altsyncram_lbr2:altsyncram1|ram_block3a10~porta_we_reg ; riscv_wishbone:cpu|i_cache:M0|altsyncram:altsyncram_component|altsyncram_cbc1:auto_generated|altsyncram_ivd2:altsyncram1|ram_block3a2~porta_re_reg        ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.107     ; 29.318     ;
; -9.357  ; riscv_wishbone:cpu|d_cache:M1|altsyncram:altsyncram_component|altsyncram_mot3:auto_generated|altsyncram_lbr2:altsyncram1|ram_block3a10~porta_we_reg ; riscv_wishbone:cpu|i_cache:M0|altsyncram:altsyncram_component|altsyncram_cbc1:auto_generated|altsyncram_ivd2:altsyncram1|ram_block3a5~porta_re_reg        ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.091     ; 29.324     ;
; -9.353  ; riscv_wishbone:cpu|riscv_cpu_no:cpu1|riscv_fetch:riscv_fetch|instruction_reg[21]                                                                    ; riscv_wishbone:cpu|i_cache:M0|altsyncram:altsyncram_component|altsyncram_cbc1:auto_generated|altsyncram_ivd2:altsyncram1|ram_block3a6~porta_re_reg        ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.208     ; 29.203     ;
; -9.350  ; riscv_wishbone:cpu|d_cache:M1|altsyncram:altsyncram_component|altsyncram_mot3:auto_generated|altsyncram_lbr2:altsyncram1|ram_block3a4~porta_we_reg  ; riscv_wishbone:cpu|i_cache:M0|altsyncram:altsyncram_component|altsyncram_cbc1:auto_generated|altsyncram_ivd2:altsyncram1|ram_block3a17~porta_re_reg       ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.099     ; 29.309     ;
; -9.350  ; riscv_wishbone:cpu|d_cache:M1|altsyncram:altsyncram_component|altsyncram_mot3:auto_generated|altsyncram_lbr2:altsyncram1|ram_block3a4~porta_we_reg  ; riscv_wishbone:cpu|i_cache:M0|altsyncram:altsyncram_component|altsyncram_cbc1:auto_generated|altsyncram_ivd2:altsyncram1|ram_block3a4~porta_re_reg        ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.076     ; 29.332     ;
; -9.347  ; riscv_wishbone:cpu|d_cache:M1|altsyncram:altsyncram_component|altsyncram_mot3:auto_generated|altsyncram_lbr2:altsyncram1|ram_block3a5~porta_we_reg  ; riscv_wishbone:cpu|i_cache:M0|altsyncram:altsyncram_component|altsyncram_cbc1:auto_generated|altsyncram_ivd2:altsyncram1|ram_block3a17~porta_re_reg       ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.084     ; 29.321     ;
; -9.347  ; riscv_wishbone:cpu|d_cache:M1|altsyncram:altsyncram_component|altsyncram_mot3:auto_generated|altsyncram_lbr2:altsyncram1|ram_block3a5~porta_we_reg  ; riscv_wishbone:cpu|i_cache:M0|altsyncram:altsyncram_component|altsyncram_cbc1:auto_generated|altsyncram_ivd2:altsyncram1|ram_block3a4~porta_re_reg        ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.061     ; 29.344     ;
; -9.347  ; riscv_wishbone:cpu|riscv_cpu_no:cpu1|riscv_fetch:riscv_fetch|instruction_reg[21]                                                                    ; riscv_wishbone:cpu|i_cache:M0|altsyncram:altsyncram_component|altsyncram_cbc1:auto_generated|altsyncram_ivd2:altsyncram1|ram_block3a0~porta_re_reg        ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.211     ; 29.194     ;
; -9.343  ; riscv_wishbone:cpu|d_cache:M1|altsyncram:altsyncram_component|altsyncram_mot3:auto_generated|altsyncram_lbr2:altsyncram1|ram_block3a4~porta_we_reg  ; riscv_wishbone:cpu|i_cache:M0|altsyncram:altsyncram_component|altsyncram_cbc1:auto_generated|altsyncram_ivd2:altsyncram1|ram_block3a12~porta_re_reg       ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.083     ; 29.318     ;
; -9.341  ; riscv_wishbone:cpu|d_cache:M1|altsyncram:altsyncram_component|altsyncram_mot3:auto_generated|altsyncram_lbr2:altsyncram1|ram_block3a4~porta_we_reg  ; riscv_wishbone:cpu|i_cache:M0|altsyncram:altsyncram_component|altsyncram_cbc1:auto_generated|altsyncram_ivd2:altsyncram1|ram_block3a2~porta_re_reg        ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.096     ; 29.303     ;
; -9.340  ; riscv_wishbone:cpu|d_cache:M1|altsyncram:altsyncram_component|altsyncram_mot3:auto_generated|altsyncram_lbr2:altsyncram1|ram_block3a5~porta_we_reg  ; riscv_wishbone:cpu|i_cache:M0|altsyncram:altsyncram_component|altsyncram_cbc1:auto_generated|altsyncram_ivd2:altsyncram1|ram_block3a12~porta_re_reg       ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.068     ; 29.330     ;
; -9.338  ; riscv_wishbone:cpu|d_cache:M1|altsyncram:altsyncram_component|altsyncram_mot3:auto_generated|altsyncram_lbr2:altsyncram1|ram_block3a5~porta_we_reg  ; riscv_wishbone:cpu|i_cache:M0|altsyncram:altsyncram_component|altsyncram_cbc1:auto_generated|altsyncram_ivd2:altsyncram1|ram_block3a2~porta_re_reg        ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.081     ; 29.315     ;
; -9.331  ; riscv_wishbone:cpu|d_cache:M1|altsyncram:altsyncram_component|altsyncram_mot3:auto_generated|altsyncram_lbr2:altsyncram1|ram_block3a4~porta_we_reg  ; riscv_wishbone:cpu|i_cache:M0|altsyncram:altsyncram_component|altsyncram_cbc1:auto_generated|altsyncram_ivd2:altsyncram1|ram_block3a5~porta_re_reg        ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.080     ; 29.309     ;
; -9.328  ; riscv_wishbone:cpu|d_cache:M1|altsyncram:altsyncram_component|altsyncram_mot3:auto_generated|altsyncram_lbr2:altsyncram1|ram_block3a5~porta_we_reg  ; riscv_wishbone:cpu|i_cache:M0|altsyncram:altsyncram_component|altsyncram_cbc1:auto_generated|altsyncram_ivd2:altsyncram1|ram_block3a5~porta_re_reg        ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.065     ; 29.321     ;
; -9.324  ; riscv_wishbone:cpu|riscv_cpu_no:cpu1|riscv_fetch:riscv_fetch|instruction_reg[21]                                                                    ; riscv_wishbone:cpu|i_cache:M0|altsyncram:altsyncram_component|altsyncram_cbc1:auto_generated|altsyncram_ivd2:altsyncram1|ram_block3a17~porta_re_reg       ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.230     ; 29.152     ;
; -9.324  ; riscv_wishbone:cpu|riscv_cpu_no:cpu1|riscv_fetch:riscv_fetch|instruction_reg[21]                                                                    ; riscv_wishbone:cpu|i_cache:M0|altsyncram:altsyncram_component|altsyncram_cbc1:auto_generated|altsyncram_ivd2:altsyncram1|ram_block3a4~porta_re_reg        ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.207     ; 29.175     ;
; -9.317  ; riscv_wishbone:cpu|riscv_cpu_no:cpu1|riscv_fetch:riscv_fetch|instruction_reg[21]                                                                    ; riscv_wishbone:cpu|i_cache:M0|altsyncram:altsyncram_component|altsyncram_cbc1:auto_generated|altsyncram_ivd2:altsyncram1|ram_block3a12~porta_re_reg       ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.214     ; 29.161     ;
; -9.315  ; riscv_wishbone:cpu|riscv_cpu_no:cpu1|riscv_fetch:riscv_fetch|instruction_reg[21]                                                                    ; riscv_wishbone:cpu|i_cache:M0|altsyncram:altsyncram_component|altsyncram_cbc1:auto_generated|altsyncram_ivd2:altsyncram1|ram_block3a2~porta_re_reg        ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.227     ; 29.146     ;
; -9.307  ; riscv_wishbone:cpu|d_cache:M1|altsyncram:altsyncram_component|altsyncram_mot3:auto_generated|altsyncram_lbr2:altsyncram1|ram_block3a1~porta_we_reg  ; riscv_wishbone:cpu|i_cache:M0|altsyncram:altsyncram_component|altsyncram_cbc1:auto_generated|altsyncram_ivd2:altsyncram1|ram_block3a6~porta_re_reg        ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.063     ; 29.302     ;
; -9.305  ; riscv_wishbone:cpu|riscv_cpu_no:cpu1|riscv_fetch:riscv_fetch|instruction_reg[21]                                                                    ; riscv_wishbone:cpu|i_cache:M0|altsyncram:altsyncram_component|altsyncram_cbc1:auto_generated|altsyncram_ivd2:altsyncram1|ram_block3a5~porta_re_reg        ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.211     ; 29.152     ;
; -9.301  ; riscv_wishbone:cpu|d_cache:M1|altsyncram:altsyncram_component|altsyncram_mot3:auto_generated|altsyncram_lbr2:altsyncram1|ram_block3a1~porta_we_reg  ; riscv_wishbone:cpu|i_cache:M0|altsyncram:altsyncram_component|altsyncram_cbc1:auto_generated|altsyncram_ivd2:altsyncram1|ram_block3a0~porta_re_reg        ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.066     ; 29.293     ;
; -9.286  ; riscv_wishbone:cpu|d_cache:M1|altsyncram:altsyncram_component|altsyncram_mot3:auto_generated|altsyncram_lbr2:altsyncram1|ram_block3a8~porta_we_reg  ; riscv_wishbone:cpu|i_cache:M0|altsyncram:altsyncram_component|altsyncram_cbc1:auto_generated|altsyncram_ivd2:altsyncram1|ram_block3a6~porta_re_reg        ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.059     ; 29.285     ;
; -9.280  ; riscv_wishbone:cpu|d_cache:M1|altsyncram:altsyncram_component|altsyncram_mot3:auto_generated|altsyncram_lbr2:altsyncram1|ram_block3a8~porta_we_reg  ; riscv_wishbone:cpu|i_cache:M0|altsyncram:altsyncram_component|altsyncram_cbc1:auto_generated|altsyncram_ivd2:altsyncram1|ram_block3a0~porta_re_reg        ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.062     ; 29.276     ;
; -9.279  ; riscv_wishbone:cpu|d_cache:M1|altsyncram:altsyncram_component|altsyncram_mot3:auto_generated|altsyncram_lbr2:altsyncram1|ram_block3a7~porta_we_reg  ; riscv_wishbone:cpu|i_cache:M0|altsyncram:altsyncram_component|altsyncram_cbc1:auto_generated|altsyncram_ivd2:altsyncram1|ram_block3a17~porta_address_reg0 ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.061     ; 29.276     ;
; -9.278  ; riscv_wishbone:cpu|d_cache:M1|altsyncram:altsyncram_component|altsyncram_mot3:auto_generated|altsyncram_lbr2:altsyncram1|ram_block3a1~porta_we_reg  ; riscv_wishbone:cpu|i_cache:M0|altsyncram:altsyncram_component|altsyncram_cbc1:auto_generated|altsyncram_ivd2:altsyncram1|ram_block3a17~porta_re_reg       ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.085     ; 29.251     ;
; -9.278  ; riscv_wishbone:cpu|d_cache:M1|altsyncram:altsyncram_component|altsyncram_mot3:auto_generated|altsyncram_lbr2:altsyncram1|ram_block3a1~porta_we_reg  ; riscv_wishbone:cpu|i_cache:M0|altsyncram:altsyncram_component|altsyncram_cbc1:auto_generated|altsyncram_ivd2:altsyncram1|ram_block3a4~porta_re_reg        ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.062     ; 29.274     ;
; -9.271  ; riscv_wishbone:cpu|d_cache:M1|altsyncram:altsyncram_component|altsyncram_mot3:auto_generated|altsyncram_lbr2:altsyncram1|ram_block3a1~porta_we_reg  ; riscv_wishbone:cpu|i_cache:M0|altsyncram:altsyncram_component|altsyncram_cbc1:auto_generated|altsyncram_ivd2:altsyncram1|ram_block3a12~porta_re_reg       ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.069     ; 29.260     ;
; -9.269  ; riscv_wishbone:cpu|d_cache:M1|altsyncram:altsyncram_component|altsyncram_mot3:auto_generated|altsyncram_lbr2:altsyncram1|ram_block3a1~porta_we_reg  ; riscv_wishbone:cpu|i_cache:M0|altsyncram:altsyncram_component|altsyncram_cbc1:auto_generated|altsyncram_ivd2:altsyncram1|ram_block3a2~porta_re_reg        ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.082     ; 29.245     ;
; -9.259  ; riscv_wishbone:cpu|d_cache:M1|altsyncram:altsyncram_component|altsyncram_mot3:auto_generated|altsyncram_lbr2:altsyncram1|ram_block3a1~porta_we_reg  ; riscv_wishbone:cpu|i_cache:M0|altsyncram:altsyncram_component|altsyncram_cbc1:auto_generated|altsyncram_ivd2:altsyncram1|ram_block3a5~porta_re_reg        ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.066     ; 29.251     ;
; -9.259  ; riscv_wishbone:cpu|riscv_cpu_no:cpu1|riscv_fetch:riscv_fetch|instruction_reg[20]                                                                    ; riscv_wishbone:cpu|i_cache:M0|altsyncram:altsyncram_component|altsyncram_cbc1:auto_generated|altsyncram_ivd2:altsyncram1|ram_block3a6~porta_re_reg        ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.255      ; 29.572     ;
+---------+-----------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------+----------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                               ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                            ; To Node                                                                                                                                     ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 45.480 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][2]                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.164      ; 4.702      ;
; 45.482 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][1]                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.164      ; 4.700      ;
; 45.748 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.165      ; 4.435      ;
; 45.946 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.165      ; 4.237      ;
; 46.476 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.184      ; 3.726      ;
; 46.490 ; riscv_wishbone:cpu|i_cache:M0|altsyncram:altsyncram_component|altsyncram_cbc1:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.158      ; 3.686      ;
; 46.547 ; riscv_wishbone:cpu|d_cache:M1|altsyncram:altsyncram_component|altsyncram_mot3:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.180      ; 3.651      ;
; 46.684 ; riscv_wishbone:cpu|d_cache:M1|altsyncram:altsyncram_component|altsyncram_mot3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[0]                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.180      ; 3.514      ;
; 46.761 ; riscv_wishbone:cpu|i_cache:M0|altsyncram:altsyncram_component|altsyncram_cbc1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[0]                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.158      ; 3.415      ;
; 46.778 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.164      ; 3.404      ;
; 47.032 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.166      ; 3.152      ;
; 47.157 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[1]                                                                                                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.166      ; 3.027      ;
; 47.226 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.165      ; 2.957      ;
; 47.270 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]                                                                                                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.166      ; 2.914      ;
; 47.337 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]                                                                                                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.166      ; 2.847      ;
; 47.363 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.166      ; 2.821      ;
; 47.422 ; riscv_wishbone:cpu|d_cache:M1|altsyncram:altsyncram_component|altsyncram_mot3:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.165      ; 2.761      ;
; 47.488 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[0]                                                                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.166      ; 2.696      ;
; 47.538 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0]                                                                                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.169      ; 2.649      ;
; 47.757 ; riscv_wishbone:cpu|i_cache:M0|altsyncram:altsyncram_component|altsyncram_cbc1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.162      ; 2.423      ;
; 47.873 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]                                                                                                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.165      ; 2.310      ;
; 47.952 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]                                                                                                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.165      ; 2.231      ;
; 48.233 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[0]                                                                                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.165      ; 1.950      ;
; 48.537 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.165      ; 1.646      ;
; 92.512 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                       ; riscv_wishbone:cpu|i_cache:M0|altsyncram:altsyncram_component|altsyncram_cbc1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[22] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 7.433      ;
; 92.512 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                       ; riscv_wishbone:cpu|i_cache:M0|altsyncram:altsyncram_component|altsyncram_cbc1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[23] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 7.433      ;
; 92.512 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                       ; riscv_wishbone:cpu|i_cache:M0|altsyncram:altsyncram_component|altsyncram_cbc1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[25] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 7.433      ;
; 92.512 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                       ; riscv_wishbone:cpu|i_cache:M0|altsyncram:altsyncram_component|altsyncram_cbc1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[26] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 7.433      ;
; 92.512 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                       ; riscv_wishbone:cpu|i_cache:M0|altsyncram:altsyncram_component|altsyncram_cbc1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[27] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 7.433      ;
; 92.512 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                       ; riscv_wishbone:cpu|i_cache:M0|altsyncram:altsyncram_component|altsyncram_cbc1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[28] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 7.433      ;
; 92.512 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                       ; riscv_wishbone:cpu|i_cache:M0|altsyncram:altsyncram_component|altsyncram_cbc1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[29] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 7.433      ;
; 92.512 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                       ; riscv_wishbone:cpu|i_cache:M0|altsyncram:altsyncram_component|altsyncram_cbc1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[30] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 7.433      ;
; 92.512 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                       ; riscv_wishbone:cpu|i_cache:M0|altsyncram:altsyncram_component|altsyncram_cbc1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[17] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 7.433      ;
; 92.512 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                       ; riscv_wishbone:cpu|i_cache:M0|altsyncram:altsyncram_component|altsyncram_cbc1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[18] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 7.433      ;
; 92.512 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                       ; riscv_wishbone:cpu|i_cache:M0|altsyncram:altsyncram_component|altsyncram_cbc1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[19] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 7.433      ;
; 92.512 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                       ; riscv_wishbone:cpu|i_cache:M0|altsyncram:altsyncram_component|altsyncram_cbc1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[20] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 7.433      ;
; 92.512 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                       ; riscv_wishbone:cpu|i_cache:M0|altsyncram:altsyncram_component|altsyncram_cbc1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[21] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 7.433      ;
; 92.512 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                       ; riscv_wishbone:cpu|i_cache:M0|altsyncram:altsyncram_component|altsyncram_cbc1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[2]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 7.433      ;
; 92.512 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                       ; riscv_wishbone:cpu|i_cache:M0|altsyncram:altsyncram_component|altsyncram_cbc1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[1]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 7.433      ;
; 92.512 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                       ; riscv_wishbone:cpu|i_cache:M0|altsyncram:altsyncram_component|altsyncram_cbc1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[24] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 7.433      ;
; 92.585 ; riscv_wishbone:cpu|i_cache:M0|altsyncram:altsyncram_component|altsyncram_cbc1:auto_generated|altsyncram_ivd2:altsyncram1|ram_block3a0~portb_we_reg                                   ; riscv_wishbone:cpu|i_cache:M0|altsyncram:altsyncram_component|altsyncram_cbc1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[0]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.410     ; 7.023      ;
; 92.964 ; riscv_wishbone:cpu|i_cache:M0|altsyncram:altsyncram_component|altsyncram_cbc1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]                                ; riscv_wishbone:cpu|i_cache:M0|altsyncram:altsyncram_component|altsyncram_cbc1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[22] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.094     ; 6.960      ;
; 92.964 ; riscv_wishbone:cpu|i_cache:M0|altsyncram:altsyncram_component|altsyncram_cbc1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]                                ; riscv_wishbone:cpu|i_cache:M0|altsyncram:altsyncram_component|altsyncram_cbc1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[23] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.094     ; 6.960      ;
; 92.964 ; riscv_wishbone:cpu|i_cache:M0|altsyncram:altsyncram_component|altsyncram_cbc1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]                                ; riscv_wishbone:cpu|i_cache:M0|altsyncram:altsyncram_component|altsyncram_cbc1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[25] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.094     ; 6.960      ;
; 92.964 ; riscv_wishbone:cpu|i_cache:M0|altsyncram:altsyncram_component|altsyncram_cbc1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]                                ; riscv_wishbone:cpu|i_cache:M0|altsyncram:altsyncram_component|altsyncram_cbc1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[26] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.094     ; 6.960      ;
; 92.964 ; riscv_wishbone:cpu|i_cache:M0|altsyncram:altsyncram_component|altsyncram_cbc1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]                                ; riscv_wishbone:cpu|i_cache:M0|altsyncram:altsyncram_component|altsyncram_cbc1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[27] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.094     ; 6.960      ;
; 92.964 ; riscv_wishbone:cpu|i_cache:M0|altsyncram:altsyncram_component|altsyncram_cbc1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]                                ; riscv_wishbone:cpu|i_cache:M0|altsyncram:altsyncram_component|altsyncram_cbc1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[28] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.094     ; 6.960      ;
; 92.964 ; riscv_wishbone:cpu|i_cache:M0|altsyncram:altsyncram_component|altsyncram_cbc1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]                                ; riscv_wishbone:cpu|i_cache:M0|altsyncram:altsyncram_component|altsyncram_cbc1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[29] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.094     ; 6.960      ;
; 92.964 ; riscv_wishbone:cpu|i_cache:M0|altsyncram:altsyncram_component|altsyncram_cbc1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]                                ; riscv_wishbone:cpu|i_cache:M0|altsyncram:altsyncram_component|altsyncram_cbc1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[30] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.094     ; 6.960      ;
; 92.964 ; riscv_wishbone:cpu|i_cache:M0|altsyncram:altsyncram_component|altsyncram_cbc1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]                                ; riscv_wishbone:cpu|i_cache:M0|altsyncram:altsyncram_component|altsyncram_cbc1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[17] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.094     ; 6.960      ;
; 92.964 ; riscv_wishbone:cpu|i_cache:M0|altsyncram:altsyncram_component|altsyncram_cbc1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]                                ; riscv_wishbone:cpu|i_cache:M0|altsyncram:altsyncram_component|altsyncram_cbc1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[18] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.094     ; 6.960      ;
; 92.964 ; riscv_wishbone:cpu|i_cache:M0|altsyncram:altsyncram_component|altsyncram_cbc1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]                                ; riscv_wishbone:cpu|i_cache:M0|altsyncram:altsyncram_component|altsyncram_cbc1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[19] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.094     ; 6.960      ;
; 92.964 ; riscv_wishbone:cpu|i_cache:M0|altsyncram:altsyncram_component|altsyncram_cbc1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]                                ; riscv_wishbone:cpu|i_cache:M0|altsyncram:altsyncram_component|altsyncram_cbc1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[20] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.094     ; 6.960      ;
; 92.964 ; riscv_wishbone:cpu|i_cache:M0|altsyncram:altsyncram_component|altsyncram_cbc1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]                                ; riscv_wishbone:cpu|i_cache:M0|altsyncram:altsyncram_component|altsyncram_cbc1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[21] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.094     ; 6.960      ;
; 92.964 ; riscv_wishbone:cpu|i_cache:M0|altsyncram:altsyncram_component|altsyncram_cbc1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]                                ; riscv_wishbone:cpu|i_cache:M0|altsyncram:altsyncram_component|altsyncram_cbc1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[2]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.094     ; 6.960      ;
; 92.964 ; riscv_wishbone:cpu|i_cache:M0|altsyncram:altsyncram_component|altsyncram_cbc1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]                                ; riscv_wishbone:cpu|i_cache:M0|altsyncram:altsyncram_component|altsyncram_cbc1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[1]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.094     ; 6.960      ;
; 92.964 ; riscv_wishbone:cpu|i_cache:M0|altsyncram:altsyncram_component|altsyncram_cbc1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]                                ; riscv_wishbone:cpu|i_cache:M0|altsyncram:altsyncram_component|altsyncram_cbc1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[24] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.094     ; 6.960      ;
; 92.969 ; riscv_wishbone:cpu|i_cache:M0|altsyncram:altsyncram_component|altsyncram_cbc1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[4]                                ; riscv_wishbone:cpu|i_cache:M0|altsyncram:altsyncram_component|altsyncram_cbc1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[22] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.094     ; 6.955      ;
; 92.969 ; riscv_wishbone:cpu|i_cache:M0|altsyncram:altsyncram_component|altsyncram_cbc1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[4]                                ; riscv_wishbone:cpu|i_cache:M0|altsyncram:altsyncram_component|altsyncram_cbc1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[23] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.094     ; 6.955      ;
; 92.969 ; riscv_wishbone:cpu|i_cache:M0|altsyncram:altsyncram_component|altsyncram_cbc1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[4]                                ; riscv_wishbone:cpu|i_cache:M0|altsyncram:altsyncram_component|altsyncram_cbc1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[25] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.094     ; 6.955      ;
; 92.969 ; riscv_wishbone:cpu|i_cache:M0|altsyncram:altsyncram_component|altsyncram_cbc1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[4]                                ; riscv_wishbone:cpu|i_cache:M0|altsyncram:altsyncram_component|altsyncram_cbc1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[26] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.094     ; 6.955      ;
; 92.969 ; riscv_wishbone:cpu|i_cache:M0|altsyncram:altsyncram_component|altsyncram_cbc1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[4]                                ; riscv_wishbone:cpu|i_cache:M0|altsyncram:altsyncram_component|altsyncram_cbc1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[27] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.094     ; 6.955      ;
; 92.969 ; riscv_wishbone:cpu|i_cache:M0|altsyncram:altsyncram_component|altsyncram_cbc1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[4]                                ; riscv_wishbone:cpu|i_cache:M0|altsyncram:altsyncram_component|altsyncram_cbc1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[28] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.094     ; 6.955      ;
; 92.969 ; riscv_wishbone:cpu|i_cache:M0|altsyncram:altsyncram_component|altsyncram_cbc1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[4]                                ; riscv_wishbone:cpu|i_cache:M0|altsyncram:altsyncram_component|altsyncram_cbc1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[29] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.094     ; 6.955      ;
; 92.969 ; riscv_wishbone:cpu|i_cache:M0|altsyncram:altsyncram_component|altsyncram_cbc1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[4]                                ; riscv_wishbone:cpu|i_cache:M0|altsyncram:altsyncram_component|altsyncram_cbc1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[30] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.094     ; 6.955      ;
; 92.969 ; riscv_wishbone:cpu|i_cache:M0|altsyncram:altsyncram_component|altsyncram_cbc1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[4]                                ; riscv_wishbone:cpu|i_cache:M0|altsyncram:altsyncram_component|altsyncram_cbc1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[17] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.094     ; 6.955      ;
; 92.969 ; riscv_wishbone:cpu|i_cache:M0|altsyncram:altsyncram_component|altsyncram_cbc1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[4]                                ; riscv_wishbone:cpu|i_cache:M0|altsyncram:altsyncram_component|altsyncram_cbc1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[18] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.094     ; 6.955      ;
; 92.969 ; riscv_wishbone:cpu|i_cache:M0|altsyncram:altsyncram_component|altsyncram_cbc1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[4]                                ; riscv_wishbone:cpu|i_cache:M0|altsyncram:altsyncram_component|altsyncram_cbc1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[19] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.094     ; 6.955      ;
; 92.969 ; riscv_wishbone:cpu|i_cache:M0|altsyncram:altsyncram_component|altsyncram_cbc1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[4]                                ; riscv_wishbone:cpu|i_cache:M0|altsyncram:altsyncram_component|altsyncram_cbc1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[20] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.094     ; 6.955      ;
; 92.969 ; riscv_wishbone:cpu|i_cache:M0|altsyncram:altsyncram_component|altsyncram_cbc1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[4]                                ; riscv_wishbone:cpu|i_cache:M0|altsyncram:altsyncram_component|altsyncram_cbc1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[21] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.094     ; 6.955      ;
; 92.969 ; riscv_wishbone:cpu|i_cache:M0|altsyncram:altsyncram_component|altsyncram_cbc1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[4]                                ; riscv_wishbone:cpu|i_cache:M0|altsyncram:altsyncram_component|altsyncram_cbc1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[2]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.094     ; 6.955      ;
; 92.969 ; riscv_wishbone:cpu|i_cache:M0|altsyncram:altsyncram_component|altsyncram_cbc1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[4]                                ; riscv_wishbone:cpu|i_cache:M0|altsyncram:altsyncram_component|altsyncram_cbc1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[1]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.094     ; 6.955      ;
; 92.969 ; riscv_wishbone:cpu|i_cache:M0|altsyncram:altsyncram_component|altsyncram_cbc1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[4]                                ; riscv_wishbone:cpu|i_cache:M0|altsyncram:altsyncram_component|altsyncram_cbc1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[24] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.094     ; 6.955      ;
; 93.049 ; riscv_wishbone:cpu|i_cache:M0|altsyncram:altsyncram_component|altsyncram_cbc1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[5]                                ; riscv_wishbone:cpu|i_cache:M0|altsyncram:altsyncram_component|altsyncram_cbc1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[22] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.094     ; 6.875      ;
; 93.049 ; riscv_wishbone:cpu|i_cache:M0|altsyncram:altsyncram_component|altsyncram_cbc1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[5]                                ; riscv_wishbone:cpu|i_cache:M0|altsyncram:altsyncram_component|altsyncram_cbc1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[23] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.094     ; 6.875      ;
; 93.049 ; riscv_wishbone:cpu|i_cache:M0|altsyncram:altsyncram_component|altsyncram_cbc1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[5]                                ; riscv_wishbone:cpu|i_cache:M0|altsyncram:altsyncram_component|altsyncram_cbc1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[25] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.094     ; 6.875      ;
; 93.049 ; riscv_wishbone:cpu|i_cache:M0|altsyncram:altsyncram_component|altsyncram_cbc1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[5]                                ; riscv_wishbone:cpu|i_cache:M0|altsyncram:altsyncram_component|altsyncram_cbc1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[26] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.094     ; 6.875      ;
; 93.049 ; riscv_wishbone:cpu|i_cache:M0|altsyncram:altsyncram_component|altsyncram_cbc1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[5]                                ; riscv_wishbone:cpu|i_cache:M0|altsyncram:altsyncram_component|altsyncram_cbc1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[27] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.094     ; 6.875      ;
; 93.049 ; riscv_wishbone:cpu|i_cache:M0|altsyncram:altsyncram_component|altsyncram_cbc1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[5]                                ; riscv_wishbone:cpu|i_cache:M0|altsyncram:altsyncram_component|altsyncram_cbc1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[28] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.094     ; 6.875      ;
; 93.049 ; riscv_wishbone:cpu|i_cache:M0|altsyncram:altsyncram_component|altsyncram_cbc1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[5]                                ; riscv_wishbone:cpu|i_cache:M0|altsyncram:altsyncram_component|altsyncram_cbc1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[29] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.094     ; 6.875      ;
; 93.049 ; riscv_wishbone:cpu|i_cache:M0|altsyncram:altsyncram_component|altsyncram_cbc1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[5]                                ; riscv_wishbone:cpu|i_cache:M0|altsyncram:altsyncram_component|altsyncram_cbc1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[30] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.094     ; 6.875      ;
; 93.049 ; riscv_wishbone:cpu|i_cache:M0|altsyncram:altsyncram_component|altsyncram_cbc1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[5]                                ; riscv_wishbone:cpu|i_cache:M0|altsyncram:altsyncram_component|altsyncram_cbc1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[17] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.094     ; 6.875      ;
; 93.049 ; riscv_wishbone:cpu|i_cache:M0|altsyncram:altsyncram_component|altsyncram_cbc1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[5]                                ; riscv_wishbone:cpu|i_cache:M0|altsyncram:altsyncram_component|altsyncram_cbc1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[18] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.094     ; 6.875      ;
; 93.049 ; riscv_wishbone:cpu|i_cache:M0|altsyncram:altsyncram_component|altsyncram_cbc1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[5]                                ; riscv_wishbone:cpu|i_cache:M0|altsyncram:altsyncram_component|altsyncram_cbc1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[19] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.094     ; 6.875      ;
; 93.049 ; riscv_wishbone:cpu|i_cache:M0|altsyncram:altsyncram_component|altsyncram_cbc1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[5]                                ; riscv_wishbone:cpu|i_cache:M0|altsyncram:altsyncram_component|altsyncram_cbc1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[20] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.094     ; 6.875      ;
; 93.049 ; riscv_wishbone:cpu|i_cache:M0|altsyncram:altsyncram_component|altsyncram_cbc1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[5]                                ; riscv_wishbone:cpu|i_cache:M0|altsyncram:altsyncram_component|altsyncram_cbc1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[21] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.094     ; 6.875      ;
; 93.049 ; riscv_wishbone:cpu|i_cache:M0|altsyncram:altsyncram_component|altsyncram_cbc1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[5]                                ; riscv_wishbone:cpu|i_cache:M0|altsyncram:altsyncram_component|altsyncram_cbc1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[2]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.094     ; 6.875      ;
; 93.049 ; riscv_wishbone:cpu|i_cache:M0|altsyncram:altsyncram_component|altsyncram_cbc1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[5]                                ; riscv_wishbone:cpu|i_cache:M0|altsyncram:altsyncram_component|altsyncram_cbc1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[1]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.094     ; 6.875      ;
; 93.049 ; riscv_wishbone:cpu|i_cache:M0|altsyncram:altsyncram_component|altsyncram_cbc1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[5]                                ; riscv_wishbone:cpu|i_cache:M0|altsyncram:altsyncram_component|altsyncram_cbc1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[24] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.094     ; 6.875      ;
; 93.233 ; riscv_wishbone:cpu|i_cache:M0|altsyncram:altsyncram_component|altsyncram_cbc1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]                                ; riscv_wishbone:cpu|i_cache:M0|altsyncram:altsyncram_component|altsyncram_cbc1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[22] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.094     ; 6.691      ;
; 93.233 ; riscv_wishbone:cpu|i_cache:M0|altsyncram:altsyncram_component|altsyncram_cbc1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]                                ; riscv_wishbone:cpu|i_cache:M0|altsyncram:altsyncram_component|altsyncram_cbc1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[23] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.094     ; 6.691      ;
; 93.233 ; riscv_wishbone:cpu|i_cache:M0|altsyncram:altsyncram_component|altsyncram_cbc1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]                                ; riscv_wishbone:cpu|i_cache:M0|altsyncram:altsyncram_component|altsyncram_cbc1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[25] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.094     ; 6.691      ;
; 93.233 ; riscv_wishbone:cpu|i_cache:M0|altsyncram:altsyncram_component|altsyncram_cbc1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]                                ; riscv_wishbone:cpu|i_cache:M0|altsyncram:altsyncram_component|altsyncram_cbc1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[26] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.094     ; 6.691      ;
; 93.233 ; riscv_wishbone:cpu|i_cache:M0|altsyncram:altsyncram_component|altsyncram_cbc1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]                                ; riscv_wishbone:cpu|i_cache:M0|altsyncram:altsyncram_component|altsyncram_cbc1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[27] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.094     ; 6.691      ;
; 93.233 ; riscv_wishbone:cpu|i_cache:M0|altsyncram:altsyncram_component|altsyncram_cbc1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]                                ; riscv_wishbone:cpu|i_cache:M0|altsyncram:altsyncram_component|altsyncram_cbc1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[28] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.094     ; 6.691      ;
; 93.233 ; riscv_wishbone:cpu|i_cache:M0|altsyncram:altsyncram_component|altsyncram_cbc1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]                                ; riscv_wishbone:cpu|i_cache:M0|altsyncram:altsyncram_component|altsyncram_cbc1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[29] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.094     ; 6.691      ;
; 93.233 ; riscv_wishbone:cpu|i_cache:M0|altsyncram:altsyncram_component|altsyncram_cbc1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]                                ; riscv_wishbone:cpu|i_cache:M0|altsyncram:altsyncram_component|altsyncram_cbc1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[30] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.094     ; 6.691      ;
; 93.233 ; riscv_wishbone:cpu|i_cache:M0|altsyncram:altsyncram_component|altsyncram_cbc1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]                                ; riscv_wishbone:cpu|i_cache:M0|altsyncram:altsyncram_component|altsyncram_cbc1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[17] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.094     ; 6.691      ;
; 93.233 ; riscv_wishbone:cpu|i_cache:M0|altsyncram:altsyncram_component|altsyncram_cbc1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]                                ; riscv_wishbone:cpu|i_cache:M0|altsyncram:altsyncram_component|altsyncram_cbc1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[18] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.094     ; 6.691      ;
; 93.233 ; riscv_wishbone:cpu|i_cache:M0|altsyncram:altsyncram_component|altsyncram_cbc1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]                                ; riscv_wishbone:cpu|i_cache:M0|altsyncram:altsyncram_component|altsyncram_cbc1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[19] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.094     ; 6.691      ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'pll_50|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                 ;
+-------+-------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------+----------------------------------------------------+----------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                 ; To Node                                                                                   ; Launch Clock                                       ; Latch Clock                                        ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------+----------------------------------------------------+----------------------------------------------------+--------------+------------+------------+
; 0.389 ; riscv_wishbone:cpu|riscv_cpu_no:cpu1|load_mem_r                                           ; riscv_wishbone:cpu|riscv_cpu_no:cpu1|load_mem_r                                           ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.099      ; 0.674      ;
; 0.402 ; riscv_wishbone:cpu|wshbn_master:wbus|state.idle                                           ; riscv_wishbone:cpu|wshbn_master:wbus|state.idle                                           ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; riscv_wishbone:cpu|riscv_cpu_no:cpu1|riscv_alu:riscv_alu|riscv_div:riscv_div|div_by_zero  ; riscv_wishbone:cpu|riscv_cpu_no:cpu1|riscv_alu:riscv_alu|riscv_div:riscv_div|div_by_zero  ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; riscv_wishbone:cpu|mem_ctrl:mem_controller|wshbn_data_r[0]                                ; riscv_wishbone:cpu|mem_ctrl:mem_controller|wshbn_data_r[0]                                ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; riscv_wishbone:cpu|wshbn_master:wbus|slave_data_r[0]                                      ; riscv_wishbone:cpu|wshbn_master:wbus|slave_data_r[0]                                      ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; riscv_wishbone:cpu|wshbn_master:wbus|state.rd1                                            ; riscv_wishbone:cpu|wshbn_master:wbus|state.rd1                                            ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; riscv_wishbone:cpu|riscv_cpu_no:cpu1|riscv_alu:riscv_alu|riscv_div:riscv_div|state[1]     ; riscv_wishbone:cpu|riscv_cpu_no:cpu1|riscv_alu:riscv_alu|riscv_div:riscv_div|state[1]     ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; riscv_wishbone:cpu|wshbn_master:wbus|state.c1                                             ; riscv_wishbone:cpu|wshbn_master:wbus|state.c1                                             ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; button_debouncer:debouncer|data_out                                                       ; button_debouncer:debouncer|data_out                                                       ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; button_debouncer:debouncer|counter[0]                                                     ; button_debouncer:debouncer|counter[0]                                                     ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.403 ; riscv_wishbone:cpu|wshbn_timer:SLV1|mtime0[0]                                             ; riscv_wishbone:cpu|wshbn_timer:SLV1|mtime0[0]                                             ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; riscv_wishbone:cpu|wshbn_timer:SLV1|tmr_ctrl[0]                                           ; riscv_wishbone:cpu|wshbn_timer:SLV1|tmr_ctrl[0]                                           ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; riscv_wishbone:cpu|riscv_cpu_no:cpu1|riscv_alu:riscv_alu|riscv_div:riscv_div|div_count[5] ; riscv_wishbone:cpu|riscv_cpu_no:cpu1|riscv_alu:riscv_alu|riscv_div:riscv_div|div_count[5] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; riscv_wishbone:cpu|riscv_cpu_no:cpu1|riscv_alu:riscv_alu|riscv_div:riscv_div|div_count[4] ; riscv_wishbone:cpu|riscv_cpu_no:cpu1|riscv_alu:riscv_alu|riscv_div:riscv_div|div_count[4] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; riscv_wishbone:cpu|riscv_cpu_no:cpu1|riscv_alu:riscv_alu|riscv_div:riscv_div|div_count[3] ; riscv_wishbone:cpu|riscv_cpu_no:cpu1|riscv_alu:riscv_alu|riscv_div:riscv_div|div_count[3] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; riscv_wishbone:cpu|riscv_cpu_no:cpu1|riscv_alu:riscv_alu|riscv_div:riscv_div|div_count[2] ; riscv_wishbone:cpu|riscv_cpu_no:cpu1|riscv_alu:riscv_alu|riscv_div:riscv_div|div_count[2] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; riscv_wishbone:cpu|riscv_cpu_no:cpu1|riscv_alu:riscv_alu|riscv_div:riscv_div|div_count[1] ; riscv_wishbone:cpu|riscv_cpu_no:cpu1|riscv_alu:riscv_alu|riscv_div:riscv_div|div_count[1] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; riscv_wishbone:cpu|riscv_cpu_no:cpu1|riscv_alu:riscv_alu|riscv_div:riscv_div|div_count[0] ; riscv_wishbone:cpu|riscv_cpu_no:cpu1|riscv_alu:riscv_alu|riscv_div:riscv_div|div_count[0] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.407 ; riscv_wishbone:cpu|wshbn_pio:SLV0|r_ack_o                                                 ; riscv_wishbone:cpu|wshbn_pio:SLV0|r_ack_o                                                 ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.674      ;
; 0.429 ; button_debouncer:debouncer|data_in_1                                                      ; button_debouncer:debouncer|data_in_2                                                      ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.696      ;
; 0.429 ; button_debouncer:debouncer|data_in_0                                                      ; button_debouncer:debouncer|data_in_1                                                      ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.696      ;
; 0.430 ; riscv_wishbone:cpu|wshbn_master:wbus|slave_data_r[0]                                      ; riscv_wishbone:cpu|mem_ctrl:mem_controller|wshbn_data_r[0]                                ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.697      ;
; 0.437 ; riscv_wishbone:cpu|riscv_cpu_no:cpu1|riscv_fetch:riscv_fetch|program_counter[6]           ; riscv_wishbone:cpu|riscv_cpu_no:cpu1|riscv_fetch:riscv_fetch|npc[6]                       ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.101      ; 0.724      ;
; 0.440 ; riscv_wishbone:cpu|wshbn_timer:SLV1|tmr_ctrl[0]                                           ; riscv_wishbone:cpu|wshbn_timer:SLV1|mtime0[0]                                             ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.706      ;
; 0.441 ; riscv_wishbone:cpu|wshbn_master:wbus|state.rd2                                            ; riscv_wishbone:cpu|wshbn_master:wbus|state.idle                                           ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.708      ;
; 0.446 ; riscv_wishbone:cpu|riscv_cpu_no:cpu1|riscv_alu:riscv_alu|riscv_div:riscv_div|state[3]     ; riscv_wishbone:cpu|riscv_cpu_no:cpu1|riscv_alu:riscv_alu|riscv_div:riscv_div|state[0]     ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.714      ;
; 0.449 ; riscv_wishbone:cpu|riscv_cpu_no:cpu1|riscv_alu:riscv_alu|riscv_div:riscv_div|div_n[10]    ; riscv_wishbone:cpu|riscv_cpu_no:cpu1|riscv_alu:riscv_alu|riscv_div:riscv_div|div_n[11]    ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.716      ;
; 0.450 ; riscv_wishbone:cpu|riscv_cpu_no:cpu1|riscv_alu:riscv_alu|riscv_div:riscv_div|div_n[21]    ; riscv_wishbone:cpu|riscv_cpu_no:cpu1|riscv_alu:riscv_alu|riscv_div:riscv_div|div_n[22]    ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.716      ;
; 0.451 ; riscv_wishbone:cpu|riscv_cpu_no:cpu1|riscv_alu:riscv_alu|riscv_div:riscv_div|div_n[2]     ; riscv_wishbone:cpu|riscv_cpu_no:cpu1|riscv_alu:riscv_alu|riscv_div:riscv_div|div_n[3]     ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.718      ;
; 0.451 ; riscv_wishbone:cpu|riscv_cpu_no:cpu1|riscv_alu:riscv_alu|riscv_div:riscv_div|div_n[16]    ; riscv_wishbone:cpu|riscv_cpu_no:cpu1|riscv_alu:riscv_alu|riscv_div:riscv_div|div_n[17]    ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.718      ;
; 0.451 ; riscv_wishbone:cpu|riscv_cpu_no:cpu1|riscv_alu:riscv_alu|riscv_div:riscv_div|div_n[19]    ; riscv_wishbone:cpu|riscv_cpu_no:cpu1|riscv_alu:riscv_alu|riscv_div:riscv_div|div_n[20]    ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.718      ;
; 0.451 ; riscv_wishbone:cpu|riscv_cpu_no:cpu1|riscv_alu:riscv_alu|riscv_div:riscv_div|div_n[26]    ; riscv_wishbone:cpu|riscv_cpu_no:cpu1|riscv_alu:riscv_alu|riscv_div:riscv_div|div_n[27]    ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.718      ;
; 0.452 ; riscv_wishbone:cpu|riscv_cpu_no:cpu1|riscv_alu:riscv_alu|riscv_div:riscv_div|div_n[5]     ; riscv_wishbone:cpu|riscv_cpu_no:cpu1|riscv_alu:riscv_alu|riscv_div:riscv_div|div_n[6]     ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.719      ;
; 0.452 ; riscv_wishbone:cpu|riscv_cpu_no:cpu1|riscv_alu:riscv_alu|riscv_div:riscv_div|div_n[9]     ; riscv_wishbone:cpu|riscv_cpu_no:cpu1|riscv_alu:riscv_alu|riscv_div:riscv_div|div_n[10]    ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.719      ;
; 0.459 ; riscv_wishbone:cpu|wshbn_master:wbus|state.c1                                             ; riscv_wishbone:cpu|wshbn_master:wbus|state.c2                                             ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.726      ;
; 0.460 ; riscv_wishbone:cpu|riscv_cpu_no:cpu1|riscv_alu:riscv_alu|riscv_div:riscv_div|div_n[22]    ; riscv_wishbone:cpu|riscv_cpu_no:cpu1|riscv_alu:riscv_alu|riscv_div:riscv_div|div_n[23]    ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.726      ;
; 0.473 ; button_debouncer:debouncer|counter[0]                                                     ; button_debouncer:debouncer|counter[8]                                                     ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.740      ;
; 0.545 ; riscv_wishbone:cpu|interrupt_controller:int_ctrl|state.s0                                 ; riscv_wishbone:cpu|interrupt_controller:int_ctrl|state.s1                                 ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.812      ;
; 0.568 ; riscv_wishbone:cpu|wshbn_master:wbus|state.rd1                                            ; riscv_wishbone:cpu|wshbn_master:wbus|state.rd2                                            ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.835      ;
; 0.582 ; riscv_wishbone:cpu|wshbn_pio:SLV0|r_ack_o                                                 ; riscv_wishbone:cpu|wshbn_master:wbus|state.c2                                             ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.849      ;
; 0.591 ; button_debouncer:debouncer|data_in_3                                                      ; button_debouncer:debouncer|data_out                                                       ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.858      ;
; 0.601 ; button_debouncer:debouncer|data_in_2                                                      ; button_debouncer:debouncer|data_in_3                                                      ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.868      ;
; 0.608 ; riscv_wishbone:cpu|riscv_cpu_no:cpu1|riscv_fetch:riscv_fetch|program_counter[9]           ; riscv_wishbone:cpu|riscv_cpu_no:cpu1|riscv_fetch:riscv_fetch|npc[9]                       ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.100      ; 0.894      ;
; 0.611 ; riscv_wishbone:cpu|riscv_cpu_no:cpu1|riscv_fetch:riscv_fetch|program_counter[8]           ; riscv_wishbone:cpu|riscv_cpu_no:cpu1|riscv_fetch:riscv_fetch|npc[8]                       ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.100      ; 0.897      ;
; 0.655 ; riscv_wishbone:cpu|riscv_cpu_no:cpu1|riscv_alu:riscv_alu|riscv_div:riscv_div|div_d[22]    ; riscv_wishbone:cpu|riscv_cpu_no:cpu1|riscv_alu:riscv_alu|riscv_div:riscv_div|div_d[22]    ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.922      ;
; 0.656 ; riscv_wishbone:cpu|riscv_cpu_no:cpu1|riscv_alu:riscv_alu|riscv_div:riscv_div|div_d[16]    ; riscv_wishbone:cpu|riscv_cpu_no:cpu1|riscv_alu:riscv_alu|riscv_div:riscv_div|div_d[16]    ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.923      ;
; 0.656 ; riscv_wishbone:cpu|riscv_cpu_no:cpu1|riscv_alu:riscv_alu|riscv_div:riscv_div|div_d[6]     ; riscv_wishbone:cpu|riscv_cpu_no:cpu1|riscv_alu:riscv_alu|riscv_div:riscv_div|div_d[6]     ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.922      ;
; 0.656 ; riscv_wishbone:cpu|riscv_cpu_no:cpu1|riscv_alu:riscv_alu|riscv_div:riscv_div|div_d[0]     ; riscv_wishbone:cpu|riscv_cpu_no:cpu1|riscv_alu:riscv_alu|riscv_div:riscv_div|div_d[0]     ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.922      ;
; 0.656 ; riscv_wishbone:cpu|wshbn_timer:SLV1|mtime0[13]                                            ; riscv_wishbone:cpu|wshbn_timer:SLV1|mtime0[13]                                            ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.923      ;
; 0.656 ; riscv_wishbone:cpu|wshbn_timer:SLV1|mtime0[15]                                            ; riscv_wishbone:cpu|wshbn_timer:SLV1|mtime0[15]                                            ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.923      ;
; 0.656 ; riscv_wishbone:cpu|wshbn_timer:SLV1|mtime0[22]                                            ; riscv_wishbone:cpu|wshbn_timer:SLV1|mtime0[22]                                            ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.922      ;
; 0.656 ; riscv_wishbone:cpu|wshbn_timer:SLV1|mtime0[2]                                             ; riscv_wishbone:cpu|wshbn_timer:SLV1|mtime0[2]                                             ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.923      ;
; 0.656 ; riscv_wishbone:cpu|wshbn_timer:SLV1|mtime0[3]                                             ; riscv_wishbone:cpu|wshbn_timer:SLV1|mtime0[3]                                             ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.923      ;
; 0.656 ; riscv_wishbone:cpu|wshbn_timer:SLV1|mtime0[5]                                             ; riscv_wishbone:cpu|wshbn_timer:SLV1|mtime0[5]                                             ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.923      ;
; 0.657 ; riscv_wishbone:cpu|riscv_cpu_no:cpu1|riscv_alu:riscv_alu|riscv_div:riscv_div|div_d[21]    ; riscv_wishbone:cpu|riscv_cpu_no:cpu1|riscv_alu:riscv_alu|riscv_div:riscv_div|div_d[21]    ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.924      ;
; 0.657 ; riscv_wishbone:cpu|riscv_cpu_no:cpu1|riscv_alu:riscv_alu|riscv_div:riscv_div|div_d[19]    ; riscv_wishbone:cpu|riscv_cpu_no:cpu1|riscv_alu:riscv_alu|riscv_div:riscv_div|div_d[19]    ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.924      ;
; 0.657 ; riscv_wishbone:cpu|riscv_cpu_no:cpu1|riscv_alu:riscv_alu|riscv_div:riscv_div|div_d[29]    ; riscv_wishbone:cpu|riscv_cpu_no:cpu1|riscv_alu:riscv_alu|riscv_div:riscv_div|div_d[29]    ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.924      ;
; 0.657 ; riscv_wishbone:cpu|riscv_cpu_no:cpu1|riscv_alu:riscv_alu|riscv_div:riscv_div|div_d[18]    ; riscv_wishbone:cpu|riscv_cpu_no:cpu1|riscv_alu:riscv_alu|riscv_div:riscv_div|div_d[18]    ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.924      ;
; 0.657 ; riscv_wishbone:cpu|riscv_cpu_no:cpu1|riscv_alu:riscv_alu|riscv_div:riscv_div|div_d[20]    ; riscv_wishbone:cpu|riscv_cpu_no:cpu1|riscv_alu:riscv_alu|riscv_div:riscv_div|div_d[20]    ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.924      ;
; 0.657 ; riscv_wishbone:cpu|riscv_cpu_no:cpu1|riscv_alu:riscv_alu|riscv_div:riscv_div|div_d[2]     ; riscv_wishbone:cpu|riscv_cpu_no:cpu1|riscv_alu:riscv_alu|riscv_div:riscv_div|div_d[2]     ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.923      ;
; 0.657 ; riscv_wishbone:cpu|riscv_cpu_no:cpu1|riscv_alu:riscv_alu|riscv_div:riscv_div|div_d[3]     ; riscv_wishbone:cpu|riscv_cpu_no:cpu1|riscv_alu:riscv_alu|riscv_div:riscv_div|div_d[3]     ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.923      ;
; 0.657 ; riscv_wishbone:cpu|riscv_cpu_no:cpu1|riscv_alu:riscv_alu|riscv_div:riscv_div|div_d[5]     ; riscv_wishbone:cpu|riscv_cpu_no:cpu1|riscv_alu:riscv_alu|riscv_div:riscv_div|div_d[5]     ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.923      ;
; 0.657 ; riscv_wishbone:cpu|riscv_cpu_no:cpu1|riscv_alu:riscv_alu|riscv_div:riscv_div|div_d[13]    ; riscv_wishbone:cpu|riscv_cpu_no:cpu1|riscv_alu:riscv_alu|riscv_div:riscv_div|div_d[13]    ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.923      ;
; 0.657 ; riscv_wishbone:cpu|riscv_cpu_no:cpu1|riscv_alu:riscv_alu|riscv_div:riscv_div|div_d[15]    ; riscv_wishbone:cpu|riscv_cpu_no:cpu1|riscv_alu:riscv_alu|riscv_div:riscv_div|div_d[15]    ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.923      ;
; 0.657 ; riscv_wishbone:cpu|riscv_cpu_no:cpu1|riscv_alu:riscv_alu|riscv_div:riscv_div|div_d[14]    ; riscv_wishbone:cpu|riscv_cpu_no:cpu1|riscv_alu:riscv_alu|riscv_div:riscv_div|div_d[14]    ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.923      ;
; 0.657 ; riscv_wishbone:cpu|wshbn_timer:SLV1|mtime0[11]                                            ; riscv_wishbone:cpu|wshbn_timer:SLV1|mtime0[11]                                            ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.924      ;
; 0.657 ; riscv_wishbone:cpu|wshbn_timer:SLV1|mtime0[12]                                            ; riscv_wishbone:cpu|wshbn_timer:SLV1|mtime0[12]                                            ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.924      ;
; 0.657 ; riscv_wishbone:cpu|wshbn_timer:SLV1|mtime0[16]                                            ; riscv_wishbone:cpu|wshbn_timer:SLV1|mtime0[16]                                            ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.923      ;
; 0.657 ; riscv_wishbone:cpu|wshbn_timer:SLV1|mtime0[10]                                            ; riscv_wishbone:cpu|wshbn_timer:SLV1|mtime0[10]                                            ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.924      ;
; 0.657 ; riscv_wishbone:cpu|wshbn_timer:SLV1|mtime0[4]                                             ; riscv_wishbone:cpu|wshbn_timer:SLV1|mtime0[4]                                             ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.924      ;
; 0.657 ; riscv_wishbone:cpu|wshbn_timer:SLV1|mtime0[8]                                             ; riscv_wishbone:cpu|wshbn_timer:SLV1|mtime0[8]                                             ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.924      ;
; 0.658 ; riscv_wishbone:cpu|riscv_cpu_no:cpu1|riscv_alu:riscv_alu|riscv_div:riscv_div|div_d[24]    ; riscv_wishbone:cpu|riscv_cpu_no:cpu1|riscv_alu:riscv_alu|riscv_div:riscv_div|div_d[24]    ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.925      ;
; 0.658 ; riscv_wishbone:cpu|riscv_cpu_no:cpu1|riscv_alu:riscv_alu|riscv_div:riscv_div|div_d[28]    ; riscv_wishbone:cpu|riscv_cpu_no:cpu1|riscv_alu:riscv_alu|riscv_div:riscv_div|div_d[28]    ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.925      ;
; 0.658 ; riscv_wishbone:cpu|riscv_cpu_no:cpu1|riscv_alu:riscv_alu|riscv_div:riscv_div|div_d[30]    ; riscv_wishbone:cpu|riscv_cpu_no:cpu1|riscv_alu:riscv_alu|riscv_div:riscv_div|div_d[30]    ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.925      ;
; 0.658 ; riscv_wishbone:cpu|riscv_cpu_no:cpu1|riscv_alu:riscv_alu|riscv_div:riscv_div|div_d[26]    ; riscv_wishbone:cpu|riscv_cpu_no:cpu1|riscv_alu:riscv_alu|riscv_div:riscv_div|div_d[26]    ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.925      ;
; 0.658 ; riscv_wishbone:cpu|riscv_cpu_no:cpu1|riscv_alu:riscv_alu|riscv_div:riscv_div|div_d[27]    ; riscv_wishbone:cpu|riscv_cpu_no:cpu1|riscv_alu:riscv_alu|riscv_div:riscv_div|div_d[27]    ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.925      ;
; 0.658 ; riscv_wishbone:cpu|riscv_cpu_no:cpu1|riscv_alu:riscv_alu|riscv_div:riscv_div|div_d[10]    ; riscv_wishbone:cpu|riscv_cpu_no:cpu1|riscv_alu:riscv_alu|riscv_div:riscv_div|div_d[10]    ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.924      ;
; 0.658 ; riscv_wishbone:cpu|riscv_cpu_no:cpu1|riscv_alu:riscv_alu|riscv_div:riscv_div|div_d[11]    ; riscv_wishbone:cpu|riscv_cpu_no:cpu1|riscv_alu:riscv_alu|riscv_div:riscv_div|div_d[11]    ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.924      ;
; 0.658 ; riscv_wishbone:cpu|riscv_cpu_no:cpu1|riscv_alu:riscv_alu|riscv_div:riscv_div|div_d[12]    ; riscv_wishbone:cpu|riscv_cpu_no:cpu1|riscv_alu:riscv_alu|riscv_div:riscv_div|div_d[12]    ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.924      ;
; 0.658 ; riscv_wishbone:cpu|riscv_cpu_no:cpu1|riscv_alu:riscv_alu|riscv_div:riscv_div|div_d[8]     ; riscv_wishbone:cpu|riscv_cpu_no:cpu1|riscv_alu:riscv_alu|riscv_div:riscv_div|div_d[8]     ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.924      ;
; 0.658 ; riscv_wishbone:cpu|riscv_cpu_no:cpu1|riscv_alu:riscv_alu|riscv_div:riscv_div|div_d[4]     ; riscv_wishbone:cpu|riscv_cpu_no:cpu1|riscv_alu:riscv_alu|riscv_div:riscv_div|div_d[4]     ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.924      ;
; 0.658 ; riscv_wishbone:cpu|wshbn_timer:SLV1|mtime0[18]                                            ; riscv_wishbone:cpu|wshbn_timer:SLV1|mtime0[18]                                            ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.924      ;
; 0.658 ; riscv_wishbone:cpu|wshbn_timer:SLV1|mtime0[19]                                            ; riscv_wishbone:cpu|wshbn_timer:SLV1|mtime0[19]                                            ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.924      ;
; 0.658 ; riscv_wishbone:cpu|wshbn_timer:SLV1|mtime0[20]                                            ; riscv_wishbone:cpu|wshbn_timer:SLV1|mtime0[20]                                            ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.924      ;
; 0.658 ; riscv_wishbone:cpu|wshbn_timer:SLV1|mtime0[21]                                            ; riscv_wishbone:cpu|wshbn_timer:SLV1|mtime0[21]                                            ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.924      ;
; 0.658 ; riscv_wishbone:cpu|wshbn_timer:SLV1|mtime0[29]                                            ; riscv_wishbone:cpu|wshbn_timer:SLV1|mtime0[29]                                            ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.924      ;
; 0.659 ; riscv_wishbone:cpu|riscv_cpu_no:cpu1|riscv_alu:riscv_alu|riscv_div:riscv_div|div_d[17]    ; riscv_wishbone:cpu|riscv_cpu_no:cpu1|riscv_alu:riscv_alu|riscv_div:riscv_div|div_d[17]    ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.926      ;
; 0.659 ; riscv_wishbone:cpu|riscv_cpu_no:cpu1|riscv_alu:riscv_alu|riscv_div:riscv_div|div_d[31]    ; riscv_wishbone:cpu|riscv_cpu_no:cpu1|riscv_alu:riscv_alu|riscv_div:riscv_div|div_d[31]    ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.926      ;
; 0.659 ; riscv_wishbone:cpu|riscv_cpu_no:cpu1|riscv_alu:riscv_alu|riscv_div:riscv_div|div_d[1]     ; riscv_wishbone:cpu|riscv_cpu_no:cpu1|riscv_alu:riscv_alu|riscv_div:riscv_div|div_d[1]     ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.925      ;
; 0.659 ; riscv_wishbone:cpu|wshbn_timer:SLV1|mtime0[24]                                            ; riscv_wishbone:cpu|wshbn_timer:SLV1|mtime0[24]                                            ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.925      ;
; 0.659 ; riscv_wishbone:cpu|wshbn_timer:SLV1|mtime0[26]                                            ; riscv_wishbone:cpu|wshbn_timer:SLV1|mtime0[26]                                            ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.925      ;
; 0.659 ; riscv_wishbone:cpu|wshbn_timer:SLV1|mtime0[27]                                            ; riscv_wishbone:cpu|wshbn_timer:SLV1|mtime0[27]                                            ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.925      ;
; 0.659 ; riscv_wishbone:cpu|wshbn_timer:SLV1|mtime0[28]                                            ; riscv_wishbone:cpu|wshbn_timer:SLV1|mtime0[28]                                            ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.925      ;
; 0.659 ; riscv_wishbone:cpu|wshbn_timer:SLV1|mtime0[30]                                            ; riscv_wishbone:cpu|wshbn_timer:SLV1|mtime0[30]                                            ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.925      ;
; 0.660 ; riscv_wishbone:cpu|wshbn_timer:SLV1|mtime0[17]                                            ; riscv_wishbone:cpu|wshbn_timer:SLV1|mtime0[17]                                            ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.926      ;
; 0.660 ; riscv_wishbone:cpu|wshbn_timer:SLV1|mtime0[31]                                            ; riscv_wishbone:cpu|wshbn_timer:SLV1|mtime0[31]                                            ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.926      ;
; 0.660 ; riscv_wishbone:cpu|wshbn_timer:SLV1|mtime0[9]                                             ; riscv_wishbone:cpu|wshbn_timer:SLV1|mtime0[9]                                             ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.927      ;
; 0.661 ; riscv_wishbone:cpu|riscv_cpu_no:cpu1|riscv_alu:riscv_alu|riscv_div:riscv_div|div_d[23]    ; riscv_wishbone:cpu|riscv_cpu_no:cpu1|riscv_alu:riscv_alu|riscv_div:riscv_div|div_d[23]    ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.928      ;
; 0.661 ; riscv_wishbone:cpu|riscv_cpu_no:cpu1|riscv_alu:riscv_alu|riscv_div:riscv_div|div_d[25]    ; riscv_wishbone:cpu|riscv_cpu_no:cpu1|riscv_alu:riscv_alu|riscv_div:riscv_div|div_d[25]    ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.928      ;
; 0.661 ; riscv_wishbone:cpu|riscv_cpu_no:cpu1|riscv_alu:riscv_alu|riscv_div:riscv_div|div_d[9]     ; riscv_wishbone:cpu|riscv_cpu_no:cpu1|riscv_alu:riscv_alu|riscv_div:riscv_div|div_d[9]     ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.927      ;
+-------+-------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------+----------------------------------------------------+----------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                            ; To Node                                                                                                                                                                              ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 0.403 ; riscv_wishbone:cpu|i_cache:M0|altsyncram:altsyncram_component|altsyncram_cbc1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[1]                                ; riscv_wishbone:cpu|i_cache:M0|altsyncram:altsyncram_component|altsyncram_cbc1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[1]                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; riscv_wishbone:cpu|i_cache:M0|altsyncram:altsyncram_component|altsyncram_cbc1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0]                                ; riscv_wishbone:cpu|i_cache:M0|altsyncram:altsyncram_component|altsyncram_cbc1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0]                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; riscv_wishbone:cpu|i_cache:M0|altsyncram:altsyncram_component|altsyncram_cbc1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]                                ; riscv_wishbone:cpu|i_cache:M0|altsyncram:altsyncram_component|altsyncram_cbc1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; riscv_wishbone:cpu|i_cache:M0|altsyncram:altsyncram_component|altsyncram_cbc1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[5]                                ; riscv_wishbone:cpu|i_cache:M0|altsyncram:altsyncram_component|altsyncram_cbc1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[5]                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; riscv_wishbone:cpu|i_cache:M0|altsyncram:altsyncram_component|altsyncram_cbc1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]                                ; riscv_wishbone:cpu|i_cache:M0|altsyncram:altsyncram_component|altsyncram_cbc1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; riscv_wishbone:cpu|i_cache:M0|altsyncram:altsyncram_component|altsyncram_cbc1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[4]                                ; riscv_wishbone:cpu|i_cache:M0|altsyncram:altsyncram_component|altsyncram_cbc1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[4]                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; riscv_wishbone:cpu|i_cache:M0|altsyncram:altsyncram_component|altsyncram_cbc1:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out                                                ; riscv_wishbone:cpu|i_cache:M0|altsyncram:altsyncram_component|altsyncram_cbc1:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; riscv_wishbone:cpu|i_cache:M0|altsyncram:altsyncram_component|altsyncram_cbc1:auto_generated|sld_mod_ram_rom:mgl_prim2|is_in_use_reg                                                 ; riscv_wishbone:cpu|i_cache:M0|altsyncram:altsyncram_component|altsyncram_cbc1:auto_generated|sld_mod_ram_rom:mgl_prim2|is_in_use_reg                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[6]                                                                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[6]                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.669      ;
; 0.404 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]                                                                                                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; riscv_wishbone:cpu|d_cache:M1|altsyncram:altsyncram_component|altsyncram_mot3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[1]                                ; riscv_wishbone:cpu|d_cache:M1|altsyncram:altsyncram_component|altsyncram_mot3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[1]                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; riscv_wishbone:cpu|d_cache:M1|altsyncram:altsyncram_component|altsyncram_mot3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]                                ; riscv_wishbone:cpu|d_cache:M1|altsyncram:altsyncram_component|altsyncram_mot3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; riscv_wishbone:cpu|d_cache:M1|altsyncram:altsyncram_component|altsyncram_mot3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]                                ; riscv_wishbone:cpu|d_cache:M1|altsyncram:altsyncram_component|altsyncram_mot3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; riscv_wishbone:cpu|d_cache:M1|altsyncram:altsyncram_component|altsyncram_mot3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[4]                                ; riscv_wishbone:cpu|d_cache:M1|altsyncram:altsyncram_component|altsyncram_mot3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[4]                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; riscv_wishbone:cpu|d_cache:M1|altsyncram:altsyncram_component|altsyncram_mot3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[5]                                ; riscv_wishbone:cpu|d_cache:M1|altsyncram:altsyncram_component|altsyncram_mot3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[5]                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; riscv_wishbone:cpu|d_cache:M1|altsyncram:altsyncram_component|altsyncram_mot3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0]                                ; riscv_wishbone:cpu|d_cache:M1|altsyncram:altsyncram_component|altsyncram_mot3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0]                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]                                                                                                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[13]                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[13]                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[11]                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[11]                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                                                                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; riscv_wishbone:cpu|d_cache:M1|altsyncram:altsyncram_component|altsyncram_mot3:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out                                                ; riscv_wishbone:cpu|d_cache:M1|altsyncram:altsyncram_component|altsyncram_mot3:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; riscv_wishbone:cpu|d_cache:M1|altsyncram:altsyncram_component|altsyncram_mot3:auto_generated|sld_mod_ram_rom:mgl_prim2|is_in_use_reg                                                 ; riscv_wishbone:cpu|d_cache:M1|altsyncram:altsyncram_component|altsyncram_mot3:auto_generated|sld_mod_ram_rom:mgl_prim2|is_in_use_reg                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[1]                                                                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[1]                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.669      ;
; 0.409 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.674      ;
; 0.420 ; riscv_wishbone:cpu|i_cache:M0|altsyncram:altsyncram_component|altsyncram_cbc1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[20]                                          ; riscv_wishbone:cpu|i_cache:M0|altsyncram:altsyncram_component|altsyncram_cbc1:auto_generated|altsyncram_ivd2:altsyncram1|ram_block3a17~portb_datain_reg0                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.379      ; 1.021      ;
; 0.422 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.688      ;
; 0.428 ; riscv_wishbone:cpu|i_cache:M0|altsyncram:altsyncram_component|altsyncram_cbc1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[1] ; riscv_wishbone:cpu|i_cache:M0|altsyncram:altsyncram_component|altsyncram_cbc1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.694      ;
; 0.428 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.693      ;
; 0.428 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.693      ;
; 0.429 ; riscv_wishbone:cpu|d_cache:M1|altsyncram:altsyncram_component|altsyncram_mot3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[3]                                           ; riscv_wishbone:cpu|d_cache:M1|altsyncram:altsyncram_component|altsyncram_mot3:auto_generated|altsyncram_lbr2:altsyncram1|ram_block3a3~portb_datain_reg0                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.372      ; 1.023      ;
; 0.429 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][3]                                                                                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.695      ;
; 0.429 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][4]                                                                                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.695      ;
; 0.429 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][2]                                                                                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.695      ;
; 0.429 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.694      ;
; 0.429 ; riscv_wishbone:cpu|d_cache:M1|altsyncram:altsyncram_component|altsyncram_mot3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[0]                                           ; riscv_wishbone:cpu|d_cache:M1|altsyncram:altsyncram_component|altsyncram_mot3:auto_generated|altsyncram_lbr2:altsyncram1|ram_block3a0~portb_datain_reg0                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.425      ; 1.076      ;
; 0.429 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[3]                                                                                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[2]                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.694      ;
; 0.429 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[9]                                                                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.694      ;
; 0.430 ; riscv_wishbone:cpu|i_cache:M0|altsyncram:altsyncram_component|altsyncram_cbc1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[2] ; riscv_wishbone:cpu|i_cache:M0|altsyncram:altsyncram_component|altsyncram_cbc1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[1] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.696      ;
; 0.430 ; riscv_wishbone:cpu|i_cache:M0|altsyncram:altsyncram_component|altsyncram_cbc1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[3] ; riscv_wishbone:cpu|i_cache:M0|altsyncram:altsyncram_component|altsyncram_cbc1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[2] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.696      ;
; 0.430 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][2]                                                                                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][2]                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.695      ;
; 0.430 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][1]                                                                                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.696      ;
; 0.431 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][3]                                                                                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][3]                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.696      ;
; 0.431 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][4]                                                                                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][4]                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.696      ;
; 0.431 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.696      ;
; 0.431 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[3]                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.697      ;
; 0.431 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[13]                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[14]                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.696      ;
; 0.432 ; riscv_wishbone:cpu|d_cache:M1|altsyncram:altsyncram_component|altsyncram_mot3:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[2] ; riscv_wishbone:cpu|d_cache:M1|altsyncram:altsyncram_component|altsyncram_mot3:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[1] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.698      ;
; 0.433 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[2]                                                                                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[1]                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.698      ;
; 0.435 ; riscv_wishbone:cpu|d_cache:M1|altsyncram:altsyncram_component|altsyncram_mot3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[18]                                          ; riscv_wishbone:cpu|d_cache:M1|altsyncram:altsyncram_component|altsyncram_mot3:auto_generated|altsyncram_lbr2:altsyncram1|ram_block3a2~portb_datain_reg0                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.373      ; 1.030      ;
; 0.436 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[12]                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[15]                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.701      ;
; 0.437 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[10]                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[12]                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.702      ;
; 0.437 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4]                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3]                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.702      ;
; 0.437 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[5]                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4]                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.702      ;
; 0.437 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[8]                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7]                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.702      ;
; 0.437 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[2]                                                                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.702      ;
; 0.439 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[9]                                                                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[10]                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.704      ;
; 0.439 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7]                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[6]                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.704      ;
; 0.439 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[12]                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[13]                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.704      ;
; 0.440 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[9]                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[8]                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.705      ;
; 0.441 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[10]                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[11]                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.706      ;
; 0.442 ; riscv_wishbone:cpu|d_cache:M1|altsyncram:altsyncram_component|altsyncram_mot3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[11]                                          ; riscv_wishbone:cpu|d_cache:M1|altsyncram:altsyncram_component|altsyncram_mot3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[11]                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.708      ;
; 0.444 ; riscv_wishbone:cpu|i_cache:M0|altsyncram:altsyncram_component|altsyncram_cbc1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[11]                                          ; riscv_wishbone:cpu|i_cache:M0|altsyncram:altsyncram_component|altsyncram_cbc1:auto_generated|altsyncram_ivd2:altsyncram1|ram_block3a4~portb_datain_reg0                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.414      ; 1.080      ;
; 0.445 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[7]                                                                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.711      ;
; 0.447 ; riscv_wishbone:cpu|i_cache:M0|altsyncram:altsyncram_component|altsyncram_cbc1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[9]                                           ; riscv_wishbone:cpu|i_cache:M0|altsyncram:altsyncram_component|altsyncram_cbc1:auto_generated|altsyncram_ivd2:altsyncram1|ram_block3a4~portb_datain_reg0                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.414      ; 1.083      ;
; 0.451 ; riscv_wishbone:cpu|i_cache:M0|altsyncram:altsyncram_component|altsyncram_cbc1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[9]                                           ; riscv_wishbone:cpu|i_cache:M0|altsyncram:altsyncram_component|altsyncram_cbc1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[8]                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.717      ;
; 0.451 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][0]                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.717      ;
; 0.452 ; riscv_wishbone:cpu|i_cache:M0|altsyncram:altsyncram_component|altsyncram_cbc1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[15]                                          ; riscv_wishbone:cpu|i_cache:M0|altsyncram:altsyncram_component|altsyncram_cbc1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[14]                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.718      ;
; 0.452 ; riscv_wishbone:cpu|d_cache:M1|altsyncram:altsyncram_component|altsyncram_mot3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[27]                                          ; riscv_wishbone:cpu|d_cache:M1|altsyncram:altsyncram_component|altsyncram_mot3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[26]                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.718      ;
; 0.452 ; riscv_wishbone:cpu|d_cache:M1|altsyncram:altsyncram_component|altsyncram_mot3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[11]                                          ; riscv_wishbone:cpu|d_cache:M1|altsyncram:altsyncram_component|altsyncram_mot3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[10]                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.718      ;
; 0.452 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][3]                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.718      ;
; 0.452 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][2]                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.718      ;
; 0.452 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[1]                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.717      ;
; 0.453 ; riscv_wishbone:cpu|i_cache:M0|altsyncram:altsyncram_component|altsyncram_cbc1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[2]                                           ; riscv_wishbone:cpu|i_cache:M0|altsyncram:altsyncram_component|altsyncram_cbc1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[1]                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.719      ;
; 0.453 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][3]                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][3]                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.718      ;
; 0.453 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][4]                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][4]                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.718      ;
; 0.453 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[6]                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[5]                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.718      ;
; 0.454 ; riscv_wishbone:cpu|d_cache:M1|altsyncram:altsyncram_component|altsyncram_mot3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[24]                                          ; riscv_wishbone:cpu|d_cache:M1|altsyncram:altsyncram_component|altsyncram_mot3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[23]                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.720      ;
; 0.454 ; riscv_wishbone:cpu|d_cache:M1|altsyncram:altsyncram_component|altsyncram_mot3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[13]                                          ; riscv_wishbone:cpu|d_cache:M1|altsyncram:altsyncram_component|altsyncram_mot3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[12]                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.720      ;
; 0.454 ; riscv_wishbone:cpu|d_cache:M1|altsyncram:altsyncram_component|altsyncram_mot3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[29]                                          ; riscv_wishbone:cpu|d_cache:M1|altsyncram:altsyncram_component|altsyncram_mot3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[28]                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.720      ;
; 0.455 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][1]                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][1]                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.720      ;
; 0.455 ; riscv_wishbone:cpu|d_cache:M1|altsyncram:altsyncram_component|altsyncram_mot3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[22]                                          ; riscv_wishbone:cpu|d_cache:M1|altsyncram:altsyncram_component|altsyncram_mot3:auto_generated|altsyncram_lbr2:altsyncram1|ram_block3a14~portb_datain_reg0                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.373      ; 1.050      ;
; 0.457 ; riscv_wishbone:cpu|i_cache:M0|altsyncram:altsyncram_component|altsyncram_cbc1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[19]                                          ; riscv_wishbone:cpu|i_cache:M0|altsyncram:altsyncram_component|altsyncram_cbc1:auto_generated|altsyncram_ivd2:altsyncram1|ram_block3a17~portb_datain_reg0                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.379      ; 1.058      ;
; 0.458 ; riscv_wishbone:cpu|d_cache:M1|altsyncram:altsyncram_component|altsyncram_mot3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[8]                                           ; riscv_wishbone:cpu|d_cache:M1|altsyncram:altsyncram_component|altsyncram_mot3:auto_generated|altsyncram_lbr2:altsyncram1|ram_block3a8~portb_datain_reg0                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.372      ; 1.052      ;
; 0.459 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][2]                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][2]                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.724      ;
; 0.466 ; riscv_wishbone:cpu|i_cache:M0|altsyncram:altsyncram_component|altsyncram_cbc1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[30]                                          ; riscv_wishbone:cpu|i_cache:M0|altsyncram:altsyncram_component|altsyncram_cbc1:auto_generated|altsyncram_ivd2:altsyncram1|ram_block3a2~portb_datain_reg0                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.382      ; 1.070      ;
; 0.467 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[5]                                                                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[6]                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.733      ;
; 0.470 ; riscv_wishbone:cpu|d_cache:M1|altsyncram:altsyncram_component|altsyncram_mot3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[2]                                           ; riscv_wishbone:cpu|d_cache:M1|altsyncram:altsyncram_component|altsyncram_mot3:auto_generated|altsyncram_lbr2:altsyncram1|ram_block3a2~portb_datain_reg0                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.373      ; 1.065      ;
; 0.471 ; riscv_wishbone:cpu|d_cache:M1|altsyncram:altsyncram_component|altsyncram_mot3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[13]                                          ; riscv_wishbone:cpu|d_cache:M1|altsyncram:altsyncram_component|altsyncram_mot3:auto_generated|altsyncram_lbr2:altsyncram1|ram_block3a13~portb_datain_reg0                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.374      ; 1.067      ;
; 0.476 ; riscv_wishbone:cpu|i_cache:M0|altsyncram:altsyncram_component|altsyncram_cbc1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[2]                                           ; riscv_wishbone:cpu|i_cache:M0|altsyncram:altsyncram_component|altsyncram_cbc1:auto_generated|altsyncram_ivd2:altsyncram1|ram_block3a2~portb_datain_reg0                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.382      ; 1.080      ;
; 0.476 ; riscv_wishbone:cpu|i_cache:M0|altsyncram:altsyncram_component|altsyncram_cbc1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[28]                                          ; riscv_wishbone:cpu|i_cache:M0|altsyncram:altsyncram_component|altsyncram_cbc1:auto_generated|altsyncram_ivd2:altsyncram1|ram_block3a2~portb_datain_reg0                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.382      ; 1.080      ;
; 0.486 ; riscv_wishbone:cpu|i_cache:M0|altsyncram:altsyncram_component|altsyncram_cbc1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[18]                                          ; riscv_wishbone:cpu|i_cache:M0|altsyncram:altsyncram_component|altsyncram_cbc1:auto_generated|altsyncram_ivd2:altsyncram1|ram_block3a17~portb_datain_reg0                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.379      ; 1.087      ;
; 0.488 ; riscv_wishbone:cpu|i_cache:M0|altsyncram:altsyncram_component|altsyncram_cbc1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[25]                                          ; riscv_wishbone:cpu|i_cache:M0|altsyncram:altsyncram_component|altsyncram_cbc1:auto_generated|altsyncram_ivd2:altsyncram1|ram_block3a5~portb_datain_reg0                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.388      ; 1.098      ;
; 0.493 ; riscv_wishbone:cpu|i_cache:M0|altsyncram:altsyncram_component|altsyncram_cbc1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[17]                                          ; riscv_wishbone:cpu|i_cache:M0|altsyncram:altsyncram_component|altsyncram_cbc1:auto_generated|altsyncram_ivd2:altsyncram1|ram_block3a17~portb_datain_reg0                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.379      ; 1.094      ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'pll_50|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                             ;
+--------+--------------------------------------------------------------------------+-------------------------------------------------------------------------------------------+----------------------------------------------------+----------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                ; To Node                                                                                   ; Launch Clock                                       ; Latch Clock                                        ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------+-------------------------------------------------------------------------------------------+----------------------------------------------------+----------------------------------------------------+--------------+------------+------------+
; 13.856 ; riscv_wishbone:cpu|riscv_cpu_no:cpu1|riscv_fetch:riscv_fetch|state.ready ; riscv_wishbone:cpu|riscv_cpu_no:cpu1|riscv_fetch:riscv_fetch|program_counter[16]          ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.514     ; 5.648      ;
; 13.856 ; riscv_wishbone:cpu|riscv_cpu_no:cpu1|riscv_fetch:riscv_fetch|state.ready ; riscv_wishbone:cpu|riscv_cpu_no:cpu1|riscv_fetch:riscv_fetch|program_counter[27]          ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.514     ; 5.648      ;
; 13.856 ; riscv_wishbone:cpu|riscv_cpu_no:cpu1|riscv_fetch:riscv_fetch|state.ready ; riscv_wishbone:cpu|riscv_cpu_no:cpu1|riscv_fetch:riscv_fetch|npc[15]                      ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.514     ; 5.648      ;
; 14.270 ; riscv_wishbone:cpu|riscv_cpu_no:cpu1|riscv_fetch:riscv_fetch|state.ready ; riscv_wishbone:cpu|riscv_cpu_no:cpu1|riscv_fetch:riscv_fetch|program_counter[17]          ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.100     ; 5.648      ;
; 14.270 ; riscv_wishbone:cpu|riscv_cpu_no:cpu1|riscv_fetch:riscv_fetch|state.ready ; riscv_wishbone:cpu|riscv_cpu_no:cpu1|riscv_fetch:riscv_fetch|program_counter[15]          ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.100     ; 5.648      ;
; 14.270 ; riscv_wishbone:cpu|riscv_cpu_no:cpu1|riscv_fetch:riscv_fetch|state.ready ; riscv_wishbone:cpu|riscv_cpu_no:cpu1|riscv_fetch:riscv_fetch|program_counter[18]          ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.100     ; 5.648      ;
; 14.409 ; button_debouncer:debouncer|data_out                                      ; riscv_wishbone:cpu|riscv_cpu_no:cpu1|riscv_regfile:riscv_regfile|regfile[9][1]            ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.091     ; 5.518      ;
; 14.409 ; button_debouncer:debouncer|data_out                                      ; riscv_wishbone:cpu|riscv_cpu_no:cpu1|riscv_regfile:riscv_regfile|regfile[5][1]            ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.091     ; 5.518      ;
; 14.409 ; button_debouncer:debouncer|data_out                                      ; riscv_wishbone:cpu|riscv_cpu_no:cpu1|riscv_regfile:riscv_regfile|regfile[1][21]           ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.090     ; 5.519      ;
; 14.409 ; button_debouncer:debouncer|data_out                                      ; riscv_wishbone:cpu|riscv_cpu_no:cpu1|riscv_regfile:riscv_regfile|regfile[13][21]          ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.090     ; 5.519      ;
; 14.409 ; button_debouncer:debouncer|data_out                                      ; riscv_wishbone:cpu|riscv_cpu_no:cpu1|riscv_regfile:riscv_regfile|regfile[1][15]           ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.090     ; 5.519      ;
; 14.409 ; button_debouncer:debouncer|data_out                                      ; riscv_wishbone:cpu|riscv_cpu_no:cpu1|riscv_regfile:riscv_regfile|regfile[1][16]           ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.090     ; 5.519      ;
; 14.409 ; button_debouncer:debouncer|data_out                                      ; riscv_wishbone:cpu|riscv_cpu_no:cpu1|riscv_regfile:riscv_regfile|regfile[13][16]          ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.090     ; 5.519      ;
; 14.409 ; button_debouncer:debouncer|data_out                                      ; riscv_wishbone:cpu|riscv_cpu_no:cpu1|riscv_regfile:riscv_regfile|regfile[1][17]           ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.090     ; 5.519      ;
; 14.409 ; button_debouncer:debouncer|data_out                                      ; riscv_wishbone:cpu|riscv_cpu_no:cpu1|riscv_regfile:riscv_regfile|regfile[9][17]           ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.091     ; 5.518      ;
; 14.409 ; button_debouncer:debouncer|data_out                                      ; riscv_wishbone:cpu|riscv_cpu_no:cpu1|riscv_regfile:riscv_regfile|regfile[5][17]           ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.091     ; 5.518      ;
; 14.409 ; button_debouncer:debouncer|data_out                                      ; riscv_wishbone:cpu|riscv_cpu_no:cpu1|riscv_regfile:riscv_regfile|regfile[13][17]          ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.090     ; 5.519      ;
; 14.409 ; button_debouncer:debouncer|data_out                                      ; riscv_wishbone:cpu|riscv_cpu_no:cpu1|riscv_regfile:riscv_regfile|regfile[1][18]           ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.090     ; 5.519      ;
; 14.409 ; button_debouncer:debouncer|data_out                                      ; riscv_wishbone:cpu|riscv_cpu_no:cpu1|riscv_regfile:riscv_regfile|regfile[9][18]           ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.091     ; 5.518      ;
; 14.409 ; button_debouncer:debouncer|data_out                                      ; riscv_wishbone:cpu|riscv_cpu_no:cpu1|riscv_regfile:riscv_regfile|regfile[5][18]           ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.091     ; 5.518      ;
; 14.409 ; button_debouncer:debouncer|data_out                                      ; riscv_wishbone:cpu|riscv_cpu_no:cpu1|riscv_regfile:riscv_regfile|regfile[13][18]          ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.090     ; 5.519      ;
; 14.409 ; button_debouncer:debouncer|data_out                                      ; riscv_wishbone:cpu|riscv_cpu_no:cpu1|riscv_regfile:riscv_regfile|regfile[13][24]          ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.090     ; 5.519      ;
; 14.409 ; button_debouncer:debouncer|data_out                                      ; riscv_wishbone:cpu|riscv_cpu_no:cpu1|riscv_regfile:riscv_regfile|regfile[5][24]           ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.091     ; 5.518      ;
; 14.409 ; button_debouncer:debouncer|data_out                                      ; riscv_wishbone:cpu|riscv_cpu_no:cpu1|riscv_regfile:riscv_regfile|regfile[9][24]           ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.091     ; 5.518      ;
; 14.409 ; button_debouncer:debouncer|data_out                                      ; riscv_wishbone:cpu|riscv_cpu_no:cpu1|riscv_regfile:riscv_regfile|regfile[1][24]           ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.090     ; 5.519      ;
; 14.409 ; button_debouncer:debouncer|data_out                                      ; riscv_wishbone:cpu|riscv_cpu_no:cpu1|riscv_regfile:riscv_regfile|regfile[13][22]          ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.090     ; 5.519      ;
; 14.409 ; button_debouncer:debouncer|data_out                                      ; riscv_wishbone:cpu|riscv_cpu_no:cpu1|riscv_regfile:riscv_regfile|regfile[1][22]           ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.090     ; 5.519      ;
; 14.409 ; button_debouncer:debouncer|data_out                                      ; riscv_wishbone:cpu|riscv_cpu_no:cpu1|riscv_regfile:riscv_regfile|regfile[9][22]           ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.091     ; 5.518      ;
; 14.409 ; button_debouncer:debouncer|data_out                                      ; riscv_wishbone:cpu|riscv_cpu_no:cpu1|riscv_regfile:riscv_regfile|regfile[1][25]           ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.090     ; 5.519      ;
; 14.409 ; button_debouncer:debouncer|data_out                                      ; riscv_wishbone:cpu|riscv_cpu_no:cpu1|riscv_regfile:riscv_regfile|regfile[1][23]           ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.090     ; 5.519      ;
; 14.409 ; button_debouncer:debouncer|data_out                                      ; riscv_wishbone:cpu|riscv_cpu_no:cpu1|riscv_regfile:riscv_regfile|regfile[9][23]           ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.091     ; 5.518      ;
; 14.409 ; button_debouncer:debouncer|data_out                                      ; riscv_wishbone:cpu|riscv_cpu_no:cpu1|riscv_regfile:riscv_regfile|regfile[13][23]          ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.090     ; 5.519      ;
; 14.409 ; button_debouncer:debouncer|data_out                                      ; riscv_wishbone:cpu|riscv_cpu_no:cpu1|riscv_regfile:riscv_regfile|regfile[5][23]           ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.091     ; 5.518      ;
; 14.410 ; button_debouncer:debouncer|data_out                                      ; riscv_wishbone:cpu|wshbn_master:wbus|adr_r[2]                                             ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.100     ; 5.508      ;
; 14.410 ; button_debouncer:debouncer|data_out                                      ; riscv_wishbone:cpu|riscv_cpu_no:cpu1|alu_reg[17]                                          ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.099     ; 5.509      ;
; 14.410 ; button_debouncer:debouncer|data_out                                      ; riscv_wishbone:cpu|riscv_cpu_no:cpu1|alu_reg[23]                                          ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.099     ; 5.509      ;
; 14.410 ; button_debouncer:debouncer|data_out                                      ; riscv_wishbone:cpu|riscv_cpu_no:cpu1|alu_reg[1]                                           ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.100     ; 5.508      ;
; 14.410 ; button_debouncer:debouncer|data_out                                      ; riscv_wishbone:cpu|riscv_cpu_no:cpu1|riscv_alu:riscv_alu|riscv_div:riscv_div|div_count[0] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.107     ; 5.501      ;
; 14.410 ; button_debouncer:debouncer|data_out                                      ; riscv_wishbone:cpu|riscv_cpu_no:cpu1|riscv_alu:riscv_alu|riscv_div:riscv_div|div_count[1] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.107     ; 5.501      ;
; 14.410 ; button_debouncer:debouncer|data_out                                      ; riscv_wishbone:cpu|riscv_cpu_no:cpu1|riscv_alu:riscv_alu|riscv_div:riscv_div|div_count[2] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.107     ; 5.501      ;
; 14.410 ; button_debouncer:debouncer|data_out                                      ; riscv_wishbone:cpu|riscv_cpu_no:cpu1|riscv_alu:riscv_alu|riscv_div:riscv_div|div_count[3] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.107     ; 5.501      ;
; 14.410 ; button_debouncer:debouncer|data_out                                      ; riscv_wishbone:cpu|riscv_cpu_no:cpu1|riscv_alu:riscv_alu|riscv_div:riscv_div|div_count[4] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.107     ; 5.501      ;
; 14.410 ; button_debouncer:debouncer|data_out                                      ; riscv_wishbone:cpu|riscv_cpu_no:cpu1|riscv_alu:riscv_alu|riscv_div:riscv_div|div_count[5] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.107     ; 5.501      ;
; 14.410 ; button_debouncer:debouncer|data_out                                      ; riscv_wishbone:cpu|riscv_cpu_no:cpu1|riscv_alu:riscv_alu|riscv_div:riscv_div|div_done     ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.107     ; 5.501      ;
; 14.410 ; button_debouncer:debouncer|data_out                                      ; riscv_wishbone:cpu|riscv_cpu_no:cpu1|riscv_regfile:riscv_regfile|regfile[12][20]          ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.089     ; 5.519      ;
; 14.410 ; button_debouncer:debouncer|data_out                                      ; riscv_wishbone:cpu|riscv_cpu_no:cpu1|riscv_regfile:riscv_regfile|regfile[15][21]          ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.092     ; 5.516      ;
; 14.410 ; button_debouncer:debouncer|data_out                                      ; riscv_wishbone:cpu|riscv_cpu_no:cpu1|riscv_regfile:riscv_regfile|regfile[9][21]           ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.089     ; 5.519      ;
; 14.410 ; button_debouncer:debouncer|data_out                                      ; riscv_wishbone:cpu|riscv_cpu_no:cpu1|riscv_regfile:riscv_regfile|regfile[12][21]          ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.089     ; 5.519      ;
; 14.410 ; button_debouncer:debouncer|data_out                                      ; riscv_wishbone:cpu|riscv_cpu_no:cpu1|riscv_regfile:riscv_regfile|regfile[12][15]          ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.089     ; 5.519      ;
; 14.410 ; button_debouncer:debouncer|data_out                                      ; riscv_wishbone:cpu|riscv_cpu_no:cpu1|riscv_regfile:riscv_regfile|regfile[9][15]           ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.089     ; 5.519      ;
; 14.410 ; button_debouncer:debouncer|data_out                                      ; riscv_wishbone:cpu|riscv_cpu_no:cpu1|riscv_regfile:riscv_regfile|regfile[12][6]           ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.089     ; 5.519      ;
; 14.410 ; button_debouncer:debouncer|data_out                                      ; riscv_wishbone:cpu|riscv_cpu_no:cpu1|riscv_regfile:riscv_regfile|regfile[9][7]            ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.089     ; 5.519      ;
; 14.410 ; button_debouncer:debouncer|data_out                                      ; riscv_wishbone:cpu|riscv_cpu_no:cpu1|riscv_regfile:riscv_regfile|regfile[9][16]           ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.089     ; 5.519      ;
; 14.410 ; button_debouncer:debouncer|data_out                                      ; riscv_wishbone:cpu|riscv_cpu_no:cpu1|riscv_regfile:riscv_regfile|regfile[15][24]          ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.091     ; 5.517      ;
; 14.410 ; button_debouncer:debouncer|data_out                                      ; riscv_wishbone:cpu|riscv_cpu_no:cpu1|riscv_regfile:riscv_regfile|regfile[9][25]           ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.089     ; 5.519      ;
; 14.410 ; button_debouncer:debouncer|data_out                                      ; riscv_wishbone:cpu|wshbn_master:wbus|state.c1                                             ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.102     ; 5.506      ;
; 14.410 ; button_debouncer:debouncer|data_out                                      ; riscv_wishbone:cpu|wshbn_master:wbus|state.c2                                             ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.102     ; 5.506      ;
; 14.410 ; button_debouncer:debouncer|data_out                                      ; riscv_wishbone:cpu|wshbn_timer:SLV1|tmr_ctrl[0]                                           ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.094     ; 5.514      ;
; 14.410 ; button_debouncer:debouncer|data_out                                      ; riscv_wishbone:cpu|wshbn_timer:SLV1|mtime0cmp[0]                                          ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.094     ; 5.514      ;
; 14.410 ; button_debouncer:debouncer|data_out                                      ; riscv_wishbone:cpu|wshbn_timer:SLV1|mtime0cmp[1]                                          ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.099     ; 5.509      ;
; 14.410 ; button_debouncer:debouncer|data_out                                      ; riscv_wishbone:cpu|wshbn_timer:SLV1|mtime0cmp[2]                                          ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.100     ; 5.508      ;
; 14.410 ; button_debouncer:debouncer|data_out                                      ; riscv_wishbone:cpu|wshbn_timer:SLV1|mtime0cmp[3]                                          ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.098     ; 5.510      ;
; 14.410 ; button_debouncer:debouncer|data_out                                      ; riscv_wishbone:cpu|wshbn_timer:SLV1|mtime0cmp[4]                                          ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.100     ; 5.508      ;
; 14.410 ; button_debouncer:debouncer|data_out                                      ; riscv_wishbone:cpu|wshbn_timer:SLV1|mtime0cmp[6]                                          ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.098     ; 5.510      ;
; 14.410 ; button_debouncer:debouncer|data_out                                      ; riscv_wishbone:cpu|wshbn_timer:SLV1|mtime0cmp[9]                                          ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.099     ; 5.509      ;
; 14.410 ; button_debouncer:debouncer|data_out                                      ; riscv_wishbone:cpu|wshbn_timer:SLV1|mtime0cmp[11]                                         ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.098     ; 5.510      ;
; 14.410 ; button_debouncer:debouncer|data_out                                      ; riscv_wishbone:cpu|wshbn_timer:SLV1|mtime0cmp[14]                                         ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.098     ; 5.510      ;
; 14.410 ; button_debouncer:debouncer|data_out                                      ; riscv_wishbone:cpu|wshbn_timer:SLV1|mtime0cmp[15]                                         ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.099     ; 5.509      ;
; 14.410 ; button_debouncer:debouncer|data_out                                      ; riscv_wishbone:cpu|wshbn_timer:SLV1|mtime0cmp[16]                                         ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.101     ; 5.507      ;
; 14.410 ; button_debouncer:debouncer|data_out                                      ; riscv_wishbone:cpu|wshbn_timer:SLV1|mtime0cmp[17]                                         ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.100     ; 5.508      ;
; 14.410 ; button_debouncer:debouncer|data_out                                      ; riscv_wishbone:cpu|wshbn_timer:SLV1|mtime0cmp[18]                                         ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.102     ; 5.506      ;
; 14.410 ; button_debouncer:debouncer|data_out                                      ; riscv_wishbone:cpu|wshbn_timer:SLV1|mtime0cmp[19]                                         ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.102     ; 5.506      ;
; 14.410 ; button_debouncer:debouncer|data_out                                      ; riscv_wishbone:cpu|wshbn_timer:SLV1|mtime0cmp[20]                                         ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.100     ; 5.508      ;
; 14.410 ; button_debouncer:debouncer|data_out                                      ; riscv_wishbone:cpu|wshbn_timer:SLV1|mtime0cmp[21]                                         ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.102     ; 5.506      ;
; 14.410 ; button_debouncer:debouncer|data_out                                      ; riscv_wishbone:cpu|wshbn_timer:SLV1|mtime0cmp[22]                                         ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.102     ; 5.506      ;
; 14.410 ; button_debouncer:debouncer|data_out                                      ; riscv_wishbone:cpu|wshbn_timer:SLV1|mtime0cmp[23]                                         ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.101     ; 5.507      ;
; 14.410 ; button_debouncer:debouncer|data_out                                      ; riscv_wishbone:cpu|wshbn_timer:SLV1|mtime0cmp[24]                                         ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.101     ; 5.507      ;
; 14.410 ; button_debouncer:debouncer|data_out                                      ; riscv_wishbone:cpu|wshbn_timer:SLV1|mtime0cmp[25]                                         ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.099     ; 5.509      ;
; 14.410 ; button_debouncer:debouncer|data_out                                      ; riscv_wishbone:cpu|wshbn_timer:SLV1|mtime0cmp[26]                                         ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.101     ; 5.507      ;
; 14.410 ; button_debouncer:debouncer|data_out                                      ; riscv_wishbone:cpu|wshbn_timer:SLV1|mtime0cmp[27]                                         ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.101     ; 5.507      ;
; 14.410 ; button_debouncer:debouncer|data_out                                      ; riscv_wishbone:cpu|wshbn_timer:SLV1|mtime0cmp[28]                                         ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.099     ; 5.509      ;
; 14.410 ; button_debouncer:debouncer|data_out                                      ; riscv_wishbone:cpu|wshbn_timer:SLV1|mtime0cmp[29]                                         ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.099     ; 5.509      ;
; 14.410 ; button_debouncer:debouncer|data_out                                      ; riscv_wishbone:cpu|wshbn_timer:SLV1|mtime0cmp[30]                                         ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.098     ; 5.510      ;
; 14.410 ; button_debouncer:debouncer|data_out                                      ; riscv_wishbone:cpu|wshbn_timer:SLV1|mtime0cmp[31]                                         ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.099     ; 5.509      ;
; 14.411 ; button_debouncer:debouncer|data_out                                      ; riscv_wishbone:cpu|riscv_cpu_no:cpu1|rs2_reg[5]                                           ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.070     ; 5.537      ;
; 14.411 ; button_debouncer:debouncer|data_out                                      ; riscv_wishbone:cpu|riscv_cpu_no:cpu1|riscv_regfile:riscv_regfile|regfile[19][1]           ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.070     ; 5.537      ;
; 14.411 ; button_debouncer:debouncer|data_out                                      ; riscv_wishbone:cpu|riscv_cpu_no:cpu1|riscv_regfile:riscv_regfile|regfile[16][1]           ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.070     ; 5.537      ;
; 14.411 ; button_debouncer:debouncer|data_out                                      ; riscv_wishbone:cpu|riscv_cpu_no:cpu1|riscv_regfile:riscv_regfile|regfile[17][1]           ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.071     ; 5.536      ;
; 14.411 ; button_debouncer:debouncer|data_out                                      ; riscv_wishbone:cpu|riscv_cpu_no:cpu1|riscv_regfile:riscv_regfile|regfile[23][1]           ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.072     ; 5.535      ;
; 14.411 ; button_debouncer:debouncer|data_out                                      ; riscv_wishbone:cpu|riscv_cpu_no:cpu1|riscv_regfile:riscv_regfile|regfile[20][0]           ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.072     ; 5.535      ;
; 14.411 ; button_debouncer:debouncer|data_out                                      ; riscv_wishbone:cpu|riscv_cpu_no:cpu1|riscv_regfile:riscv_regfile|regfile[23][0]           ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.072     ; 5.535      ;
; 14.411 ; button_debouncer:debouncer|data_out                                      ; riscv_wishbone:cpu|riscv_cpu_no:cpu1|riscv_regfile:riscv_regfile|regfile[16][0]           ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.070     ; 5.537      ;
; 14.411 ; button_debouncer:debouncer|data_out                                      ; riscv_wishbone:cpu|riscv_cpu_no:cpu1|riscv_regfile:riscv_regfile|regfile[19][0]           ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.070     ; 5.537      ;
; 14.411 ; button_debouncer:debouncer|data_out                                      ; riscv_wishbone:cpu|riscv_cpu_no:cpu1|riscv_regfile:riscv_regfile|regfile[7][20]           ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.068     ; 5.539      ;
; 14.411 ; button_debouncer:debouncer|data_out                                      ; riscv_wishbone:cpu|riscv_cpu_no:cpu1|riscv_regfile:riscv_regfile|regfile[23][21]          ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.072     ; 5.535      ;
; 14.411 ; button_debouncer:debouncer|data_out                                      ; riscv_wishbone:cpu|riscv_cpu_no:cpu1|riscv_regfile:riscv_regfile|regfile[21][21]          ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.071     ; 5.536      ;
; 14.411 ; button_debouncer:debouncer|data_out                                      ; riscv_wishbone:cpu|riscv_cpu_no:cpu1|riscv_regfile:riscv_regfile|regfile[19][21]          ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.072     ; 5.535      ;
; 14.411 ; button_debouncer:debouncer|data_out                                      ; riscv_wishbone:cpu|riscv_cpu_no:cpu1|riscv_regfile:riscv_regfile|regfile[17][15]          ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.071     ; 5.536      ;
; 14.411 ; button_debouncer:debouncer|data_out                                      ; riscv_wishbone:cpu|riscv_cpu_no:cpu1|riscv_regfile:riscv_regfile|regfile[18][15]          ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.073     ; 5.534      ;
; 14.411 ; button_debouncer:debouncer|data_out                                      ; riscv_wishbone:cpu|riscv_cpu_no:cpu1|riscv_regfile:riscv_regfile|regfile[7][4]            ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.068     ; 5.539      ;
+--------+--------------------------------------------------------------------------+-------------------------------------------------------------------------------------------+----------------------------------------------------+----------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                  ;
+--------+--------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                        ; To Node                                                                                                                                               ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 48.271 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.166      ; 1.913      ;
; 96.812 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; riscv_wishbone:cpu|i_cache:M0|altsyncram:altsyncram_component|altsyncram_cbc1:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 3.154      ;
; 97.173 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; riscv_wishbone:cpu|i_cache:M0|altsyncram:altsyncram_component|altsyncram_cbc1:auto_generated|sld_mod_ram_rom:mgl_prim2|is_in_use_reg                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 2.789      ;
; 97.208 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; riscv_wishbone:cpu|d_cache:M1|altsyncram:altsyncram_component|altsyncram_mot3:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 2.737      ;
; 97.208 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; riscv_wishbone:cpu|d_cache:M1|altsyncram:altsyncram_component|altsyncram_mot3:auto_generated|sld_mod_ram_rom:mgl_prim2|is_in_use_reg                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 2.737      ;
; 97.321 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                      ; riscv_wishbone:cpu|i_cache:M0|altsyncram:altsyncram_component|altsyncram_cbc1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[0]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 2.620      ;
; 97.321 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                      ; riscv_wishbone:cpu|i_cache:M0|altsyncram:altsyncram_component|altsyncram_cbc1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[3]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 2.620      ;
; 97.321 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                      ; riscv_wishbone:cpu|i_cache:M0|altsyncram:altsyncram_component|altsyncram_cbc1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[2]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 2.620      ;
; 97.321 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                      ; riscv_wishbone:cpu|i_cache:M0|altsyncram:altsyncram_component|altsyncram_cbc1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[1]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 2.620      ;
; 97.374 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]                      ; riscv_wishbone:cpu|d_cache:M1|altsyncram:altsyncram_component|altsyncram_mot3:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[3]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.094     ; 2.550      ;
; 97.374 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]                      ; riscv_wishbone:cpu|d_cache:M1|altsyncram:altsyncram_component|altsyncram_mot3:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[2]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.094     ; 2.550      ;
; 97.374 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]                      ; riscv_wishbone:cpu|d_cache:M1|altsyncram:altsyncram_component|altsyncram_mot3:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[1]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.094     ; 2.550      ;
; 97.374 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]                      ; riscv_wishbone:cpu|d_cache:M1|altsyncram:altsyncram_component|altsyncram_mot3:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[0]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.094     ; 2.550      ;
; 97.475 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; riscv_wishbone:cpu|i_cache:M0|altsyncram:altsyncram_component|altsyncram_cbc1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[0]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 2.466      ;
; 97.475 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; riscv_wishbone:cpu|i_cache:M0|altsyncram:altsyncram_component|altsyncram_cbc1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[3]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 2.466      ;
; 97.475 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; riscv_wishbone:cpu|i_cache:M0|altsyncram:altsyncram_component|altsyncram_cbc1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[2]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 2.466      ;
; 97.475 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; riscv_wishbone:cpu|i_cache:M0|altsyncram:altsyncram_component|altsyncram_cbc1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[1]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 2.466      ;
; 97.493 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][3]                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 2.466      ;
; 97.493 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][4]                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 2.466      ;
; 97.493 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][0]                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 2.466      ;
; 97.493 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][1]                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 2.466      ;
; 97.493 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][2]                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 2.466      ;
; 97.493 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 2.466      ;
; 97.493 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 2.466      ;
; 97.493 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 2.466      ;
; 97.493 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 2.466      ;
; 97.493 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 2.466      ;
; 97.500 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][3]                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 2.461      ;
; 97.500 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][2]                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 2.461      ;
; 97.500 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][1]                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 2.461      ;
; 97.500 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][0]                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 2.461      ;
; 97.500 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][4]                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 2.461      ;
; 97.500 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][3]                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 2.461      ;
; 97.500 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][2]                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 2.461      ;
; 97.500 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][1]                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 2.461      ;
; 97.500 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 2.461      ;
; 97.500 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][4]                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 2.461      ;
; 97.508 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[1]                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 2.451      ;
; 97.508 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 2.451      ;
; 97.508 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 2.451      ;
; 97.508 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 2.451      ;
; 97.508 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 2.451      ;
; 97.508 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 2.451      ;
; 97.703 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][3]                      ; riscv_wishbone:cpu|d_cache:M1|altsyncram:altsyncram_component|altsyncram_mot3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[1] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.097     ; 2.218      ;
; 97.703 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][3]                      ; riscv_wishbone:cpu|d_cache:M1|altsyncram:altsyncram_component|altsyncram_mot3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.097     ; 2.218      ;
; 97.703 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][3]                      ; riscv_wishbone:cpu|d_cache:M1|altsyncram:altsyncram_component|altsyncram_mot3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.097     ; 2.218      ;
; 97.703 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][3]                      ; riscv_wishbone:cpu|d_cache:M1|altsyncram:altsyncram_component|altsyncram_mot3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[4] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.097     ; 2.218      ;
; 97.703 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][3]                      ; riscv_wishbone:cpu|d_cache:M1|altsyncram:altsyncram_component|altsyncram_mot3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[5] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.097     ; 2.218      ;
; 97.703 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][3]                      ; riscv_wishbone:cpu|d_cache:M1|altsyncram:altsyncram_component|altsyncram_mot3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.097     ; 2.218      ;
; 97.723 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][4]                      ; riscv_wishbone:cpu|d_cache:M1|altsyncram:altsyncram_component|altsyncram_mot3:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[3]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.094     ; 2.201      ;
; 97.723 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][4]                      ; riscv_wishbone:cpu|d_cache:M1|altsyncram:altsyncram_component|altsyncram_mot3:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[2]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.094     ; 2.201      ;
; 97.723 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][4]                      ; riscv_wishbone:cpu|d_cache:M1|altsyncram:altsyncram_component|altsyncram_mot3:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[1]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.094     ; 2.201      ;
; 97.723 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][4]                      ; riscv_wishbone:cpu|d_cache:M1|altsyncram:altsyncram_component|altsyncram_mot3:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[0]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.094     ; 2.201      ;
; 97.725 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 2.216      ;
; 97.858 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 2.102      ;
; 97.858 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 2.102      ;
; 97.931 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; riscv_wishbone:cpu|i_cache:M0|altsyncram:altsyncram_component|altsyncram_cbc1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[10]           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 2.013      ;
; 97.931 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; riscv_wishbone:cpu|i_cache:M0|altsyncram:altsyncram_component|altsyncram_cbc1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[9]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 2.013      ;
; 97.931 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; riscv_wishbone:cpu|i_cache:M0|altsyncram:altsyncram_component|altsyncram_cbc1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[8]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 2.013      ;
; 97.931 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; riscv_wishbone:cpu|i_cache:M0|altsyncram:altsyncram_component|altsyncram_cbc1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[7]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 2.013      ;
; 97.931 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; riscv_wishbone:cpu|i_cache:M0|altsyncram:altsyncram_component|altsyncram_cbc1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[6]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 2.013      ;
; 97.931 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; riscv_wishbone:cpu|i_cache:M0|altsyncram:altsyncram_component|altsyncram_cbc1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[5]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 2.013      ;
; 97.931 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; riscv_wishbone:cpu|i_cache:M0|altsyncram:altsyncram_component|altsyncram_cbc1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[4]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 2.013      ;
; 97.931 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; riscv_wishbone:cpu|i_cache:M0|altsyncram:altsyncram_component|altsyncram_cbc1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[3]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 2.013      ;
; 97.931 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; riscv_wishbone:cpu|i_cache:M0|altsyncram:altsyncram_component|altsyncram_cbc1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[2]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 2.013      ;
; 97.931 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; riscv_wishbone:cpu|i_cache:M0|altsyncram:altsyncram_component|altsyncram_cbc1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[1]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 2.013      ;
; 97.931 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; riscv_wishbone:cpu|i_cache:M0|altsyncram:altsyncram_component|altsyncram_cbc1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[0]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 2.013      ;
; 97.932 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 2.028      ;
; 98.027 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 1.929      ;
; 98.027 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 1.929      ;
; 98.027 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3]                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 1.929      ;
; 98.027 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4]                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 1.929      ;
; 98.027 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[5]                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 1.929      ;
; 98.027 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[6]                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 1.929      ;
; 98.027 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7]                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 1.929      ;
; 98.027 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[8]                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 1.929      ;
; 98.027 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[9]                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 1.929      ;
; 98.037 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 1.920      ;
; 98.037 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 1.920      ;
; 98.037 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 1.920      ;
; 98.148 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                      ; riscv_wishbone:cpu|i_cache:M0|altsyncram:altsyncram_component|altsyncram_cbc1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[1] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 1.792      ;
; 98.148 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                      ; riscv_wishbone:cpu|i_cache:M0|altsyncram:altsyncram_component|altsyncram_cbc1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 1.792      ;
; 98.148 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                      ; riscv_wishbone:cpu|i_cache:M0|altsyncram:altsyncram_component|altsyncram_cbc1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 1.792      ;
; 98.148 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                      ; riscv_wishbone:cpu|i_cache:M0|altsyncram:altsyncram_component|altsyncram_cbc1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[5] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 1.792      ;
; 98.148 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                      ; riscv_wishbone:cpu|i_cache:M0|altsyncram:altsyncram_component|altsyncram_cbc1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 1.792      ;
; 98.148 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                      ; riscv_wishbone:cpu|i_cache:M0|altsyncram:altsyncram_component|altsyncram_cbc1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[4] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 1.792      ;
; 98.152 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 1.789      ;
; 98.152 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[2]~reg0                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 1.789      ;
; 98.201 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]                      ; riscv_wishbone:cpu|d_cache:M1|altsyncram:altsyncram_component|altsyncram_mot3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[3]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 1.740      ;
; 98.201 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]                      ; riscv_wishbone:cpu|d_cache:M1|altsyncram:altsyncram_component|altsyncram_mot3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[4]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 1.740      ;
; 98.201 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]                      ; riscv_wishbone:cpu|d_cache:M1|altsyncram:altsyncram_component|altsyncram_mot3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[5]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 1.740      ;
; 98.201 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]                      ; riscv_wishbone:cpu|d_cache:M1|altsyncram:altsyncram_component|altsyncram_mot3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[6]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 1.740      ;
; 98.201 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]                      ; riscv_wishbone:cpu|d_cache:M1|altsyncram:altsyncram_component|altsyncram_mot3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[7]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 1.740      ;
; 98.201 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]                      ; riscv_wishbone:cpu|d_cache:M1|altsyncram:altsyncram_component|altsyncram_mot3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[8]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 1.740      ;
; 98.201 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]                      ; riscv_wishbone:cpu|d_cache:M1|altsyncram:altsyncram_component|altsyncram_mot3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[9]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 1.740      ;
; 98.201 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]                      ; riscv_wishbone:cpu|d_cache:M1|altsyncram:altsyncram_component|altsyncram_mot3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[10]           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 1.740      ;
; 98.201 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]                      ; riscv_wishbone:cpu|d_cache:M1|altsyncram:altsyncram_component|altsyncram_mot3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[11]           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 1.740      ;
; 98.201 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]                      ; riscv_wishbone:cpu|d_cache:M1|altsyncram:altsyncram_component|altsyncram_mot3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[0]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 1.740      ;
; 98.201 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]                      ; riscv_wishbone:cpu|d_cache:M1|altsyncram:altsyncram_component|altsyncram_mot3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[1]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 1.740      ;
; 98.201 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]                      ; riscv_wishbone:cpu|d_cache:M1|altsyncram:altsyncram_component|altsyncram_mot3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[2]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 1.740      ;
+--------+--------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'pll_50|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                    ;
+-------+--------------------------------------------------------------------------+----------------------------------------------------------------------------------+----------------------------------------------------+----------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                ; To Node                                                                          ; Launch Clock                                       ; Latch Clock                                        ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------+----------------------------------------------------------------------------------+----------------------------------------------------+----------------------------------------------------+--------------+------------+------------+
; 1.343 ; riscv_wishbone:cpu|wshbn_timer:SLV1|tmr_ctrl[0]                          ; riscv_wishbone:cpu|wshbn_timer:SLV1|mtime0[0]                                    ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.609      ;
; 1.450 ; riscv_wishbone:cpu|riscv_cpu_no:cpu1|riscv_fetch:riscv_fetch|state.ready ; riscv_wishbone:cpu|riscv_cpu_no:cpu1|riscv_fetch:riscv_fetch|program_counter[23] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.334     ; 1.302      ;
; 1.450 ; riscv_wishbone:cpu|riscv_cpu_no:cpu1|riscv_fetch:riscv_fetch|state.ready ; riscv_wishbone:cpu|riscv_cpu_no:cpu1|riscv_fetch:riscv_fetch|program_counter[14] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.334     ; 1.302      ;
; 1.450 ; riscv_wishbone:cpu|riscv_cpu_no:cpu1|riscv_fetch:riscv_fetch|state.ready ; riscv_wishbone:cpu|riscv_cpu_no:cpu1|riscv_fetch:riscv_fetch|npc[14]             ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.334     ; 1.302      ;
; 1.450 ; riscv_wishbone:cpu|riscv_cpu_no:cpu1|riscv_fetch:riscv_fetch|state.ready ; riscv_wishbone:cpu|riscv_cpu_no:cpu1|riscv_fetch:riscv_fetch|npc[13]             ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.334     ; 1.302      ;
; 1.459 ; riscv_wishbone:cpu|riscv_cpu_no:cpu1|riscv_fetch:riscv_fetch|state.ready ; riscv_wishbone:cpu|riscv_cpu_no:cpu1|riscv_fetch:riscv_fetch|npc[23]             ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.097      ; 1.742      ;
; 1.766 ; riscv_wishbone:cpu|riscv_cpu_no:cpu1|riscv_fetch:riscv_fetch|state.ready ; riscv_wishbone:cpu|riscv_cpu_no:cpu1|riscv_fetch:riscv_fetch|program_counter[21] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.101      ; 2.053      ;
; 1.835 ; riscv_wishbone:cpu|riscv_cpu_no:cpu1|riscv_fetch:riscv_fetch|state.ready ; riscv_wishbone:cpu|riscv_cpu_no:cpu1|riscv_fetch:riscv_fetch|program_counter[9]  ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.131      ; 2.152      ;
; 1.835 ; riscv_wishbone:cpu|riscv_cpu_no:cpu1|riscv_fetch:riscv_fetch|state.ready ; riscv_wishbone:cpu|riscv_cpu_no:cpu1|riscv_fetch:riscv_fetch|instruction_reg[29] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.131      ; 2.152      ;
; 1.835 ; riscv_wishbone:cpu|riscv_cpu_no:cpu1|riscv_fetch:riscv_fetch|state.ready ; riscv_wishbone:cpu|riscv_cpu_no:cpu1|riscv_fetch:riscv_fetch|npc[9]              ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.131      ; 2.152      ;
; 1.893 ; riscv_wishbone:cpu|riscv_cpu_no:cpu1|riscv_fetch:riscv_fetch|state.ready ; riscv_wishbone:cpu|riscv_cpu_no:cpu1|riscv_fetch:riscv_fetch|npc[19]             ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.337     ; 1.742      ;
; 1.893 ; riscv_wishbone:cpu|riscv_cpu_no:cpu1|riscv_fetch:riscv_fetch|state.ready ; riscv_wishbone:cpu|riscv_cpu_no:cpu1|riscv_fetch:riscv_fetch|npc[21]             ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.337     ; 1.742      ;
; 1.893 ; riscv_wishbone:cpu|riscv_cpu_no:cpu1|riscv_fetch:riscv_fetch|state.ready ; riscv_wishbone:cpu|riscv_cpu_no:cpu1|riscv_fetch:riscv_fetch|npc[16]             ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.337     ; 1.742      ;
; 1.893 ; riscv_wishbone:cpu|riscv_cpu_no:cpu1|riscv_fetch:riscv_fetch|state.ready ; riscv_wishbone:cpu|riscv_cpu_no:cpu1|riscv_fetch:riscv_fetch|npc[22]             ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.337     ; 1.742      ;
; 1.893 ; riscv_wishbone:cpu|riscv_cpu_no:cpu1|riscv_fetch:riscv_fetch|state.ready ; riscv_wishbone:cpu|riscv_cpu_no:cpu1|riscv_fetch:riscv_fetch|npc[26]             ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.337     ; 1.742      ;
; 2.132 ; riscv_wishbone:cpu|riscv_cpu_no:cpu1|riscv_fetch:riscv_fetch|state.ready ; riscv_wishbone:cpu|riscv_cpu_no:cpu1|riscv_fetch:riscv_fetch|instruction_reg[5]  ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.106      ; 2.424      ;
; 2.155 ; riscv_wishbone:cpu|wshbn_timer:SLV1|tmr_ctrl[0]                          ; riscv_wishbone:cpu|wshbn_timer:SLV1|mtime0[11]                                   ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 2.414      ;
; 2.155 ; riscv_wishbone:cpu|wshbn_timer:SLV1|tmr_ctrl[0]                          ; riscv_wishbone:cpu|wshbn_timer:SLV1|mtime0[12]                                   ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 2.414      ;
; 2.155 ; riscv_wishbone:cpu|wshbn_timer:SLV1|tmr_ctrl[0]                          ; riscv_wishbone:cpu|wshbn_timer:SLV1|mtime0[13]                                   ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 2.414      ;
; 2.155 ; riscv_wishbone:cpu|wshbn_timer:SLV1|tmr_ctrl[0]                          ; riscv_wishbone:cpu|wshbn_timer:SLV1|mtime0[14]                                   ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 2.414      ;
; 2.155 ; riscv_wishbone:cpu|wshbn_timer:SLV1|tmr_ctrl[0]                          ; riscv_wishbone:cpu|wshbn_timer:SLV1|mtime0[15]                                   ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 2.414      ;
; 2.155 ; riscv_wishbone:cpu|wshbn_timer:SLV1|tmr_ctrl[0]                          ; riscv_wishbone:cpu|wshbn_timer:SLV1|mtime0[10]                                   ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 2.414      ;
; 2.155 ; riscv_wishbone:cpu|wshbn_timer:SLV1|tmr_ctrl[0]                          ; riscv_wishbone:cpu|wshbn_timer:SLV1|mtime0[1]                                    ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 2.414      ;
; 2.155 ; riscv_wishbone:cpu|wshbn_timer:SLV1|tmr_ctrl[0]                          ; riscv_wishbone:cpu|wshbn_timer:SLV1|mtime0[2]                                    ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 2.414      ;
; 2.155 ; riscv_wishbone:cpu|wshbn_timer:SLV1|tmr_ctrl[0]                          ; riscv_wishbone:cpu|wshbn_timer:SLV1|mtime0[3]                                    ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 2.414      ;
; 2.155 ; riscv_wishbone:cpu|wshbn_timer:SLV1|tmr_ctrl[0]                          ; riscv_wishbone:cpu|wshbn_timer:SLV1|mtime0[4]                                    ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 2.414      ;
; 2.155 ; riscv_wishbone:cpu|wshbn_timer:SLV1|tmr_ctrl[0]                          ; riscv_wishbone:cpu|wshbn_timer:SLV1|mtime0[5]                                    ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 2.414      ;
; 2.155 ; riscv_wishbone:cpu|wshbn_timer:SLV1|tmr_ctrl[0]                          ; riscv_wishbone:cpu|wshbn_timer:SLV1|mtime0[6]                                    ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 2.414      ;
; 2.155 ; riscv_wishbone:cpu|wshbn_timer:SLV1|tmr_ctrl[0]                          ; riscv_wishbone:cpu|wshbn_timer:SLV1|mtime0[7]                                    ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 2.414      ;
; 2.155 ; riscv_wishbone:cpu|wshbn_timer:SLV1|tmr_ctrl[0]                          ; riscv_wishbone:cpu|wshbn_timer:SLV1|mtime0[8]                                    ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 2.414      ;
; 2.155 ; riscv_wishbone:cpu|wshbn_timer:SLV1|tmr_ctrl[0]                          ; riscv_wishbone:cpu|wshbn_timer:SLV1|mtime0[9]                                    ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 2.414      ;
; 2.199 ; riscv_wishbone:cpu|riscv_cpu_no:cpu1|riscv_fetch:riscv_fetch|state.ready ; riscv_wishbone:cpu|riscv_cpu_no:cpu1|riscv_fetch:riscv_fetch|program_counter[20] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.332     ; 2.053      ;
; 2.199 ; riscv_wishbone:cpu|riscv_cpu_no:cpu1|riscv_fetch:riscv_fetch|state.ready ; riscv_wishbone:cpu|riscv_cpu_no:cpu1|riscv_fetch:riscv_fetch|program_counter[19] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.332     ; 2.053      ;
; 2.199 ; riscv_wishbone:cpu|riscv_cpu_no:cpu1|riscv_fetch:riscv_fetch|state.ready ; riscv_wishbone:cpu|riscv_cpu_no:cpu1|riscv_fetch:riscv_fetch|program_counter[22] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.332     ; 2.053      ;
; 2.265 ; riscv_wishbone:cpu|riscv_cpu_no:cpu1|riscv_fetch:riscv_fetch|state.ready ; riscv_wishbone:cpu|riscv_cpu_no:cpu1|riscv_fetch:riscv_fetch|npc[12]             ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.331     ; 2.120      ;
; 2.333 ; riscv_wishbone:cpu|riscv_cpu_no:cpu1|riscv_fetch:riscv_fetch|state.ready ; riscv_wishbone:cpu|riscv_cpu_no:cpu1|riscv_fetch:riscv_fetch|program_counter[28] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.096      ; 2.615      ;
; 2.333 ; riscv_wishbone:cpu|riscv_cpu_no:cpu1|riscv_fetch:riscv_fetch|state.ready ; riscv_wishbone:cpu|riscv_cpu_no:cpu1|riscv_fetch:riscv_fetch|npc[18]             ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.096      ; 2.615      ;
; 2.333 ; riscv_wishbone:cpu|riscv_cpu_no:cpu1|riscv_fetch:riscv_fetch|state.ready ; riscv_wishbone:cpu|riscv_cpu_no:cpu1|riscv_fetch:riscv_fetch|npc[24]             ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.096      ; 2.615      ;
; 2.443 ; riscv_wishbone:cpu|wshbn_timer:SLV1|tmr_ctrl[0]                          ; riscv_wishbone:cpu|wshbn_timer:SLV1|mtime0[16]                                   ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.075      ; 2.704      ;
; 2.443 ; riscv_wishbone:cpu|wshbn_timer:SLV1|tmr_ctrl[0]                          ; riscv_wishbone:cpu|wshbn_timer:SLV1|mtime0[17]                                   ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.075      ; 2.704      ;
; 2.443 ; riscv_wishbone:cpu|wshbn_timer:SLV1|tmr_ctrl[0]                          ; riscv_wishbone:cpu|wshbn_timer:SLV1|mtime0[18]                                   ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.075      ; 2.704      ;
; 2.443 ; riscv_wishbone:cpu|wshbn_timer:SLV1|tmr_ctrl[0]                          ; riscv_wishbone:cpu|wshbn_timer:SLV1|mtime0[19]                                   ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.075      ; 2.704      ;
; 2.443 ; riscv_wishbone:cpu|wshbn_timer:SLV1|tmr_ctrl[0]                          ; riscv_wishbone:cpu|wshbn_timer:SLV1|mtime0[20]                                   ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.075      ; 2.704      ;
; 2.443 ; riscv_wishbone:cpu|wshbn_timer:SLV1|tmr_ctrl[0]                          ; riscv_wishbone:cpu|wshbn_timer:SLV1|mtime0[21]                                   ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.075      ; 2.704      ;
; 2.443 ; riscv_wishbone:cpu|wshbn_timer:SLV1|tmr_ctrl[0]                          ; riscv_wishbone:cpu|wshbn_timer:SLV1|mtime0[22]                                   ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.075      ; 2.704      ;
; 2.443 ; riscv_wishbone:cpu|wshbn_timer:SLV1|tmr_ctrl[0]                          ; riscv_wishbone:cpu|wshbn_timer:SLV1|mtime0[23]                                   ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.075      ; 2.704      ;
; 2.443 ; riscv_wishbone:cpu|wshbn_timer:SLV1|tmr_ctrl[0]                          ; riscv_wishbone:cpu|wshbn_timer:SLV1|mtime0[24]                                   ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.075      ; 2.704      ;
; 2.443 ; riscv_wishbone:cpu|wshbn_timer:SLV1|tmr_ctrl[0]                          ; riscv_wishbone:cpu|wshbn_timer:SLV1|mtime0[25]                                   ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.075      ; 2.704      ;
; 2.443 ; riscv_wishbone:cpu|wshbn_timer:SLV1|tmr_ctrl[0]                          ; riscv_wishbone:cpu|wshbn_timer:SLV1|mtime0[26]                                   ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.075      ; 2.704      ;
; 2.443 ; riscv_wishbone:cpu|wshbn_timer:SLV1|tmr_ctrl[0]                          ; riscv_wishbone:cpu|wshbn_timer:SLV1|mtime0[27]                                   ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.075      ; 2.704      ;
; 2.443 ; riscv_wishbone:cpu|wshbn_timer:SLV1|tmr_ctrl[0]                          ; riscv_wishbone:cpu|wshbn_timer:SLV1|mtime0[28]                                   ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.075      ; 2.704      ;
; 2.443 ; riscv_wishbone:cpu|wshbn_timer:SLV1|tmr_ctrl[0]                          ; riscv_wishbone:cpu|wshbn_timer:SLV1|mtime0[29]                                   ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.075      ; 2.704      ;
; 2.443 ; riscv_wishbone:cpu|wshbn_timer:SLV1|tmr_ctrl[0]                          ; riscv_wishbone:cpu|wshbn_timer:SLV1|mtime0[30]                                   ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.075      ; 2.704      ;
; 2.443 ; riscv_wishbone:cpu|wshbn_timer:SLV1|tmr_ctrl[0]                          ; riscv_wishbone:cpu|wshbn_timer:SLV1|mtime0[31]                                   ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.075      ; 2.704      ;
; 2.562 ; riscv_wishbone:cpu|riscv_cpu_no:cpu1|riscv_fetch:riscv_fetch|state.ready ; riscv_wishbone:cpu|riscv_cpu_no:cpu1|riscv_fetch:riscv_fetch|instruction_reg[6]  ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.324     ; 2.424      ;
; 2.562 ; riscv_wishbone:cpu|riscv_cpu_no:cpu1|riscv_fetch:riscv_fetch|state.ready ; riscv_wishbone:cpu|riscv_cpu_no:cpu1|riscv_fetch:riscv_fetch|instruction_reg[31] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.324     ; 2.424      ;
; 2.562 ; riscv_wishbone:cpu|riscv_cpu_no:cpu1|riscv_fetch:riscv_fetch|state.ready ; riscv_wishbone:cpu|riscv_cpu_no:cpu1|riscv_fetch:riscv_fetch|take_br_r           ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.324     ; 2.424      ;
; 2.585 ; riscv_wishbone:cpu|riscv_cpu_no:cpu1|riscv_fetch:riscv_fetch|state.ready ; riscv_wishbone:cpu|riscv_cpu_no:cpu1|riscv_fetch:riscv_fetch|npc[0]              ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.096      ; 2.867      ;
; 2.640 ; riscv_wishbone:cpu|riscv_cpu_no:cpu1|riscv_fetch:riscv_fetch|state.ready ; riscv_wishbone:cpu|riscv_cpu_no:cpu1|riscv_fetch:riscv_fetch|npc[2]              ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.119      ; 2.945      ;
; 2.640 ; riscv_wishbone:cpu|riscv_cpu_no:cpu1|riscv_fetch:riscv_fetch|state.ready ; riscv_wishbone:cpu|riscv_cpu_no:cpu1|riscv_fetch:riscv_fetch|npc[3]              ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.119      ; 2.945      ;
; 2.764 ; riscv_wishbone:cpu|riscv_cpu_no:cpu1|riscv_fetch:riscv_fetch|state.ready ; riscv_wishbone:cpu|riscv_cpu_no:cpu1|riscv_fetch:riscv_fetch|npc[28]             ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.335     ; 2.615      ;
; 2.764 ; riscv_wishbone:cpu|riscv_cpu_no:cpu1|riscv_fetch:riscv_fetch|state.ready ; riscv_wishbone:cpu|riscv_cpu_no:cpu1|riscv_fetch:riscv_fetch|npc[25]             ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.335     ; 2.615      ;
; 2.764 ; riscv_wishbone:cpu|riscv_cpu_no:cpu1|riscv_fetch:riscv_fetch|state.ready ; riscv_wishbone:cpu|riscv_cpu_no:cpu1|riscv_fetch:riscv_fetch|npc[27]             ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.335     ; 2.615      ;
; 2.833 ; riscv_wishbone:cpu|riscv_cpu_no:cpu1|riscv_fetch:riscv_fetch|state.ready ; riscv_wishbone:cpu|riscv_cpu_no:cpu1|riscv_fetch:riscv_fetch|program_counter[3]  ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.096      ; 3.115      ;
; 2.833 ; riscv_wishbone:cpu|riscv_cpu_no:cpu1|riscv_fetch:riscv_fetch|state.ready ; riscv_wishbone:cpu|riscv_cpu_no:cpu1|riscv_fetch:riscv_fetch|program_counter[4]  ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.096      ; 3.115      ;
; 2.859 ; riscv_wishbone:cpu|riscv_cpu_no:cpu1|riscv_fetch:riscv_fetch|state.ready ; riscv_wishbone:cpu|riscv_cpu_no:cpu1|riscv_fetch:riscv_fetch|instruction_reg[25] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.163      ; 3.208      ;
; 2.859 ; riscv_wishbone:cpu|riscv_cpu_no:cpu1|riscv_fetch:riscv_fetch|state.ready ; riscv_wishbone:cpu|riscv_cpu_no:cpu1|riscv_fetch:riscv_fetch|instruction_reg[22] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.163      ; 3.208      ;
; 2.859 ; riscv_wishbone:cpu|riscv_cpu_no:cpu1|riscv_fetch:riscv_fetch|state.ready ; riscv_wishbone:cpu|riscv_cpu_no:cpu1|riscv_fetch:riscv_fetch|instruction_reg[21] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.163      ; 3.208      ;
; 2.859 ; riscv_wishbone:cpu|riscv_cpu_no:cpu1|riscv_fetch:riscv_fetch|state.ready ; riscv_wishbone:cpu|riscv_cpu_no:cpu1|riscv_fetch:riscv_fetch|npc[5]              ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.163      ; 3.208      ;
; 2.860 ; riscv_wishbone:cpu|riscv_cpu_no:cpu1|riscv_fetch:riscv_fetch|state.ready ; riscv_wishbone:cpu|riscv_cpu_no:cpu1|riscv_fetch:riscv_fetch|instruction_reg[9]  ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.139      ; 3.185      ;
; 2.860 ; riscv_wishbone:cpu|riscv_cpu_no:cpu1|riscv_fetch:riscv_fetch|state.ready ; riscv_wishbone:cpu|riscv_cpu_no:cpu1|riscv_fetch:riscv_fetch|instruction_reg[19] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.139      ; 3.185      ;
; 2.860 ; riscv_wishbone:cpu|riscv_cpu_no:cpu1|riscv_fetch:riscv_fetch|state.ready ; riscv_wishbone:cpu|riscv_cpu_no:cpu1|riscv_fetch:riscv_fetch|instruction_reg[23] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.139      ; 3.185      ;
; 2.860 ; riscv_wishbone:cpu|riscv_cpu_no:cpu1|riscv_fetch:riscv_fetch|state.ready ; riscv_wishbone:cpu|riscv_cpu_no:cpu1|riscv_fetch:riscv_fetch|instruction_reg[24] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.139      ; 3.185      ;
; 2.942 ; riscv_wishbone:cpu|riscv_cpu_no:cpu1|riscv_fetch:riscv_fetch|state.ready ; riscv_wishbone:cpu|riscv_cpu_no:cpu1|riscv_fetch:riscv_fetch|npc[10]             ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.120      ; 3.248      ;
; 2.964 ; riscv_wishbone:cpu|riscv_cpu_no:cpu1|riscv_fetch:riscv_fetch|state.ready ; riscv_wishbone:cpu|riscv_cpu_no:cpu1|riscv_fetch:riscv_fetch|instruction_reg[27] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 3.230      ;
; 2.964 ; riscv_wishbone:cpu|riscv_cpu_no:cpu1|riscv_fetch:riscv_fetch|state.ready ; riscv_wishbone:cpu|riscv_cpu_no:cpu1|riscv_fetch:riscv_fetch|npc[7]              ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 3.230      ;
; 2.996 ; riscv_wishbone:cpu|riscv_cpu_no:cpu1|riscv_fetch:riscv_fetch|state.ready ; riscv_wishbone:cpu|riscv_cpu_no:cpu1|riscv_fetch:riscv_fetch|program_counter[12] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.348     ; 2.834      ;
; 2.996 ; riscv_wishbone:cpu|riscv_cpu_no:cpu1|riscv_fetch:riscv_fetch|state.ready ; riscv_wishbone:cpu|riscv_cpu_no:cpu1|riscv_fetch:riscv_fetch|program_counter[25] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.348     ; 2.834      ;
; 2.996 ; riscv_wishbone:cpu|riscv_cpu_no:cpu1|riscv_fetch:riscv_fetch|state.ready ; riscv_wishbone:cpu|riscv_cpu_no:cpu1|riscv_fetch:riscv_fetch|program_counter[24] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.348     ; 2.834      ;
; 3.140 ; button_debouncer:debouncer|data_out                                      ; riscv_wishbone:cpu|wshbn_timer:SLV1|mtime0[0]                                    ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.115      ; 3.441      ;
; 3.169 ; riscv_wishbone:cpu|riscv_cpu_no:cpu1|riscv_fetch:riscv_fetch|state.ready ; riscv_wishbone:cpu|riscv_cpu_no:cpu1|riscv_fetch:riscv_fetch|program_counter[2]  ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.127      ; 3.482      ;
; 3.169 ; riscv_wishbone:cpu|riscv_cpu_no:cpu1|riscv_fetch:riscv_fetch|state.ready ; riscv_wishbone:cpu|riscv_cpu_no:cpu1|riscv_fetch:riscv_fetch|program_counter[13] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.127      ; 3.482      ;
; 3.203 ; riscv_wishbone:cpu|riscv_cpu_no:cpu1|riscv_fetch:riscv_fetch|state.ready ; riscv_wishbone:cpu|riscv_cpu_no:cpu1|riscv_fetch:riscv_fetch|npc[4]              ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.330     ; 3.059      ;
; 3.228 ; riscv_wishbone:cpu|riscv_cpu_no:cpu1|riscv_fetch:riscv_fetch|state.ready ; riscv_wishbone:cpu|riscv_cpu_no:cpu1|riscv_fetch:riscv_fetch|program_counter[10] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.137      ; 3.551      ;
; 3.228 ; riscv_wishbone:cpu|riscv_cpu_no:cpu1|riscv_fetch:riscv_fetch|state.ready ; riscv_wishbone:cpu|riscv_cpu_no:cpu1|riscv_fetch:riscv_fetch|program_counter[7]  ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.137      ; 3.551      ;
; 3.228 ; riscv_wishbone:cpu|riscv_cpu_no:cpu1|riscv_fetch:riscv_fetch|state.ready ; riscv_wishbone:cpu|riscv_cpu_no:cpu1|riscv_fetch:riscv_fetch|program_counter[1]  ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.137      ; 3.551      ;
; 3.228 ; riscv_wishbone:cpu|riscv_cpu_no:cpu1|riscv_fetch:riscv_fetch|state.ready ; riscv_wishbone:cpu|riscv_cpu_no:cpu1|riscv_fetch:riscv_fetch|program_counter[0]  ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.137      ; 3.551      ;
; 3.238 ; riscv_wishbone:cpu|riscv_cpu_no:cpu1|riscv_fetch:riscv_fetch|state.ready ; riscv_wishbone:cpu|riscv_cpu_no:cpu1|riscv_fetch:riscv_fetch|instruction_reg[14] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.150      ; 3.574      ;
; 3.292 ; riscv_wishbone:cpu|riscv_cpu_no:cpu1|riscv_fetch:riscv_fetch|state.ready ; riscv_wishbone:cpu|riscv_cpu_no:cpu1|riscv_fetch:riscv_fetch|instruction_reg[26] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.322     ; 3.156      ;
; 3.292 ; riscv_wishbone:cpu|riscv_cpu_no:cpu1|riscv_fetch:riscv_fetch|state.ready ; riscv_wishbone:cpu|riscv_cpu_no:cpu1|riscv_fetch:riscv_fetch|instruction_reg[8]  ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.322     ; 3.156      ;
; 3.292 ; riscv_wishbone:cpu|riscv_cpu_no:cpu1|riscv_fetch:riscv_fetch|state.ready ; riscv_wishbone:cpu|riscv_cpu_no:cpu1|riscv_fetch:riscv_fetch|instruction_reg[7]  ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.322     ; 3.156      ;
; 3.292 ; riscv_wishbone:cpu|riscv_cpu_no:cpu1|riscv_fetch:riscv_fetch|state.ready ; riscv_wishbone:cpu|riscv_cpu_no:cpu1|riscv_fetch:riscv_fetch|instruction_reg[18] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.322     ; 3.156      ;
; 3.292 ; riscv_wishbone:cpu|riscv_cpu_no:cpu1|riscv_fetch:riscv_fetch|state.ready ; riscv_wishbone:cpu|riscv_cpu_no:cpu1|riscv_fetch:riscv_fetch|instruction_reg[17] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.322     ; 3.156      ;
; 3.292 ; riscv_wishbone:cpu|riscv_cpu_no:cpu1|riscv_fetch:riscv_fetch|state.ready ; riscv_wishbone:cpu|riscv_cpu_no:cpu1|riscv_fetch:riscv_fetch|instruction_reg[11] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.322     ; 3.156      ;
; 3.299 ; riscv_wishbone:cpu|riscv_cpu_no:cpu1|riscv_fetch:riscv_fetch|state.ready ; riscv_wishbone:cpu|riscv_cpu_no:cpu1|riscv_fetch:riscv_fetch|npc[17]             ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.129      ; 3.614      ;
; 3.311 ; riscv_wishbone:cpu|riscv_cpu_no:cpu1|riscv_fetch:riscv_fetch|state.ready ; riscv_wishbone:cpu|riscv_cpu_no:cpu1|riscv_fetch:riscv_fetch|program_counter[26] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.347     ; 3.150      ;
; 3.326 ; riscv_wishbone:cpu|riscv_cpu_no:cpu1|riscv_fetch:riscv_fetch|state.ready ; riscv_wishbone:cpu|riscv_cpu_no:cpu1|riscv_fetch:riscv_fetch|instruction_reg[1]  ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.323     ; 3.189      ;
; 3.326 ; riscv_wishbone:cpu|riscv_cpu_no:cpu1|riscv_fetch:riscv_fetch|state.ready ; riscv_wishbone:cpu|riscv_cpu_no:cpu1|riscv_fetch:riscv_fetch|instruction_reg[2]  ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.323     ; 3.189      ;
; 3.326 ; riscv_wishbone:cpu|riscv_cpu_no:cpu1|riscv_fetch:riscv_fetch|state.ready ; riscv_wishbone:cpu|riscv_cpu_no:cpu1|riscv_fetch:riscv_fetch|instruction_reg[4]  ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.323     ; 3.189      ;
; 3.326 ; riscv_wishbone:cpu|riscv_cpu_no:cpu1|riscv_fetch:riscv_fetch|state.ready ; riscv_wishbone:cpu|riscv_cpu_no:cpu1|riscv_fetch:riscv_fetch|instruction_reg[13] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.323     ; 3.189      ;
+-------+--------------------------------------------------------------------------+----------------------------------------------------------------------------------+----------------------------------------------------+----------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                   ;
+--------+--------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                        ; To Node                                                                                                                                               ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 1.363  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]                      ; riscv_wishbone:cpu|d_cache:M1|altsyncram:altsyncram_component|altsyncram_mot3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[3]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 1.631      ;
; 1.363  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]                      ; riscv_wishbone:cpu|d_cache:M1|altsyncram:altsyncram_component|altsyncram_mot3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[4]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 1.631      ;
; 1.363  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]                      ; riscv_wishbone:cpu|d_cache:M1|altsyncram:altsyncram_component|altsyncram_mot3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[5]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 1.631      ;
; 1.363  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]                      ; riscv_wishbone:cpu|d_cache:M1|altsyncram:altsyncram_component|altsyncram_mot3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[6]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 1.631      ;
; 1.363  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]                      ; riscv_wishbone:cpu|d_cache:M1|altsyncram:altsyncram_component|altsyncram_mot3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[7]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 1.631      ;
; 1.363  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]                      ; riscv_wishbone:cpu|d_cache:M1|altsyncram:altsyncram_component|altsyncram_mot3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[8]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 1.631      ;
; 1.363  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]                      ; riscv_wishbone:cpu|d_cache:M1|altsyncram:altsyncram_component|altsyncram_mot3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[9]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 1.631      ;
; 1.363  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]                      ; riscv_wishbone:cpu|d_cache:M1|altsyncram:altsyncram_component|altsyncram_mot3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[10]           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 1.631      ;
; 1.363  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]                      ; riscv_wishbone:cpu|d_cache:M1|altsyncram:altsyncram_component|altsyncram_mot3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[11]           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 1.631      ;
; 1.363  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]                      ; riscv_wishbone:cpu|d_cache:M1|altsyncram:altsyncram_component|altsyncram_mot3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[0]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 1.631      ;
; 1.363  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]                      ; riscv_wishbone:cpu|d_cache:M1|altsyncram:altsyncram_component|altsyncram_mot3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[1]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 1.631      ;
; 1.363  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]                      ; riscv_wishbone:cpu|d_cache:M1|altsyncram:altsyncram_component|altsyncram_mot3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[2]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 1.631      ;
; 1.399  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                      ; riscv_wishbone:cpu|i_cache:M0|altsyncram:altsyncram_component|altsyncram_cbc1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[1] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 1.667      ;
; 1.399  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                      ; riscv_wishbone:cpu|i_cache:M0|altsyncram:altsyncram_component|altsyncram_cbc1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 1.667      ;
; 1.399  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                      ; riscv_wishbone:cpu|i_cache:M0|altsyncram:altsyncram_component|altsyncram_cbc1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 1.667      ;
; 1.399  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                      ; riscv_wishbone:cpu|i_cache:M0|altsyncram:altsyncram_component|altsyncram_cbc1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[5] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 1.667      ;
; 1.399  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                      ; riscv_wishbone:cpu|i_cache:M0|altsyncram:altsyncram_component|altsyncram_cbc1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 1.667      ;
; 1.399  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                      ; riscv_wishbone:cpu|i_cache:M0|altsyncram:altsyncram_component|altsyncram_cbc1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[4] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 1.667      ;
; 1.404  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 1.671      ;
; 1.404  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[2]~reg0                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 1.671      ;
; 1.492  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.097      ; 1.775      ;
; 1.492  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.097      ; 1.775      ;
; 1.492  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.097      ; 1.775      ;
; 1.501  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.096      ; 1.783      ;
; 1.501  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.096      ; 1.783      ;
; 1.501  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3]                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.096      ; 1.783      ;
; 1.501  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4]                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.096      ; 1.783      ;
; 1.501  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[5]                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.096      ; 1.783      ;
; 1.501  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[6]                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.096      ; 1.783      ;
; 1.501  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7]                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.096      ; 1.783      ;
; 1.501  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[8]                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.096      ; 1.783      ;
; 1.501  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[9]                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.096      ; 1.783      ;
; 1.634  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.101      ; 1.921      ;
; 1.641  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; riscv_wishbone:cpu|i_cache:M0|altsyncram:altsyncram_component|altsyncram_cbc1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[10]           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.086      ; 1.913      ;
; 1.641  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; riscv_wishbone:cpu|i_cache:M0|altsyncram:altsyncram_component|altsyncram_cbc1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[9]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.086      ; 1.913      ;
; 1.641  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; riscv_wishbone:cpu|i_cache:M0|altsyncram:altsyncram_component|altsyncram_cbc1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[8]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.086      ; 1.913      ;
; 1.641  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; riscv_wishbone:cpu|i_cache:M0|altsyncram:altsyncram_component|altsyncram_cbc1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[7]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.086      ; 1.913      ;
; 1.641  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; riscv_wishbone:cpu|i_cache:M0|altsyncram:altsyncram_component|altsyncram_cbc1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[6]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.086      ; 1.913      ;
; 1.641  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; riscv_wishbone:cpu|i_cache:M0|altsyncram:altsyncram_component|altsyncram_cbc1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[5]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.086      ; 1.913      ;
; 1.641  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; riscv_wishbone:cpu|i_cache:M0|altsyncram:altsyncram_component|altsyncram_cbc1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[4]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.086      ; 1.913      ;
; 1.641  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; riscv_wishbone:cpu|i_cache:M0|altsyncram:altsyncram_component|altsyncram_cbc1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[3]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.086      ; 1.913      ;
; 1.641  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; riscv_wishbone:cpu|i_cache:M0|altsyncram:altsyncram_component|altsyncram_cbc1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[2]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.086      ; 1.913      ;
; 1.641  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; riscv_wishbone:cpu|i_cache:M0|altsyncram:altsyncram_component|altsyncram_cbc1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[1]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.086      ; 1.913      ;
; 1.641  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; riscv_wishbone:cpu|i_cache:M0|altsyncram:altsyncram_component|altsyncram_cbc1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[0]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.086      ; 1.913      ;
; 1.692  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.100      ; 1.978      ;
; 1.692  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.100      ; 1.978      ;
; 1.795  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 2.063      ;
; 1.815  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][4]                      ; riscv_wishbone:cpu|d_cache:M1|altsyncram:altsyncram_component|altsyncram_mot3:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[3]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.064      ; 2.065      ;
; 1.815  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][4]                      ; riscv_wishbone:cpu|d_cache:M1|altsyncram:altsyncram_component|altsyncram_mot3:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[2]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.064      ; 2.065      ;
; 1.815  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][4]                      ; riscv_wishbone:cpu|d_cache:M1|altsyncram:altsyncram_component|altsyncram_mot3:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[1]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.064      ; 2.065      ;
; 1.815  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][4]                      ; riscv_wishbone:cpu|d_cache:M1|altsyncram:altsyncram_component|altsyncram_mot3:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[0]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.064      ; 2.065      ;
; 1.822  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][3]                      ; riscv_wishbone:cpu|d_cache:M1|altsyncram:altsyncram_component|altsyncram_mot3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[1] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 2.069      ;
; 1.822  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][3]                      ; riscv_wishbone:cpu|d_cache:M1|altsyncram:altsyncram_component|altsyncram_mot3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 2.069      ;
; 1.822  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][3]                      ; riscv_wishbone:cpu|d_cache:M1|altsyncram:altsyncram_component|altsyncram_mot3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 2.069      ;
; 1.822  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][3]                      ; riscv_wishbone:cpu|d_cache:M1|altsyncram:altsyncram_component|altsyncram_mot3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[4] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 2.069      ;
; 1.822  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][3]                      ; riscv_wishbone:cpu|d_cache:M1|altsyncram:altsyncram_component|altsyncram_mot3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[5] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 2.069      ;
; 1.822  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][3]                      ; riscv_wishbone:cpu|d_cache:M1|altsyncram:altsyncram_component|altsyncram_mot3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 2.069      ;
; 2.038  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][3]                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.101      ; 2.325      ;
; 2.038  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][2]                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.101      ; 2.325      ;
; 2.038  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][1]                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.101      ; 2.325      ;
; 2.038  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][0]                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.101      ; 2.325      ;
; 2.038  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][4]                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.101      ; 2.325      ;
; 2.038  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][3]                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.101      ; 2.325      ;
; 2.038  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][2]                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.101      ; 2.325      ;
; 2.038  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][1]                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.101      ; 2.325      ;
; 2.038  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.101      ; 2.325      ;
; 2.038  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][4]                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.101      ; 2.325      ;
; 2.049  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][3]                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.100      ; 2.335      ;
; 2.049  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][4]                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.100      ; 2.335      ;
; 2.049  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][0]                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.100      ; 2.335      ;
; 2.049  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][1]                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.100      ; 2.335      ;
; 2.049  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][2]                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.100      ; 2.335      ;
; 2.049  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.100      ; 2.335      ;
; 2.049  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.100      ; 2.335      ;
; 2.049  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.100      ; 2.335      ;
; 2.049  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.100      ; 2.335      ;
; 2.049  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.100      ; 2.335      ;
; 2.055  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[1]                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.099      ; 2.340      ;
; 2.055  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.099      ; 2.340      ;
; 2.055  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.099      ; 2.340      ;
; 2.055  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.099      ; 2.340      ;
; 2.055  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.099      ; 2.340      ;
; 2.055  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.099      ; 2.340      ;
; 2.074  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; riscv_wishbone:cpu|i_cache:M0|altsyncram:altsyncram_component|altsyncram_cbc1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[0]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.083      ; 2.343      ;
; 2.074  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; riscv_wishbone:cpu|i_cache:M0|altsyncram:altsyncram_component|altsyncram_cbc1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[3]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.083      ; 2.343      ;
; 2.074  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; riscv_wishbone:cpu|i_cache:M0|altsyncram:altsyncram_component|altsyncram_cbc1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[2]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.083      ; 2.343      ;
; 2.074  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; riscv_wishbone:cpu|i_cache:M0|altsyncram:altsyncram_component|altsyncram_cbc1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[1]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.083      ; 2.343      ;
; 2.080  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]                      ; riscv_wishbone:cpu|d_cache:M1|altsyncram:altsyncram_component|altsyncram_mot3:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[3]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.064      ; 2.330      ;
; 2.080  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]                      ; riscv_wishbone:cpu|d_cache:M1|altsyncram:altsyncram_component|altsyncram_mot3:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[2]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.064      ; 2.330      ;
; 2.080  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]                      ; riscv_wishbone:cpu|d_cache:M1|altsyncram:altsyncram_component|altsyncram_mot3:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[1]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.064      ; 2.330      ;
; 2.080  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]                      ; riscv_wishbone:cpu|d_cache:M1|altsyncram:altsyncram_component|altsyncram_mot3:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[0]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.064      ; 2.330      ;
; 2.211  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                      ; riscv_wishbone:cpu|i_cache:M0|altsyncram:altsyncram_component|altsyncram_cbc1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[0]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.083      ; 2.480      ;
; 2.211  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                      ; riscv_wishbone:cpu|i_cache:M0|altsyncram:altsyncram_component|altsyncram_cbc1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[3]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.083      ; 2.480      ;
; 2.211  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                      ; riscv_wishbone:cpu|i_cache:M0|altsyncram:altsyncram_component|altsyncram_cbc1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[2]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.083      ; 2.480      ;
; 2.211  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                      ; riscv_wishbone:cpu|i_cache:M0|altsyncram:altsyncram_component|altsyncram_cbc1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[1]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.083      ; 2.480      ;
; 2.328  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; riscv_wishbone:cpu|i_cache:M0|altsyncram:altsyncram_component|altsyncram_cbc1:auto_generated|sld_mod_ram_rom:mgl_prim2|is_in_use_reg                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.103      ; 2.617      ;
; 2.345  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; riscv_wishbone:cpu|d_cache:M1|altsyncram:altsyncram_component|altsyncram_mot3:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.085      ; 2.616      ;
; 2.345  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; riscv_wishbone:cpu|d_cache:M1|altsyncram:altsyncram_component|altsyncram_mot3:auto_generated|sld_mod_ram_rom:mgl_prim2|is_in_use_reg                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.085      ; 2.616      ;
; 2.687  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; riscv_wishbone:cpu|i_cache:M0|altsyncram:altsyncram_component|altsyncram_cbc1:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.107      ; 2.980      ;
; 51.257 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; -50.000      ; 0.329      ; 1.772      ;
+--------+--------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'pll_50|altpll_component|auto_generated|pll1|clk[0]'                                                                                                               ;
+-------+--------------+----------------+------------------+----------------------------------------------------+------------+----------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                              ; Clock Edge ; Target                                                                           ;
+-------+--------------+----------------+------------------+----------------------------------------------------+------------+----------------------------------------------------------------------------------+
; 9.697 ; 9.917        ; 0.220          ; High Pulse Width ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; riscv_wishbone:cpu|wshbn_master:wbus|adr_r[0]                                    ;
; 9.697 ; 9.917        ; 0.220          ; High Pulse Width ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; riscv_wishbone:cpu|wshbn_master:wbus|dat_o_r[11]                                 ;
; 9.697 ; 9.917        ; 0.220          ; High Pulse Width ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; riscv_wishbone:cpu|wshbn_master:wbus|dat_o_r[14]                                 ;
; 9.697 ; 9.917        ; 0.220          ; High Pulse Width ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; riscv_wishbone:cpu|wshbn_master:wbus|dat_o_r[30]                                 ;
; 9.697 ; 9.917        ; 0.220          ; High Pulse Width ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; riscv_wishbone:cpu|wshbn_master:wbus|dat_o_r[6]                                  ;
; 9.698 ; 9.918        ; 0.220          ; High Pulse Width ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; riscv_wishbone:cpu|wshbn_master:wbus|dat_o_r[12]                                 ;
; 9.698 ; 9.918        ; 0.220          ; High Pulse Width ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; riscv_wishbone:cpu|wshbn_master:wbus|dat_o_r[15]                                 ;
; 9.698 ; 9.918        ; 0.220          ; High Pulse Width ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; riscv_wishbone:cpu|wshbn_master:wbus|dat_o_r[17]                                 ;
; 9.698 ; 9.918        ; 0.220          ; High Pulse Width ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; riscv_wishbone:cpu|wshbn_master:wbus|dat_o_r[1]                                  ;
; 9.698 ; 9.918        ; 0.220          ; High Pulse Width ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; riscv_wishbone:cpu|wshbn_master:wbus|dat_o_r[22]                                 ;
; 9.698 ; 9.918        ; 0.220          ; High Pulse Width ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; riscv_wishbone:cpu|wshbn_master:wbus|dat_o_r[23]                                 ;
; 9.698 ; 9.918        ; 0.220          ; High Pulse Width ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; riscv_wishbone:cpu|wshbn_master:wbus|dat_o_r[25]                                 ;
; 9.698 ; 9.918        ; 0.220          ; High Pulse Width ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; riscv_wishbone:cpu|wshbn_master:wbus|dat_o_r[28]                                 ;
; 9.698 ; 9.918        ; 0.220          ; High Pulse Width ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; riscv_wishbone:cpu|wshbn_master:wbus|dat_o_r[29]                                 ;
; 9.698 ; 9.918        ; 0.220          ; High Pulse Width ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; riscv_wishbone:cpu|wshbn_master:wbus|dat_o_r[31]                                 ;
; 9.698 ; 9.918        ; 0.220          ; High Pulse Width ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; riscv_wishbone:cpu|wshbn_master:wbus|dat_o_r[3]                                  ;
; 9.698 ; 9.918        ; 0.220          ; High Pulse Width ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; riscv_wishbone:cpu|wshbn_master:wbus|dat_o_r[4]                                  ;
; 9.698 ; 9.918        ; 0.220          ; High Pulse Width ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; riscv_wishbone:cpu|wshbn_master:wbus|dat_o_r[7]                                  ;
; 9.698 ; 9.918        ; 0.220          ; High Pulse Width ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; riscv_wishbone:cpu|wshbn_master:wbus|dat_o_r[9]                                  ;
; 9.699 ; 9.919        ; 0.220          ; High Pulse Width ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; riscv_wishbone:cpu|riscv_cpu_no:cpu1|MEPC[12]                                    ;
; 9.700 ; 9.920        ; 0.220          ; High Pulse Width ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; riscv_wishbone:cpu|riscv_cpu_no:cpu1|MEPC[6]                                     ;
; 9.700 ; 9.920        ; 0.220          ; High Pulse Width ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; riscv_wishbone:cpu|wshbn_master:wbus|adr_r[1]                                    ;
; 9.700 ; 9.920        ; 0.220          ; High Pulse Width ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; riscv_wishbone:cpu|wshbn_master:wbus|adr_r[3]                                    ;
; 9.700 ; 9.920        ; 0.220          ; High Pulse Width ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; riscv_wishbone:cpu|wshbn_master:wbus|adr_r[4]                                    ;
; 9.700 ; 9.920        ; 0.220          ; High Pulse Width ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; riscv_wishbone:cpu|wshbn_master:wbus|adr_r[6]                                    ;
; 9.700 ; 9.920        ; 0.220          ; High Pulse Width ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; riscv_wishbone:cpu|wshbn_master:wbus|adr_r[7]                                    ;
; 9.701 ; 9.921        ; 0.220          ; High Pulse Width ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; riscv_wishbone:cpu|riscv_cpu_no:cpu1|MEPC[11]                                    ;
; 9.702 ; 9.922        ; 0.220          ; High Pulse Width ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; riscv_wishbone:cpu|riscv_cpu_no:cpu1|rs2_reg[11]                                 ;
; 9.703 ; 9.923        ; 0.220          ; High Pulse Width ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; riscv_wishbone:cpu|riscv_cpu_no:cpu1|rs2_reg[7]                                  ;
; 9.703 ; 9.923        ; 0.220          ; High Pulse Width ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; riscv_wishbone:cpu|wshbn_master:wbus|dat_o_r[20]                                 ;
; 9.703 ; 9.923        ; 0.220          ; High Pulse Width ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; riscv_wishbone:cpu|wshbn_master:wbus|dat_o_r[21]                                 ;
; 9.705 ; 9.925        ; 0.220          ; High Pulse Width ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; riscv_wishbone:cpu|riscv_cpu_no:cpu1|riscv_regfile:riscv_regfile|regfile[13][0]  ;
; 9.705 ; 9.925        ; 0.220          ; High Pulse Width ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; riscv_wishbone:cpu|riscv_cpu_no:cpu1|riscv_regfile:riscv_regfile|regfile[13][1]  ;
; 9.705 ; 9.925        ; 0.220          ; High Pulse Width ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; riscv_wishbone:cpu|riscv_cpu_no:cpu1|riscv_regfile:riscv_regfile|regfile[13][2]  ;
; 9.705 ; 9.925        ; 0.220          ; High Pulse Width ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; riscv_wishbone:cpu|riscv_cpu_no:cpu1|riscv_regfile:riscv_regfile|regfile[13][3]  ;
; 9.705 ; 9.925        ; 0.220          ; High Pulse Width ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; riscv_wishbone:cpu|riscv_cpu_no:cpu1|riscv_regfile:riscv_regfile|regfile[13][4]  ;
; 9.705 ; 9.925        ; 0.220          ; High Pulse Width ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; riscv_wishbone:cpu|riscv_cpu_no:cpu1|riscv_regfile:riscv_regfile|regfile[13][5]  ;
; 9.705 ; 9.925        ; 0.220          ; High Pulse Width ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; riscv_wishbone:cpu|riscv_cpu_no:cpu1|riscv_regfile:riscv_regfile|regfile[13][6]  ;
; 9.705 ; 9.925        ; 0.220          ; High Pulse Width ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; riscv_wishbone:cpu|riscv_cpu_no:cpu1|riscv_regfile:riscv_regfile|regfile[13][7]  ;
; 9.705 ; 9.925        ; 0.220          ; High Pulse Width ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; riscv_wishbone:cpu|riscv_cpu_no:cpu1|riscv_regfile:riscv_regfile|regfile[14][1]  ;
; 9.705 ; 9.925        ; 0.220          ; High Pulse Width ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; riscv_wishbone:cpu|riscv_cpu_no:cpu1|riscv_regfile:riscv_regfile|regfile[14][2]  ;
; 9.705 ; 9.925        ; 0.220          ; High Pulse Width ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; riscv_wishbone:cpu|riscv_cpu_no:cpu1|riscv_regfile:riscv_regfile|regfile[14][3]  ;
; 9.705 ; 9.925        ; 0.220          ; High Pulse Width ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; riscv_wishbone:cpu|riscv_cpu_no:cpu1|riscv_regfile:riscv_regfile|regfile[14][4]  ;
; 9.705 ; 9.925        ; 0.220          ; High Pulse Width ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; riscv_wishbone:cpu|riscv_cpu_no:cpu1|riscv_regfile:riscv_regfile|regfile[14][5]  ;
; 9.705 ; 9.925        ; 0.220          ; High Pulse Width ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; riscv_wishbone:cpu|riscv_cpu_no:cpu1|riscv_regfile:riscv_regfile|regfile[14][6]  ;
; 9.705 ; 9.925        ; 0.220          ; High Pulse Width ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; riscv_wishbone:cpu|riscv_cpu_no:cpu1|riscv_regfile:riscv_regfile|regfile[14][7]  ;
; 9.705 ; 9.925        ; 0.220          ; High Pulse Width ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; riscv_wishbone:cpu|riscv_cpu_no:cpu1|rs2_reg[2]                                  ;
; 9.705 ; 9.925        ; 0.220          ; High Pulse Width ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; riscv_wishbone:cpu|riscv_cpu_no:cpu1|rs2_reg[3]                                  ;
; 9.706 ; 9.926        ; 0.220          ; High Pulse Width ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; riscv_wishbone:cpu|riscv_cpu_no:cpu1|MEPC[3]                                     ;
; 9.706 ; 9.926        ; 0.220          ; High Pulse Width ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; riscv_wishbone:cpu|riscv_cpu_no:cpu1|riscv_fetch:riscv_fetch|npc[1]              ;
; 9.706 ; 9.926        ; 0.220          ; High Pulse Width ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; riscv_wishbone:cpu|wshbn_master:wbus|dat_o_r[16]                                 ;
; 9.707 ; 9.927        ; 0.220          ; High Pulse Width ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; HEX0_D[2]~reg0                                                                   ;
; 9.707 ; 9.927        ; 0.220          ; High Pulse Width ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; riscv_wishbone:cpu|riscv_cpu_no:cpu1|MEPC[7]                                     ;
; 9.707 ; 9.927        ; 0.220          ; High Pulse Width ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; riscv_wishbone:cpu|riscv_cpu_no:cpu1|alu_reg[18]                                 ;
; 9.707 ; 9.927        ; 0.220          ; High Pulse Width ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; riscv_wishbone:cpu|riscv_cpu_no:cpu1|riscv_fetch:riscv_fetch|instruction_reg[27] ;
; 9.707 ; 9.927        ; 0.220          ; High Pulse Width ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; riscv_wishbone:cpu|riscv_cpu_no:cpu1|riscv_fetch:riscv_fetch|npc[7]              ;
; 9.708 ; 9.928        ; 0.220          ; High Pulse Width ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; button_debouncer:debouncer|counter[10]                                           ;
; 9.708 ; 9.928        ; 0.220          ; High Pulse Width ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; button_debouncer:debouncer|counter[11]                                           ;
; 9.708 ; 9.928        ; 0.220          ; High Pulse Width ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; button_debouncer:debouncer|counter[12]                                           ;
; 9.708 ; 9.928        ; 0.220          ; High Pulse Width ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; button_debouncer:debouncer|counter[13]                                           ;
; 9.708 ; 9.928        ; 0.220          ; High Pulse Width ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; button_debouncer:debouncer|counter[14]                                           ;
; 9.708 ; 9.928        ; 0.220          ; High Pulse Width ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; button_debouncer:debouncer|counter[15]                                           ;
; 9.708 ; 9.928        ; 0.220          ; High Pulse Width ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; button_debouncer:debouncer|counter[16]                                           ;
; 9.708 ; 9.928        ; 0.220          ; High Pulse Width ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; button_debouncer:debouncer|counter[17]                                           ;
; 9.708 ; 9.928        ; 0.220          ; High Pulse Width ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; button_debouncer:debouncer|counter[18]                                           ;
; 9.708 ; 9.928        ; 0.220          ; High Pulse Width ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; button_debouncer:debouncer|counter[19]                                           ;
; 9.708 ; 9.928        ; 0.220          ; High Pulse Width ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; button_debouncer:debouncer|counter[20]                                           ;
; 9.708 ; 9.928        ; 0.220          ; High Pulse Width ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; button_debouncer:debouncer|data_in_0                                             ;
; 9.708 ; 9.928        ; 0.220          ; High Pulse Width ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; button_debouncer:debouncer|data_in_1                                             ;
; 9.708 ; 9.928        ; 0.220          ; High Pulse Width ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; button_debouncer:debouncer|data_in_2                                             ;
; 9.708 ; 9.928        ; 0.220          ; High Pulse Width ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; button_debouncer:debouncer|data_in_3                                             ;
; 9.708 ; 9.928        ; 0.220          ; High Pulse Width ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; button_debouncer:debouncer|data_out                                              ;
; 9.708 ; 9.928        ; 0.220          ; High Pulse Width ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; riscv_wishbone:cpu|riscv_cpu_no:cpu1|alu_reg[0]                                  ;
; 9.708 ; 9.928        ; 0.220          ; High Pulse Width ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; riscv_wishbone:cpu|riscv_cpu_no:cpu1|alu_reg[4]                                  ;
; 9.708 ; 9.928        ; 0.220          ; High Pulse Width ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; riscv_wishbone:cpu|riscv_cpu_no:cpu1|data_add_r[1]                               ;
; 9.708 ; 9.928        ; 0.220          ; High Pulse Width ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; riscv_wishbone:cpu|riscv_cpu_no:cpu1|riscv_regfile:riscv_regfile|regfile[11][10] ;
; 9.708 ; 9.928        ; 0.220          ; High Pulse Width ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; riscv_wishbone:cpu|riscv_cpu_no:cpu1|riscv_regfile:riscv_regfile|regfile[11][11] ;
; 9.708 ; 9.928        ; 0.220          ; High Pulse Width ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; riscv_wishbone:cpu|riscv_cpu_no:cpu1|riscv_regfile:riscv_regfile|regfile[11][12] ;
; 9.708 ; 9.928        ; 0.220          ; High Pulse Width ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; riscv_wishbone:cpu|riscv_cpu_no:cpu1|riscv_regfile:riscv_regfile|regfile[11][13] ;
; 9.708 ; 9.928        ; 0.220          ; High Pulse Width ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; riscv_wishbone:cpu|riscv_cpu_no:cpu1|riscv_regfile:riscv_regfile|regfile[11][14] ;
; 9.708 ; 9.928        ; 0.220          ; High Pulse Width ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; riscv_wishbone:cpu|riscv_cpu_no:cpu1|riscv_regfile:riscv_regfile|regfile[11][15] ;
; 9.708 ; 9.928        ; 0.220          ; High Pulse Width ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; riscv_wishbone:cpu|riscv_cpu_no:cpu1|riscv_regfile:riscv_regfile|regfile[11][17] ;
; 9.708 ; 9.928        ; 0.220          ; High Pulse Width ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; riscv_wishbone:cpu|riscv_cpu_no:cpu1|riscv_regfile:riscv_regfile|regfile[11][18] ;
; 9.708 ; 9.928        ; 0.220          ; High Pulse Width ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; riscv_wishbone:cpu|riscv_cpu_no:cpu1|riscv_regfile:riscv_regfile|regfile[11][20] ;
; 9.708 ; 9.928        ; 0.220          ; High Pulse Width ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; riscv_wishbone:cpu|riscv_cpu_no:cpu1|riscv_regfile:riscv_regfile|regfile[11][21] ;
; 9.708 ; 9.928        ; 0.220          ; High Pulse Width ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; riscv_wishbone:cpu|riscv_cpu_no:cpu1|riscv_regfile:riscv_regfile|regfile[11][22] ;
; 9.708 ; 9.928        ; 0.220          ; High Pulse Width ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; riscv_wishbone:cpu|riscv_cpu_no:cpu1|riscv_regfile:riscv_regfile|regfile[11][23] ;
; 9.708 ; 9.928        ; 0.220          ; High Pulse Width ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; riscv_wishbone:cpu|riscv_cpu_no:cpu1|riscv_regfile:riscv_regfile|regfile[11][24] ;
; 9.708 ; 9.928        ; 0.220          ; High Pulse Width ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; riscv_wishbone:cpu|riscv_cpu_no:cpu1|riscv_regfile:riscv_regfile|regfile[11][25] ;
; 9.708 ; 9.928        ; 0.220          ; High Pulse Width ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; riscv_wishbone:cpu|riscv_cpu_no:cpu1|riscv_regfile:riscv_regfile|regfile[11][27] ;
; 9.708 ; 9.928        ; 0.220          ; High Pulse Width ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; riscv_wishbone:cpu|riscv_cpu_no:cpu1|riscv_regfile:riscv_regfile|regfile[13][11] ;
; 9.708 ; 9.928        ; 0.220          ; High Pulse Width ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; riscv_wishbone:cpu|riscv_cpu_no:cpu1|riscv_regfile:riscv_regfile|regfile[13][12] ;
; 9.708 ; 9.928        ; 0.220          ; High Pulse Width ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; riscv_wishbone:cpu|riscv_cpu_no:cpu1|riscv_regfile:riscv_regfile|regfile[13][13] ;
; 9.708 ; 9.928        ; 0.220          ; High Pulse Width ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; riscv_wishbone:cpu|riscv_cpu_no:cpu1|riscv_regfile:riscv_regfile|regfile[13][14] ;
; 9.708 ; 9.928        ; 0.220          ; High Pulse Width ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; riscv_wishbone:cpu|riscv_cpu_no:cpu1|riscv_regfile:riscv_regfile|regfile[13][15] ;
; 9.708 ; 9.928        ; 0.220          ; High Pulse Width ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; riscv_wishbone:cpu|riscv_cpu_no:cpu1|riscv_regfile:riscv_regfile|regfile[13][19] ;
; 9.708 ; 9.928        ; 0.220          ; High Pulse Width ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; riscv_wishbone:cpu|riscv_cpu_no:cpu1|riscv_regfile:riscv_regfile|regfile[13][8]  ;
; 9.708 ; 9.928        ; 0.220          ; High Pulse Width ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; riscv_wishbone:cpu|riscv_cpu_no:cpu1|riscv_regfile:riscv_regfile|regfile[13][9]  ;
; 9.708 ; 9.928        ; 0.220          ; High Pulse Width ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; riscv_wishbone:cpu|riscv_cpu_no:cpu1|riscv_regfile:riscv_regfile|regfile[15][26] ;
; 9.708 ; 9.928        ; 0.220          ; High Pulse Width ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; riscv_wishbone:cpu|riscv_cpu_no:cpu1|riscv_regfile:riscv_regfile|regfile[16][11] ;
+-------+--------------+----------------+------------------+----------------------------------------------------+------------+----------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'CLOCK_50'                                                                                            ;
+--------+--------------+----------------+------------------+----------+------------+--------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock    ; Clock Edge ; Target                                                       ;
+--------+--------------+----------------+------------------+----------+------------+--------------------------------------------------------------+
; 9.819  ; 9.819        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLOCK_50~input|o                                             ;
; 9.820  ; 9.820        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; pll_50|altpll_component|auto_generated|pll1|clk[0]           ;
; 9.820  ; 9.820        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; pll_50|altpll_component|auto_generated|pll1|observablevcoout ;
; 9.837  ; 9.837        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; pll_50|altpll_component|auto_generated|pll1|inclk[0]         ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLOCK_50~input|i                                             ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLOCK_50~input|i                                             ;
; 10.162 ; 10.162       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; pll_50|altpll_component|auto_generated|pll1|inclk[0]         ;
; 10.178 ; 10.178       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; pll_50|altpll_component|auto_generated|pll1|clk[0]           ;
; 10.178 ; 10.178       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; pll_50|altpll_component|auto_generated|pll1|observablevcoout ;
; 10.181 ; 10.181       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLOCK_50~input|o                                             ;
; 16.000 ; 20.000       ; 4.000          ; Port Rate        ; CLOCK_50 ; Rise       ; CLOCK_50                                                     ;
+--------+--------------+----------------+------------------+----------+------------+--------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'altera_reserved_tck'                                                                                                                                                                                         ;
+--------+--------------+----------------+------------------+---------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock               ; Clock Edge ; Target                                                                                                                                                    ;
+--------+--------------+----------------+------------------+---------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; 49.490 ; 49.725       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; riscv_wishbone:cpu|d_cache:M1|altsyncram:altsyncram_component|altsyncram_mot3:auto_generated|altsyncram_lbr2:altsyncram1|ram_block3a10~portb_address_reg0 ;
; 49.490 ; 49.725       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; riscv_wishbone:cpu|d_cache:M1|altsyncram:altsyncram_component|altsyncram_mot3:auto_generated|altsyncram_lbr2:altsyncram1|ram_block3a10~portb_we_reg       ;
; 49.490 ; 49.725       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; riscv_wishbone:cpu|d_cache:M1|altsyncram:altsyncram_component|altsyncram_mot3:auto_generated|altsyncram_lbr2:altsyncram1|ram_block3a4~portb_address_reg0  ;
; 49.490 ; 49.725       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; riscv_wishbone:cpu|d_cache:M1|altsyncram:altsyncram_component|altsyncram_mot3:auto_generated|altsyncram_lbr2:altsyncram1|ram_block3a4~portb_we_reg        ;
; 49.490 ; 49.725       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; riscv_wishbone:cpu|d_cache:M1|altsyncram:altsyncram_component|altsyncram_mot3:auto_generated|altsyncram_lbr2:altsyncram1|ram_block3a9~portb_address_reg0  ;
; 49.490 ; 49.725       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; riscv_wishbone:cpu|d_cache:M1|altsyncram:altsyncram_component|altsyncram_mot3:auto_generated|altsyncram_lbr2:altsyncram1|ram_block3a9~portb_we_reg        ;
; 49.491 ; 49.726       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; riscv_wishbone:cpu|d_cache:M1|altsyncram:altsyncram_component|altsyncram_mot3:auto_generated|altsyncram_lbr2:altsyncram1|ram_block3a11~portb_address_reg0 ;
; 49.491 ; 49.726       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; riscv_wishbone:cpu|d_cache:M1|altsyncram:altsyncram_component|altsyncram_mot3:auto_generated|altsyncram_lbr2:altsyncram1|ram_block3a11~portb_we_reg       ;
; 49.491 ; 49.726       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; riscv_wishbone:cpu|d_cache:M1|altsyncram:altsyncram_component|altsyncram_mot3:auto_generated|altsyncram_lbr2:altsyncram1|ram_block3a14~portb_address_reg0 ;
; 49.491 ; 49.726       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; riscv_wishbone:cpu|d_cache:M1|altsyncram:altsyncram_component|altsyncram_mot3:auto_generated|altsyncram_lbr2:altsyncram1|ram_block3a14~portb_we_reg       ;
; 49.491 ; 49.726       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; riscv_wishbone:cpu|d_cache:M1|altsyncram:altsyncram_component|altsyncram_mot3:auto_generated|altsyncram_lbr2:altsyncram1|ram_block3a6~portb_address_reg0  ;
; 49.491 ; 49.726       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; riscv_wishbone:cpu|d_cache:M1|altsyncram:altsyncram_component|altsyncram_mot3:auto_generated|altsyncram_lbr2:altsyncram1|ram_block3a6~portb_we_reg        ;
; 49.492 ; 49.727       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; riscv_wishbone:cpu|d_cache:M1|altsyncram:altsyncram_component|altsyncram_mot3:auto_generated|altsyncram_lbr2:altsyncram1|ram_block3a1~portb_address_reg0  ;
; 49.492 ; 49.727       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; riscv_wishbone:cpu|d_cache:M1|altsyncram:altsyncram_component|altsyncram_mot3:auto_generated|altsyncram_lbr2:altsyncram1|ram_block3a1~portb_we_reg        ;
; 49.492 ; 49.727       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; riscv_wishbone:cpu|d_cache:M1|altsyncram:altsyncram_component|altsyncram_mot3:auto_generated|altsyncram_lbr2:altsyncram1|ram_block3a8~portb_address_reg0  ;
; 49.492 ; 49.727       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; riscv_wishbone:cpu|d_cache:M1|altsyncram:altsyncram_component|altsyncram_mot3:auto_generated|altsyncram_lbr2:altsyncram1|ram_block3a8~portb_we_reg        ;
; 49.492 ; 49.727       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; riscv_wishbone:cpu|i_cache:M0|altsyncram:altsyncram_component|altsyncram_cbc1:auto_generated|altsyncram_ivd2:altsyncram1|ram_block3a4~portb_address_reg0  ;
; 49.492 ; 49.727       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; riscv_wishbone:cpu|i_cache:M0|altsyncram:altsyncram_component|altsyncram_cbc1:auto_generated|altsyncram_ivd2:altsyncram1|ram_block3a4~portb_we_reg        ;
; 49.493 ; 49.728       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; riscv_wishbone:cpu|d_cache:M1|altsyncram:altsyncram_component|altsyncram_mot3:auto_generated|altsyncram_lbr2:altsyncram1|ram_block3a10~portb_datain_reg0  ;
; 49.493 ; 49.728       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; riscv_wishbone:cpu|d_cache:M1|altsyncram:altsyncram_component|altsyncram_mot3:auto_generated|altsyncram_lbr2:altsyncram1|ram_block3a4~portb_datain_reg0   ;
; 49.493 ; 49.728       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; riscv_wishbone:cpu|d_cache:M1|altsyncram:altsyncram_component|altsyncram_mot3:auto_generated|altsyncram_lbr2:altsyncram1|ram_block3a5~portb_address_reg0  ;
; 49.493 ; 49.728       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; riscv_wishbone:cpu|d_cache:M1|altsyncram:altsyncram_component|altsyncram_mot3:auto_generated|altsyncram_lbr2:altsyncram1|ram_block3a5~portb_we_reg        ;
; 49.493 ; 49.728       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; riscv_wishbone:cpu|d_cache:M1|altsyncram:altsyncram_component|altsyncram_mot3:auto_generated|altsyncram_lbr2:altsyncram1|ram_block3a7~portb_address_reg0  ;
; 49.493 ; 49.728       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; riscv_wishbone:cpu|d_cache:M1|altsyncram:altsyncram_component|altsyncram_mot3:auto_generated|altsyncram_lbr2:altsyncram1|ram_block3a7~portb_we_reg        ;
; 49.493 ; 49.728       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; riscv_wishbone:cpu|d_cache:M1|altsyncram:altsyncram_component|altsyncram_mot3:auto_generated|altsyncram_lbr2:altsyncram1|ram_block3a9~portb_datain_reg0   ;
; 49.493 ; 49.728       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; riscv_wishbone:cpu|i_cache:M0|altsyncram:altsyncram_component|altsyncram_cbc1:auto_generated|altsyncram_ivd2:altsyncram1|ram_block3a0~portb_address_reg0  ;
; 49.493 ; 49.728       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; riscv_wishbone:cpu|i_cache:M0|altsyncram:altsyncram_component|altsyncram_cbc1:auto_generated|altsyncram_ivd2:altsyncram1|ram_block3a0~portb_we_reg        ;
; 49.493 ; 49.728       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; riscv_wishbone:cpu|i_cache:M0|altsyncram:altsyncram_component|altsyncram_cbc1:auto_generated|altsyncram_ivd2:altsyncram1|ram_block3a17~portb_address_reg0 ;
; 49.493 ; 49.728       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; riscv_wishbone:cpu|i_cache:M0|altsyncram:altsyncram_component|altsyncram_cbc1:auto_generated|altsyncram_ivd2:altsyncram1|ram_block3a17~portb_we_reg       ;
; 49.493 ; 49.728       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; riscv_wishbone:cpu|i_cache:M0|altsyncram:altsyncram_component|altsyncram_cbc1:auto_generated|altsyncram_ivd2:altsyncram1|ram_block3a2~portb_address_reg0  ;
; 49.493 ; 49.728       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; riscv_wishbone:cpu|i_cache:M0|altsyncram:altsyncram_component|altsyncram_cbc1:auto_generated|altsyncram_ivd2:altsyncram1|ram_block3a2~portb_we_reg        ;
; 49.493 ; 49.728       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; riscv_wishbone:cpu|i_cache:M0|altsyncram:altsyncram_component|altsyncram_cbc1:auto_generated|altsyncram_ivd2:altsyncram1|ram_block3a6~portb_address_reg0  ;
; 49.493 ; 49.728       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; riscv_wishbone:cpu|i_cache:M0|altsyncram:altsyncram_component|altsyncram_cbc1:auto_generated|altsyncram_ivd2:altsyncram1|ram_block3a6~portb_we_reg        ;
; 49.494 ; 49.729       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; riscv_wishbone:cpu|d_cache:M1|altsyncram:altsyncram_component|altsyncram_mot3:auto_generated|altsyncram_lbr2:altsyncram1|ram_block3a0~portb_address_reg0  ;
; 49.494 ; 49.729       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; riscv_wishbone:cpu|d_cache:M1|altsyncram:altsyncram_component|altsyncram_mot3:auto_generated|altsyncram_lbr2:altsyncram1|ram_block3a0~portb_we_reg        ;
; 49.494 ; 49.729       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; riscv_wishbone:cpu|d_cache:M1|altsyncram:altsyncram_component|altsyncram_mot3:auto_generated|altsyncram_lbr2:altsyncram1|ram_block3a11~portb_datain_reg0  ;
; 49.494 ; 49.729       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; riscv_wishbone:cpu|d_cache:M1|altsyncram:altsyncram_component|altsyncram_mot3:auto_generated|altsyncram_lbr2:altsyncram1|ram_block3a12~portb_address_reg0 ;
; 49.494 ; 49.729       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; riscv_wishbone:cpu|d_cache:M1|altsyncram:altsyncram_component|altsyncram_mot3:auto_generated|altsyncram_lbr2:altsyncram1|ram_block3a12~portb_we_reg       ;
; 49.494 ; 49.729       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; riscv_wishbone:cpu|d_cache:M1|altsyncram:altsyncram_component|altsyncram_mot3:auto_generated|altsyncram_lbr2:altsyncram1|ram_block3a13~portb_address_reg0 ;
; 49.494 ; 49.729       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; riscv_wishbone:cpu|d_cache:M1|altsyncram:altsyncram_component|altsyncram_mot3:auto_generated|altsyncram_lbr2:altsyncram1|ram_block3a13~portb_we_reg       ;
; 49.494 ; 49.729       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; riscv_wishbone:cpu|d_cache:M1|altsyncram:altsyncram_component|altsyncram_mot3:auto_generated|altsyncram_lbr2:altsyncram1|ram_block3a14~portb_datain_reg0  ;
; 49.494 ; 49.729       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; riscv_wishbone:cpu|d_cache:M1|altsyncram:altsyncram_component|altsyncram_mot3:auto_generated|altsyncram_lbr2:altsyncram1|ram_block3a15~portb_address_reg0 ;
; 49.494 ; 49.729       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; riscv_wishbone:cpu|d_cache:M1|altsyncram:altsyncram_component|altsyncram_mot3:auto_generated|altsyncram_lbr2:altsyncram1|ram_block3a15~portb_we_reg       ;
; 49.494 ; 49.729       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; riscv_wishbone:cpu|d_cache:M1|altsyncram:altsyncram_component|altsyncram_mot3:auto_generated|altsyncram_lbr2:altsyncram1|ram_block3a2~portb_address_reg0  ;
; 49.494 ; 49.729       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; riscv_wishbone:cpu|d_cache:M1|altsyncram:altsyncram_component|altsyncram_mot3:auto_generated|altsyncram_lbr2:altsyncram1|ram_block3a2~portb_we_reg        ;
; 49.494 ; 49.729       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; riscv_wishbone:cpu|d_cache:M1|altsyncram:altsyncram_component|altsyncram_mot3:auto_generated|altsyncram_lbr2:altsyncram1|ram_block3a3~portb_address_reg0  ;
; 49.494 ; 49.729       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; riscv_wishbone:cpu|d_cache:M1|altsyncram:altsyncram_component|altsyncram_mot3:auto_generated|altsyncram_lbr2:altsyncram1|ram_block3a3~portb_we_reg        ;
; 49.494 ; 49.729       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; riscv_wishbone:cpu|d_cache:M1|altsyncram:altsyncram_component|altsyncram_mot3:auto_generated|altsyncram_lbr2:altsyncram1|ram_block3a6~portb_datain_reg0   ;
; 49.494 ; 49.729       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; riscv_wishbone:cpu|i_cache:M0|altsyncram:altsyncram_component|altsyncram_cbc1:auto_generated|altsyncram_ivd2:altsyncram1|ram_block3a12~portb_address_reg0 ;
; 49.494 ; 49.729       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; riscv_wishbone:cpu|i_cache:M0|altsyncram:altsyncram_component|altsyncram_cbc1:auto_generated|altsyncram_ivd2:altsyncram1|ram_block3a12~portb_we_reg       ;
; 49.494 ; 49.729       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; riscv_wishbone:cpu|i_cache:M0|altsyncram:altsyncram_component|altsyncram_cbc1:auto_generated|altsyncram_ivd2:altsyncram1|ram_block3a1~portb_address_reg0  ;
; 49.494 ; 49.729       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; riscv_wishbone:cpu|i_cache:M0|altsyncram:altsyncram_component|altsyncram_cbc1:auto_generated|altsyncram_ivd2:altsyncram1|ram_block3a1~portb_we_reg        ;
; 49.494 ; 49.729       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; riscv_wishbone:cpu|i_cache:M0|altsyncram:altsyncram_component|altsyncram_cbc1:auto_generated|altsyncram_ivd2:altsyncram1|ram_block3a5~portb_address_reg0  ;
; 49.494 ; 49.729       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; riscv_wishbone:cpu|i_cache:M0|altsyncram:altsyncram_component|altsyncram_cbc1:auto_generated|altsyncram_ivd2:altsyncram1|ram_block3a5~portb_we_reg        ;
; 49.495 ; 49.730       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; riscv_wishbone:cpu|d_cache:M1|altsyncram:altsyncram_component|altsyncram_mot3:auto_generated|altsyncram_lbr2:altsyncram1|ram_block3a1~portb_datain_reg0   ;
; 49.495 ; 49.730       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; riscv_wishbone:cpu|d_cache:M1|altsyncram:altsyncram_component|altsyncram_mot3:auto_generated|altsyncram_lbr2:altsyncram1|ram_block3a8~portb_datain_reg0   ;
; 49.495 ; 49.730       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; riscv_wishbone:cpu|i_cache:M0|altsyncram:altsyncram_component|altsyncram_cbc1:auto_generated|altsyncram_ivd2:altsyncram1|ram_block3a4~portb_datain_reg0   ;
; 49.496 ; 49.731       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; riscv_wishbone:cpu|d_cache:M1|altsyncram:altsyncram_component|altsyncram_mot3:auto_generated|altsyncram_lbr2:altsyncram1|ram_block3a5~portb_datain_reg0   ;
; 49.496 ; 49.731       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; riscv_wishbone:cpu|d_cache:M1|altsyncram:altsyncram_component|altsyncram_mot3:auto_generated|altsyncram_lbr2:altsyncram1|ram_block3a7~portb_datain_reg0   ;
; 49.496 ; 49.731       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; riscv_wishbone:cpu|i_cache:M0|altsyncram:altsyncram_component|altsyncram_cbc1:auto_generated|altsyncram_ivd2:altsyncram1|ram_block3a0~portb_datain_reg0   ;
; 49.496 ; 49.731       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; riscv_wishbone:cpu|i_cache:M0|altsyncram:altsyncram_component|altsyncram_cbc1:auto_generated|altsyncram_ivd2:altsyncram1|ram_block3a17~portb_datain_reg0  ;
; 49.496 ; 49.731       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; riscv_wishbone:cpu|i_cache:M0|altsyncram:altsyncram_component|altsyncram_cbc1:auto_generated|altsyncram_ivd2:altsyncram1|ram_block3a2~portb_datain_reg0   ;
; 49.496 ; 49.731       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; riscv_wishbone:cpu|i_cache:M0|altsyncram:altsyncram_component|altsyncram_cbc1:auto_generated|altsyncram_ivd2:altsyncram1|ram_block3a6~portb_datain_reg0   ;
; 49.497 ; 49.732       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; riscv_wishbone:cpu|d_cache:M1|altsyncram:altsyncram_component|altsyncram_mot3:auto_generated|altsyncram_lbr2:altsyncram1|ram_block3a0~portb_datain_reg0   ;
; 49.497 ; 49.732       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; riscv_wishbone:cpu|d_cache:M1|altsyncram:altsyncram_component|altsyncram_mot3:auto_generated|altsyncram_lbr2:altsyncram1|ram_block3a12~portb_datain_reg0  ;
; 49.497 ; 49.732       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; riscv_wishbone:cpu|d_cache:M1|altsyncram:altsyncram_component|altsyncram_mot3:auto_generated|altsyncram_lbr2:altsyncram1|ram_block3a13~portb_datain_reg0  ;
; 49.497 ; 49.732       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; riscv_wishbone:cpu|d_cache:M1|altsyncram:altsyncram_component|altsyncram_mot3:auto_generated|altsyncram_lbr2:altsyncram1|ram_block3a15~portb_datain_reg0  ;
; 49.497 ; 49.732       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; riscv_wishbone:cpu|d_cache:M1|altsyncram:altsyncram_component|altsyncram_mot3:auto_generated|altsyncram_lbr2:altsyncram1|ram_block3a2~portb_datain_reg0   ;
; 49.497 ; 49.732       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; riscv_wishbone:cpu|d_cache:M1|altsyncram:altsyncram_component|altsyncram_mot3:auto_generated|altsyncram_lbr2:altsyncram1|ram_block3a3~portb_datain_reg0   ;
; 49.497 ; 49.732       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; riscv_wishbone:cpu|i_cache:M0|altsyncram:altsyncram_component|altsyncram_cbc1:auto_generated|altsyncram_ivd2:altsyncram1|ram_block3a12~portb_datain_reg0  ;
; 49.497 ; 49.732       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; riscv_wishbone:cpu|i_cache:M0|altsyncram:altsyncram_component|altsyncram_cbc1:auto_generated|altsyncram_ivd2:altsyncram1|ram_block3a1~portb_datain_reg0   ;
; 49.497 ; 49.732       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; riscv_wishbone:cpu|i_cache:M0|altsyncram:altsyncram_component|altsyncram_cbc1:auto_generated|altsyncram_ivd2:altsyncram1|ram_block3a5~portb_datain_reg0   ;
; 49.547 ; 49.767       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Fall       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                         ;
; 49.599 ; 49.787       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; riscv_wishbone:cpu|d_cache:M1|altsyncram:altsyncram_component|altsyncram_mot3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[0]                ;
; 49.599 ; 49.787       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; riscv_wishbone:cpu|d_cache:M1|altsyncram:altsyncram_component|altsyncram_mot3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[10]               ;
; 49.599 ; 49.787       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; riscv_wishbone:cpu|d_cache:M1|altsyncram:altsyncram_component|altsyncram_mot3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[11]               ;
; 49.599 ; 49.787       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; riscv_wishbone:cpu|d_cache:M1|altsyncram:altsyncram_component|altsyncram_mot3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[1]                ;
; 49.599 ; 49.787       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; riscv_wishbone:cpu|d_cache:M1|altsyncram:altsyncram_component|altsyncram_mot3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[2]                ;
; 49.599 ; 49.787       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; riscv_wishbone:cpu|d_cache:M1|altsyncram:altsyncram_component|altsyncram_mot3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[3]                ;
; 49.599 ; 49.787       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; riscv_wishbone:cpu|d_cache:M1|altsyncram:altsyncram_component|altsyncram_mot3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[4]                ;
; 49.599 ; 49.787       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; riscv_wishbone:cpu|d_cache:M1|altsyncram:altsyncram_component|altsyncram_mot3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[5]                ;
; 49.599 ; 49.787       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; riscv_wishbone:cpu|d_cache:M1|altsyncram:altsyncram_component|altsyncram_mot3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[6]                ;
; 49.599 ; 49.787       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; riscv_wishbone:cpu|d_cache:M1|altsyncram:altsyncram_component|altsyncram_mot3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[7]                ;
; 49.599 ; 49.787       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; riscv_wishbone:cpu|d_cache:M1|altsyncram:altsyncram_component|altsyncram_mot3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[8]                ;
; 49.599 ; 49.787       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; riscv_wishbone:cpu|d_cache:M1|altsyncram:altsyncram_component|altsyncram_mot3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[9]                ;
; 49.599 ; 49.787       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; riscv_wishbone:cpu|d_cache:M1|altsyncram:altsyncram_component|altsyncram_mot3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[10]               ;
; 49.599 ; 49.787       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; riscv_wishbone:cpu|d_cache:M1|altsyncram:altsyncram_component|altsyncram_mot3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[11]               ;
; 49.599 ; 49.787       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; riscv_wishbone:cpu|d_cache:M1|altsyncram:altsyncram_component|altsyncram_mot3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[20]               ;
; 49.599 ; 49.787       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; riscv_wishbone:cpu|d_cache:M1|altsyncram:altsyncram_component|altsyncram_mot3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[21]               ;
; 49.599 ; 49.787       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; riscv_wishbone:cpu|d_cache:M1|altsyncram:altsyncram_component|altsyncram_mot3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[22]               ;
; 49.599 ; 49.787       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; riscv_wishbone:cpu|d_cache:M1|altsyncram:altsyncram_component|altsyncram_mot3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[25]               ;
; 49.599 ; 49.787       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; riscv_wishbone:cpu|d_cache:M1|altsyncram:altsyncram_component|altsyncram_mot3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[26]               ;
; 49.599 ; 49.787       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; riscv_wishbone:cpu|d_cache:M1|altsyncram:altsyncram_component|altsyncram_mot3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[27]               ;
; 49.599 ; 49.787       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; riscv_wishbone:cpu|d_cache:M1|altsyncram:altsyncram_component|altsyncram_mot3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[28]               ;
; 49.599 ; 49.787       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; riscv_wishbone:cpu|d_cache:M1|altsyncram:altsyncram_component|altsyncram_mot3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[29]               ;
; 49.599 ; 49.787       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; riscv_wishbone:cpu|d_cache:M1|altsyncram:altsyncram_component|altsyncram_mot3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[30]               ;
; 49.599 ; 49.787       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; riscv_wishbone:cpu|d_cache:M1|altsyncram:altsyncram_component|altsyncram_mot3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[31]               ;
; 49.599 ; 49.787       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; riscv_wishbone:cpu|d_cache:M1|altsyncram:altsyncram_component|altsyncram_mot3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[4]                ;
; 49.599 ; 49.787       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; riscv_wishbone:cpu|d_cache:M1|altsyncram:altsyncram_component|altsyncram_mot3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[5]                ;
; 49.599 ; 49.787       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; riscv_wishbone:cpu|d_cache:M1|altsyncram:altsyncram_component|altsyncram_mot3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[9]                ;
+--------+--------------+----------------+------------------+---------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------+
; Setup Times                                                                                  ;
+---------------------+---------------------+-------+-------+------------+---------------------+
; Data Port           ; Clock Port          ; Rise  ; Fall  ; Clock Edge ; Clock Reference     ;
+---------------------+---------------------+-------+-------+------------+---------------------+
; altera_reserved_tdi ; altera_reserved_tck ; 3.301 ; 3.570 ; Rise       ; altera_reserved_tck ;
; altera_reserved_tms ; altera_reserved_tck ; 8.190 ; 8.329 ; Rise       ; altera_reserved_tck ;
+---------------------+---------------------+-------+-------+------------+---------------------+


+------------------------------------------------------------------------------------------------+
; Hold Times                                                                                     ;
+---------------------+---------------------+--------+--------+------------+---------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference     ;
+---------------------+---------------------+--------+--------+------------+---------------------+
; altera_reserved_tdi ; altera_reserved_tck ; -0.255 ; -0.493 ; Rise       ; altera_reserved_tck ;
; altera_reserved_tms ; altera_reserved_tck ; -1.240 ; -1.389 ; Rise       ; altera_reserved_tck ;
+---------------------+---------------------+--------+--------+------------+---------------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                         ;
+---------------------+---------------------+--------+--------+------------+----------------------------------------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                    ;
+---------------------+---------------------+--------+--------+------------+----------------------------------------------------+
; altera_reserved_tdo ; altera_reserved_tck ; 14.189 ; 14.674 ; Fall       ; altera_reserved_tck                                ;
; HEX0_D[*]           ; CLOCK_50            ; 6.945  ; 7.083  ; Rise       ; pll_50|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX0_D[0]          ; CLOCK_50            ; 5.851  ; 5.816  ; Rise       ; pll_50|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX0_D[2]          ; CLOCK_50            ; 5.227  ; 5.301  ; Rise       ; pll_50|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX0_D[3]          ; CLOCK_50            ; 4.997  ; 5.012  ; Rise       ; pll_50|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX0_D[4]          ; CLOCK_50            ; 5.408  ; 5.403  ; Rise       ; pll_50|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX0_D[5]          ; CLOCK_50            ; 6.945  ; 7.083  ; Rise       ; pll_50|altpll_component|auto_generated|pll1|clk[0] ;
; HEX1_D[*]           ; CLOCK_50            ; 5.818  ; 5.870  ; Rise       ; pll_50|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX1_D[1]          ; CLOCK_50            ; 4.524  ; 4.483  ; Rise       ; pll_50|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX1_D[2]          ; CLOCK_50            ; 4.175  ; 4.142  ; Rise       ; pll_50|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX1_D[3]          ; CLOCK_50            ; 4.558  ; 4.515  ; Rise       ; pll_50|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX1_D[4]          ; CLOCK_50            ; 4.694  ; 4.678  ; Rise       ; pll_50|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX1_D[5]          ; CLOCK_50            ; 5.818  ; 5.870  ; Rise       ; pll_50|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX1_D[6]          ; CLOCK_50            ; 5.794  ; 5.846  ; Rise       ; pll_50|altpll_component|auto_generated|pll1|clk[0] ;
; HEX2_D[*]           ; CLOCK_50            ; 5.023  ; 4.993  ; Rise       ; pll_50|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX2_D[1]          ; CLOCK_50            ; 5.023  ; 4.993  ; Rise       ; pll_50|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX2_D[2]          ; CLOCK_50            ; 4.911  ; 4.855  ; Rise       ; pll_50|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX2_D[4]          ; CLOCK_50            ; 4.643  ; 4.623  ; Rise       ; pll_50|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX2_D[5]          ; CLOCK_50            ; 4.630  ; 4.625  ; Rise       ; pll_50|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX2_D[6]          ; CLOCK_50            ; 4.715  ; 4.692  ; Rise       ; pll_50|altpll_component|auto_generated|pll1|clk[0] ;
; HEX3_D[*]           ; CLOCK_50            ; 6.910  ; 6.980  ; Rise       ; pll_50|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX3_D[0]          ; CLOCK_50            ; 4.553  ; 4.505  ; Rise       ; pll_50|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX3_D[1]          ; CLOCK_50            ; 3.909  ; 3.881  ; Rise       ; pll_50|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX3_D[2]          ; CLOCK_50            ; 6.910  ; 6.980  ; Rise       ; pll_50|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX3_D[3]          ; CLOCK_50            ; 5.518  ; 5.476  ; Rise       ; pll_50|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX3_D[6]          ; CLOCK_50            ; 6.131  ; 6.206  ; Rise       ; pll_50|altpll_component|auto_generated|pll1|clk[0] ;
+---------------------+---------------------+--------+--------+------------+----------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                 ;
+---------------------+---------------------+--------+--------+------------+----------------------------------------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                    ;
+---------------------+---------------------+--------+--------+------------+----------------------------------------------------+
; altera_reserved_tdo ; altera_reserved_tck ; 11.784 ; 12.271 ; Fall       ; altera_reserved_tck                                ;
; HEX0_D[*]           ; CLOCK_50            ; 4.352  ; 4.364  ; Rise       ; pll_50|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX0_D[0]          ; CLOCK_50            ; 5.178  ; 5.143  ; Rise       ; pll_50|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX0_D[2]          ; CLOCK_50            ; 4.577  ; 4.647  ; Rise       ; pll_50|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX0_D[3]          ; CLOCK_50            ; 4.352  ; 4.364  ; Rise       ; pll_50|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX0_D[4]          ; CLOCK_50            ; 4.747  ; 4.741  ; Rise       ; pll_50|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX0_D[5]          ; CLOCK_50            ; 6.275  ; 6.411  ; Rise       ; pll_50|altpll_component|auto_generated|pll1|clk[0] ;
; HEX1_D[*]           ; CLOCK_50            ; 3.565  ; 3.532  ; Rise       ; pll_50|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX1_D[1]          ; CLOCK_50            ; 3.902  ; 3.862  ; Rise       ; pll_50|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX1_D[2]          ; CLOCK_50            ; 3.565  ; 3.532  ; Rise       ; pll_50|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX1_D[3]          ; CLOCK_50            ; 3.934  ; 3.892  ; Rise       ; pll_50|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX1_D[4]          ; CLOCK_50            ; 4.065  ; 4.049  ; Rise       ; pll_50|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX1_D[5]          ; CLOCK_50            ; 5.195  ; 5.248  ; Rise       ; pll_50|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX1_D[6]          ; CLOCK_50            ; 5.172  ; 5.224  ; Rise       ; pll_50|altpll_component|auto_generated|pll1|clk[0] ;
; HEX2_D[*]           ; CLOCK_50            ; 4.004  ; 3.995  ; Rise       ; pll_50|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX2_D[1]          ; CLOCK_50            ; 4.381  ; 4.351  ; Rise       ; pll_50|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX2_D[2]          ; CLOCK_50            ; 4.274  ; 4.219  ; Rise       ; pll_50|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX2_D[4]          ; CLOCK_50            ; 4.015  ; 3.995  ; Rise       ; pll_50|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX2_D[5]          ; CLOCK_50            ; 4.004  ; 3.999  ; Rise       ; pll_50|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX2_D[6]          ; CLOCK_50            ; 4.086  ; 4.063  ; Rise       ; pll_50|altpll_component|auto_generated|pll1|clk[0] ;
; HEX3_D[*]           ; CLOCK_50            ; 3.306  ; 3.279  ; Rise       ; pll_50|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX3_D[0]          ; CLOCK_50            ; 3.930  ; 3.882  ; Rise       ; pll_50|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX3_D[1]          ; CLOCK_50            ; 3.306  ; 3.279  ; Rise       ; pll_50|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX3_D[2]          ; CLOCK_50            ; 6.248  ; 6.318  ; Rise       ; pll_50|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX3_D[3]          ; CLOCK_50            ; 4.857  ; 4.814  ; Rise       ; pll_50|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX3_D[6]          ; CLOCK_50            ; 5.445  ; 5.516  ; Rise       ; pll_50|altpll_component|auto_generated|pll1|clk[0] ;
+---------------------+---------------------+--------+--------+------------+----------------------------------------------------+


----------------------------------------------
; Slow 1200mV 85C Model Metastability Report ;
----------------------------------------------
No synchronizer chains to report.


+------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                                        ;
+------------+-----------------+----------------------------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                                         ; Note ;
+------------+-----------------+----------------------------------------------------+------+
; 35.7 MHz   ; 35.7 MHz        ; pll_50|altpll_component|auto_generated|pll1|clk[0] ;      ;
; 123.46 MHz ; 123.46 MHz      ; altera_reserved_tck                                ;      ;
+------------+-----------------+----------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+-----------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup Summary                                          ;
+----------------------------------------------------+--------+---------------+
; Clock                                              ; Slack  ; End Point TNS ;
+----------------------------------------------------+--------+---------------+
; pll_50|altpll_component|auto_generated|pll1|clk[0] ; -8.012 ; -737.638      ;
; altera_reserved_tck                                ; 45.950 ; 0.000         ;
+----------------------------------------------------+--------+---------------+


+----------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold Summary                                          ;
+----------------------------------------------------+-------+---------------+
; Clock                                              ; Slack ; End Point TNS ;
+----------------------------------------------------+-------+---------------+
; pll_50|altpll_component|auto_generated|pll1|clk[0] ; 0.348 ; 0.000         ;
; altera_reserved_tck                                ; 0.354 ; 0.000         ;
+----------------------------------------------------+-------+---------------+


+-----------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery Summary                                       ;
+----------------------------------------------------+--------+---------------+
; Clock                                              ; Slack  ; End Point TNS ;
+----------------------------------------------------+--------+---------------+
; pll_50|altpll_component|auto_generated|pll1|clk[0] ; 14.317 ; 0.000         ;
; altera_reserved_tck                                ; 48.543 ; 0.000         ;
+----------------------------------------------------+--------+---------------+


+----------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal Summary                                       ;
+----------------------------------------------------+-------+---------------+
; Clock                                              ; Slack ; End Point TNS ;
+----------------------------------------------------+-------+---------------+
; pll_50|altpll_component|auto_generated|pll1|clk[0] ; 1.216 ; 0.000         ;
; altera_reserved_tck                                ; 1.250 ; 0.000         ;
+----------------------------------------------------+-------+---------------+


+-----------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary                            ;
+----------------------------------------------------+--------+---------------+
; Clock                                              ; Slack  ; End Point TNS ;
+----------------------------------------------------+--------+---------------+
; pll_50|altpll_component|auto_generated|pll1|clk[0] ; 9.688  ; 0.000         ;
; CLOCK_50                                           ; 9.799  ; 0.000         ;
; altera_reserved_tck                                ; 49.401 ; 0.000         ;
+----------------------------------------------------+--------+---------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'pll_50|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                            ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------+----------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                           ; To Node                                                                                                                                                   ; Launch Clock                                       ; Latch Clock                                        ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------+----------------------------------------------------+--------------+------------+------------+
; -8.012 ; riscv_wishbone:cpu|d_cache:M1|altsyncram:altsyncram_component|altsyncram_mot3:auto_generated|altsyncram_lbr2:altsyncram1|ram_block3a7~porta_we_reg  ; riscv_wishbone:cpu|i_cache:M0|altsyncram:altsyncram_component|altsyncram_cbc1:auto_generated|altsyncram_ivd2:altsyncram1|ram_block3a6~porta_re_reg        ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.034     ; 28.028     ;
; -8.004 ; riscv_wishbone:cpu|d_cache:M1|altsyncram:altsyncram_component|altsyncram_mot3:auto_generated|altsyncram_lbr2:altsyncram1|ram_block3a7~porta_we_reg  ; riscv_wishbone:cpu|i_cache:M0|altsyncram:altsyncram_component|altsyncram_cbc1:auto_generated|altsyncram_ivd2:altsyncram1|ram_block3a0~porta_re_reg        ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.035     ; 28.019     ;
; -7.987 ; riscv_wishbone:cpu|d_cache:M1|altsyncram:altsyncram_component|altsyncram_mot3:auto_generated|altsyncram_lbr2:altsyncram1|ram_block3a7~porta_we_reg  ; riscv_wishbone:cpu|i_cache:M0|altsyncram:altsyncram_component|altsyncram_cbc1:auto_generated|altsyncram_ivd2:altsyncram1|ram_block3a17~porta_re_reg       ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.056     ; 27.981     ;
; -7.987 ; riscv_wishbone:cpu|d_cache:M1|altsyncram:altsyncram_component|altsyncram_mot3:auto_generated|altsyncram_lbr2:altsyncram1|ram_block3a7~porta_we_reg  ; riscv_wishbone:cpu|i_cache:M0|altsyncram:altsyncram_component|altsyncram_cbc1:auto_generated|altsyncram_ivd2:altsyncram1|ram_block3a4~porta_re_reg        ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.035     ; 28.002     ;
; -7.981 ; riscv_wishbone:cpu|d_cache:M1|altsyncram:altsyncram_component|altsyncram_mot3:auto_generated|altsyncram_lbr2:altsyncram1|ram_block3a7~porta_we_reg  ; riscv_wishbone:cpu|i_cache:M0|altsyncram:altsyncram_component|altsyncram_cbc1:auto_generated|altsyncram_ivd2:altsyncram1|ram_block3a12~porta_re_reg       ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.042     ; 27.989     ;
; -7.979 ; riscv_wishbone:cpu|d_cache:M1|altsyncram:altsyncram_component|altsyncram_mot3:auto_generated|altsyncram_lbr2:altsyncram1|ram_block3a7~porta_we_reg  ; riscv_wishbone:cpu|i_cache:M0|altsyncram:altsyncram_component|altsyncram_cbc1:auto_generated|altsyncram_ivd2:altsyncram1|ram_block3a2~porta_re_reg        ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.053     ; 27.976     ;
; -7.966 ; riscv_wishbone:cpu|d_cache:M1|altsyncram:altsyncram_component|altsyncram_mot3:auto_generated|altsyncram_lbr2:altsyncram1|ram_block3a7~porta_we_reg  ; riscv_wishbone:cpu|i_cache:M0|altsyncram:altsyncram_component|altsyncram_cbc1:auto_generated|altsyncram_ivd2:altsyncram1|ram_block3a5~porta_re_reg        ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.037     ; 27.979     ;
; -7.818 ; riscv_wishbone:cpu|d_cache:M1|altsyncram:altsyncram_component|altsyncram_mot3:auto_generated|altsyncram_lbr2:altsyncram1|ram_block3a15~porta_we_reg ; riscv_wishbone:cpu|i_cache:M0|altsyncram:altsyncram_component|altsyncram_cbc1:auto_generated|altsyncram_ivd2:altsyncram1|ram_block3a6~porta_re_reg        ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.037     ; 27.831     ;
; -7.810 ; riscv_wishbone:cpu|d_cache:M1|altsyncram:altsyncram_component|altsyncram_mot3:auto_generated|altsyncram_lbr2:altsyncram1|ram_block3a15~porta_we_reg ; riscv_wishbone:cpu|i_cache:M0|altsyncram:altsyncram_component|altsyncram_cbc1:auto_generated|altsyncram_ivd2:altsyncram1|ram_block3a0~porta_re_reg        ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.038     ; 27.822     ;
; -7.793 ; riscv_wishbone:cpu|d_cache:M1|altsyncram:altsyncram_component|altsyncram_mot3:auto_generated|altsyncram_lbr2:altsyncram1|ram_block3a15~porta_we_reg ; riscv_wishbone:cpu|i_cache:M0|altsyncram:altsyncram_component|altsyncram_cbc1:auto_generated|altsyncram_ivd2:altsyncram1|ram_block3a17~porta_re_reg       ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.059     ; 27.784     ;
; -7.793 ; riscv_wishbone:cpu|d_cache:M1|altsyncram:altsyncram_component|altsyncram_mot3:auto_generated|altsyncram_lbr2:altsyncram1|ram_block3a15~porta_we_reg ; riscv_wishbone:cpu|i_cache:M0|altsyncram:altsyncram_component|altsyncram_cbc1:auto_generated|altsyncram_ivd2:altsyncram1|ram_block3a4~porta_re_reg        ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.038     ; 27.805     ;
; -7.787 ; riscv_wishbone:cpu|d_cache:M1|altsyncram:altsyncram_component|altsyncram_mot3:auto_generated|altsyncram_lbr2:altsyncram1|ram_block3a15~porta_we_reg ; riscv_wishbone:cpu|i_cache:M0|altsyncram:altsyncram_component|altsyncram_cbc1:auto_generated|altsyncram_ivd2:altsyncram1|ram_block3a12~porta_re_reg       ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.045     ; 27.792     ;
; -7.785 ; riscv_wishbone:cpu|d_cache:M1|altsyncram:altsyncram_component|altsyncram_mot3:auto_generated|altsyncram_lbr2:altsyncram1|ram_block3a15~porta_we_reg ; riscv_wishbone:cpu|i_cache:M0|altsyncram:altsyncram_component|altsyncram_cbc1:auto_generated|altsyncram_ivd2:altsyncram1|ram_block3a2~porta_re_reg        ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.056     ; 27.779     ;
; -7.772 ; riscv_wishbone:cpu|d_cache:M1|altsyncram:altsyncram_component|altsyncram_mot3:auto_generated|altsyncram_lbr2:altsyncram1|ram_block3a15~porta_we_reg ; riscv_wishbone:cpu|i_cache:M0|altsyncram:altsyncram_component|altsyncram_cbc1:auto_generated|altsyncram_ivd2:altsyncram1|ram_block3a5~porta_re_reg        ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.040     ; 27.782     ;
; -7.650 ; riscv_wishbone:cpu|d_cache:M1|altsyncram:altsyncram_component|altsyncram_mot3:auto_generated|altsyncram_lbr2:altsyncram1|ram_block3a7~porta_we_reg  ; riscv_wishbone:cpu|i_cache:M0|altsyncram:altsyncram_component|altsyncram_cbc1:auto_generated|altsyncram_ivd2:altsyncram1|ram_block3a1~porta_re_reg        ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.040     ; 27.660     ;
; -7.608 ; riscv_wishbone:cpu|d_cache:M1|altsyncram:altsyncram_component|altsyncram_mot3:auto_generated|altsyncram_lbr2:altsyncram1|ram_block3a14~porta_we_reg ; riscv_wishbone:cpu|i_cache:M0|altsyncram:altsyncram_component|altsyncram_cbc1:auto_generated|altsyncram_ivd2:altsyncram1|ram_block3a6~porta_re_reg        ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.065     ; 27.593     ;
; -7.600 ; riscv_wishbone:cpu|d_cache:M1|altsyncram:altsyncram_component|altsyncram_mot3:auto_generated|altsyncram_lbr2:altsyncram1|ram_block3a14~porta_we_reg ; riscv_wishbone:cpu|i_cache:M0|altsyncram:altsyncram_component|altsyncram_cbc1:auto_generated|altsyncram_ivd2:altsyncram1|ram_block3a0~porta_re_reg        ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.066     ; 27.584     ;
; -7.583 ; riscv_wishbone:cpu|d_cache:M1|altsyncram:altsyncram_component|altsyncram_mot3:auto_generated|altsyncram_lbr2:altsyncram1|ram_block3a14~porta_we_reg ; riscv_wishbone:cpu|i_cache:M0|altsyncram:altsyncram_component|altsyncram_cbc1:auto_generated|altsyncram_ivd2:altsyncram1|ram_block3a17~porta_re_reg       ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.087     ; 27.546     ;
; -7.583 ; riscv_wishbone:cpu|d_cache:M1|altsyncram:altsyncram_component|altsyncram_mot3:auto_generated|altsyncram_lbr2:altsyncram1|ram_block3a14~porta_we_reg ; riscv_wishbone:cpu|i_cache:M0|altsyncram:altsyncram_component|altsyncram_cbc1:auto_generated|altsyncram_ivd2:altsyncram1|ram_block3a4~porta_re_reg        ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.066     ; 27.567     ;
; -7.577 ; riscv_wishbone:cpu|d_cache:M1|altsyncram:altsyncram_component|altsyncram_mot3:auto_generated|altsyncram_lbr2:altsyncram1|ram_block3a14~porta_we_reg ; riscv_wishbone:cpu|i_cache:M0|altsyncram:altsyncram_component|altsyncram_cbc1:auto_generated|altsyncram_ivd2:altsyncram1|ram_block3a12~porta_re_reg       ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.073     ; 27.554     ;
; -7.575 ; riscv_wishbone:cpu|d_cache:M1|altsyncram:altsyncram_component|altsyncram_mot3:auto_generated|altsyncram_lbr2:altsyncram1|ram_block3a14~porta_we_reg ; riscv_wishbone:cpu|i_cache:M0|altsyncram:altsyncram_component|altsyncram_cbc1:auto_generated|altsyncram_ivd2:altsyncram1|ram_block3a2~porta_re_reg        ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.084     ; 27.541     ;
; -7.562 ; riscv_wishbone:cpu|d_cache:M1|altsyncram:altsyncram_component|altsyncram_mot3:auto_generated|altsyncram_lbr2:altsyncram1|ram_block3a14~porta_we_reg ; riscv_wishbone:cpu|i_cache:M0|altsyncram:altsyncram_component|altsyncram_cbc1:auto_generated|altsyncram_ivd2:altsyncram1|ram_block3a5~porta_re_reg        ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.068     ; 27.544     ;
; -7.456 ; riscv_wishbone:cpu|d_cache:M1|altsyncram:altsyncram_component|altsyncram_mot3:auto_generated|altsyncram_lbr2:altsyncram1|ram_block3a15~porta_we_reg ; riscv_wishbone:cpu|i_cache:M0|altsyncram:altsyncram_component|altsyncram_cbc1:auto_generated|altsyncram_ivd2:altsyncram1|ram_block3a1~porta_re_reg        ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.043     ; 27.463     ;
; -7.446 ; riscv_wishbone:cpu|d_cache:M1|altsyncram:altsyncram_component|altsyncram_mot3:auto_generated|altsyncram_lbr2:altsyncram1|ram_block3a2~porta_we_reg  ; riscv_wishbone:cpu|i_cache:M0|altsyncram:altsyncram_component|altsyncram_cbc1:auto_generated|altsyncram_ivd2:altsyncram1|ram_block3a6~porta_re_reg        ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.055     ; 27.441     ;
; -7.438 ; riscv_wishbone:cpu|d_cache:M1|altsyncram:altsyncram_component|altsyncram_mot3:auto_generated|altsyncram_lbr2:altsyncram1|ram_block3a2~porta_we_reg  ; riscv_wishbone:cpu|i_cache:M0|altsyncram:altsyncram_component|altsyncram_cbc1:auto_generated|altsyncram_ivd2:altsyncram1|ram_block3a0~porta_re_reg        ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.056     ; 27.432     ;
; -7.421 ; riscv_wishbone:cpu|d_cache:M1|altsyncram:altsyncram_component|altsyncram_mot3:auto_generated|altsyncram_lbr2:altsyncram1|ram_block3a2~porta_we_reg  ; riscv_wishbone:cpu|i_cache:M0|altsyncram:altsyncram_component|altsyncram_cbc1:auto_generated|altsyncram_ivd2:altsyncram1|ram_block3a17~porta_re_reg       ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.077     ; 27.394     ;
; -7.421 ; riscv_wishbone:cpu|d_cache:M1|altsyncram:altsyncram_component|altsyncram_mot3:auto_generated|altsyncram_lbr2:altsyncram1|ram_block3a2~porta_we_reg  ; riscv_wishbone:cpu|i_cache:M0|altsyncram:altsyncram_component|altsyncram_cbc1:auto_generated|altsyncram_ivd2:altsyncram1|ram_block3a4~porta_re_reg        ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.056     ; 27.415     ;
; -7.415 ; riscv_wishbone:cpu|d_cache:M1|altsyncram:altsyncram_component|altsyncram_mot3:auto_generated|altsyncram_lbr2:altsyncram1|ram_block3a2~porta_we_reg  ; riscv_wishbone:cpu|i_cache:M0|altsyncram:altsyncram_component|altsyncram_cbc1:auto_generated|altsyncram_ivd2:altsyncram1|ram_block3a12~porta_re_reg       ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.063     ; 27.402     ;
; -7.413 ; riscv_wishbone:cpu|d_cache:M1|altsyncram:altsyncram_component|altsyncram_mot3:auto_generated|altsyncram_lbr2:altsyncram1|ram_block3a2~porta_we_reg  ; riscv_wishbone:cpu|i_cache:M0|altsyncram:altsyncram_component|altsyncram_cbc1:auto_generated|altsyncram_ivd2:altsyncram1|ram_block3a2~porta_re_reg        ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.074     ; 27.389     ;
; -7.400 ; riscv_wishbone:cpu|d_cache:M1|altsyncram:altsyncram_component|altsyncram_mot3:auto_generated|altsyncram_lbr2:altsyncram1|ram_block3a2~porta_we_reg  ; riscv_wishbone:cpu|i_cache:M0|altsyncram:altsyncram_component|altsyncram_cbc1:auto_generated|altsyncram_ivd2:altsyncram1|ram_block3a5~porta_re_reg        ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.058     ; 27.392     ;
; -7.376 ; riscv_wishbone:cpu|d_cache:M1|altsyncram:altsyncram_component|altsyncram_mot3:auto_generated|altsyncram_lbr2:altsyncram1|ram_block3a9~porta_we_reg  ; riscv_wishbone:cpu|i_cache:M0|altsyncram:altsyncram_component|altsyncram_cbc1:auto_generated|altsyncram_ivd2:altsyncram1|ram_block3a6~porta_re_reg        ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.054     ; 27.372     ;
; -7.368 ; riscv_wishbone:cpu|d_cache:M1|altsyncram:altsyncram_component|altsyncram_mot3:auto_generated|altsyncram_lbr2:altsyncram1|ram_block3a9~porta_we_reg  ; riscv_wishbone:cpu|i_cache:M0|altsyncram:altsyncram_component|altsyncram_cbc1:auto_generated|altsyncram_ivd2:altsyncram1|ram_block3a0~porta_re_reg        ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.055     ; 27.363     ;
; -7.351 ; riscv_wishbone:cpu|d_cache:M1|altsyncram:altsyncram_component|altsyncram_mot3:auto_generated|altsyncram_lbr2:altsyncram1|ram_block3a9~porta_we_reg  ; riscv_wishbone:cpu|i_cache:M0|altsyncram:altsyncram_component|altsyncram_cbc1:auto_generated|altsyncram_ivd2:altsyncram1|ram_block3a17~porta_re_reg       ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.076     ; 27.325     ;
; -7.351 ; riscv_wishbone:cpu|d_cache:M1|altsyncram:altsyncram_component|altsyncram_mot3:auto_generated|altsyncram_lbr2:altsyncram1|ram_block3a9~porta_we_reg  ; riscv_wishbone:cpu|i_cache:M0|altsyncram:altsyncram_component|altsyncram_cbc1:auto_generated|altsyncram_ivd2:altsyncram1|ram_block3a4~porta_re_reg        ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.055     ; 27.346     ;
; -7.345 ; riscv_wishbone:cpu|d_cache:M1|altsyncram:altsyncram_component|altsyncram_mot3:auto_generated|altsyncram_lbr2:altsyncram1|ram_block3a9~porta_we_reg  ; riscv_wishbone:cpu|i_cache:M0|altsyncram:altsyncram_component|altsyncram_cbc1:auto_generated|altsyncram_ivd2:altsyncram1|ram_block3a12~porta_re_reg       ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.062     ; 27.333     ;
; -7.343 ; riscv_wishbone:cpu|d_cache:M1|altsyncram:altsyncram_component|altsyncram_mot3:auto_generated|altsyncram_lbr2:altsyncram1|ram_block3a9~porta_we_reg  ; riscv_wishbone:cpu|i_cache:M0|altsyncram:altsyncram_component|altsyncram_cbc1:auto_generated|altsyncram_ivd2:altsyncram1|ram_block3a2~porta_re_reg        ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.073     ; 27.320     ;
; -7.330 ; riscv_wishbone:cpu|d_cache:M1|altsyncram:altsyncram_component|altsyncram_mot3:auto_generated|altsyncram_lbr2:altsyncram1|ram_block3a9~porta_we_reg  ; riscv_wishbone:cpu|i_cache:M0|altsyncram:altsyncram_component|altsyncram_cbc1:auto_generated|altsyncram_ivd2:altsyncram1|ram_block3a5~porta_re_reg        ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.057     ; 27.323     ;
; -7.246 ; riscv_wishbone:cpu|d_cache:M1|altsyncram:altsyncram_component|altsyncram_mot3:auto_generated|altsyncram_lbr2:altsyncram1|ram_block3a14~porta_we_reg ; riscv_wishbone:cpu|i_cache:M0|altsyncram:altsyncram_component|altsyncram_cbc1:auto_generated|altsyncram_ivd2:altsyncram1|ram_block3a1~porta_re_reg        ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.071     ; 27.225     ;
; -7.137 ; riscv_wishbone:cpu|d_cache:M1|altsyncram:altsyncram_component|altsyncram_mot3:auto_generated|altsyncram_lbr2:altsyncram1|ram_block3a12~porta_we_reg ; riscv_wishbone:cpu|i_cache:M0|altsyncram:altsyncram_component|altsyncram_cbc1:auto_generated|altsyncram_ivd2:altsyncram1|ram_block3a6~porta_re_reg        ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.075     ; 27.112     ;
; -7.129 ; riscv_wishbone:cpu|d_cache:M1|altsyncram:altsyncram_component|altsyncram_mot3:auto_generated|altsyncram_lbr2:altsyncram1|ram_block3a12~porta_we_reg ; riscv_wishbone:cpu|i_cache:M0|altsyncram:altsyncram_component|altsyncram_cbc1:auto_generated|altsyncram_ivd2:altsyncram1|ram_block3a0~porta_re_reg        ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.076     ; 27.103     ;
; -7.114 ; riscv_wishbone:cpu|d_cache:M1|altsyncram:altsyncram_component|altsyncram_mot3:auto_generated|altsyncram_lbr2:altsyncram1|ram_block3a13~porta_we_reg ; riscv_wishbone:cpu|i_cache:M0|altsyncram:altsyncram_component|altsyncram_cbc1:auto_generated|altsyncram_ivd2:altsyncram1|ram_block3a6~porta_re_reg        ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.051     ; 27.113     ;
; -7.112 ; riscv_wishbone:cpu|d_cache:M1|altsyncram:altsyncram_component|altsyncram_mot3:auto_generated|altsyncram_lbr2:altsyncram1|ram_block3a12~porta_we_reg ; riscv_wishbone:cpu|i_cache:M0|altsyncram:altsyncram_component|altsyncram_cbc1:auto_generated|altsyncram_ivd2:altsyncram1|ram_block3a17~porta_re_reg       ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.097     ; 27.065     ;
; -7.112 ; riscv_wishbone:cpu|d_cache:M1|altsyncram:altsyncram_component|altsyncram_mot3:auto_generated|altsyncram_lbr2:altsyncram1|ram_block3a12~porta_we_reg ; riscv_wishbone:cpu|i_cache:M0|altsyncram:altsyncram_component|altsyncram_cbc1:auto_generated|altsyncram_ivd2:altsyncram1|ram_block3a4~porta_re_reg        ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.076     ; 27.086     ;
; -7.106 ; riscv_wishbone:cpu|d_cache:M1|altsyncram:altsyncram_component|altsyncram_mot3:auto_generated|altsyncram_lbr2:altsyncram1|ram_block3a13~porta_we_reg ; riscv_wishbone:cpu|i_cache:M0|altsyncram:altsyncram_component|altsyncram_cbc1:auto_generated|altsyncram_ivd2:altsyncram1|ram_block3a0~porta_re_reg        ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.052     ; 27.104     ;
; -7.106 ; riscv_wishbone:cpu|d_cache:M1|altsyncram:altsyncram_component|altsyncram_mot3:auto_generated|altsyncram_lbr2:altsyncram1|ram_block3a12~porta_we_reg ; riscv_wishbone:cpu|i_cache:M0|altsyncram:altsyncram_component|altsyncram_cbc1:auto_generated|altsyncram_ivd2:altsyncram1|ram_block3a12~porta_re_reg       ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.083     ; 27.073     ;
; -7.104 ; riscv_wishbone:cpu|d_cache:M1|altsyncram:altsyncram_component|altsyncram_mot3:auto_generated|altsyncram_lbr2:altsyncram1|ram_block3a12~porta_we_reg ; riscv_wishbone:cpu|i_cache:M0|altsyncram:altsyncram_component|altsyncram_cbc1:auto_generated|altsyncram_ivd2:altsyncram1|ram_block3a2~porta_re_reg        ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.094     ; 27.060     ;
; -7.091 ; riscv_wishbone:cpu|d_cache:M1|altsyncram:altsyncram_component|altsyncram_mot3:auto_generated|altsyncram_lbr2:altsyncram1|ram_block3a12~porta_we_reg ; riscv_wishbone:cpu|i_cache:M0|altsyncram:altsyncram_component|altsyncram_cbc1:auto_generated|altsyncram_ivd2:altsyncram1|ram_block3a5~porta_re_reg        ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.078     ; 27.063     ;
; -7.089 ; riscv_wishbone:cpu|d_cache:M1|altsyncram:altsyncram_component|altsyncram_mot3:auto_generated|altsyncram_lbr2:altsyncram1|ram_block3a13~porta_we_reg ; riscv_wishbone:cpu|i_cache:M0|altsyncram:altsyncram_component|altsyncram_cbc1:auto_generated|altsyncram_ivd2:altsyncram1|ram_block3a17~porta_re_reg       ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.073     ; 27.066     ;
; -7.089 ; riscv_wishbone:cpu|d_cache:M1|altsyncram:altsyncram_component|altsyncram_mot3:auto_generated|altsyncram_lbr2:altsyncram1|ram_block3a13~porta_we_reg ; riscv_wishbone:cpu|i_cache:M0|altsyncram:altsyncram_component|altsyncram_cbc1:auto_generated|altsyncram_ivd2:altsyncram1|ram_block3a4~porta_re_reg        ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.052     ; 27.087     ;
; -7.084 ; riscv_wishbone:cpu|d_cache:M1|altsyncram:altsyncram_component|altsyncram_mot3:auto_generated|altsyncram_lbr2:altsyncram1|ram_block3a2~porta_we_reg  ; riscv_wishbone:cpu|i_cache:M0|altsyncram:altsyncram_component|altsyncram_cbc1:auto_generated|altsyncram_ivd2:altsyncram1|ram_block3a1~porta_re_reg        ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.061     ; 27.073     ;
; -7.083 ; riscv_wishbone:cpu|d_cache:M1|altsyncram:altsyncram_component|altsyncram_mot3:auto_generated|altsyncram_lbr2:altsyncram1|ram_block3a13~porta_we_reg ; riscv_wishbone:cpu|i_cache:M0|altsyncram:altsyncram_component|altsyncram_cbc1:auto_generated|altsyncram_ivd2:altsyncram1|ram_block3a12~porta_re_reg       ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.059     ; 27.074     ;
; -7.081 ; riscv_wishbone:cpu|d_cache:M1|altsyncram:altsyncram_component|altsyncram_mot3:auto_generated|altsyncram_lbr2:altsyncram1|ram_block3a13~porta_we_reg ; riscv_wishbone:cpu|i_cache:M0|altsyncram:altsyncram_component|altsyncram_cbc1:auto_generated|altsyncram_ivd2:altsyncram1|ram_block3a2~porta_re_reg        ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.070     ; 27.061     ;
; -7.068 ; riscv_wishbone:cpu|d_cache:M1|altsyncram:altsyncram_component|altsyncram_mot3:auto_generated|altsyncram_lbr2:altsyncram1|ram_block3a13~porta_we_reg ; riscv_wishbone:cpu|i_cache:M0|altsyncram:altsyncram_component|altsyncram_cbc1:auto_generated|altsyncram_ivd2:altsyncram1|ram_block3a5~porta_re_reg        ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.054     ; 27.064     ;
; -7.014 ; riscv_wishbone:cpu|d_cache:M1|altsyncram:altsyncram_component|altsyncram_mot3:auto_generated|altsyncram_lbr2:altsyncram1|ram_block3a9~porta_we_reg  ; riscv_wishbone:cpu|i_cache:M0|altsyncram:altsyncram_component|altsyncram_cbc1:auto_generated|altsyncram_ivd2:altsyncram1|ram_block3a1~porta_re_reg        ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.060     ; 27.004     ;
; -6.949 ; riscv_wishbone:cpu|d_cache:M1|altsyncram:altsyncram_component|altsyncram_mot3:auto_generated|altsyncram_lbr2:altsyncram1|ram_block3a10~porta_we_reg ; riscv_wishbone:cpu|i_cache:M0|altsyncram:altsyncram_component|altsyncram_cbc1:auto_generated|altsyncram_ivd2:altsyncram1|ram_block3a6~porta_re_reg        ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.083     ; 26.916     ;
; -6.941 ; riscv_wishbone:cpu|d_cache:M1|altsyncram:altsyncram_component|altsyncram_mot3:auto_generated|altsyncram_lbr2:altsyncram1|ram_block3a10~porta_we_reg ; riscv_wishbone:cpu|i_cache:M0|altsyncram:altsyncram_component|altsyncram_cbc1:auto_generated|altsyncram_ivd2:altsyncram1|ram_block3a0~porta_re_reg        ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.084     ; 26.907     ;
; -6.925 ; riscv_wishbone:cpu|d_cache:M1|altsyncram:altsyncram_component|altsyncram_mot3:auto_generated|altsyncram_lbr2:altsyncram1|ram_block3a4~porta_we_reg  ; riscv_wishbone:cpu|i_cache:M0|altsyncram:altsyncram_component|altsyncram_cbc1:auto_generated|altsyncram_ivd2:altsyncram1|ram_block3a6~porta_re_reg        ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.071     ; 26.904     ;
; -6.924 ; riscv_wishbone:cpu|d_cache:M1|altsyncram:altsyncram_component|altsyncram_mot3:auto_generated|altsyncram_lbr2:altsyncram1|ram_block3a10~porta_we_reg ; riscv_wishbone:cpu|i_cache:M0|altsyncram:altsyncram_component|altsyncram_cbc1:auto_generated|altsyncram_ivd2:altsyncram1|ram_block3a17~porta_re_reg       ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.105     ; 26.869     ;
; -6.924 ; riscv_wishbone:cpu|d_cache:M1|altsyncram:altsyncram_component|altsyncram_mot3:auto_generated|altsyncram_lbr2:altsyncram1|ram_block3a10~porta_we_reg ; riscv_wishbone:cpu|i_cache:M0|altsyncram:altsyncram_component|altsyncram_cbc1:auto_generated|altsyncram_ivd2:altsyncram1|ram_block3a4~porta_re_reg        ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.084     ; 26.890     ;
; -6.918 ; riscv_wishbone:cpu|d_cache:M1|altsyncram:altsyncram_component|altsyncram_mot3:auto_generated|altsyncram_lbr2:altsyncram1|ram_block3a10~porta_we_reg ; riscv_wishbone:cpu|i_cache:M0|altsyncram:altsyncram_component|altsyncram_cbc1:auto_generated|altsyncram_ivd2:altsyncram1|ram_block3a12~porta_re_reg       ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.091     ; 26.877     ;
; -6.917 ; riscv_wishbone:cpu|d_cache:M1|altsyncram:altsyncram_component|altsyncram_mot3:auto_generated|altsyncram_lbr2:altsyncram1|ram_block3a4~porta_we_reg  ; riscv_wishbone:cpu|i_cache:M0|altsyncram:altsyncram_component|altsyncram_cbc1:auto_generated|altsyncram_ivd2:altsyncram1|ram_block3a0~porta_re_reg        ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.072     ; 26.895     ;
; -6.916 ; riscv_wishbone:cpu|d_cache:M1|altsyncram:altsyncram_component|altsyncram_mot3:auto_generated|altsyncram_lbr2:altsyncram1|ram_block3a10~porta_we_reg ; riscv_wishbone:cpu|i_cache:M0|altsyncram:altsyncram_component|altsyncram_cbc1:auto_generated|altsyncram_ivd2:altsyncram1|ram_block3a2~porta_re_reg        ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.102     ; 26.864     ;
; -6.904 ; riscv_wishbone:cpu|d_cache:M1|altsyncram:altsyncram_component|altsyncram_mot3:auto_generated|altsyncram_lbr2:altsyncram1|ram_block3a7~porta_we_reg  ; riscv_wishbone:cpu|i_cache:M0|altsyncram:altsyncram_component|altsyncram_cbc1:auto_generated|altsyncram_ivd2:altsyncram1|ram_block3a17~porta_address_reg0 ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.056     ; 26.898     ;
; -6.903 ; riscv_wishbone:cpu|d_cache:M1|altsyncram:altsyncram_component|altsyncram_mot3:auto_generated|altsyncram_lbr2:altsyncram1|ram_block3a10~porta_we_reg ; riscv_wishbone:cpu|i_cache:M0|altsyncram:altsyncram_component|altsyncram_cbc1:auto_generated|altsyncram_ivd2:altsyncram1|ram_block3a5~porta_re_reg        ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.086     ; 26.867     ;
; -6.900 ; riscv_wishbone:cpu|d_cache:M1|altsyncram:altsyncram_component|altsyncram_mot3:auto_generated|altsyncram_lbr2:altsyncram1|ram_block3a4~porta_we_reg  ; riscv_wishbone:cpu|i_cache:M0|altsyncram:altsyncram_component|altsyncram_cbc1:auto_generated|altsyncram_ivd2:altsyncram1|ram_block3a17~porta_re_reg       ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.093     ; 26.857     ;
; -6.900 ; riscv_wishbone:cpu|d_cache:M1|altsyncram:altsyncram_component|altsyncram_mot3:auto_generated|altsyncram_lbr2:altsyncram1|ram_block3a4~porta_we_reg  ; riscv_wishbone:cpu|i_cache:M0|altsyncram:altsyncram_component|altsyncram_cbc1:auto_generated|altsyncram_ivd2:altsyncram1|ram_block3a4~porta_re_reg        ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.072     ; 26.878     ;
; -6.894 ; riscv_wishbone:cpu|d_cache:M1|altsyncram:altsyncram_component|altsyncram_mot3:auto_generated|altsyncram_lbr2:altsyncram1|ram_block3a4~porta_we_reg  ; riscv_wishbone:cpu|i_cache:M0|altsyncram:altsyncram_component|altsyncram_cbc1:auto_generated|altsyncram_ivd2:altsyncram1|ram_block3a12~porta_re_reg       ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.079     ; 26.865     ;
; -6.892 ; riscv_wishbone:cpu|d_cache:M1|altsyncram:altsyncram_component|altsyncram_mot3:auto_generated|altsyncram_lbr2:altsyncram1|ram_block3a4~porta_we_reg  ; riscv_wishbone:cpu|i_cache:M0|altsyncram:altsyncram_component|altsyncram_cbc1:auto_generated|altsyncram_ivd2:altsyncram1|ram_block3a2~porta_re_reg        ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.090     ; 26.852     ;
; -6.892 ; riscv_wishbone:cpu|riscv_cpu_no:cpu1|riscv_fetch:riscv_fetch|instruction_reg[22]                                                                    ; riscv_wishbone:cpu|i_cache:M0|altsyncram:altsyncram_component|altsyncram_cbc1:auto_generated|altsyncram_ivd2:altsyncram1|ram_block3a6~porta_re_reg        ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.205     ; 26.737     ;
; -6.884 ; riscv_wishbone:cpu|riscv_cpu_no:cpu1|riscv_fetch:riscv_fetch|instruction_reg[22]                                                                    ; riscv_wishbone:cpu|i_cache:M0|altsyncram:altsyncram_component|altsyncram_cbc1:auto_generated|altsyncram_ivd2:altsyncram1|ram_block3a0~porta_re_reg        ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.206     ; 26.728     ;
; -6.879 ; riscv_wishbone:cpu|d_cache:M1|altsyncram:altsyncram_component|altsyncram_mot3:auto_generated|altsyncram_lbr2:altsyncram1|ram_block3a4~porta_we_reg  ; riscv_wishbone:cpu|i_cache:M0|altsyncram:altsyncram_component|altsyncram_cbc1:auto_generated|altsyncram_ivd2:altsyncram1|ram_block3a5~porta_re_reg        ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.074     ; 26.855     ;
; -6.867 ; riscv_wishbone:cpu|riscv_cpu_no:cpu1|riscv_fetch:riscv_fetch|instruction_reg[22]                                                                    ; riscv_wishbone:cpu|i_cache:M0|altsyncram:altsyncram_component|altsyncram_cbc1:auto_generated|altsyncram_ivd2:altsyncram1|ram_block3a17~porta_re_reg       ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.227     ; 26.690     ;
; -6.867 ; riscv_wishbone:cpu|riscv_cpu_no:cpu1|riscv_fetch:riscv_fetch|instruction_reg[22]                                                                    ; riscv_wishbone:cpu|i_cache:M0|altsyncram:altsyncram_component|altsyncram_cbc1:auto_generated|altsyncram_ivd2:altsyncram1|ram_block3a4~porta_re_reg        ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.206     ; 26.711     ;
; -6.861 ; riscv_wishbone:cpu|riscv_cpu_no:cpu1|riscv_fetch:riscv_fetch|instruction_reg[22]                                                                    ; riscv_wishbone:cpu|i_cache:M0|altsyncram:altsyncram_component|altsyncram_cbc1:auto_generated|altsyncram_ivd2:altsyncram1|ram_block3a12~porta_re_reg       ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.213     ; 26.698     ;
; -6.859 ; riscv_wishbone:cpu|d_cache:M1|altsyncram:altsyncram_component|altsyncram_mot3:auto_generated|altsyncram_lbr2:altsyncram1|ram_block3a5~porta_we_reg  ; riscv_wishbone:cpu|i_cache:M0|altsyncram:altsyncram_component|altsyncram_cbc1:auto_generated|altsyncram_ivd2:altsyncram1|ram_block3a6~porta_re_reg        ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.057     ; 26.852     ;
; -6.859 ; riscv_wishbone:cpu|riscv_cpu_no:cpu1|riscv_fetch:riscv_fetch|instruction_reg[22]                                                                    ; riscv_wishbone:cpu|i_cache:M0|altsyncram:altsyncram_component|altsyncram_cbc1:auto_generated|altsyncram_ivd2:altsyncram1|ram_block3a2~porta_re_reg        ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.224     ; 26.685     ;
; -6.851 ; riscv_wishbone:cpu|d_cache:M1|altsyncram:altsyncram_component|altsyncram_mot3:auto_generated|altsyncram_lbr2:altsyncram1|ram_block3a5~porta_we_reg  ; riscv_wishbone:cpu|i_cache:M0|altsyncram:altsyncram_component|altsyncram_cbc1:auto_generated|altsyncram_ivd2:altsyncram1|ram_block3a0~porta_re_reg        ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.058     ; 26.843     ;
; -6.846 ; riscv_wishbone:cpu|riscv_cpu_no:cpu1|riscv_fetch:riscv_fetch|instruction_reg[22]                                                                    ; riscv_wishbone:cpu|i_cache:M0|altsyncram:altsyncram_component|altsyncram_cbc1:auto_generated|altsyncram_ivd2:altsyncram1|ram_block3a5~porta_re_reg        ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.208     ; 26.688     ;
; -6.834 ; riscv_wishbone:cpu|d_cache:M1|altsyncram:altsyncram_component|altsyncram_mot3:auto_generated|altsyncram_lbr2:altsyncram1|ram_block3a5~porta_we_reg  ; riscv_wishbone:cpu|i_cache:M0|altsyncram:altsyncram_component|altsyncram_cbc1:auto_generated|altsyncram_ivd2:altsyncram1|ram_block3a17~porta_re_reg       ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.079     ; 26.805     ;
; -6.834 ; riscv_wishbone:cpu|d_cache:M1|altsyncram:altsyncram_component|altsyncram_mot3:auto_generated|altsyncram_lbr2:altsyncram1|ram_block3a5~porta_we_reg  ; riscv_wishbone:cpu|i_cache:M0|altsyncram:altsyncram_component|altsyncram_cbc1:auto_generated|altsyncram_ivd2:altsyncram1|ram_block3a4~porta_re_reg        ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.058     ; 26.826     ;
; -6.832 ; riscv_wishbone:cpu|d_cache:M1|altsyncram:altsyncram_component|altsyncram_mot3:auto_generated|altsyncram_lbr2:altsyncram1|ram_block3a1~porta_we_reg  ; riscv_wishbone:cpu|i_cache:M0|altsyncram:altsyncram_component|altsyncram_cbc1:auto_generated|altsyncram_ivd2:altsyncram1|ram_block3a6~porta_re_reg        ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.057     ; 26.825     ;
; -6.828 ; riscv_wishbone:cpu|d_cache:M1|altsyncram:altsyncram_component|altsyncram_mot3:auto_generated|altsyncram_lbr2:altsyncram1|ram_block3a5~porta_we_reg  ; riscv_wishbone:cpu|i_cache:M0|altsyncram:altsyncram_component|altsyncram_cbc1:auto_generated|altsyncram_ivd2:altsyncram1|ram_block3a12~porta_re_reg       ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.065     ; 26.813     ;
; -6.826 ; riscv_wishbone:cpu|d_cache:M1|altsyncram:altsyncram_component|altsyncram_mot3:auto_generated|altsyncram_lbr2:altsyncram1|ram_block3a5~porta_we_reg  ; riscv_wishbone:cpu|i_cache:M0|altsyncram:altsyncram_component|altsyncram_cbc1:auto_generated|altsyncram_ivd2:altsyncram1|ram_block3a2~porta_re_reg        ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.076     ; 26.800     ;
; -6.824 ; riscv_wishbone:cpu|d_cache:M1|altsyncram:altsyncram_component|altsyncram_mot3:auto_generated|altsyncram_lbr2:altsyncram1|ram_block3a1~porta_we_reg  ; riscv_wishbone:cpu|i_cache:M0|altsyncram:altsyncram_component|altsyncram_cbc1:auto_generated|altsyncram_ivd2:altsyncram1|ram_block3a0~porta_re_reg        ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.058     ; 26.816     ;
; -6.813 ; riscv_wishbone:cpu|d_cache:M1|altsyncram:altsyncram_component|altsyncram_mot3:auto_generated|altsyncram_lbr2:altsyncram1|ram_block3a5~porta_we_reg  ; riscv_wishbone:cpu|i_cache:M0|altsyncram:altsyncram_component|altsyncram_cbc1:auto_generated|altsyncram_ivd2:altsyncram1|ram_block3a5~porta_re_reg        ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.060     ; 26.803     ;
; -6.807 ; riscv_wishbone:cpu|d_cache:M1|altsyncram:altsyncram_component|altsyncram_mot3:auto_generated|altsyncram_lbr2:altsyncram1|ram_block3a1~porta_we_reg  ; riscv_wishbone:cpu|i_cache:M0|altsyncram:altsyncram_component|altsyncram_cbc1:auto_generated|altsyncram_ivd2:altsyncram1|ram_block3a17~porta_re_reg       ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.079     ; 26.778     ;
; -6.807 ; riscv_wishbone:cpu|d_cache:M1|altsyncram:altsyncram_component|altsyncram_mot3:auto_generated|altsyncram_lbr2:altsyncram1|ram_block3a1~porta_we_reg  ; riscv_wishbone:cpu|i_cache:M0|altsyncram:altsyncram_component|altsyncram_cbc1:auto_generated|altsyncram_ivd2:altsyncram1|ram_block3a4~porta_re_reg        ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.058     ; 26.799     ;
; -6.801 ; riscv_wishbone:cpu|d_cache:M1|altsyncram:altsyncram_component|altsyncram_mot3:auto_generated|altsyncram_lbr2:altsyncram1|ram_block3a1~porta_we_reg  ; riscv_wishbone:cpu|i_cache:M0|altsyncram:altsyncram_component|altsyncram_cbc1:auto_generated|altsyncram_ivd2:altsyncram1|ram_block3a12~porta_re_reg       ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.065     ; 26.786     ;
; -6.799 ; riscv_wishbone:cpu|d_cache:M1|altsyncram:altsyncram_component|altsyncram_mot3:auto_generated|altsyncram_lbr2:altsyncram1|ram_block3a1~porta_we_reg  ; riscv_wishbone:cpu|i_cache:M0|altsyncram:altsyncram_component|altsyncram_cbc1:auto_generated|altsyncram_ivd2:altsyncram1|ram_block3a2~porta_re_reg        ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.076     ; 26.773     ;
; -6.786 ; riscv_wishbone:cpu|d_cache:M1|altsyncram:altsyncram_component|altsyncram_mot3:auto_generated|altsyncram_lbr2:altsyncram1|ram_block3a1~porta_we_reg  ; riscv_wishbone:cpu|i_cache:M0|altsyncram:altsyncram_component|altsyncram_cbc1:auto_generated|altsyncram_ivd2:altsyncram1|ram_block3a5~porta_re_reg        ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.060     ; 26.776     ;
; -6.779 ; riscv_wishbone:cpu|d_cache:M1|altsyncram:altsyncram_component|altsyncram_mot3:auto_generated|altsyncram_lbr2:altsyncram1|ram_block3a8~porta_we_reg  ; riscv_wishbone:cpu|i_cache:M0|altsyncram:altsyncram_component|altsyncram_cbc1:auto_generated|altsyncram_ivd2:altsyncram1|ram_block3a6~porta_re_reg        ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.056     ; 26.773     ;
; -6.775 ; riscv_wishbone:cpu|d_cache:M1|altsyncram:altsyncram_component|altsyncram_mot3:auto_generated|altsyncram_lbr2:altsyncram1|ram_block3a12~porta_we_reg ; riscv_wishbone:cpu|i_cache:M0|altsyncram:altsyncram_component|altsyncram_cbc1:auto_generated|altsyncram_ivd2:altsyncram1|ram_block3a1~porta_re_reg        ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.081     ; 26.744     ;
; -6.772 ; riscv_wishbone:cpu|riscv_cpu_no:cpu1|riscv_fetch:riscv_fetch|instruction_reg[21]                                                                    ; riscv_wishbone:cpu|i_cache:M0|altsyncram:altsyncram_component|altsyncram_cbc1:auto_generated|altsyncram_ivd2:altsyncram1|ram_block3a6~porta_re_reg        ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.205     ; 26.617     ;
; -6.771 ; riscv_wishbone:cpu|d_cache:M1|altsyncram:altsyncram_component|altsyncram_mot3:auto_generated|altsyncram_lbr2:altsyncram1|ram_block3a8~porta_we_reg  ; riscv_wishbone:cpu|i_cache:M0|altsyncram:altsyncram_component|altsyncram_cbc1:auto_generated|altsyncram_ivd2:altsyncram1|ram_block3a0~porta_re_reg        ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.057     ; 26.764     ;
; -6.764 ; riscv_wishbone:cpu|riscv_cpu_no:cpu1|riscv_fetch:riscv_fetch|instruction_reg[21]                                                                    ; riscv_wishbone:cpu|i_cache:M0|altsyncram:altsyncram_component|altsyncram_cbc1:auto_generated|altsyncram_ivd2:altsyncram1|ram_block3a0~porta_re_reg        ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.206     ; 26.608     ;
; -6.754 ; riscv_wishbone:cpu|d_cache:M1|altsyncram:altsyncram_component|altsyncram_mot3:auto_generated|altsyncram_lbr2:altsyncram1|ram_block3a8~porta_we_reg  ; riscv_wishbone:cpu|i_cache:M0|altsyncram:altsyncram_component|altsyncram_cbc1:auto_generated|altsyncram_ivd2:altsyncram1|ram_block3a17~porta_re_reg       ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.078     ; 26.726     ;
; -6.754 ; riscv_wishbone:cpu|d_cache:M1|altsyncram:altsyncram_component|altsyncram_mot3:auto_generated|altsyncram_lbr2:altsyncram1|ram_block3a8~porta_we_reg  ; riscv_wishbone:cpu|i_cache:M0|altsyncram:altsyncram_component|altsyncram_cbc1:auto_generated|altsyncram_ivd2:altsyncram1|ram_block3a4~porta_re_reg        ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.057     ; 26.747     ;
; -6.752 ; riscv_wishbone:cpu|d_cache:M1|altsyncram:altsyncram_component|altsyncram_mot3:auto_generated|altsyncram_lbr2:altsyncram1|ram_block3a13~porta_we_reg ; riscv_wishbone:cpu|i_cache:M0|altsyncram:altsyncram_component|altsyncram_cbc1:auto_generated|altsyncram_ivd2:altsyncram1|ram_block3a1~porta_re_reg        ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.057     ; 26.745     ;
; -6.748 ; riscv_wishbone:cpu|d_cache:M1|altsyncram:altsyncram_component|altsyncram_mot3:auto_generated|altsyncram_lbr2:altsyncram1|ram_block3a8~porta_we_reg  ; riscv_wishbone:cpu|i_cache:M0|altsyncram:altsyncram_component|altsyncram_cbc1:auto_generated|altsyncram_ivd2:altsyncram1|ram_block3a12~porta_re_reg       ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.064     ; 26.734     ;
; -6.747 ; riscv_wishbone:cpu|riscv_cpu_no:cpu1|riscv_fetch:riscv_fetch|instruction_reg[21]                                                                    ; riscv_wishbone:cpu|i_cache:M0|altsyncram:altsyncram_component|altsyncram_cbc1:auto_generated|altsyncram_ivd2:altsyncram1|ram_block3a17~porta_re_reg       ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.227     ; 26.570     ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------+----------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                            ; To Node                                                                                                                                     ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 45.950 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][1]                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.244      ; 4.313      ;
; 45.951 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][2]                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.244      ; 4.312      ;
; 46.177 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.245      ; 4.087      ;
; 46.301 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.245      ; 3.963      ;
; 46.822 ; riscv_wishbone:cpu|i_cache:M0|altsyncram:altsyncram_component|altsyncram_cbc1:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.238      ; 3.435      ;
; 46.838 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.265      ; 3.446      ;
; 46.923 ; riscv_wishbone:cpu|d_cache:M1|altsyncram:altsyncram_component|altsyncram_mot3:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.261      ; 3.357      ;
; 47.021 ; riscv_wishbone:cpu|d_cache:M1|altsyncram:altsyncram_component|altsyncram_mot3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[0]                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.261      ; 3.259      ;
; 47.068 ; riscv_wishbone:cpu|i_cache:M0|altsyncram:altsyncram_component|altsyncram_cbc1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[0]                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.238      ; 3.189      ;
; 47.166 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.244      ; 3.097      ;
; 47.331 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.245      ; 2.933      ;
; 47.504 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[1]                                                                                                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.247      ; 2.762      ;
; 47.516 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.245      ; 2.748      ;
; 47.642 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]                                                                                                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.247      ; 2.624      ;
; 47.667 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.246      ; 2.598      ;
; 47.668 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]                                                                                                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.247      ; 2.598      ;
; 47.700 ; riscv_wishbone:cpu|d_cache:M1|altsyncram:altsyncram_component|altsyncram_mot3:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.244      ; 2.563      ;
; 47.809 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[0]                                                                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.245      ; 2.455      ;
; 47.866 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0]                                                                                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.249      ; 2.402      ;
; 48.031 ; riscv_wishbone:cpu|i_cache:M0|altsyncram:altsyncram_component|altsyncram_cbc1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.242      ; 2.230      ;
; 48.119 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]                                                                                                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.245      ; 2.145      ;
; 48.191 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]                                                                                                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.245      ; 2.073      ;
; 48.502 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[0]                                                                                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.245      ; 1.762      ;
; 48.765 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.245      ; 1.499      ;
; 93.043 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                       ; riscv_wishbone:cpu|i_cache:M0|altsyncram:altsyncram_component|altsyncram_cbc1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[22] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 6.915      ;
; 93.043 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                       ; riscv_wishbone:cpu|i_cache:M0|altsyncram:altsyncram_component|altsyncram_cbc1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[23] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 6.915      ;
; 93.043 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                       ; riscv_wishbone:cpu|i_cache:M0|altsyncram:altsyncram_component|altsyncram_cbc1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[25] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 6.915      ;
; 93.043 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                       ; riscv_wishbone:cpu|i_cache:M0|altsyncram:altsyncram_component|altsyncram_cbc1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[26] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 6.915      ;
; 93.043 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                       ; riscv_wishbone:cpu|i_cache:M0|altsyncram:altsyncram_component|altsyncram_cbc1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[27] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 6.915      ;
; 93.043 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                       ; riscv_wishbone:cpu|i_cache:M0|altsyncram:altsyncram_component|altsyncram_cbc1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[28] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 6.915      ;
; 93.043 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                       ; riscv_wishbone:cpu|i_cache:M0|altsyncram:altsyncram_component|altsyncram_cbc1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[29] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 6.915      ;
; 93.043 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                       ; riscv_wishbone:cpu|i_cache:M0|altsyncram:altsyncram_component|altsyncram_cbc1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[30] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 6.915      ;
; 93.043 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                       ; riscv_wishbone:cpu|i_cache:M0|altsyncram:altsyncram_component|altsyncram_cbc1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[17] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 6.915      ;
; 93.043 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                       ; riscv_wishbone:cpu|i_cache:M0|altsyncram:altsyncram_component|altsyncram_cbc1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[18] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 6.915      ;
; 93.043 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                       ; riscv_wishbone:cpu|i_cache:M0|altsyncram:altsyncram_component|altsyncram_cbc1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[19] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 6.915      ;
; 93.043 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                       ; riscv_wishbone:cpu|i_cache:M0|altsyncram:altsyncram_component|altsyncram_cbc1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[20] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 6.915      ;
; 93.043 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                       ; riscv_wishbone:cpu|i_cache:M0|altsyncram:altsyncram_component|altsyncram_cbc1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[21] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 6.915      ;
; 93.043 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                       ; riscv_wishbone:cpu|i_cache:M0|altsyncram:altsyncram_component|altsyncram_cbc1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[2]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 6.915      ;
; 93.043 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                       ; riscv_wishbone:cpu|i_cache:M0|altsyncram:altsyncram_component|altsyncram_cbc1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[1]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 6.915      ;
; 93.043 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                       ; riscv_wishbone:cpu|i_cache:M0|altsyncram:altsyncram_component|altsyncram_cbc1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[24] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 6.915      ;
; 93.186 ; riscv_wishbone:cpu|i_cache:M0|altsyncram:altsyncram_component|altsyncram_cbc1:auto_generated|altsyncram_ivd2:altsyncram1|ram_block3a0~portb_we_reg                                   ; riscv_wishbone:cpu|i_cache:M0|altsyncram:altsyncram_component|altsyncram_cbc1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[0]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.364     ; 6.469      ;
; 93.516 ; riscv_wishbone:cpu|i_cache:M0|altsyncram:altsyncram_component|altsyncram_cbc1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[4]                                ; riscv_wishbone:cpu|i_cache:M0|altsyncram:altsyncram_component|altsyncram_cbc1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[22] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 6.420      ;
; 93.516 ; riscv_wishbone:cpu|i_cache:M0|altsyncram:altsyncram_component|altsyncram_cbc1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[4]                                ; riscv_wishbone:cpu|i_cache:M0|altsyncram:altsyncram_component|altsyncram_cbc1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[23] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 6.420      ;
; 93.516 ; riscv_wishbone:cpu|i_cache:M0|altsyncram:altsyncram_component|altsyncram_cbc1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[4]                                ; riscv_wishbone:cpu|i_cache:M0|altsyncram:altsyncram_component|altsyncram_cbc1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[25] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 6.420      ;
; 93.516 ; riscv_wishbone:cpu|i_cache:M0|altsyncram:altsyncram_component|altsyncram_cbc1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[4]                                ; riscv_wishbone:cpu|i_cache:M0|altsyncram:altsyncram_component|altsyncram_cbc1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[26] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 6.420      ;
; 93.516 ; riscv_wishbone:cpu|i_cache:M0|altsyncram:altsyncram_component|altsyncram_cbc1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[4]                                ; riscv_wishbone:cpu|i_cache:M0|altsyncram:altsyncram_component|altsyncram_cbc1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[27] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 6.420      ;
; 93.516 ; riscv_wishbone:cpu|i_cache:M0|altsyncram:altsyncram_component|altsyncram_cbc1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[4]                                ; riscv_wishbone:cpu|i_cache:M0|altsyncram:altsyncram_component|altsyncram_cbc1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[28] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 6.420      ;
; 93.516 ; riscv_wishbone:cpu|i_cache:M0|altsyncram:altsyncram_component|altsyncram_cbc1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[4]                                ; riscv_wishbone:cpu|i_cache:M0|altsyncram:altsyncram_component|altsyncram_cbc1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[29] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 6.420      ;
; 93.516 ; riscv_wishbone:cpu|i_cache:M0|altsyncram:altsyncram_component|altsyncram_cbc1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[4]                                ; riscv_wishbone:cpu|i_cache:M0|altsyncram:altsyncram_component|altsyncram_cbc1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[30] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 6.420      ;
; 93.516 ; riscv_wishbone:cpu|i_cache:M0|altsyncram:altsyncram_component|altsyncram_cbc1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[4]                                ; riscv_wishbone:cpu|i_cache:M0|altsyncram:altsyncram_component|altsyncram_cbc1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[17] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 6.420      ;
; 93.516 ; riscv_wishbone:cpu|i_cache:M0|altsyncram:altsyncram_component|altsyncram_cbc1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[4]                                ; riscv_wishbone:cpu|i_cache:M0|altsyncram:altsyncram_component|altsyncram_cbc1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[18] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 6.420      ;
; 93.516 ; riscv_wishbone:cpu|i_cache:M0|altsyncram:altsyncram_component|altsyncram_cbc1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[4]                                ; riscv_wishbone:cpu|i_cache:M0|altsyncram:altsyncram_component|altsyncram_cbc1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[19] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 6.420      ;
; 93.516 ; riscv_wishbone:cpu|i_cache:M0|altsyncram:altsyncram_component|altsyncram_cbc1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[4]                                ; riscv_wishbone:cpu|i_cache:M0|altsyncram:altsyncram_component|altsyncram_cbc1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[20] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 6.420      ;
; 93.516 ; riscv_wishbone:cpu|i_cache:M0|altsyncram:altsyncram_component|altsyncram_cbc1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[4]                                ; riscv_wishbone:cpu|i_cache:M0|altsyncram:altsyncram_component|altsyncram_cbc1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[21] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 6.420      ;
; 93.516 ; riscv_wishbone:cpu|i_cache:M0|altsyncram:altsyncram_component|altsyncram_cbc1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[4]                                ; riscv_wishbone:cpu|i_cache:M0|altsyncram:altsyncram_component|altsyncram_cbc1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[2]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 6.420      ;
; 93.516 ; riscv_wishbone:cpu|i_cache:M0|altsyncram:altsyncram_component|altsyncram_cbc1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[4]                                ; riscv_wishbone:cpu|i_cache:M0|altsyncram:altsyncram_component|altsyncram_cbc1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[1]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 6.420      ;
; 93.516 ; riscv_wishbone:cpu|i_cache:M0|altsyncram:altsyncram_component|altsyncram_cbc1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[4]                                ; riscv_wishbone:cpu|i_cache:M0|altsyncram:altsyncram_component|altsyncram_cbc1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[24] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 6.420      ;
; 93.519 ; riscv_wishbone:cpu|i_cache:M0|altsyncram:altsyncram_component|altsyncram_cbc1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]                                ; riscv_wishbone:cpu|i_cache:M0|altsyncram:altsyncram_component|altsyncram_cbc1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[22] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 6.417      ;
; 93.519 ; riscv_wishbone:cpu|i_cache:M0|altsyncram:altsyncram_component|altsyncram_cbc1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]                                ; riscv_wishbone:cpu|i_cache:M0|altsyncram:altsyncram_component|altsyncram_cbc1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[23] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 6.417      ;
; 93.519 ; riscv_wishbone:cpu|i_cache:M0|altsyncram:altsyncram_component|altsyncram_cbc1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]                                ; riscv_wishbone:cpu|i_cache:M0|altsyncram:altsyncram_component|altsyncram_cbc1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[25] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 6.417      ;
; 93.519 ; riscv_wishbone:cpu|i_cache:M0|altsyncram:altsyncram_component|altsyncram_cbc1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]                                ; riscv_wishbone:cpu|i_cache:M0|altsyncram:altsyncram_component|altsyncram_cbc1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[26] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 6.417      ;
; 93.519 ; riscv_wishbone:cpu|i_cache:M0|altsyncram:altsyncram_component|altsyncram_cbc1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]                                ; riscv_wishbone:cpu|i_cache:M0|altsyncram:altsyncram_component|altsyncram_cbc1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[27] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 6.417      ;
; 93.519 ; riscv_wishbone:cpu|i_cache:M0|altsyncram:altsyncram_component|altsyncram_cbc1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]                                ; riscv_wishbone:cpu|i_cache:M0|altsyncram:altsyncram_component|altsyncram_cbc1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[28] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 6.417      ;
; 93.519 ; riscv_wishbone:cpu|i_cache:M0|altsyncram:altsyncram_component|altsyncram_cbc1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]                                ; riscv_wishbone:cpu|i_cache:M0|altsyncram:altsyncram_component|altsyncram_cbc1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[29] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 6.417      ;
; 93.519 ; riscv_wishbone:cpu|i_cache:M0|altsyncram:altsyncram_component|altsyncram_cbc1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]                                ; riscv_wishbone:cpu|i_cache:M0|altsyncram:altsyncram_component|altsyncram_cbc1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[30] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 6.417      ;
; 93.519 ; riscv_wishbone:cpu|i_cache:M0|altsyncram:altsyncram_component|altsyncram_cbc1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]                                ; riscv_wishbone:cpu|i_cache:M0|altsyncram:altsyncram_component|altsyncram_cbc1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[17] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 6.417      ;
; 93.519 ; riscv_wishbone:cpu|i_cache:M0|altsyncram:altsyncram_component|altsyncram_cbc1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]                                ; riscv_wishbone:cpu|i_cache:M0|altsyncram:altsyncram_component|altsyncram_cbc1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[18] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 6.417      ;
; 93.519 ; riscv_wishbone:cpu|i_cache:M0|altsyncram:altsyncram_component|altsyncram_cbc1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]                                ; riscv_wishbone:cpu|i_cache:M0|altsyncram:altsyncram_component|altsyncram_cbc1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[19] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 6.417      ;
; 93.519 ; riscv_wishbone:cpu|i_cache:M0|altsyncram:altsyncram_component|altsyncram_cbc1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]                                ; riscv_wishbone:cpu|i_cache:M0|altsyncram:altsyncram_component|altsyncram_cbc1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[20] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 6.417      ;
; 93.519 ; riscv_wishbone:cpu|i_cache:M0|altsyncram:altsyncram_component|altsyncram_cbc1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]                                ; riscv_wishbone:cpu|i_cache:M0|altsyncram:altsyncram_component|altsyncram_cbc1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[21] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 6.417      ;
; 93.519 ; riscv_wishbone:cpu|i_cache:M0|altsyncram:altsyncram_component|altsyncram_cbc1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]                                ; riscv_wishbone:cpu|i_cache:M0|altsyncram:altsyncram_component|altsyncram_cbc1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[2]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 6.417      ;
; 93.519 ; riscv_wishbone:cpu|i_cache:M0|altsyncram:altsyncram_component|altsyncram_cbc1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]                                ; riscv_wishbone:cpu|i_cache:M0|altsyncram:altsyncram_component|altsyncram_cbc1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[1]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 6.417      ;
; 93.519 ; riscv_wishbone:cpu|i_cache:M0|altsyncram:altsyncram_component|altsyncram_cbc1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]                                ; riscv_wishbone:cpu|i_cache:M0|altsyncram:altsyncram_component|altsyncram_cbc1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[24] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 6.417      ;
; 93.547 ; riscv_wishbone:cpu|i_cache:M0|altsyncram:altsyncram_component|altsyncram_cbc1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[5]                                ; riscv_wishbone:cpu|i_cache:M0|altsyncram:altsyncram_component|altsyncram_cbc1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[22] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 6.389      ;
; 93.547 ; riscv_wishbone:cpu|i_cache:M0|altsyncram:altsyncram_component|altsyncram_cbc1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[5]                                ; riscv_wishbone:cpu|i_cache:M0|altsyncram:altsyncram_component|altsyncram_cbc1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[23] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 6.389      ;
; 93.547 ; riscv_wishbone:cpu|i_cache:M0|altsyncram:altsyncram_component|altsyncram_cbc1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[5]                                ; riscv_wishbone:cpu|i_cache:M0|altsyncram:altsyncram_component|altsyncram_cbc1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[25] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 6.389      ;
; 93.547 ; riscv_wishbone:cpu|i_cache:M0|altsyncram:altsyncram_component|altsyncram_cbc1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[5]                                ; riscv_wishbone:cpu|i_cache:M0|altsyncram:altsyncram_component|altsyncram_cbc1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[26] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 6.389      ;
; 93.547 ; riscv_wishbone:cpu|i_cache:M0|altsyncram:altsyncram_component|altsyncram_cbc1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[5]                                ; riscv_wishbone:cpu|i_cache:M0|altsyncram:altsyncram_component|altsyncram_cbc1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[27] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 6.389      ;
; 93.547 ; riscv_wishbone:cpu|i_cache:M0|altsyncram:altsyncram_component|altsyncram_cbc1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[5]                                ; riscv_wishbone:cpu|i_cache:M0|altsyncram:altsyncram_component|altsyncram_cbc1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[28] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 6.389      ;
; 93.547 ; riscv_wishbone:cpu|i_cache:M0|altsyncram:altsyncram_component|altsyncram_cbc1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[5]                                ; riscv_wishbone:cpu|i_cache:M0|altsyncram:altsyncram_component|altsyncram_cbc1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[29] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 6.389      ;
; 93.547 ; riscv_wishbone:cpu|i_cache:M0|altsyncram:altsyncram_component|altsyncram_cbc1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[5]                                ; riscv_wishbone:cpu|i_cache:M0|altsyncram:altsyncram_component|altsyncram_cbc1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[30] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 6.389      ;
; 93.547 ; riscv_wishbone:cpu|i_cache:M0|altsyncram:altsyncram_component|altsyncram_cbc1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[5]                                ; riscv_wishbone:cpu|i_cache:M0|altsyncram:altsyncram_component|altsyncram_cbc1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[17] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 6.389      ;
; 93.547 ; riscv_wishbone:cpu|i_cache:M0|altsyncram:altsyncram_component|altsyncram_cbc1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[5]                                ; riscv_wishbone:cpu|i_cache:M0|altsyncram:altsyncram_component|altsyncram_cbc1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[18] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 6.389      ;
; 93.547 ; riscv_wishbone:cpu|i_cache:M0|altsyncram:altsyncram_component|altsyncram_cbc1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[5]                                ; riscv_wishbone:cpu|i_cache:M0|altsyncram:altsyncram_component|altsyncram_cbc1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[19] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 6.389      ;
; 93.547 ; riscv_wishbone:cpu|i_cache:M0|altsyncram:altsyncram_component|altsyncram_cbc1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[5]                                ; riscv_wishbone:cpu|i_cache:M0|altsyncram:altsyncram_component|altsyncram_cbc1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[20] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 6.389      ;
; 93.547 ; riscv_wishbone:cpu|i_cache:M0|altsyncram:altsyncram_component|altsyncram_cbc1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[5]                                ; riscv_wishbone:cpu|i_cache:M0|altsyncram:altsyncram_component|altsyncram_cbc1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[21] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 6.389      ;
; 93.547 ; riscv_wishbone:cpu|i_cache:M0|altsyncram:altsyncram_component|altsyncram_cbc1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[5]                                ; riscv_wishbone:cpu|i_cache:M0|altsyncram:altsyncram_component|altsyncram_cbc1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[2]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 6.389      ;
; 93.547 ; riscv_wishbone:cpu|i_cache:M0|altsyncram:altsyncram_component|altsyncram_cbc1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[5]                                ; riscv_wishbone:cpu|i_cache:M0|altsyncram:altsyncram_component|altsyncram_cbc1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[1]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 6.389      ;
; 93.547 ; riscv_wishbone:cpu|i_cache:M0|altsyncram:altsyncram_component|altsyncram_cbc1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[5]                                ; riscv_wishbone:cpu|i_cache:M0|altsyncram:altsyncram_component|altsyncram_cbc1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[24] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 6.389      ;
; 93.710 ; riscv_wishbone:cpu|i_cache:M0|altsyncram:altsyncram_component|altsyncram_cbc1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]                                ; riscv_wishbone:cpu|i_cache:M0|altsyncram:altsyncram_component|altsyncram_cbc1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[22] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 6.226      ;
; 93.710 ; riscv_wishbone:cpu|i_cache:M0|altsyncram:altsyncram_component|altsyncram_cbc1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]                                ; riscv_wishbone:cpu|i_cache:M0|altsyncram:altsyncram_component|altsyncram_cbc1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[23] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 6.226      ;
; 93.710 ; riscv_wishbone:cpu|i_cache:M0|altsyncram:altsyncram_component|altsyncram_cbc1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]                                ; riscv_wishbone:cpu|i_cache:M0|altsyncram:altsyncram_component|altsyncram_cbc1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[25] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 6.226      ;
; 93.710 ; riscv_wishbone:cpu|i_cache:M0|altsyncram:altsyncram_component|altsyncram_cbc1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]                                ; riscv_wishbone:cpu|i_cache:M0|altsyncram:altsyncram_component|altsyncram_cbc1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[26] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 6.226      ;
; 93.710 ; riscv_wishbone:cpu|i_cache:M0|altsyncram:altsyncram_component|altsyncram_cbc1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]                                ; riscv_wishbone:cpu|i_cache:M0|altsyncram:altsyncram_component|altsyncram_cbc1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[27] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 6.226      ;
; 93.710 ; riscv_wishbone:cpu|i_cache:M0|altsyncram:altsyncram_component|altsyncram_cbc1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]                                ; riscv_wishbone:cpu|i_cache:M0|altsyncram:altsyncram_component|altsyncram_cbc1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[28] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 6.226      ;
; 93.710 ; riscv_wishbone:cpu|i_cache:M0|altsyncram:altsyncram_component|altsyncram_cbc1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]                                ; riscv_wishbone:cpu|i_cache:M0|altsyncram:altsyncram_component|altsyncram_cbc1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[29] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 6.226      ;
; 93.710 ; riscv_wishbone:cpu|i_cache:M0|altsyncram:altsyncram_component|altsyncram_cbc1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]                                ; riscv_wishbone:cpu|i_cache:M0|altsyncram:altsyncram_component|altsyncram_cbc1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[30] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 6.226      ;
; 93.710 ; riscv_wishbone:cpu|i_cache:M0|altsyncram:altsyncram_component|altsyncram_cbc1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]                                ; riscv_wishbone:cpu|i_cache:M0|altsyncram:altsyncram_component|altsyncram_cbc1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[17] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 6.226      ;
; 93.710 ; riscv_wishbone:cpu|i_cache:M0|altsyncram:altsyncram_component|altsyncram_cbc1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]                                ; riscv_wishbone:cpu|i_cache:M0|altsyncram:altsyncram_component|altsyncram_cbc1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[18] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 6.226      ;
; 93.710 ; riscv_wishbone:cpu|i_cache:M0|altsyncram:altsyncram_component|altsyncram_cbc1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]                                ; riscv_wishbone:cpu|i_cache:M0|altsyncram:altsyncram_component|altsyncram_cbc1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[19] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 6.226      ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'pll_50|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                  ;
+-------+-------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------+----------------------------------------------------+----------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                 ; To Node                                                                                   ; Launch Clock                                       ; Latch Clock                                        ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------+----------------------------------------------------+----------------------------------------------------+--------------+------------+------------+
; 0.348 ; riscv_wishbone:cpu|riscv_cpu_no:cpu1|load_mem_r                                           ; riscv_wishbone:cpu|riscv_cpu_no:cpu1|load_mem_r                                           ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.089      ; 0.608      ;
; 0.353 ; riscv_wishbone:cpu|wshbn_master:wbus|state.idle                                           ; riscv_wishbone:cpu|wshbn_master:wbus|state.idle                                           ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; riscv_wishbone:cpu|riscv_cpu_no:cpu1|riscv_alu:riscv_alu|riscv_div:riscv_div|div_by_zero  ; riscv_wishbone:cpu|riscv_cpu_no:cpu1|riscv_alu:riscv_alu|riscv_div:riscv_div|div_by_zero  ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; riscv_wishbone:cpu|mem_ctrl:mem_controller|wshbn_data_r[0]                                ; riscv_wishbone:cpu|mem_ctrl:mem_controller|wshbn_data_r[0]                                ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; riscv_wishbone:cpu|wshbn_master:wbus|slave_data_r[0]                                      ; riscv_wishbone:cpu|wshbn_master:wbus|slave_data_r[0]                                      ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; riscv_wishbone:cpu|wshbn_master:wbus|state.rd1                                            ; riscv_wishbone:cpu|wshbn_master:wbus|state.rd1                                            ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; riscv_wishbone:cpu|riscv_cpu_no:cpu1|riscv_alu:riscv_alu|riscv_div:riscv_div|state[1]     ; riscv_wishbone:cpu|riscv_cpu_no:cpu1|riscv_alu:riscv_alu|riscv_div:riscv_div|state[1]     ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.354 ; riscv_wishbone:cpu|wshbn_timer:SLV1|mtime0[0]                                             ; riscv_wishbone:cpu|wshbn_timer:SLV1|mtime0[0]                                             ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; riscv_wishbone:cpu|wshbn_timer:SLV1|tmr_ctrl[0]                                           ; riscv_wishbone:cpu|wshbn_timer:SLV1|tmr_ctrl[0]                                           ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; riscv_wishbone:cpu|wshbn_master:wbus|state.c1                                             ; riscv_wishbone:cpu|wshbn_master:wbus|state.c1                                             ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; riscv_wishbone:cpu|riscv_cpu_no:cpu1|riscv_alu:riscv_alu|riscv_div:riscv_div|div_count[5] ; riscv_wishbone:cpu|riscv_cpu_no:cpu1|riscv_alu:riscv_alu|riscv_div:riscv_div|div_count[5] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; riscv_wishbone:cpu|riscv_cpu_no:cpu1|riscv_alu:riscv_alu|riscv_div:riscv_div|div_count[4] ; riscv_wishbone:cpu|riscv_cpu_no:cpu1|riscv_alu:riscv_alu|riscv_div:riscv_div|div_count[4] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; riscv_wishbone:cpu|riscv_cpu_no:cpu1|riscv_alu:riscv_alu|riscv_div:riscv_div|div_count[3] ; riscv_wishbone:cpu|riscv_cpu_no:cpu1|riscv_alu:riscv_alu|riscv_div:riscv_div|div_count[3] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; riscv_wishbone:cpu|riscv_cpu_no:cpu1|riscv_alu:riscv_alu|riscv_div:riscv_div|div_count[2] ; riscv_wishbone:cpu|riscv_cpu_no:cpu1|riscv_alu:riscv_alu|riscv_div:riscv_div|div_count[2] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; riscv_wishbone:cpu|riscv_cpu_no:cpu1|riscv_alu:riscv_alu|riscv_div:riscv_div|div_count[1] ; riscv_wishbone:cpu|riscv_cpu_no:cpu1|riscv_alu:riscv_alu|riscv_div:riscv_div|div_count[1] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; riscv_wishbone:cpu|riscv_cpu_no:cpu1|riscv_alu:riscv_alu|riscv_div:riscv_div|div_count[0] ; riscv_wishbone:cpu|riscv_cpu_no:cpu1|riscv_alu:riscv_alu|riscv_div:riscv_div|div_count[0] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; button_debouncer:debouncer|data_out                                                       ; button_debouncer:debouncer|data_out                                                       ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.355 ; button_debouncer:debouncer|counter[0]                                                     ; button_debouncer:debouncer|counter[0]                                                     ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.597      ;
; 0.365 ; riscv_wishbone:cpu|wshbn_pio:SLV0|r_ack_o                                                 ; riscv_wishbone:cpu|wshbn_pio:SLV0|r_ack_o                                                 ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.608      ;
; 0.396 ; button_debouncer:debouncer|data_in_0                                                      ; button_debouncer:debouncer|data_in_1                                                      ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.639      ;
; 0.397 ; riscv_wishbone:cpu|wshbn_master:wbus|slave_data_r[0]                                      ; riscv_wishbone:cpu|mem_ctrl:mem_controller|wshbn_data_r[0]                                ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.641      ;
; 0.397 ; riscv_wishbone:cpu|wshbn_timer:SLV1|tmr_ctrl[0]                                           ; riscv_wishbone:cpu|wshbn_timer:SLV1|mtime0[0]                                             ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.640      ;
; 0.397 ; button_debouncer:debouncer|data_in_1                                                      ; button_debouncer:debouncer|data_in_2                                                      ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.640      ;
; 0.399 ; riscv_wishbone:cpu|wshbn_master:wbus|state.rd2                                            ; riscv_wishbone:cpu|wshbn_master:wbus|state.idle                                           ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.643      ;
; 0.402 ; riscv_wishbone:cpu|riscv_cpu_no:cpu1|riscv_fetch:riscv_fetch|program_counter[6]           ; riscv_wishbone:cpu|riscv_cpu_no:cpu1|riscv_fetch:riscv_fetch|npc[6]                       ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.091      ; 0.664      ;
; 0.403 ; riscv_wishbone:cpu|riscv_cpu_no:cpu1|riscv_alu:riscv_alu|riscv_div:riscv_div|state[3]     ; riscv_wishbone:cpu|riscv_cpu_no:cpu1|riscv_alu:riscv_alu|riscv_div:riscv_div|state[0]     ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.647      ;
; 0.415 ; riscv_wishbone:cpu|riscv_cpu_no:cpu1|riscv_alu:riscv_alu|riscv_div:riscv_div|div_n[16]    ; riscv_wishbone:cpu|riscv_cpu_no:cpu1|riscv_alu:riscv_alu|riscv_div:riscv_div|div_n[17]    ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.659      ;
; 0.415 ; riscv_wishbone:cpu|riscv_cpu_no:cpu1|riscv_alu:riscv_alu|riscv_div:riscv_div|div_n[10]    ; riscv_wishbone:cpu|riscv_cpu_no:cpu1|riscv_alu:riscv_alu|riscv_div:riscv_div|div_n[11]    ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.658      ;
; 0.415 ; riscv_wishbone:cpu|riscv_cpu_no:cpu1|riscv_alu:riscv_alu|riscv_div:riscv_div|div_n[21]    ; riscv_wishbone:cpu|riscv_cpu_no:cpu1|riscv_alu:riscv_alu|riscv_div:riscv_div|div_n[22]    ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.658      ;
; 0.416 ; riscv_wishbone:cpu|riscv_cpu_no:cpu1|riscv_alu:riscv_alu|riscv_div:riscv_div|div_n[2]     ; riscv_wishbone:cpu|riscv_cpu_no:cpu1|riscv_alu:riscv_alu|riscv_div:riscv_div|div_n[3]     ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.659      ;
; 0.416 ; riscv_wishbone:cpu|riscv_cpu_no:cpu1|riscv_alu:riscv_alu|riscv_div:riscv_div|div_n[19]    ; riscv_wishbone:cpu|riscv_cpu_no:cpu1|riscv_alu:riscv_alu|riscv_div:riscv_div|div_n[20]    ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.659      ;
; 0.417 ; riscv_wishbone:cpu|riscv_cpu_no:cpu1|riscv_alu:riscv_alu|riscv_div:riscv_div|div_n[5]     ; riscv_wishbone:cpu|riscv_cpu_no:cpu1|riscv_alu:riscv_alu|riscv_div:riscv_div|div_n[6]     ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.660      ;
; 0.418 ; riscv_wishbone:cpu|riscv_cpu_no:cpu1|riscv_alu:riscv_alu|riscv_div:riscv_div|div_n[9]     ; riscv_wishbone:cpu|riscv_cpu_no:cpu1|riscv_alu:riscv_alu|riscv_div:riscv_div|div_n[10]    ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.661      ;
; 0.418 ; riscv_wishbone:cpu|riscv_cpu_no:cpu1|riscv_alu:riscv_alu|riscv_div:riscv_div|div_n[26]    ; riscv_wishbone:cpu|riscv_cpu_no:cpu1|riscv_alu:riscv_alu|riscv_div:riscv_div|div_n[27]    ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.660      ;
; 0.423 ; riscv_wishbone:cpu|riscv_cpu_no:cpu1|riscv_alu:riscv_alu|riscv_div:riscv_div|div_n[22]    ; riscv_wishbone:cpu|riscv_cpu_no:cpu1|riscv_alu:riscv_alu|riscv_div:riscv_div|div_n[23]    ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.666      ;
; 0.423 ; riscv_wishbone:cpu|wshbn_master:wbus|state.c1                                             ; riscv_wishbone:cpu|wshbn_master:wbus|state.c2                                             ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.666      ;
; 0.435 ; button_debouncer:debouncer|counter[0]                                                     ; button_debouncer:debouncer|counter[8]                                                     ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.677      ;
; 0.494 ; riscv_wishbone:cpu|interrupt_controller:int_ctrl|state.s0                                 ; riscv_wishbone:cpu|interrupt_controller:int_ctrl|state.s1                                 ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.737      ;
; 0.520 ; riscv_wishbone:cpu|wshbn_master:wbus|state.rd1                                            ; riscv_wishbone:cpu|wshbn_master:wbus|state.rd2                                            ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.764      ;
; 0.535 ; riscv_wishbone:cpu|wshbn_pio:SLV0|r_ack_o                                                 ; riscv_wishbone:cpu|wshbn_master:wbus|state.c2                                             ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.778      ;
; 0.545 ; button_debouncer:debouncer|data_in_3                                                      ; button_debouncer:debouncer|data_out                                                       ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.788      ;
; 0.549 ; button_debouncer:debouncer|data_in_2                                                      ; button_debouncer:debouncer|data_in_3                                                      ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.792      ;
; 0.556 ; riscv_wishbone:cpu|riscv_cpu_no:cpu1|riscv_fetch:riscv_fetch|program_counter[9]           ; riscv_wishbone:cpu|riscv_cpu_no:cpu1|riscv_fetch:riscv_fetch|npc[9]                       ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.090      ; 0.817      ;
; 0.558 ; riscv_wishbone:cpu|riscv_cpu_no:cpu1|riscv_fetch:riscv_fetch|program_counter[8]           ; riscv_wishbone:cpu|riscv_cpu_no:cpu1|riscv_fetch:riscv_fetch|npc[8]                       ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.090      ; 0.819      ;
; 0.599 ; riscv_wishbone:cpu|wshbn_timer:SLV1|mtime0[13]                                            ; riscv_wishbone:cpu|wshbn_timer:SLV1|mtime0[13]                                            ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.842      ;
; 0.599 ; riscv_wishbone:cpu|wshbn_timer:SLV1|mtime0[15]                                            ; riscv_wishbone:cpu|wshbn_timer:SLV1|mtime0[15]                                            ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.842      ;
; 0.599 ; riscv_wishbone:cpu|wshbn_timer:SLV1|mtime0[3]                                             ; riscv_wishbone:cpu|wshbn_timer:SLV1|mtime0[3]                                             ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.842      ;
; 0.600 ; riscv_wishbone:cpu|riscv_cpu_no:cpu1|riscv_alu:riscv_alu|riscv_div:riscv_div|div_d[21]    ; riscv_wishbone:cpu|riscv_cpu_no:cpu1|riscv_alu:riscv_alu|riscv_div:riscv_div|div_d[21]    ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.843      ;
; 0.600 ; riscv_wishbone:cpu|riscv_cpu_no:cpu1|riscv_alu:riscv_alu|riscv_div:riscv_div|div_d[22]    ; riscv_wishbone:cpu|riscv_cpu_no:cpu1|riscv_alu:riscv_alu|riscv_div:riscv_div|div_d[22]    ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.843      ;
; 0.600 ; riscv_wishbone:cpu|riscv_cpu_no:cpu1|riscv_alu:riscv_alu|riscv_div:riscv_div|div_d[19]    ; riscv_wishbone:cpu|riscv_cpu_no:cpu1|riscv_alu:riscv_alu|riscv_div:riscv_div|div_d[19]    ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.843      ;
; 0.600 ; riscv_wishbone:cpu|riscv_cpu_no:cpu1|riscv_alu:riscv_alu|riscv_div:riscv_div|div_d[29]    ; riscv_wishbone:cpu|riscv_cpu_no:cpu1|riscv_alu:riscv_alu|riscv_div:riscv_div|div_d[29]    ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.843      ;
; 0.600 ; riscv_wishbone:cpu|riscv_cpu_no:cpu1|riscv_alu:riscv_alu|riscv_div:riscv_div|div_d[3]     ; riscv_wishbone:cpu|riscv_cpu_no:cpu1|riscv_alu:riscv_alu|riscv_div:riscv_div|div_d[3]     ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.842      ;
; 0.600 ; riscv_wishbone:cpu|riscv_cpu_no:cpu1|riscv_alu:riscv_alu|riscv_div:riscv_div|div_d[13]    ; riscv_wishbone:cpu|riscv_cpu_no:cpu1|riscv_alu:riscv_alu|riscv_div:riscv_div|div_d[13]    ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.842      ;
; 0.600 ; riscv_wishbone:cpu|riscv_cpu_no:cpu1|riscv_alu:riscv_alu|riscv_div:riscv_div|div_d[15]    ; riscv_wishbone:cpu|riscv_cpu_no:cpu1|riscv_alu:riscv_alu|riscv_div:riscv_div|div_d[15]    ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.842      ;
; 0.600 ; riscv_wishbone:cpu|riscv_cpu_no:cpu1|riscv_alu:riscv_alu|riscv_div:riscv_div|div_d[6]     ; riscv_wishbone:cpu|riscv_cpu_no:cpu1|riscv_alu:riscv_alu|riscv_div:riscv_div|div_d[6]     ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.842      ;
; 0.600 ; riscv_wishbone:cpu|wshbn_timer:SLV1|mtime0[11]                                            ; riscv_wishbone:cpu|wshbn_timer:SLV1|mtime0[11]                                            ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.843      ;
; 0.600 ; riscv_wishbone:cpu|wshbn_timer:SLV1|mtime0[19]                                            ; riscv_wishbone:cpu|wshbn_timer:SLV1|mtime0[19]                                            ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.843      ;
; 0.600 ; riscv_wishbone:cpu|wshbn_timer:SLV1|mtime0[21]                                            ; riscv_wishbone:cpu|wshbn_timer:SLV1|mtime0[21]                                            ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.843      ;
; 0.600 ; riscv_wishbone:cpu|wshbn_timer:SLV1|mtime0[22]                                            ; riscv_wishbone:cpu|wshbn_timer:SLV1|mtime0[22]                                            ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.843      ;
; 0.600 ; riscv_wishbone:cpu|wshbn_timer:SLV1|mtime0[29]                                            ; riscv_wishbone:cpu|wshbn_timer:SLV1|mtime0[29]                                            ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.843      ;
; 0.600 ; riscv_wishbone:cpu|wshbn_timer:SLV1|mtime0[5]                                             ; riscv_wishbone:cpu|wshbn_timer:SLV1|mtime0[5]                                             ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.843      ;
; 0.601 ; riscv_wishbone:cpu|riscv_cpu_no:cpu1|riscv_alu:riscv_alu|riscv_div:riscv_div|div_d[16]    ; riscv_wishbone:cpu|riscv_cpu_no:cpu1|riscv_alu:riscv_alu|riscv_div:riscv_div|div_d[16]    ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.844      ;
; 0.601 ; riscv_wishbone:cpu|riscv_cpu_no:cpu1|riscv_alu:riscv_alu|riscv_div:riscv_div|div_d[27]    ; riscv_wishbone:cpu|riscv_cpu_no:cpu1|riscv_alu:riscv_alu|riscv_div:riscv_div|div_d[27]    ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.844      ;
; 0.601 ; riscv_wishbone:cpu|riscv_cpu_no:cpu1|riscv_alu:riscv_alu|riscv_div:riscv_div|div_d[31]    ; riscv_wishbone:cpu|riscv_cpu_no:cpu1|riscv_alu:riscv_alu|riscv_div:riscv_div|div_d[31]    ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.844      ;
; 0.601 ; riscv_wishbone:cpu|riscv_cpu_no:cpu1|riscv_alu:riscv_alu|riscv_div:riscv_div|div_d[5]     ; riscv_wishbone:cpu|riscv_cpu_no:cpu1|riscv_alu:riscv_alu|riscv_div:riscv_div|div_d[5]     ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.843      ;
; 0.601 ; riscv_wishbone:cpu|riscv_cpu_no:cpu1|riscv_alu:riscv_alu|riscv_div:riscv_div|div_d[11]    ; riscv_wishbone:cpu|riscv_cpu_no:cpu1|riscv_alu:riscv_alu|riscv_div:riscv_div|div_d[11]    ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.843      ;
; 0.601 ; riscv_wishbone:cpu|riscv_cpu_no:cpu1|riscv_alu:riscv_alu|riscv_div:riscv_div|div_d[0]     ; riscv_wishbone:cpu|riscv_cpu_no:cpu1|riscv_alu:riscv_alu|riscv_div:riscv_div|div_d[0]     ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.843      ;
; 0.601 ; riscv_wishbone:cpu|wshbn_timer:SLV1|mtime0[16]                                            ; riscv_wishbone:cpu|wshbn_timer:SLV1|mtime0[16]                                            ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.844      ;
; 0.601 ; riscv_wishbone:cpu|wshbn_timer:SLV1|mtime0[27]                                            ; riscv_wishbone:cpu|wshbn_timer:SLV1|mtime0[27]                                            ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.844      ;
; 0.601 ; riscv_wishbone:cpu|wshbn_timer:SLV1|mtime0[31]                                            ; riscv_wishbone:cpu|wshbn_timer:SLV1|mtime0[31]                                            ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.844      ;
; 0.601 ; riscv_wishbone:cpu|wshbn_timer:SLV1|mtime0[2]                                             ; riscv_wishbone:cpu|wshbn_timer:SLV1|mtime0[2]                                             ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.844      ;
; 0.602 ; riscv_wishbone:cpu|riscv_cpu_no:cpu1|riscv_alu:riscv_alu|riscv_div:riscv_div|div_d[18]    ; riscv_wishbone:cpu|riscv_cpu_no:cpu1|riscv_alu:riscv_alu|riscv_div:riscv_div|div_d[18]    ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.845      ;
; 0.602 ; riscv_wishbone:cpu|riscv_cpu_no:cpu1|riscv_alu:riscv_alu|riscv_div:riscv_div|div_d[30]    ; riscv_wishbone:cpu|riscv_cpu_no:cpu1|riscv_alu:riscv_alu|riscv_div:riscv_div|div_d[30]    ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.845      ;
; 0.602 ; riscv_wishbone:cpu|riscv_cpu_no:cpu1|riscv_alu:riscv_alu|riscv_div:riscv_div|div_d[20]    ; riscv_wishbone:cpu|riscv_cpu_no:cpu1|riscv_alu:riscv_alu|riscv_div:riscv_div|div_d[20]    ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.845      ;
; 0.602 ; riscv_wishbone:cpu|riscv_cpu_no:cpu1|riscv_alu:riscv_alu|riscv_div:riscv_div|div_d[2]     ; riscv_wishbone:cpu|riscv_cpu_no:cpu1|riscv_alu:riscv_alu|riscv_div:riscv_div|div_d[2]     ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.844      ;
; 0.602 ; riscv_wishbone:cpu|riscv_cpu_no:cpu1|riscv_alu:riscv_alu|riscv_div:riscv_div|div_d[14]    ; riscv_wishbone:cpu|riscv_cpu_no:cpu1|riscv_alu:riscv_alu|riscv_div:riscv_div|div_d[14]    ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.844      ;
; 0.602 ; riscv_wishbone:cpu|wshbn_timer:SLV1|mtime0[12]                                            ; riscv_wishbone:cpu|wshbn_timer:SLV1|mtime0[12]                                            ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.845      ;
; 0.602 ; riscv_wishbone:cpu|wshbn_timer:SLV1|mtime0[18]                                            ; riscv_wishbone:cpu|wshbn_timer:SLV1|mtime0[18]                                            ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.845      ;
; 0.602 ; riscv_wishbone:cpu|wshbn_timer:SLV1|mtime0[20]                                            ; riscv_wishbone:cpu|wshbn_timer:SLV1|mtime0[20]                                            ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.845      ;
; 0.602 ; riscv_wishbone:cpu|wshbn_timer:SLV1|mtime0[30]                                            ; riscv_wishbone:cpu|wshbn_timer:SLV1|mtime0[30]                                            ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.845      ;
; 0.602 ; riscv_wishbone:cpu|wshbn_timer:SLV1|mtime0[10]                                            ; riscv_wishbone:cpu|wshbn_timer:SLV1|mtime0[10]                                            ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.845      ;
; 0.602 ; riscv_wishbone:cpu|wshbn_timer:SLV1|mtime0[4]                                             ; riscv_wishbone:cpu|wshbn_timer:SLV1|mtime0[4]                                             ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.845      ;
; 0.602 ; riscv_wishbone:cpu|wshbn_timer:SLV1|mtime0[8]                                             ; riscv_wishbone:cpu|wshbn_timer:SLV1|mtime0[8]                                             ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.845      ;
; 0.603 ; riscv_wishbone:cpu|riscv_cpu_no:cpu1|riscv_alu:riscv_alu|riscv_div:riscv_div|div_d[24]    ; riscv_wishbone:cpu|riscv_cpu_no:cpu1|riscv_alu:riscv_alu|riscv_div:riscv_div|div_d[24]    ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.846      ;
; 0.603 ; riscv_wishbone:cpu|riscv_cpu_no:cpu1|riscv_alu:riscv_alu|riscv_div:riscv_div|div_d[28]    ; riscv_wishbone:cpu|riscv_cpu_no:cpu1|riscv_alu:riscv_alu|riscv_div:riscv_div|div_d[28]    ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.846      ;
; 0.603 ; riscv_wishbone:cpu|riscv_cpu_no:cpu1|riscv_alu:riscv_alu|riscv_div:riscv_div|div_d[17]    ; riscv_wishbone:cpu|riscv_cpu_no:cpu1|riscv_alu:riscv_alu|riscv_div:riscv_div|div_d[17]    ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.846      ;
; 0.603 ; riscv_wishbone:cpu|riscv_cpu_no:cpu1|riscv_alu:riscv_alu|riscv_div:riscv_div|div_d[26]    ; riscv_wishbone:cpu|riscv_cpu_no:cpu1|riscv_alu:riscv_alu|riscv_div:riscv_div|div_d[26]    ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.846      ;
; 0.603 ; riscv_wishbone:cpu|riscv_cpu_no:cpu1|riscv_alu:riscv_alu|riscv_div:riscv_div|div_d[10]    ; riscv_wishbone:cpu|riscv_cpu_no:cpu1|riscv_alu:riscv_alu|riscv_div:riscv_div|div_d[10]    ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.845      ;
; 0.603 ; riscv_wishbone:cpu|riscv_cpu_no:cpu1|riscv_alu:riscv_alu|riscv_div:riscv_div|div_d[12]    ; riscv_wishbone:cpu|riscv_cpu_no:cpu1|riscv_alu:riscv_alu|riscv_div:riscv_div|div_d[12]    ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.845      ;
; 0.603 ; riscv_wishbone:cpu|riscv_cpu_no:cpu1|riscv_alu:riscv_alu|riscv_div:riscv_div|div_d[8]     ; riscv_wishbone:cpu|riscv_cpu_no:cpu1|riscv_alu:riscv_alu|riscv_div:riscv_div|div_d[8]     ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.845      ;
; 0.603 ; riscv_wishbone:cpu|riscv_cpu_no:cpu1|riscv_alu:riscv_alu|riscv_div:riscv_div|div_d[4]     ; riscv_wishbone:cpu|riscv_cpu_no:cpu1|riscv_alu:riscv_alu|riscv_div:riscv_div|div_d[4]     ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.845      ;
; 0.603 ; riscv_wishbone:cpu|wshbn_timer:SLV1|mtime0[17]                                            ; riscv_wishbone:cpu|wshbn_timer:SLV1|mtime0[17]                                            ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.846      ;
; 0.603 ; riscv_wishbone:cpu|wshbn_timer:SLV1|mtime0[24]                                            ; riscv_wishbone:cpu|wshbn_timer:SLV1|mtime0[24]                                            ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.846      ;
; 0.603 ; riscv_wishbone:cpu|wshbn_timer:SLV1|mtime0[26]                                            ; riscv_wishbone:cpu|wshbn_timer:SLV1|mtime0[26]                                            ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.846      ;
; 0.603 ; riscv_wishbone:cpu|wshbn_timer:SLV1|mtime0[28]                                            ; riscv_wishbone:cpu|wshbn_timer:SLV1|mtime0[28]                                            ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.846      ;
; 0.604 ; riscv_wishbone:cpu|riscv_cpu_no:cpu1|riscv_alu:riscv_alu|riscv_div:riscv_div|div_d[1]     ; riscv_wishbone:cpu|riscv_cpu_no:cpu1|riscv_alu:riscv_alu|riscv_div:riscv_div|div_d[1]     ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.846      ;
; 0.604 ; riscv_wishbone:cpu|wshbn_timer:SLV1|mtime0[9]                                             ; riscv_wishbone:cpu|wshbn_timer:SLV1|mtime0[9]                                             ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.847      ;
; 0.605 ; riscv_wishbone:cpu|riscv_cpu_no:cpu1|riscv_alu:riscv_alu|riscv_div:riscv_div|div_d[23]    ; riscv_wishbone:cpu|riscv_cpu_no:cpu1|riscv_alu:riscv_alu|riscv_div:riscv_div|div_d[23]    ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.848      ;
; 0.605 ; riscv_wishbone:cpu|riscv_cpu_no:cpu1|riscv_alu:riscv_alu|riscv_div:riscv_div|div_d[25]    ; riscv_wishbone:cpu|riscv_cpu_no:cpu1|riscv_alu:riscv_alu|riscv_div:riscv_div|div_d[25]    ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.848      ;
; 0.605 ; riscv_wishbone:cpu|riscv_cpu_no:cpu1|riscv_alu:riscv_alu|riscv_div:riscv_div|div_d[9]     ; riscv_wishbone:cpu|riscv_cpu_no:cpu1|riscv_alu:riscv_alu|riscv_div:riscv_div|div_d[9]     ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.847      ;
+-------+-------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------+----------------------------------------------------+----------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                            ; To Node                                                                                                                                                                              ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 0.354 ; riscv_wishbone:cpu|i_cache:M0|altsyncram:altsyncram_component|altsyncram_cbc1:auto_generated|sld_mod_ram_rom:mgl_prim2|is_in_use_reg                                                 ; riscv_wishbone:cpu|i_cache:M0|altsyncram:altsyncram_component|altsyncram_cbc1:auto_generated|sld_mod_ram_rom:mgl_prim2|is_in_use_reg                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.597      ;
; 0.355 ; riscv_wishbone:cpu|i_cache:M0|altsyncram:altsyncram_component|altsyncram_cbc1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[1]                                ; riscv_wishbone:cpu|i_cache:M0|altsyncram:altsyncram_component|altsyncram_cbc1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[1]                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; riscv_wishbone:cpu|i_cache:M0|altsyncram:altsyncram_component|altsyncram_cbc1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0]                                ; riscv_wishbone:cpu|i_cache:M0|altsyncram:altsyncram_component|altsyncram_cbc1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0]                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; riscv_wishbone:cpu|i_cache:M0|altsyncram:altsyncram_component|altsyncram_cbc1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]                                ; riscv_wishbone:cpu|i_cache:M0|altsyncram:altsyncram_component|altsyncram_cbc1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; riscv_wishbone:cpu|i_cache:M0|altsyncram:altsyncram_component|altsyncram_cbc1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[5]                                ; riscv_wishbone:cpu|i_cache:M0|altsyncram:altsyncram_component|altsyncram_cbc1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[5]                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; riscv_wishbone:cpu|i_cache:M0|altsyncram:altsyncram_component|altsyncram_cbc1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]                                ; riscv_wishbone:cpu|i_cache:M0|altsyncram:altsyncram_component|altsyncram_cbc1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; riscv_wishbone:cpu|i_cache:M0|altsyncram:altsyncram_component|altsyncram_cbc1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[4]                                ; riscv_wishbone:cpu|i_cache:M0|altsyncram:altsyncram_component|altsyncram_cbc1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[4]                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]                                                                                                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]                                                                                                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[13]                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[13]                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[11]                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[11]                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                                                                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; riscv_wishbone:cpu|d_cache:M1|altsyncram:altsyncram_component|altsyncram_mot3:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out                                                ; riscv_wishbone:cpu|d_cache:M1|altsyncram:altsyncram_component|altsyncram_mot3:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; riscv_wishbone:cpu|i_cache:M0|altsyncram:altsyncram_component|altsyncram_cbc1:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out                                                ; riscv_wishbone:cpu|i_cache:M0|altsyncram:altsyncram_component|altsyncram_cbc1:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; riscv_wishbone:cpu|d_cache:M1|altsyncram:altsyncram_component|altsyncram_mot3:auto_generated|sld_mod_ram_rom:mgl_prim2|is_in_use_reg                                                 ; riscv_wishbone:cpu|d_cache:M1|altsyncram:altsyncram_component|altsyncram_mot3:auto_generated|sld_mod_ram_rom:mgl_prim2|is_in_use_reg                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[1]                                                                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[1]                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[6]                                                                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[6]                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.597      ;
; 0.356 ; riscv_wishbone:cpu|d_cache:M1|altsyncram:altsyncram_component|altsyncram_mot3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[1]                                ; riscv_wishbone:cpu|d_cache:M1|altsyncram:altsyncram_component|altsyncram_mot3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[1]                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; riscv_wishbone:cpu|d_cache:M1|altsyncram:altsyncram_component|altsyncram_mot3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]                                ; riscv_wishbone:cpu|d_cache:M1|altsyncram:altsyncram_component|altsyncram_mot3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; riscv_wishbone:cpu|d_cache:M1|altsyncram:altsyncram_component|altsyncram_mot3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]                                ; riscv_wishbone:cpu|d_cache:M1|altsyncram:altsyncram_component|altsyncram_mot3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; riscv_wishbone:cpu|d_cache:M1|altsyncram:altsyncram_component|altsyncram_mot3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[4]                                ; riscv_wishbone:cpu|d_cache:M1|altsyncram:altsyncram_component|altsyncram_mot3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[4]                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; riscv_wishbone:cpu|d_cache:M1|altsyncram:altsyncram_component|altsyncram_mot3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[5]                                ; riscv_wishbone:cpu|d_cache:M1|altsyncram:altsyncram_component|altsyncram_mot3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[5]                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; riscv_wishbone:cpu|d_cache:M1|altsyncram:altsyncram_component|altsyncram_mot3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0]                                ; riscv_wishbone:cpu|d_cache:M1|altsyncram:altsyncram_component|altsyncram_mot3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0]                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.597      ;
; 0.366 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.608      ;
; 0.383 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.625      ;
; 0.387 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.629      ;
; 0.387 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.629      ;
; 0.388 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.630      ;
; 0.388 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[9]                                                                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.630      ;
; 0.390 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.632      ;
; 0.395 ; riscv_wishbone:cpu|i_cache:M0|altsyncram:altsyncram_component|altsyncram_cbc1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[1] ; riscv_wishbone:cpu|i_cache:M0|altsyncram:altsyncram_component|altsyncram_cbc1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.638      ;
; 0.396 ; riscv_wishbone:cpu|i_cache:M0|altsyncram:altsyncram_component|altsyncram_cbc1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[2] ; riscv_wishbone:cpu|i_cache:M0|altsyncram:altsyncram_component|altsyncram_cbc1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[1] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.639      ;
; 0.396 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][2]                                                                                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][2]                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.638      ;
; 0.396 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][4]                                                                                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.638      ;
; 0.396 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[3]                                                                                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[2]                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.638      ;
; 0.397 ; riscv_wishbone:cpu|i_cache:M0|altsyncram:altsyncram_component|altsyncram_cbc1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[3] ; riscv_wishbone:cpu|i_cache:M0|altsyncram:altsyncram_component|altsyncram_cbc1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[2] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.640      ;
; 0.397 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][3]                                                                                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.639      ;
; 0.397 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][2]                                                                                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.639      ;
; 0.398 ; riscv_wishbone:cpu|d_cache:M1|altsyncram:altsyncram_component|altsyncram_mot3:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[2] ; riscv_wishbone:cpu|d_cache:M1|altsyncram:altsyncram_component|altsyncram_mot3:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[1] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.641      ;
; 0.398 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][3]                                                                                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][3]                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.640      ;
; 0.398 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][4]                                                                                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][4]                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.640      ;
; 0.398 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][1]                                                                                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.640      ;
; 0.398 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[13]                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[14]                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.640      ;
; 0.399 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[3]                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.641      ;
; 0.400 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[2]                                                                                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[1]                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.642      ;
; 0.401 ; riscv_wishbone:cpu|d_cache:M1|altsyncram:altsyncram_component|altsyncram_mot3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[11]                                          ; riscv_wishbone:cpu|d_cache:M1|altsyncram:altsyncram_component|altsyncram_mot3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[11]                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.643      ;
; 0.402 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[12]                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[15]                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.644      ;
; 0.402 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[10]                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[12]                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.644      ;
; 0.402 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[5]                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4]                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.644      ;
; 0.403 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4]                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3]                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.645      ;
; 0.403 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[8]                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7]                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.645      ;
; 0.404 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[2]                                                                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.646      ;
; 0.404 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[12]                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[13]                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.646      ;
; 0.405 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[9]                                                                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[10]                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.647      ;
; 0.406 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7]                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[6]                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.648      ;
; 0.406 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[9]                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[8]                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.648      ;
; 0.406 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[10]                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[11]                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.648      ;
; 0.412 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[7]                                                                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.654      ;
; 0.417 ; riscv_wishbone:cpu|i_cache:M0|altsyncram:altsyncram_component|altsyncram_cbc1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[9]                                           ; riscv_wishbone:cpu|i_cache:M0|altsyncram:altsyncram_component|altsyncram_cbc1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[8]                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.659      ;
; 0.417 ; riscv_wishbone:cpu|i_cache:M0|altsyncram:altsyncram_component|altsyncram_cbc1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[15]                                          ; riscv_wishbone:cpu|i_cache:M0|altsyncram:altsyncram_component|altsyncram_cbc1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[14]                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.659      ;
; 0.417 ; riscv_wishbone:cpu|d_cache:M1|altsyncram:altsyncram_component|altsyncram_mot3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[11]                                          ; riscv_wishbone:cpu|d_cache:M1|altsyncram:altsyncram_component|altsyncram_mot3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[10]                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.659      ;
; 0.417 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][3]                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.659      ;
; 0.417 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][0]                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.659      ;
; 0.417 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][2]                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.659      ;
; 0.417 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[1]                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.659      ;
; 0.417 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[6]                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[5]                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.659      ;
; 0.418 ; riscv_wishbone:cpu|d_cache:M1|altsyncram:altsyncram_component|altsyncram_mot3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[24]                                          ; riscv_wishbone:cpu|d_cache:M1|altsyncram:altsyncram_component|altsyncram_mot3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[23]                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.661      ;
; 0.418 ; riscv_wishbone:cpu|i_cache:M0|altsyncram:altsyncram_component|altsyncram_cbc1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[2]                                           ; riscv_wishbone:cpu|i_cache:M0|altsyncram:altsyncram_component|altsyncram_cbc1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[1]                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.660      ;
; 0.418 ; riscv_wishbone:cpu|d_cache:M1|altsyncram:altsyncram_component|altsyncram_mot3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[27]                                          ; riscv_wishbone:cpu|d_cache:M1|altsyncram:altsyncram_component|altsyncram_mot3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[26]                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.660      ;
; 0.418 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][3]                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][3]                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.660      ;
; 0.418 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][4]                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][4]                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.660      ;
; 0.419 ; riscv_wishbone:cpu|i_cache:M0|altsyncram:altsyncram_component|altsyncram_cbc1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[20]                                          ; riscv_wishbone:cpu|i_cache:M0|altsyncram:altsyncram_component|altsyncram_cbc1:auto_generated|altsyncram_ivd2:altsyncram1|ram_block3a17~portb_datain_reg0                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.334      ; 0.954      ;
; 0.419 ; riscv_wishbone:cpu|d_cache:M1|altsyncram:altsyncram_component|altsyncram_mot3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[13]                                          ; riscv_wishbone:cpu|d_cache:M1|altsyncram:altsyncram_component|altsyncram_mot3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[12]                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.661      ;
; 0.419 ; riscv_wishbone:cpu|d_cache:M1|altsyncram:altsyncram_component|altsyncram_mot3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[29]                                          ; riscv_wishbone:cpu|d_cache:M1|altsyncram:altsyncram_component|altsyncram_mot3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[28]                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.661      ;
; 0.419 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][1]                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][1]                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.661      ;
; 0.423 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][2]                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][2]                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.665      ;
; 0.428 ; riscv_wishbone:cpu|d_cache:M1|altsyncram:altsyncram_component|altsyncram_mot3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[3]                                           ; riscv_wishbone:cpu|d_cache:M1|altsyncram:altsyncram_component|altsyncram_mot3:auto_generated|altsyncram_lbr2:altsyncram1|ram_block3a3~portb_datain_reg0                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.328      ; 0.957      ;
; 0.429 ; riscv_wishbone:cpu|d_cache:M1|altsyncram:altsyncram_component|altsyncram_mot3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[0]                                           ; riscv_wishbone:cpu|d_cache:M1|altsyncram:altsyncram_component|altsyncram_mot3:auto_generated|altsyncram_lbr2:altsyncram1|ram_block3a0~portb_datain_reg0                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.377      ; 1.007      ;
; 0.430 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[5]                                                                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[6]                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.672      ;
; 0.439 ; riscv_wishbone:cpu|d_cache:M1|altsyncram:altsyncram_component|altsyncram_mot3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[18]                                          ; riscv_wishbone:cpu|d_cache:M1|altsyncram:altsyncram_component|altsyncram_mot3:auto_generated|altsyncram_lbr2:altsyncram1|ram_block3a2~portb_datain_reg0                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.328      ; 0.968      ;
; 0.442 ; riscv_wishbone:cpu|i_cache:M0|altsyncram:altsyncram_component|altsyncram_cbc1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[11]                                          ; riscv_wishbone:cpu|i_cache:M0|altsyncram:altsyncram_component|altsyncram_cbc1:auto_generated|altsyncram_ivd2:altsyncram1|ram_block3a4~portb_datain_reg0                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.368      ; 1.011      ;
; 0.444 ; riscv_wishbone:cpu|i_cache:M0|altsyncram:altsyncram_component|altsyncram_cbc1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[9]                                           ; riscv_wishbone:cpu|i_cache:M0|altsyncram:altsyncram_component|altsyncram_cbc1:auto_generated|altsyncram_ivd2:altsyncram1|ram_block3a4~portb_datain_reg0                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.368      ; 1.013      ;
; 0.455 ; riscv_wishbone:cpu|i_cache:M0|altsyncram:altsyncram_component|altsyncram_cbc1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[19]                                          ; riscv_wishbone:cpu|i_cache:M0|altsyncram:altsyncram_component|altsyncram_cbc1:auto_generated|altsyncram_ivd2:altsyncram1|ram_block3a17~portb_datain_reg0                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.334      ; 0.990      ;
; 0.459 ; riscv_wishbone:cpu|d_cache:M1|altsyncram:altsyncram_component|altsyncram_mot3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[8]                                           ; riscv_wishbone:cpu|d_cache:M1|altsyncram:altsyncram_component|altsyncram_mot3:auto_generated|altsyncram_lbr2:altsyncram1|ram_block3a8~portb_datain_reg0                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.329      ; 0.989      ;
; 0.460 ; riscv_wishbone:cpu|i_cache:M0|altsyncram:altsyncram_component|altsyncram_cbc1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[30]                                          ; riscv_wishbone:cpu|i_cache:M0|altsyncram:altsyncram_component|altsyncram_cbc1:auto_generated|altsyncram_ivd2:altsyncram1|ram_block3a2~portb_datain_reg0                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.337      ; 0.998      ;
; 0.460 ; riscv_wishbone:cpu|d_cache:M1|altsyncram:altsyncram_component|altsyncram_mot3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[22]                                          ; riscv_wishbone:cpu|d_cache:M1|altsyncram:altsyncram_component|altsyncram_mot3:auto_generated|altsyncram_lbr2:altsyncram1|ram_block3a14~portb_datain_reg0                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.327      ; 0.988      ;
; 0.472 ; riscv_wishbone:cpu|i_cache:M0|altsyncram:altsyncram_component|altsyncram_cbc1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[2]                                           ; riscv_wishbone:cpu|i_cache:M0|altsyncram:altsyncram_component|altsyncram_cbc1:auto_generated|altsyncram_ivd2:altsyncram1|ram_block3a2~portb_datain_reg0                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.337      ; 1.010      ;
; 0.472 ; riscv_wishbone:cpu|i_cache:M0|altsyncram:altsyncram_component|altsyncram_cbc1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[28]                                          ; riscv_wishbone:cpu|i_cache:M0|altsyncram:altsyncram_component|altsyncram_cbc1:auto_generated|altsyncram_ivd2:altsyncram1|ram_block3a2~portb_datain_reg0                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.337      ; 1.010      ;
; 0.472 ; riscv_wishbone:cpu|d_cache:M1|altsyncram:altsyncram_component|altsyncram_mot3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[13]                                          ; riscv_wishbone:cpu|d_cache:M1|altsyncram:altsyncram_component|altsyncram_mot3:auto_generated|altsyncram_lbr2:altsyncram1|ram_block3a13~portb_datain_reg0                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.330      ; 1.003      ;
; 0.474 ; riscv_wishbone:cpu|d_cache:M1|altsyncram:altsyncram_component|altsyncram_mot3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[2]                                           ; riscv_wishbone:cpu|d_cache:M1|altsyncram:altsyncram_component|altsyncram_mot3:auto_generated|altsyncram_lbr2:altsyncram1|ram_block3a2~portb_datain_reg0                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.328      ; 1.003      ;
; 0.480 ; riscv_wishbone:cpu|i_cache:M0|altsyncram:altsyncram_component|altsyncram_cbc1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[18]                                          ; riscv_wishbone:cpu|i_cache:M0|altsyncram:altsyncram_component|altsyncram_cbc1:auto_generated|altsyncram_ivd2:altsyncram1|ram_block3a17~portb_datain_reg0                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.334      ; 1.015      ;
; 0.483 ; riscv_wishbone:cpu|i_cache:M0|altsyncram:altsyncram_component|altsyncram_cbc1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[25]                                          ; riscv_wishbone:cpu|i_cache:M0|altsyncram:altsyncram_component|altsyncram_cbc1:auto_generated|altsyncram_ivd2:altsyncram1|ram_block3a5~portb_datain_reg0                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.344      ; 1.028      ;
; 0.486 ; riscv_wishbone:cpu|i_cache:M0|altsyncram:altsyncram_component|altsyncram_cbc1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[17]                                          ; riscv_wishbone:cpu|i_cache:M0|altsyncram:altsyncram_component|altsyncram_cbc1:auto_generated|altsyncram_ivd2:altsyncram1|ram_block3a17~portb_datain_reg0                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.334      ; 1.021      ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'pll_50|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                     ;
+--------+--------------------------------------------------------------------------+----------------------------------------------------------------------------------+----------------------------------------------------+----------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                ; To Node                                                                          ; Launch Clock                                       ; Latch Clock                                        ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------+----------------------------------------------------------------------------------+----------------------------------------------------+----------------------------------------------------+--------------+------------+------------+
; 14.317 ; riscv_wishbone:cpu|riscv_cpu_no:cpu1|riscv_fetch:riscv_fetch|state.ready ; riscv_wishbone:cpu|riscv_cpu_no:cpu1|riscv_fetch:riscv_fetch|program_counter[16] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.471     ; 5.231      ;
; 14.317 ; riscv_wishbone:cpu|riscv_cpu_no:cpu1|riscv_fetch:riscv_fetch|state.ready ; riscv_wishbone:cpu|riscv_cpu_no:cpu1|riscv_fetch:riscv_fetch|program_counter[27] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.471     ; 5.231      ;
; 14.317 ; riscv_wishbone:cpu|riscv_cpu_no:cpu1|riscv_fetch:riscv_fetch|state.ready ; riscv_wishbone:cpu|riscv_cpu_no:cpu1|riscv_fetch:riscv_fetch|npc[15]             ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.471     ; 5.231      ;
; 14.697 ; riscv_wishbone:cpu|riscv_cpu_no:cpu1|riscv_fetch:riscv_fetch|state.ready ; riscv_wishbone:cpu|riscv_cpu_no:cpu1|riscv_fetch:riscv_fetch|program_counter[17] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.091     ; 5.231      ;
; 14.697 ; riscv_wishbone:cpu|riscv_cpu_no:cpu1|riscv_fetch:riscv_fetch|state.ready ; riscv_wishbone:cpu|riscv_cpu_no:cpu1|riscv_fetch:riscv_fetch|program_counter[15] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.091     ; 5.231      ;
; 14.697 ; riscv_wishbone:cpu|riscv_cpu_no:cpu1|riscv_fetch:riscv_fetch|state.ready ; riscv_wishbone:cpu|riscv_cpu_no:cpu1|riscv_fetch:riscv_fetch|program_counter[18] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.091     ; 5.231      ;
; 14.912 ; button_debouncer:debouncer|data_out                                      ; riscv_wishbone:cpu|riscv_cpu_no:cpu1|riscv_regfile:riscv_regfile|regfile[19][1]  ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.059     ; 5.048      ;
; 14.912 ; button_debouncer:debouncer|data_out                                      ; riscv_wishbone:cpu|riscv_cpu_no:cpu1|riscv_regfile:riscv_regfile|regfile[16][1]  ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.059     ; 5.048      ;
; 14.912 ; button_debouncer:debouncer|data_out                                      ; riscv_wishbone:cpu|riscv_cpu_no:cpu1|riscv_regfile:riscv_regfile|regfile[17][1]  ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.060     ; 5.047      ;
; 14.912 ; button_debouncer:debouncer|data_out                                      ; riscv_wishbone:cpu|riscv_cpu_no:cpu1|riscv_regfile:riscv_regfile|regfile[11][1]  ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.057     ; 5.050      ;
; 14.912 ; button_debouncer:debouncer|data_out                                      ; riscv_wishbone:cpu|riscv_cpu_no:cpu1|riscv_regfile:riscv_regfile|regfile[3][1]   ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.057     ; 5.050      ;
; 14.912 ; button_debouncer:debouncer|data_out                                      ; riscv_wishbone:cpu|riscv_cpu_no:cpu1|riscv_regfile:riscv_regfile|regfile[11][0]  ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.057     ; 5.050      ;
; 14.912 ; button_debouncer:debouncer|data_out                                      ; riscv_wishbone:cpu|riscv_cpu_no:cpu1|riscv_regfile:riscv_regfile|regfile[3][0]   ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.057     ; 5.050      ;
; 14.912 ; button_debouncer:debouncer|data_out                                      ; riscv_wishbone:cpu|riscv_cpu_no:cpu1|riscv_regfile:riscv_regfile|regfile[16][0]  ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.059     ; 5.048      ;
; 14.912 ; button_debouncer:debouncer|data_out                                      ; riscv_wishbone:cpu|riscv_cpu_no:cpu1|riscv_regfile:riscv_regfile|regfile[19][0]  ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.059     ; 5.048      ;
; 14.912 ; button_debouncer:debouncer|data_out                                      ; riscv_wishbone:cpu|riscv_cpu_no:cpu1|riscv_regfile:riscv_regfile|regfile[17][20] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.060     ; 5.047      ;
; 14.912 ; button_debouncer:debouncer|data_out                                      ; riscv_wishbone:cpu|riscv_cpu_no:cpu1|riscv_regfile:riscv_regfile|regfile[20][21] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.061     ; 5.046      ;
; 14.912 ; button_debouncer:debouncer|data_out                                      ; riscv_wishbone:cpu|riscv_cpu_no:cpu1|riscv_regfile:riscv_regfile|regfile[22][21] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.060     ; 5.047      ;
; 14.912 ; button_debouncer:debouncer|data_out                                      ; riscv_wishbone:cpu|riscv_cpu_no:cpu1|riscv_regfile:riscv_regfile|regfile[17][21] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.060     ; 5.047      ;
; 14.912 ; button_debouncer:debouncer|data_out                                      ; riscv_wishbone:cpu|riscv_cpu_no:cpu1|riscv_regfile:riscv_regfile|regfile[5][15]  ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.059     ; 5.048      ;
; 14.912 ; button_debouncer:debouncer|data_out                                      ; riscv_wishbone:cpu|riscv_cpu_no:cpu1|riscv_regfile:riscv_regfile|regfile[13][15] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.059     ; 5.048      ;
; 14.912 ; button_debouncer:debouncer|data_out                                      ; riscv_wishbone:cpu|riscv_cpu_no:cpu1|riscv_regfile:riscv_regfile|regfile[17][15] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.060     ; 5.047      ;
; 14.912 ; button_debouncer:debouncer|data_out                                      ; riscv_wishbone:cpu|riscv_cpu_no:cpu1|riscv_regfile:riscv_regfile|regfile[20][15] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.061     ; 5.046      ;
; 14.912 ; button_debouncer:debouncer|data_out                                      ; riscv_wishbone:cpu|riscv_cpu_no:cpu1|riscv_regfile:riscv_regfile|regfile[22][15] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.060     ; 5.047      ;
; 14.912 ; button_debouncer:debouncer|data_out                                      ; riscv_wishbone:cpu|riscv_cpu_no:cpu1|riscv_regfile:riscv_regfile|regfile[23][15] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.061     ; 5.046      ;
; 14.912 ; button_debouncer:debouncer|data_out                                      ; riscv_wishbone:cpu|riscv_cpu_no:cpu1|riscv_regfile:riscv_regfile|regfile[11][4]  ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.057     ; 5.050      ;
; 14.912 ; button_debouncer:debouncer|data_out                                      ; riscv_wishbone:cpu|riscv_cpu_no:cpu1|riscv_regfile:riscv_regfile|regfile[3][4]   ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.057     ; 5.050      ;
; 14.912 ; button_debouncer:debouncer|data_out                                      ; riscv_wishbone:cpu|riscv_cpu_no:cpu1|riscv_regfile:riscv_regfile|regfile[3][5]   ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.057     ; 5.050      ;
; 14.912 ; button_debouncer:debouncer|data_out                                      ; riscv_wishbone:cpu|riscv_cpu_no:cpu1|riscv_regfile:riscv_regfile|regfile[11][5]  ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.057     ; 5.050      ;
; 14.912 ; button_debouncer:debouncer|data_out                                      ; riscv_wishbone:cpu|riscv_cpu_no:cpu1|riscv_regfile:riscv_regfile|regfile[17][5]  ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.060     ; 5.047      ;
; 14.912 ; button_debouncer:debouncer|data_out                                      ; riscv_wishbone:cpu|riscv_cpu_no:cpu1|riscv_regfile:riscv_regfile|regfile[11][6]  ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.057     ; 5.050      ;
; 14.912 ; button_debouncer:debouncer|data_out                                      ; riscv_wishbone:cpu|riscv_cpu_no:cpu1|riscv_regfile:riscv_regfile|regfile[3][6]   ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.057     ; 5.050      ;
; 14.912 ; button_debouncer:debouncer|data_out                                      ; riscv_wishbone:cpu|riscv_cpu_no:cpu1|riscv_regfile:riscv_regfile|regfile[8][6]   ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.059     ; 5.048      ;
; 14.912 ; button_debouncer:debouncer|data_out                                      ; riscv_wishbone:cpu|riscv_cpu_no:cpu1|riscv_regfile:riscv_regfile|regfile[4][6]   ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.059     ; 5.048      ;
; 14.912 ; button_debouncer:debouncer|data_out                                      ; riscv_wishbone:cpu|riscv_cpu_no:cpu1|riscv_regfile:riscv_regfile|regfile[11][7]  ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.057     ; 5.050      ;
; 14.912 ; button_debouncer:debouncer|data_out                                      ; riscv_wishbone:cpu|riscv_cpu_no:cpu1|riscv_regfile:riscv_regfile|regfile[3][7]   ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.057     ; 5.050      ;
; 14.912 ; button_debouncer:debouncer|data_out                                      ; riscv_wishbone:cpu|riscv_cpu_no:cpu1|riscv_regfile:riscv_regfile|regfile[8][7]   ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.059     ; 5.048      ;
; 14.912 ; button_debouncer:debouncer|data_out                                      ; riscv_wishbone:cpu|riscv_cpu_no:cpu1|riscv_regfile:riscv_regfile|regfile[4][7]   ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.059     ; 5.048      ;
; 14.912 ; button_debouncer:debouncer|data_out                                      ; riscv_wishbone:cpu|riscv_cpu_no:cpu1|riscv_regfile:riscv_regfile|regfile[17][7]  ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.060     ; 5.047      ;
; 14.912 ; button_debouncer:debouncer|data_out                                      ; riscv_wishbone:cpu|riscv_cpu_no:cpu1|riscv_regfile:riscv_regfile|regfile[29][31] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.063     ; 5.044      ;
; 14.912 ; button_debouncer:debouncer|data_out                                      ; riscv_wishbone:cpu|riscv_cpu_no:cpu1|riscv_regfile:riscv_regfile|regfile[28][31] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.063     ; 5.044      ;
; 14.912 ; button_debouncer:debouncer|data_out                                      ; riscv_wishbone:cpu|riscv_cpu_no:cpu1|riscv_regfile:riscv_regfile|regfile[5][8]   ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.059     ; 5.048      ;
; 14.912 ; button_debouncer:debouncer|data_out                                      ; riscv_wishbone:cpu|riscv_cpu_no:cpu1|riscv_regfile:riscv_regfile|regfile[9][8]   ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.060     ; 5.047      ;
; 14.912 ; button_debouncer:debouncer|data_out                                      ; riscv_wishbone:cpu|riscv_cpu_no:cpu1|riscv_regfile:riscv_regfile|regfile[1][8]   ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.060     ; 5.047      ;
; 14.912 ; button_debouncer:debouncer|data_out                                      ; riscv_wishbone:cpu|riscv_cpu_no:cpu1|riscv_regfile:riscv_regfile|regfile[13][8]  ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.059     ; 5.048      ;
; 14.912 ; button_debouncer:debouncer|data_out                                      ; riscv_wishbone:cpu|riscv_cpu_no:cpu1|riscv_regfile:riscv_regfile|regfile[8][8]   ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.059     ; 5.048      ;
; 14.912 ; button_debouncer:debouncer|data_out                                      ; riscv_wishbone:cpu|riscv_cpu_no:cpu1|riscv_regfile:riscv_regfile|regfile[4][8]   ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.059     ; 5.048      ;
; 14.912 ; button_debouncer:debouncer|data_out                                      ; riscv_wishbone:cpu|riscv_cpu_no:cpu1|riscv_regfile:riscv_regfile|regfile[17][13] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.060     ; 5.047      ;
; 14.912 ; button_debouncer:debouncer|data_out                                      ; riscv_wishbone:cpu|riscv_cpu_no:cpu1|riscv_regfile:riscv_regfile|regfile[9][13]  ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.060     ; 5.047      ;
; 14.912 ; button_debouncer:debouncer|data_out                                      ; riscv_wishbone:cpu|riscv_cpu_no:cpu1|riscv_regfile:riscv_regfile|regfile[1][13]  ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.060     ; 5.047      ;
; 14.912 ; button_debouncer:debouncer|data_out                                      ; riscv_wishbone:cpu|riscv_cpu_no:cpu1|riscv_regfile:riscv_regfile|regfile[13][13] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.059     ; 5.048      ;
; 14.912 ; button_debouncer:debouncer|data_out                                      ; riscv_wishbone:cpu|riscv_cpu_no:cpu1|riscv_regfile:riscv_regfile|regfile[5][13]  ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.059     ; 5.048      ;
; 14.912 ; button_debouncer:debouncer|data_out                                      ; riscv_wishbone:cpu|riscv_cpu_no:cpu1|riscv_regfile:riscv_regfile|regfile[9][14]  ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.060     ; 5.047      ;
; 14.912 ; button_debouncer:debouncer|data_out                                      ; riscv_wishbone:cpu|riscv_cpu_no:cpu1|riscv_regfile:riscv_regfile|regfile[1][14]  ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.060     ; 5.047      ;
; 14.912 ; button_debouncer:debouncer|data_out                                      ; riscv_wishbone:cpu|riscv_cpu_no:cpu1|riscv_regfile:riscv_regfile|regfile[13][14] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.059     ; 5.048      ;
; 14.912 ; button_debouncer:debouncer|data_out                                      ; riscv_wishbone:cpu|riscv_cpu_no:cpu1|riscv_regfile:riscv_regfile|regfile[5][14]  ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.059     ; 5.048      ;
; 14.912 ; button_debouncer:debouncer|data_out                                      ; riscv_wishbone:cpu|riscv_cpu_no:cpu1|riscv_regfile:riscv_regfile|regfile[29][14] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.063     ; 5.044      ;
; 14.912 ; button_debouncer:debouncer|data_out                                      ; riscv_wishbone:cpu|riscv_cpu_no:cpu1|riscv_regfile:riscv_regfile|regfile[28][14] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.063     ; 5.044      ;
; 14.912 ; button_debouncer:debouncer|data_out                                      ; riscv_wishbone:cpu|riscv_cpu_no:cpu1|riscv_regfile:riscv_regfile|regfile[20][16] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.061     ; 5.046      ;
; 14.912 ; button_debouncer:debouncer|data_out                                      ; riscv_wishbone:cpu|riscv_cpu_no:cpu1|riscv_regfile:riscv_regfile|regfile[23][16] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.061     ; 5.046      ;
; 14.912 ; button_debouncer:debouncer|data_out                                      ; riscv_wishbone:cpu|riscv_cpu_no:cpu1|riscv_regfile:riscv_regfile|regfile[22][16] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.060     ; 5.047      ;
; 14.912 ; button_debouncer:debouncer|data_out                                      ; riscv_wishbone:cpu|riscv_cpu_no:cpu1|riscv_regfile:riscv_regfile|regfile[29][16] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.063     ; 5.044      ;
; 14.912 ; button_debouncer:debouncer|data_out                                      ; riscv_wishbone:cpu|riscv_cpu_no:cpu1|riscv_regfile:riscv_regfile|regfile[28][16] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.063     ; 5.044      ;
; 14.912 ; button_debouncer:debouncer|data_out                                      ; riscv_wishbone:cpu|riscv_cpu_no:cpu1|riscv_regfile:riscv_regfile|regfile[8][16]  ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.059     ; 5.048      ;
; 14.912 ; button_debouncer:debouncer|data_out                                      ; riscv_wishbone:cpu|riscv_cpu_no:cpu1|riscv_regfile:riscv_regfile|regfile[4][16]  ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.059     ; 5.048      ;
; 14.912 ; button_debouncer:debouncer|data_out                                      ; riscv_wishbone:cpu|riscv_cpu_no:cpu1|riscv_regfile:riscv_regfile|regfile[17][17] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.060     ; 5.047      ;
; 14.912 ; button_debouncer:debouncer|data_out                                      ; riscv_wishbone:cpu|riscv_cpu_no:cpu1|riscv_regfile:riscv_regfile|regfile[20][17] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.061     ; 5.046      ;
; 14.912 ; button_debouncer:debouncer|data_out                                      ; riscv_wishbone:cpu|riscv_cpu_no:cpu1|riscv_regfile:riscv_regfile|regfile[22][17] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.060     ; 5.047      ;
; 14.912 ; button_debouncer:debouncer|data_out                                      ; riscv_wishbone:cpu|riscv_cpu_no:cpu1|riscv_regfile:riscv_regfile|regfile[23][17] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.061     ; 5.046      ;
; 14.912 ; button_debouncer:debouncer|data_out                                      ; riscv_wishbone:cpu|riscv_cpu_no:cpu1|riscv_regfile:riscv_regfile|regfile[17][9]  ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.060     ; 5.047      ;
; 14.912 ; button_debouncer:debouncer|data_out                                      ; riscv_wishbone:cpu|riscv_cpu_no:cpu1|riscv_regfile:riscv_regfile|regfile[1][9]   ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.060     ; 5.047      ;
; 14.912 ; button_debouncer:debouncer|data_out                                      ; riscv_wishbone:cpu|riscv_cpu_no:cpu1|riscv_regfile:riscv_regfile|regfile[9][9]   ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.060     ; 5.047      ;
; 14.912 ; button_debouncer:debouncer|data_out                                      ; riscv_wishbone:cpu|riscv_cpu_no:cpu1|riscv_regfile:riscv_regfile|regfile[13][9]  ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.059     ; 5.048      ;
; 14.912 ; button_debouncer:debouncer|data_out                                      ; riscv_wishbone:cpu|riscv_cpu_no:cpu1|riscv_regfile:riscv_regfile|regfile[5][9]   ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.059     ; 5.048      ;
; 14.912 ; button_debouncer:debouncer|data_out                                      ; riscv_wishbone:cpu|riscv_cpu_no:cpu1|riscv_regfile:riscv_regfile|regfile[17][18] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.060     ; 5.047      ;
; 14.912 ; button_debouncer:debouncer|data_out                                      ; riscv_wishbone:cpu|riscv_cpu_no:cpu1|riscv_regfile:riscv_regfile|regfile[17][11] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.060     ; 5.047      ;
; 14.912 ; button_debouncer:debouncer|data_out                                      ; riscv_wishbone:cpu|riscv_cpu_no:cpu1|riscv_regfile:riscv_regfile|regfile[9][11]  ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.060     ; 5.047      ;
; 14.912 ; button_debouncer:debouncer|data_out                                      ; riscv_wishbone:cpu|riscv_cpu_no:cpu1|riscv_regfile:riscv_regfile|regfile[1][11]  ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.060     ; 5.047      ;
; 14.912 ; button_debouncer:debouncer|data_out                                      ; riscv_wishbone:cpu|riscv_cpu_no:cpu1|riscv_regfile:riscv_regfile|regfile[5][11]  ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.059     ; 5.048      ;
; 14.912 ; button_debouncer:debouncer|data_out                                      ; riscv_wishbone:cpu|riscv_cpu_no:cpu1|riscv_regfile:riscv_regfile|regfile[13][11] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.059     ; 5.048      ;
; 14.912 ; button_debouncer:debouncer|data_out                                      ; riscv_wishbone:cpu|riscv_cpu_no:cpu1|riscv_regfile:riscv_regfile|regfile[29][30] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.063     ; 5.044      ;
; 14.912 ; button_debouncer:debouncer|data_out                                      ; riscv_wishbone:cpu|riscv_cpu_no:cpu1|riscv_regfile:riscv_regfile|regfile[28][30] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.063     ; 5.044      ;
; 14.912 ; button_debouncer:debouncer|data_out                                      ; riscv_wishbone:cpu|riscv_cpu_no:cpu1|riscv_regfile:riscv_regfile|regfile[22][30] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.060     ; 5.047      ;
; 14.912 ; button_debouncer:debouncer|data_out                                      ; riscv_wishbone:cpu|riscv_cpu_no:cpu1|riscv_regfile:riscv_regfile|regfile[20][28] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.061     ; 5.046      ;
; 14.912 ; button_debouncer:debouncer|data_out                                      ; riscv_wishbone:cpu|riscv_cpu_no:cpu1|riscv_regfile:riscv_regfile|regfile[29][28] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.063     ; 5.044      ;
; 14.912 ; button_debouncer:debouncer|data_out                                      ; riscv_wishbone:cpu|riscv_cpu_no:cpu1|riscv_regfile:riscv_regfile|regfile[28][28] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.063     ; 5.044      ;
; 14.912 ; button_debouncer:debouncer|data_out                                      ; riscv_wishbone:cpu|riscv_cpu_no:cpu1|riscv_regfile:riscv_regfile|regfile[4][10]  ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.059     ; 5.048      ;
; 14.912 ; button_debouncer:debouncer|data_out                                      ; riscv_wishbone:cpu|riscv_cpu_no:cpu1|riscv_regfile:riscv_regfile|regfile[8][10]  ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.059     ; 5.048      ;
; 14.912 ; button_debouncer:debouncer|data_out                                      ; riscv_wishbone:cpu|riscv_cpu_no:cpu1|riscv_regfile:riscv_regfile|regfile[1][10]  ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.060     ; 5.047      ;
; 14.912 ; button_debouncer:debouncer|data_out                                      ; riscv_wishbone:cpu|riscv_cpu_no:cpu1|riscv_regfile:riscv_regfile|regfile[9][10]  ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.060     ; 5.047      ;
; 14.912 ; button_debouncer:debouncer|data_out                                      ; riscv_wishbone:cpu|riscv_cpu_no:cpu1|riscv_regfile:riscv_regfile|regfile[9][12]  ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.060     ; 5.047      ;
; 14.912 ; button_debouncer:debouncer|data_out                                      ; riscv_wishbone:cpu|riscv_cpu_no:cpu1|riscv_regfile:riscv_regfile|regfile[1][12]  ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.060     ; 5.047      ;
; 14.912 ; button_debouncer:debouncer|data_out                                      ; riscv_wishbone:cpu|riscv_cpu_no:cpu1|riscv_regfile:riscv_regfile|regfile[5][12]  ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.059     ; 5.048      ;
; 14.912 ; button_debouncer:debouncer|data_out                                      ; riscv_wishbone:cpu|riscv_cpu_no:cpu1|riscv_regfile:riscv_regfile|regfile[13][12] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.059     ; 5.048      ;
; 14.912 ; button_debouncer:debouncer|data_out                                      ; riscv_wishbone:cpu|riscv_cpu_no:cpu1|riscv_regfile:riscv_regfile|regfile[1][19]  ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.060     ; 5.047      ;
; 14.912 ; button_debouncer:debouncer|data_out                                      ; riscv_wishbone:cpu|riscv_cpu_no:cpu1|riscv_regfile:riscv_regfile|regfile[9][19]  ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.060     ; 5.047      ;
; 14.912 ; button_debouncer:debouncer|data_out                                      ; riscv_wishbone:cpu|riscv_cpu_no:cpu1|riscv_regfile:riscv_regfile|regfile[13][19] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.059     ; 5.048      ;
; 14.912 ; button_debouncer:debouncer|data_out                                      ; riscv_wishbone:cpu|riscv_cpu_no:cpu1|riscv_regfile:riscv_regfile|regfile[5][19]  ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.059     ; 5.048      ;
; 14.912 ; button_debouncer:debouncer|data_out                                      ; riscv_wishbone:cpu|riscv_cpu_no:cpu1|riscv_regfile:riscv_regfile|regfile[8][19]  ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.059     ; 5.048      ;
; 14.912 ; button_debouncer:debouncer|data_out                                      ; riscv_wishbone:cpu|riscv_cpu_no:cpu1|riscv_regfile:riscv_regfile|regfile[4][19]  ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.059     ; 5.048      ;
+--------+--------------------------------------------------------------------------+----------------------------------------------------------------------------------+----------------------------------------------------+----------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                   ;
+--------+--------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                        ; To Node                                                                                                                                               ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 48.543 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.245      ; 1.721      ;
; 97.119 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; riscv_wishbone:cpu|i_cache:M0|altsyncram:altsyncram_component|altsyncram_cbc1:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 2.858      ;
; 97.452 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; riscv_wishbone:cpu|d_cache:M1|altsyncram:altsyncram_component|altsyncram_mot3:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 2.502      ;
; 97.452 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; riscv_wishbone:cpu|d_cache:M1|altsyncram:altsyncram_component|altsyncram_mot3:auto_generated|sld_mod_ram_rom:mgl_prim2|is_in_use_reg                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 2.502      ;
; 97.458 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; riscv_wishbone:cpu|i_cache:M0|altsyncram:altsyncram_component|altsyncram_cbc1:auto_generated|sld_mod_ram_rom:mgl_prim2|is_in_use_reg                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.047     ; 2.514      ;
; 97.580 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                      ; riscv_wishbone:cpu|i_cache:M0|altsyncram:altsyncram_component|altsyncram_cbc1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[0]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 2.370      ;
; 97.580 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                      ; riscv_wishbone:cpu|i_cache:M0|altsyncram:altsyncram_component|altsyncram_cbc1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[3]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 2.370      ;
; 97.580 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                      ; riscv_wishbone:cpu|i_cache:M0|altsyncram:altsyncram_component|altsyncram_cbc1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[2]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 2.370      ;
; 97.580 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                      ; riscv_wishbone:cpu|i_cache:M0|altsyncram:altsyncram_component|altsyncram_cbc1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[1]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 2.370      ;
; 97.641 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]                      ; riscv_wishbone:cpu|d_cache:M1|altsyncram:altsyncram_component|altsyncram_mot3:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[3]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.087     ; 2.291      ;
; 97.641 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]                      ; riscv_wishbone:cpu|d_cache:M1|altsyncram:altsyncram_component|altsyncram_mot3:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[2]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.087     ; 2.291      ;
; 97.641 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]                      ; riscv_wishbone:cpu|d_cache:M1|altsyncram:altsyncram_component|altsyncram_mot3:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[1]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.087     ; 2.291      ;
; 97.641 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]                      ; riscv_wishbone:cpu|d_cache:M1|altsyncram:altsyncram_component|altsyncram_mot3:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[0]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.087     ; 2.291      ;
; 97.709 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; riscv_wishbone:cpu|i_cache:M0|altsyncram:altsyncram_component|altsyncram_cbc1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[0]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 2.241      ;
; 97.709 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; riscv_wishbone:cpu|i_cache:M0|altsyncram:altsyncram_component|altsyncram_cbc1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[3]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 2.241      ;
; 97.709 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; riscv_wishbone:cpu|i_cache:M0|altsyncram:altsyncram_component|altsyncram_cbc1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[2]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 2.241      ;
; 97.709 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; riscv_wishbone:cpu|i_cache:M0|altsyncram:altsyncram_component|altsyncram_cbc1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[1]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 2.241      ;
; 97.732 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[1]                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.051     ; 2.236      ;
; 97.732 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.051     ; 2.236      ;
; 97.732 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.051     ; 2.236      ;
; 97.732 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.051     ; 2.236      ;
; 97.732 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.051     ; 2.236      ;
; 97.732 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.051     ; 2.236      ;
; 97.738 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][3]                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 2.232      ;
; 97.738 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][4]                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 2.232      ;
; 97.738 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][0]                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 2.232      ;
; 97.738 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][1]                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 2.232      ;
; 97.738 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][2]                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 2.232      ;
; 97.738 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 2.232      ;
; 97.738 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 2.232      ;
; 97.738 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 2.232      ;
; 97.738 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 2.232      ;
; 97.738 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 2.232      ;
; 97.744 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][3]                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 2.227      ;
; 97.744 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][2]                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 2.227      ;
; 97.744 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][1]                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 2.227      ;
; 97.744 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][0]                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 2.227      ;
; 97.744 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][4]                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 2.227      ;
; 97.744 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][3]                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 2.227      ;
; 97.744 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][2]                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 2.227      ;
; 97.744 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][1]                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 2.227      ;
; 97.744 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 2.227      ;
; 97.744 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][4]                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 2.227      ;
; 97.928 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 2.023      ;
; 97.933 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][3]                      ; riscv_wishbone:cpu|d_cache:M1|altsyncram:altsyncram_component|altsyncram_mot3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[1] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.089     ; 1.997      ;
; 97.933 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][3]                      ; riscv_wishbone:cpu|d_cache:M1|altsyncram:altsyncram_component|altsyncram_mot3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.089     ; 1.997      ;
; 97.933 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][3]                      ; riscv_wishbone:cpu|d_cache:M1|altsyncram:altsyncram_component|altsyncram_mot3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.089     ; 1.997      ;
; 97.933 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][3]                      ; riscv_wishbone:cpu|d_cache:M1|altsyncram:altsyncram_component|altsyncram_mot3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[4] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.089     ; 1.997      ;
; 97.933 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][3]                      ; riscv_wishbone:cpu|d_cache:M1|altsyncram:altsyncram_component|altsyncram_mot3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[5] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.089     ; 1.997      ;
; 97.933 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][3]                      ; riscv_wishbone:cpu|d_cache:M1|altsyncram:altsyncram_component|altsyncram_mot3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.089     ; 1.997      ;
; 97.951 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][4]                      ; riscv_wishbone:cpu|d_cache:M1|altsyncram:altsyncram_component|altsyncram_mot3:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[3]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.087     ; 1.981      ;
; 97.951 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][4]                      ; riscv_wishbone:cpu|d_cache:M1|altsyncram:altsyncram_component|altsyncram_mot3:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[2]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.087     ; 1.981      ;
; 97.951 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][4]                      ; riscv_wishbone:cpu|d_cache:M1|altsyncram:altsyncram_component|altsyncram_mot3:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[1]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.087     ; 1.981      ;
; 97.951 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][4]                      ; riscv_wishbone:cpu|d_cache:M1|altsyncram:altsyncram_component|altsyncram_mot3:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[0]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.087     ; 1.981      ;
; 98.073 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 1.897      ;
; 98.073 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 1.897      ;
; 98.124 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; riscv_wishbone:cpu|i_cache:M0|altsyncram:altsyncram_component|altsyncram_cbc1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[10]           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 1.829      ;
; 98.124 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; riscv_wishbone:cpu|i_cache:M0|altsyncram:altsyncram_component|altsyncram_cbc1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[9]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 1.829      ;
; 98.124 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; riscv_wishbone:cpu|i_cache:M0|altsyncram:altsyncram_component|altsyncram_cbc1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[8]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 1.829      ;
; 98.124 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; riscv_wishbone:cpu|i_cache:M0|altsyncram:altsyncram_component|altsyncram_cbc1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[7]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 1.829      ;
; 98.124 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; riscv_wishbone:cpu|i_cache:M0|altsyncram:altsyncram_component|altsyncram_cbc1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[6]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 1.829      ;
; 98.124 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; riscv_wishbone:cpu|i_cache:M0|altsyncram:altsyncram_component|altsyncram_cbc1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[5]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 1.829      ;
; 98.124 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; riscv_wishbone:cpu|i_cache:M0|altsyncram:altsyncram_component|altsyncram_cbc1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[4]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 1.829      ;
; 98.124 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; riscv_wishbone:cpu|i_cache:M0|altsyncram:altsyncram_component|altsyncram_cbc1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[3]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 1.829      ;
; 98.124 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; riscv_wishbone:cpu|i_cache:M0|altsyncram:altsyncram_component|altsyncram_cbc1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[2]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 1.829      ;
; 98.124 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; riscv_wishbone:cpu|i_cache:M0|altsyncram:altsyncram_component|altsyncram_cbc1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[1]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 1.829      ;
; 98.124 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; riscv_wishbone:cpu|i_cache:M0|altsyncram:altsyncram_component|altsyncram_cbc1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[0]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 1.829      ;
; 98.135 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 1.836      ;
; 98.213 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.054     ; 1.752      ;
; 98.213 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.054     ; 1.752      ;
; 98.213 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3]                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.054     ; 1.752      ;
; 98.213 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4]                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.054     ; 1.752      ;
; 98.213 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[5]                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.054     ; 1.752      ;
; 98.213 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[6]                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.054     ; 1.752      ;
; 98.213 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7]                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.054     ; 1.752      ;
; 98.213 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[8]                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.054     ; 1.752      ;
; 98.213 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[9]                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.054     ; 1.752      ;
; 98.222 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 1.745      ;
; 98.222 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 1.745      ;
; 98.222 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 1.745      ;
; 98.336 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                      ; riscv_wishbone:cpu|i_cache:M0|altsyncram:altsyncram_component|altsyncram_cbc1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[1] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 1.614      ;
; 98.336 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                      ; riscv_wishbone:cpu|i_cache:M0|altsyncram:altsyncram_component|altsyncram_cbc1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 1.614      ;
; 98.336 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                      ; riscv_wishbone:cpu|i_cache:M0|altsyncram:altsyncram_component|altsyncram_cbc1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 1.614      ;
; 98.336 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                      ; riscv_wishbone:cpu|i_cache:M0|altsyncram:altsyncram_component|altsyncram_cbc1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[5] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 1.614      ;
; 98.336 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                      ; riscv_wishbone:cpu|i_cache:M0|altsyncram:altsyncram_component|altsyncram_cbc1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 1.614      ;
; 98.336 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                      ; riscv_wishbone:cpu|i_cache:M0|altsyncram:altsyncram_component|altsyncram_cbc1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[4] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 1.614      ;
; 98.346 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 1.604      ;
; 98.346 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[2]~reg0                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 1.604      ;
; 98.386 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]                      ; riscv_wishbone:cpu|d_cache:M1|altsyncram:altsyncram_component|altsyncram_mot3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[3]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 1.565      ;
; 98.386 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]                      ; riscv_wishbone:cpu|d_cache:M1|altsyncram:altsyncram_component|altsyncram_mot3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[4]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 1.565      ;
; 98.386 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]                      ; riscv_wishbone:cpu|d_cache:M1|altsyncram:altsyncram_component|altsyncram_mot3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[5]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 1.565      ;
; 98.386 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]                      ; riscv_wishbone:cpu|d_cache:M1|altsyncram:altsyncram_component|altsyncram_mot3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[6]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 1.565      ;
; 98.386 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]                      ; riscv_wishbone:cpu|d_cache:M1|altsyncram:altsyncram_component|altsyncram_mot3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[7]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 1.565      ;
; 98.386 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]                      ; riscv_wishbone:cpu|d_cache:M1|altsyncram:altsyncram_component|altsyncram_mot3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[8]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 1.565      ;
; 98.386 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]                      ; riscv_wishbone:cpu|d_cache:M1|altsyncram:altsyncram_component|altsyncram_mot3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[9]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 1.565      ;
; 98.386 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]                      ; riscv_wishbone:cpu|d_cache:M1|altsyncram:altsyncram_component|altsyncram_mot3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[10]           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 1.565      ;
; 98.386 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]                      ; riscv_wishbone:cpu|d_cache:M1|altsyncram:altsyncram_component|altsyncram_mot3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[11]           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 1.565      ;
; 98.386 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]                      ; riscv_wishbone:cpu|d_cache:M1|altsyncram:altsyncram_component|altsyncram_mot3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[0]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 1.565      ;
; 98.386 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]                      ; riscv_wishbone:cpu|d_cache:M1|altsyncram:altsyncram_component|altsyncram_mot3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[1]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 1.565      ;
; 98.386 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]                      ; riscv_wishbone:cpu|d_cache:M1|altsyncram:altsyncram_component|altsyncram_mot3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[2]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 1.565      ;
+--------+--------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'pll_50|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                     ;
+-------+--------------------------------------------------------------------------+----------------------------------------------------------------------------------+----------------------------------------------------+----------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                ; To Node                                                                          ; Launch Clock                                       ; Latch Clock                                        ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------+----------------------------------------------------------------------------------+----------------------------------------------------+----------------------------------------------------+--------------+------------+------------+
; 1.216 ; riscv_wishbone:cpu|wshbn_timer:SLV1|tmr_ctrl[0]                          ; riscv_wishbone:cpu|wshbn_timer:SLV1|mtime0[0]                                    ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.459      ;
; 1.313 ; riscv_wishbone:cpu|riscv_cpu_no:cpu1|riscv_fetch:riscv_fetch|state.ready ; riscv_wishbone:cpu|riscv_cpu_no:cpu1|riscv_fetch:riscv_fetch|npc[23]             ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.087      ; 1.571      ;
; 1.322 ; riscv_wishbone:cpu|riscv_cpu_no:cpu1|riscv_fetch:riscv_fetch|state.ready ; riscv_wishbone:cpu|riscv_cpu_no:cpu1|riscv_fetch:riscv_fetch|program_counter[23] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.310     ; 1.183      ;
; 1.322 ; riscv_wishbone:cpu|riscv_cpu_no:cpu1|riscv_fetch:riscv_fetch|state.ready ; riscv_wishbone:cpu|riscv_cpu_no:cpu1|riscv_fetch:riscv_fetch|program_counter[14] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.310     ; 1.183      ;
; 1.322 ; riscv_wishbone:cpu|riscv_cpu_no:cpu1|riscv_fetch:riscv_fetch|state.ready ; riscv_wishbone:cpu|riscv_cpu_no:cpu1|riscv_fetch:riscv_fetch|npc[14]             ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.310     ; 1.183      ;
; 1.322 ; riscv_wishbone:cpu|riscv_cpu_no:cpu1|riscv_fetch:riscv_fetch|state.ready ; riscv_wishbone:cpu|riscv_cpu_no:cpu1|riscv_fetch:riscv_fetch|npc[13]             ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.310     ; 1.183      ;
; 1.576 ; riscv_wishbone:cpu|riscv_cpu_no:cpu1|riscv_fetch:riscv_fetch|state.ready ; riscv_wishbone:cpu|riscv_cpu_no:cpu1|riscv_fetch:riscv_fetch|program_counter[21] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.093      ; 1.840      ;
; 1.650 ; riscv_wishbone:cpu|riscv_cpu_no:cpu1|riscv_fetch:riscv_fetch|state.ready ; riscv_wishbone:cpu|riscv_cpu_no:cpu1|riscv_fetch:riscv_fetch|program_counter[9]  ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.121      ; 1.942      ;
; 1.650 ; riscv_wishbone:cpu|riscv_cpu_no:cpu1|riscv_fetch:riscv_fetch|state.ready ; riscv_wishbone:cpu|riscv_cpu_no:cpu1|riscv_fetch:riscv_fetch|instruction_reg[29] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.121      ; 1.942      ;
; 1.650 ; riscv_wishbone:cpu|riscv_cpu_no:cpu1|riscv_fetch:riscv_fetch|state.ready ; riscv_wishbone:cpu|riscv_cpu_no:cpu1|riscv_fetch:riscv_fetch|npc[9]              ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.121      ; 1.942      ;
; 1.713 ; riscv_wishbone:cpu|riscv_cpu_no:cpu1|riscv_fetch:riscv_fetch|state.ready ; riscv_wishbone:cpu|riscv_cpu_no:cpu1|riscv_fetch:riscv_fetch|npc[19]             ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.313     ; 1.571      ;
; 1.713 ; riscv_wishbone:cpu|riscv_cpu_no:cpu1|riscv_fetch:riscv_fetch|state.ready ; riscv_wishbone:cpu|riscv_cpu_no:cpu1|riscv_fetch:riscv_fetch|npc[21]             ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.313     ; 1.571      ;
; 1.713 ; riscv_wishbone:cpu|riscv_cpu_no:cpu1|riscv_fetch:riscv_fetch|state.ready ; riscv_wishbone:cpu|riscv_cpu_no:cpu1|riscv_fetch:riscv_fetch|npc[16]             ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.313     ; 1.571      ;
; 1.713 ; riscv_wishbone:cpu|riscv_cpu_no:cpu1|riscv_fetch:riscv_fetch|state.ready ; riscv_wishbone:cpu|riscv_cpu_no:cpu1|riscv_fetch:riscv_fetch|npc[22]             ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.313     ; 1.571      ;
; 1.713 ; riscv_wishbone:cpu|riscv_cpu_no:cpu1|riscv_fetch:riscv_fetch|state.ready ; riscv_wishbone:cpu|riscv_cpu_no:cpu1|riscv_fetch:riscv_fetch|npc[26]             ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.313     ; 1.571      ;
; 1.908 ; riscv_wishbone:cpu|riscv_cpu_no:cpu1|riscv_fetch:riscv_fetch|state.ready ; riscv_wishbone:cpu|riscv_cpu_no:cpu1|riscv_fetch:riscv_fetch|instruction_reg[5]  ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.098      ; 2.177      ;
; 1.939 ; riscv_wishbone:cpu|wshbn_timer:SLV1|tmr_ctrl[0]                          ; riscv_wishbone:cpu|wshbn_timer:SLV1|mtime0[11]                                   ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.065      ; 2.175      ;
; 1.939 ; riscv_wishbone:cpu|wshbn_timer:SLV1|tmr_ctrl[0]                          ; riscv_wishbone:cpu|wshbn_timer:SLV1|mtime0[12]                                   ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.065      ; 2.175      ;
; 1.939 ; riscv_wishbone:cpu|wshbn_timer:SLV1|tmr_ctrl[0]                          ; riscv_wishbone:cpu|wshbn_timer:SLV1|mtime0[13]                                   ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.065      ; 2.175      ;
; 1.939 ; riscv_wishbone:cpu|wshbn_timer:SLV1|tmr_ctrl[0]                          ; riscv_wishbone:cpu|wshbn_timer:SLV1|mtime0[14]                                   ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.065      ; 2.175      ;
; 1.939 ; riscv_wishbone:cpu|wshbn_timer:SLV1|tmr_ctrl[0]                          ; riscv_wishbone:cpu|wshbn_timer:SLV1|mtime0[15]                                   ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.065      ; 2.175      ;
; 1.939 ; riscv_wishbone:cpu|wshbn_timer:SLV1|tmr_ctrl[0]                          ; riscv_wishbone:cpu|wshbn_timer:SLV1|mtime0[10]                                   ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.065      ; 2.175      ;
; 1.939 ; riscv_wishbone:cpu|wshbn_timer:SLV1|tmr_ctrl[0]                          ; riscv_wishbone:cpu|wshbn_timer:SLV1|mtime0[1]                                    ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.065      ; 2.175      ;
; 1.939 ; riscv_wishbone:cpu|wshbn_timer:SLV1|tmr_ctrl[0]                          ; riscv_wishbone:cpu|wshbn_timer:SLV1|mtime0[2]                                    ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.065      ; 2.175      ;
; 1.939 ; riscv_wishbone:cpu|wshbn_timer:SLV1|tmr_ctrl[0]                          ; riscv_wishbone:cpu|wshbn_timer:SLV1|mtime0[3]                                    ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.065      ; 2.175      ;
; 1.939 ; riscv_wishbone:cpu|wshbn_timer:SLV1|tmr_ctrl[0]                          ; riscv_wishbone:cpu|wshbn_timer:SLV1|mtime0[4]                                    ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.065      ; 2.175      ;
; 1.939 ; riscv_wishbone:cpu|wshbn_timer:SLV1|tmr_ctrl[0]                          ; riscv_wishbone:cpu|wshbn_timer:SLV1|mtime0[5]                                    ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.065      ; 2.175      ;
; 1.939 ; riscv_wishbone:cpu|wshbn_timer:SLV1|tmr_ctrl[0]                          ; riscv_wishbone:cpu|wshbn_timer:SLV1|mtime0[6]                                    ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.065      ; 2.175      ;
; 1.939 ; riscv_wishbone:cpu|wshbn_timer:SLV1|tmr_ctrl[0]                          ; riscv_wishbone:cpu|wshbn_timer:SLV1|mtime0[7]                                    ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.065      ; 2.175      ;
; 1.939 ; riscv_wishbone:cpu|wshbn_timer:SLV1|tmr_ctrl[0]                          ; riscv_wishbone:cpu|wshbn_timer:SLV1|mtime0[8]                                    ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.065      ; 2.175      ;
; 1.939 ; riscv_wishbone:cpu|wshbn_timer:SLV1|tmr_ctrl[0]                          ; riscv_wishbone:cpu|wshbn_timer:SLV1|mtime0[9]                                    ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.065      ; 2.175      ;
; 1.975 ; riscv_wishbone:cpu|riscv_cpu_no:cpu1|riscv_fetch:riscv_fetch|state.ready ; riscv_wishbone:cpu|riscv_cpu_no:cpu1|riscv_fetch:riscv_fetch|program_counter[20] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.306     ; 1.840      ;
; 1.975 ; riscv_wishbone:cpu|riscv_cpu_no:cpu1|riscv_fetch:riscv_fetch|state.ready ; riscv_wishbone:cpu|riscv_cpu_no:cpu1|riscv_fetch:riscv_fetch|program_counter[19] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.306     ; 1.840      ;
; 1.975 ; riscv_wishbone:cpu|riscv_cpu_no:cpu1|riscv_fetch:riscv_fetch|state.ready ; riscv_wishbone:cpu|riscv_cpu_no:cpu1|riscv_fetch:riscv_fetch|program_counter[22] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.306     ; 1.840      ;
; 2.051 ; riscv_wishbone:cpu|riscv_cpu_no:cpu1|riscv_fetch:riscv_fetch|state.ready ; riscv_wishbone:cpu|riscv_cpu_no:cpu1|riscv_fetch:riscv_fetch|npc[12]             ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.306     ; 1.916      ;
; 2.085 ; riscv_wishbone:cpu|riscv_cpu_no:cpu1|riscv_fetch:riscv_fetch|state.ready ; riscv_wishbone:cpu|riscv_cpu_no:cpu1|riscv_fetch:riscv_fetch|program_counter[28] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.085      ; 2.341      ;
; 2.085 ; riscv_wishbone:cpu|riscv_cpu_no:cpu1|riscv_fetch:riscv_fetch|state.ready ; riscv_wishbone:cpu|riscv_cpu_no:cpu1|riscv_fetch:riscv_fetch|npc[18]             ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.085      ; 2.341      ;
; 2.085 ; riscv_wishbone:cpu|riscv_cpu_no:cpu1|riscv_fetch:riscv_fetch|state.ready ; riscv_wishbone:cpu|riscv_cpu_no:cpu1|riscv_fetch:riscv_fetch|npc[24]             ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.085      ; 2.341      ;
; 2.200 ; riscv_wishbone:cpu|wshbn_timer:SLV1|tmr_ctrl[0]                          ; riscv_wishbone:cpu|wshbn_timer:SLV1|mtime0[16]                                   ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.067      ; 2.438      ;
; 2.200 ; riscv_wishbone:cpu|wshbn_timer:SLV1|tmr_ctrl[0]                          ; riscv_wishbone:cpu|wshbn_timer:SLV1|mtime0[17]                                   ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.067      ; 2.438      ;
; 2.200 ; riscv_wishbone:cpu|wshbn_timer:SLV1|tmr_ctrl[0]                          ; riscv_wishbone:cpu|wshbn_timer:SLV1|mtime0[18]                                   ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.067      ; 2.438      ;
; 2.200 ; riscv_wishbone:cpu|wshbn_timer:SLV1|tmr_ctrl[0]                          ; riscv_wishbone:cpu|wshbn_timer:SLV1|mtime0[19]                                   ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.067      ; 2.438      ;
; 2.200 ; riscv_wishbone:cpu|wshbn_timer:SLV1|tmr_ctrl[0]                          ; riscv_wishbone:cpu|wshbn_timer:SLV1|mtime0[20]                                   ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.067      ; 2.438      ;
; 2.200 ; riscv_wishbone:cpu|wshbn_timer:SLV1|tmr_ctrl[0]                          ; riscv_wishbone:cpu|wshbn_timer:SLV1|mtime0[21]                                   ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.067      ; 2.438      ;
; 2.200 ; riscv_wishbone:cpu|wshbn_timer:SLV1|tmr_ctrl[0]                          ; riscv_wishbone:cpu|wshbn_timer:SLV1|mtime0[22]                                   ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.067      ; 2.438      ;
; 2.200 ; riscv_wishbone:cpu|wshbn_timer:SLV1|tmr_ctrl[0]                          ; riscv_wishbone:cpu|wshbn_timer:SLV1|mtime0[23]                                   ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.067      ; 2.438      ;
; 2.200 ; riscv_wishbone:cpu|wshbn_timer:SLV1|tmr_ctrl[0]                          ; riscv_wishbone:cpu|wshbn_timer:SLV1|mtime0[24]                                   ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.067      ; 2.438      ;
; 2.200 ; riscv_wishbone:cpu|wshbn_timer:SLV1|tmr_ctrl[0]                          ; riscv_wishbone:cpu|wshbn_timer:SLV1|mtime0[25]                                   ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.067      ; 2.438      ;
; 2.200 ; riscv_wishbone:cpu|wshbn_timer:SLV1|tmr_ctrl[0]                          ; riscv_wishbone:cpu|wshbn_timer:SLV1|mtime0[26]                                   ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.067      ; 2.438      ;
; 2.200 ; riscv_wishbone:cpu|wshbn_timer:SLV1|tmr_ctrl[0]                          ; riscv_wishbone:cpu|wshbn_timer:SLV1|mtime0[27]                                   ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.067      ; 2.438      ;
; 2.200 ; riscv_wishbone:cpu|wshbn_timer:SLV1|tmr_ctrl[0]                          ; riscv_wishbone:cpu|wshbn_timer:SLV1|mtime0[28]                                   ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.067      ; 2.438      ;
; 2.200 ; riscv_wishbone:cpu|wshbn_timer:SLV1|tmr_ctrl[0]                          ; riscv_wishbone:cpu|wshbn_timer:SLV1|mtime0[29]                                   ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.067      ; 2.438      ;
; 2.200 ; riscv_wishbone:cpu|wshbn_timer:SLV1|tmr_ctrl[0]                          ; riscv_wishbone:cpu|wshbn_timer:SLV1|mtime0[30]                                   ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.067      ; 2.438      ;
; 2.200 ; riscv_wishbone:cpu|wshbn_timer:SLV1|tmr_ctrl[0]                          ; riscv_wishbone:cpu|wshbn_timer:SLV1|mtime0[31]                                   ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.067      ; 2.438      ;
; 2.304 ; riscv_wishbone:cpu|riscv_cpu_no:cpu1|riscv_fetch:riscv_fetch|state.ready ; riscv_wishbone:cpu|riscv_cpu_no:cpu1|riscv_fetch:riscv_fetch|instruction_reg[6]  ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.298     ; 2.177      ;
; 2.304 ; riscv_wishbone:cpu|riscv_cpu_no:cpu1|riscv_fetch:riscv_fetch|state.ready ; riscv_wishbone:cpu|riscv_cpu_no:cpu1|riscv_fetch:riscv_fetch|instruction_reg[31] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.298     ; 2.177      ;
; 2.304 ; riscv_wishbone:cpu|riscv_cpu_no:cpu1|riscv_fetch:riscv_fetch|state.ready ; riscv_wishbone:cpu|riscv_cpu_no:cpu1|riscv_fetch:riscv_fetch|take_br_r           ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.298     ; 2.177      ;
; 2.310 ; riscv_wishbone:cpu|riscv_cpu_no:cpu1|riscv_fetch:riscv_fetch|state.ready ; riscv_wishbone:cpu|riscv_cpu_no:cpu1|riscv_fetch:riscv_fetch|npc[0]              ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.086      ; 2.567      ;
; 2.363 ; riscv_wishbone:cpu|riscv_cpu_no:cpu1|riscv_fetch:riscv_fetch|state.ready ; riscv_wishbone:cpu|riscv_cpu_no:cpu1|riscv_fetch:riscv_fetch|npc[2]              ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.106      ; 2.640      ;
; 2.363 ; riscv_wishbone:cpu|riscv_cpu_no:cpu1|riscv_fetch:riscv_fetch|state.ready ; riscv_wishbone:cpu|riscv_cpu_no:cpu1|riscv_fetch:riscv_fetch|npc[3]              ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.106      ; 2.640      ;
; 2.481 ; riscv_wishbone:cpu|riscv_cpu_no:cpu1|riscv_fetch:riscv_fetch|state.ready ; riscv_wishbone:cpu|riscv_cpu_no:cpu1|riscv_fetch:riscv_fetch|npc[28]             ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.311     ; 2.341      ;
; 2.481 ; riscv_wishbone:cpu|riscv_cpu_no:cpu1|riscv_fetch:riscv_fetch|state.ready ; riscv_wishbone:cpu|riscv_cpu_no:cpu1|riscv_fetch:riscv_fetch|npc[25]             ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.311     ; 2.341      ;
; 2.481 ; riscv_wishbone:cpu|riscv_cpu_no:cpu1|riscv_fetch:riscv_fetch|state.ready ; riscv_wishbone:cpu|riscv_cpu_no:cpu1|riscv_fetch:riscv_fetch|npc[27]             ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.311     ; 2.341      ;
; 2.546 ; riscv_wishbone:cpu|riscv_cpu_no:cpu1|riscv_fetch:riscv_fetch|state.ready ; riscv_wishbone:cpu|riscv_cpu_no:cpu1|riscv_fetch:riscv_fetch|program_counter[3]  ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.086      ; 2.803      ;
; 2.546 ; riscv_wishbone:cpu|riscv_cpu_no:cpu1|riscv_fetch:riscv_fetch|state.ready ; riscv_wishbone:cpu|riscv_cpu_no:cpu1|riscv_fetch:riscv_fetch|program_counter[4]  ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.086      ; 2.803      ;
; 2.558 ; riscv_wishbone:cpu|riscv_cpu_no:cpu1|riscv_fetch:riscv_fetch|state.ready ; riscv_wishbone:cpu|riscv_cpu_no:cpu1|riscv_fetch:riscv_fetch|instruction_reg[9]  ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.130      ; 2.859      ;
; 2.558 ; riscv_wishbone:cpu|riscv_cpu_no:cpu1|riscv_fetch:riscv_fetch|state.ready ; riscv_wishbone:cpu|riscv_cpu_no:cpu1|riscv_fetch:riscv_fetch|instruction_reg[19] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.130      ; 2.859      ;
; 2.558 ; riscv_wishbone:cpu|riscv_cpu_no:cpu1|riscv_fetch:riscv_fetch|state.ready ; riscv_wishbone:cpu|riscv_cpu_no:cpu1|riscv_fetch:riscv_fetch|instruction_reg[23] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.130      ; 2.859      ;
; 2.558 ; riscv_wishbone:cpu|riscv_cpu_no:cpu1|riscv_fetch:riscv_fetch|state.ready ; riscv_wishbone:cpu|riscv_cpu_no:cpu1|riscv_fetch:riscv_fetch|instruction_reg[24] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.130      ; 2.859      ;
; 2.561 ; riscv_wishbone:cpu|riscv_cpu_no:cpu1|riscv_fetch:riscv_fetch|state.ready ; riscv_wishbone:cpu|riscv_cpu_no:cpu1|riscv_fetch:riscv_fetch|instruction_reg[25] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.150      ; 2.882      ;
; 2.561 ; riscv_wishbone:cpu|riscv_cpu_no:cpu1|riscv_fetch:riscv_fetch|state.ready ; riscv_wishbone:cpu|riscv_cpu_no:cpu1|riscv_fetch:riscv_fetch|instruction_reg[22] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.150      ; 2.882      ;
; 2.561 ; riscv_wishbone:cpu|riscv_cpu_no:cpu1|riscv_fetch:riscv_fetch|state.ready ; riscv_wishbone:cpu|riscv_cpu_no:cpu1|riscv_fetch:riscv_fetch|instruction_reg[21] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.150      ; 2.882      ;
; 2.561 ; riscv_wishbone:cpu|riscv_cpu_no:cpu1|riscv_fetch:riscv_fetch|state.ready ; riscv_wishbone:cpu|riscv_cpu_no:cpu1|riscv_fetch:riscv_fetch|npc[5]              ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.150      ; 2.882      ;
; 2.633 ; riscv_wishbone:cpu|riscv_cpu_no:cpu1|riscv_fetch:riscv_fetch|state.ready ; riscv_wishbone:cpu|riscv_cpu_no:cpu1|riscv_fetch:riscv_fetch|npc[10]             ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.109      ; 2.913      ;
; 2.656 ; riscv_wishbone:cpu|riscv_cpu_no:cpu1|riscv_fetch:riscv_fetch|state.ready ; riscv_wishbone:cpu|riscv_cpu_no:cpu1|riscv_fetch:riscv_fetch|instruction_reg[27] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 2.897      ;
; 2.656 ; riscv_wishbone:cpu|riscv_cpu_no:cpu1|riscv_fetch:riscv_fetch|state.ready ; riscv_wishbone:cpu|riscv_cpu_no:cpu1|riscv_fetch:riscv_fetch|npc[7]              ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 2.897      ;
; 2.699 ; riscv_wishbone:cpu|riscv_cpu_no:cpu1|riscv_fetch:riscv_fetch|state.ready ; riscv_wishbone:cpu|riscv_cpu_no:cpu1|riscv_fetch:riscv_fetch|program_counter[12] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.323     ; 2.547      ;
; 2.699 ; riscv_wishbone:cpu|riscv_cpu_no:cpu1|riscv_fetch:riscv_fetch|state.ready ; riscv_wishbone:cpu|riscv_cpu_no:cpu1|riscv_fetch:riscv_fetch|program_counter[25] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.323     ; 2.547      ;
; 2.699 ; riscv_wishbone:cpu|riscv_cpu_no:cpu1|riscv_fetch:riscv_fetch|state.ready ; riscv_wishbone:cpu|riscv_cpu_no:cpu1|riscv_fetch:riscv_fetch|program_counter[24] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.323     ; 2.547      ;
; 2.809 ; button_debouncer:debouncer|data_out                                      ; riscv_wishbone:cpu|wshbn_timer:SLV1|mtime0[0]                                    ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.103      ; 3.083      ;
; 2.849 ; riscv_wishbone:cpu|riscv_cpu_no:cpu1|riscv_fetch:riscv_fetch|state.ready ; riscv_wishbone:cpu|riscv_cpu_no:cpu1|riscv_fetch:riscv_fetch|program_counter[2]  ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.115      ; 3.135      ;
; 2.849 ; riscv_wishbone:cpu|riscv_cpu_no:cpu1|riscv_fetch:riscv_fetch|state.ready ; riscv_wishbone:cpu|riscv_cpu_no:cpu1|riscv_fetch:riscv_fetch|program_counter[13] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.115      ; 3.135      ;
; 2.871 ; riscv_wishbone:cpu|riscv_cpu_no:cpu1|riscv_fetch:riscv_fetch|state.ready ; riscv_wishbone:cpu|riscv_cpu_no:cpu1|riscv_fetch:riscv_fetch|npc[4]              ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.305     ; 2.737      ;
; 2.900 ; riscv_wishbone:cpu|riscv_cpu_no:cpu1|riscv_fetch:riscv_fetch|state.ready ; riscv_wishbone:cpu|riscv_cpu_no:cpu1|riscv_fetch:riscv_fetch|program_counter[10] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.128      ; 3.199      ;
; 2.900 ; riscv_wishbone:cpu|riscv_cpu_no:cpu1|riscv_fetch:riscv_fetch|state.ready ; riscv_wishbone:cpu|riscv_cpu_no:cpu1|riscv_fetch:riscv_fetch|program_counter[7]  ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.128      ; 3.199      ;
; 2.900 ; riscv_wishbone:cpu|riscv_cpu_no:cpu1|riscv_fetch:riscv_fetch|state.ready ; riscv_wishbone:cpu|riscv_cpu_no:cpu1|riscv_fetch:riscv_fetch|program_counter[1]  ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.128      ; 3.199      ;
; 2.900 ; riscv_wishbone:cpu|riscv_cpu_no:cpu1|riscv_fetch:riscv_fetch|state.ready ; riscv_wishbone:cpu|riscv_cpu_no:cpu1|riscv_fetch:riscv_fetch|program_counter[0]  ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.128      ; 3.199      ;
; 2.904 ; riscv_wishbone:cpu|riscv_cpu_no:cpu1|riscv_fetch:riscv_fetch|state.ready ; riscv_wishbone:cpu|riscv_cpu_no:cpu1|riscv_fetch:riscv_fetch|instruction_reg[14] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.137      ; 3.212      ;
; 2.964 ; riscv_wishbone:cpu|riscv_cpu_no:cpu1|riscv_fetch:riscv_fetch|state.ready ; riscv_wishbone:cpu|riscv_cpu_no:cpu1|riscv_fetch:riscv_fetch|npc[17]             ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.117      ; 3.252      ;
; 2.984 ; riscv_wishbone:cpu|riscv_cpu_no:cpu1|riscv_fetch:riscv_fetch|state.ready ; riscv_wishbone:cpu|riscv_cpu_no:cpu1|riscv_fetch:riscv_fetch|instruction_reg[26] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.295     ; 2.860      ;
; 2.984 ; riscv_wishbone:cpu|riscv_cpu_no:cpu1|riscv_fetch:riscv_fetch|state.ready ; riscv_wishbone:cpu|riscv_cpu_no:cpu1|riscv_fetch:riscv_fetch|instruction_reg[8]  ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.295     ; 2.860      ;
; 2.984 ; riscv_wishbone:cpu|riscv_cpu_no:cpu1|riscv_fetch:riscv_fetch|state.ready ; riscv_wishbone:cpu|riscv_cpu_no:cpu1|riscv_fetch:riscv_fetch|instruction_reg[7]  ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.295     ; 2.860      ;
; 2.984 ; riscv_wishbone:cpu|riscv_cpu_no:cpu1|riscv_fetch:riscv_fetch|state.ready ; riscv_wishbone:cpu|riscv_cpu_no:cpu1|riscv_fetch:riscv_fetch|instruction_reg[18] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.295     ; 2.860      ;
; 2.984 ; riscv_wishbone:cpu|riscv_cpu_no:cpu1|riscv_fetch:riscv_fetch|state.ready ; riscv_wishbone:cpu|riscv_cpu_no:cpu1|riscv_fetch:riscv_fetch|instruction_reg[17] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.295     ; 2.860      ;
; 2.984 ; riscv_wishbone:cpu|riscv_cpu_no:cpu1|riscv_fetch:riscv_fetch|state.ready ; riscv_wishbone:cpu|riscv_cpu_no:cpu1|riscv_fetch:riscv_fetch|instruction_reg[11] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.295     ; 2.860      ;
; 2.988 ; riscv_wishbone:cpu|riscv_cpu_no:cpu1|riscv_fetch:riscv_fetch|state.ready ; riscv_wishbone:cpu|riscv_cpu_no:cpu1|riscv_fetch:riscv_fetch|program_counter[26] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.323     ; 2.836      ;
; 2.989 ; riscv_wishbone:cpu|riscv_cpu_no:cpu1|riscv_fetch:riscv_fetch|state.ready ; riscv_wishbone:cpu|riscv_cpu_no:cpu1|riscv_fetch:riscv_fetch|instruction_reg[1]  ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.297     ; 2.863      ;
; 2.989 ; riscv_wishbone:cpu|riscv_cpu_no:cpu1|riscv_fetch:riscv_fetch|state.ready ; riscv_wishbone:cpu|riscv_cpu_no:cpu1|riscv_fetch:riscv_fetch|instruction_reg[2]  ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.297     ; 2.863      ;
; 2.989 ; riscv_wishbone:cpu|riscv_cpu_no:cpu1|riscv_fetch:riscv_fetch|state.ready ; riscv_wishbone:cpu|riscv_cpu_no:cpu1|riscv_fetch:riscv_fetch|instruction_reg[4]  ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.297     ; 2.863      ;
; 2.989 ; riscv_wishbone:cpu|riscv_cpu_no:cpu1|riscv_fetch:riscv_fetch|state.ready ; riscv_wishbone:cpu|riscv_cpu_no:cpu1|riscv_fetch:riscv_fetch|instruction_reg[13] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.297     ; 2.863      ;
+-------+--------------------------------------------------------------------------+----------------------------------------------------------------------------------+----------------------------------------------------+----------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                    ;
+--------+--------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                        ; To Node                                                                                                                                               ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 1.250  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]                      ; riscv_wishbone:cpu|d_cache:M1|altsyncram:altsyncram_component|altsyncram_mot3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[3]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 1.495      ;
; 1.250  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]                      ; riscv_wishbone:cpu|d_cache:M1|altsyncram:altsyncram_component|altsyncram_mot3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[4]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 1.495      ;
; 1.250  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]                      ; riscv_wishbone:cpu|d_cache:M1|altsyncram:altsyncram_component|altsyncram_mot3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[5]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 1.495      ;
; 1.250  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]                      ; riscv_wishbone:cpu|d_cache:M1|altsyncram:altsyncram_component|altsyncram_mot3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[6]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 1.495      ;
; 1.250  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]                      ; riscv_wishbone:cpu|d_cache:M1|altsyncram:altsyncram_component|altsyncram_mot3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[7]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 1.495      ;
; 1.250  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]                      ; riscv_wishbone:cpu|d_cache:M1|altsyncram:altsyncram_component|altsyncram_mot3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[8]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 1.495      ;
; 1.250  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]                      ; riscv_wishbone:cpu|d_cache:M1|altsyncram:altsyncram_component|altsyncram_mot3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[9]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 1.495      ;
; 1.250  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]                      ; riscv_wishbone:cpu|d_cache:M1|altsyncram:altsyncram_component|altsyncram_mot3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[10]           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 1.495      ;
; 1.250  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]                      ; riscv_wishbone:cpu|d_cache:M1|altsyncram:altsyncram_component|altsyncram_mot3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[11]           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 1.495      ;
; 1.250  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]                      ; riscv_wishbone:cpu|d_cache:M1|altsyncram:altsyncram_component|altsyncram_mot3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[0]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 1.495      ;
; 1.250  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]                      ; riscv_wishbone:cpu|d_cache:M1|altsyncram:altsyncram_component|altsyncram_mot3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[1]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 1.495      ;
; 1.250  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]                      ; riscv_wishbone:cpu|d_cache:M1|altsyncram:altsyncram_component|altsyncram_mot3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[2]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 1.495      ;
; 1.282  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                      ; riscv_wishbone:cpu|i_cache:M0|altsyncram:altsyncram_component|altsyncram_cbc1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[1] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 1.526      ;
; 1.282  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                      ; riscv_wishbone:cpu|i_cache:M0|altsyncram:altsyncram_component|altsyncram_cbc1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 1.526      ;
; 1.282  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                      ; riscv_wishbone:cpu|i_cache:M0|altsyncram:altsyncram_component|altsyncram_cbc1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 1.526      ;
; 1.282  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                      ; riscv_wishbone:cpu|i_cache:M0|altsyncram:altsyncram_component|altsyncram_cbc1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[5] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 1.526      ;
; 1.282  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                      ; riscv_wishbone:cpu|i_cache:M0|altsyncram:altsyncram_component|altsyncram_cbc1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 1.526      ;
; 1.282  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                      ; riscv_wishbone:cpu|i_cache:M0|altsyncram:altsyncram_component|altsyncram_cbc1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[4] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 1.526      ;
; 1.290  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 1.534      ;
; 1.290  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[2]~reg0                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 1.534      ;
; 1.362  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 1.623      ;
; 1.362  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 1.623      ;
; 1.362  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 1.623      ;
; 1.372  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 1.631      ;
; 1.372  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 1.631      ;
; 1.372  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3]                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 1.631      ;
; 1.372  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4]                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 1.631      ;
; 1.372  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[5]                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 1.631      ;
; 1.372  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[6]                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 1.631      ;
; 1.372  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7]                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 1.631      ;
; 1.372  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[8]                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 1.631      ;
; 1.372  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[9]                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 1.631      ;
; 1.485  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.094      ; 1.750      ;
; 1.488  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; riscv_wishbone:cpu|i_cache:M0|altsyncram:altsyncram_component|altsyncram_cbc1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[10]           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 1.736      ;
; 1.488  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; riscv_wishbone:cpu|i_cache:M0|altsyncram:altsyncram_component|altsyncram_cbc1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[9]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 1.736      ;
; 1.488  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; riscv_wishbone:cpu|i_cache:M0|altsyncram:altsyncram_component|altsyncram_cbc1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[8]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 1.736      ;
; 1.488  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; riscv_wishbone:cpu|i_cache:M0|altsyncram:altsyncram_component|altsyncram_cbc1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[7]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 1.736      ;
; 1.488  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; riscv_wishbone:cpu|i_cache:M0|altsyncram:altsyncram_component|altsyncram_cbc1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[6]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 1.736      ;
; 1.488  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; riscv_wishbone:cpu|i_cache:M0|altsyncram:altsyncram_component|altsyncram_cbc1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[5]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 1.736      ;
; 1.488  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; riscv_wishbone:cpu|i_cache:M0|altsyncram:altsyncram_component|altsyncram_cbc1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[4]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 1.736      ;
; 1.488  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; riscv_wishbone:cpu|i_cache:M0|altsyncram:altsyncram_component|altsyncram_cbc1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[3]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 1.736      ;
; 1.488  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; riscv_wishbone:cpu|i_cache:M0|altsyncram:altsyncram_component|altsyncram_cbc1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[2]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 1.736      ;
; 1.488  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; riscv_wishbone:cpu|i_cache:M0|altsyncram:altsyncram_component|altsyncram_cbc1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[1]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 1.736      ;
; 1.488  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; riscv_wishbone:cpu|i_cache:M0|altsyncram:altsyncram_component|altsyncram_cbc1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[0]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 1.736      ;
; 1.548  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.093      ; 1.812      ;
; 1.548  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.093      ; 1.812      ;
; 1.631  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 1.876      ;
; 1.674  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][4]                      ; riscv_wishbone:cpu|d_cache:M1|altsyncram:altsyncram_component|altsyncram_mot3:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[3]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.054      ; 1.899      ;
; 1.674  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][4]                      ; riscv_wishbone:cpu|d_cache:M1|altsyncram:altsyncram_component|altsyncram_mot3:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[2]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.054      ; 1.899      ;
; 1.674  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][4]                      ; riscv_wishbone:cpu|d_cache:M1|altsyncram:altsyncram_component|altsyncram_mot3:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[1]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.054      ; 1.899      ;
; 1.674  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][4]                      ; riscv_wishbone:cpu|d_cache:M1|altsyncram:altsyncram_component|altsyncram_mot3:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[0]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.054      ; 1.899      ;
; 1.683  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][3]                      ; riscv_wishbone:cpu|d_cache:M1|altsyncram:altsyncram_component|altsyncram_mot3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[1] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.052      ; 1.906      ;
; 1.683  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][3]                      ; riscv_wishbone:cpu|d_cache:M1|altsyncram:altsyncram_component|altsyncram_mot3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.052      ; 1.906      ;
; 1.683  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][3]                      ; riscv_wishbone:cpu|d_cache:M1|altsyncram:altsyncram_component|altsyncram_mot3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.052      ; 1.906      ;
; 1.683  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][3]                      ; riscv_wishbone:cpu|d_cache:M1|altsyncram:altsyncram_component|altsyncram_mot3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[4] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.052      ; 1.906      ;
; 1.683  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][3]                      ; riscv_wishbone:cpu|d_cache:M1|altsyncram:altsyncram_component|altsyncram_mot3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[5] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.052      ; 1.906      ;
; 1.683  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][3]                      ; riscv_wishbone:cpu|d_cache:M1|altsyncram:altsyncram_component|altsyncram_mot3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.052      ; 1.906      ;
; 1.852  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[1]                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.091      ; 2.114      ;
; 1.852  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.091      ; 2.114      ;
; 1.852  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.091      ; 2.114      ;
; 1.852  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.091      ; 2.114      ;
; 1.852  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.091      ; 2.114      ;
; 1.852  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.091      ; 2.114      ;
; 1.857  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][3]                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.094      ; 2.122      ;
; 1.857  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][2]                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.094      ; 2.122      ;
; 1.857  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][1]                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.094      ; 2.122      ;
; 1.857  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][0]                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.094      ; 2.122      ;
; 1.857  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][4]                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.094      ; 2.122      ;
; 1.857  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][3]                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.094      ; 2.122      ;
; 1.857  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][2]                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.094      ; 2.122      ;
; 1.857  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][1]                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.094      ; 2.122      ;
; 1.857  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.094      ; 2.122      ;
; 1.857  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][4]                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.094      ; 2.122      ;
; 1.862  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][3]                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.093      ; 2.126      ;
; 1.862  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][4]                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.093      ; 2.126      ;
; 1.862  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][0]                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.093      ; 2.126      ;
; 1.862  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][1]                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.093      ; 2.126      ;
; 1.862  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][2]                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.093      ; 2.126      ;
; 1.862  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.093      ; 2.126      ;
; 1.862  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.093      ; 2.126      ;
; 1.862  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.093      ; 2.126      ;
; 1.862  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.093      ; 2.126      ;
; 1.862  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.093      ; 2.126      ;
; 1.885  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; riscv_wishbone:cpu|i_cache:M0|altsyncram:altsyncram_component|altsyncram_cbc1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[0]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 2.130      ;
; 1.885  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; riscv_wishbone:cpu|i_cache:M0|altsyncram:altsyncram_component|altsyncram_cbc1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[3]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 2.130      ;
; 1.885  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; riscv_wishbone:cpu|i_cache:M0|altsyncram:altsyncram_component|altsyncram_cbc1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[2]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 2.130      ;
; 1.885  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; riscv_wishbone:cpu|i_cache:M0|altsyncram:altsyncram_component|altsyncram_cbc1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[1]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 2.130      ;
; 1.914  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]                      ; riscv_wishbone:cpu|d_cache:M1|altsyncram:altsyncram_component|altsyncram_mot3:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[3]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.054      ; 2.139      ;
; 1.914  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]                      ; riscv_wishbone:cpu|d_cache:M1|altsyncram:altsyncram_component|altsyncram_mot3:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[2]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.054      ; 2.139      ;
; 1.914  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]                      ; riscv_wishbone:cpu|d_cache:M1|altsyncram:altsyncram_component|altsyncram_mot3:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[1]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.054      ; 2.139      ;
; 1.914  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]                      ; riscv_wishbone:cpu|d_cache:M1|altsyncram:altsyncram_component|altsyncram_mot3:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[0]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.054      ; 2.139      ;
; 2.016  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                      ; riscv_wishbone:cpu|i_cache:M0|altsyncram:altsyncram_component|altsyncram_cbc1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[0]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 2.261      ;
; 2.016  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                      ; riscv_wishbone:cpu|i_cache:M0|altsyncram:altsyncram_component|altsyncram_cbc1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[3]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 2.261      ;
; 2.016  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                      ; riscv_wishbone:cpu|i_cache:M0|altsyncram:altsyncram_component|altsyncram_cbc1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[2]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 2.261      ;
; 2.016  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                      ; riscv_wishbone:cpu|i_cache:M0|altsyncram:altsyncram_component|altsyncram_cbc1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[1]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 2.261      ;
; 2.110  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; riscv_wishbone:cpu|d_cache:M1|altsyncram:altsyncram_component|altsyncram_mot3:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 2.358      ;
; 2.110  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; riscv_wishbone:cpu|d_cache:M1|altsyncram:altsyncram_component|altsyncram_mot3:auto_generated|sld_mod_ram_rom:mgl_prim2|is_in_use_reg                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 2.358      ;
; 2.133  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; riscv_wishbone:cpu|i_cache:M0|altsyncram:altsyncram_component|altsyncram_cbc1:auto_generated|sld_mod_ram_rom:mgl_prim2|is_in_use_reg                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.096      ; 2.400      ;
; 2.445  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; riscv_wishbone:cpu|i_cache:M0|altsyncram:altsyncram_component|altsyncram_cbc1:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.100      ; 2.716      ;
; 51.053 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; -50.000      ; 0.393      ; 1.617      ;
+--------+--------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'pll_50|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                ;
+-------+--------------+----------------+------------------+----------------------------------------------------+------------+----------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                              ; Clock Edge ; Target                                                                           ;
+-------+--------------+----------------+------------------+----------------------------------------------------+------------+----------------------------------------------------------------------------------+
; 9.688 ; 9.906        ; 0.218          ; High Pulse Width ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; riscv_wishbone:cpu|riscv_cpu_no:cpu1|MEPC[11]                                    ;
; 9.688 ; 9.906        ; 0.218          ; High Pulse Width ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; riscv_wishbone:cpu|wshbn_master:wbus|adr_r[0]                                    ;
; 9.688 ; 9.906        ; 0.218          ; High Pulse Width ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; riscv_wishbone:cpu|wshbn_master:wbus|dat_o_r[11]                                 ;
; 9.688 ; 9.906        ; 0.218          ; High Pulse Width ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; riscv_wishbone:cpu|wshbn_master:wbus|dat_o_r[12]                                 ;
; 9.688 ; 9.906        ; 0.218          ; High Pulse Width ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; riscv_wishbone:cpu|wshbn_master:wbus|dat_o_r[14]                                 ;
; 9.688 ; 9.906        ; 0.218          ; High Pulse Width ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; riscv_wishbone:cpu|wshbn_master:wbus|dat_o_r[15]                                 ;
; 9.688 ; 9.906        ; 0.218          ; High Pulse Width ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; riscv_wishbone:cpu|wshbn_master:wbus|dat_o_r[22]                                 ;
; 9.688 ; 9.906        ; 0.218          ; High Pulse Width ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; riscv_wishbone:cpu|wshbn_master:wbus|dat_o_r[23]                                 ;
; 9.688 ; 9.906        ; 0.218          ; High Pulse Width ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; riscv_wishbone:cpu|wshbn_master:wbus|dat_o_r[28]                                 ;
; 9.688 ; 9.906        ; 0.218          ; High Pulse Width ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; riscv_wishbone:cpu|wshbn_master:wbus|dat_o_r[29]                                 ;
; 9.688 ; 9.906        ; 0.218          ; High Pulse Width ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; riscv_wishbone:cpu|wshbn_master:wbus|dat_o_r[30]                                 ;
; 9.688 ; 9.906        ; 0.218          ; High Pulse Width ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; riscv_wishbone:cpu|wshbn_master:wbus|dat_o_r[31]                                 ;
; 9.688 ; 9.906        ; 0.218          ; High Pulse Width ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; riscv_wishbone:cpu|wshbn_master:wbus|dat_o_r[3]                                  ;
; 9.688 ; 9.906        ; 0.218          ; High Pulse Width ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; riscv_wishbone:cpu|wshbn_master:wbus|dat_o_r[4]                                  ;
; 9.688 ; 9.906        ; 0.218          ; High Pulse Width ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; riscv_wishbone:cpu|wshbn_master:wbus|dat_o_r[6]                                  ;
; 9.688 ; 9.906        ; 0.218          ; High Pulse Width ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; riscv_wishbone:cpu|wshbn_master:wbus|dat_o_r[7]                                  ;
; 9.689 ; 9.907        ; 0.218          ; High Pulse Width ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; riscv_wishbone:cpu|riscv_cpu_no:cpu1|MEPC[12]                                    ;
; 9.689 ; 9.907        ; 0.218          ; High Pulse Width ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; riscv_wishbone:cpu|riscv_cpu_no:cpu1|MEPC[6]                                     ;
; 9.689 ; 9.907        ; 0.218          ; High Pulse Width ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; riscv_wishbone:cpu|wshbn_master:wbus|adr_r[1]                                    ;
; 9.689 ; 9.907        ; 0.218          ; High Pulse Width ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; riscv_wishbone:cpu|wshbn_master:wbus|adr_r[3]                                    ;
; 9.689 ; 9.907        ; 0.218          ; High Pulse Width ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; riscv_wishbone:cpu|wshbn_master:wbus|adr_r[4]                                    ;
; 9.689 ; 9.907        ; 0.218          ; High Pulse Width ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; riscv_wishbone:cpu|wshbn_master:wbus|adr_r[6]                                    ;
; 9.689 ; 9.907        ; 0.218          ; High Pulse Width ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; riscv_wishbone:cpu|wshbn_master:wbus|adr_r[7]                                    ;
; 9.689 ; 9.907        ; 0.218          ; High Pulse Width ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; riscv_wishbone:cpu|wshbn_master:wbus|dat_o_r[17]                                 ;
; 9.689 ; 9.907        ; 0.218          ; High Pulse Width ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; riscv_wishbone:cpu|wshbn_master:wbus|dat_o_r[1]                                  ;
; 9.689 ; 9.907        ; 0.218          ; High Pulse Width ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; riscv_wishbone:cpu|wshbn_master:wbus|dat_o_r[25]                                 ;
; 9.689 ; 9.907        ; 0.218          ; High Pulse Width ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; riscv_wishbone:cpu|wshbn_master:wbus|dat_o_r[9]                                  ;
; 9.690 ; 9.908        ; 0.218          ; High Pulse Width ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; riscv_wishbone:cpu|riscv_cpu_no:cpu1|riscv_fetch:riscv_fetch|instruction_reg[21] ;
; 9.690 ; 9.908        ; 0.218          ; High Pulse Width ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; riscv_wishbone:cpu|riscv_cpu_no:cpu1|riscv_fetch:riscv_fetch|instruction_reg[22] ;
; 9.690 ; 9.908        ; 0.218          ; High Pulse Width ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; riscv_wishbone:cpu|riscv_cpu_no:cpu1|riscv_fetch:riscv_fetch|instruction_reg[25] ;
; 9.690 ; 9.908        ; 0.218          ; High Pulse Width ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; riscv_wishbone:cpu|riscv_cpu_no:cpu1|riscv_fetch:riscv_fetch|npc[5]              ;
; 9.690 ; 9.908        ; 0.218          ; High Pulse Width ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; riscv_wishbone:cpu|riscv_cpu_no:cpu1|rs2_reg[11]                                 ;
; 9.691 ; 9.909        ; 0.218          ; High Pulse Width ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; riscv_wishbone:cpu|riscv_cpu_no:cpu1|MEPC[3]                                     ;
; 9.691 ; 9.909        ; 0.218          ; High Pulse Width ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; riscv_wishbone:cpu|riscv_cpu_no:cpu1|data_add_r[1]                               ;
; 9.691 ; 9.909        ; 0.218          ; High Pulse Width ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; riscv_wishbone:cpu|riscv_cpu_no:cpu1|riscv_regfile:riscv_regfile|regfile[14][1]  ;
; 9.691 ; 9.909        ; 0.218          ; High Pulse Width ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; riscv_wishbone:cpu|riscv_cpu_no:cpu1|riscv_regfile:riscv_regfile|regfile[14][2]  ;
; 9.691 ; 9.909        ; 0.218          ; High Pulse Width ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; riscv_wishbone:cpu|riscv_cpu_no:cpu1|riscv_regfile:riscv_regfile|regfile[14][3]  ;
; 9.691 ; 9.909        ; 0.218          ; High Pulse Width ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; riscv_wishbone:cpu|riscv_cpu_no:cpu1|riscv_regfile:riscv_regfile|regfile[14][4]  ;
; 9.691 ; 9.909        ; 0.218          ; High Pulse Width ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; riscv_wishbone:cpu|riscv_cpu_no:cpu1|riscv_regfile:riscv_regfile|regfile[14][5]  ;
; 9.691 ; 9.909        ; 0.218          ; High Pulse Width ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; riscv_wishbone:cpu|riscv_cpu_no:cpu1|riscv_regfile:riscv_regfile|regfile[14][6]  ;
; 9.691 ; 9.909        ; 0.218          ; High Pulse Width ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; riscv_wishbone:cpu|riscv_cpu_no:cpu1|riscv_regfile:riscv_regfile|regfile[14][7]  ;
; 9.691 ; 9.909        ; 0.218          ; High Pulse Width ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; riscv_wishbone:cpu|riscv_cpu_no:cpu1|rs2_reg[2]                                  ;
; 9.691 ; 9.909        ; 0.218          ; High Pulse Width ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; riscv_wishbone:cpu|riscv_cpu_no:cpu1|rs2_reg[3]                                  ;
; 9.691 ; 9.909        ; 0.218          ; High Pulse Width ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; riscv_wishbone:cpu|riscv_cpu_no:cpu1|rs2_reg[7]                                  ;
; 9.692 ; 9.910        ; 0.218          ; High Pulse Width ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; riscv_wishbone:cpu|riscv_cpu_no:cpu1|alu_reg[0]                                  ;
; 9.692 ; 9.910        ; 0.218          ; High Pulse Width ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; riscv_wishbone:cpu|wshbn_master:wbus|dat_o_r[16]                                 ;
; 9.692 ; 9.910        ; 0.218          ; High Pulse Width ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; riscv_wishbone:cpu|wshbn_master:wbus|dat_o_r[20]                                 ;
; 9.692 ; 9.910        ; 0.218          ; High Pulse Width ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; riscv_wishbone:cpu|wshbn_master:wbus|dat_o_r[21]                                 ;
; 9.693 ; 9.911        ; 0.218          ; High Pulse Width ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; riscv_wishbone:cpu|riscv_cpu_no:cpu1|MEPC[15]                                    ;
; 9.693 ; 9.911        ; 0.218          ; High Pulse Width ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; riscv_wishbone:cpu|riscv_cpu_no:cpu1|MEPC[20]                                    ;
; 9.693 ; 9.911        ; 0.218          ; High Pulse Width ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; riscv_wishbone:cpu|riscv_cpu_no:cpu1|MEPC[7]                                     ;
; 9.693 ; 9.911        ; 0.218          ; High Pulse Width ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; riscv_wishbone:cpu|riscv_cpu_no:cpu1|alu_reg[18]                                 ;
; 9.693 ; 9.911        ; 0.218          ; High Pulse Width ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; riscv_wishbone:cpu|riscv_cpu_no:cpu1|alu_reg[30]                                 ;
; 9.693 ; 9.911        ; 0.218          ; High Pulse Width ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; riscv_wishbone:cpu|riscv_cpu_no:cpu1|alu_reg[4]                                  ;
; 9.693 ; 9.911        ; 0.218          ; High Pulse Width ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; riscv_wishbone:cpu|riscv_cpu_no:cpu1|alu_reg[9]                                  ;
; 9.693 ; 9.911        ; 0.218          ; High Pulse Width ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; riscv_wishbone:cpu|riscv_cpu_no:cpu1|riscv_fetch:riscv_fetch|instruction_reg[19] ;
; 9.693 ; 9.911        ; 0.218          ; High Pulse Width ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; riscv_wishbone:cpu|riscv_cpu_no:cpu1|riscv_fetch:riscv_fetch|instruction_reg[23] ;
; 9.693 ; 9.911        ; 0.218          ; High Pulse Width ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; riscv_wishbone:cpu|riscv_cpu_no:cpu1|riscv_fetch:riscv_fetch|instruction_reg[24] ;
; 9.693 ; 9.911        ; 0.218          ; High Pulse Width ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; riscv_wishbone:cpu|riscv_cpu_no:cpu1|riscv_fetch:riscv_fetch|instruction_reg[27] ;
; 9.693 ; 9.911        ; 0.218          ; High Pulse Width ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; riscv_wishbone:cpu|riscv_cpu_no:cpu1|riscv_fetch:riscv_fetch|instruction_reg[29] ;
; 9.693 ; 9.911        ; 0.218          ; High Pulse Width ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; riscv_wishbone:cpu|riscv_cpu_no:cpu1|riscv_fetch:riscv_fetch|instruction_reg[9]  ;
; 9.693 ; 9.911        ; 0.218          ; High Pulse Width ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; riscv_wishbone:cpu|riscv_cpu_no:cpu1|riscv_fetch:riscv_fetch|npc[17]             ;
; 9.693 ; 9.911        ; 0.218          ; High Pulse Width ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; riscv_wishbone:cpu|riscv_cpu_no:cpu1|riscv_fetch:riscv_fetch|npc[1]              ;
; 9.693 ; 9.911        ; 0.218          ; High Pulse Width ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; riscv_wishbone:cpu|riscv_cpu_no:cpu1|riscv_fetch:riscv_fetch|npc[7]              ;
; 9.693 ; 9.911        ; 0.218          ; High Pulse Width ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; riscv_wishbone:cpu|riscv_cpu_no:cpu1|riscv_fetch:riscv_fetch|npc[9]              ;
; 9.693 ; 9.911        ; 0.218          ; High Pulse Width ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; riscv_wishbone:cpu|riscv_cpu_no:cpu1|riscv_fetch:riscv_fetch|program_counter[0]  ;
; 9.693 ; 9.911        ; 0.218          ; High Pulse Width ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; riscv_wishbone:cpu|riscv_cpu_no:cpu1|riscv_fetch:riscv_fetch|program_counter[10] ;
; 9.693 ; 9.911        ; 0.218          ; High Pulse Width ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; riscv_wishbone:cpu|riscv_cpu_no:cpu1|riscv_fetch:riscv_fetch|program_counter[1]  ;
; 9.693 ; 9.911        ; 0.218          ; High Pulse Width ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; riscv_wishbone:cpu|riscv_cpu_no:cpu1|riscv_fetch:riscv_fetch|program_counter[7]  ;
; 9.693 ; 9.911        ; 0.218          ; High Pulse Width ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; riscv_wishbone:cpu|riscv_cpu_no:cpu1|riscv_fetch:riscv_fetch|program_counter[9]  ;
; 9.693 ; 9.911        ; 0.218          ; High Pulse Width ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; riscv_wishbone:cpu|riscv_cpu_no:cpu1|riscv_regfile:riscv_regfile|regfile[13][0]  ;
; 9.693 ; 9.911        ; 0.218          ; High Pulse Width ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; riscv_wishbone:cpu|riscv_cpu_no:cpu1|riscv_regfile:riscv_regfile|regfile[13][1]  ;
; 9.693 ; 9.911        ; 0.218          ; High Pulse Width ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; riscv_wishbone:cpu|riscv_cpu_no:cpu1|riscv_regfile:riscv_regfile|regfile[13][2]  ;
; 9.693 ; 9.911        ; 0.218          ; High Pulse Width ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; riscv_wishbone:cpu|riscv_cpu_no:cpu1|riscv_regfile:riscv_regfile|regfile[13][3]  ;
; 9.693 ; 9.911        ; 0.218          ; High Pulse Width ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; riscv_wishbone:cpu|riscv_cpu_no:cpu1|riscv_regfile:riscv_regfile|regfile[13][4]  ;
; 9.693 ; 9.911        ; 0.218          ; High Pulse Width ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; riscv_wishbone:cpu|riscv_cpu_no:cpu1|riscv_regfile:riscv_regfile|regfile[13][5]  ;
; 9.693 ; 9.911        ; 0.218          ; High Pulse Width ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; riscv_wishbone:cpu|riscv_cpu_no:cpu1|riscv_regfile:riscv_regfile|regfile[13][6]  ;
; 9.693 ; 9.911        ; 0.218          ; High Pulse Width ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; riscv_wishbone:cpu|riscv_cpu_no:cpu1|riscv_regfile:riscv_regfile|regfile[13][7]  ;
; 9.693 ; 9.911        ; 0.218          ; High Pulse Width ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; riscv_wishbone:cpu|riscv_cpu_no:cpu1|riscv_regfile:riscv_regfile|regfile[26][13] ;
; 9.693 ; 9.911        ; 0.218          ; High Pulse Width ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; riscv_wishbone:cpu|wshbn_master:wbus|dat_o_r[0]                                  ;
; 9.693 ; 9.911        ; 0.218          ; High Pulse Width ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; riscv_wishbone:cpu|wshbn_master:wbus|dat_o_r[10]                                 ;
; 9.693 ; 9.911        ; 0.218          ; High Pulse Width ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; riscv_wishbone:cpu|wshbn_master:wbus|dat_o_r[18]                                 ;
; 9.693 ; 9.911        ; 0.218          ; High Pulse Width ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; riscv_wishbone:cpu|wshbn_master:wbus|dat_o_r[19]                                 ;
; 9.693 ; 9.911        ; 0.218          ; High Pulse Width ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; riscv_wishbone:cpu|wshbn_master:wbus|dat_o_r[24]                                 ;
; 9.693 ; 9.911        ; 0.218          ; High Pulse Width ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; riscv_wishbone:cpu|wshbn_master:wbus|dat_o_r[26]                                 ;
; 9.693 ; 9.911        ; 0.218          ; High Pulse Width ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; riscv_wishbone:cpu|wshbn_master:wbus|dat_o_r[27]                                 ;
; 9.693 ; 9.911        ; 0.218          ; High Pulse Width ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; riscv_wishbone:cpu|wshbn_master:wbus|dat_o_r[2]                                  ;
; 9.693 ; 9.911        ; 0.218          ; High Pulse Width ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; riscv_wishbone:cpu|wshbn_master:wbus|dat_o_r[8]                                  ;
; 9.694 ; 9.912        ; 0.218          ; High Pulse Width ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; riscv_wishbone:cpu|mem_ctrl:mem_controller|addr_cmp_r                            ;
; 9.694 ; 9.912        ; 0.218          ; High Pulse Width ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; riscv_wishbone:cpu|riscv_cpu_no:cpu1|MEPC[25]                                    ;
; 9.694 ; 9.912        ; 0.218          ; High Pulse Width ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; riscv_wishbone:cpu|riscv_cpu_no:cpu1|alu_reg[10]                                 ;
; 9.694 ; 9.912        ; 0.218          ; High Pulse Width ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; riscv_wishbone:cpu|riscv_cpu_no:cpu1|alu_reg[11]                                 ;
; 9.694 ; 9.912        ; 0.218          ; High Pulse Width ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; riscv_wishbone:cpu|riscv_cpu_no:cpu1|alu_reg[28]                                 ;
; 9.694 ; 9.912        ; 0.218          ; High Pulse Width ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; riscv_wishbone:cpu|riscv_cpu_no:cpu1|alu_reg[6]                                  ;
; 9.694 ; 9.912        ; 0.218          ; High Pulse Width ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; riscv_wishbone:cpu|riscv_cpu_no:cpu1|load_mem_r                                  ;
; 9.694 ; 9.912        ; 0.218          ; High Pulse Width ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; riscv_wishbone:cpu|riscv_cpu_no:cpu1|riscv_fetch:riscv_fetch|instruction_reg[10] ;
; 9.694 ; 9.912        ; 0.218          ; High Pulse Width ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; riscv_wishbone:cpu|riscv_cpu_no:cpu1|riscv_fetch:riscv_fetch|instruction_reg[30] ;
; 9.694 ; 9.912        ; 0.218          ; High Pulse Width ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; riscv_wishbone:cpu|riscv_cpu_no:cpu1|riscv_fetch:riscv_fetch|npc[6]              ;
; 9.694 ; 9.912        ; 0.218          ; High Pulse Width ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; riscv_wishbone:cpu|riscv_cpu_no:cpu1|riscv_fetch:riscv_fetch|program_counter[11] ;
; 9.694 ; 9.912        ; 0.218          ; High Pulse Width ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; riscv_wishbone:cpu|riscv_cpu_no:cpu1|riscv_fetch:riscv_fetch|program_counter[30] ;
+-------+--------------+----------------+------------------+----------------------------------------------------+------------+----------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'CLOCK_50'                                                                                             ;
+--------+--------------+----------------+------------------+----------+------------+--------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock    ; Clock Edge ; Target                                                       ;
+--------+--------------+----------------+------------------+----------+------------+--------------------------------------------------------------+
; 9.799  ; 9.799        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; pll_50|altpll_component|auto_generated|pll1|clk[0]           ;
; 9.799  ; 9.799        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; pll_50|altpll_component|auto_generated|pll1|observablevcoout ;
; 9.828  ; 9.828        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLOCK_50~input|o                                             ;
; 9.843  ; 9.843        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; pll_50|altpll_component|auto_generated|pll1|inclk[0]         ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLOCK_50~input|i                                             ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLOCK_50~input|i                                             ;
; 10.156 ; 10.156       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; pll_50|altpll_component|auto_generated|pll1|inclk[0]         ;
; 10.172 ; 10.172       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLOCK_50~input|o                                             ;
; 10.200 ; 10.200       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; pll_50|altpll_component|auto_generated|pll1|clk[0]           ;
; 10.200 ; 10.200       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; pll_50|altpll_component|auto_generated|pll1|observablevcoout ;
; 16.000 ; 20.000       ; 4.000          ; Port Rate        ; CLOCK_50 ; Rise       ; CLOCK_50                                                     ;
+--------+--------------+----------------+------------------+----------+------------+--------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'altera_reserved_tck'                                                                                                                                                                                          ;
+--------+--------------+----------------+------------------+---------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock               ; Clock Edge ; Target                                                                                                                                                    ;
+--------+--------------+----------------+------------------+---------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; 49.401 ; 49.634       ; 0.233          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; riscv_wishbone:cpu|d_cache:M1|altsyncram:altsyncram_component|altsyncram_mot3:auto_generated|altsyncram_lbr2:altsyncram1|ram_block3a11~portb_address_reg0 ;
; 49.401 ; 49.634       ; 0.233          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; riscv_wishbone:cpu|d_cache:M1|altsyncram:altsyncram_component|altsyncram_mot3:auto_generated|altsyncram_lbr2:altsyncram1|ram_block3a11~portb_we_reg       ;
; 49.401 ; 49.634       ; 0.233          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; riscv_wishbone:cpu|d_cache:M1|altsyncram:altsyncram_component|altsyncram_mot3:auto_generated|altsyncram_lbr2:altsyncram1|ram_block3a14~portb_address_reg0 ;
; 49.401 ; 49.634       ; 0.233          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; riscv_wishbone:cpu|d_cache:M1|altsyncram:altsyncram_component|altsyncram_mot3:auto_generated|altsyncram_lbr2:altsyncram1|ram_block3a14~portb_we_reg       ;
; 49.401 ; 49.634       ; 0.233          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; riscv_wishbone:cpu|d_cache:M1|altsyncram:altsyncram_component|altsyncram_mot3:auto_generated|altsyncram_lbr2:altsyncram1|ram_block3a9~portb_address_reg0  ;
; 49.401 ; 49.634       ; 0.233          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; riscv_wishbone:cpu|d_cache:M1|altsyncram:altsyncram_component|altsyncram_mot3:auto_generated|altsyncram_lbr2:altsyncram1|ram_block3a9~portb_we_reg        ;
; 49.402 ; 49.635       ; 0.233          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; riscv_wishbone:cpu|d_cache:M1|altsyncram:altsyncram_component|altsyncram_mot3:auto_generated|altsyncram_lbr2:altsyncram1|ram_block3a10~portb_address_reg0 ;
; 49.402 ; 49.635       ; 0.233          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; riscv_wishbone:cpu|d_cache:M1|altsyncram:altsyncram_component|altsyncram_mot3:auto_generated|altsyncram_lbr2:altsyncram1|ram_block3a10~portb_we_reg       ;
; 49.402 ; 49.635       ; 0.233          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; riscv_wishbone:cpu|d_cache:M1|altsyncram:altsyncram_component|altsyncram_mot3:auto_generated|altsyncram_lbr2:altsyncram1|ram_block3a15~portb_address_reg0 ;
; 49.402 ; 49.635       ; 0.233          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; riscv_wishbone:cpu|d_cache:M1|altsyncram:altsyncram_component|altsyncram_mot3:auto_generated|altsyncram_lbr2:altsyncram1|ram_block3a15~portb_we_reg       ;
; 49.402 ; 49.635       ; 0.233          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; riscv_wishbone:cpu|d_cache:M1|altsyncram:altsyncram_component|altsyncram_mot3:auto_generated|altsyncram_lbr2:altsyncram1|ram_block3a4~portb_address_reg0  ;
; 49.402 ; 49.635       ; 0.233          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; riscv_wishbone:cpu|d_cache:M1|altsyncram:altsyncram_component|altsyncram_mot3:auto_generated|altsyncram_lbr2:altsyncram1|ram_block3a4~portb_we_reg        ;
; 49.402 ; 49.635       ; 0.233          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; riscv_wishbone:cpu|d_cache:M1|altsyncram:altsyncram_component|altsyncram_mot3:auto_generated|altsyncram_lbr2:altsyncram1|ram_block3a6~portb_address_reg0  ;
; 49.402 ; 49.635       ; 0.233          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; riscv_wishbone:cpu|d_cache:M1|altsyncram:altsyncram_component|altsyncram_mot3:auto_generated|altsyncram_lbr2:altsyncram1|ram_block3a6~portb_we_reg        ;
; 49.403 ; 49.636       ; 0.233          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; riscv_wishbone:cpu|d_cache:M1|altsyncram:altsyncram_component|altsyncram_mot3:auto_generated|altsyncram_lbr2:altsyncram1|ram_block3a0~portb_address_reg0  ;
; 49.403 ; 49.636       ; 0.233          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; riscv_wishbone:cpu|d_cache:M1|altsyncram:altsyncram_component|altsyncram_mot3:auto_generated|altsyncram_lbr2:altsyncram1|ram_block3a0~portb_we_reg        ;
; 49.403 ; 49.636       ; 0.233          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; riscv_wishbone:cpu|d_cache:M1|altsyncram:altsyncram_component|altsyncram_mot3:auto_generated|altsyncram_lbr2:altsyncram1|ram_block3a11~portb_datain_reg0  ;
; 49.403 ; 49.636       ; 0.233          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; riscv_wishbone:cpu|d_cache:M1|altsyncram:altsyncram_component|altsyncram_mot3:auto_generated|altsyncram_lbr2:altsyncram1|ram_block3a13~portb_address_reg0 ;
; 49.403 ; 49.636       ; 0.233          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; riscv_wishbone:cpu|d_cache:M1|altsyncram:altsyncram_component|altsyncram_mot3:auto_generated|altsyncram_lbr2:altsyncram1|ram_block3a13~portb_we_reg       ;
; 49.403 ; 49.636       ; 0.233          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; riscv_wishbone:cpu|d_cache:M1|altsyncram:altsyncram_component|altsyncram_mot3:auto_generated|altsyncram_lbr2:altsyncram1|ram_block3a14~portb_datain_reg0  ;
; 49.403 ; 49.636       ; 0.233          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; riscv_wishbone:cpu|d_cache:M1|altsyncram:altsyncram_component|altsyncram_mot3:auto_generated|altsyncram_lbr2:altsyncram1|ram_block3a1~portb_address_reg0  ;
; 49.403 ; 49.636       ; 0.233          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; riscv_wishbone:cpu|d_cache:M1|altsyncram:altsyncram_component|altsyncram_mot3:auto_generated|altsyncram_lbr2:altsyncram1|ram_block3a1~portb_we_reg        ;
; 49.403 ; 49.636       ; 0.233          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; riscv_wishbone:cpu|d_cache:M1|altsyncram:altsyncram_component|altsyncram_mot3:auto_generated|altsyncram_lbr2:altsyncram1|ram_block3a2~portb_address_reg0  ;
; 49.403 ; 49.636       ; 0.233          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; riscv_wishbone:cpu|d_cache:M1|altsyncram:altsyncram_component|altsyncram_mot3:auto_generated|altsyncram_lbr2:altsyncram1|ram_block3a2~portb_we_reg        ;
; 49.403 ; 49.636       ; 0.233          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; riscv_wishbone:cpu|d_cache:M1|altsyncram:altsyncram_component|altsyncram_mot3:auto_generated|altsyncram_lbr2:altsyncram1|ram_block3a5~portb_address_reg0  ;
; 49.403 ; 49.636       ; 0.233          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; riscv_wishbone:cpu|d_cache:M1|altsyncram:altsyncram_component|altsyncram_mot3:auto_generated|altsyncram_lbr2:altsyncram1|ram_block3a5~portb_we_reg        ;
; 49.403 ; 49.636       ; 0.233          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; riscv_wishbone:cpu|d_cache:M1|altsyncram:altsyncram_component|altsyncram_mot3:auto_generated|altsyncram_lbr2:altsyncram1|ram_block3a7~portb_address_reg0  ;
; 49.403 ; 49.636       ; 0.233          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; riscv_wishbone:cpu|d_cache:M1|altsyncram:altsyncram_component|altsyncram_mot3:auto_generated|altsyncram_lbr2:altsyncram1|ram_block3a7~portb_we_reg        ;
; 49.403 ; 49.636       ; 0.233          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; riscv_wishbone:cpu|d_cache:M1|altsyncram:altsyncram_component|altsyncram_mot3:auto_generated|altsyncram_lbr2:altsyncram1|ram_block3a8~portb_address_reg0  ;
; 49.403 ; 49.636       ; 0.233          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; riscv_wishbone:cpu|d_cache:M1|altsyncram:altsyncram_component|altsyncram_mot3:auto_generated|altsyncram_lbr2:altsyncram1|ram_block3a8~portb_we_reg        ;
; 49.403 ; 49.636       ; 0.233          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; riscv_wishbone:cpu|d_cache:M1|altsyncram:altsyncram_component|altsyncram_mot3:auto_generated|altsyncram_lbr2:altsyncram1|ram_block3a9~portb_datain_reg0   ;
; 49.403 ; 49.636       ; 0.233          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; riscv_wishbone:cpu|i_cache:M0|altsyncram:altsyncram_component|altsyncram_cbc1:auto_generated|altsyncram_ivd2:altsyncram1|ram_block3a2~portb_address_reg0  ;
; 49.403 ; 49.636       ; 0.233          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; riscv_wishbone:cpu|i_cache:M0|altsyncram:altsyncram_component|altsyncram_cbc1:auto_generated|altsyncram_ivd2:altsyncram1|ram_block3a2~portb_we_reg        ;
; 49.404 ; 49.637       ; 0.233          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; riscv_wishbone:cpu|d_cache:M1|altsyncram:altsyncram_component|altsyncram_mot3:auto_generated|altsyncram_lbr2:altsyncram1|ram_block3a10~portb_datain_reg0  ;
; 49.404 ; 49.637       ; 0.233          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; riscv_wishbone:cpu|d_cache:M1|altsyncram:altsyncram_component|altsyncram_mot3:auto_generated|altsyncram_lbr2:altsyncram1|ram_block3a12~portb_address_reg0 ;
; 49.404 ; 49.637       ; 0.233          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; riscv_wishbone:cpu|d_cache:M1|altsyncram:altsyncram_component|altsyncram_mot3:auto_generated|altsyncram_lbr2:altsyncram1|ram_block3a12~portb_we_reg       ;
; 49.404 ; 49.637       ; 0.233          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; riscv_wishbone:cpu|d_cache:M1|altsyncram:altsyncram_component|altsyncram_mot3:auto_generated|altsyncram_lbr2:altsyncram1|ram_block3a15~portb_datain_reg0  ;
; 49.404 ; 49.637       ; 0.233          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; riscv_wishbone:cpu|d_cache:M1|altsyncram:altsyncram_component|altsyncram_mot3:auto_generated|altsyncram_lbr2:altsyncram1|ram_block3a3~portb_address_reg0  ;
; 49.404 ; 49.637       ; 0.233          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; riscv_wishbone:cpu|d_cache:M1|altsyncram:altsyncram_component|altsyncram_mot3:auto_generated|altsyncram_lbr2:altsyncram1|ram_block3a3~portb_we_reg        ;
; 49.404 ; 49.637       ; 0.233          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; riscv_wishbone:cpu|d_cache:M1|altsyncram:altsyncram_component|altsyncram_mot3:auto_generated|altsyncram_lbr2:altsyncram1|ram_block3a4~portb_datain_reg0   ;
; 49.404 ; 49.637       ; 0.233          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; riscv_wishbone:cpu|d_cache:M1|altsyncram:altsyncram_component|altsyncram_mot3:auto_generated|altsyncram_lbr2:altsyncram1|ram_block3a6~portb_datain_reg0   ;
; 49.404 ; 49.637       ; 0.233          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; riscv_wishbone:cpu|i_cache:M0|altsyncram:altsyncram_component|altsyncram_cbc1:auto_generated|altsyncram_ivd2:altsyncram1|ram_block3a0~portb_address_reg0  ;
; 49.404 ; 49.637       ; 0.233          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; riscv_wishbone:cpu|i_cache:M0|altsyncram:altsyncram_component|altsyncram_cbc1:auto_generated|altsyncram_ivd2:altsyncram1|ram_block3a0~portb_we_reg        ;
; 49.404 ; 49.637       ; 0.233          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; riscv_wishbone:cpu|i_cache:M0|altsyncram:altsyncram_component|altsyncram_cbc1:auto_generated|altsyncram_ivd2:altsyncram1|ram_block3a12~portb_address_reg0 ;
; 49.404 ; 49.637       ; 0.233          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; riscv_wishbone:cpu|i_cache:M0|altsyncram:altsyncram_component|altsyncram_cbc1:auto_generated|altsyncram_ivd2:altsyncram1|ram_block3a12~portb_we_reg       ;
; 49.404 ; 49.637       ; 0.233          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; riscv_wishbone:cpu|i_cache:M0|altsyncram:altsyncram_component|altsyncram_cbc1:auto_generated|altsyncram_ivd2:altsyncram1|ram_block3a17~portb_address_reg0 ;
; 49.404 ; 49.637       ; 0.233          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; riscv_wishbone:cpu|i_cache:M0|altsyncram:altsyncram_component|altsyncram_cbc1:auto_generated|altsyncram_ivd2:altsyncram1|ram_block3a17~portb_we_reg       ;
; 49.404 ; 49.637       ; 0.233          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; riscv_wishbone:cpu|i_cache:M0|altsyncram:altsyncram_component|altsyncram_cbc1:auto_generated|altsyncram_ivd2:altsyncram1|ram_block3a1~portb_address_reg0  ;
; 49.404 ; 49.637       ; 0.233          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; riscv_wishbone:cpu|i_cache:M0|altsyncram:altsyncram_component|altsyncram_cbc1:auto_generated|altsyncram_ivd2:altsyncram1|ram_block3a1~portb_we_reg        ;
; 49.404 ; 49.637       ; 0.233          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; riscv_wishbone:cpu|i_cache:M0|altsyncram:altsyncram_component|altsyncram_cbc1:auto_generated|altsyncram_ivd2:altsyncram1|ram_block3a4~portb_address_reg0  ;
; 49.404 ; 49.637       ; 0.233          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; riscv_wishbone:cpu|i_cache:M0|altsyncram:altsyncram_component|altsyncram_cbc1:auto_generated|altsyncram_ivd2:altsyncram1|ram_block3a4~portb_we_reg        ;
; 49.404 ; 49.637       ; 0.233          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; riscv_wishbone:cpu|i_cache:M0|altsyncram:altsyncram_component|altsyncram_cbc1:auto_generated|altsyncram_ivd2:altsyncram1|ram_block3a6~portb_address_reg0  ;
; 49.404 ; 49.637       ; 0.233          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; riscv_wishbone:cpu|i_cache:M0|altsyncram:altsyncram_component|altsyncram_cbc1:auto_generated|altsyncram_ivd2:altsyncram1|ram_block3a6~portb_we_reg        ;
; 49.405 ; 49.638       ; 0.233          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; riscv_wishbone:cpu|d_cache:M1|altsyncram:altsyncram_component|altsyncram_mot3:auto_generated|altsyncram_lbr2:altsyncram1|ram_block3a0~portb_datain_reg0   ;
; 49.405 ; 49.638       ; 0.233          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; riscv_wishbone:cpu|d_cache:M1|altsyncram:altsyncram_component|altsyncram_mot3:auto_generated|altsyncram_lbr2:altsyncram1|ram_block3a13~portb_datain_reg0  ;
; 49.405 ; 49.638       ; 0.233          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; riscv_wishbone:cpu|d_cache:M1|altsyncram:altsyncram_component|altsyncram_mot3:auto_generated|altsyncram_lbr2:altsyncram1|ram_block3a1~portb_datain_reg0   ;
; 49.405 ; 49.638       ; 0.233          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; riscv_wishbone:cpu|d_cache:M1|altsyncram:altsyncram_component|altsyncram_mot3:auto_generated|altsyncram_lbr2:altsyncram1|ram_block3a2~portb_datain_reg0   ;
; 49.405 ; 49.638       ; 0.233          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; riscv_wishbone:cpu|d_cache:M1|altsyncram:altsyncram_component|altsyncram_mot3:auto_generated|altsyncram_lbr2:altsyncram1|ram_block3a5~portb_datain_reg0   ;
; 49.405 ; 49.638       ; 0.233          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; riscv_wishbone:cpu|d_cache:M1|altsyncram:altsyncram_component|altsyncram_mot3:auto_generated|altsyncram_lbr2:altsyncram1|ram_block3a7~portb_datain_reg0   ;
; 49.405 ; 49.638       ; 0.233          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; riscv_wishbone:cpu|d_cache:M1|altsyncram:altsyncram_component|altsyncram_mot3:auto_generated|altsyncram_lbr2:altsyncram1|ram_block3a8~portb_datain_reg0   ;
; 49.405 ; 49.638       ; 0.233          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; riscv_wishbone:cpu|i_cache:M0|altsyncram:altsyncram_component|altsyncram_cbc1:auto_generated|altsyncram_ivd2:altsyncram1|ram_block3a2~portb_datain_reg0   ;
; 49.405 ; 49.638       ; 0.233          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; riscv_wishbone:cpu|i_cache:M0|altsyncram:altsyncram_component|altsyncram_cbc1:auto_generated|altsyncram_ivd2:altsyncram1|ram_block3a5~portb_address_reg0  ;
; 49.405 ; 49.638       ; 0.233          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; riscv_wishbone:cpu|i_cache:M0|altsyncram:altsyncram_component|altsyncram_cbc1:auto_generated|altsyncram_ivd2:altsyncram1|ram_block3a5~portb_we_reg        ;
; 49.406 ; 49.639       ; 0.233          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; riscv_wishbone:cpu|d_cache:M1|altsyncram:altsyncram_component|altsyncram_mot3:auto_generated|altsyncram_lbr2:altsyncram1|ram_block3a12~portb_datain_reg0  ;
; 49.406 ; 49.639       ; 0.233          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; riscv_wishbone:cpu|d_cache:M1|altsyncram:altsyncram_component|altsyncram_mot3:auto_generated|altsyncram_lbr2:altsyncram1|ram_block3a3~portb_datain_reg0   ;
; 49.406 ; 49.639       ; 0.233          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; riscv_wishbone:cpu|i_cache:M0|altsyncram:altsyncram_component|altsyncram_cbc1:auto_generated|altsyncram_ivd2:altsyncram1|ram_block3a0~portb_datain_reg0   ;
; 49.406 ; 49.639       ; 0.233          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; riscv_wishbone:cpu|i_cache:M0|altsyncram:altsyncram_component|altsyncram_cbc1:auto_generated|altsyncram_ivd2:altsyncram1|ram_block3a12~portb_datain_reg0  ;
; 49.406 ; 49.639       ; 0.233          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; riscv_wishbone:cpu|i_cache:M0|altsyncram:altsyncram_component|altsyncram_cbc1:auto_generated|altsyncram_ivd2:altsyncram1|ram_block3a17~portb_datain_reg0  ;
; 49.406 ; 49.639       ; 0.233          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; riscv_wishbone:cpu|i_cache:M0|altsyncram:altsyncram_component|altsyncram_cbc1:auto_generated|altsyncram_ivd2:altsyncram1|ram_block3a1~portb_datain_reg0   ;
; 49.406 ; 49.639       ; 0.233          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; riscv_wishbone:cpu|i_cache:M0|altsyncram:altsyncram_component|altsyncram_cbc1:auto_generated|altsyncram_ivd2:altsyncram1|ram_block3a4~portb_datain_reg0   ;
; 49.406 ; 49.639       ; 0.233          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; riscv_wishbone:cpu|i_cache:M0|altsyncram:altsyncram_component|altsyncram_cbc1:auto_generated|altsyncram_ivd2:altsyncram1|ram_block3a6~portb_datain_reg0   ;
; 49.407 ; 49.640       ; 0.233          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; riscv_wishbone:cpu|i_cache:M0|altsyncram:altsyncram_component|altsyncram_cbc1:auto_generated|altsyncram_ivd2:altsyncram1|ram_block3a5~portb_datain_reg0   ;
; 49.478 ; 49.696       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Fall       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                         ;
; 49.520 ; 49.706       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; riscv_wishbone:cpu|d_cache:M1|altsyncram:altsyncram_component|altsyncram_mot3:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[0]           ;
; 49.520 ; 49.706       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; riscv_wishbone:cpu|d_cache:M1|altsyncram:altsyncram_component|altsyncram_mot3:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[1]           ;
; 49.520 ; 49.706       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; riscv_wishbone:cpu|d_cache:M1|altsyncram:altsyncram_component|altsyncram_mot3:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[2]           ;
; 49.520 ; 49.706       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; riscv_wishbone:cpu|d_cache:M1|altsyncram:altsyncram_component|altsyncram_mot3:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[3]           ;
; 49.520 ; 49.706       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; riscv_wishbone:cpu|d_cache:M1|altsyncram:altsyncram_component|altsyncram_mot3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[10]               ;
; 49.520 ; 49.706       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; riscv_wishbone:cpu|d_cache:M1|altsyncram:altsyncram_component|altsyncram_mot3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[11]               ;
; 49.520 ; 49.706       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; riscv_wishbone:cpu|d_cache:M1|altsyncram:altsyncram_component|altsyncram_mot3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[20]               ;
; 49.520 ; 49.706       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; riscv_wishbone:cpu|d_cache:M1|altsyncram:altsyncram_component|altsyncram_mot3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[21]               ;
; 49.520 ; 49.706       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; riscv_wishbone:cpu|d_cache:M1|altsyncram:altsyncram_component|altsyncram_mot3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[22]               ;
; 49.520 ; 49.706       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; riscv_wishbone:cpu|d_cache:M1|altsyncram:altsyncram_component|altsyncram_mot3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[25]               ;
; 49.520 ; 49.706       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; riscv_wishbone:cpu|d_cache:M1|altsyncram:altsyncram_component|altsyncram_mot3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[26]               ;
; 49.520 ; 49.706       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; riscv_wishbone:cpu|d_cache:M1|altsyncram:altsyncram_component|altsyncram_mot3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[27]               ;
; 49.520 ; 49.706       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; riscv_wishbone:cpu|d_cache:M1|altsyncram:altsyncram_component|altsyncram_mot3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[28]               ;
; 49.520 ; 49.706       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; riscv_wishbone:cpu|d_cache:M1|altsyncram:altsyncram_component|altsyncram_mot3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[29]               ;
; 49.520 ; 49.706       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; riscv_wishbone:cpu|d_cache:M1|altsyncram:altsyncram_component|altsyncram_mot3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[30]               ;
; 49.520 ; 49.706       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; riscv_wishbone:cpu|d_cache:M1|altsyncram:altsyncram_component|altsyncram_mot3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[31]               ;
; 49.520 ; 49.706       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; riscv_wishbone:cpu|d_cache:M1|altsyncram:altsyncram_component|altsyncram_mot3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[4]                ;
; 49.520 ; 49.706       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; riscv_wishbone:cpu|d_cache:M1|altsyncram:altsyncram_component|altsyncram_mot3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[5]                ;
; 49.520 ; 49.706       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; riscv_wishbone:cpu|d_cache:M1|altsyncram:altsyncram_component|altsyncram_mot3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[9]                ;
; 49.520 ; 49.706       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]                                                                             ;
; 49.520 ; 49.706       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]                                                                                 ;
; 49.520 ; 49.706       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[1]                                                                                 ;
; 49.520 ; 49.706       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]                                                                                 ;
; 49.520 ; 49.706       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]                                                                                 ;
; 49.520 ; 49.706       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]                                                                                 ;
; 49.521 ; 49.707       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; riscv_wishbone:cpu|d_cache:M1|altsyncram:altsyncram_component|altsyncram_mot3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[0]                ;
; 49.521 ; 49.707       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; riscv_wishbone:cpu|d_cache:M1|altsyncram:altsyncram_component|altsyncram_mot3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[10]               ;
+--------+--------------+----------------+------------------+---------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------+
; Setup Times                                                                                  ;
+---------------------+---------------------+-------+-------+------------+---------------------+
; Data Port           ; Clock Port          ; Rise  ; Fall  ; Clock Edge ; Clock Reference     ;
+---------------------+---------------------+-------+-------+------------+---------------------+
; altera_reserved_tdi ; altera_reserved_tck ; 3.244 ; 3.581 ; Rise       ; altera_reserved_tck ;
; altera_reserved_tms ; altera_reserved_tck ; 8.026 ; 8.121 ; Rise       ; altera_reserved_tck ;
+---------------------+---------------------+-------+-------+------------+---------------------+


+------------------------------------------------------------------------------------------------+
; Hold Times                                                                                     ;
+---------------------+---------------------+--------+--------+------------+---------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference     ;
+---------------------+---------------------+--------+--------+------------+---------------------+
; altera_reserved_tdi ; altera_reserved_tck ; -0.356 ; -0.676 ; Rise       ; altera_reserved_tck ;
; altera_reserved_tms ; altera_reserved_tck ; -1.430 ; -1.636 ; Rise       ; altera_reserved_tck ;
+---------------------+---------------------+--------+--------+------------+---------------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                         ;
+---------------------+---------------------+--------+--------+------------+----------------------------------------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                    ;
+---------------------+---------------------+--------+--------+------------+----------------------------------------------------+
; altera_reserved_tdo ; altera_reserved_tck ; 13.179 ; 13.570 ; Fall       ; altera_reserved_tck                                ;
; HEX0_D[*]           ; CLOCK_50            ; 6.354  ; 6.352  ; Rise       ; pll_50|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX0_D[0]          ; CLOCK_50            ; 5.431  ; 5.285  ; Rise       ; pll_50|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX0_D[2]          ; CLOCK_50            ; 4.821  ; 4.829  ; Rise       ; pll_50|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX0_D[3]          ; CLOCK_50            ; 4.610  ; 4.569  ; Rise       ; pll_50|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX0_D[4]          ; CLOCK_50            ; 4.997  ; 4.913  ; Rise       ; pll_50|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX0_D[5]          ; CLOCK_50            ; 6.354  ; 6.352  ; Rise       ; pll_50|altpll_component|auto_generated|pll1|clk[0] ;
; HEX1_D[*]           ; CLOCK_50            ; 5.294  ; 5.272  ; Rise       ; pll_50|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX1_D[1]          ; CLOCK_50            ; 4.186  ; 4.088  ; Rise       ; pll_50|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX1_D[2]          ; CLOCK_50            ; 3.862  ; 3.779  ; Rise       ; pll_50|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX1_D[3]          ; CLOCK_50            ; 4.221  ; 4.118  ; Rise       ; pll_50|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX1_D[4]          ; CLOCK_50            ; 4.348  ; 4.263  ; Rise       ; pll_50|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX1_D[5]          ; CLOCK_50            ; 5.294  ; 5.272  ; Rise       ; pll_50|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX1_D[6]          ; CLOCK_50            ; 5.271  ; 5.251  ; Rise       ; pll_50|altpll_component|auto_generated|pll1|clk[0] ;
; HEX2_D[*]           ; CLOCK_50            ; 4.655  ; 4.550  ; Rise       ; pll_50|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX2_D[1]          ; CLOCK_50            ; 4.655  ; 4.550  ; Rise       ; pll_50|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX2_D[2]          ; CLOCK_50            ; 4.551  ; 4.426  ; Rise       ; pll_50|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX2_D[4]          ; CLOCK_50            ; 4.297  ; 4.217  ; Rise       ; pll_50|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX2_D[5]          ; CLOCK_50            ; 4.291  ; 4.210  ; Rise       ; pll_50|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX2_D[6]          ; CLOCK_50            ; 4.366  ; 4.282  ; Rise       ; pll_50|altpll_component|auto_generated|pll1|clk[0] ;
; HEX3_D[*]           ; CLOCK_50            ; 6.327  ; 6.267  ; Rise       ; pll_50|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX3_D[0]          ; CLOCK_50            ; 4.212  ; 4.106  ; Rise       ; pll_50|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX3_D[1]          ; CLOCK_50            ; 3.593  ; 3.553  ; Rise       ; pll_50|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX3_D[2]          ; CLOCK_50            ; 6.327  ; 6.267  ; Rise       ; pll_50|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX3_D[3]          ; CLOCK_50            ; 5.086  ; 4.984  ; Rise       ; pll_50|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX3_D[6]          ; CLOCK_50            ; 5.664  ; 5.637  ; Rise       ; pll_50|altpll_component|auto_generated|pll1|clk[0] ;
+---------------------+---------------------+--------+--------+------------+----------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                 ;
+---------------------+---------------------+--------+--------+------------+----------------------------------------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                    ;
+---------------------+---------------------+--------+--------+------------+----------------------------------------------------+
; altera_reserved_tdo ; altera_reserved_tck ; 10.815 ; 11.209 ; Fall       ; altera_reserved_tck                                ;
; HEX0_D[*]           ; CLOCK_50            ; 4.020  ; 3.980  ; Rise       ; pll_50|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX0_D[0]          ; CLOCK_50            ; 4.812  ; 4.671  ; Rise       ; pll_50|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX0_D[2]          ; CLOCK_50            ; 4.224  ; 4.231  ; Rise       ; pll_50|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX0_D[3]          ; CLOCK_50            ; 4.020  ; 3.980  ; Rise       ; pll_50|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX0_D[4]          ; CLOCK_50            ; 4.391  ; 4.310  ; Rise       ; pll_50|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX0_D[5]          ; CLOCK_50            ; 5.741  ; 5.741  ; Rise       ; pll_50|altpll_component|auto_generated|pll1|clk[0] ;
; HEX1_D[*]           ; CLOCK_50            ; 3.305  ; 3.224  ; Rise       ; pll_50|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX1_D[1]          ; CLOCK_50            ; 3.616  ; 3.521  ; Rise       ; pll_50|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX1_D[2]          ; CLOCK_50            ; 3.305  ; 3.224  ; Rise       ; pll_50|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX1_D[3]          ; CLOCK_50            ; 3.650  ; 3.550  ; Rise       ; pll_50|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX1_D[4]          ; CLOCK_50            ; 3.773  ; 3.690  ; Rise       ; pll_50|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX1_D[5]          ; CLOCK_50            ; 4.724  ; 4.704  ; Rise       ; pll_50|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX1_D[6]          ; CLOCK_50            ; 4.702  ; 4.684  ; Rise       ; pll_50|altpll_component|auto_generated|pll1|clk[0] ;
; HEX2_D[*]           ; CLOCK_50            ; 3.718  ; 3.639  ; Rise       ; pll_50|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX2_D[1]          ; CLOCK_50            ; 4.068  ; 3.965  ; Rise       ; pll_50|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX2_D[2]          ; CLOCK_50            ; 3.967  ; 3.846  ; Rise       ; pll_50|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX2_D[4]          ; CLOCK_50            ; 3.723  ; 3.646  ; Rise       ; pll_50|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX2_D[5]          ; CLOCK_50            ; 3.718  ; 3.639  ; Rise       ; pll_50|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX2_D[6]          ; CLOCK_50            ; 3.790  ; 3.709  ; Rise       ; pll_50|altpll_component|auto_generated|pll1|clk[0] ;
; HEX3_D[*]           ; CLOCK_50            ; 3.043  ; 3.005  ; Rise       ; pll_50|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX3_D[0]          ; CLOCK_50            ; 3.641  ; 3.539  ; Rise       ; pll_50|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX3_D[1]          ; CLOCK_50            ; 3.043  ; 3.005  ; Rise       ; pll_50|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX3_D[2]          ; CLOCK_50            ; 5.717  ; 5.661  ; Rise       ; pll_50|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX3_D[3]          ; CLOCK_50            ; 4.478  ; 4.378  ; Rise       ; pll_50|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX3_D[6]          ; CLOCK_50            ; 5.034  ; 5.008  ; Rise       ; pll_50|altpll_component|auto_generated|pll1|clk[0] ;
+---------------------+---------------------+--------+--------+------------+----------------------------------------------------+


---------------------------------------------
; Slow 1200mV 0C Model Metastability Report ;
---------------------------------------------
No synchronizer chains to report.


+-----------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup Summary                                          ;
+----------------------------------------------------+--------+---------------+
; Clock                                              ; Slack  ; End Point TNS ;
+----------------------------------------------------+--------+---------------+
; pll_50|altpll_component|auto_generated|pll1|clk[0] ; 5.230  ; 0.000         ;
; altera_reserved_tck                                ; 48.108 ; 0.000         ;
+----------------------------------------------------+--------+---------------+


+----------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold Summary                                          ;
+----------------------------------------------------+-------+---------------+
; Clock                                              ; Slack ; End Point TNS ;
+----------------------------------------------------+-------+---------------+
; pll_50|altpll_component|auto_generated|pll1|clk[0] ; 0.180 ; 0.000         ;
; altera_reserved_tck                                ; 0.182 ; 0.000         ;
+----------------------------------------------------+-------+---------------+


+-----------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery Summary                                       ;
+----------------------------------------------------+--------+---------------+
; Clock                                              ; Slack  ; End Point TNS ;
+----------------------------------------------------+--------+---------------+
; pll_50|altpll_component|auto_generated|pll1|clk[0] ; 16.758 ; 0.000         ;
; altera_reserved_tck                                ; 49.485 ; 0.000         ;
+----------------------------------------------------+--------+---------------+


+----------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal Summary                                       ;
+----------------------------------------------------+-------+---------------+
; Clock                                              ; Slack ; End Point TNS ;
+----------------------------------------------------+-------+---------------+
; pll_50|altpll_component|auto_generated|pll1|clk[0] ; 0.648 ; 0.000         ;
; altera_reserved_tck                                ; 0.649 ; 0.000         ;
+----------------------------------------------------+-------+---------------+


+-----------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary                            ;
+----------------------------------------------------+--------+---------------+
; Clock                                              ; Slack  ; End Point TNS ;
+----------------------------------------------------+--------+---------------+
; CLOCK_50                                           ; 9.400  ; 0.000         ;
; pll_50|altpll_component|auto_generated|pll1|clk[0] ; 9.750  ; 0.000         ;
; altera_reserved_tck                                ; 49.285 ; 0.000         ;
+----------------------------------------------------+--------+---------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'pll_50|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                           ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------+----------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                           ; To Node                                                                                                                                                   ; Launch Clock                                       ; Latch Clock                                        ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------+----------------------------------------------------+--------------+------------+------------+
; 5.230 ; riscv_wishbone:cpu|d_cache:M1|altsyncram:altsyncram_component|altsyncram_mot3:auto_generated|altsyncram_lbr2:altsyncram1|ram_block3a7~porta_we_reg  ; riscv_wishbone:cpu|i_cache:M0|altsyncram:altsyncram_component|altsyncram_cbc1:auto_generated|altsyncram_ivd2:altsyncram1|ram_block3a6~porta_re_reg        ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.015     ; 14.784     ;
; 5.238 ; riscv_wishbone:cpu|d_cache:M1|altsyncram:altsyncram_component|altsyncram_mot3:auto_generated|altsyncram_lbr2:altsyncram1|ram_block3a7~porta_we_reg  ; riscv_wishbone:cpu|i_cache:M0|altsyncram:altsyncram_component|altsyncram_cbc1:auto_generated|altsyncram_ivd2:altsyncram1|ram_block3a0~porta_re_reg        ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.016     ; 14.775     ;
; 5.243 ; riscv_wishbone:cpu|d_cache:M1|altsyncram:altsyncram_component|altsyncram_mot3:auto_generated|altsyncram_lbr2:altsyncram1|ram_block3a7~porta_we_reg  ; riscv_wishbone:cpu|i_cache:M0|altsyncram:altsyncram_component|altsyncram_cbc1:auto_generated|altsyncram_ivd2:altsyncram1|ram_block3a17~porta_re_reg       ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.031     ; 14.755     ;
; 5.244 ; riscv_wishbone:cpu|d_cache:M1|altsyncram:altsyncram_component|altsyncram_mot3:auto_generated|altsyncram_lbr2:altsyncram1|ram_block3a7~porta_we_reg  ; riscv_wishbone:cpu|i_cache:M0|altsyncram:altsyncram_component|altsyncram_cbc1:auto_generated|altsyncram_ivd2:altsyncram1|ram_block3a4~porta_re_reg        ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.015     ; 14.770     ;
; 5.250 ; riscv_wishbone:cpu|d_cache:M1|altsyncram:altsyncram_component|altsyncram_mot3:auto_generated|altsyncram_lbr2:altsyncram1|ram_block3a7~porta_we_reg  ; riscv_wishbone:cpu|i_cache:M0|altsyncram:altsyncram_component|altsyncram_cbc1:auto_generated|altsyncram_ivd2:altsyncram1|ram_block3a2~porta_re_reg        ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.029     ; 14.750     ;
; 5.259 ; riscv_wishbone:cpu|d_cache:M1|altsyncram:altsyncram_component|altsyncram_mot3:auto_generated|altsyncram_lbr2:altsyncram1|ram_block3a7~porta_we_reg  ; riscv_wishbone:cpu|i_cache:M0|altsyncram:altsyncram_component|altsyncram_cbc1:auto_generated|altsyncram_ivd2:altsyncram1|ram_block3a12~porta_re_reg       ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.020     ; 14.750     ;
; 5.264 ; riscv_wishbone:cpu|d_cache:M1|altsyncram:altsyncram_component|altsyncram_mot3:auto_generated|altsyncram_lbr2:altsyncram1|ram_block3a7~porta_we_reg  ; riscv_wishbone:cpu|i_cache:M0|altsyncram:altsyncram_component|altsyncram_cbc1:auto_generated|altsyncram_ivd2:altsyncram1|ram_block3a5~porta_re_reg        ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.017     ; 14.748     ;
; 5.320 ; riscv_wishbone:cpu|d_cache:M1|altsyncram:altsyncram_component|altsyncram_mot3:auto_generated|altsyncram_lbr2:altsyncram1|ram_block3a15~porta_we_reg ; riscv_wishbone:cpu|i_cache:M0|altsyncram:altsyncram_component|altsyncram_cbc1:auto_generated|altsyncram_ivd2:altsyncram1|ram_block3a6~porta_re_reg        ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.017     ; 14.692     ;
; 5.328 ; riscv_wishbone:cpu|d_cache:M1|altsyncram:altsyncram_component|altsyncram_mot3:auto_generated|altsyncram_lbr2:altsyncram1|ram_block3a15~porta_we_reg ; riscv_wishbone:cpu|i_cache:M0|altsyncram:altsyncram_component|altsyncram_cbc1:auto_generated|altsyncram_ivd2:altsyncram1|ram_block3a0~porta_re_reg        ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.018     ; 14.683     ;
; 5.333 ; riscv_wishbone:cpu|d_cache:M1|altsyncram:altsyncram_component|altsyncram_mot3:auto_generated|altsyncram_lbr2:altsyncram1|ram_block3a15~porta_we_reg ; riscv_wishbone:cpu|i_cache:M0|altsyncram:altsyncram_component|altsyncram_cbc1:auto_generated|altsyncram_ivd2:altsyncram1|ram_block3a17~porta_re_reg       ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.033     ; 14.663     ;
; 5.334 ; riscv_wishbone:cpu|d_cache:M1|altsyncram:altsyncram_component|altsyncram_mot3:auto_generated|altsyncram_lbr2:altsyncram1|ram_block3a15~porta_we_reg ; riscv_wishbone:cpu|i_cache:M0|altsyncram:altsyncram_component|altsyncram_cbc1:auto_generated|altsyncram_ivd2:altsyncram1|ram_block3a4~porta_re_reg        ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.017     ; 14.678     ;
; 5.340 ; riscv_wishbone:cpu|d_cache:M1|altsyncram:altsyncram_component|altsyncram_mot3:auto_generated|altsyncram_lbr2:altsyncram1|ram_block3a15~porta_we_reg ; riscv_wishbone:cpu|i_cache:M0|altsyncram:altsyncram_component|altsyncram_cbc1:auto_generated|altsyncram_ivd2:altsyncram1|ram_block3a2~porta_re_reg        ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.031     ; 14.658     ;
; 5.349 ; riscv_wishbone:cpu|d_cache:M1|altsyncram:altsyncram_component|altsyncram_mot3:auto_generated|altsyncram_lbr2:altsyncram1|ram_block3a15~porta_we_reg ; riscv_wishbone:cpu|i_cache:M0|altsyncram:altsyncram_component|altsyncram_cbc1:auto_generated|altsyncram_ivd2:altsyncram1|ram_block3a12~porta_re_reg       ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.022     ; 14.658     ;
; 5.354 ; riscv_wishbone:cpu|d_cache:M1|altsyncram:altsyncram_component|altsyncram_mot3:auto_generated|altsyncram_lbr2:altsyncram1|ram_block3a15~porta_we_reg ; riscv_wishbone:cpu|i_cache:M0|altsyncram:altsyncram_component|altsyncram_cbc1:auto_generated|altsyncram_ivd2:altsyncram1|ram_block3a5~porta_re_reg        ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.019     ; 14.656     ;
; 5.428 ; riscv_wishbone:cpu|d_cache:M1|altsyncram:altsyncram_component|altsyncram_mot3:auto_generated|altsyncram_lbr2:altsyncram1|ram_block3a14~porta_we_reg ; riscv_wishbone:cpu|i_cache:M0|altsyncram:altsyncram_component|altsyncram_cbc1:auto_generated|altsyncram_ivd2:altsyncram1|ram_block3a6~porta_re_reg        ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.039     ; 14.562     ;
; 5.430 ; riscv_wishbone:cpu|d_cache:M1|altsyncram:altsyncram_component|altsyncram_mot3:auto_generated|altsyncram_lbr2:altsyncram1|ram_block3a7~porta_we_reg  ; riscv_wishbone:cpu|i_cache:M0|altsyncram:altsyncram_component|altsyncram_cbc1:auto_generated|altsyncram_ivd2:altsyncram1|ram_block3a1~porta_re_reg        ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.018     ; 14.581     ;
; 5.433 ; riscv_wishbone:cpu|riscv_cpu_no:cpu1|riscv_fetch:riscv_fetch|instruction_reg[22]                                                                    ; riscv_wishbone:cpu|i_cache:M0|altsyncram:altsyncram_component|altsyncram_cbc1:auto_generated|altsyncram_ivd2:altsyncram1|ram_block3a6~porta_re_reg        ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.098     ; 14.498     ;
; 5.436 ; riscv_wishbone:cpu|d_cache:M1|altsyncram:altsyncram_component|altsyncram_mot3:auto_generated|altsyncram_lbr2:altsyncram1|ram_block3a14~porta_we_reg ; riscv_wishbone:cpu|i_cache:M0|altsyncram:altsyncram_component|altsyncram_cbc1:auto_generated|altsyncram_ivd2:altsyncram1|ram_block3a0~porta_re_reg        ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.040     ; 14.553     ;
; 5.441 ; riscv_wishbone:cpu|d_cache:M1|altsyncram:altsyncram_component|altsyncram_mot3:auto_generated|altsyncram_lbr2:altsyncram1|ram_block3a14~porta_we_reg ; riscv_wishbone:cpu|i_cache:M0|altsyncram:altsyncram_component|altsyncram_cbc1:auto_generated|altsyncram_ivd2:altsyncram1|ram_block3a17~porta_re_reg       ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.055     ; 14.533     ;
; 5.441 ; riscv_wishbone:cpu|riscv_cpu_no:cpu1|riscv_fetch:riscv_fetch|instruction_reg[22]                                                                    ; riscv_wishbone:cpu|i_cache:M0|altsyncram:altsyncram_component|altsyncram_cbc1:auto_generated|altsyncram_ivd2:altsyncram1|ram_block3a0~porta_re_reg        ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.099     ; 14.489     ;
; 5.442 ; riscv_wishbone:cpu|d_cache:M1|altsyncram:altsyncram_component|altsyncram_mot3:auto_generated|altsyncram_lbr2:altsyncram1|ram_block3a14~porta_we_reg ; riscv_wishbone:cpu|i_cache:M0|altsyncram:altsyncram_component|altsyncram_cbc1:auto_generated|altsyncram_ivd2:altsyncram1|ram_block3a4~porta_re_reg        ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.039     ; 14.548     ;
; 5.446 ; riscv_wishbone:cpu|riscv_cpu_no:cpu1|riscv_fetch:riscv_fetch|instruction_reg[22]                                                                    ; riscv_wishbone:cpu|i_cache:M0|altsyncram:altsyncram_component|altsyncram_cbc1:auto_generated|altsyncram_ivd2:altsyncram1|ram_block3a17~porta_re_reg       ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.114     ; 14.469     ;
; 5.447 ; riscv_wishbone:cpu|riscv_cpu_no:cpu1|riscv_fetch:riscv_fetch|instruction_reg[22]                                                                    ; riscv_wishbone:cpu|i_cache:M0|altsyncram:altsyncram_component|altsyncram_cbc1:auto_generated|altsyncram_ivd2:altsyncram1|ram_block3a4~porta_re_reg        ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.098     ; 14.484     ;
; 5.448 ; riscv_wishbone:cpu|d_cache:M1|altsyncram:altsyncram_component|altsyncram_mot3:auto_generated|altsyncram_lbr2:altsyncram1|ram_block3a14~porta_we_reg ; riscv_wishbone:cpu|i_cache:M0|altsyncram:altsyncram_component|altsyncram_cbc1:auto_generated|altsyncram_ivd2:altsyncram1|ram_block3a2~porta_re_reg        ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.053     ; 14.528     ;
; 5.449 ; riscv_wishbone:cpu|d_cache:M1|altsyncram:altsyncram_component|altsyncram_mot3:auto_generated|altsyncram_lbr2:altsyncram1|ram_block3a9~porta_we_reg  ; riscv_wishbone:cpu|i_cache:M0|altsyncram:altsyncram_component|altsyncram_cbc1:auto_generated|altsyncram_ivd2:altsyncram1|ram_block3a6~porta_re_reg        ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.032     ; 14.548     ;
; 5.453 ; riscv_wishbone:cpu|riscv_cpu_no:cpu1|riscv_fetch:riscv_fetch|instruction_reg[22]                                                                    ; riscv_wishbone:cpu|i_cache:M0|altsyncram:altsyncram_component|altsyncram_cbc1:auto_generated|altsyncram_ivd2:altsyncram1|ram_block3a2~porta_re_reg        ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.112     ; 14.464     ;
; 5.456 ; riscv_wishbone:cpu|riscv_cpu_no:cpu1|riscv_fetch:riscv_fetch|instruction_reg[21]                                                                    ; riscv_wishbone:cpu|i_cache:M0|altsyncram:altsyncram_component|altsyncram_cbc1:auto_generated|altsyncram_ivd2:altsyncram1|ram_block3a6~porta_re_reg        ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.098     ; 14.475     ;
; 5.457 ; riscv_wishbone:cpu|d_cache:M1|altsyncram:altsyncram_component|altsyncram_mot3:auto_generated|altsyncram_lbr2:altsyncram1|ram_block3a14~porta_we_reg ; riscv_wishbone:cpu|i_cache:M0|altsyncram:altsyncram_component|altsyncram_cbc1:auto_generated|altsyncram_ivd2:altsyncram1|ram_block3a12~porta_re_reg       ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.044     ; 14.528     ;
; 5.457 ; riscv_wishbone:cpu|d_cache:M1|altsyncram:altsyncram_component|altsyncram_mot3:auto_generated|altsyncram_lbr2:altsyncram1|ram_block3a9~porta_we_reg  ; riscv_wishbone:cpu|i_cache:M0|altsyncram:altsyncram_component|altsyncram_cbc1:auto_generated|altsyncram_ivd2:altsyncram1|ram_block3a0~porta_re_reg        ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.033     ; 14.539     ;
; 5.462 ; riscv_wishbone:cpu|d_cache:M1|altsyncram:altsyncram_component|altsyncram_mot3:auto_generated|altsyncram_lbr2:altsyncram1|ram_block3a14~porta_we_reg ; riscv_wishbone:cpu|i_cache:M0|altsyncram:altsyncram_component|altsyncram_cbc1:auto_generated|altsyncram_ivd2:altsyncram1|ram_block3a5~porta_re_reg        ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.041     ; 14.526     ;
; 5.462 ; riscv_wishbone:cpu|d_cache:M1|altsyncram:altsyncram_component|altsyncram_mot3:auto_generated|altsyncram_lbr2:altsyncram1|ram_block3a9~porta_we_reg  ; riscv_wishbone:cpu|i_cache:M0|altsyncram:altsyncram_component|altsyncram_cbc1:auto_generated|altsyncram_ivd2:altsyncram1|ram_block3a17~porta_re_reg       ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.048     ; 14.519     ;
; 5.462 ; riscv_wishbone:cpu|riscv_cpu_no:cpu1|riscv_fetch:riscv_fetch|instruction_reg[22]                                                                    ; riscv_wishbone:cpu|i_cache:M0|altsyncram:altsyncram_component|altsyncram_cbc1:auto_generated|altsyncram_ivd2:altsyncram1|ram_block3a12~porta_re_reg       ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.103     ; 14.464     ;
; 5.463 ; riscv_wishbone:cpu|d_cache:M1|altsyncram:altsyncram_component|altsyncram_mot3:auto_generated|altsyncram_lbr2:altsyncram1|ram_block3a9~porta_we_reg  ; riscv_wishbone:cpu|i_cache:M0|altsyncram:altsyncram_component|altsyncram_cbc1:auto_generated|altsyncram_ivd2:altsyncram1|ram_block3a4~porta_re_reg        ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.032     ; 14.534     ;
; 5.464 ; riscv_wishbone:cpu|riscv_cpu_no:cpu1|riscv_fetch:riscv_fetch|instruction_reg[21]                                                                    ; riscv_wishbone:cpu|i_cache:M0|altsyncram:altsyncram_component|altsyncram_cbc1:auto_generated|altsyncram_ivd2:altsyncram1|ram_block3a0~porta_re_reg        ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.099     ; 14.466     ;
; 5.467 ; riscv_wishbone:cpu|riscv_cpu_no:cpu1|riscv_fetch:riscv_fetch|instruction_reg[22]                                                                    ; riscv_wishbone:cpu|i_cache:M0|altsyncram:altsyncram_component|altsyncram_cbc1:auto_generated|altsyncram_ivd2:altsyncram1|ram_block3a5~porta_re_reg        ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.100     ; 14.462     ;
; 5.469 ; riscv_wishbone:cpu|d_cache:M1|altsyncram:altsyncram_component|altsyncram_mot3:auto_generated|altsyncram_lbr2:altsyncram1|ram_block3a9~porta_we_reg  ; riscv_wishbone:cpu|i_cache:M0|altsyncram:altsyncram_component|altsyncram_cbc1:auto_generated|altsyncram_ivd2:altsyncram1|ram_block3a2~porta_re_reg        ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.046     ; 14.514     ;
; 5.469 ; riscv_wishbone:cpu|riscv_cpu_no:cpu1|riscv_fetch:riscv_fetch|instruction_reg[21]                                                                    ; riscv_wishbone:cpu|i_cache:M0|altsyncram:altsyncram_component|altsyncram_cbc1:auto_generated|altsyncram_ivd2:altsyncram1|ram_block3a17~porta_re_reg       ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.114     ; 14.446     ;
; 5.470 ; riscv_wishbone:cpu|riscv_cpu_no:cpu1|riscv_fetch:riscv_fetch|instruction_reg[21]                                                                    ; riscv_wishbone:cpu|i_cache:M0|altsyncram:altsyncram_component|altsyncram_cbc1:auto_generated|altsyncram_ivd2:altsyncram1|ram_block3a4~porta_re_reg        ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.098     ; 14.461     ;
; 5.476 ; riscv_wishbone:cpu|riscv_cpu_no:cpu1|riscv_fetch:riscv_fetch|instruction_reg[21]                                                                    ; riscv_wishbone:cpu|i_cache:M0|altsyncram:altsyncram_component|altsyncram_cbc1:auto_generated|altsyncram_ivd2:altsyncram1|ram_block3a2~porta_re_reg        ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.112     ; 14.441     ;
; 5.478 ; riscv_wishbone:cpu|d_cache:M1|altsyncram:altsyncram_component|altsyncram_mot3:auto_generated|altsyncram_lbr2:altsyncram1|ram_block3a9~porta_we_reg  ; riscv_wishbone:cpu|i_cache:M0|altsyncram:altsyncram_component|altsyncram_cbc1:auto_generated|altsyncram_ivd2:altsyncram1|ram_block3a12~porta_re_reg       ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.037     ; 14.514     ;
; 5.483 ; riscv_wishbone:cpu|d_cache:M1|altsyncram:altsyncram_component|altsyncram_mot3:auto_generated|altsyncram_lbr2:altsyncram1|ram_block3a9~porta_we_reg  ; riscv_wishbone:cpu|i_cache:M0|altsyncram:altsyncram_component|altsyncram_cbc1:auto_generated|altsyncram_ivd2:altsyncram1|ram_block3a5~porta_re_reg        ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.034     ; 14.512     ;
; 5.485 ; riscv_wishbone:cpu|riscv_cpu_no:cpu1|riscv_fetch:riscv_fetch|instruction_reg[21]                                                                    ; riscv_wishbone:cpu|i_cache:M0|altsyncram:altsyncram_component|altsyncram_cbc1:auto_generated|altsyncram_ivd2:altsyncram1|ram_block3a12~porta_re_reg       ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.103     ; 14.441     ;
; 5.490 ; riscv_wishbone:cpu|riscv_cpu_no:cpu1|riscv_fetch:riscv_fetch|instruction_reg[21]                                                                    ; riscv_wishbone:cpu|i_cache:M0|altsyncram:altsyncram_component|altsyncram_cbc1:auto_generated|altsyncram_ivd2:altsyncram1|ram_block3a5~porta_re_reg        ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.100     ; 14.439     ;
; 5.497 ; riscv_wishbone:cpu|riscv_cpu_no:cpu1|riscv_fetch:riscv_fetch|instruction_reg[20]                                                                    ; riscv_wishbone:cpu|i_cache:M0|altsyncram:altsyncram_component|altsyncram_cbc1:auto_generated|altsyncram_ivd2:altsyncram1|ram_block3a6~porta_re_reg        ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.117      ; 14.649     ;
; 5.505 ; riscv_wishbone:cpu|riscv_cpu_no:cpu1|riscv_fetch:riscv_fetch|instruction_reg[20]                                                                    ; riscv_wishbone:cpu|i_cache:M0|altsyncram:altsyncram_component|altsyncram_cbc1:auto_generated|altsyncram_ivd2:altsyncram1|ram_block3a0~porta_re_reg        ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.116      ; 14.640     ;
; 5.510 ; riscv_wishbone:cpu|riscv_cpu_no:cpu1|riscv_fetch:riscv_fetch|instruction_reg[20]                                                                    ; riscv_wishbone:cpu|i_cache:M0|altsyncram:altsyncram_component|altsyncram_cbc1:auto_generated|altsyncram_ivd2:altsyncram1|ram_block3a17~porta_re_reg       ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.101      ; 14.620     ;
; 5.511 ; riscv_wishbone:cpu|riscv_cpu_no:cpu1|riscv_fetch:riscv_fetch|instruction_reg[20]                                                                    ; riscv_wishbone:cpu|i_cache:M0|altsyncram:altsyncram_component|altsyncram_cbc1:auto_generated|altsyncram_ivd2:altsyncram1|ram_block3a4~porta_re_reg        ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.117      ; 14.635     ;
; 5.517 ; riscv_wishbone:cpu|riscv_cpu_no:cpu1|riscv_fetch:riscv_fetch|instruction_reg[20]                                                                    ; riscv_wishbone:cpu|i_cache:M0|altsyncram:altsyncram_component|altsyncram_cbc1:auto_generated|altsyncram_ivd2:altsyncram1|ram_block3a2~porta_re_reg        ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.103      ; 14.615     ;
; 5.520 ; riscv_wishbone:cpu|d_cache:M1|altsyncram:altsyncram_component|altsyncram_mot3:auto_generated|altsyncram_lbr2:altsyncram1|ram_block3a15~porta_we_reg ; riscv_wishbone:cpu|i_cache:M0|altsyncram:altsyncram_component|altsyncram_cbc1:auto_generated|altsyncram_ivd2:altsyncram1|ram_block3a1~porta_re_reg        ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.020     ; 14.489     ;
; 5.526 ; riscv_wishbone:cpu|riscv_cpu_no:cpu1|riscv_fetch:riscv_fetch|instruction_reg[20]                                                                    ; riscv_wishbone:cpu|i_cache:M0|altsyncram:altsyncram_component|altsyncram_cbc1:auto_generated|altsyncram_ivd2:altsyncram1|ram_block3a12~porta_re_reg       ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.112      ; 14.615     ;
; 5.531 ; riscv_wishbone:cpu|riscv_cpu_no:cpu1|riscv_fetch:riscv_fetch|instruction_reg[20]                                                                    ; riscv_wishbone:cpu|i_cache:M0|altsyncram:altsyncram_component|altsyncram_cbc1:auto_generated|altsyncram_ivd2:altsyncram1|ram_block3a5~porta_re_reg        ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.115      ; 14.613     ;
; 5.541 ; riscv_wishbone:cpu|d_cache:M1|altsyncram:altsyncram_component|altsyncram_mot3:auto_generated|altsyncram_lbr2:altsyncram1|ram_block3a2~porta_we_reg  ; riscv_wishbone:cpu|i_cache:M0|altsyncram:altsyncram_component|altsyncram_cbc1:auto_generated|altsyncram_ivd2:altsyncram1|ram_block3a6~porta_re_reg        ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.030     ; 14.458     ;
; 5.549 ; riscv_wishbone:cpu|d_cache:M1|altsyncram:altsyncram_component|altsyncram_mot3:auto_generated|altsyncram_lbr2:altsyncram1|ram_block3a2~porta_we_reg  ; riscv_wishbone:cpu|i_cache:M0|altsyncram:altsyncram_component|altsyncram_cbc1:auto_generated|altsyncram_ivd2:altsyncram1|ram_block3a0~porta_re_reg        ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.031     ; 14.449     ;
; 5.554 ; riscv_wishbone:cpu|d_cache:M1|altsyncram:altsyncram_component|altsyncram_mot3:auto_generated|altsyncram_lbr2:altsyncram1|ram_block3a2~porta_we_reg  ; riscv_wishbone:cpu|i_cache:M0|altsyncram:altsyncram_component|altsyncram_cbc1:auto_generated|altsyncram_ivd2:altsyncram1|ram_block3a17~porta_re_reg       ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.046     ; 14.429     ;
; 5.555 ; riscv_wishbone:cpu|d_cache:M1|altsyncram:altsyncram_component|altsyncram_mot3:auto_generated|altsyncram_lbr2:altsyncram1|ram_block3a2~porta_we_reg  ; riscv_wishbone:cpu|i_cache:M0|altsyncram:altsyncram_component|altsyncram_cbc1:auto_generated|altsyncram_ivd2:altsyncram1|ram_block3a4~porta_re_reg        ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.030     ; 14.444     ;
; 5.561 ; riscv_wishbone:cpu|d_cache:M1|altsyncram:altsyncram_component|altsyncram_mot3:auto_generated|altsyncram_lbr2:altsyncram1|ram_block3a2~porta_we_reg  ; riscv_wishbone:cpu|i_cache:M0|altsyncram:altsyncram_component|altsyncram_cbc1:auto_generated|altsyncram_ivd2:altsyncram1|ram_block3a2~porta_re_reg        ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.044     ; 14.424     ;
; 5.570 ; riscv_wishbone:cpu|d_cache:M1|altsyncram:altsyncram_component|altsyncram_mot3:auto_generated|altsyncram_lbr2:altsyncram1|ram_block3a2~porta_we_reg  ; riscv_wishbone:cpu|i_cache:M0|altsyncram:altsyncram_component|altsyncram_cbc1:auto_generated|altsyncram_ivd2:altsyncram1|ram_block3a12~porta_re_reg       ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.035     ; 14.424     ;
; 5.575 ; riscv_wishbone:cpu|d_cache:M1|altsyncram:altsyncram_component|altsyncram_mot3:auto_generated|altsyncram_lbr2:altsyncram1|ram_block3a2~porta_we_reg  ; riscv_wishbone:cpu|i_cache:M0|altsyncram:altsyncram_component|altsyncram_cbc1:auto_generated|altsyncram_ivd2:altsyncram1|ram_block3a5~porta_re_reg        ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.032     ; 14.422     ;
; 5.628 ; riscv_wishbone:cpu|d_cache:M1|altsyncram:altsyncram_component|altsyncram_mot3:auto_generated|altsyncram_lbr2:altsyncram1|ram_block3a14~porta_we_reg ; riscv_wishbone:cpu|i_cache:M0|altsyncram:altsyncram_component|altsyncram_cbc1:auto_generated|altsyncram_ivd2:altsyncram1|ram_block3a1~porta_re_reg        ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.042     ; 14.359     ;
; 5.633 ; riscv_wishbone:cpu|riscv_cpu_no:cpu1|riscv_fetch:riscv_fetch|instruction_reg[22]                                                                    ; riscv_wishbone:cpu|i_cache:M0|altsyncram:altsyncram_component|altsyncram_cbc1:auto_generated|altsyncram_ivd2:altsyncram1|ram_block3a1~porta_re_reg        ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.101     ; 14.295     ;
; 5.649 ; riscv_wishbone:cpu|d_cache:M1|altsyncram:altsyncram_component|altsyncram_mot3:auto_generated|altsyncram_lbr2:altsyncram1|ram_block3a9~porta_we_reg  ; riscv_wishbone:cpu|i_cache:M0|altsyncram:altsyncram_component|altsyncram_cbc1:auto_generated|altsyncram_ivd2:altsyncram1|ram_block3a1~porta_re_reg        ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.035     ; 14.345     ;
; 5.656 ; riscv_wishbone:cpu|riscv_cpu_no:cpu1|riscv_fetch:riscv_fetch|instruction_reg[21]                                                                    ; riscv_wishbone:cpu|i_cache:M0|altsyncram:altsyncram_component|altsyncram_cbc1:auto_generated|altsyncram_ivd2:altsyncram1|ram_block3a1~porta_re_reg        ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.101     ; 14.272     ;
; 5.663 ; riscv_wishbone:cpu|d_cache:M1|altsyncram:altsyncram_component|altsyncram_mot3:auto_generated|altsyncram_lbr2:altsyncram1|ram_block3a7~porta_we_reg  ; riscv_wishbone:cpu|i_cache:M0|altsyncram:altsyncram_component|altsyncram_cbc1:auto_generated|altsyncram_ivd2:altsyncram1|ram_block3a17~porta_address_reg0 ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.031     ; 14.335     ;
; 5.697 ; riscv_wishbone:cpu|riscv_cpu_no:cpu1|riscv_fetch:riscv_fetch|instruction_reg[20]                                                                    ; riscv_wishbone:cpu|i_cache:M0|altsyncram:altsyncram_component|altsyncram_cbc1:auto_generated|altsyncram_ivd2:altsyncram1|ram_block3a1~porta_re_reg        ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.114      ; 14.446     ;
; 5.741 ; riscv_wishbone:cpu|d_cache:M1|altsyncram:altsyncram_component|altsyncram_mot3:auto_generated|altsyncram_lbr2:altsyncram1|ram_block3a2~porta_we_reg  ; riscv_wishbone:cpu|i_cache:M0|altsyncram:altsyncram_component|altsyncram_cbc1:auto_generated|altsyncram_ivd2:altsyncram1|ram_block3a1~porta_re_reg        ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.033     ; 14.255     ;
; 5.747 ; riscv_wishbone:cpu|d_cache:M1|altsyncram:altsyncram_component|altsyncram_mot3:auto_generated|altsyncram_lbr2:altsyncram1|ram_block3a13~porta_we_reg ; riscv_wishbone:cpu|i_cache:M0|altsyncram:altsyncram_component|altsyncram_cbc1:auto_generated|altsyncram_ivd2:altsyncram1|ram_block3a6~porta_re_reg        ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.028     ; 14.254     ;
; 5.753 ; riscv_wishbone:cpu|d_cache:M1|altsyncram:altsyncram_component|altsyncram_mot3:auto_generated|altsyncram_lbr2:altsyncram1|ram_block3a15~porta_we_reg ; riscv_wishbone:cpu|i_cache:M0|altsyncram:altsyncram_component|altsyncram_cbc1:auto_generated|altsyncram_ivd2:altsyncram1|ram_block3a17~porta_address_reg0 ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.033     ; 14.243     ;
; 5.755 ; riscv_wishbone:cpu|d_cache:M1|altsyncram:altsyncram_component|altsyncram_mot3:auto_generated|altsyncram_lbr2:altsyncram1|ram_block3a13~porta_we_reg ; riscv_wishbone:cpu|i_cache:M0|altsyncram:altsyncram_component|altsyncram_cbc1:auto_generated|altsyncram_ivd2:altsyncram1|ram_block3a0~porta_re_reg        ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.029     ; 14.245     ;
; 5.760 ; riscv_wishbone:cpu|d_cache:M1|altsyncram:altsyncram_component|altsyncram_mot3:auto_generated|altsyncram_lbr2:altsyncram1|ram_block3a13~porta_we_reg ; riscv_wishbone:cpu|i_cache:M0|altsyncram:altsyncram_component|altsyncram_cbc1:auto_generated|altsyncram_ivd2:altsyncram1|ram_block3a17~porta_re_reg       ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.044     ; 14.225     ;
; 5.761 ; riscv_wishbone:cpu|d_cache:M1|altsyncram:altsyncram_component|altsyncram_mot3:auto_generated|altsyncram_lbr2:altsyncram1|ram_block3a13~porta_we_reg ; riscv_wishbone:cpu|i_cache:M0|altsyncram:altsyncram_component|altsyncram_cbc1:auto_generated|altsyncram_ivd2:altsyncram1|ram_block3a4~porta_re_reg        ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.028     ; 14.240     ;
; 5.761 ; riscv_wishbone:cpu|d_cache:M1|altsyncram:altsyncram_component|altsyncram_mot3:auto_generated|altsyncram_lbr2:altsyncram1|ram_block3a12~porta_we_reg ; riscv_wishbone:cpu|i_cache:M0|altsyncram:altsyncram_component|altsyncram_cbc1:auto_generated|altsyncram_ivd2:altsyncram1|ram_block3a6~porta_re_reg        ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.051     ; 14.217     ;
; 5.767 ; riscv_wishbone:cpu|d_cache:M1|altsyncram:altsyncram_component|altsyncram_mot3:auto_generated|altsyncram_lbr2:altsyncram1|ram_block3a13~porta_we_reg ; riscv_wishbone:cpu|i_cache:M0|altsyncram:altsyncram_component|altsyncram_cbc1:auto_generated|altsyncram_ivd2:altsyncram1|ram_block3a2~porta_re_reg        ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.042     ; 14.220     ;
; 5.769 ; riscv_wishbone:cpu|d_cache:M1|altsyncram:altsyncram_component|altsyncram_mot3:auto_generated|altsyncram_lbr2:altsyncram1|ram_block3a12~porta_we_reg ; riscv_wishbone:cpu|i_cache:M0|altsyncram:altsyncram_component|altsyncram_cbc1:auto_generated|altsyncram_ivd2:altsyncram1|ram_block3a0~porta_re_reg        ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.052     ; 14.208     ;
; 5.770 ; riscv_wishbone:cpu|d_cache:M1|altsyncram:altsyncram_component|altsyncram_mot3:auto_generated|altsyncram_lbr2:altsyncram1|ram_block3a7~porta_we_reg  ; riscv_wishbone:cpu|i_cache:M0|altsyncram:altsyncram_component|altsyncram_cbc1:auto_generated|altsyncram_ivd2:altsyncram1|ram_block3a2~porta_address_reg0  ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.029     ; 14.230     ;
; 5.774 ; riscv_wishbone:cpu|d_cache:M1|altsyncram:altsyncram_component|altsyncram_mot3:auto_generated|altsyncram_lbr2:altsyncram1|ram_block3a12~porta_we_reg ; riscv_wishbone:cpu|i_cache:M0|altsyncram:altsyncram_component|altsyncram_cbc1:auto_generated|altsyncram_ivd2:altsyncram1|ram_block3a17~porta_re_reg       ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.067     ; 14.188     ;
; 5.775 ; riscv_wishbone:cpu|d_cache:M1|altsyncram:altsyncram_component|altsyncram_mot3:auto_generated|altsyncram_lbr2:altsyncram1|ram_block3a12~porta_we_reg ; riscv_wishbone:cpu|i_cache:M0|altsyncram:altsyncram_component|altsyncram_cbc1:auto_generated|altsyncram_ivd2:altsyncram1|ram_block3a4~porta_re_reg        ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.051     ; 14.203     ;
; 5.776 ; riscv_wishbone:cpu|d_cache:M1|altsyncram:altsyncram_component|altsyncram_mot3:auto_generated|altsyncram_lbr2:altsyncram1|ram_block3a13~porta_we_reg ; riscv_wishbone:cpu|i_cache:M0|altsyncram:altsyncram_component|altsyncram_cbc1:auto_generated|altsyncram_ivd2:altsyncram1|ram_block3a12~porta_re_reg       ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.033     ; 14.220     ;
; 5.780 ; riscv_wishbone:cpu|d_cache:M1|altsyncram:altsyncram_component|altsyncram_mot3:auto_generated|altsyncram_lbr2:altsyncram1|ram_block3a7~porta_we_reg  ; riscv_wishbone:cpu|i_cache:M0|altsyncram:altsyncram_component|altsyncram_cbc1:auto_generated|altsyncram_ivd2:altsyncram1|ram_block3a12~porta_address_reg0 ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.020     ; 14.229     ;
; 5.781 ; riscv_wishbone:cpu|d_cache:M1|altsyncram:altsyncram_component|altsyncram_mot3:auto_generated|altsyncram_lbr2:altsyncram1|ram_block3a13~porta_we_reg ; riscv_wishbone:cpu|i_cache:M0|altsyncram:altsyncram_component|altsyncram_cbc1:auto_generated|altsyncram_ivd2:altsyncram1|ram_block3a5~porta_re_reg        ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.030     ; 14.218     ;
; 5.781 ; riscv_wishbone:cpu|d_cache:M1|altsyncram:altsyncram_component|altsyncram_mot3:auto_generated|altsyncram_lbr2:altsyncram1|ram_block3a12~porta_we_reg ; riscv_wishbone:cpu|i_cache:M0|altsyncram:altsyncram_component|altsyncram_cbc1:auto_generated|altsyncram_ivd2:altsyncram1|ram_block3a2~porta_re_reg        ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.065     ; 14.183     ;
; 5.787 ; riscv_wishbone:cpu|d_cache:M1|altsyncram:altsyncram_component|altsyncram_mot3:auto_generated|altsyncram_lbr2:altsyncram1|ram_block3a1~porta_we_reg  ; riscv_wishbone:cpu|i_cache:M0|altsyncram:altsyncram_component|altsyncram_cbc1:auto_generated|altsyncram_ivd2:altsyncram1|ram_block3a6~porta_re_reg        ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.032     ; 14.210     ;
; 5.790 ; riscv_wishbone:cpu|d_cache:M1|altsyncram:altsyncram_component|altsyncram_mot3:auto_generated|altsyncram_lbr2:altsyncram1|ram_block3a12~porta_we_reg ; riscv_wishbone:cpu|i_cache:M0|altsyncram:altsyncram_component|altsyncram_cbc1:auto_generated|altsyncram_ivd2:altsyncram1|ram_block3a12~porta_re_reg       ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.056     ; 14.183     ;
; 5.795 ; riscv_wishbone:cpu|d_cache:M1|altsyncram:altsyncram_component|altsyncram_mot3:auto_generated|altsyncram_lbr2:altsyncram1|ram_block3a1~porta_we_reg  ; riscv_wishbone:cpu|i_cache:M0|altsyncram:altsyncram_component|altsyncram_cbc1:auto_generated|altsyncram_ivd2:altsyncram1|ram_block3a0~porta_re_reg        ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.033     ; 14.201     ;
; 5.795 ; riscv_wishbone:cpu|d_cache:M1|altsyncram:altsyncram_component|altsyncram_mot3:auto_generated|altsyncram_lbr2:altsyncram1|ram_block3a12~porta_we_reg ; riscv_wishbone:cpu|i_cache:M0|altsyncram:altsyncram_component|altsyncram_cbc1:auto_generated|altsyncram_ivd2:altsyncram1|ram_block3a5~porta_re_reg        ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.053     ; 14.181     ;
; 5.797 ; riscv_wishbone:cpu|d_cache:M1|altsyncram:altsyncram_component|altsyncram_mot3:auto_generated|altsyncram_lbr2:altsyncram1|ram_block3a7~porta_we_reg  ; riscv_wishbone:cpu|i_cache:M0|altsyncram:altsyncram_component|altsyncram_cbc1:auto_generated|altsyncram_ivd2:altsyncram1|ram_block3a6~porta_address_reg0  ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.015     ; 14.217     ;
; 5.800 ; riscv_wishbone:cpu|d_cache:M1|altsyncram:altsyncram_component|altsyncram_mot3:auto_generated|altsyncram_lbr2:altsyncram1|ram_block3a1~porta_we_reg  ; riscv_wishbone:cpu|i_cache:M0|altsyncram:altsyncram_component|altsyncram_cbc1:auto_generated|altsyncram_ivd2:altsyncram1|ram_block3a17~porta_re_reg       ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.048     ; 14.181     ;
; 5.801 ; riscv_wishbone:cpu|d_cache:M1|altsyncram:altsyncram_component|altsyncram_mot3:auto_generated|altsyncram_lbr2:altsyncram1|ram_block3a1~porta_we_reg  ; riscv_wishbone:cpu|i_cache:M0|altsyncram:altsyncram_component|altsyncram_cbc1:auto_generated|altsyncram_ivd2:altsyncram1|ram_block3a4~porta_re_reg        ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.032     ; 14.196     ;
; 5.802 ; riscv_wishbone:cpu|d_cache:M1|altsyncram:altsyncram_component|altsyncram_mot3:auto_generated|altsyncram_lbr2:altsyncram1|ram_block3a7~porta_we_reg  ; riscv_wishbone:cpu|i_cache:M0|altsyncram:altsyncram_component|altsyncram_cbc1:auto_generated|altsyncram_ivd2:altsyncram1|ram_block3a5~porta_address_reg0  ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.017     ; 14.210     ;
; 5.802 ; riscv_wishbone:cpu|d_cache:M1|altsyncram:altsyncram_component|altsyncram_mot3:auto_generated|altsyncram_lbr2:altsyncram1|ram_block3a10~porta_we_reg ; riscv_wishbone:cpu|i_cache:M0|altsyncram:altsyncram_component|altsyncram_cbc1:auto_generated|altsyncram_ivd2:altsyncram1|ram_block3a6~porta_re_reg        ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.058     ; 14.169     ;
; 5.807 ; riscv_wishbone:cpu|d_cache:M1|altsyncram:altsyncram_component|altsyncram_mot3:auto_generated|altsyncram_lbr2:altsyncram1|ram_block3a1~porta_we_reg  ; riscv_wishbone:cpu|i_cache:M0|altsyncram:altsyncram_component|altsyncram_cbc1:auto_generated|altsyncram_ivd2:altsyncram1|ram_block3a2~porta_re_reg        ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.046     ; 14.176     ;
; 5.810 ; riscv_wishbone:cpu|d_cache:M1|altsyncram:altsyncram_component|altsyncram_mot3:auto_generated|altsyncram_lbr2:altsyncram1|ram_block3a10~porta_we_reg ; riscv_wishbone:cpu|i_cache:M0|altsyncram:altsyncram_component|altsyncram_cbc1:auto_generated|altsyncram_ivd2:altsyncram1|ram_block3a0~porta_re_reg        ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.059     ; 14.160     ;
; 5.813 ; riscv_wishbone:cpu|d_cache:M1|altsyncram:altsyncram_component|altsyncram_mot3:auto_generated|altsyncram_lbr2:altsyncram1|ram_block3a7~porta_we_reg  ; riscv_wishbone:cpu|i_cache:M0|altsyncram:altsyncram_component|altsyncram_cbc1:auto_generated|altsyncram_ivd2:altsyncram1|ram_block3a4~porta_address_reg0  ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.015     ; 14.201     ;
; 5.815 ; riscv_wishbone:cpu|d_cache:M1|altsyncram:altsyncram_component|altsyncram_mot3:auto_generated|altsyncram_lbr2:altsyncram1|ram_block3a10~porta_we_reg ; riscv_wishbone:cpu|i_cache:M0|altsyncram:altsyncram_component|altsyncram_cbc1:auto_generated|altsyncram_ivd2:altsyncram1|ram_block3a17~porta_re_reg       ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.074     ; 14.140     ;
; 5.816 ; riscv_wishbone:cpu|d_cache:M1|altsyncram:altsyncram_component|altsyncram_mot3:auto_generated|altsyncram_lbr2:altsyncram1|ram_block3a1~porta_we_reg  ; riscv_wishbone:cpu|i_cache:M0|altsyncram:altsyncram_component|altsyncram_cbc1:auto_generated|altsyncram_ivd2:altsyncram1|ram_block3a12~porta_re_reg       ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.037     ; 14.176     ;
; 5.816 ; riscv_wishbone:cpu|d_cache:M1|altsyncram:altsyncram_component|altsyncram_mot3:auto_generated|altsyncram_lbr2:altsyncram1|ram_block3a10~porta_we_reg ; riscv_wishbone:cpu|i_cache:M0|altsyncram:altsyncram_component|altsyncram_cbc1:auto_generated|altsyncram_ivd2:altsyncram1|ram_block3a4~porta_re_reg        ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.058     ; 14.155     ;
; 5.821 ; riscv_wishbone:cpu|d_cache:M1|altsyncram:altsyncram_component|altsyncram_mot3:auto_generated|altsyncram_lbr2:altsyncram1|ram_block3a1~porta_we_reg  ; riscv_wishbone:cpu|i_cache:M0|altsyncram:altsyncram_component|altsyncram_cbc1:auto_generated|altsyncram_ivd2:altsyncram1|ram_block3a5~porta_re_reg        ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.034     ; 14.174     ;
; 5.822 ; riscv_wishbone:cpu|d_cache:M1|altsyncram:altsyncram_component|altsyncram_mot3:auto_generated|altsyncram_lbr2:altsyncram1|ram_block3a10~porta_we_reg ; riscv_wishbone:cpu|i_cache:M0|altsyncram:altsyncram_component|altsyncram_cbc1:auto_generated|altsyncram_ivd2:altsyncram1|ram_block3a2~porta_re_reg        ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.072     ; 14.135     ;
; 5.829 ; riscv_wishbone:cpu|d_cache:M1|altsyncram:altsyncram_component|altsyncram_mot3:auto_generated|altsyncram_lbr2:altsyncram1|ram_block3a5~porta_we_reg  ; riscv_wishbone:cpu|i_cache:M0|altsyncram:altsyncram_component|altsyncram_cbc1:auto_generated|altsyncram_ivd2:altsyncram1|ram_block3a6~porta_re_reg        ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.032     ; 14.168     ;
; 5.829 ; riscv_wishbone:cpu|riscv_cpu_no:cpu1|riscv_fetch:riscv_fetch|instruction_reg[23]                                                                    ; riscv_wishbone:cpu|i_cache:M0|altsyncram:altsyncram_component|altsyncram_cbc1:auto_generated|altsyncram_ivd2:altsyncram1|ram_block3a6~porta_re_reg        ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.082     ; 14.118     ;
; 5.831 ; riscv_wishbone:cpu|d_cache:M1|altsyncram:altsyncram_component|altsyncram_mot3:auto_generated|altsyncram_lbr2:altsyncram1|ram_block3a10~porta_we_reg ; riscv_wishbone:cpu|i_cache:M0|altsyncram:altsyncram_component|altsyncram_cbc1:auto_generated|altsyncram_ivd2:altsyncram1|ram_block3a12~porta_re_reg       ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.063     ; 14.135     ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------+----------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                            ; To Node                                                                                                                                     ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 48.108 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][2]                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.445      ; 2.344      ;
; 48.113 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][1]                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.445      ; 2.339      ;
; 48.304 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.446      ; 2.149      ;
; 48.348 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.446      ; 2.105      ;
; 48.543 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.466      ; 1.930      ;
; 48.620 ; riscv_wishbone:cpu|i_cache:M0|altsyncram:altsyncram_component|altsyncram_cbc1:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.436      ; 1.823      ;
; 48.655 ; riscv_wishbone:cpu|d_cache:M1|altsyncram:altsyncram_component|altsyncram_mot3:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.462      ; 1.814      ;
; 48.717 ; riscv_wishbone:cpu|d_cache:M1|altsyncram:altsyncram_component|altsyncram_mot3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[0]                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.462      ; 1.752      ;
; 48.760 ; riscv_wishbone:cpu|i_cache:M0|altsyncram:altsyncram_component|altsyncram_cbc1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[0]                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.436      ; 1.683      ;
; 48.781 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.445      ; 1.671      ;
; 48.883 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.446      ; 1.570      ;
; 48.982 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[1]                                                                                                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.447      ; 1.472      ;
; 49.004 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.446      ; 1.449      ;
; 49.013 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]                                                                                                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.447      ; 1.441      ;
; 49.072 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.447      ; 1.382      ;
; 49.081 ; riscv_wishbone:cpu|d_cache:M1|altsyncram:altsyncram_component|altsyncram_mot3:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.444      ; 1.370      ;
; 49.081 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]                                                                                                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.447      ; 1.373      ;
; 49.139 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[0]                                                                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.446      ; 1.314      ;
; 49.158 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0]                                                                                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.449      ; 1.298      ;
; 49.265 ; riscv_wishbone:cpu|i_cache:M0|altsyncram:altsyncram_component|altsyncram_cbc1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.442      ; 1.184      ;
; 49.311 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]                                                                                                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.445      ; 1.141      ;
; 49.367 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]                                                                                                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.445      ; 1.085      ;
; 49.525 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[0]                                                                                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.445      ; 0.927      ;
; 49.662 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.445      ; 0.790      ;
; 96.103 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                       ; riscv_wishbone:cpu|i_cache:M0|altsyncram:altsyncram_component|altsyncram_cbc1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[22] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.025     ; 3.879      ;
; 96.103 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                       ; riscv_wishbone:cpu|i_cache:M0|altsyncram:altsyncram_component|altsyncram_cbc1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[23] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.025     ; 3.879      ;
; 96.103 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                       ; riscv_wishbone:cpu|i_cache:M0|altsyncram:altsyncram_component|altsyncram_cbc1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[25] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.025     ; 3.879      ;
; 96.103 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                       ; riscv_wishbone:cpu|i_cache:M0|altsyncram:altsyncram_component|altsyncram_cbc1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[26] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.025     ; 3.879      ;
; 96.103 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                       ; riscv_wishbone:cpu|i_cache:M0|altsyncram:altsyncram_component|altsyncram_cbc1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[27] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.025     ; 3.879      ;
; 96.103 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                       ; riscv_wishbone:cpu|i_cache:M0|altsyncram:altsyncram_component|altsyncram_cbc1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[28] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.025     ; 3.879      ;
; 96.103 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                       ; riscv_wishbone:cpu|i_cache:M0|altsyncram:altsyncram_component|altsyncram_cbc1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[29] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.025     ; 3.879      ;
; 96.103 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                       ; riscv_wishbone:cpu|i_cache:M0|altsyncram:altsyncram_component|altsyncram_cbc1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[30] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.025     ; 3.879      ;
; 96.103 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                       ; riscv_wishbone:cpu|i_cache:M0|altsyncram:altsyncram_component|altsyncram_cbc1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[17] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.025     ; 3.879      ;
; 96.103 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                       ; riscv_wishbone:cpu|i_cache:M0|altsyncram:altsyncram_component|altsyncram_cbc1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[18] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.025     ; 3.879      ;
; 96.103 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                       ; riscv_wishbone:cpu|i_cache:M0|altsyncram:altsyncram_component|altsyncram_cbc1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[19] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.025     ; 3.879      ;
; 96.103 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                       ; riscv_wishbone:cpu|i_cache:M0|altsyncram:altsyncram_component|altsyncram_cbc1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[20] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.025     ; 3.879      ;
; 96.103 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                       ; riscv_wishbone:cpu|i_cache:M0|altsyncram:altsyncram_component|altsyncram_cbc1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[21] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.025     ; 3.879      ;
; 96.103 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                       ; riscv_wishbone:cpu|i_cache:M0|altsyncram:altsyncram_component|altsyncram_cbc1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[2]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.025     ; 3.879      ;
; 96.103 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                       ; riscv_wishbone:cpu|i_cache:M0|altsyncram:altsyncram_component|altsyncram_cbc1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[1]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.025     ; 3.879      ;
; 96.103 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                       ; riscv_wishbone:cpu|i_cache:M0|altsyncram:altsyncram_component|altsyncram_cbc1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[24] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.025     ; 3.879      ;
; 96.338 ; riscv_wishbone:cpu|i_cache:M0|altsyncram:altsyncram_component|altsyncram_cbc1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]                                ; riscv_wishbone:cpu|i_cache:M0|altsyncram:altsyncram_component|altsyncram_cbc1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[22] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 3.621      ;
; 96.338 ; riscv_wishbone:cpu|i_cache:M0|altsyncram:altsyncram_component|altsyncram_cbc1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]                                ; riscv_wishbone:cpu|i_cache:M0|altsyncram:altsyncram_component|altsyncram_cbc1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[23] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 3.621      ;
; 96.338 ; riscv_wishbone:cpu|i_cache:M0|altsyncram:altsyncram_component|altsyncram_cbc1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]                                ; riscv_wishbone:cpu|i_cache:M0|altsyncram:altsyncram_component|altsyncram_cbc1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[25] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 3.621      ;
; 96.338 ; riscv_wishbone:cpu|i_cache:M0|altsyncram:altsyncram_component|altsyncram_cbc1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]                                ; riscv_wishbone:cpu|i_cache:M0|altsyncram:altsyncram_component|altsyncram_cbc1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[26] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 3.621      ;
; 96.338 ; riscv_wishbone:cpu|i_cache:M0|altsyncram:altsyncram_component|altsyncram_cbc1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]                                ; riscv_wishbone:cpu|i_cache:M0|altsyncram:altsyncram_component|altsyncram_cbc1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[27] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 3.621      ;
; 96.338 ; riscv_wishbone:cpu|i_cache:M0|altsyncram:altsyncram_component|altsyncram_cbc1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]                                ; riscv_wishbone:cpu|i_cache:M0|altsyncram:altsyncram_component|altsyncram_cbc1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[28] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 3.621      ;
; 96.338 ; riscv_wishbone:cpu|i_cache:M0|altsyncram:altsyncram_component|altsyncram_cbc1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]                                ; riscv_wishbone:cpu|i_cache:M0|altsyncram:altsyncram_component|altsyncram_cbc1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[29] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 3.621      ;
; 96.338 ; riscv_wishbone:cpu|i_cache:M0|altsyncram:altsyncram_component|altsyncram_cbc1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]                                ; riscv_wishbone:cpu|i_cache:M0|altsyncram:altsyncram_component|altsyncram_cbc1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[30] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 3.621      ;
; 96.338 ; riscv_wishbone:cpu|i_cache:M0|altsyncram:altsyncram_component|altsyncram_cbc1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]                                ; riscv_wishbone:cpu|i_cache:M0|altsyncram:altsyncram_component|altsyncram_cbc1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[17] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 3.621      ;
; 96.338 ; riscv_wishbone:cpu|i_cache:M0|altsyncram:altsyncram_component|altsyncram_cbc1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]                                ; riscv_wishbone:cpu|i_cache:M0|altsyncram:altsyncram_component|altsyncram_cbc1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[18] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 3.621      ;
; 96.338 ; riscv_wishbone:cpu|i_cache:M0|altsyncram:altsyncram_component|altsyncram_cbc1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]                                ; riscv_wishbone:cpu|i_cache:M0|altsyncram:altsyncram_component|altsyncram_cbc1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[19] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 3.621      ;
; 96.338 ; riscv_wishbone:cpu|i_cache:M0|altsyncram:altsyncram_component|altsyncram_cbc1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]                                ; riscv_wishbone:cpu|i_cache:M0|altsyncram:altsyncram_component|altsyncram_cbc1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[20] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 3.621      ;
; 96.338 ; riscv_wishbone:cpu|i_cache:M0|altsyncram:altsyncram_component|altsyncram_cbc1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]                                ; riscv_wishbone:cpu|i_cache:M0|altsyncram:altsyncram_component|altsyncram_cbc1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[21] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 3.621      ;
; 96.338 ; riscv_wishbone:cpu|i_cache:M0|altsyncram:altsyncram_component|altsyncram_cbc1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]                                ; riscv_wishbone:cpu|i_cache:M0|altsyncram:altsyncram_component|altsyncram_cbc1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[2]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 3.621      ;
; 96.338 ; riscv_wishbone:cpu|i_cache:M0|altsyncram:altsyncram_component|altsyncram_cbc1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]                                ; riscv_wishbone:cpu|i_cache:M0|altsyncram:altsyncram_component|altsyncram_cbc1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[1]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 3.621      ;
; 96.338 ; riscv_wishbone:cpu|i_cache:M0|altsyncram:altsyncram_component|altsyncram_cbc1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]                                ; riscv_wishbone:cpu|i_cache:M0|altsyncram:altsyncram_component|altsyncram_cbc1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[24] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 3.621      ;
; 96.341 ; riscv_wishbone:cpu|i_cache:M0|altsyncram:altsyncram_component|altsyncram_cbc1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[4]                                ; riscv_wishbone:cpu|i_cache:M0|altsyncram:altsyncram_component|altsyncram_cbc1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[22] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 3.618      ;
; 96.341 ; riscv_wishbone:cpu|i_cache:M0|altsyncram:altsyncram_component|altsyncram_cbc1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[4]                                ; riscv_wishbone:cpu|i_cache:M0|altsyncram:altsyncram_component|altsyncram_cbc1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[23] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 3.618      ;
; 96.341 ; riscv_wishbone:cpu|i_cache:M0|altsyncram:altsyncram_component|altsyncram_cbc1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[4]                                ; riscv_wishbone:cpu|i_cache:M0|altsyncram:altsyncram_component|altsyncram_cbc1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[25] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 3.618      ;
; 96.341 ; riscv_wishbone:cpu|i_cache:M0|altsyncram:altsyncram_component|altsyncram_cbc1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[4]                                ; riscv_wishbone:cpu|i_cache:M0|altsyncram:altsyncram_component|altsyncram_cbc1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[26] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 3.618      ;
; 96.341 ; riscv_wishbone:cpu|i_cache:M0|altsyncram:altsyncram_component|altsyncram_cbc1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[4]                                ; riscv_wishbone:cpu|i_cache:M0|altsyncram:altsyncram_component|altsyncram_cbc1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[27] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 3.618      ;
; 96.341 ; riscv_wishbone:cpu|i_cache:M0|altsyncram:altsyncram_component|altsyncram_cbc1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[4]                                ; riscv_wishbone:cpu|i_cache:M0|altsyncram:altsyncram_component|altsyncram_cbc1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[28] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 3.618      ;
; 96.341 ; riscv_wishbone:cpu|i_cache:M0|altsyncram:altsyncram_component|altsyncram_cbc1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[4]                                ; riscv_wishbone:cpu|i_cache:M0|altsyncram:altsyncram_component|altsyncram_cbc1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[29] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 3.618      ;
; 96.341 ; riscv_wishbone:cpu|i_cache:M0|altsyncram:altsyncram_component|altsyncram_cbc1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[4]                                ; riscv_wishbone:cpu|i_cache:M0|altsyncram:altsyncram_component|altsyncram_cbc1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[30] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 3.618      ;
; 96.341 ; riscv_wishbone:cpu|i_cache:M0|altsyncram:altsyncram_component|altsyncram_cbc1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[4]                                ; riscv_wishbone:cpu|i_cache:M0|altsyncram:altsyncram_component|altsyncram_cbc1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[17] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 3.618      ;
; 96.341 ; riscv_wishbone:cpu|i_cache:M0|altsyncram:altsyncram_component|altsyncram_cbc1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[4]                                ; riscv_wishbone:cpu|i_cache:M0|altsyncram:altsyncram_component|altsyncram_cbc1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[18] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 3.618      ;
; 96.341 ; riscv_wishbone:cpu|i_cache:M0|altsyncram:altsyncram_component|altsyncram_cbc1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[4]                                ; riscv_wishbone:cpu|i_cache:M0|altsyncram:altsyncram_component|altsyncram_cbc1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[19] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 3.618      ;
; 96.341 ; riscv_wishbone:cpu|i_cache:M0|altsyncram:altsyncram_component|altsyncram_cbc1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[4]                                ; riscv_wishbone:cpu|i_cache:M0|altsyncram:altsyncram_component|altsyncram_cbc1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[20] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 3.618      ;
; 96.341 ; riscv_wishbone:cpu|i_cache:M0|altsyncram:altsyncram_component|altsyncram_cbc1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[4]                                ; riscv_wishbone:cpu|i_cache:M0|altsyncram:altsyncram_component|altsyncram_cbc1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[21] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 3.618      ;
; 96.341 ; riscv_wishbone:cpu|i_cache:M0|altsyncram:altsyncram_component|altsyncram_cbc1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[4]                                ; riscv_wishbone:cpu|i_cache:M0|altsyncram:altsyncram_component|altsyncram_cbc1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[2]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 3.618      ;
; 96.341 ; riscv_wishbone:cpu|i_cache:M0|altsyncram:altsyncram_component|altsyncram_cbc1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[4]                                ; riscv_wishbone:cpu|i_cache:M0|altsyncram:altsyncram_component|altsyncram_cbc1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[1]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 3.618      ;
; 96.341 ; riscv_wishbone:cpu|i_cache:M0|altsyncram:altsyncram_component|altsyncram_cbc1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[4]                                ; riscv_wishbone:cpu|i_cache:M0|altsyncram:altsyncram_component|altsyncram_cbc1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[24] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 3.618      ;
; 96.450 ; riscv_wishbone:cpu|i_cache:M0|altsyncram:altsyncram_component|altsyncram_cbc1:auto_generated|altsyncram_ivd2:altsyncram1|ram_block3a0~portb_we_reg                                   ; riscv_wishbone:cpu|i_cache:M0|altsyncram:altsyncram_component|altsyncram_cbc1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[0]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.212     ; 3.345      ;
; 96.454 ; riscv_wishbone:cpu|i_cache:M0|altsyncram:altsyncram_component|altsyncram_cbc1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[5]                                ; riscv_wishbone:cpu|i_cache:M0|altsyncram:altsyncram_component|altsyncram_cbc1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[22] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 3.505      ;
; 96.454 ; riscv_wishbone:cpu|i_cache:M0|altsyncram:altsyncram_component|altsyncram_cbc1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[5]                                ; riscv_wishbone:cpu|i_cache:M0|altsyncram:altsyncram_component|altsyncram_cbc1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[23] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 3.505      ;
; 96.454 ; riscv_wishbone:cpu|i_cache:M0|altsyncram:altsyncram_component|altsyncram_cbc1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[5]                                ; riscv_wishbone:cpu|i_cache:M0|altsyncram:altsyncram_component|altsyncram_cbc1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[25] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 3.505      ;
; 96.454 ; riscv_wishbone:cpu|i_cache:M0|altsyncram:altsyncram_component|altsyncram_cbc1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[5]                                ; riscv_wishbone:cpu|i_cache:M0|altsyncram:altsyncram_component|altsyncram_cbc1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[26] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 3.505      ;
; 96.454 ; riscv_wishbone:cpu|i_cache:M0|altsyncram:altsyncram_component|altsyncram_cbc1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[5]                                ; riscv_wishbone:cpu|i_cache:M0|altsyncram:altsyncram_component|altsyncram_cbc1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[27] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 3.505      ;
; 96.454 ; riscv_wishbone:cpu|i_cache:M0|altsyncram:altsyncram_component|altsyncram_cbc1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[5]                                ; riscv_wishbone:cpu|i_cache:M0|altsyncram:altsyncram_component|altsyncram_cbc1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[28] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 3.505      ;
; 96.454 ; riscv_wishbone:cpu|i_cache:M0|altsyncram:altsyncram_component|altsyncram_cbc1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[5]                                ; riscv_wishbone:cpu|i_cache:M0|altsyncram:altsyncram_component|altsyncram_cbc1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[29] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 3.505      ;
; 96.454 ; riscv_wishbone:cpu|i_cache:M0|altsyncram:altsyncram_component|altsyncram_cbc1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[5]                                ; riscv_wishbone:cpu|i_cache:M0|altsyncram:altsyncram_component|altsyncram_cbc1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[30] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 3.505      ;
; 96.454 ; riscv_wishbone:cpu|i_cache:M0|altsyncram:altsyncram_component|altsyncram_cbc1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[5]                                ; riscv_wishbone:cpu|i_cache:M0|altsyncram:altsyncram_component|altsyncram_cbc1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[17] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 3.505      ;
; 96.454 ; riscv_wishbone:cpu|i_cache:M0|altsyncram:altsyncram_component|altsyncram_cbc1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[5]                                ; riscv_wishbone:cpu|i_cache:M0|altsyncram:altsyncram_component|altsyncram_cbc1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[18] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 3.505      ;
; 96.454 ; riscv_wishbone:cpu|i_cache:M0|altsyncram:altsyncram_component|altsyncram_cbc1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[5]                                ; riscv_wishbone:cpu|i_cache:M0|altsyncram:altsyncram_component|altsyncram_cbc1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[19] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 3.505      ;
; 96.454 ; riscv_wishbone:cpu|i_cache:M0|altsyncram:altsyncram_component|altsyncram_cbc1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[5]                                ; riscv_wishbone:cpu|i_cache:M0|altsyncram:altsyncram_component|altsyncram_cbc1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[20] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 3.505      ;
; 96.454 ; riscv_wishbone:cpu|i_cache:M0|altsyncram:altsyncram_component|altsyncram_cbc1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[5]                                ; riscv_wishbone:cpu|i_cache:M0|altsyncram:altsyncram_component|altsyncram_cbc1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[21] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 3.505      ;
; 96.454 ; riscv_wishbone:cpu|i_cache:M0|altsyncram:altsyncram_component|altsyncram_cbc1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[5]                                ; riscv_wishbone:cpu|i_cache:M0|altsyncram:altsyncram_component|altsyncram_cbc1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[2]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 3.505      ;
; 96.454 ; riscv_wishbone:cpu|i_cache:M0|altsyncram:altsyncram_component|altsyncram_cbc1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[5]                                ; riscv_wishbone:cpu|i_cache:M0|altsyncram:altsyncram_component|altsyncram_cbc1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[1]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 3.505      ;
; 96.454 ; riscv_wishbone:cpu|i_cache:M0|altsyncram:altsyncram_component|altsyncram_cbc1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[5]                                ; riscv_wishbone:cpu|i_cache:M0|altsyncram:altsyncram_component|altsyncram_cbc1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[24] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 3.505      ;
; 96.473 ; riscv_wishbone:cpu|i_cache:M0|altsyncram:altsyncram_component|altsyncram_cbc1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]                                ; riscv_wishbone:cpu|i_cache:M0|altsyncram:altsyncram_component|altsyncram_cbc1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[22] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 3.486      ;
; 96.473 ; riscv_wishbone:cpu|i_cache:M0|altsyncram:altsyncram_component|altsyncram_cbc1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]                                ; riscv_wishbone:cpu|i_cache:M0|altsyncram:altsyncram_component|altsyncram_cbc1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[23] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 3.486      ;
; 96.473 ; riscv_wishbone:cpu|i_cache:M0|altsyncram:altsyncram_component|altsyncram_cbc1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]                                ; riscv_wishbone:cpu|i_cache:M0|altsyncram:altsyncram_component|altsyncram_cbc1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[25] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 3.486      ;
; 96.473 ; riscv_wishbone:cpu|i_cache:M0|altsyncram:altsyncram_component|altsyncram_cbc1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]                                ; riscv_wishbone:cpu|i_cache:M0|altsyncram:altsyncram_component|altsyncram_cbc1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[26] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 3.486      ;
; 96.473 ; riscv_wishbone:cpu|i_cache:M0|altsyncram:altsyncram_component|altsyncram_cbc1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]                                ; riscv_wishbone:cpu|i_cache:M0|altsyncram:altsyncram_component|altsyncram_cbc1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[27] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 3.486      ;
; 96.473 ; riscv_wishbone:cpu|i_cache:M0|altsyncram:altsyncram_component|altsyncram_cbc1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]                                ; riscv_wishbone:cpu|i_cache:M0|altsyncram:altsyncram_component|altsyncram_cbc1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[28] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 3.486      ;
; 96.473 ; riscv_wishbone:cpu|i_cache:M0|altsyncram:altsyncram_component|altsyncram_cbc1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]                                ; riscv_wishbone:cpu|i_cache:M0|altsyncram:altsyncram_component|altsyncram_cbc1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[29] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 3.486      ;
; 96.473 ; riscv_wishbone:cpu|i_cache:M0|altsyncram:altsyncram_component|altsyncram_cbc1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]                                ; riscv_wishbone:cpu|i_cache:M0|altsyncram:altsyncram_component|altsyncram_cbc1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[30] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 3.486      ;
; 96.473 ; riscv_wishbone:cpu|i_cache:M0|altsyncram:altsyncram_component|altsyncram_cbc1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]                                ; riscv_wishbone:cpu|i_cache:M0|altsyncram:altsyncram_component|altsyncram_cbc1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[17] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 3.486      ;
; 96.473 ; riscv_wishbone:cpu|i_cache:M0|altsyncram:altsyncram_component|altsyncram_cbc1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]                                ; riscv_wishbone:cpu|i_cache:M0|altsyncram:altsyncram_component|altsyncram_cbc1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[18] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 3.486      ;
; 96.473 ; riscv_wishbone:cpu|i_cache:M0|altsyncram:altsyncram_component|altsyncram_cbc1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]                                ; riscv_wishbone:cpu|i_cache:M0|altsyncram:altsyncram_component|altsyncram_cbc1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[19] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 3.486      ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'pll_50|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                  ;
+-------+-------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------+----------------------------------------------------+----------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                 ; To Node                                                                                   ; Launch Clock                                       ; Latch Clock                                        ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------+----------------------------------------------------+----------------------------------------------------+--------------+------------+------------+
; 0.180 ; riscv_wishbone:cpu|riscv_cpu_no:cpu1|load_mem_r                                           ; riscv_wishbone:cpu|riscv_cpu_no:cpu1|load_mem_r                                           ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.050      ; 0.314      ;
; 0.181 ; riscv_wishbone:cpu|wshbn_master:wbus|state.idle                                           ; riscv_wishbone:cpu|wshbn_master:wbus|state.idle                                           ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; riscv_wishbone:cpu|riscv_cpu_no:cpu1|riscv_alu:riscv_alu|riscv_div:riscv_div|div_by_zero  ; riscv_wishbone:cpu|riscv_cpu_no:cpu1|riscv_alu:riscv_alu|riscv_div:riscv_div|div_by_zero  ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; riscv_wishbone:cpu|mem_ctrl:mem_controller|wshbn_data_r[0]                                ; riscv_wishbone:cpu|mem_ctrl:mem_controller|wshbn_data_r[0]                                ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; riscv_wishbone:cpu|wshbn_master:wbus|slave_data_r[0]                                      ; riscv_wishbone:cpu|wshbn_master:wbus|slave_data_r[0]                                      ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; riscv_wishbone:cpu|wshbn_master:wbus|state.rd1                                            ; riscv_wishbone:cpu|wshbn_master:wbus|state.rd1                                            ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; riscv_wishbone:cpu|riscv_cpu_no:cpu1|riscv_alu:riscv_alu|riscv_div:riscv_div|state[1]     ; riscv_wishbone:cpu|riscv_cpu_no:cpu1|riscv_alu:riscv_alu|riscv_div:riscv_div|state[1]     ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; riscv_wishbone:cpu|wshbn_timer:SLV1|mtime0[0]                                             ; riscv_wishbone:cpu|wshbn_timer:SLV1|mtime0[0]                                             ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; riscv_wishbone:cpu|wshbn_timer:SLV1|tmr_ctrl[0]                                           ; riscv_wishbone:cpu|wshbn_timer:SLV1|tmr_ctrl[0]                                           ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.182 ; riscv_wishbone:cpu|wshbn_master:wbus|state.c1                                             ; riscv_wishbone:cpu|wshbn_master:wbus|state.c1                                             ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; riscv_wishbone:cpu|riscv_cpu_no:cpu1|riscv_alu:riscv_alu|riscv_div:riscv_div|div_count[5] ; riscv_wishbone:cpu|riscv_cpu_no:cpu1|riscv_alu:riscv_alu|riscv_div:riscv_div|div_count[5] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; riscv_wishbone:cpu|riscv_cpu_no:cpu1|riscv_alu:riscv_alu|riscv_div:riscv_div|div_count[4] ; riscv_wishbone:cpu|riscv_cpu_no:cpu1|riscv_alu:riscv_alu|riscv_div:riscv_div|div_count[4] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; riscv_wishbone:cpu|riscv_cpu_no:cpu1|riscv_alu:riscv_alu|riscv_div:riscv_div|div_count[3] ; riscv_wishbone:cpu|riscv_cpu_no:cpu1|riscv_alu:riscv_alu|riscv_div:riscv_div|div_count[3] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; riscv_wishbone:cpu|riscv_cpu_no:cpu1|riscv_alu:riscv_alu|riscv_div:riscv_div|div_count[2] ; riscv_wishbone:cpu|riscv_cpu_no:cpu1|riscv_alu:riscv_alu|riscv_div:riscv_div|div_count[2] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; riscv_wishbone:cpu|riscv_cpu_no:cpu1|riscv_alu:riscv_alu|riscv_div:riscv_div|div_count[1] ; riscv_wishbone:cpu|riscv_cpu_no:cpu1|riscv_alu:riscv_alu|riscv_div:riscv_div|div_count[1] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; riscv_wishbone:cpu|riscv_cpu_no:cpu1|riscv_alu:riscv_alu|riscv_div:riscv_div|div_count[0] ; riscv_wishbone:cpu|riscv_cpu_no:cpu1|riscv_alu:riscv_alu|riscv_div:riscv_div|div_count[0] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; button_debouncer:debouncer|data_out                                                       ; button_debouncer:debouncer|data_out                                                       ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.183 ; button_debouncer:debouncer|counter[0]                                                     ; button_debouncer:debouncer|counter[0]                                                     ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.307      ;
; 0.189 ; riscv_wishbone:cpu|wshbn_pio:SLV0|r_ack_o                                                 ; riscv_wishbone:cpu|wshbn_pio:SLV0|r_ack_o                                                 ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.314      ;
; 0.189 ; button_debouncer:debouncer|data_in_1                                                      ; button_debouncer:debouncer|data_in_2                                                      ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.314      ;
; 0.189 ; button_debouncer:debouncer|data_in_0                                                      ; button_debouncer:debouncer|data_in_1                                                      ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.314      ;
; 0.190 ; riscv_wishbone:cpu|wshbn_master:wbus|slave_data_r[0]                                      ; riscv_wishbone:cpu|mem_ctrl:mem_controller|wshbn_data_r[0]                                ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.316      ;
; 0.193 ; riscv_wishbone:cpu|riscv_cpu_no:cpu1|riscv_fetch:riscv_fetch|program_counter[6]           ; riscv_wishbone:cpu|riscv_cpu_no:cpu1|riscv_fetch:riscv_fetch|npc[6]                       ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.051      ; 0.328      ;
; 0.198 ; riscv_wishbone:cpu|wshbn_timer:SLV1|tmr_ctrl[0]                                           ; riscv_wishbone:cpu|wshbn_timer:SLV1|mtime0[0]                                             ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.324      ;
; 0.199 ; riscv_wishbone:cpu|riscv_cpu_no:cpu1|riscv_alu:riscv_alu|riscv_div:riscv_div|div_n[10]    ; riscv_wishbone:cpu|riscv_cpu_no:cpu1|riscv_alu:riscv_alu|riscv_div:riscv_div|div_n[11]    ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.324      ;
; 0.199 ; riscv_wishbone:cpu|riscv_cpu_no:cpu1|riscv_alu:riscv_alu|riscv_div:riscv_div|div_n[21]    ; riscv_wishbone:cpu|riscv_cpu_no:cpu1|riscv_alu:riscv_alu|riscv_div:riscv_div|div_n[22]    ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.324      ;
; 0.200 ; riscv_wishbone:cpu|riscv_cpu_no:cpu1|riscv_alu:riscv_alu|riscv_div:riscv_div|div_n[2]     ; riscv_wishbone:cpu|riscv_cpu_no:cpu1|riscv_alu:riscv_alu|riscv_div:riscv_div|div_n[3]     ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.325      ;
; 0.200 ; riscv_wishbone:cpu|riscv_cpu_no:cpu1|riscv_alu:riscv_alu|riscv_div:riscv_div|div_n[16]    ; riscv_wishbone:cpu|riscv_cpu_no:cpu1|riscv_alu:riscv_alu|riscv_div:riscv_div|div_n[17]    ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.325      ;
; 0.200 ; riscv_wishbone:cpu|riscv_cpu_no:cpu1|riscv_alu:riscv_alu|riscv_div:riscv_div|div_n[19]    ; riscv_wishbone:cpu|riscv_cpu_no:cpu1|riscv_alu:riscv_alu|riscv_div:riscv_div|div_n[20]    ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.325      ;
; 0.201 ; riscv_wishbone:cpu|riscv_cpu_no:cpu1|riscv_alu:riscv_alu|riscv_div:riscv_div|div_n[26]    ; riscv_wishbone:cpu|riscv_cpu_no:cpu1|riscv_alu:riscv_alu|riscv_div:riscv_div|div_n[27]    ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.326      ;
; 0.202 ; riscv_wishbone:cpu|riscv_cpu_no:cpu1|riscv_alu:riscv_alu|riscv_div:riscv_div|div_n[5]     ; riscv_wishbone:cpu|riscv_cpu_no:cpu1|riscv_alu:riscv_alu|riscv_div:riscv_div|div_n[6]     ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.327      ;
; 0.202 ; riscv_wishbone:cpu|riscv_cpu_no:cpu1|riscv_alu:riscv_alu|riscv_div:riscv_div|div_n[9]     ; riscv_wishbone:cpu|riscv_cpu_no:cpu1|riscv_alu:riscv_alu|riscv_div:riscv_div|div_n[10]    ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.327      ;
; 0.203 ; riscv_wishbone:cpu|wshbn_master:wbus|state.rd2                                            ; riscv_wishbone:cpu|wshbn_master:wbus|state.idle                                           ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.329      ;
; 0.205 ; riscv_wishbone:cpu|riscv_cpu_no:cpu1|riscv_alu:riscv_alu|riscv_div:riscv_div|state[3]     ; riscv_wishbone:cpu|riscv_cpu_no:cpu1|riscv_alu:riscv_alu|riscv_div:riscv_div|state[0]     ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.332      ;
; 0.206 ; riscv_wishbone:cpu|riscv_cpu_no:cpu1|riscv_alu:riscv_alu|riscv_div:riscv_div|div_n[22]    ; riscv_wishbone:cpu|riscv_cpu_no:cpu1|riscv_alu:riscv_alu|riscv_div:riscv_div|div_n[23]    ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.331      ;
; 0.206 ; riscv_wishbone:cpu|wshbn_master:wbus|state.c1                                             ; riscv_wishbone:cpu|wshbn_master:wbus|state.c2                                             ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.331      ;
; 0.212 ; button_debouncer:debouncer|counter[0]                                                     ; button_debouncer:debouncer|counter[8]                                                     ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.336      ;
; 0.247 ; riscv_wishbone:cpu|interrupt_controller:int_ctrl|state.s0                                 ; riscv_wishbone:cpu|interrupt_controller:int_ctrl|state.s1                                 ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.373      ;
; 0.255 ; button_debouncer:debouncer|data_in_3                                                      ; button_debouncer:debouncer|data_out                                                       ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.380      ;
; 0.258 ; riscv_wishbone:cpu|wshbn_master:wbus|state.rd1                                            ; riscv_wishbone:cpu|wshbn_master:wbus|state.rd2                                            ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.384      ;
; 0.263 ; button_debouncer:debouncer|data_in_2                                                      ; button_debouncer:debouncer|data_in_3                                                      ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.388      ;
; 0.265 ; riscv_wishbone:cpu|wshbn_pio:SLV0|r_ack_o                                                 ; riscv_wishbone:cpu|wshbn_master:wbus|state.c2                                             ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.390      ;
; 0.267 ; riscv_wishbone:cpu|riscv_cpu_no:cpu1|riscv_fetch:riscv_fetch|program_counter[9]           ; riscv_wishbone:cpu|riscv_cpu_no:cpu1|riscv_fetch:riscv_fetch|npc[9]                       ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.051      ; 0.402      ;
; 0.271 ; riscv_wishbone:cpu|riscv_cpu_no:cpu1|riscv_fetch:riscv_fetch|program_counter[8]           ; riscv_wishbone:cpu|riscv_cpu_no:cpu1|riscv_fetch:riscv_fetch|npc[8]                       ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.050      ; 0.405      ;
; 0.298 ; riscv_wishbone:cpu|wshbn_timer:SLV1|mtime0[15]                                            ; riscv_wishbone:cpu|wshbn_timer:SLV1|mtime0[15]                                            ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.424      ;
; 0.299 ; riscv_wishbone:cpu|wshbn_timer:SLV1|mtime0[13]                                            ; riscv_wishbone:cpu|wshbn_timer:SLV1|mtime0[13]                                            ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.425      ;
; 0.299 ; riscv_wishbone:cpu|wshbn_timer:SLV1|mtime0[2]                                             ; riscv_wishbone:cpu|wshbn_timer:SLV1|mtime0[2]                                             ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.425      ;
; 0.299 ; riscv_wishbone:cpu|wshbn_timer:SLV1|mtime0[3]                                             ; riscv_wishbone:cpu|wshbn_timer:SLV1|mtime0[3]                                             ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.425      ;
; 0.299 ; riscv_wishbone:cpu|wshbn_timer:SLV1|mtime0[5]                                             ; riscv_wishbone:cpu|wshbn_timer:SLV1|mtime0[5]                                             ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.425      ;
; 0.299 ; riscv_wishbone:cpu|wshbn_timer:SLV1|mtime0[8]                                             ; riscv_wishbone:cpu|wshbn_timer:SLV1|mtime0[8]                                             ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.425      ;
; 0.300 ; riscv_wishbone:cpu|riscv_cpu_no:cpu1|riscv_alu:riscv_alu|riscv_div:riscv_div|div_d[22]    ; riscv_wishbone:cpu|riscv_cpu_no:cpu1|riscv_alu:riscv_alu|riscv_div:riscv_div|div_d[22]    ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.425      ;
; 0.300 ; riscv_wishbone:cpu|riscv_cpu_no:cpu1|riscv_alu:riscv_alu|riscv_div:riscv_div|div_d[16]    ; riscv_wishbone:cpu|riscv_cpu_no:cpu1|riscv_alu:riscv_alu|riscv_div:riscv_div|div_d[16]    ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.425      ;
; 0.300 ; riscv_wishbone:cpu|riscv_cpu_no:cpu1|riscv_alu:riscv_alu|riscv_div:riscv_div|div_d[31]    ; riscv_wishbone:cpu|riscv_cpu_no:cpu1|riscv_alu:riscv_alu|riscv_div:riscv_div|div_d[31]    ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.425      ;
; 0.300 ; riscv_wishbone:cpu|riscv_cpu_no:cpu1|riscv_alu:riscv_alu|riscv_div:riscv_div|div_d[15]    ; riscv_wishbone:cpu|riscv_cpu_no:cpu1|riscv_alu:riscv_alu|riscv_div:riscv_div|div_d[15]    ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.424      ;
; 0.300 ; riscv_wishbone:cpu|riscv_cpu_no:cpu1|riscv_alu:riscv_alu|riscv_div:riscv_div|div_d[6]     ; riscv_wishbone:cpu|riscv_cpu_no:cpu1|riscv_alu:riscv_alu|riscv_div:riscv_div|div_d[6]     ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.424      ;
; 0.300 ; riscv_wishbone:cpu|riscv_cpu_no:cpu1|riscv_alu:riscv_alu|riscv_div:riscv_div|div_d[0]     ; riscv_wishbone:cpu|riscv_cpu_no:cpu1|riscv_alu:riscv_alu|riscv_div:riscv_div|div_d[0]     ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.424      ;
; 0.300 ; riscv_wishbone:cpu|wshbn_timer:SLV1|mtime0[11]                                            ; riscv_wishbone:cpu|wshbn_timer:SLV1|mtime0[11]                                            ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.426      ;
; 0.300 ; riscv_wishbone:cpu|wshbn_timer:SLV1|mtime0[12]                                            ; riscv_wishbone:cpu|wshbn_timer:SLV1|mtime0[12]                                            ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.426      ;
; 0.300 ; riscv_wishbone:cpu|wshbn_timer:SLV1|mtime0[16]                                            ; riscv_wishbone:cpu|wshbn_timer:SLV1|mtime0[16]                                            ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.425      ;
; 0.300 ; riscv_wishbone:cpu|wshbn_timer:SLV1|mtime0[22]                                            ; riscv_wishbone:cpu|wshbn_timer:SLV1|mtime0[22]                                            ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.425      ;
; 0.300 ; riscv_wishbone:cpu|wshbn_timer:SLV1|mtime0[31]                                            ; riscv_wishbone:cpu|wshbn_timer:SLV1|mtime0[31]                                            ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.425      ;
; 0.300 ; riscv_wishbone:cpu|wshbn_timer:SLV1|mtime0[10]                                            ; riscv_wishbone:cpu|wshbn_timer:SLV1|mtime0[10]                                            ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.426      ;
; 0.300 ; riscv_wishbone:cpu|wshbn_timer:SLV1|mtime0[4]                                             ; riscv_wishbone:cpu|wshbn_timer:SLV1|mtime0[4]                                             ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.426      ;
; 0.301 ; riscv_wishbone:cpu|riscv_cpu_no:cpu1|riscv_alu:riscv_alu|riscv_div:riscv_div|div_d[21]    ; riscv_wishbone:cpu|riscv_cpu_no:cpu1|riscv_alu:riscv_alu|riscv_div:riscv_div|div_d[21]    ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.426      ;
; 0.301 ; riscv_wishbone:cpu|riscv_cpu_no:cpu1|riscv_alu:riscv_alu|riscv_div:riscv_div|div_d[19]    ; riscv_wishbone:cpu|riscv_cpu_no:cpu1|riscv_alu:riscv_alu|riscv_div:riscv_div|div_d[19]    ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.426      ;
; 0.301 ; riscv_wishbone:cpu|riscv_cpu_no:cpu1|riscv_alu:riscv_alu|riscv_div:riscv_div|div_d[24]    ; riscv_wishbone:cpu|riscv_cpu_no:cpu1|riscv_alu:riscv_alu|riscv_div:riscv_div|div_d[24]    ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.426      ;
; 0.301 ; riscv_wishbone:cpu|riscv_cpu_no:cpu1|riscv_alu:riscv_alu|riscv_div:riscv_div|div_d[29]    ; riscv_wishbone:cpu|riscv_cpu_no:cpu1|riscv_alu:riscv_alu|riscv_div:riscv_div|div_d[29]    ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.426      ;
; 0.301 ; riscv_wishbone:cpu|riscv_cpu_no:cpu1|riscv_alu:riscv_alu|riscv_div:riscv_div|div_d[18]    ; riscv_wishbone:cpu|riscv_cpu_no:cpu1|riscv_alu:riscv_alu|riscv_div:riscv_div|div_d[18]    ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.426      ;
; 0.301 ; riscv_wishbone:cpu|riscv_cpu_no:cpu1|riscv_alu:riscv_alu|riscv_div:riscv_div|div_d[30]    ; riscv_wishbone:cpu|riscv_cpu_no:cpu1|riscv_alu:riscv_alu|riscv_div:riscv_div|div_d[30]    ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.426      ;
; 0.301 ; riscv_wishbone:cpu|riscv_cpu_no:cpu1|riscv_alu:riscv_alu|riscv_div:riscv_div|div_d[17]    ; riscv_wishbone:cpu|riscv_cpu_no:cpu1|riscv_alu:riscv_alu|riscv_div:riscv_div|div_d[17]    ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.426      ;
; 0.301 ; riscv_wishbone:cpu|riscv_cpu_no:cpu1|riscv_alu:riscv_alu|riscv_div:riscv_div|div_d[20]    ; riscv_wishbone:cpu|riscv_cpu_no:cpu1|riscv_alu:riscv_alu|riscv_div:riscv_div|div_d[20]    ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.426      ;
; 0.301 ; riscv_wishbone:cpu|riscv_cpu_no:cpu1|riscv_alu:riscv_alu|riscv_div:riscv_div|div_d[27]    ; riscv_wishbone:cpu|riscv_cpu_no:cpu1|riscv_alu:riscv_alu|riscv_div:riscv_div|div_d[27]    ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.426      ;
; 0.301 ; riscv_wishbone:cpu|riscv_cpu_no:cpu1|riscv_alu:riscv_alu|riscv_div:riscv_div|div_d[2]     ; riscv_wishbone:cpu|riscv_cpu_no:cpu1|riscv_alu:riscv_alu|riscv_div:riscv_div|div_d[2]     ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.425      ;
; 0.301 ; riscv_wishbone:cpu|riscv_cpu_no:cpu1|riscv_alu:riscv_alu|riscv_div:riscv_div|div_d[3]     ; riscv_wishbone:cpu|riscv_cpu_no:cpu1|riscv_alu:riscv_alu|riscv_div:riscv_div|div_d[3]     ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.425      ;
; 0.301 ; riscv_wishbone:cpu|riscv_cpu_no:cpu1|riscv_alu:riscv_alu|riscv_div:riscv_div|div_d[5]     ; riscv_wishbone:cpu|riscv_cpu_no:cpu1|riscv_alu:riscv_alu|riscv_div:riscv_div|div_d[5]     ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.425      ;
; 0.301 ; riscv_wishbone:cpu|riscv_cpu_no:cpu1|riscv_alu:riscv_alu|riscv_div:riscv_div|div_d[13]    ; riscv_wishbone:cpu|riscv_cpu_no:cpu1|riscv_alu:riscv_alu|riscv_div:riscv_div|div_d[13]    ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.425      ;
; 0.301 ; riscv_wishbone:cpu|riscv_cpu_no:cpu1|riscv_alu:riscv_alu|riscv_div:riscv_div|div_d[8]     ; riscv_wishbone:cpu|riscv_cpu_no:cpu1|riscv_alu:riscv_alu|riscv_div:riscv_div|div_d[8]     ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.425      ;
; 0.301 ; riscv_wishbone:cpu|riscv_cpu_no:cpu1|riscv_alu:riscv_alu|riscv_div:riscv_div|div_d[14]    ; riscv_wishbone:cpu|riscv_cpu_no:cpu1|riscv_alu:riscv_alu|riscv_div:riscv_div|div_d[14]    ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.425      ;
; 0.301 ; riscv_wishbone:cpu|wshbn_timer:SLV1|mtime0[17]                                            ; riscv_wishbone:cpu|wshbn_timer:SLV1|mtime0[17]                                            ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.426      ;
; 0.301 ; riscv_wishbone:cpu|wshbn_timer:SLV1|mtime0[18]                                            ; riscv_wishbone:cpu|wshbn_timer:SLV1|mtime0[18]                                            ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.426      ;
; 0.301 ; riscv_wishbone:cpu|wshbn_timer:SLV1|mtime0[19]                                            ; riscv_wishbone:cpu|wshbn_timer:SLV1|mtime0[19]                                            ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.426      ;
; 0.301 ; riscv_wishbone:cpu|wshbn_timer:SLV1|mtime0[20]                                            ; riscv_wishbone:cpu|wshbn_timer:SLV1|mtime0[20]                                            ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.426      ;
; 0.301 ; riscv_wishbone:cpu|wshbn_timer:SLV1|mtime0[21]                                            ; riscv_wishbone:cpu|wshbn_timer:SLV1|mtime0[21]                                            ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.426      ;
; 0.301 ; riscv_wishbone:cpu|wshbn_timer:SLV1|mtime0[24]                                            ; riscv_wishbone:cpu|wshbn_timer:SLV1|mtime0[24]                                            ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.426      ;
; 0.301 ; riscv_wishbone:cpu|wshbn_timer:SLV1|mtime0[27]                                            ; riscv_wishbone:cpu|wshbn_timer:SLV1|mtime0[27]                                            ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.426      ;
; 0.301 ; riscv_wishbone:cpu|wshbn_timer:SLV1|mtime0[29]                                            ; riscv_wishbone:cpu|wshbn_timer:SLV1|mtime0[29]                                            ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.426      ;
; 0.301 ; riscv_wishbone:cpu|wshbn_timer:SLV1|mtime0[30]                                            ; riscv_wishbone:cpu|wshbn_timer:SLV1|mtime0[30]                                            ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.426      ;
; 0.301 ; riscv_wishbone:cpu|wshbn_timer:SLV1|mtime0[9]                                             ; riscv_wishbone:cpu|wshbn_timer:SLV1|mtime0[9]                                             ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.427      ;
; 0.302 ; riscv_wishbone:cpu|riscv_cpu_no:cpu1|riscv_alu:riscv_alu|riscv_div:riscv_div|div_d[23]    ; riscv_wishbone:cpu|riscv_cpu_no:cpu1|riscv_alu:riscv_alu|riscv_div:riscv_div|div_d[23]    ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.427      ;
; 0.302 ; riscv_wishbone:cpu|riscv_cpu_no:cpu1|riscv_alu:riscv_alu|riscv_div:riscv_div|div_d[25]    ; riscv_wishbone:cpu|riscv_cpu_no:cpu1|riscv_alu:riscv_alu|riscv_div:riscv_div|div_d[25]    ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.427      ;
; 0.302 ; riscv_wishbone:cpu|riscv_cpu_no:cpu1|riscv_alu:riscv_alu|riscv_div:riscv_div|div_d[28]    ; riscv_wishbone:cpu|riscv_cpu_no:cpu1|riscv_alu:riscv_alu|riscv_div:riscv_div|div_d[28]    ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.427      ;
; 0.302 ; riscv_wishbone:cpu|riscv_cpu_no:cpu1|riscv_alu:riscv_alu|riscv_div:riscv_div|div_d[26]    ; riscv_wishbone:cpu|riscv_cpu_no:cpu1|riscv_alu:riscv_alu|riscv_div:riscv_div|div_d[26]    ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.427      ;
; 0.302 ; riscv_wishbone:cpu|riscv_cpu_no:cpu1|riscv_alu:riscv_alu|riscv_div:riscv_div|div_d[10]    ; riscv_wishbone:cpu|riscv_cpu_no:cpu1|riscv_alu:riscv_alu|riscv_div:riscv_div|div_d[10]    ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.426      ;
; 0.302 ; riscv_wishbone:cpu|riscv_cpu_no:cpu1|riscv_alu:riscv_alu|riscv_div:riscv_div|div_d[11]    ; riscv_wishbone:cpu|riscv_cpu_no:cpu1|riscv_alu:riscv_alu|riscv_div:riscv_div|div_d[11]    ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.426      ;
; 0.302 ; riscv_wishbone:cpu|riscv_cpu_no:cpu1|riscv_alu:riscv_alu|riscv_div:riscv_div|div_d[12]    ; riscv_wishbone:cpu|riscv_cpu_no:cpu1|riscv_alu:riscv_alu|riscv_div:riscv_div|div_d[12]    ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.426      ;
; 0.302 ; riscv_wishbone:cpu|riscv_cpu_no:cpu1|riscv_alu:riscv_alu|riscv_div:riscv_div|div_d[7]     ; riscv_wishbone:cpu|riscv_cpu_no:cpu1|riscv_alu:riscv_alu|riscv_div:riscv_div|div_d[7]     ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.426      ;
; 0.302 ; riscv_wishbone:cpu|riscv_cpu_no:cpu1|riscv_alu:riscv_alu|riscv_div:riscv_div|div_d[4]     ; riscv_wishbone:cpu|riscv_cpu_no:cpu1|riscv_alu:riscv_alu|riscv_div:riscv_div|div_d[4]     ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.426      ;
; 0.302 ; riscv_wishbone:cpu|riscv_cpu_no:cpu1|riscv_alu:riscv_alu|riscv_div:riscv_div|div_d[1]     ; riscv_wishbone:cpu|riscv_cpu_no:cpu1|riscv_alu:riscv_alu|riscv_div:riscv_div|div_d[1]     ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.426      ;
; 0.302 ; riscv_wishbone:cpu|wshbn_timer:SLV1|mtime0[23]                                            ; riscv_wishbone:cpu|wshbn_timer:SLV1|mtime0[23]                                            ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.427      ;
; 0.302 ; riscv_wishbone:cpu|wshbn_timer:SLV1|mtime0[25]                                            ; riscv_wishbone:cpu|wshbn_timer:SLV1|mtime0[25]                                            ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.427      ;
+-------+-------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------+----------------------------------------------------+----------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                            ; To Node                                                                                                                                                                              ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 0.182 ; riscv_wishbone:cpu|i_cache:M0|altsyncram:altsyncram_component|altsyncram_cbc1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[1]                                ; riscv_wishbone:cpu|i_cache:M0|altsyncram:altsyncram_component|altsyncram_cbc1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[1]                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; riscv_wishbone:cpu|i_cache:M0|altsyncram:altsyncram_component|altsyncram_cbc1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0]                                ; riscv_wishbone:cpu|i_cache:M0|altsyncram:altsyncram_component|altsyncram_cbc1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0]                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; riscv_wishbone:cpu|i_cache:M0|altsyncram:altsyncram_component|altsyncram_cbc1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]                                ; riscv_wishbone:cpu|i_cache:M0|altsyncram:altsyncram_component|altsyncram_cbc1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; riscv_wishbone:cpu|i_cache:M0|altsyncram:altsyncram_component|altsyncram_cbc1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[5]                                ; riscv_wishbone:cpu|i_cache:M0|altsyncram:altsyncram_component|altsyncram_cbc1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[5]                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; riscv_wishbone:cpu|i_cache:M0|altsyncram:altsyncram_component|altsyncram_cbc1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]                                ; riscv_wishbone:cpu|i_cache:M0|altsyncram:altsyncram_component|altsyncram_cbc1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; riscv_wishbone:cpu|i_cache:M0|altsyncram:altsyncram_component|altsyncram_cbc1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[4]                                ; riscv_wishbone:cpu|i_cache:M0|altsyncram:altsyncram_component|altsyncram_cbc1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[4]                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]                                                                                                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]                                                                                                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; riscv_wishbone:cpu|i_cache:M0|altsyncram:altsyncram_component|altsyncram_cbc1:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out                                                ; riscv_wishbone:cpu|i_cache:M0|altsyncram:altsyncram_component|altsyncram_cbc1:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; riscv_wishbone:cpu|i_cache:M0|altsyncram:altsyncram_component|altsyncram_cbc1:auto_generated|sld_mod_ram_rom:mgl_prim2|is_in_use_reg                                                 ; riscv_wishbone:cpu|i_cache:M0|altsyncram:altsyncram_component|altsyncram_cbc1:auto_generated|sld_mod_ram_rom:mgl_prim2|is_in_use_reg                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.307      ;
; 0.183 ; riscv_wishbone:cpu|d_cache:M1|altsyncram:altsyncram_component|altsyncram_mot3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[1]                                ; riscv_wishbone:cpu|d_cache:M1|altsyncram:altsyncram_component|altsyncram_mot3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[1]                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; riscv_wishbone:cpu|d_cache:M1|altsyncram:altsyncram_component|altsyncram_mot3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]                                ; riscv_wishbone:cpu|d_cache:M1|altsyncram:altsyncram_component|altsyncram_mot3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; riscv_wishbone:cpu|d_cache:M1|altsyncram:altsyncram_component|altsyncram_mot3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]                                ; riscv_wishbone:cpu|d_cache:M1|altsyncram:altsyncram_component|altsyncram_mot3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; riscv_wishbone:cpu|d_cache:M1|altsyncram:altsyncram_component|altsyncram_mot3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[4]                                ; riscv_wishbone:cpu|d_cache:M1|altsyncram:altsyncram_component|altsyncram_mot3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[4]                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; riscv_wishbone:cpu|d_cache:M1|altsyncram:altsyncram_component|altsyncram_mot3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[5]                                ; riscv_wishbone:cpu|d_cache:M1|altsyncram:altsyncram_component|altsyncram_mot3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[5]                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; riscv_wishbone:cpu|d_cache:M1|altsyncram:altsyncram_component|altsyncram_mot3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0]                                ; riscv_wishbone:cpu|d_cache:M1|altsyncram:altsyncram_component|altsyncram_mot3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0]                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[13]                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[13]                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[11]                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[11]                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                                                                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; riscv_wishbone:cpu|d_cache:M1|altsyncram:altsyncram_component|altsyncram_mot3:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out                                                ; riscv_wishbone:cpu|d_cache:M1|altsyncram:altsyncram_component|altsyncram_mot3:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; riscv_wishbone:cpu|d_cache:M1|altsyncram:altsyncram_component|altsyncram_mot3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[0]                                           ; riscv_wishbone:cpu|d_cache:M1|altsyncram:altsyncram_component|altsyncram_mot3:auto_generated|altsyncram_lbr2:altsyncram1|ram_block3a0~portb_datain_reg0                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.223      ; 0.510      ;
; 0.183 ; riscv_wishbone:cpu|d_cache:M1|altsyncram:altsyncram_component|altsyncram_mot3:auto_generated|sld_mod_ram_rom:mgl_prim2|is_in_use_reg                                                 ; riscv_wishbone:cpu|d_cache:M1|altsyncram:altsyncram_component|altsyncram_mot3:auto_generated|sld_mod_ram_rom:mgl_prim2|is_in_use_reg                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[1]                                                                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[1]                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[6]                                                                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[6]                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.307      ;
; 0.187 ; riscv_wishbone:cpu|i_cache:M0|altsyncram:altsyncram_component|altsyncram_cbc1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[20]                                          ; riscv_wishbone:cpu|i_cache:M0|altsyncram:altsyncram_component|altsyncram_cbc1:auto_generated|altsyncram_ivd2:altsyncram1|ram_block3a17~portb_datain_reg0                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.189      ; 0.480      ;
; 0.188 ; riscv_wishbone:cpu|i_cache:M0|altsyncram:altsyncram_component|altsyncram_cbc1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[1] ; riscv_wishbone:cpu|i_cache:M0|altsyncram:altsyncram_component|altsyncram_cbc1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.313      ;
; 0.188 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][2]                                                                                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][2]                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.313      ;
; 0.188 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][4]                                                                                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.313      ;
; 0.188 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[3]                                                                                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[2]                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.313      ;
; 0.189 ; riscv_wishbone:cpu|i_cache:M0|altsyncram:altsyncram_component|altsyncram_cbc1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[2] ; riscv_wishbone:cpu|i_cache:M0|altsyncram:altsyncram_component|altsyncram_cbc1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[1] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.314      ;
; 0.189 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][3]                                                                                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][3]                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.314      ;
; 0.189 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][4]                                                                                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][4]                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.314      ;
; 0.189 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][3]                                                                                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.314      ;
; 0.189 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][2]                                                                                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.314      ;
; 0.189 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.314      ;
; 0.190 ; riscv_wishbone:cpu|i_cache:M0|altsyncram:altsyncram_component|altsyncram_cbc1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[3] ; riscv_wishbone:cpu|i_cache:M0|altsyncram:altsyncram_component|altsyncram_cbc1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[2] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.315      ;
; 0.190 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][1]                                                                                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.315      ;
; 0.190 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[13]                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[14]                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.314      ;
; 0.191 ; riscv_wishbone:cpu|d_cache:M1|altsyncram:altsyncram_component|altsyncram_mot3:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[2] ; riscv_wishbone:cpu|d_cache:M1|altsyncram:altsyncram_component|altsyncram_mot3:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[1] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.316      ;
; 0.191 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[3]                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.316      ;
; 0.191 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.316      ;
; 0.192 ; riscv_wishbone:cpu|d_cache:M1|altsyncram:altsyncram_component|altsyncram_mot3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[3]                                           ; riscv_wishbone:cpu|d_cache:M1|altsyncram:altsyncram_component|altsyncram_mot3:auto_generated|altsyncram_lbr2:altsyncram1|ram_block3a3~portb_datain_reg0                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.184      ; 0.480      ;
; 0.192 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[2]                                                                                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[1]                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.317      ;
; 0.192 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4]                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3]                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.317      ;
; 0.192 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.317      ;
; 0.192 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.317      ;
; 0.193 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[12]                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[15]                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.317      ;
; 0.193 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[10]                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[12]                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.317      ;
; 0.193 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[5]                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4]                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.318      ;
; 0.193 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[8]                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7]                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.318      ;
; 0.194 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7]                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[6]                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.319      ;
; 0.194 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[2]                                                                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.318      ;
; 0.195 ; riscv_wishbone:cpu|d_cache:M1|altsyncram:altsyncram_component|altsyncram_mot3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[18]                                          ; riscv_wishbone:cpu|d_cache:M1|altsyncram:altsyncram_component|altsyncram_mot3:auto_generated|altsyncram_lbr2:altsyncram1|ram_block3a2~portb_datain_reg0                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.184      ; 0.483      ;
; 0.195 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[9]                                                                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[10]                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.319      ;
; 0.195 ; riscv_wishbone:cpu|i_cache:M0|altsyncram:altsyncram_component|altsyncram_cbc1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[11]                                          ; riscv_wishbone:cpu|i_cache:M0|altsyncram:altsyncram_component|altsyncram_cbc1:auto_generated|altsyncram_ivd2:altsyncram1|ram_block3a4~portb_datain_reg0                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.213      ; 0.512      ;
; 0.195 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[9]                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[8]                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.320      ;
; 0.196 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.321      ;
; 0.196 ; riscv_wishbone:cpu|i_cache:M0|altsyncram:altsyncram_component|altsyncram_cbc1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[9]                                           ; riscv_wishbone:cpu|i_cache:M0|altsyncram:altsyncram_component|altsyncram_cbc1:auto_generated|altsyncram_ivd2:altsyncram1|ram_block3a4~portb_datain_reg0                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.213      ; 0.513      ;
; 0.196 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[12]                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[13]                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.320      ;
; 0.196 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[10]                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[11]                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.320      ;
; 0.198 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[9]                                                                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.322      ;
; 0.199 ; riscv_wishbone:cpu|i_cache:M0|altsyncram:altsyncram_component|altsyncram_cbc1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[9]                                           ; riscv_wishbone:cpu|i_cache:M0|altsyncram:altsyncram_component|altsyncram_cbc1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[8]                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.325      ;
; 0.199 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.324      ;
; 0.200 ; riscv_wishbone:cpu|i_cache:M0|altsyncram:altsyncram_component|altsyncram_cbc1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[2]                                           ; riscv_wishbone:cpu|i_cache:M0|altsyncram:altsyncram_component|altsyncram_cbc1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[1]                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.326      ;
; 0.200 ; riscv_wishbone:cpu|i_cache:M0|altsyncram:altsyncram_component|altsyncram_cbc1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[15]                                          ; riscv_wishbone:cpu|i_cache:M0|altsyncram:altsyncram_component|altsyncram_cbc1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[14]                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.326      ;
; 0.200 ; riscv_wishbone:cpu|d_cache:M1|altsyncram:altsyncram_component|altsyncram_mot3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[11]                                          ; riscv_wishbone:cpu|d_cache:M1|altsyncram:altsyncram_component|altsyncram_mot3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[11]                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.325      ;
; 0.200 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][3]                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.325      ;
; 0.200 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][0]                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.325      ;
; 0.200 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][2]                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.325      ;
; 0.200 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[7]                                                                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.324      ;
; 0.201 ; riscv_wishbone:cpu|i_cache:M0|altsyncram:altsyncram_component|altsyncram_cbc1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[19]                                          ; riscv_wishbone:cpu|i_cache:M0|altsyncram:altsyncram_component|altsyncram_cbc1:auto_generated|altsyncram_ivd2:altsyncram1|ram_block3a17~portb_datain_reg0                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.189      ; 0.494      ;
; 0.201 ; riscv_wishbone:cpu|d_cache:M1|altsyncram:altsyncram_component|altsyncram_mot3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[11]                                          ; riscv_wishbone:cpu|d_cache:M1|altsyncram:altsyncram_component|altsyncram_mot3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[10]                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.325      ;
; 0.201 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][3]                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][3]                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.326      ;
; 0.201 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][4]                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][4]                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.326      ;
; 0.201 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[1]                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.326      ;
; 0.201 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[6]                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[5]                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.326      ;
; 0.202 ; riscv_wishbone:cpu|d_cache:M1|altsyncram:altsyncram_component|altsyncram_mot3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[24]                                          ; riscv_wishbone:cpu|d_cache:M1|altsyncram:altsyncram_component|altsyncram_mot3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[23]                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.327      ;
; 0.202 ; riscv_wishbone:cpu|d_cache:M1|altsyncram:altsyncram_component|altsyncram_mot3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[27]                                          ; riscv_wishbone:cpu|d_cache:M1|altsyncram:altsyncram_component|altsyncram_mot3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[26]                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.326      ;
; 0.202 ; riscv_wishbone:cpu|d_cache:M1|altsyncram:altsyncram_component|altsyncram_mot3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[22]                                          ; riscv_wishbone:cpu|d_cache:M1|altsyncram:altsyncram_component|altsyncram_mot3:auto_generated|altsyncram_lbr2:altsyncram1|ram_block3a14~portb_datain_reg0                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.184      ; 0.490      ;
; 0.203 ; riscv_wishbone:cpu|d_cache:M1|altsyncram:altsyncram_component|altsyncram_mot3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[13]                                          ; riscv_wishbone:cpu|d_cache:M1|altsyncram:altsyncram_component|altsyncram_mot3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[12]                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.328      ;
; 0.203 ; riscv_wishbone:cpu|d_cache:M1|altsyncram:altsyncram_component|altsyncram_mot3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[29]                                          ; riscv_wishbone:cpu|d_cache:M1|altsyncram:altsyncram_component|altsyncram_mot3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[28]                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.327      ;
; 0.203 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][1]                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][1]                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.328      ;
; 0.204 ; riscv_wishbone:cpu|d_cache:M1|altsyncram:altsyncram_component|altsyncram_mot3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[8]                                           ; riscv_wishbone:cpu|d_cache:M1|altsyncram:altsyncram_component|altsyncram_mot3:auto_generated|altsyncram_lbr2:altsyncram1|ram_block3a8~portb_datain_reg0                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.185      ; 0.493      ;
; 0.204 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][2]                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][2]                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.329      ;
; 0.205 ; riscv_wishbone:cpu|i_cache:M0|altsyncram:altsyncram_component|altsyncram_cbc1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[2]                                           ; riscv_wishbone:cpu|i_cache:M0|altsyncram:altsyncram_component|altsyncram_cbc1:auto_generated|altsyncram_ivd2:altsyncram1|ram_block3a2~portb_datain_reg0                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.191      ; 0.500      ;
; 0.206 ; riscv_wishbone:cpu|i_cache:M0|altsyncram:altsyncram_component|altsyncram_cbc1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[28]                                          ; riscv_wishbone:cpu|i_cache:M0|altsyncram:altsyncram_component|altsyncram_cbc1:auto_generated|altsyncram_ivd2:altsyncram1|ram_block3a2~portb_datain_reg0                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.191      ; 0.501      ;
; 0.206 ; riscv_wishbone:cpu|i_cache:M0|altsyncram:altsyncram_component|altsyncram_cbc1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[30]                                          ; riscv_wishbone:cpu|i_cache:M0|altsyncram:altsyncram_component|altsyncram_cbc1:auto_generated|altsyncram_ivd2:altsyncram1|ram_block3a2~portb_datain_reg0                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.191      ; 0.501      ;
; 0.208 ; riscv_wishbone:cpu|d_cache:M1|altsyncram:altsyncram_component|altsyncram_mot3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[2]                                           ; riscv_wishbone:cpu|d_cache:M1|altsyncram:altsyncram_component|altsyncram_mot3:auto_generated|altsyncram_lbr2:altsyncram1|ram_block3a2~portb_datain_reg0                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.184      ; 0.496      ;
; 0.210 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[5]                                                                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[6]                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.334      ;
; 0.211 ; riscv_wishbone:cpu|d_cache:M1|altsyncram:altsyncram_component|altsyncram_mot3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[13]                                          ; riscv_wishbone:cpu|d_cache:M1|altsyncram:altsyncram_component|altsyncram_mot3:auto_generated|altsyncram_lbr2:altsyncram1|ram_block3a13~portb_datain_reg0                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.186      ; 0.501      ;
; 0.212 ; riscv_wishbone:cpu|i_cache:M0|altsyncram:altsyncram_component|altsyncram_cbc1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[29]                                          ; riscv_wishbone:cpu|i_cache:M0|altsyncram:altsyncram_component|altsyncram_cbc1:auto_generated|altsyncram_ivd2:altsyncram1|ram_block3a2~portb_datain_reg0                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.191      ; 0.507      ;
; 0.212 ; riscv_wishbone:cpu|i_cache:M0|altsyncram:altsyncram_component|altsyncram_cbc1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[18]                                          ; riscv_wishbone:cpu|i_cache:M0|altsyncram:altsyncram_component|altsyncram_cbc1:auto_generated|altsyncram_ivd2:altsyncram1|ram_block3a17~portb_datain_reg0                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.189      ; 0.505      ;
; 0.214 ; riscv_wishbone:cpu|i_cache:M0|altsyncram:altsyncram_component|altsyncram_cbc1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[10]                                          ; riscv_wishbone:cpu|i_cache:M0|altsyncram:altsyncram_component|altsyncram_cbc1:auto_generated|altsyncram_ivd2:altsyncram1|ram_block3a4~portb_datain_reg0                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.213      ; 0.531      ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'pll_50|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                     ;
+--------+--------------------------------------------------------------------------+----------------------------------------------------------------------------------+----------------------------------------------------+----------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                ; To Node                                                                          ; Launch Clock                                       ; Latch Clock                                        ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------+----------------------------------------------------------------------------------+----------------------------------------------------+----------------------------------------------------+--------------+------------+------------+
; 16.758 ; riscv_wishbone:cpu|riscv_cpu_no:cpu1|riscv_fetch:riscv_fetch|state.ready ; riscv_wishbone:cpu|riscv_cpu_no:cpu1|riscv_fetch:riscv_fetch|program_counter[16] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.245     ; 3.004      ;
; 16.758 ; riscv_wishbone:cpu|riscv_cpu_no:cpu1|riscv_fetch:riscv_fetch|state.ready ; riscv_wishbone:cpu|riscv_cpu_no:cpu1|riscv_fetch:riscv_fetch|program_counter[27] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.245     ; 3.004      ;
; 16.758 ; riscv_wishbone:cpu|riscv_cpu_no:cpu1|riscv_fetch:riscv_fetch|state.ready ; riscv_wishbone:cpu|riscv_cpu_no:cpu1|riscv_fetch:riscv_fetch|npc[15]             ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.245     ; 3.004      ;
; 16.953 ; riscv_wishbone:cpu|riscv_cpu_no:cpu1|riscv_fetch:riscv_fetch|state.ready ; riscv_wishbone:cpu|riscv_cpu_no:cpu1|riscv_fetch:riscv_fetch|program_counter[17] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.050     ; 3.004      ;
; 16.953 ; riscv_wishbone:cpu|riscv_cpu_no:cpu1|riscv_fetch:riscv_fetch|state.ready ; riscv_wishbone:cpu|riscv_cpu_no:cpu1|riscv_fetch:riscv_fetch|program_counter[15] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.050     ; 3.004      ;
; 16.953 ; riscv_wishbone:cpu|riscv_cpu_no:cpu1|riscv_fetch:riscv_fetch|state.ready ; riscv_wishbone:cpu|riscv_cpu_no:cpu1|riscv_fetch:riscv_fetch|program_counter[18] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.050     ; 3.004      ;
; 16.953 ; button_debouncer:debouncer|data_out                                      ; riscv_wishbone:cpu|wshbn_timer:SLV1|mtime0cmp[5]                                 ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.045     ; 3.009      ;
; 16.953 ; button_debouncer:debouncer|data_out                                      ; riscv_wishbone:cpu|wshbn_timer:SLV1|mtime0cmp[7]                                 ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.045     ; 3.009      ;
; 16.953 ; button_debouncer:debouncer|data_out                                      ; riscv_wishbone:cpu|wshbn_timer:SLV1|mtime0cmp[10]                                ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.045     ; 3.009      ;
; 16.953 ; button_debouncer:debouncer|data_out                                      ; riscv_wishbone:cpu|wshbn_timer:SLV1|mtime0cmp[12]                                ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.045     ; 3.009      ;
; 16.953 ; button_debouncer:debouncer|data_out                                      ; riscv_wishbone:cpu|wshbn_timer:SLV1|mtime0cmp[13]                                ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.045     ; 3.009      ;
; 16.953 ; button_debouncer:debouncer|data_out                                      ; riscv_wishbone:cpu|interrupt_controller:int_ctrl|state.s0                        ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.042     ; 3.012      ;
; 16.953 ; button_debouncer:debouncer|data_out                                      ; riscv_wishbone:cpu|interrupt_controller:int_ctrl|state.s1                        ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.042     ; 3.012      ;
; 16.954 ; button_debouncer:debouncer|data_out                                      ; riscv_wishbone:cpu|riscv_cpu_no:cpu1|alu_reg[17]                                 ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.044     ; 3.009      ;
; 16.954 ; button_debouncer:debouncer|data_out                                      ; riscv_wishbone:cpu|riscv_cpu_no:cpu1|alu_reg[23]                                 ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.044     ; 3.009      ;
; 16.954 ; button_debouncer:debouncer|data_out                                      ; riscv_wishbone:cpu|riscv_cpu_no:cpu1|riscv_regfile:riscv_regfile|regfile[19][1]  ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.025     ; 3.028      ;
; 16.954 ; button_debouncer:debouncer|data_out                                      ; riscv_wishbone:cpu|riscv_cpu_no:cpu1|riscv_regfile:riscv_regfile|regfile[16][1]  ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.025     ; 3.028      ;
; 16.954 ; button_debouncer:debouncer|data_out                                      ; riscv_wishbone:cpu|riscv_cpu_no:cpu1|riscv_regfile:riscv_regfile|regfile[20][1]  ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.027     ; 3.026      ;
; 16.954 ; button_debouncer:debouncer|data_out                                      ; riscv_wishbone:cpu|riscv_cpu_no:cpu1|riscv_regfile:riscv_regfile|regfile[22][1]  ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.027     ; 3.026      ;
; 16.954 ; button_debouncer:debouncer|data_out                                      ; riscv_wishbone:cpu|riscv_cpu_no:cpu1|riscv_regfile:riscv_regfile|regfile[29][1]  ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.026     ; 3.027      ;
; 16.954 ; button_debouncer:debouncer|data_out                                      ; riscv_wishbone:cpu|riscv_cpu_no:cpu1|riscv_regfile:riscv_regfile|regfile[9][1]   ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.039     ; 3.014      ;
; 16.954 ; button_debouncer:debouncer|data_out                                      ; riscv_wishbone:cpu|riscv_cpu_no:cpu1|riscv_regfile:riscv_regfile|regfile[5][1]   ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.039     ; 3.014      ;
; 16.954 ; button_debouncer:debouncer|data_out                                      ; riscv_wishbone:cpu|riscv_cpu_no:cpu1|riscv_regfile:riscv_regfile|regfile[28][0]  ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.026     ; 3.027      ;
; 16.954 ; button_debouncer:debouncer|data_out                                      ; riscv_wishbone:cpu|riscv_cpu_no:cpu1|riscv_regfile:riscv_regfile|regfile[29][0]  ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.026     ; 3.027      ;
; 16.954 ; button_debouncer:debouncer|data_out                                      ; riscv_wishbone:cpu|riscv_cpu_no:cpu1|riscv_regfile:riscv_regfile|regfile[18][0]  ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.028     ; 3.025      ;
; 16.954 ; button_debouncer:debouncer|data_out                                      ; riscv_wishbone:cpu|riscv_cpu_no:cpu1|riscv_regfile:riscv_regfile|regfile[16][0]  ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.025     ; 3.028      ;
; 16.954 ; button_debouncer:debouncer|data_out                                      ; riscv_wishbone:cpu|riscv_cpu_no:cpu1|riscv_regfile:riscv_regfile|regfile[17][0]  ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.028     ; 3.025      ;
; 16.954 ; button_debouncer:debouncer|data_out                                      ; riscv_wishbone:cpu|riscv_cpu_no:cpu1|riscv_regfile:riscv_regfile|regfile[19][0]  ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.025     ; 3.028      ;
; 16.954 ; button_debouncer:debouncer|data_out                                      ; riscv_wishbone:cpu|riscv_cpu_no:cpu1|riscv_regfile:riscv_regfile|regfile[19][20] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.031     ; 3.022      ;
; 16.954 ; button_debouncer:debouncer|data_out                                      ; riscv_wishbone:cpu|riscv_cpu_no:cpu1|riscv_regfile:riscv_regfile|regfile[23][20] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.031     ; 3.022      ;
; 16.954 ; button_debouncer:debouncer|data_out                                      ; riscv_wishbone:cpu|riscv_cpu_no:cpu1|riscv_regfile:riscv_regfile|regfile[22][20] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.027     ; 3.026      ;
; 16.954 ; button_debouncer:debouncer|data_out                                      ; riscv_wishbone:cpu|riscv_cpu_no:cpu1|riscv_regfile:riscv_regfile|regfile[21][20] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.031     ; 3.022      ;
; 16.954 ; button_debouncer:debouncer|data_out                                      ; riscv_wishbone:cpu|riscv_cpu_no:cpu1|riscv_regfile:riscv_regfile|regfile[20][20] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.031     ; 3.022      ;
; 16.954 ; button_debouncer:debouncer|data_out                                      ; riscv_wishbone:cpu|riscv_cpu_no:cpu1|riscv_regfile:riscv_regfile|regfile[12][20] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.038     ; 3.015      ;
; 16.954 ; button_debouncer:debouncer|data_out                                      ; riscv_wishbone:cpu|riscv_cpu_no:cpu1|riscv_regfile:riscv_regfile|regfile[18][21] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.029     ; 3.024      ;
; 16.954 ; button_debouncer:debouncer|data_out                                      ; riscv_wishbone:cpu|riscv_cpu_no:cpu1|riscv_regfile:riscv_regfile|regfile[16][21] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.029     ; 3.024      ;
; 16.954 ; button_debouncer:debouncer|data_out                                      ; riscv_wishbone:cpu|riscv_cpu_no:cpu1|riscv_regfile:riscv_regfile|regfile[9][21]  ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.038     ; 3.015      ;
; 16.954 ; button_debouncer:debouncer|data_out                                      ; riscv_wishbone:cpu|riscv_cpu_no:cpu1|riscv_regfile:riscv_regfile|regfile[12][21] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.038     ; 3.015      ;
; 16.954 ; button_debouncer:debouncer|data_out                                      ; riscv_wishbone:cpu|riscv_cpu_no:cpu1|riscv_regfile:riscv_regfile|regfile[12][15] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.038     ; 3.015      ;
; 16.954 ; button_debouncer:debouncer|data_out                                      ; riscv_wishbone:cpu|riscv_cpu_no:cpu1|riscv_regfile:riscv_regfile|regfile[9][15]  ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.038     ; 3.015      ;
; 16.954 ; button_debouncer:debouncer|data_out                                      ; riscv_wishbone:cpu|riscv_cpu_no:cpu1|riscv_regfile:riscv_regfile|regfile[16][15] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.030     ; 3.023      ;
; 16.954 ; button_debouncer:debouncer|data_out                                      ; riscv_wishbone:cpu|riscv_cpu_no:cpu1|riscv_regfile:riscv_regfile|regfile[19][15] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.030     ; 3.023      ;
; 16.954 ; button_debouncer:debouncer|data_out                                      ; riscv_wishbone:cpu|riscv_cpu_no:cpu1|riscv_regfile:riscv_regfile|regfile[17][4]  ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.028     ; 3.025      ;
; 16.954 ; button_debouncer:debouncer|data_out                                      ; riscv_wishbone:cpu|riscv_cpu_no:cpu1|riscv_regfile:riscv_regfile|regfile[18][4]  ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.028     ; 3.025      ;
; 16.954 ; button_debouncer:debouncer|data_out                                      ; riscv_wishbone:cpu|riscv_cpu_no:cpu1|riscv_regfile:riscv_regfile|regfile[29][4]  ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.026     ; 3.027      ;
; 16.954 ; button_debouncer:debouncer|data_out                                      ; riscv_wishbone:cpu|riscv_cpu_no:cpu1|riscv_regfile:riscv_regfile|regfile[28][4]  ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.026     ; 3.027      ;
; 16.954 ; button_debouncer:debouncer|data_out                                      ; riscv_wishbone:cpu|riscv_cpu_no:cpu1|riscv_regfile:riscv_regfile|regfile[30][4]  ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.027     ; 3.026      ;
; 16.954 ; button_debouncer:debouncer|data_out                                      ; riscv_wishbone:cpu|riscv_cpu_no:cpu1|riscv_regfile:riscv_regfile|regfile[31][4]  ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.027     ; 3.026      ;
; 16.954 ; button_debouncer:debouncer|data_out                                      ; riscv_wishbone:cpu|riscv_cpu_no:cpu1|riscv_regfile:riscv_regfile|regfile[18][5]  ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.028     ; 3.025      ;
; 16.954 ; button_debouncer:debouncer|data_out                                      ; riscv_wishbone:cpu|riscv_cpu_no:cpu1|riscv_regfile:riscv_regfile|regfile[21][5]  ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.030     ; 3.023      ;
; 16.954 ; button_debouncer:debouncer|data_out                                      ; riscv_wishbone:cpu|riscv_cpu_no:cpu1|riscv_regfile:riscv_regfile|regfile[22][5]  ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.030     ; 3.023      ;
; 16.954 ; button_debouncer:debouncer|data_out                                      ; riscv_wishbone:cpu|riscv_cpu_no:cpu1|riscv_regfile:riscv_regfile|regfile[31][5]  ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.027     ; 3.026      ;
; 16.954 ; button_debouncer:debouncer|data_out                                      ; riscv_wishbone:cpu|riscv_cpu_no:cpu1|riscv_regfile:riscv_regfile|regfile[29][5]  ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.026     ; 3.027      ;
; 16.954 ; button_debouncer:debouncer|data_out                                      ; riscv_wishbone:cpu|riscv_cpu_no:cpu1|riscv_regfile:riscv_regfile|regfile[28][5]  ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.026     ; 3.027      ;
; 16.954 ; button_debouncer:debouncer|data_out                                      ; riscv_wishbone:cpu|riscv_cpu_no:cpu1|riscv_regfile:riscv_regfile|regfile[30][5]  ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.027     ; 3.026      ;
; 16.954 ; button_debouncer:debouncer|data_out                                      ; riscv_wishbone:cpu|riscv_cpu_no:cpu1|riscv_regfile:riscv_regfile|regfile[8][6]   ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.026     ; 3.027      ;
; 16.954 ; button_debouncer:debouncer|data_out                                      ; riscv_wishbone:cpu|riscv_cpu_no:cpu1|riscv_regfile:riscv_regfile|regfile[4][6]   ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.026     ; 3.027      ;
; 16.954 ; button_debouncer:debouncer|data_out                                      ; riscv_wishbone:cpu|riscv_cpu_no:cpu1|riscv_regfile:riscv_regfile|regfile[12][6]  ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.038     ; 3.015      ;
; 16.954 ; button_debouncer:debouncer|data_out                                      ; riscv_wishbone:cpu|riscv_cpu_no:cpu1|riscv_regfile:riscv_regfile|regfile[17][6]  ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.028     ; 3.025      ;
; 16.954 ; button_debouncer:debouncer|data_out                                      ; riscv_wishbone:cpu|riscv_cpu_no:cpu1|riscv_regfile:riscv_regfile|regfile[18][6]  ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.028     ; 3.025      ;
; 16.954 ; button_debouncer:debouncer|data_out                                      ; riscv_wishbone:cpu|riscv_cpu_no:cpu1|riscv_regfile:riscv_regfile|regfile[29][6]  ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.026     ; 3.027      ;
; 16.954 ; button_debouncer:debouncer|data_out                                      ; riscv_wishbone:cpu|riscv_cpu_no:cpu1|riscv_regfile:riscv_regfile|regfile[28][6]  ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.026     ; 3.027      ;
; 16.954 ; button_debouncer:debouncer|data_out                                      ; riscv_wishbone:cpu|riscv_cpu_no:cpu1|riscv_regfile:riscv_regfile|regfile[9][7]   ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.038     ; 3.015      ;
; 16.954 ; button_debouncer:debouncer|data_out                                      ; riscv_wishbone:cpu|riscv_cpu_no:cpu1|riscv_regfile:riscv_regfile|regfile[8][7]   ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.026     ; 3.027      ;
; 16.954 ; button_debouncer:debouncer|data_out                                      ; riscv_wishbone:cpu|riscv_cpu_no:cpu1|riscv_regfile:riscv_regfile|regfile[4][7]   ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.026     ; 3.027      ;
; 16.954 ; button_debouncer:debouncer|data_out                                      ; riscv_wishbone:cpu|riscv_cpu_no:cpu1|riscv_regfile:riscv_regfile|regfile[21][7]  ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.031     ; 3.022      ;
; 16.954 ; button_debouncer:debouncer|data_out                                      ; riscv_wishbone:cpu|riscv_cpu_no:cpu1|riscv_regfile:riscv_regfile|regfile[22][31] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.027     ; 3.026      ;
; 16.954 ; button_debouncer:debouncer|data_out                                      ; riscv_wishbone:cpu|riscv_cpu_no:cpu1|riscv_regfile:riscv_regfile|regfile[20][31] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.027     ; 3.026      ;
; 16.954 ; button_debouncer:debouncer|data_out                                      ; riscv_wishbone:cpu|riscv_cpu_no:cpu1|riscv_regfile:riscv_regfile|regfile[2][31]  ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.025     ; 3.028      ;
; 16.954 ; button_debouncer:debouncer|data_out                                      ; riscv_wishbone:cpu|riscv_cpu_no:cpu1|riscv_regfile:riscv_regfile|regfile[6][31]  ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.025     ; 3.028      ;
; 16.954 ; button_debouncer:debouncer|data_out                                      ; riscv_wishbone:cpu|riscv_cpu_no:cpu1|riscv_regfile:riscv_regfile|regfile[3][31]  ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.028     ; 3.025      ;
; 16.954 ; button_debouncer:debouncer|data_out                                      ; riscv_wishbone:cpu|riscv_cpu_no:cpu1|riscv_regfile:riscv_regfile|regfile[7][31]  ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.028     ; 3.025      ;
; 16.954 ; button_debouncer:debouncer|data_out                                      ; riscv_wishbone:cpu|riscv_cpu_no:cpu1|riscv_regfile:riscv_regfile|regfile[20][8]  ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.031     ; 3.022      ;
; 16.954 ; button_debouncer:debouncer|data_out                                      ; riscv_wishbone:cpu|riscv_cpu_no:cpu1|riscv_regfile:riscv_regfile|regfile[21][8]  ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.031     ; 3.022      ;
; 16.954 ; button_debouncer:debouncer|data_out                                      ; riscv_wishbone:cpu|riscv_cpu_no:cpu1|riscv_regfile:riscv_regfile|regfile[22][8]  ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.030     ; 3.023      ;
; 16.954 ; button_debouncer:debouncer|data_out                                      ; riscv_wishbone:cpu|riscv_cpu_no:cpu1|riscv_regfile:riscv_regfile|regfile[23][8]  ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.030     ; 3.023      ;
; 16.954 ; button_debouncer:debouncer|data_out                                      ; riscv_wishbone:cpu|riscv_cpu_no:cpu1|riscv_regfile:riscv_regfile|regfile[8][8]   ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.026     ; 3.027      ;
; 16.954 ; button_debouncer:debouncer|data_out                                      ; riscv_wishbone:cpu|riscv_cpu_no:cpu1|riscv_regfile:riscv_regfile|regfile[4][8]   ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.026     ; 3.027      ;
; 16.954 ; button_debouncer:debouncer|data_out                                      ; riscv_wishbone:cpu|riscv_cpu_no:cpu1|riscv_regfile:riscv_regfile|regfile[10][8]  ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.038     ; 3.015      ;
; 16.954 ; button_debouncer:debouncer|data_out                                      ; riscv_wishbone:cpu|riscv_cpu_no:cpu1|riscv_regfile:riscv_regfile|regfile[14][8]  ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.038     ; 3.015      ;
; 16.954 ; button_debouncer:debouncer|data_out                                      ; riscv_wishbone:cpu|riscv_cpu_no:cpu1|riscv_regfile:riscv_regfile|regfile[21][13] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.031     ; 3.022      ;
; 16.954 ; button_debouncer:debouncer|data_out                                      ; riscv_wishbone:cpu|riscv_cpu_no:cpu1|riscv_regfile:riscv_regfile|regfile[23][13] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.031     ; 3.022      ;
; 16.954 ; button_debouncer:debouncer|data_out                                      ; riscv_wishbone:cpu|riscv_cpu_no:cpu1|riscv_regfile:riscv_regfile|regfile[22][13] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.027     ; 3.026      ;
; 16.954 ; button_debouncer:debouncer|data_out                                      ; riscv_wishbone:cpu|riscv_cpu_no:cpu1|riscv_regfile:riscv_regfile|regfile[20][13] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.027     ; 3.026      ;
; 16.954 ; button_debouncer:debouncer|data_out                                      ; riscv_wishbone:cpu|riscv_cpu_no:cpu1|riscv_regfile:riscv_regfile|regfile[16][13] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.030     ; 3.023      ;
; 16.954 ; button_debouncer:debouncer|data_out                                      ; riscv_wishbone:cpu|riscv_cpu_no:cpu1|riscv_regfile:riscv_regfile|regfile[19][13] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.030     ; 3.023      ;
; 16.954 ; button_debouncer:debouncer|data_out                                      ; riscv_wishbone:cpu|riscv_cpu_no:cpu1|riscv_regfile:riscv_regfile|regfile[10][13] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.038     ; 3.015      ;
; 16.954 ; button_debouncer:debouncer|data_out                                      ; riscv_wishbone:cpu|riscv_cpu_no:cpu1|riscv_regfile:riscv_regfile|regfile[14][13] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.038     ; 3.015      ;
; 16.954 ; button_debouncer:debouncer|data_out                                      ; riscv_wishbone:cpu|riscv_cpu_no:cpu1|riscv_regfile:riscv_regfile|regfile[14][14] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.038     ; 3.015      ;
; 16.954 ; button_debouncer:debouncer|data_out                                      ; riscv_wishbone:cpu|riscv_cpu_no:cpu1|riscv_regfile:riscv_regfile|regfile[10][14] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.038     ; 3.015      ;
; 16.954 ; button_debouncer:debouncer|data_out                                      ; riscv_wishbone:cpu|riscv_cpu_no:cpu1|riscv_regfile:riscv_regfile|regfile[19][14] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.030     ; 3.023      ;
; 16.954 ; button_debouncer:debouncer|data_out                                      ; riscv_wishbone:cpu|riscv_cpu_no:cpu1|riscv_regfile:riscv_regfile|regfile[17][14] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.028     ; 3.025      ;
; 16.954 ; button_debouncer:debouncer|data_out                                      ; riscv_wishbone:cpu|riscv_cpu_no:cpu1|riscv_regfile:riscv_regfile|regfile[18][14] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.028     ; 3.025      ;
; 16.954 ; button_debouncer:debouncer|data_out                                      ; riscv_wishbone:cpu|riscv_cpu_no:cpu1|riscv_regfile:riscv_regfile|regfile[16][14] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.030     ; 3.023      ;
; 16.954 ; button_debouncer:debouncer|data_out                                      ; riscv_wishbone:cpu|riscv_cpu_no:cpu1|riscv_regfile:riscv_regfile|regfile[23][14] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.030     ; 3.023      ;
; 16.954 ; button_debouncer:debouncer|data_out                                      ; riscv_wishbone:cpu|riscv_cpu_no:cpu1|riscv_regfile:riscv_regfile|regfile[22][14] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.030     ; 3.023      ;
; 16.954 ; button_debouncer:debouncer|data_out                                      ; riscv_wishbone:cpu|riscv_cpu_no:cpu1|riscv_regfile:riscv_regfile|regfile[20][14] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.031     ; 3.022      ;
; 16.954 ; button_debouncer:debouncer|data_out                                      ; riscv_wishbone:cpu|riscv_cpu_no:cpu1|riscv_regfile:riscv_regfile|regfile[21][14] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.031     ; 3.022      ;
; 16.954 ; button_debouncer:debouncer|data_out                                      ; riscv_wishbone:cpu|riscv_cpu_no:cpu1|riscv_regfile:riscv_regfile|regfile[16][16] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.030     ; 3.023      ;
; 16.954 ; button_debouncer:debouncer|data_out                                      ; riscv_wishbone:cpu|riscv_cpu_no:cpu1|riscv_regfile:riscv_regfile|regfile[18][16] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.028     ; 3.025      ;
+--------+--------------------------------------------------------------------------+----------------------------------------------------------------------------------+----------------------------------------------------+----------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                   ;
+--------+--------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                        ; To Node                                                                                                                                               ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 49.485 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.446      ; 0.968      ;
; 98.337 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; riscv_wishbone:cpu|i_cache:M0|altsyncram:altsyncram_component|altsyncram_cbc1:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.010     ; 1.660      ;
; 98.537 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; riscv_wishbone:cpu|i_cache:M0|altsyncram:altsyncram_component|altsyncram_cbc1:auto_generated|sld_mod_ram_rom:mgl_prim2|is_in_use_reg                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.017     ; 1.453      ;
; 98.552 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; riscv_wishbone:cpu|d_cache:M1|altsyncram:altsyncram_component|altsyncram_mot3:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 1.420      ;
; 98.552 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; riscv_wishbone:cpu|d_cache:M1|altsyncram:altsyncram_component|altsyncram_mot3:auto_generated|sld_mod_ram_rom:mgl_prim2|is_in_use_reg                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 1.420      ;
; 98.651 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                      ; riscv_wishbone:cpu|i_cache:M0|altsyncram:altsyncram_component|altsyncram_cbc1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[0]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 1.318      ;
; 98.651 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                      ; riscv_wishbone:cpu|i_cache:M0|altsyncram:altsyncram_component|altsyncram_cbc1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[3]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 1.318      ;
; 98.651 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                      ; riscv_wishbone:cpu|i_cache:M0|altsyncram:altsyncram_component|altsyncram_cbc1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[2]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 1.318      ;
; 98.651 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                      ; riscv_wishbone:cpu|i_cache:M0|altsyncram:altsyncram_component|altsyncram_cbc1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[1]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 1.318      ;
; 98.667 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]                      ; riscv_wishbone:cpu|d_cache:M1|altsyncram:altsyncram_component|altsyncram_mot3:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[3]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 1.284      ;
; 98.667 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]                      ; riscv_wishbone:cpu|d_cache:M1|altsyncram:altsyncram_component|altsyncram_mot3:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[2]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 1.284      ;
; 98.667 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]                      ; riscv_wishbone:cpu|d_cache:M1|altsyncram:altsyncram_component|altsyncram_mot3:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[1]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 1.284      ;
; 98.667 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]                      ; riscv_wishbone:cpu|d_cache:M1|altsyncram:altsyncram_component|altsyncram_mot3:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[0]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 1.284      ;
; 98.701 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][3]                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.020     ; 1.286      ;
; 98.701 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][4]                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.020     ; 1.286      ;
; 98.701 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][0]                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.020     ; 1.286      ;
; 98.701 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][1]                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.020     ; 1.286      ;
; 98.701 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][2]                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.020     ; 1.286      ;
; 98.701 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.020     ; 1.286      ;
; 98.701 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.020     ; 1.286      ;
; 98.701 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.020     ; 1.286      ;
; 98.701 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.020     ; 1.286      ;
; 98.701 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.020     ; 1.286      ;
; 98.707 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[1]                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.021     ; 1.279      ;
; 98.707 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.021     ; 1.279      ;
; 98.707 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.021     ; 1.279      ;
; 98.707 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.021     ; 1.279      ;
; 98.707 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.021     ; 1.279      ;
; 98.707 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.021     ; 1.279      ;
; 98.709 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][3]                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.019     ; 1.279      ;
; 98.709 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][2]                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.019     ; 1.279      ;
; 98.709 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][1]                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.019     ; 1.279      ;
; 98.709 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][0]                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.019     ; 1.279      ;
; 98.709 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][4]                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.019     ; 1.279      ;
; 98.709 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][3]                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.019     ; 1.279      ;
; 98.709 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][2]                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.019     ; 1.279      ;
; 98.709 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][1]                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.019     ; 1.279      ;
; 98.709 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.019     ; 1.279      ;
; 98.709 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][4]                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.019     ; 1.279      ;
; 98.719 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; riscv_wishbone:cpu|i_cache:M0|altsyncram:altsyncram_component|altsyncram_cbc1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[0]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 1.250      ;
; 98.719 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; riscv_wishbone:cpu|i_cache:M0|altsyncram:altsyncram_component|altsyncram_cbc1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[3]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 1.250      ;
; 98.719 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; riscv_wishbone:cpu|i_cache:M0|altsyncram:altsyncram_component|altsyncram_cbc1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[2]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 1.250      ;
; 98.719 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; riscv_wishbone:cpu|i_cache:M0|altsyncram:altsyncram_component|altsyncram_cbc1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[1]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 1.250      ;
; 98.798 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][3]                      ; riscv_wishbone:cpu|d_cache:M1|altsyncram:altsyncram_component|altsyncram_mot3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[1] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 1.151      ;
; 98.798 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][3]                      ; riscv_wishbone:cpu|d_cache:M1|altsyncram:altsyncram_component|altsyncram_mot3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 1.151      ;
; 98.798 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][3]                      ; riscv_wishbone:cpu|d_cache:M1|altsyncram:altsyncram_component|altsyncram_mot3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 1.151      ;
; 98.798 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][3]                      ; riscv_wishbone:cpu|d_cache:M1|altsyncram:altsyncram_component|altsyncram_mot3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[4] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 1.151      ;
; 98.798 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][3]                      ; riscv_wishbone:cpu|d_cache:M1|altsyncram:altsyncram_component|altsyncram_mot3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[5] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 1.151      ;
; 98.798 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][3]                      ; riscv_wishbone:cpu|d_cache:M1|altsyncram:altsyncram_component|altsyncram_mot3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 1.151      ;
; 98.833 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 1.137      ;
; 98.843 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][4]                      ; riscv_wishbone:cpu|d_cache:M1|altsyncram:altsyncram_component|altsyncram_mot3:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[3]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 1.108      ;
; 98.843 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][4]                      ; riscv_wishbone:cpu|d_cache:M1|altsyncram:altsyncram_component|altsyncram_mot3:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[2]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 1.108      ;
; 98.843 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][4]                      ; riscv_wishbone:cpu|d_cache:M1|altsyncram:altsyncram_component|altsyncram_mot3:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[1]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 1.108      ;
; 98.843 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][4]                      ; riscv_wishbone:cpu|d_cache:M1|altsyncram:altsyncram_component|altsyncram_mot3:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[0]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 1.108      ;
; 98.911 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.019     ; 1.077      ;
; 98.911 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.019     ; 1.077      ;
; 98.950 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.018     ; 1.039      ;
; 98.955 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; riscv_wishbone:cpu|i_cache:M0|altsyncram:altsyncram_component|altsyncram_cbc1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[10]           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.033     ; 1.019      ;
; 98.955 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; riscv_wishbone:cpu|i_cache:M0|altsyncram:altsyncram_component|altsyncram_cbc1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[9]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.033     ; 1.019      ;
; 98.955 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; riscv_wishbone:cpu|i_cache:M0|altsyncram:altsyncram_component|altsyncram_cbc1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[8]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.033     ; 1.019      ;
; 98.955 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; riscv_wishbone:cpu|i_cache:M0|altsyncram:altsyncram_component|altsyncram_cbc1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[7]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.033     ; 1.019      ;
; 98.955 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; riscv_wishbone:cpu|i_cache:M0|altsyncram:altsyncram_component|altsyncram_cbc1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[6]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.033     ; 1.019      ;
; 98.955 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; riscv_wishbone:cpu|i_cache:M0|altsyncram:altsyncram_component|altsyncram_cbc1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[5]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.033     ; 1.019      ;
; 98.955 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; riscv_wishbone:cpu|i_cache:M0|altsyncram:altsyncram_component|altsyncram_cbc1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[4]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.033     ; 1.019      ;
; 98.955 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; riscv_wishbone:cpu|i_cache:M0|altsyncram:altsyncram_component|altsyncram_cbc1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[3]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.033     ; 1.019      ;
; 98.955 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; riscv_wishbone:cpu|i_cache:M0|altsyncram:altsyncram_component|altsyncram_cbc1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[2]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.033     ; 1.019      ;
; 98.955 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; riscv_wishbone:cpu|i_cache:M0|altsyncram:altsyncram_component|altsyncram_cbc1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[1]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.033     ; 1.019      ;
; 98.955 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; riscv_wishbone:cpu|i_cache:M0|altsyncram:altsyncram_component|altsyncram_cbc1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[0]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.033     ; 1.019      ;
; 98.998 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.023     ; 0.986      ;
; 98.998 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.023     ; 0.986      ;
; 98.998 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3]                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.023     ; 0.986      ;
; 98.998 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4]                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.023     ; 0.986      ;
; 98.998 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[5]                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.023     ; 0.986      ;
; 98.998 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[6]                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.023     ; 0.986      ;
; 98.998 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7]                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.023     ; 0.986      ;
; 98.998 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[8]                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.023     ; 0.986      ;
; 98.998 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[9]                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.023     ; 0.986      ;
; 99.004 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.022     ; 0.981      ;
; 99.004 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.022     ; 0.981      ;
; 99.004 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.022     ; 0.981      ;
; 99.074 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                      ; riscv_wishbone:cpu|i_cache:M0|altsyncram:altsyncram_component|altsyncram_cbc1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[1] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 0.895      ;
; 99.074 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                      ; riscv_wishbone:cpu|i_cache:M0|altsyncram:altsyncram_component|altsyncram_cbc1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 0.895      ;
; 99.074 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                      ; riscv_wishbone:cpu|i_cache:M0|altsyncram:altsyncram_component|altsyncram_cbc1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 0.895      ;
; 99.074 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                      ; riscv_wishbone:cpu|i_cache:M0|altsyncram:altsyncram_component|altsyncram_cbc1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[5] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 0.895      ;
; 99.074 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                      ; riscv_wishbone:cpu|i_cache:M0|altsyncram:altsyncram_component|altsyncram_cbc1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 0.895      ;
; 99.074 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                      ; riscv_wishbone:cpu|i_cache:M0|altsyncram:altsyncram_component|altsyncram_cbc1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[4] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 0.895      ;
; 99.074 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 0.894      ;
; 99.074 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[2]~reg0                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 0.894      ;
; 99.099 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]                      ; riscv_wishbone:cpu|d_cache:M1|altsyncram:altsyncram_component|altsyncram_mot3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[3]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 0.871      ;
; 99.099 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]                      ; riscv_wishbone:cpu|d_cache:M1|altsyncram:altsyncram_component|altsyncram_mot3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[4]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 0.871      ;
; 99.099 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]                      ; riscv_wishbone:cpu|d_cache:M1|altsyncram:altsyncram_component|altsyncram_mot3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[5]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 0.871      ;
; 99.099 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]                      ; riscv_wishbone:cpu|d_cache:M1|altsyncram:altsyncram_component|altsyncram_mot3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[6]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 0.871      ;
; 99.099 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]                      ; riscv_wishbone:cpu|d_cache:M1|altsyncram:altsyncram_component|altsyncram_mot3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[7]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 0.871      ;
; 99.099 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]                      ; riscv_wishbone:cpu|d_cache:M1|altsyncram:altsyncram_component|altsyncram_mot3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[8]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 0.871      ;
; 99.099 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]                      ; riscv_wishbone:cpu|d_cache:M1|altsyncram:altsyncram_component|altsyncram_mot3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[9]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 0.871      ;
; 99.099 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]                      ; riscv_wishbone:cpu|d_cache:M1|altsyncram:altsyncram_component|altsyncram_mot3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[10]           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 0.871      ;
; 99.099 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]                      ; riscv_wishbone:cpu|d_cache:M1|altsyncram:altsyncram_component|altsyncram_mot3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[11]           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 0.871      ;
; 99.099 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]                      ; riscv_wishbone:cpu|d_cache:M1|altsyncram:altsyncram_component|altsyncram_mot3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[0]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 0.871      ;
; 99.099 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]                      ; riscv_wishbone:cpu|d_cache:M1|altsyncram:altsyncram_component|altsyncram_mot3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[1]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 0.871      ;
; 99.099 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]                      ; riscv_wishbone:cpu|d_cache:M1|altsyncram:altsyncram_component|altsyncram_mot3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[2]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 0.871      ;
+--------+--------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'pll_50|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                     ;
+-------+--------------------------------------------------------------------------+----------------------------------------------------------------------------------+----------------------------------------------------+----------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                ; To Node                                                                          ; Launch Clock                                       ; Latch Clock                                        ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------+----------------------------------------------------------------------------------+----------------------------------------------------+----------------------------------------------------+--------------+------------+------------+
; 0.648 ; riscv_wishbone:cpu|wshbn_timer:SLV1|tmr_ctrl[0]                          ; riscv_wishbone:cpu|wshbn_timer:SLV1|mtime0[0]                                    ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.774      ;
; 0.679 ; riscv_wishbone:cpu|riscv_cpu_no:cpu1|riscv_fetch:riscv_fetch|state.ready ; riscv_wishbone:cpu|riscv_cpu_no:cpu1|riscv_fetch:riscv_fetch|npc[23]             ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.047      ; 0.810      ;
; 0.689 ; riscv_wishbone:cpu|riscv_cpu_no:cpu1|riscv_fetch:riscv_fetch|state.ready ; riscv_wishbone:cpu|riscv_cpu_no:cpu1|riscv_fetch:riscv_fetch|program_counter[23] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.154     ; 0.619      ;
; 0.689 ; riscv_wishbone:cpu|riscv_cpu_no:cpu1|riscv_fetch:riscv_fetch|state.ready ; riscv_wishbone:cpu|riscv_cpu_no:cpu1|riscv_fetch:riscv_fetch|program_counter[14] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.154     ; 0.619      ;
; 0.689 ; riscv_wishbone:cpu|riscv_cpu_no:cpu1|riscv_fetch:riscv_fetch|state.ready ; riscv_wishbone:cpu|riscv_cpu_no:cpu1|riscv_fetch:riscv_fetch|npc[14]             ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.154     ; 0.619      ;
; 0.689 ; riscv_wishbone:cpu|riscv_cpu_no:cpu1|riscv_fetch:riscv_fetch|state.ready ; riscv_wishbone:cpu|riscv_cpu_no:cpu1|riscv_fetch:riscv_fetch|npc[13]             ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.154     ; 0.619      ;
; 0.825 ; riscv_wishbone:cpu|riscv_cpu_no:cpu1|riscv_fetch:riscv_fetch|state.ready ; riscv_wishbone:cpu|riscv_cpu_no:cpu1|riscv_fetch:riscv_fetch|program_counter[21] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.052      ; 0.961      ;
; 0.865 ; riscv_wishbone:cpu|riscv_cpu_no:cpu1|riscv_fetch:riscv_fetch|state.ready ; riscv_wishbone:cpu|riscv_cpu_no:cpu1|riscv_fetch:riscv_fetch|program_counter[9]  ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 1.012      ;
; 0.865 ; riscv_wishbone:cpu|riscv_cpu_no:cpu1|riscv_fetch:riscv_fetch|state.ready ; riscv_wishbone:cpu|riscv_cpu_no:cpu1|riscv_fetch:riscv_fetch|instruction_reg[29] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 1.012      ;
; 0.865 ; riscv_wishbone:cpu|riscv_cpu_no:cpu1|riscv_fetch:riscv_fetch|state.ready ; riscv_wishbone:cpu|riscv_cpu_no:cpu1|riscv_fetch:riscv_fetch|npc[9]              ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 1.012      ;
; 0.883 ; riscv_wishbone:cpu|riscv_cpu_no:cpu1|riscv_fetch:riscv_fetch|state.ready ; riscv_wishbone:cpu|riscv_cpu_no:cpu1|riscv_fetch:riscv_fetch|npc[19]             ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.157     ; 0.810      ;
; 0.883 ; riscv_wishbone:cpu|riscv_cpu_no:cpu1|riscv_fetch:riscv_fetch|state.ready ; riscv_wishbone:cpu|riscv_cpu_no:cpu1|riscv_fetch:riscv_fetch|npc[21]             ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.157     ; 0.810      ;
; 0.883 ; riscv_wishbone:cpu|riscv_cpu_no:cpu1|riscv_fetch:riscv_fetch|state.ready ; riscv_wishbone:cpu|riscv_cpu_no:cpu1|riscv_fetch:riscv_fetch|npc[16]             ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.157     ; 0.810      ;
; 0.883 ; riscv_wishbone:cpu|riscv_cpu_no:cpu1|riscv_fetch:riscv_fetch|state.ready ; riscv_wishbone:cpu|riscv_cpu_no:cpu1|riscv_fetch:riscv_fetch|npc[22]             ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.157     ; 0.810      ;
; 0.883 ; riscv_wishbone:cpu|riscv_cpu_no:cpu1|riscv_fetch:riscv_fetch|state.ready ; riscv_wishbone:cpu|riscv_cpu_no:cpu1|riscv_fetch:riscv_fetch|npc[26]             ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.157     ; 0.810      ;
; 1.027 ; riscv_wishbone:cpu|riscv_cpu_no:cpu1|riscv_fetch:riscv_fetch|state.ready ; riscv_wishbone:cpu|riscv_cpu_no:cpu1|riscv_fetch:riscv_fetch|instruction_reg[5]  ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 1.167      ;
; 1.029 ; riscv_wishbone:cpu|riscv_cpu_no:cpu1|riscv_fetch:riscv_fetch|state.ready ; riscv_wishbone:cpu|riscv_cpu_no:cpu1|riscv_fetch:riscv_fetch|program_counter[20] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.152     ; 0.961      ;
; 1.029 ; riscv_wishbone:cpu|riscv_cpu_no:cpu1|riscv_fetch:riscv_fetch|state.ready ; riscv_wishbone:cpu|riscv_cpu_no:cpu1|riscv_fetch:riscv_fetch|program_counter[19] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.152     ; 0.961      ;
; 1.029 ; riscv_wishbone:cpu|riscv_cpu_no:cpu1|riscv_fetch:riscv_fetch|state.ready ; riscv_wishbone:cpu|riscv_cpu_no:cpu1|riscv_fetch:riscv_fetch|program_counter[22] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.152     ; 0.961      ;
; 1.062 ; riscv_wishbone:cpu|riscv_cpu_no:cpu1|riscv_fetch:riscv_fetch|state.ready ; riscv_wishbone:cpu|riscv_cpu_no:cpu1|riscv_fetch:riscv_fetch|npc[12]             ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.154     ; 0.992      ;
; 1.074 ; riscv_wishbone:cpu|wshbn_timer:SLV1|tmr_ctrl[0]                          ; riscv_wishbone:cpu|wshbn_timer:SLV1|mtime0[11]                                   ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 1.196      ;
; 1.074 ; riscv_wishbone:cpu|wshbn_timer:SLV1|tmr_ctrl[0]                          ; riscv_wishbone:cpu|wshbn_timer:SLV1|mtime0[12]                                   ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 1.196      ;
; 1.074 ; riscv_wishbone:cpu|wshbn_timer:SLV1|tmr_ctrl[0]                          ; riscv_wishbone:cpu|wshbn_timer:SLV1|mtime0[13]                                   ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 1.196      ;
; 1.074 ; riscv_wishbone:cpu|wshbn_timer:SLV1|tmr_ctrl[0]                          ; riscv_wishbone:cpu|wshbn_timer:SLV1|mtime0[14]                                   ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 1.196      ;
; 1.074 ; riscv_wishbone:cpu|wshbn_timer:SLV1|tmr_ctrl[0]                          ; riscv_wishbone:cpu|wshbn_timer:SLV1|mtime0[15]                                   ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 1.196      ;
; 1.074 ; riscv_wishbone:cpu|wshbn_timer:SLV1|tmr_ctrl[0]                          ; riscv_wishbone:cpu|wshbn_timer:SLV1|mtime0[10]                                   ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 1.196      ;
; 1.074 ; riscv_wishbone:cpu|wshbn_timer:SLV1|tmr_ctrl[0]                          ; riscv_wishbone:cpu|wshbn_timer:SLV1|mtime0[1]                                    ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 1.196      ;
; 1.074 ; riscv_wishbone:cpu|wshbn_timer:SLV1|tmr_ctrl[0]                          ; riscv_wishbone:cpu|wshbn_timer:SLV1|mtime0[2]                                    ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 1.196      ;
; 1.074 ; riscv_wishbone:cpu|wshbn_timer:SLV1|tmr_ctrl[0]                          ; riscv_wishbone:cpu|wshbn_timer:SLV1|mtime0[3]                                    ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 1.196      ;
; 1.074 ; riscv_wishbone:cpu|wshbn_timer:SLV1|tmr_ctrl[0]                          ; riscv_wishbone:cpu|wshbn_timer:SLV1|mtime0[4]                                    ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 1.196      ;
; 1.074 ; riscv_wishbone:cpu|wshbn_timer:SLV1|tmr_ctrl[0]                          ; riscv_wishbone:cpu|wshbn_timer:SLV1|mtime0[5]                                    ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 1.196      ;
; 1.074 ; riscv_wishbone:cpu|wshbn_timer:SLV1|tmr_ctrl[0]                          ; riscv_wishbone:cpu|wshbn_timer:SLV1|mtime0[6]                                    ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 1.196      ;
; 1.074 ; riscv_wishbone:cpu|wshbn_timer:SLV1|tmr_ctrl[0]                          ; riscv_wishbone:cpu|wshbn_timer:SLV1|mtime0[7]                                    ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 1.196      ;
; 1.074 ; riscv_wishbone:cpu|wshbn_timer:SLV1|tmr_ctrl[0]                          ; riscv_wishbone:cpu|wshbn_timer:SLV1|mtime0[8]                                    ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 1.196      ;
; 1.074 ; riscv_wishbone:cpu|wshbn_timer:SLV1|tmr_ctrl[0]                          ; riscv_wishbone:cpu|wshbn_timer:SLV1|mtime0[9]                                    ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 1.196      ;
; 1.098 ; riscv_wishbone:cpu|riscv_cpu_no:cpu1|riscv_fetch:riscv_fetch|state.ready ; riscv_wishbone:cpu|riscv_cpu_no:cpu1|riscv_fetch:riscv_fetch|program_counter[28] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.048      ; 1.230      ;
; 1.098 ; riscv_wishbone:cpu|riscv_cpu_no:cpu1|riscv_fetch:riscv_fetch|state.ready ; riscv_wishbone:cpu|riscv_cpu_no:cpu1|riscv_fetch:riscv_fetch|npc[18]             ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.048      ; 1.230      ;
; 1.098 ; riscv_wishbone:cpu|riscv_cpu_no:cpu1|riscv_fetch:riscv_fetch|state.ready ; riscv_wishbone:cpu|riscv_cpu_no:cpu1|riscv_fetch:riscv_fetch|npc[24]             ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.048      ; 1.230      ;
; 1.220 ; riscv_wishbone:cpu|wshbn_timer:SLV1|tmr_ctrl[0]                          ; riscv_wishbone:cpu|wshbn_timer:SLV1|mtime0[16]                                   ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.039      ; 1.343      ;
; 1.220 ; riscv_wishbone:cpu|wshbn_timer:SLV1|tmr_ctrl[0]                          ; riscv_wishbone:cpu|wshbn_timer:SLV1|mtime0[17]                                   ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.039      ; 1.343      ;
; 1.220 ; riscv_wishbone:cpu|wshbn_timer:SLV1|tmr_ctrl[0]                          ; riscv_wishbone:cpu|wshbn_timer:SLV1|mtime0[18]                                   ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.039      ; 1.343      ;
; 1.220 ; riscv_wishbone:cpu|wshbn_timer:SLV1|tmr_ctrl[0]                          ; riscv_wishbone:cpu|wshbn_timer:SLV1|mtime0[19]                                   ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.039      ; 1.343      ;
; 1.220 ; riscv_wishbone:cpu|wshbn_timer:SLV1|tmr_ctrl[0]                          ; riscv_wishbone:cpu|wshbn_timer:SLV1|mtime0[20]                                   ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.039      ; 1.343      ;
; 1.220 ; riscv_wishbone:cpu|wshbn_timer:SLV1|tmr_ctrl[0]                          ; riscv_wishbone:cpu|wshbn_timer:SLV1|mtime0[21]                                   ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.039      ; 1.343      ;
; 1.220 ; riscv_wishbone:cpu|wshbn_timer:SLV1|tmr_ctrl[0]                          ; riscv_wishbone:cpu|wshbn_timer:SLV1|mtime0[22]                                   ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.039      ; 1.343      ;
; 1.220 ; riscv_wishbone:cpu|wshbn_timer:SLV1|tmr_ctrl[0]                          ; riscv_wishbone:cpu|wshbn_timer:SLV1|mtime0[23]                                   ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.039      ; 1.343      ;
; 1.220 ; riscv_wishbone:cpu|wshbn_timer:SLV1|tmr_ctrl[0]                          ; riscv_wishbone:cpu|wshbn_timer:SLV1|mtime0[24]                                   ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.039      ; 1.343      ;
; 1.220 ; riscv_wishbone:cpu|wshbn_timer:SLV1|tmr_ctrl[0]                          ; riscv_wishbone:cpu|wshbn_timer:SLV1|mtime0[25]                                   ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.039      ; 1.343      ;
; 1.220 ; riscv_wishbone:cpu|wshbn_timer:SLV1|tmr_ctrl[0]                          ; riscv_wishbone:cpu|wshbn_timer:SLV1|mtime0[26]                                   ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.039      ; 1.343      ;
; 1.220 ; riscv_wishbone:cpu|wshbn_timer:SLV1|tmr_ctrl[0]                          ; riscv_wishbone:cpu|wshbn_timer:SLV1|mtime0[27]                                   ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.039      ; 1.343      ;
; 1.220 ; riscv_wishbone:cpu|wshbn_timer:SLV1|tmr_ctrl[0]                          ; riscv_wishbone:cpu|wshbn_timer:SLV1|mtime0[28]                                   ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.039      ; 1.343      ;
; 1.220 ; riscv_wishbone:cpu|wshbn_timer:SLV1|tmr_ctrl[0]                          ; riscv_wishbone:cpu|wshbn_timer:SLV1|mtime0[29]                                   ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.039      ; 1.343      ;
; 1.220 ; riscv_wishbone:cpu|wshbn_timer:SLV1|tmr_ctrl[0]                          ; riscv_wishbone:cpu|wshbn_timer:SLV1|mtime0[30]                                   ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.039      ; 1.343      ;
; 1.220 ; riscv_wishbone:cpu|wshbn_timer:SLV1|tmr_ctrl[0]                          ; riscv_wishbone:cpu|wshbn_timer:SLV1|mtime0[31]                                   ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.039      ; 1.343      ;
; 1.222 ; riscv_wishbone:cpu|riscv_cpu_no:cpu1|riscv_fetch:riscv_fetch|state.ready ; riscv_wishbone:cpu|riscv_cpu_no:cpu1|riscv_fetch:riscv_fetch|npc[0]              ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 1.350      ;
; 1.230 ; riscv_wishbone:cpu|riscv_cpu_no:cpu1|riscv_fetch:riscv_fetch|state.ready ; riscv_wishbone:cpu|riscv_cpu_no:cpu1|riscv_fetch:riscv_fetch|instruction_reg[6]  ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.147     ; 1.167      ;
; 1.230 ; riscv_wishbone:cpu|riscv_cpu_no:cpu1|riscv_fetch:riscv_fetch|state.ready ; riscv_wishbone:cpu|riscv_cpu_no:cpu1|riscv_fetch:riscv_fetch|instruction_reg[31] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.147     ; 1.167      ;
; 1.230 ; riscv_wishbone:cpu|riscv_cpu_no:cpu1|riscv_fetch:riscv_fetch|state.ready ; riscv_wishbone:cpu|riscv_cpu_no:cpu1|riscv_fetch:riscv_fetch|take_br_r           ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.147     ; 1.167      ;
; 1.246 ; riscv_wishbone:cpu|riscv_cpu_no:cpu1|riscv_fetch:riscv_fetch|state.ready ; riscv_wishbone:cpu|riscv_cpu_no:cpu1|riscv_fetch:riscv_fetch|npc[2]              ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.391      ;
; 1.246 ; riscv_wishbone:cpu|riscv_cpu_no:cpu1|riscv_fetch:riscv_fetch|state.ready ; riscv_wishbone:cpu|riscv_cpu_no:cpu1|riscv_fetch:riscv_fetch|npc[3]              ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.391      ;
; 1.301 ; riscv_wishbone:cpu|riscv_cpu_no:cpu1|riscv_fetch:riscv_fetch|state.ready ; riscv_wishbone:cpu|riscv_cpu_no:cpu1|riscv_fetch:riscv_fetch|npc[28]             ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.155     ; 1.230      ;
; 1.301 ; riscv_wishbone:cpu|riscv_cpu_no:cpu1|riscv_fetch:riscv_fetch|state.ready ; riscv_wishbone:cpu|riscv_cpu_no:cpu1|riscv_fetch:riscv_fetch|npc[25]             ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.155     ; 1.230      ;
; 1.301 ; riscv_wishbone:cpu|riscv_cpu_no:cpu1|riscv_fetch:riscv_fetch|state.ready ; riscv_wishbone:cpu|riscv_cpu_no:cpu1|riscv_fetch:riscv_fetch|npc[27]             ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.155     ; 1.230      ;
; 1.358 ; riscv_wishbone:cpu|riscv_cpu_no:cpu1|riscv_fetch:riscv_fetch|state.ready ; riscv_wishbone:cpu|riscv_cpu_no:cpu1|riscv_fetch:riscv_fetch|program_counter[3]  ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.049      ; 1.491      ;
; 1.358 ; riscv_wishbone:cpu|riscv_cpu_no:cpu1|riscv_fetch:riscv_fetch|state.ready ; riscv_wishbone:cpu|riscv_cpu_no:cpu1|riscv_fetch:riscv_fetch|program_counter[4]  ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.049      ; 1.491      ;
; 1.383 ; riscv_wishbone:cpu|riscv_cpu_no:cpu1|riscv_fetch:riscv_fetch|state.ready ; riscv_wishbone:cpu|riscv_cpu_no:cpu1|riscv_fetch:riscv_fetch|instruction_reg[25] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.084      ; 1.551      ;
; 1.383 ; riscv_wishbone:cpu|riscv_cpu_no:cpu1|riscv_fetch:riscv_fetch|state.ready ; riscv_wishbone:cpu|riscv_cpu_no:cpu1|riscv_fetch:riscv_fetch|instruction_reg[22] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.084      ; 1.551      ;
; 1.383 ; riscv_wishbone:cpu|riscv_cpu_no:cpu1|riscv_fetch:riscv_fetch|state.ready ; riscv_wishbone:cpu|riscv_cpu_no:cpu1|riscv_fetch:riscv_fetch|instruction_reg[21] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.084      ; 1.551      ;
; 1.383 ; riscv_wishbone:cpu|riscv_cpu_no:cpu1|riscv_fetch:riscv_fetch|state.ready ; riscv_wishbone:cpu|riscv_cpu_no:cpu1|riscv_fetch:riscv_fetch|npc[5]              ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.084      ; 1.551      ;
; 1.389 ; riscv_wishbone:cpu|riscv_cpu_no:cpu1|riscv_fetch:riscv_fetch|state.ready ; riscv_wishbone:cpu|riscv_cpu_no:cpu1|riscv_fetch:riscv_fetch|instruction_reg[9]  ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 1.541      ;
; 1.389 ; riscv_wishbone:cpu|riscv_cpu_no:cpu1|riscv_fetch:riscv_fetch|state.ready ; riscv_wishbone:cpu|riscv_cpu_no:cpu1|riscv_fetch:riscv_fetch|instruction_reg[19] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 1.541      ;
; 1.389 ; riscv_wishbone:cpu|riscv_cpu_no:cpu1|riscv_fetch:riscv_fetch|state.ready ; riscv_wishbone:cpu|riscv_cpu_no:cpu1|riscv_fetch:riscv_fetch|instruction_reg[23] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 1.541      ;
; 1.389 ; riscv_wishbone:cpu|riscv_cpu_no:cpu1|riscv_fetch:riscv_fetch|state.ready ; riscv_wishbone:cpu|riscv_cpu_no:cpu1|riscv_fetch:riscv_fetch|instruction_reg[24] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 1.541      ;
; 1.405 ; riscv_wishbone:cpu|riscv_cpu_no:cpu1|riscv_fetch:riscv_fetch|state.ready ; riscv_wishbone:cpu|riscv_cpu_no:cpu1|riscv_fetch:riscv_fetch|npc[10]             ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.050      ; 1.539      ;
; 1.419 ; riscv_wishbone:cpu|riscv_cpu_no:cpu1|riscv_fetch:riscv_fetch|state.ready ; riscv_wishbone:cpu|riscv_cpu_no:cpu1|riscv_fetch:riscv_fetch|instruction_reg[27] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 1.538      ;
; 1.419 ; riscv_wishbone:cpu|riscv_cpu_no:cpu1|riscv_fetch:riscv_fetch|state.ready ; riscv_wishbone:cpu|riscv_cpu_no:cpu1|riscv_fetch:riscv_fetch|npc[7]              ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 1.538      ;
; 1.434 ; riscv_wishbone:cpu|riscv_cpu_no:cpu1|riscv_fetch:riscv_fetch|state.ready ; riscv_wishbone:cpu|riscv_cpu_no:cpu1|riscv_fetch:riscv_fetch|program_counter[12] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.164     ; 1.354      ;
; 1.434 ; riscv_wishbone:cpu|riscv_cpu_no:cpu1|riscv_fetch:riscv_fetch|state.ready ; riscv_wishbone:cpu|riscv_cpu_no:cpu1|riscv_fetch:riscv_fetch|program_counter[25] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.164     ; 1.354      ;
; 1.434 ; riscv_wishbone:cpu|riscv_cpu_no:cpu1|riscv_fetch:riscv_fetch|state.ready ; riscv_wishbone:cpu|riscv_cpu_no:cpu1|riscv_fetch:riscv_fetch|program_counter[24] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.164     ; 1.354      ;
; 1.483 ; button_debouncer:debouncer|data_out                                      ; riscv_wishbone:cpu|wshbn_timer:SLV1|mtime0[0]                                    ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.639      ;
; 1.523 ; riscv_wishbone:cpu|riscv_cpu_no:cpu1|riscv_fetch:riscv_fetch|state.ready ; riscv_wishbone:cpu|riscv_cpu_no:cpu1|riscv_fetch:riscv_fetch|npc[4]              ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.152     ; 1.455      ;
; 1.524 ; riscv_wishbone:cpu|riscv_cpu_no:cpu1|riscv_fetch:riscv_fetch|state.ready ; riscv_wishbone:cpu|riscv_cpu_no:cpu1|riscv_fetch:riscv_fetch|program_counter[2]  ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.059      ; 1.667      ;
; 1.524 ; riscv_wishbone:cpu|riscv_cpu_no:cpu1|riscv_fetch:riscv_fetch|state.ready ; riscv_wishbone:cpu|riscv_cpu_no:cpu1|riscv_fetch:riscv_fetch|program_counter[13] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.059      ; 1.667      ;
; 1.564 ; riscv_wishbone:cpu|riscv_cpu_no:cpu1|riscv_fetch:riscv_fetch|state.ready ; riscv_wishbone:cpu|riscv_cpu_no:cpu1|riscv_fetch:riscv_fetch|program_counter[10] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.067      ; 1.715      ;
; 1.564 ; riscv_wishbone:cpu|riscv_cpu_no:cpu1|riscv_fetch:riscv_fetch|state.ready ; riscv_wishbone:cpu|riscv_cpu_no:cpu1|riscv_fetch:riscv_fetch|program_counter[7]  ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.067      ; 1.715      ;
; 1.564 ; riscv_wishbone:cpu|riscv_cpu_no:cpu1|riscv_fetch:riscv_fetch|state.ready ; riscv_wishbone:cpu|riscv_cpu_no:cpu1|riscv_fetch:riscv_fetch|program_counter[1]  ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.067      ; 1.715      ;
; 1.564 ; riscv_wishbone:cpu|riscv_cpu_no:cpu1|riscv_fetch:riscv_fetch|state.ready ; riscv_wishbone:cpu|riscv_cpu_no:cpu1|riscv_fetch:riscv_fetch|program_counter[0]  ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.067      ; 1.715      ;
; 1.569 ; riscv_wishbone:cpu|riscv_cpu_no:cpu1|riscv_fetch:riscv_fetch|state.ready ; riscv_wishbone:cpu|riscv_cpu_no:cpu1|riscv_fetch:riscv_fetch|instruction_reg[26] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.146     ; 1.507      ;
; 1.569 ; riscv_wishbone:cpu|riscv_cpu_no:cpu1|riscv_fetch:riscv_fetch|state.ready ; riscv_wishbone:cpu|riscv_cpu_no:cpu1|riscv_fetch:riscv_fetch|instruction_reg[8]  ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.146     ; 1.507      ;
; 1.569 ; riscv_wishbone:cpu|riscv_cpu_no:cpu1|riscv_fetch:riscv_fetch|state.ready ; riscv_wishbone:cpu|riscv_cpu_no:cpu1|riscv_fetch:riscv_fetch|instruction_reg[7]  ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.146     ; 1.507      ;
; 1.569 ; riscv_wishbone:cpu|riscv_cpu_no:cpu1|riscv_fetch:riscv_fetch|state.ready ; riscv_wishbone:cpu|riscv_cpu_no:cpu1|riscv_fetch:riscv_fetch|instruction_reg[18] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.146     ; 1.507      ;
; 1.569 ; riscv_wishbone:cpu|riscv_cpu_no:cpu1|riscv_fetch:riscv_fetch|state.ready ; riscv_wishbone:cpu|riscv_cpu_no:cpu1|riscv_fetch:riscv_fetch|instruction_reg[17] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.146     ; 1.507      ;
; 1.569 ; riscv_wishbone:cpu|riscv_cpu_no:cpu1|riscv_fetch:riscv_fetch|state.ready ; riscv_wishbone:cpu|riscv_cpu_no:cpu1|riscv_fetch:riscv_fetch|instruction_reg[11] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.146     ; 1.507      ;
; 1.583 ; riscv_wishbone:cpu|riscv_cpu_no:cpu1|riscv_fetch:riscv_fetch|state.ready ; riscv_wishbone:cpu|riscv_cpu_no:cpu1|riscv_fetch:riscv_fetch|instruction_reg[14] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.075      ; 1.742      ;
; 1.589 ; riscv_wishbone:cpu|riscv_cpu_no:cpu1|riscv_fetch:riscv_fetch|state.ready ; riscv_wishbone:cpu|riscv_cpu_no:cpu1|riscv_fetch:riscv_fetch|program_counter[26] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.163     ; 1.510      ;
; 1.594 ; riscv_wishbone:cpu|riscv_cpu_no:cpu1|riscv_fetch:riscv_fetch|state.ready ; riscv_wishbone:cpu|riscv_cpu_no:cpu1|riscv_fetch:riscv_fetch|npc[17]             ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 1.734      ;
; 1.605 ; riscv_wishbone:cpu|riscv_cpu_no:cpu1|riscv_fetch:riscv_fetch|state.ready ; riscv_wishbone:cpu|riscv_cpu_no:cpu1|riscv_fetch:riscv_fetch|instruction_reg[1]  ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.147     ; 1.542      ;
; 1.605 ; riscv_wishbone:cpu|riscv_cpu_no:cpu1|riscv_fetch:riscv_fetch|state.ready ; riscv_wishbone:cpu|riscv_cpu_no:cpu1|riscv_fetch:riscv_fetch|instruction_reg[2]  ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.147     ; 1.542      ;
; 1.605 ; riscv_wishbone:cpu|riscv_cpu_no:cpu1|riscv_fetch:riscv_fetch|state.ready ; riscv_wishbone:cpu|riscv_cpu_no:cpu1|riscv_fetch:riscv_fetch|instruction_reg[4]  ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.147     ; 1.542      ;
; 1.605 ; riscv_wishbone:cpu|riscv_cpu_no:cpu1|riscv_fetch:riscv_fetch|state.ready ; riscv_wishbone:cpu|riscv_cpu_no:cpu1|riscv_fetch:riscv_fetch|instruction_reg[13] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.147     ; 1.542      ;
+-------+--------------------------------------------------------------------------+----------------------------------------------------------------------------------+----------------------------------------------------+----------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                    ;
+--------+--------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                        ; To Node                                                                                                                                               ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 0.649  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]                      ; riscv_wishbone:cpu|d_cache:M1|altsyncram:altsyncram_component|altsyncram_mot3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[3]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.045      ; 0.778      ;
; 0.649  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]                      ; riscv_wishbone:cpu|d_cache:M1|altsyncram:altsyncram_component|altsyncram_mot3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[4]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.045      ; 0.778      ;
; 0.649  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]                      ; riscv_wishbone:cpu|d_cache:M1|altsyncram:altsyncram_component|altsyncram_mot3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[5]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.045      ; 0.778      ;
; 0.649  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]                      ; riscv_wishbone:cpu|d_cache:M1|altsyncram:altsyncram_component|altsyncram_mot3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[6]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.045      ; 0.778      ;
; 0.649  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]                      ; riscv_wishbone:cpu|d_cache:M1|altsyncram:altsyncram_component|altsyncram_mot3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[7]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.045      ; 0.778      ;
; 0.649  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]                      ; riscv_wishbone:cpu|d_cache:M1|altsyncram:altsyncram_component|altsyncram_mot3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[8]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.045      ; 0.778      ;
; 0.649  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]                      ; riscv_wishbone:cpu|d_cache:M1|altsyncram:altsyncram_component|altsyncram_mot3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[9]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.045      ; 0.778      ;
; 0.649  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]                      ; riscv_wishbone:cpu|d_cache:M1|altsyncram:altsyncram_component|altsyncram_mot3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[10]           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.045      ; 0.778      ;
; 0.649  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]                      ; riscv_wishbone:cpu|d_cache:M1|altsyncram:altsyncram_component|altsyncram_mot3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[11]           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.045      ; 0.778      ;
; 0.649  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]                      ; riscv_wishbone:cpu|d_cache:M1|altsyncram:altsyncram_component|altsyncram_mot3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[0]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.045      ; 0.778      ;
; 0.649  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]                      ; riscv_wishbone:cpu|d_cache:M1|altsyncram:altsyncram_component|altsyncram_mot3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[1]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.045      ; 0.778      ;
; 0.649  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]                      ; riscv_wishbone:cpu|d_cache:M1|altsyncram:altsyncram_component|altsyncram_mot3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[2]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.045      ; 0.778      ;
; 0.659  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.785      ;
; 0.659  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[2]~reg0                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.785      ;
; 0.665  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                      ; riscv_wishbone:cpu|i_cache:M0|altsyncram:altsyncram_component|altsyncram_cbc1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[1] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.044      ; 0.793      ;
; 0.665  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                      ; riscv_wishbone:cpu|i_cache:M0|altsyncram:altsyncram_component|altsyncram_cbc1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.044      ; 0.793      ;
; 0.665  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                      ; riscv_wishbone:cpu|i_cache:M0|altsyncram:altsyncram_component|altsyncram_cbc1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.044      ; 0.793      ;
; 0.665  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                      ; riscv_wishbone:cpu|i_cache:M0|altsyncram:altsyncram_component|altsyncram_cbc1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[5] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.044      ; 0.793      ;
; 0.665  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                      ; riscv_wishbone:cpu|i_cache:M0|altsyncram:altsyncram_component|altsyncram_cbc1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.044      ; 0.793      ;
; 0.665  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                      ; riscv_wishbone:cpu|i_cache:M0|altsyncram:altsyncram_component|altsyncram_cbc1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[4] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.044      ; 0.793      ;
; 0.700  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.059      ; 0.843      ;
; 0.700  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.059      ; 0.843      ;
; 0.700  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.059      ; 0.843      ;
; 0.705  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.058      ; 0.847      ;
; 0.705  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.058      ; 0.847      ;
; 0.705  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3]                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.058      ; 0.847      ;
; 0.705  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4]                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.058      ; 0.847      ;
; 0.705  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[5]                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.058      ; 0.847      ;
; 0.705  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[6]                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.058      ; 0.847      ;
; 0.705  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7]                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.058      ; 0.847      ;
; 0.705  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[8]                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.058      ; 0.847      ;
; 0.705  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[9]                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.058      ; 0.847      ;
; 0.770  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; riscv_wishbone:cpu|i_cache:M0|altsyncram:altsyncram_component|altsyncram_cbc1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[10]           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.049      ; 0.903      ;
; 0.770  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; riscv_wishbone:cpu|i_cache:M0|altsyncram:altsyncram_component|altsyncram_cbc1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[9]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.049      ; 0.903      ;
; 0.770  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; riscv_wishbone:cpu|i_cache:M0|altsyncram:altsyncram_component|altsyncram_cbc1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[8]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.049      ; 0.903      ;
; 0.770  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; riscv_wishbone:cpu|i_cache:M0|altsyncram:altsyncram_component|altsyncram_cbc1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[7]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.049      ; 0.903      ;
; 0.770  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; riscv_wishbone:cpu|i_cache:M0|altsyncram:altsyncram_component|altsyncram_cbc1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[6]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.049      ; 0.903      ;
; 0.770  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; riscv_wishbone:cpu|i_cache:M0|altsyncram:altsyncram_component|altsyncram_cbc1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[5]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.049      ; 0.903      ;
; 0.770  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; riscv_wishbone:cpu|i_cache:M0|altsyncram:altsyncram_component|altsyncram_cbc1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[4]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.049      ; 0.903      ;
; 0.770  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; riscv_wishbone:cpu|i_cache:M0|altsyncram:altsyncram_component|altsyncram_cbc1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[3]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.049      ; 0.903      ;
; 0.770  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; riscv_wishbone:cpu|i_cache:M0|altsyncram:altsyncram_component|altsyncram_cbc1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[2]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.049      ; 0.903      ;
; 0.770  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; riscv_wishbone:cpu|i_cache:M0|altsyncram:altsyncram_component|altsyncram_cbc1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[1]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.049      ; 0.903      ;
; 0.770  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; riscv_wishbone:cpu|i_cache:M0|altsyncram:altsyncram_component|altsyncram_cbc1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[0]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.049      ; 0.903      ;
; 0.777  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.064      ; 0.925      ;
; 0.801  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 0.948      ;
; 0.801  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 0.948      ;
; 0.840  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.045      ; 0.969      ;
; 0.875  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][4]                      ; riscv_wishbone:cpu|d_cache:M1|altsyncram:altsyncram_component|altsyncram_mot3:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[3]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.025      ; 0.984      ;
; 0.875  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][4]                      ; riscv_wishbone:cpu|d_cache:M1|altsyncram:altsyncram_component|altsyncram_mot3:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[2]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.025      ; 0.984      ;
; 0.875  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][4]                      ; riscv_wishbone:cpu|d_cache:M1|altsyncram:altsyncram_component|altsyncram_mot3:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[1]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.025      ; 0.984      ;
; 0.875  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][4]                      ; riscv_wishbone:cpu|d_cache:M1|altsyncram:altsyncram_component|altsyncram_mot3:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[0]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.025      ; 0.984      ;
; 0.900  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][3]                      ; riscv_wishbone:cpu|d_cache:M1|altsyncram:altsyncram_component|altsyncram_mot3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[1] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.023      ; 1.007      ;
; 0.900  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][3]                      ; riscv_wishbone:cpu|d_cache:M1|altsyncram:altsyncram_component|altsyncram_mot3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.023      ; 1.007      ;
; 0.900  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][3]                      ; riscv_wishbone:cpu|d_cache:M1|altsyncram:altsyncram_component|altsyncram_mot3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.023      ; 1.007      ;
; 0.900  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][3]                      ; riscv_wishbone:cpu|d_cache:M1|altsyncram:altsyncram_component|altsyncram_mot3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[4] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.023      ; 1.007      ;
; 0.900  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][3]                      ; riscv_wishbone:cpu|d_cache:M1|altsyncram:altsyncram_component|altsyncram_mot3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[5] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.023      ; 1.007      ;
; 0.900  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][3]                      ; riscv_wishbone:cpu|d_cache:M1|altsyncram:altsyncram_component|altsyncram_mot3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.023      ; 1.007      ;
; 0.964  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][3]                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 1.111      ;
; 0.964  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][2]                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 1.111      ;
; 0.964  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][1]                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 1.111      ;
; 0.964  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][0]                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 1.111      ;
; 0.964  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][4]                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 1.111      ;
; 0.964  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][3]                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 1.111      ;
; 0.964  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][2]                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 1.111      ;
; 0.964  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][1]                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 1.111      ;
; 0.964  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 1.111      ;
; 0.964  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][4]                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 1.111      ;
; 0.971  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][3]                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 1.117      ;
; 0.971  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][4]                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 1.117      ;
; 0.971  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][0]                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 1.117      ;
; 0.971  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][1]                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 1.117      ;
; 0.971  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][2]                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 1.117      ;
; 0.971  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 1.117      ;
; 0.971  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 1.117      ;
; 0.971  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 1.117      ;
; 0.971  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 1.117      ;
; 0.971  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 1.117      ;
; 0.972  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; riscv_wishbone:cpu|i_cache:M0|altsyncram:altsyncram_component|altsyncram_cbc1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[0]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.044      ; 1.100      ;
; 0.972  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; riscv_wishbone:cpu|i_cache:M0|altsyncram:altsyncram_component|altsyncram_cbc1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[3]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.044      ; 1.100      ;
; 0.972  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; riscv_wishbone:cpu|i_cache:M0|altsyncram:altsyncram_component|altsyncram_cbc1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[2]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.044      ; 1.100      ;
; 0.972  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; riscv_wishbone:cpu|i_cache:M0|altsyncram:altsyncram_component|altsyncram_cbc1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[1]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.044      ; 1.100      ;
; 0.973  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[1]                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 1.118      ;
; 0.973  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 1.118      ;
; 0.973  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 1.118      ;
; 0.973  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 1.118      ;
; 0.973  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 1.118      ;
; 0.973  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 1.118      ;
; 1.002  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]                      ; riscv_wishbone:cpu|d_cache:M1|altsyncram:altsyncram_component|altsyncram_mot3:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[3]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.025      ; 1.111      ;
; 1.002  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]                      ; riscv_wishbone:cpu|d_cache:M1|altsyncram:altsyncram_component|altsyncram_mot3:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[2]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.025      ; 1.111      ;
; 1.002  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]                      ; riscv_wishbone:cpu|d_cache:M1|altsyncram:altsyncram_component|altsyncram_mot3:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[1]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.025      ; 1.111      ;
; 1.002  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]                      ; riscv_wishbone:cpu|d_cache:M1|altsyncram:altsyncram_component|altsyncram_mot3:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[0]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.025      ; 1.111      ;
; 1.030  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                      ; riscv_wishbone:cpu|i_cache:M0|altsyncram:altsyncram_component|altsyncram_cbc1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[0]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.044      ; 1.158      ;
; 1.030  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                      ; riscv_wishbone:cpu|i_cache:M0|altsyncram:altsyncram_component|altsyncram_cbc1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[3]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.044      ; 1.158      ;
; 1.030  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                      ; riscv_wishbone:cpu|i_cache:M0|altsyncram:altsyncram_component|altsyncram_cbc1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[2]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.044      ; 1.158      ;
; 1.030  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                      ; riscv_wishbone:cpu|i_cache:M0|altsyncram:altsyncram_component|altsyncram_cbc1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[1]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.044      ; 1.158      ;
; 1.097  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; riscv_wishbone:cpu|i_cache:M0|altsyncram:altsyncram_component|altsyncram_cbc1:auto_generated|sld_mod_ram_rom:mgl_prim2|is_in_use_reg                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.065      ; 1.246      ;
; 1.106  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; riscv_wishbone:cpu|d_cache:M1|altsyncram:altsyncram_component|altsyncram_mot3:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 1.236      ;
; 1.106  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; riscv_wishbone:cpu|d_cache:M1|altsyncram:altsyncram_component|altsyncram_mot3:auto_generated|sld_mod_ram_rom:mgl_prim2|is_in_use_reg                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 1.236      ;
; 1.265  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; riscv_wishbone:cpu|i_cache:M0|altsyncram:altsyncram_component|altsyncram_cbc1:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 1.421      ;
; 50.228 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; -50.000      ; 0.533      ; 0.845      ;
+--------+--------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'CLOCK_50'                                                                                             ;
+--------+--------------+----------------+------------------+----------+------------+--------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock    ; Clock Edge ; Target                                                       ;
+--------+--------------+----------------+------------------+----------+------------+--------------------------------------------------------------+
; 9.400  ; 9.400        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; pll_50|altpll_component|auto_generated|pll1|clk[0]           ;
; 9.400  ; 9.400        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; pll_50|altpll_component|auto_generated|pll1|observablevcoout ;
; 9.448  ; 9.448        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLOCK_50~input|o                                             ;
; 9.451  ; 9.451        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; pll_50|altpll_component|auto_generated|pll1|inclk[0]         ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLOCK_50~input|i                                             ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLOCK_50~input|i                                             ;
; 10.549 ; 10.549       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; pll_50|altpll_component|auto_generated|pll1|inclk[0]         ;
; 10.552 ; 10.552       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLOCK_50~input|o                                             ;
; 10.599 ; 10.599       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; pll_50|altpll_component|auto_generated|pll1|clk[0]           ;
; 10.599 ; 10.599       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; pll_50|altpll_component|auto_generated|pll1|observablevcoout ;
; 16.000 ; 20.000       ; 4.000          ; Port Rate        ; CLOCK_50 ; Rise       ; CLOCK_50                                                     ;
+--------+--------------+----------------+------------------+----------+------------+--------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'pll_50|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                         ;
+-------+--------------+----------------+------------------+----------------------------------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                              ; Clock Edge ; Target                                                                                                                                                    ;
+-------+--------------+----------------+------------------+----------------------------------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; 9.750 ; 9.980        ; 0.230          ; Low Pulse Width  ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; riscv_wishbone:cpu|d_cache:M1|altsyncram:altsyncram_component|altsyncram_mot3:auto_generated|altsyncram_lbr2:altsyncram1|ram_block3a2~porta_address_reg0  ;
; 9.750 ; 9.980        ; 0.230          ; Low Pulse Width  ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; riscv_wishbone:cpu|d_cache:M1|altsyncram:altsyncram_component|altsyncram_mot3:auto_generated|altsyncram_lbr2:altsyncram1|ram_block3a2~porta_we_reg        ;
; 9.750 ; 9.980        ; 0.230          ; Low Pulse Width  ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; riscv_wishbone:cpu|i_cache:M0|altsyncram:altsyncram_component|altsyncram_cbc1:auto_generated|altsyncram_ivd2:altsyncram1|ram_block3a5~porta_address_reg0  ;
; 9.750 ; 9.980        ; 0.230          ; Low Pulse Width  ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; riscv_wishbone:cpu|i_cache:M0|altsyncram:altsyncram_component|altsyncram_cbc1:auto_generated|altsyncram_ivd2:altsyncram1|ram_block3a5~porta_re_reg        ;
; 9.751 ; 9.981        ; 0.230          ; Low Pulse Width  ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; riscv_wishbone:cpu|d_cache:M1|altsyncram:altsyncram_component|altsyncram_mot3:auto_generated|altsyncram_lbr2:altsyncram1|ram_block3a10~porta_address_reg0 ;
; 9.751 ; 9.981        ; 0.230          ; Low Pulse Width  ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; riscv_wishbone:cpu|d_cache:M1|altsyncram:altsyncram_component|altsyncram_mot3:auto_generated|altsyncram_lbr2:altsyncram1|ram_block3a10~porta_we_reg       ;
; 9.751 ; 9.981        ; 0.230          ; Low Pulse Width  ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; riscv_wishbone:cpu|d_cache:M1|altsyncram:altsyncram_component|altsyncram_mot3:auto_generated|altsyncram_lbr2:altsyncram1|ram_block3a13~porta_address_reg0 ;
; 9.751 ; 9.981        ; 0.230          ; Low Pulse Width  ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; riscv_wishbone:cpu|d_cache:M1|altsyncram:altsyncram_component|altsyncram_mot3:auto_generated|altsyncram_lbr2:altsyncram1|ram_block3a13~porta_we_reg       ;
; 9.751 ; 9.981        ; 0.230          ; Low Pulse Width  ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; riscv_wishbone:cpu|d_cache:M1|altsyncram:altsyncram_component|altsyncram_mot3:auto_generated|altsyncram_lbr2:altsyncram1|ram_block3a14~porta_address_reg0 ;
; 9.751 ; 9.981        ; 0.230          ; Low Pulse Width  ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; riscv_wishbone:cpu|d_cache:M1|altsyncram:altsyncram_component|altsyncram_mot3:auto_generated|altsyncram_lbr2:altsyncram1|ram_block3a14~porta_we_reg       ;
; 9.751 ; 9.981        ; 0.230          ; Low Pulse Width  ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; riscv_wishbone:cpu|d_cache:M1|altsyncram:altsyncram_component|altsyncram_mot3:auto_generated|altsyncram_lbr2:altsyncram1|ram_block3a3~porta_address_reg0  ;
; 9.751 ; 9.981        ; 0.230          ; Low Pulse Width  ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; riscv_wishbone:cpu|d_cache:M1|altsyncram:altsyncram_component|altsyncram_mot3:auto_generated|altsyncram_lbr2:altsyncram1|ram_block3a3~porta_we_reg        ;
; 9.751 ; 9.981        ; 0.230          ; Low Pulse Width  ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; riscv_wishbone:cpu|d_cache:M1|altsyncram:altsyncram_component|altsyncram_mot3:auto_generated|altsyncram_lbr2:altsyncram1|ram_block3a8~porta_address_reg0  ;
; 9.751 ; 9.981        ; 0.230          ; Low Pulse Width  ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; riscv_wishbone:cpu|d_cache:M1|altsyncram:altsyncram_component|altsyncram_mot3:auto_generated|altsyncram_lbr2:altsyncram1|ram_block3a8~porta_we_reg        ;
; 9.751 ; 9.981        ; 0.230          ; Low Pulse Width  ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; riscv_wishbone:cpu|i_cache:M0|altsyncram:altsyncram_component|altsyncram_cbc1:auto_generated|altsyncram_ivd2:altsyncram1|ram_block3a0~porta_address_reg0  ;
; 9.751 ; 9.981        ; 0.230          ; Low Pulse Width  ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; riscv_wishbone:cpu|i_cache:M0|altsyncram:altsyncram_component|altsyncram_cbc1:auto_generated|altsyncram_ivd2:altsyncram1|ram_block3a0~porta_re_reg        ;
; 9.751 ; 9.981        ; 0.230          ; Low Pulse Width  ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; riscv_wishbone:cpu|i_cache:M0|altsyncram:altsyncram_component|altsyncram_cbc1:auto_generated|altsyncram_ivd2:altsyncram1|ram_block3a12~porta_address_reg0 ;
; 9.751 ; 9.981        ; 0.230          ; Low Pulse Width  ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; riscv_wishbone:cpu|i_cache:M0|altsyncram:altsyncram_component|altsyncram_cbc1:auto_generated|altsyncram_ivd2:altsyncram1|ram_block3a12~porta_re_reg       ;
; 9.751 ; 9.981        ; 0.230          ; Low Pulse Width  ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; riscv_wishbone:cpu|i_cache:M0|altsyncram:altsyncram_component|altsyncram_cbc1:auto_generated|altsyncram_ivd2:altsyncram1|ram_block3a1~porta_address_reg0  ;
; 9.751 ; 9.981        ; 0.230          ; Low Pulse Width  ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; riscv_wishbone:cpu|i_cache:M0|altsyncram:altsyncram_component|altsyncram_cbc1:auto_generated|altsyncram_ivd2:altsyncram1|ram_block3a1~porta_re_reg        ;
; 9.751 ; 9.981        ; 0.230          ; Low Pulse Width  ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; riscv_wishbone:cpu|i_cache:M0|altsyncram:altsyncram_component|altsyncram_cbc1:auto_generated|altsyncram_ivd2:altsyncram1|ram_block3a6~porta_address_reg0  ;
; 9.751 ; 9.981        ; 0.230          ; Low Pulse Width  ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; riscv_wishbone:cpu|i_cache:M0|altsyncram:altsyncram_component|altsyncram_cbc1:auto_generated|altsyncram_ivd2:altsyncram1|ram_block3a6~porta_re_reg        ;
; 9.752 ; 9.982        ; 0.230          ; Low Pulse Width  ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; riscv_wishbone:cpu|d_cache:M1|altsyncram:altsyncram_component|altsyncram_mot3:auto_generated|altsyncram_lbr2:altsyncram1|ram_block3a0~porta_address_reg0  ;
; 9.752 ; 9.982        ; 0.230          ; Low Pulse Width  ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; riscv_wishbone:cpu|d_cache:M1|altsyncram:altsyncram_component|altsyncram_mot3:auto_generated|altsyncram_lbr2:altsyncram1|ram_block3a0~porta_we_reg        ;
; 9.752 ; 9.982        ; 0.230          ; Low Pulse Width  ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; riscv_wishbone:cpu|d_cache:M1|altsyncram:altsyncram_component|altsyncram_mot3:auto_generated|altsyncram_lbr2:altsyncram1|ram_block3a12~porta_address_reg0 ;
; 9.752 ; 9.982        ; 0.230          ; Low Pulse Width  ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; riscv_wishbone:cpu|d_cache:M1|altsyncram:altsyncram_component|altsyncram_mot3:auto_generated|altsyncram_lbr2:altsyncram1|ram_block3a12~porta_we_reg       ;
; 9.752 ; 9.982        ; 0.230          ; Low Pulse Width  ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; riscv_wishbone:cpu|d_cache:M1|altsyncram:altsyncram_component|altsyncram_mot3:auto_generated|altsyncram_lbr2:altsyncram1|ram_block3a1~porta_address_reg0  ;
; 9.752 ; 9.982        ; 0.230          ; Low Pulse Width  ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; riscv_wishbone:cpu|d_cache:M1|altsyncram:altsyncram_component|altsyncram_mot3:auto_generated|altsyncram_lbr2:altsyncram1|ram_block3a1~porta_we_reg        ;
; 9.752 ; 9.982        ; 0.230          ; Low Pulse Width  ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; riscv_wishbone:cpu|d_cache:M1|altsyncram:altsyncram_component|altsyncram_mot3:auto_generated|altsyncram_lbr2:altsyncram1|ram_block3a2~porta_datain_reg0   ;
; 9.752 ; 9.982        ; 0.230          ; Low Pulse Width  ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; riscv_wishbone:cpu|d_cache:M1|altsyncram:altsyncram_component|altsyncram_mot3:auto_generated|altsyncram_lbr2:altsyncram1|ram_block3a5~porta_address_reg0  ;
; 9.752 ; 9.982        ; 0.230          ; Low Pulse Width  ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; riscv_wishbone:cpu|d_cache:M1|altsyncram:altsyncram_component|altsyncram_mot3:auto_generated|altsyncram_lbr2:altsyncram1|ram_block3a5~porta_we_reg        ;
; 9.752 ; 9.982        ; 0.230          ; Low Pulse Width  ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; riscv_wishbone:cpu|i_cache:M0|altsyncram:altsyncram_component|altsyncram_cbc1:auto_generated|altsyncram_ivd2:altsyncram1|ram_block3a4~porta_address_reg0  ;
; 9.752 ; 9.982        ; 0.230          ; Low Pulse Width  ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; riscv_wishbone:cpu|i_cache:M0|altsyncram:altsyncram_component|altsyncram_cbc1:auto_generated|altsyncram_ivd2:altsyncram1|ram_block3a4~porta_re_reg        ;
; 9.753 ; 9.983        ; 0.230          ; Low Pulse Width  ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; riscv_wishbone:cpu|d_cache:M1|altsyncram:altsyncram_component|altsyncram_mot3:auto_generated|altsyncram_lbr2:altsyncram1|ram_block3a10~porta_datain_reg0  ;
; 9.753 ; 9.983        ; 0.230          ; Low Pulse Width  ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; riscv_wishbone:cpu|d_cache:M1|altsyncram:altsyncram_component|altsyncram_mot3:auto_generated|altsyncram_lbr2:altsyncram1|ram_block3a13~porta_datain_reg0  ;
; 9.753 ; 9.983        ; 0.230          ; Low Pulse Width  ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; riscv_wishbone:cpu|d_cache:M1|altsyncram:altsyncram_component|altsyncram_mot3:auto_generated|altsyncram_lbr2:altsyncram1|ram_block3a14~porta_datain_reg0  ;
; 9.753 ; 9.983        ; 0.230          ; Low Pulse Width  ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; riscv_wishbone:cpu|d_cache:M1|altsyncram:altsyncram_component|altsyncram_mot3:auto_generated|altsyncram_lbr2:altsyncram1|ram_block3a15~porta_address_reg0 ;
; 9.753 ; 9.983        ; 0.230          ; Low Pulse Width  ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; riscv_wishbone:cpu|d_cache:M1|altsyncram:altsyncram_component|altsyncram_mot3:auto_generated|altsyncram_lbr2:altsyncram1|ram_block3a15~porta_we_reg       ;
; 9.753 ; 9.983        ; 0.230          ; Low Pulse Width  ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; riscv_wishbone:cpu|d_cache:M1|altsyncram:altsyncram_component|altsyncram_mot3:auto_generated|altsyncram_lbr2:altsyncram1|ram_block3a3~porta_datain_reg0   ;
; 9.753 ; 9.983        ; 0.230          ; Low Pulse Width  ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; riscv_wishbone:cpu|d_cache:M1|altsyncram:altsyncram_component|altsyncram_mot3:auto_generated|altsyncram_lbr2:altsyncram1|ram_block3a4~porta_address_reg0  ;
; 9.753 ; 9.983        ; 0.230          ; Low Pulse Width  ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; riscv_wishbone:cpu|d_cache:M1|altsyncram:altsyncram_component|altsyncram_mot3:auto_generated|altsyncram_lbr2:altsyncram1|ram_block3a4~porta_we_reg        ;
; 9.753 ; 9.983        ; 0.230          ; Low Pulse Width  ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; riscv_wishbone:cpu|d_cache:M1|altsyncram:altsyncram_component|altsyncram_mot3:auto_generated|altsyncram_lbr2:altsyncram1|ram_block3a6~porta_address_reg0  ;
; 9.753 ; 9.983        ; 0.230          ; Low Pulse Width  ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; riscv_wishbone:cpu|d_cache:M1|altsyncram:altsyncram_component|altsyncram_mot3:auto_generated|altsyncram_lbr2:altsyncram1|ram_block3a6~porta_we_reg        ;
; 9.753 ; 9.983        ; 0.230          ; Low Pulse Width  ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; riscv_wishbone:cpu|d_cache:M1|altsyncram:altsyncram_component|altsyncram_mot3:auto_generated|altsyncram_lbr2:altsyncram1|ram_block3a8~porta_datain_reg0   ;
; 9.753 ; 9.983        ; 0.230          ; Low Pulse Width  ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; riscv_wishbone:cpu|d_cache:M1|altsyncram:altsyncram_component|altsyncram_mot3:auto_generated|altsyncram_lbr2:altsyncram1|ram_block3a9~porta_address_reg0  ;
; 9.753 ; 9.983        ; 0.230          ; Low Pulse Width  ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; riscv_wishbone:cpu|d_cache:M1|altsyncram:altsyncram_component|altsyncram_mot3:auto_generated|altsyncram_lbr2:altsyncram1|ram_block3a9~porta_we_reg        ;
; 9.753 ; 9.983        ; 0.230          ; Low Pulse Width  ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; riscv_wishbone:cpu|i_cache:M0|altsyncram:altsyncram_component|altsyncram_cbc1:auto_generated|altsyncram_ivd2:altsyncram1|ram_block3a2~porta_address_reg0  ;
; 9.753 ; 9.983        ; 0.230          ; Low Pulse Width  ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; riscv_wishbone:cpu|i_cache:M0|altsyncram:altsyncram_component|altsyncram_cbc1:auto_generated|altsyncram_ivd2:altsyncram1|ram_block3a2~porta_re_reg        ;
; 9.754 ; 9.984        ; 0.230          ; Low Pulse Width  ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; riscv_wishbone:cpu|d_cache:M1|altsyncram:altsyncram_component|altsyncram_mot3:auto_generated|altsyncram_lbr2:altsyncram1|ram_block3a0~porta_datain_reg0   ;
; 9.754 ; 9.984        ; 0.230          ; Low Pulse Width  ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; riscv_wishbone:cpu|d_cache:M1|altsyncram:altsyncram_component|altsyncram_mot3:auto_generated|altsyncram_lbr2:altsyncram1|ram_block3a11~porta_address_reg0 ;
; 9.754 ; 9.984        ; 0.230          ; Low Pulse Width  ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; riscv_wishbone:cpu|d_cache:M1|altsyncram:altsyncram_component|altsyncram_mot3:auto_generated|altsyncram_lbr2:altsyncram1|ram_block3a11~porta_we_reg       ;
; 9.754 ; 9.984        ; 0.230          ; Low Pulse Width  ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; riscv_wishbone:cpu|d_cache:M1|altsyncram:altsyncram_component|altsyncram_mot3:auto_generated|altsyncram_lbr2:altsyncram1|ram_block3a12~porta_datain_reg0  ;
; 9.754 ; 9.984        ; 0.230          ; Low Pulse Width  ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; riscv_wishbone:cpu|d_cache:M1|altsyncram:altsyncram_component|altsyncram_mot3:auto_generated|altsyncram_lbr2:altsyncram1|ram_block3a1~porta_datain_reg0   ;
; 9.754 ; 9.984        ; 0.230          ; Low Pulse Width  ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; riscv_wishbone:cpu|d_cache:M1|altsyncram:altsyncram_component|altsyncram_mot3:auto_generated|altsyncram_lbr2:altsyncram1|ram_block3a5~porta_datain_reg0   ;
; 9.754 ; 9.984        ; 0.230          ; Low Pulse Width  ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; riscv_wishbone:cpu|d_cache:M1|altsyncram:altsyncram_component|altsyncram_mot3:auto_generated|altsyncram_lbr2:altsyncram1|ram_block3a7~porta_address_reg0  ;
; 9.754 ; 9.984        ; 0.230          ; Low Pulse Width  ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; riscv_wishbone:cpu|d_cache:M1|altsyncram:altsyncram_component|altsyncram_mot3:auto_generated|altsyncram_lbr2:altsyncram1|ram_block3a7~porta_we_reg        ;
; 9.754 ; 9.984        ; 0.230          ; Low Pulse Width  ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; riscv_wishbone:cpu|i_cache:M0|altsyncram:altsyncram_component|altsyncram_cbc1:auto_generated|altsyncram_ivd2:altsyncram1|ram_block3a17~porta_address_reg0 ;
; 9.754 ; 9.984        ; 0.230          ; Low Pulse Width  ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; riscv_wishbone:cpu|i_cache:M0|altsyncram:altsyncram_component|altsyncram_cbc1:auto_generated|altsyncram_ivd2:altsyncram1|ram_block3a17~porta_re_reg       ;
; 9.755 ; 9.985        ; 0.230          ; Low Pulse Width  ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; riscv_wishbone:cpu|d_cache:M1|altsyncram:altsyncram_component|altsyncram_mot3:auto_generated|altsyncram_lbr2:altsyncram1|ram_block3a15~porta_datain_reg0  ;
; 9.755 ; 9.985        ; 0.230          ; Low Pulse Width  ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; riscv_wishbone:cpu|d_cache:M1|altsyncram:altsyncram_component|altsyncram_mot3:auto_generated|altsyncram_lbr2:altsyncram1|ram_block3a4~porta_datain_reg0   ;
; 9.755 ; 9.985        ; 0.230          ; Low Pulse Width  ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; riscv_wishbone:cpu|d_cache:M1|altsyncram:altsyncram_component|altsyncram_mot3:auto_generated|altsyncram_lbr2:altsyncram1|ram_block3a6~porta_datain_reg0   ;
; 9.755 ; 9.985        ; 0.230          ; Low Pulse Width  ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; riscv_wishbone:cpu|d_cache:M1|altsyncram:altsyncram_component|altsyncram_mot3:auto_generated|altsyncram_lbr2:altsyncram1|ram_block3a9~porta_datain_reg0   ;
; 9.756 ; 9.986        ; 0.230          ; Low Pulse Width  ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; riscv_wishbone:cpu|d_cache:M1|altsyncram:altsyncram_component|altsyncram_mot3:auto_generated|altsyncram_lbr2:altsyncram1|ram_block3a11~porta_datain_reg0  ;
; 9.756 ; 9.986        ; 0.230          ; Low Pulse Width  ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; riscv_wishbone:cpu|d_cache:M1|altsyncram:altsyncram_component|altsyncram_mot3:auto_generated|altsyncram_lbr2:altsyncram1|ram_block3a7~porta_datain_reg0   ;
; 9.779 ; 9.995        ; 0.216          ; High Pulse Width ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; HEX0_D[5]~reg0                                                                                                                                            ;
; 9.779 ; 9.995        ; 0.216          ; High Pulse Width ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; riscv_wishbone:cpu|riscv_cpu_no:cpu1|riscv_regfile:riscv_regfile|regfile[16][23]                                                                          ;
; 9.779 ; 9.995        ; 0.216          ; High Pulse Width ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; riscv_wishbone:cpu|riscv_cpu_no:cpu1|riscv_regfile:riscv_regfile|regfile[16][24]                                                                          ;
; 9.779 ; 9.995        ; 0.216          ; High Pulse Width ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; riscv_wishbone:cpu|riscv_cpu_no:cpu1|riscv_regfile:riscv_regfile|regfile[16][25]                                                                          ;
; 9.779 ; 9.995        ; 0.216          ; High Pulse Width ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; riscv_wishbone:cpu|riscv_cpu_no:cpu1|riscv_regfile:riscv_regfile|regfile[16][27]                                                                          ;
; 9.779 ; 9.995        ; 0.216          ; High Pulse Width ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; riscv_wishbone:cpu|riscv_cpu_no:cpu1|riscv_regfile:riscv_regfile|regfile[16][29]                                                                          ;
; 9.779 ; 9.995        ; 0.216          ; High Pulse Width ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; riscv_wishbone:cpu|riscv_cpu_no:cpu1|riscv_regfile:riscv_regfile|regfile[16][31]                                                                          ;
; 9.779 ; 9.995        ; 0.216          ; High Pulse Width ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; riscv_wishbone:cpu|riscv_cpu_no:cpu1|riscv_regfile:riscv_regfile|regfile[17][18]                                                                          ;
; 9.779 ; 9.995        ; 0.216          ; High Pulse Width ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; riscv_wishbone:cpu|riscv_cpu_no:cpu1|riscv_regfile:riscv_regfile|regfile[17][20]                                                                          ;
; 9.779 ; 9.995        ; 0.216          ; High Pulse Width ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; riscv_wishbone:cpu|riscv_cpu_no:cpu1|riscv_regfile:riscv_regfile|regfile[17][21]                                                                          ;
; 9.779 ; 9.995        ; 0.216          ; High Pulse Width ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; riscv_wishbone:cpu|riscv_cpu_no:cpu1|riscv_regfile:riscv_regfile|regfile[17][23]                                                                          ;
; 9.779 ; 9.995        ; 0.216          ; High Pulse Width ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; riscv_wishbone:cpu|riscv_cpu_no:cpu1|riscv_regfile:riscv_regfile|regfile[17][24]                                                                          ;
; 9.779 ; 9.995        ; 0.216          ; High Pulse Width ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; riscv_wishbone:cpu|riscv_cpu_no:cpu1|riscv_regfile:riscv_regfile|regfile[17][25]                                                                          ;
; 9.779 ; 9.995        ; 0.216          ; High Pulse Width ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; riscv_wishbone:cpu|riscv_cpu_no:cpu1|riscv_regfile:riscv_regfile|regfile[17][26]                                                                          ;
; 9.779 ; 9.995        ; 0.216          ; High Pulse Width ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; riscv_wishbone:cpu|riscv_cpu_no:cpu1|riscv_regfile:riscv_regfile|regfile[17][27]                                                                          ;
; 9.779 ; 9.995        ; 0.216          ; High Pulse Width ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; riscv_wishbone:cpu|riscv_cpu_no:cpu1|riscv_regfile:riscv_regfile|regfile[17][28]                                                                          ;
; 9.779 ; 9.995        ; 0.216          ; High Pulse Width ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; riscv_wishbone:cpu|riscv_cpu_no:cpu1|riscv_regfile:riscv_regfile|regfile[17][29]                                                                          ;
; 9.779 ; 9.995        ; 0.216          ; High Pulse Width ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; riscv_wishbone:cpu|riscv_cpu_no:cpu1|riscv_regfile:riscv_regfile|regfile[17][30]                                                                          ;
; 9.779 ; 9.995        ; 0.216          ; High Pulse Width ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; riscv_wishbone:cpu|riscv_cpu_no:cpu1|riscv_regfile:riscv_regfile|regfile[17][31]                                                                          ;
; 9.779 ; 9.995        ; 0.216          ; High Pulse Width ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; riscv_wishbone:cpu|riscv_cpu_no:cpu1|riscv_regfile:riscv_regfile|regfile[19][25]                                                                          ;
; 9.779 ; 9.995        ; 0.216          ; High Pulse Width ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; riscv_wishbone:cpu|riscv_cpu_no:cpu1|riscv_regfile:riscv_regfile|regfile[19][26]                                                                          ;
; 9.779 ; 9.995        ; 0.216          ; High Pulse Width ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; riscv_wishbone:cpu|riscv_cpu_no:cpu1|riscv_regfile:riscv_regfile|regfile[19][27]                                                                          ;
; 9.779 ; 9.995        ; 0.216          ; High Pulse Width ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; riscv_wishbone:cpu|riscv_cpu_no:cpu1|riscv_regfile:riscv_regfile|regfile[1][10]                                                                           ;
; 9.779 ; 9.995        ; 0.216          ; High Pulse Width ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; riscv_wishbone:cpu|riscv_cpu_no:cpu1|riscv_regfile:riscv_regfile|regfile[1][11]                                                                           ;
; 9.779 ; 9.995        ; 0.216          ; High Pulse Width ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; riscv_wishbone:cpu|riscv_cpu_no:cpu1|riscv_regfile:riscv_regfile|regfile[1][12]                                                                           ;
; 9.779 ; 9.995        ; 0.216          ; High Pulse Width ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; riscv_wishbone:cpu|riscv_cpu_no:cpu1|riscv_regfile:riscv_regfile|regfile[1][13]                                                                           ;
; 9.779 ; 9.995        ; 0.216          ; High Pulse Width ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; riscv_wishbone:cpu|riscv_cpu_no:cpu1|riscv_regfile:riscv_regfile|regfile[1][14]                                                                           ;
; 9.779 ; 9.995        ; 0.216          ; High Pulse Width ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; riscv_wishbone:cpu|riscv_cpu_no:cpu1|riscv_regfile:riscv_regfile|regfile[1][19]                                                                           ;
; 9.779 ; 9.995        ; 0.216          ; High Pulse Width ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; riscv_wishbone:cpu|riscv_cpu_no:cpu1|riscv_regfile:riscv_regfile|regfile[1][8]                                                                            ;
; 9.779 ; 9.995        ; 0.216          ; High Pulse Width ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; riscv_wishbone:cpu|riscv_cpu_no:cpu1|riscv_regfile:riscv_regfile|regfile[1][9]                                                                            ;
; 9.779 ; 9.995        ; 0.216          ; High Pulse Width ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; riscv_wishbone:cpu|riscv_cpu_no:cpu1|riscv_regfile:riscv_regfile|regfile[22][15]                                                                          ;
; 9.779 ; 9.995        ; 0.216          ; High Pulse Width ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; riscv_wishbone:cpu|riscv_cpu_no:cpu1|riscv_regfile:riscv_regfile|regfile[22][16]                                                                          ;
; 9.779 ; 9.995        ; 0.216          ; High Pulse Width ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; riscv_wishbone:cpu|riscv_cpu_no:cpu1|riscv_regfile:riscv_regfile|regfile[22][17]                                                                          ;
; 9.779 ; 9.995        ; 0.216          ; High Pulse Width ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; riscv_wishbone:cpu|riscv_cpu_no:cpu1|riscv_regfile:riscv_regfile|regfile[22][19]                                                                          ;
; 9.779 ; 9.995        ; 0.216          ; High Pulse Width ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; riscv_wishbone:cpu|riscv_cpu_no:cpu1|riscv_regfile:riscv_regfile|regfile[22][21]                                                                          ;
; 9.779 ; 9.995        ; 0.216          ; High Pulse Width ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; riscv_wishbone:cpu|riscv_cpu_no:cpu1|riscv_regfile:riscv_regfile|regfile[22][23]                                                                          ;
+-------+--------------+----------------+------------------+----------------------------------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'altera_reserved_tck'                                                                                                                                                                                                                          ;
+--------+--------------+----------------+------------------+---------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock               ; Clock Edge ; Target                                                                                                                                                                                    ;
+--------+--------------+----------------+------------------+---------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 49.285 ; 49.515       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; riscv_wishbone:cpu|d_cache:M1|altsyncram:altsyncram_component|altsyncram_mot3:auto_generated|altsyncram_lbr2:altsyncram1|ram_block3a10~portb_address_reg0                                 ;
; 49.285 ; 49.515       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; riscv_wishbone:cpu|d_cache:M1|altsyncram:altsyncram_component|altsyncram_mot3:auto_generated|altsyncram_lbr2:altsyncram1|ram_block3a10~portb_we_reg                                       ;
; 49.285 ; 49.515       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; riscv_wishbone:cpu|i_cache:M0|altsyncram:altsyncram_component|altsyncram_cbc1:auto_generated|altsyncram_ivd2:altsyncram1|ram_block3a1~portb_address_reg0                                  ;
; 49.285 ; 49.515       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; riscv_wishbone:cpu|i_cache:M0|altsyncram:altsyncram_component|altsyncram_cbc1:auto_generated|altsyncram_ivd2:altsyncram1|ram_block3a1~portb_we_reg                                        ;
; 49.286 ; 49.516       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; riscv_wishbone:cpu|d_cache:M1|altsyncram:altsyncram_component|altsyncram_mot3:auto_generated|altsyncram_lbr2:altsyncram1|ram_block3a11~portb_address_reg0                                 ;
; 49.286 ; 49.516       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; riscv_wishbone:cpu|d_cache:M1|altsyncram:altsyncram_component|altsyncram_mot3:auto_generated|altsyncram_lbr2:altsyncram1|ram_block3a11~portb_we_reg                                       ;
; 49.286 ; 49.516       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; riscv_wishbone:cpu|d_cache:M1|altsyncram:altsyncram_component|altsyncram_mot3:auto_generated|altsyncram_lbr2:altsyncram1|ram_block3a13~portb_address_reg0                                 ;
; 49.286 ; 49.516       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; riscv_wishbone:cpu|d_cache:M1|altsyncram:altsyncram_component|altsyncram_mot3:auto_generated|altsyncram_lbr2:altsyncram1|ram_block3a13~portb_we_reg                                       ;
; 49.286 ; 49.516       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; riscv_wishbone:cpu|d_cache:M1|altsyncram:altsyncram_component|altsyncram_mot3:auto_generated|altsyncram_lbr2:altsyncram1|ram_block3a14~portb_address_reg0                                 ;
; 49.286 ; 49.516       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; riscv_wishbone:cpu|d_cache:M1|altsyncram:altsyncram_component|altsyncram_mot3:auto_generated|altsyncram_lbr2:altsyncram1|ram_block3a14~portb_we_reg                                       ;
; 49.286 ; 49.516       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; riscv_wishbone:cpu|d_cache:M1|altsyncram:altsyncram_component|altsyncram_mot3:auto_generated|altsyncram_lbr2:altsyncram1|ram_block3a15~portb_address_reg0                                 ;
; 49.286 ; 49.516       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; riscv_wishbone:cpu|d_cache:M1|altsyncram:altsyncram_component|altsyncram_mot3:auto_generated|altsyncram_lbr2:altsyncram1|ram_block3a15~portb_we_reg                                       ;
; 49.286 ; 49.516       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; riscv_wishbone:cpu|d_cache:M1|altsyncram:altsyncram_component|altsyncram_mot3:auto_generated|altsyncram_lbr2:altsyncram1|ram_block3a2~portb_address_reg0                                  ;
; 49.286 ; 49.516       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; riscv_wishbone:cpu|d_cache:M1|altsyncram:altsyncram_component|altsyncram_mot3:auto_generated|altsyncram_lbr2:altsyncram1|ram_block3a2~portb_we_reg                                        ;
; 49.286 ; 49.516       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; riscv_wishbone:cpu|d_cache:M1|altsyncram:altsyncram_component|altsyncram_mot3:auto_generated|altsyncram_lbr2:altsyncram1|ram_block3a3~portb_address_reg0                                  ;
; 49.286 ; 49.516       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; riscv_wishbone:cpu|d_cache:M1|altsyncram:altsyncram_component|altsyncram_mot3:auto_generated|altsyncram_lbr2:altsyncram1|ram_block3a3~portb_we_reg                                        ;
; 49.286 ; 49.516       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; riscv_wishbone:cpu|d_cache:M1|altsyncram:altsyncram_component|altsyncram_mot3:auto_generated|altsyncram_lbr2:altsyncram1|ram_block3a4~portb_address_reg0                                  ;
; 49.286 ; 49.516       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; riscv_wishbone:cpu|d_cache:M1|altsyncram:altsyncram_component|altsyncram_mot3:auto_generated|altsyncram_lbr2:altsyncram1|ram_block3a4~portb_we_reg                                        ;
; 49.286 ; 49.516       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; riscv_wishbone:cpu|d_cache:M1|altsyncram:altsyncram_component|altsyncram_mot3:auto_generated|altsyncram_lbr2:altsyncram1|ram_block3a6~portb_address_reg0                                  ;
; 49.286 ; 49.516       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; riscv_wishbone:cpu|d_cache:M1|altsyncram:altsyncram_component|altsyncram_mot3:auto_generated|altsyncram_lbr2:altsyncram1|ram_block3a6~portb_we_reg                                        ;
; 49.286 ; 49.516       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; riscv_wishbone:cpu|d_cache:M1|altsyncram:altsyncram_component|altsyncram_mot3:auto_generated|altsyncram_lbr2:altsyncram1|ram_block3a7~portb_address_reg0                                  ;
; 49.286 ; 49.516       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; riscv_wishbone:cpu|d_cache:M1|altsyncram:altsyncram_component|altsyncram_mot3:auto_generated|altsyncram_lbr2:altsyncram1|ram_block3a7~portb_we_reg                                        ;
; 49.286 ; 49.516       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; riscv_wishbone:cpu|d_cache:M1|altsyncram:altsyncram_component|altsyncram_mot3:auto_generated|altsyncram_lbr2:altsyncram1|ram_block3a8~portb_address_reg0                                  ;
; 49.286 ; 49.516       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; riscv_wishbone:cpu|d_cache:M1|altsyncram:altsyncram_component|altsyncram_mot3:auto_generated|altsyncram_lbr2:altsyncram1|ram_block3a8~portb_we_reg                                        ;
; 49.286 ; 49.516       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; riscv_wishbone:cpu|d_cache:M1|altsyncram:altsyncram_component|altsyncram_mot3:auto_generated|altsyncram_lbr2:altsyncram1|ram_block3a9~portb_address_reg0                                  ;
; 49.286 ; 49.516       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; riscv_wishbone:cpu|d_cache:M1|altsyncram:altsyncram_component|altsyncram_mot3:auto_generated|altsyncram_lbr2:altsyncram1|ram_block3a9~portb_we_reg                                        ;
; 49.286 ; 49.516       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; riscv_wishbone:cpu|i_cache:M0|altsyncram:altsyncram_component|altsyncram_cbc1:auto_generated|altsyncram_ivd2:altsyncram1|ram_block3a12~portb_address_reg0                                 ;
; 49.286 ; 49.516       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; riscv_wishbone:cpu|i_cache:M0|altsyncram:altsyncram_component|altsyncram_cbc1:auto_generated|altsyncram_ivd2:altsyncram1|ram_block3a12~portb_we_reg                                       ;
; 49.286 ; 49.516       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; riscv_wishbone:cpu|i_cache:M0|altsyncram:altsyncram_component|altsyncram_cbc1:auto_generated|altsyncram_ivd2:altsyncram1|ram_block3a17~portb_address_reg0                                 ;
; 49.286 ; 49.516       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; riscv_wishbone:cpu|i_cache:M0|altsyncram:altsyncram_component|altsyncram_cbc1:auto_generated|altsyncram_ivd2:altsyncram1|ram_block3a17~portb_we_reg                                       ;
; 49.286 ; 49.516       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; riscv_wishbone:cpu|i_cache:M0|altsyncram:altsyncram_component|altsyncram_cbc1:auto_generated|altsyncram_ivd2:altsyncram1|ram_block3a2~portb_address_reg0                                  ;
; 49.286 ; 49.516       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; riscv_wishbone:cpu|i_cache:M0|altsyncram:altsyncram_component|altsyncram_cbc1:auto_generated|altsyncram_ivd2:altsyncram1|ram_block3a2~portb_we_reg                                        ;
; 49.286 ; 49.516       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; riscv_wishbone:cpu|i_cache:M0|altsyncram:altsyncram_component|altsyncram_cbc1:auto_generated|altsyncram_ivd2:altsyncram1|ram_block3a5~portb_address_reg0                                  ;
; 49.286 ; 49.516       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; riscv_wishbone:cpu|i_cache:M0|altsyncram:altsyncram_component|altsyncram_cbc1:auto_generated|altsyncram_ivd2:altsyncram1|ram_block3a5~portb_we_reg                                        ;
; 49.287 ; 49.517       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; riscv_wishbone:cpu|d_cache:M1|altsyncram:altsyncram_component|altsyncram_mot3:auto_generated|altsyncram_lbr2:altsyncram1|ram_block3a0~portb_address_reg0                                  ;
; 49.287 ; 49.517       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; riscv_wishbone:cpu|d_cache:M1|altsyncram:altsyncram_component|altsyncram_mot3:auto_generated|altsyncram_lbr2:altsyncram1|ram_block3a0~portb_we_reg                                        ;
; 49.287 ; 49.517       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; riscv_wishbone:cpu|d_cache:M1|altsyncram:altsyncram_component|altsyncram_mot3:auto_generated|altsyncram_lbr2:altsyncram1|ram_block3a10~portb_datain_reg0                                  ;
; 49.287 ; 49.517       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; riscv_wishbone:cpu|d_cache:M1|altsyncram:altsyncram_component|altsyncram_mot3:auto_generated|altsyncram_lbr2:altsyncram1|ram_block3a12~portb_address_reg0                                 ;
; 49.287 ; 49.517       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; riscv_wishbone:cpu|d_cache:M1|altsyncram:altsyncram_component|altsyncram_mot3:auto_generated|altsyncram_lbr2:altsyncram1|ram_block3a12~portb_we_reg                                       ;
; 49.287 ; 49.517       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; riscv_wishbone:cpu|d_cache:M1|altsyncram:altsyncram_component|altsyncram_mot3:auto_generated|altsyncram_lbr2:altsyncram1|ram_block3a1~portb_address_reg0                                  ;
; 49.287 ; 49.517       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; riscv_wishbone:cpu|d_cache:M1|altsyncram:altsyncram_component|altsyncram_mot3:auto_generated|altsyncram_lbr2:altsyncram1|ram_block3a1~portb_we_reg                                        ;
; 49.287 ; 49.517       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; riscv_wishbone:cpu|d_cache:M1|altsyncram:altsyncram_component|altsyncram_mot3:auto_generated|altsyncram_lbr2:altsyncram1|ram_block3a5~portb_address_reg0                                  ;
; 49.287 ; 49.517       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; riscv_wishbone:cpu|d_cache:M1|altsyncram:altsyncram_component|altsyncram_mot3:auto_generated|altsyncram_lbr2:altsyncram1|ram_block3a5~portb_we_reg                                        ;
; 49.287 ; 49.517       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; riscv_wishbone:cpu|i_cache:M0|altsyncram:altsyncram_component|altsyncram_cbc1:auto_generated|altsyncram_ivd2:altsyncram1|ram_block3a0~portb_address_reg0                                  ;
; 49.287 ; 49.517       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; riscv_wishbone:cpu|i_cache:M0|altsyncram:altsyncram_component|altsyncram_cbc1:auto_generated|altsyncram_ivd2:altsyncram1|ram_block3a0~portb_we_reg                                        ;
; 49.287 ; 49.517       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; riscv_wishbone:cpu|i_cache:M0|altsyncram:altsyncram_component|altsyncram_cbc1:auto_generated|altsyncram_ivd2:altsyncram1|ram_block3a1~portb_datain_reg0                                   ;
; 49.287 ; 49.517       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; riscv_wishbone:cpu|i_cache:M0|altsyncram:altsyncram_component|altsyncram_cbc1:auto_generated|altsyncram_ivd2:altsyncram1|ram_block3a4~portb_address_reg0                                  ;
; 49.287 ; 49.517       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; riscv_wishbone:cpu|i_cache:M0|altsyncram:altsyncram_component|altsyncram_cbc1:auto_generated|altsyncram_ivd2:altsyncram1|ram_block3a4~portb_we_reg                                        ;
; 49.287 ; 49.517       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; riscv_wishbone:cpu|i_cache:M0|altsyncram:altsyncram_component|altsyncram_cbc1:auto_generated|altsyncram_ivd2:altsyncram1|ram_block3a6~portb_address_reg0                                  ;
; 49.287 ; 49.517       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; riscv_wishbone:cpu|i_cache:M0|altsyncram:altsyncram_component|altsyncram_cbc1:auto_generated|altsyncram_ivd2:altsyncram1|ram_block3a6~portb_we_reg                                        ;
; 49.288 ; 49.518       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; riscv_wishbone:cpu|d_cache:M1|altsyncram:altsyncram_component|altsyncram_mot3:auto_generated|altsyncram_lbr2:altsyncram1|ram_block3a11~portb_datain_reg0                                  ;
; 49.288 ; 49.518       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; riscv_wishbone:cpu|d_cache:M1|altsyncram:altsyncram_component|altsyncram_mot3:auto_generated|altsyncram_lbr2:altsyncram1|ram_block3a13~portb_datain_reg0                                  ;
; 49.288 ; 49.518       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; riscv_wishbone:cpu|d_cache:M1|altsyncram:altsyncram_component|altsyncram_mot3:auto_generated|altsyncram_lbr2:altsyncram1|ram_block3a14~portb_datain_reg0                                  ;
; 49.288 ; 49.518       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; riscv_wishbone:cpu|d_cache:M1|altsyncram:altsyncram_component|altsyncram_mot3:auto_generated|altsyncram_lbr2:altsyncram1|ram_block3a15~portb_datain_reg0                                  ;
; 49.288 ; 49.518       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; riscv_wishbone:cpu|d_cache:M1|altsyncram:altsyncram_component|altsyncram_mot3:auto_generated|altsyncram_lbr2:altsyncram1|ram_block3a2~portb_datain_reg0                                   ;
; 49.288 ; 49.518       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; riscv_wishbone:cpu|d_cache:M1|altsyncram:altsyncram_component|altsyncram_mot3:auto_generated|altsyncram_lbr2:altsyncram1|ram_block3a3~portb_datain_reg0                                   ;
; 49.288 ; 49.518       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; riscv_wishbone:cpu|d_cache:M1|altsyncram:altsyncram_component|altsyncram_mot3:auto_generated|altsyncram_lbr2:altsyncram1|ram_block3a4~portb_datain_reg0                                   ;
; 49.288 ; 49.518       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; riscv_wishbone:cpu|d_cache:M1|altsyncram:altsyncram_component|altsyncram_mot3:auto_generated|altsyncram_lbr2:altsyncram1|ram_block3a6~portb_datain_reg0                                   ;
; 49.288 ; 49.518       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; riscv_wishbone:cpu|d_cache:M1|altsyncram:altsyncram_component|altsyncram_mot3:auto_generated|altsyncram_lbr2:altsyncram1|ram_block3a7~portb_datain_reg0                                   ;
; 49.288 ; 49.518       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; riscv_wishbone:cpu|d_cache:M1|altsyncram:altsyncram_component|altsyncram_mot3:auto_generated|altsyncram_lbr2:altsyncram1|ram_block3a8~portb_datain_reg0                                   ;
; 49.288 ; 49.518       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; riscv_wishbone:cpu|d_cache:M1|altsyncram:altsyncram_component|altsyncram_mot3:auto_generated|altsyncram_lbr2:altsyncram1|ram_block3a9~portb_datain_reg0                                   ;
; 49.288 ; 49.518       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; riscv_wishbone:cpu|i_cache:M0|altsyncram:altsyncram_component|altsyncram_cbc1:auto_generated|altsyncram_ivd2:altsyncram1|ram_block3a12~portb_datain_reg0                                  ;
; 49.288 ; 49.518       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; riscv_wishbone:cpu|i_cache:M0|altsyncram:altsyncram_component|altsyncram_cbc1:auto_generated|altsyncram_ivd2:altsyncram1|ram_block3a17~portb_datain_reg0                                  ;
; 49.288 ; 49.518       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; riscv_wishbone:cpu|i_cache:M0|altsyncram:altsyncram_component|altsyncram_cbc1:auto_generated|altsyncram_ivd2:altsyncram1|ram_block3a2~portb_datain_reg0                                   ;
; 49.288 ; 49.518       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; riscv_wishbone:cpu|i_cache:M0|altsyncram:altsyncram_component|altsyncram_cbc1:auto_generated|altsyncram_ivd2:altsyncram1|ram_block3a5~portb_datain_reg0                                   ;
; 49.289 ; 49.519       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; riscv_wishbone:cpu|d_cache:M1|altsyncram:altsyncram_component|altsyncram_mot3:auto_generated|altsyncram_lbr2:altsyncram1|ram_block3a0~portb_datain_reg0                                   ;
; 49.289 ; 49.519       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; riscv_wishbone:cpu|d_cache:M1|altsyncram:altsyncram_component|altsyncram_mot3:auto_generated|altsyncram_lbr2:altsyncram1|ram_block3a12~portb_datain_reg0                                  ;
; 49.289 ; 49.519       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; riscv_wishbone:cpu|d_cache:M1|altsyncram:altsyncram_component|altsyncram_mot3:auto_generated|altsyncram_lbr2:altsyncram1|ram_block3a1~portb_datain_reg0                                   ;
; 49.289 ; 49.519       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; riscv_wishbone:cpu|d_cache:M1|altsyncram:altsyncram_component|altsyncram_mot3:auto_generated|altsyncram_lbr2:altsyncram1|ram_block3a5~portb_datain_reg0                                   ;
; 49.289 ; 49.519       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; riscv_wishbone:cpu|i_cache:M0|altsyncram:altsyncram_component|altsyncram_cbc1:auto_generated|altsyncram_ivd2:altsyncram1|ram_block3a0~portb_datain_reg0                                   ;
; 49.289 ; 49.519       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; riscv_wishbone:cpu|i_cache:M0|altsyncram:altsyncram_component|altsyncram_cbc1:auto_generated|altsyncram_ivd2:altsyncram1|ram_block3a4~portb_datain_reg0                                   ;
; 49.289 ; 49.519       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; riscv_wishbone:cpu|i_cache:M0|altsyncram:altsyncram_component|altsyncram_cbc1:auto_generated|altsyncram_ivd2:altsyncram1|ram_block3a6~portb_datain_reg0                                   ;
; 49.301 ; 49.517       ; 0.216          ; High Pulse Width ; altera_reserved_tck ; Fall       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                         ;
; 49.343 ; 49.527       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[0]                                                                                     ;
; 49.343 ; 49.527       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[1]                                                                                     ;
; 49.343 ; 49.527       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[2]                                                                                     ;
; 49.343 ; 49.527       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[3]                                                                                     ;
; 49.343 ; 49.527       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[4]                                                                                     ;
; 49.344 ; 49.528       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; riscv_wishbone:cpu|d_cache:M1|altsyncram:altsyncram_component|altsyncram_mot3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0]                                     ;
; 49.344 ; 49.528       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; riscv_wishbone:cpu|d_cache:M1|altsyncram:altsyncram_component|altsyncram_mot3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[1]                                     ;
; 49.344 ; 49.528       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; riscv_wishbone:cpu|d_cache:M1|altsyncram:altsyncram_component|altsyncram_mot3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]                                     ;
; 49.344 ; 49.528       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; riscv_wishbone:cpu|d_cache:M1|altsyncram:altsyncram_component|altsyncram_mot3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]                                     ;
; 49.344 ; 49.528       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; riscv_wishbone:cpu|d_cache:M1|altsyncram:altsyncram_component|altsyncram_mot3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[4]                                     ;
; 49.344 ; 49.528       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; riscv_wishbone:cpu|d_cache:M1|altsyncram:altsyncram_component|altsyncram_mot3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[5]                                     ;
; 49.344 ; 49.528       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; riscv_wishbone:cpu|d_cache:M1|altsyncram:altsyncram_component|altsyncram_mot3:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[0]      ;
; 49.344 ; 49.528       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; riscv_wishbone:cpu|d_cache:M1|altsyncram:altsyncram_component|altsyncram_mot3:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[1]      ;
; 49.344 ; 49.528       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; riscv_wishbone:cpu|d_cache:M1|altsyncram:altsyncram_component|altsyncram_mot3:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[2]      ;
; 49.344 ; 49.528       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; riscv_wishbone:cpu|d_cache:M1|altsyncram:altsyncram_component|altsyncram_mot3:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[3]      ;
; 49.344 ; 49.528       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; riscv_wishbone:cpu|d_cache:M1|altsyncram:altsyncram_component|altsyncram_mot3:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0] ;
; 49.344 ; 49.528       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; riscv_wishbone:cpu|d_cache:M1|altsyncram:altsyncram_component|altsyncram_mot3:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1] ;
; 49.344 ; 49.528       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; riscv_wishbone:cpu|d_cache:M1|altsyncram:altsyncram_component|altsyncram_mot3:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2] ;
; 49.344 ; 49.528       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; riscv_wishbone:cpu|d_cache:M1|altsyncram:altsyncram_component|altsyncram_mot3:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3] ;
; 49.344 ; 49.528       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; riscv_wishbone:cpu|d_cache:M1|altsyncram:altsyncram_component|altsyncram_mot3:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4] ;
; 49.344 ; 49.528       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0]                                                                                                          ;
; 49.344 ; 49.528       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]                                                                                                          ;
; 49.344 ; 49.528       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[2]                                                                                                          ;
; 49.344 ; 49.528       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]                                                                                                          ;
; 49.344 ; 49.528       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]                                                                                              ;
; 49.344 ; 49.528       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[1]                                                                                              ;
; 49.344 ; 49.528       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[2]                                                                                              ;
+--------+--------------+----------------+------------------+---------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------+
; Setup Times                                                                                  ;
+---------------------+---------------------+-------+-------+------------+---------------------+
; Data Port           ; Clock Port          ; Rise  ; Fall  ; Clock Edge ; Clock Reference     ;
+---------------------+---------------------+-------+-------+------------+---------------------+
; altera_reserved_tdi ; altera_reserved_tck ; 1.381 ; 1.740 ; Rise       ; altera_reserved_tck ;
; altera_reserved_tms ; altera_reserved_tck ; 3.324 ; 3.845 ; Rise       ; altera_reserved_tck ;
+---------------------+---------------------+-------+-------+------------+---------------------+


+------------------------------------------------------------------------------------------------+
; Hold Times                                                                                     ;
+---------------------+---------------------+--------+--------+------------+---------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference     ;
+---------------------+---------------------+--------+--------+------------+---------------------+
; altera_reserved_tdi ; altera_reserved_tck ; 0.073  ; -0.285 ; Rise       ; altera_reserved_tck ;
; altera_reserved_tms ; altera_reserved_tck ; -0.197 ; -0.602 ; Rise       ; altera_reserved_tck ;
+---------------------+---------------------+--------+--------+------------+---------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                       ;
+---------------------+---------------------+-------+-------+------------+----------------------------------------------------+
; Data Port           ; Clock Port          ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                    ;
+---------------------+---------------------+-------+-------+------------+----------------------------------------------------+
; altera_reserved_tdo ; altera_reserved_tck ; 7.616 ; 7.981 ; Fall       ; altera_reserved_tck                                ;
; HEX0_D[*]           ; CLOCK_50            ; 3.706 ; 3.933 ; Rise       ; pll_50|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX0_D[0]          ; CLOCK_50            ; 2.909 ; 3.079 ; Rise       ; pll_50|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX0_D[2]          ; CLOCK_50            ; 2.645 ; 2.805 ; Rise       ; pll_50|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX0_D[3]          ; CLOCK_50            ; 2.502 ; 2.640 ; Rise       ; pll_50|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX0_D[4]          ; CLOCK_50            ; 2.682 ; 2.838 ; Rise       ; pll_50|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX0_D[5]          ; CLOCK_50            ; 3.706 ; 3.933 ; Rise       ; pll_50|altpll_component|auto_generated|pll1|clk[0] ;
; HEX1_D[*]           ; CLOCK_50            ; 3.125 ; 3.260 ; Rise       ; pll_50|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX1_D[1]          ; CLOCK_50            ; 2.248 ; 2.342 ; Rise       ; pll_50|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX1_D[2]          ; CLOCK_50            ; 2.065 ; 2.140 ; Rise       ; pll_50|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX1_D[3]          ; CLOCK_50            ; 2.267 ; 2.362 ; Rise       ; pll_50|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX1_D[4]          ; CLOCK_50            ; 2.349 ; 2.462 ; Rise       ; pll_50|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX1_D[5]          ; CLOCK_50            ; 3.125 ; 3.260 ; Rise       ; pll_50|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX1_D[6]          ; CLOCK_50            ; 3.114 ; 3.249 ; Rise       ; pll_50|altpll_component|auto_generated|pll1|clk[0] ;
; HEX2_D[*]           ; CLOCK_50            ; 2.520 ; 2.649 ; Rise       ; pll_50|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX2_D[1]          ; CLOCK_50            ; 2.520 ; 2.649 ; Rise       ; pll_50|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX2_D[2]          ; CLOCK_50            ; 2.445 ; 2.563 ; Rise       ; pll_50|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX2_D[4]          ; CLOCK_50            ; 2.325 ; 2.435 ; Rise       ; pll_50|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX2_D[5]          ; CLOCK_50            ; 2.306 ; 2.414 ; Rise       ; pll_50|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX2_D[6]          ; CLOCK_50            ; 2.365 ; 2.480 ; Rise       ; pll_50|altpll_component|auto_generated|pll1|clk[0] ;
; HEX3_D[*]           ; CLOCK_50            ; 3.684 ; 3.898 ; Rise       ; pll_50|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX3_D[0]          ; CLOCK_50            ; 2.251 ; 2.352 ; Rise       ; pll_50|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX3_D[1]          ; CLOCK_50            ; 1.944 ; 1.986 ; Rise       ; pll_50|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX3_D[2]          ; CLOCK_50            ; 3.684 ; 3.898 ; Rise       ; pll_50|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX3_D[3]          ; CLOCK_50            ; 2.733 ; 2.885 ; Rise       ; pll_50|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX3_D[6]          ; CLOCK_50            ; 3.073 ; 3.294 ; Rise       ; pll_50|altpll_component|auto_generated|pll1|clk[0] ;
+---------------------+---------------------+-------+-------+------------+----------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                               ;
+---------------------+---------------------+-------+-------+------------+----------------------------------------------------+
; Data Port           ; Clock Port          ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                    ;
+---------------------+---------------------+-------+-------+------------+----------------------------------------------------+
; altera_reserved_tdo ; altera_reserved_tck ; 6.385 ; 6.754 ; Fall       ; altera_reserved_tck                                ;
; HEX0_D[*]           ; CLOCK_50            ; 2.168 ; 2.301 ; Rise       ; pll_50|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX0_D[0]          ; CLOCK_50            ; 2.559 ; 2.722 ; Rise       ; pll_50|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX0_D[2]          ; CLOCK_50            ; 2.304 ; 2.458 ; Rise       ; pll_50|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX0_D[3]          ; CLOCK_50            ; 2.168 ; 2.301 ; Rise       ; pll_50|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX0_D[4]          ; CLOCK_50            ; 2.341 ; 2.491 ; Rise       ; pll_50|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX0_D[5]          ; CLOCK_50            ; 3.360 ; 3.581 ; Rise       ; pll_50|altpll_component|auto_generated|pll1|clk[0] ;
; HEX1_D[*]           ; CLOCK_50            ; 1.750 ; 1.823 ; Rise       ; pll_50|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX1_D[1]          ; CLOCK_50            ; 1.926 ; 2.018 ; Rise       ; pll_50|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX1_D[2]          ; CLOCK_50            ; 1.750 ; 1.823 ; Rise       ; pll_50|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX1_D[3]          ; CLOCK_50            ; 1.945 ; 2.037 ; Rise       ; pll_50|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX1_D[4]          ; CLOCK_50            ; 2.024 ; 2.133 ; Rise       ; pll_50|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX1_D[5]          ; CLOCK_50            ; 2.803 ; 2.935 ; Rise       ; pll_50|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX1_D[6]          ; CLOCK_50            ; 2.793 ; 2.925 ; Rise       ; pll_50|altpll_component|auto_generated|pll1|clk[0] ;
; HEX2_D[*]           ; CLOCK_50            ; 1.983 ; 2.087 ; Rise       ; pll_50|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX2_D[1]          ; CLOCK_50            ; 2.189 ; 2.313 ; Rise       ; pll_50|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX2_D[2]          ; CLOCK_50            ; 2.117 ; 2.230 ; Rise       ; pll_50|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX2_D[4]          ; CLOCK_50            ; 2.001 ; 2.107 ; Rise       ; pll_50|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX2_D[5]          ; CLOCK_50            ; 1.983 ; 2.087 ; Rise       ; pll_50|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX2_D[6]          ; CLOCK_50            ; 2.040 ; 2.151 ; Rise       ; pll_50|altpll_component|auto_generated|pll1|clk[0] ;
; HEX3_D[*]           ; CLOCK_50            ; 1.632 ; 1.673 ; Rise       ; pll_50|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX3_D[0]          ; CLOCK_50            ; 1.930 ; 2.028 ; Rise       ; pll_50|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX3_D[1]          ; CLOCK_50            ; 1.632 ; 1.673 ; Rise       ; pll_50|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX3_D[2]          ; CLOCK_50            ; 3.339 ; 3.547 ; Rise       ; pll_50|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX3_D[3]          ; CLOCK_50            ; 2.388 ; 2.534 ; Rise       ; pll_50|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX3_D[6]          ; CLOCK_50            ; 2.715 ; 2.927 ; Rise       ; pll_50|altpll_component|auto_generated|pll1|clk[0] ;
+---------------------+---------------------+-------+-------+------------+----------------------------------------------------+


---------------------------------------------
; Fast 1200mV 0C Model Metastability Report ;
---------------------------------------------
No synchronizer chains to report.


+--------------------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                                ;
+-----------------------------------------------------+-----------+-------+----------+---------+---------------------+
; Clock                                               ; Setup     ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+-----------------------------------------------------+-----------+-------+----------+---------+---------------------+
; Worst-case Slack                                    ; -10.580   ; 0.180 ; 13.856   ; 0.648   ; 9.400               ;
;  CLOCK_50                                           ; N/A       ; N/A   ; N/A      ; N/A     ; 9.400               ;
;  altera_reserved_tck                                ; 45.480    ; 0.182 ; 48.271   ; 0.649   ; 49.285              ;
;  pll_50|altpll_component|auto_generated|pll1|clk[0] ; -10.580   ; 0.180 ; 13.856   ; 0.648   ; 9.688               ;
; Design-wide TNS                                     ; -1222.399 ; 0.0   ; 0.0      ; 0.0     ; 0.0                 ;
;  CLOCK_50                                           ; N/A       ; N/A   ; N/A      ; N/A     ; 0.000               ;
;  altera_reserved_tck                                ; 0.000     ; 0.000 ; 0.000    ; 0.000   ; 0.000               ;
;  pll_50|altpll_component|auto_generated|pll1|clk[0] ; -1222.399 ; 0.000 ; 0.000    ; 0.000   ; 0.000               ;
+-----------------------------------------------------+-----------+-------+----------+---------+---------------------+


+----------------------------------------------------------------------------------------------+
; Setup Times                                                                                  ;
+---------------------+---------------------+-------+-------+------------+---------------------+
; Data Port           ; Clock Port          ; Rise  ; Fall  ; Clock Edge ; Clock Reference     ;
+---------------------+---------------------+-------+-------+------------+---------------------+
; altera_reserved_tdi ; altera_reserved_tck ; 3.301 ; 3.581 ; Rise       ; altera_reserved_tck ;
; altera_reserved_tms ; altera_reserved_tck ; 8.190 ; 8.329 ; Rise       ; altera_reserved_tck ;
+---------------------+---------------------+-------+-------+------------+---------------------+


+------------------------------------------------------------------------------------------------+
; Hold Times                                                                                     ;
+---------------------+---------------------+--------+--------+------------+---------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference     ;
+---------------------+---------------------+--------+--------+------------+---------------------+
; altera_reserved_tdi ; altera_reserved_tck ; 0.073  ; -0.285 ; Rise       ; altera_reserved_tck ;
; altera_reserved_tms ; altera_reserved_tck ; -0.197 ; -0.602 ; Rise       ; altera_reserved_tck ;
+---------------------+---------------------+--------+--------+------------+---------------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                         ;
+---------------------+---------------------+--------+--------+------------+----------------------------------------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                    ;
+---------------------+---------------------+--------+--------+------------+----------------------------------------------------+
; altera_reserved_tdo ; altera_reserved_tck ; 14.189 ; 14.674 ; Fall       ; altera_reserved_tck                                ;
; HEX0_D[*]           ; CLOCK_50            ; 6.945  ; 7.083  ; Rise       ; pll_50|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX0_D[0]          ; CLOCK_50            ; 5.851  ; 5.816  ; Rise       ; pll_50|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX0_D[2]          ; CLOCK_50            ; 5.227  ; 5.301  ; Rise       ; pll_50|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX0_D[3]          ; CLOCK_50            ; 4.997  ; 5.012  ; Rise       ; pll_50|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX0_D[4]          ; CLOCK_50            ; 5.408  ; 5.403  ; Rise       ; pll_50|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX0_D[5]          ; CLOCK_50            ; 6.945  ; 7.083  ; Rise       ; pll_50|altpll_component|auto_generated|pll1|clk[0] ;
; HEX1_D[*]           ; CLOCK_50            ; 5.818  ; 5.870  ; Rise       ; pll_50|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX1_D[1]          ; CLOCK_50            ; 4.524  ; 4.483  ; Rise       ; pll_50|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX1_D[2]          ; CLOCK_50            ; 4.175  ; 4.142  ; Rise       ; pll_50|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX1_D[3]          ; CLOCK_50            ; 4.558  ; 4.515  ; Rise       ; pll_50|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX1_D[4]          ; CLOCK_50            ; 4.694  ; 4.678  ; Rise       ; pll_50|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX1_D[5]          ; CLOCK_50            ; 5.818  ; 5.870  ; Rise       ; pll_50|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX1_D[6]          ; CLOCK_50            ; 5.794  ; 5.846  ; Rise       ; pll_50|altpll_component|auto_generated|pll1|clk[0] ;
; HEX2_D[*]           ; CLOCK_50            ; 5.023  ; 4.993  ; Rise       ; pll_50|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX2_D[1]          ; CLOCK_50            ; 5.023  ; 4.993  ; Rise       ; pll_50|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX2_D[2]          ; CLOCK_50            ; 4.911  ; 4.855  ; Rise       ; pll_50|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX2_D[4]          ; CLOCK_50            ; 4.643  ; 4.623  ; Rise       ; pll_50|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX2_D[5]          ; CLOCK_50            ; 4.630  ; 4.625  ; Rise       ; pll_50|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX2_D[6]          ; CLOCK_50            ; 4.715  ; 4.692  ; Rise       ; pll_50|altpll_component|auto_generated|pll1|clk[0] ;
; HEX3_D[*]           ; CLOCK_50            ; 6.910  ; 6.980  ; Rise       ; pll_50|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX3_D[0]          ; CLOCK_50            ; 4.553  ; 4.505  ; Rise       ; pll_50|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX3_D[1]          ; CLOCK_50            ; 3.909  ; 3.881  ; Rise       ; pll_50|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX3_D[2]          ; CLOCK_50            ; 6.910  ; 6.980  ; Rise       ; pll_50|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX3_D[3]          ; CLOCK_50            ; 5.518  ; 5.476  ; Rise       ; pll_50|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX3_D[6]          ; CLOCK_50            ; 6.131  ; 6.206  ; Rise       ; pll_50|altpll_component|auto_generated|pll1|clk[0] ;
+---------------------+---------------------+--------+--------+------------+----------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                               ;
+---------------------+---------------------+-------+-------+------------+----------------------------------------------------+
; Data Port           ; Clock Port          ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                    ;
+---------------------+---------------------+-------+-------+------------+----------------------------------------------------+
; altera_reserved_tdo ; altera_reserved_tck ; 6.385 ; 6.754 ; Fall       ; altera_reserved_tck                                ;
; HEX0_D[*]           ; CLOCK_50            ; 2.168 ; 2.301 ; Rise       ; pll_50|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX0_D[0]          ; CLOCK_50            ; 2.559 ; 2.722 ; Rise       ; pll_50|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX0_D[2]          ; CLOCK_50            ; 2.304 ; 2.458 ; Rise       ; pll_50|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX0_D[3]          ; CLOCK_50            ; 2.168 ; 2.301 ; Rise       ; pll_50|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX0_D[4]          ; CLOCK_50            ; 2.341 ; 2.491 ; Rise       ; pll_50|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX0_D[5]          ; CLOCK_50            ; 3.360 ; 3.581 ; Rise       ; pll_50|altpll_component|auto_generated|pll1|clk[0] ;
; HEX1_D[*]           ; CLOCK_50            ; 1.750 ; 1.823 ; Rise       ; pll_50|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX1_D[1]          ; CLOCK_50            ; 1.926 ; 2.018 ; Rise       ; pll_50|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX1_D[2]          ; CLOCK_50            ; 1.750 ; 1.823 ; Rise       ; pll_50|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX1_D[3]          ; CLOCK_50            ; 1.945 ; 2.037 ; Rise       ; pll_50|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX1_D[4]          ; CLOCK_50            ; 2.024 ; 2.133 ; Rise       ; pll_50|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX1_D[5]          ; CLOCK_50            ; 2.803 ; 2.935 ; Rise       ; pll_50|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX1_D[6]          ; CLOCK_50            ; 2.793 ; 2.925 ; Rise       ; pll_50|altpll_component|auto_generated|pll1|clk[0] ;
; HEX2_D[*]           ; CLOCK_50            ; 1.983 ; 2.087 ; Rise       ; pll_50|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX2_D[1]          ; CLOCK_50            ; 2.189 ; 2.313 ; Rise       ; pll_50|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX2_D[2]          ; CLOCK_50            ; 2.117 ; 2.230 ; Rise       ; pll_50|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX2_D[4]          ; CLOCK_50            ; 2.001 ; 2.107 ; Rise       ; pll_50|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX2_D[5]          ; CLOCK_50            ; 1.983 ; 2.087 ; Rise       ; pll_50|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX2_D[6]          ; CLOCK_50            ; 2.040 ; 2.151 ; Rise       ; pll_50|altpll_component|auto_generated|pll1|clk[0] ;
; HEX3_D[*]           ; CLOCK_50            ; 1.632 ; 1.673 ; Rise       ; pll_50|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX3_D[0]          ; CLOCK_50            ; 1.930 ; 2.028 ; Rise       ; pll_50|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX3_D[1]          ; CLOCK_50            ; 1.632 ; 1.673 ; Rise       ; pll_50|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX3_D[2]          ; CLOCK_50            ; 3.339 ; 3.547 ; Rise       ; pll_50|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX3_D[3]          ; CLOCK_50            ; 2.388 ; 2.534 ; Rise       ; pll_50|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX3_D[6]          ; CLOCK_50            ; 2.715 ; 2.927 ; Rise       ; pll_50|altpll_component|auto_generated|pll1|clk[0] ;
+---------------------+---------------------+-------+-------+------------+----------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                          ;
+---------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin                 ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; HEX0_D[0]           ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX0_D[1]           ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX0_D[2]           ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX0_D[3]           ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX0_D[4]           ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX0_D[5]           ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX0_D[6]           ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX1_D[0]           ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX1_D[1]           ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX1_D[2]           ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX1_D[3]           ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX1_D[4]           ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX1_D[5]           ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX1_D[6]           ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX2_D[0]           ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX2_D[1]           ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX2_D[2]           ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX2_D[3]           ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX2_D[4]           ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX2_D[5]           ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX2_D[6]           ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX3_D[0]           ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX3_D[1]           ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX3_D[2]           ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX3_D[3]           ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX3_D[4]           ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX3_D[5]           ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX3_D[6]           ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; altera_reserved_tdo ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_nCEO~       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; BUTTON                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; CLOCK_50                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; altera_reserved_tms     ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; altera_reserved_tck     ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; altera_reserved_tdi     ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_DATA0~          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin                 ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; HEX0_D[0]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX0_D[1]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.33 V              ; -0.00467 V          ; 0.226 V                              ; 0.087 V                              ; 2.91e-09 s                  ; 2.74e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.33 V             ; -0.00467 V         ; 0.226 V                             ; 0.087 V                             ; 2.91e-09 s                 ; 2.74e-09 s                 ; Yes                       ; Yes                       ;
; HEX0_D[2]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX0_D[3]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.38 V              ; -0.0144 V           ; 0.227 V                              ; 0.024 V                              ; 3.14e-10 s                  ; 3.39e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.38 V             ; -0.0144 V          ; 0.227 V                             ; 0.024 V                             ; 3.14e-10 s                 ; 3.39e-10 s                 ; Yes                       ; Yes                       ;
; HEX0_D[4]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.38 V              ; -0.0144 V           ; 0.227 V                              ; 0.024 V                              ; 3.14e-10 s                  ; 3.39e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.38 V             ; -0.0144 V          ; 0.227 V                             ; 0.024 V                             ; 3.14e-10 s                 ; 3.39e-10 s                 ; Yes                       ; Yes                       ;
; HEX0_D[5]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.33 V              ; -0.00496 V          ; 0.223 V                              ; 0.086 V                              ; 2.9e-09 s                   ; 2.73e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.33 V             ; -0.00496 V         ; 0.223 V                             ; 0.086 V                             ; 2.9e-09 s                  ; 2.73e-09 s                 ; Yes                       ; Yes                       ;
; HEX0_D[6]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.38 V              ; -0.0144 V           ; 0.227 V                              ; 0.024 V                              ; 3.14e-10 s                  ; 3.39e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.38 V             ; -0.0144 V          ; 0.227 V                             ; 0.024 V                             ; 3.14e-10 s                 ; 3.39e-10 s                 ; Yes                       ; Yes                       ;
; HEX1_D[0]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.38 V              ; -0.0144 V           ; 0.227 V                              ; 0.024 V                              ; 3.14e-10 s                  ; 3.39e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.38 V             ; -0.0144 V          ; 0.227 V                             ; 0.024 V                             ; 3.14e-10 s                 ; 3.39e-10 s                 ; Yes                       ; Yes                       ;
; HEX1_D[1]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; HEX1_D[2]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; HEX1_D[3]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; HEX1_D[4]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; HEX1_D[5]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.33 V              ; -0.00496 V          ; 0.223 V                              ; 0.086 V                              ; 2.9e-09 s                   ; 2.73e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.33 V             ; -0.00496 V         ; 0.223 V                             ; 0.086 V                             ; 2.9e-09 s                  ; 2.73e-09 s                 ; Yes                       ; Yes                       ;
; HEX1_D[6]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.33 V              ; -0.00496 V          ; 0.223 V                              ; 0.086 V                              ; 2.9e-09 s                   ; 2.73e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.33 V             ; -0.00496 V         ; 0.223 V                             ; 0.086 V                             ; 2.9e-09 s                  ; 2.73e-09 s                 ; Yes                       ; Yes                       ;
; HEX2_D[0]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; HEX2_D[1]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; HEX2_D[2]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; HEX2_D[3]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; HEX2_D[4]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; HEX2_D[5]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; HEX2_D[6]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; HEX3_D[0]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; HEX3_D[1]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.38 V              ; -0.0144 V           ; 0.227 V                              ; 0.024 V                              ; 3.14e-10 s                  ; 3.39e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.38 V             ; -0.0144 V          ; 0.227 V                             ; 0.024 V                             ; 3.14e-10 s                 ; 3.39e-10 s                 ; Yes                       ; Yes                       ;
; HEX3_D[2]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.33 V              ; -0.00467 V          ; 0.226 V                              ; 0.087 V                              ; 2.91e-09 s                  ; 2.74e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.33 V             ; -0.00467 V         ; 0.226 V                             ; 0.087 V                             ; 2.91e-09 s                 ; 2.74e-09 s                 ; Yes                       ; Yes                       ;
; HEX3_D[3]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX3_D[4]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX3_D[5]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX3_D[6]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; altera_reserved_tdo ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 4.33e-08 V                   ; 3.11 V              ; -0.0128 V           ; 0.235 V                              ; 0.229 V                              ; 6.79e-10 s                  ; 1.6e-09 s                   ; Yes                        ; Yes                        ; 3.08 V                      ; 4.33e-08 V                  ; 3.11 V             ; -0.0128 V          ; 0.235 V                             ; 0.229 V                             ; 6.79e-10 s                 ; 1.6e-09 s                  ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.73e-09 V                   ; 3.19 V              ; -0.173 V            ; 0.149 V                              ; 0.259 V                              ; 2.79e-10 s                  ; 2.42e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 5.73e-09 V                  ; 3.19 V             ; -0.173 V           ; 0.149 V                             ; 0.259 V                             ; 2.79e-10 s                 ; 2.42e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.18e-09 V                   ; 2.38 V              ; -0.00483 V          ; 0.152 V                              ; 0.012 V                              ; 4.81e-10 s                  ; 6.29e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.18e-09 V                  ; 2.38 V             ; -0.00483 V         ; 0.152 V                             ; 0.012 V                             ; 4.81e-10 s                 ; 6.29e-10 s                 ; Yes                       ; Yes                       ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin                 ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; HEX0_D[0]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX0_D[1]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.33 V              ; -0.00265 V          ; 0.133 V                              ; 0.056 V                              ; 3.55e-09 s                  ; 3.31e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.33 V             ; -0.00265 V         ; 0.133 V                             ; 0.056 V                             ; 3.55e-09 s                 ; 3.31e-09 s                 ; Yes                       ; Yes                       ;
; HEX0_D[2]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX0_D[3]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.36 V              ; -0.00552 V          ; 0.11 V                               ; 0.007 V                              ; 4.54e-10 s                  ; 4.35e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.36 V             ; -0.00552 V         ; 0.11 V                              ; 0.007 V                             ; 4.54e-10 s                 ; 4.35e-10 s                 ; Yes                       ; Yes                       ;
; HEX0_D[4]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.36 V              ; -0.00552 V          ; 0.11 V                               ; 0.007 V                              ; 4.54e-10 s                  ; 4.35e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.36 V             ; -0.00552 V         ; 0.11 V                              ; 0.007 V                             ; 4.54e-10 s                 ; 4.35e-10 s                 ; Yes                       ; Yes                       ;
; HEX0_D[5]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.33 V              ; -0.00269 V          ; 0.13 V                               ; 0.055 V                              ; 3.54e-09 s                  ; 3.29e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.33 V             ; -0.00269 V         ; 0.13 V                              ; 0.055 V                             ; 3.54e-09 s                 ; 3.29e-09 s                 ; Yes                       ; Yes                       ;
; HEX0_D[6]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.36 V              ; -0.00552 V          ; 0.11 V                               ; 0.007 V                              ; 4.54e-10 s                  ; 4.35e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.36 V             ; -0.00552 V         ; 0.11 V                              ; 0.007 V                             ; 4.54e-10 s                 ; 4.35e-10 s                 ; Yes                       ; Yes                       ;
; HEX1_D[0]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.36 V              ; -0.00552 V          ; 0.11 V                               ; 0.007 V                              ; 4.54e-10 s                  ; 4.35e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.36 V             ; -0.00552 V         ; 0.11 V                              ; 0.007 V                             ; 4.54e-10 s                 ; 4.35e-10 s                 ; Yes                       ; Yes                       ;
; HEX1_D[1]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; HEX1_D[2]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; HEX1_D[3]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; HEX1_D[4]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; HEX1_D[5]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.33 V              ; -0.00269 V          ; 0.13 V                               ; 0.055 V                              ; 3.54e-09 s                  ; 3.29e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.33 V             ; -0.00269 V         ; 0.13 V                              ; 0.055 V                             ; 3.54e-09 s                 ; 3.29e-09 s                 ; Yes                       ; Yes                       ;
; HEX1_D[6]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.33 V              ; -0.00269 V          ; 0.13 V                               ; 0.055 V                              ; 3.54e-09 s                  ; 3.29e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.33 V             ; -0.00269 V         ; 0.13 V                              ; 0.055 V                             ; 3.54e-09 s                 ; 3.29e-09 s                 ; Yes                       ; Yes                       ;
; HEX2_D[0]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; HEX2_D[1]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; HEX2_D[2]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; HEX2_D[3]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; HEX2_D[4]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; HEX2_D[5]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; HEX2_D[6]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; HEX3_D[0]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; HEX3_D[1]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.36 V              ; -0.00552 V          ; 0.11 V                               ; 0.007 V                              ; 4.54e-10 s                  ; 4.35e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.36 V             ; -0.00552 V         ; 0.11 V                              ; 0.007 V                             ; 4.54e-10 s                 ; 4.35e-10 s                 ; Yes                       ; Yes                       ;
; HEX3_D[2]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.33 V              ; -0.00265 V          ; 0.133 V                              ; 0.056 V                              ; 3.55e-09 s                  ; 3.31e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.33 V             ; -0.00265 V         ; 0.133 V                             ; 0.056 V                             ; 3.55e-09 s                 ; 3.31e-09 s                 ; Yes                       ; Yes                       ;
; HEX3_D[3]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX3_D[4]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX3_D[5]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX3_D[6]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; altera_reserved_tdo ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.02e-06 V                   ; 3.09 V              ; -0.00287 V          ; 0.055 V                              ; 0.123 V                              ; 8.59e-10 s                  ; 2.03e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 5.02e-06 V                  ; 3.09 V             ; -0.00287 V         ; 0.055 V                             ; 0.123 V                             ; 8.59e-10 s                 ; 2.03e-09 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.54e-07 V                   ; 3.14 V              ; -0.115 V            ; 0.146 V                              ; 0.141 V                              ; 3.07e-10 s                  ; 3.96e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 6.54e-07 V                  ; 3.14 V             ; -0.115 V           ; 0.146 V                             ; 0.141 V                             ; 3.07e-10 s                 ; 3.96e-10 s                 ; Yes                       ; No                        ;
; ~ALTERA_nCEO~       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.15e-07 V                   ; 2.35 V              ; -0.00712 V          ; 0.093 V                              ; 0.02 V                               ; 6.21e-10 s                  ; 7.9e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 6.15e-07 V                  ; 2.35 V             ; -0.00712 V         ; 0.093 V                             ; 0.02 V                              ; 6.21e-10 s                 ; 7.9e-10 s                  ; Yes                       ; Yes                       ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin                 ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; HEX0_D[0]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX0_D[1]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.64 V              ; -0.0113 V           ; 0.208 V                              ; 0.179 V                              ; 2.38e-09 s                  ; 2.23e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.64 V             ; -0.0113 V          ; 0.208 V                             ; 0.179 V                             ; 2.38e-09 s                 ; 2.23e-09 s                 ; No                        ; Yes                       ;
; HEX0_D[2]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX0_D[3]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; HEX0_D[4]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; HEX0_D[5]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.64 V              ; -0.0117 V           ; 0.202 V                              ; 0.176 V                              ; 2.38e-09 s                  ; 2.22e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.64 V             ; -0.0117 V          ; 0.202 V                             ; 0.176 V                             ; 2.38e-09 s                 ; 2.22e-09 s                 ; No                        ; Yes                       ;
; HEX0_D[6]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; HEX1_D[0]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; HEX1_D[1]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HEX1_D[2]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HEX1_D[3]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HEX1_D[4]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HEX1_D[5]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.64 V              ; -0.0117 V           ; 0.202 V                              ; 0.176 V                              ; 2.38e-09 s                  ; 2.22e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.64 V             ; -0.0117 V          ; 0.202 V                             ; 0.176 V                             ; 2.38e-09 s                 ; 2.22e-09 s                 ; No                        ; Yes                       ;
; HEX1_D[6]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.64 V              ; -0.0117 V           ; 0.202 V                              ; 0.176 V                              ; 2.38e-09 s                  ; 2.22e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.64 V             ; -0.0117 V          ; 0.202 V                             ; 0.176 V                             ; 2.38e-09 s                 ; 2.22e-09 s                 ; No                        ; Yes                       ;
; HEX2_D[0]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HEX2_D[1]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HEX2_D[2]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HEX2_D[3]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HEX2_D[4]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HEX2_D[5]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HEX2_D[6]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HEX3_D[0]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HEX3_D[1]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; HEX3_D[2]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.64 V              ; -0.0113 V           ; 0.208 V                              ; 0.179 V                              ; 2.38e-09 s                  ; 2.23e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.64 V             ; -0.0113 V          ; 0.208 V                             ; 0.179 V                             ; 2.38e-09 s                 ; 2.23e-09 s                 ; No                        ; Yes                       ;
; HEX3_D[3]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX3_D[4]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX3_D[5]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX3_D[6]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; altera_reserved_tdo ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 4.9e-07 V                    ; 3.52 V              ; -0.0234 V           ; 0.372 V                              ; 0.263 V                              ; 5.16e-10 s                  ; 1.44e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 4.9e-07 V                   ; 3.52 V             ; -0.0234 V          ; 0.372 V                             ; 0.263 V                             ; 5.16e-10 s                 ; 1.44e-09 s                 ; No                        ; No                        ;
; ~ALTERA_DCLK~       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 6.54e-08 V                   ; 3.66 V              ; -0.26 V             ; 0.41 V                               ; 0.32 V                               ; 1.57e-10 s                  ; 2.15e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 6.54e-08 V                  ; 3.66 V             ; -0.26 V            ; 0.41 V                              ; 0.32 V                              ; 1.57e-10 s                 ; 2.15e-10 s                 ; No                        ; Yes                       ;
; ~ALTERA_nCEO~       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.54e-08 V                   ; 2.7 V               ; -0.00943 V          ; 0.276 V                              ; 0.035 V                              ; 3.19e-10 s                  ; 4.99e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 3.54e-08 V                  ; 2.7 V              ; -0.00943 V         ; 0.276 V                             ; 0.035 V                             ; 3.19e-10 s                 ; 4.99e-10 s                 ; No                        ; Yes                       ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                                         ;
+----------------------------------------------------+----------------------------------------------------+--------------+----------+----------+----------+
; From Clock                                         ; To Clock                                           ; RR Paths     ; FR Paths ; RF Paths ; FF Paths ;
+----------------------------------------------------+----------------------------------------------------+--------------+----------+----------+----------+
; altera_reserved_tck                                ; altera_reserved_tck                                ; 4042         ; 0        ; 38       ; 0        ;
; pll_50|altpll_component|auto_generated|pll1|clk[0] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; > 2147483647 ; 0        ; 0        ; 0        ;
+----------------------------------------------------+----------------------------------------------------+--------------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                                          ;
+----------------------------------------------------+----------------------------------------------------+--------------+----------+----------+----------+
; From Clock                                         ; To Clock                                           ; RR Paths     ; FR Paths ; RF Paths ; FF Paths ;
+----------------------------------------------------+----------------------------------------------------+--------------+----------+----------+----------+
; altera_reserved_tck                                ; altera_reserved_tck                                ; 4042         ; 0        ; 38       ; 0        ;
; pll_50|altpll_component|auto_generated|pll1|clk[0] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; > 2147483647 ; 0        ; 0        ; 0        ;
+----------------------------------------------------+----------------------------------------------------+--------------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Recovery Transfers                                                                                                                                  ;
+----------------------------------------------------+----------------------------------------------------+----------+----------+----------+----------+
; From Clock                                         ; To Clock                                           ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+----------------------------------------------------+----------------------------------------------------+----------+----------+----------+----------+
; altera_reserved_tck                                ; altera_reserved_tck                                ; 99       ; 0        ; 1        ; 0        ;
; pll_50|altpll_component|auto_generated|pll1|clk[0] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; 1423     ; 0        ; 0        ; 0        ;
+----------------------------------------------------+----------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Removal Transfers                                                                                                                                   ;
+----------------------------------------------------+----------------------------------------------------+----------+----------+----------+----------+
; From Clock                                         ; To Clock                                           ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+----------------------------------------------------+----------------------------------------------------+----------+----------+----------+----------+
; altera_reserved_tck                                ; altera_reserved_tck                                ; 99       ; 0        ; 1        ; 0        ;
; pll_50|altpll_component|auto_generated|pll1|clk[0] ; pll_50|altpll_component|auto_generated|pll1|clk[0] ; 1423     ; 0        ; 0        ; 0        ;
+----------------------------------------------------+----------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 3     ; 3    ;
; Unconstrained Input Port Paths  ; 89    ; 89   ;
; Unconstrained Output Ports      ; 22    ; 22   ;
; Unconstrained Output Port Paths ; 22    ; 22   ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 13.1.0 Build 162 10/23/2013 SJ Full Version
    Info: Processing started: Thu Feb 09 17:59:44 2017
Info: Command: quartus_sta riscv -c riscv
Info: qsta_default_script.tcl version: #1
Info (11104): Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead.
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Info (332164): Evaluating HDL-embedded SDC commands
    Info (332165): Entity sld_jtag_hub
        Info (332166): create_clock -name altera_reserved_tck [get_ports {altera_reserved_tck}] -period 10MHz   
        Info (332166): set_clock_groups -asynchronous -group {altera_reserved_tck}
Info (332104): Reading SDC File: 'riscv.sdc'
Info (332110): Deriving PLL clocks
    Info (332110): create_generated_clock -source {pll_50|altpll_component|auto_generated|pll1|inclk[0]} -duty_cycle 50.00 -name {pll_50|altpll_component|auto_generated|pll1|clk[0]} {pll_50|altpll_component|auto_generated|pll1|clk[0]}
Critical Warning (332168): The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command.
    Critical Warning (332169): From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)
    Critical Warning (332169): From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)
    Critical Warning (332169): From pll_50|altpll_component|auto_generated|pll1|clk[0] (Rise) to pll_50|altpll_component|auto_generated|pll1|clk[0] (Rise) (setup and hold)
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -10.580
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):   -10.580           -1222.399 pll_50|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    45.480               0.000 altera_reserved_tck 
Info (332146): Worst-case hold slack is 0.389
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.389               0.000 pll_50|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.403               0.000 altera_reserved_tck 
Info (332146): Worst-case recovery slack is 13.856
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    13.856               0.000 pll_50|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    48.271               0.000 altera_reserved_tck 
Info (332146): Worst-case removal slack is 1.343
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     1.343               0.000 pll_50|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     1.363               0.000 altera_reserved_tck 
Info (332146): Worst-case minimum pulse width slack is 9.697
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     9.697               0.000 pll_50|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     9.819               0.000 CLOCK_50 
    Info (332119):    49.490               0.000 altera_reserved_tck 
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Critical Warning (332168): The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command.
    Critical Warning (332169): From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)
    Critical Warning (332169): From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)
    Critical Warning (332169): From pll_50|altpll_component|auto_generated|pll1|clk[0] (Rise) to pll_50|altpll_component|auto_generated|pll1|clk[0] (Rise) (setup and hold)
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -8.012
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -8.012            -737.638 pll_50|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    45.950               0.000 altera_reserved_tck 
Info (332146): Worst-case hold slack is 0.348
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.348               0.000 pll_50|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.354               0.000 altera_reserved_tck 
Info (332146): Worst-case recovery slack is 14.317
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    14.317               0.000 pll_50|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    48.543               0.000 altera_reserved_tck 
Info (332146): Worst-case removal slack is 1.216
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     1.216               0.000 pll_50|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     1.250               0.000 altera_reserved_tck 
Info (332146): Worst-case minimum pulse width slack is 9.688
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     9.688               0.000 pll_50|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     9.799               0.000 CLOCK_50 
    Info (332119):    49.401               0.000 altera_reserved_tck 
Info: Analyzing Fast 1200mV 0C Model
Critical Warning (332168): The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command.
    Critical Warning (332169): From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)
    Critical Warning (332169): From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)
    Critical Warning (332169): From pll_50|altpll_component|auto_generated|pll1|clk[0] (Rise) to pll_50|altpll_component|auto_generated|pll1|clk[0] (Rise) (setup and hold)
Info (332146): Worst-case setup slack is 5.230
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     5.230               0.000 pll_50|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    48.108               0.000 altera_reserved_tck 
Info (332146): Worst-case hold slack is 0.180
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.180               0.000 pll_50|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.182               0.000 altera_reserved_tck 
Info (332146): Worst-case recovery slack is 16.758
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    16.758               0.000 pll_50|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    49.485               0.000 altera_reserved_tck 
Info (332146): Worst-case removal slack is 0.648
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.648               0.000 pll_50|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.649               0.000 altera_reserved_tck 
Info (332146): Worst-case minimum pulse width slack is 9.400
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     9.400               0.000 CLOCK_50 
    Info (332119):     9.750               0.000 pll_50|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    49.285               0.000 altera_reserved_tck 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 14 warnings
    Info: Peak virtual memory: 674 megabytes
    Info: Processing ended: Thu Feb 09 18:00:09 2017
    Info: Elapsed time: 00:00:25
    Info: Total CPU time (on all processors): 00:00:18


