{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1512653291645 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "IP Generation Tool Quartus Prime " "Running Quartus Prime IP Generation Tool" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 240 10/25/2017 SJ Pro Edition " "Version 17.1.0 Build 240 10/25/2017 SJ Pro Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1512653291650 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Dec 07 08:28:11 2017 " "Processing started: Thu Dec 07 08:28:11 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1512653291650 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "IP Generation Tool" 0 -1 1512653291650 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_ipgenerate ECEFINAL -c ECEFINAL --run_default_mode_op " "Command: quartus_ipgenerate ECEFINAL -c ECEFINAL --run_default_mode_op" {  } {  } 0 0 "Command: %1!s!" 0 0 "IP Generation Tool" 0 -1 1512653291650 ""}
{ "Info" "IQEXE_ERROR_COUNT" "IP Generation Tool 0 s 0 s Quartus Prime " "Quartus Prime IP Generation Tool was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "526 " "Peak virtual memory: 526 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1512653293081 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Dec 07 08:28:13 2017 " "Processing ended: Thu Dec 07 08:28:13 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1512653293081 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1512653293081 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1512653293081 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "IP Generation Tool" 0 -1 1512653293081 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "IP Generation Tool" 0 -1 1512653295940 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Synthesis Quartus Prime " "Running Quartus Prime Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 240 10/25/2017 SJ Pro Edition " "Version 17.1.0 Build 240 10/25/2017 SJ Pro Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1512653295946 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Dec 07 08:28:15 2017 " "Processing started: Thu Dec 07 08:28:15 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1512653295946 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Synthesis" 0 -1 1512653295946 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_syn --read_settings_files=off --write_settings_files=off ECEFINAL -c ECEFINAL " "Command: quartus_syn --read_settings_files=off --write_settings_files=off ECEFINAL -c ECEFINAL" {  } {  } 0 0 "Command: %1!s!" 0 0 "Synthesis" 0 -1 1512653295946 ""}
{ "Info" "0" "" "qis_default_flow_script.tcl version: #1" {  } {  } 0 0 "qis_default_flow_script.tcl version: #1" 0 0 "Synthesis" 0 0 1512653296050 ""}
{ "Info" "0" "" "Initializing Synthesis..." {  } {  } 0 0 "Initializing Synthesis..." 0 0 "Synthesis" 0 0 1512653296050 ""}
{ "Info" "0" "" "Project = \"ECEFINAL\"" {  } {  } 0 0 "Project = \"ECEFINAL\"" 0 0 "Synthesis" 0 0 1512653296050 ""}
{ "Info" "0" "" "Revision = \"ECEFINAL\"" {  } {  } 0 0 "Revision = \"ECEFINAL\"" 0 0 "Synthesis" 0 0 1512653296050 ""}
{ "Info" "0" "" "Analyzing source files" {  } {  } 0 0 "Analyzing source files" 0 0 "Synthesis" 0 0 1512653296214 ""}
{ "Error" "EVRFX2_VHDL_IS_NOT_DECLARED" "button_a ECEFINAL.vhd(17) " "VHDL error at ECEFINAL.vhd(17): object \"button_a\" is used but not declared" {  } { { "ECEFINAL.vhd" "" { Text "F:/ECEFINAL/ECEFINAL.vhd" 17 0 0 } }  } 0 13786 "VHDL error at %2!s!: object \"%1!s!\" is used but not declared" 0 0 "Synthesis" 0 -1 1512653297862 ""}
{ "Error" "EVRFX2_VHDL_SYNTAX_ERROR" ": ECEFINAL.vhd(17) " "VHDL syntax error at ECEFINAL.vhd(17) near text :" {  } { { "ECEFINAL.vhd" "" { Text "F:/ECEFINAL/ECEFINAL.vhd" 17 0 0 } }  } 0 13806 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Synthesis" 0 -1 1512653297863 ""}
{ "Error" "EVRFX2_VHDL_UNCOMPILED_ENTITY" "ecefinal ECEFINAL.vhd(42) " "VHDL error at ECEFINAL.vhd(42): entity \"ecefinal\" is used but not declared" {  } { { "ECEFINAL.vhd" "" { Text "F:/ECEFINAL/ECEFINAL.vhd" 42 0 0 } }  } 0 13649 "VHDL error at %2!s!: entity \"%1!s!\" is used but not declared" 0 0 "Synthesis" 0 -1 1512653297863 ""}
{ "Error" "EVRFX2_VHDL_ILLEGAL_EXPRESSION" "clk ECEFINAL.vhd(63) " "VHDL expression error at ECEFINAL.vhd(63): illegal clk in expression" {  } { { "ECEFINAL.vhd" "" { Text "F:/ECEFINAL/ECEFINAL.vhd" 63 0 0 } }  } 0 13858 "VHDL expression error at %2!s!: illegal %1!s! in expression" 0 0 "Synthesis" 0 -1 1512653297863 ""}
{ "Error" "EVRFX2_VHDL_1446_UNCONVERTED" "event ECEFINAL.vhd(63) " "VHDL error at ECEFINAL.vhd(63): attribute event requires a static signal prefix" {  } { { "ECEFINAL.vhd" "" { Text "F:/ECEFINAL/ECEFINAL.vhd" 63 0 0 } }  } 0 17592 "VHDL error at %2!s!: attribute %1!s! requires a static signal prefix" 0 0 "Synthesis" 0 -1 1512653297863 ""}
{ "Error" "EVRFX2_VHDL_ILLEGAL_EXPRESSION" "reset ECEFINAL.vhd(61) " "VHDL expression error at ECEFINAL.vhd(61): illegal reset in expression" {  } { { "ECEFINAL.vhd" "" { Text "F:/ECEFINAL/ECEFINAL.vhd" 61 0 0 } }  } 0 13858 "VHDL expression error at %2!s!: illegal %1!s! in expression" 0 0 "Synthesis" 0 -1 1512653297863 ""}
{ "Error" "EVRFX2_VHDL_NON_SIGNAL_IN_SENSITIVITY_LIST" "vga_hs_control ECEFINAL.vhd(78) " "VHDL error at ECEFINAL.vhd(78): name \"vga_hs_control\" must represent signal" {  } { { "ECEFINAL.vhd" "" { Text "F:/ECEFINAL/ECEFINAL.vhd" 78 0 0 } }  } 0 13781 "VHDL error at %2!s!: name \"%1!s!\" must represent signal" 0 0 "Synthesis" 0 -1 1512653297863 ""}
{ "Error" "EVRFX2_VHDL_1445_UNCONVERTED" "ECEFINAL.vhd(57) " "VHDL error at ECEFINAL.vhd(57): sensitivity list can have only static signal name" {  } { { "ECEFINAL.vhd" "" { Text "F:/ECEFINAL/ECEFINAL.vhd" 57 0 0 } }  } 0 17591 "VHDL error at %1!s!: sensitivity list can have only static signal name" 0 0 "Synthesis" 0 -1 1512653297863 ""}
{ "Error" "EVRFX2_VHDL_ILLEGAL_EXPRESSION" "reset ECEFINAL.vhd(84) " "VHDL expression error at ECEFINAL.vhd(84): illegal reset in expression" {  } { { "ECEFINAL.vhd" "" { Text "F:/ECEFINAL/ECEFINAL.vhd" 84 0 0 } }  } 0 13858 "VHDL expression error at %2!s!: illegal %1!s! in expression" 0 0 "Synthesis" 0 -1 1512653297863 ""}
{ "Error" "EVRFX2_VHDL_NON_SIGNAL_IN_SENSITIVITY_LIST" "vga_vs_control ECEFINAL.vhd(96) " "VHDL error at ECEFINAL.vhd(96): name \"vga_vs_control\" must represent signal" {  } { { "ECEFINAL.vhd" "" { Text "F:/ECEFINAL/ECEFINAL.vhd" 96 0 0 } }  } 0 13781 "VHDL error at %2!s!: name \"%1!s!\" must represent signal" 0 0 "Synthesis" 0 -1 1512653297863 ""}
{ "Error" "EVRFX2_VHDL_NON_SIGNAL_IN_SENSITIVITY_LIST" "vga_green_dispaly ECEFINAL.vhd(102) " "VHDL error at ECEFINAL.vhd(102): name \"vga_green_dispaly\" must represent signal" {  } { { "ECEFINAL.vhd" "" { Text "F:/ECEFINAL/ECEFINAL.vhd" 102 0 0 } }  } 0 13781 "VHDL error at %2!s!: name \"%1!s!\" must represent signal" 0 0 "Synthesis" 0 -1 1512653297863 ""}
{ "Error" "EVRFX2_VHDL_NON_SIGNAL_IN_SENSITIVITY_LIST" "vga_read_dispaly ECEFINAL.vhd(103) " "VHDL error at ECEFINAL.vhd(103): name \"vga_read_dispaly\" must represent signal" {  } { { "ECEFINAL.vhd" "" { Text "F:/ECEFINAL/ECEFINAL.vhd" 103 0 0 } }  } 0 13781 "VHDL error at %2!s!: name \"%1!s!\" must represent signal" 0 0 "Synthesis" 0 -1 1512653297863 ""}
{ "Error" "EVRFX2_VHDL_IS_NOT_DECLARED" "vga_blue_dispaly ECEFINAL.vhd(104) " "VHDL error at ECEFINAL.vhd(104): object \"vga_blue_dispaly\" is used but not declared" {  } { { "ECEFINAL.vhd" "" { Text "F:/ECEFINAL/ECEFINAL.vhd" 104 0 0 } }  } 0 13786 "VHDL error at %2!s!: object \"%1!s!\" is used but not declared" 0 0 "Synthesis" 0 -1 1512653297863 ""}
{ "Error" "EVRFX2_VHDL_ILLEGAL_EXPRESSION" "clk ECEFINAL.vhd(101) " "VHDL expression error at ECEFINAL.vhd(101): illegal clk in expression" {  } { { "ECEFINAL.vhd" "" { Text "F:/ECEFINAL/ECEFINAL.vhd" 101 0 0 } }  } 0 13858 "VHDL expression error at %2!s!: illegal %1!s! in expression" 0 0 "Synthesis" 0 -1 1512653297863 ""}
{ "Error" "EVRFX2_VHDL_1446_UNCONVERTED" "event ECEFINAL.vhd(101) " "VHDL error at ECEFINAL.vhd(101): attribute event requires a static signal prefix" {  } { { "ECEFINAL.vhd" "" { Text "F:/ECEFINAL/ECEFINAL.vhd" 101 0 0 } }  } 0 17592 "VHDL error at %2!s!: attribute %1!s! requires a static signal prefix" 0 0 "Synthesis" 0 -1 1512653297863 ""}
{ "Error" "EVRFX2_VHDL_1445_UNCONVERTED" "ECEFINAL.vhd(99) " "VHDL error at ECEFINAL.vhd(99): sensitivity list can have only static signal name" {  } { { "ECEFINAL.vhd" "" { Text "F:/ECEFINAL/ECEFINAL.vhd" 99 0 0 } }  } 0 17591 "VHDL error at %1!s!: sensitivity list can have only static signal name" 0 0 "Synthesis" 0 -1 1512653297863 ""}
{ "Error" "EVRFX2_VHDL_IS_NOT_DECLARED" "hex_13 ECEFINAL.vhd(112) " "VHDL error at ECEFINAL.vhd(112): object \"hex_13\" is used but not declared" {  } { { "ECEFINAL.vhd" "" { Text "F:/ECEFINAL/ECEFINAL.vhd" 112 0 0 } }  } 0 13786 "VHDL error at %2!s!: object \"%1!s!\" is used but not declared" 0 0 "Synthesis" 0 -1 1512653297863 ""}
{ "Error" "EVRFX2_VHDL_IS_NOT_DECLARED" "hex_13 ECEFINAL.vhd(114) " "VHDL error at ECEFINAL.vhd(114): object \"hex_13\" is used but not declared" {  } { { "ECEFINAL.vhd" "" { Text "F:/ECEFINAL/ECEFINAL.vhd" 114 0 0 } }  } 0 13786 "VHDL error at %2!s!: object \"%1!s!\" is used but not declared" 0 0 "Synthesis" 0 -1 1512653297863 ""}
{ "Error" "EVRFX2_VHDL_IS_NOT_DECLARED" "hex_12 ECEFINAL.vhd(117) " "VHDL error at ECEFINAL.vhd(117): object \"hex_12\" is used but not declared" {  } { { "ECEFINAL.vhd" "" { Text "F:/ECEFINAL/ECEFINAL.vhd" 117 0 0 } }  } 0 13786 "VHDL error at %2!s!: object \"%1!s!\" is used but not declared" 0 0 "Synthesis" 0 -1 1512653297863 ""}
{ "Error" "0" "" "Flow failed: " {  } {  } 0 0 "Flow failed: " 0 0 "Synthesis" 0 0 1512653297887 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Synthesis 20 s 0 s Quartus Prime " "Quartus Prime Synthesis was unsuccessful. 20 errors, 0 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "766 " "Peak virtual memory: 766 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1512653298038 ""} { "Error" "EQEXE_END_BANNER_TIME" "Thu Dec 07 08:28:18 2017 " "Processing ended: Thu Dec 07 08:28:18 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1512653298038 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1512653298038 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1512653298038 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Synthesis" 0 -1 1512653298038 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 22 s 0 s " "Quartus Prime Full Compilation was unsuccessful. 22 errors, 0 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Synthesis" 0 -1 1512653299427 ""}
