// Seed: 881670858
module module_0;
  wand id_1;
  wire id_2;
  assign module_1.id_1 = 0;
  assign id_1 = -1;
endmodule
module module_1 (
    output uwire id_0,
    output supply0 id_1,
    input tri id_2
    , id_12,
    input tri id_3,
    input tri1 id_4,
    input uwire id_5,
    output tri1 id_6,
    inout tri1 id_7,
    output tri id_8,
    input tri0 id_9,
    output supply1 id_10
);
  logic [7:0][-1 : 1 'b0] id_13;
  module_0 modCall_1 ();
  assign id_13[-1] = -1;
  logic [1 : -1] id_14;
  ;
endmodule
