{"vcs1":{"timestamp_begin":1750891051.931030925, "rt":0.29, "ut":0.18, "st":0.06}}
{"vcselab":{"timestamp_begin":1750891052.297646921, "rt":0.20, "ut":0.12, "st":0.05}}
{"link":{"timestamp_begin":1750891052.553261929, "rt":0.09, "ut":0.04, "st":0.05}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1750891051.612208148}
{"VCS_COMP_START_TIME": 1750891051.612208148}
{"VCS_COMP_END_TIME": 1750891052.887629397}
{"VCS_USER_OPTIONS": "-full64 -sverilog -debug_all -f filelist.f -l compile.log -timescale=1ns/100ps"}
{"vcs1": {"peak_mem": 2438463}}
{"stitch_vcselab": {"peak_mem": 2438503}}
