################################################################################
#                    DO NOT MANUALLY EDIT THIS FILE!                           #
################################################################################
# This file contains the automatically generated build configuration (2024/05/14 11:44:31)
# requested at line 3 in /home/student/kferdek/UEC2/uec2_lab6_kferdek/.dvt/default.build


################ Verilog Auto-config Directives ################
+dvt_init

fpga/rtl/clk_divider.sv
fpga/rtl/clk_wiz_0_clk_wiz.v
fpga/rtl/top_uart_basys3.sv
rtl/list_ch04_11_mod_m_counter.v
rtl/list_ch04_15_disp_hex_mux.v
rtl/list_ch04_16_hex_mux_test.v
rtl/list_ch04_20_fifo.v
rtl/list_ch04_21_fifo_test.v
rtl/list_ch06_02_debounce.v
rtl/list_ch08_01_uart_rx.v
rtl/list_ch08_02_flag_buf.v
rtl/list_ch08_03_uart_tx.v
rtl/list_ch08_04_uart.v
rtl/list_ch08_05_uart_test.v
rtl/top_uart.sv
sim/common/tiff_writer.sv
sim/draw_rct_ctl/draw_rct_ctl_tb.sv
sim/top_fpga/top_fpga_tb.sv
sim/common/glbl.v

################ No files found. ################
