<stg><name>Filter2D</name>


<trans_list>

<trans id="520" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="521" from="2" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln443" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="539" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="541" from="4" to="6">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln444" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="542" from="4" to="5">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln444" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="540" from="5" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="537" from="6" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="8" op_0_bw="32">
<![CDATA[
hls::LineBuffer<10, 1920, unsigned char, 0>::LineBuffer.1.region:0  %src_kernel_win_0_va = alloca i8

]]></Node>
<StgValue><ssdm name="src_kernel_win_0_va"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="8" op_0_bw="32">
<![CDATA[
hls::LineBuffer<10, 1920, unsigned char, 0>::LineBuffer.1.region:1  %src_kernel_win_0_va_18 = alloca i8

]]></Node>
<StgValue><ssdm name="src_kernel_win_0_va_18"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="8" op_0_bw="32">
<![CDATA[
hls::LineBuffer<10, 1920, unsigned char, 0>::LineBuffer.1.region:2  %src_kernel_win_0_va_19 = alloca i8

]]></Node>
<StgValue><ssdm name="src_kernel_win_0_va_19"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="8" op_0_bw="32">
<![CDATA[
hls::LineBuffer<10, 1920, unsigned char, 0>::LineBuffer.1.region:3  %src_kernel_win_0_va_20 = alloca i8

]]></Node>
<StgValue><ssdm name="src_kernel_win_0_va_20"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="8" op_0_bw="32">
<![CDATA[
hls::LineBuffer<10, 1920, unsigned char, 0>::LineBuffer.1.region:4  %src_kernel_win_0_va_21 = alloca i8

]]></Node>
<StgValue><ssdm name="src_kernel_win_0_va_21"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="8" op_0_bw="32">
<![CDATA[
hls::LineBuffer<10, 1920, unsigned char, 0>::LineBuffer.1.region:5  %src_kernel_win_0_va_22 = alloca i8

]]></Node>
<StgValue><ssdm name="src_kernel_win_0_va_22"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="8" op_0_bw="32">
<![CDATA[
hls::LineBuffer<10, 1920, unsigned char, 0>::LineBuffer.1.region:6  %src_kernel_win_0_va_23 = alloca i8

]]></Node>
<StgValue><ssdm name="src_kernel_win_0_va_23"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="8" op_0_bw="32">
<![CDATA[
hls::LineBuffer<10, 1920, unsigned char, 0>::LineBuffer.1.region:7  %src_kernel_win_0_va_24 = alloca i8

]]></Node>
<StgValue><ssdm name="src_kernel_win_0_va_24"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="8" op_0_bw="32">
<![CDATA[
hls::LineBuffer<10, 1920, unsigned char, 0>::LineBuffer.1.region:8  %src_kernel_win_0_va_25 = alloca i8

]]></Node>
<StgValue><ssdm name="src_kernel_win_0_va_25"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="8" op_0_bw="32">
<![CDATA[
hls::LineBuffer<10, 1920, unsigned char, 0>::LineBuffer.1.region:9  %src_kernel_win_0_va_26 = alloca i8

]]></Node>
<StgValue><ssdm name="src_kernel_win_0_va_26"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="8" op_0_bw="32">
<![CDATA[
hls::LineBuffer<10, 1920, unsigned char, 0>::LineBuffer.1.region:10  %src_kernel_win_0_va_27 = alloca i8

]]></Node>
<StgValue><ssdm name="src_kernel_win_0_va_27"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="8" op_0_bw="32">
<![CDATA[
hls::LineBuffer<10, 1920, unsigned char, 0>::LineBuffer.1.region:11  %src_kernel_win_0_va_28 = alloca i8

]]></Node>
<StgValue><ssdm name="src_kernel_win_0_va_28"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="8" op_0_bw="32">
<![CDATA[
hls::LineBuffer<10, 1920, unsigned char, 0>::LineBuffer.1.region:12  %src_kernel_win_0_va_29 = alloca i8

]]></Node>
<StgValue><ssdm name="src_kernel_win_0_va_29"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="8" op_0_bw="32">
<![CDATA[
hls::LineBuffer<10, 1920, unsigned char, 0>::LineBuffer.1.region:13  %src_kernel_win_0_va_30 = alloca i8

]]></Node>
<StgValue><ssdm name="src_kernel_win_0_va_30"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="8" op_0_bw="32">
<![CDATA[
hls::LineBuffer<10, 1920, unsigned char, 0>::LineBuffer.1.region:14  %src_kernel_win_0_va_31 = alloca i8

]]></Node>
<StgValue><ssdm name="src_kernel_win_0_va_31"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="8" op_0_bw="32">
<![CDATA[
hls::LineBuffer<10, 1920, unsigned char, 0>::LineBuffer.1.region:15  %src_kernel_win_0_va_32 = alloca i8

]]></Node>
<StgValue><ssdm name="src_kernel_win_0_va_32"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="8" op_0_bw="32">
<![CDATA[
hls::LineBuffer<10, 1920, unsigned char, 0>::LineBuffer.1.region:16  %src_kernel_win_0_va_33 = alloca i8

]]></Node>
<StgValue><ssdm name="src_kernel_win_0_va_33"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="8" op_0_bw="32">
<![CDATA[
hls::LineBuffer<10, 1920, unsigned char, 0>::LineBuffer.1.region:17  %src_kernel_win_0_va_34 = alloca i8

]]></Node>
<StgValue><ssdm name="src_kernel_win_0_va_34"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="8" op_0_bw="32">
<![CDATA[
hls::LineBuffer<10, 1920, unsigned char, 0>::LineBuffer.1.region:18  %src_kernel_win_0_va_35 = alloca i8

]]></Node>
<StgValue><ssdm name="src_kernel_win_0_va_35"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="8" op_0_bw="32">
<![CDATA[
hls::LineBuffer<10, 1920, unsigned char, 0>::LineBuffer.1.region:19  %src_kernel_win_0_va_36 = alloca i8

]]></Node>
<StgValue><ssdm name="src_kernel_win_0_va_36"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="8" op_0_bw="32">
<![CDATA[
hls::LineBuffer<10, 1920, unsigned char, 0>::LineBuffer.1.region:20  %right_border_buf_0_s = alloca i8

]]></Node>
<StgValue><ssdm name="right_border_buf_0_s"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="8" op_0_bw="32">
<![CDATA[
hls::LineBuffer<10, 1920, unsigned char, 0>::LineBuffer.1.region:21  %right_border_buf_0_14 = alloca i8

]]></Node>
<StgValue><ssdm name="right_border_buf_0_14"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="8" op_0_bw="32">
<![CDATA[
hls::LineBuffer<10, 1920, unsigned char, 0>::LineBuffer.1.region:22  %right_border_buf_0_15 = alloca i8

]]></Node>
<StgValue><ssdm name="right_border_buf_0_15"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="8" op_0_bw="32">
<![CDATA[
hls::LineBuffer<10, 1920, unsigned char, 0>::LineBuffer.1.region:23  %right_border_buf_0_16 = alloca i8

]]></Node>
<StgValue><ssdm name="right_border_buf_0_16"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="8" op_0_bw="32">
<![CDATA[
hls::LineBuffer<10, 1920, unsigned char, 0>::LineBuffer.1.region:24  %right_border_buf_0_17 = alloca i8

]]></Node>
<StgValue><ssdm name="right_border_buf_0_17"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="8" op_0_bw="32">
<![CDATA[
hls::LineBuffer<10, 1920, unsigned char, 0>::LineBuffer.1.region:25  %right_border_buf_0_18 = alloca i8

]]></Node>
<StgValue><ssdm name="right_border_buf_0_18"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="8" op_0_bw="32">
<![CDATA[
hls::LineBuffer<10, 1920, unsigned char, 0>::LineBuffer.1.region:26  %right_border_buf_0_19 = alloca i8

]]></Node>
<StgValue><ssdm name="right_border_buf_0_19"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="8" op_0_bw="32">
<![CDATA[
hls::LineBuffer<10, 1920, unsigned char, 0>::LineBuffer.1.region:27  %right_border_buf_0_20 = alloca i8

]]></Node>
<StgValue><ssdm name="right_border_buf_0_20"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="8" op_0_bw="32">
<![CDATA[
hls::LineBuffer<10, 1920, unsigned char, 0>::LineBuffer.1.region:28  %right_border_buf_0_21 = alloca i8

]]></Node>
<StgValue><ssdm name="right_border_buf_0_21"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="8" op_0_bw="32">
<![CDATA[
hls::LineBuffer<10, 1920, unsigned char, 0>::LineBuffer.1.region:29  %right_border_buf_0_22 = alloca i8

]]></Node>
<StgValue><ssdm name="right_border_buf_0_22"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="8" op_0_bw="32">
<![CDATA[
hls::LineBuffer<10, 1920, unsigned char, 0>::LineBuffer.1.region:30  %right_border_buf_0_23 = alloca i8

]]></Node>
<StgValue><ssdm name="right_border_buf_0_23"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="8" op_0_bw="32">
<![CDATA[
hls::LineBuffer<10, 1920, unsigned char, 0>::LineBuffer.1.region:31  %right_border_buf_0_24 = alloca i8

]]></Node>
<StgValue><ssdm name="right_border_buf_0_24"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="8" op_0_bw="32">
<![CDATA[
hls::LineBuffer<10, 1920, unsigned char, 0>::LineBuffer.1.region:32  %right_border_buf_0_25 = alloca i8

]]></Node>
<StgValue><ssdm name="right_border_buf_0_25"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="8" op_0_bw="32">
<![CDATA[
hls::LineBuffer<10, 1920, unsigned char, 0>::LineBuffer.1.region:33  %right_border_buf_0_26 = alloca i8

]]></Node>
<StgValue><ssdm name="right_border_buf_0_26"/></StgValue>
</operation>

<operation id="41" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="8" op_0_bw="32">
<![CDATA[
hls::LineBuffer<10, 1920, unsigned char, 0>::LineBuffer.1.region:34  %right_border_buf_0_27 = alloca i8

]]></Node>
<StgValue><ssdm name="right_border_buf_0_27"/></StgValue>
</operation>

<operation id="42" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
hls::LineBuffer<10, 1920, unsigned char, 0>::LineBuffer.1.region:35  call void (...)* @_ssdm_op_SpecInterface(i8* %p_src_data_stream_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str342, i32 0, i32 0, [1 x i8]* @p_str343, [1 x i8]* @p_str344, [1 x i8]* @p_str345, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str346, [1 x i8]* @p_str347)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="43" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
hls::LineBuffer<10, 1920, unsigned char, 0>::LineBuffer.1.region:36  call void (...)* @_ssdm_op_SpecInterface(i8* %p_dst_data_stream_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str356, i32 0, i32 0, [1 x i8]* @p_str357, [1 x i8]* @p_str358, [1 x i8]* @p_str359, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str360, [1 x i8]* @p_str361)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="44" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
hls::LineBuffer<10, 1920, unsigned char, 0>::LineBuffer.1.region:37  %p_kernel_val_4_V_3_s = call i4 @_ssdm_op_Read.ap_auto.i4(i4 %p_kernel_val_4_V_3_read)

]]></Node>
<StgValue><ssdm name="p_kernel_val_4_V_3_s"/></StgValue>
</operation>

<operation id="45" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
hls::LineBuffer<10, 1920, unsigned char, 0>::LineBuffer.1.region:38  %p_kernel_val_4_V_2_s = call i4 @_ssdm_op_Read.ap_auto.i4(i4 %p_kernel_val_4_V_2_read)

]]></Node>
<StgValue><ssdm name="p_kernel_val_4_V_2_s"/></StgValue>
</operation>

<operation id="46" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
hls::LineBuffer<10, 1920, unsigned char, 0>::LineBuffer.1.region:39  %p_kernel_val_4_V_1_s = call i4 @_ssdm_op_Read.ap_auto.i4(i4 %p_kernel_val_4_V_1_read)

]]></Node>
<StgValue><ssdm name="p_kernel_val_4_V_1_s"/></StgValue>
</operation>

<operation id="47" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
hls::LineBuffer<10, 1920, unsigned char, 0>::LineBuffer.1.region:40  %p_kernel_val_4_V_0_s = call i2 @_ssdm_op_Read.ap_auto.i2(i2 %p_kernel_val_4_V_0_read)

]]></Node>
<StgValue><ssdm name="p_kernel_val_4_V_0_s"/></StgValue>
</operation>

<operation id="48" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
hls::LineBuffer<10, 1920, unsigned char, 0>::LineBuffer.1.region:41  %p_kernel_val_3_V_4_s = call i4 @_ssdm_op_Read.ap_auto.i4(i4 %p_kernel_val_3_V_4_read)

]]></Node>
<StgValue><ssdm name="p_kernel_val_3_V_4_s"/></StgValue>
</operation>

<operation id="49" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
hls::LineBuffer<10, 1920, unsigned char, 0>::LineBuffer.1.region:42  %p_kernel_val_3_V_2_s = call i5 @_ssdm_op_Read.ap_auto.i5(i5 %p_kernel_val_3_V_2_read)

]]></Node>
<StgValue><ssdm name="p_kernel_val_3_V_2_s"/></StgValue>
</operation>

<operation id="50" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
hls::LineBuffer<10, 1920, unsigned char, 0>::LineBuffer.1.region:43  %p_kernel_val_3_V_1_s = call i5 @_ssdm_op_Read.ap_auto.i5(i5 %p_kernel_val_3_V_1_read)

]]></Node>
<StgValue><ssdm name="p_kernel_val_3_V_1_s"/></StgValue>
</operation>

<operation id="51" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
hls::LineBuffer<10, 1920, unsigned char, 0>::LineBuffer.1.region:44  %p_kernel_val_3_V_0_s = call i3 @_ssdm_op_Read.ap_auto.i3(i3 %p_kernel_val_3_V_0_read)

]]></Node>
<StgValue><ssdm name="p_kernel_val_3_V_0_s"/></StgValue>
</operation>

<operation id="52" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
hls::LineBuffer<10, 1920, unsigned char, 0>::LineBuffer.1.region:45  %p_kernel_val_2_V_4_s = call i5 @_ssdm_op_Read.ap_auto.i5(i5 %p_kernel_val_2_V_4_read)

]]></Node>
<StgValue><ssdm name="p_kernel_val_2_V_4_s"/></StgValue>
</operation>

<operation id="53" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
hls::LineBuffer<10, 1920, unsigned char, 0>::LineBuffer.1.region:46  %p_kernel_val_2_V_3_s = call i6 @_ssdm_op_Read.ap_auto.i6(i6 %p_kernel_val_2_V_3_read)

]]></Node>
<StgValue><ssdm name="p_kernel_val_2_V_3_s"/></StgValue>
</operation>

<operation id="54" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
hls::LineBuffer<10, 1920, unsigned char, 0>::LineBuffer.1.region:47  %p_kernel_val_2_V_1_s = call i6 @_ssdm_op_Read.ap_auto.i6(i6 %p_kernel_val_2_V_1_read)

]]></Node>
<StgValue><ssdm name="p_kernel_val_2_V_1_s"/></StgValue>
</operation>

<operation id="55" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
hls::LineBuffer<10, 1920, unsigned char, 0>::LineBuffer.1.region:48  %p_kernel_val_2_V_0_s = call i5 @_ssdm_op_Read.ap_auto.i5(i5 %p_kernel_val_2_V_0_read)

]]></Node>
<StgValue><ssdm name="p_kernel_val_2_V_0_s"/></StgValue>
</operation>

<operation id="56" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
hls::LineBuffer<10, 1920, unsigned char, 0>::LineBuffer.1.region:49  %p_kernel_val_1_V_4_s = call i4 @_ssdm_op_Read.ap_auto.i4(i4 %p_kernel_val_1_V_4_read)

]]></Node>
<StgValue><ssdm name="p_kernel_val_1_V_4_s"/></StgValue>
</operation>

<operation id="57" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
hls::LineBuffer<10, 1920, unsigned char, 0>::LineBuffer.1.region:50  %p_kernel_val_1_V_3_s = call i5 @_ssdm_op_Read.ap_auto.i5(i5 %p_kernel_val_1_V_3_read)

]]></Node>
<StgValue><ssdm name="p_kernel_val_1_V_3_s"/></StgValue>
</operation>

<operation id="58" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
hls::LineBuffer<10, 1920, unsigned char, 0>::LineBuffer.1.region:51  %p_kernel_val_1_V_2_s = call i5 @_ssdm_op_Read.ap_auto.i5(i5 %p_kernel_val_1_V_2_read)

]]></Node>
<StgValue><ssdm name="p_kernel_val_1_V_2_s"/></StgValue>
</operation>

<operation id="59" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
hls::LineBuffer<10, 1920, unsigned char, 0>::LineBuffer.1.region:52  %p_kernel_val_1_V_0_s = call i3 @_ssdm_op_Read.ap_auto.i3(i3 %p_kernel_val_1_V_0_read)

]]></Node>
<StgValue><ssdm name="p_kernel_val_1_V_0_s"/></StgValue>
</operation>

<operation id="60" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
hls::LineBuffer<10, 1920, unsigned char, 0>::LineBuffer.1.region:53  %p_kernel_val_0_V_4_s = call i2 @_ssdm_op_Read.ap_auto.i2(i2 %p_kernel_val_0_V_4_read)

]]></Node>
<StgValue><ssdm name="p_kernel_val_0_V_4_s"/></StgValue>
</operation>

<operation id="61" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
hls::LineBuffer<10, 1920, unsigned char, 0>::LineBuffer.1.region:54  %p_kernel_val_0_V_3_s = call i3 @_ssdm_op_Read.ap_auto.i3(i3 %p_kernel_val_0_V_3_read)

]]></Node>
<StgValue><ssdm name="p_kernel_val_0_V_3_s"/></StgValue>
</operation>

<operation id="62" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
hls::LineBuffer<10, 1920, unsigned char, 0>::LineBuffer.1.region:55  %p_kernel_val_0_V_2_s = call i4 @_ssdm_op_Read.ap_auto.i4(i4 %p_kernel_val_0_V_2_read)

]]></Node>
<StgValue><ssdm name="p_kernel_val_0_V_2_s"/></StgValue>
</operation>

<operation id="63" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
hls::LineBuffer<10, 1920, unsigned char, 0>::LineBuffer.1.region:56  %p_kernel_val_0_V_1_s = call i3 @_ssdm_op_Read.ap_auto.i3(i3 %p_kernel_val_0_V_1_read)

]]></Node>
<StgValue><ssdm name="p_kernel_val_0_V_1_s"/></StgValue>
</operation>

<operation id="64" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="8" op_0_bw="64">
<![CDATA[
hls::LineBuffer<10, 1920, unsigned char, 0>::LineBuffer.1.region:57  %k_buf_0_val_5 = alloca [1920 x i8], align 1

]]></Node>
<StgValue><ssdm name="k_buf_0_val_5"/></StgValue>
</operation>

<operation id="65" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="8" op_0_bw="64">
<![CDATA[
hls::LineBuffer<10, 1920, unsigned char, 0>::LineBuffer.1.region:58  %k_buf_0_val_6 = alloca [1920 x i8], align 1

]]></Node>
<StgValue><ssdm name="k_buf_0_val_6"/></StgValue>
</operation>

<operation id="66" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="8" op_0_bw="64">
<![CDATA[
hls::LineBuffer<10, 1920, unsigned char, 0>::LineBuffer.1.region:59  %k_buf_0_val_7 = alloca [1920 x i8], align 1

]]></Node>
<StgValue><ssdm name="k_buf_0_val_7"/></StgValue>
</operation>

<operation id="67" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="8" op_0_bw="64">
<![CDATA[
hls::LineBuffer<10, 1920, unsigned char, 0>::LineBuffer.1.region:60  %k_buf_0_val_8 = alloca [1920 x i8], align 1

]]></Node>
<StgValue><ssdm name="k_buf_0_val_8"/></StgValue>
</operation>

<operation id="68" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="8" op_0_bw="64">
<![CDATA[
hls::LineBuffer<10, 1920, unsigned char, 0>::LineBuffer.1.region:61  %k_buf_0_val_9 = alloca [1920 x i8], align 1

]]></Node>
<StgValue><ssdm name="k_buf_0_val_9"/></StgValue>
</operation>

<operation id="69" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
hls::LineBuffer<10, 1920, unsigned char, 0>::LineBuffer.1.region:62  %rbegin_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([65 x i8]* @hls_KD_KD_LineBuffe_1) nounwind

]]></Node>
<StgValue><ssdm name="rbegin_i_i"/></StgValue>
</operation>

<operation id="70" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
hls::LineBuffer<10, 1920, unsigned char, 0>::LineBuffer.1.region:63  %rend_i_i_0 = call i32 (...)* @_ssdm_op_SpecRegionEnd([65 x i8]* @hls_KD_KD_LineBuffe_1, i32 %rbegin_i_i) nounwind

]]></Node>
<StgValue><ssdm name="rend_i_i_0"/></StgValue>
</operation>

<operation id="71" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="11" op_0_bw="3">
<![CDATA[
hls::LineBuffer<10, 1920, unsigned char, 0>::LineBuffer.1.region:64  %sext_ln1118 = sext i3 %p_kernel_val_0_V_1_s to i11

]]></Node>
<StgValue><ssdm name="sext_ln1118"/></StgValue>
</operation>

<operation id="72" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="12" op_0_bw="4">
<![CDATA[
hls::LineBuffer<10, 1920, unsigned char, 0>::LineBuffer.1.region:65  %sext_ln1118_1 = sext i4 %p_kernel_val_0_V_2_s to i12

]]></Node>
<StgValue><ssdm name="sext_ln1118_1"/></StgValue>
</operation>

<operation id="73" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="11" op_0_bw="3">
<![CDATA[
hls::LineBuffer<10, 1920, unsigned char, 0>::LineBuffer.1.region:66  %sext_ln1118_2 = sext i3 %p_kernel_val_0_V_3_s to i11

]]></Node>
<StgValue><ssdm name="sext_ln1118_2"/></StgValue>
</operation>

<operation id="74" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="10" op_0_bw="2">
<![CDATA[
hls::LineBuffer<10, 1920, unsigned char, 0>::LineBuffer.1.region:67  %sext_ln1118_3 = sext i2 %p_kernel_val_0_V_4_s to i10

]]></Node>
<StgValue><ssdm name="sext_ln1118_3"/></StgValue>
</operation>

<operation id="75" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="11" op_0_bw="3">
<![CDATA[
hls::LineBuffer<10, 1920, unsigned char, 0>::LineBuffer.1.region:68  %sext_ln1118_4 = sext i3 %p_kernel_val_1_V_0_s to i11

]]></Node>
<StgValue><ssdm name="sext_ln1118_4"/></StgValue>
</operation>

<operation id="76" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="13" op_0_bw="5">
<![CDATA[
hls::LineBuffer<10, 1920, unsigned char, 0>::LineBuffer.1.region:69  %sext_ln1118_5 = sext i5 %p_kernel_val_1_V_2_s to i13

]]></Node>
<StgValue><ssdm name="sext_ln1118_5"/></StgValue>
</operation>

<operation id="77" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="13" op_0_bw="5">
<![CDATA[
hls::LineBuffer<10, 1920, unsigned char, 0>::LineBuffer.1.region:70  %sext_ln1118_6 = sext i5 %p_kernel_val_1_V_3_s to i13

]]></Node>
<StgValue><ssdm name="sext_ln1118_6"/></StgValue>
</operation>

<operation id="78" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="12" op_0_bw="4">
<![CDATA[
hls::LineBuffer<10, 1920, unsigned char, 0>::LineBuffer.1.region:71  %sext_ln1118_7 = sext i4 %p_kernel_val_1_V_4_s to i12

]]></Node>
<StgValue><ssdm name="sext_ln1118_7"/></StgValue>
</operation>

<operation id="79" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="13" op_0_bw="5">
<![CDATA[
hls::LineBuffer<10, 1920, unsigned char, 0>::LineBuffer.1.region:72  %sext_ln1118_8 = sext i5 %p_kernel_val_2_V_0_s to i13

]]></Node>
<StgValue><ssdm name="sext_ln1118_8"/></StgValue>
</operation>

<operation id="80" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="14" op_0_bw="6">
<![CDATA[
hls::LineBuffer<10, 1920, unsigned char, 0>::LineBuffer.1.region:73  %sext_ln1118_9 = sext i6 %p_kernel_val_2_V_1_s to i14

]]></Node>
<StgValue><ssdm name="sext_ln1118_9"/></StgValue>
</operation>

<operation id="81" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="14" op_0_bw="6">
<![CDATA[
hls::LineBuffer<10, 1920, unsigned char, 0>::LineBuffer.1.region:74  %zext_ln1118_12 = zext i6 %p_kernel_val_2_V_3_s to i14

]]></Node>
<StgValue><ssdm name="zext_ln1118_12"/></StgValue>
</operation>

<operation id="82" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="13" op_0_bw="5">
<![CDATA[
hls::LineBuffer<10, 1920, unsigned char, 0>::LineBuffer.1.region:75  %zext_ln1118_18 = zext i5 %p_kernel_val_2_V_4_s to i13

]]></Node>
<StgValue><ssdm name="zext_ln1118_18"/></StgValue>
</operation>

<operation id="83" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="11" op_0_bw="3">
<![CDATA[
hls::LineBuffer<10, 1920, unsigned char, 0>::LineBuffer.1.region:76  %sext_ln1118_10 = sext i3 %p_kernel_val_3_V_0_s to i11

]]></Node>
<StgValue><ssdm name="sext_ln1118_10"/></StgValue>
</operation>

<operation id="84" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="13" op_0_bw="5">
<![CDATA[
hls::LineBuffer<10, 1920, unsigned char, 0>::LineBuffer.1.region:77  %sext_ln1118_11 = sext i5 %p_kernel_val_3_V_1_s to i13

]]></Node>
<StgValue><ssdm name="sext_ln1118_11"/></StgValue>
</operation>

<operation id="85" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="13" op_0_bw="5">
<![CDATA[
hls::LineBuffer<10, 1920, unsigned char, 0>::LineBuffer.1.region:78  %zext_ln1118_24 = zext i5 %p_kernel_val_3_V_2_s to i13

]]></Node>
<StgValue><ssdm name="zext_ln1118_24"/></StgValue>
</operation>

<operation id="86" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="12" op_0_bw="4">
<![CDATA[
hls::LineBuffer<10, 1920, unsigned char, 0>::LineBuffer.1.region:79  %zext_ln1118_25 = zext i4 %p_kernel_val_3_V_4_s to i12

]]></Node>
<StgValue><ssdm name="zext_ln1118_25"/></StgValue>
</operation>

<operation id="87" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="10" op_0_bw="2">
<![CDATA[
hls::LineBuffer<10, 1920, unsigned char, 0>::LineBuffer.1.region:80  %sext_ln1118_12 = sext i2 %p_kernel_val_4_V_0_s to i10

]]></Node>
<StgValue><ssdm name="sext_ln1118_12"/></StgValue>
</operation>

<operation id="88" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="12" op_0_bw="4">
<![CDATA[
hls::LineBuffer<10, 1920, unsigned char, 0>::LineBuffer.1.region:81  %sext_ln1118_13 = sext i4 %p_kernel_val_4_V_1_s to i12

]]></Node>
<StgValue><ssdm name="sext_ln1118_13"/></StgValue>
</operation>

<operation id="89" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="12" op_0_bw="4">
<![CDATA[
hls::LineBuffer<10, 1920, unsigned char, 0>::LineBuffer.1.region:82  %zext_ln1118_26 = zext i4 %p_kernel_val_4_V_2_s to i12

]]></Node>
<StgValue><ssdm name="zext_ln1118_26"/></StgValue>
</operation>

<operation id="90" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="12" op_0_bw="4">
<![CDATA[
hls::LineBuffer<10, 1920, unsigned char, 0>::LineBuffer.1.region:83  %zext_ln1118_27 = zext i4 %p_kernel_val_4_V_3_s to i12

]]></Node>
<StgValue><ssdm name="zext_ln1118_27"/></StgValue>
</operation>

<operation id="91" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="0" op_0_bw="0">
<![CDATA[
hls::LineBuffer<10, 1920, unsigned char, 0>::LineBuffer.1.region:84  br label %0

]]></Node>
<StgValue><ssdm name="br_ln443"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="92" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="11" op_0_bw="11" op_1_bw="0" op_2_bw="11" op_3_bw="0">
<![CDATA[
:0  %t_V = phi i11 [ 0, %"hls::LineBuffer<10, 1920, unsigned char, 0>::LineBuffer.1.region" ], [ %i_V, %loop_height_end ]

]]></Node>
<StgValue><ssdm name="t_V"/></StgValue>
</operation>

<operation id="93" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="12" op_0_bw="11">
<![CDATA[
:1  %zext_ln443 = zext i11 %t_V to i12

]]></Node>
<StgValue><ssdm name="zext_ln443"/></StgValue>
</operation>

<operation id="94" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
:2  %icmp_ln443 = icmp eq i11 %t_V, -965

]]></Node>
<StgValue><ssdm name="icmp_ln443"/></StgValue>
</operation>

<operation id="95" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:3  call void (...)* @_ssdm_op_SpecLoopTripCount(i64 1083, i64 1083, i64 0)

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="96" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:4  %i_V = add i11 %t_V, 1

]]></Node>
<StgValue><ssdm name="i_V"/></StgValue>
</operation>

<operation id="97" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:5  br i1 %icmp_ln443, label %"filter<0, 0, ap_int<8>, int, 1080, 1920, 5, 5>.exit", label %loop_height_begin

]]></Node>
<StgValue><ssdm name="br_ln443"/></StgValue>
</operation>

<operation id="98" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln443" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="116" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
loop_height_begin:0  call void (...)* @_ssdm_op_SpecLoopName([12 x i8]* @p_str9) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln443"/></StgValue>
</operation>

<operation id="99" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln443" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="117" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
loop_height_begin:1  %tmp_s = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str9)

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="100" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln443" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="118" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
loop_height_begin:2  %icmp_ln887 = icmp ult i11 %t_V, -968

]]></Node>
<StgValue><ssdm name="icmp_ln887"/></StgValue>
</operation>

<operation id="101" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln443" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="119" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
loop_height_begin:3  %xor_ln457 = xor i1 %icmp_ln887, true

]]></Node>
<StgValue><ssdm name="xor_ln457"/></StgValue>
</operation>

<operation id="102" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln443" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="120" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
loop_height_begin:4  %icmp_ln899 = icmp ugt i11 %t_V, 2

]]></Node>
<StgValue><ssdm name="icmp_ln899"/></StgValue>
</operation>

<operation id="103" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln443" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="121" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
loop_height_begin:5  %icmp_ln879 = icmp eq i11 %t_V, 2

]]></Node>
<StgValue><ssdm name="icmp_ln879"/></StgValue>
</operation>

<operation id="104" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln443" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="122" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
loop_height_begin:6  %icmp_ln879_1 = icmp eq i11 %t_V, 1

]]></Node>
<StgValue><ssdm name="icmp_ln879_1"/></StgValue>
</operation>

<operation id="105" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln443" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="123" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
loop_height_begin:7  %icmp_ln879_2 = icmp eq i11 %t_V, 0

]]></Node>
<StgValue><ssdm name="icmp_ln879_2"/></StgValue>
</operation>

<operation id="106" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln443" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="124" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
loop_height_begin:8  %icmp_ln899_1 = icmp ugt i11 %t_V, -968

]]></Node>
<StgValue><ssdm name="icmp_ln899_1"/></StgValue>
</operation>

<operation id="107" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln443" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="125" bw="3" op_0_bw="11">
<![CDATA[
loop_height_begin:9  %trunc_ln506 = trunc i11 %t_V to i3

]]></Node>
<StgValue><ssdm name="trunc_ln506"/></StgValue>
</operation>

<operation id="108" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln443" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="126" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
loop_height_begin:10  %add_ln506 = add i12 -1, %zext_ln443

]]></Node>
<StgValue><ssdm name="add_ln506"/></StgValue>
</operation>

<operation id="109" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln443" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="127" bw="1" op_0_bw="1" op_1_bw="12" op_2_bw="32">
<![CDATA[
loop_height_begin:11  %tmp = call i1 @_ssdm_op_BitSelect.i1.i12.i32(i12 %add_ln506, i32 11)

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="110" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln443" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="128" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
loop_height_begin:12  %xor_ln118_6 = xor i1 %tmp, true

]]></Node>
<StgValue><ssdm name="xor_ln118_6"/></StgValue>
</operation>

<operation id="111" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln443" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="129" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
loop_height_begin:13  %icmp_ln118 = icmp slt i12 %add_ln506, 1080

]]></Node>
<StgValue><ssdm name="icmp_ln118"/></StgValue>
</operation>

<operation id="112" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln443" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="130" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
loop_height_begin:14  %and_ln118_1 = and i1 %icmp_ln118, %xor_ln118_6

]]></Node>
<StgValue><ssdm name="and_ln118_1"/></StgValue>
</operation>

<operation id="113" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln443" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="131" bw="1" op_0_bw="1" op_1_bw="12" op_2_bw="32">
<![CDATA[
loop_height_begin:15  %tmp_28 = call i1 @_ssdm_op_BitSelect.i1.i12.i32(i12 %add_ln506, i32 11)

]]></Node>
<StgValue><ssdm name="tmp_28"/></StgValue>
</operation>

<operation id="114" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln443" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="132" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
loop_height_begin:16  %sub_ln142 = sub i12 1, %zext_ln443

]]></Node>
<StgValue><ssdm name="sub_ln142"/></StgValue>
</operation>

<operation id="115" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln443" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="133" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
loop_height_begin:17  %select_ln139_1 = select i1 %tmp_28, i12 %sub_ln142, i12 %add_ln506

]]></Node>
<StgValue><ssdm name="select_ln139_1"/></StgValue>
</operation>

<operation id="116" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln443" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="134" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
loop_height_begin:18  %icmp_ln144_1 = icmp slt i12 %select_ln139_1, 1080

]]></Node>
<StgValue><ssdm name="icmp_ln144_1"/></StgValue>
</operation>

<operation id="117" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln443" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="135" bw="3" op_0_bw="12">
<![CDATA[
loop_height_begin:19  %trunc_ln147 = trunc i12 %select_ln139_1 to i3

]]></Node>
<StgValue><ssdm name="trunc_ln147"/></StgValue>
</operation>

<operation id="118" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln443" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="136" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
loop_height_begin:20  %add_ln506_1 = add i12 -2, %zext_ln443

]]></Node>
<StgValue><ssdm name="add_ln506_1"/></StgValue>
</operation>

<operation id="119" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln443" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="137" bw="1" op_0_bw="1" op_1_bw="12" op_2_bw="32">
<![CDATA[
loop_height_begin:21  %tmp_29 = call i1 @_ssdm_op_BitSelect.i1.i12.i32(i12 %add_ln506_1, i32 11)

]]></Node>
<StgValue><ssdm name="tmp_29"/></StgValue>
</operation>

<operation id="120" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln443" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="138" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
loop_height_begin:22  %xor_ln118_7 = xor i1 %tmp_29, true

]]></Node>
<StgValue><ssdm name="xor_ln118_7"/></StgValue>
</operation>

<operation id="121" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln443" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="139" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
loop_height_begin:23  %icmp_ln118_2 = icmp slt i12 %add_ln506_1, 1080

]]></Node>
<StgValue><ssdm name="icmp_ln118_2"/></StgValue>
</operation>

<operation id="122" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln443" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="140" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
loop_height_begin:24  %and_ln118_2 = and i1 %icmp_ln118_2, %xor_ln118_7

]]></Node>
<StgValue><ssdm name="and_ln118_2"/></StgValue>
</operation>

<operation id="123" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln443" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="141" bw="1" op_0_bw="1" op_1_bw="12" op_2_bw="32">
<![CDATA[
loop_height_begin:25  %tmp_30 = call i1 @_ssdm_op_BitSelect.i1.i12.i32(i12 %add_ln506_1, i32 11)

]]></Node>
<StgValue><ssdm name="tmp_30"/></StgValue>
</operation>

<operation id="124" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln443" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="142" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
loop_height_begin:26  %sub_ln142_1 = sub i12 2, %zext_ln443

]]></Node>
<StgValue><ssdm name="sub_ln142_1"/></StgValue>
</operation>

<operation id="125" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln443" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="143" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
loop_height_begin:27  %select_ln139_2 = select i1 %tmp_30, i12 %sub_ln142_1, i12 %add_ln506_1

]]></Node>
<StgValue><ssdm name="select_ln139_2"/></StgValue>
</operation>

<operation id="126" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln443" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="144" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
loop_height_begin:28  %icmp_ln144_2 = icmp slt i12 %select_ln139_2, 1080

]]></Node>
<StgValue><ssdm name="icmp_ln144_2"/></StgValue>
</operation>

<operation id="127" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln443" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="145" bw="3" op_0_bw="12">
<![CDATA[
loop_height_begin:29  %trunc_ln147_1 = trunc i12 %select_ln139_2 to i3

]]></Node>
<StgValue><ssdm name="trunc_ln147_1"/></StgValue>
</operation>

<operation id="128" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln443" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="146" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
loop_height_begin:30  %add_ln506_2 = add i12 -3, %zext_ln443

]]></Node>
<StgValue><ssdm name="add_ln506_2"/></StgValue>
</operation>

<operation id="129" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln443" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="147" bw="1" op_0_bw="1" op_1_bw="12" op_2_bw="32">
<![CDATA[
loop_height_begin:31  %tmp_31 = call i1 @_ssdm_op_BitSelect.i1.i12.i32(i12 %add_ln506_2, i32 11)

]]></Node>
<StgValue><ssdm name="tmp_31"/></StgValue>
</operation>

<operation id="130" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln443" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="148" bw="1" op_0_bw="1" op_1_bw="12" op_2_bw="32">
<![CDATA[
loop_height_begin:32  %tmp_32 = call i1 @_ssdm_op_BitSelect.i1.i12.i32(i12 %add_ln506_2, i32 11)

]]></Node>
<StgValue><ssdm name="tmp_32"/></StgValue>
</operation>

<operation id="131" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln443" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="149" bw="3" op_0_bw="11">
<![CDATA[
loop_height_begin:33  %trunc_ln142 = trunc i11 %t_V to i3

]]></Node>
<StgValue><ssdm name="trunc_ln142"/></StgValue>
</operation>

<operation id="132" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln443" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="150" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
loop_height_begin:34  %add_ln506_3 = add i12 -4, %zext_ln443

]]></Node>
<StgValue><ssdm name="add_ln506_3"/></StgValue>
</operation>

<operation id="133" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln443" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="151" bw="1" op_0_bw="1" op_1_bw="12" op_2_bw="32">
<![CDATA[
loop_height_begin:35  %tmp_33 = call i1 @_ssdm_op_BitSelect.i1.i12.i32(i12 %add_ln506_3, i32 11)

]]></Node>
<StgValue><ssdm name="tmp_33"/></StgValue>
</operation>

<operation id="134" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln443" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="152" bw="1" op_0_bw="1" op_1_bw="12" op_2_bw="32">
<![CDATA[
loop_height_begin:36  %tmp_34 = call i1 @_ssdm_op_BitSelect.i1.i12.i32(i12 %add_ln506_3, i32 11)

]]></Node>
<StgValue><ssdm name="tmp_34"/></StgValue>
</operation>

<operation id="135" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln443" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="153" bw="3" op_0_bw="11">
<![CDATA[
loop_height_begin:37  %trunc_ln142_2 = trunc i11 %t_V to i3

]]></Node>
<StgValue><ssdm name="trunc_ln142_2"/></StgValue>
</operation>

<operation id="136" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln443" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="154" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
loop_height_begin:38  %add_ln506_4 = add i12 -5, %zext_ln443

]]></Node>
<StgValue><ssdm name="add_ln506_4"/></StgValue>
</operation>

<operation id="137" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln443" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="155" bw="1" op_0_bw="1" op_1_bw="12" op_2_bw="32">
<![CDATA[
loop_height_begin:39  %tmp_35 = call i1 @_ssdm_op_BitSelect.i1.i12.i32(i12 %add_ln506_4, i32 11)

]]></Node>
<StgValue><ssdm name="tmp_35"/></StgValue>
</operation>

<operation id="138" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln443" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="156" bw="1" op_0_bw="1" op_1_bw="12" op_2_bw="32">
<![CDATA[
loop_height_begin:40  %tmp_36 = call i1 @_ssdm_op_BitSelect.i1.i12.i32(i12 %add_ln506_4, i32 11)

]]></Node>
<StgValue><ssdm name="tmp_36"/></StgValue>
</operation>

<operation id="139" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln443" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="157" bw="3" op_0_bw="11">
<![CDATA[
loop_height_begin:41  %trunc_ln142_3 = trunc i11 %t_V to i3

]]></Node>
<StgValue><ssdm name="trunc_ln142_3"/></StgValue>
</operation>

<operation id="140" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln443" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="158" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
loop_height_begin:42  %sub_ln507 = sub i3 -2, %trunc_ln147

]]></Node>
<StgValue><ssdm name="sub_ln507"/></StgValue>
</operation>

<operation id="141" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln443" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="159" bw="3" op_0_bw="1" op_1_bw="3" op_2_bw="3">
<![CDATA[
loop_height_begin:43  %select_ln507 = select i1 %icmp_ln144_1, i3 %trunc_ln147, i3 %sub_ln507

]]></Node>
<StgValue><ssdm name="select_ln507"/></StgValue>
</operation>

<operation id="142" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln443" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="160" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
loop_height_begin:44  %add_ln507 = add i3 -1, %trunc_ln506

]]></Node>
<StgValue><ssdm name="add_ln507"/></StgValue>
</operation>

<operation id="143" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln443" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="161" bw="3" op_0_bw="1" op_1_bw="3" op_2_bw="3">
<![CDATA[
loop_height_begin:45  %select_ln507_1 = select i1 %and_ln118_1, i3 %add_ln507, i3 %select_ln507

]]></Node>
<StgValue><ssdm name="select_ln507_1"/></StgValue>
</operation>

<operation id="144" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln443" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="162" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
loop_height_begin:46  %xor_ln493_1 = xor i3 %select_ln507_1, -1

]]></Node>
<StgValue><ssdm name="xor_ln493_1"/></StgValue>
</operation>

<operation id="145" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln443" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="163" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
loop_height_begin:47  %sub_ln507_1 = sub i3 -2, %trunc_ln147_1

]]></Node>
<StgValue><ssdm name="sub_ln507_1"/></StgValue>
</operation>

<operation id="146" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln443" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="164" bw="3" op_0_bw="1" op_1_bw="3" op_2_bw="3">
<![CDATA[
loop_height_begin:48  %select_ln507_2 = select i1 %icmp_ln144_2, i3 %trunc_ln147_1, i3 %sub_ln507_1

]]></Node>
<StgValue><ssdm name="select_ln507_2"/></StgValue>
</operation>

<operation id="147" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln443" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="165" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
loop_height_begin:49  %add_ln507_1 = add i3 -2, %trunc_ln506

]]></Node>
<StgValue><ssdm name="add_ln507_1"/></StgValue>
</operation>

<operation id="148" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln443" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="166" bw="3" op_0_bw="1" op_1_bw="3" op_2_bw="3">
<![CDATA[
loop_height_begin:50  %select_ln507_3 = select i1 %and_ln118_2, i3 %add_ln507_1, i3 %select_ln507_2

]]></Node>
<StgValue><ssdm name="select_ln507_3"/></StgValue>
</operation>

<operation id="149" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln443" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="167" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
loop_height_begin:51  %xor_ln493_2 = xor i3 %select_ln507_3, -1

]]></Node>
<StgValue><ssdm name="xor_ln493_2"/></StgValue>
</operation>

<operation id="150" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln443" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="168" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
loop_height_begin:52  %add_ln118 = add i3 -3, %trunc_ln506

]]></Node>
<StgValue><ssdm name="add_ln118"/></StgValue>
</operation>

<operation id="151" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln443" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="169" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
loop_height_begin:53  %sub_ln118 = sub i3 3, %trunc_ln142

]]></Node>
<StgValue><ssdm name="sub_ln118"/></StgValue>
</operation>

<operation id="152" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln443" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="170" bw="3" op_0_bw="12">
<![CDATA[
loop_height_begin:54  %trunc_ln118 = trunc i12 %add_ln506_2 to i3

]]></Node>
<StgValue><ssdm name="trunc_ln118"/></StgValue>
</operation>

<operation id="153" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln443" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="171" bw="3" op_0_bw="1" op_1_bw="3" op_2_bw="3">
<![CDATA[
loop_height_begin:55  %select_ln139_4 = select i1 %tmp_32, i3 %sub_ln118, i3 %trunc_ln118

]]></Node>
<StgValue><ssdm name="select_ln139_4"/></StgValue>
</operation>

<operation id="154" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln443" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="172" bw="3" op_0_bw="1" op_1_bw="3" op_2_bw="3">
<![CDATA[
loop_height_begin:56  %select_ln118 = select i1 %tmp_31, i3 %select_ln139_4, i3 %add_ln118

]]></Node>
<StgValue><ssdm name="select_ln118"/></StgValue>
</operation>

<operation id="155" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln443" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="173" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
loop_height_begin:57  %xor_ln493_3 = xor i3 %select_ln118, -1

]]></Node>
<StgValue><ssdm name="xor_ln493_3"/></StgValue>
</operation>

<operation id="156" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln443" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="174" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
loop_height_begin:58  %xor_ln118_1 = xor i3 %trunc_ln506, -4

]]></Node>
<StgValue><ssdm name="xor_ln118_1"/></StgValue>
</operation>

<operation id="157" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln443" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="175" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
loop_height_begin:59  %sub_ln118_1 = sub i3 -4, %trunc_ln142_2

]]></Node>
<StgValue><ssdm name="sub_ln118_1"/></StgValue>
</operation>

<operation id="158" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln443" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="176" bw="3" op_0_bw="12">
<![CDATA[
loop_height_begin:60  %trunc_ln118_2 = trunc i12 %add_ln506_3 to i3

]]></Node>
<StgValue><ssdm name="trunc_ln118_2"/></StgValue>
</operation>

<operation id="159" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln443" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="177" bw="3" op_0_bw="1" op_1_bw="3" op_2_bw="3">
<![CDATA[
loop_height_begin:61  %select_ln139_5 = select i1 %tmp_34, i3 %sub_ln118_1, i3 %trunc_ln118_2

]]></Node>
<StgValue><ssdm name="select_ln139_5"/></StgValue>
</operation>

<operation id="160" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln443" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="178" bw="3" op_0_bw="1" op_1_bw="3" op_2_bw="3">
<![CDATA[
loop_height_begin:62  %select_ln118_1 = select i1 %tmp_33, i3 %select_ln139_5, i3 %xor_ln118_1

]]></Node>
<StgValue><ssdm name="select_ln118_1"/></StgValue>
</operation>

<operation id="161" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln443" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="179" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
loop_height_begin:63  %xor_ln493_4 = xor i3 %select_ln118_1, -1

]]></Node>
<StgValue><ssdm name="xor_ln493_4"/></StgValue>
</operation>

<operation id="162" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln443" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="180" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
loop_height_begin:64  %add_ln118_1 = add i3 3, %trunc_ln506

]]></Node>
<StgValue><ssdm name="add_ln118_1"/></StgValue>
</operation>

<operation id="163" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln443" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="181" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
loop_height_begin:65  %sub_ln118_2 = sub i3 -3, %trunc_ln142_3

]]></Node>
<StgValue><ssdm name="sub_ln118_2"/></StgValue>
</operation>

<operation id="164" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln443" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="182" bw="3" op_0_bw="12">
<![CDATA[
loop_height_begin:66  %trunc_ln118_3 = trunc i12 %add_ln506_4 to i3

]]></Node>
<StgValue><ssdm name="trunc_ln118_3"/></StgValue>
</operation>

<operation id="165" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln443" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="183" bw="3" op_0_bw="1" op_1_bw="3" op_2_bw="3">
<![CDATA[
loop_height_begin:67  %select_ln139_6 = select i1 %tmp_36, i3 %sub_ln118_2, i3 %trunc_ln118_3

]]></Node>
<StgValue><ssdm name="select_ln139_6"/></StgValue>
</operation>

<operation id="166" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln443" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="184" bw="3" op_0_bw="1" op_1_bw="3" op_2_bw="3">
<![CDATA[
loop_height_begin:68  %select_ln118_2 = select i1 %tmp_35, i3 %select_ln139_6, i3 %add_ln118_1

]]></Node>
<StgValue><ssdm name="select_ln118_2"/></StgValue>
</operation>

<operation id="167" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln443" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="185" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
loop_height_begin:69  %xor_ln493_5 = xor i3 %select_ln118_2, -1

]]></Node>
<StgValue><ssdm name="xor_ln493_5"/></StgValue>
</operation>

<operation id="168" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln443" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="186" bw="0" op_0_bw="0">
<![CDATA[
loop_height_begin:70  br label %1

]]></Node>
<StgValue><ssdm name="br_ln444"/></StgValue>
</operation>

<operation id="169" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln443" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="553" bw="0">
<![CDATA[
filter<0, 0, ap_int<8>, int, 1080, 1920, 5, 5>.exit:0  ret void

]]></Node>
<StgValue><ssdm name="ret_ln1290"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="170" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="188" bw="11" op_0_bw="11" op_1_bw="0" op_2_bw="11" op_3_bw="0">
<![CDATA[
:0  %t_V_2 = phi i11 [ 0, %loop_height_begin ], [ %j_V, %loop_width_end ]

]]></Node>
<StgValue><ssdm name="t_V_2"/></StgValue>
</operation>

<operation id="171" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="193" bw="12" op_0_bw="11">
<![CDATA[
:5  %zext_ln444 = zext i11 %t_V_2 to i12

]]></Node>
<StgValue><ssdm name="zext_ln444"/></StgValue>
</operation>

<operation id="172" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="194" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
:6  %icmp_ln444 = icmp eq i11 %t_V_2, -124

]]></Node>
<StgValue><ssdm name="icmp_ln444"/></StgValue>
</operation>

<operation id="173" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="196" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:8  %j_V = add i11 %t_V_2, 1

]]></Node>
<StgValue><ssdm name="j_V"/></StgValue>
</operation>

<operation id="174" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln444" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="213" bw="9" op_0_bw="9" op_1_bw="11" op_2_bw="32" op_3_bw="32">
<![CDATA[
loop_width_begin:14  %tmp_37 = call i9 @_ssdm_op_PartSelect.i9.i11.i32.i32(i11 %t_V_2, i32 2, i32 10)

]]></Node>
<StgValue><ssdm name="tmp_37"/></StgValue>
</operation>

<operation id="175" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln444" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="214" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
loop_width_begin:15  %icmp_ln891 = icmp ne i9 %tmp_37, 0

]]></Node>
<StgValue><ssdm name="icmp_ln891"/></StgValue>
</operation>

<operation id="176" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln444" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="216" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
loop_width_begin:17  %ImagLoc_x = add i12 -2, %zext_ln444

]]></Node>
<StgValue><ssdm name="ImagLoc_x"/></StgValue>
</operation>

<operation id="177" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln444" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="217" bw="13" op_0_bw="12">
<![CDATA[
loop_width_begin:18  %sext_ln451 = sext i12 %ImagLoc_x to i13

]]></Node>
<StgValue><ssdm name="sext_ln451"/></StgValue>
</operation>

<operation id="178" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln444" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="218" bw="1" op_0_bw="1" op_1_bw="12" op_2_bw="32">
<![CDATA[
loop_width_begin:19  %tmp_38 = call i1 @_ssdm_op_BitSelect.i1.i12.i32(i12 %ImagLoc_x, i32 11)

]]></Node>
<StgValue><ssdm name="tmp_38"/></StgValue>
</operation>

<operation id="179" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln444" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="219" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
loop_width_begin:20  %xor_ln118_8 = xor i1 %tmp_38, true

]]></Node>
<StgValue><ssdm name="xor_ln118_8"/></StgValue>
</operation>

<operation id="180" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln444" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="220" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
loop_width_begin:21  %icmp_ln118_1 = icmp slt i12 %ImagLoc_x, 1920

]]></Node>
<StgValue><ssdm name="icmp_ln118_1"/></StgValue>
</operation>

<operation id="181" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln444" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="221" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
loop_width_begin:22  %and_ln118 = and i1 %icmp_ln118_1, %xor_ln118_8

]]></Node>
<StgValue><ssdm name="and_ln118"/></StgValue>
</operation>

<operation id="182" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln444" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="222" bw="1" op_0_bw="1" op_1_bw="12" op_2_bw="32">
<![CDATA[
loop_width_begin:23  %tmp_39 = call i1 @_ssdm_op_BitSelect.i1.i12.i32(i12 %ImagLoc_x, i32 11)

]]></Node>
<StgValue><ssdm name="tmp_39"/></StgValue>
</operation>

<operation id="183" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln444" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="223" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
loop_width_begin:24  %sub_ln142_2 = sub i12 2, %zext_ln444

]]></Node>
<StgValue><ssdm name="sub_ln142_2"/></StgValue>
</operation>

<operation id="184" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln444" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="224" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
loop_width_begin:25  %select_ln139 = select i1 %tmp_39, i12 %sub_ln142_2, i12 %ImagLoc_x

]]></Node>
<StgValue><ssdm name="select_ln139"/></StgValue>
</operation>

<operation id="185" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln444" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="225" bw="14" op_0_bw="12">
<![CDATA[
loop_width_begin:26  %sext_ln139 = sext i12 %select_ln139 to i14

]]></Node>
<StgValue><ssdm name="sext_ln139"/></StgValue>
</operation>

<operation id="186" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln444" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="226" bw="13" op_0_bw="12">
<![CDATA[
loop_width_begin:27  %sext_ln139_1 = sext i12 %select_ln139 to i13

]]></Node>
<StgValue><ssdm name="sext_ln139_1"/></StgValue>
</operation>

<operation id="187" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln444" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="227" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
loop_width_begin:28  %icmp_ln144 = icmp slt i12 %select_ln139, 1920

]]></Node>
<StgValue><ssdm name="icmp_ln144"/></StgValue>
</operation>

<operation id="188" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln444" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="228" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
loop_width_begin:29  %sub_ln147 = sub i13 3838, %sext_ln139_1

]]></Node>
<StgValue><ssdm name="sub_ln147"/></StgValue>
</operation>

<operation id="189" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln444" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="229" bw="13" op_0_bw="1" op_1_bw="13" op_2_bw="13">
<![CDATA[
loop_width_begin:30  %select_ln118_3 = select i1 %and_ln118, i13 %sext_ln451, i13 %sub_ln147

]]></Node>
<StgValue><ssdm name="select_ln118_3"/></StgValue>
</operation>

<operation id="190" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln444" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="230" bw="14" op_0_bw="13">
<![CDATA[
loop_width_begin:31  %zext_ln118 = zext i13 %select_ln118_3 to i14

]]></Node>
<StgValue><ssdm name="zext_ln118"/></StgValue>
</operation>

<operation id="191" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln444" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="231" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
loop_width_begin:32  %xor_ln118_9 = xor i1 %icmp_ln118_1, true

]]></Node>
<StgValue><ssdm name="xor_ln118_9"/></StgValue>
</operation>

<operation id="192" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln444" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="232" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
loop_width_begin:33  %or_ln118 = or i1 %tmp_38, %xor_ln118_9

]]></Node>
<StgValue><ssdm name="or_ln118"/></StgValue>
</operation>

<operation id="193" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln444" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="233" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
loop_width_begin:34  %and_ln144 = and i1 %icmp_ln144, %or_ln118

]]></Node>
<StgValue><ssdm name="and_ln144"/></StgValue>
</operation>

<operation id="194" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln444" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="234" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
loop_width_begin:35  %x = select i1 %and_ln144, i14 %sext_ln139, i14 %zext_ln118

]]></Node>
<StgValue><ssdm name="x"/></StgValue>
</operation>

<operation id="195" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln444" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="235" bw="32" op_0_bw="14">
<![CDATA[
loop_width_begin:36  %sext_ln144 = sext i14 %x to i32

]]></Node>
<StgValue><ssdm name="sext_ln144"/></StgValue>
</operation>

<operation id="196" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln444" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="236" bw="3" op_0_bw="14">
<![CDATA[
loop_width_begin:37  %trunc_ln458 = trunc i14 %x to i3

]]></Node>
<StgValue><ssdm name="trunc_ln458"/></StgValue>
</operation>

<operation id="197" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln444" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="237" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
loop_width_begin:38  %or_ln457 = or i1 %icmp_ln118_1, %xor_ln457

]]></Node>
<StgValue><ssdm name="or_ln457"/></StgValue>
</operation>

<operation id="198" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln444" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="238" bw="64" op_0_bw="32">
<![CDATA[
loop_width_begin:39  %zext_ln835 = zext i32 %sext_ln144 to i64

]]></Node>
<StgValue><ssdm name="zext_ln835"/></StgValue>
</operation>

<operation id="199" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln444" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="239" bw="11" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
loop_width_begin:40  %k_buf_0_val_5_addr = getelementptr [1920 x i8]* %k_buf_0_val_5, i64 0, i64 %zext_ln835

]]></Node>
<StgValue><ssdm name="k_buf_0_val_5_addr"/></StgValue>
</operation>

<operation id="200" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln444" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="240" bw="8" op_0_bw="11">
<![CDATA[
loop_width_begin:41  %k_buf_0_val_5_load = load i8* %k_buf_0_val_5_addr, align 1

]]></Node>
<StgValue><ssdm name="k_buf_0_val_5_load"/></StgValue>
</operation>

<operation id="201" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln444" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="244" bw="11" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
loop_width_begin:45  %k_buf_0_val_6_addr = getelementptr [1920 x i8]* %k_buf_0_val_6, i64 0, i64 %zext_ln835

]]></Node>
<StgValue><ssdm name="k_buf_0_val_6_addr"/></StgValue>
</operation>

<operation id="202" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln444" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="245" bw="8" op_0_bw="11">
<![CDATA[
loop_width_begin:46  %k_buf_0_val_6_load = load i8* %k_buf_0_val_6_addr, align 1

]]></Node>
<StgValue><ssdm name="k_buf_0_val_6_load"/></StgValue>
</operation>

<operation id="203" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln444" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="248" bw="11" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
loop_width_begin:49  %k_buf_0_val_7_addr = getelementptr [1920 x i8]* %k_buf_0_val_7, i64 0, i64 %zext_ln835

]]></Node>
<StgValue><ssdm name="k_buf_0_val_7_addr"/></StgValue>
</operation>

<operation id="204" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln444" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="249" bw="8" op_0_bw="11">
<![CDATA[
loop_width_begin:50  %k_buf_0_val_7_load = load i8* %k_buf_0_val_7_addr, align 1

]]></Node>
<StgValue><ssdm name="k_buf_0_val_7_load"/></StgValue>
</operation>

<operation id="205" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln444" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="252" bw="11" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
loop_width_begin:53  %k_buf_0_val_8_addr = getelementptr [1920 x i8]* %k_buf_0_val_8, i64 0, i64 %zext_ln835

]]></Node>
<StgValue><ssdm name="k_buf_0_val_8_addr"/></StgValue>
</operation>

<operation id="206" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln444" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="253" bw="8" op_0_bw="11">
<![CDATA[
loop_width_begin:54  %k_buf_0_val_8_load = load i8* %k_buf_0_val_8_addr, align 1

]]></Node>
<StgValue><ssdm name="k_buf_0_val_8_load"/></StgValue>
</operation>

<operation id="207" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln444" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="256" bw="11" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
loop_width_begin:57  %k_buf_0_val_9_addr = getelementptr [1920 x i8]* %k_buf_0_val_9, i64 0, i64 %zext_ln835

]]></Node>
<StgValue><ssdm name="k_buf_0_val_9_addr"/></StgValue>
</operation>

<operation id="208" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln444" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="257" bw="8" op_0_bw="11">
<![CDATA[
loop_width_begin:58  %k_buf_0_val_9_load = load i8* %k_buf_0_val_9_addr, align 1

]]></Node>
<StgValue><ssdm name="k_buf_0_val_9_load"/></StgValue>
</operation>

<operation id="209" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln444" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="260" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
loop_width_begin:61  br i1 %and_ln118, label %2, label %._crit_edge476.i_ifconv

]]></Node>
<StgValue><ssdm name="br_ln465"/></StgValue>
</operation>

<operation id="210" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln444" val="0"/>
<literal name="and_ln118" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="262" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:0  br i1 %icmp_ln899, label %3, label %borderInterpolate.exit493.i.0

]]></Node>
<StgValue><ssdm name="br_ln466"/></StgValue>
</operation>

<operation id="211" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln444" val="0"/>
<literal name="and_ln118" val="1"/>
<literal name="icmp_ln899" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="265" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
borderInterpolate.exit493.i.0:1  br i1 %icmp_ln879, label %"operator().exit536.i.0", label %._crit_edge478.i.0

]]></Node>
<StgValue><ssdm name="br_ln471"/></StgValue>
</operation>

<operation id="212" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln444" val="0"/>
<literal name="and_ln118" val="1"/>
<literal name="icmp_ln899" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="270" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge478.i.0:0  br i1 %icmp_ln879_1, label %"operator().exit536.i.1", label %._crit_edge478.i.1

]]></Node>
<StgValue><ssdm name="br_ln471"/></StgValue>
</operation>

<operation id="213" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln444" val="0"/>
<literal name="and_ln118" val="1"/>
<literal name="icmp_ln899" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="275" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge478.i.1:0  br i1 %icmp_ln879_2, label %"operator().exit536.i.2", label %._crit_edge478.i.2

]]></Node>
<StgValue><ssdm name="br_ln471"/></StgValue>
</operation>

<operation id="214" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln444" val="0"/>
<literal name="and_ln118" val="1"/>
<literal name="icmp_ln899" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="280" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge478.i.2:0  br i1 %icmp_ln879_1, label %"operator().exit536.i.3", label %._crit_edge478.i.3

]]></Node>
<StgValue><ssdm name="br_ln471"/></StgValue>
</operation>

<operation id="215" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln444" val="0"/>
<literal name="and_ln118" val="1"/>
<literal name="icmp_ln899" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="285" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge478.i.3:0  br i1 %icmp_ln879, label %"operator().exit536.i.4", label %borderInterpolate.exit493.i.8

]]></Node>
<StgValue><ssdm name="br_ln471"/></StgValue>
</operation>

<operation id="216" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln444" val="0"/>
<literal name="and_ln118" val="1"/>
<literal name="icmp_ln899" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="290" bw="0" op_0_bw="0">
<![CDATA[
borderInterpolate.exit493.i.8:0  br label %._crit_edge476.i_ifconv

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="217" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln444" val="0"/>
<literal name="and_ln118" val="1"/>
<literal name="icmp_ln899" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="292" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:0  br i1 %icmp_ln887, label %.preheader460.i.preheader.0, label %._crit_edge476.i_ifconv

]]></Node>
<StgValue><ssdm name="br_ln475"/></StgValue>
</operation>

<operation id="218" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln444" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="333" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge476.i_ifconv:10  %and_ln512 = and i1 %icmp_ln899, %icmp_ln891

]]></Node>
<StgValue><ssdm name="and_ln512"/></StgValue>
</operation>

<operation id="219" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln444" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="334" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge476.i_ifconv:11  br i1 %and_ln512, label %.preheader.0, label %loop_width_end

]]></Node>
<StgValue><ssdm name="br_ln512"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="220" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="189" bw="8" op_0_bw="8">
<![CDATA[
:1  %right_border_buf_0_28 = load i8* %right_border_buf_0_17

]]></Node>
<StgValue><ssdm name="right_border_buf_0_28"/></StgValue>
</operation>

<operation id="221" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="190" bw="8" op_0_bw="8">
<![CDATA[
:2  %right_border_buf_0_29 = load i8* %right_border_buf_0_21

]]></Node>
<StgValue><ssdm name="right_border_buf_0_29"/></StgValue>
</operation>

<operation id="222" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="191" bw="8" op_0_bw="8">
<![CDATA[
:3  %right_border_buf_0_30 = load i8* %right_border_buf_0_26

]]></Node>
<StgValue><ssdm name="right_border_buf_0_30"/></StgValue>
</operation>

<operation id="223" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="192" bw="8" op_0_bw="8">
<![CDATA[
:4  %right_border_buf_0_31 = load i8* %right_border_buf_0_27

]]></Node>
<StgValue><ssdm name="right_border_buf_0_31"/></StgValue>
</operation>

<operation id="224" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="195" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:7  call void (...)* @_ssdm_op_SpecLoopTripCount(i64 1924, i64 1924, i64 0)

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="225" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="197" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:9  br i1 %icmp_ln444, label %loop_height_end, label %loop_width_begin

]]></Node>
<StgValue><ssdm name="br_ln444"/></StgValue>
</operation>

<operation id="226" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln444" val="0"/>
<literal name="or_ln457" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="199" bw="8" op_0_bw="8">
<![CDATA[
loop_width_begin:0  %right_border_buf_0_32 = load i8* %right_border_buf_0_s

]]></Node>
<StgValue><ssdm name="right_border_buf_0_32"/></StgValue>
</operation>

<operation id="227" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln444" val="0"/>
<literal name="or_ln457" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="200" bw="8" op_0_bw="8">
<![CDATA[
loop_width_begin:1  %right_border_buf_0_33 = load i8* %right_border_buf_0_14

]]></Node>
<StgValue><ssdm name="right_border_buf_0_33"/></StgValue>
</operation>

<operation id="228" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln444" val="0"/>
<literal name="or_ln457" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="201" bw="8" op_0_bw="8">
<![CDATA[
loop_width_begin:2  %right_border_buf_0_34 = load i8* %right_border_buf_0_15

]]></Node>
<StgValue><ssdm name="right_border_buf_0_34"/></StgValue>
</operation>

<operation id="229" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln444" val="0"/>
<literal name="or_ln457" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="202" bw="8" op_0_bw="8">
<![CDATA[
loop_width_begin:3  %right_border_buf_0_35 = load i8* %right_border_buf_0_16

]]></Node>
<StgValue><ssdm name="right_border_buf_0_35"/></StgValue>
</operation>

<operation id="230" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln444" val="0"/>
<literal name="or_ln457" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="203" bw="8" op_0_bw="8">
<![CDATA[
loop_width_begin:4  %right_border_buf_0_36 = load i8* %right_border_buf_0_18

]]></Node>
<StgValue><ssdm name="right_border_buf_0_36"/></StgValue>
</operation>

<operation id="231" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln444" val="0"/>
<literal name="or_ln457" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="204" bw="8" op_0_bw="8">
<![CDATA[
loop_width_begin:5  %right_border_buf_0_37 = load i8* %right_border_buf_0_19

]]></Node>
<StgValue><ssdm name="right_border_buf_0_37"/></StgValue>
</operation>

<operation id="232" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln444" val="0"/>
<literal name="or_ln457" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="205" bw="8" op_0_bw="8">
<![CDATA[
loop_width_begin:6  %right_border_buf_0_38 = load i8* %right_border_buf_0_20

]]></Node>
<StgValue><ssdm name="right_border_buf_0_38"/></StgValue>
</operation>

<operation id="233" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln444" val="0"/>
<literal name="or_ln457" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="206" bw="8" op_0_bw="8">
<![CDATA[
loop_width_begin:7  %right_border_buf_0_39 = load i8* %right_border_buf_0_22

]]></Node>
<StgValue><ssdm name="right_border_buf_0_39"/></StgValue>
</operation>

<operation id="234" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln444" val="0"/>
<literal name="or_ln457" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="207" bw="8" op_0_bw="8">
<![CDATA[
loop_width_begin:8  %right_border_buf_0_40 = load i8* %right_border_buf_0_23

]]></Node>
<StgValue><ssdm name="right_border_buf_0_40"/></StgValue>
</operation>

<operation id="235" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln444" val="0"/>
<literal name="or_ln457" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="208" bw="8" op_0_bw="8">
<![CDATA[
loop_width_begin:9  %right_border_buf_0_41 = load i8* %right_border_buf_0_24

]]></Node>
<StgValue><ssdm name="right_border_buf_0_41"/></StgValue>
</operation>

<operation id="236" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln444" val="0"/>
<literal name="or_ln457" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="209" bw="8" op_0_bw="8">
<![CDATA[
loop_width_begin:10  %right_border_buf_0_42 = load i8* %right_border_buf_0_25

]]></Node>
<StgValue><ssdm name="right_border_buf_0_42"/></StgValue>
</operation>

<operation id="237" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln444" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="210" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
loop_width_begin:11  call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str10) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln444"/></StgValue>
</operation>

<operation id="238" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln444" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="211" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
loop_width_begin:12  %tmp_3 = call i32 (...)* @_ssdm_op_SpecRegionBegin([11 x i8]* @p_str10)

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="239" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln444" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="212" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
loop_width_begin:13  call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str2) nounwind

]]></Node>
<StgValue><ssdm name="specpipeline_ln448"/></StgValue>
</operation>

<operation id="240" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln444" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="215" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
loop_width_begin:16  call void (...)* @_ssdm_op_SpecLoopName([12 x i8]* @p_str35) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln450"/></StgValue>
</operation>

<operation id="241" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln444" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="240" bw="8" op_0_bw="11">
<![CDATA[
loop_width_begin:41  %k_buf_0_val_5_load = load i8* %k_buf_0_val_5_addr, align 1

]]></Node>
<StgValue><ssdm name="k_buf_0_val_5_load"/></StgValue>
</operation>

<operation id="242" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln444" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="241" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
loop_width_begin:42  %xor_ln493 = xor i3 %trunc_ln458, -1

]]></Node>
<StgValue><ssdm name="xor_ln493"/></StgValue>
</operation>

<operation id="243" st_id="4" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln444" val="0"/>
<literal name="or_ln457" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="242" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="3">
<![CDATA[
loop_width_begin:43  %tmp_4 = call i8 @_ssdm_op_Mux.ap_auto.5i8.i3(i8 %right_border_buf_0_32, i8 %right_border_buf_0_33, i8 %right_border_buf_0_34, i8 undef, i8 undef, i3 %xor_ln493)

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="244" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln444" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="243" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
loop_width_begin:44  %col_buf_0_val_0_0 = select i1 %or_ln457, i8 %k_buf_0_val_5_load, i8 %tmp_4

]]></Node>
<StgValue><ssdm name="col_buf_0_val_0_0"/></StgValue>
</operation>

<operation id="245" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln444" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="245" bw="8" op_0_bw="11">
<![CDATA[
loop_width_begin:46  %k_buf_0_val_6_load = load i8* %k_buf_0_val_6_addr, align 1

]]></Node>
<StgValue><ssdm name="k_buf_0_val_6_load"/></StgValue>
</operation>

<operation id="246" st_id="4" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln444" val="0"/>
<literal name="or_ln457" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="246" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="3">
<![CDATA[
loop_width_begin:47  %tmp_5 = call i8 @_ssdm_op_Mux.ap_auto.5i8.i3(i8 %right_border_buf_0_36, i8 %right_border_buf_0_37, i8 %right_border_buf_0_38, i8 undef, i8 undef, i3 %xor_ln493)

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="247" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln444" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="247" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
loop_width_begin:48  %col_buf_0_val_1_0 = select i1 %or_ln457, i8 %k_buf_0_val_6_load, i8 %tmp_5

]]></Node>
<StgValue><ssdm name="col_buf_0_val_1_0"/></StgValue>
</operation>

<operation id="248" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln444" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="249" bw="8" op_0_bw="11">
<![CDATA[
loop_width_begin:50  %k_buf_0_val_7_load = load i8* %k_buf_0_val_7_addr, align 1

]]></Node>
<StgValue><ssdm name="k_buf_0_val_7_load"/></StgValue>
</operation>

<operation id="249" st_id="4" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln444" val="0"/>
<literal name="or_ln457" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="250" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="3">
<![CDATA[
loop_width_begin:51  %tmp_6 = call i8 @_ssdm_op_Mux.ap_auto.5i8.i3(i8 %right_border_buf_0_40, i8 %right_border_buf_0_41, i8 %right_border_buf_0_42, i8 undef, i8 undef, i3 %xor_ln493)

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="250" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln444" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="251" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
loop_width_begin:52  %col_buf_0_val_2_0 = select i1 %or_ln457, i8 %k_buf_0_val_7_load, i8 %tmp_6

]]></Node>
<StgValue><ssdm name="col_buf_0_val_2_0"/></StgValue>
</operation>

<operation id="251" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln444" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="253" bw="8" op_0_bw="11">
<![CDATA[
loop_width_begin:54  %k_buf_0_val_8_load = load i8* %k_buf_0_val_8_addr, align 1

]]></Node>
<StgValue><ssdm name="k_buf_0_val_8_load"/></StgValue>
</operation>

<operation id="252" st_id="4" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln444" val="0"/>
<literal name="or_ln457" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="254" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="3">
<![CDATA[
loop_width_begin:55  %tmp_7 = call i8 @_ssdm_op_Mux.ap_auto.5i8.i3(i8 %right_border_buf_0_31, i8 %right_border_buf_0_30, i8 %right_border_buf_0_39, i8 undef, i8 undef, i3 %xor_ln493)

]]></Node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>

<operation id="253" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln444" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="255" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
loop_width_begin:56  %col_buf_0_val_3_0 = select i1 %or_ln457, i8 %k_buf_0_val_8_load, i8 %tmp_7

]]></Node>
<StgValue><ssdm name="col_buf_0_val_3_0"/></StgValue>
</operation>

<operation id="254" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln444" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="257" bw="8" op_0_bw="11">
<![CDATA[
loop_width_begin:58  %k_buf_0_val_9_load = load i8* %k_buf_0_val_9_addr, align 1

]]></Node>
<StgValue><ssdm name="k_buf_0_val_9_load"/></StgValue>
</operation>

<operation id="255" st_id="4" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln444" val="0"/>
<literal name="or_ln457" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="258" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="3">
<![CDATA[
loop_width_begin:59  %tmp_8 = call i8 @_ssdm_op_Mux.ap_auto.5i8.i3(i8 %right_border_buf_0_29, i8 %right_border_buf_0_28, i8 %right_border_buf_0_35, i8 undef, i8 undef, i3 %xor_ln493)

]]></Node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>

<operation id="256" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln444" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="259" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
loop_width_begin:60  %col_buf_0_val_4_0 = select i1 %or_ln457, i8 %k_buf_0_val_9_load, i8 %tmp_8

]]></Node>
<StgValue><ssdm name="col_buf_0_val_4_0"/></StgValue>
</operation>

<operation id="257" st_id="4" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln444" val="0"/>
<literal name="and_ln118" val="1"/>
<literal name="icmp_ln899" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="264" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
borderInterpolate.exit493.i.0:0  %tmp_44 = call i8 @_ssdm_op_Read.ap_fifo.volatile.i8P(i8* %p_src_data_stream_V)

]]></Node>
<StgValue><ssdm name="tmp_44"/></StgValue>
</operation>

<operation id="258" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln444" val="0"/>
<literal name="and_ln118" val="1"/>
<literal name="icmp_ln899" val="0"/>
<literal name="icmp_ln879" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="267" bw="0" op_0_bw="8" op_1_bw="11" op_2_bw="8">
<![CDATA[
operator().exit536.i.0:0  store i8 %tmp_44, i8* %k_buf_0_val_9_addr, align 1

]]></Node>
<StgValue><ssdm name="store_ln472"/></StgValue>
</operation>

<operation id="259" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln444" val="0"/>
<literal name="and_ln118" val="1"/>
<literal name="icmp_ln899" val="0"/>
<literal name="icmp_ln879" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="268" bw="0" op_0_bw="0">
<![CDATA[
operator().exit536.i.0:1  br label %._crit_edge478.i.0

]]></Node>
<StgValue><ssdm name="br_ln473"/></StgValue>
</operation>

<operation id="260" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln444" val="0"/>
<literal name="and_ln118" val="1"/>
<literal name="icmp_ln899" val="0"/>
<literal name="icmp_ln879_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="272" bw="0" op_0_bw="8" op_1_bw="11" op_2_bw="8">
<![CDATA[
operator().exit536.i.1:0  store i8 %tmp_44, i8* %k_buf_0_val_8_addr, align 1

]]></Node>
<StgValue><ssdm name="store_ln472"/></StgValue>
</operation>

<operation id="261" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln444" val="0"/>
<literal name="and_ln118" val="1"/>
<literal name="icmp_ln899" val="0"/>
<literal name="icmp_ln879_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="273" bw="0" op_0_bw="0">
<![CDATA[
operator().exit536.i.1:1  br label %._crit_edge478.i.1

]]></Node>
<StgValue><ssdm name="br_ln473"/></StgValue>
</operation>

<operation id="262" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln444" val="0"/>
<literal name="and_ln118" val="1"/>
<literal name="icmp_ln899" val="0"/>
<literal name="icmp_ln879_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="277" bw="0" op_0_bw="8" op_1_bw="11" op_2_bw="8">
<![CDATA[
operator().exit536.i.2:0  store i8 %tmp_44, i8* %k_buf_0_val_7_addr, align 1

]]></Node>
<StgValue><ssdm name="store_ln472"/></StgValue>
</operation>

<operation id="263" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln444" val="0"/>
<literal name="and_ln118" val="1"/>
<literal name="icmp_ln899" val="0"/>
<literal name="icmp_ln879_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="278" bw="0" op_0_bw="0">
<![CDATA[
operator().exit536.i.2:1  br label %._crit_edge478.i.2

]]></Node>
<StgValue><ssdm name="br_ln473"/></StgValue>
</operation>

<operation id="264" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln444" val="0"/>
<literal name="and_ln118" val="1"/>
<literal name="icmp_ln899" val="0"/>
<literal name="icmp_ln879_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="282" bw="0" op_0_bw="8" op_1_bw="11" op_2_bw="8">
<![CDATA[
operator().exit536.i.3:0  store i8 %tmp_44, i8* %k_buf_0_val_6_addr, align 1

]]></Node>
<StgValue><ssdm name="store_ln472"/></StgValue>
</operation>

<operation id="265" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln444" val="0"/>
<literal name="and_ln118" val="1"/>
<literal name="icmp_ln899" val="0"/>
<literal name="icmp_ln879_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="283" bw="0" op_0_bw="0">
<![CDATA[
operator().exit536.i.3:1  br label %._crit_edge478.i.3

]]></Node>
<StgValue><ssdm name="br_ln473"/></StgValue>
</operation>

<operation id="266" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln444" val="0"/>
<literal name="and_ln118" val="1"/>
<literal name="icmp_ln899" val="0"/>
<literal name="icmp_ln879" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="287" bw="0" op_0_bw="8" op_1_bw="11" op_2_bw="8">
<![CDATA[
operator().exit536.i.4:0  store i8 %tmp_44, i8* %k_buf_0_val_5_addr, align 1

]]></Node>
<StgValue><ssdm name="store_ln472"/></StgValue>
</operation>

<operation id="267" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln444" val="0"/>
<literal name="and_ln118" val="1"/>
<literal name="icmp_ln899" val="0"/>
<literal name="icmp_ln879" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="288" bw="0" op_0_bw="0">
<![CDATA[
operator().exit536.i.4:1  br label %borderInterpolate.exit493.i.8

]]></Node>
<StgValue><ssdm name="br_ln473"/></StgValue>
</operation>

<operation id="268" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln444" val="0"/>
<literal name="and_ln118" val="1"/>
<literal name="icmp_ln899" val="1"/>
<literal name="icmp_ln887" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="294" bw="8" op_0_bw="8">
<![CDATA[
.preheader460.i.preheader.0:0  %right_border_buf_0_43 = load i8* %right_border_buf_0_s

]]></Node>
<StgValue><ssdm name="right_border_buf_0_43"/></StgValue>
</operation>

<operation id="269" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln444" val="0"/>
<literal name="and_ln118" val="1"/>
<literal name="icmp_ln899" val="1"/>
<literal name="icmp_ln887" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="295" bw="8" op_0_bw="8">
<![CDATA[
.preheader460.i.preheader.0:1  %right_border_buf_0_44 = load i8* %right_border_buf_0_14

]]></Node>
<StgValue><ssdm name="right_border_buf_0_44"/></StgValue>
</operation>

<operation id="270" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln444" val="0"/>
<literal name="and_ln118" val="1"/>
<literal name="icmp_ln899" val="1"/>
<literal name="icmp_ln887" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="296" bw="8" op_0_bw="8">
<![CDATA[
.preheader460.i.preheader.0:2  %right_border_buf_0_45 = load i8* %right_border_buf_0_18

]]></Node>
<StgValue><ssdm name="right_border_buf_0_45"/></StgValue>
</operation>

<operation id="271" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln444" val="0"/>
<literal name="and_ln118" val="1"/>
<literal name="icmp_ln899" val="1"/>
<literal name="icmp_ln887" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="297" bw="8" op_0_bw="8">
<![CDATA[
.preheader460.i.preheader.0:3  %right_border_buf_0_46 = load i8* %right_border_buf_0_19

]]></Node>
<StgValue><ssdm name="right_border_buf_0_46"/></StgValue>
</operation>

<operation id="272" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln444" val="0"/>
<literal name="and_ln118" val="1"/>
<literal name="icmp_ln899" val="1"/>
<literal name="icmp_ln887" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="298" bw="8" op_0_bw="8">
<![CDATA[
.preheader460.i.preheader.0:4  %right_border_buf_0_47 = load i8* %right_border_buf_0_23

]]></Node>
<StgValue><ssdm name="right_border_buf_0_47"/></StgValue>
</operation>

<operation id="273" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln444" val="0"/>
<literal name="and_ln118" val="1"/>
<literal name="icmp_ln899" val="1"/>
<literal name="icmp_ln887" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="299" bw="8" op_0_bw="8">
<![CDATA[
.preheader460.i.preheader.0:5  %right_border_buf_0_48 = load i8* %right_border_buf_0_24

]]></Node>
<StgValue><ssdm name="right_border_buf_0_48"/></StgValue>
</operation>

<operation id="274" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln444" val="0"/>
<literal name="and_ln118" val="1"/>
<literal name="icmp_ln899" val="1"/>
<literal name="icmp_ln887" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="300" bw="0" op_0_bw="8" op_1_bw="11" op_2_bw="8">
<![CDATA[
.preheader460.i.preheader.0:6  store i8 %k_buf_0_val_8_load, i8* %k_buf_0_val_9_addr, align 1

]]></Node>
<StgValue><ssdm name="store_ln489"/></StgValue>
</operation>

<operation id="275" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln444" val="0"/>
<literal name="and_ln118" val="1"/>
<literal name="icmp_ln899" val="1"/>
<literal name="icmp_ln887" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="301" bw="0" op_0_bw="8" op_1_bw="11" op_2_bw="8">
<![CDATA[
.preheader460.i.preheader.0:7  store i8 %k_buf_0_val_7_load, i8* %k_buf_0_val_8_addr, align 1

]]></Node>
<StgValue><ssdm name="store_ln489"/></StgValue>
</operation>

<operation id="276" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln444" val="0"/>
<literal name="and_ln118" val="1"/>
<literal name="icmp_ln899" val="1"/>
<literal name="icmp_ln887" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="302" bw="0" op_0_bw="8" op_1_bw="11" op_2_bw="8">
<![CDATA[
.preheader460.i.preheader.0:8  store i8 %k_buf_0_val_6_load, i8* %k_buf_0_val_7_addr, align 1

]]></Node>
<StgValue><ssdm name="store_ln489"/></StgValue>
</operation>

<operation id="277" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln444" val="0"/>
<literal name="and_ln118" val="1"/>
<literal name="icmp_ln899" val="1"/>
<literal name="icmp_ln887" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="303" bw="0" op_0_bw="8" op_1_bw="11" op_2_bw="8">
<![CDATA[
.preheader460.i.preheader.0:9  store i8 %k_buf_0_val_5_load, i8* %k_buf_0_val_6_addr, align 1

]]></Node>
<StgValue><ssdm name="store_ln489"/></StgValue>
</operation>

<operation id="278" st_id="4" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln444" val="0"/>
<literal name="and_ln118" val="1"/>
<literal name="icmp_ln899" val="1"/>
<literal name="icmp_ln887" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="304" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader460.i.preheader.0:10  %tmp_41 = call i8 @_ssdm_op_Read.ap_fifo.volatile.i8P(i8* %p_src_data_stream_V)

]]></Node>
<StgValue><ssdm name="tmp_41"/></StgValue>
</operation>

<operation id="279" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln444" val="0"/>
<literal name="and_ln118" val="1"/>
<literal name="icmp_ln899" val="1"/>
<literal name="icmp_ln887" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="305" bw="0" op_0_bw="8" op_1_bw="11" op_2_bw="8">
<![CDATA[
.preheader460.i.preheader.0:11  store i8 %tmp_41, i8* %k_buf_0_val_5_addr, align 1

]]></Node>
<StgValue><ssdm name="store_ln493"/></StgValue>
</operation>

<operation id="280" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln444" val="0"/>
<literal name="and_ln118" val="1"/>
<literal name="icmp_ln899" val="1"/>
<literal name="icmp_ln887" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="306" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader460.i.preheader.0:12  store i8 %col_buf_0_val_3_0, i8* %right_border_buf_0_27

]]></Node>
<StgValue><ssdm name="store_ln495"/></StgValue>
</operation>

<operation id="281" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln444" val="0"/>
<literal name="and_ln118" val="1"/>
<literal name="icmp_ln899" val="1"/>
<literal name="icmp_ln887" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="307" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader460.i.preheader.0:13  store i8 %right_border_buf_0_31, i8* %right_border_buf_0_26

]]></Node>
<StgValue><ssdm name="store_ln495"/></StgValue>
</operation>

<operation id="282" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln444" val="0"/>
<literal name="and_ln118" val="1"/>
<literal name="icmp_ln899" val="1"/>
<literal name="icmp_ln887" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="308" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader460.i.preheader.0:14  store i8 %right_border_buf_0_48, i8* %right_border_buf_0_25

]]></Node>
<StgValue><ssdm name="store_ln495"/></StgValue>
</operation>

<operation id="283" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln444" val="0"/>
<literal name="and_ln118" val="1"/>
<literal name="icmp_ln899" val="1"/>
<literal name="icmp_ln887" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="309" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader460.i.preheader.0:15  store i8 %right_border_buf_0_47, i8* %right_border_buf_0_24

]]></Node>
<StgValue><ssdm name="store_ln495"/></StgValue>
</operation>

<operation id="284" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln444" val="0"/>
<literal name="and_ln118" val="1"/>
<literal name="icmp_ln899" val="1"/>
<literal name="icmp_ln887" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="310" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader460.i.preheader.0:16  store i8 %col_buf_0_val_2_0, i8* %right_border_buf_0_23

]]></Node>
<StgValue><ssdm name="store_ln495"/></StgValue>
</operation>

<operation id="285" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln444" val="0"/>
<literal name="and_ln118" val="1"/>
<literal name="icmp_ln899" val="1"/>
<literal name="icmp_ln887" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="311" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader460.i.preheader.0:17  store i8 %right_border_buf_0_30, i8* %right_border_buf_0_22

]]></Node>
<StgValue><ssdm name="store_ln495"/></StgValue>
</operation>

<operation id="286" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln444" val="0"/>
<literal name="and_ln118" val="1"/>
<literal name="icmp_ln899" val="1"/>
<literal name="icmp_ln887" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="312" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader460.i.preheader.0:18  store i8 %col_buf_0_val_4_0, i8* %right_border_buf_0_21

]]></Node>
<StgValue><ssdm name="store_ln495"/></StgValue>
</operation>

<operation id="287" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln444" val="0"/>
<literal name="and_ln118" val="1"/>
<literal name="icmp_ln899" val="1"/>
<literal name="icmp_ln887" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="313" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader460.i.preheader.0:19  store i8 %right_border_buf_0_46, i8* %right_border_buf_0_20

]]></Node>
<StgValue><ssdm name="store_ln495"/></StgValue>
</operation>

<operation id="288" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln444" val="0"/>
<literal name="and_ln118" val="1"/>
<literal name="icmp_ln899" val="1"/>
<literal name="icmp_ln887" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="314" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader460.i.preheader.0:20  store i8 %right_border_buf_0_45, i8* %right_border_buf_0_19

]]></Node>
<StgValue><ssdm name="store_ln495"/></StgValue>
</operation>

<operation id="289" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln444" val="0"/>
<literal name="and_ln118" val="1"/>
<literal name="icmp_ln899" val="1"/>
<literal name="icmp_ln887" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="315" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader460.i.preheader.0:21  store i8 %col_buf_0_val_1_0, i8* %right_border_buf_0_18

]]></Node>
<StgValue><ssdm name="store_ln495"/></StgValue>
</operation>

<operation id="290" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln444" val="0"/>
<literal name="and_ln118" val="1"/>
<literal name="icmp_ln899" val="1"/>
<literal name="icmp_ln887" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="316" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader460.i.preheader.0:22  store i8 %right_border_buf_0_29, i8* %right_border_buf_0_17

]]></Node>
<StgValue><ssdm name="store_ln495"/></StgValue>
</operation>

<operation id="291" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln444" val="0"/>
<literal name="and_ln118" val="1"/>
<literal name="icmp_ln899" val="1"/>
<literal name="icmp_ln887" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="317" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader460.i.preheader.0:23  store i8 %right_border_buf_0_28, i8* %right_border_buf_0_16

]]></Node>
<StgValue><ssdm name="store_ln495"/></StgValue>
</operation>

<operation id="292" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln444" val="0"/>
<literal name="and_ln118" val="1"/>
<literal name="icmp_ln899" val="1"/>
<literal name="icmp_ln887" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="318" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader460.i.preheader.0:24  store i8 %right_border_buf_0_44, i8* %right_border_buf_0_15

]]></Node>
<StgValue><ssdm name="store_ln495"/></StgValue>
</operation>

<operation id="293" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln444" val="0"/>
<literal name="and_ln118" val="1"/>
<literal name="icmp_ln899" val="1"/>
<literal name="icmp_ln887" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="319" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader460.i.preheader.0:25  store i8 %right_border_buf_0_43, i8* %right_border_buf_0_14

]]></Node>
<StgValue><ssdm name="store_ln495"/></StgValue>
</operation>

<operation id="294" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln444" val="0"/>
<literal name="and_ln118" val="1"/>
<literal name="icmp_ln899" val="1"/>
<literal name="icmp_ln887" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="320" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader460.i.preheader.0:26  store i8 %col_buf_0_val_0_0, i8* %right_border_buf_0_s

]]></Node>
<StgValue><ssdm name="store_ln495"/></StgValue>
</operation>

<operation id="295" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln444" val="0"/>
<literal name="and_ln118" val="1"/>
<literal name="icmp_ln899" val="1"/>
<literal name="icmp_ln887" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="321" bw="0" op_0_bw="0">
<![CDATA[
.preheader460.i.preheader.0:27  br label %._crit_edge476.i_ifconv

]]></Node>
<StgValue><ssdm name="br_ln495"/></StgValue>
</operation>

<operation id="296" st_id="4" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln444" val="0"/>
<literal name="icmp_ln899_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="323" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="3">
<![CDATA[
._crit_edge476.i_ifconv:0  %tmp_9 = call i8 @_ssdm_op_Mux.ap_auto.5i8.i3(i8 %col_buf_0_val_0_0, i8 %col_buf_0_val_1_0, i8 %col_buf_0_val_2_0, i8 %col_buf_0_val_3_0, i8 %col_buf_0_val_4_0, i3 %xor_ln493_1)

]]></Node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>

<operation id="297" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln444" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="324" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge476.i_ifconv:1  %src_kernel_win_0_va_37 = select i1 %icmp_ln899_1, i8 %tmp_9, i8 %col_buf_0_val_0_0

]]></Node>
<StgValue><ssdm name="src_kernel_win_0_va_37"/></StgValue>
</operation>

<operation id="298" st_id="4" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln444" val="0"/>
<literal name="icmp_ln899_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="325" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="3">
<![CDATA[
._crit_edge476.i_ifconv:2  %tmp_10 = call i8 @_ssdm_op_Mux.ap_auto.5i8.i3(i8 %col_buf_0_val_0_0, i8 %col_buf_0_val_1_0, i8 %col_buf_0_val_2_0, i8 %col_buf_0_val_3_0, i8 %col_buf_0_val_4_0, i3 %xor_ln493_2)

]]></Node>
<StgValue><ssdm name="tmp_10"/></StgValue>
</operation>

<operation id="299" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln444" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="326" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge476.i_ifconv:3  %src_kernel_win_0_va_38 = select i1 %icmp_ln899_1, i8 %tmp_10, i8 %col_buf_0_val_1_0

]]></Node>
<StgValue><ssdm name="src_kernel_win_0_va_38"/></StgValue>
</operation>

<operation id="300" st_id="4" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln444" val="0"/>
<literal name="icmp_ln899_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="327" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="3">
<![CDATA[
._crit_edge476.i_ifconv:4  %tmp_11 = call i8 @_ssdm_op_Mux.ap_auto.5i8.i3(i8 %col_buf_0_val_0_0, i8 %col_buf_0_val_1_0, i8 %col_buf_0_val_2_0, i8 %col_buf_0_val_3_0, i8 %col_buf_0_val_4_0, i3 %xor_ln493_3)

]]></Node>
<StgValue><ssdm name="tmp_11"/></StgValue>
</operation>

<operation id="301" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln444" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="328" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge476.i_ifconv:5  %src_kernel_win_0_va_39 = select i1 %icmp_ln899_1, i8 %tmp_11, i8 %col_buf_0_val_2_0

]]></Node>
<StgValue><ssdm name="src_kernel_win_0_va_39"/></StgValue>
</operation>

<operation id="302" st_id="4" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln444" val="0"/>
<literal name="icmp_ln899_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="329" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="3">
<![CDATA[
._crit_edge476.i_ifconv:6  %tmp_12 = call i8 @_ssdm_op_Mux.ap_auto.5i8.i3(i8 %col_buf_0_val_0_0, i8 %col_buf_0_val_1_0, i8 %col_buf_0_val_2_0, i8 %col_buf_0_val_3_0, i8 %col_buf_0_val_4_0, i3 %xor_ln493_4)

]]></Node>
<StgValue><ssdm name="tmp_12"/></StgValue>
</operation>

<operation id="303" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln444" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="330" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge476.i_ifconv:7  %src_kernel_win_0_va_40 = select i1 %icmp_ln899_1, i8 %tmp_12, i8 %col_buf_0_val_3_0

]]></Node>
<StgValue><ssdm name="src_kernel_win_0_va_40"/></StgValue>
</operation>

<operation id="304" st_id="4" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln444" val="0"/>
<literal name="icmp_ln899_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="331" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="3">
<![CDATA[
._crit_edge476.i_ifconv:8  %tmp_13 = call i8 @_ssdm_op_Mux.ap_auto.5i8.i3(i8 %col_buf_0_val_0_0, i8 %col_buf_0_val_1_0, i8 %col_buf_0_val_2_0, i8 %col_buf_0_val_3_0, i8 %col_buf_0_val_4_0, i3 %xor_ln493_5)

]]></Node>
<StgValue><ssdm name="tmp_13"/></StgValue>
</operation>

<operation id="305" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln444" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="332" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge476.i_ifconv:9  %src_kernel_win_0_va_41 = select i1 %icmp_ln899_1, i8 %tmp_13, i8 %col_buf_0_val_4_0

]]></Node>
<StgValue><ssdm name="src_kernel_win_0_va_41"/></StgValue>
</operation>

<operation id="306" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln444" val="0"/>
<literal name="and_ln512" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="336" bw="8" op_0_bw="8">
<![CDATA[
.preheader.0:0  %src_kernel_win_0_va_42 = load i8* %src_kernel_win_0_va

]]></Node>
<StgValue><ssdm name="src_kernel_win_0_va_42"/></StgValue>
</operation>

<operation id="307" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln444" val="0"/>
<literal name="and_ln512" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="337" bw="8" op_0_bw="8">
<![CDATA[
.preheader.0:1  %src_kernel_win_0_va_43 = load i8* %src_kernel_win_0_va_18

]]></Node>
<StgValue><ssdm name="src_kernel_win_0_va_43"/></StgValue>
</operation>

<operation id="308" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln444" val="0"/>
<literal name="and_ln512" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="338" bw="8" op_0_bw="8">
<![CDATA[
.preheader.0:2  %src_kernel_win_0_va_44 = load i8* %src_kernel_win_0_va_19

]]></Node>
<StgValue><ssdm name="src_kernel_win_0_va_44"/></StgValue>
</operation>

<operation id="309" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln444" val="0"/>
<literal name="and_ln512" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="339" bw="8" op_0_bw="8">
<![CDATA[
.preheader.0:3  %src_kernel_win_0_va_45 = load i8* %src_kernel_win_0_va_20

]]></Node>
<StgValue><ssdm name="src_kernel_win_0_va_45"/></StgValue>
</operation>

<operation id="310" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln444" val="0"/>
<literal name="and_ln512" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="340" bw="8" op_0_bw="8">
<![CDATA[
.preheader.0:4  %src_kernel_win_0_va_46 = load i8* %src_kernel_win_0_va_21

]]></Node>
<StgValue><ssdm name="src_kernel_win_0_va_46"/></StgValue>
</operation>

<operation id="311" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln444" val="0"/>
<literal name="and_ln512" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="341" bw="8" op_0_bw="8">
<![CDATA[
.preheader.0:5  %src_kernel_win_0_va_47 = load i8* %src_kernel_win_0_va_22

]]></Node>
<StgValue><ssdm name="src_kernel_win_0_va_47"/></StgValue>
</operation>

<operation id="312" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln444" val="0"/>
<literal name="and_ln512" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="342" bw="8" op_0_bw="8">
<![CDATA[
.preheader.0:6  %src_kernel_win_0_va_48 = load i8* %src_kernel_win_0_va_23

]]></Node>
<StgValue><ssdm name="src_kernel_win_0_va_48"/></StgValue>
</operation>

<operation id="313" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln444" val="0"/>
<literal name="and_ln512" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="343" bw="8" op_0_bw="8">
<![CDATA[
.preheader.0:7  %src_kernel_win_0_va_49 = load i8* %src_kernel_win_0_va_24

]]></Node>
<StgValue><ssdm name="src_kernel_win_0_va_49"/></StgValue>
</operation>

<operation id="314" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln444" val="0"/>
<literal name="and_ln512" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="344" bw="8" op_0_bw="8">
<![CDATA[
.preheader.0:8  %src_kernel_win_0_va_50 = load i8* %src_kernel_win_0_va_25

]]></Node>
<StgValue><ssdm name="src_kernel_win_0_va_50"/></StgValue>
</operation>

<operation id="315" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln444" val="0"/>
<literal name="and_ln512" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="345" bw="8" op_0_bw="8">
<![CDATA[
.preheader.0:9  %src_kernel_win_0_va_51 = load i8* %src_kernel_win_0_va_27

]]></Node>
<StgValue><ssdm name="src_kernel_win_0_va_51"/></StgValue>
</operation>

<operation id="316" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln444" val="0"/>
<literal name="and_ln512" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="346" bw="8" op_0_bw="8">
<![CDATA[
.preheader.0:10  %src_kernel_win_0_va_52 = load i8* %src_kernel_win_0_va_28

]]></Node>
<StgValue><ssdm name="src_kernel_win_0_va_52"/></StgValue>
</operation>

<operation id="317" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln444" val="0"/>
<literal name="and_ln512" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="347" bw="8" op_0_bw="8">
<![CDATA[
.preheader.0:11  %src_kernel_win_0_va_53 = load i8* %src_kernel_win_0_va_29

]]></Node>
<StgValue><ssdm name="src_kernel_win_0_va_53"/></StgValue>
</operation>

<operation id="318" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln444" val="0"/>
<literal name="and_ln512" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="348" bw="8" op_0_bw="8">
<![CDATA[
.preheader.0:12  %src_kernel_win_0_va_54 = load i8* %src_kernel_win_0_va_30

]]></Node>
<StgValue><ssdm name="src_kernel_win_0_va_54"/></StgValue>
</operation>

<operation id="319" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln444" val="0"/>
<literal name="and_ln512" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="349" bw="8" op_0_bw="8">
<![CDATA[
.preheader.0:13  %src_kernel_win_0_va_55 = load i8* %src_kernel_win_0_va_31

]]></Node>
<StgValue><ssdm name="src_kernel_win_0_va_55"/></StgValue>
</operation>

<operation id="320" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln444" val="0"/>
<literal name="and_ln512" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="350" bw="8" op_0_bw="8">
<![CDATA[
.preheader.0:14  %src_kernel_win_0_va_56 = load i8* %src_kernel_win_0_va_32

]]></Node>
<StgValue><ssdm name="src_kernel_win_0_va_56"/></StgValue>
</operation>

<operation id="321" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln444" val="0"/>
<literal name="and_ln512" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="351" bw="8" op_0_bw="8">
<![CDATA[
.preheader.0:15  %src_kernel_win_0_va_57 = load i8* %src_kernel_win_0_va_33

]]></Node>
<StgValue><ssdm name="src_kernel_win_0_va_57"/></StgValue>
</operation>

<operation id="322" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln444" val="0"/>
<literal name="and_ln512" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="352" bw="8" op_0_bw="8">
<![CDATA[
.preheader.0:16  %src_kernel_win_0_va_58 = load i8* %src_kernel_win_0_va_34

]]></Node>
<StgValue><ssdm name="src_kernel_win_0_va_58"/></StgValue>
</operation>

<operation id="323" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln444" val="0"/>
<literal name="and_ln512" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="353" bw="8" op_0_bw="8">
<![CDATA[
.preheader.0:17  %src_kernel_win_0_va_59 = load i8* %src_kernel_win_0_va_35

]]></Node>
<StgValue><ssdm name="src_kernel_win_0_va_59"/></StgValue>
</operation>

<operation id="324" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln444" val="0"/>
<literal name="and_ln512" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="354" bw="8" op_0_bw="8">
<![CDATA[
.preheader.0:18  %src_kernel_win_0_va_60 = load i8* %src_kernel_win_0_va_36

]]></Node>
<StgValue><ssdm name="src_kernel_win_0_va_60"/></StgValue>
</operation>

<operation id="325" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln444" val="0"/>
<literal name="and_ln512" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="355" bw="9" op_0_bw="8">
<![CDATA[
.preheader.0:19  %zext_ln1118 = zext i8 %src_kernel_win_0_va_60 to i9

]]></Node>
<StgValue><ssdm name="zext_ln1118"/></StgValue>
</operation>

<operation id="326" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln444" val="0"/>
<literal name="and_ln512" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="356" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader.0:20  %sub_ln1118 = sub i9 0, %zext_ln1118

]]></Node>
<StgValue><ssdm name="sub_ln1118"/></StgValue>
</operation>

<operation id="327" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln444" val="0"/>
<literal name="and_ln512" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="357" bw="12" op_0_bw="9">
<![CDATA[
.preheader.0:21  %sext_ln1116 = sext i9 %sub_ln1118 to i12

]]></Node>
<StgValue><ssdm name="sext_ln1116"/></StgValue>
</operation>

<operation id="328" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln444" val="0"/>
<literal name="and_ln512" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="358" bw="11" op_0_bw="8">
<![CDATA[
.preheader.0:22  %zext_ln1118_1 = zext i8 %src_kernel_win_0_va_59 to i11

]]></Node>
<StgValue><ssdm name="zext_ln1118_1"/></StgValue>
</operation>

<operation id="329" st_id="4" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln444" val="0"/>
<literal name="and_ln512" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="359" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader.0:23  %mul_ln1118 = mul i11 %sext_ln1118, %zext_ln1118_1

]]></Node>
<StgValue><ssdm name="mul_ln1118"/></StgValue>
</operation>

<operation id="330" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln444" val="0"/>
<literal name="and_ln512" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="360" bw="12" op_0_bw="11">
<![CDATA[
.preheader.0:24  %sext_ln703 = sext i11 %mul_ln1118 to i12

]]></Node>
<StgValue><ssdm name="sext_ln703"/></StgValue>
</operation>

<operation id="331" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln444" val="0"/>
<literal name="and_ln512" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="361" bw="8" op_0_bw="9">
<![CDATA[
.preheader.0:25  %trunc_ln703 = trunc i9 %sub_ln1118 to i8

]]></Node>
<StgValue><ssdm name="trunc_ln703"/></StgValue>
</operation>

<operation id="332" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln444" val="0"/>
<literal name="and_ln512" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="362" bw="8" op_0_bw="11">
<![CDATA[
.preheader.0:26  %trunc_ln703_1 = trunc i11 %mul_ln1118 to i8

]]></Node>
<StgValue><ssdm name="trunc_ln703_1"/></StgValue>
</operation>

<operation id="333" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln444" val="0"/>
<literal name="and_ln512" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="363" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.preheader.0:27  %add_ln703 = add i12 %sext_ln1116, %sext_ln703

]]></Node>
<StgValue><ssdm name="add_ln703"/></StgValue>
</operation>

<operation id="334" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln444" val="0"/>
<literal name="and_ln512" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="364" bw="13" op_0_bw="12">
<![CDATA[
.preheader.0:28  %sext_ln703_1 = sext i12 %add_ln703 to i13

]]></Node>
<StgValue><ssdm name="sext_ln703_1"/></StgValue>
</operation>

<operation id="335" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln444" val="0"/>
<literal name="and_ln512" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="365" bw="12" op_0_bw="8">
<![CDATA[
.preheader.0:29  %zext_ln1118_2 = zext i8 %src_kernel_win_0_va_58 to i12

]]></Node>
<StgValue><ssdm name="zext_ln1118_2"/></StgValue>
</operation>

<operation id="336" st_id="4" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln444" val="0"/>
<literal name="and_ln512" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="366" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.preheader.0:30  %mul_ln1118_1 = mul i12 %sext_ln1118_1, %zext_ln1118_2

]]></Node>
<StgValue><ssdm name="mul_ln1118_1"/></StgValue>
</operation>

<operation id="337" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln444" val="0"/>
<literal name="and_ln512" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="367" bw="13" op_0_bw="12">
<![CDATA[
.preheader.0:31  %sext_ln703_2 = sext i12 %mul_ln1118_1 to i13

]]></Node>
<StgValue><ssdm name="sext_ln703_2"/></StgValue>
</operation>

<operation id="338" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln444" val="0"/>
<literal name="and_ln512" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="368" bw="8" op_0_bw="12">
<![CDATA[
.preheader.0:32  %trunc_ln703_2 = trunc i12 %mul_ln1118_1 to i8

]]></Node>
<StgValue><ssdm name="trunc_ln703_2"/></StgValue>
</operation>

<operation id="339" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln444" val="0"/>
<literal name="and_ln512" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="369" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.preheader.0:33  %add_ln703_1 = add i13 %sext_ln703_2, %sext_ln703_1

]]></Node>
<StgValue><ssdm name="add_ln703_1"/></StgValue>
</operation>

<operation id="340" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln444" val="0"/>
<literal name="and_ln512" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="370" bw="14" op_0_bw="13">
<![CDATA[
.preheader.0:34  %sext_ln703_3 = sext i13 %add_ln703_1 to i14

]]></Node>
<StgValue><ssdm name="sext_ln703_3"/></StgValue>
</operation>

<operation id="341" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln444" val="0"/>
<literal name="and_ln512" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="371" bw="11" op_0_bw="8">
<![CDATA[
.preheader.0:35  %zext_ln1118_3 = zext i8 %src_kernel_win_0_va_57 to i11

]]></Node>
<StgValue><ssdm name="zext_ln1118_3"/></StgValue>
</operation>

<operation id="342" st_id="4" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln444" val="0"/>
<literal name="and_ln512" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="372" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader.0:36  %mul_ln1118_2 = mul i11 %sext_ln1118_2, %zext_ln1118_3

]]></Node>
<StgValue><ssdm name="mul_ln1118_2"/></StgValue>
</operation>

<operation id="343" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln444" val="0"/>
<literal name="and_ln512" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="373" bw="13" op_0_bw="11">
<![CDATA[
.preheader.0:37  %sext_ln703_4 = sext i11 %mul_ln1118_2 to i13

]]></Node>
<StgValue><ssdm name="sext_ln703_4"/></StgValue>
</operation>

<operation id="344" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln444" val="0"/>
<literal name="and_ln512" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="374" bw="8" op_0_bw="11">
<![CDATA[
.preheader.0:38  %trunc_ln703_3 = trunc i11 %mul_ln1118_2 to i8

]]></Node>
<StgValue><ssdm name="trunc_ln703_3"/></StgValue>
</operation>

<operation id="345" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln444" val="0"/>
<literal name="and_ln512" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="375" bw="10" op_0_bw="8">
<![CDATA[
.preheader.0:39  %zext_ln1118_4 = zext i8 %src_kernel_win_0_va_41 to i10

]]></Node>
<StgValue><ssdm name="zext_ln1118_4"/></StgValue>
</operation>

<operation id="346" st_id="4" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln444" val="0"/>
<literal name="and_ln512" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="376" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader.0:40  %mul_ln1118_3 = mul i10 %sext_ln1118_3, %zext_ln1118_4

]]></Node>
<StgValue><ssdm name="mul_ln1118_3"/></StgValue>
</operation>

<operation id="347" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln444" val="0"/>
<literal name="and_ln512" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="377" bw="12" op_0_bw="10">
<![CDATA[
.preheader.0:41  %sext_ln703_5 = sext i10 %mul_ln1118_3 to i12

]]></Node>
<StgValue><ssdm name="sext_ln703_5"/></StgValue>
</operation>

<operation id="348" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln444" val="0"/>
<literal name="and_ln512" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="378" bw="8" op_0_bw="10">
<![CDATA[
.preheader.0:42  %trunc_ln703_4 = trunc i10 %mul_ln1118_3 to i8

]]></Node>
<StgValue><ssdm name="trunc_ln703_4"/></StgValue>
</operation>

<operation id="349" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln444" val="0"/>
<literal name="and_ln512" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="379" bw="11" op_0_bw="8">
<![CDATA[
.preheader.0:43  %zext_ln1118_5 = zext i8 %src_kernel_win_0_va_56 to i11

]]></Node>
<StgValue><ssdm name="zext_ln1118_5"/></StgValue>
</operation>

<operation id="350" st_id="4" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln444" val="0"/>
<literal name="and_ln512" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="380" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader.0:44  %mul_ln1118_4 = mul i11 %sext_ln1118_4, %zext_ln1118_5

]]></Node>
<StgValue><ssdm name="mul_ln1118_4"/></StgValue>
</operation>

<operation id="351" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln444" val="0"/>
<literal name="and_ln512" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="381" bw="12" op_0_bw="11">
<![CDATA[
.preheader.0:45  %sext_ln703_6 = sext i11 %mul_ln1118_4 to i12

]]></Node>
<StgValue><ssdm name="sext_ln703_6"/></StgValue>
</operation>

<operation id="352" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln444" val="0"/>
<literal name="and_ln512" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="382" bw="8" op_0_bw="11">
<![CDATA[
.preheader.0:46  %trunc_ln703_5 = trunc i11 %mul_ln1118_4 to i8

]]></Node>
<StgValue><ssdm name="trunc_ln703_5"/></StgValue>
</operation>

<operation id="353" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln444" val="0"/>
<literal name="and_ln512" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="383" bw="11" op_0_bw="11" op_1_bw="8" op_2_bw="3">
<![CDATA[
.preheader.0:47  %tmp_15 = call i11 @_ssdm_op_BitConcatenate.i11.i8.i3(i8 %src_kernel_win_0_va_55, i3 0)

]]></Node>
<StgValue><ssdm name="tmp_15"/></StgValue>
</operation>

<operation id="354" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln444" val="0"/>
<literal name="and_ln512" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="384" bw="12" op_0_bw="11">
<![CDATA[
.preheader.0:48  %zext_ln1118_28 = zext i11 %tmp_15 to i12

]]></Node>
<StgValue><ssdm name="zext_ln1118_28"/></StgValue>
</operation>

<operation id="355" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln444" val="0"/>
<literal name="and_ln512" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="385" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.preheader.0:49  %sub_ln1118_1 = sub i12 0, %zext_ln1118_28

]]></Node>
<StgValue><ssdm name="sub_ln1118_1"/></StgValue>
</operation>

<operation id="356" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln444" val="0"/>
<literal name="and_ln512" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="386" bw="14" op_0_bw="12">
<![CDATA[
.preheader.0:50  %sext_ln703_7 = sext i12 %sub_ln1118_1 to i14

]]></Node>
<StgValue><ssdm name="sext_ln703_7"/></StgValue>
</operation>

<operation id="357" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln444" val="0"/>
<literal name="and_ln512" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="387" bw="8" op_0_bw="12">
<![CDATA[
.preheader.0:51  %trunc_ln703_6 = trunc i12 %sub_ln1118_1 to i8

]]></Node>
<StgValue><ssdm name="trunc_ln703_6"/></StgValue>
</operation>

<operation id="358" st_id="4" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln444" val="0"/>
<literal name="and_ln512" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="388" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
.preheader.0:52  %add_ln703_2 = add i14 %sext_ln703_7, %sext_ln703_3

]]></Node>
<StgValue><ssdm name="add_ln703_2"/></StgValue>
</operation>

<operation id="359" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln444" val="0"/>
<literal name="and_ln512" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="389" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.preheader.0:53  %add_ln703_3 = add i12 %sext_ln703_5, %sext_ln703_6

]]></Node>
<StgValue><ssdm name="add_ln703_3"/></StgValue>
</operation>

<operation id="360" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln444" val="0"/>
<literal name="and_ln512" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="390" bw="13" op_0_bw="12">
<![CDATA[
.preheader.0:54  %sext_ln703_8 = sext i12 %add_ln703_3 to i13

]]></Node>
<StgValue><ssdm name="sext_ln703_8"/></StgValue>
</operation>

<operation id="361" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln444" val="0"/>
<literal name="and_ln512" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="391" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.preheader.0:55  %add_ln703_4 = add i13 %sext_ln703_4, %sext_ln703_8

]]></Node>
<StgValue><ssdm name="add_ln703_4"/></StgValue>
</operation>

<operation id="362" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln444" val="0"/>
<literal name="and_ln512" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="392" bw="14" op_0_bw="13">
<![CDATA[
.preheader.0:56  %sext_ln703_9 = sext i13 %add_ln703_4 to i14

]]></Node>
<StgValue><ssdm name="sext_ln703_9"/></StgValue>
</operation>

<operation id="363" st_id="4" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln444" val="0"/>
<literal name="and_ln512" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="393" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
.preheader.0:57  %add_ln703_5 = add i14 %add_ln703_2, %sext_ln703_9

]]></Node>
<StgValue><ssdm name="add_ln703_5"/></StgValue>
</operation>

<operation id="364" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln444" val="0"/>
<literal name="and_ln512" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="395" bw="13" op_0_bw="8">
<![CDATA[
.preheader.0:59  %zext_ln1118_7 = zext i8 %src_kernel_win_0_va_54 to i13

]]></Node>
<StgValue><ssdm name="zext_ln1118_7"/></StgValue>
</operation>

<operation id="365" st_id="4" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln444" val="0"/>
<literal name="and_ln512" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="396" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.preheader.0:60  %mul_ln1118_5 = mul i13 %sext_ln1118_5, %zext_ln1118_7

]]></Node>
<StgValue><ssdm name="mul_ln1118_5"/></StgValue>
</operation>

<operation id="366" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln444" val="0"/>
<literal name="and_ln512" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="397" bw="14" op_0_bw="13">
<![CDATA[
.preheader.0:61  %sext_ln703_10 = sext i13 %mul_ln1118_5 to i14

]]></Node>
<StgValue><ssdm name="sext_ln703_10"/></StgValue>
</operation>

<operation id="367" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln444" val="0"/>
<literal name="and_ln512" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="398" bw="8" op_0_bw="13">
<![CDATA[
.preheader.0:62  %trunc_ln703_7 = trunc i13 %mul_ln1118_5 to i8

]]></Node>
<StgValue><ssdm name="trunc_ln703_7"/></StgValue>
</operation>

<operation id="368" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln444" val="0"/>
<literal name="and_ln512" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="399" bw="13" op_0_bw="8">
<![CDATA[
.preheader.0:63  %zext_ln1118_8 = zext i8 %src_kernel_win_0_va_53 to i13

]]></Node>
<StgValue><ssdm name="zext_ln1118_8"/></StgValue>
</operation>

<operation id="369" st_id="4" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln444" val="0"/>
<literal name="and_ln512" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="400" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.preheader.0:64  %mul_ln1118_6 = mul i13 %sext_ln1118_6, %zext_ln1118_8

]]></Node>
<StgValue><ssdm name="mul_ln1118_6"/></StgValue>
</operation>

<operation id="370" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln444" val="0"/>
<literal name="and_ln512" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="401" bw="14" op_0_bw="13">
<![CDATA[
.preheader.0:65  %sext_ln703_11 = sext i13 %mul_ln1118_6 to i14

]]></Node>
<StgValue><ssdm name="sext_ln703_11"/></StgValue>
</operation>

<operation id="371" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln444" val="0"/>
<literal name="and_ln512" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="402" bw="8" op_0_bw="13">
<![CDATA[
.preheader.0:66  %trunc_ln703_8 = trunc i13 %mul_ln1118_6 to i8

]]></Node>
<StgValue><ssdm name="trunc_ln703_8"/></StgValue>
</operation>

<operation id="372" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln444" val="0"/>
<literal name="and_ln512" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="403" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
.preheader.0:67  %add_ln703_6 = add i14 %sext_ln703_11, %sext_ln703_10

]]></Node>
<StgValue><ssdm name="add_ln703_6"/></StgValue>
</operation>

<operation id="373" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln444" val="0"/>
<literal name="and_ln512" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="406" bw="12" op_0_bw="8">
<![CDATA[
.preheader.0:70  %zext_ln1118_9 = zext i8 %src_kernel_win_0_va_40 to i12

]]></Node>
<StgValue><ssdm name="zext_ln1118_9"/></StgValue>
</operation>

<operation id="374" st_id="4" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln444" val="0"/>
<literal name="and_ln512" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="407" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.preheader.0:71  %mul_ln1118_7 = mul i12 %sext_ln1118_7, %zext_ln1118_9

]]></Node>
<StgValue><ssdm name="mul_ln1118_7"/></StgValue>
</operation>

<operation id="375" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln444" val="0"/>
<literal name="and_ln512" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="408" bw="8" op_0_bw="12">
<![CDATA[
.preheader.0:72  %trunc_ln703_9 = trunc i12 %mul_ln1118_7 to i8

]]></Node>
<StgValue><ssdm name="trunc_ln703_9"/></StgValue>
</operation>

<operation id="376" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln444" val="0"/>
<literal name="and_ln512" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="409" bw="13" op_0_bw="8">
<![CDATA[
.preheader.0:73  %zext_ln1118_10 = zext i8 %src_kernel_win_0_va_52 to i13

]]></Node>
<StgValue><ssdm name="zext_ln1118_10"/></StgValue>
</operation>

<operation id="377" st_id="4" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln444" val="0"/>
<literal name="and_ln512" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="410" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.preheader.0:74  %mul_ln1118_8 = mul i13 %sext_ln1118_8, %zext_ln1118_10

]]></Node>
<StgValue><ssdm name="mul_ln1118_8"/></StgValue>
</operation>

<operation id="378" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln444" val="0"/>
<literal name="and_ln512" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="411" bw="12" op_0_bw="13">
<![CDATA[
.preheader.0:75  %trunc_ln703_10 = trunc i13 %mul_ln1118_8 to i12

]]></Node>
<StgValue><ssdm name="trunc_ln703_10"/></StgValue>
</operation>

<operation id="379" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln444" val="0"/>
<literal name="and_ln512" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="412" bw="8" op_0_bw="13">
<![CDATA[
.preheader.0:76  %trunc_ln703_11 = trunc i13 %mul_ln1118_8 to i8

]]></Node>
<StgValue><ssdm name="trunc_ln703_11"/></StgValue>
</operation>

<operation id="380" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln444" val="0"/>
<literal name="and_ln512" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="413" bw="14" op_0_bw="8">
<![CDATA[
.preheader.0:77  %zext_ln1118_11 = zext i8 %src_kernel_win_0_va_51 to i14

]]></Node>
<StgValue><ssdm name="zext_ln1118_11"/></StgValue>
</operation>

<operation id="381" st_id="4" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln444" val="0"/>
<literal name="and_ln512" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="414" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
.preheader.0:78  %mul_ln1118_9 = mul i14 %sext_ln1118_9, %zext_ln1118_11

]]></Node>
<StgValue><ssdm name="mul_ln1118_9"/></StgValue>
</operation>

<operation id="382" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln444" val="0"/>
<literal name="and_ln512" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="416" bw="8" op_0_bw="14">
<![CDATA[
.preheader.0:80  %trunc_ln703_12 = trunc i14 %mul_ln1118_9 to i8

]]></Node>
<StgValue><ssdm name="trunc_ln703_12"/></StgValue>
</operation>

<operation id="383" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln444" val="0"/>
<literal name="and_ln512" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="419" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.preheader.0:83  %add_ln703_9 = add i12 %mul_ln1118_7, %trunc_ln703_10

]]></Node>
<StgValue><ssdm name="add_ln703_9"/></StgValue>
</operation>

<operation id="384" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln444" val="0"/>
<literal name="and_ln512" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="422" bw="14" op_0_bw="8">
<![CDATA[
.preheader.0:86  %zext_ln1118_13 = zext i8 %src_kernel_win_0_va_50 to i14

]]></Node>
<StgValue><ssdm name="zext_ln1118_13"/></StgValue>
</operation>

<operation id="385" st_id="4" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln444" val="0"/>
<literal name="and_ln512" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="423" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
.preheader.0:87  %mul_ln1118_10 = mul i14 %zext_ln1118_12, %zext_ln1118_13

]]></Node>
<StgValue><ssdm name="mul_ln1118_10"/></StgValue>
</operation>

<operation id="386" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln444" val="0"/>
<literal name="and_ln512" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="424" bw="8" op_0_bw="14">
<![CDATA[
.preheader.0:88  %trunc_ln703_13 = trunc i14 %mul_ln1118_10 to i8

]]></Node>
<StgValue><ssdm name="trunc_ln703_13"/></StgValue>
</operation>

<operation id="387" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln444" val="0"/>
<literal name="and_ln512" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="425" bw="13" op_0_bw="8">
<![CDATA[
.preheader.0:89  %zext_ln1118_14 = zext i8 %src_kernel_win_0_va_39 to i13

]]></Node>
<StgValue><ssdm name="zext_ln1118_14"/></StgValue>
</operation>

<operation id="388" st_id="4" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln444" val="0"/>
<literal name="and_ln512" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="426" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.preheader.0:90  %mul_ln1118_11 = mul i13 %zext_ln1118_18, %zext_ln1118_14

]]></Node>
<StgValue><ssdm name="mul_ln1118_11"/></StgValue>
</operation>

<operation id="389" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln444" val="0"/>
<literal name="and_ln512" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="427" bw="8" op_0_bw="13">
<![CDATA[
.preheader.0:91  %trunc_ln703_14 = trunc i13 %mul_ln1118_11 to i8

]]></Node>
<StgValue><ssdm name="trunc_ln703_14"/></StgValue>
</operation>

<operation id="390" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln444" val="0"/>
<literal name="and_ln512" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="428" bw="11" op_0_bw="8">
<![CDATA[
.preheader.0:92  %zext_ln1118_15 = zext i8 %src_kernel_win_0_va_49 to i11

]]></Node>
<StgValue><ssdm name="zext_ln1118_15"/></StgValue>
</operation>

<operation id="391" st_id="4" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln444" val="0"/>
<literal name="and_ln512" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="429" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader.0:93  %mul_ln1118_12 = mul i11 %sext_ln1118_10, %zext_ln1118_15

]]></Node>
<StgValue><ssdm name="mul_ln1118_12"/></StgValue>
</operation>

<operation id="392" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln444" val="0"/>
<literal name="and_ln512" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="430" bw="12" op_0_bw="11">
<![CDATA[
.preheader.0:94  %sext_ln703_16 = sext i11 %mul_ln1118_12 to i12

]]></Node>
<StgValue><ssdm name="sext_ln703_16"/></StgValue>
</operation>

<operation id="393" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln444" val="0"/>
<literal name="and_ln512" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="431" bw="8" op_0_bw="11">
<![CDATA[
.preheader.0:95  %trunc_ln703_15 = trunc i11 %mul_ln1118_12 to i8

]]></Node>
<StgValue><ssdm name="trunc_ln703_15"/></StgValue>
</operation>

<operation id="394" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln444" val="0"/>
<literal name="and_ln512" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="432" bw="13" op_0_bw="8">
<![CDATA[
.preheader.0:96  %zext_ln1118_16 = zext i8 %src_kernel_win_0_va_48 to i13

]]></Node>
<StgValue><ssdm name="zext_ln1118_16"/></StgValue>
</operation>

<operation id="395" st_id="4" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln444" val="0"/>
<literal name="and_ln512" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="433" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.preheader.0:97  %mul_ln1118_13 = mul i13 %sext_ln1118_11, %zext_ln1118_16

]]></Node>
<StgValue><ssdm name="mul_ln1118_13"/></StgValue>
</operation>

<operation id="396" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln444" val="0"/>
<literal name="and_ln512" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="434" bw="14" op_0_bw="13">
<![CDATA[
.preheader.0:98  %sext_ln703_17 = sext i13 %mul_ln1118_13 to i14

]]></Node>
<StgValue><ssdm name="sext_ln703_17"/></StgValue>
</operation>

<operation id="397" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln444" val="0"/>
<literal name="and_ln512" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="435" bw="8" op_0_bw="13">
<![CDATA[
.preheader.0:99  %trunc_ln703_16 = trunc i13 %mul_ln1118_13 to i8

]]></Node>
<StgValue><ssdm name="trunc_ln703_16"/></StgValue>
</operation>

<operation id="398" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln444" val="0"/>
<literal name="and_ln512" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="436" bw="13" op_0_bw="8">
<![CDATA[
.preheader.0:100  %zext_ln1118_17 = zext i8 %src_kernel_win_0_va_47 to i13

]]></Node>
<StgValue><ssdm name="zext_ln1118_17"/></StgValue>
</operation>

<operation id="399" st_id="4" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln444" val="0"/>
<literal name="and_ln512" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="437" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.preheader.0:101  %mul_ln1118_14 = mul i13 %zext_ln1118_24, %zext_ln1118_17

]]></Node>
<StgValue><ssdm name="mul_ln1118_14"/></StgValue>
</operation>

<operation id="400" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln444" val="0"/>
<literal name="and_ln512" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="438" bw="8" op_0_bw="13">
<![CDATA[
.preheader.0:102  %trunc_ln703_17 = trunc i13 %mul_ln1118_14 to i8

]]></Node>
<StgValue><ssdm name="trunc_ln703_17"/></StgValue>
</operation>

<operation id="401" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln444" val="0"/>
<literal name="and_ln512" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="439" bw="11" op_0_bw="11" op_1_bw="8" op_2_bw="3">
<![CDATA[
.preheader.0:103  %shl_ln1118_1 = call i11 @_ssdm_op_BitConcatenate.i11.i8.i3(i8 %src_kernel_win_0_va_46, i3 0)

]]></Node>
<StgValue><ssdm name="shl_ln1118_1"/></StgValue>
</operation>

<operation id="402" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln444" val="0"/>
<literal name="and_ln512" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="440" bw="13" op_0_bw="11">
<![CDATA[
.preheader.0:104  %zext_ln1118_29 = zext i11 %shl_ln1118_1 to i13

]]></Node>
<StgValue><ssdm name="zext_ln1118_29"/></StgValue>
</operation>

<operation id="403" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln444" val="0"/>
<literal name="and_ln512" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="441" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.0:105  %shl_ln703 = shl i8 %src_kernel_win_0_va_46, 3

]]></Node>
<StgValue><ssdm name="shl_ln703"/></StgValue>
</operation>

<operation id="404" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln444" val="0"/>
<literal name="and_ln512" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="442" bw="12" op_0_bw="8">
<![CDATA[
.preheader.0:106  %zext_ln1118_19 = zext i8 %src_kernel_win_0_va_38 to i12

]]></Node>
<StgValue><ssdm name="zext_ln1118_19"/></StgValue>
</operation>

<operation id="405" st_id="4" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln444" val="0"/>
<literal name="and_ln512" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="443" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.preheader.0:107  %mul_ln1118_15 = mul i12 %zext_ln1118_25, %zext_ln1118_19

]]></Node>
<StgValue><ssdm name="mul_ln1118_15"/></StgValue>
</operation>

<operation id="406" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln444" val="0"/>
<literal name="and_ln512" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="444" bw="8" op_0_bw="12">
<![CDATA[
.preheader.0:108  %trunc_ln703_18 = trunc i12 %mul_ln1118_15 to i8

]]></Node>
<StgValue><ssdm name="trunc_ln703_18"/></StgValue>
</operation>

<operation id="407" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln444" val="0"/>
<literal name="and_ln512" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="445" bw="10" op_0_bw="8">
<![CDATA[
.preheader.0:109  %zext_ln1118_20 = zext i8 %src_kernel_win_0_va_45 to i10

]]></Node>
<StgValue><ssdm name="zext_ln1118_20"/></StgValue>
</operation>

<operation id="408" st_id="4" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln444" val="0"/>
<literal name="and_ln512" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="446" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader.0:110  %mul_ln1118_16 = mul i10 %sext_ln1118_12, %zext_ln1118_20

]]></Node>
<StgValue><ssdm name="mul_ln1118_16"/></StgValue>
</operation>

<operation id="409" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln444" val="0"/>
<literal name="and_ln512" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="447" bw="8" op_0_bw="10">
<![CDATA[
.preheader.0:111  %trunc_ln703_19 = trunc i10 %mul_ln1118_16 to i8

]]></Node>
<StgValue><ssdm name="trunc_ln703_19"/></StgValue>
</operation>

<operation id="410" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln444" val="0"/>
<literal name="and_ln512" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="448" bw="12" op_0_bw="8">
<![CDATA[
.preheader.0:112  %zext_ln1118_21 = zext i8 %src_kernel_win_0_va_44 to i12

]]></Node>
<StgValue><ssdm name="zext_ln1118_21"/></StgValue>
</operation>

<operation id="411" st_id="4" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln444" val="0"/>
<literal name="and_ln512" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="449" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.preheader.0:113  %mul_ln1118_17 = mul i12 %sext_ln1118_13, %zext_ln1118_21

]]></Node>
<StgValue><ssdm name="mul_ln1118_17"/></StgValue>
</operation>

<operation id="412" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln444" val="0"/>
<literal name="and_ln512" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="450" bw="13" op_0_bw="12">
<![CDATA[
.preheader.0:114  %sext_ln703_18 = sext i12 %mul_ln1118_17 to i13

]]></Node>
<StgValue><ssdm name="sext_ln703_18"/></StgValue>
</operation>

<operation id="413" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln444" val="0"/>
<literal name="and_ln512" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="451" bw="8" op_0_bw="12">
<![CDATA[
.preheader.0:115  %trunc_ln703_20 = trunc i12 %mul_ln1118_17 to i8

]]></Node>
<StgValue><ssdm name="trunc_ln703_20"/></StgValue>
</operation>

<operation id="414" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln444" val="0"/>
<literal name="and_ln512" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="452" bw="12" op_0_bw="8">
<![CDATA[
.preheader.0:116  %zext_ln1118_22 = zext i8 %src_kernel_win_0_va_43 to i12

]]></Node>
<StgValue><ssdm name="zext_ln1118_22"/></StgValue>
</operation>

<operation id="415" st_id="4" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln444" val="0"/>
<literal name="and_ln512" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="453" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.preheader.0:117  %mul_ln1118_18 = mul i12 %zext_ln1118_26, %zext_ln1118_22

]]></Node>
<StgValue><ssdm name="mul_ln1118_18"/></StgValue>
</operation>

<operation id="416" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln444" val="0"/>
<literal name="and_ln512" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="454" bw="8" op_0_bw="12">
<![CDATA[
.preheader.0:118  %trunc_ln703_21 = trunc i12 %mul_ln1118_18 to i8

]]></Node>
<StgValue><ssdm name="trunc_ln703_21"/></StgValue>
</operation>

<operation id="417" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln444" val="0"/>
<literal name="and_ln512" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="455" bw="12" op_0_bw="8">
<![CDATA[
.preheader.0:119  %zext_ln1118_23 = zext i8 %src_kernel_win_0_va_42 to i12

]]></Node>
<StgValue><ssdm name="zext_ln1118_23"/></StgValue>
</operation>

<operation id="418" st_id="4" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln444" val="0"/>
<literal name="and_ln512" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="456" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.preheader.0:120  %mul_ln1118_19 = mul i12 %zext_ln1118_27, %zext_ln1118_23

]]></Node>
<StgValue><ssdm name="mul_ln1118_19"/></StgValue>
</operation>

<operation id="419" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln444" val="0"/>
<literal name="and_ln512" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="457" bw="8" op_0_bw="12">
<![CDATA[
.preheader.0:121  %trunc_ln703_22 = trunc i12 %mul_ln1118_19 to i8

]]></Node>
<StgValue><ssdm name="trunc_ln703_22"/></StgValue>
</operation>

<operation id="420" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln444" val="0"/>
<literal name="and_ln512" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="458" bw="10" op_0_bw="8">
<![CDATA[
.preheader.0:122  %zext_ln703 = zext i8 %src_kernel_win_0_va_37 to i10

]]></Node>
<StgValue><ssdm name="zext_ln703"/></StgValue>
</operation>

<operation id="421" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln444" val="0"/>
<literal name="and_ln512" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="459" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
.preheader.0:123  %add_ln703_11 = add i14 %sext_ln703_17, %mul_ln1118_10

]]></Node>
<StgValue><ssdm name="add_ln703_11"/></StgValue>
</operation>

<operation id="422" st_id="4" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln444" val="0"/>
<literal name="and_ln512" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="462" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.preheader.0:126  %add_ln703_13 = add i13 %mul_ln1118_14, %zext_ln1118_29

]]></Node>
<StgValue><ssdm name="add_ln703_13"/></StgValue>
</operation>

<operation id="423" st_id="4" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln444" val="0"/>
<literal name="and_ln512" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="463" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.preheader.0:127  %add_ln703_14 = add i13 %mul_ln1118_11, %add_ln703_13

]]></Node>
<StgValue><ssdm name="add_ln703_14"/></StgValue>
</operation>

<operation id="424" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln444" val="0"/>
<literal name="and_ln512" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="466" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.preheader.0:130  %add_ln703_16 = add i12 %mul_ln1118_18, %mul_ln1118_19

]]></Node>
<StgValue><ssdm name="add_ln703_16"/></StgValue>
</operation>

<operation id="425" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln444" val="0"/>
<literal name="and_ln512" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="467" bw="13" op_0_bw="12">
<![CDATA[
.preheader.0:131  %zext_ln703_2 = zext i12 %add_ln703_16 to i13

]]></Node>
<StgValue><ssdm name="zext_ln703_2"/></StgValue>
</operation>

<operation id="426" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln444" val="0"/>
<literal name="and_ln512" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="468" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.preheader.0:132  %add_ln703_17 = add i13 %sext_ln703_18, %zext_ln703_2

]]></Node>
<StgValue><ssdm name="add_ln703_17"/></StgValue>
</operation>

<operation id="427" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln444" val="0"/>
<literal name="and_ln512" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="469" bw="14" op_0_bw="13">
<![CDATA[
.preheader.0:133  %sext_ln703_20 = sext i13 %add_ln703_17 to i14

]]></Node>
<StgValue><ssdm name="sext_ln703_20"/></StgValue>
</operation>

<operation id="428" st_id="4" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln444" val="0"/>
<literal name="and_ln512" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="470" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.preheader.0:134  %add_ln703_18 = add i12 %sext_ln703_16, %mul_ln1118_15

]]></Node>
<StgValue><ssdm name="add_ln703_18"/></StgValue>
</operation>

<operation id="429" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln444" val="0"/>
<literal name="and_ln512" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="471" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader.0:135  %add_ln703_19 = add i10 %zext_ln703, %mul_ln1118_16

]]></Node>
<StgValue><ssdm name="add_ln703_19"/></StgValue>
</operation>

<operation id="430" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln444" val="0"/>
<literal name="and_ln512" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="472" bw="12" op_0_bw="10">
<![CDATA[
.preheader.0:136  %sext_ln703_21 = sext i10 %add_ln703_19 to i12

]]></Node>
<StgValue><ssdm name="sext_ln703_21"/></StgValue>
</operation>

<operation id="431" st_id="4" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln444" val="0"/>
<literal name="and_ln512" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="473" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.preheader.0:137  %add_ln703_20 = add i12 %add_ln703_18, %sext_ln703_21

]]></Node>
<StgValue><ssdm name="add_ln703_20"/></StgValue>
</operation>

<operation id="432" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln444" val="0"/>
<literal name="and_ln512" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="474" bw="14" op_0_bw="12">
<![CDATA[
.preheader.0:138  %sext_ln703_22 = sext i12 %add_ln703_20 to i14

]]></Node>
<StgValue><ssdm name="sext_ln703_22"/></StgValue>
</operation>

<operation id="433" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln444" val="0"/>
<literal name="and_ln512" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="475" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
.preheader.0:139  %add_ln703_21 = add i14 %sext_ln703_20, %sext_ln703_22

]]></Node>
<StgValue><ssdm name="add_ln703_21"/></StgValue>
</operation>

<operation id="434" st_id="4" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln444" val="0"/>
<literal name="and_ln512" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="479" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.0:143  %add_ln703_23 = add i8 %trunc_ln703_2, %trunc_ln703

]]></Node>
<StgValue><ssdm name="add_ln703_23"/></StgValue>
</operation>

<operation id="435" st_id="4" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln444" val="0"/>
<literal name="and_ln512" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="480" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.0:144  %add_ln703_24 = add i8 %trunc_ln703_1, %add_ln703_23

]]></Node>
<StgValue><ssdm name="add_ln703_24"/></StgValue>
</operation>

<operation id="436" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln444" val="0"/>
<literal name="and_ln512" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="481" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.0:145  %add_ln703_25 = add i8 %trunc_ln703_5, %trunc_ln703_4

]]></Node>
<StgValue><ssdm name="add_ln703_25"/></StgValue>
</operation>

<operation id="437" st_id="4" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln444" val="0"/>
<literal name="and_ln512" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="482" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.0:146  %add_ln703_26 = add i8 %trunc_ln703_3, %add_ln703_25

]]></Node>
<StgValue><ssdm name="add_ln703_26"/></StgValue>
</operation>

<operation id="438" st_id="4" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln444" val="0"/>
<literal name="and_ln512" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="483" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.0:147  %add_ln703_27 = add i8 %add_ln703_24, %add_ln703_26

]]></Node>
<StgValue><ssdm name="add_ln703_27"/></StgValue>
</operation>

<operation id="439" st_id="4" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln444" val="0"/>
<literal name="and_ln512" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="484" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.0:148  %add_ln703_28 = add i8 %trunc_ln703_8, %trunc_ln703_7

]]></Node>
<StgValue><ssdm name="add_ln703_28"/></StgValue>
</operation>

<operation id="440" st_id="4" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln444" val="0"/>
<literal name="and_ln512" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="485" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.0:149  %add_ln703_29 = add i8 %trunc_ln703_6, %add_ln703_28

]]></Node>
<StgValue><ssdm name="add_ln703_29"/></StgValue>
</operation>

<operation id="441" st_id="4" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln444" val="0"/>
<literal name="and_ln512" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="486" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.0:150  %add_ln703_30 = add i8 %trunc_ln703_12, %trunc_ln703_11

]]></Node>
<StgValue><ssdm name="add_ln703_30"/></StgValue>
</operation>

<operation id="442" st_id="4" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln444" val="0"/>
<literal name="and_ln512" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="487" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.0:151  %add_ln703_31 = add i8 %trunc_ln703_9, %add_ln703_30

]]></Node>
<StgValue><ssdm name="add_ln703_31"/></StgValue>
</operation>

<operation id="443" st_id="4" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln444" val="0"/>
<literal name="and_ln512" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="488" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.0:152  %add_ln703_32 = add i8 %add_ln703_29, %add_ln703_31

]]></Node>
<StgValue><ssdm name="add_ln703_32"/></StgValue>
</operation>

<operation id="444" st_id="4" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln444" val="0"/>
<literal name="and_ln512" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="489" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.0:153  %add_ln703_33 = add i8 %add_ln703_27, %add_ln703_32

]]></Node>
<StgValue><ssdm name="add_ln703_33"/></StgValue>
</operation>

<operation id="445" st_id="4" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln444" val="0"/>
<literal name="and_ln512" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="490" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.0:154  %add_ln703_34 = add i8 %trunc_ln703_15, %trunc_ln703_14

]]></Node>
<StgValue><ssdm name="add_ln703_34"/></StgValue>
</operation>

<operation id="446" st_id="4" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln444" val="0"/>
<literal name="and_ln512" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="491" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.0:155  %add_ln703_35 = add i8 %trunc_ln703_13, %add_ln703_34

]]></Node>
<StgValue><ssdm name="add_ln703_35"/></StgValue>
</operation>

<operation id="447" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln444" val="0"/>
<literal name="and_ln512" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="492" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.0:156  %add_ln703_36 = add i8 %shl_ln703, %trunc_ln703_17

]]></Node>
<StgValue><ssdm name="add_ln703_36"/></StgValue>
</operation>

<operation id="448" st_id="4" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln444" val="0"/>
<literal name="and_ln512" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="493" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.0:157  %add_ln703_37 = add i8 %trunc_ln703_16, %add_ln703_36

]]></Node>
<StgValue><ssdm name="add_ln703_37"/></StgValue>
</operation>

<operation id="449" st_id="4" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln444" val="0"/>
<literal name="and_ln512" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="494" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.0:158  %add_ln703_38 = add i8 %add_ln703_35, %add_ln703_37

]]></Node>
<StgValue><ssdm name="add_ln703_38"/></StgValue>
</operation>

<operation id="450" st_id="4" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln444" val="0"/>
<literal name="and_ln512" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="495" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.0:159  %add_ln703_39 = add i8 %trunc_ln703_20, %trunc_ln703_19

]]></Node>
<StgValue><ssdm name="add_ln703_39"/></StgValue>
</operation>

<operation id="451" st_id="4" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln444" val="0"/>
<literal name="and_ln512" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="496" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.0:160  %add_ln703_40 = add i8 %trunc_ln703_18, %add_ln703_39

]]></Node>
<StgValue><ssdm name="add_ln703_40"/></StgValue>
</operation>

<operation id="452" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln444" val="0"/>
<literal name="and_ln512" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="497" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.0:161  %add_ln703_41 = add i8 %src_kernel_win_0_va_37, %trunc_ln703_22

]]></Node>
<StgValue><ssdm name="add_ln703_41"/></StgValue>
</operation>

<operation id="453" st_id="4" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln444" val="0"/>
<literal name="and_ln512" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="498" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.0:162  %add_ln703_42 = add i8 %trunc_ln703_21, %add_ln703_41

]]></Node>
<StgValue><ssdm name="add_ln703_42"/></StgValue>
</operation>

<operation id="454" st_id="4" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln444" val="0"/>
<literal name="and_ln512" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="499" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.0:163  %add_ln703_43 = add i8 %add_ln703_40, %add_ln703_42

]]></Node>
<StgValue><ssdm name="add_ln703_43"/></StgValue>
</operation>

<operation id="455" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln444" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="512" bw="8" op_0_bw="8">
<![CDATA[
loop_width_end:0  %src_kernel_win_0_va_61 = load i8* %src_kernel_win_0_va

]]></Node>
<StgValue><ssdm name="src_kernel_win_0_va_61"/></StgValue>
</operation>

<operation id="456" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln444" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="513" bw="8" op_0_bw="8">
<![CDATA[
loop_width_end:1  %src_kernel_win_0_va_62 = load i8* %src_kernel_win_0_va_18

]]></Node>
<StgValue><ssdm name="src_kernel_win_0_va_62"/></StgValue>
</operation>

<operation id="457" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln444" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="514" bw="8" op_0_bw="8">
<![CDATA[
loop_width_end:2  %src_kernel_win_0_va_63 = load i8* %src_kernel_win_0_va_19

]]></Node>
<StgValue><ssdm name="src_kernel_win_0_va_63"/></StgValue>
</operation>

<operation id="458" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln444" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="515" bw="8" op_0_bw="8">
<![CDATA[
loop_width_end:3  %src_kernel_win_0_va_64 = load i8* %src_kernel_win_0_va_21

]]></Node>
<StgValue><ssdm name="src_kernel_win_0_va_64"/></StgValue>
</operation>

<operation id="459" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln444" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="516" bw="8" op_0_bw="8">
<![CDATA[
loop_width_end:4  %src_kernel_win_0_va_65 = load i8* %src_kernel_win_0_va_22

]]></Node>
<StgValue><ssdm name="src_kernel_win_0_va_65"/></StgValue>
</operation>

<operation id="460" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln444" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="517" bw="8" op_0_bw="8">
<![CDATA[
loop_width_end:5  %src_kernel_win_0_va_66 = load i8* %src_kernel_win_0_va_23

]]></Node>
<StgValue><ssdm name="src_kernel_win_0_va_66"/></StgValue>
</operation>

<operation id="461" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln444" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="518" bw="8" op_0_bw="8">
<![CDATA[
loop_width_end:6  %src_kernel_win_0_va_67 = load i8* %src_kernel_win_0_va_25

]]></Node>
<StgValue><ssdm name="src_kernel_win_0_va_67"/></StgValue>
</operation>

<operation id="462" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln444" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="519" bw="8" op_0_bw="8">
<![CDATA[
loop_width_end:7  %src_kernel_win_0_va_68 = load i8* %src_kernel_win_0_va_26

]]></Node>
<StgValue><ssdm name="src_kernel_win_0_va_68"/></StgValue>
</operation>

<operation id="463" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln444" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="520" bw="8" op_0_bw="8">
<![CDATA[
loop_width_end:8  %src_kernel_win_0_va_69 = load i8* %src_kernel_win_0_va_27

]]></Node>
<StgValue><ssdm name="src_kernel_win_0_va_69"/></StgValue>
</operation>

<operation id="464" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln444" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="521" bw="8" op_0_bw="8">
<![CDATA[
loop_width_end:9  %src_kernel_win_0_va_70 = load i8* %src_kernel_win_0_va_29

]]></Node>
<StgValue><ssdm name="src_kernel_win_0_va_70"/></StgValue>
</operation>

<operation id="465" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln444" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="522" bw="8" op_0_bw="8">
<![CDATA[
loop_width_end:10  %src_kernel_win_0_va_71 = load i8* %src_kernel_win_0_va_30

]]></Node>
<StgValue><ssdm name="src_kernel_win_0_va_71"/></StgValue>
</operation>

<operation id="466" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln444" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="523" bw="8" op_0_bw="8">
<![CDATA[
loop_width_end:11  %src_kernel_win_0_va_72 = load i8* %src_kernel_win_0_va_31

]]></Node>
<StgValue><ssdm name="src_kernel_win_0_va_72"/></StgValue>
</operation>

<operation id="467" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln444" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="524" bw="8" op_0_bw="8">
<![CDATA[
loop_width_end:12  %src_kernel_win_0_va_73 = load i8* %src_kernel_win_0_va_33

]]></Node>
<StgValue><ssdm name="src_kernel_win_0_va_73"/></StgValue>
</operation>

<operation id="468" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln444" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="525" bw="8" op_0_bw="8">
<![CDATA[
loop_width_end:13  %src_kernel_win_0_va_74 = load i8* %src_kernel_win_0_va_34

]]></Node>
<StgValue><ssdm name="src_kernel_win_0_va_74"/></StgValue>
</operation>

<operation id="469" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln444" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="526" bw="8" op_0_bw="8">
<![CDATA[
loop_width_end:14  %src_kernel_win_0_va_75 = load i8* %src_kernel_win_0_va_35

]]></Node>
<StgValue><ssdm name="src_kernel_win_0_va_75"/></StgValue>
</operation>

<operation id="470" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln444" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="527" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
loop_width_end:15  %empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([11 x i8]* @p_str10, i32 %tmp_3)

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="471" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln444" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="528" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="8">
<![CDATA[
loop_width_end:16  store i8 %src_kernel_win_0_va_75, i8* %src_kernel_win_0_va_36

]]></Node>
<StgValue><ssdm name="store_ln444"/></StgValue>
</operation>

<operation id="472" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln444" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="529" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
loop_width_end:17  store i8 %src_kernel_win_0_va_74, i8* %src_kernel_win_0_va_35

]]></Node>
<StgValue><ssdm name="store_ln444"/></StgValue>
</operation>

<operation id="473" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln444" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="530" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
loop_width_end:18  store i8 %src_kernel_win_0_va_73, i8* %src_kernel_win_0_va_34

]]></Node>
<StgValue><ssdm name="store_ln444"/></StgValue>
</operation>

<operation id="474" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln444" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="531" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
loop_width_end:19  store i8 %src_kernel_win_0_va_41, i8* %src_kernel_win_0_va_33

]]></Node>
<StgValue><ssdm name="store_ln444"/></StgValue>
</operation>

<operation id="475" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln444" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="532" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="8">
<![CDATA[
loop_width_end:20  store i8 %src_kernel_win_0_va_72, i8* %src_kernel_win_0_va_32

]]></Node>
<StgValue><ssdm name="store_ln444"/></StgValue>
</operation>

<operation id="476" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln444" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="533" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
loop_width_end:21  store i8 %src_kernel_win_0_va_71, i8* %src_kernel_win_0_va_31

]]></Node>
<StgValue><ssdm name="store_ln444"/></StgValue>
</operation>

<operation id="477" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln444" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="534" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
loop_width_end:22  store i8 %src_kernel_win_0_va_70, i8* %src_kernel_win_0_va_30

]]></Node>
<StgValue><ssdm name="store_ln444"/></StgValue>
</operation>

<operation id="478" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln444" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="535" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
loop_width_end:23  store i8 %src_kernel_win_0_va_40, i8* %src_kernel_win_0_va_29

]]></Node>
<StgValue><ssdm name="store_ln444"/></StgValue>
</operation>

<operation id="479" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln444" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="536" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="8">
<![CDATA[
loop_width_end:24  store i8 %src_kernel_win_0_va_69, i8* %src_kernel_win_0_va_28

]]></Node>
<StgValue><ssdm name="store_ln444"/></StgValue>
</operation>

<operation id="480" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln444" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="537" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
loop_width_end:25  store i8 %src_kernel_win_0_va_68, i8* %src_kernel_win_0_va_27

]]></Node>
<StgValue><ssdm name="store_ln444"/></StgValue>
</operation>

<operation id="481" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln444" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="538" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="8">
<![CDATA[
loop_width_end:26  store i8 %src_kernel_win_0_va_67, i8* %src_kernel_win_0_va_26

]]></Node>
<StgValue><ssdm name="store_ln444"/></StgValue>
</operation>

<operation id="482" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln444" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="539" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
loop_width_end:27  store i8 %src_kernel_win_0_va_39, i8* %src_kernel_win_0_va_25

]]></Node>
<StgValue><ssdm name="store_ln444"/></StgValue>
</operation>

<operation id="483" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln444" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="540" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="8">
<![CDATA[
loop_width_end:28  store i8 %src_kernel_win_0_va_66, i8* %src_kernel_win_0_va_24

]]></Node>
<StgValue><ssdm name="store_ln444"/></StgValue>
</operation>

<operation id="484" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln444" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="541" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
loop_width_end:29  store i8 %src_kernel_win_0_va_65, i8* %src_kernel_win_0_va_23

]]></Node>
<StgValue><ssdm name="store_ln444"/></StgValue>
</operation>

<operation id="485" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln444" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="542" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
loop_width_end:30  store i8 %src_kernel_win_0_va_64, i8* %src_kernel_win_0_va_22

]]></Node>
<StgValue><ssdm name="store_ln444"/></StgValue>
</operation>

<operation id="486" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln444" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="543" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
loop_width_end:31  store i8 %src_kernel_win_0_va_38, i8* %src_kernel_win_0_va_21

]]></Node>
<StgValue><ssdm name="store_ln444"/></StgValue>
</operation>

<operation id="487" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln444" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="544" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="8">
<![CDATA[
loop_width_end:32  store i8 %src_kernel_win_0_va_63, i8* %src_kernel_win_0_va_20

]]></Node>
<StgValue><ssdm name="store_ln444"/></StgValue>
</operation>

<operation id="488" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln444" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="545" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
loop_width_end:33  store i8 %src_kernel_win_0_va_62, i8* %src_kernel_win_0_va_19

]]></Node>
<StgValue><ssdm name="store_ln444"/></StgValue>
</operation>

<operation id="489" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln444" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="546" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
loop_width_end:34  store i8 %src_kernel_win_0_va_61, i8* %src_kernel_win_0_va_18

]]></Node>
<StgValue><ssdm name="store_ln444"/></StgValue>
</operation>

<operation id="490" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln444" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="547" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
loop_width_end:35  store i8 %src_kernel_win_0_va_37, i8* %src_kernel_win_0_va

]]></Node>
<StgValue><ssdm name="store_ln444"/></StgValue>
</operation>

<operation id="491" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln444" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="548" bw="0" op_0_bw="0">
<![CDATA[
loop_width_end:36  br label %1

]]></Node>
<StgValue><ssdm name="br_ln444"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="492" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln512" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="394" bw="15" op_0_bw="14">
<![CDATA[
.preheader.0:58  %sext_ln1116_1 = sext i14 %add_ln703_5 to i15

]]></Node>
<StgValue><ssdm name="sext_ln1116_1"/></StgValue>
</operation>

<operation id="493" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln512" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="404" bw="15" op_0_bw="14">
<![CDATA[
.preheader.0:68  %sext_ln703_12 = sext i14 %add_ln703_6 to i15

]]></Node>
<StgValue><ssdm name="sext_ln703_12"/></StgValue>
</operation>

<operation id="494" st_id="5" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln512" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="405" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
.preheader.0:69  %add_ln703_7 = add i15 %sext_ln1116_1, %sext_ln703_12

]]></Node>
<StgValue><ssdm name="add_ln703_7"/></StgValue>
</operation>

<operation id="495" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln512" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="415" bw="15" op_0_bw="14">
<![CDATA[
.preheader.0:79  %sext_ln703_13 = sext i14 %mul_ln1118_9 to i15

]]></Node>
<StgValue><ssdm name="sext_ln703_13"/></StgValue>
</operation>

<operation id="496" st_id="5" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln512" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="417" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
.preheader.0:81  %add_ln703_8 = add i15 %sext_ln703_13, %add_ln703_7

]]></Node>
<StgValue><ssdm name="add_ln703_8"/></StgValue>
</operation>

<operation id="497" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln512" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="418" bw="16" op_0_bw="15">
<![CDATA[
.preheader.0:82  %sext_ln703_14 = sext i15 %add_ln703_8 to i16

]]></Node>
<StgValue><ssdm name="sext_ln703_14"/></StgValue>
</operation>

<operation id="498" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln512" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="420" bw="16" op_0_bw="12">
<![CDATA[
.preheader.0:84  %sext_ln703_15 = sext i12 %add_ln703_9 to i16

]]></Node>
<StgValue><ssdm name="sext_ln703_15"/></StgValue>
</operation>

<operation id="499" st_id="5" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln512" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="421" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader.0:85  %add_ln703_10 = add i16 %sext_ln703_14, %sext_ln703_15

]]></Node>
<StgValue><ssdm name="add_ln703_10"/></StgValue>
</operation>

<operation id="500" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln512" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="460" bw="16" op_0_bw="14">
<![CDATA[
.preheader.0:124  %sext_ln703_19 = sext i14 %add_ln703_11 to i16

]]></Node>
<StgValue><ssdm name="sext_ln703_19"/></StgValue>
</operation>

<operation id="501" st_id="5" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln512" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="461" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader.0:125  %add_ln703_12 = add i16 %add_ln703_10, %sext_ln703_19

]]></Node>
<StgValue><ssdm name="add_ln703_12"/></StgValue>
</operation>

<operation id="502" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln512" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="464" bw="16" op_0_bw="13">
<![CDATA[
.preheader.0:128  %zext_ln703_1 = zext i13 %add_ln703_14 to i16

]]></Node>
<StgValue><ssdm name="zext_ln703_1"/></StgValue>
</operation>

<operation id="503" st_id="5" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln512" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="465" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader.0:129  %add_ln703_15 = add i16 %add_ln703_12, %zext_ln703_1

]]></Node>
<StgValue><ssdm name="add_ln703_15"/></StgValue>
</operation>

<operation id="504" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln512" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="476" bw="16" op_0_bw="14">
<![CDATA[
.preheader.0:140  %sext_ln703_23 = sext i14 %add_ln703_21 to i16

]]></Node>
<StgValue><ssdm name="sext_ln703_23"/></StgValue>
</operation>

<operation id="505" st_id="5" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln512" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="477" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader.0:141  %p_Val2_s = add i16 %add_ln703_15, %sext_ln703_23

]]></Node>
<StgValue><ssdm name="p_Val2_s"/></StgValue>
</operation>

<operation id="506" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln512" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="478" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
.preheader.0:142  %p_Result_s = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %p_Val2_s, i32 15)

]]></Node>
<StgValue><ssdm name="p_Result_s"/></StgValue>
</operation>

<operation id="507" st_id="5" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln512" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="500" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.0:164  %add_ln703_44 = add i8 %add_ln703_38, %add_ln703_43

]]></Node>
<StgValue><ssdm name="add_ln703_44"/></StgValue>
</operation>

<operation id="508" st_id="5" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln512" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="501" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.0:165  %p_Val2_5 = add i8 %add_ln703_33, %add_ln703_44

]]></Node>
<StgValue><ssdm name="p_Val2_5"/></StgValue>
</operation>

<operation id="509" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln512" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="502" bw="8" op_0_bw="8" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.0:166  %tmp_14 = call i8 @_ssdm_op_PartSelect.i8.i16.i32.i32(i16 %p_Val2_s, i32 8, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_14"/></StgValue>
</operation>

<operation id="510" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln512" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="503" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.0:167  %xor_ln785 = xor i1 %p_Result_s, true

]]></Node>
<StgValue><ssdm name="xor_ln785"/></StgValue>
</operation>

<operation id="511" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln512" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="504" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.0:168  %icmp_ln785 = icmp ne i8 %tmp_14, 0

]]></Node>
<StgValue><ssdm name="icmp_ln785"/></StgValue>
</operation>

<operation id="512" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln512" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="505" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.0:169  %overflow = and i1 %icmp_ln785, %xor_ln785

]]></Node>
<StgValue><ssdm name="overflow"/></StgValue>
</operation>

<operation id="513" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln512" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="506" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader.0:170  %select_ln340 = select i1 %xor_ln785, i8 -1, i8 0

]]></Node>
<StgValue><ssdm name="select_ln340"/></StgValue>
</operation>

<operation id="514" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln512" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="507" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.0:171  %or_ln340 = or i1 %p_Result_s, %overflow

]]></Node>
<StgValue><ssdm name="or_ln340"/></StgValue>
</operation>

<operation id="515" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln512" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="508" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader.0:172  %p_Val2_7 = select i1 %or_ln340, i8 %select_ln340, i8 %p_Val2_5

]]></Node>
<StgValue><ssdm name="p_Val2_7"/></StgValue>
</operation>

<operation id="516" st_id="5" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln512" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="509" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader.0:173  call void @_ssdm_op_Write.ap_fifo.volatile.i8P(i8* %p_dst_data_stream_V, i8 %p_Val2_7)

]]></Node>
<StgValue><ssdm name="write_ln515"/></StgValue>
</operation>

<operation id="517" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln512" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="510" bw="0" op_0_bw="0">
<![CDATA[
.preheader.0:174  br label %loop_width_end

]]></Node>
<StgValue><ssdm name="br_ln516"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="518" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="550" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
loop_height_end:0  %empty_97 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str9, i32 %tmp_s)

]]></Node>
<StgValue><ssdm name="empty_97"/></StgValue>
</operation>

<operation id="519" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="551" bw="0" op_0_bw="0">
<![CDATA[
loop_height_end:1  br label %0

]]></Node>
<StgValue><ssdm name="br_ln443"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
