Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.1 (win64) Build 3247384 Thu Jun 10 19:36:33 MDT 2021
| Date         : Sun Aug  1 18:34:41 2021
| Host         : DESKTOP-9V8F9RL running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file Top_control_sets_placed.rpt
| Design       : Top
| Device       : xc7a200t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    86 |
|    Minimum number of control sets                        |    86 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |   109 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    86 |
| >= 0 to < 4        |     7 |
| >= 4 to < 6        |     1 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     1 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |    77 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             630 |          139 |
| No           | No                    | Yes                    |               3 |            3 |
| No           | Yes                   | No                     |             881 |          231 |
| Yes          | No                    | No                     |             843 |          160 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |            2110 |          773 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|    Clock Signal   |                                                                                     Enable Signal                                                                                    |                                                                                   Set/Reset Signal                                                                                   | Slice Load Count | Bel Load Count | Bels / Slice |
+-------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|  axi/data_data_ok |                                                                                                                                                                                      | CLK_MEM_BUFG                                                                                                                                                                         |                1 |              1 |         1.00 |
|  axi/inst_data_ok |                                                                                                                                                                                      | axi/do_req_reg_0                                                                                                                                                                     |                1 |              1 |         1.00 |
|  axi/inst_data_ok |                                                                                                                                                                                      | mem/CLK_IF_BUFG                                                                                                                                                                      |                1 |              1 |         1.00 |
| ~CLK_IBUF_BUFG    |                                                                                                                                                                                      |                                                                                                                                                                                      |                1 |              1 |         1.00 |
|  mem/CLK_IF_BUFG  |                                                                                                                                                                                      | axi/do_req_reg_0                                                                                                                                                                     |                1 |              1 |         1.00 |
|  if_id/E[0]       |                                                                                                                                                                                      |                                                                                                                                                                                      |                2 |              2 |         1.00 |
|  CLK_MEM_BUFG     |                                                                                                                                                                                      |                                                                                                                                                                                      |                2 |              3 |         1.50 |
|  CLK_MEM_BUFG     | mem_wb/outExcCode_reg[4]_0                                                                                                                                                           | RST_IBUF                                                                                                                                                                             |                2 |              5 |         2.50 |
|  CLK_IBUF_BUFG    |                                                                                                                                                                                      | RST_IBUF                                                                                                                                                                             |                3 |             11 |         3.67 |
|  CLK_MEM_BUFG     | mem_wb/outMTC0_reg_29                                                                                                                                                                | RST_IBUF                                                                                                                                                                             |                4 |             26 |         6.50 |
|  CLK_MEM_BUFG     | mem_wb/outMTC0_reg_28                                                                                                                                                                | RST_IBUF                                                                                                                                                                             |                6 |             31 |         5.17 |
|  CLK_MEM_BUFG     | mem_wb/cp0_reg[9]0                                                                                                                                                                   | RST_IBUF                                                                                                                                                                             |                8 |             32 |         4.00 |
|  CLK_MEM_BUFG     | mem_wb/E[0]                                                                                                                                                                          | RST_IBUF                                                                                                                                                                             |                7 |             32 |         4.57 |
| ~mem/CLK_IF_BUFG  | ex_mem/BranchPause0_reg[0]                                                                                                                                                           | RST_IBUF                                                                                                                                                                             |                9 |             32 |         3.56 |
|  CLK_MEM_BUFG     | mem_wb/outHILOWrite_reg_1[0]                                                                                                                                                         | RST_IBUF                                                                                                                                                                             |                8 |             32 |         4.00 |
|  CLK_MEM_BUFG     | mem_wb/outHILOWrite_reg_0[0]                                                                                                                                                         | RST_IBUF                                                                                                                                                                             |                9 |             32 |         3.56 |
|  CLK_MEM_BUFG     | mem_wb/outMTC0_reg_1[0]                                                                                                                                                              | RST_IBUF                                                                                                                                                                             |                6 |             32 |         5.33 |
|  CLK_MEM_BUFG     | mem_wb/outMTC0_reg_10[0]                                                                                                                                                             | RST_IBUF                                                                                                                                                                             |                6 |             32 |         5.33 |
|  CLK_MEM_BUFG     | mem_wb/outMTC0_reg_16[0]                                                                                                                                                             | RST_IBUF                                                                                                                                                                             |                8 |             32 |         4.00 |
|  CLK_MEM_BUFG     | mem_wb/outMTC0_reg_22[0]                                                                                                                                                             | RST_IBUF                                                                                                                                                                             |                9 |             32 |         3.56 |
|  CLK_MEM_BUFG     | mem_wb/outMTC0_reg_20[0]                                                                                                                                                             | RST_IBUF                                                                                                                                                                             |                9 |             32 |         3.56 |
|  CLK_MEM_BUFG     | mem_wb/outMTC0_reg_9[0]                                                                                                                                                              | RST_IBUF                                                                                                                                                                             |                6 |             32 |         5.33 |
|  CLK_MEM_BUFG     | mem_wb/outMTC0_reg_5[0]                                                                                                                                                              | RST_IBUF                                                                                                                                                                             |                8 |             32 |         4.00 |
|  CLK_MEM_BUFG     | mem_wb/outMTC0_reg_8[0]                                                                                                                                                              | RST_IBUF                                                                                                                                                                             |                6 |             32 |         5.33 |
|  CLK_MEM_BUFG     | mem_wb/outMTC0_reg_15[0]                                                                                                                                                             | RST_IBUF                                                                                                                                                                             |                8 |             32 |         4.00 |
|  CLK_MEM_BUFG     | mem_wb/outMTC0_reg_23[0]                                                                                                                                                             | RST_IBUF                                                                                                                                                                             |               11 |             32 |         2.91 |
|  CLK_MEM_BUFG     | mem_wb/outMTC0_reg_2[0]                                                                                                                                                              | RST_IBUF                                                                                                                                                                             |                7 |             32 |         4.57 |
|  CLK_MEM_BUFG     | mem_wb/outMTC0_reg_21[0]                                                                                                                                                             | RST_IBUF                                                                                                                                                                             |                6 |             32 |         5.33 |
|  CLK_MEM_BUFG     | mem_wb/outMTC0_reg_25[0]                                                                                                                                                             | RST_IBUF                                                                                                                                                                             |                8 |             32 |         4.00 |
|  CLK_MEM_BUFG     | mem_wb/outMTC0_reg_0[0]                                                                                                                                                              | RST_IBUF                                                                                                                                                                             |                8 |             32 |         4.00 |
|  CLK_MEM_BUFG     | mem_wb/outMTC0_reg_12[0]                                                                                                                                                             | RST_IBUF                                                                                                                                                                             |                7 |             32 |         4.57 |
|  CLK_MEM_BUFG     | mem_wb/outMTC0_reg_18[0]                                                                                                                                                             | RST_IBUF                                                                                                                                                                             |                9 |             32 |         3.56 |
|  CLK_MEM_BUFG     | mem_wb/outMTC0_reg_11[0]                                                                                                                                                             | RST_IBUF                                                                                                                                                                             |                6 |             32 |         5.33 |
|  CLK_MEM_BUFG     | mem_wb/outMTC0_reg_24[0]                                                                                                                                                             | RST_IBUF                                                                                                                                                                             |               12 |             32 |         2.67 |
|  CLK_MEM_BUFG     | mem_wb/outMTC0_reg_26[0]                                                                                                                                                             | RST_IBUF                                                                                                                                                                             |                8 |             32 |         4.00 |
|  CLK_MEM_BUFG     | mem_wb/outMTC0_reg_27[0]                                                                                                                                                             | RST_IBUF                                                                                                                                                                             |               18 |             32 |         1.78 |
|  CLK_MEM_BUFG     | mem_wb/outMTC0_reg_3[0]                                                                                                                                                              | RST_IBUF                                                                                                                                                                             |                9 |             32 |         3.56 |
|  CLK_MEM_BUFG     | mem_wb/outMTC0_reg_19[0]                                                                                                                                                             | RST_IBUF                                                                                                                                                                             |               18 |             32 |         1.78 |
|  CLK_MEM_BUFG     | mem_wb/outMTC0_reg_17[0]                                                                                                                                                             | RST_IBUF                                                                                                                                                                             |                6 |             32 |         5.33 |
|  CLK_MEM_BUFG     | mem_wb/outMTC0_reg_4[0]                                                                                                                                                              | RST_IBUF                                                                                                                                                                             |                8 |             32 |         4.00 |
|  CLK_MEM_BUFG     | mem_wb/outMTC0_reg_13[0]                                                                                                                                                             | RST_IBUF                                                                                                                                                                             |                8 |             32 |         4.00 |
|  CLK_MEM_BUFG     | mem_wb/outMTC0_reg_6[0]                                                                                                                                                              | RST_IBUF                                                                                                                                                                             |               17 |             32 |         1.88 |
|  CLK_MEM_BUFG     | mem_wb/outMTC0_reg_7[0]                                                                                                                                                              | RST_IBUF                                                                                                                                                                             |               17 |             32 |         1.88 |
|  CLK_MEM_BUFG     | mem_wb/outMTC0_reg_14[0]                                                                                                                                                             | RST_IBUF                                                                                                                                                                             |                7 |             32 |         4.57 |
|  CLK_MEM_BUFG     | mem_wb/outRegWrite_reg_30[0]                                                                                                                                                         | RST_IBUF                                                                                                                                                                             |               14 |             32 |         2.29 |
|  CLK_MEM_BUFG     | mem_wb/outRegWrite_reg_13[0]                                                                                                                                                         | RST_IBUF                                                                                                                                                                             |               12 |             32 |         2.67 |
|  CLK_MEM_BUFG     | mem_wb/outRegWrite_reg_21[0]                                                                                                                                                         | RST_IBUF                                                                                                                                                                             |               14 |             32 |         2.29 |
|  CLK_MEM_BUFG     | mem_wb/outRegWrite_reg_6[0]                                                                                                                                                          | RST_IBUF                                                                                                                                                                             |               17 |             32 |         1.88 |
|  CLK_MEM_BUFG     | mem_wb/outRegWrite_reg_9[0]                                                                                                                                                          | RST_IBUF                                                                                                                                                                             |               20 |             32 |         1.60 |
|  CLK_MEM_BUFG     | mem_wb/outRegWrite_reg_5[0]                                                                                                                                                          | RST_IBUF                                                                                                                                                                             |               12 |             32 |         2.67 |
|  CLK_MEM_BUFG     | mem_wb/outRegWrite_reg_1[0]                                                                                                                                                          | RST_IBUF                                                                                                                                                                             |               15 |             32 |         2.13 |
|  CLK_MEM_BUFG     | mem_wb/outRegWrite_reg_14[0]                                                                                                                                                         | RST_IBUF                                                                                                                                                                             |               10 |             32 |         3.20 |
|  CLK_MEM_BUFG     | mem_wb/outRegWrite_reg_24[0]                                                                                                                                                         | RST_IBUF                                                                                                                                                                             |               12 |             32 |         2.67 |
|  CLK_MEM_BUFG     | mem_wb/outRegWrite_reg_27[0]                                                                                                                                                         | RST_IBUF                                                                                                                                                                             |               19 |             32 |         1.68 |
|  CLK_MEM_BUFG     | mem_wb/outRegWrite_reg_12[0]                                                                                                                                                         | RST_IBUF                                                                                                                                                                             |               12 |             32 |         2.67 |
|  CLK_MEM_BUFG     | mem_wb/outRegWrite_reg_4[0]                                                                                                                                                          | RST_IBUF                                                                                                                                                                             |               12 |             32 |         2.67 |
|  CLK_MEM_BUFG     | mem_wb/outRegWrite_reg_7[0]                                                                                                                                                          | RST_IBUF                                                                                                                                                                             |               14 |             32 |         2.29 |
|  CLK_MEM_BUFG     | mem_wb/outRegWrite_reg_23[0]                                                                                                                                                         | RST_IBUF                                                                                                                                                                             |               23 |             32 |         1.39 |
|  CLK_MEM_BUFG     | mem_wb/outRegWrite_reg_19[0]                                                                                                                                                         | RST_IBUF                                                                                                                                                                             |               14 |             32 |         2.29 |
|  CLK_MEM_BUFG     | mem_wb/outRegWrite_reg_25[0]                                                                                                                                                         | RST_IBUF                                                                                                                                                                             |               14 |             32 |         2.29 |
|  CLK_MEM_BUFG     | mem_wb/outRegWrite_reg_15[0]                                                                                                                                                         | RST_IBUF                                                                                                                                                                             |               19 |             32 |         1.68 |
|  CLK_MEM_BUFG     | mem_wb/outRegWrite_reg_29[0]                                                                                                                                                         | RST_IBUF                                                                                                                                                                             |               13 |             32 |         2.46 |
|  CLK_MEM_BUFG     | mem_wb/outRegWrite_reg_28[0]                                                                                                                                                         | RST_IBUF                                                                                                                                                                             |               16 |             32 |         2.00 |
|  CLK_MEM_BUFG     | mem_wb/outRegWrite_reg_16[0]                                                                                                                                                         | RST_IBUF                                                                                                                                                                             |               15 |             32 |         2.13 |
|  CLK_MEM_BUFG     | mem_wb/outRegWrite_reg_2[0]                                                                                                                                                          | RST_IBUF                                                                                                                                                                             |               12 |             32 |         2.67 |
|  CLK_MEM_BUFG     | mem_wb/outRegWrite_reg_8[0]                                                                                                                                                          | RST_IBUF                                                                                                                                                                             |               17 |             32 |         1.88 |
|  CLK_MEM_BUFG     | mem_wb/outRegWrite_reg_0[0]                                                                                                                                                          | RST_IBUF                                                                                                                                                                             |               20 |             32 |         1.60 |
|  CLK_MEM_BUFG     | mem_wb/outRegWrite_reg_10[0]                                                                                                                                                         | RST_IBUF                                                                                                                                                                             |               15 |             32 |         2.13 |
|  CLK_MEM_BUFG     | mem_wb/outRegWrite_reg_18[0]                                                                                                                                                         | RST_IBUF                                                                                                                                                                             |               14 |             32 |         2.29 |
|  CLK_MEM_BUFG     | mem_wb/outRegWrite_reg_20[0]                                                                                                                                                         | RST_IBUF                                                                                                                                                                             |               11 |             32 |         2.91 |
|  CLK_MEM_BUFG     | mem_wb/outRegWrite_reg_17[0]                                                                                                                                                         | RST_IBUF                                                                                                                                                                             |               15 |             32 |         2.13 |
|  CLK_MEM_BUFG     | mem_wb/outRegWrite_reg_22[0]                                                                                                                                                         | RST_IBUF                                                                                                                                                                             |               20 |             32 |         1.60 |
|  CLK_MEM_BUFG     | mem_wb/outRegWrite_reg_26[0]                                                                                                                                                         | RST_IBUF                                                                                                                                                                             |               14 |             32 |         2.29 |
|  CLK_MEM_BUFG     | mem_wb/outRegWrite_reg_3[0]                                                                                                                                                          | RST_IBUF                                                                                                                                                                             |               16 |             32 |         2.00 |
|  CLK_MEM_BUFG     | mem_wb/outRegWrite_reg_11[0]                                                                                                                                                         | RST_IBUF                                                                                                                                                                             |               13 |             32 |         2.46 |
|  CLK_EX_BUFG      |                                                                                                                                                                                      | ex/mdu/div1/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].stage_zero.control_gen.ce_create[1].del_ce/first_q |                9 |             33 |         3.67 |
|  CLK_EX_BUFG      |                                                                                                                                                                                      | ex/mdu/div2/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].stage_zero.control_gen.ce_create[1].del_ce/first_q |                9 |             33 |         3.67 |
|  CLK_IBUF_BUFG    | If/E[0]                                                                                                                                                                              |                                                                                                                                                                                      |               13 |             71 |         5.46 |
| ~mem/CLK_IF_BUFG  |                                                                                                                                                                                      | cu/RST                                                                                                                                                                               |               15 |             74 |         4.93 |
|  CLK_EX_BUFG      | ex/mdu/div2/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].stage_zero.control_gen.ce_create[0].del_ce/first_q |                                                                                                                                                                                      |               23 |            112 |         4.87 |
|  CLK_EX_BUFG      | ex/mdu/div1/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].stage_zero.control_gen.ce_create[0].del_ce/first_q |                                                                                                                                                                                      |               21 |            114 |         5.43 |
| ~mem/CLK_IF_BUFG  |                                                                                                                                                                                      | RST_IBUF                                                                                                                                                                             |               80 |            227 |         2.84 |
|  CLK_EX_BUFG      | ex/mdu/div1/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].stage_zero.control_gen.ce_create[1].del_ce/first_q |                                                                                                                                                                                      |               51 |            273 |         5.35 |
|  CLK_EX_BUFG      | ex/mdu/div2/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].stage_zero.control_gen.ce_create[1].del_ce/first_q |                                                                                                                                                                                      |               52 |            273 |         5.25 |
| ~CLK_MEM_BUFG     |                                                                                                                                                                                      | RST_IBUF                                                                                                                                                                             |              114 |            502 |         4.40 |
|  CLK_EX_BUFG      |                                                                                                                                                                                      |                                                                                                                                                                                      |              134 |            630 |         4.70 |
+-------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+


