/****************************************************************************
 *     Copyright (c) 1999-2015, Broadcom Corporation
 *     All Rights Reserved
 *     Confidential Property of Broadcom Corporation
 *
 *
 * THIS SOFTWARE MAY ONLY BE USED SUBJECT TO AN EXECUTED SOFTWARE LICENSE
 * AGREEMENT  BETWEEN THE USER AND BROADCOM.  YOU HAVE NO RIGHT TO USE OR
 * EXPLOIT THIS MATERIAL EXCEPT SUBJECT TO THE TERMS OF SUCH AN AGREEMENT.
 *
 * Module Description:
 *                     DO NOT EDIT THIS FILE DIRECTLY
 *
 * This module was generated magically with RDB from a source description
 * file. You must edit the source file for changes to be made to this file.
 *
 *
 * Date:           Generated on               Wed Apr  1 11:23:13 2015
 *                 Full Compile MD5 Checksum  267f8e92d9b43928c0a06f1ab29c511c
 *                     (minus title and desc)
 *                 MD5 Checksum               0548f7f0a8e20364fd383a7aa29c0b86
 *
 * Compiled with:  RDB Utility                combo_header.pl
 *                 RDB.pm                     15956
 *                 unknown                    unknown
 *                 Perl Interpreter           5.008008
 *                 Operating System           linux
 *                 Script Source              /home/pntruong/sbin/combo_header.pl
 *                 DVTSWVER                   n/a
 *
 *
 ***************************************************************************/

#ifndef BCHP_XPT_WDMA_CH12_H__
#define BCHP_XPT_WDMA_CH12_H__

/***************************************************************************
 *XPT_WDMA_CH12 - WDMA Channel 12 Configuration
 ***************************************************************************/
#define BCHP_XPT_WDMA_CH12_FIRST_DESC_ADDR       0x00a6ac00 /* [RW] First Descriptor Address */
#define BCHP_XPT_WDMA_CH12_NEXT_DESC_ADDR        0x00a6ac04 /* [RW] Next Descriptor Address */
#define BCHP_XPT_WDMA_CH12_COMPLETED_DESC_ADDRESS 0x00a6ac08 /* [RW] Completed Descriptor Address */
#define BCHP_XPT_WDMA_CH12_BTP_PACKET_GROUP_ID   0x00a6ac0c /* [RW] Packet Group ID reported per BTP command */
#define BCHP_XPT_WDMA_CH12_RUN_VERSION_CONFIG    0x00a6ac10 /* [RW] RUN_VERSION configuration */
#define BCHP_XPT_WDMA_CH12_OVERFLOW_REASONS      0x00a6ac14 /* [RW] Overflow Reason */
#define BCHP_XPT_WDMA_CH12_DMQ_CONTROL_STRUCT    0x00a6ac18 /* [RO] Descriptor Memory Queue Control Structure */
#define BCHP_XPT_WDMA_CH12_DATA_CONTROL          0x00a6ac1c /* [RW] Data Control */
#define BCHP_XPT_WDMA_CH12_DRAM_BUFF_BASE_PTR_HI 0x00a6ac80 /* [RW] DRAM Buffer Base Pointer - Upper bits */
#define BCHP_XPT_WDMA_CH12_DRAM_BUFF_BASE_PTR    0x00a6ac84 /* [RW] DRAM Buffer Base Pointer - Lower 32 bits */
#define BCHP_XPT_WDMA_CH12_DRAM_BUFF_END_PTR_HI  0x00a6ac88 /* [RW] DRAM Buffer End Pointer - Upper bits */
#define BCHP_XPT_WDMA_CH12_DRAM_BUFF_END_PTR     0x00a6ac8c /* [RW] DRAM Buffer End Pointer - Lower 32 bits */
#define BCHP_XPT_WDMA_CH12_DRAM_BUFF_RD_PTR_HI   0x00a6ac90 /* [RW] DRAM Buffer Read Pointer - Upper bits */
#define BCHP_XPT_WDMA_CH12_DRAM_BUFF_RD_PTR      0x00a6ac94 /* [RW] DRAM Buffer Read Pointer - Lower 32 bits */
#define BCHP_XPT_WDMA_CH12_DRAM_BUFF_WR_PTR_HI   0x00a6ac98 /* [RW] DRAM Buffer Write Pointer - Upper bits */
#define BCHP_XPT_WDMA_CH12_DRAM_BUFF_WR_PTR      0x00a6ac9c /* [RW] DRAM Buffer Write Pointer - Lower 32 bits */
#define BCHP_XPT_WDMA_CH12_DRAM_BUFF_VALID_PTR_HI 0x00a6aca0 /* [RW] DRAM Buffer Valid Pointer - Upper bits */
#define BCHP_XPT_WDMA_CH12_DRAM_BUFF_VALID_PTR   0x00a6aca4 /* [RW] DRAM Buffer Valid Pointer - Lower 32 bits */
#define BCHP_XPT_WDMA_CH12_DRAM_BUFF_LOWER_THRESHOLD_HI 0x00a6aca8 /* [RW] DRAM Buffer Lower Threshold - Upper bits */
#define BCHP_XPT_WDMA_CH12_DRAM_BUFF_LOWER_THRESHOLD 0x00a6acac /* [RW] DRAM Buffer Lower Threshold - Lower 32 bits */
#define BCHP_XPT_WDMA_CH12_DRAM_BUFF_UPPER_THRESHOLD_HI 0x00a6acb0 /* [RW] DRAM Buffer Upper Threshold - Upper bits */
#define BCHP_XPT_WDMA_CH12_DRAM_BUFF_UPPER_THRESHOLD 0x00a6acb4 /* [RW] DRAM Buffer Upper Threshold - Lower 32 bits */
#define BCHP_XPT_WDMA_CH12_DRAM_BUFF_STATUS      0x00a6acb8 /* [RW] DRAM Buffer Status */
#define BCHP_XPT_WDMA_CH12_DRAM_BUFF_CONTROL     0x00a6acbc /* [RW] DRAM Buffer Control */
#define BCHP_XPT_WDMA_CH12_DMQ_0_0               0x00a6acc0 /* [RW] DMQ descriptor 0 - Write Address, Upper bits */
#define BCHP_XPT_WDMA_CH12_DMQ_0_1               0x00a6acc4 /* [RW] DMQ descriptor 0 - Write Address, lower 32 bits */
#define BCHP_XPT_WDMA_CH12_DMQ_0_2               0x00a6acc8 /* [RW] DMQ descriptor 0 - Transfer Size */
#define BCHP_XPT_WDMA_CH12_DMQ_0_3               0x00a6accc /* [RW] DMQ descriptor 0 - Current Descriptor Address and Control */
#define BCHP_XPT_WDMA_CH12_DMQ_1_0               0x00a6acd0 /* [RW] DMQ descriptor 1 - Write Address, Upper bits */
#define BCHP_XPT_WDMA_CH12_DMQ_1_1               0x00a6acd4 /* [RW] DMQ descriptor 1 - Write Address, lower 32 bits */
#define BCHP_XPT_WDMA_CH12_DMQ_1_2               0x00a6acd8 /* [RW] DMQ descriptor 1 - Transfer Size */
#define BCHP_XPT_WDMA_CH12_DMQ_1_3               0x00a6acdc /* [RW] DMQ descriptor 1 - Current Descriptor Address and Control */
#define BCHP_XPT_WDMA_CH12_DMQ_2_0               0x00a6ace0 /* [RW] DMQ descriptor 2 - Write Address, Upper bits */
#define BCHP_XPT_WDMA_CH12_DMQ_2_1               0x00a6ace4 /* [RW] DMQ descriptor 2 - Write Address, lower 32 bits */
#define BCHP_XPT_WDMA_CH12_DMQ_2_2               0x00a6ace8 /* [RW] DMQ descriptor 2 - Transfer Size */
#define BCHP_XPT_WDMA_CH12_DMQ_2_3               0x00a6acec /* [RW] DMQ descriptor 2 - Current Descriptor Address and Control */
#define BCHP_XPT_WDMA_CH12_DMQ_3_0               0x00a6acf0 /* [RW] DMQ descriptor 3 - Write Address, Upper bits */
#define BCHP_XPT_WDMA_CH12_DMQ_3_1               0x00a6acf4 /* [RW] DMQ descriptor 3 - Write Address, lower 32 bits */
#define BCHP_XPT_WDMA_CH12_DMQ_3_2               0x00a6acf8 /* [RW] DMQ descriptor 3 - Transfer Size */
#define BCHP_XPT_WDMA_CH12_DMQ_3_3               0x00a6acfc /* [RW] DMQ descriptor 3 - Current Descriptor Address and Control */

#endif /* #ifndef BCHP_XPT_WDMA_CH12_H__ */

/* End of File */
