=====
SETUP
1.539
16.135
17.674
u_sdram/ff_sdr_read_data_15_s0
11.921
12.153
u_v9958/u_vram_interface/w_rdata8_7_s6
14.229
14.746
u_v9958/u_vram_interface/w_rdata8_7_s5
14.746
14.849
u_v9958/u_vram_interface/ff_sprite_vram_rdata8_7_s0
16.135
=====
SETUP
1.847
10.004
11.851
u_sdram/ff_main_state_0_s0
6.103
6.335
u_sdram/n744_s3
6.572
7.127
u_sdram/n744_s2
7.549
8.119
u_sdram/ff_sdr_read_data_16_s0
10.004
=====
SETUP
1.847
10.004
11.851
u_sdram/ff_main_state_0_s0
6.103
6.335
u_sdram/n744_s3
6.572
7.127
u_sdram/n744_s2
7.549
8.119
u_sdram/ff_sdr_read_data_17_s0
10.004
=====
SETUP
1.882
15.792
17.674
u_sdram/ff_sdr_read_data_13_s0
11.921
12.153
u_v9958/u_vram_interface/w_rdata8_5_s6
14.222
14.739
u_v9958/u_vram_interface/w_rdata8_5_s5
14.739
14.842
u_v9958/u_vram_interface/ff_sprite_vram_rdata8_5_s0
15.792
=====
SETUP
1.885
9.966
11.851
u_sdram/ff_main_state_0_s0
6.103
6.335
u_sdram/n744_s3
6.572
7.127
u_sdram/n744_s2
7.549
8.119
u_sdram/ff_sdr_read_data_30_s0
9.966
=====
SETUP
1.885
9.966
11.851
u_sdram/ff_main_state_0_s0
6.103
6.335
u_sdram/n744_s3
6.572
7.127
u_sdram/n744_s2
7.549
8.119
u_sdram/ff_sdr_read_data_31_s0
9.966
=====
SETUP
1.917
15.757
17.674
u_sdram/ff_sdr_read_data_14_s0
11.921
12.153
u_v9958/u_vram_interface/w_rdata8_6_s6
14.299
14.854
u_v9958/u_vram_interface/w_rdata8_6_s5
14.854
14.957
u_v9958/u_vram_interface/ff_sprite_vram_rdata8_6_s0
15.757
=====
SETUP
2.032
15.642
17.674
u_sdram/ff_sdr_read_data_13_s0
11.921
12.153
u_v9958/u_vram_interface/w_rdata8_5_s6
14.222
14.739
u_v9958/u_vram_interface/w_rdata8_5_s5
14.739
14.842
u_v9958/u_vram_interface/ff_cpu_vram_rdata_5_s0
15.642
=====
SETUP
2.036
15.638
17.674
u_sdram/ff_sdr_read_data_12_s0
11.921
12.153
u_v9958/u_vram_interface/w_rdata8_4_s6
14.030
14.585
u_v9958/u_vram_interface/w_rdata8_4_s5
14.585
14.688
u_v9958/u_vram_interface/ff_cpu_vram_rdata_4_s0
15.638
=====
SETUP
2.065
9.786
11.851
u_sdram/ff_main_state_0_s0
6.103
6.335
u_sdram/n744_s3
6.572
7.127
u_sdram/n744_s2
7.549
8.119
u_sdram/ff_sdr_read_data_0_s0
9.786
=====
SETUP
2.065
9.786
11.851
u_sdram/ff_main_state_0_s0
6.103
6.335
u_sdram/n744_s3
6.572
7.127
u_sdram/n744_s2
7.549
8.119
u_sdram/ff_sdr_read_data_1_s0
9.786
=====
SETUP
2.066
9.785
11.851
u_sdram/ff_main_state_0_s0
6.103
6.335
u_sdram/n744_s3
6.572
7.127
u_sdram/n744_s2
7.549
8.119
u_sdram/ff_sdr_read_data_18_s0
9.785
=====
SETUP
2.066
9.785
11.851
u_sdram/ff_main_state_0_s0
6.103
6.335
u_sdram/n744_s3
6.572
7.127
u_sdram/n744_s2
7.549
8.119
u_sdram/ff_sdr_read_data_19_s0
9.785
=====
SETUP
2.068
9.783
11.851
u_sdram/ff_main_state_0_s0
6.103
6.335
u_sdram/n744_s3
6.572
7.127
u_sdram/n744_s2
7.549
8.119
u_sdram/ff_sdr_read_data_20_s0
9.783
=====
SETUP
2.068
9.783
11.851
u_sdram/ff_main_state_0_s0
6.103
6.335
u_sdram/n744_s3
6.572
7.127
u_sdram/n744_s2
7.549
8.119
u_sdram/ff_sdr_read_data_21_s0
9.783
=====
SETUP
2.083
15.591
17.674
u_sdram/ff_sdr_read_data_14_s0
11.921
12.153
u_v9958/u_vram_interface/w_rdata8_6_s6
14.299
14.854
u_v9958/u_vram_interface/w_rdata8_6_s5
14.854
14.957
u_v9958/u_vram_interface/ff_cpu_vram_rdata_6_s0
15.591
=====
SETUP
2.123
15.551
17.674
u_sdram/ff_sdr_read_data_0_s0
11.921
12.153
u_v9958/u_vram_interface/w_rdata8_0_s6
14.301
14.818
u_v9958/u_vram_interface/w_rdata8_0_s5
14.818
14.921
u_v9958/u_vram_interface/ff_sprite_vram_rdata8_0_s0
15.551
=====
SETUP
2.123
15.551
17.674
u_sdram/ff_sdr_read_data_0_s0
11.921
12.153
u_v9958/u_vram_interface/w_rdata8_0_s6
14.301
14.818
u_v9958/u_vram_interface/w_rdata8_0_s5
14.818
14.921
u_v9958/u_vram_interface/ff_cpu_vram_rdata_0_s0
15.551
=====
SETUP
2.180
15.494
17.674
u_sdram/ff_sdr_read_data_1_s0
11.921
12.153
u_v9958/u_vram_interface/w_rdata8_1_s6
14.303
14.756
u_v9958/u_vram_interface/w_rdata8_1_s5
14.756
14.859
u_v9958/u_vram_interface/ff_sprite_vram_rdata8_1_s0
15.494
=====
SETUP
2.180
15.494
17.674
u_sdram/ff_sdr_read_data_1_s0
11.921
12.153
u_v9958/u_vram_interface/w_rdata8_1_s6
14.303
14.756
u_v9958/u_vram_interface/w_rdata8_1_s5
14.756
14.859
u_v9958/u_vram_interface/ff_cpu_vram_rdata_1_s0
15.494
=====
SETUP
2.191
15.483
17.674
u_sdram/ff_sdr_read_data_15_s0
11.921
12.153
u_v9958/u_vram_interface/w_rdata8_7_s6
14.229
14.746
u_v9958/u_vram_interface/w_rdata8_7_s5
14.746
14.849
u_v9958/u_vram_interface/ff_cpu_vram_rdata_7_s0
15.483
=====
SETUP
2.202
15.472
17.674
u_sdram/ff_sdr_read_data_2_s0
11.921
12.153
u_v9958/u_vram_interface/w_rdata8_2_s6
14.030
14.585
u_v9958/u_vram_interface/w_rdata8_2_s5
14.585
14.688
u_v9958/u_vram_interface/ff_cpu_vram_rdata_2_s0
15.472
=====
SETUP
2.264
9.588
11.851
u_sdram/ff_main_state_0_s0
6.103
6.335
u_sdram/n744_s3
6.572
7.127
u_sdram/n744_s2
7.549
8.119
u_sdram/ff_sdr_read_data_14_s0
9.588
=====
SETUP
2.264
9.588
11.851
u_sdram/ff_main_state_0_s0
6.103
6.335
u_sdram/n744_s3
6.572
7.127
u_sdram/n744_s2
7.549
8.119
u_sdram/ff_sdr_read_data_15_s0
9.588
=====
SETUP
2.279
9.572
11.851
u_sdram/ff_main_state_0_s0
6.103
6.335
u_sdram/n744_s3
6.572
7.127
u_sdram/n744_s2
7.549
8.119
u_sdram/ff_sdr_read_data_2_s0
9.572
=====
HOLD
0.083
5.675
5.592
u_v9958/u_color_palette/ff_vdp_r_6_s0
5.343
5.544
u_v9958/u_upscan/u_even_line_buffer/ff_imem_ff_imem_0_1_s
5.675
=====
HOLD
0.085
5.677
5.592
u_v9958/u_color_palette/ff_vdp_r_7_s0
5.343
5.544
u_v9958/u_upscan/u_even_line_buffer/ff_imem_ff_imem_0_1_s
5.677
=====
HOLD
0.085
5.677
5.592
u_v9958/u_color_palette/ff_vdp_r_7_s0
5.343
5.544
u_v9958/u_upscan/u_even_line_buffer/ff_imem_ff_imem_0_1_s
5.677
=====
HOLD
0.199
5.792
5.592
u_v9958/u_color_palette/ff_vdp_b_5_s0
5.343
5.545
u_v9958/u_upscan/u_even_line_buffer/ff_imem_ff_imem_0_0_s
5.792
=====
HOLD
0.199
5.792
5.592
u_v9958/u_color_palette/ff_vdp_b_1_s0
5.343
5.545
u_v9958/u_upscan/u_even_line_buffer/ff_imem_ff_imem_0_0_s
5.792
=====
HOLD
0.203
5.796
5.592
u_v9958/u_color_palette/ff_vdp_r_1_s0
5.343
5.545
u_v9958/u_upscan/u_even_line_buffer/ff_imem_ff_imem_0_1_s
5.796
=====
HOLD
0.208
5.669
5.461
u_v9958/u_video_out/u_double_buffer/ff_address_odd_7_s0
5.343
5.544
u_v9958/u_video_out/u_double_buffer/u_buf_odd/ff_imem_ff_imem_0_0_s
5.669
=====
HOLD
0.208
5.669
5.461
u_v9958/u_video_out/u_double_buffer/ff_address_even_7_s0
5.343
5.544
u_v9958/u_video_out/u_double_buffer/u_buf_even/ff_imem_ff_imem_0_0_s
5.669
=====
HOLD
0.211
5.673
5.461
u_v9958/u_video_out/u_double_buffer/ff_address_odd_9_s0
5.343
5.544
u_v9958/u_video_out/u_double_buffer/u_buf_odd/ff_imem_ff_imem_0_0_s
5.673
=====
HOLD
0.211
5.673
5.461
u_v9958/u_video_out/u_double_buffer/ff_address_odd_5_s0
5.343
5.544
u_v9958/u_video_out/u_double_buffer/u_buf_odd/ff_imem_ff_imem_0_0_s
5.673
=====
HOLD
0.214
5.675
5.461
u_v9958/u_video_out/u_double_buffer/ff_address_even_4_s0
5.343
5.544
u_v9958/u_video_out/u_double_buffer/u_buf_even/ff_imem_ff_imem_0_0_s
5.675
=====
HOLD
0.215
5.807
5.592
u_v9958/u_color_palette/ff_vdp_r_0_s0
5.343
5.545
u_v9958/u_upscan/u_even_line_buffer/ff_imem_ff_imem_0_1_s
5.807
=====
HOLD
0.215
5.807
5.592
u_v9958/u_color_palette/ff_vdp_g_6_s0
5.343
5.545
u_v9958/u_upscan/u_even_line_buffer/ff_imem_ff_imem_0_0_s
5.807
=====
HOLD
0.215
5.807
5.592
u_v9958/u_color_palette/ff_vdp_b_7_s0
5.343
5.545
u_v9958/u_upscan/u_even_line_buffer/ff_imem_ff_imem_0_0_s
5.807
=====
HOLD
0.216
5.808
5.592
u_v9958/u_color_palette/ff_vdp_r_6_s0
5.343
5.545
u_v9958/u_upscan/u_even_line_buffer/ff_imem_ff_imem_0_1_s
5.808
=====
HOLD
0.218
5.810
5.592
u_v9958/u_color_palette/ff_vdp_g_7_s0
5.343
5.545
u_v9958/u_upscan/u_even_line_buffer/ff_imem_ff_imem_0_0_s
5.810
=====
HOLD
0.218
5.810
5.592
u_v9958/u_color_palette/ff_vdp_g_5_s0
5.343
5.545
u_v9958/u_upscan/u_even_line_buffer/ff_imem_ff_imem_0_0_s
5.810
=====
HOLD
0.227
5.819
5.592
u_v9958/u_color_palette/ff_vdp_b_7_s0
5.343
5.545
u_v9958/u_upscan/u_odd_line_buffer/ff_imem_ff_imem_0_0_s
5.819
=====
HOLD
0.227
5.819
5.592
u_v9958/u_color_palette/ff_vdp_b_3_s0
5.343
5.545
u_v9958/u_upscan/u_odd_line_buffer/ff_imem_ff_imem_0_0_s
5.819
=====
HOLD
0.227
5.819
5.592
u_v9958/u_color_palette/ff_vdp_b_1_s0
5.343
5.545
u_v9958/u_upscan/u_odd_line_buffer/ff_imem_ff_imem_0_0_s
5.819
=====
HOLD
0.324
5.679
5.354
u_v9958/u_color_palette/ff_palette_num_4_s1
5.343
5.545
u_v9958/u_color_palette/ff_palette_num_1_s0
5.679
=====
HOLD
0.324
5.679
5.354
u_v9958/u_color_palette/ff_palette_num_4_s1
5.343
5.545
u_v9958/u_color_palette/ff_palette_num_2_s0
5.679
=====
HOLD
0.324
5.679
5.354
u_v9958/u_color_palette/ff_palette_num_4_s1
5.343
5.545
u_v9958/u_color_palette/ff_palette_num_3_s0
5.679
=====
HOLD
0.325
5.918
5.592
u_v9958/u_color_palette/ff_vdp_b_6_s0
5.343
5.545
u_v9958/u_upscan/u_even_line_buffer/ff_imem_ff_imem_0_0_s
5.918
=====
HOLD
0.325
5.918
5.592
u_v9958/u_color_palette/ff_vdp_b_0_s0
5.343
5.545
u_v9958/u_upscan/u_even_line_buffer/ff_imem_ff_imem_0_0_s
5.918
