// Seed: 3811681331
module module_0 (
    input tri id_0,
    input tri0 id_1,
    output wire id_2,
    output wand id_3,
    input wand id_4,
    input uwire id_5,
    input tri0 id_6,
    input supply1 id_7,
    input wor id_8,
    output wor id_9,
    input tri1 id_10
);
  wire id_12;
  assign id_9 = id_7;
  id_13 :
  assert property (@(posedge 1'h0 or posedge id_7) id_7)
  else;
endmodule
module module_1 (
    output wand  id_0,
    output uwire id_1,
    input  wand  id_2,
    input  tri1  id_3
);
  assign id_1 = 1'h0;
  notif1 (id_1, id_3, id_2);
  module_0(
      id_2, id_2, id_0, id_1, id_2, id_3, id_2, id_3, id_2, id_0, id_3
  );
  wire id_5;
endmodule
