module TESTES(A, B, out1, out, out3);
   input [1: 0] A, B;
   output out, out1, out3;
	wire equal1, equal2, equalR
	
	xnor And0 (equal1, A[0], B[0])
	xnor And0 (equal2, A[1], B[1])
	and And0 (equalR, equal2, equal1)
	
	

endmodule