$date
	Thu Nov 20 16:43:42 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module decoder_2_4 $end
$var wire 2 ! i_binary [1:0] $end
$var reg 4 " o_one_hot [3:0] $end
$upscope $end
$scope module mux_4 $end
$var wire 64 # i_in0 [63:0] $end
$var wire 64 $ i_in1 [63:0] $end
$var wire 64 % i_in2 [63:0] $end
$var wire 64 & i_in3 [63:0] $end
$var wire 2 ' i_s [1:0] $end
$var wire 64 ( o_out [63:0] $end
$var wire 64 ) l_mux_low [63:0] $end
$var wire 64 * l_mux_high [63:0] $end
$var parameter 32 + N $end
$scope module mux_final $end
$var wire 1 , i_s $end
$var wire 64 - o_out [63:0] $end
$var wire 64 . i_in1 [63:0] $end
$var wire 64 / i_in0 [63:0] $end
$var parameter 32 0 N $end
$upscope $end
$scope module mux_high $end
$var wire 64 1 i_in0 [63:0] $end
$var wire 64 2 i_in1 [63:0] $end
$var wire 1 3 i_s $end
$var wire 64 4 o_out [63:0] $end
$var parameter 32 5 N $end
$upscope $end
$scope module mux_low $end
$var wire 64 6 i_in0 [63:0] $end
$var wire 64 7 i_in1 [63:0] $end
$var wire 1 8 i_s $end
$var wire 64 9 o_out [63:0] $end
$var parameter 32 : N $end
$upscope $end
$upscope $end
$scope module register_en_4_tb $end
$var wire 4 ; l_q [3:0] $end
$var reg 1 < l_clk $end
$var reg 4 = l_d [3:0] $end
$var reg 1 > l_en $end
$scope module dut $end
$var wire 1 < i_clk $end
$var wire 4 ? i_d [3:0] $end
$var wire 1 > i_en $end
$var wire 4 @ o_q [3:0] $end
$var wire 4 A l_qn [3:0] $end
$scope module dff0 $end
$var wire 1 < i_clk $end
$var wire 1 B i_d $end
$var wire 1 > i_en $end
$var wire 1 C o_qn $end
$var wire 1 D o_q $end
$var wire 1 E l_d_mux $end
$scope module d_flip_flop_inst $end
$var wire 1 < i_clk $end
$var wire 1 E i_d $end
$var wire 1 C o_qn $end
$var wire 1 D o_q $end
$var wire 1 F l_primary_qn $end
$var wire 1 G l_primary_q $end
$scope module d_latch_primary $end
$var wire 1 H i_clk $end
$var wire 1 E i_d $end
$var wire 1 I l_r $end
$var wire 1 J l_s $end
$var wire 1 F o_qn $end
$var wire 1 G o_q $end
$scope module sr_latch_inst $end
$var wire 1 I i_r $end
$var wire 1 J i_s $end
$var wire 1 G o_q $end
$var wire 1 F o_qn $end
$upscope $end
$upscope $end
$scope module d_latch_secondary $end
$var wire 1 < i_clk $end
$var wire 1 G i_d $end
$var wire 1 K l_r $end
$var wire 1 L l_s $end
$var wire 1 C o_qn $end
$var wire 1 D o_q $end
$scope module sr_latch_inst $end
$var wire 1 K i_r $end
$var wire 1 L i_s $end
$var wire 1 D o_q $end
$var wire 1 C o_qn $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$scope module dff1 $end
$var wire 1 < i_clk $end
$var wire 1 M i_d $end
$var wire 1 > i_en $end
$var wire 1 N o_qn $end
$var wire 1 O o_q $end
$var wire 1 P l_d_mux $end
$scope module d_flip_flop_inst $end
$var wire 1 < i_clk $end
$var wire 1 P i_d $end
$var wire 1 N o_qn $end
$var wire 1 O o_q $end
$var wire 1 Q l_primary_qn $end
$var wire 1 R l_primary_q $end
$scope module d_latch_primary $end
$var wire 1 S i_clk $end
$var wire 1 P i_d $end
$var wire 1 T l_r $end
$var wire 1 U l_s $end
$var wire 1 Q o_qn $end
$var wire 1 R o_q $end
$scope module sr_latch_inst $end
$var wire 1 T i_r $end
$var wire 1 U i_s $end
$var wire 1 R o_q $end
$var wire 1 Q o_qn $end
$upscope $end
$upscope $end
$scope module d_latch_secondary $end
$var wire 1 < i_clk $end
$var wire 1 R i_d $end
$var wire 1 V l_r $end
$var wire 1 W l_s $end
$var wire 1 N o_qn $end
$var wire 1 O o_q $end
$scope module sr_latch_inst $end
$var wire 1 V i_r $end
$var wire 1 W i_s $end
$var wire 1 O o_q $end
$var wire 1 N o_qn $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$scope module dff2 $end
$var wire 1 < i_clk $end
$var wire 1 X i_d $end
$var wire 1 > i_en $end
$var wire 1 Y o_qn $end
$var wire 1 Z o_q $end
$var wire 1 [ l_d_mux $end
$scope module d_flip_flop_inst $end
$var wire 1 < i_clk $end
$var wire 1 [ i_d $end
$var wire 1 Y o_qn $end
$var wire 1 Z o_q $end
$var wire 1 \ l_primary_qn $end
$var wire 1 ] l_primary_q $end
$scope module d_latch_primary $end
$var wire 1 ^ i_clk $end
$var wire 1 [ i_d $end
$var wire 1 _ l_r $end
$var wire 1 ` l_s $end
$var wire 1 \ o_qn $end
$var wire 1 ] o_q $end
$scope module sr_latch_inst $end
$var wire 1 _ i_r $end
$var wire 1 ` i_s $end
$var wire 1 ] o_q $end
$var wire 1 \ o_qn $end
$upscope $end
$upscope $end
$scope module d_latch_secondary $end
$var wire 1 < i_clk $end
$var wire 1 ] i_d $end
$var wire 1 a l_r $end
$var wire 1 b l_s $end
$var wire 1 Y o_qn $end
$var wire 1 Z o_q $end
$scope module sr_latch_inst $end
$var wire 1 a i_r $end
$var wire 1 b i_s $end
$var wire 1 Z o_q $end
$var wire 1 Y o_qn $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$scope module dff3 $end
$var wire 1 < i_clk $end
$var wire 1 c i_d $end
$var wire 1 > i_en $end
$var wire 1 d o_qn $end
$var wire 1 e o_q $end
$var wire 1 f l_d_mux $end
$scope module d_flip_flop_inst $end
$var wire 1 < i_clk $end
$var wire 1 f i_d $end
$var wire 1 d o_qn $end
$var wire 1 e o_q $end
$var wire 1 g l_primary_qn $end
$var wire 1 h l_primary_q $end
$scope module d_latch_primary $end
$var wire 1 i i_clk $end
$var wire 1 f i_d $end
$var wire 1 j l_r $end
$var wire 1 k l_s $end
$var wire 1 g o_qn $end
$var wire 1 h o_q $end
$scope module sr_latch_inst $end
$var wire 1 j i_r $end
$var wire 1 k i_s $end
$var wire 1 h o_q $end
$var wire 1 g o_qn $end
$upscope $end
$upscope $end
$scope module d_latch_secondary $end
$var wire 1 < i_clk $end
$var wire 1 h i_d $end
$var wire 1 l l_r $end
$var wire 1 m l_s $end
$var wire 1 d o_qn $end
$var wire 1 e o_q $end
$scope module sr_latch_inst $end
$var wire 1 l i_r $end
$var wire 1 m i_s $end
$var wire 1 e o_q $end
$var wire 1 d o_qn $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
b1000000 :
b1000000 5
b1000000 0
b1000000 +
$end
#0
$dumpvars
0m
0l
0k
1j
1i
0h
1g
0f
xe
xd
0c
0b
0a
0`
1_
1^
0]
1\
0[
xZ
xY
0X
0W
0V
0U
1T
1S
0R
1Q
0P
xO
xN
0M
0L
0K
0J
1I
1H
0G
1F
0E
xD
xC
0B
bx A
bx @
b0 ?
1>
b0 =
0<
bx ;
bz 9
z8
bz 7
bz 6
bz 4
z3
bz 2
bz 1
bz /
bz .
bz -
z,
bz *
bz )
bz (
bz '
bz &
bz %
bz $
bz #
bx "
bz !
$end
#5
1C
1N
1Y
b1111 A
1d
0I
0D
0T
0O
0_
0Z
0j
b0 ;
b0 @
0e
0H
1K
0S
1V
0^
1a
0i
1l
1<
#10
1R
1h
0Q
0g
1I
0T
1U
1_
0j
1k
1P
1f
1H
0K
1S
0V
1^
0a
1i
0l
1M
1c
0<
b1010 =
b1010 ?
#15
1O
b1010 ;
b1010 @
1e
0I
0U
0N
0_
0k
b101 A
0d
0H
1K
0S
1W
0^
1a
0i
1m
1<
#20
1I
1U
1_
1k
1H
0K
1S
0W
1^
0a
1i
0m
1B
1X
0<
b1111 =
b1111 ?
0>
#25
0I
0U
0_
0k
0H
1K
0S
1W
0^
1a
0i
1m
1<
#30
1I
1U
1_
1k
1H
0K
1S
0W
1^
0a
1i
0m
0B
0M
0X
0c
0<
b0 =
b0 ?
#35
0I
0U
0_
0k
0H
1K
0S
1W
0^
1a
0i
1m
1<
#40
1G
1]
1Q
1g
0F
0R
0\
0h
0I
1J
1T
0_
1`
1j
1E
1[
1H
0K
1S
0W
1^
0a
1i
0m
1B
1X
0P
0f
0<
b101 =
b101 ?
1>
#45
1D
1N
1Z
1d
0J
0C
0T
0O
0`
b1010 A
0Y
0j
b101 ;
b101 @
0e
0H
1L
0S
1V
0^
1b
0i
1l
1<
#50
1R
1h
0Q
0g
1J
0T
1U
1`
0j
1k
1P
1f
1H
0L
1S
0V
1^
0b
1i
0l
1M
1c
0<
b1111 =
b1111 ?
#55
1O
b1111 ;
b1111 @
1e
0J
0U
0N
0`
0k
b0 A
0d
0H
1L
0S
1W
0^
1b
0i
1m
1<
#60
1J
1U
1`
1k
1H
0L
1S
0W
1^
0b
1i
0m
0X
0c
0<
b11 =
b11 ?
0>
#65
0J
0U
0`
0k
0H
1L
0S
1W
0^
1b
0i
1m
1<
#70
1J
1U
1`
1k
1H
0L
1S
0W
1^
0b
1i
0m
0<
