RTL2.5: Net is referenced without an assignment. Design verification will be based on set_undriven_signal setting
    Type: Design     Severity: Warning    Occurrence: 1
    1: cdnsdru_clk_gating_cell_v0_NUM_SYNC_FLOPS3_NUM_OFF_DELAY_FLOPS0_NUM_ACK_FLOPS2_GATE_RESET_VALUE1h0:Net UNCONNECTED_HIER_Z1 in module cdnsdru_clk_gating_cell_v0_NUM_SYNC_FLOPS3_NUM_OFF_DELAY_FLOPS0_NUM_ACK_FLOPS2_GATE_RESET_VALUE1h0 is undriven
       on line 774 in file './.clp/nl.v
STRUCT_UNDRIVEN_PIN_LP_TOP: Top boundary port with output/inout direction does not have a driver
    Severity: Error      Occurrence: 2
    1: Top boundary output port 'scan_out[100]' is undriven
    2: Top boundary output port 'scan_out[101]' is undriven
STRUCT_UNDRIVEN_PIN_LP_TOP2: Top boundary port with output/inout direction does not have a driver2
    Severity: Error      Occurrence: 2
    1: Top boundary output port 'scan_out[100]' is undriven for test
    2: Top boundary output port 'scan_out[101]' is undriven for test