
IO_Tile_1_33

 (3 1)  (45 529)  (45 529)  IO control bit: IOUP_REN_1

 (2 6)  (44 535)  (44 535)  IO control bit: IOUP_REN_0



IO_Tile_2_33

 (3 1)  (99 529)  (99 529)  IO control bit: IOUP_REN_1

 (2 6)  (98 535)  (98 535)  IO control bit: IOUP_REN_0



IO_Tile_3_33

 (3 1)  (153 529)  (153 529)  IO control bit: IOUP_REN_1

 (4 4)  (142 532)  (142 532)  routing T_3_33.span4_horz_r_12 <X> T_3_33.lc_trk_g0_4
 (6 4)  (144 532)  (144 532)  routing T_3_33.span12_vert_21 <X> T_3_33.lc_trk_g0_5
 (7 4)  (145 532)  (145 532)  Enable bit of Mux _local_links/g0_mux_5 => span12_vert_21 lc_trk_g0_5
 (5 5)  (143 533)  (143 533)  routing T_3_33.span4_horz_r_12 <X> T_3_33.lc_trk_g0_4
 (7 5)  (145 533)  (145 533)  Enable bit of Mux _local_links/g0_mux_4 => span4_horz_r_12 lc_trk_g0_4
 (8 5)  (146 533)  (146 533)  routing T_3_33.span12_vert_21 <X> T_3_33.lc_trk_g0_5
 (2 6)  (152 535)  (152 535)  IO control bit: IOUP_REN_0

 (3 6)  (153 535)  (153 535)  IO control bit: IOUP_IE_1

 (17 9)  (131 537)  (131 537)  Enable bit of Mux _out_links/OutMuxb_2 => wire_io_cluster/io_1/D_IN_0 span12_vert_12
 (10 10)  (158 539)  (158 539)  routing T_3_33.lc_trk_g0_4 <X> T_3_33.wire_io_cluster/io_1/OUT_ENB
 (13 10)  (161 539)  (161 539)  routing T_3_33.lc_trk_g0_5 <X> T_3_33.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (130 539)  (130 539)  IOB_1 IO Functioning bit
 (11 11)  (159 538)  (159 538)  Enable bit of Mux _io_cluster/in_mux1_0 => lc_trk_g0_4 wire_io_cluster/io_1/OUT_ENB
 (13 11)  (161 538)  (161 538)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_5 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (131 541)  (131 541)  IOB_1 IO Functioning bit
 (17 14)  (131 543)  (131 543)  IOB_1 IO Functioning bit


IO_Tile_4_33

 (14 0)  (216 528)  (216 528)  routing T_4_33.span4_horz_l_12 <X> T_4_33.span4_vert_1
 (16 0)  (184 528)  (184 528)  IOB_0 IO Functioning bit
 (3 1)  (207 529)  (207 529)  IO control bit: IOUP_REN_1

 (4 1)  (196 529)  (196 529)  routing T_4_33.span4_horz_r_0 <X> T_4_33.lc_trk_g0_0
 (5 1)  (197 529)  (197 529)  routing T_4_33.span4_horz_r_0 <X> T_4_33.lc_trk_g0_0
 (7 1)  (199 529)  (199 529)  Enable bit of Mux _local_links/g0_mux_0 => span4_horz_r_0 lc_trk_g0_0
 (14 1)  (216 529)  (216 529)  routing T_4_33.span4_horz_l_12 <X> T_4_33.span4_horz_r_0
 (17 3)  (185 530)  (185 530)  IOB_0 IO Functioning bit
 (6 4)  (198 532)  (198 532)  routing T_4_33.span4_vert_5 <X> T_4_33.lc_trk_g0_5
 (7 4)  (199 532)  (199 532)  Enable bit of Mux _local_links/g0_mux_5 => span4_vert_5 lc_trk_g0_5
 (8 4)  (200 532)  (200 532)  routing T_4_33.span4_vert_5 <X> T_4_33.lc_trk_g0_5
 (11 4)  (213 532)  (213 532)  routing T_4_33.lc_trk_g1_0 <X> T_4_33.wire_io_cluster/io_0/OUT_ENB
 (12 4)  (214 532)  (214 532)  routing T_4_33.lc_trk_g1_5 <X> T_4_33.wire_io_cluster/io_0/D_OUT_0
 (13 4)  (215 532)  (215 532)  routing T_4_33.lc_trk_g1_5 <X> T_4_33.wire_io_cluster/io_0/D_OUT_0
 (17 4)  (185 532)  (185 532)  IOB_0 IO Functioning bit
 (11 5)  (213 533)  (213 533)  Enable bit of Mux _io_cluster/in_mux0_0 => lc_trk_g1_0 wire_io_cluster/io_0/OUT_ENB
 (13 5)  (215 533)  (215 533)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g1_5 wire_io_cluster/io_0/D_OUT_0
 (17 5)  (185 533)  (185 533)  Enable bit of Mux _out_links/OutMuxc_0 => wire_io_cluster/io_0/D_IN_0 span12_vert_16
 (2 6)  (206 535)  (206 535)  IO control bit: IOUP_REN_0

 (3 6)  (207 535)  (207 535)  IO control bit: IOUP_IE_1

 (3 9)  (207 537)  (207 537)  IO control bit: IOUP_IE_0

 (4 9)  (196 537)  (196 537)  routing T_4_33.span4_horz_r_0 <X> T_4_33.lc_trk_g1_0
 (5 9)  (197 537)  (197 537)  routing T_4_33.span4_horz_r_0 <X> T_4_33.lc_trk_g1_0
 (7 9)  (199 537)  (199 537)  Enable bit of Mux _local_links/g1_mux_0 => span4_horz_r_0 lc_trk_g1_0
 (17 9)  (185 537)  (185 537)  Enable bit of Mux _out_links/OutMuxb_2 => wire_io_cluster/io_1/D_IN_0 span12_vert_12
 (13 10)  (215 539)  (215 539)  routing T_4_33.lc_trk_g0_5 <X> T_4_33.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (184 539)  (184 539)  IOB_1 IO Functioning bit
 (11 11)  (213 538)  (213 538)  Enable bit of Mux _io_cluster/in_mux1_0 => lc_trk_g0_0 wire_io_cluster/io_1/OUT_ENB
 (13 11)  (215 538)  (215 538)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_5 wire_io_cluster/io_1/D_OUT_0
 (5 12)  (197 540)  (197 540)  routing T_4_33.span12_vert_5 <X> T_4_33.lc_trk_g1_5
 (7 12)  (199 540)  (199 540)  Enable bit of Mux _local_links/g1_mux_5 => span12_vert_5 lc_trk_g1_5
 (8 12)  (200 540)  (200 540)  routing T_4_33.span12_vert_5 <X> T_4_33.lc_trk_g1_5
 (8 13)  (200 541)  (200 541)  routing T_4_33.span12_vert_5 <X> T_4_33.lc_trk_g1_5
 (17 13)  (185 541)  (185 541)  IOB_1 IO Functioning bit
 (17 14)  (185 543)  (185 543)  IOB_1 IO Functioning bit


IO_Tile_5_33

 (16 0)  (238 528)  (238 528)  IOB_0 IO Functioning bit
 (3 1)  (261 529)  (261 529)  IO control bit: BIOUP_REN_1

 (17 2)  (239 531)  (239 531)  Enable bit of Mux _out_links/OutMuxb_0 => wire_io_cluster/io_0/D_IN_0 span12_vert_8
 (6 3)  (252 530)  (252 530)  routing T_5_33.span12_vert_10 <X> T_5_33.lc_trk_g0_2
 (7 3)  (253 530)  (253 530)  Enable bit of Mux _local_links/g0_mux_2 => span12_vert_10 lc_trk_g0_2
 (17 3)  (239 530)  (239 530)  IOB_0 IO Functioning bit
 (10 4)  (266 532)  (266 532)  routing T_5_33.lc_trk_g1_4 <X> T_5_33.wire_io_cluster/io_0/OUT_ENB
 (11 4)  (267 532)  (267 532)  routing T_5_33.lc_trk_g1_4 <X> T_5_33.wire_io_cluster/io_0/OUT_ENB
 (17 4)  (239 532)  (239 532)  IOB_0 IO Functioning bit
 (11 5)  (267 533)  (267 533)  Enable bit of Mux _io_cluster/in_mux0_0 => lc_trk_g1_4 wire_io_cluster/io_0/OUT_ENB
 (12 5)  (268 533)  (268 533)  routing T_5_33.lc_trk_g0_2 <X> T_5_33.wire_io_cluster/io_0/D_OUT_0
 (13 5)  (269 533)  (269 533)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g0_2 wire_io_cluster/io_0/D_OUT_0
 (17 5)  (239 533)  (239 533)  Enable bit of Mux _out_links/OutMuxc_0 => wire_io_cluster/io_0/D_IN_0 span12_vert_16
 (2 6)  (260 535)  (260 535)  IO control bit: BIOUP_REN_0

 (3 9)  (261 537)  (261 537)  IO control bit: BIOUP_IE_0

 (4 13)  (250 541)  (250 541)  routing T_5_33.span4_horz_r_4 <X> T_5_33.lc_trk_g1_4
 (5 13)  (251 541)  (251 541)  routing T_5_33.span4_horz_r_4 <X> T_5_33.lc_trk_g1_4
 (7 13)  (253 541)  (253 541)  Enable bit of Mux _local_links/g1_mux_4 => span4_horz_r_4 lc_trk_g1_4


IO_Tile_6_33

 (4 0)  (304 528)  (304 528)  routing T_6_33.span4_horz_r_8 <X> T_6_33.lc_trk_g0_0
 (16 0)  (292 528)  (292 528)  IOB_0 IO Functioning bit
 (3 1)  (315 529)  (315 529)  IO control bit: BIOUP_REN_1

 (5 1)  (305 529)  (305 529)  routing T_6_33.span4_horz_r_8 <X> T_6_33.lc_trk_g0_0
 (7 1)  (307 529)  (307 529)  Enable bit of Mux _local_links/g0_mux_0 => span4_horz_r_8 lc_trk_g0_0
 (17 3)  (293 530)  (293 530)  IOB_0 IO Functioning bit
 (11 4)  (321 532)  (321 532)  routing T_6_33.lc_trk_g1_0 <X> T_6_33.wire_io_cluster/io_0/OUT_ENB
 (13 4)  (323 532)  (323 532)  routing T_6_33.lc_trk_g0_6 <X> T_6_33.wire_io_cluster/io_0/D_OUT_0
 (17 4)  (293 532)  (293 532)  IOB_0 IO Functioning bit
 (11 5)  (321 533)  (321 533)  Enable bit of Mux _io_cluster/in_mux0_0 => lc_trk_g1_0 wire_io_cluster/io_0/OUT_ENB
 (12 5)  (322 533)  (322 533)  routing T_6_33.lc_trk_g0_6 <X> T_6_33.wire_io_cluster/io_0/D_OUT_0
 (13 5)  (323 533)  (323 533)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g0_6 wire_io_cluster/io_0/D_OUT_0
 (17 5)  (293 533)  (293 533)  Enable bit of Mux _out_links/OutMuxc_0 => wire_io_cluster/io_0/D_IN_0 span12_vert_16
 (2 6)  (314 535)  (314 535)  IO control bit: BIOUP_REN_0

 (3 6)  (315 535)  (315 535)  IO control bit: BIOUP_IE_1

 (5 7)  (305 534)  (305 534)  routing T_6_33.span4_vert_22 <X> T_6_33.lc_trk_g0_6
 (6 7)  (306 534)  (306 534)  routing T_6_33.span4_vert_22 <X> T_6_33.lc_trk_g0_6
 (7 7)  (307 534)  (307 534)  Enable bit of Mux _local_links/g0_mux_6 => span4_vert_22 lc_trk_g0_6
 (4 8)  (304 536)  (304 536)  routing T_6_33.span4_horz_r_8 <X> T_6_33.lc_trk_g1_0
 (3 9)  (315 537)  (315 537)  IO control bit: BIOUP_IE_0

 (5 9)  (305 537)  (305 537)  routing T_6_33.span4_horz_r_8 <X> T_6_33.lc_trk_g1_0
 (7 9)  (307 537)  (307 537)  Enable bit of Mux _local_links/g1_mux_0 => span4_horz_r_8 lc_trk_g1_0
 (16 9)  (292 537)  (292 537)  Enable bit of Mux _out_links/OutMuxa_2 => wire_io_cluster/io_1/D_IN_0 span12_vert_4
 (12 10)  (322 539)  (322 539)  routing T_6_33.lc_trk_g1_2 <X> T_6_33.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (292 539)  (292 539)  IOB_1 IO Functioning bit
 (4 11)  (304 538)  (304 538)  routing T_6_33.span4_horz_r_2 <X> T_6_33.lc_trk_g1_2
 (5 11)  (305 538)  (305 538)  routing T_6_33.span4_horz_r_2 <X> T_6_33.lc_trk_g1_2
 (7 11)  (307 538)  (307 538)  Enable bit of Mux _local_links/g1_mux_2 => span4_horz_r_2 lc_trk_g1_2
 (11 11)  (321 538)  (321 538)  Enable bit of Mux _io_cluster/in_mux1_0 => lc_trk_g0_0 wire_io_cluster/io_1/OUT_ENB
 (12 11)  (322 538)  (322 538)  routing T_6_33.lc_trk_g1_2 <X> T_6_33.wire_io_cluster/io_1/D_OUT_0
 (13 11)  (323 538)  (323 538)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g1_2 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (293 541)  (293 541)  IOB_1 IO Functioning bit
 (17 14)  (293 543)  (293 543)  IOB_1 IO Functioning bit


IO_Tile_7_33

 (16 0)  (346 528)  (346 528)  IOB_0 IO Functioning bit
 (3 1)  (369 529)  (369 529)  IO control bit: BIOUP_REN_1

 (4 2)  (358 531)  (358 531)  routing T_7_33.span4_vert_2 <X> T_7_33.lc_trk_g0_2
 (1 3)  (367 530)  (367 530)  Enable bit of Mux _out_links/OutMux6_0 => wire_io_cluster/io_0/D_IN_0 span4_horz_r_0
 (6 3)  (360 530)  (360 530)  routing T_7_33.span4_vert_2 <X> T_7_33.lc_trk_g0_2
 (7 3)  (361 530)  (361 530)  Enable bit of Mux _local_links/g0_mux_2 => span4_vert_2 lc_trk_g0_2
 (17 3)  (347 530)  (347 530)  IOB_0 IO Functioning bit
 (10 4)  (374 532)  (374 532)  routing T_7_33.lc_trk_g1_4 <X> T_7_33.wire_io_cluster/io_0/OUT_ENB
 (11 4)  (375 532)  (375 532)  routing T_7_33.lc_trk_g1_4 <X> T_7_33.wire_io_cluster/io_0/OUT_ENB
 (17 4)  (347 532)  (347 532)  IOB_0 IO Functioning bit
 (11 5)  (375 533)  (375 533)  Enable bit of Mux _io_cluster/in_mux0_0 => lc_trk_g1_4 wire_io_cluster/io_0/OUT_ENB
 (12 5)  (376 533)  (376 533)  routing T_7_33.lc_trk_g0_2 <X> T_7_33.wire_io_cluster/io_0/D_OUT_0
 (13 5)  (377 533)  (377 533)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g0_2 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (368 535)  (368 535)  IO control bit: BIOUP_REN_0

 (3 9)  (369 537)  (369 537)  IO control bit: BIOUP_IE_0

 (12 10)  (376 539)  (376 539)  routing T_7_33.lc_trk_g1_2 <X> T_7_33.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (346 539)  (346 539)  IOB_1 IO Functioning bit
 (4 11)  (358 538)  (358 538)  routing T_7_33.span4_horz_r_2 <X> T_7_33.lc_trk_g1_2
 (5 11)  (359 538)  (359 538)  routing T_7_33.span4_horz_r_2 <X> T_7_33.lc_trk_g1_2
 (7 11)  (361 538)  (361 538)  Enable bit of Mux _local_links/g1_mux_2 => span4_horz_r_2 lc_trk_g1_2
 (12 11)  (376 538)  (376 538)  routing T_7_33.lc_trk_g1_2 <X> T_7_33.wire_io_cluster/io_1/D_OUT_0
 (13 11)  (377 538)  (377 538)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g1_2 wire_io_cluster/io_1/D_OUT_0
 (4 12)  (358 540)  (358 540)  routing T_7_33.span4_horz_r_12 <X> T_7_33.lc_trk_g1_4
 (5 13)  (359 541)  (359 541)  routing T_7_33.span4_horz_r_12 <X> T_7_33.lc_trk_g1_4
 (7 13)  (361 541)  (361 541)  Enable bit of Mux _local_links/g1_mux_4 => span4_horz_r_12 lc_trk_g1_4
 (17 13)  (347 541)  (347 541)  IOB_1 IO Functioning bit
 (16 14)  (346 543)  (346 543)  IOB_1 IO Functioning bit


IO_Tile_8_33

 (5 0)  (413 528)  (413 528)  routing T_8_33.span4_vert_17 <X> T_8_33.lc_trk_g0_1
 (6 0)  (414 528)  (414 528)  routing T_8_33.span4_vert_17 <X> T_8_33.lc_trk_g0_1
 (7 0)  (415 528)  (415 528)  Enable bit of Mux _local_links/g0_mux_1 => span4_vert_17 lc_trk_g0_1
 (16 0)  (400 528)  (400 528)  IOB_0 IO Functioning bit
 (3 1)  (423 529)  (423 529)  IO control bit: BIOUP_REN_1

 (17 3)  (401 530)  (401 530)  IOB_0 IO Functioning bit
 (12 4)  (430 532)  (430 532)  routing T_8_33.lc_trk_g1_3 <X> T_8_33.wire_io_cluster/io_0/D_OUT_0
 (16 4)  (400 532)  (400 532)  IOB_0 IO Functioning bit
 (12 5)  (430 533)  (430 533)  routing T_8_33.lc_trk_g1_3 <X> T_8_33.wire_io_cluster/io_0/D_OUT_0
 (13 5)  (431 533)  (431 533)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g1_3 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (422 535)  (422 535)  IO control bit: BIOUP_REN_0

 (5 10)  (413 539)  (413 539)  routing T_8_33.span4_vert_19 <X> T_8_33.lc_trk_g1_3
 (6 10)  (414 539)  (414 539)  routing T_8_33.span4_vert_19 <X> T_8_33.lc_trk_g1_3
 (7 10)  (415 539)  (415 539)  Enable bit of Mux _local_links/g1_mux_3 => span4_vert_19 lc_trk_g1_3
 (16 10)  (400 539)  (400 539)  IOB_1 IO Functioning bit
 (13 11)  (431 538)  (431 538)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_1 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (401 541)  (401 541)  IOB_1 IO Functioning bit
 (16 14)  (400 543)  (400 543)  IOB_1 IO Functioning bit


IO_Tile_9_33

 (3 1)  (465 529)  (465 529)  IO control bit: BIOUP_REN_1

 (2 6)  (464 535)  (464 535)  IO control bit: BIOUP_REN_0



IO_Tile_10_33

 (3 1)  (519 529)  (519 529)  IO control bit: BIOUP_REN_1

 (2 6)  (518 535)  (518 535)  IO control bit: BIOUP_REN_0

 (11 6)  (525 535)  (525 535)  routing T_10_33.span4_vert_13 <X> T_10_33.span4_horz_l_14
 (12 6)  (526 535)  (526 535)  routing T_10_33.span4_vert_13 <X> T_10_33.span4_horz_l_14


IO_Tile_11_33

 (3 1)  (573 529)  (573 529)  IO control bit: BIOUP_REN_1

 (14 1)  (582 529)  (582 529)  routing T_11_33.span4_horz_l_12 <X> T_11_33.span4_horz_r_0
 (2 6)  (572 535)  (572 535)  IO control bit: BIOUP_REN_0

 (3 6)  (573 535)  (573 535)  IO control bit: BIOUP_IE_1

 (11 6)  (579 535)  (579 535)  routing T_11_33.span4_vert_13 <X> T_11_33.span4_horz_l_14
 (12 6)  (580 535)  (580 535)  routing T_11_33.span4_vert_13 <X> T_11_33.span4_horz_l_14
 (1 9)  (571 537)  (571 537)  Enable bit of Mux _out_links/OutMux1_2 => wire_io_cluster/io_1/D_IN_0 span4_vert_12
 (17 13)  (551 541)  (551 541)  IOB_1 IO Functioning bit


IO_Tile_12_33

 (3 1)  (627 529)  (627 529)  IO control bit: BIOUP_REN_1

 (2 6)  (626 535)  (626 535)  IO control bit: BIOUP_REN_0



IO_Tile_13_33

 (3 1)  (681 529)  (681 529)  IO control bit: BIOUP_REN_1

 (2 6)  (680 535)  (680 535)  IO control bit: BIOUP_REN_0



IO_Tile_14_33

 (3 1)  (735 529)  (735 529)  IO control bit: BIOUP_REN_1

 (3 2)  (735 531)  (735 531)  PLL config bit: CLOCK_T_14_33_IOUP_cf_bit_5

 (2 4)  (734 532)  (734 532)  PLL config bit: CLOCK_T_14_33_IOUP_cf_bit_7

 (3 4)  (735 532)  (735 532)  PLL config bit: CLOCK_T_14_33_IOUP_cf_bit_8

 (3 5)  (735 533)  (735 533)  PLL config bit: CLOCK_T_14_33_IOUP_cf_bit_6

 (2 6)  (734 535)  (734 535)  IO control bit: BIOUP_REN_0



IO_Tile_15_33

 (14 0)  (798 528)  (798 528)  routing T_15_33.span4_horz_l_12 <X> T_15_33.span4_vert_1
 (3 1)  (789 529)  (789 529)  IO control bit: BIOUP_REN_1

 (2 2)  (788 531)  (788 531)  PLL config bit: CLOCK_T_15_33_IOUP_cf_bit_4

 (3 3)  (789 530)  (789 530)  PLL config bit: CLOCK_T_15_33_IOUP_cf_bit_3

 (2 4)  (788 532)  (788 532)  PLL config bit: CLOCK_T_15_33_IOUP_cf_bit_7

 (3 5)  (789 533)  (789 533)  PLL config bit: CLOCK_T_15_33_IOUP_cf_bit_6

 (2 6)  (788 535)  (788 535)  IO control bit: BIOUP_REN_0



IO_Tile_16_33

 (3 0)  (843 528)  (843 528)  PLL config bit: CLOCK_T_16_33_IOUP_cf_bit_2

 (3 1)  (843 529)  (843 529)  IO control bit: GIOUP1_REN_1

 (2 6)  (842 535)  (842 535)  IO control bit: GIOUP1_REN_0

 (3 6)  (843 535)  (843 535)  IO control bit: GIOUP1_IE_1

 (13 13)  (851 541)  (851 541)  routing T_16_33.span4_vert_19 <X> T_16_33.span4_horz_r_3
 (14 13)  (852 541)  (852 541)  routing T_16_33.span4_vert_19 <X> T_16_33.span4_horz_r_3
 (17 13)  (821 541)  (821 541)  IOB_1 IO Functioning bit


IO_Tile_17_33

 (3 1)  (901 529)  (901 529)  IO control bit: GIOUP0_REN_1

 (17 3)  (879 530)  (879 530)  IOB_0 IO Functioning bit
 (2 6)  (900 535)  (900 535)  IO control bit: GIOUP0_REN_0



IO_Tile_18_33

 (2 0)  (954 528)  (954 528)  PLL config bit: CLOCK_T_18_33_IOUP_cf_bit_1

 (3 1)  (955 529)  (955 529)  IO control bit: IOUP_REN_1

 (3 2)  (955 531)  (955 531)  PLL config bit: CLOCK_T_18_33_IOUP_cf_bit_5

 (3 3)  (955 530)  (955 530)  PLL config bit: CLOCK_T_18_33_IOUP_cf_bit_3

 (2 6)  (954 535)  (954 535)  IO control bit: IOUP_REN_0



IO_Tile_19_33

 (5 0)  (999 528)  (999 528)  routing T_19_33.span4_vert_41 <X> T_19_33.lc_trk_g0_1
 (6 0)  (1000 528)  (1000 528)  routing T_19_33.span4_vert_41 <X> T_19_33.lc_trk_g0_1
 (7 0)  (1001 528)  (1001 528)  Enable bit of Mux _local_links/g0_mux_1 => span4_vert_41 lc_trk_g0_1
 (8 0)  (1002 528)  (1002 528)  routing T_19_33.span4_vert_41 <X> T_19_33.lc_trk_g0_1
 (3 1)  (1009 529)  (1009 529)  IO control bit: BIOUP_REN_1

 (8 1)  (1002 529)  (1002 529)  routing T_19_33.span4_vert_41 <X> T_19_33.lc_trk_g0_1
 (13 1)  (1017 529)  (1017 529)  routing T_19_33.span4_vert_1 <X> T_19_33.span4_horz_r_0
 (14 1)  (1018 529)  (1018 529)  routing T_19_33.span4_vert_1 <X> T_19_33.span4_horz_r_0
 (2 6)  (1008 535)  (1008 535)  IO control bit: BIOUP_REN_0

 (3 6)  (1009 535)  (1009 535)  IO control bit: BIOUP_IE_1

 (16 8)  (986 536)  (986 536)  Enable bit of Mux _out_links/OutMuxc_2 => wire_io_cluster/io_1/D_IN_0 span12_vert_20
 (10 10)  (1014 539)  (1014 539)  routing T_19_33.lc_trk_g1_7 <X> T_19_33.wire_io_cluster/io_1/OUT_ENB
 (11 10)  (1015 539)  (1015 539)  routing T_19_33.lc_trk_g1_7 <X> T_19_33.wire_io_cluster/io_1/OUT_ENB
 (16 10)  (986 539)  (986 539)  IOB_1 IO Functioning bit
 (10 11)  (1014 538)  (1014 538)  routing T_19_33.lc_trk_g1_7 <X> T_19_33.wire_io_cluster/io_1/OUT_ENB
 (11 11)  (1015 538)  (1015 538)  Enable bit of Mux _io_cluster/in_mux1_0 => lc_trk_g1_7 wire_io_cluster/io_1/OUT_ENB
 (13 11)  (1017 538)  (1017 538)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_1 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (987 541)  (987 541)  IOB_1 IO Functioning bit
 (5 14)  (999 543)  (999 543)  routing T_19_33.span4_horz_r_15 <X> T_19_33.lc_trk_g1_7
 (7 14)  (1001 543)  (1001 543)  Enable bit of Mux _local_links/g1_mux_7 => span4_horz_r_15 lc_trk_g1_7
 (8 14)  (1002 543)  (1002 543)  routing T_19_33.span4_horz_r_15 <X> T_19_33.lc_trk_g1_7
 (17 14)  (987 543)  (987 543)  IOB_1 IO Functioning bit


IO_Tile_20_33

 (16 0)  (1040 528)  (1040 528)  IOB_0 IO Functioning bit
 (3 1)  (1063 529)  (1063 529)  IO control bit: BIOUP_REN_1

 (5 2)  (1053 531)  (1053 531)  routing T_20_33.span4_vert_35 <X> T_20_33.lc_trk_g0_3
 (6 2)  (1054 531)  (1054 531)  routing T_20_33.span4_vert_35 <X> T_20_33.lc_trk_g0_3
 (7 2)  (1055 531)  (1055 531)  Enable bit of Mux _local_links/g0_mux_3 => span4_vert_35 lc_trk_g0_3
 (8 2)  (1056 531)  (1056 531)  routing T_20_33.span4_vert_35 <X> T_20_33.lc_trk_g0_3
 (17 2)  (1041 531)  (1041 531)  Enable bit of Mux _out_links/OutMuxb_0 => wire_io_cluster/io_0/D_IN_0 span12_vert_8
 (17 3)  (1041 530)  (1041 530)  IOB_0 IO Functioning bit
 (12 4)  (1070 532)  (1070 532)  routing T_20_33.lc_trk_g1_1 <X> T_20_33.wire_io_cluster/io_0/D_OUT_0
 (14 4)  (1072 532)  (1072 532)  routing T_20_33.lc_trk_g1_6 <X> T_20_33.fabout
 (15 4)  (1073 532)  (1073 532)  Enable bit of Mux _fablink/Mux => lc_trk_g1_6 fabout
 (17 4)  (1041 532)  (1041 532)  IOB_0 IO Functioning bit
 (10 5)  (1068 533)  (1068 533)  routing T_20_33.lc_trk_g0_3 <X> T_20_33.wire_io_cluster/io_0/OUT_ENB
 (11 5)  (1069 533)  (1069 533)  Enable bit of Mux _io_cluster/in_mux0_0 => lc_trk_g0_3 wire_io_cluster/io_0/OUT_ENB
 (13 5)  (1071 533)  (1071 533)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g1_1 wire_io_cluster/io_0/D_OUT_0
 (14 5)  (1072 533)  (1072 533)  routing T_20_33.lc_trk_g1_6 <X> T_20_33.fabout
 (15 5)  (1073 533)  (1073 533)  routing T_20_33.lc_trk_g1_6 <X> T_20_33.fabout
 (2 6)  (1062 535)  (1062 535)  IO control bit: BIOUP_REN_0

 (13 7)  (1071 534)  (1071 534)  routing T_20_33.span4_vert_13 <X> T_20_33.span4_horz_r_2
 (14 7)  (1072 534)  (1072 534)  routing T_20_33.span4_vert_13 <X> T_20_33.span4_horz_r_2
 (5 8)  (1053 536)  (1053 536)  routing T_20_33.span4_vert_25 <X> T_20_33.lc_trk_g1_1
 (6 8)  (1054 536)  (1054 536)  routing T_20_33.span4_vert_25 <X> T_20_33.lc_trk_g1_1
 (7 8)  (1055 536)  (1055 536)  Enable bit of Mux _local_links/g1_mux_1 => span4_vert_25 lc_trk_g1_1
 (3 9)  (1063 537)  (1063 537)  IO control bit: BIOUP_IE_0

 (8 9)  (1056 537)  (1056 537)  routing T_20_33.span4_vert_25 <X> T_20_33.lc_trk_g1_1
 (12 10)  (1070 539)  (1070 539)  routing T_20_33.lc_trk_g1_4 <X> T_20_33.wire_io_cluster/io_1/D_OUT_0
 (13 10)  (1071 539)  (1071 539)  routing T_20_33.lc_trk_g1_4 <X> T_20_33.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (1040 539)  (1040 539)  IOB_1 IO Functioning bit
 (13 11)  (1071 538)  (1071 538)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g1_4 wire_io_cluster/io_1/D_OUT_0
 (4 13)  (1052 541)  (1052 541)  routing T_20_33.span4_horz_r_4 <X> T_20_33.lc_trk_g1_4
 (5 13)  (1053 541)  (1053 541)  routing T_20_33.span4_horz_r_4 <X> T_20_33.lc_trk_g1_4
 (7 13)  (1055 541)  (1055 541)  Enable bit of Mux _local_links/g1_mux_4 => span4_horz_r_4 lc_trk_g1_4
 (17 13)  (1041 541)  (1041 541)  IOB_1 IO Functioning bit
 (16 14)  (1040 543)  (1040 543)  IOB_1 IO Functioning bit
 (5 15)  (1053 542)  (1053 542)  routing T_20_33.span4_vert_22 <X> T_20_33.lc_trk_g1_6
 (6 15)  (1054 542)  (1054 542)  routing T_20_33.span4_vert_22 <X> T_20_33.lc_trk_g1_6
 (7 15)  (1055 542)  (1055 542)  Enable bit of Mux _local_links/g1_mux_6 => span4_vert_22 lc_trk_g1_6


IO_Tile_21_33

 (3 1)  (1117 529)  (1117 529)  IO control bit: BIOUP_REN_1

 (2 6)  (1116 535)  (1116 535)  IO control bit: BIOUP_REN_0



IO_Tile_22_33

 (3 1)  (1171 529)  (1171 529)  IO control bit: BIOUP_REN_1

 (2 6)  (1170 535)  (1170 535)  IO control bit: BIOUP_REN_0



IO_Tile_23_33

 (3 1)  (1225 529)  (1225 529)  IO control bit: IOUP_REN_1

 (2 6)  (1224 535)  (1224 535)  IO control bit: IOUP_REN_0



IO_Tile_24_33

 (3 1)  (1279 529)  (1279 529)  IO control bit: IOUP_REN_1

 (2 6)  (1278 535)  (1278 535)  IO control bit: IOUP_REN_0

 (14 7)  (1288 534)  (1288 534)  routing T_24_33.span4_horz_l_14 <X> T_24_33.span4_horz_r_2


IO_Tile_25_33

 (3 1)  (1333 529)  (1333 529)  IO control bit: IOUP_REN_1

 (17 3)  (1311 530)  (1311 530)  IOB_0 IO Functioning bit
 (17 5)  (1311 533)  (1311 533)  Enable bit of Mux _out_links/OutMuxc_0 => wire_io_cluster/io_0/D_IN_0 span12_vert_16
 (2 6)  (1332 535)  (1332 535)  IO control bit: IOUP_REN_0

 (3 9)  (1333 537)  (1333 537)  IO control bit: IOUP_IE_0

 (13 13)  (1341 541)  (1341 541)  routing T_25_33.span4_vert_19 <X> T_25_33.span4_horz_r_3
 (14 13)  (1342 541)  (1342 541)  routing T_25_33.span4_vert_19 <X> T_25_33.span4_horz_r_3


IO_Tile_26_33

 (3 1)  (1375 529)  (1375 529)  IO control bit: IOUP_REN_1

 (17 3)  (1353 530)  (1353 530)  IOB_0 IO Functioning bit
 (17 5)  (1353 533)  (1353 533)  Enable bit of Mux _out_links/OutMuxc_0 => wire_io_cluster/io_0/D_IN_0 span12_vert_16
 (2 6)  (1374 535)  (1374 535)  IO control bit: IOUP_REN_0

 (3 6)  (1375 535)  (1375 535)  IO control bit: IOUP_IE_1

 (13 7)  (1383 534)  (1383 534)  routing T_26_33.span4_vert_13 <X> T_26_33.span4_horz_r_2
 (14 7)  (1384 534)  (1384 534)  routing T_26_33.span4_vert_13 <X> T_26_33.span4_horz_r_2
 (1 9)  (1373 537)  (1373 537)  Enable bit of Mux _out_links/OutMux1_2 => wire_io_cluster/io_1/D_IN_0 span4_vert_12
 (3 9)  (1375 537)  (1375 537)  IO control bit: IOUP_IE_0

 (5 9)  (1365 537)  (1365 537)  routing T_26_33.span4_vert_16 <X> T_26_33.lc_trk_g1_0
 (6 9)  (1366 537)  (1366 537)  routing T_26_33.span4_vert_16 <X> T_26_33.lc_trk_g1_0
 (7 9)  (1367 537)  (1367 537)  Enable bit of Mux _local_links/g1_mux_0 => span4_vert_16 lc_trk_g1_0
 (10 10)  (1380 539)  (1380 539)  routing T_26_33.lc_trk_g1_7 <X> T_26_33.wire_io_cluster/io_1/OUT_ENB
 (11 10)  (1381 539)  (1381 539)  routing T_26_33.lc_trk_g1_7 <X> T_26_33.wire_io_cluster/io_1/OUT_ENB
 (12 10)  (1382 539)  (1382 539)  routing T_26_33.lc_trk_g1_0 <X> T_26_33.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (1352 539)  (1352 539)  IOB_1 IO Functioning bit
 (10 11)  (1380 538)  (1380 538)  routing T_26_33.lc_trk_g1_7 <X> T_26_33.wire_io_cluster/io_1/OUT_ENB
 (11 11)  (1381 538)  (1381 538)  Enable bit of Mux _io_cluster/in_mux1_0 => lc_trk_g1_7 wire_io_cluster/io_1/OUT_ENB
 (13 11)  (1383 538)  (1383 538)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g1_0 wire_io_cluster/io_1/D_OUT_0
 (13 13)  (1383 541)  (1383 541)  routing T_26_33.span4_vert_19 <X> T_26_33.span4_horz_r_3
 (14 13)  (1384 541)  (1384 541)  routing T_26_33.span4_vert_19 <X> T_26_33.span4_horz_r_3
 (17 13)  (1353 541)  (1353 541)  IOB_1 IO Functioning bit
 (6 14)  (1366 543)  (1366 543)  routing T_26_33.span4_vert_15 <X> T_26_33.lc_trk_g1_7
 (7 14)  (1367 543)  (1367 543)  Enable bit of Mux _local_links/g1_mux_7 => span4_vert_15 lc_trk_g1_7
 (8 14)  (1368 543)  (1368 543)  routing T_26_33.span4_vert_15 <X> T_26_33.lc_trk_g1_7
 (17 14)  (1353 543)  (1353 543)  IOB_1 IO Functioning bit
 (8 15)  (1368 542)  (1368 542)  routing T_26_33.span4_vert_15 <X> T_26_33.lc_trk_g1_7


IO_Tile_27_33

 (16 0)  (1406 528)  (1406 528)  IOB_0 IO Functioning bit
 (3 1)  (1429 529)  (1429 529)  IO control bit: IOUP_REN_1

 (17 2)  (1407 531)  (1407 531)  Enable bit of Mux _out_links/OutMuxb_0 => wire_io_cluster/io_0/D_IN_0 span12_vert_8
 (17 3)  (1407 530)  (1407 530)  IOB_0 IO Functioning bit
 (10 4)  (1434 532)  (1434 532)  routing T_27_33.lc_trk_g1_4 <X> T_27_33.wire_io_cluster/io_0/OUT_ENB
 (11 4)  (1435 532)  (1435 532)  routing T_27_33.lc_trk_g1_4 <X> T_27_33.wire_io_cluster/io_0/OUT_ENB
 (12 4)  (1436 532)  (1436 532)  routing T_27_33.lc_trk_g1_7 <X> T_27_33.wire_io_cluster/io_0/D_OUT_0
 (13 4)  (1437 532)  (1437 532)  routing T_27_33.lc_trk_g1_7 <X> T_27_33.wire_io_cluster/io_0/D_OUT_0
 (17 4)  (1407 532)  (1407 532)  IOB_0 IO Functioning bit
 (11 5)  (1435 533)  (1435 533)  Enable bit of Mux _io_cluster/in_mux0_0 => lc_trk_g1_4 wire_io_cluster/io_0/OUT_ENB
 (12 5)  (1436 533)  (1436 533)  routing T_27_33.lc_trk_g1_7 <X> T_27_33.wire_io_cluster/io_0/D_OUT_0
 (13 5)  (1437 533)  (1437 533)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g1_7 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (1428 535)  (1428 535)  IO control bit: IOUP_REN_0

 (3 9)  (1429 537)  (1429 537)  IO control bit: IOUP_IE_0

 (4 12)  (1418 540)  (1418 540)  routing T_27_33.span4_vert_4 <X> T_27_33.lc_trk_g1_4
 (6 13)  (1420 541)  (1420 541)  routing T_27_33.span4_vert_4 <X> T_27_33.lc_trk_g1_4
 (7 13)  (1421 541)  (1421 541)  Enable bit of Mux _local_links/g1_mux_4 => span4_vert_4 lc_trk_g1_4
 (5 14)  (1419 543)  (1419 543)  routing T_27_33.span12_vert_7 <X> T_27_33.lc_trk_g1_7
 (7 14)  (1421 543)  (1421 543)  Enable bit of Mux _local_links/g1_mux_7 => span12_vert_7 lc_trk_g1_7
 (8 14)  (1422 543)  (1422 543)  routing T_27_33.span12_vert_7 <X> T_27_33.lc_trk_g1_7
 (8 15)  (1422 542)  (1422 542)  routing T_27_33.span12_vert_7 <X> T_27_33.lc_trk_g1_7


IO_Tile_28_33

 (5 0)  (1473 528)  (1473 528)  routing T_28_33.span4_vert_17 <X> T_28_33.lc_trk_g0_1
 (6 0)  (1474 528)  (1474 528)  routing T_28_33.span4_vert_17 <X> T_28_33.lc_trk_g0_1
 (7 0)  (1475 528)  (1475 528)  Enable bit of Mux _local_links/g0_mux_1 => span4_vert_17 lc_trk_g0_1
 (3 1)  (1483 529)  (1483 529)  IO control bit: IOUP_REN_1

 (2 6)  (1482 535)  (1482 535)  IO control bit: IOUP_REN_0

 (3 6)  (1483 535)  (1483 535)  IO control bit: IOUP_IE_1

 (14 7)  (1492 534)  (1492 534)  routing T_28_33.span4_horz_l_14 <X> T_28_33.span4_horz_r_2
 (17 9)  (1461 537)  (1461 537)  Enable bit of Mux _out_links/OutMuxb_2 => wire_io_cluster/io_1/D_IN_0 span12_vert_12
 (5 10)  (1473 539)  (1473 539)  routing T_28_33.span4_horz_r_11 <X> T_28_33.lc_trk_g1_3
 (7 10)  (1475 539)  (1475 539)  Enable bit of Mux _local_links/g1_mux_3 => span4_horz_r_11 lc_trk_g1_3
 (8 10)  (1476 539)  (1476 539)  routing T_28_33.span4_horz_r_11 <X> T_28_33.lc_trk_g1_3
 (11 10)  (1489 539)  (1489 539)  routing T_28_33.lc_trk_g1_3 <X> T_28_33.wire_io_cluster/io_1/OUT_ENB
 (16 10)  (1460 539)  (1460 539)  IOB_1 IO Functioning bit
 (10 11)  (1488 538)  (1488 538)  routing T_28_33.lc_trk_g1_3 <X> T_28_33.wire_io_cluster/io_1/OUT_ENB
 (11 11)  (1489 538)  (1489 538)  Enable bit of Mux _io_cluster/in_mux1_0 => lc_trk_g1_3 wire_io_cluster/io_1/OUT_ENB
 (13 11)  (1491 538)  (1491 538)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_1 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (1461 541)  (1461 541)  IOB_1 IO Functioning bit
 (17 14)  (1461 543)  (1461 543)  IOB_1 IO Functioning bit


IO_Tile_29_33

 (6 0)  (1528 528)  (1528 528)  routing T_29_33.span4_vert_9 <X> T_29_33.lc_trk_g0_1
 (7 0)  (1529 528)  (1529 528)  Enable bit of Mux _local_links/g0_mux_1 => span4_vert_9 lc_trk_g0_1
 (8 0)  (1530 528)  (1530 528)  routing T_29_33.span4_vert_9 <X> T_29_33.lc_trk_g0_1
 (16 0)  (1514 528)  (1514 528)  IOB_0 IO Functioning bit
 (3 1)  (1537 529)  (1537 529)  IO control bit: IOUP_REN_1

 (8 1)  (1530 529)  (1530 529)  routing T_29_33.span4_vert_9 <X> T_29_33.lc_trk_g0_1
 (17 3)  (1515 530)  (1515 530)  IOB_0 IO Functioning bit
 (10 4)  (1542 532)  (1542 532)  routing T_29_33.lc_trk_g0_7 <X> T_29_33.wire_io_cluster/io_0/OUT_ENB
 (13 4)  (1545 532)  (1545 532)  routing T_29_33.lc_trk_g0_6 <X> T_29_33.wire_io_cluster/io_0/D_OUT_0
 (17 4)  (1515 532)  (1515 532)  IOB_0 IO Functioning bit
 (10 5)  (1542 533)  (1542 533)  routing T_29_33.lc_trk_g0_7 <X> T_29_33.wire_io_cluster/io_0/OUT_ENB
 (11 5)  (1543 533)  (1543 533)  Enable bit of Mux _io_cluster/in_mux0_0 => lc_trk_g0_7 wire_io_cluster/io_0/OUT_ENB
 (12 5)  (1544 533)  (1544 533)  routing T_29_33.lc_trk_g0_6 <X> T_29_33.wire_io_cluster/io_0/D_OUT_0
 (13 5)  (1545 533)  (1545 533)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g0_6 wire_io_cluster/io_0/D_OUT_0
 (17 5)  (1515 533)  (1515 533)  Enable bit of Mux _out_links/OutMuxc_0 => wire_io_cluster/io_0/D_IN_0 span12_vert_16
 (2 6)  (1536 535)  (1536 535)  IO control bit: IOUP_REN_0

 (3 6)  (1537 535)  (1537 535)  IO control bit: IOUP_IE_1

 (4 6)  (1526 535)  (1526 535)  routing T_29_33.span4_horz_r_14 <X> T_29_33.lc_trk_g0_6
 (5 6)  (1527 535)  (1527 535)  routing T_29_33.span4_horz_r_15 <X> T_29_33.lc_trk_g0_7
 (7 6)  (1529 535)  (1529 535)  Enable bit of Mux _local_links/g0_mux_7 => span4_horz_r_15 lc_trk_g0_7
 (8 6)  (1530 535)  (1530 535)  routing T_29_33.span4_horz_r_15 <X> T_29_33.lc_trk_g0_7
 (5 7)  (1527 534)  (1527 534)  routing T_29_33.span4_horz_r_14 <X> T_29_33.lc_trk_g0_6
 (7 7)  (1529 534)  (1529 534)  Enable bit of Mux _local_links/g0_mux_6 => span4_horz_r_14 lc_trk_g0_6
 (3 9)  (1537 537)  (1537 537)  IO control bit: IOUP_IE_0

 (17 9)  (1515 537)  (1515 537)  Enable bit of Mux _out_links/OutMuxb_2 => wire_io_cluster/io_1/D_IN_0 span12_vert_12
 (10 10)  (1542 539)  (1542 539)  routing T_29_33.lc_trk_g1_7 <X> T_29_33.wire_io_cluster/io_1/OUT_ENB
 (11 10)  (1543 539)  (1543 539)  routing T_29_33.lc_trk_g1_7 <X> T_29_33.wire_io_cluster/io_1/OUT_ENB
 (16 10)  (1514 539)  (1514 539)  IOB_1 IO Functioning bit
 (10 11)  (1542 538)  (1542 538)  routing T_29_33.lc_trk_g1_7 <X> T_29_33.wire_io_cluster/io_1/OUT_ENB
 (11 11)  (1543 538)  (1543 538)  Enable bit of Mux _io_cluster/in_mux1_0 => lc_trk_g1_7 wire_io_cluster/io_1/OUT_ENB
 (13 11)  (1545 538)  (1545 538)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_1 wire_io_cluster/io_1/D_OUT_0
 (14 13)  (1546 541)  (1546 541)  routing T_29_33.span4_horz_l_15 <X> T_29_33.span4_horz_r_3
 (17 13)  (1515 541)  (1515 541)  IOB_1 IO Functioning bit
 (5 14)  (1527 543)  (1527 543)  routing T_29_33.span4_horz_r_15 <X> T_29_33.lc_trk_g1_7
 (7 14)  (1529 543)  (1529 543)  Enable bit of Mux _local_links/g1_mux_7 => span4_horz_r_15 lc_trk_g1_7
 (8 14)  (1530 543)  (1530 543)  routing T_29_33.span4_horz_r_15 <X> T_29_33.lc_trk_g1_7
 (17 14)  (1515 543)  (1515 543)  IOB_1 IO Functioning bit


IO_Tile_30_33

 (5 0)  (1581 528)  (1581 528)  routing T_30_33.span4_vert_17 <X> T_30_33.lc_trk_g0_1
 (6 0)  (1582 528)  (1582 528)  routing T_30_33.span4_vert_17 <X> T_30_33.lc_trk_g0_1
 (7 0)  (1583 528)  (1583 528)  Enable bit of Mux _local_links/g0_mux_1 => span4_vert_17 lc_trk_g0_1
 (16 0)  (1568 528)  (1568 528)  IOB_0 IO Functioning bit
 (3 1)  (1591 529)  (1591 529)  IO control bit: IOUP_REN_1

 (5 2)  (1581 531)  (1581 531)  routing T_30_33.span4_vert_19 <X> T_30_33.lc_trk_g0_3
 (6 2)  (1582 531)  (1582 531)  routing T_30_33.span4_vert_19 <X> T_30_33.lc_trk_g0_3
 (7 2)  (1583 531)  (1583 531)  Enable bit of Mux _local_links/g0_mux_3 => span4_vert_19 lc_trk_g0_3
 (17 2)  (1569 531)  (1569 531)  Enable bit of Mux _out_links/OutMuxb_0 => wire_io_cluster/io_0/D_IN_0 span12_vert_8
 (17 3)  (1569 530)  (1569 530)  IOB_0 IO Functioning bit
 (12 4)  (1598 532)  (1598 532)  routing T_30_33.lc_trk_g1_1 <X> T_30_33.wire_io_cluster/io_0/D_OUT_0
 (17 4)  (1569 532)  (1569 532)  IOB_0 IO Functioning bit
 (10 5)  (1596 533)  (1596 533)  routing T_30_33.lc_trk_g0_3 <X> T_30_33.wire_io_cluster/io_0/OUT_ENB
 (11 5)  (1597 533)  (1597 533)  Enable bit of Mux _io_cluster/in_mux0_0 => lc_trk_g0_3 wire_io_cluster/io_0/OUT_ENB
 (13 5)  (1599 533)  (1599 533)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g1_1 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (1590 535)  (1590 535)  IO control bit: IOUP_REN_0

 (3 6)  (1591 535)  (1591 535)  IO control bit: IOUP_IE_1

 (5 8)  (1581 536)  (1581 536)  routing T_30_33.span12_vert_1 <X> T_30_33.lc_trk_g1_1
 (7 8)  (1583 536)  (1583 536)  Enable bit of Mux _local_links/g1_mux_1 => span12_vert_1 lc_trk_g1_1
 (8 8)  (1584 536)  (1584 536)  routing T_30_33.span12_vert_1 <X> T_30_33.lc_trk_g1_1
 (16 8)  (1568 536)  (1568 536)  Enable bit of Mux _out_links/OutMuxc_2 => wire_io_cluster/io_1/D_IN_0 span12_vert_20
 (3 9)  (1591 537)  (1591 537)  IO control bit: IOUP_IE_0

 (8 9)  (1584 537)  (1584 537)  routing T_30_33.span12_vert_1 <X> T_30_33.lc_trk_g1_1
 (5 10)  (1581 539)  (1581 539)  routing T_30_33.span4_vert_19 <X> T_30_33.lc_trk_g1_3
 (6 10)  (1582 539)  (1582 539)  routing T_30_33.span4_vert_19 <X> T_30_33.lc_trk_g1_3
 (7 10)  (1583 539)  (1583 539)  Enable bit of Mux _local_links/g1_mux_3 => span4_vert_19 lc_trk_g1_3
 (11 10)  (1597 539)  (1597 539)  routing T_30_33.lc_trk_g1_3 <X> T_30_33.wire_io_cluster/io_1/OUT_ENB
 (16 10)  (1568 539)  (1568 539)  IOB_1 IO Functioning bit
 (10 11)  (1596 538)  (1596 538)  routing T_30_33.lc_trk_g1_3 <X> T_30_33.wire_io_cluster/io_1/OUT_ENB
 (11 11)  (1597 538)  (1597 538)  Enable bit of Mux _io_cluster/in_mux1_0 => lc_trk_g1_3 wire_io_cluster/io_1/OUT_ENB
 (13 11)  (1599 538)  (1599 538)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_1 wire_io_cluster/io_1/D_OUT_0
 (14 12)  (1600 540)  (1600 540)  routing T_30_33.span4_horz_l_15 <X> T_30_33.span4_vert_19
 (17 13)  (1569 541)  (1569 541)  IOB_1 IO Functioning bit
 (17 14)  (1569 543)  (1569 543)  IOB_1 IO Functioning bit


IO_Tile_31_33

 (6 0)  (1636 528)  (1636 528)  routing T_31_33.span12_vert_17 <X> T_31_33.lc_trk_g0_1
 (7 0)  (1637 528)  (1637 528)  Enable bit of Mux _local_links/g0_mux_1 => span12_vert_17 lc_trk_g0_1
 (16 0)  (1622 528)  (1622 528)  IOB_0 IO Functioning bit
 (3 1)  (1645 529)  (1645 529)  IO control bit: IOUP_REN_1

 (8 1)  (1638 529)  (1638 529)  routing T_31_33.span12_vert_17 <X> T_31_33.lc_trk_g0_1
 (5 2)  (1635 531)  (1635 531)  routing T_31_33.span4_horz_r_11 <X> T_31_33.lc_trk_g0_3
 (7 2)  (1637 531)  (1637 531)  Enable bit of Mux _local_links/g0_mux_3 => span4_horz_r_11 lc_trk_g0_3
 (8 2)  (1638 531)  (1638 531)  routing T_31_33.span4_horz_r_11 <X> T_31_33.lc_trk_g0_3
 (17 3)  (1623 530)  (1623 530)  IOB_0 IO Functioning bit
 (13 4)  (1653 532)  (1653 532)  routing T_31_33.lc_trk_g0_6 <X> T_31_33.wire_io_cluster/io_0/D_OUT_0
 (17 4)  (1623 532)  (1623 532)  IOB_0 IO Functioning bit
 (11 5)  (1651 533)  (1651 533)  Enable bit of Mux _io_cluster/in_mux0_0 => lc_trk_g0_1 wire_io_cluster/io_0/OUT_ENB
 (12 5)  (1652 533)  (1652 533)  routing T_31_33.lc_trk_g0_6 <X> T_31_33.wire_io_cluster/io_0/D_OUT_0
 (13 5)  (1653 533)  (1653 533)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g0_6 wire_io_cluster/io_0/D_OUT_0
 (17 5)  (1623 533)  (1623 533)  Enable bit of Mux _out_links/OutMuxc_0 => wire_io_cluster/io_0/D_IN_0 span12_vert_16
 (2 6)  (1644 535)  (1644 535)  IO control bit: IOUP_REN_0

 (3 6)  (1645 535)  (1645 535)  IO control bit: IOUP_IE_1

 (4 6)  (1634 535)  (1634 535)  routing T_31_33.span4_horz_r_14 <X> T_31_33.lc_trk_g0_6
 (5 7)  (1635 534)  (1635 534)  routing T_31_33.span4_horz_r_14 <X> T_31_33.lc_trk_g0_6
 (7 7)  (1637 534)  (1637 534)  Enable bit of Mux _local_links/g0_mux_6 => span4_horz_r_14 lc_trk_g0_6
 (6 8)  (1636 536)  (1636 536)  routing T_31_33.span12_vert_17 <X> T_31_33.lc_trk_g1_1
 (7 8)  (1637 536)  (1637 536)  Enable bit of Mux _local_links/g1_mux_1 => span12_vert_17 lc_trk_g1_1
 (3 9)  (1645 537)  (1645 537)  IO control bit: IOUP_IE_0

 (8 9)  (1638 537)  (1638 537)  routing T_31_33.span12_vert_17 <X> T_31_33.lc_trk_g1_1
 (17 9)  (1623 537)  (1623 537)  Enable bit of Mux _out_links/OutMuxb_2 => wire_io_cluster/io_1/D_IN_0 span12_vert_12
 (11 10)  (1651 539)  (1651 539)  routing T_31_33.lc_trk_g1_1 <X> T_31_33.wire_io_cluster/io_1/OUT_ENB
 (16 10)  (1622 539)  (1622 539)  IOB_1 IO Functioning bit
 (11 11)  (1651 538)  (1651 538)  Enable bit of Mux _io_cluster/in_mux1_0 => lc_trk_g1_1 wire_io_cluster/io_1/OUT_ENB
 (12 11)  (1652 538)  (1652 538)  routing T_31_33.lc_trk_g0_3 <X> T_31_33.wire_io_cluster/io_1/D_OUT_0
 (13 11)  (1653 538)  (1653 538)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_3 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (1623 541)  (1623 541)  IOB_1 IO Functioning bit
 (17 14)  (1623 543)  (1623 543)  IOB_1 IO Functioning bit


IO_Tile_32_33

 (3 1)  (1699 529)  (1699 529)  IO control bit: IOUP_REN_1

 (2 6)  (1698 535)  (1698 535)  IO control bit: IOUP_REN_0



IO_Tile_0_32

 (3 1)  (14 513)  (14 513)  IO control bit: IOLEFT_REN_1

 (2 6)  (15 518)  (15 518)  IO control bit: IOLEFT_REN_0



LogicTile_19_32

 (9 7)  (991 519)  (991 519)  routing T_19_32.sp4_v_b_4 <X> T_19_32.sp4_v_t_41


IO_Tile_33_32

 (3 1)  (1729 513)  (1729 513)  IO control bit: IORIGHT_REN_1

 (2 6)  (1728 518)  (1728 518)  IO control bit: IORIGHT_REN_0



IO_Tile_0_31

 (3 1)  (14 497)  (14 497)  IO control bit: IOLEFT_REN_1

 (2 6)  (15 502)  (15 502)  IO control bit: IOLEFT_REN_0



LogicTile_3_31

 (3 14)  (129 510)  (129 510)  routing T_3_31.sp12_h_r_1 <X> T_3_31.sp12_v_t_22
 (3 15)  (129 511)  (129 511)  routing T_3_31.sp12_h_r_1 <X> T_3_31.sp12_v_t_22


LogicTile_15_31

 (3 11)  (765 507)  (765 507)  routing T_15_31.sp12_v_b_1 <X> T_15_31.sp12_h_l_22


LogicTile_16_31

 (3 0)  (819 496)  (819 496)  routing T_16_31.sp12_h_r_0 <X> T_16_31.sp12_v_b_0
 (3 1)  (819 497)  (819 497)  routing T_16_31.sp12_h_r_0 <X> T_16_31.sp12_v_b_0
 (12 8)  (828 504)  (828 504)  routing T_16_31.sp4_v_b_8 <X> T_16_31.sp4_h_r_8
 (11 9)  (827 505)  (827 505)  routing T_16_31.sp4_v_b_8 <X> T_16_31.sp4_h_r_8


LogicTile_18_31

 (3 0)  (931 496)  (931 496)  routing T_18_31.sp12_h_r_0 <X> T_18_31.sp12_v_b_0
 (3 1)  (931 497)  (931 497)  routing T_18_31.sp12_h_r_0 <X> T_18_31.sp12_v_b_0


LogicTile_19_31

 (3 0)  (985 496)  (985 496)  routing T_19_31.sp12_v_t_23 <X> T_19_31.sp12_v_b_0


LogicTile_20_31

 (10 3)  (1046 499)  (1046 499)  routing T_20_31.sp4_h_l_45 <X> T_20_31.sp4_v_t_36
 (13 14)  (1049 510)  (1049 510)  routing T_20_31.sp4_v_b_11 <X> T_20_31.sp4_v_t_46


LogicTile_28_31

 (3 2)  (1459 498)  (1459 498)  routing T_28_31.sp12_h_r_0 <X> T_28_31.sp12_h_l_23
 (3 3)  (1459 499)  (1459 499)  routing T_28_31.sp12_h_r_0 <X> T_28_31.sp12_h_l_23


LogicTile_29_31

 (5 4)  (1515 500)  (1515 500)  routing T_29_31.sp4_v_b_3 <X> T_29_31.sp4_h_r_3
 (6 5)  (1516 501)  (1516 501)  routing T_29_31.sp4_v_b_3 <X> T_29_31.sp4_h_r_3


LogicTile_30_31

 (3 2)  (1567 498)  (1567 498)  routing T_30_31.sp12_v_t_23 <X> T_30_31.sp12_h_l_23


IO_Tile_33_31

 (16 0)  (1742 496)  (1742 496)  IOB_0 IO Functioning bit
 (3 1)  (1729 497)  (1729 497)  IO control bit: IORIGHT_REN_1

 (17 2)  (1743 498)  (1743 498)  Enable bit of Mux _out_links/OutMuxb_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_8
 (17 3)  (1743 499)  (1743 499)  IOB_0 IO Functioning bit
 (10 4)  (1736 500)  (1736 500)  routing T_33_31.lc_trk_g1_4 <X> T_33_31.wire_io_cluster/io_0/OUT_ENB
 (11 4)  (1737 500)  (1737 500)  routing T_33_31.lc_trk_g1_4 <X> T_33_31.wire_io_cluster/io_0/OUT_ENB
 (13 4)  (1739 500)  (1739 500)  routing T_33_31.lc_trk_g0_6 <X> T_33_31.wire_io_cluster/io_0/D_OUT_0
 (17 4)  (1743 500)  (1743 500)  IOB_0 IO Functioning bit
 (11 5)  (1737 501)  (1737 501)  Enable bit of Mux _io_cluster/in_mux0_0 => lc_trk_g1_4 wire_io_cluster/io_0/OUT_ENB
 (12 5)  (1738 501)  (1738 501)  routing T_33_31.lc_trk_g0_6 <X> T_33_31.wire_io_cluster/io_0/D_OUT_0
 (13 5)  (1739 501)  (1739 501)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g0_6 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (1728 502)  (1728 502)  IO control bit: IORIGHT_REN_0

 (4 6)  (1730 502)  (1730 502)  routing T_33_31.span4_horz_38 <X> T_33_31.lc_trk_g0_6
 (5 7)  (1731 503)  (1731 503)  routing T_33_31.span4_horz_38 <X> T_33_31.lc_trk_g0_6
 (6 7)  (1732 503)  (1732 503)  routing T_33_31.span4_horz_38 <X> T_33_31.lc_trk_g0_6
 (7 7)  (1733 503)  (1733 503)  Enable bit of Mux _local_links/g0_mux_6 => span4_horz_38 lc_trk_g0_6
 (3 9)  (1729 505)  (1729 505)  IO control bit: IORIGHT_IE_0

 (4 12)  (1730 508)  (1730 508)  routing T_33_31.span4_vert_b_12 <X> T_33_31.lc_trk_g1_4
 (5 13)  (1731 509)  (1731 509)  routing T_33_31.span4_vert_b_12 <X> T_33_31.lc_trk_g1_4
 (7 13)  (1733 509)  (1733 509)  Enable bit of Mux _local_links/g1_mux_4 => span4_vert_b_12 lc_trk_g1_4


IO_Tile_0_30

 (5 0)  (12 480)  (12 480)  routing T_0_30.span4_horz_17 <X> T_0_30.lc_trk_g0_1
 (6 0)  (11 480)  (11 480)  routing T_0_30.span4_horz_17 <X> T_0_30.lc_trk_g0_1
 (7 0)  (10 480)  (10 480)  Enable bit of Mux _local_links/g0_mux_1 => span4_horz_17 lc_trk_g0_1
 (16 0)  (1 480)  (1 480)  IOB_0 IO Functioning bit
 (3 1)  (14 481)  (14 481)  IO control bit: IOLEFT_REN_1

 (17 2)  (0 482)  (0 482)  Enable bit of Mux _out_links/OutMuxb_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_8
 (17 3)  (0 483)  (0 483)  IOB_0 IO Functioning bit
 (4 4)  (13 484)  (13 484)  routing T_0_30.span12_horz_4 <X> T_0_30.lc_trk_g0_4
 (10 4)  (7 484)  (7 484)  routing T_0_30.lc_trk_g1_4 <X> T_0_30.wire_io_cluster/io_0/OUT_ENB
 (11 4)  (6 484)  (6 484)  routing T_0_30.lc_trk_g1_4 <X> T_0_30.wire_io_cluster/io_0/OUT_ENB
 (13 4)  (4 484)  (4 484)  routing T_0_30.lc_trk_g0_4 <X> T_0_30.wire_io_cluster/io_0/D_OUT_0
 (17 4)  (0 484)  (0 484)  IOB_0 IO Functioning bit
 (4 5)  (13 485)  (13 485)  routing T_0_30.span12_horz_4 <X> T_0_30.lc_trk_g0_4
 (5 5)  (12 485)  (12 485)  routing T_0_30.span12_horz_4 <X> T_0_30.lc_trk_g0_4
 (7 5)  (10 485)  (10 485)  Enable bit of Mux _local_links/g0_mux_4 => span12_horz_4 lc_trk_g0_4
 (11 5)  (6 485)  (6 485)  Enable bit of Mux _io_cluster/in_mux0_0 => lc_trk_g1_4 wire_io_cluster/io_0/OUT_ENB
 (13 5)  (4 485)  (4 485)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g0_4 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (15 486)  (15 486)  IO control bit: IOLEFT_REN_0

 (3 6)  (14 486)  (14 486)  IO control bit: IOLEFT_IE_1

 (0 9)  (17 489)  (17 489)  Enable bit of Mux _out_links/OutMux0_2 => wire_io_cluster/io_1/D_IN_0 span4_horz_4
 (3 9)  (14 489)  (14 489)  IO control bit: IOLEFT_IE_0

 (10 10)  (7 490)  (7 490)  routing T_0_30.lc_trk_g1_5 <X> T_0_30.wire_io_cluster/io_1/OUT_ENB
 (11 10)  (6 490)  (6 490)  routing T_0_30.lc_trk_g1_5 <X> T_0_30.wire_io_cluster/io_1/OUT_ENB
 (16 10)  (1 490)  (1 490)  IOB_1 IO Functioning bit
 (11 11)  (6 491)  (6 491)  Enable bit of Mux _io_cluster/in_mux1_0 => lc_trk_g1_5 wire_io_cluster/io_1/OUT_ENB
 (13 11)  (4 491)  (4 491)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_1 wire_io_cluster/io_1/D_OUT_0
 (4 12)  (13 492)  (13 492)  routing T_0_30.span4_vert_b_12 <X> T_0_30.lc_trk_g1_4
 (5 12)  (12 492)  (12 492)  routing T_0_30.span4_vert_b_13 <X> T_0_30.lc_trk_g1_5
 (7 12)  (10 492)  (10 492)  Enable bit of Mux _local_links/g1_mux_5 => span4_vert_b_13 lc_trk_g1_5
 (8 12)  (9 492)  (9 492)  routing T_0_30.span4_vert_b_13 <X> T_0_30.lc_trk_g1_5
 (5 13)  (12 493)  (12 493)  routing T_0_30.span4_vert_b_12 <X> T_0_30.lc_trk_g1_4
 (7 13)  (10 493)  (10 493)  Enable bit of Mux _local_links/g1_mux_4 => span4_vert_b_12 lc_trk_g1_4
 (17 13)  (0 493)  (0 493)  IOB_1 IO Functioning bit
 (17 14)  (0 494)  (0 494)  IOB_1 IO Functioning bit


LogicTile_3_30

 (9 6)  (135 486)  (135 486)  routing T_3_30.sp4_v_b_4 <X> T_3_30.sp4_h_l_41


LogicTile_4_30

 (8 4)  (188 484)  (188 484)  routing T_4_30.sp4_h_l_41 <X> T_4_30.sp4_h_r_4


LogicTile_6_30

 (13 14)  (301 494)  (301 494)  routing T_6_30.sp4_h_r_11 <X> T_6_30.sp4_v_t_46
 (12 15)  (300 495)  (300 495)  routing T_6_30.sp4_h_r_11 <X> T_6_30.sp4_v_t_46


RAM_Tile_8_30

 (3 1)  (399 481)  (399 481)  routing T_8_30.sp12_h_l_23 <X> T_8_30.sp12_v_b_0
 (8 4)  (404 484)  (404 484)  routing T_8_30.sp4_h_l_41 <X> T_8_30.sp4_h_r_4
 (8 7)  (404 487)  (404 487)  routing T_8_30.sp4_h_r_10 <X> T_8_30.sp4_v_t_41
 (9 7)  (405 487)  (405 487)  routing T_8_30.sp4_h_r_10 <X> T_8_30.sp4_v_t_41
 (10 7)  (406 487)  (406 487)  routing T_8_30.sp4_h_r_10 <X> T_8_30.sp4_v_t_41
 (4 10)  (400 490)  (400 490)  routing T_8_30.sp4_h_r_6 <X> T_8_30.sp4_v_t_43
 (5 11)  (401 491)  (401 491)  routing T_8_30.sp4_h_r_6 <X> T_8_30.sp4_v_t_43


LogicTile_10_30

 (4 2)  (496 482)  (496 482)  routing T_10_30.sp4_v_b_0 <X> T_10_30.sp4_v_t_37
 (3 3)  (495 483)  (495 483)  routing T_10_30.sp12_v_b_0 <X> T_10_30.sp12_h_l_23
 (11 15)  (503 495)  (503 495)  routing T_10_30.sp4_h_r_11 <X> T_10_30.sp4_h_l_46


LogicTile_11_30

 (4 2)  (550 482)  (550 482)  routing T_11_30.sp4_v_b_0 <X> T_11_30.sp4_v_t_37
 (8 5)  (554 485)  (554 485)  routing T_11_30.sp4_v_t_36 <X> T_11_30.sp4_v_b_4
 (10 5)  (556 485)  (556 485)  routing T_11_30.sp4_v_t_36 <X> T_11_30.sp4_v_b_4


LogicTile_12_30

 (8 5)  (608 485)  (608 485)  routing T_12_30.sp4_h_l_41 <X> T_12_30.sp4_v_b_4
 (9 5)  (609 485)  (609 485)  routing T_12_30.sp4_h_l_41 <X> T_12_30.sp4_v_b_4
 (4 11)  (604 491)  (604 491)  routing T_12_30.sp4_v_b_1 <X> T_12_30.sp4_h_l_43
 (10 14)  (610 494)  (610 494)  routing T_12_30.sp4_v_b_5 <X> T_12_30.sp4_h_l_47


LogicTile_14_30

 (3 0)  (711 480)  (711 480)  routing T_14_30.sp12_h_r_0 <X> T_14_30.sp12_v_b_0
 (3 1)  (711 481)  (711 481)  routing T_14_30.sp12_h_r_0 <X> T_14_30.sp12_v_b_0
 (10 13)  (718 493)  (718 493)  routing T_14_30.sp4_h_r_5 <X> T_14_30.sp4_v_b_10
 (12 14)  (720 494)  (720 494)  routing T_14_30.sp4_v_b_11 <X> T_14_30.sp4_h_l_46


LogicTile_16_30

 (6 10)  (822 490)  (822 490)  routing T_16_30.sp4_v_b_3 <X> T_16_30.sp4_v_t_43
 (5 11)  (821 491)  (821 491)  routing T_16_30.sp4_v_b_3 <X> T_16_30.sp4_v_t_43


LogicTile_18_30

 (12 4)  (940 484)  (940 484)  routing T_18_30.sp4_v_b_11 <X> T_18_30.sp4_h_r_5
 (11 5)  (939 485)  (939 485)  routing T_18_30.sp4_v_b_11 <X> T_18_30.sp4_h_r_5
 (13 5)  (941 485)  (941 485)  routing T_18_30.sp4_v_b_11 <X> T_18_30.sp4_h_r_5
 (11 7)  (939 487)  (939 487)  routing T_18_30.sp4_h_r_9 <X> T_18_30.sp4_h_l_40
 (13 7)  (941 487)  (941 487)  routing T_18_30.sp4_h_r_9 <X> T_18_30.sp4_h_l_40


LogicTile_19_30

 (6 8)  (988 488)  (988 488)  routing T_19_30.sp4_h_r_1 <X> T_19_30.sp4_v_b_6


LogicTile_20_30

 (6 2)  (1042 482)  (1042 482)  routing T_20_30.sp4_v_b_9 <X> T_20_30.sp4_v_t_37
 (5 3)  (1041 483)  (1041 483)  routing T_20_30.sp4_v_b_9 <X> T_20_30.sp4_v_t_37
 (8 4)  (1044 484)  (1044 484)  routing T_20_30.sp4_v_b_10 <X> T_20_30.sp4_h_r_4
 (9 4)  (1045 484)  (1045 484)  routing T_20_30.sp4_v_b_10 <X> T_20_30.sp4_h_r_4
 (10 4)  (1046 484)  (1046 484)  routing T_20_30.sp4_v_b_10 <X> T_20_30.sp4_h_r_4
 (19 13)  (1055 493)  (1055 493)  Enable bit of Mux _span_links/cross_mux_horz_0 => sp12_h_r_0 sp4_h_l_1
 (11 14)  (1047 494)  (1047 494)  routing T_20_30.sp4_v_b_3 <X> T_20_30.sp4_v_t_46
 (13 14)  (1049 494)  (1049 494)  routing T_20_30.sp4_v_b_3 <X> T_20_30.sp4_v_t_46


LogicTile_22_30

 (11 5)  (1155 485)  (1155 485)  routing T_22_30.sp4_h_l_40 <X> T_22_30.sp4_h_r_5
 (4 15)  (1148 495)  (1148 495)  routing T_22_30.sp4_h_r_1 <X> T_22_30.sp4_h_l_44
 (6 15)  (1150 495)  (1150 495)  routing T_22_30.sp4_h_r_1 <X> T_22_30.sp4_h_l_44


LogicTile_24_30

 (8 4)  (1260 484)  (1260 484)  routing T_24_30.sp4_h_l_41 <X> T_24_30.sp4_h_r_4


RAM_Tile_25_30

 (4 10)  (1310 490)  (1310 490)  routing T_25_30.sp4_v_b_6 <X> T_25_30.sp4_v_t_43


LogicTile_26_30

 (3 2)  (1351 482)  (1351 482)  routing T_26_30.sp12_h_r_0 <X> T_26_30.sp12_h_l_23
 (6 2)  (1354 482)  (1354 482)  routing T_26_30.sp4_v_b_9 <X> T_26_30.sp4_v_t_37
 (8 2)  (1356 482)  (1356 482)  routing T_26_30.sp4_v_t_36 <X> T_26_30.sp4_h_l_36
 (9 2)  (1357 482)  (1357 482)  routing T_26_30.sp4_v_t_36 <X> T_26_30.sp4_h_l_36
 (11 2)  (1359 482)  (1359 482)  routing T_26_30.sp4_v_b_11 <X> T_26_30.sp4_v_t_39
 (3 3)  (1351 483)  (1351 483)  routing T_26_30.sp12_h_r_0 <X> T_26_30.sp12_h_l_23
 (5 3)  (1353 483)  (1353 483)  routing T_26_30.sp4_v_b_9 <X> T_26_30.sp4_v_t_37
 (12 3)  (1360 483)  (1360 483)  routing T_26_30.sp4_v_b_11 <X> T_26_30.sp4_v_t_39
 (8 4)  (1356 484)  (1356 484)  routing T_26_30.sp4_v_b_4 <X> T_26_30.sp4_h_r_4
 (9 4)  (1357 484)  (1357 484)  routing T_26_30.sp4_v_b_4 <X> T_26_30.sp4_h_r_4
 (12 7)  (1360 487)  (1360 487)  routing T_26_30.sp4_h_l_40 <X> T_26_30.sp4_v_t_40
 (6 10)  (1354 490)  (1354 490)  routing T_26_30.sp4_v_b_3 <X> T_26_30.sp4_v_t_43
 (5 11)  (1353 491)  (1353 491)  routing T_26_30.sp4_v_b_3 <X> T_26_30.sp4_v_t_43


LogicTile_28_30

 (8 7)  (1464 487)  (1464 487)  routing T_28_30.sp4_h_l_41 <X> T_28_30.sp4_v_t_41


LogicTile_29_30

 (19 3)  (1529 483)  (1529 483)  Enable bit of Mux _span_links/cross_mux_vert_2 => sp12_v_t_2 sp4_v_t_3


LogicTile_30_30

 (8 7)  (1572 487)  (1572 487)  routing T_30_30.sp4_h_l_41 <X> T_30_30.sp4_v_t_41


LogicTile_32_30

 (3 2)  (1675 482)  (1675 482)  routing T_32_30.sp12_h_r_0 <X> T_32_30.sp12_h_l_23
 (3 3)  (1675 483)  (1675 483)  routing T_32_30.sp12_h_r_0 <X> T_32_30.sp12_h_l_23


IO_Tile_33_30

 (11 0)  (1737 480)  (1737 480)  routing T_33_30.span4_vert_b_0 <X> T_33_30.span4_vert_t_12
 (16 0)  (1742 480)  (1742 480)  IOB_0 IO Functioning bit
 (3 1)  (1729 481)  (1729 481)  IO control bit: IORIGHT_REN_1

 (4 1)  (1730 481)  (1730 481)  routing T_33_30.span4_vert_b_0 <X> T_33_30.lc_trk_g0_0
 (5 1)  (1731 481)  (1731 481)  routing T_33_30.span4_vert_b_0 <X> T_33_30.lc_trk_g0_0
 (7 1)  (1733 481)  (1733 481)  Enable bit of Mux _local_links/g0_mux_0 => span4_vert_b_0 lc_trk_g0_0
 (17 1)  (1743 481)  (1743 481)  Enable bit of Mux _out_links/OutMuxa_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_0
 (17 3)  (1743 483)  (1743 483)  IOB_0 IO Functioning bit
 (11 4)  (1737 484)  (1737 484)  routing T_33_30.lc_trk_g1_0 <X> T_33_30.wire_io_cluster/io_0/OUT_ENB
 (12 4)  (1738 484)  (1738 484)  routing T_33_30.lc_trk_g1_7 <X> T_33_30.wire_io_cluster/io_0/D_OUT_0
 (13 4)  (1739 484)  (1739 484)  routing T_33_30.lc_trk_g1_7 <X> T_33_30.wire_io_cluster/io_0/D_OUT_0
 (17 4)  (1743 484)  (1743 484)  IOB_0 IO Functioning bit
 (11 5)  (1737 485)  (1737 485)  Enable bit of Mux _io_cluster/in_mux0_0 => lc_trk_g1_0 wire_io_cluster/io_0/OUT_ENB
 (12 5)  (1738 485)  (1738 485)  routing T_33_30.lc_trk_g1_7 <X> T_33_30.wire_io_cluster/io_0/D_OUT_0
 (13 5)  (1739 485)  (1739 485)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g1_7 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (1728 486)  (1728 486)  IO control bit: IORIGHT_REN_0

 (3 6)  (1729 486)  (1729 486)  IO control bit: IORIGHT_IE_1

 (3 9)  (1729 489)  (1729 489)  IO control bit: IORIGHT_IE_0

 (4 9)  (1730 489)  (1730 489)  routing T_33_30.span4_vert_b_0 <X> T_33_30.lc_trk_g1_0
 (5 9)  (1731 489)  (1731 489)  routing T_33_30.span4_vert_b_0 <X> T_33_30.lc_trk_g1_0
 (7 9)  (1733 489)  (1733 489)  Enable bit of Mux _local_links/g1_mux_0 => span4_vert_b_0 lc_trk_g1_0
 (17 9)  (1743 489)  (1743 489)  Enable bit of Mux _out_links/OutMuxb_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_12
 (12 10)  (1738 490)  (1738 490)  routing T_33_30.lc_trk_g1_4 <X> T_33_30.wire_io_cluster/io_1/D_OUT_0
 (13 10)  (1739 490)  (1739 490)  routing T_33_30.lc_trk_g1_4 <X> T_33_30.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (1742 490)  (1742 490)  IOB_1 IO Functioning bit
 (11 11)  (1737 491)  (1737 491)  Enable bit of Mux _io_cluster/in_mux1_0 => lc_trk_g0_0 wire_io_cluster/io_1/OUT_ENB
 (13 11)  (1739 491)  (1739 491)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g1_4 wire_io_cluster/io_1/D_OUT_0
 (4 13)  (1730 493)  (1730 493)  routing T_33_30.span4_vert_b_4 <X> T_33_30.lc_trk_g1_4
 (5 13)  (1731 493)  (1731 493)  routing T_33_30.span4_vert_b_4 <X> T_33_30.lc_trk_g1_4
 (7 13)  (1733 493)  (1733 493)  Enable bit of Mux _local_links/g1_mux_4 => span4_vert_b_4 lc_trk_g1_4
 (17 13)  (1743 493)  (1743 493)  IOB_1 IO Functioning bit
 (5 14)  (1731 494)  (1731 494)  routing T_33_30.span4_vert_b_15 <X> T_33_30.lc_trk_g1_7
 (7 14)  (1733 494)  (1733 494)  Enable bit of Mux _local_links/g1_mux_7 => span4_vert_b_15 lc_trk_g1_7
 (8 14)  (1734 494)  (1734 494)  routing T_33_30.span4_vert_b_15 <X> T_33_30.lc_trk_g1_7
 (17 14)  (1743 494)  (1743 494)  IOB_1 IO Functioning bit


IO_Tile_0_29

 (11 0)  (6 464)  (6 464)  routing T_0_29.span4_vert_b_0 <X> T_0_29.span4_vert_t_12
 (3 1)  (14 465)  (14 465)  IO control bit: IOLEFT_REN_1

 (11 2)  (6 466)  (6 466)  routing T_0_29.span4_horz_7 <X> T_0_29.span4_vert_t_13
 (12 2)  (5 466)  (5 466)  routing T_0_29.span4_horz_7 <X> T_0_29.span4_vert_t_13
 (2 6)  (15 470)  (15 470)  IO control bit: IOLEFT_REN_0



LogicTile_4_29

 (3 4)  (183 468)  (183 468)  routing T_4_29.sp12_v_t_23 <X> T_4_29.sp12_h_r_0
 (13 6)  (193 470)  (193 470)  routing T_4_29.sp4_h_r_5 <X> T_4_29.sp4_v_t_40
 (12 7)  (192 471)  (192 471)  routing T_4_29.sp4_h_r_5 <X> T_4_29.sp4_v_t_40
 (8 10)  (188 474)  (188 474)  routing T_4_29.sp4_v_t_36 <X> T_4_29.sp4_h_l_42
 (9 10)  (189 474)  (189 474)  routing T_4_29.sp4_v_t_36 <X> T_4_29.sp4_h_l_42
 (10 10)  (190 474)  (190 474)  routing T_4_29.sp4_v_t_36 <X> T_4_29.sp4_h_l_42


LogicTile_5_29

 (3 4)  (237 468)  (237 468)  routing T_5_29.sp12_v_t_23 <X> T_5_29.sp12_h_r_0


LogicTile_6_29

 (3 0)  (291 464)  (291 464)  routing T_6_29.sp12_v_t_23 <X> T_6_29.sp12_v_b_0
 (3 4)  (291 468)  (291 468)  routing T_6_29.sp12_v_t_23 <X> T_6_29.sp12_h_r_0


LogicTile_7_29

 (13 2)  (355 466)  (355 466)  routing T_7_29.sp4_h_r_2 <X> T_7_29.sp4_v_t_39
 (12 3)  (354 467)  (354 467)  routing T_7_29.sp4_h_r_2 <X> T_7_29.sp4_v_t_39


RAM_Tile_8_29

 (11 7)  (407 471)  (407 471)  routing T_8_29.sp4_h_r_9 <X> T_8_29.sp4_h_l_40
 (13 7)  (409 471)  (409 471)  routing T_8_29.sp4_h_r_9 <X> T_8_29.sp4_h_l_40


LogicTile_10_29

 (2 0)  (494 464)  (494 464)  Enable bit of Mux _span_links/cross_mux_horz_4 => sp12_h_r_8 sp4_h_l_5


LogicTile_11_29

 (13 3)  (559 467)  (559 467)  routing T_11_29.sp4_v_b_9 <X> T_11_29.sp4_h_l_39


LogicTile_12_29

 (2 4)  (602 468)  (602 468)  Enable bit of Mux _span_links/cross_mux_horz_6 => sp12_h_r_12 sp4_h_l_7
 (2 8)  (602 472)  (602 472)  Enable bit of Mux _span_links/cross_mux_horz_8 => sp12_h_r_16 sp4_h_l_9
 (5 14)  (605 478)  (605 478)  routing T_12_29.sp4_v_b_9 <X> T_12_29.sp4_h_l_44


LogicTile_13_29

 (12 5)  (666 469)  (666 469)  routing T_13_29.sp4_h_r_5 <X> T_13_29.sp4_v_b_5
 (11 12)  (665 476)  (665 476)  routing T_13_29.sp4_h_l_40 <X> T_13_29.sp4_v_b_11
 (13 12)  (667 476)  (667 476)  routing T_13_29.sp4_h_l_40 <X> T_13_29.sp4_v_b_11
 (12 13)  (666 477)  (666 477)  routing T_13_29.sp4_h_l_40 <X> T_13_29.sp4_v_b_11


LogicTile_14_29

 (2 0)  (710 464)  (710 464)  Enable bit of Mux _span_links/cross_mux_horz_4 => sp12_h_r_8 sp4_h_l_5


LogicTile_15_29

 (9 1)  (771 465)  (771 465)  routing T_15_29.sp4_v_t_36 <X> T_15_29.sp4_v_b_1
 (4 4)  (766 468)  (766 468)  routing T_15_29.sp4_h_l_44 <X> T_15_29.sp4_v_b_3
 (6 4)  (768 468)  (768 468)  routing T_15_29.sp4_h_l_44 <X> T_15_29.sp4_v_b_3
 (5 5)  (767 469)  (767 469)  routing T_15_29.sp4_h_l_44 <X> T_15_29.sp4_v_b_3
 (8 9)  (770 473)  (770 473)  routing T_15_29.sp4_h_l_42 <X> T_15_29.sp4_v_b_7
 (9 9)  (771 473)  (771 473)  routing T_15_29.sp4_h_l_42 <X> T_15_29.sp4_v_b_7
 (2 12)  (764 476)  (764 476)  Enable bit of Mux _span_links/cross_mux_horz_10 => sp12_h_r_20 sp4_h_l_11


LogicTile_16_29

 (3 1)  (819 465)  (819 465)  routing T_16_29.sp12_h_l_23 <X> T_16_29.sp12_v_b_0
 (8 1)  (824 465)  (824 465)  routing T_16_29.sp4_h_r_1 <X> T_16_29.sp4_v_b_1
 (5 9)  (821 473)  (821 473)  routing T_16_29.sp4_h_r_6 <X> T_16_29.sp4_v_b_6


LogicTile_17_29

 (12 8)  (886 472)  (886 472)  routing T_17_29.sp4_v_b_2 <X> T_17_29.sp4_h_r_8
 (11 9)  (885 473)  (885 473)  routing T_17_29.sp4_v_b_2 <X> T_17_29.sp4_h_r_8
 (13 9)  (887 473)  (887 473)  routing T_17_29.sp4_v_b_2 <X> T_17_29.sp4_h_r_8
 (19 13)  (893 477)  (893 477)  Enable bit of Mux _span_links/cross_mux_horz_0 => sp12_h_r_0 sp4_h_l_1


LogicTile_18_29

 (3 0)  (931 464)  (931 464)  routing T_18_29.sp12_h_r_0 <X> T_18_29.sp12_v_b_0
 (3 1)  (931 465)  (931 465)  routing T_18_29.sp12_h_r_0 <X> T_18_29.sp12_v_b_0
 (13 12)  (941 476)  (941 476)  routing T_18_29.sp4_h_l_46 <X> T_18_29.sp4_v_b_11
 (12 13)  (940 477)  (940 477)  routing T_18_29.sp4_h_l_46 <X> T_18_29.sp4_v_b_11


LogicTile_19_29

 (9 3)  (991 467)  (991 467)  routing T_19_29.sp4_v_b_1 <X> T_19_29.sp4_v_t_36
 (3 12)  (985 476)  (985 476)  routing T_19_29.sp12_v_b_1 <X> T_19_29.sp12_h_r_1
 (3 13)  (985 477)  (985 477)  routing T_19_29.sp12_v_b_1 <X> T_19_29.sp12_h_r_1


LogicTile_20_29

 (5 10)  (1041 474)  (1041 474)  routing T_20_29.sp4_h_r_3 <X> T_20_29.sp4_h_l_43
 (4 11)  (1040 475)  (1040 475)  routing T_20_29.sp4_h_r_3 <X> T_20_29.sp4_h_l_43


LogicTile_21_29

 (11 9)  (1101 473)  (1101 473)  routing T_21_29.sp4_h_l_45 <X> T_21_29.sp4_h_r_8
 (19 15)  (1109 479)  (1109 479)  Enable bit of Mux _span_links/cross_mux_horz_2 => sp12_h_l_3 sp4_h_r_14


LogicTile_22_29

 (3 3)  (1147 467)  (1147 467)  routing T_22_29.sp12_v_b_0 <X> T_22_29.sp12_h_l_23


LogicTile_24_29

 (1 3)  (1253 467)  (1253 467)  Enable bit of Mux _span_links/cross_mux_horz_5 => sp12_h_r_10 sp4_h_l_4


RAM_Tile_25_29

 (3 0)  (1309 464)  (1309 464)  routing T_25_29.sp12_v_t_23 <X> T_25_29.sp12_v_b_0
 (8 4)  (1314 468)  (1314 468)  routing T_25_29.sp4_h_l_45 <X> T_25_29.sp4_h_r_4
 (10 4)  (1316 468)  (1316 468)  routing T_25_29.sp4_h_l_45 <X> T_25_29.sp4_h_r_4
 (19 6)  (1325 470)  (1325 470)  Enable bit of Mux _span_links/cross_mux_vert_7 => sp12_v_t_12 sp4_v_t_6


LogicTile_26_29

 (3 0)  (1351 464)  (1351 464)  routing T_26_29.sp12_v_t_23 <X> T_26_29.sp12_v_b_0


LogicTile_27_29

 (8 7)  (1410 471)  (1410 471)  routing T_27_29.sp4_h_l_41 <X> T_27_29.sp4_v_t_41


LogicTile_29_29

 (3 2)  (1513 466)  (1513 466)  routing T_29_29.sp12_v_t_23 <X> T_29_29.sp12_h_l_23
 (6 14)  (1516 478)  (1516 478)  routing T_29_29.sp4_h_l_41 <X> T_29_29.sp4_v_t_44


LogicTile_30_29

 (3 2)  (1567 466)  (1567 466)  routing T_30_29.sp12_h_r_0 <X> T_30_29.sp12_h_l_23
 (3 3)  (1567 467)  (1567 467)  routing T_30_29.sp12_h_r_0 <X> T_30_29.sp12_h_l_23
 (8 4)  (1572 468)  (1572 468)  routing T_30_29.sp4_v_b_4 <X> T_30_29.sp4_h_r_4
 (9 4)  (1573 468)  (1573 468)  routing T_30_29.sp4_v_b_4 <X> T_30_29.sp4_h_r_4
 (2 14)  (1566 478)  (1566 478)  Enable bit of Mux _span_links/cross_mux_horz_11 => sp12_h_l_21 sp4_h_l_10


LogicTile_31_29

 (3 2)  (1621 466)  (1621 466)  routing T_31_29.sp12_v_t_23 <X> T_31_29.sp12_h_l_23
 (3 15)  (1621 479)  (1621 479)  routing T_31_29.sp12_h_l_22 <X> T_31_29.sp12_v_t_22


IO_Tile_33_29

 (3 1)  (1729 465)  (1729 465)  IO control bit: IORIGHT_REN_1

 (2 6)  (1728 470)  (1728 470)  IO control bit: IORIGHT_REN_0

 (3 6)  (1729 470)  (1729 470)  IO control bit: IORIGHT_IE_1

 (16 9)  (1742 473)  (1742 473)  Enable bit of Mux _out_links/OutMuxa_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_4
 (10 10)  (1736 474)  (1736 474)  routing T_33_29.lc_trk_g1_7 <X> T_33_29.wire_io_cluster/io_1/OUT_ENB
 (11 10)  (1737 474)  (1737 474)  routing T_33_29.lc_trk_g1_7 <X> T_33_29.wire_io_cluster/io_1/OUT_ENB
 (12 10)  (1738 474)  (1738 474)  routing T_33_29.lc_trk_g1_4 <X> T_33_29.wire_io_cluster/io_1/D_OUT_0
 (13 10)  (1739 474)  (1739 474)  routing T_33_29.lc_trk_g1_4 <X> T_33_29.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (1742 474)  (1742 474)  IOB_1 IO Functioning bit
 (10 11)  (1736 475)  (1736 475)  routing T_33_29.lc_trk_g1_7 <X> T_33_29.wire_io_cluster/io_1/OUT_ENB
 (11 11)  (1737 475)  (1737 475)  Enable bit of Mux _io_cluster/in_mux1_0 => lc_trk_g1_7 wire_io_cluster/io_1/OUT_ENB
 (13 11)  (1739 475)  (1739 475)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g1_4 wire_io_cluster/io_1/D_OUT_0
 (11 12)  (1737 476)  (1737 476)  routing T_33_29.span4_vert_b_3 <X> T_33_29.span4_vert_t_15
 (4 13)  (1730 477)  (1730 477)  routing T_33_29.span4_horz_28 <X> T_33_29.lc_trk_g1_4
 (5 13)  (1731 477)  (1731 477)  routing T_33_29.span4_horz_28 <X> T_33_29.lc_trk_g1_4
 (6 13)  (1732 477)  (1732 477)  routing T_33_29.span4_horz_28 <X> T_33_29.lc_trk_g1_4
 (7 13)  (1733 477)  (1733 477)  Enable bit of Mux _local_links/g1_mux_4 => span4_horz_28 lc_trk_g1_4
 (17 13)  (1743 477)  (1743 477)  IOB_1 IO Functioning bit
 (5 14)  (1731 478)  (1731 478)  routing T_33_29.span4_horz_47 <X> T_33_29.lc_trk_g1_7
 (6 14)  (1732 478)  (1732 478)  routing T_33_29.span4_horz_47 <X> T_33_29.lc_trk_g1_7
 (7 14)  (1733 478)  (1733 478)  Enable bit of Mux _local_links/g1_mux_7 => span4_horz_47 lc_trk_g1_7
 (8 14)  (1734 478)  (1734 478)  routing T_33_29.span4_horz_47 <X> T_33_29.lc_trk_g1_7
 (17 14)  (1743 478)  (1743 478)  IOB_1 IO Functioning bit
 (8 15)  (1734 479)  (1734 479)  routing T_33_29.span4_horz_47 <X> T_33_29.lc_trk_g1_7


IO_Tile_0_28

 (16 0)  (1 448)  (1 448)  IOB_0 IO Functioning bit
 (3 1)  (14 449)  (14 449)  IO control bit: IOLEFT_REN_1

 (17 1)  (0 449)  (0 449)  Enable bit of Mux _out_links/OutMuxa_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_0
 (17 2)  (0 450)  (0 450)  Enable bit of Mux _out_links/OutMuxb_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_8
 (17 3)  (0 451)  (0 451)  IOB_0 IO Functioning bit
 (10 4)  (7 452)  (7 452)  routing T_0_28.lc_trk_g1_4 <X> T_0_28.wire_io_cluster/io_0/OUT_ENB
 (11 4)  (6 452)  (6 452)  routing T_0_28.lc_trk_g1_4 <X> T_0_28.wire_io_cluster/io_0/OUT_ENB
 (12 4)  (5 452)  (5 452)  routing T_0_28.lc_trk_g1_7 <X> T_0_28.wire_io_cluster/io_0/D_OUT_0
 (13 4)  (4 452)  (4 452)  routing T_0_28.lc_trk_g1_7 <X> T_0_28.wire_io_cluster/io_0/D_OUT_0
 (17 4)  (0 452)  (0 452)  IOB_0 IO Functioning bit
 (4 5)  (13 453)  (13 453)  routing T_0_28.span4_vert_b_4 <X> T_0_28.lc_trk_g0_4
 (5 5)  (12 453)  (12 453)  routing T_0_28.span4_vert_b_4 <X> T_0_28.lc_trk_g0_4
 (7 5)  (10 453)  (10 453)  Enable bit of Mux _local_links/g0_mux_4 => span4_vert_b_4 lc_trk_g0_4
 (11 5)  (6 453)  (6 453)  Enable bit of Mux _io_cluster/in_mux0_0 => lc_trk_g1_4 wire_io_cluster/io_0/OUT_ENB
 (12 5)  (5 453)  (5 453)  routing T_0_28.lc_trk_g1_7 <X> T_0_28.wire_io_cluster/io_0/D_OUT_0
 (13 5)  (4 453)  (4 453)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g1_7 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (15 454)  (15 454)  IO control bit: IOLEFT_REN_0

 (3 6)  (14 454)  (14 454)  IO control bit: IOLEFT_IE_1

 (16 8)  (1 456)  (1 456)  Enable bit of Mux _out_links/OutMuxc_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_20
 (3 9)  (14 457)  (14 457)  IO control bit: IOLEFT_IE_0

 (5 9)  (12 457)  (12 457)  routing T_0_28.span4_horz_16 <X> T_0_28.lc_trk_g1_0
 (6 9)  (11 457)  (11 457)  routing T_0_28.span4_horz_16 <X> T_0_28.lc_trk_g1_0
 (7 9)  (10 457)  (10 457)  Enable bit of Mux _local_links/g1_mux_0 => span4_horz_16 lc_trk_g1_0
 (17 9)  (0 457)  (0 457)  Enable bit of Mux _out_links/OutMuxb_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_12
 (10 10)  (7 458)  (7 458)  routing T_0_28.lc_trk_g0_4 <X> T_0_28.wire_io_cluster/io_1/OUT_ENB
 (12 10)  (5 458)  (5 458)  routing T_0_28.lc_trk_g1_0 <X> T_0_28.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (1 458)  (1 458)  IOB_1 IO Functioning bit
 (11 11)  (6 459)  (6 459)  Enable bit of Mux _io_cluster/in_mux1_0 => lc_trk_g0_4 wire_io_cluster/io_1/OUT_ENB
 (13 11)  (4 459)  (4 459)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g1_0 wire_io_cluster/io_1/D_OUT_0
 (4 13)  (13 461)  (13 461)  routing T_0_28.span4_vert_b_4 <X> T_0_28.lc_trk_g1_4
 (5 13)  (12 461)  (12 461)  routing T_0_28.span4_vert_b_4 <X> T_0_28.lc_trk_g1_4
 (7 13)  (10 461)  (10 461)  Enable bit of Mux _local_links/g1_mux_4 => span4_vert_b_4 lc_trk_g1_4
 (17 13)  (0 461)  (0 461)  IOB_1 IO Functioning bit
 (5 14)  (12 462)  (12 462)  routing T_0_28.span4_vert_b_7 <X> T_0_28.lc_trk_g1_7
 (7 14)  (10 462)  (10 462)  Enable bit of Mux _local_links/g1_mux_7 => span4_vert_b_7 lc_trk_g1_7
 (17 14)  (0 462)  (0 462)  IOB_1 IO Functioning bit
 (8 15)  (9 463)  (9 463)  routing T_0_28.span4_vert_b_7 <X> T_0_28.lc_trk_g1_7


LogicTile_2_28

 (3 1)  (75 449)  (75 449)  routing T_2_28.sp12_h_l_23 <X> T_2_28.sp12_v_b_0


LogicTile_3_28

 (12 6)  (138 454)  (138 454)  routing T_3_28.sp4_h_r_2 <X> T_3_28.sp4_h_l_40
 (13 7)  (139 455)  (139 455)  routing T_3_28.sp4_h_r_2 <X> T_3_28.sp4_h_l_40


LogicTile_6_28

 (3 5)  (291 453)  (291 453)  routing T_6_28.sp12_h_l_23 <X> T_6_28.sp12_h_r_0


LogicTile_7_28

 (12 2)  (354 450)  (354 450)  routing T_7_28.sp4_h_r_11 <X> T_7_28.sp4_h_l_39
 (13 3)  (355 451)  (355 451)  routing T_7_28.sp4_h_r_11 <X> T_7_28.sp4_h_l_39


RAM_Tile_8_28

 (3 5)  (399 453)  (399 453)  routing T_8_28.sp12_h_l_23 <X> T_8_28.sp12_h_r_0


LogicTile_11_28

 (13 15)  (559 463)  (559 463)  routing T_11_28.sp4_v_b_6 <X> T_11_28.sp4_h_l_46


LogicTile_12_28

 (3 1)  (603 449)  (603 449)  routing T_12_28.sp12_h_l_23 <X> T_12_28.sp12_v_b_0


LogicTile_16_28

 (5 4)  (821 452)  (821 452)  routing T_16_28.sp4_v_b_3 <X> T_16_28.sp4_h_r_3
 (6 5)  (822 453)  (822 453)  routing T_16_28.sp4_v_b_3 <X> T_16_28.sp4_h_r_3
 (2 8)  (818 456)  (818 456)  Enable bit of Mux _span_links/cross_mux_horz_8 => sp12_h_r_16 sp4_h_l_9


LogicTile_18_28

 (3 1)  (931 449)  (931 449)  routing T_18_28.sp12_h_l_23 <X> T_18_28.sp12_v_b_0


LogicTile_19_28

 (19 1)  (1001 449)  (1001 449)  Enable bit of Mux _span_links/cross_mux_vert_0 => sp12_v_b_1 sp4_v_t_1
 (4 4)  (986 452)  (986 452)  routing T_19_28.sp4_h_l_44 <X> T_19_28.sp4_v_b_3
 (6 4)  (988 452)  (988 452)  routing T_19_28.sp4_h_l_44 <X> T_19_28.sp4_v_b_3
 (5 5)  (987 453)  (987 453)  routing T_19_28.sp4_h_l_44 <X> T_19_28.sp4_v_b_3
 (9 7)  (991 455)  (991 455)  routing T_19_28.sp4_v_b_8 <X> T_19_28.sp4_v_t_41
 (10 7)  (992 455)  (992 455)  routing T_19_28.sp4_v_b_8 <X> T_19_28.sp4_v_t_41


LogicTile_20_28

 (11 13)  (1047 461)  (1047 461)  routing T_20_28.sp4_h_l_38 <X> T_20_28.sp4_h_r_11
 (13 13)  (1049 461)  (1049 461)  routing T_20_28.sp4_h_l_38 <X> T_20_28.sp4_h_r_11


LogicTile_24_28

 (11 13)  (1263 461)  (1263 461)  routing T_24_28.sp4_h_l_46 <X> T_24_28.sp4_h_r_11


LogicTile_28_28

 (12 0)  (1468 448)  (1468 448)  routing T_28_28.sp4_h_l_46 <X> T_28_28.sp4_h_r_2
 (13 1)  (1469 449)  (1469 449)  routing T_28_28.sp4_h_l_46 <X> T_28_28.sp4_h_r_2


LogicTile_30_28

 (19 4)  (1583 452)  (1583 452)  Enable bit of Mux _span_links/cross_mux_vert_5 => sp12_v_b_11 sp4_v_b_17


LogicTile_32_28

 (8 12)  (1680 460)  (1680 460)  routing T_32_28.sp4_h_l_39 <X> T_32_28.sp4_h_r_10
 (10 12)  (1682 460)  (1682 460)  routing T_32_28.sp4_h_l_39 <X> T_32_28.sp4_h_r_10


IO_Tile_33_28

 (16 0)  (1742 448)  (1742 448)  IOB_0 IO Functioning bit
 (3 1)  (1729 449)  (1729 449)  IO control bit: IORIGHT_REN_1

 (4 2)  (1730 450)  (1730 450)  routing T_33_28.span4_horz_10 <X> T_33_28.lc_trk_g0_2
 (4 3)  (1730 451)  (1730 451)  routing T_33_28.span4_horz_10 <X> T_33_28.lc_trk_g0_2
 (6 3)  (1732 451)  (1732 451)  routing T_33_28.span4_horz_10 <X> T_33_28.lc_trk_g0_2
 (7 3)  (1733 451)  (1733 451)  Enable bit of Mux _local_links/g0_mux_2 => span4_horz_10 lc_trk_g0_2
 (17 3)  (1743 451)  (1743 451)  IOB_0 IO Functioning bit
 (16 4)  (1742 452)  (1742 452)  IOB_0 IO Functioning bit
 (12 5)  (1738 453)  (1738 453)  routing T_33_28.lc_trk_g0_2 <X> T_33_28.wire_io_cluster/io_0/D_OUT_0
 (13 5)  (1739 453)  (1739 453)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g0_2 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (1728 454)  (1728 454)  IO control bit: IORIGHT_REN_0



IO_Tile_0_27

 (4 0)  (13 432)  (13 432)  routing T_0_27.span4_vert_b_8 <X> T_0_27.lc_trk_g0_0
 (16 0)  (1 432)  (1 432)  IOB_0 IO Functioning bit
 (3 1)  (14 433)  (14 433)  IO control bit: IOLEFT_REN_1

 (5 1)  (12 433)  (12 433)  routing T_0_27.span4_vert_b_8 <X> T_0_27.lc_trk_g0_0
 (7 1)  (10 433)  (10 433)  Enable bit of Mux _local_links/g0_mux_0 => span4_vert_b_8 lc_trk_g0_0
 (17 2)  (0 434)  (0 434)  Enable bit of Mux _out_links/OutMuxb_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_8
 (17 3)  (0 435)  (0 435)  IOB_0 IO Functioning bit
 (11 4)  (6 436)  (6 436)  routing T_0_27.lc_trk_g1_0 <X> T_0_27.wire_io_cluster/io_0/OUT_ENB
 (12 4)  (5 436)  (5 436)  routing T_0_27.lc_trk_g1_7 <X> T_0_27.wire_io_cluster/io_0/D_OUT_0
 (13 4)  (4 436)  (4 436)  routing T_0_27.lc_trk_g1_7 <X> T_0_27.wire_io_cluster/io_0/D_OUT_0
 (17 4)  (0 436)  (0 436)  IOB_0 IO Functioning bit
 (11 5)  (6 437)  (6 437)  Enable bit of Mux _io_cluster/in_mux0_0 => lc_trk_g1_0 wire_io_cluster/io_0/OUT_ENB
 (12 5)  (5 437)  (5 437)  routing T_0_27.lc_trk_g1_7 <X> T_0_27.wire_io_cluster/io_0/D_OUT_0
 (13 5)  (4 437)  (4 437)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g1_7 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (15 438)  (15 438)  IO control bit: IOLEFT_REN_0

 (3 6)  (14 438)  (14 438)  IO control bit: IOLEFT_IE_1

 (4 8)  (13 440)  (13 440)  routing T_0_27.span4_vert_b_8 <X> T_0_27.lc_trk_g1_0
 (3 9)  (14 441)  (14 441)  IO control bit: IOLEFT_IE_0

 (5 9)  (12 441)  (12 441)  routing T_0_27.span4_vert_b_8 <X> T_0_27.lc_trk_g1_0
 (7 9)  (10 441)  (10 441)  Enable bit of Mux _local_links/g1_mux_0 => span4_vert_b_8 lc_trk_g1_0
 (17 9)  (0 441)  (0 441)  Enable bit of Mux _out_links/OutMuxb_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_12
 (12 10)  (5 442)  (5 442)  routing T_0_27.lc_trk_g1_6 <X> T_0_27.wire_io_cluster/io_1/D_OUT_0
 (13 10)  (4 442)  (4 442)  routing T_0_27.lc_trk_g1_6 <X> T_0_27.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (1 442)  (1 442)  IOB_1 IO Functioning bit
 (11 11)  (6 443)  (6 443)  Enable bit of Mux _io_cluster/in_mux1_0 => lc_trk_g0_0 wire_io_cluster/io_1/OUT_ENB
 (12 11)  (5 443)  (5 443)  routing T_0_27.lc_trk_g1_6 <X> T_0_27.wire_io_cluster/io_1/D_OUT_0
 (13 11)  (4 443)  (4 443)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g1_6 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (0 445)  (0 445)  IOB_1 IO Functioning bit
 (5 14)  (12 446)  (12 446)  routing T_0_27.span4_vert_b_7 <X> T_0_27.lc_trk_g1_7
 (7 14)  (10 446)  (10 446)  Enable bit of Mux _local_links/g1_mux_7 => span4_vert_b_7 lc_trk_g1_7
 (17 14)  (0 446)  (0 446)  IOB_1 IO Functioning bit
 (4 15)  (13 447)  (13 447)  routing T_0_27.span4_vert_b_6 <X> T_0_27.lc_trk_g1_6
 (5 15)  (12 447)  (12 447)  routing T_0_27.span4_vert_b_6 <X> T_0_27.lc_trk_g1_6
 (7 15)  (10 447)  (10 447)  Enable bit of Mux _local_links/g1_mux_6 => span4_vert_b_6 lc_trk_g1_6
 (8 15)  (9 447)  (9 447)  routing T_0_27.span4_vert_b_7 <X> T_0_27.lc_trk_g1_7


LogicTile_3_27

 (3 4)  (129 436)  (129 436)  routing T_3_27.sp12_v_t_23 <X> T_3_27.sp12_h_r_0


LogicTile_4_27

 (3 4)  (183 436)  (183 436)  routing T_4_27.sp12_v_t_23 <X> T_4_27.sp12_h_r_0


LogicTile_6_27

 (3 1)  (291 433)  (291 433)  routing T_6_27.sp12_h_l_23 <X> T_6_27.sp12_v_b_0
 (3 5)  (291 437)  (291 437)  routing T_6_27.sp12_h_l_23 <X> T_6_27.sp12_h_r_0


RAM_Tile_8_27

 (3 5)  (399 437)  (399 437)  routing T_8_27.sp12_h_l_23 <X> T_8_27.sp12_h_r_0


LogicTile_11_27

 (2 8)  (548 440)  (548 440)  Enable bit of Mux _span_links/cross_mux_horz_8 => sp12_h_r_16 sp4_h_l_9


LogicTile_12_27

 (8 1)  (608 433)  (608 433)  routing T_12_27.sp4_h_r_1 <X> T_12_27.sp4_v_b_1
 (2 8)  (602 440)  (602 440)  Enable bit of Mux _span_links/cross_mux_horz_8 => sp12_h_r_16 sp4_h_l_9
 (8 9)  (608 441)  (608 441)  routing T_12_27.sp4_h_r_7 <X> T_12_27.sp4_v_b_7
 (12 13)  (612 445)  (612 445)  routing T_12_27.sp4_h_r_11 <X> T_12_27.sp4_v_b_11


LogicTile_13_27

 (6 0)  (660 432)  (660 432)  routing T_13_27.sp4_h_r_7 <X> T_13_27.sp4_v_b_0
 (2 4)  (656 436)  (656 436)  Enable bit of Mux _span_links/cross_mux_horz_6 => sp12_h_r_12 sp4_h_l_7
 (2 12)  (656 444)  (656 444)  Enable bit of Mux _span_links/cross_mux_horz_10 => sp12_h_r_20 sp4_h_l_11
 (12 13)  (666 445)  (666 445)  routing T_13_27.sp4_h_r_11 <X> T_13_27.sp4_v_b_11


LogicTile_14_27

 (5 0)  (713 432)  (713 432)  routing T_14_27.sp4_h_l_44 <X> T_14_27.sp4_h_r_0
 (4 1)  (712 433)  (712 433)  routing T_14_27.sp4_h_l_44 <X> T_14_27.sp4_h_r_0
 (2 4)  (710 436)  (710 436)  Enable bit of Mux _span_links/cross_mux_horz_6 => sp12_h_r_12 sp4_h_l_7


LogicTile_15_27

 (4 4)  (766 436)  (766 436)  routing T_15_27.sp4_h_l_44 <X> T_15_27.sp4_v_b_3
 (6 4)  (768 436)  (768 436)  routing T_15_27.sp4_h_l_44 <X> T_15_27.sp4_v_b_3
 (5 5)  (767 437)  (767 437)  routing T_15_27.sp4_h_l_44 <X> T_15_27.sp4_v_b_3


LogicTile_16_27

 (3 1)  (819 433)  (819 433)  routing T_16_27.sp12_h_l_23 <X> T_16_27.sp12_v_b_0
 (8 2)  (824 434)  (824 434)  routing T_16_27.sp4_h_r_1 <X> T_16_27.sp4_h_l_36
 (11 10)  (827 442)  (827 442)  routing T_16_27.sp4_v_b_0 <X> T_16_27.sp4_v_t_45
 (13 10)  (829 442)  (829 442)  routing T_16_27.sp4_v_b_0 <X> T_16_27.sp4_v_t_45
 (2 12)  (818 444)  (818 444)  Enable bit of Mux _span_links/cross_mux_horz_10 => sp12_h_r_20 sp4_h_l_11


LogicTile_17_27

 (8 1)  (882 433)  (882 433)  routing T_17_27.sp4_h_l_42 <X> T_17_27.sp4_v_b_1
 (9 1)  (883 433)  (883 433)  routing T_17_27.sp4_h_l_42 <X> T_17_27.sp4_v_b_1
 (10 1)  (884 433)  (884 433)  routing T_17_27.sp4_h_l_42 <X> T_17_27.sp4_v_b_1
 (19 13)  (893 445)  (893 445)  Enable bit of Mux _span_links/cross_mux_horz_0 => sp12_h_r_0 sp4_h_l_1
 (11 15)  (885 447)  (885 447)  routing T_17_27.sp4_h_r_3 <X> T_17_27.sp4_h_l_46
 (13 15)  (887 447)  (887 447)  routing T_17_27.sp4_h_r_3 <X> T_17_27.sp4_h_l_46


LogicTile_18_27

 (4 0)  (932 432)  (932 432)  routing T_18_27.sp4_h_l_37 <X> T_18_27.sp4_v_b_0
 (5 1)  (933 433)  (933 433)  routing T_18_27.sp4_h_l_37 <X> T_18_27.sp4_v_b_0
 (3 12)  (931 444)  (931 444)  routing T_18_27.sp12_v_b_1 <X> T_18_27.sp12_h_r_1
 (3 13)  (931 445)  (931 445)  routing T_18_27.sp12_v_b_1 <X> T_18_27.sp12_h_r_1
 (19 15)  (947 447)  (947 447)  Enable bit of Mux _span_links/cross_mux_horz_2 => sp12_h_l_3 sp4_h_r_14


LogicTile_19_27

 (3 2)  (985 434)  (985 434)  routing T_19_27.sp12_h_r_0 <X> T_19_27.sp12_h_l_23
 (3 3)  (985 435)  (985 435)  routing T_19_27.sp12_h_r_0 <X> T_19_27.sp12_h_l_23
 (13 12)  (995 444)  (995 444)  routing T_19_27.sp4_h_l_46 <X> T_19_27.sp4_v_b_11
 (12 13)  (994 445)  (994 445)  routing T_19_27.sp4_h_l_46 <X> T_19_27.sp4_v_b_11


LogicTile_20_27

 (11 14)  (1047 446)  (1047 446)  routing T_20_27.sp4_v_b_8 <X> T_20_27.sp4_v_t_46
 (12 15)  (1048 447)  (1048 447)  routing T_20_27.sp4_v_b_8 <X> T_20_27.sp4_v_t_46


LogicTile_28_27

 (3 2)  (1459 434)  (1459 434)  routing T_28_27.sp12_v_t_23 <X> T_28_27.sp12_h_l_23


LogicTile_29_27

 (8 0)  (1518 432)  (1518 432)  routing T_29_27.sp4_v_b_1 <X> T_29_27.sp4_h_r_1
 (9 0)  (1519 432)  (1519 432)  routing T_29_27.sp4_v_b_1 <X> T_29_27.sp4_h_r_1
 (3 2)  (1513 434)  (1513 434)  routing T_29_27.sp12_v_t_23 <X> T_29_27.sp12_h_l_23
 (2 14)  (1512 446)  (1512 446)  Enable bit of Mux _span_links/cross_mux_horz_11 => sp12_h_l_21 sp4_h_l_10


LogicTile_31_27

 (3 2)  (1621 434)  (1621 434)  routing T_31_27.sp12_v_t_23 <X> T_31_27.sp12_h_l_23


LogicTile_32_27

 (9 0)  (1681 432)  (1681 432)  routing T_32_27.sp4_h_l_47 <X> T_32_27.sp4_h_r_1
 (10 0)  (1682 432)  (1682 432)  routing T_32_27.sp4_h_l_47 <X> T_32_27.sp4_h_r_1


IO_Tile_33_27

 (11 0)  (1737 432)  (1737 432)  routing T_33_27.span4_horz_1 <X> T_33_27.span4_vert_t_12
 (12 0)  (1738 432)  (1738 432)  routing T_33_27.span4_horz_1 <X> T_33_27.span4_vert_t_12
 (3 1)  (1729 433)  (1729 433)  IO control bit: IORIGHT_REN_1

 (2 6)  (1728 438)  (1728 438)  IO control bit: IORIGHT_REN_0

 (12 10)  (1738 442)  (1738 442)  routing T_33_27.lc_trk_g1_4 <X> T_33_27.wire_io_cluster/io_1/D_OUT_0
 (13 10)  (1739 442)  (1739 442)  routing T_33_27.lc_trk_g1_4 <X> T_33_27.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (1742 442)  (1742 442)  IOB_1 IO Functioning bit
 (13 11)  (1739 443)  (1739 443)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g1_4 wire_io_cluster/io_1/D_OUT_0
 (4 12)  (1730 444)  (1730 444)  routing T_33_27.span4_horz_36 <X> T_33_27.lc_trk_g1_4
 (5 13)  (1731 445)  (1731 445)  routing T_33_27.span4_horz_36 <X> T_33_27.lc_trk_g1_4
 (6 13)  (1732 445)  (1732 445)  routing T_33_27.span4_horz_36 <X> T_33_27.lc_trk_g1_4
 (7 13)  (1733 445)  (1733 445)  Enable bit of Mux _local_links/g1_mux_4 => span4_horz_36 lc_trk_g1_4
 (17 13)  (1743 445)  (1743 445)  IOB_1 IO Functioning bit
 (16 14)  (1742 446)  (1742 446)  IOB_1 IO Functioning bit


IO_Tile_0_26

 (3 1)  (14 417)  (14 417)  IO control bit: IOLEFT_REN_1

 (2 6)  (15 422)  (15 422)  IO control bit: IOLEFT_REN_0



LogicTile_3_26

 (8 7)  (134 423)  (134 423)  routing T_3_26.sp4_h_r_4 <X> T_3_26.sp4_v_t_41
 (9 7)  (135 423)  (135 423)  routing T_3_26.sp4_h_r_4 <X> T_3_26.sp4_v_t_41


LogicTile_4_26

 (1 3)  (181 419)  (181 419)  Enable bit of Mux _span_links/cross_mux_horz_5 => sp12_h_r_10 sp4_h_l_4


LogicTile_5_26

 (3 14)  (237 430)  (237 430)  routing T_5_26.sp12_h_r_1 <X> T_5_26.sp12_v_t_22
 (3 15)  (237 431)  (237 431)  routing T_5_26.sp12_h_r_1 <X> T_5_26.sp12_v_t_22


LogicTile_10_26

 (4 2)  (496 418)  (496 418)  routing T_10_26.sp4_h_r_0 <X> T_10_26.sp4_v_t_37
 (5 3)  (497 419)  (497 419)  routing T_10_26.sp4_h_r_0 <X> T_10_26.sp4_v_t_37


LogicTile_11_26

 (15 0)  (561 416)  (561 416)  routing T_11_26.sp4_h_l_4 <X> T_11_26.lc_trk_g0_1
 (16 0)  (562 416)  (562 416)  routing T_11_26.sp4_h_l_4 <X> T_11_26.lc_trk_g0_1
 (17 0)  (563 416)  (563 416)  Enable bit of Mux _local_links/g0_mux_1 => sp4_h_l_4 lc_trk_g0_1
 (18 0)  (564 416)  (564 416)  routing T_11_26.sp4_h_l_4 <X> T_11_26.lc_trk_g0_1
 (22 0)  (568 416)  (568 416)  Enable bit of Mux _local_links/g0_mux_3 => sp12_h_r_11 lc_trk_g0_3
 (23 0)  (569 416)  (569 416)  routing T_11_26.sp12_h_r_11 <X> T_11_26.lc_trk_g0_3
 (18 1)  (564 417)  (564 417)  routing T_11_26.sp4_h_l_4 <X> T_11_26.lc_trk_g0_1
 (4 2)  (550 418)  (550 418)  routing T_11_26.sp4_h_r_6 <X> T_11_26.sp4_v_t_37
 (6 2)  (552 418)  (552 418)  routing T_11_26.sp4_h_r_6 <X> T_11_26.sp4_v_t_37
 (14 2)  (560 418)  (560 418)  routing T_11_26.sp4_h_l_1 <X> T_11_26.lc_trk_g0_4
 (5 3)  (551 419)  (551 419)  routing T_11_26.sp4_h_r_6 <X> T_11_26.sp4_v_t_37
 (15 3)  (561 419)  (561 419)  routing T_11_26.sp4_h_l_1 <X> T_11_26.lc_trk_g0_4
 (16 3)  (562 419)  (562 419)  routing T_11_26.sp4_h_l_1 <X> T_11_26.lc_trk_g0_4
 (17 3)  (563 419)  (563 419)  Enable bit of Mux _local_links/g0_mux_4 => sp4_h_l_1 lc_trk_g0_4
 (9 4)  (555 420)  (555 420)  routing T_11_26.sp4_v_t_41 <X> T_11_26.sp4_h_r_4
 (21 4)  (567 420)  (567 420)  routing T_11_26.sp12_h_r_3 <X> T_11_26.lc_trk_g1_3
 (22 4)  (568 420)  (568 420)  Enable bit of Mux _local_links/g1_mux_3 => sp12_h_r_3 lc_trk_g1_3
 (24 4)  (570 420)  (570 420)  routing T_11_26.sp12_h_r_3 <X> T_11_26.lc_trk_g1_3
 (21 5)  (567 421)  (567 421)  routing T_11_26.sp12_h_r_3 <X> T_11_26.lc_trk_g1_3
 (3 10)  (549 426)  (549 426)  routing T_11_26.sp12_h_r_1 <X> T_11_26.sp12_h_l_22
 (3 11)  (549 427)  (549 427)  routing T_11_26.sp12_h_r_1 <X> T_11_26.sp12_h_l_22
 (26 12)  (572 428)  (572 428)  routing T_11_26.lc_trk_g0_4 <X> T_11_26.wire_logic_cluster/lc_6/in_0
 (29 12)  (575 428)  (575 428)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_1 wire_logic_cluster/lc_6/in_1
 (32 12)  (578 428)  (578 428)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g0_3 wire_logic_cluster/lc_6/in_3
 (36 12)  (582 428)  (582 428)  LC_6 Logic Functioning bit
 (38 12)  (584 428)  (584 428)  LC_6 Logic Functioning bit
 (51 12)  (597 428)  (597 428)  Enable bit of Mux _out_links/OutMux2_6 => wire_logic_cluster/lc_6/out sp4_v_t_33
 (22 13)  (568 429)  (568 429)  Enable bit of Mux _local_links/g3_mux_2 => sp4_r_v_b_18 lc_trk_g3_2
 (29 13)  (575 429)  (575 429)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g0_4 wire_logic_cluster/lc_6/in_0
 (31 13)  (577 429)  (577 429)  routing T_11_26.lc_trk_g0_3 <X> T_11_26.wire_logic_cluster/lc_6/in_3
 (36 13)  (582 429)  (582 429)  LC_6 Logic Functioning bit
 (37 13)  (583 429)  (583 429)  LC_6 Logic Functioning bit
 (38 13)  (584 429)  (584 429)  LC_6 Logic Functioning bit
 (39 13)  (585 429)  (585 429)  LC_6 Logic Functioning bit
 (41 13)  (587 429)  (587 429)  LC_6 Logic Functioning bit
 (43 13)  (589 429)  (589 429)  LC_6 Logic Functioning bit
 (27 14)  (573 430)  (573 430)  routing T_11_26.lc_trk_g1_3 <X> T_11_26.wire_logic_cluster/lc_7/in_1
 (29 14)  (575 430)  (575 430)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_3 wire_logic_cluster/lc_7/in_1
 (31 14)  (577 430)  (577 430)  routing T_11_26.lc_trk_g0_4 <X> T_11_26.wire_logic_cluster/lc_7/in_3
 (32 14)  (578 430)  (578 430)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g0_4 wire_logic_cluster/lc_7/in_3
 (36 14)  (582 430)  (582 430)  LC_7 Logic Functioning bit
 (38 14)  (584 430)  (584 430)  LC_7 Logic Functioning bit
 (41 14)  (587 430)  (587 430)  LC_7 Logic Functioning bit
 (43 14)  (589 430)  (589 430)  LC_7 Logic Functioning bit
 (26 15)  (572 431)  (572 431)  routing T_11_26.lc_trk_g3_2 <X> T_11_26.wire_logic_cluster/lc_7/in_0
 (27 15)  (573 431)  (573 431)  routing T_11_26.lc_trk_g3_2 <X> T_11_26.wire_logic_cluster/lc_7/in_0
 (28 15)  (574 431)  (574 431)  routing T_11_26.lc_trk_g3_2 <X> T_11_26.wire_logic_cluster/lc_7/in_0
 (29 15)  (575 431)  (575 431)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g3_2 wire_logic_cluster/lc_7/in_0
 (30 15)  (576 431)  (576 431)  routing T_11_26.lc_trk_g1_3 <X> T_11_26.wire_logic_cluster/lc_7/in_1
 (36 15)  (582 431)  (582 431)  LC_7 Logic Functioning bit
 (38 15)  (584 431)  (584 431)  LC_7 Logic Functioning bit
 (40 15)  (586 431)  (586 431)  LC_7 Logic Functioning bit
 (42 15)  (588 431)  (588 431)  LC_7 Logic Functioning bit
 (51 15)  (597 431)  (597 431)  Enable bit of Mux _out_links/OutMux1_7 => wire_logic_cluster/lc_7/out sp4_v_b_30


LogicTile_12_26

 (8 3)  (608 419)  (608 419)  routing T_12_26.sp4_h_r_1 <X> T_12_26.sp4_v_t_36
 (9 3)  (609 419)  (609 419)  routing T_12_26.sp4_h_r_1 <X> T_12_26.sp4_v_t_36
 (9 4)  (609 420)  (609 420)  routing T_12_26.sp4_v_t_41 <X> T_12_26.sp4_h_r_4
 (9 5)  (609 421)  (609 421)  routing T_12_26.sp4_v_t_41 <X> T_12_26.sp4_v_b_4
 (11 6)  (611 422)  (611 422)  routing T_12_26.sp4_h_r_11 <X> T_12_26.sp4_v_t_40
 (13 6)  (613 422)  (613 422)  routing T_12_26.sp4_h_r_11 <X> T_12_26.sp4_v_t_40
 (14 6)  (614 422)  (614 422)  routing T_12_26.sp4_v_t_1 <X> T_12_26.lc_trk_g1_4
 (12 7)  (612 423)  (612 423)  routing T_12_26.sp4_h_r_11 <X> T_12_26.sp4_v_t_40
 (14 7)  (614 423)  (614 423)  routing T_12_26.sp4_v_t_1 <X> T_12_26.lc_trk_g1_4
 (16 7)  (616 423)  (616 423)  routing T_12_26.sp4_v_t_1 <X> T_12_26.lc_trk_g1_4
 (17 7)  (617 423)  (617 423)  Enable bit of Mux _local_links/g1_mux_4 => sp4_v_t_1 lc_trk_g1_4
 (26 8)  (626 424)  (626 424)  routing T_12_26.lc_trk_g2_6 <X> T_12_26.wire_logic_cluster/lc_4/in_0
 (27 8)  (627 424)  (627 424)  routing T_12_26.lc_trk_g3_6 <X> T_12_26.wire_logic_cluster/lc_4/in_1
 (28 8)  (628 424)  (628 424)  routing T_12_26.lc_trk_g3_6 <X> T_12_26.wire_logic_cluster/lc_4/in_1
 (29 8)  (629 424)  (629 424)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_6 wire_logic_cluster/lc_4/in_1
 (30 8)  (630 424)  (630 424)  routing T_12_26.lc_trk_g3_6 <X> T_12_26.wire_logic_cluster/lc_4/in_1
 (32 8)  (632 424)  (632 424)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_0 wire_logic_cluster/lc_4/in_3
 (33 8)  (633 424)  (633 424)  routing T_12_26.lc_trk_g3_0 <X> T_12_26.wire_logic_cluster/lc_4/in_3
 (34 8)  (634 424)  (634 424)  routing T_12_26.lc_trk_g3_0 <X> T_12_26.wire_logic_cluster/lc_4/in_3
 (36 8)  (636 424)  (636 424)  LC_4 Logic Functioning bit
 (38 8)  (638 424)  (638 424)  LC_4 Logic Functioning bit
 (46 8)  (646 424)  (646 424)  Enable bit of Mux _out_links/OutMux7_4 => wire_logic_cluster/lc_4/out sp4_h_r_24
 (26 9)  (626 425)  (626 425)  routing T_12_26.lc_trk_g2_6 <X> T_12_26.wire_logic_cluster/lc_4/in_0
 (28 9)  (628 425)  (628 425)  routing T_12_26.lc_trk_g2_6 <X> T_12_26.wire_logic_cluster/lc_4/in_0
 (29 9)  (629 425)  (629 425)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_6 wire_logic_cluster/lc_4/in_0
 (30 9)  (630 425)  (630 425)  routing T_12_26.lc_trk_g3_6 <X> T_12_26.wire_logic_cluster/lc_4/in_1
 (36 9)  (636 425)  (636 425)  LC_4 Logic Functioning bit
 (37 9)  (637 425)  (637 425)  LC_4 Logic Functioning bit
 (38 9)  (638 425)  (638 425)  LC_4 Logic Functioning bit
 (39 9)  (639 425)  (639 425)  LC_4 Logic Functioning bit
 (41 9)  (641 425)  (641 425)  LC_4 Logic Functioning bit
 (43 9)  (643 425)  (643 425)  LC_4 Logic Functioning bit
 (22 11)  (622 427)  (622 427)  Enable bit of Mux _local_links/g2_mux_6 => sp4_h_r_30 lc_trk_g2_6
 (23 11)  (623 427)  (623 427)  routing T_12_26.sp4_h_r_30 <X> T_12_26.lc_trk_g2_6
 (24 11)  (624 427)  (624 427)  routing T_12_26.sp4_h_r_30 <X> T_12_26.lc_trk_g2_6
 (25 11)  (625 427)  (625 427)  routing T_12_26.sp4_h_r_30 <X> T_12_26.lc_trk_g2_6
 (26 12)  (626 428)  (626 428)  routing T_12_26.lc_trk_g2_6 <X> T_12_26.wire_logic_cluster/lc_6/in_0
 (27 12)  (627 428)  (627 428)  routing T_12_26.lc_trk_g1_4 <X> T_12_26.wire_logic_cluster/lc_6/in_1
 (29 12)  (629 428)  (629 428)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_4 wire_logic_cluster/lc_6/in_1
 (30 12)  (630 428)  (630 428)  routing T_12_26.lc_trk_g1_4 <X> T_12_26.wire_logic_cluster/lc_6/in_1
 (31 12)  (631 428)  (631 428)  routing T_12_26.lc_trk_g3_4 <X> T_12_26.wire_logic_cluster/lc_6/in_3
 (32 12)  (632 428)  (632 428)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_4 wire_logic_cluster/lc_6/in_3
 (33 12)  (633 428)  (633 428)  routing T_12_26.lc_trk_g3_4 <X> T_12_26.wire_logic_cluster/lc_6/in_3
 (34 12)  (634 428)  (634 428)  routing T_12_26.lc_trk_g3_4 <X> T_12_26.wire_logic_cluster/lc_6/in_3
 (36 12)  (636 428)  (636 428)  LC_6 Logic Functioning bit
 (38 12)  (638 428)  (638 428)  LC_6 Logic Functioning bit
 (51 12)  (651 428)  (651 428)  Enable bit of Mux _out_links/OutMux2_6 => wire_logic_cluster/lc_6/out sp4_v_t_33
 (14 13)  (614 429)  (614 429)  routing T_12_26.sp4_r_v_b_40 <X> T_12_26.lc_trk_g3_0
 (17 13)  (617 429)  (617 429)  Enable bit of Mux _local_links/g3_mux_0 => sp4_r_v_b_40 lc_trk_g3_0
 (26 13)  (626 429)  (626 429)  routing T_12_26.lc_trk_g2_6 <X> T_12_26.wire_logic_cluster/lc_6/in_0
 (28 13)  (628 429)  (628 429)  routing T_12_26.lc_trk_g2_6 <X> T_12_26.wire_logic_cluster/lc_6/in_0
 (29 13)  (629 429)  (629 429)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_6 wire_logic_cluster/lc_6/in_0
 (36 13)  (636 429)  (636 429)  LC_6 Logic Functioning bit
 (37 13)  (637 429)  (637 429)  LC_6 Logic Functioning bit
 (38 13)  (638 429)  (638 429)  LC_6 Logic Functioning bit
 (39 13)  (639 429)  (639 429)  LC_6 Logic Functioning bit
 (41 13)  (641 429)  (641 429)  LC_6 Logic Functioning bit
 (43 13)  (643 429)  (643 429)  LC_6 Logic Functioning bit
 (14 15)  (614 431)  (614 431)  routing T_12_26.sp4_r_v_b_44 <X> T_12_26.lc_trk_g3_4
 (17 15)  (617 431)  (617 431)  Enable bit of Mux _local_links/g3_mux_4 => sp4_r_v_b_44 lc_trk_g3_4
 (22 15)  (622 431)  (622 431)  Enable bit of Mux _local_links/g3_mux_6 => sp4_r_v_b_22 lc_trk_g3_6


LogicTile_13_26

 (15 6)  (669 422)  (669 422)  routing T_13_26.sp4_h_r_21 <X> T_13_26.lc_trk_g1_5
 (16 6)  (670 422)  (670 422)  routing T_13_26.sp4_h_r_21 <X> T_13_26.lc_trk_g1_5
 (17 6)  (671 422)  (671 422)  Enable bit of Mux _local_links/g1_mux_5 => sp4_h_r_21 lc_trk_g1_5
 (18 6)  (672 422)  (672 422)  routing T_13_26.sp4_h_r_21 <X> T_13_26.lc_trk_g1_5
 (26 6)  (680 422)  (680 422)  routing T_13_26.lc_trk_g3_4 <X> T_13_26.wire_logic_cluster/lc_3/in_0
 (27 6)  (681 422)  (681 422)  routing T_13_26.lc_trk_g1_5 <X> T_13_26.wire_logic_cluster/lc_3/in_1
 (29 6)  (683 422)  (683 422)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_5 wire_logic_cluster/lc_3/in_1
 (30 6)  (684 422)  (684 422)  routing T_13_26.lc_trk_g1_5 <X> T_13_26.wire_logic_cluster/lc_3/in_1
 (36 6)  (690 422)  (690 422)  LC_3 Logic Functioning bit
 (37 6)  (691 422)  (691 422)  LC_3 Logic Functioning bit
 (38 6)  (692 422)  (692 422)  LC_3 Logic Functioning bit
 (39 6)  (693 422)  (693 422)  LC_3 Logic Functioning bit
 (40 6)  (694 422)  (694 422)  LC_3 Logic Functioning bit
 (41 6)  (695 422)  (695 422)  LC_3 Logic Functioning bit
 (42 6)  (696 422)  (696 422)  LC_3 Logic Functioning bit
 (43 6)  (697 422)  (697 422)  LC_3 Logic Functioning bit
 (46 6)  (700 422)  (700 422)  Enable bit of Mux _out_links/OutMux7_3 => wire_logic_cluster/lc_3/out sp4_h_l_11
 (18 7)  (672 423)  (672 423)  routing T_13_26.sp4_h_r_21 <X> T_13_26.lc_trk_g1_5
 (27 7)  (681 423)  (681 423)  routing T_13_26.lc_trk_g3_4 <X> T_13_26.wire_logic_cluster/lc_3/in_0
 (28 7)  (682 423)  (682 423)  routing T_13_26.lc_trk_g3_4 <X> T_13_26.wire_logic_cluster/lc_3/in_0
 (29 7)  (683 423)  (683 423)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_4 wire_logic_cluster/lc_3/in_0
 (37 7)  (691 423)  (691 423)  LC_3 Logic Functioning bit
 (39 7)  (693 423)  (693 423)  LC_3 Logic Functioning bit
 (40 7)  (694 423)  (694 423)  LC_3 Logic Functioning bit
 (42 7)  (696 423)  (696 423)  LC_3 Logic Functioning bit
 (21 10)  (675 426)  (675 426)  routing T_13_26.sp4_v_t_26 <X> T_13_26.lc_trk_g2_7
 (22 10)  (676 426)  (676 426)  Enable bit of Mux _local_links/g2_mux_7 => sp4_v_t_26 lc_trk_g2_7
 (23 10)  (677 426)  (677 426)  routing T_13_26.sp4_v_t_26 <X> T_13_26.lc_trk_g2_7
 (14 11)  (668 427)  (668 427)  routing T_13_26.sp4_h_l_17 <X> T_13_26.lc_trk_g2_4
 (15 11)  (669 427)  (669 427)  routing T_13_26.sp4_h_l_17 <X> T_13_26.lc_trk_g2_4
 (16 11)  (670 427)  (670 427)  routing T_13_26.sp4_h_l_17 <X> T_13_26.lc_trk_g2_4
 (17 11)  (671 427)  (671 427)  Enable bit of Mux _local_links/g2_mux_4 => sp4_h_l_17 lc_trk_g2_4
 (21 11)  (675 427)  (675 427)  routing T_13_26.sp4_v_t_26 <X> T_13_26.lc_trk_g2_7
 (26 12)  (680 428)  (680 428)  routing T_13_26.lc_trk_g1_5 <X> T_13_26.wire_logic_cluster/lc_6/in_0
 (27 12)  (681 428)  (681 428)  routing T_13_26.lc_trk_g3_4 <X> T_13_26.wire_logic_cluster/lc_6/in_1
 (28 12)  (682 428)  (682 428)  routing T_13_26.lc_trk_g3_4 <X> T_13_26.wire_logic_cluster/lc_6/in_1
 (29 12)  (683 428)  (683 428)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_4 wire_logic_cluster/lc_6/in_1
 (30 12)  (684 428)  (684 428)  routing T_13_26.lc_trk_g3_4 <X> T_13_26.wire_logic_cluster/lc_6/in_1
 (32 12)  (686 428)  (686 428)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_2 wire_logic_cluster/lc_6/in_3
 (33 12)  (687 428)  (687 428)  routing T_13_26.lc_trk_g3_2 <X> T_13_26.wire_logic_cluster/lc_6/in_3
 (34 12)  (688 428)  (688 428)  routing T_13_26.lc_trk_g3_2 <X> T_13_26.wire_logic_cluster/lc_6/in_3
 (36 12)  (690 428)  (690 428)  LC_6 Logic Functioning bit
 (38 12)  (692 428)  (692 428)  LC_6 Logic Functioning bit
 (41 12)  (695 428)  (695 428)  LC_6 Logic Functioning bit
 (43 12)  (697 428)  (697 428)  LC_6 Logic Functioning bit
 (22 13)  (676 429)  (676 429)  Enable bit of Mux _local_links/g3_mux_2 => sp4_v_b_42 lc_trk_g3_2
 (23 13)  (677 429)  (677 429)  routing T_13_26.sp4_v_b_42 <X> T_13_26.lc_trk_g3_2
 (24 13)  (678 429)  (678 429)  routing T_13_26.sp4_v_b_42 <X> T_13_26.lc_trk_g3_2
 (27 13)  (681 429)  (681 429)  routing T_13_26.lc_trk_g1_5 <X> T_13_26.wire_logic_cluster/lc_6/in_0
 (29 13)  (683 429)  (683 429)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g1_5 wire_logic_cluster/lc_6/in_0
 (31 13)  (685 429)  (685 429)  routing T_13_26.lc_trk_g3_2 <X> T_13_26.wire_logic_cluster/lc_6/in_3
 (37 13)  (691 429)  (691 429)  LC_6 Logic Functioning bit
 (39 13)  (693 429)  (693 429)  LC_6 Logic Functioning bit
 (46 13)  (700 429)  (700 429)  Enable bit of Mux _out_links/OutMux6_6 => wire_logic_cluster/lc_6/out sp4_h_l_1
 (26 14)  (680 430)  (680 430)  routing T_13_26.lc_trk_g2_7 <X> T_13_26.wire_logic_cluster/lc_7/in_0
 (28 14)  (682 430)  (682 430)  routing T_13_26.lc_trk_g2_4 <X> T_13_26.wire_logic_cluster/lc_7/in_1
 (29 14)  (683 430)  (683 430)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g2_4 wire_logic_cluster/lc_7/in_1
 (30 14)  (684 430)  (684 430)  routing T_13_26.lc_trk_g2_4 <X> T_13_26.wire_logic_cluster/lc_7/in_1
 (31 14)  (685 430)  (685 430)  routing T_13_26.lc_trk_g1_5 <X> T_13_26.wire_logic_cluster/lc_7/in_3
 (32 14)  (686 430)  (686 430)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_5 wire_logic_cluster/lc_7/in_3
 (34 14)  (688 430)  (688 430)  routing T_13_26.lc_trk_g1_5 <X> T_13_26.wire_logic_cluster/lc_7/in_3
 (37 14)  (691 430)  (691 430)  LC_7 Logic Functioning bit
 (39 14)  (693 430)  (693 430)  LC_7 Logic Functioning bit
 (41 14)  (695 430)  (695 430)  LC_7 Logic Functioning bit
 (43 14)  (697 430)  (697 430)  LC_7 Logic Functioning bit
 (46 14)  (700 430)  (700 430)  Enable bit of Mux _out_links/OutMux7_7 => wire_logic_cluster/lc_7/out sp4_h_r_30
 (14 15)  (668 431)  (668 431)  routing T_13_26.sp4_h_l_17 <X> T_13_26.lc_trk_g3_4
 (15 15)  (669 431)  (669 431)  routing T_13_26.sp4_h_l_17 <X> T_13_26.lc_trk_g3_4
 (16 15)  (670 431)  (670 431)  routing T_13_26.sp4_h_l_17 <X> T_13_26.lc_trk_g3_4
 (17 15)  (671 431)  (671 431)  Enable bit of Mux _local_links/g3_mux_4 => sp4_h_l_17 lc_trk_g3_4
 (26 15)  (680 431)  (680 431)  routing T_13_26.lc_trk_g2_7 <X> T_13_26.wire_logic_cluster/lc_7/in_0
 (28 15)  (682 431)  (682 431)  routing T_13_26.lc_trk_g2_7 <X> T_13_26.wire_logic_cluster/lc_7/in_0
 (29 15)  (683 431)  (683 431)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_7 wire_logic_cluster/lc_7/in_0
 (40 15)  (694 431)  (694 431)  LC_7 Logic Functioning bit
 (42 15)  (696 431)  (696 431)  LC_7 Logic Functioning bit


LogicTile_14_26

 (9 2)  (717 418)  (717 418)  routing T_14_26.sp4_v_b_1 <X> T_14_26.sp4_h_l_36
 (8 6)  (716 422)  (716 422)  routing T_14_26.sp4_v_t_47 <X> T_14_26.sp4_h_l_41
 (9 6)  (717 422)  (717 422)  routing T_14_26.sp4_v_t_47 <X> T_14_26.sp4_h_l_41
 (10 6)  (718 422)  (718 422)  routing T_14_26.sp4_v_t_47 <X> T_14_26.sp4_h_l_41
 (4 11)  (712 427)  (712 427)  routing T_14_26.sp4_v_b_1 <X> T_14_26.sp4_h_l_43
 (11 14)  (719 430)  (719 430)  routing T_14_26.sp4_h_r_5 <X> T_14_26.sp4_v_t_46
 (13 14)  (721 430)  (721 430)  routing T_14_26.sp4_h_r_5 <X> T_14_26.sp4_v_t_46
 (12 15)  (720 431)  (720 431)  routing T_14_26.sp4_h_r_5 <X> T_14_26.sp4_v_t_46


LogicTile_15_26

 (16 0)  (778 416)  (778 416)  routing T_15_26.sp4_v_b_1 <X> T_15_26.lc_trk_g0_1
 (17 0)  (779 416)  (779 416)  Enable bit of Mux _local_links/g0_mux_1 => sp4_v_b_1 lc_trk_g0_1
 (18 0)  (780 416)  (780 416)  routing T_15_26.sp4_v_b_1 <X> T_15_26.lc_trk_g0_1
 (26 0)  (788 416)  (788 416)  routing T_15_26.lc_trk_g3_5 <X> T_15_26.wire_logic_cluster/lc_0/in_0
 (27 0)  (789 416)  (789 416)  routing T_15_26.lc_trk_g3_4 <X> T_15_26.wire_logic_cluster/lc_0/in_1
 (28 0)  (790 416)  (790 416)  routing T_15_26.lc_trk_g3_4 <X> T_15_26.wire_logic_cluster/lc_0/in_1
 (29 0)  (791 416)  (791 416)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_4 wire_logic_cluster/lc_0/in_1
 (30 0)  (792 416)  (792 416)  routing T_15_26.lc_trk_g3_4 <X> T_15_26.wire_logic_cluster/lc_0/in_1
 (31 0)  (793 416)  (793 416)  routing T_15_26.lc_trk_g1_4 <X> T_15_26.wire_logic_cluster/lc_0/in_3
 (32 0)  (794 416)  (794 416)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_4 wire_logic_cluster/lc_0/in_3
 (34 0)  (796 416)  (796 416)  routing T_15_26.lc_trk_g1_4 <X> T_15_26.wire_logic_cluster/lc_0/in_3
 (36 0)  (798 416)  (798 416)  LC_0 Logic Functioning bit
 (38 0)  (800 416)  (800 416)  LC_0 Logic Functioning bit
 (46 0)  (808 416)  (808 416)  Enable bit of Mux _out_links/OutMux7_0 => wire_logic_cluster/lc_0/out sp4_h_l_5
 (27 1)  (789 417)  (789 417)  routing T_15_26.lc_trk_g3_5 <X> T_15_26.wire_logic_cluster/lc_0/in_0
 (28 1)  (790 417)  (790 417)  routing T_15_26.lc_trk_g3_5 <X> T_15_26.wire_logic_cluster/lc_0/in_0
 (29 1)  (791 417)  (791 417)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_5 wire_logic_cluster/lc_0/in_0
 (36 1)  (798 417)  (798 417)  LC_0 Logic Functioning bit
 (37 1)  (799 417)  (799 417)  LC_0 Logic Functioning bit
 (38 1)  (800 417)  (800 417)  LC_0 Logic Functioning bit
 (39 1)  (801 417)  (801 417)  LC_0 Logic Functioning bit
 (41 1)  (803 417)  (803 417)  LC_0 Logic Functioning bit
 (43 1)  (805 417)  (805 417)  LC_0 Logic Functioning bit
 (26 4)  (788 420)  (788 420)  routing T_15_26.lc_trk_g2_6 <X> T_15_26.wire_logic_cluster/lc_2/in_0
 (27 4)  (789 420)  (789 420)  routing T_15_26.lc_trk_g3_2 <X> T_15_26.wire_logic_cluster/lc_2/in_1
 (28 4)  (790 420)  (790 420)  routing T_15_26.lc_trk_g3_2 <X> T_15_26.wire_logic_cluster/lc_2/in_1
 (29 4)  (791 420)  (791 420)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_2 wire_logic_cluster/lc_2/in_1
 (32 4)  (794 420)  (794 420)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_3 wire_logic_cluster/lc_2/in_3
 (33 4)  (795 420)  (795 420)  routing T_15_26.lc_trk_g2_3 <X> T_15_26.wire_logic_cluster/lc_2/in_3
 (36 4)  (798 420)  (798 420)  LC_2 Logic Functioning bit
 (38 4)  (800 420)  (800 420)  LC_2 Logic Functioning bit
 (52 4)  (814 420)  (814 420)  Enable bit of Mux _out_links/OutMux4_2 => wire_logic_cluster/lc_2/out sp12_v_b_20
 (26 5)  (788 421)  (788 421)  routing T_15_26.lc_trk_g2_6 <X> T_15_26.wire_logic_cluster/lc_2/in_0
 (28 5)  (790 421)  (790 421)  routing T_15_26.lc_trk_g2_6 <X> T_15_26.wire_logic_cluster/lc_2/in_0
 (29 5)  (791 421)  (791 421)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_6 wire_logic_cluster/lc_2/in_0
 (30 5)  (792 421)  (792 421)  routing T_15_26.lc_trk_g3_2 <X> T_15_26.wire_logic_cluster/lc_2/in_1
 (31 5)  (793 421)  (793 421)  routing T_15_26.lc_trk_g2_3 <X> T_15_26.wire_logic_cluster/lc_2/in_3
 (36 5)  (798 421)  (798 421)  LC_2 Logic Functioning bit
 (37 5)  (799 421)  (799 421)  LC_2 Logic Functioning bit
 (38 5)  (800 421)  (800 421)  LC_2 Logic Functioning bit
 (39 5)  (801 421)  (801 421)  LC_2 Logic Functioning bit
 (41 5)  (803 421)  (803 421)  LC_2 Logic Functioning bit
 (43 5)  (805 421)  (805 421)  LC_2 Logic Functioning bit
 (14 6)  (776 422)  (776 422)  routing T_15_26.sp4_h_l_9 <X> T_15_26.lc_trk_g1_4
 (26 6)  (788 422)  (788 422)  routing T_15_26.lc_trk_g2_5 <X> T_15_26.wire_logic_cluster/lc_3/in_0
 (28 6)  (790 422)  (790 422)  routing T_15_26.lc_trk_g2_4 <X> T_15_26.wire_logic_cluster/lc_3/in_1
 (29 6)  (791 422)  (791 422)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_4 wire_logic_cluster/lc_3/in_1
 (30 6)  (792 422)  (792 422)  routing T_15_26.lc_trk_g2_4 <X> T_15_26.wire_logic_cluster/lc_3/in_1
 (31 6)  (793 422)  (793 422)  routing T_15_26.lc_trk_g2_6 <X> T_15_26.wire_logic_cluster/lc_3/in_3
 (32 6)  (794 422)  (794 422)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_6 wire_logic_cluster/lc_3/in_3
 (33 6)  (795 422)  (795 422)  routing T_15_26.lc_trk_g2_6 <X> T_15_26.wire_logic_cluster/lc_3/in_3
 (36 6)  (798 422)  (798 422)  LC_3 Logic Functioning bit
 (38 6)  (800 422)  (800 422)  LC_3 Logic Functioning bit
 (41 6)  (803 422)  (803 422)  LC_3 Logic Functioning bit
 (43 6)  (805 422)  (805 422)  LC_3 Logic Functioning bit
 (46 6)  (808 422)  (808 422)  Enable bit of Mux _out_links/OutMux7_3 => wire_logic_cluster/lc_3/out sp4_h_l_11
 (14 7)  (776 423)  (776 423)  routing T_15_26.sp4_h_l_9 <X> T_15_26.lc_trk_g1_4
 (15 7)  (777 423)  (777 423)  routing T_15_26.sp4_h_l_9 <X> T_15_26.lc_trk_g1_4
 (16 7)  (778 423)  (778 423)  routing T_15_26.sp4_h_l_9 <X> T_15_26.lc_trk_g1_4
 (17 7)  (779 423)  (779 423)  Enable bit of Mux _local_links/g1_mux_4 => sp4_h_l_9 lc_trk_g1_4
 (22 7)  (784 423)  (784 423)  Enable bit of Mux _local_links/g1_mux_6 => sp4_v_b_22 lc_trk_g1_6
 (23 7)  (785 423)  (785 423)  routing T_15_26.sp4_v_b_22 <X> T_15_26.lc_trk_g1_6
 (24 7)  (786 423)  (786 423)  routing T_15_26.sp4_v_b_22 <X> T_15_26.lc_trk_g1_6
 (28 7)  (790 423)  (790 423)  routing T_15_26.lc_trk_g2_5 <X> T_15_26.wire_logic_cluster/lc_3/in_0
 (29 7)  (791 423)  (791 423)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_5 wire_logic_cluster/lc_3/in_0
 (31 7)  (793 423)  (793 423)  routing T_15_26.lc_trk_g2_6 <X> T_15_26.wire_logic_cluster/lc_3/in_3
 (37 7)  (799 423)  (799 423)  LC_3 Logic Functioning bit
 (39 7)  (801 423)  (801 423)  LC_3 Logic Functioning bit
 (41 7)  (803 423)  (803 423)  LC_3 Logic Functioning bit
 (43 7)  (805 423)  (805 423)  LC_3 Logic Functioning bit
 (15 8)  (777 424)  (777 424)  routing T_15_26.sp4_h_r_41 <X> T_15_26.lc_trk_g2_1
 (16 8)  (778 424)  (778 424)  routing T_15_26.sp4_h_r_41 <X> T_15_26.lc_trk_g2_1
 (17 8)  (779 424)  (779 424)  Enable bit of Mux _local_links/g2_mux_1 => sp4_h_r_41 lc_trk_g2_1
 (18 8)  (780 424)  (780 424)  routing T_15_26.sp4_h_r_41 <X> T_15_26.lc_trk_g2_1
 (21 8)  (783 424)  (783 424)  routing T_15_26.sp12_v_t_0 <X> T_15_26.lc_trk_g2_3
 (22 8)  (784 424)  (784 424)  Enable bit of Mux _local_links/g2_mux_3 => sp12_v_t_0 lc_trk_g2_3
 (24 8)  (786 424)  (786 424)  routing T_15_26.sp12_v_t_0 <X> T_15_26.lc_trk_g2_3
 (26 8)  (788 424)  (788 424)  routing T_15_26.lc_trk_g2_6 <X> T_15_26.wire_logic_cluster/lc_4/in_0
 (27 8)  (789 424)  (789 424)  routing T_15_26.lc_trk_g3_6 <X> T_15_26.wire_logic_cluster/lc_4/in_1
 (28 8)  (790 424)  (790 424)  routing T_15_26.lc_trk_g3_6 <X> T_15_26.wire_logic_cluster/lc_4/in_1
 (29 8)  (791 424)  (791 424)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_6 wire_logic_cluster/lc_4/in_1
 (30 8)  (792 424)  (792 424)  routing T_15_26.lc_trk_g3_6 <X> T_15_26.wire_logic_cluster/lc_4/in_1
 (31 8)  (793 424)  (793 424)  routing T_15_26.lc_trk_g2_7 <X> T_15_26.wire_logic_cluster/lc_4/in_3
 (32 8)  (794 424)  (794 424)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_7 wire_logic_cluster/lc_4/in_3
 (33 8)  (795 424)  (795 424)  routing T_15_26.lc_trk_g2_7 <X> T_15_26.wire_logic_cluster/lc_4/in_3
 (36 8)  (798 424)  (798 424)  LC_4 Logic Functioning bit
 (38 8)  (800 424)  (800 424)  LC_4 Logic Functioning bit
 (47 8)  (809 424)  (809 424)  Enable bit of Mux _out_links/OutMux4_4 => wire_logic_cluster/lc_4/out sp12_h_r_0
 (18 9)  (780 425)  (780 425)  routing T_15_26.sp4_h_r_41 <X> T_15_26.lc_trk_g2_1
 (21 9)  (783 425)  (783 425)  routing T_15_26.sp12_v_t_0 <X> T_15_26.lc_trk_g2_3
 (26 9)  (788 425)  (788 425)  routing T_15_26.lc_trk_g2_6 <X> T_15_26.wire_logic_cluster/lc_4/in_0
 (28 9)  (790 425)  (790 425)  routing T_15_26.lc_trk_g2_6 <X> T_15_26.wire_logic_cluster/lc_4/in_0
 (29 9)  (791 425)  (791 425)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_6 wire_logic_cluster/lc_4/in_0
 (30 9)  (792 425)  (792 425)  routing T_15_26.lc_trk_g3_6 <X> T_15_26.wire_logic_cluster/lc_4/in_1
 (31 9)  (793 425)  (793 425)  routing T_15_26.lc_trk_g2_7 <X> T_15_26.wire_logic_cluster/lc_4/in_3
 (36 9)  (798 425)  (798 425)  LC_4 Logic Functioning bit
 (37 9)  (799 425)  (799 425)  LC_4 Logic Functioning bit
 (38 9)  (800 425)  (800 425)  LC_4 Logic Functioning bit
 (39 9)  (801 425)  (801 425)  LC_4 Logic Functioning bit
 (41 9)  (803 425)  (803 425)  LC_4 Logic Functioning bit
 (43 9)  (805 425)  (805 425)  LC_4 Logic Functioning bit
 (14 10)  (776 426)  (776 426)  routing T_15_26.sp4_v_b_36 <X> T_15_26.lc_trk_g2_4
 (16 10)  (778 426)  (778 426)  routing T_15_26.sp12_v_b_21 <X> T_15_26.lc_trk_g2_5
 (17 10)  (779 426)  (779 426)  Enable bit of Mux _local_links/g2_mux_5 => sp12_v_b_21 lc_trk_g2_5
 (21 10)  (783 426)  (783 426)  routing T_15_26.sp12_v_b_7 <X> T_15_26.lc_trk_g2_7
 (22 10)  (784 426)  (784 426)  Enable bit of Mux _local_links/g2_mux_7 => sp12_v_b_7 lc_trk_g2_7
 (24 10)  (786 426)  (786 426)  routing T_15_26.sp12_v_b_7 <X> T_15_26.lc_trk_g2_7
 (27 10)  (789 426)  (789 426)  routing T_15_26.lc_trk_g3_3 <X> T_15_26.wire_logic_cluster/lc_5/in_1
 (28 10)  (790 426)  (790 426)  routing T_15_26.lc_trk_g3_3 <X> T_15_26.wire_logic_cluster/lc_5/in_1
 (29 10)  (791 426)  (791 426)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_3 wire_logic_cluster/lc_5/in_1
 (31 10)  (793 426)  (793 426)  routing T_15_26.lc_trk_g3_5 <X> T_15_26.wire_logic_cluster/lc_5/in_3
 (32 10)  (794 426)  (794 426)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_5 wire_logic_cluster/lc_5/in_3
 (33 10)  (795 426)  (795 426)  routing T_15_26.lc_trk_g3_5 <X> T_15_26.wire_logic_cluster/lc_5/in_3
 (34 10)  (796 426)  (796 426)  routing T_15_26.lc_trk_g3_5 <X> T_15_26.wire_logic_cluster/lc_5/in_3
 (36 10)  (798 426)  (798 426)  LC_5 Logic Functioning bit
 (38 10)  (800 426)  (800 426)  LC_5 Logic Functioning bit
 (41 10)  (803 426)  (803 426)  LC_5 Logic Functioning bit
 (43 10)  (805 426)  (805 426)  LC_5 Logic Functioning bit
 (52 10)  (814 426)  (814 426)  Enable bit of Mux _out_links/OutMux3_5 => wire_logic_cluster/lc_5/out sp12_v_t_9
 (14 11)  (776 427)  (776 427)  routing T_15_26.sp4_v_b_36 <X> T_15_26.lc_trk_g2_4
 (16 11)  (778 427)  (778 427)  routing T_15_26.sp4_v_b_36 <X> T_15_26.lc_trk_g2_4
 (17 11)  (779 427)  (779 427)  Enable bit of Mux _local_links/g2_mux_4 => sp4_v_b_36 lc_trk_g2_4
 (18 11)  (780 427)  (780 427)  routing T_15_26.sp12_v_b_21 <X> T_15_26.lc_trk_g2_5
 (21 11)  (783 427)  (783 427)  routing T_15_26.sp12_v_b_7 <X> T_15_26.lc_trk_g2_7
 (22 11)  (784 427)  (784 427)  Enable bit of Mux _local_links/g2_mux_6 => sp4_r_v_b_14 lc_trk_g2_6
 (29 11)  (791 427)  (791 427)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g0_1 wire_logic_cluster/lc_5/in_0
 (30 11)  (792 427)  (792 427)  routing T_15_26.lc_trk_g3_3 <X> T_15_26.wire_logic_cluster/lc_5/in_1
 (37 11)  (799 427)  (799 427)  LC_5 Logic Functioning bit
 (39 11)  (801 427)  (801 427)  LC_5 Logic Functioning bit
 (41 11)  (803 427)  (803 427)  LC_5 Logic Functioning bit
 (43 11)  (805 427)  (805 427)  LC_5 Logic Functioning bit
 (22 12)  (784 428)  (784 428)  Enable bit of Mux _local_links/g3_mux_3 => sp4_r_v_b_43 lc_trk_g3_3
 (26 12)  (788 428)  (788 428)  routing T_15_26.lc_trk_g2_6 <X> T_15_26.wire_logic_cluster/lc_6/in_0
 (28 12)  (790 428)  (790 428)  routing T_15_26.lc_trk_g2_1 <X> T_15_26.wire_logic_cluster/lc_6/in_1
 (29 12)  (791 428)  (791 428)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_1 wire_logic_cluster/lc_6/in_1
 (31 12)  (793 428)  (793 428)  routing T_15_26.lc_trk_g1_6 <X> T_15_26.wire_logic_cluster/lc_6/in_3
 (32 12)  (794 428)  (794 428)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_6 wire_logic_cluster/lc_6/in_3
 (34 12)  (796 428)  (796 428)  routing T_15_26.lc_trk_g1_6 <X> T_15_26.wire_logic_cluster/lc_6/in_3
 (36 12)  (798 428)  (798 428)  LC_6 Logic Functioning bit
 (38 12)  (800 428)  (800 428)  LC_6 Logic Functioning bit
 (47 12)  (809 428)  (809 428)  Enable bit of Mux _out_links/OutMux4_6 => wire_logic_cluster/lc_6/out sp12_h_l_3
 (21 13)  (783 429)  (783 429)  routing T_15_26.sp4_r_v_b_43 <X> T_15_26.lc_trk_g3_3
 (22 13)  (784 429)  (784 429)  Enable bit of Mux _local_links/g3_mux_2 => sp4_v_b_42 lc_trk_g3_2
 (23 13)  (785 429)  (785 429)  routing T_15_26.sp4_v_b_42 <X> T_15_26.lc_trk_g3_2
 (24 13)  (786 429)  (786 429)  routing T_15_26.sp4_v_b_42 <X> T_15_26.lc_trk_g3_2
 (26 13)  (788 429)  (788 429)  routing T_15_26.lc_trk_g2_6 <X> T_15_26.wire_logic_cluster/lc_6/in_0
 (28 13)  (790 429)  (790 429)  routing T_15_26.lc_trk_g2_6 <X> T_15_26.wire_logic_cluster/lc_6/in_0
 (29 13)  (791 429)  (791 429)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_6 wire_logic_cluster/lc_6/in_0
 (31 13)  (793 429)  (793 429)  routing T_15_26.lc_trk_g1_6 <X> T_15_26.wire_logic_cluster/lc_6/in_3
 (36 13)  (798 429)  (798 429)  LC_6 Logic Functioning bit
 (37 13)  (799 429)  (799 429)  LC_6 Logic Functioning bit
 (38 13)  (800 429)  (800 429)  LC_6 Logic Functioning bit
 (39 13)  (801 429)  (801 429)  LC_6 Logic Functioning bit
 (41 13)  (803 429)  (803 429)  LC_6 Logic Functioning bit
 (43 13)  (805 429)  (805 429)  LC_6 Logic Functioning bit
 (17 14)  (779 430)  (779 430)  Enable bit of Mux _local_links/g3_mux_5 => sp4_r_v_b_21 lc_trk_g3_5
 (25 14)  (787 430)  (787 430)  routing T_15_26.sp4_v_b_38 <X> T_15_26.lc_trk_g3_6
 (14 15)  (776 431)  (776 431)  routing T_15_26.sp4_r_v_b_44 <X> T_15_26.lc_trk_g3_4
 (17 15)  (779 431)  (779 431)  Enable bit of Mux _local_links/g3_mux_4 => sp4_r_v_b_44 lc_trk_g3_4
 (22 15)  (784 431)  (784 431)  Enable bit of Mux _local_links/g3_mux_6 => sp4_v_b_38 lc_trk_g3_6
 (23 15)  (785 431)  (785 431)  routing T_15_26.sp4_v_b_38 <X> T_15_26.lc_trk_g3_6
 (25 15)  (787 431)  (787 431)  routing T_15_26.sp4_v_b_38 <X> T_15_26.lc_trk_g3_6


LogicTile_16_26

 (16 0)  (832 416)  (832 416)  routing T_16_26.sp4_v_b_1 <X> T_16_26.lc_trk_g0_1
 (17 0)  (833 416)  (833 416)  Enable bit of Mux _local_links/g0_mux_1 => sp4_v_b_1 lc_trk_g0_1
 (18 0)  (834 416)  (834 416)  routing T_16_26.sp4_v_b_1 <X> T_16_26.lc_trk_g0_1
 (28 2)  (844 418)  (844 418)  routing T_16_26.lc_trk_g2_4 <X> T_16_26.wire_logic_cluster/lc_1/in_1
 (29 2)  (845 418)  (845 418)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_4 wire_logic_cluster/lc_1/in_1
 (30 2)  (846 418)  (846 418)  routing T_16_26.lc_trk_g2_4 <X> T_16_26.wire_logic_cluster/lc_1/in_1
 (31 2)  (847 418)  (847 418)  routing T_16_26.lc_trk_g1_5 <X> T_16_26.wire_logic_cluster/lc_1/in_3
 (32 2)  (848 418)  (848 418)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_5 wire_logic_cluster/lc_1/in_3
 (34 2)  (850 418)  (850 418)  routing T_16_26.lc_trk_g1_5 <X> T_16_26.wire_logic_cluster/lc_1/in_3
 (36 2)  (852 418)  (852 418)  LC_1 Logic Functioning bit
 (38 2)  (854 418)  (854 418)  LC_1 Logic Functioning bit
 (41 2)  (857 418)  (857 418)  LC_1 Logic Functioning bit
 (43 2)  (859 418)  (859 418)  LC_1 Logic Functioning bit
 (52 2)  (868 418)  (868 418)  Enable bit of Mux _out_links/OutMux4_1 => wire_logic_cluster/lc_1/out sp12_v_b_18
 (19 3)  (835 419)  (835 419)  Enable bit of Mux _span_links/cross_mux_vert_2 => sp12_v_t_2 sp4_v_t_3
 (26 3)  (842 419)  (842 419)  routing T_16_26.lc_trk_g3_2 <X> T_16_26.wire_logic_cluster/lc_1/in_0
 (27 3)  (843 419)  (843 419)  routing T_16_26.lc_trk_g3_2 <X> T_16_26.wire_logic_cluster/lc_1/in_0
 (28 3)  (844 419)  (844 419)  routing T_16_26.lc_trk_g3_2 <X> T_16_26.wire_logic_cluster/lc_1/in_0
 (29 3)  (845 419)  (845 419)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_2 wire_logic_cluster/lc_1/in_0
 (37 3)  (853 419)  (853 419)  LC_1 Logic Functioning bit
 (39 3)  (855 419)  (855 419)  LC_1 Logic Functioning bit
 (41 3)  (857 419)  (857 419)  LC_1 Logic Functioning bit
 (43 3)  (859 419)  (859 419)  LC_1 Logic Functioning bit
 (4 6)  (820 422)  (820 422)  routing T_16_26.sp4_v_b_3 <X> T_16_26.sp4_v_t_38
 (15 6)  (831 422)  (831 422)  routing T_16_26.sp4_v_b_21 <X> T_16_26.lc_trk_g1_5
 (16 6)  (832 422)  (832 422)  routing T_16_26.sp4_v_b_21 <X> T_16_26.lc_trk_g1_5
 (17 6)  (833 422)  (833 422)  Enable bit of Mux _local_links/g1_mux_5 => sp4_v_b_21 lc_trk_g1_5
 (27 6)  (843 422)  (843 422)  routing T_16_26.lc_trk_g3_3 <X> T_16_26.wire_logic_cluster/lc_3/in_1
 (28 6)  (844 422)  (844 422)  routing T_16_26.lc_trk_g3_3 <X> T_16_26.wire_logic_cluster/lc_3/in_1
 (29 6)  (845 422)  (845 422)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_3 wire_logic_cluster/lc_3/in_1
 (31 6)  (847 422)  (847 422)  routing T_16_26.lc_trk_g3_5 <X> T_16_26.wire_logic_cluster/lc_3/in_3
 (32 6)  (848 422)  (848 422)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_5 wire_logic_cluster/lc_3/in_3
 (33 6)  (849 422)  (849 422)  routing T_16_26.lc_trk_g3_5 <X> T_16_26.wire_logic_cluster/lc_3/in_3
 (34 6)  (850 422)  (850 422)  routing T_16_26.lc_trk_g3_5 <X> T_16_26.wire_logic_cluster/lc_3/in_3
 (36 6)  (852 422)  (852 422)  LC_3 Logic Functioning bit
 (38 6)  (854 422)  (854 422)  LC_3 Logic Functioning bit
 (41 6)  (857 422)  (857 422)  LC_3 Logic Functioning bit
 (43 6)  (859 422)  (859 422)  LC_3 Logic Functioning bit
 (29 7)  (845 423)  (845 423)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_1 wire_logic_cluster/lc_3/in_0
 (30 7)  (846 423)  (846 423)  routing T_16_26.lc_trk_g3_3 <X> T_16_26.wire_logic_cluster/lc_3/in_1
 (37 7)  (853 423)  (853 423)  LC_3 Logic Functioning bit
 (39 7)  (855 423)  (855 423)  LC_3 Logic Functioning bit
 (41 7)  (857 423)  (857 423)  LC_3 Logic Functioning bit
 (43 7)  (859 423)  (859 423)  LC_3 Logic Functioning bit
 (53 7)  (869 423)  (869 423)  Enable bit of Mux _out_links/OutMuxb_3 => wire_logic_cluster/lc_3/out sp4_r_v_b_39
 (14 10)  (830 426)  (830 426)  routing T_16_26.sp4_v_b_36 <X> T_16_26.lc_trk_g2_4
 (36 10)  (852 426)  (852 426)  LC_5 Logic Functioning bit
 (37 10)  (853 426)  (853 426)  LC_5 Logic Functioning bit
 (38 10)  (854 426)  (854 426)  LC_5 Logic Functioning bit
 (39 10)  (855 426)  (855 426)  LC_5 Logic Functioning bit
 (40 10)  (856 426)  (856 426)  LC_5 Logic Functioning bit
 (41 10)  (857 426)  (857 426)  LC_5 Logic Functioning bit
 (42 10)  (858 426)  (858 426)  LC_5 Logic Functioning bit
 (43 10)  (859 426)  (859 426)  LC_5 Logic Functioning bit
 (13 11)  (829 427)  (829 427)  routing T_16_26.sp4_v_b_3 <X> T_16_26.sp4_h_l_45
 (14 11)  (830 427)  (830 427)  routing T_16_26.sp4_v_b_36 <X> T_16_26.lc_trk_g2_4
 (16 11)  (832 427)  (832 427)  routing T_16_26.sp4_v_b_36 <X> T_16_26.lc_trk_g2_4
 (17 11)  (833 427)  (833 427)  Enable bit of Mux _local_links/g2_mux_4 => sp4_v_b_36 lc_trk_g2_4
 (36 11)  (852 427)  (852 427)  LC_5 Logic Functioning bit
 (37 11)  (853 427)  (853 427)  LC_5 Logic Functioning bit
 (38 11)  (854 427)  (854 427)  LC_5 Logic Functioning bit
 (39 11)  (855 427)  (855 427)  LC_5 Logic Functioning bit
 (40 11)  (856 427)  (856 427)  LC_5 Logic Functioning bit
 (41 11)  (857 427)  (857 427)  LC_5 Logic Functioning bit
 (42 11)  (858 427)  (858 427)  LC_5 Logic Functioning bit
 (43 11)  (859 427)  (859 427)  LC_5 Logic Functioning bit
 (46 11)  (862 427)  (862 427)  Enable bit of Mux _out_links/OutMux6_5 => wire_logic_cluster/lc_5/out sp4_h_r_10
 (21 12)  (837 428)  (837 428)  routing T_16_26.sp12_v_t_0 <X> T_16_26.lc_trk_g3_3
 (22 12)  (838 428)  (838 428)  Enable bit of Mux _local_links/g3_mux_3 => sp12_v_t_0 lc_trk_g3_3
 (24 12)  (840 428)  (840 428)  routing T_16_26.sp12_v_t_0 <X> T_16_26.lc_trk_g3_3
 (21 13)  (837 429)  (837 429)  routing T_16_26.sp12_v_t_0 <X> T_16_26.lc_trk_g3_3
 (22 13)  (838 429)  (838 429)  Enable bit of Mux _local_links/g3_mux_2 => sp4_r_v_b_18 lc_trk_g3_2
 (15 14)  (831 430)  (831 430)  routing T_16_26.sp12_v_t_2 <X> T_16_26.lc_trk_g3_5
 (17 14)  (833 430)  (833 430)  Enable bit of Mux _local_links/g3_mux_5 => sp12_v_t_2 lc_trk_g3_5
 (18 14)  (834 430)  (834 430)  routing T_16_26.sp12_v_t_2 <X> T_16_26.lc_trk_g3_5
 (18 15)  (834 431)  (834 431)  routing T_16_26.sp12_v_t_2 <X> T_16_26.lc_trk_g3_5


LogicTile_17_26

 (26 0)  (900 416)  (900 416)  routing T_17_26.lc_trk_g2_6 <X> T_17_26.wire_logic_cluster/lc_0/in_0
 (27 0)  (901 416)  (901 416)  routing T_17_26.lc_trk_g1_4 <X> T_17_26.wire_logic_cluster/lc_0/in_1
 (29 0)  (903 416)  (903 416)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_4 wire_logic_cluster/lc_0/in_1
 (30 0)  (904 416)  (904 416)  routing T_17_26.lc_trk_g1_4 <X> T_17_26.wire_logic_cluster/lc_0/in_1
 (32 0)  (906 416)  (906 416)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_2 wire_logic_cluster/lc_0/in_3
 (33 0)  (907 416)  (907 416)  routing T_17_26.lc_trk_g3_2 <X> T_17_26.wire_logic_cluster/lc_0/in_3
 (34 0)  (908 416)  (908 416)  routing T_17_26.lc_trk_g3_2 <X> T_17_26.wire_logic_cluster/lc_0/in_3
 (36 0)  (910 416)  (910 416)  LC_0 Logic Functioning bit
 (38 0)  (912 416)  (912 416)  LC_0 Logic Functioning bit
 (41 0)  (915 416)  (915 416)  LC_0 Logic Functioning bit
 (43 0)  (917 416)  (917 416)  LC_0 Logic Functioning bit
 (46 0)  (920 416)  (920 416)  Enable bit of Mux _out_links/OutMux7_0 => wire_logic_cluster/lc_0/out sp4_h_l_5
 (26 1)  (900 417)  (900 417)  routing T_17_26.lc_trk_g2_6 <X> T_17_26.wire_logic_cluster/lc_0/in_0
 (28 1)  (902 417)  (902 417)  routing T_17_26.lc_trk_g2_6 <X> T_17_26.wire_logic_cluster/lc_0/in_0
 (29 1)  (903 417)  (903 417)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_6 wire_logic_cluster/lc_0/in_0
 (31 1)  (905 417)  (905 417)  routing T_17_26.lc_trk_g3_2 <X> T_17_26.wire_logic_cluster/lc_0/in_3
 (37 1)  (911 417)  (911 417)  LC_0 Logic Functioning bit
 (39 1)  (913 417)  (913 417)  LC_0 Logic Functioning bit
 (41 1)  (915 417)  (915 417)  LC_0 Logic Functioning bit
 (43 1)  (917 417)  (917 417)  LC_0 Logic Functioning bit
 (28 4)  (902 420)  (902 420)  routing T_17_26.lc_trk_g2_5 <X> T_17_26.wire_logic_cluster/lc_2/in_1
 (29 4)  (903 420)  (903 420)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_5 wire_logic_cluster/lc_2/in_1
 (30 4)  (904 420)  (904 420)  routing T_17_26.lc_trk_g2_5 <X> T_17_26.wire_logic_cluster/lc_2/in_1
 (32 4)  (906 420)  (906 420)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_2 wire_logic_cluster/lc_2/in_3
 (33 4)  (907 420)  (907 420)  routing T_17_26.lc_trk_g3_2 <X> T_17_26.wire_logic_cluster/lc_2/in_3
 (34 4)  (908 420)  (908 420)  routing T_17_26.lc_trk_g3_2 <X> T_17_26.wire_logic_cluster/lc_2/in_3
 (36 4)  (910 420)  (910 420)  LC_2 Logic Functioning bit
 (38 4)  (912 420)  (912 420)  LC_2 Logic Functioning bit
 (41 4)  (915 420)  (915 420)  LC_2 Logic Functioning bit
 (43 4)  (917 420)  (917 420)  LC_2 Logic Functioning bit
 (46 4)  (920 420)  (920 420)  Enable bit of Mux _out_links/OutMux7_2 => wire_logic_cluster/lc_2/out sp4_h_l_9
 (26 5)  (900 421)  (900 421)  routing T_17_26.lc_trk_g2_2 <X> T_17_26.wire_logic_cluster/lc_2/in_0
 (28 5)  (902 421)  (902 421)  routing T_17_26.lc_trk_g2_2 <X> T_17_26.wire_logic_cluster/lc_2/in_0
 (29 5)  (903 421)  (903 421)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_2 wire_logic_cluster/lc_2/in_0
 (31 5)  (905 421)  (905 421)  routing T_17_26.lc_trk_g3_2 <X> T_17_26.wire_logic_cluster/lc_2/in_3
 (37 5)  (911 421)  (911 421)  LC_2 Logic Functioning bit
 (39 5)  (913 421)  (913 421)  LC_2 Logic Functioning bit
 (41 5)  (915 421)  (915 421)  LC_2 Logic Functioning bit
 (43 5)  (917 421)  (917 421)  LC_2 Logic Functioning bit
 (15 7)  (889 423)  (889 423)  routing T_17_26.sp4_v_t_9 <X> T_17_26.lc_trk_g1_4
 (16 7)  (890 423)  (890 423)  routing T_17_26.sp4_v_t_9 <X> T_17_26.lc_trk_g1_4
 (17 7)  (891 423)  (891 423)  Enable bit of Mux _local_links/g1_mux_4 => sp4_v_t_9 lc_trk_g1_4
 (25 8)  (899 424)  (899 424)  routing T_17_26.sp12_v_t_1 <X> T_17_26.lc_trk_g2_2
 (22 9)  (896 425)  (896 425)  Enable bit of Mux _local_links/g2_mux_2 => sp12_v_t_1 lc_trk_g2_2
 (24 9)  (898 425)  (898 425)  routing T_17_26.sp12_v_t_1 <X> T_17_26.lc_trk_g2_2
 (25 9)  (899 425)  (899 425)  routing T_17_26.sp12_v_t_1 <X> T_17_26.lc_trk_g2_2
 (3 10)  (877 426)  (877 426)  routing T_17_26.sp12_h_r_1 <X> T_17_26.sp12_h_l_22
 (17 10)  (891 426)  (891 426)  Enable bit of Mux _local_links/g2_mux_5 => sp4_r_v_b_13 lc_trk_g2_5
 (3 11)  (877 427)  (877 427)  routing T_17_26.sp12_h_r_1 <X> T_17_26.sp12_h_l_22
 (22 11)  (896 427)  (896 427)  Enable bit of Mux _local_links/g2_mux_6 => sp12_v_b_14 lc_trk_g2_6
 (23 11)  (897 427)  (897 427)  routing T_17_26.sp12_v_b_14 <X> T_17_26.lc_trk_g2_6
 (25 12)  (899 428)  (899 428)  routing T_17_26.sp4_v_t_23 <X> T_17_26.lc_trk_g3_2
 (22 13)  (896 429)  (896 429)  Enable bit of Mux _local_links/g3_mux_2 => sp4_v_t_23 lc_trk_g3_2
 (23 13)  (897 429)  (897 429)  routing T_17_26.sp4_v_t_23 <X> T_17_26.lc_trk_g3_2
 (25 13)  (899 429)  (899 429)  routing T_17_26.sp4_v_t_23 <X> T_17_26.lc_trk_g3_2


LogicTile_18_26

 (25 0)  (953 416)  (953 416)  routing T_18_26.sp4_v_b_10 <X> T_18_26.lc_trk_g0_2
 (22 1)  (950 417)  (950 417)  Enable bit of Mux _local_links/g0_mux_2 => sp4_v_b_10 lc_trk_g0_2
 (23 1)  (951 417)  (951 417)  routing T_18_26.sp4_v_b_10 <X> T_18_26.lc_trk_g0_2
 (25 1)  (953 417)  (953 417)  routing T_18_26.sp4_v_b_10 <X> T_18_26.lc_trk_g0_2
 (3 3)  (931 419)  (931 419)  routing T_18_26.sp12_v_b_0 <X> T_18_26.sp12_h_l_23
 (16 4)  (944 420)  (944 420)  routing T_18_26.sp4_v_b_1 <X> T_18_26.lc_trk_g1_1
 (17 4)  (945 420)  (945 420)  Enable bit of Mux _local_links/g1_mux_1 => sp4_v_b_1 lc_trk_g1_1
 (18 4)  (946 420)  (946 420)  routing T_18_26.sp4_v_b_1 <X> T_18_26.lc_trk_g1_1
 (27 6)  (955 422)  (955 422)  routing T_18_26.lc_trk_g3_3 <X> T_18_26.wire_logic_cluster/lc_3/in_1
 (28 6)  (956 422)  (956 422)  routing T_18_26.lc_trk_g3_3 <X> T_18_26.wire_logic_cluster/lc_3/in_1
 (29 6)  (957 422)  (957 422)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_3 wire_logic_cluster/lc_3/in_1
 (32 6)  (960 422)  (960 422)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g0_2 wire_logic_cluster/lc_3/in_3
 (36 6)  (964 422)  (964 422)  LC_3 Logic Functioning bit
 (38 6)  (966 422)  (966 422)  LC_3 Logic Functioning bit
 (41 6)  (969 422)  (969 422)  LC_3 Logic Functioning bit
 (43 6)  (971 422)  (971 422)  LC_3 Logic Functioning bit
 (47 6)  (975 422)  (975 422)  Enable bit of Mux _out_links/OutMux5_3 => wire_logic_cluster/lc_3/out sp12_h_r_14
 (26 7)  (954 423)  (954 423)  routing T_18_26.lc_trk_g2_3 <X> T_18_26.wire_logic_cluster/lc_3/in_0
 (28 7)  (956 423)  (956 423)  routing T_18_26.lc_trk_g2_3 <X> T_18_26.wire_logic_cluster/lc_3/in_0
 (29 7)  (957 423)  (957 423)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_3 wire_logic_cluster/lc_3/in_0
 (30 7)  (958 423)  (958 423)  routing T_18_26.lc_trk_g3_3 <X> T_18_26.wire_logic_cluster/lc_3/in_1
 (31 7)  (959 423)  (959 423)  routing T_18_26.lc_trk_g0_2 <X> T_18_26.wire_logic_cluster/lc_3/in_3
 (37 7)  (965 423)  (965 423)  LC_3 Logic Functioning bit
 (39 7)  (967 423)  (967 423)  LC_3 Logic Functioning bit
 (41 7)  (969 423)  (969 423)  LC_3 Logic Functioning bit
 (43 7)  (971 423)  (971 423)  LC_3 Logic Functioning bit
 (21 8)  (949 424)  (949 424)  routing T_18_26.sp12_v_t_0 <X> T_18_26.lc_trk_g2_3
 (22 8)  (950 424)  (950 424)  Enable bit of Mux _local_links/g2_mux_3 => sp12_v_t_0 lc_trk_g2_3
 (24 8)  (952 424)  (952 424)  routing T_18_26.sp12_v_t_0 <X> T_18_26.lc_trk_g2_3
 (21 9)  (949 425)  (949 425)  routing T_18_26.sp12_v_t_0 <X> T_18_26.lc_trk_g2_3
 (22 9)  (950 425)  (950 425)  Enable bit of Mux _local_links/g2_mux_2 => sp4_h_l_15 lc_trk_g2_2
 (23 9)  (951 425)  (951 425)  routing T_18_26.sp4_h_l_15 <X> T_18_26.lc_trk_g2_2
 (24 9)  (952 425)  (952 425)  routing T_18_26.sp4_h_l_15 <X> T_18_26.lc_trk_g2_2
 (25 9)  (953 425)  (953 425)  routing T_18_26.sp4_h_l_15 <X> T_18_26.lc_trk_g2_2
 (22 10)  (950 426)  (950 426)  Enable bit of Mux _local_links/g2_mux_7 => sp12_v_b_23 lc_trk_g2_7
 (23 10)  (951 426)  (951 426)  routing T_18_26.sp12_v_b_23 <X> T_18_26.lc_trk_g2_7
 (26 10)  (954 426)  (954 426)  routing T_18_26.lc_trk_g2_7 <X> T_18_26.wire_logic_cluster/lc_5/in_0
 (28 10)  (956 426)  (956 426)  routing T_18_26.lc_trk_g2_2 <X> T_18_26.wire_logic_cluster/lc_5/in_1
 (29 10)  (957 426)  (957 426)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_2 wire_logic_cluster/lc_5/in_1
 (32 10)  (960 426)  (960 426)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g0_2 wire_logic_cluster/lc_5/in_3
 (36 10)  (964 426)  (964 426)  LC_5 Logic Functioning bit
 (38 10)  (966 426)  (966 426)  LC_5 Logic Functioning bit
 (41 10)  (969 426)  (969 426)  LC_5 Logic Functioning bit
 (43 10)  (971 426)  (971 426)  LC_5 Logic Functioning bit
 (47 10)  (975 426)  (975 426)  Enable bit of Mux _out_links/OutMux4_5 => wire_logic_cluster/lc_5/out sp12_h_r_2
 (21 11)  (949 427)  (949 427)  routing T_18_26.sp12_v_b_23 <X> T_18_26.lc_trk_g2_7
 (22 11)  (950 427)  (950 427)  Enable bit of Mux _local_links/g2_mux_6 => sp4_v_b_46 lc_trk_g2_6
 (23 11)  (951 427)  (951 427)  routing T_18_26.sp4_v_b_46 <X> T_18_26.lc_trk_g2_6
 (24 11)  (952 427)  (952 427)  routing T_18_26.sp4_v_b_46 <X> T_18_26.lc_trk_g2_6
 (26 11)  (954 427)  (954 427)  routing T_18_26.lc_trk_g2_7 <X> T_18_26.wire_logic_cluster/lc_5/in_0
 (28 11)  (956 427)  (956 427)  routing T_18_26.lc_trk_g2_7 <X> T_18_26.wire_logic_cluster/lc_5/in_0
 (29 11)  (957 427)  (957 427)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_7 wire_logic_cluster/lc_5/in_0
 (30 11)  (958 427)  (958 427)  routing T_18_26.lc_trk_g2_2 <X> T_18_26.wire_logic_cluster/lc_5/in_1
 (31 11)  (959 427)  (959 427)  routing T_18_26.lc_trk_g0_2 <X> T_18_26.wire_logic_cluster/lc_5/in_3
 (36 11)  (964 427)  (964 427)  LC_5 Logic Functioning bit
 (38 11)  (966 427)  (966 427)  LC_5 Logic Functioning bit
 (40 11)  (968 427)  (968 427)  LC_5 Logic Functioning bit
 (42 11)  (970 427)  (970 427)  LC_5 Logic Functioning bit
 (22 12)  (950 428)  (950 428)  Enable bit of Mux _local_links/g3_mux_3 => sp12_v_b_11 lc_trk_g3_3
 (23 12)  (951 428)  (951 428)  routing T_18_26.sp12_v_b_11 <X> T_18_26.lc_trk_g3_3
 (22 13)  (950 429)  (950 429)  Enable bit of Mux _local_links/g3_mux_2 => sp4_r_v_b_42 lc_trk_g3_2
 (25 13)  (953 429)  (953 429)  routing T_18_26.sp4_r_v_b_42 <X> T_18_26.lc_trk_g3_2
 (27 14)  (955 430)  (955 430)  routing T_18_26.lc_trk_g1_1 <X> T_18_26.wire_logic_cluster/lc_7/in_1
 (29 14)  (957 430)  (957 430)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_1 wire_logic_cluster/lc_7/in_1
 (31 14)  (959 430)  (959 430)  routing T_18_26.lc_trk_g2_6 <X> T_18_26.wire_logic_cluster/lc_7/in_3
 (32 14)  (960 430)  (960 430)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_6 wire_logic_cluster/lc_7/in_3
 (33 14)  (961 430)  (961 430)  routing T_18_26.lc_trk_g2_6 <X> T_18_26.wire_logic_cluster/lc_7/in_3
 (36 14)  (964 430)  (964 430)  LC_7 Logic Functioning bit
 (37 14)  (965 430)  (965 430)  LC_7 Logic Functioning bit
 (38 14)  (966 430)  (966 430)  LC_7 Logic Functioning bit
 (39 14)  (967 430)  (967 430)  LC_7 Logic Functioning bit
 (41 14)  (969 430)  (969 430)  LC_7 Logic Functioning bit
 (43 14)  (971 430)  (971 430)  LC_7 Logic Functioning bit
 (52 14)  (980 430)  (980 430)  Enable bit of Mux _out_links/OutMux3_7 => wire_logic_cluster/lc_7/out sp12_v_b_14
 (4 15)  (932 431)  (932 431)  routing T_18_26.sp4_v_b_4 <X> T_18_26.sp4_h_l_44
 (12 15)  (940 431)  (940 431)  routing T_18_26.sp4_h_l_46 <X> T_18_26.sp4_v_t_46
 (26 15)  (954 431)  (954 431)  routing T_18_26.lc_trk_g3_2 <X> T_18_26.wire_logic_cluster/lc_7/in_0
 (27 15)  (955 431)  (955 431)  routing T_18_26.lc_trk_g3_2 <X> T_18_26.wire_logic_cluster/lc_7/in_0
 (28 15)  (956 431)  (956 431)  routing T_18_26.lc_trk_g3_2 <X> T_18_26.wire_logic_cluster/lc_7/in_0
 (29 15)  (957 431)  (957 431)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g3_2 wire_logic_cluster/lc_7/in_0
 (31 15)  (959 431)  (959 431)  routing T_18_26.lc_trk_g2_6 <X> T_18_26.wire_logic_cluster/lc_7/in_3
 (36 15)  (964 431)  (964 431)  LC_7 Logic Functioning bit
 (38 15)  (966 431)  (966 431)  LC_7 Logic Functioning bit


LogicTile_19_26

 (11 0)  (993 416)  (993 416)  routing T_19_26.sp4_v_t_43 <X> T_19_26.sp4_v_b_2
 (13 0)  (995 416)  (995 416)  routing T_19_26.sp4_v_t_43 <X> T_19_26.sp4_v_b_2


LogicTile_20_26

 (12 2)  (1048 418)  (1048 418)  routing T_20_26.sp4_v_b_2 <X> T_20_26.sp4_h_l_39
 (6 6)  (1042 422)  (1042 422)  routing T_20_26.sp4_h_l_47 <X> T_20_26.sp4_v_t_38
 (5 15)  (1041 431)  (1041 431)  routing T_20_26.sp4_h_l_44 <X> T_20_26.sp4_v_t_44
 (10 15)  (1046 431)  (1046 431)  routing T_20_26.sp4_h_l_40 <X> T_20_26.sp4_v_t_47


LogicTile_22_26

 (3 3)  (1147 419)  (1147 419)  routing T_22_26.sp12_v_b_0 <X> T_22_26.sp12_h_l_23


LogicTile_23_26

 (2 8)  (1200 424)  (1200 424)  Enable bit of Mux _span_links/cross_mux_horz_8 => sp12_h_r_16 sp4_h_l_9
 (2 12)  (1200 428)  (1200 428)  Enable bit of Mux _span_links/cross_mux_horz_10 => sp12_h_r_20 sp4_h_l_11


LogicTile_26_26

 (4 6)  (1352 422)  (1352 422)  routing T_26_26.sp4_v_b_3 <X> T_26_26.sp4_v_t_38
 (10 7)  (1358 423)  (1358 423)  routing T_26_26.sp4_h_l_46 <X> T_26_26.sp4_v_t_41
 (11 14)  (1359 430)  (1359 430)  routing T_26_26.sp4_v_b_3 <X> T_26_26.sp4_v_t_46
 (13 14)  (1361 430)  (1361 430)  routing T_26_26.sp4_v_b_3 <X> T_26_26.sp4_v_t_46
 (5 15)  (1353 431)  (1353 431)  routing T_26_26.sp4_h_l_44 <X> T_26_26.sp4_v_t_44


IO_Tile_33_26

 (11 0)  (1737 416)  (1737 416)  routing T_33_26.span4_vert_b_0 <X> T_33_26.span4_vert_t_12
 (3 1)  (1729 417)  (1729 417)  IO control bit: IORIGHT_REN_1

 (2 6)  (1728 422)  (1728 422)  IO control bit: IORIGHT_REN_0



IO_Tile_0_25

 (11 0)  (6 400)  (6 400)  routing T_0_25.span4_vert_b_0 <X> T_0_25.span4_vert_t_12
 (16 0)  (1 400)  (1 400)  IOB_0 IO Functioning bit
 (3 1)  (14 401)  (14 401)  IO control bit: IOLEFT_REN_1

 (4 1)  (13 401)  (13 401)  routing T_0_25.span4_vert_b_0 <X> T_0_25.lc_trk_g0_0
 (5 1)  (12 401)  (12 401)  routing T_0_25.span4_vert_b_0 <X> T_0_25.lc_trk_g0_0
 (7 1)  (10 401)  (10 401)  Enable bit of Mux _local_links/g0_mux_0 => span4_vert_b_0 lc_trk_g0_0
 (17 3)  (0 403)  (0 403)  IOB_0 IO Functioning bit
 (11 4)  (6 404)  (6 404)  routing T_0_25.lc_trk_g1_0 <X> T_0_25.wire_io_cluster/io_0/OUT_ENB
 (12 4)  (5 404)  (5 404)  routing T_0_25.lc_trk_g1_3 <X> T_0_25.wire_io_cluster/io_0/D_OUT_0
 (17 4)  (0 404)  (0 404)  IOB_0 IO Functioning bit
 (11 5)  (6 405)  (6 405)  Enable bit of Mux _io_cluster/in_mux0_0 => lc_trk_g1_0 wire_io_cluster/io_0/OUT_ENB
 (12 5)  (5 405)  (5 405)  routing T_0_25.lc_trk_g1_3 <X> T_0_25.wire_io_cluster/io_0/D_OUT_0
 (13 5)  (4 405)  (4 405)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g1_3 wire_io_cluster/io_0/D_OUT_0
 (17 5)  (0 405)  (0 405)  Enable bit of Mux _out_links/OutMuxc_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_16
 (2 6)  (15 406)  (15 406)  IO control bit: IOLEFT_REN_0

 (3 6)  (14 406)  (14 406)  IO control bit: IOLEFT_IE_1

 (16 8)  (1 408)  (1 408)  Enable bit of Mux _out_links/OutMuxc_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_20
 (3 9)  (14 409)  (14 409)  IO control bit: IOLEFT_IE_0

 (4 9)  (13 409)  (13 409)  routing T_0_25.span4_vert_b_0 <X> T_0_25.lc_trk_g1_0
 (5 9)  (12 409)  (12 409)  routing T_0_25.span4_vert_b_0 <X> T_0_25.lc_trk_g1_0
 (7 9)  (10 409)  (10 409)  Enable bit of Mux _local_links/g1_mux_0 => span4_vert_b_0 lc_trk_g1_0
 (5 10)  (12 410)  (12 410)  routing T_0_25.span4_vert_b_11 <X> T_0_25.lc_trk_g1_3
 (7 10)  (10 410)  (10 410)  Enable bit of Mux _local_links/g1_mux_3 => span4_vert_b_11 lc_trk_g1_3
 (8 10)  (9 410)  (9 410)  routing T_0_25.span4_vert_b_11 <X> T_0_25.lc_trk_g1_3
 (12 10)  (5 410)  (5 410)  routing T_0_25.lc_trk_g1_4 <X> T_0_25.wire_io_cluster/io_1/D_OUT_0
 (13 10)  (4 410)  (4 410)  routing T_0_25.lc_trk_g1_4 <X> T_0_25.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (1 410)  (1 410)  IOB_1 IO Functioning bit
 (11 11)  (6 411)  (6 411)  Enable bit of Mux _io_cluster/in_mux1_0 => lc_trk_g0_0 wire_io_cluster/io_1/OUT_ENB
 (13 11)  (4 411)  (4 411)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g1_4 wire_io_cluster/io_1/D_OUT_0
 (12 12)  (5 412)  (5 412)  routing T_0_25.span4_horz_43 <X> T_0_25.span4_vert_t_15
 (5 13)  (12 413)  (12 413)  routing T_0_25.span4_horz_20 <X> T_0_25.lc_trk_g1_4
 (6 13)  (11 413)  (11 413)  routing T_0_25.span4_horz_20 <X> T_0_25.lc_trk_g1_4
 (7 13)  (10 413)  (10 413)  Enable bit of Mux _local_links/g1_mux_4 => span4_horz_20 lc_trk_g1_4
 (17 13)  (0 413)  (0 413)  IOB_1 IO Functioning bit
 (17 14)  (0 414)  (0 414)  IOB_1 IO Functioning bit


LogicTile_1_25

 (5 10)  (23 410)  (23 410)  routing T_1_25.sp4_h_r_3 <X> T_1_25.sp4_h_l_43
 (4 11)  (22 411)  (22 411)  routing T_1_25.sp4_h_r_3 <X> T_1_25.sp4_h_l_43


LogicTile_2_25

 (3 5)  (75 405)  (75 405)  routing T_2_25.sp12_h_l_23 <X> T_2_25.sp12_h_r_0
 (19 15)  (91 415)  (91 415)  Enable bit of Mux _span_links/cross_mux_horz_2 => sp12_h_l_3 sp4_h_r_14


LogicTile_3_25

 (5 14)  (131 414)  (131 414)  routing T_3_25.sp4_v_b_9 <X> T_3_25.sp4_h_l_44


LogicTile_4_25

 (3 5)  (183 405)  (183 405)  routing T_4_25.sp12_h_l_23 <X> T_4_25.sp12_h_r_0


LogicTile_5_25

 (3 0)  (237 400)  (237 400)  routing T_5_25.sp12_v_t_23 <X> T_5_25.sp12_v_b_0


LogicTile_6_25



LogicTile_7_25



RAM_Tile_8_25



LogicTile_9_25



LogicTile_10_25



LogicTile_11_25



LogicTile_12_25

 (3 2)  (603 402)  (603 402)  routing T_12_25.sp12_h_r_0 <X> T_12_25.sp12_h_l_23
 (3 3)  (603 403)  (603 403)  routing T_12_25.sp12_h_r_0 <X> T_12_25.sp12_h_l_23
 (2 8)  (602 408)  (602 408)  Enable bit of Mux _span_links/cross_mux_horz_8 => sp12_h_r_16 sp4_h_l_9


LogicTile_13_25

 (11 0)  (665 400)  (665 400)  routing T_13_25.sp4_v_t_46 <X> T_13_25.sp4_v_b_2
 (12 1)  (666 401)  (666 401)  routing T_13_25.sp4_v_t_46 <X> T_13_25.sp4_v_b_2
 (11 2)  (665 402)  (665 402)  routing T_13_25.sp4_h_r_8 <X> T_13_25.sp4_v_t_39
 (13 2)  (667 402)  (667 402)  routing T_13_25.sp4_h_r_8 <X> T_13_25.sp4_v_t_39
 (12 3)  (666 403)  (666 403)  routing T_13_25.sp4_h_r_8 <X> T_13_25.sp4_v_t_39
 (9 11)  (663 411)  (663 411)  routing T_13_25.sp4_v_b_11 <X> T_13_25.sp4_v_t_42
 (10 11)  (664 411)  (664 411)  routing T_13_25.sp4_v_b_11 <X> T_13_25.sp4_v_t_42
 (4 14)  (658 414)  (658 414)  routing T_13_25.sp4_v_b_1 <X> T_13_25.sp4_v_t_44
 (6 14)  (660 414)  (660 414)  routing T_13_25.sp4_v_b_1 <X> T_13_25.sp4_v_t_44


LogicTile_14_25

 (3 1)  (711 401)  (711 401)  routing T_14_25.sp12_h_l_23 <X> T_14_25.sp12_v_b_0


LogicTile_15_25

 (8 1)  (770 401)  (770 401)  routing T_15_25.sp4_h_r_1 <X> T_15_25.sp4_v_b_1
 (8 5)  (770 405)  (770 405)  routing T_15_25.sp4_v_t_36 <X> T_15_25.sp4_v_b_4
 (10 5)  (772 405)  (772 405)  routing T_15_25.sp4_v_t_36 <X> T_15_25.sp4_v_b_4
 (4 12)  (766 412)  (766 412)  routing T_15_25.sp4_h_l_44 <X> T_15_25.sp4_v_b_9
 (11 12)  (773 412)  (773 412)  routing T_15_25.sp4_v_t_38 <X> T_15_25.sp4_v_b_11
 (13 12)  (775 412)  (775 412)  routing T_15_25.sp4_v_t_38 <X> T_15_25.sp4_v_b_11
 (5 13)  (767 413)  (767 413)  routing T_15_25.sp4_h_l_44 <X> T_15_25.sp4_v_b_9


LogicTile_16_25

 (19 1)  (835 401)  (835 401)  Enable bit of Mux _span_links/cross_mux_vert_0 => sp12_v_b_1 sp4_v_t_1
 (19 13)  (835 413)  (835 413)  Enable bit of Mux _span_links/cross_mux_horz_0 => sp12_h_r_0 sp4_h_l_1
 (4 14)  (820 414)  (820 414)  routing T_16_25.sp4_h_r_3 <X> T_16_25.sp4_v_t_44
 (6 14)  (822 414)  (822 414)  routing T_16_25.sp4_h_r_3 <X> T_16_25.sp4_v_t_44
 (5 15)  (821 415)  (821 415)  routing T_16_25.sp4_h_r_3 <X> T_16_25.sp4_v_t_44


LogicTile_17_25

 (13 11)  (887 411)  (887 411)  routing T_17_25.sp4_v_b_3 <X> T_17_25.sp4_h_l_45
 (19 15)  (893 415)  (893 415)  Enable bit of Mux _span_links/cross_mux_horz_2 => sp12_h_l_3 sp4_h_r_14


LogicTile_18_25

 (19 1)  (947 401)  (947 401)  Enable bit of Mux _span_links/cross_mux_vert_0 => sp12_v_b_1 sp4_v_t_1
 (19 2)  (947 402)  (947 402)  Enable bit of Mux _span_links/cross_mux_vert_3 => sp12_v_b_7 sp4_v_b_15
 (22 2)  (950 402)  (950 402)  Enable bit of Mux _local_links/g0_mux_7 => sp4_v_b_23 lc_trk_g0_7
 (23 2)  (951 402)  (951 402)  routing T_18_25.sp4_v_b_23 <X> T_18_25.lc_trk_g0_7
 (24 2)  (952 402)  (952 402)  routing T_18_25.sp4_v_b_23 <X> T_18_25.lc_trk_g0_7
 (19 4)  (947 404)  (947 404)  Enable bit of Mux _span_links/cross_mux_vert_5 => sp12_v_b_11 sp4_v_b_17
 (26 4)  (954 404)  (954 404)  routing T_18_25.lc_trk_g2_4 <X> T_18_25.wire_logic_cluster/lc_2/in_0
 (28 4)  (956 404)  (956 404)  routing T_18_25.lc_trk_g2_7 <X> T_18_25.wire_logic_cluster/lc_2/in_1
 (29 4)  (957 404)  (957 404)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_7 wire_logic_cluster/lc_2/in_1
 (30 4)  (958 404)  (958 404)  routing T_18_25.lc_trk_g2_7 <X> T_18_25.wire_logic_cluster/lc_2/in_1
 (31 4)  (959 404)  (959 404)  routing T_18_25.lc_trk_g0_7 <X> T_18_25.wire_logic_cluster/lc_2/in_3
 (32 4)  (960 404)  (960 404)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g0_7 wire_logic_cluster/lc_2/in_3
 (36 4)  (964 404)  (964 404)  LC_2 Logic Functioning bit
 (38 4)  (966 404)  (966 404)  LC_2 Logic Functioning bit
 (41 4)  (969 404)  (969 404)  LC_2 Logic Functioning bit
 (43 4)  (971 404)  (971 404)  LC_2 Logic Functioning bit
 (47 4)  (975 404)  (975 404)  Enable bit of Mux _out_links/OutMux5_2 => wire_logic_cluster/lc_2/out sp12_h_r_12
 (28 5)  (956 405)  (956 405)  routing T_18_25.lc_trk_g2_4 <X> T_18_25.wire_logic_cluster/lc_2/in_0
 (29 5)  (957 405)  (957 405)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_4 wire_logic_cluster/lc_2/in_0
 (30 5)  (958 405)  (958 405)  routing T_18_25.lc_trk_g2_7 <X> T_18_25.wire_logic_cluster/lc_2/in_1
 (31 5)  (959 405)  (959 405)  routing T_18_25.lc_trk_g0_7 <X> T_18_25.wire_logic_cluster/lc_2/in_3
 (37 5)  (965 405)  (965 405)  LC_2 Logic Functioning bit
 (39 5)  (967 405)  (967 405)  LC_2 Logic Functioning bit
 (41 5)  (969 405)  (969 405)  LC_2 Logic Functioning bit
 (43 5)  (971 405)  (971 405)  LC_2 Logic Functioning bit
 (3 6)  (931 406)  (931 406)  routing T_18_25.sp12_h_r_0 <X> T_18_25.sp12_v_t_23
 (22 6)  (950 406)  (950 406)  Enable bit of Mux _local_links/g1_mux_7 => sp4_r_v_b_7 lc_trk_g1_7
 (3 7)  (931 407)  (931 407)  routing T_18_25.sp12_h_r_0 <X> T_18_25.sp12_v_t_23
 (16 10)  (944 410)  (944 410)  routing T_18_25.sp12_v_b_21 <X> T_18_25.lc_trk_g2_5
 (17 10)  (945 410)  (945 410)  Enable bit of Mux _local_links/g2_mux_5 => sp12_v_b_21 lc_trk_g2_5
 (22 10)  (950 410)  (950 410)  Enable bit of Mux _local_links/g2_mux_7 => sp4_r_v_b_15 lc_trk_g2_7
 (14 11)  (942 411)  (942 411)  routing T_18_25.sp4_h_l_17 <X> T_18_25.lc_trk_g2_4
 (15 11)  (943 411)  (943 411)  routing T_18_25.sp4_h_l_17 <X> T_18_25.lc_trk_g2_4
 (16 11)  (944 411)  (944 411)  routing T_18_25.sp4_h_l_17 <X> T_18_25.lc_trk_g2_4
 (17 11)  (945 411)  (945 411)  Enable bit of Mux _local_links/g2_mux_4 => sp4_h_l_17 lc_trk_g2_4
 (18 11)  (946 411)  (946 411)  routing T_18_25.sp12_v_b_21 <X> T_18_25.lc_trk_g2_5
 (22 11)  (950 411)  (950 411)  Enable bit of Mux _local_links/g2_mux_6 => sp4_r_v_b_38 lc_trk_g2_6
 (25 11)  (953 411)  (953 411)  routing T_18_25.sp4_r_v_b_38 <X> T_18_25.lc_trk_g2_6
 (13 12)  (941 412)  (941 412)  routing T_18_25.sp4_v_t_46 <X> T_18_25.sp4_v_b_11
 (26 14)  (954 414)  (954 414)  routing T_18_25.lc_trk_g2_5 <X> T_18_25.wire_logic_cluster/lc_7/in_0
 (28 14)  (956 414)  (956 414)  routing T_18_25.lc_trk_g2_6 <X> T_18_25.wire_logic_cluster/lc_7/in_1
 (29 14)  (957 414)  (957 414)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g2_6 wire_logic_cluster/lc_7/in_1
 (30 14)  (958 414)  (958 414)  routing T_18_25.lc_trk_g2_6 <X> T_18_25.wire_logic_cluster/lc_7/in_1
 (31 14)  (959 414)  (959 414)  routing T_18_25.lc_trk_g1_7 <X> T_18_25.wire_logic_cluster/lc_7/in_3
 (32 14)  (960 414)  (960 414)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_7 wire_logic_cluster/lc_7/in_3
 (34 14)  (962 414)  (962 414)  routing T_18_25.lc_trk_g1_7 <X> T_18_25.wire_logic_cluster/lc_7/in_3
 (36 14)  (964 414)  (964 414)  LC_7 Logic Functioning bit
 (38 14)  (966 414)  (966 414)  LC_7 Logic Functioning bit
 (41 14)  (969 414)  (969 414)  LC_7 Logic Functioning bit
 (43 14)  (971 414)  (971 414)  LC_7 Logic Functioning bit
 (47 14)  (975 414)  (975 414)  Enable bit of Mux _out_links/OutMux4_7 => wire_logic_cluster/lc_7/out sp12_h_l_5
 (28 15)  (956 415)  (956 415)  routing T_18_25.lc_trk_g2_5 <X> T_18_25.wire_logic_cluster/lc_7/in_0
 (29 15)  (957 415)  (957 415)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_5 wire_logic_cluster/lc_7/in_0
 (30 15)  (958 415)  (958 415)  routing T_18_25.lc_trk_g2_6 <X> T_18_25.wire_logic_cluster/lc_7/in_1
 (31 15)  (959 415)  (959 415)  routing T_18_25.lc_trk_g1_7 <X> T_18_25.wire_logic_cluster/lc_7/in_3
 (37 15)  (965 415)  (965 415)  LC_7 Logic Functioning bit
 (39 15)  (967 415)  (967 415)  LC_7 Logic Functioning bit
 (41 15)  (969 415)  (969 415)  LC_7 Logic Functioning bit
 (43 15)  (971 415)  (971 415)  LC_7 Logic Functioning bit


LogicTile_19_25

 (9 11)  (991 411)  (991 411)  routing T_19_25.sp4_v_b_7 <X> T_19_25.sp4_v_t_42


LogicTile_20_25

 (3 0)  (1039 400)  (1039 400)  routing T_20_25.sp12_v_t_23 <X> T_20_25.sp12_v_b_0
 (19 2)  (1055 402)  (1055 402)  Enable bit of Mux _span_links/cross_mux_vert_3 => sp12_v_b_7 sp4_v_b_15
 (9 6)  (1045 406)  (1045 406)  routing T_20_25.sp4_v_b_4 <X> T_20_25.sp4_h_l_41


LogicTile_21_25



LogicTile_22_25



LogicTile_23_25



LogicTile_24_25



RAM_Tile_25_25



LogicTile_26_25

 (2 14)  (1350 414)  (1350 414)  Enable bit of Mux _span_links/cross_mux_horz_11 => sp12_h_l_21 sp4_h_l_10


LogicTile_27_25

 (3 2)  (1405 402)  (1405 402)  routing T_27_25.sp12_v_t_23 <X> T_27_25.sp12_h_l_23


LogicTile_28_25

 (3 3)  (1459 403)  (1459 403)  routing T_28_25.sp12_v_b_0 <X> T_28_25.sp12_h_l_23


LogicTile_29_25

 (4 9)  (1514 409)  (1514 409)  routing T_29_25.sp4_h_l_47 <X> T_29_25.sp4_h_r_6
 (6 9)  (1516 409)  (1516 409)  routing T_29_25.sp4_h_l_47 <X> T_29_25.sp4_h_r_6


LogicTile_30_25

 (3 2)  (1567 402)  (1567 402)  routing T_30_25.sp12_v_t_23 <X> T_30_25.sp12_h_l_23


LogicTile_31_25



LogicTile_32_25



IO_Tile_33_25

 (3 1)  (1729 401)  (1729 401)  IO control bit: IORIGHT_REN_1

 (2 6)  (1728 406)  (1728 406)  IO control bit: IORIGHT_REN_0

 (12 12)  (1738 412)  (1738 412)  routing T_33_25.span4_horz_43 <X> T_33_25.span4_vert_t_15


IO_Tile_0_24

 (3 1)  (14 385)  (14 385)  IO control bit: IOLEFT_REN_1

 (2 6)  (15 390)  (15 390)  IO control bit: IOLEFT_REN_0

 (11 6)  (6 390)  (6 390)  routing T_0_24.span4_horz_13 <X> T_0_24.span4_vert_t_14
 (12 6)  (5 390)  (5 390)  routing T_0_24.span4_horz_13 <X> T_0_24.span4_vert_t_14
 (12 12)  (5 396)  (5 396)  routing T_0_24.span4_horz_43 <X> T_0_24.span4_vert_t_15


LogicTile_1_24

 (5 10)  (23 394)  (23 394)  routing T_1_24.sp4_h_r_3 <X> T_1_24.sp4_h_l_43
 (4 11)  (22 395)  (22 395)  routing T_1_24.sp4_h_r_3 <X> T_1_24.sp4_h_l_43


LogicTile_2_24

 (19 15)  (91 399)  (91 399)  Enable bit of Mux _span_links/cross_mux_horz_2 => sp12_h_l_3 sp4_h_r_14


LogicTile_3_24

 (6 3)  (132 387)  (132 387)  routing T_3_24.sp4_h_r_0 <X> T_3_24.sp4_h_l_37


LogicTile_4_24

 (19 12)  (199 396)  (199 396)  Enable bit of Mux _span_links/cross_mux_horz_1 => sp12_h_r_2 sp4_h_r_13


LogicTile_5_24



LogicTile_6_24



LogicTile_7_24



RAM_Tile_8_24



LogicTile_9_24



LogicTile_10_24



LogicTile_11_24



LogicTile_12_24

 (3 2)  (603 386)  (603 386)  routing T_12_24.sp12_h_r_0 <X> T_12_24.sp12_h_l_23
 (3 3)  (603 387)  (603 387)  routing T_12_24.sp12_h_r_0 <X> T_12_24.sp12_h_l_23


LogicTile_13_24



LogicTile_14_24

 (17 11)  (725 395)  (725 395)  Enable bit of Mux _local_links/g2_mux_4 => sp4_r_v_b_12 lc_trk_g2_4
 (16 12)  (724 396)  (724 396)  routing T_14_24.sp4_v_t_12 <X> T_14_24.lc_trk_g3_1
 (17 12)  (725 396)  (725 396)  Enable bit of Mux _local_links/g3_mux_1 => sp4_v_t_12 lc_trk_g3_1
 (18 12)  (726 396)  (726 396)  routing T_14_24.sp4_v_t_12 <X> T_14_24.lc_trk_g3_1
 (26 14)  (734 398)  (734 398)  routing T_14_24.lc_trk_g3_4 <X> T_14_24.wire_logic_cluster/lc_7/in_0
 (28 14)  (736 398)  (736 398)  routing T_14_24.lc_trk_g2_4 <X> T_14_24.wire_logic_cluster/lc_7/in_1
 (29 14)  (737 398)  (737 398)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g2_4 wire_logic_cluster/lc_7/in_1
 (30 14)  (738 398)  (738 398)  routing T_14_24.lc_trk_g2_4 <X> T_14_24.wire_logic_cluster/lc_7/in_1
 (32 14)  (740 398)  (740 398)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_1 wire_logic_cluster/lc_7/in_3
 (33 14)  (741 398)  (741 398)  routing T_14_24.lc_trk_g3_1 <X> T_14_24.wire_logic_cluster/lc_7/in_3
 (34 14)  (742 398)  (742 398)  routing T_14_24.lc_trk_g3_1 <X> T_14_24.wire_logic_cluster/lc_7/in_3
 (36 14)  (744 398)  (744 398)  LC_7 Logic Functioning bit
 (38 14)  (746 398)  (746 398)  LC_7 Logic Functioning bit
 (41 14)  (749 398)  (749 398)  LC_7 Logic Functioning bit
 (43 14)  (751 398)  (751 398)  LC_7 Logic Functioning bit
 (48 14)  (756 398)  (756 398)  Enable bit of Mux _out_links/OutMux5_7 => wire_logic_cluster/lc_7/out sp12_h_l_21
 (16 15)  (724 399)  (724 399)  routing T_14_24.sp12_v_b_12 <X> T_14_24.lc_trk_g3_4
 (17 15)  (725 399)  (725 399)  Enable bit of Mux _local_links/g3_mux_4 => sp12_v_b_12 lc_trk_g3_4
 (27 15)  (735 399)  (735 399)  routing T_14_24.lc_trk_g3_4 <X> T_14_24.wire_logic_cluster/lc_7/in_0
 (28 15)  (736 399)  (736 399)  routing T_14_24.lc_trk_g3_4 <X> T_14_24.wire_logic_cluster/lc_7/in_0
 (29 15)  (737 399)  (737 399)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g3_4 wire_logic_cluster/lc_7/in_0
 (36 15)  (744 399)  (744 399)  LC_7 Logic Functioning bit
 (38 15)  (746 399)  (746 399)  LC_7 Logic Functioning bit
 (40 15)  (748 399)  (748 399)  LC_7 Logic Functioning bit
 (42 15)  (750 399)  (750 399)  LC_7 Logic Functioning bit


LogicTile_15_24

 (3 4)  (765 388)  (765 388)  routing T_15_24.sp12_v_t_23 <X> T_15_24.sp12_h_r_0
 (7 11)  (769 395)  (769 395)  Column buffer control bit: LH_colbuf_cntl_2

 (3 14)  (765 398)  (765 398)  routing T_15_24.sp12_v_b_1 <X> T_15_24.sp12_v_t_22
 (7 15)  (769 399)  (769 399)  Column buffer control bit: LH_colbuf_cntl_6



LogicTile_16_24

 (26 0)  (842 384)  (842 384)  routing T_16_24.lc_trk_g2_4 <X> T_16_24.wire_logic_cluster/lc_0/in_0
 (28 0)  (844 384)  (844 384)  routing T_16_24.lc_trk_g2_7 <X> T_16_24.wire_logic_cluster/lc_0/in_1
 (29 0)  (845 384)  (845 384)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_7 wire_logic_cluster/lc_0/in_1
 (30 0)  (846 384)  (846 384)  routing T_16_24.lc_trk_g2_7 <X> T_16_24.wire_logic_cluster/lc_0/in_1
 (32 0)  (848 384)  (848 384)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_3
 (33 0)  (849 384)  (849 384)  routing T_16_24.lc_trk_g3_0 <X> T_16_24.wire_logic_cluster/lc_0/in_3
 (34 0)  (850 384)  (850 384)  routing T_16_24.lc_trk_g3_0 <X> T_16_24.wire_logic_cluster/lc_0/in_3
 (36 0)  (852 384)  (852 384)  LC_0 Logic Functioning bit
 (38 0)  (854 384)  (854 384)  LC_0 Logic Functioning bit
 (41 0)  (857 384)  (857 384)  LC_0 Logic Functioning bit
 (43 0)  (859 384)  (859 384)  LC_0 Logic Functioning bit
 (47 0)  (863 384)  (863 384)  Enable bit of Mux _out_links/OutMux5_0 => wire_logic_cluster/lc_0/out sp12_h_r_8
 (28 1)  (844 385)  (844 385)  routing T_16_24.lc_trk_g2_4 <X> T_16_24.wire_logic_cluster/lc_0/in_0
 (29 1)  (845 385)  (845 385)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_4 wire_logic_cluster/lc_0/in_0
 (30 1)  (846 385)  (846 385)  routing T_16_24.lc_trk_g2_7 <X> T_16_24.wire_logic_cluster/lc_0/in_1
 (37 1)  (853 385)  (853 385)  LC_0 Logic Functioning bit
 (39 1)  (855 385)  (855 385)  LC_0 Logic Functioning bit
 (41 1)  (857 385)  (857 385)  LC_0 Logic Functioning bit
 (43 1)  (859 385)  (859 385)  LC_0 Logic Functioning bit
 (14 4)  (830 388)  (830 388)  routing T_16_24.sp4_v_b_0 <X> T_16_24.lc_trk_g1_0
 (16 5)  (832 389)  (832 389)  routing T_16_24.sp4_v_b_0 <X> T_16_24.lc_trk_g1_0
 (17 5)  (833 389)  (833 389)  Enable bit of Mux _local_links/g1_mux_0 => sp4_v_b_0 lc_trk_g1_0
 (6 6)  (822 390)  (822 390)  routing T_16_24.sp4_v_b_0 <X> T_16_24.sp4_v_t_38
 (22 6)  (838 390)  (838 390)  Enable bit of Mux _local_links/g1_mux_7 => sp4_r_v_b_7 lc_trk_g1_7
 (5 7)  (821 391)  (821 391)  routing T_16_24.sp4_v_b_0 <X> T_16_24.sp4_v_t_38
 (22 10)  (838 394)  (838 394)  Enable bit of Mux _local_links/g2_mux_7 => sp12_v_t_12 lc_trk_g2_7
 (23 10)  (839 394)  (839 394)  routing T_16_24.sp12_v_t_12 <X> T_16_24.lc_trk_g2_7
 (7 11)  (823 395)  (823 395)  Column buffer control bit: LH_colbuf_cntl_2

 (16 11)  (832 395)  (832 395)  routing T_16_24.sp12_v_b_12 <X> T_16_24.lc_trk_g2_4
 (17 11)  (833 395)  (833 395)  Enable bit of Mux _local_links/g2_mux_4 => sp12_v_b_12 lc_trk_g2_4
 (15 13)  (831 397)  (831 397)  routing T_16_24.sp4_v_t_29 <X> T_16_24.lc_trk_g3_0
 (16 13)  (832 397)  (832 397)  routing T_16_24.sp4_v_t_29 <X> T_16_24.lc_trk_g3_0
 (17 13)  (833 397)  (833 397)  Enable bit of Mux _local_links/g3_mux_0 => sp4_v_t_29 lc_trk_g3_0
 (31 14)  (847 398)  (847 398)  routing T_16_24.lc_trk_g1_7 <X> T_16_24.wire_logic_cluster/lc_7/in_3
 (32 14)  (848 398)  (848 398)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_7 wire_logic_cluster/lc_7/in_3
 (34 14)  (850 398)  (850 398)  routing T_16_24.lc_trk_g1_7 <X> T_16_24.wire_logic_cluster/lc_7/in_3
 (37 14)  (853 398)  (853 398)  LC_7 Logic Functioning bit
 (39 14)  (855 398)  (855 398)  LC_7 Logic Functioning bit
 (7 15)  (823 399)  (823 399)  Column buffer control bit: LH_colbuf_cntl_6

 (27 15)  (843 399)  (843 399)  routing T_16_24.lc_trk_g1_0 <X> T_16_24.wire_logic_cluster/lc_7/in_0
 (29 15)  (845 399)  (845 399)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g1_0 wire_logic_cluster/lc_7/in_0
 (31 15)  (847 399)  (847 399)  routing T_16_24.lc_trk_g1_7 <X> T_16_24.wire_logic_cluster/lc_7/in_3
 (36 15)  (852 399)  (852 399)  LC_7 Logic Functioning bit
 (38 15)  (854 399)  (854 399)  LC_7 Logic Functioning bit
 (46 15)  (862 399)  (862 399)  Enable bit of Mux _out_links/OutMux6_7 => wire_logic_cluster/lc_7/out sp4_h_r_14


LogicTile_17_24

 (25 0)  (899 384)  (899 384)  routing T_17_24.sp4_v_b_10 <X> T_17_24.lc_trk_g0_2
 (27 0)  (901 384)  (901 384)  routing T_17_24.lc_trk_g3_4 <X> T_17_24.wire_logic_cluster/lc_0/in_1
 (28 0)  (902 384)  (902 384)  routing T_17_24.lc_trk_g3_4 <X> T_17_24.wire_logic_cluster/lc_0/in_1
 (29 0)  (903 384)  (903 384)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_4 wire_logic_cluster/lc_0/in_1
 (30 0)  (904 384)  (904 384)  routing T_17_24.lc_trk_g3_4 <X> T_17_24.wire_logic_cluster/lc_0/in_1
 (32 0)  (906 384)  (906 384)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_2 wire_logic_cluster/lc_0/in_3
 (34 0)  (908 384)  (908 384)  routing T_17_24.lc_trk_g1_2 <X> T_17_24.wire_logic_cluster/lc_0/in_3
 (36 0)  (910 384)  (910 384)  LC_0 Logic Functioning bit
 (37 0)  (911 384)  (911 384)  LC_0 Logic Functioning bit
 (38 0)  (912 384)  (912 384)  LC_0 Logic Functioning bit
 (39 0)  (913 384)  (913 384)  LC_0 Logic Functioning bit
 (41 0)  (915 384)  (915 384)  LC_0 Logic Functioning bit
 (43 0)  (917 384)  (917 384)  LC_0 Logic Functioning bit
 (47 0)  (921 384)  (921 384)  Enable bit of Mux _out_links/OutMux5_0 => wire_logic_cluster/lc_0/out sp12_h_r_8
 (22 1)  (896 385)  (896 385)  Enable bit of Mux _local_links/g0_mux_2 => sp4_v_b_10 lc_trk_g0_2
 (23 1)  (897 385)  (897 385)  routing T_17_24.sp4_v_b_10 <X> T_17_24.lc_trk_g0_2
 (25 1)  (899 385)  (899 385)  routing T_17_24.sp4_v_b_10 <X> T_17_24.lc_trk_g0_2
 (26 1)  (900 385)  (900 385)  routing T_17_24.lc_trk_g0_2 <X> T_17_24.wire_logic_cluster/lc_0/in_0
 (29 1)  (903 385)  (903 385)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_2 wire_logic_cluster/lc_0/in_0
 (31 1)  (905 385)  (905 385)  routing T_17_24.lc_trk_g1_2 <X> T_17_24.wire_logic_cluster/lc_0/in_3
 (36 1)  (910 385)  (910 385)  LC_0 Logic Functioning bit
 (38 1)  (912 385)  (912 385)  LC_0 Logic Functioning bit
 (17 3)  (891 387)  (891 387)  Enable bit of Mux _local_links/g0_mux_4 => glb2local_0 lc_trk_g0_4
 (22 5)  (896 389)  (896 389)  Enable bit of Mux _local_links/g1_mux_2 => sp4_r_v_b_26 lc_trk_g1_2
 (25 5)  (899 389)  (899 389)  routing T_17_24.sp4_r_v_b_26 <X> T_17_24.lc_trk_g1_2
 (0 6)  (874 390)  (874 390)  routing T_17_24.glb_netwk_7 <X> T_17_24.glb2local_0
 (1 6)  (875 390)  (875 390)  Enable bit of Mux _local_links/global_mux_0 => glb_netwk_7 glb2local_0
 (0 7)  (874 391)  (874 391)  routing T_17_24.glb_netwk_7 <X> T_17_24.glb2local_0
 (1 7)  (875 391)  (875 391)  routing T_17_24.glb_netwk_7 <X> T_17_24.glb2local_0
 (31 10)  (905 394)  (905 394)  routing T_17_24.lc_trk_g0_4 <X> T_17_24.wire_logic_cluster/lc_5/in_3
 (32 10)  (906 394)  (906 394)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g0_4 wire_logic_cluster/lc_5/in_3
 (36 10)  (910 394)  (910 394)  LC_5 Logic Functioning bit
 (37 10)  (911 394)  (911 394)  LC_5 Logic Functioning bit
 (38 10)  (912 394)  (912 394)  LC_5 Logic Functioning bit
 (39 10)  (913 394)  (913 394)  LC_5 Logic Functioning bit
 (52 10)  (926 394)  (926 394)  Enable bit of Mux _out_links/OutMux3_5 => wire_logic_cluster/lc_5/out sp12_v_t_9
 (7 11)  (881 395)  (881 395)  Column buffer control bit: LH_colbuf_cntl_2

 (36 11)  (910 395)  (910 395)  LC_5 Logic Functioning bit
 (37 11)  (911 395)  (911 395)  LC_5 Logic Functioning bit
 (38 11)  (912 395)  (912 395)  LC_5 Logic Functioning bit
 (39 11)  (913 395)  (913 395)  LC_5 Logic Functioning bit
 (7 14)  (881 398)  (881 398)  Column buffer control bit: LH_colbuf_cntl_7

 (7 15)  (881 399)  (881 399)  Column buffer control bit: LH_colbuf_cntl_6

 (9 15)  (883 399)  (883 399)  routing T_17_24.sp4_v_b_10 <X> T_17_24.sp4_v_t_47
 (16 15)  (890 399)  (890 399)  routing T_17_24.sp12_v_b_12 <X> T_17_24.lc_trk_g3_4
 (17 15)  (891 399)  (891 399)  Enable bit of Mux _local_links/g3_mux_4 => sp12_v_b_12 lc_trk_g3_4


LogicTile_18_24

 (7 11)  (935 395)  (935 395)  Column buffer control bit: LH_colbuf_cntl_2



LogicTile_19_24

 (6 8)  (988 392)  (988 392)  routing T_19_24.sp4_v_t_38 <X> T_19_24.sp4_v_b_6
 (5 9)  (987 393)  (987 393)  routing T_19_24.sp4_v_t_38 <X> T_19_24.sp4_v_b_6
 (11 10)  (993 394)  (993 394)  routing T_19_24.sp4_h_l_38 <X> T_19_24.sp4_v_t_45


LogicTile_20_24

 (19 4)  (1055 388)  (1055 388)  Enable bit of Mux _span_links/cross_mux_vert_5 => sp12_v_b_11 sp4_v_b_17


LogicTile_21_24



LogicTile_22_24



LogicTile_23_24



LogicTile_24_24



RAM_Tile_25_24

 (3 7)  (1309 391)  (1309 391)  routing T_25_24.sp12_h_l_23 <X> T_25_24.sp12_v_t_23


LogicTile_26_24



LogicTile_27_24

 (3 7)  (1405 391)  (1405 391)  routing T_27_24.sp12_h_l_23 <X> T_27_24.sp12_v_t_23


LogicTile_28_24



LogicTile_29_24



LogicTile_30_24



LogicTile_31_24



LogicTile_32_24



IO_Tile_33_24

 (3 1)  (1729 385)  (1729 385)  IO control bit: IORIGHT_REN_1

 (2 6)  (1728 390)  (1728 390)  IO control bit: IORIGHT_REN_0



IO_Tile_0_23

 (3 1)  (14 369)  (14 369)  IO control bit: IOLEFT_REN_1

 (2 6)  (15 374)  (15 374)  IO control bit: IOLEFT_REN_0

 (11 12)  (6 380)  (6 380)  routing T_0_23.span4_horz_19 <X> T_0_23.span4_vert_t_15
 (12 12)  (5 380)  (5 380)  routing T_0_23.span4_horz_19 <X> T_0_23.span4_vert_t_15


LogicTile_3_23

 (5 10)  (131 378)  (131 378)  routing T_3_23.sp4_h_r_3 <X> T_3_23.sp4_h_l_43
 (4 11)  (130 379)  (130 379)  routing T_3_23.sp4_h_r_3 <X> T_3_23.sp4_h_l_43


LogicTile_4_23

 (3 14)  (183 382)  (183 382)  routing T_4_23.sp12_h_r_1 <X> T_4_23.sp12_v_t_22
 (3 15)  (183 383)  (183 383)  routing T_4_23.sp12_h_r_1 <X> T_4_23.sp12_v_t_22
 (19 15)  (199 383)  (199 383)  Enable bit of Mux _span_links/cross_mux_horz_2 => sp12_h_l_3 sp4_h_r_14


LogicTile_6_23

 (3 4)  (291 372)  (291 372)  routing T_6_23.sp12_v_t_23 <X> T_6_23.sp12_h_r_0


LogicTile_12_23

 (11 0)  (611 368)  (611 368)  routing T_12_23.sp4_v_t_46 <X> T_12_23.sp4_v_b_2
 (12 1)  (612 369)  (612 369)  routing T_12_23.sp4_v_t_46 <X> T_12_23.sp4_v_b_2
 (2 4)  (602 372)  (602 372)  Enable bit of Mux _span_links/cross_mux_horz_6 => sp12_h_r_12 sp4_h_l_7


LogicTile_13_23

 (11 8)  (665 376)  (665 376)  routing T_13_23.sp4_v_t_37 <X> T_13_23.sp4_v_b_8
 (13 8)  (667 376)  (667 376)  routing T_13_23.sp4_v_t_37 <X> T_13_23.sp4_v_b_8


LogicTile_14_23

 (3 2)  (711 370)  (711 370)  routing T_14_23.sp12_h_r_0 <X> T_14_23.sp12_h_l_23
 (3 3)  (711 371)  (711 371)  routing T_14_23.sp12_h_r_0 <X> T_14_23.sp12_h_l_23
 (2 8)  (710 376)  (710 376)  Enable bit of Mux _span_links/cross_mux_horz_8 => sp12_h_r_16 sp4_h_l_9


LogicTile_15_23

 (8 1)  (770 369)  (770 369)  routing T_15_23.sp4_h_l_42 <X> T_15_23.sp4_v_b_1
 (9 1)  (771 369)  (771 369)  routing T_15_23.sp4_h_l_42 <X> T_15_23.sp4_v_b_1
 (10 1)  (772 369)  (772 369)  routing T_15_23.sp4_h_l_42 <X> T_15_23.sp4_v_b_1
 (4 4)  (766 372)  (766 372)  routing T_15_23.sp4_v_t_38 <X> T_15_23.sp4_v_b_3
 (13 14)  (775 382)  (775 382)  routing T_15_23.sp4_v_b_11 <X> T_15_23.sp4_v_t_46


LogicTile_16_23

 (6 2)  (822 370)  (822 370)  routing T_16_23.sp4_v_b_9 <X> T_16_23.sp4_v_t_37
 (5 3)  (821 371)  (821 371)  routing T_16_23.sp4_v_b_9 <X> T_16_23.sp4_v_t_37
 (13 6)  (829 374)  (829 374)  routing T_16_23.sp4_v_b_5 <X> T_16_23.sp4_v_t_40
 (3 10)  (819 378)  (819 378)  routing T_16_23.sp12_v_t_22 <X> T_16_23.sp12_h_l_22
 (11 10)  (827 378)  (827 378)  routing T_16_23.sp4_v_b_5 <X> T_16_23.sp4_v_t_45
 (12 11)  (828 379)  (828 379)  routing T_16_23.sp4_v_b_5 <X> T_16_23.sp4_v_t_45


LogicTile_17_23

 (8 5)  (882 373)  (882 373)  routing T_17_23.sp4_v_t_36 <X> T_17_23.sp4_v_b_4
 (10 5)  (884 373)  (884 373)  routing T_17_23.sp4_v_t_36 <X> T_17_23.sp4_v_b_4
 (8 11)  (882 379)  (882 379)  routing T_17_23.sp4_h_r_1 <X> T_17_23.sp4_v_t_42
 (9 11)  (883 379)  (883 379)  routing T_17_23.sp4_h_r_1 <X> T_17_23.sp4_v_t_42
 (10 11)  (884 379)  (884 379)  routing T_17_23.sp4_h_r_1 <X> T_17_23.sp4_v_t_42
 (4 12)  (878 380)  (878 380)  routing T_17_23.sp4_h_l_44 <X> T_17_23.sp4_v_b_9
 (5 13)  (879 381)  (879 381)  routing T_17_23.sp4_h_l_44 <X> T_17_23.sp4_v_b_9
 (5 15)  (879 383)  (879 383)  routing T_17_23.sp4_h_l_44 <X> T_17_23.sp4_v_t_44


LogicTile_18_23

 (11 8)  (939 376)  (939 376)  routing T_18_23.sp4_v_t_37 <X> T_18_23.sp4_v_b_8
 (13 8)  (941 376)  (941 376)  routing T_18_23.sp4_v_t_37 <X> T_18_23.sp4_v_b_8
 (19 13)  (947 381)  (947 381)  Enable bit of Mux _span_links/cross_mux_horz_0 => sp12_h_r_0 sp4_h_l_1
 (3 14)  (931 382)  (931 382)  routing T_18_23.sp12_v_b_1 <X> T_18_23.sp12_v_t_22


LogicTile_19_23

 (13 12)  (995 380)  (995 380)  routing T_19_23.sp4_v_t_46 <X> T_19_23.sp4_v_b_11


LogicTile_20_23

 (11 10)  (1047 378)  (1047 378)  routing T_20_23.sp4_v_b_5 <X> T_20_23.sp4_v_t_45
 (12 11)  (1048 379)  (1048 379)  routing T_20_23.sp4_v_b_5 <X> T_20_23.sp4_v_t_45


LogicTile_26_23

 (3 2)  (1351 370)  (1351 370)  routing T_26_23.sp12_h_r_0 <X> T_26_23.sp12_h_l_23
 (3 3)  (1351 371)  (1351 371)  routing T_26_23.sp12_h_r_0 <X> T_26_23.sp12_h_l_23


LogicTile_29_23

 (9 3)  (1519 371)  (1519 371)  routing T_29_23.sp4_v_b_1 <X> T_29_23.sp4_v_t_36


LogicTile_30_23

 (3 2)  (1567 370)  (1567 370)  routing T_30_23.sp12_h_r_0 <X> T_30_23.sp12_h_l_23
 (3 3)  (1567 371)  (1567 371)  routing T_30_23.sp12_h_r_0 <X> T_30_23.sp12_h_l_23


IO_Tile_33_23

 (3 1)  (1729 369)  (1729 369)  IO control bit: IORIGHT_REN_1

 (4 4)  (1730 372)  (1730 372)  routing T_33_23.span4_vert_b_12 <X> T_33_23.lc_trk_g0_4
 (5 5)  (1731 373)  (1731 373)  routing T_33_23.span4_vert_b_12 <X> T_33_23.lc_trk_g0_4
 (7 5)  (1733 373)  (1733 373)  Enable bit of Mux _local_links/g0_mux_4 => span4_vert_b_12 lc_trk_g0_4
 (2 6)  (1728 374)  (1728 374)  IO control bit: IORIGHT_REN_0

 (3 6)  (1729 374)  (1729 374)  IO control bit: IORIGHT_IE_1

 (16 9)  (1742 377)  (1742 377)  Enable bit of Mux _out_links/OutMuxa_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_4
 (17 9)  (1743 377)  (1743 377)  Enable bit of Mux _out_links/OutMuxb_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_12
 (10 10)  (1736 378)  (1736 378)  routing T_33_23.lc_trk_g0_4 <X> T_33_23.wire_io_cluster/io_1/OUT_ENB
 (12 10)  (1738 378)  (1738 378)  routing T_33_23.lc_trk_g1_6 <X> T_33_23.wire_io_cluster/io_1/D_OUT_0
 (13 10)  (1739 378)  (1739 378)  routing T_33_23.lc_trk_g1_6 <X> T_33_23.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (1742 378)  (1742 378)  IOB_1 IO Functioning bit
 (11 11)  (1737 379)  (1737 379)  Enable bit of Mux _io_cluster/in_mux1_0 => lc_trk_g0_4 wire_io_cluster/io_1/OUT_ENB
 (12 11)  (1738 379)  (1738 379)  routing T_33_23.lc_trk_g1_6 <X> T_33_23.wire_io_cluster/io_1/D_OUT_0
 (13 11)  (1739 379)  (1739 379)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g1_6 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (1743 381)  (1743 381)  IOB_1 IO Functioning bit
 (4 14)  (1730 382)  (1730 382)  routing T_33_23.span4_vert_b_14 <X> T_33_23.lc_trk_g1_6
 (17 14)  (1743 382)  (1743 382)  IOB_1 IO Functioning bit
 (5 15)  (1731 383)  (1731 383)  routing T_33_23.span4_vert_b_14 <X> T_33_23.lc_trk_g1_6
 (7 15)  (1733 383)  (1733 383)  Enable bit of Mux _local_links/g1_mux_6 => span4_vert_b_14 lc_trk_g1_6


IO_Tile_0_22

 (16 0)  (1 352)  (1 352)  IOB_0 IO Functioning bit
 (3 1)  (14 353)  (14 353)  IO control bit: IOLEFT_REN_1

 (17 1)  (0 353)  (0 353)  Enable bit of Mux _out_links/OutMuxa_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_0
 (17 3)  (0 355)  (0 355)  IOB_0 IO Functioning bit
 (4 4)  (13 356)  (13 356)  routing T_0_22.span4_vert_b_12 <X> T_0_22.lc_trk_g0_4
 (10 4)  (7 356)  (7 356)  routing T_0_22.lc_trk_g1_4 <X> T_0_22.wire_io_cluster/io_0/OUT_ENB
 (11 4)  (6 356)  (6 356)  routing T_0_22.lc_trk_g1_4 <X> T_0_22.wire_io_cluster/io_0/OUT_ENB
 (12 4)  (5 356)  (5 356)  routing T_0_22.lc_trk_g1_7 <X> T_0_22.wire_io_cluster/io_0/D_OUT_0
 (13 4)  (4 356)  (4 356)  routing T_0_22.lc_trk_g1_7 <X> T_0_22.wire_io_cluster/io_0/D_OUT_0
 (17 4)  (0 356)  (0 356)  IOB_0 IO Functioning bit
 (5 5)  (12 357)  (12 357)  routing T_0_22.span4_vert_b_12 <X> T_0_22.lc_trk_g0_4
 (7 5)  (10 357)  (10 357)  Enable bit of Mux _local_links/g0_mux_4 => span4_vert_b_12 lc_trk_g0_4
 (11 5)  (6 357)  (6 357)  Enable bit of Mux _io_cluster/in_mux0_0 => lc_trk_g1_4 wire_io_cluster/io_0/OUT_ENB
 (12 5)  (5 357)  (5 357)  routing T_0_22.lc_trk_g1_7 <X> T_0_22.wire_io_cluster/io_0/D_OUT_0
 (13 5)  (4 357)  (4 357)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g1_7 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (15 358)  (15 358)  IO control bit: IOLEFT_REN_0

 (3 6)  (14 358)  (14 358)  IO control bit: IOLEFT_IE_1

 (3 9)  (14 361)  (14 361)  IO control bit: IOLEFT_IE_0

 (16 9)  (1 361)  (1 361)  Enable bit of Mux _out_links/OutMuxa_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_4
 (17 9)  (0 361)  (0 361)  Enable bit of Mux _out_links/OutMuxb_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_12
 (10 10)  (7 362)  (7 362)  routing T_0_22.lc_trk_g0_4 <X> T_0_22.wire_io_cluster/io_1/OUT_ENB
 (12 10)  (5 362)  (5 362)  routing T_0_22.lc_trk_g1_6 <X> T_0_22.wire_io_cluster/io_1/D_OUT_0
 (13 10)  (4 362)  (4 362)  routing T_0_22.lc_trk_g1_6 <X> T_0_22.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (1 362)  (1 362)  IOB_1 IO Functioning bit
 (11 11)  (6 363)  (6 363)  Enable bit of Mux _io_cluster/in_mux1_0 => lc_trk_g0_4 wire_io_cluster/io_1/OUT_ENB
 (12 11)  (5 363)  (5 363)  routing T_0_22.lc_trk_g1_6 <X> T_0_22.wire_io_cluster/io_1/D_OUT_0
 (13 11)  (4 363)  (4 363)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g1_6 wire_io_cluster/io_1/D_OUT_0
 (4 12)  (13 364)  (13 364)  routing T_0_22.span4_vert_b_12 <X> T_0_22.lc_trk_g1_4
 (5 13)  (12 365)  (12 365)  routing T_0_22.span4_vert_b_12 <X> T_0_22.lc_trk_g1_4
 (7 13)  (10 365)  (10 365)  Enable bit of Mux _local_links/g1_mux_4 => span4_vert_b_12 lc_trk_g1_4
 (17 13)  (0 365)  (0 365)  IOB_1 IO Functioning bit
 (5 14)  (12 366)  (12 366)  routing T_0_22.span4_vert_b_7 <X> T_0_22.lc_trk_g1_7
 (7 14)  (10 366)  (10 366)  Enable bit of Mux _local_links/g1_mux_7 => span4_vert_b_7 lc_trk_g1_7
 (17 14)  (0 366)  (0 366)  IOB_1 IO Functioning bit
 (6 15)  (11 367)  (11 367)  routing T_0_22.span12_horz_14 <X> T_0_22.lc_trk_g1_6
 (7 15)  (10 367)  (10 367)  Enable bit of Mux _local_links/g1_mux_6 => span12_horz_14 lc_trk_g1_6
 (8 15)  (9 367)  (9 367)  routing T_0_22.span4_vert_b_7 <X> T_0_22.lc_trk_g1_7


LogicTile_5_22

 (3 10)  (237 362)  (237 362)  routing T_5_22.sp12_h_r_1 <X> T_5_22.sp12_h_l_22
 (3 11)  (237 363)  (237 363)  routing T_5_22.sp12_h_r_1 <X> T_5_22.sp12_h_l_22


LogicTile_6_22

 (3 5)  (291 357)  (291 357)  routing T_6_22.sp12_h_l_23 <X> T_6_22.sp12_h_r_0


LogicTile_10_22

 (3 1)  (495 353)  (495 353)  routing T_10_22.sp12_h_l_23 <X> T_10_22.sp12_v_b_0


LogicTile_12_22

 (3 1)  (603 353)  (603 353)  routing T_12_22.sp12_h_l_23 <X> T_12_22.sp12_v_b_0
 (8 9)  (608 361)  (608 361)  routing T_12_22.sp4_v_t_41 <X> T_12_22.sp4_v_b_7
 (10 9)  (610 361)  (610 361)  routing T_12_22.sp4_v_t_41 <X> T_12_22.sp4_v_b_7


LogicTile_14_22

 (9 3)  (717 355)  (717 355)  routing T_14_22.sp4_v_b_5 <X> T_14_22.sp4_v_t_36
 (10 3)  (718 355)  (718 355)  routing T_14_22.sp4_v_b_5 <X> T_14_22.sp4_v_t_36
 (16 6)  (724 358)  (724 358)  routing T_14_22.sp4_v_b_5 <X> T_14_22.lc_trk_g1_5
 (17 6)  (725 358)  (725 358)  Enable bit of Mux _local_links/g1_mux_5 => sp4_v_b_5 lc_trk_g1_5
 (18 6)  (726 358)  (726 358)  routing T_14_22.sp4_v_b_5 <X> T_14_22.lc_trk_g1_5
 (26 8)  (734 360)  (734 360)  routing T_14_22.lc_trk_g1_5 <X> T_14_22.wire_logic_cluster/lc_4/in_0
 (27 8)  (735 360)  (735 360)  routing T_14_22.lc_trk_g3_6 <X> T_14_22.wire_logic_cluster/lc_4/in_1
 (28 8)  (736 360)  (736 360)  routing T_14_22.lc_trk_g3_6 <X> T_14_22.wire_logic_cluster/lc_4/in_1
 (29 8)  (737 360)  (737 360)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_6 wire_logic_cluster/lc_4/in_1
 (30 8)  (738 360)  (738 360)  routing T_14_22.lc_trk_g3_6 <X> T_14_22.wire_logic_cluster/lc_4/in_1
 (31 8)  (739 360)  (739 360)  routing T_14_22.lc_trk_g3_4 <X> T_14_22.wire_logic_cluster/lc_4/in_3
 (32 8)  (740 360)  (740 360)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_3
 (33 8)  (741 360)  (741 360)  routing T_14_22.lc_trk_g3_4 <X> T_14_22.wire_logic_cluster/lc_4/in_3
 (34 8)  (742 360)  (742 360)  routing T_14_22.lc_trk_g3_4 <X> T_14_22.wire_logic_cluster/lc_4/in_3
 (36 8)  (744 360)  (744 360)  LC_4 Logic Functioning bit
 (37 8)  (745 360)  (745 360)  LC_4 Logic Functioning bit
 (38 8)  (746 360)  (746 360)  LC_4 Logic Functioning bit
 (39 8)  (747 360)  (747 360)  LC_4 Logic Functioning bit
 (41 8)  (749 360)  (749 360)  LC_4 Logic Functioning bit
 (43 8)  (751 360)  (751 360)  LC_4 Logic Functioning bit
 (47 8)  (755 360)  (755 360)  Enable bit of Mux _out_links/OutMux4_4 => wire_logic_cluster/lc_4/out sp12_h_r_0
 (27 9)  (735 361)  (735 361)  routing T_14_22.lc_trk_g1_5 <X> T_14_22.wire_logic_cluster/lc_4/in_0
 (29 9)  (737 361)  (737 361)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g1_5 wire_logic_cluster/lc_4/in_0
 (30 9)  (738 361)  (738 361)  routing T_14_22.lc_trk_g3_6 <X> T_14_22.wire_logic_cluster/lc_4/in_1
 (36 9)  (744 361)  (744 361)  LC_4 Logic Functioning bit
 (38 9)  (746 361)  (746 361)  LC_4 Logic Functioning bit
 (21 10)  (729 362)  (729 362)  routing T_14_22.sp12_v_b_7 <X> T_14_22.lc_trk_g2_7
 (22 10)  (730 362)  (730 362)  Enable bit of Mux _local_links/g2_mux_7 => sp12_v_b_7 lc_trk_g2_7
 (24 10)  (732 362)  (732 362)  routing T_14_22.sp12_v_b_7 <X> T_14_22.lc_trk_g2_7
 (21 11)  (729 363)  (729 363)  routing T_14_22.sp12_v_b_7 <X> T_14_22.lc_trk_g2_7
 (22 11)  (730 363)  (730 363)  Enable bit of Mux _local_links/g2_mux_6 => sp4_r_v_b_14 lc_trk_g2_6
 (26 14)  (734 366)  (734 366)  routing T_14_22.lc_trk_g2_7 <X> T_14_22.wire_logic_cluster/lc_7/in_0
 (28 14)  (736 366)  (736 366)  routing T_14_22.lc_trk_g2_6 <X> T_14_22.wire_logic_cluster/lc_7/in_1
 (29 14)  (737 366)  (737 366)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g2_6 wire_logic_cluster/lc_7/in_1
 (30 14)  (738 366)  (738 366)  routing T_14_22.lc_trk_g2_6 <X> T_14_22.wire_logic_cluster/lc_7/in_1
 (31 14)  (739 366)  (739 366)  routing T_14_22.lc_trk_g1_5 <X> T_14_22.wire_logic_cluster/lc_7/in_3
 (32 14)  (740 366)  (740 366)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_5 wire_logic_cluster/lc_7/in_3
 (34 14)  (742 366)  (742 366)  routing T_14_22.lc_trk_g1_5 <X> T_14_22.wire_logic_cluster/lc_7/in_3
 (36 14)  (744 366)  (744 366)  LC_7 Logic Functioning bit
 (38 14)  (746 366)  (746 366)  LC_7 Logic Functioning bit
 (41 14)  (749 366)  (749 366)  LC_7 Logic Functioning bit
 (43 14)  (751 366)  (751 366)  LC_7 Logic Functioning bit
 (47 14)  (755 366)  (755 366)  Enable bit of Mux _out_links/OutMux4_7 => wire_logic_cluster/lc_7/out sp12_h_l_5
 (14 15)  (722 367)  (722 367)  routing T_14_22.sp4_r_v_b_44 <X> T_14_22.lc_trk_g3_4
 (17 15)  (725 367)  (725 367)  Enable bit of Mux _local_links/g3_mux_4 => sp4_r_v_b_44 lc_trk_g3_4
 (22 15)  (730 367)  (730 367)  Enable bit of Mux _local_links/g3_mux_6 => sp4_r_v_b_46 lc_trk_g3_6
 (25 15)  (733 367)  (733 367)  routing T_14_22.sp4_r_v_b_46 <X> T_14_22.lc_trk_g3_6
 (26 15)  (734 367)  (734 367)  routing T_14_22.lc_trk_g2_7 <X> T_14_22.wire_logic_cluster/lc_7/in_0
 (28 15)  (736 367)  (736 367)  routing T_14_22.lc_trk_g2_7 <X> T_14_22.wire_logic_cluster/lc_7/in_0
 (29 15)  (737 367)  (737 367)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_7 wire_logic_cluster/lc_7/in_0
 (30 15)  (738 367)  (738 367)  routing T_14_22.lc_trk_g2_6 <X> T_14_22.wire_logic_cluster/lc_7/in_1
 (36 15)  (744 367)  (744 367)  LC_7 Logic Functioning bit
 (38 15)  (746 367)  (746 367)  LC_7 Logic Functioning bit
 (40 15)  (748 367)  (748 367)  LC_7 Logic Functioning bit
 (42 15)  (750 367)  (750 367)  LC_7 Logic Functioning bit


LogicTile_15_22

 (8 3)  (770 355)  (770 355)  routing T_15_22.sp4_h_r_7 <X> T_15_22.sp4_v_t_36
 (9 3)  (771 355)  (771 355)  routing T_15_22.sp4_h_r_7 <X> T_15_22.sp4_v_t_36
 (10 3)  (772 355)  (772 355)  routing T_15_22.sp4_h_r_7 <X> T_15_22.sp4_v_t_36


LogicTile_16_22

 (2 4)  (818 356)  (818 356)  Enable bit of Mux _span_links/cross_mux_horz_6 => sp12_h_r_12 sp4_h_l_7
 (4 6)  (820 358)  (820 358)  routing T_16_22.sp4_v_b_7 <X> T_16_22.sp4_v_t_38
 (6 6)  (822 358)  (822 358)  routing T_16_22.sp4_v_b_7 <X> T_16_22.sp4_v_t_38


LogicTile_17_22

 (3 11)  (877 363)  (877 363)  routing T_17_22.sp12_v_b_1 <X> T_17_22.sp12_h_l_22


LogicTile_18_22

 (13 0)  (941 352)  (941 352)  routing T_18_22.sp4_v_t_39 <X> T_18_22.sp4_v_b_2
 (3 1)  (931 353)  (931 353)  routing T_18_22.sp12_h_l_23 <X> T_18_22.sp12_v_b_0
 (19 6)  (947 358)  (947 358)  Enable bit of Mux _span_links/cross_mux_vert_7 => sp12_v_t_12 sp4_v_b_19
 (9 15)  (937 367)  (937 367)  routing T_18_22.sp4_v_b_10 <X> T_18_22.sp4_v_t_47


LogicTile_22_22

 (3 3)  (1147 355)  (1147 355)  routing T_22_22.sp12_v_b_0 <X> T_22_22.sp12_h_l_23
 (2 8)  (1146 360)  (1146 360)  Enable bit of Mux _span_links/cross_mux_horz_8 => sp12_h_r_16 sp4_h_l_9


LogicTile_23_22

 (3 13)  (1201 365)  (1201 365)  routing T_23_22.sp12_h_l_22 <X> T_23_22.sp12_h_r_1


RAM_Tile_25_22

 (5 0)  (1311 352)  (1311 352)  routing T_25_22.sp4_h_l_44 <X> T_25_22.sp4_h_r_0
 (4 1)  (1310 353)  (1310 353)  routing T_25_22.sp4_h_l_44 <X> T_25_22.sp4_h_r_0


LogicTile_26_22

 (4 6)  (1352 358)  (1352 358)  routing T_26_22.sp4_v_b_7 <X> T_26_22.sp4_v_t_38
 (6 6)  (1354 358)  (1354 358)  routing T_26_22.sp4_v_b_7 <X> T_26_22.sp4_v_t_38


LogicTile_29_22

 (6 1)  (1516 353)  (1516 353)  routing T_29_22.sp4_h_l_37 <X> T_29_22.sp4_h_r_0


LogicTile_30_22

 (2 6)  (1566 358)  (1566 358)  Enable bit of Mux _span_links/cross_mux_horz_7 => sp12_h_r_14 sp4_h_r_19
 (19 9)  (1583 361)  (1583 361)  Enable bit of Mux _span_links/cross_mux_vert_8 => sp12_v_t_14 sp4_v_t_9


IO_Tile_33_22

 (11 0)  (1737 352)  (1737 352)  routing T_33_22.span4_vert_b_0 <X> T_33_22.span4_vert_t_12
 (3 1)  (1729 353)  (1729 353)  IO control bit: IORIGHT_REN_1

 (2 6)  (1728 358)  (1728 358)  IO control bit: IORIGHT_REN_0

 (12 6)  (1738 358)  (1738 358)  routing T_33_22.span4_horz_37 <X> T_33_22.span4_vert_t_14
 (13 13)  (1739 365)  (1739 365)  routing T_33_22.span4_horz_43 <X> T_33_22.span4_vert_b_3


IO_Tile_0_21

 (11 0)  (6 336)  (6 336)  routing T_0_21.span4_vert_b_0 <X> T_0_21.span4_vert_t_12
 (3 1)  (14 337)  (14 337)  IO control bit: IOLEFT_REN_1

 (2 6)  (15 342)  (15 342)  IO control bit: IOLEFT_REN_0



LogicTile_3_21

 (4 14)  (130 350)  (130 350)  routing T_3_21.sp4_h_r_3 <X> T_3_21.sp4_v_t_44
 (6 14)  (132 350)  (132 350)  routing T_3_21.sp4_h_r_3 <X> T_3_21.sp4_v_t_44
 (5 15)  (131 351)  (131 351)  routing T_3_21.sp4_h_r_3 <X> T_3_21.sp4_v_t_44


LogicTile_4_21

 (19 15)  (199 351)  (199 351)  Enable bit of Mux _span_links/cross_mux_horz_2 => sp12_h_l_3 sp4_h_r_14


LogicTile_13_21

 (8 3)  (662 339)  (662 339)  routing T_13_21.sp4_h_r_1 <X> T_13_21.sp4_v_t_36
 (9 3)  (663 339)  (663 339)  routing T_13_21.sp4_h_r_1 <X> T_13_21.sp4_v_t_36
 (9 13)  (663 349)  (663 349)  routing T_13_21.sp4_v_t_39 <X> T_13_21.sp4_v_b_10
 (10 13)  (664 349)  (664 349)  routing T_13_21.sp4_v_t_39 <X> T_13_21.sp4_v_b_10
 (13 14)  (667 350)  (667 350)  routing T_13_21.sp4_h_r_11 <X> T_13_21.sp4_v_t_46
 (12 15)  (666 351)  (666 351)  routing T_13_21.sp4_h_r_11 <X> T_13_21.sp4_v_t_46


LogicTile_14_21

 (3 2)  (711 338)  (711 338)  routing T_14_21.sp12_h_r_0 <X> T_14_21.sp12_h_l_23
 (3 3)  (711 339)  (711 339)  routing T_14_21.sp12_h_r_0 <X> T_14_21.sp12_h_l_23
 (2 12)  (710 348)  (710 348)  Enable bit of Mux _span_links/cross_mux_horz_10 => sp12_h_r_20 sp4_h_l_11
 (19 13)  (727 349)  (727 349)  Enable bit of Mux _span_links/cross_mux_horz_0 => sp12_h_r_0 sp4_h_l_1


LogicTile_15_21

 (8 9)  (770 345)  (770 345)  routing T_15_21.sp4_v_t_41 <X> T_15_21.sp4_v_b_7
 (10 9)  (772 345)  (772 345)  routing T_15_21.sp4_v_t_41 <X> T_15_21.sp4_v_b_7


LogicTile_16_21

 (3 3)  (819 339)  (819 339)  routing T_16_21.sp12_v_b_0 <X> T_16_21.sp12_h_l_23


LogicTile_17_21

 (26 2)  (900 338)  (900 338)  routing T_17_21.lc_trk_g1_6 <X> T_17_21.wire_logic_cluster/lc_1/in_0
 (27 2)  (901 338)  (901 338)  routing T_17_21.lc_trk_g1_3 <X> T_17_21.wire_logic_cluster/lc_1/in_1
 (29 2)  (903 338)  (903 338)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_3 wire_logic_cluster/lc_1/in_1
 (31 2)  (905 338)  (905 338)  routing T_17_21.lc_trk_g3_7 <X> T_17_21.wire_logic_cluster/lc_1/in_3
 (32 2)  (906 338)  (906 338)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_7 wire_logic_cluster/lc_1/in_3
 (33 2)  (907 338)  (907 338)  routing T_17_21.lc_trk_g3_7 <X> T_17_21.wire_logic_cluster/lc_1/in_3
 (34 2)  (908 338)  (908 338)  routing T_17_21.lc_trk_g3_7 <X> T_17_21.wire_logic_cluster/lc_1/in_3
 (36 2)  (910 338)  (910 338)  LC_1 Logic Functioning bit
 (38 2)  (912 338)  (912 338)  LC_1 Logic Functioning bit
 (41 2)  (915 338)  (915 338)  LC_1 Logic Functioning bit
 (43 2)  (917 338)  (917 338)  LC_1 Logic Functioning bit
 (51 2)  (925 338)  (925 338)  Enable bit of Mux _out_links/OutMux3_1 => wire_logic_cluster/lc_1/out sp12_v_t_1
 (26 3)  (900 339)  (900 339)  routing T_17_21.lc_trk_g1_6 <X> T_17_21.wire_logic_cluster/lc_1/in_0
 (27 3)  (901 339)  (901 339)  routing T_17_21.lc_trk_g1_6 <X> T_17_21.wire_logic_cluster/lc_1/in_0
 (29 3)  (903 339)  (903 339)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g1_6 wire_logic_cluster/lc_1/in_0
 (30 3)  (904 339)  (904 339)  routing T_17_21.lc_trk_g1_3 <X> T_17_21.wire_logic_cluster/lc_1/in_1
 (31 3)  (905 339)  (905 339)  routing T_17_21.lc_trk_g3_7 <X> T_17_21.wire_logic_cluster/lc_1/in_3
 (36 3)  (910 339)  (910 339)  LC_1 Logic Functioning bit
 (38 3)  (912 339)  (912 339)  LC_1 Logic Functioning bit
 (40 3)  (914 339)  (914 339)  LC_1 Logic Functioning bit
 (42 3)  (916 339)  (916 339)  LC_1 Logic Functioning bit
 (22 4)  (896 340)  (896 340)  Enable bit of Mux _local_links/g1_mux_3 => sp4_v_b_19 lc_trk_g1_3
 (23 4)  (897 340)  (897 340)  routing T_17_21.sp4_v_b_19 <X> T_17_21.lc_trk_g1_3
 (24 4)  (898 340)  (898 340)  routing T_17_21.sp4_v_b_19 <X> T_17_21.lc_trk_g1_3
 (5 5)  (879 341)  (879 341)  routing T_17_21.sp4_h_r_3 <X> T_17_21.sp4_v_b_3
 (4 6)  (878 342)  (878 342)  routing T_17_21.sp4_h_r_3 <X> T_17_21.sp4_v_t_38
 (28 6)  (902 342)  (902 342)  routing T_17_21.lc_trk_g2_4 <X> T_17_21.wire_logic_cluster/lc_3/in_1
 (29 6)  (903 342)  (903 342)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_4 wire_logic_cluster/lc_3/in_1
 (30 6)  (904 342)  (904 342)  routing T_17_21.lc_trk_g2_4 <X> T_17_21.wire_logic_cluster/lc_3/in_1
 (32 6)  (906 342)  (906 342)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_1 wire_logic_cluster/lc_3/in_3
 (33 6)  (907 342)  (907 342)  routing T_17_21.lc_trk_g3_1 <X> T_17_21.wire_logic_cluster/lc_3/in_3
 (34 6)  (908 342)  (908 342)  routing T_17_21.lc_trk_g3_1 <X> T_17_21.wire_logic_cluster/lc_3/in_3
 (36 6)  (910 342)  (910 342)  LC_3 Logic Functioning bit
 (38 6)  (912 342)  (912 342)  LC_3 Logic Functioning bit
 (52 6)  (926 342)  (926 342)  Enable bit of Mux _out_links/OutMux4_3 => wire_logic_cluster/lc_3/out sp12_v_t_21
 (5 7)  (879 343)  (879 343)  routing T_17_21.sp4_h_r_3 <X> T_17_21.sp4_v_t_38
 (22 7)  (896 343)  (896 343)  Enable bit of Mux _local_links/g1_mux_6 => sp4_r_v_b_30 lc_trk_g1_6
 (25 7)  (899 343)  (899 343)  routing T_17_21.sp4_r_v_b_30 <X> T_17_21.lc_trk_g1_6
 (28 7)  (902 343)  (902 343)  routing T_17_21.lc_trk_g2_1 <X> T_17_21.wire_logic_cluster/lc_3/in_0
 (29 7)  (903 343)  (903 343)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_1 wire_logic_cluster/lc_3/in_0
 (36 7)  (910 343)  (910 343)  LC_3 Logic Functioning bit
 (37 7)  (911 343)  (911 343)  LC_3 Logic Functioning bit
 (38 7)  (912 343)  (912 343)  LC_3 Logic Functioning bit
 (39 7)  (913 343)  (913 343)  LC_3 Logic Functioning bit
 (41 7)  (915 343)  (915 343)  LC_3 Logic Functioning bit
 (43 7)  (917 343)  (917 343)  LC_3 Logic Functioning bit
 (15 8)  (889 344)  (889 344)  routing T_17_21.sp4_h_r_33 <X> T_17_21.lc_trk_g2_1
 (16 8)  (890 344)  (890 344)  routing T_17_21.sp4_h_r_33 <X> T_17_21.lc_trk_g2_1
 (17 8)  (891 344)  (891 344)  Enable bit of Mux _local_links/g2_mux_1 => sp4_h_r_33 lc_trk_g2_1
 (18 8)  (892 344)  (892 344)  routing T_17_21.sp4_h_r_33 <X> T_17_21.lc_trk_g2_1
 (14 10)  (888 346)  (888 346)  routing T_17_21.sp4_v_t_17 <X> T_17_21.lc_trk_g2_4
 (16 11)  (890 347)  (890 347)  routing T_17_21.sp4_v_t_17 <X> T_17_21.lc_trk_g2_4
 (17 11)  (891 347)  (891 347)  Enable bit of Mux _local_links/g2_mux_4 => sp4_v_t_17 lc_trk_g2_4
 (16 12)  (890 348)  (890 348)  routing T_17_21.sp12_v_t_6 <X> T_17_21.lc_trk_g3_1
 (17 12)  (891 348)  (891 348)  Enable bit of Mux _local_links/g3_mux_1 => sp12_v_t_6 lc_trk_g3_1
 (3 14)  (877 350)  (877 350)  routing T_17_21.sp12_v_b_1 <X> T_17_21.sp12_v_t_22
 (22 14)  (896 350)  (896 350)  Enable bit of Mux _local_links/g3_mux_7 => sp4_r_v_b_23 lc_trk_g3_7


LogicTile_18_21

 (3 4)  (931 340)  (931 340)  routing T_18_21.sp12_v_b_0 <X> T_18_21.sp12_h_r_0
 (3 5)  (931 341)  (931 341)  routing T_18_21.sp12_v_b_0 <X> T_18_21.sp12_h_r_0
 (9 9)  (937 345)  (937 345)  routing T_18_21.sp4_v_t_46 <X> T_18_21.sp4_v_b_7
 (10 9)  (938 345)  (938 345)  routing T_18_21.sp4_v_t_46 <X> T_18_21.sp4_v_b_7
 (3 12)  (931 348)  (931 348)  routing T_18_21.sp12_v_t_22 <X> T_18_21.sp12_h_r_1
 (19 15)  (947 351)  (947 351)  Enable bit of Mux _span_links/cross_mux_horz_2 => sp12_h_l_3 sp4_h_r_14


LogicTile_19_21

 (8 1)  (990 337)  (990 337)  routing T_19_21.sp4_h_r_1 <X> T_19_21.sp4_v_b_1
 (8 11)  (990 347)  (990 347)  routing T_19_21.sp4_v_b_4 <X> T_19_21.sp4_v_t_42
 (10 11)  (992 347)  (992 347)  routing T_19_21.sp4_v_b_4 <X> T_19_21.sp4_v_t_42
 (4 15)  (986 351)  (986 351)  routing T_19_21.sp4_v_b_4 <X> T_19_21.sp4_h_l_44


LogicTile_20_21

 (19 13)  (1055 349)  (1055 349)  Enable bit of Mux _span_links/cross_mux_horz_0 => sp12_h_r_0 sp4_h_l_1


LogicTile_26_21

 (3 2)  (1351 338)  (1351 338)  routing T_26_21.sp12_h_r_0 <X> T_26_21.sp12_h_l_23
 (3 3)  (1351 339)  (1351 339)  routing T_26_21.sp12_h_r_0 <X> T_26_21.sp12_h_l_23


LogicTile_28_21

 (3 2)  (1459 338)  (1459 338)  routing T_28_21.sp12_h_r_0 <X> T_28_21.sp12_h_l_23
 (3 3)  (1459 339)  (1459 339)  routing T_28_21.sp12_h_r_0 <X> T_28_21.sp12_h_l_23


LogicTile_30_21

 (3 7)  (1567 343)  (1567 343)  routing T_30_21.sp12_h_l_23 <X> T_30_21.sp12_v_t_23
 (3 15)  (1567 351)  (1567 351)  routing T_30_21.sp12_h_l_22 <X> T_30_21.sp12_v_t_22


LogicTile_32_21

 (3 2)  (1675 338)  (1675 338)  routing T_32_21.sp12_h_r_0 <X> T_32_21.sp12_h_l_23
 (3 3)  (1675 339)  (1675 339)  routing T_32_21.sp12_h_r_0 <X> T_32_21.sp12_h_l_23


IO_Tile_33_21

 (3 1)  (1729 337)  (1729 337)  IO control bit: IORIGHT_REN_1

 (17 1)  (1743 337)  (1743 337)  Enable bit of Mux _out_links/OutMuxa_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_0
 (17 2)  (1743 338)  (1743 338)  Enable bit of Mux _out_links/OutMuxb_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_8
 (17 3)  (1743 339)  (1743 339)  IOB_0 IO Functioning bit
 (4 5)  (1730 341)  (1730 341)  routing T_33_21.span4_vert_b_4 <X> T_33_21.lc_trk_g0_4
 (5 5)  (1731 341)  (1731 341)  routing T_33_21.span4_vert_b_4 <X> T_33_21.lc_trk_g0_4
 (7 5)  (1733 341)  (1733 341)  Enable bit of Mux _local_links/g0_mux_4 => span4_vert_b_4 lc_trk_g0_4
 (2 6)  (1728 342)  (1728 342)  IO control bit: IORIGHT_REN_0

 (3 6)  (1729 342)  (1729 342)  IO control bit: IORIGHT_IE_1

 (5 6)  (1731 342)  (1731 342)  routing T_33_21.span4_vert_b_7 <X> T_33_21.lc_trk_g0_7
 (7 6)  (1733 342)  (1733 342)  Enable bit of Mux _local_links/g0_mux_7 => span4_vert_b_7 lc_trk_g0_7
 (8 7)  (1734 343)  (1734 343)  routing T_33_21.span4_vert_b_7 <X> T_33_21.lc_trk_g0_7
 (3 9)  (1729 345)  (1729 345)  IO control bit: IORIGHT_IE_0

 (17 9)  (1743 345)  (1743 345)  Enable bit of Mux _out_links/OutMuxb_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_12
 (10 10)  (1736 346)  (1736 346)  routing T_33_21.lc_trk_g0_4 <X> T_33_21.wire_io_cluster/io_1/OUT_ENB
 (13 10)  (1739 346)  (1739 346)  routing T_33_21.lc_trk_g0_7 <X> T_33_21.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (1742 346)  (1742 346)  IOB_1 IO Functioning bit
 (11 11)  (1737 347)  (1737 347)  Enable bit of Mux _io_cluster/in_mux1_0 => lc_trk_g0_4 wire_io_cluster/io_1/OUT_ENB
 (12 11)  (1738 347)  (1738 347)  routing T_33_21.lc_trk_g0_7 <X> T_33_21.wire_io_cluster/io_1/D_OUT_0
 (13 11)  (1739 347)  (1739 347)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_7 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (1743 349)  (1743 349)  IOB_1 IO Functioning bit
 (17 14)  (1743 350)  (1743 350)  IOB_1 IO Functioning bit


IO_Tile_0_20

 (16 0)  (1 320)  (1 320)  IOB_0 IO Functioning bit
 (3 1)  (14 321)  (14 321)  IO control bit: IOLEFT_REN_1

 (17 3)  (0 323)  (0 323)  IOB_0 IO Functioning bit
 (10 4)  (7 324)  (7 324)  routing T_0_20.lc_trk_g1_4 <X> T_0_20.wire_io_cluster/io_0/OUT_ENB
 (11 4)  (6 324)  (6 324)  routing T_0_20.lc_trk_g1_4 <X> T_0_20.wire_io_cluster/io_0/OUT_ENB
 (12 4)  (5 324)  (5 324)  routing T_0_20.lc_trk_g1_1 <X> T_0_20.wire_io_cluster/io_0/D_OUT_0
 (17 4)  (0 324)  (0 324)  IOB_0 IO Functioning bit
 (4 5)  (13 325)  (13 325)  routing T_0_20.span4_vert_b_4 <X> T_0_20.lc_trk_g0_4
 (5 5)  (12 325)  (12 325)  routing T_0_20.span4_vert_b_4 <X> T_0_20.lc_trk_g0_4
 (7 5)  (10 325)  (10 325)  Enable bit of Mux _local_links/g0_mux_4 => span4_vert_b_4 lc_trk_g0_4
 (11 5)  (6 325)  (6 325)  Enable bit of Mux _io_cluster/in_mux0_0 => lc_trk_g1_4 wire_io_cluster/io_0/OUT_ENB
 (13 5)  (4 325)  (4 325)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g1_1 wire_io_cluster/io_0/D_OUT_0
 (17 5)  (0 325)  (0 325)  Enable bit of Mux _out_links/OutMuxc_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_16
 (2 6)  (15 326)  (15 326)  IO control bit: IOLEFT_REN_0

 (3 6)  (14 326)  (14 326)  IO control bit: IOLEFT_IE_1

 (4 8)  (13 328)  (13 328)  routing T_0_20.span4_horz_0 <X> T_0_20.lc_trk_g1_0
 (5 8)  (12 328)  (12 328)  routing T_0_20.span4_horz_33 <X> T_0_20.lc_trk_g1_1
 (6 8)  (11 328)  (11 328)  routing T_0_20.span4_horz_33 <X> T_0_20.lc_trk_g1_1
 (7 8)  (10 328)  (10 328)  Enable bit of Mux _local_links/g1_mux_1 => span4_horz_33 lc_trk_g1_1
 (8 8)  (9 328)  (9 328)  routing T_0_20.span4_horz_33 <X> T_0_20.lc_trk_g1_1
 (3 9)  (14 329)  (14 329)  IO control bit: IOLEFT_IE_0

 (6 9)  (11 329)  (11 329)  routing T_0_20.span4_horz_0 <X> T_0_20.lc_trk_g1_0
 (7 9)  (10 329)  (10 329)  Enable bit of Mux _local_links/g1_mux_0 => span4_horz_0 lc_trk_g1_0
 (17 9)  (0 329)  (0 329)  Enable bit of Mux _out_links/OutMuxb_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_12
 (10 10)  (7 330)  (7 330)  routing T_0_20.lc_trk_g0_4 <X> T_0_20.wire_io_cluster/io_1/OUT_ENB
 (12 10)  (5 330)  (5 330)  routing T_0_20.lc_trk_g1_0 <X> T_0_20.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (1 330)  (1 330)  IOB_1 IO Functioning bit
 (11 11)  (6 331)  (6 331)  Enable bit of Mux _io_cluster/in_mux1_0 => lc_trk_g0_4 wire_io_cluster/io_1/OUT_ENB
 (13 11)  (4 331)  (4 331)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g1_0 wire_io_cluster/io_1/D_OUT_0
 (4 13)  (13 333)  (13 333)  routing T_0_20.span4_vert_b_4 <X> T_0_20.lc_trk_g1_4
 (5 13)  (12 333)  (12 333)  routing T_0_20.span4_vert_b_4 <X> T_0_20.lc_trk_g1_4
 (7 13)  (10 333)  (10 333)  Enable bit of Mux _local_links/g1_mux_4 => span4_vert_b_4 lc_trk_g1_4
 (17 13)  (0 333)  (0 333)  IOB_1 IO Functioning bit
 (17 14)  (0 334)  (0 334)  IOB_1 IO Functioning bit


LogicTile_2_20

 (5 14)  (77 334)  (77 334)  routing T_2_20.sp4_h_r_6 <X> T_2_20.sp4_h_l_44
 (4 15)  (76 335)  (76 335)  routing T_2_20.sp4_h_r_6 <X> T_2_20.sp4_h_l_44


LogicTile_4_20

 (5 2)  (185 322)  (185 322)  routing T_4_20.sp4_h_r_9 <X> T_4_20.sp4_h_l_37
 (4 3)  (184 323)  (184 323)  routing T_4_20.sp4_h_r_9 <X> T_4_20.sp4_h_l_37
 (3 5)  (183 325)  (183 325)  routing T_4_20.sp12_h_l_23 <X> T_4_20.sp12_h_r_0


LogicTile_6_20

 (3 5)  (291 325)  (291 325)  routing T_6_20.sp12_h_l_23 <X> T_6_20.sp12_h_r_0
 (5 10)  (293 330)  (293 330)  routing T_6_20.sp4_v_b_6 <X> T_6_20.sp4_h_l_43


RAM_Tile_8_20

 (5 14)  (401 334)  (401 334)  routing T_8_20.sp4_v_b_9 <X> T_8_20.sp4_h_l_44


LogicTile_10_20

 (2 0)  (494 320)  (494 320)  Enable bit of Mux _span_links/cross_mux_horz_4 => sp12_h_r_8 sp4_h_l_5


LogicTile_12_20

 (2 8)  (602 328)  (602 328)  Enable bit of Mux _span_links/cross_mux_horz_8 => sp12_h_r_16 sp4_h_l_9


LogicTile_13_20

 (13 4)  (667 324)  (667 324)  routing T_13_20.sp4_h_l_40 <X> T_13_20.sp4_v_b_5
 (12 5)  (666 325)  (666 325)  routing T_13_20.sp4_h_l_40 <X> T_13_20.sp4_v_b_5


LogicTile_15_20

 (4 12)  (766 332)  (766 332)  routing T_15_20.sp4_h_l_44 <X> T_15_20.sp4_v_b_9
 (5 13)  (767 333)  (767 333)  routing T_15_20.sp4_h_l_44 <X> T_15_20.sp4_v_b_9


LogicTile_16_20

 (6 2)  (822 322)  (822 322)  routing T_16_20.sp4_v_b_9 <X> T_16_20.sp4_v_t_37
 (5 3)  (821 323)  (821 323)  routing T_16_20.sp4_v_b_9 <X> T_16_20.sp4_v_t_37


LogicTile_17_20

 (6 8)  (880 328)  (880 328)  routing T_17_20.sp4_h_r_1 <X> T_17_20.sp4_v_b_6
 (8 11)  (882 331)  (882 331)  routing T_17_20.sp4_v_b_4 <X> T_17_20.sp4_v_t_42
 (10 11)  (884 331)  (884 331)  routing T_17_20.sp4_v_b_4 <X> T_17_20.sp4_v_t_42
 (3 12)  (877 332)  (877 332)  routing T_17_20.sp12_v_t_22 <X> T_17_20.sp12_h_r_1
 (9 15)  (883 335)  (883 335)  routing T_17_20.sp4_v_b_2 <X> T_17_20.sp4_v_t_47
 (10 15)  (884 335)  (884 335)  routing T_17_20.sp4_v_b_2 <X> T_17_20.sp4_v_t_47


LogicTile_18_20

 (14 0)  (942 320)  (942 320)  routing T_18_20.sp4_v_b_8 <X> T_18_20.lc_trk_g0_0
 (3 1)  (931 321)  (931 321)  routing T_18_20.sp12_h_l_23 <X> T_18_20.sp12_v_b_0
 (14 1)  (942 321)  (942 321)  routing T_18_20.sp4_v_b_8 <X> T_18_20.lc_trk_g0_0
 (16 1)  (944 321)  (944 321)  routing T_18_20.sp4_v_b_8 <X> T_18_20.lc_trk_g0_0
 (17 1)  (945 321)  (945 321)  Enable bit of Mux _local_links/g0_mux_0 => sp4_v_b_8 lc_trk_g0_0
 (17 12)  (945 332)  (945 332)  Enable bit of Mux _local_links/g3_mux_1 => sp4_r_v_b_17 lc_trk_g3_1
 (19 13)  (947 333)  (947 333)  Enable bit of Mux _span_links/cross_mux_horz_0 => sp12_h_r_0 sp4_h_l_1
 (26 14)  (954 334)  (954 334)  routing T_18_20.lc_trk_g3_6 <X> T_18_20.wire_logic_cluster/lc_7/in_0
 (29 14)  (957 334)  (957 334)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_0 wire_logic_cluster/lc_7/in_1
 (32 14)  (960 334)  (960 334)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_1 wire_logic_cluster/lc_7/in_3
 (33 14)  (961 334)  (961 334)  routing T_18_20.lc_trk_g3_1 <X> T_18_20.wire_logic_cluster/lc_7/in_3
 (34 14)  (962 334)  (962 334)  routing T_18_20.lc_trk_g3_1 <X> T_18_20.wire_logic_cluster/lc_7/in_3
 (36 14)  (964 334)  (964 334)  LC_7 Logic Functioning bit
 (38 14)  (966 334)  (966 334)  LC_7 Logic Functioning bit
 (41 14)  (969 334)  (969 334)  LC_7 Logic Functioning bit
 (43 14)  (971 334)  (971 334)  LC_7 Logic Functioning bit
 (52 14)  (980 334)  (980 334)  Enable bit of Mux _out_links/OutMux3_7 => wire_logic_cluster/lc_7/out sp12_v_b_14
 (22 15)  (950 335)  (950 335)  Enable bit of Mux _local_links/g3_mux_6 => sp4_r_v_b_46 lc_trk_g3_6
 (25 15)  (953 335)  (953 335)  routing T_18_20.sp4_r_v_b_46 <X> T_18_20.lc_trk_g3_6
 (26 15)  (954 335)  (954 335)  routing T_18_20.lc_trk_g3_6 <X> T_18_20.wire_logic_cluster/lc_7/in_0
 (27 15)  (955 335)  (955 335)  routing T_18_20.lc_trk_g3_6 <X> T_18_20.wire_logic_cluster/lc_7/in_0
 (28 15)  (956 335)  (956 335)  routing T_18_20.lc_trk_g3_6 <X> T_18_20.wire_logic_cluster/lc_7/in_0
 (29 15)  (957 335)  (957 335)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g3_6 wire_logic_cluster/lc_7/in_0
 (36 15)  (964 335)  (964 335)  LC_7 Logic Functioning bit
 (38 15)  (966 335)  (966 335)  LC_7 Logic Functioning bit
 (40 15)  (968 335)  (968 335)  LC_7 Logic Functioning bit
 (42 15)  (970 335)  (970 335)  LC_7 Logic Functioning bit


LogicTile_19_20

 (11 0)  (993 320)  (993 320)  routing T_19_20.sp4_v_t_43 <X> T_19_20.sp4_v_b_2
 (13 0)  (995 320)  (995 320)  routing T_19_20.sp4_v_t_43 <X> T_19_20.sp4_v_b_2
 (19 10)  (1001 330)  (1001 330)  Enable bit of Mux _span_links/cross_mux_vert_11 => sp12_v_b_23 sp4_v_b_23


LogicTile_29_20

 (3 15)  (1513 335)  (1513 335)  routing T_29_20.sp12_h_l_22 <X> T_29_20.sp12_v_t_22


LogicTile_30_20

 (3 2)  (1567 322)  (1567 322)  routing T_30_20.sp12_h_r_0 <X> T_30_20.sp12_h_l_23
 (3 3)  (1567 323)  (1567 323)  routing T_30_20.sp12_h_r_0 <X> T_30_20.sp12_h_l_23


IO_Tile_33_20

 (3 1)  (1729 321)  (1729 321)  IO control bit: IORIGHT_REN_1

 (2 6)  (1728 326)  (1728 326)  IO control bit: IORIGHT_REN_0

 (3 6)  (1729 326)  (1729 326)  IO control bit: IORIGHT_IE_1

 (16 9)  (1742 329)  (1742 329)  Enable bit of Mux _out_links/OutMuxa_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_4
 (17 13)  (1743 333)  (1743 333)  IOB_1 IO Functioning bit


IO_Tile_0_19

 (3 1)  (14 305)  (14 305)  IO control bit: IOLEFT_REN_1

 (2 6)  (15 310)  (15 310)  IO control bit: IOLEFT_REN_0

 (11 12)  (6 316)  (6 316)  routing T_0_19.span4_vert_b_3 <X> T_0_19.span4_vert_t_15


LogicTile_6_19

 (19 6)  (307 310)  (307 310)  Enable bit of Mux _span_links/cross_mux_vert_7 => sp12_v_t_12 sp4_v_b_19


LogicTile_12_19

 (13 0)  (613 304)  (613 304)  routing T_12_19.sp4_v_t_39 <X> T_12_19.sp4_v_b_2
 (19 8)  (619 312)  (619 312)  Enable bit of Mux _span_links/cross_mux_vert_9 => sp12_v_b_19 sp4_v_b_21


LogicTile_13_19

 (12 5)  (666 309)  (666 309)  routing T_13_19.sp4_h_r_5 <X> T_13_19.sp4_v_b_5
 (11 12)  (665 316)  (665 316)  routing T_13_19.sp4_v_t_45 <X> T_13_19.sp4_v_b_11
 (12 13)  (666 317)  (666 317)  routing T_13_19.sp4_v_t_45 <X> T_13_19.sp4_v_b_11


LogicTile_14_19

 (2 0)  (710 304)  (710 304)  Enable bit of Mux _span_links/cross_mux_horz_4 => sp12_h_r_8 sp4_h_l_5


LogicTile_15_19

 (9 1)  (771 305)  (771 305)  routing T_15_19.sp4_v_t_36 <X> T_15_19.sp4_v_b_1
 (26 2)  (788 306)  (788 306)  routing T_15_19.lc_trk_g1_4 <X> T_15_19.wire_logic_cluster/lc_1/in_0
 (27 2)  (789 306)  (789 306)  routing T_15_19.lc_trk_g3_7 <X> T_15_19.wire_logic_cluster/lc_1/in_1
 (28 2)  (790 306)  (790 306)  routing T_15_19.lc_trk_g3_7 <X> T_15_19.wire_logic_cluster/lc_1/in_1
 (29 2)  (791 306)  (791 306)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_7 wire_logic_cluster/lc_1/in_1
 (30 2)  (792 306)  (792 306)  routing T_15_19.lc_trk_g3_7 <X> T_15_19.wire_logic_cluster/lc_1/in_1
 (31 2)  (793 306)  (793 306)  routing T_15_19.lc_trk_g1_5 <X> T_15_19.wire_logic_cluster/lc_1/in_3
 (32 2)  (794 306)  (794 306)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_5 wire_logic_cluster/lc_1/in_3
 (34 2)  (796 306)  (796 306)  routing T_15_19.lc_trk_g1_5 <X> T_15_19.wire_logic_cluster/lc_1/in_3
 (36 2)  (798 306)  (798 306)  LC_1 Logic Functioning bit
 (38 2)  (800 306)  (800 306)  LC_1 Logic Functioning bit
 (41 2)  (803 306)  (803 306)  LC_1 Logic Functioning bit
 (43 2)  (805 306)  (805 306)  LC_1 Logic Functioning bit
 (52 2)  (814 306)  (814 306)  Enable bit of Mux _out_links/OutMux4_1 => wire_logic_cluster/lc_1/out sp12_v_b_18
 (27 3)  (789 307)  (789 307)  routing T_15_19.lc_trk_g1_4 <X> T_15_19.wire_logic_cluster/lc_1/in_0
 (29 3)  (791 307)  (791 307)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g1_4 wire_logic_cluster/lc_1/in_0
 (30 3)  (792 307)  (792 307)  routing T_15_19.lc_trk_g3_7 <X> T_15_19.wire_logic_cluster/lc_1/in_1
 (36 3)  (798 307)  (798 307)  LC_1 Logic Functioning bit
 (38 3)  (800 307)  (800 307)  LC_1 Logic Functioning bit
 (40 3)  (802 307)  (802 307)  LC_1 Logic Functioning bit
 (42 3)  (804 307)  (804 307)  LC_1 Logic Functioning bit
 (17 6)  (779 310)  (779 310)  Enable bit of Mux _local_links/g1_mux_5 => sp4_r_v_b_5 lc_trk_g1_5
 (15 7)  (777 311)  (777 311)  routing T_15_19.sp4_v_t_9 <X> T_15_19.lc_trk_g1_4
 (16 7)  (778 311)  (778 311)  routing T_15_19.sp4_v_t_9 <X> T_15_19.lc_trk_g1_4
 (17 7)  (779 311)  (779 311)  Enable bit of Mux _local_links/g1_mux_4 => sp4_v_t_9 lc_trk_g1_4
 (11 14)  (773 318)  (773 318)  routing T_15_19.sp4_v_b_8 <X> T_15_19.sp4_v_t_46
 (21 14)  (783 318)  (783 318)  routing T_15_19.sp4_v_t_18 <X> T_15_19.lc_trk_g3_7
 (22 14)  (784 318)  (784 318)  Enable bit of Mux _local_links/g3_mux_7 => sp4_v_t_18 lc_trk_g3_7
 (23 14)  (785 318)  (785 318)  routing T_15_19.sp4_v_t_18 <X> T_15_19.lc_trk_g3_7
 (12 15)  (774 319)  (774 319)  routing T_15_19.sp4_v_b_8 <X> T_15_19.sp4_v_t_46


LogicTile_16_19

 (13 6)  (829 310)  (829 310)  routing T_16_19.sp4_v_b_5 <X> T_16_19.sp4_v_t_40
 (12 8)  (828 312)  (828 312)  routing T_16_19.sp4_v_b_2 <X> T_16_19.sp4_h_r_8
 (11 9)  (827 313)  (827 313)  routing T_16_19.sp4_v_b_2 <X> T_16_19.sp4_h_r_8
 (13 9)  (829 313)  (829 313)  routing T_16_19.sp4_v_b_2 <X> T_16_19.sp4_h_r_8
 (6 14)  (822 318)  (822 318)  routing T_16_19.sp4_v_b_6 <X> T_16_19.sp4_v_t_44
 (5 15)  (821 319)  (821 319)  routing T_16_19.sp4_v_b_6 <X> T_16_19.sp4_v_t_44


LogicTile_17_19

 (11 4)  (885 308)  (885 308)  routing T_17_19.sp4_v_t_44 <X> T_17_19.sp4_v_b_5
 (13 4)  (887 308)  (887 308)  routing T_17_19.sp4_v_t_44 <X> T_17_19.sp4_v_b_5
 (8 9)  (882 313)  (882 313)  routing T_17_19.sp4_v_t_41 <X> T_17_19.sp4_v_b_7
 (10 9)  (884 313)  (884 313)  routing T_17_19.sp4_v_t_41 <X> T_17_19.sp4_v_b_7


LogicTile_18_19

 (22 0)  (950 304)  (950 304)  Enable bit of Mux _local_links/g0_mux_3 => bot_op_3 lc_trk_g0_3
 (24 0)  (952 304)  (952 304)  routing T_18_19.bot_op_3 <X> T_18_19.lc_trk_g0_3
 (26 4)  (954 308)  (954 308)  routing T_18_19.lc_trk_g3_7 <X> T_18_19.wire_logic_cluster/lc_2/in_0
 (29 4)  (957 308)  (957 308)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_3 wire_logic_cluster/lc_2/in_1
 (31 4)  (959 308)  (959 308)  routing T_18_19.lc_trk_g1_4 <X> T_18_19.wire_logic_cluster/lc_2/in_3
 (32 4)  (960 308)  (960 308)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_4 wire_logic_cluster/lc_2/in_3
 (34 4)  (962 308)  (962 308)  routing T_18_19.lc_trk_g1_4 <X> T_18_19.wire_logic_cluster/lc_2/in_3
 (36 4)  (964 308)  (964 308)  LC_2 Logic Functioning bit
 (38 4)  (966 308)  (966 308)  LC_2 Logic Functioning bit
 (41 4)  (969 308)  (969 308)  LC_2 Logic Functioning bit
 (43 4)  (971 308)  (971 308)  LC_2 Logic Functioning bit
 (51 4)  (979 308)  (979 308)  Enable bit of Mux _out_links/OutMux3_2 => wire_logic_cluster/lc_2/out sp12_v_t_3
 (26 5)  (954 309)  (954 309)  routing T_18_19.lc_trk_g3_7 <X> T_18_19.wire_logic_cluster/lc_2/in_0
 (27 5)  (955 309)  (955 309)  routing T_18_19.lc_trk_g3_7 <X> T_18_19.wire_logic_cluster/lc_2/in_0
 (28 5)  (956 309)  (956 309)  routing T_18_19.lc_trk_g3_7 <X> T_18_19.wire_logic_cluster/lc_2/in_0
 (29 5)  (957 309)  (957 309)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_7 wire_logic_cluster/lc_2/in_0
 (30 5)  (958 309)  (958 309)  routing T_18_19.lc_trk_g0_3 <X> T_18_19.wire_logic_cluster/lc_2/in_1
 (36 5)  (964 309)  (964 309)  LC_2 Logic Functioning bit
 (38 5)  (966 309)  (966 309)  LC_2 Logic Functioning bit
 (40 5)  (968 309)  (968 309)  LC_2 Logic Functioning bit
 (42 5)  (970 309)  (970 309)  LC_2 Logic Functioning bit
 (17 6)  (945 310)  (945 310)  Enable bit of Mux _local_links/g1_mux_5 => sp4_r_v_b_29 lc_trk_g1_5
 (14 7)  (942 311)  (942 311)  routing T_18_19.sp4_r_v_b_28 <X> T_18_19.lc_trk_g1_4
 (17 7)  (945 311)  (945 311)  Enable bit of Mux _local_links/g1_mux_4 => sp4_r_v_b_28 lc_trk_g1_4
 (18 7)  (946 311)  (946 311)  routing T_18_19.sp4_r_v_b_29 <X> T_18_19.lc_trk_g1_5
 (14 8)  (942 312)  (942 312)  routing T_18_19.sp4_h_l_21 <X> T_18_19.lc_trk_g2_0
 (32 8)  (960 312)  (960 312)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_0 wire_logic_cluster/lc_4/in_3
 (33 8)  (961 312)  (961 312)  routing T_18_19.lc_trk_g3_0 <X> T_18_19.wire_logic_cluster/lc_4/in_3
 (34 8)  (962 312)  (962 312)  routing T_18_19.lc_trk_g3_0 <X> T_18_19.wire_logic_cluster/lc_4/in_3
 (41 8)  (969 312)  (969 312)  LC_4 Logic Functioning bit
 (43 8)  (971 312)  (971 312)  LC_4 Logic Functioning bit
 (46 8)  (974 312)  (974 312)  Enable bit of Mux _out_links/OutMux7_4 => wire_logic_cluster/lc_4/out sp4_h_r_24
 (15 9)  (943 313)  (943 313)  routing T_18_19.sp4_h_l_21 <X> T_18_19.lc_trk_g2_0
 (16 9)  (944 313)  (944 313)  routing T_18_19.sp4_h_l_21 <X> T_18_19.lc_trk_g2_0
 (17 9)  (945 313)  (945 313)  Enable bit of Mux _local_links/g2_mux_0 => sp4_h_l_21 lc_trk_g2_0
 (28 9)  (956 313)  (956 313)  routing T_18_19.lc_trk_g2_0 <X> T_18_19.wire_logic_cluster/lc_4/in_0
 (29 9)  (957 313)  (957 313)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_0 wire_logic_cluster/lc_4/in_0
 (40 9)  (968 313)  (968 313)  LC_4 Logic Functioning bit
 (42 9)  (970 313)  (970 313)  LC_4 Logic Functioning bit
 (27 10)  (955 314)  (955 314)  routing T_18_19.lc_trk_g1_5 <X> T_18_19.wire_logic_cluster/lc_5/in_1
 (29 10)  (957 314)  (957 314)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (958 314)  (958 314)  routing T_18_19.lc_trk_g1_5 <X> T_18_19.wire_logic_cluster/lc_5/in_1
 (32 10)  (960 314)  (960 314)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_0 wire_logic_cluster/lc_5/in_3
 (33 10)  (961 314)  (961 314)  routing T_18_19.lc_trk_g2_0 <X> T_18_19.wire_logic_cluster/lc_5/in_3
 (36 10)  (964 314)  (964 314)  LC_5 Logic Functioning bit
 (38 10)  (966 314)  (966 314)  LC_5 Logic Functioning bit
 (40 10)  (968 314)  (968 314)  LC_5 Logic Functioning bit
 (41 10)  (969 314)  (969 314)  LC_5 Logic Functioning bit
 (42 10)  (970 314)  (970 314)  LC_5 Logic Functioning bit
 (43 10)  (971 314)  (971 314)  LC_5 Logic Functioning bit
 (47 10)  (975 314)  (975 314)  Enable bit of Mux _out_links/OutMux4_5 => wire_logic_cluster/lc_5/out sp12_h_r_2
 (36 11)  (964 315)  (964 315)  LC_5 Logic Functioning bit
 (38 11)  (966 315)  (966 315)  LC_5 Logic Functioning bit
 (40 11)  (968 315)  (968 315)  LC_5 Logic Functioning bit
 (41 11)  (969 315)  (969 315)  LC_5 Logic Functioning bit
 (42 11)  (970 315)  (970 315)  LC_5 Logic Functioning bit
 (43 11)  (971 315)  (971 315)  LC_5 Logic Functioning bit
 (11 12)  (939 316)  (939 316)  routing T_18_19.sp4_v_t_45 <X> T_18_19.sp4_v_b_11
 (12 13)  (940 317)  (940 317)  routing T_18_19.sp4_v_t_45 <X> T_18_19.sp4_v_b_11
 (17 13)  (945 317)  (945 317)  Enable bit of Mux _local_links/g3_mux_0 => sp4_r_v_b_16 lc_trk_g3_0
 (21 14)  (949 318)  (949 318)  routing T_18_19.sp12_v_b_7 <X> T_18_19.lc_trk_g3_7
 (22 14)  (950 318)  (950 318)  Enable bit of Mux _local_links/g3_mux_7 => sp12_v_b_7 lc_trk_g3_7
 (24 14)  (952 318)  (952 318)  routing T_18_19.sp12_v_b_7 <X> T_18_19.lc_trk_g3_7
 (21 15)  (949 319)  (949 319)  routing T_18_19.sp12_v_b_7 <X> T_18_19.lc_trk_g3_7


LogicTile_19_19

 (9 9)  (991 313)  (991 313)  routing T_19_19.sp4_v_t_46 <X> T_19_19.sp4_v_b_7
 (10 9)  (992 313)  (992 313)  routing T_19_19.sp4_v_t_46 <X> T_19_19.sp4_v_b_7


LogicTile_20_19

 (11 6)  (1047 310)  (1047 310)  routing T_20_19.sp4_h_l_37 <X> T_20_19.sp4_v_t_40


LogicTile_22_19

 (3 2)  (1147 306)  (1147 306)  routing T_22_19.sp12_h_r_0 <X> T_22_19.sp12_h_l_23
 (3 3)  (1147 307)  (1147 307)  routing T_22_19.sp12_h_r_0 <X> T_22_19.sp12_h_l_23


LogicTile_26_19

 (2 10)  (1350 314)  (1350 314)  Enable bit of Mux _span_links/cross_mux_horz_9 => sp12_h_l_17 sp4_h_r_21


LogicTile_29_19

 (10 3)  (1520 307)  (1520 307)  routing T_29_19.sp4_h_l_45 <X> T_29_19.sp4_v_t_36


LogicTile_30_19

 (5 12)  (1569 316)  (1569 316)  routing T_30_19.sp4_v_t_44 <X> T_30_19.sp4_h_r_9


IO_Tile_33_19

 (5 0)  (1731 304)  (1731 304)  routing T_33_19.span4_horz_33 <X> T_33_19.lc_trk_g0_1
 (6 0)  (1732 304)  (1732 304)  routing T_33_19.span4_horz_33 <X> T_33_19.lc_trk_g0_1
 (7 0)  (1733 304)  (1733 304)  Enable bit of Mux _local_links/g0_mux_1 => span4_horz_33 lc_trk_g0_1
 (8 0)  (1734 304)  (1734 304)  routing T_33_19.span4_horz_33 <X> T_33_19.lc_trk_g0_1
 (3 1)  (1729 305)  (1729 305)  IO control bit: IORIGHT_REN_1

 (4 4)  (1730 308)  (1730 308)  routing T_33_19.span4_vert_b_12 <X> T_33_19.lc_trk_g0_4
 (5 5)  (1731 309)  (1731 309)  routing T_33_19.span4_vert_b_12 <X> T_33_19.lc_trk_g0_4
 (7 5)  (1733 309)  (1733 309)  Enable bit of Mux _local_links/g0_mux_4 => span4_vert_b_12 lc_trk_g0_4
 (2 6)  (1728 310)  (1728 310)  IO control bit: IORIGHT_REN_0

 (3 6)  (1729 310)  (1729 310)  IO control bit: IORIGHT_IE_1

 (16 8)  (1742 312)  (1742 312)  Enable bit of Mux _out_links/OutMuxc_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_20
 (10 10)  (1736 314)  (1736 314)  routing T_33_19.lc_trk_g0_4 <X> T_33_19.wire_io_cluster/io_1/OUT_ENB
 (16 10)  (1742 314)  (1742 314)  IOB_1 IO Functioning bit
 (11 11)  (1737 315)  (1737 315)  Enable bit of Mux _io_cluster/in_mux1_0 => lc_trk_g0_4 wire_io_cluster/io_1/OUT_ENB
 (13 11)  (1739 315)  (1739 315)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_1 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (1743 317)  (1743 317)  IOB_1 IO Functioning bit
 (17 14)  (1743 318)  (1743 318)  IOB_1 IO Functioning bit


IO_Tile_0_18

 (16 0)  (1 288)  (1 288)  IOB_0 IO Functioning bit
 (3 1)  (14 289)  (14 289)  IO control bit: IOLEFT_REN_1

 (17 3)  (0 291)  (0 291)  IOB_0 IO Functioning bit
 (4 4)  (13 292)  (13 292)  routing T_0_18.span4_vert_b_12 <X> T_0_18.lc_trk_g0_4
 (10 4)  (7 292)  (7 292)  routing T_0_18.lc_trk_g1_4 <X> T_0_18.wire_io_cluster/io_0/OUT_ENB
 (11 4)  (6 292)  (6 292)  routing T_0_18.lc_trk_g1_4 <X> T_0_18.wire_io_cluster/io_0/OUT_ENB
 (12 4)  (5 292)  (5 292)  routing T_0_18.lc_trk_g1_3 <X> T_0_18.wire_io_cluster/io_0/D_OUT_0
 (17 4)  (0 292)  (0 292)  IOB_0 IO Functioning bit
 (5 5)  (12 293)  (12 293)  routing T_0_18.span4_vert_b_12 <X> T_0_18.lc_trk_g0_4
 (7 5)  (10 293)  (10 293)  Enable bit of Mux _local_links/g0_mux_4 => span4_vert_b_12 lc_trk_g0_4
 (11 5)  (6 293)  (6 293)  Enable bit of Mux _io_cluster/in_mux0_0 => lc_trk_g1_4 wire_io_cluster/io_0/OUT_ENB
 (12 5)  (5 293)  (5 293)  routing T_0_18.lc_trk_g1_3 <X> T_0_18.wire_io_cluster/io_0/D_OUT_0
 (13 5)  (4 293)  (4 293)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g1_3 wire_io_cluster/io_0/D_OUT_0
 (17 5)  (0 293)  (0 293)  Enable bit of Mux _out_links/OutMuxc_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_16
 (2 6)  (15 294)  (15 294)  IO control bit: IOLEFT_REN_0

 (3 6)  (14 294)  (14 294)  IO control bit: IOLEFT_IE_1

 (4 8)  (13 296)  (13 296)  routing T_0_18.span4_vert_b_8 <X> T_0_18.lc_trk_g1_0
 (3 9)  (14 297)  (14 297)  IO control bit: IOLEFT_IE_0

 (5 9)  (12 297)  (12 297)  routing T_0_18.span4_vert_b_8 <X> T_0_18.lc_trk_g1_0
 (7 9)  (10 297)  (10 297)  Enable bit of Mux _local_links/g1_mux_0 => span4_vert_b_8 lc_trk_g1_0
 (17 9)  (0 297)  (0 297)  Enable bit of Mux _out_links/OutMuxb_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_12
 (5 10)  (12 298)  (12 298)  routing T_0_18.span4_horz_19 <X> T_0_18.lc_trk_g1_3
 (6 10)  (11 298)  (11 298)  routing T_0_18.span4_horz_19 <X> T_0_18.lc_trk_g1_3
 (7 10)  (10 298)  (10 298)  Enable bit of Mux _local_links/g1_mux_3 => span4_horz_19 lc_trk_g1_3
 (10 10)  (7 298)  (7 298)  routing T_0_18.lc_trk_g0_4 <X> T_0_18.wire_io_cluster/io_1/OUT_ENB
 (12 10)  (5 298)  (5 298)  routing T_0_18.lc_trk_g1_0 <X> T_0_18.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (1 298)  (1 298)  IOB_1 IO Functioning bit
 (11 11)  (6 299)  (6 299)  Enable bit of Mux _io_cluster/in_mux1_0 => lc_trk_g0_4 wire_io_cluster/io_1/OUT_ENB
 (13 11)  (4 299)  (4 299)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g1_0 wire_io_cluster/io_1/D_OUT_0
 (4 12)  (13 300)  (13 300)  routing T_0_18.span4_vert_b_12 <X> T_0_18.lc_trk_g1_4
 (5 13)  (12 301)  (12 301)  routing T_0_18.span4_vert_b_12 <X> T_0_18.lc_trk_g1_4
 (7 13)  (10 301)  (10 301)  Enable bit of Mux _local_links/g1_mux_4 => span4_vert_b_12 lc_trk_g1_4
 (17 13)  (0 301)  (0 301)  IOB_1 IO Functioning bit
 (17 14)  (0 302)  (0 302)  IOB_1 IO Functioning bit


LogicTile_3_18

 (5 10)  (131 298)  (131 298)  routing T_3_18.sp4_h_r_3 <X> T_3_18.sp4_h_l_43
 (4 11)  (130 299)  (130 299)  routing T_3_18.sp4_h_r_3 <X> T_3_18.sp4_h_l_43


LogicTile_4_18

 (3 5)  (183 293)  (183 293)  routing T_4_18.sp12_h_l_23 <X> T_4_18.sp12_h_r_0
 (19 15)  (199 303)  (199 303)  Enable bit of Mux _span_links/cross_mux_horz_2 => sp12_h_l_3 sp4_h_r_14


LogicTile_6_18

 (3 5)  (291 293)  (291 293)  routing T_6_18.sp12_h_l_23 <X> T_6_18.sp12_h_r_0


RAM_Tile_8_18

 (3 4)  (399 292)  (399 292)  routing T_8_18.sp12_v_t_23 <X> T_8_18.sp12_h_r_0


LogicTile_10_18

 (3 6)  (495 294)  (495 294)  routing T_10_18.sp12_h_r_0 <X> T_10_18.sp12_v_t_23
 (3 7)  (495 295)  (495 295)  routing T_10_18.sp12_h_r_0 <X> T_10_18.sp12_v_t_23


LogicTile_12_18

 (4 1)  (604 289)  (604 289)  routing T_12_18.sp4_v_t_42 <X> T_12_18.sp4_h_r_0
 (22 2)  (622 290)  (622 290)  Enable bit of Mux _local_links/g0_mux_7 => sp4_r_v_b_31 lc_trk_g0_7
 (21 3)  (621 291)  (621 291)  routing T_12_18.sp4_r_v_b_31 <X> T_12_18.lc_trk_g0_7
 (14 5)  (614 293)  (614 293)  routing T_12_18.sp12_h_r_16 <X> T_12_18.lc_trk_g1_0
 (16 5)  (616 293)  (616 293)  routing T_12_18.sp12_h_r_16 <X> T_12_18.lc_trk_g1_0
 (17 5)  (617 293)  (617 293)  Enable bit of Mux _local_links/g1_mux_0 => sp12_h_r_16 lc_trk_g1_0
 (16 6)  (616 294)  (616 294)  routing T_12_18.sp4_v_b_13 <X> T_12_18.lc_trk_g1_5
 (17 6)  (617 294)  (617 294)  Enable bit of Mux _local_links/g1_mux_5 => sp4_v_b_13 lc_trk_g1_5
 (18 6)  (618 294)  (618 294)  routing T_12_18.sp4_v_b_13 <X> T_12_18.lc_trk_g1_5
 (27 6)  (627 294)  (627 294)  routing T_12_18.lc_trk_g3_7 <X> T_12_18.wire_logic_cluster/lc_3/in_1
 (28 6)  (628 294)  (628 294)  routing T_12_18.lc_trk_g3_7 <X> T_12_18.wire_logic_cluster/lc_3/in_1
 (29 6)  (629 294)  (629 294)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_7 wire_logic_cluster/lc_3/in_1
 (30 6)  (630 294)  (630 294)  routing T_12_18.lc_trk_g3_7 <X> T_12_18.wire_logic_cluster/lc_3/in_1
 (31 6)  (631 294)  (631 294)  routing T_12_18.lc_trk_g1_5 <X> T_12_18.wire_logic_cluster/lc_3/in_3
 (32 6)  (632 294)  (632 294)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_5 wire_logic_cluster/lc_3/in_3
 (34 6)  (634 294)  (634 294)  routing T_12_18.lc_trk_g1_5 <X> T_12_18.wire_logic_cluster/lc_3/in_3
 (36 6)  (636 294)  (636 294)  LC_3 Logic Functioning bit
 (38 6)  (638 294)  (638 294)  LC_3 Logic Functioning bit
 (41 6)  (641 294)  (641 294)  LC_3 Logic Functioning bit
 (43 6)  (643 294)  (643 294)  LC_3 Logic Functioning bit
 (47 6)  (647 294)  (647 294)  Enable bit of Mux _out_links/OutMux5_3 => wire_logic_cluster/lc_3/out sp12_h_r_14
 (18 7)  (618 295)  (618 295)  routing T_12_18.sp4_v_b_13 <X> T_12_18.lc_trk_g1_5
 (27 7)  (627 295)  (627 295)  routing T_12_18.lc_trk_g1_0 <X> T_12_18.wire_logic_cluster/lc_3/in_0
 (29 7)  (629 295)  (629 295)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g1_0 wire_logic_cluster/lc_3/in_0
 (30 7)  (630 295)  (630 295)  routing T_12_18.lc_trk_g3_7 <X> T_12_18.wire_logic_cluster/lc_3/in_1
 (36 7)  (636 295)  (636 295)  LC_3 Logic Functioning bit
 (38 7)  (638 295)  (638 295)  LC_3 Logic Functioning bit
 (40 7)  (640 295)  (640 295)  LC_3 Logic Functioning bit
 (42 7)  (642 295)  (642 295)  LC_3 Logic Functioning bit
 (9 9)  (609 297)  (609 297)  routing T_12_18.sp4_v_t_42 <X> T_12_18.sp4_v_b_7
 (26 12)  (626 300)  (626 300)  routing T_12_18.lc_trk_g1_5 <X> T_12_18.wire_logic_cluster/lc_6/in_0
 (27 12)  (627 300)  (627 300)  routing T_12_18.lc_trk_g3_0 <X> T_12_18.wire_logic_cluster/lc_6/in_1
 (28 12)  (628 300)  (628 300)  routing T_12_18.lc_trk_g3_0 <X> T_12_18.wire_logic_cluster/lc_6/in_1
 (29 12)  (629 300)  (629 300)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_0 wire_logic_cluster/lc_6/in_1
 (31 12)  (631 300)  (631 300)  routing T_12_18.lc_trk_g0_7 <X> T_12_18.wire_logic_cluster/lc_6/in_3
 (32 12)  (632 300)  (632 300)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g0_7 wire_logic_cluster/lc_6/in_3
 (36 12)  (636 300)  (636 300)  LC_6 Logic Functioning bit
 (38 12)  (638 300)  (638 300)  LC_6 Logic Functioning bit
 (47 12)  (647 300)  (647 300)  Enable bit of Mux _out_links/OutMux4_6 => wire_logic_cluster/lc_6/out sp12_h_l_3
 (17 13)  (617 301)  (617 301)  Enable bit of Mux _local_links/g3_mux_0 => sp4_r_v_b_16 lc_trk_g3_0
 (27 13)  (627 301)  (627 301)  routing T_12_18.lc_trk_g1_5 <X> T_12_18.wire_logic_cluster/lc_6/in_0
 (29 13)  (629 301)  (629 301)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g1_5 wire_logic_cluster/lc_6/in_0
 (31 13)  (631 301)  (631 301)  routing T_12_18.lc_trk_g0_7 <X> T_12_18.wire_logic_cluster/lc_6/in_3
 (36 13)  (636 301)  (636 301)  LC_6 Logic Functioning bit
 (37 13)  (637 301)  (637 301)  LC_6 Logic Functioning bit
 (38 13)  (638 301)  (638 301)  LC_6 Logic Functioning bit
 (39 13)  (639 301)  (639 301)  LC_6 Logic Functioning bit
 (41 13)  (641 301)  (641 301)  LC_6 Logic Functioning bit
 (43 13)  (643 301)  (643 301)  LC_6 Logic Functioning bit
 (22 14)  (622 302)  (622 302)  Enable bit of Mux _local_links/g3_mux_7 => sp4_r_v_b_47 lc_trk_g3_7
 (21 15)  (621 303)  (621 303)  routing T_12_18.sp4_r_v_b_47 <X> T_12_18.lc_trk_g3_7


LogicTile_14_18

 (3 2)  (711 290)  (711 290)  routing T_14_18.sp12_h_r_0 <X> T_14_18.sp12_h_l_23
 (3 3)  (711 291)  (711 291)  routing T_14_18.sp12_h_r_0 <X> T_14_18.sp12_h_l_23
 (12 4)  (720 292)  (720 292)  routing T_14_18.sp4_v_b_5 <X> T_14_18.sp4_h_r_5
 (11 5)  (719 293)  (719 293)  routing T_14_18.sp4_v_b_5 <X> T_14_18.sp4_h_r_5
 (13 6)  (721 294)  (721 294)  routing T_14_18.sp4_v_b_5 <X> T_14_18.sp4_v_t_40


LogicTile_16_18

 (16 0)  (832 288)  (832 288)  routing T_16_18.sp4_v_b_9 <X> T_16_18.lc_trk_g0_1
 (17 0)  (833 288)  (833 288)  Enable bit of Mux _local_links/g0_mux_1 => sp4_v_b_9 lc_trk_g0_1
 (18 0)  (834 288)  (834 288)  routing T_16_18.sp4_v_b_9 <X> T_16_18.lc_trk_g0_1
 (25 0)  (841 288)  (841 288)  routing T_16_18.bnr_op_2 <X> T_16_18.lc_trk_g0_2
 (18 1)  (834 289)  (834 289)  routing T_16_18.sp4_v_b_9 <X> T_16_18.lc_trk_g0_1
 (22 1)  (838 289)  (838 289)  Enable bit of Mux _local_links/g0_mux_2 => bnr_op_2 lc_trk_g0_2
 (25 1)  (841 289)  (841 289)  routing T_16_18.bnr_op_2 <X> T_16_18.lc_trk_g0_2
 (0 2)  (816 290)  (816 290)  routing T_16_18.glb_netwk_2 <X> T_16_18.wire_logic_cluster/lc_7/clk
 (2 2)  (818 290)  (818 290)  Enable bit of Mux _global_links/clk_mux => glb_netwk_2 wire_logic_cluster/lc_7/clk
 (19 2)  (835 290)  (835 290)  Enable bit of Mux _span_links/cross_mux_vert_3 => sp12_v_b_7 sp4_v_b_15
 (14 4)  (830 292)  (830 292)  routing T_16_18.sp4_v_b_8 <X> T_16_18.lc_trk_g1_0
 (29 4)  (845 292)  (845 292)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_1 wire_logic_cluster/lc_2/in_1
 (32 4)  (848 292)  (848 292)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_0 wire_logic_cluster/lc_2/in_3
 (34 4)  (850 292)  (850 292)  routing T_16_18.lc_trk_g1_0 <X> T_16_18.wire_logic_cluster/lc_2/in_3
 (35 4)  (851 292)  (851 292)  routing T_16_18.lc_trk_g2_6 <X> T_16_18.input_2_2
 (41 4)  (857 292)  (857 292)  LC_2 Logic Functioning bit
 (45 4)  (861 292)  (861 292)  LC_2 Logic Functioning bit
 (14 5)  (830 293)  (830 293)  routing T_16_18.sp4_v_b_8 <X> T_16_18.lc_trk_g1_0
 (16 5)  (832 293)  (832 293)  routing T_16_18.sp4_v_b_8 <X> T_16_18.lc_trk_g1_0
 (17 5)  (833 293)  (833 293)  Enable bit of Mux _local_links/g1_mux_0 => sp4_v_b_8 lc_trk_g1_0
 (26 5)  (842 293)  (842 293)  routing T_16_18.lc_trk_g2_2 <X> T_16_18.wire_logic_cluster/lc_2/in_0
 (28 5)  (844 293)  (844 293)  routing T_16_18.lc_trk_g2_2 <X> T_16_18.wire_logic_cluster/lc_2/in_0
 (29 5)  (845 293)  (845 293)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_2 wire_logic_cluster/lc_2/in_0
 (32 5)  (848 293)  (848 293)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g2_6 input_2_2
 (33 5)  (849 293)  (849 293)  routing T_16_18.lc_trk_g2_6 <X> T_16_18.input_2_2
 (35 5)  (851 293)  (851 293)  routing T_16_18.lc_trk_g2_6 <X> T_16_18.input_2_2
 (37 5)  (853 293)  (853 293)  LC_2 Logic Functioning bit
 (39 5)  (855 293)  (855 293)  LC_2 Logic Functioning bit
 (40 5)  (856 293)  (856 293)  LC_2 Logic Functioning bit
 (41 5)  (857 293)  (857 293)  LC_2 Logic Functioning bit
 (42 5)  (858 293)  (858 293)  LC_2 Logic Functioning bit
 (3 6)  (819 294)  (819 294)  routing T_16_18.sp12_v_b_0 <X> T_16_18.sp12_v_t_23
 (2 8)  (818 296)  (818 296)  Enable bit of Mux _span_links/cross_mux_horz_8 => sp12_h_r_16 sp4_h_l_9
 (4 8)  (820 296)  (820 296)  routing T_16_18.sp4_h_l_37 <X> T_16_18.sp4_v_b_6
 (6 8)  (822 296)  (822 296)  routing T_16_18.sp4_h_l_37 <X> T_16_18.sp4_v_b_6
 (8 8)  (824 296)  (824 296)  routing T_16_18.sp4_v_b_1 <X> T_16_18.sp4_h_r_7
 (9 8)  (825 296)  (825 296)  routing T_16_18.sp4_v_b_1 <X> T_16_18.sp4_h_r_7
 (10 8)  (826 296)  (826 296)  routing T_16_18.sp4_v_b_1 <X> T_16_18.sp4_h_r_7
 (22 8)  (838 296)  (838 296)  Enable bit of Mux _local_links/g2_mux_3 => sp12_v_b_19 lc_trk_g2_3
 (23 8)  (839 296)  (839 296)  routing T_16_18.sp12_v_b_19 <X> T_16_18.lc_trk_g2_3
 (25 8)  (841 296)  (841 296)  routing T_16_18.wire_logic_cluster/lc_2/out <X> T_16_18.lc_trk_g2_2
 (5 9)  (821 297)  (821 297)  routing T_16_18.sp4_h_l_37 <X> T_16_18.sp4_v_b_6
 (21 9)  (837 297)  (837 297)  routing T_16_18.sp12_v_b_19 <X> T_16_18.lc_trk_g2_3
 (22 9)  (838 297)  (838 297)  Enable bit of Mux _local_links/g2_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g2_2
 (19 10)  (835 298)  (835 298)  Enable bit of Mux _span_links/cross_mux_vert_11 => sp12_v_b_23 sp4_v_b_23
 (21 10)  (837 298)  (837 298)  routing T_16_18.wire_logic_cluster/lc_7/out <X> T_16_18.lc_trk_g2_7
 (22 10)  (838 298)  (838 298)  Enable bit of Mux _local_links/g2_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g2_7
 (8 11)  (824 299)  (824 299)  routing T_16_18.sp4_h_r_7 <X> T_16_18.sp4_v_t_42
 (9 11)  (825 299)  (825 299)  routing T_16_18.sp4_h_r_7 <X> T_16_18.sp4_v_t_42
 (22 11)  (838 299)  (838 299)  Enable bit of Mux _local_links/g2_mux_6 => sp4_r_v_b_38 lc_trk_g2_6
 (25 11)  (841 299)  (841 299)  routing T_16_18.sp4_r_v_b_38 <X> T_16_18.lc_trk_g2_6
 (2 12)  (818 300)  (818 300)  Enable bit of Mux _span_links/cross_mux_horz_10 => sp12_h_r_20 sp4_h_l_11
 (17 12)  (833 300)  (833 300)  Enable bit of Mux _local_links/g3_mux_1 => sp4_r_v_b_17 lc_trk_g3_1
 (0 14)  (816 302)  (816 302)  routing T_16_18.glb_netwk_6 <X> T_16_18.wire_logic_cluster/lc_7/s_r
 (1 14)  (817 302)  (817 302)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_6 wire_logic_cluster/lc_7/s_r
 (26 14)  (842 302)  (842 302)  routing T_16_18.lc_trk_g2_7 <X> T_16_18.wire_logic_cluster/lc_7/in_0
 (29 14)  (845 302)  (845 302)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_2 wire_logic_cluster/lc_7/in_1
 (32 14)  (848 302)  (848 302)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_1 wire_logic_cluster/lc_7/in_3
 (33 14)  (849 302)  (849 302)  routing T_16_18.lc_trk_g3_1 <X> T_16_18.wire_logic_cluster/lc_7/in_3
 (34 14)  (850 302)  (850 302)  routing T_16_18.lc_trk_g3_1 <X> T_16_18.wire_logic_cluster/lc_7/in_3
 (36 14)  (852 302)  (852 302)  LC_7 Logic Functioning bit
 (41 14)  (857 302)  (857 302)  LC_7 Logic Functioning bit
 (43 14)  (859 302)  (859 302)  LC_7 Logic Functioning bit
 (45 14)  (861 302)  (861 302)  LC_7 Logic Functioning bit
 (52 14)  (868 302)  (868 302)  Enable bit of Mux _out_links/OutMux3_7 => wire_logic_cluster/lc_7/out sp12_v_b_14
 (0 15)  (816 303)  (816 303)  routing T_16_18.glb_netwk_6 <X> T_16_18.wire_logic_cluster/lc_7/s_r
 (26 15)  (842 303)  (842 303)  routing T_16_18.lc_trk_g2_7 <X> T_16_18.wire_logic_cluster/lc_7/in_0
 (28 15)  (844 303)  (844 303)  routing T_16_18.lc_trk_g2_7 <X> T_16_18.wire_logic_cluster/lc_7/in_0
 (29 15)  (845 303)  (845 303)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_7 wire_logic_cluster/lc_7/in_0
 (30 15)  (846 303)  (846 303)  routing T_16_18.lc_trk_g0_2 <X> T_16_18.wire_logic_cluster/lc_7/in_1
 (32 15)  (848 303)  (848 303)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g2_3 input_2_7
 (33 15)  (849 303)  (849 303)  routing T_16_18.lc_trk_g2_3 <X> T_16_18.input_2_7
 (35 15)  (851 303)  (851 303)  routing T_16_18.lc_trk_g2_3 <X> T_16_18.input_2_7
 (36 15)  (852 303)  (852 303)  LC_7 Logic Functioning bit
 (40 15)  (856 303)  (856 303)  LC_7 Logic Functioning bit
 (42 15)  (858 303)  (858 303)  LC_7 Logic Functioning bit


LogicTile_17_18

 (0 2)  (874 290)  (874 290)  routing T_17_18.glb_netwk_2 <X> T_17_18.wire_logic_cluster/lc_7/clk
 (2 2)  (876 290)  (876 290)  Enable bit of Mux _global_links/clk_mux => glb_netwk_2 wire_logic_cluster/lc_7/clk
 (0 4)  (874 292)  (874 292)  routing T_17_18.lc_trk_g3_3 <X> T_17_18.wire_logic_cluster/lc_7/cen
 (1 4)  (875 292)  (875 292)  Enable bit of Mux _global_links/ce_mux => lc_trk_g3_3 wire_logic_cluster/lc_7/cen
 (0 5)  (874 293)  (874 293)  routing T_17_18.lc_trk_g3_3 <X> T_17_18.wire_logic_cluster/lc_7/cen
 (1 5)  (875 293)  (875 293)  routing T_17_18.lc_trk_g3_3 <X> T_17_18.wire_logic_cluster/lc_7/cen
 (3 6)  (877 294)  (877 294)  routing T_17_18.sp12_h_r_0 <X> T_17_18.sp12_v_t_23
 (3 7)  (877 295)  (877 295)  routing T_17_18.sp12_h_r_0 <X> T_17_18.sp12_v_t_23
 (31 8)  (905 296)  (905 296)  routing T_17_18.lc_trk_g2_5 <X> T_17_18.wire_logic_cluster/lc_4/in_3
 (32 8)  (906 296)  (906 296)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_5 wire_logic_cluster/lc_4/in_3
 (33 8)  (907 296)  (907 296)  routing T_17_18.lc_trk_g2_5 <X> T_17_18.wire_logic_cluster/lc_4/in_3
 (36 8)  (910 296)  (910 296)  LC_4 Logic Functioning bit
 (37 8)  (911 296)  (911 296)  LC_4 Logic Functioning bit
 (38 8)  (912 296)  (912 296)  LC_4 Logic Functioning bit
 (39 8)  (913 296)  (913 296)  LC_4 Logic Functioning bit
 (45 8)  (919 296)  (919 296)  LC_4 Logic Functioning bit
 (47 8)  (921 296)  (921 296)  Enable bit of Mux _out_links/OutMux4_4 => wire_logic_cluster/lc_4/out sp12_h_r_0
 (3 9)  (877 297)  (877 297)  routing T_17_18.sp12_h_l_22 <X> T_17_18.sp12_v_b_1
 (36 9)  (910 297)  (910 297)  LC_4 Logic Functioning bit
 (37 9)  (911 297)  (911 297)  LC_4 Logic Functioning bit
 (38 9)  (912 297)  (912 297)  LC_4 Logic Functioning bit
 (39 9)  (913 297)  (913 297)  LC_4 Logic Functioning bit
 (6 10)  (880 298)  (880 298)  routing T_17_18.sp4_v_b_3 <X> T_17_18.sp4_v_t_43
 (15 10)  (889 298)  (889 298)  routing T_17_18.sp4_h_r_45 <X> T_17_18.lc_trk_g2_5
 (16 10)  (890 298)  (890 298)  routing T_17_18.sp4_h_r_45 <X> T_17_18.lc_trk_g2_5
 (17 10)  (891 298)  (891 298)  Enable bit of Mux _local_links/g2_mux_5 => sp4_h_r_45 lc_trk_g2_5
 (18 10)  (892 298)  (892 298)  routing T_17_18.sp4_h_r_45 <X> T_17_18.lc_trk_g2_5
 (5 11)  (879 299)  (879 299)  routing T_17_18.sp4_v_b_3 <X> T_17_18.sp4_v_t_43
 (18 11)  (892 299)  (892 299)  routing T_17_18.sp4_h_r_45 <X> T_17_18.lc_trk_g2_5
 (21 12)  (895 300)  (895 300)  routing T_17_18.sp4_v_t_22 <X> T_17_18.lc_trk_g3_3
 (22 12)  (896 300)  (896 300)  Enable bit of Mux _local_links/g3_mux_3 => sp4_v_t_22 lc_trk_g3_3
 (23 12)  (897 300)  (897 300)  routing T_17_18.sp4_v_t_22 <X> T_17_18.lc_trk_g3_3
 (21 13)  (895 301)  (895 301)  routing T_17_18.sp4_v_t_22 <X> T_17_18.lc_trk_g3_3
 (0 14)  (874 302)  (874 302)  routing T_17_18.lc_trk_g3_5 <X> T_17_18.wire_logic_cluster/lc_7/s_r
 (1 14)  (875 302)  (875 302)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g3_5 wire_logic_cluster/lc_7/s_r
 (16 14)  (890 302)  (890 302)  routing T_17_18.sp12_v_b_21 <X> T_17_18.lc_trk_g3_5
 (17 14)  (891 302)  (891 302)  Enable bit of Mux _local_links/g3_mux_5 => sp12_v_b_21 lc_trk_g3_5
 (0 15)  (874 303)  (874 303)  routing T_17_18.lc_trk_g3_5 <X> T_17_18.wire_logic_cluster/lc_7/s_r
 (1 15)  (875 303)  (875 303)  routing T_17_18.lc_trk_g3_5 <X> T_17_18.wire_logic_cluster/lc_7/s_r
 (18 15)  (892 303)  (892 303)  routing T_17_18.sp12_v_b_21 <X> T_17_18.lc_trk_g3_5


LogicTile_18_18

 (32 0)  (960 288)  (960 288)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_2 wire_logic_cluster/lc_0/in_3
 (33 0)  (961 288)  (961 288)  routing T_18_18.lc_trk_g3_2 <X> T_18_18.wire_logic_cluster/lc_0/in_3
 (34 0)  (962 288)  (962 288)  routing T_18_18.lc_trk_g3_2 <X> T_18_18.wire_logic_cluster/lc_0/in_3
 (36 0)  (964 288)  (964 288)  LC_0 Logic Functioning bit
 (37 0)  (965 288)  (965 288)  LC_0 Logic Functioning bit
 (38 0)  (966 288)  (966 288)  LC_0 Logic Functioning bit
 (39 0)  (967 288)  (967 288)  LC_0 Logic Functioning bit
 (45 0)  (973 288)  (973 288)  LC_0 Logic Functioning bit
 (22 1)  (950 289)  (950 289)  Enable bit of Mux _local_links/g0_mux_2 => sp4_r_v_b_26 lc_trk_g0_2
 (31 1)  (959 289)  (959 289)  routing T_18_18.lc_trk_g3_2 <X> T_18_18.wire_logic_cluster/lc_0/in_3
 (36 1)  (964 289)  (964 289)  LC_0 Logic Functioning bit
 (37 1)  (965 289)  (965 289)  LC_0 Logic Functioning bit
 (38 1)  (966 289)  (966 289)  LC_0 Logic Functioning bit
 (39 1)  (967 289)  (967 289)  LC_0 Logic Functioning bit
 (51 1)  (979 289)  (979 289)  Enable bit of Mux _out_links/OutMux2_0 => wire_logic_cluster/lc_0/out sp4_v_t_21
 (0 2)  (928 290)  (928 290)  routing T_18_18.glb_netwk_2 <X> T_18_18.wire_logic_cluster/lc_7/clk
 (2 2)  (930 290)  (930 290)  Enable bit of Mux _global_links/clk_mux => glb_netwk_2 wire_logic_cluster/lc_7/clk
 (14 3)  (942 291)  (942 291)  routing T_18_18.sp4_h_r_4 <X> T_18_18.lc_trk_g0_4
 (15 3)  (943 291)  (943 291)  routing T_18_18.sp4_h_r_4 <X> T_18_18.lc_trk_g0_4
 (16 3)  (944 291)  (944 291)  routing T_18_18.sp4_h_r_4 <X> T_18_18.lc_trk_g0_4
 (17 3)  (945 291)  (945 291)  Enable bit of Mux _local_links/g0_mux_4 => sp4_h_r_4 lc_trk_g0_4
 (0 4)  (928 292)  (928 292)  routing T_18_18.lc_trk_g3_3 <X> T_18_18.wire_logic_cluster/lc_7/cen
 (1 4)  (929 292)  (929 292)  Enable bit of Mux _global_links/ce_mux => lc_trk_g3_3 wire_logic_cluster/lc_7/cen
 (8 4)  (936 292)  (936 292)  routing T_18_18.sp4_v_b_10 <X> T_18_18.sp4_h_r_4
 (9 4)  (937 292)  (937 292)  routing T_18_18.sp4_v_b_10 <X> T_18_18.sp4_h_r_4
 (10 4)  (938 292)  (938 292)  routing T_18_18.sp4_v_b_10 <X> T_18_18.sp4_h_r_4
 (0 5)  (928 293)  (928 293)  routing T_18_18.lc_trk_g3_3 <X> T_18_18.wire_logic_cluster/lc_7/cen
 (1 5)  (929 293)  (929 293)  routing T_18_18.lc_trk_g3_3 <X> T_18_18.wire_logic_cluster/lc_7/cen
 (3 6)  (931 294)  (931 294)  routing T_18_18.sp12_v_b_0 <X> T_18_18.sp12_v_t_23
 (36 6)  (964 294)  (964 294)  LC_3 Logic Functioning bit
 (38 6)  (966 294)  (966 294)  LC_3 Logic Functioning bit
 (41 6)  (969 294)  (969 294)  LC_3 Logic Functioning bit
 (43 6)  (971 294)  (971 294)  LC_3 Logic Functioning bit
 (45 6)  (973 294)  (973 294)  LC_3 Logic Functioning bit
 (14 7)  (942 295)  (942 295)  routing T_18_18.sp12_h_r_20 <X> T_18_18.lc_trk_g1_4
 (16 7)  (944 295)  (944 295)  routing T_18_18.sp12_h_r_20 <X> T_18_18.lc_trk_g1_4
 (17 7)  (945 295)  (945 295)  Enable bit of Mux _local_links/g1_mux_4 => sp12_h_r_20 lc_trk_g1_4
 (27 7)  (955 295)  (955 295)  routing T_18_18.lc_trk_g3_0 <X> T_18_18.wire_logic_cluster/lc_3/in_0
 (28 7)  (956 295)  (956 295)  routing T_18_18.lc_trk_g3_0 <X> T_18_18.wire_logic_cluster/lc_3/in_0
 (29 7)  (957 295)  (957 295)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_0 wire_logic_cluster/lc_3/in_0
 (37 7)  (965 295)  (965 295)  LC_3 Logic Functioning bit
 (39 7)  (967 295)  (967 295)  LC_3 Logic Functioning bit
 (40 7)  (968 295)  (968 295)  LC_3 Logic Functioning bit
 (42 7)  (970 295)  (970 295)  LC_3 Logic Functioning bit
 (31 8)  (959 296)  (959 296)  routing T_18_18.lc_trk_g1_4 <X> T_18_18.wire_logic_cluster/lc_4/in_3
 (32 8)  (960 296)  (960 296)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_4 wire_logic_cluster/lc_4/in_3
 (34 8)  (962 296)  (962 296)  routing T_18_18.lc_trk_g1_4 <X> T_18_18.wire_logic_cluster/lc_4/in_3
 (36 8)  (964 296)  (964 296)  LC_4 Logic Functioning bit
 (37 8)  (965 296)  (965 296)  LC_4 Logic Functioning bit
 (38 8)  (966 296)  (966 296)  LC_4 Logic Functioning bit
 (39 8)  (967 296)  (967 296)  LC_4 Logic Functioning bit
 (45 8)  (973 296)  (973 296)  LC_4 Logic Functioning bit
 (22 9)  (950 297)  (950 297)  Enable bit of Mux _local_links/g2_mux_2 => sp4_v_b_42 lc_trk_g2_2
 (23 9)  (951 297)  (951 297)  routing T_18_18.sp4_v_b_42 <X> T_18_18.lc_trk_g2_2
 (24 9)  (952 297)  (952 297)  routing T_18_18.sp4_v_b_42 <X> T_18_18.lc_trk_g2_2
 (36 9)  (964 297)  (964 297)  LC_4 Logic Functioning bit
 (37 9)  (965 297)  (965 297)  LC_4 Logic Functioning bit
 (38 9)  (966 297)  (966 297)  LC_4 Logic Functioning bit
 (39 9)  (967 297)  (967 297)  LC_4 Logic Functioning bit
 (12 10)  (940 298)  (940 298)  routing T_18_18.sp4_v_t_39 <X> T_18_18.sp4_h_l_45
 (32 10)  (960 298)  (960 298)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g0_2 wire_logic_cluster/lc_5/in_3
 (36 10)  (964 298)  (964 298)  LC_5 Logic Functioning bit
 (37 10)  (965 298)  (965 298)  LC_5 Logic Functioning bit
 (38 10)  (966 298)  (966 298)  LC_5 Logic Functioning bit
 (39 10)  (967 298)  (967 298)  LC_5 Logic Functioning bit
 (45 10)  (973 298)  (973 298)  LC_5 Logic Functioning bit
 (52 10)  (980 298)  (980 298)  Enable bit of Mux _out_links/OutMux3_5 => wire_logic_cluster/lc_5/out sp12_v_t_9
 (11 11)  (939 299)  (939 299)  routing T_18_18.sp4_v_t_39 <X> T_18_18.sp4_h_l_45
 (13 11)  (941 299)  (941 299)  routing T_18_18.sp4_v_t_39 <X> T_18_18.sp4_h_l_45
 (31 11)  (959 299)  (959 299)  routing T_18_18.lc_trk_g0_2 <X> T_18_18.wire_logic_cluster/lc_5/in_3
 (36 11)  (964 299)  (964 299)  LC_5 Logic Functioning bit
 (37 11)  (965 299)  (965 299)  LC_5 Logic Functioning bit
 (38 11)  (966 299)  (966 299)  LC_5 Logic Functioning bit
 (39 11)  (967 299)  (967 299)  LC_5 Logic Functioning bit
 (22 12)  (950 300)  (950 300)  Enable bit of Mux _local_links/g3_mux_3 => sp4_r_v_b_43 lc_trk_g3_3
 (16 13)  (944 301)  (944 301)  routing T_18_18.sp12_v_b_8 <X> T_18_18.lc_trk_g3_0
 (17 13)  (945 301)  (945 301)  Enable bit of Mux _local_links/g3_mux_0 => sp12_v_b_8 lc_trk_g3_0
 (21 13)  (949 301)  (949 301)  routing T_18_18.sp4_r_v_b_43 <X> T_18_18.lc_trk_g3_3
 (22 13)  (950 301)  (950 301)  Enable bit of Mux _local_links/g3_mux_2 => sp4_r_v_b_18 lc_trk_g3_2
 (1 14)  (929 302)  (929 302)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g0_4 wire_logic_cluster/lc_7/s_r
 (32 14)  (960 302)  (960 302)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_2 wire_logic_cluster/lc_7/in_3
 (33 14)  (961 302)  (961 302)  routing T_18_18.lc_trk_g2_2 <X> T_18_18.wire_logic_cluster/lc_7/in_3
 (36 14)  (964 302)  (964 302)  LC_7 Logic Functioning bit
 (37 14)  (965 302)  (965 302)  LC_7 Logic Functioning bit
 (38 14)  (966 302)  (966 302)  LC_7 Logic Functioning bit
 (39 14)  (967 302)  (967 302)  LC_7 Logic Functioning bit
 (45 14)  (973 302)  (973 302)  LC_7 Logic Functioning bit
 (52 14)  (980 302)  (980 302)  Enable bit of Mux _out_links/OutMux3_7 => wire_logic_cluster/lc_7/out sp12_v_b_14
 (1 15)  (929 303)  (929 303)  routing T_18_18.lc_trk_g0_4 <X> T_18_18.wire_logic_cluster/lc_7/s_r
 (10 15)  (938 303)  (938 303)  routing T_18_18.sp4_h_l_40 <X> T_18_18.sp4_v_t_47
 (31 15)  (959 303)  (959 303)  routing T_18_18.lc_trk_g2_2 <X> T_18_18.wire_logic_cluster/lc_7/in_3
 (36 15)  (964 303)  (964 303)  LC_7 Logic Functioning bit
 (37 15)  (965 303)  (965 303)  LC_7 Logic Functioning bit
 (38 15)  (966 303)  (966 303)  LC_7 Logic Functioning bit
 (39 15)  (967 303)  (967 303)  LC_7 Logic Functioning bit


LogicTile_19_18

 (14 2)  (996 290)  (996 290)  routing T_19_18.lft_op_4 <X> T_19_18.lc_trk_g0_4
 (15 3)  (997 291)  (997 291)  routing T_19_18.lft_op_4 <X> T_19_18.lc_trk_g0_4
 (17 3)  (999 291)  (999 291)  Enable bit of Mux _local_links/g0_mux_4 => lft_op_4 lc_trk_g0_4
 (4 4)  (986 292)  (986 292)  routing T_19_18.sp4_h_l_44 <X> T_19_18.sp4_v_b_3
 (6 4)  (988 292)  (988 292)  routing T_19_18.sp4_h_l_44 <X> T_19_18.sp4_v_b_3
 (5 5)  (987 293)  (987 293)  routing T_19_18.sp4_h_l_44 <X> T_19_18.sp4_v_b_3
 (22 6)  (1004 294)  (1004 294)  Enable bit of Mux _local_links/g1_mux_7 => sp12_h_r_23 lc_trk_g1_7
 (23 6)  (1005 294)  (1005 294)  routing T_19_18.sp12_h_r_23 <X> T_19_18.lc_trk_g1_7
 (26 6)  (1008 294)  (1008 294)  routing T_19_18.lc_trk_g3_4 <X> T_19_18.wire_logic_cluster/lc_3/in_0
 (28 6)  (1010 294)  (1010 294)  routing T_19_18.lc_trk_g2_2 <X> T_19_18.wire_logic_cluster/lc_3/in_1
 (29 6)  (1011 294)  (1011 294)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_2 wire_logic_cluster/lc_3/in_1
 (31 6)  (1013 294)  (1013 294)  routing T_19_18.lc_trk_g2_4 <X> T_19_18.wire_logic_cluster/lc_3/in_3
 (32 6)  (1014 294)  (1014 294)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_4 wire_logic_cluster/lc_3/in_3
 (33 6)  (1015 294)  (1015 294)  routing T_19_18.lc_trk_g2_4 <X> T_19_18.wire_logic_cluster/lc_3/in_3
 (36 6)  (1018 294)  (1018 294)  LC_3 Logic Functioning bit
 (38 6)  (1020 294)  (1020 294)  LC_3 Logic Functioning bit
 (41 6)  (1023 294)  (1023 294)  LC_3 Logic Functioning bit
 (43 6)  (1025 294)  (1025 294)  LC_3 Logic Functioning bit
 (46 6)  (1028 294)  (1028 294)  Enable bit of Mux _out_links/OutMux7_3 => wire_logic_cluster/lc_3/out sp4_h_l_11
 (47 6)  (1029 294)  (1029 294)  Enable bit of Mux _out_links/OutMux5_3 => wire_logic_cluster/lc_3/out sp12_h_r_14
 (52 6)  (1034 294)  (1034 294)  Enable bit of Mux _out_links/OutMux4_3 => wire_logic_cluster/lc_3/out sp12_v_t_21
 (21 7)  (1003 295)  (1003 295)  routing T_19_18.sp12_h_r_23 <X> T_19_18.lc_trk_g1_7
 (27 7)  (1009 295)  (1009 295)  routing T_19_18.lc_trk_g3_4 <X> T_19_18.wire_logic_cluster/lc_3/in_0
 (28 7)  (1010 295)  (1010 295)  routing T_19_18.lc_trk_g3_4 <X> T_19_18.wire_logic_cluster/lc_3/in_0
 (29 7)  (1011 295)  (1011 295)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_4 wire_logic_cluster/lc_3/in_0
 (30 7)  (1012 295)  (1012 295)  routing T_19_18.lc_trk_g2_2 <X> T_19_18.wire_logic_cluster/lc_3/in_1
 (37 7)  (1019 295)  (1019 295)  LC_3 Logic Functioning bit
 (39 7)  (1021 295)  (1021 295)  LC_3 Logic Functioning bit
 (40 7)  (1022 295)  (1022 295)  LC_3 Logic Functioning bit
 (41 7)  (1023 295)  (1023 295)  LC_3 Logic Functioning bit
 (42 7)  (1024 295)  (1024 295)  LC_3 Logic Functioning bit
 (43 7)  (1025 295)  (1025 295)  LC_3 Logic Functioning bit
 (15 8)  (997 296)  (997 296)  routing T_19_18.sp4_v_t_28 <X> T_19_18.lc_trk_g2_1
 (16 8)  (998 296)  (998 296)  routing T_19_18.sp4_v_t_28 <X> T_19_18.lc_trk_g2_1
 (17 8)  (999 296)  (999 296)  Enable bit of Mux _local_links/g2_mux_1 => sp4_v_t_28 lc_trk_g2_1
 (25 8)  (1007 296)  (1007 296)  routing T_19_18.sp4_h_r_42 <X> T_19_18.lc_trk_g2_2
 (22 9)  (1004 297)  (1004 297)  Enable bit of Mux _local_links/g2_mux_2 => sp4_h_r_42 lc_trk_g2_2
 (23 9)  (1005 297)  (1005 297)  routing T_19_18.sp4_h_r_42 <X> T_19_18.lc_trk_g2_2
 (24 9)  (1006 297)  (1006 297)  routing T_19_18.sp4_h_r_42 <X> T_19_18.lc_trk_g2_2
 (25 9)  (1007 297)  (1007 297)  routing T_19_18.sp4_h_r_42 <X> T_19_18.lc_trk_g2_2
 (14 10)  (996 298)  (996 298)  routing T_19_18.sp4_v_b_36 <X> T_19_18.lc_trk_g2_4
 (29 10)  (1011 298)  (1011 298)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_4 wire_logic_cluster/lc_5/in_1
 (30 10)  (1012 298)  (1012 298)  routing T_19_18.lc_trk_g0_4 <X> T_19_18.wire_logic_cluster/lc_5/in_1
 (31 10)  (1013 298)  (1013 298)  routing T_19_18.lc_trk_g1_7 <X> T_19_18.wire_logic_cluster/lc_5/in_3
 (32 10)  (1014 298)  (1014 298)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_7 wire_logic_cluster/lc_5/in_3
 (34 10)  (1016 298)  (1016 298)  routing T_19_18.lc_trk_g1_7 <X> T_19_18.wire_logic_cluster/lc_5/in_3
 (36 10)  (1018 298)  (1018 298)  LC_5 Logic Functioning bit
 (37 10)  (1019 298)  (1019 298)  LC_5 Logic Functioning bit
 (38 10)  (1020 298)  (1020 298)  LC_5 Logic Functioning bit
 (39 10)  (1021 298)  (1021 298)  LC_5 Logic Functioning bit
 (41 10)  (1023 298)  (1023 298)  LC_5 Logic Functioning bit
 (43 10)  (1025 298)  (1025 298)  LC_5 Logic Functioning bit
 (47 10)  (1029 298)  (1029 298)  Enable bit of Mux _out_links/OutMux4_5 => wire_logic_cluster/lc_5/out sp12_h_r_2
 (14 11)  (996 299)  (996 299)  routing T_19_18.sp4_v_b_36 <X> T_19_18.lc_trk_g2_4
 (16 11)  (998 299)  (998 299)  routing T_19_18.sp4_v_b_36 <X> T_19_18.lc_trk_g2_4
 (17 11)  (999 299)  (999 299)  Enable bit of Mux _local_links/g2_mux_4 => sp4_v_b_36 lc_trk_g2_4
 (28 11)  (1010 299)  (1010 299)  routing T_19_18.lc_trk_g2_1 <X> T_19_18.wire_logic_cluster/lc_5/in_0
 (29 11)  (1011 299)  (1011 299)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_1 wire_logic_cluster/lc_5/in_0
 (31 11)  (1013 299)  (1013 299)  routing T_19_18.lc_trk_g1_7 <X> T_19_18.wire_logic_cluster/lc_5/in_3
 (36 11)  (1018 299)  (1018 299)  LC_5 Logic Functioning bit
 (38 11)  (1020 299)  (1020 299)  LC_5 Logic Functioning bit
 (13 12)  (995 300)  (995 300)  routing T_19_18.sp4_h_l_46 <X> T_19_18.sp4_v_b_11
 (12 13)  (994 301)  (994 301)  routing T_19_18.sp4_h_l_46 <X> T_19_18.sp4_v_b_11
 (14 15)  (996 303)  (996 303)  routing T_19_18.sp4_r_v_b_44 <X> T_19_18.lc_trk_g3_4
 (17 15)  (999 303)  (999 303)  Enable bit of Mux _local_links/g3_mux_4 => sp4_r_v_b_44 lc_trk_g3_4


LogicTile_22_18

 (12 0)  (1156 288)  (1156 288)  routing T_22_18.sp4_h_l_46 <X> T_22_18.sp4_h_r_2
 (13 1)  (1157 289)  (1157 289)  routing T_22_18.sp4_h_l_46 <X> T_22_18.sp4_h_r_2


LogicTile_24_18

 (3 9)  (1255 297)  (1255 297)  routing T_24_18.sp12_h_l_22 <X> T_24_18.sp12_v_b_1


LogicTile_26_18

 (3 3)  (1351 291)  (1351 291)  routing T_26_18.sp12_v_b_0 <X> T_26_18.sp12_h_l_23
 (12 4)  (1360 292)  (1360 292)  routing T_26_18.sp4_h_l_39 <X> T_26_18.sp4_h_r_5
 (13 5)  (1361 293)  (1361 293)  routing T_26_18.sp4_h_l_39 <X> T_26_18.sp4_h_r_5
 (10 11)  (1358 299)  (1358 299)  routing T_26_18.sp4_h_l_39 <X> T_26_18.sp4_v_t_42


LogicTile_30_18

 (8 0)  (1572 288)  (1572 288)  routing T_30_18.sp4_h_l_40 <X> T_30_18.sp4_h_r_1
 (10 0)  (1574 288)  (1574 288)  routing T_30_18.sp4_h_l_40 <X> T_30_18.sp4_h_r_1
 (3 15)  (1567 303)  (1567 303)  routing T_30_18.sp12_h_l_22 <X> T_30_18.sp12_v_t_22


IO_Tile_33_18

 (12 0)  (1738 288)  (1738 288)  routing T_33_18.span4_horz_25 <X> T_33_18.span4_vert_t_12
 (3 1)  (1729 289)  (1729 289)  IO control bit: BIORIGHT_REN_1

 (13 1)  (1739 289)  (1739 289)  routing T_33_18.span4_horz_25 <X> T_33_18.span4_vert_b_0
 (2 6)  (1728 294)  (1728 294)  IO control bit: BIORIGHT_REN_0



IO_Tile_0_17

 (11 0)  (6 272)  (6 272)  routing T_0_17.span4_horz_1 <X> T_0_17.span4_vert_t_12
 (12 0)  (5 272)  (5 272)  routing T_0_17.span4_horz_1 <X> T_0_17.span4_vert_t_12
 (3 1)  (14 273)  (14 273)  IO control bit: GIOLEFT0_REN_1

 (13 1)  (4 273)  (4 273)  routing T_0_17.span4_horz_1 <X> T_0_17.span4_vert_b_0
 (14 1)  (3 273)  (3 273)  routing T_0_17.span4_horz_1 <X> T_0_17.span4_vert_b_0
 (2 6)  (15 278)  (15 278)  IO control bit: GIOLEFT0_REN_0

 (3 6)  (14 278)  (14 278)  IO control bit: GIOLEFT0_IE_1

 (5 6)  (12 278)  (12 278)  routing T_0_17.span4_vert_b_7 <X> T_0_17.lc_trk_g0_7
 (7 6)  (10 278)  (10 278)  Enable bit of Mux _local_links/g0_mux_7 => span4_vert_b_7 lc_trk_g0_7
 (8 7)  (9 279)  (9 279)  routing T_0_17.span4_vert_b_7 <X> T_0_17.lc_trk_g0_7
 (16 8)  (1 280)  (1 280)  Enable bit of Mux _out_links/OutMuxc_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_20
 (10 10)  (7 282)  (7 282)  routing T_0_17.lc_trk_g1_7 <X> T_0_17.wire_io_cluster/io_1/OUT_ENB
 (11 10)  (6 282)  (6 282)  routing T_0_17.lc_trk_g1_7 <X> T_0_17.wire_io_cluster/io_1/OUT_ENB
 (13 10)  (4 282)  (4 282)  routing T_0_17.lc_trk_g0_7 <X> T_0_17.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (1 282)  (1 282)  IOB_1 IO Functioning bit
 (10 11)  (7 283)  (7 283)  routing T_0_17.lc_trk_g1_7 <X> T_0_17.wire_io_cluster/io_1/OUT_ENB
 (11 11)  (6 283)  (6 283)  Enable bit of Mux _io_cluster/in_mux1_0 => lc_trk_g1_7 wire_io_cluster/io_1/OUT_ENB
 (12 11)  (5 283)  (5 283)  routing T_0_17.lc_trk_g0_7 <X> T_0_17.wire_io_cluster/io_1/D_OUT_0
 (13 11)  (4 283)  (4 283)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_7 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (0 285)  (0 285)  IOB_1 IO Functioning bit
 (6 14)  (11 286)  (11 286)  routing T_0_17.span12_horz_15 <X> T_0_17.lc_trk_g1_7
 (7 14)  (10 286)  (10 286)  Enable bit of Mux _local_links/g1_mux_7 => span12_horz_15 lc_trk_g1_7
 (17 14)  (0 286)  (0 286)  IOB_1 IO Functioning bit


LogicTile_2_17

 (3 5)  (75 277)  (75 277)  routing T_2_17.sp12_h_l_23 <X> T_2_17.sp12_h_r_0


LogicTile_4_17

 (8 1)  (188 273)  (188 273)  routing T_4_17.sp4_h_r_1 <X> T_4_17.sp4_v_b_1
 (8 2)  (188 274)  (188 274)  routing T_4_17.sp4_h_r_1 <X> T_4_17.sp4_h_l_36


LogicTile_5_17

 (3 2)  (237 274)  (237 274)  routing T_5_17.sp12_h_r_0 <X> T_5_17.sp12_h_l_23
 (3 3)  (237 275)  (237 275)  routing T_5_17.sp12_h_r_0 <X> T_5_17.sp12_h_l_23
 (19 13)  (253 285)  (253 285)  Enable bit of Mux _span_links/cross_mux_horz_0 => sp12_h_r_0 sp4_h_l_1


LogicTile_6_17

 (3 4)  (291 276)  (291 276)  routing T_6_17.sp12_v_t_23 <X> T_6_17.sp12_h_r_0


LogicTile_12_17

 (14 3)  (614 275)  (614 275)  routing T_12_17.sp12_h_r_20 <X> T_12_17.lc_trk_g0_4
 (16 3)  (616 275)  (616 275)  routing T_12_17.sp12_h_r_20 <X> T_12_17.lc_trk_g0_4
 (17 3)  (617 275)  (617 275)  Enable bit of Mux _local_links/g0_mux_4 => sp12_h_r_20 lc_trk_g0_4
 (3 4)  (603 276)  (603 276)  routing T_12_17.sp12_v_b_0 <X> T_12_17.sp12_h_r_0
 (27 4)  (627 276)  (627 276)  routing T_12_17.lc_trk_g1_2 <X> T_12_17.wire_logic_cluster/lc_2/in_1
 (29 4)  (629 276)  (629 276)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_1
 (32 4)  (632 276)  (632 276)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_0 wire_logic_cluster/lc_2/in_3
 (33 4)  (633 276)  (633 276)  routing T_12_17.lc_trk_g3_0 <X> T_12_17.wire_logic_cluster/lc_2/in_3
 (34 4)  (634 276)  (634 276)  routing T_12_17.lc_trk_g3_0 <X> T_12_17.wire_logic_cluster/lc_2/in_3
 (36 4)  (636 276)  (636 276)  LC_2 Logic Functioning bit
 (38 4)  (638 276)  (638 276)  LC_2 Logic Functioning bit
 (41 4)  (641 276)  (641 276)  LC_2 Logic Functioning bit
 (43 4)  (643 276)  (643 276)  LC_2 Logic Functioning bit
 (52 4)  (652 276)  (652 276)  Enable bit of Mux _out_links/OutMux4_2 => wire_logic_cluster/lc_2/out sp12_v_b_20
 (3 5)  (603 277)  (603 277)  routing T_12_17.sp12_v_b_0 <X> T_12_17.sp12_h_r_0
 (22 5)  (622 277)  (622 277)  Enable bit of Mux _local_links/g1_mux_2 => sp4_v_b_18 lc_trk_g1_2
 (23 5)  (623 277)  (623 277)  routing T_12_17.sp4_v_b_18 <X> T_12_17.lc_trk_g1_2
 (24 5)  (624 277)  (624 277)  routing T_12_17.sp4_v_b_18 <X> T_12_17.lc_trk_g1_2
 (26 5)  (626 277)  (626 277)  routing T_12_17.lc_trk_g3_3 <X> T_12_17.wire_logic_cluster/lc_2/in_0
 (27 5)  (627 277)  (627 277)  routing T_12_17.lc_trk_g3_3 <X> T_12_17.wire_logic_cluster/lc_2/in_0
 (28 5)  (628 277)  (628 277)  routing T_12_17.lc_trk_g3_3 <X> T_12_17.wire_logic_cluster/lc_2/in_0
 (29 5)  (629 277)  (629 277)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_3 wire_logic_cluster/lc_2/in_0
 (30 5)  (630 277)  (630 277)  routing T_12_17.lc_trk_g1_2 <X> T_12_17.wire_logic_cluster/lc_2/in_1
 (36 5)  (636 277)  (636 277)  LC_2 Logic Functioning bit
 (38 5)  (638 277)  (638 277)  LC_2 Logic Functioning bit
 (40 5)  (640 277)  (640 277)  LC_2 Logic Functioning bit
 (42 5)  (642 277)  (642 277)  LC_2 Logic Functioning bit
 (14 12)  (614 284)  (614 284)  routing T_12_17.sp4_v_b_24 <X> T_12_17.lc_trk_g3_0
 (22 12)  (622 284)  (622 284)  Enable bit of Mux _local_links/g3_mux_3 => sp12_v_b_11 lc_trk_g3_3
 (23 12)  (623 284)  (623 284)  routing T_12_17.sp12_v_b_11 <X> T_12_17.lc_trk_g3_3
 (25 12)  (625 284)  (625 284)  routing T_12_17.sp4_v_b_26 <X> T_12_17.lc_trk_g3_2
 (26 12)  (626 284)  (626 284)  routing T_12_17.lc_trk_g0_4 <X> T_12_17.wire_logic_cluster/lc_6/in_0
 (27 12)  (627 284)  (627 284)  routing T_12_17.lc_trk_g3_2 <X> T_12_17.wire_logic_cluster/lc_6/in_1
 (28 12)  (628 284)  (628 284)  routing T_12_17.lc_trk_g3_2 <X> T_12_17.wire_logic_cluster/lc_6/in_1
 (29 12)  (629 284)  (629 284)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_2 wire_logic_cluster/lc_6/in_1
 (32 12)  (632 284)  (632 284)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_0 wire_logic_cluster/lc_6/in_3
 (33 12)  (633 284)  (633 284)  routing T_12_17.lc_trk_g3_0 <X> T_12_17.wire_logic_cluster/lc_6/in_3
 (34 12)  (634 284)  (634 284)  routing T_12_17.lc_trk_g3_0 <X> T_12_17.wire_logic_cluster/lc_6/in_3
 (36 12)  (636 284)  (636 284)  LC_6 Logic Functioning bit
 (38 12)  (638 284)  (638 284)  LC_6 Logic Functioning bit
 (41 12)  (641 284)  (641 284)  LC_6 Logic Functioning bit
 (43 12)  (643 284)  (643 284)  LC_6 Logic Functioning bit
 (47 12)  (647 284)  (647 284)  Enable bit of Mux _out_links/OutMux4_6 => wire_logic_cluster/lc_6/out sp12_h_l_3
 (16 13)  (616 285)  (616 285)  routing T_12_17.sp4_v_b_24 <X> T_12_17.lc_trk_g3_0
 (17 13)  (617 285)  (617 285)  Enable bit of Mux _local_links/g3_mux_0 => sp4_v_b_24 lc_trk_g3_0
 (22 13)  (622 285)  (622 285)  Enable bit of Mux _local_links/g3_mux_2 => sp4_v_b_26 lc_trk_g3_2
 (23 13)  (623 285)  (623 285)  routing T_12_17.sp4_v_b_26 <X> T_12_17.lc_trk_g3_2
 (29 13)  (629 285)  (629 285)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g0_4 wire_logic_cluster/lc_6/in_0
 (30 13)  (630 285)  (630 285)  routing T_12_17.lc_trk_g3_2 <X> T_12_17.wire_logic_cluster/lc_6/in_1
 (36 13)  (636 285)  (636 285)  LC_6 Logic Functioning bit
 (38 13)  (638 285)  (638 285)  LC_6 Logic Functioning bit
 (40 13)  (640 285)  (640 285)  LC_6 Logic Functioning bit
 (42 13)  (642 285)  (642 285)  LC_6 Logic Functioning bit


LogicTile_15_17

 (25 0)  (787 272)  (787 272)  routing T_15_17.sp4_h_r_10 <X> T_15_17.lc_trk_g0_2
 (26 0)  (788 272)  (788 272)  routing T_15_17.lc_trk_g0_4 <X> T_15_17.wire_logic_cluster/lc_0/in_0
 (27 0)  (789 272)  (789 272)  routing T_15_17.lc_trk_g3_0 <X> T_15_17.wire_logic_cluster/lc_0/in_1
 (28 0)  (790 272)  (790 272)  routing T_15_17.lc_trk_g3_0 <X> T_15_17.wire_logic_cluster/lc_0/in_1
 (29 0)  (791 272)  (791 272)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_1
 (31 0)  (793 272)  (793 272)  routing T_15_17.lc_trk_g1_4 <X> T_15_17.wire_logic_cluster/lc_0/in_3
 (32 0)  (794 272)  (794 272)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_4 wire_logic_cluster/lc_0/in_3
 (34 0)  (796 272)  (796 272)  routing T_15_17.lc_trk_g1_4 <X> T_15_17.wire_logic_cluster/lc_0/in_3
 (36 0)  (798 272)  (798 272)  LC_0 Logic Functioning bit
 (41 0)  (803 272)  (803 272)  LC_0 Logic Functioning bit
 (43 0)  (805 272)  (805 272)  LC_0 Logic Functioning bit
 (45 0)  (807 272)  (807 272)  LC_0 Logic Functioning bit
 (22 1)  (784 273)  (784 273)  Enable bit of Mux _local_links/g0_mux_2 => sp4_h_r_10 lc_trk_g0_2
 (23 1)  (785 273)  (785 273)  routing T_15_17.sp4_h_r_10 <X> T_15_17.lc_trk_g0_2
 (24 1)  (786 273)  (786 273)  routing T_15_17.sp4_h_r_10 <X> T_15_17.lc_trk_g0_2
 (29 1)  (791 273)  (791 273)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_4 wire_logic_cluster/lc_0/in_0
 (32 1)  (794 273)  (794 273)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g3_3 input_2_0
 (33 1)  (795 273)  (795 273)  routing T_15_17.lc_trk_g3_3 <X> T_15_17.input_2_0
 (34 1)  (796 273)  (796 273)  routing T_15_17.lc_trk_g3_3 <X> T_15_17.input_2_0
 (35 1)  (797 273)  (797 273)  routing T_15_17.lc_trk_g3_3 <X> T_15_17.input_2_0
 (37 1)  (799 273)  (799 273)  LC_0 Logic Functioning bit
 (41 1)  (803 273)  (803 273)  LC_0 Logic Functioning bit
 (43 1)  (805 273)  (805 273)  LC_0 Logic Functioning bit
 (51 1)  (813 273)  (813 273)  Enable bit of Mux _out_links/OutMux2_0 => wire_logic_cluster/lc_0/out sp4_v_t_21
 (0 2)  (762 274)  (762 274)  routing T_15_17.glb_netwk_2 <X> T_15_17.wire_logic_cluster/lc_7/clk
 (2 2)  (764 274)  (764 274)  Enable bit of Mux _global_links/clk_mux => glb_netwk_2 wire_logic_cluster/lc_7/clk
 (14 2)  (776 274)  (776 274)  routing T_15_17.sp4_h_l_1 <X> T_15_17.lc_trk_g0_4
 (22 2)  (784 274)  (784 274)  Enable bit of Mux _local_links/g0_mux_7 => sp4_h_r_7 lc_trk_g0_7
 (23 2)  (785 274)  (785 274)  routing T_15_17.sp4_h_r_7 <X> T_15_17.lc_trk_g0_7
 (24 2)  (786 274)  (786 274)  routing T_15_17.sp4_h_r_7 <X> T_15_17.lc_trk_g0_7
 (15 3)  (777 275)  (777 275)  routing T_15_17.sp4_h_l_1 <X> T_15_17.lc_trk_g0_4
 (16 3)  (778 275)  (778 275)  routing T_15_17.sp4_h_l_1 <X> T_15_17.lc_trk_g0_4
 (17 3)  (779 275)  (779 275)  Enable bit of Mux _local_links/g0_mux_4 => sp4_h_l_1 lc_trk_g0_4
 (21 3)  (783 275)  (783 275)  routing T_15_17.sp4_h_r_7 <X> T_15_17.lc_trk_g0_7
 (22 4)  (784 276)  (784 276)  Enable bit of Mux _local_links/g1_mux_3 => sp12_h_l_16 lc_trk_g1_3
 (23 4)  (785 276)  (785 276)  routing T_15_17.sp12_h_l_16 <X> T_15_17.lc_trk_g1_3
 (26 4)  (788 276)  (788 276)  routing T_15_17.lc_trk_g0_4 <X> T_15_17.wire_logic_cluster/lc_2/in_0
 (27 4)  (789 276)  (789 276)  routing T_15_17.lc_trk_g3_2 <X> T_15_17.wire_logic_cluster/lc_2/in_1
 (28 4)  (790 276)  (790 276)  routing T_15_17.lc_trk_g3_2 <X> T_15_17.wire_logic_cluster/lc_2/in_1
 (29 4)  (791 276)  (791 276)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_2 wire_logic_cluster/lc_2/in_1
 (31 4)  (793 276)  (793 276)  routing T_15_17.lc_trk_g1_4 <X> T_15_17.wire_logic_cluster/lc_2/in_3
 (32 4)  (794 276)  (794 276)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_4 wire_logic_cluster/lc_2/in_3
 (34 4)  (796 276)  (796 276)  routing T_15_17.lc_trk_g1_4 <X> T_15_17.wire_logic_cluster/lc_2/in_3
 (36 4)  (798 276)  (798 276)  LC_2 Logic Functioning bit
 (41 4)  (803 276)  (803 276)  LC_2 Logic Functioning bit
 (43 4)  (805 276)  (805 276)  LC_2 Logic Functioning bit
 (45 4)  (807 276)  (807 276)  LC_2 Logic Functioning bit
 (52 4)  (814 276)  (814 276)  Enable bit of Mux _out_links/OutMux4_2 => wire_logic_cluster/lc_2/out sp12_v_b_20
 (5 5)  (767 277)  (767 277)  routing T_15_17.sp4_h_r_3 <X> T_15_17.sp4_v_b_3
 (21 5)  (783 277)  (783 277)  routing T_15_17.sp12_h_l_16 <X> T_15_17.lc_trk_g1_3
 (29 5)  (791 277)  (791 277)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_4 wire_logic_cluster/lc_2/in_0
 (30 5)  (792 277)  (792 277)  routing T_15_17.lc_trk_g3_2 <X> T_15_17.wire_logic_cluster/lc_2/in_1
 (32 5)  (794 277)  (794 277)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g1_3 input_2_2
 (34 5)  (796 277)  (796 277)  routing T_15_17.lc_trk_g1_3 <X> T_15_17.input_2_2
 (35 5)  (797 277)  (797 277)  routing T_15_17.lc_trk_g1_3 <X> T_15_17.input_2_2
 (37 5)  (799 277)  (799 277)  LC_2 Logic Functioning bit
 (41 5)  (803 277)  (803 277)  LC_2 Logic Functioning bit
 (43 5)  (805 277)  (805 277)  LC_2 Logic Functioning bit
 (3 6)  (765 278)  (765 278)  routing T_15_17.sp12_h_r_0 <X> T_15_17.sp12_v_t_23
 (14 6)  (776 278)  (776 278)  routing T_15_17.bnr_op_4 <X> T_15_17.lc_trk_g1_4
 (21 6)  (783 278)  (783 278)  routing T_15_17.wire_logic_cluster/lc_7/out <X> T_15_17.lc_trk_g1_7
 (22 6)  (784 278)  (784 278)  Enable bit of Mux _local_links/g1_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g1_7
 (3 7)  (765 279)  (765 279)  routing T_15_17.sp12_h_r_0 <X> T_15_17.sp12_v_t_23
 (14 7)  (776 279)  (776 279)  routing T_15_17.bnr_op_4 <X> T_15_17.lc_trk_g1_4
 (17 7)  (779 279)  (779 279)  Enable bit of Mux _local_links/g1_mux_4 => bnr_op_4 lc_trk_g1_4
 (9 8)  (771 280)  (771 280)  routing T_15_17.sp4_v_t_42 <X> T_15_17.sp4_h_r_7
 (26 8)  (788 280)  (788 280)  routing T_15_17.lc_trk_g0_4 <X> T_15_17.wire_logic_cluster/lc_4/in_0
 (27 8)  (789 280)  (789 280)  routing T_15_17.lc_trk_g3_4 <X> T_15_17.wire_logic_cluster/lc_4/in_1
 (28 8)  (790 280)  (790 280)  routing T_15_17.lc_trk_g3_4 <X> T_15_17.wire_logic_cluster/lc_4/in_1
 (29 8)  (791 280)  (791 280)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (792 280)  (792 280)  routing T_15_17.lc_trk_g3_4 <X> T_15_17.wire_logic_cluster/lc_4/in_1
 (31 8)  (793 280)  (793 280)  routing T_15_17.lc_trk_g1_4 <X> T_15_17.wire_logic_cluster/lc_4/in_3
 (32 8)  (794 280)  (794 280)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_4 wire_logic_cluster/lc_4/in_3
 (34 8)  (796 280)  (796 280)  routing T_15_17.lc_trk_g1_4 <X> T_15_17.wire_logic_cluster/lc_4/in_3
 (36 8)  (798 280)  (798 280)  LC_4 Logic Functioning bit
 (41 8)  (803 280)  (803 280)  LC_4 Logic Functioning bit
 (43 8)  (805 280)  (805 280)  LC_4 Logic Functioning bit
 (45 8)  (807 280)  (807 280)  LC_4 Logic Functioning bit
 (47 8)  (809 280)  (809 280)  Enable bit of Mux _out_links/OutMux4_4 => wire_logic_cluster/lc_4/out sp12_h_r_0
 (22 9)  (784 281)  (784 281)  Enable bit of Mux _local_links/g2_mux_2 => sp4_r_v_b_34 lc_trk_g2_2
 (25 9)  (787 281)  (787 281)  routing T_15_17.sp4_r_v_b_34 <X> T_15_17.lc_trk_g2_2
 (29 9)  (791 281)  (791 281)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_4 wire_logic_cluster/lc_4/in_0
 (32 9)  (794 281)  (794 281)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g2_2 input_2_4
 (33 9)  (795 281)  (795 281)  routing T_15_17.lc_trk_g2_2 <X> T_15_17.input_2_4
 (35 9)  (797 281)  (797 281)  routing T_15_17.lc_trk_g2_2 <X> T_15_17.input_2_4
 (37 9)  (799 281)  (799 281)  LC_4 Logic Functioning bit
 (41 9)  (803 281)  (803 281)  LC_4 Logic Functioning bit
 (43 9)  (805 281)  (805 281)  LC_4 Logic Functioning bit
 (14 12)  (776 284)  (776 284)  routing T_15_17.wire_logic_cluster/lc_0/out <X> T_15_17.lc_trk_g3_0
 (22 12)  (784 284)  (784 284)  Enable bit of Mux _local_links/g3_mux_3 => sp4_r_v_b_19 lc_trk_g3_3
 (25 12)  (787 284)  (787 284)  routing T_15_17.wire_logic_cluster/lc_2/out <X> T_15_17.lc_trk_g3_2
 (36 12)  (798 284)  (798 284)  LC_6 Logic Functioning bit
 (38 12)  (800 284)  (800 284)  LC_6 Logic Functioning bit
 (41 12)  (803 284)  (803 284)  LC_6 Logic Functioning bit
 (43 12)  (805 284)  (805 284)  LC_6 Logic Functioning bit
 (45 12)  (807 284)  (807 284)  LC_6 Logic Functioning bit
 (17 13)  (779 285)  (779 285)  Enable bit of Mux _local_links/g3_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g3_0
 (22 13)  (784 285)  (784 285)  Enable bit of Mux _local_links/g3_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g3_2
 (26 13)  (788 285)  (788 285)  routing T_15_17.lc_trk_g0_2 <X> T_15_17.wire_logic_cluster/lc_6/in_0
 (29 13)  (791 285)  (791 285)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g0_2 wire_logic_cluster/lc_6/in_0
 (37 13)  (799 285)  (799 285)  LC_6 Logic Functioning bit
 (39 13)  (801 285)  (801 285)  LC_6 Logic Functioning bit
 (40 13)  (802 285)  (802 285)  LC_6 Logic Functioning bit
 (42 13)  (804 285)  (804 285)  LC_6 Logic Functioning bit
 (44 13)  (806 285)  (806 285)  LC_6 Logic Functioning bit
 (0 14)  (762 286)  (762 286)  routing T_15_17.glb_netwk_6 <X> T_15_17.wire_logic_cluster/lc_7/s_r
 (1 14)  (763 286)  (763 286)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_6 wire_logic_cluster/lc_7/s_r
 (14 14)  (776 286)  (776 286)  routing T_15_17.wire_logic_cluster/lc_4/out <X> T_15_17.lc_trk_g3_4
 (26 14)  (788 286)  (788 286)  routing T_15_17.lc_trk_g1_4 <X> T_15_17.wire_logic_cluster/lc_7/in_0
 (27 14)  (789 286)  (789 286)  routing T_15_17.lc_trk_g1_7 <X> T_15_17.wire_logic_cluster/lc_7/in_1
 (29 14)  (791 286)  (791 286)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_7 wire_logic_cluster/lc_7/in_1
 (30 14)  (792 286)  (792 286)  routing T_15_17.lc_trk_g1_7 <X> T_15_17.wire_logic_cluster/lc_7/in_1
 (31 14)  (793 286)  (793 286)  routing T_15_17.lc_trk_g0_4 <X> T_15_17.wire_logic_cluster/lc_7/in_3
 (32 14)  (794 286)  (794 286)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g0_4 wire_logic_cluster/lc_7/in_3
 (35 14)  (797 286)  (797 286)  routing T_15_17.lc_trk_g0_7 <X> T_15_17.input_2_7
 (36 14)  (798 286)  (798 286)  LC_7 Logic Functioning bit
 (45 14)  (807 286)  (807 286)  LC_7 Logic Functioning bit
 (52 14)  (814 286)  (814 286)  Enable bit of Mux _out_links/OutMux3_7 => wire_logic_cluster/lc_7/out sp12_v_b_14
 (0 15)  (762 287)  (762 287)  routing T_15_17.glb_netwk_6 <X> T_15_17.wire_logic_cluster/lc_7/s_r
 (17 15)  (779 287)  (779 287)  Enable bit of Mux _local_links/g3_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g3_4
 (27 15)  (789 287)  (789 287)  routing T_15_17.lc_trk_g1_4 <X> T_15_17.wire_logic_cluster/lc_7/in_0
 (29 15)  (791 287)  (791 287)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g1_4 wire_logic_cluster/lc_7/in_0
 (30 15)  (792 287)  (792 287)  routing T_15_17.lc_trk_g1_7 <X> T_15_17.wire_logic_cluster/lc_7/in_1
 (32 15)  (794 287)  (794 287)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g0_7 input_2_7
 (35 15)  (797 287)  (797 287)  routing T_15_17.lc_trk_g0_7 <X> T_15_17.input_2_7
 (36 15)  (798 287)  (798 287)  LC_7 Logic Functioning bit
 (37 15)  (799 287)  (799 287)  LC_7 Logic Functioning bit
 (38 15)  (800 287)  (800 287)  LC_7 Logic Functioning bit
 (41 15)  (803 287)  (803 287)  LC_7 Logic Functioning bit
 (43 15)  (805 287)  (805 287)  LC_7 Logic Functioning bit


LogicTile_16_17

 (2 0)  (818 272)  (818 272)  Enable bit of Mux _span_links/cross_mux_horz_4 => sp12_h_r_8 sp4_h_l_5
 (21 0)  (837 272)  (837 272)  routing T_16_17.wire_logic_cluster/lc_3/out <X> T_16_17.lc_trk_g0_3
 (22 0)  (838 272)  (838 272)  Enable bit of Mux _local_links/g0_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g0_3
 (0 2)  (816 274)  (816 274)  routing T_16_17.glb_netwk_2 <X> T_16_17.wire_logic_cluster/lc_7/clk
 (2 2)  (818 274)  (818 274)  Enable bit of Mux _global_links/clk_mux => glb_netwk_2 wire_logic_cluster/lc_7/clk
 (14 4)  (830 276)  (830 276)  routing T_16_17.sp4_v_b_8 <X> T_16_17.lc_trk_g1_0
 (15 4)  (831 276)  (831 276)  routing T_16_17.bot_op_1 <X> T_16_17.lc_trk_g1_1
 (17 4)  (833 276)  (833 276)  Enable bit of Mux _local_links/g1_mux_1 => bot_op_1 lc_trk_g1_1
 (14 5)  (830 277)  (830 277)  routing T_16_17.sp4_v_b_8 <X> T_16_17.lc_trk_g1_0
 (16 5)  (832 277)  (832 277)  routing T_16_17.sp4_v_b_8 <X> T_16_17.lc_trk_g1_0
 (17 5)  (833 277)  (833 277)  Enable bit of Mux _local_links/g1_mux_0 => sp4_v_b_8 lc_trk_g1_0
 (22 6)  (838 278)  (838 278)  Enable bit of Mux _local_links/g1_mux_7 => bot_op_7 lc_trk_g1_7
 (24 6)  (840 278)  (840 278)  routing T_16_17.bot_op_7 <X> T_16_17.lc_trk_g1_7
 (27 6)  (843 278)  (843 278)  routing T_16_17.lc_trk_g1_7 <X> T_16_17.wire_logic_cluster/lc_3/in_1
 (29 6)  (845 278)  (845 278)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_7 wire_logic_cluster/lc_3/in_1
 (30 6)  (846 278)  (846 278)  routing T_16_17.lc_trk_g1_7 <X> T_16_17.wire_logic_cluster/lc_3/in_1
 (32 6)  (848 278)  (848 278)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_1 wire_logic_cluster/lc_3/in_3
 (34 6)  (850 278)  (850 278)  routing T_16_17.lc_trk_g1_1 <X> T_16_17.wire_logic_cluster/lc_3/in_3
 (37 6)  (853 278)  (853 278)  LC_3 Logic Functioning bit
 (39 6)  (855 278)  (855 278)  LC_3 Logic Functioning bit
 (42 6)  (858 278)  (858 278)  LC_3 Logic Functioning bit
 (45 6)  (861 278)  (861 278)  LC_3 Logic Functioning bit
 (46 6)  (862 278)  (862 278)  Enable bit of Mux _out_links/OutMux7_3 => wire_logic_cluster/lc_3/out sp4_h_l_11
 (52 6)  (868 278)  (868 278)  Enable bit of Mux _out_links/OutMux4_3 => wire_logic_cluster/lc_3/out sp12_v_t_21
 (27 7)  (843 279)  (843 279)  routing T_16_17.lc_trk_g1_0 <X> T_16_17.wire_logic_cluster/lc_3/in_0
 (29 7)  (845 279)  (845 279)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g1_0 wire_logic_cluster/lc_3/in_0
 (30 7)  (846 279)  (846 279)  routing T_16_17.lc_trk_g1_7 <X> T_16_17.wire_logic_cluster/lc_3/in_1
 (32 7)  (848 279)  (848 279)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g0_3 input_2_3
 (35 7)  (851 279)  (851 279)  routing T_16_17.lc_trk_g0_3 <X> T_16_17.input_2_3
 (37 7)  (853 279)  (853 279)  LC_3 Logic Functioning bit
 (39 7)  (855 279)  (855 279)  LC_3 Logic Functioning bit
 (40 7)  (856 279)  (856 279)  LC_3 Logic Functioning bit
 (42 7)  (858 279)  (858 279)  LC_3 Logic Functioning bit
 (43 7)  (859 279)  (859 279)  LC_3 Logic Functioning bit
 (53 7)  (869 279)  (869 279)  Enable bit of Mux _out_links/OutMuxb_3 => wire_logic_cluster/lc_3/out sp4_r_v_b_39
 (21 10)  (837 282)  (837 282)  routing T_16_17.bnl_op_7 <X> T_16_17.lc_trk_g2_7
 (22 10)  (838 282)  (838 282)  Enable bit of Mux _local_links/g2_mux_7 => bnl_op_7 lc_trk_g2_7
 (21 11)  (837 283)  (837 283)  routing T_16_17.bnl_op_7 <X> T_16_17.lc_trk_g2_7
 (22 12)  (838 284)  (838 284)  Enable bit of Mux _local_links/g3_mux_3 => sp4_r_v_b_43 lc_trk_g3_3
 (31 12)  (847 284)  (847 284)  routing T_16_17.lc_trk_g2_7 <X> T_16_17.wire_logic_cluster/lc_6/in_3
 (32 12)  (848 284)  (848 284)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_7 wire_logic_cluster/lc_6/in_3
 (33 12)  (849 284)  (849 284)  routing T_16_17.lc_trk_g2_7 <X> T_16_17.wire_logic_cluster/lc_6/in_3
 (41 12)  (857 284)  (857 284)  LC_6 Logic Functioning bit
 (43 12)  (859 284)  (859 284)  LC_6 Logic Functioning bit
 (51 12)  (867 284)  (867 284)  Enable bit of Mux _out_links/OutMux2_6 => wire_logic_cluster/lc_6/out sp4_v_t_33
 (52 12)  (868 284)  (868 284)  Enable bit of Mux _out_links/OutMux3_6 => wire_logic_cluster/lc_6/out sp12_v_b_12
 (10 13)  (826 285)  (826 285)  routing T_16_17.sp4_h_r_5 <X> T_16_17.sp4_v_b_10
 (21 13)  (837 285)  (837 285)  routing T_16_17.sp4_r_v_b_43 <X> T_16_17.lc_trk_g3_3
 (26 13)  (842 285)  (842 285)  routing T_16_17.lc_trk_g3_3 <X> T_16_17.wire_logic_cluster/lc_6/in_0
 (27 13)  (843 285)  (843 285)  routing T_16_17.lc_trk_g3_3 <X> T_16_17.wire_logic_cluster/lc_6/in_0
 (28 13)  (844 285)  (844 285)  routing T_16_17.lc_trk_g3_3 <X> T_16_17.wire_logic_cluster/lc_6/in_0
 (29 13)  (845 285)  (845 285)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_3 wire_logic_cluster/lc_6/in_0
 (31 13)  (847 285)  (847 285)  routing T_16_17.lc_trk_g2_7 <X> T_16_17.wire_logic_cluster/lc_6/in_3
 (40 13)  (856 285)  (856 285)  LC_6 Logic Functioning bit
 (42 13)  (858 285)  (858 285)  LC_6 Logic Functioning bit
 (48 13)  (864 285)  (864 285)  Enable bit of Mux _out_links/OutMux0_6 => wire_logic_cluster/lc_6/out sp4_v_t_1
 (0 14)  (816 286)  (816 286)  routing T_16_17.glb_netwk_6 <X> T_16_17.wire_logic_cluster/lc_7/s_r
 (1 14)  (817 286)  (817 286)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_6 wire_logic_cluster/lc_7/s_r
 (0 15)  (816 287)  (816 287)  routing T_16_17.glb_netwk_6 <X> T_16_17.wire_logic_cluster/lc_7/s_r
 (19 15)  (835 287)  (835 287)  Enable bit of Mux _span_links/cross_mux_horz_2 => sp12_h_l_3 sp4_h_r_14


LogicTile_17_17

 (2 0)  (876 272)  (876 272)  Enable bit of Mux _span_links/cross_mux_horz_4 => sp12_h_r_8 sp4_h_l_5
 (5 0)  (879 272)  (879 272)  routing T_17_17.sp4_v_b_6 <X> T_17_17.sp4_h_r_0
 (28 0)  (902 272)  (902 272)  routing T_17_17.lc_trk_g2_3 <X> T_17_17.wire_logic_cluster/lc_0/in_1
 (29 0)  (903 272)  (903 272)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_3 wire_logic_cluster/lc_0/in_1
 (32 0)  (906 272)  (906 272)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_2 wire_logic_cluster/lc_0/in_3
 (33 0)  (907 272)  (907 272)  routing T_17_17.lc_trk_g3_2 <X> T_17_17.wire_logic_cluster/lc_0/in_3
 (34 0)  (908 272)  (908 272)  routing T_17_17.lc_trk_g3_2 <X> T_17_17.wire_logic_cluster/lc_0/in_3
 (35 0)  (909 272)  (909 272)  routing T_17_17.lc_trk_g2_6 <X> T_17_17.input_2_0
 (36 0)  (910 272)  (910 272)  LC_0 Logic Functioning bit
 (37 0)  (911 272)  (911 272)  LC_0 Logic Functioning bit
 (38 0)  (912 272)  (912 272)  LC_0 Logic Functioning bit
 (39 0)  (913 272)  (913 272)  LC_0 Logic Functioning bit
 (41 0)  (915 272)  (915 272)  LC_0 Logic Functioning bit
 (51 0)  (925 272)  (925 272)  Enable bit of Mux _out_links/OutMux3_0 => wire_logic_cluster/lc_0/out sp12_v_b_0
 (4 1)  (878 273)  (878 273)  routing T_17_17.sp4_v_b_6 <X> T_17_17.sp4_h_r_0
 (6 1)  (880 273)  (880 273)  routing T_17_17.sp4_v_b_6 <X> T_17_17.sp4_h_r_0
 (27 1)  (901 273)  (901 273)  routing T_17_17.lc_trk_g3_1 <X> T_17_17.wire_logic_cluster/lc_0/in_0
 (28 1)  (902 273)  (902 273)  routing T_17_17.lc_trk_g3_1 <X> T_17_17.wire_logic_cluster/lc_0/in_0
 (29 1)  (903 273)  (903 273)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_1 wire_logic_cluster/lc_0/in_0
 (30 1)  (904 273)  (904 273)  routing T_17_17.lc_trk_g2_3 <X> T_17_17.wire_logic_cluster/lc_0/in_1
 (31 1)  (905 273)  (905 273)  routing T_17_17.lc_trk_g3_2 <X> T_17_17.wire_logic_cluster/lc_0/in_3
 (32 1)  (906 273)  (906 273)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g2_6 input_2_0
 (33 1)  (907 273)  (907 273)  routing T_17_17.lc_trk_g2_6 <X> T_17_17.input_2_0
 (35 1)  (909 273)  (909 273)  routing T_17_17.lc_trk_g2_6 <X> T_17_17.input_2_0
 (36 1)  (910 273)  (910 273)  LC_0 Logic Functioning bit
 (37 1)  (911 273)  (911 273)  LC_0 Logic Functioning bit
 (38 1)  (912 273)  (912 273)  LC_0 Logic Functioning bit
 (39 1)  (913 273)  (913 273)  LC_0 Logic Functioning bit
 (0 2)  (874 274)  (874 274)  routing T_17_17.glb_netwk_2 <X> T_17_17.wire_logic_cluster/lc_7/clk
 (2 2)  (876 274)  (876 274)  Enable bit of Mux _global_links/clk_mux => glb_netwk_2 wire_logic_cluster/lc_7/clk
 (15 2)  (889 274)  (889 274)  routing T_17_17.sp4_v_b_21 <X> T_17_17.lc_trk_g0_5
 (16 2)  (890 274)  (890 274)  routing T_17_17.sp4_v_b_21 <X> T_17_17.lc_trk_g0_5
 (17 2)  (891 274)  (891 274)  Enable bit of Mux _local_links/g0_mux_5 => sp4_v_b_21 lc_trk_g0_5
 (3 3)  (877 275)  (877 275)  routing T_17_17.sp12_v_b_0 <X> T_17_17.sp12_h_l_23
 (27 4)  (901 276)  (901 276)  routing T_17_17.lc_trk_g3_0 <X> T_17_17.wire_logic_cluster/lc_2/in_1
 (28 4)  (902 276)  (902 276)  routing T_17_17.lc_trk_g3_0 <X> T_17_17.wire_logic_cluster/lc_2/in_1
 (29 4)  (903 276)  (903 276)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_0 wire_logic_cluster/lc_2/in_1
 (31 4)  (905 276)  (905 276)  routing T_17_17.lc_trk_g0_5 <X> T_17_17.wire_logic_cluster/lc_2/in_3
 (32 4)  (906 276)  (906 276)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g0_5 wire_logic_cluster/lc_2/in_3
 (37 4)  (911 276)  (911 276)  LC_2 Logic Functioning bit
 (41 4)  (915 276)  (915 276)  LC_2 Logic Functioning bit
 (43 4)  (917 276)  (917 276)  LC_2 Logic Functioning bit
 (45 4)  (919 276)  (919 276)  LC_2 Logic Functioning bit
 (46 4)  (920 276)  (920 276)  Enable bit of Mux _out_links/OutMux7_2 => wire_logic_cluster/lc_2/out sp4_h_l_9
 (26 5)  (900 277)  (900 277)  routing T_17_17.lc_trk_g2_2 <X> T_17_17.wire_logic_cluster/lc_2/in_0
 (28 5)  (902 277)  (902 277)  routing T_17_17.lc_trk_g2_2 <X> T_17_17.wire_logic_cluster/lc_2/in_0
 (29 5)  (903 277)  (903 277)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_2 wire_logic_cluster/lc_2/in_0
 (32 5)  (906 277)  (906 277)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g3_1 input_2_2
 (33 5)  (907 277)  (907 277)  routing T_17_17.lc_trk_g3_1 <X> T_17_17.input_2_2
 (34 5)  (908 277)  (908 277)  routing T_17_17.lc_trk_g3_1 <X> T_17_17.input_2_2
 (37 5)  (911 277)  (911 277)  LC_2 Logic Functioning bit
 (40 5)  (914 277)  (914 277)  LC_2 Logic Functioning bit
 (42 5)  (916 277)  (916 277)  LC_2 Logic Functioning bit
 (47 5)  (921 277)  (921 277)  Enable bit of Mux _out_links/OutMux8_2 => wire_logic_cluster/lc_2/out sp4_h_r_36
 (26 6)  (900 278)  (900 278)  routing T_17_17.lc_trk_g3_6 <X> T_17_17.wire_logic_cluster/lc_3/in_0
 (28 6)  (902 278)  (902 278)  routing T_17_17.lc_trk_g2_2 <X> T_17_17.wire_logic_cluster/lc_3/in_1
 (29 6)  (903 278)  (903 278)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_2 wire_logic_cluster/lc_3/in_1
 (32 6)  (906 278)  (906 278)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_3 wire_logic_cluster/lc_3/in_3
 (33 6)  (907 278)  (907 278)  routing T_17_17.lc_trk_g3_3 <X> T_17_17.wire_logic_cluster/lc_3/in_3
 (34 6)  (908 278)  (908 278)  routing T_17_17.lc_trk_g3_3 <X> T_17_17.wire_logic_cluster/lc_3/in_3
 (37 6)  (911 278)  (911 278)  LC_3 Logic Functioning bit
 (39 6)  (913 278)  (913 278)  LC_3 Logic Functioning bit
 (40 6)  (914 278)  (914 278)  LC_3 Logic Functioning bit
 (42 6)  (916 278)  (916 278)  LC_3 Logic Functioning bit
 (48 6)  (922 278)  (922 278)  Enable bit of Mux _out_links/OutMux0_3 => wire_logic_cluster/lc_3/out sp4_v_b_6
 (52 6)  (926 278)  (926 278)  Enable bit of Mux _out_links/OutMux4_3 => wire_logic_cluster/lc_3/out sp12_v_t_21
 (53 6)  (927 278)  (927 278)  Enable bit of Mux _out_links/OutMuxa_3 => wire_logic_cluster/lc_3/out sp4_r_v_b_23
 (26 7)  (900 279)  (900 279)  routing T_17_17.lc_trk_g3_6 <X> T_17_17.wire_logic_cluster/lc_3/in_0
 (27 7)  (901 279)  (901 279)  routing T_17_17.lc_trk_g3_6 <X> T_17_17.wire_logic_cluster/lc_3/in_0
 (28 7)  (902 279)  (902 279)  routing T_17_17.lc_trk_g3_6 <X> T_17_17.wire_logic_cluster/lc_3/in_0
 (29 7)  (903 279)  (903 279)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_6 wire_logic_cluster/lc_3/in_0
 (30 7)  (904 279)  (904 279)  routing T_17_17.lc_trk_g2_2 <X> T_17_17.wire_logic_cluster/lc_3/in_1
 (31 7)  (905 279)  (905 279)  routing T_17_17.lc_trk_g3_3 <X> T_17_17.wire_logic_cluster/lc_3/in_3
 (36 7)  (910 279)  (910 279)  LC_3 Logic Functioning bit
 (38 7)  (912 279)  (912 279)  LC_3 Logic Functioning bit
 (40 7)  (914 279)  (914 279)  LC_3 Logic Functioning bit
 (41 7)  (915 279)  (915 279)  LC_3 Logic Functioning bit
 (42 7)  (916 279)  (916 279)  LC_3 Logic Functioning bit
 (43 7)  (917 279)  (917 279)  LC_3 Logic Functioning bit
 (3 8)  (877 280)  (877 280)  routing T_17_17.sp12_v_t_22 <X> T_17_17.sp12_v_b_1
 (22 8)  (896 280)  (896 280)  Enable bit of Mux _local_links/g2_mux_3 => sp4_v_t_30 lc_trk_g2_3
 (23 8)  (897 280)  (897 280)  routing T_17_17.sp4_v_t_30 <X> T_17_17.lc_trk_g2_3
 (24 8)  (898 280)  (898 280)  routing T_17_17.sp4_v_t_30 <X> T_17_17.lc_trk_g2_3
 (25 8)  (899 280)  (899 280)  routing T_17_17.wire_logic_cluster/lc_2/out <X> T_17_17.lc_trk_g2_2
 (31 8)  (905 280)  (905 280)  routing T_17_17.lc_trk_g3_4 <X> T_17_17.wire_logic_cluster/lc_4/in_3
 (32 8)  (906 280)  (906 280)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_3
 (33 8)  (907 280)  (907 280)  routing T_17_17.lc_trk_g3_4 <X> T_17_17.wire_logic_cluster/lc_4/in_3
 (34 8)  (908 280)  (908 280)  routing T_17_17.lc_trk_g3_4 <X> T_17_17.wire_logic_cluster/lc_4/in_3
 (36 8)  (910 280)  (910 280)  LC_4 Logic Functioning bit
 (37 8)  (911 280)  (911 280)  LC_4 Logic Functioning bit
 (38 8)  (912 280)  (912 280)  LC_4 Logic Functioning bit
 (39 8)  (913 280)  (913 280)  LC_4 Logic Functioning bit
 (42 8)  (916 280)  (916 280)  LC_4 Logic Functioning bit
 (43 8)  (917 280)  (917 280)  LC_4 Logic Functioning bit
 (46 8)  (920 280)  (920 280)  Enable bit of Mux _out_links/OutMux7_4 => wire_logic_cluster/lc_4/out sp4_h_r_24
 (47 8)  (921 280)  (921 280)  Enable bit of Mux _out_links/OutMux4_4 => wire_logic_cluster/lc_4/out sp12_h_r_0
 (50 8)  (924 280)  (924 280)  Cascade bit: LH_LC04_inmux02_5

 (51 8)  (925 280)  (925 280)  Enable bit of Mux _out_links/OutMux2_4 => wire_logic_cluster/lc_4/out sp4_v_t_29
 (22 9)  (896 281)  (896 281)  Enable bit of Mux _local_links/g2_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g2_2
 (36 9)  (910 281)  (910 281)  LC_4 Logic Functioning bit
 (37 9)  (911 281)  (911 281)  LC_4 Logic Functioning bit
 (38 9)  (912 281)  (912 281)  LC_4 Logic Functioning bit
 (39 9)  (913 281)  (913 281)  LC_4 Logic Functioning bit
 (42 9)  (916 281)  (916 281)  LC_4 Logic Functioning bit
 (43 9)  (917 281)  (917 281)  LC_4 Logic Functioning bit
 (22 11)  (896 283)  (896 283)  Enable bit of Mux _local_links/g2_mux_6 => sp4_r_v_b_38 lc_trk_g2_6
 (25 11)  (899 283)  (899 283)  routing T_17_17.sp4_r_v_b_38 <X> T_17_17.lc_trk_g2_6
 (3 12)  (877 284)  (877 284)  routing T_17_17.sp12_v_t_22 <X> T_17_17.sp12_h_r_1
 (14 12)  (888 284)  (888 284)  routing T_17_17.bnl_op_0 <X> T_17_17.lc_trk_g3_0
 (15 12)  (889 284)  (889 284)  routing T_17_17.sp4_h_r_25 <X> T_17_17.lc_trk_g3_1
 (16 12)  (890 284)  (890 284)  routing T_17_17.sp4_h_r_25 <X> T_17_17.lc_trk_g3_1
 (17 12)  (891 284)  (891 284)  Enable bit of Mux _local_links/g3_mux_1 => sp4_h_r_25 lc_trk_g3_1
 (21 12)  (895 284)  (895 284)  routing T_17_17.bnl_op_3 <X> T_17_17.lc_trk_g3_3
 (22 12)  (896 284)  (896 284)  Enable bit of Mux _local_links/g3_mux_3 => bnl_op_3 lc_trk_g3_3
 (14 13)  (888 285)  (888 285)  routing T_17_17.bnl_op_0 <X> T_17_17.lc_trk_g3_0
 (17 13)  (891 285)  (891 285)  Enable bit of Mux _local_links/g3_mux_0 => bnl_op_0 lc_trk_g3_0
 (18 13)  (892 285)  (892 285)  routing T_17_17.sp4_h_r_25 <X> T_17_17.lc_trk_g3_1
 (21 13)  (895 285)  (895 285)  routing T_17_17.bnl_op_3 <X> T_17_17.lc_trk_g3_3
 (22 13)  (896 285)  (896 285)  Enable bit of Mux _local_links/g3_mux_2 => tnl_op_2 lc_trk_g3_2
 (24 13)  (898 285)  (898 285)  routing T_17_17.tnl_op_2 <X> T_17_17.lc_trk_g3_2
 (25 13)  (899 285)  (899 285)  routing T_17_17.tnl_op_2 <X> T_17_17.lc_trk_g3_2
 (0 14)  (874 286)  (874 286)  routing T_17_17.glb_netwk_6 <X> T_17_17.wire_logic_cluster/lc_7/s_r
 (1 14)  (875 286)  (875 286)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_6 wire_logic_cluster/lc_7/s_r
 (14 14)  (888 286)  (888 286)  routing T_17_17.bnl_op_4 <X> T_17_17.lc_trk_g3_4
 (25 14)  (899 286)  (899 286)  routing T_17_17.sp4_v_b_38 <X> T_17_17.lc_trk_g3_6
 (0 15)  (874 287)  (874 287)  routing T_17_17.glb_netwk_6 <X> T_17_17.wire_logic_cluster/lc_7/s_r
 (14 15)  (888 287)  (888 287)  routing T_17_17.bnl_op_4 <X> T_17_17.lc_trk_g3_4
 (17 15)  (891 287)  (891 287)  Enable bit of Mux _local_links/g3_mux_4 => bnl_op_4 lc_trk_g3_4
 (22 15)  (896 287)  (896 287)  Enable bit of Mux _local_links/g3_mux_6 => sp4_v_b_38 lc_trk_g3_6
 (23 15)  (897 287)  (897 287)  routing T_17_17.sp4_v_b_38 <X> T_17_17.lc_trk_g3_6
 (25 15)  (899 287)  (899 287)  routing T_17_17.sp4_v_b_38 <X> T_17_17.lc_trk_g3_6


LogicTile_18_17

 (0 2)  (928 274)  (928 274)  routing T_18_17.glb_netwk_2 <X> T_18_17.wire_logic_cluster/lc_7/clk
 (2 2)  (930 274)  (930 274)  Enable bit of Mux _global_links/clk_mux => glb_netwk_2 wire_logic_cluster/lc_7/clk
 (1 4)  (929 276)  (929 276)  Enable bit of Mux _global_links/ce_mux => lc_trk_g1_3 wire_logic_cluster/lc_7/cen
 (21 4)  (949 276)  (949 276)  routing T_18_17.sp12_h_r_3 <X> T_18_17.lc_trk_g1_3
 (22 4)  (950 276)  (950 276)  Enable bit of Mux _local_links/g1_mux_3 => sp12_h_r_3 lc_trk_g1_3
 (24 4)  (952 276)  (952 276)  routing T_18_17.sp12_h_r_3 <X> T_18_17.lc_trk_g1_3
 (0 5)  (928 277)  (928 277)  routing T_18_17.lc_trk_g1_3 <X> T_18_17.wire_logic_cluster/lc_7/cen
 (1 5)  (929 277)  (929 277)  routing T_18_17.lc_trk_g1_3 <X> T_18_17.wire_logic_cluster/lc_7/cen
 (21 5)  (949 277)  (949 277)  routing T_18_17.sp12_h_r_3 <X> T_18_17.lc_trk_g1_3
 (15 6)  (943 278)  (943 278)  routing T_18_17.sp4_h_r_13 <X> T_18_17.lc_trk_g1_5
 (16 6)  (944 278)  (944 278)  routing T_18_17.sp4_h_r_13 <X> T_18_17.lc_trk_g1_5
 (17 6)  (945 278)  (945 278)  Enable bit of Mux _local_links/g1_mux_5 => sp4_h_r_13 lc_trk_g1_5
 (18 6)  (946 278)  (946 278)  routing T_18_17.sp4_h_r_13 <X> T_18_17.lc_trk_g1_5
 (31 8)  (959 280)  (959 280)  routing T_18_17.lc_trk_g2_7 <X> T_18_17.wire_logic_cluster/lc_4/in_3
 (32 8)  (960 280)  (960 280)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_7 wire_logic_cluster/lc_4/in_3
 (33 8)  (961 280)  (961 280)  routing T_18_17.lc_trk_g2_7 <X> T_18_17.wire_logic_cluster/lc_4/in_3
 (36 8)  (964 280)  (964 280)  LC_4 Logic Functioning bit
 (37 8)  (965 280)  (965 280)  LC_4 Logic Functioning bit
 (38 8)  (966 280)  (966 280)  LC_4 Logic Functioning bit
 (39 8)  (967 280)  (967 280)  LC_4 Logic Functioning bit
 (45 8)  (973 280)  (973 280)  LC_4 Logic Functioning bit
 (31 9)  (959 281)  (959 281)  routing T_18_17.lc_trk_g2_7 <X> T_18_17.wire_logic_cluster/lc_4/in_3
 (36 9)  (964 281)  (964 281)  LC_4 Logic Functioning bit
 (37 9)  (965 281)  (965 281)  LC_4 Logic Functioning bit
 (38 9)  (966 281)  (966 281)  LC_4 Logic Functioning bit
 (39 9)  (967 281)  (967 281)  LC_4 Logic Functioning bit
 (21 10)  (949 282)  (949 282)  routing T_18_17.sp12_v_b_7 <X> T_18_17.lc_trk_g2_7
 (22 10)  (950 282)  (950 282)  Enable bit of Mux _local_links/g2_mux_7 => sp12_v_b_7 lc_trk_g2_7
 (24 10)  (952 282)  (952 282)  routing T_18_17.sp12_v_b_7 <X> T_18_17.lc_trk_g2_7
 (21 11)  (949 283)  (949 283)  routing T_18_17.sp12_v_b_7 <X> T_18_17.lc_trk_g2_7
 (31 12)  (959 284)  (959 284)  routing T_18_17.lc_trk_g3_6 <X> T_18_17.wire_logic_cluster/lc_6/in_3
 (32 12)  (960 284)  (960 284)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_6 wire_logic_cluster/lc_6/in_3
 (33 12)  (961 284)  (961 284)  routing T_18_17.lc_trk_g3_6 <X> T_18_17.wire_logic_cluster/lc_6/in_3
 (34 12)  (962 284)  (962 284)  routing T_18_17.lc_trk_g3_6 <X> T_18_17.wire_logic_cluster/lc_6/in_3
 (36 12)  (964 284)  (964 284)  LC_6 Logic Functioning bit
 (37 12)  (965 284)  (965 284)  LC_6 Logic Functioning bit
 (38 12)  (966 284)  (966 284)  LC_6 Logic Functioning bit
 (39 12)  (967 284)  (967 284)  LC_6 Logic Functioning bit
 (45 12)  (973 284)  (973 284)  LC_6 Logic Functioning bit
 (31 13)  (959 285)  (959 285)  routing T_18_17.lc_trk_g3_6 <X> T_18_17.wire_logic_cluster/lc_6/in_3
 (36 13)  (964 285)  (964 285)  LC_6 Logic Functioning bit
 (37 13)  (965 285)  (965 285)  LC_6 Logic Functioning bit
 (38 13)  (966 285)  (966 285)  LC_6 Logic Functioning bit
 (39 13)  (967 285)  (967 285)  LC_6 Logic Functioning bit
 (1 14)  (929 286)  (929 286)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g1_5 wire_logic_cluster/lc_7/s_r
 (0 15)  (928 287)  (928 287)  routing T_18_17.lc_trk_g1_5 <X> T_18_17.wire_logic_cluster/lc_7/s_r
 (1 15)  (929 287)  (929 287)  routing T_18_17.lc_trk_g1_5 <X> T_18_17.wire_logic_cluster/lc_7/s_r
 (22 15)  (950 287)  (950 287)  Enable bit of Mux _local_links/g3_mux_6 => sp4_r_v_b_22 lc_trk_g3_6


LogicTile_19_17

 (6 1)  (988 273)  (988 273)  routing T_19_17.sp4_h_l_37 <X> T_19_17.sp4_h_r_0
 (8 2)  (990 274)  (990 274)  routing T_19_17.sp4_v_t_36 <X> T_19_17.sp4_h_l_36
 (9 2)  (991 274)  (991 274)  routing T_19_17.sp4_v_t_36 <X> T_19_17.sp4_h_l_36
 (11 4)  (993 276)  (993 276)  routing T_19_17.sp4_h_l_46 <X> T_19_17.sp4_v_b_5
 (13 4)  (995 276)  (995 276)  routing T_19_17.sp4_h_l_46 <X> T_19_17.sp4_v_b_5
 (12 5)  (994 277)  (994 277)  routing T_19_17.sp4_h_l_46 <X> T_19_17.sp4_v_b_5
 (10 7)  (992 279)  (992 279)  routing T_19_17.sp4_h_l_46 <X> T_19_17.sp4_v_t_41
 (12 7)  (994 279)  (994 279)  routing T_19_17.sp4_h_l_40 <X> T_19_17.sp4_v_t_40
 (3 8)  (985 280)  (985 280)  routing T_19_17.sp12_v_t_22 <X> T_19_17.sp12_v_b_1
 (4 10)  (986 282)  (986 282)  routing T_19_17.sp4_h_r_0 <X> T_19_17.sp4_v_t_43
 (6 10)  (988 282)  (988 282)  routing T_19_17.sp4_h_r_0 <X> T_19_17.sp4_v_t_43
 (5 11)  (987 283)  (987 283)  routing T_19_17.sp4_h_r_0 <X> T_19_17.sp4_v_t_43
 (8 14)  (990 286)  (990 286)  routing T_19_17.sp4_v_t_47 <X> T_19_17.sp4_h_l_47
 (9 14)  (991 286)  (991 286)  routing T_19_17.sp4_v_t_47 <X> T_19_17.sp4_h_l_47


LogicTile_20_17

 (3 6)  (1039 278)  (1039 278)  routing T_20_17.sp12_v_b_0 <X> T_20_17.sp12_v_t_23
 (5 15)  (1041 287)  (1041 287)  routing T_20_17.sp4_h_l_44 <X> T_20_17.sp4_v_t_44


LogicTile_22_17

 (3 5)  (1147 277)  (1147 277)  routing T_22_17.sp12_h_l_23 <X> T_22_17.sp12_h_r_0
 (3 6)  (1147 278)  (1147 278)  routing T_22_17.sp12_v_b_0 <X> T_22_17.sp12_v_t_23


RAM_Tile_25_17

 (3 2)  (1309 274)  (1309 274)  routing T_25_17.sp12_v_t_23 <X> T_25_17.sp12_h_l_23


LogicTile_26_17

 (3 2)  (1351 274)  (1351 274)  routing T_26_17.sp12_v_t_23 <X> T_26_17.sp12_h_l_23


LogicTile_28_17

 (2 4)  (1458 276)  (1458 276)  Enable bit of Mux _span_links/cross_mux_horz_6 => sp12_h_r_12 sp4_h_l_7


LogicTile_29_17

 (3 13)  (1513 285)  (1513 285)  routing T_29_17.sp12_h_l_22 <X> T_29_17.sp12_h_r_1


LogicTile_31_17

 (8 1)  (1626 273)  (1626 273)  routing T_31_17.sp4_h_l_42 <X> T_31_17.sp4_v_b_1
 (9 1)  (1627 273)  (1627 273)  routing T_31_17.sp4_h_l_42 <X> T_31_17.sp4_v_b_1
 (10 1)  (1628 273)  (1628 273)  routing T_31_17.sp4_h_l_42 <X> T_31_17.sp4_v_b_1


IO_Tile_33_17

 (16 0)  (1742 272)  (1742 272)  IOB_0 IO Functioning bit
 (3 1)  (1729 273)  (1729 273)  IO control bit: GIORIGHT0_REN_1

 (17 3)  (1743 275)  (1743 275)  IOB_0 IO Functioning bit
 (13 4)  (1739 276)  (1739 276)  routing T_33_17.lc_trk_g0_6 <X> T_33_17.wire_io_cluster/io_0/D_OUT_0
 (16 4)  (1742 276)  (1742 276)  IOB_0 IO Functioning bit
 (12 5)  (1738 277)  (1738 277)  routing T_33_17.lc_trk_g0_6 <X> T_33_17.wire_io_cluster/io_0/D_OUT_0
 (13 5)  (1739 277)  (1739 277)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g0_6 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (1728 278)  (1728 278)  IO control bit: GIORIGHT0_REN_0

 (4 6)  (1730 278)  (1730 278)  routing T_33_17.span12_horz_6 <X> T_33_17.lc_trk_g0_6
 (4 7)  (1730 279)  (1730 279)  routing T_33_17.span12_horz_6 <X> T_33_17.lc_trk_g0_6
 (5 7)  (1731 279)  (1731 279)  routing T_33_17.span12_horz_6 <X> T_33_17.lc_trk_g0_6
 (7 7)  (1733 279)  (1733 279)  Enable bit of Mux _local_links/g0_mux_6 => span12_horz_6 lc_trk_g0_6


IO_Tile_0_16

 (5 0)  (12 256)  (12 256)  routing T_0_16.span12_horz_1 <X> T_0_16.lc_trk_g0_1
 (7 0)  (10 256)  (10 256)  Enable bit of Mux _local_links/g0_mux_1 => span12_horz_1 lc_trk_g0_1
 (8 0)  (9 256)  (9 256)  routing T_0_16.span12_horz_1 <X> T_0_16.lc_trk_g0_1
 (11 0)  (6 256)  (6 256)  routing T_0_16.span4_horz_1 <X> T_0_16.span4_vert_t_12
 (12 0)  (5 256)  (5 256)  routing T_0_16.span4_horz_1 <X> T_0_16.span4_vert_t_12
 (16 0)  (1 256)  (1 256)  IOB_0 IO Functioning bit
 (3 1)  (14 257)  (14 257)  IO control bit: GIOLEFT1_REN_1

 (8 1)  (9 257)  (9 257)  routing T_0_16.span12_horz_1 <X> T_0_16.lc_trk_g0_1
 (17 3)  (0 259)  (0 259)  IOB_0 IO Functioning bit
 (10 4)  (7 260)  (7 260)  routing T_0_16.lc_trk_g1_4 <X> T_0_16.wire_io_cluster/io_0/OUT_ENB
 (11 4)  (6 260)  (6 260)  routing T_0_16.lc_trk_g1_4 <X> T_0_16.wire_io_cluster/io_0/OUT_ENB
 (12 4)  (5 260)  (5 260)  routing T_0_16.lc_trk_g1_7 <X> T_0_16.wire_io_cluster/io_0/D_OUT_0
 (13 4)  (4 260)  (4 260)  routing T_0_16.lc_trk_g1_7 <X> T_0_16.wire_io_cluster/io_0/D_OUT_0
 (15 4)  (2 260)  (2 260)  Enable bit of Mux _fablink/Mux => lc_trk_g0_1 wire_gbuf/in
 (17 4)  (0 260)  (0 260)  IOB_0 IO Functioning bit
 (11 5)  (6 261)  (6 261)  Enable bit of Mux _io_cluster/in_mux0_0 => lc_trk_g1_4 wire_io_cluster/io_0/OUT_ENB
 (12 5)  (5 261)  (5 261)  routing T_0_16.lc_trk_g1_7 <X> T_0_16.wire_io_cluster/io_0/D_OUT_0
 (13 5)  (4 261)  (4 261)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g1_7 wire_io_cluster/io_0/D_OUT_0
 (17 5)  (0 261)  (0 261)  Enable bit of Mux _out_links/OutMuxc_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_16
 (2 6)  (15 262)  (15 262)  IO control bit: GIOLEFT1_REN_0

 (3 9)  (14 265)  (14 265)  IO control bit: GIOLEFT1_IE_0

 (4 9)  (13 265)  (13 265)  routing T_0_16.span4_horz_24 <X> T_0_16.lc_trk_g1_0
 (5 9)  (12 265)  (12 265)  routing T_0_16.span4_horz_24 <X> T_0_16.lc_trk_g1_0
 (6 9)  (11 265)  (11 265)  routing T_0_16.span4_horz_24 <X> T_0_16.lc_trk_g1_0
 (7 9)  (10 265)  (10 265)  Enable bit of Mux _local_links/g1_mux_0 => span4_horz_24 lc_trk_g1_0
 (12 10)  (5 266)  (5 266)  routing T_0_16.lc_trk_g1_0 <X> T_0_16.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (1 266)  (1 266)  IOB_1 IO Functioning bit
 (13 11)  (4 267)  (4 267)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g1_0 wire_io_cluster/io_1/D_OUT_0
 (4 13)  (13 269)  (13 269)  routing T_0_16.span4_vert_b_4 <X> T_0_16.lc_trk_g1_4
 (5 13)  (12 269)  (12 269)  routing T_0_16.span4_vert_b_4 <X> T_0_16.lc_trk_g1_4
 (7 13)  (10 269)  (10 269)  Enable bit of Mux _local_links/g1_mux_4 => span4_vert_b_4 lc_trk_g1_4
 (17 13)  (0 269)  (0 269)  IOB_1 IO Functioning bit
 (6 14)  (11 270)  (11 270)  routing T_0_16.span4_horz_7 <X> T_0_16.lc_trk_g1_7
 (7 14)  (10 270)  (10 270)  Enable bit of Mux _local_links/g1_mux_7 => span4_horz_7 lc_trk_g1_7
 (8 14)  (9 270)  (9 270)  routing T_0_16.span4_horz_7 <X> T_0_16.lc_trk_g1_7
 (16 14)  (1 270)  (1 270)  IOB_1 IO Functioning bit


LogicTile_1_16

 (19 13)  (37 269)  (37 269)  Enable bit of Mux _span_links/cross_mux_horz_0 => sp12_h_r_0 sp4_h_l_1


LogicTile_2_16

 (4 3)  (76 259)  (76 259)  routing T_2_16.sp4_h_r_4 <X> T_2_16.sp4_h_l_37
 (6 3)  (78 259)  (78 259)  routing T_2_16.sp4_h_r_4 <X> T_2_16.sp4_h_l_37
 (3 4)  (75 260)  (75 260)  routing T_2_16.sp12_v_t_23 <X> T_2_16.sp12_h_r_0


LogicTile_4_16

 (3 5)  (183 261)  (183 261)  routing T_4_16.sp12_h_l_23 <X> T_4_16.sp12_h_r_0
 (10 10)  (190 266)  (190 266)  routing T_4_16.sp4_v_b_2 <X> T_4_16.sp4_h_l_42


LogicTile_5_16

 (32 2)  (266 258)  (266 258)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_3 wire_logic_cluster/lc_1/in_3
 (34 2)  (268 258)  (268 258)  routing T_5_16.lc_trk_g1_3 <X> T_5_16.wire_logic_cluster/lc_1/in_3
 (40 2)  (274 258)  (274 258)  LC_1 Logic Functioning bit
 (41 2)  (275 258)  (275 258)  LC_1 Logic Functioning bit
 (42 2)  (276 258)  (276 258)  LC_1 Logic Functioning bit
 (43 2)  (277 258)  (277 258)  LC_1 Logic Functioning bit
 (47 2)  (281 258)  (281 258)  Enable bit of Mux _out_links/OutMux5_1 => wire_logic_cluster/lc_1/out sp12_h_r_10
 (31 3)  (265 259)  (265 259)  routing T_5_16.lc_trk_g1_3 <X> T_5_16.wire_logic_cluster/lc_1/in_3
 (40 3)  (274 259)  (274 259)  LC_1 Logic Functioning bit
 (41 3)  (275 259)  (275 259)  LC_1 Logic Functioning bit
 (42 3)  (276 259)  (276 259)  LC_1 Logic Functioning bit
 (43 3)  (277 259)  (277 259)  LC_1 Logic Functioning bit
 (22 4)  (256 260)  (256 260)  Enable bit of Mux _local_links/g1_mux_3 => sp12_h_l_16 lc_trk_g1_3
 (23 4)  (257 260)  (257 260)  routing T_5_16.sp12_h_l_16 <X> T_5_16.lc_trk_g1_3
 (21 5)  (255 261)  (255 261)  routing T_5_16.sp12_h_l_16 <X> T_5_16.lc_trk_g1_3


LogicTile_6_16

 (9 6)  (297 262)  (297 262)  routing T_6_16.sp4_h_r_1 <X> T_6_16.sp4_h_l_41
 (10 6)  (298 262)  (298 262)  routing T_6_16.sp4_h_r_1 <X> T_6_16.sp4_h_l_41
 (2 12)  (290 268)  (290 268)  Enable bit of Mux _span_links/cross_mux_horz_10 => sp12_h_r_20 sp4_h_l_11


RAM_Tile_8_16

 (3 3)  (399 259)  (399 259)  routing T_8_16.sp12_v_b_0 <X> T_8_16.sp12_h_l_23
 (4 14)  (400 270)  (400 270)  routing T_8_16.sp4_h_r_3 <X> T_8_16.sp4_v_t_44
 (6 14)  (402 270)  (402 270)  routing T_8_16.sp4_h_r_3 <X> T_8_16.sp4_v_t_44
 (5 15)  (401 271)  (401 271)  routing T_8_16.sp4_h_r_3 <X> T_8_16.sp4_v_t_44


LogicTile_9_16

 (12 0)  (450 256)  (450 256)  routing T_9_16.sp4_h_l_46 <X> T_9_16.sp4_h_r_2
 (13 1)  (451 257)  (451 257)  routing T_9_16.sp4_h_l_46 <X> T_9_16.sp4_h_r_2


LogicTile_10_16

 (8 2)  (500 258)  (500 258)  routing T_10_16.sp4_h_r_5 <X> T_10_16.sp4_h_l_36
 (10 2)  (502 258)  (502 258)  routing T_10_16.sp4_h_r_5 <X> T_10_16.sp4_h_l_36


LogicTile_11_16

 (21 6)  (567 262)  (567 262)  routing T_11_16.sp12_h_l_4 <X> T_11_16.lc_trk_g1_7
 (22 6)  (568 262)  (568 262)  Enable bit of Mux _local_links/g1_mux_7 => sp12_h_l_4 lc_trk_g1_7
 (24 6)  (570 262)  (570 262)  routing T_11_16.sp12_h_l_4 <X> T_11_16.lc_trk_g1_7
 (26 6)  (572 262)  (572 262)  routing T_11_16.lc_trk_g2_5 <X> T_11_16.wire_logic_cluster/lc_3/in_0
 (27 6)  (573 262)  (573 262)  routing T_11_16.lc_trk_g1_7 <X> T_11_16.wire_logic_cluster/lc_3/in_1
 (29 6)  (575 262)  (575 262)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_7 wire_logic_cluster/lc_3/in_1
 (30 6)  (576 262)  (576 262)  routing T_11_16.lc_trk_g1_7 <X> T_11_16.wire_logic_cluster/lc_3/in_1
 (31 6)  (577 262)  (577 262)  routing T_11_16.lc_trk_g2_4 <X> T_11_16.wire_logic_cluster/lc_3/in_3
 (32 6)  (578 262)  (578 262)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_4 wire_logic_cluster/lc_3/in_3
 (33 6)  (579 262)  (579 262)  routing T_11_16.lc_trk_g2_4 <X> T_11_16.wire_logic_cluster/lc_3/in_3
 (36 6)  (582 262)  (582 262)  LC_3 Logic Functioning bit
 (38 6)  (584 262)  (584 262)  LC_3 Logic Functioning bit
 (21 7)  (567 263)  (567 263)  routing T_11_16.sp12_h_l_4 <X> T_11_16.lc_trk_g1_7
 (28 7)  (574 263)  (574 263)  routing T_11_16.lc_trk_g2_5 <X> T_11_16.wire_logic_cluster/lc_3/in_0
 (29 7)  (575 263)  (575 263)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_5 wire_logic_cluster/lc_3/in_0
 (30 7)  (576 263)  (576 263)  routing T_11_16.lc_trk_g1_7 <X> T_11_16.wire_logic_cluster/lc_3/in_1
 (36 7)  (582 263)  (582 263)  LC_3 Logic Functioning bit
 (37 7)  (583 263)  (583 263)  LC_3 Logic Functioning bit
 (38 7)  (584 263)  (584 263)  LC_3 Logic Functioning bit
 (39 7)  (585 263)  (585 263)  LC_3 Logic Functioning bit
 (41 7)  (587 263)  (587 263)  LC_3 Logic Functioning bit
 (43 7)  (589 263)  (589 263)  LC_3 Logic Functioning bit
 (47 7)  (593 263)  (593 263)  Enable bit of Mux _out_links/OutMux8_3 => wire_logic_cluster/lc_3/out sp4_h_r_38
 (17 10)  (563 266)  (563 266)  Enable bit of Mux _local_links/g2_mux_5 => sp4_r_v_b_37 lc_trk_g2_5
 (15 11)  (561 267)  (561 267)  routing T_11_16.sp4_v_t_33 <X> T_11_16.lc_trk_g2_4
 (16 11)  (562 267)  (562 267)  routing T_11_16.sp4_v_t_33 <X> T_11_16.lc_trk_g2_4
 (17 11)  (563 267)  (563 267)  Enable bit of Mux _local_links/g2_mux_4 => sp4_v_t_33 lc_trk_g2_4
 (18 11)  (564 267)  (564 267)  routing T_11_16.sp4_r_v_b_37 <X> T_11_16.lc_trk_g2_5


LogicTile_12_16

 (9 5)  (609 261)  (609 261)  routing T_12_16.sp4_v_t_45 <X> T_12_16.sp4_v_b_4
 (10 5)  (610 261)  (610 261)  routing T_12_16.sp4_v_t_45 <X> T_12_16.sp4_v_b_4


LogicTile_13_16

 (26 0)  (680 256)  (680 256)  routing T_13_16.lc_trk_g3_5 <X> T_13_16.wire_logic_cluster/lc_0/in_0
 (27 0)  (681 256)  (681 256)  routing T_13_16.lc_trk_g3_2 <X> T_13_16.wire_logic_cluster/lc_0/in_1
 (28 0)  (682 256)  (682 256)  routing T_13_16.lc_trk_g3_2 <X> T_13_16.wire_logic_cluster/lc_0/in_1
 (29 0)  (683 256)  (683 256)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_2 wire_logic_cluster/lc_0/in_1
 (31 0)  (685 256)  (685 256)  routing T_13_16.lc_trk_g1_4 <X> T_13_16.wire_logic_cluster/lc_0/in_3
 (32 0)  (686 256)  (686 256)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_4 wire_logic_cluster/lc_0/in_3
 (34 0)  (688 256)  (688 256)  routing T_13_16.lc_trk_g1_4 <X> T_13_16.wire_logic_cluster/lc_0/in_3
 (36 0)  (690 256)  (690 256)  LC_0 Logic Functioning bit
 (38 0)  (692 256)  (692 256)  LC_0 Logic Functioning bit
 (41 0)  (695 256)  (695 256)  LC_0 Logic Functioning bit
 (43 0)  (697 256)  (697 256)  LC_0 Logic Functioning bit
 (51 0)  (705 256)  (705 256)  Enable bit of Mux _out_links/OutMux3_0 => wire_logic_cluster/lc_0/out sp12_v_b_0
 (27 1)  (681 257)  (681 257)  routing T_13_16.lc_trk_g3_5 <X> T_13_16.wire_logic_cluster/lc_0/in_0
 (28 1)  (682 257)  (682 257)  routing T_13_16.lc_trk_g3_5 <X> T_13_16.wire_logic_cluster/lc_0/in_0
 (29 1)  (683 257)  (683 257)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_5 wire_logic_cluster/lc_0/in_0
 (30 1)  (684 257)  (684 257)  routing T_13_16.lc_trk_g3_2 <X> T_13_16.wire_logic_cluster/lc_0/in_1
 (37 1)  (691 257)  (691 257)  LC_0 Logic Functioning bit
 (39 1)  (693 257)  (693 257)  LC_0 Logic Functioning bit
 (41 1)  (695 257)  (695 257)  LC_0 Logic Functioning bit
 (43 1)  (697 257)  (697 257)  LC_0 Logic Functioning bit
 (3 3)  (657 259)  (657 259)  routing T_13_16.sp12_v_b_0 <X> T_13_16.sp12_h_l_23
 (22 4)  (676 260)  (676 260)  Enable bit of Mux _local_links/g1_mux_3 => sp12_h_l_16 lc_trk_g1_3
 (23 4)  (677 260)  (677 260)  routing T_13_16.sp12_h_l_16 <X> T_13_16.lc_trk_g1_3
 (21 5)  (675 261)  (675 261)  routing T_13_16.sp12_h_l_16 <X> T_13_16.lc_trk_g1_3
 (14 6)  (668 262)  (668 262)  routing T_13_16.bnr_op_4 <X> T_13_16.lc_trk_g1_4
 (14 7)  (668 263)  (668 263)  routing T_13_16.bnr_op_4 <X> T_13_16.lc_trk_g1_4
 (17 7)  (671 263)  (671 263)  Enable bit of Mux _local_links/g1_mux_4 => bnr_op_4 lc_trk_g1_4
 (11 8)  (665 264)  (665 264)  routing T_13_16.sp4_v_t_40 <X> T_13_16.sp4_v_b_8
 (12 9)  (666 265)  (666 265)  routing T_13_16.sp4_v_t_40 <X> T_13_16.sp4_v_b_8
 (26 10)  (680 266)  (680 266)  routing T_13_16.lc_trk_g1_4 <X> T_13_16.wire_logic_cluster/lc_5/in_0
 (28 10)  (682 266)  (682 266)  routing T_13_16.lc_trk_g2_6 <X> T_13_16.wire_logic_cluster/lc_5/in_1
 (29 10)  (683 266)  (683 266)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_6 wire_logic_cluster/lc_5/in_1
 (30 10)  (684 266)  (684 266)  routing T_13_16.lc_trk_g2_6 <X> T_13_16.wire_logic_cluster/lc_5/in_1
 (32 10)  (686 266)  (686 266)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_3 wire_logic_cluster/lc_5/in_3
 (34 10)  (688 266)  (688 266)  routing T_13_16.lc_trk_g1_3 <X> T_13_16.wire_logic_cluster/lc_5/in_3
 (36 10)  (690 266)  (690 266)  LC_5 Logic Functioning bit
 (37 10)  (691 266)  (691 266)  LC_5 Logic Functioning bit
 (38 10)  (692 266)  (692 266)  LC_5 Logic Functioning bit
 (39 10)  (693 266)  (693 266)  LC_5 Logic Functioning bit
 (41 10)  (695 266)  (695 266)  LC_5 Logic Functioning bit
 (43 10)  (697 266)  (697 266)  LC_5 Logic Functioning bit
 (52 10)  (706 266)  (706 266)  Enable bit of Mux _out_links/OutMux3_5 => wire_logic_cluster/lc_5/out sp12_v_t_9
 (8 11)  (662 267)  (662 267)  routing T_13_16.sp4_h_r_1 <X> T_13_16.sp4_v_t_42
 (9 11)  (663 267)  (663 267)  routing T_13_16.sp4_h_r_1 <X> T_13_16.sp4_v_t_42
 (10 11)  (664 267)  (664 267)  routing T_13_16.sp4_h_r_1 <X> T_13_16.sp4_v_t_42
 (22 11)  (676 267)  (676 267)  Enable bit of Mux _local_links/g2_mux_6 => sp4_v_b_46 lc_trk_g2_6
 (23 11)  (677 267)  (677 267)  routing T_13_16.sp4_v_b_46 <X> T_13_16.lc_trk_g2_6
 (24 11)  (678 267)  (678 267)  routing T_13_16.sp4_v_b_46 <X> T_13_16.lc_trk_g2_6
 (27 11)  (681 267)  (681 267)  routing T_13_16.lc_trk_g1_4 <X> T_13_16.wire_logic_cluster/lc_5/in_0
 (29 11)  (683 267)  (683 267)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g1_4 wire_logic_cluster/lc_5/in_0
 (30 11)  (684 267)  (684 267)  routing T_13_16.lc_trk_g2_6 <X> T_13_16.wire_logic_cluster/lc_5/in_1
 (31 11)  (685 267)  (685 267)  routing T_13_16.lc_trk_g1_3 <X> T_13_16.wire_logic_cluster/lc_5/in_3
 (36 11)  (690 267)  (690 267)  LC_5 Logic Functioning bit
 (38 11)  (692 267)  (692 267)  LC_5 Logic Functioning bit
 (8 12)  (662 268)  (662 268)  routing T_13_16.sp4_h_l_39 <X> T_13_16.sp4_h_r_10
 (10 12)  (664 268)  (664 268)  routing T_13_16.sp4_h_l_39 <X> T_13_16.sp4_h_r_10
 (22 13)  (676 269)  (676 269)  Enable bit of Mux _local_links/g3_mux_2 => sp4_v_b_42 lc_trk_g3_2
 (23 13)  (677 269)  (677 269)  routing T_13_16.sp4_v_b_42 <X> T_13_16.lc_trk_g3_2
 (24 13)  (678 269)  (678 269)  routing T_13_16.sp4_v_b_42 <X> T_13_16.lc_trk_g3_2
 (17 14)  (671 270)  (671 270)  Enable bit of Mux _local_links/g3_mux_5 => sp4_r_v_b_21 lc_trk_g3_5


LogicTile_14_16

 (0 0)  (708 256)  (708 256)  Negative Clock bit

 (5 0)  (713 256)  (713 256)  routing T_14_16.sp4_v_b_0 <X> T_14_16.sp4_h_r_0
 (3 1)  (711 257)  (711 257)  routing T_14_16.sp12_h_l_23 <X> T_14_16.sp12_v_b_0
 (6 1)  (714 257)  (714 257)  routing T_14_16.sp4_v_b_0 <X> T_14_16.sp4_h_r_0
 (15 1)  (723 257)  (723 257)  routing T_14_16.bot_op_0 <X> T_14_16.lc_trk_g0_0
 (17 1)  (725 257)  (725 257)  Enable bit of Mux _local_links/g0_mux_0 => bot_op_0 lc_trk_g0_0
 (0 2)  (708 258)  (708 258)  routing T_14_16.glb_netwk_2 <X> T_14_16.wire_logic_cluster/lc_7/clk
 (2 2)  (710 258)  (710 258)  Enable bit of Mux _global_links/clk_mux => glb_netwk_2 wire_logic_cluster/lc_7/clk
 (26 6)  (734 262)  (734 262)  routing T_14_16.lc_trk_g3_6 <X> T_14_16.wire_logic_cluster/lc_3/in_0
 (29 6)  (737 262)  (737 262)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_0 wire_logic_cluster/lc_3/in_1
 (31 6)  (739 262)  (739 262)  routing T_14_16.lc_trk_g2_6 <X> T_14_16.wire_logic_cluster/lc_3/in_3
 (32 6)  (740 262)  (740 262)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_6 wire_logic_cluster/lc_3/in_3
 (33 6)  (741 262)  (741 262)  routing T_14_16.lc_trk_g2_6 <X> T_14_16.wire_logic_cluster/lc_3/in_3
 (35 6)  (743 262)  (743 262)  routing T_14_16.lc_trk_g3_4 <X> T_14_16.input_2_3
 (37 6)  (745 262)  (745 262)  LC_3 Logic Functioning bit
 (39 6)  (747 262)  (747 262)  LC_3 Logic Functioning bit
 (40 6)  (748 262)  (748 262)  LC_3 Logic Functioning bit
 (42 6)  (750 262)  (750 262)  LC_3 Logic Functioning bit
 (45 6)  (753 262)  (753 262)  LC_3 Logic Functioning bit
 (46 6)  (754 262)  (754 262)  Enable bit of Mux _out_links/OutMux7_3 => wire_logic_cluster/lc_3/out sp4_h_l_11
 (52 6)  (760 262)  (760 262)  Enable bit of Mux _out_links/OutMux4_3 => wire_logic_cluster/lc_3/out sp12_v_t_21
 (13 7)  (721 263)  (721 263)  routing T_14_16.sp4_v_b_0 <X> T_14_16.sp4_h_l_40
 (26 7)  (734 263)  (734 263)  routing T_14_16.lc_trk_g3_6 <X> T_14_16.wire_logic_cluster/lc_3/in_0
 (27 7)  (735 263)  (735 263)  routing T_14_16.lc_trk_g3_6 <X> T_14_16.wire_logic_cluster/lc_3/in_0
 (28 7)  (736 263)  (736 263)  routing T_14_16.lc_trk_g3_6 <X> T_14_16.wire_logic_cluster/lc_3/in_0
 (29 7)  (737 263)  (737 263)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_6 wire_logic_cluster/lc_3/in_0
 (31 7)  (739 263)  (739 263)  routing T_14_16.lc_trk_g2_6 <X> T_14_16.wire_logic_cluster/lc_3/in_3
 (32 7)  (740 263)  (740 263)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g3_4 input_2_3
 (33 7)  (741 263)  (741 263)  routing T_14_16.lc_trk_g3_4 <X> T_14_16.input_2_3
 (34 7)  (742 263)  (742 263)  routing T_14_16.lc_trk_g3_4 <X> T_14_16.input_2_3
 (36 7)  (744 263)  (744 263)  LC_3 Logic Functioning bit
 (37 7)  (745 263)  (745 263)  LC_3 Logic Functioning bit
 (38 7)  (746 263)  (746 263)  LC_3 Logic Functioning bit
 (39 7)  (747 263)  (747 263)  LC_3 Logic Functioning bit
 (40 7)  (748 263)  (748 263)  LC_3 Logic Functioning bit
 (41 7)  (749 263)  (749 263)  LC_3 Logic Functioning bit
 (43 7)  (751 263)  (751 263)  LC_3 Logic Functioning bit
 (22 11)  (730 267)  (730 267)  Enable bit of Mux _local_links/g2_mux_6 => tnr_op_6 lc_trk_g2_6
 (24 11)  (732 267)  (732 267)  routing T_14_16.tnr_op_6 <X> T_14_16.lc_trk_g2_6
 (19 13)  (727 269)  (727 269)  Enable bit of Mux _span_links/cross_mux_horz_0 => sp12_h_r_0 sp4_h_l_1
 (17 15)  (725 271)  (725 271)  Enable bit of Mux _local_links/g3_mux_4 => sp4_r_v_b_20 lc_trk_g3_4
 (22 15)  (730 271)  (730 271)  Enable bit of Mux _local_links/g3_mux_6 => sp4_h_r_30 lc_trk_g3_6
 (23 15)  (731 271)  (731 271)  routing T_14_16.sp4_h_r_30 <X> T_14_16.lc_trk_g3_6
 (24 15)  (732 271)  (732 271)  routing T_14_16.sp4_h_r_30 <X> T_14_16.lc_trk_g3_6
 (25 15)  (733 271)  (733 271)  routing T_14_16.sp4_h_r_30 <X> T_14_16.lc_trk_g3_6


LogicTile_15_16

 (14 0)  (776 256)  (776 256)  routing T_15_16.bnr_op_0 <X> T_15_16.lc_trk_g0_0
 (15 0)  (777 256)  (777 256)  routing T_15_16.bot_op_1 <X> T_15_16.lc_trk_g0_1
 (17 0)  (779 256)  (779 256)  Enable bit of Mux _local_links/g0_mux_1 => bot_op_1 lc_trk_g0_1
 (29 0)  (791 256)  (791 256)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_1 wire_logic_cluster/lc_0/in_1
 (32 0)  (794 256)  (794 256)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_2 wire_logic_cluster/lc_0/in_3
 (34 0)  (796 256)  (796 256)  routing T_15_16.lc_trk_g1_2 <X> T_15_16.wire_logic_cluster/lc_0/in_3
 (37 0)  (799 256)  (799 256)  LC_0 Logic Functioning bit
 (41 0)  (803 256)  (803 256)  LC_0 Logic Functioning bit
 (42 0)  (804 256)  (804 256)  LC_0 Logic Functioning bit
 (43 0)  (805 256)  (805 256)  LC_0 Logic Functioning bit
 (45 0)  (807 256)  (807 256)  LC_0 Logic Functioning bit
 (14 1)  (776 257)  (776 257)  routing T_15_16.bnr_op_0 <X> T_15_16.lc_trk_g0_0
 (17 1)  (779 257)  (779 257)  Enable bit of Mux _local_links/g0_mux_0 => bnr_op_0 lc_trk_g0_0
 (29 1)  (791 257)  (791 257)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_0 wire_logic_cluster/lc_0/in_0
 (31 1)  (793 257)  (793 257)  routing T_15_16.lc_trk_g1_2 <X> T_15_16.wire_logic_cluster/lc_0/in_3
 (32 1)  (794 257)  (794 257)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g2_0 input_2_0
 (33 1)  (795 257)  (795 257)  routing T_15_16.lc_trk_g2_0 <X> T_15_16.input_2_0
 (40 1)  (802 257)  (802 257)  LC_0 Logic Functioning bit
 (41 1)  (803 257)  (803 257)  LC_0 Logic Functioning bit
 (42 1)  (804 257)  (804 257)  LC_0 Logic Functioning bit
 (43 1)  (805 257)  (805 257)  LC_0 Logic Functioning bit
 (46 1)  (808 257)  (808 257)  Enable bit of Mux _out_links/OutMux6_0 => wire_logic_cluster/lc_0/out sp4_h_r_0
 (0 2)  (762 258)  (762 258)  routing T_15_16.glb_netwk_2 <X> T_15_16.wire_logic_cluster/lc_7/clk
 (2 2)  (764 258)  (764 258)  Enable bit of Mux _global_links/clk_mux => glb_netwk_2 wire_logic_cluster/lc_7/clk
 (14 2)  (776 258)  (776 258)  routing T_15_16.wire_logic_cluster/lc_4/out <X> T_15_16.lc_trk_g0_4
 (22 2)  (784 258)  (784 258)  Enable bit of Mux _local_links/g0_mux_7 => sp4_v_b_23 lc_trk_g0_7
 (23 2)  (785 258)  (785 258)  routing T_15_16.sp4_v_b_23 <X> T_15_16.lc_trk_g0_7
 (24 2)  (786 258)  (786 258)  routing T_15_16.sp4_v_b_23 <X> T_15_16.lc_trk_g0_7
 (25 2)  (787 258)  (787 258)  routing T_15_16.bnr_op_6 <X> T_15_16.lc_trk_g0_6
 (27 2)  (789 258)  (789 258)  routing T_15_16.lc_trk_g3_7 <X> T_15_16.wire_logic_cluster/lc_1/in_1
 (28 2)  (790 258)  (790 258)  routing T_15_16.lc_trk_g3_7 <X> T_15_16.wire_logic_cluster/lc_1/in_1
 (29 2)  (791 258)  (791 258)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_7 wire_logic_cluster/lc_1/in_1
 (30 2)  (792 258)  (792 258)  routing T_15_16.lc_trk_g3_7 <X> T_15_16.wire_logic_cluster/lc_1/in_1
 (32 2)  (794 258)  (794 258)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_3
 (33 2)  (795 258)  (795 258)  routing T_15_16.lc_trk_g3_1 <X> T_15_16.wire_logic_cluster/lc_1/in_3
 (34 2)  (796 258)  (796 258)  routing T_15_16.lc_trk_g3_1 <X> T_15_16.wire_logic_cluster/lc_1/in_3
 (35 2)  (797 258)  (797 258)  routing T_15_16.lc_trk_g1_6 <X> T_15_16.input_2_1
 (36 2)  (798 258)  (798 258)  LC_1 Logic Functioning bit
 (37 2)  (799 258)  (799 258)  LC_1 Logic Functioning bit
 (39 2)  (801 258)  (801 258)  LC_1 Logic Functioning bit
 (43 2)  (805 258)  (805 258)  LC_1 Logic Functioning bit
 (45 2)  (807 258)  (807 258)  LC_1 Logic Functioning bit
 (17 3)  (779 259)  (779 259)  Enable bit of Mux _local_links/g0_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g0_4
 (22 3)  (784 259)  (784 259)  Enable bit of Mux _local_links/g0_mux_6 => bnr_op_6 lc_trk_g0_6
 (25 3)  (787 259)  (787 259)  routing T_15_16.bnr_op_6 <X> T_15_16.lc_trk_g0_6
 (28 3)  (790 259)  (790 259)  routing T_15_16.lc_trk_g2_1 <X> T_15_16.wire_logic_cluster/lc_1/in_0
 (29 3)  (791 259)  (791 259)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_1 wire_logic_cluster/lc_1/in_0
 (30 3)  (792 259)  (792 259)  routing T_15_16.lc_trk_g3_7 <X> T_15_16.wire_logic_cluster/lc_1/in_1
 (32 3)  (794 259)  (794 259)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g1_6 input_2_1
 (34 3)  (796 259)  (796 259)  routing T_15_16.lc_trk_g1_6 <X> T_15_16.input_2_1
 (35 3)  (797 259)  (797 259)  routing T_15_16.lc_trk_g1_6 <X> T_15_16.input_2_1
 (36 3)  (798 259)  (798 259)  LC_1 Logic Functioning bit
 (38 3)  (800 259)  (800 259)  LC_1 Logic Functioning bit
 (21 4)  (783 260)  (783 260)  routing T_15_16.wire_logic_cluster/lc_3/out <X> T_15_16.lc_trk_g1_3
 (22 4)  (784 260)  (784 260)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (22 5)  (784 261)  (784 261)  Enable bit of Mux _local_links/g1_mux_2 => bot_op_2 lc_trk_g1_2
 (24 5)  (786 261)  (786 261)  routing T_15_16.bot_op_2 <X> T_15_16.lc_trk_g1_2
 (17 6)  (779 262)  (779 262)  Enable bit of Mux _local_links/g1_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g1_5
 (18 6)  (780 262)  (780 262)  routing T_15_16.wire_logic_cluster/lc_5/out <X> T_15_16.lc_trk_g1_5
 (21 6)  (783 262)  (783 262)  routing T_15_16.wire_logic_cluster/lc_7/out <X> T_15_16.lc_trk_g1_7
 (22 6)  (784 262)  (784 262)  Enable bit of Mux _local_links/g1_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g1_7
 (25 6)  (787 262)  (787 262)  routing T_15_16.sp4_v_t_3 <X> T_15_16.lc_trk_g1_6
 (27 6)  (789 262)  (789 262)  routing T_15_16.lc_trk_g1_3 <X> T_15_16.wire_logic_cluster/lc_3/in_1
 (29 6)  (791 262)  (791 262)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_1
 (31 6)  (793 262)  (793 262)  routing T_15_16.lc_trk_g1_5 <X> T_15_16.wire_logic_cluster/lc_3/in_3
 (32 6)  (794 262)  (794 262)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_5 wire_logic_cluster/lc_3/in_3
 (34 6)  (796 262)  (796 262)  routing T_15_16.lc_trk_g1_5 <X> T_15_16.wire_logic_cluster/lc_3/in_3
 (38 6)  (800 262)  (800 262)  LC_3 Logic Functioning bit
 (39 6)  (801 262)  (801 262)  LC_3 Logic Functioning bit
 (41 6)  (803 262)  (803 262)  LC_3 Logic Functioning bit
 (45 6)  (807 262)  (807 262)  LC_3 Logic Functioning bit
 (22 7)  (784 263)  (784 263)  Enable bit of Mux _local_links/g1_mux_6 => sp4_v_t_3 lc_trk_g1_6
 (23 7)  (785 263)  (785 263)  routing T_15_16.sp4_v_t_3 <X> T_15_16.lc_trk_g1_6
 (25 7)  (787 263)  (787 263)  routing T_15_16.sp4_v_t_3 <X> T_15_16.lc_trk_g1_6
 (26 7)  (788 263)  (788 263)  routing T_15_16.lc_trk_g2_3 <X> T_15_16.wire_logic_cluster/lc_3/in_0
 (28 7)  (790 263)  (790 263)  routing T_15_16.lc_trk_g2_3 <X> T_15_16.wire_logic_cluster/lc_3/in_0
 (29 7)  (791 263)  (791 263)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_3 wire_logic_cluster/lc_3/in_0
 (30 7)  (792 263)  (792 263)  routing T_15_16.lc_trk_g1_3 <X> T_15_16.wire_logic_cluster/lc_3/in_1
 (32 7)  (794 263)  (794 263)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g2_1 input_2_3
 (33 7)  (795 263)  (795 263)  routing T_15_16.lc_trk_g2_1 <X> T_15_16.input_2_3
 (41 7)  (803 263)  (803 263)  LC_3 Logic Functioning bit
 (14 8)  (776 264)  (776 264)  routing T_15_16.wire_logic_cluster/lc_0/out <X> T_15_16.lc_trk_g2_0
 (15 8)  (777 264)  (777 264)  routing T_15_16.rgt_op_1 <X> T_15_16.lc_trk_g2_1
 (17 8)  (779 264)  (779 264)  Enable bit of Mux _local_links/g2_mux_1 => rgt_op_1 lc_trk_g2_1
 (18 8)  (780 264)  (780 264)  routing T_15_16.rgt_op_1 <X> T_15_16.lc_trk_g2_1
 (21 8)  (783 264)  (783 264)  routing T_15_16.rgt_op_3 <X> T_15_16.lc_trk_g2_3
 (22 8)  (784 264)  (784 264)  Enable bit of Mux _local_links/g2_mux_3 => rgt_op_3 lc_trk_g2_3
 (24 8)  (786 264)  (786 264)  routing T_15_16.rgt_op_3 <X> T_15_16.lc_trk_g2_3
 (26 8)  (788 264)  (788 264)  routing T_15_16.lc_trk_g3_7 <X> T_15_16.wire_logic_cluster/lc_4/in_0
 (27 8)  (789 264)  (789 264)  routing T_15_16.lc_trk_g1_6 <X> T_15_16.wire_logic_cluster/lc_4/in_1
 (29 8)  (791 264)  (791 264)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_6 wire_logic_cluster/lc_4/in_1
 (30 8)  (792 264)  (792 264)  routing T_15_16.lc_trk_g1_6 <X> T_15_16.wire_logic_cluster/lc_4/in_1
 (32 8)  (794 264)  (794 264)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_1 wire_logic_cluster/lc_4/in_3
 (33 8)  (795 264)  (795 264)  routing T_15_16.lc_trk_g2_1 <X> T_15_16.wire_logic_cluster/lc_4/in_3
 (35 8)  (797 264)  (797 264)  routing T_15_16.lc_trk_g0_4 <X> T_15_16.input_2_4
 (36 8)  (798 264)  (798 264)  LC_4 Logic Functioning bit
 (37 8)  (799 264)  (799 264)  LC_4 Logic Functioning bit
 (38 8)  (800 264)  (800 264)  LC_4 Logic Functioning bit
 (39 8)  (801 264)  (801 264)  LC_4 Logic Functioning bit
 (42 8)  (804 264)  (804 264)  LC_4 Logic Functioning bit
 (43 8)  (805 264)  (805 264)  LC_4 Logic Functioning bit
 (45 8)  (807 264)  (807 264)  LC_4 Logic Functioning bit
 (17 9)  (779 265)  (779 265)  Enable bit of Mux _local_links/g2_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g2_0
 (26 9)  (788 265)  (788 265)  routing T_15_16.lc_trk_g3_7 <X> T_15_16.wire_logic_cluster/lc_4/in_0
 (27 9)  (789 265)  (789 265)  routing T_15_16.lc_trk_g3_7 <X> T_15_16.wire_logic_cluster/lc_4/in_0
 (28 9)  (790 265)  (790 265)  routing T_15_16.lc_trk_g3_7 <X> T_15_16.wire_logic_cluster/lc_4/in_0
 (29 9)  (791 265)  (791 265)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_7 wire_logic_cluster/lc_4/in_0
 (30 9)  (792 265)  (792 265)  routing T_15_16.lc_trk_g1_6 <X> T_15_16.wire_logic_cluster/lc_4/in_1
 (32 9)  (794 265)  (794 265)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g0_4 input_2_4
 (42 9)  (804 265)  (804 265)  LC_4 Logic Functioning bit
 (43 9)  (805 265)  (805 265)  LC_4 Logic Functioning bit
 (25 10)  (787 266)  (787 266)  routing T_15_16.wire_logic_cluster/lc_6/out <X> T_15_16.lc_trk_g2_6
 (27 10)  (789 266)  (789 266)  routing T_15_16.lc_trk_g3_3 <X> T_15_16.wire_logic_cluster/lc_5/in_1
 (28 10)  (790 266)  (790 266)  routing T_15_16.lc_trk_g3_3 <X> T_15_16.wire_logic_cluster/lc_5/in_1
 (29 10)  (791 266)  (791 266)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_3 wire_logic_cluster/lc_5/in_1
 (31 10)  (793 266)  (793 266)  routing T_15_16.lc_trk_g1_5 <X> T_15_16.wire_logic_cluster/lc_5/in_3
 (32 10)  (794 266)  (794 266)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_3
 (34 10)  (796 266)  (796 266)  routing T_15_16.lc_trk_g1_5 <X> T_15_16.wire_logic_cluster/lc_5/in_3
 (40 10)  (802 266)  (802 266)  LC_5 Logic Functioning bit
 (42 10)  (804 266)  (804 266)  LC_5 Logic Functioning bit
 (45 10)  (807 266)  (807 266)  LC_5 Logic Functioning bit
 (22 11)  (784 267)  (784 267)  Enable bit of Mux _local_links/g2_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g2_6
 (28 11)  (790 267)  (790 267)  routing T_15_16.lc_trk_g2_1 <X> T_15_16.wire_logic_cluster/lc_5/in_0
 (29 11)  (791 267)  (791 267)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_1 wire_logic_cluster/lc_5/in_0
 (30 11)  (792 267)  (792 267)  routing T_15_16.lc_trk_g3_3 <X> T_15_16.wire_logic_cluster/lc_5/in_1
 (36 11)  (798 267)  (798 267)  LC_5 Logic Functioning bit
 (38 11)  (800 267)  (800 267)  LC_5 Logic Functioning bit
 (3 12)  (765 268)  (765 268)  routing T_15_16.sp12_v_t_22 <X> T_15_16.sp12_h_r_1
 (17 12)  (779 268)  (779 268)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (780 268)  (780 268)  routing T_15_16.wire_logic_cluster/lc_1/out <X> T_15_16.lc_trk_g3_1
 (21 12)  (783 268)  (783 268)  routing T_15_16.rgt_op_3 <X> T_15_16.lc_trk_g3_3
 (22 12)  (784 268)  (784 268)  Enable bit of Mux _local_links/g3_mux_3 => rgt_op_3 lc_trk_g3_3
 (24 12)  (786 268)  (786 268)  routing T_15_16.rgt_op_3 <X> T_15_16.lc_trk_g3_3
 (26 12)  (788 268)  (788 268)  routing T_15_16.lc_trk_g0_4 <X> T_15_16.wire_logic_cluster/lc_6/in_0
 (29 12)  (791 268)  (791 268)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_1 wire_logic_cluster/lc_6/in_1
 (31 12)  (793 268)  (793 268)  routing T_15_16.lc_trk_g0_7 <X> T_15_16.wire_logic_cluster/lc_6/in_3
 (32 12)  (794 268)  (794 268)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g0_7 wire_logic_cluster/lc_6/in_3
 (35 12)  (797 268)  (797 268)  routing T_15_16.lc_trk_g2_6 <X> T_15_16.input_2_6
 (36 12)  (798 268)  (798 268)  LC_6 Logic Functioning bit
 (37 12)  (799 268)  (799 268)  LC_6 Logic Functioning bit
 (38 12)  (800 268)  (800 268)  LC_6 Logic Functioning bit
 (42 12)  (804 268)  (804 268)  LC_6 Logic Functioning bit
 (45 12)  (807 268)  (807 268)  LC_6 Logic Functioning bit
 (29 13)  (791 269)  (791 269)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g0_4 wire_logic_cluster/lc_6/in_0
 (31 13)  (793 269)  (793 269)  routing T_15_16.lc_trk_g0_7 <X> T_15_16.wire_logic_cluster/lc_6/in_3
 (32 13)  (794 269)  (794 269)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g2_6 input_2_6
 (33 13)  (795 269)  (795 269)  routing T_15_16.lc_trk_g2_6 <X> T_15_16.input_2_6
 (35 13)  (797 269)  (797 269)  routing T_15_16.lc_trk_g2_6 <X> T_15_16.input_2_6
 (37 13)  (799 269)  (799 269)  LC_6 Logic Functioning bit
 (42 13)  (804 269)  (804 269)  LC_6 Logic Functioning bit
 (0 14)  (762 270)  (762 270)  routing T_15_16.glb_netwk_6 <X> T_15_16.wire_logic_cluster/lc_7/s_r
 (1 14)  (763 270)  (763 270)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_6 wire_logic_cluster/lc_7/s_r
 (22 14)  (784 270)  (784 270)  Enable bit of Mux _local_links/g3_mux_7 => sp4_r_v_b_23 lc_trk_g3_7
 (27 14)  (789 270)  (789 270)  routing T_15_16.lc_trk_g1_7 <X> T_15_16.wire_logic_cluster/lc_7/in_1
 (29 14)  (791 270)  (791 270)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_7 wire_logic_cluster/lc_7/in_1
 (30 14)  (792 270)  (792 270)  routing T_15_16.lc_trk_g1_7 <X> T_15_16.wire_logic_cluster/lc_7/in_1
 (31 14)  (793 270)  (793 270)  routing T_15_16.lc_trk_g0_6 <X> T_15_16.wire_logic_cluster/lc_7/in_3
 (32 14)  (794 270)  (794 270)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g0_6 wire_logic_cluster/lc_7/in_3
 (36 14)  (798 270)  (798 270)  LC_7 Logic Functioning bit
 (38 14)  (800 270)  (800 270)  LC_7 Logic Functioning bit
 (41 14)  (803 270)  (803 270)  LC_7 Logic Functioning bit
 (43 14)  (805 270)  (805 270)  LC_7 Logic Functioning bit
 (45 14)  (807 270)  (807 270)  LC_7 Logic Functioning bit
 (0 15)  (762 271)  (762 271)  routing T_15_16.glb_netwk_6 <X> T_15_16.wire_logic_cluster/lc_7/s_r
 (28 15)  (790 271)  (790 271)  routing T_15_16.lc_trk_g2_1 <X> T_15_16.wire_logic_cluster/lc_7/in_0
 (29 15)  (791 271)  (791 271)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_1 wire_logic_cluster/lc_7/in_0
 (30 15)  (792 271)  (792 271)  routing T_15_16.lc_trk_g1_7 <X> T_15_16.wire_logic_cluster/lc_7/in_1
 (31 15)  (793 271)  (793 271)  routing T_15_16.lc_trk_g0_6 <X> T_15_16.wire_logic_cluster/lc_7/in_3
 (37 15)  (799 271)  (799 271)  LC_7 Logic Functioning bit
 (39 15)  (801 271)  (801 271)  LC_7 Logic Functioning bit
 (40 15)  (802 271)  (802 271)  LC_7 Logic Functioning bit
 (41 15)  (803 271)  (803 271)  LC_7 Logic Functioning bit
 (42 15)  (804 271)  (804 271)  LC_7 Logic Functioning bit
 (43 15)  (805 271)  (805 271)  LC_7 Logic Functioning bit
 (46 15)  (808 271)  (808 271)  Enable bit of Mux _out_links/OutMux6_7 => wire_logic_cluster/lc_7/out sp4_h_r_14


LogicTile_16_16

 (4 0)  (820 256)  (820 256)  routing T_16_16.sp4_h_l_43 <X> T_16_16.sp4_v_b_0
 (6 0)  (822 256)  (822 256)  routing T_16_16.sp4_h_l_43 <X> T_16_16.sp4_v_b_0
 (31 0)  (847 256)  (847 256)  routing T_16_16.lc_trk_g3_6 <X> T_16_16.wire_logic_cluster/lc_0/in_3
 (32 0)  (848 256)  (848 256)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_6 wire_logic_cluster/lc_0/in_3
 (33 0)  (849 256)  (849 256)  routing T_16_16.lc_trk_g3_6 <X> T_16_16.wire_logic_cluster/lc_0/in_3
 (34 0)  (850 256)  (850 256)  routing T_16_16.lc_trk_g3_6 <X> T_16_16.wire_logic_cluster/lc_0/in_3
 (36 0)  (852 256)  (852 256)  LC_0 Logic Functioning bit
 (37 0)  (853 256)  (853 256)  LC_0 Logic Functioning bit
 (38 0)  (854 256)  (854 256)  LC_0 Logic Functioning bit
 (39 0)  (855 256)  (855 256)  LC_0 Logic Functioning bit
 (40 0)  (856 256)  (856 256)  LC_0 Logic Functioning bit
 (42 0)  (858 256)  (858 256)  LC_0 Logic Functioning bit
 (5 1)  (821 257)  (821 257)  routing T_16_16.sp4_h_l_43 <X> T_16_16.sp4_v_b_0
 (26 1)  (842 257)  (842 257)  routing T_16_16.lc_trk_g3_3 <X> T_16_16.wire_logic_cluster/lc_0/in_0
 (27 1)  (843 257)  (843 257)  routing T_16_16.lc_trk_g3_3 <X> T_16_16.wire_logic_cluster/lc_0/in_0
 (28 1)  (844 257)  (844 257)  routing T_16_16.lc_trk_g3_3 <X> T_16_16.wire_logic_cluster/lc_0/in_0
 (29 1)  (845 257)  (845 257)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_3 wire_logic_cluster/lc_0/in_0
 (31 1)  (847 257)  (847 257)  routing T_16_16.lc_trk_g3_6 <X> T_16_16.wire_logic_cluster/lc_0/in_3
 (36 1)  (852 257)  (852 257)  LC_0 Logic Functioning bit
 (37 1)  (853 257)  (853 257)  LC_0 Logic Functioning bit
 (38 1)  (854 257)  (854 257)  LC_0 Logic Functioning bit
 (39 1)  (855 257)  (855 257)  LC_0 Logic Functioning bit
 (41 1)  (857 257)  (857 257)  LC_0 Logic Functioning bit
 (43 1)  (859 257)  (859 257)  LC_0 Logic Functioning bit
 (51 1)  (867 257)  (867 257)  Enable bit of Mux _out_links/OutMux2_0 => wire_logic_cluster/lc_0/out sp4_v_t_21
 (31 2)  (847 258)  (847 258)  routing T_16_16.lc_trk_g0_6 <X> T_16_16.wire_logic_cluster/lc_1/in_3
 (32 2)  (848 258)  (848 258)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_6 wire_logic_cluster/lc_1/in_3
 (38 2)  (854 258)  (854 258)  LC_1 Logic Functioning bit
 (39 2)  (855 258)  (855 258)  LC_1 Logic Functioning bit
 (50 2)  (866 258)  (866 258)  Cascade bit: LH_LC01_inmux02_5

 (22 3)  (838 259)  (838 259)  Enable bit of Mux _local_links/g0_mux_6 => bot_op_6 lc_trk_g0_6
 (24 3)  (840 259)  (840 259)  routing T_16_16.bot_op_6 <X> T_16_16.lc_trk_g0_6
 (31 3)  (847 259)  (847 259)  routing T_16_16.lc_trk_g0_6 <X> T_16_16.wire_logic_cluster/lc_1/in_3
 (38 3)  (854 259)  (854 259)  LC_1 Logic Functioning bit
 (39 3)  (855 259)  (855 259)  LC_1 Logic Functioning bit
 (28 6)  (844 262)  (844 262)  routing T_16_16.lc_trk_g2_6 <X> T_16_16.wire_logic_cluster/lc_3/in_1
 (29 6)  (845 262)  (845 262)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_6 wire_logic_cluster/lc_3/in_1
 (30 6)  (846 262)  (846 262)  routing T_16_16.lc_trk_g2_6 <X> T_16_16.wire_logic_cluster/lc_3/in_1
 (31 6)  (847 262)  (847 262)  routing T_16_16.lc_trk_g3_7 <X> T_16_16.wire_logic_cluster/lc_3/in_3
 (32 6)  (848 262)  (848 262)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_7 wire_logic_cluster/lc_3/in_3
 (33 6)  (849 262)  (849 262)  routing T_16_16.lc_trk_g3_7 <X> T_16_16.wire_logic_cluster/lc_3/in_3
 (34 6)  (850 262)  (850 262)  routing T_16_16.lc_trk_g3_7 <X> T_16_16.wire_logic_cluster/lc_3/in_3
 (36 6)  (852 262)  (852 262)  LC_3 Logic Functioning bit
 (37 6)  (853 262)  (853 262)  LC_3 Logic Functioning bit
 (38 6)  (854 262)  (854 262)  LC_3 Logic Functioning bit
 (39 6)  (855 262)  (855 262)  LC_3 Logic Functioning bit
 (40 6)  (856 262)  (856 262)  LC_3 Logic Functioning bit
 (41 6)  (857 262)  (857 262)  LC_3 Logic Functioning bit
 (42 6)  (858 262)  (858 262)  LC_3 Logic Functioning bit
 (43 6)  (859 262)  (859 262)  LC_3 Logic Functioning bit
 (26 7)  (842 263)  (842 263)  routing T_16_16.lc_trk_g2_3 <X> T_16_16.wire_logic_cluster/lc_3/in_0
 (28 7)  (844 263)  (844 263)  routing T_16_16.lc_trk_g2_3 <X> T_16_16.wire_logic_cluster/lc_3/in_0
 (29 7)  (845 263)  (845 263)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_3 wire_logic_cluster/lc_3/in_0
 (30 7)  (846 263)  (846 263)  routing T_16_16.lc_trk_g2_6 <X> T_16_16.wire_logic_cluster/lc_3/in_1
 (31 7)  (847 263)  (847 263)  routing T_16_16.lc_trk_g3_7 <X> T_16_16.wire_logic_cluster/lc_3/in_3
 (37 7)  (853 263)  (853 263)  LC_3 Logic Functioning bit
 (39 7)  (855 263)  (855 263)  LC_3 Logic Functioning bit
 (40 7)  (856 263)  (856 263)  LC_3 Logic Functioning bit
 (41 7)  (857 263)  (857 263)  LC_3 Logic Functioning bit
 (42 7)  (858 263)  (858 263)  LC_3 Logic Functioning bit
 (43 7)  (859 263)  (859 263)  LC_3 Logic Functioning bit
 (22 8)  (838 264)  (838 264)  Enable bit of Mux _local_links/g2_mux_3 => sp4_v_t_30 lc_trk_g2_3
 (23 8)  (839 264)  (839 264)  routing T_16_16.sp4_v_t_30 <X> T_16_16.lc_trk_g2_3
 (24 8)  (840 264)  (840 264)  routing T_16_16.sp4_v_t_30 <X> T_16_16.lc_trk_g2_3
 (38 8)  (854 264)  (854 264)  LC_4 Logic Functioning bit
 (39 8)  (855 264)  (855 264)  LC_4 Logic Functioning bit
 (40 8)  (856 264)  (856 264)  LC_4 Logic Functioning bit
 (41 8)  (857 264)  (857 264)  LC_4 Logic Functioning bit
 (50 8)  (866 264)  (866 264)  Cascade bit: LH_LC04_inmux02_5

 (22 9)  (838 265)  (838 265)  Enable bit of Mux _local_links/g2_mux_2 => tnr_op_2 lc_trk_g2_2
 (24 9)  (840 265)  (840 265)  routing T_16_16.tnr_op_2 <X> T_16_16.lc_trk_g2_2
 (38 9)  (854 265)  (854 265)  LC_4 Logic Functioning bit
 (39 9)  (855 265)  (855 265)  LC_4 Logic Functioning bit
 (40 9)  (856 265)  (856 265)  LC_4 Logic Functioning bit
 (41 9)  (857 265)  (857 265)  LC_4 Logic Functioning bit
 (53 9)  (869 265)  (869 265)  Enable bit of Mux _out_links/OutMuxb_4 => wire_logic_cluster/lc_4/out sp4_r_v_b_41
 (4 11)  (820 267)  (820 267)  routing T_16_16.sp4_v_b_1 <X> T_16_16.sp4_h_l_43
 (22 11)  (838 267)  (838 267)  Enable bit of Mux _local_links/g2_mux_6 => sp4_v_b_46 lc_trk_g2_6
 (23 11)  (839 267)  (839 267)  routing T_16_16.sp4_v_b_46 <X> T_16_16.lc_trk_g2_6
 (24 11)  (840 267)  (840 267)  routing T_16_16.sp4_v_b_46 <X> T_16_16.lc_trk_g2_6
 (22 12)  (838 268)  (838 268)  Enable bit of Mux _local_links/g3_mux_3 => sp12_v_b_11 lc_trk_g3_3
 (23 12)  (839 268)  (839 268)  routing T_16_16.sp12_v_b_11 <X> T_16_16.lc_trk_g3_3
 (21 14)  (837 270)  (837 270)  routing T_16_16.bnl_op_7 <X> T_16_16.lc_trk_g3_7
 (22 14)  (838 270)  (838 270)  Enable bit of Mux _local_links/g3_mux_7 => bnl_op_7 lc_trk_g3_7
 (29 14)  (845 270)  (845 270)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_6 wire_logic_cluster/lc_7/in_1
 (30 14)  (846 270)  (846 270)  routing T_16_16.lc_trk_g0_6 <X> T_16_16.wire_logic_cluster/lc_7/in_1
 (32 14)  (848 270)  (848 270)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_2 wire_logic_cluster/lc_7/in_3
 (33 14)  (849 270)  (849 270)  routing T_16_16.lc_trk_g2_2 <X> T_16_16.wire_logic_cluster/lc_7/in_3
 (36 14)  (852 270)  (852 270)  LC_7 Logic Functioning bit
 (38 14)  (854 270)  (854 270)  LC_7 Logic Functioning bit
 (40 14)  (856 270)  (856 270)  LC_7 Logic Functioning bit
 (41 14)  (857 270)  (857 270)  LC_7 Logic Functioning bit
 (42 14)  (858 270)  (858 270)  LC_7 Logic Functioning bit
 (43 14)  (859 270)  (859 270)  LC_7 Logic Functioning bit
 (21 15)  (837 271)  (837 271)  routing T_16_16.bnl_op_7 <X> T_16_16.lc_trk_g3_7
 (22 15)  (838 271)  (838 271)  Enable bit of Mux _local_links/g3_mux_6 => tnl_op_6 lc_trk_g3_6
 (24 15)  (840 271)  (840 271)  routing T_16_16.tnl_op_6 <X> T_16_16.lc_trk_g3_6
 (25 15)  (841 271)  (841 271)  routing T_16_16.tnl_op_6 <X> T_16_16.lc_trk_g3_6
 (30 15)  (846 271)  (846 271)  routing T_16_16.lc_trk_g0_6 <X> T_16_16.wire_logic_cluster/lc_7/in_1
 (31 15)  (847 271)  (847 271)  routing T_16_16.lc_trk_g2_2 <X> T_16_16.wire_logic_cluster/lc_7/in_3
 (36 15)  (852 271)  (852 271)  LC_7 Logic Functioning bit
 (38 15)  (854 271)  (854 271)  LC_7 Logic Functioning bit
 (40 15)  (856 271)  (856 271)  LC_7 Logic Functioning bit
 (41 15)  (857 271)  (857 271)  LC_7 Logic Functioning bit
 (42 15)  (858 271)  (858 271)  LC_7 Logic Functioning bit
 (43 15)  (859 271)  (859 271)  LC_7 Logic Functioning bit


LogicTile_17_16

 (17 0)  (891 256)  (891 256)  Enable bit of Mux _local_links/g0_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g0_1
 (18 0)  (892 256)  (892 256)  routing T_17_16.wire_logic_cluster/lc_1/out <X> T_17_16.lc_trk_g0_1
 (21 0)  (895 256)  (895 256)  routing T_17_16.wire_logic_cluster/lc_3/out <X> T_17_16.lc_trk_g0_3
 (22 0)  (896 256)  (896 256)  Enable bit of Mux _local_links/g0_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g0_3
 (22 1)  (896 257)  (896 257)  Enable bit of Mux _local_links/g0_mux_2 => top_op_2 lc_trk_g0_2
 (24 1)  (898 257)  (898 257)  routing T_17_16.top_op_2 <X> T_17_16.lc_trk_g0_2
 (25 1)  (899 257)  (899 257)  routing T_17_16.top_op_2 <X> T_17_16.lc_trk_g0_2
 (0 2)  (874 258)  (874 258)  routing T_17_16.glb_netwk_2 <X> T_17_16.wire_logic_cluster/lc_7/clk
 (2 2)  (876 258)  (876 258)  Enable bit of Mux _global_links/clk_mux => glb_netwk_2 wire_logic_cluster/lc_7/clk
 (14 2)  (888 258)  (888 258)  routing T_17_16.lft_op_4 <X> T_17_16.lc_trk_g0_4
 (29 2)  (903 258)  (903 258)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_2 wire_logic_cluster/lc_1/in_1
 (31 2)  (905 258)  (905 258)  routing T_17_16.lc_trk_g0_4 <X> T_17_16.wire_logic_cluster/lc_1/in_3
 (32 2)  (906 258)  (906 258)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_4 wire_logic_cluster/lc_1/in_3
 (36 2)  (910 258)  (910 258)  LC_1 Logic Functioning bit
 (41 2)  (915 258)  (915 258)  LC_1 Logic Functioning bit
 (43 2)  (917 258)  (917 258)  LC_1 Logic Functioning bit
 (45 2)  (919 258)  (919 258)  LC_1 Logic Functioning bit
 (52 2)  (926 258)  (926 258)  Enable bit of Mux _out_links/OutMux4_1 => wire_logic_cluster/lc_1/out sp12_v_b_18
 (15 3)  (889 259)  (889 259)  routing T_17_16.lft_op_4 <X> T_17_16.lc_trk_g0_4
 (17 3)  (891 259)  (891 259)  Enable bit of Mux _local_links/g0_mux_4 => lft_op_4 lc_trk_g0_4
 (29 3)  (903 259)  (903 259)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_1 wire_logic_cluster/lc_1/in_0
 (30 3)  (904 259)  (904 259)  routing T_17_16.lc_trk_g0_2 <X> T_17_16.wire_logic_cluster/lc_1/in_1
 (32 3)  (906 259)  (906 259)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g3_2 input_2_1
 (33 3)  (907 259)  (907 259)  routing T_17_16.lc_trk_g3_2 <X> T_17_16.input_2_1
 (34 3)  (908 259)  (908 259)  routing T_17_16.lc_trk_g3_2 <X> T_17_16.input_2_1
 (35 3)  (909 259)  (909 259)  routing T_17_16.lc_trk_g3_2 <X> T_17_16.input_2_1
 (36 3)  (910 259)  (910 259)  LC_1 Logic Functioning bit
 (40 3)  (914 259)  (914 259)  LC_1 Logic Functioning bit
 (42 3)  (916 259)  (916 259)  LC_1 Logic Functioning bit
 (12 4)  (886 260)  (886 260)  routing T_17_16.sp4_v_t_40 <X> T_17_16.sp4_h_r_5
 (6 6)  (880 262)  (880 262)  routing T_17_16.sp4_h_l_47 <X> T_17_16.sp4_v_t_38
 (29 6)  (903 262)  (903 262)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_2 wire_logic_cluster/lc_3/in_1
 (31 6)  (905 262)  (905 262)  routing T_17_16.lc_trk_g0_4 <X> T_17_16.wire_logic_cluster/lc_3/in_3
 (32 6)  (906 262)  (906 262)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g0_4 wire_logic_cluster/lc_3/in_3
 (35 6)  (909 262)  (909 262)  routing T_17_16.lc_trk_g3_6 <X> T_17_16.input_2_3
 (36 6)  (910 262)  (910 262)  LC_3 Logic Functioning bit
 (41 6)  (915 262)  (915 262)  LC_3 Logic Functioning bit
 (43 6)  (917 262)  (917 262)  LC_3 Logic Functioning bit
 (45 6)  (919 262)  (919 262)  LC_3 Logic Functioning bit
 (52 6)  (926 262)  (926 262)  Enable bit of Mux _out_links/OutMux4_3 => wire_logic_cluster/lc_3/out sp12_v_t_21
 (10 7)  (884 263)  (884 263)  routing T_17_16.sp4_h_l_46 <X> T_17_16.sp4_v_t_41
 (26 7)  (900 263)  (900 263)  routing T_17_16.lc_trk_g0_3 <X> T_17_16.wire_logic_cluster/lc_3/in_0
 (29 7)  (903 263)  (903 263)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_3 wire_logic_cluster/lc_3/in_0
 (30 7)  (904 263)  (904 263)  routing T_17_16.lc_trk_g0_2 <X> T_17_16.wire_logic_cluster/lc_3/in_1
 (32 7)  (906 263)  (906 263)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g3_6 input_2_3
 (33 7)  (907 263)  (907 263)  routing T_17_16.lc_trk_g3_6 <X> T_17_16.input_2_3
 (34 7)  (908 263)  (908 263)  routing T_17_16.lc_trk_g3_6 <X> T_17_16.input_2_3
 (35 7)  (909 263)  (909 263)  routing T_17_16.lc_trk_g3_6 <X> T_17_16.input_2_3
 (36 7)  (910 263)  (910 263)  LC_3 Logic Functioning bit
 (40 7)  (914 263)  (914 263)  LC_3 Logic Functioning bit
 (42 7)  (916 263)  (916 263)  LC_3 Logic Functioning bit
 (17 10)  (891 266)  (891 266)  Enable bit of Mux _local_links/g2_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g2_5
 (18 10)  (892 266)  (892 266)  routing T_17_16.wire_logic_cluster/lc_5/out <X> T_17_16.lc_trk_g2_5
 (26 10)  (900 266)  (900 266)  routing T_17_16.lc_trk_g2_5 <X> T_17_16.wire_logic_cluster/lc_5/in_0
 (29 10)  (903 266)  (903 266)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_2 wire_logic_cluster/lc_5/in_1
 (31 10)  (905 266)  (905 266)  routing T_17_16.lc_trk_g0_4 <X> T_17_16.wire_logic_cluster/lc_5/in_3
 (32 10)  (906 266)  (906 266)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g0_4 wire_logic_cluster/lc_5/in_3
 (36 10)  (910 266)  (910 266)  LC_5 Logic Functioning bit
 (41 10)  (915 266)  (915 266)  LC_5 Logic Functioning bit
 (43 10)  (917 266)  (917 266)  LC_5 Logic Functioning bit
 (45 10)  (919 266)  (919 266)  LC_5 Logic Functioning bit
 (52 10)  (926 266)  (926 266)  Enable bit of Mux _out_links/OutMux3_5 => wire_logic_cluster/lc_5/out sp12_v_t_9
 (28 11)  (902 267)  (902 267)  routing T_17_16.lc_trk_g2_5 <X> T_17_16.wire_logic_cluster/lc_5/in_0
 (29 11)  (903 267)  (903 267)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_5 wire_logic_cluster/lc_5/in_0
 (30 11)  (904 267)  (904 267)  routing T_17_16.lc_trk_g0_2 <X> T_17_16.wire_logic_cluster/lc_5/in_1
 (32 11)  (906 267)  (906 267)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g3_0 input_2_5
 (33 11)  (907 267)  (907 267)  routing T_17_16.lc_trk_g3_0 <X> T_17_16.input_2_5
 (34 11)  (908 267)  (908 267)  routing T_17_16.lc_trk_g3_0 <X> T_17_16.input_2_5
 (36 11)  (910 267)  (910 267)  LC_5 Logic Functioning bit
 (40 11)  (914 267)  (914 267)  LC_5 Logic Functioning bit
 (42 11)  (916 267)  (916 267)  LC_5 Logic Functioning bit
 (15 13)  (889 269)  (889 269)  routing T_17_16.sp4_v_t_29 <X> T_17_16.lc_trk_g3_0
 (16 13)  (890 269)  (890 269)  routing T_17_16.sp4_v_t_29 <X> T_17_16.lc_trk_g3_0
 (17 13)  (891 269)  (891 269)  Enable bit of Mux _local_links/g3_mux_0 => sp4_v_t_29 lc_trk_g3_0
 (22 13)  (896 269)  (896 269)  Enable bit of Mux _local_links/g3_mux_2 => sp4_v_b_42 lc_trk_g3_2
 (23 13)  (897 269)  (897 269)  routing T_17_16.sp4_v_b_42 <X> T_17_16.lc_trk_g3_2
 (24 13)  (898 269)  (898 269)  routing T_17_16.sp4_v_b_42 <X> T_17_16.lc_trk_g3_2
 (0 14)  (874 270)  (874 270)  routing T_17_16.glb_netwk_6 <X> T_17_16.wire_logic_cluster/lc_7/s_r
 (1 14)  (875 270)  (875 270)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_6 wire_logic_cluster/lc_7/s_r
 (11 14)  (885 270)  (885 270)  routing T_17_16.sp4_h_r_5 <X> T_17_16.sp4_v_t_46
 (13 14)  (887 270)  (887 270)  routing T_17_16.sp4_h_r_5 <X> T_17_16.sp4_v_t_46
 (0 15)  (874 271)  (874 271)  routing T_17_16.glb_netwk_6 <X> T_17_16.wire_logic_cluster/lc_7/s_r
 (12 15)  (886 271)  (886 271)  routing T_17_16.sp4_h_r_5 <X> T_17_16.sp4_v_t_46
 (22 15)  (896 271)  (896 271)  Enable bit of Mux _local_links/g3_mux_6 => sp4_r_v_b_46 lc_trk_g3_6
 (25 15)  (899 271)  (899 271)  routing T_17_16.sp4_r_v_b_46 <X> T_17_16.lc_trk_g3_6


LogicTile_18_16

 (14 1)  (942 257)  (942 257)  routing T_18_16.sp4_r_v_b_35 <X> T_18_16.lc_trk_g0_0
 (17 1)  (945 257)  (945 257)  Enable bit of Mux _local_links/g0_mux_0 => sp4_r_v_b_35 lc_trk_g0_0
 (14 3)  (942 259)  (942 259)  routing T_18_16.top_op_4 <X> T_18_16.lc_trk_g0_4
 (15 3)  (943 259)  (943 259)  routing T_18_16.top_op_4 <X> T_18_16.lc_trk_g0_4
 (17 3)  (945 259)  (945 259)  Enable bit of Mux _local_links/g0_mux_4 => top_op_4 lc_trk_g0_4
 (5 7)  (933 263)  (933 263)  routing T_18_16.sp4_h_l_38 <X> T_18_16.sp4_v_t_38
 (22 7)  (950 263)  (950 263)  Enable bit of Mux _local_links/g1_mux_6 => top_op_6 lc_trk_g1_6
 (24 7)  (952 263)  (952 263)  routing T_18_16.top_op_6 <X> T_18_16.lc_trk_g1_6
 (25 7)  (953 263)  (953 263)  routing T_18_16.top_op_6 <X> T_18_16.lc_trk_g1_6
 (11 9)  (939 265)  (939 265)  routing T_18_16.sp4_h_l_37 <X> T_18_16.sp4_h_r_8
 (13 9)  (941 265)  (941 265)  routing T_18_16.sp4_h_l_37 <X> T_18_16.sp4_h_r_8
 (16 9)  (944 265)  (944 265)  routing T_18_16.sp12_v_b_8 <X> T_18_16.lc_trk_g2_0
 (17 9)  (945 265)  (945 265)  Enable bit of Mux _local_links/g2_mux_0 => sp12_v_b_8 lc_trk_g2_0
 (29 10)  (957 266)  (957 266)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_4 wire_logic_cluster/lc_5/in_1
 (30 10)  (958 266)  (958 266)  routing T_18_16.lc_trk_g0_4 <X> T_18_16.wire_logic_cluster/lc_5/in_1
 (32 10)  (960 266)  (960 266)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_0 wire_logic_cluster/lc_5/in_3
 (33 10)  (961 266)  (961 266)  routing T_18_16.lc_trk_g2_0 <X> T_18_16.wire_logic_cluster/lc_5/in_3
 (36 10)  (964 266)  (964 266)  LC_5 Logic Functioning bit
 (37 10)  (965 266)  (965 266)  LC_5 Logic Functioning bit
 (38 10)  (966 266)  (966 266)  LC_5 Logic Functioning bit
 (39 10)  (967 266)  (967 266)  LC_5 Logic Functioning bit
 (41 10)  (969 266)  (969 266)  LC_5 Logic Functioning bit
 (43 10)  (971 266)  (971 266)  LC_5 Logic Functioning bit
 (47 10)  (975 266)  (975 266)  Enable bit of Mux _out_links/OutMux4_5 => wire_logic_cluster/lc_5/out sp12_h_r_2
 (17 11)  (945 267)  (945 267)  Enable bit of Mux _local_links/g2_mux_4 => sp4_r_v_b_12 lc_trk_g2_4
 (27 11)  (955 267)  (955 267)  routing T_18_16.lc_trk_g3_0 <X> T_18_16.wire_logic_cluster/lc_5/in_0
 (28 11)  (956 267)  (956 267)  routing T_18_16.lc_trk_g3_0 <X> T_18_16.wire_logic_cluster/lc_5/in_0
 (29 11)  (957 267)  (957 267)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_0 wire_logic_cluster/lc_5/in_0
 (36 11)  (964 267)  (964 267)  LC_5 Logic Functioning bit
 (38 11)  (966 267)  (966 267)  LC_5 Logic Functioning bit
 (27 12)  (955 268)  (955 268)  routing T_18_16.lc_trk_g1_6 <X> T_18_16.wire_logic_cluster/lc_6/in_1
 (29 12)  (957 268)  (957 268)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (958 268)  (958 268)  routing T_18_16.lc_trk_g1_6 <X> T_18_16.wire_logic_cluster/lc_6/in_1
 (32 12)  (960 268)  (960 268)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_0 wire_logic_cluster/lc_6/in_3
 (33 12)  (961 268)  (961 268)  routing T_18_16.lc_trk_g3_0 <X> T_18_16.wire_logic_cluster/lc_6/in_3
 (34 12)  (962 268)  (962 268)  routing T_18_16.lc_trk_g3_0 <X> T_18_16.wire_logic_cluster/lc_6/in_3
 (36 12)  (964 268)  (964 268)  LC_6 Logic Functioning bit
 (38 12)  (966 268)  (966 268)  LC_6 Logic Functioning bit
 (41 12)  (969 268)  (969 268)  LC_6 Logic Functioning bit
 (43 12)  (971 268)  (971 268)  LC_6 Logic Functioning bit
 (17 13)  (945 269)  (945 269)  Enable bit of Mux _local_links/g3_mux_0 => sp4_r_v_b_16 lc_trk_g3_0
 (29 13)  (957 269)  (957 269)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g0_0 wire_logic_cluster/lc_6/in_0
 (30 13)  (958 269)  (958 269)  routing T_18_16.lc_trk_g1_6 <X> T_18_16.wire_logic_cluster/lc_6/in_1
 (36 13)  (964 269)  (964 269)  LC_6 Logic Functioning bit
 (38 13)  (966 269)  (966 269)  LC_6 Logic Functioning bit
 (40 13)  (968 269)  (968 269)  LC_6 Logic Functioning bit
 (42 13)  (970 269)  (970 269)  LC_6 Logic Functioning bit
 (46 13)  (974 269)  (974 269)  Enable bit of Mux _out_links/OutMux6_6 => wire_logic_cluster/lc_6/out sp4_h_l_1
 (15 14)  (943 270)  (943 270)  routing T_18_16.sp4_h_l_24 <X> T_18_16.lc_trk_g3_5
 (16 14)  (944 270)  (944 270)  routing T_18_16.sp4_h_l_24 <X> T_18_16.lc_trk_g3_5
 (17 14)  (945 270)  (945 270)  Enable bit of Mux _local_links/g3_mux_5 => sp4_h_l_24 lc_trk_g3_5
 (18 14)  (946 270)  (946 270)  routing T_18_16.sp4_h_l_24 <X> T_18_16.lc_trk_g3_5
 (28 14)  (956 270)  (956 270)  routing T_18_16.lc_trk_g2_4 <X> T_18_16.wire_logic_cluster/lc_7/in_1
 (29 14)  (957 270)  (957 270)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g2_4 wire_logic_cluster/lc_7/in_1
 (30 14)  (958 270)  (958 270)  routing T_18_16.lc_trk_g2_4 <X> T_18_16.wire_logic_cluster/lc_7/in_1
 (31 14)  (959 270)  (959 270)  routing T_18_16.lc_trk_g3_5 <X> T_18_16.wire_logic_cluster/lc_7/in_3
 (32 14)  (960 270)  (960 270)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_5 wire_logic_cluster/lc_7/in_3
 (33 14)  (961 270)  (961 270)  routing T_18_16.lc_trk_g3_5 <X> T_18_16.wire_logic_cluster/lc_7/in_3
 (34 14)  (962 270)  (962 270)  routing T_18_16.lc_trk_g3_5 <X> T_18_16.wire_logic_cluster/lc_7/in_3
 (36 14)  (964 270)  (964 270)  LC_7 Logic Functioning bit
 (37 14)  (965 270)  (965 270)  LC_7 Logic Functioning bit
 (38 14)  (966 270)  (966 270)  LC_7 Logic Functioning bit
 (39 14)  (967 270)  (967 270)  LC_7 Logic Functioning bit
 (41 14)  (969 270)  (969 270)  LC_7 Logic Functioning bit
 (43 14)  (971 270)  (971 270)  LC_7 Logic Functioning bit
 (48 14)  (976 270)  (976 270)  Enable bit of Mux _out_links/OutMux5_7 => wire_logic_cluster/lc_7/out sp12_h_l_21
 (36 15)  (964 271)  (964 271)  LC_7 Logic Functioning bit
 (37 15)  (965 271)  (965 271)  LC_7 Logic Functioning bit
 (38 15)  (966 271)  (966 271)  LC_7 Logic Functioning bit
 (39 15)  (967 271)  (967 271)  LC_7 Logic Functioning bit
 (41 15)  (969 271)  (969 271)  LC_7 Logic Functioning bit
 (43 15)  (971 271)  (971 271)  LC_7 Logic Functioning bit


LogicTile_19_16

 (11 6)  (993 262)  (993 262)  routing T_19_16.sp4_h_l_37 <X> T_19_16.sp4_v_t_40
 (3 15)  (985 271)  (985 271)  routing T_19_16.sp12_h_l_22 <X> T_19_16.sp12_v_t_22


LogicTile_20_16

 (3 2)  (1039 258)  (1039 258)  routing T_20_16.sp12_h_r_0 <X> T_20_16.sp12_h_l_23
 (3 3)  (1039 259)  (1039 259)  routing T_20_16.sp12_h_r_0 <X> T_20_16.sp12_h_l_23
 (3 6)  (1039 262)  (1039 262)  routing T_20_16.sp12_v_b_0 <X> T_20_16.sp12_v_t_23


LogicTile_21_16

 (9 4)  (1099 260)  (1099 260)  routing T_21_16.sp4_h_l_36 <X> T_21_16.sp4_h_r_4
 (10 4)  (1100 260)  (1100 260)  routing T_21_16.sp4_h_l_36 <X> T_21_16.sp4_h_r_4


LogicTile_22_16

 (12 12)  (1156 268)  (1156 268)  routing T_22_16.sp4_h_l_45 <X> T_22_16.sp4_h_r_11
 (13 13)  (1157 269)  (1157 269)  routing T_22_16.sp4_h_l_45 <X> T_22_16.sp4_h_r_11


RAM_Tile_25_16

 (4 1)  (1310 257)  (1310 257)  routing T_25_16.sp4_h_l_41 <X> T_25_16.sp4_h_r_0
 (6 1)  (1312 257)  (1312 257)  routing T_25_16.sp4_h_l_41 <X> T_25_16.sp4_h_r_0


LogicTile_26_16

 (3 3)  (1351 259)  (1351 259)  routing T_26_16.sp12_v_b_0 <X> T_26_16.sp12_h_l_23
 (8 8)  (1356 264)  (1356 264)  routing T_26_16.sp4_h_l_46 <X> T_26_16.sp4_h_r_7
 (10 8)  (1358 264)  (1358 264)  routing T_26_16.sp4_h_l_46 <X> T_26_16.sp4_h_r_7
 (2 14)  (1350 270)  (1350 270)  Enable bit of Mux _span_links/cross_mux_horz_11 => sp12_h_l_21 sp4_h_l_10


LogicTile_29_16

 (6 1)  (1516 257)  (1516 257)  routing T_29_16.sp4_h_l_37 <X> T_29_16.sp4_h_r_0
 (4 9)  (1514 265)  (1514 265)  routing T_29_16.sp4_h_l_47 <X> T_29_16.sp4_h_r_6
 (6 9)  (1516 265)  (1516 265)  routing T_29_16.sp4_h_l_47 <X> T_29_16.sp4_h_r_6
 (3 13)  (1513 269)  (1513 269)  routing T_29_16.sp12_h_l_22 <X> T_29_16.sp12_h_r_1


LogicTile_30_16

 (4 5)  (1568 261)  (1568 261)  routing T_30_16.sp4_h_l_42 <X> T_30_16.sp4_h_r_3
 (6 5)  (1570 261)  (1570 261)  routing T_30_16.sp4_h_l_42 <X> T_30_16.sp4_h_r_3


LogicTile_32_16

 (3 2)  (1675 258)  (1675 258)  routing T_32_16.sp12_h_r_0 <X> T_32_16.sp12_h_l_23
 (3 3)  (1675 259)  (1675 259)  routing T_32_16.sp12_h_r_0 <X> T_32_16.sp12_h_l_23


IO_Tile_33_16

 (16 0)  (1742 256)  (1742 256)  IOB_0 IO Functioning bit
 (3 1)  (1729 257)  (1729 257)  IO control bit: GIORIGHT1_REN_1

 (17 1)  (1743 257)  (1743 257)  Enable bit of Mux _out_links/OutMuxa_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_0
 (5 2)  (1731 258)  (1731 258)  routing T_33_16.span4_horz_27 <X> T_33_16.lc_trk_g0_3
 (6 2)  (1732 258)  (1732 258)  routing T_33_16.span4_horz_27 <X> T_33_16.lc_trk_g0_3
 (7 2)  (1733 258)  (1733 258)  Enable bit of Mux _local_links/g0_mux_3 => span4_horz_27 lc_trk_g0_3
 (8 3)  (1734 259)  (1734 259)  routing T_33_16.span4_horz_27 <X> T_33_16.lc_trk_g0_3
 (17 3)  (1743 259)  (1743 259)  IOB_0 IO Functioning bit
 (11 4)  (1737 260)  (1737 260)  routing T_33_16.lc_trk_g1_0 <X> T_33_16.wire_io_cluster/io_0/OUT_ENB
 (13 4)  (1739 260)  (1739 260)  routing T_33_16.lc_trk_g0_6 <X> T_33_16.wire_io_cluster/io_0/D_OUT_0
 (17 4)  (1743 260)  (1743 260)  IOB_0 IO Functioning bit
 (11 5)  (1737 261)  (1737 261)  Enable bit of Mux _io_cluster/in_mux0_0 => lc_trk_g1_0 wire_io_cluster/io_0/OUT_ENB
 (12 5)  (1738 261)  (1738 261)  routing T_33_16.lc_trk_g0_6 <X> T_33_16.wire_io_cluster/io_0/D_OUT_0
 (13 5)  (1739 261)  (1739 261)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g0_6 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (1728 262)  (1728 262)  IO control bit: GIORIGHT1_REN_0

 (4 6)  (1730 262)  (1730 262)  routing T_33_16.span12_horz_6 <X> T_33_16.lc_trk_g0_6
 (4 7)  (1730 263)  (1730 263)  routing T_33_16.span12_horz_6 <X> T_33_16.lc_trk_g0_6
 (5 7)  (1731 263)  (1731 263)  routing T_33_16.span12_horz_6 <X> T_33_16.lc_trk_g0_6
 (7 7)  (1733 263)  (1733 263)  Enable bit of Mux _local_links/g0_mux_6 => span12_horz_6 lc_trk_g0_6
 (13 7)  (1739 263)  (1739 263)  routing T_33_16.span4_horz_37 <X> T_33_16.span4_vert_b_2
 (4 8)  (1730 264)  (1730 264)  routing T_33_16.span4_vert_b_8 <X> T_33_16.lc_trk_g1_0
 (3 9)  (1729 265)  (1729 265)  IO control bit: GIORIGHT1_IE_0

 (5 9)  (1731 265)  (1731 265)  routing T_33_16.span4_vert_b_8 <X> T_33_16.lc_trk_g1_0
 (7 9)  (1733 265)  (1733 265)  Enable bit of Mux _local_links/g1_mux_0 => span4_vert_b_8 lc_trk_g1_0
 (16 10)  (1742 266)  (1742 266)  IOB_1 IO Functioning bit
 (12 11)  (1738 267)  (1738 267)  routing T_33_16.lc_trk_g0_3 <X> T_33_16.wire_io_cluster/io_1/D_OUT_0
 (13 11)  (1739 267)  (1739 267)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_3 wire_io_cluster/io_1/D_OUT_0
 (13 13)  (1739 269)  (1739 269)  routing T_33_16.span4_horz_43 <X> T_33_16.span4_vert_b_3
 (17 13)  (1743 269)  (1743 269)  IOB_1 IO Functioning bit
 (16 14)  (1742 270)  (1742 270)  IOB_1 IO Functioning bit


IO_Tile_0_15

 (3 1)  (14 241)  (14 241)  IO control bit: BIOLEFT_REN_1

 (2 6)  (15 246)  (15 246)  IO control bit: BIOLEFT_REN_0

 (11 12)  (6 252)  (6 252)  routing T_0_15.span4_horz_19 <X> T_0_15.span4_vert_t_15
 (12 12)  (5 252)  (5 252)  routing T_0_15.span4_horz_19 <X> T_0_15.span4_vert_t_15


LogicTile_3_15

 (5 10)  (131 250)  (131 250)  routing T_3_15.sp4_h_r_3 <X> T_3_15.sp4_h_l_43
 (4 11)  (130 251)  (130 251)  routing T_3_15.sp4_h_r_3 <X> T_3_15.sp4_h_l_43


LogicTile_4_15

 (19 2)  (199 242)  (199 242)  Enable bit of Mux _span_links/cross_mux_vert_3 => sp12_v_b_7 sp4_v_b_15
 (19 15)  (199 255)  (199 255)  Enable bit of Mux _span_links/cross_mux_horz_2 => sp12_h_l_3 sp4_h_r_14


LogicTile_6_15

 (3 0)  (291 240)  (291 240)  routing T_6_15.sp12_v_t_23 <X> T_6_15.sp12_v_b_0


LogicTile_11_15

 (4 14)  (550 254)  (550 254)  routing T_11_15.sp4_h_r_3 <X> T_11_15.sp4_v_t_44
 (6 14)  (552 254)  (552 254)  routing T_11_15.sp4_h_r_3 <X> T_11_15.sp4_v_t_44
 (5 15)  (551 255)  (551 255)  routing T_11_15.sp4_h_r_3 <X> T_11_15.sp4_v_t_44


LogicTile_12_15

 (4 2)  (604 242)  (604 242)  routing T_12_15.sp4_h_r_0 <X> T_12_15.sp4_v_t_37
 (5 3)  (605 243)  (605 243)  routing T_12_15.sp4_h_r_0 <X> T_12_15.sp4_v_t_37
 (3 4)  (603 244)  (603 244)  routing T_12_15.sp12_v_t_23 <X> T_12_15.sp12_h_r_0
 (11 4)  (611 244)  (611 244)  routing T_12_15.sp4_h_r_0 <X> T_12_15.sp4_v_b_5
 (19 15)  (619 255)  (619 255)  Enable bit of Mux _span_links/cross_mux_horz_2 => sp12_h_l_3 sp4_h_r_14


LogicTile_13_15

 (8 11)  (662 251)  (662 251)  routing T_13_15.sp4_h_r_7 <X> T_13_15.sp4_v_t_42
 (9 11)  (663 251)  (663 251)  routing T_13_15.sp4_h_r_7 <X> T_13_15.sp4_v_t_42


LogicTile_14_15

 (14 0)  (722 240)  (722 240)  routing T_14_15.sp4_h_r_8 <X> T_14_15.lc_trk_g0_0
 (28 0)  (736 240)  (736 240)  routing T_14_15.lc_trk_g2_5 <X> T_14_15.wire_logic_cluster/lc_0/in_1
 (29 0)  (737 240)  (737 240)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_5 wire_logic_cluster/lc_0/in_1
 (30 0)  (738 240)  (738 240)  routing T_14_15.lc_trk_g2_5 <X> T_14_15.wire_logic_cluster/lc_0/in_1
 (32 0)  (740 240)  (740 240)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_3
 (34 0)  (742 240)  (742 240)  routing T_14_15.lc_trk_g1_0 <X> T_14_15.wire_logic_cluster/lc_0/in_3
 (36 0)  (744 240)  (744 240)  LC_0 Logic Functioning bit
 (37 0)  (745 240)  (745 240)  LC_0 Logic Functioning bit
 (38 0)  (746 240)  (746 240)  LC_0 Logic Functioning bit
 (42 0)  (750 240)  (750 240)  LC_0 Logic Functioning bit
 (45 0)  (753 240)  (753 240)  LC_0 Logic Functioning bit
 (15 1)  (723 241)  (723 241)  routing T_14_15.sp4_h_r_8 <X> T_14_15.lc_trk_g0_0
 (16 1)  (724 241)  (724 241)  routing T_14_15.sp4_h_r_8 <X> T_14_15.lc_trk_g0_0
 (17 1)  (725 241)  (725 241)  Enable bit of Mux _local_links/g0_mux_0 => sp4_h_r_8 lc_trk_g0_0
 (28 1)  (736 241)  (736 241)  routing T_14_15.lc_trk_g2_0 <X> T_14_15.wire_logic_cluster/lc_0/in_0
 (29 1)  (737 241)  (737 241)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_0 wire_logic_cluster/lc_0/in_0
 (32 1)  (740 241)  (740 241)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g0_0 input_2_0
 (36 1)  (744 241)  (744 241)  LC_0 Logic Functioning bit
 (37 1)  (745 241)  (745 241)  LC_0 Logic Functioning bit
 (38 1)  (746 241)  (746 241)  LC_0 Logic Functioning bit
 (39 1)  (747 241)  (747 241)  LC_0 Logic Functioning bit
 (40 1)  (748 241)  (748 241)  LC_0 Logic Functioning bit
 (42 1)  (750 241)  (750 241)  LC_0 Logic Functioning bit
 (0 2)  (708 242)  (708 242)  routing T_14_15.glb_netwk_2 <X> T_14_15.wire_logic_cluster/lc_7/clk
 (2 2)  (710 242)  (710 242)  Enable bit of Mux _global_links/clk_mux => glb_netwk_2 wire_logic_cluster/lc_7/clk
 (3 2)  (711 242)  (711 242)  routing T_14_15.sp12_h_r_0 <X> T_14_15.sp12_h_l_23
 (3 3)  (711 243)  (711 243)  routing T_14_15.sp12_h_r_0 <X> T_14_15.sp12_h_l_23
 (2 4)  (710 244)  (710 244)  Enable bit of Mux _span_links/cross_mux_horz_6 => sp12_h_r_12 sp4_h_l_7
 (14 4)  (722 244)  (722 244)  routing T_14_15.wire_logic_cluster/lc_0/out <X> T_14_15.lc_trk_g1_0
 (17 5)  (725 245)  (725 245)  Enable bit of Mux _local_links/g1_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g1_0
 (3 8)  (711 248)  (711 248)  routing T_14_15.sp12_v_t_22 <X> T_14_15.sp12_v_b_1
 (14 8)  (722 248)  (722 248)  routing T_14_15.rgt_op_0 <X> T_14_15.lc_trk_g2_0
 (15 8)  (723 248)  (723 248)  routing T_14_15.rgt_op_1 <X> T_14_15.lc_trk_g2_1
 (17 8)  (725 248)  (725 248)  Enable bit of Mux _local_links/g2_mux_1 => rgt_op_1 lc_trk_g2_1
 (18 8)  (726 248)  (726 248)  routing T_14_15.rgt_op_1 <X> T_14_15.lc_trk_g2_1
 (25 8)  (733 248)  (733 248)  routing T_14_15.sp4_v_b_26 <X> T_14_15.lc_trk_g2_2
 (27 8)  (735 248)  (735 248)  routing T_14_15.lc_trk_g3_4 <X> T_14_15.wire_logic_cluster/lc_4/in_1
 (28 8)  (736 248)  (736 248)  routing T_14_15.lc_trk_g3_4 <X> T_14_15.wire_logic_cluster/lc_4/in_1
 (29 8)  (737 248)  (737 248)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (738 248)  (738 248)  routing T_14_15.lc_trk_g3_4 <X> T_14_15.wire_logic_cluster/lc_4/in_1
 (32 8)  (740 248)  (740 248)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_1 wire_logic_cluster/lc_4/in_3
 (33 8)  (741 248)  (741 248)  routing T_14_15.lc_trk_g2_1 <X> T_14_15.wire_logic_cluster/lc_4/in_3
 (36 8)  (744 248)  (744 248)  LC_4 Logic Functioning bit
 (37 8)  (745 248)  (745 248)  LC_4 Logic Functioning bit
 (41 8)  (749 248)  (749 248)  LC_4 Logic Functioning bit
 (43 8)  (751 248)  (751 248)  LC_4 Logic Functioning bit
 (45 8)  (753 248)  (753 248)  LC_4 Logic Functioning bit
 (46 8)  (754 248)  (754 248)  Enable bit of Mux _out_links/OutMux7_4 => wire_logic_cluster/lc_4/out sp4_h_r_24
 (48 8)  (756 248)  (756 248)  Enable bit of Mux _out_links/OutMux5_4 => wire_logic_cluster/lc_4/out sp12_h_r_16
 (51 8)  (759 248)  (759 248)  Enable bit of Mux _out_links/OutMux2_4 => wire_logic_cluster/lc_4/out sp4_v_t_29
 (15 9)  (723 249)  (723 249)  routing T_14_15.rgt_op_0 <X> T_14_15.lc_trk_g2_0
 (17 9)  (725 249)  (725 249)  Enable bit of Mux _local_links/g2_mux_0 => rgt_op_0 lc_trk_g2_0
 (22 9)  (730 249)  (730 249)  Enable bit of Mux _local_links/g2_mux_2 => sp4_v_b_26 lc_trk_g2_2
 (23 9)  (731 249)  (731 249)  routing T_14_15.sp4_v_b_26 <X> T_14_15.lc_trk_g2_2
 (29 9)  (737 249)  (737 249)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_0 wire_logic_cluster/lc_4/in_0
 (32 9)  (740 249)  (740 249)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g2_2 input_2_4
 (33 9)  (741 249)  (741 249)  routing T_14_15.lc_trk_g2_2 <X> T_14_15.input_2_4
 (35 9)  (743 249)  (743 249)  routing T_14_15.lc_trk_g2_2 <X> T_14_15.input_2_4
 (36 9)  (744 249)  (744 249)  LC_4 Logic Functioning bit
 (37 9)  (745 249)  (745 249)  LC_4 Logic Functioning bit
 (40 9)  (748 249)  (748 249)  LC_4 Logic Functioning bit
 (41 9)  (749 249)  (749 249)  LC_4 Logic Functioning bit
 (42 9)  (750 249)  (750 249)  LC_4 Logic Functioning bit
 (43 9)  (751 249)  (751 249)  LC_4 Logic Functioning bit
 (48 9)  (756 249)  (756 249)  Enable bit of Mux _out_links/OutMux0_4 => wire_logic_cluster/lc_4/out sp4_v_b_8
 (52 9)  (760 249)  (760 249)  Enable bit of Mux _out_links/OutMux9_4 => wire_logic_cluster/lc_4/out sp4_r_v_b_9
 (15 10)  (723 250)  (723 250)  routing T_14_15.rgt_op_5 <X> T_14_15.lc_trk_g2_5
 (17 10)  (725 250)  (725 250)  Enable bit of Mux _local_links/g2_mux_5 => rgt_op_5 lc_trk_g2_5
 (18 10)  (726 250)  (726 250)  routing T_14_15.rgt_op_5 <X> T_14_15.lc_trk_g2_5
 (0 14)  (708 254)  (708 254)  routing T_14_15.glb_netwk_6 <X> T_14_15.wire_logic_cluster/lc_7/s_r
 (1 14)  (709 254)  (709 254)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_6 wire_logic_cluster/lc_7/s_r
 (14 14)  (722 254)  (722 254)  routing T_14_15.wire_logic_cluster/lc_4/out <X> T_14_15.lc_trk_g3_4
 (0 15)  (708 255)  (708 255)  routing T_14_15.glb_netwk_6 <X> T_14_15.wire_logic_cluster/lc_7/s_r
 (17 15)  (725 255)  (725 255)  Enable bit of Mux _local_links/g3_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g3_4


LogicTile_15_15

 (15 0)  (777 240)  (777 240)  routing T_15_15.top_op_1 <X> T_15_15.lc_trk_g0_1
 (17 0)  (779 240)  (779 240)  Enable bit of Mux _local_links/g0_mux_1 => top_op_1 lc_trk_g0_1
 (21 0)  (783 240)  (783 240)  routing T_15_15.wire_logic_cluster/lc_3/out <X> T_15_15.lc_trk_g0_3
 (22 0)  (784 240)  (784 240)  Enable bit of Mux _local_links/g0_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g0_3
 (25 0)  (787 240)  (787 240)  routing T_15_15.bnr_op_2 <X> T_15_15.lc_trk_g0_2
 (29 0)  (791 240)  (791 240)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_1 wire_logic_cluster/lc_0/in_1
 (32 0)  (794 240)  (794 240)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_2 wire_logic_cluster/lc_0/in_3
 (34 0)  (796 240)  (796 240)  routing T_15_15.lc_trk_g1_2 <X> T_15_15.wire_logic_cluster/lc_0/in_3
 (36 0)  (798 240)  (798 240)  LC_0 Logic Functioning bit
 (38 0)  (800 240)  (800 240)  LC_0 Logic Functioning bit
 (18 1)  (780 241)  (780 241)  routing T_15_15.top_op_1 <X> T_15_15.lc_trk_g0_1
 (22 1)  (784 241)  (784 241)  Enable bit of Mux _local_links/g0_mux_2 => bnr_op_2 lc_trk_g0_2
 (25 1)  (787 241)  (787 241)  routing T_15_15.bnr_op_2 <X> T_15_15.lc_trk_g0_2
 (31 1)  (793 241)  (793 241)  routing T_15_15.lc_trk_g1_2 <X> T_15_15.wire_logic_cluster/lc_0/in_3
 (36 1)  (798 241)  (798 241)  LC_0 Logic Functioning bit
 (38 1)  (800 241)  (800 241)  LC_0 Logic Functioning bit
 (0 2)  (762 242)  (762 242)  routing T_15_15.glb_netwk_2 <X> T_15_15.wire_logic_cluster/lc_7/clk
 (2 2)  (764 242)  (764 242)  Enable bit of Mux _global_links/clk_mux => glb_netwk_2 wire_logic_cluster/lc_7/clk
 (14 2)  (776 242)  (776 242)  routing T_15_15.sp4_h_l_9 <X> T_15_15.lc_trk_g0_4
 (15 2)  (777 242)  (777 242)  routing T_15_15.top_op_5 <X> T_15_15.lc_trk_g0_5
 (17 2)  (779 242)  (779 242)  Enable bit of Mux _local_links/g0_mux_5 => top_op_5 lc_trk_g0_5
 (28 2)  (790 242)  (790 242)  routing T_15_15.lc_trk_g2_4 <X> T_15_15.wire_logic_cluster/lc_1/in_1
 (29 2)  (791 242)  (791 242)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_4 wire_logic_cluster/lc_1/in_1
 (30 2)  (792 242)  (792 242)  routing T_15_15.lc_trk_g2_4 <X> T_15_15.wire_logic_cluster/lc_1/in_1
 (32 2)  (794 242)  (794 242)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_3
 (33 2)  (795 242)  (795 242)  routing T_15_15.lc_trk_g3_1 <X> T_15_15.wire_logic_cluster/lc_1/in_3
 (34 2)  (796 242)  (796 242)  routing T_15_15.lc_trk_g3_1 <X> T_15_15.wire_logic_cluster/lc_1/in_3
 (36 2)  (798 242)  (798 242)  LC_1 Logic Functioning bit
 (38 2)  (800 242)  (800 242)  LC_1 Logic Functioning bit
 (45 2)  (807 242)  (807 242)  LC_1 Logic Functioning bit
 (50 2)  (812 242)  (812 242)  Cascade bit: LH_LC01_inmux02_5

 (14 3)  (776 243)  (776 243)  routing T_15_15.sp4_h_l_9 <X> T_15_15.lc_trk_g0_4
 (15 3)  (777 243)  (777 243)  routing T_15_15.sp4_h_l_9 <X> T_15_15.lc_trk_g0_4
 (16 3)  (778 243)  (778 243)  routing T_15_15.sp4_h_l_9 <X> T_15_15.lc_trk_g0_4
 (17 3)  (779 243)  (779 243)  Enable bit of Mux _local_links/g0_mux_4 => sp4_h_l_9 lc_trk_g0_4
 (18 3)  (780 243)  (780 243)  routing T_15_15.top_op_5 <X> T_15_15.lc_trk_g0_5
 (27 3)  (789 243)  (789 243)  routing T_15_15.lc_trk_g3_0 <X> T_15_15.wire_logic_cluster/lc_1/in_0
 (28 3)  (790 243)  (790 243)  routing T_15_15.lc_trk_g3_0 <X> T_15_15.wire_logic_cluster/lc_1/in_0
 (29 3)  (791 243)  (791 243)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_0 wire_logic_cluster/lc_1/in_0
 (36 3)  (798 243)  (798 243)  LC_1 Logic Functioning bit
 (38 3)  (800 243)  (800 243)  LC_1 Logic Functioning bit
 (43 3)  (805 243)  (805 243)  LC_1 Logic Functioning bit
 (3 4)  (765 244)  (765 244)  routing T_15_15.sp12_v_b_0 <X> T_15_15.sp12_h_r_0
 (22 4)  (784 244)  (784 244)  Enable bit of Mux _local_links/g1_mux_3 => top_op_3 lc_trk_g1_3
 (24 4)  (786 244)  (786 244)  routing T_15_15.top_op_3 <X> T_15_15.lc_trk_g1_3
 (25 4)  (787 244)  (787 244)  routing T_15_15.bnr_op_2 <X> T_15_15.lc_trk_g1_2
 (27 4)  (789 244)  (789 244)  routing T_15_15.lc_trk_g1_4 <X> T_15_15.wire_logic_cluster/lc_2/in_1
 (29 4)  (791 244)  (791 244)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_4 wire_logic_cluster/lc_2/in_1
 (30 4)  (792 244)  (792 244)  routing T_15_15.lc_trk_g1_4 <X> T_15_15.wire_logic_cluster/lc_2/in_1
 (32 4)  (794 244)  (794 244)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_1 wire_logic_cluster/lc_2/in_3
 (33 4)  (795 244)  (795 244)  routing T_15_15.lc_trk_g2_1 <X> T_15_15.wire_logic_cluster/lc_2/in_3
 (37 4)  (799 244)  (799 244)  LC_2 Logic Functioning bit
 (39 4)  (801 244)  (801 244)  LC_2 Logic Functioning bit
 (40 4)  (802 244)  (802 244)  LC_2 Logic Functioning bit
 (41 4)  (803 244)  (803 244)  LC_2 Logic Functioning bit
 (42 4)  (804 244)  (804 244)  LC_2 Logic Functioning bit
 (43 4)  (805 244)  (805 244)  LC_2 Logic Functioning bit
 (3 5)  (765 245)  (765 245)  routing T_15_15.sp12_v_b_0 <X> T_15_15.sp12_h_r_0
 (8 5)  (770 245)  (770 245)  routing T_15_15.sp4_v_t_36 <X> T_15_15.sp4_v_b_4
 (10 5)  (772 245)  (772 245)  routing T_15_15.sp4_v_t_36 <X> T_15_15.sp4_v_b_4
 (21 5)  (783 245)  (783 245)  routing T_15_15.top_op_3 <X> T_15_15.lc_trk_g1_3
 (22 5)  (784 245)  (784 245)  Enable bit of Mux _local_links/g1_mux_2 => bnr_op_2 lc_trk_g1_2
 (25 5)  (787 245)  (787 245)  routing T_15_15.bnr_op_2 <X> T_15_15.lc_trk_g1_2
 (26 5)  (788 245)  (788 245)  routing T_15_15.lc_trk_g2_2 <X> T_15_15.wire_logic_cluster/lc_2/in_0
 (28 5)  (790 245)  (790 245)  routing T_15_15.lc_trk_g2_2 <X> T_15_15.wire_logic_cluster/lc_2/in_0
 (29 5)  (791 245)  (791 245)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_2 wire_logic_cluster/lc_2/in_0
 (36 5)  (798 245)  (798 245)  LC_2 Logic Functioning bit
 (37 5)  (799 245)  (799 245)  LC_2 Logic Functioning bit
 (38 5)  (800 245)  (800 245)  LC_2 Logic Functioning bit
 (39 5)  (801 245)  (801 245)  LC_2 Logic Functioning bit
 (40 5)  (802 245)  (802 245)  LC_2 Logic Functioning bit
 (41 5)  (803 245)  (803 245)  LC_2 Logic Functioning bit
 (42 5)  (804 245)  (804 245)  LC_2 Logic Functioning bit
 (43 5)  (805 245)  (805 245)  LC_2 Logic Functioning bit
 (29 6)  (791 246)  (791 246)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_4 wire_logic_cluster/lc_3/in_1
 (30 6)  (792 246)  (792 246)  routing T_15_15.lc_trk_g0_4 <X> T_15_15.wire_logic_cluster/lc_3/in_1
 (32 6)  (794 246)  (794 246)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_3
 (34 6)  (796 246)  (796 246)  routing T_15_15.lc_trk_g1_3 <X> T_15_15.wire_logic_cluster/lc_3/in_3
 (35 6)  (797 246)  (797 246)  routing T_15_15.lc_trk_g0_5 <X> T_15_15.input_2_3
 (36 6)  (798 246)  (798 246)  LC_3 Logic Functioning bit
 (37 6)  (799 246)  (799 246)  LC_3 Logic Functioning bit
 (39 6)  (801 246)  (801 246)  LC_3 Logic Functioning bit
 (40 6)  (802 246)  (802 246)  LC_3 Logic Functioning bit
 (42 6)  (804 246)  (804 246)  LC_3 Logic Functioning bit
 (14 7)  (776 247)  (776 247)  routing T_15_15.top_op_4 <X> T_15_15.lc_trk_g1_4
 (15 7)  (777 247)  (777 247)  routing T_15_15.top_op_4 <X> T_15_15.lc_trk_g1_4
 (17 7)  (779 247)  (779 247)  Enable bit of Mux _local_links/g1_mux_4 => top_op_4 lc_trk_g1_4
 (22 7)  (784 247)  (784 247)  Enable bit of Mux _local_links/g1_mux_6 => top_op_6 lc_trk_g1_6
 (24 7)  (786 247)  (786 247)  routing T_15_15.top_op_6 <X> T_15_15.lc_trk_g1_6
 (25 7)  (787 247)  (787 247)  routing T_15_15.top_op_6 <X> T_15_15.lc_trk_g1_6
 (29 7)  (791 247)  (791 247)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_1 wire_logic_cluster/lc_3/in_0
 (31 7)  (793 247)  (793 247)  routing T_15_15.lc_trk_g1_3 <X> T_15_15.wire_logic_cluster/lc_3/in_3
 (32 7)  (794 247)  (794 247)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g0_5 input_2_3
 (36 7)  (798 247)  (798 247)  LC_3 Logic Functioning bit
 (37 7)  (799 247)  (799 247)  LC_3 Logic Functioning bit
 (38 7)  (800 247)  (800 247)  LC_3 Logic Functioning bit
 (39 7)  (801 247)  (801 247)  LC_3 Logic Functioning bit
 (40 7)  (802 247)  (802 247)  LC_3 Logic Functioning bit
 (41 7)  (803 247)  (803 247)  LC_3 Logic Functioning bit
 (42 7)  (804 247)  (804 247)  LC_3 Logic Functioning bit
 (43 7)  (805 247)  (805 247)  LC_3 Logic Functioning bit
 (14 8)  (776 248)  (776 248)  routing T_15_15.sp12_v_b_0 <X> T_15_15.lc_trk_g2_0
 (17 8)  (779 248)  (779 248)  Enable bit of Mux _local_links/g2_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g2_1
 (18 8)  (780 248)  (780 248)  routing T_15_15.wire_logic_cluster/lc_1/out <X> T_15_15.lc_trk_g2_1
 (25 8)  (787 248)  (787 248)  routing T_15_15.sp4_v_t_23 <X> T_15_15.lc_trk_g2_2
 (27 8)  (789 248)  (789 248)  routing T_15_15.lc_trk_g1_6 <X> T_15_15.wire_logic_cluster/lc_4/in_1
 (29 8)  (791 248)  (791 248)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_6 wire_logic_cluster/lc_4/in_1
 (30 8)  (792 248)  (792 248)  routing T_15_15.lc_trk_g1_6 <X> T_15_15.wire_logic_cluster/lc_4/in_1
 (31 8)  (793 248)  (793 248)  routing T_15_15.lc_trk_g2_7 <X> T_15_15.wire_logic_cluster/lc_4/in_3
 (32 8)  (794 248)  (794 248)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_7 wire_logic_cluster/lc_4/in_3
 (33 8)  (795 248)  (795 248)  routing T_15_15.lc_trk_g2_7 <X> T_15_15.wire_logic_cluster/lc_4/in_3
 (37 8)  (799 248)  (799 248)  LC_4 Logic Functioning bit
 (50 8)  (812 248)  (812 248)  Cascade bit: LH_LC04_inmux02_5

 (14 9)  (776 249)  (776 249)  routing T_15_15.sp12_v_b_0 <X> T_15_15.lc_trk_g2_0
 (15 9)  (777 249)  (777 249)  routing T_15_15.sp12_v_b_0 <X> T_15_15.lc_trk_g2_0
 (17 9)  (779 249)  (779 249)  Enable bit of Mux _local_links/g2_mux_0 => sp12_v_b_0 lc_trk_g2_0
 (22 9)  (784 249)  (784 249)  Enable bit of Mux _local_links/g2_mux_2 => sp4_v_t_23 lc_trk_g2_2
 (23 9)  (785 249)  (785 249)  routing T_15_15.sp4_v_t_23 <X> T_15_15.lc_trk_g2_2
 (25 9)  (787 249)  (787 249)  routing T_15_15.sp4_v_t_23 <X> T_15_15.lc_trk_g2_2
 (28 9)  (790 249)  (790 249)  routing T_15_15.lc_trk_g2_0 <X> T_15_15.wire_logic_cluster/lc_4/in_0
 (29 9)  (791 249)  (791 249)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_0 wire_logic_cluster/lc_4/in_0
 (30 9)  (792 249)  (792 249)  routing T_15_15.lc_trk_g1_6 <X> T_15_15.wire_logic_cluster/lc_4/in_1
 (31 9)  (793 249)  (793 249)  routing T_15_15.lc_trk_g2_7 <X> T_15_15.wire_logic_cluster/lc_4/in_3
 (21 10)  (783 250)  (783 250)  routing T_15_15.wire_logic_cluster/lc_7/out <X> T_15_15.lc_trk_g2_7
 (22 10)  (784 250)  (784 250)  Enable bit of Mux _local_links/g2_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g2_7
 (25 10)  (787 250)  (787 250)  routing T_15_15.rgt_op_6 <X> T_15_15.lc_trk_g2_6
 (26 10)  (788 250)  (788 250)  routing T_15_15.lc_trk_g2_7 <X> T_15_15.wire_logic_cluster/lc_5/in_0
 (29 10)  (791 250)  (791 250)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_2 wire_logic_cluster/lc_5/in_1
 (31 10)  (793 250)  (793 250)  routing T_15_15.lc_trk_g2_6 <X> T_15_15.wire_logic_cluster/lc_5/in_3
 (32 10)  (794 250)  (794 250)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_6 wire_logic_cluster/lc_5/in_3
 (33 10)  (795 250)  (795 250)  routing T_15_15.lc_trk_g2_6 <X> T_15_15.wire_logic_cluster/lc_5/in_3
 (36 10)  (798 250)  (798 250)  LC_5 Logic Functioning bit
 (37 10)  (799 250)  (799 250)  LC_5 Logic Functioning bit
 (38 10)  (800 250)  (800 250)  LC_5 Logic Functioning bit
 (39 10)  (801 250)  (801 250)  LC_5 Logic Functioning bit
 (41 10)  (803 250)  (803 250)  LC_5 Logic Functioning bit
 (43 10)  (805 250)  (805 250)  LC_5 Logic Functioning bit
 (17 11)  (779 251)  (779 251)  Enable bit of Mux _local_links/g2_mux_4 => sp4_r_v_b_12 lc_trk_g2_4
 (22 11)  (784 251)  (784 251)  Enable bit of Mux _local_links/g2_mux_6 => rgt_op_6 lc_trk_g2_6
 (24 11)  (786 251)  (786 251)  routing T_15_15.rgt_op_6 <X> T_15_15.lc_trk_g2_6
 (26 11)  (788 251)  (788 251)  routing T_15_15.lc_trk_g2_7 <X> T_15_15.wire_logic_cluster/lc_5/in_0
 (28 11)  (790 251)  (790 251)  routing T_15_15.lc_trk_g2_7 <X> T_15_15.wire_logic_cluster/lc_5/in_0
 (29 11)  (791 251)  (791 251)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_7 wire_logic_cluster/lc_5/in_0
 (30 11)  (792 251)  (792 251)  routing T_15_15.lc_trk_g0_2 <X> T_15_15.wire_logic_cluster/lc_5/in_1
 (31 11)  (793 251)  (793 251)  routing T_15_15.lc_trk_g2_6 <X> T_15_15.wire_logic_cluster/lc_5/in_3
 (32 11)  (794 251)  (794 251)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g3_0 input_2_5
 (33 11)  (795 251)  (795 251)  routing T_15_15.lc_trk_g3_0 <X> T_15_15.input_2_5
 (34 11)  (796 251)  (796 251)  routing T_15_15.lc_trk_g3_0 <X> T_15_15.input_2_5
 (36 11)  (798 251)  (798 251)  LC_5 Logic Functioning bit
 (37 11)  (799 251)  (799 251)  LC_5 Logic Functioning bit
 (38 11)  (800 251)  (800 251)  LC_5 Logic Functioning bit
 (39 11)  (801 251)  (801 251)  LC_5 Logic Functioning bit
 (40 11)  (802 251)  (802 251)  LC_5 Logic Functioning bit
 (42 11)  (804 251)  (804 251)  LC_5 Logic Functioning bit
 (43 11)  (805 251)  (805 251)  LC_5 Logic Functioning bit
 (15 12)  (777 252)  (777 252)  routing T_15_15.tnr_op_1 <X> T_15_15.lc_trk_g3_1
 (17 12)  (779 252)  (779 252)  Enable bit of Mux _local_links/g3_mux_1 => tnr_op_1 lc_trk_g3_1
 (26 12)  (788 252)  (788 252)  routing T_15_15.lc_trk_g3_5 <X> T_15_15.wire_logic_cluster/lc_6/in_0
 (29 12)  (791 252)  (791 252)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_3 wire_logic_cluster/lc_6/in_1
 (31 12)  (793 252)  (793 252)  routing T_15_15.lc_trk_g1_6 <X> T_15_15.wire_logic_cluster/lc_6/in_3
 (32 12)  (794 252)  (794 252)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_6 wire_logic_cluster/lc_6/in_3
 (34 12)  (796 252)  (796 252)  routing T_15_15.lc_trk_g1_6 <X> T_15_15.wire_logic_cluster/lc_6/in_3
 (37 12)  (799 252)  (799 252)  LC_6 Logic Functioning bit
 (38 12)  (800 252)  (800 252)  LC_6 Logic Functioning bit
 (39 12)  (801 252)  (801 252)  LC_6 Logic Functioning bit
 (40 12)  (802 252)  (802 252)  LC_6 Logic Functioning bit
 (41 12)  (803 252)  (803 252)  LC_6 Logic Functioning bit
 (42 12)  (804 252)  (804 252)  LC_6 Logic Functioning bit
 (16 13)  (778 253)  (778 253)  routing T_15_15.sp12_v_b_8 <X> T_15_15.lc_trk_g3_0
 (17 13)  (779 253)  (779 253)  Enable bit of Mux _local_links/g3_mux_0 => sp12_v_b_8 lc_trk_g3_0
 (27 13)  (789 253)  (789 253)  routing T_15_15.lc_trk_g3_5 <X> T_15_15.wire_logic_cluster/lc_6/in_0
 (28 13)  (790 253)  (790 253)  routing T_15_15.lc_trk_g3_5 <X> T_15_15.wire_logic_cluster/lc_6/in_0
 (29 13)  (791 253)  (791 253)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_5 wire_logic_cluster/lc_6/in_0
 (30 13)  (792 253)  (792 253)  routing T_15_15.lc_trk_g0_3 <X> T_15_15.wire_logic_cluster/lc_6/in_1
 (31 13)  (793 253)  (793 253)  routing T_15_15.lc_trk_g1_6 <X> T_15_15.wire_logic_cluster/lc_6/in_3
 (32 13)  (794 253)  (794 253)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g2_0 input_2_6
 (33 13)  (795 253)  (795 253)  routing T_15_15.lc_trk_g2_0 <X> T_15_15.input_2_6
 (36 13)  (798 253)  (798 253)  LC_6 Logic Functioning bit
 (38 13)  (800 253)  (800 253)  LC_6 Logic Functioning bit
 (39 13)  (801 253)  (801 253)  LC_6 Logic Functioning bit
 (41 13)  (803 253)  (803 253)  LC_6 Logic Functioning bit
 (43 13)  (805 253)  (805 253)  LC_6 Logic Functioning bit
 (16 14)  (778 254)  (778 254)  routing T_15_15.sp4_v_t_16 <X> T_15_15.lc_trk_g3_5
 (17 14)  (779 254)  (779 254)  Enable bit of Mux _local_links/g3_mux_5 => sp4_v_t_16 lc_trk_g3_5
 (18 14)  (780 254)  (780 254)  routing T_15_15.sp4_v_t_16 <X> T_15_15.lc_trk_g3_5
 (21 14)  (783 254)  (783 254)  routing T_15_15.wire_logic_cluster/lc_7/out <X> T_15_15.lc_trk_g3_7
 (22 14)  (784 254)  (784 254)  Enable bit of Mux _local_links/g3_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g3_7
 (27 14)  (789 254)  (789 254)  routing T_15_15.lc_trk_g3_7 <X> T_15_15.wire_logic_cluster/lc_7/in_1
 (28 14)  (790 254)  (790 254)  routing T_15_15.lc_trk_g3_7 <X> T_15_15.wire_logic_cluster/lc_7/in_1
 (29 14)  (791 254)  (791 254)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_7 wire_logic_cluster/lc_7/in_1
 (30 14)  (792 254)  (792 254)  routing T_15_15.lc_trk_g3_7 <X> T_15_15.wire_logic_cluster/lc_7/in_1
 (31 14)  (793 254)  (793 254)  routing T_15_15.lc_trk_g2_4 <X> T_15_15.wire_logic_cluster/lc_7/in_3
 (32 14)  (794 254)  (794 254)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_4 wire_logic_cluster/lc_7/in_3
 (33 14)  (795 254)  (795 254)  routing T_15_15.lc_trk_g2_4 <X> T_15_15.wire_logic_cluster/lc_7/in_3
 (36 14)  (798 254)  (798 254)  LC_7 Logic Functioning bit
 (38 14)  (800 254)  (800 254)  LC_7 Logic Functioning bit
 (45 14)  (807 254)  (807 254)  LC_7 Logic Functioning bit
 (50 14)  (812 254)  (812 254)  Cascade bit: LH_LC07_inmux02_5

 (28 15)  (790 255)  (790 255)  routing T_15_15.lc_trk_g2_1 <X> T_15_15.wire_logic_cluster/lc_7/in_0
 (29 15)  (791 255)  (791 255)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_1 wire_logic_cluster/lc_7/in_0
 (30 15)  (792 255)  (792 255)  routing T_15_15.lc_trk_g3_7 <X> T_15_15.wire_logic_cluster/lc_7/in_1
 (37 15)  (799 255)  (799 255)  LC_7 Logic Functioning bit
 (38 15)  (800 255)  (800 255)  LC_7 Logic Functioning bit
 (39 15)  (801 255)  (801 255)  LC_7 Logic Functioning bit


LogicTile_16_15

 (12 0)  (828 240)  (828 240)  routing T_16_15.sp4_v_b_8 <X> T_16_15.sp4_h_r_2
 (22 0)  (838 240)  (838 240)  Enable bit of Mux _local_links/g0_mux_3 => top_op_3 lc_trk_g0_3
 (24 0)  (840 240)  (840 240)  routing T_16_15.top_op_3 <X> T_16_15.lc_trk_g0_3
 (26 0)  (842 240)  (842 240)  routing T_16_15.lc_trk_g1_5 <X> T_16_15.wire_logic_cluster/lc_0/in_0
 (27 0)  (843 240)  (843 240)  routing T_16_15.lc_trk_g3_6 <X> T_16_15.wire_logic_cluster/lc_0/in_1
 (28 0)  (844 240)  (844 240)  routing T_16_15.lc_trk_g3_6 <X> T_16_15.wire_logic_cluster/lc_0/in_1
 (29 0)  (845 240)  (845 240)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_6 wire_logic_cluster/lc_0/in_1
 (30 0)  (846 240)  (846 240)  routing T_16_15.lc_trk_g3_6 <X> T_16_15.wire_logic_cluster/lc_0/in_1
 (32 0)  (848 240)  (848 240)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g0_3 wire_logic_cluster/lc_0/in_3
 (41 0)  (857 240)  (857 240)  LC_0 Logic Functioning bit
 (43 0)  (859 240)  (859 240)  LC_0 Logic Functioning bit
 (45 0)  (861 240)  (861 240)  LC_0 Logic Functioning bit
 (11 1)  (827 241)  (827 241)  routing T_16_15.sp4_v_b_8 <X> T_16_15.sp4_h_r_2
 (13 1)  (829 241)  (829 241)  routing T_16_15.sp4_v_b_8 <X> T_16_15.sp4_h_r_2
 (14 1)  (830 241)  (830 241)  routing T_16_15.top_op_0 <X> T_16_15.lc_trk_g0_0
 (15 1)  (831 241)  (831 241)  routing T_16_15.top_op_0 <X> T_16_15.lc_trk_g0_0
 (17 1)  (833 241)  (833 241)  Enable bit of Mux _local_links/g0_mux_0 => top_op_0 lc_trk_g0_0
 (21 1)  (837 241)  (837 241)  routing T_16_15.top_op_3 <X> T_16_15.lc_trk_g0_3
 (22 1)  (838 241)  (838 241)  Enable bit of Mux _local_links/g0_mux_2 => sp4_h_r_2 lc_trk_g0_2
 (23 1)  (839 241)  (839 241)  routing T_16_15.sp4_h_r_2 <X> T_16_15.lc_trk_g0_2
 (24 1)  (840 241)  (840 241)  routing T_16_15.sp4_h_r_2 <X> T_16_15.lc_trk_g0_2
 (25 1)  (841 241)  (841 241)  routing T_16_15.sp4_h_r_2 <X> T_16_15.lc_trk_g0_2
 (27 1)  (843 241)  (843 241)  routing T_16_15.lc_trk_g1_5 <X> T_16_15.wire_logic_cluster/lc_0/in_0
 (29 1)  (845 241)  (845 241)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g1_5 wire_logic_cluster/lc_0/in_0
 (30 1)  (846 241)  (846 241)  routing T_16_15.lc_trk_g3_6 <X> T_16_15.wire_logic_cluster/lc_0/in_1
 (31 1)  (847 241)  (847 241)  routing T_16_15.lc_trk_g0_3 <X> T_16_15.wire_logic_cluster/lc_0/in_3
 (47 1)  (863 241)  (863 241)  Enable bit of Mux _out_links/OutMux8_0 => wire_logic_cluster/lc_0/out sp4_h_l_21
 (51 1)  (867 241)  (867 241)  Enable bit of Mux _out_links/OutMux2_0 => wire_logic_cluster/lc_0/out sp4_v_t_21
 (0 2)  (816 242)  (816 242)  routing T_16_15.glb_netwk_2 <X> T_16_15.wire_logic_cluster/lc_7/clk
 (2 2)  (818 242)  (818 242)  Enable bit of Mux _global_links/clk_mux => glb_netwk_2 wire_logic_cluster/lc_7/clk
 (14 2)  (830 242)  (830 242)  routing T_16_15.lft_op_4 <X> T_16_15.lc_trk_g0_4
 (21 2)  (837 242)  (837 242)  routing T_16_15.lft_op_7 <X> T_16_15.lc_trk_g0_7
 (22 2)  (838 242)  (838 242)  Enable bit of Mux _local_links/g0_mux_7 => lft_op_7 lc_trk_g0_7
 (24 2)  (840 242)  (840 242)  routing T_16_15.lft_op_7 <X> T_16_15.lc_trk_g0_7
 (15 3)  (831 243)  (831 243)  routing T_16_15.lft_op_4 <X> T_16_15.lc_trk_g0_4
 (17 3)  (833 243)  (833 243)  Enable bit of Mux _local_links/g0_mux_4 => lft_op_4 lc_trk_g0_4
 (21 4)  (837 244)  (837 244)  routing T_16_15.sp4_v_b_3 <X> T_16_15.lc_trk_g1_3
 (22 4)  (838 244)  (838 244)  Enable bit of Mux _local_links/g1_mux_3 => sp4_v_b_3 lc_trk_g1_3
 (23 4)  (839 244)  (839 244)  routing T_16_15.sp4_v_b_3 <X> T_16_15.lc_trk_g1_3
 (27 4)  (843 244)  (843 244)  routing T_16_15.lc_trk_g1_2 <X> T_16_15.wire_logic_cluster/lc_2/in_1
 (29 4)  (845 244)  (845 244)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_1
 (31 4)  (847 244)  (847 244)  routing T_16_15.lc_trk_g0_7 <X> T_16_15.wire_logic_cluster/lc_2/in_3
 (32 4)  (848 244)  (848 244)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g0_7 wire_logic_cluster/lc_2/in_3
 (37 4)  (853 244)  (853 244)  LC_2 Logic Functioning bit
 (39 4)  (855 244)  (855 244)  LC_2 Logic Functioning bit
 (5 5)  (821 245)  (821 245)  routing T_16_15.sp4_h_r_3 <X> T_16_15.sp4_v_b_3
 (22 5)  (838 245)  (838 245)  Enable bit of Mux _local_links/g1_mux_2 => bot_op_2 lc_trk_g1_2
 (24 5)  (840 245)  (840 245)  routing T_16_15.bot_op_2 <X> T_16_15.lc_trk_g1_2
 (26 5)  (842 245)  (842 245)  routing T_16_15.lc_trk_g0_2 <X> T_16_15.wire_logic_cluster/lc_2/in_0
 (29 5)  (845 245)  (845 245)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_2 wire_logic_cluster/lc_2/in_0
 (30 5)  (846 245)  (846 245)  routing T_16_15.lc_trk_g1_2 <X> T_16_15.wire_logic_cluster/lc_2/in_1
 (31 5)  (847 245)  (847 245)  routing T_16_15.lc_trk_g0_7 <X> T_16_15.wire_logic_cluster/lc_2/in_3
 (36 5)  (852 245)  (852 245)  LC_2 Logic Functioning bit
 (38 5)  (854 245)  (854 245)  LC_2 Logic Functioning bit
 (41 5)  (857 245)  (857 245)  LC_2 Logic Functioning bit
 (43 5)  (859 245)  (859 245)  LC_2 Logic Functioning bit
 (11 6)  (827 246)  (827 246)  routing T_16_15.sp4_h_l_37 <X> T_16_15.sp4_v_t_40
 (16 6)  (832 246)  (832 246)  routing T_16_15.sp4_v_b_13 <X> T_16_15.lc_trk_g1_5
 (17 6)  (833 246)  (833 246)  Enable bit of Mux _local_links/g1_mux_5 => sp4_v_b_13 lc_trk_g1_5
 (18 6)  (834 246)  (834 246)  routing T_16_15.sp4_v_b_13 <X> T_16_15.lc_trk_g1_5
 (25 6)  (841 246)  (841 246)  routing T_16_15.wire_logic_cluster/lc_6/out <X> T_16_15.lc_trk_g1_6
 (18 7)  (834 247)  (834 247)  routing T_16_15.sp4_v_b_13 <X> T_16_15.lc_trk_g1_5
 (22 7)  (838 247)  (838 247)  Enable bit of Mux _local_links/g1_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g1_6
 (15 8)  (831 248)  (831 248)  routing T_16_15.tnl_op_1 <X> T_16_15.lc_trk_g2_1
 (17 8)  (833 248)  (833 248)  Enable bit of Mux _local_links/g2_mux_1 => tnl_op_1 lc_trk_g2_1
 (32 8)  (848 248)  (848 248)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_1 wire_logic_cluster/lc_4/in_3
 (33 8)  (849 248)  (849 248)  routing T_16_15.lc_trk_g2_1 <X> T_16_15.wire_logic_cluster/lc_4/in_3
 (40 8)  (856 248)  (856 248)  LC_4 Logic Functioning bit
 (42 8)  (858 248)  (858 248)  LC_4 Logic Functioning bit
 (18 9)  (834 249)  (834 249)  routing T_16_15.tnl_op_1 <X> T_16_15.lc_trk_g2_1
 (26 9)  (842 249)  (842 249)  routing T_16_15.lc_trk_g1_3 <X> T_16_15.wire_logic_cluster/lc_4/in_0
 (27 9)  (843 249)  (843 249)  routing T_16_15.lc_trk_g1_3 <X> T_16_15.wire_logic_cluster/lc_4/in_0
 (29 9)  (845 249)  (845 249)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g1_3 wire_logic_cluster/lc_4/in_0
 (41 9)  (857 249)  (857 249)  LC_4 Logic Functioning bit
 (43 9)  (859 249)  (859 249)  LC_4 Logic Functioning bit
 (6 10)  (822 250)  (822 250)  routing T_16_15.sp4_v_b_3 <X> T_16_15.sp4_v_t_43
 (27 10)  (843 250)  (843 250)  routing T_16_15.lc_trk_g1_5 <X> T_16_15.wire_logic_cluster/lc_5/in_1
 (29 10)  (845 250)  (845 250)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (846 250)  (846 250)  routing T_16_15.lc_trk_g1_5 <X> T_16_15.wire_logic_cluster/lc_5/in_1
 (31 10)  (847 250)  (847 250)  routing T_16_15.lc_trk_g0_4 <X> T_16_15.wire_logic_cluster/lc_5/in_3
 (32 10)  (848 250)  (848 250)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g0_4 wire_logic_cluster/lc_5/in_3
 (36 10)  (852 250)  (852 250)  LC_5 Logic Functioning bit
 (37 10)  (853 250)  (853 250)  LC_5 Logic Functioning bit
 (38 10)  (854 250)  (854 250)  LC_5 Logic Functioning bit
 (39 10)  (855 250)  (855 250)  LC_5 Logic Functioning bit
 (40 10)  (856 250)  (856 250)  LC_5 Logic Functioning bit
 (42 10)  (858 250)  (858 250)  LC_5 Logic Functioning bit
 (43 10)  (859 250)  (859 250)  LC_5 Logic Functioning bit
 (50 10)  (866 250)  (866 250)  Cascade bit: LH_LC05_inmux02_5

 (5 11)  (821 251)  (821 251)  routing T_16_15.sp4_v_b_3 <X> T_16_15.sp4_v_t_43
 (26 11)  (842 251)  (842 251)  routing T_16_15.lc_trk_g1_2 <X> T_16_15.wire_logic_cluster/lc_5/in_0
 (27 11)  (843 251)  (843 251)  routing T_16_15.lc_trk_g1_2 <X> T_16_15.wire_logic_cluster/lc_5/in_0
 (29 11)  (845 251)  (845 251)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g1_2 wire_logic_cluster/lc_5/in_0
 (36 11)  (852 251)  (852 251)  LC_5 Logic Functioning bit
 (37 11)  (853 251)  (853 251)  LC_5 Logic Functioning bit
 (38 11)  (854 251)  (854 251)  LC_5 Logic Functioning bit
 (39 11)  (855 251)  (855 251)  LC_5 Logic Functioning bit
 (40 11)  (856 251)  (856 251)  LC_5 Logic Functioning bit
 (42 11)  (858 251)  (858 251)  LC_5 Logic Functioning bit
 (25 12)  (841 252)  (841 252)  routing T_16_15.wire_logic_cluster/lc_2/out <X> T_16_15.lc_trk_g3_2
 (27 12)  (843 252)  (843 252)  routing T_16_15.lc_trk_g3_2 <X> T_16_15.wire_logic_cluster/lc_6/in_1
 (28 12)  (844 252)  (844 252)  routing T_16_15.lc_trk_g3_2 <X> T_16_15.wire_logic_cluster/lc_6/in_1
 (29 12)  (845 252)  (845 252)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_2 wire_logic_cluster/lc_6/in_1
 (31 12)  (847 252)  (847 252)  routing T_16_15.lc_trk_g1_6 <X> T_16_15.wire_logic_cluster/lc_6/in_3
 (32 12)  (848 252)  (848 252)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_6 wire_logic_cluster/lc_6/in_3
 (34 12)  (850 252)  (850 252)  routing T_16_15.lc_trk_g1_6 <X> T_16_15.wire_logic_cluster/lc_6/in_3
 (36 12)  (852 252)  (852 252)  LC_6 Logic Functioning bit
 (37 12)  (853 252)  (853 252)  LC_6 Logic Functioning bit
 (38 12)  (854 252)  (854 252)  LC_6 Logic Functioning bit
 (41 12)  (857 252)  (857 252)  LC_6 Logic Functioning bit
 (42 12)  (858 252)  (858 252)  LC_6 Logic Functioning bit
 (43 12)  (859 252)  (859 252)  LC_6 Logic Functioning bit
 (45 12)  (861 252)  (861 252)  LC_6 Logic Functioning bit
 (50 12)  (866 252)  (866 252)  Cascade bit: LH_LC06_inmux02_5

 (51 12)  (867 252)  (867 252)  Enable bit of Mux _out_links/OutMux2_6 => wire_logic_cluster/lc_6/out sp4_v_t_33
 (22 13)  (838 253)  (838 253)  Enable bit of Mux _local_links/g3_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g3_2
 (29 13)  (845 253)  (845 253)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g0_0 wire_logic_cluster/lc_6/in_0
 (30 13)  (846 253)  (846 253)  routing T_16_15.lc_trk_g3_2 <X> T_16_15.wire_logic_cluster/lc_6/in_1
 (31 13)  (847 253)  (847 253)  routing T_16_15.lc_trk_g1_6 <X> T_16_15.wire_logic_cluster/lc_6/in_3
 (36 13)  (852 253)  (852 253)  LC_6 Logic Functioning bit
 (37 13)  (853 253)  (853 253)  LC_6 Logic Functioning bit
 (38 13)  (854 253)  (854 253)  LC_6 Logic Functioning bit
 (39 13)  (855 253)  (855 253)  LC_6 Logic Functioning bit
 (41 13)  (857 253)  (857 253)  LC_6 Logic Functioning bit
 (42 13)  (858 253)  (858 253)  LC_6 Logic Functioning bit
 (43 13)  (859 253)  (859 253)  LC_6 Logic Functioning bit
 (53 13)  (869 253)  (869 253)  Enable bit of Mux _out_links/OutMuxb_6 => wire_logic_cluster/lc_6/out sp4_r_v_b_45
 (11 14)  (827 254)  (827 254)  routing T_16_15.sp4_v_b_8 <X> T_16_15.sp4_v_t_46
 (12 15)  (828 255)  (828 255)  routing T_16_15.sp4_v_b_8 <X> T_16_15.sp4_v_t_46
 (22 15)  (838 255)  (838 255)  Enable bit of Mux _local_links/g3_mux_6 => tnl_op_6 lc_trk_g3_6
 (24 15)  (840 255)  (840 255)  routing T_16_15.tnl_op_6 <X> T_16_15.lc_trk_g3_6
 (25 15)  (841 255)  (841 255)  routing T_16_15.tnl_op_6 <X> T_16_15.lc_trk_g3_6


LogicTile_17_15

 (19 15)  (893 255)  (893 255)  Enable bit of Mux _span_links/cross_mux_horz_2 => sp12_h_l_3 sp4_h_r_14


LogicTile_18_15

 (3 1)  (931 241)  (931 241)  routing T_18_15.sp12_h_l_23 <X> T_18_15.sp12_v_b_0
 (3 6)  (931 246)  (931 246)  routing T_18_15.sp12_h_r_0 <X> T_18_15.sp12_v_t_23
 (3 7)  (931 247)  (931 247)  routing T_18_15.sp12_h_r_0 <X> T_18_15.sp12_v_t_23
 (6 15)  (934 255)  (934 255)  routing T_18_15.sp4_h_r_9 <X> T_18_15.sp4_h_l_44


LogicTile_20_15

 (3 2)  (1039 242)  (1039 242)  routing T_20_15.sp12_h_r_0 <X> T_20_15.sp12_h_l_23
 (3 3)  (1039 243)  (1039 243)  routing T_20_15.sp12_h_r_0 <X> T_20_15.sp12_h_l_23


LogicTile_22_15

 (3 3)  (1147 243)  (1147 243)  routing T_22_15.sp12_v_b_0 <X> T_22_15.sp12_h_l_23
 (4 15)  (1148 255)  (1148 255)  routing T_22_15.sp4_v_b_4 <X> T_22_15.sp4_h_l_44


LogicTile_24_15

 (3 5)  (1255 245)  (1255 245)  routing T_24_15.sp12_h_l_23 <X> T_24_15.sp12_h_r_0


LogicTile_26_15

 (3 2)  (1351 242)  (1351 242)  routing T_26_15.sp12_h_r_0 <X> T_26_15.sp12_h_l_23
 (3 3)  (1351 243)  (1351 243)  routing T_26_15.sp12_h_r_0 <X> T_26_15.sp12_h_l_23


LogicTile_30_15

 (3 2)  (1567 242)  (1567 242)  routing T_30_15.sp12_h_r_0 <X> T_30_15.sp12_h_l_23
 (3 3)  (1567 243)  (1567 243)  routing T_30_15.sp12_h_r_0 <X> T_30_15.sp12_h_l_23


LogicTile_32_15

 (3 2)  (1675 242)  (1675 242)  routing T_32_15.sp12_h_r_0 <X> T_32_15.sp12_h_l_23
 (3 3)  (1675 243)  (1675 243)  routing T_32_15.sp12_h_r_0 <X> T_32_15.sp12_h_l_23


IO_Tile_33_15

 (16 0)  (1742 240)  (1742 240)  IOB_0 IO Functioning bit
 (3 1)  (1729 241)  (1729 241)  IO control bit: IORIGHT_REN_1

 (17 1)  (1743 241)  (1743 241)  Enable bit of Mux _out_links/OutMuxa_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_0
 (17 3)  (1743 243)  (1743 243)  IOB_0 IO Functioning bit
 (4 4)  (1730 244)  (1730 244)  routing T_33_15.span4_vert_b_12 <X> T_33_15.lc_trk_g0_4
 (10 4)  (1736 244)  (1736 244)  routing T_33_15.lc_trk_g1_4 <X> T_33_15.wire_io_cluster/io_0/OUT_ENB
 (11 4)  (1737 244)  (1737 244)  routing T_33_15.lc_trk_g1_4 <X> T_33_15.wire_io_cluster/io_0/OUT_ENB
 (13 4)  (1739 244)  (1739 244)  routing T_33_15.lc_trk_g0_6 <X> T_33_15.wire_io_cluster/io_0/D_OUT_0
 (17 4)  (1743 244)  (1743 244)  IOB_0 IO Functioning bit
 (5 5)  (1731 245)  (1731 245)  routing T_33_15.span4_vert_b_12 <X> T_33_15.lc_trk_g0_4
 (7 5)  (1733 245)  (1733 245)  Enable bit of Mux _local_links/g0_mux_4 => span4_vert_b_12 lc_trk_g0_4
 (11 5)  (1737 245)  (1737 245)  Enable bit of Mux _io_cluster/in_mux0_0 => lc_trk_g1_4 wire_io_cluster/io_0/OUT_ENB
 (12 5)  (1738 245)  (1738 245)  routing T_33_15.lc_trk_g0_6 <X> T_33_15.wire_io_cluster/io_0/D_OUT_0
 (13 5)  (1739 245)  (1739 245)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g0_6 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (1728 246)  (1728 246)  IO control bit: IORIGHT_REN_0

 (3 6)  (1729 246)  (1729 246)  IO control bit: IORIGHT_IE_1

 (4 7)  (1730 247)  (1730 247)  routing T_33_15.span4_vert_b_6 <X> T_33_15.lc_trk_g0_6
 (5 7)  (1731 247)  (1731 247)  routing T_33_15.span4_vert_b_6 <X> T_33_15.lc_trk_g0_6
 (7 7)  (1733 247)  (1733 247)  Enable bit of Mux _local_links/g0_mux_6 => span4_vert_b_6 lc_trk_g0_6
 (3 9)  (1729 249)  (1729 249)  IO control bit: IORIGHT_IE_0

 (4 9)  (1730 249)  (1730 249)  routing T_33_15.span12_horz_16 <X> T_33_15.lc_trk_g1_0
 (6 9)  (1732 249)  (1732 249)  routing T_33_15.span12_horz_16 <X> T_33_15.lc_trk_g1_0
 (7 9)  (1733 249)  (1733 249)  Enable bit of Mux _local_links/g1_mux_0 => span12_horz_16 lc_trk_g1_0
 (16 9)  (1742 249)  (1742 249)  Enable bit of Mux _out_links/OutMuxa_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_4
 (17 9)  (1743 249)  (1743 249)  Enable bit of Mux _out_links/OutMuxb_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_12
 (10 10)  (1736 250)  (1736 250)  routing T_33_15.lc_trk_g0_4 <X> T_33_15.wire_io_cluster/io_1/OUT_ENB
 (12 10)  (1738 250)  (1738 250)  routing T_33_15.lc_trk_g1_0 <X> T_33_15.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (1742 250)  (1742 250)  IOB_1 IO Functioning bit
 (11 11)  (1737 251)  (1737 251)  Enable bit of Mux _io_cluster/in_mux1_0 => lc_trk_g0_4 wire_io_cluster/io_1/OUT_ENB
 (13 11)  (1739 251)  (1739 251)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g1_0 wire_io_cluster/io_1/D_OUT_0
 (4 12)  (1730 252)  (1730 252)  routing T_33_15.span4_vert_b_12 <X> T_33_15.lc_trk_g1_4
 (5 13)  (1731 253)  (1731 253)  routing T_33_15.span4_vert_b_12 <X> T_33_15.lc_trk_g1_4
 (7 13)  (1733 253)  (1733 253)  Enable bit of Mux _local_links/g1_mux_4 => span4_vert_b_12 lc_trk_g1_4
 (17 13)  (1743 253)  (1743 253)  IOB_1 IO Functioning bit
 (17 14)  (1743 254)  (1743 254)  IOB_1 IO Functioning bit


IO_Tile_0_14

 (3 1)  (14 225)  (14 225)  IO control bit: IOLEFT_REN_1

 (2 6)  (15 230)  (15 230)  IO control bit: IOLEFT_REN_0

 (11 12)  (6 236)  (6 236)  routing T_0_14.span4_vert_b_3 <X> T_0_14.span4_vert_t_15


LogicTile_6_14

 (3 6)  (291 230)  (291 230)  routing T_6_14.sp12_h_r_0 <X> T_6_14.sp12_v_t_23
 (3 7)  (291 231)  (291 231)  routing T_6_14.sp12_h_r_0 <X> T_6_14.sp12_v_t_23


LogicTile_14_14

 (17 2)  (725 226)  (725 226)  Enable bit of Mux _local_links/g0_mux_5 => glb2local_1 lc_trk_g0_5
 (0 8)  (708 232)  (708 232)  routing T_14_14.glb_netwk_2 <X> T_14_14.glb2local_1
 (1 8)  (709 232)  (709 232)  Enable bit of Mux _local_links/global_mux_1 => glb_netwk_2 glb2local_1
 (31 8)  (739 232)  (739 232)  routing T_14_14.lc_trk_g0_5 <X> T_14_14.wire_logic_cluster/lc_4/in_3
 (32 8)  (740 232)  (740 232)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g0_5 wire_logic_cluster/lc_4/in_3
 (36 8)  (744 232)  (744 232)  LC_4 Logic Functioning bit
 (37 8)  (745 232)  (745 232)  LC_4 Logic Functioning bit
 (38 8)  (746 232)  (746 232)  LC_4 Logic Functioning bit
 (39 8)  (747 232)  (747 232)  LC_4 Logic Functioning bit
 (52 8)  (760 232)  (760 232)  Enable bit of Mux _out_links/OutMux3_4 => wire_logic_cluster/lc_4/out sp12_v_b_8
 (36 9)  (744 233)  (744 233)  LC_4 Logic Functioning bit
 (37 9)  (745 233)  (745 233)  LC_4 Logic Functioning bit
 (38 9)  (746 233)  (746 233)  LC_4 Logic Functioning bit
 (39 9)  (747 233)  (747 233)  LC_4 Logic Functioning bit
 (51 9)  (759 233)  (759 233)  Enable bit of Mux _out_links/OutMux1_4 => wire_logic_cluster/lc_4/out sp4_v_b_24


LogicTile_15_14

 (17 0)  (779 224)  (779 224)  Enable bit of Mux _local_links/g0_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g0_1
 (18 0)  (780 224)  (780 224)  routing T_15_14.wire_logic_cluster/lc_1/out <X> T_15_14.lc_trk_g0_1
 (0 2)  (762 226)  (762 226)  routing T_15_14.glb_netwk_2 <X> T_15_14.wire_logic_cluster/lc_7/clk
 (2 2)  (764 226)  (764 226)  Enable bit of Mux _global_links/clk_mux => glb_netwk_2 wire_logic_cluster/lc_7/clk
 (28 2)  (790 226)  (790 226)  routing T_15_14.lc_trk_g2_0 <X> T_15_14.wire_logic_cluster/lc_1/in_1
 (29 2)  (791 226)  (791 226)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_0 wire_logic_cluster/lc_1/in_1
 (32 2)  (794 226)  (794 226)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_2 wire_logic_cluster/lc_1/in_3
 (33 2)  (795 226)  (795 226)  routing T_15_14.lc_trk_g2_2 <X> T_15_14.wire_logic_cluster/lc_1/in_3
 (35 2)  (797 226)  (797 226)  routing T_15_14.lc_trk_g1_6 <X> T_15_14.input_2_1
 (36 2)  (798 226)  (798 226)  LC_1 Logic Functioning bit
 (38 2)  (800 226)  (800 226)  LC_1 Logic Functioning bit
 (41 2)  (803 226)  (803 226)  LC_1 Logic Functioning bit
 (43 2)  (805 226)  (805 226)  LC_1 Logic Functioning bit
 (45 2)  (807 226)  (807 226)  LC_1 Logic Functioning bit
 (29 3)  (791 227)  (791 227)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_1 wire_logic_cluster/lc_1/in_0
 (31 3)  (793 227)  (793 227)  routing T_15_14.lc_trk_g2_2 <X> T_15_14.wire_logic_cluster/lc_1/in_3
 (32 3)  (794 227)  (794 227)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g1_6 input_2_1
 (34 3)  (796 227)  (796 227)  routing T_15_14.lc_trk_g1_6 <X> T_15_14.input_2_1
 (35 3)  (797 227)  (797 227)  routing T_15_14.lc_trk_g1_6 <X> T_15_14.input_2_1
 (36 3)  (798 227)  (798 227)  LC_1 Logic Functioning bit
 (37 3)  (799 227)  (799 227)  LC_1 Logic Functioning bit
 (38 3)  (800 227)  (800 227)  LC_1 Logic Functioning bit
 (40 3)  (802 227)  (802 227)  LC_1 Logic Functioning bit
 (41 3)  (803 227)  (803 227)  LC_1 Logic Functioning bit
 (42 3)  (804 227)  (804 227)  LC_1 Logic Functioning bit
 (43 3)  (805 227)  (805 227)  LC_1 Logic Functioning bit
 (48 3)  (810 227)  (810 227)  Enable bit of Mux _out_links/OutMux1_1 => wire_logic_cluster/lc_1/out sp4_v_b_18
 (22 7)  (784 231)  (784 231)  Enable bit of Mux _local_links/g1_mux_6 => bot_op_6 lc_trk_g1_6
 (24 7)  (786 231)  (786 231)  routing T_15_14.bot_op_6 <X> T_15_14.lc_trk_g1_6
 (25 8)  (787 232)  (787 232)  routing T_15_14.rgt_op_2 <X> T_15_14.lc_trk_g2_2
 (15 9)  (777 233)  (777 233)  routing T_15_14.tnr_op_0 <X> T_15_14.lc_trk_g2_0
 (17 9)  (779 233)  (779 233)  Enable bit of Mux _local_links/g2_mux_0 => tnr_op_0 lc_trk_g2_0
 (22 9)  (784 233)  (784 233)  Enable bit of Mux _local_links/g2_mux_2 => rgt_op_2 lc_trk_g2_2
 (24 9)  (786 233)  (786 233)  routing T_15_14.rgt_op_2 <X> T_15_14.lc_trk_g2_2
 (0 14)  (762 238)  (762 238)  routing T_15_14.glb_netwk_6 <X> T_15_14.wire_logic_cluster/lc_7/s_r
 (1 14)  (763 238)  (763 238)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_6 wire_logic_cluster/lc_7/s_r
 (0 15)  (762 239)  (762 239)  routing T_15_14.glb_netwk_6 <X> T_15_14.wire_logic_cluster/lc_7/s_r


LogicTile_16_14

 (0 2)  (816 226)  (816 226)  routing T_16_14.glb_netwk_2 <X> T_16_14.wire_logic_cluster/lc_7/clk
 (2 2)  (818 226)  (818 226)  Enable bit of Mux _global_links/clk_mux => glb_netwk_2 wire_logic_cluster/lc_7/clk
 (25 2)  (841 226)  (841 226)  routing T_16_14.sp4_v_t_3 <X> T_16_14.lc_trk_g0_6
 (27 2)  (843 226)  (843 226)  routing T_16_14.lc_trk_g1_5 <X> T_16_14.wire_logic_cluster/lc_1/in_1
 (29 2)  (845 226)  (845 226)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_5 wire_logic_cluster/lc_1/in_1
 (30 2)  (846 226)  (846 226)  routing T_16_14.lc_trk_g1_5 <X> T_16_14.wire_logic_cluster/lc_1/in_1
 (31 2)  (847 226)  (847 226)  routing T_16_14.lc_trk_g0_6 <X> T_16_14.wire_logic_cluster/lc_1/in_3
 (32 2)  (848 226)  (848 226)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_6 wire_logic_cluster/lc_1/in_3
 (37 2)  (853 226)  (853 226)  LC_1 Logic Functioning bit
 (39 2)  (855 226)  (855 226)  LC_1 Logic Functioning bit
 (40 2)  (856 226)  (856 226)  LC_1 Logic Functioning bit
 (41 2)  (857 226)  (857 226)  LC_1 Logic Functioning bit
 (42 2)  (858 226)  (858 226)  LC_1 Logic Functioning bit
 (43 2)  (859 226)  (859 226)  LC_1 Logic Functioning bit
 (22 3)  (838 227)  (838 227)  Enable bit of Mux _local_links/g0_mux_6 => sp4_v_t_3 lc_trk_g0_6
 (23 3)  (839 227)  (839 227)  routing T_16_14.sp4_v_t_3 <X> T_16_14.lc_trk_g0_6
 (25 3)  (841 227)  (841 227)  routing T_16_14.sp4_v_t_3 <X> T_16_14.lc_trk_g0_6
 (31 3)  (847 227)  (847 227)  routing T_16_14.lc_trk_g0_6 <X> T_16_14.wire_logic_cluster/lc_1/in_3
 (37 3)  (853 227)  (853 227)  LC_1 Logic Functioning bit
 (39 3)  (855 227)  (855 227)  LC_1 Logic Functioning bit
 (40 3)  (856 227)  (856 227)  LC_1 Logic Functioning bit
 (41 3)  (857 227)  (857 227)  LC_1 Logic Functioning bit
 (42 3)  (858 227)  (858 227)  LC_1 Logic Functioning bit
 (43 3)  (859 227)  (859 227)  LC_1 Logic Functioning bit
 (27 4)  (843 228)  (843 228)  routing T_16_14.lc_trk_g3_6 <X> T_16_14.wire_logic_cluster/lc_2/in_1
 (28 4)  (844 228)  (844 228)  routing T_16_14.lc_trk_g3_6 <X> T_16_14.wire_logic_cluster/lc_2/in_1
 (29 4)  (845 228)  (845 228)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_6 wire_logic_cluster/lc_2/in_1
 (30 4)  (846 228)  (846 228)  routing T_16_14.lc_trk_g3_6 <X> T_16_14.wire_logic_cluster/lc_2/in_1
 (32 4)  (848 228)  (848 228)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_2 wire_logic_cluster/lc_2/in_3
 (33 4)  (849 228)  (849 228)  routing T_16_14.lc_trk_g3_2 <X> T_16_14.wire_logic_cluster/lc_2/in_3
 (34 4)  (850 228)  (850 228)  routing T_16_14.lc_trk_g3_2 <X> T_16_14.wire_logic_cluster/lc_2/in_3
 (36 4)  (852 228)  (852 228)  LC_2 Logic Functioning bit
 (38 4)  (854 228)  (854 228)  LC_2 Logic Functioning bit
 (41 4)  (857 228)  (857 228)  LC_2 Logic Functioning bit
 (43 4)  (859 228)  (859 228)  LC_2 Logic Functioning bit
 (45 4)  (861 228)  (861 228)  LC_2 Logic Functioning bit
 (50 4)  (866 228)  (866 228)  Cascade bit: LH_LC02_inmux02_5

 (14 5)  (830 229)  (830 229)  routing T_16_14.top_op_0 <X> T_16_14.lc_trk_g1_0
 (15 5)  (831 229)  (831 229)  routing T_16_14.top_op_0 <X> T_16_14.lc_trk_g1_0
 (17 5)  (833 229)  (833 229)  Enable bit of Mux _local_links/g1_mux_0 => top_op_0 lc_trk_g1_0
 (27 5)  (843 229)  (843 229)  routing T_16_14.lc_trk_g3_1 <X> T_16_14.wire_logic_cluster/lc_2/in_0
 (28 5)  (844 229)  (844 229)  routing T_16_14.lc_trk_g3_1 <X> T_16_14.wire_logic_cluster/lc_2/in_0
 (29 5)  (845 229)  (845 229)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_1 wire_logic_cluster/lc_2/in_0
 (30 5)  (846 229)  (846 229)  routing T_16_14.lc_trk_g3_6 <X> T_16_14.wire_logic_cluster/lc_2/in_1
 (31 5)  (847 229)  (847 229)  routing T_16_14.lc_trk_g3_2 <X> T_16_14.wire_logic_cluster/lc_2/in_3
 (39 5)  (855 229)  (855 229)  LC_2 Logic Functioning bit
 (15 6)  (831 230)  (831 230)  routing T_16_14.sp4_v_b_21 <X> T_16_14.lc_trk_g1_5
 (16 6)  (832 230)  (832 230)  routing T_16_14.sp4_v_b_21 <X> T_16_14.lc_trk_g1_5
 (17 6)  (833 230)  (833 230)  Enable bit of Mux _local_links/g1_mux_5 => sp4_v_b_21 lc_trk_g1_5
 (16 12)  (832 236)  (832 236)  routing T_16_14.sp4_v_t_12 <X> T_16_14.lc_trk_g3_1
 (17 12)  (833 236)  (833 236)  Enable bit of Mux _local_links/g3_mux_1 => sp4_v_t_12 lc_trk_g3_1
 (18 12)  (834 236)  (834 236)  routing T_16_14.sp4_v_t_12 <X> T_16_14.lc_trk_g3_1
 (25 12)  (841 236)  (841 236)  routing T_16_14.wire_logic_cluster/lc_2/out <X> T_16_14.lc_trk_g3_2
 (32 12)  (848 236)  (848 236)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_0 wire_logic_cluster/lc_6/in_3
 (34 12)  (850 236)  (850 236)  routing T_16_14.lc_trk_g1_0 <X> T_16_14.wire_logic_cluster/lc_6/in_3
 (36 12)  (852 236)  (852 236)  LC_6 Logic Functioning bit
 (38 12)  (854 236)  (854 236)  LC_6 Logic Functioning bit
 (45 12)  (861 236)  (861 236)  LC_6 Logic Functioning bit
 (22 13)  (838 237)  (838 237)  Enable bit of Mux _local_links/g3_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g3_2
 (27 13)  (843 237)  (843 237)  routing T_16_14.lc_trk_g3_1 <X> T_16_14.wire_logic_cluster/lc_6/in_0
 (28 13)  (844 237)  (844 237)  routing T_16_14.lc_trk_g3_1 <X> T_16_14.wire_logic_cluster/lc_6/in_0
 (29 13)  (845 237)  (845 237)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_1 wire_logic_cluster/lc_6/in_0
 (37 13)  (853 237)  (853 237)  LC_6 Logic Functioning bit
 (39 13)  (855 237)  (855 237)  LC_6 Logic Functioning bit
 (25 14)  (841 238)  (841 238)  routing T_16_14.wire_logic_cluster/lc_6/out <X> T_16_14.lc_trk_g3_6
 (22 15)  (838 239)  (838 239)  Enable bit of Mux _local_links/g3_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g3_6


LogicTile_17_14

 (4 6)  (878 230)  (878 230)  routing T_17_14.sp4_h_r_3 <X> T_17_14.sp4_v_t_38
 (5 7)  (879 231)  (879 231)  routing T_17_14.sp4_h_r_3 <X> T_17_14.sp4_v_t_38


LogicTile_18_14

 (3 2)  (931 226)  (931 226)  routing T_18_14.sp12_h_r_0 <X> T_18_14.sp12_h_l_23
 (3 3)  (931 227)  (931 227)  routing T_18_14.sp12_h_r_0 <X> T_18_14.sp12_h_l_23
 (3 6)  (931 230)  (931 230)  routing T_18_14.sp12_h_r_0 <X> T_18_14.sp12_v_t_23
 (3 7)  (931 231)  (931 231)  routing T_18_14.sp12_h_r_0 <X> T_18_14.sp12_v_t_23
 (19 15)  (947 239)  (947 239)  Enable bit of Mux _span_links/cross_mux_horz_2 => sp12_h_l_3 sp4_h_r_14


LogicTile_19_14

 (4 4)  (986 228)  (986 228)  routing T_19_14.sp4_v_t_38 <X> T_19_14.sp4_v_b_3
 (9 9)  (991 233)  (991 233)  routing T_19_14.sp4_v_t_46 <X> T_19_14.sp4_v_b_7
 (10 9)  (992 233)  (992 233)  routing T_19_14.sp4_v_t_46 <X> T_19_14.sp4_v_b_7


LogicTile_22_14

 (19 4)  (1163 228)  (1163 228)  Enable bit of Mux _span_links/cross_mux_vert_5 => sp12_v_b_11 sp4_v_b_17
 (3 6)  (1147 230)  (1147 230)  routing T_22_14.sp12_v_b_0 <X> T_22_14.sp12_v_t_23


LogicTile_28_14

 (3 3)  (1459 227)  (1459 227)  routing T_28_14.sp12_v_b_0 <X> T_28_14.sp12_h_l_23


LogicTile_30_14

 (3 2)  (1567 226)  (1567 226)  routing T_30_14.sp12_h_r_0 <X> T_30_14.sp12_h_l_23
 (3 3)  (1567 227)  (1567 227)  routing T_30_14.sp12_h_r_0 <X> T_30_14.sp12_h_l_23
 (6 8)  (1570 232)  (1570 232)  routing T_30_14.sp4_h_r_1 <X> T_30_14.sp4_v_b_6


IO_Tile_33_14

 (3 1)  (1729 225)  (1729 225)  IO control bit: IORIGHT_REN_1

 (11 1)  (1737 225)  (1737 225)  routing T_33_14.span4_vert_t_12 <X> T_33_14.span4_horz_25
 (5 2)  (1731 226)  (1731 226)  routing T_33_14.span4_vert_b_11 <X> T_33_14.lc_trk_g0_3
 (7 2)  (1733 226)  (1733 226)  Enable bit of Mux _local_links/g0_mux_3 => span4_vert_b_11 lc_trk_g0_3
 (8 2)  (1734 226)  (1734 226)  routing T_33_14.span4_vert_b_11 <X> T_33_14.lc_trk_g0_3
 (2 6)  (1728 230)  (1728 230)  IO control bit: IORIGHT_REN_0

 (3 6)  (1729 230)  (1729 230)  IO control bit: IORIGHT_IE_1

 (5 8)  (1731 232)  (1731 232)  routing T_33_14.span4_horz_25 <X> T_33_14.lc_trk_g1_1
 (6 8)  (1732 232)  (1732 232)  routing T_33_14.span4_horz_25 <X> T_33_14.lc_trk_g1_1
 (7 8)  (1733 232)  (1733 232)  Enable bit of Mux _local_links/g1_mux_1 => span4_horz_25 lc_trk_g1_1
 (8 9)  (1734 233)  (1734 233)  routing T_33_14.span4_horz_25 <X> T_33_14.lc_trk_g1_1
 (16 9)  (1742 233)  (1742 233)  Enable bit of Mux _out_links/OutMuxa_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_4
 (11 10)  (1737 234)  (1737 234)  routing T_33_14.lc_trk_g1_1 <X> T_33_14.wire_io_cluster/io_1/OUT_ENB
 (16 10)  (1742 234)  (1742 234)  IOB_1 IO Functioning bit
 (11 11)  (1737 235)  (1737 235)  Enable bit of Mux _io_cluster/in_mux1_0 => lc_trk_g1_1 wire_io_cluster/io_1/OUT_ENB
 (12 11)  (1738 235)  (1738 235)  routing T_33_14.lc_trk_g0_3 <X> T_33_14.wire_io_cluster/io_1/D_OUT_0
 (13 11)  (1739 235)  (1739 235)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_3 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (1743 237)  (1743 237)  IOB_1 IO Functioning bit
 (17 14)  (1743 238)  (1743 238)  IOB_1 IO Functioning bit


IO_Tile_0_13

 (3 1)  (14 209)  (14 209)  IO control bit: IOLEFT_REN_1

 (13 3)  (4 211)  (4 211)  routing T_0_13.span4_horz_7 <X> T_0_13.span4_vert_b_1
 (14 3)  (3 211)  (3 211)  routing T_0_13.span4_horz_7 <X> T_0_13.span4_vert_b_1
 (2 6)  (15 214)  (15 214)  IO control bit: IOLEFT_REN_0



LogicTile_4_13

 (8 10)  (188 218)  (188 218)  routing T_4_13.sp4_v_t_36 <X> T_4_13.sp4_h_l_42
 (9 10)  (189 218)  (189 218)  routing T_4_13.sp4_v_t_36 <X> T_4_13.sp4_h_l_42
 (10 10)  (190 218)  (190 218)  routing T_4_13.sp4_v_t_36 <X> T_4_13.sp4_h_l_42


LogicTile_5_13

 (3 4)  (237 212)  (237 212)  routing T_5_13.sp12_v_t_23 <X> T_5_13.sp12_h_r_0


RAM_Tile_8_13

 (3 4)  (399 212)  (399 212)  routing T_8_13.sp12_v_b_0 <X> T_8_13.sp12_h_r_0
 (3 5)  (399 213)  (399 213)  routing T_8_13.sp12_v_b_0 <X> T_8_13.sp12_h_r_0


LogicTile_9_13

 (2 0)  (440 208)  (440 208)  Enable bit of Mux _span_links/cross_mux_horz_4 => sp12_h_r_8 sp4_h_l_5


LogicTile_12_13

 (2 0)  (602 208)  (602 208)  Enable bit of Mux _span_links/cross_mux_horz_4 => sp12_h_r_8 sp4_h_l_5
 (13 4)  (613 212)  (613 212)  routing T_12_13.sp4_h_l_40 <X> T_12_13.sp4_v_b_5
 (26 4)  (626 212)  (626 212)  routing T_12_13.lc_trk_g3_7 <X> T_12_13.wire_logic_cluster/lc_2/in_0
 (28 4)  (628 212)  (628 212)  routing T_12_13.lc_trk_g2_1 <X> T_12_13.wire_logic_cluster/lc_2/in_1
 (29 4)  (629 212)  (629 212)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_1 wire_logic_cluster/lc_2/in_1
 (31 4)  (631 212)  (631 212)  routing T_12_13.lc_trk_g2_5 <X> T_12_13.wire_logic_cluster/lc_2/in_3
 (32 4)  (632 212)  (632 212)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_5 wire_logic_cluster/lc_2/in_3
 (33 4)  (633 212)  (633 212)  routing T_12_13.lc_trk_g2_5 <X> T_12_13.wire_logic_cluster/lc_2/in_3
 (36 4)  (636 212)  (636 212)  LC_2 Logic Functioning bit
 (38 4)  (638 212)  (638 212)  LC_2 Logic Functioning bit
 (41 4)  (641 212)  (641 212)  LC_2 Logic Functioning bit
 (43 4)  (643 212)  (643 212)  LC_2 Logic Functioning bit
 (47 4)  (647 212)  (647 212)  Enable bit of Mux _out_links/OutMux5_2 => wire_logic_cluster/lc_2/out sp12_h_r_12
 (12 5)  (612 213)  (612 213)  routing T_12_13.sp4_h_l_40 <X> T_12_13.sp4_v_b_5
 (16 5)  (616 213)  (616 213)  routing T_12_13.sp12_h_r_8 <X> T_12_13.lc_trk_g1_0
 (17 5)  (617 213)  (617 213)  Enable bit of Mux _local_links/g1_mux_0 => sp12_h_r_8 lc_trk_g1_0
 (26 5)  (626 213)  (626 213)  routing T_12_13.lc_trk_g3_7 <X> T_12_13.wire_logic_cluster/lc_2/in_0
 (27 5)  (627 213)  (627 213)  routing T_12_13.lc_trk_g3_7 <X> T_12_13.wire_logic_cluster/lc_2/in_0
 (28 5)  (628 213)  (628 213)  routing T_12_13.lc_trk_g3_7 <X> T_12_13.wire_logic_cluster/lc_2/in_0
 (29 5)  (629 213)  (629 213)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_7 wire_logic_cluster/lc_2/in_0
 (36 5)  (636 213)  (636 213)  LC_2 Logic Functioning bit
 (38 5)  (638 213)  (638 213)  LC_2 Logic Functioning bit
 (40 5)  (640 213)  (640 213)  LC_2 Logic Functioning bit
 (42 5)  (642 213)  (642 213)  LC_2 Logic Functioning bit
 (15 8)  (615 216)  (615 216)  routing T_12_13.sp4_v_t_28 <X> T_12_13.lc_trk_g2_1
 (16 8)  (616 216)  (616 216)  routing T_12_13.sp4_v_t_28 <X> T_12_13.lc_trk_g2_1
 (17 8)  (617 216)  (617 216)  Enable bit of Mux _local_links/g2_mux_1 => sp4_v_t_28 lc_trk_g2_1
 (14 9)  (614 217)  (614 217)  routing T_12_13.sp4_r_v_b_32 <X> T_12_13.lc_trk_g2_0
 (17 9)  (617 217)  (617 217)  Enable bit of Mux _local_links/g2_mux_0 => sp4_r_v_b_32 lc_trk_g2_0
 (16 10)  (616 218)  (616 218)  routing T_12_13.sp4_v_t_16 <X> T_12_13.lc_trk_g2_5
 (17 10)  (617 218)  (617 218)  Enable bit of Mux _local_links/g2_mux_5 => sp4_v_t_16 lc_trk_g2_5
 (18 10)  (618 218)  (618 218)  routing T_12_13.sp4_v_t_16 <X> T_12_13.lc_trk_g2_5
 (32 10)  (632 218)  (632 218)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_0 wire_logic_cluster/lc_5/in_3
 (33 10)  (633 218)  (633 218)  routing T_12_13.lc_trk_g2_0 <X> T_12_13.wire_logic_cluster/lc_5/in_3
 (36 10)  (636 218)  (636 218)  LC_5 Logic Functioning bit
 (38 10)  (638 218)  (638 218)  LC_5 Logic Functioning bit
 (46 10)  (646 218)  (646 218)  Enable bit of Mux _out_links/OutMux7_5 => wire_logic_cluster/lc_5/out sp4_h_l_15
 (27 11)  (627 219)  (627 219)  routing T_12_13.lc_trk_g1_0 <X> T_12_13.wire_logic_cluster/lc_5/in_0
 (29 11)  (629 219)  (629 219)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g1_0 wire_logic_cluster/lc_5/in_0
 (37 11)  (637 219)  (637 219)  LC_5 Logic Functioning bit
 (39 11)  (639 219)  (639 219)  LC_5 Logic Functioning bit
 (22 14)  (622 222)  (622 222)  Enable bit of Mux _local_links/g3_mux_7 => sp12_v_b_23 lc_trk_g3_7
 (23 14)  (623 222)  (623 222)  routing T_12_13.sp12_v_b_23 <X> T_12_13.lc_trk_g3_7
 (21 15)  (621 223)  (621 223)  routing T_12_13.sp12_v_b_23 <X> T_12_13.lc_trk_g3_7


LogicTile_14_13

 (12 3)  (720 211)  (720 211)  routing T_14_13.sp4_h_l_39 <X> T_14_13.sp4_v_t_39
 (11 10)  (719 218)  (719 218)  routing T_14_13.sp4_v_b_0 <X> T_14_13.sp4_v_t_45
 (13 10)  (721 218)  (721 218)  routing T_14_13.sp4_v_b_0 <X> T_14_13.sp4_v_t_45


LogicTile_15_13

 (25 0)  (787 208)  (787 208)  routing T_15_13.sp4_v_b_2 <X> T_15_13.lc_trk_g0_2
 (22 1)  (784 209)  (784 209)  Enable bit of Mux _local_links/g0_mux_2 => sp4_v_b_2 lc_trk_g0_2
 (23 1)  (785 209)  (785 209)  routing T_15_13.sp4_v_b_2 <X> T_15_13.lc_trk_g0_2
 (11 6)  (773 214)  (773 214)  routing T_15_13.sp4_v_b_2 <X> T_15_13.sp4_v_t_40
 (28 6)  (790 214)  (790 214)  routing T_15_13.lc_trk_g2_4 <X> T_15_13.wire_logic_cluster/lc_3/in_1
 (29 6)  (791 214)  (791 214)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_4 wire_logic_cluster/lc_3/in_1
 (30 6)  (792 214)  (792 214)  routing T_15_13.lc_trk_g2_4 <X> T_15_13.wire_logic_cluster/lc_3/in_1
 (31 6)  (793 214)  (793 214)  routing T_15_13.lc_trk_g3_5 <X> T_15_13.wire_logic_cluster/lc_3/in_3
 (32 6)  (794 214)  (794 214)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_5 wire_logic_cluster/lc_3/in_3
 (33 6)  (795 214)  (795 214)  routing T_15_13.lc_trk_g3_5 <X> T_15_13.wire_logic_cluster/lc_3/in_3
 (34 6)  (796 214)  (796 214)  routing T_15_13.lc_trk_g3_5 <X> T_15_13.wire_logic_cluster/lc_3/in_3
 (36 6)  (798 214)  (798 214)  LC_3 Logic Functioning bit
 (37 6)  (799 214)  (799 214)  LC_3 Logic Functioning bit
 (38 6)  (800 214)  (800 214)  LC_3 Logic Functioning bit
 (39 6)  (801 214)  (801 214)  LC_3 Logic Functioning bit
 (41 6)  (803 214)  (803 214)  LC_3 Logic Functioning bit
 (43 6)  (805 214)  (805 214)  LC_3 Logic Functioning bit
 (51 6)  (813 214)  (813 214)  Enable bit of Mux _out_links/OutMux3_3 => wire_logic_cluster/lc_3/out sp12_v_b_6
 (12 7)  (774 215)  (774 215)  routing T_15_13.sp4_v_b_2 <X> T_15_13.sp4_v_t_40
 (28 7)  (790 215)  (790 215)  routing T_15_13.lc_trk_g2_1 <X> T_15_13.wire_logic_cluster/lc_3/in_0
 (29 7)  (791 215)  (791 215)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_1 wire_logic_cluster/lc_3/in_0
 (36 7)  (798 215)  (798 215)  LC_3 Logic Functioning bit
 (38 7)  (800 215)  (800 215)  LC_3 Logic Functioning bit
 (12 8)  (774 216)  (774 216)  routing T_15_13.sp4_v_b_2 <X> T_15_13.sp4_h_r_8
 (16 8)  (778 216)  (778 216)  routing T_15_13.sp4_v_b_33 <X> T_15_13.lc_trk_g2_1
 (17 8)  (779 216)  (779 216)  Enable bit of Mux _local_links/g2_mux_1 => sp4_v_b_33 lc_trk_g2_1
 (18 8)  (780 216)  (780 216)  routing T_15_13.sp4_v_b_33 <X> T_15_13.lc_trk_g2_1
 (11 9)  (773 217)  (773 217)  routing T_15_13.sp4_v_b_2 <X> T_15_13.sp4_h_r_8
 (13 9)  (775 217)  (775 217)  routing T_15_13.sp4_v_b_2 <X> T_15_13.sp4_h_r_8
 (18 9)  (780 217)  (780 217)  routing T_15_13.sp4_v_b_33 <X> T_15_13.lc_trk_g2_1
 (14 10)  (776 218)  (776 218)  routing T_15_13.sp4_v_t_17 <X> T_15_13.lc_trk_g2_4
 (16 11)  (778 219)  (778 219)  routing T_15_13.sp4_v_t_17 <X> T_15_13.lc_trk_g2_4
 (17 11)  (779 219)  (779 219)  Enable bit of Mux _local_links/g2_mux_4 => sp4_v_t_17 lc_trk_g2_4
 (31 12)  (793 220)  (793 220)  routing T_15_13.lc_trk_g3_4 <X> T_15_13.wire_logic_cluster/lc_6/in_3
 (32 12)  (794 220)  (794 220)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_4 wire_logic_cluster/lc_6/in_3
 (33 12)  (795 220)  (795 220)  routing T_15_13.lc_trk_g3_4 <X> T_15_13.wire_logic_cluster/lc_6/in_3
 (34 12)  (796 220)  (796 220)  routing T_15_13.lc_trk_g3_4 <X> T_15_13.wire_logic_cluster/lc_6/in_3
 (36 12)  (798 220)  (798 220)  LC_6 Logic Functioning bit
 (37 12)  (799 220)  (799 220)  LC_6 Logic Functioning bit
 (38 12)  (800 220)  (800 220)  LC_6 Logic Functioning bit
 (39 12)  (801 220)  (801 220)  LC_6 Logic Functioning bit
 (40 12)  (802 220)  (802 220)  LC_6 Logic Functioning bit
 (42 12)  (804 220)  (804 220)  LC_6 Logic Functioning bit
 (52 12)  (814 220)  (814 220)  Enable bit of Mux _out_links/OutMux3_6 => wire_logic_cluster/lc_6/out sp12_v_b_12
 (26 13)  (788 221)  (788 221)  routing T_15_13.lc_trk_g0_2 <X> T_15_13.wire_logic_cluster/lc_6/in_0
 (29 13)  (791 221)  (791 221)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g0_2 wire_logic_cluster/lc_6/in_0
 (36 13)  (798 221)  (798 221)  LC_6 Logic Functioning bit
 (37 13)  (799 221)  (799 221)  LC_6 Logic Functioning bit
 (38 13)  (800 221)  (800 221)  LC_6 Logic Functioning bit
 (39 13)  (801 221)  (801 221)  LC_6 Logic Functioning bit
 (41 13)  (803 221)  (803 221)  LC_6 Logic Functioning bit
 (43 13)  (805 221)  (805 221)  LC_6 Logic Functioning bit
 (4 14)  (766 222)  (766 222)  routing T_15_13.sp4_v_b_1 <X> T_15_13.sp4_v_t_44
 (6 14)  (768 222)  (768 222)  routing T_15_13.sp4_v_b_1 <X> T_15_13.sp4_v_t_44
 (14 14)  (776 222)  (776 222)  routing T_15_13.sp12_v_t_3 <X> T_15_13.lc_trk_g3_4
 (16 14)  (778 222)  (778 222)  routing T_15_13.sp4_v_b_37 <X> T_15_13.lc_trk_g3_5
 (17 14)  (779 222)  (779 222)  Enable bit of Mux _local_links/g3_mux_5 => sp4_v_b_37 lc_trk_g3_5
 (18 14)  (780 222)  (780 222)  routing T_15_13.sp4_v_b_37 <X> T_15_13.lc_trk_g3_5
 (10 15)  (772 223)  (772 223)  routing T_15_13.sp4_h_l_40 <X> T_15_13.sp4_v_t_47
 (14 15)  (776 223)  (776 223)  routing T_15_13.sp12_v_t_3 <X> T_15_13.lc_trk_g3_4
 (15 15)  (777 223)  (777 223)  routing T_15_13.sp12_v_t_3 <X> T_15_13.lc_trk_g3_4
 (17 15)  (779 223)  (779 223)  Enable bit of Mux _local_links/g3_mux_4 => sp12_v_t_3 lc_trk_g3_4
 (18 15)  (780 223)  (780 223)  routing T_15_13.sp4_v_b_37 <X> T_15_13.lc_trk_g3_5


LogicTile_18_13

 (3 5)  (931 213)  (931 213)  routing T_18_13.sp12_h_l_23 <X> T_18_13.sp12_h_r_0


LogicTile_19_13

 (10 3)  (992 211)  (992 211)  routing T_19_13.sp4_h_l_45 <X> T_19_13.sp4_v_t_36


LogicTile_20_13

 (3 0)  (1039 208)  (1039 208)  routing T_20_13.sp12_v_t_23 <X> T_20_13.sp12_v_b_0


LogicTile_28_13

 (3 6)  (1459 214)  (1459 214)  routing T_28_13.sp12_v_b_0 <X> T_28_13.sp12_v_t_23


LogicTile_30_13

 (3 1)  (1567 209)  (1567 209)  routing T_30_13.sp12_h_l_23 <X> T_30_13.sp12_v_b_0


LogicTile_31_13

 (4 9)  (1622 217)  (1622 217)  routing T_31_13.sp4_v_t_36 <X> T_31_13.sp4_h_r_6


IO_Tile_33_13

 (3 1)  (1729 209)  (1729 209)  IO control bit: IORIGHT_REN_1

 (2 6)  (1728 214)  (1728 214)  IO control bit: IORIGHT_REN_0

 (13 13)  (1739 221)  (1739 221)  routing T_33_13.span4_horz_19 <X> T_33_13.span4_vert_b_3
 (14 13)  (1740 221)  (1740 221)  routing T_33_13.span4_horz_19 <X> T_33_13.span4_vert_b_3


IO_Tile_0_12

 (16 0)  (1 192)  (1 192)  IOB_0 IO Functioning bit
 (3 1)  (14 193)  (14 193)  IO control bit: IOLEFT_REN_1

 (17 1)  (0 193)  (0 193)  Enable bit of Mux _out_links/OutMuxa_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_0
 (17 3)  (0 195)  (0 195)  IOB_0 IO Functioning bit
 (5 4)  (12 196)  (12 196)  routing T_0_12.span4_vert_b_5 <X> T_0_12.lc_trk_g0_5
 (7 4)  (10 196)  (10 196)  Enable bit of Mux _local_links/g0_mux_5 => span4_vert_b_5 lc_trk_g0_5
 (10 4)  (7 196)  (7 196)  routing T_0_12.lc_trk_g0_5 <X> T_0_12.wire_io_cluster/io_0/OUT_ENB
 (13 4)  (4 196)  (4 196)  routing T_0_12.lc_trk_g0_4 <X> T_0_12.wire_io_cluster/io_0/D_OUT_0
 (17 4)  (0 196)  (0 196)  IOB_0 IO Functioning bit
 (4 5)  (13 197)  (13 197)  routing T_0_12.span4_vert_b_4 <X> T_0_12.lc_trk_g0_4
 (5 5)  (12 197)  (12 197)  routing T_0_12.span4_vert_b_4 <X> T_0_12.lc_trk_g0_4
 (7 5)  (10 197)  (10 197)  Enable bit of Mux _local_links/g0_mux_4 => span4_vert_b_4 lc_trk_g0_4
 (8 5)  (9 197)  (9 197)  routing T_0_12.span4_vert_b_5 <X> T_0_12.lc_trk_g0_5
 (11 5)  (6 197)  (6 197)  Enable bit of Mux _io_cluster/in_mux0_0 => lc_trk_g0_5 wire_io_cluster/io_0/OUT_ENB
 (13 5)  (4 197)  (4 197)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g0_4 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (15 198)  (15 198)  IO control bit: IOLEFT_REN_0

 (3 6)  (14 198)  (14 198)  IO control bit: IOLEFT_IE_1

 (5 6)  (12 198)  (12 198)  routing T_0_12.span4_vert_b_7 <X> T_0_12.lc_trk_g0_7
 (7 6)  (10 198)  (10 198)  Enable bit of Mux _local_links/g0_mux_7 => span4_vert_b_7 lc_trk_g0_7
 (8 7)  (9 199)  (9 199)  routing T_0_12.span4_vert_b_7 <X> T_0_12.lc_trk_g0_7
 (3 9)  (14 201)  (14 201)  IO control bit: IOLEFT_IE_0

 (17 9)  (0 201)  (0 201)  Enable bit of Mux _out_links/OutMuxb_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_12
 (10 10)  (7 202)  (7 202)  routing T_0_12.lc_trk_g1_5 <X> T_0_12.wire_io_cluster/io_1/OUT_ENB
 (11 10)  (6 202)  (6 202)  routing T_0_12.lc_trk_g1_5 <X> T_0_12.wire_io_cluster/io_1/OUT_ENB
 (13 10)  (4 202)  (4 202)  routing T_0_12.lc_trk_g0_7 <X> T_0_12.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (1 202)  (1 202)  IOB_1 IO Functioning bit
 (11 11)  (6 203)  (6 203)  Enable bit of Mux _io_cluster/in_mux1_0 => lc_trk_g1_5 wire_io_cluster/io_1/OUT_ENB
 (12 11)  (5 203)  (5 203)  routing T_0_12.lc_trk_g0_7 <X> T_0_12.wire_io_cluster/io_1/D_OUT_0
 (13 11)  (4 203)  (4 203)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_7 wire_io_cluster/io_1/D_OUT_0
 (5 12)  (12 204)  (12 204)  routing T_0_12.span4_vert_b_5 <X> T_0_12.lc_trk_g1_5
 (7 12)  (10 204)  (10 204)  Enable bit of Mux _local_links/g1_mux_5 => span4_vert_b_5 lc_trk_g1_5
 (8 13)  (9 205)  (9 205)  routing T_0_12.span4_vert_b_5 <X> T_0_12.lc_trk_g1_5
 (17 13)  (0 205)  (0 205)  IOB_1 IO Functioning bit
 (17 14)  (0 206)  (0 206)  IOB_1 IO Functioning bit


LogicTile_6_12

 (3 5)  (291 197)  (291 197)  routing T_6_12.sp12_h_l_23 <X> T_6_12.sp12_h_r_0


RAM_Tile_8_12

 (8 12)  (404 204)  (404 204)  routing T_8_12.sp4_v_b_4 <X> T_8_12.sp4_h_r_10
 (9 12)  (405 204)  (405 204)  routing T_8_12.sp4_v_b_4 <X> T_8_12.sp4_h_r_10
 (10 12)  (406 204)  (406 204)  routing T_8_12.sp4_v_b_4 <X> T_8_12.sp4_h_r_10


LogicTile_12_12

 (9 0)  (609 192)  (609 192)  routing T_12_12.sp4_h_l_47 <X> T_12_12.sp4_h_r_1
 (10 0)  (610 192)  (610 192)  routing T_12_12.sp4_h_l_47 <X> T_12_12.sp4_h_r_1
 (2 4)  (602 196)  (602 196)  Enable bit of Mux _span_links/cross_mux_horz_6 => sp12_h_r_12 sp4_h_l_7
 (15 5)  (615 197)  (615 197)  routing T_12_12.sp4_v_t_5 <X> T_12_12.lc_trk_g1_0
 (16 5)  (616 197)  (616 197)  routing T_12_12.sp4_v_t_5 <X> T_12_12.lc_trk_g1_0
 (17 5)  (617 197)  (617 197)  Enable bit of Mux _local_links/g1_mux_0 => sp4_v_t_5 lc_trk_g1_0
 (3 7)  (603 199)  (603 199)  routing T_12_12.sp12_h_l_23 <X> T_12_12.sp12_v_t_23
 (26 8)  (626 200)  (626 200)  routing T_12_12.lc_trk_g3_7 <X> T_12_12.wire_logic_cluster/lc_4/in_0
 (27 8)  (627 200)  (627 200)  routing T_12_12.lc_trk_g1_0 <X> T_12_12.wire_logic_cluster/lc_4/in_1
 (29 8)  (629 200)  (629 200)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_0 wire_logic_cluster/lc_4/in_1
 (32 8)  (632 200)  (632 200)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_0 wire_logic_cluster/lc_4/in_3
 (33 8)  (633 200)  (633 200)  routing T_12_12.lc_trk_g3_0 <X> T_12_12.wire_logic_cluster/lc_4/in_3
 (34 8)  (634 200)  (634 200)  routing T_12_12.lc_trk_g3_0 <X> T_12_12.wire_logic_cluster/lc_4/in_3
 (36 8)  (636 200)  (636 200)  LC_4 Logic Functioning bit
 (38 8)  (638 200)  (638 200)  LC_4 Logic Functioning bit
 (41 8)  (641 200)  (641 200)  LC_4 Logic Functioning bit
 (43 8)  (643 200)  (643 200)  LC_4 Logic Functioning bit
 (52 8)  (652 200)  (652 200)  Enable bit of Mux _out_links/OutMux3_4 => wire_logic_cluster/lc_4/out sp12_v_b_8
 (26 9)  (626 201)  (626 201)  routing T_12_12.lc_trk_g3_7 <X> T_12_12.wire_logic_cluster/lc_4/in_0
 (27 9)  (627 201)  (627 201)  routing T_12_12.lc_trk_g3_7 <X> T_12_12.wire_logic_cluster/lc_4/in_0
 (28 9)  (628 201)  (628 201)  routing T_12_12.lc_trk_g3_7 <X> T_12_12.wire_logic_cluster/lc_4/in_0
 (29 9)  (629 201)  (629 201)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_7 wire_logic_cluster/lc_4/in_0
 (36 9)  (636 201)  (636 201)  LC_4 Logic Functioning bit
 (38 9)  (638 201)  (638 201)  LC_4 Logic Functioning bit
 (40 9)  (640 201)  (640 201)  LC_4 Logic Functioning bit
 (42 9)  (642 201)  (642 201)  LC_4 Logic Functioning bit
 (15 13)  (615 205)  (615 205)  routing T_12_12.sp4_v_t_29 <X> T_12_12.lc_trk_g3_0
 (16 13)  (616 205)  (616 205)  routing T_12_12.sp4_v_t_29 <X> T_12_12.lc_trk_g3_0
 (17 13)  (617 205)  (617 205)  Enable bit of Mux _local_links/g3_mux_0 => sp4_v_t_29 lc_trk_g3_0
 (22 14)  (622 206)  (622 206)  Enable bit of Mux _local_links/g3_mux_7 => sp4_r_v_b_47 lc_trk_g3_7
 (21 15)  (621 207)  (621 207)  routing T_12_12.sp4_r_v_b_47 <X> T_12_12.lc_trk_g3_7


LogicTile_13_12

 (11 12)  (665 204)  (665 204)  routing T_13_12.sp4_v_t_45 <X> T_13_12.sp4_v_b_11
 (12 13)  (666 205)  (666 205)  routing T_13_12.sp4_v_t_45 <X> T_13_12.sp4_v_b_11


LogicTile_14_12

 (19 0)  (727 192)  (727 192)  Enable bit of Mux _span_links/cross_mux_vert_1 => sp12_v_t_0 sp4_v_b_13


LogicTile_15_12

 (6 2)  (768 194)  (768 194)  routing T_15_12.sp4_h_l_42 <X> T_15_12.sp4_v_t_37


LogicTile_16_12

 (8 3)  (824 195)  (824 195)  routing T_16_12.sp4_h_l_36 <X> T_16_12.sp4_v_t_36
 (19 10)  (835 202)  (835 202)  Enable bit of Mux _span_links/cross_mux_vert_11 => sp12_v_b_23 sp4_v_b_23


LogicTile_18_12

 (22 4)  (950 196)  (950 196)  Enable bit of Mux _local_links/g1_mux_3 => sp4_r_v_b_27 lc_trk_g1_3
 (21 5)  (949 197)  (949 197)  routing T_18_12.sp4_r_v_b_27 <X> T_18_12.lc_trk_g1_3
 (21 14)  (949 206)  (949 206)  routing T_18_12.sp12_v_b_7 <X> T_18_12.lc_trk_g3_7
 (22 14)  (950 206)  (950 206)  Enable bit of Mux _local_links/g3_mux_7 => sp12_v_b_7 lc_trk_g3_7
 (24 14)  (952 206)  (952 206)  routing T_18_12.sp12_v_b_7 <X> T_18_12.lc_trk_g3_7
 (26 14)  (954 206)  (954 206)  routing T_18_12.lc_trk_g3_4 <X> T_18_12.wire_logic_cluster/lc_7/in_0
 (27 14)  (955 206)  (955 206)  routing T_18_12.lc_trk_g1_3 <X> T_18_12.wire_logic_cluster/lc_7/in_1
 (29 14)  (957 206)  (957 206)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_3 wire_logic_cluster/lc_7/in_1
 (31 14)  (959 206)  (959 206)  routing T_18_12.lc_trk_g3_7 <X> T_18_12.wire_logic_cluster/lc_7/in_3
 (32 14)  (960 206)  (960 206)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_7 wire_logic_cluster/lc_7/in_3
 (33 14)  (961 206)  (961 206)  routing T_18_12.lc_trk_g3_7 <X> T_18_12.wire_logic_cluster/lc_7/in_3
 (34 14)  (962 206)  (962 206)  routing T_18_12.lc_trk_g3_7 <X> T_18_12.wire_logic_cluster/lc_7/in_3
 (36 14)  (964 206)  (964 206)  LC_7 Logic Functioning bit
 (38 14)  (966 206)  (966 206)  LC_7 Logic Functioning bit
 (41 14)  (969 206)  (969 206)  LC_7 Logic Functioning bit
 (43 14)  (971 206)  (971 206)  LC_7 Logic Functioning bit
 (47 14)  (975 206)  (975 206)  Enable bit of Mux _out_links/OutMux4_7 => wire_logic_cluster/lc_7/out sp12_h_l_5
 (14 15)  (942 207)  (942 207)  routing T_18_12.sp4_r_v_b_44 <X> T_18_12.lc_trk_g3_4
 (17 15)  (945 207)  (945 207)  Enable bit of Mux _local_links/g3_mux_4 => sp4_r_v_b_44 lc_trk_g3_4
 (21 15)  (949 207)  (949 207)  routing T_18_12.sp12_v_b_7 <X> T_18_12.lc_trk_g3_7
 (27 15)  (955 207)  (955 207)  routing T_18_12.lc_trk_g3_4 <X> T_18_12.wire_logic_cluster/lc_7/in_0
 (28 15)  (956 207)  (956 207)  routing T_18_12.lc_trk_g3_4 <X> T_18_12.wire_logic_cluster/lc_7/in_0
 (29 15)  (957 207)  (957 207)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g3_4 wire_logic_cluster/lc_7/in_0
 (30 15)  (958 207)  (958 207)  routing T_18_12.lc_trk_g1_3 <X> T_18_12.wire_logic_cluster/lc_7/in_1
 (31 15)  (959 207)  (959 207)  routing T_18_12.lc_trk_g3_7 <X> T_18_12.wire_logic_cluster/lc_7/in_3
 (36 15)  (964 207)  (964 207)  LC_7 Logic Functioning bit
 (38 15)  (966 207)  (966 207)  LC_7 Logic Functioning bit
 (40 15)  (968 207)  (968 207)  LC_7 Logic Functioning bit
 (42 15)  (970 207)  (970 207)  LC_7 Logic Functioning bit


LogicTile_26_12

 (2 14)  (1350 206)  (1350 206)  Enable bit of Mux _span_links/cross_mux_horz_11 => sp12_h_l_21 sp4_h_l_10


LogicTile_29_12

 (8 5)  (1518 197)  (1518 197)  routing T_29_12.sp4_h_l_47 <X> T_29_12.sp4_v_b_4
 (9 5)  (1519 197)  (1519 197)  routing T_29_12.sp4_h_l_47 <X> T_29_12.sp4_v_b_4
 (10 5)  (1520 197)  (1520 197)  routing T_29_12.sp4_h_l_47 <X> T_29_12.sp4_v_b_4


IO_Tile_33_12

 (3 1)  (1729 193)  (1729 193)  IO control bit: IORIGHT_REN_1

 (2 6)  (1728 198)  (1728 198)  IO control bit: IORIGHT_REN_0



IO_Tile_0_11

 (5 0)  (12 176)  (12 176)  routing T_0_11.span4_vert_b_9 <X> T_0_11.lc_trk_g0_1
 (7 0)  (10 176)  (10 176)  Enable bit of Mux _local_links/g0_mux_1 => span4_vert_b_9 lc_trk_g0_1
 (8 0)  (9 176)  (9 176)  routing T_0_11.span4_vert_b_9 <X> T_0_11.lc_trk_g0_1
 (16 0)  (1 176)  (1 176)  IOB_0 IO Functioning bit
 (3 1)  (14 177)  (14 177)  IO control bit: IOLEFT_REN_1

 (17 2)  (0 178)  (0 178)  Enable bit of Mux _out_links/OutMuxb_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_8
 (17 3)  (0 179)  (0 179)  IOB_0 IO Functioning bit
 (12 4)  (5 180)  (5 180)  routing T_0_11.lc_trk_g1_7 <X> T_0_11.wire_io_cluster/io_0/D_OUT_0
 (13 4)  (4 180)  (4 180)  routing T_0_11.lc_trk_g1_7 <X> T_0_11.wire_io_cluster/io_0/D_OUT_0
 (17 4)  (0 180)  (0 180)  IOB_0 IO Functioning bit
 (11 5)  (6 181)  (6 181)  Enable bit of Mux _io_cluster/in_mux0_0 => lc_trk_g0_1 wire_io_cluster/io_0/OUT_ENB
 (12 5)  (5 181)  (5 181)  routing T_0_11.lc_trk_g1_7 <X> T_0_11.wire_io_cluster/io_0/D_OUT_0
 (13 5)  (4 181)  (4 181)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g1_7 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (15 182)  (15 182)  IO control bit: IOLEFT_REN_0

 (3 6)  (14 182)  (14 182)  IO control bit: IOLEFT_IE_1

 (5 8)  (12 184)  (12 184)  routing T_0_11.span4_vert_b_9 <X> T_0_11.lc_trk_g1_1
 (7 8)  (10 184)  (10 184)  Enable bit of Mux _local_links/g1_mux_1 => span4_vert_b_9 lc_trk_g1_1
 (8 8)  (9 184)  (9 184)  routing T_0_11.span4_vert_b_9 <X> T_0_11.lc_trk_g1_1
 (3 9)  (14 185)  (14 185)  IO control bit: IOLEFT_IE_0

 (17 9)  (0 185)  (0 185)  Enable bit of Mux _out_links/OutMuxb_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_12
 (11 10)  (6 186)  (6 186)  routing T_0_11.lc_trk_g1_1 <X> T_0_11.wire_io_cluster/io_1/OUT_ENB
 (12 10)  (5 186)  (5 186)  routing T_0_11.lc_trk_g1_4 <X> T_0_11.wire_io_cluster/io_1/D_OUT_0
 (13 10)  (4 186)  (4 186)  routing T_0_11.lc_trk_g1_4 <X> T_0_11.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (1 186)  (1 186)  IOB_1 IO Functioning bit
 (11 11)  (6 187)  (6 187)  Enable bit of Mux _io_cluster/in_mux1_0 => lc_trk_g1_1 wire_io_cluster/io_1/OUT_ENB
 (13 11)  (4 187)  (4 187)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g1_4 wire_io_cluster/io_1/D_OUT_0
 (4 13)  (13 189)  (13 189)  routing T_0_11.span4_vert_b_4 <X> T_0_11.lc_trk_g1_4
 (5 13)  (12 189)  (12 189)  routing T_0_11.span4_vert_b_4 <X> T_0_11.lc_trk_g1_4
 (7 13)  (10 189)  (10 189)  Enable bit of Mux _local_links/g1_mux_4 => span4_vert_b_4 lc_trk_g1_4
 (17 13)  (0 189)  (0 189)  IOB_1 IO Functioning bit
 (5 14)  (12 190)  (12 190)  routing T_0_11.span4_vert_b_7 <X> T_0_11.lc_trk_g1_7
 (7 14)  (10 190)  (10 190)  Enable bit of Mux _local_links/g1_mux_7 => span4_vert_b_7 lc_trk_g1_7
 (17 14)  (0 190)  (0 190)  IOB_1 IO Functioning bit
 (8 15)  (9 191)  (9 191)  routing T_0_11.span4_vert_b_7 <X> T_0_11.lc_trk_g1_7


LogicTile_6_11

 (3 5)  (291 181)  (291 181)  routing T_6_11.sp12_h_l_23 <X> T_6_11.sp12_h_r_0


RAM_Tile_8_11

 (19 4)  (415 180)  (415 180)  Enable bit of Mux _span_links/cross_mux_vert_5 => sp12_v_t_8 sp4_v_t_4
 (3 5)  (399 181)  (399 181)  routing T_8_11.sp12_h_l_23 <X> T_8_11.sp12_h_r_0


LogicTile_10_11

 (2 0)  (494 176)  (494 176)  Enable bit of Mux _span_links/cross_mux_horz_4 => sp12_h_r_8 sp4_h_l_5


LogicTile_11_11

 (8 1)  (554 177)  (554 177)  routing T_11_11.sp4_h_r_1 <X> T_11_11.sp4_v_b_1
 (3 4)  (549 180)  (549 180)  routing T_11_11.sp12_v_b_0 <X> T_11_11.sp12_h_r_0
 (3 5)  (549 181)  (549 181)  routing T_11_11.sp12_v_b_0 <X> T_11_11.sp12_h_r_0


LogicTile_12_11

 (11 8)  (611 184)  (611 184)  routing T_12_11.sp4_v_t_40 <X> T_12_11.sp4_v_b_8
 (12 9)  (612 185)  (612 185)  routing T_12_11.sp4_v_t_40 <X> T_12_11.sp4_v_b_8


LogicTile_13_11

 (11 10)  (665 186)  (665 186)  routing T_13_11.sp4_v_b_0 <X> T_13_11.sp4_v_t_45
 (13 10)  (667 186)  (667 186)  routing T_13_11.sp4_v_b_0 <X> T_13_11.sp4_v_t_45
 (10 15)  (664 191)  (664 191)  routing T_13_11.sp4_h_l_40 <X> T_13_11.sp4_v_t_47
 (19 15)  (673 191)  (673 191)  Enable bit of Mux _span_links/cross_mux_horz_2 => sp12_h_l_3 sp4_h_r_14


LogicTile_14_11

 (19 4)  (727 180)  (727 180)  Enable bit of Mux _span_links/cross_mux_vert_5 => sp12_v_b_11 sp4_v_b_17
 (13 8)  (721 184)  (721 184)  routing T_14_11.sp4_v_t_45 <X> T_14_11.sp4_v_b_8


LogicTile_15_11

 (8 2)  (770 178)  (770 178)  routing T_15_11.sp4_v_t_42 <X> T_15_11.sp4_h_l_36
 (9 2)  (771 178)  (771 178)  routing T_15_11.sp4_v_t_42 <X> T_15_11.sp4_h_l_36
 (10 2)  (772 178)  (772 178)  routing T_15_11.sp4_v_t_42 <X> T_15_11.sp4_h_l_36


LogicTile_16_11

 (2 8)  (818 184)  (818 184)  Enable bit of Mux _span_links/cross_mux_horz_8 => sp12_h_r_16 sp4_h_l_9
 (11 10)  (827 186)  (827 186)  routing T_16_11.sp4_h_l_38 <X> T_16_11.sp4_v_t_45


LogicTile_19_11

 (5 15)  (987 191)  (987 191)  routing T_19_11.sp4_h_l_44 <X> T_19_11.sp4_v_t_44


IO_Tile_33_11

 (3 1)  (1729 177)  (1729 177)  IO control bit: IORIGHT_REN_1

 (2 6)  (1728 182)  (1728 182)  IO control bit: IORIGHT_REN_0



IO_Tile_0_10

 (3 1)  (14 161)  (14 161)  IO control bit: IOLEFT_REN_1

 (2 6)  (15 166)  (15 166)  IO control bit: IOLEFT_REN_0

 (11 12)  (6 172)  (6 172)  routing T_0_10.span4_horz_19 <X> T_0_10.span4_vert_t_15
 (12 12)  (5 172)  (5 172)  routing T_0_10.span4_horz_19 <X> T_0_10.span4_vert_t_15


LogicTile_3_10

 (5 10)  (131 170)  (131 170)  routing T_3_10.sp4_h_r_3 <X> T_3_10.sp4_h_l_43
 (4 11)  (130 171)  (130 171)  routing T_3_10.sp4_h_r_3 <X> T_3_10.sp4_h_l_43


LogicTile_4_10

 (19 15)  (199 175)  (199 175)  Enable bit of Mux _span_links/cross_mux_horz_2 => sp12_h_l_3 sp4_h_r_14


LogicTile_10_10

 (3 4)  (495 164)  (495 164)  routing T_10_10.sp12_v_t_23 <X> T_10_10.sp12_h_r_0
 (19 13)  (511 173)  (511 173)  Enable bit of Mux _span_links/cross_mux_horz_0 => sp12_h_r_0 sp4_h_l_1


LogicTile_13_10

 (8 1)  (662 161)  (662 161)  routing T_13_10.sp4_h_l_36 <X> T_13_10.sp4_v_b_1
 (9 1)  (663 161)  (663 161)  routing T_13_10.sp4_h_l_36 <X> T_13_10.sp4_v_b_1


LogicTile_14_10

 (3 2)  (711 162)  (711 162)  routing T_14_10.sp12_h_r_0 <X> T_14_10.sp12_h_l_23
 (3 3)  (711 163)  (711 163)  routing T_14_10.sp12_h_r_0 <X> T_14_10.sp12_h_l_23


LogicTile_19_10

 (9 9)  (991 169)  (991 169)  routing T_19_10.sp4_v_t_42 <X> T_19_10.sp4_v_b_7


LogicTile_22_10

 (3 6)  (1147 166)  (1147 166)  routing T_22_10.sp12_h_r_0 <X> T_22_10.sp12_v_t_23
 (3 7)  (1147 167)  (1147 167)  routing T_22_10.sp12_h_r_0 <X> T_22_10.sp12_v_t_23


LogicTile_26_10

 (3 2)  (1351 162)  (1351 162)  routing T_26_10.sp12_h_r_0 <X> T_26_10.sp12_h_l_23
 (3 3)  (1351 163)  (1351 163)  routing T_26_10.sp12_h_r_0 <X> T_26_10.sp12_h_l_23


LogicTile_30_10

 (13 13)  (1577 173)  (1577 173)  routing T_30_10.sp4_v_t_43 <X> T_30_10.sp4_h_r_11


IO_Tile_33_10

 (3 1)  (1729 161)  (1729 161)  IO control bit: IORIGHT_REN_1

 (2 6)  (1728 166)  (1728 166)  IO control bit: IORIGHT_REN_0

 (3 6)  (1729 166)  (1729 166)  IO control bit: IORIGHT_IE_1

 (5 6)  (1731 166)  (1731 166)  routing T_33_10.span4_vert_b_15 <X> T_33_10.lc_trk_g0_7
 (7 6)  (1733 166)  (1733 166)  Enable bit of Mux _local_links/g0_mux_7 => span4_vert_b_15 lc_trk_g0_7
 (8 6)  (1734 166)  (1734 166)  routing T_33_10.span4_vert_b_15 <X> T_33_10.lc_trk_g0_7
 (16 8)  (1742 168)  (1742 168)  Enable bit of Mux _out_links/OutMuxc_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_20
 (17 9)  (1743 169)  (1743 169)  Enable bit of Mux _out_links/OutMuxb_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_12
 (5 10)  (1731 170)  (1731 170)  routing T_33_10.span4_horz_35 <X> T_33_10.lc_trk_g1_3
 (6 10)  (1732 170)  (1732 170)  routing T_33_10.span4_horz_35 <X> T_33_10.lc_trk_g1_3
 (7 10)  (1733 170)  (1733 170)  Enable bit of Mux _local_links/g1_mux_3 => span4_horz_35 lc_trk_g1_3
 (8 10)  (1734 170)  (1734 170)  routing T_33_10.span4_horz_35 <X> T_33_10.lc_trk_g1_3
 (11 10)  (1737 170)  (1737 170)  routing T_33_10.lc_trk_g1_3 <X> T_33_10.wire_io_cluster/io_1/OUT_ENB
 (13 10)  (1739 170)  (1739 170)  routing T_33_10.lc_trk_g0_7 <X> T_33_10.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (1742 170)  (1742 170)  IOB_1 IO Functioning bit
 (10 11)  (1736 171)  (1736 171)  routing T_33_10.lc_trk_g1_3 <X> T_33_10.wire_io_cluster/io_1/OUT_ENB
 (11 11)  (1737 171)  (1737 171)  Enable bit of Mux _io_cluster/in_mux1_0 => lc_trk_g1_3 wire_io_cluster/io_1/OUT_ENB
 (12 11)  (1738 171)  (1738 171)  routing T_33_10.lc_trk_g0_7 <X> T_33_10.wire_io_cluster/io_1/D_OUT_0
 (13 11)  (1739 171)  (1739 171)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_7 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (1743 173)  (1743 173)  IOB_1 IO Functioning bit
 (17 14)  (1743 174)  (1743 174)  IOB_1 IO Functioning bit


IO_Tile_0_9

 (11 0)  (6 144)  (6 144)  routing T_0_9.span4_horz_1 <X> T_0_9.span4_vert_t_12
 (12 0)  (5 144)  (5 144)  routing T_0_9.span4_horz_1 <X> T_0_9.span4_vert_t_12
 (3 1)  (14 145)  (14 145)  IO control bit: IOLEFT_REN_1

 (14 3)  (3 147)  (3 147)  routing T_0_9.span4_vert_t_13 <X> T_0_9.span4_vert_b_1
 (2 6)  (15 150)  (15 150)  IO control bit: IOLEFT_REN_0

 (11 12)  (6 156)  (6 156)  routing T_0_9.span4_horz_19 <X> T_0_9.span4_vert_t_15
 (12 12)  (5 156)  (5 156)  routing T_0_9.span4_horz_19 <X> T_0_9.span4_vert_t_15


LogicTile_1_9



LogicTile_2_9



LogicTile_3_9

 (4 11)  (130 155)  (130 155)  routing T_3_9.sp4_v_b_1 <X> T_3_9.sp4_h_l_43


LogicTile_4_9

 (10 2)  (190 146)  (190 146)  routing T_4_9.sp4_v_b_8 <X> T_4_9.sp4_h_l_36


LogicTile_5_9



LogicTile_6_9



LogicTile_7_9



RAM_Tile_8_9



LogicTile_9_9



LogicTile_10_9



LogicTile_11_9

 (12 0)  (558 144)  (558 144)  routing T_11_9.sp4_v_b_2 <X> T_11_9.sp4_h_r_2
 (11 1)  (557 145)  (557 145)  routing T_11_9.sp4_v_b_2 <X> T_11_9.sp4_h_r_2


LogicTile_12_9

 (14 3)  (614 147)  (614 147)  routing T_12_9.sp4_h_r_4 <X> T_12_9.lc_trk_g0_4
 (15 3)  (615 147)  (615 147)  routing T_12_9.sp4_h_r_4 <X> T_12_9.lc_trk_g0_4
 (16 3)  (616 147)  (616 147)  routing T_12_9.sp4_h_r_4 <X> T_12_9.lc_trk_g0_4
 (17 3)  (617 147)  (617 147)  Enable bit of Mux _local_links/g0_mux_4 => sp4_h_r_4 lc_trk_g0_4
 (26 8)  (626 152)  (626 152)  routing T_12_9.lc_trk_g2_4 <X> T_12_9.wire_logic_cluster/lc_4/in_0
 (27 8)  (627 152)  (627 152)  routing T_12_9.lc_trk_g3_4 <X> T_12_9.wire_logic_cluster/lc_4/in_1
 (28 8)  (628 152)  (628 152)  routing T_12_9.lc_trk_g3_4 <X> T_12_9.wire_logic_cluster/lc_4/in_1
 (29 8)  (629 152)  (629 152)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (630 152)  (630 152)  routing T_12_9.lc_trk_g3_4 <X> T_12_9.wire_logic_cluster/lc_4/in_1
 (32 8)  (632 152)  (632 152)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_0 wire_logic_cluster/lc_4/in_3
 (33 8)  (633 152)  (633 152)  routing T_12_9.lc_trk_g3_0 <X> T_12_9.wire_logic_cluster/lc_4/in_3
 (34 8)  (634 152)  (634 152)  routing T_12_9.lc_trk_g3_0 <X> T_12_9.wire_logic_cluster/lc_4/in_3
 (36 8)  (636 152)  (636 152)  LC_4 Logic Functioning bit
 (38 8)  (638 152)  (638 152)  LC_4 Logic Functioning bit
 (41 8)  (641 152)  (641 152)  LC_4 Logic Functioning bit
 (43 8)  (643 152)  (643 152)  LC_4 Logic Functioning bit
 (47 8)  (647 152)  (647 152)  Enable bit of Mux _out_links/OutMux4_4 => wire_logic_cluster/lc_4/out sp12_h_r_0
 (28 9)  (628 153)  (628 153)  routing T_12_9.lc_trk_g2_4 <X> T_12_9.wire_logic_cluster/lc_4/in_0
 (29 9)  (629 153)  (629 153)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_4 wire_logic_cluster/lc_4/in_0
 (37 9)  (637 153)  (637 153)  LC_4 Logic Functioning bit
 (39 9)  (639 153)  (639 153)  LC_4 Logic Functioning bit
 (41 9)  (641 153)  (641 153)  LC_4 Logic Functioning bit
 (43 9)  (643 153)  (643 153)  LC_4 Logic Functioning bit
 (31 10)  (631 154)  (631 154)  routing T_12_9.lc_trk_g0_4 <X> T_12_9.wire_logic_cluster/lc_5/in_3
 (32 10)  (632 154)  (632 154)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g0_4 wire_logic_cluster/lc_5/in_3
 (40 10)  (640 154)  (640 154)  LC_5 Logic Functioning bit
 (41 10)  (641 154)  (641 154)  LC_5 Logic Functioning bit
 (42 10)  (642 154)  (642 154)  LC_5 Logic Functioning bit
 (43 10)  (643 154)  (643 154)  LC_5 Logic Functioning bit
 (52 10)  (652 154)  (652 154)  Enable bit of Mux _out_links/OutMux3_5 => wire_logic_cluster/lc_5/out sp12_v_t_9
 (17 11)  (617 155)  (617 155)  Enable bit of Mux _local_links/g2_mux_4 => sp4_r_v_b_12 lc_trk_g2_4
 (40 11)  (640 155)  (640 155)  LC_5 Logic Functioning bit
 (41 11)  (641 155)  (641 155)  LC_5 Logic Functioning bit
 (42 11)  (642 155)  (642 155)  LC_5 Logic Functioning bit
 (43 11)  (643 155)  (643 155)  LC_5 Logic Functioning bit
 (14 12)  (614 156)  (614 156)  routing T_12_9.sp4_v_t_21 <X> T_12_9.lc_trk_g3_0
 (14 13)  (614 157)  (614 157)  routing T_12_9.sp4_v_t_21 <X> T_12_9.lc_trk_g3_0
 (16 13)  (616 157)  (616 157)  routing T_12_9.sp4_v_t_21 <X> T_12_9.lc_trk_g3_0
 (17 13)  (617 157)  (617 157)  Enable bit of Mux _local_links/g3_mux_0 => sp4_v_t_21 lc_trk_g3_0
 (17 15)  (617 159)  (617 159)  Enable bit of Mux _local_links/g3_mux_4 => sp4_r_v_b_20 lc_trk_g3_4


LogicTile_13_9

 (22 0)  (676 144)  (676 144)  Enable bit of Mux _local_links/g0_mux_3 => sp4_r_v_b_32 lc_trk_g0_3
 (25 0)  (679 144)  (679 144)  routing T_13_9.sp4_v_b_2 <X> T_13_9.lc_trk_g0_2
 (21 1)  (675 145)  (675 145)  routing T_13_9.sp4_r_v_b_32 <X> T_13_9.lc_trk_g0_3
 (22 1)  (676 145)  (676 145)  Enable bit of Mux _local_links/g0_mux_2 => sp4_v_b_2 lc_trk_g0_2
 (23 1)  (677 145)  (677 145)  routing T_13_9.sp4_v_b_2 <X> T_13_9.lc_trk_g0_2
 (15 4)  (669 148)  (669 148)  routing T_13_9.sp4_v_b_17 <X> T_13_9.lc_trk_g1_1
 (16 4)  (670 148)  (670 148)  routing T_13_9.sp4_v_b_17 <X> T_13_9.lc_trk_g1_1
 (17 4)  (671 148)  (671 148)  Enable bit of Mux _local_links/g1_mux_1 => sp4_v_b_17 lc_trk_g1_1
 (27 6)  (681 150)  (681 150)  routing T_13_9.lc_trk_g3_1 <X> T_13_9.wire_logic_cluster/lc_3/in_1
 (28 6)  (682 150)  (682 150)  routing T_13_9.lc_trk_g3_1 <X> T_13_9.wire_logic_cluster/lc_3/in_1
 (29 6)  (683 150)  (683 150)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_1 wire_logic_cluster/lc_3/in_1
 (32 6)  (686 150)  (686 150)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_1 wire_logic_cluster/lc_3/in_3
 (34 6)  (688 150)  (688 150)  routing T_13_9.lc_trk_g1_1 <X> T_13_9.wire_logic_cluster/lc_3/in_3
 (36 6)  (690 150)  (690 150)  LC_3 Logic Functioning bit
 (37 6)  (691 150)  (691 150)  LC_3 Logic Functioning bit
 (38 6)  (692 150)  (692 150)  LC_3 Logic Functioning bit
 (39 6)  (693 150)  (693 150)  LC_3 Logic Functioning bit
 (41 6)  (695 150)  (695 150)  LC_3 Logic Functioning bit
 (43 6)  (697 150)  (697 150)  LC_3 Logic Functioning bit
 (47 6)  (701 150)  (701 150)  Enable bit of Mux _out_links/OutMux5_3 => wire_logic_cluster/lc_3/out sp12_h_r_14
 (26 7)  (680 151)  (680 151)  routing T_13_9.lc_trk_g0_3 <X> T_13_9.wire_logic_cluster/lc_3/in_0
 (29 7)  (683 151)  (683 151)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_3 wire_logic_cluster/lc_3/in_0
 (36 7)  (690 151)  (690 151)  LC_3 Logic Functioning bit
 (38 7)  (692 151)  (692 151)  LC_3 Logic Functioning bit
 (3 12)  (657 156)  (657 156)  routing T_13_9.sp12_v_t_22 <X> T_13_9.sp12_h_r_1
 (17 12)  (671 156)  (671 156)  Enable bit of Mux _local_links/g3_mux_1 => sp4_r_v_b_41 lc_trk_g3_1
 (27 12)  (681 156)  (681 156)  routing T_13_9.lc_trk_g3_6 <X> T_13_9.wire_logic_cluster/lc_6/in_1
 (28 12)  (682 156)  (682 156)  routing T_13_9.lc_trk_g3_6 <X> T_13_9.wire_logic_cluster/lc_6/in_1
 (29 12)  (683 156)  (683 156)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (684 156)  (684 156)  routing T_13_9.lc_trk_g3_6 <X> T_13_9.wire_logic_cluster/lc_6/in_1
 (32 12)  (686 156)  (686 156)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g0_3 wire_logic_cluster/lc_6/in_3
 (36 12)  (690 156)  (690 156)  LC_6 Logic Functioning bit
 (38 12)  (692 156)  (692 156)  LC_6 Logic Functioning bit
 (41 12)  (695 156)  (695 156)  LC_6 Logic Functioning bit
 (43 12)  (697 156)  (697 156)  LC_6 Logic Functioning bit
 (52 12)  (706 156)  (706 156)  Enable bit of Mux _out_links/OutMux3_6 => wire_logic_cluster/lc_6/out sp12_v_b_12
 (18 13)  (672 157)  (672 157)  routing T_13_9.sp4_r_v_b_41 <X> T_13_9.lc_trk_g3_1
 (26 13)  (680 157)  (680 157)  routing T_13_9.lc_trk_g0_2 <X> T_13_9.wire_logic_cluster/lc_6/in_0
 (29 13)  (683 157)  (683 157)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g0_2 wire_logic_cluster/lc_6/in_0
 (30 13)  (684 157)  (684 157)  routing T_13_9.lc_trk_g3_6 <X> T_13_9.wire_logic_cluster/lc_6/in_1
 (31 13)  (685 157)  (685 157)  routing T_13_9.lc_trk_g0_3 <X> T_13_9.wire_logic_cluster/lc_6/in_3
 (36 13)  (690 157)  (690 157)  LC_6 Logic Functioning bit
 (38 13)  (692 157)  (692 157)  LC_6 Logic Functioning bit
 (40 13)  (694 157)  (694 157)  LC_6 Logic Functioning bit
 (42 13)  (696 157)  (696 157)  LC_6 Logic Functioning bit
 (22 15)  (676 159)  (676 159)  Enable bit of Mux _local_links/g3_mux_6 => sp4_v_b_46 lc_trk_g3_6
 (23 15)  (677 159)  (677 159)  routing T_13_9.sp4_v_b_46 <X> T_13_9.lc_trk_g3_6
 (24 15)  (678 159)  (678 159)  routing T_13_9.sp4_v_b_46 <X> T_13_9.lc_trk_g3_6


LogicTile_14_9

 (7 11)  (715 155)  (715 155)  Column buffer control bit: LH_colbuf_cntl_2

 (7 15)  (715 159)  (715 159)  Column buffer control bit: LH_colbuf_cntl_6



LogicTile_15_9

 (8 3)  (770 147)  (770 147)  routing T_15_9.sp4_h_r_1 <X> T_15_9.sp4_v_t_36
 (9 3)  (771 147)  (771 147)  routing T_15_9.sp4_h_r_1 <X> T_15_9.sp4_v_t_36
 (12 3)  (774 147)  (774 147)  routing T_15_9.sp4_h_l_39 <X> T_15_9.sp4_v_t_39
 (7 11)  (769 155)  (769 155)  Column buffer control bit: LH_colbuf_cntl_2

 (7 15)  (769 159)  (769 159)  Column buffer control bit: LH_colbuf_cntl_6



LogicTile_16_9

 (3 4)  (819 148)  (819 148)  routing T_16_9.sp12_v_b_0 <X> T_16_9.sp12_h_r_0
 (3 5)  (819 149)  (819 149)  routing T_16_9.sp12_v_b_0 <X> T_16_9.sp12_h_r_0
 (3 6)  (819 150)  (819 150)  routing T_16_9.sp12_v_b_0 <X> T_16_9.sp12_v_t_23
 (8 6)  (824 150)  (824 150)  routing T_16_9.sp4_v_t_47 <X> T_16_9.sp4_h_l_41
 (9 6)  (825 150)  (825 150)  routing T_16_9.sp4_v_t_47 <X> T_16_9.sp4_h_l_41
 (10 6)  (826 150)  (826 150)  routing T_16_9.sp4_v_t_47 <X> T_16_9.sp4_h_l_41
 (7 11)  (823 155)  (823 155)  Column buffer control bit: LH_colbuf_cntl_2

 (19 13)  (835 157)  (835 157)  Enable bit of Mux _span_links/cross_mux_horz_0 => sp12_h_r_0 sp4_h_l_1


LogicTile_17_9

 (7 11)  (881 155)  (881 155)  Column buffer control bit: LH_colbuf_cntl_2

 (7 15)  (881 159)  (881 159)  Column buffer control bit: LH_colbuf_cntl_6



LogicTile_18_9

 (3 13)  (931 157)  (931 157)  routing T_18_9.sp12_h_l_22 <X> T_18_9.sp12_h_r_1


LogicTile_19_9



LogicTile_20_9



LogicTile_21_9



LogicTile_22_9

 (2 12)  (1146 156)  (1146 156)  Enable bit of Mux _span_links/cross_mux_horz_10 => sp12_h_r_20 sp4_h_l_11


LogicTile_23_9



LogicTile_24_9



RAM_Tile_25_9

 (8 8)  (1314 152)  (1314 152)  routing T_25_9.sp4_h_l_46 <X> T_25_9.sp4_h_r_7
 (10 8)  (1316 152)  (1316 152)  routing T_25_9.sp4_h_l_46 <X> T_25_9.sp4_h_r_7
 (3 13)  (1309 157)  (1309 157)  routing T_25_9.sp12_h_l_22 <X> T_25_9.sp12_h_r_1


LogicTile_26_9



LogicTile_27_9



LogicTile_28_9



LogicTile_29_9

 (8 9)  (1518 153)  (1518 153)  routing T_29_9.sp4_h_l_42 <X> T_29_9.sp4_v_b_7
 (9 9)  (1519 153)  (1519 153)  routing T_29_9.sp4_h_l_42 <X> T_29_9.sp4_v_b_7


LogicTile_30_9

 (3 9)  (1567 153)  (1567 153)  routing T_30_9.sp12_h_l_22 <X> T_30_9.sp12_v_b_1


LogicTile_31_9



LogicTile_32_9

 (2 6)  (1674 150)  (1674 150)  Enable bit of Mux _span_links/cross_mux_horz_7 => sp12_h_r_14 sp4_h_r_19


IO_Tile_33_9

 (3 1)  (1729 145)  (1729 145)  IO control bit: IORIGHT_REN_1

 (2 6)  (1728 150)  (1728 150)  IO control bit: IORIGHT_REN_0

 (13 13)  (1739 157)  (1739 157)  routing T_33_9.span4_horz_19 <X> T_33_9.span4_vert_b_3
 (14 13)  (1740 157)  (1740 157)  routing T_33_9.span4_horz_19 <X> T_33_9.span4_vert_b_3


IO_Tile_0_8

 (11 0)  (6 128)  (6 128)  routing T_0_8.span4_horz_1 <X> T_0_8.span4_vert_t_12
 (12 0)  (5 128)  (5 128)  routing T_0_8.span4_horz_1 <X> T_0_8.span4_vert_t_12
 (3 1)  (14 129)  (14 129)  IO control bit: IOLEFT_REN_1

 (2 6)  (15 134)  (15 134)  IO control bit: IOLEFT_REN_0

 (11 12)  (6 140)  (6 140)  routing T_0_8.span4_vert_b_3 <X> T_0_8.span4_vert_t_15


LogicTile_1_8



LogicTile_2_8



LogicTile_3_8



LogicTile_4_8

 (10 2)  (190 130)  (190 130)  routing T_4_8.sp4_v_b_8 <X> T_4_8.sp4_h_l_36
 (19 8)  (199 136)  (199 136)  Enable bit of Mux _span_links/cross_mux_vert_9 => sp12_v_b_19 sp4_v_b_21


LogicTile_5_8



LogicTile_6_8



LogicTile_7_8



RAM_Tile_8_8



LogicTile_9_8



LogicTile_10_8



LogicTile_11_8

 (19 2)  (565 130)  (565 130)  Enable bit of Mux _span_links/cross_mux_vert_3 => sp12_v_b_7 sp4_v_b_15


LogicTile_12_8



LogicTile_13_8



LogicTile_14_8



LogicTile_15_8



LogicTile_16_8



LogicTile_17_8



LogicTile_18_8



LogicTile_19_8



LogicTile_20_8



LogicTile_21_8



LogicTile_22_8



LogicTile_23_8



LogicTile_24_8



RAM_Tile_25_8



LogicTile_26_8



LogicTile_27_8



LogicTile_28_8



LogicTile_29_8

 (4 0)  (1514 128)  (1514 128)  routing T_29_8.sp4_v_t_41 <X> T_29_8.sp4_v_b_0
 (6 0)  (1516 128)  (1516 128)  routing T_29_8.sp4_v_t_41 <X> T_29_8.sp4_v_b_0


LogicTile_30_8

 (19 4)  (1583 132)  (1583 132)  Enable bit of Mux _span_links/cross_mux_vert_5 => sp12_v_b_11 sp4_v_b_17


LogicTile_31_8



LogicTile_32_8



IO_Tile_33_8

 (3 1)  (1729 129)  (1729 129)  IO control bit: IORIGHT_REN_1

 (2 6)  (1728 134)  (1728 134)  IO control bit: IORIGHT_REN_0



IO_Tile_0_7

 (3 1)  (14 113)  (14 113)  IO control bit: IOLEFT_REN_1

 (2 6)  (15 118)  (15 118)  IO control bit: IOLEFT_REN_0



LogicTile_4_7

 (5 0)  (185 112)  (185 112)  routing T_4_7.sp4_v_b_0 <X> T_4_7.sp4_h_r_0
 (6 1)  (186 113)  (186 113)  routing T_4_7.sp4_v_b_0 <X> T_4_7.sp4_h_r_0
 (3 4)  (183 116)  (183 116)  routing T_4_7.sp12_v_b_0 <X> T_4_7.sp12_h_r_0
 (3 5)  (183 117)  (183 117)  routing T_4_7.sp12_v_b_0 <X> T_4_7.sp12_h_r_0
 (19 8)  (199 120)  (199 120)  Enable bit of Mux _span_links/cross_mux_vert_9 => sp12_v_b_19 sp4_v_b_21


LogicTile_6_7

 (3 8)  (291 120)  (291 120)  routing T_6_7.sp12_h_r_1 <X> T_6_7.sp12_v_b_1
 (3 9)  (291 121)  (291 121)  routing T_6_7.sp12_h_r_1 <X> T_6_7.sp12_v_b_1


LogicTile_7_7

 (21 2)  (363 114)  (363 114)  routing T_7_7.sp12_h_l_4 <X> T_7_7.lc_trk_g0_7
 (22 2)  (364 114)  (364 114)  Enable bit of Mux _local_links/g0_mux_7 => sp12_h_l_4 lc_trk_g0_7
 (24 2)  (366 114)  (366 114)  routing T_7_7.sp12_h_l_4 <X> T_7_7.lc_trk_g0_7
 (26 2)  (368 114)  (368 114)  routing T_7_7.lc_trk_g0_7 <X> T_7_7.wire_logic_cluster/lc_1/in_0
 (31 2)  (373 114)  (373 114)  routing T_7_7.lc_trk_g1_7 <X> T_7_7.wire_logic_cluster/lc_1/in_3
 (32 2)  (374 114)  (374 114)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_7 wire_logic_cluster/lc_1/in_3
 (34 2)  (376 114)  (376 114)  routing T_7_7.lc_trk_g1_7 <X> T_7_7.wire_logic_cluster/lc_1/in_3
 (36 2)  (378 114)  (378 114)  LC_1 Logic Functioning bit
 (37 2)  (379 114)  (379 114)  LC_1 Logic Functioning bit
 (38 2)  (380 114)  (380 114)  LC_1 Logic Functioning bit
 (39 2)  (381 114)  (381 114)  LC_1 Logic Functioning bit
 (41 2)  (383 114)  (383 114)  LC_1 Logic Functioning bit
 (43 2)  (385 114)  (385 114)  LC_1 Logic Functioning bit
 (51 2)  (393 114)  (393 114)  Enable bit of Mux _out_links/OutMux3_1 => wire_logic_cluster/lc_1/out sp12_v_t_1
 (21 3)  (363 115)  (363 115)  routing T_7_7.sp12_h_l_4 <X> T_7_7.lc_trk_g0_7
 (26 3)  (368 115)  (368 115)  routing T_7_7.lc_trk_g0_7 <X> T_7_7.wire_logic_cluster/lc_1/in_0
 (29 3)  (371 115)  (371 115)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_7 wire_logic_cluster/lc_1/in_0
 (31 3)  (373 115)  (373 115)  routing T_7_7.lc_trk_g1_7 <X> T_7_7.wire_logic_cluster/lc_1/in_3
 (36 3)  (378 115)  (378 115)  LC_1 Logic Functioning bit
 (37 3)  (379 115)  (379 115)  LC_1 Logic Functioning bit
 (38 3)  (380 115)  (380 115)  LC_1 Logic Functioning bit
 (39 3)  (381 115)  (381 115)  LC_1 Logic Functioning bit
 (40 3)  (382 115)  (382 115)  LC_1 Logic Functioning bit
 (42 3)  (384 115)  (384 115)  LC_1 Logic Functioning bit
 (22 6)  (364 118)  (364 118)  Enable bit of Mux _local_links/g1_mux_7 => sp4_h_r_7 lc_trk_g1_7
 (23 6)  (365 118)  (365 118)  routing T_7_7.sp4_h_r_7 <X> T_7_7.lc_trk_g1_7
 (24 6)  (366 118)  (366 118)  routing T_7_7.sp4_h_r_7 <X> T_7_7.lc_trk_g1_7
 (21 7)  (363 119)  (363 119)  routing T_7_7.sp4_h_r_7 <X> T_7_7.lc_trk_g1_7
 (15 10)  (357 122)  (357 122)  routing T_7_7.sp4_h_l_24 <X> T_7_7.lc_trk_g2_5
 (16 10)  (358 122)  (358 122)  routing T_7_7.sp4_h_l_24 <X> T_7_7.lc_trk_g2_5
 (17 10)  (359 122)  (359 122)  Enable bit of Mux _local_links/g2_mux_5 => sp4_h_l_24 lc_trk_g2_5
 (18 10)  (360 122)  (360 122)  routing T_7_7.sp4_h_l_24 <X> T_7_7.lc_trk_g2_5
 (26 10)  (368 122)  (368 122)  routing T_7_7.lc_trk_g2_5 <X> T_7_7.wire_logic_cluster/lc_5/in_0
 (31 10)  (373 122)  (373 122)  routing T_7_7.lc_trk_g1_7 <X> T_7_7.wire_logic_cluster/lc_5/in_3
 (32 10)  (374 122)  (374 122)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_7 wire_logic_cluster/lc_5/in_3
 (34 10)  (376 122)  (376 122)  routing T_7_7.lc_trk_g1_7 <X> T_7_7.wire_logic_cluster/lc_5/in_3
 (41 10)  (383 122)  (383 122)  LC_5 Logic Functioning bit
 (43 10)  (385 122)  (385 122)  LC_5 Logic Functioning bit
 (47 10)  (389 122)  (389 122)  Enable bit of Mux _out_links/OutMux4_5 => wire_logic_cluster/lc_5/out sp12_h_r_2
 (28 11)  (370 123)  (370 123)  routing T_7_7.lc_trk_g2_5 <X> T_7_7.wire_logic_cluster/lc_5/in_0
 (29 11)  (371 123)  (371 123)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_5 wire_logic_cluster/lc_5/in_0
 (31 11)  (373 123)  (373 123)  routing T_7_7.lc_trk_g1_7 <X> T_7_7.wire_logic_cluster/lc_5/in_3
 (40 11)  (382 123)  (382 123)  LC_5 Logic Functioning bit
 (42 11)  (384 123)  (384 123)  LC_5 Logic Functioning bit


LogicTile_10_7

 (2 4)  (494 116)  (494 116)  Enable bit of Mux _span_links/cross_mux_horz_6 => sp12_h_r_12 sp4_h_l_7


LogicTile_11_7

 (8 10)  (554 122)  (554 122)  routing T_11_7.sp4_v_t_36 <X> T_11_7.sp4_h_l_42
 (9 10)  (555 122)  (555 122)  routing T_11_7.sp4_v_t_36 <X> T_11_7.sp4_h_l_42
 (10 10)  (556 122)  (556 122)  routing T_11_7.sp4_v_t_36 <X> T_11_7.sp4_h_l_42


LogicTile_13_7

 (6 2)  (660 114)  (660 114)  routing T_13_7.sp4_h_l_42 <X> T_13_7.sp4_v_t_37


LogicTile_14_7

 (12 8)  (720 120)  (720 120)  routing T_14_7.sp4_v_t_45 <X> T_14_7.sp4_h_r_8
 (19 9)  (727 121)  (727 121)  Enable bit of Mux _span_links/cross_mux_vert_8 => sp12_v_t_14 sp4_v_t_9
 (19 10)  (727 122)  (727 122)  Enable bit of Mux _span_links/cross_mux_vert_11 => sp12_v_b_23 sp4_v_b_23


LogicTile_15_7

 (15 2)  (777 114)  (777 114)  routing T_15_7.sp4_h_r_21 <X> T_15_7.lc_trk_g0_5
 (16 2)  (778 114)  (778 114)  routing T_15_7.sp4_h_r_21 <X> T_15_7.lc_trk_g0_5
 (17 2)  (779 114)  (779 114)  Enable bit of Mux _local_links/g0_mux_5 => sp4_h_r_21 lc_trk_g0_5
 (18 2)  (780 114)  (780 114)  routing T_15_7.sp4_h_r_21 <X> T_15_7.lc_trk_g0_5
 (21 2)  (783 114)  (783 114)  routing T_15_7.sp4_v_b_7 <X> T_15_7.lc_trk_g0_7
 (22 2)  (784 114)  (784 114)  Enable bit of Mux _local_links/g0_mux_7 => sp4_v_b_7 lc_trk_g0_7
 (23 2)  (785 114)  (785 114)  routing T_15_7.sp4_v_b_7 <X> T_15_7.lc_trk_g0_7
 (18 3)  (780 115)  (780 115)  routing T_15_7.sp4_h_r_21 <X> T_15_7.lc_trk_g0_5
 (29 4)  (791 116)  (791 116)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_5 wire_logic_cluster/lc_2/in_1
 (30 4)  (792 116)  (792 116)  routing T_15_7.lc_trk_g0_5 <X> T_15_7.wire_logic_cluster/lc_2/in_1
 (31 4)  (793 116)  (793 116)  routing T_15_7.lc_trk_g0_7 <X> T_15_7.wire_logic_cluster/lc_2/in_3
 (32 4)  (794 116)  (794 116)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g0_7 wire_logic_cluster/lc_2/in_3
 (36 4)  (798 116)  (798 116)  LC_2 Logic Functioning bit
 (38 4)  (800 116)  (800 116)  LC_2 Logic Functioning bit
 (52 4)  (814 116)  (814 116)  Enable bit of Mux _out_links/OutMux4_2 => wire_logic_cluster/lc_2/out sp12_v_b_20
 (27 5)  (789 117)  (789 117)  routing T_15_7.lc_trk_g3_1 <X> T_15_7.wire_logic_cluster/lc_2/in_0
 (28 5)  (790 117)  (790 117)  routing T_15_7.lc_trk_g3_1 <X> T_15_7.wire_logic_cluster/lc_2/in_0
 (29 5)  (791 117)  (791 117)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_1 wire_logic_cluster/lc_2/in_0
 (31 5)  (793 117)  (793 117)  routing T_15_7.lc_trk_g0_7 <X> T_15_7.wire_logic_cluster/lc_2/in_3
 (36 5)  (798 117)  (798 117)  LC_2 Logic Functioning bit
 (37 5)  (799 117)  (799 117)  LC_2 Logic Functioning bit
 (38 5)  (800 117)  (800 117)  LC_2 Logic Functioning bit
 (39 5)  (801 117)  (801 117)  LC_2 Logic Functioning bit
 (40 5)  (802 117)  (802 117)  LC_2 Logic Functioning bit
 (42 5)  (804 117)  (804 117)  LC_2 Logic Functioning bit
 (17 7)  (779 119)  (779 119)  Enable bit of Mux _local_links/g1_mux_4 => sp4_r_v_b_4 lc_trk_g1_4
 (26 10)  (788 122)  (788 122)  routing T_15_7.lc_trk_g1_4 <X> T_15_7.wire_logic_cluster/lc_5/in_0
 (37 10)  (799 122)  (799 122)  LC_5 Logic Functioning bit
 (39 10)  (801 122)  (801 122)  LC_5 Logic Functioning bit
 (40 10)  (802 122)  (802 122)  LC_5 Logic Functioning bit
 (42 10)  (804 122)  (804 122)  LC_5 Logic Functioning bit
 (52 10)  (814 122)  (814 122)  Enable bit of Mux _out_links/OutMux3_5 => wire_logic_cluster/lc_5/out sp12_v_t_9
 (27 11)  (789 123)  (789 123)  routing T_15_7.lc_trk_g1_4 <X> T_15_7.wire_logic_cluster/lc_5/in_0
 (29 11)  (791 123)  (791 123)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g1_4 wire_logic_cluster/lc_5/in_0
 (36 11)  (798 123)  (798 123)  LC_5 Logic Functioning bit
 (38 11)  (800 123)  (800 123)  LC_5 Logic Functioning bit
 (41 11)  (803 123)  (803 123)  LC_5 Logic Functioning bit
 (43 11)  (805 123)  (805 123)  LC_5 Logic Functioning bit
 (16 12)  (778 124)  (778 124)  routing T_15_7.sp4_v_b_33 <X> T_15_7.lc_trk_g3_1
 (17 12)  (779 124)  (779 124)  Enable bit of Mux _local_links/g3_mux_1 => sp4_v_b_33 lc_trk_g3_1
 (18 12)  (780 124)  (780 124)  routing T_15_7.sp4_v_b_33 <X> T_15_7.lc_trk_g3_1
 (18 13)  (780 125)  (780 125)  routing T_15_7.sp4_v_b_33 <X> T_15_7.lc_trk_g3_1


LogicTile_16_7

 (8 4)  (824 116)  (824 116)  routing T_16_7.sp4_v_b_4 <X> T_16_7.sp4_h_r_4
 (9 4)  (825 116)  (825 116)  routing T_16_7.sp4_v_b_4 <X> T_16_7.sp4_h_r_4


LogicTile_18_7

 (27 0)  (955 112)  (955 112)  routing T_18_7.lc_trk_g3_2 <X> T_18_7.wire_logic_cluster/lc_0/in_1
 (28 0)  (956 112)  (956 112)  routing T_18_7.lc_trk_g3_2 <X> T_18_7.wire_logic_cluster/lc_0/in_1
 (29 0)  (957 112)  (957 112)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_2 wire_logic_cluster/lc_0/in_1
 (32 0)  (960 112)  (960 112)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_3
 (33 0)  (961 112)  (961 112)  routing T_18_7.lc_trk_g3_0 <X> T_18_7.wire_logic_cluster/lc_0/in_3
 (34 0)  (962 112)  (962 112)  routing T_18_7.lc_trk_g3_0 <X> T_18_7.wire_logic_cluster/lc_0/in_3
 (36 0)  (964 112)  (964 112)  LC_0 Logic Functioning bit
 (38 0)  (966 112)  (966 112)  LC_0 Logic Functioning bit
 (41 0)  (969 112)  (969 112)  LC_0 Logic Functioning bit
 (43 0)  (971 112)  (971 112)  LC_0 Logic Functioning bit
 (47 0)  (975 112)  (975 112)  Enable bit of Mux _out_links/OutMux5_0 => wire_logic_cluster/lc_0/out sp12_h_r_8
 (26 1)  (954 113)  (954 113)  routing T_18_7.lc_trk_g3_3 <X> T_18_7.wire_logic_cluster/lc_0/in_0
 (27 1)  (955 113)  (955 113)  routing T_18_7.lc_trk_g3_3 <X> T_18_7.wire_logic_cluster/lc_0/in_0
 (28 1)  (956 113)  (956 113)  routing T_18_7.lc_trk_g3_3 <X> T_18_7.wire_logic_cluster/lc_0/in_0
 (29 1)  (957 113)  (957 113)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_3 wire_logic_cluster/lc_0/in_0
 (30 1)  (958 113)  (958 113)  routing T_18_7.lc_trk_g3_2 <X> T_18_7.wire_logic_cluster/lc_0/in_1
 (36 1)  (964 113)  (964 113)  LC_0 Logic Functioning bit
 (38 1)  (966 113)  (966 113)  LC_0 Logic Functioning bit
 (40 1)  (968 113)  (968 113)  LC_0 Logic Functioning bit
 (42 1)  (970 113)  (970 113)  LC_0 Logic Functioning bit
 (14 5)  (942 117)  (942 117)  routing T_18_7.sp12_h_r_16 <X> T_18_7.lc_trk_g1_0
 (16 5)  (944 117)  (944 117)  routing T_18_7.sp12_h_r_16 <X> T_18_7.lc_trk_g1_0
 (17 5)  (945 117)  (945 117)  Enable bit of Mux _local_links/g1_mux_0 => sp12_h_r_16 lc_trk_g1_0
 (31 10)  (959 122)  (959 122)  routing T_18_7.lc_trk_g2_4 <X> T_18_7.wire_logic_cluster/lc_5/in_3
 (32 10)  (960 122)  (960 122)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_4 wire_logic_cluster/lc_5/in_3
 (33 10)  (961 122)  (961 122)  routing T_18_7.lc_trk_g2_4 <X> T_18_7.wire_logic_cluster/lc_5/in_3
 (36 10)  (964 122)  (964 122)  LC_5 Logic Functioning bit
 (38 10)  (966 122)  (966 122)  LC_5 Logic Functioning bit
 (40 10)  (968 122)  (968 122)  LC_5 Logic Functioning bit
 (41 10)  (969 122)  (969 122)  LC_5 Logic Functioning bit
 (42 10)  (970 122)  (970 122)  LC_5 Logic Functioning bit
 (43 10)  (971 122)  (971 122)  LC_5 Logic Functioning bit
 (47 10)  (975 122)  (975 122)  Enable bit of Mux _out_links/OutMux4_5 => wire_logic_cluster/lc_5/out sp12_h_r_2
 (14 11)  (942 123)  (942 123)  routing T_18_7.sp4_h_l_17 <X> T_18_7.lc_trk_g2_4
 (15 11)  (943 123)  (943 123)  routing T_18_7.sp4_h_l_17 <X> T_18_7.lc_trk_g2_4
 (16 11)  (944 123)  (944 123)  routing T_18_7.sp4_h_l_17 <X> T_18_7.lc_trk_g2_4
 (17 11)  (945 123)  (945 123)  Enable bit of Mux _local_links/g2_mux_4 => sp4_h_l_17 lc_trk_g2_4
 (27 11)  (955 123)  (955 123)  routing T_18_7.lc_trk_g1_0 <X> T_18_7.wire_logic_cluster/lc_5/in_0
 (29 11)  (957 123)  (957 123)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g1_0 wire_logic_cluster/lc_5/in_0
 (37 11)  (965 123)  (965 123)  LC_5 Logic Functioning bit
 (39 11)  (967 123)  (967 123)  LC_5 Logic Functioning bit
 (40 11)  (968 123)  (968 123)  LC_5 Logic Functioning bit
 (41 11)  (969 123)  (969 123)  LC_5 Logic Functioning bit
 (42 11)  (970 123)  (970 123)  LC_5 Logic Functioning bit
 (43 11)  (971 123)  (971 123)  LC_5 Logic Functioning bit
 (22 12)  (950 124)  (950 124)  Enable bit of Mux _local_links/g3_mux_3 => sp12_v_b_19 lc_trk_g3_3
 (23 12)  (951 124)  (951 124)  routing T_18_7.sp12_v_b_19 <X> T_18_7.lc_trk_g3_3
 (14 13)  (942 125)  (942 125)  routing T_18_7.sp12_v_b_16 <X> T_18_7.lc_trk_g3_0
 (16 13)  (944 125)  (944 125)  routing T_18_7.sp12_v_b_16 <X> T_18_7.lc_trk_g3_0
 (17 13)  (945 125)  (945 125)  Enable bit of Mux _local_links/g3_mux_0 => sp12_v_b_16 lc_trk_g3_0
 (21 13)  (949 125)  (949 125)  routing T_18_7.sp12_v_b_19 <X> T_18_7.lc_trk_g3_3
 (22 13)  (950 125)  (950 125)  Enable bit of Mux _local_links/g3_mux_2 => sp4_r_v_b_42 lc_trk_g3_2
 (25 13)  (953 125)  (953 125)  routing T_18_7.sp4_r_v_b_42 <X> T_18_7.lc_trk_g3_2


LogicTile_22_7

 (3 3)  (1147 115)  (1147 115)  routing T_22_7.sp12_v_b_0 <X> T_22_7.sp12_h_l_23
 (3 6)  (1147 118)  (1147 118)  routing T_22_7.sp12_v_b_0 <X> T_22_7.sp12_v_t_23


LogicTile_26_7

 (3 1)  (1351 113)  (1351 113)  routing T_26_7.sp12_h_l_23 <X> T_26_7.sp12_v_b_0


LogicTile_29_7

 (3 9)  (1513 121)  (1513 121)  routing T_29_7.sp12_h_l_22 <X> T_29_7.sp12_v_b_1


IO_Tile_33_7

 (3 1)  (1729 113)  (1729 113)  IO control bit: IORIGHT_REN_1

 (2 6)  (1728 118)  (1728 118)  IO control bit: IORIGHT_REN_0



IO_Tile_0_6

 (6 0)  (11 96)  (11 96)  routing T_0_6.span4_horz_1 <X> T_0_6.lc_trk_g0_1
 (7 0)  (10 96)  (10 96)  Enable bit of Mux _local_links/g0_mux_1 => span4_horz_1 lc_trk_g0_1
 (8 0)  (9 96)  (9 96)  routing T_0_6.span4_horz_1 <X> T_0_6.lc_trk_g0_1
 (16 0)  (1 96)  (1 96)  IOB_0 IO Functioning bit
 (3 1)  (14 97)  (14 97)  IO control bit: IOLEFT_REN_1

 (17 1)  (0 97)  (0 97)  Enable bit of Mux _out_links/OutMuxa_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_0
 (17 3)  (0 99)  (0 99)  IOB_0 IO Functioning bit
 (5 4)  (12 100)  (12 100)  routing T_0_6.span4_vert_b_13 <X> T_0_6.lc_trk_g0_5
 (7 4)  (10 100)  (10 100)  Enable bit of Mux _local_links/g0_mux_5 => span4_vert_b_13 lc_trk_g0_5
 (8 4)  (9 100)  (9 100)  routing T_0_6.span4_vert_b_13 <X> T_0_6.lc_trk_g0_5
 (10 4)  (7 100)  (7 100)  routing T_0_6.lc_trk_g0_5 <X> T_0_6.wire_io_cluster/io_0/OUT_ENB
 (13 4)  (4 100)  (4 100)  routing T_0_6.lc_trk_g0_4 <X> T_0_6.wire_io_cluster/io_0/D_OUT_0
 (17 4)  (0 100)  (0 100)  IOB_0 IO Functioning bit
 (5 5)  (12 101)  (12 101)  routing T_0_6.span4_horz_20 <X> T_0_6.lc_trk_g0_4
 (6 5)  (11 101)  (11 101)  routing T_0_6.span4_horz_20 <X> T_0_6.lc_trk_g0_4
 (7 5)  (10 101)  (10 101)  Enable bit of Mux _local_links/g0_mux_4 => span4_horz_20 lc_trk_g0_4
 (11 5)  (6 101)  (6 101)  Enable bit of Mux _io_cluster/in_mux0_0 => lc_trk_g0_5 wire_io_cluster/io_0/OUT_ENB
 (13 5)  (4 101)  (4 101)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g0_4 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (15 102)  (15 102)  IO control bit: IOLEFT_REN_0

 (3 6)  (14 102)  (14 102)  IO control bit: IOLEFT_IE_1

 (16 8)  (1 104)  (1 104)  Enable bit of Mux _out_links/OutMuxc_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_20
 (3 9)  (14 105)  (14 105)  IO control bit: IOLEFT_IE_0

 (10 10)  (7 106)  (7 106)  routing T_0_6.lc_trk_g1_5 <X> T_0_6.wire_io_cluster/io_1/OUT_ENB
 (11 10)  (6 106)  (6 106)  routing T_0_6.lc_trk_g1_5 <X> T_0_6.wire_io_cluster/io_1/OUT_ENB
 (16 10)  (1 106)  (1 106)  IOB_1 IO Functioning bit
 (11 11)  (6 107)  (6 107)  Enable bit of Mux _io_cluster/in_mux1_0 => lc_trk_g1_5 wire_io_cluster/io_1/OUT_ENB
 (13 11)  (4 107)  (4 107)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_1 wire_io_cluster/io_1/D_OUT_0
 (5 12)  (12 108)  (12 108)  routing T_0_6.span4_vert_b_13 <X> T_0_6.lc_trk_g1_5
 (7 12)  (10 108)  (10 108)  Enable bit of Mux _local_links/g1_mux_5 => span4_vert_b_13 lc_trk_g1_5
 (8 12)  (9 108)  (9 108)  routing T_0_6.span4_vert_b_13 <X> T_0_6.lc_trk_g1_5
 (17 13)  (0 109)  (0 109)  IOB_1 IO Functioning bit
 (17 14)  (0 110)  (0 110)  IOB_1 IO Functioning bit


LogicTile_2_6

 (3 5)  (75 101)  (75 101)  routing T_2_6.sp12_h_l_23 <X> T_2_6.sp12_h_r_0


LogicTile_3_6

 (5 14)  (131 110)  (131 110)  routing T_3_6.sp4_v_b_9 <X> T_3_6.sp4_h_l_44


LogicTile_4_6

 (10 2)  (190 98)  (190 98)  routing T_4_6.sp4_v_b_8 <X> T_4_6.sp4_h_l_36
 (3 6)  (183 102)  (183 102)  routing T_4_6.sp12_h_r_0 <X> T_4_6.sp12_v_t_23
 (3 7)  (183 103)  (183 103)  routing T_4_6.sp12_h_r_0 <X> T_4_6.sp12_v_t_23


LogicTile_10_6

 (2 8)  (494 104)  (494 104)  Enable bit of Mux _span_links/cross_mux_horz_8 => sp12_h_r_16 sp4_h_l_9
 (2 12)  (494 108)  (494 108)  Enable bit of Mux _span_links/cross_mux_horz_10 => sp12_h_r_20 sp4_h_l_11


LogicTile_13_6

 (10 7)  (664 103)  (664 103)  routing T_13_6.sp4_h_l_46 <X> T_13_6.sp4_v_t_41
 (5 15)  (659 111)  (659 111)  routing T_13_6.sp4_h_l_44 <X> T_13_6.sp4_v_t_44


LogicTile_16_6

 (3 2)  (819 98)  (819 98)  routing T_16_6.sp12_h_r_0 <X> T_16_6.sp12_h_l_23
 (3 3)  (819 99)  (819 99)  routing T_16_6.sp12_h_r_0 <X> T_16_6.sp12_h_l_23
 (3 6)  (819 102)  (819 102)  routing T_16_6.sp12_h_r_0 <X> T_16_6.sp12_v_t_23
 (3 7)  (819 103)  (819 103)  routing T_16_6.sp12_h_r_0 <X> T_16_6.sp12_v_t_23


LogicTile_17_6

 (3 12)  (877 108)  (877 108)  routing T_17_6.sp12_v_t_22 <X> T_17_6.sp12_h_r_1


LogicTile_18_6

 (3 6)  (931 102)  (931 102)  routing T_18_6.sp12_h_r_0 <X> T_18_6.sp12_v_t_23
 (3 7)  (931 103)  (931 103)  routing T_18_6.sp12_h_r_0 <X> T_18_6.sp12_v_t_23


LogicTile_24_6

 (3 12)  (1255 108)  (1255 108)  routing T_24_6.sp12_v_t_22 <X> T_24_6.sp12_h_r_1


LogicTile_26_6

 (3 6)  (1351 102)  (1351 102)  routing T_26_6.sp12_h_r_0 <X> T_26_6.sp12_v_t_23
 (3 7)  (1351 103)  (1351 103)  routing T_26_6.sp12_h_r_0 <X> T_26_6.sp12_v_t_23


LogicTile_28_6

 (3 2)  (1459 98)  (1459 98)  routing T_28_6.sp12_h_r_0 <X> T_28_6.sp12_h_l_23
 (3 3)  (1459 99)  (1459 99)  routing T_28_6.sp12_h_r_0 <X> T_28_6.sp12_h_l_23


LogicTile_29_6

 (3 13)  (1513 109)  (1513 109)  routing T_29_6.sp12_h_l_22 <X> T_29_6.sp12_h_r_1


LogicTile_30_6

 (3 2)  (1567 98)  (1567 98)  routing T_30_6.sp12_h_r_0 <X> T_30_6.sp12_h_l_23
 (3 3)  (1567 99)  (1567 99)  routing T_30_6.sp12_h_r_0 <X> T_30_6.sp12_h_l_23


IO_Tile_33_6

 (6 0)  (1732 96)  (1732 96)  routing T_33_6.span12_horz_17 <X> T_33_6.lc_trk_g0_1
 (7 0)  (1733 96)  (1733 96)  Enable bit of Mux _local_links/g0_mux_1 => span12_horz_17 lc_trk_g0_1
 (16 0)  (1742 96)  (1742 96)  IOB_0 IO Functioning bit
 (3 1)  (1729 97)  (1729 97)  IO control bit: IORIGHT_REN_1

 (8 1)  (1734 97)  (1734 97)  routing T_33_6.span12_horz_17 <X> T_33_6.lc_trk_g0_1
 (17 2)  (1743 98)  (1743 98)  Enable bit of Mux _out_links/OutMuxb_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_8
 (17 3)  (1743 99)  (1743 99)  IOB_0 IO Functioning bit
 (12 4)  (1738 100)  (1738 100)  routing T_33_6.lc_trk_g1_7 <X> T_33_6.wire_io_cluster/io_0/D_OUT_0
 (13 4)  (1739 100)  (1739 100)  routing T_33_6.lc_trk_g1_7 <X> T_33_6.wire_io_cluster/io_0/D_OUT_0
 (17 4)  (1743 100)  (1743 100)  IOB_0 IO Functioning bit
 (11 5)  (1737 101)  (1737 101)  Enable bit of Mux _io_cluster/in_mux0_0 => lc_trk_g0_1 wire_io_cluster/io_0/OUT_ENB
 (12 5)  (1738 101)  (1738 101)  routing T_33_6.lc_trk_g1_7 <X> T_33_6.wire_io_cluster/io_0/D_OUT_0
 (13 5)  (1739 101)  (1739 101)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g1_7 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (1728 102)  (1728 102)  IO control bit: IORIGHT_REN_0

 (3 6)  (1729 102)  (1729 102)  IO control bit: IORIGHT_IE_1

 (6 8)  (1732 104)  (1732 104)  routing T_33_6.span12_horz_17 <X> T_33_6.lc_trk_g1_1
 (7 8)  (1733 104)  (1733 104)  Enable bit of Mux _local_links/g1_mux_1 => span12_horz_17 lc_trk_g1_1
 (3 9)  (1729 105)  (1729 105)  IO control bit: IORIGHT_IE_0

 (8 9)  (1734 105)  (1734 105)  routing T_33_6.span12_horz_17 <X> T_33_6.lc_trk_g1_1
 (16 9)  (1742 105)  (1742 105)  Enable bit of Mux _out_links/OutMuxa_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_4
 (17 9)  (1743 105)  (1743 105)  Enable bit of Mux _out_links/OutMuxb_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_12
 (11 10)  (1737 106)  (1737 106)  routing T_33_6.lc_trk_g1_1 <X> T_33_6.wire_io_cluster/io_1/OUT_ENB
 (12 10)  (1738 106)  (1738 106)  routing T_33_6.lc_trk_g1_6 <X> T_33_6.wire_io_cluster/io_1/D_OUT_0
 (13 10)  (1739 106)  (1739 106)  routing T_33_6.lc_trk_g1_6 <X> T_33_6.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (1742 106)  (1742 106)  IOB_1 IO Functioning bit
 (11 11)  (1737 107)  (1737 107)  Enable bit of Mux _io_cluster/in_mux1_0 => lc_trk_g1_1 wire_io_cluster/io_1/OUT_ENB
 (12 11)  (1738 107)  (1738 107)  routing T_33_6.lc_trk_g1_6 <X> T_33_6.wire_io_cluster/io_1/D_OUT_0
 (13 11)  (1739 107)  (1739 107)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g1_6 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (1743 109)  (1743 109)  IOB_1 IO Functioning bit
 (4 14)  (1730 110)  (1730 110)  routing T_33_6.span12_horz_6 <X> T_33_6.lc_trk_g1_6
 (5 14)  (1731 110)  (1731 110)  routing T_33_6.span4_vert_b_15 <X> T_33_6.lc_trk_g1_7
 (7 14)  (1733 110)  (1733 110)  Enable bit of Mux _local_links/g1_mux_7 => span4_vert_b_15 lc_trk_g1_7
 (8 14)  (1734 110)  (1734 110)  routing T_33_6.span4_vert_b_15 <X> T_33_6.lc_trk_g1_7
 (17 14)  (1743 110)  (1743 110)  IOB_1 IO Functioning bit
 (4 15)  (1730 111)  (1730 111)  routing T_33_6.span12_horz_6 <X> T_33_6.lc_trk_g1_6
 (5 15)  (1731 111)  (1731 111)  routing T_33_6.span12_horz_6 <X> T_33_6.lc_trk_g1_6
 (7 15)  (1733 111)  (1733 111)  Enable bit of Mux _local_links/g1_mux_6 => span12_horz_6 lc_trk_g1_6


IO_Tile_0_5

 (16 0)  (1 80)  (1 80)  IOB_0 IO Functioning bit
 (3 1)  (14 81)  (14 81)  IO control bit: IOLEFT_REN_1

 (17 1)  (0 81)  (0 81)  Enable bit of Mux _out_links/OutMuxa_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_0
 (5 2)  (12 82)  (12 82)  routing T_0_5.span4_vert_b_11 <X> T_0_5.lc_trk_g0_3
 (7 2)  (10 82)  (10 82)  Enable bit of Mux _local_links/g0_mux_3 => span4_vert_b_11 lc_trk_g0_3
 (8 2)  (9 82)  (9 82)  routing T_0_5.span4_vert_b_11 <X> T_0_5.lc_trk_g0_3
 (14 3)  (3 83)  (3 83)  routing T_0_5.span4_vert_t_13 <X> T_0_5.span4_vert_b_1
 (17 3)  (0 83)  (0 83)  IOB_0 IO Functioning bit
 (10 4)  (7 84)  (7 84)  routing T_0_5.lc_trk_g0_7 <X> T_0_5.wire_io_cluster/io_0/OUT_ENB
 (12 4)  (5 84)  (5 84)  routing T_0_5.lc_trk_g1_1 <X> T_0_5.wire_io_cluster/io_0/D_OUT_0
 (17 4)  (0 84)  (0 84)  IOB_0 IO Functioning bit
 (10 5)  (7 85)  (7 85)  routing T_0_5.lc_trk_g0_7 <X> T_0_5.wire_io_cluster/io_0/OUT_ENB
 (11 5)  (6 85)  (6 85)  Enable bit of Mux _io_cluster/in_mux0_0 => lc_trk_g0_7 wire_io_cluster/io_0/OUT_ENB
 (13 5)  (4 85)  (4 85)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g1_1 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (15 86)  (15 86)  IO control bit: IOLEFT_REN_0

 (3 6)  (14 86)  (14 86)  IO control bit: IOLEFT_IE_1

 (6 6)  (11 86)  (11 86)  routing T_0_5.span12_horz_15 <X> T_0_5.lc_trk_g0_7
 (7 6)  (10 86)  (10 86)  Enable bit of Mux _local_links/g0_mux_7 => span12_horz_15 lc_trk_g0_7
 (6 8)  (11 88)  (11 88)  routing T_0_5.span4_horz_1 <X> T_0_5.lc_trk_g1_1
 (7 8)  (10 88)  (10 88)  Enable bit of Mux _local_links/g1_mux_1 => span4_horz_1 lc_trk_g1_1
 (8 8)  (9 88)  (9 88)  routing T_0_5.span4_horz_1 <X> T_0_5.lc_trk_g1_1
 (16 8)  (1 88)  (1 88)  Enable bit of Mux _out_links/OutMuxc_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_20
 (3 9)  (14 89)  (14 89)  IO control bit: IOLEFT_IE_0

 (10 10)  (7 90)  (7 90)  routing T_0_5.lc_trk_g1_7 <X> T_0_5.wire_io_cluster/io_1/OUT_ENB
 (11 10)  (6 90)  (6 90)  routing T_0_5.lc_trk_g1_7 <X> T_0_5.wire_io_cluster/io_1/OUT_ENB
 (16 10)  (1 90)  (1 90)  IOB_1 IO Functioning bit
 (10 11)  (7 91)  (7 91)  routing T_0_5.lc_trk_g1_7 <X> T_0_5.wire_io_cluster/io_1/OUT_ENB
 (11 11)  (6 91)  (6 91)  Enable bit of Mux _io_cluster/in_mux1_0 => lc_trk_g1_7 wire_io_cluster/io_1/OUT_ENB
 (12 11)  (5 91)  (5 91)  routing T_0_5.lc_trk_g0_3 <X> T_0_5.wire_io_cluster/io_1/D_OUT_0
 (13 11)  (4 91)  (4 91)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_3 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (0 93)  (0 93)  IOB_1 IO Functioning bit
 (6 14)  (11 94)  (11 94)  routing T_0_5.span12_horz_15 <X> T_0_5.lc_trk_g1_7
 (7 14)  (10 94)  (10 94)  Enable bit of Mux _local_links/g1_mux_7 => span12_horz_15 lc_trk_g1_7
 (17 14)  (0 94)  (0 94)  IOB_1 IO Functioning bit


LogicTile_2_5

 (3 5)  (75 85)  (75 85)  routing T_2_5.sp12_h_l_23 <X> T_2_5.sp12_h_r_0


LogicTile_3_5

 (8 3)  (134 83)  (134 83)  routing T_3_5.sp4_h_r_7 <X> T_3_5.sp4_v_t_36
 (9 3)  (135 83)  (135 83)  routing T_3_5.sp4_h_r_7 <X> T_3_5.sp4_v_t_36
 (10 3)  (136 83)  (136 83)  routing T_3_5.sp4_h_r_7 <X> T_3_5.sp4_v_t_36


LogicTile_4_5

 (10 2)  (190 82)  (190 82)  routing T_4_5.sp4_v_b_8 <X> T_4_5.sp4_h_l_36
 (2 4)  (182 84)  (182 84)  Enable bit of Mux _span_links/cross_mux_horz_6 => sp12_h_r_12 sp4_h_l_7
 (3 6)  (183 86)  (183 86)  routing T_4_5.sp12_h_r_0 <X> T_4_5.sp12_v_t_23
 (3 7)  (183 87)  (183 87)  routing T_4_5.sp12_h_r_0 <X> T_4_5.sp12_v_t_23
 (19 8)  (199 88)  (199 88)  Enable bit of Mux _span_links/cross_mux_vert_9 => sp12_v_b_19 sp4_v_b_21


LogicTile_5_5

 (3 2)  (237 82)  (237 82)  routing T_5_5.sp12_h_r_0 <X> T_5_5.sp12_h_l_23
 (3 3)  (237 83)  (237 83)  routing T_5_5.sp12_h_r_0 <X> T_5_5.sp12_h_l_23


RAM_Tile_8_5

 (2 8)  (398 88)  (398 88)  Enable bit of Mux _span_links/cross_mux_horz_8 => sp12_h_l_15 sp4_h_l_9


LogicTile_10_5

 (3 2)  (495 82)  (495 82)  routing T_10_5.sp12_h_r_0 <X> T_10_5.sp12_h_l_23
 (3 3)  (495 83)  (495 83)  routing T_10_5.sp12_h_r_0 <X> T_10_5.sp12_h_l_23
 (2 8)  (494 88)  (494 88)  Enable bit of Mux _span_links/cross_mux_horz_8 => sp12_h_r_16 sp4_h_l_9


LogicTile_11_5

 (6 13)  (552 93)  (552 93)  routing T_11_5.sp4_h_l_44 <X> T_11_5.sp4_h_r_9


LogicTile_12_5

 (3 6)  (603 86)  (603 86)  routing T_12_5.sp12_v_b_0 <X> T_12_5.sp12_v_t_23


LogicTile_13_5

 (11 2)  (665 82)  (665 82)  routing T_13_5.sp4_h_l_44 <X> T_13_5.sp4_v_t_39


LogicTile_15_5

 (3 4)  (765 84)  (765 84)  routing T_15_5.sp12_v_t_23 <X> T_15_5.sp12_h_r_0
 (5 15)  (767 95)  (767 95)  routing T_15_5.sp4_h_l_44 <X> T_15_5.sp4_v_t_44


LogicTile_16_5

 (3 2)  (819 82)  (819 82)  routing T_16_5.sp12_h_r_0 <X> T_16_5.sp12_h_l_23
 (3 3)  (819 83)  (819 83)  routing T_16_5.sp12_h_r_0 <X> T_16_5.sp12_h_l_23


LogicTile_17_5

 (3 2)  (877 82)  (877 82)  routing T_17_5.sp12_v_t_23 <X> T_17_5.sp12_h_l_23
 (3 8)  (877 88)  (877 88)  routing T_17_5.sp12_v_t_22 <X> T_17_5.sp12_v_b_1


LogicTile_19_5

 (3 12)  (985 92)  (985 92)  routing T_19_5.sp12_v_t_22 <X> T_19_5.sp12_h_r_1


LogicTile_20_5

 (3 6)  (1039 86)  (1039 86)  routing T_20_5.sp12_h_r_0 <X> T_20_5.sp12_v_t_23
 (3 7)  (1039 87)  (1039 87)  routing T_20_5.sp12_h_r_0 <X> T_20_5.sp12_v_t_23


LogicTile_22_5

 (3 2)  (1147 82)  (1147 82)  routing T_22_5.sp12_h_r_0 <X> T_22_5.sp12_h_l_23
 (3 3)  (1147 83)  (1147 83)  routing T_22_5.sp12_h_r_0 <X> T_22_5.sp12_h_l_23
 (3 6)  (1147 86)  (1147 86)  routing T_22_5.sp12_h_r_0 <X> T_22_5.sp12_v_t_23
 (3 7)  (1147 87)  (1147 87)  routing T_22_5.sp12_h_r_0 <X> T_22_5.sp12_v_t_23


LogicTile_23_5

 (2 8)  (1200 88)  (1200 88)  Enable bit of Mux _span_links/cross_mux_horz_8 => sp12_h_r_16 sp4_h_l_9


LogicTile_26_5

 (5 0)  (1353 80)  (1353 80)  routing T_26_5.sp4_h_l_44 <X> T_26_5.sp4_h_r_0
 (4 1)  (1352 81)  (1352 81)  routing T_26_5.sp4_h_l_44 <X> T_26_5.sp4_h_r_0
 (2 6)  (1350 86)  (1350 86)  Enable bit of Mux _span_links/cross_mux_horz_7 => sp12_h_r_14 sp4_h_r_19


LogicTile_28_5

 (3 2)  (1459 82)  (1459 82)  routing T_28_5.sp12_h_r_0 <X> T_28_5.sp12_h_l_23
 (3 3)  (1459 83)  (1459 83)  routing T_28_5.sp12_h_r_0 <X> T_28_5.sp12_h_l_23


LogicTile_29_5

 (4 1)  (1514 81)  (1514 81)  routing T_29_5.sp4_v_t_42 <X> T_29_5.sp4_h_r_0
 (4 8)  (1514 88)  (1514 88)  routing T_29_5.sp4_h_l_43 <X> T_29_5.sp4_v_b_6
 (5 9)  (1515 89)  (1515 89)  routing T_29_5.sp4_h_l_43 <X> T_29_5.sp4_v_b_6
 (6 9)  (1516 89)  (1516 89)  routing T_29_5.sp4_h_l_43 <X> T_29_5.sp4_h_r_6


LogicTile_30_5

 (4 0)  (1568 80)  (1568 80)  routing T_30_5.sp4_h_l_37 <X> T_30_5.sp4_v_b_0
 (5 1)  (1569 81)  (1569 81)  routing T_30_5.sp4_h_l_37 <X> T_30_5.sp4_v_b_0
 (9 4)  (1573 84)  (1573 84)  routing T_30_5.sp4_v_t_41 <X> T_30_5.sp4_h_r_4
 (19 5)  (1583 85)  (1583 85)  Enable bit of Mux _span_links/cross_mux_vert_4 => sp12_v_t_6 sp4_v_t_5
 (2 14)  (1566 94)  (1566 94)  Enable bit of Mux _span_links/cross_mux_horz_11 => sp12_h_l_21 sp4_h_l_10


LogicTile_31_5

 (3 13)  (1621 93)  (1621 93)  routing T_31_5.sp12_h_l_22 <X> T_31_5.sp12_h_r_1


LogicTile_32_5

 (3 2)  (1675 82)  (1675 82)  routing T_32_5.sp12_h_r_0 <X> T_32_5.sp12_h_l_23
 (3 3)  (1675 83)  (1675 83)  routing T_32_5.sp12_h_r_0 <X> T_32_5.sp12_h_l_23


IO_Tile_33_5

 (16 0)  (1742 80)  (1742 80)  IOB_0 IO Functioning bit
 (3 1)  (1729 81)  (1729 81)  IO control bit: IORIGHT_REN_1

 (17 1)  (1743 81)  (1743 81)  Enable bit of Mux _out_links/OutMuxa_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_0
 (17 2)  (1743 82)  (1743 82)  Enable bit of Mux _out_links/OutMuxb_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_8
 (17 3)  (1743 83)  (1743 83)  IOB_0 IO Functioning bit
 (11 4)  (1737 84)  (1737 84)  routing T_33_5.lc_trk_g1_2 <X> T_33_5.wire_io_cluster/io_0/OUT_ENB
 (13 4)  (1739 84)  (1739 84)  routing T_33_5.lc_trk_g0_4 <X> T_33_5.wire_io_cluster/io_0/D_OUT_0
 (17 4)  (1743 84)  (1743 84)  IOB_0 IO Functioning bit
 (4 5)  (1730 85)  (1730 85)  routing T_33_5.span4_horz_28 <X> T_33_5.lc_trk_g0_4
 (5 5)  (1731 85)  (1731 85)  routing T_33_5.span4_horz_28 <X> T_33_5.lc_trk_g0_4
 (6 5)  (1732 85)  (1732 85)  routing T_33_5.span4_horz_28 <X> T_33_5.lc_trk_g0_4
 (7 5)  (1733 85)  (1733 85)  Enable bit of Mux _local_links/g0_mux_4 => span4_horz_28 lc_trk_g0_4
 (10 5)  (1736 85)  (1736 85)  routing T_33_5.lc_trk_g1_2 <X> T_33_5.wire_io_cluster/io_0/OUT_ENB
 (11 5)  (1737 85)  (1737 85)  Enable bit of Mux _io_cluster/in_mux0_0 => lc_trk_g1_2 wire_io_cluster/io_0/OUT_ENB
 (13 5)  (1739 85)  (1739 85)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g0_4 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (1728 86)  (1728 86)  IO control bit: IORIGHT_REN_0

 (3 6)  (1729 86)  (1729 86)  IO control bit: IORIGHT_IE_1

 (5 6)  (1731 86)  (1731 86)  routing T_33_5.span4_vert_b_15 <X> T_33_5.lc_trk_g0_7
 (7 6)  (1733 86)  (1733 86)  Enable bit of Mux _local_links/g0_mux_7 => span4_vert_b_15 lc_trk_g0_7
 (8 6)  (1734 86)  (1734 86)  routing T_33_5.span4_vert_b_15 <X> T_33_5.lc_trk_g0_7
 (13 7)  (1739 87)  (1739 87)  routing T_33_5.span4_horz_37 <X> T_33_5.span4_vert_b_2
 (16 8)  (1742 88)  (1742 88)  Enable bit of Mux _out_links/OutMuxc_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_20
 (3 9)  (1729 89)  (1729 89)  IO control bit: IORIGHT_IE_0

 (4 10)  (1730 90)  (1730 90)  routing T_33_5.span12_horz_2 <X> T_33_5.lc_trk_g1_2
 (10 10)  (1736 90)  (1736 90)  routing T_33_5.lc_trk_g1_7 <X> T_33_5.wire_io_cluster/io_1/OUT_ENB
 (11 10)  (1737 90)  (1737 90)  routing T_33_5.lc_trk_g1_7 <X> T_33_5.wire_io_cluster/io_1/OUT_ENB
 (13 10)  (1739 90)  (1739 90)  routing T_33_5.lc_trk_g0_7 <X> T_33_5.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (1742 90)  (1742 90)  IOB_1 IO Functioning bit
 (4 11)  (1730 91)  (1730 91)  routing T_33_5.span12_horz_2 <X> T_33_5.lc_trk_g1_2
 (5 11)  (1731 91)  (1731 91)  routing T_33_5.span12_horz_2 <X> T_33_5.lc_trk_g1_2
 (7 11)  (1733 91)  (1733 91)  Enable bit of Mux _local_links/g1_mux_2 => span12_horz_2 lc_trk_g1_2
 (10 11)  (1736 91)  (1736 91)  routing T_33_5.lc_trk_g1_7 <X> T_33_5.wire_io_cluster/io_1/OUT_ENB
 (11 11)  (1737 91)  (1737 91)  Enable bit of Mux _io_cluster/in_mux1_0 => lc_trk_g1_7 wire_io_cluster/io_1/OUT_ENB
 (12 11)  (1738 91)  (1738 91)  routing T_33_5.lc_trk_g0_7 <X> T_33_5.wire_io_cluster/io_1/D_OUT_0
 (13 11)  (1739 91)  (1739 91)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_7 wire_io_cluster/io_1/D_OUT_0
 (13 13)  (1739 93)  (1739 93)  routing T_33_5.span4_horz_43 <X> T_33_5.span4_vert_b_3
 (17 13)  (1743 93)  (1743 93)  IOB_1 IO Functioning bit
 (5 14)  (1731 94)  (1731 94)  routing T_33_5.span4_horz_47 <X> T_33_5.lc_trk_g1_7
 (6 14)  (1732 94)  (1732 94)  routing T_33_5.span4_horz_47 <X> T_33_5.lc_trk_g1_7
 (7 14)  (1733 94)  (1733 94)  Enable bit of Mux _local_links/g1_mux_7 => span4_horz_47 lc_trk_g1_7
 (8 14)  (1734 94)  (1734 94)  routing T_33_5.span4_horz_47 <X> T_33_5.lc_trk_g1_7
 (17 14)  (1743 94)  (1743 94)  IOB_1 IO Functioning bit
 (8 15)  (1734 95)  (1734 95)  routing T_33_5.span4_horz_47 <X> T_33_5.lc_trk_g1_7


IO_Tile_0_4

 (3 1)  (14 65)  (14 65)  IO control bit: IOLEFT_REN_1

 (17 2)  (0 66)  (0 66)  Enable bit of Mux _out_links/OutMuxb_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_8
 (17 3)  (0 67)  (0 67)  IOB_0 IO Functioning bit
 (2 6)  (15 70)  (15 70)  IO control bit: IOLEFT_REN_0

 (3 6)  (14 70)  (14 70)  IO control bit: IOLEFT_IE_1

 (5 6)  (12 70)  (12 70)  routing T_0_4.span4_vert_b_7 <X> T_0_4.lc_trk_g0_7
 (7 6)  (10 70)  (10 70)  Enable bit of Mux _local_links/g0_mux_7 => span4_vert_b_7 lc_trk_g0_7
 (8 7)  (9 71)  (9 71)  routing T_0_4.span4_vert_b_7 <X> T_0_4.lc_trk_g0_7
 (3 9)  (14 73)  (14 73)  IO control bit: IOLEFT_IE_0

 (17 9)  (0 73)  (0 73)  Enable bit of Mux _out_links/OutMuxb_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_12
 (10 10)  (7 74)  (7 74)  routing T_0_4.lc_trk_g1_5 <X> T_0_4.wire_io_cluster/io_1/OUT_ENB
 (11 10)  (6 74)  (6 74)  routing T_0_4.lc_trk_g1_5 <X> T_0_4.wire_io_cluster/io_1/OUT_ENB
 (13 10)  (4 74)  (4 74)  routing T_0_4.lc_trk_g0_7 <X> T_0_4.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (1 74)  (1 74)  IOB_1 IO Functioning bit
 (11 11)  (6 75)  (6 75)  Enable bit of Mux _io_cluster/in_mux1_0 => lc_trk_g1_5 wire_io_cluster/io_1/OUT_ENB
 (12 11)  (5 75)  (5 75)  routing T_0_4.lc_trk_g0_7 <X> T_0_4.wire_io_cluster/io_1/D_OUT_0
 (13 11)  (4 75)  (4 75)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_7 wire_io_cluster/io_1/D_OUT_0
 (5 12)  (12 76)  (12 76)  routing T_0_4.span4_vert_b_5 <X> T_0_4.lc_trk_g1_5
 (7 12)  (10 76)  (10 76)  Enable bit of Mux _local_links/g1_mux_5 => span4_vert_b_5 lc_trk_g1_5
 (11 12)  (6 76)  (6 76)  routing T_0_4.span4_horz_19 <X> T_0_4.span4_vert_t_15
 (12 12)  (5 76)  (5 76)  routing T_0_4.span4_horz_19 <X> T_0_4.span4_vert_t_15
 (8 13)  (9 77)  (9 77)  routing T_0_4.span4_vert_b_5 <X> T_0_4.lc_trk_g1_5
 (17 13)  (0 77)  (0 77)  IOB_1 IO Functioning bit
 (17 14)  (0 78)  (0 78)  IOB_1 IO Functioning bit


LogicTile_3_4

 (5 10)  (131 74)  (131 74)  routing T_3_4.sp4_h_r_3 <X> T_3_4.sp4_h_l_43
 (4 11)  (130 75)  (130 75)  routing T_3_4.sp4_h_r_3 <X> T_3_4.sp4_h_l_43


LogicTile_4_4

 (3 6)  (183 70)  (183 70)  routing T_4_4.sp12_h_r_0 <X> T_4_4.sp12_v_t_23
 (3 7)  (183 71)  (183 71)  routing T_4_4.sp12_h_r_0 <X> T_4_4.sp12_v_t_23
 (19 8)  (199 72)  (199 72)  Enable bit of Mux _span_links/cross_mux_vert_9 => sp12_v_b_19 sp4_v_b_21
 (19 15)  (199 79)  (199 79)  Enable bit of Mux _span_links/cross_mux_horz_2 => sp12_h_l_3 sp4_h_r_14


LogicTile_6_4

 (3 5)  (291 69)  (291 69)  routing T_6_4.sp12_h_l_23 <X> T_6_4.sp12_h_r_0


RAM_Tile_8_4

 (3 7)  (399 71)  (399 71)  routing T_8_4.sp12_h_l_23 <X> T_8_4.sp12_v_t_23


LogicTile_12_4

 (3 4)  (603 68)  (603 68)  routing T_12_4.sp12_v_t_23 <X> T_12_4.sp12_h_r_0


LogicTile_14_4

 (6 0)  (714 64)  (714 64)  routing T_14_4.sp4_v_t_44 <X> T_14_4.sp4_v_b_0
 (5 1)  (713 65)  (713 65)  routing T_14_4.sp4_v_t_44 <X> T_14_4.sp4_v_b_0
 (3 2)  (711 66)  (711 66)  routing T_14_4.sp12_h_r_0 <X> T_14_4.sp12_h_l_23
 (3 3)  (711 67)  (711 67)  routing T_14_4.sp12_h_r_0 <X> T_14_4.sp12_h_l_23
 (4 8)  (712 72)  (712 72)  routing T_14_4.sp4_v_t_47 <X> T_14_4.sp4_v_b_6
 (6 8)  (714 72)  (714 72)  routing T_14_4.sp4_v_t_47 <X> T_14_4.sp4_v_b_6


LogicTile_15_4

 (3 12)  (765 76)  (765 76)  routing T_15_4.sp12_v_t_22 <X> T_15_4.sp12_h_r_1


LogicTile_16_4

 (3 2)  (819 66)  (819 66)  routing T_16_4.sp12_h_r_0 <X> T_16_4.sp12_h_l_23
 (3 3)  (819 67)  (819 67)  routing T_16_4.sp12_h_r_0 <X> T_16_4.sp12_h_l_23


LogicTile_18_4

 (3 7)  (931 71)  (931 71)  routing T_18_4.sp12_h_l_23 <X> T_18_4.sp12_v_t_23


LogicTile_20_4

 (3 6)  (1039 70)  (1039 70)  routing T_20_4.sp12_h_r_0 <X> T_20_4.sp12_v_t_23
 (3 7)  (1039 71)  (1039 71)  routing T_20_4.sp12_h_r_0 <X> T_20_4.sp12_v_t_23


LogicTile_24_4

 (3 5)  (1255 69)  (1255 69)  routing T_24_4.sp12_h_l_23 <X> T_24_4.sp12_h_r_0


LogicTile_26_4

 (3 2)  (1351 66)  (1351 66)  routing T_26_4.sp12_h_r_0 <X> T_26_4.sp12_h_l_23
 (19 2)  (1367 66)  (1367 66)  Enable bit of Mux _span_links/cross_mux_vert_3 => sp12_v_b_7 sp4_v_b_15
 (3 3)  (1351 67)  (1351 67)  routing T_26_4.sp12_h_r_0 <X> T_26_4.sp12_h_l_23
 (3 6)  (1351 70)  (1351 70)  routing T_26_4.sp12_h_r_0 <X> T_26_4.sp12_v_t_23
 (3 7)  (1351 71)  (1351 71)  routing T_26_4.sp12_h_r_0 <X> T_26_4.sp12_v_t_23
 (2 14)  (1350 78)  (1350 78)  Enable bit of Mux _span_links/cross_mux_horz_11 => sp12_h_l_21 sp4_h_l_10


LogicTile_28_4

 (3 2)  (1459 66)  (1459 66)  routing T_28_4.sp12_h_r_0 <X> T_28_4.sp12_h_l_23
 (3 3)  (1459 67)  (1459 67)  routing T_28_4.sp12_h_r_0 <X> T_28_4.sp12_h_l_23


LogicTile_29_4

 (13 5)  (1523 69)  (1523 69)  routing T_29_4.sp4_v_t_37 <X> T_29_4.sp4_h_r_5
 (4 9)  (1514 73)  (1514 73)  routing T_29_4.sp4_h_l_47 <X> T_29_4.sp4_h_r_6
 (6 9)  (1516 73)  (1516 73)  routing T_29_4.sp4_h_l_47 <X> T_29_4.sp4_h_r_6


LogicTile_32_4

 (3 2)  (1675 66)  (1675 66)  routing T_32_4.sp12_h_r_0 <X> T_32_4.sp12_h_l_23
 (3 3)  (1675 67)  (1675 67)  routing T_32_4.sp12_h_r_0 <X> T_32_4.sp12_h_l_23


IO_Tile_33_4

 (16 0)  (1742 64)  (1742 64)  IOB_0 IO Functioning bit
 (3 1)  (1729 65)  (1729 65)  IO control bit: IORIGHT_REN_1

 (4 1)  (1730 65)  (1730 65)  routing T_33_4.span12_horz_16 <X> T_33_4.lc_trk_g0_0
 (6 1)  (1732 65)  (1732 65)  routing T_33_4.span12_horz_16 <X> T_33_4.lc_trk_g0_0
 (7 1)  (1733 65)  (1733 65)  Enable bit of Mux _local_links/g0_mux_0 => span12_horz_16 lc_trk_g0_0
 (17 1)  (1743 65)  (1743 65)  Enable bit of Mux _out_links/OutMuxa_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_0
 (17 2)  (1743 66)  (1743 66)  Enable bit of Mux _out_links/OutMuxb_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_8
 (17 3)  (1743 67)  (1743 67)  IOB_0 IO Functioning bit
 (10 4)  (1736 68)  (1736 68)  routing T_33_4.lc_trk_g0_7 <X> T_33_4.wire_io_cluster/io_0/OUT_ENB
 (17 4)  (1743 68)  (1743 68)  IOB_0 IO Functioning bit
 (10 5)  (1736 69)  (1736 69)  routing T_33_4.lc_trk_g0_7 <X> T_33_4.wire_io_cluster/io_0/OUT_ENB
 (11 5)  (1737 69)  (1737 69)  Enable bit of Mux _io_cluster/in_mux0_0 => lc_trk_g0_7 wire_io_cluster/io_0/OUT_ENB
 (13 5)  (1739 69)  (1739 69)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g0_0 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (1728 70)  (1728 70)  IO control bit: IORIGHT_REN_0

 (3 6)  (1729 70)  (1729 70)  IO control bit: IORIGHT_IE_1

 (5 6)  (1731 70)  (1731 70)  routing T_33_4.span4_vert_b_7 <X> T_33_4.lc_trk_g0_7
 (7 6)  (1733 70)  (1733 70)  Enable bit of Mux _local_links/g0_mux_7 => span4_vert_b_7 lc_trk_g0_7
 (8 7)  (1734 71)  (1734 71)  routing T_33_4.span4_vert_b_7 <X> T_33_4.lc_trk_g0_7
 (4 8)  (1730 72)  (1730 72)  routing T_33_4.span4_horz_40 <X> T_33_4.lc_trk_g1_0
 (3 9)  (1729 73)  (1729 73)  IO control bit: IORIGHT_IE_0

 (4 9)  (1730 73)  (1730 73)  routing T_33_4.span4_horz_40 <X> T_33_4.lc_trk_g1_0
 (5 9)  (1731 73)  (1731 73)  routing T_33_4.span4_horz_40 <X> T_33_4.lc_trk_g1_0
 (6 9)  (1732 73)  (1732 73)  routing T_33_4.span4_horz_40 <X> T_33_4.lc_trk_g1_0
 (7 9)  (1733 73)  (1733 73)  Enable bit of Mux _local_links/g1_mux_0 => span4_horz_40 lc_trk_g1_0
 (17 9)  (1743 73)  (1743 73)  Enable bit of Mux _out_links/OutMuxb_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_12
 (10 10)  (1736 74)  (1736 74)  routing T_33_4.lc_trk_g1_7 <X> T_33_4.wire_io_cluster/io_1/OUT_ENB
 (11 10)  (1737 74)  (1737 74)  routing T_33_4.lc_trk_g1_7 <X> T_33_4.wire_io_cluster/io_1/OUT_ENB
 (12 10)  (1738 74)  (1738 74)  routing T_33_4.lc_trk_g1_0 <X> T_33_4.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (1742 74)  (1742 74)  IOB_1 IO Functioning bit
 (10 11)  (1736 75)  (1736 75)  routing T_33_4.lc_trk_g1_7 <X> T_33_4.wire_io_cluster/io_1/OUT_ENB
 (11 11)  (1737 75)  (1737 75)  Enable bit of Mux _io_cluster/in_mux1_0 => lc_trk_g1_7 wire_io_cluster/io_1/OUT_ENB
 (13 11)  (1739 75)  (1739 75)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g1_0 wire_io_cluster/io_1/D_OUT_0
 (12 12)  (1738 76)  (1738 76)  routing T_33_4.span4_horz_43 <X> T_33_4.span4_vert_t_15
 (17 13)  (1743 77)  (1743 77)  IOB_1 IO Functioning bit
 (5 14)  (1731 78)  (1731 78)  routing T_33_4.span4_vert_b_7 <X> T_33_4.lc_trk_g1_7
 (7 14)  (1733 78)  (1733 78)  Enable bit of Mux _local_links/g1_mux_7 => span4_vert_b_7 lc_trk_g1_7
 (17 14)  (1743 78)  (1743 78)  IOB_1 IO Functioning bit
 (8 15)  (1734 79)  (1734 79)  routing T_33_4.span4_vert_b_7 <X> T_33_4.lc_trk_g1_7


IO_Tile_0_3

 (3 1)  (14 49)  (14 49)  IO control bit: IOLEFT_REN_1

 (2 6)  (15 54)  (15 54)  IO control bit: IOLEFT_REN_0

 (11 12)  (6 60)  (6 60)  routing T_0_3.span4_horz_19 <X> T_0_3.span4_vert_t_15
 (12 12)  (5 60)  (5 60)  routing T_0_3.span4_horz_19 <X> T_0_3.span4_vert_t_15


LogicTile_3_3

 (5 10)  (131 58)  (131 58)  routing T_3_3.sp4_h_r_3 <X> T_3_3.sp4_h_l_43
 (4 11)  (130 59)  (130 59)  routing T_3_3.sp4_h_r_3 <X> T_3_3.sp4_h_l_43


LogicTile_4_3

 (4 2)  (184 50)  (184 50)  routing T_4_3.sp4_v_b_0 <X> T_4_3.sp4_v_t_37
 (19 15)  (199 63)  (199 63)  Enable bit of Mux _span_links/cross_mux_horz_2 => sp12_h_l_3 sp4_h_r_14


LogicTile_6_3

 (3 4)  (291 52)  (291 52)  routing T_6_3.sp12_v_t_23 <X> T_6_3.sp12_h_r_0


LogicTile_12_3

 (2 4)  (602 52)  (602 52)  Enable bit of Mux _span_links/cross_mux_horz_6 => sp12_h_r_12 sp4_h_l_7


LogicTile_13_3

 (3 4)  (657 52)  (657 52)  routing T_13_3.sp12_v_t_23 <X> T_13_3.sp12_h_r_0


LogicTile_14_3

 (3 2)  (711 50)  (711 50)  routing T_14_3.sp12_h_r_0 <X> T_14_3.sp12_h_l_23
 (3 3)  (711 51)  (711 51)  routing T_14_3.sp12_h_r_0 <X> T_14_3.sp12_h_l_23


LogicTile_15_3

 (3 6)  (765 54)  (765 54)  routing T_15_3.sp12_v_b_0 <X> T_15_3.sp12_v_t_23
 (8 11)  (770 59)  (770 59)  routing T_15_3.sp4_h_l_42 <X> T_15_3.sp4_v_t_42


LogicTile_16_3

 (9 7)  (825 55)  (825 55)  routing T_16_3.sp4_v_b_8 <X> T_16_3.sp4_v_t_41
 (10 7)  (826 55)  (826 55)  routing T_16_3.sp4_v_b_8 <X> T_16_3.sp4_v_t_41


LogicTile_22_3

 (3 6)  (1147 54)  (1147 54)  routing T_22_3.sp12_h_r_0 <X> T_22_3.sp12_v_t_23
 (3 7)  (1147 55)  (1147 55)  routing T_22_3.sp12_h_r_0 <X> T_22_3.sp12_v_t_23


RAM_Tile_25_3

 (3 5)  (1309 53)  (1309 53)  routing T_25_3.sp12_h_l_23 <X> T_25_3.sp12_h_r_0


LogicTile_26_3

 (3 2)  (1351 50)  (1351 50)  routing T_26_3.sp12_h_r_0 <X> T_26_3.sp12_h_l_23
 (3 3)  (1351 51)  (1351 51)  routing T_26_3.sp12_h_r_0 <X> T_26_3.sp12_h_l_23


IO_Tile_33_3

 (3 1)  (1729 49)  (1729 49)  IO control bit: IORIGHT_REN_1

 (2 6)  (1728 54)  (1728 54)  IO control bit: IORIGHT_REN_0

 (3 6)  (1729 54)  (1729 54)  IO control bit: IORIGHT_IE_1

 (6 6)  (1732 54)  (1732 54)  routing T_33_3.span12_horz_15 <X> T_33_3.lc_trk_g0_7
 (7 6)  (1733 54)  (1733 54)  Enable bit of Mux _local_links/g0_mux_7 => span12_horz_15 lc_trk_g0_7
 (16 8)  (1742 56)  (1742 56)  Enable bit of Mux _out_links/OutMuxc_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_20
 (17 9)  (1743 57)  (1743 57)  Enable bit of Mux _out_links/OutMuxb_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_12
 (5 10)  (1731 58)  (1731 58)  routing T_33_3.span4_vert_b_11 <X> T_33_3.lc_trk_g1_3
 (7 10)  (1733 58)  (1733 58)  Enable bit of Mux _local_links/g1_mux_3 => span4_vert_b_11 lc_trk_g1_3
 (8 10)  (1734 58)  (1734 58)  routing T_33_3.span4_vert_b_11 <X> T_33_3.lc_trk_g1_3
 (11 10)  (1737 58)  (1737 58)  routing T_33_3.lc_trk_g1_3 <X> T_33_3.wire_io_cluster/io_1/OUT_ENB
 (13 10)  (1739 58)  (1739 58)  routing T_33_3.lc_trk_g0_7 <X> T_33_3.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (1742 58)  (1742 58)  IOB_1 IO Functioning bit
 (10 11)  (1736 59)  (1736 59)  routing T_33_3.lc_trk_g1_3 <X> T_33_3.wire_io_cluster/io_1/OUT_ENB
 (11 11)  (1737 59)  (1737 59)  Enable bit of Mux _io_cluster/in_mux1_0 => lc_trk_g1_3 wire_io_cluster/io_1/OUT_ENB
 (12 11)  (1738 59)  (1738 59)  routing T_33_3.lc_trk_g0_7 <X> T_33_3.wire_io_cluster/io_1/D_OUT_0
 (13 11)  (1739 59)  (1739 59)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_7 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (1743 61)  (1743 61)  IOB_1 IO Functioning bit
 (17 14)  (1743 62)  (1743 62)  IOB_1 IO Functioning bit


IO_Tile_0_2

 (3 1)  (14 33)  (14 33)  IO control bit: IOLEFT_REN_1

 (2 6)  (15 38)  (15 38)  IO control bit: IOLEFT_REN_0



LogicTile_3_2

 (4 14)  (130 46)  (130 46)  routing T_3_2.sp4_h_r_3 <X> T_3_2.sp4_v_t_44
 (6 14)  (132 46)  (132 46)  routing T_3_2.sp4_h_r_3 <X> T_3_2.sp4_v_t_44
 (5 15)  (131 47)  (131 47)  routing T_3_2.sp4_h_r_3 <X> T_3_2.sp4_v_t_44


LogicTile_4_2

 (3 6)  (183 38)  (183 38)  routing T_4_2.sp12_h_r_0 <X> T_4_2.sp12_v_t_23
 (3 7)  (183 39)  (183 39)  routing T_4_2.sp12_h_r_0 <X> T_4_2.sp12_v_t_23
 (19 15)  (199 47)  (199 47)  Enable bit of Mux _span_links/cross_mux_horz_2 => sp12_h_l_3 sp4_h_r_14


LogicTile_12_2

 (3 8)  (603 40)  (603 40)  routing T_12_2.sp12_v_t_22 <X> T_12_2.sp12_v_b_1


LogicTile_14_2

 (3 2)  (711 34)  (711 34)  routing T_14_2.sp12_h_r_0 <X> T_14_2.sp12_h_l_23
 (3 3)  (711 35)  (711 35)  routing T_14_2.sp12_h_r_0 <X> T_14_2.sp12_h_l_23


LogicTile_16_2

 (3 2)  (819 34)  (819 34)  routing T_16_2.sp12_h_r_0 <X> T_16_2.sp12_h_l_23
 (3 3)  (819 35)  (819 35)  routing T_16_2.sp12_h_r_0 <X> T_16_2.sp12_h_l_23


LogicTile_22_2

 (3 6)  (1147 38)  (1147 38)  routing T_22_2.sp12_h_r_0 <X> T_22_2.sp12_v_t_23
 (3 7)  (1147 39)  (1147 39)  routing T_22_2.sp12_h_r_0 <X> T_22_2.sp12_v_t_23


LogicTile_26_2

 (3 2)  (1351 34)  (1351 34)  routing T_26_2.sp12_h_r_0 <X> T_26_2.sp12_h_l_23
 (3 3)  (1351 35)  (1351 35)  routing T_26_2.sp12_h_r_0 <X> T_26_2.sp12_h_l_23


LogicTile_28_2

 (3 2)  (1459 34)  (1459 34)  routing T_28_2.sp12_h_r_0 <X> T_28_2.sp12_h_l_23
 (3 3)  (1459 35)  (1459 35)  routing T_28_2.sp12_h_r_0 <X> T_28_2.sp12_h_l_23
 (3 6)  (1459 38)  (1459 38)  routing T_28_2.sp12_h_r_0 <X> T_28_2.sp12_v_t_23
 (3 7)  (1459 39)  (1459 39)  routing T_28_2.sp12_h_r_0 <X> T_28_2.sp12_v_t_23


LogicTile_30_2

 (10 12)  (1574 44)  (1574 44)  routing T_30_2.sp4_v_t_40 <X> T_30_2.sp4_h_r_10


IO_Tile_33_2

 (16 0)  (1742 32)  (1742 32)  IOB_0 IO Functioning bit
 (3 1)  (1729 33)  (1729 33)  IO control bit: BIORIGHT_REN_1

 (17 2)  (1743 34)  (1743 34)  Enable bit of Mux _out_links/OutMuxb_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_8
 (17 3)  (1743 35)  (1743 35)  IOB_0 IO Functioning bit
 (10 4)  (1736 36)  (1736 36)  routing T_33_2.lc_trk_g0_7 <X> T_33_2.wire_io_cluster/io_0/OUT_ENB
 (13 4)  (1739 36)  (1739 36)  routing T_33_2.lc_trk_g0_6 <X> T_33_2.wire_io_cluster/io_0/D_OUT_0
 (17 4)  (1743 36)  (1743 36)  IOB_0 IO Functioning bit
 (10 5)  (1736 37)  (1736 37)  routing T_33_2.lc_trk_g0_7 <X> T_33_2.wire_io_cluster/io_0/OUT_ENB
 (11 5)  (1737 37)  (1737 37)  Enable bit of Mux _io_cluster/in_mux0_0 => lc_trk_g0_7 wire_io_cluster/io_0/OUT_ENB
 (12 5)  (1738 37)  (1738 37)  routing T_33_2.lc_trk_g0_6 <X> T_33_2.wire_io_cluster/io_0/D_OUT_0
 (13 5)  (1739 37)  (1739 37)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g0_6 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (1728 38)  (1728 38)  IO control bit: BIORIGHT_REN_0

 (3 6)  (1729 38)  (1729 38)  IO control bit: BIORIGHT_IE_1

 (4 6)  (1730 38)  (1730 38)  routing T_33_2.span4_vert_b_14 <X> T_33_2.lc_trk_g0_6
 (5 6)  (1731 38)  (1731 38)  routing T_33_2.span4_vert_b_15 <X> T_33_2.lc_trk_g0_7
 (7 6)  (1733 38)  (1733 38)  Enable bit of Mux _local_links/g0_mux_7 => span4_vert_b_15 lc_trk_g0_7
 (8 6)  (1734 38)  (1734 38)  routing T_33_2.span4_vert_b_15 <X> T_33_2.lc_trk_g0_7
 (5 7)  (1731 39)  (1731 39)  routing T_33_2.span4_vert_b_14 <X> T_33_2.lc_trk_g0_6
 (7 7)  (1733 39)  (1733 39)  Enable bit of Mux _local_links/g0_mux_6 => span4_vert_b_14 lc_trk_g0_6
 (16 8)  (1742 40)  (1742 40)  Enable bit of Mux _out_links/OutMuxc_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_20
 (3 9)  (1729 41)  (1729 41)  IO control bit: BIORIGHT_IE_0

 (17 9)  (1743 41)  (1743 41)  Enable bit of Mux _out_links/OutMuxb_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_12
 (4 10)  (1730 42)  (1730 42)  routing T_33_2.span4_horz_34 <X> T_33_2.lc_trk_g1_2
 (10 10)  (1736 42)  (1736 42)  routing T_33_2.lc_trk_g1_7 <X> T_33_2.wire_io_cluster/io_1/OUT_ENB
 (11 10)  (1737 42)  (1737 42)  routing T_33_2.lc_trk_g1_7 <X> T_33_2.wire_io_cluster/io_1/OUT_ENB
 (12 10)  (1738 42)  (1738 42)  routing T_33_2.lc_trk_g1_2 <X> T_33_2.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (1742 42)  (1742 42)  IOB_1 IO Functioning bit
 (5 11)  (1731 43)  (1731 43)  routing T_33_2.span4_horz_34 <X> T_33_2.lc_trk_g1_2
 (6 11)  (1732 43)  (1732 43)  routing T_33_2.span4_horz_34 <X> T_33_2.lc_trk_g1_2
 (7 11)  (1733 43)  (1733 43)  Enable bit of Mux _local_links/g1_mux_2 => span4_horz_34 lc_trk_g1_2
 (10 11)  (1736 43)  (1736 43)  routing T_33_2.lc_trk_g1_7 <X> T_33_2.wire_io_cluster/io_1/OUT_ENB
 (11 11)  (1737 43)  (1737 43)  Enable bit of Mux _io_cluster/in_mux1_0 => lc_trk_g1_7 wire_io_cluster/io_1/OUT_ENB
 (12 11)  (1738 43)  (1738 43)  routing T_33_2.lc_trk_g1_2 <X> T_33_2.wire_io_cluster/io_1/D_OUT_0
 (13 11)  (1739 43)  (1739 43)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g1_2 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (1743 45)  (1743 45)  IOB_1 IO Functioning bit
 (5 14)  (1731 46)  (1731 46)  routing T_33_2.span4_vert_b_15 <X> T_33_2.lc_trk_g1_7
 (7 14)  (1733 46)  (1733 46)  Enable bit of Mux _local_links/g1_mux_7 => span4_vert_b_15 lc_trk_g1_7
 (8 14)  (1734 46)  (1734 46)  routing T_33_2.span4_vert_b_15 <X> T_33_2.lc_trk_g1_7
 (17 14)  (1743 46)  (1743 46)  IOB_1 IO Functioning bit


IO_Tile_0_1

 (3 1)  (14 17)  (14 17)  IO control bit: IOLEFT_REN_1

 (2 6)  (15 22)  (15 22)  IO control bit: IOLEFT_REN_0

 (11 12)  (6 28)  (6 28)  routing T_0_1.span4_horz_19 <X> T_0_1.span4_vert_t_15
 (12 12)  (5 28)  (5 28)  routing T_0_1.span4_horz_19 <X> T_0_1.span4_vert_t_15


LogicTile_3_1

 (5 10)  (131 26)  (131 26)  routing T_3_1.sp4_h_r_3 <X> T_3_1.sp4_h_l_43
 (4 11)  (130 27)  (130 27)  routing T_3_1.sp4_h_r_3 <X> T_3_1.sp4_h_l_43


LogicTile_4_1

 (3 6)  (183 22)  (183 22)  routing T_4_1.sp12_h_r_0 <X> T_4_1.sp12_v_t_23
 (3 7)  (183 23)  (183 23)  routing T_4_1.sp12_h_r_0 <X> T_4_1.sp12_v_t_23
 (19 15)  (199 31)  (199 31)  Enable bit of Mux _span_links/cross_mux_horz_2 => sp12_h_l_3 sp4_h_r_14


RAM_Tile_8_1

 (3 6)  (399 22)  (399 22)  routing T_8_1.sp12_v_b_0 <X> T_8_1.sp12_v_t_23


LogicTile_14_1

 (3 2)  (711 18)  (711 18)  routing T_14_1.sp12_h_r_0 <X> T_14_1.sp12_h_l_23
 (3 3)  (711 19)  (711 19)  routing T_14_1.sp12_h_r_0 <X> T_14_1.sp12_h_l_23
 (3 6)  (711 22)  (711 22)  routing T_14_1.sp12_h_r_0 <X> T_14_1.sp12_v_t_23
 (3 7)  (711 23)  (711 23)  routing T_14_1.sp12_h_r_0 <X> T_14_1.sp12_v_t_23


LogicTile_15_1

 (5 13)  (767 29)  (767 29)  routing T_15_1.sp4_h_r_9 <X> T_15_1.sp4_v_b_9


LogicTile_16_1

 (3 2)  (819 18)  (819 18)  routing T_16_1.sp12_h_r_0 <X> T_16_1.sp12_h_l_23
 (3 3)  (819 19)  (819 19)  routing T_16_1.sp12_h_r_0 <X> T_16_1.sp12_h_l_23
 (2 8)  (818 24)  (818 24)  Enable bit of Mux _span_links/cross_mux_horz_8 => sp12_h_r_16 sp4_h_l_9


LogicTile_20_1

 (3 2)  (1039 18)  (1039 18)  routing T_20_1.sp12_v_t_23 <X> T_20_1.sp12_h_l_23


LogicTile_26_1

 (3 2)  (1351 18)  (1351 18)  routing T_26_1.sp12_h_r_0 <X> T_26_1.sp12_h_l_23
 (3 3)  (1351 19)  (1351 19)  routing T_26_1.sp12_h_r_0 <X> T_26_1.sp12_h_l_23
 (10 8)  (1358 24)  (1358 24)  routing T_26_1.sp4_v_t_39 <X> T_26_1.sp4_h_r_7


LogicTile_28_1

 (3 2)  (1459 18)  (1459 18)  routing T_28_1.sp12_h_r_0 <X> T_28_1.sp12_h_l_23
 (3 3)  (1459 19)  (1459 19)  routing T_28_1.sp12_h_r_0 <X> T_28_1.sp12_h_l_23
 (3 6)  (1459 22)  (1459 22)  routing T_28_1.sp12_h_r_0 <X> T_28_1.sp12_v_t_23
 (3 7)  (1459 23)  (1459 23)  routing T_28_1.sp12_h_r_0 <X> T_28_1.sp12_v_t_23


LogicTile_29_1

 (13 13)  (1523 29)  (1523 29)  routing T_29_1.sp4_v_t_43 <X> T_29_1.sp4_h_r_11


LogicTile_30_1

 (5 0)  (1569 16)  (1569 16)  routing T_30_1.sp4_v_t_37 <X> T_30_1.sp4_h_r_0
 (4 5)  (1568 21)  (1568 21)  routing T_30_1.sp4_h_l_42 <X> T_30_1.sp4_h_r_3
 (6 5)  (1570 21)  (1570 21)  routing T_30_1.sp4_h_l_42 <X> T_30_1.sp4_h_r_3


IO_Tile_33_1

 (16 0)  (1742 16)  (1742 16)  IOB_0 IO Functioning bit
 (3 1)  (1729 17)  (1729 17)  IO control bit: BIORIGHT_REN_1

 (4 1)  (1730 17)  (1730 17)  routing T_33_1.span4_horz_24 <X> T_33_1.lc_trk_g0_0
 (5 1)  (1731 17)  (1731 17)  routing T_33_1.span4_horz_24 <X> T_33_1.lc_trk_g0_0
 (6 1)  (1732 17)  (1732 17)  routing T_33_1.span4_horz_24 <X> T_33_1.lc_trk_g0_0
 (7 1)  (1733 17)  (1733 17)  Enable bit of Mux _local_links/g0_mux_0 => span4_horz_24 lc_trk_g0_0
 (5 2)  (1731 18)  (1731 18)  routing T_33_1.span4_horz_27 <X> T_33_1.lc_trk_g0_3
 (6 2)  (1732 18)  (1732 18)  routing T_33_1.span4_horz_27 <X> T_33_1.lc_trk_g0_3
 (7 2)  (1733 18)  (1733 18)  Enable bit of Mux _local_links/g0_mux_3 => span4_horz_27 lc_trk_g0_3
 (17 2)  (1743 18)  (1743 18)  Enable bit of Mux _out_links/OutMuxb_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_8
 (8 3)  (1734 19)  (1734 19)  routing T_33_1.span4_horz_27 <X> T_33_1.lc_trk_g0_3
 (17 3)  (1743 19)  (1743 19)  IOB_0 IO Functioning bit
 (10 4)  (1736 20)  (1736 20)  routing T_33_1.lc_trk_g1_6 <X> T_33_1.wire_io_cluster/io_0/OUT_ENB
 (11 4)  (1737 20)  (1737 20)  routing T_33_1.lc_trk_g1_6 <X> T_33_1.wire_io_cluster/io_0/OUT_ENB
 (17 4)  (1743 20)  (1743 20)  IOB_0 IO Functioning bit
 (10 5)  (1736 21)  (1736 21)  routing T_33_1.lc_trk_g1_6 <X> T_33_1.wire_io_cluster/io_0/OUT_ENB
 (11 5)  (1737 21)  (1737 21)  Enable bit of Mux _io_cluster/in_mux0_0 => lc_trk_g1_6 wire_io_cluster/io_0/OUT_ENB
 (13 5)  (1739 21)  (1739 21)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g0_0 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (1728 22)  (1728 22)  IO control bit: BIORIGHT_REN_0

 (3 6)  (1729 22)  (1729 22)  IO control bit: BIORIGHT_IE_1

 (4 6)  (1730 22)  (1730 22)  routing T_33_1.span4_horz_46 <X> T_33_1.lc_trk_g0_6
 (4 7)  (1730 23)  (1730 23)  routing T_33_1.span4_horz_46 <X> T_33_1.lc_trk_g0_6
 (5 7)  (1731 23)  (1731 23)  routing T_33_1.span4_horz_46 <X> T_33_1.lc_trk_g0_6
 (6 7)  (1732 23)  (1732 23)  routing T_33_1.span4_horz_46 <X> T_33_1.lc_trk_g0_6
 (7 7)  (1733 23)  (1733 23)  Enable bit of Mux _local_links/g0_mux_6 => span4_horz_46 lc_trk_g0_6
 (3 9)  (1729 25)  (1729 25)  IO control bit: BIORIGHT_IE_0

 (17 9)  (1743 25)  (1743 25)  Enable bit of Mux _out_links/OutMuxb_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_12
 (10 10)  (1736 26)  (1736 26)  routing T_33_1.lc_trk_g0_6 <X> T_33_1.wire_io_cluster/io_1/OUT_ENB
 (16 10)  (1742 26)  (1742 26)  IOB_1 IO Functioning bit
 (10 11)  (1736 27)  (1736 27)  routing T_33_1.lc_trk_g0_6 <X> T_33_1.wire_io_cluster/io_1/OUT_ENB
 (11 11)  (1737 27)  (1737 27)  Enable bit of Mux _io_cluster/in_mux1_0 => lc_trk_g0_6 wire_io_cluster/io_1/OUT_ENB
 (12 11)  (1738 27)  (1738 27)  routing T_33_1.lc_trk_g0_3 <X> T_33_1.wire_io_cluster/io_1/D_OUT_0
 (13 11)  (1739 27)  (1739 27)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_3 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (1743 29)  (1743 29)  IOB_1 IO Functioning bit
 (4 14)  (1730 30)  (1730 30)  routing T_33_1.span4_horz_46 <X> T_33_1.lc_trk_g1_6
 (17 14)  (1743 30)  (1743 30)  IOB_1 IO Functioning bit
 (4 15)  (1730 31)  (1730 31)  routing T_33_1.span4_horz_46 <X> T_33_1.lc_trk_g1_6
 (5 15)  (1731 31)  (1731 31)  routing T_33_1.span4_horz_46 <X> T_33_1.lc_trk_g1_6
 (6 15)  (1732 31)  (1732 31)  routing T_33_1.span4_horz_46 <X> T_33_1.lc_trk_g1_6
 (7 15)  (1733 31)  (1733 31)  Enable bit of Mux _local_links/g1_mux_6 => span4_horz_46 lc_trk_g1_6


GlobalNetwork_0_0

 (1 0)  (871 271)  (871 271)  routing T_0_0.padin_7 <X> T_0_0.glb_netwk_7
 (0 3)  (870 272)  (870 272)  routing T_0_0.padin_2 <X> T_0_0.glb_netwk_2


IO_Tile_1_0

 (3 1)  (45 14)  (45 14)  IO control bit: IODOWN_REN_1

 (2 6)  (44 8)  (44 8)  IO control bit: IODOWN_REN_0



IO_Tile_2_0

 (3 1)  (99 14)  (99 14)  IO control bit: IODOWN_REN_1

 (2 6)  (98 8)  (98 8)  IO control bit: IODOWN_REN_0



IO_Tile_3_0

 (3 1)  (153 14)  (153 14)  IO control bit: IODOWN_REN_1

 (2 6)  (152 8)  (152 8)  IO control bit: IODOWN_REN_0



IO_Tile_4_0

 (1 0)  (205 15)  (205 15)  Enable bit of Mux _out_links/OutMux3_0 => wire_io_cluster/io_0/D_IN_0 span4_vert_24
 (17 3)  (185 13)  (185 13)  IOB_0 IO Functioning bit
 (3 6)  (207 8)  (207 8)  IO control bit: IODOWN_IE_1

 (3 9)  (207 6)  (207 6)  IO control bit: IODOWN_IE_0

 (17 9)  (185 6)  (185 6)  Enable bit of Mux _out_links/OutMuxb_2 => wire_io_cluster/io_1/D_IN_0 span12_vert_12
 (17 13)  (185 2)  (185 2)  IOB_1 IO Functioning bit


IO_Tile_5_0

 (3 1)  (261 14)  (261 14)  IO control bit: BIODOWN_REN_1

 (2 6)  (260 8)  (260 8)  IO control bit: BIODOWN_REN_0



IO_Tile_6_0

 (6 4)  (306 11)  (306 11)  routing T_6_0.span12_vert_13 <X> T_6_0.lc_trk_g0_5
 (7 4)  (307 11)  (307 11)  Enable bit of Mux _local_links/g0_mux_5 => span12_vert_13 lc_trk_g0_5
 (2 6)  (314 8)  (314 8)  IO control bit: BIODOWN_REN_0

 (13 10)  (323 4)  (323 4)  routing T_6_0.lc_trk_g0_5 <X> T_6_0.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (292 4)  (292 4)  IOB_1 IO Functioning bit
 (13 11)  (323 5)  (323 5)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_5 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (293 2)  (293 2)  IOB_1 IO Functioning bit
 (16 14)  (292 0)  (292 0)  IOB_1 IO Functioning bit


IO_Tile_7_0

 (2 6)  (368 8)  (368 8)  IO control bit: BIODOWN_REN_0

 (12 10)  (376 4)  (376 4)  routing T_7_0.lc_trk_g1_6 <X> T_7_0.wire_io_cluster/io_1/D_OUT_0
 (13 10)  (377 4)  (377 4)  routing T_7_0.lc_trk_g1_6 <X> T_7_0.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (346 4)  (346 4)  IOB_1 IO Functioning bit
 (12 11)  (376 5)  (376 5)  routing T_7_0.lc_trk_g1_6 <X> T_7_0.wire_io_cluster/io_1/D_OUT_0
 (13 11)  (377 5)  (377 5)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g1_6 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (347 2)  (347 2)  IOB_1 IO Functioning bit
 (16 14)  (346 0)  (346 0)  IOB_1 IO Functioning bit
 (6 15)  (360 1)  (360 1)  routing T_7_0.span12_vert_14 <X> T_7_0.lc_trk_g1_6
 (7 15)  (361 1)  (361 1)  Enable bit of Mux _local_links/g1_mux_6 => span12_vert_14 lc_trk_g1_6


IO_Tile_8_0

 (3 1)  (423 14)  (423 14)  IO control bit: BIODOWN_REN_1

 (17 1)  (401 14)  (401 14)  Enable bit of Mux _out_links/OutMuxa_0 => wire_io_cluster/io_0/D_IN_0 span12_vert_0
 (17 3)  (401 13)  (401 13)  IOB_0 IO Functioning bit
 (2 6)  (422 8)  (422 8)  IO control bit: BIODOWN_REN_0

 (3 9)  (423 6)  (423 6)  IO control bit: BIODOWN_IE_0



IO_Tile_9_0

 (3 1)  (465 14)  (465 14)  IO control bit: BIODOWN_REN_1

 (2 6)  (464 8)  (464 8)  IO control bit: BIODOWN_REN_0



IO_Tile_10_0

 (3 1)  (519 14)  (519 14)  IO control bit: BIODOWN_REN_1

 (2 6)  (518 8)  (518 8)  IO control bit: BIODOWN_REN_0



IO_Tile_11_0

 (3 1)  (573 14)  (573 14)  IO control bit: BIODOWN_REN_1

 (2 6)  (572 8)  (572 8)  IO control bit: BIODOWN_REN_0

 (3 6)  (573 8)  (573 8)  IO control bit: BIODOWN_IE_1

 (16 8)  (550 7)  (550 7)  Enable bit of Mux _out_links/OutMuxc_2 => wire_io_cluster/io_1/D_IN_0 span12_vert_20
 (17 13)  (551 2)  (551 2)  IOB_1 IO Functioning bit


IO_Tile_12_0

 (3 1)  (627 14)  (627 14)  IO control bit: BIODOWN_REN_1

 (4 2)  (616 12)  (616 12)  routing T_12_0.span12_vert_2 <X> T_12_0.lc_trk_g0_2
 (17 2)  (605 12)  (605 12)  Enable bit of Mux _out_links/OutMuxb_0 => wire_io_cluster/io_0/D_IN_0 span12_vert_8
 (4 3)  (616 13)  (616 13)  routing T_12_0.span12_vert_2 <X> T_12_0.lc_trk_g0_2
 (5 3)  (617 13)  (617 13)  routing T_12_0.span12_vert_2 <X> T_12_0.lc_trk_g0_2
 (7 3)  (619 13)  (619 13)  Enable bit of Mux _local_links/g0_mux_2 => span12_vert_2 lc_trk_g0_2
 (17 3)  (605 13)  (605 13)  IOB_0 IO Functioning bit
 (2 6)  (626 8)  (626 8)  IO control bit: BIODOWN_REN_0

 (3 9)  (627 6)  (627 6)  IO control bit: BIODOWN_IE_0

 (4 10)  (616 4)  (616 4)  routing T_12_0.span4_horz_r_10 <X> T_12_0.lc_trk_g1_2
 (12 10)  (634 4)  (634 4)  routing T_12_0.lc_trk_g1_2 <X> T_12_0.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (604 4)  (604 4)  IOB_1 IO Functioning bit
 (5 11)  (617 5)  (617 5)  routing T_12_0.span4_horz_r_10 <X> T_12_0.lc_trk_g1_2
 (7 11)  (619 5)  (619 5)  Enable bit of Mux _local_links/g1_mux_2 => span4_horz_r_10 lc_trk_g1_2
 (10 11)  (632 5)  (632 5)  routing T_12_0.lc_trk_g0_2 <X> T_12_0.wire_io_cluster/io_1/OUT_ENB
 (11 11)  (633 5)  (633 5)  Enable bit of Mux _io_cluster/in_mux1_0 => lc_trk_g0_2 wire_io_cluster/io_1/OUT_ENB
 (12 11)  (634 5)  (634 5)  routing T_12_0.lc_trk_g1_2 <X> T_12_0.wire_io_cluster/io_1/D_OUT_0
 (13 11)  (635 5)  (635 5)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g1_2 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (605 2)  (605 2)  IOB_1 IO Functioning bit
 (17 14)  (605 0)  (605 0)  IOB_1 IO Functioning bit


IO_Tile_13_0

 (3 1)  (681 14)  (681 14)  IO control bit: BIODOWN_REN_1

 (2 6)  (680 8)  (680 8)  IO control bit: BIODOWN_REN_0



IO_Tile_14_0

 (3 1)  (735 14)  (735 14)  IO control bit: BIODOWN_REN_1

 (2 6)  (734 8)  (734 8)  IO control bit: BIODOWN_REN_0

 (12 6)  (742 8)  (742 8)  routing T_14_0.span4_vert_37 <X> T_14_0.span4_horz_l_14
 (13 13)  (743 2)  (743 2)  routing T_14_0.span4_vert_43 <X> T_14_0.span4_horz_r_3


IO_Tile_15_0

 (6 0)  (780 15)  (780 15)  routing T_15_0.span4_vert_9 <X> T_15_0.lc_trk_g0_1
 (7 0)  (781 15)  (781 15)  Enable bit of Mux _local_links/g0_mux_1 => span4_vert_9 lc_trk_g0_1
 (8 0)  (782 15)  (782 15)  routing T_15_0.span4_vert_9 <X> T_15_0.lc_trk_g0_1
 (3 1)  (789 14)  (789 14)  IO control bit: IODOWN_REN_1

 (8 1)  (782 14)  (782 14)  routing T_15_0.span4_vert_9 <X> T_15_0.lc_trk_g0_1
 (2 6)  (788 8)  (788 8)  IO control bit: IODOWN_REN_0

 (3 6)  (789 8)  (789 8)  IO control bit: IODOWN_IE_1

 (4 7)  (778 9)  (778 9)  routing T_15_0.span12_vert_22 <X> T_15_0.lc_trk_g0_6
 (6 7)  (780 9)  (780 9)  routing T_15_0.span12_vert_22 <X> T_15_0.lc_trk_g0_6
 (7 7)  (781 9)  (781 9)  Enable bit of Mux _local_links/g0_mux_6 => span12_vert_22 lc_trk_g0_6
 (16 9)  (766 6)  (766 6)  Enable bit of Mux _out_links/OutMuxa_2 => wire_io_cluster/io_1/D_IN_0 span12_vert_4
 (10 10)  (794 4)  (794 4)  routing T_15_0.lc_trk_g0_6 <X> T_15_0.wire_io_cluster/io_1/OUT_ENB
 (16 10)  (766 4)  (766 4)  IOB_1 IO Functioning bit
 (10 11)  (794 5)  (794 5)  routing T_15_0.lc_trk_g0_6 <X> T_15_0.wire_io_cluster/io_1/OUT_ENB
 (11 11)  (795 5)  (795 5)  Enable bit of Mux _io_cluster/in_mux1_0 => lc_trk_g0_6 wire_io_cluster/io_1/OUT_ENB
 (13 11)  (797 5)  (797 5)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_1 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (767 2)  (767 2)  IOB_1 IO Functioning bit
 (17 14)  (767 0)  (767 0)  IOB_1 IO Functioning bit


IO_Tile_16_0

 (2 1)  (842 14)  (842 14)  Enable bit of Mux _out_links/OutMux4_0 => wire_io_cluster/io_0/D_IN_0 span4_vert_32
 (3 1)  (843 14)  (843 14)  IO control bit: GIODOWN1_REN_1

 (5 2)  (833 12)  (833 12)  routing T_16_0.span4_horz_r_11 <X> T_16_0.lc_trk_g0_3
 (7 2)  (835 12)  (835 12)  Enable bit of Mux _local_links/g0_mux_3 => span4_horz_r_11 lc_trk_g0_3
 (8 2)  (836 12)  (836 12)  routing T_16_0.span4_horz_r_11 <X> T_16_0.lc_trk_g0_3
 (17 3)  (821 13)  (821 13)  IOB_0 IO Functioning bit
 (17 5)  (821 10)  (821 10)  Enable bit of Mux _out_links/OutMuxc_0 => wire_io_cluster/io_0/D_IN_0 span12_vert_16
 (2 6)  (842 8)  (842 8)  IO control bit: GIODOWN1_REN_0

 (3 9)  (843 6)  (843 6)  IO control bit: GIODOWN1_IE_0

 (16 10)  (820 4)  (820 4)  IOB_1 IO Functioning bit
 (12 11)  (850 5)  (850 5)  routing T_16_0.lc_trk_g0_3 <X> T_16_0.wire_io_cluster/io_1/D_OUT_0
 (13 11)  (851 5)  (851 5)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_3 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (821 2)  (821 2)  IOB_1 IO Functioning bit
 (16 14)  (820 0)  (820 0)  IOB_1 IO Functioning bit


IO_Tile_17_0

 (16 0)  (878 15)  (878 15)  IOB_0 IO Functioning bit
 (3 1)  (901 14)  (901 14)  IO control bit: GIODOWN0_REN_1

 (17 3)  (879 13)  (879 13)  IOB_0 IO Functioning bit
 (12 4)  (908 11)  (908 11)  routing T_17_0.lc_trk_g1_1 <X> T_17_0.wire_io_cluster/io_0/D_OUT_0
 (16 4)  (878 11)  (878 11)  IOB_0 IO Functioning bit
 (13 5)  (909 10)  (909 10)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g1_1 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (900 8)  (900 8)  IO control bit: GIODOWN0_REN_0

 (6 8)  (892 7)  (892 7)  routing T_17_0.span12_vert_9 <X> T_17_0.lc_trk_g1_1
 (7 8)  (893 7)  (893 7)  Enable bit of Mux _local_links/g1_mux_1 => span12_vert_9 lc_trk_g1_1


IO_Tile_18_0

 (3 1)  (955 14)  (955 14)  IO control bit: BIODOWN_REN_1

 (2 6)  (954 8)  (954 8)  IO control bit: BIODOWN_REN_0

 (14 13)  (964 2)  (964 2)  routing T_18_0.span4_horz_l_15 <X> T_18_0.span4_horz_r_3


IO_Tile_19_0

 (3 1)  (1009 14)  (1009 14)  IO control bit: BIODOWN_REN_1

 (2 6)  (1008 8)  (1008 8)  IO control bit: BIODOWN_REN_0



IO_Tile_20_0

 (3 1)  (1063 14)  (1063 14)  IO control bit: BIODOWN_REN_1

 (2 6)  (1062 8)  (1062 8)  IO control bit: BIODOWN_REN_0



IO_Tile_21_0

 (3 1)  (1117 14)  (1117 14)  IO control bit: BIODOWN_REN_1

 (2 6)  (1116 8)  (1116 8)  IO control bit: BIODOWN_REN_0



IO_Tile_22_0

 (3 1)  (1171 14)  (1171 14)  IO control bit: BIODOWN_REN_1

 (2 6)  (1170 8)  (1170 8)  IO control bit: BIODOWN_REN_0

 (3 6)  (1171 8)  (1171 8)  IO control bit: BIODOWN_IE_1

 (17 9)  (1149 6)  (1149 6)  Enable bit of Mux _out_links/OutMuxb_2 => wire_io_cluster/io_1/D_IN_0 span12_vert_12
 (14 13)  (1180 2)  (1180 2)  routing T_22_0.span4_horz_l_15 <X> T_22_0.span4_horz_r_3
 (17 13)  (1149 2)  (1149 2)  IOB_1 IO Functioning bit


IO_Tile_23_0

 (3 1)  (1225 14)  (1225 14)  IO control bit: IODOWN_REN_1

 (2 6)  (1224 8)  (1224 8)  IO control bit: IODOWN_REN_0



IO_Tile_24_0

 (16 0)  (1256 15)  (1256 15)  IOB_0 IO Functioning bit
 (3 1)  (1279 14)  (1279 14)  IO control bit: IODOWN_REN_1

 (17 3)  (1257 13)  (1257 13)  IOB_0 IO Functioning bit
 (12 4)  (1286 11)  (1286 11)  routing T_24_0.lc_trk_g1_3 <X> T_24_0.wire_io_cluster/io_0/D_OUT_0
 (16 4)  (1256 11)  (1256 11)  IOB_0 IO Functioning bit
 (12 5)  (1286 10)  (1286 10)  routing T_24_0.lc_trk_g1_3 <X> T_24_0.wire_io_cluster/io_0/D_OUT_0
 (13 5)  (1287 10)  (1287 10)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g1_3 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (1278 8)  (1278 8)  IO control bit: IODOWN_REN_0

 (5 10)  (1269 4)  (1269 4)  routing T_24_0.span4_horz_r_11 <X> T_24_0.lc_trk_g1_3
 (7 10)  (1271 4)  (1271 4)  Enable bit of Mux _local_links/g1_mux_3 => span4_horz_r_11 lc_trk_g1_3
 (8 10)  (1272 4)  (1272 4)  routing T_24_0.span4_horz_r_11 <X> T_24_0.lc_trk_g1_3


IO_Tile_25_0

 (3 1)  (1333 14)  (1333 14)  IO control bit: IODOWN_REN_1

 (2 6)  (1332 8)  (1332 8)  IO control bit: IODOWN_REN_0



IO_Tile_26_0

 (3 1)  (1375 14)  (1375 14)  IO control bit: IODOWN_REN_1

 (2 6)  (1374 8)  (1374 8)  IO control bit: IODOWN_REN_0



IO_Tile_27_0

 (3 1)  (1429 14)  (1429 14)  IO control bit: IODOWN_REN_1

 (2 6)  (1428 8)  (1428 8)  IO control bit: IODOWN_REN_0



IO_Tile_28_0

 (3 1)  (1483 14)  (1483 14)  IO control bit: IODOWN_REN_1

 (2 6)  (1482 8)  (1482 8)  IO control bit: IODOWN_REN_0



IO_Tile_29_0

 (3 1)  (1537 14)  (1537 14)  IO control bit: IODOWN_REN_1

 (6 4)  (1528 11)  (1528 11)  routing T_29_0.span12_vert_13 <X> T_29_0.lc_trk_g0_5
 (7 4)  (1529 11)  (1529 11)  Enable bit of Mux _local_links/g0_mux_5 => span12_vert_13 lc_trk_g0_5
 (2 6)  (1536 8)  (1536 8)  IO control bit: IODOWN_REN_0

 (13 10)  (1545 4)  (1545 4)  routing T_29_0.lc_trk_g0_5 <X> T_29_0.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (1514 4)  (1514 4)  IOB_1 IO Functioning bit
 (13 11)  (1545 5)  (1545 5)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_5 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (1515 2)  (1515 2)  IOB_1 IO Functioning bit
 (16 14)  (1514 0)  (1514 0)  IOB_1 IO Functioning bit


IO_Tile_30_0

 (3 1)  (1591 14)  (1591 14)  IO control bit: IODOWN_REN_1

 (2 6)  (1590 8)  (1590 8)  IO control bit: IODOWN_REN_0



IO_Tile_31_0

 (3 1)  (1645 14)  (1645 14)  IO control bit: BIODOWN_REN_1

 (2 6)  (1644 8)  (1644 8)  IO control bit: BIODOWN_REN_0



IO_Tile_32_0

 (3 1)  (1699 14)  (1699 14)  IO control bit: IODOWN_REN_1

 (2 6)  (1698 8)  (1698 8)  IO control bit: IODOWN_REN_0


