Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2017.2 (win64) Build 1909853 Thu Jun 15 18:39:09 MDT 2017
| Date             : Mon Dec  4 13:06:27 2017
| Host             : ELECA81 running 64-bit major release  (build 9200)
| Command          : report_power -file Test_PC_power_routed.rpt -pb Test_PC_power_summary_routed.pb -rpx Test_PC_power_routed.rpx
| Design           : Test_PC
| Device           : xc7a100tcsg324-1
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
-------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+-------+
| Total On-Chip Power (W)  | 0.128 |
| Dynamic (W)              | 0.031 |
| Device Static (W)        | 0.097 |
| Effective TJA (C/W)      | 4.6   |
| Max Ambient (C)          | 84.4  |
| Junction Temperature (C) | 25.6  |
| Confidence Level         | Low   |
| Setting File             | ---   |
| Simulation Activity File | ---   |
| Design Nets Matched      | NA    |
+--------------------------+-------+


1.1 On-Chip Components
----------------------

+--------------------------+-----------+----------+-----------+-----------------+
| On-Chip                  | Power (W) | Used     | Available | Utilization (%) |
+--------------------------+-----------+----------+-----------+-----------------+
| Clocks                   |     0.002 |        3 |       --- |             --- |
| Slice Logic              |     0.006 |     1209 |       --- |             --- |
|   LUT as Logic           |     0.004 |      467 |     63400 |            0.74 |
|   LUT as Distributed RAM |    <0.001 |      256 |     19000 |            1.35 |
|   F7/F8 Muxes            |    <0.001 |      240 |     63400 |            0.38 |
|   CARRY4                 |    <0.001 |       21 |     15850 |            0.13 |
|   Register               |    <0.001 |      146 |    126800 |            0.12 |
|   Others                 |     0.000 |       10 |       --- |             --- |
| Signals                  |     0.011 |      663 |       --- |             --- |
| I/O                      |     0.012 |       17 |       210 |            8.10 |
| Static Power             |     0.097 |          |           |                 |
| Total                    |     0.128 |          |           |                 |
+--------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |     0.034 |       0.019 |      0.015 |
| Vccaux    |       1.800 |     0.019 |       0.000 |      0.018 |
| Vcco33    |       3.300 |     0.007 |       0.003 |      0.004 |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18    |       1.800 |     0.000 |       0.000 |      0.000 |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                     |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                            |
| Clock nodes activity        | High       | User specified more than 95% of clocks                 |                                                                                                            |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view   |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views |
| Device models               | High       | Device models are Production                           |                                                                                                            |
|                             |            |                                                        |                                                                                                            |
| Overall confidence level    | Low        |                                                        |                                                                                                            |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 4.6                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 4.6                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+-------------+--------+-----------------+
| Clock       | Domain | Constraint (ns) |
+-------------+--------+-----------------+
| sys_clk_pin | clk    |            10.0 |
+-------------+--------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+---------------------------------+-----------+
| Name                            | Power (W) |
+---------------------------------+-----------+
| Test_PC                         |     0.031 |
|   Disp                          |    <0.001 |
|   PC0                           |     0.018 |
|     CPU0                        |     0.015 |
|       ALU_0                     |     0.007 |
|       Registers                 |     0.002 |
|       SignEXT                   |     0.000 |
|       alu0                      |    <0.001 |
|       alu1                      |    <0.001 |
|       controller                |     0.001 |
|       mux0                      |    <0.001 |
|       mux1                      |    <0.001 |
|       mux2                      |    <0.001 |
|       mux3                      |     0.002 |
|       mux4                      |    <0.001 |
|       mux5                      |    <0.001 |
|       mux6                      |    <0.001 |
|       mux7                      |    <0.001 |
|       mux8                      |    <0.001 |
|       mux_sp                    |    <0.001 |
|       pc                        |    <0.001 |
|     Data                        |     0.003 |
|       memory_reg_0_255_0_0      |    <0.001 |
|       memory_reg_0_255_10_10    |    <0.001 |
|       memory_reg_0_255_11_11    |    <0.001 |
|       memory_reg_0_255_12_12    |    <0.001 |
|       memory_reg_0_255_13_13    |    <0.001 |
|       memory_reg_0_255_14_14    |    <0.001 |
|       memory_reg_0_255_15_15    |    <0.001 |
|       memory_reg_0_255_1_1      |    <0.001 |
|       memory_reg_0_255_2_2      |    <0.001 |
|       memory_reg_0_255_3_3      |    <0.001 |
|       memory_reg_0_255_4_4      |    <0.001 |
|       memory_reg_0_255_5_5      |    <0.001 |
|       memory_reg_0_255_6_6      |    <0.001 |
|       memory_reg_0_255_7_7      |    <0.001 |
|       memory_reg_0_255_8_8      |    <0.001 |
|       memory_reg_0_255_9_9      |    <0.001 |
|       memory_reg_256_511_0_0    |    <0.001 |
|       memory_reg_256_511_10_10  |    <0.001 |
|       memory_reg_256_511_11_11  |    <0.001 |
|       memory_reg_256_511_12_12  |    <0.001 |
|       memory_reg_256_511_13_13  |    <0.001 |
|       memory_reg_256_511_14_14  |    <0.001 |
|       memory_reg_256_511_15_15  |    <0.001 |
|       memory_reg_256_511_1_1    |    <0.001 |
|       memory_reg_256_511_2_2    |    <0.001 |
|       memory_reg_256_511_3_3    |    <0.001 |
|       memory_reg_256_511_4_4    |    <0.001 |
|       memory_reg_256_511_5_5    |    <0.001 |
|       memory_reg_256_511_6_6    |    <0.001 |
|       memory_reg_256_511_7_7    |    <0.001 |
|       memory_reg_256_511_8_8    |    <0.001 |
|       memory_reg_256_511_9_9    |    <0.001 |
|       memory_reg_512_767_0_0    |    <0.001 |
|       memory_reg_512_767_10_10  |    <0.001 |
|       memory_reg_512_767_11_11  |    <0.001 |
|       memory_reg_512_767_12_12  |    <0.001 |
|       memory_reg_512_767_13_13  |    <0.001 |
|       memory_reg_512_767_14_14  |    <0.001 |
|       memory_reg_512_767_15_15  |    <0.001 |
|       memory_reg_512_767_1_1    |    <0.001 |
|       memory_reg_512_767_2_2    |    <0.001 |
|       memory_reg_512_767_3_3    |    <0.001 |
|       memory_reg_512_767_4_4    |    <0.001 |
|       memory_reg_512_767_5_5    |    <0.001 |
|       memory_reg_512_767_6_6    |    <0.001 |
|       memory_reg_512_767_7_7    |    <0.001 |
|       memory_reg_512_767_8_8    |    <0.001 |
|       memory_reg_512_767_9_9    |    <0.001 |
|       memory_reg_768_1023_0_0   |    <0.001 |
|       memory_reg_768_1023_10_10 |    <0.001 |
|       memory_reg_768_1023_11_11 |    <0.001 |
|       memory_reg_768_1023_12_12 |    <0.001 |
|       memory_reg_768_1023_13_13 |    <0.001 |
|       memory_reg_768_1023_14_14 |    <0.001 |
|       memory_reg_768_1023_15_15 |    <0.001 |
|       memory_reg_768_1023_1_1   |    <0.001 |
|       memory_reg_768_1023_2_2   |    <0.001 |
|       memory_reg_768_1023_3_3   |    <0.001 |
|       memory_reg_768_1023_4_4   |    <0.001 |
|       memory_reg_768_1023_5_5   |    <0.001 |
|       memory_reg_768_1023_6_6   |    <0.001 |
|       memory_reg_768_1023_7_7   |    <0.001 |
|       memory_reg_768_1023_8_8   |    <0.001 |
|       memory_reg_768_1023_9_9   |    <0.001 |
|     insMemory                   |    <0.001 |
+---------------------------------+-----------+


