
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.039256                       # Number of seconds simulated
sim_ticks                                 39256493500                       # Number of ticks simulated
final_tick                                39256493500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 564287                       # Simulator instruction rate (inst/s)
host_op_rate                                  1062462                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                             3708974296                       # Simulator tick rate (ticks/s)
host_mem_usage                                1877044                       # Number of bytes of host memory used
host_seconds                                    10.58                       # Real time elapsed on the host
sim_insts                                     5972494                       # Number of instructions simulated
sim_ops                                      11245283                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  39256493500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.writebacks           48                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.inst          51392                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data          68928                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total             120368                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst        51392                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         51392                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks           24                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total              24                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.writebacks             6                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.inst             803                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data            1077                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                1886                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks            3                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total                  3                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.writebacks            1223                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.inst           1309134                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data           1755837                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total               3066193                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst      1309134                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          1309134                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks            611                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total                  611                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks           1834                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst          1309134                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data          1755837                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total              3066805                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples         9.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples       803.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples      1077.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000001099750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState                4098                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                  0                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                        1886                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          3                       # Number of write requests accepted
system.mem_ctrls.readBursts                      1886                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        4                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                 120704                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                  120368                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                   24                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     1                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0               396                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1               204                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2               333                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3               276                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4               245                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5               148                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6               146                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7               138                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                   39256391500                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     6                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                  1880                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    2                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    2                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    1882                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                       3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples          480                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    246.933333                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   140.462296                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   305.416208                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          248     51.67%     51.67% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255           97     20.21%     71.88% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383           39      8.12%     80.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511           19      3.96%     83.96% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639           12      2.50%     86.46% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767            6      1.25%     87.71% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895            6      1.25%     88.96% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023            9      1.88%     90.83% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151           44      9.17%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total          480                       # Bytes accessed per row activation
system.mem_ctrls.masterReadBytes::.writebacks           48                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.inst        51392                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data        68928                       # Per-master bytes read from memory
system.mem_ctrls.masterReadRate::.writebacks 1222.727648866550                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.inst 1309133.736053119414                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 1755836.903772365535                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.writebacks            6                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.inst          803                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data         1077                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks            4                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.writebacks       223750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.inst     28122250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data    109466750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadAvgLat::.writebacks     37291.67                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     35021.48                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data    101640.44                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks         0.00                       # Per-master write average memory access latency
system.mem_ctrls.totQLat                    102450250                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat               137812750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                    9430000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     54321.45                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                73071.45                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                         3.07                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                      3.07                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.02                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.02                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       2.45                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       0.04                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                     1399                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 74.18                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                 0.00                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                   20781573.05                       # Average gap between requests
system.mem_ctrls.pageHitRate                    74.06                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                        0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                        0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy                13466040                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy                    0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy                    0                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy                    0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.actPowerDownEnergy               0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_0.prePowerDownEnergy               0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_0.selfRefreshEnergy                0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_0.totalEnergy            10189305270                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            259.557193                       # Core power per rank (mW)
system.mem_ctrls_0.totalIdleTime          39072241500                       # Total Idle time Per DRAM Rank
system.mem_ctrls_0.memoryStateTime::IDLE     41195500                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF      83980000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::SREF  36695222750                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN   1102367750                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT      59024500                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN   1274703000                       # Time in different power states
system.pim_kernerls.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.pim_kernerls.clk_domain.clock             1000                       # Clock period in ticks
system.pim_kernerls.pwrStateResidencyTicks::UNDEFINED  39256493500                       # Cumulative time (in ticks) in various power states
system.pim_kernerls.recv_pim_commands               3                       # The PIM command received from the host-side processor
system.pim_kernerls.sent_pim_commands               3                       # the control commands sent by pim kernel
system.pim_kernerls.computing_counts                3                       # the counts of the computing progress
system.pim_kernerls.read_packets                    3                       # the amount of pim kernel read
system.pim_kernerls.write_packets                   3                       # the amount of pim kernel write
system.pim_kernerls.read_retry                      6                       # the amount of pim kernel read retry
system.pim_kernerls.write_retry                     0                       # the amount of pim kernel write retry
system.pim_kernerls.retry_failed                    0                       # the amount of failed pim kernel requests
system.pim_kernerls.active_cycle             28500289                       # the active cycles of the kernel
system.pim_kernerls.retry_cycle                     3                       # the retry cycles of the kernel
system.pim_kernerls.totalEnergy              14320000                       # total energy consumed by MAGIC operations (pJ)
system.pim_kernerls.totalComputeCycles       85500000                       # total cycles spent computing MAGIC operations
system.pwrStateResidencyTicks::UNDEFINED  39256493500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  39256493500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.rdAccesses                     1409092                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                      863757                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                            21                       # TLB misses on read requests
system.cpu.dtb.wrMisses                            19                       # TLB misses on write requests
system.cpu.apic_clk_domain.clock                 8000                       # Clock period in ticks
system.cpu.interrupts.pwrStateResidencyTicks::UNDEFINED  39256493500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  39256493500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                     8238161                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                            63                       # TLB misses on write requests
system.cpu.workload.numSyscalls                    34                       # Number of system calls
system.cpu.pwrStateResidencyTicks::ON     39256493500                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                         78512987                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.committedInsts                     5972494                       # Number of instructions committed
system.cpu.committedOps                      11245283                       # Number of ops (including micro ops) committed
system.cpu.num_int_alu_accesses              11159751                       # Number of integer alu accesses
system.cpu.num_fp_alu_accesses                 170810                       # Number of float alu accesses
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_func_calls                       95790                       # number of times a function call or return occured
system.cpu.num_conditional_control_insts      1134423                       # number of instructions that are conditional controls
system.cpu.num_int_insts                     11159751                       # number of integer instructions
system.cpu.num_fp_insts                        170810                       # number of float instructions
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_int_register_reads            21384038                       # number of times the integer registers were read
system.cpu.num_int_register_writes            8875726                       # number of times the integer registers were written
system.cpu.num_fp_register_reads               146437                       # number of times the floating registers were read
system.cpu.num_fp_register_writes              121874                       # number of times the floating registers were written
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.num_cc_register_reads              6759944                       # number of times the CC registers were read
system.cpu.num_cc_register_writes             3486406                       # number of times the CC registers were written
system.cpu.num_mem_refs                       2272123                       # number of memory refs
system.cpu.num_load_insts                     1408382                       # Number of load instructions
system.cpu.num_store_insts                     863741                       # Number of store instructions
system.cpu.num_idle_cycles               56999970.998548                       # Number of idle cycles
system.cpu.num_busy_cycles               21513016.001452                       # Number of busy cycles
system.cpu.not_idle_fraction                 0.274006                       # Percentage of non-idle cycles
system.cpu.idle_fraction                     0.725994                       # Percentage of idle cycles
system.cpu.Branches                           1392741                       # Number of branches fetched
system.cpu.op_class::No_OpClass                 11549      0.10%      0.10% # Class of executed instruction
system.cpu.op_class::IntAlu                   8873061     78.90%     79.01% # Class of executed instruction
system.cpu.op_class::IntMult                    19488      0.17%     79.18% # Class of executed instruction
system.cpu.op_class::IntDiv                        91      0.00%     79.18% # Class of executed instruction
system.cpu.op_class::FloatAdd                   31944      0.28%     79.47% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     79.47% # Class of executed instruction
system.cpu.op_class::FloatCvt                       0      0.00%     79.47% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     79.47% # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0      0.00%     79.47% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     79.47% # Class of executed instruction
system.cpu.op_class::FloatMisc                      0      0.00%     79.47% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     79.47% # Class of executed instruction
system.cpu.op_class::SimdAdd                      374      0.00%     79.47% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     79.47% # Class of executed instruction
system.cpu.op_class::SimdAlu                    13458      0.12%     79.59% # Class of executed instruction
system.cpu.op_class::SimdCmp                        0      0.00%     79.59% # Class of executed instruction
system.cpu.op_class::SimdCvt                     1674      0.01%     79.60% # Class of executed instruction
system.cpu.op_class::SimdMisc                    9063      0.08%     79.68% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     79.68% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     79.68% # Class of executed instruction
system.cpu.op_class::SimdShift                    186      0.00%     79.69% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     79.69% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     79.69% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                 800      0.01%     79.69% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     79.69% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     79.69% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                6139      0.05%     79.75% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                5133      0.05%     79.79% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     79.79% # Class of executed instruction
system.cpu.op_class::SimdFloatMult                200      0.00%     79.79% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     79.79% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     79.79% # Class of executed instruction
system.cpu.op_class::SimdAes                        0      0.00%     79.79% # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0      0.00%     79.79% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0      0.00%     79.79% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0      0.00%     79.79% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0      0.00%     79.79% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0      0.00%     79.79% # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0      0.00%     79.79% # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0      0.00%     79.79% # Class of executed instruction
system.cpu.op_class::MemRead                  1365743     12.15%     91.94% # Class of executed instruction
system.cpu.op_class::MemWrite                  816484      7.26%     99.20% # Class of executed instruction
system.cpu.op_class::FloatMemRead               42639      0.38%     99.58% # Class of executed instruction
system.cpu.op_class::FloatMemWrite              47257      0.42%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                   11245283                       # Class of executed instruction
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  39256493500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           511.001387                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             2272837                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs              1855                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs           1225.249057                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            181500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   511.001387                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.998050                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.998050                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           19                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1            3                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           51                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4          439                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           9093211                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          9093211                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  39256493500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::.cpu.data      1408536                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         1408536                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::.cpu.data       862446                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         862446                       # number of WriteReq hits
system.cpu.dcache.demand_hits::.cpu.data      2270982                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          2270982                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      2270982                       # number of overall hits
system.cpu.dcache.overall_hits::total         2270982                       # number of overall hits
system.cpu.dcache.ReadReq_misses::.cpu.data          556                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           556                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::.cpu.data         1301                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total         1301                       # number of WriteReq misses
system.cpu.dcache.demand_misses::.cpu.data         1857                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total           1857                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data         1857                       # number of overall misses
system.cpu.dcache.overall_misses::total          1857                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data     94725500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     94725500                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::.cpu.data     82358500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     82358500                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::.cpu.data    177084000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total    177084000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data    177084000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total    177084000                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data      1409092                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      1409092                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.cpu.data       863747                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       863747                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::.cpu.data      2272839                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      2272839                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      2272839                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      2272839                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.000395                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.000395                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.001506                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.001506                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.000817                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.000817                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.000817                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.000817                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 170369.604317                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 170369.604317                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 63303.996925                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 63303.996925                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 95360.258481                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 95360.258481                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 95360.258481                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 95360.258481                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks         1146                       # number of writebacks
system.cpu.dcache.writebacks::total              1146                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data            2                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total            2                       # number of ReadReq MSHR hits
system.cpu.dcache.demand_mshr_hits::.cpu.data            2                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total            2                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data            2                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total            2                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data          554                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          554                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data         1301                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         1301                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::.cpu.data         1855                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total         1855                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data         1855                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total         1855                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data     94078500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     94078500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data     81057500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     81057500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data    175136000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    175136000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data    175136000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    175136000                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.000393                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.000393                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.001506                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.001506                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.000816                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.000816                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.000816                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.000816                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 169816.787004                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 169816.787004                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 62303.996925                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 62303.996925                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 94412.938005                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 94412.938005                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 94412.938005                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 94412.938005                       # average overall mshr miss latency
system.cpu.dcache.replacements                   1332                       # number of replacements
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED  39256493500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED  39256493500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  39256493500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           472.806160                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             8238161                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               851                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs           9680.565217                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             87500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   472.806160                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.923450                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.923450                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          493                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           57                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1            1                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          108                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          327                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.962891                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          32953495                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         32953495                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  39256493500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::.cpu.inst      8237310                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         8237310                       # number of ReadReq hits
system.cpu.icache.demand_hits::.cpu.inst      8237310                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          8237310                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      8237310                       # number of overall hits
system.cpu.icache.overall_hits::total         8237310                       # number of overall hits
system.cpu.icache.ReadReq_misses::.cpu.inst          851                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           851                       # number of ReadReq misses
system.cpu.icache.demand_misses::.cpu.inst          851                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            851                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          851                       # number of overall misses
system.cpu.icache.overall_misses::total           851                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     71586000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     71586000                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::.cpu.inst     71586000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     71586000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     71586000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     71586000                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      8238161                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      8238161                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::.cpu.inst      8238161                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      8238161                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      8238161                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      8238161                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000103                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000103                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000103                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000103                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000103                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000103                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 84119.858989                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 84119.858989                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 84119.858989                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 84119.858989                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 84119.858989                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 84119.858989                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          358                       # number of writebacks
system.cpu.icache.writebacks::total               358                       # number of writebacks
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          851                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          851                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::.cpu.inst          851                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          851                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          851                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          851                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     70735000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     70735000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     70735000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     70735000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     70735000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     70735000                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000103                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000103                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000103                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000103                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000103                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000103                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 83119.858989                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 83119.858989                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 83119.858989                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 83119.858989                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 83119.858989                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 83119.858989                       # average overall mshr miss latency
system.cpu.icache.replacements                    358                       # number of replacements
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED  39256493500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED  39256493500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.l2.tags.pwrStateResidencyTicks::UNDEFINED  39256493500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  1640.702125                       # Cycle average of tags in use
system.l2.tags.total_refs                        4395                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                      1880                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      2.337766                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.cpu.inst       629.199980                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      1011.502144                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.cpu.inst        0.019202                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.030869                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.050070                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          1870                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           60                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1            4                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          147                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4         1659                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.057068                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                     37040                       # Number of tag accesses
system.l2.tags.data_accesses                    37040                       # Number of data accesses
system.l2.pwrStateResidencyTicks::UNDEFINED  39256493500                       # Cumulative time (in ticks) in various power states
system.l2.WritebackDirty_hits::.writebacks         1146                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total             1146                       # number of WritebackDirty hits
system.l2.WritebackClean_hits::.writebacks          357                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              357                       # number of WritebackClean hits
system.l2.ReadExReq_hits::.cpu.data               501                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                   501                       # number of ReadExReq hits
system.l2.ReadCleanReq_hits::.cpu.inst             48                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                 48                       # number of ReadCleanReq hits
system.l2.ReadSharedReq_hits::.cpu.data           277                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total               277                       # number of ReadSharedReq hits
system.l2.demand_hits::.cpu.inst                   48                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                  778                       # number of demand (read+write) hits
system.l2.demand_hits::total                      826                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                  48                       # number of overall hits
system.l2.overall_hits::.cpu.data                 778                       # number of overall hits
system.l2.overall_hits::total                     826                       # number of overall hits
system.l2.ReadExReq_misses::.cpu.data             800                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                 800                       # number of ReadExReq misses
system.l2.ReadCleanReq_misses::.cpu.inst          803                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              803                       # number of ReadCleanReq misses
system.l2.ReadSharedReq_misses::.cpu.data          277                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total             277                       # number of ReadSharedReq misses
system.l2.demand_misses::.cpu.inst                803                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data               1077                       # number of demand (read+write) misses
system.l2.demand_misses::total                   1880                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               803                       # number of overall misses
system.l2.overall_misses::.cpu.data              1077                       # number of overall misses
system.l2.overall_misses::total                  1880                       # number of overall misses
system.l2.ReadExReq_miss_latency::.cpu.data     73844000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total      73844000                       # number of ReadExReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu.inst     68949000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     68949000                       # number of ReadCleanReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu.data     90336500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total     90336500                       # number of ReadSharedReq miss cycles
system.l2.demand_miss_latency::.cpu.inst     68949000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data    164180500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        233129500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     68949000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data    164180500                       # number of overall miss cycles
system.l2.overall_miss_latency::total       233129500                       # number of overall miss cycles
system.l2.WritebackDirty_accesses::.writebacks         1146                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total         1146                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_accesses::.writebacks          357                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          357                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu.data          1301                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total              1301                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu.inst          851                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            851                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu.data          554                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total           554                       # number of ReadSharedReq accesses(hits+misses)
system.l2.demand_accesses::.cpu.inst              851                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data             1855                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                 2706                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst             851                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data            1855                       # number of overall (read+write) accesses
system.l2.overall_accesses::total                2706                       # number of overall (read+write) accesses
system.l2.ReadExReq_miss_rate::.cpu.data     0.614912                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.614912                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.943596                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.943596                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.500000                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.500000                       # miss rate for ReadSharedReq accesses
system.l2.demand_miss_rate::.cpu.inst        0.943596                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.580593                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.694752                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.943596                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.580593                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.694752                       # miss rate for overall accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data        92305                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total        92305                       # average ReadExReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 85864.259029                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 85864.259029                       # average ReadCleanReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 326124.548736                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 326124.548736                       # average ReadSharedReq miss latency
system.l2.demand_avg_miss_latency::.cpu.inst 85864.259029                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 152442.432683                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 124005.053191                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 85864.259029                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 152442.432683                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 124005.053191                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.ReadExReq_mshr_misses::.cpu.data          800                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total            800                       # number of ReadExReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          803                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          803                       # number of ReadCleanReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu.data          277                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total          277                       # number of ReadSharedReq MSHR misses
system.l2.demand_mshr_misses::.cpu.inst           803                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data          1077                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              1880                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          803                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data         1077                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             1880                       # number of overall MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data     65844000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total     65844000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     60919000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     60919000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data     87566500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total     87566500                       # number of ReadSharedReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.inst     60919000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data    153410500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    214329500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     60919000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data    153410500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    214329500                       # number of overall MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.614912                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.614912                       # mshr miss rate for ReadExReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.943596                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.943596                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.500000                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.500000                       # mshr miss rate for ReadSharedReq accesses
system.l2.demand_mshr_miss_rate::.cpu.inst     0.943596                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.580593                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.694752                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.943596                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.580593                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.694752                       # mshr miss rate for overall accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data        82305                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total        82305                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 75864.259029                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 75864.259029                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 316124.548736                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 316124.548736                       # average ReadSharedReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 75864.259029                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 142442.432683                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 114005.053191                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 75864.259029                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 142442.432683                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 114005.053191                       # average overall mshr miss latency
system.l2.replacements                              0                       # number of replacements
system.membus.snoop_filter.tot_requests          1889                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests           19                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED  39256493500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp               1080                       # Transaction distribution
system.membus.trans_dist::ReadExReq               800                       # Transaction distribution
system.membus.trans_dist::ReadExResp              800                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          1080                       # Transaction distribution
system.membus.trans_dist::PIMRead                   6                       # Transaction distribution
system.membus.trans_dist::PIMWrite                  3                       # Transaction distribution
system.membus.trans_dist::PIMReadResp               6                       # Transaction distribution
system.membus.trans_dist::PIMWriteResp              3                       # Transaction distribution
system.membus.pkt_count_system.pim_kernerls.master_port::system.mem_ctrls.port           18                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.pim_kernerls.master_port::total           18                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port         3760                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total         3760                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                   3778                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.pim_kernerls.master_port::system.mem_ctrls.port           72                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.pim_kernerls.master_port::total           72                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port       120320                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total       120320                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  120392                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples              1880                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    1880    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                1880                       # Request fanout histogram
system.membus.reqLayer1.occupancy             1909000                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer0.occupancy              16250                       # Layer occupancy (ticks)
system.membus.respLayer0.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy            9985000                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.tol2bus.snoop_filter.tot_requests         4396                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_requests         1701                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_requests            1                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.tot_snoops              0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.pwrStateResidencyTicks::UNDEFINED  39256493500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp              1405                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty         1146                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          358                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict             186                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq             1301                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp            1301                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           851                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq          554                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         2060                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side         5042                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                  7102                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        77376                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side       192064                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                 269440                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                               0                       # Total snoops (count)
system.tol2bus.snoopTraffic                         0                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples             2706                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000370                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.019224                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                   2705     99.96%     99.96% # Request fanout histogram
system.tol2bus.snoop_fanout::1                      1      0.04%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total               2706                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy            3702000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.0                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           1276500                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy           2782500                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
