question,A,B,C,D,E,answer,explanation
"<p>Top-down design means that we start at the highest level of the hierarchy, or that the entire project is considered to exist in a closed dark box with inputs and outputs.</p>",True,False,,,,A,
<p>The frequency counter measures frequency by enabling a counter to count the number of pulses of the incoming waveform during a precisely specified period of time called the sampling time.</p>,True,False,,,,B,
"<p>In the digital clock project, frequency prescaling is used to take a 1 pps input and transform it into a 60 pps timing signal.</p>",True,False,,,,B,
<p>The half-step sequence of a stepper motor is created by inserting a start with only one coil energized between full steps.</p>,True,False,,,,A,
<p>One of the first steps in any HDL project is to define its scope by knowing the nature of all the signals that are interconnected to pieces of the project.</p>,True,False,,,,B,
"<p>In HDL, one of the strategies used in strategic planning is to find a way to test each piece of the project.</p>",True,False,,,,A,
<p>A very critical dimension in project management is the time your boss will give you to complete the HDL project.</p>,True,False,,,,A,
"<p>In the keypad HDL encoder, the data signal is used to combine the row and column encoder data to make a 4-bit value representing the key that was pressed.</p>",True,False,,,,A,
<p>One CASE construct inside another CASE construct is called a do-loop.</p>,True,False,,,,B,
<p>A frequency counter is a circuit that can measure and display the frequency of a signal.</p>,True,False,,,,A,
"<p>In the digital clock project, a MOD-60 BCD counter is made from a MOD-10 counter cascaded to a MOD-6 BCD counter.</p>",True,False,,,,A,
<p>The full-step sequence always has two coils of the stepper motor energized in any state of the sequence and typically causes 30Â° of shaft rotation per step.</p>,True,False,,,,B,
<p>The direct drive mode of a stepper motor allows for less control by the operator.</p>,True,False,,,,B,
"<p>In the frequency counter, a pulse shaper block is needed to ensure that the unknown signal, whose frequency is to be measured, will be compatible with the clock input for the counter block.</p>",True,False,,,,A,
"<p>In the digital clock project, the AHDL block codes are connected using graphic design files.</p>",True,False,,,,A,
"<p>In HDL, one of the strategies used in strategic planning is to find the speed requirements.</p>",True,False,,,,B,
"<p>In the keypad HDL encoder, the <i>ts</i> bit array represents a tristate buffer.</p>",True,False,,,,A,
"<p>In the VHDL code of the stepper motor, the <i>cout</i> outputs are bit_vector type because they are binary bit patterns.</p>",True,False,,,,A,
"<p>In the keypad HDL encoder, as long as all columns are high the ring counter is enabled and counting.</p>",True,False,,,,A,
"<p>In the frequency counter, the pulse width of the enable signal is very critical for taking an accurate frequency measurement.</p>",True,False,,,,A,
<p>One of the first steps in any HDL project is to define its scope by naming each input and output.</p>,True,False,,,,A,
<p>The wave-drive sequence of a stepper motor has more torque and operates more smoothly than the full-step sequence at moderate speeds.</p>,True,False,,,,B,
"<p>In the digital clock project, the ENT input and RCO output can be used for synchronous counter cascading.</p>",True,False,,,,A,
"<p>In the digital clock project, the 60 Hz signal is sent through a Schmitt-trigger circuit to produce sine wave pulses at the rate of 60 pps.</p>",True,False,,,,B,
"<p>In the digital clock project HDL, the 1 pps signal is used as a synchronous clock for all of the counters' stages, which are synchronously cascaded.</p>",True,False,,,,A,
"<p>In the digital clock project, when it is 11:59:59, AND gate 1 detects that the tens of hours is 1 and the edge trigger clock moves the display to 12:00:00.</p>",True,False,,,,B,
"<p>In the keypad HDL encoder, after releasing a key the ring counter resumes its counting sequence.</p>",True,False,,,,A,
"<p>In the keypad HDL encoder, the freeze bit detects when a key is released.</p>",True,False,,,,B,
"<p>In HDL when a circuit is simulated on a computer, the designer must create all the different scenarios that will be experienced by the actual circuit and must also know the proper response to those inputs.</p>",True,False,,,,A,
"<p>In the keypad HDL encoder, NANDing of the columns is used to activate the freeze bit.</p>",True,False,,,,B,
