0.6
2018.3
Dec  7 2018
00:33:28
F:/FPGAassignment/fuzhitest/fuzhitest.sim/sim_1/behav/xsim/glbl.v,1544155481,verilog,,,,glbl,,,,,,,,
F:/FPGAassignment/fuzhitest/fuzhitest.srcs/sim_1/new/sim_fuzhitest.v,1606388167,verilog,,,,sim_fuzhitest,,,,,,,,
F:/FPGAassignment/fuzhitest/fuzhitest.srcs/sources_1/new/fuzhitest.v,1606388146,verilog,,F:/FPGAassignment/fuzhitest/fuzhitest.srcs/sim_1/new/sim_fuzhitest.v,,fuzhitest,,,,,,,,
