{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1586263179706 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1586263179737 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Apr 07 14:39:39 2020 " "Processing started: Tue Apr 07 14:39:39 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1586263179737 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1586263179737 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off synthi_top -c synthi_top " "Command: quartus_map --read_settings_files=on --write_settings_files=off synthi_top -c synthi_top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1586263179737 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1586263182945 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1586263182945 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/cyril/documents/github/synthi_project/source/tonegenerator/tone_generator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/cyril/documents/github/synthi_project/source/tonegenerator/tone_generator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tone_generator-str " "Found design unit 1: tone_generator-str" {  } { { "../source/toneGenerator/tone_generator.vhd" "" { Text "C:/Users/cyril/Documents/GitHub/synthi_project/source/toneGenerator/tone_generator.vhd" 44 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586263236313 ""} { "Info" "ISGN_ENTITY_NAME" "1 tone_generator " "Found entity 1: tone_generator" {  } { { "../source/toneGenerator/tone_generator.vhd" "" { Text "C:/Users/cyril/Documents/GitHub/synthi_project/source/toneGenerator/tone_generator.vhd" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586263236313 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1586263236313 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/cyril/documents/github/synthi_project/source/tonegenerator/tone_gen_pkg.vhd 1 0 " "Found 1 design units, including 0 entities, in source file /users/cyril/documents/github/synthi_project/source/tonegenerator/tone_gen_pkg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tone_gen_pkg " "Found design unit 1: tone_gen_pkg" {  } { { "../source/toneGenerator/tone_gen_pkg.vhd" "" { Text "C:/Users/cyril/Documents/GitHub/synthi_project/source/toneGenerator/tone_gen_pkg.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586263236344 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1586263236344 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/cyril/documents/github/synthi_project/source/tonegenerator/dds.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/cyril/documents/github/synthi_project/source/tonegenerator/dds.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dds-str " "Found design unit 1: dds-str" {  } { { "../source/toneGenerator/dds.vhd" "" { Text "C:/Users/cyril/Documents/GitHub/synthi_project/source/toneGenerator/dds.vhd" 45 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586263236360 ""} { "Info" "ISGN_ENTITY_NAME" "1 dds " "Found entity 1: dds" {  } { { "../source/toneGenerator/dds.vhd" "" { Text "C:/Users/cyril/Documents/GitHub/synthi_project/source/toneGenerator/dds.vhd" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586263236360 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1586263236360 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/cyril/documents/github/synthi_project/source/i2s/universal_shiftreg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/cyril/documents/github/synthi_project/source/i2s/universal_shiftreg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 universal_shiftreg-rtl " "Found design unit 1: universal_shiftreg-rtl" {  } { { "../source/I2s/universal_shiftreg.vhd" "" { Text "C:/Users/cyril/Documents/GitHub/synthi_project/source/I2s/universal_shiftreg.vhd" 41 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586263236375 ""} { "Info" "ISGN_ENTITY_NAME" "1 universal_shiftreg " "Found entity 1: universal_shiftreg" {  } { { "../source/I2s/universal_shiftreg.vhd" "" { Text "C:/Users/cyril/Documents/GitHub/synthi_project/source/I2s/universal_shiftreg.vhd" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586263236375 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1586263236375 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/cyril/documents/github/synthi_project/source/i2s/i2s_master.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/cyril/documents/github/synthi_project/source/i2s/i2s_master.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 i2s_master-rtl " "Found design unit 1: i2s_master-rtl" {  } { { "../source/I2s/i2s_master.vhd" "" { Text "C:/Users/cyril/Documents/GitHub/synthi_project/source/I2s/i2s_master.vhd" 44 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586263236397 ""} { "Info" "ISGN_ENTITY_NAME" "1 i2s_master " "Found entity 1: i2s_master" {  } { { "../source/I2s/i2s_master.vhd" "" { Text "C:/Users/cyril/Documents/GitHub/synthi_project/source/I2s/i2s_master.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586263236397 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1586263236397 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/cyril/documents/github/synthi_project/source/i2s/i2s_frame_generator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/cyril/documents/github/synthi_project/source/i2s/i2s_frame_generator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 i2s_frame_generator-rtl " "Found design unit 1: i2s_frame_generator-rtl" {  } { { "../source/I2s/i2s_frame_generator.vhd" "" { Text "C:/Users/cyril/Documents/GitHub/synthi_project/source/I2s/i2s_frame_generator.vhd" 33 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586263236413 ""} { "Info" "ISGN_ENTITY_NAME" "1 i2s_frame_generator " "Found entity 1: i2s_frame_generator" {  } { { "../source/I2s/i2s_frame_generator.vhd" "" { Text "C:/Users/cyril/Documents/GitHub/synthi_project/source/I2s/i2s_frame_generator.vhd" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586263236413 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1586263236413 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/cyril/documents/github/synthi_project/source/path_control.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/cyril/documents/github/synthi_project/source/path_control.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 path_control-comb " "Found design unit 1: path_control-comb" {  } { { "../source/path_control.vhd" "" { Text "C:/Users/cyril/Documents/GitHub/synthi_project/source/path_control.vhd" 39 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586263236429 ""} { "Info" "ISGN_ENTITY_NAME" "1 path_control " "Found entity 1: path_control" {  } { { "../source/path_control.vhd" "" { Text "C:/Users/cyril/Documents/GitHub/synthi_project/source/path_control.vhd" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586263236429 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1586263236429 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/cyril/documents/github/synthi_project/source/i2c/i2c_slave_bfm.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/cyril/documents/github/synthi_project/source/i2c/i2c_slave_bfm.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 i2c_slave_bfm-bfm " "Found design unit 1: i2c_slave_bfm-bfm" {  } { { "../source/i2c/i2c_slave_bfm.vhd" "" { Text "C:/Users/cyril/Documents/GitHub/synthi_project/source/i2c/i2c_slave_bfm.vhd" 32 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586263236460 ""} { "Info" "ISGN_ENTITY_NAME" "1 i2c_slave_bfm " "Found entity 1: i2c_slave_bfm" {  } { { "../source/i2c/i2c_slave_bfm.vhd" "" { Text "C:/Users/cyril/Documents/GitHub/synthi_project/source/i2c/i2c_slave_bfm.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586263236460 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1586263236460 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/cyril/documents/github/synthi_project/source/i2c/i2c_master.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/cyril/documents/github/synthi_project/source/i2c/i2c_master.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 i2c_master-rtl " "Found design unit 1: i2c_master-rtl" {  } { { "../source/i2c/i2c_master.vhd" "" { Text "C:/Users/cyril/Documents/GitHub/synthi_project/source/i2c/i2c_master.vhd" 40 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586263236476 ""} { "Info" "ISGN_ENTITY_NAME" "1 i2c_master " "Found entity 1: i2c_master" {  } { { "../source/i2c/i2c_master.vhd" "" { Text "C:/Users/cyril/Documents/GitHub/synthi_project/source/i2c/i2c_master.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586263236476 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1586263236476 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/cyril/documents/github/synthi_project/source/infrastructure/signal_checker.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/cyril/documents/github/synthi_project/source/infrastructure/signal_checker.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 signal_checker-rtl " "Found design unit 1: signal_checker-rtl" {  } { { "../source/infrastructure/signal_checker.vhd" "" { Text "C:/Users/cyril/Documents/GitHub/synthi_project/source/infrastructure/signal_checker.vhd" 29 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586263236498 ""} { "Info" "ISGN_ENTITY_NAME" "1 signal_checker " "Found entity 1: signal_checker" {  } { { "../source/infrastructure/signal_checker.vhd" "" { Text "C:/Users/cyril/Documents/GitHub/synthi_project/source/infrastructure/signal_checker.vhd" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586263236498 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1586263236498 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/cyril/documents/github/synthi_project/source/infrastructure/modulo_divider.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/cyril/documents/github/synthi_project/source/infrastructure/modulo_divider.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 modulo_divider-rtl " "Found design unit 1: modulo_divider-rtl" {  } { { "../source/infrastructure/modulo_divider.vhd" "" { Text "C:/Users/cyril/Documents/GitHub/synthi_project/source/infrastructure/modulo_divider.vhd" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586263236523 ""} { "Info" "ISGN_ENTITY_NAME" "1 modulo_divider " "Found entity 1: modulo_divider" {  } { { "../source/infrastructure/modulo_divider.vhd" "" { Text "C:/Users/cyril/Documents/GitHub/synthi_project/source/infrastructure/modulo_divider.vhd" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586263236523 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1586263236523 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/cyril/documents/github/synthi_project/source/infrastructure/clock_sync.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/cyril/documents/github/synthi_project/source/infrastructure/clock_sync.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 clock_sync-rtl " "Found design unit 1: clock_sync-rtl" {  } { { "../source/infrastructure/clock_sync.vhd" "" { Text "C:/Users/cyril/Documents/GitHub/synthi_project/source/infrastructure/clock_sync.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586263236552 ""} { "Info" "ISGN_ENTITY_NAME" "1 clock_sync " "Found entity 1: clock_sync" {  } { { "../source/infrastructure/clock_sync.vhd" "" { Text "C:/Users/cyril/Documents/GitHub/synthi_project/source/infrastructure/clock_sync.vhd" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586263236552 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1586263236552 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/cyril/documents/github/synthi_project/source/midi/uart_controller_fsm.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/cyril/documents/github/synthi_project/source/midi/uart_controller_fsm.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 uart_controller_fsm-rtl " "Found design unit 1: uart_controller_fsm-rtl" {  } { { "../source/midi/uart_controller_fsm.vhd" "" { Text "C:/Users/cyril/Documents/GitHub/synthi_project/source/midi/uart_controller_fsm.vhd" 34 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586263236604 ""} { "Info" "ISGN_ENTITY_NAME" "1 uart_controller_fsm " "Found entity 1: uart_controller_fsm" {  } { { "../source/midi/uart_controller_fsm.vhd" "" { Text "C:/Users/cyril/Documents/GitHub/synthi_project/source/midi/uart_controller_fsm.vhd" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586263236604 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1586263236604 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/cyril/documents/github/synthi_project/source/midi/shiftreg_uart.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/cyril/documents/github/synthi_project/source/midi/shiftreg_uart.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 shiftreg_uart-rtl " "Found design unit 1: shiftreg_uart-rtl" {  } { { "../source/midi/shiftreg_uart.vhd" "" { Text "C:/Users/cyril/Documents/GitHub/synthi_project/source/midi/shiftreg_uart.vhd" 37 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586263236631 ""} { "Info" "ISGN_ENTITY_NAME" "1 shiftreg_uart " "Found entity 1: shiftreg_uart" {  } { { "../source/midi/shiftreg_uart.vhd" "" { Text "C:/Users/cyril/Documents/GitHub/synthi_project/source/midi/shiftreg_uart.vhd" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586263236631 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1586263236631 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/cyril/documents/github/synthi_project/source/midi/output_register.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/cyril/documents/github/synthi_project/source/midi/output_register.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 output_register-rtl " "Found design unit 1: output_register-rtl" {  } { { "../source/midi/output_register.vhd" "" { Text "C:/Users/cyril/Documents/GitHub/synthi_project/source/midi/output_register.vhd" 38 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586263236656 ""} { "Info" "ISGN_ENTITY_NAME" "1 output_register " "Found entity 1: output_register" {  } { { "../source/midi/output_register.vhd" "" { Text "C:/Users/cyril/Documents/GitHub/synthi_project/source/midi/output_register.vhd" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586263236656 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1586263236656 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/cyril/documents/github/synthi_project/source/midi/flanken_detekt_vhdl.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/cyril/documents/github/synthi_project/source/midi/flanken_detekt_vhdl.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 flanken_detekt_vhdl-rtl " "Found design unit 1: flanken_detekt_vhdl-rtl" {  } { { "../source/midi/flanken_detekt_vhdl.vhd" "" { Text "C:/Users/cyril/Documents/GitHub/synthi_project/source/midi/flanken_detekt_vhdl.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586263236661 ""} { "Info" "ISGN_ENTITY_NAME" "1 flanken_detekt_vhdl " "Found entity 1: flanken_detekt_vhdl" {  } { { "../source/midi/flanken_detekt_vhdl.vhd" "" { Text "C:/Users/cyril/Documents/GitHub/synthi_project/source/midi/flanken_detekt_vhdl.vhd" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586263236661 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1586263236661 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/cyril/documents/github/synthi_project/source/midi/bus_hex2sevseg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/cyril/documents/github/synthi_project/source/midi/bus_hex2sevseg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bus_hex2sevseg-rtl " "Found design unit 1: bus_hex2sevseg-rtl" {  } { { "../source/midi/bus_hex2sevseg.vhd" "" { Text "C:/Users/cyril/Documents/GitHub/synthi_project/source/midi/bus_hex2sevseg.vhd" 38 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586263236698 ""} { "Info" "ISGN_ENTITY_NAME" "1 bus_hex2sevseg " "Found entity 1: bus_hex2sevseg" {  } { { "../source/midi/bus_hex2sevseg.vhd" "" { Text "C:/Users/cyril/Documents/GitHub/synthi_project/source/midi/bus_hex2sevseg.vhd" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586263236698 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1586263236698 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/cyril/documents/github/synthi_project/source/midi/bit_counter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/cyril/documents/github/synthi_project/source/midi/bit_counter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bit_counter-rtl " "Found design unit 1: bit_counter-rtl" {  } { { "../source/midi/bit_counter.vhd" "" { Text "C:/Users/cyril/Documents/GitHub/synthi_project/source/midi/bit_counter.vhd" 37 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586263236713 ""} { "Info" "ISGN_ENTITY_NAME" "1 bit_counter " "Found entity 1: bit_counter" {  } { { "../source/midi/bit_counter.vhd" "" { Text "C:/Users/cyril/Documents/GitHub/synthi_project/source/midi/bit_counter.vhd" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586263236713 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1586263236713 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/cyril/documents/github/synthi_project/source/midi/baud_tick.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/cyril/documents/github/synthi_project/source/midi/baud_tick.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 baud_tick-rtl " "Found design unit 1: baud_tick-rtl" {  } { { "../source/midi/baud_tick.vhd" "" { Text "C:/Users/cyril/Documents/GitHub/synthi_project/source/midi/baud_tick.vhd" 36 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586263236729 ""} { "Info" "ISGN_ENTITY_NAME" "1 baud_tick " "Found entity 1: baud_tick" {  } { { "../source/midi/baud_tick.vhd" "" { Text "C:/Users/cyril/Documents/GitHub/synthi_project/source/midi/baud_tick.vhd" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586263236729 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1586263236729 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/cyril/documents/github/synthi_project/source/uart_top.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/cyril/documents/github/synthi_project/source/uart_top.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 uart_top-bdf_type " "Found design unit 1: uart_top-bdf_type" {  } { { "../source/uart_top.vhd" "" { Text "C:/Users/cyril/Documents/GitHub/synthi_project/source/uart_top.vhd" 37 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586263236745 ""} { "Info" "ISGN_ENTITY_NAME" "1 uart_top " "Found entity 1: uart_top" {  } { { "../source/uart_top.vhd" "" { Text "C:/Users/cyril/Documents/GitHub/synthi_project/source/uart_top.vhd" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586263236745 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1586263236745 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/cyril/documents/github/synthi_project/source/synthi_top.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/cyril/documents/github/synthi_project/source/synthi_top.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 synthi_top-str " "Found design unit 1: synthi_top-str" {  } { { "../source/synthi_top.vhd" "" { Text "C:/Users/cyril/Documents/GitHub/synthi_project/source/synthi_top.vhd" 59 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586263236760 ""} { "Info" "ISGN_ENTITY_NAME" "1 synthi_top " "Found entity 1: synthi_top" {  } { { "../source/synthi_top.vhd" "" { Text "C:/Users/cyril/Documents/GitHub/synthi_project/source/synthi_top.vhd" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586263236760 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1586263236760 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/cyril/documents/github/synthi_project/source/reg_table_pkg.vhd 1 0 " "Found 1 design units, including 0 entities, in source file /users/cyril/documents/github/synthi_project/source/reg_table_pkg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reg_table_pkg " "Found design unit 1: reg_table_pkg" {  } { { "../source/reg_table_pkg.vhd" "" { Text "C:/Users/cyril/Documents/GitHub/synthi_project/source/reg_table_pkg.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586263236798 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1586263236798 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/cyril/documents/github/synthi_project/source/infrastructure.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/cyril/documents/github/synthi_project/source/infrastructure.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 infrastructure-str " "Found design unit 1: infrastructure-str" {  } { { "../source/infrastructure.vhd" "" { Text "C:/Users/cyril/Documents/GitHub/synthi_project/source/infrastructure.vhd" 43 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586263236814 ""} { "Info" "ISGN_ENTITY_NAME" "1 infrastructure " "Found entity 1: infrastructure" {  } { { "../source/infrastructure.vhd" "" { Text "C:/Users/cyril/Documents/GitHub/synthi_project/source/infrastructure.vhd" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586263236814 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1586263236814 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/cyril/documents/github/synthi_project/source/count_down.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/cyril/documents/github/synthi_project/source/count_down.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 count_down-rtl " "Found design unit 1: count_down-rtl" {  } { { "../source/count_down.vhd" "" { Text "C:/Users/cyril/Documents/GitHub/synthi_project/source/count_down.vhd" 36 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586263236837 ""} { "Info" "ISGN_ENTITY_NAME" "1 count_down " "Found entity 1: count_down" {  } { { "../source/count_down.vhd" "" { Text "C:/Users/cyril/Documents/GitHub/synthi_project/source/count_down.vhd" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586263236837 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1586263236837 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/cyril/documents/github/synthi_project/source/codec_controller.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/cyril/documents/github/synthi_project/source/codec_controller.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 codec_controller-rtl " "Found design unit 1: codec_controller-rtl" {  } { { "../source/codec_controller.vhd" "" { Text "C:/Users/cyril/Documents/GitHub/synthi_project/source/codec_controller.vhd" 43 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586263236848 ""} { "Info" "ISGN_ENTITY_NAME" "1 codec_controller " "Found entity 1: codec_controller" {  } { { "../source/codec_controller.vhd" "" { Text "C:/Users/cyril/Documents/GitHub/synthi_project/source/codec_controller.vhd" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586263236848 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1586263236848 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "tone_generator " "Elaborating entity \"tone_generator\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1586263237400 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dds dds:dds_1 " "Elaborating entity \"dds\" for hierarchy \"dds:dds_1\"" {  } { { "../source/toneGenerator/tone_generator.vhd" "dds_1" { Text "C:/Users/cyril/Documents/GitHub/synthi_project/source/toneGenerator/tone_generator.vhd" 73 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1586263237516 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1586263241474 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1586263254108 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1586263254108 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "7 " "Design contains 7 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "tone_on_i " "No output dependent on input pin \"tone_on_i\"" {  } { { "../source/toneGenerator/tone_generator.vhd" "" { Text "C:/Users/cyril/Documents/GitHub/synthi_project/source/toneGenerator/tone_generator.vhd" 33 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1586263254475 "|tone_generator|tone_on_i"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "note_i\[7\] " "No output dependent on input pin \"note_i\[7\]\"" {  } { { "../source/toneGenerator/tone_generator.vhd" "" { Text "C:/Users/cyril/Documents/GitHub/synthi_project/source/toneGenerator/tone_generator.vhd" 35 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1586263254475 "|tone_generator|note_i[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "velocity_i\[0\] " "No output dependent on input pin \"velocity_i\[0\]\"" {  } { { "../source/toneGenerator/tone_generator.vhd" "" { Text "C:/Users/cyril/Documents/GitHub/synthi_project/source/toneGenerator/tone_generator.vhd" 36 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1586263254475 "|tone_generator|velocity_i[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "velocity_i\[1\] " "No output dependent on input pin \"velocity_i\[1\]\"" {  } { { "../source/toneGenerator/tone_generator.vhd" "" { Text "C:/Users/cyril/Documents/GitHub/synthi_project/source/toneGenerator/tone_generator.vhd" 36 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1586263254475 "|tone_generator|velocity_i[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "velocity_i\[2\] " "No output dependent on input pin \"velocity_i\[2\]\"" {  } { { "../source/toneGenerator/tone_generator.vhd" "" { Text "C:/Users/cyril/Documents/GitHub/synthi_project/source/toneGenerator/tone_generator.vhd" 36 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1586263254475 "|tone_generator|velocity_i[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "velocity_i\[3\] " "No output dependent on input pin \"velocity_i\[3\]\"" {  } { { "../source/toneGenerator/tone_generator.vhd" "" { Text "C:/Users/cyril/Documents/GitHub/synthi_project/source/toneGenerator/tone_generator.vhd" 36 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1586263254475 "|tone_generator|velocity_i[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "velocity_i\[4\] " "No output dependent on input pin \"velocity_i\[4\]\"" {  } { { "../source/toneGenerator/tone_generator.vhd" "" { Text "C:/Users/cyril/Documents/GitHub/synthi_project/source/toneGenerator/tone_generator.vhd" 36 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1586263254475 "|tone_generator|velocity_i[4]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1586263254475 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "469 " "Implemented 469 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "20 " "Implemented 20 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1586263254475 ""} { "Info" "ICUT_CUT_TM_OPINS" "32 " "Implemented 32 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1586263254475 ""} { "Info" "ICUT_CUT_TM_LCELLS" "417 " "Implemented 417 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1586263254475 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1586263254475 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 9 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 9 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4801 " "Peak virtual memory: 4801 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1586263254676 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Apr 07 14:40:54 2020 " "Processing ended: Tue Apr 07 14:40:54 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1586263254676 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:15 " "Elapsed time: 00:01:15" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1586263254676 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:02:22 " "Total CPU time (on all processors): 00:02:22" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1586263254676 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1586263254676 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1586263298151 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Netlist Viewers Preprocess Quartus Prime " "Running Quartus Prime Netlist Viewers Preprocess" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1586263298186 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Apr 07 14:41:37 2020 " "Processing started: Tue Apr 07 14:41:37 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1586263298186 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1586263298186 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_npp synthi_top -c synthi_top --netlist_type=sgate " "Command: quartus_npp synthi_top -c synthi_top --netlist_type=sgate" {  } {  } 0 0 "Command: %1!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1586263298186 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Netlist Viewers Preprocess" 0 -1 1586263299320 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Netlist Viewers Preprocess 0 s 1  Quartus Prime " "Quartus Prime Netlist Viewers Preprocess was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4550 " "Peak virtual memory: 4550 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1586263299620 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Apr 07 14:41:39 2020 " "Processing ended: Tue Apr 07 14:41:39 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1586263299620 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1586263299620 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1586263299620 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1586263299620 ""}
