Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Mon Dec  2 15:02:16 2024
| Host         : progenorLaptop running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file toplevel_timing_summary_routed.rpt -pb toplevel_timing_summary_routed.pb -rpx toplevel_timing_summary_routed.rpx -warn_on_violation
| Design       : toplevel
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                     Violations  
---------  --------  ------------------------------  ----------  
TIMING-18  Warning   Missing input or output delay   9           
TIMING-20  Warning   Non-clocked latch               66          
LATCH-1    Advisory  Existing latches in the design  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (402)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (150)
5. checking no_input_delay (5)
6. checking no_output_delay (4)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (402)
--------------------------
 There are 30 register/latch pins with no clock driven by root clock pin: mem/ram_2k_generate.akv7.kcpsm6_rom/DOADO[12] (HIGH)

 There are 42 register/latch pins with no clock driven by root clock pin: mem/ram_2k_generate.akv7.kcpsm6_rom/DOADO[13] (HIGH)

 There are 42 register/latch pins with no clock driven by root clock pin: mem/ram_2k_generate.akv7.kcpsm6_rom/DOADO[14] (HIGH)

 There are 42 register/latch pins with no clock driven by root clock pin: mem/ram_2k_generate.akv7.kcpsm6_rom/DOADO[15] (HIGH)

 There are 42 register/latch pins with no clock driven by root clock pin: mem/ram_2k_generate.akv7.kcpsm6_rom/DOPADOP[0] (HIGH)

 There are 42 register/latch pins with no clock driven by root clock pin: mem/ram_2k_generate.akv7.kcpsm6_rom/DOPADOP[1] (HIGH)

 There are 18 register/latch pins with no clock driven by root clock pin: processor/PFC_inst/Execute_reg/Q (HIGH)

 There are 48 register/latch pins with no clock driven by root clock pin: processor/PFC_inst/phasenum_reg[0]/Q (HIGH)

 There are 48 register/latch pins with no clock driven by root clock pin: processor/PFC_inst/phasenum_reg[1]/Q (HIGH)

 There are 48 register/latch pins with no clock driven by root clock pin: processor/PFC_inst/phasenum_reg[2]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (150)
--------------------------------------------------
 There are 132 pins that are not constrained for maximum delay. (HIGH)

 There are 18 pins that are not constrained for maximum delay due to constant clock. (MEDIUM)


5. checking no_input_delay (5)
------------------------------
 There are 5 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (4)
-------------------------------
 There are 4 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -0.297       -2.973                     51                 3554        0.213        0.000                      0                 3554        3.500        0.000                       0                  1791  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)         Period(ns)      Frequency(MHz)
-----        ------------         ----------      --------------
sys_clk_pin  {0.000 4.000}        8.000           125.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin        -0.297       -2.973                     51                 3554        0.213        0.000                      0                 3554        3.500        0.000                       0                  1791  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           51  Failing Endpoints,  Worst Slack       -0.297ns,  Total Violation       -2.973ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.213ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.297ns  (required time - arrival time)
  Source:                 processor/PFC_inst/RETURNstatus_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            processor/PFC_inst/programflowcontrol.programcounter_reg[9]/D
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (sys_clk_pin fall@4.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.238ns  (logic 1.014ns (23.928%)  route 3.224ns (76.072%))
  Logic Levels:           4  (LUT5=1 LUT6=3)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.356ns = ( 9.356 - 4.000 ) 
    Source Clock Delay      (SCD):    5.838ns
    Clock Pessimism Removal (CPR):    0.423ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=1790, routed)        1.764     5.838    processor/PFC_inst/clk_IBUF_BUFG
    SLICE_X90Y77         FDCE                                         r  processor/PFC_inst/RETURNstatus_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y77         FDCE (Prop_fdce_C_Q)         0.518     6.356 r  processor/PFC_inst/RETURNstatus_reg/Q
                         net (fo=52, routed)          0.790     7.146    processor/PFC_inst/RETURNstatus_reg_n_0
    SLICE_X90Y77         LUT6 (Prop_lut6_I3_O)        0.124     7.270 r  processor/PFC_inst/programflowcontrol.programcounter[11]_i_46/O
                         net (fo=12, routed)          0.976     8.246    processor/PFC_inst/programflowcontrol.programcounter[11]_i_46_n_0
    SLICE_X95Y79         LUT6 (Prop_lut6_I5_O)        0.124     8.370 r  processor/PFC_inst/programflowcontrol.programcounter[9]_i_13/O
                         net (fo=1, routed)           0.809     9.179    processor/PFC_inst/programflowcontrol.programcounter[9]_i_13_n_0
    SLICE_X93Y77         LUT6 (Prop_lut6_I4_O)        0.124     9.303 r  processor/PFC_inst/programflowcontrol.programcounter[9]_i_6/O
                         net (fo=1, routed)           0.648     9.951    processor/PFC_inst/programflowcontrol.programcounter[9]_i_6_n_0
    SLICE_X93Y77         LUT5 (Prop_lut5_I4_O)        0.124    10.075 r  processor/PFC_inst/programflowcontrol.programcounter[9]_i_1/O
                         net (fo=1, routed)           0.000    10.075    processor/PFC_inst/programflowcontrol.programcounter[9]_i_1_n_0
    SLICE_X93Y77         FDCE                                         r  processor/PFC_inst/programflowcontrol.programcounter_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      4.000     4.000 f  
    H16                                               0.000     4.000 f  clk (IN)
                         net (fo=0)                   0.000     4.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     5.380 f  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293     7.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.764 f  clk_IBUF_BUFG_inst/O
                         net (fo=1790, routed)        1.592     9.356    processor/PFC_inst/clk_IBUF_BUFG
    SLICE_X93Y77         FDCE                                         r  processor/PFC_inst/programflowcontrol.programcounter_reg[9]/C  (IS_INVERTED)
                         clock pessimism              0.423     9.780    
                         clock uncertainty           -0.035     9.744    
    SLICE_X93Y77         FDCE (Setup_fdce_C_D)        0.034     9.778    processor/PFC_inst/programflowcontrol.programcounter_reg[9]
  -------------------------------------------------------------------
                         required time                          9.778    
                         arrival time                         -10.075    
  -------------------------------------------------------------------
                         slack                                 -0.297    

Slack (VIOLATED) :        -0.208ns  (required time - arrival time)
  Source:                 processor/PFC_inst/RETURNstatus_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            processor/PFC_inst/programflowcontrol.programcounter_reg[3]/D
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (sys_clk_pin fall@4.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.195ns  (logic 1.014ns (24.170%)  route 3.181ns (75.830%))
  Logic Levels:           4  (LUT5=1 LUT6=3)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.355ns = ( 9.355 - 4.000 ) 
    Source Clock Delay      (SCD):    5.838ns
    Clock Pessimism Removal (CPR):    0.423ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=1790, routed)        1.764     5.838    processor/PFC_inst/clk_IBUF_BUFG
    SLICE_X90Y77         FDCE                                         r  processor/PFC_inst/RETURNstatus_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y77         FDCE (Prop_fdce_C_Q)         0.518     6.356 r  processor/PFC_inst/RETURNstatus_reg/Q
                         net (fo=52, routed)          1.064     7.420    processor/PFC_inst/RETURNstatus_reg_n_0
    SLICE_X96Y81         LUT6 (Prop_lut6_I2_O)        0.124     7.544 r  processor/PFC_inst/programflowcontrol.programcounter[11]_i_45/O
                         net (fo=12, routed)          0.728     8.271    processor/PFC_inst/programflowcontrol.programcounter[11]_i_45_n_0
    SLICE_X96Y80         LUT6 (Prop_lut6_I2_O)        0.124     8.395 r  processor/PFC_inst/programflowcontrol.programcounter[3]_i_13/O
                         net (fo=1, routed)           1.225     9.620    processor/PFC_inst/programflowcontrol.programcounter[3]_i_13_n_0
    SLICE_X90Y72         LUT6 (Prop_lut6_I4_O)        0.124     9.744 r  processor/PFC_inst/programflowcontrol.programcounter[3]_i_6/O
                         net (fo=1, routed)           0.165     9.909    processor/PFC_inst/programflowcontrol.programcounter[3]_i_6_n_0
    SLICE_X90Y72         LUT5 (Prop_lut5_I4_O)        0.124    10.033 r  processor/PFC_inst/programflowcontrol.programcounter[3]_i_1/O
                         net (fo=1, routed)           0.000    10.033    processor/PFC_inst/programflowcontrol.programcounter[3]_i_1_n_0
    SLICE_X90Y72         FDCE                                         r  processor/PFC_inst/programflowcontrol.programcounter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      4.000     4.000 f  
    H16                                               0.000     4.000 f  clk (IN)
                         net (fo=0)                   0.000     4.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     5.380 f  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293     7.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.764 f  clk_IBUF_BUFG_inst/O
                         net (fo=1790, routed)        1.591     9.355    processor/PFC_inst/clk_IBUF_BUFG
    SLICE_X90Y72         FDCE                                         r  processor/PFC_inst/programflowcontrol.programcounter_reg[3]/C  (IS_INVERTED)
                         clock pessimism              0.423     9.779    
                         clock uncertainty           -0.035     9.743    
    SLICE_X90Y72         FDCE (Setup_fdce_C_D)        0.082     9.825    processor/PFC_inst/programflowcontrol.programcounter_reg[3]
  -------------------------------------------------------------------
                         required time                          9.825    
                         arrival time                         -10.033    
  -------------------------------------------------------------------
                         slack                                 -0.208    

Slack (VIOLATED) :        -0.195ns  (required time - arrival time)
  Source:                 processor/PFC_inst/CALLstatus_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            processor/PFC_inst/programflowcontrol.programcounter_reg[1]/D
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (sys_clk_pin fall@4.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.134ns  (logic 1.014ns (24.525%)  route 3.120ns (75.475%))
  Logic Levels:           4  (LUT5=1 LUT6=3)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.354ns = ( 9.354 - 4.000 ) 
    Source Clock Delay      (SCD):    5.838ns
    Clock Pessimism Removal (CPR):    0.423ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=1790, routed)        1.764     5.838    processor/PFC_inst/clk_IBUF_BUFG
    SLICE_X90Y77         FDCE                                         r  processor/PFC_inst/CALLstatus_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y77         FDCE (Prop_fdce_C_Q)         0.518     6.356 f  processor/PFC_inst/CALLstatus_reg/Q
                         net (fo=84, routed)          0.936     7.291    processor/PFC_inst/CALLstatus_reg_n_0
    SLICE_X95Y78         LUT6 (Prop_lut6_I3_O)        0.124     7.415 r  processor/PFC_inst/programflowcontrol.programcounter[11]_i_44/O
                         net (fo=12, routed)          0.772     8.187    processor/PFC_inst/programflowcontrol.programcounter[11]_i_44_n_0
    SLICE_X96Y79         LUT6 (Prop_lut6_I0_O)        0.124     8.311 r  processor/PFC_inst/programflowcontrol.programcounter[1]_i_13/O
                         net (fo=1, routed)           0.831     9.142    processor/PFC_inst/programflowcontrol.programcounter[1]_i_13_n_0
    SLICE_X93Y73         LUT6 (Prop_lut6_I4_O)        0.124     9.266 r  processor/PFC_inst/programflowcontrol.programcounter[1]_i_6/O
                         net (fo=1, routed)           0.582     9.848    processor/PFC_inst/programflowcontrol.programcounter[1]_i_6_n_0
    SLICE_X91Y73         LUT5 (Prop_lut5_I4_O)        0.124     9.972 r  processor/PFC_inst/programflowcontrol.programcounter[1]_i_1/O
                         net (fo=1, routed)           0.000     9.972    processor/PFC_inst/programflowcontrol.programcounter[1]_i_1_n_0
    SLICE_X91Y73         FDCE                                         r  processor/PFC_inst/programflowcontrol.programcounter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      4.000     4.000 f  
    H16                                               0.000     4.000 f  clk (IN)
                         net (fo=0)                   0.000     4.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     5.380 f  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293     7.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.764 f  clk_IBUF_BUFG_inst/O
                         net (fo=1790, routed)        1.590     9.354    processor/PFC_inst/clk_IBUF_BUFG
    SLICE_X91Y73         FDCE                                         r  processor/PFC_inst/programflowcontrol.programcounter_reg[1]/C  (IS_INVERTED)
                         clock pessimism              0.423     9.778    
                         clock uncertainty           -0.035     9.742    
    SLICE_X91Y73         FDCE (Setup_fdce_C_D)        0.035     9.777    processor/PFC_inst/programflowcontrol.programcounter_reg[1]
  -------------------------------------------------------------------
                         required time                          9.777    
                         arrival time                          -9.972    
  -------------------------------------------------------------------
                         slack                                 -0.195    

Slack (VIOLATED) :        -0.171ns  (required time - arrival time)
  Source:                 processor/PFC_inst/CALLstatus_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            processor/PFC_inst/programflowcontrol.programcounter_reg[10]/D
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (sys_clk_pin fall@4.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.115ns  (logic 1.014ns (24.639%)  route 3.101ns (75.361%))
  Logic Levels:           4  (LUT5=1 LUT6=3)
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.359ns = ( 9.359 - 4.000 ) 
    Source Clock Delay      (SCD):    5.838ns
    Clock Pessimism Removal (CPR):    0.423ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=1790, routed)        1.764     5.838    processor/PFC_inst/clk_IBUF_BUFG
    SLICE_X90Y77         FDCE                                         r  processor/PFC_inst/CALLstatus_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y77         FDCE (Prop_fdce_C_Q)         0.518     6.356 f  processor/PFC_inst/CALLstatus_reg/Q
                         net (fo=84, routed)          0.883     7.238    processor/PFC_inst/CALLstatus_reg_n_0
    SLICE_X93Y74         LUT6 (Prop_lut6_I3_O)        0.124     7.362 r  processor/PFC_inst/programflowcontrol.programcounter[0]_i_12/O
                         net (fo=12, routed)          0.871     8.234    processor/PFC_inst/programflowcontrol.programcounter[0]_i_12_n_0
    SLICE_X86Y79         LUT6 (Prop_lut6_I5_O)        0.124     8.358 r  processor/PFC_inst/programflowcontrol.programcounter[10]_i_8/O
                         net (fo=1, routed)           0.295     8.653    processor/PFC_inst/programflowcontrol.programcounter[10]_i_8_n_0
    SLICE_X87Y79         LUT5 (Prop_lut5_I4_O)        0.124     8.777 r  processor/PFC_inst/programflowcontrol.programcounter[10]_i_3_comp/O
                         net (fo=1, routed)           1.052     9.829    processor/PFC_inst/programflowcontrol.programcounter[10]_i_3_n_0
    SLICE_X93Y79         LUT6 (Prop_lut6_I4_O)        0.124     9.953 r  processor/PFC_inst/programflowcontrol.programcounter[10]_i_1_comp/O
                         net (fo=1, routed)           0.000     9.953    processor/PFC_inst/programflowcontrol.programcounter[10]_i_1_n_0
    SLICE_X93Y79         FDCE                                         r  processor/PFC_inst/programflowcontrol.programcounter_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      4.000     4.000 f  
    H16                                               0.000     4.000 f  clk (IN)
                         net (fo=0)                   0.000     4.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     5.380 f  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293     7.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.764 f  clk_IBUF_BUFG_inst/O
                         net (fo=1790, routed)        1.595     9.359    processor/PFC_inst/clk_IBUF_BUFG
    SLICE_X93Y79         FDCE                                         r  processor/PFC_inst/programflowcontrol.programcounter_reg[10]/C  (IS_INVERTED)
                         clock pessimism              0.423     9.783    
                         clock uncertainty           -0.035     9.747    
    SLICE_X93Y79         FDCE (Setup_fdce_C_D)        0.035     9.782    processor/PFC_inst/programflowcontrol.programcounter_reg[10]
  -------------------------------------------------------------------
                         required time                          9.782    
                         arrival time                          -9.953    
  -------------------------------------------------------------------
                         slack                                 -0.171    

Slack (VIOLATED) :        -0.150ns  (required time - arrival time)
  Source:                 processor/PFC_inst/RETURNstatus_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            processor/PFC_inst/programflowcontrol.programcounter_reg[11]/D
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (sys_clk_pin fall@4.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.130ns  (logic 1.014ns (24.551%)  route 3.116ns (75.449%))
  Logic Levels:           4  (LUT5=1 LUT6=3)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.358ns = ( 9.358 - 4.000 ) 
    Source Clock Delay      (SCD):    5.838ns
    Clock Pessimism Removal (CPR):    0.460ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=1790, routed)        1.764     5.838    processor/PFC_inst/clk_IBUF_BUFG
    SLICE_X90Y77         FDCE                                         r  processor/PFC_inst/RETURNstatus_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y77         FDCE (Prop_fdce_C_Q)         0.518     6.356 r  processor/PFC_inst/RETURNstatus_reg/Q
                         net (fo=52, routed)          0.830     7.186    processor/PFC_inst/RETURNstatus_reg_n_0
    SLICE_X91Y74         LUT6 (Prop_lut6_I2_O)        0.124     7.310 r  processor/PFC_inst/programflowcontrol.programcounter[11]_i_29/O
                         net (fo=12, routed)          1.164     8.474    processor/PFC_inst/programflowcontrol.programcounter[11]_i_29_n_0
    SLICE_X86Y78         LUT6 (Prop_lut6_I2_O)        0.124     8.598 r  processor/PFC_inst/programflowcontrol.programcounter[11]_i_11/O
                         net (fo=1, routed)           0.495     9.093    processor/PFC_inst/programflowcontrol.programcounter[11]_i_11_n_0
    SLICE_X87Y78         LUT6 (Prop_lut6_I1_O)        0.124     9.217 r  processor/PFC_inst/programflowcontrol.programcounter[11]_i_3/O
                         net (fo=1, routed)           0.626     9.844    processor/PFC_inst/programflowcontrol.programcounter[11]_i_3_n_0
    SLICE_X91Y79         LUT5 (Prop_lut5_I1_O)        0.124     9.968 r  processor/PFC_inst/programflowcontrol.programcounter[11]_i_1/O
                         net (fo=1, routed)           0.000     9.968    processor/PFC_inst/programflowcontrol.programcounter[11]_i_1_n_0
    SLICE_X91Y79         FDCE                                         r  processor/PFC_inst/programflowcontrol.programcounter_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      4.000     4.000 f  
    H16                                               0.000     4.000 f  clk (IN)
                         net (fo=0)                   0.000     4.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     5.380 f  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293     7.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.764 f  clk_IBUF_BUFG_inst/O
                         net (fo=1790, routed)        1.594     9.358    processor/PFC_inst/clk_IBUF_BUFG
    SLICE_X91Y79         FDCE                                         r  processor/PFC_inst/programflowcontrol.programcounter_reg[11]/C  (IS_INVERTED)
                         clock pessimism              0.460     9.819    
                         clock uncertainty           -0.035     9.783    
    SLICE_X91Y79         FDCE (Setup_fdce_C_D)        0.034     9.817    processor/PFC_inst/programflowcontrol.programcounter_reg[11]
  -------------------------------------------------------------------
                         required time                          9.817    
                         arrival time                          -9.968    
  -------------------------------------------------------------------
                         slack                                 -0.150    

Slack (VIOLATED) :        -0.126ns  (required time - arrival time)
  Source:                 processor/PFC_inst/Sel_Addr_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            processor/DataMemory_inst/DataMemOut_reg[3]/D
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (sys_clk_pin fall@4.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.003ns  (logic 1.368ns (34.170%)  route 2.635ns (65.830%))
  Logic Levels:           5  (LUT3=1 LUT6=2 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.475ns = ( 9.475 - 4.000 ) 
    Source Clock Delay      (SCD):    6.035ns
    Clock Pessimism Removal (CPR):    0.441ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=1790, routed)        1.961     6.035    processor/PFC_inst/clk_IBUF_BUFG
    SLICE_X93Y121        FDCE                                         r  processor/PFC_inst/Sel_Addr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y121        FDCE (Prop_fdce_C_Q)         0.456     6.491 r  processor/PFC_inst/Sel_Addr_reg/Q
                         net (fo=33, routed)          0.622     7.112    processor/RegisterBlock_inst/Sel_Addr
    SLICE_X94Y120        LUT3 (Prop_lut3_I1_O)        0.124     7.236 r  processor/RegisterBlock_inst/Tarolo[0][15]_i_2/O
                         net (fo=76, routed)          0.949     8.186    processor/DataMemory_inst/DataMemOut[0]_i_4_0
    SLICE_X94Y116        LUT6 (Prop_lut6_I4_O)        0.124     8.310 f  processor/DataMemory_inst/DataMemOut[3]_i_15/O
                         net (fo=1, routed)           0.000     8.310    processor/DataMemory_inst/DataMemOut[3]_i_15_n_0
    SLICE_X94Y116        MUXF7 (Prop_muxf7_I1_O)      0.247     8.557 f  processor/DataMemory_inst/DataMemOut_reg[3]_i_6/O
                         net (fo=1, routed)           0.000     8.557    processor/DataMemory_inst/DataMemOut_reg[3]_i_6_n_0
    SLICE_X94Y116        MUXF8 (Prop_muxf8_I0_O)      0.098     8.655 f  processor/DataMemory_inst/DataMemOut_reg[3]_i_2/O
                         net (fo=1, routed)           1.064     9.719    processor/DataMemory_inst/DataMemOut_reg[3]_i_2_n_0
    SLICE_X87Y118        LUT6 (Prop_lut6_I0_O)        0.319    10.038 r  processor/DataMemory_inst/DataMemOut[3]_i_1/O
                         net (fo=1, routed)           0.000    10.038    processor/DataMemory_inst/Tarolo[0]_139[3]
    SLICE_X87Y118        FDRE                                         r  processor/DataMemory_inst/DataMemOut_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      4.000     4.000 f  
    H16                                               0.000     4.000 f  clk (IN)
                         net (fo=0)                   0.000     4.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     5.380 f  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293     7.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.764 f  clk_IBUF_BUFG_inst/O
                         net (fo=1790, routed)        1.710     9.475    processor/DataMemory_inst/clk_IBUF_BUFG
    SLICE_X87Y118        FDRE                                         r  processor/DataMemory_inst/DataMemOut_reg[3]/C  (IS_INVERTED)
                         clock pessimism              0.441     9.916    
                         clock uncertainty           -0.035     9.880    
    SLICE_X87Y118        FDRE (Setup_fdre_C_D)        0.032     9.912    processor/DataMemory_inst/DataMemOut_reg[3]
  -------------------------------------------------------------------
                         required time                          9.912    
                         arrival time                         -10.038    
  -------------------------------------------------------------------
                         slack                                 -0.126    

Slack (VIOLATED) :        -0.087ns  (required time - arrival time)
  Source:                 processor/PFC_inst/Sel_Addr_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            processor/DataMemory_inst/Tarolo_reg[42][14]/CE
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (sys_clk_pin fall@4.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.527ns  (logic 0.822ns (23.303%)  route 2.705ns (76.697%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.120ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.474ns = ( 9.474 - 4.000 ) 
    Source Clock Delay      (SCD):    6.035ns
    Clock Pessimism Removal (CPR):    0.441ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=1790, routed)        1.961     6.035    processor/PFC_inst/clk_IBUF_BUFG
    SLICE_X93Y121        FDCE                                         r  processor/PFC_inst/Sel_Addr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y121        FDCE (Prop_fdce_C_Q)         0.456     6.491 r  processor/PFC_inst/Sel_Addr_reg/Q
                         net (fo=33, routed)          0.525     7.015    processor/RegisterBlock_inst/Sel_Addr
    SLICE_X92Y122        LUT3 (Prop_lut3_I1_O)        0.124     7.139 f  processor/RegisterBlock_inst/Tarolo[19][15]_i_4/O
                         net (fo=109, routed)         0.839     7.978    processor/PFC_inst/Tarolo_reg[43][15]
    SLICE_X93Y122        LUT6 (Prop_lut6_I5_O)        0.124     8.102 r  processor/PFC_inst/Tarolo[32][15]_i_2/O
                         net (fo=6, routed)           0.601     8.703    processor/RegisterBlock_inst/Tarolo_reg[43][15]
    SLICE_X93Y120        LUT5 (Prop_lut5_I0_O)        0.118     8.821 r  processor/RegisterBlock_inst/Tarolo[42][15]_i_1/O
                         net (fo=16, routed)          0.741     9.562    processor/DataMemory_inst/Tarolo_reg[42][15]_0[0]
    SLICE_X88Y119        FDRE                                         r  processor/DataMemory_inst/Tarolo_reg[42][14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      4.000     4.000 f  
    H16                                               0.000     4.000 f  clk (IN)
                         net (fo=0)                   0.000     4.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     5.380 f  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293     7.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.764 f  clk_IBUF_BUFG_inst/O
                         net (fo=1790, routed)        1.709     9.474    processor/DataMemory_inst/clk_IBUF_BUFG
    SLICE_X88Y119        FDRE                                         r  processor/DataMemory_inst/Tarolo_reg[42][14]/C  (IS_INVERTED)
                         clock pessimism              0.441     9.915    
                         clock uncertainty           -0.035     9.879    
    SLICE_X88Y119        FDRE (Setup_fdre_C_CE)      -0.404     9.475    processor/DataMemory_inst/Tarolo_reg[42][14]
  -------------------------------------------------------------------
                         required time                          9.475    
                         arrival time                          -9.562    
  -------------------------------------------------------------------
                         slack                                 -0.087    

Slack (VIOLATED) :        -0.087ns  (required time - arrival time)
  Source:                 processor/PFC_inst/Sel_Addr_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            processor/DataMemory_inst/Tarolo_reg[42][15]/CE
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (sys_clk_pin fall@4.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.527ns  (logic 0.822ns (23.303%)  route 2.705ns (76.697%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.120ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.474ns = ( 9.474 - 4.000 ) 
    Source Clock Delay      (SCD):    6.035ns
    Clock Pessimism Removal (CPR):    0.441ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=1790, routed)        1.961     6.035    processor/PFC_inst/clk_IBUF_BUFG
    SLICE_X93Y121        FDCE                                         r  processor/PFC_inst/Sel_Addr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y121        FDCE (Prop_fdce_C_Q)         0.456     6.491 r  processor/PFC_inst/Sel_Addr_reg/Q
                         net (fo=33, routed)          0.525     7.015    processor/RegisterBlock_inst/Sel_Addr
    SLICE_X92Y122        LUT3 (Prop_lut3_I1_O)        0.124     7.139 f  processor/RegisterBlock_inst/Tarolo[19][15]_i_4/O
                         net (fo=109, routed)         0.839     7.978    processor/PFC_inst/Tarolo_reg[43][15]
    SLICE_X93Y122        LUT6 (Prop_lut6_I5_O)        0.124     8.102 r  processor/PFC_inst/Tarolo[32][15]_i_2/O
                         net (fo=6, routed)           0.601     8.703    processor/RegisterBlock_inst/Tarolo_reg[43][15]
    SLICE_X93Y120        LUT5 (Prop_lut5_I0_O)        0.118     8.821 r  processor/RegisterBlock_inst/Tarolo[42][15]_i_1/O
                         net (fo=16, routed)          0.741     9.562    processor/DataMemory_inst/Tarolo_reg[42][15]_0[0]
    SLICE_X88Y119        FDRE                                         r  processor/DataMemory_inst/Tarolo_reg[42][15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      4.000     4.000 f  
    H16                                               0.000     4.000 f  clk (IN)
                         net (fo=0)                   0.000     4.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     5.380 f  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293     7.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.764 f  clk_IBUF_BUFG_inst/O
                         net (fo=1790, routed)        1.709     9.474    processor/DataMemory_inst/clk_IBUF_BUFG
    SLICE_X88Y119        FDRE                                         r  processor/DataMemory_inst/Tarolo_reg[42][15]/C  (IS_INVERTED)
                         clock pessimism              0.441     9.915    
                         clock uncertainty           -0.035     9.879    
    SLICE_X88Y119        FDRE (Setup_fdre_C_CE)      -0.404     9.475    processor/DataMemory_inst/Tarolo_reg[42][15]
  -------------------------------------------------------------------
                         required time                          9.475    
                         arrival time                          -9.562    
  -------------------------------------------------------------------
                         slack                                 -0.087    

Slack (VIOLATED) :        -0.087ns  (required time - arrival time)
  Source:                 processor/PFC_inst/Sel_Addr_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            processor/DataMemory_inst/Tarolo_reg[42][1]/CE
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (sys_clk_pin fall@4.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.527ns  (logic 0.822ns (23.303%)  route 2.705ns (76.697%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.120ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.474ns = ( 9.474 - 4.000 ) 
    Source Clock Delay      (SCD):    6.035ns
    Clock Pessimism Removal (CPR):    0.441ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=1790, routed)        1.961     6.035    processor/PFC_inst/clk_IBUF_BUFG
    SLICE_X93Y121        FDCE                                         r  processor/PFC_inst/Sel_Addr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y121        FDCE (Prop_fdce_C_Q)         0.456     6.491 r  processor/PFC_inst/Sel_Addr_reg/Q
                         net (fo=33, routed)          0.525     7.015    processor/RegisterBlock_inst/Sel_Addr
    SLICE_X92Y122        LUT3 (Prop_lut3_I1_O)        0.124     7.139 f  processor/RegisterBlock_inst/Tarolo[19][15]_i_4/O
                         net (fo=109, routed)         0.839     7.978    processor/PFC_inst/Tarolo_reg[43][15]
    SLICE_X93Y122        LUT6 (Prop_lut6_I5_O)        0.124     8.102 r  processor/PFC_inst/Tarolo[32][15]_i_2/O
                         net (fo=6, routed)           0.601     8.703    processor/RegisterBlock_inst/Tarolo_reg[43][15]
    SLICE_X93Y120        LUT5 (Prop_lut5_I0_O)        0.118     8.821 r  processor/RegisterBlock_inst/Tarolo[42][15]_i_1/O
                         net (fo=16, routed)          0.741     9.562    processor/DataMemory_inst/Tarolo_reg[42][15]_0[0]
    SLICE_X88Y119        FDRE                                         r  processor/DataMemory_inst/Tarolo_reg[42][1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      4.000     4.000 f  
    H16                                               0.000     4.000 f  clk (IN)
                         net (fo=0)                   0.000     4.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     5.380 f  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293     7.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.764 f  clk_IBUF_BUFG_inst/O
                         net (fo=1790, routed)        1.709     9.474    processor/DataMemory_inst/clk_IBUF_BUFG
    SLICE_X88Y119        FDRE                                         r  processor/DataMemory_inst/Tarolo_reg[42][1]/C  (IS_INVERTED)
                         clock pessimism              0.441     9.915    
                         clock uncertainty           -0.035     9.879    
    SLICE_X88Y119        FDRE (Setup_fdre_C_CE)      -0.404     9.475    processor/DataMemory_inst/Tarolo_reg[42][1]
  -------------------------------------------------------------------
                         required time                          9.475    
                         arrival time                          -9.562    
  -------------------------------------------------------------------
                         slack                                 -0.087    

Slack (VIOLATED) :        -0.087ns  (required time - arrival time)
  Source:                 processor/PFC_inst/Sel_Addr_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            processor/DataMemory_inst/Tarolo_reg[42][2]/CE
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (sys_clk_pin fall@4.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.527ns  (logic 0.822ns (23.303%)  route 2.705ns (76.697%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.120ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.474ns = ( 9.474 - 4.000 ) 
    Source Clock Delay      (SCD):    6.035ns
    Clock Pessimism Removal (CPR):    0.441ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=1790, routed)        1.961     6.035    processor/PFC_inst/clk_IBUF_BUFG
    SLICE_X93Y121        FDCE                                         r  processor/PFC_inst/Sel_Addr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y121        FDCE (Prop_fdce_C_Q)         0.456     6.491 r  processor/PFC_inst/Sel_Addr_reg/Q
                         net (fo=33, routed)          0.525     7.015    processor/RegisterBlock_inst/Sel_Addr
    SLICE_X92Y122        LUT3 (Prop_lut3_I1_O)        0.124     7.139 f  processor/RegisterBlock_inst/Tarolo[19][15]_i_4/O
                         net (fo=109, routed)         0.839     7.978    processor/PFC_inst/Tarolo_reg[43][15]
    SLICE_X93Y122        LUT6 (Prop_lut6_I5_O)        0.124     8.102 r  processor/PFC_inst/Tarolo[32][15]_i_2/O
                         net (fo=6, routed)           0.601     8.703    processor/RegisterBlock_inst/Tarolo_reg[43][15]
    SLICE_X93Y120        LUT5 (Prop_lut5_I0_O)        0.118     8.821 r  processor/RegisterBlock_inst/Tarolo[42][15]_i_1/O
                         net (fo=16, routed)          0.741     9.562    processor/DataMemory_inst/Tarolo_reg[42][15]_0[0]
    SLICE_X88Y119        FDRE                                         r  processor/DataMemory_inst/Tarolo_reg[42][2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      4.000     4.000 f  
    H16                                               0.000     4.000 f  clk (IN)
                         net (fo=0)                   0.000     4.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     5.380 f  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293     7.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.764 f  clk_IBUF_BUFG_inst/O
                         net (fo=1790, routed)        1.709     9.474    processor/DataMemory_inst/clk_IBUF_BUFG
    SLICE_X88Y119        FDRE                                         r  processor/DataMemory_inst/Tarolo_reg[42][2]/C  (IS_INVERTED)
                         clock pessimism              0.441     9.915    
                         clock uncertainty           -0.035     9.879    
    SLICE_X88Y119        FDRE (Setup_fdre_C_CE)      -0.404     9.475    processor/DataMemory_inst/Tarolo_reg[42][2]
  -------------------------------------------------------------------
                         required time                          9.475    
                         arrival time                          -9.562    
  -------------------------------------------------------------------
                         slack                                 -0.087    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.213ns  (arrival time - required time)
  Source:                 processor/PFC_inst/programflowcontrol.stackmem_reg[19][2]/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            processor/PFC_inst/programflowcontrol.stackmem_reg[19][2]/D
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@4.000ns - sys_clk_pin fall@4.000ns)
  Data Path Delay:        0.338ns  (logic 0.212ns (62.748%)  route 0.126ns (37.252%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.206ns = ( 6.206 - 4.000 ) 
    Source Clock Delay      (SCD):    1.683ns = ( 5.683 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.523ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      4.000     4.000 f  
    H16                                               0.000     4.000 f  clk (IN)
                         net (fo=0)                   0.000     4.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     4.219 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     5.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     5.086 f  clk_IBUF_BUFG_inst/O
                         net (fo=1790, routed)        0.597     5.683    processor/PFC_inst/clk_IBUF_BUFG
    SLICE_X96Y77         FDCE                                         r  processor/PFC_inst/programflowcontrol.stackmem_reg[19][2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y77         FDCE (Prop_fdce_C_Q)         0.167     5.850 r  processor/PFC_inst/programflowcontrol.stackmem_reg[19][2]/Q
                         net (fo=2, routed)           0.126     5.976    processor/PFC_inst/programflowcontrol.stackmem_reg[19]_104[2]
    SLICE_X96Y77         LUT5 (Prop_lut5_I0_O)        0.045     6.021 r  processor/PFC_inst/programflowcontrol.stackmem[19][2]_i_1/O
                         net (fo=1, routed)           0.000     6.021    processor/PFC_inst/data12[2]
    SLICE_X96Y77         FDCE                                         r  processor/PFC_inst/programflowcontrol.stackmem_reg[19][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      4.000     4.000 f  
    H16                                               0.000     4.000 f  clk (IN)
                         net (fo=0)                   0.000     4.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     4.406 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     5.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     5.342 f  clk_IBUF_BUFG_inst/O
                         net (fo=1790, routed)        0.864     6.206    processor/PFC_inst/clk_IBUF_BUFG
    SLICE_X96Y77         FDCE                                         r  processor/PFC_inst/programflowcontrol.stackmem_reg[19][2]/C  (IS_INVERTED)
                         clock pessimism             -0.523     5.683    
    SLICE_X96Y77         FDCE (Hold_fdce_C_D)         0.125     5.808    processor/PFC_inst/programflowcontrol.stackmem_reg[19][2]
  -------------------------------------------------------------------
                         required time                         -5.808    
                         arrival time                           6.021    
  -------------------------------------------------------------------
                         slack                                  0.213    

Slack (MET) :             0.213ns  (arrival time - required time)
  Source:                 processor/PFC_inst/programflowcontrol.stackmem_reg[8][3]/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            processor/PFC_inst/programflowcontrol.stackmem_reg[8][3]/D
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@4.000ns - sys_clk_pin fall@4.000ns)
  Data Path Delay:        0.338ns  (logic 0.212ns (62.748%)  route 0.126ns (37.252%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.206ns = ( 6.206 - 4.000 ) 
    Source Clock Delay      (SCD):    1.682ns = ( 5.682 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.524ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      4.000     4.000 f  
    H16                                               0.000     4.000 f  clk (IN)
                         net (fo=0)                   0.000     4.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     4.219 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     5.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     5.086 f  clk_IBUF_BUFG_inst/O
                         net (fo=1790, routed)        0.596     5.682    processor/PFC_inst/clk_IBUF_BUFG
    SLICE_X90Y71         FDCE                                         r  processor/PFC_inst/programflowcontrol.stackmem_reg[8][3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y71         FDCE (Prop_fdce_C_Q)         0.167     5.849 r  processor/PFC_inst/programflowcontrol.stackmem_reg[8][3]/Q
                         net (fo=2, routed)           0.126     5.975    processor/PFC_inst/programflowcontrol.stackmem_reg[8]_115[3]
    SLICE_X90Y71         LUT5 (Prop_lut5_I0_O)        0.045     6.020 r  processor/PFC_inst/programflowcontrol.stackmem[8][3]_i_1/O
                         net (fo=1, routed)           0.000     6.020    processor/PFC_inst/data23[3]
    SLICE_X90Y71         FDCE                                         r  processor/PFC_inst/programflowcontrol.stackmem_reg[8][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      4.000     4.000 f  
    H16                                               0.000     4.000 f  clk (IN)
                         net (fo=0)                   0.000     4.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     4.406 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     5.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     5.342 f  clk_IBUF_BUFG_inst/O
                         net (fo=1790, routed)        0.864     6.206    processor/PFC_inst/clk_IBUF_BUFG
    SLICE_X90Y71         FDCE                                         r  processor/PFC_inst/programflowcontrol.stackmem_reg[8][3]/C  (IS_INVERTED)
                         clock pessimism             -0.524     5.682    
    SLICE_X90Y71         FDCE (Hold_fdce_C_D)         0.125     5.807    processor/PFC_inst/programflowcontrol.stackmem_reg[8][3]
  -------------------------------------------------------------------
                         required time                         -5.807    
                         arrival time                           6.020    
  -------------------------------------------------------------------
                         slack                                  0.213    

Slack (MET) :             0.214ns  (arrival time - required time)
  Source:                 processor/PFC_inst/programflowcontrol.stackmem_reg[1][8]/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            processor/PFC_inst/programflowcontrol.stackmem_reg[1][8]/D
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@4.000ns - sys_clk_pin fall@4.000ns)
  Data Path Delay:        0.313ns  (logic 0.191ns (61.091%)  route 0.122ns (38.909%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.178ns = ( 6.178 - 4.000 ) 
    Source Clock Delay      (SCD):    1.656ns = ( 5.656 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.522ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      4.000     4.000 f  
    H16                                               0.000     4.000 f  clk (IN)
                         net (fo=0)                   0.000     4.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     4.219 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     5.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     5.086 f  clk_IBUF_BUFG_inst/O
                         net (fo=1790, routed)        0.570     5.656    processor/PFC_inst/clk_IBUF_BUFG
    SLICE_X85Y75         FDCE                                         r  processor/PFC_inst/programflowcontrol.stackmem_reg[1][8]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y75         FDCE (Prop_fdce_C_Q)         0.146     5.802 r  processor/PFC_inst/programflowcontrol.stackmem_reg[1][8]/Q
                         net (fo=2, routed)           0.122     5.924    processor/PFC_inst/programflowcontrol.stackmem_reg[1]_122[8]
    SLICE_X85Y75         LUT5 (Prop_lut5_I0_O)        0.045     5.969 r  processor/PFC_inst/programflowcontrol.stackmem[1][8]_i_1/O
                         net (fo=1, routed)           0.000     5.969    processor/PFC_inst/data30[8]
    SLICE_X85Y75         FDCE                                         r  processor/PFC_inst/programflowcontrol.stackmem_reg[1][8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      4.000     4.000 f  
    H16                                               0.000     4.000 f  clk (IN)
                         net (fo=0)                   0.000     4.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     4.406 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     5.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     5.342 f  clk_IBUF_BUFG_inst/O
                         net (fo=1790, routed)        0.836     6.178    processor/PFC_inst/clk_IBUF_BUFG
    SLICE_X85Y75         FDCE                                         r  processor/PFC_inst/programflowcontrol.stackmem_reg[1][8]/C  (IS_INVERTED)
                         clock pessimism             -0.522     5.656    
    SLICE_X85Y75         FDCE (Hold_fdce_C_D)         0.099     5.755    processor/PFC_inst/programflowcontrol.stackmem_reg[1][8]
  -------------------------------------------------------------------
                         required time                         -5.755    
                         arrival time                           5.969    
  -------------------------------------------------------------------
                         slack                                  0.214    

Slack (MET) :             0.214ns  (arrival time - required time)
  Source:                 processor/PFC_inst/programflowcontrol.stackmem_reg[13][3]/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            processor/PFC_inst/programflowcontrol.stackmem_reg[13][3]/D
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@4.000ns - sys_clk_pin fall@4.000ns)
  Data Path Delay:        0.313ns  (logic 0.191ns (61.049%)  route 0.122ns (38.951%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.205ns = ( 6.205 - 4.000 ) 
    Source Clock Delay      (SCD):    1.682ns = ( 5.682 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.523ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      4.000     4.000 f  
    H16                                               0.000     4.000 f  clk (IN)
                         net (fo=0)                   0.000     4.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     4.219 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     5.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     5.086 f  clk_IBUF_BUFG_inst/O
                         net (fo=1790, routed)        0.596     5.682    processor/PFC_inst/clk_IBUF_BUFG
    SLICE_X93Y72         FDCE                                         r  processor/PFC_inst/programflowcontrol.stackmem_reg[13][3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y72         FDCE (Prop_fdce_C_Q)         0.146     5.828 r  processor/PFC_inst/programflowcontrol.stackmem_reg[13][3]/Q
                         net (fo=2, routed)           0.122     5.950    processor/PFC_inst/programflowcontrol.stackmem_reg[13]_110[3]
    SLICE_X93Y72         LUT5 (Prop_lut5_I0_O)        0.045     5.995 r  processor/PFC_inst/programflowcontrol.stackmem[13][3]_i_1/O
                         net (fo=1, routed)           0.000     5.995    processor/PFC_inst/data18[3]
    SLICE_X93Y72         FDCE                                         r  processor/PFC_inst/programflowcontrol.stackmem_reg[13][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      4.000     4.000 f  
    H16                                               0.000     4.000 f  clk (IN)
                         net (fo=0)                   0.000     4.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     4.406 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     5.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     5.342 f  clk_IBUF_BUFG_inst/O
                         net (fo=1790, routed)        0.863     6.205    processor/PFC_inst/clk_IBUF_BUFG
    SLICE_X93Y72         FDCE                                         r  processor/PFC_inst/programflowcontrol.stackmem_reg[13][3]/C  (IS_INVERTED)
                         clock pessimism             -0.523     5.682    
    SLICE_X93Y72         FDCE (Hold_fdce_C_D)         0.099     5.781    processor/PFC_inst/programflowcontrol.stackmem_reg[13][3]
  -------------------------------------------------------------------
                         required time                         -5.781    
                         arrival time                           5.995    
  -------------------------------------------------------------------
                         slack                                  0.214    

Slack (MET) :             0.214ns  (arrival time - required time)
  Source:                 processor/PFC_inst/programflowcontrol.stackmem_reg[25][9]/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            processor/PFC_inst/programflowcontrol.stackmem_reg[25][9]/D
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@4.000ns - sys_clk_pin fall@4.000ns)
  Data Path Delay:        0.313ns  (logic 0.191ns (61.049%)  route 0.122ns (38.951%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.208ns = ( 6.208 - 4.000 ) 
    Source Clock Delay      (SCD):    1.684ns = ( 5.684 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.524ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      4.000     4.000 f  
    H16                                               0.000     4.000 f  clk (IN)
                         net (fo=0)                   0.000     4.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     4.219 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     5.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     5.086 f  clk_IBUF_BUFG_inst/O
                         net (fo=1790, routed)        0.598     5.684    processor/PFC_inst/clk_IBUF_BUFG
    SLICE_X95Y79         FDCE                                         r  processor/PFC_inst/programflowcontrol.stackmem_reg[25][9]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y79         FDCE (Prop_fdce_C_Q)         0.146     5.830 r  processor/PFC_inst/programflowcontrol.stackmem_reg[25][9]/Q
                         net (fo=2, routed)           0.122     5.952    processor/PFC_inst/programflowcontrol.stackmem_reg[25]_98[9]
    SLICE_X95Y79         LUT5 (Prop_lut5_I0_O)        0.045     5.997 r  processor/PFC_inst/programflowcontrol.stackmem[25][9]_i_1/O
                         net (fo=1, routed)           0.000     5.997    processor/PFC_inst/data6[9]
    SLICE_X95Y79         FDCE                                         r  processor/PFC_inst/programflowcontrol.stackmem_reg[25][9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      4.000     4.000 f  
    H16                                               0.000     4.000 f  clk (IN)
                         net (fo=0)                   0.000     4.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     4.406 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     5.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     5.342 f  clk_IBUF_BUFG_inst/O
                         net (fo=1790, routed)        0.866     6.208    processor/PFC_inst/clk_IBUF_BUFG
    SLICE_X95Y79         FDCE                                         r  processor/PFC_inst/programflowcontrol.stackmem_reg[25][9]/C  (IS_INVERTED)
                         clock pessimism             -0.524     5.684    
    SLICE_X95Y79         FDCE (Hold_fdce_C_D)         0.099     5.783    processor/PFC_inst/programflowcontrol.stackmem_reg[25][9]
  -------------------------------------------------------------------
                         required time                         -5.783    
                         arrival time                           5.997    
  -------------------------------------------------------------------
                         slack                                  0.214    

Slack (MET) :             0.214ns  (arrival time - required time)
  Source:                 processor/PFC_inst/programflowcontrol.stackmem_reg[26][7]/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            processor/PFC_inst/programflowcontrol.stackmem_reg[26][7]/D
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@4.000ns - sys_clk_pin fall@4.000ns)
  Data Path Delay:        0.313ns  (logic 0.191ns (61.049%)  route 0.122ns (38.951%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.208ns = ( 6.208 - 4.000 ) 
    Source Clock Delay      (SCD):    1.684ns = ( 5.684 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.524ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      4.000     4.000 f  
    H16                                               0.000     4.000 f  clk (IN)
                         net (fo=0)                   0.000     4.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     4.219 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     5.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     5.086 f  clk_IBUF_BUFG_inst/O
                         net (fo=1790, routed)        0.598     5.684    processor/PFC_inst/clk_IBUF_BUFG
    SLICE_X97Y79         FDCE                                         r  processor/PFC_inst/programflowcontrol.stackmem_reg[26][7]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y79         FDCE (Prop_fdce_C_Q)         0.146     5.830 r  processor/PFC_inst/programflowcontrol.stackmem_reg[26][7]/Q
                         net (fo=2, routed)           0.122     5.952    processor/PFC_inst/programflowcontrol.stackmem_reg[26]_97[7]
    SLICE_X97Y79         LUT5 (Prop_lut5_I0_O)        0.045     5.997 r  processor/PFC_inst/programflowcontrol.stackmem[26][7]_i_1/O
                         net (fo=1, routed)           0.000     5.997    processor/PFC_inst/data5[7]
    SLICE_X97Y79         FDCE                                         r  processor/PFC_inst/programflowcontrol.stackmem_reg[26][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      4.000     4.000 f  
    H16                                               0.000     4.000 f  clk (IN)
                         net (fo=0)                   0.000     4.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     4.406 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     5.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     5.342 f  clk_IBUF_BUFG_inst/O
                         net (fo=1790, routed)        0.866     6.208    processor/PFC_inst/clk_IBUF_BUFG
    SLICE_X97Y79         FDCE                                         r  processor/PFC_inst/programflowcontrol.stackmem_reg[26][7]/C  (IS_INVERTED)
                         clock pessimism             -0.524     5.684    
    SLICE_X97Y79         FDCE (Hold_fdce_C_D)         0.099     5.783    processor/PFC_inst/programflowcontrol.stackmem_reg[26][7]
  -------------------------------------------------------------------
                         required time                         -5.783    
                         arrival time                           5.997    
  -------------------------------------------------------------------
                         slack                                  0.214    

Slack (MET) :             0.214ns  (arrival time - required time)
  Source:                 processor/PFC_inst/programflowcontrol.stackmem_reg[29][5]/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            processor/PFC_inst/programflowcontrol.stackmem_reg[29][5]/D
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@4.000ns - sys_clk_pin fall@4.000ns)
  Data Path Delay:        0.313ns  (logic 0.191ns (61.049%)  route 0.122ns (38.951%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.185ns = ( 6.185 - 4.000 ) 
    Source Clock Delay      (SCD):    1.661ns = ( 5.661 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.524ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      4.000     4.000 f  
    H16                                               0.000     4.000 f  clk (IN)
                         net (fo=0)                   0.000     4.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     4.219 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     5.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     5.086 f  clk_IBUF_BUFG_inst/O
                         net (fo=1790, routed)        0.575     5.661    processor/PFC_inst/clk_IBUF_BUFG
    SLICE_X89Y80         FDCE                                         r  processor/PFC_inst/programflowcontrol.stackmem_reg[29][5]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y80         FDCE (Prop_fdce_C_Q)         0.146     5.807 r  processor/PFC_inst/programflowcontrol.stackmem_reg[29][5]/Q
                         net (fo=2, routed)           0.122     5.929    processor/PFC_inst/programflowcontrol.stackmem_reg[29]_94[5]
    SLICE_X89Y80         LUT5 (Prop_lut5_I0_O)        0.045     5.974 r  processor/PFC_inst/programflowcontrol.stackmem[29][5]_i_1/O
                         net (fo=1, routed)           0.000     5.974    processor/PFC_inst/data2[5]
    SLICE_X89Y80         FDCE                                         r  processor/PFC_inst/programflowcontrol.stackmem_reg[29][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      4.000     4.000 f  
    H16                                               0.000     4.000 f  clk (IN)
                         net (fo=0)                   0.000     4.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     4.406 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     5.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     5.342 f  clk_IBUF_BUFG_inst/O
                         net (fo=1790, routed)        0.843     6.185    processor/PFC_inst/clk_IBUF_BUFG
    SLICE_X89Y80         FDCE                                         r  processor/PFC_inst/programflowcontrol.stackmem_reg[29][5]/C  (IS_INVERTED)
                         clock pessimism             -0.524     5.661    
    SLICE_X89Y80         FDCE (Hold_fdce_C_D)         0.099     5.760    processor/PFC_inst/programflowcontrol.stackmem_reg[29][5]
  -------------------------------------------------------------------
                         required time                         -5.760    
                         arrival time                           5.974    
  -------------------------------------------------------------------
                         slack                                  0.214    

Slack (MET) :             0.214ns  (arrival time - required time)
  Source:                 processor/PFC_inst/programflowcontrol.stackmem_reg[2][2]/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            processor/PFC_inst/programflowcontrol.stackmem_reg[2][2]/D
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@4.000ns - sys_clk_pin fall@4.000ns)
  Data Path Delay:        0.313ns  (logic 0.191ns (61.049%)  route 0.122ns (38.951%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.180ns = ( 6.180 - 4.000 ) 
    Source Clock Delay      (SCD):    1.657ns = ( 5.657 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.523ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      4.000     4.000 f  
    H16                                               0.000     4.000 f  clk (IN)
                         net (fo=0)                   0.000     4.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     4.219 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     5.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     5.086 f  clk_IBUF_BUFG_inst/O
                         net (fo=1790, routed)        0.571     5.657    processor/PFC_inst/clk_IBUF_BUFG
    SLICE_X89Y73         FDCE                                         r  processor/PFC_inst/programflowcontrol.stackmem_reg[2][2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y73         FDCE (Prop_fdce_C_Q)         0.146     5.803 r  processor/PFC_inst/programflowcontrol.stackmem_reg[2][2]/Q
                         net (fo=2, routed)           0.122     5.925    processor/PFC_inst/programflowcontrol.stackmem_reg[2]_121[2]
    SLICE_X89Y73         LUT5 (Prop_lut5_I0_O)        0.045     5.970 r  processor/PFC_inst/programflowcontrol.stackmem[2][2]_i_1/O
                         net (fo=1, routed)           0.000     5.970    processor/PFC_inst/data29[2]
    SLICE_X89Y73         FDCE                                         r  processor/PFC_inst/programflowcontrol.stackmem_reg[2][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      4.000     4.000 f  
    H16                                               0.000     4.000 f  clk (IN)
                         net (fo=0)                   0.000     4.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     4.406 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     5.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     5.342 f  clk_IBUF_BUFG_inst/O
                         net (fo=1790, routed)        0.838     6.180    processor/PFC_inst/clk_IBUF_BUFG
    SLICE_X89Y73         FDCE                                         r  processor/PFC_inst/programflowcontrol.stackmem_reg[2][2]/C  (IS_INVERTED)
                         clock pessimism             -0.523     5.657    
    SLICE_X89Y73         FDCE (Hold_fdce_C_D)         0.099     5.756    processor/PFC_inst/programflowcontrol.stackmem_reg[2][2]
  -------------------------------------------------------------------
                         required time                         -5.756    
                         arrival time                           5.970    
  -------------------------------------------------------------------
                         slack                                  0.214    

Slack (MET) :             0.214ns  (arrival time - required time)
  Source:                 processor/PFC_inst/programflowcontrol.stackmem_reg[4][4]/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            processor/PFC_inst/programflowcontrol.stackmem_reg[4][4]/D
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@4.000ns - sys_clk_pin fall@4.000ns)
  Data Path Delay:        0.313ns  (logic 0.191ns (61.049%)  route 0.122ns (38.951%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.179ns = ( 6.179 - 4.000 ) 
    Source Clock Delay      (SCD):    1.656ns = ( 5.656 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.523ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      4.000     4.000 f  
    H16                                               0.000     4.000 f  clk (IN)
                         net (fo=0)                   0.000     4.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     4.219 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     5.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     5.086 f  clk_IBUF_BUFG_inst/O
                         net (fo=1790, routed)        0.570     5.656    processor/PFC_inst/clk_IBUF_BUFG
    SLICE_X87Y74         FDCE                                         r  processor/PFC_inst/programflowcontrol.stackmem_reg[4][4]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y74         FDCE (Prop_fdce_C_Q)         0.146     5.802 r  processor/PFC_inst/programflowcontrol.stackmem_reg[4][4]/Q
                         net (fo=2, routed)           0.122     5.924    processor/PFC_inst/programflowcontrol.stackmem_reg[4]_119[4]
    SLICE_X87Y74         LUT5 (Prop_lut5_I0_O)        0.045     5.969 r  processor/PFC_inst/programflowcontrol.stackmem[4][4]_i_1/O
                         net (fo=1, routed)           0.000     5.969    processor/PFC_inst/data27[4]
    SLICE_X87Y74         FDCE                                         r  processor/PFC_inst/programflowcontrol.stackmem_reg[4][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      4.000     4.000 f  
    H16                                               0.000     4.000 f  clk (IN)
                         net (fo=0)                   0.000     4.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     4.406 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     5.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     5.342 f  clk_IBUF_BUFG_inst/O
                         net (fo=1790, routed)        0.837     6.179    processor/PFC_inst/clk_IBUF_BUFG
    SLICE_X87Y74         FDCE                                         r  processor/PFC_inst/programflowcontrol.stackmem_reg[4][4]/C  (IS_INVERTED)
                         clock pessimism             -0.523     5.656    
    SLICE_X87Y74         FDCE (Hold_fdce_C_D)         0.099     5.755    processor/PFC_inst/programflowcontrol.stackmem_reg[4][4]
  -------------------------------------------------------------------
                         required time                         -5.755    
                         arrival time                           5.969    
  -------------------------------------------------------------------
                         slack                                  0.214    

Slack (MET) :             0.216ns  (arrival time - required time)
  Source:                 processor/PFC_inst/programflowcontrol.stackmem_reg[18][1]/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            processor/PFC_inst/programflowcontrol.stackmem_reg[18][1]/D
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@4.000ns - sys_clk_pin fall@4.000ns)
  Data Path Delay:        0.341ns  (logic 0.212ns (62.216%)  route 0.129ns (37.783%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.204ns = ( 6.204 - 4.000 ) 
    Source Clock Delay      (SCD):    1.681ns = ( 5.681 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.523ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      4.000     4.000 f  
    H16                                               0.000     4.000 f  clk (IN)
                         net (fo=0)                   0.000     4.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     4.219 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     5.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     5.086 f  clk_IBUF_BUFG_inst/O
                         net (fo=1790, routed)        0.595     5.681    processor/PFC_inst/clk_IBUF_BUFG
    SLICE_X96Y76         FDCE                                         r  processor/PFC_inst/programflowcontrol.stackmem_reg[18][1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y76         FDCE (Prop_fdce_C_Q)         0.167     5.848 r  processor/PFC_inst/programflowcontrol.stackmem_reg[18][1]/Q
                         net (fo=2, routed)           0.129     5.977    processor/PFC_inst/programflowcontrol.stackmem_reg[18]_105[1]
    SLICE_X96Y76         LUT5 (Prop_lut5_I0_O)        0.045     6.022 r  processor/PFC_inst/programflowcontrol.stackmem[18][1]_i_1/O
                         net (fo=1, routed)           0.000     6.022    processor/PFC_inst/data13[1]
    SLICE_X96Y76         FDCE                                         r  processor/PFC_inst/programflowcontrol.stackmem_reg[18][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      4.000     4.000 f  
    H16                                               0.000     4.000 f  clk (IN)
                         net (fo=0)                   0.000     4.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     4.406 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     5.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     5.342 f  clk_IBUF_BUFG_inst/O
                         net (fo=1790, routed)        0.862     6.204    processor/PFC_inst/clk_IBUF_BUFG
    SLICE_X96Y76         FDCE                                         r  processor/PFC_inst/programflowcontrol.stackmem_reg[18][1]/C  (IS_INVERTED)
                         clock pessimism             -0.523     5.681    
    SLICE_X96Y76         FDCE (Hold_fdce_C_D)         0.125     5.806    processor/PFC_inst/programflowcontrol.stackmem_reg[18][1]
  -------------------------------------------------------------------
                         required time                         -5.806    
                         arrival time                           6.022    
  -------------------------------------------------------------------
                         slack                                  0.216    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         8.000       5.424      RAMB36_X4Y17    mem/ram_2k_generate.akv7.kcpsm6_rom/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            2.155         8.000       5.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C              n/a            1.000         8.000       7.000      SLICE_X88Y105   inport_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         8.000       7.000      SLICE_X88Y105   inport_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         8.000       7.000      SLICE_X88Y105   inport_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         8.000       7.000      SLICE_X88Y105   inport_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         8.000       7.000      SLICE_X87Y101   led_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         8.000       7.000      SLICE_X87Y101   led_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         8.000       7.000      SLICE_X87Y101   led_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         8.000       7.000      SLICE_X87Y101   led_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X88Y105   inport_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X88Y105   inport_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X88Y105   inport_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X88Y105   inport_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X88Y105   inport_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X88Y105   inport_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X88Y105   inport_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X88Y105   inport_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X87Y101   led_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X87Y101   led_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X88Y105   inport_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X88Y105   inport_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X88Y105   inport_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X88Y105   inport_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X88Y105   inport_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X88Y105   inport_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X88Y105   inport_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X88Y105   inport_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X87Y101   led_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X87Y101   led_reg[0]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            66 Endpoints
Min Delay            66 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            processor/ALU_inst/ALU_Result_reg[10]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.494ns  (logic 1.542ns (18.157%)  route 6.952ns (81.843%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M20                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    M20                  IBUF (Prop_ibuf_I_O)         1.542     1.542 f  reset_IBUF_inst/O
                         net (fo=1816, routed)        6.952     8.494    processor/ALU_inst/reset_IBUF
    SLICE_X88Y112        LDCE                                         f  processor/ALU_inst/ALU_Result_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            processor/ALU_inst/ALU_Result_reg[13]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.494ns  (logic 1.542ns (18.157%)  route 6.952ns (81.843%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M20                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    M20                  IBUF (Prop_ibuf_I_O)         1.542     1.542 f  reset_IBUF_inst/O
                         net (fo=1816, routed)        6.952     8.494    processor/ALU_inst/reset_IBUF
    SLICE_X88Y112        LDCE                                         f  processor/ALU_inst/ALU_Result_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            processor/IfAndDec_inst/Instr_code_reg[1]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.342ns  (logic 1.542ns (18.488%)  route 6.800ns (81.512%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M20                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    M20                  IBUF (Prop_ibuf_I_O)         1.542     1.542 f  reset_IBUF_inst/O
                         net (fo=1816, routed)        6.800     8.342    processor/IfAndDec_inst/reset_IBUF
    SLICE_X90Y94         LDCE                                         f  processor/IfAndDec_inst/Instr_code_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            processor/IfAndDec_inst/Instr_code_reg[0]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.338ns  (logic 1.542ns (18.496%)  route 6.796ns (81.504%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M20                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    M20                  IBUF (Prop_ibuf_I_O)         1.542     1.542 f  reset_IBUF_inst/O
                         net (fo=1816, routed)        6.796     8.338    processor/IfAndDec_inst/reset_IBUF
    SLICE_X92Y95         LDCE                                         f  processor/IfAndDec_inst/Instr_code_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            processor/IfAndDec_inst/Instr_code_reg[4]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.338ns  (logic 1.542ns (18.496%)  route 6.796ns (81.504%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M20                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    M20                  IBUF (Prop_ibuf_I_O)         1.542     1.542 f  reset_IBUF_inst/O
                         net (fo=1816, routed)        6.796     8.338    processor/IfAndDec_inst/reset_IBUF
    SLICE_X92Y95         LDCE                                         f  processor/IfAndDec_inst/Instr_code_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            processor/IfAndDec_inst/SX_Addr_reg[0]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.188ns  (logic 1.542ns (18.836%)  route 6.645ns (81.164%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M20                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    M20                  IBUF (Prop_ibuf_I_O)         1.542     1.542 f  reset_IBUF_inst/O
                         net (fo=1816, routed)        6.645     8.188    processor/IfAndDec_inst/reset_IBUF
    SLICE_X90Y96         LDCE                                         f  processor/IfAndDec_inst/SX_Addr_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            processor/IfAndDec_inst/SX_Addr_reg[1]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.188ns  (logic 1.542ns (18.836%)  route 6.645ns (81.164%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M20                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    M20                  IBUF (Prop_ibuf_I_O)         1.542     1.542 f  reset_IBUF_inst/O
                         net (fo=1816, routed)        6.645     8.188    processor/IfAndDec_inst/reset_IBUF
    SLICE_X90Y96         LDCE                                         f  processor/IfAndDec_inst/SX_Addr_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            processor/IfAndDec_inst/SX_Addr_reg[2]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.188ns  (logic 1.542ns (18.836%)  route 6.645ns (81.164%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M20                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    M20                  IBUF (Prop_ibuf_I_O)         1.542     1.542 f  reset_IBUF_inst/O
                         net (fo=1816, routed)        6.645     8.188    processor/IfAndDec_inst/reset_IBUF
    SLICE_X90Y96         LDCE                                         f  processor/IfAndDec_inst/SX_Addr_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            processor/IfAndDec_inst/SX_Addr_reg[3]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.188ns  (logic 1.542ns (18.836%)  route 6.645ns (81.164%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M20                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    M20                  IBUF (Prop_ibuf_I_O)         1.542     1.542 f  reset_IBUF_inst/O
                         net (fo=1816, routed)        6.645     8.188    processor/IfAndDec_inst/reset_IBUF
    SLICE_X90Y96         LDCE                                         f  processor/IfAndDec_inst/SX_Addr_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            processor/ALU_inst/ALU_Result_reg[11]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.094ns  (logic 1.542ns (19.054%)  route 6.552ns (80.946%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M20                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    M20                  IBUF (Prop_ibuf_I_O)         1.542     1.542 f  reset_IBUF_inst/O
                         net (fo=1816, routed)        6.552     8.094    processor/ALU_inst/reset_IBUF
    SLICE_X90Y112        LDCE                                         f  processor/ALU_inst/ALU_Result_reg[11]/CLR
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            processor/ALU_inst/ALU_Result_reg[5]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.208ns  (logic 0.309ns (14.014%)  route 1.899ns (85.986%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M20                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    M20                  IBUF (Prop_ibuf_I_O)         0.309     0.309 f  reset_IBUF_inst/O
                         net (fo=1816, routed)        1.899     2.208    processor/ALU_inst/reset_IBUF
    SLICE_X96Y109        LDCE                                         f  processor/ALU_inst/ALU_Result_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            processor/ALU_inst/ALU_Result_reg[7]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.208ns  (logic 0.309ns (14.014%)  route 1.899ns (85.986%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M20                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    M20                  IBUF (Prop_ibuf_I_O)         0.309     0.309 f  reset_IBUF_inst/O
                         net (fo=1816, routed)        1.899     2.208    processor/ALU_inst/reset_IBUF
    SLICE_X96Y109        LDCE                                         f  processor/ALU_inst/ALU_Result_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            processor/ALU_inst/Carry_reg/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.714ns  (logic 0.309ns (11.403%)  route 2.405ns (88.597%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M20                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    M20                  IBUF (Prop_ibuf_I_O)         0.309     0.309 f  reset_IBUF_inst/O
                         net (fo=1816, routed)        2.405     2.714    processor/ALU_inst/reset_IBUF
    SLICE_X92Y104        LDCE                                         f  processor/ALU_inst/Carry_reg/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            processor/IfAndDec_inst/Instr_code_reg[5]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.810ns  (logic 0.309ns (11.015%)  route 2.500ns (88.985%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M20                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    M20                  IBUF (Prop_ibuf_I_O)         0.309     0.309 f  reset_IBUF_inst/O
                         net (fo=1816, routed)        2.500     2.810    processor/IfAndDec_inst/reset_IBUF
    SLICE_X92Y97         LDCE                                         f  processor/IfAndDec_inst/Instr_code_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            processor/ALU_inst/ALU_Result_reg[4]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.874ns  (logic 0.309ns (10.770%)  route 2.564ns (89.230%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M20                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    M20                  IBUF (Prop_ibuf_I_O)         0.309     0.309 f  reset_IBUF_inst/O
                         net (fo=1816, routed)        2.564     2.874    processor/ALU_inst/reset_IBUF
    SLICE_X93Y111        LDCE                                         f  processor/ALU_inst/ALU_Result_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            processor/ALU_inst/ALU_Result_reg[6]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.874ns  (logic 0.309ns (10.770%)  route 2.564ns (89.230%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M20                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    M20                  IBUF (Prop_ibuf_I_O)         0.309     0.309 f  reset_IBUF_inst/O
                         net (fo=1816, routed)        2.564     2.874    processor/ALU_inst/reset_IBUF
    SLICE_X92Y111        LDCE                                         f  processor/ALU_inst/ALU_Result_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            processor/IfAndDec_inst/KK_const_reg[0]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.880ns  (logic 0.309ns (10.747%)  route 2.570ns (89.253%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M20                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    M20                  IBUF (Prop_ibuf_I_O)         0.309     0.309 f  reset_IBUF_inst/O
                         net (fo=1816, routed)        2.570     2.880    processor/IfAndDec_inst/reset_IBUF
    SLICE_X90Y100        LDCE                                         f  processor/IfAndDec_inst/KK_const_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            processor/IfAndDec_inst/DMemAddr_dir_reg[0]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.882ns  (logic 0.309ns (10.739%)  route 2.572ns (89.261%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M20                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    M20                  IBUF (Prop_ibuf_I_O)         0.309     0.309 f  reset_IBUF_inst/O
                         net (fo=1816, routed)        2.572     2.882    processor/IfAndDec_inst/reset_IBUF
    SLICE_X92Y99         LDCE                                         f  processor/IfAndDec_inst/DMemAddr_dir_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            processor/IfAndDec_inst/DMemAddr_dir_reg[1]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.882ns  (logic 0.309ns (10.739%)  route 2.572ns (89.261%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M20                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    M20                  IBUF (Prop_ibuf_I_O)         0.309     0.309 f  reset_IBUF_inst/O
                         net (fo=1816, routed)        2.572     2.882    processor/IfAndDec_inst/reset_IBUF
    SLICE_X92Y99         LDCE                                         f  processor/IfAndDec_inst/DMemAddr_dir_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            processor/IfAndDec_inst/DMemAddr_dir_reg[2]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.882ns  (logic 0.309ns (10.739%)  route 2.572ns (89.261%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M20                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    M20                  IBUF (Prop_ibuf_I_O)         0.309     0.309 f  reset_IBUF_inst/O
                         net (fo=1816, routed)        2.572     2.882    processor/IfAndDec_inst/reset_IBUF
    SLICE_X92Y99         LDCE                                         f  processor/IfAndDec_inst/DMemAddr_dir_reg[2]/CLR
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            70 Endpoints
Min Delay            70 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 led_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            led[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.959ns  (logic 3.986ns (57.276%)  route 2.973ns (42.724%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=1790, routed)        1.915     5.989    clk_IBUF_BUFG
    SLICE_X87Y101        FDRE                                         r  led_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y101        FDRE (Prop_fdre_C_Q)         0.456     6.445 r  led_reg[0]/Q
                         net (fo=1, routed)           2.973     9.418    led_OBUF[0]
    R14                  OBUF (Prop_obuf_I_O)         3.530    12.948 r  led_OBUF[0]_inst/O
                         net (fo=0)                   0.000    12.948    led[0]
    R14                                                               r  led[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            led[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.865ns  (logic 4.013ns (58.459%)  route 2.852ns (41.541%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=1790, routed)        1.915     5.989    clk_IBUF_BUFG
    SLICE_X87Y101        FDRE                                         r  led_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y101        FDRE (Prop_fdre_C_Q)         0.456     6.445 r  led_reg[1]/Q
                         net (fo=1, routed)           2.852     9.297    led_OBUF[1]
    P14                  OBUF (Prop_obuf_I_O)         3.557    12.854 r  led_OBUF[1]_inst/O
                         net (fo=0)                   0.000    12.854    led[1]
    P14                                                               r  led[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            led[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.785ns  (logic 4.028ns (59.369%)  route 2.757ns (40.631%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=1790, routed)        1.915     5.989    clk_IBUF_BUFG
    SLICE_X87Y101        FDRE                                         r  led_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y101        FDRE (Prop_fdre_C_Q)         0.456     6.445 r  led_reg[2]/Q
                         net (fo=1, routed)           2.757     9.202    led_OBUF[2]
    N16                  OBUF (Prop_obuf_I_O)         3.572    12.774 r  led_OBUF[2]_inst/O
                         net (fo=0)                   0.000    12.774    led[2]
    N16                                                               r  led[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            led[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.537ns  (logic 4.037ns (61.756%)  route 2.500ns (38.244%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=1790, routed)        1.915     5.989    clk_IBUF_BUFG
    SLICE_X87Y101        FDRE                                         r  led_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y101        FDRE (Prop_fdre_C_Q)         0.456     6.445 r  led_reg[3]/Q
                         net (fo=1, routed)           2.500     8.945    led_OBUF[3]
    M14                  OBUF (Prop_obuf_I_O)         3.581    12.526 r  led_OBUF[3]_inst/O
                         net (fo=0)                   0.000    12.526    led[3]
    M14                                                               r  led[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mem/ram_2k_generate.akv7.kcpsm6_rom/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            processor/IfAndDec_inst/Branch_Addr_reg[9]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.999ns  (logic 2.728ns (45.474%)  route 3.271ns (54.526%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=1790, routed)        1.820     5.894    mem/clk_IBUF_BUFG
    RAMB36_X4Y17         RAMB36E1                                     r  mem/ram_2k_generate.akv7.kcpsm6_rom/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X4Y17         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOPADOP[0])
                                                      2.454     8.348 f  mem/ram_2k_generate.akv7.kcpsm6_rom/DOPADOP[0]
                         net (fo=43, routed)          1.405     9.753    mem/instruction[16]
    SLICE_X90Y89         LUT6 (Prop_lut6_I0_O)        0.124     9.877 r  mem/Branch_Addr_reg[11]_i_3/O
                         net (fo=12, routed)          1.072    10.949    mem/Branch_Addr_reg[11]_i_3_n_0
    SLICE_X90Y85         LUT2 (Prop_lut2_I0_O)        0.150    11.099 r  mem/Branch_Addr_reg[9]_i_1/O
                         net (fo=1, routed)           0.794    11.893    processor/IfAndDec_inst/programflowcontrol.stackmem_reg[2][11][9]
    SLICE_X90Y85         LDCE                                         r  processor/IfAndDec_inst/Branch_Addr_reg[9]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mem/ram_2k_generate.akv7.kcpsm6_rom/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            processor/IfAndDec_inst/Branch_Addr_reg[3]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.897ns  (logic 2.730ns (46.298%)  route 3.167ns (53.702%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=1790, routed)        1.820     5.894    mem/clk_IBUF_BUFG
    RAMB36_X4Y17         RAMB36E1                                     r  mem/ram_2k_generate.akv7.kcpsm6_rom/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X4Y17         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOPADOP[0])
                                                      2.454     8.348 f  mem/ram_2k_generate.akv7.kcpsm6_rom/DOPADOP[0]
                         net (fo=43, routed)          1.405     9.753    mem/instruction[16]
    SLICE_X90Y89         LUT6 (Prop_lut6_I0_O)        0.124     9.877 r  mem/Branch_Addr_reg[11]_i_3/O
                         net (fo=12, routed)          1.054    10.931    mem/Branch_Addr_reg[11]_i_3_n_0
    SLICE_X90Y87         LUT2 (Prop_lut2_I0_O)        0.152    11.083 r  mem/Branch_Addr_reg[3]_i_1/O
                         net (fo=1, routed)           0.708    11.791    processor/IfAndDec_inst/programflowcontrol.stackmem_reg[2][11][3]
    SLICE_X90Y87         LDCE                                         r  processor/IfAndDec_inst/Branch_Addr_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 processor/ALU_inst/CarryFlag_reg/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            processor/ALU_inst/Carry_reg/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.738ns  (logic 0.524ns (30.149%)  route 1.214ns (69.851%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      4.000     4.000 f  
    H16                                               0.000     4.000 f  clk (IN)
                         net (fo=0)                   0.000     4.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     5.451 f  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     7.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     8.074 f  clk_IBUF_BUFG_inst/O
                         net (fo=1790, routed)        1.971    10.045    processor/ALU_inst/clk_IBUF_BUFG
    SLICE_X90Y109        FDRE                                         r  processor/ALU_inst/CarryFlag_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y109        FDRE (Prop_fdre_C_Q)         0.524    10.569 r  processor/ALU_inst/CarryFlag_reg/Q
                         net (fo=25, routed)          1.214    11.783    processor/ALU_inst/CarryFlag_reg_0
    SLICE_X92Y104        LDCE                                         r  processor/ALU_inst/Carry_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 processor/ALU_inst/Result_reg[10]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            processor/ALU_inst/ALU_Result_reg[10]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.724ns  (logic 0.524ns (30.396%)  route 1.200ns (69.604%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      4.000     4.000 f  
    H16                                               0.000     4.000 f  clk (IN)
                         net (fo=0)                   0.000     4.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     5.451 f  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     7.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     8.074 f  clk_IBUF_BUFG_inst/O
                         net (fo=1790, routed)        1.970    10.044    processor/ALU_inst/clk_IBUF_BUFG
    SLICE_X98Y115        FDRE                                         r  processor/ALU_inst/Result_reg[10]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y115        FDRE (Prop_fdre_C_Q)         0.524    10.568 r  processor/ALU_inst/Result_reg[10]/Q
                         net (fo=2, routed)           1.200    11.768    processor/ALU_inst/L[10]
    SLICE_X88Y112        LDCE                                         r  processor/ALU_inst/ALU_Result_reg[10]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 processor/ALU_inst/Result_reg[12]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            processor/ALU_inst/ALU_Result_reg[12]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.710ns  (logic 0.459ns (26.844%)  route 1.251ns (73.156%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      4.000     4.000 f  
    H16                                               0.000     4.000 f  clk (IN)
                         net (fo=0)                   0.000     4.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     5.451 f  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     7.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     8.074 f  clk_IBUF_BUFG_inst/O
                         net (fo=1790, routed)        1.968    10.042    processor/ALU_inst/clk_IBUF_BUFG
    SLICE_X97Y116        FDRE                                         r  processor/ALU_inst/Result_reg[12]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y116        FDRE (Prop_fdre_C_Q)         0.459    10.501 r  processor/ALU_inst/Result_reg[12]/Q
                         net (fo=2, routed)           1.251    11.752    processor/ALU_inst/L[12]
    SLICE_X90Y108        LDCE                                         r  processor/ALU_inst/ALU_Result_reg[12]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 processor/ALU_inst/Result_reg[13]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            processor/ALU_inst/ALU_Result_reg[13]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.605ns  (logic 0.524ns (32.648%)  route 1.081ns (67.352%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      4.000     4.000 f  
    H16                                               0.000     4.000 f  clk (IN)
                         net (fo=0)                   0.000     4.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     5.451 f  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     7.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     8.074 f  clk_IBUF_BUFG_inst/O
                         net (fo=1790, routed)        1.970    10.044    processor/ALU_inst/clk_IBUF_BUFG
    SLICE_X98Y115        FDRE                                         r  processor/ALU_inst/Result_reg[13]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y115        FDRE (Prop_fdre_C_Q)         0.524    10.568 r  processor/ALU_inst/Result_reg[13]/Q
                         net (fo=2, routed)           1.081    11.649    processor/ALU_inst/L[13]
    SLICE_X88Y112        LDCE                                         r  processor/ALU_inst/ALU_Result_reg[13]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 mem/ram_2k_generate.akv7.kcpsm6_rom/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            processor/IfAndDec_inst/Instr_code_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.935ns  (logic 0.630ns (67.374%)  route 0.305ns (32.626%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=1790, routed)        0.646     1.733    mem/clk_IBUF_BUFG
    RAMB36_X4Y17         RAMB36E1                                     r  mem/ram_2k_generate.akv7.kcpsm6_rom/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X4Y17         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOPADOP[1])
                                                      0.585     2.318 r  mem/ram_2k_generate.akv7.kcpsm6_rom/DOPADOP[1]
                         net (fo=43, routed)          0.305     2.623    mem/instruction[17]
    SLICE_X90Y94         LUT6 (Prop_lut6_I1_O)        0.045     2.668 r  mem/Instr_code_reg[1]_i_1/O
                         net (fo=1, routed)           0.000     2.668    processor/IfAndDec_inst/Mux_Sel_reg[2]_1[1]
    SLICE_X90Y94         LDCE                                         r  processor/IfAndDec_inst/Instr_code_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mem/ram_2k_generate.akv7.kcpsm6_rom/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            processor/IfAndDec_inst/Branch_Addr_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.983ns  (logic 0.628ns (63.867%)  route 0.355ns (36.133%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=1790, routed)        0.646     1.733    mem/clk_IBUF_BUFG
    RAMB36_X4Y17         RAMB36E1                                     r  mem/ram_2k_generate.akv7.kcpsm6_rom/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X4Y17         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      0.585     2.318 r  mem/ram_2k_generate.akv7.kcpsm6_rom/DOADO[0]
                         net (fo=4, routed)           0.355     2.673    mem/instruction[0]
    SLICE_X90Y87         LUT2 (Prop_lut2_I1_O)        0.043     2.716 r  mem/Branch_Addr_reg[0]_i_1/O
                         net (fo=1, routed)           0.000     2.716    processor/IfAndDec_inst/programflowcontrol.stackmem_reg[2][11][0]
    SLICE_X90Y87         LDCE                                         r  processor/IfAndDec_inst/Branch_Addr_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mem/ram_2k_generate.akv7.kcpsm6_rom/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            processor/IfAndDec_inst/SY_Addr_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.001ns  (logic 0.630ns (62.923%)  route 0.371ns (37.077%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=1790, routed)        0.646     1.733    mem/clk_IBUF_BUFG
    RAMB36_X4Y17         RAMB36E1                                     r  mem/ram_2k_generate.akv7.kcpsm6_rom/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X4Y17         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[5])
                                                      0.585     2.318 r  mem/ram_2k_generate.akv7.kcpsm6_rom/DOADO[5]
                         net (fo=5, routed)           0.371     2.689    mem/instruction[5]
    SLICE_X91Y97         LUT6 (Prop_lut6_I5_O)        0.045     2.734 r  mem/SY_Addr_reg[1]_i_1/O
                         net (fo=1, routed)           0.000     2.734    processor/IfAndDec_inst/Data_Out_y_reg[15][1]
    SLICE_X91Y97         LDCE                                         r  processor/IfAndDec_inst/SY_Addr_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mem/ram_2k_generate.akv7.kcpsm6_rom/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            processor/IfAndDec_inst/Instr_code_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.022ns  (logic 0.630ns (61.653%)  route 0.392ns (38.347%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=1790, routed)        0.646     1.733    mem/clk_IBUF_BUFG
    RAMB36_X4Y17         RAMB36E1                                     r  mem/ram_2k_generate.akv7.kcpsm6_rom/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X4Y17         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOPADOP[1])
                                                      0.585     2.318 f  mem/ram_2k_generate.akv7.kcpsm6_rom/DOPADOP[1]
                         net (fo=43, routed)          0.392     2.710    mem/instruction[17]
    SLICE_X92Y95         LUT5 (Prop_lut5_I4_O)        0.045     2.755 r  mem/Instr_code_reg[4]_i_1/O
                         net (fo=1, routed)           0.000     2.755    processor/IfAndDec_inst/Mux_Sel_reg[2]_1[4]
    SLICE_X92Y95         LDCE                                         r  processor/IfAndDec_inst/Instr_code_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mem/ram_2k_generate.akv7.kcpsm6_rom/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            processor/IfAndDec_inst/Instr_code_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.024ns  (logic 0.630ns (61.532%)  route 0.394ns (38.468%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=1790, routed)        0.646     1.733    mem/clk_IBUF_BUFG
    RAMB36_X4Y17         RAMB36E1                                     r  mem/ram_2k_generate.akv7.kcpsm6_rom/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X4Y17         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOPADOP[1])
                                                      0.585     2.318 r  mem/ram_2k_generate.akv7.kcpsm6_rom/DOPADOP[1]
                         net (fo=43, routed)          0.394     2.712    mem/instruction[17]
    SLICE_X92Y95         LUT6 (Prop_lut6_I0_O)        0.045     2.757 r  mem/Instr_code_reg[0]_i_1/O
                         net (fo=1, routed)           0.000     2.757    processor/IfAndDec_inst/Mux_Sel_reg[2]_1[0]
    SLICE_X92Y95         LDCE                                         r  processor/IfAndDec_inst/Instr_code_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mem/ram_2k_generate.akv7.kcpsm6_rom/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            processor/IfAndDec_inst/Branch_Addr_reg[10]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.024ns  (logic 0.630ns (61.516%)  route 0.394ns (38.484%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=1790, routed)        0.646     1.733    mem/clk_IBUF_BUFG
    RAMB36_X4Y17         RAMB36E1                                     r  mem/ram_2k_generate.akv7.kcpsm6_rom/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X4Y17         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[10])
                                                      0.585     2.318 r  mem/ram_2k_generate.akv7.kcpsm6_rom/DOADO[10]
                         net (fo=2, routed)           0.394     2.712    mem/instruction[10]
    SLICE_X90Y89         LUT2 (Prop_lut2_I1_O)        0.045     2.757 r  mem/Branch_Addr_reg[10]_i_1/O
                         net (fo=1, routed)           0.000     2.757    processor/IfAndDec_inst/programflowcontrol.stackmem_reg[2][11][10]
    SLICE_X90Y89         LDCE                                         r  processor/IfAndDec_inst/Branch_Addr_reg[10]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mem/ram_2k_generate.akv7.kcpsm6_rom/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            processor/IfAndDec_inst/Branch_Addr_reg[11]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.048ns  (logic 0.628ns (59.902%)  route 0.420ns (40.098%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=1790, routed)        0.646     1.733    mem/clk_IBUF_BUFG
    RAMB36_X4Y17         RAMB36E1                                     r  mem/ram_2k_generate.akv7.kcpsm6_rom/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X4Y17         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[11])
                                                      0.585     2.318 r  mem/ram_2k_generate.akv7.kcpsm6_rom/DOADO[11]
                         net (fo=2, routed)           0.301     2.619    mem/instruction[11]
    SLICE_X90Y89         LUT2 (Prop_lut2_I1_O)        0.043     2.662 r  mem/Branch_Addr_reg[11]_i_1/O
                         net (fo=1, routed)           0.119     2.781    processor/IfAndDec_inst/programflowcontrol.stackmem_reg[2][11][11]
    SLICE_X90Y89         LDCE                                         r  processor/IfAndDec_inst/Branch_Addr_reg[11]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mem/ram_2k_generate.akv7.kcpsm6_rom/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            processor/IfAndDec_inst/Branch_Addr_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.049ns  (logic 0.630ns (60.031%)  route 0.419ns (39.969%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=1790, routed)        0.646     1.733    mem/clk_IBUF_BUFG
    RAMB36_X4Y17         RAMB36E1                                     r  mem/ram_2k_generate.akv7.kcpsm6_rom/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X4Y17         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[6])
                                                      0.585     2.318 r  mem/ram_2k_generate.akv7.kcpsm6_rom/DOADO[6]
                         net (fo=4, routed)           0.419     2.737    mem/instruction[6]
    SLICE_X90Y85         LUT2 (Prop_lut2_I1_O)        0.045     2.782 r  mem/Branch_Addr_reg[6]_i_1/O
                         net (fo=1, routed)           0.000     2.782    processor/IfAndDec_inst/programflowcontrol.stackmem_reg[2][11][6]
    SLICE_X90Y85         LDCE                                         r  processor/IfAndDec_inst/Branch_Addr_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mem/ram_2k_generate.akv7.kcpsm6_rom/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            processor/IfAndDec_inst/Branch_Addr_reg[8]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.079ns  (logic 0.630ns (58.392%)  route 0.449ns (41.608%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=1790, routed)        0.646     1.733    mem/clk_IBUF_BUFG
    RAMB36_X4Y17         RAMB36E1                                     r  mem/ram_2k_generate.akv7.kcpsm6_rom/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X4Y17         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[8])
                                                      0.585     2.318 r  mem/ram_2k_generate.akv7.kcpsm6_rom/DOADO[8]
                         net (fo=2, routed)           0.279     2.596    mem/instruction[8]
    SLICE_X90Y85         LUT2 (Prop_lut2_I1_O)        0.045     2.641 r  mem/Branch_Addr_reg[8]_i_1/O
                         net (fo=1, routed)           0.170     2.812    processor/IfAndDec_inst/programflowcontrol.stackmem_reg[2][11][8]
    SLICE_X90Y85         LDCE                                         r  processor/IfAndDec_inst/Branch_Addr_reg[8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mem/ram_2k_generate.akv7.kcpsm6_rom/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            processor/IfAndDec_inst/SY_Addr_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.089ns  (logic 0.630ns (57.834%)  route 0.459ns (42.166%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=1790, routed)        0.646     1.733    mem/clk_IBUF_BUFG
    RAMB36_X4Y17         RAMB36E1                                     r  mem/ram_2k_generate.akv7.kcpsm6_rom/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X4Y17         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[7])
                                                      0.585     2.318 r  mem/ram_2k_generate.akv7.kcpsm6_rom/DOADO[7]
                         net (fo=4, routed)           0.459     2.777    mem/instruction[7]
    SLICE_X88Y97         LUT6 (Prop_lut6_I5_O)        0.045     2.822 r  mem/SY_Addr_reg[3]_i_1/O
                         net (fo=1, routed)           0.000     2.822    processor/IfAndDec_inst/Data_Out_y_reg[15][3]
    SLICE_X88Y97         LDCE                                         r  processor/IfAndDec_inst/SY_Addr_reg[3]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay          3808 Endpoints
Min Delay          3808 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            processor/ALU_inst/ZeroFlag_reg/D
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        18.157ns  (logic 5.286ns (29.114%)  route 12.871ns (70.886%))
  Logic Levels:           13  (CARRY4=4 IBUF=1 LDCE=1 LUT4=3 LUT5=1 LUT6=3)
  Clock Path Skew:        5.542ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.542ns = ( 9.542 - 4.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M20                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    M20                  IBUF (Prop_ibuf_I_O)         1.542     1.542 r  reset_IBUF_inst/O
                         net (fo=1816, routed)        5.725     7.267    processor/IfAndDec_inst/reset_IBUF
    SLICE_X90Y98         LDCE (SetClr_ldce_CLR_Q)     0.898     8.165 f  processor/IfAndDec_inst/KK_const_reg[4]/Q
                         net (fo=30, routed)          3.196    11.362    processor/IfAndDec_inst/ram_2k_generate.akv7.kcpsm6_rom[4]
    SLICE_X99Y108        LUT6 (Prop_lut6_I0_O)        0.124    11.486 f  processor/IfAndDec_inst/i___0_carry__0_i_3/O
                         net (fo=2, routed)           0.766    12.252    processor/IfAndDec_inst/Data_Out_x_reg[0]_0[0]
    SLICE_X96Y110        LUT6 (Prop_lut6_I0_O)        0.124    12.376 r  processor/IfAndDec_inst/i___0_carry__0_i_7/O
                         net (fo=1, routed)           0.000    12.376    processor/ALU_inst/multOp_inferred__0/i___60_carry_1[1]
    SLICE_X96Y110        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.909 r  processor/ALU_inst/multOp_inferred__0/i___0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.909    processor/ALU_inst/multOp_inferred__0/i___0_carry__0_n_0
    SLICE_X96Y111        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    13.232 r  processor/ALU_inst/multOp_inferred__0/i___0_carry__1/O[1]
                         net (fo=2, routed)           0.584    13.816    processor/IfAndDec_inst/i___60_carry__0_i_5_0[1]
    SLICE_X93Y111        LUT4 (Prop_lut4_I1_O)        0.306    14.122 f  processor/IfAndDec_inst/i___60_carry__0_i_12/O
                         net (fo=2, routed)           0.418    14.540    processor/IfAndDec_inst/i___60_carry__0_i_12_n_0
    SLICE_X93Y113        LUT4 (Prop_lut4_I0_O)        0.124    14.664 r  processor/IfAndDec_inst/i___60_carry__1_i_4/O
                         net (fo=2, routed)           0.647    15.312    processor/ALU_inst/Result_reg[14]_2[0]
    SLICE_X94Y113        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    15.862 r  processor/ALU_inst/multOp_inferred__0/i___60_carry__1/CO[3]
                         net (fo=1, routed)           0.000    15.862    processor/ALU_inst/multOp_inferred__0/i___60_carry__1_n_0
    SLICE_X94Y114        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    16.081 f  processor/ALU_inst/multOp_inferred__0/i___60_carry__2/O[0]
                         net (fo=2, routed)           0.641    16.722    processor/ALU_inst/L__0[15]
    SLICE_X95Y114        LUT4 (Prop_lut4_I2_O)        0.295    17.017 f  processor/ALU_inst/ZeroFlag_i_24/O
                         net (fo=1, routed)           0.322    17.339    processor/ALU_inst/ZeroFlag_i_24_n_0
    SLICE_X93Y114        LUT5 (Prop_lut5_I4_O)        0.124    17.463 f  processor/ALU_inst/ZeroFlag_i_9/O
                         net (fo=1, routed)           0.570    18.033    processor/IfAndDec_inst/ZeroFlag_i_9_n_0_alias
    SLICE_X95Y114        LUT6 (Prop_lut6_I4_O)        0.124    18.157 r  processor/IfAndDec_inst/ZeroFlag_i_1_comp/O
                         net (fo=1, routed)           0.000    18.157    processor/ALU_inst/ZeroFlag_reg_1
    SLICE_X95Y114        FDRE                                         r  processor/ALU_inst/ZeroFlag_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      4.000     4.000 f  
    H16                                               0.000     4.000 f  clk (IN)
                         net (fo=0)                   0.000     4.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     5.380 f  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293     7.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.764 f  clk_IBUF_BUFG_inst/O
                         net (fo=1790, routed)        1.777     9.542    processor/ALU_inst/clk_IBUF_BUFG
    SLICE_X95Y114        FDRE                                         r  processor/ALU_inst/ZeroFlag_reg/C  (IS_INVERTED)

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            processor/ALU_inst/Result_reg[14]/D
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        16.838ns  (logic 4.923ns (29.240%)  route 11.914ns (70.760%))
  Logic Levels:           10  (CARRY4=3 IBUF=1 LDCE=1 LUT4=2 LUT6=3)
  Clock Path Skew:        5.542ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.542ns = ( 9.542 - 4.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M20                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    M20                  IBUF (Prop_ibuf_I_O)         1.542     1.542 r  reset_IBUF_inst/O
                         net (fo=1816, routed)        5.725     7.267    processor/IfAndDec_inst/reset_IBUF
    SLICE_X90Y98         LDCE (SetClr_ldce_CLR_Q)     0.898     8.165 f  processor/IfAndDec_inst/KK_const_reg[4]/Q
                         net (fo=30, routed)          3.196    11.362    processor/IfAndDec_inst/ram_2k_generate.akv7.kcpsm6_rom[4]
    SLICE_X99Y108        LUT6 (Prop_lut6_I0_O)        0.124    11.486 f  processor/IfAndDec_inst/i___0_carry__0_i_3/O
                         net (fo=2, routed)           0.766    12.252    processor/IfAndDec_inst/Data_Out_x_reg[0]_0[0]
    SLICE_X96Y110        LUT6 (Prop_lut6_I0_O)        0.124    12.376 r  processor/IfAndDec_inst/i___0_carry__0_i_7/O
                         net (fo=1, routed)           0.000    12.376    processor/ALU_inst/multOp_inferred__0/i___60_carry_1[1]
    SLICE_X96Y110        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.909 r  processor/ALU_inst/multOp_inferred__0/i___0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.909    processor/ALU_inst/multOp_inferred__0/i___0_carry__0_n_0
    SLICE_X96Y111        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    13.232 r  processor/ALU_inst/multOp_inferred__0/i___0_carry__1/O[1]
                         net (fo=2, routed)           0.584    13.816    processor/IfAndDec_inst/i___60_carry__0_i_5_0[1]
    SLICE_X93Y111        LUT4 (Prop_lut4_I1_O)        0.306    14.122 f  processor/IfAndDec_inst/i___60_carry__0_i_12/O
                         net (fo=2, routed)           0.418    14.540    processor/IfAndDec_inst/i___60_carry__0_i_12_n_0
    SLICE_X93Y113        LUT4 (Prop_lut4_I0_O)        0.124    14.664 r  processor/IfAndDec_inst/i___60_carry__1_i_4/O
                         net (fo=2, routed)           0.647    15.312    processor/ALU_inst/Result_reg[14]_2[0]
    SLICE_X94Y113        CARRY4 (Prop_carry4_DI[0]_O[3])
                                                      0.642    15.954 r  processor/ALU_inst/multOp_inferred__0/i___60_carry__1/O[3]
                         net (fo=2, routed)           0.577    16.531    processor/IfAndDec_inst/L__0[13]
    SLICE_X98Y114        LUT6 (Prop_lut6_I2_O)        0.307    16.838 r  processor/IfAndDec_inst/Result[14]_i_1/O
                         net (fo=1, routed)           0.000    16.838    processor/ALU_inst/D[14]
    SLICE_X98Y114        FDRE                                         r  processor/ALU_inst/Result_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      4.000     4.000 f  
    H16                                               0.000     4.000 f  clk (IN)
                         net (fo=0)                   0.000     4.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     5.380 f  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293     7.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.764 f  clk_IBUF_BUFG_inst/O
                         net (fo=1790, routed)        1.777     9.542    processor/ALU_inst/clk_IBUF_BUFG
    SLICE_X98Y114        FDRE                                         r  processor/ALU_inst/Result_reg[14]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            processor/ALU_inst/Result_reg[11]/D
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        16.789ns  (logic 4.884ns (29.093%)  route 11.904ns (70.907%))
  Logic Levels:           11  (CARRY4=4 IBUF=1 LDCE=1 LUT4=2 LUT6=3)
  Clock Path Skew:        5.540ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.540ns = ( 9.540 - 4.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M20                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    M20                  IBUF (Prop_ibuf_I_O)         1.542     1.542 r  reset_IBUF_inst/O
                         net (fo=1816, routed)        5.725     7.267    processor/IfAndDec_inst/reset_IBUF
    SLICE_X90Y98         LDCE (SetClr_ldce_CLR_Q)     0.898     8.165 f  processor/IfAndDec_inst/KK_const_reg[4]/Q
                         net (fo=30, routed)          3.196    11.362    processor/IfAndDec_inst/ram_2k_generate.akv7.kcpsm6_rom[4]
    SLICE_X99Y108        LUT6 (Prop_lut6_I0_O)        0.124    11.486 f  processor/IfAndDec_inst/i___0_carry__0_i_3/O
                         net (fo=2, routed)           0.766    12.252    processor/IfAndDec_inst/Data_Out_x_reg[0]_0[0]
    SLICE_X96Y110        LUT6 (Prop_lut6_I0_O)        0.124    12.376 r  processor/IfAndDec_inst/i___0_carry__0_i_7/O
                         net (fo=1, routed)           0.000    12.376    processor/ALU_inst/multOp_inferred__0/i___60_carry_1[1]
    SLICE_X96Y110        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.909 r  processor/ALU_inst/multOp_inferred__0/i___0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.909    processor/ALU_inst/multOp_inferred__0/i___0_carry__0_n_0
    SLICE_X96Y111        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    13.232 r  processor/ALU_inst/multOp_inferred__0/i___0_carry__1/O[1]
                         net (fo=2, routed)           0.454    13.685    processor/IfAndDec_inst/i___60_carry__0_i_5_0[1]
    SLICE_X94Y110        LUT4 (Prop_lut4_I2_O)        0.306    13.991 r  processor/IfAndDec_inst/i___60_carry__0_i_10/O
                         net (fo=2, routed)           0.471    14.463    processor/IfAndDec_inst/i___60_carry__0_i_10_n_0
    SLICE_X93Y112        LUT4 (Prop_lut4_I3_O)        0.124    14.587 r  processor/IfAndDec_inst/i___60_carry__0_i_1/O
                         net (fo=2, routed)           0.574    15.160    processor/ALU_inst/Result_reg[10]_2[2]
    SLICE_X94Y112        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    15.556 r  processor/ALU_inst/multOp_inferred__0/i___60_carry__0/CO[3]
                         net (fo=1, routed)           0.000    15.556    processor/ALU_inst/multOp_inferred__0/i___60_carry__0_n_0
    SLICE_X94Y113        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    15.775 r  processor/ALU_inst/multOp_inferred__0/i___60_carry__1/O[0]
                         net (fo=2, routed)           0.718    16.494    processor/IfAndDec_inst/L__0[10]
    SLICE_X96Y116        LUT6 (Prop_lut6_I0_O)        0.295    16.789 r  processor/IfAndDec_inst/Result[11]_i_1/O
                         net (fo=1, routed)           0.000    16.789    processor/ALU_inst/D[11]
    SLICE_X96Y116        FDRE                                         r  processor/ALU_inst/Result_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      4.000     4.000 f  
    H16                                               0.000     4.000 f  clk (IN)
                         net (fo=0)                   0.000     4.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     5.380 f  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293     7.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.764 f  clk_IBUF_BUFG_inst/O
                         net (fo=1790, routed)        1.775     9.540    processor/ALU_inst/clk_IBUF_BUFG
    SLICE_X96Y116        FDRE                                         r  processor/ALU_inst/Result_reg[11]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            processor/ALU_inst/Result_reg[13]/D
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        16.788ns  (logic 4.854ns (28.915%)  route 11.934ns (71.085%))
  Logic Levels:           10  (CARRY4=3 IBUF=1 LDCE=1 LUT4=2 LUT6=3)
  Clock Path Skew:        5.541ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.541ns = ( 9.541 - 4.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M20                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    M20                  IBUF (Prop_ibuf_I_O)         1.542     1.542 r  reset_IBUF_inst/O
                         net (fo=1816, routed)        5.725     7.267    processor/IfAndDec_inst/reset_IBUF
    SLICE_X90Y98         LDCE (SetClr_ldce_CLR_Q)     0.898     8.165 f  processor/IfAndDec_inst/KK_const_reg[4]/Q
                         net (fo=30, routed)          3.196    11.362    processor/IfAndDec_inst/ram_2k_generate.akv7.kcpsm6_rom[4]
    SLICE_X99Y108        LUT6 (Prop_lut6_I0_O)        0.124    11.486 f  processor/IfAndDec_inst/i___0_carry__0_i_3/O
                         net (fo=2, routed)           0.766    12.252    processor/IfAndDec_inst/Data_Out_x_reg[0]_0[0]
    SLICE_X96Y110        LUT6 (Prop_lut6_I0_O)        0.124    12.376 r  processor/IfAndDec_inst/i___0_carry__0_i_7/O
                         net (fo=1, routed)           0.000    12.376    processor/ALU_inst/multOp_inferred__0/i___60_carry_1[1]
    SLICE_X96Y110        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.909 r  processor/ALU_inst/multOp_inferred__0/i___0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.909    processor/ALU_inst/multOp_inferred__0/i___0_carry__0_n_0
    SLICE_X96Y111        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    13.232 r  processor/ALU_inst/multOp_inferred__0/i___0_carry__1/O[1]
                         net (fo=2, routed)           0.584    13.816    processor/IfAndDec_inst/i___60_carry__0_i_5_0[1]
    SLICE_X93Y111        LUT4 (Prop_lut4_I1_O)        0.306    14.122 f  processor/IfAndDec_inst/i___60_carry__0_i_12/O
                         net (fo=2, routed)           0.418    14.540    processor/IfAndDec_inst/i___60_carry__0_i_12_n_0
    SLICE_X93Y113        LUT4 (Prop_lut4_I0_O)        0.124    14.664 r  processor/IfAndDec_inst/i___60_carry__1_i_4/O
                         net (fo=2, routed)           0.647    15.312    processor/ALU_inst/Result_reg[14]_2[0]
    SLICE_X94Y113        CARRY4 (Prop_carry4_DI[0]_O[2])
                                                      0.579    15.891 r  processor/ALU_inst/multOp_inferred__0/i___60_carry__1/O[2]
                         net (fo=2, routed)           0.597    16.487    processor/IfAndDec_inst/L__0[12]
    SLICE_X98Y115        LUT6 (Prop_lut6_I0_O)        0.301    16.788 r  processor/IfAndDec_inst/Result[13]_i_1/O
                         net (fo=1, routed)           0.000    16.788    processor/ALU_inst/D[13]
    SLICE_X98Y115        FDRE                                         r  processor/ALU_inst/Result_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      4.000     4.000 f  
    H16                                               0.000     4.000 f  clk (IN)
                         net (fo=0)                   0.000     4.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     5.380 f  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293     7.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.764 f  clk_IBUF_BUFG_inst/O
                         net (fo=1790, routed)        1.776     9.541    processor/ALU_inst/clk_IBUF_BUFG
    SLICE_X98Y115        FDRE                                         r  processor/ALU_inst/Result_reg[13]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            processor/ALU_inst/Result_reg[12]/D
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        16.777ns  (logic 4.999ns (29.799%)  route 11.778ns (70.201%))
  Logic Levels:           11  (CARRY4=4 IBUF=1 LDCE=1 LUT4=2 LUT6=3)
  Clock Path Skew:        5.540ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.540ns = ( 9.540 - 4.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M20                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    M20                  IBUF (Prop_ibuf_I_O)         1.542     1.542 r  reset_IBUF_inst/O
                         net (fo=1816, routed)        5.725     7.267    processor/IfAndDec_inst/reset_IBUF
    SLICE_X90Y98         LDCE (SetClr_ldce_CLR_Q)     0.898     8.165 f  processor/IfAndDec_inst/KK_const_reg[4]/Q
                         net (fo=30, routed)          3.196    11.362    processor/IfAndDec_inst/ram_2k_generate.akv7.kcpsm6_rom[4]
    SLICE_X99Y108        LUT6 (Prop_lut6_I0_O)        0.124    11.486 f  processor/IfAndDec_inst/i___0_carry__0_i_3/O
                         net (fo=2, routed)           0.766    12.252    processor/IfAndDec_inst/Data_Out_x_reg[0]_0[0]
    SLICE_X96Y110        LUT6 (Prop_lut6_I0_O)        0.124    12.376 r  processor/IfAndDec_inst/i___0_carry__0_i_7/O
                         net (fo=1, routed)           0.000    12.376    processor/ALU_inst/multOp_inferred__0/i___60_carry_1[1]
    SLICE_X96Y110        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.909 r  processor/ALU_inst/multOp_inferred__0/i___0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.909    processor/ALU_inst/multOp_inferred__0/i___0_carry__0_n_0
    SLICE_X96Y111        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    13.232 r  processor/ALU_inst/multOp_inferred__0/i___0_carry__1/O[1]
                         net (fo=2, routed)           0.454    13.685    processor/IfAndDec_inst/i___60_carry__0_i_5_0[1]
    SLICE_X94Y110        LUT4 (Prop_lut4_I2_O)        0.306    13.991 r  processor/IfAndDec_inst/i___60_carry__0_i_10/O
                         net (fo=2, routed)           0.471    14.463    processor/IfAndDec_inst/i___60_carry__0_i_10_n_0
    SLICE_X93Y112        LUT4 (Prop_lut4_I3_O)        0.124    14.587 r  processor/IfAndDec_inst/i___60_carry__0_i_1/O
                         net (fo=2, routed)           0.574    15.160    processor/ALU_inst/Result_reg[10]_2[2]
    SLICE_X94Y112        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    15.556 r  processor/ALU_inst/multOp_inferred__0/i___60_carry__0/CO[3]
                         net (fo=1, routed)           0.000    15.556    processor/ALU_inst/multOp_inferred__0/i___60_carry__0_n_0
    SLICE_X94Y113        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    15.879 r  processor/ALU_inst/multOp_inferred__0/i___60_carry__1/O[1]
                         net (fo=2, routed)           0.591    16.471    processor/IfAndDec_inst/L__0[11]
    SLICE_X97Y116        LUT6 (Prop_lut6_I2_O)        0.306    16.777 r  processor/IfAndDec_inst/Result[12]_i_1/O
                         net (fo=1, routed)           0.000    16.777    processor/ALU_inst/D[12]
    SLICE_X97Y116        FDRE                                         r  processor/ALU_inst/Result_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      4.000     4.000 f  
    H16                                               0.000     4.000 f  clk (IN)
                         net (fo=0)                   0.000     4.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     5.380 f  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293     7.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.764 f  clk_IBUF_BUFG_inst/O
                         net (fo=1790, routed)        1.775     9.540    processor/ALU_inst/clk_IBUF_BUFG
    SLICE_X97Y116        FDRE                                         r  processor/ALU_inst/Result_reg[12]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            processor/ALU_inst/Result_reg[9]/D
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        16.764ns  (logic 4.986ns (29.743%)  route 11.778ns (70.257%))
  Logic Levels:           12  (CARRY4=3 IBUF=1 LDCE=1 LUT4=2 LUT5=1 LUT6=4)
  Clock Path Skew:        5.543ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.543ns = ( 9.543 - 4.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M20                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    M20                  IBUF (Prop_ibuf_I_O)         1.542     1.542 r  reset_IBUF_inst/O
                         net (fo=1816, routed)        5.725     7.267    processor/IfAndDec_inst/reset_IBUF
    SLICE_X90Y98         LDCE (SetClr_ldce_CLR_Q)     0.898     8.165 f  processor/IfAndDec_inst/KK_const_reg[4]/Q
                         net (fo=30, routed)          3.196    11.362    processor/IfAndDec_inst/ram_2k_generate.akv7.kcpsm6_rom[4]
    SLICE_X99Y108        LUT6 (Prop_lut6_I0_O)        0.124    11.486 f  processor/IfAndDec_inst/i___0_carry__0_i_3/O
                         net (fo=2, routed)           0.766    12.252    processor/IfAndDec_inst/Data_Out_x_reg[0]_0[0]
    SLICE_X96Y110        LUT6 (Prop_lut6_I0_O)        0.124    12.376 r  processor/IfAndDec_inst/i___0_carry__0_i_7/O
                         net (fo=1, routed)           0.000    12.376    processor/ALU_inst/multOp_inferred__0/i___60_carry_1[1]
    SLICE_X96Y110        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.909 r  processor/ALU_inst/multOp_inferred__0/i___0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.909    processor/ALU_inst/multOp_inferred__0/i___0_carry__0_n_0
    SLICE_X96Y111        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    13.128 r  processor/ALU_inst/multOp_inferred__0/i___0_carry__1/O[0]
                         net (fo=2, routed)           0.454    13.582    processor/IfAndDec_inst/i___60_carry__0_i_5_0[0]
    SLICE_X94Y110        LUT4 (Prop_lut4_I2_O)        0.295    13.877 r  processor/IfAndDec_inst/i___60_carry__0_i_11/O
                         net (fo=2, routed)           0.173    14.050    processor/IfAndDec_inst/i___60_carry__0_i_11_n_0
    SLICE_X94Y110        LUT6 (Prop_lut6_I3_O)        0.124    14.174 r  processor/IfAndDec_inst/i___60_carry__0_i_3/O
                         net (fo=2, routed)           0.690    14.864    processor/IfAndDec_inst/Data_Out_x_reg[6]_0[0]
    SLICE_X94Y112        LUT5 (Prop_lut5_I0_O)        0.124    14.988 r  processor/IfAndDec_inst/i___60_carry__0_i_7/O
                         net (fo=1, routed)           0.000    14.988    processor/ALU_inst/Result_reg[10]_3[0]
    SLICE_X94Y112        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    15.566 r  processor/ALU_inst/multOp_inferred__0/i___60_carry__0/O[2]
                         net (fo=2, routed)           0.619    16.185    processor/RegisterBlock_inst/L__0[0]
    SLICE_X93Y109        LUT4 (Prop_lut4_I3_O)        0.301    16.486 r  processor/RegisterBlock_inst/Result[9]_i_3/O
                         net (fo=1, routed)           0.154    16.640    processor/IfAndDec_inst/Result_reg[9]
    SLICE_X93Y109        LUT6 (Prop_lut6_I3_O)        0.124    16.764 r  processor/IfAndDec_inst/Result[9]_i_1/O
                         net (fo=1, routed)           0.000    16.764    processor/ALU_inst/D[9]
    SLICE_X93Y109        FDRE                                         r  processor/ALU_inst/Result_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      4.000     4.000 f  
    H16                                               0.000     4.000 f  clk (IN)
                         net (fo=0)                   0.000     4.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     5.380 f  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293     7.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.764 f  clk_IBUF_BUFG_inst/O
                         net (fo=1790, routed)        1.778     9.543    processor/ALU_inst/clk_IBUF_BUFG
    SLICE_X93Y109        FDRE                                         r  processor/ALU_inst/Result_reg[9]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            processor/ALU_inst/Result_reg[15]/D
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        16.707ns  (logic 5.038ns (30.156%)  route 11.669ns (69.844%))
  Logic Levels:           11  (CARRY4=4 IBUF=1 LDCE=1 LUT4=2 LUT6=3)
  Clock Path Skew:        5.541ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.541ns = ( 9.541 - 4.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M20                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    M20                  IBUF (Prop_ibuf_I_O)         1.542     1.542 r  reset_IBUF_inst/O
                         net (fo=1816, routed)        5.725     7.267    processor/IfAndDec_inst/reset_IBUF
    SLICE_X90Y98         LDCE (SetClr_ldce_CLR_Q)     0.898     8.165 f  processor/IfAndDec_inst/KK_const_reg[4]/Q
                         net (fo=30, routed)          3.196    11.362    processor/IfAndDec_inst/ram_2k_generate.akv7.kcpsm6_rom[4]
    SLICE_X99Y108        LUT6 (Prop_lut6_I0_O)        0.124    11.486 f  processor/IfAndDec_inst/i___0_carry__0_i_3/O
                         net (fo=2, routed)           0.766    12.252    processor/IfAndDec_inst/Data_Out_x_reg[0]_0[0]
    SLICE_X96Y110        LUT6 (Prop_lut6_I0_O)        0.124    12.376 r  processor/IfAndDec_inst/i___0_carry__0_i_7/O
                         net (fo=1, routed)           0.000    12.376    processor/ALU_inst/multOp_inferred__0/i___60_carry_1[1]
    SLICE_X96Y110        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.909 r  processor/ALU_inst/multOp_inferred__0/i___0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.909    processor/ALU_inst/multOp_inferred__0/i___0_carry__0_n_0
    SLICE_X96Y111        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    13.232 r  processor/ALU_inst/multOp_inferred__0/i___0_carry__1/O[1]
                         net (fo=2, routed)           0.584    13.816    processor/IfAndDec_inst/i___60_carry__0_i_5_0[1]
    SLICE_X93Y111        LUT4 (Prop_lut4_I1_O)        0.306    14.122 f  processor/IfAndDec_inst/i___60_carry__0_i_12/O
                         net (fo=2, routed)           0.418    14.540    processor/IfAndDec_inst/i___60_carry__0_i_12_n_0
    SLICE_X93Y113        LUT4 (Prop_lut4_I0_O)        0.124    14.664 r  processor/IfAndDec_inst/i___60_carry__1_i_4/O
                         net (fo=2, routed)           0.647    15.312    processor/ALU_inst/Result_reg[14]_2[0]
    SLICE_X94Y113        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    15.862 r  processor/ALU_inst/multOp_inferred__0/i___60_carry__1/CO[3]
                         net (fo=1, routed)           0.000    15.862    processor/ALU_inst/multOp_inferred__0/i___60_carry__1_n_0
    SLICE_X94Y114        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    16.081 r  processor/ALU_inst/multOp_inferred__0/i___60_carry__2/O[0]
                         net (fo=2, routed)           0.332    16.412    processor/IfAndDec_inst/L__0[14]
    SLICE_X96Y115        LUT6 (Prop_lut6_I2_O)        0.295    16.707 r  processor/IfAndDec_inst/Result[15]_i_2/O
                         net (fo=1, routed)           0.000    16.707    processor/ALU_inst/D[15]
    SLICE_X96Y115        FDRE                                         r  processor/ALU_inst/Result_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      4.000     4.000 f  
    H16                                               0.000     4.000 f  clk (IN)
                         net (fo=0)                   0.000     4.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     5.380 f  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293     7.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.764 f  clk_IBUF_BUFG_inst/O
                         net (fo=1790, routed)        1.776     9.541    processor/ALU_inst/clk_IBUF_BUFG
    SLICE_X96Y115        FDRE                                         r  processor/ALU_inst/Result_reg[15]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            processor/ALU_inst/Result_reg[7]/D
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        16.662ns  (logic 4.804ns (28.834%)  route 11.858ns (71.166%))
  Logic Levels:           12  (CARRY4=3 IBUF=1 LDCE=1 LUT2=1 LUT4=1 LUT5=1 LUT6=3 MUXF7=1)
  Clock Path Skew:        5.546ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.546ns = ( 9.546 - 4.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M20                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    M20                  IBUF (Prop_ibuf_I_O)         1.542     1.542 r  reset_IBUF_inst/O
                         net (fo=1816, routed)        5.725     7.267    processor/IfAndDec_inst/reset_IBUF
    SLICE_X91Y98         LDCE (SetClr_ldce_CLR_Q)     0.885     8.152 f  processor/IfAndDec_inst/KK_const_reg[3]/Q
                         net (fo=53, routed)          3.289    11.441    processor/IfAndDec_inst/ram_2k_generate.akv7.kcpsm6_rom[3]
    SLICE_X98Y113        LUT2 (Prop_lut2_I0_O)        0.124    11.565 f  processor/IfAndDec_inst/i___30_carry_i_8/O
                         net (fo=1, routed)           0.555    12.120    processor/IfAndDec_inst/i___30_carry_i_8_n_0
    SLICE_X95Y111        LUT6 (Prop_lut6_I1_O)        0.124    12.244 r  processor/IfAndDec_inst/i___30_carry_i_4/O
                         net (fo=1, routed)           0.000    12.244    processor/ALU_inst/i___60_carry_i_5_1[3]
    SLICE_X95Y111        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    12.645 r  processor/ALU_inst/multOp_inferred__0/i___30_carry/CO[3]
                         net (fo=1, routed)           0.000    12.645    processor/ALU_inst/multOp_inferred__0/i___30_carry_n_0
    SLICE_X95Y112        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    12.867 r  processor/ALU_inst/multOp_inferred__0/i___30_carry__0/O[0]
                         net (fo=2, routed)           0.566    13.433    processor/ALU_inst/Data_Out_x_reg[5]_0[0]
    SLICE_X95Y109        LUT4 (Prop_lut4_I3_O)        0.299    13.732 r  processor/ALU_inst/i___60_carry__0_i_4/O
                         net (fo=2, routed)           0.458    14.190    processor/ALU_inst/i___60_carry__0_i_4_n_0
    SLICE_X94Y112        LUT5 (Prop_lut5_I0_O)        0.124    14.314 r  processor/ALU_inst/i___60_carry__0_i_8/O
                         net (fo=1, routed)           0.000    14.314    processor/ALU_inst/i___60_carry__0_i_8_n_0
    SLICE_X94Y112        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.252    14.566 r  processor/ALU_inst/multOp_inferred__0/i___60_carry__0/O[0]
                         net (fo=2, routed)           0.770    15.336    processor/IfAndDec_inst/L__0[7]
    SLICE_X95Y107        LUT6 (Prop_lut6_I5_O)        0.295    15.631 f  processor/IfAndDec_inst/Result[7]_i_12/O
                         net (fo=1, routed)           0.000    15.631    processor/IfAndDec_inst/Result[7]_i_12_n_0
    SLICE_X95Y107        MUXF7 (Prop_muxf7_I0_O)      0.238    15.869 f  processor/IfAndDec_inst/Result_reg[7]_i_8/O
                         net (fo=1, routed)           0.495    16.364    processor/IfAndDec_inst/Result_reg[7]_i_8_n_0
    SLICE_X94Y107        LUT6 (Prop_lut6_I5_O)        0.298    16.662 r  processor/IfAndDec_inst/Result[7]_i_2/O
                         net (fo=1, routed)           0.000    16.662    processor/ALU_inst/D[7]
    SLICE_X94Y107        FDRE                                         r  processor/ALU_inst/Result_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      4.000     4.000 f  
    H16                                               0.000     4.000 f  clk (IN)
                         net (fo=0)                   0.000     4.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     5.380 f  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293     7.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.764 f  clk_IBUF_BUFG_inst/O
                         net (fo=1790, routed)        1.781     9.546    processor/ALU_inst/clk_IBUF_BUFG
    SLICE_X94Y107        FDRE                                         r  processor/ALU_inst/Result_reg[7]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            processor/ALU_inst/Result_reg[10]/D
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        16.562ns  (logic 4.933ns (29.786%)  route 11.629ns (70.214%))
  Logic Levels:           11  (CARRY4=3 IBUF=1 LDCE=1 LUT4=1 LUT5=1 LUT6=4)
  Clock Path Skew:        5.541ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.541ns = ( 9.541 - 4.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M20                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    M20                  IBUF (Prop_ibuf_I_O)         1.542     1.542 r  reset_IBUF_inst/O
                         net (fo=1816, routed)        5.725     7.267    processor/IfAndDec_inst/reset_IBUF
    SLICE_X90Y98         LDCE (SetClr_ldce_CLR_Q)     0.898     8.165 f  processor/IfAndDec_inst/KK_const_reg[4]/Q
                         net (fo=30, routed)          3.196    11.362    processor/IfAndDec_inst/ram_2k_generate.akv7.kcpsm6_rom[4]
    SLICE_X99Y108        LUT6 (Prop_lut6_I0_O)        0.124    11.486 f  processor/IfAndDec_inst/i___0_carry__0_i_3/O
                         net (fo=2, routed)           0.766    12.252    processor/IfAndDec_inst/Data_Out_x_reg[0]_0[0]
    SLICE_X96Y110        LUT6 (Prop_lut6_I0_O)        0.124    12.376 r  processor/IfAndDec_inst/i___0_carry__0_i_7/O
                         net (fo=1, routed)           0.000    12.376    processor/ALU_inst/multOp_inferred__0/i___60_carry_1[1]
    SLICE_X96Y110        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.909 r  processor/ALU_inst/multOp_inferred__0/i___0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.909    processor/ALU_inst/multOp_inferred__0/i___0_carry__0_n_0
    SLICE_X96Y111        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    13.128 r  processor/ALU_inst/multOp_inferred__0/i___0_carry__1/O[0]
                         net (fo=2, routed)           0.454    13.582    processor/IfAndDec_inst/i___60_carry__0_i_5_0[0]
    SLICE_X94Y110        LUT4 (Prop_lut4_I2_O)        0.295    13.877 r  processor/IfAndDec_inst/i___60_carry__0_i_11/O
                         net (fo=2, routed)           0.173    14.050    processor/IfAndDec_inst/i___60_carry__0_i_11_n_0
    SLICE_X94Y110        LUT6 (Prop_lut6_I3_O)        0.124    14.174 r  processor/IfAndDec_inst/i___60_carry__0_i_3/O
                         net (fo=2, routed)           0.690    14.864    processor/IfAndDec_inst/Data_Out_x_reg[6]_0[0]
    SLICE_X94Y112        LUT5 (Prop_lut5_I0_O)        0.124    14.988 r  processor/IfAndDec_inst/i___60_carry__0_i_7/O
                         net (fo=1, routed)           0.000    14.988    processor/ALU_inst/Result_reg[10]_3[0]
    SLICE_X94Y112        CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643    15.631 r  processor/ALU_inst/multOp_inferred__0/i___60_carry__0/O[3]
                         net (fo=2, routed)           0.624    16.255    processor/IfAndDec_inst/L__0[9]
    SLICE_X98Y115        LUT6 (Prop_lut6_I2_O)        0.307    16.562 r  processor/IfAndDec_inst/Result[10]_i_1/O
                         net (fo=1, routed)           0.000    16.562    processor/ALU_inst/D[10]
    SLICE_X98Y115        FDRE                                         r  processor/ALU_inst/Result_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      4.000     4.000 f  
    H16                                               0.000     4.000 f  clk (IN)
                         net (fo=0)                   0.000     4.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     5.380 f  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293     7.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.764 f  clk_IBUF_BUFG_inst/O
                         net (fo=1790, routed)        1.776     9.541    processor/ALU_inst/clk_IBUF_BUFG
    SLICE_X98Y115        FDRE                                         r  processor/ALU_inst/Result_reg[10]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            processor/ALU_inst/Result_reg[8]/D
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        16.421ns  (logic 4.519ns (27.521%)  route 11.902ns (72.479%))
  Logic Levels:           11  (CARRY4=3 IBUF=1 LDCE=1 LUT4=1 LUT5=1 LUT6=4)
  Clock Path Skew:        5.543ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.543ns = ( 9.543 - 4.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M20                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    M20                  IBUF (Prop_ibuf_I_O)         1.542     1.542 r  reset_IBUF_inst/O
                         net (fo=1816, routed)        5.725     7.267    processor/IfAndDec_inst/reset_IBUF
    SLICE_X90Y98         LDCE (SetClr_ldce_CLR_Q)     0.898     8.165 f  processor/IfAndDec_inst/KK_const_reg[4]/Q
                         net (fo=30, routed)          3.196    11.362    processor/IfAndDec_inst/ram_2k_generate.akv7.kcpsm6_rom[4]
    SLICE_X99Y108        LUT6 (Prop_lut6_I0_O)        0.124    11.486 f  processor/IfAndDec_inst/i___0_carry__0_i_3/O
                         net (fo=2, routed)           0.766    12.252    processor/IfAndDec_inst/Data_Out_x_reg[0]_0[0]
    SLICE_X96Y110        LUT6 (Prop_lut6_I0_O)        0.124    12.376 r  processor/IfAndDec_inst/i___0_carry__0_i_7/O
                         net (fo=1, routed)           0.000    12.376    processor/ALU_inst/multOp_inferred__0/i___60_carry_1[1]
    SLICE_X96Y110        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.909 r  processor/ALU_inst/multOp_inferred__0/i___0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.909    processor/ALU_inst/multOp_inferred__0/i___0_carry__0_n_0
    SLICE_X96Y111        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    13.128 r  processor/ALU_inst/multOp_inferred__0/i___0_carry__1/O[0]
                         net (fo=2, routed)           0.454    13.582    processor/IfAndDec_inst/i___60_carry__0_i_5_0[0]
    SLICE_X94Y110        LUT4 (Prop_lut4_I2_O)        0.295    13.877 r  processor/IfAndDec_inst/i___60_carry__0_i_11/O
                         net (fo=2, routed)           0.173    14.050    processor/IfAndDec_inst/i___60_carry__0_i_11_n_0
    SLICE_X94Y110        LUT6 (Prop_lut6_I3_O)        0.124    14.174 r  processor/IfAndDec_inst/i___60_carry__0_i_3/O
                         net (fo=2, routed)           0.690    14.864    processor/IfAndDec_inst/Data_Out_x_reg[6]_0[0]
    SLICE_X94Y112        LUT5 (Prop_lut5_I0_O)        0.124    14.988 r  processor/IfAndDec_inst/i___60_carry__0_i_7/O
                         net (fo=1, routed)           0.000    14.988    processor/ALU_inst/Result_reg[10]_3[0]
    SLICE_X94Y112        CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.230    15.218 r  processor/ALU_inst/multOp_inferred__0/i___60_carry__0/O[1]
                         net (fo=2, routed)           0.897    16.115    processor/IfAndDec_inst/L__0[8]
    SLICE_X92Y109        LUT6 (Prop_lut6_I4_O)        0.306    16.421 r  processor/IfAndDec_inst/Result[8]_i_1/O
                         net (fo=1, routed)           0.000    16.421    processor/ALU_inst/D[8]
    SLICE_X92Y109        FDRE                                         r  processor/ALU_inst/Result_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      4.000     4.000 f  
    H16                                               0.000     4.000 f  clk (IN)
                         net (fo=0)                   0.000     4.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     5.380 f  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293     7.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.764 f  clk_IBUF_BUFG_inst/O
                         net (fo=1790, routed)        1.778     9.543    processor/ALU_inst/clk_IBUF_BUFG
    SLICE_X92Y109        FDRE                                         r  processor/ALU_inst/Result_reg[8]/C  (IS_INVERTED)





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 processor/IfAndDec_inst/Branch_Addr_reg[8]/G
                            (positive level-sensitive latch)
  Destination:            processor/PFC_inst/programflowcontrol.stackmem_reg[20][8]/D
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.417ns  (logic 0.290ns (69.503%)  route 0.127ns (30.497%))
  Logic Levels:           2  (LDCE=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y85         LDCE                         0.000     0.000 r  processor/IfAndDec_inst/Branch_Addr_reg[8]/G
    SLICE_X90Y85         LDCE (EnToQ_ldce_G_Q)        0.245     0.245 r  processor/IfAndDec_inst/Branch_Addr_reg[8]/Q
                         net (fo=33, routed)          0.127     0.372    processor/PFC_inst/programflowcontrol.stackmem_reg[2][11]_0[8]
    SLICE_X91Y84         LUT5 (Prop_lut5_I2_O)        0.045     0.417 r  processor/PFC_inst/programflowcontrol.stackmem[20][8]_i_1/O
                         net (fo=1, routed)           0.000     0.417    processor/PFC_inst/data11[8]
    SLICE_X91Y84         FDCE                                         r  processor/PFC_inst/programflowcontrol.stackmem_reg[20][8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      4.000     4.000 f  
    H16                                               0.000     4.000 f  clk (IN)
                         net (fo=0)                   0.000     4.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     4.406 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     5.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     5.342 f  clk_IBUF_BUFG_inst/O
                         net (fo=1790, routed)        0.870     6.212    processor/PFC_inst/clk_IBUF_BUFG
    SLICE_X91Y84         FDCE                                         r  processor/PFC_inst/programflowcontrol.stackmem_reg[20][8]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 processor/IfAndDec_inst/Instr_code_reg[2]/G
                            (positive level-sensitive latch)
  Destination:            processor/PFC_inst/IOrd_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.524ns  (logic 0.296ns (56.474%)  route 0.228ns (43.526%))
  Logic Levels:           2  (LDCE=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y98         LDCE                         0.000     0.000 r  processor/IfAndDec_inst/Instr_code_reg[2]/G
    SLICE_X92Y98         LDCE (EnToQ_ldce_G_Q)        0.251     0.251 f  processor/IfAndDec_inst/Instr_code_reg[2]/Q
                         net (fo=84, routed)          0.228     0.479    processor/Instr_code[2]
    SLICE_X90Y101        LUT5 (Prop_lut5_I1_O)        0.045     0.524 r  processor/IOrd_i_1/O
                         net (fo=1, routed)           0.000     0.524    processor/PFC_inst/IOrd_reg_1
    SLICE_X90Y101        FDCE                                         r  processor/PFC_inst/IOrd_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=1790, routed)        0.963     2.305    processor/PFC_inst/clk_IBUF_BUFG
    SLICE_X90Y101        FDCE                                         r  processor/PFC_inst/IOrd_reg/C

Slack:                    inf
  Source:                 processor/IfAndDec_inst/Branch_Addr_reg[10]/G
                            (positive level-sensitive latch)
  Destination:            processor/PFC_inst/programflowcontrol.stackmem_reg[21][10]/D
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.525ns  (logic 0.290ns (55.216%)  route 0.235ns (44.784%))
  Logic Levels:           2  (LDCE=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y89         LDCE                         0.000     0.000 r  processor/IfAndDec_inst/Branch_Addr_reg[10]/G
    SLICE_X90Y89         LDCE (EnToQ_ldce_G_Q)        0.245     0.245 r  processor/IfAndDec_inst/Branch_Addr_reg[10]/Q
                         net (fo=33, routed)          0.235     0.480    processor/PFC_inst/programflowcontrol.stackmem_reg[2][11]_0[10]
    SLICE_X92Y84         LUT5 (Prop_lut5_I2_O)        0.045     0.525 r  processor/PFC_inst/programflowcontrol.stackmem[21][10]_i_1/O
                         net (fo=1, routed)           0.000     0.525    processor/PFC_inst/data10[10]
    SLICE_X92Y84         FDCE                                         r  processor/PFC_inst/programflowcontrol.stackmem_reg[21][10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      4.000     4.000 f  
    H16                                               0.000     4.000 f  clk (IN)
                         net (fo=0)                   0.000     4.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     4.406 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     5.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     5.342 f  clk_IBUF_BUFG_inst/O
                         net (fo=1790, routed)        0.870     6.212    processor/PFC_inst/clk_IBUF_BUFG
    SLICE_X92Y84         FDCE                                         r  processor/PFC_inst/programflowcontrol.stackmem_reg[21][10]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 processor/IfAndDec_inst/Branch_Addr_reg[8]/G
                            (positive level-sensitive latch)
  Destination:            processor/PFC_inst/programflowcontrol.stackmem_reg[13][8]/D
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.548ns  (logic 0.290ns (52.905%)  route 0.258ns (47.095%))
  Logic Levels:           2  (LDCE=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y85         LDCE                         0.000     0.000 r  processor/IfAndDec_inst/Branch_Addr_reg[8]/G
    SLICE_X90Y85         LDCE (EnToQ_ldce_G_Q)        0.245     0.245 r  processor/IfAndDec_inst/Branch_Addr_reg[8]/Q
                         net (fo=33, routed)          0.258     0.503    processor/PFC_inst/programflowcontrol.stackmem_reg[2][11]_0[8]
    SLICE_X90Y83         LUT5 (Prop_lut5_I2_O)        0.045     0.548 r  processor/PFC_inst/programflowcontrol.stackmem[13][8]_i_1/O
                         net (fo=1, routed)           0.000     0.548    processor/PFC_inst/data18[8]
    SLICE_X90Y83         FDCE                                         r  processor/PFC_inst/programflowcontrol.stackmem_reg[13][8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      4.000     4.000 f  
    H16                                               0.000     4.000 f  clk (IN)
                         net (fo=0)                   0.000     4.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     4.406 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     5.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     5.342 f  clk_IBUF_BUFG_inst/O
                         net (fo=1790, routed)        0.869     6.211    processor/PFC_inst/clk_IBUF_BUFG
    SLICE_X90Y83         FDCE                                         r  processor/PFC_inst/programflowcontrol.stackmem_reg[13][8]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 processor/IfAndDec_inst/Branch_Addr_reg[7]/G
                            (positive level-sensitive latch)
  Destination:            processor/PFC_inst/programflowcontrol.stackmem_reg[13][7]/D
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.549ns  (logic 0.290ns (52.801%)  route 0.259ns (47.199%))
  Logic Levels:           2  (LDCE=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y85         LDCE                         0.000     0.000 r  processor/IfAndDec_inst/Branch_Addr_reg[7]/G
    SLICE_X90Y85         LDCE (EnToQ_ldce_G_Q)        0.245     0.245 r  processor/IfAndDec_inst/Branch_Addr_reg[7]/Q
                         net (fo=33, routed)          0.259     0.504    processor/PFC_inst/programflowcontrol.stackmem_reg[2][11]_0[7]
    SLICE_X91Y82         LUT5 (Prop_lut5_I2_O)        0.045     0.549 r  processor/PFC_inst/programflowcontrol.stackmem[13][7]_i_1/O
                         net (fo=1, routed)           0.000     0.549    processor/PFC_inst/data18[7]
    SLICE_X91Y82         FDCE                                         r  processor/PFC_inst/programflowcontrol.stackmem_reg[13][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      4.000     4.000 f  
    H16                                               0.000     4.000 f  clk (IN)
                         net (fo=0)                   0.000     4.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     4.406 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     5.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     5.342 f  clk_IBUF_BUFG_inst/O
                         net (fo=1790, routed)        0.868     6.210    processor/PFC_inst/clk_IBUF_BUFG
    SLICE_X91Y82         FDCE                                         r  processor/PFC_inst/programflowcontrol.stackmem_reg[13][7]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 processor/IfAndDec_inst/Branch_Addr_reg[4]/G
                            (positive level-sensitive latch)
  Destination:            processor/PFC_inst/programflowcontrol.stackmem_reg[22][4]/D
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.570ns  (logic 0.290ns (50.836%)  route 0.280ns (49.164%))
  Logic Levels:           2  (LDCE=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y89         LDCE                         0.000     0.000 r  processor/IfAndDec_inst/Branch_Addr_reg[4]/G
    SLICE_X90Y89         LDCE (EnToQ_ldce_G_Q)        0.245     0.245 r  processor/IfAndDec_inst/Branch_Addr_reg[4]/Q
                         net (fo=33, routed)          0.280     0.525    processor/PFC_inst/programflowcontrol.stackmem_reg[2][11]_0[4]
    SLICE_X90Y82         LUT5 (Prop_lut5_I2_O)        0.045     0.570 r  processor/PFC_inst/programflowcontrol.stackmem[22][4]_i_1/O
                         net (fo=1, routed)           0.000     0.570    processor/PFC_inst/data9[4]
    SLICE_X90Y82         FDCE                                         r  processor/PFC_inst/programflowcontrol.stackmem_reg[22][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      4.000     4.000 f  
    H16                                               0.000     4.000 f  clk (IN)
                         net (fo=0)                   0.000     4.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     4.406 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     5.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     5.342 f  clk_IBUF_BUFG_inst/O
                         net (fo=1790, routed)        0.868     6.210    processor/PFC_inst/clk_IBUF_BUFG
    SLICE_X90Y82         FDCE                                         r  processor/PFC_inst/programflowcontrol.stackmem_reg[22][4]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 processor/ALU_inst/ALU_Result_reg[10]/G
                            (positive level-sensitive latch)
  Destination:            processor/RegisterBlock_inst/Tarolo_reg[11][10]/D
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.575ns  (logic 0.203ns (35.283%)  route 0.372ns (64.717%))
  Logic Levels:           2  (LDCE=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y112        LDCE                         0.000     0.000 r  processor/ALU_inst/ALU_Result_reg[10]/G
    SLICE_X88Y112        LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  processor/ALU_inst/ALU_Result_reg[10]/Q
                         net (fo=1, routed)           0.173     0.331    processor/PFC_inst/Tarolo_reg[0][15]_1[10]
    SLICE_X88Y112        LUT6 (Prop_lut6_I5_O)        0.045     0.376 r  processor/PFC_inst/Tarolo[0][10]_i_1/O
                         net (fo=16, routed)          0.200     0.575    processor/RegisterBlock_inst/Tarolo_reg[0][15]_1[10]
    SLICE_X84Y112        FDRE                                         r  processor/RegisterBlock_inst/Tarolo_reg[11][10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      4.000     4.000 f  
    H16                                               0.000     4.000 f  clk (IN)
                         net (fo=0)                   0.000     4.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     4.406 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     5.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     5.342 f  clk_IBUF_BUFG_inst/O
                         net (fo=1790, routed)        0.934     6.276    processor/RegisterBlock_inst/clk_IBUF_BUFG
    SLICE_X84Y112        FDRE                                         r  processor/RegisterBlock_inst/Tarolo_reg[11][10]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 processor/IfAndDec_inst/Branch_Addr_reg[4]/G
                            (positive level-sensitive latch)
  Destination:            processor/PFC_inst/programflowcontrol.stackmem_reg[13][4]/D
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.579ns  (logic 0.290ns (50.047%)  route 0.289ns (49.953%))
  Logic Levels:           2  (LDCE=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y89         LDCE                         0.000     0.000 r  processor/IfAndDec_inst/Branch_Addr_reg[4]/G
    SLICE_X90Y89         LDCE (EnToQ_ldce_G_Q)        0.245     0.245 r  processor/IfAndDec_inst/Branch_Addr_reg[4]/Q
                         net (fo=33, routed)          0.289     0.534    processor/PFC_inst/programflowcontrol.stackmem_reg[2][11]_0[4]
    SLICE_X90Y82         LUT5 (Prop_lut5_I2_O)        0.045     0.579 r  processor/PFC_inst/programflowcontrol.stackmem[13][4]_i_1/O
                         net (fo=1, routed)           0.000     0.579    processor/PFC_inst/data18[4]
    SLICE_X90Y82         FDCE                                         r  processor/PFC_inst/programflowcontrol.stackmem_reg[13][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      4.000     4.000 f  
    H16                                               0.000     4.000 f  clk (IN)
                         net (fo=0)                   0.000     4.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     4.406 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     5.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     5.342 f  clk_IBUF_BUFG_inst/O
                         net (fo=1790, routed)        0.868     6.210    processor/PFC_inst/clk_IBUF_BUFG
    SLICE_X90Y82         FDCE                                         r  processor/PFC_inst/programflowcontrol.stackmem_reg[13][4]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 processor/IfAndDec_inst/Branch_Addr_reg[6]/G
                            (positive level-sensitive latch)
  Destination:            processor/PFC_inst/programflowcontrol.stackmem_reg[13][6]/D
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.588ns  (logic 0.290ns (49.339%)  route 0.298ns (50.661%))
  Logic Levels:           2  (LDCE=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y85         LDCE                         0.000     0.000 r  processor/IfAndDec_inst/Branch_Addr_reg[6]/G
    SLICE_X90Y85         LDCE (EnToQ_ldce_G_Q)        0.245     0.245 r  processor/IfAndDec_inst/Branch_Addr_reg[6]/Q
                         net (fo=33, routed)          0.298     0.543    processor/PFC_inst/programflowcontrol.stackmem_reg[2][11]_0[6]
    SLICE_X93Y83         LUT5 (Prop_lut5_I2_O)        0.045     0.588 r  processor/PFC_inst/programflowcontrol.stackmem[13][6]_i_1/O
                         net (fo=1, routed)           0.000     0.588    processor/PFC_inst/data18[6]
    SLICE_X93Y83         FDCE                                         r  processor/PFC_inst/programflowcontrol.stackmem_reg[13][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      4.000     4.000 f  
    H16                                               0.000     4.000 f  clk (IN)
                         net (fo=0)                   0.000     4.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     4.406 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     5.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     5.342 f  clk_IBUF_BUFG_inst/O
                         net (fo=1790, routed)        0.869     6.211    processor/PFC_inst/clk_IBUF_BUFG
    SLICE_X93Y83         FDCE                                         r  processor/PFC_inst/programflowcontrol.stackmem_reg[13][6]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 processor/IfAndDec_inst/Branch_Addr_reg[8]/G
                            (positive level-sensitive latch)
  Destination:            processor/PFC_inst/programflowcontrol.stackmem_reg[22][8]/D
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.592ns  (logic 0.290ns (49.018%)  route 0.302ns (50.982%))
  Logic Levels:           2  (LDCE=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y85         LDCE                         0.000     0.000 r  processor/IfAndDec_inst/Branch_Addr_reg[8]/G
    SLICE_X90Y85         LDCE (EnToQ_ldce_G_Q)        0.245     0.245 r  processor/IfAndDec_inst/Branch_Addr_reg[8]/Q
                         net (fo=33, routed)          0.302     0.547    processor/PFC_inst/programflowcontrol.stackmem_reg[2][11]_0[8]
    SLICE_X91Y83         LUT5 (Prop_lut5_I2_O)        0.045     0.592 r  processor/PFC_inst/programflowcontrol.stackmem[22][8]_i_1/O
                         net (fo=1, routed)           0.000     0.592    processor/PFC_inst/data9[8]
    SLICE_X91Y83         FDCE                                         r  processor/PFC_inst/programflowcontrol.stackmem_reg[22][8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      4.000     4.000 f  
    H16                                               0.000     4.000 f  clk (IN)
                         net (fo=0)                   0.000     4.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     4.406 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     5.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     5.342 f  clk_IBUF_BUFG_inst/O
                         net (fo=1790, routed)        0.869     6.211    processor/PFC_inst/clk_IBUF_BUFG
    SLICE_X91Y83         FDCE                                         r  processor/PFC_inst/programflowcontrol.stackmem_reg[22][8]/C  (IS_INVERTED)





