Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (win64) Build 2902540 Wed May 27 19:54:49 MDT 2020
| Date         : Thu Jan 16 04:01:55 2025
| Host         : Arif running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file userinterface_module_timing_summary_routed.rpt -pb userinterface_module_timing_summary_routed.pb -rpx userinterface_module_timing_summary_routed.rpx -warn_on_violation
| Design       : userinterface_module
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (21)
6. checking no_output_delay (28)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (21)
-------------------------------
 There are 21 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (28)
--------------------------------
 There are 28 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      3.504        0.000                      0                  138        0.249        0.000                      0                  138        4.500        0.000                       0                    75  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
Xclk   {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
Xclk                3.504        0.000                      0                  138        0.249        0.000                      0                  138        4.500        0.000                       0                    75  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  Xclk
  To Clock:  Xclk

Setup :            0  Failing Endpoints,  Worst Slack        3.504ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.249ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.504ns  (required time - arrival time)
  Source:                 cycle_counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by Xclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            input_circle_status_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by Xclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Xclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (Xclk rise@10.000ns - Xclk rise@0.000ns)
  Data Path Delay:        6.454ns  (logic 1.215ns (18.826%)  route 5.239ns (81.174%))
  Logic Levels:           4  (LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.145ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Xclk rise edge)       0.000     0.000 r  
    W5                                                0.000     0.000 r  Xclk (IN)
                         net (fo=0)                   0.000     0.000    Xclk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  Xclk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    Xclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  Xclk_IBUF_BUFG_inst/O
                         net (fo=74, routed)          1.624     5.145    Xclk_IBUF_BUFG
    SLICE_X4Y31          FDRE                                         r  cycle_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y31          FDRE (Prop_fdre_C_Q)         0.456     5.601 r  cycle_counter_reg[1]/Q
                         net (fo=17, routed)          2.301     7.902    cycle_counter_reg[1]
    SLICE_X65Y40         LUT6 (Prop_lut6_I2_O)        0.124     8.026 r  input_circle_status[15]_i_22/O
                         net (fo=1, routed)           2.347    10.374    input_circle_status[15]_i_22_n_0
    SLICE_X2Y29          LUT6 (Prop_lut6_I5_O)        0.124    10.498 r  input_circle_status[15]_i_7/O
                         net (fo=1, routed)           0.000    10.498    input_circle_status[15]_i_7_n_0
    SLICE_X2Y29          MUXF7 (Prop_muxf7_I1_O)      0.214    10.712 r  input_circle_status_reg[15]_i_2/O
                         net (fo=16, routed)          0.590    11.302    input_circle_status1
    SLICE_X3Y29          LUT6 (Prop_lut6_I0_O)        0.297    11.599 r  input_circle_status[12]_i_1/O
                         net (fo=1, routed)           0.000    11.599    input_circle_status[12]_i_1_n_0
    SLICE_X3Y29          FDRE                                         r  input_circle_status_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock Xclk rise edge)      10.000    10.000 r  
    W5                                                0.000    10.000 r  Xclk (IN)
                         net (fo=0)                   0.000    10.000    Xclk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  Xclk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    Xclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  Xclk_IBUF_BUFG_inst/O
                         net (fo=74, routed)          1.508    14.849    Xclk_IBUF_BUFG
    SLICE_X3Y29          FDRE                                         r  input_circle_status_reg[12]/C
                         clock pessimism              0.260    15.109    
                         clock uncertainty           -0.035    15.074    
    SLICE_X3Y29          FDRE (Setup_fdre_C_D)        0.029    15.103    input_circle_status_reg[12]
  -------------------------------------------------------------------
                         required time                         15.103    
                         arrival time                         -11.599    
  -------------------------------------------------------------------
                         slack                                  3.504    

Slack (MET) :             3.509ns  (required time - arrival time)
  Source:                 cycle_counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by Xclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            input_circle_status_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by Xclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Xclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (Xclk rise@10.000ns - Xclk rise@0.000ns)
  Data Path Delay:        6.451ns  (logic 1.215ns (18.835%)  route 5.236ns (81.165%))
  Logic Levels:           4  (LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.145ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Xclk rise edge)       0.000     0.000 r  
    W5                                                0.000     0.000 r  Xclk (IN)
                         net (fo=0)                   0.000     0.000    Xclk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  Xclk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    Xclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  Xclk_IBUF_BUFG_inst/O
                         net (fo=74, routed)          1.624     5.145    Xclk_IBUF_BUFG
    SLICE_X4Y31          FDRE                                         r  cycle_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y31          FDRE (Prop_fdre_C_Q)         0.456     5.601 r  cycle_counter_reg[1]/Q
                         net (fo=17, routed)          2.301     7.902    cycle_counter_reg[1]
    SLICE_X65Y40         LUT6 (Prop_lut6_I2_O)        0.124     8.026 r  input_circle_status[15]_i_22/O
                         net (fo=1, routed)           2.347    10.374    input_circle_status[15]_i_22_n_0
    SLICE_X2Y29          LUT6 (Prop_lut6_I5_O)        0.124    10.498 r  input_circle_status[15]_i_7/O
                         net (fo=1, routed)           0.000    10.498    input_circle_status[15]_i_7_n_0
    SLICE_X2Y29          MUXF7 (Prop_muxf7_I1_O)      0.214    10.712 r  input_circle_status_reg[15]_i_2/O
                         net (fo=16, routed)          0.587    11.299    input_circle_status1
    SLICE_X3Y29          LUT6 (Prop_lut6_I0_O)        0.297    11.596 r  input_circle_status[2]_i_1/O
                         net (fo=1, routed)           0.000    11.596    input_circle_status[2]_i_1_n_0
    SLICE_X3Y29          FDRE                                         r  input_circle_status_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock Xclk rise edge)      10.000    10.000 r  
    W5                                                0.000    10.000 r  Xclk (IN)
                         net (fo=0)                   0.000    10.000    Xclk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  Xclk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    Xclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  Xclk_IBUF_BUFG_inst/O
                         net (fo=74, routed)          1.508    14.849    Xclk_IBUF_BUFG
    SLICE_X3Y29          FDRE                                         r  input_circle_status_reg[2]/C
                         clock pessimism              0.260    15.109    
                         clock uncertainty           -0.035    15.074    
    SLICE_X3Y29          FDRE (Setup_fdre_C_D)        0.031    15.105    input_circle_status_reg[2]
  -------------------------------------------------------------------
                         required time                         15.105    
                         arrival time                         -11.596    
  -------------------------------------------------------------------
                         slack                                  3.509    

Slack (MET) :             3.576ns  (required time - arrival time)
  Source:                 cycle_counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by Xclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            input_circle_status_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by Xclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Xclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (Xclk rise@10.000ns - Xclk rise@0.000ns)
  Data Path Delay:        6.395ns  (logic 1.215ns (19.000%)  route 5.180ns (81.000%))
  Logic Levels:           4  (LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns = ( 14.847 - 10.000 ) 
    Source Clock Delay      (SCD):    5.145ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Xclk rise edge)       0.000     0.000 r  
    W5                                                0.000     0.000 r  Xclk (IN)
                         net (fo=0)                   0.000     0.000    Xclk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  Xclk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    Xclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  Xclk_IBUF_BUFG_inst/O
                         net (fo=74, routed)          1.624     5.145    Xclk_IBUF_BUFG
    SLICE_X4Y31          FDRE                                         r  cycle_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y31          FDRE (Prop_fdre_C_Q)         0.456     5.601 r  cycle_counter_reg[1]/Q
                         net (fo=17, routed)          2.301     7.902    cycle_counter_reg[1]
    SLICE_X65Y40         LUT6 (Prop_lut6_I2_O)        0.124     8.026 r  input_circle_status[15]_i_22/O
                         net (fo=1, routed)           2.347    10.374    input_circle_status[15]_i_22_n_0
    SLICE_X2Y29          LUT6 (Prop_lut6_I5_O)        0.124    10.498 r  input_circle_status[15]_i_7/O
                         net (fo=1, routed)           0.000    10.498    input_circle_status[15]_i_7_n_0
    SLICE_X2Y29          MUXF7 (Prop_muxf7_I1_O)      0.214    10.712 r  input_circle_status_reg[15]_i_2/O
                         net (fo=16, routed)          0.531    11.243    input_circle_status1
    SLICE_X5Y30          LUT6 (Prop_lut6_I0_O)        0.297    11.540 r  input_circle_status[6]_i_1/O
                         net (fo=1, routed)           0.000    11.540    input_circle_status[6]_i_1_n_0
    SLICE_X5Y30          FDRE                                         r  input_circle_status_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock Xclk rise edge)      10.000    10.000 r  
    W5                                                0.000    10.000 r  Xclk (IN)
                         net (fo=0)                   0.000    10.000    Xclk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  Xclk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    Xclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  Xclk_IBUF_BUFG_inst/O
                         net (fo=74, routed)          1.506    14.847    Xclk_IBUF_BUFG
    SLICE_X5Y30          FDRE                                         r  input_circle_status_reg[6]/C
                         clock pessimism              0.273    15.120    
                         clock uncertainty           -0.035    15.085    
    SLICE_X5Y30          FDRE (Setup_fdre_C_D)        0.031    15.116    input_circle_status_reg[6]
  -------------------------------------------------------------------
                         required time                         15.116    
                         arrival time                         -11.540    
  -------------------------------------------------------------------
                         slack                                  3.576    

Slack (MET) :             3.600ns  (required time - arrival time)
  Source:                 cycle_counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by Xclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            input_circle_status_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by Xclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Xclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (Xclk rise@10.000ns - Xclk rise@0.000ns)
  Data Path Delay:        6.408ns  (logic 1.215ns (18.961%)  route 5.193ns (81.039%))
  Logic Levels:           4  (LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.145ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Xclk rise edge)       0.000     0.000 r  
    W5                                                0.000     0.000 r  Xclk (IN)
                         net (fo=0)                   0.000     0.000    Xclk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  Xclk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    Xclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  Xclk_IBUF_BUFG_inst/O
                         net (fo=74, routed)          1.624     5.145    Xclk_IBUF_BUFG
    SLICE_X4Y31          FDRE                                         r  cycle_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y31          FDRE (Prop_fdre_C_Q)         0.456     5.601 r  cycle_counter_reg[1]/Q
                         net (fo=17, routed)          2.301     7.902    cycle_counter_reg[1]
    SLICE_X65Y40         LUT6 (Prop_lut6_I2_O)        0.124     8.026 r  input_circle_status[15]_i_22/O
                         net (fo=1, routed)           2.347    10.374    input_circle_status[15]_i_22_n_0
    SLICE_X2Y29          LUT6 (Prop_lut6_I5_O)        0.124    10.498 r  input_circle_status[15]_i_7/O
                         net (fo=1, routed)           0.000    10.498    input_circle_status[15]_i_7_n_0
    SLICE_X2Y29          MUXF7 (Prop_muxf7_I1_O)      0.214    10.712 r  input_circle_status_reg[15]_i_2/O
                         net (fo=16, routed)          0.544    11.256    input_circle_status1
    SLICE_X2Y29          LUT6 (Prop_lut6_I0_O)        0.297    11.553 r  input_circle_status[4]_i_1/O
                         net (fo=1, routed)           0.000    11.553    input_circle_status[4]_i_1_n_0
    SLICE_X2Y29          FDRE                                         r  input_circle_status_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock Xclk rise edge)      10.000    10.000 r  
    W5                                                0.000    10.000 r  Xclk (IN)
                         net (fo=0)                   0.000    10.000    Xclk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  Xclk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    Xclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  Xclk_IBUF_BUFG_inst/O
                         net (fo=74, routed)          1.508    14.849    Xclk_IBUF_BUFG
    SLICE_X2Y29          FDRE                                         r  input_circle_status_reg[4]/C
                         clock pessimism              0.260    15.109    
                         clock uncertainty           -0.035    15.074    
    SLICE_X2Y29          FDRE (Setup_fdre_C_D)        0.079    15.153    input_circle_status_reg[4]
  -------------------------------------------------------------------
                         required time                         15.153    
                         arrival time                         -11.553    
  -------------------------------------------------------------------
                         slack                                  3.600    

Slack (MET) :             3.617ns  (required time - arrival time)
  Source:                 cycle_counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by Xclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            input_circle_status_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by Xclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Xclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (Xclk rise@10.000ns - Xclk rise@0.000ns)
  Data Path Delay:        6.391ns  (logic 1.215ns (19.012%)  route 5.176ns (80.988%))
  Logic Levels:           4  (LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.145ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Xclk rise edge)       0.000     0.000 r  
    W5                                                0.000     0.000 r  Xclk (IN)
                         net (fo=0)                   0.000     0.000    Xclk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  Xclk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    Xclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  Xclk_IBUF_BUFG_inst/O
                         net (fo=74, routed)          1.624     5.145    Xclk_IBUF_BUFG
    SLICE_X4Y31          FDRE                                         r  cycle_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y31          FDRE (Prop_fdre_C_Q)         0.456     5.601 r  cycle_counter_reg[1]/Q
                         net (fo=17, routed)          2.301     7.902    cycle_counter_reg[1]
    SLICE_X65Y40         LUT6 (Prop_lut6_I2_O)        0.124     8.026 r  input_circle_status[15]_i_22/O
                         net (fo=1, routed)           2.347    10.374    input_circle_status[15]_i_22_n_0
    SLICE_X2Y29          LUT6 (Prop_lut6_I5_O)        0.124    10.498 r  input_circle_status[15]_i_7/O
                         net (fo=1, routed)           0.000    10.498    input_circle_status[15]_i_7_n_0
    SLICE_X2Y29          MUXF7 (Prop_muxf7_I1_O)      0.214    10.712 r  input_circle_status_reg[15]_i_2/O
                         net (fo=16, routed)          0.527    11.239    input_circle_status1
    SLICE_X2Y29          LUT6 (Prop_lut6_I0_O)        0.297    11.536 r  input_circle_status[3]_i_1/O
                         net (fo=1, routed)           0.000    11.536    input_circle_status[3]_i_1_n_0
    SLICE_X2Y29          FDRE                                         r  input_circle_status_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock Xclk rise edge)      10.000    10.000 r  
    W5                                                0.000    10.000 r  Xclk (IN)
                         net (fo=0)                   0.000    10.000    Xclk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  Xclk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    Xclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  Xclk_IBUF_BUFG_inst/O
                         net (fo=74, routed)          1.508    14.849    Xclk_IBUF_BUFG
    SLICE_X2Y29          FDRE                                         r  input_circle_status_reg[3]/C
                         clock pessimism              0.260    15.109    
                         clock uncertainty           -0.035    15.074    
    SLICE_X2Y29          FDRE (Setup_fdre_C_D)        0.079    15.153    input_circle_status_reg[3]
  -------------------------------------------------------------------
                         required time                         15.153    
                         arrival time                         -11.536    
  -------------------------------------------------------------------
                         slack                                  3.617    

Slack (MET) :             3.661ns  (required time - arrival time)
  Source:                 cycle_counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by Xclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            input_circle_status_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by Xclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Xclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (Xclk rise@10.000ns - Xclk rise@0.000ns)
  Data Path Delay:        6.307ns  (logic 1.215ns (19.264%)  route 5.092ns (80.736%))
  Logic Levels:           4  (LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns = ( 14.847 - 10.000 ) 
    Source Clock Delay      (SCD):    5.145ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Xclk rise edge)       0.000     0.000 r  
    W5                                                0.000     0.000 r  Xclk (IN)
                         net (fo=0)                   0.000     0.000    Xclk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  Xclk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    Xclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  Xclk_IBUF_BUFG_inst/O
                         net (fo=74, routed)          1.624     5.145    Xclk_IBUF_BUFG
    SLICE_X4Y31          FDRE                                         r  cycle_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y31          FDRE (Prop_fdre_C_Q)         0.456     5.601 r  cycle_counter_reg[1]/Q
                         net (fo=17, routed)          2.301     7.902    cycle_counter_reg[1]
    SLICE_X65Y40         LUT6 (Prop_lut6_I2_O)        0.124     8.026 r  input_circle_status[15]_i_22/O
                         net (fo=1, routed)           2.347    10.374    input_circle_status[15]_i_22_n_0
    SLICE_X2Y29          LUT6 (Prop_lut6_I5_O)        0.124    10.498 r  input_circle_status[15]_i_7/O
                         net (fo=1, routed)           0.000    10.498    input_circle_status[15]_i_7_n_0
    SLICE_X2Y29          MUXF7 (Prop_muxf7_I1_O)      0.214    10.712 r  input_circle_status_reg[15]_i_2/O
                         net (fo=16, routed)          0.444    11.156    input_circle_status1
    SLICE_X4Y30          LUT6 (Prop_lut6_I0_O)        0.297    11.453 r  input_circle_status[14]_i_1/O
                         net (fo=1, routed)           0.000    11.453    input_circle_status[14]_i_1_n_0
    SLICE_X4Y30          FDRE                                         r  input_circle_status_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock Xclk rise edge)      10.000    10.000 r  
    W5                                                0.000    10.000 r  Xclk (IN)
                         net (fo=0)                   0.000    10.000    Xclk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  Xclk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    Xclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  Xclk_IBUF_BUFG_inst/O
                         net (fo=74, routed)          1.506    14.847    Xclk_IBUF_BUFG
    SLICE_X4Y30          FDRE                                         r  input_circle_status_reg[14]/C
                         clock pessimism              0.273    15.120    
                         clock uncertainty           -0.035    15.085    
    SLICE_X4Y30          FDRE (Setup_fdre_C_D)        0.029    15.114    input_circle_status_reg[14]
  -------------------------------------------------------------------
                         required time                         15.114    
                         arrival time                         -11.453    
  -------------------------------------------------------------------
                         slack                                  3.661    

Slack (MET) :             3.664ns  (required time - arrival time)
  Source:                 cycle_counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by Xclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            input_circle_status_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by Xclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Xclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (Xclk rise@10.000ns - Xclk rise@0.000ns)
  Data Path Delay:        6.297ns  (logic 1.215ns (19.296%)  route 5.082ns (80.704%))
  Logic Levels:           4  (LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.145ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Xclk rise edge)       0.000     0.000 r  
    W5                                                0.000     0.000 r  Xclk (IN)
                         net (fo=0)                   0.000     0.000    Xclk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  Xclk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    Xclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  Xclk_IBUF_BUFG_inst/O
                         net (fo=74, routed)          1.624     5.145    Xclk_IBUF_BUFG
    SLICE_X4Y31          FDRE                                         r  cycle_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y31          FDRE (Prop_fdre_C_Q)         0.456     5.601 r  cycle_counter_reg[1]/Q
                         net (fo=17, routed)          2.301     7.902    cycle_counter_reg[1]
    SLICE_X65Y40         LUT6 (Prop_lut6_I2_O)        0.124     8.026 r  input_circle_status[15]_i_22/O
                         net (fo=1, routed)           2.347    10.374    input_circle_status[15]_i_22_n_0
    SLICE_X2Y29          LUT6 (Prop_lut6_I5_O)        0.124    10.498 r  input_circle_status[15]_i_7/O
                         net (fo=1, routed)           0.000    10.498    input_circle_status[15]_i_7_n_0
    SLICE_X2Y29          MUXF7 (Prop_muxf7_I1_O)      0.214    10.712 r  input_circle_status_reg[15]_i_2/O
                         net (fo=16, routed)          0.433    11.145    input_circle_status1
    SLICE_X3Y29          LUT6 (Prop_lut6_I0_O)        0.297    11.442 r  input_circle_status[0]_i_1/O
                         net (fo=1, routed)           0.000    11.442    input_circle_status[0]_i_1_n_0
    SLICE_X3Y29          FDRE                                         r  input_circle_status_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock Xclk rise edge)      10.000    10.000 r  
    W5                                                0.000    10.000 r  Xclk (IN)
                         net (fo=0)                   0.000    10.000    Xclk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  Xclk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    Xclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  Xclk_IBUF_BUFG_inst/O
                         net (fo=74, routed)          1.508    14.849    Xclk_IBUF_BUFG
    SLICE_X3Y29          FDRE                                         r  input_circle_status_reg[0]/C
                         clock pessimism              0.260    15.109    
                         clock uncertainty           -0.035    15.074    
    SLICE_X3Y29          FDRE (Setup_fdre_C_D)        0.032    15.106    input_circle_status_reg[0]
  -------------------------------------------------------------------
                         required time                         15.106    
                         arrival time                         -11.442    
  -------------------------------------------------------------------
                         slack                                  3.664    

Slack (MET) :             3.664ns  (required time - arrival time)
  Source:                 cycle_counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by Xclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            input_circle_status_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by Xclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Xclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (Xclk rise@10.000ns - Xclk rise@0.000ns)
  Data Path Delay:        6.307ns  (logic 1.215ns (19.264%)  route 5.092ns (80.736%))
  Logic Levels:           4  (LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns = ( 14.847 - 10.000 ) 
    Source Clock Delay      (SCD):    5.145ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Xclk rise edge)       0.000     0.000 r  
    W5                                                0.000     0.000 r  Xclk (IN)
                         net (fo=0)                   0.000     0.000    Xclk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  Xclk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    Xclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  Xclk_IBUF_BUFG_inst/O
                         net (fo=74, routed)          1.624     5.145    Xclk_IBUF_BUFG
    SLICE_X4Y31          FDRE                                         r  cycle_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y31          FDRE (Prop_fdre_C_Q)         0.456     5.601 r  cycle_counter_reg[1]/Q
                         net (fo=17, routed)          2.301     7.902    cycle_counter_reg[1]
    SLICE_X65Y40         LUT6 (Prop_lut6_I2_O)        0.124     8.026 r  input_circle_status[15]_i_22/O
                         net (fo=1, routed)           2.347    10.374    input_circle_status[15]_i_22_n_0
    SLICE_X2Y29          LUT6 (Prop_lut6_I5_O)        0.124    10.498 r  input_circle_status[15]_i_7/O
                         net (fo=1, routed)           0.000    10.498    input_circle_status[15]_i_7_n_0
    SLICE_X2Y29          MUXF7 (Prop_muxf7_I1_O)      0.214    10.712 r  input_circle_status_reg[15]_i_2/O
                         net (fo=16, routed)          0.444    11.156    input_circle_status1
    SLICE_X4Y30          LUT6 (Prop_lut6_I0_O)        0.297    11.453 r  input_circle_status[9]_i_1/O
                         net (fo=1, routed)           0.000    11.453    input_circle_status[9]_i_1_n_0
    SLICE_X4Y30          FDRE                                         r  input_circle_status_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock Xclk rise edge)      10.000    10.000 r  
    W5                                                0.000    10.000 r  Xclk (IN)
                         net (fo=0)                   0.000    10.000    Xclk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  Xclk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    Xclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  Xclk_IBUF_BUFG_inst/O
                         net (fo=74, routed)          1.506    14.847    Xclk_IBUF_BUFG
    SLICE_X4Y30          FDRE                                         r  input_circle_status_reg[9]/C
                         clock pessimism              0.273    15.120    
                         clock uncertainty           -0.035    15.085    
    SLICE_X4Y30          FDRE (Setup_fdre_C_D)        0.032    15.117    input_circle_status_reg[9]
  -------------------------------------------------------------------
                         required time                         15.117    
                         arrival time                         -11.453    
  -------------------------------------------------------------------
                         slack                                  3.664    

Slack (MET) :             3.667ns  (required time - arrival time)
  Source:                 cycle_counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by Xclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            input_circle_status_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by Xclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Xclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (Xclk rise@10.000ns - Xclk rise@0.000ns)
  Data Path Delay:        6.304ns  (logic 1.215ns (19.273%)  route 5.089ns (80.727%))
  Logic Levels:           4  (LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns = ( 14.847 - 10.000 ) 
    Source Clock Delay      (SCD):    5.145ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Xclk rise edge)       0.000     0.000 r  
    W5                                                0.000     0.000 r  Xclk (IN)
                         net (fo=0)                   0.000     0.000    Xclk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  Xclk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    Xclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  Xclk_IBUF_BUFG_inst/O
                         net (fo=74, routed)          1.624     5.145    Xclk_IBUF_BUFG
    SLICE_X4Y31          FDRE                                         r  cycle_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y31          FDRE (Prop_fdre_C_Q)         0.456     5.601 r  cycle_counter_reg[1]/Q
                         net (fo=17, routed)          2.301     7.902    cycle_counter_reg[1]
    SLICE_X65Y40         LUT6 (Prop_lut6_I2_O)        0.124     8.026 r  input_circle_status[15]_i_22/O
                         net (fo=1, routed)           2.347    10.374    input_circle_status[15]_i_22_n_0
    SLICE_X2Y29          LUT6 (Prop_lut6_I5_O)        0.124    10.498 r  input_circle_status[15]_i_7/O
                         net (fo=1, routed)           0.000    10.498    input_circle_status[15]_i_7_n_0
    SLICE_X2Y29          MUXF7 (Prop_muxf7_I1_O)      0.214    10.712 r  input_circle_status_reg[15]_i_2/O
                         net (fo=16, routed)          0.441    11.152    input_circle_status1
    SLICE_X4Y30          LUT6 (Prop_lut6_I0_O)        0.297    11.449 r  input_circle_status[1]_i_1/O
                         net (fo=1, routed)           0.000    11.449    input_circle_status[1]_i_1_n_0
    SLICE_X4Y30          FDRE                                         r  input_circle_status_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock Xclk rise edge)      10.000    10.000 r  
    W5                                                0.000    10.000 r  Xclk (IN)
                         net (fo=0)                   0.000    10.000    Xclk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  Xclk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    Xclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  Xclk_IBUF_BUFG_inst/O
                         net (fo=74, routed)          1.506    14.847    Xclk_IBUF_BUFG
    SLICE_X4Y30          FDRE                                         r  input_circle_status_reg[1]/C
                         clock pessimism              0.273    15.120    
                         clock uncertainty           -0.035    15.085    
    SLICE_X4Y30          FDRE (Setup_fdre_C_D)        0.031    15.116    input_circle_status_reg[1]
  -------------------------------------------------------------------
                         required time                         15.116    
                         arrival time                         -11.449    
  -------------------------------------------------------------------
                         slack                                  3.667    

Slack (MET) :             3.668ns  (required time - arrival time)
  Source:                 cycle_counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by Xclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            input_circle_status_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by Xclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Xclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (Xclk rise@10.000ns - Xclk rise@0.000ns)
  Data Path Delay:        6.292ns  (logic 1.215ns (19.311%)  route 5.077ns (80.689%))
  Logic Levels:           4  (LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.145ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Xclk rise edge)       0.000     0.000 r  
    W5                                                0.000     0.000 r  Xclk (IN)
                         net (fo=0)                   0.000     0.000    Xclk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  Xclk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    Xclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  Xclk_IBUF_BUFG_inst/O
                         net (fo=74, routed)          1.624     5.145    Xclk_IBUF_BUFG
    SLICE_X4Y31          FDRE                                         r  cycle_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y31          FDRE (Prop_fdre_C_Q)         0.456     5.601 r  cycle_counter_reg[1]/Q
                         net (fo=17, routed)          2.301     7.902    cycle_counter_reg[1]
    SLICE_X65Y40         LUT6 (Prop_lut6_I2_O)        0.124     8.026 r  input_circle_status[15]_i_22/O
                         net (fo=1, routed)           2.347    10.374    input_circle_status[15]_i_22_n_0
    SLICE_X2Y29          LUT6 (Prop_lut6_I5_O)        0.124    10.498 r  input_circle_status[15]_i_7/O
                         net (fo=1, routed)           0.000    10.498    input_circle_status[15]_i_7_n_0
    SLICE_X2Y29          MUXF7 (Prop_muxf7_I1_O)      0.214    10.712 r  input_circle_status_reg[15]_i_2/O
                         net (fo=16, routed)          0.428    11.140    input_circle_status1
    SLICE_X3Y29          LUT6 (Prop_lut6_I0_O)        0.297    11.437 r  input_circle_status[8]_i_1/O
                         net (fo=1, routed)           0.000    11.437    input_circle_status[8]_i_1_n_0
    SLICE_X3Y29          FDRE                                         r  input_circle_status_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock Xclk rise edge)      10.000    10.000 r  
    W5                                                0.000    10.000 r  Xclk (IN)
                         net (fo=0)                   0.000    10.000    Xclk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  Xclk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    Xclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  Xclk_IBUF_BUFG_inst/O
                         net (fo=74, routed)          1.508    14.849    Xclk_IBUF_BUFG
    SLICE_X3Y29          FDRE                                         r  input_circle_status_reg[8]/C
                         clock pessimism              0.260    15.109    
                         clock uncertainty           -0.035    15.074    
    SLICE_X3Y29          FDRE (Setup_fdre_C_D)        0.031    15.105    input_circle_status_reg[8]
  -------------------------------------------------------------------
                         required time                         15.105    
                         arrival time                         -11.437    
  -------------------------------------------------------------------
                         slack                                  3.668    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.249ns  (arrival time - required time)
  Source:                 input_circle_status_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by Xclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            input_circle_status_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by Xclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Xclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Xclk rise@0.000ns - Xclk rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.209ns (56.430%)  route 0.161ns (43.570%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Xclk rise edge)       0.000     0.000 r  
    W5                                                0.000     0.000 r  Xclk (IN)
                         net (fo=0)                   0.000     0.000    Xclk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Xclk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    Xclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  Xclk_IBUF_BUFG_inst/O
                         net (fo=74, routed)          0.586     1.469    Xclk_IBUF_BUFG
    SLICE_X2Y29          FDRE                                         r  input_circle_status_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y29          FDRE (Prop_fdre_C_Q)         0.164     1.633 r  input_circle_status_reg[4]/Q
                         net (fo=9, routed)           0.161     1.795    LED_top_OBUF[4]
    SLICE_X2Y29          LUT6 (Prop_lut6_I5_O)        0.045     1.840 r  input_circle_status[4]_i_1/O
                         net (fo=1, routed)           0.000     1.840    input_circle_status[4]_i_1_n_0
    SLICE_X2Y29          FDRE                                         r  input_circle_status_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock Xclk rise edge)       0.000     0.000 r  
    W5                                                0.000     0.000 r  Xclk (IN)
                         net (fo=0)                   0.000     0.000    Xclk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Xclk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    Xclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  Xclk_IBUF_BUFG_inst/O
                         net (fo=74, routed)          0.855     1.982    Xclk_IBUF_BUFG
    SLICE_X2Y29          FDRE                                         r  input_circle_status_reg[4]/C
                         clock pessimism             -0.513     1.469    
    SLICE_X2Y29          FDRE (Hold_fdre_C_D)         0.121     1.590    input_circle_status_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.590    
                         arrival time                           1.840    
  -------------------------------------------------------------------
                         slack                                  0.249    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 input_circle_status_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by Xclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEGMENT7_top_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by Xclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Xclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Xclk rise@0.000ns - Xclk rise@0.000ns)
  Data Path Delay:        0.393ns  (logic 0.248ns (63.115%)  route 0.145ns (36.885%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Xclk rise edge)       0.000     0.000 r  
    W5                                                0.000     0.000 r  Xclk (IN)
                         net (fo=0)                   0.000     0.000    Xclk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Xclk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    Xclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  Xclk_IBUF_BUFG_inst/O
                         net (fo=74, routed)          0.587     1.470    Xclk_IBUF_BUFG
    SLICE_X3Y30          FDRE                                         r  input_circle_status_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y30          FDRE (Prop_fdre_C_Q)         0.141     1.611 r  input_circle_status_reg[11]/Q
                         net (fo=9, routed)           0.145     1.756    LED_top_OBUF[11]
    SLICE_X5Y29          LUT6 (Prop_lut6_I0_O)        0.045     1.801 r  SEGMENT7_top[7]_i_2/O
                         net (fo=1, routed)           0.000     1.801    SEGMENT7_top[7]_i_2_n_0
    SLICE_X5Y29          MUXF7 (Prop_muxf7_I0_O)      0.062     1.863 r  SEGMENT7_top_reg[7]_i_1/O
                         net (fo=1, routed)           0.000     1.863    p_1_in[7]
    SLICE_X5Y29          FDRE                                         r  SEGMENT7_top_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock Xclk rise edge)       0.000     0.000 r  
    W5                                                0.000     0.000 r  Xclk (IN)
                         net (fo=0)                   0.000     0.000    Xclk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Xclk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    Xclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  Xclk_IBUF_BUFG_inst/O
                         net (fo=74, routed)          0.853     1.980    Xclk_IBUF_BUFG
    SLICE_X5Y29          FDRE                                         r  SEGMENT7_top_reg[7]/C
                         clock pessimism             -0.478     1.502    
    SLICE_X5Y29          FDRE (Hold_fdre_C_D)         0.105     1.607    SEGMENT7_top_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.607    
                         arrival time                           1.863    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.258ns  (arrival time - required time)
  Source:                 sevenouter4index_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by Xclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEGMENT7_top_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by Xclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Xclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Xclk rise@0.000ns - Xclk rise@0.000ns)
  Data Path Delay:        0.378ns  (logic 0.226ns (59.831%)  route 0.152ns (40.169%))
  Logic Levels:           1  (MUXF7=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.464ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Xclk rise edge)       0.000     0.000 r  
    W5                                                0.000     0.000 r  Xclk (IN)
                         net (fo=0)                   0.000     0.000    Xclk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Xclk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    Xclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  Xclk_IBUF_BUFG_inst/O
                         net (fo=74, routed)          0.581     1.464    Xclk_IBUF_BUFG
    SLICE_X5Y26          FDRE                                         r  sevenouter4index_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y26          FDRE (Prop_fdre_C_Q)         0.141     1.605 r  sevenouter4index_reg[0]/Q
                         net (fo=11, routed)          0.152     1.757    sevenouter4index_reg[0]
    SLICE_X5Y27          MUXF7 (Prop_muxf7_S_O)       0.085     1.842 r  SEGMENT7_top_reg[1]_i_1/O
                         net (fo=1, routed)           0.000     1.842    p_1_in[1]
    SLICE_X5Y27          FDRE                                         r  SEGMENT7_top_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock Xclk rise edge)       0.000     0.000 r  
    W5                                                0.000     0.000 r  Xclk (IN)
                         net (fo=0)                   0.000     0.000    Xclk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Xclk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    Xclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  Xclk_IBUF_BUFG_inst/O
                         net (fo=74, routed)          0.851     1.978    Xclk_IBUF_BUFG
    SLICE_X5Y27          FDRE                                         r  SEGMENT7_top_reg[1]/C
                         clock pessimism             -0.499     1.479    
    SLICE_X5Y27          FDRE (Hold_fdre_C_D)         0.105     1.584    SEGMENT7_top_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.584    
                         arrival time                           1.842    
  -------------------------------------------------------------------
                         slack                                  0.258    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 input_circle_status_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by Xclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            input_circle_status_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by Xclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Xclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Xclk rise@0.000ns - Xclk rise@0.000ns)
  Data Path Delay:        0.355ns  (logic 0.186ns (52.412%)  route 0.169ns (47.588%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Xclk rise edge)       0.000     0.000 r  
    W5                                                0.000     0.000 r  Xclk (IN)
                         net (fo=0)                   0.000     0.000    Xclk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Xclk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    Xclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  Xclk_IBUF_BUFG_inst/O
                         net (fo=74, routed)          0.586     1.469    Xclk_IBUF_BUFG
    SLICE_X3Y29          FDRE                                         r  input_circle_status_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y29          FDRE (Prop_fdre_C_Q)         0.141     1.610 r  input_circle_status_reg[8]/Q
                         net (fo=9, routed)           0.169     1.779    LED_top_OBUF[8]
    SLICE_X3Y29          LUT6 (Prop_lut6_I5_O)        0.045     1.824 r  input_circle_status[8]_i_1/O
                         net (fo=1, routed)           0.000     1.824    input_circle_status[8]_i_1_n_0
    SLICE_X3Y29          FDRE                                         r  input_circle_status_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock Xclk rise edge)       0.000     0.000 r  
    W5                                                0.000     0.000 r  Xclk (IN)
                         net (fo=0)                   0.000     0.000    Xclk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Xclk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    Xclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  Xclk_IBUF_BUFG_inst/O
                         net (fo=74, routed)          0.855     1.982    Xclk_IBUF_BUFG
    SLICE_X3Y29          FDRE                                         r  input_circle_status_reg[8]/C
                         clock pessimism             -0.513     1.469    
    SLICE_X3Y29          FDRE (Hold_fdre_C_D)         0.092     1.561    input_circle_status_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.561    
                         arrival time                           1.824    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 sevenouter4index_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by Xclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEGMENT7_top_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by Xclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Xclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Xclk rise@0.000ns - Xclk rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.226ns (58.917%)  route 0.158ns (41.083%))
  Logic Levels:           1  (MUXF7=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.464ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Xclk rise edge)       0.000     0.000 r  
    W5                                                0.000     0.000 r  Xclk (IN)
                         net (fo=0)                   0.000     0.000    Xclk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Xclk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    Xclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  Xclk_IBUF_BUFG_inst/O
                         net (fo=74, routed)          0.581     1.464    Xclk_IBUF_BUFG
    SLICE_X5Y26          FDRE                                         r  sevenouter4index_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y26          FDRE (Prop_fdre_C_Q)         0.141     1.605 r  sevenouter4index_reg[0]/Q
                         net (fo=11, routed)          0.158     1.763    sevenouter4index_reg[0]
    SLICE_X4Y27          MUXF7 (Prop_muxf7_S_O)       0.085     1.848 r  SEGMENT7_top_reg[4]_i_1/O
                         net (fo=1, routed)           0.000     1.848    p_1_in[4]
    SLICE_X4Y27          FDRE                                         r  SEGMENT7_top_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock Xclk rise edge)       0.000     0.000 r  
    W5                                                0.000     0.000 r  Xclk (IN)
                         net (fo=0)                   0.000     0.000    Xclk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Xclk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    Xclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  Xclk_IBUF_BUFG_inst/O
                         net (fo=74, routed)          0.851     1.978    Xclk_IBUF_BUFG
    SLICE_X4Y27          FDRE                                         r  SEGMENT7_top_reg[4]/C
                         clock pessimism             -0.499     1.479    
    SLICE_X4Y27          FDRE (Hold_fdre_C_D)         0.105     1.584    SEGMENT7_top_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.584    
                         arrival time                           1.848    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 minicounter_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by Xclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            minicounter_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by Xclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Xclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Xclk rise@0.000ns - Xclk rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.274ns (68.589%)  route 0.125ns (31.411%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.977ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Xclk rise edge)       0.000     0.000 r  
    W5                                                0.000     0.000 r  Xclk (IN)
                         net (fo=0)                   0.000     0.000    Xclk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Xclk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    Xclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  Xclk_IBUF_BUFG_inst/O
                         net (fo=74, routed)          0.582     1.465    Xclk_IBUF_BUFG
    SLICE_X2Y24          FDRE                                         r  minicounter_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y24          FDRE (Prop_fdre_C_Q)         0.164     1.629 r  minicounter_reg[14]/Q
                         net (fo=3, routed)           0.125     1.755    minicounter_reg[14]
    SLICE_X2Y24          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.865 r  minicounter_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.865    minicounter_reg[12]_i_1_n_5
    SLICE_X2Y24          FDRE                                         r  minicounter_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock Xclk rise edge)       0.000     0.000 r  
    W5                                                0.000     0.000 r  Xclk (IN)
                         net (fo=0)                   0.000     0.000    Xclk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Xclk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    Xclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  Xclk_IBUF_BUFG_inst/O
                         net (fo=74, routed)          0.850     1.977    Xclk_IBUF_BUFG
    SLICE_X2Y24          FDRE                                         r  minicounter_reg[14]/C
                         clock pessimism             -0.512     1.465    
    SLICE_X2Y24          FDRE (Hold_fdre_C_D)         0.134     1.599    minicounter_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.599    
                         arrival time                           1.865    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 minicounter_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by Xclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            minicounter_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by Xclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Xclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Xclk rise@0.000ns - Xclk rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.274ns (68.589%)  route 0.125ns (31.411%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.977ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Xclk rise edge)       0.000     0.000 r  
    W5                                                0.000     0.000 r  Xclk (IN)
                         net (fo=0)                   0.000     0.000    Xclk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Xclk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    Xclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  Xclk_IBUF_BUFG_inst/O
                         net (fo=74, routed)          0.582     1.465    Xclk_IBUF_BUFG
    SLICE_X2Y25          FDRE                                         r  minicounter_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y25          FDRE (Prop_fdre_C_Q)         0.164     1.629 r  minicounter_reg[18]/Q
                         net (fo=2, routed)           0.125     1.755    minicounter_reg[18]
    SLICE_X2Y25          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.865 r  minicounter_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.865    minicounter_reg[16]_i_1_n_5
    SLICE_X2Y25          FDRE                                         r  minicounter_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock Xclk rise edge)       0.000     0.000 r  
    W5                                                0.000     0.000 r  Xclk (IN)
                         net (fo=0)                   0.000     0.000    Xclk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Xclk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    Xclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  Xclk_IBUF_BUFG_inst/O
                         net (fo=74, routed)          0.850     1.977    Xclk_IBUF_BUFG
    SLICE_X2Y25          FDRE                                         r  minicounter_reg[18]/C
                         clock pessimism             -0.512     1.465    
    SLICE_X2Y25          FDRE (Hold_fdre_C_D)         0.134     1.599    minicounter_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.599    
                         arrival time                           1.865    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 minicounter_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by Xclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            minicounter_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by Xclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Xclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Xclk rise@0.000ns - Xclk rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.274ns (68.412%)  route 0.127ns (31.588%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Xclk rise edge)       0.000     0.000 r  
    W5                                                0.000     0.000 r  Xclk (IN)
                         net (fo=0)                   0.000     0.000    Xclk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Xclk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    Xclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  Xclk_IBUF_BUFG_inst/O
                         net (fo=74, routed)          0.583     1.466    Xclk_IBUF_BUFG
    SLICE_X2Y23          FDRE                                         r  minicounter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y23          FDRE (Prop_fdre_C_Q)         0.164     1.630 r  minicounter_reg[10]/Q
                         net (fo=3, routed)           0.127     1.757    minicounter_reg[10]
    SLICE_X2Y23          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.867 r  minicounter_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.867    minicounter_reg[8]_i_1_n_5
    SLICE_X2Y23          FDRE                                         r  minicounter_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock Xclk rise edge)       0.000     0.000 r  
    W5                                                0.000     0.000 r  Xclk (IN)
                         net (fo=0)                   0.000     0.000    Xclk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Xclk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    Xclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  Xclk_IBUF_BUFG_inst/O
                         net (fo=74, routed)          0.851     1.978    Xclk_IBUF_BUFG
    SLICE_X2Y23          FDRE                                         r  minicounter_reg[10]/C
                         clock pessimism             -0.512     1.466    
    SLICE_X2Y23          FDRE (Hold_fdre_C_D)         0.134     1.600    minicounter_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.600    
                         arrival time                           1.867    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 minicounter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by Xclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            minicounter_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by Xclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Xclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Xclk rise@0.000ns - Xclk rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.274ns (68.412%)  route 0.127ns (31.588%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Xclk rise edge)       0.000     0.000 r  
    W5                                                0.000     0.000 r  Xclk (IN)
                         net (fo=0)                   0.000     0.000    Xclk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Xclk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    Xclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  Xclk_IBUF_BUFG_inst/O
                         net (fo=74, routed)          0.585     1.468    Xclk_IBUF_BUFG
    SLICE_X2Y21          FDRE                                         r  minicounter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y21          FDRE (Prop_fdre_C_Q)         0.164     1.632 r  minicounter_reg[2]/Q
                         net (fo=3, routed)           0.127     1.759    minicounter_reg[2]
    SLICE_X2Y21          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.869 r  minicounter_reg[0]_i_2/O[2]
                         net (fo=1, routed)           0.000     1.869    minicounter_reg[0]_i_2_n_5
    SLICE_X2Y21          FDRE                                         r  minicounter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock Xclk rise edge)       0.000     0.000 r  
    W5                                                0.000     0.000 r  Xclk (IN)
                         net (fo=0)                   0.000     0.000    Xclk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Xclk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    Xclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  Xclk_IBUF_BUFG_inst/O
                         net (fo=74, routed)          0.854     1.981    Xclk_IBUF_BUFG
    SLICE_X2Y21          FDRE                                         r  minicounter_reg[2]/C
                         clock pessimism             -0.513     1.468    
    SLICE_X2Y21          FDRE (Hold_fdre_C_D)         0.134     1.602    minicounter_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.602    
                         arrival time                           1.869    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 minicounter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by Xclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            minicounter_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by Xclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Xclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Xclk rise@0.000ns - Xclk rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.274ns (68.412%)  route 0.127ns (31.588%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Xclk rise edge)       0.000     0.000 r  
    W5                                                0.000     0.000 r  Xclk (IN)
                         net (fo=0)                   0.000     0.000    Xclk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Xclk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    Xclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  Xclk_IBUF_BUFG_inst/O
                         net (fo=74, routed)          0.585     1.468    Xclk_IBUF_BUFG
    SLICE_X2Y22          FDRE                                         r  minicounter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y22          FDRE (Prop_fdre_C_Q)         0.164     1.632 r  minicounter_reg[6]/Q
                         net (fo=3, routed)           0.127     1.759    minicounter_reg[6]
    SLICE_X2Y22          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.869 r  minicounter_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.869    minicounter_reg[4]_i_1_n_5
    SLICE_X2Y22          FDRE                                         r  minicounter_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock Xclk rise edge)       0.000     0.000 r  
    W5                                                0.000     0.000 r  Xclk (IN)
                         net (fo=0)                   0.000     0.000    Xclk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Xclk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    Xclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  Xclk_IBUF_BUFG_inst/O
                         net (fo=74, routed)          0.853     1.980    Xclk_IBUF_BUFG
    SLICE_X2Y22          FDRE                                         r  minicounter_reg[6]/C
                         clock pessimism             -0.512     1.468    
    SLICE_X2Y22          FDRE (Hold_fdre_C_D)         0.134     1.602    minicounter_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.602    
                         arrival time                           1.869    
  -------------------------------------------------------------------
                         slack                                  0.267    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         Xclk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { Xclk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  Xclk_IBUF_BUFG_inst/I
Min Period        n/a     FDSE/C   n/a            1.000         10.000      9.000      SLICE_X4Y29    SEGMENT4_top_reg[0]/C
Min Period        n/a     FDSE/C   n/a            1.000         10.000      9.000      SLICE_X4Y26    SEGMENT4_top_reg[1]/C
Min Period        n/a     FDSE/C   n/a            1.000         10.000      9.000      SLICE_X4Y28    SEGMENT4_top_reg[2]/C
Min Period        n/a     FDSE/C   n/a            1.000         10.000      9.000      SLICE_X4Y26    SEGMENT4_top_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X5Y25    SEGMENT7_top_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y27    SEGMENT7_top_reg[6]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X5Y29    SEGMENT7_top_reg[7]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y31    cycle_counter_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y31    cycle_counter_reg[1]/C
Low Pulse Width   Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X4Y29    SEGMENT4_top_reg[0]/C
Low Pulse Width   Fast    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X4Y29    SEGMENT4_top_reg[0]/C
Low Pulse Width   Fast    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X4Y26    SEGMENT4_top_reg[1]/C
Low Pulse Width   Fast    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X4Y28    SEGMENT4_top_reg[2]/C
Low Pulse Width   Fast    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X4Y26    SEGMENT4_top_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y25    SEGMENT7_top_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y27    SEGMENT7_top_reg[6]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y29    SEGMENT7_top_reg[7]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y29    SEGMENT7_top_reg[7]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y31    cycle_counter_reg[0]/C
High Pulse Width  Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X4Y26    SEGMENT4_top_reg[1]/C
High Pulse Width  Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X4Y26    SEGMENT4_top_reg[3]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y25    SEGMENT7_top_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y27    SEGMENT7_top_reg[6]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y23    debounce_cntr_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y23    debounce_cntr_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y24    debounce_cntr_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y24    debounce_cntr_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y24    debounce_cntr_reg[14]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y24    debounce_cntr_reg[15]/C



