Protel Design System Design Rule Check
PCB File : E:\Bai_tap_tat_ca\alutium\RA6M1_2\RA6M1_2.PcbDoc
Date     : 11/17/2022
Time     : 8:48:35 AM

ERROR : More than 500 violations detected, DRC was stopped

Processing Rule : Clearance Constraint (Gap=7mil) (All),(All)
Rule Violations :0

Processing Rule : Short-Circuit Constraint (Allowed=No) (All),(All)
Rule Violations :0

Processing Rule : Un-Routed Net Constraint ( (All) )
Rule Violations :0

Processing Rule : Modified Polygon (Allow modified: No), (Allow shelved: No)
Rule Violations :0

Processing Rule : Width Constraint (Min=10mil) (Max=50mil) (Preferred=25mil) (All)
Rule Violations :0

Processing Rule : Power Plane Connect Rule(Relief Connect )(Expansion=20mil) (Conductor Width=10mil) (Air Gap=10mil) (Entries=4) (All)
Rule Violations :0

Processing Rule : Hole Size Constraint (Min=1mil) (Max=100mil) (All)
Rule Violations :0

Processing Rule : Hole To Hole Clearance (Gap=10mil) (All),(All)
Rule Violations :0

Processing Rule : Minimum Solder Mask Sliver (Gap=10mil) (All),(All)
   Violation between Minimum Solder Mask Sliver Constraint: (4.598mil < 10mil) Between Pad C16-1(956.76mil,1742.488mil) on Bottom Layer And Pad C16-2(956.76mil,1708.63mil) on Bottom Layer [Bottom Solder] Mask Sliver [4.598mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.598mil < 10mil) Between Pad C3-1(1402.502mil,1773.071mil) on Bottom Layer And Pad C3-2(1402.502mil,1806.929mil) on Bottom Layer [Bottom Solder] Mask Sliver [4.598mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.598mil < 10mil) Between Pad C31-1(1055mil,4902.071mil) on Top Layer And Pad C31-2(1055mil,4935.929mil) on Top Layer [Top Solder] Mask Sliver [4.598mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.598mil < 10mil) Between Pad C33-1(1554mil,4905.071mil) on Top Layer And Pad C33-2(1554mil,4938.929mil) on Top Layer [Top Solder] Mask Sliver [4.598mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.598mil < 10mil) Between Pad C4-1(1457mil,1773.071mil) on Bottom Layer And Pad C4-2(1457mil,1806.929mil) on Bottom Layer [Bottom Solder] Mask Sliver [4.598mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.862mil < 10mil) Between Pad RA1-1(792.079mil,4445mil) on Top Layer And Pad RA1-2(817.197mil,4445mil) on Top Layer [Top Solder] Mask Sliver [1.862mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.748mil < 10mil) Between Pad RA1-1(792.079mil,4445mil) on Top Layer And Pad RA1-8(792.079mil,4480.433mil) on Top Layer [Top Solder] Mask Sliver [7.748mil]
   Violation between Minimum Solder Mask Sliver Constraint: (8.244mil < 10mil) Between Pad RA1-1(792.079mil,4445mil) on Top Layer And Via (758mil,4435mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [8.244mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad RA1-2(817.197mil,4445mil) on Top Layer And Pad RA1-3(836.882mil,4445mil) on Top Layer [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.964mil < 10mil) Between Pad RA1-2(817.197mil,4445mil) on Top Layer And Pad RA1-6(836.882mil,4480.433mil) on Top Layer [Top Solder] Mask Sliver [7.964mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.748mil < 10mil) Between Pad RA1-2(817.197mil,4445mil) on Top Layer And Pad RA1-7(817.197mil,4480.433mil) on Top Layer [Top Solder] Mask Sliver [7.748mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.969mil < 10mil) Between Pad RA1-2(817.197mil,4445mil) on Top Layer And Pad RA1-8(792.079mil,4480.433mil) on Top Layer [Top Solder] Mask Sliver [7.969mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.862mil < 10mil) Between Pad RA1-3(836.882mil,4445mil) on Top Layer And Pad RA1-4(862mil,4445mil) on Top Layer [Top Solder] Mask Sliver [1.862mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.969mil < 10mil) Between Pad RA1-3(836.882mil,4445mil) on Top Layer And Pad RA1-5(862mil,4480.433mil) on Top Layer [Top Solder] Mask Sliver [7.969mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.748mil < 10mil) Between Pad RA1-3(836.882mil,4445mil) on Top Layer And Pad RA1-6(836.882mil,4480.433mil) on Top Layer [Top Solder] Mask Sliver [7.748mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.964mil < 10mil) Between Pad RA1-3(836.882mil,4445mil) on Top Layer And Pad RA1-7(817.197mil,4480.433mil) on Top Layer [Top Solder] Mask Sliver [7.964mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.748mil < 10mil) Between Pad RA1-4(862mil,4445mil) on Top Layer And Pad RA1-5(862mil,4480.433mil) on Top Layer [Top Solder] Mask Sliver [7.748mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.969mil < 10mil) Between Pad RA1-4(862mil,4445mil) on Top Layer And Pad RA1-6(836.882mil,4480.433mil) on Top Layer [Top Solder] Mask Sliver [7.969mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.862mil < 10mil) Between Pad RA1-5(862mil,4480.433mil) on Top Layer And Pad RA1-6(836.882mil,4480.433mil) on Top Layer [Top Solder] Mask Sliver [1.862mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad RA1-6(836.882mil,4480.433mil) on Top Layer And Pad RA1-7(817.197mil,4480.433mil) on Top Layer [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.862mil < 10mil) Between Pad RA1-7(817.197mil,4480.433mil) on Top Layer And Pad RA1-8(792.079mil,4480.433mil) on Top Layer [Top Solder] Mask Sliver [1.862mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.568mil < 10mil) Between Pad U1-15(1283.898mil,2301.098mil) on Top Layer And Via (1326mil,2279mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [1.568mil]
   Violation between Minimum Solder Mask Sliver Constraint: (8.185mil < 10mil) Between Pad U1-17(1311.736mil,2328.937mil) on Top Layer And Via (1326mil,2279mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [8.185mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.178mil < 10mil) Between Pad U2-17(659.865mil,3952.641mil) on Top Layer And Via (688mil,4000mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [9.178mil]
   Violation between Minimum Solder Mask Sliver Constraint: (6.756mil < 10mil) Between Pad U2-5(812.979mil,4216.442mil) on Top Layer And Via (777mil,4253mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [6.756mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.59mil < 10mil) Between Pad USB1-2(523.533mil,4764.709mil) on Top Layer And Pad USB1-3(497.943mil,4764.709mil) on Top Layer [Top Solder] Mask Sliver [7.59mil]
   Violation between Minimum Solder Mask Sliver Constraint: (6.409mil < 10mil) Between Pad USB1-4(472.352mil,4764.709mil) on Top Layer And Pad USB1-5(447.943mil,4764.709mil) on Top Layer [Top Solder] Mask Sliver [6.409mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.59mil < 10mil) Between Pad USB2-1(1384.955mil,868.842mil) on Top Layer And Pad USB2-2(1410.546mil,868.843mil) on Top Layer [Top Solder] Mask Sliver [7.59mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.59mil < 10mil) Between Pad USB2-3(1436.136mil,868.842mil) on Top Layer And Pad USB2-4(1461.727mil,868.842mil) on Top Layer [Top Solder] Mask Sliver [7.59mil]
   Violation between Minimum Solder Mask Sliver Constraint: (8.342mil < 10mil) Between Pad USB2-5(1486.136mil,868.842mil) on Top Layer And Via (1493mil,810mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [8.342mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.144mil < 10mil) Between Pad X1-2(1738.286mil,2184.717mil) on Top Layer And Via (1772mil,2222mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [7.144mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.367mil < 10mil) Between Pad X1-3(1690.96mil,2232.043mil) on Top Layer And Via (1659mil,2263mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [5.367mil]
   Violation between Minimum Solder Mask Sliver Constraint: (6.781mil < 10mil) Between Pad X1-4(1629.714mil,2170.798mil) on Top Layer And Via (1590mil,2196mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [6.781mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2.026mil < 10mil) Between Pad X2-1(1379.433mil,1689.996mil) on Top Layer And Via (1410mil,1744mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [2.026mil]
Rule Violations :34

Processing Rule : Silk To Solder Mask (Clearance=10mil) (IsPad),(All)
   Violation between Silk To Solder Mask Clearance Constraint: (6.536mil < 10mil) Between Arc (1520.211mil,751.842mil) on Top Overlay And Pad USB2-5(1591.648mil,752mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.536mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Arc (1597.155mil,906.433mil) on Bottom Overlay And Pad RA2-1(1571.565mil,905.961mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.536mil < 10mil) Between Arc (413.868mil,4881.709mil) on Top Overlay And Pad USB1-5(342.431mil,4881.552mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.536mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Arc (791.606mil,4419.409mil) on Top Overlay And Pad RA1-1(792.079mil,4445mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.582mil < 10mil) Between Pad C16-1(956.76mil,1742.488mil) on Bottom Layer And Track (937.862mil,1705.874mil)(937.862mil,1745.244mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.582mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.582mil < 10mil) Between Pad C16-1(956.76mil,1742.488mil) on Bottom Layer And Track (975.658mil,1745.244mil)(975.658mil,1705.874mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.582mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.582mil < 10mil) Between Pad C16-2(956.76mil,1708.63mil) on Bottom Layer And Track (937.862mil,1705.874mil)(937.862mil,1745.244mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.582mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.582mil < 10mil) Between Pad C16-2(956.76mil,1708.63mil) on Bottom Layer And Track (975.658mil,1745.244mil)(975.658mil,1705.874mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.582mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.582mil < 10mil) Between Pad C3-1(1402.502mil,1773.071mil) on Bottom Layer And Track (1383.604mil,1770.315mil)(1383.604mil,1809.685mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.582mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.582mil < 10mil) Between Pad C3-1(1402.502mil,1773.071mil) on Bottom Layer And Track (1421.399mil,1770.315mil)(1421.399mil,1809.685mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.582mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.582mil < 10mil) Between Pad C31-1(1055mil,4902.071mil) on Top Layer And Track (1036.102mil,4899.315mil)(1036.102mil,4938.685mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.582mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.582mil < 10mil) Between Pad C31-1(1055mil,4902.071mil) on Top Layer And Track (1073.898mil,4899.315mil)(1073.898mil,4938.685mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.582mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.582mil < 10mil) Between Pad C31-2(1055mil,4935.929mil) on Top Layer And Track (1036.102mil,4899.315mil)(1036.102mil,4938.685mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.582mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.582mil < 10mil) Between Pad C31-2(1055mil,4935.929mil) on Top Layer And Track (1073.898mil,4899.315mil)(1073.898mil,4938.685mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.582mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.241mil < 10mil) Between Pad C3-2(1402.502mil,1806.929mil) on Bottom Layer And Text "C3" (1429.569mil,1826.594mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [9.241mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.582mil < 10mil) Between Pad C3-2(1402.502mil,1806.929mil) on Bottom Layer And Track (1383.604mil,1770.315mil)(1383.604mil,1809.685mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.582mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.582mil < 10mil) Between Pad C3-2(1402.502mil,1806.929mil) on Bottom Layer And Track (1421.399mil,1770.315mil)(1421.399mil,1809.685mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.582mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.582mil < 10mil) Between Pad C33-1(1554mil,4905.071mil) on Top Layer And Track (1535.102mil,4902.315mil)(1535.102mil,4941.685mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.582mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.582mil < 10mil) Between Pad C33-1(1554mil,4905.071mil) on Top Layer And Track (1572.898mil,4902.315mil)(1572.898mil,4941.685mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.582mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.582mil < 10mil) Between Pad C33-2(1554mil,4938.929mil) on Top Layer And Track (1535.102mil,4902.315mil)(1535.102mil,4941.685mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.582mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.582mil < 10mil) Between Pad C33-2(1554mil,4938.929mil) on Top Layer And Track (1572.898mil,4902.315mil)(1572.898mil,4941.685mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.582mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.582mil < 10mil) Between Pad C4-1(1457mil,1773.071mil) on Bottom Layer And Track (1438.102mil,1770.315mil)(1438.102mil,1809.685mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.582mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.582mil < 10mil) Between Pad C4-1(1457mil,1773.071mil) on Bottom Layer And Track (1475.897mil,1770.315mil)(1475.897mil,1809.685mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.582mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.96mil < 10mil) Between Pad C4-2(1457mil,1806.929mil) on Bottom Layer And Text "C4" (1471.55mil,1825.594mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [7.96mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.582mil < 10mil) Between Pad C4-2(1457mil,1806.929mil) on Bottom Layer And Track (1438.102mil,1770.315mil)(1438.102mil,1809.685mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.582mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.582mil < 10mil) Between Pad C4-2(1457mil,1806.929mil) on Bottom Layer And Track (1475.897mil,1770.315mil)(1475.897mil,1809.685mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.582mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.816mil < 10mil) Between Pad C60-1(1003mil,859.929mil) on Bottom Layer And Text "C60" (1020.522mil,880.594mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [9.816mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.582mil < 10mil) Between Pad C60-1(1003mil,859.929mil) on Bottom Layer And Track (1021.898mil,823.315mil)(1021.898mil,862.685mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.582mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.582mil < 10mil) Between Pad C60-1(1003mil,859.929mil) on Bottom Layer And Track (984.102mil,823.315mil)(984.102mil,862.685mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.582mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.582mil < 10mil) Between Pad C60-2(1003mil,826.071mil) on Bottom Layer And Track (1021.898mil,823.315mil)(1021.898mil,862.685mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.582mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.582mil < 10mil) Between Pad C60-2(1003mil,826.071mil) on Bottom Layer And Track (984.102mil,823.315mil)(984.102mil,862.685mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.582mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.582mil < 10mil) Between Pad C61-1(1194.053mil,859.929mil) on Bottom Layer And Track (1175.156mil,823.315mil)(1175.156mil,862.685mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.582mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.582mil < 10mil) Between Pad C61-1(1194.053mil,859.929mil) on Bottom Layer And Track (1212.951mil,823.315mil)(1212.951mil,862.685mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.582mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.582mil < 10mil) Between Pad C61-2(1194.054mil,826.071mil) on Bottom Layer And Track (1175.156mil,823.315mil)(1175.156mil,862.685mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.582mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.582mil < 10mil) Between Pad C61-2(1194.054mil,826.071mil) on Bottom Layer And Track (1212.951mil,823.315mil)(1212.951mil,862.685mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.582mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.608mil < 10mil) Between Pad C62-2(830mil,893mil) on Top Layer And Text "3V3" (795mil,858.215mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.608mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.582mil < 10mil) Between Pad C67-1(1655mil,885.929mil) on Bottom Layer And Track (1636.102mil,849.315mil)(1636.102mil,888.685mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.582mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.582mil < 10mil) Between Pad C67-1(1655mil,885.929mil) on Bottom Layer And Track (1673.898mil,849.315mil)(1673.898mil,888.685mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.582mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.582mil < 10mil) Between Pad C67-2(1655mil,852.071mil) on Bottom Layer And Track (1636.102mil,849.315mil)(1636.102mil,888.685mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.582mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.582mil < 10mil) Between Pad C67-2(1655mil,852.071mil) on Bottom Layer And Track (1673.898mil,849.315mil)(1673.898mil,888.685mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.582mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.496mil < 10mil) Between Pad D1-1(1113.734mil,4760.055mil) on Top Layer And Track (1081.253mil,4647.85mil)(1081.253mil,4754.15mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.496mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.496mil < 10mil) Between Pad D1-1(1113.734mil,4760.055mil) on Top Layer And Track (1146.214mil,4647.85mil)(1146.214mil,4784.465mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.496mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.496mil < 10mil) Between Pad D1-2(1113.734mil,4641.945mil) on Top Layer And Track (1081.253mil,4647.85mil)(1081.253mil,4754.15mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.496mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.496mil < 10mil) Between Pad D1-2(1113.734mil,4641.945mil) on Top Layer And Track (1146.214mil,4647.85mil)(1146.214mil,4784.465mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.496mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.311mil < 10mil) Between Pad LED1-1(1559mil,4655mil) on Top Layer And Track (1542.268mil,4700.276mil)(1542.268mil,4716.024mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.311mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.311mil < 10mil) Between Pad LED1-2(1559mil,4761.299mil) on Top Layer And Track (1542.268mil,4700.276mil)(1542.268mil,4716.024mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.311mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.311mil < 10mil) Between Pad LED1-3(1623.961mil,4655mil) on Top Layer And Track (1640.693mil,4700.276mil)(1640.693mil,4716.024mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.311mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.311mil < 10mil) Between Pad LED1-4(1623.961mil,4761.299mil) on Top Layer And Track (1640.693mil,4700.276mil)(1640.693mil,4716.024mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.311mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.195mil < 10mil) Between Pad LED2-2(991.685mil,3523.346mil) on Top Layer And Text "LED2" (1032.435mil,3499.755mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.195mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.969mil < 10mil) Between Pad RA1-1(792.079mil,4445mil) on Top Layer And Track (787.669mil,4458.78mil)(787.669mil,4466.654mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.969mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.969mil < 10mil) Between Pad RA1-4(862mil,4445mil) on Top Layer And Track (866.409mil,4458.78mil)(866.409mil,4466.654mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.969mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.968mil < 10mil) Between Pad RA1-5(862mil,4480.433mil) on Top Layer And Track (866.409mil,4458.78mil)(866.409mil,4466.654mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.968mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.968mil < 10mil) Between Pad RA1-8(792.079mil,4480.433mil) on Top Layer And Track (787.669mil,4458.78mil)(787.669mil,4466.654mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.968mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.969mil < 10mil) Between Pad RA2-1(1571.565mil,905.961mil) on Bottom Layer And Track (1549.911mil,910.37mil)(1557.785mil,910.37mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [1.969mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.969mil < 10mil) Between Pad RA2-4(1571.565mil,836.039mil) on Bottom Layer And Track (1549.911mil,831.63mil)(1557.785mil,831.63mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [1.969mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.969mil < 10mil) Between Pad RA2-5(1536.132mil,836.039mil) on Bottom Layer And Track (1549.911mil,831.63mil)(1557.785mil,831.63mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [1.969mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.969mil < 10mil) Between Pad RA2-8(1536.132mil,905.961mil) on Bottom Layer And Track (1549.911mil,910.37mil)(1557.785mil,910.37mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [1.969mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.804mil < 10mil) Between Pad S1-1(310.417mil,2900.504mil) on Top Layer And Track (280.89mil,2938.89mil)(280.89mil,3175.11mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.804mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.874mil < 10mil) Between Pad S1-1(310.417mil,2900.504mil) on Top Layer And Track (280.89mil,2938.89mil)(517.11mil,2938.89mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.372mil < 10mil) Between Pad S1-2(310.417mil,3213.496mil) on Top Layer And Text "S1" (327.108mil,3253.594mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.372mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.804mil < 10mil) Between Pad S1-2(310.417mil,3213.496mil) on Top Layer And Track (280.89mil,2938.89mil)(280.89mil,3175.11mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.804mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.874mil < 10mil) Between Pad S1-2(310.417mil,3213.496mil) on Top Layer And Track (280.89mil,3175.11mil)(517.11mil,3175.11mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.874mil < 10mil) Between Pad S1-3(487.583mil,2900.504mil) on Top Layer And Track (280.89mil,2938.89mil)(517.11mil,2938.89mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.803mil < 10mil) Between Pad S1-3(487.583mil,2900.504mil) on Top Layer And Track (517.11mil,2938.89mil)(517.11mil,3175.11mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.804mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.874mil < 10mil) Between Pad S1-4(487.583mil,3213.496mil) on Top Layer And Track (280.89mil,3175.11mil)(517.11mil,3175.11mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.804mil < 10mil) Between Pad S1-4(487.583mil,3213.496mil) on Top Layer And Track (517.11mil,2938.89mil)(517.11mil,3175.11mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.804mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.804mil < 10mil) Between Pad S2-1(1130.583mil,1479.496mil) on Top Layer And Track (1160.11mil,1204.89mil)(1160.11mil,1441.11mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.804mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.874mil < 10mil) Between Pad S2-1(1130.583mil,1479.496mil) on Top Layer And Track (923.89mil,1441.11mil)(1160.11mil,1441.11mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.803mil < 10mil) Between Pad S2-2(1130.583mil,1166.504mil) on Top Layer And Track (1160.11mil,1204.89mil)(1160.11mil,1441.11mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.804mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.874mil < 10mil) Between Pad S2-2(1130.583mil,1166.504mil) on Top Layer And Track (923.89mil,1204.89mil)(1160.11mil,1204.89mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.804mil < 10mil) Between Pad S2-3(953.417mil,1479.496mil) on Top Layer And Track (923.89mil,1204.89mil)(923.89mil,1441.11mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.804mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.874mil < 10mil) Between Pad S2-3(953.417mil,1479.496mil) on Top Layer And Track (923.89mil,1441.11mil)(1160.11mil,1441.11mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.874mil < 10mil) Between Pad S2-4(953.417mil,1166.504mil) on Top Layer And Track (923.89mil,1204.89mil)(1160.11mil,1204.89mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.804mil < 10mil) Between Pad S2-4(953.417mil,1166.504mil) on Top Layer And Track (923.89mil,1204.89mil)(923.89mil,1441.11mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.804mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.862mil < 10mil) Between Pad U1-1(1089.026mil,2106.226mil) on Top Layer And Track (1040.642mil,2118.42mil)(1410.898mil,2488.677mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.862mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.862mil < 10mil) Between Pad U1-10(1214.301mil,2231.501mil) on Top Layer And Track (1040.642mil,2118.42mil)(1410.898mil,2488.677mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.862mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.862mil < 10mil) Between Pad U1-100(992.258mil,2106.226mil) on Top Layer And Track (670.385mil,2488.677mil)(1040.642mil,2118.42mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.862mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.862mil < 10mil) Between Pad U1-11(1228.22mil,2245.421mil) on Top Layer And Track (1040.642mil,2118.42mil)(1410.898mil,2488.677mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.862mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.862mil < 10mil) Between Pad U1-12(1242.139mil,2259.34mil) on Top Layer And Track (1040.642mil,2118.42mil)(1410.898mil,2488.677mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.862mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.862mil < 10mil) Between Pad U1-13(1256.059mil,2273.26mil) on Top Layer And Track (1040.642mil,2118.42mil)(1410.898mil,2488.677mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.862mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.862mil < 10mil) Between Pad U1-14(1269.978mil,2287.179mil) on Top Layer And Track (1040.642mil,2118.42mil)(1410.898mil,2488.677mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.862mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.862mil < 10mil) Between Pad U1-15(1283.898mil,2301.098mil) on Top Layer And Track (1040.642mil,2118.42mil)(1410.898mil,2488.677mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.862mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.862mil < 10mil) Between Pad U1-16(1297.817mil,2315.018mil) on Top Layer And Track (1040.642mil,2118.42mil)(1410.898mil,2488.677mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.862mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.862mil < 10mil) Between Pad U1-17(1311.736mil,2328.937mil) on Top Layer And Track (1040.642mil,2118.42mil)(1410.898mil,2488.677mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.862mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.862mil < 10mil) Between Pad U1-18(1325.656mil,2342.857mil) on Top Layer And Track (1040.642mil,2118.42mil)(1410.898mil,2488.677mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.862mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.862mil < 10mil) Between Pad U1-19(1339.575mil,2356.776mil) on Top Layer And Track (1040.642mil,2118.42mil)(1410.898mil,2488.677mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.862mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.862mil < 10mil) Between Pad U1-2(1102.945mil,2120.146mil) on Top Layer And Track (1040.642mil,2118.42mil)(1410.898mil,2488.677mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.862mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.862mil < 10mil) Between Pad U1-20(1353.495mil,2370.695mil) on Top Layer And Track (1040.642mil,2118.42mil)(1410.898mil,2488.677mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.862mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.862mil < 10mil) Between Pad U1-21(1367.414mil,2384.615mil) on Top Layer And Track (1040.642mil,2118.42mil)(1410.898mil,2488.677mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.862mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.862mil < 10mil) Between Pad U1-22(1381.334mil,2398.534mil) on Top Layer And Track (1040.642mil,2118.42mil)(1410.898mil,2488.677mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.862mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.862mil < 10mil) Between Pad U1-23(1395.253mil,2412.454mil) on Top Layer And Track (1040.642mil,2118.42mil)(1410.898mil,2488.677mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.862mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.862mil < 10mil) Between Pad U1-24(1409.172mil,2426.373mil) on Top Layer And Track (1040.642mil,2118.42mil)(1410.898mil,2488.677mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.862mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.862mil < 10mil) Between Pad U1-25(1423.092mil,2440.293mil) on Top Layer And Track (1040.642mil,2118.42mil)(1410.898mil,2488.677mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.862mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.862mil < 10mil) Between Pad U1-26(1423.092mil,2537.06mil) on Top Layer And Track (1040.642mil,2858.933mil)(1410.898mil,2488.677mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.862mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.862mil < 10mil) Between Pad U1-27(1409.172mil,2550.98mil) on Top Layer And Track (1040.642mil,2858.933mil)(1410.898mil,2488.677mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.862mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.862mil < 10mil) Between Pad U1-28(1395.253mil,2564.899mil) on Top Layer And Track (1040.642mil,2858.933mil)(1410.898mil,2488.677mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.862mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.862mil < 10mil) Between Pad U1-29(1381.334mil,2578.819mil) on Top Layer And Track (1040.642mil,2858.933mil)(1410.898mil,2488.677mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.862mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.862mil < 10mil) Between Pad U1-3(1116.864mil,2134.065mil) on Top Layer And Track (1040.642mil,2118.42mil)(1410.898mil,2488.677mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.862mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.862mil < 10mil) Between Pad U1-30(1367.414mil,2592.738mil) on Top Layer And Track (1040.642mil,2858.933mil)(1410.898mil,2488.677mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.862mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.862mil < 10mil) Between Pad U1-31(1353.495mil,2606.657mil) on Top Layer And Track (1040.642mil,2858.933mil)(1410.898mil,2488.677mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.862mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.862mil < 10mil) Between Pad U1-32(1339.575mil,2620.577mil) on Top Layer And Track (1040.642mil,2858.933mil)(1410.898mil,2488.677mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.862mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.862mil < 10mil) Between Pad U1-33(1325.656mil,2634.496mil) on Top Layer And Track (1040.642mil,2858.933mil)(1410.898mil,2488.677mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.862mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.862mil < 10mil) Between Pad U1-34(1311.736mil,2648.416mil) on Top Layer And Track (1040.642mil,2858.933mil)(1410.898mil,2488.677mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.862mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.862mil < 10mil) Between Pad U1-35(1297.817mil,2662.335mil) on Top Layer And Track (1040.642mil,2858.933mil)(1410.898mil,2488.677mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.862mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.862mil < 10mil) Between Pad U1-36(1283.898mil,2676.255mil) on Top Layer And Track (1040.642mil,2858.933mil)(1410.898mil,2488.677mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.862mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.862mil < 10mil) Between Pad U1-37(1269.978mil,2690.174mil) on Top Layer And Track (1040.642mil,2858.933mil)(1410.898mil,2488.677mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.862mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.862mil < 10mil) Between Pad U1-38(1256.059mil,2704.093mil) on Top Layer And Track (1040.642mil,2858.933mil)(1410.898mil,2488.677mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.862mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.862mil < 10mil) Between Pad U1-39(1242.139mil,2718.013mil) on Top Layer And Track (1040.642mil,2858.933mil)(1410.898mil,2488.677mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.862mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.862mil < 10mil) Between Pad U1-4(1130.784mil,2147.985mil) on Top Layer And Track (1040.642mil,2118.42mil)(1410.898mil,2488.677mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.862mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.862mil < 10mil) Between Pad U1-40(1228.22mil,2731.932mil) on Top Layer And Track (1040.642mil,2858.933mil)(1410.898mil,2488.677mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.862mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.862mil < 10mil) Between Pad U1-41(1214.301mil,2745.852mil) on Top Layer And Track (1040.642mil,2858.933mil)(1410.898mil,2488.677mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.862mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.862mil < 10mil) Between Pad U1-42(1200.381mil,2759.771mil) on Top Layer And Track (1040.642mil,2858.933mil)(1410.898mil,2488.677mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.862mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.862mil < 10mil) Between Pad U1-43(1186.462mil,2773.691mil) on Top Layer And Track (1040.642mil,2858.933mil)(1410.898mil,2488.677mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.862mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.862mil < 10mil) Between Pad U1-44(1172.542mil,2787.61mil) on Top Layer And Track (1040.642mil,2858.933mil)(1410.898mil,2488.677mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.862mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.862mil < 10mil) Between Pad U1-45(1158.623mil,2801.53mil) on Top Layer And Track (1040.642mil,2858.933mil)(1410.898mil,2488.677mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.862mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.862mil < 10mil) Between Pad U1-46(1144.703mil,2815.449mil) on Top Layer And Track (1040.642mil,2858.933mil)(1410.898mil,2488.677mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.862mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.862mil < 10mil) Between Pad U1-47(1130.784mil,2829.368mil) on Top Layer And Track (1040.642mil,2858.933mil)(1410.898mil,2488.677mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.862mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.862mil < 10mil) Between Pad U1-48(1116.864mil,2843.288mil) on Top Layer And Track (1040.642mil,2858.933mil)(1410.898mil,2488.677mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.862mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.862mil < 10mil) Between Pad U1-49(1102.945mil,2857.207mil) on Top Layer And Track (1040.642mil,2858.933mil)(1410.898mil,2488.677mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.862mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.862mil < 10mil) Between Pad U1-5(1144.703mil,2161.904mil) on Top Layer And Track (1040.642mil,2118.42mil)(1410.898mil,2488.677mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.862mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.862mil < 10mil) Between Pad U1-50(1089.026mil,2871.127mil) on Top Layer And Track (1040.642mil,2858.933mil)(1410.898mil,2488.677mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.862mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.862mil < 10mil) Between Pad U1-51(992.258mil,2871.127mil) on Top Layer And Track (670.385mil,2488.677mil)(1040.642mil,2858.933mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.862mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.862mil < 10mil) Between Pad U1-52(978.338mil,2857.207mil) on Top Layer And Track (670.385mil,2488.677mil)(1040.642mil,2858.933mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.862mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.862mil < 10mil) Between Pad U1-53(964.419mil,2843.288mil) on Top Layer And Track (670.385mil,2488.677mil)(1040.642mil,2858.933mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.862mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.862mil < 10mil) Between Pad U1-54(950.5mil,2829.368mil) on Top Layer And Track (670.385mil,2488.677mil)(1040.642mil,2858.933mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.862mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.862mil < 10mil) Between Pad U1-55(936.58mil,2815.449mil) on Top Layer And Track (670.385mil,2488.677mil)(1040.642mil,2858.933mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.862mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.862mil < 10mil) Between Pad U1-56(922.661mil,2801.53mil) on Top Layer And Track (670.385mil,2488.677mil)(1040.642mil,2858.933mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.862mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.862mil < 10mil) Between Pad U1-57(908.741mil,2787.61mil) on Top Layer And Track (670.385mil,2488.677mil)(1040.642mil,2858.933mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.862mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.862mil < 10mil) Between Pad U1-58(894.822mil,2773.691mil) on Top Layer And Track (670.385mil,2488.677mil)(1040.642mil,2858.933mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.862mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.862mil < 10mil) Between Pad U1-59(880.902mil,2759.771mil) on Top Layer And Track (670.385mil,2488.677mil)(1040.642mil,2858.933mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.862mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.862mil < 10mil) Between Pad U1-6(1158.623mil,2175.823mil) on Top Layer And Track (1040.642mil,2118.42mil)(1410.898mil,2488.677mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.862mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.862mil < 10mil) Between Pad U1-60(866.983mil,2745.852mil) on Top Layer And Track (670.385mil,2488.677mil)(1040.642mil,2858.933mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.862mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.862mil < 10mil) Between Pad U1-61(853.063mil,2731.932mil) on Top Layer And Track (670.385mil,2488.677mil)(1040.642mil,2858.933mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.862mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.862mil < 10mil) Between Pad U1-62(839.144mil,2718.013mil) on Top Layer And Track (670.385mil,2488.677mil)(1040.642mil,2858.933mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.862mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.862mil < 10mil) Between Pad U1-63(825.225mil,2704.093mil) on Top Layer And Track (670.385mil,2488.677mil)(1040.642mil,2858.933mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.862mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.862mil < 10mil) Between Pad U1-64(811.305mil,2690.174mil) on Top Layer And Track (670.385mil,2488.677mil)(1040.642mil,2858.933mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.862mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.862mil < 10mil) Between Pad U1-65(797.386mil,2676.255mil) on Top Layer And Track (670.385mil,2488.677mil)(1040.642mil,2858.933mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.862mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.862mil < 10mil) Between Pad U1-66(783.466mil,2662.335mil) on Top Layer And Track (670.385mil,2488.677mil)(1040.642mil,2858.933mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.862mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.862mil < 10mil) Between Pad U1-67(769.547mil,2648.416mil) on Top Layer And Track (670.385mil,2488.677mil)(1040.642mil,2858.933mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.862mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.862mil < 10mil) Between Pad U1-68(755.628mil,2634.496mil) on Top Layer And Track (670.385mil,2488.677mil)(1040.642mil,2858.933mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.862mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.862mil < 10mil) Between Pad U1-69(741.708mil,2620.577mil) on Top Layer And Track (670.385mil,2488.677mil)(1040.642mil,2858.933mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.862mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.862mil < 10mil) Between Pad U1-7(1172.542mil,2189.743mil) on Top Layer And Track (1040.642mil,2118.42mil)(1410.898mil,2488.677mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.862mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.862mil < 10mil) Between Pad U1-70(727.789mil,2606.657mil) on Top Layer And Track (670.385mil,2488.677mil)(1040.642mil,2858.933mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.862mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.862mil < 10mil) Between Pad U1-71(713.869mil,2592.738mil) on Top Layer And Track (670.385mil,2488.677mil)(1040.642mil,2858.933mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.862mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.862mil < 10mil) Between Pad U1-72(699.95mil,2578.819mil) on Top Layer And Track (670.385mil,2488.677mil)(1040.642mil,2858.933mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.862mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.862mil < 10mil) Between Pad U1-73(686.03mil,2564.899mil) on Top Layer And Track (670.385mil,2488.677mil)(1040.642mil,2858.933mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.862mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.862mil < 10mil) Between Pad U1-74(672.111mil,2550.98mil) on Top Layer And Track (670.385mil,2488.677mil)(1040.642mil,2858.933mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.862mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.862mil < 10mil) Between Pad U1-75(658.192mil,2537.06mil) on Top Layer And Track (670.385mil,2488.677mil)(1040.642mil,2858.933mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.862mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.862mil < 10mil) Between Pad U1-76(658.192mil,2440.293mil) on Top Layer And Track (670.385mil,2488.677mil)(1040.642mil,2118.42mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.862mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.862mil < 10mil) Between Pad U1-77(672.111mil,2426.373mil) on Top Layer And Track (670.385mil,2488.677mil)(1040.642mil,2118.42mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.862mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.862mil < 10mil) Between Pad U1-78(686.03mil,2412.454mil) on Top Layer And Track (670.385mil,2488.677mil)(1040.642mil,2118.42mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.862mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.862mil < 10mil) Between Pad U1-79(699.95mil,2398.534mil) on Top Layer And Track (670.385mil,2488.677mil)(1040.642mil,2118.42mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.862mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.862mil < 10mil) Between Pad U1-8(1186.462mil,2203.662mil) on Top Layer And Track (1040.642mil,2118.42mil)(1410.898mil,2488.677mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.862mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.862mil < 10mil) Between Pad U1-80(713.869mil,2384.615mil) on Top Layer And Track (670.385mil,2488.677mil)(1040.642mil,2118.42mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.862mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.862mil < 10mil) Between Pad U1-81(727.789mil,2370.695mil) on Top Layer And Track (670.385mil,2488.677mil)(1040.642mil,2118.42mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.862mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.862mil < 10mil) Between Pad U1-82(741.708mil,2356.776mil) on Top Layer And Track (670.385mil,2488.677mil)(1040.642mil,2118.42mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.862mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.862mil < 10mil) Between Pad U1-83(755.628mil,2342.857mil) on Top Layer And Track (670.385mil,2488.677mil)(1040.642mil,2118.42mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.862mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.862mil < 10mil) Between Pad U1-84(769.547mil,2328.937mil) on Top Layer And Track (670.385mil,2488.677mil)(1040.642mil,2118.42mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.862mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.862mil < 10mil) Between Pad U1-85(783.466mil,2315.018mil) on Top Layer And Track (670.385mil,2488.677mil)(1040.642mil,2118.42mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.862mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.862mil < 10mil) Between Pad U1-86(797.386mil,2301.098mil) on Top Layer And Track (670.385mil,2488.677mil)(1040.642mil,2118.42mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.862mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.862mil < 10mil) Between Pad U1-87(811.305mil,2287.179mil) on Top Layer And Track (670.385mil,2488.677mil)(1040.642mil,2118.42mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.862mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.862mil < 10mil) Between Pad U1-88(825.225mil,2273.26mil) on Top Layer And Track (670.385mil,2488.677mil)(1040.642mil,2118.42mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.862mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.862mil < 10mil) Between Pad U1-89(839.144mil,2259.34mil) on Top Layer And Track (670.385mil,2488.677mil)(1040.642mil,2118.42mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.862mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.862mil < 10mil) Between Pad U1-9(1200.381mil,2217.582mil) on Top Layer And Track (1040.642mil,2118.42mil)(1410.898mil,2488.677mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.862mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.862mil < 10mil) Between Pad U1-90(853.063mil,2245.421mil) on Top Layer And Track (670.385mil,2488.677mil)(1040.642mil,2118.42mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.862mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.862mil < 10mil) Between Pad U1-91(866.983mil,2231.501mil) on Top Layer And Track (670.385mil,2488.677mil)(1040.642mil,2118.42mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.862mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.862mil < 10mil) Between Pad U1-92(880.902mil,2217.582mil) on Top Layer And Track (670.385mil,2488.677mil)(1040.642mil,2118.42mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.862mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.862mil < 10mil) Between Pad U1-93(894.822mil,2203.662mil) on Top Layer And Track (670.385mil,2488.677mil)(1040.642mil,2118.42mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.862mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.862mil < 10mil) Between Pad U1-94(908.741mil,2189.743mil) on Top Layer And Track (670.385mil,2488.677mil)(1040.642mil,2118.42mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.862mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.862mil < 10mil) Between Pad U1-95(922.661mil,2175.823mil) on Top Layer And Track (670.385mil,2488.677mil)(1040.642mil,2118.42mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.862mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.862mil < 10mil) Between Pad U1-96(936.58mil,2161.904mil) on Top Layer And Track (670.385mil,2488.677mil)(1040.642mil,2118.42mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.862mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.862mil < 10mil) Between Pad U1-97(950.5mil,2147.985mil) on Top Layer And Track (670.385mil,2488.677mil)(1040.642mil,2118.42mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.862mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.862mil < 10mil) Between Pad U1-98(964.419mil,2134.065mil) on Top Layer And Track (670.385mil,2488.677mil)(1040.642mil,2118.42mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.862mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.862mil < 10mil) Between Pad U1-99(978.338mil,2120.146mil) on Top Layer And Track (670.385mil,2488.677mil)(1040.642mil,2118.42mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.862mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.862mil < 10mil) Between Pad U2-1(868.656mil,4272.119mil) on Top Layer And Track (665.099mil,4007.985mil)(924mil,4266.886mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.862mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.862mil < 10mil) Between Pad U2-10(743.381mil,4146.845mil) on Top Layer And Track (665.099mil,4007.985mil)(924mil,4266.886mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.862mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.862mil < 10mil) Between Pad U2-11(729.462mil,4132.925mil) on Top Layer And Track (665.099mil,4007.985mil)(924mil,4266.886mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.862mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.862mil < 10mil) Between Pad U2-12(715.543mil,4119.006mil) on Top Layer And Track (665.099mil,4007.985mil)(924mil,4266.886mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.862mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.862mil < 10mil) Between Pad U2-13(701.623mil,4105.086mil) on Top Layer And Track (665.099mil,4007.985mil)(924mil,4266.886mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.862mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.862mil < 10mil) Between Pad U2-14(687.704mil,4091.167mil) on Top Layer And Track (665.099mil,4007.985mil)(924mil,4266.886mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.862mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.862mil < 10mil) Between Pad U2-15(673.784mil,4077.247mil) on Top Layer And Track (665.099mil,4007.985mil)(924mil,4266.886mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.862mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.862mil < 10mil) Between Pad U2-16(659.865mil,4063.328mil) on Top Layer And Track (665.099mil,4007.985mil)(924mil,4266.886mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.862mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.862mil < 10mil) Between Pad U2-17(659.865mil,3952.641mil) on Top Layer And Track (665.099mil,4007.985mil)(924mil,3749.083mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.862mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.862mil < 10mil) Between Pad U2-18(673.784mil,3938.722mil) on Top Layer And Track (665.099mil,4007.985mil)(924mil,3749.083mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.862mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.862mil < 10mil) Between Pad U2-19(687.704mil,3924.802mil) on Top Layer And Track (665.099mil,4007.985mil)(924mil,3749.083mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.862mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.862mil < 10mil) Between Pad U2-2(854.737mil,4258.2mil) on Top Layer And Track (665.099mil,4007.985mil)(924mil,4266.886mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.862mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.862mil < 10mil) Between Pad U2-20(701.623mil,3910.883mil) on Top Layer And Track (665.099mil,4007.985mil)(924mil,3749.083mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.862mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.862mil < 10mil) Between Pad U2-21(715.543mil,3896.963mil) on Top Layer And Track (665.099mil,4007.985mil)(924mil,3749.083mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.862mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.862mil < 10mil) Between Pad U2-22(729.462mil,3883.044mil) on Top Layer And Track (665.099mil,4007.985mil)(924mil,3749.083mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.862mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.862mil < 10mil) Between Pad U2-23(743.381mil,3869.124mil) on Top Layer And Track (665.099mil,4007.985mil)(924mil,3749.083mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.862mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.862mil < 10mil) Between Pad U2-24(757.301mil,3855.205mil) on Top Layer And Track (665.099mil,4007.985mil)(924mil,3749.083mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.862mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.862mil < 10mil) Between Pad U2-25(771.22mil,3841.285mil) on Top Layer And Track (665.099mil,4007.985mil)(924mil,3749.083mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.862mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.862mil < 10mil) Between Pad U2-26(785.14mil,3827.366mil) on Top Layer And Track (665.099mil,4007.985mil)(924mil,3749.083mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.862mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.862mil < 10mil) Between Pad U2-27(799.059mil,3813.447mil) on Top Layer And Track (665.099mil,4007.985mil)(924mil,3749.083mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.862mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.862mil < 10mil) Between Pad U2-28(812.979mil,3799.527mil) on Top Layer And Track (665.099mil,4007.985mil)(924mil,3749.083mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.862mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.862mil < 10mil) Between Pad U2-29(826.898mil,3785.608mil) on Top Layer And Track (665.099mil,4007.985mil)(924mil,3749.083mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.862mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.862mil < 10mil) Between Pad U2-3(840.817mil,4244.281mil) on Top Layer And Track (665.099mil,4007.985mil)(924mil,4266.886mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.862mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.862mil < 10mil) Between Pad U2-30(840.817mil,3771.688mil) on Top Layer And Track (665.099mil,4007.985mil)(924mil,3749.083mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.862mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.862mil < 10mil) Between Pad U2-31(854.737mil,3757.769mil) on Top Layer And Track (665.099mil,4007.985mil)(924mil,3749.083mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.862mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.862mil < 10mil) Between Pad U2-32(868.656mil,3743.849mil) on Top Layer And Track (665.099mil,4007.985mil)(924mil,3749.083mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.862mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.862mil < 10mil) Between Pad U2-33(979.344mil,3743.849mil) on Top Layer And Track (924mil,3749.083mil)(1182.901mil,4007.985mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.862mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.862mil < 10mil) Between Pad U2-34(993.263mil,3757.769mil) on Top Layer And Track (924mil,3749.083mil)(1182.901mil,4007.985mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.862mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.862mil < 10mil) Between Pad U2-35(1007.183mil,3771.688mil) on Top Layer And Track (924mil,3749.083mil)(1182.901mil,4007.985mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.862mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.862mil < 10mil) Between Pad U2-36(1021.102mil,3785.608mil) on Top Layer And Track (924mil,3749.083mil)(1182.901mil,4007.985mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.862mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.862mil < 10mil) Between Pad U2-37(1035.021mil,3799.527mil) on Top Layer And Track (924mil,3749.083mil)(1182.901mil,4007.985mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.862mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.862mil < 10mil) Between Pad U2-38(1048.941mil,3813.447mil) on Top Layer And Track (924mil,3749.083mil)(1182.901mil,4007.985mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.862mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.862mil < 10mil) Between Pad U2-39(1062.86mil,3827.366mil) on Top Layer And Track (924mil,3749.083mil)(1182.901mil,4007.985mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.862mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.862mil < 10mil) Between Pad U2-4(826.898mil,4230.361mil) on Top Layer And Track (665.099mil,4007.985mil)(924mil,4266.886mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.862mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.862mil < 10mil) Between Pad U2-40(1076.78mil,3841.285mil) on Top Layer And Track (924mil,3749.083mil)(1182.901mil,4007.985mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.862mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.862mil < 10mil) Between Pad U2-41(1090.699mil,3855.205mil) on Top Layer And Track (924mil,3749.083mil)(1182.901mil,4007.985mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.862mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.862mil < 10mil) Between Pad U2-42(1104.619mil,3869.124mil) on Top Layer And Track (924mil,3749.083mil)(1182.901mil,4007.985mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.862mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.862mil < 10mil) Between Pad U2-43(1118.538mil,3883.044mil) on Top Layer And Track (924mil,3749.083mil)(1182.901mil,4007.985mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.862mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.862mil < 10mil) Between Pad U2-44(1132.457mil,3896.963mil) on Top Layer And Track (924mil,3749.083mil)(1182.901mil,4007.985mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.862mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.862mil < 10mil) Between Pad U2-45(1146.377mil,3910.883mil) on Top Layer And Track (924mil,3749.083mil)(1182.901mil,4007.985mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.862mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.862mil < 10mil) Between Pad U2-46(1160.296mil,3924.802mil) on Top Layer And Track (924mil,3749.083mil)(1182.901mil,4007.985mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.862mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.862mil < 10mil) Between Pad U2-47(1174.216mil,3938.722mil) on Top Layer And Track (924mil,3749.083mil)(1182.901mil,4007.985mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.862mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.862mil < 10mil) Between Pad U2-48(1188.135mil,3952.641mil) on Top Layer And Track (924mil,3749.083mil)(1182.901mil,4007.985mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.862mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.862mil < 10mil) Between Pad U2-49(1188.135mil,4063.328mil) on Top Layer And Track (924mil,4266.886mil)(1182.901mil,4007.985mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.862mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.862mil < 10mil) Between Pad U2-5(812.979mil,4216.442mil) on Top Layer And Track (665.099mil,4007.985mil)(924mil,4266.886mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.862mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.862mil < 10mil) Between Pad U2-50(1174.216mil,4077.247mil) on Top Layer And Track (924mil,4266.886mil)(1182.901mil,4007.985mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.862mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.862mil < 10mil) Between Pad U2-51(1160.296mil,4091.167mil) on Top Layer And Track (924mil,4266.886mil)(1182.901mil,4007.985mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.862mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.862mil < 10mil) Between Pad U2-52(1146.377mil,4105.086mil) on Top Layer And Track (924mil,4266.886mil)(1182.901mil,4007.985mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.862mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.862mil < 10mil) Between Pad U2-53(1132.457mil,4119.006mil) on Top Layer And Track (924mil,4266.886mil)(1182.901mil,4007.985mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.862mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.862mil < 10mil) Between Pad U2-54(1118.538mil,4132.925mil) on Top Layer And Track (924mil,4266.886mil)(1182.901mil,4007.985mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.862mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.862mil < 10mil) Between Pad U2-55(1104.619mil,4146.845mil) on Top Layer And Track (924mil,4266.886mil)(1182.901mil,4007.985mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.862mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.862mil < 10mil) Between Pad U2-56(1090.699mil,4160.764mil) on Top Layer And Track (924mil,4266.886mil)(1182.901mil,4007.985mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.862mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.862mil < 10mil) Between Pad U2-57(1076.78mil,4174.684mil) on Top Layer And Track (924mil,4266.886mil)(1182.901mil,4007.985mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.862mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.862mil < 10mil) Between Pad U2-58(1062.86mil,4188.603mil) on Top Layer And Track (924mil,4266.886mil)(1182.901mil,4007.985mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.862mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.862mil < 10mil) Between Pad U2-59(1048.941mil,4202.522mil) on Top Layer And Track (924mil,4266.886mil)(1182.901mil,4007.985mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.862mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.862mil < 10mil) Between Pad U2-6(799.059mil,4202.522mil) on Top Layer And Track (665.099mil,4007.985mil)(924mil,4266.886mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.862mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.862mil < 10mil) Between Pad U2-60(1035.021mil,4216.442mil) on Top Layer And Track (924mil,4266.886mil)(1182.901mil,4007.985mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.862mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.862mil < 10mil) Between Pad U2-61(1021.102mil,4230.361mil) on Top Layer And Track (924mil,4266.886mil)(1182.901mil,4007.985mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.862mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.862mil < 10mil) Between Pad U2-62(1007.183mil,4244.281mil) on Top Layer And Track (924mil,4266.886mil)(1182.901mil,4007.985mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.862mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.862mil < 10mil) Between Pad U2-63(993.263mil,4258.2mil) on Top Layer And Track (924mil,4266.886mil)(1182.901mil,4007.985mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.862mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.862mil < 10mil) Between Pad U2-64(979.344mil,4272.119mil) on Top Layer And Track (924mil,4266.886mil)(1182.901mil,4007.985mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.862mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.862mil < 10mil) Between Pad U2-7(785.14mil,4188.603mil) on Top Layer And Track (665.099mil,4007.985mil)(924mil,4266.886mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.862mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.862mil < 10mil) Between Pad U2-8(771.22mil,4174.684mil) on Top Layer And Track (665.099mil,4007.985mil)(924mil,4266.886mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.862mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.862mil < 10mil) Between Pad U2-9(757.301mil,4160.764mil) on Top Layer And Track (665.099mil,4007.985mil)(924mil,4266.886mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.862mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad U4-1(1400.319mil,4898.315mil) on Top Layer And Track (1177.878mil,4839.26mil)(1441.657mil,4839.26mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad U4-2(1309.767mil,4898.315mil) on Top Layer And Track (1177.878mil,4839.26mil)(1441.657mil,4839.26mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad U4-3(1219.216mil,4898.315mil) on Top Layer And Track (1177.878mil,4839.26mil)(1441.657mil,4839.26mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.511mil < 10mil) Between Pad U4-4(1309.767mil,4669.968mil) on Top Layer And Text "U4" (1214.704mil,4686.702mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.511mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad U4-4(1309.767mil,4669.968mil) on Top Layer And Track (1177.878mil,4729.024mil)(1441.657mil,4729.024mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.638mil < 10mil) Between Pad USB1-5(342.431mil,4881.552mil) on Top Layer And Track (342.943mil,4764.709mil)(342.943mil,4834.513mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.638mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.598mil < 10mil) Between Pad USB1-5(342.431mil,4881.552mil) on Top Layer And Track (342.943mil,4929.552mil)(342.943mil,4979.709mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.598mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.933mil < 10mil) Between Pad USB1-5(653.455mil,4881.552mil) on Top Layer And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [7.933mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.433mil < 10mil) Between Pad USB1-5(653.455mil,4881.552mil) on Top Layer And Track (580.561mil,4862.025mil)(608.12mil,4881.709mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.433mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.433mil < 10mil) Between Pad USB1-5(653.455mil,4881.552mil) on Top Layer And Track (580.561mil,4901.395mil)(608.12mil,4881.709mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.433mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.638mil < 10mil) Between Pad USB1-5(653.455mil,4881.552mil) on Top Layer And Track (652.943mil,4763.709mil)(652.943mil,4834.513mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.638mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.598mil < 10mil) Between Pad USB1-5(653.455mil,4881.552mil) on Top Layer And Track (652.943mil,4929.552mil)(652.943mil,4979.709mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.598mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.933mil < 10mil) Between Pad USB2-5(1280.624mil,752mil) on Top Layer And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [7.933mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.598mil < 10mil) Between Pad USB2-5(1280.624mil,752mil) on Top Layer And Track (1281.136mil,653.842mil)(1281.136mil,704mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.598mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.638mil < 10mil) Between Pad USB2-5(1280.624mil,752mil) on Top Layer And Track (1281.136mil,869.843mil)(1281.136mil,799.039mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.638mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.433mil < 10mil) Between Pad USB2-5(1280.624mil,752mil) on Top Layer And Track (1325.959mil,751.843mil)(1353.518mil,732.157mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.433mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.433mil < 10mil) Between Pad USB2-5(1280.624mil,752mil) on Top Layer And Track (1325.959mil,751.843mil)(1353.518mil,771.528mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.433mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.598mil < 10mil) Between Pad USB2-5(1591.648mil,752mil) on Top Layer And Track (1591.136mil,653.842mil)(1591.136mil,704mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.598mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.638mil < 10mil) Between Pad USB2-5(1591.648mil,752mil) on Top Layer And Track (1591.136mil,799.039mil)(1591.136mil,868.842mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.638mil]
Rule Violations :257

Processing Rule : Silk to Silk (Clearance=10mil) (All),(All)
   Violation between Silk To Silk Clearance Constraint: (6.658mil < 10mil) Between Arc (1072.551mil,912.016mil) on Bottom Overlay And Text "R30" (1077.268mil,884.672mil) on Bottom Overlay Silk Text to Silk Clearance [6.658mil]
   Violation between Silk To Silk Clearance Constraint: (9.063mil < 10mil) Between Text "0" (1227mil,3168mil) on Top Overlay And Track (1214mil,3137mil)(1214mil,3337mil) on Top Overlay Silk Text to Silk Clearance [9.063mil]
   Violation between Silk To Silk Clearance Constraint: (9.978mil < 10mil) Between Text "3V3" (1556.785mil,3448mil) on Top Overlay And Track (1530mil,3422mil)(1530mil,3922mil) on Top Overlay Silk Text to Silk Clearance [9.979mil]
   Violation between Silk To Silk Clearance Constraint: (7.063mil < 10mil) Between Text "3V3" (1950mil,1410.215mil) on Top Overlay And Track (1939mil,663mil)(1939mil,2663mil) on Top Overlay Silk Text to Silk Clearance [7.063mil]
   Violation between Silk To Silk Clearance Constraint: (7.063mil < 10mil) Between Text "3V3" (1950mil,4355.215mil) on Top Overlay And Track (1939mil,4809mil)(1939mil,2809mil) on Top Overlay Silk Text to Silk Clearance [7.063mil]
   Violation between Silk To Silk Clearance Constraint: (5.698mil < 10mil) Between Text "3V3" (222.459mil,3816.215mil) on Top Overlay And Track (262.339mil,3576mil)(262.339mil,3876mil) on Top Overlay Silk Text to Silk Clearance [5.698mil]
   Violation between Silk To Silk Clearance Constraint: (8.415mil < 10mil) Between Text "3V3" (414.786mil,2138mil) on Top Overlay And Track (390mil,2085mil)(390mil,2735mil) on Top Overlay Silk Text to Silk Clearance [8.415mil]
   Violation between Silk To Silk Clearance Constraint: (4.144mil < 10mil) Between Text "3V3" (795mil,858.215mil) on Top Overlay And Track (258.937mil,849.919mil)(858.937mil,849.919mil) on Top Overlay Silk Text to Silk Clearance [4.144mil]
   Violation between Silk To Silk Clearance Constraint: (4.929mil < 10mil) Between Text "C61" (1220.594mil,827.687mil) on Bottom Overlay And Track (1212.951mil,823.315mil)(1212.951mil,862.685mil) on Bottom Overlay Silk Text to Silk Clearance [4.929mil]
   Violation between Silk To Silk Clearance Constraint: (2.982mil < 10mil) Between Text "C67" (1679.594mil,856.458mil) on Bottom Overlay And Track (1673.898mil,849.315mil)(1673.898mil,888.685mil) on Bottom Overlay Silk Text to Silk Clearance [2.982mil]
   Violation between Silk To Silk Clearance Constraint: (9.822mil < 10mil) Between Text "GND" (1556.785mil,3548.2mil) on Top Overlay And Track (1530mil,3422mil)(1530mil,3922mil) on Top Overlay Silk Text to Silk Clearance [9.822mil]
   Violation between Silk To Silk Clearance Constraint: (9.822mil < 10mil) Between Text "GND" (1556.785mil,3648.4mil) on Top Overlay And Track (1530mil,3422mil)(1530mil,3922mil) on Top Overlay Silk Text to Silk Clearance [9.822mil]
   Violation between Silk To Silk Clearance Constraint: (9.822mil < 10mil) Between Text "GND" (1556.785mil,3848.8mil) on Top Overlay And Track (1530mil,3422mil)(1530mil,3922mil) on Top Overlay Silk Text to Silk Clearance [9.822mil]
   Violation between Silk To Silk Clearance Constraint: (7.063mil < 10mil) Between Text "GND" (1950mil,4255.215mil) on Top Overlay And Track (1939mil,4809mil)(1939mil,2809mil) on Top Overlay Silk Text to Silk Clearance [7.063mil]
   Violation between Silk To Silk Clearance Constraint: (8.063mil < 10mil) Between Text "GND" (1951mil,1508.215mil) on Top Overlay And Track (1939mil,663mil)(1939mil,2663mil) on Top Overlay Silk Text to Silk Clearance [8.063mil]
   Violation between Silk To Silk Clearance Constraint: (5.698mil < 10mil) Between Text "GND" (214.893mil,3616.215mil) on Top Overlay And Track (262.339mil,3576mil)(262.339mil,3767.666mil) on Top Overlay Silk Text to Silk Clearance [5.698mil]
   Violation between Silk To Silk Clearance Constraint: (5.698mil < 10mil) Between Text "GND" (214.893mil,3616.215mil) on Top Overlay And Track (262.339mil,3576mil)(262.339mil,3876mil) on Top Overlay Silk Text to Silk Clearance [5.698mil]
   Violation between Silk To Silk Clearance Constraint: (7.253mil < 10mil) Between Text "GND" (26mil,1705.215mil) on Top Overlay And Track (75mil,2658mil)(75mil,733mil) on Top Overlay Silk Text to Silk Clearance [7.253mil]
   Violation between Silk To Silk Clearance Constraint: (8.259mil < 10mil) Between Text "GND" (414.786mil,2238.2mil) on Top Overlay And Track (390mil,2085mil)(390mil,2735mil) on Top Overlay Silk Text to Silk Clearance [8.259mil]
   Violation between Silk To Silk Clearance Constraint: (6.742mil < 10mil) Between Text "GND" (691.8mil,626.215mil) on Top Overlay And Track (258.937mil,649.919mil)(858.937mil,649.919mil) on Top Overlay Silk Text to Silk Clearance [6.742mil]
   Violation between Silk To Silk Clearance Constraint: (4.144mil < 10mil) Between Text "GND" (694.8mil,858.215mil) on Top Overlay And Track (258.937mil,849.919mil)(858.937mil,849.919mil) on Top Overlay Silk Text to Silk Clearance [4.144mil]
   Violation between Silk To Silk Clearance Constraint: (6.742mil < 10mil) Between Text "GND" (792mil,626.215mil) on Top Overlay And Track (258.937mil,649.919mil)(858.937mil,649.919mil) on Top Overlay Silk Text to Silk Clearance [6.742mil]
   Violation between Silk To Silk Clearance Constraint: (8.521mil < 10mil) Between Text "J1" (1414.405mil,3934.672mil) on Top Overlay And Track (1330mil,3922mil)(1530mil,3922mil) on Top Overlay Silk Text to Silk Clearance [8.521mil]
   Violation between Silk To Silk Clearance Constraint: (6.724mil < 10mil) Between Text "J108
SWDIO" (473mil,3711mil) on Top Overlay And Track (462.339mil,3576mil)(462.339mil,3876mil) on Top Overlay Silk Text to Silk Clearance [6.724mil]
   Violation between Silk To Silk Clearance Constraint: (4.521mil < 10mil) Between Text "J2" (345.235mil,3884.672mil) on Top Overlay And Track (262.339mil,3876mil)(462.339mil,3876mil) on Top Overlay Silk Text to Silk Clearance [4.521mil]
   Violation between Silk To Silk Clearance Constraint: (4.987mil < 10mil) Between Text "J7" (305.176mil,2743.702mil) on Top Overlay And Track (240mil,2735mil)(390mil,2735mil) on Top Overlay Silk Text to Silk Clearance [4.987mil]
   Violation between Silk To Silk Clearance Constraint: (6.521mil < 10mil) Between Text "J8" (1098.157mil,3347.672mil) on Top Overlay And Track (1014mil,3337mil)(1214mil,3337mil) on Top Overlay Silk Text to Silk Clearance [6.521mil]
   Violation between Silk To Silk Clearance Constraint: (4.584mil < 10mil) Between Text "J9" (867.672mil,757.843mil) on Top Overlay And Track (858.937mil,649.919mil)(858.937mil,849.919mil) on Top Overlay Silk Text to Silk Clearance [4.584mil]
   Violation between Silk To Silk Clearance Constraint: (6.724mil < 10mil) Between Text "JP305
SWCLK" (473mil,3811mil) on Top Overlay And Track (462.339mil,3576mil)(462.339mil,3876mil) on Top Overlay Silk Text to Silk Clearance [6.724mil]
   Violation between Silk To Silk Clearance Constraint: (6.063mil < 10mil) Between Text "JRESET" (184.961mil,3719.215mil) on Top Overlay And Track (175mil,2800mil)(175mil,4800mil) on Top Overlay Silk Text to Silk Clearance [6.063mil]
   Violation between Silk To Silk Clearance Constraint: (5.698mil < 10mil) Between Text "JRESET" (184.961mil,3719.215mil) on Top Overlay And Track (262.339mil,3576mil)(262.339mil,3767.666mil) on Top Overlay Silk Text to Silk Clearance [5.698mil]
   Violation between Silk To Silk Clearance Constraint: (5.698mil < 10mil) Between Text "JRESET" (184.961mil,3719.215mil) on Top Overlay And Track (262.339mil,3576mil)(262.339mil,3876mil) on Top Overlay Silk Text to Silk Clearance [5.698mil]
   Violation between Silk To Silk Clearance Constraint: (8.063mil < 10mil) Between Text "NC" (1226mil,3287.215mil) on Top Overlay And Track (1214mil,3137mil)(1214mil,3337mil) on Top Overlay Silk Text to Silk Clearance [8.063mil]
   Violation between Silk To Silk Clearance Constraint: (9.822mil < 10mil) Between Text "NC" (1556.785mil,3748.6mil) on Top Overlay And Track (1530mil,3422mil)(1530mil,3922mil) on Top Overlay Silk Text to Silk Clearance [9.822mil]
   Violation between Silk To Silk Clearance Constraint: (6.063mil < 10mil) Between Text "NC" (1949mil,3252.215mil) on Top Overlay And Track (1939mil,4809mil)(1939mil,2809mil) on Top Overlay Silk Text to Silk Clearance [6.063mil]
   Violation between Silk To Silk Clearance Constraint: (6.063mil < 10mil) Between Text "NC" (1949mil,4458.215mil) on Top Overlay And Track (1939mil,4809mil)(1939mil,2809mil) on Top Overlay Silk Text to Silk Clearance [6.063mil]
   Violation between Silk To Silk Clearance Constraint: (8.063mil < 10mil) Between Text "NC" (1951mil,1610.215mil) on Top Overlay And Track (1939mil,663mil)(1939mil,2663mil) on Top Overlay Silk Text to Silk Clearance [8.063mil]
   Violation between Silk To Silk Clearance Constraint: (7.724mil < 10mil) Between Text "NC" (474mil,3615.215mil) on Top Overlay And Track (462.339mil,3576mil)(462.339mil,3876mil) on Top Overlay Silk Text to Silk Clearance [7.724mil]
   Violation between Silk To Silk Clearance Constraint: (5.537mil < 10mil) Between Text "P000" (26mil,700.215mil) on Top Overlay And Track (75mil,658mil)(75mil,733mil) on Top Overlay Silk Text to Silk Clearance [5.537mil]
   Violation between Silk To Silk Clearance Constraint: (7.955mil < 10mil) Between Text "P001" (26mil,804.215mil) on Top Overlay And Track (75mil,2658mil)(75mil,733mil) on Top Overlay Silk Text to Silk Clearance [7.955mil]
   Violation between Silk To Silk Clearance Constraint: (4.614mil < 10mil) Between Text "P002" (27mil,900.215mil) on Top Overlay And Track (75mil,2658mil)(75mil,733mil) on Top Overlay Silk Text to Silk Clearance [4.615mil]
   Violation between Silk To Silk Clearance Constraint: (5.497mil < 10mil) Between Text "P003" (26mil,1002.215mil) on Top Overlay And Track (75mil,2658mil)(75mil,733mil) on Top Overlay Silk Text to Silk Clearance [5.498mil]
   Violation between Silk To Silk Clearance Constraint: (5.537mil < 10mil) Between Text "P004" (26mil,1100.215mil) on Top Overlay And Track (75mil,2658mil)(75mil,733mil) on Top Overlay Silk Text to Silk Clearance [5.537mil]
   Violation between Silk To Silk Clearance Constraint: (5.4mil < 10mil) Between Text "P005" (26mil,1203.215mil) on Top Overlay And Track (75mil,2658mil)(75mil,733mil) on Top Overlay Silk Text to Silk Clearance [5.4mil]
   Violation between Silk To Silk Clearance Constraint: (5.497mil < 10mil) Between Text "P006" (26mil,1302.215mil) on Top Overlay And Track (75mil,2658mil)(75mil,733mil) on Top Overlay Silk Text to Silk Clearance [5.498mil]
   Violation between Silk To Silk Clearance Constraint: (4.497mil < 10mil) Between Text "P007" (27mil,1404.215mil) on Top Overlay And Track (75mil,2658mil)(75mil,733mil) on Top Overlay Silk Text to Silk Clearance [4.498mil]
   Violation between Silk To Silk Clearance Constraint: (3.458mil < 10mil) Between Text "P008" (28mil,1502.215mil) on Top Overlay And Track (75mil,2658mil)(75mil,733mil) on Top Overlay Silk Text to Silk Clearance [3.459mil]
   Violation between Silk To Silk Clearance Constraint: (5.537mil < 10mil) Between Text "P014" (26mil,1900.215mil) on Top Overlay And Track (75mil,2658mil)(75mil,733mil) on Top Overlay Silk Text to Silk Clearance [5.537mil]
   Violation between Silk To Silk Clearance Constraint: (5.4mil < 10mil) Between Text "P015" (26mil,2000.215mil) on Top Overlay And Track (75mil,2658mil)(75mil,733mil) on Top Overlay Silk Text to Silk Clearance [5.4mil]
   Violation between Silk To Silk Clearance Constraint: (5.537mil < 10mil) Between Text "P100" (26mil,2842.215mil) on Top Overlay And Track (75mil,2800mil)(75mil,2875mil) on Top Overlay Silk Text to Silk Clearance [5.537mil]
   Violation between Silk To Silk Clearance Constraint: (6.898mil < 10mil) Between Text "P100" (491.4mil,626.215mil) on Top Overlay And Track (258.937mil,649.919mil)(858.937mil,649.919mil) on Top Overlay Silk Text to Silk Clearance [6.898mil]
   Violation between Silk To Silk Clearance Constraint: (7.955mil < 10mil) Between Text "P101" (26mil,2946.215mil) on Top Overlay And Track (75mil,4800mil)(75mil,2875mil) on Top Overlay Silk Text to Silk Clearance [7.955mil]
   Violation between Silk To Silk Clearance Constraint: (6.898mil < 10mil) Between Text "P101" (391.2mil,626.215mil) on Top Overlay And Track (258.937mil,649.919mil)(858.937mil,649.919mil) on Top Overlay Silk Text to Silk Clearance [6.898mil]
   Violation between Silk To Silk Clearance Constraint: (4.614mil < 10mil) Between Text "P102" (27mil,3042.215mil) on Top Overlay And Track (75mil,4800mil)(75mil,2875mil) on Top Overlay Silk Text to Silk Clearance [4.615mil]
   Violation between Silk To Silk Clearance Constraint: (6.898mil < 10mil) Between Text "P102" (591.6mil,626.215mil) on Top Overlay And Track (258.937mil,649.919mil)(858.937mil,649.919mil) on Top Overlay Silk Text to Silk Clearance [6.898mil]
   Violation between Silk To Silk Clearance Constraint: (5.497mil < 10mil) Between Text "P103" (26mil,3144.215mil) on Top Overlay And Track (75mil,4800mil)(75mil,2875mil) on Top Overlay Silk Text to Silk Clearance [5.498mil]
   Violation between Silk To Silk Clearance Constraint: (6.898mil < 10mil) Between Text "P103" (291mil,626.215mil) on Top Overlay And Track (258.937mil,649.919mil)(858.937mil,649.919mil) on Top Overlay Silk Text to Silk Clearance [6.898mil]
   Violation between Silk To Silk Clearance Constraint: (5.537mil < 10mil) Between Text "P104" (26mil,3242.215mil) on Top Overlay And Track (75mil,4800mil)(75mil,2875mil) on Top Overlay Silk Text to Silk Clearance [5.537mil]
   Violation between Silk To Silk Clearance Constraint: (8.415mil < 10mil) Between Text "P104" (414.786mil,2338.4mil) on Top Overlay And Track (390mil,2085mil)(390mil,2735mil) on Top Overlay Silk Text to Silk Clearance [8.415mil]
   Violation between Silk To Silk Clearance Constraint: (5.4mil < 10mil) Between Text "P105" (26mil,3345.215mil) on Top Overlay And Track (75mil,4800mil)(75mil,2875mil) on Top Overlay Silk Text to Silk Clearance [5.4mil]
   Violation between Silk To Silk Clearance Constraint: (8.415mil < 10mil) Between Text "P105" (414.786mil,2438.6mil) on Top Overlay And Track (390mil,2085mil)(390mil,2735mil) on Top Overlay Silk Text to Silk Clearance [8.415mil]
   Violation between Silk To Silk Clearance Constraint: (5.497mil < 10mil) Between Text "P106" (26mil,3444.215mil) on Top Overlay And Track (75mil,4800mil)(75mil,2875mil) on Top Overlay Silk Text to Silk Clearance [5.498mil]
   Violation between Silk To Silk Clearance Constraint: (8.415mil < 10mil) Between Text "P106" (414.786mil,2538.8mil) on Top Overlay And Track (390mil,2085mil)(390mil,2735mil) on Top Overlay Silk Text to Silk Clearance [8.415mil]
   Violation between Silk To Silk Clearance Constraint: (4.497mil < 10mil) Between Text "P107" (27mil,3546.215mil) on Top Overlay And Track (75mil,4800mil)(75mil,2875mil) on Top Overlay Silk Text to Silk Clearance [4.498mil]
   Violation between Silk To Silk Clearance Constraint: (8.415mil < 10mil) Between Text "P107" (414.786mil,2639mil) on Top Overlay And Track (390mil,2085mil)(390mil,2735mil) on Top Overlay Silk Text to Silk Clearance [8.415mil]
   Violation between Silk To Silk Clearance Constraint: (9.063mil < 10mil) Between Text "P109/TDO" (1316.785mil,3636mil) on Top Overlay And Track (1330mil,3622mil)(1330mil,3922mil) on Top Overlay Silk Text to Silk Clearance [9.063mil]
   Violation between Silk To Silk Clearance Constraint: (7.955mil < 10mil) Between Text "P111" (26mil,4741mil) on Top Overlay And Track (75mil,4800mil)(75mil,2875mil) on Top Overlay Silk Text to Silk Clearance [7.955mil]
   Violation between Silk To Silk Clearance Constraint: (6.614mil < 10mil) Between Text "P112" (25mil,4646mil) on Top Overlay And Track (75mil,4800mil)(75mil,2875mil) on Top Overlay Silk Text to Silk Clearance [6.614mil]
   Violation between Silk To Silk Clearance Constraint: (5.497mil < 10mil) Between Text "P113" (26mil,4549.215mil) on Top Overlay And Track (75mil,4800mil)(75mil,2875mil) on Top Overlay Silk Text to Silk Clearance [5.497mil]
   Violation between Silk To Silk Clearance Constraint: (5.537mil < 10mil) Between Text "P114" (26mil,4448mil) on Top Overlay And Track (75mil,4800mil)(75mil,2875mil) on Top Overlay Silk Text to Silk Clearance [5.537mil]
   Violation between Silk To Silk Clearance Constraint: (4.4mil < 10mil) Between Text "P115" (27mil,4345.215mil) on Top Overlay And Track (75mil,4800mil)(75mil,2875mil) on Top Overlay Silk Text to Silk Clearance [4.4mil]
   Violation between Silk To Silk Clearance Constraint: (8.063mil < 10mil) Between Text "P200
NMI" (1951mil,3741mil) on Top Overlay And Track (1939mil,4809mil)(1939mil,2809mil) on Top Overlay Silk Text to Silk Clearance [8.063mil]
   Violation between Silk To Silk Clearance Constraint: (4.855mil < 10mil) Between Text "P201/MD" (933mil,3176mil) on Top Overlay And Track (1014mil,3137mil)(1014mil,3337mil) on Top Overlay Silk Text to Silk Clearance [4.854mil]
   Violation between Silk To Silk Clearance Constraint: (7.063mil < 10mil) Between Text "P205" (1950mil,3052.215mil) on Top Overlay And Track (1939mil,4809mil)(1939mil,2809mil) on Top Overlay Silk Text to Silk Clearance [7.063mil]
   Violation between Silk To Silk Clearance Constraint: (6.063mil < 10mil) Between Text "P206" (1949mil,2956.215mil) on Top Overlay And Track (1939mil,4809mil)(1939mil,2809mil) on Top Overlay Silk Text to Silk Clearance [6.063mil]
   Violation between Silk To Silk Clearance Constraint: (6.063mil < 10mil) Between Text "P207" (1949mil,2852.215mil) on Top Overlay And Track (1939mil,4809mil)(1939mil,2809mil) on Top Overlay Silk Text to Silk Clearance [6.063mil]
   Violation between Silk To Silk Clearance Constraint: (8.063mil < 10mil) Between Text "P208" (1951mil,3654.215mil) on Top Overlay And Track (1939mil,4809mil)(1939mil,2809mil) on Top Overlay Silk Text to Silk Clearance [8.063mil]
   Violation between Silk To Silk Clearance Constraint: (7.063mil < 10mil) Between Text "P209" (1950mil,3556.215mil) on Top Overlay And Track (1939mil,4809mil)(1939mil,2809mil) on Top Overlay Silk Text to Silk Clearance [7.063mil]
   Violation between Silk To Silk Clearance Constraint: (6.063mil < 10mil) Between Text "P210" (1949mil,3454.215mil) on Top Overlay And Track (1939mil,4809mil)(1939mil,2809mil) on Top Overlay Silk Text to Silk Clearance [6.063mil]
   Violation between Silk To Silk Clearance Constraint: (6.063mil < 10mil) Between Text "P211" (1949mil,3355mil) on Top Overlay And Track (1939mil,4809mil)(1939mil,2809mil) on Top Overlay Silk Text to Silk Clearance [6.063mil]
   Violation between Silk To Silk Clearance Constraint: (6.063mil < 10mil) Between Text "P214" (1949mil,3154mil) on Top Overlay And Track (1939mil,4809mil)(1939mil,2809mil) on Top Overlay Silk Text to Silk Clearance [6.063mil]
   Violation between Silk To Silk Clearance Constraint: (6.063mil < 10mil) Between Text "P301" (1949mil,4751.215mil) on Top Overlay And Track (1939mil,4809mil)(1939mil,2809mil) on Top Overlay Silk Text to Silk Clearance [6.063mil]
   Violation between Silk To Silk Clearance Constraint: (5.063mil < 10mil) Between Text "P302" (1948mil,4656.215mil) on Top Overlay And Track (1939mil,4809mil)(1939mil,2809mil) on Top Overlay Silk Text to Silk Clearance [5.063mil]
   Violation between Silk To Silk Clearance Constraint: (6.063mil < 10mil) Between Text "P303" (1949mil,4559.215mil) on Top Overlay And Track (1939mil,4809mil)(1939mil,2809mil) on Top Overlay Silk Text to Silk Clearance [6.063mil]
   Violation between Silk To Silk Clearance Constraint: (6.063mil < 10mil) Between Text "P304" (1949mil,4152.215mil) on Top Overlay And Track (1939mil,4809mil)(1939mil,2809mil) on Top Overlay Silk Text to Silk Clearance [6.063mil]
   Violation between Silk To Silk Clearance Constraint: (4.144mil < 10mil) Between Text "P304" (294mil,858.215mil) on Top Overlay And Track (258.937mil,849.919mil)(858.937mil,849.919mil) on Top Overlay Silk Text to Silk Clearance [4.144mil]
   Violation between Silk To Silk Clearance Constraint: (6.063mil < 10mil) Between Text "P305" (1949mil,4052.215mil) on Top Overlay And Track (1939mil,4809mil)(1939mil,2809mil) on Top Overlay Silk Text to Silk Clearance [6.063mil]
   Violation between Silk To Silk Clearance Constraint: (7.063mil < 10mil) Between Text "P306" (1950mil,3958.215mil) on Top Overlay And Track (1939mil,4809mil)(1939mil,2809mil) on Top Overlay Silk Text to Silk Clearance [7.063mil]
   Violation between Silk To Silk Clearance Constraint: (6.063mil < 10mil) Between Text "P307" (1949mil,3857.215mil) on Top Overlay And Track (1939mil,4809mil)(1939mil,2809mil) on Top Overlay Silk Text to Silk Clearance [6.063mil]
   Violation between Silk To Silk Clearance Constraint: (6.063mil < 10mil) Between Text "P400" (1949mil,706.215mil) on Top Overlay And Track (1939mil,663mil)(1939mil,2663mil) on Top Overlay Silk Text to Silk Clearance [6.063mil]
   Violation between Silk To Silk Clearance Constraint: (6.063mil < 10mil) Between Text "P401" (1949mil,810.215mil) on Top Overlay And Track (1939mil,663mil)(1939mil,2663mil) on Top Overlay Silk Text to Silk Clearance [6.063mil]
   Violation between Silk To Silk Clearance Constraint: (7.063mil < 10mil) Between Text "P402" (1950mil,906.215mil) on Top Overlay And Track (1939mil,663mil)(1939mil,2663mil) on Top Overlay Silk Text to Silk Clearance [7.063mil]
   Violation between Silk To Silk Clearance Constraint: (4.144mil < 10mil) Between Text "P402" (494.4mil,858.215mil) on Top Overlay And Track (258.937mil,849.919mil)(858.937mil,849.919mil) on Top Overlay Silk Text to Silk Clearance [4.144mil]
   Violation between Silk To Silk Clearance Constraint: (6.063mil < 10mil) Between Text "P403" (1949mil,1008.215mil) on Top Overlay And Track (1939mil,663mil)(1939mil,2663mil) on Top Overlay Silk Text to Silk Clearance [6.063mil]
   Violation between Silk To Silk Clearance Constraint: (6.063mil < 10mil) Between Text "P404" (1949mil,1106.215mil) on Top Overlay And Track (1939mil,663mil)(1939mil,2663mil) on Top Overlay Silk Text to Silk Clearance [6.063mil]
   Violation between Silk To Silk Clearance Constraint: (4.144mil < 10mil) Between Text "P404" (394.2mil,858.215mil) on Top Overlay And Track (258.937mil,849.919mil)(858.937mil,849.919mil) on Top Overlay Silk Text to Silk Clearance [4.144mil]
   Violation between Silk To Silk Clearance Constraint: (6.063mil < 10mil) Between Text "P405" (1949mil,1209.215mil) on Top Overlay And Track (1939mil,663mil)(1939mil,2663mil) on Top Overlay Silk Text to Silk Clearance [6.063mil]
   Violation between Silk To Silk Clearance Constraint: (4.144mil < 10mil) Between Text "P405" (594.6mil,858.215mil) on Top Overlay And Track (258.937mil,849.919mil)(858.937mil,849.919mil) on Top Overlay Silk Text to Silk Clearance [4.144mil]
   Violation between Silk To Silk Clearance Constraint: (6.063mil < 10mil) Between Text "P406" (1949mil,1308.215mil) on Top Overlay And Track (1939mil,663mil)(1939mil,2663mil) on Top Overlay Silk Text to Silk Clearance [6.063mil]
   Violation between Silk To Silk Clearance Constraint: (6.063mil < 10mil) Between Text "P407" (1949mil,2605.215mil) on Top Overlay And Track (1939mil,663mil)(1939mil,2663mil) on Top Overlay Silk Text to Silk Clearance [6.063mil]
   Violation between Silk To Silk Clearance Constraint: (5.063mil < 10mil) Between Text "P408" (1948mil,2510.215mil) on Top Overlay And Track (1939mil,663mil)(1939mil,2663mil) on Top Overlay Silk Text to Silk Clearance [5.063mil]
   Violation between Silk To Silk Clearance Constraint: (6.063mil < 10mil) Between Text "P409" (1949mil,2413.215mil) on Top Overlay And Track (1939mil,663mil)(1939mil,2663mil) on Top Overlay Silk Text to Silk Clearance [6.063mil]
   Violation between Silk To Silk Clearance Constraint: (6.063mil < 10mil) Between Text "P410" (1949mil,2312.215mil) on Top Overlay And Track (1939mil,663mil)(1939mil,2663mil) on Top Overlay Silk Text to Silk Clearance [6.063mil]
   Violation between Silk To Silk Clearance Constraint: (7.063mil < 10mil) Between Text "P411" (1950mil,2209mil) on Top Overlay And Track (1939mil,663mil)(1939mil,2663mil) on Top Overlay Silk Text to Silk Clearance [7.063mil]
   Violation between Silk To Silk Clearance Constraint: (7.063mil < 10mil) Between Text "P412" (1950mil,2109mil) on Top Overlay And Track (1939mil,663mil)(1939mil,2663mil) on Top Overlay Silk Text to Silk Clearance [7.063mil]
   Violation between Silk To Silk Clearance Constraint: (6.063mil < 10mil) Between Text "P413" (1949mil,2006.215mil) on Top Overlay And Track (1939mil,663mil)(1939mil,2663mil) on Top Overlay Silk Text to Silk Clearance [6.063mil]
   Violation between Silk To Silk Clearance Constraint: (6.063mil < 10mil) Between Text "P414" (1949mil,1906mil) on Top Overlay And Track (1939mil,663mil)(1939mil,2663mil) on Top Overlay Silk Text to Silk Clearance [6.063mil]
   Violation between Silk To Silk Clearance Constraint: (9.805mil < 10mil) Between Text "P415" (1187.785mil,1399mil) on Top Overlay And Track (1160.11mil,1204.89mil)(1160.11mil,1441.11mil) on Top Overlay Silk Text to Silk Clearance [9.805mil]
   Violation between Silk To Silk Clearance Constraint: (7.063mil < 10mil) Between Text "P415" (1950mil,1812.215mil) on Top Overlay And Track (1939mil,663mil)(1939mil,2663mil) on Top Overlay Silk Text to Silk Clearance [7.063mil]
   Violation between Silk To Silk Clearance Constraint: (5.537mil < 10mil) Between Text "P500" (26mil,2599.215mil) on Top Overlay And Track (75mil,2658mil)(75mil,733mil) on Top Overlay Silk Text to Silk Clearance [5.537mil]
   Violation between Silk To Silk Clearance Constraint: (8.954mil < 10mil) Between Text "P501" (25mil,2504.215mil) on Top Overlay And Track (75mil,2658mil)(75mil,733mil) on Top Overlay Silk Text to Silk Clearance [8.954mil]
   Violation between Silk To Silk Clearance Constraint: (5.614mil < 10mil) Between Text "P502" (26mil,2407.215mil) on Top Overlay And Track (75mil,2658mil)(75mil,733mil) on Top Overlay Silk Text to Silk Clearance [5.614mil]
   Violation between Silk To Silk Clearance Constraint: (5.497mil < 10mil) Between Text "P503" (26mil,2306.215mil) on Top Overlay And Track (75mil,2658mil)(75mil,733mil) on Top Overlay Silk Text to Silk Clearance [5.497mil]
   Violation between Silk To Silk Clearance Constraint: (4.537mil < 10mil) Between Text "P504" (27mil,2203.215mil) on Top Overlay And Track (75mil,2658mil)(75mil,733mil) on Top Overlay Silk Text to Silk Clearance [4.537mil]
   Violation between Silk To Silk Clearance Constraint: (4.458mil < 10mil) Between Text "P508" (27mil,2103.215mil) on Top Overlay And Track (75mil,2658mil)(75mil,733mil) on Top Overlay Silk Text to Silk Clearance [4.458mil]
   Violation between Silk To Silk Clearance Constraint: (3.537mil < 10mil) Between Text "P600" (28mil,3644.215mil) on Top Overlay And Track (75mil,4800mil)(75mil,2875mil) on Top Overlay Silk Text to Silk Clearance [3.537mil]
   Violation between Silk To Silk Clearance Constraint: (5.955mil < 10mil) Between Text "P601" (28mil,3746.215mil) on Top Overlay And Track (75mil,4800mil)(75mil,2875mil) on Top Overlay Silk Text to Silk Clearance [5.955mil]
   Violation between Silk To Silk Clearance Constraint: (5.614mil < 10mil) Between Text "P602" (26mil,3847.215mil) on Top Overlay And Track (75mil,4800mil)(75mil,2875mil) on Top Overlay Silk Text to Silk Clearance [5.614mil]
   Violation between Silk To Silk Clearance Constraint: (4.458mil < 10mil) Between Text "P608" (27mil,4245.215mil) on Top Overlay And Track (75mil,4800mil)(75mil,2875mil) on Top Overlay Silk Text to Silk Clearance [4.458mil]
   Violation between Silk To Silk Clearance Constraint: (5.458mil < 10mil) Between Text "P609" (26mil,4142.215mil) on Top Overlay And Track (75mil,4800mil)(75mil,2875mil) on Top Overlay Silk Text to Silk Clearance [5.458mil]
   Violation between Silk To Silk Clearance Constraint: (5.537mil < 10mil) Between Text "P610" (26mil,4042.215mil) on Top Overlay And Track (75mil,4800mil)(75mil,2875mil) on Top Overlay Silk Text to Silk Clearance [5.537mil]
   Violation between Silk To Silk Clearance Constraint: (6.063mil < 10mil) Between Text "P708" (1949mil,1711.215mil) on Top Overlay And Track (1939mil,663mil)(1939mil,2663mil) on Top Overlay Silk Text to Silk Clearance [6.063mil]
   Violation between Silk To Silk Clearance Constraint: (9.063mil < 10mil) Between Text "RESET_MCU" (1313.451mil,3826mil) on Top Overlay And Track (1330mil,3622mil)(1330mil,3922mil) on Top Overlay Silk Text to Silk Clearance [9.063mil]
   Violation between Silk To Silk Clearance Constraint: (4.89mil < 10mil) Between Text "RESET_MCU" (530.549mil,3086mil) on Top Overlay And Track (517.11mil,2938.89mil)(517.11mil,3175.11mil) on Top Overlay Silk Text to Silk Clearance [4.89mil]
   Violation between Silk To Silk Clearance Constraint: (7.822mil < 10mil) Between Text "SWD/JLINK" (324mil,3551.215mil) on Top Overlay And Track (262.339mil,3576mil)(462.339mil,3576mil) on Top Overlay Silk Text to Silk Clearance [7.822mil]
   Violation between Silk To Silk Clearance Constraint: (8.323mil < 10mil) Between Text "USB1" (331.406mil,4765.979mil) on Top Overlay And Track (342.943mil,4764.709mil)(342.943mil,4834.513mil) on Top Overlay Silk Text to Silk Clearance [8.322mil]
   Violation between Silk To Silk Clearance Constraint: (9.339mil < 10mil) Between Text "USB1" (331.406mil,4765.979mil) on Top Overlay And Track (342.943mil,4764.709mil)(422.943mil,4764.709mil) on Top Overlay Silk Text to Silk Clearance [9.339mil]
   Violation between Silk To Silk Clearance Constraint: (8.626mil < 10mil) Between Text "USB2" (1602.594mil,700.191mil) on Top Overlay And Track (1281.136mil,653.842mil)(1591.136mil,653.842mil) on Top Overlay Silk Text to Silk Clearance [8.626mil]
   Violation between Silk To Silk Clearance Constraint: (8.244mil < 10mil) Between Text "USB2" (1602.594mil,700.191mil) on Top Overlay And Track (1591.136mil,653.842mil)(1591.136mil,704mil) on Top Overlay Silk Text to Silk Clearance [8.244mil]
Rule Violations :129

Processing Rule : Net Antennae (Tolerance=0mil) (All)
   Violation between Net Antennae: Track (125mil,3150mil)(159mil,3116mil) on Top Layer 
   Violation between Net Antennae: Via (197mil,847mil) from Top Layer to Bottom Layer 
   Violation between Net Antennae: Via (226mil,874mil) from Top Layer to Bottom Layer 
Rule Violations :3

Processing Rule : Room RA6M1_2 (Bounding Region = (0mil, 0mil, 2000mil, 1000mil) (InComponentClass('RA6M1_2'))
   Violation between Room Definition: Between Component FL1-DLP11SN201HL2L (1131.606mil,923.827mil) on Bottom Layer And Room RA6M1_2 (Bounding Region = (0mil, 0mil, 2000mil, 1000mil) (InComponentClass('RA6M1_2')) 
   Violation between Room Definition: Between Component J8-JP2x2 (1064mil,3187mil) on Top Layer And Room RA6M1_2 (Bounding Region = (0mil, 0mil, 2000mil, 1000mil) (InComponentClass('RA6M1_2')) 
   Violation between Room Definition: Between Component S1-Switch (399mil,3057mil) on Top Layer And Room RA6M1_2 (Bounding Region = (0mil, 0mil, 2000mil, 1000mil) (InComponentClass('RA6M1_2')) 
   Violation between Room Definition: Between Component S2-Switch (1042mil,1323mil) on Top Layer And Room RA6M1_2 (Bounding Region = (0mil, 0mil, 2000mil, 1000mil) (InComponentClass('RA6M1_2')) 
   Violation between Room Definition: Between Component U1-R7FA6M1AD3CFP#AA0 (1040.642mil,2488.677mil) on Top Layer And Room RA6M1_2 (Bounding Region = (0mil, 0mil, 2000mil, 1000mil) (InComponentClass('RA6M1_2')) 
   Violation between Room Definition: Between Component U2-R7FS124773A01CFM#AA1 (924mil,4007.985mil) on Top Layer And Room RA6M1_2 (Bounding Region = (0mil, 0mil, 2000mil, 1000mil) (InComponentClass('RA6M1_2')) 
   Violation between Room Definition: Between Component U4-AMS1117-3.3V (1309.767mil,4784.142mil) on Top Layer And Room RA6M1_2 (Bounding Region = (0mil, 0mil, 2000mil, 1000mil) (InComponentClass('RA6M1_2')) 
   Violation between Room Definition: Between Component X1-12MHZ (1684mil,2177.757mil) on Top Layer And Room RA6M1_2 (Bounding Region = (0mil, 0mil, 2000mil, 1000mil) (InComponentClass('RA6M1_2')) 
   Violation between Room Definition: Between DIP Component J1-JP 2x5 2.54 (1430mil,3672mil) on Top Layer And Room RA6M1_2 (Bounding Region = (0mil, 0mil, 2000mil, 1000mil) (InComponentClass('RA6M1_2')) 
   Violation between Room Definition: Between DIP Component J2-HEAD 3x2 (312.339mil,3826mil) on Top Layer And Room RA6M1_2 (Bounding Region = (0mil, 0mil, 2000mil, 1000mil) (InComponentClass('RA6M1_2')) 
   Violation between Room Definition: Between DIP Component J9-Header 6X2A (308.937mil,699.919mil) on Top Layer And Room RA6M1_2 (Bounding Region = (0mil, 0mil, 2000mil, 1000mil) (InComponentClass('RA6M1_2')) 
   Violation between Room Definition: Between Room RA6M1_2 (Bounding Region = (0mil, 0mil, 2000mil, 1000mil) (InComponentClass('RA6M1_2')) And SIP Component J3-JP 1x20 2.54 (1889mil,713mil) on Top Layer 
   Violation between Room Definition: Between Room RA6M1_2 (Bounding Region = (0mil, 0mil, 2000mil, 1000mil) (InComponentClass('RA6M1_2')) And SIP Component J4-JP 1x20 2.54 (125mil,2850mil) on Top Layer 
   Violation between Room Definition: Between Room RA6M1_2 (Bounding Region = (0mil, 0mil, 2000mil, 1000mil) (InComponentClass('RA6M1_2')) And SIP Component J5-JP 1x20 2.54 (1889mil,2859mil) on Top Layer 
   Violation between Room Definition: Between Room RA6M1_2 (Bounding Region = (0mil, 0mil, 2000mil, 1000mil) (InComponentClass('RA6M1_2')) And SIP Component J6-JP 1x20 2.54 (125mil,708mil) on Top Layer 
   Violation between Room Definition: Between Room RA6M1_2 (Bounding Region = (0mil, 0mil, 2000mil, 1000mil) (InComponentClass('RA6M1_2')) And SIP Component J7-JP6 (315mil,2660mil) on Top Layer 
   Violation between Room Definition: Between Room RA6M1_2 (Bounding Region = (0mil, 0mil, 2000mil, 1000mil) (InComponentClass('RA6M1_2')) And Small Component POT1-10K0 (625.276mil,1663.5mil) on Top Layer 
   Violation between Room Definition: Between Room RA6M1_2 (Bounding Region = (0mil, 0mil, 2000mil, 1000mil) (InComponentClass('RA6M1_2')) And SMT SIP Component USB1-USB Micro 5p SMD (497.943mil,4764.709mil) on Top Layer 
   Violation between Room Definition: Between Room RA6M1_2 (Bounding Region = (0mil, 0mil, 2000mil, 1000mil) (InComponentClass('RA6M1_2')) And SMT SIP Component USB2-USB Micro 5p SMD (1436.136mil,868.842mil) on Top Layer 
   Violation between Room Definition: Between Room RA6M1_2 (Bounding Region = (0mil, 0mil, 2000mil, 1000mil) (InComponentClass('RA6M1_2')) And SMT Small Component C10-104/50V/0603 (762.52mil,1133.778mil) on Bottom Layer 
   Violation between Room Definition: Between Room RA6M1_2 (Bounding Region = (0mil, 0mil, 2000mil, 1000mil) (InComponentClass('RA6M1_2')) And SMT Small Component C1-10pF/25V/0201 (1595mil,2115mil) on Bottom Layer 
   Violation between Room Definition: Between Room RA6M1_2 (Bounding Region = (0mil, 0mil, 2000mil, 1000mil) (InComponentClass('RA6M1_2')) And SMT Small Component C11-104/50V/0603 (762.52mil,1543.444mil) on Bottom Layer 
   Violation between Room Definition: Between Room RA6M1_2 (Bounding Region = (0mil, 0mil, 2000mil, 1000mil) (InComponentClass('RA6M1_2')) And SMT Small Component C12-104/50V/0603 (762.52mil,1202.056mil) on Bottom Layer 
   Violation between Room Definition: Between Room RA6M1_2 (Bounding Region = (0mil, 0mil, 2000mil, 1000mil) (InComponentClass('RA6M1_2')) And SMT Small Component C13-104/50V/0603 (762.52mil,1270.334mil) on Bottom Layer 
   Violation between Room Definition: Between Room RA6M1_2 (Bounding Region = (0mil, 0mil, 2000mil, 1000mil) (InComponentClass('RA6M1_2')) And SMT Small Component C14-104/50V/0603 (1322mil,2119mil) on Bottom Layer 
   Violation between Room Definition: Between Room RA6M1_2 (Bounding Region = (0mil, 0mil, 2000mil, 1000mil) (InComponentClass('RA6M1_2')) And SMT Small Component C15-104/50V/0603 (797mil,2884mil) on Bottom Layer 
   Violation between Room Definition: Between Room RA6M1_2 (Bounding Region = (0mil, 0mil, 2000mil, 1000mil) (InComponentClass('RA6M1_2')) And SMT Small Component C16-104/50V/0402 (956.76mil,1725.559mil) on Bottom Layer 
   Violation between Room Definition: Between Room RA6M1_2 (Bounding Region = (0mil, 0mil, 2000mil, 1000mil) (InComponentClass('RA6M1_2')) And SMT Small Component C17-104/50V/0603 (500mil,3326mil) on Bottom Layer 
   Violation between Room Definition: Between Room RA6M1_2 (Bounding Region = (0mil, 0mil, 2000mil, 1000mil) (InComponentClass('RA6M1_2')) And SMT Small Component C2-10pF/25V/0201 (1746.795mil,2269.205mil) on Bottom Layer 
   Violation between Room Definition: Between Room RA6M1_2 (Bounding Region = (0mil, 0mil, 2000mil, 1000mil) (InComponentClass('RA6M1_2')) And SMT Small Component C30-104/50V/0603 (1124mil,4898.724mil) on Top Layer 
   Violation between Room Definition: Between Room RA6M1_2 (Bounding Region = (0mil, 0mil, 2000mil, 1000mil) (InComponentClass('RA6M1_2')) And SMT Small Component C31-105/16V/0402 (1055mil,4919mil) on Top Layer 
   Violation between Room Definition: Between Room RA6M1_2 (Bounding Region = (0mil, 0mil, 2000mil, 1000mil) (InComponentClass('RA6M1_2')) And SMT Small Component C3-12pF/50V/0402 (1402.502mil,1790mil) on Bottom Layer 
   Violation between Room Definition: Between Room RA6M1_2 (Bounding Region = (0mil, 0mil, 2000mil, 1000mil) (InComponentClass('RA6M1_2')) And SMT Small Component C32-104/50V/0603 (1492.612mil,4897.724mil) on Top Layer 
   Violation between Room Definition: Between Room RA6M1_2 (Bounding Region = (0mil, 0mil, 2000mil, 1000mil) (InComponentClass('RA6M1_2')) And SMT Small Component C33-105/16V/0402 (1554mil,4922mil) on Top Layer 
   Violation between Room Definition: Between Room RA6M1_2 (Bounding Region = (0mil, 0mil, 2000mil, 1000mil) (InComponentClass('RA6M1_2')) And SMT Small Component C41-104/50V/0603 (1458mil,1380mil) on Bottom Layer 
   Violation between Room Definition: Between Room RA6M1_2 (Bounding Region = (0mil, 0mil, 2000mil, 1000mil) (InComponentClass('RA6M1_2')) And SMT Small Component C4-12pF/50V/0402 (1457mil,1790mil) on Bottom Layer 
   Violation between Room Definition: Between Room RA6M1_2 (Bounding Region = (0mil, 0mil, 2000mil, 1000mil) (InComponentClass('RA6M1_2')) And SMT Small Component C42-104/50V/0603 (409.805mil,1537.52mil) on Bottom Layer 
   Violation between Room Definition: Between Room RA6M1_2 (Bounding Region = (0mil, 0mil, 2000mil, 1000mil) (InComponentClass('RA6M1_2')) And SMT Small Component C50-4.7uF/6.3V/0603 (797mil,4332mil) on Bottom Layer 
   Violation between Room Definition: Between Room RA6M1_2 (Bounding Region = (0mil, 0mil, 2000mil, 1000mil) (InComponentClass('RA6M1_2')) And SMT Small Component C5-104/50V/0603 (762.52mil,1475.167mil) on Bottom Layer 
   Violation between Room Definition: Between Room RA6M1_2 (Bounding Region = (0mil, 0mil, 2000mil, 1000mil) (InComponentClass('RA6M1_2')) And SMT Small Component C51-104/50V/0603 (1270.386mil,4480mil) on Bottom Layer 
   Violation between Room Definition: Between Room RA6M1_2 (Bounding Region = (0mil, 0mil, 2000mil, 1000mil) (InComponentClass('RA6M1_2')) And SMT Small Component C52-104/50V/0603 (1205.772mil,4480mil) on Bottom Layer 
   Violation between Room Definition: Between Room RA6M1_2 (Bounding Region = (0mil, 0mil, 2000mil, 1000mil) (InComponentClass('RA6M1_2')) And SMT Small Component C53-104/50V/0603 (1141.157mil,4480mil) on Bottom Layer 
   Violation between Room Definition: Between Room RA6M1_2 (Bounding Region = (0mil, 0mil, 2000mil, 1000mil) (InComponentClass('RA6M1_2')) And SMT Small Component C54-104/50V/0603 (1335mil,4480mil) on Bottom Layer 
   Violation between Room Definition: Between Room RA6M1_2 (Bounding Region = (0mil, 0mil, 2000mil, 1000mil) (InComponentClass('RA6M1_2')) And SMT Small Component C55-104/50V/0603 (1528.843mil,4480mil) on Bottom Layer 
   Violation between Room Definition: Between Room RA6M1_2 (Bounding Region = (0mil, 0mil, 2000mil, 1000mil) (InComponentClass('RA6M1_2')) And SMT Small Component C56-104/50V/0603 (1464.228mil,4480mil) on Bottom Layer 
   Violation between Room Definition: Between Room RA6M1_2 (Bounding Region = (0mil, 0mil, 2000mil, 1000mil) (InComponentClass('RA6M1_2')) And SMT Small Component C57-104/50V/0603 (1399.614mil,4480mil) on Bottom Layer 
   Violation between Room Definition: Between Room RA6M1_2 (Bounding Region = (0mil, 0mil, 2000mil, 1000mil) (InComponentClass('RA6M1_2')) And SMT Small Component C58-0.1uF/50V/0603 (734mil,4859mil) on Top Layer 
   Violation between Room Definition: Between Room RA6M1_2 (Bounding Region = (0mil, 0mil, 2000mil, 1000mil) (InComponentClass('RA6M1_2')) And SMT Small Component C60-47pF/50V/0402 (1003mil,843mil) on Bottom Layer 
   Violation between Room Definition: Between Room RA6M1_2 (Bounding Region = (0mil, 0mil, 2000mil, 1000mil) (InComponentClass('RA6M1_2')) And SMT Small Component C6-104/50V/0603 (762.52mil,1406.889mil) on Bottom Layer 
   Violation between Room Definition: Between Room RA6M1_2 (Bounding Region = (0mil, 0mil, 2000mil, 1000mil) (InComponentClass('RA6M1_2')) And SMT Small Component C61-47pF/50V/0402 (1194.053mil,843mil) on Bottom Layer 
   Violation between Room Definition: Between Room RA6M1_2 (Bounding Region = (0mil, 0mil, 2000mil, 1000mil) (InComponentClass('RA6M1_2')) And SMT Small Component C62-4.7uF/6.3V/0603 (800mil,893mil) on Top Layer 
   Violation between Room Definition: Between Room RA6M1_2 (Bounding Region = (0mil, 0mil, 2000mil, 1000mil) (InComponentClass('RA6M1_2')) And SMT Small Component C63-104/50V/0603 (430.48mil,4157.693mil) on Bottom Layer 
   Violation between Room Definition: Between Room RA6M1_2 (Bounding Region = (0mil, 0mil, 2000mil, 1000mil) (InComponentClass('RA6M1_2')) And SMT Small Component C64-104/50V/0603 (430.48mil,4093.079mil) on Bottom Layer 
   Violation between Room Definition: Between Room RA6M1_2 (Bounding Region = (0mil, 0mil, 2000mil, 1000mil) (InComponentClass('RA6M1_2')) And SMT Small Component C65-104/50V/0603 (430.48mil,4028.465mil) on Bottom Layer 
   Violation between Room Definition: Between Room RA6M1_2 (Bounding Region = (0mil, 0mil, 2000mil, 1000mil) (InComponentClass('RA6M1_2')) And SMT Small Component C67-1uF/16V/0402 (1655mil,869mil) on Bottom Layer 
   Violation between Room Definition: Between Room RA6M1_2 (Bounding Region = (0mil, 0mil, 2000mil, 1000mil) (InComponentClass('RA6M1_2')) And SMT Small Component C69-4.7uF/6.3V/0603 (420mil,2200mil) on Bottom Layer 
   Violation between Room Definition: Between Room RA6M1_2 (Bounding Region = (0mil, 0mil, 2000mil, 1000mil) (InComponentClass('RA6M1_2')) And SMT Small Component C7-104/50V/0603 (762.52mil,1338.611mil) on Bottom Layer 
   Violation between Room Definition: Between Room RA6M1_2 (Bounding Region = (0mil, 0mil, 2000mil, 1000mil) (InComponentClass('RA6M1_2')) And SMT Small Component C8-104/50V/0603 (762.52mil,1611.722mil) on Bottom Layer 
   Violation between Room Definition: Between Room RA6M1_2 (Bounding Region = (0mil, 0mil, 2000mil, 1000mil) (InComponentClass('RA6M1_2')) And SMT Small Component C9-104/50V/0603 (762.52mil,1680mil) on Bottom Layer 
   Violation between Room Definition: Between Room RA6M1_2 (Bounding Region = (0mil, 0mil, 2000mil, 1000mil) (InComponentClass('RA6M1_2')) And SMT Small Component D1-40V/1A (1113.734mil,4701mil) on Top Layer 
   Violation between Room Definition: Between Room RA6M1_2 (Bounding Region = (0mil, 0mil, 2000mil, 1000mil) (InComponentClass('RA6M1_2')) And SMT Small Component LED2-LED/0603 (991.685mil,3556.811mil) on Top Layer 
   Violation between Room Definition: Between Room RA6M1_2 (Bounding Region = (0mil, 0mil, 2000mil, 1000mil) (InComponentClass('RA6M1_2')) And SMT Small Component R10-10K/1%/0603 (1187mil,2605mil) on Bottom Layer 
   Violation between Room Definition: Between Room RA6M1_2 (Bounding Region = (0mil, 0mil, 2000mil, 1000mil) (InComponentClass('RA6M1_2')) And SMT Small Component R11-4.7K/0.5%/0402 (634mil,3755mil) on Bottom Layer 
   Violation between Room Definition: Between Room RA6M1_2 (Bounding Region = (0mil, 0mil, 2000mil, 1000mil) (InComponentClass('RA6M1_2')) And SMT Small Component R20-150R/1%/0402 (1487.651mil,4022mil) on Bottom Layer 
   Violation between Room Definition: Between Room RA6M1_2 (Bounding Region = (0mil, 0mil, 2000mil, 1000mil) (InComponentClass('RA6M1_2')) And SMT Small Component R21-150R/1%/0402 (1539mil,4022mil) on Bottom Layer 
   Violation between Room Definition: Between Room RA6M1_2 (Bounding Region = (0mil, 0mil, 2000mil, 1000mil) (InComponentClass('RA6M1_2')) And SMT Small Component R30-27R0/1%/0603 (1064.388mil,823.709mil) on Bottom Layer 
   Violation between Room Definition: Between Room RA6M1_2 (Bounding Region = (0mil, 0mil, 2000mil, 1000mil) (InComponentClass('RA6M1_2')) And SMT Small Component R31-27R0/1%/0603 (1132.666mil,823.709mil) on Bottom Layer 
   Violation between Room Definition: Between Room RA6M1_2 (Bounding Region = (0mil, 0mil, 2000mil, 1000mil) (InComponentClass('RA6M1_2')) And SMT Small Component R3-470R/0.5%/0402 (1493.689mil,4651.398mil) on Top Layer 
   Violation between Room Definition: Between Room RA6M1_2 (Bounding Region = (0mil, 0mil, 2000mil, 1000mil) (InComponentClass('RA6M1_2')) And SMT Small Component R4-1.5K/0.5%/0402 (1686.136mil,4651.398mil) on Top Layer 
   Violation between Room Definition: Between Room RA6M1_2 (Bounding Region = (0mil, 0mil, 2000mil, 1000mil) (InComponentClass('RA6M1_2')) And SMT Small Component R5-470R/0.5%/0402 (937.321mil,3531.201mil) on Top Layer 
   Violation between Room Definition: Between Room RA6M1_2 (Bounding Region = (0mil, 0mil, 2000mil, 1000mil) (InComponentClass('RA6M1_2')) And SMT Small Component R6-47K0/1%/0402 (1398.187mil,1398.012mil) on Bottom Layer 
   Violation between Room Definition: Between Room RA6M1_2 (Bounding Region = (0mil, 0mil, 2000mil, 1000mil) (InComponentClass('RA6M1_2')) And SMT Small Component R7-47K0/1%/0402 (440.187mil,3344mil) on Bottom Layer 
   Violation between Room Definition: Between Room RA6M1_2 (Bounding Region = (0mil, 0mil, 2000mil, 1000mil) (InComponentClass('RA6M1_2')) And SMT Small Component R8-10K/1%/0603 (982mil,3257mil) on Bottom Layer 
   Violation between Room Definition: Between Room RA6M1_2 (Bounding Region = (0mil, 0mil, 2000mil, 1000mil) (InComponentClass('RA6M1_2')) And SMT Small Component R9-10K/1%/0603 (1255mil,3257mil) on Bottom Layer 
   Violation between Room Definition: Between Room RA6M1_2 (Bounding Region = (0mil, 0mil, 2000mil, 1000mil) (InComponentClass('RA6M1_2')) And SMT Small Component X2-32.768KHZ (1428.646mil,1689.996mil) on Top Layer 
   Violation between Room Definition: Between Room RA6M1_2 (Bounding Region = (0mil, 0mil, 2000mil, 1000mil) (InComponentClass('RA6M1_2')) And SOIC Component RA1-30K0/0402 (827.039mil,4462.717mil) on Top Layer 
   Violation between Room Definition: Between Room RA6M1_2 (Bounding Region = (0mil, 0mil, 2000mil, 1000mil) (InComponentClass('RA6M1_2')) And SOIC Component RA2-30K0/0402 (1553.848mil,871mil) on Bottom Layer 
Rule Violations :77

Processing Rule : Height Constraint (Min=0mil) (Max=1000mil) (Prefered=500mil) (All)
Rule Violations :0


Violations Detected : 500
Waived Violations : 0
Time Elapsed        : 00:00:02