Quartus Prime Archive log --	F:/FPGADesign/FInal1/quartus/Final_3002_Hartnett.qarlog

Archive:	F:/FPGADesign/FInal1/quartus/Final_3002_Hartnett.qar
Date:		Fri Dec 11 11:41:41 2020
Quartus Prime		20.1.0 Build 711 06/05/2020 SJ Standard Edition

	=========== Files Selected: ===========
F:/FPGADesign/FInal1/quartus/Final_3002.out.sdc
F:/FPGADesign/FInal1/quartus/Final_3002.qpf
F:/FPGADesign/FInal1/quartus/Final_3002.qsf
F:/FPGADesign/FInal1/quartus/Final_3002.sdc
F:/FPGADesign/FInal1/quartus/assignment_defaults.qdf
F:/FPGADesign/FInal1/quartus/db/pll_sim.cmp.rdb
F:/FPGADesign/FInal1/quartus/db/stp_auto_stripped.stp
F:/FPGADesign/FInal1/quartus/issp.qsys
F:/FPGADesign/FInal1/quartus/issp.sopcinfo
F:/FPGADesign/FInal1/quartus/issp/issp.cmp
F:/FPGADesign/FInal1/quartus/issp/issp.spd
F:/FPGADesign/FInal1/quartus/issp/simulation/issp.sip
F:/FPGADesign/FInal1/quartus/issp/simulation/issp.v
F:/FPGADesign/FInal1/quartus/issp/simulation/submodules/altsource_probe.v
F:/FPGADesign/FInal1/quartus/issp/synthesis/issp.debuginfo
F:/FPGADesign/FInal1/quartus/issp/synthesis/issp.qip
F:/FPGADesign/FInal1/quartus/issp/synthesis/issp.v
F:/FPGADesign/FInal1/quartus/issp/synthesis/submodules/altsource_probe_top.v
F:/FPGADesign/FInal1/quartus/jtag_pll.qsys
F:/FPGADesign/FInal1/quartus/jtag_pll.sopcinfo
F:/FPGADesign/FInal1/quartus/jtag_pll/jtag_pll.cmp
F:/FPGADesign/FInal1/quartus/jtag_pll/jtag_pll.spd
F:/FPGADesign/FInal1/quartus/jtag_pll/simulation/jtag_pll.sip
F:/FPGADesign/FInal1/quartus/jtag_pll/simulation/jtag_pll.v
F:/FPGADesign/FInal1/quartus/jtag_pll/simulation/submodules/altera_avalon_packets_to_master.v
F:/FPGADesign/FInal1/quartus/jtag_pll/simulation/submodules/altera_avalon_sc_fifo.v
F:/FPGADesign/FInal1/quartus/jtag_pll/simulation/submodules/altera_avalon_st_bytes_to_packets.v
F:/FPGADesign/FInal1/quartus/jtag_pll/simulation/submodules/altera_avalon_st_clock_crosser.v
F:/FPGADesign/FInal1/quartus/jtag_pll/simulation/submodules/altera_avalon_st_idle_inserter.v
F:/FPGADesign/FInal1/quartus/jtag_pll/simulation/submodules/altera_avalon_st_idle_remover.v
F:/FPGADesign/FInal1/quartus/jtag_pll/simulation/submodules/altera_avalon_st_jtag_interface.sdc
F:/FPGADesign/FInal1/quartus/jtag_pll/simulation/submodules/altera_avalon_st_jtag_interface.v
F:/FPGADesign/FInal1/quartus/jtag_pll/simulation/submodules/altera_avalon_st_packets_to_bytes.v
F:/FPGADesign/FInal1/quartus/jtag_pll/simulation/submodules/altera_avalon_st_pipeline_base.v
F:/FPGADesign/FInal1/quartus/jtag_pll/simulation/submodules/altera_avalon_st_pipeline_stage.sv
F:/FPGADesign/FInal1/quartus/jtag_pll/simulation/submodules/altera_jtag_dc_streaming.v
F:/FPGADesign/FInal1/quartus/jtag_pll/simulation/submodules/altera_jtag_sld_node.v
F:/FPGADesign/FInal1/quartus/jtag_pll/simulation/submodules/altera_jtag_streaming.v
F:/FPGADesign/FInal1/quartus/jtag_pll/simulation/submodules/altera_merlin_master_translator.sv
F:/FPGADesign/FInal1/quartus/jtag_pll/simulation/submodules/altera_merlin_slave_translator.sv
F:/FPGADesign/FInal1/quartus/jtag_pll/simulation/submodules/altera_pll_reconfig_core.v
F:/FPGADesign/FInal1/quartus/jtag_pll/simulation/submodules/altera_pll_reconfig_top.v
F:/FPGADesign/FInal1/quartus/jtag_pll/simulation/submodules/altera_reset_controller.sdc
F:/FPGADesign/FInal1/quartus/jtag_pll/simulation/submodules/altera_reset_controller.v
F:/FPGADesign/FInal1/quartus/jtag_pll/simulation/submodules/altera_reset_synchronizer.v
F:/FPGADesign/FInal1/quartus/jtag_pll/simulation/submodules/altera_std_synchronizer.v
F:/FPGADesign/FInal1/quartus/jtag_pll/simulation/submodules/altera_std_synchronizer_nocut.v
F:/FPGADesign/FInal1/quartus/jtag_pll/simulation/submodules/jtag_pll_master_0.v
F:/FPGADesign/FInal1/quartus/jtag_pll/simulation/submodules/jtag_pll_master_0_b2p_adapter.sv
F:/FPGADesign/FInal1/quartus/jtag_pll/simulation/submodules/jtag_pll_master_0_p2b_adapter.sv
F:/FPGADesign/FInal1/quartus/jtag_pll/simulation/submodules/jtag_pll_master_0_timing_adt.sv
F:/FPGADesign/FInal1/quartus/jtag_pll/simulation/submodules/jtag_pll_mm_interconnect_0.v
F:/FPGADesign/FInal1/quartus/jtag_pll/simulation/submodules/jtag_pll_pll_0.vo
F:/FPGADesign/FInal1/quartus/jtag_pll/synthesis/jtag_pll.debuginfo
F:/FPGADesign/FInal1/quartus/jtag_pll/synthesis/jtag_pll.qip
F:/FPGADesign/FInal1/quartus/jtag_pll/synthesis/jtag_pll.v
F:/FPGADesign/FInal1/quartus/jtag_pll/synthesis/submodules/altera_avalon_packets_to_master.v
F:/FPGADesign/FInal1/quartus/jtag_pll/synthesis/submodules/altera_avalon_sc_fifo.v
F:/FPGADesign/FInal1/quartus/jtag_pll/synthesis/submodules/altera_avalon_st_bytes_to_packets.v
F:/FPGADesign/FInal1/quartus/jtag_pll/synthesis/submodules/altera_avalon_st_clock_crosser.v
F:/FPGADesign/FInal1/quartus/jtag_pll/synthesis/submodules/altera_avalon_st_idle_inserter.v
F:/FPGADesign/FInal1/quartus/jtag_pll/synthesis/submodules/altera_avalon_st_idle_remover.v
F:/FPGADesign/FInal1/quartus/jtag_pll/synthesis/submodules/altera_avalon_st_jtag_interface.sdc
F:/FPGADesign/FInal1/quartus/jtag_pll/synthesis/submodules/altera_avalon_st_jtag_interface.v
F:/FPGADesign/FInal1/quartus/jtag_pll/synthesis/submodules/altera_avalon_st_packets_to_bytes.v
F:/FPGADesign/FInal1/quartus/jtag_pll/synthesis/submodules/altera_avalon_st_pipeline_base.v
F:/FPGADesign/FInal1/quartus/jtag_pll/synthesis/submodules/altera_avalon_st_pipeline_stage.sv
F:/FPGADesign/FInal1/quartus/jtag_pll/synthesis/submodules/altera_jtag_dc_streaming.v
F:/FPGADesign/FInal1/quartus/jtag_pll/synthesis/submodules/altera_jtag_sld_node.v
F:/FPGADesign/FInal1/quartus/jtag_pll/synthesis/submodules/altera_jtag_streaming.v
F:/FPGADesign/FInal1/quartus/jtag_pll/synthesis/submodules/altera_merlin_master_translator.sv
F:/FPGADesign/FInal1/quartus/jtag_pll/synthesis/submodules/altera_merlin_slave_translator.sv
F:/FPGADesign/FInal1/quartus/jtag_pll/synthesis/submodules/altera_pll_reconfig_core.v
F:/FPGADesign/FInal1/quartus/jtag_pll/synthesis/submodules/altera_pll_reconfig_top.v
F:/FPGADesign/FInal1/quartus/jtag_pll/synthesis/submodules/altera_reset_controller.sdc
F:/FPGADesign/FInal1/quartus/jtag_pll/synthesis/submodules/altera_reset_controller.v
F:/FPGADesign/FInal1/quartus/jtag_pll/synthesis/submodules/altera_reset_synchronizer.v
F:/FPGADesign/FInal1/quartus/jtag_pll/synthesis/submodules/altera_std_synchronizer.v
F:/FPGADesign/FInal1/quartus/jtag_pll/synthesis/submodules/altera_std_synchronizer_nocut.v
F:/FPGADesign/FInal1/quartus/jtag_pll/synthesis/submodules/jtag_pll_master_0.v
F:/FPGADesign/FInal1/quartus/jtag_pll/synthesis/submodules/jtag_pll_master_0_b2p_adapter.sv
F:/FPGADesign/FInal1/quartus/jtag_pll/synthesis/submodules/jtag_pll_master_0_p2b_adapter.sv
F:/FPGADesign/FInal1/quartus/jtag_pll/synthesis/submodules/jtag_pll_master_0_timing_adt.sv
F:/FPGADesign/FInal1/quartus/jtag_pll/synthesis/submodules/jtag_pll_mm_interconnect_0.v
F:/FPGADesign/FInal1/quartus/jtag_pll/synthesis/submodules/jtag_pll_pll_0.qip
F:/FPGADesign/FInal1/quartus/jtag_pll/synthesis/submodules/jtag_pll_pll_0.v
F:/FPGADesign/FInal1/quartus/pll.cmp
F:/FPGADesign/FInal1/quartus/pll.qip
F:/FPGADesign/FInal1/quartus/pll.sip
F:/FPGADesign/FInal1/quartus/pll.spd
F:/FPGADesign/FInal1/quartus/pll.v
F:/FPGADesign/FInal1/quartus/pll/pll_0002.qip
F:/FPGADesign/FInal1/quartus/pll/pll_0002.v
F:/FPGADesign/FInal1/quartus/pll_sim/pll.vo
F:/FPGADesign/FInal1/quartus/stp.stp
F:/FPGADesign/FInal1/source/Final_3002.v
F:/FPGADesign/FInal1/source/counter.v
F:/FPGADesign/FInal1/source/display.v
F:/FPGADesign/FInal1/source/issp.tcl
F:/FPGADesign/FInal1/source/pins.tcl
F:/FPGADesign/FInal1/source/pll.tcl
F:/FPGADesign/FInal1/source/prog.tcl
F:/FPGADesign/FInal1/source/tb.v
F:/fpgadesign/final1/source/params.vh
	======= Total: 104 files to archive =======

	================ Status: ===============
All files archived successfully.
