and r0, r1, r2 
mvn r2, r0 
mov r3, r2 
rsb r3, r2, r3, lsl #31 
