

================================================================
== Synthesis Summary Report of 'byte_count'
================================================================
+ General Information: 
    * Date:           Wed Feb  9 13:34:51 2022
    * Version:        2021.2 (Build 3367213 on Tue Oct 19 02:47:39 MDT 2021)
    * Project:        estimation
    * Solution:       byte_count (Vitis Kernel Flow Target)
    * Product family: zynq
    * Target device:  xc7z020-clg484-1
    

+ Performance & Resource Estimates: 
    
    PS: '+' for module; 'o' for loop; '*' for dataflow
    +------------------------------------+--------+-------+---------+-----------+----------+---------+------+----------+----------+----+-----------+------------+-----+
    |               Modules              |  Issue |       | Latency |  Latency  | Iteration|         | Trip |          |          |    |           |            |     |
    |               & Loops              |  Type  | Slack | (cycles)|    (ns)   |  Latency | Interval| Count| Pipelined|   BRAM   | DSP|     FF    |     LUT    | URAM|
    +------------------------------------+--------+-------+---------+-----------+----------+---------+------+----------+----------+----+-----------+------------+-----+
    |+ byte_count                        |  Timing|  -0.00|     1361|  1.361e+04|         -|     1362|     -|        no|  58 (20%)|   -|  3640 (3%)|  9937 (18%)|    -|
    | + byte_count_Pipeline_APPEARANCES  |  Timing|  -0.00|     1028|  1.028e+04|         -|     1028|     -|        no|         -|   -|  1175 (1%)|  6171 (11%)|    -|
    |  o APPEARANCES                     |       -|   7.30|     1026|  1.026e+04|         4|        1|  1024|       yes|         -|   -|          -|           -|    -|
    | + byte_count_Pipeline_THRESHOLD    |       -|   1.40|      258|  2.580e+03|         -|      258|     -|        no|         -|   -|   21 (~0%)|   1466 (2%)|    -|
    |  o THRESHOLD                       |       -|   7.30|      256|  2.560e+03|         2|        1|   256|       yes|         -|   -|          -|           -|    -|
    +------------------------------------+--------+-------+---------+-----------+----------+---------+------+----------+----------+----+-----------+------------+-----+


================================================================
== HW Interfaces
================================================================
* M_AXI
+------------+------------+---------------+---------+--------+----------+-----------+--------------+--------------+-------------+-------------+-------------------+
| Interface  | Data Width | Address Width | Latency | Offset | Register | Max Widen | Max Read     | Max Write    | Num Read    | Num Write   | Resource Estimate |
|            | (SW->HW)   |               |         |        |          | Bitwidth  | Burst Length | Burst Length | Outstanding | Outstanding |                   |
+------------+------------+---------------+---------+--------+----------+-----------+--------------+--------------+-------------+-------------+-------------------+
| m_axi_gmem | 8 -> 512   | 64            | 64      | slave  | 0        | 512       | 16           | 16           | 16          | 16          | BRAM=58           |
+------------+------------+---------------+---------+--------+----------+-----------+--------------+--------------+-------------+-------------+-------------------+

* S_AXILITE Interfaces
+---------------+------------+---------------+--------+----------+
| Interface     | Data Width | Address Width | Offset | Register |
+---------------+------------+---------------+--------+----------+
| s_axi_control | 32         | 6             | 24     | 0        |
+---------------+------------+---------------+--------+----------+

* S_AXILITE Registers
+---------------+-----------+--------+-------+--------+----------------------------------+------------------------------------------------------------------------+
| Interface     | Register  | Offset | Width | Access | Description                      | Bit Fields                                                             |
+---------------+-----------+--------+-------+--------+----------------------------------+------------------------------------------------------------------------+
| s_axi_control | CTRL      | 0x00   | 32    | RW     | Control signals                  | 0=AP_START 1=AP_DONE 2=AP_IDLE 3=AP_READY 4=AP_CONTINUE 7=AUTO_RESTART |
| s_axi_control | GIER      | 0x04   | 32    | RW     | Global Interrupt Enable Register | 0=Enable                                                               |
| s_axi_control | IP_IER    | 0x08   | 32    | RW     | IP Interrupt Enable Register     | 0=CHAN0_INT_EN 1=CHAN1_INT_EN 5=CHAN2_INT_EN                           |
| s_axi_control | IP_ISR    | 0x0c   | 32    | RW     | IP Interrupt Status Register     | 0=CHAN0_INT_ST 1=CHAN1_INT_ST 5=CHAN2_INT_ST                           |
| s_axi_control | ap_return | 0x10   | 32    | R      | Data signal of ap_return         |                                                                        |
| s_axi_control | input_r_1 | 0x18   | 32    | W      | Data signal of input_r           |                                                                        |
| s_axi_control | input_r_2 | 0x1c   | 32    | W      | Data signal of input_r           |                                                                        |
+---------------+-----------+--------+-------+--------+----------------------------------+------------------------------------------------------------------------+

* TOP LEVEL CONTROL
+-----------+---------------+-----------+
| Interface | Type          | Ports     |
+-----------+---------------+-----------+
| ap_clk    | clock         | ap_clk    |
| ap_rst_n  | reset         | ap_rst_n  |
| interrupt | interrupt     | interrupt |
| ap_ctrl   | ap_ctrl_chain |           |
+-----------+---------------+-----------+


================================================================
== SW I/O Information
================================================================
* Top Function Arguments
+----------+-----------+-------------+
| Argument | Direction | Datatype    |
+----------+-----------+-------------+
| input    | in        | ap_uint<8>* |
| return   | out       | ap_uint<8>  |
+----------+-----------+-------------+

* SW-to-HW Mapping
+----------+---------------+-----------+----------+-------------------------------------+
| Argument | HW Interface  | HW Type   | HW Usage | HW Info                             |
+----------+---------------+-----------+----------+-------------------------------------+
| input    | m_axi_gmem    | interface |          |                                     |
| input    | s_axi_control | interface | offset   |                                     |
| return   | s_axi_control | register  |          | name=ap_return offset=0x10 range=32 |
+----------+---------------+-----------+----------+-------------------------------------+


================================================================
== M_AXI Burst Information
================================================================
 Note: All burst requests might be further partitioned into multiple requests during RTL generation based on max_read_burst_length or max_write_burst_length settings.

* Inferred Burst Summary
+--------------+-----------+--------+-------+----------------------+
| HW Interface | Direction | Length | Width | Location             |
+--------------+-----------+--------+-------+----------------------+
| m_axi_gmem   | read      | 16     | 512   | byte_count.c++:13:15 |
+--------------+-----------+--------+-------+----------------------+


================================================================
== Bind Op Report
================================================================
+------------------------------------+-----+--------+-----------+-----+--------+---------+
| Name                               | DSP | Pragma | Variable  | Op  | Impl   | Latency |
+------------------------------------+-----+--------+-----------+-----+--------+---------+
| + byte_count                       | 0   |        |           |     |        |         |
|  + byte_count_Pipeline_APPEARANCES | 0   |        |           |     |        |         |
|    add_ln13_fu_1143_p2             | -   |        | add_ln13  | add | fabric | 0       |
|    ret_V_fu_2742_p2                | -   |        | ret_V     | add | fabric | 0       |
|    count_V_fu_2748_p2              | -   |        | count_V   | add | fabric | 0       |
|  + byte_count_Pipeline_THRESHOLD   | 0   |        |           |     |        |         |
|    i_V_2_fu_2120_p2                | -   |        | i_V_2     | add | fabric | 0       |
|    add_ln885_fu_2658_p2            | -   |        | add_ln885 | add | fabric | 0       |
+------------------------------------+-----+--------+-----------+-----+--------+---------+


================================================================
== Bind Storage Report
================================================================
  No bind storage info in design

================================================================
== User Pragma Report
================================================================
* Valid Pragma Syntax
+-----------------+------------------------------------+---------------------------------------------+
| Type            | Options                            | Location                                    |
+-----------------+------------------------------------+---------------------------------------------+
| array_partition | variable=appearances type=complete | byte_count.c++:7 in byte_count, appearances |
+-----------------+------------------------------------+---------------------------------------------+


