Output/RAM_DEMO/Obj/WITIN_PROJECT/witin_math_lib.o: \
 D\:\code\project_kws_230925\project_kws\Project\Core\fbank\src\witin_math_lib.c \
 C\:/Program\ Files/SEGGER/SEGGER\ Embedded\ Studio\ for\ RISC-V\ 5.66/include/stdint.h \
 D\:/code/project_kws_230925/project_kws/Project/Core/fbank/inc/witin_math_lib.h \
 C\:/Program\ Files/SEGGER/SEGGER\ Embedded\ Studio\ for\ RISC-V\ 5.66/include/stdio.h \
 C\:/Program\ Files/SEGGER/SEGGER\ Embedded\ Studio\ for\ RISC-V\ 5.66/include/__crossworks.h \
 D\:/code/project_kws_230925/project_kws/WTM2101_SDK/Common/Libraries/NMSIS/Core/Include/nmsis_gcc.h \
 D\:/code/project_kws_230925/project_kws/WTM2101_SDK/Common/Libraries/NMSIS/Core/Include/riscv_encoding.h \
 D\:/code/project_kws_230925/project_kws/WTM2101_SDK/Common/Libraries/NMSIS/Core/Include/riscv_bits.h \
 C\:/Program\ Files/SEGGER/SEGGER\ Embedded\ Studio\ for\ RISC-V\ 5.66/include/math.h
