
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.106175                       # Number of seconds simulated
sim_ticks                                106174652241                       # Number of ticks simulated
final_tick                               633950028786                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 155386                       # Simulator instruction rate (inst/s)
host_op_rate                                   199324                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                1915377                       # Simulator tick rate (ticks/s)
host_mem_usage                               67378752                       # Number of bytes of host memory used
host_seconds                                 55432.77                       # Real time elapsed on the host
sim_insts                                  8613485536                       # Number of instructions simulated
sim_ops                                   11049088603                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         4992                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data      1076992                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         4736                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data      1732352                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.inst         4352                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.data      1830656                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.inst         4736                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.data      1735552                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus4.inst         4736                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus4.data      1741952                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus5.inst         5248                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus5.data      1077632                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus6.inst         4736                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus6.data       805376                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus7.inst         4352                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus7.data      1830656                       # Number of bytes read from this memory
system.physmem.bytes_read::total             11869056                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         4992                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         4736                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus2.inst         4352                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus3.inst         4736                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus4.inst         4736                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus5.inst         5248                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus6.inst         4736                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus7.inst         4352                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total           37888                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks      5328256                       # Number of bytes written to this memory
system.physmem.bytes_written::total           5328256                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           39                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data         8414                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           37                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data        13534                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.inst           34                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.data        14302                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.inst           37                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.data        13559                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus4.inst           37                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus4.data        13609                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus5.inst           41                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus5.data         8419                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus6.inst           37                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus6.data         6292                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus7.inst           34                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus7.data        14302                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                 92727                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks           41627                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                41627                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst        47017                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     10143589                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst        44606                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     16316060                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.inst        40989                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.data     17241931                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.inst        44606                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.data     16346199                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus4.inst        44606                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus4.data     16406477                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus5.inst        49428                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus5.data     10149616                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus6.inst        44606                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus6.data      7585389                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus7.inst        40989                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus7.data     17241931                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total               111788037                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst        47017                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst        44606                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus2.inst        40989                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus3.inst        44606                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus4.inst        44606                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus5.inst        49428                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus6.inst        44606                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus7.inst        40989                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total             356846                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          50183880                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               50183880                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          50183880                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst        47017                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     10143589                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst        44606                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     16316060                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.inst        40989                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.data     17241931                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.inst        44606                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.data     16346199                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus4.inst        44606                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus4.data     16406477                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus5.inst        49428                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus5.data     10149616                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus6.inst        44606                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus6.data      7585389                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus7.inst        40989                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus7.data     17241931                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              161971917                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                  53                       # Number of system calls
system.switch_cpus0.numCycles               254615474                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups        20643724                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted     16890552                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect      2025798                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups      8655781                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits         8136994                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS         2136229                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect        92361                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles    199171009                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts             115387737                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches           20643724                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches     10273223                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles             24100508                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles        5503923                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles       5381679                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.CacheLines         12185429                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes      2027005                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples    232105083                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     0.610623                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     1.951454                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0       208004575     89.62%     89.62% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1         1125485      0.48%     90.10% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2         1786201      0.77%     90.87% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3         2422129      1.04%     91.91% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4         2489119      1.07%     92.99% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5         2104061      0.91%     93.89% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6         1172543      0.51%     94.40% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7         1755460      0.76%     95.15% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8        11245510      4.85%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total    232105083                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.081078                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               0.453184                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles       197127958                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles      7442111                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles         24056276                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles        27219                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles       3451514                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved      3398154                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred          374                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts     141619145                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts         1960                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles       3451514                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles       197664860                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles        1460891                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles      4733959                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles         23553044                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles      1240810                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts     141568703                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents          184                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents        182521                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents       533580                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.RenamedOperands    197564196                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups    658555663                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups    658555663                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps    171545509                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps        26018664                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts        35504                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts        18641                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts          3687942                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads     13266570                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores      7183833                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads        84783                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores      1759944                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded         141407033                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded        35624                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued        134419236                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued        18422                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined     15429325                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined     36772676                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved         1616                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples    232105083                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     0.579131                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.269987                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0    175154931     75.46%     75.46% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1     23472359     10.11%     85.58% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2     11878474      5.12%     90.69% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3      8914430      3.84%     94.53% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4      7004470      3.02%     97.55% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5      2834107      1.22%     98.77% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6      1790245      0.77%     99.55% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7       931782      0.40%     99.95% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8       124285      0.05%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total    232105083                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu          25194     11.28%     11.28% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     11.28% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     11.28% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     11.28% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     11.28% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     11.28% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     11.28% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     11.28% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     11.28% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     11.28% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     11.28% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     11.28% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     11.28% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     11.28% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     11.28% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     11.28% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     11.28% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     11.28% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     11.28% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     11.28% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     11.28% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     11.28% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     11.28% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     11.28% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     11.28% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     11.28% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     11.28% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     11.28% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     11.28% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead         81812     36.63%     47.90% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite       116367     52.10%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu    113057358     84.11%     84.11% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult      2001714      1.49%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc        16862      0.01%     85.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     85.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead     12182639      9.06%     94.67% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite      7160663      5.33%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     134419236                       # Type of FU issued
system.switch_cpus0.iq.rate                  0.527930                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt             223373                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.001662                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads    501185349                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes    156872515                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses    132392191                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses     134642609                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads       271623                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads      2122289                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses          121                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          536                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores        94230                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles       3451514                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles        1161851                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles       121524                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts    141442799                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts        22399                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts     13266570                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts      7183833                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts        18642                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents        102389                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents            1                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          536                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect      1182830                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect      1132560                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts      2315390                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts    132552191                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts     11462506                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts      1867044                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                  142                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs            18622886                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches        18844182                       # Number of branches executed
system.switch_cpus0.iew.exec_stores           7160380                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            0.520598                       # Inst execution rate
system.switch_cpus0.iew.wb_sent             132392406                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count            132392191                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers         75995707                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers        204764124                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              0.519969                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.371138                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts    100000006                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps    123048947                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts     18393862                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls        34008                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts      2051304                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples    228653569                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     0.538146                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     1.385920                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0    178133733     77.91%     77.91% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1     25057152     10.96%     88.86% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2      9451940      4.13%     93.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3      4503872      1.97%     94.97% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4      3823901      1.67%     96.64% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5      2180996      0.95%     97.59% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6      1888949      0.83%     98.42% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7       862187      0.38%     98.80% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8      2750839      1.20%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total    228653569                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts    100000006                       # Number of instructions committed
system.switch_cpus0.commit.committedOps     123048947                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs              18233884                       # Number of memory references committed
system.switch_cpus0.commit.loads             11144281                       # Number of loads committed
system.switch_cpus0.commit.membars              16966                       # Number of memory barriers committed
system.switch_cpus0.commit.branches          17743911                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts        110865559                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls      2533833                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events      2750839                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads           367344850                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes          286337200                       # The number of ROB writes
system.switch_cpus0.timesIdled                3022175                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles               22510391                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts          100000006                       # Number of Instructions Simulated
system.switch_cpus0.committedOps            123048947                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total    100000006                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      2.546155                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                2.546155                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      0.392749                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                0.392749                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads       596597807                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes      184430624                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads      131275090                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes         33978                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                  50                       # Number of system calls
system.switch_cpus1.numCycles               254615474                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups        20016321                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted     16411298                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect      1963286                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups      8296655                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits         7817958                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS         2056246                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect        88422                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles    191189412                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts             113804340                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches           20016321                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches      9874204                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles             25031542                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles        5574324                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles      10423553                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.CacheLines         11779978                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes      1949504                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples    230223770                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     0.604398                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     1.950508                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0       205192228     89.13%     89.13% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1         2715594      1.18%     90.31% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2         3138337      1.36%     91.67% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3         1726261      0.75%     92.42% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4         1979301      0.86%     93.28% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5         1096101      0.48%     93.76% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6          744838      0.32%     94.08% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7         1939984      0.84%     94.92% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8        11691126      5.08%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total    230223770                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.078614                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               0.446966                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles       189629455                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles     12012854                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles         24822745                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles       197758                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles       3560957                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved      3251984                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred        18307                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts     138921877                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts        90966                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles       3560957                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles       189934030                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles        4212210                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles      6950860                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles         24726913                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles       838791                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts     138838319                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents          201                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents        213776                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents       389376                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.RenamedOperands    192958216                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups    646450124                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups    646450124                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps    164791156                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps        28167060                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts        36473                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts        20404                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts          2245263                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads     13254944                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores      7225054                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads       189481                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores      1604411                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded         138630753                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded        36567                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued        131036541                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued       184356                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined     17297987                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined     39944389                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved         4201                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples    230223770                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     0.569170                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.260068                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0    175012719     76.02%     76.02% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1     22207149      9.65%     85.66% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2     11930309      5.18%     90.85% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3      8262727      3.59%     94.44% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4      7215732      3.13%     97.57% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5      3691588      1.60%     99.17% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6       896728      0.39%     99.56% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7       575187      0.25%     99.81% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8       431631      0.19%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total    230223770                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu          34545     12.24%     12.24% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     12.24% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     12.24% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     12.24% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     12.24% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     12.24% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     12.24% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     12.24% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     12.24% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     12.24% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     12.24% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     12.24% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     12.24% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     12.24% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     12.24% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     12.24% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     12.24% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     12.24% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     12.24% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     12.24% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     12.24% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     12.24% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     12.24% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     12.24% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     12.24% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     12.24% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     12.24% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     12.24% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     12.24% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead        120735     42.80%     55.04% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite       126843     44.96%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu    109678799     83.70%     83.70% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult      2049223      1.56%     85.26% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     85.26% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     85.26% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     85.26% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     85.26% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     85.26% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     85.26% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     85.26% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     85.26% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     85.26% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     85.26% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     85.26% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     85.26% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     85.26% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     85.26% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     85.26% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     85.26% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.26% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     85.26% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.26% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.26% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.26% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.26% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.26% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc        16049      0.01%     85.28% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     85.28% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.28% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.28% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead     12119995      9.25%     94.53% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite      7172475      5.47%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total     131036541                       # Type of FU issued
system.switch_cpus1.iq.rate                  0.514645                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt             282123                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.002153                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads    492763331                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes    155966541                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses    128853374                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses     131318664                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads       329687                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads      2335428                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses          803                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation         1236                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores       159722                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads         8025                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked         1354                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles       3560957                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles        3731306                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles       144017                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts    138667448                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts        59416                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts     13254944                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts      7225054                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts        20404                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents        100895                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents            2                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents         1236                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect      1138469                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect      1101200                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts      2239669                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts    129097798                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts     11379646                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts      1938743                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                  128                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs            18550576                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches        18063354                       # Number of branches executed
system.switch_cpus1.iew.exec_stores           7170930                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            0.507030                       # Inst execution rate
system.switch_cpus1.iew.wb_sent             128855324                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count            128853374                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers         76584657                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers        200578262                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              0.506070                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.381819                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts     96770679                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps    118725893                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts     19942939                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls        32366                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts      1974653                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples    226662813                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     0.523800                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     1.341972                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0    178160062     78.60%     78.60% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1     22492668      9.92%     88.52% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2      9426277      4.16%     92.68% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3      5666248      2.50%     95.18% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4      3917059      1.73%     96.91% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5      2535351      1.12%     98.03% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6      1313465      0.58%     98.61% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7      1057318      0.47%     99.08% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8      2094365      0.92%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total    226662813                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts     96770679                       # Number of instructions committed
system.switch_cpus1.commit.committedOps     118725893                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs              17984848                       # Number of memory references committed
system.switch_cpus1.commit.loads             10919516                       # Number of loads committed
system.switch_cpus1.commit.membars              16148                       # Number of memory barriers committed
system.switch_cpus1.commit.branches          16991624                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts        107036285                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls      2415509                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events      2094365                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads           363236630                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes          280898691                       # The number of ROB writes
system.switch_cpus1.timesIdled                2932061                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles               24391704                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts           96770679                       # Number of Instructions Simulated
system.switch_cpus1.committedOps            118725893                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total     96770679                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      2.631122                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                2.631122                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      0.380066                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                0.380066                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads       582360314                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes      178836359                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads      129660925                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes         32336                       # number of misc regfile writes
system.switch_cpus2.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus2.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus2.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus2.dtb.write_misses                0                       # DTB write misses
system.switch_cpus2.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.dtb.hits                        0                       # DTB hits
system.switch_cpus2.dtb.misses                      0                       # DTB misses
system.switch_cpus2.dtb.accesses                    0                       # DTB accesses
system.switch_cpus2.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.itb.hits                        0                       # DTB hits
system.switch_cpus2.itb.misses                      0                       # DTB misses
system.switch_cpus2.itb.accesses                    0                       # DTB accesses
system.cpu2.workload.num_syscalls                  25                       # Number of system calls
system.switch_cpus2.numCycles               254615474                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.BPredUnit.lookups        18751205                       # Number of BP lookups
system.switch_cpus2.BPredUnit.condPredicted     16737188                       # Number of conditional branches predicted
system.switch_cpus2.BPredUnit.condIncorrect      1496106                       # Number of conditional branches incorrect
system.switch_cpus2.BPredUnit.BTBLookups     12559636                       # Number of BTB lookups
system.switch_cpus2.BPredUnit.BTBHits        12224993                       # Number of BTB hits
system.switch_cpus2.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.BPredUnit.usedRAS         1129863                       # Number of times the RAS was used to get a target.
system.switch_cpus2.BPredUnit.RASInCorrect        45419                       # Number of incorrect RAS predictions.
system.switch_cpus2.fetch.icacheStallCycles    198064157                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts             106468001                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches           18751205                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches     13354856                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles             23742968                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles        4892090                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.BlockedCycles       4621690                       # Number of cycles fetch has spent blocked
system.switch_cpus2.fetch.CacheLines         11984536                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes      1468625                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.rateDist::samples    229816392                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     0.519288                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     1.759552                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0       206073424     89.67%     89.67% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1         3613412      1.57%     91.24% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2         1831287      0.80%     92.04% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3         3575870      1.56%     93.59% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::4         1154041      0.50%     94.10% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::5         3311067      1.44%     95.54% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::6          524330      0.23%     95.76% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::7          843935      0.37%     96.13% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::8         8889026      3.87%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total    229816392                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.073645                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               0.418152                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles       196122190                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles      6609276                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles         23695856                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles        19119                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles       3369950                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved      1776662                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred        17628                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts     119151596                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts        33301                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles       3369950                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles       196343793                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles        4108347                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles      1810331                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles         23482835                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles       701129                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts     118984049                       # Number of instructions processed by rename
system.switch_cpus2.rename.ROBFullEvents          161                       # Number of times rename has blocked due to ROB full
system.switch_cpus2.rename.IQFullEvents         92315                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LSQFullEvents       538346                       # Number of times rename has blocked due to LSQ full
system.switch_cpus2.rename.RenamedOperands    156003146                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups    539323896                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups    539323896                       # Number of integer rename lookups
system.switch_cpus2.rename.CommittedMaps    126640806                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps        29362324                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts        16048                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts         8128                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts          1607091                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads     21412672                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores      3496754                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads        23070                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores       794872                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded         118369108                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded        16105                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued        110880662                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued        72111                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined     21246480                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined     43541956                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.iqSquashedNonSpecRemoved          126                       # Number of squashed non-spec instructions that were removed
system.switch_cpus2.iq.issued_per_cycle::samples    229816392                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     0.482475                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.095520                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0    181203608     78.85%     78.85% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1     15308817      6.66%     85.51% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2     16274168      7.08%     92.59% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3      9427945      4.10%     96.69% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4      4870499      2.12%     98.81% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5      1220227      0.53%     99.34% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6      1449352      0.63%     99.97% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7        33777      0.01%     99.99% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8        27999      0.01%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total    229816392                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu         186284     57.36%     57.36% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             0      0.00%     57.36% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     57.36% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     57.36% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     57.36% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     57.36% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     57.36% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     57.36% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     57.36% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     57.36% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     57.36% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     57.36% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     57.36% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     57.36% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     57.36% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     57.36% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     57.36% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     57.36% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     57.36% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     57.36% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     57.36% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     57.36% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     57.36% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     57.36% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     57.36% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     57.36% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     57.36% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     57.36% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     57.36% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead         75652     23.29%     80.65% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite        62828     19.35%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu     86982269     78.45%     78.45% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult       872670      0.79%     79.23% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     79.23% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            0      0.00%     79.23% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     79.23% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     79.23% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     79.23% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     79.23% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     79.23% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     79.23% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     79.23% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     79.23% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     79.23% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     79.23% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     79.23% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     79.23% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     79.23% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     79.23% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     79.23% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     79.23% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     79.23% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     79.23% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     79.23% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     79.23% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     79.23% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc         7922      0.01%     79.24% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     79.24% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.24% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     79.24% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead     19550688     17.63%     96.87% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite      3467113      3.13%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total     110880662                       # Type of FU issued
system.switch_cpus2.iq.rate                  0.435483                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt             324764                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.002929                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads    451974591                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes    139631977                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses    108070506                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses     111205426                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads        87609                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads      4343017                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses          108                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation          296                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores        79626                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles       3369950                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles        3290133                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles        85636                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts    118385286                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts        14998                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts     21412672                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts      3496754                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts         8123                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents         39538                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents         1772                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents          296                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect      1010718                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect       575132                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts      1585850                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts    109470578                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts     19268179                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts      1410084                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop                   73                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs            22735086                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches        16638796                       # Number of branches executed
system.switch_cpus2.iew.exec_stores           3466907                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            0.429945                       # Inst execution rate
system.switch_cpus2.iew.wb_sent             108094821                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count            108070506                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers         65394118                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers        142620161                       # num instructions consuming a value
system.switch_cpus2.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus2.iew.wb_rate              0.424446                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.458519                       # average fanout of values written-back
system.switch_cpus2.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus2.commit.commitCommittedInsts     86113349                       # The number of committed instructions
system.switch_cpus2.commit.commitCommittedOps     96988934                       # The number of committed instructions
system.switch_cpus2.commit.commitSquashedInsts     21400628                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls        15979                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts      1486669                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples    226446442                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     0.428308                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     1.297961                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0    190314318     84.04%     84.04% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1     14211152      6.28%     90.32% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2      9115577      4.03%     94.35% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3      2870054      1.27%     95.61% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4      4758559      2.10%     97.71% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5       930112      0.41%     98.12% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6       590468      0.26%     98.39% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7       540754      0.24%     98.62% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8      3115448      1.38%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total    226446442                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts     86113349                       # Number of instructions committed
system.switch_cpus2.commit.committedOps      96988934                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs              20486780                       # Number of memory references committed
system.switch_cpus2.commit.loads             17069652                       # Number of loads committed
system.switch_cpus2.commit.membars               7972                       # Number of memory barriers committed
system.switch_cpus2.commit.branches          14877426                       # Number of branches committed
system.switch_cpus2.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts         84771578                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls      1216335                       # Number of function calls committed.
system.switch_cpus2.commit.bw_lim_events      3115448                       # number cycles where commit BW limit reached
system.switch_cpus2.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus2.rob.rob_reads           341720231                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes          240151744                       # The number of ROB writes
system.switch_cpus2.timesIdled                4409213                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles               24799082                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.committedInsts           86113349                       # Number of Instructions Simulated
system.switch_cpus2.committedOps             96988934                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.committedInsts_total     86113349                       # Number of Instructions Simulated
system.switch_cpus2.cpi                      2.956748                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                2.956748                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      0.338209                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                0.338209                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads       508767954                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes      140866768                       # number of integer regfile writes
system.switch_cpus2.misc_regfile_reads      126471114                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes         15964                       # number of misc regfile writes
system.switch_cpus3.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus3.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus3.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus3.dtb.write_misses                0                       # DTB write misses
system.switch_cpus3.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.dtb.hits                        0                       # DTB hits
system.switch_cpus3.dtb.misses                      0                       # DTB misses
system.switch_cpus3.dtb.accesses                    0                       # DTB accesses
system.switch_cpus3.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.itb.read_hits                   0                       # DTB read hits
system.switch_cpus3.itb.read_misses                 0                       # DTB read misses
system.switch_cpus3.itb.write_hits                  0                       # DTB write hits
system.switch_cpus3.itb.write_misses                0                       # DTB write misses
system.switch_cpus3.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.itb.hits                        0                       # DTB hits
system.switch_cpus3.itb.misses                      0                       # DTB misses
system.switch_cpus3.itb.accesses                    0                       # DTB accesses
system.cpu3.workload.num_syscalls                  50                       # Number of system calls
system.switch_cpus3.numCycles               254615474                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.BPredUnit.lookups        20036349                       # Number of BP lookups
system.switch_cpus3.BPredUnit.condPredicted     16427843                       # Number of conditional branches predicted
system.switch_cpus3.BPredUnit.condIncorrect      1965108                       # Number of conditional branches incorrect
system.switch_cpus3.BPredUnit.BTBLookups      8318493                       # Number of BTB lookups
system.switch_cpus3.BPredUnit.BTBHits         7824930                       # Number of BTB hits
system.switch_cpus3.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus3.BPredUnit.usedRAS         2057317                       # Number of times the RAS was used to get a target.
system.switch_cpus3.BPredUnit.RASInCorrect        88400                       # Number of incorrect RAS predictions.
system.switch_cpus3.fetch.icacheStallCycles    191369783                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus3.fetch.Insts             113886871                       # Number of instructions fetch has processed
system.switch_cpus3.fetch.Branches           20036349                       # Number of branches that fetch encountered
system.switch_cpus3.fetch.predictedBranches      9882247                       # Number of branches that fetch has predicted taken
system.switch_cpus3.fetch.Cycles             25052387                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus3.fetch.SquashCycles        5577917                       # Number of cycles fetch has spent squashing
system.switch_cpus3.fetch.BlockedCycles      10394431                       # Number of cycles fetch has spent blocked
system.switch_cpus3.fetch.CacheLines         11790185                       # Number of cache lines fetched
system.switch_cpus3.fetch.IcacheSquashes      1951527                       # Number of outstanding Icache misses that were squashed
system.switch_cpus3.fetch.rateDist::samples    230397530                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::mean     0.604407                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::stdev     1.950505                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::0       205345143     89.13%     89.13% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::1         2717608      1.18%     90.31% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::2         3143619      1.36%     91.67% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::3         1727109      0.75%     92.42% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::4         1980223      0.86%     93.28% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::5         1098884      0.48%     93.76% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::6          743003      0.32%     94.08% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::7         1941190      0.84%     94.92% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::8        11700751      5.08%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::total    230397530                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.branchRate         0.078693                       # Number of branch fetches per cycle
system.switch_cpus3.fetch.rate               0.447290                       # Number of inst fetches per cycle
system.switch_cpus3.decode.IdleCycles       189810128                       # Number of cycles decode is idle
system.switch_cpus3.decode.BlockedCycles     11983111                       # Number of cycles decode is blocked
system.switch_cpus3.decode.RunCycles         24844049                       # Number of cycles decode is running
system.switch_cpus3.decode.UnblockCycles       197632                       # Number of cycles decode is unblocking
system.switch_cpus3.decode.SquashCycles       3562609                       # Number of cycles decode is squashing
system.switch_cpus3.decode.BranchResolved      3255228                       # Number of times decode resolved a branch
system.switch_cpus3.decode.BranchMispred        18320                       # Number of times decode detected a branch misprediction
system.switch_cpus3.decode.DecodedInsts     139030633                       # Number of instructions handled by decode
system.switch_cpus3.decode.SquashedInsts        91304                       # Number of squashed instructions handled by decode
system.switch_cpus3.rename.SquashCycles       3562609                       # Number of cycles rename is squashing
system.switch_cpus3.rename.IdleCycles       190114332                       # Number of cycles rename is idle
system.switch_cpus3.rename.BlockCycles        4235511                       # Number of cycles rename is blocking
system.switch_cpus3.rename.serializeStallCycles      6898188                       # count of cycles rename stalled for serializing inst
system.switch_cpus3.rename.RunCycles         24748230                       # Number of cycles rename is running
system.switch_cpus3.rename.UnblockCycles       838651                       # Number of cycles rename is unblocking
system.switch_cpus3.rename.RenamedInsts     138946506                       # Number of instructions processed by rename
system.switch_cpus3.rename.ROBFullEvents          212                       # Number of times rename has blocked due to ROB full
system.switch_cpus3.rename.IQFullEvents        214596                       # Number of times rename has blocked due to IQ full
system.switch_cpus3.rename.LSQFullEvents       388488                       # Number of times rename has blocked due to LSQ full
system.switch_cpus3.rename.RenamedOperands    193104554                       # Number of destination operands rename has renamed
system.switch_cpus3.rename.RenameLookups    646935394                       # Number of register rename lookups that rename has made
system.switch_cpus3.rename.int_rename_lookups    646935394                       # Number of integer rename lookups
system.switch_cpus3.rename.CommittedMaps    164941123                       # Number of HB maps that are committed
system.switch_cpus3.rename.UndoneMaps        28163431                       # Number of HB maps that are undone due to squashing
system.switch_cpus3.rename.serializingInsts        36544                       # count of serializing insts renamed
system.switch_cpus3.rename.tempSerializingInsts        20436                       # count of temporary serializing insts renamed
system.switch_cpus3.rename.skidInsts          2245351                       # count of insts added to the skid buffer
system.switch_cpus3.memDep0.insertedLoads     13272723                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus3.memDep0.insertedStores      7229422                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus3.memDep0.conflictingLoads       189916                       # Number of conflicting loads.
system.switch_cpus3.memDep0.conflictingStores      1603534                       # Number of conflicting stores.
system.switch_cpus3.iq.iqInstsAdded         138738591                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus3.iq.iqNonSpecInstsAdded        36628                       # Number of non-speculative instructions added to the IQ
system.switch_cpus3.iq.iqInstsIssued        131147476                       # Number of instructions issued
system.switch_cpus3.iq.iqSquashedInstsIssued       186743                       # Number of squashed instructions issued
system.switch_cpus3.iq.iqSquashedInstsExamined     17292715                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus3.iq.iqSquashedOperandsExamined     39929379                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus3.iq.iqSquashedNonSpecRemoved         4234                       # Number of squashed non-spec instructions that were removed
system.switch_cpus3.iq.issued_per_cycle::samples    230397530                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::mean     0.569223                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::stdev     1.260106                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::0    175138665     76.02%     76.02% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::1     22226310      9.65%     85.66% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::2     11944717      5.18%     90.85% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::3      8264722      3.59%     94.43% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::4      7222175      3.13%     97.57% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::5      3695346      1.60%     99.17% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::6       898869      0.39%     99.56% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::7       574886      0.25%     99.81% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::8       431840      0.19%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::total    230397530                       # Number of insts issued each cycle
system.switch_cpus3.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntAlu          34600     12.23%     12.23% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntMult             0      0.00%     12.23% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntDiv              0      0.00%     12.23% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatAdd            0      0.00%     12.23% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCmp            0      0.00%     12.23% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCvt            0      0.00%     12.23% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMult            0      0.00%     12.23% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatDiv            0      0.00%     12.23% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatSqrt            0      0.00%     12.23% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAdd             0      0.00%     12.23% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAddAcc            0      0.00%     12.23% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAlu             0      0.00%     12.23% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCmp             0      0.00%     12.23% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCvt             0      0.00%     12.23% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMisc            0      0.00%     12.23% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMult            0      0.00%     12.23% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMultAcc            0      0.00%     12.23% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShift            0      0.00%     12.23% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShiftAcc            0      0.00%     12.23% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSqrt            0      0.00%     12.23% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAdd            0      0.00%     12.23% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAlu            0      0.00%     12.23% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCmp            0      0.00%     12.23% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCvt            0      0.00%     12.23% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatDiv            0      0.00%     12.23% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMisc            0      0.00%     12.23% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMult            0      0.00%     12.23% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMultAcc            0      0.00%     12.23% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatSqrt            0      0.00%     12.23% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemRead        120965     42.75%     54.98% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemWrite       127391     45.02%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntAlu    109772123     83.70%     83.70% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntMult      2050268      1.56%     85.26% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntDiv            0      0.00%     85.26% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatAdd            0      0.00%     85.26% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCmp            0      0.00%     85.26% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCvt            0      0.00%     85.26% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMult            0      0.00%     85.26% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatDiv            0      0.00%     85.26% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatSqrt            0      0.00%     85.26% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAdd            0      0.00%     85.26% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAddAcc            0      0.00%     85.26% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAlu            0      0.00%     85.26% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCmp            0      0.00%     85.26% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCvt            0      0.00%     85.26% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMisc            0      0.00%     85.26% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMult            0      0.00%     85.26% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMultAcc            0      0.00%     85.26% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShift            0      0.00%     85.26% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.26% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSqrt            0      0.00%     85.26% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.26% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.26% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.26% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.26% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.26% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMisc        16063      0.01%     85.28% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMult            0      0.00%     85.28% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.28% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.28% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemRead     12132025      9.25%     94.53% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemWrite      7176997      5.47%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::total     131147476                       # Type of FU issued
system.switch_cpus3.iq.rate                  0.515081                       # Inst issue rate
system.switch_cpus3.iq.fu_busy_cnt             282956                       # FU busy when requested
system.switch_cpus3.iq.fu_busy_rate          0.002158                       # FU busy rate (busy events/executed inst)
system.switch_cpus3.iq.int_inst_queue_reads    493162181                       # Number of integer instruction queue reads
system.switch_cpus3.iq.int_inst_queue_writes    156069160                       # Number of integer instruction queue writes
system.switch_cpus3.iq.int_inst_queue_wakeup_accesses    128961550                       # Number of integer instruction queue wakeup accesses
system.switch_cpus3.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus3.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus3.iq.int_alu_accesses     131430432                       # Number of integer alu accesses
system.switch_cpus3.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus3.iew.lsq.thread0.forwLoads       329416                       # Number of loads that had data forwarded from stores
system.switch_cpus3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.squashedLoads      2343238                       # Number of loads squashed
system.switch_cpus3.iew.lsq.thread0.ignoredResponses          769                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus3.iew.lsq.thread0.memOrderViolation         1230                       # Number of memory ordering violations
system.switch_cpus3.iew.lsq.thread0.squashedStores       157658                       # Number of stores squashed
system.switch_cpus3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus3.iew.lsq.thread0.rescheduledLoads         8033                       # Number of loads that were rescheduled
system.switch_cpus3.iew.lsq.thread0.cacheBlocked         1448                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus3.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus3.iew.iewSquashCycles       3562609                       # Number of cycles IEW is squashing
system.switch_cpus3.iew.iewBlockCycles        3750074                       # Number of cycles IEW is blocking
system.switch_cpus3.iew.iewUnblockCycles       145156                       # Number of cycles IEW is unblocking
system.switch_cpus3.iew.iewDispatchedInsts    138775338                       # Number of instructions dispatched to IQ
system.switch_cpus3.iew.iewDispSquashedInsts        59336                       # Number of squashed instructions skipped by dispatch
system.switch_cpus3.iew.iewDispLoadInsts     13272723                       # Number of dispatched load instructions
system.switch_cpus3.iew.iewDispStoreInsts      7229422                       # Number of dispatched store instructions
system.switch_cpus3.iew.iewDispNonSpecInsts        20447                       # Number of dispatched non-speculative instructions
system.switch_cpus3.iew.iewIQFullEvents        102262                       # Number of times the IQ has become full, causing a stall
system.switch_cpus3.iew.iewLSQFullEvents            3                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus3.iew.memOrderViolationEvents         1230                       # Number of memory order violations
system.switch_cpus3.iew.predictedTakenIncorrect      1138640                       # Number of branches that were predicted taken incorrectly
system.switch_cpus3.iew.predictedNotTakenIncorrect      1103130                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus3.iew.branchMispredicts      2241770                       # Number of branch mispredicts detected at execute
system.switch_cpus3.iew.iewExecutedInsts    129207334                       # Number of executed instructions
system.switch_cpus3.iew.iewExecLoadInsts     11391191                       # Number of load instructions executed
system.switch_cpus3.iew.iewExecSquashedInsts      1940142                       # Number of squashed instructions skipped in execute
system.switch_cpus3.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus3.iew.exec_nop                  119                       # number of nop insts executed
system.switch_cpus3.iew.exec_refs            18566697                       # number of memory reference insts executed
system.switch_cpus3.iew.exec_branches        18081084                       # Number of branches executed
system.switch_cpus3.iew.exec_stores           7175506                       # Number of stores executed
system.switch_cpus3.iew.exec_rate            0.507461                       # Inst execution rate
system.switch_cpus3.iew.wb_sent             128963607                       # cumulative count of insts sent to commit
system.switch_cpus3.iew.wb_count            128961550                       # cumulative count of insts written-back
system.switch_cpus3.iew.wb_producers         76645473                       # num instructions producing a value
system.switch_cpus3.iew.wb_consumers        200737323                       # num instructions consuming a value
system.switch_cpus3.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus3.iew.wb_rate              0.506495                       # insts written-back per cycle
system.switch_cpus3.iew.wb_fanout            0.381820                       # average fanout of values written-back
system.switch_cpus3.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus3.commit.commitCommittedInsts     96858755                       # The number of committed instructions
system.switch_cpus3.commit.commitCommittedOps    118834108                       # The number of committed instructions
system.switch_cpus3.commit.commitSquashedInsts     19942572                       # The number of squashed insts skipped by commit
system.switch_cpus3.commit.commitNonSpecStalls        32394                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus3.commit.branchMispredicts      1976453                       # The number of times a branch was mispredicted
system.switch_cpus3.commit.committed_per_cycle::samples    226834921                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::mean     0.523879                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::stdev     1.342099                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::0    178288699     78.60%     78.60% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::1     22513551      9.93%     88.52% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::2      9434576      4.16%     92.68% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::3      5670056      2.50%     95.18% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::4      3921530      1.73%     96.91% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::5      2536281      1.12%     98.03% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::6      1314805      0.58%     98.61% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::7      1058502      0.47%     99.08% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::8      2096921      0.92%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::total    226834921                       # Number of insts commited each cycle
system.switch_cpus3.commit.committedInsts     96858755                       # Number of instructions committed
system.switch_cpus3.commit.committedOps     118834108                       # Number of ops (including micro ops) committed
system.switch_cpus3.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus3.commit.refs              18001249                       # Number of memory references committed
system.switch_cpus3.commit.loads             10929485                       # Number of loads committed
system.switch_cpus3.commit.membars              16162                       # Number of memory barriers committed
system.switch_cpus3.commit.branches          17007160                       # Number of branches committed
system.switch_cpus3.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus3.commit.int_insts        107133835                       # Number of committed integer instructions.
system.switch_cpus3.commit.function_calls      2417730                       # Number of function calls committed.
system.switch_cpus3.commit.bw_lim_events      2096921                       # number cycles where commit BW limit reached
system.switch_cpus3.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus3.rob.rob_reads           363514030                       # The number of ROB reads
system.switch_cpus3.rob.rob_writes          281116040                       # The number of ROB writes
system.switch_cpus3.timesIdled                2934714                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus3.idleCycles               24217944                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus3.committedInsts           96858755                       # Number of Instructions Simulated
system.switch_cpus3.committedOps            118834108                       # Number of Ops (including micro ops) Simulated
system.switch_cpus3.committedInsts_total     96858755                       # Number of Instructions Simulated
system.switch_cpus3.cpi                      2.628730                       # CPI: Cycles Per Instruction
system.switch_cpus3.cpi_total                2.628730                       # CPI: Total CPI of All Threads
system.switch_cpus3.ipc                      0.380412                       # IPC: Instructions Per Cycle
system.switch_cpus3.ipc_total                0.380412                       # IPC: Total IPC of All Threads
system.switch_cpus3.int_regfile_reads       582848123                       # number of integer regfile reads
system.switch_cpus3.int_regfile_writes      178983251                       # number of integer regfile writes
system.switch_cpus3.misc_regfile_reads      129756082                       # number of misc regfile reads
system.switch_cpus3.misc_regfile_writes         32364                       # number of misc regfile writes
system.switch_cpus4.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus4.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus4.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus4.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus4.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus4.dtb.write_misses                0                       # DTB write misses
system.switch_cpus4.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus4.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus4.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus4.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus4.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus4.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus4.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus4.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus4.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus4.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus4.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus4.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus4.dtb.hits                        0                       # DTB hits
system.switch_cpus4.dtb.misses                      0                       # DTB misses
system.switch_cpus4.dtb.accesses                    0                       # DTB accesses
system.switch_cpus4.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus4.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus4.itb.read_hits                   0                       # DTB read hits
system.switch_cpus4.itb.read_misses                 0                       # DTB read misses
system.switch_cpus4.itb.write_hits                  0                       # DTB write hits
system.switch_cpus4.itb.write_misses                0                       # DTB write misses
system.switch_cpus4.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus4.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus4.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus4.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus4.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus4.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus4.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus4.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus4.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus4.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus4.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus4.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus4.itb.hits                        0                       # DTB hits
system.switch_cpus4.itb.misses                      0                       # DTB misses
system.switch_cpus4.itb.accesses                    0                       # DTB accesses
system.cpu4.workload.num_syscalls                  50                       # Number of system calls
system.switch_cpus4.numCycles               254615474                       # number of cpu cycles simulated
system.switch_cpus4.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus4.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus4.BPredUnit.lookups        20035790                       # Number of BP lookups
system.switch_cpus4.BPredUnit.condPredicted     16428045                       # Number of conditional branches predicted
system.switch_cpus4.BPredUnit.condIncorrect      1962412                       # Number of conditional branches incorrect
system.switch_cpus4.BPredUnit.BTBLookups      8285752                       # Number of BTB lookups
system.switch_cpus4.BPredUnit.BTBHits         7823074                       # Number of BTB hits
system.switch_cpus4.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus4.BPredUnit.usedRAS         2057246                       # Number of times the RAS was used to get a target.
system.switch_cpus4.BPredUnit.RASInCorrect        88308                       # Number of incorrect RAS predictions.
system.switch_cpus4.fetch.icacheStallCycles    191279013                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus4.fetch.Insts             113911916                       # Number of instructions fetch has processed
system.switch_cpus4.fetch.Branches           20035790                       # Number of branches that fetch encountered
system.switch_cpus4.fetch.predictedBranches      9880320                       # Number of branches that fetch has predicted taken
system.switch_cpus4.fetch.Cycles             25049782                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus4.fetch.SquashCycles        5576276                       # Number of cycles fetch has spent squashing
system.switch_cpus4.fetch.BlockedCycles      10315862                       # Number of cycles fetch has spent blocked
system.switch_cpus4.fetch.CacheLines         11784430                       # Number of cache lines fetched
system.switch_cpus4.fetch.IcacheSquashes      1948918                       # Number of outstanding Icache misses that were squashed
system.switch_cpus4.fetch.rateDist::samples    230226699                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::mean     0.604937                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::stdev     1.951378                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::0       205176917     89.12%     89.12% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::1         2717297      1.18%     90.30% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::2         3136944      1.36%     91.66% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::3         1725674      0.75%     92.41% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::4         1985318      0.86%     93.27% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::5         1094378      0.48%     93.75% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::6          743174      0.32%     94.07% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::7         1943781      0.84%     94.92% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::8        11703216      5.08%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::total    230226699                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.branchRate         0.078690                       # Number of branch fetches per cycle
system.switch_cpus4.fetch.rate               0.447388                       # Number of inst fetches per cycle
system.switch_cpus4.decode.IdleCycles       189720016                       # Number of cycles decode is idle
system.switch_cpus4.decode.BlockedCycles     11904303                       # Number of cycles decode is blocked
system.switch_cpus4.decode.RunCycles         24841955                       # Number of cycles decode is running
system.switch_cpus4.decode.UnblockCycles       196772                       # Number of cycles decode is unblocking
system.switch_cpus4.decode.SquashCycles       3563652                       # Number of cycles decode is squashing
system.switch_cpus4.decode.BranchResolved      3254559                       # Number of times decode resolved a branch
system.switch_cpus4.decode.BranchMispred        18390                       # Number of times decode detected a branch misprediction
system.switch_cpus4.decode.DecodedInsts     139047599                       # Number of instructions handled by decode
system.switch_cpus4.decode.SquashedInsts        91288                       # Number of squashed instructions handled by decode
system.switch_cpus4.rename.SquashCycles       3563652                       # Number of cycles rename is squashing
system.switch_cpus4.rename.IdleCycles       190023459                       # Number of cycles rename is idle
system.switch_cpus4.rename.BlockCycles        4248870                       # Number of cycles rename is blocking
system.switch_cpus4.rename.serializeStallCycles      6807204                       # count of cycles rename stalled for serializing inst
system.switch_cpus4.rename.RunCycles         24745967                       # Number of cycles rename is running
system.switch_cpus4.rename.UnblockCycles       837538                       # Number of cycles rename is unblocking
system.switch_cpus4.rename.RenamedInsts     138964094                       # Number of instructions processed by rename
system.switch_cpus4.rename.ROBFullEvents          233                       # Number of times rename has blocked due to ROB full
system.switch_cpus4.rename.IQFullEvents        214480                       # Number of times rename has blocked due to IQ full
system.switch_cpus4.rename.LSQFullEvents       388489                       # Number of times rename has blocked due to LSQ full
system.switch_cpus4.rename.RenamedOperands    193131019                       # Number of destination operands rename has renamed
system.switch_cpus4.rename.RenameLookups    647035019                       # Number of register rename lookups that rename has made
system.switch_cpus4.rename.int_rename_lookups    647035019                       # Number of integer rename lookups
system.switch_cpus4.rename.CommittedMaps    164911318                       # Number of HB maps that are committed
system.switch_cpus4.rename.UndoneMaps        28219701                       # Number of HB maps that are undone due to squashing
system.switch_cpus4.rename.serializingInsts        36346                       # count of serializing insts renamed
system.switch_cpus4.rename.tempSerializingInsts        20251                       # count of temporary serializing insts renamed
system.switch_cpus4.rename.skidInsts          2242229                       # count of insts added to the skid buffer
system.switch_cpus4.memDep0.insertedLoads     13265616                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus4.memDep0.insertedStores      7231848                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus4.memDep0.conflictingLoads       190721                       # Number of conflicting loads.
system.switch_cpus4.memDep0.conflictingStores      1605192                       # Number of conflicting stores.
system.switch_cpus4.iq.iqInstsAdded         138753548                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus4.iq.iqNonSpecInstsAdded        36430                       # Number of non-speculative instructions added to the IQ
system.switch_cpus4.iq.iqInstsIssued        131133865                       # Number of instructions issued
system.switch_cpus4.iq.iqSquashedInstsIssued       185249                       # Number of squashed instructions issued
system.switch_cpus4.iq.iqSquashedInstsExamined     17342251                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus4.iq.iqSquashedOperandsExamined     40069999                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus4.iq.iqSquashedNonSpecRemoved         4040                       # Number of squashed non-spec instructions that were removed
system.switch_cpus4.iq.issued_per_cycle::samples    230226699                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::mean     0.569586                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::stdev     1.260409                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::0    174975649     76.00%     76.00% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::1     22220547      9.65%     85.65% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::2     11940900      5.19%     90.84% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::3      8267883      3.59%     94.43% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::4      7223049      3.14%     97.57% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::5      3695357      1.61%     99.17% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::6       895942      0.39%     99.56% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::7       575740      0.25%     99.81% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::8       431632      0.19%    100.00% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::total    230226699                       # Number of insts issued each cycle
system.switch_cpus4.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IntAlu          34301     12.17%     12.17% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IntMult             0      0.00%     12.17% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IntDiv              0      0.00%     12.17% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatAdd            0      0.00%     12.17% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatCmp            0      0.00%     12.17% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatCvt            0      0.00%     12.17% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatMult            0      0.00%     12.17% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatDiv            0      0.00%     12.17% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatSqrt            0      0.00%     12.17% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdAdd             0      0.00%     12.17% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdAddAcc            0      0.00%     12.17% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdAlu             0      0.00%     12.17% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdCmp             0      0.00%     12.17% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdCvt             0      0.00%     12.17% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdMisc            0      0.00%     12.17% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdMult            0      0.00%     12.17% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdMultAcc            0      0.00%     12.17% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdShift            0      0.00%     12.17% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdShiftAcc            0      0.00%     12.17% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdSqrt            0      0.00%     12.17% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatAdd            0      0.00%     12.17% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatAlu            0      0.00%     12.17% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatCmp            0      0.00%     12.17% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatCvt            0      0.00%     12.17% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatDiv            0      0.00%     12.17% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatMisc            0      0.00%     12.17% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatMult            0      0.00%     12.17% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatMultAcc            0      0.00%     12.17% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatSqrt            0      0.00%     12.17% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::MemRead        120525     42.76%     54.93% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::MemWrite       127045     45.07%    100.00% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus4.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IntAlu    109757612     83.70%     83.70% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IntMult      2051470      1.56%     85.26% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IntDiv            0      0.00%     85.26% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatAdd            0      0.00%     85.26% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatCmp            0      0.00%     85.26% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatCvt            0      0.00%     85.26% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatMult            0      0.00%     85.26% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatDiv            0      0.00%     85.26% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatSqrt            0      0.00%     85.26% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdAdd            0      0.00%     85.26% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdAddAcc            0      0.00%     85.26% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdAlu            0      0.00%     85.26% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdCmp            0      0.00%     85.26% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdCvt            0      0.00%     85.26% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdMisc            0      0.00%     85.26% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdMult            0      0.00%     85.26% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdMultAcc            0      0.00%     85.26% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdShift            0      0.00%     85.26% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.26% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdSqrt            0      0.00%     85.26% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.26% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.26% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.26% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.26% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.26% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatMisc        16060      0.01%     85.28% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatMult            0      0.00%     85.28% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.28% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.28% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::MemRead     12129380      9.25%     94.53% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::MemWrite      7179343      5.47%    100.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::total     131133865                       # Type of FU issued
system.switch_cpus4.iq.rate                  0.515027                       # Inst issue rate
system.switch_cpus4.iq.fu_busy_cnt             281871                       # FU busy when requested
system.switch_cpus4.iq.fu_busy_rate          0.002149                       # FU busy rate (busy events/executed inst)
system.switch_cpus4.iq.int_inst_queue_reads    492961549                       # Number of integer instruction queue reads
system.switch_cpus4.iq.int_inst_queue_writes    156133469                       # Number of integer instruction queue writes
system.switch_cpus4.iq.int_inst_queue_wakeup_accesses    128951387                       # Number of integer instruction queue wakeup accesses
system.switch_cpus4.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus4.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus4.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus4.iq.int_alu_accesses     131415736                       # Number of integer alu accesses
system.switch_cpus4.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus4.iew.lsq.thread0.forwLoads       331052                       # Number of loads that had data forwarded from stores
system.switch_cpus4.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus4.iew.lsq.thread0.squashedLoads      2338139                       # Number of loads squashed
system.switch_cpus4.iew.lsq.thread0.ignoredResponses          823                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus4.iew.lsq.thread0.memOrderViolation         1242                       # Number of memory ordering violations
system.switch_cpus4.iew.lsq.thread0.squashedStores       161386                       # Number of stores squashed
system.switch_cpus4.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus4.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus4.iew.lsq.thread0.rescheduledLoads         8034                       # Number of loads that were rescheduled
system.switch_cpus4.iew.lsq.thread0.cacheBlocked         1439                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus4.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus4.iew.iewSquashCycles       3563652                       # Number of cycles IEW is squashing
system.switch_cpus4.iew.iewBlockCycles        3762045                       # Number of cycles IEW is blocking
system.switch_cpus4.iew.iewUnblockCycles       143922                       # Number of cycles IEW is unblocking
system.switch_cpus4.iew.iewDispatchedInsts    138790105                       # Number of instructions dispatched to IQ
system.switch_cpus4.iew.iewDispSquashedInsts        60677                       # Number of squashed instructions skipped by dispatch
system.switch_cpus4.iew.iewDispLoadInsts     13265616                       # Number of dispatched load instructions
system.switch_cpus4.iew.iewDispStoreInsts      7231848                       # Number of dispatched store instructions
system.switch_cpus4.iew.iewDispNonSpecInsts        20253                       # Number of dispatched non-speculative instructions
system.switch_cpus4.iew.iewIQFullEvents        101277                       # Number of times the IQ has become full, causing a stall
system.switch_cpus4.iew.iewLSQFullEvents            3                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus4.iew.memOrderViolationEvents         1242                       # Number of memory order violations
system.switch_cpus4.iew.predictedTakenIncorrect      1138043                       # Number of branches that were predicted taken incorrectly
system.switch_cpus4.iew.predictedNotTakenIncorrect      1102003                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus4.iew.branchMispredicts      2240046                       # Number of branch mispredicts detected at execute
system.switch_cpus4.iew.iewExecutedInsts    129196719                       # Number of executed instructions
system.switch_cpus4.iew.iewExecLoadInsts     11389647                       # Number of load instructions executed
system.switch_cpus4.iew.iewExecSquashedInsts      1937146                       # Number of squashed instructions skipped in execute
system.switch_cpus4.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus4.iew.exec_nop                  127                       # number of nop insts executed
system.switch_cpus4.iew.exec_refs            18567422                       # number of memory reference insts executed
system.switch_cpus4.iew.exec_branches        18077649                       # Number of branches executed
system.switch_cpus4.iew.exec_stores           7177775                       # Number of stores executed
system.switch_cpus4.iew.exec_rate            0.507419                       # Inst execution rate
system.switch_cpus4.iew.wb_sent             128953246                       # cumulative count of insts sent to commit
system.switch_cpus4.iew.wb_count            128951387                       # cumulative count of insts written-back
system.switch_cpus4.iew.wb_producers         76641810                       # num instructions producing a value
system.switch_cpus4.iew.wb_consumers        200725076                       # num instructions consuming a value
system.switch_cpus4.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus4.iew.wb_rate              0.506455                       # insts written-back per cycle
system.switch_cpus4.iew.wb_fanout            0.381825                       # average fanout of values written-back
system.switch_cpus4.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus4.commit.commitCommittedInsts     96841238                       # The number of committed instructions
system.switch_cpus4.commit.commitCommittedOps    118812525                       # The number of committed instructions
system.switch_cpus4.commit.commitSquashedInsts     19978802                       # The number of squashed insts skipped by commit
system.switch_cpus4.commit.commitNonSpecStalls        32390                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus4.commit.branchMispredicts      1973648                       # The number of times a branch was mispredicted
system.switch_cpus4.commit.committed_per_cycle::samples    226663047                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::mean     0.524181                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::stdev     1.342386                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::0    178125080     78.59%     78.59% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::1     22507706      9.93%     88.52% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::2      9434679      4.16%     92.68% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::3      5670409      2.50%     95.18% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::4      3920326      1.73%     96.91% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::5      2536547      1.12%     98.03% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::6      1314478      0.58%     98.61% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::7      1057249      0.47%     99.08% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::8      2096573      0.92%    100.00% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::total    226663047                       # Number of insts commited each cycle
system.switch_cpus4.commit.committedInsts     96841238                       # Number of instructions committed
system.switch_cpus4.commit.committedOps     118812525                       # Number of ops (including micro ops) committed
system.switch_cpus4.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus4.commit.refs              17997939                       # Number of memory references committed
system.switch_cpus4.commit.loads             10927477                       # Number of loads committed
system.switch_cpus4.commit.membars              16160                       # Number of memory barriers committed
system.switch_cpus4.commit.branches          17004051                       # Number of branches committed
system.switch_cpus4.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus4.commit.int_insts        107114376                       # Number of committed integer instructions.
system.switch_cpus4.commit.function_calls      2417282                       # Number of function calls committed.
system.switch_cpus4.commit.bw_lim_events      2096573                       # number cycles where commit BW limit reached
system.switch_cpus4.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus4.rob.rob_reads           363357151                       # The number of ROB reads
system.switch_cpus4.rob.rob_writes          281146380                       # The number of ROB writes
system.switch_cpus4.timesIdled                2931753                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus4.idleCycles               24388775                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus4.committedInsts           96841238                       # Number of Instructions Simulated
system.switch_cpus4.committedOps            118812525                       # Number of Ops (including micro ops) Simulated
system.switch_cpus4.committedInsts_total     96841238                       # Number of Instructions Simulated
system.switch_cpus4.cpi                      2.629205                       # CPI: Cycles Per Instruction
system.switch_cpus4.cpi_total                2.629205                       # CPI: Total CPI of All Threads
system.switch_cpus4.ipc                      0.380343                       # IPC: Instructions Per Cycle
system.switch_cpus4.ipc_total                0.380343                       # IPC: Total IPC of All Threads
system.switch_cpus4.int_regfile_reads       582800200                       # number of integer regfile reads
system.switch_cpus4.int_regfile_writes      178973295                       # number of integer regfile writes
system.switch_cpus4.misc_regfile_reads      129782561                       # number of misc regfile reads
system.switch_cpus4.misc_regfile_writes         32360                       # number of misc regfile writes
system.switch_cpus5.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus5.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus5.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus5.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus5.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus5.dtb.write_misses                0                       # DTB write misses
system.switch_cpus5.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus5.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus5.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus5.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus5.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus5.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus5.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus5.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus5.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus5.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus5.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus5.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus5.dtb.hits                        0                       # DTB hits
system.switch_cpus5.dtb.misses                      0                       # DTB misses
system.switch_cpus5.dtb.accesses                    0                       # DTB accesses
system.switch_cpus5.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus5.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus5.itb.read_hits                   0                       # DTB read hits
system.switch_cpus5.itb.read_misses                 0                       # DTB read misses
system.switch_cpus5.itb.write_hits                  0                       # DTB write hits
system.switch_cpus5.itb.write_misses                0                       # DTB write misses
system.switch_cpus5.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus5.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus5.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus5.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus5.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus5.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus5.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus5.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus5.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus5.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus5.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus5.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus5.itb.hits                        0                       # DTB hits
system.switch_cpus5.itb.misses                      0                       # DTB misses
system.switch_cpus5.itb.accesses                    0                       # DTB accesses
system.cpu5.workload.num_syscalls                  53                       # Number of system calls
system.switch_cpus5.numCycles               254615474                       # number of cpu cycles simulated
system.switch_cpus5.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus5.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus5.BPredUnit.lookups        20661916                       # Number of BP lookups
system.switch_cpus5.BPredUnit.condPredicted     16905425                       # Number of conditional branches predicted
system.switch_cpus5.BPredUnit.condIncorrect      2023618                       # Number of conditional branches incorrect
system.switch_cpus5.BPredUnit.BTBLookups      8690592                       # Number of BTB lookups
system.switch_cpus5.BPredUnit.BTBHits         8147147                       # Number of BTB hits
system.switch_cpus5.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus5.BPredUnit.usedRAS         2138396                       # Number of times the RAS was used to get a target.
system.switch_cpus5.BPredUnit.RASInCorrect        92337                       # Number of incorrect RAS predictions.
system.switch_cpus5.fetch.icacheStallCycles    199272437                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus5.fetch.Insts             115485100                       # Number of instructions fetch has processed
system.switch_cpus5.fetch.Branches           20661916                       # Number of branches that fetch encountered
system.switch_cpus5.fetch.predictedBranches     10285543                       # Number of branches that fetch has predicted taken
system.switch_cpus5.fetch.Cycles             24121373                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus5.fetch.SquashCycles        5497782                       # Number of cycles fetch has spent squashing
system.switch_cpus5.fetch.BlockedCycles       5437048                       # Number of cycles fetch has spent blocked
system.switch_cpus5.fetch.CacheLines         12189543                       # Number of cache lines fetched
system.switch_cpus5.fetch.IcacheSquashes      2024801                       # Number of outstanding Icache misses that were squashed
system.switch_cpus5.fetch.rateDist::samples    232278760                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::mean     0.610664                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::stdev     1.951436                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::0       208157387     89.62%     89.62% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::1         1126952      0.49%     90.10% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::2         1787183      0.77%     90.87% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::3         2422349      1.04%     91.91% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::4         2491165      1.07%     92.99% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::5         2106969      0.91%     93.89% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::6         1181222      0.51%     94.40% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::7         1755174      0.76%     95.16% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::8        11250359      4.84%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::total    232278760                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.branchRate         0.081149                       # Number of branch fetches per cycle
system.switch_cpus5.fetch.rate               0.453567                       # Number of inst fetches per cycle
system.switch_cpus5.decode.IdleCycles       197225990                       # Number of cycles decode is idle
system.switch_cpus5.decode.BlockedCycles      7501043                       # Number of cycles decode is blocked
system.switch_cpus5.decode.RunCycles         24076746                       # Number of cycles decode is running
system.switch_cpus5.decode.UnblockCycles        27448                       # Number of cycles decode is unblocking
system.switch_cpus5.decode.SquashCycles       3447528                       # Number of cycles decode is squashing
system.switch_cpus5.decode.BranchResolved      3401062                       # Number of times decode resolved a branch
system.switch_cpus5.decode.BranchMispred          375                       # Number of times decode detected a branch misprediction
system.switch_cpus5.decode.DecodedInsts     141733858                       # Number of instructions handled by decode
system.switch_cpus5.decode.SquashedInsts         1954                       # Number of squashed instructions handled by decode
system.switch_cpus5.rename.SquashCycles       3447528                       # Number of cycles rename is squashing
system.switch_cpus5.rename.IdleCycles       197765370                       # Number of cycles rename is idle
system.switch_cpus5.rename.BlockCycles        1468167                       # Number of cycles rename is blocking
system.switch_cpus5.rename.serializeStallCycles      4780821                       # count of cycles rename stalled for serializing inst
system.switch_cpus5.rename.RunCycles         23571015                       # Number of cycles rename is running
system.switch_cpus5.rename.UnblockCycles      1245854                       # Number of cycles rename is unblocking
system.switch_cpus5.rename.RenamedInsts     141682170                       # Number of instructions processed by rename
system.switch_cpus5.rename.ROBFullEvents          175                       # Number of times rename has blocked due to ROB full
system.switch_cpus5.rename.IQFullEvents        183172                       # Number of times rename has blocked due to IQ full
system.switch_cpus5.rename.LSQFullEvents       535777                       # Number of times rename has blocked due to LSQ full
system.switch_cpus5.rename.RenamedOperands    197717613                       # Number of destination operands rename has renamed
system.switch_cpus5.rename.RenameLookups    659089295                       # Number of register rename lookups that rename has made
system.switch_cpus5.rename.int_rename_lookups    659089295                       # Number of integer rename lookups
system.switch_cpus5.rename.CommittedMaps    171714862                       # Number of HB maps that are committed
system.switch_cpus5.rename.UndoneMaps        26002751                       # Number of HB maps that are undone due to squashing
system.switch_cpus5.rename.serializingInsts        35613                       # count of serializing insts renamed
system.switch_cpus5.rename.tempSerializingInsts        18732                       # count of temporary serializing insts renamed
system.switch_cpus5.rename.skidInsts          3696297                       # count of insts added to the skid buffer
system.switch_cpus5.memDep0.insertedLoads     13273484                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus5.memDep0.insertedStores      7190958                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus5.memDep0.conflictingLoads        84726                       # Number of conflicting loads.
system.switch_cpus5.memDep0.conflictingStores      1691941                       # Number of conflicting stores.
system.switch_cpus5.iq.iqInstsAdded         141517799                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus5.iq.iqNonSpecInstsAdded        35737                       # Number of non-speculative instructions added to the IQ
system.switch_cpus5.iq.iqInstsIssued        134533095                       # Number of instructions issued
system.switch_cpus5.iq.iqSquashedInstsIssued        18401                       # Number of squashed instructions issued
system.switch_cpus5.iq.iqSquashedInstsExamined     15424757                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus5.iq.iqSquashedOperandsExamined     36739804                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus5.iq.iqSquashedNonSpecRemoved         1696                       # Number of squashed non-spec instructions that were removed
system.switch_cpus5.iq.issued_per_cycle::samples    232278760                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::mean     0.579188                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::stdev     1.270441                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::0    175340103     75.49%     75.49% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::1     23421560     10.08%     85.57% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::2     11865909      5.11%     90.68% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::3      8938810      3.85%     94.53% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::4      7026238      3.02%     97.55% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::5      2839625      1.22%     98.77% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::6      1789555      0.77%     99.54% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::7       932800      0.40%     99.95% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::8       124160      0.05%    100.00% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::total    232278760                       # Number of insts issued each cycle
system.switch_cpus5.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IntAlu          25253     11.29%     11.29% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IntMult             0      0.00%     11.29% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IntDiv              0      0.00%     11.29% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatAdd            0      0.00%     11.29% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatCmp            0      0.00%     11.29% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatCvt            0      0.00%     11.29% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatMult            0      0.00%     11.29% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatDiv            0      0.00%     11.29% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatSqrt            0      0.00%     11.29% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdAdd             0      0.00%     11.29% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdAddAcc            0      0.00%     11.29% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdAlu             0      0.00%     11.29% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdCmp             0      0.00%     11.29% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdCvt             0      0.00%     11.29% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdMisc            0      0.00%     11.29% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdMult            0      0.00%     11.29% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdMultAcc            0      0.00%     11.29% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdShift            0      0.00%     11.29% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdShiftAcc            0      0.00%     11.29% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdSqrt            0      0.00%     11.29% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatAdd            0      0.00%     11.29% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatAlu            0      0.00%     11.29% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatCmp            0      0.00%     11.29% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatCvt            0      0.00%     11.29% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatDiv            0      0.00%     11.29% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatMisc            0      0.00%     11.29% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatMult            0      0.00%     11.29% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatMultAcc            0      0.00%     11.29% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatSqrt            0      0.00%     11.29% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::MemRead         81945     36.65%     47.95% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::MemWrite       116382     52.05%    100.00% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus5.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IntAlu    113151674     84.11%     84.11% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IntMult      2003515      1.49%     85.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IntDiv            0      0.00%     85.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatAdd            0      0.00%     85.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatCmp            0      0.00%     85.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatCvt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatMult            0      0.00%     85.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatDiv            0      0.00%     85.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatSqrt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdAdd            0      0.00%     85.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdAddAcc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdAlu            0      0.00%     85.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdCmp            0      0.00%     85.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdCvt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdMisc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdMult            0      0.00%     85.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdMultAcc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdShift            0      0.00%     85.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdSqrt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatMisc        16878      0.01%     85.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatMult            0      0.00%     85.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::MemRead     12192857      9.06%     94.67% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::MemWrite      7168171      5.33%    100.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::total     134533095                       # Type of FU issued
system.switch_cpus5.iq.rate                  0.528378                       # Inst issue rate
system.switch_cpus5.iq.fu_busy_cnt             223580                       # FU busy when requested
system.switch_cpus5.iq.fu_busy_rate          0.001662                       # FU busy rate (busy events/executed inst)
system.switch_cpus5.iq.int_inst_queue_reads    501586931                       # Number of integer instruction queue reads
system.switch_cpus5.iq.int_inst_queue_writes    156978833                       # Number of integer instruction queue writes
system.switch_cpus5.iq.int_inst_queue_wakeup_accesses    132513169                       # Number of integer instruction queue wakeup accesses
system.switch_cpus5.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus5.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus5.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus5.iq.int_alu_accesses     134756675                       # Number of integer alu accesses
system.switch_cpus5.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus5.iew.lsq.thread0.forwLoads       273666                       # Number of loads that had data forwarded from stores
system.switch_cpus5.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus5.iew.lsq.thread0.squashedLoads      2118247                       # Number of loads squashed
system.switch_cpus5.iew.lsq.thread0.ignoredResponses          123                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus5.iew.lsq.thread0.memOrderViolation          541                       # Number of memory ordering violations
system.switch_cpus5.iew.lsq.thread0.squashedStores        94400                       # Number of stores squashed
system.switch_cpus5.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus5.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus5.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus5.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus5.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus5.iew.iewSquashCycles       3447528                       # Number of cycles IEW is squashing
system.switch_cpus5.iew.iewBlockCycles        1168625                       # Number of cycles IEW is blocking
system.switch_cpus5.iew.iewUnblockCycles       121351                       # Number of cycles IEW is unblocking
system.switch_cpus5.iew.iewDispatchedInsts    141553678                       # Number of instructions dispatched to IQ
system.switch_cpus5.iew.iewDispSquashedInsts        25694                       # Number of squashed instructions skipped by dispatch
system.switch_cpus5.iew.iewDispLoadInsts     13273484                       # Number of dispatched load instructions
system.switch_cpus5.iew.iewDispStoreInsts      7190958                       # Number of dispatched store instructions
system.switch_cpus5.iew.iewDispNonSpecInsts        18735                       # Number of dispatched non-speculative instructions
system.switch_cpus5.iew.iewIQFullEvents        102346                       # Number of times the IQ has become full, causing a stall
system.switch_cpus5.iew.iewLSQFullEvents            1                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus5.iew.memOrderViolationEvents          541                       # Number of memory order violations
system.switch_cpus5.iew.predictedTakenIncorrect      1181073                       # Number of branches that were predicted taken incorrectly
system.switch_cpus5.iew.predictedNotTakenIncorrect      1131470                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus5.iew.branchMispredicts      2312543                       # Number of branch mispredicts detected at execute
system.switch_cpus5.iew.iewExecutedInsts    132673370                       # Number of executed instructions
system.switch_cpus5.iew.iewExecLoadInsts     11474805                       # Number of load instructions executed
system.switch_cpus5.iew.iewExecSquashedInsts      1859725                       # Number of squashed instructions skipped in execute
system.switch_cpus5.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus5.iew.exec_nop                  142                       # number of nop insts executed
system.switch_cpus5.iew.exec_refs            18642693                       # number of memory reference insts executed
system.switch_cpus5.iew.exec_branches        18860227                       # Number of branches executed
system.switch_cpus5.iew.exec_stores           7167888                       # Number of stores executed
system.switch_cpus5.iew.exec_rate            0.521073                       # Inst execution rate
system.switch_cpus5.iew.wb_sent             132513417                       # cumulative count of insts sent to commit
system.switch_cpus5.iew.wb_count            132513169                       # cumulative count of insts written-back
system.switch_cpus5.iew.wb_producers         76066667                       # num instructions producing a value
system.switch_cpus5.iew.wb_consumers        204948367                       # num instructions consuming a value
system.switch_cpus5.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus5.iew.wb_rate              0.520444                       # insts written-back per cycle
system.switch_cpus5.iew.wb_fanout            0.371150                       # average fanout of values written-back
system.switch_cpus5.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus5.commit.commitCommittedInsts    100098598                       # The number of committed instructions
system.switch_cpus5.commit.commitCommittedOps    123170248                       # The number of committed instructions
system.switch_cpus5.commit.commitSquashedInsts     18383443                       # The number of squashed insts skipped by commit
system.switch_cpus5.commit.commitNonSpecStalls        34041                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus5.commit.branchMispredicts      2049144                       # The number of times a branch was mispredicted
system.switch_cpus5.commit.committed_per_cycle::samples    228831232                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::mean     0.538258                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::stdev     1.386893                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::0    178310508     77.92%     77.92% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::1     25034042     10.94%     88.86% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::2      9464697      4.14%     93.00% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::3      4508944      1.97%     94.97% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::4      3799401      1.66%     96.63% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::5      2182467      0.95%     97.58% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::6      1908840      0.83%     98.42% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::7       861663      0.38%     98.79% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::8      2760670      1.21%    100.00% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::total    228831232                       # Number of insts commited each cycle
system.switch_cpus5.commit.committedInsts    100098598                       # Number of instructions committed
system.switch_cpus5.commit.committedOps     123170248                       # Number of ops (including micro ops) committed
system.switch_cpus5.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus5.commit.refs              18251795                       # Number of memory references committed
system.switch_cpus5.commit.loads             11155237                       # Number of loads committed
system.switch_cpus5.commit.membars              16982                       # Number of memory barriers committed
system.switch_cpus5.commit.branches          17761384                       # Number of branches committed
system.switch_cpus5.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus5.commit.int_insts        110974851                       # Number of committed integer instructions.
system.switch_cpus5.commit.function_calls      2536326                       # Number of function calls committed.
system.switch_cpus5.commit.bw_lim_events      2760670                       # number cycles where commit BW limit reached
system.switch_cpus5.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus5.rob.rob_reads           367623564                       # The number of ROB reads
system.switch_cpus5.rob.rob_writes          286554966                       # The number of ROB writes
system.switch_cpus5.timesIdled                3020784                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus5.idleCycles               22336714                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus5.committedInsts          100098598                       # Number of Instructions Simulated
system.switch_cpus5.committedOps            123170248                       # Number of Ops (including micro ops) Simulated
system.switch_cpus5.committedInsts_total    100098598                       # Number of Instructions Simulated
system.switch_cpus5.cpi                      2.543647                       # CPI: Cycles Per Instruction
system.switch_cpus5.cpi_total                2.543647                       # CPI: Total CPI of All Threads
system.switch_cpus5.ipc                      0.393136                       # IPC: Instructions Per Cycle
system.switch_cpus5.ipc_total                0.393136                       # IPC: Total IPC of All Threads
system.switch_cpus5.int_regfile_reads       597156932                       # number of integer regfile reads
system.switch_cpus5.int_regfile_writes      184591159                       # number of integer regfile writes
system.switch_cpus5.misc_regfile_reads      131389528                       # number of misc regfile reads
system.switch_cpus5.misc_regfile_writes         34012                       # number of misc regfile writes
system.switch_cpus6.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus6.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus6.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus6.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus6.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus6.dtb.write_misses                0                       # DTB write misses
system.switch_cpus6.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus6.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus6.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus6.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus6.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus6.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus6.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus6.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus6.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus6.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus6.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus6.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus6.dtb.hits                        0                       # DTB hits
system.switch_cpus6.dtb.misses                      0                       # DTB misses
system.switch_cpus6.dtb.accesses                    0                       # DTB accesses
system.switch_cpus6.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus6.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus6.itb.read_hits                   0                       # DTB read hits
system.switch_cpus6.itb.read_misses                 0                       # DTB read misses
system.switch_cpus6.itb.write_hits                  0                       # DTB write hits
system.switch_cpus6.itb.write_misses                0                       # DTB write misses
system.switch_cpus6.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus6.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus6.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus6.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus6.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus6.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus6.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus6.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus6.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus6.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus6.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus6.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus6.itb.hits                        0                       # DTB hits
system.switch_cpus6.itb.misses                      0                       # DTB misses
system.switch_cpus6.itb.accesses                    0                       # DTB accesses
system.cpu6.workload.num_syscalls                  55                       # Number of system calls
system.switch_cpus6.numCycles               254615474                       # number of cpu cycles simulated
system.switch_cpus6.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus6.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus6.BPredUnit.lookups        22806017                       # Number of BP lookups
system.switch_cpus6.BPredUnit.condPredicted     18987958                       # Number of conditional branches predicted
system.switch_cpus6.BPredUnit.condIncorrect      2074161                       # Number of conditional branches incorrect
system.switch_cpus6.BPredUnit.BTBLookups      8949327                       # Number of BTB lookups
system.switch_cpus6.BPredUnit.BTBHits         8357970                       # Number of BTB hits
system.switch_cpus6.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus6.BPredUnit.usedRAS         2456554                       # Number of times the RAS was used to get a target.
system.switch_cpus6.BPredUnit.RASInCorrect        96781                       # Number of incorrect RAS predictions.
system.switch_cpus6.fetch.icacheStallCycles    198584972                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus6.fetch.Insts             125143458                       # Number of instructions fetch has processed
system.switch_cpus6.fetch.Branches           22806017                       # Number of branches that fetch encountered
system.switch_cpus6.fetch.predictedBranches     10814524                       # Number of branches that fetch has predicted taken
system.switch_cpus6.fetch.Cycles             26088164                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus6.fetch.SquashCycles        5760551                       # Number of cycles fetch has spent squashing
system.switch_cpus6.fetch.BlockedCycles       9868435                       # Number of cycles fetch has spent blocked
system.switch_cpus6.fetch.CacheLines         12328625                       # Number of cache lines fetched
system.switch_cpus6.fetch.IcacheSquashes      1981861                       # Number of outstanding Icache misses that were squashed
system.switch_cpus6.fetch.rateDist::samples    238209232                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::mean     0.645522                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::stdev     2.016905                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::0       212121068     89.05%     89.05% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::1         1599789      0.67%     89.72% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::2         2019705      0.85%     90.57% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::3         3217634      1.35%     91.92% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::4         1342575      0.56%     92.48% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::5         1730543      0.73%     93.21% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::6         2022056      0.85%     94.06% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::7          925140      0.39%     94.45% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::8        13230722      5.55%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::total    238209232                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.branchRate         0.089570                       # Number of branch fetches per cycle
system.switch_cpus6.fetch.rate               0.491500                       # Number of inst fetches per cycle
system.switch_cpus6.decode.IdleCycles       197420370                       # Number of cycles decode is idle
system.switch_cpus6.decode.BlockedCycles     11145402                       # Number of cycles decode is blocked
system.switch_cpus6.decode.RunCycles         25964236                       # Number of cycles decode is running
system.switch_cpus6.decode.UnblockCycles        11998                       # Number of cycles decode is unblocking
system.switch_cpus6.decode.SquashCycles       3667219                       # Number of cycles decode is squashing
system.switch_cpus6.decode.BranchResolved      3470918                       # Number of times decode resolved a branch
system.switch_cpus6.decode.BranchMispred          442                       # Number of times decode detected a branch misprediction
system.switch_cpus6.decode.DecodedInsts     152941068                       # Number of instructions handled by decode
system.switch_cpus6.decode.SquashedInsts         2445                       # Number of squashed instructions handled by decode
system.switch_cpus6.rename.SquashCycles       3667219                       # Number of cycles rename is squashing
system.switch_cpus6.rename.IdleCycles       197619791                       # Number of cycles rename is idle
system.switch_cpus6.rename.BlockCycles         634750                       # Number of cycles rename is blocking
system.switch_cpus6.rename.serializeStallCycles      9956617                       # count of cycles rename stalled for serializing inst
system.switch_cpus6.rename.RunCycles         25777132                       # Number of cycles rename is running
system.switch_cpus6.rename.UnblockCycles       553717                       # Number of cycles rename is unblocking
system.switch_cpus6.rename.RenamedInsts     151995807                       # Number of instructions processed by rename
system.switch_cpus6.rename.ROBFullEvents          142                       # Number of times rename has blocked due to ROB full
system.switch_cpus6.rename.IQFullEvents         80056                       # Number of times rename has blocked due to IQ full
system.switch_cpus6.rename.LSQFullEvents       386793                       # Number of times rename has blocked due to LSQ full
system.switch_cpus6.rename.RenamedOperands    212322987                       # Number of destination operands rename has renamed
system.switch_cpus6.rename.RenameLookups    706875028                       # Number of register rename lookups that rename has made
system.switch_cpus6.rename.int_rename_lookups    706875028                       # Number of integer rename lookups
system.switch_cpus6.rename.CommittedMaps    177812716                       # Number of HB maps that are committed
system.switch_cpus6.rename.UndoneMaps        34510238                       # Number of HB maps that are undone due to squashing
system.switch_cpus6.rename.serializingInsts        37582                       # count of serializing insts renamed
system.switch_cpus6.rename.tempSerializingInsts        19946                       # count of temporary serializing insts renamed
system.switch_cpus6.rename.skidInsts          1949544                       # count of insts added to the skid buffer
system.switch_cpus6.memDep0.insertedLoads     14212846                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus6.memDep0.insertedStores      7441734                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus6.memDep0.conflictingLoads        82550                       # Number of conflicting loads.
system.switch_cpus6.memDep0.conflictingStores      1683586                       # Number of conflicting stores.
system.switch_cpus6.iq.iqInstsAdded         148416984                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus6.iq.iqNonSpecInstsAdded        37715                       # Number of non-speculative instructions added to the IQ
system.switch_cpus6.iq.iqInstsIssued        142445650                       # Number of instructions issued
system.switch_cpus6.iq.iqSquashedInstsIssued       142051                       # Number of squashed instructions issued
system.switch_cpus6.iq.iqSquashedInstsExamined     17902862                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus6.iq.iqSquashedOperandsExamined     36372961                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus6.iq.iqSquashedNonSpecRemoved         2147                       # Number of squashed non-spec instructions that were removed
system.switch_cpus6.iq.issued_per_cycle::samples    238209232                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::mean     0.597985                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::stdev     1.319873                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::0    177842568     74.66%     74.66% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::1     27543610     11.56%     86.22% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::2     11251749      4.72%     90.94% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::3      6304340      2.65%     93.59% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::4      8548156      3.59%     97.18% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::5      2630460      1.10%     98.28% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::6      2586683      1.09%     99.37% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::7      1392828      0.58%     99.95% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::8       108838      0.05%    100.00% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::total    238209232                       # Number of insts issued each cycle
system.switch_cpus6.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IntAlu         982202     79.16%     79.16% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IntMult             0      0.00%     79.16% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IntDiv              0      0.00%     79.16% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatAdd            0      0.00%     79.16% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatCmp            0      0.00%     79.16% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatCvt            0      0.00%     79.16% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatMult            0      0.00%     79.16% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatDiv            0      0.00%     79.16% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatSqrt            0      0.00%     79.16% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdAdd             0      0.00%     79.16% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdAddAcc            0      0.00%     79.16% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdAlu             0      0.00%     79.16% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdCmp             0      0.00%     79.16% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdCvt             0      0.00%     79.16% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdMisc            0      0.00%     79.16% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdMult            0      0.00%     79.16% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdMultAcc            0      0.00%     79.16% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdShift            0      0.00%     79.16% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdShiftAcc            0      0.00%     79.16% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdSqrt            0      0.00%     79.16% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatAdd            0      0.00%     79.16% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatAlu            0      0.00%     79.16% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatCmp            0      0.00%     79.16% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatCvt            0      0.00%     79.16% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatDiv            0      0.00%     79.16% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatMisc            0      0.00%     79.16% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatMult            0      0.00%     79.16% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatMultAcc            0      0.00%     79.16% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatSqrt            0      0.00%     79.16% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::MemRead        131540     10.60%     89.76% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::MemWrite       127017     10.24%    100.00% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus6.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IntAlu    120006326     84.25%     84.25% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IntMult      1948231      1.37%     85.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IntDiv            0      0.00%     85.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatAdd            0      0.00%     85.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatCmp            0      0.00%     85.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatCvt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatMult            0      0.00%     85.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatDiv            0      0.00%     85.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatSqrt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdAdd            0      0.00%     85.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdAddAcc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdAlu            0      0.00%     85.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdCmp            0      0.00%     85.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdCvt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdMisc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdMult            0      0.00%     85.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdMultAcc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdShift            0      0.00%     85.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdSqrt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatMisc        17635      0.01%     85.63% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatMult            0      0.00%     85.63% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.63% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.63% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::MemRead     13055412      9.17%     94.79% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::MemWrite      7418046      5.21%    100.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::total     142445650                       # Type of FU issued
system.switch_cpus6.iq.rate                  0.559454                       # Inst issue rate
system.switch_cpus6.iq.fu_busy_cnt            1240759                       # FU busy when requested
system.switch_cpus6.iq.fu_busy_rate          0.008710                       # FU busy rate (busy events/executed inst)
system.switch_cpus6.iq.int_inst_queue_reads    524483338                       # Number of integer instruction queue reads
system.switch_cpus6.iq.int_inst_queue_writes    166358237                       # Number of integer instruction queue writes
system.switch_cpus6.iq.int_inst_queue_wakeup_accesses    138745783                       # Number of integer instruction queue wakeup accesses
system.switch_cpus6.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus6.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus6.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus6.iq.int_alu_accesses     143686409                       # Number of integer alu accesses
system.switch_cpus6.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus6.iew.lsq.thread0.forwLoads       104249                       # Number of loads that had data forwarded from stores
system.switch_cpus6.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus6.iew.lsq.thread0.squashedLoads      2655746                       # Number of loads squashed
system.switch_cpus6.iew.lsq.thread0.ignoredResponses           67                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus6.iew.lsq.thread0.memOrderViolation          679                       # Number of memory ordering violations
system.switch_cpus6.iew.lsq.thread0.squashedStores        97726                       # Number of stores squashed
system.switch_cpus6.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus6.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus6.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus6.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus6.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus6.iew.iewSquashCycles       3667219                       # Number of cycles IEW is squashing
system.switch_cpus6.iew.iewBlockCycles         483537                       # Number of cycles IEW is blocking
system.switch_cpus6.iew.iewUnblockCycles        61593                       # Number of cycles IEW is unblocking
system.switch_cpus6.iew.iewDispatchedInsts    148454702                       # Number of instructions dispatched to IQ
system.switch_cpus6.iew.iewDispSquashedInsts       114990                       # Number of squashed instructions skipped by dispatch
system.switch_cpus6.iew.iewDispLoadInsts     14212846                       # Number of dispatched load instructions
system.switch_cpus6.iew.iewDispStoreInsts      7441734                       # Number of dispatched store instructions
system.switch_cpus6.iew.iewDispNonSpecInsts        19947                       # Number of dispatched non-speculative instructions
system.switch_cpus6.iew.iewIQFullEvents         53858                       # Number of times the IQ has become full, causing a stall
system.switch_cpus6.iew.iewLSQFullEvents           62                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus6.iew.memOrderViolationEvents          679                       # Number of memory order violations
system.switch_cpus6.iew.predictedTakenIncorrect      1233020                       # Number of branches that were predicted taken incorrectly
system.switch_cpus6.iew.predictedNotTakenIncorrect      1157136                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus6.iew.branchMispredicts      2390156                       # Number of branch mispredicts detected at execute
system.switch_cpus6.iew.iewExecutedInsts    139970000                       # Number of executed instructions
system.switch_cpus6.iew.iewExecLoadInsts     12841872                       # Number of load instructions executed
system.switch_cpus6.iew.iewExecSquashedInsts      2475646                       # Number of squashed instructions skipped in execute
system.switch_cpus6.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus6.iew.exec_nop                    3                       # number of nop insts executed
system.switch_cpus6.iew.exec_refs            20259477                       # number of memory reference insts executed
system.switch_cpus6.iew.exec_branches        19796857                       # Number of branches executed
system.switch_cpus6.iew.exec_stores           7417605                       # Number of stores executed
system.switch_cpus6.iew.exec_rate            0.549731                       # Inst execution rate
system.switch_cpus6.iew.wb_sent             138746063                       # cumulative count of insts sent to commit
system.switch_cpus6.iew.wb_count            138745783                       # cumulative count of insts written-back
system.switch_cpus6.iew.wb_producers         83127770                       # num instructions producing a value
system.switch_cpus6.iew.wb_consumers        223315075                       # num instructions consuming a value
system.switch_cpus6.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus6.iew.wb_rate              0.544923                       # insts written-back per cycle
system.switch_cpus6.iew.wb_fanout            0.372244                       # average fanout of values written-back
system.switch_cpus6.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus6.commit.commitCommittedInsts    103447994                       # The number of committed instructions
system.switch_cpus6.commit.commitCommittedOps    127472411                       # The number of committed instructions
system.switch_cpus6.commit.commitSquashedInsts     20982829                       # The number of squashed insts skipped by commit
system.switch_cpus6.commit.commitNonSpecStalls        35568                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus6.commit.branchMispredicts      2091966                       # The number of times a branch was mispredicted
system.switch_cpus6.commit.committed_per_cycle::samples    234542013                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::mean     0.543495                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::stdev     1.363469                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::0    180589093     77.00%     77.00% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::1     27340396     11.66%     88.65% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::2      9928244      4.23%     92.89% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::3      4948911      2.11%     95.00% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::4      4524458      1.93%     96.93% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::5      1902202      0.81%     97.74% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::6      1876877      0.80%     98.54% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::7       895966      0.38%     98.92% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::8      2535866      1.08%    100.00% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::total    234542013                       # Number of insts commited each cycle
system.switch_cpus6.commit.committedInsts    103447994                       # Number of instructions committed
system.switch_cpus6.commit.committedOps     127472411                       # Number of ops (including micro ops) committed
system.switch_cpus6.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus6.commit.refs              18901105                       # Number of memory references committed
system.switch_cpus6.commit.loads             11557097                       # Number of loads committed
system.switch_cpus6.commit.membars              17744                       # Number of memory barriers committed
system.switch_cpus6.commit.branches          18477082                       # Number of branches committed
system.switch_cpus6.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus6.commit.int_insts        114766541                       # Number of committed integer instructions.
system.switch_cpus6.commit.function_calls      2632348                       # Number of function calls committed.
system.switch_cpus6.commit.bw_lim_events      2535866                       # number cycles where commit BW limit reached
system.switch_cpus6.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus6.rob.rob_reads           380460672                       # The number of ROB reads
system.switch_cpus6.rob.rob_writes          300577738                       # The number of ROB writes
system.switch_cpus6.timesIdled                3008952                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus6.idleCycles               16406242                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus6.committedInsts          103447994                       # Number of Instructions Simulated
system.switch_cpus6.committedOps            127472411                       # Number of Ops (including micro ops) Simulated
system.switch_cpus6.committedInsts_total    103447994                       # Number of Instructions Simulated
system.switch_cpus6.cpi                      2.461290                       # CPI: Cycles Per Instruction
system.switch_cpus6.cpi_total                2.461290                       # CPI: Total CPI of All Threads
system.switch_cpus6.ipc                      0.406291                       # IPC: Instructions Per Cycle
system.switch_cpus6.ipc_total                0.406291                       # IPC: Total IPC of All Threads
system.switch_cpus6.int_regfile_reads       629833647                       # number of integer regfile reads
system.switch_cpus6.int_regfile_writes      193884198                       # number of integer regfile writes
system.switch_cpus6.misc_regfile_reads      141476979                       # number of misc regfile reads
system.switch_cpus6.misc_regfile_writes         35538                       # number of misc regfile writes
system.switch_cpus7.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus7.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus7.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus7.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus7.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus7.dtb.write_misses                0                       # DTB write misses
system.switch_cpus7.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus7.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus7.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus7.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus7.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus7.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus7.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus7.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus7.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus7.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus7.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus7.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus7.dtb.hits                        0                       # DTB hits
system.switch_cpus7.dtb.misses                      0                       # DTB misses
system.switch_cpus7.dtb.accesses                    0                       # DTB accesses
system.switch_cpus7.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus7.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus7.itb.read_hits                   0                       # DTB read hits
system.switch_cpus7.itb.read_misses                 0                       # DTB read misses
system.switch_cpus7.itb.write_hits                  0                       # DTB write hits
system.switch_cpus7.itb.write_misses                0                       # DTB write misses
system.switch_cpus7.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus7.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus7.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus7.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus7.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus7.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus7.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus7.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus7.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus7.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus7.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus7.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus7.itb.hits                        0                       # DTB hits
system.switch_cpus7.itb.misses                      0                       # DTB misses
system.switch_cpus7.itb.accesses                    0                       # DTB accesses
system.cpu7.workload.num_syscalls                  25                       # Number of system calls
system.switch_cpus7.numCycles               254615474                       # number of cpu cycles simulated
system.switch_cpus7.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus7.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus7.BPredUnit.lookups        18747514                       # Number of BP lookups
system.switch_cpus7.BPredUnit.condPredicted     16733604                       # Number of conditional branches predicted
system.switch_cpus7.BPredUnit.condIncorrect      1495503                       # Number of conditional branches incorrect
system.switch_cpus7.BPredUnit.BTBLookups     12554715                       # Number of BTB lookups
system.switch_cpus7.BPredUnit.BTBHits        12218834                       # Number of BTB hits
system.switch_cpus7.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus7.BPredUnit.usedRAS         1129916                       # Number of times the RAS was used to get a target.
system.switch_cpus7.BPredUnit.RASInCorrect        45553                       # Number of incorrect RAS predictions.
system.switch_cpus7.fetch.icacheStallCycles    198000224                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus7.fetch.Insts             106449007                       # Number of instructions fetch has processed
system.switch_cpus7.fetch.Branches           18747514                       # Number of branches that fetch encountered
system.switch_cpus7.fetch.predictedBranches     13348750                       # Number of branches that fetch has predicted taken
system.switch_cpus7.fetch.Cycles             23738567                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus7.fetch.SquashCycles        4892117                       # Number of cycles fetch has spent squashing
system.switch_cpus7.fetch.BlockedCycles       4627289                       # Number of cycles fetch has spent blocked
system.switch_cpus7.fetch.CacheLines         11980870                       # Number of cache lines fetched
system.switch_cpus7.fetch.IcacheSquashes      1468062                       # Number of outstanding Icache misses that were squashed
system.switch_cpus7.fetch.rateDist::samples    229754272                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::mean     0.519353                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::stdev     1.759702                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::0       206015705     89.67%     89.67% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::1         3612810      1.57%     91.24% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::2         1832059      0.80%     92.04% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::3         3574257      1.56%     93.59% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::4         1152815      0.50%     94.10% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::5         3309200      1.44%     95.54% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::6          523901      0.23%     95.76% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::7          844886      0.37%     96.13% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::8         8888639      3.87%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::total    229754272                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.branchRate         0.073631                       # Number of branch fetches per cycle
system.switch_cpus7.fetch.rate               0.418078                       # Number of inst fetches per cycle
system.switch_cpus7.decode.IdleCycles       196061633                       # Number of cycles decode is idle
system.switch_cpus7.decode.BlockedCycles      6611550                       # Number of cycles decode is blocked
system.switch_cpus7.decode.RunCycles         23691334                       # Number of cycles decode is running
system.switch_cpus7.decode.UnblockCycles        19179                       # Number of cycles decode is unblocking
system.switch_cpus7.decode.SquashCycles       3370575                       # Number of cycles decode is squashing
system.switch_cpus7.decode.BranchResolved      1776956                       # Number of times decode resolved a branch
system.switch_cpus7.decode.BranchMispred        17617                       # Number of times decode detected a branch misprediction
system.switch_cpus7.decode.DecodedInsts     119134052                       # Number of instructions handled by decode
system.switch_cpus7.decode.SquashedInsts        33302                       # Number of squashed instructions handled by decode
system.switch_cpus7.rename.SquashCycles       3370575                       # Number of cycles rename is squashing
system.switch_cpus7.rename.IdleCycles       196282890                       # Number of cycles rename is idle
system.switch_cpus7.rename.BlockCycles        4119237                       # Number of cycles rename is blocking
system.switch_cpus7.rename.serializeStallCycles      1803131                       # count of cycles rename stalled for serializing inst
system.switch_cpus7.rename.RunCycles         23478834                       # Number of cycles rename is running
system.switch_cpus7.rename.UnblockCycles       699598                       # Number of cycles rename is unblocking
system.switch_cpus7.rename.RenamedInsts     118966873                       # Number of instructions processed by rename
system.switch_cpus7.rename.ROBFullEvents          158                       # Number of times rename has blocked due to ROB full
system.switch_cpus7.rename.IQFullEvents         92560                       # Number of times rename has blocked due to IQ full
system.switch_cpus7.rename.LSQFullEvents       536428                       # Number of times rename has blocked due to LSQ full
system.switch_cpus7.rename.RenamedOperands    155984612                       # Number of destination operands rename has renamed
system.switch_cpus7.rename.RenameLookups    539258531                       # Number of register rename lookups that rename has made
system.switch_cpus7.rename.int_rename_lookups    539258531                       # Number of integer rename lookups
system.switch_cpus7.rename.CommittedMaps    126613039                       # Number of HB maps that are committed
system.switch_cpus7.rename.UndoneMaps        29371560                       # Number of HB maps that are undone due to squashing
system.switch_cpus7.rename.serializingInsts        16020                       # count of serializing insts renamed
system.switch_cpus7.rename.tempSerializingInsts         8100                       # count of temporary serializing insts renamed
system.switch_cpus7.rename.skidInsts          1603069                       # count of insts added to the skid buffer
system.switch_cpus7.memDep0.insertedLoads     21405773                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus7.memDep0.insertedStores      3496728                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus7.memDep0.conflictingLoads        23010                       # Number of conflicting loads.
system.switch_cpus7.memDep0.conflictingStores       794566                       # Number of conflicting stores.
system.switch_cpus7.iq.iqInstsAdded         118352467                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus7.iq.iqNonSpecInstsAdded        16077                       # Number of non-speculative instructions added to the IQ
system.switch_cpus7.iq.iqInstsIssued        110858046                       # Number of instructions issued
system.switch_cpus7.iq.iqSquashedInstsIssued        71904                       # Number of squashed instructions issued
system.switch_cpus7.iq.iqSquashedInstsExamined     21252458                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus7.iq.iqSquashedOperandsExamined     43562047                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus7.iq.iqSquashedNonSpecRemoved          100                       # Number of squashed non-spec instructions that were removed
system.switch_cpus7.iq.issued_per_cycle::samples    229754272                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::mean     0.482507                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::stdev     1.095623                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::0    181156898     78.85%     78.85% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::1     15301423      6.66%     85.51% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::2     16267431      7.08%     92.59% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::3      9425640      4.10%     96.69% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::4      4870147      2.12%     98.81% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::5      1221935      0.53%     99.34% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::6      1448978      0.63%     99.97% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::7        33850      0.01%     99.99% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::8        27970      0.01%    100.00% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::total    229754272                       # Number of insts issued each cycle
system.switch_cpus7.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IntAlu         186380     57.38%     57.38% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IntMult             0      0.00%     57.38% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IntDiv              0      0.00%     57.38% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatAdd            0      0.00%     57.38% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatCmp            0      0.00%     57.38% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatCvt            0      0.00%     57.38% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatMult            0      0.00%     57.38% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatDiv            0      0.00%     57.38% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatSqrt            0      0.00%     57.38% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdAdd             0      0.00%     57.38% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdAddAcc            0      0.00%     57.38% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdAlu             0      0.00%     57.38% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdCmp             0      0.00%     57.38% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdCvt             0      0.00%     57.38% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdMisc            0      0.00%     57.38% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdMult            0      0.00%     57.38% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdMultAcc            0      0.00%     57.38% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdShift            0      0.00%     57.38% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdShiftAcc            0      0.00%     57.38% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdSqrt            0      0.00%     57.38% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatAdd            0      0.00%     57.38% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatAlu            0      0.00%     57.38% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatCmp            0      0.00%     57.38% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatCvt            0      0.00%     57.38% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatDiv            0      0.00%     57.38% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatMisc            0      0.00%     57.38% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatMult            0      0.00%     57.38% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatMultAcc            0      0.00%     57.38% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatSqrt            0      0.00%     57.38% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::MemRead         75583     23.27%     80.65% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::MemWrite        62842     19.35%    100.00% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus7.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IntAlu     86968339     78.45%     78.45% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IntMult       872595      0.79%     79.24% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IntDiv            0      0.00%     79.24% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatAdd            0      0.00%     79.24% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatCmp            0      0.00%     79.24% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatCvt            0      0.00%     79.24% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatMult            0      0.00%     79.24% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatDiv            0      0.00%     79.24% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatSqrt            0      0.00%     79.24% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdAdd            0      0.00%     79.24% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdAddAcc            0      0.00%     79.24% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdAlu            0      0.00%     79.24% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdCmp            0      0.00%     79.24% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdCvt            0      0.00%     79.24% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdMisc            0      0.00%     79.24% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdMult            0      0.00%     79.24% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdMultAcc            0      0.00%     79.24% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdShift            0      0.00%     79.24% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdShiftAcc            0      0.00%     79.24% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdSqrt            0      0.00%     79.24% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatAdd            0      0.00%     79.24% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatAlu            0      0.00%     79.24% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatCmp            0      0.00%     79.24% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatCvt            0      0.00%     79.24% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatDiv            0      0.00%     79.24% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatMisc         7922      0.01%     79.24% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatMult            0      0.00%     79.24% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.24% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatSqrt            0      0.00%     79.24% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::MemRead     19541969     17.63%     96.87% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::MemWrite      3467221      3.13%    100.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::total     110858046                       # Type of FU issued
system.switch_cpus7.iq.rate                  0.435394                       # Inst issue rate
system.switch_cpus7.iq.fu_busy_cnt             324805                       # FU busy when requested
system.switch_cpus7.iq.fu_busy_rate          0.002930                       # FU busy rate (busy events/executed inst)
system.switch_cpus7.iq.int_inst_queue_reads    451867070                       # Number of integer instruction queue reads
system.switch_cpus7.iq.int_inst_queue_writes    139621295                       # Number of integer instruction queue writes
system.switch_cpus7.iq.int_inst_queue_wakeup_accesses    108050076                       # Number of integer instruction queue wakeup accesses
system.switch_cpus7.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus7.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus7.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus7.iq.int_alu_accesses     111182851                       # Number of integer alu accesses
system.switch_cpus7.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus7.iew.lsq.thread0.forwLoads        89261                       # Number of loads that had data forwarded from stores
system.switch_cpus7.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus7.iew.lsq.thread0.squashedLoads      4343142                       # Number of loads squashed
system.switch_cpus7.iew.lsq.thread0.ignoredResponses          115                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus7.iew.lsq.thread0.memOrderViolation          297                       # Number of memory ordering violations
system.switch_cpus7.iew.lsq.thread0.squashedStores        79626                       # Number of stores squashed
system.switch_cpus7.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus7.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus7.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus7.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus7.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus7.iew.iewSquashCycles       3370575                       # Number of cycles IEW is squashing
system.switch_cpus7.iew.iewBlockCycles        3304434                       # Number of cycles IEW is blocking
system.switch_cpus7.iew.iewUnblockCycles        85601                       # Number of cycles IEW is unblocking
system.switch_cpus7.iew.iewDispatchedInsts    118368624                       # Number of instructions dispatched to IQ
system.switch_cpus7.iew.iewDispSquashedInsts        15156                       # Number of squashed instructions skipped by dispatch
system.switch_cpus7.iew.iewDispLoadInsts     21405773                       # Number of dispatched load instructions
system.switch_cpus7.iew.iewDispStoreInsts      3496728                       # Number of dispatched store instructions
system.switch_cpus7.iew.iewDispNonSpecInsts         8097                       # Number of dispatched non-speculative instructions
system.switch_cpus7.iew.iewIQFullEvents         39531                       # Number of times the IQ has become full, causing a stall
system.switch_cpus7.iew.iewLSQFullEvents         1795                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus7.iew.memOrderViolationEvents          297                       # Number of memory order violations
system.switch_cpus7.iew.predictedTakenIncorrect      1009724                       # Number of branches that were predicted taken incorrectly
system.switch_cpus7.iew.predictedNotTakenIncorrect       575364                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus7.iew.branchMispredicts      1585088                       # Number of branch mispredicts detected at execute
system.switch_cpus7.iew.iewExecutedInsts    109448710                       # Number of executed instructions
system.switch_cpus7.iew.iewExecLoadInsts     19260405                       # Number of load instructions executed
system.switch_cpus7.iew.iewExecSquashedInsts      1409333                       # Number of squashed instructions skipped in execute
system.switch_cpus7.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus7.iew.exec_nop                   80                       # number of nop insts executed
system.switch_cpus7.iew.exec_refs            22727437                       # number of memory reference insts executed
system.switch_cpus7.iew.exec_branches        16635132                       # Number of branches executed
system.switch_cpus7.iew.exec_stores           3467032                       # Number of stores executed
system.switch_cpus7.iew.exec_rate            0.429859                       # Inst execution rate
system.switch_cpus7.iew.wb_sent             108074023                       # cumulative count of insts sent to commit
system.switch_cpus7.iew.wb_count            108050076                       # cumulative count of insts written-back
system.switch_cpus7.iew.wb_producers         65383086                       # num instructions producing a value
system.switch_cpus7.iew.wb_consumers        142609259                       # num instructions consuming a value
system.switch_cpus7.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus7.iew.wb_rate              0.424366                       # insts written-back per cycle
system.switch_cpus7.iew.wb_fanout            0.458477                       # average fanout of values written-back
system.switch_cpus7.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus7.commit.commitCommittedInsts     86089826                       # The number of committed instructions
system.switch_cpus7.commit.commitCommittedOps     96965411                       # The number of committed instructions
system.switch_cpus7.commit.commitSquashedInsts     21407527                       # The number of squashed insts skipped by commit
system.switch_cpus7.commit.commitNonSpecStalls        15977                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus7.commit.branchMispredicts      1486081                       # The number of times a branch was mispredicted
system.switch_cpus7.commit.committed_per_cycle::samples    226383697                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::mean     0.428323                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::stdev     1.297983                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::0    190260459     84.04%     84.04% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::1     14207208      6.28%     90.32% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::2      9113673      4.03%     94.34% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::3      2869716      1.27%     95.61% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::4      4757448      2.10%     97.71% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::5       929634      0.41%     98.12% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::6       590326      0.26%     98.39% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::7       540073      0.24%     98.62% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::8      3115160      1.38%    100.00% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::total    226383697                       # Number of insts commited each cycle
system.switch_cpus7.commit.committedInsts     86089826                       # Number of instructions committed
system.switch_cpus7.commit.committedOps      96965411                       # Number of ops (including micro ops) committed
system.switch_cpus7.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus7.commit.refs              20479731                       # Number of memory references committed
system.switch_cpus7.commit.loads             17062629                       # Number of loads committed
system.switch_cpus7.commit.membars               7972                       # Number of memory barriers committed
system.switch_cpus7.commit.branches          14873524                       # Number of branches committed
system.switch_cpus7.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus7.commit.int_insts         84751933                       # Number of committed integer instructions.
system.switch_cpus7.commit.function_calls      1216323                       # Number of function calls committed.
system.switch_cpus7.commit.bw_lim_events      3115160                       # number cycles where commit BW limit reached
system.switch_cpus7.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus7.rob.rob_reads           341641150                       # The number of ROB reads
system.switch_cpus7.rob.rob_writes          240119121                       # The number of ROB writes
system.switch_cpus7.timesIdled                4408114                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus7.idleCycles               24861202                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus7.committedInsts           86089826                       # Number of Instructions Simulated
system.switch_cpus7.committedOps             96965411                       # Number of Ops (including micro ops) Simulated
system.switch_cpus7.committedInsts_total     86089826                       # Number of Instructions Simulated
system.switch_cpus7.cpi                      2.957556                       # CPI: Cycles Per Instruction
system.switch_cpus7.cpi_total                2.957556                       # CPI: Total CPI of All Threads
system.switch_cpus7.ipc                      0.338117                       # IPC: Instructions Per Cycle
system.switch_cpus7.ipc_total                0.338117                       # IPC: Total IPC of All Threads
system.switch_cpus7.int_regfile_reads       508663742                       # number of integer regfile reads
system.switch_cpus7.int_regfile_writes      140840902                       # number of integer regfile writes
system.switch_cpus7.misc_regfile_reads      126446002                       # number of misc regfile reads
system.switch_cpus7.misc_regfile_writes         15960                       # number of misc regfile writes
system.l20.replacements                          8455                       # number of replacements
system.l20.tagsinuse                      4095.359058                       # Cycle average of tags in use
system.l20.total_refs                          304346                       # Total number of references to valid blocks.
system.l20.sampled_refs                         12551                       # Sample count of references to valid blocks.
system.l20.avg_refs                         24.248745                       # Average number of references to valid blocks.
system.l20.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l20.occ_blocks::writebacks           78.588098                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.inst    11.826917                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.data  2482.727033                       # Average occupied blocks per requestor
system.l20.occ_blocks::cpu0.data          1522.217009                       # Average occupied blocks per requestor
system.l20.occ_percent::writebacks           0.019187                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.inst     0.002887                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.data     0.606135                       # Average percentage of cache occupancy
system.l20.occ_percent::cpu0.data            0.371635                       # Average percentage of cache occupancy
system.l20.occ_percent::total                0.999844                       # Average percentage of cache occupancy
system.l20.ReadReq_hits::switch_cpus0.inst            2                       # number of ReadReq hits
system.l20.ReadReq_hits::switch_cpus0.data        32300                       # number of ReadReq hits
system.l20.ReadReq_hits::total                  32302                       # number of ReadReq hits
system.l20.Writeback_hits::writebacks           10010                       # number of Writeback hits
system.l20.Writeback_hits::total                10010                       # number of Writeback hits
system.l20.ReadExReq_hits::switch_cpus0.data          155                       # number of ReadExReq hits
system.l20.ReadExReq_hits::total                  155                       # number of ReadExReq hits
system.l20.demand_hits::switch_cpus0.inst            2                       # number of demand (read+write) hits
system.l20.demand_hits::switch_cpus0.data        32455                       # number of demand (read+write) hits
system.l20.demand_hits::total                   32457                       # number of demand (read+write) hits
system.l20.overall_hits::switch_cpus0.inst            2                       # number of overall hits
system.l20.overall_hits::switch_cpus0.data        32455                       # number of overall hits
system.l20.overall_hits::total                  32457                       # number of overall hits
system.l20.ReadReq_misses::switch_cpus0.inst           39                       # number of ReadReq misses
system.l20.ReadReq_misses::switch_cpus0.data         8415                       # number of ReadReq misses
system.l20.ReadReq_misses::total                 8454                       # number of ReadReq misses
system.l20.demand_misses::switch_cpus0.inst           39                       # number of demand (read+write) misses
system.l20.demand_misses::switch_cpus0.data         8415                       # number of demand (read+write) misses
system.l20.demand_misses::total                  8454                       # number of demand (read+write) misses
system.l20.overall_misses::switch_cpus0.inst           39                       # number of overall misses
system.l20.overall_misses::switch_cpus0.data         8415                       # number of overall misses
system.l20.overall_misses::total                 8454                       # number of overall misses
system.l20.ReadReq_miss_latency::switch_cpus0.inst     35448380                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::switch_cpus0.data   3822506841                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::total     3857955221                       # number of ReadReq miss cycles
system.l20.demand_miss_latency::switch_cpus0.inst     35448380                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::switch_cpus0.data   3822506841                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::total      3857955221                       # number of demand (read+write) miss cycles
system.l20.overall_miss_latency::switch_cpus0.inst     35448380                       # number of overall miss cycles
system.l20.overall_miss_latency::switch_cpus0.data   3822506841                       # number of overall miss cycles
system.l20.overall_miss_latency::total     3857955221                       # number of overall miss cycles
system.l20.ReadReq_accesses::switch_cpus0.inst           41                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::switch_cpus0.data        40715                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::total              40756                       # number of ReadReq accesses(hits+misses)
system.l20.Writeback_accesses::writebacks        10010                       # number of Writeback accesses(hits+misses)
system.l20.Writeback_accesses::total            10010                       # number of Writeback accesses(hits+misses)
system.l20.ReadExReq_accesses::switch_cpus0.data          155                       # number of ReadExReq accesses(hits+misses)
system.l20.ReadExReq_accesses::total              155                       # number of ReadExReq accesses(hits+misses)
system.l20.demand_accesses::switch_cpus0.inst           41                       # number of demand (read+write) accesses
system.l20.demand_accesses::switch_cpus0.data        40870                       # number of demand (read+write) accesses
system.l20.demand_accesses::total               40911                       # number of demand (read+write) accesses
system.l20.overall_accesses::switch_cpus0.inst           41                       # number of overall (read+write) accesses
system.l20.overall_accesses::switch_cpus0.data        40870                       # number of overall (read+write) accesses
system.l20.overall_accesses::total              40911                       # number of overall (read+write) accesses
system.l20.ReadReq_miss_rate::switch_cpus0.inst     0.951220                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::switch_cpus0.data     0.206681                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::total          0.207430                       # miss rate for ReadReq accesses
system.l20.demand_miss_rate::switch_cpus0.inst     0.951220                       # miss rate for demand accesses
system.l20.demand_miss_rate::switch_cpus0.data     0.205897                       # miss rate for demand accesses
system.l20.demand_miss_rate::total           0.206644                       # miss rate for demand accesses
system.l20.overall_miss_rate::switch_cpus0.inst     0.951220                       # miss rate for overall accesses
system.l20.overall_miss_rate::switch_cpus0.data     0.205897                       # miss rate for overall accesses
system.l20.overall_miss_rate::total          0.206644                       # miss rate for overall accesses
system.l20.ReadReq_avg_miss_latency::switch_cpus0.inst 908932.820513                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::switch_cpus0.data 454249.178966                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::total 456346.725929                       # average ReadReq miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.inst 908932.820513                       # average overall miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.data 454249.178966                       # average overall miss latency
system.l20.demand_avg_miss_latency::total 456346.725929                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.inst 908932.820513                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.data 454249.178966                       # average overall miss latency
system.l20.overall_avg_miss_latency::total 456346.725929                       # average overall miss latency
system.l20.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l20.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l20.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l20.blocked::no_targets                      0                       # number of cycles access was blocked
system.l20.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l20.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l20.fast_writes                              0                       # number of fast writes performed
system.l20.cache_copies                             0                       # number of cache copies performed
system.l20.writebacks::writebacks                4448                       # number of writebacks
system.l20.writebacks::total                     4448                       # number of writebacks
system.l20.ReadReq_mshr_hits::switch_cpus0.data            1                       # number of ReadReq MSHR hits
system.l20.ReadReq_mshr_hits::total                 1                       # number of ReadReq MSHR hits
system.l20.demand_mshr_hits::switch_cpus0.data            1                       # number of demand (read+write) MSHR hits
system.l20.demand_mshr_hits::total                  1                       # number of demand (read+write) MSHR hits
system.l20.overall_mshr_hits::switch_cpus0.data            1                       # number of overall MSHR hits
system.l20.overall_mshr_hits::total                 1                       # number of overall MSHR hits
system.l20.ReadReq_mshr_misses::switch_cpus0.inst           39                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::switch_cpus0.data         8414                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::total            8453                       # number of ReadReq MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.inst           39                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.data         8414                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::total             8453                       # number of demand (read+write) MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.inst           39                       # number of overall MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.data         8414                       # number of overall MSHR misses
system.l20.overall_mshr_misses::total            8453                       # number of overall MSHR misses
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.inst     32647187                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.data   3217511245                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::total   3250158432                       # number of ReadReq MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.inst     32647187                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.data   3217511245                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::total   3250158432                       # number of demand (read+write) MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.inst     32647187                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.data   3217511245                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::total   3250158432                       # number of overall MSHR miss cycles
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.951220                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.data     0.206656                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::total     0.207405                       # mshr miss rate for ReadReq accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.inst     0.951220                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.data     0.205872                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::total      0.206619                       # mshr miss rate for demand accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.inst     0.951220                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.data     0.205872                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::total     0.206619                       # mshr miss rate for overall accesses
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 837107.358974                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 382399.720109                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::total 384497.625932                       # average ReadReq mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.inst 837107.358974                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.data 382399.720109                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::total 384497.625932                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.inst 837107.358974                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.data 382399.720109                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::total 384497.625932                       # average overall mshr miss latency
system.l20.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l21.replacements                         13575                       # number of replacements
system.l21.tagsinuse                      4095.466217                       # Cycle average of tags in use
system.l21.total_refs                          404492                       # Total number of references to valid blocks.
system.l21.sampled_refs                         17671                       # Sample count of references to valid blocks.
system.l21.avg_refs                         22.890159                       # Average number of references to valid blocks.
system.l21.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l21.occ_blocks::writebacks           83.201473                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.inst     8.117871                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.data  2780.257556                       # Average occupied blocks per requestor
system.l21.occ_blocks::cpu1.data          1223.889316                       # Average occupied blocks per requestor
system.l21.occ_percent::writebacks           0.020313                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.inst     0.001982                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.data     0.678774                       # Average percentage of cache occupancy
system.l21.occ_percent::cpu1.data            0.298801                       # Average percentage of cache occupancy
system.l21.occ_percent::total                0.999870                       # Average percentage of cache occupancy
system.l21.ReadReq_hits::switch_cpus1.inst            1                       # number of ReadReq hits
system.l21.ReadReq_hits::switch_cpus1.data        40606                       # number of ReadReq hits
system.l21.ReadReq_hits::total                  40607                       # number of ReadReq hits
system.l21.Writeback_hits::writebacks           23009                       # number of Writeback hits
system.l21.Writeback_hits::total                23009                       # number of Writeback hits
system.l21.ReadExReq_hits::switch_cpus1.data          150                       # number of ReadExReq hits
system.l21.ReadExReq_hits::total                  150                       # number of ReadExReq hits
system.l21.demand_hits::switch_cpus1.inst            1                       # number of demand (read+write) hits
system.l21.demand_hits::switch_cpus1.data        40756                       # number of demand (read+write) hits
system.l21.demand_hits::total                   40757                       # number of demand (read+write) hits
system.l21.overall_hits::switch_cpus1.inst            1                       # number of overall hits
system.l21.overall_hits::switch_cpus1.data        40756                       # number of overall hits
system.l21.overall_hits::total                  40757                       # number of overall hits
system.l21.ReadReq_misses::switch_cpus1.inst           37                       # number of ReadReq misses
system.l21.ReadReq_misses::switch_cpus1.data        13530                       # number of ReadReq misses
system.l21.ReadReq_misses::total                13567                       # number of ReadReq misses
system.l21.ReadExReq_misses::switch_cpus1.data            4                       # number of ReadExReq misses
system.l21.ReadExReq_misses::total                  4                       # number of ReadExReq misses
system.l21.demand_misses::switch_cpus1.inst           37                       # number of demand (read+write) misses
system.l21.demand_misses::switch_cpus1.data        13534                       # number of demand (read+write) misses
system.l21.demand_misses::total                 13571                       # number of demand (read+write) misses
system.l21.overall_misses::switch_cpus1.inst           37                       # number of overall misses
system.l21.overall_misses::switch_cpus1.data        13534                       # number of overall misses
system.l21.overall_misses::total                13571                       # number of overall misses
system.l21.ReadReq_miss_latency::switch_cpus1.inst     29967054                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::switch_cpus1.data   6932128435                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::total     6962095489                       # number of ReadReq miss cycles
system.l21.ReadExReq_miss_latency::switch_cpus1.data      2254311                       # number of ReadExReq miss cycles
system.l21.ReadExReq_miss_latency::total      2254311                       # number of ReadExReq miss cycles
system.l21.demand_miss_latency::switch_cpus1.inst     29967054                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::switch_cpus1.data   6934382746                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::total      6964349800                       # number of demand (read+write) miss cycles
system.l21.overall_miss_latency::switch_cpus1.inst     29967054                       # number of overall miss cycles
system.l21.overall_miss_latency::switch_cpus1.data   6934382746                       # number of overall miss cycles
system.l21.overall_miss_latency::total     6964349800                       # number of overall miss cycles
system.l21.ReadReq_accesses::switch_cpus1.inst           38                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::switch_cpus1.data        54136                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::total              54174                       # number of ReadReq accesses(hits+misses)
system.l21.Writeback_accesses::writebacks        23009                       # number of Writeback accesses(hits+misses)
system.l21.Writeback_accesses::total            23009                       # number of Writeback accesses(hits+misses)
system.l21.ReadExReq_accesses::switch_cpus1.data          154                       # number of ReadExReq accesses(hits+misses)
system.l21.ReadExReq_accesses::total              154                       # number of ReadExReq accesses(hits+misses)
system.l21.demand_accesses::switch_cpus1.inst           38                       # number of demand (read+write) accesses
system.l21.demand_accesses::switch_cpus1.data        54290                       # number of demand (read+write) accesses
system.l21.demand_accesses::total               54328                       # number of demand (read+write) accesses
system.l21.overall_accesses::switch_cpus1.inst           38                       # number of overall (read+write) accesses
system.l21.overall_accesses::switch_cpus1.data        54290                       # number of overall (read+write) accesses
system.l21.overall_accesses::total              54328                       # number of overall (read+write) accesses
system.l21.ReadReq_miss_rate::switch_cpus1.inst     0.973684                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::switch_cpus1.data     0.249926                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::total          0.250434                       # miss rate for ReadReq accesses
system.l21.ReadExReq_miss_rate::switch_cpus1.data     0.025974                       # miss rate for ReadExReq accesses
system.l21.ReadExReq_miss_rate::total        0.025974                       # miss rate for ReadExReq accesses
system.l21.demand_miss_rate::switch_cpus1.inst     0.973684                       # miss rate for demand accesses
system.l21.demand_miss_rate::switch_cpus1.data     0.249291                       # miss rate for demand accesses
system.l21.demand_miss_rate::total           0.249798                       # miss rate for demand accesses
system.l21.overall_miss_rate::switch_cpus1.inst     0.973684                       # miss rate for overall accesses
system.l21.overall_miss_rate::switch_cpus1.data     0.249291                       # miss rate for overall accesses
system.l21.overall_miss_rate::total          0.249798                       # miss rate for overall accesses
system.l21.ReadReq_avg_miss_latency::switch_cpus1.inst 809920.378378                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::switch_cpus1.data 512352.434220                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::total 513163.963220                       # average ReadReq miss latency
system.l21.ReadExReq_avg_miss_latency::switch_cpus1.data 563577.750000                       # average ReadExReq miss latency
system.l21.ReadExReq_avg_miss_latency::total 563577.750000                       # average ReadExReq miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.inst 809920.378378                       # average overall miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.data 512367.573962                       # average overall miss latency
system.l21.demand_avg_miss_latency::total 513178.822489                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.inst 809920.378378                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.data 512367.573962                       # average overall miss latency
system.l21.overall_avg_miss_latency::total 513178.822489                       # average overall miss latency
system.l21.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l21.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l21.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l21.blocked::no_targets                      0                       # number of cycles access was blocked
system.l21.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l21.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l21.fast_writes                              0                       # number of fast writes performed
system.l21.cache_copies                             0                       # number of cache copies performed
system.l21.writebacks::writebacks                8228                       # number of writebacks
system.l21.writebacks::total                     8228                       # number of writebacks
system.l21.ReadReq_mshr_misses::switch_cpus1.inst           37                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::switch_cpus1.data        13530                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::total           13567                       # number of ReadReq MSHR misses
system.l21.ReadExReq_mshr_misses::switch_cpus1.data            4                       # number of ReadExReq MSHR misses
system.l21.ReadExReq_mshr_misses::total             4                       # number of ReadExReq MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.inst           37                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.data        13534                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::total            13571                       # number of demand (read+write) MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.inst           37                       # number of overall MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.data        13534                       # number of overall MSHR misses
system.l21.overall_mshr_misses::total           13571                       # number of overall MSHR misses
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.inst     27294854                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.data   5959338043                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::total   5986632897                       # number of ReadReq MSHR miss cycles
system.l21.ReadExReq_mshr_miss_latency::switch_cpus1.data      1965611                       # number of ReadExReq MSHR miss cycles
system.l21.ReadExReq_mshr_miss_latency::total      1965611                       # number of ReadExReq MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.inst     27294854                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.data   5961303654                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::total   5988598508                       # number of demand (read+write) MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.inst     27294854                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.data   5961303654                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::total   5988598508                       # number of overall MSHR miss cycles
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.973684                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.data     0.249926                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::total     0.250434                       # mshr miss rate for ReadReq accesses
system.l21.ReadExReq_mshr_miss_rate::switch_cpus1.data     0.025974                       # mshr miss rate for ReadExReq accesses
system.l21.ReadExReq_mshr_miss_rate::total     0.025974                       # mshr miss rate for ReadExReq accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.inst     0.973684                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.data     0.249291                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::total      0.249798                       # mshr miss rate for demand accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.inst     0.973684                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.data     0.249291                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::total     0.249798                       # mshr miss rate for overall accesses
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 737698.756757                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 440453.661715                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::total 441264.310238                       # average ReadReq mshr miss latency
system.l21.ReadExReq_avg_mshr_miss_latency::switch_cpus1.data 491402.750000                       # average ReadExReq mshr miss latency
system.l21.ReadExReq_avg_mshr_miss_latency::total 491402.750000                       # average ReadExReq mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.inst 737698.756757                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.data 440468.719817                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::total 441279.088350                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.inst 737698.756757                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.data 440468.719817                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::total 441279.088350                       # average overall mshr miss latency
system.l21.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l22.replacements                         14336                       # number of replacements
system.l22.tagsinuse                      4095.796990                       # Cycle average of tags in use
system.l22.total_refs                          222332                       # Total number of references to valid blocks.
system.l22.sampled_refs                         18432                       # Sample count of references to valid blocks.
system.l22.avg_refs                         12.062283                       # Average number of references to valid blocks.
system.l22.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l22.occ_blocks::writebacks           53.076162                       # Average occupied blocks per requestor
system.l22.occ_blocks::switch_cpus2.inst     7.166682                       # Average occupied blocks per requestor
system.l22.occ_blocks::switch_cpus2.data  2913.165958                       # Average occupied blocks per requestor
system.l22.occ_blocks::cpu2.data          1122.388189                       # Average occupied blocks per requestor
system.l22.occ_percent::writebacks           0.012958                       # Average percentage of cache occupancy
system.l22.occ_percent::switch_cpus2.inst     0.001750                       # Average percentage of cache occupancy
system.l22.occ_percent::switch_cpus2.data     0.711222                       # Average percentage of cache occupancy
system.l22.occ_percent::cpu2.data            0.274021                       # Average percentage of cache occupancy
system.l22.occ_percent::total                0.999950                       # Average percentage of cache occupancy
system.l22.ReadReq_hits::switch_cpus2.inst            1                       # number of ReadReq hits
system.l22.ReadReq_hits::switch_cpus2.data        39277                       # number of ReadReq hits
system.l22.ReadReq_hits::total                  39278                       # number of ReadReq hits
system.l22.Writeback_hits::writebacks            6885                       # number of Writeback hits
system.l22.Writeback_hits::total                 6885                       # number of Writeback hits
system.l22.ReadExReq_hits::switch_cpus2.data           75                       # number of ReadExReq hits
system.l22.ReadExReq_hits::total                   75                       # number of ReadExReq hits
system.l22.demand_hits::switch_cpus2.inst            1                       # number of demand (read+write) hits
system.l22.demand_hits::switch_cpus2.data        39352                       # number of demand (read+write) hits
system.l22.demand_hits::total                   39353                       # number of demand (read+write) hits
system.l22.overall_hits::switch_cpus2.inst            1                       # number of overall hits
system.l22.overall_hits::switch_cpus2.data        39352                       # number of overall hits
system.l22.overall_hits::total                  39353                       # number of overall hits
system.l22.ReadReq_misses::switch_cpus2.inst           34                       # number of ReadReq misses
system.l22.ReadReq_misses::switch_cpus2.data        14302                       # number of ReadReq misses
system.l22.ReadReq_misses::total                14336                       # number of ReadReq misses
system.l22.demand_misses::switch_cpus2.inst           34                       # number of demand (read+write) misses
system.l22.demand_misses::switch_cpus2.data        14302                       # number of demand (read+write) misses
system.l22.demand_misses::total                 14336                       # number of demand (read+write) misses
system.l22.overall_misses::switch_cpus2.inst           34                       # number of overall misses
system.l22.overall_misses::switch_cpus2.data        14302                       # number of overall misses
system.l22.overall_misses::total                14336                       # number of overall misses
system.l22.ReadReq_miss_latency::switch_cpus2.inst     23946581                       # number of ReadReq miss cycles
system.l22.ReadReq_miss_latency::switch_cpus2.data   6206073513                       # number of ReadReq miss cycles
system.l22.ReadReq_miss_latency::total     6230020094                       # number of ReadReq miss cycles
system.l22.demand_miss_latency::switch_cpus2.inst     23946581                       # number of demand (read+write) miss cycles
system.l22.demand_miss_latency::switch_cpus2.data   6206073513                       # number of demand (read+write) miss cycles
system.l22.demand_miss_latency::total      6230020094                       # number of demand (read+write) miss cycles
system.l22.overall_miss_latency::switch_cpus2.inst     23946581                       # number of overall miss cycles
system.l22.overall_miss_latency::switch_cpus2.data   6206073513                       # number of overall miss cycles
system.l22.overall_miss_latency::total     6230020094                       # number of overall miss cycles
system.l22.ReadReq_accesses::switch_cpus2.inst           35                       # number of ReadReq accesses(hits+misses)
system.l22.ReadReq_accesses::switch_cpus2.data        53579                       # number of ReadReq accesses(hits+misses)
system.l22.ReadReq_accesses::total              53614                       # number of ReadReq accesses(hits+misses)
system.l22.Writeback_accesses::writebacks         6885                       # number of Writeback accesses(hits+misses)
system.l22.Writeback_accesses::total             6885                       # number of Writeback accesses(hits+misses)
system.l22.ReadExReq_accesses::switch_cpus2.data           75                       # number of ReadExReq accesses(hits+misses)
system.l22.ReadExReq_accesses::total               75                       # number of ReadExReq accesses(hits+misses)
system.l22.demand_accesses::switch_cpus2.inst           35                       # number of demand (read+write) accesses
system.l22.demand_accesses::switch_cpus2.data        53654                       # number of demand (read+write) accesses
system.l22.demand_accesses::total               53689                       # number of demand (read+write) accesses
system.l22.overall_accesses::switch_cpus2.inst           35                       # number of overall (read+write) accesses
system.l22.overall_accesses::switch_cpus2.data        53654                       # number of overall (read+write) accesses
system.l22.overall_accesses::total              53689                       # number of overall (read+write) accesses
system.l22.ReadReq_miss_rate::switch_cpus2.inst     0.971429                       # miss rate for ReadReq accesses
system.l22.ReadReq_miss_rate::switch_cpus2.data     0.266933                       # miss rate for ReadReq accesses
system.l22.ReadReq_miss_rate::total          0.267393                       # miss rate for ReadReq accesses
system.l22.demand_miss_rate::switch_cpus2.inst     0.971429                       # miss rate for demand accesses
system.l22.demand_miss_rate::switch_cpus2.data     0.266560                       # miss rate for demand accesses
system.l22.demand_miss_rate::total           0.267019                       # miss rate for demand accesses
system.l22.overall_miss_rate::switch_cpus2.inst     0.971429                       # miss rate for overall accesses
system.l22.overall_miss_rate::switch_cpus2.data     0.266560                       # miss rate for overall accesses
system.l22.overall_miss_rate::total          0.267019                       # miss rate for overall accesses
system.l22.ReadReq_avg_miss_latency::switch_cpus2.inst 704311.205882                       # average ReadReq miss latency
system.l22.ReadReq_avg_miss_latency::switch_cpus2.data 433930.465180                       # average ReadReq miss latency
system.l22.ReadReq_avg_miss_latency::total 434571.714146                       # average ReadReq miss latency
system.l22.demand_avg_miss_latency::switch_cpus2.inst 704311.205882                       # average overall miss latency
system.l22.demand_avg_miss_latency::switch_cpus2.data 433930.465180                       # average overall miss latency
system.l22.demand_avg_miss_latency::total 434571.714146                       # average overall miss latency
system.l22.overall_avg_miss_latency::switch_cpus2.inst 704311.205882                       # average overall miss latency
system.l22.overall_avg_miss_latency::switch_cpus2.data 433930.465180                       # average overall miss latency
system.l22.overall_avg_miss_latency::total 434571.714146                       # average overall miss latency
system.l22.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l22.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l22.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l22.blocked::no_targets                      0                       # number of cycles access was blocked
system.l22.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l22.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l22.fast_writes                              0                       # number of fast writes performed
system.l22.cache_copies                             0                       # number of cache copies performed
system.l22.writebacks::writebacks                2155                       # number of writebacks
system.l22.writebacks::total                     2155                       # number of writebacks
system.l22.ReadReq_mshr_misses::switch_cpus2.inst           34                       # number of ReadReq MSHR misses
system.l22.ReadReq_mshr_misses::switch_cpus2.data        14302                       # number of ReadReq MSHR misses
system.l22.ReadReq_mshr_misses::total           14336                       # number of ReadReq MSHR misses
system.l22.demand_mshr_misses::switch_cpus2.inst           34                       # number of demand (read+write) MSHR misses
system.l22.demand_mshr_misses::switch_cpus2.data        14302                       # number of demand (read+write) MSHR misses
system.l22.demand_mshr_misses::total            14336                       # number of demand (read+write) MSHR misses
system.l22.overall_mshr_misses::switch_cpus2.inst           34                       # number of overall MSHR misses
system.l22.overall_mshr_misses::switch_cpus2.data        14302                       # number of overall MSHR misses
system.l22.overall_mshr_misses::total           14336                       # number of overall MSHR misses
system.l22.ReadReq_mshr_miss_latency::switch_cpus2.inst     21505381                       # number of ReadReq MSHR miss cycles
system.l22.ReadReq_mshr_miss_latency::switch_cpus2.data   5178825316                       # number of ReadReq MSHR miss cycles
system.l22.ReadReq_mshr_miss_latency::total   5200330697                       # number of ReadReq MSHR miss cycles
system.l22.demand_mshr_miss_latency::switch_cpus2.inst     21505381                       # number of demand (read+write) MSHR miss cycles
system.l22.demand_mshr_miss_latency::switch_cpus2.data   5178825316                       # number of demand (read+write) MSHR miss cycles
system.l22.demand_mshr_miss_latency::total   5200330697                       # number of demand (read+write) MSHR miss cycles
system.l22.overall_mshr_miss_latency::switch_cpus2.inst     21505381                       # number of overall MSHR miss cycles
system.l22.overall_mshr_miss_latency::switch_cpus2.data   5178825316                       # number of overall MSHR miss cycles
system.l22.overall_mshr_miss_latency::total   5200330697                       # number of overall MSHR miss cycles
system.l22.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.971429                       # mshr miss rate for ReadReq accesses
system.l22.ReadReq_mshr_miss_rate::switch_cpus2.data     0.266933                       # mshr miss rate for ReadReq accesses
system.l22.ReadReq_mshr_miss_rate::total     0.267393                       # mshr miss rate for ReadReq accesses
system.l22.demand_mshr_miss_rate::switch_cpus2.inst     0.971429                       # mshr miss rate for demand accesses
system.l22.demand_mshr_miss_rate::switch_cpus2.data     0.266560                       # mshr miss rate for demand accesses
system.l22.demand_mshr_miss_rate::total      0.267019                       # mshr miss rate for demand accesses
system.l22.overall_mshr_miss_rate::switch_cpus2.inst     0.971429                       # mshr miss rate for overall accesses
system.l22.overall_mshr_miss_rate::switch_cpus2.data     0.266560                       # mshr miss rate for overall accesses
system.l22.overall_mshr_miss_rate::total     0.267019                       # mshr miss rate for overall accesses
system.l22.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 632511.205882                       # average ReadReq mshr miss latency
system.l22.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 362104.972451                       # average ReadReq mshr miss latency
system.l22.ReadReq_avg_mshr_miss_latency::total 362746.281878                       # average ReadReq mshr miss latency
system.l22.demand_avg_mshr_miss_latency::switch_cpus2.inst 632511.205882                       # average overall mshr miss latency
system.l22.demand_avg_mshr_miss_latency::switch_cpus2.data 362104.972451                       # average overall mshr miss latency
system.l22.demand_avg_mshr_miss_latency::total 362746.281878                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::switch_cpus2.inst 632511.205882                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::switch_cpus2.data 362104.972451                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::total 362746.281878                       # average overall mshr miss latency
system.l22.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l23.replacements                         13600                       # number of replacements
system.l23.tagsinuse                      4095.461783                       # Cycle average of tags in use
system.l23.total_refs                          404482                       # Total number of references to valid blocks.
system.l23.sampled_refs                         17696                       # Sample count of references to valid blocks.
system.l23.avg_refs                         22.857256                       # Average number of references to valid blocks.
system.l23.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l23.occ_blocks::writebacks           83.498439                       # Average occupied blocks per requestor
system.l23.occ_blocks::switch_cpus3.inst     8.105857                       # Average occupied blocks per requestor
system.l23.occ_blocks::switch_cpus3.data  2785.820117                       # Average occupied blocks per requestor
system.l23.occ_blocks::cpu3.data          1218.037370                       # Average occupied blocks per requestor
system.l23.occ_percent::writebacks           0.020385                       # Average percentage of cache occupancy
system.l23.occ_percent::switch_cpus3.inst     0.001979                       # Average percentage of cache occupancy
system.l23.occ_percent::switch_cpus3.data     0.680132                       # Average percentage of cache occupancy
system.l23.occ_percent::cpu3.data            0.297372                       # Average percentage of cache occupancy
system.l23.occ_percent::total                0.999869                       # Average percentage of cache occupancy
system.l23.ReadReq_hits::switch_cpus3.inst            1                       # number of ReadReq hits
system.l23.ReadReq_hits::switch_cpus3.data        40614                       # number of ReadReq hits
system.l23.ReadReq_hits::total                  40615                       # number of ReadReq hits
system.l23.Writeback_hits::writebacks           22993                       # number of Writeback hits
system.l23.Writeback_hits::total                22993                       # number of Writeback hits
system.l23.ReadExReq_hits::switch_cpus3.data          150                       # number of ReadExReq hits
system.l23.ReadExReq_hits::total                  150                       # number of ReadExReq hits
system.l23.demand_hits::switch_cpus3.inst            1                       # number of demand (read+write) hits
system.l23.demand_hits::switch_cpus3.data        40764                       # number of demand (read+write) hits
system.l23.demand_hits::total                   40765                       # number of demand (read+write) hits
system.l23.overall_hits::switch_cpus3.inst            1                       # number of overall hits
system.l23.overall_hits::switch_cpus3.data        40764                       # number of overall hits
system.l23.overall_hits::total                  40765                       # number of overall hits
system.l23.ReadReq_misses::switch_cpus3.inst           37                       # number of ReadReq misses
system.l23.ReadReq_misses::switch_cpus3.data        13553                       # number of ReadReq misses
system.l23.ReadReq_misses::total                13590                       # number of ReadReq misses
system.l23.ReadExReq_misses::switch_cpus3.data            6                       # number of ReadExReq misses
system.l23.ReadExReq_misses::total                  6                       # number of ReadExReq misses
system.l23.demand_misses::switch_cpus3.inst           37                       # number of demand (read+write) misses
system.l23.demand_misses::switch_cpus3.data        13559                       # number of demand (read+write) misses
system.l23.demand_misses::total                 13596                       # number of demand (read+write) misses
system.l23.overall_misses::switch_cpus3.inst           37                       # number of overall misses
system.l23.overall_misses::switch_cpus3.data        13559                       # number of overall misses
system.l23.overall_misses::total                13596                       # number of overall misses
system.l23.ReadReq_miss_latency::switch_cpus3.inst     32964602                       # number of ReadReq miss cycles
system.l23.ReadReq_miss_latency::switch_cpus3.data   6840960080                       # number of ReadReq miss cycles
system.l23.ReadReq_miss_latency::total     6873924682                       # number of ReadReq miss cycles
system.l23.ReadExReq_miss_latency::switch_cpus3.data      3755453                       # number of ReadExReq miss cycles
system.l23.ReadExReq_miss_latency::total      3755453                       # number of ReadExReq miss cycles
system.l23.demand_miss_latency::switch_cpus3.inst     32964602                       # number of demand (read+write) miss cycles
system.l23.demand_miss_latency::switch_cpus3.data   6844715533                       # number of demand (read+write) miss cycles
system.l23.demand_miss_latency::total      6877680135                       # number of demand (read+write) miss cycles
system.l23.overall_miss_latency::switch_cpus3.inst     32964602                       # number of overall miss cycles
system.l23.overall_miss_latency::switch_cpus3.data   6844715533                       # number of overall miss cycles
system.l23.overall_miss_latency::total     6877680135                       # number of overall miss cycles
system.l23.ReadReq_accesses::switch_cpus3.inst           38                       # number of ReadReq accesses(hits+misses)
system.l23.ReadReq_accesses::switch_cpus3.data        54167                       # number of ReadReq accesses(hits+misses)
system.l23.ReadReq_accesses::total              54205                       # number of ReadReq accesses(hits+misses)
system.l23.Writeback_accesses::writebacks        22993                       # number of Writeback accesses(hits+misses)
system.l23.Writeback_accesses::total            22993                       # number of Writeback accesses(hits+misses)
system.l23.ReadExReq_accesses::switch_cpus3.data          156                       # number of ReadExReq accesses(hits+misses)
system.l23.ReadExReq_accesses::total              156                       # number of ReadExReq accesses(hits+misses)
system.l23.demand_accesses::switch_cpus3.inst           38                       # number of demand (read+write) accesses
system.l23.demand_accesses::switch_cpus3.data        54323                       # number of demand (read+write) accesses
system.l23.demand_accesses::total               54361                       # number of demand (read+write) accesses
system.l23.overall_accesses::switch_cpus3.inst           38                       # number of overall (read+write) accesses
system.l23.overall_accesses::switch_cpus3.data        54323                       # number of overall (read+write) accesses
system.l23.overall_accesses::total              54361                       # number of overall (read+write) accesses
system.l23.ReadReq_miss_rate::switch_cpus3.inst     0.973684                       # miss rate for ReadReq accesses
system.l23.ReadReq_miss_rate::switch_cpus3.data     0.250208                       # miss rate for ReadReq accesses
system.l23.ReadReq_miss_rate::total          0.250715                       # miss rate for ReadReq accesses
system.l23.ReadExReq_miss_rate::switch_cpus3.data     0.038462                       # miss rate for ReadExReq accesses
system.l23.ReadExReq_miss_rate::total        0.038462                       # miss rate for ReadExReq accesses
system.l23.demand_miss_rate::switch_cpus3.inst     0.973684                       # miss rate for demand accesses
system.l23.demand_miss_rate::switch_cpus3.data     0.249600                       # miss rate for demand accesses
system.l23.demand_miss_rate::total           0.250106                       # miss rate for demand accesses
system.l23.overall_miss_rate::switch_cpus3.inst     0.973684                       # miss rate for overall accesses
system.l23.overall_miss_rate::switch_cpus3.data     0.249600                       # miss rate for overall accesses
system.l23.overall_miss_rate::total          0.250106                       # miss rate for overall accesses
system.l23.ReadReq_avg_miss_latency::switch_cpus3.inst 890935.189189                       # average ReadReq miss latency
system.l23.ReadReq_avg_miss_latency::switch_cpus3.data 504756.148454                       # average ReadReq miss latency
system.l23.ReadReq_avg_miss_latency::total 505807.555703                       # average ReadReq miss latency
system.l23.ReadExReq_avg_miss_latency::switch_cpus3.data 625908.833333                       # average ReadExReq miss latency
system.l23.ReadExReq_avg_miss_latency::total 625908.833333                       # average ReadExReq miss latency
system.l23.demand_avg_miss_latency::switch_cpus3.inst 890935.189189                       # average overall miss latency
system.l23.demand_avg_miss_latency::switch_cpus3.data 504809.759791                       # average overall miss latency
system.l23.demand_avg_miss_latency::total 505860.557149                       # average overall miss latency
system.l23.overall_avg_miss_latency::switch_cpus3.inst 890935.189189                       # average overall miss latency
system.l23.overall_avg_miss_latency::switch_cpus3.data 504809.759791                       # average overall miss latency
system.l23.overall_avg_miss_latency::total 505860.557149                       # average overall miss latency
system.l23.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l23.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l23.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l23.blocked::no_targets                      0                       # number of cycles access was blocked
system.l23.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l23.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l23.fast_writes                              0                       # number of fast writes performed
system.l23.cache_copies                             0                       # number of cache copies performed
system.l23.writebacks::writebacks                8233                       # number of writebacks
system.l23.writebacks::total                     8233                       # number of writebacks
system.l23.ReadReq_mshr_misses::switch_cpus3.inst           37                       # number of ReadReq MSHR misses
system.l23.ReadReq_mshr_misses::switch_cpus3.data        13553                       # number of ReadReq MSHR misses
system.l23.ReadReq_mshr_misses::total           13590                       # number of ReadReq MSHR misses
system.l23.ReadExReq_mshr_misses::switch_cpus3.data            6                       # number of ReadExReq MSHR misses
system.l23.ReadExReq_mshr_misses::total             6                       # number of ReadExReq MSHR misses
system.l23.demand_mshr_misses::switch_cpus3.inst           37                       # number of demand (read+write) MSHR misses
system.l23.demand_mshr_misses::switch_cpus3.data        13559                       # number of demand (read+write) MSHR misses
system.l23.demand_mshr_misses::total            13596                       # number of demand (read+write) MSHR misses
system.l23.overall_mshr_misses::switch_cpus3.inst           37                       # number of overall MSHR misses
system.l23.overall_mshr_misses::switch_cpus3.data        13559                       # number of overall MSHR misses
system.l23.overall_mshr_misses::total           13596                       # number of overall MSHR misses
system.l23.ReadReq_mshr_miss_latency::switch_cpus3.inst     30305306                       # number of ReadReq MSHR miss cycles
system.l23.ReadReq_mshr_miss_latency::switch_cpus3.data   5867116955                       # number of ReadReq MSHR miss cycles
system.l23.ReadReq_mshr_miss_latency::total   5897422261                       # number of ReadReq MSHR miss cycles
system.l23.ReadExReq_mshr_miss_latency::switch_cpus3.data      3324403                       # number of ReadExReq MSHR miss cycles
system.l23.ReadExReq_mshr_miss_latency::total      3324403                       # number of ReadExReq MSHR miss cycles
system.l23.demand_mshr_miss_latency::switch_cpus3.inst     30305306                       # number of demand (read+write) MSHR miss cycles
system.l23.demand_mshr_miss_latency::switch_cpus3.data   5870441358                       # number of demand (read+write) MSHR miss cycles
system.l23.demand_mshr_miss_latency::total   5900746664                       # number of demand (read+write) MSHR miss cycles
system.l23.overall_mshr_miss_latency::switch_cpus3.inst     30305306                       # number of overall MSHR miss cycles
system.l23.overall_mshr_miss_latency::switch_cpus3.data   5870441358                       # number of overall MSHR miss cycles
system.l23.overall_mshr_miss_latency::total   5900746664                       # number of overall MSHR miss cycles
system.l23.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.973684                       # mshr miss rate for ReadReq accesses
system.l23.ReadReq_mshr_miss_rate::switch_cpus3.data     0.250208                       # mshr miss rate for ReadReq accesses
system.l23.ReadReq_mshr_miss_rate::total     0.250715                       # mshr miss rate for ReadReq accesses
system.l23.ReadExReq_mshr_miss_rate::switch_cpus3.data     0.038462                       # mshr miss rate for ReadExReq accesses
system.l23.ReadExReq_mshr_miss_rate::total     0.038462                       # mshr miss rate for ReadExReq accesses
system.l23.demand_mshr_miss_rate::switch_cpus3.inst     0.973684                       # mshr miss rate for demand accesses
system.l23.demand_mshr_miss_rate::switch_cpus3.data     0.249600                       # mshr miss rate for demand accesses
system.l23.demand_mshr_miss_rate::total      0.250106                       # mshr miss rate for demand accesses
system.l23.overall_mshr_miss_rate::switch_cpus3.inst     0.973684                       # mshr miss rate for overall accesses
system.l23.overall_mshr_miss_rate::switch_cpus3.data     0.249600                       # mshr miss rate for overall accesses
system.l23.overall_mshr_miss_rate::total     0.250106                       # mshr miss rate for overall accesses
system.l23.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 819062.324324                       # average ReadReq mshr miss latency
system.l23.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 432901.715856                       # average ReadReq mshr miss latency
system.l23.ReadReq_avg_mshr_miss_latency::total 433953.072921                       # average ReadReq mshr miss latency
system.l23.ReadExReq_avg_mshr_miss_latency::switch_cpus3.data 554067.166667                       # average ReadExReq mshr miss latency
system.l23.ReadExReq_avg_mshr_miss_latency::total 554067.166667                       # average ReadExReq mshr miss latency
system.l23.demand_avg_mshr_miss_latency::switch_cpus3.inst 819062.324324                       # average overall mshr miss latency
system.l23.demand_avg_mshr_miss_latency::switch_cpus3.data 432955.332842                       # average overall mshr miss latency
system.l23.demand_avg_mshr_miss_latency::total 434006.080024                       # average overall mshr miss latency
system.l23.overall_avg_mshr_miss_latency::switch_cpus3.inst 819062.324324                       # average overall mshr miss latency
system.l23.overall_avg_mshr_miss_latency::switch_cpus3.data 432955.332842                       # average overall mshr miss latency
system.l23.overall_avg_mshr_miss_latency::total 434006.080024                       # average overall mshr miss latency
system.l23.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l24.replacements                         13649                       # number of replacements
system.l24.tagsinuse                      4095.465781                       # Cycle average of tags in use
system.l24.total_refs                          404398                       # Total number of references to valid blocks.
system.l24.sampled_refs                         17745                       # Sample count of references to valid blocks.
system.l24.avg_refs                         22.789405                       # Average number of references to valid blocks.
system.l24.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l24.occ_blocks::writebacks           83.573008                       # Average occupied blocks per requestor
system.l24.occ_blocks::switch_cpus4.inst     8.312718                       # Average occupied blocks per requestor
system.l24.occ_blocks::switch_cpus4.data  2782.331811                       # Average occupied blocks per requestor
system.l24.occ_blocks::cpu4.data          1221.248244                       # Average occupied blocks per requestor
system.l24.occ_percent::writebacks           0.020404                       # Average percentage of cache occupancy
system.l24.occ_percent::switch_cpus4.inst     0.002029                       # Average percentage of cache occupancy
system.l24.occ_percent::switch_cpus4.data     0.679280                       # Average percentage of cache occupancy
system.l24.occ_percent::cpu4.data            0.298156                       # Average percentage of cache occupancy
system.l24.occ_percent::total                0.999870                       # Average percentage of cache occupancy
system.l24.ReadReq_hits::switch_cpus4.inst            1                       # number of ReadReq hits
system.l24.ReadReq_hits::switch_cpus4.data        40526                       # number of ReadReq hits
system.l24.ReadReq_hits::total                  40527                       # number of ReadReq hits
system.l24.Writeback_hits::writebacks           22996                       # number of Writeback hits
system.l24.Writeback_hits::total                22996                       # number of Writeback hits
system.l24.ReadExReq_hits::switch_cpus4.data          150                       # number of ReadExReq hits
system.l24.ReadExReq_hits::total                  150                       # number of ReadExReq hits
system.l24.demand_hits::switch_cpus4.inst            1                       # number of demand (read+write) hits
system.l24.demand_hits::switch_cpus4.data        40676                       # number of demand (read+write) hits
system.l24.demand_hits::total                   40677                       # number of demand (read+write) hits
system.l24.overall_hits::switch_cpus4.inst            1                       # number of overall hits
system.l24.overall_hits::switch_cpus4.data        40676                       # number of overall hits
system.l24.overall_hits::total                  40677                       # number of overall hits
system.l24.ReadReq_misses::switch_cpus4.inst           37                       # number of ReadReq misses
system.l24.ReadReq_misses::switch_cpus4.data        13603                       # number of ReadReq misses
system.l24.ReadReq_misses::total                13640                       # number of ReadReq misses
system.l24.ReadExReq_misses::switch_cpus4.data            6                       # number of ReadExReq misses
system.l24.ReadExReq_misses::total                  6                       # number of ReadExReq misses
system.l24.demand_misses::switch_cpus4.inst           37                       # number of demand (read+write) misses
system.l24.demand_misses::switch_cpus4.data        13609                       # number of demand (read+write) misses
system.l24.demand_misses::total                 13646                       # number of demand (read+write) misses
system.l24.overall_misses::switch_cpus4.inst           37                       # number of overall misses
system.l24.overall_misses::switch_cpus4.data        13609                       # number of overall misses
system.l24.overall_misses::total                13646                       # number of overall misses
system.l24.ReadReq_miss_latency::switch_cpus4.inst     30304770                       # number of ReadReq miss cycles
system.l24.ReadReq_miss_latency::switch_cpus4.data   6899415948                       # number of ReadReq miss cycles
system.l24.ReadReq_miss_latency::total     6929720718                       # number of ReadReq miss cycles
system.l24.ReadExReq_miss_latency::switch_cpus4.data      4016220                       # number of ReadExReq miss cycles
system.l24.ReadExReq_miss_latency::total      4016220                       # number of ReadExReq miss cycles
system.l24.demand_miss_latency::switch_cpus4.inst     30304770                       # number of demand (read+write) miss cycles
system.l24.demand_miss_latency::switch_cpus4.data   6903432168                       # number of demand (read+write) miss cycles
system.l24.demand_miss_latency::total      6933736938                       # number of demand (read+write) miss cycles
system.l24.overall_miss_latency::switch_cpus4.inst     30304770                       # number of overall miss cycles
system.l24.overall_miss_latency::switch_cpus4.data   6903432168                       # number of overall miss cycles
system.l24.overall_miss_latency::total     6933736938                       # number of overall miss cycles
system.l24.ReadReq_accesses::switch_cpus4.inst           38                       # number of ReadReq accesses(hits+misses)
system.l24.ReadReq_accesses::switch_cpus4.data        54129                       # number of ReadReq accesses(hits+misses)
system.l24.ReadReq_accesses::total              54167                       # number of ReadReq accesses(hits+misses)
system.l24.Writeback_accesses::writebacks        22996                       # number of Writeback accesses(hits+misses)
system.l24.Writeback_accesses::total            22996                       # number of Writeback accesses(hits+misses)
system.l24.ReadExReq_accesses::switch_cpus4.data          156                       # number of ReadExReq accesses(hits+misses)
system.l24.ReadExReq_accesses::total              156                       # number of ReadExReq accesses(hits+misses)
system.l24.demand_accesses::switch_cpus4.inst           38                       # number of demand (read+write) accesses
system.l24.demand_accesses::switch_cpus4.data        54285                       # number of demand (read+write) accesses
system.l24.demand_accesses::total               54323                       # number of demand (read+write) accesses
system.l24.overall_accesses::switch_cpus4.inst           38                       # number of overall (read+write) accesses
system.l24.overall_accesses::switch_cpus4.data        54285                       # number of overall (read+write) accesses
system.l24.overall_accesses::total              54323                       # number of overall (read+write) accesses
system.l24.ReadReq_miss_rate::switch_cpus4.inst     0.973684                       # miss rate for ReadReq accesses
system.l24.ReadReq_miss_rate::switch_cpus4.data     0.251307                       # miss rate for ReadReq accesses
system.l24.ReadReq_miss_rate::total          0.251814                       # miss rate for ReadReq accesses
system.l24.ReadExReq_miss_rate::switch_cpus4.data     0.038462                       # miss rate for ReadExReq accesses
system.l24.ReadExReq_miss_rate::total        0.038462                       # miss rate for ReadExReq accesses
system.l24.demand_miss_rate::switch_cpus4.inst     0.973684                       # miss rate for demand accesses
system.l24.demand_miss_rate::switch_cpus4.data     0.250695                       # miss rate for demand accesses
system.l24.demand_miss_rate::total           0.251201                       # miss rate for demand accesses
system.l24.overall_miss_rate::switch_cpus4.inst     0.973684                       # miss rate for overall accesses
system.l24.overall_miss_rate::switch_cpus4.data     0.250695                       # miss rate for overall accesses
system.l24.overall_miss_rate::total          0.251201                       # miss rate for overall accesses
system.l24.ReadReq_avg_miss_latency::switch_cpus4.inst 819047.837838                       # average ReadReq miss latency
system.l24.ReadReq_avg_miss_latency::switch_cpus4.data 507198.114240                       # average ReadReq miss latency
system.l24.ReadReq_avg_miss_latency::total 508044.040909                       # average ReadReq miss latency
system.l24.ReadExReq_avg_miss_latency::switch_cpus4.data       669370                       # average ReadExReq miss latency
system.l24.ReadExReq_avg_miss_latency::total       669370                       # average ReadExReq miss latency
system.l24.demand_avg_miss_latency::switch_cpus4.inst 819047.837838                       # average overall miss latency
system.l24.demand_avg_miss_latency::switch_cpus4.data 507269.613344                       # average overall miss latency
system.l24.demand_avg_miss_latency::total 508114.974205                       # average overall miss latency
system.l24.overall_avg_miss_latency::switch_cpus4.inst 819047.837838                       # average overall miss latency
system.l24.overall_avg_miss_latency::switch_cpus4.data 507269.613344                       # average overall miss latency
system.l24.overall_avg_miss_latency::total 508114.974205                       # average overall miss latency
system.l24.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l24.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l24.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l24.blocked::no_targets                      0                       # number of cycles access was blocked
system.l24.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l24.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l24.fast_writes                              0                       # number of fast writes performed
system.l24.cache_copies                             0                       # number of cache copies performed
system.l24.writebacks::writebacks                8258                       # number of writebacks
system.l24.writebacks::total                     8258                       # number of writebacks
system.l24.ReadReq_mshr_misses::switch_cpus4.inst           37                       # number of ReadReq MSHR misses
system.l24.ReadReq_mshr_misses::switch_cpus4.data        13603                       # number of ReadReq MSHR misses
system.l24.ReadReq_mshr_misses::total           13640                       # number of ReadReq MSHR misses
system.l24.ReadExReq_mshr_misses::switch_cpus4.data            6                       # number of ReadExReq MSHR misses
system.l24.ReadExReq_mshr_misses::total             6                       # number of ReadExReq MSHR misses
system.l24.demand_mshr_misses::switch_cpus4.inst           37                       # number of demand (read+write) MSHR misses
system.l24.demand_mshr_misses::switch_cpus4.data        13609                       # number of demand (read+write) MSHR misses
system.l24.demand_mshr_misses::total            13646                       # number of demand (read+write) MSHR misses
system.l24.overall_mshr_misses::switch_cpus4.inst           37                       # number of overall MSHR misses
system.l24.overall_mshr_misses::switch_cpus4.data        13609                       # number of overall MSHR misses
system.l24.overall_mshr_misses::total           13646                       # number of overall MSHR misses
system.l24.ReadReq_mshr_miss_latency::switch_cpus4.inst     27646876                       # number of ReadReq MSHR miss cycles
system.l24.ReadReq_mshr_miss_latency::switch_cpus4.data   5922144750                       # number of ReadReq MSHR miss cycles
system.l24.ReadReq_mshr_miss_latency::total   5949791626                       # number of ReadReq MSHR miss cycles
system.l24.ReadExReq_mshr_miss_latency::switch_cpus4.data      3584790                       # number of ReadExReq MSHR miss cycles
system.l24.ReadExReq_mshr_miss_latency::total      3584790                       # number of ReadExReq MSHR miss cycles
system.l24.demand_mshr_miss_latency::switch_cpus4.inst     27646876                       # number of demand (read+write) MSHR miss cycles
system.l24.demand_mshr_miss_latency::switch_cpus4.data   5925729540                       # number of demand (read+write) MSHR miss cycles
system.l24.demand_mshr_miss_latency::total   5953376416                       # number of demand (read+write) MSHR miss cycles
system.l24.overall_mshr_miss_latency::switch_cpus4.inst     27646876                       # number of overall MSHR miss cycles
system.l24.overall_mshr_miss_latency::switch_cpus4.data   5925729540                       # number of overall MSHR miss cycles
system.l24.overall_mshr_miss_latency::total   5953376416                       # number of overall MSHR miss cycles
system.l24.ReadReq_mshr_miss_rate::switch_cpus4.inst     0.973684                       # mshr miss rate for ReadReq accesses
system.l24.ReadReq_mshr_miss_rate::switch_cpus4.data     0.251307                       # mshr miss rate for ReadReq accesses
system.l24.ReadReq_mshr_miss_rate::total     0.251814                       # mshr miss rate for ReadReq accesses
system.l24.ReadExReq_mshr_miss_rate::switch_cpus4.data     0.038462                       # mshr miss rate for ReadExReq accesses
system.l24.ReadExReq_mshr_miss_rate::total     0.038462                       # mshr miss rate for ReadExReq accesses
system.l24.demand_mshr_miss_rate::switch_cpus4.inst     0.973684                       # mshr miss rate for demand accesses
system.l24.demand_mshr_miss_rate::switch_cpus4.data     0.250695                       # mshr miss rate for demand accesses
system.l24.demand_mshr_miss_rate::total      0.251201                       # mshr miss rate for demand accesses
system.l24.overall_mshr_miss_rate::switch_cpus4.inst     0.973684                       # mshr miss rate for overall accesses
system.l24.overall_mshr_miss_rate::switch_cpus4.data     0.250695                       # mshr miss rate for overall accesses
system.l24.overall_mshr_miss_rate::total     0.251201                       # mshr miss rate for overall accesses
system.l24.ReadReq_avg_mshr_miss_latency::switch_cpus4.inst 747212.864865                       # average ReadReq mshr miss latency
system.l24.ReadReq_avg_mshr_miss_latency::switch_cpus4.data 435355.785488                       # average ReadReq mshr miss latency
system.l24.ReadReq_avg_mshr_miss_latency::total 436201.732111                       # average ReadReq mshr miss latency
system.l24.ReadExReq_avg_mshr_miss_latency::switch_cpus4.data       597465                       # average ReadExReq mshr miss latency
system.l24.ReadExReq_avg_mshr_miss_latency::total       597465                       # average ReadExReq mshr miss latency
system.l24.demand_avg_mshr_miss_latency::switch_cpus4.inst 747212.864865                       # average overall mshr miss latency
system.l24.demand_avg_mshr_miss_latency::switch_cpus4.data 435427.256962                       # average overall mshr miss latency
system.l24.demand_avg_mshr_miss_latency::total 436272.637843                       # average overall mshr miss latency
system.l24.overall_avg_mshr_miss_latency::switch_cpus4.inst 747212.864865                       # average overall mshr miss latency
system.l24.overall_avg_mshr_miss_latency::switch_cpus4.data 435427.256962                       # average overall mshr miss latency
system.l24.overall_avg_mshr_miss_latency::total 436272.637843                       # average overall mshr miss latency
system.l24.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l25.replacements                          8462                       # number of replacements
system.l25.tagsinuse                      4095.366623                       # Cycle average of tags in use
system.l25.total_refs                          304391                       # Total number of references to valid blocks.
system.l25.sampled_refs                         12558                       # Sample count of references to valid blocks.
system.l25.avg_refs                         24.238812                       # Average number of references to valid blocks.
system.l25.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l25.occ_blocks::writebacks           78.592584                       # Average occupied blocks per requestor
system.l25.occ_blocks::switch_cpus5.inst    12.495084                       # Average occupied blocks per requestor
system.l25.occ_blocks::switch_cpus5.data  2483.781493                       # Average occupied blocks per requestor
system.l25.occ_blocks::cpu5.data          1520.497462                       # Average occupied blocks per requestor
system.l25.occ_percent::writebacks           0.019188                       # Average percentage of cache occupancy
system.l25.occ_percent::switch_cpus5.inst     0.003051                       # Average percentage of cache occupancy
system.l25.occ_percent::switch_cpus5.data     0.606392                       # Average percentage of cache occupancy
system.l25.occ_percent::cpu5.data            0.371215                       # Average percentage of cache occupancy
system.l25.occ_percent::total                0.999845                       # Average percentage of cache occupancy
system.l25.ReadReq_hits::switch_cpus5.inst            2                       # number of ReadReq hits
system.l25.ReadReq_hits::switch_cpus5.data        32334                       # number of ReadReq hits
system.l25.ReadReq_hits::total                  32336                       # number of ReadReq hits
system.l25.Writeback_hits::writebacks           10021                       # number of Writeback hits
system.l25.Writeback_hits::total                10021                       # number of Writeback hits
system.l25.ReadExReq_hits::switch_cpus5.data          154                       # number of ReadExReq hits
system.l25.ReadExReq_hits::total                  154                       # number of ReadExReq hits
system.l25.demand_hits::switch_cpus5.inst            2                       # number of demand (read+write) hits
system.l25.demand_hits::switch_cpus5.data        32488                       # number of demand (read+write) hits
system.l25.demand_hits::total                   32490                       # number of demand (read+write) hits
system.l25.overall_hits::switch_cpus5.inst            2                       # number of overall hits
system.l25.overall_hits::switch_cpus5.data        32488                       # number of overall hits
system.l25.overall_hits::total                  32490                       # number of overall hits
system.l25.ReadReq_misses::switch_cpus5.inst           41                       # number of ReadReq misses
system.l25.ReadReq_misses::switch_cpus5.data         8420                       # number of ReadReq misses
system.l25.ReadReq_misses::total                 8461                       # number of ReadReq misses
system.l25.demand_misses::switch_cpus5.inst           41                       # number of demand (read+write) misses
system.l25.demand_misses::switch_cpus5.data         8420                       # number of demand (read+write) misses
system.l25.demand_misses::total                  8461                       # number of demand (read+write) misses
system.l25.overall_misses::switch_cpus5.inst           41                       # number of overall misses
system.l25.overall_misses::switch_cpus5.data         8420                       # number of overall misses
system.l25.overall_misses::total                 8461                       # number of overall misses
system.l25.ReadReq_miss_latency::switch_cpus5.inst     35288286                       # number of ReadReq miss cycles
system.l25.ReadReq_miss_latency::switch_cpus5.data   3773811404                       # number of ReadReq miss cycles
system.l25.ReadReq_miss_latency::total     3809099690                       # number of ReadReq miss cycles
system.l25.demand_miss_latency::switch_cpus5.inst     35288286                       # number of demand (read+write) miss cycles
system.l25.demand_miss_latency::switch_cpus5.data   3773811404                       # number of demand (read+write) miss cycles
system.l25.demand_miss_latency::total      3809099690                       # number of demand (read+write) miss cycles
system.l25.overall_miss_latency::switch_cpus5.inst     35288286                       # number of overall miss cycles
system.l25.overall_miss_latency::switch_cpus5.data   3773811404                       # number of overall miss cycles
system.l25.overall_miss_latency::total     3809099690                       # number of overall miss cycles
system.l25.ReadReq_accesses::switch_cpus5.inst           43                       # number of ReadReq accesses(hits+misses)
system.l25.ReadReq_accesses::switch_cpus5.data        40754                       # number of ReadReq accesses(hits+misses)
system.l25.ReadReq_accesses::total              40797                       # number of ReadReq accesses(hits+misses)
system.l25.Writeback_accesses::writebacks        10021                       # number of Writeback accesses(hits+misses)
system.l25.Writeback_accesses::total            10021                       # number of Writeback accesses(hits+misses)
system.l25.ReadExReq_accesses::switch_cpus5.data          154                       # number of ReadExReq accesses(hits+misses)
system.l25.ReadExReq_accesses::total              154                       # number of ReadExReq accesses(hits+misses)
system.l25.demand_accesses::switch_cpus5.inst           43                       # number of demand (read+write) accesses
system.l25.demand_accesses::switch_cpus5.data        40908                       # number of demand (read+write) accesses
system.l25.demand_accesses::total               40951                       # number of demand (read+write) accesses
system.l25.overall_accesses::switch_cpus5.inst           43                       # number of overall (read+write) accesses
system.l25.overall_accesses::switch_cpus5.data        40908                       # number of overall (read+write) accesses
system.l25.overall_accesses::total              40951                       # number of overall (read+write) accesses
system.l25.ReadReq_miss_rate::switch_cpus5.inst     0.953488                       # miss rate for ReadReq accesses
system.l25.ReadReq_miss_rate::switch_cpus5.data     0.206605                       # miss rate for ReadReq accesses
system.l25.ReadReq_miss_rate::total          0.207393                       # miss rate for ReadReq accesses
system.l25.demand_miss_rate::switch_cpus5.inst     0.953488                       # miss rate for demand accesses
system.l25.demand_miss_rate::switch_cpus5.data     0.205828                       # miss rate for demand accesses
system.l25.demand_miss_rate::total           0.206613                       # miss rate for demand accesses
system.l25.overall_miss_rate::switch_cpus5.inst     0.953488                       # miss rate for overall accesses
system.l25.overall_miss_rate::switch_cpus5.data     0.205828                       # miss rate for overall accesses
system.l25.overall_miss_rate::total          0.206613                       # miss rate for overall accesses
system.l25.ReadReq_avg_miss_latency::switch_cpus5.inst 860689.902439                       # average ReadReq miss latency
system.l25.ReadReq_avg_miss_latency::switch_cpus5.data 448196.128741                       # average ReadReq miss latency
system.l25.ReadReq_avg_miss_latency::total 450194.975771                       # average ReadReq miss latency
system.l25.demand_avg_miss_latency::switch_cpus5.inst 860689.902439                       # average overall miss latency
system.l25.demand_avg_miss_latency::switch_cpus5.data 448196.128741                       # average overall miss latency
system.l25.demand_avg_miss_latency::total 450194.975771                       # average overall miss latency
system.l25.overall_avg_miss_latency::switch_cpus5.inst 860689.902439                       # average overall miss latency
system.l25.overall_avg_miss_latency::switch_cpus5.data 448196.128741                       # average overall miss latency
system.l25.overall_avg_miss_latency::total 450194.975771                       # average overall miss latency
system.l25.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l25.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l25.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l25.blocked::no_targets                      0                       # number of cycles access was blocked
system.l25.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l25.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l25.fast_writes                              0                       # number of fast writes performed
system.l25.cache_copies                             0                       # number of cache copies performed
system.l25.writebacks::writebacks                4450                       # number of writebacks
system.l25.writebacks::total                     4450                       # number of writebacks
system.l25.ReadReq_mshr_hits::switch_cpus5.data            1                       # number of ReadReq MSHR hits
system.l25.ReadReq_mshr_hits::total                 1                       # number of ReadReq MSHR hits
system.l25.demand_mshr_hits::switch_cpus5.data            1                       # number of demand (read+write) MSHR hits
system.l25.demand_mshr_hits::total                  1                       # number of demand (read+write) MSHR hits
system.l25.overall_mshr_hits::switch_cpus5.data            1                       # number of overall MSHR hits
system.l25.overall_mshr_hits::total                 1                       # number of overall MSHR hits
system.l25.ReadReq_mshr_misses::switch_cpus5.inst           41                       # number of ReadReq MSHR misses
system.l25.ReadReq_mshr_misses::switch_cpus5.data         8419                       # number of ReadReq MSHR misses
system.l25.ReadReq_mshr_misses::total            8460                       # number of ReadReq MSHR misses
system.l25.demand_mshr_misses::switch_cpus5.inst           41                       # number of demand (read+write) MSHR misses
system.l25.demand_mshr_misses::switch_cpus5.data         8419                       # number of demand (read+write) MSHR misses
system.l25.demand_mshr_misses::total             8460                       # number of demand (read+write) MSHR misses
system.l25.overall_mshr_misses::switch_cpus5.inst           41                       # number of overall MSHR misses
system.l25.overall_mshr_misses::switch_cpus5.data         8419                       # number of overall MSHR misses
system.l25.overall_mshr_misses::total            8460                       # number of overall MSHR misses
system.l25.ReadReq_mshr_miss_latency::switch_cpus5.inst     32344461                       # number of ReadReq MSHR miss cycles
system.l25.ReadReq_mshr_miss_latency::switch_cpus5.data   3168234282                       # number of ReadReq MSHR miss cycles
system.l25.ReadReq_mshr_miss_latency::total   3200578743                       # number of ReadReq MSHR miss cycles
system.l25.demand_mshr_miss_latency::switch_cpus5.inst     32344461                       # number of demand (read+write) MSHR miss cycles
system.l25.demand_mshr_miss_latency::switch_cpus5.data   3168234282                       # number of demand (read+write) MSHR miss cycles
system.l25.demand_mshr_miss_latency::total   3200578743                       # number of demand (read+write) MSHR miss cycles
system.l25.overall_mshr_miss_latency::switch_cpus5.inst     32344461                       # number of overall MSHR miss cycles
system.l25.overall_mshr_miss_latency::switch_cpus5.data   3168234282                       # number of overall MSHR miss cycles
system.l25.overall_mshr_miss_latency::total   3200578743                       # number of overall MSHR miss cycles
system.l25.ReadReq_mshr_miss_rate::switch_cpus5.inst     0.953488                       # mshr miss rate for ReadReq accesses
system.l25.ReadReq_mshr_miss_rate::switch_cpus5.data     0.206581                       # mshr miss rate for ReadReq accesses
system.l25.ReadReq_mshr_miss_rate::total     0.207368                       # mshr miss rate for ReadReq accesses
system.l25.demand_mshr_miss_rate::switch_cpus5.inst     0.953488                       # mshr miss rate for demand accesses
system.l25.demand_mshr_miss_rate::switch_cpus5.data     0.205803                       # mshr miss rate for demand accesses
system.l25.demand_mshr_miss_rate::total      0.206588                       # mshr miss rate for demand accesses
system.l25.overall_mshr_miss_rate::switch_cpus5.inst     0.953488                       # mshr miss rate for overall accesses
system.l25.overall_mshr_miss_rate::switch_cpus5.data     0.205803                       # mshr miss rate for overall accesses
system.l25.overall_mshr_miss_rate::total     0.206588                       # mshr miss rate for overall accesses
system.l25.ReadReq_avg_mshr_miss_latency::switch_cpus5.inst 788889.292683                       # average ReadReq mshr miss latency
system.l25.ReadReq_avg_mshr_miss_latency::switch_cpus5.data 376319.548878                       # average ReadReq mshr miss latency
system.l25.ReadReq_avg_mshr_miss_latency::total 378319.000355                       # average ReadReq mshr miss latency
system.l25.demand_avg_mshr_miss_latency::switch_cpus5.inst 788889.292683                       # average overall mshr miss latency
system.l25.demand_avg_mshr_miss_latency::switch_cpus5.data 376319.548878                       # average overall mshr miss latency
system.l25.demand_avg_mshr_miss_latency::total 378319.000355                       # average overall mshr miss latency
system.l25.overall_avg_mshr_miss_latency::switch_cpus5.inst 788889.292683                       # average overall mshr miss latency
system.l25.overall_avg_mshr_miss_latency::switch_cpus5.data 376319.548878                       # average overall mshr miss latency
system.l25.overall_avg_mshr_miss_latency::total 378319.000355                       # average overall mshr miss latency
system.l25.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l26.replacements                          6329                       # number of replacements
system.l26.tagsinuse                      4095.189303                       # Cycle average of tags in use
system.l26.total_refs                          289399                       # Total number of references to valid blocks.
system.l26.sampled_refs                         10425                       # Sample count of references to valid blocks.
system.l26.avg_refs                         27.760096                       # Average number of references to valid blocks.
system.l26.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l26.occ_blocks::writebacks          121.105719                       # Average occupied blocks per requestor
system.l26.occ_blocks::switch_cpus6.inst    18.468533                       # Average occupied blocks per requestor
system.l26.occ_blocks::switch_cpus6.data  2247.489734                       # Average occupied blocks per requestor
system.l26.occ_blocks::cpu6.data          1708.125317                       # Average occupied blocks per requestor
system.l26.occ_percent::writebacks           0.029567                       # Average percentage of cache occupancy
system.l26.occ_percent::switch_cpus6.inst     0.004509                       # Average percentage of cache occupancy
system.l26.occ_percent::switch_cpus6.data     0.548704                       # Average percentage of cache occupancy
system.l26.occ_percent::cpu6.data            0.417023                       # Average percentage of cache occupancy
system.l26.occ_percent::total                0.999802                       # Average percentage of cache occupancy
system.l26.ReadReq_hits::switch_cpus6.inst            2                       # number of ReadReq hits
system.l26.ReadReq_hits::switch_cpus6.data        29944                       # number of ReadReq hits
system.l26.ReadReq_hits::total                  29946                       # number of ReadReq hits
system.l26.Writeback_hits::writebacks            9530                       # number of Writeback hits
system.l26.Writeback_hits::total                 9530                       # number of Writeback hits
system.l26.ReadExReq_hits::switch_cpus6.data          207                       # number of ReadExReq hits
system.l26.ReadExReq_hits::total                  207                       # number of ReadExReq hits
system.l26.demand_hits::switch_cpus6.inst            2                       # number of demand (read+write) hits
system.l26.demand_hits::switch_cpus6.data        30151                       # number of demand (read+write) hits
system.l26.demand_hits::total                   30153                       # number of demand (read+write) hits
system.l26.overall_hits::switch_cpus6.inst            2                       # number of overall hits
system.l26.overall_hits::switch_cpus6.data        30151                       # number of overall hits
system.l26.overall_hits::total                  30153                       # number of overall hits
system.l26.ReadReq_misses::switch_cpus6.inst           37                       # number of ReadReq misses
system.l26.ReadReq_misses::switch_cpus6.data         6292                       # number of ReadReq misses
system.l26.ReadReq_misses::total                 6329                       # number of ReadReq misses
system.l26.demand_misses::switch_cpus6.inst           37                       # number of demand (read+write) misses
system.l26.demand_misses::switch_cpus6.data         6292                       # number of demand (read+write) misses
system.l26.demand_misses::total                  6329                       # number of demand (read+write) misses
system.l26.overall_misses::switch_cpus6.inst           37                       # number of overall misses
system.l26.overall_misses::switch_cpus6.data         6292                       # number of overall misses
system.l26.overall_misses::total                 6329                       # number of overall misses
system.l26.ReadReq_miss_latency::switch_cpus6.inst     42351545                       # number of ReadReq miss cycles
system.l26.ReadReq_miss_latency::switch_cpus6.data   2898308262                       # number of ReadReq miss cycles
system.l26.ReadReq_miss_latency::total     2940659807                       # number of ReadReq miss cycles
system.l26.demand_miss_latency::switch_cpus6.inst     42351545                       # number of demand (read+write) miss cycles
system.l26.demand_miss_latency::switch_cpus6.data   2898308262                       # number of demand (read+write) miss cycles
system.l26.demand_miss_latency::total      2940659807                       # number of demand (read+write) miss cycles
system.l26.overall_miss_latency::switch_cpus6.inst     42351545                       # number of overall miss cycles
system.l26.overall_miss_latency::switch_cpus6.data   2898308262                       # number of overall miss cycles
system.l26.overall_miss_latency::total     2940659807                       # number of overall miss cycles
system.l26.ReadReq_accesses::switch_cpus6.inst           39                       # number of ReadReq accesses(hits+misses)
system.l26.ReadReq_accesses::switch_cpus6.data        36236                       # number of ReadReq accesses(hits+misses)
system.l26.ReadReq_accesses::total              36275                       # number of ReadReq accesses(hits+misses)
system.l26.Writeback_accesses::writebacks         9530                       # number of Writeback accesses(hits+misses)
system.l26.Writeback_accesses::total             9530                       # number of Writeback accesses(hits+misses)
system.l26.ReadExReq_accesses::switch_cpus6.data          207                       # number of ReadExReq accesses(hits+misses)
system.l26.ReadExReq_accesses::total              207                       # number of ReadExReq accesses(hits+misses)
system.l26.demand_accesses::switch_cpus6.inst           39                       # number of demand (read+write) accesses
system.l26.demand_accesses::switch_cpus6.data        36443                       # number of demand (read+write) accesses
system.l26.demand_accesses::total               36482                       # number of demand (read+write) accesses
system.l26.overall_accesses::switch_cpus6.inst           39                       # number of overall (read+write) accesses
system.l26.overall_accesses::switch_cpus6.data        36443                       # number of overall (read+write) accesses
system.l26.overall_accesses::total              36482                       # number of overall (read+write) accesses
system.l26.ReadReq_miss_rate::switch_cpus6.inst     0.948718                       # miss rate for ReadReq accesses
system.l26.ReadReq_miss_rate::switch_cpus6.data     0.173639                       # miss rate for ReadReq accesses
system.l26.ReadReq_miss_rate::total          0.174473                       # miss rate for ReadReq accesses
system.l26.demand_miss_rate::switch_cpus6.inst     0.948718                       # miss rate for demand accesses
system.l26.demand_miss_rate::switch_cpus6.data     0.172653                       # miss rate for demand accesses
system.l26.demand_miss_rate::total           0.173483                       # miss rate for demand accesses
system.l26.overall_miss_rate::switch_cpus6.inst     0.948718                       # miss rate for overall accesses
system.l26.overall_miss_rate::switch_cpus6.data     0.172653                       # miss rate for overall accesses
system.l26.overall_miss_rate::total          0.173483                       # miss rate for overall accesses
system.l26.ReadReq_avg_miss_latency::switch_cpus6.inst 1144636.351351                       # average ReadReq miss latency
system.l26.ReadReq_avg_miss_latency::switch_cpus6.data 460633.862365                       # average ReadReq miss latency
system.l26.ReadReq_avg_miss_latency::total 464632.612893                       # average ReadReq miss latency
system.l26.demand_avg_miss_latency::switch_cpus6.inst 1144636.351351                       # average overall miss latency
system.l26.demand_avg_miss_latency::switch_cpus6.data 460633.862365                       # average overall miss latency
system.l26.demand_avg_miss_latency::total 464632.612893                       # average overall miss latency
system.l26.overall_avg_miss_latency::switch_cpus6.inst 1144636.351351                       # average overall miss latency
system.l26.overall_avg_miss_latency::switch_cpus6.data 460633.862365                       # average overall miss latency
system.l26.overall_avg_miss_latency::total 464632.612893                       # average overall miss latency
system.l26.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l26.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l26.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l26.blocked::no_targets                      0                       # number of cycles access was blocked
system.l26.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l26.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l26.fast_writes                              0                       # number of fast writes performed
system.l26.cache_copies                             0                       # number of cache copies performed
system.l26.writebacks::writebacks                3701                       # number of writebacks
system.l26.writebacks::total                     3701                       # number of writebacks
system.l26.ReadReq_mshr_misses::switch_cpus6.inst           37                       # number of ReadReq MSHR misses
system.l26.ReadReq_mshr_misses::switch_cpus6.data         6292                       # number of ReadReq MSHR misses
system.l26.ReadReq_mshr_misses::total            6329                       # number of ReadReq MSHR misses
system.l26.demand_mshr_misses::switch_cpus6.inst           37                       # number of demand (read+write) MSHR misses
system.l26.demand_mshr_misses::switch_cpus6.data         6292                       # number of demand (read+write) MSHR misses
system.l26.demand_mshr_misses::total             6329                       # number of demand (read+write) MSHR misses
system.l26.overall_mshr_misses::switch_cpus6.inst           37                       # number of overall MSHR misses
system.l26.overall_mshr_misses::switch_cpus6.data         6292                       # number of overall MSHR misses
system.l26.overall_mshr_misses::total            6329                       # number of overall MSHR misses
system.l26.ReadReq_mshr_miss_latency::switch_cpus6.inst     39692974                       # number of ReadReq MSHR miss cycles
system.l26.ReadReq_mshr_miss_latency::switch_cpus6.data   2446204588                       # number of ReadReq MSHR miss cycles
system.l26.ReadReq_mshr_miss_latency::total   2485897562                       # number of ReadReq MSHR miss cycles
system.l26.demand_mshr_miss_latency::switch_cpus6.inst     39692974                       # number of demand (read+write) MSHR miss cycles
system.l26.demand_mshr_miss_latency::switch_cpus6.data   2446204588                       # number of demand (read+write) MSHR miss cycles
system.l26.demand_mshr_miss_latency::total   2485897562                       # number of demand (read+write) MSHR miss cycles
system.l26.overall_mshr_miss_latency::switch_cpus6.inst     39692974                       # number of overall MSHR miss cycles
system.l26.overall_mshr_miss_latency::switch_cpus6.data   2446204588                       # number of overall MSHR miss cycles
system.l26.overall_mshr_miss_latency::total   2485897562                       # number of overall MSHR miss cycles
system.l26.ReadReq_mshr_miss_rate::switch_cpus6.inst     0.948718                       # mshr miss rate for ReadReq accesses
system.l26.ReadReq_mshr_miss_rate::switch_cpus6.data     0.173639                       # mshr miss rate for ReadReq accesses
system.l26.ReadReq_mshr_miss_rate::total     0.174473                       # mshr miss rate for ReadReq accesses
system.l26.demand_mshr_miss_rate::switch_cpus6.inst     0.948718                       # mshr miss rate for demand accesses
system.l26.demand_mshr_miss_rate::switch_cpus6.data     0.172653                       # mshr miss rate for demand accesses
system.l26.demand_mshr_miss_rate::total      0.173483                       # mshr miss rate for demand accesses
system.l26.overall_mshr_miss_rate::switch_cpus6.inst     0.948718                       # mshr miss rate for overall accesses
system.l26.overall_mshr_miss_rate::switch_cpus6.data     0.172653                       # mshr miss rate for overall accesses
system.l26.overall_mshr_miss_rate::total     0.173483                       # mshr miss rate for overall accesses
system.l26.ReadReq_avg_mshr_miss_latency::switch_cpus6.inst 1072783.081081                       # average ReadReq mshr miss latency
system.l26.ReadReq_avg_mshr_miss_latency::switch_cpus6.data 388780.131596                       # average ReadReq mshr miss latency
system.l26.ReadReq_avg_mshr_miss_latency::total 392778.884816                       # average ReadReq mshr miss latency
system.l26.demand_avg_mshr_miss_latency::switch_cpus6.inst 1072783.081081                       # average overall mshr miss latency
system.l26.demand_avg_mshr_miss_latency::switch_cpus6.data 388780.131596                       # average overall mshr miss latency
system.l26.demand_avg_mshr_miss_latency::total 392778.884816                       # average overall mshr miss latency
system.l26.overall_avg_mshr_miss_latency::switch_cpus6.inst 1072783.081081                       # average overall mshr miss latency
system.l26.overall_avg_mshr_miss_latency::switch_cpus6.data 388780.131596                       # average overall mshr miss latency
system.l26.overall_avg_mshr_miss_latency::total 392778.884816                       # average overall mshr miss latency
system.l26.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l27.replacements                         14336                       # number of replacements
system.l27.tagsinuse                      4095.811280                       # Cycle average of tags in use
system.l27.total_refs                          222284                       # Total number of references to valid blocks.
system.l27.sampled_refs                         18432                       # Sample count of references to valid blocks.
system.l27.avg_refs                         12.059679                       # Average number of references to valid blocks.
system.l27.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l27.occ_blocks::writebacks           53.068607                       # Average occupied blocks per requestor
system.l27.occ_blocks::switch_cpus7.inst     7.881870                       # Average occupied blocks per requestor
system.l27.occ_blocks::switch_cpus7.data  2912.537174                       # Average occupied blocks per requestor
system.l27.occ_blocks::cpu7.data          1122.323629                       # Average occupied blocks per requestor
system.l27.occ_percent::writebacks           0.012956                       # Average percentage of cache occupancy
system.l27.occ_percent::switch_cpus7.inst     0.001924                       # Average percentage of cache occupancy
system.l27.occ_percent::switch_cpus7.data     0.711069                       # Average percentage of cache occupancy
system.l27.occ_percent::cpu7.data            0.274005                       # Average percentage of cache occupancy
system.l27.occ_percent::total                0.999954                       # Average percentage of cache occupancy
system.l27.ReadReq_hits::switch_cpus7.inst            1                       # number of ReadReq hits
system.l27.ReadReq_hits::switch_cpus7.data        39230                       # number of ReadReq hits
system.l27.ReadReq_hits::total                  39231                       # number of ReadReq hits
system.l27.Writeback_hits::writebacks            6884                       # number of Writeback hits
system.l27.Writeback_hits::total                 6884                       # number of Writeback hits
system.l27.ReadExReq_hits::switch_cpus7.data           71                       # number of ReadExReq hits
system.l27.ReadExReq_hits::total                   71                       # number of ReadExReq hits
system.l27.demand_hits::switch_cpus7.inst            1                       # number of demand (read+write) hits
system.l27.demand_hits::switch_cpus7.data        39301                       # number of demand (read+write) hits
system.l27.demand_hits::total                   39302                       # number of demand (read+write) hits
system.l27.overall_hits::switch_cpus7.inst            1                       # number of overall hits
system.l27.overall_hits::switch_cpus7.data        39301                       # number of overall hits
system.l27.overall_hits::total                  39302                       # number of overall hits
system.l27.ReadReq_misses::switch_cpus7.inst           34                       # number of ReadReq misses
system.l27.ReadReq_misses::switch_cpus7.data        14302                       # number of ReadReq misses
system.l27.ReadReq_misses::total                14336                       # number of ReadReq misses
system.l27.demand_misses::switch_cpus7.inst           34                       # number of demand (read+write) misses
system.l27.demand_misses::switch_cpus7.data        14302                       # number of demand (read+write) misses
system.l27.demand_misses::total                 14336                       # number of demand (read+write) misses
system.l27.overall_misses::switch_cpus7.inst           34                       # number of overall misses
system.l27.overall_misses::switch_cpus7.data        14302                       # number of overall misses
system.l27.overall_misses::total                14336                       # number of overall misses
system.l27.ReadReq_miss_latency::switch_cpus7.inst     26400461                       # number of ReadReq miss cycles
system.l27.ReadReq_miss_latency::switch_cpus7.data   6237461646                       # number of ReadReq miss cycles
system.l27.ReadReq_miss_latency::total     6263862107                       # number of ReadReq miss cycles
system.l27.demand_miss_latency::switch_cpus7.inst     26400461                       # number of demand (read+write) miss cycles
system.l27.demand_miss_latency::switch_cpus7.data   6237461646                       # number of demand (read+write) miss cycles
system.l27.demand_miss_latency::total      6263862107                       # number of demand (read+write) miss cycles
system.l27.overall_miss_latency::switch_cpus7.inst     26400461                       # number of overall miss cycles
system.l27.overall_miss_latency::switch_cpus7.data   6237461646                       # number of overall miss cycles
system.l27.overall_miss_latency::total     6263862107                       # number of overall miss cycles
system.l27.ReadReq_accesses::switch_cpus7.inst           35                       # number of ReadReq accesses(hits+misses)
system.l27.ReadReq_accesses::switch_cpus7.data        53532                       # number of ReadReq accesses(hits+misses)
system.l27.ReadReq_accesses::total              53567                       # number of ReadReq accesses(hits+misses)
system.l27.Writeback_accesses::writebacks         6884                       # number of Writeback accesses(hits+misses)
system.l27.Writeback_accesses::total             6884                       # number of Writeback accesses(hits+misses)
system.l27.ReadExReq_accesses::switch_cpus7.data           71                       # number of ReadExReq accesses(hits+misses)
system.l27.ReadExReq_accesses::total               71                       # number of ReadExReq accesses(hits+misses)
system.l27.demand_accesses::switch_cpus7.inst           35                       # number of demand (read+write) accesses
system.l27.demand_accesses::switch_cpus7.data        53603                       # number of demand (read+write) accesses
system.l27.demand_accesses::total               53638                       # number of demand (read+write) accesses
system.l27.overall_accesses::switch_cpus7.inst           35                       # number of overall (read+write) accesses
system.l27.overall_accesses::switch_cpus7.data        53603                       # number of overall (read+write) accesses
system.l27.overall_accesses::total              53638                       # number of overall (read+write) accesses
system.l27.ReadReq_miss_rate::switch_cpus7.inst     0.971429                       # miss rate for ReadReq accesses
system.l27.ReadReq_miss_rate::switch_cpus7.data     0.267167                       # miss rate for ReadReq accesses
system.l27.ReadReq_miss_rate::total          0.267627                       # miss rate for ReadReq accesses
system.l27.demand_miss_rate::switch_cpus7.inst     0.971429                       # miss rate for demand accesses
system.l27.demand_miss_rate::switch_cpus7.data     0.266813                       # miss rate for demand accesses
system.l27.demand_miss_rate::total           0.267273                       # miss rate for demand accesses
system.l27.overall_miss_rate::switch_cpus7.inst     0.971429                       # miss rate for overall accesses
system.l27.overall_miss_rate::switch_cpus7.data     0.266813                       # miss rate for overall accesses
system.l27.overall_miss_rate::total          0.267273                       # miss rate for overall accesses
system.l27.ReadReq_avg_miss_latency::switch_cpus7.inst 776484.147059                       # average ReadReq miss latency
system.l27.ReadReq_avg_miss_latency::switch_cpus7.data 436125.132569                       # average ReadReq miss latency
system.l27.ReadReq_avg_miss_latency::total 436932.345633                       # average ReadReq miss latency
system.l27.demand_avg_miss_latency::switch_cpus7.inst 776484.147059                       # average overall miss latency
system.l27.demand_avg_miss_latency::switch_cpus7.data 436125.132569                       # average overall miss latency
system.l27.demand_avg_miss_latency::total 436932.345633                       # average overall miss latency
system.l27.overall_avg_miss_latency::switch_cpus7.inst 776484.147059                       # average overall miss latency
system.l27.overall_avg_miss_latency::switch_cpus7.data 436125.132569                       # average overall miss latency
system.l27.overall_avg_miss_latency::total 436932.345633                       # average overall miss latency
system.l27.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l27.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l27.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l27.blocked::no_targets                      0                       # number of cycles access was blocked
system.l27.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l27.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l27.fast_writes                              0                       # number of fast writes performed
system.l27.cache_copies                             0                       # number of cache copies performed
system.l27.writebacks::writebacks                2154                       # number of writebacks
system.l27.writebacks::total                     2154                       # number of writebacks
system.l27.ReadReq_mshr_misses::switch_cpus7.inst           34                       # number of ReadReq MSHR misses
system.l27.ReadReq_mshr_misses::switch_cpus7.data        14302                       # number of ReadReq MSHR misses
system.l27.ReadReq_mshr_misses::total           14336                       # number of ReadReq MSHR misses
system.l27.demand_mshr_misses::switch_cpus7.inst           34                       # number of demand (read+write) MSHR misses
system.l27.demand_mshr_misses::switch_cpus7.data        14302                       # number of demand (read+write) MSHR misses
system.l27.demand_mshr_misses::total            14336                       # number of demand (read+write) MSHR misses
system.l27.overall_mshr_misses::switch_cpus7.inst           34                       # number of overall MSHR misses
system.l27.overall_mshr_misses::switch_cpus7.data        14302                       # number of overall MSHR misses
system.l27.overall_mshr_misses::total           14336                       # number of overall MSHR misses
system.l27.ReadReq_mshr_miss_latency::switch_cpus7.inst     23959261                       # number of ReadReq MSHR miss cycles
system.l27.ReadReq_mshr_miss_latency::switch_cpus7.data   5210286858                       # number of ReadReq MSHR miss cycles
system.l27.ReadReq_mshr_miss_latency::total   5234246119                       # number of ReadReq MSHR miss cycles
system.l27.demand_mshr_miss_latency::switch_cpus7.inst     23959261                       # number of demand (read+write) MSHR miss cycles
system.l27.demand_mshr_miss_latency::switch_cpus7.data   5210286858                       # number of demand (read+write) MSHR miss cycles
system.l27.demand_mshr_miss_latency::total   5234246119                       # number of demand (read+write) MSHR miss cycles
system.l27.overall_mshr_miss_latency::switch_cpus7.inst     23959261                       # number of overall MSHR miss cycles
system.l27.overall_mshr_miss_latency::switch_cpus7.data   5210286858                       # number of overall MSHR miss cycles
system.l27.overall_mshr_miss_latency::total   5234246119                       # number of overall MSHR miss cycles
system.l27.ReadReq_mshr_miss_rate::switch_cpus7.inst     0.971429                       # mshr miss rate for ReadReq accesses
system.l27.ReadReq_mshr_miss_rate::switch_cpus7.data     0.267167                       # mshr miss rate for ReadReq accesses
system.l27.ReadReq_mshr_miss_rate::total     0.267627                       # mshr miss rate for ReadReq accesses
system.l27.demand_mshr_miss_rate::switch_cpus7.inst     0.971429                       # mshr miss rate for demand accesses
system.l27.demand_mshr_miss_rate::switch_cpus7.data     0.266813                       # mshr miss rate for demand accesses
system.l27.demand_mshr_miss_rate::total      0.267273                       # mshr miss rate for demand accesses
system.l27.overall_mshr_miss_rate::switch_cpus7.inst     0.971429                       # mshr miss rate for overall accesses
system.l27.overall_mshr_miss_rate::switch_cpus7.data     0.266813                       # mshr miss rate for overall accesses
system.l27.overall_mshr_miss_rate::total     0.267273                       # mshr miss rate for overall accesses
system.l27.ReadReq_avg_mshr_miss_latency::switch_cpus7.inst 704684.147059                       # average ReadReq mshr miss latency
system.l27.ReadReq_avg_mshr_miss_latency::switch_cpus7.data 364304.772619                       # average ReadReq mshr miss latency
system.l27.ReadReq_avg_mshr_miss_latency::total 365112.033970                       # average ReadReq mshr miss latency
system.l27.demand_avg_mshr_miss_latency::switch_cpus7.inst 704684.147059                       # average overall mshr miss latency
system.l27.demand_avg_mshr_miss_latency::switch_cpus7.data 364304.772619                       # average overall mshr miss latency
system.l27.demand_avg_mshr_miss_latency::total 365112.033970                       # average overall mshr miss latency
system.l27.overall_avg_mshr_miss_latency::switch_cpus7.inst 704684.147059                       # average overall mshr miss latency
system.l27.overall_avg_mshr_miss_latency::switch_cpus7.data 364304.772619                       # average overall mshr miss latency
system.l27.overall_avg_mshr_miss_latency::total 365112.033970                       # average overall mshr miss latency
system.l27.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               514.945293                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1012193473                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   516                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1961615.257752                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    39.945293                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          475                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.064015                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.761218                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.825233                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst     12185377                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       12185377                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst     12185377                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        12185377                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst     12185377                       # number of overall hits
system.cpu0.icache.overall_hits::total       12185377                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           52                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           52                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           52                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            52                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           52                       # number of overall misses
system.cpu0.icache.overall_misses::total           52                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst     44482445                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total     44482445                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst     44482445                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total     44482445                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst     44482445                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total     44482445                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst     12185429                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     12185429                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst     12185429                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     12185429                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst     12185429                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     12185429                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000004                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000004                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000004                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000004                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000004                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000004                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 855431.634615                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 855431.634615                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 855431.634615                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 855431.634615                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 855431.634615                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 855431.634615                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst           11                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total           11                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst           11                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total           11                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst           11                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total           11                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           41                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           41                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           41                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           41                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           41                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           41                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst     35972609                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total     35972609                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst     35972609                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total     35972609                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst     35972609                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total     35972609                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000003                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000003                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000003                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000003                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 877380.707317                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 877380.707317                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 877380.707317                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 877380.707317                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 877380.707317                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 877380.707317                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                 40870                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               166568646                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 41126                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs               4050.202937                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   233.149221                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    22.850779                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.910739                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.089261                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data      8382705                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        8382705                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data      7056044                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       7056044                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data        18515                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total        18515                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data        16989                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total        16989                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data     15438749                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        15438749                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data     15438749                       # number of overall hits
system.cpu0.dcache.overall_hits::total       15438749                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data       130792                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       130792                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data          918                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total          918                       # number of WriteReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data       131710                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        131710                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data       131710                       # number of overall misses
system.cpu0.dcache.overall_misses::total       131710                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data  24352005552                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total  24352005552                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::switch_cpus0.data     77432677                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total     77432677                       # number of WriteReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data  24429438229                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total  24429438229                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data  24429438229                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total  24429438229                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data      8513497                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total      8513497                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data      7056962                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      7056962                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data        18515                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total        18515                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data        16989                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total        16989                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data     15570459                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     15570459                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data     15570459                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     15570459                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.015363                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.015363                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.000130                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.000130                       # miss rate for WriteReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.008459                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.008459                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.008459                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.008459                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 186188.800171                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 186188.800171                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::switch_cpus0.data 84349.321351                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 84349.321351                       # average WriteReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 185478.993463                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 185478.993463                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 185478.993463                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 185478.993463                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks        10010                       # number of writebacks
system.cpu0.dcache.writebacks::total            10010                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data        90077                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total        90077                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::switch_cpus0.data          763                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total          763                       # number of WriteReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data        90840                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total        90840                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data        90840                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total        90840                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data        40715                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        40715                       # number of ReadReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::switch_cpus0.data          155                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total          155                       # number of WriteReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data        40870                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        40870                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data        40870                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        40870                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data   5997396504                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total   5997396504                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::switch_cpus0.data      9991663                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total      9991663                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data   6007388167                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total   6007388167                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data   6007388167                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total   6007388167                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.004782                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.004782                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::switch_cpus0.data     0.000022                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.000022                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.002625                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.002625                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.002625                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.002625                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 147301.891293                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 147301.891293                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus0.data 64462.341935                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 64462.341935                       # average WriteReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 146987.721238                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 146987.721238                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 146987.721238                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 146987.721238                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               518.952509                       # Cycle average of tags in use
system.cpu1.icache.total_refs              1013104077                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   520                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              1948277.071154                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    36.952509                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          482                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.059219                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.772436                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.831655                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst     11779926                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       11779926                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst     11779926                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        11779926                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst     11779926                       # number of overall hits
system.cpu1.icache.overall_hits::total       11779926                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           52                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           52                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           52                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            52                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           52                       # number of overall misses
system.cpu1.icache.overall_misses::total           52                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst     45354177                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total     45354177                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst     45354177                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total     45354177                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst     45354177                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total     45354177                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst     11779978                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     11779978                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst     11779978                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     11779978                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst     11779978                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     11779978                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000004                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000004                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000004                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000004                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000004                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000004                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 872195.711538                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 872195.711538                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 872195.711538                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 872195.711538                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 872195.711538                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 872195.711538                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst           14                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total           14                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst           14                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total           14                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst           14                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total           14                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           38                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           38                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           38                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           38                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           38                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           38                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst     30344810                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total     30344810                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst     30344810                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total     30344810                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst     30344810                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total     30344810                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000003                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000003                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000003                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000003                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 798547.631579                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 798547.631579                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 798547.631579                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 798547.631579                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 798547.631579                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 798547.631579                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                 54290                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               172353972                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                 54546                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs               3159.791222                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   233.955787                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    22.044213                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.913890                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.086110                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data      8307270                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        8307270                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data      7025214                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       7025214                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data        17280                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        17280                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data        16168                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        16168                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data     15332484                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        15332484                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data     15332484                       # number of overall hits
system.cpu1.dcache.overall_hits::total       15332484                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data       185426                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       185426                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data         5469                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total         5469                       # number of WriteReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data       190895                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        190895                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data       190895                       # number of overall misses
system.cpu1.dcache.overall_misses::total       190895                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data  43924008940                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total  43924008940                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::switch_cpus1.data   2146464886                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total   2146464886                       # number of WriteReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data  46070473826                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total  46070473826                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data  46070473826                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total  46070473826                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data      8492696                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      8492696                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data      7030683                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      7030683                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data        17280                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total        17280                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data        16168                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        16168                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data     15523379                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     15523379                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data     15523379                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     15523379                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.021834                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.021834                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.000778                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.000778                       # miss rate for WriteReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.012297                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.012297                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.012297                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.012297                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 236881.607434                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 236881.607434                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::switch_cpus1.data 392478.494423                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 392478.494423                       # average WriteReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 241339.342707                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 241339.342707                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 241339.342707                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 241339.342707                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets     15509120                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets             88                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets       176240                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks        23009                       # number of writebacks
system.cpu1.dcache.writebacks::total            23009                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data       131290                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total       131290                       # number of ReadReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::switch_cpus1.data         5315                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total         5315                       # number of WriteReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data       136605                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total       136605                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data       136605                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total       136605                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data        54136                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        54136                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::switch_cpus1.data          154                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total          154                       # number of WriteReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data        54290                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total        54290                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data        54290                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total        54290                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data   9711050991                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total   9711050991                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::switch_cpus1.data     12019396                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total     12019396                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data   9723070387                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total   9723070387                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data   9723070387                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total   9723070387                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.006374                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.006374                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::switch_cpus1.data     0.000022                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.000022                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.003497                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.003497                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.003497                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.003497                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 179382.499464                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 179382.499464                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus1.data 78048.025974                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 78048.025974                       # average WriteReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 179095.052256                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 179095.052256                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 179095.052256                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 179095.052256                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.icache.replacements                     2                       # number of replacements
system.cpu2.icache.tagsinuse               558.603218                       # Cycle average of tags in use
system.cpu2.icache.total_refs               932129525                       # Total number of references to valid blocks.
system.cpu2.icache.sampled_refs                   562                       # Sample count of references to valid blocks.
system.cpu2.icache.avg_refs              1658593.460854                       # Average number of references to valid blocks.
system.cpu2.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.occ_blocks::switch_cpus2.inst    33.442136                       # Average occupied blocks per requestor
system.cpu2.icache.occ_blocks::cpu2.inst   525.161082                       # Average occupied blocks per requestor
system.cpu2.icache.occ_percent::switch_cpus2.inst     0.053593                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::cpu2.inst     0.841604                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::total        0.895197                       # Average percentage of cache occupancy
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst     11984493                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total       11984493                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst     11984493                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total        11984493                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst     11984493                       # number of overall hits
system.cpu2.icache.overall_hits::total       11984493                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst           43                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total           43                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst           43                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total            43                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst           43                       # number of overall misses
system.cpu2.icache.overall_misses::total           43                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst     28012417                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total     28012417                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst     28012417                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total     28012417                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst     28012417                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total     28012417                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst     11984536                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total     11984536                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst     11984536                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total     11984536                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst     11984536                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total     11984536                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.000004                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000004                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.000004                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000004                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.000004                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000004                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst 651451.558140                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 651451.558140                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst 651451.558140                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 651451.558140                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst 651451.558140                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 651451.558140                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::switch_cpus2.inst            8                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total            8                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::switch_cpus2.inst            8                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total            8                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::switch_cpus2.inst            8                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total            8                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst           35                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           35                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst           35                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           35                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst           35                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           35                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst     24338787                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total     24338787                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst     24338787                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total     24338787                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst     24338787                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total     24338787                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.000003                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000003                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.000003                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000003                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 695393.914286                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 695393.914286                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst 695393.914286                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 695393.914286                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst 695393.914286                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 695393.914286                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.replacements                 53654                       # number of replacements
system.cpu2.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu2.dcache.total_refs               224366617                       # Total number of references to valid blocks.
system.cpu2.dcache.sampled_refs                 53910                       # Sample count of references to valid blocks.
system.cpu2.dcache.avg_refs               4161.873808                       # Average number of references to valid blocks.
system.cpu2.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.occ_blocks::switch_cpus2.data   203.041622                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_blocks::cpu2.data    52.958378                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_percent::switch_cpus2.data     0.793131                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::cpu2.data     0.206869                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data     17592153                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total       17592153                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data      3400616                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total       3400616                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data         8046                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total         8046                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data         7982                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total         7982                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data     20992769                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total        20992769                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data     20992769                       # number of overall hits
system.cpu2.dcache.overall_hits::total       20992769                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data       184315                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total       184315                       # number of ReadReq misses
system.cpu2.dcache.WriteReq_misses::switch_cpus2.data          371                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total          371                       # number of WriteReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data       184686                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total        184686                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data       184686                       # number of overall misses
system.cpu2.dcache.overall_misses::total       184686                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data  41916747117                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total  41916747117                       # number of ReadReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::switch_cpus2.data     32386217                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total     32386217                       # number of WriteReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data  41949133334                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total  41949133334                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data  41949133334                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total  41949133334                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data     17776468                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total     17776468                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data      3400987                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total      3400987                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data         8046                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total         8046                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data         7982                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total         7982                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data     21177455                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     21177455                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data     21177455                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     21177455                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.010368                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.010368                       # miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_miss_rate::switch_cpus2.data     0.000109                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.000109                       # miss rate for WriteReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.008721                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.008721                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.008721                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.008721                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 227419.076673                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 227419.076673                       # average ReadReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::switch_cpus2.data 87294.385445                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 87294.385445                       # average WriteReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 227137.592097                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 227137.592097                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 227137.592097                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 227137.592097                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks         6885                       # number of writebacks
system.cpu2.dcache.writebacks::total             6885                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data       130736                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total       130736                       # number of ReadReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::switch_cpus2.data          296                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total          296                       # number of WriteReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data       131032                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total       131032                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data       131032                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total       131032                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data        53579                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total        53579                       # number of ReadReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::switch_cpus2.data           75                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total           75                       # number of WriteReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data        53654                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total        53654                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data        53654                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total        53654                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data   8898144298                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total   8898144298                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::switch_cpus2.data      4941483                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total      4941483                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data   8903085781                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total   8903085781                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data   8903085781                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total   8903085781                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.003014                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.003014                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::switch_cpus2.data     0.000022                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.000022                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.002534                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.002534                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.002534                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.002534                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 166075.221598                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 166075.221598                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus2.data 65886.440000                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 65886.440000                       # average WriteReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 165935.173165                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 165935.173165                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 165935.173165                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 165935.173165                       # average overall mshr miss latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dtb.inst_hits                           0                       # ITB inst hits
system.cpu3.dtb.inst_misses                         0                       # ITB inst misses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.itb.inst_hits                           0                       # ITB inst hits
system.cpu3.itb.inst_misses                         0                       # ITB inst misses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                           0                       # number of integer instructions
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_mem_refs                            0                       # number of memory refs
system.cpu3.num_load_insts                          0                       # Number of load instructions
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_busy_cycles                         0                       # Number of busy cycles
system.cpu3.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                           0                       # Percentage of idle cycles
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tagsinuse               519.126296                       # Cycle average of tags in use
system.cpu3.icache.total_refs              1013114284                       # Total number of references to valid blocks.
system.cpu3.icache.sampled_refs                   520                       # Sample count of references to valid blocks.
system.cpu3.icache.avg_refs              1948296.700000                       # Average number of references to valid blocks.
system.cpu3.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.occ_blocks::switch_cpus3.inst    37.126296                       # Average occupied blocks per requestor
system.cpu3.icache.occ_blocks::cpu3.inst          482                       # Average occupied blocks per requestor
system.cpu3.icache.occ_percent::switch_cpus3.inst     0.059497                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::cpu3.inst     0.772436                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::total        0.831933                       # Average percentage of cache occupancy
system.cpu3.icache.ReadReq_hits::switch_cpus3.inst     11790133                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total       11790133                       # number of ReadReq hits
system.cpu3.icache.demand_hits::switch_cpus3.inst     11790133                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total        11790133                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::switch_cpus3.inst     11790133                       # number of overall hits
system.cpu3.icache.overall_hits::total       11790133                       # number of overall hits
system.cpu3.icache.ReadReq_misses::switch_cpus3.inst           52                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total           52                       # number of ReadReq misses
system.cpu3.icache.demand_misses::switch_cpus3.inst           52                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total            52                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::switch_cpus3.inst           52                       # number of overall misses
system.cpu3.icache.overall_misses::total           52                       # number of overall misses
system.cpu3.icache.ReadReq_miss_latency::switch_cpus3.inst     50970990                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total     50970990                       # number of ReadReq miss cycles
system.cpu3.icache.demand_miss_latency::switch_cpus3.inst     50970990                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total     50970990                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::switch_cpus3.inst     50970990                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total     50970990                       # number of overall miss cycles
system.cpu3.icache.ReadReq_accesses::switch_cpus3.inst     11790185                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total     11790185                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::switch_cpus3.inst     11790185                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total     11790185                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::switch_cpus3.inst     11790185                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total     11790185                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::switch_cpus3.inst     0.000004                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000004                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::switch_cpus3.inst     0.000004                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000004                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::switch_cpus3.inst     0.000004                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000004                       # miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_miss_latency::switch_cpus3.inst 980211.346154                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 980211.346154                       # average ReadReq miss latency
system.cpu3.icache.demand_avg_miss_latency::switch_cpus3.inst 980211.346154                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 980211.346154                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::switch_cpus3.inst 980211.346154                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 980211.346154                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.ReadReq_mshr_hits::switch_cpus3.inst           14                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total           14                       # number of ReadReq MSHR hits
system.cpu3.icache.demand_mshr_hits::switch_cpus3.inst           14                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total           14                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::switch_cpus3.inst           14                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total           14                       # number of overall MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::switch_cpus3.inst           38                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total           38                       # number of ReadReq MSHR misses
system.cpu3.icache.demand_mshr_misses::switch_cpus3.inst           38                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total           38                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::switch_cpus3.inst           38                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total           38                       # number of overall MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::switch_cpus3.inst     33379338                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total     33379338                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::switch_cpus3.inst     33379338                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total     33379338                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::switch_cpus3.inst     33379338                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total     33379338                       # number of overall MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.demand_mshr_miss_rate::switch_cpus3.inst     0.000003                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000003                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::switch_cpus3.inst     0.000003                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000003                       # mshr miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 878403.631579                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 878403.631579                       # average ReadReq mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::switch_cpus3.inst 878403.631579                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 878403.631579                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::switch_cpus3.inst 878403.631579                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 878403.631579                       # average overall mshr miss latency
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dcache.replacements                 54323                       # number of replacements
system.cpu3.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu3.dcache.total_refs               172369274                       # Total number of references to valid blocks.
system.cpu3.dcache.sampled_refs                 54579                       # Sample count of references to valid blocks.
system.cpu3.dcache.avg_refs               3158.161088                       # Average number of references to valid blocks.
system.cpu3.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.occ_blocks::switch_cpus3.data   233.956707                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_blocks::cpu3.data    22.043293                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_percent::switch_cpus3.data     0.913893                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::cpu3.data     0.086107                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu3.dcache.ReadReq_hits::switch_cpus3.data      8316112                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total        8316112                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::switch_cpus3.data      7031592                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total       7031592                       # number of WriteReq hits
system.cpu3.dcache.LoadLockedReq_hits::switch_cpus3.data        17348                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total        17348                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::switch_cpus3.data        16182                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total        16182                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::switch_cpus3.data     15347704                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total        15347704                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::switch_cpus3.data     15347704                       # number of overall hits
system.cpu3.dcache.overall_hits::total       15347704                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::switch_cpus3.data       185916                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total       185916                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::switch_cpus3.data         5493                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total         5493                       # number of WriteReq misses
system.cpu3.dcache.demand_misses::switch_cpus3.data       191409                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total        191409                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::switch_cpus3.data       191409                       # number of overall misses
system.cpu3.dcache.overall_misses::total       191409                       # number of overall misses
system.cpu3.dcache.ReadReq_miss_latency::switch_cpus3.data  43773592976                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total  43773592976                       # number of ReadReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::switch_cpus3.data   2134924490                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total   2134924490                       # number of WriteReq miss cycles
system.cpu3.dcache.demand_miss_latency::switch_cpus3.data  45908517466                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total  45908517466                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::switch_cpus3.data  45908517466                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total  45908517466                       # number of overall miss cycles
system.cpu3.dcache.ReadReq_accesses::switch_cpus3.data      8502028                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total      8502028                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::switch_cpus3.data      7037085                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total      7037085                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::switch_cpus3.data        17348                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total        17348                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::switch_cpus3.data        16182                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total        16182                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::switch_cpus3.data     15539113                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total     15539113                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::switch_cpus3.data     15539113                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total     15539113                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::switch_cpus3.data     0.021867                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.021867                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::switch_cpus3.data     0.000781                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.000781                       # miss rate for WriteReq accesses
system.cpu3.dcache.demand_miss_rate::switch_cpus3.data     0.012318                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.012318                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::switch_cpus3.data     0.012318                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.012318                       # miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::switch_cpus3.data 235448.229179                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 235448.229179                       # average ReadReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::switch_cpus3.data 388662.750774                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 388662.750774                       # average WriteReq miss latency
system.cpu3.dcache.demand_avg_miss_latency::switch_cpus3.data 239845.135109                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 239845.135109                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::switch_cpus3.data 239845.135109                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 239845.135109                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets     16536078                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets             87                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets 190069.862069                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks        22993                       # number of writebacks
system.cpu3.dcache.writebacks::total            22993                       # number of writebacks
system.cpu3.dcache.ReadReq_mshr_hits::switch_cpus3.data       131749                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total       131749                       # number of ReadReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::switch_cpus3.data         5337                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total         5337                       # number of WriteReq MSHR hits
system.cpu3.dcache.demand_mshr_hits::switch_cpus3.data       137086                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total       137086                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::switch_cpus3.data       137086                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total       137086                       # number of overall MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::switch_cpus3.data        54167                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total        54167                       # number of ReadReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::switch_cpus3.data          156                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total          156                       # number of WriteReq MSHR misses
system.cpu3.dcache.demand_mshr_misses::switch_cpus3.data        54323                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total        54323                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::switch_cpus3.data        54323                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total        54323                       # number of overall MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::switch_cpus3.data   9620508468                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total   9620508468                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::switch_cpus3.data     13527687                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total     13527687                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::switch_cpus3.data   9634036155                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total   9634036155                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::switch_cpus3.data   9634036155                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total   9634036155                       # number of overall MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::switch_cpus3.data     0.006371                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.006371                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::switch_cpus3.data     0.000022                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.000022                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.demand_mshr_miss_rate::switch_cpus3.data     0.003496                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.003496                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::switch_cpus3.data     0.003496                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.003496                       # mshr miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 177608.294127                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 177608.294127                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus3.data 86715.942308                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 86715.942308                       # average WriteReq mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::switch_cpus3.data 177347.277488                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 177347.277488                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::switch_cpus3.data 177347.277488                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 177347.277488                       # average overall mshr miss latency
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu4.dtb.inst_hits                           0                       # ITB inst hits
system.cpu4.dtb.inst_misses                         0                       # ITB inst misses
system.cpu4.dtb.read_hits                           0                       # DTB read hits
system.cpu4.dtb.read_misses                         0                       # DTB read misses
system.cpu4.dtb.write_hits                          0                       # DTB write hits
system.cpu4.dtb.write_misses                        0                       # DTB write misses
system.cpu4.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu4.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu4.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu4.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu4.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu4.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu4.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu4.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu4.dtb.read_accesses                       0                       # DTB read accesses
system.cpu4.dtb.write_accesses                      0                       # DTB write accesses
system.cpu4.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu4.dtb.hits                                0                       # DTB hits
system.cpu4.dtb.misses                              0                       # DTB misses
system.cpu4.dtb.accesses                            0                       # DTB accesses
system.cpu4.itb.inst_hits                           0                       # ITB inst hits
system.cpu4.itb.inst_misses                         0                       # ITB inst misses
system.cpu4.itb.read_hits                           0                       # DTB read hits
system.cpu4.itb.read_misses                         0                       # DTB read misses
system.cpu4.itb.write_hits                          0                       # DTB write hits
system.cpu4.itb.write_misses                        0                       # DTB write misses
system.cpu4.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu4.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu4.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu4.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu4.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu4.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu4.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu4.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu4.itb.read_accesses                       0                       # DTB read accesses
system.cpu4.itb.write_accesses                      0                       # DTB write accesses
system.cpu4.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu4.itb.hits                                0                       # DTB hits
system.cpu4.itb.misses                              0                       # DTB misses
system.cpu4.itb.accesses                            0                       # DTB accesses
system.cpu4.numCycles                               0                       # number of cpu cycles simulated
system.cpu4.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu4.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu4.committedInsts                          0                       # Number of instructions committed
system.cpu4.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu4.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu4.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu4.num_func_calls                          0                       # number of times a function call or return occured
system.cpu4.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu4.num_int_insts                           0                       # number of integer instructions
system.cpu4.num_fp_insts                            0                       # number of float instructions
system.cpu4.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu4.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu4.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu4.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu4.num_mem_refs                            0                       # number of memory refs
system.cpu4.num_load_insts                          0                       # Number of load instructions
system.cpu4.num_store_insts                         0                       # Number of store instructions
system.cpu4.num_idle_cycles                         0                       # Number of idle cycles
system.cpu4.num_busy_cycles                         0                       # Number of busy cycles
system.cpu4.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu4.idle_fraction                           0                       # Percentage of idle cycles
system.cpu4.icache.replacements                     0                       # number of replacements
system.cpu4.icache.tagsinuse               518.991518                       # Cycle average of tags in use
system.cpu4.icache.total_refs              1013108530                       # Total number of references to valid blocks.
system.cpu4.icache.sampled_refs                   520                       # Sample count of references to valid blocks.
system.cpu4.icache.avg_refs              1948285.634615                       # Average number of references to valid blocks.
system.cpu4.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu4.icache.occ_blocks::switch_cpus4.inst    36.991518                       # Average occupied blocks per requestor
system.cpu4.icache.occ_blocks::cpu4.inst          482                       # Average occupied blocks per requestor
system.cpu4.icache.occ_percent::switch_cpus4.inst     0.059281                       # Average percentage of cache occupancy
system.cpu4.icache.occ_percent::cpu4.inst     0.772436                       # Average percentage of cache occupancy
system.cpu4.icache.occ_percent::total        0.831717                       # Average percentage of cache occupancy
system.cpu4.icache.ReadReq_hits::switch_cpus4.inst     11784379                       # number of ReadReq hits
system.cpu4.icache.ReadReq_hits::total       11784379                       # number of ReadReq hits
system.cpu4.icache.demand_hits::switch_cpus4.inst     11784379                       # number of demand (read+write) hits
system.cpu4.icache.demand_hits::total        11784379                       # number of demand (read+write) hits
system.cpu4.icache.overall_hits::switch_cpus4.inst     11784379                       # number of overall hits
system.cpu4.icache.overall_hits::total       11784379                       # number of overall hits
system.cpu4.icache.ReadReq_misses::switch_cpus4.inst           51                       # number of ReadReq misses
system.cpu4.icache.ReadReq_misses::total           51                       # number of ReadReq misses
system.cpu4.icache.demand_misses::switch_cpus4.inst           51                       # number of demand (read+write) misses
system.cpu4.icache.demand_misses::total            51                       # number of demand (read+write) misses
system.cpu4.icache.overall_misses::switch_cpus4.inst           51                       # number of overall misses
system.cpu4.icache.overall_misses::total           51                       # number of overall misses
system.cpu4.icache.ReadReq_miss_latency::switch_cpus4.inst     44550202                       # number of ReadReq miss cycles
system.cpu4.icache.ReadReq_miss_latency::total     44550202                       # number of ReadReq miss cycles
system.cpu4.icache.demand_miss_latency::switch_cpus4.inst     44550202                       # number of demand (read+write) miss cycles
system.cpu4.icache.demand_miss_latency::total     44550202                       # number of demand (read+write) miss cycles
system.cpu4.icache.overall_miss_latency::switch_cpus4.inst     44550202                       # number of overall miss cycles
system.cpu4.icache.overall_miss_latency::total     44550202                       # number of overall miss cycles
system.cpu4.icache.ReadReq_accesses::switch_cpus4.inst     11784430                       # number of ReadReq accesses(hits+misses)
system.cpu4.icache.ReadReq_accesses::total     11784430                       # number of ReadReq accesses(hits+misses)
system.cpu4.icache.demand_accesses::switch_cpus4.inst     11784430                       # number of demand (read+write) accesses
system.cpu4.icache.demand_accesses::total     11784430                       # number of demand (read+write) accesses
system.cpu4.icache.overall_accesses::switch_cpus4.inst     11784430                       # number of overall (read+write) accesses
system.cpu4.icache.overall_accesses::total     11784430                       # number of overall (read+write) accesses
system.cpu4.icache.ReadReq_miss_rate::switch_cpus4.inst     0.000004                       # miss rate for ReadReq accesses
system.cpu4.icache.ReadReq_miss_rate::total     0.000004                       # miss rate for ReadReq accesses
system.cpu4.icache.demand_miss_rate::switch_cpus4.inst     0.000004                       # miss rate for demand accesses
system.cpu4.icache.demand_miss_rate::total     0.000004                       # miss rate for demand accesses
system.cpu4.icache.overall_miss_rate::switch_cpus4.inst     0.000004                       # miss rate for overall accesses
system.cpu4.icache.overall_miss_rate::total     0.000004                       # miss rate for overall accesses
system.cpu4.icache.ReadReq_avg_miss_latency::switch_cpus4.inst 873533.372549                       # average ReadReq miss latency
system.cpu4.icache.ReadReq_avg_miss_latency::total 873533.372549                       # average ReadReq miss latency
system.cpu4.icache.demand_avg_miss_latency::switch_cpus4.inst 873533.372549                       # average overall miss latency
system.cpu4.icache.demand_avg_miss_latency::total 873533.372549                       # average overall miss latency
system.cpu4.icache.overall_avg_miss_latency::switch_cpus4.inst 873533.372549                       # average overall miss latency
system.cpu4.icache.overall_avg_miss_latency::total 873533.372549                       # average overall miss latency
system.cpu4.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu4.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu4.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu4.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu4.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu4.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu4.icache.fast_writes                      0                       # number of fast writes performed
system.cpu4.icache.cache_copies                     0                       # number of cache copies performed
system.cpu4.icache.ReadReq_mshr_hits::switch_cpus4.inst           13                       # number of ReadReq MSHR hits
system.cpu4.icache.ReadReq_mshr_hits::total           13                       # number of ReadReq MSHR hits
system.cpu4.icache.demand_mshr_hits::switch_cpus4.inst           13                       # number of demand (read+write) MSHR hits
system.cpu4.icache.demand_mshr_hits::total           13                       # number of demand (read+write) MSHR hits
system.cpu4.icache.overall_mshr_hits::switch_cpus4.inst           13                       # number of overall MSHR hits
system.cpu4.icache.overall_mshr_hits::total           13                       # number of overall MSHR hits
system.cpu4.icache.ReadReq_mshr_misses::switch_cpus4.inst           38                       # number of ReadReq MSHR misses
system.cpu4.icache.ReadReq_mshr_misses::total           38                       # number of ReadReq MSHR misses
system.cpu4.icache.demand_mshr_misses::switch_cpus4.inst           38                       # number of demand (read+write) MSHR misses
system.cpu4.icache.demand_mshr_misses::total           38                       # number of demand (read+write) MSHR misses
system.cpu4.icache.overall_mshr_misses::switch_cpus4.inst           38                       # number of overall MSHR misses
system.cpu4.icache.overall_mshr_misses::total           38                       # number of overall MSHR misses
system.cpu4.icache.ReadReq_mshr_miss_latency::switch_cpus4.inst     30684162                       # number of ReadReq MSHR miss cycles
system.cpu4.icache.ReadReq_mshr_miss_latency::total     30684162                       # number of ReadReq MSHR miss cycles
system.cpu4.icache.demand_mshr_miss_latency::switch_cpus4.inst     30684162                       # number of demand (read+write) MSHR miss cycles
system.cpu4.icache.demand_mshr_miss_latency::total     30684162                       # number of demand (read+write) MSHR miss cycles
system.cpu4.icache.overall_mshr_miss_latency::switch_cpus4.inst     30684162                       # number of overall MSHR miss cycles
system.cpu4.icache.overall_mshr_miss_latency::total     30684162                       # number of overall MSHR miss cycles
system.cpu4.icache.ReadReq_mshr_miss_rate::switch_cpus4.inst     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu4.icache.ReadReq_mshr_miss_rate::total     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu4.icache.demand_mshr_miss_rate::switch_cpus4.inst     0.000003                       # mshr miss rate for demand accesses
system.cpu4.icache.demand_mshr_miss_rate::total     0.000003                       # mshr miss rate for demand accesses
system.cpu4.icache.overall_mshr_miss_rate::switch_cpus4.inst     0.000003                       # mshr miss rate for overall accesses
system.cpu4.icache.overall_mshr_miss_rate::total     0.000003                       # mshr miss rate for overall accesses
system.cpu4.icache.ReadReq_avg_mshr_miss_latency::switch_cpus4.inst 807477.947368                       # average ReadReq mshr miss latency
system.cpu4.icache.ReadReq_avg_mshr_miss_latency::total 807477.947368                       # average ReadReq mshr miss latency
system.cpu4.icache.demand_avg_mshr_miss_latency::switch_cpus4.inst 807477.947368                       # average overall mshr miss latency
system.cpu4.icache.demand_avg_mshr_miss_latency::total 807477.947368                       # average overall mshr miss latency
system.cpu4.icache.overall_avg_mshr_miss_latency::switch_cpus4.inst 807477.947368                       # average overall mshr miss latency
system.cpu4.icache.overall_avg_mshr_miss_latency::total 807477.947368                       # average overall mshr miss latency
system.cpu4.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu4.dcache.replacements                 54285                       # number of replacements
system.cpu4.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu4.dcache.total_refs               172365610                       # Total number of references to valid blocks.
system.cpu4.dcache.sampled_refs                 54541                       # Sample count of references to valid blocks.
system.cpu4.dcache.avg_refs               3160.294274                       # Average number of references to valid blocks.
system.cpu4.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu4.dcache.occ_blocks::switch_cpus4.data   233.955619                       # Average occupied blocks per requestor
system.cpu4.dcache.occ_blocks::cpu4.data    22.044381                       # Average occupied blocks per requestor
system.cpu4.dcache.occ_percent::switch_cpus4.data     0.913889                       # Average percentage of cache occupancy
system.cpu4.dcache.occ_percent::cpu4.data     0.086111                       # Average percentage of cache occupancy
system.cpu4.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu4.dcache.ReadReq_hits::switch_cpus4.data      8313875                       # number of ReadReq hits
system.cpu4.dcache.ReadReq_hits::total        8313875                       # number of ReadReq hits
system.cpu4.dcache.WriteReq_hits::switch_cpus4.data      7030311                       # number of WriteReq hits
system.cpu4.dcache.WriteReq_hits::total       7030311                       # number of WriteReq hits
system.cpu4.dcache.LoadLockedReq_hits::switch_cpus4.data        17204                       # number of LoadLockedReq hits
system.cpu4.dcache.LoadLockedReq_hits::total        17204                       # number of LoadLockedReq hits
system.cpu4.dcache.StoreCondReq_hits::switch_cpus4.data        16180                       # number of StoreCondReq hits
system.cpu4.dcache.StoreCondReq_hits::total        16180                       # number of StoreCondReq hits
system.cpu4.dcache.demand_hits::switch_cpus4.data     15344186                       # number of demand (read+write) hits
system.cpu4.dcache.demand_hits::total        15344186                       # number of demand (read+write) hits
system.cpu4.dcache.overall_hits::switch_cpus4.data     15344186                       # number of overall hits
system.cpu4.dcache.overall_hits::total       15344186                       # number of overall hits
system.cpu4.dcache.ReadReq_misses::switch_cpus4.data       185594                       # number of ReadReq misses
system.cpu4.dcache.ReadReq_misses::total       185594                       # number of ReadReq misses
system.cpu4.dcache.WriteReq_misses::switch_cpus4.data         5479                       # number of WriteReq misses
system.cpu4.dcache.WriteReq_misses::total         5479                       # number of WriteReq misses
system.cpu4.dcache.demand_misses::switch_cpus4.data       191073                       # number of demand (read+write) misses
system.cpu4.dcache.demand_misses::total        191073                       # number of demand (read+write) misses
system.cpu4.dcache.overall_misses::switch_cpus4.data       191073                       # number of overall misses
system.cpu4.dcache.overall_misses::total       191073                       # number of overall misses
system.cpu4.dcache.ReadReq_miss_latency::switch_cpus4.data  43787712479                       # number of ReadReq miss cycles
system.cpu4.dcache.ReadReq_miss_latency::total  43787712479                       # number of ReadReq miss cycles
system.cpu4.dcache.WriteReq_miss_latency::switch_cpus4.data   2083034464                       # number of WriteReq miss cycles
system.cpu4.dcache.WriteReq_miss_latency::total   2083034464                       # number of WriteReq miss cycles
system.cpu4.dcache.demand_miss_latency::switch_cpus4.data  45870746943                       # number of demand (read+write) miss cycles
system.cpu4.dcache.demand_miss_latency::total  45870746943                       # number of demand (read+write) miss cycles
system.cpu4.dcache.overall_miss_latency::switch_cpus4.data  45870746943                       # number of overall miss cycles
system.cpu4.dcache.overall_miss_latency::total  45870746943                       # number of overall miss cycles
system.cpu4.dcache.ReadReq_accesses::switch_cpus4.data      8499469                       # number of ReadReq accesses(hits+misses)
system.cpu4.dcache.ReadReq_accesses::total      8499469                       # number of ReadReq accesses(hits+misses)
system.cpu4.dcache.WriteReq_accesses::switch_cpus4.data      7035790                       # number of WriteReq accesses(hits+misses)
system.cpu4.dcache.WriteReq_accesses::total      7035790                       # number of WriteReq accesses(hits+misses)
system.cpu4.dcache.LoadLockedReq_accesses::switch_cpus4.data        17204                       # number of LoadLockedReq accesses(hits+misses)
system.cpu4.dcache.LoadLockedReq_accesses::total        17204                       # number of LoadLockedReq accesses(hits+misses)
system.cpu4.dcache.StoreCondReq_accesses::switch_cpus4.data        16180                       # number of StoreCondReq accesses(hits+misses)
system.cpu4.dcache.StoreCondReq_accesses::total        16180                       # number of StoreCondReq accesses(hits+misses)
system.cpu4.dcache.demand_accesses::switch_cpus4.data     15535259                       # number of demand (read+write) accesses
system.cpu4.dcache.demand_accesses::total     15535259                       # number of demand (read+write) accesses
system.cpu4.dcache.overall_accesses::switch_cpus4.data     15535259                       # number of overall (read+write) accesses
system.cpu4.dcache.overall_accesses::total     15535259                       # number of overall (read+write) accesses
system.cpu4.dcache.ReadReq_miss_rate::switch_cpus4.data     0.021836                       # miss rate for ReadReq accesses
system.cpu4.dcache.ReadReq_miss_rate::total     0.021836                       # miss rate for ReadReq accesses
system.cpu4.dcache.WriteReq_miss_rate::switch_cpus4.data     0.000779                       # miss rate for WriteReq accesses
system.cpu4.dcache.WriteReq_miss_rate::total     0.000779                       # miss rate for WriteReq accesses
system.cpu4.dcache.demand_miss_rate::switch_cpus4.data     0.012299                       # miss rate for demand accesses
system.cpu4.dcache.demand_miss_rate::total     0.012299                       # miss rate for demand accesses
system.cpu4.dcache.overall_miss_rate::switch_cpus4.data     0.012299                       # miss rate for overall accesses
system.cpu4.dcache.overall_miss_rate::total     0.012299                       # miss rate for overall accesses
system.cpu4.dcache.ReadReq_avg_miss_latency::switch_cpus4.data 235932.802133                       # average ReadReq miss latency
system.cpu4.dcache.ReadReq_avg_miss_latency::total 235932.802133                       # average ReadReq miss latency
system.cpu4.dcache.WriteReq_avg_miss_latency::switch_cpus4.data 380185.154955                       # average WriteReq miss latency
system.cpu4.dcache.WriteReq_avg_miss_latency::total 380185.154955                       # average WriteReq miss latency
system.cpu4.dcache.demand_avg_miss_latency::switch_cpus4.data 240069.224553                       # average overall miss latency
system.cpu4.dcache.demand_avg_miss_latency::total 240069.224553                       # average overall miss latency
system.cpu4.dcache.overall_avg_miss_latency::switch_cpus4.data 240069.224553                       # average overall miss latency
system.cpu4.dcache.overall_avg_miss_latency::total 240069.224553                       # average overall miss latency
system.cpu4.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu4.dcache.blocked_cycles::no_targets     16470101                       # number of cycles access was blocked
system.cpu4.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu4.dcache.blocked::no_targets             88                       # number of cycles access was blocked
system.cpu4.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu4.dcache.avg_blocked_cycles::no_targets 187160.238636                       # average number of cycles each access was blocked
system.cpu4.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu4.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu4.dcache.writebacks::writebacks        22996                       # number of writebacks
system.cpu4.dcache.writebacks::total            22996                       # number of writebacks
system.cpu4.dcache.ReadReq_mshr_hits::switch_cpus4.data       131465                       # number of ReadReq MSHR hits
system.cpu4.dcache.ReadReq_mshr_hits::total       131465                       # number of ReadReq MSHR hits
system.cpu4.dcache.WriteReq_mshr_hits::switch_cpus4.data         5323                       # number of WriteReq MSHR hits
system.cpu4.dcache.WriteReq_mshr_hits::total         5323                       # number of WriteReq MSHR hits
system.cpu4.dcache.demand_mshr_hits::switch_cpus4.data       136788                       # number of demand (read+write) MSHR hits
system.cpu4.dcache.demand_mshr_hits::total       136788                       # number of demand (read+write) MSHR hits
system.cpu4.dcache.overall_mshr_hits::switch_cpus4.data       136788                       # number of overall MSHR hits
system.cpu4.dcache.overall_mshr_hits::total       136788                       # number of overall MSHR hits
system.cpu4.dcache.ReadReq_mshr_misses::switch_cpus4.data        54129                       # number of ReadReq MSHR misses
system.cpu4.dcache.ReadReq_mshr_misses::total        54129                       # number of ReadReq MSHR misses
system.cpu4.dcache.WriteReq_mshr_misses::switch_cpus4.data          156                       # number of WriteReq MSHR misses
system.cpu4.dcache.WriteReq_mshr_misses::total          156                       # number of WriteReq MSHR misses
system.cpu4.dcache.demand_mshr_misses::switch_cpus4.data        54285                       # number of demand (read+write) MSHR misses
system.cpu4.dcache.demand_mshr_misses::total        54285                       # number of demand (read+write) MSHR misses
system.cpu4.dcache.overall_mshr_misses::switch_cpus4.data        54285                       # number of overall MSHR misses
system.cpu4.dcache.overall_mshr_misses::total        54285                       # number of overall MSHR misses
system.cpu4.dcache.ReadReq_mshr_miss_latency::switch_cpus4.data   9674027956                       # number of ReadReq MSHR miss cycles
system.cpu4.dcache.ReadReq_mshr_miss_latency::total   9674027956                       # number of ReadReq MSHR miss cycles
system.cpu4.dcache.WriteReq_mshr_miss_latency::switch_cpus4.data     13777998                       # number of WriteReq MSHR miss cycles
system.cpu4.dcache.WriteReq_mshr_miss_latency::total     13777998                       # number of WriteReq MSHR miss cycles
system.cpu4.dcache.demand_mshr_miss_latency::switch_cpus4.data   9687805954                       # number of demand (read+write) MSHR miss cycles
system.cpu4.dcache.demand_mshr_miss_latency::total   9687805954                       # number of demand (read+write) MSHR miss cycles
system.cpu4.dcache.overall_mshr_miss_latency::switch_cpus4.data   9687805954                       # number of overall MSHR miss cycles
system.cpu4.dcache.overall_mshr_miss_latency::total   9687805954                       # number of overall MSHR miss cycles
system.cpu4.dcache.ReadReq_mshr_miss_rate::switch_cpus4.data     0.006369                       # mshr miss rate for ReadReq accesses
system.cpu4.dcache.ReadReq_mshr_miss_rate::total     0.006369                       # mshr miss rate for ReadReq accesses
system.cpu4.dcache.WriteReq_mshr_miss_rate::switch_cpus4.data     0.000022                       # mshr miss rate for WriteReq accesses
system.cpu4.dcache.WriteReq_mshr_miss_rate::total     0.000022                       # mshr miss rate for WriteReq accesses
system.cpu4.dcache.demand_mshr_miss_rate::switch_cpus4.data     0.003494                       # mshr miss rate for demand accesses
system.cpu4.dcache.demand_mshr_miss_rate::total     0.003494                       # mshr miss rate for demand accesses
system.cpu4.dcache.overall_mshr_miss_rate::switch_cpus4.data     0.003494                       # mshr miss rate for overall accesses
system.cpu4.dcache.overall_mshr_miss_rate::total     0.003494                       # mshr miss rate for overall accesses
system.cpu4.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus4.data 178721.719522                       # average ReadReq mshr miss latency
system.cpu4.dcache.ReadReq_avg_mshr_miss_latency::total 178721.719522                       # average ReadReq mshr miss latency
system.cpu4.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus4.data 88320.500000                       # average WriteReq mshr miss latency
system.cpu4.dcache.WriteReq_avg_mshr_miss_latency::total 88320.500000                       # average WriteReq mshr miss latency
system.cpu4.dcache.demand_avg_mshr_miss_latency::switch_cpus4.data 178461.931546                       # average overall mshr miss latency
system.cpu4.dcache.demand_avg_mshr_miss_latency::total 178461.931546                       # average overall mshr miss latency
system.cpu4.dcache.overall_avg_mshr_miss_latency::switch_cpus4.data 178461.931546                       # average overall mshr miss latency
system.cpu4.dcache.overall_avg_mshr_miss_latency::total 178461.931546                       # average overall mshr miss latency
system.cpu4.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu5.dtb.inst_hits                           0                       # ITB inst hits
system.cpu5.dtb.inst_misses                         0                       # ITB inst misses
system.cpu5.dtb.read_hits                           0                       # DTB read hits
system.cpu5.dtb.read_misses                         0                       # DTB read misses
system.cpu5.dtb.write_hits                          0                       # DTB write hits
system.cpu5.dtb.write_misses                        0                       # DTB write misses
system.cpu5.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu5.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu5.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu5.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu5.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu5.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu5.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu5.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu5.dtb.read_accesses                       0                       # DTB read accesses
system.cpu5.dtb.write_accesses                      0                       # DTB write accesses
system.cpu5.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu5.dtb.hits                                0                       # DTB hits
system.cpu5.dtb.misses                              0                       # DTB misses
system.cpu5.dtb.accesses                            0                       # DTB accesses
system.cpu5.itb.inst_hits                           0                       # ITB inst hits
system.cpu5.itb.inst_misses                         0                       # ITB inst misses
system.cpu5.itb.read_hits                           0                       # DTB read hits
system.cpu5.itb.read_misses                         0                       # DTB read misses
system.cpu5.itb.write_hits                          0                       # DTB write hits
system.cpu5.itb.write_misses                        0                       # DTB write misses
system.cpu5.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu5.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu5.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu5.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu5.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu5.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu5.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu5.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu5.itb.read_accesses                       0                       # DTB read accesses
system.cpu5.itb.write_accesses                      0                       # DTB write accesses
system.cpu5.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu5.itb.hits                                0                       # DTB hits
system.cpu5.itb.misses                              0                       # DTB misses
system.cpu5.itb.accesses                            0                       # DTB accesses
system.cpu5.numCycles                               0                       # number of cpu cycles simulated
system.cpu5.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu5.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu5.committedInsts                          0                       # Number of instructions committed
system.cpu5.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu5.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu5.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu5.num_func_calls                          0                       # number of times a function call or return occured
system.cpu5.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu5.num_int_insts                           0                       # number of integer instructions
system.cpu5.num_fp_insts                            0                       # number of float instructions
system.cpu5.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu5.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu5.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu5.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu5.num_mem_refs                            0                       # number of memory refs
system.cpu5.num_load_insts                          0                       # Number of load instructions
system.cpu5.num_store_insts                         0                       # Number of store instructions
system.cpu5.num_idle_cycles                         0                       # Number of idle cycles
system.cpu5.num_busy_cycles                         0                       # Number of busy cycles
system.cpu5.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu5.idle_fraction                           0                       # Percentage of idle cycles
system.cpu5.icache.replacements                     0                       # number of replacements
system.cpu5.icache.tagsinuse               516.948092                       # Cycle average of tags in use
system.cpu5.icache.total_refs              1012197585                       # Total number of references to valid blocks.
system.cpu5.icache.sampled_refs                   518                       # Sample count of references to valid blocks.
system.cpu5.icache.avg_refs              1954049.391892                       # Average number of references to valid blocks.
system.cpu5.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu5.icache.occ_blocks::switch_cpus5.inst    41.948092                       # Average occupied blocks per requestor
system.cpu5.icache.occ_blocks::cpu5.inst          475                       # Average occupied blocks per requestor
system.cpu5.icache.occ_percent::switch_cpus5.inst     0.067225                       # Average percentage of cache occupancy
system.cpu5.icache.occ_percent::cpu5.inst     0.761218                       # Average percentage of cache occupancy
system.cpu5.icache.occ_percent::total        0.828442                       # Average percentage of cache occupancy
system.cpu5.icache.ReadReq_hits::switch_cpus5.inst     12189489                       # number of ReadReq hits
system.cpu5.icache.ReadReq_hits::total       12189489                       # number of ReadReq hits
system.cpu5.icache.demand_hits::switch_cpus5.inst     12189489                       # number of demand (read+write) hits
system.cpu5.icache.demand_hits::total        12189489                       # number of demand (read+write) hits
system.cpu5.icache.overall_hits::switch_cpus5.inst     12189489                       # number of overall hits
system.cpu5.icache.overall_hits::total       12189489                       # number of overall hits
system.cpu5.icache.ReadReq_misses::switch_cpus5.inst           54                       # number of ReadReq misses
system.cpu5.icache.ReadReq_misses::total           54                       # number of ReadReq misses
system.cpu5.icache.demand_misses::switch_cpus5.inst           54                       # number of demand (read+write) misses
system.cpu5.icache.demand_misses::total            54                       # number of demand (read+write) misses
system.cpu5.icache.overall_misses::switch_cpus5.inst           54                       # number of overall misses
system.cpu5.icache.overall_misses::total           54                       # number of overall misses
system.cpu5.icache.ReadReq_miss_latency::switch_cpus5.inst     43036933                       # number of ReadReq miss cycles
system.cpu5.icache.ReadReq_miss_latency::total     43036933                       # number of ReadReq miss cycles
system.cpu5.icache.demand_miss_latency::switch_cpus5.inst     43036933                       # number of demand (read+write) miss cycles
system.cpu5.icache.demand_miss_latency::total     43036933                       # number of demand (read+write) miss cycles
system.cpu5.icache.overall_miss_latency::switch_cpus5.inst     43036933                       # number of overall miss cycles
system.cpu5.icache.overall_miss_latency::total     43036933                       # number of overall miss cycles
system.cpu5.icache.ReadReq_accesses::switch_cpus5.inst     12189543                       # number of ReadReq accesses(hits+misses)
system.cpu5.icache.ReadReq_accesses::total     12189543                       # number of ReadReq accesses(hits+misses)
system.cpu5.icache.demand_accesses::switch_cpus5.inst     12189543                       # number of demand (read+write) accesses
system.cpu5.icache.demand_accesses::total     12189543                       # number of demand (read+write) accesses
system.cpu5.icache.overall_accesses::switch_cpus5.inst     12189543                       # number of overall (read+write) accesses
system.cpu5.icache.overall_accesses::total     12189543                       # number of overall (read+write) accesses
system.cpu5.icache.ReadReq_miss_rate::switch_cpus5.inst     0.000004                       # miss rate for ReadReq accesses
system.cpu5.icache.ReadReq_miss_rate::total     0.000004                       # miss rate for ReadReq accesses
system.cpu5.icache.demand_miss_rate::switch_cpus5.inst     0.000004                       # miss rate for demand accesses
system.cpu5.icache.demand_miss_rate::total     0.000004                       # miss rate for demand accesses
system.cpu5.icache.overall_miss_rate::switch_cpus5.inst     0.000004                       # miss rate for overall accesses
system.cpu5.icache.overall_miss_rate::total     0.000004                       # miss rate for overall accesses
system.cpu5.icache.ReadReq_avg_miss_latency::switch_cpus5.inst 796980.240741                       # average ReadReq miss latency
system.cpu5.icache.ReadReq_avg_miss_latency::total 796980.240741                       # average ReadReq miss latency
system.cpu5.icache.demand_avg_miss_latency::switch_cpus5.inst 796980.240741                       # average overall miss latency
system.cpu5.icache.demand_avg_miss_latency::total 796980.240741                       # average overall miss latency
system.cpu5.icache.overall_avg_miss_latency::switch_cpus5.inst 796980.240741                       # average overall miss latency
system.cpu5.icache.overall_avg_miss_latency::total 796980.240741                       # average overall miss latency
system.cpu5.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu5.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu5.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu5.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu5.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu5.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu5.icache.fast_writes                      0                       # number of fast writes performed
system.cpu5.icache.cache_copies                     0                       # number of cache copies performed
system.cpu5.icache.ReadReq_mshr_hits::switch_cpus5.inst           11                       # number of ReadReq MSHR hits
system.cpu5.icache.ReadReq_mshr_hits::total           11                       # number of ReadReq MSHR hits
system.cpu5.icache.demand_mshr_hits::switch_cpus5.inst           11                       # number of demand (read+write) MSHR hits
system.cpu5.icache.demand_mshr_hits::total           11                       # number of demand (read+write) MSHR hits
system.cpu5.icache.overall_mshr_hits::switch_cpus5.inst           11                       # number of overall MSHR hits
system.cpu5.icache.overall_mshr_hits::total           11                       # number of overall MSHR hits
system.cpu5.icache.ReadReq_mshr_misses::switch_cpus5.inst           43                       # number of ReadReq MSHR misses
system.cpu5.icache.ReadReq_mshr_misses::total           43                       # number of ReadReq MSHR misses
system.cpu5.icache.demand_mshr_misses::switch_cpus5.inst           43                       # number of demand (read+write) MSHR misses
system.cpu5.icache.demand_mshr_misses::total           43                       # number of demand (read+write) MSHR misses
system.cpu5.icache.overall_mshr_misses::switch_cpus5.inst           43                       # number of overall MSHR misses
system.cpu5.icache.overall_mshr_misses::total           43                       # number of overall MSHR misses
system.cpu5.icache.ReadReq_mshr_miss_latency::switch_cpus5.inst     35781941                       # number of ReadReq MSHR miss cycles
system.cpu5.icache.ReadReq_mshr_miss_latency::total     35781941                       # number of ReadReq MSHR miss cycles
system.cpu5.icache.demand_mshr_miss_latency::switch_cpus5.inst     35781941                       # number of demand (read+write) MSHR miss cycles
system.cpu5.icache.demand_mshr_miss_latency::total     35781941                       # number of demand (read+write) MSHR miss cycles
system.cpu5.icache.overall_mshr_miss_latency::switch_cpus5.inst     35781941                       # number of overall MSHR miss cycles
system.cpu5.icache.overall_mshr_miss_latency::total     35781941                       # number of overall MSHR miss cycles
system.cpu5.icache.ReadReq_mshr_miss_rate::switch_cpus5.inst     0.000004                       # mshr miss rate for ReadReq accesses
system.cpu5.icache.ReadReq_mshr_miss_rate::total     0.000004                       # mshr miss rate for ReadReq accesses
system.cpu5.icache.demand_mshr_miss_rate::switch_cpus5.inst     0.000004                       # mshr miss rate for demand accesses
system.cpu5.icache.demand_mshr_miss_rate::total     0.000004                       # mshr miss rate for demand accesses
system.cpu5.icache.overall_mshr_miss_rate::switch_cpus5.inst     0.000004                       # mshr miss rate for overall accesses
system.cpu5.icache.overall_mshr_miss_rate::total     0.000004                       # mshr miss rate for overall accesses
system.cpu5.icache.ReadReq_avg_mshr_miss_latency::switch_cpus5.inst 832138.162791                       # average ReadReq mshr miss latency
system.cpu5.icache.ReadReq_avg_mshr_miss_latency::total 832138.162791                       # average ReadReq mshr miss latency
system.cpu5.icache.demand_avg_mshr_miss_latency::switch_cpus5.inst 832138.162791                       # average overall mshr miss latency
system.cpu5.icache.demand_avg_mshr_miss_latency::total 832138.162791                       # average overall mshr miss latency
system.cpu5.icache.overall_avg_mshr_miss_latency::switch_cpus5.inst 832138.162791                       # average overall mshr miss latency
system.cpu5.icache.overall_avg_mshr_miss_latency::total 832138.162791                       # average overall mshr miss latency
system.cpu5.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu5.dcache.replacements                 40908                       # number of replacements
system.cpu5.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu5.dcache.total_refs               166583003                       # Total number of references to valid blocks.
system.cpu5.dcache.sampled_refs                 41164                       # Sample count of references to valid blocks.
system.cpu5.dcache.avg_refs               4046.812822                       # Average number of references to valid blocks.
system.cpu5.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu5.dcache.occ_blocks::switch_cpus5.data   233.152295                       # Average occupied blocks per requestor
system.cpu5.dcache.occ_blocks::cpu5.data    22.847705                       # Average occupied blocks per requestor
system.cpu5.dcache.occ_percent::switch_cpus5.data     0.910751                       # Average percentage of cache occupancy
system.cpu5.dcache.occ_percent::cpu5.data     0.089249                       # Average percentage of cache occupancy
system.cpu5.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu5.dcache.ReadReq_hits::switch_cpus5.data      8390033                       # number of ReadReq hits
system.cpu5.dcache.ReadReq_hits::total        8390033                       # number of ReadReq hits
system.cpu5.dcache.WriteReq_hits::switch_cpus5.data      7062976                       # number of WriteReq hits
system.cpu5.dcache.WriteReq_hits::total       7062976                       # number of WriteReq hits
system.cpu5.dcache.LoadLockedReq_hits::switch_cpus5.data        18595                       # number of LoadLockedReq hits
system.cpu5.dcache.LoadLockedReq_hits::total        18595                       # number of LoadLockedReq hits
system.cpu5.dcache.StoreCondReq_hits::switch_cpus5.data        17006                       # number of StoreCondReq hits
system.cpu5.dcache.StoreCondReq_hits::total        17006                       # number of StoreCondReq hits
system.cpu5.dcache.demand_hits::switch_cpus5.data     15453009                       # number of demand (read+write) hits
system.cpu5.dcache.demand_hits::total        15453009                       # number of demand (read+write) hits
system.cpu5.dcache.overall_hits::switch_cpus5.data     15453009                       # number of overall hits
system.cpu5.dcache.overall_hits::total       15453009                       # number of overall hits
system.cpu5.dcache.ReadReq_misses::switch_cpus5.data       130999                       # number of ReadReq misses
system.cpu5.dcache.ReadReq_misses::total       130999                       # number of ReadReq misses
system.cpu5.dcache.WriteReq_misses::switch_cpus5.data          910                       # number of WriteReq misses
system.cpu5.dcache.WriteReq_misses::total          910                       # number of WriteReq misses
system.cpu5.dcache.demand_misses::switch_cpus5.data       131909                       # number of demand (read+write) misses
system.cpu5.dcache.demand_misses::total        131909                       # number of demand (read+write) misses
system.cpu5.dcache.overall_misses::switch_cpus5.data       131909                       # number of overall misses
system.cpu5.dcache.overall_misses::total       131909                       # number of overall misses
system.cpu5.dcache.ReadReq_miss_latency::switch_cpus5.data  24020770603                       # number of ReadReq miss cycles
system.cpu5.dcache.ReadReq_miss_latency::total  24020770603                       # number of ReadReq miss cycles
system.cpu5.dcache.WriteReq_miss_latency::switch_cpus5.data     76823626                       # number of WriteReq miss cycles
system.cpu5.dcache.WriteReq_miss_latency::total     76823626                       # number of WriteReq miss cycles
system.cpu5.dcache.demand_miss_latency::switch_cpus5.data  24097594229                       # number of demand (read+write) miss cycles
system.cpu5.dcache.demand_miss_latency::total  24097594229                       # number of demand (read+write) miss cycles
system.cpu5.dcache.overall_miss_latency::switch_cpus5.data  24097594229                       # number of overall miss cycles
system.cpu5.dcache.overall_miss_latency::total  24097594229                       # number of overall miss cycles
system.cpu5.dcache.ReadReq_accesses::switch_cpus5.data      8521032                       # number of ReadReq accesses(hits+misses)
system.cpu5.dcache.ReadReq_accesses::total      8521032                       # number of ReadReq accesses(hits+misses)
system.cpu5.dcache.WriteReq_accesses::switch_cpus5.data      7063886                       # number of WriteReq accesses(hits+misses)
system.cpu5.dcache.WriteReq_accesses::total      7063886                       # number of WriteReq accesses(hits+misses)
system.cpu5.dcache.LoadLockedReq_accesses::switch_cpus5.data        18595                       # number of LoadLockedReq accesses(hits+misses)
system.cpu5.dcache.LoadLockedReq_accesses::total        18595                       # number of LoadLockedReq accesses(hits+misses)
system.cpu5.dcache.StoreCondReq_accesses::switch_cpus5.data        17006                       # number of StoreCondReq accesses(hits+misses)
system.cpu5.dcache.StoreCondReq_accesses::total        17006                       # number of StoreCondReq accesses(hits+misses)
system.cpu5.dcache.demand_accesses::switch_cpus5.data     15584918                       # number of demand (read+write) accesses
system.cpu5.dcache.demand_accesses::total     15584918                       # number of demand (read+write) accesses
system.cpu5.dcache.overall_accesses::switch_cpus5.data     15584918                       # number of overall (read+write) accesses
system.cpu5.dcache.overall_accesses::total     15584918                       # number of overall (read+write) accesses
system.cpu5.dcache.ReadReq_miss_rate::switch_cpus5.data     0.015374                       # miss rate for ReadReq accesses
system.cpu5.dcache.ReadReq_miss_rate::total     0.015374                       # miss rate for ReadReq accesses
system.cpu5.dcache.WriteReq_miss_rate::switch_cpus5.data     0.000129                       # miss rate for WriteReq accesses
system.cpu5.dcache.WriteReq_miss_rate::total     0.000129                       # miss rate for WriteReq accesses
system.cpu5.dcache.demand_miss_rate::switch_cpus5.data     0.008464                       # miss rate for demand accesses
system.cpu5.dcache.demand_miss_rate::total     0.008464                       # miss rate for demand accesses
system.cpu5.dcache.overall_miss_rate::switch_cpus5.data     0.008464                       # miss rate for overall accesses
system.cpu5.dcache.overall_miss_rate::total     0.008464                       # miss rate for overall accesses
system.cpu5.dcache.ReadReq_avg_miss_latency::switch_cpus5.data 183366.060833                       # average ReadReq miss latency
system.cpu5.dcache.ReadReq_avg_miss_latency::total 183366.060833                       # average ReadReq miss latency
system.cpu5.dcache.WriteReq_avg_miss_latency::switch_cpus5.data 84421.567033                       # average WriteReq miss latency
system.cpu5.dcache.WriteReq_avg_miss_latency::total 84421.567033                       # average WriteReq miss latency
system.cpu5.dcache.demand_avg_miss_latency::switch_cpus5.data 182683.472917                       # average overall miss latency
system.cpu5.dcache.demand_avg_miss_latency::total 182683.472917                       # average overall miss latency
system.cpu5.dcache.overall_avg_miss_latency::switch_cpus5.data 182683.472917                       # average overall miss latency
system.cpu5.dcache.overall_avg_miss_latency::total 182683.472917                       # average overall miss latency
system.cpu5.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu5.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu5.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu5.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu5.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu5.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu5.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu5.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu5.dcache.writebacks::writebacks        10021                       # number of writebacks
system.cpu5.dcache.writebacks::total            10021                       # number of writebacks
system.cpu5.dcache.ReadReq_mshr_hits::switch_cpus5.data        90245                       # number of ReadReq MSHR hits
system.cpu5.dcache.ReadReq_mshr_hits::total        90245                       # number of ReadReq MSHR hits
system.cpu5.dcache.WriteReq_mshr_hits::switch_cpus5.data          756                       # number of WriteReq MSHR hits
system.cpu5.dcache.WriteReq_mshr_hits::total          756                       # number of WriteReq MSHR hits
system.cpu5.dcache.demand_mshr_hits::switch_cpus5.data        91001                       # number of demand (read+write) MSHR hits
system.cpu5.dcache.demand_mshr_hits::total        91001                       # number of demand (read+write) MSHR hits
system.cpu5.dcache.overall_mshr_hits::switch_cpus5.data        91001                       # number of overall MSHR hits
system.cpu5.dcache.overall_mshr_hits::total        91001                       # number of overall MSHR hits
system.cpu5.dcache.ReadReq_mshr_misses::switch_cpus5.data        40754                       # number of ReadReq MSHR misses
system.cpu5.dcache.ReadReq_mshr_misses::total        40754                       # number of ReadReq MSHR misses
system.cpu5.dcache.WriteReq_mshr_misses::switch_cpus5.data          154                       # number of WriteReq MSHR misses
system.cpu5.dcache.WriteReq_mshr_misses::total          154                       # number of WriteReq MSHR misses
system.cpu5.dcache.demand_mshr_misses::switch_cpus5.data        40908                       # number of demand (read+write) MSHR misses
system.cpu5.dcache.demand_mshr_misses::total        40908                       # number of demand (read+write) MSHR misses
system.cpu5.dcache.overall_mshr_misses::switch_cpus5.data        40908                       # number of overall MSHR misses
system.cpu5.dcache.overall_mshr_misses::total        40908                       # number of overall MSHR misses
system.cpu5.dcache.ReadReq_mshr_miss_latency::switch_cpus5.data   5951025251                       # number of ReadReq MSHR miss cycles
system.cpu5.dcache.ReadReq_mshr_miss_latency::total   5951025251                       # number of ReadReq MSHR miss cycles
system.cpu5.dcache.WriteReq_mshr_miss_latency::switch_cpus5.data      9930976                       # number of WriteReq MSHR miss cycles
system.cpu5.dcache.WriteReq_mshr_miss_latency::total      9930976                       # number of WriteReq MSHR miss cycles
system.cpu5.dcache.demand_mshr_miss_latency::switch_cpus5.data   5960956227                       # number of demand (read+write) MSHR miss cycles
system.cpu5.dcache.demand_mshr_miss_latency::total   5960956227                       # number of demand (read+write) MSHR miss cycles
system.cpu5.dcache.overall_mshr_miss_latency::switch_cpus5.data   5960956227                       # number of overall MSHR miss cycles
system.cpu5.dcache.overall_mshr_miss_latency::total   5960956227                       # number of overall MSHR miss cycles
system.cpu5.dcache.ReadReq_mshr_miss_rate::switch_cpus5.data     0.004783                       # mshr miss rate for ReadReq accesses
system.cpu5.dcache.ReadReq_mshr_miss_rate::total     0.004783                       # mshr miss rate for ReadReq accesses
system.cpu5.dcache.WriteReq_mshr_miss_rate::switch_cpus5.data     0.000022                       # mshr miss rate for WriteReq accesses
system.cpu5.dcache.WriteReq_mshr_miss_rate::total     0.000022                       # mshr miss rate for WriteReq accesses
system.cpu5.dcache.demand_mshr_miss_rate::switch_cpus5.data     0.002625                       # mshr miss rate for demand accesses
system.cpu5.dcache.demand_mshr_miss_rate::total     0.002625                       # mshr miss rate for demand accesses
system.cpu5.dcache.overall_mshr_miss_rate::switch_cpus5.data     0.002625                       # mshr miss rate for overall accesses
system.cpu5.dcache.overall_mshr_miss_rate::total     0.002625                       # mshr miss rate for overall accesses
system.cpu5.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus5.data 146023.095917                       # average ReadReq mshr miss latency
system.cpu5.dcache.ReadReq_avg_mshr_miss_latency::total 146023.095917                       # average ReadReq mshr miss latency
system.cpu5.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus5.data 64486.857143                       # average WriteReq mshr miss latency
system.cpu5.dcache.WriteReq_avg_mshr_miss_latency::total 64486.857143                       # average WriteReq mshr miss latency
system.cpu5.dcache.demand_avg_mshr_miss_latency::switch_cpus5.data 145716.149091                       # average overall mshr miss latency
system.cpu5.dcache.demand_avg_mshr_miss_latency::total 145716.149091                       # average overall mshr miss latency
system.cpu5.dcache.overall_avg_mshr_miss_latency::switch_cpus5.data 145716.149091                       # average overall mshr miss latency
system.cpu5.dcache.overall_avg_mshr_miss_latency::total 145716.149091                       # average overall mshr miss latency
system.cpu5.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu6.dtb.inst_hits                           0                       # ITB inst hits
system.cpu6.dtb.inst_misses                         0                       # ITB inst misses
system.cpu6.dtb.read_hits                           0                       # DTB read hits
system.cpu6.dtb.read_misses                         0                       # DTB read misses
system.cpu6.dtb.write_hits                          0                       # DTB write hits
system.cpu6.dtb.write_misses                        0                       # DTB write misses
system.cpu6.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu6.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu6.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu6.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu6.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu6.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu6.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu6.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu6.dtb.read_accesses                       0                       # DTB read accesses
system.cpu6.dtb.write_accesses                      0                       # DTB write accesses
system.cpu6.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu6.dtb.hits                                0                       # DTB hits
system.cpu6.dtb.misses                              0                       # DTB misses
system.cpu6.dtb.accesses                            0                       # DTB accesses
system.cpu6.itb.inst_hits                           0                       # ITB inst hits
system.cpu6.itb.inst_misses                         0                       # ITB inst misses
system.cpu6.itb.read_hits                           0                       # DTB read hits
system.cpu6.itb.read_misses                         0                       # DTB read misses
system.cpu6.itb.write_hits                          0                       # DTB write hits
system.cpu6.itb.write_misses                        0                       # DTB write misses
system.cpu6.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu6.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu6.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu6.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu6.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu6.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu6.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu6.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu6.itb.read_accesses                       0                       # DTB read accesses
system.cpu6.itb.write_accesses                      0                       # DTB write accesses
system.cpu6.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu6.itb.hits                                0                       # DTB hits
system.cpu6.itb.misses                              0                       # DTB misses
system.cpu6.itb.accesses                            0                       # DTB accesses
system.cpu6.numCycles                               0                       # number of cpu cycles simulated
system.cpu6.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu6.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu6.committedInsts                          0                       # Number of instructions committed
system.cpu6.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu6.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu6.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu6.num_func_calls                          0                       # number of times a function call or return occured
system.cpu6.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu6.num_int_insts                           0                       # number of integer instructions
system.cpu6.num_fp_insts                            0                       # number of float instructions
system.cpu6.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu6.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu6.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu6.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu6.num_mem_refs                            0                       # number of memory refs
system.cpu6.num_load_insts                          0                       # Number of load instructions
system.cpu6.num_store_insts                         0                       # Number of store instructions
system.cpu6.num_idle_cycles                         0                       # Number of idle cycles
system.cpu6.num_busy_cycles                         0                       # Number of busy cycles
system.cpu6.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu6.idle_fraction                           0                       # Percentage of idle cycles
system.cpu6.icache.replacements                     0                       # number of replacements
system.cpu6.icache.tagsinuse               493.195931                       # Cycle average of tags in use
system.cpu6.icache.total_refs              1015428011                       # Total number of references to valid blocks.
system.cpu6.icache.sampled_refs                   494                       # Sample count of references to valid blocks.
system.cpu6.icache.avg_refs              2055522.289474                       # Average number of references to valid blocks.
system.cpu6.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu6.icache.occ_blocks::switch_cpus6.inst    38.195931                       # Average occupied blocks per requestor
system.cpu6.icache.occ_blocks::cpu6.inst          455                       # Average occupied blocks per requestor
system.cpu6.icache.occ_percent::switch_cpus6.inst     0.061211                       # Average percentage of cache occupancy
system.cpu6.icache.occ_percent::cpu6.inst     0.729167                       # Average percentage of cache occupancy
system.cpu6.icache.occ_percent::total        0.790378                       # Average percentage of cache occupancy
system.cpu6.icache.ReadReq_hits::switch_cpus6.inst     12328571                       # number of ReadReq hits
system.cpu6.icache.ReadReq_hits::total       12328571                       # number of ReadReq hits
system.cpu6.icache.demand_hits::switch_cpus6.inst     12328571                       # number of demand (read+write) hits
system.cpu6.icache.demand_hits::total        12328571                       # number of demand (read+write) hits
system.cpu6.icache.overall_hits::switch_cpus6.inst     12328571                       # number of overall hits
system.cpu6.icache.overall_hits::total       12328571                       # number of overall hits
system.cpu6.icache.ReadReq_misses::switch_cpus6.inst           54                       # number of ReadReq misses
system.cpu6.icache.ReadReq_misses::total           54                       # number of ReadReq misses
system.cpu6.icache.demand_misses::switch_cpus6.inst           54                       # number of demand (read+write) misses
system.cpu6.icache.demand_misses::total            54                       # number of demand (read+write) misses
system.cpu6.icache.overall_misses::switch_cpus6.inst           54                       # number of overall misses
system.cpu6.icache.overall_misses::total           54                       # number of overall misses
system.cpu6.icache.ReadReq_miss_latency::switch_cpus6.inst     63949750                       # number of ReadReq miss cycles
system.cpu6.icache.ReadReq_miss_latency::total     63949750                       # number of ReadReq miss cycles
system.cpu6.icache.demand_miss_latency::switch_cpus6.inst     63949750                       # number of demand (read+write) miss cycles
system.cpu6.icache.demand_miss_latency::total     63949750                       # number of demand (read+write) miss cycles
system.cpu6.icache.overall_miss_latency::switch_cpus6.inst     63949750                       # number of overall miss cycles
system.cpu6.icache.overall_miss_latency::total     63949750                       # number of overall miss cycles
system.cpu6.icache.ReadReq_accesses::switch_cpus6.inst     12328625                       # number of ReadReq accesses(hits+misses)
system.cpu6.icache.ReadReq_accesses::total     12328625                       # number of ReadReq accesses(hits+misses)
system.cpu6.icache.demand_accesses::switch_cpus6.inst     12328625                       # number of demand (read+write) accesses
system.cpu6.icache.demand_accesses::total     12328625                       # number of demand (read+write) accesses
system.cpu6.icache.overall_accesses::switch_cpus6.inst     12328625                       # number of overall (read+write) accesses
system.cpu6.icache.overall_accesses::total     12328625                       # number of overall (read+write) accesses
system.cpu6.icache.ReadReq_miss_rate::switch_cpus6.inst     0.000004                       # miss rate for ReadReq accesses
system.cpu6.icache.ReadReq_miss_rate::total     0.000004                       # miss rate for ReadReq accesses
system.cpu6.icache.demand_miss_rate::switch_cpus6.inst     0.000004                       # miss rate for demand accesses
system.cpu6.icache.demand_miss_rate::total     0.000004                       # miss rate for demand accesses
system.cpu6.icache.overall_miss_rate::switch_cpus6.inst     0.000004                       # miss rate for overall accesses
system.cpu6.icache.overall_miss_rate::total     0.000004                       # miss rate for overall accesses
system.cpu6.icache.ReadReq_avg_miss_latency::switch_cpus6.inst 1184254.629630                       # average ReadReq miss latency
system.cpu6.icache.ReadReq_avg_miss_latency::total 1184254.629630                       # average ReadReq miss latency
system.cpu6.icache.demand_avg_miss_latency::switch_cpus6.inst 1184254.629630                       # average overall miss latency
system.cpu6.icache.demand_avg_miss_latency::total 1184254.629630                       # average overall miss latency
system.cpu6.icache.overall_avg_miss_latency::switch_cpus6.inst 1184254.629630                       # average overall miss latency
system.cpu6.icache.overall_avg_miss_latency::total 1184254.629630                       # average overall miss latency
system.cpu6.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu6.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu6.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu6.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu6.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu6.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu6.icache.fast_writes                      0                       # number of fast writes performed
system.cpu6.icache.cache_copies                     0                       # number of cache copies performed
system.cpu6.icache.ReadReq_mshr_hits::switch_cpus6.inst           15                       # number of ReadReq MSHR hits
system.cpu6.icache.ReadReq_mshr_hits::total           15                       # number of ReadReq MSHR hits
system.cpu6.icache.demand_mshr_hits::switch_cpus6.inst           15                       # number of demand (read+write) MSHR hits
system.cpu6.icache.demand_mshr_hits::total           15                       # number of demand (read+write) MSHR hits
system.cpu6.icache.overall_mshr_hits::switch_cpus6.inst           15                       # number of overall MSHR hits
system.cpu6.icache.overall_mshr_hits::total           15                       # number of overall MSHR hits
system.cpu6.icache.ReadReq_mshr_misses::switch_cpus6.inst           39                       # number of ReadReq MSHR misses
system.cpu6.icache.ReadReq_mshr_misses::total           39                       # number of ReadReq MSHR misses
system.cpu6.icache.demand_mshr_misses::switch_cpus6.inst           39                       # number of demand (read+write) MSHR misses
system.cpu6.icache.demand_mshr_misses::total           39                       # number of demand (read+write) MSHR misses
system.cpu6.icache.overall_mshr_misses::switch_cpus6.inst           39                       # number of overall MSHR misses
system.cpu6.icache.overall_mshr_misses::total           39                       # number of overall MSHR misses
system.cpu6.icache.ReadReq_mshr_miss_latency::switch_cpus6.inst     42802644                       # number of ReadReq MSHR miss cycles
system.cpu6.icache.ReadReq_mshr_miss_latency::total     42802644                       # number of ReadReq MSHR miss cycles
system.cpu6.icache.demand_mshr_miss_latency::switch_cpus6.inst     42802644                       # number of demand (read+write) MSHR miss cycles
system.cpu6.icache.demand_mshr_miss_latency::total     42802644                       # number of demand (read+write) MSHR miss cycles
system.cpu6.icache.overall_mshr_miss_latency::switch_cpus6.inst     42802644                       # number of overall MSHR miss cycles
system.cpu6.icache.overall_mshr_miss_latency::total     42802644                       # number of overall MSHR miss cycles
system.cpu6.icache.ReadReq_mshr_miss_rate::switch_cpus6.inst     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu6.icache.ReadReq_mshr_miss_rate::total     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu6.icache.demand_mshr_miss_rate::switch_cpus6.inst     0.000003                       # mshr miss rate for demand accesses
system.cpu6.icache.demand_mshr_miss_rate::total     0.000003                       # mshr miss rate for demand accesses
system.cpu6.icache.overall_mshr_miss_rate::switch_cpus6.inst     0.000003                       # mshr miss rate for overall accesses
system.cpu6.icache.overall_mshr_miss_rate::total     0.000003                       # mshr miss rate for overall accesses
system.cpu6.icache.ReadReq_avg_mshr_miss_latency::switch_cpus6.inst 1097503.692308                       # average ReadReq mshr miss latency
system.cpu6.icache.ReadReq_avg_mshr_miss_latency::total 1097503.692308                       # average ReadReq mshr miss latency
system.cpu6.icache.demand_avg_mshr_miss_latency::switch_cpus6.inst 1097503.692308                       # average overall mshr miss latency
system.cpu6.icache.demand_avg_mshr_miss_latency::total 1097503.692308                       # average overall mshr miss latency
system.cpu6.icache.overall_avg_mshr_miss_latency::switch_cpus6.inst 1097503.692308                       # average overall mshr miss latency
system.cpu6.icache.overall_avg_mshr_miss_latency::total 1097503.692308                       # average overall mshr miss latency
system.cpu6.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu6.dcache.replacements                 36443                       # number of replacements
system.cpu6.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu6.dcache.total_refs               164413164                       # Total number of references to valid blocks.
system.cpu6.dcache.sampled_refs                 36699                       # Sample count of references to valid blocks.
system.cpu6.dcache.avg_refs               4480.044797                       # Average number of references to valid blocks.
system.cpu6.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu6.dcache.occ_blocks::switch_cpus6.data   233.440510                       # Average occupied blocks per requestor
system.cpu6.dcache.occ_blocks::cpu6.data    22.559490                       # Average occupied blocks per requestor
system.cpu6.dcache.occ_percent::switch_cpus6.data     0.911877                       # Average percentage of cache occupancy
system.cpu6.dcache.occ_percent::cpu6.data     0.088123                       # Average percentage of cache occupancy
system.cpu6.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu6.dcache.ReadReq_hits::switch_cpus6.data      9833654                       # number of ReadReq hits
system.cpu6.dcache.ReadReq_hits::total        9833654                       # number of ReadReq hits
system.cpu6.dcache.WriteReq_hits::switch_cpus6.data      7306000                       # number of WriteReq hits
system.cpu6.dcache.WriteReq_hits::total       7306000                       # number of WriteReq hits
system.cpu6.dcache.LoadLockedReq_hits::switch_cpus6.data        19660                       # number of LoadLockedReq hits
system.cpu6.dcache.LoadLockedReq_hits::total        19660                       # number of LoadLockedReq hits
system.cpu6.dcache.StoreCondReq_hits::switch_cpus6.data        17769                       # number of StoreCondReq hits
system.cpu6.dcache.StoreCondReq_hits::total        17769                       # number of StoreCondReq hits
system.cpu6.dcache.demand_hits::switch_cpus6.data     17139654                       # number of demand (read+write) hits
system.cpu6.dcache.demand_hits::total        17139654                       # number of demand (read+write) hits
system.cpu6.dcache.overall_hits::switch_cpus6.data     17139654                       # number of overall hits
system.cpu6.dcache.overall_hits::total       17139654                       # number of overall hits
system.cpu6.dcache.ReadReq_misses::switch_cpus6.data        93634                       # number of ReadReq misses
system.cpu6.dcache.ReadReq_misses::total        93634                       # number of ReadReq misses
system.cpu6.dcache.WriteReq_misses::switch_cpus6.data         2110                       # number of WriteReq misses
system.cpu6.dcache.WriteReq_misses::total         2110                       # number of WriteReq misses
system.cpu6.dcache.demand_misses::switch_cpus6.data        95744                       # number of demand (read+write) misses
system.cpu6.dcache.demand_misses::total         95744                       # number of demand (read+write) misses
system.cpu6.dcache.overall_misses::switch_cpus6.data        95744                       # number of overall misses
system.cpu6.dcache.overall_misses::total        95744                       # number of overall misses
system.cpu6.dcache.ReadReq_miss_latency::switch_cpus6.data  12882520989                       # number of ReadReq miss cycles
system.cpu6.dcache.ReadReq_miss_latency::total  12882520989                       # number of ReadReq miss cycles
system.cpu6.dcache.WriteReq_miss_latency::switch_cpus6.data    135587924                       # number of WriteReq miss cycles
system.cpu6.dcache.WriteReq_miss_latency::total    135587924                       # number of WriteReq miss cycles
system.cpu6.dcache.demand_miss_latency::switch_cpus6.data  13018108913                       # number of demand (read+write) miss cycles
system.cpu6.dcache.demand_miss_latency::total  13018108913                       # number of demand (read+write) miss cycles
system.cpu6.dcache.overall_miss_latency::switch_cpus6.data  13018108913                       # number of overall miss cycles
system.cpu6.dcache.overall_miss_latency::total  13018108913                       # number of overall miss cycles
system.cpu6.dcache.ReadReq_accesses::switch_cpus6.data      9927288                       # number of ReadReq accesses(hits+misses)
system.cpu6.dcache.ReadReq_accesses::total      9927288                       # number of ReadReq accesses(hits+misses)
system.cpu6.dcache.WriteReq_accesses::switch_cpus6.data      7308110                       # number of WriteReq accesses(hits+misses)
system.cpu6.dcache.WriteReq_accesses::total      7308110                       # number of WriteReq accesses(hits+misses)
system.cpu6.dcache.LoadLockedReq_accesses::switch_cpus6.data        19660                       # number of LoadLockedReq accesses(hits+misses)
system.cpu6.dcache.LoadLockedReq_accesses::total        19660                       # number of LoadLockedReq accesses(hits+misses)
system.cpu6.dcache.StoreCondReq_accesses::switch_cpus6.data        17769                       # number of StoreCondReq accesses(hits+misses)
system.cpu6.dcache.StoreCondReq_accesses::total        17769                       # number of StoreCondReq accesses(hits+misses)
system.cpu6.dcache.demand_accesses::switch_cpus6.data     17235398                       # number of demand (read+write) accesses
system.cpu6.dcache.demand_accesses::total     17235398                       # number of demand (read+write) accesses
system.cpu6.dcache.overall_accesses::switch_cpus6.data     17235398                       # number of overall (read+write) accesses
system.cpu6.dcache.overall_accesses::total     17235398                       # number of overall (read+write) accesses
system.cpu6.dcache.ReadReq_miss_rate::switch_cpus6.data     0.009432                       # miss rate for ReadReq accesses
system.cpu6.dcache.ReadReq_miss_rate::total     0.009432                       # miss rate for ReadReq accesses
system.cpu6.dcache.WriteReq_miss_rate::switch_cpus6.data     0.000289                       # miss rate for WriteReq accesses
system.cpu6.dcache.WriteReq_miss_rate::total     0.000289                       # miss rate for WriteReq accesses
system.cpu6.dcache.demand_miss_rate::switch_cpus6.data     0.005555                       # miss rate for demand accesses
system.cpu6.dcache.demand_miss_rate::total     0.005555                       # miss rate for demand accesses
system.cpu6.dcache.overall_miss_rate::switch_cpus6.data     0.005555                       # miss rate for overall accesses
system.cpu6.dcache.overall_miss_rate::total     0.005555                       # miss rate for overall accesses
system.cpu6.dcache.ReadReq_avg_miss_latency::switch_cpus6.data 137583.794231                       # average ReadReq miss latency
system.cpu6.dcache.ReadReq_avg_miss_latency::total 137583.794231                       # average ReadReq miss latency
system.cpu6.dcache.WriteReq_avg_miss_latency::switch_cpus6.data 64259.679621                       # average WriteReq miss latency
system.cpu6.dcache.WriteReq_avg_miss_latency::total 64259.679621                       # average WriteReq miss latency
system.cpu6.dcache.demand_avg_miss_latency::switch_cpus6.data 135967.882196                       # average overall miss latency
system.cpu6.dcache.demand_avg_miss_latency::total 135967.882196                       # average overall miss latency
system.cpu6.dcache.overall_avg_miss_latency::switch_cpus6.data 135967.882196                       # average overall miss latency
system.cpu6.dcache.overall_avg_miss_latency::total 135967.882196                       # average overall miss latency
system.cpu6.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu6.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu6.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu6.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu6.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu6.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu6.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu6.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu6.dcache.writebacks::writebacks         9530                       # number of writebacks
system.cpu6.dcache.writebacks::total             9530                       # number of writebacks
system.cpu6.dcache.ReadReq_mshr_hits::switch_cpus6.data        57398                       # number of ReadReq MSHR hits
system.cpu6.dcache.ReadReq_mshr_hits::total        57398                       # number of ReadReq MSHR hits
system.cpu6.dcache.WriteReq_mshr_hits::switch_cpus6.data         1903                       # number of WriteReq MSHR hits
system.cpu6.dcache.WriteReq_mshr_hits::total         1903                       # number of WriteReq MSHR hits
system.cpu6.dcache.demand_mshr_hits::switch_cpus6.data        59301                       # number of demand (read+write) MSHR hits
system.cpu6.dcache.demand_mshr_hits::total        59301                       # number of demand (read+write) MSHR hits
system.cpu6.dcache.overall_mshr_hits::switch_cpus6.data        59301                       # number of overall MSHR hits
system.cpu6.dcache.overall_mshr_hits::total        59301                       # number of overall MSHR hits
system.cpu6.dcache.ReadReq_mshr_misses::switch_cpus6.data        36236                       # number of ReadReq MSHR misses
system.cpu6.dcache.ReadReq_mshr_misses::total        36236                       # number of ReadReq MSHR misses
system.cpu6.dcache.WriteReq_mshr_misses::switch_cpus6.data          207                       # number of WriteReq MSHR misses
system.cpu6.dcache.WriteReq_mshr_misses::total          207                       # number of WriteReq MSHR misses
system.cpu6.dcache.demand_mshr_misses::switch_cpus6.data        36443                       # number of demand (read+write) MSHR misses
system.cpu6.dcache.demand_mshr_misses::total        36443                       # number of demand (read+write) MSHR misses
system.cpu6.dcache.overall_mshr_misses::switch_cpus6.data        36443                       # number of overall MSHR misses
system.cpu6.dcache.overall_mshr_misses::total        36443                       # number of overall MSHR misses
system.cpu6.dcache.ReadReq_mshr_miss_latency::switch_cpus6.data   4898843208                       # number of ReadReq MSHR miss cycles
system.cpu6.dcache.ReadReq_mshr_miss_latency::total   4898843208                       # number of ReadReq MSHR miss cycles
system.cpu6.dcache.WriteReq_mshr_miss_latency::switch_cpus6.data     15084365                       # number of WriteReq MSHR miss cycles
system.cpu6.dcache.WriteReq_mshr_miss_latency::total     15084365                       # number of WriteReq MSHR miss cycles
system.cpu6.dcache.demand_mshr_miss_latency::switch_cpus6.data   4913927573                       # number of demand (read+write) MSHR miss cycles
system.cpu6.dcache.demand_mshr_miss_latency::total   4913927573                       # number of demand (read+write) MSHR miss cycles
system.cpu6.dcache.overall_mshr_miss_latency::switch_cpus6.data   4913927573                       # number of overall MSHR miss cycles
system.cpu6.dcache.overall_mshr_miss_latency::total   4913927573                       # number of overall MSHR miss cycles
system.cpu6.dcache.ReadReq_mshr_miss_rate::switch_cpus6.data     0.003650                       # mshr miss rate for ReadReq accesses
system.cpu6.dcache.ReadReq_mshr_miss_rate::total     0.003650                       # mshr miss rate for ReadReq accesses
system.cpu6.dcache.WriteReq_mshr_miss_rate::switch_cpus6.data     0.000028                       # mshr miss rate for WriteReq accesses
system.cpu6.dcache.WriteReq_mshr_miss_rate::total     0.000028                       # mshr miss rate for WriteReq accesses
system.cpu6.dcache.demand_mshr_miss_rate::switch_cpus6.data     0.002114                       # mshr miss rate for demand accesses
system.cpu6.dcache.demand_mshr_miss_rate::total     0.002114                       # mshr miss rate for demand accesses
system.cpu6.dcache.overall_mshr_miss_rate::switch_cpus6.data     0.002114                       # mshr miss rate for overall accesses
system.cpu6.dcache.overall_mshr_miss_rate::total     0.002114                       # mshr miss rate for overall accesses
system.cpu6.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus6.data 135192.714648                       # average ReadReq mshr miss latency
system.cpu6.dcache.ReadReq_avg_mshr_miss_latency::total 135192.714648                       # average ReadReq mshr miss latency
system.cpu6.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus6.data 72871.328502                       # average WriteReq mshr miss latency
system.cpu6.dcache.WriteReq_avg_mshr_miss_latency::total 72871.328502                       # average WriteReq mshr miss latency
system.cpu6.dcache.demand_avg_mshr_miss_latency::switch_cpus6.data 134838.722745                       # average overall mshr miss latency
system.cpu6.dcache.demand_avg_mshr_miss_latency::total 134838.722745                       # average overall mshr miss latency
system.cpu6.dcache.overall_avg_mshr_miss_latency::switch_cpus6.data 134838.722745                       # average overall mshr miss latency
system.cpu6.dcache.overall_avg_mshr_miss_latency::total 134838.722745                       # average overall mshr miss latency
system.cpu6.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu7.dtb.inst_hits                           0                       # ITB inst hits
system.cpu7.dtb.inst_misses                         0                       # ITB inst misses
system.cpu7.dtb.read_hits                           0                       # DTB read hits
system.cpu7.dtb.read_misses                         0                       # DTB read misses
system.cpu7.dtb.write_hits                          0                       # DTB write hits
system.cpu7.dtb.write_misses                        0                       # DTB write misses
system.cpu7.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu7.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu7.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu7.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu7.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu7.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu7.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu7.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu7.dtb.read_accesses                       0                       # DTB read accesses
system.cpu7.dtb.write_accesses                      0                       # DTB write accesses
system.cpu7.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu7.dtb.hits                                0                       # DTB hits
system.cpu7.dtb.misses                              0                       # DTB misses
system.cpu7.dtb.accesses                            0                       # DTB accesses
system.cpu7.itb.inst_hits                           0                       # ITB inst hits
system.cpu7.itb.inst_misses                         0                       # ITB inst misses
system.cpu7.itb.read_hits                           0                       # DTB read hits
system.cpu7.itb.read_misses                         0                       # DTB read misses
system.cpu7.itb.write_hits                          0                       # DTB write hits
system.cpu7.itb.write_misses                        0                       # DTB write misses
system.cpu7.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu7.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu7.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu7.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu7.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu7.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu7.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu7.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu7.itb.read_accesses                       0                       # DTB read accesses
system.cpu7.itb.write_accesses                      0                       # DTB write accesses
system.cpu7.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu7.itb.hits                                0                       # DTB hits
system.cpu7.itb.misses                              0                       # DTB misses
system.cpu7.itb.accesses                            0                       # DTB accesses
system.cpu7.numCycles                               0                       # number of cpu cycles simulated
system.cpu7.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu7.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu7.committedInsts                          0                       # Number of instructions committed
system.cpu7.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu7.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu7.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu7.num_func_calls                          0                       # number of times a function call or return occured
system.cpu7.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu7.num_int_insts                           0                       # number of integer instructions
system.cpu7.num_fp_insts                            0                       # number of float instructions
system.cpu7.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu7.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu7.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu7.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu7.num_mem_refs                            0                       # number of memory refs
system.cpu7.num_load_insts                          0                       # Number of load instructions
system.cpu7.num_store_insts                         0                       # Number of store instructions
system.cpu7.num_idle_cycles                         0                       # Number of idle cycles
system.cpu7.num_busy_cycles                         0                       # Number of busy cycles
system.cpu7.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu7.idle_fraction                           0                       # Percentage of idle cycles
system.cpu7.icache.replacements                     2                       # number of replacements
system.cpu7.icache.tagsinuse               558.882922                       # Cycle average of tags in use
system.cpu7.icache.total_refs               932125856                       # Total number of references to valid blocks.
system.cpu7.icache.sampled_refs                   562                       # Sample count of references to valid blocks.
system.cpu7.icache.avg_refs              1658586.932384                       # Average number of references to valid blocks.
system.cpu7.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu7.icache.occ_blocks::switch_cpus7.inst    33.721502                       # Average occupied blocks per requestor
system.cpu7.icache.occ_blocks::cpu7.inst   525.161421                       # Average occupied blocks per requestor
system.cpu7.icache.occ_percent::switch_cpus7.inst     0.054041                       # Average percentage of cache occupancy
system.cpu7.icache.occ_percent::cpu7.inst     0.841605                       # Average percentage of cache occupancy
system.cpu7.icache.occ_percent::total        0.895646                       # Average percentage of cache occupancy
system.cpu7.icache.ReadReq_hits::switch_cpus7.inst     11980824                       # number of ReadReq hits
system.cpu7.icache.ReadReq_hits::total       11980824                       # number of ReadReq hits
system.cpu7.icache.demand_hits::switch_cpus7.inst     11980824                       # number of demand (read+write) hits
system.cpu7.icache.demand_hits::total        11980824                       # number of demand (read+write) hits
system.cpu7.icache.overall_hits::switch_cpus7.inst     11980824                       # number of overall hits
system.cpu7.icache.overall_hits::total       11980824                       # number of overall hits
system.cpu7.icache.ReadReq_misses::switch_cpus7.inst           46                       # number of ReadReq misses
system.cpu7.icache.ReadReq_misses::total           46                       # number of ReadReq misses
system.cpu7.icache.demand_misses::switch_cpus7.inst           46                       # number of demand (read+write) misses
system.cpu7.icache.demand_misses::total            46                       # number of demand (read+write) misses
system.cpu7.icache.overall_misses::switch_cpus7.inst           46                       # number of overall misses
system.cpu7.icache.overall_misses::total           46                       # number of overall misses
system.cpu7.icache.ReadReq_miss_latency::switch_cpus7.inst     32536461                       # number of ReadReq miss cycles
system.cpu7.icache.ReadReq_miss_latency::total     32536461                       # number of ReadReq miss cycles
system.cpu7.icache.demand_miss_latency::switch_cpus7.inst     32536461                       # number of demand (read+write) miss cycles
system.cpu7.icache.demand_miss_latency::total     32536461                       # number of demand (read+write) miss cycles
system.cpu7.icache.overall_miss_latency::switch_cpus7.inst     32536461                       # number of overall miss cycles
system.cpu7.icache.overall_miss_latency::total     32536461                       # number of overall miss cycles
system.cpu7.icache.ReadReq_accesses::switch_cpus7.inst     11980870                       # number of ReadReq accesses(hits+misses)
system.cpu7.icache.ReadReq_accesses::total     11980870                       # number of ReadReq accesses(hits+misses)
system.cpu7.icache.demand_accesses::switch_cpus7.inst     11980870                       # number of demand (read+write) accesses
system.cpu7.icache.demand_accesses::total     11980870                       # number of demand (read+write) accesses
system.cpu7.icache.overall_accesses::switch_cpus7.inst     11980870                       # number of overall (read+write) accesses
system.cpu7.icache.overall_accesses::total     11980870                       # number of overall (read+write) accesses
system.cpu7.icache.ReadReq_miss_rate::switch_cpus7.inst     0.000004                       # miss rate for ReadReq accesses
system.cpu7.icache.ReadReq_miss_rate::total     0.000004                       # miss rate for ReadReq accesses
system.cpu7.icache.demand_miss_rate::switch_cpus7.inst     0.000004                       # miss rate for demand accesses
system.cpu7.icache.demand_miss_rate::total     0.000004                       # miss rate for demand accesses
system.cpu7.icache.overall_miss_rate::switch_cpus7.inst     0.000004                       # miss rate for overall accesses
system.cpu7.icache.overall_miss_rate::total     0.000004                       # miss rate for overall accesses
system.cpu7.icache.ReadReq_avg_miss_latency::switch_cpus7.inst 707314.369565                       # average ReadReq miss latency
system.cpu7.icache.ReadReq_avg_miss_latency::total 707314.369565                       # average ReadReq miss latency
system.cpu7.icache.demand_avg_miss_latency::switch_cpus7.inst 707314.369565                       # average overall miss latency
system.cpu7.icache.demand_avg_miss_latency::total 707314.369565                       # average overall miss latency
system.cpu7.icache.overall_avg_miss_latency::switch_cpus7.inst 707314.369565                       # average overall miss latency
system.cpu7.icache.overall_avg_miss_latency::total 707314.369565                       # average overall miss latency
system.cpu7.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu7.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu7.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu7.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu7.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu7.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu7.icache.fast_writes                      0                       # number of fast writes performed
system.cpu7.icache.cache_copies                     0                       # number of cache copies performed
system.cpu7.icache.ReadReq_mshr_hits::switch_cpus7.inst           11                       # number of ReadReq MSHR hits
system.cpu7.icache.ReadReq_mshr_hits::total           11                       # number of ReadReq MSHR hits
system.cpu7.icache.demand_mshr_hits::switch_cpus7.inst           11                       # number of demand (read+write) MSHR hits
system.cpu7.icache.demand_mshr_hits::total           11                       # number of demand (read+write) MSHR hits
system.cpu7.icache.overall_mshr_hits::switch_cpus7.inst           11                       # number of overall MSHR hits
system.cpu7.icache.overall_mshr_hits::total           11                       # number of overall MSHR hits
system.cpu7.icache.ReadReq_mshr_misses::switch_cpus7.inst           35                       # number of ReadReq MSHR misses
system.cpu7.icache.ReadReq_mshr_misses::total           35                       # number of ReadReq MSHR misses
system.cpu7.icache.demand_mshr_misses::switch_cpus7.inst           35                       # number of demand (read+write) MSHR misses
system.cpu7.icache.demand_mshr_misses::total           35                       # number of demand (read+write) MSHR misses
system.cpu7.icache.overall_mshr_misses::switch_cpus7.inst           35                       # number of overall MSHR misses
system.cpu7.icache.overall_mshr_misses::total           35                       # number of overall MSHR misses
system.cpu7.icache.ReadReq_mshr_miss_latency::switch_cpus7.inst     26790574                       # number of ReadReq MSHR miss cycles
system.cpu7.icache.ReadReq_mshr_miss_latency::total     26790574                       # number of ReadReq MSHR miss cycles
system.cpu7.icache.demand_mshr_miss_latency::switch_cpus7.inst     26790574                       # number of demand (read+write) MSHR miss cycles
system.cpu7.icache.demand_mshr_miss_latency::total     26790574                       # number of demand (read+write) MSHR miss cycles
system.cpu7.icache.overall_mshr_miss_latency::switch_cpus7.inst     26790574                       # number of overall MSHR miss cycles
system.cpu7.icache.overall_mshr_miss_latency::total     26790574                       # number of overall MSHR miss cycles
system.cpu7.icache.ReadReq_mshr_miss_rate::switch_cpus7.inst     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu7.icache.ReadReq_mshr_miss_rate::total     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu7.icache.demand_mshr_miss_rate::switch_cpus7.inst     0.000003                       # mshr miss rate for demand accesses
system.cpu7.icache.demand_mshr_miss_rate::total     0.000003                       # mshr miss rate for demand accesses
system.cpu7.icache.overall_mshr_miss_rate::switch_cpus7.inst     0.000003                       # mshr miss rate for overall accesses
system.cpu7.icache.overall_mshr_miss_rate::total     0.000003                       # mshr miss rate for overall accesses
system.cpu7.icache.ReadReq_avg_mshr_miss_latency::switch_cpus7.inst 765444.971429                       # average ReadReq mshr miss latency
system.cpu7.icache.ReadReq_avg_mshr_miss_latency::total 765444.971429                       # average ReadReq mshr miss latency
system.cpu7.icache.demand_avg_mshr_miss_latency::switch_cpus7.inst 765444.971429                       # average overall mshr miss latency
system.cpu7.icache.demand_avg_mshr_miss_latency::total 765444.971429                       # average overall mshr miss latency
system.cpu7.icache.overall_avg_mshr_miss_latency::switch_cpus7.inst 765444.971429                       # average overall mshr miss latency
system.cpu7.icache.overall_avg_mshr_miss_latency::total 765444.971429                       # average overall mshr miss latency
system.cpu7.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu7.dcache.replacements                 53603                       # number of replacements
system.cpu7.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu7.dcache.total_refs               224357707                       # Total number of references to valid blocks.
system.cpu7.dcache.sampled_refs                 53859                       # Sample count of references to valid blocks.
system.cpu7.dcache.avg_refs               4165.649325                       # Average number of references to valid blocks.
system.cpu7.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu7.dcache.occ_blocks::switch_cpus7.data   203.369962                       # Average occupied blocks per requestor
system.cpu7.dcache.occ_blocks::cpu7.data    52.630038                       # Average occupied blocks per requestor
system.cpu7.dcache.occ_percent::switch_cpus7.data     0.794414                       # Average percentage of cache occupancy
system.cpu7.dcache.occ_percent::cpu7.data     0.205586                       # Average percentage of cache occupancy
system.cpu7.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu7.dcache.ReadReq_hits::switch_cpus7.data     17583252                       # number of ReadReq hits
system.cpu7.dcache.ReadReq_hits::total       17583252                       # number of ReadReq hits
system.cpu7.dcache.WriteReq_hits::switch_cpus7.data      3400623                       # number of WriteReq hits
system.cpu7.dcache.WriteReq_hits::total       3400623                       # number of WriteReq hits
system.cpu7.dcache.LoadLockedReq_hits::switch_cpus7.data         8032                       # number of LoadLockedReq hits
system.cpu7.dcache.LoadLockedReq_hits::total         8032                       # number of LoadLockedReq hits
system.cpu7.dcache.StoreCondReq_hits::switch_cpus7.data         7980                       # number of StoreCondReq hits
system.cpu7.dcache.StoreCondReq_hits::total         7980                       # number of StoreCondReq hits
system.cpu7.dcache.demand_hits::switch_cpus7.data     20983875                       # number of demand (read+write) hits
system.cpu7.dcache.demand_hits::total        20983875                       # number of demand (read+write) hits
system.cpu7.dcache.overall_hits::switch_cpus7.data     20983875                       # number of overall hits
system.cpu7.dcache.overall_hits::total       20983875                       # number of overall hits
system.cpu7.dcache.ReadReq_misses::switch_cpus7.data       184262                       # number of ReadReq misses
system.cpu7.dcache.ReadReq_misses::total       184262                       # number of ReadReq misses
system.cpu7.dcache.WriteReq_misses::switch_cpus7.data          340                       # number of WriteReq misses
system.cpu7.dcache.WriteReq_misses::total          340                       # number of WriteReq misses
system.cpu7.dcache.demand_misses::switch_cpus7.data       184602                       # number of demand (read+write) misses
system.cpu7.dcache.demand_misses::total        184602                       # number of demand (read+write) misses
system.cpu7.dcache.overall_misses::switch_cpus7.data       184602                       # number of overall misses
system.cpu7.dcache.overall_misses::total       184602                       # number of overall misses
system.cpu7.dcache.ReadReq_miss_latency::switch_cpus7.data  42086575955                       # number of ReadReq miss cycles
system.cpu7.dcache.ReadReq_miss_latency::total  42086575955                       # number of ReadReq miss cycles
system.cpu7.dcache.WriteReq_miss_latency::switch_cpus7.data     29367169                       # number of WriteReq miss cycles
system.cpu7.dcache.WriteReq_miss_latency::total     29367169                       # number of WriteReq miss cycles
system.cpu7.dcache.demand_miss_latency::switch_cpus7.data  42115943124                       # number of demand (read+write) miss cycles
system.cpu7.dcache.demand_miss_latency::total  42115943124                       # number of demand (read+write) miss cycles
system.cpu7.dcache.overall_miss_latency::switch_cpus7.data  42115943124                       # number of overall miss cycles
system.cpu7.dcache.overall_miss_latency::total  42115943124                       # number of overall miss cycles
system.cpu7.dcache.ReadReq_accesses::switch_cpus7.data     17767514                       # number of ReadReq accesses(hits+misses)
system.cpu7.dcache.ReadReq_accesses::total     17767514                       # number of ReadReq accesses(hits+misses)
system.cpu7.dcache.WriteReq_accesses::switch_cpus7.data      3400963                       # number of WriteReq accesses(hits+misses)
system.cpu7.dcache.WriteReq_accesses::total      3400963                       # number of WriteReq accesses(hits+misses)
system.cpu7.dcache.LoadLockedReq_accesses::switch_cpus7.data         8032                       # number of LoadLockedReq accesses(hits+misses)
system.cpu7.dcache.LoadLockedReq_accesses::total         8032                       # number of LoadLockedReq accesses(hits+misses)
system.cpu7.dcache.StoreCondReq_accesses::switch_cpus7.data         7980                       # number of StoreCondReq accesses(hits+misses)
system.cpu7.dcache.StoreCondReq_accesses::total         7980                       # number of StoreCondReq accesses(hits+misses)
system.cpu7.dcache.demand_accesses::switch_cpus7.data     21168477                       # number of demand (read+write) accesses
system.cpu7.dcache.demand_accesses::total     21168477                       # number of demand (read+write) accesses
system.cpu7.dcache.overall_accesses::switch_cpus7.data     21168477                       # number of overall (read+write) accesses
system.cpu7.dcache.overall_accesses::total     21168477                       # number of overall (read+write) accesses
system.cpu7.dcache.ReadReq_miss_rate::switch_cpus7.data     0.010371                       # miss rate for ReadReq accesses
system.cpu7.dcache.ReadReq_miss_rate::total     0.010371                       # miss rate for ReadReq accesses
system.cpu7.dcache.WriteReq_miss_rate::switch_cpus7.data     0.000100                       # miss rate for WriteReq accesses
system.cpu7.dcache.WriteReq_miss_rate::total     0.000100                       # miss rate for WriteReq accesses
system.cpu7.dcache.demand_miss_rate::switch_cpus7.data     0.008721                       # miss rate for demand accesses
system.cpu7.dcache.demand_miss_rate::total     0.008721                       # miss rate for demand accesses
system.cpu7.dcache.overall_miss_rate::switch_cpus7.data     0.008721                       # miss rate for overall accesses
system.cpu7.dcache.overall_miss_rate::total     0.008721                       # miss rate for overall accesses
system.cpu7.dcache.ReadReq_avg_miss_latency::switch_cpus7.data 228406.160549                       # average ReadReq miss latency
system.cpu7.dcache.ReadReq_avg_miss_latency::total 228406.160549                       # average ReadReq miss latency
system.cpu7.dcache.WriteReq_avg_miss_latency::switch_cpus7.data 86374.026471                       # average WriteReq miss latency
system.cpu7.dcache.WriteReq_avg_miss_latency::total 86374.026471                       # average WriteReq miss latency
system.cpu7.dcache.demand_avg_miss_latency::switch_cpus7.data 228144.565736                       # average overall miss latency
system.cpu7.dcache.demand_avg_miss_latency::total 228144.565736                       # average overall miss latency
system.cpu7.dcache.overall_avg_miss_latency::switch_cpus7.data 228144.565736                       # average overall miss latency
system.cpu7.dcache.overall_avg_miss_latency::total 228144.565736                       # average overall miss latency
system.cpu7.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu7.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu7.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu7.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu7.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu7.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu7.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu7.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu7.dcache.writebacks::writebacks         6884                       # number of writebacks
system.cpu7.dcache.writebacks::total             6884                       # number of writebacks
system.cpu7.dcache.ReadReq_mshr_hits::switch_cpus7.data       130730                       # number of ReadReq MSHR hits
system.cpu7.dcache.ReadReq_mshr_hits::total       130730                       # number of ReadReq MSHR hits
system.cpu7.dcache.WriteReq_mshr_hits::switch_cpus7.data          269                       # number of WriteReq MSHR hits
system.cpu7.dcache.WriteReq_mshr_hits::total          269                       # number of WriteReq MSHR hits
system.cpu7.dcache.demand_mshr_hits::switch_cpus7.data       130999                       # number of demand (read+write) MSHR hits
system.cpu7.dcache.demand_mshr_hits::total       130999                       # number of demand (read+write) MSHR hits
system.cpu7.dcache.overall_mshr_hits::switch_cpus7.data       130999                       # number of overall MSHR hits
system.cpu7.dcache.overall_mshr_hits::total       130999                       # number of overall MSHR hits
system.cpu7.dcache.ReadReq_mshr_misses::switch_cpus7.data        53532                       # number of ReadReq MSHR misses
system.cpu7.dcache.ReadReq_mshr_misses::total        53532                       # number of ReadReq MSHR misses
system.cpu7.dcache.WriteReq_mshr_misses::switch_cpus7.data           71                       # number of WriteReq MSHR misses
system.cpu7.dcache.WriteReq_mshr_misses::total           71                       # number of WriteReq MSHR misses
system.cpu7.dcache.demand_mshr_misses::switch_cpus7.data        53603                       # number of demand (read+write) MSHR misses
system.cpu7.dcache.demand_mshr_misses::total        53603                       # number of demand (read+write) MSHR misses
system.cpu7.dcache.overall_mshr_misses::switch_cpus7.data        53603                       # number of overall MSHR misses
system.cpu7.dcache.overall_mshr_misses::total        53603                       # number of overall MSHR misses
system.cpu7.dcache.ReadReq_mshr_miss_latency::switch_cpus7.data   8925843538                       # number of ReadReq MSHR miss cycles
system.cpu7.dcache.ReadReq_mshr_miss_latency::total   8925843538                       # number of ReadReq MSHR miss cycles
system.cpu7.dcache.WriteReq_mshr_miss_latency::switch_cpus7.data      4635840                       # number of WriteReq MSHR miss cycles
system.cpu7.dcache.WriteReq_mshr_miss_latency::total      4635840                       # number of WriteReq MSHR miss cycles
system.cpu7.dcache.demand_mshr_miss_latency::switch_cpus7.data   8930479378                       # number of demand (read+write) MSHR miss cycles
system.cpu7.dcache.demand_mshr_miss_latency::total   8930479378                       # number of demand (read+write) MSHR miss cycles
system.cpu7.dcache.overall_mshr_miss_latency::switch_cpus7.data   8930479378                       # number of overall MSHR miss cycles
system.cpu7.dcache.overall_mshr_miss_latency::total   8930479378                       # number of overall MSHR miss cycles
system.cpu7.dcache.ReadReq_mshr_miss_rate::switch_cpus7.data     0.003013                       # mshr miss rate for ReadReq accesses
system.cpu7.dcache.ReadReq_mshr_miss_rate::total     0.003013                       # mshr miss rate for ReadReq accesses
system.cpu7.dcache.WriteReq_mshr_miss_rate::switch_cpus7.data     0.000021                       # mshr miss rate for WriteReq accesses
system.cpu7.dcache.WriteReq_mshr_miss_rate::total     0.000021                       # mshr miss rate for WriteReq accesses
system.cpu7.dcache.demand_mshr_miss_rate::switch_cpus7.data     0.002532                       # mshr miss rate for demand accesses
system.cpu7.dcache.demand_mshr_miss_rate::total     0.002532                       # mshr miss rate for demand accesses
system.cpu7.dcache.overall_mshr_miss_rate::switch_cpus7.data     0.002532                       # mshr miss rate for overall accesses
system.cpu7.dcache.overall_mshr_miss_rate::total     0.002532                       # mshr miss rate for overall accesses
system.cpu7.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus7.data 166738.465553                       # average ReadReq mshr miss latency
system.cpu7.dcache.ReadReq_avg_mshr_miss_latency::total 166738.465553                       # average ReadReq mshr miss latency
system.cpu7.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus7.data 65293.521127                       # average WriteReq mshr miss latency
system.cpu7.dcache.WriteReq_avg_mshr_miss_latency::total 65293.521127                       # average WriteReq mshr miss latency
system.cpu7.dcache.demand_avg_mshr_miss_latency::switch_cpus7.data 166604.096375                       # average overall mshr miss latency
system.cpu7.dcache.demand_avg_mshr_miss_latency::total 166604.096375                       # average overall mshr miss latency
system.cpu7.dcache.overall_avg_mshr_miss_latency::switch_cpus7.data 166604.096375                       # average overall mshr miss latency
system.cpu7.dcache.overall_avg_mshr_miss_latency::total 166604.096375                       # average overall mshr miss latency
system.cpu7.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
