/**
 * @file   ddr2.h
 * @Author Rodrigo França (rodrigo.franca@maua.br | rodmarfra@gmail.com)
 * @date   Maio, 2017
 * @brief  Header File para testes e acesso as memórias DDR2 da DE4
 *
 * Exemplo de utilização:
 *
 *
 *
 */

#ifndef DDR2_H_
#define DDR2_H_

/* includes */
#include "../../simucam_definitions.h"
#include "../../driver/i2c/i2c.h"

/* address */
#define DDR2_EXT_ADDR_WINDOWED_BASE     DDR2_ADDRESS_SPAN_EXTENDER_WINDOWED_SLAVE_BASE
#define DDR2_EXT_ADDR_CONTROL_BASE      DDR2_ADDRESS_SPAN_EXTENDER_CNTL_BASE
#define DDR2_M1_MEMORY_BASE             0x00000000
#define DDR2_M1_EEPROM_I2C_SCL_BASE     M1_DDR2_I2C_SCL_BASE
#define DDR2_M1_EEPROM_I2C_SDA_BASE     M1_DDR2_I2C_SDA_BASE
#define DDR2_M2_MEMORY_BASE             0x80000000
#define DDR2_M2_EEPROM_I2C_SCL_BASE     M2_DDR2_I2C_SCL_BASE
#define DDR2_M2_EEPROM_I2C_SDA_BASE     M2_DDR2_I2C_SDA_BASE

/* defines */
#define DDR2_EXT_ADDR_WINDOWED_SPAN     (2 ^ DDR2_ADDRESS_SPAN_EXTENDER_WINDOWED_SLAVE_SLAVE_ADDRESS_WIDTH)
#define DDR2_EXT_ADDR_WINDOWED_MASK     (DDR2_EXT_ADDR_WINDOWED_SPAN - 1)
#define DDR2_M1_MEMORY_WINDOWED_OFFSET  0x00000000
#define DDR2_M1_ID                      0x00
#define DDR2_M1_MEMORY_SIZE             2147483648
#define DDR2_M2_MEMORY_WINDOWED_OFFSET  0x80000000
#define DDR2_M2_ID                      0x01
#define DDR2_M2_MEMORY_SIZE             2147483648
#define DDR2_EEPROM_I2C_ADDRESS         0xA0
#define DDR2_VERBOSE                    TRUE
#define DDR2_NO_VERBOSE                 FALSE
#define DDR2_TIME                       TRUE
#define DDR2_NO_TIME                    FALSE

#define DDR2_M1_BASE_ADDR               (alt_u64)0x0000000000000000
#define DDR2_M1_SPAN                    (alt_u32)0x7FFFFFFF
#define DDR2_M2_BASE_ADDR               (alt_u64)0x0000000080000000
#define DDR2_M2_SPAN                    (alt_u32)x7FFFFFFF

union Ddr2MemoryAddress {
	alt_u64 ulliMemAddr64b;
	alt_u32 uliMemAddr32b[2];
};

enum Ddr2DdrMemId {
	eDdr2Memory1 = 0, eDdr2Memory2
} EUartDdrMemId;

/* prototype */
bool bDdr2EepromTest(alt_u8 ucMemoryId);
bool bDdr2EepromDump(alt_u8 ucMemoryId);
bool bDdr2SwitchMemory(alt_u8 ucMemoryId);
bool bDdr2MemoryWriteTest(alt_u8 ucMemoryId);
bool bDdr2MemoryReadTest(alt_u8 ucMemoryId);
bool bDdr2MemoryRandomWriteTest(alt_u8 ucMemoryId, bool bVerbose, bool bTime);
bool bDdr2MemoryRandomReadTest(alt_u8 ucMemoryId, bool bVerbose, bool bTime);

#endif /* DDR2_H_ */
