
The following have been reloaded with a version change:
  1) binutils/2.40-GCCcore-12.3.0 => binutils/2.40

Warning: -fp-relaxed will override all instances of #pragma clang fp reassoc
aoc: Selected target board package /apps/USE/easybuild/staging/2023.1/software/520nmx/20.4
aoc: Selected target board p520_hpc_m210h_g3x16
aoc: Running OpenCL parser....
aoc: OpenCL parser completed 
aoc: Linking Object files....
aoc: Optimizing and doing static analysis of code...
src/FBGABlas_kernels/fblas_kernels.cl:364: Compiler Warning: Cannot unroll loop in function 'kernel_read_vector_y_1' because endpoints of channel 'channel_in_vector_y_1' would undergo different amounts of unrolling
src/FBGABlas_kernels/fblas_kernels.cl:557: Compiler Warning: Cannot unroll loop in function 'kernel_write_vector_1' because endpoints of channel 'channel_out_vector_1' would undergo different amounts of unrolling
src/FBGABlas_kernels/fblas_kernels.cl:348: Compiler Warning: Loop Coalescing requested but cannot be done in kernel 'kernel_read_vector_y_1':
src/FBGABlas_kernels/fblas_kernels.cl:364: Compiler Warning:  Inner loop failed to coalesce to parent because of complex loop variable initializer
Compiler Warning: src/FBGABlas_kernels/fblas_kernels.cl:24: Stream 'channel_in_vector_x_0' is never used. Note that the compiler will optimize it away.
Compiler Warning: src/FBGABlas_kernels/fblas_kernels.cl:25: Stream 'channel_in_vector_y_0' is never used. Note that the compiler will optimize it away.
Compiler Warning: src/FBGABlas_kernels/fblas_kernels.cl:33: Stream 'channel_in_vector_x_2' is never used. Note that the compiler will optimize it away.
Compiler Warning: src/FBGABlas_kernels/fblas_kernels.cl:34: Stream 'channel_in_vector_y_2' is never used. Note that the compiler will optimize it away.
Compiler Warning: src/FBGABlas_kernels/fblas_kernels.cl:35: Stream 'channel_out_vector_2' is never used. Note that the compiler will optimize it away.
Compiler Warning: src/FBGABlas_kernels/fblas_kernels.cl:28: Stream 'channel_in_vector_x_1' is never used. Note that the compiler will optimize it away.
Compiler Warning: src/FBGABlas_kernels/fblas_kernels.cl:30: Stream 'channel_in_matrix_A_1' is never used. Note that the compiler will optimize it away.
aoc: First stage compilation completed successfully.
aoc: Compiling for FPGA. This process may take several hours to complete.  Prior to performing this compile, be sure to check the reports to ensure the design will meet your performance targets.  If the reports indicate performance targets are not being met, code edits may be required.  Please refer to the Intel FPGA SDK for OpenCL Best Practices Guide for information on performance tuning applications for FPGAs.
Error (272006): Cannot implement altera_syncram megafunction because RAM size is too large to use with OPERATION_MODE parameter set to value DUAL_PORT RAM File: /mnt/tier2/apps/USE/easybuild/staging/2023.1/software/ifpgasdk/20.4/hld/ip/acl_mid_speed_fifo.sv Line: 460
Error (20110): Auto-generation of an IP failed: "altera_syncram". See previous errors for reason/mitigation.
Error (16185): Can't elaborate user hierarchy "freeze_wrapper_inst|pr_region_inst|kernel_system_inst|fblas_kernels_sys|dgemv_std_ic_inst|dgemv_inst_0|kernel|thedgemv_function|thebb_dgemv_B1|thebb_dgemv_B1_stall_region|thei_iord_bl_acl_unrolled_channel_in_matrix_a_1_1_unnamed_dgemv10_dgemv6|theiord|GEN_STALL_LATENCY.hld_iord_stall_latency_inst|side_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_m20k.altera_syncram" File: /mnt/tier2/apps/USE/easybuild/staging/2023.1/software/ifpgasdk/20.4/hld/ip/acl_mid_speed_fifo.sv Line: 460
Error (16185): Can't elaborate user hierarchy "freeze_wrapper_inst|pr_region_inst|kernel_system_inst|fblas_kernels_sys|dgemv_std_ic_inst|dgemv_inst_0|kernel|thedgemv_function|thebb_dgemv_B1|thebb_dgemv_B1_stall_region|thei_iord_bl_acl_unrolled_channel_in_matrix_a_1_1_unnamed_dgemv10_dgemv6|theiord|GEN_STALL_LATENCY.hld_iord_stall_latency_inst|side_fifo|ms.acl_mid_speed_fifo_inst" File: /mnt/tier2/apps/USE/easybuild/staging/2023.1/software/ifpgasdk/20.4/hld/ip/hld_fifo.sv Line: 876
Error (161For more details, full Quartus compile output can be found in files quartuserr.tmp and quartus_sh_compile.log.
Error: Compiler Error, not able to generate hardware

85): Can't elaborate user hierarchy "freeze_wrapper_inst|pr_region_inst|kernel_system_inst|fblas_kernels_sys|dgemv_std_ic_inst|dgemv_inst_0|kernel|thedgemv_function|thebb_dgemv_B1|thebb_dgemv_B1_stall_region|thei_iord_bl_acl_unrolled_channel_in_matrix_a_1_1_unnamed_dgemv10_dgemv6|theiord|GEN_STALL_LATENCY.hld_iord_stall_latency_inst|side_fifo" File: /mnt/tier2/apps/USE/easybuild/staging/2023.1/software/ifpgasdk/20.4/hld/ip/hld_iord_stall_latency.sv Line: 593
Error (16185): Can't elaborate user hierarchy "freeze_wrapper_inst|pr_region_inst|kernel_system_inst|fblas_kernels_sys|dgemv_std_ic_inst|dgemv_inst_0|kernel|thedgemv_function|thebb_dgemv_B1|thebb_dgemv_B1_stall_region|thei_iord_bl_acl_unrolled_channel_in_matrix_a_1_1_unnamed_dgemv10_dgemv6|theiord|GEN_STALL_LATENCY.hld_iord_stall_latency_inst" File: /mnt/tier2/apps/USE/easybuild/staging/2023.1/software/ifpgasdk/20.4/hld/ip/hld_iord.sv Line: 358
Error (16185): Can't elaborate user hierarchy "freeze_wrapper_inst|pr_region_inst|kernel_system_inst|fblas_kernels_sys|dgemv_std_ic_inst|dgemv_inst_0|kernel|thedgemv_function|thebb_dgemv_B1|thebb_dgemv_B1_stall_region|thei_iord_bl_acl_unrolled_channel_in_matrix_a_1_1_unnamed_dgemv10_dgemv6|theiord" File: /mnt/tier2/users/u101373/CG-FPGA/opencl/bin/fpga/fblas_kernels.fpga/kernel_hdl/dgemv/dgemv_i_iord_bl_acl_unrolled_channel_in_0000_1_unnamed_10_dgemv0.sv Line: 67
Error (16185): Can't elaborate user hierarchy "freeze_wrapper_inst|pr_region_inst|kernel_system_inst|fblas_kernels_sys|dgemv_std_ic_inst|dgemv_inst_0|kernel|thedgemv_function|thebb_dgemv_B1|thebb_dgemv_B1_stall_region|thei_iord_bl_acl_unrolled_channel_in_matrix_a_1_1_unnamed_dgemv10_dgemv6" File: /mnt/tier2/users/u101373/CG-FPGA/opencl/bin/fpga/fblas_kernels.fpga/kernel_hdl/dgemv/dgemv_bb_B1_stall_region.sv Line: 165
Error (272006): Cannot implement altera_syncram megafunction because RAM size is too large to use with OPERATION_MODE parameter set to value DUAL_PORT RAM File: /mnt/tier2/apps/USE/easybuild/staging/2023.1/software/ifpgasdk/20.4/hld/ip/acl_mid_speed_fifo.sv Line: 460
Error (20110): Auto-generation of an IP failed: "altera_syncram". See previous errors for reason/mitigation.
Error (16185): Can't elaborate user hierarchy "freeze_wrapper_inst|pr_region_inst|kernel_system_inst|fblas_kernels_sys|dgemv_std_ic_inst|dgemv_inst_0|kernel|thedgemv_function|thebb_dgemv_B1|thebb_dgemv_B1_stall_region|thei_iord_bl_acl_unrolled_channel_in_matrix_a_1_2_unnamed_dgemv11_dgemv7|theiord|GEN_STALL_LATENCY.hld_iord_stall_latency_inst|side_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_m20k.altera_syncram" File: /mnt/tier2/apps/USE/easybuild/staging/2023.1/software/ifpgasdk/20.4/hld/ip/acl_mid_speed_fifo.sv Line: 460
Error (16185): Can't elaborate user hierarchy "freeze_wrapper_inst|pr_region_inst|kernel_system_inst|fblas_kernels_sys|dgemv_std_ic_inst|dgemv_inst_0|kernel|thedgemv_function|thebb_dgemv_B1|thebb_dgemv_B1_stall_region|thei_iord_bl_acl_unrolled_channel_in_matrix_a_1_2_unnamed_dgemv11_dgemv7|theiord|GEN_STALL_LATENCY.hld_iord_stall_latency_inst|side_fifo|ms.acl_mid_speed_fifo_inst" File: /mnt/tier2/apps/USE/easybuild/staging/2023.1/software/ifpgasdk/20.4/hld/ip/hld_fifo.sv Line: 876
Error (16185): Can't elaborate user hierarchy "freeze_wrapper_inst|pr_region_inst|kernel_system_inst|fblas_kernels_sys|dgemv_std_ic_inst|dgemv_inst_0|kernel|thedgemv_function|thebb_dgemv_B1|thebb_dgemv_B1_stall_region|thei_iord_bl_acl_unrolled_channel_in_matrix_a_1_2_unnamed_dgemv11_dgemv7|theiord|GEN_STALL_LATENCY.hld_iord_stall_latency_inst|side_fifo" File: /mnt/tier2/apps/USE/easybuild/staging/2023.1/software/ifpgasdk/20.4/hld/ip/hld_iord_stall_latency.sv Line: 593
Error (16185): Can't elaborate user hierarchy "freeze_wrapper_inst|pr_region_inst|kernel_system_inst|fblas_kernels_sys|dgemv_std_ic_inst|dgemv_inst_0|kernel|thedgemv_function|thebb_dgemv_B1|thebb_dgemv_B1_stall_region|thei_iord_bl_acl_unrolled_channel_in_matrix_a_1_2_unnamed_dgemv11_dgemv7|theiord|GEN_STALL_LATENCY.hld_iord_stall_latency_inst" File: /mnt/tier2/apps/USE/easybuild/staging/2023.1/software/ifpgasdk/20.4/hld/ip/hld_iord.sv Line: 358
Error (16185): Can't elaborate user hierarchy "freeze_wrapper_inst|pr_region_inst|kernel_system_inst|fblas_kernels_sys|dgemv_std_ic_inst|dgemv_inst_0|kernel|thedgemv_function|thebb_dgemv_B1|thebb_dgemv_B1_stall_region|thei_iord_bl_acl_unrolled_channel_in_matrix_a_1_2_unnamed_dgemv11_dgemv7|theiord" File: /mnt/tier2/users/u101373/CG-FPGA/opencl/bin/fpga/fblas_kernels.fpga/kernel_hdl/dgemv/dgemv_i_iord_bl_acl_unrolled_channel_in_0000_2_unnamed_11_dgemv0.sv Line: 67
Error (16185): Can't elaborate user hierarchy "freeze_wrapper_inst|pr_region_inst|kernel_system_inst|fblas_kernels_sys|dgemv_std_ic_inst|dgemv_inst_0|kernel|thedgemv_function|thebb_dgemv_B1|thebb_dgemv_B1_stall_region|thei_iord_bl_acl_unrolled_channel_in_matrix_a_1_2_unnamed_dgemv11_dgemv7" File: /mnt/tier2/users/u101373/CG-FPGA/opencl/bin/fpga/fblas_kernels.fpga/kernel_hdl/dgemv/dgemv_bb_B1_stall_region.sv Line: 172
Error (272006): Cannot implement altera_syncram megafunction because RAM size is too large to use with OPERATION_MODE parameter set to value DUAL_PORT RAM File: /mnt/tier2/apps/USE/easybuild/staging/2023.1/software/ifpgasdk/20.4/hld/ip/acl_mid_speed_fifo.sv Line: 460
Error (20110): Auto-generation of an IP failed: "altera_syncram". See previous errors for reason/mitigation.
Error (16185): Can't elaborate user hierarchy "freeze_wrapper_inst|pr_region_inst|kernel_system_inst|fblas_kernels_sys|dgemv_std_ic_inst|dgemv_inst_0|kernel|thedgemv_function|thebb_dgemv_B1|thebb_dgemv_B1_stall_region|thei_iord_bl_acl_unrolled_channel_in_matrix_a_1_3_unnamed_dgemv12_dgemv8|theiord|GEN_STALL_LATENCY.hld_iord_stall_latency_inst|side_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_m20k.altera_syncram" File: /mnt/tier2/apps/USE/easybuild/staging/2023.1/software/ifpgasdk/20.4/hld/ip/acl_mid_speed_fifo.sv Line: 460
Error (16185): Can't elaborate user hierarchy "freeze_wrapper_inst|pr_region_inst|kernel_system_inst|fblas_kernels_sys|dgemv_std_ic_inst|dgemv_inst_0|kernel|thedgemv_function|thebb_dgemv_B1|thebb_dgemv_B1_stall_region|thei_iord_bl_acl_unrolled_channel_in_matrix_a_1_3_unnamed_dgemv12_dgemv8|theiord|GEN_STALL_LATENCY.hld_iord_stall_latency_inst|side_fifo|ms.acl_mid_speed_fifo_inst" File: /mnt/tier2/apps/USE/easybuild/staging/2023.1/software/ifpgasdk/20.4/hld/ip/hld_fifo.sv Line: 876
Error (16185): Can't elaborate user hierarchy "freeze_wrapper_inst|pr_region_inst|kernel_system_inst|fblas_kernels_sys|dgemv_std_ic_inst|dgemv_inst_0|kernel|thedgemv_function|thebb_dgemv_B1|thebb_dgemv_B1_stall_region|thei_iord_bl_acl_unrolled_channel_in_matrix_a_1_3_unnamed_dgemv12_dgemv8|theiord|GEN_STALL_LATENCY.hld_iord_stall_latency_inst|side_fifo" File: /mnt/tier2/apps/USE/easybuild/staging/2023.1/software/ifpgasdk/20.4/hld/ip/hld_iord_stall_latency.sv Line: 593
Error (16185): Can't elaborate user hierarchy "freeze_wrapper_inst|pr_region_inst|kernel_system_inst|fblas_kernels_sys|dgemv_std_ic_inst|dgemv_inst_0|kernel|thedgemv_function|thebb_dgemv_B1|thebb_dgemv_B1_stall_region|thei_iord_bl_acl_unrolled_channel_in_matrix_a_1_3_unnamed_dgemv12_dgemv8|theiord|GEN_STALL_LATENCY.hld_iord_stall_latency_inst" File: /mnt/tier2/apps/USE/easybuild/staging/2023.1/software/ifpgasdk/20.4/hld/ip/hld_iord.sv Line: 358
Error (16185): Can't elaborate user hierarchy "freeze_wrapper_inst|pr_region_inst|kernel_system_inst|fblas_kernels_sys|dgemv_std_ic_inst|dgemv_inst_0|kernel|thedgemv_function|thebb_dgemv_B1|thebb_dgemv_B1_stall_region|thei_iord_bl_acl_unrolled_channel_in_matrix_a_1_3_unnamed_dgemv12_dgemv8|theiord" File: /mnt/tier2/users/u101373/CG-FPGA/opencl/bin/fpga/fblas_kernels.fpga/kernel_hdl/dgemv/dgemv_i_iord_bl_acl_unrolled_channel_in_0000_3_unnamed_12_dgemv0.sv Line: 67
Error (16185): Can't elaborate user hierarchy "freeze_wrapper_inst|pr_region_inst|kernel_system_inst|fblas_kernels_sys|dgemv_std_ic_inst|dgemv_inst_0|kernel|thedgemv_function|thebb_dgemv_B1|thebb_dgemv_B1_stall_region|thei_iord_bl_acl_unrolled_channel_in_matrix_a_1_3_unnamed_dgemv12_dgemv8" File: /mnt/tier2/users/u101373/CG-FPGA/opencl/bin/fpga/fblas_kernels.fpga/kernel_hdl/dgemv/dgemv_bb_B1_stall_region.sv Line: 179
Error (272006): Cannot implement altera_syncram megafunction because RAM size is too large to use with OPERATION_MODE parameter set to value DUAL_PORT RAM File: /mnt/tier2/apps/USE/easybuild/staging/2023.1/software/ifpgasdk/20.4/hld/ip/acl_mid_speed_fifo.sv Line: 460
Error (20110): Auto-generation of an IP failed: "altera_syncram". See previous errors for reason/mitigation.
Error (16185): Can't elaborate user hierarchy "freeze_wrapper_inst|pr_region_inst|kernel_system_inst|fblas_kernels_sys|dgemv_std_ic_inst|dgemv_inst_0|kernel|thedgemv_function|thebb_dgemv_B1|thebb_dgemv_B1_stall_region|thei_iord_bl_acl_unrolled_channel_in_matrix_a_1_4_unnamed_dgemv13_dgemv9|theiord|GEN_STALL_LATENCY.hld_iord_stall_latency_inst|side_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_m20k.altera_syncram" File: /mnt/tier2/apps/USE/easybuild/staging/2023.1/software/ifpgasdk/20.4/hld/ip/acl_mid_speed_fifo.sv Line: 460
Error (16185): Can't elaborate user hierarchy "freeze_wrapper_inst|pr_region_inst|kernel_system_inst|fblas_kernels_sys|dgemv_std_ic_inst|dgemv_inst_0|kernel|thedgemv_function|thebb_dgemv_B1|thebb_dgemv_B1_stall_region|thei_iord_bl_acl_unrolled_channel_in_matrix_a_1_4_unnamed_dgemv13_dgemv9|theiord|GEN_STALL_LATENCY.hld_iord_stall_latency_inst|side_fifo|ms.acl_mid_speed_fifo_inst" File: /mnt/tier2/apps/USE/easybuild/staging/2023.1/software/ifpgasdk/20.4/hld/ip/hld_fifo.sv Line: 876
Error (16185): Can't elaborate user hierarchy "freeze_wrapper_inst|pr_region_inst|kernel_system_inst|fblas_kernels_sys|dgemv_std_ic_inst|dgemv_inst_0|kernel|thedgemv_function|thebb_dgemv_B1|thebb_dgemv_B1_stall_region|thei_iord_bl_acl_unrolled_channel_in_matrix_a_1_4_unnamed_dgemv13_dgemv9|theiord|GEN_STALL_LATENCY.hld_iord_stall_latency_inst|side_fifo" File: /mnt/tier2/apps/USE/easybuild/staging/2023.1/software/ifpgasdk/20.4/hld/ip/hld_iord_stall_latency.sv Line: 593
Error (16185): Can't elaborate user hierarchy "freeze_wrapper_inst|pr_region_inst|kernel_system_inst|fblas_kernels_sys|dgemv_std_ic_inst|dgemv_inst_0|kernel|thedgemv_function|thebb_dgemv_B1|thebb_dgemv_B1_stall_region|thei_iord_bl_acl_unrolled_channel_in_matrix_a_1_4_unnamed_dgemv13_dgemv9|theiord|GEN_STALL_LATENCY.hld_iord_stall_latency_inst" File: /mnt/tier2/apps/USE/easybuild/staging/2023.1/software/ifpgasdk/20.4/hld/ip/hld_iord.sv Line: 358
Error (16185): Can't elaborate user hierarchy "freeze_wrapper_inst|pr_region_inst|kernel_system_inst|fblas_kernels_sys|dgemv_std_ic_inst|dgemv_inst_0|kernel|thedgemv_function|thebb_dgemv_B1|thebb_dgemv_B1_stall_region|thei_iord_bl_acl_unrolled_channel_in_matrix_a_1_4_unnamed_dgemv13_dgemv9|theiord" File: /mnt/tier2/users/u101373/CG-FPGA/opencl/bin/fpga/fblas_kernels.fpga/kernel_hdl/dgemv/dgemv_i_iord_bl_acl_unrolled_channel_in_0000_4_unnamed_13_dgemv0.sv Line: 67
Error (16185): Can't elaborate user hierarchy "freeze_wrapper_inst|pr_region_inst|kernel_system_inst|fblas_kernels_sys|dgemv_std_ic_inst|dgemv_inst_0|kernel|thedgemv_function|thebb_dgemv_B1|thebb_dgemv_B1_stall_region|thei_iord_bl_acl_unrolled_channel_in_matrix_a_1_4_unnamed_dgemv13_dgemv9" File: /mnt/tier2/users/u101373/CG-FPGA/opencl/bin/fpga/fblas_kernels.fpga/kernel_hdl/dgemv/dgemv_bb_B1_stall_region.sv Line: 186
Error (272006): Cannot implement altera_syncram megafunction because RAM size is too large to use with OPERATION_MODE parameter set to value DUAL_PORT RAM File: /mnt/tier2/apps/USE/easybuild/staging/2023.1/software/ifpgasdk/20.4/hld/ip/acl_mid_speed_fifo.sv Line: 460
Error (20110): Auto-generation of an IP failed: "altera_syncram". See previous errors for reason/mitigation.
Error (16185): Can't elaborate user hierarchy "freeze_wrapper_inst|pr_region_inst|kernel_system_inst|fblas_kernels_sys|dgemv_std_ic_inst|dgemv_inst_0|kernel|thedgemv_function|thebb_dgemv_B1|thebb_dgemv_B1_stall_region|thei_iord_bl_acl_unrolled_channel_in_matrix_a_1_5_unnamed_dgemv14_dgemv10|theiord|GEN_STALL_LATENCY.hld_iord_stall_latency_inst|side_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_m20k.altera_syncram" File: /mnt/tier2/apps/USE/easybuild/staging/2023.1/software/ifpgasdk/20.4/hld/ip/acl_mid_speed_fifo.sv Line: 460
Error (16185): Can't elaborate user hierarchy "freeze_wrapper_inst|pr_region_inst|kernel_system_inst|fblas_kernels_sys|dgemv_std_ic_inst|dgemv_inst_0|kernel|thedgemv_function|thebb_dgemv_B1|thebb_dgemv_B1_stall_region|thei_iord_bl_acl_unrolled_channel_in_matrix_a_1_5_unnamed_dgemv14_dgemv10|theiord|GEN_STALL_LATENCY.hld_iord_stall_latency_inst|side_fifo|ms.acl_mid_speed_fifo_inst" File: /mnt/tier2/apps/USE/easybuild/staging/2023.1/software/ifpgasdk/20.4/hld/ip/hld_fifo.sv Line: 876
Error (16185): Can't elaborate user hierarchy "freeze_wrapper_inst|pr_region_inst|kernel_system_inst|fblas_kernels_sys|dgemv_std_ic_inst|dgemv_inst_0|kernel|thedgemv_function|thebb_dgemv_B1|thebb_dgemv_B1_stall_region|thei_iord_bl_acl_unrolled_channel_in_matrix_a_1_5_unnamed_dgemv14_dgemv10|theiord|GEN_STALL_LATENCY.hld_iord_stall_latency_inst|side_fifo" File: /mnt/tier2/apps/USE/easybuild/staging/2023.1/software/ifpgasdk/20.4/hld/ip/hld_iord_stall_latency.sv Line: 593
Error (16185): Can't elaborate user hierarchy "freeze_wrapper_inst|pr_region_inst|kernel_system_inst|fblas_kernels_sys|dgemv_std_ic_inst|dgemv_inst_0|kernel|thedgemv_function|thebb_dgemv_B1|thebb_dgemv_B1_stall_region|thei_iord_bl_acl_unrolled_channel_in_matrix_a_1_5_unnamed_dgemv14_dgemv10|theiord|GEN_STALL_LATENCY.hld_iord_stall_latency_inst" File: /mnt/tier2/apps/USE/easybuild/staging/2023.1/software/ifpgasdk/20.4/hld/ip/hld_iord.sv Line: 358
Error (16185): Can't elaborate user hierarchy "freeze_wrapper_inst|pr_region_inst|kernel_system_inst|fblas_kernels_sys|dgemv_std_ic_inst|dgemv_inst_0|kernel|thedgemv_function|thebb_dgemv_B1|thebb_dgemv_B1_stall_region|thei_iord_bl_acl_unrolled_channel_in_matrix_a_1_5_unnamed_dgemv14_dgemv10|theiord" File: /mnt/tier2/users/u101373/CG-FPGA/opencl/bin/fpga/fblas_kernels.fpga/kernel_hdl/dgemv/dgemv_i_iord_bl_acl_unrolled_channel_in_0000_5_unnamed_14_dgemv0.sv Line: 67
Error (16185): Can't elaborate user hierarchy "freeze_wrapper_inst|pr_region_inst|kernel_system_inst|fblas_kernels_sys|dgemv_std_ic_inst|dgemv_inst_0|kernel|thedgemv_function|thebb_dgemv_B1|thebb_dgemv_B1_stall_region|thei_iord_bl_acl_unrolled_channel_in_matrix_a_1_5_unnamed_dgemv14_dgemv10" File: /mnt/tier2/users/u101373/CG-FPGA/opencl/bin/fpga/fblas_kernels.fpga/kernel_hdl/dgemv/dgemv_bb_B1_stall_region.sv Line: 193
Error (272006): Cannot implement altera_syncram megafunction because RAM size is too large to use with OPERATION_MODE parameter set to value DUAL_PORT RAM File: /mnt/tier2/apps/USE/easybuild/staging/2023.1/software/ifpgasdk/20.4/hld/ip/acl_mid_speed_fifo.sv Line: 460
Error (20110): Auto-generation of an IP failed: "altera_syncram". See previous errors for reason/mitigation.
Error (16185): Can't elaborate user hierarchy "freeze_wrapper_inst|pr_region_inst|kernel_system_inst|fblas_kernels_sys|dgemv_std_ic_inst|dgemv_inst_0|kernel|thedgemv_function|thebb_dgemv_B1|thebb_dgemv_B1_stall_region|thei_iord_bl_acl_unrolled_channel_in_matrix_a_1_6_unnamed_dgemv15_dgemv11|theiord|GEN_STALL_LATENCY.hld_iord_stall_latency_inst|side_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_m20k.altera_syncram" File: /mnt/tier2/apps/USE/easybuild/staging/2023.1/software/ifpgasdk/20.4/hld/ip/acl_mid_speed_fifo.sv Line: 460
Error (16185): Can't elaborate user hierarchy "freeze_wrapper_inst|pr_region_inst|kernel_system_inst|fblas_kernels_sys|dgemv_std_ic_inst|dgemv_inst_0|kernel|thedgemv_function|thebb_dgemv_B1|thebb_dgemv_B1_stall_region|thei_iord_bl_acl_unrolled_channel_in_matrix_a_1_6_unnamed_dgemv15_dgemv11|theiord|GEN_STALL_LATENCY.hld_iord_stall_latency_inst|side_fifo|ms.acl_mid_speed_fifo_inst" File: /mnt/tier2/apps/USE/easybuild/staging/2023.1/software/ifpgasdk/20.4/hld/ip/hld_fifo.sv Line: 876
Error (16185): Can't elaborate user hierarchy "freeze_wrapper_inst|pr_region_inst|kernel_system_inst|fblas_kernels_sys|dgemv_std_ic_inst|dgemv_inst_0|kernel|thedgemv_function|thebb_dgemv_B1|thebb_dgemv_B1_stall_region|thei_iord_bl_acl_unrolled_channel_in_matrix_a_1_6_unnamed_dgemv15_dgemv11|theiord|GEN_STALL_LATENCY.hld_iord_stall_latency_inst|side_fifo" File: /mnt/tier2/apps/USE/easybuild/staging/2023.1/software/ifpgasdk/20.4/hld/ip/hld_iord_stall_latency.sv Line: 593
Error (16185): Can't elaborate user hierarchy "freeze_wrapper_inst|pr_region_inst|kernel_system_inst|fblas_kernels_sys|dgemv_std_ic_inst|dgemv_inst_0|kernel|thedgemv_function|thebb_dgemv_B1|thebb_dgemv_B1_stall_region|thei_iord_bl_acl_unrolled_channel_in_matrix_a_1_6_unnamed_dgemv15_dgemv11|theiord|GEN_STALL_LATENCY.hld_iord_stall_latency_inst" File: /mnt/tier2/apps/USE/easybuild/staging/2023.1/software/ifpgasdk/20.4/hld/ip/hld_iord.sv Line: 358
Error (16185): Can't elaborate user hierarchy "freeze_wrapper_inst|pr_region_inst|kernel_system_inst|fblas_kernels_sys|dgemv_std_ic_inst|dgemv_inst_0|kernel|thedgemv_function|thebb_dgemv_B1|thebb_dgemv_B1_stall_region|thei_iord_bl_acl_unrolled_channel_in_matrix_a_1_6_unnamed_dgemv15_dgemv11|theiord" File: /mnt/tier2/users/u101373/CG-FPGA/opencl/bin/fpga/fblas_kernels.fpga/kernel_hdl/dgemv/dgemv_i_iord_bl_acl_unrolled_channel_in_0000_6_unnamed_15_dgemv0.sv Line: 67
Error (16185): Can't elaborate user hierarchy "freeze_wrapper_inst|pr_region_inst|kernel_system_inst|fblas_kernels_sys|dgemv_std_ic_inst|dgemv_inst_0|kernel|thedgemv_function|thebb_dgemv_B1|thebb_dgemv_B1_stall_region|thei_iord_bl_acl_unrolled_channel_in_matrix_a_1_6_unnamed_dgemv15_dgemv11" File: /mnt/tier2/users/u101373/CG-FPGA/opencl/bin/fpga/fblas_kernels.fpga/kernel_hdl/dgemv/dgemv_bb_B1_stall_region.sv Line: 200
Error (272006): Cannot implement altera_syncram megafunction because RAM size is too large to use with OPERATION_MODE parameter set to value DUAL_PORT RAM File: /mnt/tier2/apps/USE/easybuild/staging/2023.1/software/ifpgasdk/20.4/hld/ip/acl_mid_speed_fifo.sv Line: 460
Error (20110): Auto-generation of an IP failed: "altera_syncram". See previous errors for reason/mitigation.
Error (16185): Can't elaborate user hierarchy "freeze_wrapper_inst|pr_region_inst|kernel_system_inst|fblas_kernels_sys|dgemv_std_ic_inst|dgemv_inst_0|kernel|thedgemv_function|thebb_dgemv_B1|thebb_dgemv_B1_stall_region|thei_iord_bl_acl_unrolled_channel_in_matrix_a_1_7_unnamed_dgemv16_dgemv12|theiord|GEN_STALL_LATENCY.hld_iord_stall_latency_inst|side_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_m20k.altera_syncram" File: /mnt/tier2/apps/USE/easybuild/staging/2023.1/software/ifpgasdk/20.4/hld/ip/acl_mid_speed_fifo.sv Line: 460
Error (16185): Can't elaborate user hierarchy "freeze_wrapper_inst|pr_region_inst|kernel_system_inst|fblas_kernels_sys|dgemv_std_ic_inst|dgemv_inst_0|kernel|thedgemv_function|thebb_dgemv_B1|thebb_dgemv_B1_stall_region|thei_iord_bl_acl_unrolled_channel_in_matrix_a_1_7_unnamed_dgemv16_dgemv12|theiord|GEN_STALL_LATENCY.hld_iord_stall_latency_inst|side_fifo|ms.acl_mid_speed_fifo_inst" File: /mnt/tier2/apps/USE/easybuild/staging/2023.1/software/ifpgasdk/20.4/hld/ip/hld_fifo.sv Line: 876
Error (16185): Can't elaborate user hierarchy "freeze_wrapper_inst|pr_region_inst|kernel_system_inst|fblas_kernels_sys|dgemv_std_ic_inst|dgemv_inst_0|kernel|thedgemv_function|thebb_dgemv_B1|thebb_dgemv_B1_stall_region|thei_iord_bl_acl_unrolled_channel_in_matrix_a_1_7_unnamed_dgemv16_dgemv12|theiord|GEN_STALL_LATENCY.hld_iord_stall_latency_inst|side_fifo" File: /mnt/tier2/apps/USE/easybuild/staging/2023.1/software/ifpgasdk/20.4/hld/ip/hld_iord_stall_latency.sv Line: 593
Error (16185): Can't elaborate user hierarchy "freeze_wrapper_inst|pr_region_inst|kernel_system_inst|fblas_kernels_sys|dgemv_std_ic_inst|dgemv_inst_0|kernel|thedgemv_function|thebb_dgemv_B1|thebb_dgemv_B1_stall_region|thei_iord_bl_acl_unrolled_channel_in_matrix_a_1_7_unnamed_dgemv16_dgemv12|theiord|GEN_STALL_LATENCY.hld_iord_stall_latency_inst" File: /mnt/tier2/apps/USE/easybuild/staging/2023.1/software/ifpgasdk/20.4/hld/ip/hld_iord.sv Line: 358
Error (16185): Can't elaborate user hierarchy "freeze_wrapper_inst|pr_region_inst|kernel_system_inst|fblas_kernels_sys|dgemv_std_ic_inst|dgemv_inst_0|kernel|thedgemv_function|thebb_dgemv_B1|thebb_dgemv_B1_stall_region|thei_iord_bl_acl_unrolled_channel_in_matrix_a_1_7_unnamed_dgemv16_dgemv12|theiord" File: /mnt/tier2/users/u101373/CG-FPGA/opencl/bin/fpga/fblas_kernels.fpga/kernel_hdl/dgemv/dgemv_i_iord_bl_acl_unrolled_channel_in_0000_7_unnamed_16_dgemv0.sv Line: 67
Error (16185): Can't elaborate user hierarchy "freeze_wrapper_inst|pr_region_inst|kernel_system_inst|fblas_kernels_sys|dgemv_std_ic_inst|dgemv_inst_0|kernel|thedgemv_function|thebb_dgemv_B1|thebb_dgemv_B1_stall_region|thei_iord_bl_acl_unrolled_channel_in_matrix_a_1_7_unnamed_dgemv16_dgemv12" File: /mnt/tier2/users/u101373/CG-FPGA/opencl/bin/fpga/fblas_kernels.fpga/kernel_hdl/dgemv/dgemv_bb_B1_stall_region.sv Line: 207
Error (272006): Cannot implement altera_syncram megafunction because RAM size is too large to use with OPERATION_MODE parameter set to value DUAL_PORT RAM File: /mnt/tier2/apps/USE/easybuild/staging/2023.1/software/ifpgasdk/20.4/hld/ip/acl_mid_speed_fifo.sv Line: 460
Error (20110): Auto-generation of an IP failed: "altera_syncram". See previous errors for reason/mitigation.
Error (16185): Can't elaborate user hierarchy "freeze_wrapper_inst|pr_region_inst|kernel_system_inst|fblas_kernels_sys|dgemv_std_ic_inst|dgemv_inst_0|kernel|thedgemv_function|thebb_dgemv_B1|thebb_dgemv_B1_stall_region|thei_iord_bl_acl_unrolled_channel_in_matrix_a_1_0_unnamed_dgemv9_dgemv5|theiord|GEN_STALL_LATENCY.hld_iord_stall_latency_inst|side_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_m20k.altera_syncram" File: /mnt/tier2/apps/USE/easybuild/staging/2023.1/software/ifpgasdk/20.4/hld/ip/acl_mid_speed_fifo.sv Line: 460
Error (16185): Can't elaborate user hierarchy "freeze_wrapper_inst|pr_region_inst|kernel_system_inst|fblas_kernels_sys|dgemv_std_ic_inst|dgemv_inst_0|kernel|thedgemv_function|thebb_dgemv_B1|thebb_dgemv_B1_stall_region|thei_iord_bl_acl_unrolled_channel_in_matrix_a_1_0_unnamed_dgemv9_dgemv5|theiord|GEN_STALL_LATENCY.hld_iord_stall_latency_inst|side_fifo|ms.acl_mid_speed_fifo_inst" File: /mnt/tier2/apps/USE/easybuild/staging/2023.1/software/ifpgasdk/20.4/hld/ip/hld_fifo.sv Line: 876
Error (16185): Can't elaborate user hierarchy "freeze_wrapper_inst|pr_region_inst|kernel_system_inst|fblas_kernels_sys|dgemv_std_ic_inst|dgemv_inst_0|kernel|thedgemv_function|thebb_dgemv_B1|thebb_dgemv_B1_stall_region|thei_iord_bl_acl_unrolled_channel_in_matrix_a_1_0_unnamed_dgemv9_dgemv5|theiord|GEN_STALL_LATENCY.hld_iord_stall_latency_inst|side_fifo" File: /mnt/tier2/apps/USE/easybuild/staging/2023.1/software/ifpgasdk/20.4/hld/ip/hld_iord_stall_latency.sv Line: 593
Error (16185): Can't elaborate user hierarchy "freeze_wrapper_inst|pr_region_inst|kernel_system_inst|fblas_kernels_sys|dgemv_std_ic_inst|dgemv_inst_0|kernel|thedgemv_function|thebb_dgemv_B1|thebb_dgemv_B1_stall_region|thei_iord_bl_acl_unrolled_channel_in_matrix_a_1_0_unnamed_dgemv9_dgemv5|theiord|GEN_STALL_LATENCY.hld_iord_stall_latency_inst" File: /mnt/tier2/apps/USE/easybuild/staging/2023.1/software/ifpgasdk/20.4/hld/ip/hld_iord.sv Line: 358
Error (16185): Can't elaborate user hierarchy "freeze_wrapper_inst|pr_region_inst|kernel_system_inst|fblas_kernels_sys|dgemv_std_ic_inst|dgemv_inst_0|kernel|thedgemv_function|thebb_dgemv_B1|thebb_dgemv_B1_stall_region|thei_iord_bl_acl_unrolled_channel_in_matrix_a_1_0_unnamed_dgemv9_dgemv5|theiord" File: /mnt/tier2/users/u101373/CG-FPGA/opencl/bin/fpga/fblas_kernels.fpga/kernel_hdl/dgemv/dgemv_i_iord_bl_acl_unrolled_channel_in_00001_0_unnamed_9_dgemv0.sv Line: 67
Error (16185): Can't elaborate user hierarchy "freeze_wrapper_inst|pr_region_inst|kernel_system_inst|fblas_kernels_sys|dgemv_std_ic_inst|dgemv_inst_0|kernel|thedgemv_function|thebb_dgemv_B1|thebb_dgemv_B1_stall_region|thei_iord_bl_acl_unrolled_channel_in_matrix_a_1_0_unnamed_dgemv9_dgemv5" File: /mnt/tier2/users/u101373/CG-FPGA/opencl/bin/fpga/fblas_kernels.fpga/kernel_hdl/dgemv/dgemv_bb_B1_stall_region.sv Line: 158
Error (16185): Can't elaborate user hierarchy "freeze_wrapper_inst|pr_region_inst|kernel_system_inst|fblas_kernels_sys|dgemv_std_ic_inst|dgemv_inst_0|kernel|thedgemv_function|thebb_dgemv_B1|thebb_dgemv_B1_stall_region" File: /mnt/tier2/users/u101373/CG-FPGA/opencl/bin/fpga/fblas_kernels.fpga/kernel_hdl/dgemv/dgemv_bb_B1.sv Line: 158
Error (16185): Can't elaborate user hierarchy "freeze_wrapper_inst|pr_region_inst|kernel_system_inst|fblas_kernels_sys|dgemv_std_ic_inst|dgemv_inst_0|kernel|thedgemv_function|thebb_dgemv_B1" File: /mnt/tier2/users/u101373/CG-FPGA/opencl/bin/fpga/fblas_kernels.fpga/kernel_hdl/dgemv/dgemv_function.sv Line: 166
Error (16185): Can't elaborate user hierarchy "freeze_wrapper_inst|pr_region_inst|kernel_system_inst|fblas_kernels_sys|dgemv_std_ic_inst|dgemv_inst_0|kernel|thedgemv_function" File: /mnt/tier2/users/u101373/CG-FPGA/opencl/bin/fpga/fblas_kernels.fpga/kernel_hdl/dgemv/dgemv_function_wrapper.sv Line: 189
Error (16185): Can't elaborate user hierarchy "freeze_wrapper_inst|pr_region_inst|kernel_system_inst|fblas_kernels_sys|dgemv_std_ic_inst|dgemv_inst_0|kernel" File: /mnt/tier2/users/u101373/CG-FPGA/opencl/bin/fpga/fblas_kernels.fpga/fblas_kernels_sys.v Line: 9986
Error (16185): Can't elaborate user hierarchy "freeze_wrapper_inst|pr_region_inst|kernel_system_inst|fblas_kernels_sys|dgemv_std_ic_inst|dgemv_inst_0" File: /mnt/tier2/users/u101373/CG-FPGA/opencl/bin/fpga/fblas_kernels.fpga/fblas_kernels_sys.v Line: 4725
Error (16185): Can't elaborate user hierarchy "freeze_wrapper_inst|pr_region_inst|kernel_system_inst|fblas_kernels_sys|dgemv_std_ic_inst" File: /mnt/tier2/users/u101373/CG-FPGA/opencl/bin/fpga/fblas_kernels.fpga/fblas_kernels_sys.v Line: 169
Error (16185): Can't elaborate user hierarchy "freeze_wrapper_inst|pr_region_inst|kernel_system_inst|fblas_kernels_sys" File: /mnt/tier2/users/u101373/CG-FPGA/opencl/bin/fpga/fblas_kernels.fpga/kernel_system.v Line: 438
Error (16185): Can't elaborate user hierarchy "freeze_wrapper_inst|pr_region_inst|kernel_system_inst" File: /mnt/tier2/users/u101373/CG-FPGA/opencl/bin/fpga/fblas_kernels.fpga/ip/pr_region.v Line: 215
Error (16185): Can't elaborate user hierarchy "freeze_wrapper_inst|pr_region_inst"
Error (16186): Can't elaborate top-level user hierarchy
Error: Flow failed: 
Error: Quartus Prime Synthesis was unsuccessful. 75 errors, 637 warnings
Error (23035): Tcl error: 
Error (23031): Evaluation of Tcl script compile_script.tcl unsuccessful
Error: Quartus Prime Compiler Database Interface was unsuccessful. 2 errors, 0 warnings

real	79m55.328s
user	180m56.946s
sys	29m9.835s
