Heptane Analysis, version 3.1
Reading configuration file
Executing from configuration file

*** Begin analysis for entry point: main
[INFO]	ICacheAnalysis: MUST done: 0.015531
[INFO]	ICacheAnalysis: PS done: 0.004205
[INFO]	ICacheAnalysis: MAY done: 0.00917
[INFO]	******** ICACHE: 0.030918
[INFO]	ICacheAnalysis: MUST done: 0.013678
[INFO]	ICacheAnalysis: PS done: 0.004408
[INFO]	ICacheAnalysis: MAY done: 0.014727
[INFO]	******** ICACHE: 0.034802
[INFO]	 ++++ Stack size = 64
*** DEBUG: RISCV_DSTORE::simulate, getRegisterAndIndexStack returns false for sw zero,904(a5)
*** DEBUG: RISCV_DSTORE::simulate, getRegisterAndIndexStack returns false for sw a4,904(a5)
*** DEBUG: RISCV_DSTORE::simulate, getRegisterAndIndexStack returns false for sw a2,0(a5)
*** DEBUG: RISCV_DSTORE::simulate, getRegisterAndIndexStack returns false for sw a4,904(a5)
*** DEBUG: RISCV_DSTORE::simulate, getRegisterAndIndexStack returns false for sw a2,0(a5)
*** DEBUG: RISCV_DSTORE::simulate, getRegisterAndIndexStack returns false for sw zero,0(a5)
*** DEBUG: RISCV_DSTORE::simulate, getRegisterAndIndexStack returns false for sw a4,0(a5)
*** DEBUG: RISCV_DSTORE::simulate, getRegisterAndIndexStack returns false for sw zero,904(a5)
*** DEBUG: RISCV_DSTORE::simulate, getRegisterAndIndexStack returns false for sw a4,904(a5)
*** DEBUG: RISCV_DSTORE::simulate, getRegisterAndIndexStack returns false for sw a2,0(a5)
*** DEBUG: RISCV_DSTORE::simulate, getRegisterAndIndexStack returns false for sw a4,904(a5)
*** DEBUG: RISCV_DSTORE::simulate, getRegisterAndIndexStack returns false for sw a2,0(a5)
*** DEBUG: RISCV_DSTORE::simulate, getRegisterAndIndexStack returns false for sw zero,0(a5)
*** DEBUG: RISCV_DSTORE::simulate, getRegisterAndIndexStack returns false for sw a4,0(a5)
*** DEBUG: RISCV_DSTORE::simulate, getRegisterAndIndexStack returns false for sw zero,904(a5)
*** DEBUG: RISCV_DSTORE::simulate, getRegisterAndIndexStack returns false for sw a2,0(a5)
*** DEBUG: RISCV_DSTORE::simulate, getRegisterAndIndexStack returns false for sw a4,904(a5)
*** DEBUG: RISCV_DSTORE::simulate, getRegisterAndIndexStack returns false for sw a4,904(a5)
*** DEBUG: RISCV_DSTORE::simulate, getRegisterAndIndexStack returns false for sw zero,0(a5)
*** DEBUG: RISCV_DSTORE::simulate, getRegisterAndIndexStack returns false for sw a2,0(a5)
*** DEBUG: RISCV_DSTORE::simulate, getRegisterAndIndexStack returns false for sw a4,0(a5)
[INFO]	******** DATAADDRESS: 0.077166
[INFO]	DcacheAnalysis: MUST done: 0.006372
[INFO]	DcacheAnalysis: PS done: 0.008167
[INFO]	DcacheAnalysis: MAY done: 0.010837
[INFO]	******** DCACHE: 0.030758
[INFO]	DcacheAnalysis: MUST done: 0.012518
[INFO]	DcacheAnalysis: PS done: 0.007815
[INFO]	DcacheAnalysis: MAY done: 0.017857
[INFO]	******** DCACHE: 0.043508
[INFO]	******** PIPELINE: 0.109003
IPET method: NOPIPELINE_ICACHE_DCACHE
[INFO]	******** IPET: 0.012753

[INFO]	******** SESEANALYSIS: 0.001531
L1	type ICACHE	references 388641	hits 388611	misses 30	
L1	type DCACHE	references 28929	hits 4922	misses 24007	
L2	type ICACHE	references 30	hits 3	misses 27	
L2	type DCACHE	references 24007	hits 23922	misses 85	
[INFO]	******** CACHESTATISTICS: 0.005438
[INFO]	 =======> Total time for the analyses = 0.458563
WCET: 1757920
[INFO]	******** SIMPLEPRINT: 2.3e-05
[INFO]	******** DOTPRINT: 0.003413
[INFO]	******** CODELINE: 0.095409
[INFO]	******** HTMLPRINT: 0.002541
[INFO]	 =======> Total Time = 0.561829
