

================================================================
== Vitis HLS Report for 'compute_softmax_Pipeline_VITIS_LOOP_47_4'
================================================================
* Date:           Thu Apr 24 21:21:19 2025

* Version:        2024.2 (Build 5238294 on Nov  8 2024)
* Project:        kernel_softmax
* Solution:       hls (Vitis Kernel Flow Target)
* Product family: zynquplus
* Target device:  xczu7ev-ffvc1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.057 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                    |
    |   min   |   max   |    min   |    max   | min | max |                      Type                      |
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |       13|        ?|  0.130 us|         ?|    2|    0|  loop auto-rewind stp (delay=0 clock cycles(s))|
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count | Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |- VITIS_LOOP_47_4  |       11|        ?|        12|          1|          1|  1 ~ ?|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+-------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|      78|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     -|       -|       -|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       0|      36|    -|
|Register         |        -|     -|     190|      32|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|     0|     190|     146|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |      624|  1728|  460800|  230400|   96|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|     0|      ~0|      ~0|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +----------------------------------+------------------------------+---------+----+---+----+-----+
    |             Instance             |            Module            | BRAM_18K| DSP| FF| LUT| URAM|
    +----------------------------------+------------------------------+---------+----+---+----+-----+
    |fdiv_32ns_32ns_32_9_no_dsp_1_U30  |fdiv_32ns_32ns_32_9_no_dsp_1  |        0|   0|  0|   0|    0|
    +----------------------------------+------------------------------+---------+----+---+----+-----+
    |Total                             |                              |        0|   0|  0|   0|    0|
    +----------------------------------+------------------------------+---------+----+---+----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------------+----------+----+---+----+------------+------------+
    |    Variable Name   | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------+----------+----+---+----+------------+------------+
    |add_ln47_fu_87_p2   |         +|   0|  0|  38|          31|           1|
    |icmp_ln47_fu_81_p2  |      icmp|   0|  0|  38|          31|          31|
    |ap_enable_pp0       |       xor|   0|  0|   2|           1|           2|
    +--------------------+----------+----+---+----+------------+------------+
    |Total               |          |   0|  0|  78|          63|          34|
    +--------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_sig_allocacmp_i_2     |   9|          2|   31|         62|
    |i_fu_36                  |   9|          2|   31|         62|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  36|          8|   64|        128|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------+----+----+-----+-----------+
    |                Name               | FF | LUT| Bits| Const Bits|
    +-----------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                          |   1|   0|    1|          0|
    |ap_done_reg                        |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter10           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter11           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter8            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter9            |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter10_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter4_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter5_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter6_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter7_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter8_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter9_reg   |   1|   0|    1|          0|
    |div_i_reg_130                      |  32|   0|   32|          0|
    |i_fu_36                            |  31|   0|   31|          0|
    |vec_local_2_addr_reg_119           |   8|   0|    8|          0|
    |vec_local_2_load_reg_125           |  32|   0|   32|          0|
    |vec_local_2_addr_reg_119           |  64|  32|    8|          0|
    +-----------------------------------+----+----+-----+-----------+
    |Total                              | 190|  32|  134|          0|
    +-----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------+-----+-----+------------+------------------------------------------+--------------+
|       RTL Ports      | Dir | Bits|  Protocol  |               Source Object              |    C Type    |
+----------------------+-----+-----+------------+------------------------------------------+--------------+
|ap_clk                |   in|    1|  ap_ctrl_hs|  compute_softmax_Pipeline_VITIS_LOOP_47_4|  return value|
|ap_rst                |   in|    1|  ap_ctrl_hs|  compute_softmax_Pipeline_VITIS_LOOP_47_4|  return value|
|ap_start              |   in|    1|  ap_ctrl_hs|  compute_softmax_Pipeline_VITIS_LOOP_47_4|  return value|
|ap_done               |  out|    1|  ap_ctrl_hs|  compute_softmax_Pipeline_VITIS_LOOP_47_4|  return value|
|ap_idle               |  out|    1|  ap_ctrl_hs|  compute_softmax_Pipeline_VITIS_LOOP_47_4|  return value|
|ap_ready              |  out|    1|  ap_ctrl_hs|  compute_softmax_Pipeline_VITIS_LOOP_47_4|  return value|
|empty                 |   in|   31|     ap_none|                                     empty|        scalar|
|vec_local_2_address0  |  out|    8|   ap_memory|                               vec_local_2|         array|
|vec_local_2_ce0       |  out|    1|   ap_memory|                               vec_local_2|         array|
|vec_local_2_we0       |  out|    1|   ap_memory|                               vec_local_2|         array|
|vec_local_2_d0        |  out|   32|   ap_memory|                               vec_local_2|         array|
|vec_local_2_address1  |  out|    8|   ap_memory|                               vec_local_2|         array|
|vec_local_2_ce1       |  out|    1|   ap_memory|                               vec_local_2|         array|
|vec_local_2_q1        |   in|   32|   ap_memory|                               vec_local_2|         array|
|sum_reload            |   in|   32|     ap_none|                                sum_reload|        scalar|
+----------------------+-----+-----+------------+------------------------------------------+--------------+

