$version Generated by VerilatedVcd $end
$date Mon Jul  5 21:40:05 2021 $end
$timescale 1ps $end

 $scope module TOP $end
  $var wire  1 . clock $end
  $var wire  1 / reset $end
  $scope module TblTester $end
   $var wire  1 . clock $end
   $var wire  3 ' cnt [2:0] $end
   $var wire  1 . dut_clock $end
   $var wire  2 % dut_io_d [1:0] $end
   $var wire  2 & dut_io_o [1:0] $end
   $var wire  2 $ dut_io_ri [1:0] $end
   $var wire  2 # dut_io_wi [1:0] $end
   $var wire  1 / reset $end
   $var wire  1 ( wrap_wrap $end
   $scope module dut $end
    $var wire  1 . clock $end
    $var wire  2 % io_d [1:0] $end
    $var wire  2 & io_o [1:0] $end
    $var wire  2 $ io_ri [1:0] $end
    $var wire  2 # io_wi [1:0] $end
    $var wire  2 ) m(0) [1:0] $end
    $var wire  2 * m(1) [1:0] $end
    $var wire  2 + m(2) [1:0] $end
    $var wire  2 , m(3) [1:0] $end
    $var wire  2 # m_MPORT_addr [1:0] $end
    $var wire  2 % m_MPORT_data [1:0] $end
    $var wire  1 0 m_MPORT_en $end
    $var wire  1 0 m_MPORT_mask $end
    $var wire  2 $ m_io_o_MPORT_addr [1:0] $end
    $var wire  2 - m_io_o_MPORT_data [1:0] $end
    $var wire  1 0 m_io_o_MPORT_en $end
   $upscope $end
  $upscope $end
 $upscope $end
$enddefinitions $end


#0
b11 #
b11 $
b10 %
b10 &
b000 '
0(
b00 )
b00 *
b00 +
b00 ,
b00 -
0.
1/
10
#1
b10 ,
b10 -
1.
#2
#3
#4
#5
#6
0.
#7
#8
#9
#10
0/
#11
b00 #
b001 '
1.
#12
#13
#14
#15
#16
0.
#17
#18
#19
#20
#21
b00 $
b01 %
b01 &
b010 '
b10 )
1.
#22
#23
#24
#25
#26
0.
#27
#28
#29
#30
#31
b01 #
b011 '
b01 )
b01 -
1.
#32
#33
#34
#35
#36
0.
#37
#38
#39
#40
#41
b00 #
b01 $
b100 '
b01 *
1.
#42
#43
#44
#45
#46
0.
#47
#48
#49
#50
#51
b01 #
b00 $
b00 %
b101 '
1.
#52
#53
#54
#55
#56
0.
#57
#58
#59
#60
#61
b01 $
b01 %
b110 '
b00 *
b00 -
1.
#62
#63
#64
#65
#66
0.
#67
#68
#69
#70
#71
b11 #
b111 '
1(
b01 *
b01 -
1.
#72
#73
#74
#75
#76
0.
#77
#78
#79
#80
