.ifndef INCLUDED_CYFITTERGNU_INC
.set INCLUDED_CYFITTERGNU_INC, 1
.include "cydevicegnu.inc"
.include "cydevicegnu_trm.inc"

/* CAN_CanIP */
.set CAN_CanIP__CSR_BUF_SR, CYREG_CAN0_CSR_BUF_SR
.set CAN_CanIP__CSR_CFG, CYREG_CAN0_CSR_CFG
.set CAN_CanIP__CSR_CMD, CYREG_CAN0_CSR_CMD
.set CAN_CanIP__CSR_ERR_SR, CYREG_CAN0_CSR_ERR_SR
.set CAN_CanIP__CSR_INT_EN, CYREG_CAN0_CSR_INT_EN
.set CAN_CanIP__CSR_INT_SR, CYREG_CAN0_CSR_INT_SR
.set CAN_CanIP__PM_ACT_CFG, CYREG_PM_ACT_CFG6
.set CAN_CanIP__PM_ACT_MSK, 0x01
.set CAN_CanIP__PM_STBY_CFG, CYREG_PM_STBY_CFG6
.set CAN_CanIP__PM_STBY_MSK, 0x01
.set CAN_CanIP__RX0_ACR, CYREG_CAN0_RX0_ACR
.set CAN_CanIP__RX0_ACRD, CYREG_CAN0_RX0_ACRD
.set CAN_CanIP__RX0_AMR, CYREG_CAN0_RX0_AMR
.set CAN_CanIP__RX0_AMRD, CYREG_CAN0_RX0_AMRD
.set CAN_CanIP__RX0_CMD, CYREG_CAN0_RX0_CMD
.set CAN_CanIP__RX0_DH, CYREG_CAN0_RX0_DH
.set CAN_CanIP__RX0_DL, CYREG_CAN0_RX0_DL
.set CAN_CanIP__RX0_ID, CYREG_CAN0_RX0_ID
.set CAN_CanIP__RX1_ACR, CYREG_CAN0_RX1_ACR
.set CAN_CanIP__RX1_ACRD, CYREG_CAN0_RX1_ACRD
.set CAN_CanIP__RX1_AMR, CYREG_CAN0_RX1_AMR
.set CAN_CanIP__RX1_AMRD, CYREG_CAN0_RX1_AMRD
.set CAN_CanIP__RX1_CMD, CYREG_CAN0_RX1_CMD
.set CAN_CanIP__RX1_DH, CYREG_CAN0_RX1_DH
.set CAN_CanIP__RX1_DL, CYREG_CAN0_RX1_DL
.set CAN_CanIP__RX1_ID, CYREG_CAN0_RX1_ID
.set CAN_CanIP__RX10_ACR, CYREG_CAN0_RX10_ACR
.set CAN_CanIP__RX10_ACRD, CYREG_CAN0_RX10_ACRD
.set CAN_CanIP__RX10_AMR, CYREG_CAN0_RX10_AMR
.set CAN_CanIP__RX10_AMRD, CYREG_CAN0_RX10_AMRD
.set CAN_CanIP__RX10_CMD, CYREG_CAN0_RX10_CMD
.set CAN_CanIP__RX10_DH, CYREG_CAN0_RX10_DH
.set CAN_CanIP__RX10_DL, CYREG_CAN0_RX10_DL
.set CAN_CanIP__RX10_ID, CYREG_CAN0_RX10_ID
.set CAN_CanIP__RX11_ACR, CYREG_CAN0_RX11_ACR
.set CAN_CanIP__RX11_ACRD, CYREG_CAN0_RX11_ACRD
.set CAN_CanIP__RX11_AMR, CYREG_CAN0_RX11_AMR
.set CAN_CanIP__RX11_AMRD, CYREG_CAN0_RX11_AMRD
.set CAN_CanIP__RX11_CMD, CYREG_CAN0_RX11_CMD
.set CAN_CanIP__RX11_DH, CYREG_CAN0_RX11_DH
.set CAN_CanIP__RX11_DL, CYREG_CAN0_RX11_DL
.set CAN_CanIP__RX11_ID, CYREG_CAN0_RX11_ID
.set CAN_CanIP__RX12_ACR, CYREG_CAN0_RX12_ACR
.set CAN_CanIP__RX12_ACRD, CYREG_CAN0_RX12_ACRD
.set CAN_CanIP__RX12_AMR, CYREG_CAN0_RX12_AMR
.set CAN_CanIP__RX12_AMRD, CYREG_CAN0_RX12_AMRD
.set CAN_CanIP__RX12_CMD, CYREG_CAN0_RX12_CMD
.set CAN_CanIP__RX12_DH, CYREG_CAN0_RX12_DH
.set CAN_CanIP__RX12_DL, CYREG_CAN0_RX12_DL
.set CAN_CanIP__RX12_ID, CYREG_CAN0_RX12_ID
.set CAN_CanIP__RX13_ACR, CYREG_CAN0_RX13_ACR
.set CAN_CanIP__RX13_ACRD, CYREG_CAN0_RX13_ACRD
.set CAN_CanIP__RX13_AMR, CYREG_CAN0_RX13_AMR
.set CAN_CanIP__RX13_AMRD, CYREG_CAN0_RX13_AMRD
.set CAN_CanIP__RX13_CMD, CYREG_CAN0_RX13_CMD
.set CAN_CanIP__RX13_DH, CYREG_CAN0_RX13_DH
.set CAN_CanIP__RX13_DL, CYREG_CAN0_RX13_DL
.set CAN_CanIP__RX13_ID, CYREG_CAN0_RX13_ID
.set CAN_CanIP__RX14_ACR, CYREG_CAN0_RX14_ACR
.set CAN_CanIP__RX14_ACRD, CYREG_CAN0_RX14_ACRD
.set CAN_CanIP__RX14_AMR, CYREG_CAN0_RX14_AMR
.set CAN_CanIP__RX14_AMRD, CYREG_CAN0_RX14_AMRD
.set CAN_CanIP__RX14_CMD, CYREG_CAN0_RX14_CMD
.set CAN_CanIP__RX14_DH, CYREG_CAN0_RX14_DH
.set CAN_CanIP__RX14_DL, CYREG_CAN0_RX14_DL
.set CAN_CanIP__RX14_ID, CYREG_CAN0_RX14_ID
.set CAN_CanIP__RX15_ACR, CYREG_CAN0_RX15_ACR
.set CAN_CanIP__RX15_ACRD, CYREG_CAN0_RX15_ACRD
.set CAN_CanIP__RX15_AMR, CYREG_CAN0_RX15_AMR
.set CAN_CanIP__RX15_AMRD, CYREG_CAN0_RX15_AMRD
.set CAN_CanIP__RX15_CMD, CYREG_CAN0_RX15_CMD
.set CAN_CanIP__RX15_DH, CYREG_CAN0_RX15_DH
.set CAN_CanIP__RX15_DL, CYREG_CAN0_RX15_DL
.set CAN_CanIP__RX15_ID, CYREG_CAN0_RX15_ID
.set CAN_CanIP__RX2_ACR, CYREG_CAN0_RX2_ACR
.set CAN_CanIP__RX2_ACRD, CYREG_CAN0_RX2_ACRD
.set CAN_CanIP__RX2_AMR, CYREG_CAN0_RX2_AMR
.set CAN_CanIP__RX2_AMRD, CYREG_CAN0_RX2_AMRD
.set CAN_CanIP__RX2_CMD, CYREG_CAN0_RX2_CMD
.set CAN_CanIP__RX2_DH, CYREG_CAN0_RX2_DH
.set CAN_CanIP__RX2_DL, CYREG_CAN0_RX2_DL
.set CAN_CanIP__RX2_ID, CYREG_CAN0_RX2_ID
.set CAN_CanIP__RX3_ACR, CYREG_CAN0_RX3_ACR
.set CAN_CanIP__RX3_ACRD, CYREG_CAN0_RX3_ACRD
.set CAN_CanIP__RX3_AMR, CYREG_CAN0_RX3_AMR
.set CAN_CanIP__RX3_AMRD, CYREG_CAN0_RX3_AMRD
.set CAN_CanIP__RX3_CMD, CYREG_CAN0_RX3_CMD
.set CAN_CanIP__RX3_DH, CYREG_CAN0_RX3_DH
.set CAN_CanIP__RX3_DL, CYREG_CAN0_RX3_DL
.set CAN_CanIP__RX3_ID, CYREG_CAN0_RX3_ID
.set CAN_CanIP__RX4_ACR, CYREG_CAN0_RX4_ACR
.set CAN_CanIP__RX4_ACRD, CYREG_CAN0_RX4_ACRD
.set CAN_CanIP__RX4_AMR, CYREG_CAN0_RX4_AMR
.set CAN_CanIP__RX4_AMRD, CYREG_CAN0_RX4_AMRD
.set CAN_CanIP__RX4_CMD, CYREG_CAN0_RX4_CMD
.set CAN_CanIP__RX4_DH, CYREG_CAN0_RX4_DH
.set CAN_CanIP__RX4_DL, CYREG_CAN0_RX4_DL
.set CAN_CanIP__RX4_ID, CYREG_CAN0_RX4_ID
.set CAN_CanIP__RX5_ACR, CYREG_CAN0_RX5_ACR
.set CAN_CanIP__RX5_ACRD, CYREG_CAN0_RX5_ACRD
.set CAN_CanIP__RX5_AMR, CYREG_CAN0_RX5_AMR
.set CAN_CanIP__RX5_AMRD, CYREG_CAN0_RX5_AMRD
.set CAN_CanIP__RX5_CMD, CYREG_CAN0_RX5_CMD
.set CAN_CanIP__RX5_DH, CYREG_CAN0_RX5_DH
.set CAN_CanIP__RX5_DL, CYREG_CAN0_RX5_DL
.set CAN_CanIP__RX5_ID, CYREG_CAN0_RX5_ID
.set CAN_CanIP__RX6_ACR, CYREG_CAN0_RX6_ACR
.set CAN_CanIP__RX6_ACRD, CYREG_CAN0_RX6_ACRD
.set CAN_CanIP__RX6_AMR, CYREG_CAN0_RX6_AMR
.set CAN_CanIP__RX6_AMRD, CYREG_CAN0_RX6_AMRD
.set CAN_CanIP__RX6_CMD, CYREG_CAN0_RX6_CMD
.set CAN_CanIP__RX6_DH, CYREG_CAN0_RX6_DH
.set CAN_CanIP__RX6_DL, CYREG_CAN0_RX6_DL
.set CAN_CanIP__RX6_ID, CYREG_CAN0_RX6_ID
.set CAN_CanIP__RX7_ACR, CYREG_CAN0_RX7_ACR
.set CAN_CanIP__RX7_ACRD, CYREG_CAN0_RX7_ACRD
.set CAN_CanIP__RX7_AMR, CYREG_CAN0_RX7_AMR
.set CAN_CanIP__RX7_AMRD, CYREG_CAN0_RX7_AMRD
.set CAN_CanIP__RX7_CMD, CYREG_CAN0_RX7_CMD
.set CAN_CanIP__RX7_DH, CYREG_CAN0_RX7_DH
.set CAN_CanIP__RX7_DL, CYREG_CAN0_RX7_DL
.set CAN_CanIP__RX7_ID, CYREG_CAN0_RX7_ID
.set CAN_CanIP__RX8_ACR, CYREG_CAN0_RX8_ACR
.set CAN_CanIP__RX8_ACRD, CYREG_CAN0_RX8_ACRD
.set CAN_CanIP__RX8_AMR, CYREG_CAN0_RX8_AMR
.set CAN_CanIP__RX8_AMRD, CYREG_CAN0_RX8_AMRD
.set CAN_CanIP__RX8_CMD, CYREG_CAN0_RX8_CMD
.set CAN_CanIP__RX8_DH, CYREG_CAN0_RX8_DH
.set CAN_CanIP__RX8_DL, CYREG_CAN0_RX8_DL
.set CAN_CanIP__RX8_ID, CYREG_CAN0_RX8_ID
.set CAN_CanIP__RX9_ACR, CYREG_CAN0_RX9_ACR
.set CAN_CanIP__RX9_ACRD, CYREG_CAN0_RX9_ACRD
.set CAN_CanIP__RX9_AMR, CYREG_CAN0_RX9_AMR
.set CAN_CanIP__RX9_AMRD, CYREG_CAN0_RX9_AMRD
.set CAN_CanIP__RX9_CMD, CYREG_CAN0_RX9_CMD
.set CAN_CanIP__RX9_DH, CYREG_CAN0_RX9_DH
.set CAN_CanIP__RX9_DL, CYREG_CAN0_RX9_DL
.set CAN_CanIP__RX9_ID, CYREG_CAN0_RX9_ID
.set CAN_CanIP__TX0_CMD, CYREG_CAN0_TX0_CMD
.set CAN_CanIP__TX0_DH, CYREG_CAN0_TX0_DH
.set CAN_CanIP__TX0_DL, CYREG_CAN0_TX0_DL
.set CAN_CanIP__TX0_ID, CYREG_CAN0_TX0_ID
.set CAN_CanIP__TX1_CMD, CYREG_CAN0_TX1_CMD
.set CAN_CanIP__TX1_DH, CYREG_CAN0_TX1_DH
.set CAN_CanIP__TX1_DL, CYREG_CAN0_TX1_DL
.set CAN_CanIP__TX1_ID, CYREG_CAN0_TX1_ID
.set CAN_CanIP__TX2_CMD, CYREG_CAN0_TX2_CMD
.set CAN_CanIP__TX2_DH, CYREG_CAN0_TX2_DH
.set CAN_CanIP__TX2_DL, CYREG_CAN0_TX2_DL
.set CAN_CanIP__TX2_ID, CYREG_CAN0_TX2_ID
.set CAN_CanIP__TX3_CMD, CYREG_CAN0_TX3_CMD
.set CAN_CanIP__TX3_DH, CYREG_CAN0_TX3_DH
.set CAN_CanIP__TX3_DL, CYREG_CAN0_TX3_DL
.set CAN_CanIP__TX3_ID, CYREG_CAN0_TX3_ID
.set CAN_CanIP__TX4_CMD, CYREG_CAN0_TX4_CMD
.set CAN_CanIP__TX4_DH, CYREG_CAN0_TX4_DH
.set CAN_CanIP__TX4_DL, CYREG_CAN0_TX4_DL
.set CAN_CanIP__TX4_ID, CYREG_CAN0_TX4_ID
.set CAN_CanIP__TX5_CMD, CYREG_CAN0_TX5_CMD
.set CAN_CanIP__TX5_DH, CYREG_CAN0_TX5_DH
.set CAN_CanIP__TX5_DL, CYREG_CAN0_TX5_DL
.set CAN_CanIP__TX5_ID, CYREG_CAN0_TX5_ID
.set CAN_CanIP__TX6_CMD, CYREG_CAN0_TX6_CMD
.set CAN_CanIP__TX6_DH, CYREG_CAN0_TX6_DH
.set CAN_CanIP__TX6_DL, CYREG_CAN0_TX6_DL
.set CAN_CanIP__TX6_ID, CYREG_CAN0_TX6_ID
.set CAN_CanIP__TX7_CMD, CYREG_CAN0_TX7_CMD
.set CAN_CanIP__TX7_DH, CYREG_CAN0_TX7_DH
.set CAN_CanIP__TX7_DL, CYREG_CAN0_TX7_DL
.set CAN_CanIP__TX7_ID, CYREG_CAN0_TX7_ID

/* CAN_isr */
.set CAN_isr__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set CAN_isr__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set CAN_isr__INTC_MASK, 0x10000
.set CAN_isr__INTC_NUMBER, 16
.set CAN_isr__INTC_PRIOR_NUM, 7
.set CAN_isr__INTC_PRIOR_REG, CYREG_NVIC_PRI_16
.set CAN_isr__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set CAN_isr__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* Com */
.set Com__0__INTTYPE, CYREG_PICU0_INTTYPE3
.set Com__0__MASK, 0x08
.set Com__0__PC, CYREG_PRT0_PC3
.set Com__0__PORT, 0
.set Com__0__SHIFT, 3
.set Com__1__INTTYPE, CYREG_PICU0_INTTYPE4
.set Com__1__MASK, 0x10
.set Com__1__PC, CYREG_PRT0_PC4
.set Com__1__PORT, 0
.set Com__1__SHIFT, 4
.set Com__2__INTTYPE, CYREG_PICU0_INTTYPE5
.set Com__2__MASK, 0x20
.set Com__2__PC, CYREG_PRT0_PC5
.set Com__2__PORT, 0
.set Com__2__SHIFT, 5
.set Com__3__INTTYPE, CYREG_PICU0_INTTYPE6
.set Com__3__MASK, 0x40
.set Com__3__PC, CYREG_PRT0_PC6
.set Com__3__PORT, 0
.set Com__3__SHIFT, 6
.set Com__4__INTTYPE, CYREG_PICU0_INTTYPE7
.set Com__4__MASK, 0x80
.set Com__4__PC, CYREG_PRT0_PC7
.set Com__4__PORT, 0
.set Com__4__SHIFT, 7
.set Com__AG, CYREG_PRT0_AG
.set Com__AMUX, CYREG_PRT0_AMUX
.set Com__BIE, CYREG_PRT0_BIE
.set Com__BIT_MASK, CYREG_PRT0_BIT_MASK
.set Com__BYP, CYREG_PRT0_BYP
.set Com__CTL, CYREG_PRT0_CTL
.set Com__DM0, CYREG_PRT0_DM0
.set Com__DM1, CYREG_PRT0_DM1
.set Com__DM2, CYREG_PRT0_DM2
.set Com__DR, CYREG_PRT0_DR
.set Com__INP_DIS, CYREG_PRT0_INP_DIS
.set Com__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU0_BASE
.set Com__LCD_COM_SEG, CYREG_PRT0_LCD_COM_SEG
.set Com__LCD_EN, CYREG_PRT0_LCD_EN
.set Com__PORT, 0
.set Com__PRT, CYREG_PRT0_PRT
.set Com__PRTDSI__CAPS_SEL, CYREG_PRT0_CAPS_SEL
.set Com__PRTDSI__DBL_SYNC_IN, CYREG_PRT0_DBL_SYNC_IN
.set Com__PRTDSI__OE_SEL0, CYREG_PRT0_OE_SEL0
.set Com__PRTDSI__OE_SEL1, CYREG_PRT0_OE_SEL1
.set Com__PRTDSI__OUT_SEL0, CYREG_PRT0_OUT_SEL0
.set Com__PRTDSI__OUT_SEL1, CYREG_PRT0_OUT_SEL1
.set Com__PRTDSI__SYNC_OUT, CYREG_PRT0_SYNC_OUT
.set Com__PS, CYREG_PRT0_PS
.set Com__SLW, CYREG_PRT0_SLW

/* Com_1 */
.set Com_1__0__INTTYPE, CYREG_PICU2_INTTYPE0
.set Com_1__0__MASK, 0x01
.set Com_1__0__PC, CYREG_PRT2_PC0
.set Com_1__0__PORT, 2
.set Com_1__0__SHIFT, 0
.set Com_1__AG, CYREG_PRT2_AG
.set Com_1__AMUX, CYREG_PRT2_AMUX
.set Com_1__BIE, CYREG_PRT2_BIE
.set Com_1__BIT_MASK, CYREG_PRT2_BIT_MASK
.set Com_1__BYP, CYREG_PRT2_BYP
.set Com_1__CTL, CYREG_PRT2_CTL
.set Com_1__DM0, CYREG_PRT2_DM0
.set Com_1__DM1, CYREG_PRT2_DM1
.set Com_1__DM2, CYREG_PRT2_DM2
.set Com_1__DR, CYREG_PRT2_DR
.set Com_1__INP_DIS, CYREG_PRT2_INP_DIS
.set Com_1__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU2_BASE
.set Com_1__LCD_COM_SEG, CYREG_PRT2_LCD_COM_SEG
.set Com_1__LCD_EN, CYREG_PRT2_LCD_EN
.set Com_1__MASK, 0x01
.set Com_1__PORT, 2
.set Com_1__PRT, CYREG_PRT2_PRT
.set Com_1__PRTDSI__CAPS_SEL, CYREG_PRT2_CAPS_SEL
.set Com_1__PRTDSI__DBL_SYNC_IN, CYREG_PRT2_DBL_SYNC_IN
.set Com_1__PRTDSI__OE_SEL0, CYREG_PRT2_OE_SEL0
.set Com_1__PRTDSI__OE_SEL1, CYREG_PRT2_OE_SEL1
.set Com_1__PRTDSI__OUT_SEL0, CYREG_PRT2_OUT_SEL0
.set Com_1__PRTDSI__OUT_SEL1, CYREG_PRT2_OUT_SEL1
.set Com_1__PRTDSI__SYNC_OUT, CYREG_PRT2_SYNC_OUT
.set Com_1__PS, CYREG_PRT2_PS
.set Com_1__SHIFT, 0
.set Com_1__SLW, CYREG_PRT2_SLW

/* Seg */
.set Seg__0__AG, CYREG_PRT1_AG
.set Seg__0__AMUX, CYREG_PRT1_AMUX
.set Seg__0__BIE, CYREG_PRT1_BIE
.set Seg__0__BIT_MASK, CYREG_PRT1_BIT_MASK
.set Seg__0__BYP, CYREG_PRT1_BYP
.set Seg__0__CTL, CYREG_PRT1_CTL
.set Seg__0__DM0, CYREG_PRT1_DM0
.set Seg__0__DM1, CYREG_PRT1_DM1
.set Seg__0__DM2, CYREG_PRT1_DM2
.set Seg__0__DR, CYREG_PRT1_DR
.set Seg__0__INP_DIS, CYREG_PRT1_INP_DIS
.set Seg__0__INTTYPE, CYREG_PICU1_INTTYPE2
.set Seg__0__LCD_COM_SEG, CYREG_PRT1_LCD_COM_SEG
.set Seg__0__LCD_EN, CYREG_PRT1_LCD_EN
.set Seg__0__MASK, 0x04
.set Seg__0__PC, CYREG_PRT1_PC2
.set Seg__0__PORT, 1
.set Seg__0__PRT, CYREG_PRT1_PRT
.set Seg__0__PRTDSI__CAPS_SEL, CYREG_PRT1_CAPS_SEL
.set Seg__0__PRTDSI__DBL_SYNC_IN, CYREG_PRT1_DBL_SYNC_IN
.set Seg__0__PRTDSI__OE_SEL0, CYREG_PRT1_OE_SEL0
.set Seg__0__PRTDSI__OE_SEL1, CYREG_PRT1_OE_SEL1
.set Seg__0__PRTDSI__OUT_SEL0, CYREG_PRT1_OUT_SEL0
.set Seg__0__PRTDSI__OUT_SEL1, CYREG_PRT1_OUT_SEL1
.set Seg__0__PRTDSI__SYNC_OUT, CYREG_PRT1_SYNC_OUT
.set Seg__0__PS, CYREG_PRT1_PS
.set Seg__0__SHIFT, 2
.set Seg__0__SLW, CYREG_PRT1_SLW
.set Seg__1__AG, CYREG_PRT1_AG
.set Seg__1__AMUX, CYREG_PRT1_AMUX
.set Seg__1__BIE, CYREG_PRT1_BIE
.set Seg__1__BIT_MASK, CYREG_PRT1_BIT_MASK
.set Seg__1__BYP, CYREG_PRT1_BYP
.set Seg__1__CTL, CYREG_PRT1_CTL
.set Seg__1__DM0, CYREG_PRT1_DM0
.set Seg__1__DM1, CYREG_PRT1_DM1
.set Seg__1__DM2, CYREG_PRT1_DM2
.set Seg__1__DR, CYREG_PRT1_DR
.set Seg__1__INP_DIS, CYREG_PRT1_INP_DIS
.set Seg__1__INTTYPE, CYREG_PICU1_INTTYPE4
.set Seg__1__LCD_COM_SEG, CYREG_PRT1_LCD_COM_SEG
.set Seg__1__LCD_EN, CYREG_PRT1_LCD_EN
.set Seg__1__MASK, 0x10
.set Seg__1__PC, CYREG_PRT1_PC4
.set Seg__1__PORT, 1
.set Seg__1__PRT, CYREG_PRT1_PRT
.set Seg__1__PRTDSI__CAPS_SEL, CYREG_PRT1_CAPS_SEL
.set Seg__1__PRTDSI__DBL_SYNC_IN, CYREG_PRT1_DBL_SYNC_IN
.set Seg__1__PRTDSI__OE_SEL0, CYREG_PRT1_OE_SEL0
.set Seg__1__PRTDSI__OE_SEL1, CYREG_PRT1_OE_SEL1
.set Seg__1__PRTDSI__OUT_SEL0, CYREG_PRT1_OUT_SEL0
.set Seg__1__PRTDSI__OUT_SEL1, CYREG_PRT1_OUT_SEL1
.set Seg__1__PRTDSI__SYNC_OUT, CYREG_PRT1_SYNC_OUT
.set Seg__1__PS, CYREG_PRT1_PS
.set Seg__1__SHIFT, 4
.set Seg__1__SLW, CYREG_PRT1_SLW
.set Seg__10__AG, CYREG_PRT3_AG
.set Seg__10__AMUX, CYREG_PRT3_AMUX
.set Seg__10__BIE, CYREG_PRT3_BIE
.set Seg__10__BIT_MASK, CYREG_PRT3_BIT_MASK
.set Seg__10__BYP, CYREG_PRT3_BYP
.set Seg__10__CTL, CYREG_PRT3_CTL
.set Seg__10__DM0, CYREG_PRT3_DM0
.set Seg__10__DM1, CYREG_PRT3_DM1
.set Seg__10__DM2, CYREG_PRT3_DM2
.set Seg__10__DR, CYREG_PRT3_DR
.set Seg__10__INP_DIS, CYREG_PRT3_INP_DIS
.set Seg__10__INTTYPE, CYREG_PICU3_INTTYPE2
.set Seg__10__LCD_COM_SEG, CYREG_PRT3_LCD_COM_SEG
.set Seg__10__LCD_EN, CYREG_PRT3_LCD_EN
.set Seg__10__MASK, 0x04
.set Seg__10__PC, CYREG_PRT3_PC2
.set Seg__10__PORT, 3
.set Seg__10__PRT, CYREG_PRT3_PRT
.set Seg__10__PRTDSI__CAPS_SEL, CYREG_PRT3_CAPS_SEL
.set Seg__10__PRTDSI__DBL_SYNC_IN, CYREG_PRT3_DBL_SYNC_IN
.set Seg__10__PRTDSI__OE_SEL0, CYREG_PRT3_OE_SEL0
.set Seg__10__PRTDSI__OE_SEL1, CYREG_PRT3_OE_SEL1
.set Seg__10__PRTDSI__OUT_SEL0, CYREG_PRT3_OUT_SEL0
.set Seg__10__PRTDSI__OUT_SEL1, CYREG_PRT3_OUT_SEL1
.set Seg__10__PRTDSI__SYNC_OUT, CYREG_PRT3_SYNC_OUT
.set Seg__10__PS, CYREG_PRT3_PS
.set Seg__10__SHIFT, 2
.set Seg__10__SLW, CYREG_PRT3_SLW
.set Seg__11__AG, CYREG_PRT3_AG
.set Seg__11__AMUX, CYREG_PRT3_AMUX
.set Seg__11__BIE, CYREG_PRT3_BIE
.set Seg__11__BIT_MASK, CYREG_PRT3_BIT_MASK
.set Seg__11__BYP, CYREG_PRT3_BYP
.set Seg__11__CTL, CYREG_PRT3_CTL
.set Seg__11__DM0, CYREG_PRT3_DM0
.set Seg__11__DM1, CYREG_PRT3_DM1
.set Seg__11__DM2, CYREG_PRT3_DM2
.set Seg__11__DR, CYREG_PRT3_DR
.set Seg__11__INP_DIS, CYREG_PRT3_INP_DIS
.set Seg__11__INTTYPE, CYREG_PICU3_INTTYPE1
.set Seg__11__LCD_COM_SEG, CYREG_PRT3_LCD_COM_SEG
.set Seg__11__LCD_EN, CYREG_PRT3_LCD_EN
.set Seg__11__MASK, 0x02
.set Seg__11__PC, CYREG_PRT3_PC1
.set Seg__11__PORT, 3
.set Seg__11__PRT, CYREG_PRT3_PRT
.set Seg__11__PRTDSI__CAPS_SEL, CYREG_PRT3_CAPS_SEL
.set Seg__11__PRTDSI__DBL_SYNC_IN, CYREG_PRT3_DBL_SYNC_IN
.set Seg__11__PRTDSI__OE_SEL0, CYREG_PRT3_OE_SEL0
.set Seg__11__PRTDSI__OE_SEL1, CYREG_PRT3_OE_SEL1
.set Seg__11__PRTDSI__OUT_SEL0, CYREG_PRT3_OUT_SEL0
.set Seg__11__PRTDSI__OUT_SEL1, CYREG_PRT3_OUT_SEL1
.set Seg__11__PRTDSI__SYNC_OUT, CYREG_PRT3_SYNC_OUT
.set Seg__11__PS, CYREG_PRT3_PS
.set Seg__11__SHIFT, 1
.set Seg__11__SLW, CYREG_PRT3_SLW
.set Seg__12__AG, CYREG_PRT3_AG
.set Seg__12__AMUX, CYREG_PRT3_AMUX
.set Seg__12__BIE, CYREG_PRT3_BIE
.set Seg__12__BIT_MASK, CYREG_PRT3_BIT_MASK
.set Seg__12__BYP, CYREG_PRT3_BYP
.set Seg__12__CTL, CYREG_PRT3_CTL
.set Seg__12__DM0, CYREG_PRT3_DM0
.set Seg__12__DM1, CYREG_PRT3_DM1
.set Seg__12__DM2, CYREG_PRT3_DM2
.set Seg__12__DR, CYREG_PRT3_DR
.set Seg__12__INP_DIS, CYREG_PRT3_INP_DIS
.set Seg__12__INTTYPE, CYREG_PICU3_INTTYPE5
.set Seg__12__LCD_COM_SEG, CYREG_PRT3_LCD_COM_SEG
.set Seg__12__LCD_EN, CYREG_PRT3_LCD_EN
.set Seg__12__MASK, 0x20
.set Seg__12__PC, CYREG_PRT3_PC5
.set Seg__12__PORT, 3
.set Seg__12__PRT, CYREG_PRT3_PRT
.set Seg__12__PRTDSI__CAPS_SEL, CYREG_PRT3_CAPS_SEL
.set Seg__12__PRTDSI__DBL_SYNC_IN, CYREG_PRT3_DBL_SYNC_IN
.set Seg__12__PRTDSI__OE_SEL0, CYREG_PRT3_OE_SEL0
.set Seg__12__PRTDSI__OE_SEL1, CYREG_PRT3_OE_SEL1
.set Seg__12__PRTDSI__OUT_SEL0, CYREG_PRT3_OUT_SEL0
.set Seg__12__PRTDSI__OUT_SEL1, CYREG_PRT3_OUT_SEL1
.set Seg__12__PRTDSI__SYNC_OUT, CYREG_PRT3_SYNC_OUT
.set Seg__12__PS, CYREG_PRT3_PS
.set Seg__12__SHIFT, 5
.set Seg__12__SLW, CYREG_PRT3_SLW
.set Seg__13__AG, CYREG_PRT3_AG
.set Seg__13__AMUX, CYREG_PRT3_AMUX
.set Seg__13__BIE, CYREG_PRT3_BIE
.set Seg__13__BIT_MASK, CYREG_PRT3_BIT_MASK
.set Seg__13__BYP, CYREG_PRT3_BYP
.set Seg__13__CTL, CYREG_PRT3_CTL
.set Seg__13__DM0, CYREG_PRT3_DM0
.set Seg__13__DM1, CYREG_PRT3_DM1
.set Seg__13__DM2, CYREG_PRT3_DM2
.set Seg__13__DR, CYREG_PRT3_DR
.set Seg__13__INP_DIS, CYREG_PRT3_INP_DIS
.set Seg__13__INTTYPE, CYREG_PICU3_INTTYPE6
.set Seg__13__LCD_COM_SEG, CYREG_PRT3_LCD_COM_SEG
.set Seg__13__LCD_EN, CYREG_PRT3_LCD_EN
.set Seg__13__MASK, 0x40
.set Seg__13__PC, CYREG_PRT3_PC6
.set Seg__13__PORT, 3
.set Seg__13__PRT, CYREG_PRT3_PRT
.set Seg__13__PRTDSI__CAPS_SEL, CYREG_PRT3_CAPS_SEL
.set Seg__13__PRTDSI__DBL_SYNC_IN, CYREG_PRT3_DBL_SYNC_IN
.set Seg__13__PRTDSI__OE_SEL0, CYREG_PRT3_OE_SEL0
.set Seg__13__PRTDSI__OE_SEL1, CYREG_PRT3_OE_SEL1
.set Seg__13__PRTDSI__OUT_SEL0, CYREG_PRT3_OUT_SEL0
.set Seg__13__PRTDSI__OUT_SEL1, CYREG_PRT3_OUT_SEL1
.set Seg__13__PRTDSI__SYNC_OUT, CYREG_PRT3_SYNC_OUT
.set Seg__13__PS, CYREG_PRT3_PS
.set Seg__13__SHIFT, 6
.set Seg__13__SLW, CYREG_PRT3_SLW
.set Seg__14__AG, CYREG_PRT3_AG
.set Seg__14__AMUX, CYREG_PRT3_AMUX
.set Seg__14__BIE, CYREG_PRT3_BIE
.set Seg__14__BIT_MASK, CYREG_PRT3_BIT_MASK
.set Seg__14__BYP, CYREG_PRT3_BYP
.set Seg__14__CTL, CYREG_PRT3_CTL
.set Seg__14__DM0, CYREG_PRT3_DM0
.set Seg__14__DM1, CYREG_PRT3_DM1
.set Seg__14__DM2, CYREG_PRT3_DM2
.set Seg__14__DR, CYREG_PRT3_DR
.set Seg__14__INP_DIS, CYREG_PRT3_INP_DIS
.set Seg__14__INTTYPE, CYREG_PICU3_INTTYPE7
.set Seg__14__LCD_COM_SEG, CYREG_PRT3_LCD_COM_SEG
.set Seg__14__LCD_EN, CYREG_PRT3_LCD_EN
.set Seg__14__MASK, 0x80
.set Seg__14__PC, CYREG_PRT3_PC7
.set Seg__14__PORT, 3
.set Seg__14__PRT, CYREG_PRT3_PRT
.set Seg__14__PRTDSI__CAPS_SEL, CYREG_PRT3_CAPS_SEL
.set Seg__14__PRTDSI__DBL_SYNC_IN, CYREG_PRT3_DBL_SYNC_IN
.set Seg__14__PRTDSI__OE_SEL0, CYREG_PRT3_OE_SEL0
.set Seg__14__PRTDSI__OE_SEL1, CYREG_PRT3_OE_SEL1
.set Seg__14__PRTDSI__OUT_SEL0, CYREG_PRT3_OUT_SEL0
.set Seg__14__PRTDSI__OUT_SEL1, CYREG_PRT3_OUT_SEL1
.set Seg__14__PRTDSI__SYNC_OUT, CYREG_PRT3_SYNC_OUT
.set Seg__14__PS, CYREG_PRT3_PS
.set Seg__14__SHIFT, 7
.set Seg__14__SLW, CYREG_PRT3_SLW
.set Seg__15__AG, CYREG_PRT12_AG
.set Seg__15__BIE, CYREG_PRT12_BIE
.set Seg__15__BIT_MASK, CYREG_PRT12_BIT_MASK
.set Seg__15__BYP, CYREG_PRT12_BYP
.set Seg__15__DM0, CYREG_PRT12_DM0
.set Seg__15__DM1, CYREG_PRT12_DM1
.set Seg__15__DM2, CYREG_PRT12_DM2
.set Seg__15__DR, CYREG_PRT12_DR
.set Seg__15__INP_DIS, CYREG_PRT12_INP_DIS
.set Seg__15__INTTYPE, CYREG_PICU12_INTTYPE0
.set Seg__15__MASK, 0x01
.set Seg__15__PC, CYREG_PRT12_PC0
.set Seg__15__PORT, 12
.set Seg__15__PRT, CYREG_PRT12_PRT
.set Seg__15__PRTDSI__DBL_SYNC_IN, CYREG_PRT12_DBL_SYNC_IN
.set Seg__15__PRTDSI__OE_SEL0, CYREG_PRT12_OE_SEL0
.set Seg__15__PRTDSI__OE_SEL1, CYREG_PRT12_OE_SEL1
.set Seg__15__PRTDSI__OUT_SEL0, CYREG_PRT12_OUT_SEL0
.set Seg__15__PRTDSI__OUT_SEL1, CYREG_PRT12_OUT_SEL1
.set Seg__15__PRTDSI__SYNC_OUT, CYREG_PRT12_SYNC_OUT
.set Seg__15__PS, CYREG_PRT12_PS
.set Seg__15__SHIFT, 0
.set Seg__15__SIO_CFG, CYREG_PRT12_SIO_CFG
.set Seg__15__SIO_DIFF, CYREG_PRT12_SIO_DIFF
.set Seg__15__SIO_HYST_EN, CYREG_PRT12_SIO_HYST_EN
.set Seg__15__SIO_REG_HIFREQ, CYREG_PRT12_SIO_REG_HIFREQ
.set Seg__15__SLW, CYREG_PRT12_SLW
.set Seg__16__AG, CYREG_PRT1_AG
.set Seg__16__AMUX, CYREG_PRT1_AMUX
.set Seg__16__BIE, CYREG_PRT1_BIE
.set Seg__16__BIT_MASK, CYREG_PRT1_BIT_MASK
.set Seg__16__BYP, CYREG_PRT1_BYP
.set Seg__16__CTL, CYREG_PRT1_CTL
.set Seg__16__DM0, CYREG_PRT1_DM0
.set Seg__16__DM1, CYREG_PRT1_DM1
.set Seg__16__DM2, CYREG_PRT1_DM2
.set Seg__16__DR, CYREG_PRT1_DR
.set Seg__16__INP_DIS, CYREG_PRT1_INP_DIS
.set Seg__16__INTTYPE, CYREG_PICU1_INTTYPE6
.set Seg__16__LCD_COM_SEG, CYREG_PRT1_LCD_COM_SEG
.set Seg__16__LCD_EN, CYREG_PRT1_LCD_EN
.set Seg__16__MASK, 0x40
.set Seg__16__PC, CYREG_PRT1_PC6
.set Seg__16__PORT, 1
.set Seg__16__PRT, CYREG_PRT1_PRT
.set Seg__16__PRTDSI__CAPS_SEL, CYREG_PRT1_CAPS_SEL
.set Seg__16__PRTDSI__DBL_SYNC_IN, CYREG_PRT1_DBL_SYNC_IN
.set Seg__16__PRTDSI__OE_SEL0, CYREG_PRT1_OE_SEL0
.set Seg__16__PRTDSI__OE_SEL1, CYREG_PRT1_OE_SEL1
.set Seg__16__PRTDSI__OUT_SEL0, CYREG_PRT1_OUT_SEL0
.set Seg__16__PRTDSI__OUT_SEL1, CYREG_PRT1_OUT_SEL1
.set Seg__16__PRTDSI__SYNC_OUT, CYREG_PRT1_SYNC_OUT
.set Seg__16__PS, CYREG_PRT1_PS
.set Seg__16__SHIFT, 6
.set Seg__16__SLW, CYREG_PRT1_SLW
.set Seg__17__AG, CYREG_PRT15_AG
.set Seg__17__AMUX, CYREG_PRT15_AMUX
.set Seg__17__BIE, CYREG_PRT15_BIE
.set Seg__17__BIT_MASK, CYREG_PRT15_BIT_MASK
.set Seg__17__BYP, CYREG_PRT15_BYP
.set Seg__17__CTL, CYREG_PRT15_CTL
.set Seg__17__DM0, CYREG_PRT15_DM0
.set Seg__17__DM1, CYREG_PRT15_DM1
.set Seg__17__DM2, CYREG_PRT15_DM2
.set Seg__17__DR, CYREG_PRT15_DR
.set Seg__17__INP_DIS, CYREG_PRT15_INP_DIS
.set Seg__17__INTTYPE, CYREG_PICU15_INTTYPE2
.set Seg__17__LCD_COM_SEG, CYREG_PRT15_LCD_COM_SEG
.set Seg__17__LCD_EN, CYREG_PRT15_LCD_EN
.set Seg__17__MASK, 0x04
.set Seg__17__PC, CYREG_IO_PC_PRT15_PC2
.set Seg__17__PORT, 15
.set Seg__17__PRT, CYREG_PRT15_PRT
.set Seg__17__PRTDSI__CAPS_SEL, CYREG_PRT15_CAPS_SEL
.set Seg__17__PRTDSI__DBL_SYNC_IN, CYREG_PRT15_DBL_SYNC_IN
.set Seg__17__PRTDSI__OE_SEL0, CYREG_PRT15_OE_SEL0
.set Seg__17__PRTDSI__OE_SEL1, CYREG_PRT15_OE_SEL1
.set Seg__17__PRTDSI__OUT_SEL0, CYREG_PRT15_OUT_SEL0
.set Seg__17__PRTDSI__OUT_SEL1, CYREG_PRT15_OUT_SEL1
.set Seg__17__PRTDSI__SYNC_OUT, CYREG_PRT15_SYNC_OUT
.set Seg__17__PS, CYREG_PRT15_PS
.set Seg__17__SHIFT, 2
.set Seg__17__SLW, CYREG_PRT15_SLW
.set Seg__18__AG, CYREG_PRT15_AG
.set Seg__18__AMUX, CYREG_PRT15_AMUX
.set Seg__18__BIE, CYREG_PRT15_BIE
.set Seg__18__BIT_MASK, CYREG_PRT15_BIT_MASK
.set Seg__18__BYP, CYREG_PRT15_BYP
.set Seg__18__CTL, CYREG_PRT15_CTL
.set Seg__18__DM0, CYREG_PRT15_DM0
.set Seg__18__DM1, CYREG_PRT15_DM1
.set Seg__18__DM2, CYREG_PRT15_DM2
.set Seg__18__DR, CYREG_PRT15_DR
.set Seg__18__INP_DIS, CYREG_PRT15_INP_DIS
.set Seg__18__INTTYPE, CYREG_PICU15_INTTYPE0
.set Seg__18__LCD_COM_SEG, CYREG_PRT15_LCD_COM_SEG
.set Seg__18__LCD_EN, CYREG_PRT15_LCD_EN
.set Seg__18__MASK, 0x01
.set Seg__18__PC, CYREG_IO_PC_PRT15_PC0
.set Seg__18__PORT, 15
.set Seg__18__PRT, CYREG_PRT15_PRT
.set Seg__18__PRTDSI__CAPS_SEL, CYREG_PRT15_CAPS_SEL
.set Seg__18__PRTDSI__DBL_SYNC_IN, CYREG_PRT15_DBL_SYNC_IN
.set Seg__18__PRTDSI__OE_SEL0, CYREG_PRT15_OE_SEL0
.set Seg__18__PRTDSI__OE_SEL1, CYREG_PRT15_OE_SEL1
.set Seg__18__PRTDSI__OUT_SEL0, CYREG_PRT15_OUT_SEL0
.set Seg__18__PRTDSI__OUT_SEL1, CYREG_PRT15_OUT_SEL1
.set Seg__18__PRTDSI__SYNC_OUT, CYREG_PRT15_SYNC_OUT
.set Seg__18__PS, CYREG_PRT15_PS
.set Seg__18__SHIFT, 0
.set Seg__18__SLW, CYREG_PRT15_SLW
.set Seg__19__AG, CYREG_PRT12_AG
.set Seg__19__BIE, CYREG_PRT12_BIE
.set Seg__19__BIT_MASK, CYREG_PRT12_BIT_MASK
.set Seg__19__BYP, CYREG_PRT12_BYP
.set Seg__19__DM0, CYREG_PRT12_DM0
.set Seg__19__DM1, CYREG_PRT12_DM1
.set Seg__19__DM2, CYREG_PRT12_DM2
.set Seg__19__DR, CYREG_PRT12_DR
.set Seg__19__INP_DIS, CYREG_PRT12_INP_DIS
.set Seg__19__INTTYPE, CYREG_PICU12_INTTYPE7
.set Seg__19__MASK, 0x80
.set Seg__19__PC, CYREG_PRT12_PC7
.set Seg__19__PORT, 12
.set Seg__19__PRT, CYREG_PRT12_PRT
.set Seg__19__PRTDSI__DBL_SYNC_IN, CYREG_PRT12_DBL_SYNC_IN
.set Seg__19__PRTDSI__OE_SEL0, CYREG_PRT12_OE_SEL0
.set Seg__19__PRTDSI__OE_SEL1, CYREG_PRT12_OE_SEL1
.set Seg__19__PRTDSI__OUT_SEL0, CYREG_PRT12_OUT_SEL0
.set Seg__19__PRTDSI__OUT_SEL1, CYREG_PRT12_OUT_SEL1
.set Seg__19__PRTDSI__SYNC_OUT, CYREG_PRT12_SYNC_OUT
.set Seg__19__PS, CYREG_PRT12_PS
.set Seg__19__SHIFT, 7
.set Seg__19__SIO_CFG, CYREG_PRT12_SIO_CFG
.set Seg__19__SIO_DIFF, CYREG_PRT12_SIO_DIFF
.set Seg__19__SIO_HYST_EN, CYREG_PRT12_SIO_HYST_EN
.set Seg__19__SIO_REG_HIFREQ, CYREG_PRT12_SIO_REG_HIFREQ
.set Seg__19__SLW, CYREG_PRT12_SLW
.set Seg__2__AG, CYREG_PRT1_AG
.set Seg__2__AMUX, CYREG_PRT1_AMUX
.set Seg__2__BIE, CYREG_PRT1_BIE
.set Seg__2__BIT_MASK, CYREG_PRT1_BIT_MASK
.set Seg__2__BYP, CYREG_PRT1_BYP
.set Seg__2__CTL, CYREG_PRT1_CTL
.set Seg__2__DM0, CYREG_PRT1_DM0
.set Seg__2__DM1, CYREG_PRT1_DM1
.set Seg__2__DM2, CYREG_PRT1_DM2
.set Seg__2__DR, CYREG_PRT1_DR
.set Seg__2__INP_DIS, CYREG_PRT1_INP_DIS
.set Seg__2__INTTYPE, CYREG_PICU1_INTTYPE5
.set Seg__2__LCD_COM_SEG, CYREG_PRT1_LCD_COM_SEG
.set Seg__2__LCD_EN, CYREG_PRT1_LCD_EN
.set Seg__2__MASK, 0x20
.set Seg__2__PC, CYREG_PRT1_PC5
.set Seg__2__PORT, 1
.set Seg__2__PRT, CYREG_PRT1_PRT
.set Seg__2__PRTDSI__CAPS_SEL, CYREG_PRT1_CAPS_SEL
.set Seg__2__PRTDSI__DBL_SYNC_IN, CYREG_PRT1_DBL_SYNC_IN
.set Seg__2__PRTDSI__OE_SEL0, CYREG_PRT1_OE_SEL0
.set Seg__2__PRTDSI__OE_SEL1, CYREG_PRT1_OE_SEL1
.set Seg__2__PRTDSI__OUT_SEL0, CYREG_PRT1_OUT_SEL0
.set Seg__2__PRTDSI__OUT_SEL1, CYREG_PRT1_OUT_SEL1
.set Seg__2__PRTDSI__SYNC_OUT, CYREG_PRT1_SYNC_OUT
.set Seg__2__PS, CYREG_PRT1_PS
.set Seg__2__SHIFT, 5
.set Seg__2__SLW, CYREG_PRT1_SLW
.set Seg__20__AG, CYREG_PRT12_AG
.set Seg__20__BIE, CYREG_PRT12_BIE
.set Seg__20__BIT_MASK, CYREG_PRT12_BIT_MASK
.set Seg__20__BYP, CYREG_PRT12_BYP
.set Seg__20__DM0, CYREG_PRT12_DM0
.set Seg__20__DM1, CYREG_PRT12_DM1
.set Seg__20__DM2, CYREG_PRT12_DM2
.set Seg__20__DR, CYREG_PRT12_DR
.set Seg__20__INP_DIS, CYREG_PRT12_INP_DIS
.set Seg__20__INTTYPE, CYREG_PICU12_INTTYPE3
.set Seg__20__MASK, 0x08
.set Seg__20__PC, CYREG_PRT12_PC3
.set Seg__20__PORT, 12
.set Seg__20__PRT, CYREG_PRT12_PRT
.set Seg__20__PRTDSI__DBL_SYNC_IN, CYREG_PRT12_DBL_SYNC_IN
.set Seg__20__PRTDSI__OE_SEL0, CYREG_PRT12_OE_SEL0
.set Seg__20__PRTDSI__OE_SEL1, CYREG_PRT12_OE_SEL1
.set Seg__20__PRTDSI__OUT_SEL0, CYREG_PRT12_OUT_SEL0
.set Seg__20__PRTDSI__OUT_SEL1, CYREG_PRT12_OUT_SEL1
.set Seg__20__PRTDSI__SYNC_OUT, CYREG_PRT12_SYNC_OUT
.set Seg__20__PS, CYREG_PRT12_PS
.set Seg__20__SHIFT, 3
.set Seg__20__SIO_CFG, CYREG_PRT12_SIO_CFG
.set Seg__20__SIO_DIFF, CYREG_PRT12_SIO_DIFF
.set Seg__20__SIO_HYST_EN, CYREG_PRT12_SIO_HYST_EN
.set Seg__20__SIO_REG_HIFREQ, CYREG_PRT12_SIO_REG_HIFREQ
.set Seg__20__SLW, CYREG_PRT12_SLW
.set Seg__21__AG, CYREG_PRT15_AG
.set Seg__21__AMUX, CYREG_PRT15_AMUX
.set Seg__21__BIE, CYREG_PRT15_BIE
.set Seg__21__BIT_MASK, CYREG_PRT15_BIT_MASK
.set Seg__21__BYP, CYREG_PRT15_BYP
.set Seg__21__CTL, CYREG_PRT15_CTL
.set Seg__21__DM0, CYREG_PRT15_DM0
.set Seg__21__DM1, CYREG_PRT15_DM1
.set Seg__21__DM2, CYREG_PRT15_DM2
.set Seg__21__DR, CYREG_PRT15_DR
.set Seg__21__INP_DIS, CYREG_PRT15_INP_DIS
.set Seg__21__INTTYPE, CYREG_PICU15_INTTYPE5
.set Seg__21__LCD_COM_SEG, CYREG_PRT15_LCD_COM_SEG
.set Seg__21__LCD_EN, CYREG_PRT15_LCD_EN
.set Seg__21__MASK, 0x20
.set Seg__21__PC, CYREG_IO_PC_PRT15_PC5
.set Seg__21__PORT, 15
.set Seg__21__PRT, CYREG_PRT15_PRT
.set Seg__21__PRTDSI__CAPS_SEL, CYREG_PRT15_CAPS_SEL
.set Seg__21__PRTDSI__DBL_SYNC_IN, CYREG_PRT15_DBL_SYNC_IN
.set Seg__21__PRTDSI__OE_SEL0, CYREG_PRT15_OE_SEL0
.set Seg__21__PRTDSI__OE_SEL1, CYREG_PRT15_OE_SEL1
.set Seg__21__PRTDSI__OUT_SEL0, CYREG_PRT15_OUT_SEL0
.set Seg__21__PRTDSI__OUT_SEL1, CYREG_PRT15_OUT_SEL1
.set Seg__21__PRTDSI__SYNC_OUT, CYREG_PRT15_SYNC_OUT
.set Seg__21__PS, CYREG_PRT15_PS
.set Seg__21__SHIFT, 5
.set Seg__21__SLW, CYREG_PRT15_SLW
.set Seg__22__AG, CYREG_PRT15_AG
.set Seg__22__AMUX, CYREG_PRT15_AMUX
.set Seg__22__BIE, CYREG_PRT15_BIE
.set Seg__22__BIT_MASK, CYREG_PRT15_BIT_MASK
.set Seg__22__BYP, CYREG_PRT15_BYP
.set Seg__22__CTL, CYREG_PRT15_CTL
.set Seg__22__DM0, CYREG_PRT15_DM0
.set Seg__22__DM1, CYREG_PRT15_DM1
.set Seg__22__DM2, CYREG_PRT15_DM2
.set Seg__22__DR, CYREG_PRT15_DR
.set Seg__22__INP_DIS, CYREG_PRT15_INP_DIS
.set Seg__22__INTTYPE, CYREG_PICU15_INTTYPE3
.set Seg__22__LCD_COM_SEG, CYREG_PRT15_LCD_COM_SEG
.set Seg__22__LCD_EN, CYREG_PRT15_LCD_EN
.set Seg__22__MASK, 0x08
.set Seg__22__PC, CYREG_IO_PC_PRT15_PC3
.set Seg__22__PORT, 15
.set Seg__22__PRT, CYREG_PRT15_PRT
.set Seg__22__PRTDSI__CAPS_SEL, CYREG_PRT15_CAPS_SEL
.set Seg__22__PRTDSI__DBL_SYNC_IN, CYREG_PRT15_DBL_SYNC_IN
.set Seg__22__PRTDSI__OE_SEL0, CYREG_PRT15_OE_SEL0
.set Seg__22__PRTDSI__OE_SEL1, CYREG_PRT15_OE_SEL1
.set Seg__22__PRTDSI__OUT_SEL0, CYREG_PRT15_OUT_SEL0
.set Seg__22__PRTDSI__OUT_SEL1, CYREG_PRT15_OUT_SEL1
.set Seg__22__PRTDSI__SYNC_OUT, CYREG_PRT15_SYNC_OUT
.set Seg__22__PS, CYREG_PRT15_PS
.set Seg__22__SHIFT, 3
.set Seg__22__SLW, CYREG_PRT15_SLW
.set Seg__23__AG, CYREG_PRT15_AG
.set Seg__23__AMUX, CYREG_PRT15_AMUX
.set Seg__23__BIE, CYREG_PRT15_BIE
.set Seg__23__BIT_MASK, CYREG_PRT15_BIT_MASK
.set Seg__23__BYP, CYREG_PRT15_BYP
.set Seg__23__CTL, CYREG_PRT15_CTL
.set Seg__23__DM0, CYREG_PRT15_DM0
.set Seg__23__DM1, CYREG_PRT15_DM1
.set Seg__23__DM2, CYREG_PRT15_DM2
.set Seg__23__DR, CYREG_PRT15_DR
.set Seg__23__INP_DIS, CYREG_PRT15_INP_DIS
.set Seg__23__INTTYPE, CYREG_PICU15_INTTYPE1
.set Seg__23__LCD_COM_SEG, CYREG_PRT15_LCD_COM_SEG
.set Seg__23__LCD_EN, CYREG_PRT15_LCD_EN
.set Seg__23__MASK, 0x02
.set Seg__23__PC, CYREG_IO_PC_PRT15_PC1
.set Seg__23__PORT, 15
.set Seg__23__PRT, CYREG_PRT15_PRT
.set Seg__23__PRTDSI__CAPS_SEL, CYREG_PRT15_CAPS_SEL
.set Seg__23__PRTDSI__DBL_SYNC_IN, CYREG_PRT15_DBL_SYNC_IN
.set Seg__23__PRTDSI__OE_SEL0, CYREG_PRT15_OE_SEL0
.set Seg__23__PRTDSI__OE_SEL1, CYREG_PRT15_OE_SEL1
.set Seg__23__PRTDSI__OUT_SEL0, CYREG_PRT15_OUT_SEL0
.set Seg__23__PRTDSI__OUT_SEL1, CYREG_PRT15_OUT_SEL1
.set Seg__23__PRTDSI__SYNC_OUT, CYREG_PRT15_SYNC_OUT
.set Seg__23__PS, CYREG_PRT15_PS
.set Seg__23__SHIFT, 1
.set Seg__23__SLW, CYREG_PRT15_SLW
.set Seg__3__AG, CYREG_PRT15_AG
.set Seg__3__AMUX, CYREG_PRT15_AMUX
.set Seg__3__BIE, CYREG_PRT15_BIE
.set Seg__3__BIT_MASK, CYREG_PRT15_BIT_MASK
.set Seg__3__BYP, CYREG_PRT15_BYP
.set Seg__3__CTL, CYREG_PRT15_CTL
.set Seg__3__DM0, CYREG_PRT15_DM0
.set Seg__3__DM1, CYREG_PRT15_DM1
.set Seg__3__DM2, CYREG_PRT15_DM2
.set Seg__3__DR, CYREG_PRT15_DR
.set Seg__3__INP_DIS, CYREG_PRT15_INP_DIS
.set Seg__3__INTTYPE, CYREG_PICU15_INTTYPE4
.set Seg__3__LCD_COM_SEG, CYREG_PRT15_LCD_COM_SEG
.set Seg__3__LCD_EN, CYREG_PRT15_LCD_EN
.set Seg__3__MASK, 0x10
.set Seg__3__PC, CYREG_IO_PC_PRT15_PC4
.set Seg__3__PORT, 15
.set Seg__3__PRT, CYREG_PRT15_PRT
.set Seg__3__PRTDSI__CAPS_SEL, CYREG_PRT15_CAPS_SEL
.set Seg__3__PRTDSI__DBL_SYNC_IN, CYREG_PRT15_DBL_SYNC_IN
.set Seg__3__PRTDSI__OE_SEL0, CYREG_PRT15_OE_SEL0
.set Seg__3__PRTDSI__OE_SEL1, CYREG_PRT15_OE_SEL1
.set Seg__3__PRTDSI__OUT_SEL0, CYREG_PRT15_OUT_SEL0
.set Seg__3__PRTDSI__OUT_SEL1, CYREG_PRT15_OUT_SEL1
.set Seg__3__PRTDSI__SYNC_OUT, CYREG_PRT15_SYNC_OUT
.set Seg__3__PS, CYREG_PRT15_PS
.set Seg__3__SHIFT, 4
.set Seg__3__SLW, CYREG_PRT15_SLW
.set Seg__4__AG, CYREG_PRT1_AG
.set Seg__4__AMUX, CYREG_PRT1_AMUX
.set Seg__4__BIE, CYREG_PRT1_BIE
.set Seg__4__BIT_MASK, CYREG_PRT1_BIT_MASK
.set Seg__4__BYP, CYREG_PRT1_BYP
.set Seg__4__CTL, CYREG_PRT1_CTL
.set Seg__4__DM0, CYREG_PRT1_DM0
.set Seg__4__DM1, CYREG_PRT1_DM1
.set Seg__4__DM2, CYREG_PRT1_DM2
.set Seg__4__DR, CYREG_PRT1_DR
.set Seg__4__INP_DIS, CYREG_PRT1_INP_DIS
.set Seg__4__INTTYPE, CYREG_PICU1_INTTYPE7
.set Seg__4__LCD_COM_SEG, CYREG_PRT1_LCD_COM_SEG
.set Seg__4__LCD_EN, CYREG_PRT1_LCD_EN
.set Seg__4__MASK, 0x80
.set Seg__4__PC, CYREG_PRT1_PC7
.set Seg__4__PORT, 1
.set Seg__4__PRT, CYREG_PRT1_PRT
.set Seg__4__PRTDSI__CAPS_SEL, CYREG_PRT1_CAPS_SEL
.set Seg__4__PRTDSI__DBL_SYNC_IN, CYREG_PRT1_DBL_SYNC_IN
.set Seg__4__PRTDSI__OE_SEL0, CYREG_PRT1_OE_SEL0
.set Seg__4__PRTDSI__OE_SEL1, CYREG_PRT1_OE_SEL1
.set Seg__4__PRTDSI__OUT_SEL0, CYREG_PRT1_OUT_SEL0
.set Seg__4__PRTDSI__OUT_SEL1, CYREG_PRT1_OUT_SEL1
.set Seg__4__PRTDSI__SYNC_OUT, CYREG_PRT1_SYNC_OUT
.set Seg__4__PS, CYREG_PRT1_PS
.set Seg__4__SHIFT, 7
.set Seg__4__SLW, CYREG_PRT1_SLW
.set Seg__5__AG, CYREG_PRT3_AG
.set Seg__5__AMUX, CYREG_PRT3_AMUX
.set Seg__5__BIE, CYREG_PRT3_BIE
.set Seg__5__BIT_MASK, CYREG_PRT3_BIT_MASK
.set Seg__5__BYP, CYREG_PRT3_BYP
.set Seg__5__CTL, CYREG_PRT3_CTL
.set Seg__5__DM0, CYREG_PRT3_DM0
.set Seg__5__DM1, CYREG_PRT3_DM1
.set Seg__5__DM2, CYREG_PRT3_DM2
.set Seg__5__DR, CYREG_PRT3_DR
.set Seg__5__INP_DIS, CYREG_PRT3_INP_DIS
.set Seg__5__INTTYPE, CYREG_PICU3_INTTYPE0
.set Seg__5__LCD_COM_SEG, CYREG_PRT3_LCD_COM_SEG
.set Seg__5__LCD_EN, CYREG_PRT3_LCD_EN
.set Seg__5__MASK, 0x01
.set Seg__5__PC, CYREG_PRT3_PC0
.set Seg__5__PORT, 3
.set Seg__5__PRT, CYREG_PRT3_PRT
.set Seg__5__PRTDSI__CAPS_SEL, CYREG_PRT3_CAPS_SEL
.set Seg__5__PRTDSI__DBL_SYNC_IN, CYREG_PRT3_DBL_SYNC_IN
.set Seg__5__PRTDSI__OE_SEL0, CYREG_PRT3_OE_SEL0
.set Seg__5__PRTDSI__OE_SEL1, CYREG_PRT3_OE_SEL1
.set Seg__5__PRTDSI__OUT_SEL0, CYREG_PRT3_OUT_SEL0
.set Seg__5__PRTDSI__OUT_SEL1, CYREG_PRT3_OUT_SEL1
.set Seg__5__PRTDSI__SYNC_OUT, CYREG_PRT3_SYNC_OUT
.set Seg__5__PS, CYREG_PRT3_PS
.set Seg__5__SHIFT, 0
.set Seg__5__SLW, CYREG_PRT3_SLW
.set Seg__6__AG, CYREG_PRT12_AG
.set Seg__6__BIE, CYREG_PRT12_BIE
.set Seg__6__BIT_MASK, CYREG_PRT12_BIT_MASK
.set Seg__6__BYP, CYREG_PRT12_BYP
.set Seg__6__DM0, CYREG_PRT12_DM0
.set Seg__6__DM1, CYREG_PRT12_DM1
.set Seg__6__DM2, CYREG_PRT12_DM2
.set Seg__6__DR, CYREG_PRT12_DR
.set Seg__6__INP_DIS, CYREG_PRT12_INP_DIS
.set Seg__6__INTTYPE, CYREG_PICU12_INTTYPE2
.set Seg__6__MASK, 0x04
.set Seg__6__PC, CYREG_PRT12_PC2
.set Seg__6__PORT, 12
.set Seg__6__PRT, CYREG_PRT12_PRT
.set Seg__6__PRTDSI__DBL_SYNC_IN, CYREG_PRT12_DBL_SYNC_IN
.set Seg__6__PRTDSI__OE_SEL0, CYREG_PRT12_OE_SEL0
.set Seg__6__PRTDSI__OE_SEL1, CYREG_PRT12_OE_SEL1
.set Seg__6__PRTDSI__OUT_SEL0, CYREG_PRT12_OUT_SEL0
.set Seg__6__PRTDSI__OUT_SEL1, CYREG_PRT12_OUT_SEL1
.set Seg__6__PRTDSI__SYNC_OUT, CYREG_PRT12_SYNC_OUT
.set Seg__6__PS, CYREG_PRT12_PS
.set Seg__6__SHIFT, 2
.set Seg__6__SIO_CFG, CYREG_PRT12_SIO_CFG
.set Seg__6__SIO_DIFF, CYREG_PRT12_SIO_DIFF
.set Seg__6__SIO_HYST_EN, CYREG_PRT12_SIO_HYST_EN
.set Seg__6__SIO_REG_HIFREQ, CYREG_PRT12_SIO_REG_HIFREQ
.set Seg__6__SLW, CYREG_PRT12_SLW
.set Seg__7__AG, CYREG_PRT3_AG
.set Seg__7__AMUX, CYREG_PRT3_AMUX
.set Seg__7__BIE, CYREG_PRT3_BIE
.set Seg__7__BIT_MASK, CYREG_PRT3_BIT_MASK
.set Seg__7__BYP, CYREG_PRT3_BYP
.set Seg__7__CTL, CYREG_PRT3_CTL
.set Seg__7__DM0, CYREG_PRT3_DM0
.set Seg__7__DM1, CYREG_PRT3_DM1
.set Seg__7__DM2, CYREG_PRT3_DM2
.set Seg__7__DR, CYREG_PRT3_DR
.set Seg__7__INP_DIS, CYREG_PRT3_INP_DIS
.set Seg__7__INTTYPE, CYREG_PICU3_INTTYPE3
.set Seg__7__LCD_COM_SEG, CYREG_PRT3_LCD_COM_SEG
.set Seg__7__LCD_EN, CYREG_PRT3_LCD_EN
.set Seg__7__MASK, 0x08
.set Seg__7__PC, CYREG_PRT3_PC3
.set Seg__7__PORT, 3
.set Seg__7__PRT, CYREG_PRT3_PRT
.set Seg__7__PRTDSI__CAPS_SEL, CYREG_PRT3_CAPS_SEL
.set Seg__7__PRTDSI__DBL_SYNC_IN, CYREG_PRT3_DBL_SYNC_IN
.set Seg__7__PRTDSI__OE_SEL0, CYREG_PRT3_OE_SEL0
.set Seg__7__PRTDSI__OE_SEL1, CYREG_PRT3_OE_SEL1
.set Seg__7__PRTDSI__OUT_SEL0, CYREG_PRT3_OUT_SEL0
.set Seg__7__PRTDSI__OUT_SEL1, CYREG_PRT3_OUT_SEL1
.set Seg__7__PRTDSI__SYNC_OUT, CYREG_PRT3_SYNC_OUT
.set Seg__7__PS, CYREG_PRT3_PS
.set Seg__7__SHIFT, 3
.set Seg__7__SLW, CYREG_PRT3_SLW
.set Seg__8__AG, CYREG_PRT12_AG
.set Seg__8__BIE, CYREG_PRT12_BIE
.set Seg__8__BIT_MASK, CYREG_PRT12_BIT_MASK
.set Seg__8__BYP, CYREG_PRT12_BYP
.set Seg__8__DM0, CYREG_PRT12_DM0
.set Seg__8__DM1, CYREG_PRT12_DM1
.set Seg__8__DM2, CYREG_PRT12_DM2
.set Seg__8__DR, CYREG_PRT12_DR
.set Seg__8__INP_DIS, CYREG_PRT12_INP_DIS
.set Seg__8__INTTYPE, CYREG_PICU12_INTTYPE6
.set Seg__8__MASK, 0x40
.set Seg__8__PC, CYREG_PRT12_PC6
.set Seg__8__PORT, 12
.set Seg__8__PRT, CYREG_PRT12_PRT
.set Seg__8__PRTDSI__DBL_SYNC_IN, CYREG_PRT12_DBL_SYNC_IN
.set Seg__8__PRTDSI__OE_SEL0, CYREG_PRT12_OE_SEL0
.set Seg__8__PRTDSI__OE_SEL1, CYREG_PRT12_OE_SEL1
.set Seg__8__PRTDSI__OUT_SEL0, CYREG_PRT12_OUT_SEL0
.set Seg__8__PRTDSI__OUT_SEL1, CYREG_PRT12_OUT_SEL1
.set Seg__8__PRTDSI__SYNC_OUT, CYREG_PRT12_SYNC_OUT
.set Seg__8__PS, CYREG_PRT12_PS
.set Seg__8__SHIFT, 6
.set Seg__8__SIO_CFG, CYREG_PRT12_SIO_CFG
.set Seg__8__SIO_DIFF, CYREG_PRT12_SIO_DIFF
.set Seg__8__SIO_HYST_EN, CYREG_PRT12_SIO_HYST_EN
.set Seg__8__SIO_REG_HIFREQ, CYREG_PRT12_SIO_REG_HIFREQ
.set Seg__8__SLW, CYREG_PRT12_SLW
.set Seg__9__AG, CYREG_PRT3_AG
.set Seg__9__AMUX, CYREG_PRT3_AMUX
.set Seg__9__BIE, CYREG_PRT3_BIE
.set Seg__9__BIT_MASK, CYREG_PRT3_BIT_MASK
.set Seg__9__BYP, CYREG_PRT3_BYP
.set Seg__9__CTL, CYREG_PRT3_CTL
.set Seg__9__DM0, CYREG_PRT3_DM0
.set Seg__9__DM1, CYREG_PRT3_DM1
.set Seg__9__DM2, CYREG_PRT3_DM2
.set Seg__9__DR, CYREG_PRT3_DR
.set Seg__9__INP_DIS, CYREG_PRT3_INP_DIS
.set Seg__9__INTTYPE, CYREG_PICU3_INTTYPE4
.set Seg__9__LCD_COM_SEG, CYREG_PRT3_LCD_COM_SEG
.set Seg__9__LCD_EN, CYREG_PRT3_LCD_EN
.set Seg__9__MASK, 0x10
.set Seg__9__PC, CYREG_PRT3_PC4
.set Seg__9__PORT, 3
.set Seg__9__PRT, CYREG_PRT3_PRT
.set Seg__9__PRTDSI__CAPS_SEL, CYREG_PRT3_CAPS_SEL
.set Seg__9__PRTDSI__DBL_SYNC_IN, CYREG_PRT3_DBL_SYNC_IN
.set Seg__9__PRTDSI__OE_SEL0, CYREG_PRT3_OE_SEL0
.set Seg__9__PRTDSI__OE_SEL1, CYREG_PRT3_OE_SEL1
.set Seg__9__PRTDSI__OUT_SEL0, CYREG_PRT3_OUT_SEL0
.set Seg__9__PRTDSI__OUT_SEL1, CYREG_PRT3_OUT_SEL1
.set Seg__9__PRTDSI__SYNC_OUT, CYREG_PRT3_SYNC_OUT
.set Seg__9__PS, CYREG_PRT3_PS
.set Seg__9__SHIFT, 4
.set Seg__9__SLW, CYREG_PRT3_SLW

/* Seg_1 */
.set Seg_1__0__INTTYPE, CYREG_PICU2_INTTYPE1
.set Seg_1__0__MASK, 0x02
.set Seg_1__0__PC, CYREG_PRT2_PC1
.set Seg_1__0__PORT, 2
.set Seg_1__0__SHIFT, 1
.set Seg_1__1__INTTYPE, CYREG_PICU2_INTTYPE2
.set Seg_1__1__MASK, 0x04
.set Seg_1__1__PC, CYREG_PRT2_PC2
.set Seg_1__1__PORT, 2
.set Seg_1__1__SHIFT, 2
.set Seg_1__2__INTTYPE, CYREG_PICU2_INTTYPE3
.set Seg_1__2__MASK, 0x08
.set Seg_1__2__PC, CYREG_PRT2_PC3
.set Seg_1__2__PORT, 2
.set Seg_1__2__SHIFT, 3
.set Seg_1__3__INTTYPE, CYREG_PICU2_INTTYPE4
.set Seg_1__3__MASK, 0x10
.set Seg_1__3__PC, CYREG_PRT2_PC4
.set Seg_1__3__PORT, 2
.set Seg_1__3__SHIFT, 4
.set Seg_1__4__INTTYPE, CYREG_PICU2_INTTYPE5
.set Seg_1__4__MASK, 0x20
.set Seg_1__4__PC, CYREG_PRT2_PC5
.set Seg_1__4__PORT, 2
.set Seg_1__4__SHIFT, 5
.set Seg_1__5__INTTYPE, CYREG_PICU2_INTTYPE6
.set Seg_1__5__MASK, 0x40
.set Seg_1__5__PC, CYREG_PRT2_PC6
.set Seg_1__5__PORT, 2
.set Seg_1__5__SHIFT, 6
.set Seg_1__6__INTTYPE, CYREG_PICU2_INTTYPE7
.set Seg_1__6__MASK, 0x80
.set Seg_1__6__PC, CYREG_PRT2_PC7
.set Seg_1__6__PORT, 2
.set Seg_1__6__SHIFT, 7
.set Seg_1__AG, CYREG_PRT2_AG
.set Seg_1__AMUX, CYREG_PRT2_AMUX
.set Seg_1__BIE, CYREG_PRT2_BIE
.set Seg_1__BIT_MASK, CYREG_PRT2_BIT_MASK
.set Seg_1__BYP, CYREG_PRT2_BYP
.set Seg_1__CTL, CYREG_PRT2_CTL
.set Seg_1__DM0, CYREG_PRT2_DM0
.set Seg_1__DM1, CYREG_PRT2_DM1
.set Seg_1__DM2, CYREG_PRT2_DM2
.set Seg_1__DR, CYREG_PRT2_DR
.set Seg_1__INP_DIS, CYREG_PRT2_INP_DIS
.set Seg_1__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU2_BASE
.set Seg_1__LCD_COM_SEG, CYREG_PRT2_LCD_COM_SEG
.set Seg_1__LCD_EN, CYREG_PRT2_LCD_EN
.set Seg_1__PORT, 2
.set Seg_1__PRT, CYREG_PRT2_PRT
.set Seg_1__PRTDSI__CAPS_SEL, CYREG_PRT2_CAPS_SEL
.set Seg_1__PRTDSI__DBL_SYNC_IN, CYREG_PRT2_DBL_SYNC_IN
.set Seg_1__PRTDSI__OE_SEL0, CYREG_PRT2_OE_SEL0
.set Seg_1__PRTDSI__OE_SEL1, CYREG_PRT2_OE_SEL1
.set Seg_1__PRTDSI__OUT_SEL0, CYREG_PRT2_OUT_SEL0
.set Seg_1__PRTDSI__OUT_SEL1, CYREG_PRT2_OUT_SEL1
.set Seg_1__PRTDSI__SYNC_OUT, CYREG_PRT2_SYNC_OUT
.set Seg_1__PS, CYREG_PRT2_PS
.set Seg_1__SLW, CYREG_PRT2_SLW

/* RX_1 */
.set RX_1__0__INTTYPE, CYREG_PICU0_INTTYPE0
.set RX_1__0__MASK, 0x01
.set RX_1__0__PC, CYREG_PRT0_PC0
.set RX_1__0__PORT, 0
.set RX_1__0__SHIFT, 0
.set RX_1__AG, CYREG_PRT0_AG
.set RX_1__AMUX, CYREG_PRT0_AMUX
.set RX_1__BIE, CYREG_PRT0_BIE
.set RX_1__BIT_MASK, CYREG_PRT0_BIT_MASK
.set RX_1__BYP, CYREG_PRT0_BYP
.set RX_1__CTL, CYREG_PRT0_CTL
.set RX_1__DM0, CYREG_PRT0_DM0
.set RX_1__DM1, CYREG_PRT0_DM1
.set RX_1__DM2, CYREG_PRT0_DM2
.set RX_1__DR, CYREG_PRT0_DR
.set RX_1__INP_DIS, CYREG_PRT0_INP_DIS
.set RX_1__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU0_BASE
.set RX_1__LCD_COM_SEG, CYREG_PRT0_LCD_COM_SEG
.set RX_1__LCD_EN, CYREG_PRT0_LCD_EN
.set RX_1__MASK, 0x01
.set RX_1__PORT, 0
.set RX_1__PRT, CYREG_PRT0_PRT
.set RX_1__PRTDSI__CAPS_SEL, CYREG_PRT0_CAPS_SEL
.set RX_1__PRTDSI__DBL_SYNC_IN, CYREG_PRT0_DBL_SYNC_IN
.set RX_1__PRTDSI__OE_SEL0, CYREG_PRT0_OE_SEL0
.set RX_1__PRTDSI__OE_SEL1, CYREG_PRT0_OE_SEL1
.set RX_1__PRTDSI__OUT_SEL0, CYREG_PRT0_OUT_SEL0
.set RX_1__PRTDSI__OUT_SEL1, CYREG_PRT0_OUT_SEL1
.set RX_1__PRTDSI__SYNC_OUT, CYREG_PRT0_SYNC_OUT
.set RX_1__PS, CYREG_PRT0_PS
.set RX_1__SHIFT, 0
.set RX_1__SLW, CYREG_PRT0_SLW

/* TX_1 */
.set TX_1__0__INTTYPE, CYREG_PICU0_INTTYPE1
.set TX_1__0__MASK, 0x02
.set TX_1__0__PC, CYREG_PRT0_PC1
.set TX_1__0__PORT, 0
.set TX_1__0__SHIFT, 1
.set TX_1__AG, CYREG_PRT0_AG
.set TX_1__AMUX, CYREG_PRT0_AMUX
.set TX_1__BIE, CYREG_PRT0_BIE
.set TX_1__BIT_MASK, CYREG_PRT0_BIT_MASK
.set TX_1__BYP, CYREG_PRT0_BYP
.set TX_1__CTL, CYREG_PRT0_CTL
.set TX_1__DM0, CYREG_PRT0_DM0
.set TX_1__DM1, CYREG_PRT0_DM1
.set TX_1__DM2, CYREG_PRT0_DM2
.set TX_1__DR, CYREG_PRT0_DR
.set TX_1__INP_DIS, CYREG_PRT0_INP_DIS
.set TX_1__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU0_BASE
.set TX_1__LCD_COM_SEG, CYREG_PRT0_LCD_COM_SEG
.set TX_1__LCD_EN, CYREG_PRT0_LCD_EN
.set TX_1__MASK, 0x02
.set TX_1__PORT, 0
.set TX_1__PRT, CYREG_PRT0_PRT
.set TX_1__PRTDSI__CAPS_SEL, CYREG_PRT0_CAPS_SEL
.set TX_1__PRTDSI__DBL_SYNC_IN, CYREG_PRT0_DBL_SYNC_IN
.set TX_1__PRTDSI__OE_SEL0, CYREG_PRT0_OE_SEL0
.set TX_1__PRTDSI__OE_SEL1, CYREG_PRT0_OE_SEL1
.set TX_1__PRTDSI__OUT_SEL0, CYREG_PRT0_OUT_SEL0
.set TX_1__PRTDSI__OUT_SEL1, CYREG_PRT0_OUT_SEL1
.set TX_1__PRTDSI__SYNC_OUT, CYREG_PRT0_SYNC_OUT
.set TX_1__PS, CYREG_PRT0_PS
.set TX_1__SHIFT, 1
.set TX_1__SLW, CYREG_PRT0_SLW

/* Tx_En */
.set Tx_En__0__INTTYPE, CYREG_PICU0_INTTYPE2
.set Tx_En__0__MASK, 0x04
.set Tx_En__0__PC, CYREG_PRT0_PC2
.set Tx_En__0__PORT, 0
.set Tx_En__0__SHIFT, 2
.set Tx_En__AG, CYREG_PRT0_AG
.set Tx_En__AMUX, CYREG_PRT0_AMUX
.set Tx_En__BIE, CYREG_PRT0_BIE
.set Tx_En__BIT_MASK, CYREG_PRT0_BIT_MASK
.set Tx_En__BYP, CYREG_PRT0_BYP
.set Tx_En__CTL, CYREG_PRT0_CTL
.set Tx_En__DM0, CYREG_PRT0_DM0
.set Tx_En__DM1, CYREG_PRT0_DM1
.set Tx_En__DM2, CYREG_PRT0_DM2
.set Tx_En__DR, CYREG_PRT0_DR
.set Tx_En__INP_DIS, CYREG_PRT0_INP_DIS
.set Tx_En__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU0_BASE
.set Tx_En__LCD_COM_SEG, CYREG_PRT0_LCD_COM_SEG
.set Tx_En__LCD_EN, CYREG_PRT0_LCD_EN
.set Tx_En__MASK, 0x04
.set Tx_En__PORT, 0
.set Tx_En__PRT, CYREG_PRT0_PRT
.set Tx_En__PRTDSI__CAPS_SEL, CYREG_PRT0_CAPS_SEL
.set Tx_En__PRTDSI__DBL_SYNC_IN, CYREG_PRT0_DBL_SYNC_IN
.set Tx_En__PRTDSI__OE_SEL0, CYREG_PRT0_OE_SEL0
.set Tx_En__PRTDSI__OE_SEL1, CYREG_PRT0_OE_SEL1
.set Tx_En__PRTDSI__OUT_SEL0, CYREG_PRT0_OUT_SEL0
.set Tx_En__PRTDSI__OUT_SEL1, CYREG_PRT0_OUT_SEL1
.set Tx_En__PRTDSI__SYNC_OUT, CYREG_PRT0_SYNC_OUT
.set Tx_En__PS, CYREG_PRT0_PS
.set Tx_En__SHIFT, 2
.set Tx_En__SLW, CYREG_PRT0_SLW

/* PageSwitch */
.set PageSwitch__0__INTTYPE, CYREG_PICU12_INTTYPE1
.set PageSwitch__0__MASK, 0x02
.set PageSwitch__0__PC, CYREG_PRT12_PC1
.set PageSwitch__0__PORT, 12
.set PageSwitch__0__SHIFT, 1
.set PageSwitch__AG, CYREG_PRT12_AG
.set PageSwitch__BIE, CYREG_PRT12_BIE
.set PageSwitch__BIT_MASK, CYREG_PRT12_BIT_MASK
.set PageSwitch__BYP, CYREG_PRT12_BYP
.set PageSwitch__DM0, CYREG_PRT12_DM0
.set PageSwitch__DM1, CYREG_PRT12_DM1
.set PageSwitch__DM2, CYREG_PRT12_DM2
.set PageSwitch__DR, CYREG_PRT12_DR
.set PageSwitch__INP_DIS, CYREG_PRT12_INP_DIS
.set PageSwitch__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU12_BASE
.set PageSwitch__MASK, 0x02
.set PageSwitch__PORT, 12
.set PageSwitch__PRT, CYREG_PRT12_PRT
.set PageSwitch__PRTDSI__DBL_SYNC_IN, CYREG_PRT12_DBL_SYNC_IN
.set PageSwitch__PRTDSI__OE_SEL0, CYREG_PRT12_OE_SEL0
.set PageSwitch__PRTDSI__OE_SEL1, CYREG_PRT12_OE_SEL1
.set PageSwitch__PRTDSI__OUT_SEL0, CYREG_PRT12_OUT_SEL0
.set PageSwitch__PRTDSI__OUT_SEL1, CYREG_PRT12_OUT_SEL1
.set PageSwitch__PRTDSI__SYNC_OUT, CYREG_PRT12_SYNC_OUT
.set PageSwitch__PS, CYREG_PRT12_PS
.set PageSwitch__SHIFT, 1
.set PageSwitch__SIO_CFG, CYREG_PRT12_SIO_CFG
.set PageSwitch__SIO_DIFF, CYREG_PRT12_SIO_DIFF
.set PageSwitch__SIO_HYST_EN, CYREG_PRT12_SIO_HYST_EN
.set PageSwitch__SIO_REG_HIFREQ, CYREG_PRT12_SIO_REG_HIFREQ
.set PageSwitch__SLW, CYREG_PRT12_SLW

/* LED_Driver_Gear_bLED_PWM */
.set LED_Driver_Gear_bLED_PWM_CtlReg__0__MASK, 0x01
.set LED_Driver_Gear_bLED_PWM_CtlReg__0__POS, 0
.set LED_Driver_Gear_bLED_PWM_CtlReg__16BIT_CONTROL_AUX_CTL_REG, CYREG_B1_UDB04_05_ACTL
.set LED_Driver_Gear_bLED_PWM_CtlReg__16BIT_CONTROL_CONTROL_REG, CYREG_B1_UDB04_05_CTL
.set LED_Driver_Gear_bLED_PWM_CtlReg__16BIT_CONTROL_COUNT_REG, CYREG_B1_UDB04_05_CTL
.set LED_Driver_Gear_bLED_PWM_CtlReg__16BIT_COUNT_CONTROL_REG, CYREG_B1_UDB04_05_CTL
.set LED_Driver_Gear_bLED_PWM_CtlReg__16BIT_COUNT_COUNT_REG, CYREG_B1_UDB04_05_CTL
.set LED_Driver_Gear_bLED_PWM_CtlReg__16BIT_MASK_MASK_REG, CYREG_B1_UDB04_05_MSK
.set LED_Driver_Gear_bLED_PWM_CtlReg__16BIT_MASK_PERIOD_REG, CYREG_B1_UDB04_05_MSK
.set LED_Driver_Gear_bLED_PWM_CtlReg__16BIT_PERIOD_MASK_REG, CYREG_B1_UDB04_05_MSK
.set LED_Driver_Gear_bLED_PWM_CtlReg__16BIT_PERIOD_PERIOD_REG, CYREG_B1_UDB04_05_MSK
.set LED_Driver_Gear_bLED_PWM_CtlReg__CONTROL_AUX_CTL_REG, CYREG_B1_UDB04_ACTL
.set LED_Driver_Gear_bLED_PWM_CtlReg__CONTROL_REG, CYREG_B1_UDB04_CTL
.set LED_Driver_Gear_bLED_PWM_CtlReg__CONTROL_ST_REG, CYREG_B1_UDB04_ST_CTL
.set LED_Driver_Gear_bLED_PWM_CtlReg__COUNT_REG, CYREG_B1_UDB04_CTL
.set LED_Driver_Gear_bLED_PWM_CtlReg__COUNT_ST_REG, CYREG_B1_UDB04_ST_CTL
.set LED_Driver_Gear_bLED_PWM_CtlReg__MASK, 0x01
.set LED_Driver_Gear_bLED_PWM_CtlReg__MASK_CTL_AUX_CTL_REG, CYREG_B1_UDB04_MSK_ACTL
.set LED_Driver_Gear_bLED_PWM_CtlReg__PER_CTL_AUX_CTL_REG, CYREG_B1_UDB04_MSK_ACTL
.set LED_Driver_Gear_bLED_PWM_CtlReg__PERIOD_REG, CYREG_B1_UDB04_MSK
.set LED_Driver_Gear_bLED_PWM_PwmDP_u0__16BIT_A0_REG, CYREG_B1_UDB04_05_A0
.set LED_Driver_Gear_bLED_PWM_PwmDP_u0__16BIT_A1_REG, CYREG_B1_UDB04_05_A1
.set LED_Driver_Gear_bLED_PWM_PwmDP_u0__16BIT_D0_REG, CYREG_B1_UDB04_05_D0
.set LED_Driver_Gear_bLED_PWM_PwmDP_u0__16BIT_D1_REG, CYREG_B1_UDB04_05_D1
.set LED_Driver_Gear_bLED_PWM_PwmDP_u0__16BIT_DP_AUX_CTL_REG, CYREG_B1_UDB04_05_ACTL
.set LED_Driver_Gear_bLED_PWM_PwmDP_u0__16BIT_F0_REG, CYREG_B1_UDB04_05_F0
.set LED_Driver_Gear_bLED_PWM_PwmDP_u0__16BIT_F1_REG, CYREG_B1_UDB04_05_F1
.set LED_Driver_Gear_bLED_PWM_PwmDP_u0__A0_A1_REG, CYREG_B1_UDB04_A0_A1
.set LED_Driver_Gear_bLED_PWM_PwmDP_u0__A0_REG, CYREG_B1_UDB04_A0
.set LED_Driver_Gear_bLED_PWM_PwmDP_u0__A1_REG, CYREG_B1_UDB04_A1
.set LED_Driver_Gear_bLED_PWM_PwmDP_u0__D0_D1_REG, CYREG_B1_UDB04_D0_D1
.set LED_Driver_Gear_bLED_PWM_PwmDP_u0__D0_REG, CYREG_B1_UDB04_D0
.set LED_Driver_Gear_bLED_PWM_PwmDP_u0__D1_REG, CYREG_B1_UDB04_D1
.set LED_Driver_Gear_bLED_PWM_PwmDP_u0__DP_AUX_CTL_REG, CYREG_B1_UDB04_ACTL
.set LED_Driver_Gear_bLED_PWM_PwmDP_u0__F0_F1_REG, CYREG_B1_UDB04_F0_F1
.set LED_Driver_Gear_bLED_PWM_PwmDP_u0__F0_REG, CYREG_B1_UDB04_F0
.set LED_Driver_Gear_bLED_PWM_PwmDP_u0__F1_REG, CYREG_B1_UDB04_F1
.set LED_Driver_Gear_bLED_PWM_PwmDP_u0__MSK_DP_AUX_CTL_REG, CYREG_B1_UDB04_MSK_ACTL
.set LED_Driver_Gear_bLED_PWM_PwmDP_u0__PER_DP_AUX_CTL_REG, CYREG_B1_UDB04_MSK_ACTL

/* LED_Driver_Gear_ClkInternal */
.set LED_Driver_Gear_ClkInternal__CFG0, CYREG_CLKDIST_DCFG1_CFG0
.set LED_Driver_Gear_ClkInternal__CFG1, CYREG_CLKDIST_DCFG1_CFG1
.set LED_Driver_Gear_ClkInternal__CFG2, CYREG_CLKDIST_DCFG1_CFG2
.set LED_Driver_Gear_ClkInternal__CFG2_SRC_SEL_MASK, 0x07
.set LED_Driver_Gear_ClkInternal__INDEX, 0x01
.set LED_Driver_Gear_ClkInternal__PM_ACT_CFG, CYREG_PM_ACT_CFG2
.set LED_Driver_Gear_ClkInternal__PM_ACT_MSK, 0x02
.set LED_Driver_Gear_ClkInternal__PM_STBY_CFG, CYREG_PM_STBY_CFG2
.set LED_Driver_Gear_ClkInternal__PM_STBY_MSK, 0x02

/* LED_Driver_Gear_Com_Driver */
.set LED_Driver_Gear_Com_Driver_Sync_ctrl_reg__0__MASK, 0x01
.set LED_Driver_Gear_Com_Driver_Sync_ctrl_reg__0__POS, 0
.set LED_Driver_Gear_Com_Driver_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG, CYREG_B0_UDB11_12_ACTL
.set LED_Driver_Gear_Com_Driver_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG, CYREG_B0_UDB11_12_CTL
.set LED_Driver_Gear_Com_Driver_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG, CYREG_B0_UDB11_12_CTL
.set LED_Driver_Gear_Com_Driver_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG, CYREG_B0_UDB11_12_CTL
.set LED_Driver_Gear_Com_Driver_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG, CYREG_B0_UDB11_12_CTL
.set LED_Driver_Gear_Com_Driver_Sync_ctrl_reg__16BIT_MASK_MASK_REG, CYREG_B0_UDB11_12_MSK
.set LED_Driver_Gear_Com_Driver_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG, CYREG_B0_UDB11_12_MSK
.set LED_Driver_Gear_Com_Driver_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG, CYREG_B0_UDB11_12_MSK
.set LED_Driver_Gear_Com_Driver_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG, CYREG_B0_UDB11_12_MSK
.set LED_Driver_Gear_Com_Driver_Sync_ctrl_reg__CONTROL_AUX_CTL_REG, CYREG_B0_UDB11_ACTL
.set LED_Driver_Gear_Com_Driver_Sync_ctrl_reg__CONTROL_REG, CYREG_B0_UDB11_CTL
.set LED_Driver_Gear_Com_Driver_Sync_ctrl_reg__CONTROL_ST_REG, CYREG_B0_UDB11_ST_CTL
.set LED_Driver_Gear_Com_Driver_Sync_ctrl_reg__COUNT_REG, CYREG_B0_UDB11_CTL
.set LED_Driver_Gear_Com_Driver_Sync_ctrl_reg__COUNT_ST_REG, CYREG_B0_UDB11_ST_CTL
.set LED_Driver_Gear_Com_Driver_Sync_ctrl_reg__MASK, 0x01
.set LED_Driver_Gear_Com_Driver_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG, CYREG_B0_UDB11_MSK_ACTL
.set LED_Driver_Gear_Com_Driver_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG, CYREG_B0_UDB11_MSK_ACTL
.set LED_Driver_Gear_Com_Driver_Sync_ctrl_reg__PERIOD_REG, CYREG_B0_UDB11_MSK

/* LED_Driver_Gear_DMA_BC */
.set LED_Driver_Gear_DMA_BC__DRQ_CTL, CYREG_IDMUX_DRQ_CTL0
.set LED_Driver_Gear_DMA_BC__DRQ_NUMBER, 0
.set LED_Driver_Gear_DMA_BC__NUMBEROF_TDS, 0
.set LED_Driver_Gear_DMA_BC__PRIORITY, 2
.set LED_Driver_Gear_DMA_BC__TERMIN_EN, 0
.set LED_Driver_Gear_DMA_BC__TERMIN_SEL, 0
.set LED_Driver_Gear_DMA_BC__TERMOUT0_EN, 0
.set LED_Driver_Gear_DMA_BC__TERMOUT0_SEL, 0
.set LED_Driver_Gear_DMA_BC__TERMOUT1_EN, 0
.set LED_Driver_Gear_DMA_BC__TERMOUT1_SEL, 0

/* LED_Driver_Gear_DMA_Com */
.set LED_Driver_Gear_DMA_Com__DRQ_CTL, CYREG_IDMUX_DRQ_CTL0
.set LED_Driver_Gear_DMA_Com__DRQ_NUMBER, 1
.set LED_Driver_Gear_DMA_Com__NUMBEROF_TDS, 0
.set LED_Driver_Gear_DMA_Com__PRIORITY, 2
.set LED_Driver_Gear_DMA_Com__TERMIN_EN, 0
.set LED_Driver_Gear_DMA_Com__TERMIN_SEL, 0
.set LED_Driver_Gear_DMA_Com__TERMOUT0_EN, 0
.set LED_Driver_Gear_DMA_Com__TERMOUT0_SEL, 0
.set LED_Driver_Gear_DMA_Com__TERMOUT1_EN, 0
.set LED_Driver_Gear_DMA_Com__TERMOUT1_SEL, 0

/* LED_Driver_Gear_DMA_Seg */
.set LED_Driver_Gear_DMA_Seg__DRQ_CTL, CYREG_IDMUX_DRQ_CTL0
.set LED_Driver_Gear_DMA_Seg__DRQ_NUMBER, 2
.set LED_Driver_Gear_DMA_Seg__NUMBEROF_TDS, 0
.set LED_Driver_Gear_DMA_Seg__PRIORITY, 2
.set LED_Driver_Gear_DMA_Seg__TERMIN_EN, 0
.set LED_Driver_Gear_DMA_Seg__TERMIN_SEL, 0
.set LED_Driver_Gear_DMA_Seg__TERMOUT0_EN, 1
.set LED_Driver_Gear_DMA_Seg__TERMOUT0_SEL, 2
.set LED_Driver_Gear_DMA_Seg__TERMOUT1_EN, 0
.set LED_Driver_Gear_DMA_Seg__TERMOUT1_SEL, 0

/* LED_Driver_Gear_Seg_Driver_L */
.set LED_Driver_Gear_Seg_Driver_L_Sync_ctrl_reg__0__MASK, 0x01
.set LED_Driver_Gear_Seg_Driver_L_Sync_ctrl_reg__0__POS, 0
.set LED_Driver_Gear_Seg_Driver_L_Sync_ctrl_reg__1__MASK, 0x02
.set LED_Driver_Gear_Seg_Driver_L_Sync_ctrl_reg__1__POS, 1
.set LED_Driver_Gear_Seg_Driver_L_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG, CYREG_B0_UDB10_11_ACTL
.set LED_Driver_Gear_Seg_Driver_L_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG, CYREG_B0_UDB10_11_CTL
.set LED_Driver_Gear_Seg_Driver_L_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG, CYREG_B0_UDB10_11_CTL
.set LED_Driver_Gear_Seg_Driver_L_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG, CYREG_B0_UDB10_11_CTL
.set LED_Driver_Gear_Seg_Driver_L_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG, CYREG_B0_UDB10_11_CTL
.set LED_Driver_Gear_Seg_Driver_L_Sync_ctrl_reg__16BIT_MASK_MASK_REG, CYREG_B0_UDB10_11_MSK
.set LED_Driver_Gear_Seg_Driver_L_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG, CYREG_B0_UDB10_11_MSK
.set LED_Driver_Gear_Seg_Driver_L_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG, CYREG_B0_UDB10_11_MSK
.set LED_Driver_Gear_Seg_Driver_L_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG, CYREG_B0_UDB10_11_MSK
.set LED_Driver_Gear_Seg_Driver_L_Sync_ctrl_reg__2__MASK, 0x04
.set LED_Driver_Gear_Seg_Driver_L_Sync_ctrl_reg__2__POS, 2
.set LED_Driver_Gear_Seg_Driver_L_Sync_ctrl_reg__3__MASK, 0x08
.set LED_Driver_Gear_Seg_Driver_L_Sync_ctrl_reg__3__POS, 3
.set LED_Driver_Gear_Seg_Driver_L_Sync_ctrl_reg__4__MASK, 0x10
.set LED_Driver_Gear_Seg_Driver_L_Sync_ctrl_reg__4__POS, 4
.set LED_Driver_Gear_Seg_Driver_L_Sync_ctrl_reg__5__MASK, 0x20
.set LED_Driver_Gear_Seg_Driver_L_Sync_ctrl_reg__5__POS, 5
.set LED_Driver_Gear_Seg_Driver_L_Sync_ctrl_reg__6__MASK, 0x40
.set LED_Driver_Gear_Seg_Driver_L_Sync_ctrl_reg__6__POS, 6
.set LED_Driver_Gear_Seg_Driver_L_Sync_ctrl_reg__CONTROL_AUX_CTL_REG, CYREG_B0_UDB10_ACTL
.set LED_Driver_Gear_Seg_Driver_L_Sync_ctrl_reg__CONTROL_REG, CYREG_B0_UDB10_CTL
.set LED_Driver_Gear_Seg_Driver_L_Sync_ctrl_reg__CONTROL_ST_REG, CYREG_B0_UDB10_ST_CTL
.set LED_Driver_Gear_Seg_Driver_L_Sync_ctrl_reg__COUNT_REG, CYREG_B0_UDB10_CTL
.set LED_Driver_Gear_Seg_Driver_L_Sync_ctrl_reg__COUNT_ST_REG, CYREG_B0_UDB10_ST_CTL
.set LED_Driver_Gear_Seg_Driver_L_Sync_ctrl_reg__MASK, 0x7F
.set LED_Driver_Gear_Seg_Driver_L_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG, CYREG_B0_UDB10_MSK_ACTL
.set LED_Driver_Gear_Seg_Driver_L_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG, CYREG_B0_UDB10_MSK_ACTL
.set LED_Driver_Gear_Seg_Driver_L_Sync_ctrl_reg__PERIOD_REG, CYREG_B0_UDB10_MSK

/* LED_Driver_LRBWS_bLED_PWM */
.set LED_Driver_LRBWS_bLED_PWM_CtlReg__0__MASK, 0x01
.set LED_Driver_LRBWS_bLED_PWM_CtlReg__0__POS, 0
.set LED_Driver_LRBWS_bLED_PWM_CtlReg__16BIT_CONTROL_AUX_CTL_REG, CYREG_B0_UDB07_08_ACTL
.set LED_Driver_LRBWS_bLED_PWM_CtlReg__16BIT_CONTROL_CONTROL_REG, CYREG_B0_UDB07_08_CTL
.set LED_Driver_LRBWS_bLED_PWM_CtlReg__16BIT_CONTROL_COUNT_REG, CYREG_B0_UDB07_08_CTL
.set LED_Driver_LRBWS_bLED_PWM_CtlReg__16BIT_COUNT_CONTROL_REG, CYREG_B0_UDB07_08_CTL
.set LED_Driver_LRBWS_bLED_PWM_CtlReg__16BIT_COUNT_COUNT_REG, CYREG_B0_UDB07_08_CTL
.set LED_Driver_LRBWS_bLED_PWM_CtlReg__16BIT_MASK_MASK_REG, CYREG_B0_UDB07_08_MSK
.set LED_Driver_LRBWS_bLED_PWM_CtlReg__16BIT_MASK_PERIOD_REG, CYREG_B0_UDB07_08_MSK
.set LED_Driver_LRBWS_bLED_PWM_CtlReg__16BIT_PERIOD_MASK_REG, CYREG_B0_UDB07_08_MSK
.set LED_Driver_LRBWS_bLED_PWM_CtlReg__16BIT_PERIOD_PERIOD_REG, CYREG_B0_UDB07_08_MSK
.set LED_Driver_LRBWS_bLED_PWM_CtlReg__CONTROL_AUX_CTL_REG, CYREG_B0_UDB07_ACTL
.set LED_Driver_LRBWS_bLED_PWM_CtlReg__CONTROL_REG, CYREG_B0_UDB07_CTL
.set LED_Driver_LRBWS_bLED_PWM_CtlReg__CONTROL_ST_REG, CYREG_B0_UDB07_ST_CTL
.set LED_Driver_LRBWS_bLED_PWM_CtlReg__COUNT_REG, CYREG_B0_UDB07_CTL
.set LED_Driver_LRBWS_bLED_PWM_CtlReg__COUNT_ST_REG, CYREG_B0_UDB07_ST_CTL
.set LED_Driver_LRBWS_bLED_PWM_CtlReg__MASK, 0x01
.set LED_Driver_LRBWS_bLED_PWM_CtlReg__MASK_CTL_AUX_CTL_REG, CYREG_B0_UDB07_MSK_ACTL
.set LED_Driver_LRBWS_bLED_PWM_CtlReg__PER_CTL_AUX_CTL_REG, CYREG_B0_UDB07_MSK_ACTL
.set LED_Driver_LRBWS_bLED_PWM_CtlReg__PERIOD_REG, CYREG_B0_UDB07_MSK
.set LED_Driver_LRBWS_bLED_PWM_PwmDP_u0__16BIT_A0_REG, CYREG_B0_UDB07_08_A0
.set LED_Driver_LRBWS_bLED_PWM_PwmDP_u0__16BIT_A1_REG, CYREG_B0_UDB07_08_A1
.set LED_Driver_LRBWS_bLED_PWM_PwmDP_u0__16BIT_D0_REG, CYREG_B0_UDB07_08_D0
.set LED_Driver_LRBWS_bLED_PWM_PwmDP_u0__16BIT_D1_REG, CYREG_B0_UDB07_08_D1
.set LED_Driver_LRBWS_bLED_PWM_PwmDP_u0__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB07_08_ACTL
.set LED_Driver_LRBWS_bLED_PWM_PwmDP_u0__16BIT_F0_REG, CYREG_B0_UDB07_08_F0
.set LED_Driver_LRBWS_bLED_PWM_PwmDP_u0__16BIT_F1_REG, CYREG_B0_UDB07_08_F1
.set LED_Driver_LRBWS_bLED_PWM_PwmDP_u0__A0_A1_REG, CYREG_B0_UDB07_A0_A1
.set LED_Driver_LRBWS_bLED_PWM_PwmDP_u0__A0_REG, CYREG_B0_UDB07_A0
.set LED_Driver_LRBWS_bLED_PWM_PwmDP_u0__A1_REG, CYREG_B0_UDB07_A1
.set LED_Driver_LRBWS_bLED_PWM_PwmDP_u0__D0_D1_REG, CYREG_B0_UDB07_D0_D1
.set LED_Driver_LRBWS_bLED_PWM_PwmDP_u0__D0_REG, CYREG_B0_UDB07_D0
.set LED_Driver_LRBWS_bLED_PWM_PwmDP_u0__D1_REG, CYREG_B0_UDB07_D1
.set LED_Driver_LRBWS_bLED_PWM_PwmDP_u0__DP_AUX_CTL_REG, CYREG_B0_UDB07_ACTL
.set LED_Driver_LRBWS_bLED_PWM_PwmDP_u0__F0_F1_REG, CYREG_B0_UDB07_F0_F1
.set LED_Driver_LRBWS_bLED_PWM_PwmDP_u0__F0_REG, CYREG_B0_UDB07_F0
.set LED_Driver_LRBWS_bLED_PWM_PwmDP_u0__F1_REG, CYREG_B0_UDB07_F1
.set LED_Driver_LRBWS_bLED_PWM_PwmDP_u0__MSK_DP_AUX_CTL_REG, CYREG_B0_UDB07_MSK_ACTL
.set LED_Driver_LRBWS_bLED_PWM_PwmDP_u0__PER_DP_AUX_CTL_REG, CYREG_B0_UDB07_MSK_ACTL

/* LED_Driver_LRBWS_ClkInternal */
.set LED_Driver_LRBWS_ClkInternal__CFG0, CYREG_CLKDIST_DCFG0_CFG0
.set LED_Driver_LRBWS_ClkInternal__CFG1, CYREG_CLKDIST_DCFG0_CFG1
.set LED_Driver_LRBWS_ClkInternal__CFG2, CYREG_CLKDIST_DCFG0_CFG2
.set LED_Driver_LRBWS_ClkInternal__CFG2_SRC_SEL_MASK, 0x07
.set LED_Driver_LRBWS_ClkInternal__INDEX, 0x00
.set LED_Driver_LRBWS_ClkInternal__PM_ACT_CFG, CYREG_PM_ACT_CFG2
.set LED_Driver_LRBWS_ClkInternal__PM_ACT_MSK, 0x01
.set LED_Driver_LRBWS_ClkInternal__PM_STBY_CFG, CYREG_PM_STBY_CFG2
.set LED_Driver_LRBWS_ClkInternal__PM_STBY_MSK, 0x01

/* LED_Driver_LRBWS_Com_Driver */
.set LED_Driver_LRBWS_Com_Driver_Sync_ctrl_reg__0__MASK, 0x01
.set LED_Driver_LRBWS_Com_Driver_Sync_ctrl_reg__0__POS, 0
.set LED_Driver_LRBWS_Com_Driver_Sync_ctrl_reg__1__MASK, 0x02
.set LED_Driver_LRBWS_Com_Driver_Sync_ctrl_reg__1__POS, 1
.set LED_Driver_LRBWS_Com_Driver_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG, CYREG_B0_UDB06_07_ACTL
.set LED_Driver_LRBWS_Com_Driver_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG, CYREG_B0_UDB06_07_CTL
.set LED_Driver_LRBWS_Com_Driver_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG, CYREG_B0_UDB06_07_CTL
.set LED_Driver_LRBWS_Com_Driver_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG, CYREG_B0_UDB06_07_CTL
.set LED_Driver_LRBWS_Com_Driver_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG, CYREG_B0_UDB06_07_CTL
.set LED_Driver_LRBWS_Com_Driver_Sync_ctrl_reg__16BIT_MASK_MASK_REG, CYREG_B0_UDB06_07_MSK
.set LED_Driver_LRBWS_Com_Driver_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG, CYREG_B0_UDB06_07_MSK
.set LED_Driver_LRBWS_Com_Driver_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG, CYREG_B0_UDB06_07_MSK
.set LED_Driver_LRBWS_Com_Driver_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG, CYREG_B0_UDB06_07_MSK
.set LED_Driver_LRBWS_Com_Driver_Sync_ctrl_reg__2__MASK, 0x04
.set LED_Driver_LRBWS_Com_Driver_Sync_ctrl_reg__2__POS, 2
.set LED_Driver_LRBWS_Com_Driver_Sync_ctrl_reg__3__MASK, 0x08
.set LED_Driver_LRBWS_Com_Driver_Sync_ctrl_reg__3__POS, 3
.set LED_Driver_LRBWS_Com_Driver_Sync_ctrl_reg__4__MASK, 0x10
.set LED_Driver_LRBWS_Com_Driver_Sync_ctrl_reg__4__POS, 4
.set LED_Driver_LRBWS_Com_Driver_Sync_ctrl_reg__CONTROL_AUX_CTL_REG, CYREG_B0_UDB06_ACTL
.set LED_Driver_LRBWS_Com_Driver_Sync_ctrl_reg__CONTROL_REG, CYREG_B0_UDB06_CTL
.set LED_Driver_LRBWS_Com_Driver_Sync_ctrl_reg__CONTROL_ST_REG, CYREG_B0_UDB06_ST_CTL
.set LED_Driver_LRBWS_Com_Driver_Sync_ctrl_reg__COUNT_REG, CYREG_B0_UDB06_CTL
.set LED_Driver_LRBWS_Com_Driver_Sync_ctrl_reg__COUNT_ST_REG, CYREG_B0_UDB06_ST_CTL
.set LED_Driver_LRBWS_Com_Driver_Sync_ctrl_reg__MASK, 0x1F
.set LED_Driver_LRBWS_Com_Driver_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG, CYREG_B0_UDB06_MSK_ACTL
.set LED_Driver_LRBWS_Com_Driver_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG, CYREG_B0_UDB06_MSK_ACTL
.set LED_Driver_LRBWS_Com_Driver_Sync_ctrl_reg__PERIOD_REG, CYREG_B0_UDB06_MSK

/* LED_Driver_LRBWS_DMA_BC */
.set LED_Driver_LRBWS_DMA_BC__DRQ_CTL, CYREG_IDMUX_DRQ_CTL0
.set LED_Driver_LRBWS_DMA_BC__DRQ_NUMBER, 3
.set LED_Driver_LRBWS_DMA_BC__NUMBEROF_TDS, 0
.set LED_Driver_LRBWS_DMA_BC__PRIORITY, 2
.set LED_Driver_LRBWS_DMA_BC__TERMIN_EN, 0
.set LED_Driver_LRBWS_DMA_BC__TERMIN_SEL, 0
.set LED_Driver_LRBWS_DMA_BC__TERMOUT0_EN, 0
.set LED_Driver_LRBWS_DMA_BC__TERMOUT0_SEL, 0
.set LED_Driver_LRBWS_DMA_BC__TERMOUT1_EN, 0
.set LED_Driver_LRBWS_DMA_BC__TERMOUT1_SEL, 0

/* LED_Driver_LRBWS_DMA_Com */
.set LED_Driver_LRBWS_DMA_Com__DRQ_CTL, CYREG_IDMUX_DRQ_CTL1
.set LED_Driver_LRBWS_DMA_Com__DRQ_NUMBER, 4
.set LED_Driver_LRBWS_DMA_Com__NUMBEROF_TDS, 0
.set LED_Driver_LRBWS_DMA_Com__PRIORITY, 2
.set LED_Driver_LRBWS_DMA_Com__TERMIN_EN, 0
.set LED_Driver_LRBWS_DMA_Com__TERMIN_SEL, 0
.set LED_Driver_LRBWS_DMA_Com__TERMOUT0_EN, 0
.set LED_Driver_LRBWS_DMA_Com__TERMOUT0_SEL, 0
.set LED_Driver_LRBWS_DMA_Com__TERMOUT1_EN, 0
.set LED_Driver_LRBWS_DMA_Com__TERMOUT1_SEL, 0

/* LED_Driver_LRBWS_DMA_Seg */
.set LED_Driver_LRBWS_DMA_Seg__DRQ_CTL, CYREG_IDMUX_DRQ_CTL1
.set LED_Driver_LRBWS_DMA_Seg__DRQ_NUMBER, 5
.set LED_Driver_LRBWS_DMA_Seg__NUMBEROF_TDS, 0
.set LED_Driver_LRBWS_DMA_Seg__PRIORITY, 2
.set LED_Driver_LRBWS_DMA_Seg__TERMIN_EN, 0
.set LED_Driver_LRBWS_DMA_Seg__TERMIN_SEL, 0
.set LED_Driver_LRBWS_DMA_Seg__TERMOUT0_EN, 1
.set LED_Driver_LRBWS_DMA_Seg__TERMOUT0_SEL, 5
.set LED_Driver_LRBWS_DMA_Seg__TERMOUT1_EN, 0
.set LED_Driver_LRBWS_DMA_Seg__TERMOUT1_SEL, 0

/* LED_Driver_LRBWS_Seg_Driver_H */
.set LED_Driver_LRBWS_Seg_Driver_H_Sync_ctrl_reg__0__MASK, 0x01
.set LED_Driver_LRBWS_Seg_Driver_H_Sync_ctrl_reg__0__POS, 0
.set LED_Driver_LRBWS_Seg_Driver_H_Sync_ctrl_reg__1__MASK, 0x02
.set LED_Driver_LRBWS_Seg_Driver_H_Sync_ctrl_reg__1__POS, 1
.set LED_Driver_LRBWS_Seg_Driver_H_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG, CYREG_B1_UDB06_07_ACTL
.set LED_Driver_LRBWS_Seg_Driver_H_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG, CYREG_B1_UDB06_07_CTL
.set LED_Driver_LRBWS_Seg_Driver_H_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG, CYREG_B1_UDB06_07_CTL
.set LED_Driver_LRBWS_Seg_Driver_H_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG, CYREG_B1_UDB06_07_CTL
.set LED_Driver_LRBWS_Seg_Driver_H_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG, CYREG_B1_UDB06_07_CTL
.set LED_Driver_LRBWS_Seg_Driver_H_Sync_ctrl_reg__16BIT_MASK_MASK_REG, CYREG_B1_UDB06_07_MSK
.set LED_Driver_LRBWS_Seg_Driver_H_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG, CYREG_B1_UDB06_07_MSK
.set LED_Driver_LRBWS_Seg_Driver_H_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG, CYREG_B1_UDB06_07_MSK
.set LED_Driver_LRBWS_Seg_Driver_H_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG, CYREG_B1_UDB06_07_MSK
.set LED_Driver_LRBWS_Seg_Driver_H_Sync_ctrl_reg__2__MASK, 0x04
.set LED_Driver_LRBWS_Seg_Driver_H_Sync_ctrl_reg__2__POS, 2
.set LED_Driver_LRBWS_Seg_Driver_H_Sync_ctrl_reg__3__MASK, 0x08
.set LED_Driver_LRBWS_Seg_Driver_H_Sync_ctrl_reg__3__POS, 3
.set LED_Driver_LRBWS_Seg_Driver_H_Sync_ctrl_reg__4__MASK, 0x10
.set LED_Driver_LRBWS_Seg_Driver_H_Sync_ctrl_reg__4__POS, 4
.set LED_Driver_LRBWS_Seg_Driver_H_Sync_ctrl_reg__5__MASK, 0x20
.set LED_Driver_LRBWS_Seg_Driver_H_Sync_ctrl_reg__5__POS, 5
.set LED_Driver_LRBWS_Seg_Driver_H_Sync_ctrl_reg__6__MASK, 0x40
.set LED_Driver_LRBWS_Seg_Driver_H_Sync_ctrl_reg__6__POS, 6
.set LED_Driver_LRBWS_Seg_Driver_H_Sync_ctrl_reg__7__MASK, 0x80
.set LED_Driver_LRBWS_Seg_Driver_H_Sync_ctrl_reg__7__POS, 7
.set LED_Driver_LRBWS_Seg_Driver_H_Sync_ctrl_reg__CONTROL_AUX_CTL_REG, CYREG_B1_UDB06_ACTL
.set LED_Driver_LRBWS_Seg_Driver_H_Sync_ctrl_reg__CONTROL_REG, CYREG_B1_UDB06_CTL
.set LED_Driver_LRBWS_Seg_Driver_H_Sync_ctrl_reg__CONTROL_ST_REG, CYREG_B1_UDB06_ST_CTL
.set LED_Driver_LRBWS_Seg_Driver_H_Sync_ctrl_reg__COUNT_REG, CYREG_B1_UDB06_CTL
.set LED_Driver_LRBWS_Seg_Driver_H_Sync_ctrl_reg__COUNT_ST_REG, CYREG_B1_UDB06_ST_CTL
.set LED_Driver_LRBWS_Seg_Driver_H_Sync_ctrl_reg__MASK, 0xFF
.set LED_Driver_LRBWS_Seg_Driver_H_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG, CYREG_B1_UDB06_MSK_ACTL
.set LED_Driver_LRBWS_Seg_Driver_H_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG, CYREG_B1_UDB06_MSK_ACTL
.set LED_Driver_LRBWS_Seg_Driver_H_Sync_ctrl_reg__PERIOD_REG, CYREG_B1_UDB06_MSK

/* LED_Driver_LRBWS_Seg_Driver_L */
.set LED_Driver_LRBWS_Seg_Driver_L_Sync_ctrl_reg__0__MASK, 0x01
.set LED_Driver_LRBWS_Seg_Driver_L_Sync_ctrl_reg__0__POS, 0
.set LED_Driver_LRBWS_Seg_Driver_L_Sync_ctrl_reg__1__MASK, 0x02
.set LED_Driver_LRBWS_Seg_Driver_L_Sync_ctrl_reg__1__POS, 1
.set LED_Driver_LRBWS_Seg_Driver_L_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG, CYREG_B1_UDB07_08_ACTL
.set LED_Driver_LRBWS_Seg_Driver_L_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG, CYREG_B1_UDB07_08_CTL
.set LED_Driver_LRBWS_Seg_Driver_L_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG, CYREG_B1_UDB07_08_CTL
.set LED_Driver_LRBWS_Seg_Driver_L_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG, CYREG_B1_UDB07_08_CTL
.set LED_Driver_LRBWS_Seg_Driver_L_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG, CYREG_B1_UDB07_08_CTL
.set LED_Driver_LRBWS_Seg_Driver_L_Sync_ctrl_reg__16BIT_MASK_MASK_REG, CYREG_B1_UDB07_08_MSK
.set LED_Driver_LRBWS_Seg_Driver_L_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG, CYREG_B1_UDB07_08_MSK
.set LED_Driver_LRBWS_Seg_Driver_L_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG, CYREG_B1_UDB07_08_MSK
.set LED_Driver_LRBWS_Seg_Driver_L_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG, CYREG_B1_UDB07_08_MSK
.set LED_Driver_LRBWS_Seg_Driver_L_Sync_ctrl_reg__2__MASK, 0x04
.set LED_Driver_LRBWS_Seg_Driver_L_Sync_ctrl_reg__2__POS, 2
.set LED_Driver_LRBWS_Seg_Driver_L_Sync_ctrl_reg__3__MASK, 0x08
.set LED_Driver_LRBWS_Seg_Driver_L_Sync_ctrl_reg__3__POS, 3
.set LED_Driver_LRBWS_Seg_Driver_L_Sync_ctrl_reg__4__MASK, 0x10
.set LED_Driver_LRBWS_Seg_Driver_L_Sync_ctrl_reg__4__POS, 4
.set LED_Driver_LRBWS_Seg_Driver_L_Sync_ctrl_reg__5__MASK, 0x20
.set LED_Driver_LRBWS_Seg_Driver_L_Sync_ctrl_reg__5__POS, 5
.set LED_Driver_LRBWS_Seg_Driver_L_Sync_ctrl_reg__6__MASK, 0x40
.set LED_Driver_LRBWS_Seg_Driver_L_Sync_ctrl_reg__6__POS, 6
.set LED_Driver_LRBWS_Seg_Driver_L_Sync_ctrl_reg__7__MASK, 0x80
.set LED_Driver_LRBWS_Seg_Driver_L_Sync_ctrl_reg__7__POS, 7
.set LED_Driver_LRBWS_Seg_Driver_L_Sync_ctrl_reg__CONTROL_AUX_CTL_REG, CYREG_B1_UDB07_ACTL
.set LED_Driver_LRBWS_Seg_Driver_L_Sync_ctrl_reg__CONTROL_REG, CYREG_B1_UDB07_CTL
.set LED_Driver_LRBWS_Seg_Driver_L_Sync_ctrl_reg__CONTROL_ST_REG, CYREG_B1_UDB07_ST_CTL
.set LED_Driver_LRBWS_Seg_Driver_L_Sync_ctrl_reg__COUNT_REG, CYREG_B1_UDB07_CTL
.set LED_Driver_LRBWS_Seg_Driver_L_Sync_ctrl_reg__COUNT_ST_REG, CYREG_B1_UDB07_ST_CTL
.set LED_Driver_LRBWS_Seg_Driver_L_Sync_ctrl_reg__MASK, 0xFF
.set LED_Driver_LRBWS_Seg_Driver_L_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG, CYREG_B1_UDB07_MSK_ACTL
.set LED_Driver_LRBWS_Seg_Driver_L_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG, CYREG_B1_UDB07_MSK_ACTL
.set LED_Driver_LRBWS_Seg_Driver_L_Sync_ctrl_reg__PERIOD_REG, CYREG_B1_UDB07_MSK

/* LED_Driver_LRBWS_Seg_Driver_M */
.set LED_Driver_LRBWS_Seg_Driver_M_Sync_ctrl_reg__0__MASK, 0x01
.set LED_Driver_LRBWS_Seg_Driver_M_Sync_ctrl_reg__0__POS, 0
.set LED_Driver_LRBWS_Seg_Driver_M_Sync_ctrl_reg__1__MASK, 0x02
.set LED_Driver_LRBWS_Seg_Driver_M_Sync_ctrl_reg__1__POS, 1
.set LED_Driver_LRBWS_Seg_Driver_M_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG, CYREG_B1_UDB05_06_ACTL
.set LED_Driver_LRBWS_Seg_Driver_M_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG, CYREG_B1_UDB05_06_CTL
.set LED_Driver_LRBWS_Seg_Driver_M_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG, CYREG_B1_UDB05_06_CTL
.set LED_Driver_LRBWS_Seg_Driver_M_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG, CYREG_B1_UDB05_06_CTL
.set LED_Driver_LRBWS_Seg_Driver_M_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG, CYREG_B1_UDB05_06_CTL
.set LED_Driver_LRBWS_Seg_Driver_M_Sync_ctrl_reg__16BIT_MASK_MASK_REG, CYREG_B1_UDB05_06_MSK
.set LED_Driver_LRBWS_Seg_Driver_M_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG, CYREG_B1_UDB05_06_MSK
.set LED_Driver_LRBWS_Seg_Driver_M_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG, CYREG_B1_UDB05_06_MSK
.set LED_Driver_LRBWS_Seg_Driver_M_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG, CYREG_B1_UDB05_06_MSK
.set LED_Driver_LRBWS_Seg_Driver_M_Sync_ctrl_reg__2__MASK, 0x04
.set LED_Driver_LRBWS_Seg_Driver_M_Sync_ctrl_reg__2__POS, 2
.set LED_Driver_LRBWS_Seg_Driver_M_Sync_ctrl_reg__3__MASK, 0x08
.set LED_Driver_LRBWS_Seg_Driver_M_Sync_ctrl_reg__3__POS, 3
.set LED_Driver_LRBWS_Seg_Driver_M_Sync_ctrl_reg__4__MASK, 0x10
.set LED_Driver_LRBWS_Seg_Driver_M_Sync_ctrl_reg__4__POS, 4
.set LED_Driver_LRBWS_Seg_Driver_M_Sync_ctrl_reg__5__MASK, 0x20
.set LED_Driver_LRBWS_Seg_Driver_M_Sync_ctrl_reg__5__POS, 5
.set LED_Driver_LRBWS_Seg_Driver_M_Sync_ctrl_reg__6__MASK, 0x40
.set LED_Driver_LRBWS_Seg_Driver_M_Sync_ctrl_reg__6__POS, 6
.set LED_Driver_LRBWS_Seg_Driver_M_Sync_ctrl_reg__7__MASK, 0x80
.set LED_Driver_LRBWS_Seg_Driver_M_Sync_ctrl_reg__7__POS, 7
.set LED_Driver_LRBWS_Seg_Driver_M_Sync_ctrl_reg__CONTROL_AUX_CTL_REG, CYREG_B1_UDB05_ACTL
.set LED_Driver_LRBWS_Seg_Driver_M_Sync_ctrl_reg__CONTROL_REG, CYREG_B1_UDB05_CTL
.set LED_Driver_LRBWS_Seg_Driver_M_Sync_ctrl_reg__CONTROL_ST_REG, CYREG_B1_UDB05_ST_CTL
.set LED_Driver_LRBWS_Seg_Driver_M_Sync_ctrl_reg__COUNT_REG, CYREG_B1_UDB05_CTL
.set LED_Driver_LRBWS_Seg_Driver_M_Sync_ctrl_reg__COUNT_ST_REG, CYREG_B1_UDB05_ST_CTL
.set LED_Driver_LRBWS_Seg_Driver_M_Sync_ctrl_reg__MASK, 0xFF
.set LED_Driver_LRBWS_Seg_Driver_M_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG, CYREG_B1_UDB05_MSK_ACTL
.set LED_Driver_LRBWS_Seg_Driver_M_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG, CYREG_B1_UDB05_MSK_ACTL
.set LED_Driver_LRBWS_Seg_Driver_M_Sync_ctrl_reg__PERIOD_REG, CYREG_B1_UDB05_MSK

/* Miscellaneous */
.set BCLK__BUS_CLK__HZ, 48000000
.set BCLK__BUS_CLK__KHZ, 48000
.set BCLK__BUS_CLK__MHZ, 48
.set CYDEV_CHIP_DIE_LEOPARD, 1
.set CYDEV_CHIP_DIE_PANTHER, 19
.set CYDEV_CHIP_DIE_PSOC4A, 11
.set CYDEV_CHIP_DIE_PSOC5LP, 18
.set CYDEV_CHIP_DIE_TMA4, 2
.set CYDEV_CHIP_DIE_UNKNOWN, 0
.set CYDEV_CHIP_FAMILY_PSOC3, 1
.set CYDEV_CHIP_FAMILY_PSOC4, 2
.set CYDEV_CHIP_FAMILY_PSOC5, 3
.set CYDEV_CHIP_FAMILY_UNKNOWN, 0
.set CYDEV_CHIP_FAMILY_USED, CYDEV_CHIP_FAMILY_PSOC5
.set CYDEV_CHIP_JTAG_ID, 0x2E161069
.set CYDEV_CHIP_MEMBER_3A, 1
.set CYDEV_CHIP_MEMBER_4A, 11
.set CYDEV_CHIP_MEMBER_4C, 16
.set CYDEV_CHIP_MEMBER_4D, 7
.set CYDEV_CHIP_MEMBER_4E, 4
.set CYDEV_CHIP_MEMBER_4F, 12
.set CYDEV_CHIP_MEMBER_4G, 2
.set CYDEV_CHIP_MEMBER_4H, 10
.set CYDEV_CHIP_MEMBER_4I, 15
.set CYDEV_CHIP_MEMBER_4J, 8
.set CYDEV_CHIP_MEMBER_4K, 9
.set CYDEV_CHIP_MEMBER_4L, 14
.set CYDEV_CHIP_MEMBER_4M, 13
.set CYDEV_CHIP_MEMBER_4N, 6
.set CYDEV_CHIP_MEMBER_4O, 5
.set CYDEV_CHIP_MEMBER_4U, 3
.set CYDEV_CHIP_MEMBER_5A, 18
.set CYDEV_CHIP_MEMBER_5B, 17
.set CYDEV_CHIP_MEMBER_UNKNOWN, 0
.set CYDEV_CHIP_MEMBER_USED, CYDEV_CHIP_MEMBER_5B
.set CYDEV_CHIP_DIE_EXPECT, CYDEV_CHIP_MEMBER_USED
.set CYDEV_CHIP_DIE_ACTUAL, CYDEV_CHIP_DIE_EXPECT
.set CYDEV_CHIP_REV_LEOPARD_ES1, 0
.set CYDEV_CHIP_REV_LEOPARD_ES2, 1
.set CYDEV_CHIP_REV_LEOPARD_ES3, 3
.set CYDEV_CHIP_REV_LEOPARD_PRODUCTION, 3
.set CYDEV_CHIP_REV_PANTHER_ES0, 0
.set CYDEV_CHIP_REV_PANTHER_ES1, 1
.set CYDEV_CHIP_REV_PANTHER_PRODUCTION, 1
.set CYDEV_CHIP_REV_PSOC4A_ES0, 17
.set CYDEV_CHIP_REV_PSOC4A_PRODUCTION, 17
.set CYDEV_CHIP_REV_PSOC5LP_ES0, 0
.set CYDEV_CHIP_REV_PSOC5LP_PRODUCTION, 0
.set CYDEV_CHIP_REV_TMA4_ES, 17
.set CYDEV_CHIP_REV_TMA4_ES2, 33
.set CYDEV_CHIP_REV_TMA4_PRODUCTION, 17
.set CYDEV_CHIP_REVISION_3A_ES1, 0
.set CYDEV_CHIP_REVISION_3A_ES2, 1
.set CYDEV_CHIP_REVISION_3A_ES3, 3
.set CYDEV_CHIP_REVISION_3A_PRODUCTION, 3
.set CYDEV_CHIP_REVISION_4A_ES0, 17
.set CYDEV_CHIP_REVISION_4A_PRODUCTION, 17
.set CYDEV_CHIP_REVISION_4C_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4D_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4E_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4F_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA, 0
.set CYDEV_CHIP_REVISION_4F_PRODUCTION_256K, 0
.set CYDEV_CHIP_REVISION_4G_ES, 17
.set CYDEV_CHIP_REVISION_4G_ES2, 33
.set CYDEV_CHIP_REVISION_4G_PRODUCTION, 17
.set CYDEV_CHIP_REVISION_4H_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4I_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4J_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4K_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4L_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4M_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4N_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4O_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4U_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_5A_ES0, 0
.set CYDEV_CHIP_REVISION_5A_ES1, 1
.set CYDEV_CHIP_REVISION_5A_PRODUCTION, 1
.set CYDEV_CHIP_REVISION_5B_ES0, 0
.set CYDEV_CHIP_REVISION_5B_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_USED, CYDEV_CHIP_REVISION_5B_PRODUCTION
.set CYDEV_CHIP_REV_EXPECT, CYDEV_CHIP_REVISION_USED
.set CYDEV_CONFIG_FASTBOOT_ENABLED, 1
.set CYDEV_CONFIG_UNUSED_IO_AllowButWarn, 0
.set CYDEV_CONFIG_UNUSED_IO, CYDEV_CONFIG_UNUSED_IO_AllowButWarn
.set CYDEV_CONFIG_UNUSED_IO_AllowWithInfo, 1
.set CYDEV_CONFIG_UNUSED_IO_Disallowed, 2
.set CYDEV_CONFIGURATION_COMPRESSED, 1
.set CYDEV_CONFIGURATION_DMA, 0
.set CYDEV_CONFIGURATION_ECC, 1
.set CYDEV_CONFIGURATION_IMOENABLED, CYDEV_CONFIG_FASTBOOT_ENABLED
.set CYDEV_CONFIGURATION_MODE_COMPRESSED, 0
.set CYDEV_CONFIGURATION_MODE, CYDEV_CONFIGURATION_MODE_COMPRESSED
.set CYDEV_CONFIGURATION_MODE_DMA, 2
.set CYDEV_CONFIGURATION_MODE_UNCOMPRESSED, 1
.set CYDEV_DEBUG_ENABLE_MASK, 0x20
.set CYDEV_DEBUG_ENABLE_REGISTER, CYREG_MLOGIC_DEBUG
.set CYDEV_DEBUGGING_DPS_Disable, 3
.set CYDEV_DEBUGGING_DPS_JTAG_4, 1
.set CYDEV_DEBUGGING_DPS_JTAG_5, 0
.set CYDEV_DEBUGGING_DPS_SWD, 2
.set CYDEV_DEBUGGING_DPS_SWD_SWV, 6
.set CYDEV_DEBUGGING_DPS, CYDEV_DEBUGGING_DPS_SWD_SWV
.set CYDEV_DEBUGGING_ENABLE, 1
.set CYDEV_DEBUGGING_XRES, 0
.set CYDEV_DMA_CHANNELS_AVAILABLE, 24
.set CYDEV_ECC_ENABLE, 0
.set CYDEV_HEAP_SIZE, 0x80
.set CYDEV_INSTRUCT_CACHE_ENABLED, 1
.set CYDEV_INTR_RISING, 0x00000000
.set CYDEV_IS_EXPORTING_CODE, 0
.set CYDEV_IS_IMPORTING_CODE, 0
.set CYDEV_PROJ_TYPE, 0
.set CYDEV_PROJ_TYPE_BOOTLOADER, 1
.set CYDEV_PROJ_TYPE_LAUNCHER, 5
.set CYDEV_PROJ_TYPE_LOADABLE, 2
.set CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER, 4
.set CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER, 3
.set CYDEV_PROJ_TYPE_STANDARD, 0
.set CYDEV_PROTECTION_ENABLE, 0
.set CYDEV_STACK_SIZE, 0x0800
.set CYDEV_USE_BUNDLED_CMSIS, 1
.set CYDEV_VARIABLE_VDDA, 0
.set CYDEV_VDDA_MV, 5000
.set CYDEV_VDDD_MV, 5000
.set CYDEV_VDDIO0_MV, 5000
.set CYDEV_VDDIO1_MV, 5000
.set CYDEV_VDDIO2_MV, 5000
.set CYDEV_VDDIO3_MV, 5000
.set CYDEV_VIO0_MV, 5000
.set CYDEV_VIO1_MV, 5000
.set CYDEV_VIO2_MV, 5000
.set CYDEV_VIO3_MV, 5000
.set CYIPBLOCK_ARM_CM3_VERSION, 0
.set CYIPBLOCK_P3_ANAIF_VERSION, 0
.set CYIPBLOCK_P3_CAN_VERSION, 0
.set CYIPBLOCK_P3_CAPSENSE_VERSION, 0
.set CYIPBLOCK_P3_COMP_VERSION, 0
.set CYIPBLOCK_P3_DECIMATOR_VERSION, 0
.set CYIPBLOCK_P3_DFB_VERSION, 0
.set CYIPBLOCK_P3_DMA_VERSION, 0
.set CYIPBLOCK_P3_DRQ_VERSION, 0
.set CYIPBLOCK_P3_DSM_VERSION, 0
.set CYIPBLOCK_P3_EMIF_VERSION, 0
.set CYIPBLOCK_P3_I2C_VERSION, 0
.set CYIPBLOCK_P3_LCD_VERSION, 0
.set CYIPBLOCK_P3_LPF_VERSION, 0
.set CYIPBLOCK_P3_OPAMP_VERSION, 0
.set CYIPBLOCK_P3_PM_VERSION, 0
.set CYIPBLOCK_P3_SCCT_VERSION, 0
.set CYIPBLOCK_P3_TIMER_VERSION, 0
.set CYIPBLOCK_P3_USB_VERSION, 0
.set CYIPBLOCK_P3_VIDAC_VERSION, 0
.set CYIPBLOCK_P3_VREF_VERSION, 0
.set CYIPBLOCK_S8_GPIO_VERSION, 0
.set CYIPBLOCK_S8_IRQ_VERSION, 0
.set CYIPBLOCK_S8_SAR_VERSION, 0
.set CYIPBLOCK_S8_SIO_VERSION, 0
.set CYIPBLOCK_S8_UDB_VERSION, 0
.set DMA_CHANNELS_USED__MASK0, 0x0000003F
.set CYDEV_BOOTLOADER_ENABLE, 0
.endif
