

================================================================
== Vivado HLS Report for 'Context_layer'
================================================================
* Date:           Thu Aug 31 05:17:39 2023

* Version:        2019.2.1 (Build 2724168 on Thu Dec 05 05:19:09 MST 2019)
* Project:        out.prj
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 9.634 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-------+-------+---------+
    |  Latency (cycles) |  Latency (absolute) |    Interval   | Pipeline|
    |   min   |   max   |    min   |    max   |  min  |  max  |   Type  |
    +---------+---------+----------+----------+-------+-------+---------+
    |    82293|    82293| 0.823 ms | 0.823 ms |  82293|  82293|   none  |
    +---------+---------+----------+----------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                       |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |       Loop Name       |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop 1               |       12|       12|         1|          -|          -|    12|    no    |
        |- Loop 2               |       64|       64|         1|          -|          -|    64|    no    |
        |- Loop 3               |      792|      792|        66|          -|          -|    12|    no    |
        | + Loop 3.1            |       64|       64|         1|          -|          -|    64|    no    |
        |- l_max_Attn_i14       |      600|      600|        50|          -|          -|    12|    no    |
        | + l_j14               |       48|       48|         4|          -|          -|    12|    no    |
        |- l_max_V_h_j15        |     3200|     3200|        50|          -|          -|    64|    no    |
        | + l_i15               |       48|       48|         4|          -|          -|    12|    no    |
        |- l_Attn_to_int_i16    |     3636|     3636|       303|          -|          -|    12|    no    |
        | + l_j16               |      300|      300|        25|          -|          -|    12|    no    |
        |- l_V_h_to_int_j17     |    19392|    19392|       303|          -|          -|    64|    no    |
        | + l_i17               |      300|      300|        25|          -|          -|    12|    no    |
        |- l_gemm_i18           |    29208|    29208|      2434|          -|          -|    12|    no    |
        | + l_j18               |     2432|     2432|        38|          -|          -|    64|    no    |
        |  ++ l_S_k_4_k2        |       36|       36|         3|          -|          -|    12|    no    |
        |- l_outp_to_float_i19  |    25380|    25380|      2115|          -|          -|    12|    no    |
        | + l_j19               |     2112|     2112|        33|          -|          -|    64|    no    |
        +-----------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 109
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 2 3 
3 --> 3 4 
4 --> 5 6 
5 --> 5 4 
6 --> 7 11 
7 --> 8 6 
8 --> 9 
9 --> 10 
10 --> 7 
11 --> 12 16 
12 --> 13 11 
13 --> 14 
14 --> 15 
15 --> 12 
16 --> 17 43 
17 --> 18 
18 --> 19 16 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 40 
40 --> 41 
41 --> 42 
42 --> 18 
43 --> 44 70 
44 --> 45 
45 --> 46 43 
46 --> 47 
47 --> 48 
48 --> 49 
49 --> 50 
50 --> 51 
51 --> 52 
52 --> 53 
53 --> 54 
54 --> 55 
55 --> 56 
56 --> 57 
57 --> 58 
58 --> 59 
59 --> 60 
60 --> 61 
61 --> 62 
62 --> 63 
63 --> 64 
64 --> 65 
65 --> 66 
66 --> 67 
67 --> 68 
68 --> 69 
69 --> 45 
70 --> 71 75 
71 --> 72 70 
72 --> 73 71 
73 --> 74 
74 --> 72 
75 --> 76 
76 --> 77 
77 --> 78 75 
78 --> 79 
79 --> 80 
80 --> 81 
81 --> 82 
82 --> 83 
83 --> 84 
84 --> 85 
85 --> 86 
86 --> 87 
87 --> 88 
88 --> 89 
89 --> 90 
90 --> 91 
91 --> 92 
92 --> 93 
93 --> 94 
94 --> 95 
95 --> 96 
96 --> 97 
97 --> 98 
98 --> 99 
99 --> 100 
100 --> 101 
101 --> 102 
102 --> 103 
103 --> 104 
104 --> 105 
105 --> 106 
106 --> 107 
107 --> 108 
108 --> 109 
109 --> 77 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.76>
ST_1 : Operation 110 [1/1] (0.00ns)   --->   "%max_Attn = alloca [12 x float], align 16" [kernel.cpp:293]   --->   Operation 110 'alloca' 'max_Attn' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_1 : Operation 111 [1/1] (0.00ns)   --->   "%max_V_h = alloca [64 x float], align 16" [kernel.cpp:297]   --->   Operation 111 'alloca' 'max_V_h' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_1 : Operation 112 [1/1] (0.00ns)   --->   "%q_Attn_V = alloca [144 x i12], align 2" [kernel.cpp:301]   --->   Operation 112 'alloca' 'q_Attn_V' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_1 : Operation 113 [1/1] (0.00ns)   --->   "%q_V_h_V = alloca [768 x i12], align 2" [kernel.cpp:302]   --->   Operation 113 'alloca' 'q_V_h_V' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_1 : Operation 114 [1/1] (0.00ns)   --->   "%q_outp2 = alloca [768 x i32], align 4" [kernel.cpp:303]   --->   Operation 114 'alloca' 'q_outp2' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_1 : Operation 115 [1/1] (1.76ns)   --->   "br label %1" [kernel.cpp:294]   --->   Operation 115 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 2.32>
ST_2 : Operation 116 [1/1] (0.00ns)   --->   "%v171_0 = phi i4 [ 0, %0 ], [ %v171, %2 ]"   --->   Operation 116 'phi' 'v171_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 117 [1/1] (1.30ns)   --->   "%icmp_ln294 = icmp eq i4 %v171_0, -4" [kernel.cpp:294]   --->   Operation 117 'icmp' 'icmp_ln294' <Predicate = true> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 118 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 12, i64 12, i64 12)"   --->   Operation 118 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 119 [1/1] (1.73ns)   --->   "%v171 = add i4 %v171_0, 1" [kernel.cpp:294]   --->   Operation 119 'add' 'v171' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 120 [1/1] (0.00ns)   --->   "br i1 %icmp_ln294, label %.preheader81.preheader, label %2" [kernel.cpp:294]   --->   Operation 120 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 121 [1/1] (0.00ns)   --->   "%zext_ln295 = zext i4 %v171_0 to i64" [kernel.cpp:295]   --->   Operation 121 'zext' 'zext_ln295' <Predicate = (!icmp_ln294)> <Delay = 0.00>
ST_2 : Operation 122 [1/1] (0.00ns)   --->   "%max_Attn_addr = getelementptr inbounds [12 x float]* %max_Attn, i64 0, i64 %zext_ln295" [kernel.cpp:295]   --->   Operation 122 'getelementptr' 'max_Attn_addr' <Predicate = (!icmp_ln294)> <Delay = 0.00>
ST_2 : Operation 123 [1/1] (2.32ns)   --->   "store float 0.000000e+00, float* %max_Attn_addr, align 4" [kernel.cpp:295]   --->   Operation 123 'store' <Predicate = (!icmp_ln294)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_2 : Operation 124 [1/1] (0.00ns)   --->   "br label %1" [kernel.cpp:294]   --->   Operation 124 'br' <Predicate = (!icmp_ln294)> <Delay = 0.00>
ST_2 : Operation 125 [1/1] (1.76ns)   --->   "br label %.preheader81" [kernel.cpp:298]   --->   Operation 125 'br' <Predicate = (icmp_ln294)> <Delay = 1.76>

State 3 <SV = 2> <Delay = 3.25>
ST_3 : Operation 126 [1/1] (0.00ns)   --->   "%v173_0 = phi i7 [ %v173, %3 ], [ 0, %.preheader81.preheader ]"   --->   Operation 126 'phi' 'v173_0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 127 [1/1] (1.48ns)   --->   "%icmp_ln298 = icmp eq i7 %v173_0, -64" [kernel.cpp:298]   --->   Operation 127 'icmp' 'icmp_ln298' <Predicate = true> <Delay = 1.48> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 128 [1/1] (0.00ns)   --->   "%empty_450 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 64, i64 64, i64 64)"   --->   Operation 128 'speclooptripcount' 'empty_450' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 129 [1/1] (1.87ns)   --->   "%v173 = add i7 %v173_0, 1" [kernel.cpp:298]   --->   Operation 129 'add' 'v173' <Predicate = true> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 130 [1/1] (0.00ns)   --->   "br i1 %icmp_ln298, label %.preheader80.preheader, label %3" [kernel.cpp:298]   --->   Operation 130 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 131 [1/1] (0.00ns)   --->   "%zext_ln299 = zext i7 %v173_0 to i64" [kernel.cpp:299]   --->   Operation 131 'zext' 'zext_ln299' <Predicate = (!icmp_ln298)> <Delay = 0.00>
ST_3 : Operation 132 [1/1] (0.00ns)   --->   "%max_V_h_addr = getelementptr inbounds [64 x float]* %max_V_h, i64 0, i64 %zext_ln299" [kernel.cpp:299]   --->   Operation 132 'getelementptr' 'max_V_h_addr' <Predicate = (!icmp_ln298)> <Delay = 0.00>
ST_3 : Operation 133 [1/1] (3.25ns)   --->   "store float 0.000000e+00, float* %max_V_h_addr, align 4" [kernel.cpp:299]   --->   Operation 133 'store' <Predicate = (!icmp_ln298)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_3 : Operation 134 [1/1] (0.00ns)   --->   "br label %.preheader81" [kernel.cpp:298]   --->   Operation 134 'br' <Predicate = (!icmp_ln298)> <Delay = 0.00>
ST_3 : Operation 135 [1/1] (1.76ns)   --->   "br label %.preheader80" [kernel.cpp:304]   --->   Operation 135 'br' <Predicate = (icmp_ln298)> <Delay = 1.76>

State 4 <SV = 3> <Delay = 1.76>
ST_4 : Operation 136 [1/1] (0.00ns)   --->   "%v177_0 = phi i4 [ %v177, %.preheader80.loopexit ], [ 0, %.preheader80.preheader ]"   --->   Operation 136 'phi' 'v177_0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 137 [1/1] (1.30ns)   --->   "%icmp_ln304 = icmp eq i4 %v177_0, -4" [kernel.cpp:304]   --->   Operation 137 'icmp' 'icmp_ln304' <Predicate = true> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 138 [1/1] (0.00ns)   --->   "%empty_451 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 12, i64 12, i64 12)"   --->   Operation 138 'speclooptripcount' 'empty_451' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 139 [1/1] (1.73ns)   --->   "%v177 = add i4 %v177_0, 1" [kernel.cpp:304]   --->   Operation 139 'add' 'v177' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 140 [1/1] (0.00ns)   --->   "br i1 %icmp_ln304, label %.preheader78.preheader, label %.preheader79.preheader" [kernel.cpp:304]   --->   Operation 140 'br' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 141 [1/1] (0.00ns)   --->   "%tmp_99 = call i10 @_ssdm_op_BitConcatenate.i10.i4.i6(i4 %v177_0, i6 0)" [kernel.cpp:306]   --->   Operation 141 'bitconcatenate' 'tmp_99' <Predicate = (!icmp_ln304)> <Delay = 0.00>
ST_4 : Operation 142 [1/1] (0.00ns)   --->   "%zext_ln305 = zext i10 %tmp_99 to i11" [kernel.cpp:305]   --->   Operation 142 'zext' 'zext_ln305' <Predicate = (!icmp_ln304)> <Delay = 0.00>
ST_4 : Operation 143 [1/1] (1.76ns)   --->   "br label %.preheader79" [kernel.cpp:305]   --->   Operation 143 'br' <Predicate = (!icmp_ln304)> <Delay = 1.76>
ST_4 : Operation 144 [1/1] (1.76ns)   --->   "br label %.preheader78" [kernel.cpp:309]   --->   Operation 144 'br' <Predicate = (icmp_ln304)> <Delay = 1.76>

State 5 <SV = 4> <Delay = 4.98>
ST_5 : Operation 145 [1/1] (0.00ns)   --->   "%v178_0 = phi i7 [ %v178, %4 ], [ 0, %.preheader79.preheader ]"   --->   Operation 145 'phi' 'v178_0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 146 [1/1] (1.48ns)   --->   "%icmp_ln305 = icmp eq i7 %v178_0, -64" [kernel.cpp:305]   --->   Operation 146 'icmp' 'icmp_ln305' <Predicate = true> <Delay = 1.48> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 147 [1/1] (0.00ns)   --->   "%empty_452 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 64, i64 64, i64 64)"   --->   Operation 147 'speclooptripcount' 'empty_452' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 148 [1/1] (1.87ns)   --->   "%v178 = add i7 %v178_0, 1" [kernel.cpp:305]   --->   Operation 148 'add' 'v178' <Predicate = true> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 149 [1/1] (0.00ns)   --->   "br i1 %icmp_ln305, label %.preheader80.loopexit, label %4" [kernel.cpp:305]   --->   Operation 149 'br' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 150 [1/1] (0.00ns)   --->   "%zext_ln306 = zext i7 %v178_0 to i11" [kernel.cpp:306]   --->   Operation 150 'zext' 'zext_ln306' <Predicate = (!icmp_ln305)> <Delay = 0.00>
ST_5 : Operation 151 [1/1] (1.73ns)   --->   "%add_ln306 = add i11 %zext_ln305, %zext_ln306" [kernel.cpp:306]   --->   Operation 151 'add' 'add_ln306' <Predicate = (!icmp_ln305)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 152 [1/1] (0.00ns)   --->   "%zext_ln306_1 = zext i11 %add_ln306 to i64" [kernel.cpp:306]   --->   Operation 152 'zext' 'zext_ln306_1' <Predicate = (!icmp_ln305)> <Delay = 0.00>
ST_5 : Operation 153 [1/1] (0.00ns)   --->   "%q_outp2_addr = getelementptr [768 x i32]* %q_outp2, i64 0, i64 %zext_ln306_1" [kernel.cpp:306]   --->   Operation 153 'getelementptr' 'q_outp2_addr' <Predicate = (!icmp_ln305)> <Delay = 0.00>
ST_5 : Operation 154 [1/1] (3.25ns)   --->   "store i32 0, i32* %q_outp2_addr, align 4" [kernel.cpp:306]   --->   Operation 154 'store' <Predicate = (!icmp_ln305)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_5 : Operation 155 [1/1] (0.00ns)   --->   "br label %.preheader79" [kernel.cpp:305]   --->   Operation 155 'br' <Predicate = (!icmp_ln305)> <Delay = 0.00>
ST_5 : Operation 156 [1/1] (0.00ns)   --->   "br label %.preheader80"   --->   Operation 156 'br' <Predicate = (icmp_ln305)> <Delay = 0.00>

State 6 <SV = 4> <Delay = 1.91>
ST_6 : Operation 157 [1/1] (0.00ns)   --->   "%i14_0 = phi i4 [ %i14, %l_max_Attn_i14_end ], [ 0, %.preheader78.preheader ]"   --->   Operation 157 'phi' 'i14_0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 158 [1/1] (1.30ns)   --->   "%icmp_ln309 = icmp eq i4 %i14_0, -4" [kernel.cpp:309]   --->   Operation 158 'icmp' 'icmp_ln309' <Predicate = true> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 159 [1/1] (0.00ns)   --->   "%empty_453 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 12, i64 12, i64 12)"   --->   Operation 159 'speclooptripcount' 'empty_453' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 160 [1/1] (1.73ns)   --->   "%i14 = add i4 %i14_0, 1" [kernel.cpp:309]   --->   Operation 160 'add' 'i14' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 161 [1/1] (0.00ns)   --->   "br i1 %icmp_ln309, label %.preheader77.preheader, label %l_max_Attn_i14_begin" [kernel.cpp:309]   --->   Operation 161 'br' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 162 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([15 x i8]* @p_str30) nounwind" [kernel.cpp:309]   --->   Operation 162 'specloopname' <Predicate = (!icmp_ln309)> <Delay = 0.00>
ST_6 : Operation 163 [1/1] (0.00ns)   --->   "%tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([15 x i8]* @p_str30)" [kernel.cpp:309]   --->   Operation 163 'specregionbegin' 'tmp' <Predicate = (!icmp_ln309)> <Delay = 0.00>
ST_6 : Operation 164 [1/1] (0.00ns)   --->   "%zext_ln311 = zext i4 %i14_0 to i64" [kernel.cpp:311]   --->   Operation 164 'zext' 'zext_ln311' <Predicate = (!icmp_ln309)> <Delay = 0.00>
ST_6 : Operation 165 [1/1] (0.00ns)   --->   "%tmp_100 = call i8 @_ssdm_op_BitConcatenate.i8.i4.i4(i4 %i14_0, i4 0)" [kernel.cpp:311]   --->   Operation 165 'bitconcatenate' 'tmp_100' <Predicate = (!icmp_ln309)> <Delay = 0.00>
ST_6 : Operation 166 [1/1] (0.00ns)   --->   "%zext_ln311_1 = zext i8 %tmp_100 to i9" [kernel.cpp:311]   --->   Operation 166 'zext' 'zext_ln311_1' <Predicate = (!icmp_ln309)> <Delay = 0.00>
ST_6 : Operation 167 [1/1] (0.00ns)   --->   "%tmp_101 = call i6 @_ssdm_op_BitConcatenate.i6.i4.i2(i4 %i14_0, i2 0)" [kernel.cpp:311]   --->   Operation 167 'bitconcatenate' 'tmp_101' <Predicate = (!icmp_ln309)> <Delay = 0.00>
ST_6 : Operation 168 [1/1] (0.00ns)   --->   "%zext_ln311_2 = zext i6 %tmp_101 to i9" [kernel.cpp:311]   --->   Operation 168 'zext' 'zext_ln311_2' <Predicate = (!icmp_ln309)> <Delay = 0.00>
ST_6 : Operation 169 [1/1] (1.91ns)   --->   "%sub_ln311 = sub i9 %zext_ln311_1, %zext_ln311_2" [kernel.cpp:311]   --->   Operation 169 'sub' 'sub_ln311' <Predicate = (!icmp_ln309)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 170 [1/1] (0.00ns)   --->   "%max_Attn_addr_1 = getelementptr inbounds [12 x float]* %max_Attn, i64 0, i64 %zext_ln311" [kernel.cpp:322]   --->   Operation 170 'getelementptr' 'max_Attn_addr_1' <Predicate = (!icmp_ln309)> <Delay = 0.00>
ST_6 : Operation 171 [1/1] (1.76ns)   --->   "br label %5" [kernel.cpp:310]   --->   Operation 171 'br' <Predicate = (!icmp_ln309)> <Delay = 1.76>
ST_6 : Operation 172 [1/1] (1.76ns)   --->   "br label %.preheader77" [kernel.cpp:334]   --->   Operation 172 'br' <Predicate = (icmp_ln309)> <Delay = 1.76>

State 7 <SV = 5> <Delay = 5.07>
ST_7 : Operation 173 [1/1] (0.00ns)   --->   "%j14_0 = phi i4 [ 0, %l_max_Attn_i14_begin ], [ %j14, %11 ]"   --->   Operation 173 'phi' 'j14_0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 174 [1/1] (1.30ns)   --->   "%icmp_ln310 = icmp eq i4 %j14_0, -4" [kernel.cpp:310]   --->   Operation 174 'icmp' 'icmp_ln310' <Predicate = true> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 175 [1/1] (0.00ns)   --->   "%empty_454 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 12, i64 12, i64 12)"   --->   Operation 175 'speclooptripcount' 'empty_454' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 176 [1/1] (1.73ns)   --->   "%j14 = add i4 %j14_0, 1" [kernel.cpp:310]   --->   Operation 176 'add' 'j14' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 177 [1/1] (0.00ns)   --->   "br i1 %icmp_ln310, label %l_max_Attn_i14_end, label %6" [kernel.cpp:310]   --->   Operation 177 'br' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 178 [1/1] (0.00ns)   --->   "%zext_ln311_3 = zext i4 %j14_0 to i9" [kernel.cpp:311]   --->   Operation 178 'zext' 'zext_ln311_3' <Predicate = (!icmp_ln310)> <Delay = 0.00>
ST_7 : Operation 179 [1/1] (1.82ns)   --->   "%add_ln311 = add i9 %sub_ln311, %zext_ln311_3" [kernel.cpp:311]   --->   Operation 179 'add' 'add_ln311' <Predicate = (!icmp_ln310)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 180 [1/1] (0.00ns)   --->   "%sext_ln311 = sext i9 %add_ln311 to i64" [kernel.cpp:311]   --->   Operation 180 'sext' 'sext_ln311' <Predicate = (!icmp_ln310)> <Delay = 0.00>
ST_7 : Operation 181 [1/1] (0.00ns)   --->   "%v167_addr = getelementptr [144 x float]* %v167, i64 0, i64 %sext_ln311" [kernel.cpp:311]   --->   Operation 181 'getelementptr' 'v167_addr' <Predicate = (!icmp_ln310)> <Delay = 0.00>
ST_7 : Operation 182 [2/2] (3.25ns)   --->   "%v181 = load float* %v167_addr, align 4" [kernel.cpp:311]   --->   Operation 182 'load' 'v181' <Predicate = (!icmp_ln310)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_7 : Operation 183 [1/1] (0.00ns)   --->   "%empty_455 = call i32 (...)* @_ssdm_op_SpecRegionEnd([15 x i8]* @p_str30, i32 %tmp)" [kernel.cpp:333]   --->   Operation 183 'specregionend' 'empty_455' <Predicate = (icmp_ln310)> <Delay = 0.00>
ST_7 : Operation 184 [1/1] (0.00ns)   --->   "br label %.preheader78" [kernel.cpp:309]   --->   Operation 184 'br' <Predicate = (icmp_ln310)> <Delay = 0.00>

State 8 <SV = 6> <Delay = 8.68>
ST_8 : Operation 185 [1/2] (3.25ns)   --->   "%v181 = load float* %v167_addr, align 4" [kernel.cpp:311]   --->   Operation 185 'load' 'v181' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_8 : Operation 186 [2/2] (5.43ns)   --->   "%tmp_65 = fcmp oge float %v181, 0.000000e+00" [kernel.cpp:312]   --->   Operation 186 'fcmp' 'tmp_65' <Predicate = true> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 187 [2/2] (2.32ns)   --->   "%v183 = load float* %max_Attn_addr_1, align 4" [kernel.cpp:322]   --->   Operation 187 'load' 'v183' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>

State 9 <SV = 7> <Delay = 7.75>
ST_9 : Operation 188 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([6 x i8]* @p_str31) nounwind" [kernel.cpp:310]   --->   Operation 188 'specloopname' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 189 [1/1] (0.00ns)   --->   "%bitcast_ln312 = bitcast float %v181 to i32" [kernel.cpp:312]   --->   Operation 189 'bitcast' 'bitcast_ln312' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 190 [1/1] (0.00ns)   --->   "%tmp_64 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln312, i32 23, i32 30)" [kernel.cpp:312]   --->   Operation 190 'partselect' 'tmp_64' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 191 [1/1] (0.00ns)   --->   "%trunc_ln312 = trunc i32 %bitcast_ln312 to i23" [kernel.cpp:312]   --->   Operation 191 'trunc' 'trunc_ln312' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 192 [1/1] (1.55ns)   --->   "%icmp_ln312 = icmp ne i8 %tmp_64, -1" [kernel.cpp:312]   --->   Operation 192 'icmp' 'icmp_ln312' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 193 [1/1] (2.44ns)   --->   "%icmp_ln312_1 = icmp eq i23 %trunc_ln312, 0" [kernel.cpp:312]   --->   Operation 193 'icmp' 'icmp_ln312_1' <Predicate = true> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 194 [1/1] (0.00ns) (grouped into LUT with out node and_ln312)   --->   "%or_ln312 = or i1 %icmp_ln312_1, %icmp_ln312" [kernel.cpp:312]   --->   Operation 194 'or' 'or_ln312' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 195 [1/2] (5.43ns)   --->   "%tmp_65 = fcmp oge float %v181, 0.000000e+00" [kernel.cpp:312]   --->   Operation 195 'fcmp' 'tmp_65' <Predicate = true> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 196 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln312 = and i1 %or_ln312, %tmp_65" [kernel.cpp:312]   --->   Operation 196 'and' 'and_ln312' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 197 [1/2] (2.32ns)   --->   "%v183 = load float* %max_Attn_addr_1, align 4" [kernel.cpp:322]   --->   Operation 197 'load' 'v183' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_9 : Operation 198 [1/1] (0.00ns)   --->   "br i1 %and_ln312, label %7, label %9" [kernel.cpp:313]   --->   Operation 198 'br' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 199 [1/1] (0.99ns)   --->   "%xor_ln324 = xor i32 %bitcast_ln312, -2147483648" [kernel.cpp:324]   --->   Operation 199 'xor' 'xor_ln324' <Predicate = (!and_ln312)> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 200 [1/1] (0.00ns)   --->   "%v189 = bitcast i32 %xor_ln324 to float" [kernel.cpp:324]   --->   Operation 200 'bitcast' 'v189' <Predicate = (!and_ln312)> <Delay = 0.00>
ST_9 : Operation 201 [1/1] (0.00ns)   --->   "%bitcast_ln325 = bitcast float %v183 to i32" [kernel.cpp:325]   --->   Operation 201 'bitcast' 'bitcast_ln325' <Predicate = (!and_ln312)> <Delay = 0.00>
ST_9 : Operation 202 [1/1] (0.00ns)   --->   "%tmp_68 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln325, i32 23, i32 30)" [kernel.cpp:325]   --->   Operation 202 'partselect' 'tmp_68' <Predicate = (!and_ln312)> <Delay = 0.00>
ST_9 : Operation 203 [1/1] (0.00ns)   --->   "%trunc_ln325 = trunc i32 %bitcast_ln325 to i23" [kernel.cpp:325]   --->   Operation 203 'trunc' 'trunc_ln325' <Predicate = (!and_ln312)> <Delay = 0.00>
ST_9 : Operation 204 [1/1] (0.00ns)   --->   "%tmp_69 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %xor_ln324, i32 23, i32 30)" [kernel.cpp:325]   --->   Operation 204 'partselect' 'tmp_69' <Predicate = (!and_ln312)> <Delay = 0.00>
ST_9 : Operation 205 [1/1] (1.55ns)   --->   "%icmp_ln325 = icmp ne i8 %tmp_68, -1" [kernel.cpp:325]   --->   Operation 205 'icmp' 'icmp_ln325' <Predicate = (!and_ln312)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 206 [1/1] (2.44ns)   --->   "%icmp_ln325_1 = icmp eq i23 %trunc_ln325, 0" [kernel.cpp:325]   --->   Operation 206 'icmp' 'icmp_ln325_1' <Predicate = (!and_ln312)> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 207 [1/1] (1.55ns)   --->   "%icmp_ln325_2 = icmp ne i8 %tmp_69, -1" [kernel.cpp:325]   --->   Operation 207 'icmp' 'icmp_ln325_2' <Predicate = (!and_ln312)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 208 [2/2] (5.43ns)   --->   "%tmp_70 = fcmp olt float %v183, %v189" [kernel.cpp:325]   --->   Operation 208 'fcmp' 'tmp_70' <Predicate = (!and_ln312)> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 209 [1/1] (0.00ns)   --->   "%bitcast_ln316 = bitcast float %v183 to i32" [kernel.cpp:316]   --->   Operation 209 'bitcast' 'bitcast_ln316' <Predicate = (and_ln312)> <Delay = 0.00>
ST_9 : Operation 210 [1/1] (0.00ns)   --->   "%tmp_66 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln316, i32 23, i32 30)" [kernel.cpp:316]   --->   Operation 210 'partselect' 'tmp_66' <Predicate = (and_ln312)> <Delay = 0.00>
ST_9 : Operation 211 [1/1] (0.00ns)   --->   "%trunc_ln316 = trunc i32 %bitcast_ln316 to i23" [kernel.cpp:316]   --->   Operation 211 'trunc' 'trunc_ln316' <Predicate = (and_ln312)> <Delay = 0.00>
ST_9 : Operation 212 [1/1] (1.55ns)   --->   "%icmp_ln316 = icmp ne i8 %tmp_66, -1" [kernel.cpp:316]   --->   Operation 212 'icmp' 'icmp_ln316' <Predicate = (and_ln312)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 213 [1/1] (2.44ns)   --->   "%icmp_ln316_1 = icmp eq i23 %trunc_ln316, 0" [kernel.cpp:316]   --->   Operation 213 'icmp' 'icmp_ln316_1' <Predicate = (and_ln312)> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 214 [2/2] (5.43ns)   --->   "%tmp_67 = fcmp olt float %v183, %v181" [kernel.cpp:316]   --->   Operation 214 'fcmp' 'tmp_67' <Predicate = (and_ln312)> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 8> <Delay = 6.40>
ST_10 : Operation 215 [1/1] (0.00ns) (grouped into LUT with out node v190)   --->   "%or_ln325 = or i1 %icmp_ln325_1, %icmp_ln325" [kernel.cpp:325]   --->   Operation 215 'or' 'or_ln325' <Predicate = (!and_ln312)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 216 [1/1] (0.00ns) (grouped into LUT with out node v190)   --->   "%or_ln325_1 = or i1 %icmp_ln312_1, %icmp_ln325_2" [kernel.cpp:325]   --->   Operation 216 'or' 'or_ln325_1' <Predicate = (!and_ln312)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 217 [1/1] (0.00ns) (grouped into LUT with out node v190)   --->   "%and_ln325 = and i1 %or_ln325, %or_ln325_1" [kernel.cpp:325]   --->   Operation 217 'and' 'and_ln325' <Predicate = (!and_ln312)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 218 [1/2] (5.43ns)   --->   "%tmp_70 = fcmp olt float %v183, %v189" [kernel.cpp:325]   --->   Operation 218 'fcmp' 'tmp_70' <Predicate = (!and_ln312)> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 219 [1/1] (0.97ns) (out node of the LUT)   --->   "%v190 = and i1 %and_ln325, %tmp_70" [kernel.cpp:325]   --->   Operation 219 'and' 'v190' <Predicate = (!and_ln312)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 220 [1/1] (0.00ns)   --->   "br i1 %v190, label %10, label %._crit_edge82" [kernel.cpp:326]   --->   Operation 220 'br' <Predicate = (!and_ln312)> <Delay = 0.00>
ST_10 : Operation 221 [1/1] (2.32ns)   --->   "store float %v189, float* %max_Attn_addr_1, align 4" [kernel.cpp:329]   --->   Operation 221 'store' <Predicate = (!and_ln312 & v190)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_10 : Operation 222 [1/1] (0.00ns)   --->   "br label %._crit_edge82" [kernel.cpp:330]   --->   Operation 222 'br' <Predicate = (!and_ln312 & v190)> <Delay = 0.00>
ST_10 : Operation 223 [1/1] (0.00ns)   --->   "br label %11"   --->   Operation 223 'br' <Predicate = (!and_ln312)> <Delay = 0.00>
ST_10 : Operation 224 [1/1] (0.00ns) (grouped into LUT with out node v185)   --->   "%or_ln316 = or i1 %icmp_ln316_1, %icmp_ln316" [kernel.cpp:316]   --->   Operation 224 'or' 'or_ln316' <Predicate = (and_ln312)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 225 [1/2] (5.43ns)   --->   "%tmp_67 = fcmp olt float %v183, %v181" [kernel.cpp:316]   --->   Operation 225 'fcmp' 'tmp_67' <Predicate = (and_ln312)> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 226 [1/1] (0.97ns) (out node of the LUT)   --->   "%v185 = and i1 %or_ln316, %tmp_67" [kernel.cpp:316]   --->   Operation 226 'and' 'v185' <Predicate = (and_ln312)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 227 [1/1] (0.00ns)   --->   "br i1 %v185, label %8, label %._crit_edge" [kernel.cpp:317]   --->   Operation 227 'br' <Predicate = (and_ln312)> <Delay = 0.00>
ST_10 : Operation 228 [1/1] (2.32ns)   --->   "store float %v181, float* %max_Attn_addr_1, align 4" [kernel.cpp:319]   --->   Operation 228 'store' <Predicate = (and_ln312 & v185)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_10 : Operation 229 [1/1] (0.00ns)   --->   "br label %._crit_edge" [kernel.cpp:320]   --->   Operation 229 'br' <Predicate = (and_ln312 & v185)> <Delay = 0.00>
ST_10 : Operation 230 [1/1] (0.00ns)   --->   "br label %11" [kernel.cpp:321]   --->   Operation 230 'br' <Predicate = (and_ln312)> <Delay = 0.00>
ST_10 : Operation 231 [1/1] (0.00ns)   --->   "br label %5" [kernel.cpp:310]   --->   Operation 231 'br' <Predicate = true> <Delay = 0.00>

State 11 <SV = 5> <Delay = 1.87>
ST_11 : Operation 232 [1/1] (0.00ns)   --->   "%j15_0 = phi i7 [ %j15, %l_max_V_h_j15_end ], [ 0, %.preheader77.preheader ]"   --->   Operation 232 'phi' 'j15_0' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 233 [1/1] (1.48ns)   --->   "%icmp_ln334 = icmp eq i7 %j15_0, -64" [kernel.cpp:334]   --->   Operation 233 'icmp' 'icmp_ln334' <Predicate = true> <Delay = 1.48> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 234 [1/1] (0.00ns)   --->   "%empty_456 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 64, i64 64, i64 64)"   --->   Operation 234 'speclooptripcount' 'empty_456' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 235 [1/1] (1.87ns)   --->   "%j15 = add i7 %j15_0, 1" [kernel.cpp:334]   --->   Operation 235 'add' 'j15' <Predicate = true> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 236 [1/1] (0.00ns)   --->   "br i1 %icmp_ln334, label %.preheader76.preheader, label %l_max_V_h_j15_begin" [kernel.cpp:334]   --->   Operation 236 'br' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 237 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([14 x i8]* @p_str32) nounwind" [kernel.cpp:334]   --->   Operation 237 'specloopname' <Predicate = (!icmp_ln334)> <Delay = 0.00>
ST_11 : Operation 238 [1/1] (0.00ns)   --->   "%tmp_s = call i32 (...)* @_ssdm_op_SpecRegionBegin([14 x i8]* @p_str32)" [kernel.cpp:334]   --->   Operation 238 'specregionbegin' 'tmp_s' <Predicate = (!icmp_ln334)> <Delay = 0.00>
ST_11 : Operation 239 [1/1] (0.00ns)   --->   "%zext_ln336 = zext i7 %j15_0 to i64" [kernel.cpp:336]   --->   Operation 239 'zext' 'zext_ln336' <Predicate = (!icmp_ln334)> <Delay = 0.00>
ST_11 : Operation 240 [1/1] (0.00ns)   --->   "%zext_ln347 = zext i7 %j15_0 to i11" [kernel.cpp:347]   --->   Operation 240 'zext' 'zext_ln347' <Predicate = (!icmp_ln334)> <Delay = 0.00>
ST_11 : Operation 241 [1/1] (0.00ns)   --->   "%max_V_h_addr_1 = getelementptr inbounds [64 x float]* %max_V_h, i64 0, i64 %zext_ln336" [kernel.cpp:347]   --->   Operation 241 'getelementptr' 'max_V_h_addr_1' <Predicate = (!icmp_ln334)> <Delay = 0.00>
ST_11 : Operation 242 [1/1] (1.76ns)   --->   "br label %12" [kernel.cpp:335]   --->   Operation 242 'br' <Predicate = (!icmp_ln334)> <Delay = 1.76>
ST_11 : Operation 243 [1/1] (1.76ns)   --->   "br label %.preheader76" [kernel.cpp:359]   --->   Operation 243 'br' <Predicate = (icmp_ln334)> <Delay = 1.76>

State 12 <SV = 6> <Delay = 4.98>
ST_12 : Operation 244 [1/1] (0.00ns)   --->   "%i15_0 = phi i4 [ 0, %l_max_V_h_j15_begin ], [ %i15, %18 ]"   --->   Operation 244 'phi' 'i15_0' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 245 [1/1] (1.30ns)   --->   "%icmp_ln335 = icmp eq i4 %i15_0, -4" [kernel.cpp:335]   --->   Operation 245 'icmp' 'icmp_ln335' <Predicate = true> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 246 [1/1] (0.00ns)   --->   "%empty_457 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 12, i64 12, i64 12)"   --->   Operation 246 'speclooptripcount' 'empty_457' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 247 [1/1] (1.73ns)   --->   "%i15 = add i4 %i15_0, 1" [kernel.cpp:335]   --->   Operation 247 'add' 'i15' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 248 [1/1] (0.00ns)   --->   "br i1 %icmp_ln335, label %l_max_V_h_j15_end, label %13" [kernel.cpp:335]   --->   Operation 248 'br' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 249 [1/1] (0.00ns)   --->   "%tmp_104 = call i10 @_ssdm_op_BitConcatenate.i10.i4.i6(i4 %i15_0, i6 0)" [kernel.cpp:336]   --->   Operation 249 'bitconcatenate' 'tmp_104' <Predicate = (!icmp_ln335)> <Delay = 0.00>
ST_12 : Operation 250 [1/1] (0.00ns)   --->   "%zext_ln336_1 = zext i10 %tmp_104 to i11" [kernel.cpp:336]   --->   Operation 250 'zext' 'zext_ln336_1' <Predicate = (!icmp_ln335)> <Delay = 0.00>
ST_12 : Operation 251 [1/1] (1.73ns)   --->   "%add_ln336 = add i11 %zext_ln336_1, %zext_ln347" [kernel.cpp:336]   --->   Operation 251 'add' 'add_ln336' <Predicate = (!icmp_ln335)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 252 [1/1] (0.00ns)   --->   "%zext_ln336_2 = zext i11 %add_ln336 to i64" [kernel.cpp:336]   --->   Operation 252 'zext' 'zext_ln336_2' <Predicate = (!icmp_ln335)> <Delay = 0.00>
ST_12 : Operation 253 [1/1] (0.00ns)   --->   "%v168_addr = getelementptr [768 x float]* %v168, i64 0, i64 %zext_ln336_2" [kernel.cpp:336]   --->   Operation 253 'getelementptr' 'v168_addr' <Predicate = (!icmp_ln335)> <Delay = 0.00>
ST_12 : Operation 254 [2/2] (3.25ns)   --->   "%v195 = load float* %v168_addr, align 4" [kernel.cpp:336]   --->   Operation 254 'load' 'v195' <Predicate = (!icmp_ln335)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_12 : Operation 255 [1/1] (0.00ns)   --->   "%empty_458 = call i32 (...)* @_ssdm_op_SpecRegionEnd([14 x i8]* @p_str32, i32 %tmp_s)" [kernel.cpp:358]   --->   Operation 255 'specregionend' 'empty_458' <Predicate = (icmp_ln335)> <Delay = 0.00>
ST_12 : Operation 256 [1/1] (0.00ns)   --->   "br label %.preheader77" [kernel.cpp:334]   --->   Operation 256 'br' <Predicate = (icmp_ln335)> <Delay = 0.00>

State 13 <SV = 7> <Delay = 8.68>
ST_13 : Operation 257 [1/2] (3.25ns)   --->   "%v195 = load float* %v168_addr, align 4" [kernel.cpp:336]   --->   Operation 257 'load' 'v195' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_13 : Operation 258 [2/2] (5.43ns)   --->   "%tmp_72 = fcmp oge float %v195, 0.000000e+00" [kernel.cpp:337]   --->   Operation 258 'fcmp' 'tmp_72' <Predicate = true> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 259 [2/2] (3.25ns)   --->   "%v197 = load float* %max_V_h_addr_1, align 4" [kernel.cpp:347]   --->   Operation 259 'load' 'v197' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>

State 14 <SV = 8> <Delay = 8.68>
ST_14 : Operation 260 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([6 x i8]* @p_str33) nounwind" [kernel.cpp:335]   --->   Operation 260 'specloopname' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 261 [1/1] (0.00ns)   --->   "%bitcast_ln337 = bitcast float %v195 to i32" [kernel.cpp:337]   --->   Operation 261 'bitcast' 'bitcast_ln337' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 262 [1/1] (0.00ns)   --->   "%tmp_71 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln337, i32 23, i32 30)" [kernel.cpp:337]   --->   Operation 262 'partselect' 'tmp_71' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 263 [1/1] (0.00ns)   --->   "%trunc_ln337 = trunc i32 %bitcast_ln337 to i23" [kernel.cpp:337]   --->   Operation 263 'trunc' 'trunc_ln337' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 264 [1/1] (1.55ns)   --->   "%icmp_ln337 = icmp ne i8 %tmp_71, -1" [kernel.cpp:337]   --->   Operation 264 'icmp' 'icmp_ln337' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 265 [1/1] (2.44ns)   --->   "%icmp_ln337_1 = icmp eq i23 %trunc_ln337, 0" [kernel.cpp:337]   --->   Operation 265 'icmp' 'icmp_ln337_1' <Predicate = true> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 266 [1/1] (0.00ns) (grouped into LUT with out node and_ln337)   --->   "%or_ln337 = or i1 %icmp_ln337_1, %icmp_ln337" [kernel.cpp:337]   --->   Operation 266 'or' 'or_ln337' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 267 [1/2] (5.43ns)   --->   "%tmp_72 = fcmp oge float %v195, 0.000000e+00" [kernel.cpp:337]   --->   Operation 267 'fcmp' 'tmp_72' <Predicate = true> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 268 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln337 = and i1 %or_ln337, %tmp_72" [kernel.cpp:337]   --->   Operation 268 'and' 'and_ln337' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 269 [1/2] (3.25ns)   --->   "%v197 = load float* %max_V_h_addr_1, align 4" [kernel.cpp:347]   --->   Operation 269 'load' 'v197' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_14 : Operation 270 [1/1] (0.00ns)   --->   "br i1 %and_ln337, label %14, label %16" [kernel.cpp:338]   --->   Operation 270 'br' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 271 [1/1] (0.99ns)   --->   "%xor_ln349 = xor i32 %bitcast_ln337, -2147483648" [kernel.cpp:349]   --->   Operation 271 'xor' 'xor_ln349' <Predicate = (!and_ln337)> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 272 [1/1] (0.00ns)   --->   "%v203 = bitcast i32 %xor_ln349 to float" [kernel.cpp:349]   --->   Operation 272 'bitcast' 'v203' <Predicate = (!and_ln337)> <Delay = 0.00>
ST_14 : Operation 273 [1/1] (0.00ns)   --->   "%bitcast_ln350 = bitcast float %v197 to i32" [kernel.cpp:350]   --->   Operation 273 'bitcast' 'bitcast_ln350' <Predicate = (!and_ln337)> <Delay = 0.00>
ST_14 : Operation 274 [1/1] (0.00ns)   --->   "%tmp_75 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln350, i32 23, i32 30)" [kernel.cpp:350]   --->   Operation 274 'partselect' 'tmp_75' <Predicate = (!and_ln337)> <Delay = 0.00>
ST_14 : Operation 275 [1/1] (0.00ns)   --->   "%trunc_ln350 = trunc i32 %bitcast_ln350 to i23" [kernel.cpp:350]   --->   Operation 275 'trunc' 'trunc_ln350' <Predicate = (!and_ln337)> <Delay = 0.00>
ST_14 : Operation 276 [1/1] (0.00ns)   --->   "%tmp_76 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %xor_ln349, i32 23, i32 30)" [kernel.cpp:350]   --->   Operation 276 'partselect' 'tmp_76' <Predicate = (!and_ln337)> <Delay = 0.00>
ST_14 : Operation 277 [1/1] (1.55ns)   --->   "%icmp_ln350 = icmp ne i8 %tmp_75, -1" [kernel.cpp:350]   --->   Operation 277 'icmp' 'icmp_ln350' <Predicate = (!and_ln337)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 278 [1/1] (2.44ns)   --->   "%icmp_ln350_1 = icmp eq i23 %trunc_ln350, 0" [kernel.cpp:350]   --->   Operation 278 'icmp' 'icmp_ln350_1' <Predicate = (!and_ln337)> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 279 [1/1] (1.55ns)   --->   "%icmp_ln350_2 = icmp ne i8 %tmp_76, -1" [kernel.cpp:350]   --->   Operation 279 'icmp' 'icmp_ln350_2' <Predicate = (!and_ln337)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 280 [2/2] (5.43ns)   --->   "%tmp_77 = fcmp olt float %v197, %v203" [kernel.cpp:350]   --->   Operation 280 'fcmp' 'tmp_77' <Predicate = (!and_ln337)> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 281 [1/1] (0.00ns)   --->   "%bitcast_ln341 = bitcast float %v197 to i32" [kernel.cpp:341]   --->   Operation 281 'bitcast' 'bitcast_ln341' <Predicate = (and_ln337)> <Delay = 0.00>
ST_14 : Operation 282 [1/1] (0.00ns)   --->   "%tmp_73 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln341, i32 23, i32 30)" [kernel.cpp:341]   --->   Operation 282 'partselect' 'tmp_73' <Predicate = (and_ln337)> <Delay = 0.00>
ST_14 : Operation 283 [1/1] (0.00ns)   --->   "%trunc_ln341 = trunc i32 %bitcast_ln341 to i23" [kernel.cpp:341]   --->   Operation 283 'trunc' 'trunc_ln341' <Predicate = (and_ln337)> <Delay = 0.00>
ST_14 : Operation 284 [1/1] (1.55ns)   --->   "%icmp_ln341 = icmp ne i8 %tmp_73, -1" [kernel.cpp:341]   --->   Operation 284 'icmp' 'icmp_ln341' <Predicate = (and_ln337)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 285 [1/1] (2.44ns)   --->   "%icmp_ln341_1 = icmp eq i23 %trunc_ln341, 0" [kernel.cpp:341]   --->   Operation 285 'icmp' 'icmp_ln341_1' <Predicate = (and_ln337)> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 286 [2/2] (5.43ns)   --->   "%tmp_74 = fcmp olt float %v197, %v195" [kernel.cpp:341]   --->   Operation 286 'fcmp' 'tmp_74' <Predicate = (and_ln337)> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 9> <Delay = 6.40>
ST_15 : Operation 287 [1/1] (0.00ns) (grouped into LUT with out node v204)   --->   "%or_ln350 = or i1 %icmp_ln350_1, %icmp_ln350" [kernel.cpp:350]   --->   Operation 287 'or' 'or_ln350' <Predicate = (!and_ln337)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 288 [1/1] (0.00ns) (grouped into LUT with out node v204)   --->   "%or_ln350_1 = or i1 %icmp_ln337_1, %icmp_ln350_2" [kernel.cpp:350]   --->   Operation 288 'or' 'or_ln350_1' <Predicate = (!and_ln337)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 289 [1/1] (0.00ns) (grouped into LUT with out node v204)   --->   "%and_ln350 = and i1 %or_ln350, %or_ln350_1" [kernel.cpp:350]   --->   Operation 289 'and' 'and_ln350' <Predicate = (!and_ln337)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 290 [1/2] (5.43ns)   --->   "%tmp_77 = fcmp olt float %v197, %v203" [kernel.cpp:350]   --->   Operation 290 'fcmp' 'tmp_77' <Predicate = (!and_ln337)> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 291 [1/1] (0.97ns) (out node of the LUT)   --->   "%v204 = and i1 %and_ln350, %tmp_77" [kernel.cpp:350]   --->   Operation 291 'and' 'v204' <Predicate = (!and_ln337)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 292 [1/1] (0.00ns)   --->   "br i1 %v204, label %17, label %._crit_edge84" [kernel.cpp:351]   --->   Operation 292 'br' <Predicate = (!and_ln337)> <Delay = 0.00>
ST_15 : Operation 293 [1/1] (3.25ns)   --->   "store float %v203, float* %max_V_h_addr_1, align 4" [kernel.cpp:354]   --->   Operation 293 'store' <Predicate = (!and_ln337 & v204)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_15 : Operation 294 [1/1] (0.00ns)   --->   "br label %._crit_edge84" [kernel.cpp:355]   --->   Operation 294 'br' <Predicate = (!and_ln337 & v204)> <Delay = 0.00>
ST_15 : Operation 295 [1/1] (0.00ns)   --->   "br label %18"   --->   Operation 295 'br' <Predicate = (!and_ln337)> <Delay = 0.00>
ST_15 : Operation 296 [1/1] (0.00ns) (grouped into LUT with out node v199)   --->   "%or_ln341 = or i1 %icmp_ln341_1, %icmp_ln341" [kernel.cpp:341]   --->   Operation 296 'or' 'or_ln341' <Predicate = (and_ln337)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 297 [1/2] (5.43ns)   --->   "%tmp_74 = fcmp olt float %v197, %v195" [kernel.cpp:341]   --->   Operation 297 'fcmp' 'tmp_74' <Predicate = (and_ln337)> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 298 [1/1] (0.97ns) (out node of the LUT)   --->   "%v199 = and i1 %or_ln341, %tmp_74" [kernel.cpp:341]   --->   Operation 298 'and' 'v199' <Predicate = (and_ln337)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 299 [1/1] (0.00ns)   --->   "br i1 %v199, label %15, label %._crit_edge83" [kernel.cpp:342]   --->   Operation 299 'br' <Predicate = (and_ln337)> <Delay = 0.00>
ST_15 : Operation 300 [1/1] (3.25ns)   --->   "store float %v195, float* %max_V_h_addr_1, align 4" [kernel.cpp:344]   --->   Operation 300 'store' <Predicate = (and_ln337 & v199)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_15 : Operation 301 [1/1] (0.00ns)   --->   "br label %._crit_edge83" [kernel.cpp:345]   --->   Operation 301 'br' <Predicate = (and_ln337 & v199)> <Delay = 0.00>
ST_15 : Operation 302 [1/1] (0.00ns)   --->   "br label %18" [kernel.cpp:346]   --->   Operation 302 'br' <Predicate = (and_ln337)> <Delay = 0.00>
ST_15 : Operation 303 [1/1] (0.00ns)   --->   "br label %12" [kernel.cpp:335]   --->   Operation 303 'br' <Predicate = true> <Delay = 0.00>

State 16 <SV = 6> <Delay = 2.32>
ST_16 : Operation 304 [1/1] (0.00ns)   --->   "%i16_0 = phi i4 [ %i16, %l_Attn_to_int_i16_end ], [ 0, %.preheader76.preheader ]"   --->   Operation 304 'phi' 'i16_0' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 305 [1/1] (1.30ns)   --->   "%icmp_ln359 = icmp eq i4 %i16_0, -4" [kernel.cpp:359]   --->   Operation 305 'icmp' 'icmp_ln359' <Predicate = true> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 306 [1/1] (0.00ns)   --->   "%empty_459 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 12, i64 12, i64 12)"   --->   Operation 306 'speclooptripcount' 'empty_459' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 307 [1/1] (1.73ns)   --->   "%i16 = add i4 %i16_0, 1" [kernel.cpp:359]   --->   Operation 307 'add' 'i16' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 308 [1/1] (0.00ns)   --->   "br i1 %icmp_ln359, label %.preheader75.preheader, label %l_Attn_to_int_i16_begin" [kernel.cpp:359]   --->   Operation 308 'br' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 309 [1/1] (0.00ns)   --->   "%zext_ln361 = zext i4 %i16_0 to i64" [kernel.cpp:361]   --->   Operation 309 'zext' 'zext_ln361' <Predicate = (!icmp_ln359)> <Delay = 0.00>
ST_16 : Operation 310 [1/1] (0.00ns)   --->   "%max_Attn_addr_2 = getelementptr inbounds [12 x float]* %max_Attn, i64 0, i64 %zext_ln361" [kernel.cpp:363]   --->   Operation 310 'getelementptr' 'max_Attn_addr_2' <Predicate = (!icmp_ln359)> <Delay = 0.00>
ST_16 : Operation 311 [2/2] (2.32ns)   --->   "%v211 = load float* %max_Attn_addr_2, align 4" [kernel.cpp:363]   --->   Operation 311 'load' 'v211' <Predicate = (!icmp_ln359)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_16 : Operation 312 [1/1] (1.76ns)   --->   "br label %.preheader75" [kernel.cpp:369]   --->   Operation 312 'br' <Predicate = (icmp_ln359)> <Delay = 1.76>

State 17 <SV = 7> <Delay = 2.32>
ST_17 : Operation 313 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([18 x i8]* @p_str34) nounwind" [kernel.cpp:359]   --->   Operation 313 'specloopname' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 314 [1/1] (0.00ns)   --->   "%tmp_27 = call i32 (...)* @_ssdm_op_SpecRegionBegin([18 x i8]* @p_str34)" [kernel.cpp:359]   --->   Operation 314 'specregionbegin' 'tmp_27' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 315 [1/1] (0.00ns)   --->   "%tmp_102 = call i8 @_ssdm_op_BitConcatenate.i8.i4.i4(i4 %i16_0, i4 0)" [kernel.cpp:361]   --->   Operation 315 'bitconcatenate' 'tmp_102' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 316 [1/1] (0.00ns)   --->   "%zext_ln361_1 = zext i8 %tmp_102 to i9" [kernel.cpp:361]   --->   Operation 316 'zext' 'zext_ln361_1' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 317 [1/1] (0.00ns)   --->   "%tmp_103 = call i6 @_ssdm_op_BitConcatenate.i6.i4.i2(i4 %i16_0, i2 0)" [kernel.cpp:361]   --->   Operation 317 'bitconcatenate' 'tmp_103' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 318 [1/1] (0.00ns)   --->   "%zext_ln361_2 = zext i6 %tmp_103 to i9" [kernel.cpp:361]   --->   Operation 318 'zext' 'zext_ln361_2' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 319 [1/1] (1.91ns)   --->   "%sub_ln361 = sub i9 %zext_ln361_1, %zext_ln361_2" [kernel.cpp:361]   --->   Operation 319 'sub' 'sub_ln361' <Predicate = true> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 320 [1/2] (2.32ns)   --->   "%v211 = load float* %max_Attn_addr_2, align 4" [kernel.cpp:363]   --->   Operation 320 'load' 'v211' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_17 : Operation 321 [1/1] (1.76ns)   --->   "br label %19" [kernel.cpp:360]   --->   Operation 321 'br' <Predicate = true> <Delay = 1.76>

State 18 <SV = 8> <Delay = 5.07>
ST_18 : Operation 322 [1/1] (0.00ns)   --->   "%j16_0 = phi i4 [ 0, %l_Attn_to_int_i16_begin ], [ %j16, %_ifconv ]"   --->   Operation 322 'phi' 'j16_0' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 323 [1/1] (1.30ns)   --->   "%icmp_ln360 = icmp eq i4 %j16_0, -4" [kernel.cpp:360]   --->   Operation 323 'icmp' 'icmp_ln360' <Predicate = true> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 324 [1/1] (0.00ns)   --->   "%empty_460 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 12, i64 12, i64 12)"   --->   Operation 324 'speclooptripcount' 'empty_460' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 325 [1/1] (1.73ns)   --->   "%j16 = add i4 %j16_0, 1" [kernel.cpp:360]   --->   Operation 325 'add' 'j16' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 326 [1/1] (0.00ns)   --->   "br i1 %icmp_ln360, label %l_Attn_to_int_i16_end, label %_ifconv" [kernel.cpp:360]   --->   Operation 326 'br' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 327 [1/1] (0.00ns)   --->   "%zext_ln361_3 = zext i4 %j16_0 to i9" [kernel.cpp:361]   --->   Operation 327 'zext' 'zext_ln361_3' <Predicate = (!icmp_ln360)> <Delay = 0.00>
ST_18 : Operation 328 [1/1] (1.82ns)   --->   "%add_ln361 = add i9 %sub_ln361, %zext_ln361_3" [kernel.cpp:361]   --->   Operation 328 'add' 'add_ln361' <Predicate = (!icmp_ln360)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 329 [1/1] (0.00ns)   --->   "%sext_ln361 = sext i9 %add_ln361 to i64" [kernel.cpp:361]   --->   Operation 329 'sext' 'sext_ln361' <Predicate = (!icmp_ln360)> <Delay = 0.00>
ST_18 : Operation 330 [1/1] (0.00ns)   --->   "%v167_addr_1 = getelementptr [144 x float]* %v167, i64 0, i64 %sext_ln361" [kernel.cpp:361]   --->   Operation 330 'getelementptr' 'v167_addr_1' <Predicate = (!icmp_ln360)> <Delay = 0.00>
ST_18 : Operation 331 [2/2] (3.25ns)   --->   "%v209 = load float* %v167_addr_1, align 4" [kernel.cpp:362]   --->   Operation 331 'load' 'v209' <Predicate = (!icmp_ln360)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_18 : Operation 332 [1/1] (0.00ns)   --->   "%empty_461 = call i32 (...)* @_ssdm_op_SpecRegionEnd([18 x i8]* @p_str34, i32 %tmp_27)" [kernel.cpp:368]   --->   Operation 332 'specregionend' 'empty_461' <Predicate = (icmp_ln360)> <Delay = 0.00>
ST_18 : Operation 333 [1/1] (0.00ns)   --->   "br label %.preheader76" [kernel.cpp:359]   --->   Operation 333 'br' <Predicate = (icmp_ln360)> <Delay = 0.00>

State 19 <SV = 9> <Delay = 3.25>
ST_19 : Operation 334 [1/2] (3.25ns)   --->   "%v209 = load float* %v167_addr_1, align 4" [kernel.cpp:362]   --->   Operation 334 'load' 'v209' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>

State 20 <SV = 10> <Delay = 5.70>
ST_20 : Operation 335 [4/4] (5.70ns)   --->   "%v210 = fmul float %v209, 2.047000e+03" [kernel.cpp:362]   --->   Operation 335 'fmul' 'v210' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 11> <Delay = 5.70>
ST_21 : Operation 336 [3/4] (5.70ns)   --->   "%v210 = fmul float %v209, 2.047000e+03" [kernel.cpp:362]   --->   Operation 336 'fmul' 'v210' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 12> <Delay = 5.70>
ST_22 : Operation 337 [2/4] (5.70ns)   --->   "%v210 = fmul float %v209, 2.047000e+03" [kernel.cpp:362]   --->   Operation 337 'fmul' 'v210' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 23 <SV = 13> <Delay = 5.70>
ST_23 : Operation 338 [1/4] (5.70ns)   --->   "%v210 = fmul float %v209, 2.047000e+03" [kernel.cpp:362]   --->   Operation 338 'fmul' 'v210' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 24 <SV = 14> <Delay = 6.07>
ST_24 : Operation 339 [16/16] (6.07ns)   --->   "%v212 = fdiv float %v210, %v211" [kernel.cpp:364]   --->   Operation 339 'fdiv' 'v212' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 25 <SV = 15> <Delay = 6.07>
ST_25 : Operation 340 [15/16] (6.07ns)   --->   "%v212 = fdiv float %v210, %v211" [kernel.cpp:364]   --->   Operation 340 'fdiv' 'v212' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 26 <SV = 16> <Delay = 6.07>
ST_26 : Operation 341 [14/16] (6.07ns)   --->   "%v212 = fdiv float %v210, %v211" [kernel.cpp:364]   --->   Operation 341 'fdiv' 'v212' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 27 <SV = 17> <Delay = 6.07>
ST_27 : Operation 342 [13/16] (6.07ns)   --->   "%v212 = fdiv float %v210, %v211" [kernel.cpp:364]   --->   Operation 342 'fdiv' 'v212' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 28 <SV = 18> <Delay = 6.07>
ST_28 : Operation 343 [12/16] (6.07ns)   --->   "%v212 = fdiv float %v210, %v211" [kernel.cpp:364]   --->   Operation 343 'fdiv' 'v212' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 29 <SV = 19> <Delay = 6.07>
ST_29 : Operation 344 [11/16] (6.07ns)   --->   "%v212 = fdiv float %v210, %v211" [kernel.cpp:364]   --->   Operation 344 'fdiv' 'v212' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 30 <SV = 20> <Delay = 6.07>
ST_30 : Operation 345 [10/16] (6.07ns)   --->   "%v212 = fdiv float %v210, %v211" [kernel.cpp:364]   --->   Operation 345 'fdiv' 'v212' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 31 <SV = 21> <Delay = 6.07>
ST_31 : Operation 346 [9/16] (6.07ns)   --->   "%v212 = fdiv float %v210, %v211" [kernel.cpp:364]   --->   Operation 346 'fdiv' 'v212' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 32 <SV = 22> <Delay = 6.07>
ST_32 : Operation 347 [8/16] (6.07ns)   --->   "%v212 = fdiv float %v210, %v211" [kernel.cpp:364]   --->   Operation 347 'fdiv' 'v212' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 33 <SV = 23> <Delay = 6.07>
ST_33 : Operation 348 [7/16] (6.07ns)   --->   "%v212 = fdiv float %v210, %v211" [kernel.cpp:364]   --->   Operation 348 'fdiv' 'v212' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 34 <SV = 24> <Delay = 6.07>
ST_34 : Operation 349 [6/16] (6.07ns)   --->   "%v212 = fdiv float %v210, %v211" [kernel.cpp:364]   --->   Operation 349 'fdiv' 'v212' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 35 <SV = 25> <Delay = 6.07>
ST_35 : Operation 350 [5/16] (6.07ns)   --->   "%v212 = fdiv float %v210, %v211" [kernel.cpp:364]   --->   Operation 350 'fdiv' 'v212' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 36 <SV = 26> <Delay = 6.07>
ST_36 : Operation 351 [4/16] (6.07ns)   --->   "%v212 = fdiv float %v210, %v211" [kernel.cpp:364]   --->   Operation 351 'fdiv' 'v212' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 37 <SV = 27> <Delay = 6.07>
ST_37 : Operation 352 [3/16] (6.07ns)   --->   "%v212 = fdiv float %v210, %v211" [kernel.cpp:364]   --->   Operation 352 'fdiv' 'v212' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 38 <SV = 28> <Delay = 6.07>
ST_38 : Operation 353 [2/16] (6.07ns)   --->   "%v212 = fdiv float %v210, %v211" [kernel.cpp:364]   --->   Operation 353 'fdiv' 'v212' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 39 <SV = 29> <Delay = 6.07>
ST_39 : Operation 354 [1/16] (6.07ns)   --->   "%v212 = fdiv float %v210, %v211" [kernel.cpp:364]   --->   Operation 354 'fdiv' 'v212' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 40 <SV = 30> <Delay = 8.66>
ST_40 : Operation 355 [1/1] (0.00ns)   --->   "%reg_V = bitcast float %v212 to i32" [kernel.cpp:365]   --->   Operation 355 'bitcast' 'reg_V' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 356 [1/1] (0.00ns)   --->   "%trunc_ln262 = trunc i32 %reg_V to i31" [kernel.cpp:365]   --->   Operation 356 'trunc' 'trunc_ln262' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 357 [1/1] (0.00ns)   --->   "%p_Result_85 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %reg_V, i32 31)" [kernel.cpp:365]   --->   Operation 357 'bitselect' 'p_Result_85' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 358 [1/1] (0.00ns)   --->   "%p_Result_s = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %reg_V, i32 23, i32 30)" [kernel.cpp:365]   --->   Operation 358 'partselect' 'p_Result_s' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 359 [1/1] (0.00ns)   --->   "%exp_V = zext i8 %p_Result_s to i9" [kernel.cpp:365]   --->   Operation 359 'zext' 'exp_V' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 360 [1/1] (0.00ns) (grouped into LUT with out node v213_V_3)   --->   "%trunc_ln270 = trunc i32 %reg_V to i23" [kernel.cpp:365]   --->   Operation 360 'trunc' 'trunc_ln270' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 361 [1/1] (0.00ns)   --->   "%v213_V = trunc i32 %reg_V to i12" [kernel.cpp:365]   --->   Operation 361 'trunc' 'v213_V' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 362 [1/1] (0.00ns) (grouped into LUT with out node v213_V_3)   --->   "%tmp_29 = call i24 @_ssdm_op_BitConcatenate.i24.i1.i23(i1 true, i23 %trunc_ln270)" [kernel.cpp:365]   --->   Operation 362 'bitconcatenate' 'tmp_29' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 363 [1/1] (2.47ns)   --->   "%icmp_ln278 = icmp eq i31 %trunc_ln262, 0" [kernel.cpp:365]   --->   Operation 363 'icmp' 'icmp_ln278' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 364 [1/1] (1.82ns)   --->   "%sh_amt = sub i9 150, %exp_V" [kernel.cpp:365]   --->   Operation 364 'sub' 'sh_amt' <Predicate = true> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 365 [1/1] (0.00ns) (grouped into LUT with out node v213_V_3)   --->   "%sext_ln281 = sext i9 %sh_amt to i24" [kernel.cpp:365]   --->   Operation 365 'sext' 'sext_ln281' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 366 [1/1] (1.55ns)   --->   "%icmp_ln282 = icmp eq i8 %p_Result_s, -106" [kernel.cpp:365]   --->   Operation 366 'icmp' 'icmp_ln282' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 367 [1/1] (1.66ns)   --->   "%icmp_ln284 = icmp sgt i9 %sh_amt, 0" [kernel.cpp:365]   --->   Operation 367 'icmp' 'icmp_ln284' <Predicate = true> <Delay = 1.66> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 368 [1/1] (1.66ns)   --->   "%icmp_ln285 = icmp slt i9 %sh_amt, 25" [kernel.cpp:365]   --->   Operation 368 'icmp' 'icmp_ln285' <Predicate = true> <Delay = 1.66> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 369 [1/1] (1.82ns)   --->   "%sh_amt_13 = sub i9 0, %sh_amt" [kernel.cpp:365]   --->   Operation 369 'sub' 'sh_amt_13' <Predicate = true> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 370 [1/1] (1.66ns)   --->   "%icmp_ln295 = icmp slt i9 %sh_amt_13, 12" [kernel.cpp:365]   --->   Operation 370 'icmp' 'icmp_ln295' <Predicate = true> <Delay = 1.66> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 371 [1/1] (0.00ns) (grouped into LUT with out node v213_V_3)   --->   "%lshr_ln286 = lshr i24 %tmp_29, %sext_ln281" [kernel.cpp:365]   --->   Operation 371 'lshr' 'lshr_ln286' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 3.56> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 372 [1/1] (0.00ns) (grouped into LUT with out node v213_V_3)   --->   "%v213_V_1 = trunc i24 %lshr_ln286 to i12" [kernel.cpp:365]   --->   Operation 372 'trunc' 'v213_V_1' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 373 [1/1] (0.97ns)   --->   "%or_ln282 = or i1 %icmp_ln278, %icmp_ln282" [kernel.cpp:365]   --->   Operation 373 'or' 'or_ln282' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 374 [1/1] (0.00ns) (grouped into LUT with out node and_ln284)   --->   "%xor_ln282 = xor i1 %or_ln282, true" [kernel.cpp:365]   --->   Operation 374 'xor' 'xor_ln282' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 375 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln284 = and i1 %icmp_ln284, %xor_ln282" [kernel.cpp:365]   --->   Operation 375 'and' 'and_ln284' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 376 [1/1] (0.00ns) (grouped into LUT with out node v213_V_3)   --->   "%and_ln285 = and i1 %and_ln284, %icmp_ln285" [kernel.cpp:365]   --->   Operation 376 'and' 'and_ln285' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 377 [1/1] (4.20ns) (out node of the LUT)   --->   "%v213_V_3 = select i1 %and_ln285, i12 %v213_V_1, i12 0" [kernel.cpp:365]   --->   Operation 377 'select' 'v213_V_3' <Predicate = true> <Delay = 4.20> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_40 : Operation 378 [1/1] (0.00ns) (grouped into LUT with out node and_ln295)   --->   "%or_ln284 = or i1 %or_ln282, %icmp_ln284" [kernel.cpp:365]   --->   Operation 378 'or' 'or_ln284' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 379 [1/1] (0.00ns) (grouped into LUT with out node and_ln295)   --->   "%xor_ln284 = xor i1 %or_ln284, true" [kernel.cpp:365]   --->   Operation 379 'xor' 'xor_ln284' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 380 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln295 = and i1 %icmp_ln295, %xor_ln284" [kernel.cpp:365]   --->   Operation 380 'and' 'and_ln295' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 41 <SV = 31> <Delay = 7.78>
ST_41 : Operation 381 [1/1] (0.00ns) (grouped into LUT with out node v213_V_5)   --->   "%sext_ln294 = sext i9 %sh_amt_13 to i32" [kernel.cpp:365]   --->   Operation 381 'sext' 'sext_ln294' <Predicate = (and_ln295 & !icmp_ln278)> <Delay = 0.00>
ST_41 : Operation 382 [1/1] (0.00ns) (grouped into LUT with out node v213_V_6)   --->   "%tmp_79 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %reg_V, i32 31)" [kernel.cpp:365]   --->   Operation 382 'bitselect' 'tmp_79' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 383 [1/1] (0.00ns) (grouped into LUT with out node v213_V_6)   --->   "%select_ln288 = select i1 %tmp_79, i12 -1, i12 0" [kernel.cpp:365]   --->   Operation 383 'select' 'select_ln288' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_41 : Operation 384 [1/1] (0.00ns) (grouped into LUT with out node v213_V_5)   --->   "%sext_ln294cast = trunc i32 %sext_ln294 to i12" [kernel.cpp:365]   --->   Operation 384 'trunc' 'sext_ln294cast' <Predicate = (and_ln295 & !icmp_ln278)> <Delay = 0.00>
ST_41 : Operation 385 [1/1] (0.00ns) (grouped into LUT with out node v213_V_5)   --->   "%shl_ln297 = shl i12 %v213_V, %sext_ln294cast" [kernel.cpp:365]   --->   Operation 385 'shl' 'shl_ln297' <Predicate = (and_ln295 & !icmp_ln278)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 3.56> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 386 [1/1] (0.00ns) (grouped into LUT with out node v213_V_5)   --->   "%v213_V_4 = select i1 %and_ln295, i12 %shl_ln297, i12 %v213_V_3" [kernel.cpp:365]   --->   Operation 386 'select' 'v213_V_4' <Predicate = (!icmp_ln278)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_41 : Operation 387 [1/1] (3.56ns) (out node of the LUT)   --->   "%v213_V_5 = select i1 %icmp_ln278, i12 0, i12 %v213_V_4" [kernel.cpp:365]   --->   Operation 387 'select' 'v213_V_5' <Predicate = true> <Delay = 3.56> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_41 : Operation 388 [1/1] (0.00ns) (grouped into LUT with out node v213_V_6)   --->   "%xor_ln285 = xor i1 %icmp_ln285, true" [kernel.cpp:365]   --->   Operation 388 'xor' 'xor_ln285' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 389 [1/1] (0.00ns) (grouped into LUT with out node v213_V_6)   --->   "%and_ln285_13 = and i1 %and_ln284, %xor_ln285" [kernel.cpp:365]   --->   Operation 389 'and' 'and_ln285_13' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 390 [1/1] (0.99ns) (out node of the LUT)   --->   "%v213_V_6 = select i1 %and_ln285_13, i12 %select_ln288, i12 %v213_V_5" [kernel.cpp:365]   --->   Operation 390 'select' 'v213_V_6' <Predicate = true> <Delay = 0.99> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_41 : Operation 391 [1/1] (0.00ns) (grouped into LUT with out node v213_V_7)   --->   "%xor_ln278 = xor i1 %icmp_ln278, true" [kernel.cpp:365]   --->   Operation 391 'xor' 'xor_ln278' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 392 [1/1] (0.00ns) (grouped into LUT with out node v213_V_7)   --->   "%and_ln282 = and i1 %icmp_ln282, %xor_ln278" [kernel.cpp:365]   --->   Operation 392 'and' 'and_ln282' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 393 [1/1] (0.97ns) (out node of the LUT)   --->   "%v213_V_7 = select i1 %and_ln282, i12 %v213_V, i12 %v213_V_6" [kernel.cpp:365]   --->   Operation 393 'select' 'v213_V_7' <Predicate = true> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_41 : Operation 394 [1/1] (1.54ns)   --->   "%v213_V_8 = sub i12 0, %v213_V_7" [kernel.cpp:365]   --->   Operation 394 'sub' 'v213_V_8' <Predicate = (p_Result_85)> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 395 [1/1] (0.69ns)   --->   "%v213_V_9 = select i1 %p_Result_85, i12 %v213_V_8, i12 %v213_V_7" [kernel.cpp:365]   --->   Operation 395 'select' 'v213_V_9' <Predicate = true> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 42 <SV = 32> <Delay = 3.25>
ST_42 : Operation 396 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([6 x i8]* @p_str35) nounwind" [kernel.cpp:360]   --->   Operation 396 'specloopname' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 397 [1/1] (0.00ns)   --->   "%q_Attn_V_addr_1 = getelementptr [144 x i12]* %q_Attn_V, i64 0, i64 %sext_ln361" [kernel.cpp:366]   --->   Operation 397 'getelementptr' 'q_Attn_V_addr_1' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 398 [1/1] (3.25ns)   --->   "store i12 %v213_V_9, i12* %q_Attn_V_addr_1, align 2" [kernel.cpp:366]   --->   Operation 398 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_42 : Operation 399 [1/1] (0.00ns)   --->   "br label %19" [kernel.cpp:360]   --->   Operation 399 'br' <Predicate = true> <Delay = 0.00>

State 43 <SV = 7> <Delay = 3.25>
ST_43 : Operation 400 [1/1] (0.00ns)   --->   "%j17_0 = phi i7 [ %j17, %l_V_h_to_int_j17_end ], [ 0, %.preheader75.preheader ]"   --->   Operation 400 'phi' 'j17_0' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 401 [1/1] (1.48ns)   --->   "%icmp_ln369 = icmp eq i7 %j17_0, -64" [kernel.cpp:369]   --->   Operation 401 'icmp' 'icmp_ln369' <Predicate = true> <Delay = 1.48> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 402 [1/1] (0.00ns)   --->   "%empty_462 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 64, i64 64, i64 64)"   --->   Operation 402 'speclooptripcount' 'empty_462' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 403 [1/1] (1.87ns)   --->   "%j17 = add i7 %j17_0, 1" [kernel.cpp:369]   --->   Operation 403 'add' 'j17' <Predicate = true> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 404 [1/1] (0.00ns)   --->   "br i1 %icmp_ln369, label %.preheader74.preheader, label %l_V_h_to_int_j17_begin" [kernel.cpp:369]   --->   Operation 404 'br' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 405 [1/1] (0.00ns)   --->   "%zext_ln371 = zext i7 %j17_0 to i64" [kernel.cpp:371]   --->   Operation 405 'zext' 'zext_ln371' <Predicate = (!icmp_ln369)> <Delay = 0.00>
ST_43 : Operation 406 [1/1] (0.00ns)   --->   "%max_V_h_addr_2 = getelementptr inbounds [64 x float]* %max_V_h, i64 0, i64 %zext_ln371" [kernel.cpp:373]   --->   Operation 406 'getelementptr' 'max_V_h_addr_2' <Predicate = (!icmp_ln369)> <Delay = 0.00>
ST_43 : Operation 407 [2/2] (3.25ns)   --->   "%v218 = load float* %max_V_h_addr_2, align 4" [kernel.cpp:373]   --->   Operation 407 'load' 'v218' <Predicate = (!icmp_ln369)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_43 : Operation 408 [1/1] (1.76ns)   --->   "br label %.preheader74" [kernel.cpp:379]   --->   Operation 408 'br' <Predicate = (icmp_ln369)> <Delay = 1.76>

State 44 <SV = 8> <Delay = 3.25>
ST_44 : Operation 409 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([17 x i8]* @p_str36) nounwind" [kernel.cpp:369]   --->   Operation 409 'specloopname' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 410 [1/1] (0.00ns)   --->   "%tmp_28 = call i32 (...)* @_ssdm_op_SpecRegionBegin([17 x i8]* @p_str36)" [kernel.cpp:369]   --->   Operation 410 'specregionbegin' 'tmp_28' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 411 [1/1] (0.00ns)   --->   "%zext_ln373 = zext i7 %j17_0 to i11" [kernel.cpp:373]   --->   Operation 411 'zext' 'zext_ln373' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 412 [1/2] (3.25ns)   --->   "%v218 = load float* %max_V_h_addr_2, align 4" [kernel.cpp:373]   --->   Operation 412 'load' 'v218' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_44 : Operation 413 [1/1] (1.76ns)   --->   "br label %20" [kernel.cpp:370]   --->   Operation 413 'br' <Predicate = true> <Delay = 1.76>

State 45 <SV = 9> <Delay = 4.98>
ST_45 : Operation 414 [1/1] (0.00ns)   --->   "%i17_0 = phi i4 [ 0, %l_V_h_to_int_j17_begin ], [ %i17, %_ifconv24 ]"   --->   Operation 414 'phi' 'i17_0' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 415 [1/1] (1.30ns)   --->   "%icmp_ln370 = icmp eq i4 %i17_0, -4" [kernel.cpp:370]   --->   Operation 415 'icmp' 'icmp_ln370' <Predicate = true> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 416 [1/1] (0.00ns)   --->   "%empty_463 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 12, i64 12, i64 12)"   --->   Operation 416 'speclooptripcount' 'empty_463' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 417 [1/1] (1.73ns)   --->   "%i17 = add i4 %i17_0, 1" [kernel.cpp:370]   --->   Operation 417 'add' 'i17' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 418 [1/1] (0.00ns)   --->   "br i1 %icmp_ln370, label %l_V_h_to_int_j17_end, label %_ifconv24" [kernel.cpp:370]   --->   Operation 418 'br' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 419 [1/1] (0.00ns)   --->   "%tmp_108 = call i10 @_ssdm_op_BitConcatenate.i10.i4.i6(i4 %i17_0, i6 0)" [kernel.cpp:371]   --->   Operation 419 'bitconcatenate' 'tmp_108' <Predicate = (!icmp_ln370)> <Delay = 0.00>
ST_45 : Operation 420 [1/1] (0.00ns)   --->   "%zext_ln371_1 = zext i10 %tmp_108 to i11" [kernel.cpp:371]   --->   Operation 420 'zext' 'zext_ln371_1' <Predicate = (!icmp_ln370)> <Delay = 0.00>
ST_45 : Operation 421 [1/1] (1.73ns)   --->   "%add_ln371 = add i11 %zext_ln373, %zext_ln371_1" [kernel.cpp:371]   --->   Operation 421 'add' 'add_ln371' <Predicate = (!icmp_ln370)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 422 [1/1] (0.00ns)   --->   "%zext_ln371_2 = zext i11 %add_ln371 to i64" [kernel.cpp:371]   --->   Operation 422 'zext' 'zext_ln371_2' <Predicate = (!icmp_ln370)> <Delay = 0.00>
ST_45 : Operation 423 [1/1] (0.00ns)   --->   "%v168_addr_1 = getelementptr [768 x float]* %v168, i64 0, i64 %zext_ln371_2" [kernel.cpp:371]   --->   Operation 423 'getelementptr' 'v168_addr_1' <Predicate = (!icmp_ln370)> <Delay = 0.00>
ST_45 : Operation 424 [2/2] (3.25ns)   --->   "%v216 = load float* %v168_addr_1, align 4" [kernel.cpp:372]   --->   Operation 424 'load' 'v216' <Predicate = (!icmp_ln370)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_45 : Operation 425 [1/1] (0.00ns)   --->   "%empty_464 = call i32 (...)* @_ssdm_op_SpecRegionEnd([17 x i8]* @p_str36, i32 %tmp_28)" [kernel.cpp:378]   --->   Operation 425 'specregionend' 'empty_464' <Predicate = (icmp_ln370)> <Delay = 0.00>
ST_45 : Operation 426 [1/1] (0.00ns)   --->   "br label %.preheader75" [kernel.cpp:369]   --->   Operation 426 'br' <Predicate = (icmp_ln370)> <Delay = 0.00>

State 46 <SV = 10> <Delay = 3.25>
ST_46 : Operation 427 [1/2] (3.25ns)   --->   "%v216 = load float* %v168_addr_1, align 4" [kernel.cpp:372]   --->   Operation 427 'load' 'v216' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>

State 47 <SV = 11> <Delay = 5.70>
ST_47 : Operation 428 [4/4] (5.70ns)   --->   "%v217 = fmul float %v216, 2.047000e+03" [kernel.cpp:372]   --->   Operation 428 'fmul' 'v217' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 48 <SV = 12> <Delay = 5.70>
ST_48 : Operation 429 [3/4] (5.70ns)   --->   "%v217 = fmul float %v216, 2.047000e+03" [kernel.cpp:372]   --->   Operation 429 'fmul' 'v217' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 49 <SV = 13> <Delay = 5.70>
ST_49 : Operation 430 [2/4] (5.70ns)   --->   "%v217 = fmul float %v216, 2.047000e+03" [kernel.cpp:372]   --->   Operation 430 'fmul' 'v217' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 50 <SV = 14> <Delay = 5.70>
ST_50 : Operation 431 [1/4] (5.70ns)   --->   "%v217 = fmul float %v216, 2.047000e+03" [kernel.cpp:372]   --->   Operation 431 'fmul' 'v217' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 51 <SV = 15> <Delay = 6.07>
ST_51 : Operation 432 [16/16] (6.07ns)   --->   "%v219 = fdiv float %v217, %v218" [kernel.cpp:374]   --->   Operation 432 'fdiv' 'v219' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 52 <SV = 16> <Delay = 6.07>
ST_52 : Operation 433 [15/16] (6.07ns)   --->   "%v219 = fdiv float %v217, %v218" [kernel.cpp:374]   --->   Operation 433 'fdiv' 'v219' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 53 <SV = 17> <Delay = 6.07>
ST_53 : Operation 434 [14/16] (6.07ns)   --->   "%v219 = fdiv float %v217, %v218" [kernel.cpp:374]   --->   Operation 434 'fdiv' 'v219' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 54 <SV = 18> <Delay = 6.07>
ST_54 : Operation 435 [13/16] (6.07ns)   --->   "%v219 = fdiv float %v217, %v218" [kernel.cpp:374]   --->   Operation 435 'fdiv' 'v219' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 55 <SV = 19> <Delay = 6.07>
ST_55 : Operation 436 [12/16] (6.07ns)   --->   "%v219 = fdiv float %v217, %v218" [kernel.cpp:374]   --->   Operation 436 'fdiv' 'v219' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 56 <SV = 20> <Delay = 6.07>
ST_56 : Operation 437 [11/16] (6.07ns)   --->   "%v219 = fdiv float %v217, %v218" [kernel.cpp:374]   --->   Operation 437 'fdiv' 'v219' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 57 <SV = 21> <Delay = 6.07>
ST_57 : Operation 438 [10/16] (6.07ns)   --->   "%v219 = fdiv float %v217, %v218" [kernel.cpp:374]   --->   Operation 438 'fdiv' 'v219' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 58 <SV = 22> <Delay = 6.07>
ST_58 : Operation 439 [9/16] (6.07ns)   --->   "%v219 = fdiv float %v217, %v218" [kernel.cpp:374]   --->   Operation 439 'fdiv' 'v219' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 59 <SV = 23> <Delay = 6.07>
ST_59 : Operation 440 [8/16] (6.07ns)   --->   "%v219 = fdiv float %v217, %v218" [kernel.cpp:374]   --->   Operation 440 'fdiv' 'v219' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 60 <SV = 24> <Delay = 6.07>
ST_60 : Operation 441 [7/16] (6.07ns)   --->   "%v219 = fdiv float %v217, %v218" [kernel.cpp:374]   --->   Operation 441 'fdiv' 'v219' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 61 <SV = 25> <Delay = 6.07>
ST_61 : Operation 442 [6/16] (6.07ns)   --->   "%v219 = fdiv float %v217, %v218" [kernel.cpp:374]   --->   Operation 442 'fdiv' 'v219' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 62 <SV = 26> <Delay = 6.07>
ST_62 : Operation 443 [5/16] (6.07ns)   --->   "%v219 = fdiv float %v217, %v218" [kernel.cpp:374]   --->   Operation 443 'fdiv' 'v219' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 63 <SV = 27> <Delay = 6.07>
ST_63 : Operation 444 [4/16] (6.07ns)   --->   "%v219 = fdiv float %v217, %v218" [kernel.cpp:374]   --->   Operation 444 'fdiv' 'v219' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 64 <SV = 28> <Delay = 6.07>
ST_64 : Operation 445 [3/16] (6.07ns)   --->   "%v219 = fdiv float %v217, %v218" [kernel.cpp:374]   --->   Operation 445 'fdiv' 'v219' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 65 <SV = 29> <Delay = 6.07>
ST_65 : Operation 446 [2/16] (6.07ns)   --->   "%v219 = fdiv float %v217, %v218" [kernel.cpp:374]   --->   Operation 446 'fdiv' 'v219' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 66 <SV = 30> <Delay = 6.07>
ST_66 : Operation 447 [1/16] (6.07ns)   --->   "%v219 = fdiv float %v217, %v218" [kernel.cpp:374]   --->   Operation 447 'fdiv' 'v219' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 67 <SV = 31> <Delay = 8.66>
ST_67 : Operation 448 [1/1] (0.00ns)   --->   "%reg_V_5 = bitcast float %v219 to i32" [kernel.cpp:375]   --->   Operation 448 'bitcast' 'reg_V_5' <Predicate = true> <Delay = 0.00>
ST_67 : Operation 449 [1/1] (0.00ns)   --->   "%trunc_ln262_5 = trunc i32 %reg_V_5 to i31" [kernel.cpp:375]   --->   Operation 449 'trunc' 'trunc_ln262_5' <Predicate = true> <Delay = 0.00>
ST_67 : Operation 450 [1/1] (0.00ns)   --->   "%p_Result_86 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %reg_V_5, i32 31)" [kernel.cpp:375]   --->   Operation 450 'bitselect' 'p_Result_86' <Predicate = true> <Delay = 0.00>
ST_67 : Operation 451 [1/1] (0.00ns)   --->   "%p_Result_8 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %reg_V_5, i32 23, i32 30)" [kernel.cpp:375]   --->   Operation 451 'partselect' 'p_Result_8' <Predicate = true> <Delay = 0.00>
ST_67 : Operation 452 [1/1] (0.00ns)   --->   "%exp_V_5 = zext i8 %p_Result_8 to i9" [kernel.cpp:375]   --->   Operation 452 'zext' 'exp_V_5' <Predicate = true> <Delay = 0.00>
ST_67 : Operation 453 [1/1] (0.00ns) (grouped into LUT with out node v220_V_3)   --->   "%trunc_ln270_5 = trunc i32 %reg_V_5 to i23" [kernel.cpp:375]   --->   Operation 453 'trunc' 'trunc_ln270_5' <Predicate = true> <Delay = 0.00>
ST_67 : Operation 454 [1/1] (0.00ns)   --->   "%v220_V = trunc i32 %reg_V_5 to i12" [kernel.cpp:375]   --->   Operation 454 'trunc' 'v220_V' <Predicate = true> <Delay = 0.00>
ST_67 : Operation 455 [1/1] (0.00ns) (grouped into LUT with out node v220_V_3)   --->   "%tmp_31 = call i24 @_ssdm_op_BitConcatenate.i24.i1.i23(i1 true, i23 %trunc_ln270_5)" [kernel.cpp:375]   --->   Operation 455 'bitconcatenate' 'tmp_31' <Predicate = true> <Delay = 0.00>
ST_67 : Operation 456 [1/1] (2.47ns)   --->   "%icmp_ln278_5 = icmp eq i31 %trunc_ln262_5, 0" [kernel.cpp:375]   --->   Operation 456 'icmp' 'icmp_ln278_5' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 457 [1/1] (1.82ns)   --->   "%sh_amt_14 = sub i9 150, %exp_V_5" [kernel.cpp:375]   --->   Operation 457 'sub' 'sh_amt_14' <Predicate = true> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 458 [1/1] (0.00ns) (grouped into LUT with out node v220_V_3)   --->   "%sext_ln281_5 = sext i9 %sh_amt_14 to i24" [kernel.cpp:375]   --->   Operation 458 'sext' 'sext_ln281_5' <Predicate = true> <Delay = 0.00>
ST_67 : Operation 459 [1/1] (1.55ns)   --->   "%icmp_ln282_5 = icmp eq i8 %p_Result_8, -106" [kernel.cpp:375]   --->   Operation 459 'icmp' 'icmp_ln282_5' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 460 [1/1] (1.66ns)   --->   "%icmp_ln284_5 = icmp sgt i9 %sh_amt_14, 0" [kernel.cpp:375]   --->   Operation 460 'icmp' 'icmp_ln284_5' <Predicate = true> <Delay = 1.66> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 461 [1/1] (1.66ns)   --->   "%icmp_ln285_5 = icmp slt i9 %sh_amt_14, 25" [kernel.cpp:375]   --->   Operation 461 'icmp' 'icmp_ln285_5' <Predicate = true> <Delay = 1.66> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 462 [1/1] (1.82ns)   --->   "%sh_amt_15 = sub i9 0, %sh_amt_14" [kernel.cpp:375]   --->   Operation 462 'sub' 'sh_amt_15' <Predicate = true> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 463 [1/1] (1.66ns)   --->   "%icmp_ln295_5 = icmp slt i9 %sh_amt_15, 12" [kernel.cpp:375]   --->   Operation 463 'icmp' 'icmp_ln295_5' <Predicate = true> <Delay = 1.66> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 464 [1/1] (0.00ns) (grouped into LUT with out node v220_V_3)   --->   "%lshr_ln286_5 = lshr i24 %tmp_31, %sext_ln281_5" [kernel.cpp:375]   --->   Operation 464 'lshr' 'lshr_ln286_5' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 3.56> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 465 [1/1] (0.00ns) (grouped into LUT with out node v220_V_3)   --->   "%v220_V_1 = trunc i24 %lshr_ln286_5 to i12" [kernel.cpp:375]   --->   Operation 465 'trunc' 'v220_V_1' <Predicate = true> <Delay = 0.00>
ST_67 : Operation 466 [1/1] (0.97ns)   --->   "%or_ln282_5 = or i1 %icmp_ln278_5, %icmp_ln282_5" [kernel.cpp:375]   --->   Operation 466 'or' 'or_ln282_5' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 467 [1/1] (0.00ns) (grouped into LUT with out node and_ln284_5)   --->   "%xor_ln282_5 = xor i1 %or_ln282_5, true" [kernel.cpp:375]   --->   Operation 467 'xor' 'xor_ln282_5' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 468 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln284_5 = and i1 %icmp_ln284_5, %xor_ln282_5" [kernel.cpp:375]   --->   Operation 468 'and' 'and_ln284_5' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 469 [1/1] (0.00ns) (grouped into LUT with out node v220_V_3)   --->   "%and_ln285_14 = and i1 %and_ln284_5, %icmp_ln285_5" [kernel.cpp:375]   --->   Operation 469 'and' 'and_ln285_14' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 470 [1/1] (4.20ns) (out node of the LUT)   --->   "%v220_V_3 = select i1 %and_ln285_14, i12 %v220_V_1, i12 0" [kernel.cpp:375]   --->   Operation 470 'select' 'v220_V_3' <Predicate = true> <Delay = 4.20> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_67 : Operation 471 [1/1] (0.00ns) (grouped into LUT with out node and_ln295_5)   --->   "%or_ln284_5 = or i1 %or_ln282_5, %icmp_ln284_5" [kernel.cpp:375]   --->   Operation 471 'or' 'or_ln284_5' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 472 [1/1] (0.00ns) (grouped into LUT with out node and_ln295_5)   --->   "%xor_ln284_5 = xor i1 %or_ln284_5, true" [kernel.cpp:375]   --->   Operation 472 'xor' 'xor_ln284_5' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 473 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln295_5 = and i1 %icmp_ln295_5, %xor_ln284_5" [kernel.cpp:375]   --->   Operation 473 'and' 'and_ln295_5' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 68 <SV = 32> <Delay = 7.78>
ST_68 : Operation 474 [1/1] (0.00ns) (grouped into LUT with out node v220_V_5)   --->   "%sext_ln294_5 = sext i9 %sh_amt_15 to i32" [kernel.cpp:375]   --->   Operation 474 'sext' 'sext_ln294_5' <Predicate = (and_ln295_5 & !icmp_ln278_5)> <Delay = 0.00>
ST_68 : Operation 475 [1/1] (0.00ns) (grouped into LUT with out node v220_V_6)   --->   "%tmp_81 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %reg_V_5, i32 31)" [kernel.cpp:375]   --->   Operation 475 'bitselect' 'tmp_81' <Predicate = true> <Delay = 0.00>
ST_68 : Operation 476 [1/1] (0.00ns) (grouped into LUT with out node v220_V_6)   --->   "%select_ln288_5 = select i1 %tmp_81, i12 -1, i12 0" [kernel.cpp:375]   --->   Operation 476 'select' 'select_ln288_5' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_68 : Operation 477 [1/1] (0.00ns) (grouped into LUT with out node v220_V_5)   --->   "%sext_ln294_5cast = trunc i32 %sext_ln294_5 to i12" [kernel.cpp:375]   --->   Operation 477 'trunc' 'sext_ln294_5cast' <Predicate = (and_ln295_5 & !icmp_ln278_5)> <Delay = 0.00>
ST_68 : Operation 478 [1/1] (0.00ns) (grouped into LUT with out node v220_V_5)   --->   "%shl_ln297_5 = shl i12 %v220_V, %sext_ln294_5cast" [kernel.cpp:375]   --->   Operation 478 'shl' 'shl_ln297_5' <Predicate = (and_ln295_5 & !icmp_ln278_5)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 3.56> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 479 [1/1] (0.00ns) (grouped into LUT with out node v220_V_5)   --->   "%v220_V_4 = select i1 %and_ln295_5, i12 %shl_ln297_5, i12 %v220_V_3" [kernel.cpp:375]   --->   Operation 479 'select' 'v220_V_4' <Predicate = (!icmp_ln278_5)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_68 : Operation 480 [1/1] (3.56ns) (out node of the LUT)   --->   "%v220_V_5 = select i1 %icmp_ln278_5, i12 0, i12 %v220_V_4" [kernel.cpp:375]   --->   Operation 480 'select' 'v220_V_5' <Predicate = true> <Delay = 3.56> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_68 : Operation 481 [1/1] (0.00ns) (grouped into LUT with out node v220_V_6)   --->   "%xor_ln285_5 = xor i1 %icmp_ln285_5, true" [kernel.cpp:375]   --->   Operation 481 'xor' 'xor_ln285_5' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 482 [1/1] (0.00ns) (grouped into LUT with out node v220_V_6)   --->   "%and_ln285_15 = and i1 %and_ln284_5, %xor_ln285_5" [kernel.cpp:375]   --->   Operation 482 'and' 'and_ln285_15' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 483 [1/1] (0.99ns) (out node of the LUT)   --->   "%v220_V_6 = select i1 %and_ln285_15, i12 %select_ln288_5, i12 %v220_V_5" [kernel.cpp:375]   --->   Operation 483 'select' 'v220_V_6' <Predicate = true> <Delay = 0.99> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_68 : Operation 484 [1/1] (0.00ns) (grouped into LUT with out node v220_V_7)   --->   "%xor_ln278_5 = xor i1 %icmp_ln278_5, true" [kernel.cpp:375]   --->   Operation 484 'xor' 'xor_ln278_5' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 485 [1/1] (0.00ns) (grouped into LUT with out node v220_V_7)   --->   "%and_ln282_5 = and i1 %icmp_ln282_5, %xor_ln278_5" [kernel.cpp:375]   --->   Operation 485 'and' 'and_ln282_5' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 486 [1/1] (0.97ns) (out node of the LUT)   --->   "%v220_V_7 = select i1 %and_ln282_5, i12 %v220_V, i12 %v220_V_6" [kernel.cpp:375]   --->   Operation 486 'select' 'v220_V_7' <Predicate = true> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_68 : Operation 487 [1/1] (1.54ns)   --->   "%v220_V_8 = sub i12 0, %v220_V_7" [kernel.cpp:375]   --->   Operation 487 'sub' 'v220_V_8' <Predicate = (p_Result_86)> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 488 [1/1] (0.69ns)   --->   "%v220_V_9 = select i1 %p_Result_86, i12 %v220_V_8, i12 %v220_V_7" [kernel.cpp:375]   --->   Operation 488 'select' 'v220_V_9' <Predicate = true> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 69 <SV = 33> <Delay = 3.25>
ST_69 : Operation 489 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([6 x i8]* @p_str37) nounwind" [kernel.cpp:370]   --->   Operation 489 'specloopname' <Predicate = true> <Delay = 0.00>
ST_69 : Operation 490 [1/1] (0.00ns)   --->   "%q_V_h_V_addr_1 = getelementptr [768 x i12]* %q_V_h_V, i64 0, i64 %zext_ln371_2" [kernel.cpp:376]   --->   Operation 490 'getelementptr' 'q_V_h_V_addr_1' <Predicate = true> <Delay = 0.00>
ST_69 : Operation 491 [1/1] (3.25ns)   --->   "store i12 %v220_V_9, i12* %q_V_h_V_addr_1, align 2" [kernel.cpp:376]   --->   Operation 491 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_69 : Operation 492 [1/1] (0.00ns)   --->   "br label %20" [kernel.cpp:370]   --->   Operation 492 'br' <Predicate = true> <Delay = 0.00>

State 70 <SV = 8> <Delay = 1.91>
ST_70 : Operation 493 [1/1] (0.00ns)   --->   "%i18_0 = phi i4 [ %i18, %l_gemm_i18_end ], [ 0, %.preheader74.preheader ]"   --->   Operation 493 'phi' 'i18_0' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 494 [1/1] (1.30ns)   --->   "%icmp_ln379 = icmp eq i4 %i18_0, -4" [kernel.cpp:379]   --->   Operation 494 'icmp' 'icmp_ln379' <Predicate = true> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 495 [1/1] (0.00ns)   --->   "%empty_465 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 12, i64 12, i64 12)"   --->   Operation 495 'speclooptripcount' 'empty_465' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 496 [1/1] (1.73ns)   --->   "%i18 = add i4 %i18_0, 1" [kernel.cpp:379]   --->   Operation 496 'add' 'i18' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 497 [1/1] (0.00ns)   --->   "br i1 %icmp_ln379, label %.preheader.preheader, label %l_gemm_i18_begin" [kernel.cpp:379]   --->   Operation 497 'br' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 498 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str38) nounwind" [kernel.cpp:379]   --->   Operation 498 'specloopname' <Predicate = (!icmp_ln379)> <Delay = 0.00>
ST_70 : Operation 499 [1/1] (0.00ns)   --->   "%tmp_30 = call i32 (...)* @_ssdm_op_SpecRegionBegin([11 x i8]* @p_str38)" [kernel.cpp:379]   --->   Operation 499 'specregionbegin' 'tmp_30' <Predicate = (!icmp_ln379)> <Delay = 0.00>
ST_70 : Operation 500 [1/1] (0.00ns)   --->   "%tmp_105 = call i8 @_ssdm_op_BitConcatenate.i8.i4.i4(i4 %i18_0, i4 0)" [kernel.cpp:382]   --->   Operation 500 'bitconcatenate' 'tmp_105' <Predicate = (!icmp_ln379)> <Delay = 0.00>
ST_70 : Operation 501 [1/1] (0.00ns)   --->   "%zext_ln382 = zext i8 %tmp_105 to i9" [kernel.cpp:382]   --->   Operation 501 'zext' 'zext_ln382' <Predicate = (!icmp_ln379)> <Delay = 0.00>
ST_70 : Operation 502 [1/1] (0.00ns)   --->   "%tmp_106 = call i6 @_ssdm_op_BitConcatenate.i6.i4.i2(i4 %i18_0, i2 0)" [kernel.cpp:382]   --->   Operation 502 'bitconcatenate' 'tmp_106' <Predicate = (!icmp_ln379)> <Delay = 0.00>
ST_70 : Operation 503 [1/1] (0.00ns)   --->   "%zext_ln382_1 = zext i6 %tmp_106 to i9" [kernel.cpp:382]   --->   Operation 503 'zext' 'zext_ln382_1' <Predicate = (!icmp_ln379)> <Delay = 0.00>
ST_70 : Operation 504 [1/1] (1.91ns)   --->   "%sub_ln382 = sub i9 %zext_ln382, %zext_ln382_1" [kernel.cpp:382]   --->   Operation 504 'sub' 'sub_ln382' <Predicate = (!icmp_ln379)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 505 [1/1] (0.00ns)   --->   "%tmp_107 = call i10 @_ssdm_op_BitConcatenate.i10.i4.i6(i4 %i18_0, i6 0)" [kernel.cpp:387]   --->   Operation 505 'bitconcatenate' 'tmp_107' <Predicate = (!icmp_ln379)> <Delay = 0.00>
ST_70 : Operation 506 [1/1] (0.00ns)   --->   "%zext_ln380 = zext i10 %tmp_107 to i11" [kernel.cpp:380]   --->   Operation 506 'zext' 'zext_ln380' <Predicate = (!icmp_ln379)> <Delay = 0.00>
ST_70 : Operation 507 [1/1] (1.76ns)   --->   "br label %21" [kernel.cpp:380]   --->   Operation 507 'br' <Predicate = (!icmp_ln379)> <Delay = 1.76>
ST_70 : Operation 508 [1/1] (1.76ns)   --->   "br label %.preheader" [kernel.cpp:394]   --->   Operation 508 'br' <Predicate = (icmp_ln379)> <Delay = 1.76>

State 71 <SV = 9> <Delay = 1.87>
ST_71 : Operation 509 [1/1] (0.00ns)   --->   "%j18_0 = phi i7 [ 0, %l_gemm_i18_begin ], [ %j18, %l_j18_end ]"   --->   Operation 509 'phi' 'j18_0' <Predicate = true> <Delay = 0.00>
ST_71 : Operation 510 [1/1] (1.48ns)   --->   "%icmp_ln380 = icmp eq i7 %j18_0, -64" [kernel.cpp:380]   --->   Operation 510 'icmp' 'icmp_ln380' <Predicate = true> <Delay = 1.48> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 511 [1/1] (0.00ns)   --->   "%empty_466 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 64, i64 64, i64 64)"   --->   Operation 511 'speclooptripcount' 'empty_466' <Predicate = true> <Delay = 0.00>
ST_71 : Operation 512 [1/1] (1.87ns)   --->   "%j18 = add i7 %j18_0, 1" [kernel.cpp:380]   --->   Operation 512 'add' 'j18' <Predicate = true> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 513 [1/1] (0.00ns)   --->   "br i1 %icmp_ln380, label %l_gemm_i18_end, label %l_j18_begin" [kernel.cpp:380]   --->   Operation 513 'br' <Predicate = true> <Delay = 0.00>
ST_71 : Operation 514 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([6 x i8]* @p_str39) nounwind" [kernel.cpp:380]   --->   Operation 514 'specloopname' <Predicate = (!icmp_ln380)> <Delay = 0.00>
ST_71 : Operation 515 [1/1] (0.00ns)   --->   "%tmp_33 = call i32 (...)* @_ssdm_op_SpecRegionBegin([6 x i8]* @p_str39)" [kernel.cpp:380]   --->   Operation 515 'specregionbegin' 'tmp_33' <Predicate = (!icmp_ln380)> <Delay = 0.00>
ST_71 : Operation 516 [1/1] (0.00ns)   --->   "%zext_ln387 = zext i7 %j18_0 to i11" [kernel.cpp:387]   --->   Operation 516 'zext' 'zext_ln387' <Predicate = (!icmp_ln380)> <Delay = 0.00>
ST_71 : Operation 517 [1/1] (1.73ns)   --->   "%add_ln387 = add i11 %zext_ln380, %zext_ln387" [kernel.cpp:387]   --->   Operation 517 'add' 'add_ln387' <Predicate = (!icmp_ln380)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 518 [1/1] (0.00ns)   --->   "%zext_ln387_1 = zext i11 %add_ln387 to i64" [kernel.cpp:387]   --->   Operation 518 'zext' 'zext_ln387_1' <Predicate = (!icmp_ln380)> <Delay = 0.00>
ST_71 : Operation 519 [1/1] (0.00ns)   --->   "%q_outp2_addr_1 = getelementptr [768 x i32]* %q_outp2, i64 0, i64 %zext_ln387_1" [kernel.cpp:387]   --->   Operation 519 'getelementptr' 'q_outp2_addr_1' <Predicate = (!icmp_ln380)> <Delay = 0.00>
ST_71 : Operation 520 [1/1] (1.76ns)   --->   "br label %22" [kernel.cpp:381]   --->   Operation 520 'br' <Predicate = (!icmp_ln380)> <Delay = 1.76>
ST_71 : Operation 521 [1/1] (0.00ns)   --->   "%empty_469 = call i32 (...)* @_ssdm_op_SpecRegionEnd([11 x i8]* @p_str38, i32 %tmp_30)" [kernel.cpp:393]   --->   Operation 521 'specregionend' 'empty_469' <Predicate = (icmp_ln380)> <Delay = 0.00>
ST_71 : Operation 522 [1/1] (0.00ns)   --->   "br label %.preheader74" [kernel.cpp:379]   --->   Operation 522 'br' <Predicate = (icmp_ln380)> <Delay = 0.00>

State 72 <SV = 10> <Delay = 5.07>
ST_72 : Operation 523 [1/1] (0.00ns)   --->   "%k2_0 = phi i4 [ 0, %l_j18_begin ], [ %k2, %23 ]"   --->   Operation 523 'phi' 'k2_0' <Predicate = true> <Delay = 0.00>
ST_72 : Operation 524 [1/1] (1.30ns)   --->   "%icmp_ln381 = icmp eq i4 %k2_0, -4" [kernel.cpp:381]   --->   Operation 524 'icmp' 'icmp_ln381' <Predicate = true> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 525 [1/1] (0.00ns)   --->   "%empty_467 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 12, i64 12, i64 12)"   --->   Operation 525 'speclooptripcount' 'empty_467' <Predicate = true> <Delay = 0.00>
ST_72 : Operation 526 [1/1] (1.73ns)   --->   "%k2 = add i4 %k2_0, 1" [kernel.cpp:381]   --->   Operation 526 'add' 'k2' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 527 [1/1] (0.00ns)   --->   "br i1 %icmp_ln381, label %l_j18_end, label %23" [kernel.cpp:381]   --->   Operation 527 'br' <Predicate = true> <Delay = 0.00>
ST_72 : Operation 528 [1/1] (0.00ns)   --->   "%zext_ln382_2 = zext i4 %k2_0 to i9" [kernel.cpp:382]   --->   Operation 528 'zext' 'zext_ln382_2' <Predicate = (!icmp_ln381)> <Delay = 0.00>
ST_72 : Operation 529 [1/1] (1.82ns)   --->   "%add_ln382 = add i9 %zext_ln382_2, %sub_ln382" [kernel.cpp:382]   --->   Operation 529 'add' 'add_ln382' <Predicate = (!icmp_ln381)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 530 [1/1] (0.00ns)   --->   "%sext_ln382 = sext i9 %add_ln382 to i64" [kernel.cpp:382]   --->   Operation 530 'sext' 'sext_ln382' <Predicate = (!icmp_ln381)> <Delay = 0.00>
ST_72 : Operation 531 [1/1] (0.00ns)   --->   "%q_Attn_V_addr = getelementptr [144 x i12]* %q_Attn_V, i64 0, i64 %sext_ln382" [kernel.cpp:382]   --->   Operation 531 'getelementptr' 'q_Attn_V_addr' <Predicate = (!icmp_ln381)> <Delay = 0.00>
ST_72 : Operation 532 [1/1] (0.00ns)   --->   "%tmp_110 = call i10 @_ssdm_op_BitConcatenate.i10.i4.i6(i4 %k2_0, i6 0)" [kernel.cpp:383]   --->   Operation 532 'bitconcatenate' 'tmp_110' <Predicate = (!icmp_ln381)> <Delay = 0.00>
ST_72 : Operation 533 [1/1] (0.00ns)   --->   "%zext_ln383 = zext i10 %tmp_110 to i11" [kernel.cpp:383]   --->   Operation 533 'zext' 'zext_ln383' <Predicate = (!icmp_ln381)> <Delay = 0.00>
ST_72 : Operation 534 [1/1] (1.73ns)   --->   "%add_ln383 = add i11 %zext_ln387, %zext_ln383" [kernel.cpp:383]   --->   Operation 534 'add' 'add_ln383' <Predicate = (!icmp_ln381)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 535 [1/1] (0.00ns)   --->   "%zext_ln383_1 = zext i11 %add_ln383 to i64" [kernel.cpp:383]   --->   Operation 535 'zext' 'zext_ln383_1' <Predicate = (!icmp_ln381)> <Delay = 0.00>
ST_72 : Operation 536 [1/1] (0.00ns)   --->   "%q_V_h_V_addr = getelementptr [768 x i12]* %q_V_h_V, i64 0, i64 %zext_ln383_1" [kernel.cpp:383]   --->   Operation 536 'getelementptr' 'q_V_h_V_addr' <Predicate = (!icmp_ln381)> <Delay = 0.00>
ST_72 : Operation 537 [2/2] (3.25ns)   --->   "%v224_V = load i12* %q_Attn_V_addr, align 2" [kernel.cpp:382]   --->   Operation 537 'load' 'v224_V' <Predicate = (!icmp_ln381)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_72 : Operation 538 [2/2] (3.25ns)   --->   "%v225_V = load i12* %q_V_h_V_addr, align 2" [kernel.cpp:383]   --->   Operation 538 'load' 'v225_V' <Predicate = (!icmp_ln381)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_72 : Operation 539 [2/2] (3.25ns)   --->   "%v229 = load i32* %q_outp2_addr_1, align 4" [kernel.cpp:387]   --->   Operation 539 'load' 'v229' <Predicate = (!icmp_ln381)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_72 : Operation 540 [1/1] (0.00ns)   --->   "%empty_468 = call i32 (...)* @_ssdm_op_SpecRegionEnd([6 x i8]* @p_str39, i32 %tmp_33)" [kernel.cpp:392]   --->   Operation 540 'specregionend' 'empty_468' <Predicate = (icmp_ln381)> <Delay = 0.00>
ST_72 : Operation 541 [1/1] (0.00ns)   --->   "br label %21" [kernel.cpp:380]   --->   Operation 541 'br' <Predicate = (icmp_ln381)> <Delay = 0.00>

State 73 <SV = 11> <Delay = 3.25>
ST_73 : Operation 542 [1/2] (3.25ns)   --->   "%v224_V = load i12* %q_Attn_V_addr, align 2" [kernel.cpp:382]   --->   Operation 542 'load' 'v224_V' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_73 : Operation 543 [1/2] (3.25ns)   --->   "%v225_V = load i12* %q_V_h_V_addr, align 2" [kernel.cpp:383]   --->   Operation 543 'load' 'v225_V' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_73 : Operation 544 [1/2] (3.25ns)   --->   "%v229 = load i32* %q_outp2_addr_1, align 4" [kernel.cpp:387]   --->   Operation 544 'load' 'v229' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>

State 74 <SV = 12> <Delay = 9.63>
ST_74 : Operation 545 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str40) nounwind" [kernel.cpp:381]   --->   Operation 545 'specloopname' <Predicate = true> <Delay = 0.00>
ST_74 : Operation 546 [1/1] (0.00ns)   --->   "%sext_ln68 = sext i12 %v224_V to i24" [kernel.cpp:386]   --->   Operation 546 'sext' 'sext_ln68' <Predicate = true> <Delay = 0.00>
ST_74 : Operation 547 [1/1] (0.00ns)   --->   "%sext_ln68_5 = sext i12 %v225_V to i24" [kernel.cpp:386]   --->   Operation 547 'sext' 'sext_ln68_5' <Predicate = true> <Delay = 0.00>
ST_74 : Operation 548 [1/1] (3.36ns) (grouped into DSP with root node v231)   --->   "%v228_V = mul i24 %sext_ln68, %sext_ln68_5" [kernel.cpp:386]   --->   Operation 548 'mul' 'v228_V' <Predicate = true> <Delay = 3.36> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_74 : Operation 549 [1/1] (0.00ns) (grouped into DSP with root node v231)   --->   "%v230 = sext i24 %v228_V to i32" [kernel.cpp:388]   --->   Operation 549 'sext' 'v230' <Predicate = true> <Delay = 0.00>
ST_74 : Operation 550 [1/1] (3.02ns) (root node of the DSP)   --->   "%v231 = add nsw i32 %v229, %v230" [kernel.cpp:389]   --->   Operation 550 'add' 'v231' <Predicate = true> <Delay = 3.02> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_74 : Operation 551 [1/1] (3.25ns)   --->   "store i32 %v231, i32* %q_outp2_addr_1, align 4" [kernel.cpp:390]   --->   Operation 551 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_74 : Operation 552 [1/1] (0.00ns)   --->   "br label %22" [kernel.cpp:381]   --->   Operation 552 'br' <Predicate = true> <Delay = 0.00>

State 75 <SV = 9> <Delay = 2.32>
ST_75 : Operation 553 [1/1] (0.00ns)   --->   "%i19_0 = phi i4 [ %i19, %l_outp_to_float_i19_end ], [ 0, %.preheader.preheader ]"   --->   Operation 553 'phi' 'i19_0' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 554 [1/1] (1.30ns)   --->   "%icmp_ln394 = icmp eq i4 %i19_0, -4" [kernel.cpp:394]   --->   Operation 554 'icmp' 'icmp_ln394' <Predicate = true> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 555 [1/1] (0.00ns)   --->   "%empty_470 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 12, i64 12, i64 12)"   --->   Operation 555 'speclooptripcount' 'empty_470' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 556 [1/1] (1.73ns)   --->   "%i19 = add i4 %i19_0, 1" [kernel.cpp:394]   --->   Operation 556 'add' 'i19' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 557 [1/1] (0.00ns)   --->   "br i1 %icmp_ln394, label %26, label %l_outp_to_float_i19_begin" [kernel.cpp:394]   --->   Operation 557 'br' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 558 [1/1] (0.00ns)   --->   "%zext_ln396 = zext i4 %i19_0 to i64" [kernel.cpp:396]   --->   Operation 558 'zext' 'zext_ln396' <Predicate = (!icmp_ln394)> <Delay = 0.00>
ST_75 : Operation 559 [1/1] (0.00ns)   --->   "%max_Attn_addr_3 = getelementptr inbounds [12 x float]* %max_Attn, i64 0, i64 %zext_ln396" [kernel.cpp:397]   --->   Operation 559 'getelementptr' 'max_Attn_addr_3' <Predicate = (!icmp_ln394)> <Delay = 0.00>
ST_75 : Operation 560 [2/2] (2.32ns)   --->   "%v235 = load float* %max_Attn_addr_3, align 4" [kernel.cpp:397]   --->   Operation 560 'load' 'v235' <Predicate = (!icmp_ln394)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_75 : Operation 561 [1/1] (0.00ns)   --->   "ret void" [kernel.cpp:406]   --->   Operation 561 'ret' <Predicate = (icmp_ln394)> <Delay = 0.00>

State 76 <SV = 10> <Delay = 2.32>
ST_76 : Operation 562 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([20 x i8]* @p_str41) nounwind" [kernel.cpp:394]   --->   Operation 562 'specloopname' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 563 [1/1] (0.00ns)   --->   "%tmp_32 = call i32 (...)* @_ssdm_op_SpecRegionBegin([20 x i8]* @p_str41)" [kernel.cpp:394]   --->   Operation 563 'specregionbegin' 'tmp_32' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 564 [1/1] (0.00ns)   --->   "%tmp_109 = call i10 @_ssdm_op_BitConcatenate.i10.i4.i6(i4 %i19_0, i6 0)" [kernel.cpp:403]   --->   Operation 564 'bitconcatenate' 'tmp_109' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 565 [1/1] (0.00ns)   --->   "%zext_ln397 = zext i10 %tmp_109 to i11" [kernel.cpp:397]   --->   Operation 565 'zext' 'zext_ln397' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 566 [1/2] (2.32ns)   --->   "%v235 = load float* %max_Attn_addr_3, align 4" [kernel.cpp:397]   --->   Operation 566 'load' 'v235' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_76 : Operation 567 [1/1] (1.76ns)   --->   "br label %24" [kernel.cpp:395]   --->   Operation 567 'br' <Predicate = true> <Delay = 1.76>

State 77 <SV = 11> <Delay = 4.98>
ST_77 : Operation 568 [1/1] (0.00ns)   --->   "%j19_0 = phi i7 [ 0, %l_outp_to_float_i19_begin ], [ %j19, %25 ]"   --->   Operation 568 'phi' 'j19_0' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 569 [1/1] (1.48ns)   --->   "%icmp_ln395 = icmp eq i7 %j19_0, -64" [kernel.cpp:395]   --->   Operation 569 'icmp' 'icmp_ln395' <Predicate = true> <Delay = 1.48> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 570 [1/1] (0.00ns)   --->   "%empty_471 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 64, i64 64, i64 64)"   --->   Operation 570 'speclooptripcount' 'empty_471' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 571 [1/1] (1.87ns)   --->   "%j19 = add i7 %j19_0, 1" [kernel.cpp:395]   --->   Operation 571 'add' 'j19' <Predicate = true> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 572 [1/1] (0.00ns)   --->   "br i1 %icmp_ln395, label %l_outp_to_float_i19_end, label %25" [kernel.cpp:395]   --->   Operation 572 'br' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 573 [1/1] (0.00ns)   --->   "%zext_ln403 = zext i7 %j19_0 to i11" [kernel.cpp:403]   --->   Operation 573 'zext' 'zext_ln403' <Predicate = (!icmp_ln395)> <Delay = 0.00>
ST_77 : Operation 574 [1/1] (1.73ns)   --->   "%add_ln403 = add i11 %zext_ln397, %zext_ln403" [kernel.cpp:403]   --->   Operation 574 'add' 'add_ln403' <Predicate = (!icmp_ln395)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 575 [1/1] (0.00ns)   --->   "%zext_ln403_1 = zext i11 %add_ln403 to i64" [kernel.cpp:403]   --->   Operation 575 'zext' 'zext_ln403_1' <Predicate = (!icmp_ln395)> <Delay = 0.00>
ST_77 : Operation 576 [1/1] (0.00ns)   --->   "%q_outp2_addr_2 = getelementptr [768 x i32]* %q_outp2, i64 0, i64 %zext_ln403_1" [kernel.cpp:396]   --->   Operation 576 'getelementptr' 'q_outp2_addr_2' <Predicate = (!icmp_ln395)> <Delay = 0.00>
ST_77 : Operation 577 [2/2] (3.25ns)   --->   "%v234 = load i32* %q_outp2_addr_2, align 4" [kernel.cpp:396]   --->   Operation 577 'load' 'v234' <Predicate = (!icmp_ln395)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_77 : Operation 578 [1/1] (0.00ns)   --->   "%empty_472 = call i32 (...)* @_ssdm_op_SpecRegionEnd([20 x i8]* @p_str41, i32 %tmp_32)" [kernel.cpp:405]   --->   Operation 578 'specregionend' 'empty_472' <Predicate = (icmp_ln395)> <Delay = 0.00>
ST_77 : Operation 579 [1/1] (0.00ns)   --->   "br label %.preheader" [kernel.cpp:394]   --->   Operation 579 'br' <Predicate = (icmp_ln395)> <Delay = 0.00>

State 78 <SV = 12> <Delay = 3.25>
ST_78 : Operation 580 [1/2] (3.25ns)   --->   "%v234 = load i32* %q_outp2_addr_2, align 4" [kernel.cpp:396]   --->   Operation 580 'load' 'v234' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>

State 79 <SV = 13> <Delay = 6.41>
ST_79 : Operation 581 [6/6] (6.41ns)   --->   "%v236 = sitofp i32 %v234 to float" [kernel.cpp:398]   --->   Operation 581 'sitofp' 'v236' <Predicate = true> <Delay = 6.41> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 80 <SV = 14> <Delay = 6.41>
ST_80 : Operation 582 [5/6] (6.41ns)   --->   "%v236 = sitofp i32 %v234 to float" [kernel.cpp:398]   --->   Operation 582 'sitofp' 'v236' <Predicate = true> <Delay = 6.41> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 81 <SV = 15> <Delay = 6.41>
ST_81 : Operation 583 [4/6] (6.41ns)   --->   "%v236 = sitofp i32 %v234 to float" [kernel.cpp:398]   --->   Operation 583 'sitofp' 'v236' <Predicate = true> <Delay = 6.41> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 82 <SV = 16> <Delay = 6.41>
ST_82 : Operation 584 [3/6] (6.41ns)   --->   "%v236 = sitofp i32 %v234 to float" [kernel.cpp:398]   --->   Operation 584 'sitofp' 'v236' <Predicate = true> <Delay = 6.41> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 83 <SV = 17> <Delay = 6.41>
ST_83 : Operation 585 [2/6] (6.41ns)   --->   "%v236 = sitofp i32 %v234 to float" [kernel.cpp:398]   --->   Operation 585 'sitofp' 'v236' <Predicate = true> <Delay = 6.41> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 84 <SV = 18> <Delay = 6.41>
ST_84 : Operation 586 [1/6] (6.41ns)   --->   "%v236 = sitofp i32 %v234 to float" [kernel.cpp:398]   --->   Operation 586 'sitofp' 'v236' <Predicate = true> <Delay = 6.41> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 85 <SV = 19> <Delay = 5.70>
ST_85 : Operation 587 [4/4] (5.70ns)   --->   "%v237 = fmul float %v236, %v235" [kernel.cpp:399]   --->   Operation 587 'fmul' 'v237' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 86 <SV = 20> <Delay = 5.70>
ST_86 : Operation 588 [3/4] (5.70ns)   --->   "%v237 = fmul float %v236, %v235" [kernel.cpp:399]   --->   Operation 588 'fmul' 'v237' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 87 <SV = 21> <Delay = 5.70>
ST_87 : Operation 589 [1/1] (0.00ns)   --->   "%zext_ln396_1 = zext i7 %j19_0 to i64" [kernel.cpp:396]   --->   Operation 589 'zext' 'zext_ln396_1' <Predicate = true> <Delay = 0.00>
ST_87 : Operation 590 [2/4] (5.70ns)   --->   "%v237 = fmul float %v236, %v235" [kernel.cpp:399]   --->   Operation 590 'fmul' 'v237' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_87 : Operation 591 [1/1] (0.00ns)   --->   "%max_V_h_addr_3 = getelementptr inbounds [64 x float]* %max_V_h, i64 0, i64 %zext_ln396_1" [kernel.cpp:400]   --->   Operation 591 'getelementptr' 'max_V_h_addr_3' <Predicate = true> <Delay = 0.00>
ST_87 : Operation 592 [2/2] (3.25ns)   --->   "%v238 = load float* %max_V_h_addr_3, align 4" [kernel.cpp:400]   --->   Operation 592 'load' 'v238' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>

State 88 <SV = 22> <Delay = 5.70>
ST_88 : Operation 593 [1/4] (5.70ns)   --->   "%v237 = fmul float %v236, %v235" [kernel.cpp:399]   --->   Operation 593 'fmul' 'v237' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_88 : Operation 594 [1/2] (3.25ns)   --->   "%v238 = load float* %max_V_h_addr_3, align 4" [kernel.cpp:400]   --->   Operation 594 'load' 'v238' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>

State 89 <SV = 23> <Delay = 5.70>
ST_89 : Operation 595 [4/4] (5.70ns)   --->   "%v239 = fmul float %v237, %v238" [kernel.cpp:402]   --->   Operation 595 'fmul' 'v239' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 90 <SV = 24> <Delay = 5.70>
ST_90 : Operation 596 [3/4] (5.70ns)   --->   "%v239 = fmul float %v237, %v238" [kernel.cpp:402]   --->   Operation 596 'fmul' 'v239' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 91 <SV = 25> <Delay = 5.70>
ST_91 : Operation 597 [2/4] (5.70ns)   --->   "%v239 = fmul float %v237, %v238" [kernel.cpp:402]   --->   Operation 597 'fmul' 'v239' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 92 <SV = 26> <Delay = 5.70>
ST_92 : Operation 598 [1/4] (5.70ns)   --->   "%v239 = fmul float %v237, %v238" [kernel.cpp:402]   --->   Operation 598 'fmul' 'v239' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 93 <SV = 27> <Delay = 6.07>
ST_93 : Operation 599 [16/16] (6.07ns)   --->   "%v240 = fdiv float %v239, 4.190209e+06" [kernel.cpp:402]   --->   Operation 599 'fdiv' 'v240' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 94 <SV = 28> <Delay = 6.07>
ST_94 : Operation 600 [15/16] (6.07ns)   --->   "%v240 = fdiv float %v239, 4.190209e+06" [kernel.cpp:402]   --->   Operation 600 'fdiv' 'v240' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 95 <SV = 29> <Delay = 6.07>
ST_95 : Operation 601 [14/16] (6.07ns)   --->   "%v240 = fdiv float %v239, 4.190209e+06" [kernel.cpp:402]   --->   Operation 601 'fdiv' 'v240' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 96 <SV = 30> <Delay = 6.07>
ST_96 : Operation 602 [13/16] (6.07ns)   --->   "%v240 = fdiv float %v239, 4.190209e+06" [kernel.cpp:402]   --->   Operation 602 'fdiv' 'v240' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 97 <SV = 31> <Delay = 6.07>
ST_97 : Operation 603 [12/16] (6.07ns)   --->   "%v240 = fdiv float %v239, 4.190209e+06" [kernel.cpp:402]   --->   Operation 603 'fdiv' 'v240' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 98 <SV = 32> <Delay = 6.07>
ST_98 : Operation 604 [11/16] (6.07ns)   --->   "%v240 = fdiv float %v239, 4.190209e+06" [kernel.cpp:402]   --->   Operation 604 'fdiv' 'v240' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 99 <SV = 33> <Delay = 6.07>
ST_99 : Operation 605 [10/16] (6.07ns)   --->   "%v240 = fdiv float %v239, 4.190209e+06" [kernel.cpp:402]   --->   Operation 605 'fdiv' 'v240' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 100 <SV = 34> <Delay = 6.07>
ST_100 : Operation 606 [9/16] (6.07ns)   --->   "%v240 = fdiv float %v239, 4.190209e+06" [kernel.cpp:402]   --->   Operation 606 'fdiv' 'v240' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 101 <SV = 35> <Delay = 6.07>
ST_101 : Operation 607 [8/16] (6.07ns)   --->   "%v240 = fdiv float %v239, 4.190209e+06" [kernel.cpp:402]   --->   Operation 607 'fdiv' 'v240' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 102 <SV = 36> <Delay = 6.07>
ST_102 : Operation 608 [7/16] (6.07ns)   --->   "%v240 = fdiv float %v239, 4.190209e+06" [kernel.cpp:402]   --->   Operation 608 'fdiv' 'v240' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 103 <SV = 37> <Delay = 6.07>
ST_103 : Operation 609 [6/16] (6.07ns)   --->   "%v240 = fdiv float %v239, 4.190209e+06" [kernel.cpp:402]   --->   Operation 609 'fdiv' 'v240' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 104 <SV = 38> <Delay = 6.07>
ST_104 : Operation 610 [5/16] (6.07ns)   --->   "%v240 = fdiv float %v239, 4.190209e+06" [kernel.cpp:402]   --->   Operation 610 'fdiv' 'v240' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 105 <SV = 39> <Delay = 6.07>
ST_105 : Operation 611 [4/16] (6.07ns)   --->   "%v240 = fdiv float %v239, 4.190209e+06" [kernel.cpp:402]   --->   Operation 611 'fdiv' 'v240' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 106 <SV = 40> <Delay = 6.07>
ST_106 : Operation 612 [3/16] (6.07ns)   --->   "%v240 = fdiv float %v239, 4.190209e+06" [kernel.cpp:402]   --->   Operation 612 'fdiv' 'v240' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 107 <SV = 41> <Delay = 6.07>
ST_107 : Operation 613 [2/16] (6.07ns)   --->   "%v240 = fdiv float %v239, 4.190209e+06" [kernel.cpp:402]   --->   Operation 613 'fdiv' 'v240' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 108 <SV = 42> <Delay = 6.07>
ST_108 : Operation 614 [1/16] (6.07ns)   --->   "%v240 = fdiv float %v239, 4.190209e+06" [kernel.cpp:402]   --->   Operation 614 'fdiv' 'v240' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 109 <SV = 43> <Delay = 3.25>
ST_109 : Operation 615 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([6 x i8]* @p_str42) nounwind" [kernel.cpp:395]   --->   Operation 615 'specloopname' <Predicate = true> <Delay = 0.00>
ST_109 : Operation 616 [1/1] (0.00ns)   --->   "%v169_addr = getelementptr [768 x float]* %v169, i64 0, i64 %zext_ln403_1" [kernel.cpp:403]   --->   Operation 616 'getelementptr' 'v169_addr' <Predicate = true> <Delay = 0.00>
ST_109 : Operation 617 [1/1] (3.25ns)   --->   "store float %v240, float* %v169_addr, align 4" [kernel.cpp:403]   --->   Operation 617 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_109 : Operation 618 [1/1] (0.00ns)   --->   "br label %24" [kernel.cpp:395]   --->   Operation 618 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('v171') with incoming values : ('v171', kernel.cpp:294) [11]  (1.77 ns)

 <State 2>: 2.32ns
The critical path consists of the following:
	'phi' operation ('v171') with incoming values : ('v171', kernel.cpp:294) [11]  (0 ns)
	'getelementptr' operation ('max_Attn_addr', kernel.cpp:295) [18]  (0 ns)
	'store' operation ('store_ln295', kernel.cpp:295) of constant 0 on array 'max_Attn', kernel.cpp:293 [19]  (2.32 ns)

 <State 3>: 3.25ns
The critical path consists of the following:
	'phi' operation ('v173') with incoming values : ('v173', kernel.cpp:298) [24]  (0 ns)
	'getelementptr' operation ('max_V_h_addr', kernel.cpp:299) [31]  (0 ns)
	'store' operation ('store_ln299', kernel.cpp:299) of constant 0 on array 'max_V_h', kernel.cpp:297 [32]  (3.25 ns)

 <State 4>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('v178') with incoming values : ('v178', kernel.cpp:305) [47]  (1.77 ns)

 <State 5>: 4.98ns
The critical path consists of the following:
	'phi' operation ('v178') with incoming values : ('v178', kernel.cpp:305) [47]  (0 ns)
	'add' operation ('add_ln306', kernel.cpp:306) [54]  (1.73 ns)
	'getelementptr' operation ('q_outp2_addr', kernel.cpp:306) [56]  (0 ns)
	'store' operation ('store_ln306', kernel.cpp:306) of constant 0 on array 'q_outp2', kernel.cpp:303 [57]  (3.25 ns)

 <State 6>: 1.92ns
The critical path consists of the following:
	'phi' operation ('i14') with incoming values : ('i14', kernel.cpp:309) [64]  (0 ns)
	'sub' operation ('sub_ln311', kernel.cpp:311) [77]  (1.92 ns)

 <State 7>: 5.08ns
The critical path consists of the following:
	'phi' operation ('j14') with incoming values : ('j14', kernel.cpp:310) [81]  (0 ns)
	'add' operation ('add_ln311', kernel.cpp:311) [89]  (1.82 ns)
	'getelementptr' operation ('v167_addr', kernel.cpp:311) [91]  (0 ns)
	'load' operation ('v181', kernel.cpp:311) on array 'v167' [92]  (3.25 ns)

 <State 8>: 8.69ns
The critical path consists of the following:
	'load' operation ('v181', kernel.cpp:311) on array 'v167' [92]  (3.25 ns)
	'fcmp' operation ('tmp_65', kernel.cpp:312) [99]  (5.43 ns)

 <State 9>: 7.75ns
The critical path consists of the following:
	'load' operation ('v187', kernel.cpp:322) on array 'max_Attn', kernel.cpp:293 [101]  (2.32 ns)
	'fcmp' operation ('tmp_67', kernel.cpp:316) [131]  (5.43 ns)

 <State 10>: 6.41ns
The critical path consists of the following:
	'fcmp' operation ('tmp_70', kernel.cpp:325) [116]  (5.43 ns)
	'and' operation ('v190', kernel.cpp:325) [117]  (0.978 ns)

 <State 11>: 1.87ns
The critical path consists of the following:
	'phi' operation ('j15') with incoming values : ('j15', kernel.cpp:334) [147]  (0 ns)
	'add' operation ('j15', kernel.cpp:334) [150]  (1.87 ns)

 <State 12>: 4.98ns
The critical path consists of the following:
	'phi' operation ('i15') with incoming values : ('i15', kernel.cpp:335) [160]  (0 ns)
	'add' operation ('add_ln336', kernel.cpp:336) [169]  (1.73 ns)
	'getelementptr' operation ('v168_addr', kernel.cpp:336) [171]  (0 ns)
	'load' operation ('v195', kernel.cpp:336) on array 'v168' [172]  (3.25 ns)

 <State 13>: 8.69ns
The critical path consists of the following:
	'load' operation ('v195', kernel.cpp:336) on array 'v168' [172]  (3.25 ns)
	'fcmp' operation ('tmp_72', kernel.cpp:337) [179]  (5.43 ns)

 <State 14>: 8.69ns
The critical path consists of the following:
	'load' operation ('v201', kernel.cpp:347) on array 'max_V_h', kernel.cpp:297 [181]  (3.25 ns)
	'fcmp' operation ('tmp_74', kernel.cpp:341) [211]  (5.43 ns)

 <State 15>: 6.41ns
The critical path consists of the following:
	'fcmp' operation ('tmp_77', kernel.cpp:350) [196]  (5.43 ns)
	'and' operation ('v204', kernel.cpp:350) [197]  (0.978 ns)

 <State 16>: 2.32ns
The critical path consists of the following:
	'phi' operation ('i16') with incoming values : ('i16', kernel.cpp:359) [227]  (0 ns)
	'getelementptr' operation ('max_Attn_addr_2', kernel.cpp:363) [241]  (0 ns)
	'load' operation ('v211', kernel.cpp:363) on array 'max_Attn', kernel.cpp:293 [242]  (2.32 ns)

 <State 17>: 2.32ns
The critical path consists of the following:
	'load' operation ('v211', kernel.cpp:363) on array 'max_Attn', kernel.cpp:293 [242]  (2.32 ns)

 <State 18>: 5.08ns
The critical path consists of the following:
	'phi' operation ('j16') with incoming values : ('j16', kernel.cpp:360) [245]  (0 ns)
	'add' operation ('add_ln361', kernel.cpp:361) [253]  (1.82 ns)
	'getelementptr' operation ('v167_addr_1', kernel.cpp:361) [255]  (0 ns)
	'load' operation ('v209', kernel.cpp:362) on array 'v167' [257]  (3.25 ns)

 <State 19>: 3.25ns
The critical path consists of the following:
	'load' operation ('v209', kernel.cpp:362) on array 'v167' [257]  (3.25 ns)

 <State 20>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('v210', kernel.cpp:362) [258]  (5.7 ns)

 <State 21>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('v210', kernel.cpp:362) [258]  (5.7 ns)

 <State 22>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('v210', kernel.cpp:362) [258]  (5.7 ns)

 <State 23>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('v210', kernel.cpp:362) [258]  (5.7 ns)

 <State 24>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('v212', kernel.cpp:364) [259]  (6.08 ns)

 <State 25>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('v212', kernel.cpp:364) [259]  (6.08 ns)

 <State 26>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('v212', kernel.cpp:364) [259]  (6.08 ns)

 <State 27>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('v212', kernel.cpp:364) [259]  (6.08 ns)

 <State 28>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('v212', kernel.cpp:364) [259]  (6.08 ns)

 <State 29>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('v212', kernel.cpp:364) [259]  (6.08 ns)

 <State 30>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('v212', kernel.cpp:364) [259]  (6.08 ns)

 <State 31>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('v212', kernel.cpp:364) [259]  (6.08 ns)

 <State 32>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('v212', kernel.cpp:364) [259]  (6.08 ns)

 <State 33>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('v212', kernel.cpp:364) [259]  (6.08 ns)

 <State 34>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('v212', kernel.cpp:364) [259]  (6.08 ns)

 <State 35>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('v212', kernel.cpp:364) [259]  (6.08 ns)

 <State 36>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('v212', kernel.cpp:364) [259]  (6.08 ns)

 <State 37>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('v212', kernel.cpp:364) [259]  (6.08 ns)

 <State 38>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('v212', kernel.cpp:364) [259]  (6.08 ns)

 <State 39>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('v212', kernel.cpp:364) [259]  (6.08 ns)

 <State 40>: 8.67ns
The critical path consists of the following:
	'sub' operation ('sh_amt', kernel.cpp:365) [269]  (1.82 ns)
	'icmp' operation ('icmp_ln284', kernel.cpp:365) [272]  (1.66 ns)
	'and' operation ('and_ln284', kernel.cpp:365) [285]  (0.978 ns)
	'and' operation ('and_ln285', kernel.cpp:365) [286]  (0 ns)
	'select' operation ('v213.V', kernel.cpp:365) [287]  (4.2 ns)

 <State 41>: 7.78ns
The critical path consists of the following:
	'shl' operation ('v213.V', kernel.cpp:365) [282]  (0 ns)
	'select' operation ('v213.V', kernel.cpp:365) [291]  (0 ns)
	'select' operation ('v213.V', kernel.cpp:365) [292]  (3.57 ns)
	'select' operation ('v213.V', kernel.cpp:365) [295]  (0.993 ns)
	'select' operation ('v213.V', kernel.cpp:365) [298]  (0.978 ns)
	'sub' operation ('v213.V', kernel.cpp:365) [299]  (1.55 ns)
	'select' operation ('v213.V', kernel.cpp:365) [300]  (0.697 ns)

 <State 42>: 3.25ns
The critical path consists of the following:
	'getelementptr' operation ('q_Attn_V_addr_1', kernel.cpp:366) [256]  (0 ns)
	'store' operation ('store_ln366', kernel.cpp:366) of variable 'v213.V', kernel.cpp:365 on array 'q_Attn.V', kernel.cpp:301 [301]  (3.25 ns)

 <State 43>: 3.25ns
The critical path consists of the following:
	'phi' operation ('j17') with incoming values : ('j17', kernel.cpp:369) [309]  (0 ns)
	'getelementptr' operation ('max_V_h_addr_2', kernel.cpp:373) [319]  (0 ns)
	'load' operation ('v218', kernel.cpp:373) on array 'max_V_h', kernel.cpp:297 [320]  (3.25 ns)

 <State 44>: 3.25ns
The critical path consists of the following:
	'load' operation ('v218', kernel.cpp:373) on array 'max_V_h', kernel.cpp:297 [320]  (3.25 ns)

 <State 45>: 4.98ns
The critical path consists of the following:
	'phi' operation ('i17') with incoming values : ('i17', kernel.cpp:370) [323]  (0 ns)
	'add' operation ('add_ln371', kernel.cpp:371) [332]  (1.73 ns)
	'getelementptr' operation ('v168_addr_1', kernel.cpp:371) [334]  (0 ns)
	'load' operation ('v216', kernel.cpp:372) on array 'v168' [336]  (3.25 ns)

 <State 46>: 3.25ns
The critical path consists of the following:
	'load' operation ('v216', kernel.cpp:372) on array 'v168' [336]  (3.25 ns)

 <State 47>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('v217', kernel.cpp:372) [337]  (5.7 ns)

 <State 48>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('v217', kernel.cpp:372) [337]  (5.7 ns)

 <State 49>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('v217', kernel.cpp:372) [337]  (5.7 ns)

 <State 50>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('v217', kernel.cpp:372) [337]  (5.7 ns)

 <State 51>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('v219', kernel.cpp:374) [338]  (6.08 ns)

 <State 52>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('v219', kernel.cpp:374) [338]  (6.08 ns)

 <State 53>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('v219', kernel.cpp:374) [338]  (6.08 ns)

 <State 54>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('v219', kernel.cpp:374) [338]  (6.08 ns)

 <State 55>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('v219', kernel.cpp:374) [338]  (6.08 ns)

 <State 56>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('v219', kernel.cpp:374) [338]  (6.08 ns)

 <State 57>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('v219', kernel.cpp:374) [338]  (6.08 ns)

 <State 58>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('v219', kernel.cpp:374) [338]  (6.08 ns)

 <State 59>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('v219', kernel.cpp:374) [338]  (6.08 ns)

 <State 60>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('v219', kernel.cpp:374) [338]  (6.08 ns)

 <State 61>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('v219', kernel.cpp:374) [338]  (6.08 ns)

 <State 62>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('v219', kernel.cpp:374) [338]  (6.08 ns)

 <State 63>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('v219', kernel.cpp:374) [338]  (6.08 ns)

 <State 64>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('v219', kernel.cpp:374) [338]  (6.08 ns)

 <State 65>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('v219', kernel.cpp:374) [338]  (6.08 ns)

 <State 66>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('v219', kernel.cpp:374) [338]  (6.08 ns)

 <State 67>: 8.67ns
The critical path consists of the following:
	'sub' operation ('sh_amt', kernel.cpp:375) [348]  (1.82 ns)
	'icmp' operation ('icmp_ln284_5', kernel.cpp:375) [351]  (1.66 ns)
	'and' operation ('and_ln284_5', kernel.cpp:375) [364]  (0.978 ns)
	'and' operation ('and_ln285_14', kernel.cpp:375) [365]  (0 ns)
	'select' operation ('v220.V', kernel.cpp:375) [366]  (4.2 ns)

 <State 68>: 7.78ns
The critical path consists of the following:
	'shl' operation ('v220.V', kernel.cpp:375) [361]  (0 ns)
	'select' operation ('v220.V', kernel.cpp:375) [370]  (0 ns)
	'select' operation ('v220.V', kernel.cpp:375) [371]  (3.57 ns)
	'select' operation ('v220.V', kernel.cpp:375) [374]  (0.993 ns)
	'select' operation ('v220.V', kernel.cpp:375) [377]  (0.978 ns)
	'sub' operation ('v220.V', kernel.cpp:375) [378]  (1.55 ns)
	'select' operation ('v220.V', kernel.cpp:375) [379]  (0.697 ns)

 <State 69>: 3.25ns
The critical path consists of the following:
	'getelementptr' operation ('q_V_h_V_addr_1', kernel.cpp:376) [335]  (0 ns)
	'store' operation ('store_ln376', kernel.cpp:376) of variable 'v220.V', kernel.cpp:375 on array 'q_V_h.V', kernel.cpp:302 [380]  (3.25 ns)

 <State 70>: 1.92ns
The critical path consists of the following:
	'phi' operation ('i18') with incoming values : ('i18', kernel.cpp:379) [388]  (0 ns)
	'sub' operation ('sub_ln382', kernel.cpp:382) [400]  (1.92 ns)

 <State 71>: 1.87ns
The critical path consists of the following:
	'phi' operation ('j18') with incoming values : ('j18', kernel.cpp:380) [405]  (0 ns)
	'add' operation ('j18', kernel.cpp:380) [408]  (1.87 ns)

 <State 72>: 5.08ns
The critical path consists of the following:
	'phi' operation ('k2') with incoming values : ('k2', kernel.cpp:381) [419]  (0 ns)
	'add' operation ('add_ln382', kernel.cpp:382) [427]  (1.82 ns)
	'getelementptr' operation ('q_Attn_V_addr', kernel.cpp:382) [429]  (0 ns)
	'load' operation ('v224.V', kernel.cpp:382) on array 'q_Attn.V', kernel.cpp:301 [435]  (3.25 ns)

 <State 73>: 3.25ns
The critical path consists of the following:
	'load' operation ('v224.V', kernel.cpp:382) on array 'q_Attn.V', kernel.cpp:301 [435]  (3.25 ns)

 <State 74>: 9.63ns
The critical path consists of the following:
	'mul' operation of DSP[442] ('v228.V', kernel.cpp:386) [439]  (3.36 ns)
	'add' operation of DSP[442] ('v231', kernel.cpp:389) [442]  (3.02 ns)
	'store' operation ('store_ln390', kernel.cpp:390) of variable 'v231', kernel.cpp:389 on array 'q_outp2', kernel.cpp:303 [443]  (3.25 ns)

 <State 75>: 2.32ns
The critical path consists of the following:
	'phi' operation ('i19') with incoming values : ('i19', kernel.cpp:394) [454]  (0 ns)
	'getelementptr' operation ('max_Attn_addr_3', kernel.cpp:397) [465]  (0 ns)
	'load' operation ('v235', kernel.cpp:397) on array 'max_Attn', kernel.cpp:293 [466]  (2.32 ns)

 <State 76>: 2.32ns
The critical path consists of the following:
	'load' operation ('v235', kernel.cpp:397) on array 'max_Attn', kernel.cpp:293 [466]  (2.32 ns)

 <State 77>: 4.98ns
The critical path consists of the following:
	'phi' operation ('j19') with incoming values : ('j19', kernel.cpp:395) [469]  (0 ns)
	'add' operation ('add_ln403', kernel.cpp:403) [478]  (1.73 ns)
	'getelementptr' operation ('q_outp2_addr_2', kernel.cpp:396) [481]  (0 ns)
	'load' operation ('v234', kernel.cpp:396) on array 'q_outp2', kernel.cpp:303 [482]  (3.25 ns)

 <State 78>: 3.25ns
The critical path consists of the following:
	'load' operation ('v234', kernel.cpp:396) on array 'q_outp2', kernel.cpp:303 [482]  (3.25 ns)

 <State 79>: 6.41ns
The critical path consists of the following:
	'sitofp' operation ('v236', kernel.cpp:398) [483]  (6.41 ns)

 <State 80>: 6.41ns
The critical path consists of the following:
	'sitofp' operation ('v236', kernel.cpp:398) [483]  (6.41 ns)

 <State 81>: 6.41ns
The critical path consists of the following:
	'sitofp' operation ('v236', kernel.cpp:398) [483]  (6.41 ns)

 <State 82>: 6.41ns
The critical path consists of the following:
	'sitofp' operation ('v236', kernel.cpp:398) [483]  (6.41 ns)

 <State 83>: 6.41ns
The critical path consists of the following:
	'sitofp' operation ('v236', kernel.cpp:398) [483]  (6.41 ns)

 <State 84>: 6.41ns
The critical path consists of the following:
	'sitofp' operation ('v236', kernel.cpp:398) [483]  (6.41 ns)

 <State 85>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('v237', kernel.cpp:399) [484]  (5.7 ns)

 <State 86>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('v237', kernel.cpp:399) [484]  (5.7 ns)

 <State 87>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('v237', kernel.cpp:399) [484]  (5.7 ns)

 <State 88>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('v237', kernel.cpp:399) [484]  (5.7 ns)

 <State 89>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('v239', kernel.cpp:402) [487]  (5.7 ns)

 <State 90>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('v239', kernel.cpp:402) [487]  (5.7 ns)

 <State 91>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('v239', kernel.cpp:402) [487]  (5.7 ns)

 <State 92>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('v239', kernel.cpp:402) [487]  (5.7 ns)

 <State 93>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('v240', kernel.cpp:402) [488]  (6.08 ns)

 <State 94>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('v240', kernel.cpp:402) [488]  (6.08 ns)

 <State 95>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('v240', kernel.cpp:402) [488]  (6.08 ns)

 <State 96>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('v240', kernel.cpp:402) [488]  (6.08 ns)

 <State 97>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('v240', kernel.cpp:402) [488]  (6.08 ns)

 <State 98>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('v240', kernel.cpp:402) [488]  (6.08 ns)

 <State 99>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('v240', kernel.cpp:402) [488]  (6.08 ns)

 <State 100>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('v240', kernel.cpp:402) [488]  (6.08 ns)

 <State 101>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('v240', kernel.cpp:402) [488]  (6.08 ns)

 <State 102>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('v240', kernel.cpp:402) [488]  (6.08 ns)

 <State 103>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('v240', kernel.cpp:402) [488]  (6.08 ns)

 <State 104>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('v240', kernel.cpp:402) [488]  (6.08 ns)

 <State 105>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('v240', kernel.cpp:402) [488]  (6.08 ns)

 <State 106>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('v240', kernel.cpp:402) [488]  (6.08 ns)

 <State 107>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('v240', kernel.cpp:402) [488]  (6.08 ns)

 <State 108>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('v240', kernel.cpp:402) [488]  (6.08 ns)

 <State 109>: 3.25ns
The critical path consists of the following:
	'getelementptr' operation ('v169_addr', kernel.cpp:403) [480]  (0 ns)
	'store' operation ('store_ln403', kernel.cpp:403) of variable 'v240', kernel.cpp:402 on array 'v169' [489]  (3.25 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50
	State 51
	State 52
	State 53
	State 54
	State 55
	State 56
	State 57
	State 58
	State 59
	State 60
	State 61
	State 62
	State 63
	State 64
	State 65
	State 66
	State 67
	State 68
	State 69
	State 70
	State 71
	State 72
	State 73
	State 74
	State 75
	State 76
	State 77
	State 78
	State 79
	State 80
	State 81
	State 82
	State 83
	State 84
	State 85
	State 86
	State 87
	State 88
	State 89
	State 90
	State 91
	State 92
	State 93
	State 94
	State 95
	State 96
	State 97
	State 98
	State 99
	State 100
	State 101
	State 102
	State 103
	State 104
	State 105
	State 106
	State 107
	State 108
	State 109


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
