{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 132 02/25/2009 SJ Full Version " "Info: Version 9.0 Build 132 02/25/2009 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Mon Oct 15 23:08:49 2012 " "Info: Processing started: Mon Oct 15 23:08:49 2012" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off iic_com -c iic_com --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off iic_com -c iic_com --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Info: Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk " "Info: Assuming node \"clk\" is an undefined clock" {  } { { "Block1.bdf" "" { Schematic "C:/Documents and Settings/Administrator/桌面/新建文件夹/IIC/Block1.bdf" { { 200 -80 88 216 "clk" "" } } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "1 " "Warning: Found 1 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "speed_select:inst6\|sclk " "Info: Detected ripple clock \"speed_select:inst6\|sclk\" as buffer" {  } { { "speed_select.v" "" { Text "C:/Documents and Settings/Administrator/桌面/新建文件夹/IIC/speed_select.v" 19 -1 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "speed_select:inst6\|sclk" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clk register iic_com:inst\|cnt_20ms\[6\] register iic_com:inst\|sw2_r 160.13 MHz 6.245 ns Internal " "Info: Clock \"clk\" has Internal fmax of 160.13 MHz between source register \"iic_com:inst\|cnt_20ms\[6\]\" and destination register \"iic_com:inst\|sw2_r\" (period= 6.245 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.974 ns + Longest register register " "Info: + Longest register to register delay is 5.974 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns iic_com:inst\|cnt_20ms\[6\] 1 REG LCFF_X24_Y8_N25 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X24_Y8_N25; Fanout = 3; REG Node = 'iic_com:inst\|cnt_20ms\[6\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { iic_com:inst|cnt_20ms[6] } "NODE_NAME" } } { "iic_com.v" "" { Text "C:/Documents and Settings/Administrator/桌面/新建文件夹/IIC/iic_com.v" 38 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.481 ns) + CELL(0.614 ns) 1.095 ns iic_com:inst\|Equal0~0 2 COMB LCCOMB_X24_Y8_N2 1 " "Info: 2: + IC(0.481 ns) + CELL(0.614 ns) = 1.095 ns; Loc. = LCCOMB_X24_Y8_N2; Fanout = 1; COMB Node = 'iic_com:inst\|Equal0~0'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.095 ns" { iic_com:inst|cnt_20ms[6] iic_com:inst|Equal0~0 } "NODE_NAME" } } { "iic_com.v" "" { Text "C:/Documents and Settings/Administrator/桌面/新建文件夹/IIC/iic_com.v" 45 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.133 ns) + CELL(0.614 ns) 2.842 ns iic_com:inst\|Equal0~4 3 COMB LCCOMB_X24_Y6_N6 2 " "Info: 3: + IC(1.133 ns) + CELL(0.614 ns) = 2.842 ns; Loc. = LCCOMB_X24_Y6_N6; Fanout = 2; COMB Node = 'iic_com:inst\|Equal0~4'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.747 ns" { iic_com:inst|Equal0~0 iic_com:inst|Equal0~4 } "NODE_NAME" } } { "iic_com.v" "" { Text "C:/Documents and Settings/Administrator/桌面/新建文件夹/IIC/iic_com.v" 45 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.078 ns) + CELL(0.206 ns) 4.126 ns iic_com:inst\|Equal0~6 4 COMB LCCOMB_X25_Y5_N28 2 " "Info: 4: + IC(1.078 ns) + CELL(0.206 ns) = 4.126 ns; Loc. = LCCOMB_X25_Y5_N28; Fanout = 2; COMB Node = 'iic_com:inst\|Equal0~6'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.284 ns" { iic_com:inst|Equal0~4 iic_com:inst|Equal0~6 } "NODE_NAME" } } { "iic_com.v" "" { Text "C:/Documents and Settings/Administrator/桌面/新建文件夹/IIC/iic_com.v" 45 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.993 ns) + CELL(0.855 ns) 5.974 ns iic_com:inst\|sw2_r 5 REG LCFF_X22_Y5_N5 7 " "Info: 5: + IC(0.993 ns) + CELL(0.855 ns) = 5.974 ns; Loc. = LCFF_X22_Y5_N5; Fanout = 7; REG Node = 'iic_com:inst\|sw2_r'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.848 ns" { iic_com:inst|Equal0~6 iic_com:inst|sw2_r } "NODE_NAME" } } { "iic_com.v" "" { Text "C:/Documents and Settings/Administrator/桌面/新建文件夹/IIC/iic_com.v" 33 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.289 ns ( 38.32 % ) " "Info: Total cell delay = 2.289 ns ( 38.32 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.685 ns ( 61.68 % ) " "Info: Total interconnect delay = 3.685 ns ( 61.68 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "5.974 ns" { iic_com:inst|cnt_20ms[6] iic_com:inst|Equal0~0 iic_com:inst|Equal0~4 iic_com:inst|Equal0~6 iic_com:inst|sw2_r } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "5.974 ns" { iic_com:inst|cnt_20ms[6] {} iic_com:inst|Equal0~0 {} iic_com:inst|Equal0~4 {} iic_com:inst|Equal0~6 {} iic_com:inst|sw2_r {} } { 0.000ns 0.481ns 1.133ns 1.078ns 0.993ns } { 0.000ns 0.614ns 0.614ns 0.206ns 0.855ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.007 ns - Smallest " "Info: - Smallest clock skew is -0.007 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.744 ns + Shortest register " "Info: + Shortest clock path from clock \"clk\" to destination register is 2.744 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.100 ns) 1.100 ns clk 1 CLK PIN_17 2 " "Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_17; Fanout = 2; CLK Node = 'clk'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "Block1.bdf" "" { Schematic "C:/Documents and Settings/Administrator/桌面/新建文件夹/IIC/Block1.bdf" { { 200 -80 88 216 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.143 ns) + CELL(0.000 ns) 1.243 ns clk~clkctrl 2 COMB CLKCTRL_G2 78 " "Info: 2: + IC(0.143 ns) + CELL(0.000 ns) = 1.243 ns; Loc. = CLKCTRL_G2; Fanout = 78; COMB Node = 'clk~clkctrl'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.143 ns" { clk clk~clkctrl } "NODE_NAME" } } { "Block1.bdf" "" { Schematic "C:/Documents and Settings/Administrator/桌面/新建文件夹/IIC/Block1.bdf" { { 200 -80 88 216 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.835 ns) + CELL(0.666 ns) 2.744 ns iic_com:inst\|sw2_r 3 REG LCFF_X22_Y5_N5 7 " "Info: 3: + IC(0.835 ns) + CELL(0.666 ns) = 2.744 ns; Loc. = LCFF_X22_Y5_N5; Fanout = 7; REG Node = 'iic_com:inst\|sw2_r'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.501 ns" { clk~clkctrl iic_com:inst|sw2_r } "NODE_NAME" } } { "iic_com.v" "" { Text "C:/Documents and Settings/Administrator/桌面/新建文件夹/IIC/iic_com.v" 33 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.766 ns ( 64.36 % ) " "Info: Total cell delay = 1.766 ns ( 64.36 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.978 ns ( 35.64 % ) " "Info: Total interconnect delay = 0.978 ns ( 35.64 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.744 ns" { clk clk~clkctrl iic_com:inst|sw2_r } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.744 ns" { clk {} clk~combout {} clk~clkctrl {} iic_com:inst|sw2_r {} } { 0.000ns 0.000ns 0.143ns 0.835ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 2.751 ns - Longest register " "Info: - Longest clock path from clock \"clk\" to source register is 2.751 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.100 ns) 1.100 ns clk 1 CLK PIN_17 2 " "Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_17; Fanout = 2; CLK Node = 'clk'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "Block1.bdf" "" { Schematic "C:/Documents and Settings/Administrator/桌面/新建文件夹/IIC/Block1.bdf" { { 200 -80 88 216 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.143 ns) + CELL(0.000 ns) 1.243 ns clk~clkctrl 2 COMB CLKCTRL_G2 78 " "Info: 2: + IC(0.143 ns) + CELL(0.000 ns) = 1.243 ns; Loc. = CLKCTRL_G2; Fanout = 78; COMB Node = 'clk~clkctrl'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.143 ns" { clk clk~clkctrl } "NODE_NAME" } } { "Block1.bdf" "" { Schematic "C:/Documents and Settings/Administrator/桌面/新建文件夹/IIC/Block1.bdf" { { 200 -80 88 216 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.842 ns) + CELL(0.666 ns) 2.751 ns iic_com:inst\|cnt_20ms\[6\] 3 REG LCFF_X24_Y8_N25 3 " "Info: 3: + IC(0.842 ns) + CELL(0.666 ns) = 2.751 ns; Loc. = LCFF_X24_Y8_N25; Fanout = 3; REG Node = 'iic_com:inst\|cnt_20ms\[6\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.508 ns" { clk~clkctrl iic_com:inst|cnt_20ms[6] } "NODE_NAME" } } { "iic_com.v" "" { Text "C:/Documents and Settings/Administrator/桌面/新建文件夹/IIC/iic_com.v" 38 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.766 ns ( 64.19 % ) " "Info: Total cell delay = 1.766 ns ( 64.19 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.985 ns ( 35.81 % ) " "Info: Total interconnect delay = 0.985 ns ( 35.81 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.751 ns" { clk clk~clkctrl iic_com:inst|cnt_20ms[6] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.751 ns" { clk {} clk~combout {} clk~clkctrl {} iic_com:inst|cnt_20ms[6] {} } { 0.000ns 0.000ns 0.143ns 0.842ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.744 ns" { clk clk~clkctrl iic_com:inst|sw2_r } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.744 ns" { clk {} clk~combout {} clk~clkctrl {} iic_com:inst|sw2_r {} } { 0.000ns 0.000ns 0.143ns 0.835ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.751 ns" { clk clk~clkctrl iic_com:inst|cnt_20ms[6] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.751 ns" { clk {} clk~combout {} clk~clkctrl {} iic_com:inst|cnt_20ms[6] {} } { 0.000ns 0.000ns 0.143ns 0.842ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "iic_com.v" "" { Text "C:/Documents and Settings/Administrator/桌面/新建文件夹/IIC/iic_com.v" 38 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "iic_com.v" "" { Text "C:/Documents and Settings/Administrator/桌面/新建文件夹/IIC/iic_com.v" 33 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "5.974 ns" { iic_com:inst|cnt_20ms[6] iic_com:inst|Equal0~0 iic_com:inst|Equal0~4 iic_com:inst|Equal0~6 iic_com:inst|sw2_r } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "5.974 ns" { iic_com:inst|cnt_20ms[6] {} iic_com:inst|Equal0~0 {} iic_com:inst|Equal0~4 {} iic_com:inst|Equal0~6 {} iic_com:inst|sw2_r {} } { 0.000ns 0.481ns 1.133ns 1.078ns 0.993ns } { 0.000ns 0.614ns 0.614ns 0.206ns 0.855ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.744 ns" { clk clk~clkctrl iic_com:inst|sw2_r } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.744 ns" { clk {} clk~combout {} clk~clkctrl {} iic_com:inst|sw2_r {} } { 0.000ns 0.000ns 0.143ns 0.835ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.751 ns" { clk clk~clkctrl iic_com:inst|cnt_20ms[6] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.751 ns" { clk {} clk~combout {} clk~clkctrl {} iic_com:inst|cnt_20ms[6] {} } { 0.000ns 0.000ns 0.143ns 0.842ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "clk 8 " "Warning: Circuit may not operate. Detected 8 non-operational path(s) clocked by clock \"clk\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "iic_com:inst\|read_data\[2\] uart_txd:inst5\|tram_datareg\[2\] clk 2.69 ns " "Info: Found hold time violation between source  pin or register \"iic_com:inst\|read_data\[2\]\" and destination pin or register \"uart_txd:inst5\|tram_datareg\[2\]\" for clock \"clk\" (Hold time is 2.69 ns)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "4.139 ns + Largest " "Info: + Largest clock skew is 4.139 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 6.890 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to destination register is 6.890 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.100 ns) 1.100 ns clk 1 CLK PIN_17 2 " "Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_17; Fanout = 2; CLK Node = 'clk'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "Block1.bdf" "" { Schematic "C:/Documents and Settings/Administrator/桌面/新建文件夹/IIC/Block1.bdf" { { 200 -80 88 216 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.077 ns) + CELL(0.970 ns) 4.147 ns speed_select:inst6\|sclk 2 REG LCFF_X27_Y10_N27 2 " "Info: 2: + IC(2.077 ns) + CELL(0.970 ns) = 4.147 ns; Loc. = LCFF_X27_Y10_N27; Fanout = 2; REG Node = 'speed_select:inst6\|sclk'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.047 ns" { clk speed_select:inst6|sclk } "NODE_NAME" } } { "speed_select.v" "" { Text "C:/Documents and Settings/Administrator/桌面/新建文件夹/IIC/speed_select.v" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.245 ns) + CELL(0.000 ns) 5.392 ns speed_select:inst6\|sclk~clkctrl 3 COMB CLKCTRL_G6 27 " "Info: 3: + IC(1.245 ns) + CELL(0.000 ns) = 5.392 ns; Loc. = CLKCTRL_G6; Fanout = 27; COMB Node = 'speed_select:inst6\|sclk~clkctrl'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.245 ns" { speed_select:inst6|sclk speed_select:inst6|sclk~clkctrl } "NODE_NAME" } } { "speed_select.v" "" { Text "C:/Documents and Settings/Administrator/桌面/新建文件夹/IIC/speed_select.v" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.832 ns) + CELL(0.666 ns) 6.890 ns uart_txd:inst5\|tram_datareg\[2\] 4 REG LCFF_X25_Y7_N27 1 " "Info: 4: + IC(0.832 ns) + CELL(0.666 ns) = 6.890 ns; Loc. = LCFF_X25_Y7_N27; Fanout = 1; REG Node = 'uart_txd:inst5\|tram_datareg\[2\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.498 ns" { speed_select:inst6|sclk~clkctrl uart_txd:inst5|tram_datareg[2] } "NODE_NAME" } } { "uart_txd.v" "" { Text "C:/Documents and Settings/Administrator/桌面/新建文件夹/IIC/uart_txd.v" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.736 ns ( 39.71 % ) " "Info: Total cell delay = 2.736 ns ( 39.71 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.154 ns ( 60.29 % ) " "Info: Total interconnect delay = 4.154 ns ( 60.29 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "6.890 ns" { clk speed_select:inst6|sclk speed_select:inst6|sclk~clkctrl uart_txd:inst5|tram_datareg[2] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "6.890 ns" { clk {} clk~combout {} speed_select:inst6|sclk {} speed_select:inst6|sclk~clkctrl {} uart_txd:inst5|tram_datareg[2] {} } { 0.000ns 0.000ns 2.077ns 1.245ns 0.832ns } { 0.000ns 1.100ns 0.970ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 2.751 ns - Shortest register " "Info: - Shortest clock path from clock \"clk\" to source register is 2.751 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.100 ns) 1.100 ns clk 1 CLK PIN_17 2 " "Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_17; Fanout = 2; CLK Node = 'clk'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "Block1.bdf" "" { Schematic "C:/Documents and Settings/Administrator/桌面/新建文件夹/IIC/Block1.bdf" { { 200 -80 88 216 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.143 ns) + CELL(0.000 ns) 1.243 ns clk~clkctrl 2 COMB CLKCTRL_G2 78 " "Info: 2: + IC(0.143 ns) + CELL(0.000 ns) = 1.243 ns; Loc. = CLKCTRL_G2; Fanout = 78; COMB Node = 'clk~clkctrl'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.143 ns" { clk clk~clkctrl } "NODE_NAME" } } { "Block1.bdf" "" { Schematic "C:/Documents and Settings/Administrator/桌面/新建文件夹/IIC/Block1.bdf" { { 200 -80 88 216 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.842 ns) + CELL(0.666 ns) 2.751 ns iic_com:inst\|read_data\[2\] 3 REG LCFF_X24_Y8_N13 2 " "Info: 3: + IC(0.842 ns) + CELL(0.666 ns) = 2.751 ns; Loc. = LCFF_X24_Y8_N13; Fanout = 2; REG Node = 'iic_com:inst\|read_data\[2\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.508 ns" { clk~clkctrl iic_com:inst|read_data[2] } "NODE_NAME" } } { "iic_com.v" "" { Text "C:/Documents and Settings/Administrator/桌面/新建文件夹/IIC/iic_com.v" 128 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.766 ns ( 64.19 % ) " "Info: Total cell delay = 1.766 ns ( 64.19 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.985 ns ( 35.81 % ) " "Info: Total interconnect delay = 0.985 ns ( 35.81 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.751 ns" { clk clk~clkctrl iic_com:inst|read_data[2] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.751 ns" { clk {} clk~combout {} clk~clkctrl {} iic_com:inst|read_data[2] {} } { 0.000ns 0.000ns 0.143ns 0.842ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "6.890 ns" { clk speed_select:inst6|sclk speed_select:inst6|sclk~clkctrl uart_txd:inst5|tram_datareg[2] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "6.890 ns" { clk {} clk~combout {} speed_select:inst6|sclk {} speed_select:inst6|sclk~clkctrl {} uart_txd:inst5|tram_datareg[2] {} } { 0.000ns 0.000ns 2.077ns 1.245ns 0.832ns } { 0.000ns 1.100ns 0.970ns 0.000ns 0.666ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.751 ns" { clk clk~clkctrl iic_com:inst|read_data[2] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.751 ns" { clk {} clk~combout {} clk~clkctrl {} iic_com:inst|read_data[2] {} } { 0.000ns 0.000ns 0.143ns 0.842ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns - " "Info: - Micro clock to output delay of source is 0.304 ns" {  } { { "iic_com.v" "" { Text "C:/Documents and Settings/Administrator/桌面/新建文件夹/IIC/iic_com.v" 128 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.451 ns - Shortest register register " "Info: - Shortest register to register delay is 1.451 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns iic_com:inst\|read_data\[2\] 1 REG LCFF_X24_Y8_N13 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X24_Y8_N13; Fanout = 2; REG Node = 'iic_com:inst\|read_data\[2\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { iic_com:inst|read_data[2] } "NODE_NAME" } } { "iic_com.v" "" { Text "C:/Documents and Settings/Administrator/桌面/新建文件夹/IIC/iic_com.v" 128 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.137 ns) + CELL(0.206 ns) 1.343 ns uart_txd:inst5\|tram_datareg\[2\]~feeder 2 COMB LCCOMB_X25_Y7_N26 1 " "Info: 2: + IC(1.137 ns) + CELL(0.206 ns) = 1.343 ns; Loc. = LCCOMB_X25_Y7_N26; Fanout = 1; COMB Node = 'uart_txd:inst5\|tram_datareg\[2\]~feeder'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.343 ns" { iic_com:inst|read_data[2] uart_txd:inst5|tram_datareg[2]~feeder } "NODE_NAME" } } { "uart_txd.v" "" { Text "C:/Documents and Settings/Administrator/桌面/新建文件夹/IIC/uart_txd.v" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 1.451 ns uart_txd:inst5\|tram_datareg\[2\] 3 REG LCFF_X25_Y7_N27 1 " "Info: 3: + IC(0.000 ns) + CELL(0.108 ns) = 1.451 ns; Loc. = LCFF_X25_Y7_N27; Fanout = 1; REG Node = 'uart_txd:inst5\|tram_datareg\[2\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { uart_txd:inst5|tram_datareg[2]~feeder uart_txd:inst5|tram_datareg[2] } "NODE_NAME" } } { "uart_txd.v" "" { Text "C:/Documents and Settings/Administrator/桌面/新建文件夹/IIC/uart_txd.v" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.314 ns ( 21.64 % ) " "Info: Total cell delay = 0.314 ns ( 21.64 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.137 ns ( 78.36 % ) " "Info: Total interconnect delay = 1.137 ns ( 78.36 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.451 ns" { iic_com:inst|read_data[2] uart_txd:inst5|tram_datareg[2]~feeder uart_txd:inst5|tram_datareg[2] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "1.451 ns" { iic_com:inst|read_data[2] {} uart_txd:inst5|tram_datareg[2]~feeder {} uart_txd:inst5|tram_datareg[2] {} } { 0.000ns 1.137ns 0.000ns } { 0.000ns 0.206ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.306 ns + " "Info: + Micro hold delay of destination is 0.306 ns" {  } { { "uart_txd.v" "" { Text "C:/Documents and Settings/Administrator/桌面/新建文件夹/IIC/uart_txd.v" 74 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "6.890 ns" { clk speed_select:inst6|sclk speed_select:inst6|sclk~clkctrl uart_txd:inst5|tram_datareg[2] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "6.890 ns" { clk {} clk~combout {} speed_select:inst6|sclk {} speed_select:inst6|sclk~clkctrl {} uart_txd:inst5|tram_datareg[2] {} } { 0.000ns 0.000ns 2.077ns 1.245ns 0.832ns } { 0.000ns 1.100ns 0.970ns 0.000ns 0.666ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.751 ns" { clk clk~clkctrl iic_com:inst|read_data[2] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.751 ns" { clk {} clk~combout {} clk~clkctrl {} iic_com:inst|read_data[2] {} } { 0.000ns 0.000ns 0.143ns 0.842ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.451 ns" { iic_com:inst|read_data[2] uart_txd:inst5|tram_datareg[2]~feeder uart_txd:inst5|tram_datareg[2] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "1.451 ns" { iic_com:inst|read_data[2] {} uart_txd:inst5|tram_datareg[2]~feeder {} uart_txd:inst5|tram_datareg[2] {} } { 0.000ns 1.137ns 0.000ns } { 0.000ns 0.206ns 0.108ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "iic_com:inst\|db_r\[5\] rst_n clk 7.382 ns register " "Info: tsu for register \"iic_com:inst\|db_r\[5\]\" (data pin = \"rst_n\", clock pin = \"clk\") is 7.382 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "10.158 ns + Longest pin register " "Info: + Longest pin to register delay is 10.158 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.944 ns) 0.944 ns rst_n 1 PIN PIN_40 96 " "Info: 1: + IC(0.000 ns) + CELL(0.944 ns) = 0.944 ns; Loc. = PIN_40; Fanout = 96; PIN Node = 'rst_n'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { rst_n } "NODE_NAME" } } { "Block1.bdf" "" { Schematic "C:/Documents and Settings/Administrator/桌面/新建文件夹/IIC/Block1.bdf" { { 216 -80 88 232 "rst_n" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(7.388 ns) + CELL(0.651 ns) 8.983 ns iic_com:inst\|db_r\[7\]~41 2 COMB LCCOMB_X24_Y6_N24 4 " "Info: 2: + IC(7.388 ns) + CELL(0.651 ns) = 8.983 ns; Loc. = LCCOMB_X24_Y6_N24; Fanout = 4; COMB Node = 'iic_com:inst\|db_r\[7\]~41'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "8.039 ns" { rst_n iic_com:inst|db_r[7]~41 } "NODE_NAME" } } { "iic_com.v" "" { Text "C:/Documents and Settings/Administrator/桌面/新建文件夹/IIC/iic_com.v" 128 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.320 ns) + CELL(0.855 ns) 10.158 ns iic_com:inst\|db_r\[5\] 3 REG LCFF_X24_Y6_N3 1 " "Info: 3: + IC(0.320 ns) + CELL(0.855 ns) = 10.158 ns; Loc. = LCFF_X24_Y6_N3; Fanout = 1; REG Node = 'iic_com:inst\|db_r\[5\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.175 ns" { iic_com:inst|db_r[7]~41 iic_com:inst|db_r[5] } "NODE_NAME" } } { "iic_com.v" "" { Text "C:/Documents and Settings/Administrator/桌面/新建文件夹/IIC/iic_com.v" 128 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.450 ns ( 24.12 % ) " "Info: Total cell delay = 2.450 ns ( 24.12 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "7.708 ns ( 75.88 % ) " "Info: Total interconnect delay = 7.708 ns ( 75.88 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "10.158 ns" { rst_n iic_com:inst|db_r[7]~41 iic_com:inst|db_r[5] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "10.158 ns" { rst_n {} rst_n~combout {} iic_com:inst|db_r[7]~41 {} iic_com:inst|db_r[5] {} } { 0.000ns 0.000ns 7.388ns 0.320ns } { 0.000ns 0.944ns 0.651ns 0.855ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "iic_com.v" "" { Text "C:/Documents and Settings/Administrator/桌面/新建文件夹/IIC/iic_com.v" 128 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.736 ns - Shortest register " "Info: - Shortest clock path from clock \"clk\" to destination register is 2.736 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.100 ns) 1.100 ns clk 1 CLK PIN_17 2 " "Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_17; Fanout = 2; CLK Node = 'clk'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "Block1.bdf" "" { Schematic "C:/Documents and Settings/Administrator/桌面/新建文件夹/IIC/Block1.bdf" { { 200 -80 88 216 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.143 ns) + CELL(0.000 ns) 1.243 ns clk~clkctrl 2 COMB CLKCTRL_G2 78 " "Info: 2: + IC(0.143 ns) + CELL(0.000 ns) = 1.243 ns; Loc. = CLKCTRL_G2; Fanout = 78; COMB Node = 'clk~clkctrl'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.143 ns" { clk clk~clkctrl } "NODE_NAME" } } { "Block1.bdf" "" { Schematic "C:/Documents and Settings/Administrator/桌面/新建文件夹/IIC/Block1.bdf" { { 200 -80 88 216 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.827 ns) + CELL(0.666 ns) 2.736 ns iic_com:inst\|db_r\[5\] 3 REG LCFF_X24_Y6_N3 1 " "Info: 3: + IC(0.827 ns) + CELL(0.666 ns) = 2.736 ns; Loc. = LCFF_X24_Y6_N3; Fanout = 1; REG Node = 'iic_com:inst\|db_r\[5\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.493 ns" { clk~clkctrl iic_com:inst|db_r[5] } "NODE_NAME" } } { "iic_com.v" "" { Text "C:/Documents and Settings/Administrator/桌面/新建文件夹/IIC/iic_com.v" 128 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.766 ns ( 64.55 % ) " "Info: Total cell delay = 1.766 ns ( 64.55 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.970 ns ( 35.45 % ) " "Info: Total interconnect delay = 0.970 ns ( 35.45 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.736 ns" { clk clk~clkctrl iic_com:inst|db_r[5] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.736 ns" { clk {} clk~combout {} clk~clkctrl {} iic_com:inst|db_r[5] {} } { 0.000ns 0.000ns 0.143ns 0.827ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "10.158 ns" { rst_n iic_com:inst|db_r[7]~41 iic_com:inst|db_r[5] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "10.158 ns" { rst_n {} rst_n~combout {} iic_com:inst|db_r[7]~41 {} iic_com:inst|db_r[5] {} } { 0.000ns 0.000ns 7.388ns 0.320ns } { 0.000ns 0.944ns 0.651ns 0.855ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.736 ns" { clk clk~clkctrl iic_com:inst|db_r[5] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.736 ns" { clk {} clk~combout {} clk~clkctrl {} iic_com:inst|db_r[5] {} } { 0.000ns 0.000ns 0.143ns 0.827ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk serial_out uart_txd:inst5\|tram_shiftreg\[0\] 13.591 ns register " "Info: tco from clock \"clk\" to destination pin \"serial_out\" through register \"uart_txd:inst5\|tram_shiftreg\[0\]\" is 13.591 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 6.890 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to source register is 6.890 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.100 ns) 1.100 ns clk 1 CLK PIN_17 2 " "Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_17; Fanout = 2; CLK Node = 'clk'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "Block1.bdf" "" { Schematic "C:/Documents and Settings/Administrator/桌面/新建文件夹/IIC/Block1.bdf" { { 200 -80 88 216 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.077 ns) + CELL(0.970 ns) 4.147 ns speed_select:inst6\|sclk 2 REG LCFF_X27_Y10_N27 2 " "Info: 2: + IC(2.077 ns) + CELL(0.970 ns) = 4.147 ns; Loc. = LCFF_X27_Y10_N27; Fanout = 2; REG Node = 'speed_select:inst6\|sclk'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.047 ns" { clk speed_select:inst6|sclk } "NODE_NAME" } } { "speed_select.v" "" { Text "C:/Documents and Settings/Administrator/桌面/新建文件夹/IIC/speed_select.v" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.245 ns) + CELL(0.000 ns) 5.392 ns speed_select:inst6\|sclk~clkctrl 3 COMB CLKCTRL_G6 27 " "Info: 3: + IC(1.245 ns) + CELL(0.000 ns) = 5.392 ns; Loc. = CLKCTRL_G6; Fanout = 27; COMB Node = 'speed_select:inst6\|sclk~clkctrl'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.245 ns" { speed_select:inst6|sclk speed_select:inst6|sclk~clkctrl } "NODE_NAME" } } { "speed_select.v" "" { Text "C:/Documents and Settings/Administrator/桌面/新建文件夹/IIC/speed_select.v" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.832 ns) + CELL(0.666 ns) 6.890 ns uart_txd:inst5\|tram_shiftreg\[0\] 4 REG LCFF_X24_Y7_N21 1 " "Info: 4: + IC(0.832 ns) + CELL(0.666 ns) = 6.890 ns; Loc. = LCFF_X24_Y7_N21; Fanout = 1; REG Node = 'uart_txd:inst5\|tram_shiftreg\[0\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.498 ns" { speed_select:inst6|sclk~clkctrl uart_txd:inst5|tram_shiftreg[0] } "NODE_NAME" } } { "uart_txd.v" "" { Text "C:/Documents and Settings/Administrator/桌面/新建文件夹/IIC/uart_txd.v" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.736 ns ( 39.71 % ) " "Info: Total cell delay = 2.736 ns ( 39.71 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.154 ns ( 60.29 % ) " "Info: Total interconnect delay = 4.154 ns ( 60.29 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "6.890 ns" { clk speed_select:inst6|sclk speed_select:inst6|sclk~clkctrl uart_txd:inst5|tram_shiftreg[0] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "6.890 ns" { clk {} clk~combout {} speed_select:inst6|sclk {} speed_select:inst6|sclk~clkctrl {} uart_txd:inst5|tram_shiftreg[0] {} } { 0.000ns 0.000ns 2.077ns 1.245ns 0.832ns } { 0.000ns 1.100ns 0.970ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "uart_txd.v" "" { Text "C:/Documents and Settings/Administrator/桌面/新建文件夹/IIC/uart_txd.v" 74 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.397 ns + Longest register pin " "Info: + Longest register to pin delay is 6.397 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns uart_txd:inst5\|tram_shiftreg\[0\] 1 REG LCFF_X24_Y7_N21 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X24_Y7_N21; Fanout = 1; REG Node = 'uart_txd:inst5\|tram_shiftreg\[0\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { uart_txd:inst5|tram_shiftreg[0] } "NODE_NAME" } } { "uart_txd.v" "" { Text "C:/Documents and Settings/Administrator/桌面/新建文件夹/IIC/uart_txd.v" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.331 ns) + CELL(3.066 ns) 6.397 ns serial_out 2 PIN PIN_27 0 " "Info: 2: + IC(3.331 ns) + CELL(3.066 ns) = 6.397 ns; Loc. = PIN_27; Fanout = 0; PIN Node = 'serial_out'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "6.397 ns" { uart_txd:inst5|tram_shiftreg[0] serial_out } "NODE_NAME" } } { "Block1.bdf" "" { Schematic "C:/Documents and Settings/Administrator/桌面/新建文件夹/IIC/Block1.bdf" { { 184 864 1040 200 "serial_out" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.066 ns ( 47.93 % ) " "Info: Total cell delay = 3.066 ns ( 47.93 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.331 ns ( 52.07 % ) " "Info: Total interconnect delay = 3.331 ns ( 52.07 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "6.397 ns" { uart_txd:inst5|tram_shiftreg[0] serial_out } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "6.397 ns" { uart_txd:inst5|tram_shiftreg[0] {} serial_out {} } { 0.000ns 3.331ns } { 0.000ns 3.066ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "6.890 ns" { clk speed_select:inst6|sclk speed_select:inst6|sclk~clkctrl uart_txd:inst5|tram_shiftreg[0] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "6.890 ns" { clk {} clk~combout {} speed_select:inst6|sclk {} speed_select:inst6|sclk~clkctrl {} uart_txd:inst5|tram_shiftreg[0] {} } { 0.000ns 0.000ns 2.077ns 1.245ns 0.832ns } { 0.000ns 1.100ns 0.970ns 0.000ns 0.666ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "6.397 ns" { uart_txd:inst5|tram_shiftreg[0] serial_out } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "6.397 ns" { uart_txd:inst5|tram_shiftreg[0] {} serial_out {} } { 0.000ns 3.331ns } { 0.000ns 3.066ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "uart_txd:inst5\|tram_shiftreg\[3\] rst_n clk -1.592 ns register " "Info: th for register \"uart_txd:inst5\|tram_shiftreg\[3\]\" (data pin = \"rst_n\", clock pin = \"clk\") is -1.592 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 6.910 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to destination register is 6.910 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.100 ns) 1.100 ns clk 1 CLK PIN_17 2 " "Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_17; Fanout = 2; CLK Node = 'clk'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "Block1.bdf" "" { Schematic "C:/Documents and Settings/Administrator/桌面/新建文件夹/IIC/Block1.bdf" { { 200 -80 88 216 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.077 ns) + CELL(0.970 ns) 4.147 ns speed_select:inst6\|sclk 2 REG LCFF_X27_Y10_N27 2 " "Info: 2: + IC(2.077 ns) + CELL(0.970 ns) = 4.147 ns; Loc. = LCFF_X27_Y10_N27; Fanout = 2; REG Node = 'speed_select:inst6\|sclk'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.047 ns" { clk speed_select:inst6|sclk } "NODE_NAME" } } { "speed_select.v" "" { Text "C:/Documents and Settings/Administrator/桌面/新建文件夹/IIC/speed_select.v" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.245 ns) + CELL(0.000 ns) 5.392 ns speed_select:inst6\|sclk~clkctrl 3 COMB CLKCTRL_G6 27 " "Info: 3: + IC(1.245 ns) + CELL(0.000 ns) = 5.392 ns; Loc. = CLKCTRL_G6; Fanout = 27; COMB Node = 'speed_select:inst6\|sclk~clkctrl'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.245 ns" { speed_select:inst6|sclk speed_select:inst6|sclk~clkctrl } "NODE_NAME" } } { "speed_select.v" "" { Text "C:/Documents and Settings/Administrator/桌面/新建文件夹/IIC/speed_select.v" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.852 ns) + CELL(0.666 ns) 6.910 ns uart_txd:inst5\|tram_shiftreg\[3\] 4 REG LCFF_X24_Y9_N25 1 " "Info: 4: + IC(0.852 ns) + CELL(0.666 ns) = 6.910 ns; Loc. = LCFF_X24_Y9_N25; Fanout = 1; REG Node = 'uart_txd:inst5\|tram_shiftreg\[3\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.518 ns" { speed_select:inst6|sclk~clkctrl uart_txd:inst5|tram_shiftreg[3] } "NODE_NAME" } } { "uart_txd.v" "" { Text "C:/Documents and Settings/Administrator/桌面/新建文件夹/IIC/uart_txd.v" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.736 ns ( 39.59 % ) " "Info: Total cell delay = 2.736 ns ( 39.59 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.174 ns ( 60.41 % ) " "Info: Total interconnect delay = 4.174 ns ( 60.41 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "6.910 ns" { clk speed_select:inst6|sclk speed_select:inst6|sclk~clkctrl uart_txd:inst5|tram_shiftreg[3] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "6.910 ns" { clk {} clk~combout {} speed_select:inst6|sclk {} speed_select:inst6|sclk~clkctrl {} uart_txd:inst5|tram_shiftreg[3] {} } { 0.000ns 0.000ns 2.077ns 1.245ns 0.852ns } { 0.000ns 1.100ns 0.970ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.306 ns + " "Info: + Micro hold delay of destination is 0.306 ns" {  } { { "uart_txd.v" "" { Text "C:/Documents and Settings/Administrator/桌面/新建文件夹/IIC/uart_txd.v" 74 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "8.808 ns - Shortest pin register " "Info: - Shortest pin to register delay is 8.808 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.944 ns) 0.944 ns rst_n 1 PIN PIN_40 96 " "Info: 1: + IC(0.000 ns) + CELL(0.944 ns) = 0.944 ns; Loc. = PIN_40; Fanout = 96; PIN Node = 'rst_n'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { rst_n } "NODE_NAME" } } { "Block1.bdf" "" { Schematic "C:/Documents and Settings/Administrator/桌面/新建文件夹/IIC/Block1.bdf" { { 216 -80 88 232 "rst_n" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(7.042 ns) + CELL(0.822 ns) 8.808 ns uart_txd:inst5\|tram_shiftreg\[3\] 2 REG LCFF_X24_Y9_N25 1 " "Info: 2: + IC(7.042 ns) + CELL(0.822 ns) = 8.808 ns; Loc. = LCFF_X24_Y9_N25; Fanout = 1; REG Node = 'uart_txd:inst5\|tram_shiftreg\[3\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "7.864 ns" { rst_n uart_txd:inst5|tram_shiftreg[3] } "NODE_NAME" } } { "uart_txd.v" "" { Text "C:/Documents and Settings/Administrator/桌面/新建文件夹/IIC/uart_txd.v" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.766 ns ( 20.05 % ) " "Info: Total cell delay = 1.766 ns ( 20.05 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "7.042 ns ( 79.95 % ) " "Info: Total interconnect delay = 7.042 ns ( 79.95 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "8.808 ns" { rst_n uart_txd:inst5|tram_shiftreg[3] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "8.808 ns" { rst_n {} rst_n~combout {} uart_txd:inst5|tram_shiftreg[3] {} } { 0.000ns 0.000ns 7.042ns } { 0.000ns 0.944ns 0.822ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "6.910 ns" { clk speed_select:inst6|sclk speed_select:inst6|sclk~clkctrl uart_txd:inst5|tram_shiftreg[3] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "6.910 ns" { clk {} clk~combout {} speed_select:inst6|sclk {} speed_select:inst6|sclk~clkctrl {} uart_txd:inst5|tram_shiftreg[3] {} } { 0.000ns 0.000ns 2.077ns 1.245ns 0.852ns } { 0.000ns 1.100ns 0.970ns 0.000ns 0.666ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "8.808 ns" { rst_n uart_txd:inst5|tram_shiftreg[3] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "8.808 ns" { rst_n {} rst_n~combout {} uart_txd:inst5|tram_shiftreg[3] {} } { 0.000ns 0.000ns 7.042ns } { 0.000ns 0.944ns 0.822ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 3 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "136 " "Info: Peak virtual memory: 136 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Mon Oct 15 23:08:50 2012 " "Info: Processing ended: Mon Oct 15 23:08:50 2012" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
