
*** Running vivado
    with args -log design_1_microblaze_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_microblaze_0_0.tcl


****** Vivado v2016.3 (64-bit)
  **** SW Build 1682563 on Mon Oct 10 19:07:26 MDT 2016
  **** IP Build 1681267 on Mon Oct 10 21:28:31 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source design_1_microblaze_0_0.tcl -notrace
Starting RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 1096.270 ; gain = 180.297 ; free physical = 132 ; free virtual = 11941
INFO: [Synth 8-638] synthesizing module 'design_1_microblaze_0_0' [/home/ravi/ThesisWork/multiple_microblaze/multiple_microblaze.srcs/sources_1/bd/design_1/ip/design_1_microblaze_0_0/synth/design_1_microblaze_0_0.vhd:116]
INFO: [Synth 8-256] done synthesizing module 'design_1_microblaze_0_0' (52#1) [/home/ravi/ThesisWork/multiple_microblaze/multiple_microblaze.srcs/sources_1/bd/design_1/ip/design_1_microblaze_0_0/synth/design_1_microblaze_0_0.vhd:116]
Finished RTL Elaboration : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 1264.746 ; gain = 348.773 ; free physical = 139 ; free virtual = 11579
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 1264.746 ; gain = 348.773 ; free physical = 138 ; free virtual = 11579
INFO: [Device 21-403] Loading part xc7z010clg400-1
Constraint Validation Runtime : Time (s): cpu = 00:00:00.10 ; elapsed = 00:00:00.08 . Memory (MB): peak = 1511.605 ; gain = 1.004 ; free physical = 123 ; free virtual = 11458
Finished Constraint Validation : Time (s): cpu = 00:00:25 ; elapsed = 00:00:26 . Memory (MB): peak = 1511.605 ; gain = 595.633 ; free physical = 133 ; free virtual = 11449
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:25 ; elapsed = 00:00:26 . Memory (MB): peak = 1511.605 ; gain = 595.633 ; free physical = 133 ; free virtual = 11449
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:25 ; elapsed = 00:00:26 . Memory (MB): peak = 1511.605 ; gain = 595.633 ; free physical = 133 ; free virtual = 11449
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:29 ; elapsed = 00:00:30 . Memory (MB): peak = 1511.605 ; gain = 595.633 ; free physical = 148 ; free virtual = 11391
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:35 ; elapsed = 00:00:36 . Memory (MB): peak = 1511.609 ; gain = 595.637 ; free physical = 639 ; free virtual = 11885
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:43 ; elapsed = 00:00:44 . Memory (MB): peak = 1511.609 ; gain = 595.637 ; free physical = 422 ; free virtual = 11668
Finished Timing Optimization : Time (s): cpu = 00:00:45 ; elapsed = 00:00:46 . Memory (MB): peak = 1511.609 ; gain = 595.637 ; free physical = 331 ; free virtual = 11577
Finished Technology Mapping : Time (s): cpu = 00:00:46 ; elapsed = 00:00:47 . Memory (MB): peak = 1511.609 ; gain = 595.637 ; free physical = 313 ; free virtual = 11560
Finished IO Insertion : Time (s): cpu = 00:00:46 ; elapsed = 00:00:47 . Memory (MB): peak = 1511.609 ; gain = 595.637 ; free physical = 294 ; free virtual = 11540
Finished Renaming Generated Instances : Time (s): cpu = 00:00:46 ; elapsed = 00:00:47 . Memory (MB): peak = 1511.609 ; gain = 595.637 ; free physical = 293 ; free virtual = 11539
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:47 ; elapsed = 00:00:48 . Memory (MB): peak = 1511.609 ; gain = 595.637 ; free physical = 286 ; free virtual = 11533
Finished Renaming Generated Ports : Time (s): cpu = 00:00:47 ; elapsed = 00:00:48 . Memory (MB): peak = 1511.609 ; gain = 595.637 ; free physical = 286 ; free virtual = 11533
Finished Handling Custom Attributes : Time (s): cpu = 00:00:47 ; elapsed = 00:00:48 . Memory (MB): peak = 1511.609 ; gain = 595.637 ; free physical = 286 ; free virtual = 11533
Finished Renaming Generated Nets : Time (s): cpu = 00:00:47 ; elapsed = 00:00:48 . Memory (MB): peak = 1511.609 ; gain = 595.637 ; free physical = 286 ; free virtual = 11533

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |LUT1     |     5|
|2     |LUT2     |    52|
|3     |LUT3     |    86|
|4     |LUT4     |   218|
|5     |LUT5     |   123|
|6     |LUT6     |   173|
|7     |LUT6_2   |    97|
|8     |MULT_AND |     2|
|9     |MUXCY_L  |    90|
|10    |MUXF7    |    41|
|11    |RAM32X1D |    64|
|12    |SRL16E   |    78|
|13    |XORCY    |    67|
|14    |FD       |    32|
|15    |FDCE     |   143|
|16    |FDE      |    64|
|17    |FDR      |     1|
|18    |FDRE     |   929|
|19    |FDS      |     3|
|20    |FDSE     |    34|
+------+---------+------+
Finished Writing Synthesis Report : Time (s): cpu = 00:00:47 ; elapsed = 00:00:48 . Memory (MB): peak = 1511.609 ; gain = 595.637 ; free physical = 286 ; free virtual = 11533
synth_design: Time (s): cpu = 00:00:49 ; elapsed = 00:00:50 . Memory (MB): peak = 1919.762 ; gain = 909.070 ; free physical = 152 ; free virtual = 11007
