

================================================================
== Vivado HLS Report for 'myproject'
================================================================
* Date:           Thu Mar  9 21:36:29 2023

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        myproject_prj
* Solution:       solution1
* Product family: virtexuplus
* Target device:  xcu250-figd2104-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 5.00 ns | 3.880 ns |   0.62 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+----------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline |
    |   min   |   max   |    min    |    max    | min | max |   Type   |
    +---------+---------+-----------+-----------+-----+-----+----------+
    |        9|        9| 45.000 ns | 45.000 ns |   10|   10| function |
    +---------+---------+-----------+-----------+-----+-----+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 10, depth = 10


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 10
* Pipeline : 1
  Pipeline-0 : II = 10, D = 10, States = { 1 2 3 4 5 7 6 8 9 10 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 7 
6 --> 8 
7 --> 6 
8 --> 9 
9 --> 10 
10 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.94>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%train_read = call i1 @_ssdm_op_Read.ap_auto.i1(i1 %train)" [firmware/myproject.cpp:30]   --->   Operation 11 'read' 'train_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%fc1_input_V_read = call i16 @_ssdm_op_Read.ap_vld.i16P(i16* %fc1_input_V)"   --->   Operation 12 'read' 'fc1_input_V_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [3/3] (1.94ns)   --->   "%call_ret1 = call fastcc { i16, i16 } @"dense_latency<ap_fixed,ap_fixed,config2>.0.0.0"(i16 %fc1_input_V_read)"   --->   Operation 13 'call' 'call_ret1' <Predicate = true> <Delay = 1.94> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%layer5_out_ground_truth_V_addr = getelementptr [1 x i16]* %layer5_out_ground_truth_V, i64 0, i64 0" [firmware/losses/mse.h:40->firmware/myproject.cpp:89]   --->   Operation 14 'getelementptr' 'layer5_out_ground_truth_V_addr' <Predicate = (train_read)> <Delay = 0.00>
ST_1 : Operation 15 [2/2] (0.59ns)   --->   "%cache2_V = load i16* %layer5_out_ground_truth_V_addr, align 2" [firmware/losses/mse.h:64->firmware/myproject.cpp:89]   --->   Operation 15 'load' 'cache2_V' <Predicate = (train_read)> <Delay = 0.59> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 6> <Depth = 2> <RAM>

State 2 <SV = 1> <Delay = 2.53>
ST_2 : Operation 16 [2/3] (2.53ns)   --->   "%call_ret1 = call fastcc { i16, i16 } @"dense_latency<ap_fixed,ap_fixed,config2>.0.0.0"(i16 %fc1_input_V_read)"   --->   Operation 16 'call' 'call_ret1' <Predicate = true> <Delay = 2.53> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 17 [1/2] (0.59ns)   --->   "%cache2_V = load i16* %layer5_out_ground_truth_V_addr, align 2" [firmware/losses/mse.h:64->firmware/myproject.cpp:89]   --->   Operation 17 'load' 'cache2_V' <Predicate = (train_read)> <Delay = 0.59> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 6> <Depth = 2> <RAM>

State 3 <SV = 2> <Delay = 3.88>
ST_3 : Operation 18 [1/3] (1.94ns)   --->   "%call_ret1 = call fastcc { i16, i16 } @"dense_latency<ap_fixed,ap_fixed,config2>.0.0.0"(i16 %fc1_input_V_read)"   --->   Operation 18 'call' 'call_ret1' <Predicate = true> <Delay = 1.94> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 19 [1/1] (0.00ns)   --->   "%layer2_out_0_V = extractvalue { i16, i16 } %call_ret1, 0"   --->   Operation 19 'extractvalue' 'layer2_out_0_V' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 20 [1/1] (0.00ns)   --->   "%layer2_out_1_V = extractvalue { i16, i16 } %call_ret1, 1"   --->   Operation 20 'extractvalue' 'layer2_out_1_V' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 21 [1/1] (0.00ns)   --->   "%call_ret2 = call fastcc { i16, i16 } @"linear<ap_fixed,ap_fixed<16,6,0,0,0>,linear_config3>"(i16 %layer2_out_0_V, i16 %layer2_out_1_V)" [firmware/myproject.cpp:72]   --->   Operation 21 'call' 'call_ret2' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 22 [1/1] (0.00ns)   --->   "%layer3_out_0_V = extractvalue { i16, i16 } %call_ret2, 0" [firmware/myproject.cpp:72]   --->   Operation 22 'extractvalue' 'layer3_out_0_V' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 23 [1/1] (0.00ns)   --->   "%layer3_out_1_V = extractvalue { i16, i16 } %call_ret2, 1" [firmware/myproject.cpp:72]   --->   Operation 23 'extractvalue' 'layer3_out_1_V' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 24 [3/3] (1.94ns)   --->   "%layer4_out_0_V = call fastcc i16 @"dense_latency<ap_fixed,ap_fixed,config4>.0.0"(i16 %layer3_out_0_V, i16 %layer3_out_1_V)" [firmware/nnet_utils/nnet_dense.h:46->firmware/myproject.cpp:76]   --->   Operation 24 'call' 'layer4_out_0_V' <Predicate = true> <Delay = 1.94> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 2.54>
ST_4 : Operation 25 [2/3] (2.54ns)   --->   "%layer4_out_0_V = call fastcc i16 @"dense_latency<ap_fixed,ap_fixed,config4>.0.0"(i16 %layer3_out_0_V, i16 %layer3_out_1_V)" [firmware/nnet_utils/nnet_dense.h:46->firmware/myproject.cpp:76]   --->   Operation 25 'call' 'layer4_out_0_V' <Predicate = true> <Delay = 2.54> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 26 [2/2] (0.59ns)   --->   "%w2_V_load = load i6* getelementptr inbounds ([2 x i6]* @w2_V, i64 0, i64 0), align 1" [firmware/autograd/nnet_dense_backprop.h:57]   --->   Operation 26 'load' 'w2_V_load' <Predicate = true> <Delay = 0.59> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 6> <Depth = 2> <RAM>
ST_4 : Operation 27 [2/2] (0.59ns)   --->   "%w2_V_load_1 = load i6* getelementptr inbounds ([2 x i6]* @w2_V, i64 0, i64 1), align 1" [firmware/autograd/nnet_dense_backprop.h:57]   --->   Operation 27 'load' 'w2_V_load_1' <Predicate = true> <Delay = 0.59> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 6> <Depth = 2> <RAM>

State 5 <SV = 4> <Delay = 3.64>
ST_5 : Operation 28 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i16* %layer5_out_0_V), !map !172"   --->   Operation 28 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 29 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i16* %fc1_input_V), !map !178"   --->   Operation 29 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 30 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i16* %loss_layer5_out_V), !map !182"   --->   Operation 30 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 31 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i16* %const_size_in_1), !map !186"   --->   Operation 31 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 32 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i16* %const_size_out_1), !map !190"   --->   Operation 32 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 33 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([1 x i16]* %layer5_out_ground_truth_V), !map !194"   --->   Operation 33 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 34 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1 %train), !map !198"   --->   Operation 34 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 35 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([10 x i8]* @myproject_str) nounwind"   --->   Operation 35 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 36 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %fc1_input_V, [7 x i8]* @p_str6, i32 0, i32 0, [1 x i8]* @p_str5, i32 0, i32 0, [1 x i8]* @p_str5, [1 x i8]* @p_str5, [1 x i8]* @p_str5, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str5, [1 x i8]* @p_str5) nounwind"   --->   Operation 36 'specinterface' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 37 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %layer5_out_0_V, [7 x i8]* @p_str6, i32 0, i32 0, [1 x i8]* @p_str5, i32 0, i32 0, [1 x i8]* @p_str5, [1 x i8]* @p_str5, [1 x i8]* @p_str5, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str5, [1 x i8]* @p_str5) nounwind" [firmware/myproject.cpp:42]   --->   Operation 37 'specinterface' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 38 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str5) nounwind" [firmware/myproject.cpp:43]   --->   Operation 38 'specpipeline' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 39 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_auto.i16P(i16* %const_size_in_1, i16 1)" [firmware/myproject.cpp:45]   --->   Operation 39 'write' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 40 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_auto.i16P(i16* %const_size_out_1, i16 1)" [firmware/myproject.cpp:46]   --->   Operation 40 'write' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 41 [1/3] (2.54ns)   --->   "%layer4_out_0_V = call fastcc i16 @"dense_latency<ap_fixed,ap_fixed,config4>.0.0"(i16 %layer3_out_0_V, i16 %layer3_out_1_V)" [firmware/nnet_utils/nnet_dense.h:46->firmware/myproject.cpp:76]   --->   Operation 41 'call' 'layer4_out_0_V' <Predicate = true> <Delay = 2.54> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 42 [1/1] (0.00ns)   --->   "%p_Val2_1 = call fastcc i16 @"linear<ap_fixed,ap_fixed<16,6,0,0,0>,linear_config5>"(i16 %layer4_out_0_V)" [firmware/myproject.cpp:78]   --->   Operation 42 'call' 'p_Val2_1' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 43 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_vld.i16P(i16* %layer5_out_0_V, i16 %p_Val2_1)" [firmware/myproject.cpp:78]   --->   Operation 43 'write' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 44 [1/1] (0.00ns)   --->   "br i1 %train_read, label %1, label %2" [firmware/myproject.cpp:86]   --->   Operation 44 'br' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 45 [1/1] (0.00ns)   --->   "%lhs_V = sext i16 %cache2_V to i17" [firmware/losses/mse.h:66->firmware/myproject.cpp:89]   --->   Operation 45 'sext' 'lhs_V' <Predicate = (train_read)> <Delay = 0.00>
ST_5 : Operation 46 [1/1] (0.00ns)   --->   "%rhs_V = sext i16 %p_Val2_1 to i17" [firmware/losses/mse.h:66->firmware/myproject.cpp:89]   --->   Operation 46 'sext' 'rhs_V' <Predicate = (train_read)> <Delay = 0.00>
ST_5 : Operation 47 [1/1] (0.60ns)   --->   "%ret_V = sub i17 %lhs_V, %rhs_V" [firmware/losses/mse.h:66->firmware/myproject.cpp:89]   --->   Operation 47 'sub' 'ret_V' <Predicate = (train_read)> <Delay = 0.60> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 48 [1/1] (0.00ns)   --->   "%p_Result_s = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %ret_V, i32 16)" [firmware/losses/mse.h:66->firmware/myproject.cpp:89]   --->   Operation 48 'bitselect' 'p_Result_s' <Predicate = (train_read)> <Delay = 0.00>
ST_5 : Operation 49 [1/1] (0.00ns)   --->   "%p_Val2_3 = trunc i17 %ret_V to i16" [firmware/losses/mse.h:66->firmware/myproject.cpp:89]   --->   Operation 49 'trunc' 'p_Val2_3' <Predicate = (train_read)> <Delay = 0.00>
ST_5 : Operation 50 [1/1] (0.00ns)   --->   "%p_Result_1 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %ret_V, i32 15)" [firmware/losses/mse.h:66->firmware/myproject.cpp:89]   --->   Operation 50 'bitselect' 'p_Result_1' <Predicate = (train_read)> <Delay = 0.00>
ST_5 : Operation 51 [1/1] (0.00ns) (grouped into LUT with out node select_ln388)   --->   "%xor_ln786 = xor i1 %p_Result_1, true" [firmware/losses/mse.h:66->firmware/myproject.cpp:89]   --->   Operation 51 'xor' 'xor_ln786' <Predicate = (train_read)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 52 [1/1] (0.00ns) (grouped into LUT with out node select_ln388)   --->   "%underflow = and i1 %p_Result_s, %xor_ln786" [firmware/losses/mse.h:66->firmware/myproject.cpp:89]   --->   Operation 52 'and' 'underflow' <Predicate = (train_read)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 53 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_4)   --->   "%xor_ln340 = xor i1 %p_Result_s, %p_Result_1" [firmware/losses/mse.h:66->firmware/myproject.cpp:89]   --->   Operation 53 'xor' 'xor_ln340' <Predicate = (train_read)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 54 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_4)   --->   "%xor_ln340_1 = xor i1 %p_Result_s, true" [firmware/losses/mse.h:66->firmware/myproject.cpp:89]   --->   Operation 54 'xor' 'xor_ln340_1' <Predicate = (train_read)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 55 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_4)   --->   "%or_ln340 = or i1 %p_Result_1, %xor_ln340_1" [firmware/losses/mse.h:66->firmware/myproject.cpp:89]   --->   Operation 55 'or' 'or_ln340' <Predicate = (train_read)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 56 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_4)   --->   "%select_ln340 = select i1 %xor_ln340, i16 32767, i16 %p_Val2_3" [firmware/losses/mse.h:66->firmware/myproject.cpp:89]   --->   Operation 56 'select' 'select_ln340' <Predicate = (train_read)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 57 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln388 = select i1 %underflow, i16 -32768, i16 %p_Val2_3" [firmware/losses/mse.h:66->firmware/myproject.cpp:89]   --->   Operation 57 'select' 'select_ln388' <Predicate = (train_read)> <Delay = 0.24> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 58 [1/1] (0.24ns) (out node of the LUT)   --->   "%p_Val2_4 = select i1 %or_ln340, i16 %select_ln340, i16 %select_ln388" [firmware/losses/mse.h:66->firmware/myproject.cpp:89]   --->   Operation 58 'select' 'p_Val2_4' <Predicate = (train_read)> <Delay = 0.24> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 59 [1/2] (0.59ns)   --->   "%w2_V_load = load i6* getelementptr inbounds ([2 x i6]* @w2_V, i64 0, i64 0), align 1" [firmware/autograd/nnet_dense_backprop.h:57]   --->   Operation 59 'load' 'w2_V_load' <Predicate = true> <Delay = 0.59> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 6> <Depth = 2> <RAM>
ST_5 : Operation 60 [1/2] (0.59ns)   --->   "%w2_V_load_1 = load i6* getelementptr inbounds ([2 x i6]* @w2_V, i64 0, i64 1), align 1" [firmware/autograd/nnet_dense_backprop.h:57]   --->   Operation 60 'load' 'w2_V_load_1' <Predicate = true> <Delay = 0.59> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 6> <Depth = 2> <RAM>

State 6 <SV = 6> <Delay = 2.44>
ST_6 : Operation 61 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([12 x i8]* @p_str11) nounwind" [firmware/losses/mse.h:59->firmware/myproject.cpp:93]   --->   Operation 61 'specloopname' <Predicate = (!train_read)> <Delay = 0.00>
ST_6 : Operation 62 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([16 x i8]* @p_str12) nounwind" [firmware/losses/mse.h:80->firmware/myproject.cpp:93]   --->   Operation 62 'specloopname' <Predicate = (!train_read)> <Delay = 0.00>
ST_6 : Operation 63 [1/1] (0.60ns)   --->   "br label %3"   --->   Operation 63 'br' <Predicate = (!train_read)> <Delay = 0.60>
ST_6 : Operation 64 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([12 x i8]* @p_str11) nounwind" [firmware/losses/mse.h:59->firmware/myproject.cpp:89]   --->   Operation 64 'specloopname' <Predicate = (train_read)> <Delay = 0.00>
ST_6 : Operation 65 [1/1] (0.00ns)   --->   "%r_V = sext i16 %p_Val2_4 to i17" [firmware/losses/mse.h:69->firmware/myproject.cpp:89]   --->   Operation 65 'sext' 'r_V' <Predicate = (train_read)> <Delay = 0.00>
ST_6 : Operation 66 [1/1] (0.60ns)   --->   "%r_V_4 = sub i17 0, %r_V" [firmware/losses/mse.h:69->firmware/myproject.cpp:89]   --->   Operation 66 'sub' 'r_V_4' <Predicate = (train_read)> <Delay = 0.60> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 67 [1/1] (0.00ns)   --->   "%p_Result_2 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %r_V_4, i32 16)" [firmware/losses/mse.h:69->firmware/myproject.cpp:89]   --->   Operation 67 'bitselect' 'p_Result_2' <Predicate = (train_read)> <Delay = 0.00>
ST_6 : Operation 68 [1/1] (0.00ns)   --->   "%p_Val2_6 = trunc i17 %r_V_4 to i16" [firmware/losses/mse.h:69->firmware/myproject.cpp:89]   --->   Operation 68 'trunc' 'p_Val2_6' <Predicate = (train_read)> <Delay = 0.00>
ST_6 : Operation 69 [1/1] (0.00ns)   --->   "%p_Result_3 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %r_V_4, i32 15)" [firmware/losses/mse.h:69->firmware/myproject.cpp:89]   --->   Operation 69 'bitselect' 'p_Result_3' <Predicate = (train_read)> <Delay = 0.00>
ST_6 : Operation 70 [1/1] (0.00ns) (grouped into LUT with out node select_ln388_1)   --->   "%xor_ln786_1 = xor i1 %p_Result_3, true" [firmware/losses/mse.h:69->firmware/myproject.cpp:89]   --->   Operation 70 'xor' 'xor_ln786_1' <Predicate = (train_read)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 71 [1/1] (0.00ns) (grouped into LUT with out node select_ln388_1)   --->   "%underflow_1 = and i1 %p_Result_2, %xor_ln786_1" [firmware/losses/mse.h:69->firmware/myproject.cpp:89]   --->   Operation 71 'and' 'underflow_1' <Predicate = (train_read)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 72 [1/1] (0.00ns) (grouped into LUT with out node layer5_out_grads_0_V)   --->   "%xor_ln340_2 = xor i1 %p_Result_2, %p_Result_3" [firmware/losses/mse.h:69->firmware/myproject.cpp:89]   --->   Operation 72 'xor' 'xor_ln340_2' <Predicate = (train_read)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 73 [1/1] (0.00ns) (grouped into LUT with out node layer5_out_grads_0_V)   --->   "%xor_ln340_3 = xor i1 %p_Result_2, true" [firmware/losses/mse.h:69->firmware/myproject.cpp:89]   --->   Operation 73 'xor' 'xor_ln340_3' <Predicate = (train_read)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 74 [1/1] (0.00ns) (grouped into LUT with out node layer5_out_grads_0_V)   --->   "%or_ln340_1 = or i1 %p_Result_3, %xor_ln340_3" [firmware/losses/mse.h:69->firmware/myproject.cpp:89]   --->   Operation 74 'or' 'or_ln340_1' <Predicate = (train_read)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 75 [1/1] (0.00ns) (grouped into LUT with out node layer5_out_grads_0_V)   --->   "%select_ln340_2 = select i1 %xor_ln340_2, i16 32767, i16 %p_Val2_6" [firmware/losses/mse.h:69->firmware/myproject.cpp:89]   --->   Operation 75 'select' 'select_ln340_2' <Predicate = (train_read)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 76 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln388_1 = select i1 %underflow_1, i16 -32768, i16 %p_Val2_6" [firmware/losses/mse.h:69->firmware/myproject.cpp:89]   --->   Operation 76 'select' 'select_ln388_1' <Predicate = (train_read)> <Delay = 0.24> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 77 [1/1] (0.24ns) (out node of the LUT)   --->   "%layer5_out_grads_0_V = select i1 %or_ln340_1, i16 %select_ln340_2, i16 %select_ln388_1" [firmware/losses/mse.h:69->firmware/myproject.cpp:89]   --->   Operation 77 'select' 'layer5_out_grads_0_V' <Predicate = (train_read)> <Delay = 0.24> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 78 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([16 x i8]* @p_str12) nounwind" [firmware/losses/mse.h:80->firmware/myproject.cpp:89]   --->   Operation 78 'specloopname' <Predicate = (train_read)> <Delay = 0.00>
ST_6 : Operation 79 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_2)   --->   "%deleted_zeros = select i1 %carry_1, i1 %Range1_all_ones, i1 %Range1_all_zeros" [firmware/losses/mse.h:84->firmware/myproject.cpp:89]   --->   Operation 79 'select' 'deleted_zeros' <Predicate = (train_read)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 80 [1/1] (0.12ns)   --->   "%and_ln781 = and i1 %carry_1, %Range1_all_ones" [firmware/losses/mse.h:84->firmware/myproject.cpp:89]   --->   Operation 80 'and' 'and_ln781' <Predicate = (train_read)> <Delay = 0.12> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 81 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_2)   --->   "%xor_ln785 = xor i1 %deleted_zeros, true" [firmware/losses/mse.h:84->firmware/myproject.cpp:89]   --->   Operation 81 'xor' 'xor_ln785' <Predicate = (train_read)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 82 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_2)   --->   "%or_ln785 = or i1 %p_Result_6, %xor_ln785" [firmware/losses/mse.h:84->firmware/myproject.cpp:89]   --->   Operation 82 'or' 'or_ln785' <Predicate = (train_read)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 83 [1/1] (0.12ns)   --->   "%xor_ln785_1 = xor i1 %p_Result_4, true" [firmware/losses/mse.h:84->firmware/myproject.cpp:89]   --->   Operation 83 'xor' 'xor_ln785_1' <Predicate = (train_read)> <Delay = 0.12> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 84 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_2)   --->   "%overflow = and i1 %or_ln785, %xor_ln785_1" [firmware/losses/mse.h:84->firmware/myproject.cpp:89]   --->   Operation 84 'and' 'overflow' <Predicate = (train_read)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 85 [1/1] (0.00ns) (grouped into LUT with out node underflow_2)   --->   "%or_ln786 = or i1 %and_ln781, %and_ln786" [firmware/losses/mse.h:84->firmware/myproject.cpp:89]   --->   Operation 85 'or' 'or_ln786' <Predicate = (train_read)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 86 [1/1] (0.00ns) (grouped into LUT with out node underflow_2)   --->   "%xor_ln786_2 = xor i1 %or_ln786, true" [firmware/losses/mse.h:84->firmware/myproject.cpp:89]   --->   Operation 86 'xor' 'xor_ln786_2' <Predicate = (train_read)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 87 [1/1] (0.12ns) (out node of the LUT)   --->   "%underflow_2 = and i1 %p_Result_4, %xor_ln786_2" [firmware/losses/mse.h:84->firmware/myproject.cpp:89]   --->   Operation 87 'and' 'underflow_2' <Predicate = (train_read)> <Delay = 0.12> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 88 [1/1] (0.27ns) (out node of the LUT)   --->   "%or_ln340_2 = or i1 %underflow_2, %overflow" [firmware/losses/mse.h:84->firmware/myproject.cpp:89]   --->   Operation 88 'or' 'or_ln340_2' <Predicate = (train_read)> <Delay = 0.27> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 89 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_5)   --->   "%or_ln340_3 = or i1 %and_ln786, %xor_ln785_1" [firmware/losses/mse.h:84->firmware/myproject.cpp:89]   --->   Operation 89 'or' 'or_ln340_3' <Predicate = (train_read)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 90 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_5)   --->   "%or_ln340_4 = or i1 %or_ln340_3, %and_ln781" [firmware/losses/mse.h:84->firmware/myproject.cpp:89]   --->   Operation 90 'or' 'or_ln340_4' <Predicate = (train_read)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 91 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln340_4 = select i1 %or_ln340_2, i16 32767, i16 %p_Val2_9" [firmware/losses/mse.h:84->firmware/myproject.cpp:89]   --->   Operation 91 'select' 'select_ln340_4' <Predicate = (train_read)> <Delay = 0.24> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 92 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_5)   --->   "%select_ln388_2 = select i1 %underflow_2, i16 -32768, i16 %p_Val2_9" [firmware/losses/mse.h:84->firmware/myproject.cpp:89]   --->   Operation 92 'select' 'select_ln388_2' <Predicate = (train_read)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 93 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln340_5 = select i1 %or_ln340_4, i16 %select_ln340_4, i16 %select_ln388_2" [firmware/losses/mse.h:84->firmware/myproject.cpp:89]   --->   Operation 93 'select' 'select_ln340_5' <Predicate = (train_read)> <Delay = 0.24> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 94 [1/1] (0.00ns)   --->   "%trunc_ln1118 = trunc i16 %select_ln340_5 to i1" [firmware/losses/mse.h:89->firmware/myproject.cpp:89]   --->   Operation 94 'trunc' 'trunc_ln1118' <Predicate = (train_read)> <Delay = 0.00>
ST_6 : Operation 95 [1/1] (0.00ns)   --->   "%p_Result_7 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %select_ln340_5, i32 15)" [firmware/losses/mse.h:89->firmware/myproject.cpp:89]   --->   Operation 95 'bitselect' 'p_Result_7' <Predicate = (train_read)> <Delay = 0.00>
ST_6 : Operation 96 [1/1] (0.00ns)   --->   "%trunc_ln708_3 = call i15 @_ssdm_op_PartSelect.i15.i16.i32.i32(i16 %select_ln340_5, i32 1, i32 15)" [firmware/losses/mse.h:89->firmware/myproject.cpp:89]   --->   Operation 96 'partselect' 'trunc_ln708_3' <Predicate = (train_read)> <Delay = 0.00>
ST_6 : Operation 97 [1/1] (0.00ns)   --->   "%p_Val2_10 = sext i15 %trunc_ln708_3 to i16" [firmware/losses/mse.h:89->firmware/myproject.cpp:89]   --->   Operation 97 'sext' 'p_Val2_10' <Predicate = (train_read)> <Delay = 0.00>
ST_6 : Operation 98 [1/1] (0.00ns)   --->   "%p_Result_8 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %select_ln340_5, i32 15)" [firmware/losses/mse.h:89->firmware/myproject.cpp:89]   --->   Operation 98 'bitselect' 'p_Result_8' <Predicate = (train_read)> <Delay = 0.00>
ST_6 : Operation 99 [1/1] (0.00ns)   --->   "%zext_ln415_1 = zext i1 %trunc_ln1118 to i16" [firmware/losses/mse.h:89->firmware/myproject.cpp:89]   --->   Operation 99 'zext' 'zext_ln415_1' <Predicate = (train_read)> <Delay = 0.00>
ST_6 : Operation 100 [1/1] (0.58ns)   --->   "%p_Val2_11 = add i16 %zext_ln415_1, %p_Val2_10" [firmware/losses/mse.h:89->firmware/myproject.cpp:89]   --->   Operation 100 'add' 'p_Val2_11' <Predicate = (train_read)> <Delay = 0.58> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 101 [1/1] (0.00ns)   --->   "%tmp_14 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %p_Val2_11, i32 15)" [firmware/losses/mse.h:89->firmware/myproject.cpp:89]   --->   Operation 101 'bitselect' 'tmp_14' <Predicate = (train_read)> <Delay = 0.00>
ST_6 : Operation 102 [1/1] (0.00ns) (grouped into LUT with out node carry_3)   --->   "%xor_ln416_2 = xor i1 %tmp_14, true" [firmware/losses/mse.h:89->firmware/myproject.cpp:89]   --->   Operation 102 'xor' 'xor_ln416_2' <Predicate = (train_read)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 103 [1/1] (0.12ns) (out node of the LUT)   --->   "%carry_3 = and i1 %p_Result_8, %xor_ln416_2" [firmware/losses/mse.h:89->firmware/myproject.cpp:89]   --->   Operation 103 'and' 'carry_3' <Predicate = (train_read)> <Delay = 0.12> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 104 [1/1] (0.00ns)   --->   "%p_Result_9 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %p_Val2_11, i32 15)" [firmware/losses/mse.h:89->firmware/myproject.cpp:89]   --->   Operation 104 'bitselect' 'p_Result_9' <Predicate = (train_read)> <Delay = 0.00>
ST_6 : Operation 105 [1/1] (0.00ns)   --->   "%Range2_all_ones_2 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %select_ln340_5, i32 15)" [firmware/losses/mse.h:89->firmware/myproject.cpp:89]   --->   Operation 105 'bitselect' 'Range2_all_ones_2' <Predicate = (train_read)> <Delay = 0.00>
ST_6 : Operation 106 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_3)   --->   "%tmp_17 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %select_ln340_5, i32 15)" [firmware/losses/mse.h:89->firmware/myproject.cpp:89]   --->   Operation 106 'bitselect' 'tmp_17' <Predicate = (train_read)> <Delay = 0.00>
ST_6 : Operation 107 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_3)   --->   "%xor_ln779_1 = xor i1 %tmp_17, true" [firmware/losses/mse.h:89->firmware/myproject.cpp:89]   --->   Operation 107 'xor' 'xor_ln779_1' <Predicate = (train_read)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 108 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_3)   --->   "%xor_ln416_3 = xor i1 %p_Result_8, true" [firmware/losses/mse.h:89->firmware/myproject.cpp:89]   --->   Operation 108 'xor' 'xor_ln416_3' <Predicate = (train_read)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 109 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_3)   --->   "%or_ln416_1 = or i1 %tmp_14, %xor_ln416_3" [firmware/losses/mse.h:89->firmware/myproject.cpp:89]   --->   Operation 109 'or' 'or_ln416_1' <Predicate = (train_read)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 110 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_3)   --->   "%or_ln416 = or i1 %or_ln416_1, %xor_ln779_1" [firmware/losses/mse.h:89->firmware/myproject.cpp:89]   --->   Operation 110 'or' 'or_ln416' <Predicate = (train_read)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 111 [1/1] (0.12ns)   --->   "%and_ln781_1 = and i1 %carry_3, %Range2_all_ones_2" [firmware/losses/mse.h:89->firmware/myproject.cpp:89]   --->   Operation 111 'and' 'and_ln781_1' <Predicate = (train_read)> <Delay = 0.12> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 112 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_6)   --->   "%xor_ln785_2 = xor i1 %Range2_all_ones_2, %carry_3" [firmware/losses/mse.h:89->firmware/myproject.cpp:89]   --->   Operation 112 'xor' 'xor_ln785_2' <Predicate = (train_read)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 113 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_6)   --->   "%or_ln785_1 = or i1 %p_Result_9, %xor_ln785_2" [firmware/losses/mse.h:89->firmware/myproject.cpp:89]   --->   Operation 113 'or' 'or_ln785_1' <Predicate = (train_read)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 114 [1/1] (0.12ns)   --->   "%xor_ln785_3 = xor i1 %p_Result_7, true" [firmware/losses/mse.h:89->firmware/myproject.cpp:89]   --->   Operation 114 'xor' 'xor_ln785_3' <Predicate = (train_read)> <Delay = 0.12> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 115 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_6)   --->   "%overflow_1 = and i1 %or_ln785_1, %xor_ln785_3" [firmware/losses/mse.h:89->firmware/myproject.cpp:89]   --->   Operation 115 'and' 'overflow_1' <Predicate = (train_read)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 116 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_3)   --->   "%and_ln786_2 = and i1 %or_ln416, %p_Result_9" [firmware/losses/mse.h:89->firmware/myproject.cpp:89]   --->   Operation 116 'and' 'and_ln786_2' <Predicate = (train_read)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 117 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln786_3 = and i1 %and_ln786_2, %Range2_all_ones_2" [firmware/losses/mse.h:89->firmware/myproject.cpp:89]   --->   Operation 117 'and' 'and_ln786_3' <Predicate = (train_read)> <Delay = 0.12> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 118 [1/1] (0.00ns) (grouped into LUT with out node underflow_3)   --->   "%or_ln786_1 = or i1 %and_ln781_1, %and_ln786_3" [firmware/losses/mse.h:89->firmware/myproject.cpp:89]   --->   Operation 118 'or' 'or_ln786_1' <Predicate = (train_read)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 119 [1/1] (0.00ns) (grouped into LUT with out node underflow_3)   --->   "%xor_ln786_3 = xor i1 %or_ln786_1, true" [firmware/losses/mse.h:89->firmware/myproject.cpp:89]   --->   Operation 119 'xor' 'xor_ln786_3' <Predicate = (train_read)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 120 [1/1] (0.12ns) (out node of the LUT)   --->   "%underflow_3 = and i1 %p_Result_7, %xor_ln786_3" [firmware/losses/mse.h:89->firmware/myproject.cpp:89]   --->   Operation 120 'and' 'underflow_3' <Predicate = (train_read)> <Delay = 0.12> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 121 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_6)   --->   "%or_ln340_5 = or i1 %underflow_3, %overflow_1" [firmware/losses/mse.h:89->firmware/myproject.cpp:89]   --->   Operation 121 'or' 'or_ln340_5' <Predicate = (train_read)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 122 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_7)   --->   "%or_ln340_6 = or i1 %and_ln786_3, %xor_ln785_3" [firmware/losses/mse.h:89->firmware/myproject.cpp:89]   --->   Operation 122 'or' 'or_ln340_6' <Predicate = (train_read)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 123 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_7)   --->   "%or_ln340_7 = or i1 %or_ln340_6, %and_ln781_1" [firmware/losses/mse.h:89->firmware/myproject.cpp:89]   --->   Operation 123 'or' 'or_ln340_7' <Predicate = (train_read)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 124 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln340_6 = select i1 %or_ln340_5, i16 32767, i16 %p_Val2_11" [firmware/losses/mse.h:89->firmware/myproject.cpp:89]   --->   Operation 124 'select' 'select_ln340_6' <Predicate = (train_read)> <Delay = 0.24> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 125 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_7)   --->   "%select_ln388_3 = select i1 %underflow_3, i16 -32768, i16 %p_Val2_11" [firmware/losses/mse.h:89->firmware/myproject.cpp:89]   --->   Operation 125 'select' 'select_ln388_3' <Predicate = (train_read)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 126 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln340_7 = select i1 %or_ln340_7, i16 %select_ln340_6, i16 %select_ln388_3" [firmware/losses/mse.h:89->firmware/myproject.cpp:89]   --->   Operation 126 'select' 'select_ln340_7' <Predicate = (train_read)> <Delay = 0.24> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 127 [1/1] (0.60ns)   --->   "br label %3" [firmware/myproject.cpp:90]   --->   Operation 127 'br' <Predicate = (train_read)> <Delay = 0.60>
ST_6 : Operation 128 [1/2] (0.59ns)   --->   "%w4_V_load = load i6* getelementptr inbounds ([2 x i6]* @w4_V, i64 0, i64 0), align 1" [firmware/autograd/nnet_dense_backprop.h:57->firmware/myproject.cpp:101]   --->   Operation 128 'load' 'w4_V_load' <Predicate = true> <Delay = 0.59> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 6> <Depth = 2> <RAM>
ST_6 : Operation 129 [1/2] (0.59ns)   --->   "%w4_V_load_1 = load i6* getelementptr inbounds ([2 x i6]* @w4_V, i64 0, i64 1), align 1" [firmware/autograd/nnet_dense_backprop.h:57->firmware/myproject.cpp:101]   --->   Operation 129 'load' 'w4_V_load_1' <Predicate = true> <Delay = 0.59> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 6> <Depth = 2> <RAM>

State 7 <SV = 5> <Delay = 3.54>
ST_7 : Operation 130 [1/1] (0.00ns)   --->   "%r_V_2 = sext i16 %p_Val2_4 to i32" [firmware/losses/mse.h:84->firmware/myproject.cpp:89]   --->   Operation 130 'sext' 'r_V_2' <Predicate = (train_read)> <Delay = 0.00>
ST_7 : Operation 131 [1/1] (2.53ns) (root node of the DSP)   --->   "%r_V_5 = mul nsw i32 %r_V_2, %r_V_2" [firmware/losses/mse.h:84->firmware/myproject.cpp:89]   --->   Operation 131 'mul' 'r_V_5' <Predicate = (train_read)> <Delay = 2.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 132 [1/1] (0.00ns)   --->   "%p_Result_4 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %r_V_5, i32 31)" [firmware/losses/mse.h:84->firmware/myproject.cpp:89]   --->   Operation 132 'bitselect' 'p_Result_4' <Predicate = (train_read)> <Delay = 0.00>
ST_7 : Operation 133 [1/1] (0.00ns)   --->   "%p_Val2_8 = call i16 @_ssdm_op_PartSelect.i16.i32.i32.i32(i32 %r_V_5, i32 10, i32 25)" [firmware/losses/mse.h:84->firmware/myproject.cpp:89]   --->   Operation 133 'partselect' 'p_Val2_8' <Predicate = (train_read)> <Delay = 0.00>
ST_7 : Operation 134 [1/1] (0.00ns) (grouped into LUT with out node carry_1)   --->   "%p_Result_5 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %r_V_5, i32 25)" [firmware/losses/mse.h:84->firmware/myproject.cpp:89]   --->   Operation 134 'bitselect' 'p_Result_5' <Predicate = (train_read)> <Delay = 0.00>
ST_7 : Operation 135 [1/1] (0.00ns)   --->   "%tmp_8 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %r_V_5, i32 9)" [firmware/losses/mse.h:84->firmware/myproject.cpp:89]   --->   Operation 135 'bitselect' 'tmp_8' <Predicate = (train_read)> <Delay = 0.00>
ST_7 : Operation 136 [1/1] (0.00ns)   --->   "%zext_ln415 = zext i1 %tmp_8 to i16" [firmware/losses/mse.h:84->firmware/myproject.cpp:89]   --->   Operation 136 'zext' 'zext_ln415' <Predicate = (train_read)> <Delay = 0.00>
ST_7 : Operation 137 [1/1] (0.60ns)   --->   "%p_Val2_9 = add i16 %zext_ln415, %p_Val2_8" [firmware/losses/mse.h:84->firmware/myproject.cpp:89]   --->   Operation 137 'add' 'p_Val2_9' <Predicate = (train_read)> <Delay = 0.60> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 138 [1/1] (0.00ns) (grouped into LUT with out node carry_1)   --->   "%tmp_9 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %p_Val2_9, i32 15)" [firmware/losses/mse.h:84->firmware/myproject.cpp:89]   --->   Operation 138 'bitselect' 'tmp_9' <Predicate = (train_read)> <Delay = 0.00>
ST_7 : Operation 139 [1/1] (0.00ns) (grouped into LUT with out node carry_1)   --->   "%xor_ln416_1 = xor i1 %tmp_9, true" [firmware/losses/mse.h:84->firmware/myproject.cpp:89]   --->   Operation 139 'xor' 'xor_ln416_1' <Predicate = (train_read)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 140 [1/1] (0.12ns) (out node of the LUT)   --->   "%carry_1 = and i1 %p_Result_5, %xor_ln416_1" [firmware/losses/mse.h:84->firmware/myproject.cpp:89]   --->   Operation 140 'and' 'carry_1' <Predicate = (train_read)> <Delay = 0.12> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 141 [1/1] (0.00ns)   --->   "%p_Result_6 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %p_Val2_9, i32 15)" [firmware/losses/mse.h:84->firmware/myproject.cpp:89]   --->   Operation 141 'bitselect' 'p_Result_6' <Predicate = (train_read)> <Delay = 0.00>
ST_7 : Operation 142 [1/1] (0.00ns)   --->   "%tmp_i = call i5 @_ssdm_op_PartSelect.i5.i32.i32.i32(i32 %r_V_5, i32 27, i32 31)" [firmware/losses/mse.h:84->firmware/myproject.cpp:89]   --->   Operation 142 'partselect' 'tmp_i' <Predicate = (train_read)> <Delay = 0.00>
ST_7 : Operation 143 [1/1] (0.63ns)   --->   "%Range2_all_ones = icmp eq i5 %tmp_i, -1" [firmware/losses/mse.h:84->firmware/myproject.cpp:89]   --->   Operation 143 'icmp' 'Range2_all_ones' <Predicate = (train_read)> <Delay = 0.63> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 144 [1/1] (0.00ns)   --->   "%tmp_2_i = call i6 @_ssdm_op_PartSelect.i6.i32.i32.i32(i32 %r_V_5, i32 26, i32 31)" [firmware/losses/mse.h:84->firmware/myproject.cpp:89]   --->   Operation 144 'partselect' 'tmp_2_i' <Predicate = (train_read)> <Delay = 0.00>
ST_7 : Operation 145 [1/1] (0.61ns)   --->   "%Range1_all_ones = icmp eq i6 %tmp_2_i, -1" [firmware/losses/mse.h:84->firmware/myproject.cpp:89]   --->   Operation 145 'icmp' 'Range1_all_ones' <Predicate = (train_read)> <Delay = 0.61> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 146 [1/1] (0.61ns)   --->   "%Range1_all_zeros = icmp eq i6 %tmp_2_i, 0" [firmware/losses/mse.h:84->firmware/myproject.cpp:89]   --->   Operation 146 'icmp' 'Range1_all_zeros' <Predicate = (train_read)> <Delay = 0.61> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 147 [1/1] (0.00ns) (grouped into LUT with out node and_ln786)   --->   "%tmp_11 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %r_V_5, i32 26)" [firmware/losses/mse.h:84->firmware/myproject.cpp:89]   --->   Operation 147 'bitselect' 'tmp_11' <Predicate = (train_read)> <Delay = 0.00>
ST_7 : Operation 148 [1/1] (0.00ns) (grouped into LUT with out node and_ln786)   --->   "%xor_ln779 = xor i1 %tmp_11, true" [firmware/losses/mse.h:84->firmware/myproject.cpp:89]   --->   Operation 148 'xor' 'xor_ln779' <Predicate = (train_read)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 149 [1/1] (0.00ns) (grouped into LUT with out node and_ln786)   --->   "%and_ln779 = and i1 %Range2_all_ones, %xor_ln779" [firmware/losses/mse.h:84->firmware/myproject.cpp:89]   --->   Operation 149 'and' 'and_ln779' <Predicate = (train_read)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 150 [1/1] (0.00ns) (grouped into LUT with out node and_ln786)   --->   "%deleted_ones = select i1 %carry_1, i1 %and_ln779, i1 %Range1_all_ones" [firmware/losses/mse.h:84->firmware/myproject.cpp:89]   --->   Operation 150 'select' 'deleted_ones' <Predicate = (train_read)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 151 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln786 = and i1 %p_Result_6, %deleted_ones" [firmware/losses/mse.h:84->firmware/myproject.cpp:89]   --->   Operation 151 'and' 'and_ln786' <Predicate = (train_read)> <Delay = 0.27> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 152 [2/2] (0.59ns)   --->   "%w4_V_load = load i6* getelementptr inbounds ([2 x i6]* @w4_V, i64 0, i64 0), align 1" [firmware/autograd/nnet_dense_backprop.h:57->firmware/myproject.cpp:101]   --->   Operation 152 'load' 'w4_V_load' <Predicate = true> <Delay = 0.59> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 6> <Depth = 2> <RAM>
ST_7 : Operation 153 [2/2] (0.59ns)   --->   "%w4_V_load_1 = load i6* getelementptr inbounds ([2 x i6]* @w4_V, i64 0, i64 1), align 1" [firmware/autograd/nnet_dense_backprop.h:57->firmware/myproject.cpp:101]   --->   Operation 153 'load' 'w4_V_load_1' <Predicate = true> <Delay = 0.59> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 6> <Depth = 2> <RAM>

State 8 <SV = 7> <Delay = 3.54>
ST_8 : Operation 154 [1/1] (0.00ns)   --->   "%layer4_out_grads_0_V = phi i16 [ %layer5_out_grads_0_V, %1 ], [ 0, %2 ]"   --->   Operation 154 'phi' 'layer4_out_grads_0_V' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 155 [1/1] (0.00ns)   --->   "%storemerge = phi i16 [ %select_ln340_7, %1 ], [ 0, %2 ]" [firmware/losses/mse.h:89->firmware/myproject.cpp:89]   --->   Operation 155 'phi' 'storemerge' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 156 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_auto.i16P(i16* %loss_layer5_out_V, i16 %storemerge)" [firmware/myproject.cpp:93]   --->   Operation 156 'write' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 157 [1/1] (0.00ns)   --->   "%sext_ln1116 = sext i16 %layer4_out_grads_0_V to i32" [firmware/autograd/nnet_dense_backprop.h:44->firmware/myproject.cpp:101]   --->   Operation 157 'sext' 'sext_ln1116' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 158 [1/1] (0.00ns)   --->   "%sext_ln1118 = sext i16 %layer3_out_0_V to i32" [firmware/autograd/nnet_dense_backprop.h:44->firmware/myproject.cpp:101]   --->   Operation 158 'sext' 'sext_ln1118' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 159 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln1118_2 = mul nsw i32 %sext_ln1116, %sext_ln1118" [firmware/autograd/nnet_dense_backprop.h:44->firmware/myproject.cpp:101]   --->   Operation 159 'mul' 'mul_ln1118_2' <Predicate = true> <Delay = 2.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 160 [1/1] (0.00ns)   --->   "%tmp_18 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %mul_ln1118_2, i32 31)" [firmware/autograd/nnet_dense_backprop.h:44->firmware/myproject.cpp:101]   --->   Operation 160 'bitselect' 'tmp_18' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 161 [1/1] (0.00ns)   --->   "%trunc_ln708_7 = call i16 @_ssdm_op_PartSelect.i16.i32.i32.i32(i32 %mul_ln1118_2, i32 10, i32 25)" [firmware/autograd/nnet_dense_backprop.h:44->firmware/myproject.cpp:101]   --->   Operation 161 'partselect' 'trunc_ln708_7' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 162 [1/1] (0.00ns) (grouped into LUT with out node and_ln416)   --->   "%tmp_19 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %mul_ln1118_2, i32 25)" [firmware/autograd/nnet_dense_backprop.h:44->firmware/myproject.cpp:101]   --->   Operation 162 'bitselect' 'tmp_19' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 163 [1/1] (0.00ns)   --->   "%tmp_20 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %mul_ln1118_2, i32 9)" [firmware/autograd/nnet_dense_backprop.h:44->firmware/myproject.cpp:101]   --->   Operation 163 'bitselect' 'tmp_20' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 164 [1/1] (0.00ns)   --->   "%zext_ln415_2 = zext i1 %tmp_20 to i16" [firmware/autograd/nnet_dense_backprop.h:44->firmware/myproject.cpp:101]   --->   Operation 164 'zext' 'zext_ln415_2' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 165 [1/1] (0.60ns)   --->   "%add_ln415 = add i16 %trunc_ln708_7, %zext_ln415_2" [firmware/autograd/nnet_dense_backprop.h:44->firmware/myproject.cpp:101]   --->   Operation 165 'add' 'add_ln415' <Predicate = true> <Delay = 0.60> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 166 [1/1] (0.00ns) (grouped into LUT with out node and_ln416)   --->   "%tmp_21 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %add_ln415, i32 15)" [firmware/autograd/nnet_dense_backprop.h:44->firmware/myproject.cpp:101]   --->   Operation 166 'bitselect' 'tmp_21' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 167 [1/1] (0.00ns) (grouped into LUT with out node and_ln416)   --->   "%xor_ln416 = xor i1 %tmp_21, true" [firmware/autograd/nnet_dense_backprop.h:44->firmware/myproject.cpp:101]   --->   Operation 167 'xor' 'xor_ln416' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 168 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln416 = and i1 %tmp_19, %xor_ln416" [firmware/autograd/nnet_dense_backprop.h:44->firmware/myproject.cpp:101]   --->   Operation 168 'and' 'and_ln416' <Predicate = true> <Delay = 0.12> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 169 [1/1] (0.00ns)   --->   "%tmp_22 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %add_ln415, i32 15)" [firmware/autograd/nnet_dense_backprop.h:44->firmware/myproject.cpp:101]   --->   Operation 169 'bitselect' 'tmp_22' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 170 [1/1] (0.00ns)   --->   "%p_Result_3_i8 = call i5 @_ssdm_op_PartSelect.i5.i32.i32.i32(i32 %mul_ln1118_2, i32 27, i32 31)" [firmware/autograd/nnet_dense_backprop.h:44->firmware/myproject.cpp:101]   --->   Operation 170 'partselect' 'p_Result_3_i8' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 171 [1/1] (0.63ns)   --->   "%icmp_ln879 = icmp eq i5 %p_Result_3_i8, -1" [firmware/autograd/nnet_dense_backprop.h:44->firmware/myproject.cpp:101]   --->   Operation 171 'icmp' 'icmp_ln879' <Predicate = true> <Delay = 0.63> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 172 [1/1] (0.00ns)   --->   "%p_Result_4_i9 = call i6 @_ssdm_op_PartSelect.i6.i32.i32.i32(i32 %mul_ln1118_2, i32 26, i32 31)" [firmware/autograd/nnet_dense_backprop.h:44->firmware/myproject.cpp:101]   --->   Operation 172 'partselect' 'p_Result_4_i9' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 173 [1/1] (0.61ns)   --->   "%icmp_ln879_1 = icmp eq i6 %p_Result_4_i9, -1" [firmware/autograd/nnet_dense_backprop.h:44->firmware/myproject.cpp:101]   --->   Operation 173 'icmp' 'icmp_ln879_1' <Predicate = true> <Delay = 0.61> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 174 [1/1] (0.61ns)   --->   "%icmp_ln768 = icmp eq i6 %p_Result_4_i9, 0" [firmware/autograd/nnet_dense_backprop.h:44->firmware/myproject.cpp:101]   --->   Operation 174 'icmp' 'icmp_ln768' <Predicate = true> <Delay = 0.61> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 175 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_5)   --->   "%tmp_23 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %mul_ln1118_2, i32 26)" [firmware/autograd/nnet_dense_backprop.h:44->firmware/myproject.cpp:101]   --->   Operation 175 'bitselect' 'tmp_23' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 176 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_5)   --->   "%xor_ln779_2 = xor i1 %tmp_23, true" [firmware/autograd/nnet_dense_backprop.h:44->firmware/myproject.cpp:101]   --->   Operation 176 'xor' 'xor_ln779_2' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 177 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_5)   --->   "%and_ln779_1 = and i1 %icmp_ln879, %xor_ln779_2" [firmware/autograd/nnet_dense_backprop.h:44->firmware/myproject.cpp:101]   --->   Operation 177 'and' 'and_ln779_1' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 178 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_5)   --->   "%select_ln416 = select i1 %and_ln416, i1 %and_ln779_1, i1 %icmp_ln879_1" [firmware/autograd/nnet_dense_backprop.h:44->firmware/myproject.cpp:101]   --->   Operation 178 'select' 'select_ln416' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 179 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln786_5 = and i1 %tmp_22, %select_ln416" [firmware/autograd/nnet_dense_backprop.h:44->firmware/myproject.cpp:101]   --->   Operation 179 'and' 'and_ln786_5' <Predicate = true> <Delay = 0.27> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 180 [1/1] (0.00ns)   --->   "%sext_ln1118_3 = sext i16 %layer3_out_1_V to i32" [firmware/autograd/nnet_dense_backprop.h:44->firmware/myproject.cpp:101]   --->   Operation 180 'sext' 'sext_ln1118_3' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 181 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln1118_3 = mul nsw i32 %sext_ln1116, %sext_ln1118_3" [firmware/autograd/nnet_dense_backprop.h:44->firmware/myproject.cpp:101]   --->   Operation 181 'mul' 'mul_ln1118_3' <Predicate = true> <Delay = 2.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 182 [1/1] (0.00ns)   --->   "%tmp_24 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %mul_ln1118_3, i32 31)" [firmware/autograd/nnet_dense_backprop.h:44->firmware/myproject.cpp:101]   --->   Operation 182 'bitselect' 'tmp_24' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 183 [1/1] (0.00ns)   --->   "%trunc_ln708_9 = call i16 @_ssdm_op_PartSelect.i16.i32.i32.i32(i32 %mul_ln1118_3, i32 10, i32 25)" [firmware/autograd/nnet_dense_backprop.h:44->firmware/myproject.cpp:101]   --->   Operation 183 'partselect' 'trunc_ln708_9' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 184 [1/1] (0.00ns) (grouped into LUT with out node and_ln416_1)   --->   "%tmp_25 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %mul_ln1118_3, i32 25)" [firmware/autograd/nnet_dense_backprop.h:44->firmware/myproject.cpp:101]   --->   Operation 184 'bitselect' 'tmp_25' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 185 [1/1] (0.00ns)   --->   "%tmp_26 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %mul_ln1118_3, i32 9)" [firmware/autograd/nnet_dense_backprop.h:44->firmware/myproject.cpp:101]   --->   Operation 185 'bitselect' 'tmp_26' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 186 [1/1] (0.00ns)   --->   "%zext_ln415_3 = zext i1 %tmp_26 to i16" [firmware/autograd/nnet_dense_backprop.h:44->firmware/myproject.cpp:101]   --->   Operation 186 'zext' 'zext_ln415_3' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 187 [1/1] (0.60ns)   --->   "%add_ln415_1 = add i16 %trunc_ln708_9, %zext_ln415_3" [firmware/autograd/nnet_dense_backprop.h:44->firmware/myproject.cpp:101]   --->   Operation 187 'add' 'add_ln415_1' <Predicate = true> <Delay = 0.60> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 188 [1/1] (0.00ns) (grouped into LUT with out node and_ln416_1)   --->   "%tmp_27 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %add_ln415_1, i32 15)" [firmware/autograd/nnet_dense_backprop.h:44->firmware/myproject.cpp:101]   --->   Operation 188 'bitselect' 'tmp_27' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 189 [1/1] (0.00ns) (grouped into LUT with out node and_ln416_1)   --->   "%xor_ln416_4 = xor i1 %tmp_27, true" [firmware/autograd/nnet_dense_backprop.h:44->firmware/myproject.cpp:101]   --->   Operation 189 'xor' 'xor_ln416_4' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 190 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln416_1 = and i1 %tmp_25, %xor_ln416_4" [firmware/autograd/nnet_dense_backprop.h:44->firmware/myproject.cpp:101]   --->   Operation 190 'and' 'and_ln416_1' <Predicate = true> <Delay = 0.12> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 191 [1/1] (0.00ns)   --->   "%tmp_28 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %add_ln415_1, i32 15)" [firmware/autograd/nnet_dense_backprop.h:44->firmware/myproject.cpp:101]   --->   Operation 191 'bitselect' 'tmp_28' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 192 [1/1] (0.00ns)   --->   "%p_Result_3_1_i = call i5 @_ssdm_op_PartSelect.i5.i32.i32.i32(i32 %mul_ln1118_3, i32 27, i32 31)" [firmware/autograd/nnet_dense_backprop.h:44->firmware/myproject.cpp:101]   --->   Operation 192 'partselect' 'p_Result_3_1_i' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 193 [1/1] (0.63ns)   --->   "%icmp_ln879_2 = icmp eq i5 %p_Result_3_1_i, -1" [firmware/autograd/nnet_dense_backprop.h:44->firmware/myproject.cpp:101]   --->   Operation 193 'icmp' 'icmp_ln879_2' <Predicate = true> <Delay = 0.63> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 194 [1/1] (0.00ns)   --->   "%p_Result_4_1_i = call i6 @_ssdm_op_PartSelect.i6.i32.i32.i32(i32 %mul_ln1118_3, i32 26, i32 31)" [firmware/autograd/nnet_dense_backprop.h:44->firmware/myproject.cpp:101]   --->   Operation 194 'partselect' 'p_Result_4_1_i' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 195 [1/1] (0.61ns)   --->   "%icmp_ln879_3 = icmp eq i6 %p_Result_4_1_i, -1" [firmware/autograd/nnet_dense_backprop.h:44->firmware/myproject.cpp:101]   --->   Operation 195 'icmp' 'icmp_ln879_3' <Predicate = true> <Delay = 0.61> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 196 [1/1] (0.61ns)   --->   "%icmp_ln768_1 = icmp eq i6 %p_Result_4_1_i, 0" [firmware/autograd/nnet_dense_backprop.h:44->firmware/myproject.cpp:101]   --->   Operation 196 'icmp' 'icmp_ln768_1' <Predicate = true> <Delay = 0.61> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 197 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_7)   --->   "%tmp_29 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %mul_ln1118_3, i32 26)" [firmware/autograd/nnet_dense_backprop.h:44->firmware/myproject.cpp:101]   --->   Operation 197 'bitselect' 'tmp_29' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 198 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_7)   --->   "%xor_ln779_3 = xor i1 %tmp_29, true" [firmware/autograd/nnet_dense_backprop.h:44->firmware/myproject.cpp:101]   --->   Operation 198 'xor' 'xor_ln779_3' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 199 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_7)   --->   "%and_ln779_2 = and i1 %icmp_ln879_2, %xor_ln779_3" [firmware/autograd/nnet_dense_backprop.h:44->firmware/myproject.cpp:101]   --->   Operation 199 'and' 'and_ln779_2' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 200 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_7)   --->   "%select_ln416_1 = select i1 %and_ln416_1, i1 %and_ln779_2, i1 %icmp_ln879_3" [firmware/autograd/nnet_dense_backprop.h:44->firmware/myproject.cpp:101]   --->   Operation 200 'select' 'select_ln416_1' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 201 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln786_7 = and i1 %tmp_28, %select_ln416_1" [firmware/autograd/nnet_dense_backprop.h:44->firmware/myproject.cpp:101]   --->   Operation 201 'and' 'and_ln786_7' <Predicate = true> <Delay = 0.27> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 3.54>
ST_9 : Operation 202 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_8)   --->   "%select_ln777 = select i1 %and_ln416, i1 %icmp_ln879_1, i1 %icmp_ln768" [firmware/autograd/nnet_dense_backprop.h:44->firmware/myproject.cpp:101]   --->   Operation 202 'select' 'select_ln777' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 203 [1/1] (0.12ns)   --->   "%and_ln781_2 = and i1 %and_ln416, %icmp_ln879_1" [firmware/autograd/nnet_dense_backprop.h:44->firmware/myproject.cpp:101]   --->   Operation 203 'and' 'and_ln781_2' <Predicate = true> <Delay = 0.12> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 204 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_8)   --->   "%xor_ln785_4 = xor i1 %select_ln777, true" [firmware/autograd/nnet_dense_backprop.h:44->firmware/myproject.cpp:101]   --->   Operation 204 'xor' 'xor_ln785_4' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 205 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_8)   --->   "%or_ln785_2 = or i1 %tmp_22, %xor_ln785_4" [firmware/autograd/nnet_dense_backprop.h:44->firmware/myproject.cpp:101]   --->   Operation 205 'or' 'or_ln785_2' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 206 [1/1] (0.12ns)   --->   "%xor_ln785_5 = xor i1 %tmp_18, true" [firmware/autograd/nnet_dense_backprop.h:44->firmware/myproject.cpp:101]   --->   Operation 206 'xor' 'xor_ln785_5' <Predicate = true> <Delay = 0.12> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 207 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_8)   --->   "%and_ln785 = and i1 %or_ln785_2, %xor_ln785_5" [firmware/autograd/nnet_dense_backprop.h:44->firmware/myproject.cpp:101]   --->   Operation 207 'and' 'and_ln785' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 208 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_6)   --->   "%or_ln786_2 = or i1 %and_ln781_2, %and_ln786_5" [firmware/autograd/nnet_dense_backprop.h:44->firmware/myproject.cpp:101]   --->   Operation 208 'or' 'or_ln786_2' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 209 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_6)   --->   "%xor_ln786_4 = xor i1 %or_ln786_2, true" [firmware/autograd/nnet_dense_backprop.h:44->firmware/myproject.cpp:101]   --->   Operation 209 'xor' 'xor_ln786_4' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 210 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln786_6 = and i1 %tmp_18, %xor_ln786_4" [firmware/autograd/nnet_dense_backprop.h:44->firmware/myproject.cpp:101]   --->   Operation 210 'and' 'and_ln786_6' <Predicate = true> <Delay = 0.12> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 211 [1/1] (0.27ns) (out node of the LUT)   --->   "%or_ln340_8 = or i1 %and_ln786_6, %and_ln785" [firmware/autograd/nnet_dense_backprop.h:44->firmware/myproject.cpp:101]   --->   Operation 211 'or' 'or_ln340_8' <Predicate = true> <Delay = 0.27> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 212 [1/1] (0.00ns) (grouped into LUT with out node layer2_out_grads_0_V)   --->   "%or_ln340_9 = or i1 %and_ln786_5, %xor_ln785_5" [firmware/autograd/nnet_dense_backprop.h:44->firmware/myproject.cpp:101]   --->   Operation 212 'or' 'or_ln340_9' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 213 [1/1] (0.00ns) (grouped into LUT with out node layer2_out_grads_0_V)   --->   "%or_ln340_10 = or i1 %or_ln340_9, %and_ln781_2" [firmware/autograd/nnet_dense_backprop.h:44->firmware/myproject.cpp:101]   --->   Operation 213 'or' 'or_ln340_10' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 214 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln340_8 = select i1 %or_ln340_8, i16 32767, i16 %add_ln415" [firmware/autograd/nnet_dense_backprop.h:44->firmware/myproject.cpp:101]   --->   Operation 214 'select' 'select_ln340_8' <Predicate = true> <Delay = 0.24> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 215 [1/1] (0.00ns) (grouped into LUT with out node layer2_out_grads_0_V)   --->   "%select_ln388_4 = select i1 %and_ln786_6, i16 -32768, i16 %add_ln415" [firmware/autograd/nnet_dense_backprop.h:44->firmware/myproject.cpp:101]   --->   Operation 215 'select' 'select_ln388_4' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 216 [1/1] (0.24ns) (out node of the LUT)   --->   "%layer2_out_grads_0_V = select i1 %or_ln340_10, i16 %select_ln340_8, i16 %select_ln388_4" [firmware/autograd/nnet_dense_backprop.h:44->firmware/myproject.cpp:101]   --->   Operation 216 'select' 'layer2_out_grads_0_V' <Predicate = true> <Delay = 0.24> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 217 [1/1] (0.00ns)   --->   "%shl_ln1118_1 = call i19 @_ssdm_op_BitConcatenate.i19.i16.i3(i16 %layer2_out_grads_0_V, i3 0)" [firmware/autograd/nnet_dense_backprop.h:57->firmware/myproject.cpp:101]   --->   Operation 217 'bitconcatenate' 'shl_ln1118_1' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 218 [1/1] (0.00ns)   --->   "%sext_ln1118_1 = sext i19 %shl_ln1118_1 to i20" [firmware/autograd/nnet_dense_backprop.h:57->firmware/myproject.cpp:101]   --->   Operation 218 'sext' 'sext_ln1118_1' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 219 [1/1] (0.00ns)   --->   "%shl_ln1118_2 = call i17 @_ssdm_op_BitConcatenate.i17.i16.i1(i16 %layer2_out_grads_0_V, i1 false)" [firmware/autograd/nnet_dense_backprop.h:57->firmware/myproject.cpp:101]   --->   Operation 219 'bitconcatenate' 'shl_ln1118_2' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 220 [1/1] (0.00ns)   --->   "%sext_ln1118_2 = sext i17 %shl_ln1118_2 to i20" [firmware/autograd/nnet_dense_backprop.h:57->firmware/myproject.cpp:101]   --->   Operation 220 'sext' 'sext_ln1118_2' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 221 [1/1] (0.56ns)   --->   "%add_ln1118_1 = add i20 %sext_ln1118_1, %sext_ln1118_2" [firmware/autograd/nnet_dense_backprop.h:57->firmware/myproject.cpp:101]   --->   Operation 221 'add' 'add_ln1118_1' <Predicate = true> <Delay = 0.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 222 [1/1] (0.00ns)   --->   "%shl_ln728_1 = call i21 @_ssdm_op_BitConcatenate.i21.i6.i15(i6 %w4_V_load, i15 0)" [firmware/autograd/nnet_dense_backprop.h:57->firmware/myproject.cpp:101]   --->   Operation 222 'bitconcatenate' 'shl_ln728_1' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 223 [1/1] (0.00ns)   --->   "%sext_ln1193 = sext i20 %add_ln1118_1 to i21" [firmware/autograd/nnet_dense_backprop.h:57->firmware/myproject.cpp:101]   --->   Operation 223 'sext' 'sext_ln1193' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 224 [1/1] (0.57ns)   --->   "%sub_ln1193_3 = sub i21 %shl_ln728_1, %sext_ln1193" [firmware/autograd/nnet_dense_backprop.h:57->firmware/myproject.cpp:101]   --->   Operation 224 'sub' 'sub_ln1193_3' <Predicate = true> <Delay = 0.57> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 225 [1/1] (0.00ns)   --->   "%trunc_ln708_8 = call i6 @_ssdm_op_PartSelect.i6.i21.i32.i32(i21 %sub_ln1193_3, i32 15, i32 20)" [firmware/autograd/nnet_dense_backprop.h:57->firmware/myproject.cpp:101]   --->   Operation 225 'partselect' 'trunc_ln708_8' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 226 [1/1] (0.59ns)   --->   "store i6 %trunc_ln708_8, i6* getelementptr inbounds ([2 x i6]* @w4_V, i64 0, i64 0), align 1" [firmware/autograd/nnet_dense_backprop.h:57->firmware/myproject.cpp:101]   --->   Operation 226 'store' <Predicate = true> <Delay = 0.59> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 6> <Depth = 2> <RAM>
ST_9 : Operation 227 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_11)   --->   "%select_ln777_1 = select i1 %and_ln416_1, i1 %icmp_ln879_3, i1 %icmp_ln768_1" [firmware/autograd/nnet_dense_backprop.h:44->firmware/myproject.cpp:101]   --->   Operation 227 'select' 'select_ln777_1' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 228 [1/1] (0.12ns)   --->   "%and_ln781_3 = and i1 %and_ln416_1, %icmp_ln879_3" [firmware/autograd/nnet_dense_backprop.h:44->firmware/myproject.cpp:101]   --->   Operation 228 'and' 'and_ln781_3' <Predicate = true> <Delay = 0.12> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 229 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_11)   --->   "%xor_ln785_6 = xor i1 %select_ln777_1, true" [firmware/autograd/nnet_dense_backprop.h:44->firmware/myproject.cpp:101]   --->   Operation 229 'xor' 'xor_ln785_6' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 230 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_11)   --->   "%or_ln785_3 = or i1 %tmp_28, %xor_ln785_6" [firmware/autograd/nnet_dense_backprop.h:44->firmware/myproject.cpp:101]   --->   Operation 230 'or' 'or_ln785_3' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 231 [1/1] (0.12ns)   --->   "%xor_ln785_7 = xor i1 %tmp_24, true" [firmware/autograd/nnet_dense_backprop.h:44->firmware/myproject.cpp:101]   --->   Operation 231 'xor' 'xor_ln785_7' <Predicate = true> <Delay = 0.12> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 232 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_11)   --->   "%and_ln785_1 = and i1 %or_ln785_3, %xor_ln785_7" [firmware/autograd/nnet_dense_backprop.h:44->firmware/myproject.cpp:101]   --->   Operation 232 'and' 'and_ln785_1' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 233 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_8)   --->   "%or_ln786_3 = or i1 %and_ln781_3, %and_ln786_7" [firmware/autograd/nnet_dense_backprop.h:44->firmware/myproject.cpp:101]   --->   Operation 233 'or' 'or_ln786_3' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 234 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_8)   --->   "%xor_ln786_5 = xor i1 %or_ln786_3, true" [firmware/autograd/nnet_dense_backprop.h:44->firmware/myproject.cpp:101]   --->   Operation 234 'xor' 'xor_ln786_5' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 235 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln786_8 = and i1 %tmp_24, %xor_ln786_5" [firmware/autograd/nnet_dense_backprop.h:44->firmware/myproject.cpp:101]   --->   Operation 235 'and' 'and_ln786_8' <Predicate = true> <Delay = 0.12> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 236 [1/1] (0.27ns) (out node of the LUT)   --->   "%or_ln340_11 = or i1 %and_ln786_8, %and_ln785_1" [firmware/autograd/nnet_dense_backprop.h:44->firmware/myproject.cpp:101]   --->   Operation 236 'or' 'or_ln340_11' <Predicate = true> <Delay = 0.27> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 237 [1/1] (0.00ns) (grouped into LUT with out node layer2_out_grads_1_V)   --->   "%or_ln340_12 = or i1 %and_ln786_7, %xor_ln785_7" [firmware/autograd/nnet_dense_backprop.h:44->firmware/myproject.cpp:101]   --->   Operation 237 'or' 'or_ln340_12' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 238 [1/1] (0.00ns) (grouped into LUT with out node layer2_out_grads_1_V)   --->   "%or_ln340_13 = or i1 %or_ln340_12, %and_ln781_3" [firmware/autograd/nnet_dense_backprop.h:44->firmware/myproject.cpp:101]   --->   Operation 238 'or' 'or_ln340_13' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 239 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln340_10 = select i1 %or_ln340_11, i16 32767, i16 %add_ln415_1" [firmware/autograd/nnet_dense_backprop.h:44->firmware/myproject.cpp:101]   --->   Operation 239 'select' 'select_ln340_10' <Predicate = true> <Delay = 0.24> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 240 [1/1] (0.00ns) (grouped into LUT with out node layer2_out_grads_1_V)   --->   "%select_ln388_5 = select i1 %and_ln786_8, i16 -32768, i16 %add_ln415_1" [firmware/autograd/nnet_dense_backprop.h:44->firmware/myproject.cpp:101]   --->   Operation 240 'select' 'select_ln388_5' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 241 [1/1] (0.24ns) (out node of the LUT)   --->   "%layer2_out_grads_1_V = select i1 %or_ln340_13, i16 %select_ln340_10, i16 %select_ln388_5" [firmware/autograd/nnet_dense_backprop.h:44->firmware/myproject.cpp:101]   --->   Operation 241 'select' 'layer2_out_grads_1_V' <Predicate = true> <Delay = 0.24> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 242 [1/1] (0.00ns)   --->   "%shl_ln1118_3 = call i19 @_ssdm_op_BitConcatenate.i19.i16.i3(i16 %layer2_out_grads_1_V, i3 0)" [firmware/autograd/nnet_dense_backprop.h:57->firmware/myproject.cpp:101]   --->   Operation 242 'bitconcatenate' 'shl_ln1118_3' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 243 [1/1] (0.00ns)   --->   "%sext_ln1118_4 = sext i19 %shl_ln1118_3 to i20" [firmware/autograd/nnet_dense_backprop.h:57->firmware/myproject.cpp:101]   --->   Operation 243 'sext' 'sext_ln1118_4' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 244 [1/1] (0.00ns)   --->   "%shl_ln1118_7 = call i17 @_ssdm_op_BitConcatenate.i17.i16.i1(i16 %layer2_out_grads_1_V, i1 false)" [firmware/autograd/nnet_dense_backprop.h:57->firmware/myproject.cpp:101]   --->   Operation 244 'bitconcatenate' 'shl_ln1118_7' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 245 [1/1] (0.00ns)   --->   "%sext_ln1118_5 = sext i17 %shl_ln1118_7 to i20" [firmware/autograd/nnet_dense_backprop.h:57->firmware/myproject.cpp:101]   --->   Operation 245 'sext' 'sext_ln1118_5' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 246 [1/1] (0.56ns)   --->   "%add_ln1118_3 = add i20 %sext_ln1118_4, %sext_ln1118_5" [firmware/autograd/nnet_dense_backprop.h:57->firmware/myproject.cpp:101]   --->   Operation 246 'add' 'add_ln1118_3' <Predicate = true> <Delay = 0.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 247 [1/1] (0.00ns)   --->   "%shl_ln728_3 = call i21 @_ssdm_op_BitConcatenate.i21.i6.i15(i6 %w4_V_load_1, i15 0)" [firmware/autograd/nnet_dense_backprop.h:57->firmware/myproject.cpp:101]   --->   Operation 247 'bitconcatenate' 'shl_ln728_3' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 248 [1/1] (0.00ns)   --->   "%sext_ln1193_1 = sext i20 %add_ln1118_3 to i21" [firmware/autograd/nnet_dense_backprop.h:57->firmware/myproject.cpp:101]   --->   Operation 248 'sext' 'sext_ln1193_1' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 249 [1/1] (0.57ns)   --->   "%sub_ln1193_4 = sub i21 %shl_ln728_3, %sext_ln1193_1" [firmware/autograd/nnet_dense_backprop.h:57->firmware/myproject.cpp:101]   --->   Operation 249 'sub' 'sub_ln1193_4' <Predicate = true> <Delay = 0.57> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 250 [1/1] (0.00ns)   --->   "%trunc_ln708_s = call i6 @_ssdm_op_PartSelect.i6.i21.i32.i32(i21 %sub_ln1193_4, i32 15, i32 20)" [firmware/autograd/nnet_dense_backprop.h:57->firmware/myproject.cpp:101]   --->   Operation 250 'partselect' 'trunc_ln708_s' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 251 [1/1] (0.59ns)   --->   "store i6 %trunc_ln708_s, i6* getelementptr inbounds ([2 x i6]* @w4_V, i64 0, i64 1), align 1" [firmware/autograd/nnet_dense_backprop.h:57->firmware/myproject.cpp:101]   --->   Operation 251 'store' <Predicate = true> <Delay = 0.59> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 6> <Depth = 2> <RAM>
ST_9 : Operation 252 [1/1] (0.00ns)   --->   "%sext_ln1118_6 = sext i16 %layer2_out_grads_0_V to i26" [firmware/autograd/nnet_dense_backprop.h:44]   --->   Operation 252 'sext' 'sext_ln1118_6' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 253 [1/1] (0.00ns)   --->   "%sext_ln1118_7 = sext i16 %fc1_input_V_read to i26" [firmware/autograd/nnet_dense_backprop.h:44]   --->   Operation 253 'sext' 'sext_ln1118_7' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 254 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln1118 = mul i26 %sext_ln1118_7, %sext_ln1118_6" [firmware/autograd/nnet_dense_backprop.h:44]   --->   Operation 254 'mul' 'mul_ln1118' <Predicate = true> <Delay = 2.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 255 [1/1] (0.00ns)   --->   "%tmp = call i16 @_ssdm_op_PartSelect.i16.i26.i32.i32(i26 %mul_ln1118, i32 10, i32 25)" [firmware/autograd/nnet_dense_backprop.h:57]   --->   Operation 255 'partselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 256 [1/1] (0.00ns)   --->   "%sext_ln1118_10 = sext i16 %layer2_out_grads_1_V to i26" [firmware/autograd/nnet_dense_backprop.h:44]   --->   Operation 256 'sext' 'sext_ln1118_10' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 257 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln1118_4 = mul i26 %sext_ln1118_7, %sext_ln1118_10" [firmware/autograd/nnet_dense_backprop.h:44]   --->   Operation 257 'mul' 'mul_ln1118_4' <Predicate = true> <Delay = 2.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 258 [1/1] (0.00ns)   --->   "%tmp_2 = call i16 @_ssdm_op_PartSelect.i16.i26.i32.i32(i26 %mul_ln1118_4, i32 10, i32 25)" [firmware/autograd/nnet_dense_backprop.h:57]   --->   Operation 258 'partselect' 'tmp_2' <Predicate = true> <Delay = 0.00>

State 10 <SV = 9> <Delay = 1.73>
ST_10 : Operation 259 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([9 x i8]* @p_str8) nounwind" [firmware/autograd/nnet_dense_backprop.h:31->firmware/myproject.cpp:101]   --->   Operation 259 'specloopname' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 260 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([6 x i8]* @p_str7) nounwind" [firmware/autograd/nnet_dense_backprop.h:24]   --->   Operation 260 'specloopname' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 261 [1/1] (0.00ns)   --->   "%shl_ln = call i19 @_ssdm_op_BitConcatenate.i19.i16.i3(i16 %tmp, i3 0)" [firmware/autograd/nnet_dense_backprop.h:57]   --->   Operation 261 'bitconcatenate' 'shl_ln' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 262 [1/1] (0.00ns)   --->   "%sext_ln1118_8 = sext i19 %shl_ln to i20" [firmware/autograd/nnet_dense_backprop.h:57]   --->   Operation 262 'sext' 'sext_ln1118_8' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 263 [1/1] (0.00ns)   --->   "%shl_ln1118_4 = call i17 @_ssdm_op_BitConcatenate.i17.i16.i1(i16 %tmp, i1 false)" [firmware/autograd/nnet_dense_backprop.h:57]   --->   Operation 263 'bitconcatenate' 'shl_ln1118_4' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 264 [1/1] (0.00ns)   --->   "%sext_ln1118_9 = sext i17 %shl_ln1118_4 to i20" [firmware/autograd/nnet_dense_backprop.h:57]   --->   Operation 264 'sext' 'sext_ln1118_9' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 265 [1/1] (0.56ns)   --->   "%add_ln1118 = add i20 %sext_ln1118_9, %sext_ln1118_8" [firmware/autograd/nnet_dense_backprop.h:57]   --->   Operation 265 'add' 'add_ln1118' <Predicate = true> <Delay = 0.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 266 [1/1] (0.00ns)   --->   "%shl_ln1 = call i21 @_ssdm_op_BitConcatenate.i21.i6.i15(i6 %w2_V_load, i15 0)" [firmware/autograd/nnet_dense_backprop.h:57]   --->   Operation 266 'bitconcatenate' 'shl_ln1' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 267 [1/1] (0.00ns)   --->   "%sext_ln1193_2 = sext i20 %add_ln1118 to i21" [firmware/autograd/nnet_dense_backprop.h:57]   --->   Operation 267 'sext' 'sext_ln1193_2' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 268 [1/1] (0.57ns)   --->   "%sub_ln1193 = sub i21 %shl_ln1, %sext_ln1193_2" [firmware/autograd/nnet_dense_backprop.h:57]   --->   Operation 268 'sub' 'sub_ln1193' <Predicate = true> <Delay = 0.57> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 269 [1/1] (0.00ns)   --->   "%trunc_ln708_4 = call i6 @_ssdm_op_PartSelect.i6.i21.i32.i32(i21 %sub_ln1193, i32 15, i32 20)" [firmware/autograd/nnet_dense_backprop.h:57]   --->   Operation 269 'partselect' 'trunc_ln708_4' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 270 [1/1] (0.59ns)   --->   "store i6 %trunc_ln708_4, i6* getelementptr inbounds ([2 x i6]* @w2_V, i64 0, i64 0), align 1" [firmware/autograd/nnet_dense_backprop.h:57]   --->   Operation 270 'store' <Predicate = true> <Delay = 0.59> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 6> <Depth = 2> <RAM>
ST_10 : Operation 271 [1/1] (0.00ns)   --->   "%shl_ln1118_5 = call i19 @_ssdm_op_BitConcatenate.i19.i16.i3(i16 %tmp_2, i3 0)" [firmware/autograd/nnet_dense_backprop.h:57]   --->   Operation 271 'bitconcatenate' 'shl_ln1118_5' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 272 [1/1] (0.00ns)   --->   "%sext_ln1118_11 = sext i19 %shl_ln1118_5 to i20" [firmware/autograd/nnet_dense_backprop.h:57]   --->   Operation 272 'sext' 'sext_ln1118_11' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 273 [1/1] (0.00ns)   --->   "%shl_ln1118_6 = call i17 @_ssdm_op_BitConcatenate.i17.i16.i1(i16 %tmp_2, i1 false)" [firmware/autograd/nnet_dense_backprop.h:57]   --->   Operation 273 'bitconcatenate' 'shl_ln1118_6' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 274 [1/1] (0.00ns)   --->   "%sext_ln1118_12 = sext i17 %shl_ln1118_6 to i20" [firmware/autograd/nnet_dense_backprop.h:57]   --->   Operation 274 'sext' 'sext_ln1118_12' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 275 [1/1] (0.56ns)   --->   "%add_ln1118_2 = add i20 %sext_ln1118_12, %sext_ln1118_11" [firmware/autograd/nnet_dense_backprop.h:57]   --->   Operation 275 'add' 'add_ln1118_2' <Predicate = true> <Delay = 0.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 276 [1/1] (0.00ns)   --->   "%shl_ln728_2 = call i21 @_ssdm_op_BitConcatenate.i21.i6.i15(i6 %w2_V_load_1, i15 0)" [firmware/autograd/nnet_dense_backprop.h:57]   --->   Operation 276 'bitconcatenate' 'shl_ln728_2' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 277 [1/1] (0.00ns)   --->   "%sext_ln1193_3 = sext i20 %add_ln1118_2 to i21" [firmware/autograd/nnet_dense_backprop.h:57]   --->   Operation 277 'sext' 'sext_ln1193_3' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 278 [1/1] (0.57ns)   --->   "%sub_ln1193_2 = sub i21 %shl_ln728_2, %sext_ln1193_3" [firmware/autograd/nnet_dense_backprop.h:57]   --->   Operation 278 'sub' 'sub_ln1193_2' <Predicate = true> <Delay = 0.57> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 279 [1/1] (0.00ns)   --->   "%trunc_ln708_6 = call i6 @_ssdm_op_PartSelect.i6.i21.i32.i32(i21 %sub_ln1193_2, i32 15, i32 20)" [firmware/autograd/nnet_dense_backprop.h:57]   --->   Operation 279 'partselect' 'trunc_ln708_6' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 280 [1/1] (0.59ns)   --->   "store i6 %trunc_ln708_6, i6* getelementptr inbounds ([2 x i6]* @w2_V, i64 0, i64 1), align 1" [firmware/autograd/nnet_dense_backprop.h:57]   --->   Operation 280 'store' <Predicate = true> <Delay = 0.59> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 6> <Depth = 2> <RAM>
ST_10 : Operation 281 [1/1] (0.00ns)   --->   "ret void" [firmware/myproject.cpp:111]   --->   Operation 281 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 5ns, clock uncertainty: 0.625ns.

 <State 1>: 1.94ns
The critical path consists of the following:
	wire read on port 'fc1_input_V' [26]  (0 ns)
	'call' operation ('call_ret1') to 'dense_latency<ap_fixed,ap_fixed,config2>.0.0.0' [27]  (1.94 ns)

 <State 2>: 2.53ns
The critical path consists of the following:
	'call' operation ('call_ret1') to 'dense_latency<ap_fixed,ap_fixed,config2>.0.0.0' [27]  (2.53 ns)

 <State 3>: 3.88ns
The critical path consists of the following:
	'call' operation ('call_ret1') to 'dense_latency<ap_fixed,ap_fixed,config2>.0.0.0' [27]  (1.94 ns)
	'call' operation ('call_ret2', firmware/myproject.cpp:72) to 'linear<ap_fixed,ap_fixed<16,6,0,0,0>,linear_config3>' [30]  (0 ns)
	'call' operation ('layer4_out[0].V', firmware/nnet_utils/nnet_dense.h:46->firmware/myproject.cpp:76) to 'dense_latency<ap_fixed,ap_fixed,config4>.0.0' [33]  (1.94 ns)

 <State 4>: 2.55ns
The critical path consists of the following:
	'call' operation ('layer4_out[0].V', firmware/nnet_utils/nnet_dense.h:46->firmware/myproject.cpp:76) to 'dense_latency<ap_fixed,ap_fixed,config4>.0.0' [33]  (2.55 ns)

 <State 5>: 3.64ns
The critical path consists of the following:
	'call' operation ('layer4_out[0].V', firmware/nnet_utils/nnet_dense.h:46->firmware/myproject.cpp:76) to 'dense_latency<ap_fixed,ap_fixed,config4>.0.0' [33]  (2.55 ns)
	'call' operation ('predictions.V', firmware/myproject.cpp:78) to 'linear<ap_fixed,ap_fixed<16,6,0,0,0>,linear_config5>' [34]  (0 ns)
	'sub' operation ('ret.V', firmware/losses/mse.h:66->firmware/myproject.cpp:89) [47]  (0.608 ns)
	'select' operation ('select_ln388', firmware/losses/mse.h:66->firmware/myproject.cpp:89) [57]  (0.243 ns)
	'select' operation ('__Val2__', firmware/losses/mse.h:66->firmware/myproject.cpp:89) [58]  (0.243 ns)

 <State 6>: 2.44ns
The critical path consists of the following:
	'and' operation ('and_ln781', firmware/losses/mse.h:84->firmware/myproject.cpp:89) [95]  (0.122 ns)
	'or' operation ('or_ln786', firmware/losses/mse.h:84->firmware/myproject.cpp:89) [101]  (0 ns)
	'xor' operation ('xor_ln786_2', firmware/losses/mse.h:84->firmware/myproject.cpp:89) [102]  (0 ns)
	'and' operation ('underflow', firmware/losses/mse.h:84->firmware/myproject.cpp:89) [103]  (0.122 ns)
	'or' operation ('or_ln340_2', firmware/losses/mse.h:84->firmware/myproject.cpp:89) [104]  (0.278 ns)
	'select' operation ('select_ln340_4', firmware/losses/mse.h:84->firmware/myproject.cpp:89) [107]  (0.243 ns)
	'select' operation ('select_ln340_5', firmware/losses/mse.h:84->firmware/myproject.cpp:89) [109]  (0.243 ns)
	'add' operation ('__Val2__', firmware/losses/mse.h:89->firmware/myproject.cpp:89) [116]  (0.582 ns)
	'xor' operation ('xor_ln416_2', firmware/losses/mse.h:89->firmware/myproject.cpp:89) [118]  (0 ns)
	'and' operation ('carry', firmware/losses/mse.h:89->firmware/myproject.cpp:89) [119]  (0.122 ns)
	'and' operation ('and_ln781_1', firmware/losses/mse.h:89->firmware/myproject.cpp:89) [127]  (0.122 ns)
	'or' operation ('or_ln786_1', firmware/losses/mse.h:89->firmware/myproject.cpp:89) [134]  (0 ns)
	'xor' operation ('xor_ln786_3', firmware/losses/mse.h:89->firmware/myproject.cpp:89) [135]  (0 ns)
	'and' operation ('underflow', firmware/losses/mse.h:89->firmware/myproject.cpp:89) [136]  (0.122 ns)
	'or' operation ('or_ln340_5', firmware/losses/mse.h:89->firmware/myproject.cpp:89) [137]  (0 ns)
	'select' operation ('select_ln340_6', firmware/losses/mse.h:89->firmware/myproject.cpp:89) [140]  (0.243 ns)
	'select' operation ('loss.V', firmware/losses/mse.h:89->firmware/myproject.cpp:89) [142]  (0.243 ns)

 <State 7>: 3.54ns
The critical path consists of the following:
	'mul' operation of DSP[74] ('r.V', firmware/losses/mse.h:84->firmware/myproject.cpp:89) [74]  (2.53 ns)
	'add' operation ('__Val2__', firmware/losses/mse.h:84->firmware/myproject.cpp:89) [80]  (0.608 ns)
	'xor' operation ('xor_ln416_1', firmware/losses/mse.h:84->firmware/myproject.cpp:89) [82]  (0 ns)
	'and' operation ('carry', firmware/losses/mse.h:84->firmware/myproject.cpp:89) [83]  (0.122 ns)
	'select' operation ('deleted_ones', firmware/losses/mse.h:84->firmware/myproject.cpp:89) [94]  (0 ns)
	'and' operation ('and_ln786', firmware/losses/mse.h:84->firmware/myproject.cpp:89) [100]  (0.278 ns)

 <State 8>: 3.54ns
The critical path consists of the following:
	'phi' operation ('layer5_out_grads[0].V') with incoming values : ('grad[0].V', firmware/losses/mse.h:69->firmware/myproject.cpp:89) [145]  (0 ns)
	'mul' operation of DSP[151] ('mul_ln1118_2', firmware/autograd/nnet_dense_backprop.h:44->firmware/myproject.cpp:101) [151]  (2.53 ns)
	'add' operation ('add_ln415', firmware/autograd/nnet_dense_backprop.h:44->firmware/myproject.cpp:101) [157]  (0.608 ns)
	'xor' operation ('xor_ln416', firmware/autograd/nnet_dense_backprop.h:44->firmware/myproject.cpp:101) [159]  (0 ns)
	'and' operation ('and_ln416', firmware/autograd/nnet_dense_backprop.h:44->firmware/myproject.cpp:101) [160]  (0.122 ns)
	'select' operation ('select_ln416', firmware/autograd/nnet_dense_backprop.h:44->firmware/myproject.cpp:101) [171]  (0 ns)
	'and' operation ('and_ln786_5', firmware/autograd/nnet_dense_backprop.h:44->firmware/myproject.cpp:101) [177]  (0.278 ns)

 <State 9>: 3.54ns
The critical path consists of the following:
	'and' operation ('and_ln781_2', firmware/autograd/nnet_dense_backprop.h:44->firmware/myproject.cpp:101) [172]  (0.122 ns)
	'or' operation ('or_ln786_2', firmware/autograd/nnet_dense_backprop.h:44->firmware/myproject.cpp:101) [178]  (0 ns)
	'xor' operation ('xor_ln786_4', firmware/autograd/nnet_dense_backprop.h:44->firmware/myproject.cpp:101) [179]  (0 ns)
	'and' operation ('and_ln786_6', firmware/autograd/nnet_dense_backprop.h:44->firmware/myproject.cpp:101) [180]  (0.122 ns)
	'or' operation ('or_ln340_8', firmware/autograd/nnet_dense_backprop.h:44->firmware/myproject.cpp:101) [181]  (0.278 ns)
	'select' operation ('select_ln340_8', firmware/autograd/nnet_dense_backprop.h:44->firmware/myproject.cpp:101) [184]  (0.243 ns)
	'select' operation ('grads_out[0].V', firmware/autograd/nnet_dense_backprop.h:44->firmware/myproject.cpp:101) [186]  (0.243 ns)
	'mul' operation of DSP[249] ('mul_ln1118', firmware/autograd/nnet_dense_backprop.h:44) [249]  (2.53 ns)

 <State 10>: 1.73ns
The critical path consists of the following:
	'add' operation ('add_ln1118', firmware/autograd/nnet_dense_backprop.h:57) [255]  (0.569 ns)
	'sub' operation ('sub_ln1193', firmware/autograd/nnet_dense_backprop.h:57) [259]  (0.57 ns)
	'store' operation ('store_ln57', firmware/autograd/nnet_dense_backprop.h:57) of variable 'trunc_ln708_4', firmware/autograd/nnet_dense_backprop.h:57 on array 'w2_V' [261]  (0.594 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
