

================================================================
== Vitis HLS Report for 'adpcm_main_Pipeline_reset_label7'
================================================================
* Date:           Wed Jun 19 19:06:22 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        adpcm_ahls
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplusHBM
* Target device:  xcvu35p-fsvh2104-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  1.999 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |       13|       13|  65.000 ns|  65.000 ns|   13|   13|       no|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------------+---------+---------+----------+-----------+-----------+------+----------+
        |                |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |    Loop Name   |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------------+---------+---------+----------+-----------+-----------+------+----------+
        |- reset_label7  |       11|       11|         1|          1|          1|    11|       yes|
        +----------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 1


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 1
* Pipeline : 1
  Pipeline-0 : II = 1, D = 1, States = { 1 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.99>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%i = alloca i32 1" [benchmarks/chstone/adpcm/src/adpcm.c:544->benchmarks/chstone/adpcm/src/adpcm.c:774]   --->   Operation 4 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.46ns)   --->   "%store_ln544 = store i4 0, i4 %i" [benchmarks/chstone/adpcm/src/adpcm.c:544->benchmarks/chstone/adpcm/src/adpcm.c:774]   --->   Operation 5 'store' 'store_ln544' <Predicate = true> <Delay = 0.46>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc36.i"   --->   Operation 6 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%i_1 = load i4 %i" [benchmarks/chstone/adpcm/src/adpcm.c:572->benchmarks/chstone/adpcm/src/adpcm.c:774]   --->   Operation 7 'load' 'i_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.80ns)   --->   "%icmp_ln572 = icmp_eq  i4 %i_1, i4 11" [benchmarks/chstone/adpcm/src/adpcm.c:572->benchmarks/chstone/adpcm/src/adpcm.c:774]   --->   Operation 8 'icmp' 'icmp_ln572' <Predicate = true> <Delay = 0.80> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 9 [1/1] (0.80ns)   --->   "%add_ln572 = add i4 %i_1, i4 1" [benchmarks/chstone/adpcm/src/adpcm.c:572->benchmarks/chstone/adpcm/src/adpcm.c:774]   --->   Operation 9 'add' 'add_ln572' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%br_ln572 = br i1 %icmp_ln572, void %for.inc36.i.split, void %for.inc.preheader.exitStub" [benchmarks/chstone/adpcm/src/adpcm.c:572->benchmarks/chstone/adpcm/src/adpcm.c:774]   --->   Operation 10 'br' 'br_ln572' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%zext_ln572 = zext i4 %i_1" [benchmarks/chstone/adpcm/src/adpcm.c:572->benchmarks/chstone/adpcm/src/adpcm.c:774]   --->   Operation 11 'zext' 'zext_ln572' <Predicate = (!icmp_ln572)> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%specpipeline_ln544 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_7" [benchmarks/chstone/adpcm/src/adpcm.c:544->benchmarks/chstone/adpcm/src/adpcm.c:774]   --->   Operation 12 'specpipeline' 'specpipeline_ln544' <Predicate = (!icmp_ln572)> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%speclooptripcount_ln544 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 11, i64 11, i64 11" [benchmarks/chstone/adpcm/src/adpcm.c:544->benchmarks/chstone/adpcm/src/adpcm.c:774]   --->   Operation 13 'speclooptripcount' 'speclooptripcount_ln544' <Predicate = (!icmp_ln572)> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%specloopname_ln572 = specloopname void @_ssdm_op_SpecLoopName, void @empty_3" [benchmarks/chstone/adpcm/src/adpcm.c:572->benchmarks/chstone/adpcm/src/adpcm.c:774]   --->   Operation 14 'specloopname' 'specloopname_ln572' <Predicate = (!icmp_ln572)> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%accumc_addr = getelementptr i32 %accumc, i64 0, i64 %zext_ln572" [benchmarks/chstone/adpcm/src/adpcm.c:574->benchmarks/chstone/adpcm/src/adpcm.c:774]   --->   Operation 15 'getelementptr' 'accumc_addr' <Predicate = (!icmp_ln572)> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.73ns)   --->   "%store_ln574 = store i32 0, i4 %accumc_addr" [benchmarks/chstone/adpcm/src/adpcm.c:574->benchmarks/chstone/adpcm/src/adpcm.c:774]   --->   Operation 16 'store' 'store_ln574' <Predicate = (!icmp_ln572)> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 11> <RAM>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%accumd_addr = getelementptr i32 %accumd, i64 0, i64 %zext_ln572" [benchmarks/chstone/adpcm/src/adpcm.c:575->benchmarks/chstone/adpcm/src/adpcm.c:774]   --->   Operation 17 'getelementptr' 'accumd_addr' <Predicate = (!icmp_ln572)> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.73ns)   --->   "%store_ln575 = store i32 0, i4 %accumd_addr" [benchmarks/chstone/adpcm/src/adpcm.c:575->benchmarks/chstone/adpcm/src/adpcm.c:774]   --->   Operation 18 'store' 'store_ln575' <Predicate = (!icmp_ln572)> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 11> <RAM>
ST_1 : Operation 19 [1/1] (0.46ns)   --->   "%store_ln544 = store i4 %add_ln572, i4 %i" [benchmarks/chstone/adpcm/src/adpcm.c:544->benchmarks/chstone/adpcm/src/adpcm.c:774]   --->   Operation 19 'store' 'store_ln544' <Predicate = (!icmp_ln572)> <Delay = 0.46>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%br_ln572 = br void %for.inc36.i" [benchmarks/chstone/adpcm/src/adpcm.c:572->benchmarks/chstone/adpcm/src/adpcm.c:774]   --->   Operation 20 'br' 'br_ln572' <Predicate = (!icmp_ln572)> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 21 'ret' 'ret_ln0' <Predicate = (icmp_ln572)> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 5.000ns, clock uncertainty: 1.350ns.

 <State 1>: 1.999ns
The critical path consists of the following:
	'store' operation 0 bit ('store_ln544', benchmarks/chstone/adpcm/src/adpcm.c:544->benchmarks/chstone/adpcm/src/adpcm.c:774) of constant 0 on local variable 'i', benchmarks/chstone/adpcm/src/adpcm.c:544->benchmarks/chstone/adpcm/src/adpcm.c:774 [4]  (0.460 ns)
	'load' operation 4 bit ('i', benchmarks/chstone/adpcm/src/adpcm.c:572->benchmarks/chstone/adpcm/src/adpcm.c:774) on local variable 'i', benchmarks/chstone/adpcm/src/adpcm.c:544->benchmarks/chstone/adpcm/src/adpcm.c:774 [7]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln572', benchmarks/chstone/adpcm/src/adpcm.c:572->benchmarks/chstone/adpcm/src/adpcm.c:774) [8]  (0.809 ns)
	'store' operation 0 bit ('store_ln574', benchmarks/chstone/adpcm/src/adpcm.c:574->benchmarks/chstone/adpcm/src/adpcm.c:774) of constant 0 on array 'accumc' [17]  (0.730 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
