// Seed: 3561589449
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  output wire id_8;
  output wire id_7;
  inout wire id_6;
  output wire id_5;
  output wire id_4;
  output wire id_3;
  output wire id_2;
  output wire id_1;
  id_9(
      .id_0(id_3[1'b0] == 1),
      .id_1(id_8 - 1),
      .id_2((1'b0)),
      .id_3(id_6 ^ 1),
      .id_4((id_3)),
      .id_5(id_5),
      .sum(id_4),
      .id_6(id_2),
      .id_7(1),
      .id_8(id_8)
  );
  assign module_1.type_0 = 0;
endmodule
module module_1 (
    output wire  id_0
    , id_4,
    input  wor   id_1,
    input  uwire id_2
);
  logic [7:0] id_5;
  module_0 modCall_1 (
      id_4,
      id_4,
      id_5,
      id_4,
      id_4,
      id_4,
      id_4,
      id_4
  );
  assign id_5[1] = 1;
endmodule
