/*
* INTEL CONFIDENTIAL
*
* Copyright (C) 2010 - 2017 Intel Corporation.
* All Rights Reserved.
*
* The source code contained or described herein and all documents
* related to the source code ("Material") are owned by Intel Corporation
* or licensors. Title to the Material remains with Intel
* Corporation or its licensors. The Material contains trade
* secrets and proprietary and confidential information of Intel or its
* licensors. The Material is protected by worldwide copyright
* and trade secret laws and treaty provisions. No part of the Material may
* be used, copied, reproduced, modified, published, uploaded, posted,
* transmitted, distributed, or disclosed in any way without Intel's prior
* express written permission.
*
* No License under any patent, copyright, trade secret or other intellectual
* property right is granted to or conferred upon you by disclosure or
* delivery of the Materials, either expressly, by implication, inducement,
* estoppel or otherwise. Any license under such intellectual property rights
* must be express and approved by Intel in writing.
*/
/* Generated file - please do not edit. */

#ifndef _IPU_DEVICE_EQ_PROPERTIES_DEFS_H_
#define _IPU_DEVICE_EQ_PROPERTIES_DEFS_H_
#define IPU_DEVICE_EQ_SPC_0_NR_PRIOS 0x4
#define IPU_DEVICE_EQ_SPC_0_NR_QUEUES 0x8
#define IPU_DEVICE_EQ_SPC_0_QUEUE_SIZE 0x20
#define IPU_DEVICE_EQ_SPC_0_SID_SIZE 0x6
#define IPU_DEVICE_EQ_SPC_0_PID_SIZE 0x6
#define IPU_DEVICE_EQ_SPC_0_GAP_SIZE 0x0
#define IPU_DEVICE_EQ_SPC_0_MSG_SIZE 0x14
#define IPU_DEVICE_EQ_SPC_0_TIM_SIZE 0x10
#define IPU_DEVICE_EQ_SPC_0_NR_BLOCK_QUEUES 0x0
#define IPU_DEVICE_EQ_SPC_0_BLOCK_CNTR_SIZE 0x0
#define IPU_DEVICE_EQ_SPC_0_TR_TIM_SIZE 0x10
#define IPU_DEVICE_EQ_SPC_0_TR_PC_SIZE 0x10
#define IPU_DEVICE_EQ_SPC_0_TRACE_ENTRY_DEPTH 0x4
#define IPU_DEVICE_EQ_SPC_0_TRACE_DEPTH 0x10
#ifdef XTENSA
#define IPU_DEVICE_EQ_SPC_0_ADDRESS _hrt_master_to_slave_address_ipu_sp_control_tile_ps_sp_cmt_op_to_ipu_uc_tile_ps_evq_s_ip
#else
#define IPU_DEVICE_EQ_SPC_0_ADDRESS 0x119000
#endif
#define IPU_DEVICE_EQ_SPP_0_NR_PRIOS 0x4
#define IPU_DEVICE_EQ_SPP_0_NR_QUEUES 0x8
#define IPU_DEVICE_EQ_SPP_0_QUEUE_SIZE 0x40
#define IPU_DEVICE_EQ_SPP_0_SID_SIZE 0x6
#define IPU_DEVICE_EQ_SPP_0_PID_SIZE 0x6
#define IPU_DEVICE_EQ_SPP_0_GAP_SIZE 0x0
#define IPU_DEVICE_EQ_SPP_0_MSG_SIZE 0x14
#define IPU_DEVICE_EQ_SPP_0_TIM_SIZE 0x10
#define IPU_DEVICE_EQ_SPP_0_NR_BLOCK_QUEUES 0x0
#define IPU_DEVICE_EQ_SPP_0_BLOCK_CNTR_SIZE 0x0
#define IPU_DEVICE_EQ_SPP_0_TR_TIM_SIZE 0x10
#define IPU_DEVICE_EQ_SPP_0_TR_PC_SIZE 0x10
#define IPU_DEVICE_EQ_SPP_0_TRACE_ENTRY_DEPTH 0x4
#define IPU_DEVICE_EQ_SPP_0_TRACE_DEPTH 0x10
#define IPU_DEVICE_EQ_SPP_0_ADDRESS 0x131000
#define IPU_DEVICE_EQ_SPC_X_NR_PRIOS 0x4
#define IPU_DEVICE_EQ_SPC_X_NR_QUEUES 0x8
#define IPU_DEVICE_EQ_SPC_X_QUEUE_SIZE 0x20
#define IPU_DEVICE_EQ_SPC_X_SID_SIZE 0x6
#define IPU_DEVICE_EQ_SPC_X_PID_SIZE 0x6
#define IPU_DEVICE_EQ_SPC_X_GAP_SIZE 0x0
#define IPU_DEVICE_EQ_SPC_X_MSG_SIZE 0x14
#define IPU_DEVICE_EQ_SPC_X_TIM_SIZE 0x10
#define IPU_DEVICE_EQ_SPC_X_NR_BLOCK_QUEUES 0x0
#define IPU_DEVICE_EQ_SPC_X_BLOCK_CNTR_SIZE 0x0
#define IPU_DEVICE_EQ_SPC_X_TR_TIM_SIZE 0x10
#define IPU_DEVICE_EQ_SPC_X_TR_PC_SIZE 0x10
#define IPU_DEVICE_EQ_SPC_X_TRACE_ENTRY_DEPTH 0x4
#define IPU_DEVICE_EQ_SPC_X_TRACE_DEPTH 0x10
#define IPU_DEVICE_EQ_SPC_X_ADDRESS 0x211000
#define IPU_DEVICE_LBPS_TO_CIO_BUS_ADDR 0
#endif /* _IPU_DEVICE_EQ_PROPERTIES_DEFS_H_ */

