// Seed: 546329614
module module_0;
  logic id_1;
  ;
  parameter id_2 = 1;
endmodule
module module_1 #(
    parameter id_0 = 32'd74
) (
    input wor _id_0
);
  reg [-1 'b0 : id_0] id_2;
  always id_2 = id_0;
  logic id_3, id_4;
  assign id_4 = -1 - -1'd0;
  module_0 modCall_1 ();
  assign id_4 = id_0;
endmodule
module module_2 (
    output tri   id_0,
    output logic id_1,
    output wor   id_2,
    input  tri1  id_3,
    input  tri   id_4,
    output wand  id_5
);
  always if (1) id_1 = 1;
  module_0 modCall_1 ();
endmodule
