
Project_PruebaBMP01.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001ac  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000bd8c  080001b0  080001b0  000011b0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000004a0  0800bf40  0800bf40  0000cf40  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800c3e0  0800c3e0  0000e21c  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  0800c3e0  0800c3e0  0000d3e0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800c3e8  0800c3e8  0000e21c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800c3e8  0800c3e8  0000d3e8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800c3ec  0800c3ec  0000d3ec  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         0000021c  20000000  0800c3f0  0000e000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  0000e21c  2**0
                  CONTENTS
 10 .bss          00000b88  2000021c  2000021c  0000e21c  2**2
                  ALLOC
 11 ._user_heap_stack 00000604  20000da4  20000da4  0000e21c  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  0000e21c  2**0
                  CONTENTS, READONLY
 13 .debug_info   0001a8d6  00000000  00000000  0000e24c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 0000371b  00000000  00000000  00028b22  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 000016d8  00000000  00000000  0002c240  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 000011d7  00000000  00000000  0002d918  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00027e7d  00000000  00000000  0002eaef  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0001cca8  00000000  00000000  0005696c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000e7f30  00000000  00000000  00073614  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000043  00000000  00000000  0015b544  2**0
                  CONTENTS, READONLY
 21 .debug_frame  00007618  00000000  00000000  0015b588  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 0000006f  00000000  00000000  00162ba0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001b0 <__do_global_dtors_aux>:
 80001b0:	b510      	push	{r4, lr}
 80001b2:	4c05      	ldr	r4, [pc, #20]	@ (80001c8 <__do_global_dtors_aux+0x18>)
 80001b4:	7823      	ldrb	r3, [r4, #0]
 80001b6:	b933      	cbnz	r3, 80001c6 <__do_global_dtors_aux+0x16>
 80001b8:	4b04      	ldr	r3, [pc, #16]	@ (80001cc <__do_global_dtors_aux+0x1c>)
 80001ba:	b113      	cbz	r3, 80001c2 <__do_global_dtors_aux+0x12>
 80001bc:	4804      	ldr	r0, [pc, #16]	@ (80001d0 <__do_global_dtors_aux+0x20>)
 80001be:	f3af 8000 	nop.w
 80001c2:	2301      	movs	r3, #1
 80001c4:	7023      	strb	r3, [r4, #0]
 80001c6:	bd10      	pop	{r4, pc}
 80001c8:	2000021c 	.word	0x2000021c
 80001cc:	00000000 	.word	0x00000000
 80001d0:	0800bf24 	.word	0x0800bf24

080001d4 <frame_dummy>:
 80001d4:	b508      	push	{r3, lr}
 80001d6:	4b03      	ldr	r3, [pc, #12]	@ (80001e4 <frame_dummy+0x10>)
 80001d8:	b11b      	cbz	r3, 80001e2 <frame_dummy+0xe>
 80001da:	4903      	ldr	r1, [pc, #12]	@ (80001e8 <frame_dummy+0x14>)
 80001dc:	4803      	ldr	r0, [pc, #12]	@ (80001ec <frame_dummy+0x18>)
 80001de:	f3af 8000 	nop.w
 80001e2:	bd08      	pop	{r3, pc}
 80001e4:	00000000 	.word	0x00000000
 80001e8:	20000220 	.word	0x20000220
 80001ec:	0800bf24 	.word	0x0800bf24

080001f0 <strcmp>:
 80001f0:	f810 2b01 	ldrb.w	r2, [r0], #1
 80001f4:	f811 3b01 	ldrb.w	r3, [r1], #1
 80001f8:	2a01      	cmp	r2, #1
 80001fa:	bf28      	it	cs
 80001fc:	429a      	cmpcs	r2, r3
 80001fe:	d0f7      	beq.n	80001f0 <strcmp>
 8000200:	1ad0      	subs	r0, r2, r3
 8000202:	4770      	bx	lr
	...

08000210 <memchr>:
 8000210:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 8000214:	2a10      	cmp	r2, #16
 8000216:	db2b      	blt.n	8000270 <memchr+0x60>
 8000218:	f010 0f07 	tst.w	r0, #7
 800021c:	d008      	beq.n	8000230 <memchr+0x20>
 800021e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000222:	3a01      	subs	r2, #1
 8000224:	428b      	cmp	r3, r1
 8000226:	d02d      	beq.n	8000284 <memchr+0x74>
 8000228:	f010 0f07 	tst.w	r0, #7
 800022c:	b342      	cbz	r2, 8000280 <memchr+0x70>
 800022e:	d1f6      	bne.n	800021e <memchr+0xe>
 8000230:	b4f0      	push	{r4, r5, r6, r7}
 8000232:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000236:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800023a:	f022 0407 	bic.w	r4, r2, #7
 800023e:	f07f 0700 	mvns.w	r7, #0
 8000242:	2300      	movs	r3, #0
 8000244:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000248:	3c08      	subs	r4, #8
 800024a:	ea85 0501 	eor.w	r5, r5, r1
 800024e:	ea86 0601 	eor.w	r6, r6, r1
 8000252:	fa85 f547 	uadd8	r5, r5, r7
 8000256:	faa3 f587 	sel	r5, r3, r7
 800025a:	fa86 f647 	uadd8	r6, r6, r7
 800025e:	faa5 f687 	sel	r6, r5, r7
 8000262:	b98e      	cbnz	r6, 8000288 <memchr+0x78>
 8000264:	d1ee      	bne.n	8000244 <memchr+0x34>
 8000266:	bcf0      	pop	{r4, r5, r6, r7}
 8000268:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800026c:	f002 0207 	and.w	r2, r2, #7
 8000270:	b132      	cbz	r2, 8000280 <memchr+0x70>
 8000272:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000276:	3a01      	subs	r2, #1
 8000278:	ea83 0301 	eor.w	r3, r3, r1
 800027c:	b113      	cbz	r3, 8000284 <memchr+0x74>
 800027e:	d1f8      	bne.n	8000272 <memchr+0x62>
 8000280:	2000      	movs	r0, #0
 8000282:	4770      	bx	lr
 8000284:	3801      	subs	r0, #1
 8000286:	4770      	bx	lr
 8000288:	2d00      	cmp	r5, #0
 800028a:	bf06      	itte	eq
 800028c:	4635      	moveq	r5, r6
 800028e:	3803      	subeq	r0, #3
 8000290:	3807      	subne	r0, #7
 8000292:	f015 0f01 	tst.w	r5, #1
 8000296:	d107      	bne.n	80002a8 <memchr+0x98>
 8000298:	3001      	adds	r0, #1
 800029a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800029e:	bf02      	ittt	eq
 80002a0:	3001      	addeq	r0, #1
 80002a2:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 80002a6:	3001      	addeq	r0, #1
 80002a8:	bcf0      	pop	{r4, r5, r6, r7}
 80002aa:	3801      	subs	r0, #1
 80002ac:	4770      	bx	lr
 80002ae:	bf00      	nop

080002b0 <strlen>:
 80002b0:	4603      	mov	r3, r0
 80002b2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80002b6:	2a00      	cmp	r2, #0
 80002b8:	d1fb      	bne.n	80002b2 <strlen+0x2>
 80002ba:	1a18      	subs	r0, r3, r0
 80002bc:	3801      	subs	r0, #1
 80002be:	4770      	bx	lr

080002c0 <__aeabi_drsub>:
 80002c0:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 80002c4:	e002      	b.n	80002cc <__adddf3>
 80002c6:	bf00      	nop

080002c8 <__aeabi_dsub>:
 80002c8:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

080002cc <__adddf3>:
 80002cc:	b530      	push	{r4, r5, lr}
 80002ce:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002d2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002d6:	ea94 0f05 	teq	r4, r5
 80002da:	bf08      	it	eq
 80002dc:	ea90 0f02 	teqeq	r0, r2
 80002e0:	bf1f      	itttt	ne
 80002e2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002e6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002ea:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ee:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002f2:	f000 80e2 	beq.w	80004ba <__adddf3+0x1ee>
 80002f6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002fa:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002fe:	bfb8      	it	lt
 8000300:	426d      	neglt	r5, r5
 8000302:	dd0c      	ble.n	800031e <__adddf3+0x52>
 8000304:	442c      	add	r4, r5
 8000306:	ea80 0202 	eor.w	r2, r0, r2
 800030a:	ea81 0303 	eor.w	r3, r1, r3
 800030e:	ea82 0000 	eor.w	r0, r2, r0
 8000312:	ea83 0101 	eor.w	r1, r3, r1
 8000316:	ea80 0202 	eor.w	r2, r0, r2
 800031a:	ea81 0303 	eor.w	r3, r1, r3
 800031e:	2d36      	cmp	r5, #54	@ 0x36
 8000320:	bf88      	it	hi
 8000322:	bd30      	pophi	{r4, r5, pc}
 8000324:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000328:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800032c:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000330:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000334:	d002      	beq.n	800033c <__adddf3+0x70>
 8000336:	4240      	negs	r0, r0
 8000338:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800033c:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000340:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000344:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000348:	d002      	beq.n	8000350 <__adddf3+0x84>
 800034a:	4252      	negs	r2, r2
 800034c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000350:	ea94 0f05 	teq	r4, r5
 8000354:	f000 80a7 	beq.w	80004a6 <__adddf3+0x1da>
 8000358:	f1a4 0401 	sub.w	r4, r4, #1
 800035c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000360:	db0d      	blt.n	800037e <__adddf3+0xb2>
 8000362:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000366:	fa22 f205 	lsr.w	r2, r2, r5
 800036a:	1880      	adds	r0, r0, r2
 800036c:	f141 0100 	adc.w	r1, r1, #0
 8000370:	fa03 f20e 	lsl.w	r2, r3, lr
 8000374:	1880      	adds	r0, r0, r2
 8000376:	fa43 f305 	asr.w	r3, r3, r5
 800037a:	4159      	adcs	r1, r3
 800037c:	e00e      	b.n	800039c <__adddf3+0xd0>
 800037e:	f1a5 0520 	sub.w	r5, r5, #32
 8000382:	f10e 0e20 	add.w	lr, lr, #32
 8000386:	2a01      	cmp	r2, #1
 8000388:	fa03 fc0e 	lsl.w	ip, r3, lr
 800038c:	bf28      	it	cs
 800038e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000392:	fa43 f305 	asr.w	r3, r3, r5
 8000396:	18c0      	adds	r0, r0, r3
 8000398:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800039c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80003a0:	d507      	bpl.n	80003b2 <__adddf3+0xe6>
 80003a2:	f04f 0e00 	mov.w	lr, #0
 80003a6:	f1dc 0c00 	rsbs	ip, ip, #0
 80003aa:	eb7e 0000 	sbcs.w	r0, lr, r0
 80003ae:	eb6e 0101 	sbc.w	r1, lr, r1
 80003b2:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 80003b6:	d31b      	bcc.n	80003f0 <__adddf3+0x124>
 80003b8:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 80003bc:	d30c      	bcc.n	80003d8 <__adddf3+0x10c>
 80003be:	0849      	lsrs	r1, r1, #1
 80003c0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003c4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003c8:	f104 0401 	add.w	r4, r4, #1
 80003cc:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003d0:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 80003d4:	f080 809a 	bcs.w	800050c <__adddf3+0x240>
 80003d8:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 80003dc:	bf08      	it	eq
 80003de:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003e2:	f150 0000 	adcs.w	r0, r0, #0
 80003e6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003ea:	ea41 0105 	orr.w	r1, r1, r5
 80003ee:	bd30      	pop	{r4, r5, pc}
 80003f0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003f4:	4140      	adcs	r0, r0
 80003f6:	eb41 0101 	adc.w	r1, r1, r1
 80003fa:	3c01      	subs	r4, #1
 80003fc:	bf28      	it	cs
 80003fe:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 8000402:	d2e9      	bcs.n	80003d8 <__adddf3+0x10c>
 8000404:	f091 0f00 	teq	r1, #0
 8000408:	bf04      	itt	eq
 800040a:	4601      	moveq	r1, r0
 800040c:	2000      	moveq	r0, #0
 800040e:	fab1 f381 	clz	r3, r1
 8000412:	bf08      	it	eq
 8000414:	3320      	addeq	r3, #32
 8000416:	f1a3 030b 	sub.w	r3, r3, #11
 800041a:	f1b3 0220 	subs.w	r2, r3, #32
 800041e:	da0c      	bge.n	800043a <__adddf3+0x16e>
 8000420:	320c      	adds	r2, #12
 8000422:	dd08      	ble.n	8000436 <__adddf3+0x16a>
 8000424:	f102 0c14 	add.w	ip, r2, #20
 8000428:	f1c2 020c 	rsb	r2, r2, #12
 800042c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000430:	fa21 f102 	lsr.w	r1, r1, r2
 8000434:	e00c      	b.n	8000450 <__adddf3+0x184>
 8000436:	f102 0214 	add.w	r2, r2, #20
 800043a:	bfd8      	it	le
 800043c:	f1c2 0c20 	rsble	ip, r2, #32
 8000440:	fa01 f102 	lsl.w	r1, r1, r2
 8000444:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000448:	bfdc      	itt	le
 800044a:	ea41 010c 	orrle.w	r1, r1, ip
 800044e:	4090      	lslle	r0, r2
 8000450:	1ae4      	subs	r4, r4, r3
 8000452:	bfa2      	ittt	ge
 8000454:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000458:	4329      	orrge	r1, r5
 800045a:	bd30      	popge	{r4, r5, pc}
 800045c:	ea6f 0404 	mvn.w	r4, r4
 8000460:	3c1f      	subs	r4, #31
 8000462:	da1c      	bge.n	800049e <__adddf3+0x1d2>
 8000464:	340c      	adds	r4, #12
 8000466:	dc0e      	bgt.n	8000486 <__adddf3+0x1ba>
 8000468:	f104 0414 	add.w	r4, r4, #20
 800046c:	f1c4 0220 	rsb	r2, r4, #32
 8000470:	fa20 f004 	lsr.w	r0, r0, r4
 8000474:	fa01 f302 	lsl.w	r3, r1, r2
 8000478:	ea40 0003 	orr.w	r0, r0, r3
 800047c:	fa21 f304 	lsr.w	r3, r1, r4
 8000480:	ea45 0103 	orr.w	r1, r5, r3
 8000484:	bd30      	pop	{r4, r5, pc}
 8000486:	f1c4 040c 	rsb	r4, r4, #12
 800048a:	f1c4 0220 	rsb	r2, r4, #32
 800048e:	fa20 f002 	lsr.w	r0, r0, r2
 8000492:	fa01 f304 	lsl.w	r3, r1, r4
 8000496:	ea40 0003 	orr.w	r0, r0, r3
 800049a:	4629      	mov	r1, r5
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	fa21 f004 	lsr.w	r0, r1, r4
 80004a2:	4629      	mov	r1, r5
 80004a4:	bd30      	pop	{r4, r5, pc}
 80004a6:	f094 0f00 	teq	r4, #0
 80004aa:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 80004ae:	bf06      	itte	eq
 80004b0:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 80004b4:	3401      	addeq	r4, #1
 80004b6:	3d01      	subne	r5, #1
 80004b8:	e74e      	b.n	8000358 <__adddf3+0x8c>
 80004ba:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004be:	bf18      	it	ne
 80004c0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004c4:	d029      	beq.n	800051a <__adddf3+0x24e>
 80004c6:	ea94 0f05 	teq	r4, r5
 80004ca:	bf08      	it	eq
 80004cc:	ea90 0f02 	teqeq	r0, r2
 80004d0:	d005      	beq.n	80004de <__adddf3+0x212>
 80004d2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004d6:	bf04      	itt	eq
 80004d8:	4619      	moveq	r1, r3
 80004da:	4610      	moveq	r0, r2
 80004dc:	bd30      	pop	{r4, r5, pc}
 80004de:	ea91 0f03 	teq	r1, r3
 80004e2:	bf1e      	ittt	ne
 80004e4:	2100      	movne	r1, #0
 80004e6:	2000      	movne	r0, #0
 80004e8:	bd30      	popne	{r4, r5, pc}
 80004ea:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ee:	d105      	bne.n	80004fc <__adddf3+0x230>
 80004f0:	0040      	lsls	r0, r0, #1
 80004f2:	4149      	adcs	r1, r1
 80004f4:	bf28      	it	cs
 80004f6:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 80004fa:	bd30      	pop	{r4, r5, pc}
 80004fc:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 8000500:	bf3c      	itt	cc
 8000502:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 8000506:	bd30      	popcc	{r4, r5, pc}
 8000508:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 800050c:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 8000510:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8000514:	f04f 0000 	mov.w	r0, #0
 8000518:	bd30      	pop	{r4, r5, pc}
 800051a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800051e:	bf1a      	itte	ne
 8000520:	4619      	movne	r1, r3
 8000522:	4610      	movne	r0, r2
 8000524:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000528:	bf1c      	itt	ne
 800052a:	460b      	movne	r3, r1
 800052c:	4602      	movne	r2, r0
 800052e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000532:	bf06      	itte	eq
 8000534:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000538:	ea91 0f03 	teqeq	r1, r3
 800053c:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000540:	bd30      	pop	{r4, r5, pc}
 8000542:	bf00      	nop

08000544 <__aeabi_ui2d>:
 8000544:	f090 0f00 	teq	r0, #0
 8000548:	bf04      	itt	eq
 800054a:	2100      	moveq	r1, #0
 800054c:	4770      	bxeq	lr
 800054e:	b530      	push	{r4, r5, lr}
 8000550:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000554:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000558:	f04f 0500 	mov.w	r5, #0
 800055c:	f04f 0100 	mov.w	r1, #0
 8000560:	e750      	b.n	8000404 <__adddf3+0x138>
 8000562:	bf00      	nop

08000564 <__aeabi_i2d>:
 8000564:	f090 0f00 	teq	r0, #0
 8000568:	bf04      	itt	eq
 800056a:	2100      	moveq	r1, #0
 800056c:	4770      	bxeq	lr
 800056e:	b530      	push	{r4, r5, lr}
 8000570:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000574:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000578:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800057c:	bf48      	it	mi
 800057e:	4240      	negmi	r0, r0
 8000580:	f04f 0100 	mov.w	r1, #0
 8000584:	e73e      	b.n	8000404 <__adddf3+0x138>
 8000586:	bf00      	nop

08000588 <__aeabi_f2d>:
 8000588:	0042      	lsls	r2, r0, #1
 800058a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800058e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000592:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000596:	bf1f      	itttt	ne
 8000598:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800059c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 80005a0:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 80005a4:	4770      	bxne	lr
 80005a6:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 80005aa:	bf08      	it	eq
 80005ac:	4770      	bxeq	lr
 80005ae:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 80005b2:	bf04      	itt	eq
 80005b4:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 80005b8:	4770      	bxeq	lr
 80005ba:	b530      	push	{r4, r5, lr}
 80005bc:	f44f 7460 	mov.w	r4, #896	@ 0x380
 80005c0:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80005c4:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80005c8:	e71c      	b.n	8000404 <__adddf3+0x138>
 80005ca:	bf00      	nop

080005cc <__aeabi_ul2d>:
 80005cc:	ea50 0201 	orrs.w	r2, r0, r1
 80005d0:	bf08      	it	eq
 80005d2:	4770      	bxeq	lr
 80005d4:	b530      	push	{r4, r5, lr}
 80005d6:	f04f 0500 	mov.w	r5, #0
 80005da:	e00a      	b.n	80005f2 <__aeabi_l2d+0x16>

080005dc <__aeabi_l2d>:
 80005dc:	ea50 0201 	orrs.w	r2, r0, r1
 80005e0:	bf08      	it	eq
 80005e2:	4770      	bxeq	lr
 80005e4:	b530      	push	{r4, r5, lr}
 80005e6:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80005ea:	d502      	bpl.n	80005f2 <__aeabi_l2d+0x16>
 80005ec:	4240      	negs	r0, r0
 80005ee:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005f2:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80005f6:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80005fa:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005fe:	f43f aed8 	beq.w	80003b2 <__adddf3+0xe6>
 8000602:	f04f 0203 	mov.w	r2, #3
 8000606:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800060a:	bf18      	it	ne
 800060c:	3203      	addne	r2, #3
 800060e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000612:	bf18      	it	ne
 8000614:	3203      	addne	r2, #3
 8000616:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800061a:	f1c2 0320 	rsb	r3, r2, #32
 800061e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000622:	fa20 f002 	lsr.w	r0, r0, r2
 8000626:	fa01 fe03 	lsl.w	lr, r1, r3
 800062a:	ea40 000e 	orr.w	r0, r0, lr
 800062e:	fa21 f102 	lsr.w	r1, r1, r2
 8000632:	4414      	add	r4, r2
 8000634:	e6bd      	b.n	80003b2 <__adddf3+0xe6>
 8000636:	bf00      	nop

08000638 <__aeabi_dmul>:
 8000638:	b570      	push	{r4, r5, r6, lr}
 800063a:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 800063e:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000642:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000646:	bf1d      	ittte	ne
 8000648:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800064c:	ea94 0f0c 	teqne	r4, ip
 8000650:	ea95 0f0c 	teqne	r5, ip
 8000654:	f000 f8de 	bleq	8000814 <__aeabi_dmul+0x1dc>
 8000658:	442c      	add	r4, r5
 800065a:	ea81 0603 	eor.w	r6, r1, r3
 800065e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000662:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000666:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800066a:	bf18      	it	ne
 800066c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000670:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000674:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000678:	d038      	beq.n	80006ec <__aeabi_dmul+0xb4>
 800067a:	fba0 ce02 	umull	ip, lr, r0, r2
 800067e:	f04f 0500 	mov.w	r5, #0
 8000682:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000686:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800068a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800068e:	f04f 0600 	mov.w	r6, #0
 8000692:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000696:	f09c 0f00 	teq	ip, #0
 800069a:	bf18      	it	ne
 800069c:	f04e 0e01 	orrne.w	lr, lr, #1
 80006a0:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 80006a4:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 80006a8:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 80006ac:	d204      	bcs.n	80006b8 <__aeabi_dmul+0x80>
 80006ae:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80006b2:	416d      	adcs	r5, r5
 80006b4:	eb46 0606 	adc.w	r6, r6, r6
 80006b8:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80006bc:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006c0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006c4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006c8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006cc:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80006d0:	bf88      	it	hi
 80006d2:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80006d6:	d81e      	bhi.n	8000716 <__aeabi_dmul+0xde>
 80006d8:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 80006dc:	bf08      	it	eq
 80006de:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006e2:	f150 0000 	adcs.w	r0, r0, #0
 80006e6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006ea:	bd70      	pop	{r4, r5, r6, pc}
 80006ec:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 80006f0:	ea46 0101 	orr.w	r1, r6, r1
 80006f4:	ea40 0002 	orr.w	r0, r0, r2
 80006f8:	ea81 0103 	eor.w	r1, r1, r3
 80006fc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000700:	bfc2      	ittt	gt
 8000702:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000706:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800070a:	bd70      	popgt	{r4, r5, r6, pc}
 800070c:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000710:	f04f 0e00 	mov.w	lr, #0
 8000714:	3c01      	subs	r4, #1
 8000716:	f300 80ab 	bgt.w	8000870 <__aeabi_dmul+0x238>
 800071a:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 800071e:	bfde      	ittt	le
 8000720:	2000      	movle	r0, #0
 8000722:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 8000726:	bd70      	pople	{r4, r5, r6, pc}
 8000728:	f1c4 0400 	rsb	r4, r4, #0
 800072c:	3c20      	subs	r4, #32
 800072e:	da35      	bge.n	800079c <__aeabi_dmul+0x164>
 8000730:	340c      	adds	r4, #12
 8000732:	dc1b      	bgt.n	800076c <__aeabi_dmul+0x134>
 8000734:	f104 0414 	add.w	r4, r4, #20
 8000738:	f1c4 0520 	rsb	r5, r4, #32
 800073c:	fa00 f305 	lsl.w	r3, r0, r5
 8000740:	fa20 f004 	lsr.w	r0, r0, r4
 8000744:	fa01 f205 	lsl.w	r2, r1, r5
 8000748:	ea40 0002 	orr.w	r0, r0, r2
 800074c:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000750:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000754:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000758:	fa21 f604 	lsr.w	r6, r1, r4
 800075c:	eb42 0106 	adc.w	r1, r2, r6
 8000760:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000764:	bf08      	it	eq
 8000766:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800076a:	bd70      	pop	{r4, r5, r6, pc}
 800076c:	f1c4 040c 	rsb	r4, r4, #12
 8000770:	f1c4 0520 	rsb	r5, r4, #32
 8000774:	fa00 f304 	lsl.w	r3, r0, r4
 8000778:	fa20 f005 	lsr.w	r0, r0, r5
 800077c:	fa01 f204 	lsl.w	r2, r1, r4
 8000780:	ea40 0002 	orr.w	r0, r0, r2
 8000784:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000788:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800078c:	f141 0100 	adc.w	r1, r1, #0
 8000790:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000794:	bf08      	it	eq
 8000796:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800079a:	bd70      	pop	{r4, r5, r6, pc}
 800079c:	f1c4 0520 	rsb	r5, r4, #32
 80007a0:	fa00 f205 	lsl.w	r2, r0, r5
 80007a4:	ea4e 0e02 	orr.w	lr, lr, r2
 80007a8:	fa20 f304 	lsr.w	r3, r0, r4
 80007ac:	fa01 f205 	lsl.w	r2, r1, r5
 80007b0:	ea43 0302 	orr.w	r3, r3, r2
 80007b4:	fa21 f004 	lsr.w	r0, r1, r4
 80007b8:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80007bc:	fa21 f204 	lsr.w	r2, r1, r4
 80007c0:	ea20 0002 	bic.w	r0, r0, r2
 80007c4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007c8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007cc:	bf08      	it	eq
 80007ce:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007d2:	bd70      	pop	{r4, r5, r6, pc}
 80007d4:	f094 0f00 	teq	r4, #0
 80007d8:	d10f      	bne.n	80007fa <__aeabi_dmul+0x1c2>
 80007da:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 80007de:	0040      	lsls	r0, r0, #1
 80007e0:	eb41 0101 	adc.w	r1, r1, r1
 80007e4:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80007e8:	bf08      	it	eq
 80007ea:	3c01      	subeq	r4, #1
 80007ec:	d0f7      	beq.n	80007de <__aeabi_dmul+0x1a6>
 80007ee:	ea41 0106 	orr.w	r1, r1, r6
 80007f2:	f095 0f00 	teq	r5, #0
 80007f6:	bf18      	it	ne
 80007f8:	4770      	bxne	lr
 80007fa:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 80007fe:	0052      	lsls	r2, r2, #1
 8000800:	eb43 0303 	adc.w	r3, r3, r3
 8000804:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 8000808:	bf08      	it	eq
 800080a:	3d01      	subeq	r5, #1
 800080c:	d0f7      	beq.n	80007fe <__aeabi_dmul+0x1c6>
 800080e:	ea43 0306 	orr.w	r3, r3, r6
 8000812:	4770      	bx	lr
 8000814:	ea94 0f0c 	teq	r4, ip
 8000818:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800081c:	bf18      	it	ne
 800081e:	ea95 0f0c 	teqne	r5, ip
 8000822:	d00c      	beq.n	800083e <__aeabi_dmul+0x206>
 8000824:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000828:	bf18      	it	ne
 800082a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800082e:	d1d1      	bne.n	80007d4 <__aeabi_dmul+0x19c>
 8000830:	ea81 0103 	eor.w	r1, r1, r3
 8000834:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000838:	f04f 0000 	mov.w	r0, #0
 800083c:	bd70      	pop	{r4, r5, r6, pc}
 800083e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000842:	bf06      	itte	eq
 8000844:	4610      	moveq	r0, r2
 8000846:	4619      	moveq	r1, r3
 8000848:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800084c:	d019      	beq.n	8000882 <__aeabi_dmul+0x24a>
 800084e:	ea94 0f0c 	teq	r4, ip
 8000852:	d102      	bne.n	800085a <__aeabi_dmul+0x222>
 8000854:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000858:	d113      	bne.n	8000882 <__aeabi_dmul+0x24a>
 800085a:	ea95 0f0c 	teq	r5, ip
 800085e:	d105      	bne.n	800086c <__aeabi_dmul+0x234>
 8000860:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000864:	bf1c      	itt	ne
 8000866:	4610      	movne	r0, r2
 8000868:	4619      	movne	r1, r3
 800086a:	d10a      	bne.n	8000882 <__aeabi_dmul+0x24a>
 800086c:	ea81 0103 	eor.w	r1, r1, r3
 8000870:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000874:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000878:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800087c:	f04f 0000 	mov.w	r0, #0
 8000880:	bd70      	pop	{r4, r5, r6, pc}
 8000882:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000886:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800088a:	bd70      	pop	{r4, r5, r6, pc}

0800088c <__aeabi_ddiv>:
 800088c:	b570      	push	{r4, r5, r6, lr}
 800088e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000892:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000896:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800089a:	bf1d      	ittte	ne
 800089c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80008a0:	ea94 0f0c 	teqne	r4, ip
 80008a4:	ea95 0f0c 	teqne	r5, ip
 80008a8:	f000 f8a7 	bleq	80009fa <__aeabi_ddiv+0x16e>
 80008ac:	eba4 0405 	sub.w	r4, r4, r5
 80008b0:	ea81 0e03 	eor.w	lr, r1, r3
 80008b4:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008b8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80008bc:	f000 8088 	beq.w	80009d0 <__aeabi_ddiv+0x144>
 80008c0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008c4:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 80008c8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008cc:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008d0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008d4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008d8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008dc:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008e0:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 80008e4:	429d      	cmp	r5, r3
 80008e6:	bf08      	it	eq
 80008e8:	4296      	cmpeq	r6, r2
 80008ea:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 80008ee:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 80008f2:	d202      	bcs.n	80008fa <__aeabi_ddiv+0x6e>
 80008f4:	085b      	lsrs	r3, r3, #1
 80008f6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fa:	1ab6      	subs	r6, r6, r2
 80008fc:	eb65 0503 	sbc.w	r5, r5, r3
 8000900:	085b      	lsrs	r3, r3, #1
 8000902:	ea4f 0232 	mov.w	r2, r2, rrx
 8000906:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 800090a:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 800090e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000912:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000916:	bf22      	ittt	cs
 8000918:	1ab6      	subcs	r6, r6, r2
 800091a:	4675      	movcs	r5, lr
 800091c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000920:	085b      	lsrs	r3, r3, #1
 8000922:	ea4f 0232 	mov.w	r2, r2, rrx
 8000926:	ebb6 0e02 	subs.w	lr, r6, r2
 800092a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800092e:	bf22      	ittt	cs
 8000930:	1ab6      	subcs	r6, r6, r2
 8000932:	4675      	movcs	r5, lr
 8000934:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000938:	085b      	lsrs	r3, r3, #1
 800093a:	ea4f 0232 	mov.w	r2, r2, rrx
 800093e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000942:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000946:	bf22      	ittt	cs
 8000948:	1ab6      	subcs	r6, r6, r2
 800094a:	4675      	movcs	r5, lr
 800094c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000950:	085b      	lsrs	r3, r3, #1
 8000952:	ea4f 0232 	mov.w	r2, r2, rrx
 8000956:	ebb6 0e02 	subs.w	lr, r6, r2
 800095a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800095e:	bf22      	ittt	cs
 8000960:	1ab6      	subcs	r6, r6, r2
 8000962:	4675      	movcs	r5, lr
 8000964:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000968:	ea55 0e06 	orrs.w	lr, r5, r6
 800096c:	d018      	beq.n	80009a0 <__aeabi_ddiv+0x114>
 800096e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000972:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000976:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800097a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800097e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000982:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000986:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800098a:	d1c0      	bne.n	800090e <__aeabi_ddiv+0x82>
 800098c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000990:	d10b      	bne.n	80009aa <__aeabi_ddiv+0x11e>
 8000992:	ea41 0100 	orr.w	r1, r1, r0
 8000996:	f04f 0000 	mov.w	r0, #0
 800099a:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800099e:	e7b6      	b.n	800090e <__aeabi_ddiv+0x82>
 80009a0:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80009a4:	bf04      	itt	eq
 80009a6:	4301      	orreq	r1, r0
 80009a8:	2000      	moveq	r0, #0
 80009aa:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80009ae:	bf88      	it	hi
 80009b0:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80009b4:	f63f aeaf 	bhi.w	8000716 <__aeabi_dmul+0xde>
 80009b8:	ebb5 0c03 	subs.w	ip, r5, r3
 80009bc:	bf04      	itt	eq
 80009be:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009c2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009c6:	f150 0000 	adcs.w	r0, r0, #0
 80009ca:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009ce:	bd70      	pop	{r4, r5, r6, pc}
 80009d0:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 80009d4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009d8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009dc:	bfc2      	ittt	gt
 80009de:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009e2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009e6:	bd70      	popgt	{r4, r5, r6, pc}
 80009e8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80009ec:	f04f 0e00 	mov.w	lr, #0
 80009f0:	3c01      	subs	r4, #1
 80009f2:	e690      	b.n	8000716 <__aeabi_dmul+0xde>
 80009f4:	ea45 0e06 	orr.w	lr, r5, r6
 80009f8:	e68d      	b.n	8000716 <__aeabi_dmul+0xde>
 80009fa:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009fe:	ea94 0f0c 	teq	r4, ip
 8000a02:	bf08      	it	eq
 8000a04:	ea95 0f0c 	teqeq	r5, ip
 8000a08:	f43f af3b 	beq.w	8000882 <__aeabi_dmul+0x24a>
 8000a0c:	ea94 0f0c 	teq	r4, ip
 8000a10:	d10a      	bne.n	8000a28 <__aeabi_ddiv+0x19c>
 8000a12:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000a16:	f47f af34 	bne.w	8000882 <__aeabi_dmul+0x24a>
 8000a1a:	ea95 0f0c 	teq	r5, ip
 8000a1e:	f47f af25 	bne.w	800086c <__aeabi_dmul+0x234>
 8000a22:	4610      	mov	r0, r2
 8000a24:	4619      	mov	r1, r3
 8000a26:	e72c      	b.n	8000882 <__aeabi_dmul+0x24a>
 8000a28:	ea95 0f0c 	teq	r5, ip
 8000a2c:	d106      	bne.n	8000a3c <__aeabi_ddiv+0x1b0>
 8000a2e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a32:	f43f aefd 	beq.w	8000830 <__aeabi_dmul+0x1f8>
 8000a36:	4610      	mov	r0, r2
 8000a38:	4619      	mov	r1, r3
 8000a3a:	e722      	b.n	8000882 <__aeabi_dmul+0x24a>
 8000a3c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a40:	bf18      	it	ne
 8000a42:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a46:	f47f aec5 	bne.w	80007d4 <__aeabi_dmul+0x19c>
 8000a4a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a4e:	f47f af0d 	bne.w	800086c <__aeabi_dmul+0x234>
 8000a52:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a56:	f47f aeeb 	bne.w	8000830 <__aeabi_dmul+0x1f8>
 8000a5a:	e712      	b.n	8000882 <__aeabi_dmul+0x24a>

08000a5c <__gedf2>:
 8000a5c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a60:	e006      	b.n	8000a70 <__cmpdf2+0x4>
 8000a62:	bf00      	nop

08000a64 <__ledf2>:
 8000a64:	f04f 0c01 	mov.w	ip, #1
 8000a68:	e002      	b.n	8000a70 <__cmpdf2+0x4>
 8000a6a:	bf00      	nop

08000a6c <__cmpdf2>:
 8000a6c:	f04f 0c01 	mov.w	ip, #1
 8000a70:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a74:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a78:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a7c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a80:	bf18      	it	ne
 8000a82:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a86:	d01b      	beq.n	8000ac0 <__cmpdf2+0x54>
 8000a88:	b001      	add	sp, #4
 8000a8a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a8e:	bf0c      	ite	eq
 8000a90:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a94:	ea91 0f03 	teqne	r1, r3
 8000a98:	bf02      	ittt	eq
 8000a9a:	ea90 0f02 	teqeq	r0, r2
 8000a9e:	2000      	moveq	r0, #0
 8000aa0:	4770      	bxeq	lr
 8000aa2:	f110 0f00 	cmn.w	r0, #0
 8000aa6:	ea91 0f03 	teq	r1, r3
 8000aaa:	bf58      	it	pl
 8000aac:	4299      	cmppl	r1, r3
 8000aae:	bf08      	it	eq
 8000ab0:	4290      	cmpeq	r0, r2
 8000ab2:	bf2c      	ite	cs
 8000ab4:	17d8      	asrcs	r0, r3, #31
 8000ab6:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000aba:	f040 0001 	orr.w	r0, r0, #1
 8000abe:	4770      	bx	lr
 8000ac0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000ac4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ac8:	d102      	bne.n	8000ad0 <__cmpdf2+0x64>
 8000aca:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000ace:	d107      	bne.n	8000ae0 <__cmpdf2+0x74>
 8000ad0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ad4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ad8:	d1d6      	bne.n	8000a88 <__cmpdf2+0x1c>
 8000ada:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000ade:	d0d3      	beq.n	8000a88 <__cmpdf2+0x1c>
 8000ae0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ae4:	4770      	bx	lr
 8000ae6:	bf00      	nop

08000ae8 <__aeabi_cdrcmple>:
 8000ae8:	4684      	mov	ip, r0
 8000aea:	4610      	mov	r0, r2
 8000aec:	4662      	mov	r2, ip
 8000aee:	468c      	mov	ip, r1
 8000af0:	4619      	mov	r1, r3
 8000af2:	4663      	mov	r3, ip
 8000af4:	e000      	b.n	8000af8 <__aeabi_cdcmpeq>
 8000af6:	bf00      	nop

08000af8 <__aeabi_cdcmpeq>:
 8000af8:	b501      	push	{r0, lr}
 8000afa:	f7ff ffb7 	bl	8000a6c <__cmpdf2>
 8000afe:	2800      	cmp	r0, #0
 8000b00:	bf48      	it	mi
 8000b02:	f110 0f00 	cmnmi.w	r0, #0
 8000b06:	bd01      	pop	{r0, pc}

08000b08 <__aeabi_dcmpeq>:
 8000b08:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b0c:	f7ff fff4 	bl	8000af8 <__aeabi_cdcmpeq>
 8000b10:	bf0c      	ite	eq
 8000b12:	2001      	moveq	r0, #1
 8000b14:	2000      	movne	r0, #0
 8000b16:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b1a:	bf00      	nop

08000b1c <__aeabi_dcmplt>:
 8000b1c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b20:	f7ff ffea 	bl	8000af8 <__aeabi_cdcmpeq>
 8000b24:	bf34      	ite	cc
 8000b26:	2001      	movcc	r0, #1
 8000b28:	2000      	movcs	r0, #0
 8000b2a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2e:	bf00      	nop

08000b30 <__aeabi_dcmple>:
 8000b30:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b34:	f7ff ffe0 	bl	8000af8 <__aeabi_cdcmpeq>
 8000b38:	bf94      	ite	ls
 8000b3a:	2001      	movls	r0, #1
 8000b3c:	2000      	movhi	r0, #0
 8000b3e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b42:	bf00      	nop

08000b44 <__aeabi_dcmpge>:
 8000b44:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b48:	f7ff ffce 	bl	8000ae8 <__aeabi_cdrcmple>
 8000b4c:	bf94      	ite	ls
 8000b4e:	2001      	movls	r0, #1
 8000b50:	2000      	movhi	r0, #0
 8000b52:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b56:	bf00      	nop

08000b58 <__aeabi_dcmpgt>:
 8000b58:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b5c:	f7ff ffc4 	bl	8000ae8 <__aeabi_cdrcmple>
 8000b60:	bf34      	ite	cc
 8000b62:	2001      	movcc	r0, #1
 8000b64:	2000      	movcs	r0, #0
 8000b66:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b6a:	bf00      	nop

08000b6c <__aeabi_dcmpun>:
 8000b6c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b70:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b74:	d102      	bne.n	8000b7c <__aeabi_dcmpun+0x10>
 8000b76:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b7a:	d10a      	bne.n	8000b92 <__aeabi_dcmpun+0x26>
 8000b7c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b80:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b84:	d102      	bne.n	8000b8c <__aeabi_dcmpun+0x20>
 8000b86:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b8a:	d102      	bne.n	8000b92 <__aeabi_dcmpun+0x26>
 8000b8c:	f04f 0000 	mov.w	r0, #0
 8000b90:	4770      	bx	lr
 8000b92:	f04f 0001 	mov.w	r0, #1
 8000b96:	4770      	bx	lr

08000b98 <__aeabi_d2iz>:
 8000b98:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b9c:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000ba0:	d215      	bcs.n	8000bce <__aeabi_d2iz+0x36>
 8000ba2:	d511      	bpl.n	8000bc8 <__aeabi_d2iz+0x30>
 8000ba4:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000ba8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bac:	d912      	bls.n	8000bd4 <__aeabi_d2iz+0x3c>
 8000bae:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bb2:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000bb6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bba:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000bbe:	fa23 f002 	lsr.w	r0, r3, r2
 8000bc2:	bf18      	it	ne
 8000bc4:	4240      	negne	r0, r0
 8000bc6:	4770      	bx	lr
 8000bc8:	f04f 0000 	mov.w	r0, #0
 8000bcc:	4770      	bx	lr
 8000bce:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bd2:	d105      	bne.n	8000be0 <__aeabi_d2iz+0x48>
 8000bd4:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000bd8:	bf08      	it	eq
 8000bda:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000bde:	4770      	bx	lr
 8000be0:	f04f 0000 	mov.w	r0, #0
 8000be4:	4770      	bx	lr
 8000be6:	bf00      	nop

08000be8 <__aeabi_d2f>:
 8000be8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bec:	f1b2 43e0 	subs.w	r3, r2, #1879048192	@ 0x70000000
 8000bf0:	bf24      	itt	cs
 8000bf2:	f5b3 1c00 	subscs.w	ip, r3, #2097152	@ 0x200000
 8000bf6:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	@ 0x1fc00000
 8000bfa:	d90d      	bls.n	8000c18 <__aeabi_d2f+0x30>
 8000bfc:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000c00:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000c04:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000c08:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 8000c0c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000c10:	bf08      	it	eq
 8000c12:	f020 0001 	biceq.w	r0, r0, #1
 8000c16:	4770      	bx	lr
 8000c18:	f011 4f80 	tst.w	r1, #1073741824	@ 0x40000000
 8000c1c:	d121      	bne.n	8000c62 <__aeabi_d2f+0x7a>
 8000c1e:	f113 7238 	adds.w	r2, r3, #48234496	@ 0x2e00000
 8000c22:	bfbc      	itt	lt
 8000c24:	f001 4000 	andlt.w	r0, r1, #2147483648	@ 0x80000000
 8000c28:	4770      	bxlt	lr
 8000c2a:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000c2e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c32:	f1c2 0218 	rsb	r2, r2, #24
 8000c36:	f1c2 0c20 	rsb	ip, r2, #32
 8000c3a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c3e:	fa20 f002 	lsr.w	r0, r0, r2
 8000c42:	bf18      	it	ne
 8000c44:	f040 0001 	orrne.w	r0, r0, #1
 8000c48:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c4c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c50:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c54:	ea40 000c 	orr.w	r0, r0, ip
 8000c58:	fa23 f302 	lsr.w	r3, r3, r2
 8000c5c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c60:	e7cc      	b.n	8000bfc <__aeabi_d2f+0x14>
 8000c62:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c66:	d107      	bne.n	8000c78 <__aeabi_d2f+0x90>
 8000c68:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c6c:	bf1e      	ittt	ne
 8000c6e:	f04f 40fe 	movne.w	r0, #2130706432	@ 0x7f000000
 8000c72:	f440 0040 	orrne.w	r0, r0, #12582912	@ 0xc00000
 8000c76:	4770      	bxne	lr
 8000c78:	f001 4000 	and.w	r0, r1, #2147483648	@ 0x80000000
 8000c7c:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000c80:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000c84:	4770      	bx	lr
 8000c86:	bf00      	nop

08000c88 <__aeabi_uldivmod>:
 8000c88:	b953      	cbnz	r3, 8000ca0 <__aeabi_uldivmod+0x18>
 8000c8a:	b94a      	cbnz	r2, 8000ca0 <__aeabi_uldivmod+0x18>
 8000c8c:	2900      	cmp	r1, #0
 8000c8e:	bf08      	it	eq
 8000c90:	2800      	cmpeq	r0, #0
 8000c92:	bf1c      	itt	ne
 8000c94:	f04f 31ff 	movne.w	r1, #4294967295
 8000c98:	f04f 30ff 	movne.w	r0, #4294967295
 8000c9c:	f000 b988 	b.w	8000fb0 <__aeabi_idiv0>
 8000ca0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000ca4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000ca8:	f000 f806 	bl	8000cb8 <__udivmoddi4>
 8000cac:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000cb0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000cb4:	b004      	add	sp, #16
 8000cb6:	4770      	bx	lr

08000cb8 <__udivmoddi4>:
 8000cb8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000cbc:	9d08      	ldr	r5, [sp, #32]
 8000cbe:	468e      	mov	lr, r1
 8000cc0:	4604      	mov	r4, r0
 8000cc2:	4688      	mov	r8, r1
 8000cc4:	2b00      	cmp	r3, #0
 8000cc6:	d14a      	bne.n	8000d5e <__udivmoddi4+0xa6>
 8000cc8:	428a      	cmp	r2, r1
 8000cca:	4617      	mov	r7, r2
 8000ccc:	d962      	bls.n	8000d94 <__udivmoddi4+0xdc>
 8000cce:	fab2 f682 	clz	r6, r2
 8000cd2:	b14e      	cbz	r6, 8000ce8 <__udivmoddi4+0x30>
 8000cd4:	f1c6 0320 	rsb	r3, r6, #32
 8000cd8:	fa01 f806 	lsl.w	r8, r1, r6
 8000cdc:	fa20 f303 	lsr.w	r3, r0, r3
 8000ce0:	40b7      	lsls	r7, r6
 8000ce2:	ea43 0808 	orr.w	r8, r3, r8
 8000ce6:	40b4      	lsls	r4, r6
 8000ce8:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000cec:	fa1f fc87 	uxth.w	ip, r7
 8000cf0:	fbb8 f1fe 	udiv	r1, r8, lr
 8000cf4:	0c23      	lsrs	r3, r4, #16
 8000cf6:	fb0e 8811 	mls	r8, lr, r1, r8
 8000cfa:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000cfe:	fb01 f20c 	mul.w	r2, r1, ip
 8000d02:	429a      	cmp	r2, r3
 8000d04:	d909      	bls.n	8000d1a <__udivmoddi4+0x62>
 8000d06:	18fb      	adds	r3, r7, r3
 8000d08:	f101 30ff 	add.w	r0, r1, #4294967295
 8000d0c:	f080 80ea 	bcs.w	8000ee4 <__udivmoddi4+0x22c>
 8000d10:	429a      	cmp	r2, r3
 8000d12:	f240 80e7 	bls.w	8000ee4 <__udivmoddi4+0x22c>
 8000d16:	3902      	subs	r1, #2
 8000d18:	443b      	add	r3, r7
 8000d1a:	1a9a      	subs	r2, r3, r2
 8000d1c:	b2a3      	uxth	r3, r4
 8000d1e:	fbb2 f0fe 	udiv	r0, r2, lr
 8000d22:	fb0e 2210 	mls	r2, lr, r0, r2
 8000d26:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000d2a:	fb00 fc0c 	mul.w	ip, r0, ip
 8000d2e:	459c      	cmp	ip, r3
 8000d30:	d909      	bls.n	8000d46 <__udivmoddi4+0x8e>
 8000d32:	18fb      	adds	r3, r7, r3
 8000d34:	f100 32ff 	add.w	r2, r0, #4294967295
 8000d38:	f080 80d6 	bcs.w	8000ee8 <__udivmoddi4+0x230>
 8000d3c:	459c      	cmp	ip, r3
 8000d3e:	f240 80d3 	bls.w	8000ee8 <__udivmoddi4+0x230>
 8000d42:	443b      	add	r3, r7
 8000d44:	3802      	subs	r0, #2
 8000d46:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000d4a:	eba3 030c 	sub.w	r3, r3, ip
 8000d4e:	2100      	movs	r1, #0
 8000d50:	b11d      	cbz	r5, 8000d5a <__udivmoddi4+0xa2>
 8000d52:	40f3      	lsrs	r3, r6
 8000d54:	2200      	movs	r2, #0
 8000d56:	e9c5 3200 	strd	r3, r2, [r5]
 8000d5a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d5e:	428b      	cmp	r3, r1
 8000d60:	d905      	bls.n	8000d6e <__udivmoddi4+0xb6>
 8000d62:	b10d      	cbz	r5, 8000d68 <__udivmoddi4+0xb0>
 8000d64:	e9c5 0100 	strd	r0, r1, [r5]
 8000d68:	2100      	movs	r1, #0
 8000d6a:	4608      	mov	r0, r1
 8000d6c:	e7f5      	b.n	8000d5a <__udivmoddi4+0xa2>
 8000d6e:	fab3 f183 	clz	r1, r3
 8000d72:	2900      	cmp	r1, #0
 8000d74:	d146      	bne.n	8000e04 <__udivmoddi4+0x14c>
 8000d76:	4573      	cmp	r3, lr
 8000d78:	d302      	bcc.n	8000d80 <__udivmoddi4+0xc8>
 8000d7a:	4282      	cmp	r2, r0
 8000d7c:	f200 8105 	bhi.w	8000f8a <__udivmoddi4+0x2d2>
 8000d80:	1a84      	subs	r4, r0, r2
 8000d82:	eb6e 0203 	sbc.w	r2, lr, r3
 8000d86:	2001      	movs	r0, #1
 8000d88:	4690      	mov	r8, r2
 8000d8a:	2d00      	cmp	r5, #0
 8000d8c:	d0e5      	beq.n	8000d5a <__udivmoddi4+0xa2>
 8000d8e:	e9c5 4800 	strd	r4, r8, [r5]
 8000d92:	e7e2      	b.n	8000d5a <__udivmoddi4+0xa2>
 8000d94:	2a00      	cmp	r2, #0
 8000d96:	f000 8090 	beq.w	8000eba <__udivmoddi4+0x202>
 8000d9a:	fab2 f682 	clz	r6, r2
 8000d9e:	2e00      	cmp	r6, #0
 8000da0:	f040 80a4 	bne.w	8000eec <__udivmoddi4+0x234>
 8000da4:	1a8a      	subs	r2, r1, r2
 8000da6:	0c03      	lsrs	r3, r0, #16
 8000da8:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000dac:	b280      	uxth	r0, r0
 8000dae:	b2bc      	uxth	r4, r7
 8000db0:	2101      	movs	r1, #1
 8000db2:	fbb2 fcfe 	udiv	ip, r2, lr
 8000db6:	fb0e 221c 	mls	r2, lr, ip, r2
 8000dba:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000dbe:	fb04 f20c 	mul.w	r2, r4, ip
 8000dc2:	429a      	cmp	r2, r3
 8000dc4:	d907      	bls.n	8000dd6 <__udivmoddi4+0x11e>
 8000dc6:	18fb      	adds	r3, r7, r3
 8000dc8:	f10c 38ff 	add.w	r8, ip, #4294967295
 8000dcc:	d202      	bcs.n	8000dd4 <__udivmoddi4+0x11c>
 8000dce:	429a      	cmp	r2, r3
 8000dd0:	f200 80e0 	bhi.w	8000f94 <__udivmoddi4+0x2dc>
 8000dd4:	46c4      	mov	ip, r8
 8000dd6:	1a9b      	subs	r3, r3, r2
 8000dd8:	fbb3 f2fe 	udiv	r2, r3, lr
 8000ddc:	fb0e 3312 	mls	r3, lr, r2, r3
 8000de0:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 8000de4:	fb02 f404 	mul.w	r4, r2, r4
 8000de8:	429c      	cmp	r4, r3
 8000dea:	d907      	bls.n	8000dfc <__udivmoddi4+0x144>
 8000dec:	18fb      	adds	r3, r7, r3
 8000dee:	f102 30ff 	add.w	r0, r2, #4294967295
 8000df2:	d202      	bcs.n	8000dfa <__udivmoddi4+0x142>
 8000df4:	429c      	cmp	r4, r3
 8000df6:	f200 80ca 	bhi.w	8000f8e <__udivmoddi4+0x2d6>
 8000dfa:	4602      	mov	r2, r0
 8000dfc:	1b1b      	subs	r3, r3, r4
 8000dfe:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 8000e02:	e7a5      	b.n	8000d50 <__udivmoddi4+0x98>
 8000e04:	f1c1 0620 	rsb	r6, r1, #32
 8000e08:	408b      	lsls	r3, r1
 8000e0a:	fa22 f706 	lsr.w	r7, r2, r6
 8000e0e:	431f      	orrs	r7, r3
 8000e10:	fa0e f401 	lsl.w	r4, lr, r1
 8000e14:	fa20 f306 	lsr.w	r3, r0, r6
 8000e18:	fa2e fe06 	lsr.w	lr, lr, r6
 8000e1c:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000e20:	4323      	orrs	r3, r4
 8000e22:	fa00 f801 	lsl.w	r8, r0, r1
 8000e26:	fa1f fc87 	uxth.w	ip, r7
 8000e2a:	fbbe f0f9 	udiv	r0, lr, r9
 8000e2e:	0c1c      	lsrs	r4, r3, #16
 8000e30:	fb09 ee10 	mls	lr, r9, r0, lr
 8000e34:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000e38:	fb00 fe0c 	mul.w	lr, r0, ip
 8000e3c:	45a6      	cmp	lr, r4
 8000e3e:	fa02 f201 	lsl.w	r2, r2, r1
 8000e42:	d909      	bls.n	8000e58 <__udivmoddi4+0x1a0>
 8000e44:	193c      	adds	r4, r7, r4
 8000e46:	f100 3aff 	add.w	sl, r0, #4294967295
 8000e4a:	f080 809c 	bcs.w	8000f86 <__udivmoddi4+0x2ce>
 8000e4e:	45a6      	cmp	lr, r4
 8000e50:	f240 8099 	bls.w	8000f86 <__udivmoddi4+0x2ce>
 8000e54:	3802      	subs	r0, #2
 8000e56:	443c      	add	r4, r7
 8000e58:	eba4 040e 	sub.w	r4, r4, lr
 8000e5c:	fa1f fe83 	uxth.w	lr, r3
 8000e60:	fbb4 f3f9 	udiv	r3, r4, r9
 8000e64:	fb09 4413 	mls	r4, r9, r3, r4
 8000e68:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000e6c:	fb03 fc0c 	mul.w	ip, r3, ip
 8000e70:	45a4      	cmp	ip, r4
 8000e72:	d908      	bls.n	8000e86 <__udivmoddi4+0x1ce>
 8000e74:	193c      	adds	r4, r7, r4
 8000e76:	f103 3eff 	add.w	lr, r3, #4294967295
 8000e7a:	f080 8082 	bcs.w	8000f82 <__udivmoddi4+0x2ca>
 8000e7e:	45a4      	cmp	ip, r4
 8000e80:	d97f      	bls.n	8000f82 <__udivmoddi4+0x2ca>
 8000e82:	3b02      	subs	r3, #2
 8000e84:	443c      	add	r4, r7
 8000e86:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000e8a:	eba4 040c 	sub.w	r4, r4, ip
 8000e8e:	fba0 ec02 	umull	lr, ip, r0, r2
 8000e92:	4564      	cmp	r4, ip
 8000e94:	4673      	mov	r3, lr
 8000e96:	46e1      	mov	r9, ip
 8000e98:	d362      	bcc.n	8000f60 <__udivmoddi4+0x2a8>
 8000e9a:	d05f      	beq.n	8000f5c <__udivmoddi4+0x2a4>
 8000e9c:	b15d      	cbz	r5, 8000eb6 <__udivmoddi4+0x1fe>
 8000e9e:	ebb8 0203 	subs.w	r2, r8, r3
 8000ea2:	eb64 0409 	sbc.w	r4, r4, r9
 8000ea6:	fa04 f606 	lsl.w	r6, r4, r6
 8000eaa:	fa22 f301 	lsr.w	r3, r2, r1
 8000eae:	431e      	orrs	r6, r3
 8000eb0:	40cc      	lsrs	r4, r1
 8000eb2:	e9c5 6400 	strd	r6, r4, [r5]
 8000eb6:	2100      	movs	r1, #0
 8000eb8:	e74f      	b.n	8000d5a <__udivmoddi4+0xa2>
 8000eba:	fbb1 fcf2 	udiv	ip, r1, r2
 8000ebe:	0c01      	lsrs	r1, r0, #16
 8000ec0:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 8000ec4:	b280      	uxth	r0, r0
 8000ec6:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 8000eca:	463b      	mov	r3, r7
 8000ecc:	4638      	mov	r0, r7
 8000ece:	463c      	mov	r4, r7
 8000ed0:	46b8      	mov	r8, r7
 8000ed2:	46be      	mov	lr, r7
 8000ed4:	2620      	movs	r6, #32
 8000ed6:	fbb1 f1f7 	udiv	r1, r1, r7
 8000eda:	eba2 0208 	sub.w	r2, r2, r8
 8000ede:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 8000ee2:	e766      	b.n	8000db2 <__udivmoddi4+0xfa>
 8000ee4:	4601      	mov	r1, r0
 8000ee6:	e718      	b.n	8000d1a <__udivmoddi4+0x62>
 8000ee8:	4610      	mov	r0, r2
 8000eea:	e72c      	b.n	8000d46 <__udivmoddi4+0x8e>
 8000eec:	f1c6 0220 	rsb	r2, r6, #32
 8000ef0:	fa2e f302 	lsr.w	r3, lr, r2
 8000ef4:	40b7      	lsls	r7, r6
 8000ef6:	40b1      	lsls	r1, r6
 8000ef8:	fa20 f202 	lsr.w	r2, r0, r2
 8000efc:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000f00:	430a      	orrs	r2, r1
 8000f02:	fbb3 f8fe 	udiv	r8, r3, lr
 8000f06:	b2bc      	uxth	r4, r7
 8000f08:	fb0e 3318 	mls	r3, lr, r8, r3
 8000f0c:	0c11      	lsrs	r1, r2, #16
 8000f0e:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000f12:	fb08 f904 	mul.w	r9, r8, r4
 8000f16:	40b0      	lsls	r0, r6
 8000f18:	4589      	cmp	r9, r1
 8000f1a:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000f1e:	b280      	uxth	r0, r0
 8000f20:	d93e      	bls.n	8000fa0 <__udivmoddi4+0x2e8>
 8000f22:	1879      	adds	r1, r7, r1
 8000f24:	f108 3cff 	add.w	ip, r8, #4294967295
 8000f28:	d201      	bcs.n	8000f2e <__udivmoddi4+0x276>
 8000f2a:	4589      	cmp	r9, r1
 8000f2c:	d81f      	bhi.n	8000f6e <__udivmoddi4+0x2b6>
 8000f2e:	eba1 0109 	sub.w	r1, r1, r9
 8000f32:	fbb1 f9fe 	udiv	r9, r1, lr
 8000f36:	fb09 f804 	mul.w	r8, r9, r4
 8000f3a:	fb0e 1119 	mls	r1, lr, r9, r1
 8000f3e:	b292      	uxth	r2, r2
 8000f40:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000f44:	4542      	cmp	r2, r8
 8000f46:	d229      	bcs.n	8000f9c <__udivmoddi4+0x2e4>
 8000f48:	18ba      	adds	r2, r7, r2
 8000f4a:	f109 31ff 	add.w	r1, r9, #4294967295
 8000f4e:	d2c4      	bcs.n	8000eda <__udivmoddi4+0x222>
 8000f50:	4542      	cmp	r2, r8
 8000f52:	d2c2      	bcs.n	8000eda <__udivmoddi4+0x222>
 8000f54:	f1a9 0102 	sub.w	r1, r9, #2
 8000f58:	443a      	add	r2, r7
 8000f5a:	e7be      	b.n	8000eda <__udivmoddi4+0x222>
 8000f5c:	45f0      	cmp	r8, lr
 8000f5e:	d29d      	bcs.n	8000e9c <__udivmoddi4+0x1e4>
 8000f60:	ebbe 0302 	subs.w	r3, lr, r2
 8000f64:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000f68:	3801      	subs	r0, #1
 8000f6a:	46e1      	mov	r9, ip
 8000f6c:	e796      	b.n	8000e9c <__udivmoddi4+0x1e4>
 8000f6e:	eba7 0909 	sub.w	r9, r7, r9
 8000f72:	4449      	add	r1, r9
 8000f74:	f1a8 0c02 	sub.w	ip, r8, #2
 8000f78:	fbb1 f9fe 	udiv	r9, r1, lr
 8000f7c:	fb09 f804 	mul.w	r8, r9, r4
 8000f80:	e7db      	b.n	8000f3a <__udivmoddi4+0x282>
 8000f82:	4673      	mov	r3, lr
 8000f84:	e77f      	b.n	8000e86 <__udivmoddi4+0x1ce>
 8000f86:	4650      	mov	r0, sl
 8000f88:	e766      	b.n	8000e58 <__udivmoddi4+0x1a0>
 8000f8a:	4608      	mov	r0, r1
 8000f8c:	e6fd      	b.n	8000d8a <__udivmoddi4+0xd2>
 8000f8e:	443b      	add	r3, r7
 8000f90:	3a02      	subs	r2, #2
 8000f92:	e733      	b.n	8000dfc <__udivmoddi4+0x144>
 8000f94:	f1ac 0c02 	sub.w	ip, ip, #2
 8000f98:	443b      	add	r3, r7
 8000f9a:	e71c      	b.n	8000dd6 <__udivmoddi4+0x11e>
 8000f9c:	4649      	mov	r1, r9
 8000f9e:	e79c      	b.n	8000eda <__udivmoddi4+0x222>
 8000fa0:	eba1 0109 	sub.w	r1, r1, r9
 8000fa4:	46c4      	mov	ip, r8
 8000fa6:	fbb1 f9fe 	udiv	r9, r1, lr
 8000faa:	fb09 f804 	mul.w	r8, r9, r4
 8000fae:	e7c4      	b.n	8000f3a <__udivmoddi4+0x282>

08000fb0 <__aeabi_idiv0>:
 8000fb0:	4770      	bx	lr
 8000fb2:	bf00      	nop

08000fb4 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000fb4:	b5b0      	push	{r4, r5, r7, lr}
 8000fb6:	b086      	sub	sp, #24
 8000fb8:	af04      	add	r7, sp, #16
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000fba:	f002 f85f 	bl	800307c <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000fbe:	f000 fa6f 	bl	80014a0 <SystemClock_Config>

  /* USER CODE BEGIN SysInit */
	  Motor_SetDirection(&Coolers, MOTOR_DIR_FORWARD);
 8000fc2:	2100      	movs	r1, #0
 8000fc4:	485d      	ldr	r0, [pc, #372]	@ (800113c <main+0x188>)
 8000fc6:	f001 ff18 	bl	8002dfa <Motor_SetDirection>
  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000fca:	f001 fc35 	bl	8002838 <MX_GPIO_Init>
  MX_ETH_Init();
 8000fce:	f000 fad1 	bl	8001574 <MX_ETH_Init>
  MX_USART3_UART_Init();
 8000fd2:	f000 fc49 	bl	8001868 <MX_USART3_UART_Init>
  MX_USB_OTG_FS_PCD_Init();
 8000fd6:	f000 fc9b 	bl	8001910 <MX_USB_OTG_FS_PCD_Init>
  MX_I2C1_Init();
 8000fda:	f000 fb19 	bl	8001610 <MX_I2C1_Init>
  MX_USART6_UART_Init();
 8000fde:	f000 fc6d 	bl	80018bc <MX_USART6_UART_Init>
  MX_TIM3_Init();
 8000fe2:	f000 fbf3 	bl	80017cc <MX_TIM3_Init>
  MX_TIM1_Init();
 8000fe6:	f000 fb53 	bl	8001690 <MX_TIM1_Init>
  /* USER CODE BEGIN 2 */
	  Motor_Init(&Coolers,&htim1,TIM_CHANNEL_4,IN1_PORT, IN1_PIN,IN2_PORT, IN2_PIN);
 8000fea:	2302      	movs	r3, #2
 8000fec:	9302      	str	r3, [sp, #8]
 8000fee:	4b54      	ldr	r3, [pc, #336]	@ (8001140 <main+0x18c>)
 8000ff0:	9301      	str	r3, [sp, #4]
 8000ff2:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8000ff6:	9300      	str	r3, [sp, #0]
 8000ff8:	4b52      	ldr	r3, [pc, #328]	@ (8001144 <main+0x190>)
 8000ffa:	220c      	movs	r2, #12
 8000ffc:	4952      	ldr	r1, [pc, #328]	@ (8001148 <main+0x194>)
 8000ffe:	484f      	ldr	r0, [pc, #316]	@ (800113c <main+0x188>)
 8001000:	f001 febc 	bl	8002d7c <Motor_Init>
	  HAL_DHT11_Init(&dht11, GPIOB, GPIO_PIN_11, &htim3);
 8001004:	4b51      	ldr	r3, [pc, #324]	@ (800114c <main+0x198>)
 8001006:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 800100a:	4951      	ldr	r1, [pc, #324]	@ (8001150 <main+0x19c>)
 800100c:	4851      	ldr	r0, [pc, #324]	@ (8001154 <main+0x1a0>)
 800100e:	f001 fd4d 	bl	8002aac <HAL_DHT11_Init>
	  HC05_Init(&BLT, &BLTUART);
 8001012:	4951      	ldr	r1, [pc, #324]	@ (8001158 <main+0x1a4>)
 8001014:	4851      	ldr	r0, [pc, #324]	@ (800115c <main+0x1a8>)
 8001016:	f001 ff5f 	bl	8002ed8 <HC05_Init>
	  bmp180_init(&I2C,&bmp);
 800101a:	4951      	ldr	r1, [pc, #324]	@ (8001160 <main+0x1ac>)
 800101c:	4851      	ldr	r0, [pc, #324]	@ (8001164 <main+0x1b0>)
 800101e:	f001 f8cf 	bl	80021c0 <bmp180_init>
	  HC05_StartReception(&BLT);
 8001022:	484e      	ldr	r0, [pc, #312]	@ (800115c <main+0x1a8>)
 8001024:	f001 ff6e 	bl	8002f04 <HC05_StartReception>
	  delayInit(&delayDHT, TIME_DHT);
 8001028:	f240 51dc 	movw	r1, #1500	@ 0x5dc
 800102c:	484e      	ldr	r0, [pc, #312]	@ (8001168 <main+0x1b4>)
 800102e:	f001 fbc9 	bl	80027c4 <delayInit>
	  delayInit(&delayBMP, TIME_BMP);
 8001032:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
 8001036:	484d      	ldr	r0, [pc, #308]	@ (800116c <main+0x1b8>)
 8001038:	f001 fbc4 	bl	80027c4 <delayInit>
	  delayInit(&delayBLT, TIME_BLT);
 800103c:	f44f 61fa 	mov.w	r1, #2000	@ 0x7d0
 8001040:	484b      	ldr	r0, [pc, #300]	@ (8001170 <main+0x1bc>)
 8001042:	f001 fbbf 	bl	80027c4 <delayInit>
	  HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_1);
 8001046:	2100      	movs	r1, #0
 8001048:	4840      	ldr	r0, [pc, #256]	@ (800114c <main+0x198>)
 800104a:	f005 f805 	bl	8006058 <HAL_TIM_PWM_Start>
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {

  while (HC05_Available(&BLT))
 800104e:	e0a2      	b.n	8001196 <main+0x1e2>
{
  uint8_t byte = HC05_Read(&BLT);
 8001050:	4842      	ldr	r0, [pc, #264]	@ (800115c <main+0x1a8>)
 8001052:	f001 ffb0 	bl	8002fb6 <HC05_Read>
 8001056:	4603      	mov	r3, r0
 8001058:	71fb      	strb	r3, [r7, #7]

  if (byte == '\r')
 800105a:	79fb      	ldrb	r3, [r7, #7]
 800105c:	2b0d      	cmp	r3, #13
 800105e:	f000 8099 	beq.w	8001194 <main+0x1e0>
      continue;
  if (byte == '\n')  // Fin de comando
 8001062:	79fb      	ldrb	r3, [r7, #7]
 8001064:	2b0a      	cmp	r3, #10
 8001066:	d156      	bne.n	8001116 <main+0x162>
  {
      cmd_buffer[cmd_index] = '\0';  // Terminar string
 8001068:	4b42      	ldr	r3, [pc, #264]	@ (8001174 <main+0x1c0>)
 800106a:	781b      	ldrb	r3, [r3, #0]
 800106c:	461a      	mov	r2, r3
 800106e:	4b42      	ldr	r3, [pc, #264]	@ (8001178 <main+0x1c4>)
 8001070:	2100      	movs	r1, #0
 8001072:	5499      	strb	r1, [r3, r2]

      if (strcmp(cmd_buffer, "MODE:AUTO") == 0)
 8001074:	4941      	ldr	r1, [pc, #260]	@ (800117c <main+0x1c8>)
 8001076:	4840      	ldr	r0, [pc, #256]	@ (8001178 <main+0x1c4>)
 8001078:	f7ff f8ba 	bl	80001f0 <strcmp>
 800107c:	4603      	mov	r3, r0
 800107e:	2b00      	cmp	r3, #0
 8001080:	d105      	bne.n	800108e <main+0xda>
      {

          HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_SET);
 8001082:	2201      	movs	r2, #1
 8001084:	2180      	movs	r1, #128	@ 0x80
 8001086:	4832      	ldr	r0, [pc, #200]	@ (8001150 <main+0x19c>)
 8001088:	f002 ff46 	bl	8003f18 <HAL_GPIO_WritePin>
 800108c:	e03f      	b.n	800110e <main+0x15a>
      }
      else if (strcmp(cmd_buffer, "MODE:MANUAL") == 0)
 800108e:	493c      	ldr	r1, [pc, #240]	@ (8001180 <main+0x1cc>)
 8001090:	4839      	ldr	r0, [pc, #228]	@ (8001178 <main+0x1c4>)
 8001092:	f7ff f8ad 	bl	80001f0 <strcmp>
 8001096:	4603      	mov	r3, r0
 8001098:	2b00      	cmp	r3, #0
 800109a:	d105      	bne.n	80010a8 <main+0xf4>
      {
          HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 800109c:	2200      	movs	r2, #0
 800109e:	2180      	movs	r1, #128	@ 0x80
 80010a0:	482b      	ldr	r0, [pc, #172]	@ (8001150 <main+0x19c>)
 80010a2:	f002 ff39 	bl	8003f18 <HAL_GPIO_WritePin>
 80010a6:	e032      	b.n	800110e <main+0x15a>
      }
      else if (strcmp(cmd_buffer, "FAN:ON") == 0)
 80010a8:	4936      	ldr	r1, [pc, #216]	@ (8001184 <main+0x1d0>)
 80010aa:	4833      	ldr	r0, [pc, #204]	@ (8001178 <main+0x1c4>)
 80010ac:	f7ff f8a0 	bl	80001f0 <strcmp>
 80010b0:	4603      	mov	r3, r0
 80010b2:	2b00      	cmp	r3, #0
 80010b4:	d105      	bne.n	80010c2 <main+0x10e>
      {
          HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 80010b6:	2200      	movs	r2, #0
 80010b8:	2180      	movs	r1, #128	@ 0x80
 80010ba:	4825      	ldr	r0, [pc, #148]	@ (8001150 <main+0x19c>)
 80010bc:	f002 ff2c 	bl	8003f18 <HAL_GPIO_WritePin>
 80010c0:	e025      	b.n	800110e <main+0x15a>
      }
      else if (strcmp(cmd_buffer, "FAN:OFF") == 0)
 80010c2:	4931      	ldr	r1, [pc, #196]	@ (8001188 <main+0x1d4>)
 80010c4:	482c      	ldr	r0, [pc, #176]	@ (8001178 <main+0x1c4>)
 80010c6:	f7ff f893 	bl	80001f0 <strcmp>
 80010ca:	4603      	mov	r3, r0
 80010cc:	2b00      	cmp	r3, #0
 80010ce:	d105      	bne.n	80010dc <main+0x128>
      {
          HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 80010d0:	2200      	movs	r2, #0
 80010d2:	2180      	movs	r1, #128	@ 0x80
 80010d4:	481e      	ldr	r0, [pc, #120]	@ (8001150 <main+0x19c>)
 80010d6:	f002 ff1f 	bl	8003f18 <HAL_GPIO_WritePin>
 80010da:	e018      	b.n	800110e <main+0x15a>
      }
      else if (strcmp(cmd_buffer, "FAN:50") == 0)
 80010dc:	492b      	ldr	r1, [pc, #172]	@ (800118c <main+0x1d8>)
 80010de:	4826      	ldr	r0, [pc, #152]	@ (8001178 <main+0x1c4>)
 80010e0:	f7ff f886 	bl	80001f0 <strcmp>
 80010e4:	4603      	mov	r3, r0
 80010e6:	2b00      	cmp	r3, #0
 80010e8:	d105      	bne.n	80010f6 <main+0x142>
      {
          HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 80010ea:	2200      	movs	r2, #0
 80010ec:	2180      	movs	r1, #128	@ 0x80
 80010ee:	4818      	ldr	r0, [pc, #96]	@ (8001150 <main+0x19c>)
 80010f0:	f002 ff12 	bl	8003f18 <HAL_GPIO_WritePin>
 80010f4:	e00b      	b.n	800110e <main+0x15a>
      }
      else if (strcmp(cmd_buffer, "FAN:100") == 0)
 80010f6:	4926      	ldr	r1, [pc, #152]	@ (8001190 <main+0x1dc>)
 80010f8:	481f      	ldr	r0, [pc, #124]	@ (8001178 <main+0x1c4>)
 80010fa:	f7ff f879 	bl	80001f0 <strcmp>
 80010fe:	4603      	mov	r3, r0
 8001100:	2b00      	cmp	r3, #0
 8001102:	d104      	bne.n	800110e <main+0x15a>
      {
          HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 8001104:	2200      	movs	r2, #0
 8001106:	2180      	movs	r1, #128	@ 0x80
 8001108:	4811      	ldr	r0, [pc, #68]	@ (8001150 <main+0x19c>)
 800110a:	f002 ff05 	bl	8003f18 <HAL_GPIO_WritePin>
      }

      cmd_index = 0;  // Reset buffer
 800110e:	4b19      	ldr	r3, [pc, #100]	@ (8001174 <main+0x1c0>)
 8001110:	2200      	movs	r2, #0
 8001112:	701a      	strb	r2, [r3, #0]
 8001114:	e03f      	b.n	8001196 <main+0x1e2>
  }
  else
  {
      if (cmd_index < CMD_BUFFER_SIZE - 1)
 8001116:	4b17      	ldr	r3, [pc, #92]	@ (8001174 <main+0x1c0>)
 8001118:	781b      	ldrb	r3, [r3, #0]
 800111a:	2b3e      	cmp	r3, #62	@ 0x3e
 800111c:	d80a      	bhi.n	8001134 <main+0x180>
      {
          cmd_buffer[cmd_index++] = byte;
 800111e:	4b15      	ldr	r3, [pc, #84]	@ (8001174 <main+0x1c0>)
 8001120:	781b      	ldrb	r3, [r3, #0]
 8001122:	1c5a      	adds	r2, r3, #1
 8001124:	b2d1      	uxtb	r1, r2
 8001126:	4a13      	ldr	r2, [pc, #76]	@ (8001174 <main+0x1c0>)
 8001128:	7011      	strb	r1, [r2, #0]
 800112a:	4619      	mov	r1, r3
 800112c:	4a12      	ldr	r2, [pc, #72]	@ (8001178 <main+0x1c4>)
 800112e:	79fb      	ldrb	r3, [r7, #7]
 8001130:	5453      	strb	r3, [r2, r1]
 8001132:	e030      	b.n	8001196 <main+0x1e2>
      }
      else
      {
          // Overflow: resetear
          cmd_index = 0;
 8001134:	4b0f      	ldr	r3, [pc, #60]	@ (8001174 <main+0x1c0>)
 8001136:	2200      	movs	r2, #0
 8001138:	701a      	strb	r2, [r3, #0]
 800113a:	e02c      	b.n	8001196 <main+0x1e2>
 800113c:	20000ab8 	.word	0x20000ab8
 8001140:	40021800 	.word	0x40021800
 8001144:	40021400 	.word	0x40021400
 8001148:	200004b4 	.word	0x200004b4
 800114c:	200004fc 	.word	0x200004fc
 8001150:	40020400 	.word	0x40020400
 8001154:	20000b60 	.word	0x20000b60
 8001158:	2000058c 	.word	0x2000058c
 800115c:	20000ad4 	.word	0x20000ad4
 8001160:	20000004 	.word	0x20000004
 8001164:	20000460 	.word	0x20000460
 8001168:	20000bd8 	.word	0x20000bd8
 800116c:	20000be4 	.word	0x20000be4
 8001170:	20000bf0 	.word	0x20000bf0
 8001174:	20000bd4 	.word	0x20000bd4
 8001178:	20000b94 	.word	0x20000b94
 800117c:	0800bf40 	.word	0x0800bf40
 8001180:	0800bf4c 	.word	0x0800bf4c
 8001184:	0800bf58 	.word	0x0800bf58
 8001188:	0800bf60 	.word	0x0800bf60
 800118c:	0800bf68 	.word	0x0800bf68
 8001190:	0800bf70 	.word	0x0800bf70
      continue;
 8001194:	bf00      	nop
  while (HC05_Available(&BLT))
 8001196:	48a6      	ldr	r0, [pc, #664]	@ (8001430 <main+0x47c>)
 8001198:	f001 fef6 	bl	8002f88 <HC05_Available>
 800119c:	4603      	mov	r3, r0
 800119e:	2b00      	cmp	r3, #0
 80011a0:	f47f af56 	bne.w	8001050 <main+0x9c>
      }
  }
}
  if (delayRead(&delayDHT))
 80011a4:	48a3      	ldr	r0, [pc, #652]	@ (8001434 <main+0x480>)
 80011a6:	f001 fb1e 	bl	80027e6 <delayRead>
 80011aa:	4603      	mov	r3, r0
 80011ac:	2b00      	cmp	r3, #0
 80011ae:	d002      	beq.n	80011b6 <main+0x202>
  HAL_DHT11_ReadData(&dht11);
 80011b0:	48a1      	ldr	r0, [pc, #644]	@ (8001438 <main+0x484>)
 80011b2:	f001 fd91 	bl	8002cd8 <HAL_DHT11_ReadData>
  if (delayRead(&delayBMP))
 80011b6:	48a1      	ldr	r0, [pc, #644]	@ (800143c <main+0x488>)
 80011b8:	f001 fb15 	bl	80027e6 <delayRead>
 80011bc:	4603      	mov	r3, r0
 80011be:	2b00      	cmp	r3, #0
 80011c0:	d002      	beq.n	80011c8 <main+0x214>
  bmp180_get_all(&bmp);
 80011c2:	489f      	ldr	r0, [pc, #636]	@ (8001440 <main+0x48c>)
 80011c4:	f001 f908 	bl	80023d8 <bmp180_get_all>
  temp2 = bmp.temperature;
 80011c8:	4b9d      	ldr	r3, [pc, #628]	@ (8001440 <main+0x48c>)
 80011ca:	685b      	ldr	r3, [r3, #4]
 80011cc:	4a9d      	ldr	r2, [pc, #628]	@ (8001444 <main+0x490>)
 80011ce:	6013      	str	r3, [r2, #0]
  temp1 = dht11.Temperature;
 80011d0:	4b99      	ldr	r3, [pc, #612]	@ (8001438 <main+0x484>)
 80011d2:	681b      	ldr	r3, [r3, #0]
 80011d4:	4a9c      	ldr	r2, [pc, #624]	@ (8001448 <main+0x494>)
 80011d6:	6013      	str	r3, [r2, #0]
  diff = temp1 - temp2;
 80011d8:	4b9b      	ldr	r3, [pc, #620]	@ (8001448 <main+0x494>)
 80011da:	ed93 7a00 	vldr	s14, [r3]
 80011de:	4b99      	ldr	r3, [pc, #612]	@ (8001444 <main+0x490>)
 80011e0:	edd3 7a00 	vldr	s15, [r3]
 80011e4:	ee77 7a67 	vsub.f32	s15, s14, s15
 80011e8:	4b98      	ldr	r3, [pc, #608]	@ (800144c <main+0x498>)
 80011ea:	edc3 7a00 	vstr	s15, [r3]
  if (delayRead(&delayBLT)){ snprintf(txBuffer, sizeof(txBuffer),"EXT:%.1f",bmp.temperature);
 80011ee:	4898      	ldr	r0, [pc, #608]	@ (8001450 <main+0x49c>)
 80011f0:	f001 faf9 	bl	80027e6 <delayRead>
 80011f4:	4603      	mov	r3, r0
 80011f6:	2b00      	cmp	r3, #0
 80011f8:	f000 80bf 	beq.w	800137a <main+0x3c6>
 80011fc:	4b90      	ldr	r3, [pc, #576]	@ (8001440 <main+0x48c>)
 80011fe:	685b      	ldr	r3, [r3, #4]
 8001200:	4618      	mov	r0, r3
 8001202:	f7ff f9c1 	bl	8000588 <__aeabi_f2d>
 8001206:	4602      	mov	r2, r0
 8001208:	460b      	mov	r3, r1
 800120a:	e9cd 2300 	strd	r2, r3, [sp]
 800120e:	4a91      	ldr	r2, [pc, #580]	@ (8001454 <main+0x4a0>)
 8001210:	2120      	movs	r1, #32
 8001212:	4891      	ldr	r0, [pc, #580]	@ (8001458 <main+0x4a4>)
 8001214:	f007 fde0 	bl	8008dd8 <sniprintf>
HC05_WriteLine(&BLT,txBuffer);
 8001218:	498f      	ldr	r1, [pc, #572]	@ (8001458 <main+0x4a4>)
 800121a:	4885      	ldr	r0, [pc, #532]	@ (8001430 <main+0x47c>)
 800121c:	f001 fe96 	bl	8002f4c <HC05_WriteLine>
snprintf(txBuffer, sizeof(txBuffer),"TEMP:%.1f",dht11.Temperature);
 8001220:	4b85      	ldr	r3, [pc, #532]	@ (8001438 <main+0x484>)
 8001222:	681b      	ldr	r3, [r3, #0]
 8001224:	4618      	mov	r0, r3
 8001226:	f7ff f9af 	bl	8000588 <__aeabi_f2d>
 800122a:	4602      	mov	r2, r0
 800122c:	460b      	mov	r3, r1
 800122e:	e9cd 2300 	strd	r2, r3, [sp]
 8001232:	4a8a      	ldr	r2, [pc, #552]	@ (800145c <main+0x4a8>)
 8001234:	2120      	movs	r1, #32
 8001236:	4888      	ldr	r0, [pc, #544]	@ (8001458 <main+0x4a4>)
 8001238:	f007 fdce 	bl	8008dd8 <sniprintf>
HC05_WriteLine(&BLT,txBuffer);
 800123c:	4986      	ldr	r1, [pc, #536]	@ (8001458 <main+0x4a4>)
 800123e:	487c      	ldr	r0, [pc, #496]	@ (8001430 <main+0x47c>)
 8001240:	f001 fe84 	bl	8002f4c <HC05_WriteLine>
snprintf(txBuffer, sizeof(txBuffer),"HUM:%.1f",dht11.Humidity);
 8001244:	4b7c      	ldr	r3, [pc, #496]	@ (8001438 <main+0x484>)
 8001246:	685b      	ldr	r3, [r3, #4]
 8001248:	4618      	mov	r0, r3
 800124a:	f7ff f99d 	bl	8000588 <__aeabi_f2d>
 800124e:	4602      	mov	r2, r0
 8001250:	460b      	mov	r3, r1
 8001252:	e9cd 2300 	strd	r2, r3, [sp]
 8001256:	4a82      	ldr	r2, [pc, #520]	@ (8001460 <main+0x4ac>)
 8001258:	2120      	movs	r1, #32
 800125a:	487f      	ldr	r0, [pc, #508]	@ (8001458 <main+0x4a4>)
 800125c:	f007 fdbc 	bl	8008dd8 <sniprintf>
HC05_WriteLine(&BLT,txBuffer);
 8001260:	497d      	ldr	r1, [pc, #500]	@ (8001458 <main+0x4a4>)
 8001262:	4873      	ldr	r0, [pc, #460]	@ (8001430 <main+0x47c>)
 8001264:	f001 fe72 	bl	8002f4c <HC05_WriteLine>
snprintf(txBuffer, sizeof(txBuffer),"PRES: %.2f", bmp.pressure / 100.0f);
 8001268:	4b75      	ldr	r3, [pc, #468]	@ (8001440 <main+0x48c>)
 800126a:	689b      	ldr	r3, [r3, #8]
 800126c:	ee07 3a90 	vmov	s15, r3
 8001270:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001274:	ed9f 7a7b 	vldr	s14, [pc, #492]	@ 8001464 <main+0x4b0>
 8001278:	eec7 6a87 	vdiv.f32	s13, s15, s14
 800127c:	ee16 0a90 	vmov	r0, s13
 8001280:	f7ff f982 	bl	8000588 <__aeabi_f2d>
 8001284:	4602      	mov	r2, r0
 8001286:	460b      	mov	r3, r1
 8001288:	e9cd 2300 	strd	r2, r3, [sp]
 800128c:	4a76      	ldr	r2, [pc, #472]	@ (8001468 <main+0x4b4>)
 800128e:	2120      	movs	r1, #32
 8001290:	4871      	ldr	r0, [pc, #452]	@ (8001458 <main+0x4a4>)
 8001292:	f007 fda1 	bl	8008dd8 <sniprintf>
HC05_WriteLine(&BLT,txBuffer);
 8001296:	4970      	ldr	r1, [pc, #448]	@ (8001458 <main+0x4a4>)
 8001298:	4865      	ldr	r0, [pc, #404]	@ (8001430 <main+0x47c>)
 800129a:	f001 fe57 	bl	8002f4c <HC05_WriteLine>
HC05_WriteLine(&BLT,"FAN:OFF");
 800129e:	4973      	ldr	r1, [pc, #460]	@ (800146c <main+0x4b8>)
 80012a0:	4863      	ldr	r0, [pc, #396]	@ (8001430 <main+0x47c>)
 80012a2:	f001 fe53 	bl	8002f4c <HC05_WriteLine>
HC05_WriteLine(&BLT,"ROOF:CLOSED");
 80012a6:	4972      	ldr	r1, [pc, #456]	@ (8001470 <main+0x4bc>)
 80012a8:	4861      	ldr	r0, [pc, #388]	@ (8001430 <main+0x47c>)
 80012aa:	f001 fe4f 	bl	8002f4c <HC05_WriteLine>
snprintf(uartBuf, sizeof(uartBuf),"Temp: %.1f C   Hum: %.1f %%\r\n",dht11.Temperature, dht11.Humidity);
 80012ae:	4b62      	ldr	r3, [pc, #392]	@ (8001438 <main+0x484>)
 80012b0:	681b      	ldr	r3, [r3, #0]
 80012b2:	4618      	mov	r0, r3
 80012b4:	f7ff f968 	bl	8000588 <__aeabi_f2d>
 80012b8:	4604      	mov	r4, r0
 80012ba:	460d      	mov	r5, r1
 80012bc:	4b5e      	ldr	r3, [pc, #376]	@ (8001438 <main+0x484>)
 80012be:	685b      	ldr	r3, [r3, #4]
 80012c0:	4618      	mov	r0, r3
 80012c2:	f7ff f961 	bl	8000588 <__aeabi_f2d>
 80012c6:	4602      	mov	r2, r0
 80012c8:	460b      	mov	r3, r1
 80012ca:	e9cd 2302 	strd	r2, r3, [sp, #8]
 80012ce:	e9cd 4500 	strd	r4, r5, [sp]
 80012d2:	4a68      	ldr	r2, [pc, #416]	@ (8001474 <main+0x4c0>)
 80012d4:	2140      	movs	r1, #64	@ 0x40
 80012d6:	4868      	ldr	r0, [pc, #416]	@ (8001478 <main+0x4c4>)
 80012d8:	f007 fd7e 	bl	8008dd8 <sniprintf>

HAL_UART_Transmit(&huart3, (uint8_t*)uartBuf,strlen(uartBuf), HAL_MAX_DELAY);
 80012dc:	4866      	ldr	r0, [pc, #408]	@ (8001478 <main+0x4c4>)
 80012de:	f7fe ffe7 	bl	80002b0 <strlen>
 80012e2:	4603      	mov	r3, r0
 80012e4:	b29a      	uxth	r2, r3
 80012e6:	f04f 33ff 	mov.w	r3, #4294967295
 80012ea:	4963      	ldr	r1, [pc, #396]	@ (8001478 <main+0x4c4>)
 80012ec:	4863      	ldr	r0, [pc, #396]	@ (800147c <main+0x4c8>)
 80012ee:	f005 fd39 	bl	8006d64 <HAL_UART_Transmit>
snprintf(uartBuf, sizeof(uartBuf),"TempEX: %.1f C   PRES: %.2f hPa\r\n",bmp.temperature, bmp.pressure / 100.0f);
 80012f2:	4b53      	ldr	r3, [pc, #332]	@ (8001440 <main+0x48c>)
 80012f4:	685b      	ldr	r3, [r3, #4]
 80012f6:	4618      	mov	r0, r3
 80012f8:	f7ff f946 	bl	8000588 <__aeabi_f2d>
 80012fc:	4604      	mov	r4, r0
 80012fe:	460d      	mov	r5, r1
 8001300:	4b4f      	ldr	r3, [pc, #316]	@ (8001440 <main+0x48c>)
 8001302:	689b      	ldr	r3, [r3, #8]
 8001304:	ee07 3a90 	vmov	s15, r3
 8001308:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800130c:	ed9f 7a55 	vldr	s14, [pc, #340]	@ 8001464 <main+0x4b0>
 8001310:	eec7 6a87 	vdiv.f32	s13, s15, s14
 8001314:	ee16 0a90 	vmov	r0, s13
 8001318:	f7ff f936 	bl	8000588 <__aeabi_f2d>
 800131c:	4602      	mov	r2, r0
 800131e:	460b      	mov	r3, r1
 8001320:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8001324:	e9cd 4500 	strd	r4, r5, [sp]
 8001328:	4a55      	ldr	r2, [pc, #340]	@ (8001480 <main+0x4cc>)
 800132a:	2140      	movs	r1, #64	@ 0x40
 800132c:	4852      	ldr	r0, [pc, #328]	@ (8001478 <main+0x4c4>)
 800132e:	f007 fd53 	bl	8008dd8 <sniprintf>
HAL_UART_Transmit(&huart3, (uint8_t*)uartBuf,strlen(uartBuf), HAL_MAX_DELAY);
 8001332:	4851      	ldr	r0, [pc, #324]	@ (8001478 <main+0x4c4>)
 8001334:	f7fe ffbc 	bl	80002b0 <strlen>
 8001338:	4603      	mov	r3, r0
 800133a:	b29a      	uxth	r2, r3
 800133c:	f04f 33ff 	mov.w	r3, #4294967295
 8001340:	494d      	ldr	r1, [pc, #308]	@ (8001478 <main+0x4c4>)
 8001342:	484e      	ldr	r0, [pc, #312]	@ (800147c <main+0x4c8>)
 8001344:	f005 fd0e 	bl	8006d64 <HAL_UART_Transmit>
snprintf(uartBuf, sizeof(uartBuf),
 8001348:	4b40      	ldr	r3, [pc, #256]	@ (800144c <main+0x498>)
 800134a:	681b      	ldr	r3, [r3, #0]
 800134c:	4618      	mov	r0, r3
 800134e:	f7ff f91b 	bl	8000588 <__aeabi_f2d>
 8001352:	4602      	mov	r2, r0
 8001354:	460b      	mov	r3, r1
 8001356:	e9cd 2300 	strd	r2, r3, [sp]
 800135a:	4a4a      	ldr	r2, [pc, #296]	@ (8001484 <main+0x4d0>)
 800135c:	2140      	movs	r1, #64	@ 0x40
 800135e:	4846      	ldr	r0, [pc, #280]	@ (8001478 <main+0x4c4>)
 8001360:	f007 fd3a 	bl	8008dd8 <sniprintf>
         "Diff: %.2f C\r\n", diff);
HAL_UART_Transmit(&huart3,
                  (uint8_t*)uartBuf,
                  strlen(uartBuf),
 8001364:	4844      	ldr	r0, [pc, #272]	@ (8001478 <main+0x4c4>)
 8001366:	f7fe ffa3 	bl	80002b0 <strlen>
 800136a:	4603      	mov	r3, r0
HAL_UART_Transmit(&huart3,
 800136c:	b29a      	uxth	r2, r3
 800136e:	f04f 33ff 	mov.w	r3, #4294967295
 8001372:	4941      	ldr	r1, [pc, #260]	@ (8001478 <main+0x4c4>)
 8001374:	4841      	ldr	r0, [pc, #260]	@ (800147c <main+0x4c8>)
 8001376:	f005 fcf5 	bl	8006d64 <HAL_UART_Transmit>
                  HAL_MAX_DELAY);
  }
  switch(modo)
 800137a:	4b43      	ldr	r3, [pc, #268]	@ (8001488 <main+0x4d4>)
 800137c:	681b      	ldr	r3, [r3, #0]
 800137e:	2b00      	cmp	r3, #0
 8001380:	d149      	bne.n	8001416 <main+0x462>
  {
      case 0:

          if (diff > 1.5f)
 8001382:	4b32      	ldr	r3, [pc, #200]	@ (800144c <main+0x498>)
 8001384:	edd3 7a00 	vldr	s15, [r3]
 8001388:	eeb7 7a08 	vmov.f32	s14, #120	@ 0x3fc00000  1.5
 800138c:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001390:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001394:	dd03      	ble.n	800139e <main+0x3ea>
              veloc = 100;
 8001396:	4b3d      	ldr	r3, [pc, #244]	@ (800148c <main+0x4d8>)
 8001398:	2264      	movs	r2, #100	@ 0x64
 800139a:	601a      	str	r2, [r3, #0]
          else if (diff > 0.2f)
              veloc = 30;
          else
              veloc = 0;

          break;
 800139c:	e03f      	b.n	800141e <main+0x46a>
          else if (diff > 1.1f)
 800139e:	4b2b      	ldr	r3, [pc, #172]	@ (800144c <main+0x498>)
 80013a0:	edd3 7a00 	vldr	s15, [r3]
 80013a4:	ed9f 7a3a 	vldr	s14, [pc, #232]	@ 8001490 <main+0x4dc>
 80013a8:	eef4 7ac7 	vcmpe.f32	s15, s14
 80013ac:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80013b0:	dd03      	ble.n	80013ba <main+0x406>
              veloc = 80;
 80013b2:	4b36      	ldr	r3, [pc, #216]	@ (800148c <main+0x4d8>)
 80013b4:	2250      	movs	r2, #80	@ 0x50
 80013b6:	601a      	str	r2, [r3, #0]
          break;
 80013b8:	e031      	b.n	800141e <main+0x46a>
          else if (diff > 0.8f)
 80013ba:	4b24      	ldr	r3, [pc, #144]	@ (800144c <main+0x498>)
 80013bc:	edd3 7a00 	vldr	s15, [r3]
 80013c0:	ed9f 7a34 	vldr	s14, [pc, #208]	@ 8001494 <main+0x4e0>
 80013c4:	eef4 7ac7 	vcmpe.f32	s15, s14
 80013c8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80013cc:	dd03      	ble.n	80013d6 <main+0x422>
              veloc = 60;
 80013ce:	4b2f      	ldr	r3, [pc, #188]	@ (800148c <main+0x4d8>)
 80013d0:	223c      	movs	r2, #60	@ 0x3c
 80013d2:	601a      	str	r2, [r3, #0]
          break;
 80013d4:	e023      	b.n	800141e <main+0x46a>
          else if (diff > 0.5f)
 80013d6:	4b1d      	ldr	r3, [pc, #116]	@ (800144c <main+0x498>)
 80013d8:	edd3 7a00 	vldr	s15, [r3]
 80013dc:	eeb6 7a00 	vmov.f32	s14, #96	@ 0x3f000000  0.5
 80013e0:	eef4 7ac7 	vcmpe.f32	s15, s14
 80013e4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80013e8:	dd03      	ble.n	80013f2 <main+0x43e>
              veloc = 40;
 80013ea:	4b28      	ldr	r3, [pc, #160]	@ (800148c <main+0x4d8>)
 80013ec:	2228      	movs	r2, #40	@ 0x28
 80013ee:	601a      	str	r2, [r3, #0]
          break;
 80013f0:	e015      	b.n	800141e <main+0x46a>
          else if (diff > 0.2f)
 80013f2:	4b16      	ldr	r3, [pc, #88]	@ (800144c <main+0x498>)
 80013f4:	edd3 7a00 	vldr	s15, [r3]
 80013f8:	ed9f 7a27 	vldr	s14, [pc, #156]	@ 8001498 <main+0x4e4>
 80013fc:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001400:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001404:	dd03      	ble.n	800140e <main+0x45a>
              veloc = 30;
 8001406:	4b21      	ldr	r3, [pc, #132]	@ (800148c <main+0x4d8>)
 8001408:	221e      	movs	r2, #30
 800140a:	601a      	str	r2, [r3, #0]
          break;
 800140c:	e007      	b.n	800141e <main+0x46a>
              veloc = 0;
 800140e:	4b1f      	ldr	r3, [pc, #124]	@ (800148c <main+0x4d8>)
 8001410:	2200      	movs	r2, #0
 8001412:	601a      	str	r2, [r3, #0]
          break;
 8001414:	e003      	b.n	800141e <main+0x46a>

      default:
          veloc = 0;
 8001416:	4b1d      	ldr	r3, [pc, #116]	@ (800148c <main+0x4d8>)
 8001418:	2200      	movs	r2, #0
 800141a:	601a      	str	r2, [r3, #0]
          break;
 800141c:	bf00      	nop
  }

  Motor_SetSpeed(&Coolers, veloc);
 800141e:	4b1b      	ldr	r3, [pc, #108]	@ (800148c <main+0x4d8>)
 8001420:	681b      	ldr	r3, [r3, #0]
 8001422:	b2db      	uxtb	r3, r3
 8001424:	4619      	mov	r1, r3
 8001426:	481d      	ldr	r0, [pc, #116]	@ (800149c <main+0x4e8>)
 8001428:	f001 fcd2 	bl	8002dd0 <Motor_SetSpeed>
  while (HC05_Available(&BLT))
 800142c:	e6b3      	b.n	8001196 <main+0x1e2>
 800142e:	bf00      	nop
 8001430:	20000ad4 	.word	0x20000ad4
 8001434:	20000bd8 	.word	0x20000bd8
 8001438:	20000b60 	.word	0x20000b60
 800143c:	20000be4 	.word	0x20000be4
 8001440:	20000004 	.word	0x20000004
 8001444:	20000c40 	.word	0x20000c40
 8001448:	20000c3c 	.word	0x20000c3c
 800144c:	20000c44 	.word	0x20000c44
 8001450:	20000bf0 	.word	0x20000bf0
 8001454:	0800bf78 	.word	0x0800bf78
 8001458:	20000b74 	.word	0x20000b74
 800145c:	0800bf84 	.word	0x0800bf84
 8001460:	0800bf90 	.word	0x0800bf90
 8001464:	42c80000 	.word	0x42c80000
 8001468:	0800bf9c 	.word	0x0800bf9c
 800146c:	0800bf60 	.word	0x0800bf60
 8001470:	0800bfa8 	.word	0x0800bfa8
 8001474:	0800bfb4 	.word	0x0800bfb4
 8001478:	20000bfc 	.word	0x20000bfc
 800147c:	20000544 	.word	0x20000544
 8001480:	0800bfd4 	.word	0x0800bfd4
 8001484:	0800bff8 	.word	0x0800bff8
 8001488:	20000ad0 	.word	0x20000ad0
 800148c:	20000000 	.word	0x20000000
 8001490:	3f8ccccd 	.word	0x3f8ccccd
 8001494:	3f4ccccd 	.word	0x3f4ccccd
 8001498:	3e4ccccd 	.word	0x3e4ccccd
 800149c:	20000ab8 	.word	0x20000ab8

080014a0 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80014a0:	b580      	push	{r7, lr}
 80014a2:	b094      	sub	sp, #80	@ 0x50
 80014a4:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80014a6:	f107 0320 	add.w	r3, r7, #32
 80014aa:	2230      	movs	r2, #48	@ 0x30
 80014ac:	2100      	movs	r1, #0
 80014ae:	4618      	mov	r0, r3
 80014b0:	f007 fd0b 	bl	8008eca <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80014b4:	f107 030c 	add.w	r3, r7, #12
 80014b8:	2200      	movs	r2, #0
 80014ba:	601a      	str	r2, [r3, #0]
 80014bc:	605a      	str	r2, [r3, #4]
 80014be:	609a      	str	r2, [r3, #8]
 80014c0:	60da      	str	r2, [r3, #12]
 80014c2:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 80014c4:	2300      	movs	r3, #0
 80014c6:	60bb      	str	r3, [r7, #8]
 80014c8:	4b28      	ldr	r3, [pc, #160]	@ (800156c <SystemClock_Config+0xcc>)
 80014ca:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80014cc:	4a27      	ldr	r2, [pc, #156]	@ (800156c <SystemClock_Config+0xcc>)
 80014ce:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80014d2:	6413      	str	r3, [r2, #64]	@ 0x40
 80014d4:	4b25      	ldr	r3, [pc, #148]	@ (800156c <SystemClock_Config+0xcc>)
 80014d6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80014d8:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80014dc:	60bb      	str	r3, [r7, #8]
 80014de:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 80014e0:	2300      	movs	r3, #0
 80014e2:	607b      	str	r3, [r7, #4]
 80014e4:	4b22      	ldr	r3, [pc, #136]	@ (8001570 <SystemClock_Config+0xd0>)
 80014e6:	681b      	ldr	r3, [r3, #0]
 80014e8:	4a21      	ldr	r2, [pc, #132]	@ (8001570 <SystemClock_Config+0xd0>)
 80014ea:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 80014ee:	6013      	str	r3, [r2, #0]
 80014f0:	4b1f      	ldr	r3, [pc, #124]	@ (8001570 <SystemClock_Config+0xd0>)
 80014f2:	681b      	ldr	r3, [r3, #0]
 80014f4:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 80014f8:	607b      	str	r3, [r7, #4]
 80014fa:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 80014fc:	2301      	movs	r3, #1
 80014fe:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_BYPASS;
 8001500:	f44f 23a0 	mov.w	r3, #327680	@ 0x50000
 8001504:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001506:	2302      	movs	r3, #2
 8001508:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 800150a:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 800150e:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLM = 4;
 8001510:	2304      	movs	r3, #4
 8001512:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLN = 168;
 8001514:	23a8      	movs	r3, #168	@ 0xa8
 8001516:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8001518:	2302      	movs	r3, #2
 800151a:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLQ = 7;
 800151c:	2307      	movs	r3, #7
 800151e:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001520:	f107 0320 	add.w	r3, r7, #32
 8001524:	4618      	mov	r0, r3
 8001526:	f003 ffed 	bl	8005504 <HAL_RCC_OscConfig>
 800152a:	4603      	mov	r3, r0
 800152c:	2b00      	cmp	r3, #0
 800152e:	d001      	beq.n	8001534 <SystemClock_Config+0x94>
  {
    Error_Handler();
 8001530:	f000 fa30 	bl	8001994 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001534:	230f      	movs	r3, #15
 8001536:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001538:	2302      	movs	r3, #2
 800153a:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800153c:	2300      	movs	r3, #0
 800153e:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8001540:	f44f 53a0 	mov.w	r3, #5120	@ 0x1400
 8001544:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8001546:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800154a:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 800154c:	f107 030c 	add.w	r3, r7, #12
 8001550:	2105      	movs	r1, #5
 8001552:	4618      	mov	r0, r3
 8001554:	f004 fa4e 	bl	80059f4 <HAL_RCC_ClockConfig>
 8001558:	4603      	mov	r3, r0
 800155a:	2b00      	cmp	r3, #0
 800155c:	d001      	beq.n	8001562 <SystemClock_Config+0xc2>
  {
    Error_Handler();
 800155e:	f000 fa19 	bl	8001994 <Error_Handler>
  }
}
 8001562:	bf00      	nop
 8001564:	3750      	adds	r7, #80	@ 0x50
 8001566:	46bd      	mov	sp, r7
 8001568:	bd80      	pop	{r7, pc}
 800156a:	bf00      	nop
 800156c:	40023800 	.word	0x40023800
 8001570:	40007000 	.word	0x40007000

08001574 <MX_ETH_Init>:
  * @brief ETH Initialization Function
  * @param None
  * @retval None
  */
static void MX_ETH_Init(void)
{
 8001574:	b580      	push	{r7, lr}
 8001576:	af00      	add	r7, sp, #0
   static uint8_t MACAddr[6];

  /* USER CODE BEGIN ETH_Init 1 */

  /* USER CODE END ETH_Init 1 */
  heth.Instance = ETH;
 8001578:	4b1f      	ldr	r3, [pc, #124]	@ (80015f8 <MX_ETH_Init+0x84>)
 800157a:	4a20      	ldr	r2, [pc, #128]	@ (80015fc <MX_ETH_Init+0x88>)
 800157c:	601a      	str	r2, [r3, #0]
  MACAddr[0] = 0x00;
 800157e:	4b20      	ldr	r3, [pc, #128]	@ (8001600 <MX_ETH_Init+0x8c>)
 8001580:	2200      	movs	r2, #0
 8001582:	701a      	strb	r2, [r3, #0]
  MACAddr[1] = 0x80;
 8001584:	4b1e      	ldr	r3, [pc, #120]	@ (8001600 <MX_ETH_Init+0x8c>)
 8001586:	2280      	movs	r2, #128	@ 0x80
 8001588:	705a      	strb	r2, [r3, #1]
  MACAddr[2] = 0xE1;
 800158a:	4b1d      	ldr	r3, [pc, #116]	@ (8001600 <MX_ETH_Init+0x8c>)
 800158c:	22e1      	movs	r2, #225	@ 0xe1
 800158e:	709a      	strb	r2, [r3, #2]
  MACAddr[3] = 0x00;
 8001590:	4b1b      	ldr	r3, [pc, #108]	@ (8001600 <MX_ETH_Init+0x8c>)
 8001592:	2200      	movs	r2, #0
 8001594:	70da      	strb	r2, [r3, #3]
  MACAddr[4] = 0x00;
 8001596:	4b1a      	ldr	r3, [pc, #104]	@ (8001600 <MX_ETH_Init+0x8c>)
 8001598:	2200      	movs	r2, #0
 800159a:	711a      	strb	r2, [r3, #4]
  MACAddr[5] = 0x00;
 800159c:	4b18      	ldr	r3, [pc, #96]	@ (8001600 <MX_ETH_Init+0x8c>)
 800159e:	2200      	movs	r2, #0
 80015a0:	715a      	strb	r2, [r3, #5]
  heth.Init.MACAddr = &MACAddr[0];
 80015a2:	4b15      	ldr	r3, [pc, #84]	@ (80015f8 <MX_ETH_Init+0x84>)
 80015a4:	4a16      	ldr	r2, [pc, #88]	@ (8001600 <MX_ETH_Init+0x8c>)
 80015a6:	605a      	str	r2, [r3, #4]
  heth.Init.MediaInterface = HAL_ETH_RMII_MODE;
 80015a8:	4b13      	ldr	r3, [pc, #76]	@ (80015f8 <MX_ETH_Init+0x84>)
 80015aa:	f44f 0200 	mov.w	r2, #8388608	@ 0x800000
 80015ae:	609a      	str	r2, [r3, #8]
  heth.Init.TxDesc = DMATxDscrTab;
 80015b0:	4b11      	ldr	r3, [pc, #68]	@ (80015f8 <MX_ETH_Init+0x84>)
 80015b2:	4a14      	ldr	r2, [pc, #80]	@ (8001604 <MX_ETH_Init+0x90>)
 80015b4:	60da      	str	r2, [r3, #12]
  heth.Init.RxDesc = DMARxDscrTab;
 80015b6:	4b10      	ldr	r3, [pc, #64]	@ (80015f8 <MX_ETH_Init+0x84>)
 80015b8:	4a13      	ldr	r2, [pc, #76]	@ (8001608 <MX_ETH_Init+0x94>)
 80015ba:	611a      	str	r2, [r3, #16]
  heth.Init.RxBuffLen = 1524;
 80015bc:	4b0e      	ldr	r3, [pc, #56]	@ (80015f8 <MX_ETH_Init+0x84>)
 80015be:	f240 52f4 	movw	r2, #1524	@ 0x5f4
 80015c2:	615a      	str	r2, [r3, #20]

  /* USER CODE BEGIN MACADDRESS */

  /* USER CODE END MACADDRESS */

  if (HAL_ETH_Init(&heth) != HAL_OK)
 80015c4:	480c      	ldr	r0, [pc, #48]	@ (80015f8 <MX_ETH_Init+0x84>)
 80015c6:	f001 ff93 	bl	80034f0 <HAL_ETH_Init>
 80015ca:	4603      	mov	r3, r0
 80015cc:	2b00      	cmp	r3, #0
 80015ce:	d001      	beq.n	80015d4 <MX_ETH_Init+0x60>
  {
    Error_Handler();
 80015d0:	f000 f9e0 	bl	8001994 <Error_Handler>
  }

  memset(&TxConfig, 0 , sizeof(ETH_TxPacketConfig));
 80015d4:	2238      	movs	r2, #56	@ 0x38
 80015d6:	2100      	movs	r1, #0
 80015d8:	480c      	ldr	r0, [pc, #48]	@ (800160c <MX_ETH_Init+0x98>)
 80015da:	f007 fc76 	bl	8008eca <memset>
  TxConfig.Attributes = ETH_TX_PACKETS_FEATURES_CSUM | ETH_TX_PACKETS_FEATURES_CRCPAD;
 80015de:	4b0b      	ldr	r3, [pc, #44]	@ (800160c <MX_ETH_Init+0x98>)
 80015e0:	2221      	movs	r2, #33	@ 0x21
 80015e2:	601a      	str	r2, [r3, #0]
  TxConfig.ChecksumCtrl = ETH_CHECKSUM_IPHDR_PAYLOAD_INSERT_PHDR_CALC;
 80015e4:	4b09      	ldr	r3, [pc, #36]	@ (800160c <MX_ETH_Init+0x98>)
 80015e6:	f44f 0240 	mov.w	r2, #12582912	@ 0xc00000
 80015ea:	615a      	str	r2, [r3, #20]
  TxConfig.CRCPadCtrl = ETH_CRC_PAD_INSERT;
 80015ec:	4b07      	ldr	r3, [pc, #28]	@ (800160c <MX_ETH_Init+0x98>)
 80015ee:	2200      	movs	r2, #0
 80015f0:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN ETH_Init 2 */

  /* USER CODE END ETH_Init 2 */

}
 80015f2:	bf00      	nop
 80015f4:	bd80      	pop	{r7, pc}
 80015f6:	bf00      	nop
 80015f8:	200003b0 	.word	0x200003b0
 80015fc:	40028000 	.word	0x40028000
 8001600:	20000c48 	.word	0x20000c48
 8001604:	20000310 	.word	0x20000310
 8001608:	20000270 	.word	0x20000270
 800160c:	20000238 	.word	0x20000238

08001610 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 8001610:	b580      	push	{r7, lr}
 8001612:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8001614:	4b1b      	ldr	r3, [pc, #108]	@ (8001684 <MX_I2C1_Init+0x74>)
 8001616:	4a1c      	ldr	r2, [pc, #112]	@ (8001688 <MX_I2C1_Init+0x78>)
 8001618:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 800161a:	4b1a      	ldr	r3, [pc, #104]	@ (8001684 <MX_I2C1_Init+0x74>)
 800161c:	4a1b      	ldr	r2, [pc, #108]	@ (800168c <MX_I2C1_Init+0x7c>)
 800161e:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8001620:	4b18      	ldr	r3, [pc, #96]	@ (8001684 <MX_I2C1_Init+0x74>)
 8001622:	2200      	movs	r2, #0
 8001624:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 8001626:	4b17      	ldr	r3, [pc, #92]	@ (8001684 <MX_I2C1_Init+0x74>)
 8001628:	2200      	movs	r2, #0
 800162a:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 800162c:	4b15      	ldr	r3, [pc, #84]	@ (8001684 <MX_I2C1_Init+0x74>)
 800162e:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8001632:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8001634:	4b13      	ldr	r3, [pc, #76]	@ (8001684 <MX_I2C1_Init+0x74>)
 8001636:	2200      	movs	r2, #0
 8001638:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 800163a:	4b12      	ldr	r3, [pc, #72]	@ (8001684 <MX_I2C1_Init+0x74>)
 800163c:	2200      	movs	r2, #0
 800163e:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8001640:	4b10      	ldr	r3, [pc, #64]	@ (8001684 <MX_I2C1_Init+0x74>)
 8001642:	2200      	movs	r2, #0
 8001644:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8001646:	4b0f      	ldr	r3, [pc, #60]	@ (8001684 <MX_I2C1_Init+0x74>)
 8001648:	2200      	movs	r2, #0
 800164a:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 800164c:	480d      	ldr	r0, [pc, #52]	@ (8001684 <MX_I2C1_Init+0x74>)
 800164e:	f002 fc7d 	bl	8003f4c <HAL_I2C_Init>
 8001652:	4603      	mov	r3, r0
 8001654:	2b00      	cmp	r3, #0
 8001656:	d001      	beq.n	800165c <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 8001658:	f000 f99c 	bl	8001994 <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 800165c:	2100      	movs	r1, #0
 800165e:	4809      	ldr	r0, [pc, #36]	@ (8001684 <MX_I2C1_Init+0x74>)
 8001660:	f003 fdc6 	bl	80051f0 <HAL_I2CEx_ConfigAnalogFilter>
 8001664:	4603      	mov	r3, r0
 8001666:	2b00      	cmp	r3, #0
 8001668:	d001      	beq.n	800166e <MX_I2C1_Init+0x5e>
  {
    Error_Handler();
 800166a:	f000 f993 	bl	8001994 <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 800166e:	2100      	movs	r1, #0
 8001670:	4804      	ldr	r0, [pc, #16]	@ (8001684 <MX_I2C1_Init+0x74>)
 8001672:	f003 fdf9 	bl	8005268 <HAL_I2CEx_ConfigDigitalFilter>
 8001676:	4603      	mov	r3, r0
 8001678:	2b00      	cmp	r3, #0
 800167a:	d001      	beq.n	8001680 <MX_I2C1_Init+0x70>
  {
    Error_Handler();
 800167c:	f000 f98a 	bl	8001994 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8001680:	bf00      	nop
 8001682:	bd80      	pop	{r7, pc}
 8001684:	20000460 	.word	0x20000460
 8001688:	40005400 	.word	0x40005400
 800168c:	000186a0 	.word	0x000186a0

08001690 <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 8001690:	b580      	push	{r7, lr}
 8001692:	b096      	sub	sp, #88	@ 0x58
 8001694:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001696:	f107 0348 	add.w	r3, r7, #72	@ 0x48
 800169a:	2200      	movs	r2, #0
 800169c:	601a      	str	r2, [r3, #0]
 800169e:	605a      	str	r2, [r3, #4]
 80016a0:	609a      	str	r2, [r3, #8]
 80016a2:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80016a4:	f107 0340 	add.w	r3, r7, #64	@ 0x40
 80016a8:	2200      	movs	r2, #0
 80016aa:	601a      	str	r2, [r3, #0]
 80016ac:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 80016ae:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80016b2:	2200      	movs	r2, #0
 80016b4:	601a      	str	r2, [r3, #0]
 80016b6:	605a      	str	r2, [r3, #4]
 80016b8:	609a      	str	r2, [r3, #8]
 80016ba:	60da      	str	r2, [r3, #12]
 80016bc:	611a      	str	r2, [r3, #16]
 80016be:	615a      	str	r2, [r3, #20]
 80016c0:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 80016c2:	1d3b      	adds	r3, r7, #4
 80016c4:	2220      	movs	r2, #32
 80016c6:	2100      	movs	r1, #0
 80016c8:	4618      	mov	r0, r3
 80016ca:	f007 fbfe 	bl	8008eca <memset>

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 80016ce:	4b3d      	ldr	r3, [pc, #244]	@ (80017c4 <MX_TIM1_Init+0x134>)
 80016d0:	4a3d      	ldr	r2, [pc, #244]	@ (80017c8 <MX_TIM1_Init+0x138>)
 80016d2:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 167;
 80016d4:	4b3b      	ldr	r3, [pc, #236]	@ (80017c4 <MX_TIM1_Init+0x134>)
 80016d6:	22a7      	movs	r2, #167	@ 0xa7
 80016d8:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 80016da:	4b3a      	ldr	r3, [pc, #232]	@ (80017c4 <MX_TIM1_Init+0x134>)
 80016dc:	2200      	movs	r2, #0
 80016de:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 100;
 80016e0:	4b38      	ldr	r3, [pc, #224]	@ (80017c4 <MX_TIM1_Init+0x134>)
 80016e2:	2264      	movs	r2, #100	@ 0x64
 80016e4:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80016e6:	4b37      	ldr	r3, [pc, #220]	@ (80017c4 <MX_TIM1_Init+0x134>)
 80016e8:	2200      	movs	r2, #0
 80016ea:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 80016ec:	4b35      	ldr	r3, [pc, #212]	@ (80017c4 <MX_TIM1_Init+0x134>)
 80016ee:	2200      	movs	r2, #0
 80016f0:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80016f2:	4b34      	ldr	r3, [pc, #208]	@ (80017c4 <MX_TIM1_Init+0x134>)
 80016f4:	2200      	movs	r2, #0
 80016f6:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 80016f8:	4832      	ldr	r0, [pc, #200]	@ (80017c4 <MX_TIM1_Init+0x134>)
 80016fa:	f004 fb9b 	bl	8005e34 <HAL_TIM_Base_Init>
 80016fe:	4603      	mov	r3, r0
 8001700:	2b00      	cmp	r3, #0
 8001702:	d001      	beq.n	8001708 <MX_TIM1_Init+0x78>
  {
    Error_Handler();
 8001704:	f000 f946 	bl	8001994 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001708:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800170c:	64bb      	str	r3, [r7, #72]	@ 0x48
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 800170e:	f107 0348 	add.w	r3, r7, #72	@ 0x48
 8001712:	4619      	mov	r1, r3
 8001714:	482b      	ldr	r0, [pc, #172]	@ (80017c4 <MX_TIM1_Init+0x134>)
 8001716:	f004 fe29 	bl	800636c <HAL_TIM_ConfigClockSource>
 800171a:	4603      	mov	r3, r0
 800171c:	2b00      	cmp	r3, #0
 800171e:	d001      	beq.n	8001724 <MX_TIM1_Init+0x94>
  {
    Error_Handler();
 8001720:	f000 f938 	bl	8001994 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 8001724:	4827      	ldr	r0, [pc, #156]	@ (80017c4 <MX_TIM1_Init+0x134>)
 8001726:	f004 fc3d 	bl	8005fa4 <HAL_TIM_PWM_Init>
 800172a:	4603      	mov	r3, r0
 800172c:	2b00      	cmp	r3, #0
 800172e:	d001      	beq.n	8001734 <MX_TIM1_Init+0xa4>
  {
    Error_Handler();
 8001730:	f000 f930 	bl	8001994 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001734:	2300      	movs	r3, #0
 8001736:	643b      	str	r3, [r7, #64]	@ 0x40
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001738:	2300      	movs	r3, #0
 800173a:	647b      	str	r3, [r7, #68]	@ 0x44
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 800173c:	f107 0340 	add.w	r3, r7, #64	@ 0x40
 8001740:	4619      	mov	r1, r3
 8001742:	4820      	ldr	r0, [pc, #128]	@ (80017c4 <MX_TIM1_Init+0x134>)
 8001744:	f005 f9f0 	bl	8006b28 <HAL_TIMEx_MasterConfigSynchronization>
 8001748:	4603      	mov	r3, r0
 800174a:	2b00      	cmp	r3, #0
 800174c:	d001      	beq.n	8001752 <MX_TIM1_Init+0xc2>
  {
    Error_Handler();
 800174e:	f000 f921 	bl	8001994 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001752:	2360      	movs	r3, #96	@ 0x60
 8001754:	627b      	str	r3, [r7, #36]	@ 0x24
  sConfigOC.Pulse = 0;
 8001756:	2300      	movs	r3, #0
 8001758:	62bb      	str	r3, [r7, #40]	@ 0x28
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 800175a:	2300      	movs	r3, #0
 800175c:	62fb      	str	r3, [r7, #44]	@ 0x2c
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 800175e:	2300      	movs	r3, #0
 8001760:	637b      	str	r3, [r7, #52]	@ 0x34
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 8001762:	2300      	movs	r3, #0
 8001764:	63bb      	str	r3, [r7, #56]	@ 0x38
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8001766:	2300      	movs	r3, #0
 8001768:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 800176a:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800176e:	220c      	movs	r2, #12
 8001770:	4619      	mov	r1, r3
 8001772:	4814      	ldr	r0, [pc, #80]	@ (80017c4 <MX_TIM1_Init+0x134>)
 8001774:	f004 fd38 	bl	80061e8 <HAL_TIM_PWM_ConfigChannel>
 8001778:	4603      	mov	r3, r0
 800177a:	2b00      	cmp	r3, #0
 800177c:	d001      	beq.n	8001782 <MX_TIM1_Init+0xf2>
  {
    Error_Handler();
 800177e:	f000 f909 	bl	8001994 <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 8001782:	2300      	movs	r3, #0
 8001784:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 8001786:	2300      	movs	r3, #0
 8001788:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 800178a:	2300      	movs	r3, #0
 800178c:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 800178e:	2300      	movs	r3, #0
 8001790:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 8001792:	2300      	movs	r3, #0
 8001794:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8001796:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 800179a:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 800179c:	2300      	movs	r3, #0
 800179e:	623b      	str	r3, [r7, #32]
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 80017a0:	1d3b      	adds	r3, r7, #4
 80017a2:	4619      	mov	r1, r3
 80017a4:	4807      	ldr	r0, [pc, #28]	@ (80017c4 <MX_TIM1_Init+0x134>)
 80017a6:	f005 fa3b 	bl	8006c20 <HAL_TIMEx_ConfigBreakDeadTime>
 80017aa:	4603      	mov	r3, r0
 80017ac:	2b00      	cmp	r3, #0
 80017ae:	d001      	beq.n	80017b4 <MX_TIM1_Init+0x124>
  {
    Error_Handler();
 80017b0:	f000 f8f0 	bl	8001994 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */
  HAL_TIM_MspPostInit(&htim1);
 80017b4:	4803      	ldr	r0, [pc, #12]	@ (80017c4 <MX_TIM1_Init+0x134>)
 80017b6:	f000 fa61 	bl	8001c7c <HAL_TIM_MspPostInit>

}
 80017ba:	bf00      	nop
 80017bc:	3758      	adds	r7, #88	@ 0x58
 80017be:	46bd      	mov	sp, r7
 80017c0:	bd80      	pop	{r7, pc}
 80017c2:	bf00      	nop
 80017c4:	200004b4 	.word	0x200004b4
 80017c8:	40010000 	.word	0x40010000

080017cc <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 80017cc:	b580      	push	{r7, lr}
 80017ce:	b086      	sub	sp, #24
 80017d0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80017d2:	f107 0308 	add.w	r3, r7, #8
 80017d6:	2200      	movs	r2, #0
 80017d8:	601a      	str	r2, [r3, #0]
 80017da:	605a      	str	r2, [r3, #4]
 80017dc:	609a      	str	r2, [r3, #8]
 80017de:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80017e0:	463b      	mov	r3, r7
 80017e2:	2200      	movs	r2, #0
 80017e4:	601a      	str	r2, [r3, #0]
 80017e6:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 80017e8:	4b1d      	ldr	r3, [pc, #116]	@ (8001860 <MX_TIM3_Init+0x94>)
 80017ea:	4a1e      	ldr	r2, [pc, #120]	@ (8001864 <MX_TIM3_Init+0x98>)
 80017ec:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 83;
 80017ee:	4b1c      	ldr	r3, [pc, #112]	@ (8001860 <MX_TIM3_Init+0x94>)
 80017f0:	2253      	movs	r2, #83	@ 0x53
 80017f2:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 80017f4:	4b1a      	ldr	r3, [pc, #104]	@ (8001860 <MX_TIM3_Init+0x94>)
 80017f6:	2200      	movs	r2, #0
 80017f8:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 65535;
 80017fa:	4b19      	ldr	r3, [pc, #100]	@ (8001860 <MX_TIM3_Init+0x94>)
 80017fc:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8001800:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001802:	4b17      	ldr	r3, [pc, #92]	@ (8001860 <MX_TIM3_Init+0x94>)
 8001804:	2200      	movs	r2, #0
 8001806:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001808:	4b15      	ldr	r3, [pc, #84]	@ (8001860 <MX_TIM3_Init+0x94>)
 800180a:	2200      	movs	r2, #0
 800180c:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 800180e:	4814      	ldr	r0, [pc, #80]	@ (8001860 <MX_TIM3_Init+0x94>)
 8001810:	f004 fb10 	bl	8005e34 <HAL_TIM_Base_Init>
 8001814:	4603      	mov	r3, r0
 8001816:	2b00      	cmp	r3, #0
 8001818:	d001      	beq.n	800181e <MX_TIM3_Init+0x52>
  {
    Error_Handler();
 800181a:	f000 f8bb 	bl	8001994 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800181e:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001822:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 8001824:	f107 0308 	add.w	r3, r7, #8
 8001828:	4619      	mov	r1, r3
 800182a:	480d      	ldr	r0, [pc, #52]	@ (8001860 <MX_TIM3_Init+0x94>)
 800182c:	f004 fd9e 	bl	800636c <HAL_TIM_ConfigClockSource>
 8001830:	4603      	mov	r3, r0
 8001832:	2b00      	cmp	r3, #0
 8001834:	d001      	beq.n	800183a <MX_TIM3_Init+0x6e>
  {
    Error_Handler();
 8001836:	f000 f8ad 	bl	8001994 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800183a:	2300      	movs	r3, #0
 800183c:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800183e:	2300      	movs	r3, #0
 8001840:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8001842:	463b      	mov	r3, r7
 8001844:	4619      	mov	r1, r3
 8001846:	4806      	ldr	r0, [pc, #24]	@ (8001860 <MX_TIM3_Init+0x94>)
 8001848:	f005 f96e 	bl	8006b28 <HAL_TIMEx_MasterConfigSynchronization>
 800184c:	4603      	mov	r3, r0
 800184e:	2b00      	cmp	r3, #0
 8001850:	d001      	beq.n	8001856 <MX_TIM3_Init+0x8a>
  {
    Error_Handler();
 8001852:	f000 f89f 	bl	8001994 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */

}
 8001856:	bf00      	nop
 8001858:	3718      	adds	r7, #24
 800185a:	46bd      	mov	sp, r7
 800185c:	bd80      	pop	{r7, pc}
 800185e:	bf00      	nop
 8001860:	200004fc 	.word	0x200004fc
 8001864:	40000400 	.word	0x40000400

08001868 <MX_USART3_UART_Init>:
  * @brief USART3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART3_UART_Init(void)
{
 8001868:	b580      	push	{r7, lr}
 800186a:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 800186c:	4b11      	ldr	r3, [pc, #68]	@ (80018b4 <MX_USART3_UART_Init+0x4c>)
 800186e:	4a12      	ldr	r2, [pc, #72]	@ (80018b8 <MX_USART3_UART_Init+0x50>)
 8001870:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 115200;
 8001872:	4b10      	ldr	r3, [pc, #64]	@ (80018b4 <MX_USART3_UART_Init+0x4c>)
 8001874:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8001878:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 800187a:	4b0e      	ldr	r3, [pc, #56]	@ (80018b4 <MX_USART3_UART_Init+0x4c>)
 800187c:	2200      	movs	r2, #0
 800187e:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 8001880:	4b0c      	ldr	r3, [pc, #48]	@ (80018b4 <MX_USART3_UART_Init+0x4c>)
 8001882:	2200      	movs	r2, #0
 8001884:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 8001886:	4b0b      	ldr	r3, [pc, #44]	@ (80018b4 <MX_USART3_UART_Init+0x4c>)
 8001888:	2200      	movs	r2, #0
 800188a:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 800188c:	4b09      	ldr	r3, [pc, #36]	@ (80018b4 <MX_USART3_UART_Init+0x4c>)
 800188e:	220c      	movs	r2, #12
 8001890:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001892:	4b08      	ldr	r3, [pc, #32]	@ (80018b4 <MX_USART3_UART_Init+0x4c>)
 8001894:	2200      	movs	r2, #0
 8001896:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 8001898:	4b06      	ldr	r3, [pc, #24]	@ (80018b4 <MX_USART3_UART_Init+0x4c>)
 800189a:	2200      	movs	r2, #0
 800189c:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart3) != HAL_OK)
 800189e:	4805      	ldr	r0, [pc, #20]	@ (80018b4 <MX_USART3_UART_Init+0x4c>)
 80018a0:	f005 fa10 	bl	8006cc4 <HAL_UART_Init>
 80018a4:	4603      	mov	r3, r0
 80018a6:	2b00      	cmp	r3, #0
 80018a8:	d001      	beq.n	80018ae <MX_USART3_UART_Init+0x46>
  {
    Error_Handler();
 80018aa:	f000 f873 	bl	8001994 <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 80018ae:	bf00      	nop
 80018b0:	bd80      	pop	{r7, pc}
 80018b2:	bf00      	nop
 80018b4:	20000544 	.word	0x20000544
 80018b8:	40004800 	.word	0x40004800

080018bc <MX_USART6_UART_Init>:
  * @brief USART6 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART6_UART_Init(void)
{
 80018bc:	b580      	push	{r7, lr}
 80018be:	af00      	add	r7, sp, #0
  /* USER CODE END USART6_Init 0 */

  /* USER CODE BEGIN USART6_Init 1 */

  /* USER CODE END USART6_Init 1 */
  huart6.Instance = USART6;
 80018c0:	4b11      	ldr	r3, [pc, #68]	@ (8001908 <MX_USART6_UART_Init+0x4c>)
 80018c2:	4a12      	ldr	r2, [pc, #72]	@ (800190c <MX_USART6_UART_Init+0x50>)
 80018c4:	601a      	str	r2, [r3, #0]
  huart6.Init.BaudRate = 115200;
 80018c6:	4b10      	ldr	r3, [pc, #64]	@ (8001908 <MX_USART6_UART_Init+0x4c>)
 80018c8:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 80018cc:	605a      	str	r2, [r3, #4]
  huart6.Init.WordLength = UART_WORDLENGTH_8B;
 80018ce:	4b0e      	ldr	r3, [pc, #56]	@ (8001908 <MX_USART6_UART_Init+0x4c>)
 80018d0:	2200      	movs	r2, #0
 80018d2:	609a      	str	r2, [r3, #8]
  huart6.Init.StopBits = UART_STOPBITS_1;
 80018d4:	4b0c      	ldr	r3, [pc, #48]	@ (8001908 <MX_USART6_UART_Init+0x4c>)
 80018d6:	2200      	movs	r2, #0
 80018d8:	60da      	str	r2, [r3, #12]
  huart6.Init.Parity = UART_PARITY_NONE;
 80018da:	4b0b      	ldr	r3, [pc, #44]	@ (8001908 <MX_USART6_UART_Init+0x4c>)
 80018dc:	2200      	movs	r2, #0
 80018de:	611a      	str	r2, [r3, #16]
  huart6.Init.Mode = UART_MODE_TX_RX;
 80018e0:	4b09      	ldr	r3, [pc, #36]	@ (8001908 <MX_USART6_UART_Init+0x4c>)
 80018e2:	220c      	movs	r2, #12
 80018e4:	615a      	str	r2, [r3, #20]
  huart6.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80018e6:	4b08      	ldr	r3, [pc, #32]	@ (8001908 <MX_USART6_UART_Init+0x4c>)
 80018e8:	2200      	movs	r2, #0
 80018ea:	619a      	str	r2, [r3, #24]
  huart6.Init.OverSampling = UART_OVERSAMPLING_16;
 80018ec:	4b06      	ldr	r3, [pc, #24]	@ (8001908 <MX_USART6_UART_Init+0x4c>)
 80018ee:	2200      	movs	r2, #0
 80018f0:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart6) != HAL_OK)
 80018f2:	4805      	ldr	r0, [pc, #20]	@ (8001908 <MX_USART6_UART_Init+0x4c>)
 80018f4:	f005 f9e6 	bl	8006cc4 <HAL_UART_Init>
 80018f8:	4603      	mov	r3, r0
 80018fa:	2b00      	cmp	r3, #0
 80018fc:	d001      	beq.n	8001902 <MX_USART6_UART_Init+0x46>
  {
    Error_Handler();
 80018fe:	f000 f849 	bl	8001994 <Error_Handler>
  }
  /* USER CODE BEGIN USART6_Init 2 */

  /* USER CODE END USART6_Init 2 */

}
 8001902:	bf00      	nop
 8001904:	bd80      	pop	{r7, pc}
 8001906:	bf00      	nop
 8001908:	2000058c 	.word	0x2000058c
 800190c:	40011400 	.word	0x40011400

08001910 <MX_USB_OTG_FS_PCD_Init>:
  * @brief USB_OTG_FS Initialization Function
  * @param None
  * @retval None
  */
static void MX_USB_OTG_FS_PCD_Init(void)
{
 8001910:	b580      	push	{r7, lr}
 8001912:	af00      	add	r7, sp, #0
  /* USER CODE END USB_OTG_FS_Init 0 */

  /* USER CODE BEGIN USB_OTG_FS_Init 1 */

  /* USER CODE END USB_OTG_FS_Init 1 */
  hpcd_USB_OTG_FS.Instance = USB_OTG_FS;
 8001914:	4b14      	ldr	r3, [pc, #80]	@ (8001968 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8001916:	f04f 42a0 	mov.w	r2, #1342177280	@ 0x50000000
 800191a:	601a      	str	r2, [r3, #0]
  hpcd_USB_OTG_FS.Init.dev_endpoints = 4;
 800191c:	4b12      	ldr	r3, [pc, #72]	@ (8001968 <MX_USB_OTG_FS_PCD_Init+0x58>)
 800191e:	2204      	movs	r2, #4
 8001920:	711a      	strb	r2, [r3, #4]
  hpcd_USB_OTG_FS.Init.speed = PCD_SPEED_FULL;
 8001922:	4b11      	ldr	r3, [pc, #68]	@ (8001968 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8001924:	2202      	movs	r2, #2
 8001926:	71da      	strb	r2, [r3, #7]
  hpcd_USB_OTG_FS.Init.dma_enable = DISABLE;
 8001928:	4b0f      	ldr	r3, [pc, #60]	@ (8001968 <MX_USB_OTG_FS_PCD_Init+0x58>)
 800192a:	2200      	movs	r2, #0
 800192c:	719a      	strb	r2, [r3, #6]
  hpcd_USB_OTG_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 800192e:	4b0e      	ldr	r3, [pc, #56]	@ (8001968 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8001930:	2202      	movs	r2, #2
 8001932:	725a      	strb	r2, [r3, #9]
  hpcd_USB_OTG_FS.Init.Sof_enable = ENABLE;
 8001934:	4b0c      	ldr	r3, [pc, #48]	@ (8001968 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8001936:	2201      	movs	r2, #1
 8001938:	729a      	strb	r2, [r3, #10]
  hpcd_USB_OTG_FS.Init.low_power_enable = DISABLE;
 800193a:	4b0b      	ldr	r3, [pc, #44]	@ (8001968 <MX_USB_OTG_FS_PCD_Init+0x58>)
 800193c:	2200      	movs	r2, #0
 800193e:	72da      	strb	r2, [r3, #11]
  hpcd_USB_OTG_FS.Init.lpm_enable = DISABLE;
 8001940:	4b09      	ldr	r3, [pc, #36]	@ (8001968 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8001942:	2200      	movs	r2, #0
 8001944:	731a      	strb	r2, [r3, #12]
  hpcd_USB_OTG_FS.Init.vbus_sensing_enable = ENABLE;
 8001946:	4b08      	ldr	r3, [pc, #32]	@ (8001968 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8001948:	2201      	movs	r2, #1
 800194a:	739a      	strb	r2, [r3, #14]
  hpcd_USB_OTG_FS.Init.use_dedicated_ep1 = DISABLE;
 800194c:	4b06      	ldr	r3, [pc, #24]	@ (8001968 <MX_USB_OTG_FS_PCD_Init+0x58>)
 800194e:	2200      	movs	r2, #0
 8001950:	73da      	strb	r2, [r3, #15]
  if (HAL_PCD_Init(&hpcd_USB_OTG_FS) != HAL_OK)
 8001952:	4805      	ldr	r0, [pc, #20]	@ (8001968 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8001954:	f003 fcc7 	bl	80052e6 <HAL_PCD_Init>
 8001958:	4603      	mov	r3, r0
 800195a:	2b00      	cmp	r3, #0
 800195c:	d001      	beq.n	8001962 <MX_USB_OTG_FS_PCD_Init+0x52>
  {
    Error_Handler();
 800195e:	f000 f819 	bl	8001994 <Error_Handler>
  }
  /* USER CODE BEGIN USB_OTG_FS_Init 2 */

  /* USER CODE END USB_OTG_FS_Init 2 */

}
 8001962:	bf00      	nop
 8001964:	bd80      	pop	{r7, pc}
 8001966:	bf00      	nop
 8001968:	200005d4 	.word	0x200005d4

0800196c <HAL_UART_RxCpltCallback>:
  */


/* USER CODE BEGIN 4 */
void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 800196c:	b580      	push	{r7, lr}
 800196e:	b082      	sub	sp, #8
 8001970:	af00      	add	r7, sp, #0
 8001972:	6078      	str	r0, [r7, #4]
    if (huart->Instance == USART6)
 8001974:	687b      	ldr	r3, [r7, #4]
 8001976:	681b      	ldr	r3, [r3, #0]
 8001978:	4a04      	ldr	r2, [pc, #16]	@ (800198c <HAL_UART_RxCpltCallback+0x20>)
 800197a:	4293      	cmp	r3, r2
 800197c:	d102      	bne.n	8001984 <HAL_UART_RxCpltCallback+0x18>
    {
        HC05_RxCpltCallback(&BLT);
 800197e:	4804      	ldr	r0, [pc, #16]	@ (8001990 <HAL_UART_RxCpltCallback+0x24>)
 8001980:	f001 fb49 	bl	8003016 <HC05_RxCpltCallback>
    }
}
 8001984:	bf00      	nop
 8001986:	3708      	adds	r7, #8
 8001988:	46bd      	mov	sp, r7
 800198a:	bd80      	pop	{r7, pc}
 800198c:	40011400 	.word	0x40011400
 8001990:	20000ad4 	.word	0x20000ad4

08001994 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001994:	b480      	push	{r7}
 8001996:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001998:	b672      	cpsid	i
}
 800199a:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 800199c:	bf00      	nop
 800199e:	e7fd      	b.n	800199c <Error_Handler+0x8>

080019a0 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80019a0:	b480      	push	{r7}
 80019a2:	b083      	sub	sp, #12
 80019a4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80019a6:	2300      	movs	r3, #0
 80019a8:	607b      	str	r3, [r7, #4]
 80019aa:	4b10      	ldr	r3, [pc, #64]	@ (80019ec <HAL_MspInit+0x4c>)
 80019ac:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80019ae:	4a0f      	ldr	r2, [pc, #60]	@ (80019ec <HAL_MspInit+0x4c>)
 80019b0:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80019b4:	6453      	str	r3, [r2, #68]	@ 0x44
 80019b6:	4b0d      	ldr	r3, [pc, #52]	@ (80019ec <HAL_MspInit+0x4c>)
 80019b8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80019ba:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80019be:	607b      	str	r3, [r7, #4]
 80019c0:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80019c2:	2300      	movs	r3, #0
 80019c4:	603b      	str	r3, [r7, #0]
 80019c6:	4b09      	ldr	r3, [pc, #36]	@ (80019ec <HAL_MspInit+0x4c>)
 80019c8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80019ca:	4a08      	ldr	r2, [pc, #32]	@ (80019ec <HAL_MspInit+0x4c>)
 80019cc:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80019d0:	6413      	str	r3, [r2, #64]	@ 0x40
 80019d2:	4b06      	ldr	r3, [pc, #24]	@ (80019ec <HAL_MspInit+0x4c>)
 80019d4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80019d6:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80019da:	603b      	str	r3, [r7, #0]
 80019dc:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80019de:	bf00      	nop
 80019e0:	370c      	adds	r7, #12
 80019e2:	46bd      	mov	sp, r7
 80019e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019e8:	4770      	bx	lr
 80019ea:	bf00      	nop
 80019ec:	40023800 	.word	0x40023800

080019f0 <HAL_ETH_MspInit>:
  * This function configures the hardware resources used in this example
  * @param heth: ETH handle pointer
  * @retval None
  */
void HAL_ETH_MspInit(ETH_HandleTypeDef* heth)
{
 80019f0:	b580      	push	{r7, lr}
 80019f2:	b08e      	sub	sp, #56	@ 0x38
 80019f4:	af00      	add	r7, sp, #0
 80019f6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80019f8:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80019fc:	2200      	movs	r2, #0
 80019fe:	601a      	str	r2, [r3, #0]
 8001a00:	605a      	str	r2, [r3, #4]
 8001a02:	609a      	str	r2, [r3, #8]
 8001a04:	60da      	str	r2, [r3, #12]
 8001a06:	611a      	str	r2, [r3, #16]
  if(heth->Instance==ETH)
 8001a08:	687b      	ldr	r3, [r7, #4]
 8001a0a:	681b      	ldr	r3, [r3, #0]
 8001a0c:	4a55      	ldr	r2, [pc, #340]	@ (8001b64 <HAL_ETH_MspInit+0x174>)
 8001a0e:	4293      	cmp	r3, r2
 8001a10:	f040 80a4 	bne.w	8001b5c <HAL_ETH_MspInit+0x16c>
  {
    /* USER CODE BEGIN ETH_MspInit 0 */

    /* USER CODE END ETH_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ETH_CLK_ENABLE();
 8001a14:	2300      	movs	r3, #0
 8001a16:	623b      	str	r3, [r7, #32]
 8001a18:	4b53      	ldr	r3, [pc, #332]	@ (8001b68 <HAL_ETH_MspInit+0x178>)
 8001a1a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001a1c:	4a52      	ldr	r2, [pc, #328]	@ (8001b68 <HAL_ETH_MspInit+0x178>)
 8001a1e:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8001a22:	6313      	str	r3, [r2, #48]	@ 0x30
 8001a24:	4b50      	ldr	r3, [pc, #320]	@ (8001b68 <HAL_ETH_MspInit+0x178>)
 8001a26:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001a28:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001a2c:	623b      	str	r3, [r7, #32]
 8001a2e:	6a3b      	ldr	r3, [r7, #32]
 8001a30:	2300      	movs	r3, #0
 8001a32:	61fb      	str	r3, [r7, #28]
 8001a34:	4b4c      	ldr	r3, [pc, #304]	@ (8001b68 <HAL_ETH_MspInit+0x178>)
 8001a36:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001a38:	4a4b      	ldr	r2, [pc, #300]	@ (8001b68 <HAL_ETH_MspInit+0x178>)
 8001a3a:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8001a3e:	6313      	str	r3, [r2, #48]	@ 0x30
 8001a40:	4b49      	ldr	r3, [pc, #292]	@ (8001b68 <HAL_ETH_MspInit+0x178>)
 8001a42:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001a44:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8001a48:	61fb      	str	r3, [r7, #28]
 8001a4a:	69fb      	ldr	r3, [r7, #28]
 8001a4c:	2300      	movs	r3, #0
 8001a4e:	61bb      	str	r3, [r7, #24]
 8001a50:	4b45      	ldr	r3, [pc, #276]	@ (8001b68 <HAL_ETH_MspInit+0x178>)
 8001a52:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001a54:	4a44      	ldr	r2, [pc, #272]	@ (8001b68 <HAL_ETH_MspInit+0x178>)
 8001a56:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 8001a5a:	6313      	str	r3, [r2, #48]	@ 0x30
 8001a5c:	4b42      	ldr	r3, [pc, #264]	@ (8001b68 <HAL_ETH_MspInit+0x178>)
 8001a5e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001a60:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8001a64:	61bb      	str	r3, [r7, #24]
 8001a66:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8001a68:	2300      	movs	r3, #0
 8001a6a:	617b      	str	r3, [r7, #20]
 8001a6c:	4b3e      	ldr	r3, [pc, #248]	@ (8001b68 <HAL_ETH_MspInit+0x178>)
 8001a6e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001a70:	4a3d      	ldr	r2, [pc, #244]	@ (8001b68 <HAL_ETH_MspInit+0x178>)
 8001a72:	f043 0304 	orr.w	r3, r3, #4
 8001a76:	6313      	str	r3, [r2, #48]	@ 0x30
 8001a78:	4b3b      	ldr	r3, [pc, #236]	@ (8001b68 <HAL_ETH_MspInit+0x178>)
 8001a7a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001a7c:	f003 0304 	and.w	r3, r3, #4
 8001a80:	617b      	str	r3, [r7, #20]
 8001a82:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001a84:	2300      	movs	r3, #0
 8001a86:	613b      	str	r3, [r7, #16]
 8001a88:	4b37      	ldr	r3, [pc, #220]	@ (8001b68 <HAL_ETH_MspInit+0x178>)
 8001a8a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001a8c:	4a36      	ldr	r2, [pc, #216]	@ (8001b68 <HAL_ETH_MspInit+0x178>)
 8001a8e:	f043 0301 	orr.w	r3, r3, #1
 8001a92:	6313      	str	r3, [r2, #48]	@ 0x30
 8001a94:	4b34      	ldr	r3, [pc, #208]	@ (8001b68 <HAL_ETH_MspInit+0x178>)
 8001a96:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001a98:	f003 0301 	and.w	r3, r3, #1
 8001a9c:	613b      	str	r3, [r7, #16]
 8001a9e:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001aa0:	2300      	movs	r3, #0
 8001aa2:	60fb      	str	r3, [r7, #12]
 8001aa4:	4b30      	ldr	r3, [pc, #192]	@ (8001b68 <HAL_ETH_MspInit+0x178>)
 8001aa6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001aa8:	4a2f      	ldr	r2, [pc, #188]	@ (8001b68 <HAL_ETH_MspInit+0x178>)
 8001aaa:	f043 0302 	orr.w	r3, r3, #2
 8001aae:	6313      	str	r3, [r2, #48]	@ 0x30
 8001ab0:	4b2d      	ldr	r3, [pc, #180]	@ (8001b68 <HAL_ETH_MspInit+0x178>)
 8001ab2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001ab4:	f003 0302 	and.w	r3, r3, #2
 8001ab8:	60fb      	str	r3, [r7, #12]
 8001aba:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOG_CLK_ENABLE();
 8001abc:	2300      	movs	r3, #0
 8001abe:	60bb      	str	r3, [r7, #8]
 8001ac0:	4b29      	ldr	r3, [pc, #164]	@ (8001b68 <HAL_ETH_MspInit+0x178>)
 8001ac2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001ac4:	4a28      	ldr	r2, [pc, #160]	@ (8001b68 <HAL_ETH_MspInit+0x178>)
 8001ac6:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8001aca:	6313      	str	r3, [r2, #48]	@ 0x30
 8001acc:	4b26      	ldr	r3, [pc, #152]	@ (8001b68 <HAL_ETH_MspInit+0x178>)
 8001ace:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001ad0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8001ad4:	60bb      	str	r3, [r7, #8]
 8001ad6:	68bb      	ldr	r3, [r7, #8]
    PC5     ------> ETH_RXD1
    PB13     ------> ETH_TXD1
    PG11     ------> ETH_TX_EN
    PG13     ------> ETH_TXD0
    */
    GPIO_InitStruct.Pin = RMII_MDC_Pin|RMII_RXD0_Pin|RMII_RXD1_Pin;
 8001ad8:	2332      	movs	r3, #50	@ 0x32
 8001ada:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001adc:	2302      	movs	r3, #2
 8001ade:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001ae0:	2300      	movs	r3, #0
 8001ae2:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001ae4:	2303      	movs	r3, #3
 8001ae6:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 8001ae8:	230b      	movs	r3, #11
 8001aea:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001aec:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001af0:	4619      	mov	r1, r3
 8001af2:	481e      	ldr	r0, [pc, #120]	@ (8001b6c <HAL_ETH_MspInit+0x17c>)
 8001af4:	f002 f84c 	bl	8003b90 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = RMII_REF_CLK_Pin|RMII_MDIO_Pin|RMII_CRS_DV_Pin;
 8001af8:	2386      	movs	r3, #134	@ 0x86
 8001afa:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001afc:	2302      	movs	r3, #2
 8001afe:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001b00:	2300      	movs	r3, #0
 8001b02:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001b04:	2303      	movs	r3, #3
 8001b06:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 8001b08:	230b      	movs	r3, #11
 8001b0a:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001b0c:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001b10:	4619      	mov	r1, r3
 8001b12:	4817      	ldr	r0, [pc, #92]	@ (8001b70 <HAL_ETH_MspInit+0x180>)
 8001b14:	f002 f83c 	bl	8003b90 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = RMII_TXD1_Pin;
 8001b18:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8001b1c:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001b1e:	2302      	movs	r3, #2
 8001b20:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001b22:	2300      	movs	r3, #0
 8001b24:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001b26:	2303      	movs	r3, #3
 8001b28:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 8001b2a:	230b      	movs	r3, #11
 8001b2c:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(RMII_TXD1_GPIO_Port, &GPIO_InitStruct);
 8001b2e:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001b32:	4619      	mov	r1, r3
 8001b34:	480f      	ldr	r0, [pc, #60]	@ (8001b74 <HAL_ETH_MspInit+0x184>)
 8001b36:	f002 f82b 	bl	8003b90 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = RMII_TX_EN_Pin|RMII_TXD0_Pin;
 8001b3a:	f44f 5320 	mov.w	r3, #10240	@ 0x2800
 8001b3e:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001b40:	2302      	movs	r3, #2
 8001b42:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001b44:	2300      	movs	r3, #0
 8001b46:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001b48:	2303      	movs	r3, #3
 8001b4a:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 8001b4c:	230b      	movs	r3, #11
 8001b4e:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8001b50:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001b54:	4619      	mov	r1, r3
 8001b56:	4808      	ldr	r0, [pc, #32]	@ (8001b78 <HAL_ETH_MspInit+0x188>)
 8001b58:	f002 f81a 	bl	8003b90 <HAL_GPIO_Init>

    /* USER CODE END ETH_MspInit 1 */

  }

}
 8001b5c:	bf00      	nop
 8001b5e:	3738      	adds	r7, #56	@ 0x38
 8001b60:	46bd      	mov	sp, r7
 8001b62:	bd80      	pop	{r7, pc}
 8001b64:	40028000 	.word	0x40028000
 8001b68:	40023800 	.word	0x40023800
 8001b6c:	40020800 	.word	0x40020800
 8001b70:	40020000 	.word	0x40020000
 8001b74:	40020400 	.word	0x40020400
 8001b78:	40021800 	.word	0x40021800

08001b7c <HAL_I2C_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hi2c: I2C handle pointer
  * @retval None
  */
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8001b7c:	b580      	push	{r7, lr}
 8001b7e:	b08a      	sub	sp, #40	@ 0x28
 8001b80:	af00      	add	r7, sp, #0
 8001b82:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001b84:	f107 0314 	add.w	r3, r7, #20
 8001b88:	2200      	movs	r2, #0
 8001b8a:	601a      	str	r2, [r3, #0]
 8001b8c:	605a      	str	r2, [r3, #4]
 8001b8e:	609a      	str	r2, [r3, #8]
 8001b90:	60da      	str	r2, [r3, #12]
 8001b92:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C1)
 8001b94:	687b      	ldr	r3, [r7, #4]
 8001b96:	681b      	ldr	r3, [r3, #0]
 8001b98:	4a19      	ldr	r2, [pc, #100]	@ (8001c00 <HAL_I2C_MspInit+0x84>)
 8001b9a:	4293      	cmp	r3, r2
 8001b9c:	d12c      	bne.n	8001bf8 <HAL_I2C_MspInit+0x7c>
  {
    /* USER CODE BEGIN I2C1_MspInit 0 */

    /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001b9e:	2300      	movs	r3, #0
 8001ba0:	613b      	str	r3, [r7, #16]
 8001ba2:	4b18      	ldr	r3, [pc, #96]	@ (8001c04 <HAL_I2C_MspInit+0x88>)
 8001ba4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001ba6:	4a17      	ldr	r2, [pc, #92]	@ (8001c04 <HAL_I2C_MspInit+0x88>)
 8001ba8:	f043 0302 	orr.w	r3, r3, #2
 8001bac:	6313      	str	r3, [r2, #48]	@ 0x30
 8001bae:	4b15      	ldr	r3, [pc, #84]	@ (8001c04 <HAL_I2C_MspInit+0x88>)
 8001bb0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001bb2:	f003 0302 	and.w	r3, r3, #2
 8001bb6:	613b      	str	r3, [r7, #16]
 8001bb8:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_9;
 8001bba:	f44f 7310 	mov.w	r3, #576	@ 0x240
 8001bbe:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001bc0:	2312      	movs	r3, #18
 8001bc2:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001bc4:	2300      	movs	r3, #0
 8001bc6:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001bc8:	2303      	movs	r3, #3
 8001bca:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8001bcc:	2304      	movs	r3, #4
 8001bce:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001bd0:	f107 0314 	add.w	r3, r7, #20
 8001bd4:	4619      	mov	r1, r3
 8001bd6:	480c      	ldr	r0, [pc, #48]	@ (8001c08 <HAL_I2C_MspInit+0x8c>)
 8001bd8:	f001 ffda 	bl	8003b90 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8001bdc:	2300      	movs	r3, #0
 8001bde:	60fb      	str	r3, [r7, #12]
 8001be0:	4b08      	ldr	r3, [pc, #32]	@ (8001c04 <HAL_I2C_MspInit+0x88>)
 8001be2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001be4:	4a07      	ldr	r2, [pc, #28]	@ (8001c04 <HAL_I2C_MspInit+0x88>)
 8001be6:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8001bea:	6413      	str	r3, [r2, #64]	@ 0x40
 8001bec:	4b05      	ldr	r3, [pc, #20]	@ (8001c04 <HAL_I2C_MspInit+0x88>)
 8001bee:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001bf0:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001bf4:	60fb      	str	r3, [r7, #12]
 8001bf6:	68fb      	ldr	r3, [r7, #12]

    /* USER CODE END I2C1_MspInit 1 */

  }

}
 8001bf8:	bf00      	nop
 8001bfa:	3728      	adds	r7, #40	@ 0x28
 8001bfc:	46bd      	mov	sp, r7
 8001bfe:	bd80      	pop	{r7, pc}
 8001c00:	40005400 	.word	0x40005400
 8001c04:	40023800 	.word	0x40023800
 8001c08:	40020400 	.word	0x40020400

08001c0c <HAL_TIM_Base_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_base: TIM_Base handle pointer
  * @retval None
  */
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8001c0c:	b480      	push	{r7}
 8001c0e:	b085      	sub	sp, #20
 8001c10:	af00      	add	r7, sp, #0
 8001c12:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM1)
 8001c14:	687b      	ldr	r3, [r7, #4]
 8001c16:	681b      	ldr	r3, [r3, #0]
 8001c18:	4a15      	ldr	r2, [pc, #84]	@ (8001c70 <HAL_TIM_Base_MspInit+0x64>)
 8001c1a:	4293      	cmp	r3, r2
 8001c1c:	d10e      	bne.n	8001c3c <HAL_TIM_Base_MspInit+0x30>
  {
    /* USER CODE BEGIN TIM1_MspInit 0 */

    /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8001c1e:	2300      	movs	r3, #0
 8001c20:	60fb      	str	r3, [r7, #12]
 8001c22:	4b14      	ldr	r3, [pc, #80]	@ (8001c74 <HAL_TIM_Base_MspInit+0x68>)
 8001c24:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001c26:	4a13      	ldr	r2, [pc, #76]	@ (8001c74 <HAL_TIM_Base_MspInit+0x68>)
 8001c28:	f043 0301 	orr.w	r3, r3, #1
 8001c2c:	6453      	str	r3, [r2, #68]	@ 0x44
 8001c2e:	4b11      	ldr	r3, [pc, #68]	@ (8001c74 <HAL_TIM_Base_MspInit+0x68>)
 8001c30:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001c32:	f003 0301 	and.w	r3, r3, #1
 8001c36:	60fb      	str	r3, [r7, #12]
 8001c38:	68fb      	ldr	r3, [r7, #12]
    /* USER CODE BEGIN TIM3_MspInit 1 */

    /* USER CODE END TIM3_MspInit 1 */
  }

}
 8001c3a:	e012      	b.n	8001c62 <HAL_TIM_Base_MspInit+0x56>
  else if(htim_base->Instance==TIM3)
 8001c3c:	687b      	ldr	r3, [r7, #4]
 8001c3e:	681b      	ldr	r3, [r3, #0]
 8001c40:	4a0d      	ldr	r2, [pc, #52]	@ (8001c78 <HAL_TIM_Base_MspInit+0x6c>)
 8001c42:	4293      	cmp	r3, r2
 8001c44:	d10d      	bne.n	8001c62 <HAL_TIM_Base_MspInit+0x56>
    __HAL_RCC_TIM3_CLK_ENABLE();
 8001c46:	2300      	movs	r3, #0
 8001c48:	60bb      	str	r3, [r7, #8]
 8001c4a:	4b0a      	ldr	r3, [pc, #40]	@ (8001c74 <HAL_TIM_Base_MspInit+0x68>)
 8001c4c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001c4e:	4a09      	ldr	r2, [pc, #36]	@ (8001c74 <HAL_TIM_Base_MspInit+0x68>)
 8001c50:	f043 0302 	orr.w	r3, r3, #2
 8001c54:	6413      	str	r3, [r2, #64]	@ 0x40
 8001c56:	4b07      	ldr	r3, [pc, #28]	@ (8001c74 <HAL_TIM_Base_MspInit+0x68>)
 8001c58:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001c5a:	f003 0302 	and.w	r3, r3, #2
 8001c5e:	60bb      	str	r3, [r7, #8]
 8001c60:	68bb      	ldr	r3, [r7, #8]
}
 8001c62:	bf00      	nop
 8001c64:	3714      	adds	r7, #20
 8001c66:	46bd      	mov	sp, r7
 8001c68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c6c:	4770      	bx	lr
 8001c6e:	bf00      	nop
 8001c70:	40010000 	.word	0x40010000
 8001c74:	40023800 	.word	0x40023800
 8001c78:	40000400 	.word	0x40000400

08001c7c <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8001c7c:	b580      	push	{r7, lr}
 8001c7e:	b088      	sub	sp, #32
 8001c80:	af00      	add	r7, sp, #0
 8001c82:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001c84:	f107 030c 	add.w	r3, r7, #12
 8001c88:	2200      	movs	r2, #0
 8001c8a:	601a      	str	r2, [r3, #0]
 8001c8c:	605a      	str	r2, [r3, #4]
 8001c8e:	609a      	str	r2, [r3, #8]
 8001c90:	60da      	str	r2, [r3, #12]
 8001c92:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM1)
 8001c94:	687b      	ldr	r3, [r7, #4]
 8001c96:	681b      	ldr	r3, [r3, #0]
 8001c98:	4a12      	ldr	r2, [pc, #72]	@ (8001ce4 <HAL_TIM_MspPostInit+0x68>)
 8001c9a:	4293      	cmp	r3, r2
 8001c9c:	d11e      	bne.n	8001cdc <HAL_TIM_MspPostInit+0x60>
  {
    /* USER CODE BEGIN TIM1_MspPostInit 0 */

    /* USER CODE END TIM1_MspPostInit 0 */

    __HAL_RCC_GPIOE_CLK_ENABLE();
 8001c9e:	2300      	movs	r3, #0
 8001ca0:	60bb      	str	r3, [r7, #8]
 8001ca2:	4b11      	ldr	r3, [pc, #68]	@ (8001ce8 <HAL_TIM_MspPostInit+0x6c>)
 8001ca4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001ca6:	4a10      	ldr	r2, [pc, #64]	@ (8001ce8 <HAL_TIM_MspPostInit+0x6c>)
 8001ca8:	f043 0310 	orr.w	r3, r3, #16
 8001cac:	6313      	str	r3, [r2, #48]	@ 0x30
 8001cae:	4b0e      	ldr	r3, [pc, #56]	@ (8001ce8 <HAL_TIM_MspPostInit+0x6c>)
 8001cb0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001cb2:	f003 0310 	and.w	r3, r3, #16
 8001cb6:	60bb      	str	r3, [r7, #8]
 8001cb8:	68bb      	ldr	r3, [r7, #8]
    /**TIM1 GPIO Configuration
    PE14     ------> TIM1_CH4
    */
    GPIO_InitStruct.Pin = GPIO_PIN_14;
 8001cba:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 8001cbe:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001cc0:	2302      	movs	r3, #2
 8001cc2:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001cc4:	2300      	movs	r3, #0
 8001cc6:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001cc8:	2300      	movs	r3, #0
 8001cca:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 8001ccc:	2301      	movs	r3, #1
 8001cce:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8001cd0:	f107 030c 	add.w	r3, r7, #12
 8001cd4:	4619      	mov	r1, r3
 8001cd6:	4805      	ldr	r0, [pc, #20]	@ (8001cec <HAL_TIM_MspPostInit+0x70>)
 8001cd8:	f001 ff5a 	bl	8003b90 <HAL_GPIO_Init>
    /* USER CODE BEGIN TIM1_MspPostInit 1 */

    /* USER CODE END TIM1_MspPostInit 1 */
  }

}
 8001cdc:	bf00      	nop
 8001cde:	3720      	adds	r7, #32
 8001ce0:	46bd      	mov	sp, r7
 8001ce2:	bd80      	pop	{r7, pc}
 8001ce4:	40010000 	.word	0x40010000
 8001ce8:	40023800 	.word	0x40023800
 8001cec:	40021000 	.word	0x40021000

08001cf0 <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8001cf0:	b580      	push	{r7, lr}
 8001cf2:	b08c      	sub	sp, #48	@ 0x30
 8001cf4:	af00      	add	r7, sp, #0
 8001cf6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001cf8:	f107 031c 	add.w	r3, r7, #28
 8001cfc:	2200      	movs	r2, #0
 8001cfe:	601a      	str	r2, [r3, #0]
 8001d00:	605a      	str	r2, [r3, #4]
 8001d02:	609a      	str	r2, [r3, #8]
 8001d04:	60da      	str	r2, [r3, #12]
 8001d06:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART3)
 8001d08:	687b      	ldr	r3, [r7, #4]
 8001d0a:	681b      	ldr	r3, [r3, #0]
 8001d0c:	4a36      	ldr	r2, [pc, #216]	@ (8001de8 <HAL_UART_MspInit+0xf8>)
 8001d0e:	4293      	cmp	r3, r2
 8001d10:	d12d      	bne.n	8001d6e <HAL_UART_MspInit+0x7e>
  {
    /* USER CODE BEGIN USART3_MspInit 0 */

    /* USER CODE END USART3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART3_CLK_ENABLE();
 8001d12:	2300      	movs	r3, #0
 8001d14:	61bb      	str	r3, [r7, #24]
 8001d16:	4b35      	ldr	r3, [pc, #212]	@ (8001dec <HAL_UART_MspInit+0xfc>)
 8001d18:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001d1a:	4a34      	ldr	r2, [pc, #208]	@ (8001dec <HAL_UART_MspInit+0xfc>)
 8001d1c:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8001d20:	6413      	str	r3, [r2, #64]	@ 0x40
 8001d22:	4b32      	ldr	r3, [pc, #200]	@ (8001dec <HAL_UART_MspInit+0xfc>)
 8001d24:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001d26:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8001d2a:	61bb      	str	r3, [r7, #24]
 8001d2c:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOD_CLK_ENABLE();
 8001d2e:	2300      	movs	r3, #0
 8001d30:	617b      	str	r3, [r7, #20]
 8001d32:	4b2e      	ldr	r3, [pc, #184]	@ (8001dec <HAL_UART_MspInit+0xfc>)
 8001d34:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001d36:	4a2d      	ldr	r2, [pc, #180]	@ (8001dec <HAL_UART_MspInit+0xfc>)
 8001d38:	f043 0308 	orr.w	r3, r3, #8
 8001d3c:	6313      	str	r3, [r2, #48]	@ 0x30
 8001d3e:	4b2b      	ldr	r3, [pc, #172]	@ (8001dec <HAL_UART_MspInit+0xfc>)
 8001d40:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001d42:	f003 0308 	and.w	r3, r3, #8
 8001d46:	617b      	str	r3, [r7, #20]
 8001d48:	697b      	ldr	r3, [r7, #20]
    /**USART3 GPIO Configuration
    PD8     ------> USART3_TX
    PD9     ------> USART3_RX
    */
    GPIO_InitStruct.Pin = STLK_RX_Pin|STLK_TX_Pin;
 8001d4a:	f44f 7340 	mov.w	r3, #768	@ 0x300
 8001d4e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001d50:	2302      	movs	r3, #2
 8001d52:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001d54:	2300      	movs	r3, #0
 8001d56:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001d58:	2303      	movs	r3, #3
 8001d5a:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 8001d5c:	2307      	movs	r3, #7
 8001d5e:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001d60:	f107 031c 	add.w	r3, r7, #28
 8001d64:	4619      	mov	r1, r3
 8001d66:	4822      	ldr	r0, [pc, #136]	@ (8001df0 <HAL_UART_MspInit+0x100>)
 8001d68:	f001 ff12 	bl	8003b90 <HAL_GPIO_Init>
    /* USER CODE BEGIN USART6_MspInit 1 */

    /* USER CODE END USART6_MspInit 1 */
  }

}
 8001d6c:	e038      	b.n	8001de0 <HAL_UART_MspInit+0xf0>
  else if(huart->Instance==USART6)
 8001d6e:	687b      	ldr	r3, [r7, #4]
 8001d70:	681b      	ldr	r3, [r3, #0]
 8001d72:	4a20      	ldr	r2, [pc, #128]	@ (8001df4 <HAL_UART_MspInit+0x104>)
 8001d74:	4293      	cmp	r3, r2
 8001d76:	d133      	bne.n	8001de0 <HAL_UART_MspInit+0xf0>
    __HAL_RCC_USART6_CLK_ENABLE();
 8001d78:	2300      	movs	r3, #0
 8001d7a:	613b      	str	r3, [r7, #16]
 8001d7c:	4b1b      	ldr	r3, [pc, #108]	@ (8001dec <HAL_UART_MspInit+0xfc>)
 8001d7e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001d80:	4a1a      	ldr	r2, [pc, #104]	@ (8001dec <HAL_UART_MspInit+0xfc>)
 8001d82:	f043 0320 	orr.w	r3, r3, #32
 8001d86:	6453      	str	r3, [r2, #68]	@ 0x44
 8001d88:	4b18      	ldr	r3, [pc, #96]	@ (8001dec <HAL_UART_MspInit+0xfc>)
 8001d8a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001d8c:	f003 0320 	and.w	r3, r3, #32
 8001d90:	613b      	str	r3, [r7, #16]
 8001d92:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8001d94:	2300      	movs	r3, #0
 8001d96:	60fb      	str	r3, [r7, #12]
 8001d98:	4b14      	ldr	r3, [pc, #80]	@ (8001dec <HAL_UART_MspInit+0xfc>)
 8001d9a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001d9c:	4a13      	ldr	r2, [pc, #76]	@ (8001dec <HAL_UART_MspInit+0xfc>)
 8001d9e:	f043 0304 	orr.w	r3, r3, #4
 8001da2:	6313      	str	r3, [r2, #48]	@ 0x30
 8001da4:	4b11      	ldr	r3, [pc, #68]	@ (8001dec <HAL_UART_MspInit+0xfc>)
 8001da6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001da8:	f003 0304 	and.w	r3, r3, #4
 8001dac:	60fb      	str	r3, [r7, #12]
 8001dae:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8001db0:	23c0      	movs	r3, #192	@ 0xc0
 8001db2:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001db4:	2302      	movs	r3, #2
 8001db6:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001db8:	2300      	movs	r3, #0
 8001dba:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001dbc:	2303      	movs	r3, #3
 8001dbe:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF8_USART6;
 8001dc0:	2308      	movs	r3, #8
 8001dc2:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001dc4:	f107 031c 	add.w	r3, r7, #28
 8001dc8:	4619      	mov	r1, r3
 8001dca:	480b      	ldr	r0, [pc, #44]	@ (8001df8 <HAL_UART_MspInit+0x108>)
 8001dcc:	f001 fee0 	bl	8003b90 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(USART6_IRQn, 0, 0);
 8001dd0:	2200      	movs	r2, #0
 8001dd2:	2100      	movs	r1, #0
 8001dd4:	2047      	movs	r0, #71	@ 0x47
 8001dd6:	f001 fac2 	bl	800335e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART6_IRQn);
 8001dda:	2047      	movs	r0, #71	@ 0x47
 8001ddc:	f001 fadb 	bl	8003396 <HAL_NVIC_EnableIRQ>
}
 8001de0:	bf00      	nop
 8001de2:	3730      	adds	r7, #48	@ 0x30
 8001de4:	46bd      	mov	sp, r7
 8001de6:	bd80      	pop	{r7, pc}
 8001de8:	40004800 	.word	0x40004800
 8001dec:	40023800 	.word	0x40023800
 8001df0:	40020c00 	.word	0x40020c00
 8001df4:	40011400 	.word	0x40011400
 8001df8:	40020800 	.word	0x40020800

08001dfc <HAL_PCD_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hpcd: PCD handle pointer
  * @retval None
  */
void HAL_PCD_MspInit(PCD_HandleTypeDef* hpcd)
{
 8001dfc:	b580      	push	{r7, lr}
 8001dfe:	b08a      	sub	sp, #40	@ 0x28
 8001e00:	af00      	add	r7, sp, #0
 8001e02:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001e04:	f107 0314 	add.w	r3, r7, #20
 8001e08:	2200      	movs	r2, #0
 8001e0a:	601a      	str	r2, [r3, #0]
 8001e0c:	605a      	str	r2, [r3, #4]
 8001e0e:	609a      	str	r2, [r3, #8]
 8001e10:	60da      	str	r2, [r3, #12]
 8001e12:	611a      	str	r2, [r3, #16]
  if(hpcd->Instance==USB_OTG_FS)
 8001e14:	687b      	ldr	r3, [r7, #4]
 8001e16:	681b      	ldr	r3, [r3, #0]
 8001e18:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8001e1c:	d13f      	bne.n	8001e9e <HAL_PCD_MspInit+0xa2>
  {
    /* USER CODE BEGIN USB_OTG_FS_MspInit 0 */

    /* USER CODE END USB_OTG_FS_MspInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001e1e:	2300      	movs	r3, #0
 8001e20:	613b      	str	r3, [r7, #16]
 8001e22:	4b21      	ldr	r3, [pc, #132]	@ (8001ea8 <HAL_PCD_MspInit+0xac>)
 8001e24:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001e26:	4a20      	ldr	r2, [pc, #128]	@ (8001ea8 <HAL_PCD_MspInit+0xac>)
 8001e28:	f043 0301 	orr.w	r3, r3, #1
 8001e2c:	6313      	str	r3, [r2, #48]	@ 0x30
 8001e2e:	4b1e      	ldr	r3, [pc, #120]	@ (8001ea8 <HAL_PCD_MspInit+0xac>)
 8001e30:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001e32:	f003 0301 	and.w	r3, r3, #1
 8001e36:	613b      	str	r3, [r7, #16]
 8001e38:	693b      	ldr	r3, [r7, #16]
    PA9     ------> USB_OTG_FS_VBUS
    PA10     ------> USB_OTG_FS_ID
    PA11     ------> USB_OTG_FS_DM
    PA12     ------> USB_OTG_FS_DP
    */
    GPIO_InitStruct.Pin = USB_SOF_Pin|USB_ID_Pin|USB_DM_Pin|USB_DP_Pin;
 8001e3a:	f44f 53e8 	mov.w	r3, #7424	@ 0x1d00
 8001e3e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001e40:	2302      	movs	r3, #2
 8001e42:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001e44:	2300      	movs	r3, #0
 8001e46:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001e48:	2303      	movs	r3, #3
 8001e4a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 8001e4c:	230a      	movs	r3, #10
 8001e4e:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001e50:	f107 0314 	add.w	r3, r7, #20
 8001e54:	4619      	mov	r1, r3
 8001e56:	4815      	ldr	r0, [pc, #84]	@ (8001eac <HAL_PCD_MspInit+0xb0>)
 8001e58:	f001 fe9a 	bl	8003b90 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = USB_VBUS_Pin;
 8001e5c:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8001e60:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001e62:	2300      	movs	r3, #0
 8001e64:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001e66:	2300      	movs	r3, #0
 8001e68:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(USB_VBUS_GPIO_Port, &GPIO_InitStruct);
 8001e6a:	f107 0314 	add.w	r3, r7, #20
 8001e6e:	4619      	mov	r1, r3
 8001e70:	480e      	ldr	r0, [pc, #56]	@ (8001eac <HAL_PCD_MspInit+0xb0>)
 8001e72:	f001 fe8d 	bl	8003b90 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 8001e76:	4b0c      	ldr	r3, [pc, #48]	@ (8001ea8 <HAL_PCD_MspInit+0xac>)
 8001e78:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8001e7a:	4a0b      	ldr	r2, [pc, #44]	@ (8001ea8 <HAL_PCD_MspInit+0xac>)
 8001e7c:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8001e80:	6353      	str	r3, [r2, #52]	@ 0x34
 8001e82:	2300      	movs	r3, #0
 8001e84:	60fb      	str	r3, [r7, #12]
 8001e86:	4b08      	ldr	r3, [pc, #32]	@ (8001ea8 <HAL_PCD_MspInit+0xac>)
 8001e88:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001e8a:	4a07      	ldr	r2, [pc, #28]	@ (8001ea8 <HAL_PCD_MspInit+0xac>)
 8001e8c:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001e90:	6453      	str	r3, [r2, #68]	@ 0x44
 8001e92:	4b05      	ldr	r3, [pc, #20]	@ (8001ea8 <HAL_PCD_MspInit+0xac>)
 8001e94:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001e96:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001e9a:	60fb      	str	r3, [r7, #12]
 8001e9c:	68fb      	ldr	r3, [r7, #12]

    /* USER CODE END USB_OTG_FS_MspInit 1 */

  }

}
 8001e9e:	bf00      	nop
 8001ea0:	3728      	adds	r7, #40	@ 0x28
 8001ea2:	46bd      	mov	sp, r7
 8001ea4:	bd80      	pop	{r7, pc}
 8001ea6:	bf00      	nop
 8001ea8:	40023800 	.word	0x40023800
 8001eac:	40020000 	.word	0x40020000

08001eb0 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001eb0:	b480      	push	{r7}
 8001eb2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8001eb4:	bf00      	nop
 8001eb6:	e7fd      	b.n	8001eb4 <NMI_Handler+0x4>

08001eb8 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001eb8:	b480      	push	{r7}
 8001eba:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001ebc:	bf00      	nop
 8001ebe:	e7fd      	b.n	8001ebc <HardFault_Handler+0x4>

08001ec0 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001ec0:	b480      	push	{r7}
 8001ec2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001ec4:	bf00      	nop
 8001ec6:	e7fd      	b.n	8001ec4 <MemManage_Handler+0x4>

08001ec8 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001ec8:	b480      	push	{r7}
 8001eca:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001ecc:	bf00      	nop
 8001ece:	e7fd      	b.n	8001ecc <BusFault_Handler+0x4>

08001ed0 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001ed0:	b480      	push	{r7}
 8001ed2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001ed4:	bf00      	nop
 8001ed6:	e7fd      	b.n	8001ed4 <UsageFault_Handler+0x4>

08001ed8 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001ed8:	b480      	push	{r7}
 8001eda:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001edc:	bf00      	nop
 8001ede:	46bd      	mov	sp, r7
 8001ee0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ee4:	4770      	bx	lr

08001ee6 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001ee6:	b480      	push	{r7}
 8001ee8:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001eea:	bf00      	nop
 8001eec:	46bd      	mov	sp, r7
 8001eee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ef2:	4770      	bx	lr

08001ef4 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001ef4:	b480      	push	{r7}
 8001ef6:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001ef8:	bf00      	nop
 8001efa:	46bd      	mov	sp, r7
 8001efc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f00:	4770      	bx	lr

08001f02 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001f02:	b580      	push	{r7, lr}
 8001f04:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001f06:	f001 f90b 	bl	8003120 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001f0a:	bf00      	nop
 8001f0c:	bd80      	pop	{r7, pc}
	...

08001f10 <USART6_IRQHandler>:

/**
  * @brief This function handles USART6 global interrupt.
  */
void USART6_IRQHandler(void)
{
 8001f10:	b580      	push	{r7, lr}
 8001f12:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART6_IRQn 0 */

  /* USER CODE END USART6_IRQn 0 */
  HAL_UART_IRQHandler(&huart6);
 8001f14:	4802      	ldr	r0, [pc, #8]	@ (8001f20 <USART6_IRQHandler+0x10>)
 8001f16:	f004 ffd5 	bl	8006ec4 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART6_IRQn 1 */

  /* USER CODE END USART6_IRQn 1 */
}
 8001f1a:	bf00      	nop
 8001f1c:	bd80      	pop	{r7, pc}
 8001f1e:	bf00      	nop
 8001f20:	2000058c 	.word	0x2000058c

08001f24 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8001f24:	b480      	push	{r7}
 8001f26:	af00      	add	r7, sp, #0
  return 1;
 8001f28:	2301      	movs	r3, #1
}
 8001f2a:	4618      	mov	r0, r3
 8001f2c:	46bd      	mov	sp, r7
 8001f2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f32:	4770      	bx	lr

08001f34 <_kill>:

int _kill(int pid, int sig)
{
 8001f34:	b580      	push	{r7, lr}
 8001f36:	b082      	sub	sp, #8
 8001f38:	af00      	add	r7, sp, #0
 8001f3a:	6078      	str	r0, [r7, #4]
 8001f3c:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8001f3e:	f007 f817 	bl	8008f70 <__errno>
 8001f42:	4603      	mov	r3, r0
 8001f44:	2216      	movs	r2, #22
 8001f46:	601a      	str	r2, [r3, #0]
  return -1;
 8001f48:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001f4c:	4618      	mov	r0, r3
 8001f4e:	3708      	adds	r7, #8
 8001f50:	46bd      	mov	sp, r7
 8001f52:	bd80      	pop	{r7, pc}

08001f54 <_exit>:

void _exit (int status)
{
 8001f54:	b580      	push	{r7, lr}
 8001f56:	b082      	sub	sp, #8
 8001f58:	af00      	add	r7, sp, #0
 8001f5a:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8001f5c:	f04f 31ff 	mov.w	r1, #4294967295
 8001f60:	6878      	ldr	r0, [r7, #4]
 8001f62:	f7ff ffe7 	bl	8001f34 <_kill>
  while (1) {}    /* Make sure we hang here */
 8001f66:	bf00      	nop
 8001f68:	e7fd      	b.n	8001f66 <_exit+0x12>

08001f6a <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8001f6a:	b580      	push	{r7, lr}
 8001f6c:	b086      	sub	sp, #24
 8001f6e:	af00      	add	r7, sp, #0
 8001f70:	60f8      	str	r0, [r7, #12]
 8001f72:	60b9      	str	r1, [r7, #8]
 8001f74:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001f76:	2300      	movs	r3, #0
 8001f78:	617b      	str	r3, [r7, #20]
 8001f7a:	e00a      	b.n	8001f92 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8001f7c:	f3af 8000 	nop.w
 8001f80:	4601      	mov	r1, r0
 8001f82:	68bb      	ldr	r3, [r7, #8]
 8001f84:	1c5a      	adds	r2, r3, #1
 8001f86:	60ba      	str	r2, [r7, #8]
 8001f88:	b2ca      	uxtb	r2, r1
 8001f8a:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001f8c:	697b      	ldr	r3, [r7, #20]
 8001f8e:	3301      	adds	r3, #1
 8001f90:	617b      	str	r3, [r7, #20]
 8001f92:	697a      	ldr	r2, [r7, #20]
 8001f94:	687b      	ldr	r3, [r7, #4]
 8001f96:	429a      	cmp	r2, r3
 8001f98:	dbf0      	blt.n	8001f7c <_read+0x12>
  }

  return len;
 8001f9a:	687b      	ldr	r3, [r7, #4]
}
 8001f9c:	4618      	mov	r0, r3
 8001f9e:	3718      	adds	r7, #24
 8001fa0:	46bd      	mov	sp, r7
 8001fa2:	bd80      	pop	{r7, pc}

08001fa4 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8001fa4:	b580      	push	{r7, lr}
 8001fa6:	b086      	sub	sp, #24
 8001fa8:	af00      	add	r7, sp, #0
 8001faa:	60f8      	str	r0, [r7, #12]
 8001fac:	60b9      	str	r1, [r7, #8]
 8001fae:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001fb0:	2300      	movs	r3, #0
 8001fb2:	617b      	str	r3, [r7, #20]
 8001fb4:	e009      	b.n	8001fca <_write+0x26>
  {
    __io_putchar(*ptr++);
 8001fb6:	68bb      	ldr	r3, [r7, #8]
 8001fb8:	1c5a      	adds	r2, r3, #1
 8001fba:	60ba      	str	r2, [r7, #8]
 8001fbc:	781b      	ldrb	r3, [r3, #0]
 8001fbe:	4618      	mov	r0, r3
 8001fc0:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001fc4:	697b      	ldr	r3, [r7, #20]
 8001fc6:	3301      	adds	r3, #1
 8001fc8:	617b      	str	r3, [r7, #20]
 8001fca:	697a      	ldr	r2, [r7, #20]
 8001fcc:	687b      	ldr	r3, [r7, #4]
 8001fce:	429a      	cmp	r2, r3
 8001fd0:	dbf1      	blt.n	8001fb6 <_write+0x12>
  }
  return len;
 8001fd2:	687b      	ldr	r3, [r7, #4]
}
 8001fd4:	4618      	mov	r0, r3
 8001fd6:	3718      	adds	r7, #24
 8001fd8:	46bd      	mov	sp, r7
 8001fda:	bd80      	pop	{r7, pc}

08001fdc <_close>:

int _close(int file)
{
 8001fdc:	b480      	push	{r7}
 8001fde:	b083      	sub	sp, #12
 8001fe0:	af00      	add	r7, sp, #0
 8001fe2:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8001fe4:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001fe8:	4618      	mov	r0, r3
 8001fea:	370c      	adds	r7, #12
 8001fec:	46bd      	mov	sp, r7
 8001fee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ff2:	4770      	bx	lr

08001ff4 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8001ff4:	b480      	push	{r7}
 8001ff6:	b083      	sub	sp, #12
 8001ff8:	af00      	add	r7, sp, #0
 8001ffa:	6078      	str	r0, [r7, #4]
 8001ffc:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8001ffe:	683b      	ldr	r3, [r7, #0]
 8002000:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8002004:	605a      	str	r2, [r3, #4]
  return 0;
 8002006:	2300      	movs	r3, #0
}
 8002008:	4618      	mov	r0, r3
 800200a:	370c      	adds	r7, #12
 800200c:	46bd      	mov	sp, r7
 800200e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002012:	4770      	bx	lr

08002014 <_isatty>:

int _isatty(int file)
{
 8002014:	b480      	push	{r7}
 8002016:	b083      	sub	sp, #12
 8002018:	af00      	add	r7, sp, #0
 800201a:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 800201c:	2301      	movs	r3, #1
}
 800201e:	4618      	mov	r0, r3
 8002020:	370c      	adds	r7, #12
 8002022:	46bd      	mov	sp, r7
 8002024:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002028:	4770      	bx	lr

0800202a <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 800202a:	b480      	push	{r7}
 800202c:	b085      	sub	sp, #20
 800202e:	af00      	add	r7, sp, #0
 8002030:	60f8      	str	r0, [r7, #12]
 8002032:	60b9      	str	r1, [r7, #8]
 8002034:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8002036:	2300      	movs	r3, #0
}
 8002038:	4618      	mov	r0, r3
 800203a:	3714      	adds	r7, #20
 800203c:	46bd      	mov	sp, r7
 800203e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002042:	4770      	bx	lr

08002044 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8002044:	b580      	push	{r7, lr}
 8002046:	b086      	sub	sp, #24
 8002048:	af00      	add	r7, sp, #0
 800204a:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 800204c:	4a14      	ldr	r2, [pc, #80]	@ (80020a0 <_sbrk+0x5c>)
 800204e:	4b15      	ldr	r3, [pc, #84]	@ (80020a4 <_sbrk+0x60>)
 8002050:	1ad3      	subs	r3, r2, r3
 8002052:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8002054:	697b      	ldr	r3, [r7, #20]
 8002056:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8002058:	4b13      	ldr	r3, [pc, #76]	@ (80020a8 <_sbrk+0x64>)
 800205a:	681b      	ldr	r3, [r3, #0]
 800205c:	2b00      	cmp	r3, #0
 800205e:	d102      	bne.n	8002066 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8002060:	4b11      	ldr	r3, [pc, #68]	@ (80020a8 <_sbrk+0x64>)
 8002062:	4a12      	ldr	r2, [pc, #72]	@ (80020ac <_sbrk+0x68>)
 8002064:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8002066:	4b10      	ldr	r3, [pc, #64]	@ (80020a8 <_sbrk+0x64>)
 8002068:	681a      	ldr	r2, [r3, #0]
 800206a:	687b      	ldr	r3, [r7, #4]
 800206c:	4413      	add	r3, r2
 800206e:	693a      	ldr	r2, [r7, #16]
 8002070:	429a      	cmp	r2, r3
 8002072:	d207      	bcs.n	8002084 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8002074:	f006 ff7c 	bl	8008f70 <__errno>
 8002078:	4603      	mov	r3, r0
 800207a:	220c      	movs	r2, #12
 800207c:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800207e:	f04f 33ff 	mov.w	r3, #4294967295
 8002082:	e009      	b.n	8002098 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8002084:	4b08      	ldr	r3, [pc, #32]	@ (80020a8 <_sbrk+0x64>)
 8002086:	681b      	ldr	r3, [r3, #0]
 8002088:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800208a:	4b07      	ldr	r3, [pc, #28]	@ (80020a8 <_sbrk+0x64>)
 800208c:	681a      	ldr	r2, [r3, #0]
 800208e:	687b      	ldr	r3, [r7, #4]
 8002090:	4413      	add	r3, r2
 8002092:	4a05      	ldr	r2, [pc, #20]	@ (80020a8 <_sbrk+0x64>)
 8002094:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8002096:	68fb      	ldr	r3, [r7, #12]
}
 8002098:	4618      	mov	r0, r3
 800209a:	3718      	adds	r7, #24
 800209c:	46bd      	mov	sp, r7
 800209e:	bd80      	pop	{r7, pc}
 80020a0:	20030000 	.word	0x20030000
 80020a4:	00000400 	.word	0x00000400
 80020a8:	20000c50 	.word	0x20000c50
 80020ac:	20000da8 	.word	0x20000da8

080020b0 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80020b0:	b480      	push	{r7}
 80020b2:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80020b4:	4b06      	ldr	r3, [pc, #24]	@ (80020d0 <SystemInit+0x20>)
 80020b6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80020ba:	4a05      	ldr	r2, [pc, #20]	@ (80020d0 <SystemInit+0x20>)
 80020bc:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 80020c0:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80020c4:	bf00      	nop
 80020c6:	46bd      	mov	sp, r7
 80020c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020cc:	4770      	bx	lr
 80020ce:	bf00      	nop
 80020d0:	e000ed00 	.word	0xe000ed00

080020d4 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler: 
  ldr   sp, =_estack       /* set stack pointer */
 80020d4:	f8df d034 	ldr.w	sp, [pc, #52]	@ 800210c <LoopFillZerobss+0xe>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 80020d8:	f7ff ffea 	bl	80020b0 <SystemInit>
 
/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 80020dc:	480c      	ldr	r0, [pc, #48]	@ (8002110 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 80020de:	490d      	ldr	r1, [pc, #52]	@ (8002114 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 80020e0:	4a0d      	ldr	r2, [pc, #52]	@ (8002118 <LoopFillZerobss+0x1a>)
  movs r3, #0
 80020e2:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80020e4:	e002      	b.n	80020ec <LoopCopyDataInit>

080020e6 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80020e6:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80020e8:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80020ea:	3304      	adds	r3, #4

080020ec <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80020ec:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80020ee:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80020f0:	d3f9      	bcc.n	80020e6 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80020f2:	4a0a      	ldr	r2, [pc, #40]	@ (800211c <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 80020f4:	4c0a      	ldr	r4, [pc, #40]	@ (8002120 <LoopFillZerobss+0x22>)
  movs r3, #0
 80020f6:	2300      	movs	r3, #0
  b LoopFillZerobss
 80020f8:	e001      	b.n	80020fe <LoopFillZerobss>

080020fa <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80020fa:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80020fc:	3204      	adds	r2, #4

080020fe <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80020fe:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8002100:	d3fb      	bcc.n	80020fa <FillZerobss>
  
/* Call static constructors */
    bl __libc_init_array
 8002102:	f006 ff3b 	bl	8008f7c <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8002106:	f7fe ff55 	bl	8000fb4 <main>
  bx  lr    
 800210a:	4770      	bx	lr
  ldr   sp, =_estack       /* set stack pointer */
 800210c:	20030000 	.word	0x20030000
  ldr r0, =_sdata
 8002110:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8002114:	2000021c 	.word	0x2000021c
  ldr r2, =_sidata
 8002118:	0800c3f0 	.word	0x0800c3f0
  ldr r2, =_sbss
 800211c:	2000021c 	.word	0x2000021c
  ldr r4, =_ebss
 8002120:	20000da4 	.word	0x20000da4

08002124 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8002124:	e7fe      	b.n	8002124 <ADC_IRQHandler>

08002126 <bmp180_read>:
#include "API_BMP180_Internals.h"
#include "API_BMP180.h"
#include <math.h>

static void bmp180_read(bmp180_t *bmp180, uint8_t reg, uint8_t *buffer, uint8_t size)
{
 8002126:	b580      	push	{r7, lr}
 8002128:	b088      	sub	sp, #32
 800212a:	af04      	add	r7, sp, #16
 800212c:	60f8      	str	r0, [r7, #12]
 800212e:	607a      	str	r2, [r7, #4]
 8002130:	461a      	mov	r2, r3
 8002132:	460b      	mov	r3, r1
 8002134:	72fb      	strb	r3, [r7, #11]
 8002136:	4613      	mov	r3, r2
 8002138:	72bb      	strb	r3, [r7, #10]
	HAL_I2C_Mem_Read(bmp180->hi2cx, BMP180_ADDRESS, reg, 1, buffer, size, HAL_MAX_DELAY);
 800213a:	68fb      	ldr	r3, [r7, #12]
 800213c:	6818      	ldr	r0, [r3, #0]
 800213e:	7afb      	ldrb	r3, [r7, #11]
 8002140:	b29a      	uxth	r2, r3
 8002142:	7abb      	ldrb	r3, [r7, #10]
 8002144:	b29b      	uxth	r3, r3
 8002146:	f04f 31ff 	mov.w	r1, #4294967295
 800214a:	9102      	str	r1, [sp, #8]
 800214c:	9301      	str	r3, [sp, #4]
 800214e:	687b      	ldr	r3, [r7, #4]
 8002150:	9300      	str	r3, [sp, #0]
 8002152:	2301      	movs	r3, #1
 8002154:	21ee      	movs	r1, #238	@ 0xee
 8002156:	f002 f937 	bl	80043c8 <HAL_I2C_Mem_Read>
}
 800215a:	bf00      	nop
 800215c:	3710      	adds	r7, #16
 800215e:	46bd      	mov	sp, r7
 8002160:	bd80      	pop	{r7, pc}

08002162 <bmp180_write>:

static void bmp180_write(bmp180_t *bmp180, uint8_t reg, uint8_t *buffer, uint8_t size)
{
 8002162:	b580      	push	{r7, lr}
 8002164:	b088      	sub	sp, #32
 8002166:	af04      	add	r7, sp, #16
 8002168:	60f8      	str	r0, [r7, #12]
 800216a:	607a      	str	r2, [r7, #4]
 800216c:	461a      	mov	r2, r3
 800216e:	460b      	mov	r3, r1
 8002170:	72fb      	strb	r3, [r7, #11]
 8002172:	4613      	mov	r3, r2
 8002174:	72bb      	strb	r3, [r7, #10]
	HAL_I2C_Mem_Write(bmp180->hi2cx, BMP180_ADDRESS, reg, 1, buffer, size, HAL_MAX_DELAY);
 8002176:	68fb      	ldr	r3, [r7, #12]
 8002178:	6818      	ldr	r0, [r3, #0]
 800217a:	7afb      	ldrb	r3, [r7, #11]
 800217c:	b29a      	uxth	r2, r3
 800217e:	7abb      	ldrb	r3, [r7, #10]
 8002180:	b29b      	uxth	r3, r3
 8002182:	f04f 31ff 	mov.w	r1, #4294967295
 8002186:	9102      	str	r1, [sp, #8]
 8002188:	9301      	str	r3, [sp, #4]
 800218a:	687b      	ldr	r3, [r7, #4]
 800218c:	9300      	str	r3, [sp, #0]
 800218e:	2301      	movs	r3, #1
 8002190:	21ee      	movs	r1, #238	@ 0xee
 8002192:	f002 f81f 	bl	80041d4 <HAL_I2C_Mem_Write>
}
 8002196:	bf00      	nop
 8002198:	3710      	adds	r7, #16
 800219a:	46bd      	mov	sp, r7
 800219c:	bd80      	pop	{r7, pc}

0800219e <bmp180_is_ready>:

static int bmp180_is_ready(bmp180_t *bmp180)
{
 800219e:	b580      	push	{r7, lr}
 80021a0:	b082      	sub	sp, #8
 80021a2:	af00      	add	r7, sp, #0
 80021a4:	6078      	str	r0, [r7, #4]
	return HAL_I2C_IsDeviceReady(bmp180->hi2cx, BMP180_ADDRESS, 1, HAL_MAX_DELAY);
 80021a6:	687b      	ldr	r3, [r7, #4]
 80021a8:	6818      	ldr	r0, [r3, #0]
 80021aa:	f04f 33ff 	mov.w	r3, #4294967295
 80021ae:	2201      	movs	r2, #1
 80021b0:	21ee      	movs	r1, #238	@ 0xee
 80021b2:	f002 fb3b 	bl	800482c <HAL_I2C_IsDeviceReady>
 80021b6:	4603      	mov	r3, r0
}
 80021b8:	4618      	mov	r0, r3
 80021ba:	3708      	adds	r7, #8
 80021bc:	46bd      	mov	sp, r7
 80021be:	bd80      	pop	{r7, pc}

080021c0 <bmp180_init>:
 * @returns 0 on success, 1 on sensor is not ready, 2 on sensor error.
 * @param hi2cx I2C handle.
 * @param bmp180 `bmp180_t` struct to initialize.
 * */
uint8_t bmp180_init(I2C_HandleTypeDef *hi2cx, bmp180_t *bmp180)
{
 80021c0:	b580      	push	{r7, lr}
 80021c2:	b08a      	sub	sp, #40	@ 0x28
 80021c4:	af00      	add	r7, sp, #0
 80021c6:	6078      	str	r0, [r7, #4]
 80021c8:	6039      	str	r1, [r7, #0]
	bmp180->hi2cx = hi2cx;
 80021ca:	683b      	ldr	r3, [r7, #0]
 80021cc:	687a      	ldr	r2, [r7, #4]
 80021ce:	601a      	str	r2, [r3, #0]

	// Check if device is ready
	if (bmp180_is_ready(bmp180))
 80021d0:	6838      	ldr	r0, [r7, #0]
 80021d2:	f7ff ffe4 	bl	800219e <bmp180_is_ready>
 80021d6:	4603      	mov	r3, r0
 80021d8:	2b00      	cmp	r3, #0
 80021da:	d001      	beq.n	80021e0 <bmp180_init+0x20>
		return 1;
 80021dc:	2301      	movs	r3, #1
 80021de:	e0f5      	b.n	80023cc <bmp180_init+0x20c>

	uint8_t buffer[22];

	// Reset sensor
	buffer[0] = 0xB6;
 80021e0:	23b6      	movs	r3, #182	@ 0xb6
 80021e2:	733b      	strb	r3, [r7, #12]
	bmp180_write(bmp180, SOFT, &buffer[0], 1);
 80021e4:	f107 020c 	add.w	r2, r7, #12
 80021e8:	2301      	movs	r3, #1
 80021ea:	21e0      	movs	r1, #224	@ 0xe0
 80021ec:	6838      	ldr	r0, [r7, #0]
 80021ee:	f7ff ffb8 	bl	8002162 <bmp180_write>
	HAL_Delay(10);
 80021f2:	200a      	movs	r0, #10
 80021f4:	f000 ffb4 	bl	8003160 <HAL_Delay>

	// Check if device ID is correct
	bmp180_read(bmp180, ID, &buffer[0], 1);
 80021f8:	f107 020c 	add.w	r2, r7, #12
 80021fc:	2301      	movs	r3, #1
 80021fe:	21d0      	movs	r1, #208	@ 0xd0
 8002200:	6838      	ldr	r0, [r7, #0]
 8002202:	f7ff ff90 	bl	8002126 <bmp180_read>
	if (buffer[0] != 0x55) {
 8002206:	7b3b      	ldrb	r3, [r7, #12]
 8002208:	2b55      	cmp	r3, #85	@ 0x55
 800220a:	d001      	beq.n	8002210 <bmp180_init+0x50>
		return 2;
 800220c:	2302      	movs	r3, #2
 800220e:	e0dd      	b.n	80023cc <bmp180_init+0x20c>
	}

	// Get calibration data
	bmp180_read(bmp180, CALIB, buffer, 22);
 8002210:	f107 020c 	add.w	r2, r7, #12
 8002214:	2316      	movs	r3, #22
 8002216:	21aa      	movs	r1, #170	@ 0xaa
 8002218:	6838      	ldr	r0, [r7, #0]
 800221a:	f7ff ff84 	bl	8002126 <bmp180_read>

	// If any of the calibration data is 0x00 or 0xFF, sensor is damaged
	for (uint8_t i = 0; i < 22; i += 2) {
 800221e:	2300      	movs	r3, #0
 8002220:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 8002224:	e020      	b.n	8002268 <bmp180_init+0xa8>
		uint16_t combined_calibration_data = convert8bitto16bit(buffer[i], buffer[i + 1]);
 8002226:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800222a:	3328      	adds	r3, #40	@ 0x28
 800222c:	443b      	add	r3, r7
 800222e:	f813 3c1c 	ldrb.w	r3, [r3, #-28]
 8002232:	b21b      	sxth	r3, r3
 8002234:	021b      	lsls	r3, r3, #8
 8002236:	b21a      	sxth	r2, r3
 8002238:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800223c:	3301      	adds	r3, #1
 800223e:	3328      	adds	r3, #40	@ 0x28
 8002240:	443b      	add	r3, r7
 8002242:	f813 3c1c 	ldrb.w	r3, [r3, #-28]
 8002246:	b21b      	sxth	r3, r3
 8002248:	4313      	orrs	r3, r2
 800224a:	b21b      	sxth	r3, r3
 800224c:	84bb      	strh	r3, [r7, #36]	@ 0x24
		if (combined_calibration_data == 0x00 || combined_calibration_data == 0XFF) {
 800224e:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8002250:	2b00      	cmp	r3, #0
 8002252:	d002      	beq.n	800225a <bmp180_init+0x9a>
 8002254:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8002256:	2bff      	cmp	r3, #255	@ 0xff
 8002258:	d101      	bne.n	800225e <bmp180_init+0x9e>
			return 2;
 800225a:	2302      	movs	r3, #2
 800225c:	e0b6      	b.n	80023cc <bmp180_init+0x20c>
	for (uint8_t i = 0; i < 22; i += 2) {
 800225e:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8002262:	3302      	adds	r3, #2
 8002264:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 8002268:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800226c:	2b15      	cmp	r3, #21
 800226e:	d9da      	bls.n	8002226 <bmp180_init+0x66>
		}
	}

	// Set hardware oversampling setting
	switch (bmp180->oversampling_setting) {
 8002270:	683b      	ldr	r3, [r7, #0]
 8002272:	7d1b      	ldrb	r3, [r3, #20]
 8002274:	2b03      	cmp	r3, #3
 8002276:	d81b      	bhi.n	80022b0 <bmp180_init+0xf0>
 8002278:	a201      	add	r2, pc, #4	@ (adr r2, 8002280 <bmp180_init+0xc0>)
 800227a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800227e:	bf00      	nop
 8002280:	08002291 	.word	0x08002291
 8002284:	08002299 	.word	0x08002299
 8002288:	080022a1 	.word	0x080022a1
 800228c:	080022a9 	.word	0x080022a9
		case ultra_low_power:
			bmp180->oss = 0;
 8002290:	683b      	ldr	r3, [r7, #0]
 8002292:	2200      	movs	r2, #0
 8002294:	755a      	strb	r2, [r3, #21]
			break;
 8002296:	e012      	b.n	80022be <bmp180_init+0xfe>
		case standart:
			bmp180->oss = 1;
 8002298:	683b      	ldr	r3, [r7, #0]
 800229a:	2201      	movs	r2, #1
 800229c:	755a      	strb	r2, [r3, #21]
			break;
 800229e:	e00e      	b.n	80022be <bmp180_init+0xfe>
		case high_resolution:
			bmp180->oss = 2;
 80022a0:	683b      	ldr	r3, [r7, #0]
 80022a2:	2202      	movs	r2, #2
 80022a4:	755a      	strb	r2, [r3, #21]
			break;
 80022a6:	e00a      	b.n	80022be <bmp180_init+0xfe>
		case ultra_high_resolution:
			bmp180->oss = 3;
 80022a8:	683b      	ldr	r3, [r7, #0]
 80022aa:	2203      	movs	r2, #3
 80022ac:	755a      	strb	r2, [r3, #21]
			break;
 80022ae:	e006      	b.n	80022be <bmp180_init+0xfe>
		default:
			bmp180->oversampling_setting = standart;
 80022b0:	683b      	ldr	r3, [r7, #0]
 80022b2:	2201      	movs	r2, #1
 80022b4:	751a      	strb	r2, [r3, #20]
			bmp180->oss = 1;
 80022b6:	683b      	ldr	r3, [r7, #0]
 80022b8:	2201      	movs	r2, #1
 80022ba:	755a      	strb	r2, [r3, #21]
			break;
 80022bc:	bf00      	nop
	}

	// Save calibration data
	bmp180->AC1 = convert8bitto16bit(buffer[0],  buffer[1]);
 80022be:	7b3b      	ldrb	r3, [r7, #12]
 80022c0:	b21b      	sxth	r3, r3
 80022c2:	021b      	lsls	r3, r3, #8
 80022c4:	b21a      	sxth	r2, r3
 80022c6:	7b7b      	ldrb	r3, [r7, #13]
 80022c8:	b21b      	sxth	r3, r3
 80022ca:	4313      	orrs	r3, r2
 80022cc:	b21a      	sxth	r2, r3
 80022ce:	683b      	ldr	r3, [r7, #0]
 80022d0:	82da      	strh	r2, [r3, #22]
	bmp180->AC2 = convert8bitto16bit(buffer[2],  buffer[3]);
 80022d2:	7bbb      	ldrb	r3, [r7, #14]
 80022d4:	b21b      	sxth	r3, r3
 80022d6:	021b      	lsls	r3, r3, #8
 80022d8:	b21a      	sxth	r2, r3
 80022da:	7bfb      	ldrb	r3, [r7, #15]
 80022dc:	b21b      	sxth	r3, r3
 80022de:	4313      	orrs	r3, r2
 80022e0:	b21a      	sxth	r2, r3
 80022e2:	683b      	ldr	r3, [r7, #0]
 80022e4:	831a      	strh	r2, [r3, #24]
	bmp180->AC3 = convert8bitto16bit(buffer[4],  buffer[5]);
 80022e6:	7c3b      	ldrb	r3, [r7, #16]
 80022e8:	b21b      	sxth	r3, r3
 80022ea:	021b      	lsls	r3, r3, #8
 80022ec:	b21a      	sxth	r2, r3
 80022ee:	7c7b      	ldrb	r3, [r7, #17]
 80022f0:	b21b      	sxth	r3, r3
 80022f2:	4313      	orrs	r3, r2
 80022f4:	b21a      	sxth	r2, r3
 80022f6:	683b      	ldr	r3, [r7, #0]
 80022f8:	835a      	strh	r2, [r3, #26]
	bmp180->AC4 = convert8bitto16bit(buffer[6],  buffer[7]);
 80022fa:	7cbb      	ldrb	r3, [r7, #18]
 80022fc:	b21b      	sxth	r3, r3
 80022fe:	021b      	lsls	r3, r3, #8
 8002300:	b21a      	sxth	r2, r3
 8002302:	7cfb      	ldrb	r3, [r7, #19]
 8002304:	b21b      	sxth	r3, r3
 8002306:	4313      	orrs	r3, r2
 8002308:	b21b      	sxth	r3, r3
 800230a:	b29a      	uxth	r2, r3
 800230c:	683b      	ldr	r3, [r7, #0]
 800230e:	839a      	strh	r2, [r3, #28]
	bmp180->AC5 = convert8bitto16bit(buffer[8],  buffer[9]);
 8002310:	7d3b      	ldrb	r3, [r7, #20]
 8002312:	b21b      	sxth	r3, r3
 8002314:	021b      	lsls	r3, r3, #8
 8002316:	b21a      	sxth	r2, r3
 8002318:	7d7b      	ldrb	r3, [r7, #21]
 800231a:	b21b      	sxth	r3, r3
 800231c:	4313      	orrs	r3, r2
 800231e:	b21b      	sxth	r3, r3
 8002320:	b29a      	uxth	r2, r3
 8002322:	683b      	ldr	r3, [r7, #0]
 8002324:	83da      	strh	r2, [r3, #30]
	bmp180->AC6 = convert8bitto16bit(buffer[10], buffer[11]);
 8002326:	7dbb      	ldrb	r3, [r7, #22]
 8002328:	b21b      	sxth	r3, r3
 800232a:	021b      	lsls	r3, r3, #8
 800232c:	b21a      	sxth	r2, r3
 800232e:	7dfb      	ldrb	r3, [r7, #23]
 8002330:	b21b      	sxth	r3, r3
 8002332:	4313      	orrs	r3, r2
 8002334:	b21b      	sxth	r3, r3
 8002336:	b29a      	uxth	r2, r3
 8002338:	683b      	ldr	r3, [r7, #0]
 800233a:	841a      	strh	r2, [r3, #32]
	bmp180->B1  = convert8bitto16bit(buffer[12], buffer[13]);
 800233c:	7e3b      	ldrb	r3, [r7, #24]
 800233e:	b21b      	sxth	r3, r3
 8002340:	021b      	lsls	r3, r3, #8
 8002342:	b21a      	sxth	r2, r3
 8002344:	7e7b      	ldrb	r3, [r7, #25]
 8002346:	b21b      	sxth	r3, r3
 8002348:	4313      	orrs	r3, r2
 800234a:	b21a      	sxth	r2, r3
 800234c:	683b      	ldr	r3, [r7, #0]
 800234e:	845a      	strh	r2, [r3, #34]	@ 0x22
	bmp180->B2  = convert8bitto16bit(buffer[14], buffer[15]);
 8002350:	7ebb      	ldrb	r3, [r7, #26]
 8002352:	b21b      	sxth	r3, r3
 8002354:	021b      	lsls	r3, r3, #8
 8002356:	b21a      	sxth	r2, r3
 8002358:	7efb      	ldrb	r3, [r7, #27]
 800235a:	b21b      	sxth	r3, r3
 800235c:	4313      	orrs	r3, r2
 800235e:	b21a      	sxth	r2, r3
 8002360:	683b      	ldr	r3, [r7, #0]
 8002362:	849a      	strh	r2, [r3, #36]	@ 0x24
	bmp180->B3  = 0;
 8002364:	683b      	ldr	r3, [r7, #0]
 8002366:	2200      	movs	r2, #0
 8002368:	629a      	str	r2, [r3, #40]	@ 0x28
	bmp180->B4  = 0;
 800236a:	683b      	ldr	r3, [r7, #0]
 800236c:	2200      	movs	r2, #0
 800236e:	62da      	str	r2, [r3, #44]	@ 0x2c
	bmp180->B5  = 0;
 8002370:	683b      	ldr	r3, [r7, #0]
 8002372:	2200      	movs	r2, #0
 8002374:	631a      	str	r2, [r3, #48]	@ 0x30
	bmp180->B6  = 0;
 8002376:	683b      	ldr	r3, [r7, #0]
 8002378:	2200      	movs	r2, #0
 800237a:	635a      	str	r2, [r3, #52]	@ 0x34
	bmp180->B7  = 0;
 800237c:	683b      	ldr	r3, [r7, #0]
 800237e:	2200      	movs	r2, #0
 8002380:	639a      	str	r2, [r3, #56]	@ 0x38
	bmp180->MB  = convert8bitto16bit(buffer[16], buffer[17]);
 8002382:	7f3b      	ldrb	r3, [r7, #28]
 8002384:	b21b      	sxth	r3, r3
 8002386:	021b      	lsls	r3, r3, #8
 8002388:	b21a      	sxth	r2, r3
 800238a:	7f7b      	ldrb	r3, [r7, #29]
 800238c:	b21b      	sxth	r3, r3
 800238e:	4313      	orrs	r3, r2
 8002390:	b21a      	sxth	r2, r3
 8002392:	683b      	ldr	r3, [r7, #0]
 8002394:	879a      	strh	r2, [r3, #60]	@ 0x3c
	bmp180->MC  = convert8bitto16bit(buffer[18], buffer[19]);
 8002396:	7fbb      	ldrb	r3, [r7, #30]
 8002398:	b21b      	sxth	r3, r3
 800239a:	021b      	lsls	r3, r3, #8
 800239c:	b21a      	sxth	r2, r3
 800239e:	7ffb      	ldrb	r3, [r7, #31]
 80023a0:	b21b      	sxth	r3, r3
 80023a2:	4313      	orrs	r3, r2
 80023a4:	b21a      	sxth	r2, r3
 80023a6:	683b      	ldr	r3, [r7, #0]
 80023a8:	87da      	strh	r2, [r3, #62]	@ 0x3e
	bmp180->MD  = convert8bitto16bit(buffer[20], buffer[21]);
 80023aa:	f897 3020 	ldrb.w	r3, [r7, #32]
 80023ae:	b21b      	sxth	r3, r3
 80023b0:	021b      	lsls	r3, r3, #8
 80023b2:	b21a      	sxth	r2, r3
 80023b4:	f897 3021 	ldrb.w	r3, [r7, #33]	@ 0x21
 80023b8:	b21b      	sxth	r3, r3
 80023ba:	4313      	orrs	r3, r2
 80023bc:	b21a      	sxth	r2, r3
 80023be:	683b      	ldr	r3, [r7, #0]
 80023c0:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40
	bmp180->sea_pressure = 101325;
 80023c4:	683b      	ldr	r3, [r7, #0]
 80023c6:	4a03      	ldr	r2, [pc, #12]	@ (80023d4 <bmp180_init+0x214>)
 80023c8:	611a      	str	r2, [r3, #16]

	return 0;
 80023ca:	2300      	movs	r3, #0
}
 80023cc:	4618      	mov	r0, r3
 80023ce:	3728      	adds	r7, #40	@ 0x28
 80023d0:	46bd      	mov	sp, r7
 80023d2:	bd80      	pop	{r7, pc}
 80023d4:	00018bcd 	.word	0x00018bcd

080023d8 <bmp180_get_all>:
 * @brief Get all sensor data at once.
 * @param bmp180 `bmp180_t` struct to write data.
 * @retval None.
 * */
void bmp180_get_all(bmp180_t *bmp180)
{
 80023d8:	b580      	push	{r7, lr}
 80023da:	b082      	sub	sp, #8
 80023dc:	af00      	add	r7, sp, #0
 80023de:	6078      	str	r0, [r7, #4]
	bmp180_get_temperature(bmp180);
 80023e0:	6878      	ldr	r0, [r7, #4]
 80023e2:	f000 f87d 	bl	80024e0 <bmp180_get_temperature>
	bmp180_get_pressure(bmp180);
 80023e6:	6878      	ldr	r0, [r7, #4]
 80023e8:	f000 f8c4 	bl	8002574 <bmp180_get_pressure>
	bmp180_get_altitude(bmp180);
 80023ec:	6878      	ldr	r0, [r7, #4]
 80023ee:	f000 f9a3 	bl	8002738 <bmp180_get_altitude>
}
 80023f2:	bf00      	nop
 80023f4:	3708      	adds	r7, #8
 80023f6:	46bd      	mov	sp, r7
 80023f8:	bd80      	pop	{r7, pc}

080023fa <_bmp180_read_ut>:

static int16_t _bmp180_read_ut(bmp180_t *bmp180)
{
 80023fa:	b580      	push	{r7, lr}
 80023fc:	b084      	sub	sp, #16
 80023fe:	af00      	add	r7, sp, #0
 8002400:	6078      	str	r0, [r7, #4]
	uint8_t write_data = 0x2E, ut_data[2];
 8002402:	232e      	movs	r3, #46	@ 0x2e
 8002404:	73fb      	strb	r3, [r7, #15]

	bmp180_write(bmp180, CTRL_MEAS, &write_data, 1);
 8002406:	f107 020f 	add.w	r2, r7, #15
 800240a:	2301      	movs	r3, #1
 800240c:	21f4      	movs	r1, #244	@ 0xf4
 800240e:	6878      	ldr	r0, [r7, #4]
 8002410:	f7ff fea7 	bl	8002162 <bmp180_write>
	HAL_Delay(5);
 8002414:	2005      	movs	r0, #5
 8002416:	f000 fea3 	bl	8003160 <HAL_Delay>
	bmp180_read(bmp180, OUT_MSB, ut_data, 2);
 800241a:	f107 020c 	add.w	r2, r7, #12
 800241e:	2302      	movs	r3, #2
 8002420:	21f6      	movs	r1, #246	@ 0xf6
 8002422:	6878      	ldr	r0, [r7, #4]
 8002424:	f7ff fe7f 	bl	8002126 <bmp180_read>

	return (convert8bitto16bit(ut_data[0], ut_data[1]));
 8002428:	7b3b      	ldrb	r3, [r7, #12]
 800242a:	b21b      	sxth	r3, r3
 800242c:	021b      	lsls	r3, r3, #8
 800242e:	b21a      	sxth	r2, r3
 8002430:	7b7b      	ldrb	r3, [r7, #13]
 8002432:	b21b      	sxth	r3, r3
 8002434:	4313      	orrs	r3, r2
 8002436:	b21b      	sxth	r3, r3
}
 8002438:	4618      	mov	r0, r3
 800243a:	3710      	adds	r7, #16
 800243c:	46bd      	mov	sp, r7
 800243e:	bd80      	pop	{r7, pc}

08002440 <_bmp180_read_up>:

static int32_t _bmp180_read_up(bmp180_t *bmp180)
{
 8002440:	b580      	push	{r7, lr}
 8002442:	b084      	sub	sp, #16
 8002444:	af00      	add	r7, sp, #0
 8002446:	6078      	str	r0, [r7, #4]
	uint8_t write_data = 0x34 + (bmp180->oss << 6), up_data[3];
 8002448:	687b      	ldr	r3, [r7, #4]
 800244a:	7d5b      	ldrb	r3, [r3, #21]
 800244c:	019b      	lsls	r3, r3, #6
 800244e:	b2db      	uxtb	r3, r3
 8002450:	3334      	adds	r3, #52	@ 0x34
 8002452:	b2db      	uxtb	r3, r3
 8002454:	73bb      	strb	r3, [r7, #14]
	bmp180_write(bmp180, CTRL_MEAS, &write_data, 1);
 8002456:	f107 020e 	add.w	r2, r7, #14
 800245a:	2301      	movs	r3, #1
 800245c:	21f4      	movs	r1, #244	@ 0xf4
 800245e:	6878      	ldr	r0, [r7, #4]
 8002460:	f7ff fe7f 	bl	8002162 <bmp180_write>
	uint8_t wait = 0;
 8002464:	2300      	movs	r3, #0
 8002466:	73fb      	strb	r3, [r7, #15]
	switch (bmp180->oversampling_setting) {
 8002468:	687b      	ldr	r3, [r7, #4]
 800246a:	7d1b      	ldrb	r3, [r3, #20]
 800246c:	2b03      	cmp	r3, #3
 800246e:	d817      	bhi.n	80024a0 <_bmp180_read_up+0x60>
 8002470:	a201      	add	r2, pc, #4	@ (adr r2, 8002478 <_bmp180_read_up+0x38>)
 8002472:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002476:	bf00      	nop
 8002478:	08002489 	.word	0x08002489
 800247c:	0800248f 	.word	0x0800248f
 8002480:	08002495 	.word	0x08002495
 8002484:	0800249b 	.word	0x0800249b
		case ultra_low_power:
			wait = 5;
 8002488:	2305      	movs	r3, #5
 800248a:	73fb      	strb	r3, [r7, #15]
			break;
 800248c:	e00b      	b.n	80024a6 <_bmp180_read_up+0x66>
		case standart:
			wait = 8;
 800248e:	2308      	movs	r3, #8
 8002490:	73fb      	strb	r3, [r7, #15]
			break;
 8002492:	e008      	b.n	80024a6 <_bmp180_read_up+0x66>
		case high_resolution:
			wait = 14;
 8002494:	230e      	movs	r3, #14
 8002496:	73fb      	strb	r3, [r7, #15]
			break;
 8002498:	e005      	b.n	80024a6 <_bmp180_read_up+0x66>
		case ultra_high_resolution:
			wait = 26;
 800249a:	231a      	movs	r3, #26
 800249c:	73fb      	strb	r3, [r7, #15]
			break;
 800249e:	e002      	b.n	80024a6 <_bmp180_read_up+0x66>
		default:
			wait = 5;
 80024a0:	2305      	movs	r3, #5
 80024a2:	73fb      	strb	r3, [r7, #15]
			break;
 80024a4:	bf00      	nop
	}
	HAL_Delay(wait);
 80024a6:	7bfb      	ldrb	r3, [r7, #15]
 80024a8:	4618      	mov	r0, r3
 80024aa:	f000 fe59 	bl	8003160 <HAL_Delay>
	bmp180_read(bmp180, OUT_MSB, up_data, 3);
 80024ae:	f107 0208 	add.w	r2, r7, #8
 80024b2:	2303      	movs	r3, #3
 80024b4:	21f6      	movs	r1, #246	@ 0xf6
 80024b6:	6878      	ldr	r0, [r7, #4]
 80024b8:	f7ff fe35 	bl	8002126 <bmp180_read>

	return ((up_data[0] << 16) + (up_data[1] << 8) + up_data[2]) >> (8 - bmp180->oss);
 80024bc:	7a3b      	ldrb	r3, [r7, #8]
 80024be:	041a      	lsls	r2, r3, #16
 80024c0:	7a7b      	ldrb	r3, [r7, #9]
 80024c2:	021b      	lsls	r3, r3, #8
 80024c4:	4413      	add	r3, r2
 80024c6:	7aba      	ldrb	r2, [r7, #10]
 80024c8:	441a      	add	r2, r3
 80024ca:	687b      	ldr	r3, [r7, #4]
 80024cc:	7d5b      	ldrb	r3, [r3, #21]
 80024ce:	f1c3 0308 	rsb	r3, r3, #8
 80024d2:	fa42 f303 	asr.w	r3, r2, r3
}
 80024d6:	4618      	mov	r0, r3
 80024d8:	3710      	adds	r7, #16
 80024da:	46bd      	mov	sp, r7
 80024dc:	bd80      	pop	{r7, pc}
 80024de:	bf00      	nop

080024e0 <bmp180_get_temperature>:
 * @brief Get temperature data.
 * @param bmp180 `bmp180_t` struct to write data.
 * @retval None.
 * */
void bmp180_get_temperature(bmp180_t *bmp180)
{
 80024e0:	b580      	push	{r7, lr}
 80024e2:	b086      	sub	sp, #24
 80024e4:	af00      	add	r7, sp, #0
 80024e6:	6078      	str	r0, [r7, #4]
	int16_t ut = _bmp180_read_ut(bmp180);
 80024e8:	6878      	ldr	r0, [r7, #4]
 80024ea:	f7ff ff86 	bl	80023fa <_bmp180_read_ut>
 80024ee:	4603      	mov	r3, r0
 80024f0:	82fb      	strh	r3, [r7, #22]
	int32_t X1, X2;

	X1 = (ut - bmp180->AC6) * bmp180->AC5 / powerof2(15);
 80024f2:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 80024f6:	687a      	ldr	r2, [r7, #4]
 80024f8:	8c12      	ldrh	r2, [r2, #32]
 80024fa:	1a9b      	subs	r3, r3, r2
 80024fc:	687a      	ldr	r2, [r7, #4]
 80024fe:	8bd2      	ldrh	r2, [r2, #30]
 8002500:	fb02 f303 	mul.w	r3, r2, r3
 8002504:	2b00      	cmp	r3, #0
 8002506:	da02      	bge.n	800250e <bmp180_get_temperature+0x2e>
 8002508:	f503 43ff 	add.w	r3, r3, #32640	@ 0x7f80
 800250c:	337f      	adds	r3, #127	@ 0x7f
 800250e:	13db      	asrs	r3, r3, #15
 8002510:	613b      	str	r3, [r7, #16]
	X2 = bmp180->MC * powerof2(11) / (X1 + bmp180->MD);
 8002512:	687b      	ldr	r3, [r7, #4]
 8002514:	f9b3 303e 	ldrsh.w	r3, [r3, #62]	@ 0x3e
 8002518:	02da      	lsls	r2, r3, #11
 800251a:	687b      	ldr	r3, [r7, #4]
 800251c:	f9b3 3040 	ldrsh.w	r3, [r3, #64]	@ 0x40
 8002520:	4619      	mov	r1, r3
 8002522:	693b      	ldr	r3, [r7, #16]
 8002524:	440b      	add	r3, r1
 8002526:	fb92 f3f3 	sdiv	r3, r2, r3
 800252a:	60fb      	str	r3, [r7, #12]
	bmp180->B5 = X1 + X2;
 800252c:	693a      	ldr	r2, [r7, #16]
 800252e:	68fb      	ldr	r3, [r7, #12]
 8002530:	441a      	add	r2, r3
 8002532:	687b      	ldr	r3, [r7, #4]
 8002534:	631a      	str	r2, [r3, #48]	@ 0x30
	bmp180->temperature = ((bmp180->B5 + 8) / powerof2(4)) / 10.0;
 8002536:	687b      	ldr	r3, [r7, #4]
 8002538:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800253a:	3308      	adds	r3, #8
 800253c:	2b00      	cmp	r3, #0
 800253e:	da00      	bge.n	8002542 <bmp180_get_temperature+0x62>
 8002540:	330f      	adds	r3, #15
 8002542:	111b      	asrs	r3, r3, #4
 8002544:	4618      	mov	r0, r3
 8002546:	f7fe f80d 	bl	8000564 <__aeabi_i2d>
 800254a:	f04f 0200 	mov.w	r2, #0
 800254e:	4b08      	ldr	r3, [pc, #32]	@ (8002570 <bmp180_get_temperature+0x90>)
 8002550:	f7fe f99c 	bl	800088c <__aeabi_ddiv>
 8002554:	4602      	mov	r2, r0
 8002556:	460b      	mov	r3, r1
 8002558:	4610      	mov	r0, r2
 800255a:	4619      	mov	r1, r3
 800255c:	f7fe fb44 	bl	8000be8 <__aeabi_d2f>
 8002560:	4602      	mov	r2, r0
 8002562:	687b      	ldr	r3, [r7, #4]
 8002564:	605a      	str	r2, [r3, #4]
}
 8002566:	bf00      	nop
 8002568:	3718      	adds	r7, #24
 800256a:	46bd      	mov	sp, r7
 800256c:	bd80      	pop	{r7, pc}
 800256e:	bf00      	nop
 8002570:	40240000 	.word	0x40240000

08002574 <bmp180_get_pressure>:
 * @brief Get pressure data.
 * @param bmp180 `bmp180_t` struct to write data.
 * @retval None.
 * */
void bmp180_get_pressure(bmp180_t *bmp180)
{
 8002574:	b580      	push	{r7, lr}
 8002576:	b088      	sub	sp, #32
 8002578:	af00      	add	r7, sp, #0
 800257a:	6078      	str	r0, [r7, #4]
	int32_t X1, X2, X3, up = _bmp180_read_up(bmp180), p;
 800257c:	6878      	ldr	r0, [r7, #4]
 800257e:	f7ff ff5f 	bl	8002440 <_bmp180_read_up>
 8002582:	61b8      	str	r0, [r7, #24]
	bmp180->B6 = bmp180->B5 - 4000;
 8002584:	687b      	ldr	r3, [r7, #4]
 8002586:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002588:	f5a3 627a 	sub.w	r2, r3, #4000	@ 0xfa0
 800258c:	687b      	ldr	r3, [r7, #4]
 800258e:	635a      	str	r2, [r3, #52]	@ 0x34
	X1 = (bmp180->B2 * (bmp180->B6 * bmp180->B6 / powerof2(12))) / powerof2(11);
 8002590:	687b      	ldr	r3, [r7, #4]
 8002592:	f9b3 3024 	ldrsh.w	r3, [r3, #36]	@ 0x24
 8002596:	4619      	mov	r1, r3
 8002598:	687b      	ldr	r3, [r7, #4]
 800259a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800259c:	687a      	ldr	r2, [r7, #4]
 800259e:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 80025a0:	fb02 f303 	mul.w	r3, r2, r3
 80025a4:	2b00      	cmp	r3, #0
 80025a6:	da01      	bge.n	80025ac <bmp180_get_pressure+0x38>
 80025a8:	f603 73ff 	addw	r3, r3, #4095	@ 0xfff
 80025ac:	131b      	asrs	r3, r3, #12
 80025ae:	fb01 f303 	mul.w	r3, r1, r3
 80025b2:	2b00      	cmp	r3, #0
 80025b4:	da01      	bge.n	80025ba <bmp180_get_pressure+0x46>
 80025b6:	f203 73ff 	addw	r3, r3, #2047	@ 0x7ff
 80025ba:	12db      	asrs	r3, r3, #11
 80025bc:	617b      	str	r3, [r7, #20]
	X2 = bmp180->AC2 * bmp180->B6 / powerof2(11);
 80025be:	687b      	ldr	r3, [r7, #4]
 80025c0:	f9b3 3018 	ldrsh.w	r3, [r3, #24]
 80025c4:	461a      	mov	r2, r3
 80025c6:	687b      	ldr	r3, [r7, #4]
 80025c8:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80025ca:	fb02 f303 	mul.w	r3, r2, r3
 80025ce:	2b00      	cmp	r3, #0
 80025d0:	da01      	bge.n	80025d6 <bmp180_get_pressure+0x62>
 80025d2:	f203 73ff 	addw	r3, r3, #2047	@ 0x7ff
 80025d6:	12db      	asrs	r3, r3, #11
 80025d8:	613b      	str	r3, [r7, #16]
	X3 = X1 + X2;
 80025da:	697a      	ldr	r2, [r7, #20]
 80025dc:	693b      	ldr	r3, [r7, #16]
 80025de:	4413      	add	r3, r2
 80025e0:	60fb      	str	r3, [r7, #12]
	bmp180->B3 = (((bmp180->AC1 * 4 + X3) << bmp180->oss) + 2) / 4;
 80025e2:	687b      	ldr	r3, [r7, #4]
 80025e4:	f9b3 3016 	ldrsh.w	r3, [r3, #22]
 80025e8:	009a      	lsls	r2, r3, #2
 80025ea:	68fb      	ldr	r3, [r7, #12]
 80025ec:	4413      	add	r3, r2
 80025ee:	687a      	ldr	r2, [r7, #4]
 80025f0:	7d52      	ldrb	r2, [r2, #21]
 80025f2:	4093      	lsls	r3, r2
 80025f4:	3302      	adds	r3, #2
 80025f6:	2b00      	cmp	r3, #0
 80025f8:	da00      	bge.n	80025fc <bmp180_get_pressure+0x88>
 80025fa:	3303      	adds	r3, #3
 80025fc:	109b      	asrs	r3, r3, #2
 80025fe:	461a      	mov	r2, r3
 8002600:	687b      	ldr	r3, [r7, #4]
 8002602:	629a      	str	r2, [r3, #40]	@ 0x28
	X1 = bmp180->AC3 * bmp180->B6 / powerof2(13);
 8002604:	687b      	ldr	r3, [r7, #4]
 8002606:	f9b3 301a 	ldrsh.w	r3, [r3, #26]
 800260a:	461a      	mov	r2, r3
 800260c:	687b      	ldr	r3, [r7, #4]
 800260e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002610:	fb02 f303 	mul.w	r3, r2, r3
 8002614:	2b00      	cmp	r3, #0
 8002616:	da02      	bge.n	800261e <bmp180_get_pressure+0xaa>
 8002618:	f503 53ff 	add.w	r3, r3, #8160	@ 0x1fe0
 800261c:	331f      	adds	r3, #31
 800261e:	135b      	asrs	r3, r3, #13
 8002620:	617b      	str	r3, [r7, #20]
	X2 = (bmp180->B1 * (bmp180->B6 * bmp180->B6 / powerof2(12))) / powerof2(16);
 8002622:	687b      	ldr	r3, [r7, #4]
 8002624:	f9b3 3022 	ldrsh.w	r3, [r3, #34]	@ 0x22
 8002628:	4619      	mov	r1, r3
 800262a:	687b      	ldr	r3, [r7, #4]
 800262c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800262e:	687a      	ldr	r2, [r7, #4]
 8002630:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 8002632:	fb02 f303 	mul.w	r3, r2, r3
 8002636:	2b00      	cmp	r3, #0
 8002638:	da01      	bge.n	800263e <bmp180_get_pressure+0xca>
 800263a:	f603 73ff 	addw	r3, r3, #4095	@ 0xfff
 800263e:	131b      	asrs	r3, r3, #12
 8002640:	fb01 f303 	mul.w	r3, r1, r3
 8002644:	2b00      	cmp	r3, #0
 8002646:	da02      	bge.n	800264e <bmp180_get_pressure+0xda>
 8002648:	f503 437f 	add.w	r3, r3, #65280	@ 0xff00
 800264c:	33ff      	adds	r3, #255	@ 0xff
 800264e:	141b      	asrs	r3, r3, #16
 8002650:	613b      	str	r3, [r7, #16]
	X3 = ((X1 + X2) + 2) / powerof2(2);
 8002652:	697a      	ldr	r2, [r7, #20]
 8002654:	693b      	ldr	r3, [r7, #16]
 8002656:	4413      	add	r3, r2
 8002658:	3302      	adds	r3, #2
 800265a:	2b00      	cmp	r3, #0
 800265c:	da00      	bge.n	8002660 <bmp180_get_pressure+0xec>
 800265e:	3303      	adds	r3, #3
 8002660:	109b      	asrs	r3, r3, #2
 8002662:	60fb      	str	r3, [r7, #12]
	bmp180->B4 = bmp180->AC4 * (uint32_t)(X3 + 32768) / powerof2(15);
 8002664:	687b      	ldr	r3, [r7, #4]
 8002666:	8b9b      	ldrh	r3, [r3, #28]
 8002668:	461a      	mov	r2, r3
 800266a:	68fb      	ldr	r3, [r7, #12]
 800266c:	f503 4300 	add.w	r3, r3, #32768	@ 0x8000
 8002670:	fb02 f303 	mul.w	r3, r2, r3
 8002674:	0bda      	lsrs	r2, r3, #15
 8002676:	687b      	ldr	r3, [r7, #4]
 8002678:	62da      	str	r2, [r3, #44]	@ 0x2c
	bmp180->B7 = ((uint32_t)up - bmp180->B3) * (50000 >> bmp180->oss);
 800267a:	69bb      	ldr	r3, [r7, #24]
 800267c:	687a      	ldr	r2, [r7, #4]
 800267e:	6a92      	ldr	r2, [r2, #40]	@ 0x28
 8002680:	1a9b      	subs	r3, r3, r2
 8002682:	687a      	ldr	r2, [r7, #4]
 8002684:	7d52      	ldrb	r2, [r2, #21]
 8002686:	4611      	mov	r1, r2
 8002688:	f24c 3250 	movw	r2, #50000	@ 0xc350
 800268c:	410a      	asrs	r2, r1
 800268e:	fb03 f202 	mul.w	r2, r3, r2
 8002692:	687b      	ldr	r3, [r7, #4]
 8002694:	639a      	str	r2, [r3, #56]	@ 0x38
	if (bmp180->B7 < 0x80000000) {
 8002696:	687b      	ldr	r3, [r7, #4]
 8002698:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800269a:	2b00      	cmp	r3, #0
 800269c:	db08      	blt.n	80026b0 <bmp180_get_pressure+0x13c>
		p = (bmp180->B7 * 2) / bmp180->B4;
 800269e:	687b      	ldr	r3, [r7, #4]
 80026a0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80026a2:	005a      	lsls	r2, r3, #1
 80026a4:	687b      	ldr	r3, [r7, #4]
 80026a6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80026a8:	fbb2 f3f3 	udiv	r3, r2, r3
 80026ac:	61fb      	str	r3, [r7, #28]
 80026ae:	e007      	b.n	80026c0 <bmp180_get_pressure+0x14c>
	}
	else {
		p = (bmp180->B7 / bmp180->B4) * 2;
 80026b0:	687b      	ldr	r3, [r7, #4]
 80026b2:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80026b4:	687b      	ldr	r3, [r7, #4]
 80026b6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80026b8:	fbb2 f3f3 	udiv	r3, r2, r3
 80026bc:	005b      	lsls	r3, r3, #1
 80026be:	61fb      	str	r3, [r7, #28]
	}
	X1 = (p / powerof2(8)) * (p / powerof2(8));
 80026c0:	69fb      	ldr	r3, [r7, #28]
 80026c2:	2b00      	cmp	r3, #0
 80026c4:	da00      	bge.n	80026c8 <bmp180_get_pressure+0x154>
 80026c6:	33ff      	adds	r3, #255	@ 0xff
 80026c8:	121b      	asrs	r3, r3, #8
 80026ca:	461a      	mov	r2, r3
 80026cc:	69fb      	ldr	r3, [r7, #28]
 80026ce:	2b00      	cmp	r3, #0
 80026d0:	da00      	bge.n	80026d4 <bmp180_get_pressure+0x160>
 80026d2:	33ff      	adds	r3, #255	@ 0xff
 80026d4:	121b      	asrs	r3, r3, #8
 80026d6:	fb02 f303 	mul.w	r3, r2, r3
 80026da:	617b      	str	r3, [r7, #20]
	X1 = (X1 * 3038) / powerof2(16);
 80026dc:	697b      	ldr	r3, [r7, #20]
 80026de:	f640 32de 	movw	r2, #3038	@ 0xbde
 80026e2:	fb02 f303 	mul.w	r3, r2, r3
 80026e6:	2b00      	cmp	r3, #0
 80026e8:	da02      	bge.n	80026f0 <bmp180_get_pressure+0x17c>
 80026ea:	f503 437f 	add.w	r3, r3, #65280	@ 0xff00
 80026ee:	33ff      	adds	r3, #255	@ 0xff
 80026f0:	141b      	asrs	r3, r3, #16
 80026f2:	617b      	str	r3, [r7, #20]
	X2 = (-7357 * p) / powerof2(16);
 80026f4:	69fb      	ldr	r3, [r7, #28]
 80026f6:	4a0f      	ldr	r2, [pc, #60]	@ (8002734 <bmp180_get_pressure+0x1c0>)
 80026f8:	fb02 f303 	mul.w	r3, r2, r3
 80026fc:	2b00      	cmp	r3, #0
 80026fe:	da02      	bge.n	8002706 <bmp180_get_pressure+0x192>
 8002700:	f503 437f 	add.w	r3, r3, #65280	@ 0xff00
 8002704:	33ff      	adds	r3, #255	@ 0xff
 8002706:	141b      	asrs	r3, r3, #16
 8002708:	613b      	str	r3, [r7, #16]
	p = p + (X1 + X2 + 3791) / powerof2(4);
 800270a:	697a      	ldr	r2, [r7, #20]
 800270c:	693b      	ldr	r3, [r7, #16]
 800270e:	4413      	add	r3, r2
 8002710:	f603 63cf 	addw	r3, r3, #3791	@ 0xecf
 8002714:	2b00      	cmp	r3, #0
 8002716:	da00      	bge.n	800271a <bmp180_get_pressure+0x1a6>
 8002718:	330f      	adds	r3, #15
 800271a:	111b      	asrs	r3, r3, #4
 800271c:	461a      	mov	r2, r3
 800271e:	69fb      	ldr	r3, [r7, #28]
 8002720:	4413      	add	r3, r2
 8002722:	61fb      	str	r3, [r7, #28]
	bmp180->pressure = p;
 8002724:	687b      	ldr	r3, [r7, #4]
 8002726:	69fa      	ldr	r2, [r7, #28]
 8002728:	609a      	str	r2, [r3, #8]
}
 800272a:	bf00      	nop
 800272c:	3720      	adds	r7, #32
 800272e:	46bd      	mov	sp, r7
 8002730:	bd80      	pop	{r7, pc}
 8002732:	bf00      	nop
 8002734:	ffffe343 	.word	0xffffe343

08002738 <bmp180_get_altitude>:
 * @brief Calculate altitude from pressure data.
 * @param bmp180 `bmp180_t` struct to write data.
 * @retval None.
 * */
void bmp180_get_altitude(bmp180_t *bmp180)
{
 8002738:	b580      	push	{r7, lr}
 800273a:	b082      	sub	sp, #8
 800273c:	af00      	add	r7, sp, #0
 800273e:	6078      	str	r0, [r7, #4]
	bmp180->altitude = 44330 * (1 - pow(((float)bmp180->pressure / (float)bmp180->sea_pressure), 1 / 5.255));
 8002740:	687b      	ldr	r3, [r7, #4]
 8002742:	689b      	ldr	r3, [r3, #8]
 8002744:	ee07 3a90 	vmov	s15, r3
 8002748:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800274c:	687b      	ldr	r3, [r7, #4]
 800274e:	691b      	ldr	r3, [r3, #16]
 8002750:	ee07 3a90 	vmov	s15, r3
 8002754:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8002758:	eec7 6a27 	vdiv.f32	s13, s14, s15
 800275c:	ee16 0a90 	vmov	r0, s13
 8002760:	f7fd ff12 	bl	8000588 <__aeabi_f2d>
 8002764:	4602      	mov	r2, r0
 8002766:	460b      	mov	r3, r1
 8002768:	ed9f 1b11 	vldr	d1, [pc, #68]	@ 80027b0 <bmp180_get_altitude+0x78>
 800276c:	ec43 2b10 	vmov	d0, r2, r3
 8002770:	f008 fc7a 	bl	800b068 <pow>
 8002774:	ec53 2b10 	vmov	r2, r3, d0
 8002778:	f04f 0000 	mov.w	r0, #0
 800277c:	4910      	ldr	r1, [pc, #64]	@ (80027c0 <bmp180_get_altitude+0x88>)
 800277e:	f7fd fda3 	bl	80002c8 <__aeabi_dsub>
 8002782:	4602      	mov	r2, r0
 8002784:	460b      	mov	r3, r1
 8002786:	4610      	mov	r0, r2
 8002788:	4619      	mov	r1, r3
 800278a:	a30b      	add	r3, pc, #44	@ (adr r3, 80027b8 <bmp180_get_altitude+0x80>)
 800278c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002790:	f7fd ff52 	bl	8000638 <__aeabi_dmul>
 8002794:	4602      	mov	r2, r0
 8002796:	460b      	mov	r3, r1
 8002798:	4610      	mov	r0, r2
 800279a:	4619      	mov	r1, r3
 800279c:	f7fe fa24 	bl	8000be8 <__aeabi_d2f>
 80027a0:	4602      	mov	r2, r0
 80027a2:	687b      	ldr	r3, [r7, #4]
 80027a4:	60da      	str	r2, [r3, #12]
}
 80027a6:	bf00      	nop
 80027a8:	3708      	adds	r7, #8
 80027aa:	46bd      	mov	sp, r7
 80027ac:	bd80      	pop	{r7, pc}
 80027ae:	bf00      	nop
 80027b0:	ccd9456c 	.word	0xccd9456c
 80027b4:	3fc85b95 	.word	0x3fc85b95
 80027b8:	00000000 	.word	0x00000000
 80027bc:	40e5a540 	.word	0x40e5a540
 80027c0:	3ff00000 	.word	0x3ff00000

080027c4 <delayInit>:
 * @brief Inicializa una estructura de delay con un tiempo especfico.
 * @param delay Puntero a la estructura delay_t que se desea inicializar.
 * @param duration Tiempo de duracin del retardo en milisegundos.
 * @retval Ninguno
 */
void delayInit(delay_t *delay, tick_t duration) {
 80027c4:	b480      	push	{r7}
 80027c6:	b083      	sub	sp, #12
 80027c8:	af00      	add	r7, sp, #0
 80027ca:	6078      	str	r0, [r7, #4]
 80027cc:	6039      	str	r1, [r7, #0]
    delay->duration = duration;
 80027ce:	687b      	ldr	r3, [r7, #4]
 80027d0:	683a      	ldr	r2, [r7, #0]
 80027d2:	605a      	str	r2, [r3, #4]
    delay->running = false;
 80027d4:	687b      	ldr	r3, [r7, #4]
 80027d6:	2200      	movs	r2, #0
 80027d8:	721a      	strb	r2, [r3, #8]
}
 80027da:	bf00      	nop
 80027dc:	370c      	adds	r7, #12
 80027de:	46bd      	mov	sp, r7
 80027e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027e4:	4770      	bx	lr

080027e6 <delayRead>:
 * @brief Verifica si el retardo ha finalizado.
 * @param delay Puntero a la estructura delay_t que contiene el estado del retardo.
 * @retval true  Si ya transcurri el tiempo del retardo.
 * @retval false Si el retardo sigue en curso.
 */
bool_t delayRead(delay_t *delay) {
 80027e6:	b580      	push	{r7, lr}
 80027e8:	b082      	sub	sp, #8
 80027ea:	af00      	add	r7, sp, #0
 80027ec:	6078      	str	r0, [r7, #4]
    if (!delay->running) {
 80027ee:	687b      	ldr	r3, [r7, #4]
 80027f0:	7a1b      	ldrb	r3, [r3, #8]
 80027f2:	f083 0301 	eor.w	r3, r3, #1
 80027f6:	b2db      	uxtb	r3, r3
 80027f8:	2b00      	cmp	r3, #0
 80027fa:	d009      	beq.n	8002810 <delayRead+0x2a>
        delay->startTime = HAL_GetTick();
 80027fc:	f000 fca4 	bl	8003148 <HAL_GetTick>
 8002800:	4602      	mov	r2, r0
 8002802:	687b      	ldr	r3, [r7, #4]
 8002804:	601a      	str	r2, [r3, #0]
        delay->running = true;
 8002806:	687b      	ldr	r3, [r7, #4]
 8002808:	2201      	movs	r2, #1
 800280a:	721a      	strb	r2, [r3, #8]
        return false;
 800280c:	2300      	movs	r3, #0
 800280e:	e00f      	b.n	8002830 <delayRead+0x4a>
    } else {
        if ((HAL_GetTick() - delay->startTime) >= delay->duration) {
 8002810:	f000 fc9a 	bl	8003148 <HAL_GetTick>
 8002814:	4602      	mov	r2, r0
 8002816:	687b      	ldr	r3, [r7, #4]
 8002818:	681b      	ldr	r3, [r3, #0]
 800281a:	1ad2      	subs	r2, r2, r3
 800281c:	687b      	ldr	r3, [r7, #4]
 800281e:	685b      	ldr	r3, [r3, #4]
 8002820:	429a      	cmp	r2, r3
 8002822:	d304      	bcc.n	800282e <delayRead+0x48>
            delay->running = false;
 8002824:	687b      	ldr	r3, [r7, #4]
 8002826:	2200      	movs	r2, #0
 8002828:	721a      	strb	r2, [r3, #8]
            return true;
 800282a:	2301      	movs	r3, #1
 800282c:	e000      	b.n	8002830 <delayRead+0x4a>
        } else {
            return false;
 800282e:	2300      	movs	r3, #0
        }
    }
}
 8002830:	4618      	mov	r0, r3
 8002832:	3708      	adds	r7, #8
 8002834:	46bd      	mov	sp, r7
 8002836:	bd80      	pop	{r7, pc}

08002838 <MX_GPIO_Init>:
 * @brief GPIO Initialization Function
 * @param None
 * @retval None
 */
void MX_GPIO_Init(void)
{
 8002838:	b580      	push	{r7, lr}
 800283a:	b08c      	sub	sp, #48	@ 0x30
 800283c:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800283e:	f107 031c 	add.w	r3, r7, #28
 8002842:	2200      	movs	r2, #0
 8002844:	601a      	str	r2, [r3, #0]
 8002846:	605a      	str	r2, [r3, #4]
 8002848:	609a      	str	r2, [r3, #8]
 800284a:	60da      	str	r2, [r3, #12]
 800284c:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800284e:	2300      	movs	r3, #0
 8002850:	61bb      	str	r3, [r7, #24]
 8002852:	4b5f      	ldr	r3, [pc, #380]	@ (80029d0 <MX_GPIO_Init+0x198>)
 8002854:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002856:	4a5e      	ldr	r2, [pc, #376]	@ (80029d0 <MX_GPIO_Init+0x198>)
 8002858:	f043 0304 	orr.w	r3, r3, #4
 800285c:	6313      	str	r3, [r2, #48]	@ 0x30
 800285e:	4b5c      	ldr	r3, [pc, #368]	@ (80029d0 <MX_GPIO_Init+0x198>)
 8002860:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002862:	f003 0304 	and.w	r3, r3, #4
 8002866:	61bb      	str	r3, [r7, #24]
 8002868:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 800286a:	2300      	movs	r3, #0
 800286c:	617b      	str	r3, [r7, #20]
 800286e:	4b58      	ldr	r3, [pc, #352]	@ (80029d0 <MX_GPIO_Init+0x198>)
 8002870:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002872:	4a57      	ldr	r2, [pc, #348]	@ (80029d0 <MX_GPIO_Init+0x198>)
 8002874:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8002878:	6313      	str	r3, [r2, #48]	@ 0x30
 800287a:	4b55      	ldr	r3, [pc, #340]	@ (80029d0 <MX_GPIO_Init+0x198>)
 800287c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800287e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002882:	617b      	str	r3, [r7, #20]
 8002884:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8002886:	2300      	movs	r3, #0
 8002888:	613b      	str	r3, [r7, #16]
 800288a:	4b51      	ldr	r3, [pc, #324]	@ (80029d0 <MX_GPIO_Init+0x198>)
 800288c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800288e:	4a50      	ldr	r2, [pc, #320]	@ (80029d0 <MX_GPIO_Init+0x198>)
 8002890:	f043 0301 	orr.w	r3, r3, #1
 8002894:	6313      	str	r3, [r2, #48]	@ 0x30
 8002896:	4b4e      	ldr	r3, [pc, #312]	@ (80029d0 <MX_GPIO_Init+0x198>)
 8002898:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800289a:	f003 0301 	and.w	r3, r3, #1
 800289e:	613b      	str	r3, [r7, #16]
 80028a0:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80028a2:	2300      	movs	r3, #0
 80028a4:	60fb      	str	r3, [r7, #12]
 80028a6:	4b4a      	ldr	r3, [pc, #296]	@ (80029d0 <MX_GPIO_Init+0x198>)
 80028a8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80028aa:	4a49      	ldr	r2, [pc, #292]	@ (80029d0 <MX_GPIO_Init+0x198>)
 80028ac:	f043 0302 	orr.w	r3, r3, #2
 80028b0:	6313      	str	r3, [r2, #48]	@ 0x30
 80028b2:	4b47      	ldr	r3, [pc, #284]	@ (80029d0 <MX_GPIO_Init+0x198>)
 80028b4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80028b6:	f003 0302 	and.w	r3, r3, #2
 80028ba:	60fb      	str	r3, [r7, #12]
 80028bc:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 80028be:	2300      	movs	r3, #0
 80028c0:	60bb      	str	r3, [r7, #8]
 80028c2:	4b43      	ldr	r3, [pc, #268]	@ (80029d0 <MX_GPIO_Init+0x198>)
 80028c4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80028c6:	4a42      	ldr	r2, [pc, #264]	@ (80029d0 <MX_GPIO_Init+0x198>)
 80028c8:	f043 0308 	orr.w	r3, r3, #8
 80028cc:	6313      	str	r3, [r2, #48]	@ 0x30
 80028ce:	4b40      	ldr	r3, [pc, #256]	@ (80029d0 <MX_GPIO_Init+0x198>)
 80028d0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80028d2:	f003 0308 	and.w	r3, r3, #8
 80028d6:	60bb      	str	r3, [r7, #8]
 80028d8:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 80028da:	2300      	movs	r3, #0
 80028dc:	607b      	str	r3, [r7, #4]
 80028de:	4b3c      	ldr	r3, [pc, #240]	@ (80029d0 <MX_GPIO_Init+0x198>)
 80028e0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80028e2:	4a3b      	ldr	r2, [pc, #236]	@ (80029d0 <MX_GPIO_Init+0x198>)
 80028e4:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80028e8:	6313      	str	r3, [r2, #48]	@ 0x30
 80028ea:	4b39      	ldr	r3, [pc, #228]	@ (80029d0 <MX_GPIO_Init+0x198>)
 80028ec:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80028ee:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80028f2:	607b      	str	r3, [r7, #4]
 80028f4:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, LD1_Pin|LD3_Pin|LD2_Pin, GPIO_PIN_RESET);
 80028f6:	2200      	movs	r2, #0
 80028f8:	f244 0181 	movw	r1, #16513	@ 0x4081
 80028fc:	4835      	ldr	r0, [pc, #212]	@ (80029d4 <MX_GPIO_Init+0x19c>)
 80028fe:	f001 fb0b 	bl	8003f18 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(USB_PowerSwitchOn_GPIO_Port, USB_PowerSwitchOn_Pin, GPIO_PIN_RESET);
 8002902:	2200      	movs	r2, #0
 8002904:	2140      	movs	r1, #64	@ 0x40
 8002906:	4834      	ldr	r0, [pc, #208]	@ (80029d8 <MX_GPIO_Init+0x1a0>)
 8002908:	f001 fb06 	bl	8003f18 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : USER_Btn_Pin */
  GPIO_InitStruct.Pin = USER_Btn_Pin;
 800290c:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8002910:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8002912:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 8002916:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002918:	2300      	movs	r3, #0
 800291a:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(USER_Btn_GPIO_Port, &GPIO_InitStruct);
 800291c:	f107 031c 	add.w	r3, r7, #28
 8002920:	4619      	mov	r1, r3
 8002922:	482e      	ldr	r0, [pc, #184]	@ (80029dc <MX_GPIO_Init+0x1a4>)
 8002924:	f001 f934 	bl	8003b90 <HAL_GPIO_Init>

  /*Configure GPIO pins : LD1_Pin LD3_Pin LD2_Pin */
  GPIO_InitStruct.Pin = LD1_Pin|LD3_Pin|LD2_Pin;
 8002928:	f244 0381 	movw	r3, #16513	@ 0x4081
 800292c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800292e:	2301      	movs	r3, #1
 8002930:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002932:	2300      	movs	r3, #0
 8002934:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002936:	2300      	movs	r3, #0
 8002938:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800293a:	f107 031c 	add.w	r3, r7, #28
 800293e:	4619      	mov	r1, r3
 8002940:	4824      	ldr	r0, [pc, #144]	@ (80029d4 <MX_GPIO_Init+0x19c>)
 8002942:	f001 f925 	bl	8003b90 <HAL_GPIO_Init>

  /*Configure GPIO pin : USB_PowerSwitchOn_Pin */
  GPIO_InitStruct.Pin = USB_PowerSwitchOn_Pin;
 8002946:	2340      	movs	r3, #64	@ 0x40
 8002948:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800294a:	2301      	movs	r3, #1
 800294c:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800294e:	2300      	movs	r3, #0
 8002950:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002952:	2300      	movs	r3, #0
 8002954:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(USB_PowerSwitchOn_GPIO_Port, &GPIO_InitStruct);
 8002956:	f107 031c 	add.w	r3, r7, #28
 800295a:	4619      	mov	r1, r3
 800295c:	481e      	ldr	r0, [pc, #120]	@ (80029d8 <MX_GPIO_Init+0x1a0>)
 800295e:	f001 f917 	bl	8003b90 <HAL_GPIO_Init>

  /*Configure GPIO pin : USB_OverCurrent_Pin */
  GPIO_InitStruct.Pin = USB_OverCurrent_Pin;
 8002962:	2380      	movs	r3, #128	@ 0x80
 8002964:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002966:	2300      	movs	r3, #0
 8002968:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800296a:	2300      	movs	r3, #0
 800296c:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(USB_OverCurrent_GPIO_Port, &GPIO_InitStruct);
 800296e:	f107 031c 	add.w	r3, r7, #28
 8002972:	4619      	mov	r1, r3
 8002974:	4818      	ldr	r0, [pc, #96]	@ (80029d8 <MX_GPIO_Init+0x1a0>)
 8002976:	f001 f90b 	bl	8003b90 <HAL_GPIO_Init>

  /* USER CODE BEGIN MX_GPIO_Init_2 */
  HAL_GPIO_WritePin(SDA_Port, SDA_Pin, GPIO_PIN_SET);
 800297a:	2201      	movs	r2, #1
 800297c:	2101      	movs	r1, #1
 800297e:	4818      	ldr	r0, [pc, #96]	@ (80029e0 <MX_GPIO_Init+0x1a8>)
 8002980:	f001 faca 	bl	8003f18 <HAL_GPIO_WritePin>

  GPIO_InitStruct.Pin = SDA_Pin;
 8002984:	2301      	movs	r3, #1
 8002986:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002988:	2301      	movs	r3, #1
 800298a:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800298c:	2300      	movs	r3, #0
 800298e:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002990:	2300      	movs	r3, #0
 8002992:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002994:	f107 031c 	add.w	r3, r7, #28
 8002998:	4619      	mov	r1, r3
 800299a:	480e      	ldr	r0, [pc, #56]	@ (80029d4 <MX_GPIO_Init+0x19c>)
 800299c:	f001 f8f8 	bl	8003b90 <HAL_GPIO_Init>

  HAL_GPIO_WritePin(SCL_Port, SCL_Pin, GPIO_PIN_SET);
 80029a0:	2201      	movs	r2, #1
 80029a2:	2101      	movs	r1, #1
 80029a4:	480f      	ldr	r0, [pc, #60]	@ (80029e4 <MX_GPIO_Init+0x1ac>)
 80029a6:	f001 fab7 	bl	8003f18 <HAL_GPIO_WritePin>

  GPIO_InitStruct.Pin = SCL_Pin;
 80029aa:	2301      	movs	r3, #1
 80029ac:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80029ae:	2301      	movs	r3, #1
 80029b0:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80029b2:	2300      	movs	r3, #0
 80029b4:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80029b6:	2300      	movs	r3, #0
 80029b8:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80029ba:	f107 031c 	add.w	r3, r7, #28
 80029be:	4619      	mov	r1, r3
 80029c0:	4804      	ldr	r0, [pc, #16]	@ (80029d4 <MX_GPIO_Init+0x19c>)
 80029c2:	f001 f8e5 	bl	8003b90 <HAL_GPIO_Init>
  /* USER CODE END MX_GPIO_Init_2 */
}
 80029c6:	bf00      	nop
 80029c8:	3730      	adds	r7, #48	@ 0x30
 80029ca:	46bd      	mov	sp, r7
 80029cc:	bd80      	pop	{r7, pc}
 80029ce:	bf00      	nop
 80029d0:	40023800 	.word	0x40023800
 80029d4:	40020400 	.word	0x40020400
 80029d8:	40021800 	.word	0x40021800
 80029dc:	40020800 	.word	0x40020800
 80029e0:	40021000 	.word	0x40021000
 80029e4:	40020000 	.word	0x40020000

080029e8 <HAL_DelayUs>:
		"TIMEOUT",
		"ERROR",
		"CHECKSUM MISMATCH"
};

static void HAL_DelayUs(TIM_HandleTypeDef *tim, uint16_t us) {
 80029e8:	b480      	push	{r7}
 80029ea:	b083      	sub	sp, #12
 80029ec:	af00      	add	r7, sp, #0
 80029ee:	6078      	str	r0, [r7, #4]
 80029f0:	460b      	mov	r3, r1
 80029f2:	807b      	strh	r3, [r7, #2]
	__HAL_TIM_SET_COUNTER(tim, 0);
 80029f4:	687b      	ldr	r3, [r7, #4]
 80029f6:	681b      	ldr	r3, [r3, #0]
 80029f8:	2200      	movs	r2, #0
 80029fa:	625a      	str	r2, [r3, #36]	@ 0x24
	while(__HAL_TIM_GET_COUNTER(tim) < us);
 80029fc:	bf00      	nop
 80029fe:	687b      	ldr	r3, [r7, #4]
 8002a00:	681b      	ldr	r3, [r3, #0]
 8002a02:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8002a04:	887b      	ldrh	r3, [r7, #2]
 8002a06:	429a      	cmp	r2, r3
 8002a08:	d3f9      	bcc.n	80029fe <HAL_DelayUs+0x16>
}
 8002a0a:	bf00      	nop
 8002a0c:	bf00      	nop
 8002a0e:	370c      	adds	r7, #12
 8002a10:	46bd      	mov	sp, r7
 8002a12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a16:	4770      	bx	lr

08002a18 <DHT11_ObserveState>:

static bool DHT11_ObserveState(DHT11_InitTypeDef *DHT11, uint8_t FinalState) {
 8002a18:	b580      	push	{r7, lr}
 8002a1a:	b082      	sub	sp, #8
 8002a1c:	af00      	add	r7, sp, #0
 8002a1e:	6078      	str	r0, [r7, #4]
 8002a20:	460b      	mov	r3, r1
 8002a22:	70fb      	strb	r3, [r7, #3]
	__HAL_TIM_SET_COUNTER(DHT11->_Tim, 0);
 8002a24:	687b      	ldr	r3, [r7, #4]
 8002a26:	691b      	ldr	r3, [r3, #16]
 8002a28:	681b      	ldr	r3, [r3, #0]
 8002a2a:	2200      	movs	r2, #0
 8002a2c:	625a      	str	r2, [r3, #36]	@ 0x24
	while(__HAL_TIM_GET_COUNTER(DHT11->_Tim) < DHT11_MAX_TIMEOUT) {
 8002a2e:	e00e      	b.n	8002a4e <DHT11_ObserveState+0x36>
		if(HAL_GPIO_ReadPin(DHT11->_GPIOx, DHT11->_Pin) == FinalState) return true;
 8002a30:	687b      	ldr	r3, [r7, #4]
 8002a32:	68da      	ldr	r2, [r3, #12]
 8002a34:	687b      	ldr	r3, [r7, #4]
 8002a36:	895b      	ldrh	r3, [r3, #10]
 8002a38:	4619      	mov	r1, r3
 8002a3a:	4610      	mov	r0, r2
 8002a3c:	f001 fa54 	bl	8003ee8 <HAL_GPIO_ReadPin>
 8002a40:	4603      	mov	r3, r0
 8002a42:	461a      	mov	r2, r3
 8002a44:	78fb      	ldrb	r3, [r7, #3]
 8002a46:	4293      	cmp	r3, r2
 8002a48:	d101      	bne.n	8002a4e <DHT11_ObserveState+0x36>
 8002a4a:	2301      	movs	r3, #1
 8002a4c:	e006      	b.n	8002a5c <DHT11_ObserveState+0x44>
	while(__HAL_TIM_GET_COUNTER(DHT11->_Tim) < DHT11_MAX_TIMEOUT) {
 8002a4e:	687b      	ldr	r3, [r7, #4]
 8002a50:	691b      	ldr	r3, [r3, #16]
 8002a52:	681b      	ldr	r3, [r3, #0]
 8002a54:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002a56:	2b63      	cmp	r3, #99	@ 0x63
 8002a58:	d9ea      	bls.n	8002a30 <DHT11_ObserveState+0x18>
	}

	return false;
 8002a5a:	2300      	movs	r3, #0
}
 8002a5c:	4618      	mov	r0, r3
 8002a5e:	3708      	adds	r7, #8
 8002a60:	46bd      	mov	sp, r7
 8002a62:	bd80      	pop	{r7, pc}

08002a64 <DHT11_SetPinMode>:

static void DHT11_SetPinMode(DHT11_InitTypeDef *DHT11, uint8_t MODE) {
 8002a64:	b580      	push	{r7, lr}
 8002a66:	b088      	sub	sp, #32
 8002a68:	af00      	add	r7, sp, #0
 8002a6a:	6078      	str	r0, [r7, #4]
 8002a6c:	460b      	mov	r3, r1
 8002a6e:	70fb      	strb	r3, [r7, #3]
	GPIO_InitTypeDef GPIO_CFG = {
 8002a70:	f107 030c 	add.w	r3, r7, #12
 8002a74:	2200      	movs	r2, #0
 8002a76:	601a      	str	r2, [r3, #0]
 8002a78:	605a      	str	r2, [r3, #4]
 8002a7a:	609a      	str	r2, [r3, #8]
 8002a7c:	60da      	str	r2, [r3, #12]
 8002a7e:	611a      	str	r2, [r3, #16]
			.Mode = MODE?GPIO_MODE_INPUT:GPIO_MODE_OUTPUT_PP,
			.Pin = DHT11->_Pin,
 8002a80:	687b      	ldr	r3, [r7, #4]
 8002a82:	895b      	ldrh	r3, [r3, #10]
	GPIO_InitTypeDef GPIO_CFG = {
 8002a84:	60fb      	str	r3, [r7, #12]
			.Mode = MODE?GPIO_MODE_INPUT:GPIO_MODE_OUTPUT_PP,
 8002a86:	78fb      	ldrb	r3, [r7, #3]
 8002a88:	2b00      	cmp	r3, #0
 8002a8a:	bf0c      	ite	eq
 8002a8c:	2301      	moveq	r3, #1
 8002a8e:	2300      	movne	r3, #0
 8002a90:	b2db      	uxtb	r3, r3
	GPIO_InitTypeDef GPIO_CFG = {
 8002a92:	613b      	str	r3, [r7, #16]
			.Pull = GPIO_NOPULL,
			.Speed = GPIO_SPEED_FREQ_LOW
	};

	HAL_GPIO_Init(DHT11->_GPIOx, &GPIO_CFG);
 8002a94:	687b      	ldr	r3, [r7, #4]
 8002a96:	68db      	ldr	r3, [r3, #12]
 8002a98:	f107 020c 	add.w	r2, r7, #12
 8002a9c:	4611      	mov	r1, r2
 8002a9e:	4618      	mov	r0, r3
 8002aa0:	f001 f876 	bl	8003b90 <HAL_GPIO_Init>
}
 8002aa4:	bf00      	nop
 8002aa6:	3720      	adds	r7, #32
 8002aa8:	46bd      	mov	sp, r7
 8002aaa:	bd80      	pop	{r7, pc}

08002aac <HAL_DHT11_Init>:
void HAL_DHT11_Init(
		DHT11_InitTypeDef *DHT11,
		GPIO_TypeDef *GPIOx,
		uint16_t GPIO_Pin,
		TIM_HandleTypeDef *TIM
) {
 8002aac:	b580      	push	{r7, lr}
 8002aae:	b084      	sub	sp, #16
 8002ab0:	af00      	add	r7, sp, #0
 8002ab2:	60f8      	str	r0, [r7, #12]
 8002ab4:	60b9      	str	r1, [r7, #8]
 8002ab6:	603b      	str	r3, [r7, #0]
 8002ab8:	4613      	mov	r3, r2
 8002aba:	80fb      	strh	r3, [r7, #6]
	DHT11->_GPIOx = GPIOx;
 8002abc:	68fb      	ldr	r3, [r7, #12]
 8002abe:	68ba      	ldr	r2, [r7, #8]
 8002ac0:	60da      	str	r2, [r3, #12]
	DHT11->_Pin = GPIO_Pin;
 8002ac2:	68fb      	ldr	r3, [r7, #12]
 8002ac4:	88fa      	ldrh	r2, [r7, #6]
 8002ac6:	815a      	strh	r2, [r3, #10]
	DHT11->_Tim = TIM;
 8002ac8:	68fb      	ldr	r3, [r7, #12]
 8002aca:	683a      	ldr	r2, [r7, #0]
 8002acc:	611a      	str	r2, [r3, #16]
	DHT11->Temperature = 0.0f;
 8002ace:	68fb      	ldr	r3, [r7, #12]
 8002ad0:	f04f 0200 	mov.w	r2, #0
 8002ad4:	601a      	str	r2, [r3, #0]
	DHT11->Humidity = 0.0f;
 8002ad6:	68fb      	ldr	r3, [r7, #12]
 8002ad8:	f04f 0200 	mov.w	r2, #0
 8002adc:	605a      	str	r2, [r3, #4]

	HAL_TIM_Base_Start(DHT11->_Tim);
 8002ade:	68fb      	ldr	r3, [r7, #12]
 8002ae0:	691b      	ldr	r3, [r3, #16]
 8002ae2:	4618      	mov	r0, r3
 8002ae4:	f003 f9f6 	bl	8005ed4 <HAL_TIM_Base_Start>
}
 8002ae8:	bf00      	nop
 8002aea:	3710      	adds	r7, #16
 8002aec:	46bd      	mov	sp, r7
 8002aee:	bd80      	pop	{r7, pc}

08002af0 <DHT11_ReadData>:

const char* const HAL_DHT11_GetErrorMsg(DHT11_StatusTypeDef Status) {
	return ErrorMsg[Status];
}

static DHT11_StatusTypeDef DHT11_ReadData(DHT11_InitTypeDef *DHT11) {
 8002af0:	b580      	push	{r7, lr}
 8002af2:	b084      	sub	sp, #16
 8002af4:	af00      	add	r7, sp, #0
 8002af6:	6078      	str	r0, [r7, #4]
	uint8_t Bits = 0;
 8002af8:	2300      	movs	r3, #0
 8002afa:	73fb      	strb	r3, [r7, #15]
	uint8_t Packets[DHT11_MAX_BYTE_PACKETS] = {0};
 8002afc:	f107 0308 	add.w	r3, r7, #8
 8002b00:	2200      	movs	r2, #0
 8002b02:	601a      	str	r2, [r3, #0]
 8002b04:	711a      	strb	r2, [r3, #4]
	uint8_t PacketIndex = 0;
 8002b06:	2300      	movs	r3, #0
 8002b08:	73bb      	strb	r3, [r7, #14]

	DHT11_SetPinMode(DHT11, DHT11_PIN_OUTPUT);
 8002b0a:	2100      	movs	r1, #0
 8002b0c:	6878      	ldr	r0, [r7, #4]
 8002b0e:	f7ff ffa9 	bl	8002a64 <DHT11_SetPinMode>
	// PULLING the Line to Low and waits for 20ms
	HAL_GPIO_WritePin(DHT11->_GPIOx, DHT11->_Pin, GPIO_PIN_RESET);
 8002b12:	687b      	ldr	r3, [r7, #4]
 8002b14:	68d8      	ldr	r0, [r3, #12]
 8002b16:	687b      	ldr	r3, [r7, #4]
 8002b18:	895b      	ldrh	r3, [r3, #10]
 8002b1a:	2200      	movs	r2, #0
 8002b1c:	4619      	mov	r1, r3
 8002b1e:	f001 f9fb 	bl	8003f18 <HAL_GPIO_WritePin>
	HAL_Delay(20);
 8002b22:	2014      	movs	r0, #20
 8002b24:	f000 fb1c 	bl	8003160 <HAL_Delay>
	// PULLING the Line to HIGH and waits for 40us
	HAL_GPIO_WritePin(DHT11->_GPIOx, DHT11->_Pin, GPIO_PIN_SET);
 8002b28:	687b      	ldr	r3, [r7, #4]
 8002b2a:	68d8      	ldr	r0, [r3, #12]
 8002b2c:	687b      	ldr	r3, [r7, #4]
 8002b2e:	895b      	ldrh	r3, [r3, #10]
 8002b30:	2201      	movs	r2, #1
 8002b32:	4619      	mov	r1, r3
 8002b34:	f001 f9f0 	bl	8003f18 <HAL_GPIO_WritePin>
	HAL_DelayUs(DHT11->_Tim, 40);
 8002b38:	687b      	ldr	r3, [r7, #4]
 8002b3a:	691b      	ldr	r3, [r3, #16]
 8002b3c:	2128      	movs	r1, #40	@ 0x28
 8002b3e:	4618      	mov	r0, r3
 8002b40:	f7ff ff52 	bl	80029e8 <HAL_DelayUs>
  __ASM volatile ("cpsid i" : : : "memory");
 8002b44:	b672      	cpsid	i
}
 8002b46:	bf00      	nop

	__disable_irq();
	DHT11_SetPinMode(DHT11, DHT11_PIN_INPUT);
 8002b48:	2101      	movs	r1, #1
 8002b4a:	6878      	ldr	r0, [r7, #4]
 8002b4c:	f7ff ff8a 	bl	8002a64 <DHT11_SetPinMode>

	// If the Line is still HIGH, that means DHT11 is not responding
	if(HAL_GPIO_ReadPin(DHT11->_GPIOx, DHT11->_Pin) == GPIO_PIN_SET) {
 8002b50:	687b      	ldr	r3, [r7, #4]
 8002b52:	68da      	ldr	r2, [r3, #12]
 8002b54:	687b      	ldr	r3, [r7, #4]
 8002b56:	895b      	ldrh	r3, [r3, #10]
 8002b58:	4619      	mov	r1, r3
 8002b5a:	4610      	mov	r0, r2
 8002b5c:	f001 f9c4 	bl	8003ee8 <HAL_GPIO_ReadPin>
 8002b60:	4603      	mov	r3, r0
 8002b62:	2b01      	cmp	r3, #1
 8002b64:	d103      	bne.n	8002b6e <DHT11_ReadData+0x7e>
  __ASM volatile ("cpsie i" : : : "memory");
 8002b66:	b662      	cpsie	i
}
 8002b68:	bf00      	nop
		__enable_irq();
		return DHT11_ERROR;
 8002b6a:	2302      	movs	r3, #2
 8002b6c:	e0ad      	b.n	8002cca <DHT11_ReadData+0x1da>
	}

	// Now DHT11 have pulled the Line to LOW, we will wait till it PULLS is HIGH
	if(!DHT11_ObserveState(DHT11, GPIO_PIN_SET)) {
 8002b6e:	2101      	movs	r1, #1
 8002b70:	6878      	ldr	r0, [r7, #4]
 8002b72:	f7ff ff51 	bl	8002a18 <DHT11_ObserveState>
 8002b76:	4603      	mov	r3, r0
 8002b78:	f083 0301 	eor.w	r3, r3, #1
 8002b7c:	b2db      	uxtb	r3, r3
 8002b7e:	2b00      	cmp	r3, #0
 8002b80:	d003      	beq.n	8002b8a <DHT11_ReadData+0x9a>
  __ASM volatile ("cpsie i" : : : "memory");
 8002b82:	b662      	cpsie	i
}
 8002b84:	bf00      	nop
		__enable_irq();
		return DHT11_TIMEOUT;
 8002b86:	2301      	movs	r3, #1
 8002b88:	e09f      	b.n	8002cca <DHT11_ReadData+0x1da>
	}

	// Now DHT11 have pulled the Line to HIGH, we will wait till it PULLS is to LOW
	// which means the handshake is done
	if(!DHT11_ObserveState(DHT11, GPIO_PIN_RESET)) {
 8002b8a:	2100      	movs	r1, #0
 8002b8c:	6878      	ldr	r0, [r7, #4]
 8002b8e:	f7ff ff43 	bl	8002a18 <DHT11_ObserveState>
 8002b92:	4603      	mov	r3, r0
 8002b94:	f083 0301 	eor.w	r3, r3, #1
 8002b98:	b2db      	uxtb	r3, r3
 8002b9a:	2b00      	cmp	r3, #0
 8002b9c:	d05b      	beq.n	8002c56 <DHT11_ReadData+0x166>
  __ASM volatile ("cpsie i" : : : "memory");
 8002b9e:	b662      	cpsie	i
}
 8002ba0:	bf00      	nop
			__enable_irq();
			return DHT11_TIMEOUT;
 8002ba2:	2301      	movs	r3, #1
 8002ba4:	e091      	b.n	8002cca <DHT11_ReadData+0x1da>
	}

	while(Bits < 40) {
			// DHT11 is now starting to transmit One Bit
			// We will wait till it PULL the Line to HIGH
			if(!DHT11_ObserveState(DHT11, GPIO_PIN_SET)) {
 8002ba6:	2101      	movs	r1, #1
 8002ba8:	6878      	ldr	r0, [r7, #4]
 8002baa:	f7ff ff35 	bl	8002a18 <DHT11_ObserveState>
 8002bae:	4603      	mov	r3, r0
 8002bb0:	f083 0301 	eor.w	r3, r3, #1
 8002bb4:	b2db      	uxtb	r3, r3
 8002bb6:	2b00      	cmp	r3, #0
 8002bb8:	d003      	beq.n	8002bc2 <DHT11_ReadData+0xd2>
  __ASM volatile ("cpsie i" : : : "memory");
 8002bba:	b662      	cpsie	i
}
 8002bbc:	bf00      	nop
				__enable_irq();
				return DHT11_TIMEOUT;
 8002bbe:	2301      	movs	r3, #1
 8002bc0:	e083      	b.n	8002cca <DHT11_ReadData+0x1da>
			}

			// Now we will just count the us it stays HIGH
			// 28us means 0
			// 70us means 1
			__HAL_TIM_SET_COUNTER(DHT11->_Tim, 0);
 8002bc2:	687b      	ldr	r3, [r7, #4]
 8002bc4:	691b      	ldr	r3, [r3, #16]
 8002bc6:	681b      	ldr	r3, [r3, #0]
 8002bc8:	2200      	movs	r2, #0
 8002bca:	625a      	str	r2, [r3, #36]	@ 0x24
			while(HAL_GPIO_ReadPin(DHT11->_GPIOx, DHT11->_Pin) == GPIO_PIN_SET) {
 8002bcc:	e007      	b.n	8002bde <DHT11_ReadData+0xee>
				if(__HAL_TIM_GET_COUNTER(DHT11->_Tim) > DHT11_MAX_TIMEOUT) {
 8002bce:	687b      	ldr	r3, [r7, #4]
 8002bd0:	691b      	ldr	r3, [r3, #16]
 8002bd2:	681b      	ldr	r3, [r3, #0]
 8002bd4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002bd6:	2b64      	cmp	r3, #100	@ 0x64
 8002bd8:	d901      	bls.n	8002bde <DHT11_ReadData+0xee>
					return DHT11_TIMEOUT;
 8002bda:	2301      	movs	r3, #1
 8002bdc:	e075      	b.n	8002cca <DHT11_ReadData+0x1da>
			while(HAL_GPIO_ReadPin(DHT11->_GPIOx, DHT11->_Pin) == GPIO_PIN_SET) {
 8002bde:	687b      	ldr	r3, [r7, #4]
 8002be0:	68da      	ldr	r2, [r3, #12]
 8002be2:	687b      	ldr	r3, [r7, #4]
 8002be4:	895b      	ldrh	r3, [r3, #10]
 8002be6:	4619      	mov	r1, r3
 8002be8:	4610      	mov	r0, r2
 8002bea:	f001 f97d 	bl	8003ee8 <HAL_GPIO_ReadPin>
 8002bee:	4603      	mov	r3, r0
 8002bf0:	2b01      	cmp	r3, #1
 8002bf2:	d0ec      	beq.n	8002bce <DHT11_ReadData+0xde>
				}
			}

			Packets[PacketIndex] = Packets[PacketIndex] << 1;
 8002bf4:	7bbb      	ldrb	r3, [r7, #14]
 8002bf6:	3310      	adds	r3, #16
 8002bf8:	443b      	add	r3, r7
 8002bfa:	f813 2c08 	ldrb.w	r2, [r3, #-8]
 8002bfe:	7bbb      	ldrb	r3, [r7, #14]
 8002c00:	0052      	lsls	r2, r2, #1
 8002c02:	b2d2      	uxtb	r2, r2
 8002c04:	3310      	adds	r3, #16
 8002c06:	443b      	add	r3, r7
 8002c08:	f803 2c08 	strb.w	r2, [r3, #-8]
			Packets[PacketIndex] |= (__HAL_TIM_GET_COUNTER(DHT11->_Tim) > 50); // 50us is good in between
 8002c0c:	687b      	ldr	r3, [r7, #4]
 8002c0e:	691b      	ldr	r3, [r3, #16]
 8002c10:	681b      	ldr	r3, [r3, #0]
 8002c12:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002c14:	2b32      	cmp	r3, #50	@ 0x32
 8002c16:	bf8c      	ite	hi
 8002c18:	2301      	movhi	r3, #1
 8002c1a:	2300      	movls	r3, #0
 8002c1c:	b2db      	uxtb	r3, r3
 8002c1e:	4619      	mov	r1, r3
 8002c20:	7bbb      	ldrb	r3, [r7, #14]
 8002c22:	3310      	adds	r3, #16
 8002c24:	443b      	add	r3, r7
 8002c26:	f813 3c08 	ldrb.w	r3, [r3, #-8]
 8002c2a:	b25a      	sxtb	r2, r3
 8002c2c:	b24b      	sxtb	r3, r1
 8002c2e:	4313      	orrs	r3, r2
 8002c30:	b25a      	sxtb	r2, r3
 8002c32:	7bbb      	ldrb	r3, [r7, #14]
 8002c34:	b2d2      	uxtb	r2, r2
 8002c36:	3310      	adds	r3, #16
 8002c38:	443b      	add	r3, r7
 8002c3a:	f803 2c08 	strb.w	r2, [r3, #-8]
			Bits++;
 8002c3e:	7bfb      	ldrb	r3, [r7, #15]
 8002c40:	3301      	adds	r3, #1
 8002c42:	73fb      	strb	r3, [r7, #15]
			if(!(Bits % 8)) PacketIndex++;
 8002c44:	7bfb      	ldrb	r3, [r7, #15]
 8002c46:	f003 0307 	and.w	r3, r3, #7
 8002c4a:	b2db      	uxtb	r3, r3
 8002c4c:	2b00      	cmp	r3, #0
 8002c4e:	d102      	bne.n	8002c56 <DHT11_ReadData+0x166>
 8002c50:	7bbb      	ldrb	r3, [r7, #14]
 8002c52:	3301      	adds	r3, #1
 8002c54:	73bb      	strb	r3, [r7, #14]
	while(Bits < 40) {
 8002c56:	7bfb      	ldrb	r3, [r7, #15]
 8002c58:	2b27      	cmp	r3, #39	@ 0x27
 8002c5a:	d9a4      	bls.n	8002ba6 <DHT11_ReadData+0xb6>
  __ASM volatile ("cpsie i" : : : "memory");
 8002c5c:	b662      	cpsie	i
}
 8002c5e:	bf00      	nop
	}

	__enable_irq();

	// Last 8 bits are Checksum, which is the sum of all the previously transmitted 4 bytes
	if(Packets[4] != (Packets[0] + Packets[1] + Packets[2] + Packets[3])) {
 8002c60:	7b3b      	ldrb	r3, [r7, #12]
 8002c62:	461a      	mov	r2, r3
 8002c64:	7a3b      	ldrb	r3, [r7, #8]
 8002c66:	4619      	mov	r1, r3
 8002c68:	7a7b      	ldrb	r3, [r7, #9]
 8002c6a:	440b      	add	r3, r1
 8002c6c:	7ab9      	ldrb	r1, [r7, #10]
 8002c6e:	440b      	add	r3, r1
 8002c70:	7af9      	ldrb	r1, [r7, #11]
 8002c72:	440b      	add	r3, r1
 8002c74:	429a      	cmp	r2, r3
 8002c76:	d001      	beq.n	8002c7c <DHT11_ReadData+0x18c>
		return DHT11_CHECKSUM_MISMATCH;
 8002c78:	2303      	movs	r3, #3
 8002c7a:	e026      	b.n	8002cca <DHT11_ReadData+0x1da>
	}

	DHT11->Humidity = Packets[0] + (Packets[1] * 0.1f);
 8002c7c:	7a3b      	ldrb	r3, [r7, #8]
 8002c7e:	ee07 3a90 	vmov	s15, r3
 8002c82:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8002c86:	7a7b      	ldrb	r3, [r7, #9]
 8002c88:	ee07 3a90 	vmov	s15, r3
 8002c8c:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8002c90:	eddf 6a10 	vldr	s13, [pc, #64]	@ 8002cd4 <DHT11_ReadData+0x1e4>
 8002c94:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8002c98:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002c9c:	687b      	ldr	r3, [r7, #4]
 8002c9e:	edc3 7a01 	vstr	s15, [r3, #4]
	DHT11->Temperature = Packets[2] + (Packets[3] * 0.1f);
 8002ca2:	7abb      	ldrb	r3, [r7, #10]
 8002ca4:	ee07 3a90 	vmov	s15, r3
 8002ca8:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8002cac:	7afb      	ldrb	r3, [r7, #11]
 8002cae:	ee07 3a90 	vmov	s15, r3
 8002cb2:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8002cb6:	eddf 6a07 	vldr	s13, [pc, #28]	@ 8002cd4 <DHT11_ReadData+0x1e4>
 8002cba:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8002cbe:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002cc2:	687b      	ldr	r3, [r7, #4]
 8002cc4:	edc3 7a00 	vstr	s15, [r3]

	return DHT11_OK;
 8002cc8:	2300      	movs	r3, #0
}
 8002cca:	4618      	mov	r0, r3
 8002ccc:	3710      	adds	r7, #16
 8002cce:	46bd      	mov	sp, r7
 8002cd0:	bd80      	pop	{r7, pc}
 8002cd2:	bf00      	nop
 8002cd4:	3dcccccd 	.word	0x3dcccccd

08002cd8 <HAL_DHT11_ReadData>:

DHT11_StatusTypeDef HAL_DHT11_ReadData(DHT11_InitTypeDef *DHT11) {
 8002cd8:	b580      	push	{r7, lr}
 8002cda:	b082      	sub	sp, #8
 8002cdc:	af00      	add	r7, sp, #0
 8002cde:	6078      	str	r0, [r7, #4]
	return DHT11->Status = DHT11_ReadData(DHT11);
 8002ce0:	6878      	ldr	r0, [r7, #4]
 8002ce2:	f7ff ff05 	bl	8002af0 <DHT11_ReadData>
 8002ce6:	4603      	mov	r3, r0
 8002ce8:	461a      	mov	r2, r3
 8002cea:	687b      	ldr	r3, [r7, #4]
 8002cec:	721a      	strb	r2, [r3, #8]
 8002cee:	687b      	ldr	r3, [r7, #4]
 8002cf0:	7a1b      	ldrb	r3, [r3, #8]
}
 8002cf2:	4618      	mov	r0, r3
 8002cf4:	3708      	adds	r7, #8
 8002cf6:	46bd      	mov	sp, r7
 8002cf8:	bd80      	pop	{r7, pc}
	...

08002cfc <Motor_UpdatePWM>:


#include "Driver_PWM.h"

static void Motor_UpdatePWM(Motor_HandleTypeDef *hmotor)
{
 8002cfc:	b480      	push	{r7}
 8002cfe:	b085      	sub	sp, #20
 8002d00:	af00      	add	r7, sp, #0
 8002d02:	6078      	str	r0, [r7, #4]
    uint32_t arr = __HAL_TIM_GET_AUTORELOAD(hmotor->htim);
 8002d04:	687b      	ldr	r3, [r7, #4]
 8002d06:	681b      	ldr	r3, [r3, #0]
 8002d08:	681b      	ldr	r3, [r3, #0]
 8002d0a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002d0c:	60fb      	str	r3, [r7, #12]

    uint32_t pulse = (arr * hmotor->currentSpeed) / 100;
 8002d0e:	687b      	ldr	r3, [r7, #4]
 8002d10:	7d9b      	ldrb	r3, [r3, #22]
 8002d12:	461a      	mov	r2, r3
 8002d14:	68fb      	ldr	r3, [r7, #12]
 8002d16:	fb02 f303 	mul.w	r3, r2, r3
 8002d1a:	4a17      	ldr	r2, [pc, #92]	@ (8002d78 <Motor_UpdatePWM+0x7c>)
 8002d1c:	fba2 2303 	umull	r2, r3, r2, r3
 8002d20:	095b      	lsrs	r3, r3, #5
 8002d22:	60bb      	str	r3, [r7, #8]

    __HAL_TIM_SET_COMPARE(hmotor->htim, hmotor->channel, pulse);
 8002d24:	687b      	ldr	r3, [r7, #4]
 8002d26:	685b      	ldr	r3, [r3, #4]
 8002d28:	2b00      	cmp	r3, #0
 8002d2a:	d105      	bne.n	8002d38 <Motor_UpdatePWM+0x3c>
 8002d2c:	687b      	ldr	r3, [r7, #4]
 8002d2e:	681b      	ldr	r3, [r3, #0]
 8002d30:	681b      	ldr	r3, [r3, #0]
 8002d32:	68ba      	ldr	r2, [r7, #8]
 8002d34:	635a      	str	r2, [r3, #52]	@ 0x34
}
 8002d36:	e018      	b.n	8002d6a <Motor_UpdatePWM+0x6e>
    __HAL_TIM_SET_COMPARE(hmotor->htim, hmotor->channel, pulse);
 8002d38:	687b      	ldr	r3, [r7, #4]
 8002d3a:	685b      	ldr	r3, [r3, #4]
 8002d3c:	2b04      	cmp	r3, #4
 8002d3e:	d105      	bne.n	8002d4c <Motor_UpdatePWM+0x50>
 8002d40:	687b      	ldr	r3, [r7, #4]
 8002d42:	681b      	ldr	r3, [r3, #0]
 8002d44:	681a      	ldr	r2, [r3, #0]
 8002d46:	68bb      	ldr	r3, [r7, #8]
 8002d48:	6393      	str	r3, [r2, #56]	@ 0x38
}
 8002d4a:	e00e      	b.n	8002d6a <Motor_UpdatePWM+0x6e>
    __HAL_TIM_SET_COMPARE(hmotor->htim, hmotor->channel, pulse);
 8002d4c:	687b      	ldr	r3, [r7, #4]
 8002d4e:	685b      	ldr	r3, [r3, #4]
 8002d50:	2b08      	cmp	r3, #8
 8002d52:	d105      	bne.n	8002d60 <Motor_UpdatePWM+0x64>
 8002d54:	687b      	ldr	r3, [r7, #4]
 8002d56:	681b      	ldr	r3, [r3, #0]
 8002d58:	681a      	ldr	r2, [r3, #0]
 8002d5a:	68bb      	ldr	r3, [r7, #8]
 8002d5c:	63d3      	str	r3, [r2, #60]	@ 0x3c
}
 8002d5e:	e004      	b.n	8002d6a <Motor_UpdatePWM+0x6e>
    __HAL_TIM_SET_COMPARE(hmotor->htim, hmotor->channel, pulse);
 8002d60:	687b      	ldr	r3, [r7, #4]
 8002d62:	681b      	ldr	r3, [r3, #0]
 8002d64:	681a      	ldr	r2, [r3, #0]
 8002d66:	68bb      	ldr	r3, [r7, #8]
 8002d68:	6413      	str	r3, [r2, #64]	@ 0x40
}
 8002d6a:	bf00      	nop
 8002d6c:	3714      	adds	r7, #20
 8002d6e:	46bd      	mov	sp, r7
 8002d70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d74:	4770      	bx	lr
 8002d76:	bf00      	nop
 8002d78:	51eb851f 	.word	0x51eb851f

08002d7c <Motor_Init>:
                uint32_t channel,
                GPIO_TypeDef *IN1_Port,
                uint16_t IN1_Pin,
                GPIO_TypeDef *IN2_Port,
                uint16_t IN2_Pin)
{
 8002d7c:	b580      	push	{r7, lr}
 8002d7e:	b084      	sub	sp, #16
 8002d80:	af00      	add	r7, sp, #0
 8002d82:	60f8      	str	r0, [r7, #12]
 8002d84:	60b9      	str	r1, [r7, #8]
 8002d86:	607a      	str	r2, [r7, #4]
 8002d88:	603b      	str	r3, [r7, #0]
    hmotor->htim = htim;
 8002d8a:	68fb      	ldr	r3, [r7, #12]
 8002d8c:	68ba      	ldr	r2, [r7, #8]
 8002d8e:	601a      	str	r2, [r3, #0]
    hmotor->channel = channel;
 8002d90:	68fb      	ldr	r3, [r7, #12]
 8002d92:	687a      	ldr	r2, [r7, #4]
 8002d94:	605a      	str	r2, [r3, #4]

    hmotor->IN1_Port = IN1_Port;
 8002d96:	68fb      	ldr	r3, [r7, #12]
 8002d98:	683a      	ldr	r2, [r7, #0]
 8002d9a:	609a      	str	r2, [r3, #8]
    hmotor->IN1_Pin  = IN1_Pin;
 8002d9c:	68fb      	ldr	r3, [r7, #12]
 8002d9e:	8b3a      	ldrh	r2, [r7, #24]
 8002da0:	819a      	strh	r2, [r3, #12]

    hmotor->IN2_Port = IN2_Port;
 8002da2:	68fb      	ldr	r3, [r7, #12]
 8002da4:	69fa      	ldr	r2, [r7, #28]
 8002da6:	611a      	str	r2, [r3, #16]
    hmotor->IN2_Pin  = IN2_Pin;
 8002da8:	68fb      	ldr	r3, [r7, #12]
 8002daa:	8c3a      	ldrh	r2, [r7, #32]
 8002dac:	829a      	strh	r2, [r3, #20]

    hmotor->currentSpeed = 0;
 8002dae:	68fb      	ldr	r3, [r7, #12]
 8002db0:	2200      	movs	r2, #0
 8002db2:	759a      	strb	r2, [r3, #22]
    hmotor->direction = MOTOR_DIR_FORWARD;
 8002db4:	68fb      	ldr	r3, [r7, #12]
 8002db6:	2200      	movs	r2, #0
 8002db8:	75da      	strb	r2, [r3, #23]

    HAL_TIM_PWM_Start(htim, channel);
 8002dba:	6879      	ldr	r1, [r7, #4]
 8002dbc:	68b8      	ldr	r0, [r7, #8]
 8002dbe:	f003 f94b 	bl	8006058 <HAL_TIM_PWM_Start>

    Motor_Stop(hmotor);
 8002dc2:	68f8      	ldr	r0, [r7, #12]
 8002dc4:	f000 f84a 	bl	8002e5c <Motor_Stop>
}
 8002dc8:	bf00      	nop
 8002dca:	3710      	adds	r7, #16
 8002dcc:	46bd      	mov	sp, r7
 8002dce:	bd80      	pop	{r7, pc}

08002dd0 <Motor_SetSpeed>:

void Motor_SetSpeed(Motor_HandleTypeDef *hmotor, uint8_t speed)
{
 8002dd0:	b580      	push	{r7, lr}
 8002dd2:	b082      	sub	sp, #8
 8002dd4:	af00      	add	r7, sp, #0
 8002dd6:	6078      	str	r0, [r7, #4]
 8002dd8:	460b      	mov	r3, r1
 8002dda:	70fb      	strb	r3, [r7, #3]
    if (speed > 100)
 8002ddc:	78fb      	ldrb	r3, [r7, #3]
 8002dde:	2b64      	cmp	r3, #100	@ 0x64
 8002de0:	d901      	bls.n	8002de6 <Motor_SetSpeed+0x16>
        speed = 100;
 8002de2:	2364      	movs	r3, #100	@ 0x64
 8002de4:	70fb      	strb	r3, [r7, #3]

    hmotor->currentSpeed = speed;
 8002de6:	687b      	ldr	r3, [r7, #4]
 8002de8:	78fa      	ldrb	r2, [r7, #3]
 8002dea:	759a      	strb	r2, [r3, #22]

    Motor_UpdatePWM(hmotor);
 8002dec:	6878      	ldr	r0, [r7, #4]
 8002dee:	f7ff ff85 	bl	8002cfc <Motor_UpdatePWM>
}
 8002df2:	bf00      	nop
 8002df4:	3708      	adds	r7, #8
 8002df6:	46bd      	mov	sp, r7
 8002df8:	bd80      	pop	{r7, pc}

08002dfa <Motor_SetDirection>:

void Motor_SetDirection(Motor_HandleTypeDef *hmotor, Motor_Direction_t dir)
{
 8002dfa:	b580      	push	{r7, lr}
 8002dfc:	b082      	sub	sp, #8
 8002dfe:	af00      	add	r7, sp, #0
 8002e00:	6078      	str	r0, [r7, #4]
 8002e02:	460b      	mov	r3, r1
 8002e04:	70fb      	strb	r3, [r7, #3]
    hmotor->direction = dir;
 8002e06:	687b      	ldr	r3, [r7, #4]
 8002e08:	78fa      	ldrb	r2, [r7, #3]
 8002e0a:	75da      	strb	r2, [r3, #23]

    if (dir == MOTOR_DIR_FORWARD)
 8002e0c:	78fb      	ldrb	r3, [r7, #3]
 8002e0e:	2b00      	cmp	r3, #0
 8002e10:	d110      	bne.n	8002e34 <Motor_SetDirection+0x3a>
    {
        HAL_GPIO_WritePin(hmotor->IN1_Port, hmotor->IN1_Pin, GPIO_PIN_SET);
 8002e12:	687b      	ldr	r3, [r7, #4]
 8002e14:	6898      	ldr	r0, [r3, #8]
 8002e16:	687b      	ldr	r3, [r7, #4]
 8002e18:	899b      	ldrh	r3, [r3, #12]
 8002e1a:	2201      	movs	r2, #1
 8002e1c:	4619      	mov	r1, r3
 8002e1e:	f001 f87b 	bl	8003f18 <HAL_GPIO_WritePin>
        HAL_GPIO_WritePin(hmotor->IN2_Port, hmotor->IN2_Pin, GPIO_PIN_RESET);
 8002e22:	687b      	ldr	r3, [r7, #4]
 8002e24:	6918      	ldr	r0, [r3, #16]
 8002e26:	687b      	ldr	r3, [r7, #4]
 8002e28:	8a9b      	ldrh	r3, [r3, #20]
 8002e2a:	2200      	movs	r2, #0
 8002e2c:	4619      	mov	r1, r3
 8002e2e:	f001 f873 	bl	8003f18 <HAL_GPIO_WritePin>
    else
    {
        HAL_GPIO_WritePin(hmotor->IN1_Port, hmotor->IN1_Pin, GPIO_PIN_RESET);
        HAL_GPIO_WritePin(hmotor->IN2_Port, hmotor->IN2_Pin, GPIO_PIN_SET);
    }
}
 8002e32:	e00f      	b.n	8002e54 <Motor_SetDirection+0x5a>
        HAL_GPIO_WritePin(hmotor->IN1_Port, hmotor->IN1_Pin, GPIO_PIN_RESET);
 8002e34:	687b      	ldr	r3, [r7, #4]
 8002e36:	6898      	ldr	r0, [r3, #8]
 8002e38:	687b      	ldr	r3, [r7, #4]
 8002e3a:	899b      	ldrh	r3, [r3, #12]
 8002e3c:	2200      	movs	r2, #0
 8002e3e:	4619      	mov	r1, r3
 8002e40:	f001 f86a 	bl	8003f18 <HAL_GPIO_WritePin>
        HAL_GPIO_WritePin(hmotor->IN2_Port, hmotor->IN2_Pin, GPIO_PIN_SET);
 8002e44:	687b      	ldr	r3, [r7, #4]
 8002e46:	6918      	ldr	r0, [r3, #16]
 8002e48:	687b      	ldr	r3, [r7, #4]
 8002e4a:	8a9b      	ldrh	r3, [r3, #20]
 8002e4c:	2201      	movs	r2, #1
 8002e4e:	4619      	mov	r1, r3
 8002e50:	f001 f862 	bl	8003f18 <HAL_GPIO_WritePin>
}
 8002e54:	bf00      	nop
 8002e56:	3708      	adds	r7, #8
 8002e58:	46bd      	mov	sp, r7
 8002e5a:	bd80      	pop	{r7, pc}

08002e5c <Motor_Stop>:

void Motor_Stop(Motor_HandleTypeDef *hmotor)
{
 8002e5c:	b580      	push	{r7, lr}
 8002e5e:	b082      	sub	sp, #8
 8002e60:	af00      	add	r7, sp, #0
 8002e62:	6078      	str	r0, [r7, #4]
    hmotor->currentSpeed = 0;
 8002e64:	687b      	ldr	r3, [r7, #4]
 8002e66:	2200      	movs	r2, #0
 8002e68:	759a      	strb	r2, [r3, #22]

    HAL_GPIO_WritePin(hmotor->IN1_Port, hmotor->IN1_Pin, GPIO_PIN_RESET);
 8002e6a:	687b      	ldr	r3, [r7, #4]
 8002e6c:	6898      	ldr	r0, [r3, #8]
 8002e6e:	687b      	ldr	r3, [r7, #4]
 8002e70:	899b      	ldrh	r3, [r3, #12]
 8002e72:	2200      	movs	r2, #0
 8002e74:	4619      	mov	r1, r3
 8002e76:	f001 f84f 	bl	8003f18 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(hmotor->IN2_Port, hmotor->IN2_Pin, GPIO_PIN_RESET);
 8002e7a:	687b      	ldr	r3, [r7, #4]
 8002e7c:	6918      	ldr	r0, [r3, #16]
 8002e7e:	687b      	ldr	r3, [r7, #4]
 8002e80:	8a9b      	ldrh	r3, [r3, #20]
 8002e82:	2200      	movs	r2, #0
 8002e84:	4619      	mov	r1, r3
 8002e86:	f001 f847 	bl	8003f18 <HAL_GPIO_WritePin>

    __HAL_TIM_SET_COMPARE(hmotor->htim, hmotor->channel, 0);
 8002e8a:	687b      	ldr	r3, [r7, #4]
 8002e8c:	685b      	ldr	r3, [r3, #4]
 8002e8e:	2b00      	cmp	r3, #0
 8002e90:	d105      	bne.n	8002e9e <Motor_Stop+0x42>
 8002e92:	687b      	ldr	r3, [r7, #4]
 8002e94:	681b      	ldr	r3, [r3, #0]
 8002e96:	681b      	ldr	r3, [r3, #0]
 8002e98:	2200      	movs	r2, #0
 8002e9a:	635a      	str	r2, [r3, #52]	@ 0x34
}
 8002e9c:	e018      	b.n	8002ed0 <Motor_Stop+0x74>
    __HAL_TIM_SET_COMPARE(hmotor->htim, hmotor->channel, 0);
 8002e9e:	687b      	ldr	r3, [r7, #4]
 8002ea0:	685b      	ldr	r3, [r3, #4]
 8002ea2:	2b04      	cmp	r3, #4
 8002ea4:	d105      	bne.n	8002eb2 <Motor_Stop+0x56>
 8002ea6:	687b      	ldr	r3, [r7, #4]
 8002ea8:	681b      	ldr	r3, [r3, #0]
 8002eaa:	681a      	ldr	r2, [r3, #0]
 8002eac:	2300      	movs	r3, #0
 8002eae:	6393      	str	r3, [r2, #56]	@ 0x38
}
 8002eb0:	e00e      	b.n	8002ed0 <Motor_Stop+0x74>
    __HAL_TIM_SET_COMPARE(hmotor->htim, hmotor->channel, 0);
 8002eb2:	687b      	ldr	r3, [r7, #4]
 8002eb4:	685b      	ldr	r3, [r3, #4]
 8002eb6:	2b08      	cmp	r3, #8
 8002eb8:	d105      	bne.n	8002ec6 <Motor_Stop+0x6a>
 8002eba:	687b      	ldr	r3, [r7, #4]
 8002ebc:	681b      	ldr	r3, [r3, #0]
 8002ebe:	681a      	ldr	r2, [r3, #0]
 8002ec0:	2300      	movs	r3, #0
 8002ec2:	63d3      	str	r3, [r2, #60]	@ 0x3c
}
 8002ec4:	e004      	b.n	8002ed0 <Motor_Stop+0x74>
    __HAL_TIM_SET_COMPARE(hmotor->htim, hmotor->channel, 0);
 8002ec6:	687b      	ldr	r3, [r7, #4]
 8002ec8:	681b      	ldr	r3, [r3, #0]
 8002eca:	681a      	ldr	r2, [r3, #0]
 8002ecc:	2300      	movs	r3, #0
 8002ece:	6413      	str	r3, [r2, #64]	@ 0x40
}
 8002ed0:	bf00      	nop
 8002ed2:	3708      	adds	r7, #8
 8002ed4:	46bd      	mov	sp, r7
 8002ed6:	bd80      	pop	{r7, pc}

08002ed8 <HC05_Init>:


#include "vivero_hc05.h"

void HC05_Init(HC05_HandleTypeDef *hdev, UART_HandleTypeDef *huart)
{
 8002ed8:	b480      	push	{r7}
 8002eda:	b083      	sub	sp, #12
 8002edc:	af00      	add	r7, sp, #0
 8002ede:	6078      	str	r0, [r7, #4]
 8002ee0:	6039      	str	r1, [r7, #0]
    hdev->huart = huart;
 8002ee2:	687b      	ldr	r3, [r7, #4]
 8002ee4:	683a      	ldr	r2, [r7, #0]
 8002ee6:	601a      	str	r2, [r3, #0]
    hdev->head = 0;
 8002ee8:	687b      	ldr	r3, [r7, #4]
 8002eea:	2200      	movs	r2, #0
 8002eec:	f8a3 2086 	strh.w	r2, [r3, #134]	@ 0x86
    hdev->tail = 0;
 8002ef0:	687b      	ldr	r3, [r7, #4]
 8002ef2:	2200      	movs	r2, #0
 8002ef4:	f8a3 2088 	strh.w	r2, [r3, #136]	@ 0x88
}
 8002ef8:	bf00      	nop
 8002efa:	370c      	adds	r7, #12
 8002efc:	46bd      	mov	sp, r7
 8002efe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f02:	4770      	bx	lr

08002f04 <HC05_StartReception>:

void HC05_StartReception(HC05_HandleTypeDef *hdev)
{
 8002f04:	b580      	push	{r7, lr}
 8002f06:	b082      	sub	sp, #8
 8002f08:	af00      	add	r7, sp, #0
 8002f0a:	6078      	str	r0, [r7, #4]
    HAL_UART_Receive_IT(hdev->huart, &hdev->rxByte, 1);
 8002f0c:	687b      	ldr	r3, [r7, #4]
 8002f0e:	6818      	ldr	r0, [r3, #0]
 8002f10:	687b      	ldr	r3, [r7, #4]
 8002f12:	3304      	adds	r3, #4
 8002f14:	2201      	movs	r2, #1
 8002f16:	4619      	mov	r1, r3
 8002f18:	f003 ffaf 	bl	8006e7a <HAL_UART_Receive_IT>
}
 8002f1c:	bf00      	nop
 8002f1e:	3708      	adds	r7, #8
 8002f20:	46bd      	mov	sp, r7
 8002f22:	bd80      	pop	{r7, pc}

08002f24 <HC05_Tx>:

void HC05_Tx(HC05_HandleTypeDef *hdev, uint8_t *data, uint16_t len)
{
 8002f24:	b580      	push	{r7, lr}
 8002f26:	b084      	sub	sp, #16
 8002f28:	af00      	add	r7, sp, #0
 8002f2a:	60f8      	str	r0, [r7, #12]
 8002f2c:	60b9      	str	r1, [r7, #8]
 8002f2e:	4613      	mov	r3, r2
 8002f30:	80fb      	strh	r3, [r7, #6]
    HAL_UART_Transmit(hdev->huart, data, len, HAL_MAX_DELAY);
 8002f32:	68fb      	ldr	r3, [r7, #12]
 8002f34:	6818      	ldr	r0, [r3, #0]
 8002f36:	88fa      	ldrh	r2, [r7, #6]
 8002f38:	f04f 33ff 	mov.w	r3, #4294967295
 8002f3c:	68b9      	ldr	r1, [r7, #8]
 8002f3e:	f003 ff11 	bl	8006d64 <HAL_UART_Transmit>
}
 8002f42:	bf00      	nop
 8002f44:	3710      	adds	r7, #16
 8002f46:	46bd      	mov	sp, r7
 8002f48:	bd80      	pop	{r7, pc}
	...

08002f4c <HC05_WriteLine>:

    HC05_Tx(hdev, (uint8_t*)str, strlen(str));
}

void HC05_WriteLine(HC05_HandleTypeDef *hdev, const char *str)
{
 8002f4c:	b580      	push	{r7, lr}
 8002f4e:	b082      	sub	sp, #8
 8002f50:	af00      	add	r7, sp, #0
 8002f52:	6078      	str	r0, [r7, #4]
 8002f54:	6039      	str	r1, [r7, #0]
    if (str == NULL) return;
 8002f56:	683b      	ldr	r3, [r7, #0]
 8002f58:	2b00      	cmp	r3, #0
 8002f5a:	d00f      	beq.n	8002f7c <HC05_WriteLine+0x30>

    HC05_Tx(hdev, (uint8_t*)str, strlen(str));
 8002f5c:	6838      	ldr	r0, [r7, #0]
 8002f5e:	f7fd f9a7 	bl	80002b0 <strlen>
 8002f62:	4603      	mov	r3, r0
 8002f64:	b29b      	uxth	r3, r3
 8002f66:	461a      	mov	r2, r3
 8002f68:	6839      	ldr	r1, [r7, #0]
 8002f6a:	6878      	ldr	r0, [r7, #4]
 8002f6c:	f7ff ffda 	bl	8002f24 <HC05_Tx>
    HC05_Tx(hdev, (uint8_t*)"\n", 1);
 8002f70:	2201      	movs	r2, #1
 8002f72:	4904      	ldr	r1, [pc, #16]	@ (8002f84 <HC05_WriteLine+0x38>)
 8002f74:	6878      	ldr	r0, [r7, #4]
 8002f76:	f7ff ffd5 	bl	8002f24 <HC05_Tx>
 8002f7a:	e000      	b.n	8002f7e <HC05_WriteLine+0x32>
    if (str == NULL) return;
 8002f7c:	bf00      	nop
}
 8002f7e:	3708      	adds	r7, #8
 8002f80:	46bd      	mov	sp, r7
 8002f82:	bd80      	pop	{r7, pc}
 8002f84:	0800c008 	.word	0x0800c008

08002f88 <HC05_Available>:

bool HC05_Available(HC05_HandleTypeDef *hdev)
{
 8002f88:	b480      	push	{r7}
 8002f8a:	b083      	sub	sp, #12
 8002f8c:	af00      	add	r7, sp, #0
 8002f8e:	6078      	str	r0, [r7, #4]
    return (hdev->head != hdev->tail);
 8002f90:	687b      	ldr	r3, [r7, #4]
 8002f92:	f8b3 3086 	ldrh.w	r3, [r3, #134]	@ 0x86
 8002f96:	b29a      	uxth	r2, r3
 8002f98:	687b      	ldr	r3, [r7, #4]
 8002f9a:	f8b3 3088 	ldrh.w	r3, [r3, #136]	@ 0x88
 8002f9e:	b29b      	uxth	r3, r3
 8002fa0:	429a      	cmp	r2, r3
 8002fa2:	bf14      	ite	ne
 8002fa4:	2301      	movne	r3, #1
 8002fa6:	2300      	moveq	r3, #0
 8002fa8:	b2db      	uxtb	r3, r3
}
 8002faa:	4618      	mov	r0, r3
 8002fac:	370c      	adds	r7, #12
 8002fae:	46bd      	mov	sp, r7
 8002fb0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002fb4:	4770      	bx	lr

08002fb6 <HC05_Read>:

uint8_t HC05_Read(HC05_HandleTypeDef *hdev)
{
 8002fb6:	b480      	push	{r7}
 8002fb8:	b085      	sub	sp, #20
 8002fba:	af00      	add	r7, sp, #0
 8002fbc:	6078      	str	r0, [r7, #4]
    uint8_t data = 0;
 8002fbe:	2300      	movs	r3, #0
 8002fc0:	73fb      	strb	r3, [r7, #15]

    if (hdev->head != hdev->tail)
 8002fc2:	687b      	ldr	r3, [r7, #4]
 8002fc4:	f8b3 3086 	ldrh.w	r3, [r3, #134]	@ 0x86
 8002fc8:	b29a      	uxth	r2, r3
 8002fca:	687b      	ldr	r3, [r7, #4]
 8002fcc:	f8b3 3088 	ldrh.w	r3, [r3, #136]	@ 0x88
 8002fd0:	b29b      	uxth	r3, r3
 8002fd2:	429a      	cmp	r2, r3
 8002fd4:	d018      	beq.n	8003008 <HC05_Read+0x52>
    {
        data = hdev->rxBuffer[hdev->tail];
 8002fd6:	687b      	ldr	r3, [r7, #4]
 8002fd8:	f8b3 3088 	ldrh.w	r3, [r3, #136]	@ 0x88
 8002fdc:	b29b      	uxth	r3, r3
 8002fde:	461a      	mov	r2, r3
 8002fe0:	687b      	ldr	r3, [r7, #4]
 8002fe2:	4413      	add	r3, r2
 8002fe4:	795b      	ldrb	r3, [r3, #5]
 8002fe6:	73fb      	strb	r3, [r7, #15]
        hdev->tail = (hdev->tail + 1) % HC05_RX_BUFFER_SIZE;
 8002fe8:	687b      	ldr	r3, [r7, #4]
 8002fea:	f8b3 3088 	ldrh.w	r3, [r3, #136]	@ 0x88
 8002fee:	b29b      	uxth	r3, r3
 8002ff0:	3301      	adds	r3, #1
 8002ff2:	425a      	negs	r2, r3
 8002ff4:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8002ff8:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 8002ffc:	bf58      	it	pl
 8002ffe:	4253      	negpl	r3, r2
 8003000:	b29a      	uxth	r2, r3
 8003002:	687b      	ldr	r3, [r7, #4]
 8003004:	f8a3 2088 	strh.w	r2, [r3, #136]	@ 0x88
    }

    return data;
 8003008:	7bfb      	ldrb	r3, [r7, #15]
}
 800300a:	4618      	mov	r0, r3
 800300c:	3714      	adds	r7, #20
 800300e:	46bd      	mov	sp, r7
 8003010:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003014:	4770      	bx	lr

08003016 <HC05_RxCpltCallback>:

void HC05_RxCpltCallback(HC05_HandleTypeDef *hdev)
{
 8003016:	b580      	push	{r7, lr}
 8003018:	b084      	sub	sp, #16
 800301a:	af00      	add	r7, sp, #0
 800301c:	6078      	str	r0, [r7, #4]
    uint16_t next = (hdev->head + 1) % HC05_RX_BUFFER_SIZE;
 800301e:	687b      	ldr	r3, [r7, #4]
 8003020:	f8b3 3086 	ldrh.w	r3, [r3, #134]	@ 0x86
 8003024:	b29b      	uxth	r3, r3
 8003026:	3301      	adds	r3, #1
 8003028:	425a      	negs	r2, r3
 800302a:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800302e:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 8003032:	bf58      	it	pl
 8003034:	4253      	negpl	r3, r2
 8003036:	81fb      	strh	r3, [r7, #14]

    if (next != hdev->tail) // Evita overflow
 8003038:	687b      	ldr	r3, [r7, #4]
 800303a:	f8b3 3088 	ldrh.w	r3, [r3, #136]	@ 0x88
 800303e:	b29b      	uxth	r3, r3
 8003040:	89fa      	ldrh	r2, [r7, #14]
 8003042:	429a      	cmp	r2, r3
 8003044:	d00d      	beq.n	8003062 <HC05_RxCpltCallback+0x4c>
    {
        hdev->rxBuffer[hdev->head] = hdev->rxByte;
 8003046:	687b      	ldr	r3, [r7, #4]
 8003048:	f8b3 3086 	ldrh.w	r3, [r3, #134]	@ 0x86
 800304c:	b29b      	uxth	r3, r3
 800304e:	4619      	mov	r1, r3
 8003050:	687b      	ldr	r3, [r7, #4]
 8003052:	791a      	ldrb	r2, [r3, #4]
 8003054:	687b      	ldr	r3, [r7, #4]
 8003056:	440b      	add	r3, r1
 8003058:	715a      	strb	r2, [r3, #5]
        hdev->head = next;
 800305a:	687b      	ldr	r3, [r7, #4]
 800305c:	89fa      	ldrh	r2, [r7, #14]
 800305e:	f8a3 2086 	strh.w	r2, [r3, #134]	@ 0x86
    }

    HAL_UART_Receive_IT(hdev->huart, &hdev->rxByte, 1);
 8003062:	687b      	ldr	r3, [r7, #4]
 8003064:	6818      	ldr	r0, [r3, #0]
 8003066:	687b      	ldr	r3, [r7, #4]
 8003068:	3304      	adds	r3, #4
 800306a:	2201      	movs	r2, #1
 800306c:	4619      	mov	r1, r3
 800306e:	f003 ff04 	bl	8006e7a <HAL_UART_Receive_IT>
}
 8003072:	bf00      	nop
 8003074:	3710      	adds	r7, #16
 8003076:	46bd      	mov	sp, r7
 8003078:	bd80      	pop	{r7, pc}
	...

0800307c <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800307c:	b580      	push	{r7, lr}
 800307e:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8003080:	4b0e      	ldr	r3, [pc, #56]	@ (80030bc <HAL_Init+0x40>)
 8003082:	681b      	ldr	r3, [r3, #0]
 8003084:	4a0d      	ldr	r2, [pc, #52]	@ (80030bc <HAL_Init+0x40>)
 8003086:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 800308a:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 800308c:	4b0b      	ldr	r3, [pc, #44]	@ (80030bc <HAL_Init+0x40>)
 800308e:	681b      	ldr	r3, [r3, #0]
 8003090:	4a0a      	ldr	r2, [pc, #40]	@ (80030bc <HAL_Init+0x40>)
 8003092:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8003096:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8003098:	4b08      	ldr	r3, [pc, #32]	@ (80030bc <HAL_Init+0x40>)
 800309a:	681b      	ldr	r3, [r3, #0]
 800309c:	4a07      	ldr	r2, [pc, #28]	@ (80030bc <HAL_Init+0x40>)
 800309e:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80030a2:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80030a4:	2003      	movs	r0, #3
 80030a6:	f000 f94f 	bl	8003348 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80030aa:	2000      	movs	r0, #0
 80030ac:	f000 f808 	bl	80030c0 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80030b0:	f7fe fc76 	bl	80019a0 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80030b4:	2300      	movs	r3, #0
}
 80030b6:	4618      	mov	r0, r3
 80030b8:	bd80      	pop	{r7, pc}
 80030ba:	bf00      	nop
 80030bc:	40023c00 	.word	0x40023c00

080030c0 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80030c0:	b580      	push	{r7, lr}
 80030c2:	b082      	sub	sp, #8
 80030c4:	af00      	add	r7, sp, #0
 80030c6:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80030c8:	4b12      	ldr	r3, [pc, #72]	@ (8003114 <HAL_InitTick+0x54>)
 80030ca:	681a      	ldr	r2, [r3, #0]
 80030cc:	4b12      	ldr	r3, [pc, #72]	@ (8003118 <HAL_InitTick+0x58>)
 80030ce:	781b      	ldrb	r3, [r3, #0]
 80030d0:	4619      	mov	r1, r3
 80030d2:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80030d6:	fbb3 f3f1 	udiv	r3, r3, r1
 80030da:	fbb2 f3f3 	udiv	r3, r2, r3
 80030de:	4618      	mov	r0, r3
 80030e0:	f000 f967 	bl	80033b2 <HAL_SYSTICK_Config>
 80030e4:	4603      	mov	r3, r0
 80030e6:	2b00      	cmp	r3, #0
 80030e8:	d001      	beq.n	80030ee <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80030ea:	2301      	movs	r3, #1
 80030ec:	e00e      	b.n	800310c <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80030ee:	687b      	ldr	r3, [r7, #4]
 80030f0:	2b0f      	cmp	r3, #15
 80030f2:	d80a      	bhi.n	800310a <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80030f4:	2200      	movs	r2, #0
 80030f6:	6879      	ldr	r1, [r7, #4]
 80030f8:	f04f 30ff 	mov.w	r0, #4294967295
 80030fc:	f000 f92f 	bl	800335e <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8003100:	4a06      	ldr	r2, [pc, #24]	@ (800311c <HAL_InitTick+0x5c>)
 8003102:	687b      	ldr	r3, [r7, #4]
 8003104:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8003106:	2300      	movs	r3, #0
 8003108:	e000      	b.n	800310c <HAL_InitTick+0x4c>
    return HAL_ERROR;
 800310a:	2301      	movs	r3, #1
}
 800310c:	4618      	mov	r0, r3
 800310e:	3708      	adds	r7, #8
 8003110:	46bd      	mov	sp, r7
 8003112:	bd80      	pop	{r7, pc}
 8003114:	20000048 	.word	0x20000048
 8003118:	20000050 	.word	0x20000050
 800311c:	2000004c 	.word	0x2000004c

08003120 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8003120:	b480      	push	{r7}
 8003122:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8003124:	4b06      	ldr	r3, [pc, #24]	@ (8003140 <HAL_IncTick+0x20>)
 8003126:	781b      	ldrb	r3, [r3, #0]
 8003128:	461a      	mov	r2, r3
 800312a:	4b06      	ldr	r3, [pc, #24]	@ (8003144 <HAL_IncTick+0x24>)
 800312c:	681b      	ldr	r3, [r3, #0]
 800312e:	4413      	add	r3, r2
 8003130:	4a04      	ldr	r2, [pc, #16]	@ (8003144 <HAL_IncTick+0x24>)
 8003132:	6013      	str	r3, [r2, #0]
}
 8003134:	bf00      	nop
 8003136:	46bd      	mov	sp, r7
 8003138:	f85d 7b04 	ldr.w	r7, [sp], #4
 800313c:	4770      	bx	lr
 800313e:	bf00      	nop
 8003140:	20000050 	.word	0x20000050
 8003144:	20000c54 	.word	0x20000c54

08003148 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8003148:	b480      	push	{r7}
 800314a:	af00      	add	r7, sp, #0
  return uwTick;
 800314c:	4b03      	ldr	r3, [pc, #12]	@ (800315c <HAL_GetTick+0x14>)
 800314e:	681b      	ldr	r3, [r3, #0]
}
 8003150:	4618      	mov	r0, r3
 8003152:	46bd      	mov	sp, r7
 8003154:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003158:	4770      	bx	lr
 800315a:	bf00      	nop
 800315c:	20000c54 	.word	0x20000c54

08003160 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8003160:	b580      	push	{r7, lr}
 8003162:	b084      	sub	sp, #16
 8003164:	af00      	add	r7, sp, #0
 8003166:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8003168:	f7ff ffee 	bl	8003148 <HAL_GetTick>
 800316c:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800316e:	687b      	ldr	r3, [r7, #4]
 8003170:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8003172:	68fb      	ldr	r3, [r7, #12]
 8003174:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003178:	d005      	beq.n	8003186 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 800317a:	4b0a      	ldr	r3, [pc, #40]	@ (80031a4 <HAL_Delay+0x44>)
 800317c:	781b      	ldrb	r3, [r3, #0]
 800317e:	461a      	mov	r2, r3
 8003180:	68fb      	ldr	r3, [r7, #12]
 8003182:	4413      	add	r3, r2
 8003184:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8003186:	bf00      	nop
 8003188:	f7ff ffde 	bl	8003148 <HAL_GetTick>
 800318c:	4602      	mov	r2, r0
 800318e:	68bb      	ldr	r3, [r7, #8]
 8003190:	1ad3      	subs	r3, r2, r3
 8003192:	68fa      	ldr	r2, [r7, #12]
 8003194:	429a      	cmp	r2, r3
 8003196:	d8f7      	bhi.n	8003188 <HAL_Delay+0x28>
  {
  }
}
 8003198:	bf00      	nop
 800319a:	bf00      	nop
 800319c:	3710      	adds	r7, #16
 800319e:	46bd      	mov	sp, r7
 80031a0:	bd80      	pop	{r7, pc}
 80031a2:	bf00      	nop
 80031a4:	20000050 	.word	0x20000050

080031a8 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80031a8:	b480      	push	{r7}
 80031aa:	b085      	sub	sp, #20
 80031ac:	af00      	add	r7, sp, #0
 80031ae:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80031b0:	687b      	ldr	r3, [r7, #4]
 80031b2:	f003 0307 	and.w	r3, r3, #7
 80031b6:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80031b8:	4b0c      	ldr	r3, [pc, #48]	@ (80031ec <__NVIC_SetPriorityGrouping+0x44>)
 80031ba:	68db      	ldr	r3, [r3, #12]
 80031bc:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80031be:	68ba      	ldr	r2, [r7, #8]
 80031c0:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 80031c4:	4013      	ands	r3, r2
 80031c6:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80031c8:	68fb      	ldr	r3, [r7, #12]
 80031ca:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80031cc:	68bb      	ldr	r3, [r7, #8]
 80031ce:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80031d0:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 80031d4:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80031d8:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80031da:	4a04      	ldr	r2, [pc, #16]	@ (80031ec <__NVIC_SetPriorityGrouping+0x44>)
 80031dc:	68bb      	ldr	r3, [r7, #8]
 80031de:	60d3      	str	r3, [r2, #12]
}
 80031e0:	bf00      	nop
 80031e2:	3714      	adds	r7, #20
 80031e4:	46bd      	mov	sp, r7
 80031e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031ea:	4770      	bx	lr
 80031ec:	e000ed00 	.word	0xe000ed00

080031f0 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80031f0:	b480      	push	{r7}
 80031f2:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80031f4:	4b04      	ldr	r3, [pc, #16]	@ (8003208 <__NVIC_GetPriorityGrouping+0x18>)
 80031f6:	68db      	ldr	r3, [r3, #12]
 80031f8:	0a1b      	lsrs	r3, r3, #8
 80031fa:	f003 0307 	and.w	r3, r3, #7
}
 80031fe:	4618      	mov	r0, r3
 8003200:	46bd      	mov	sp, r7
 8003202:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003206:	4770      	bx	lr
 8003208:	e000ed00 	.word	0xe000ed00

0800320c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800320c:	b480      	push	{r7}
 800320e:	b083      	sub	sp, #12
 8003210:	af00      	add	r7, sp, #0
 8003212:	4603      	mov	r3, r0
 8003214:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003216:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800321a:	2b00      	cmp	r3, #0
 800321c:	db0b      	blt.n	8003236 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800321e:	79fb      	ldrb	r3, [r7, #7]
 8003220:	f003 021f 	and.w	r2, r3, #31
 8003224:	4907      	ldr	r1, [pc, #28]	@ (8003244 <__NVIC_EnableIRQ+0x38>)
 8003226:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800322a:	095b      	lsrs	r3, r3, #5
 800322c:	2001      	movs	r0, #1
 800322e:	fa00 f202 	lsl.w	r2, r0, r2
 8003232:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8003236:	bf00      	nop
 8003238:	370c      	adds	r7, #12
 800323a:	46bd      	mov	sp, r7
 800323c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003240:	4770      	bx	lr
 8003242:	bf00      	nop
 8003244:	e000e100 	.word	0xe000e100

08003248 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8003248:	b480      	push	{r7}
 800324a:	b083      	sub	sp, #12
 800324c:	af00      	add	r7, sp, #0
 800324e:	4603      	mov	r3, r0
 8003250:	6039      	str	r1, [r7, #0]
 8003252:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003254:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003258:	2b00      	cmp	r3, #0
 800325a:	db0a      	blt.n	8003272 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800325c:	683b      	ldr	r3, [r7, #0]
 800325e:	b2da      	uxtb	r2, r3
 8003260:	490c      	ldr	r1, [pc, #48]	@ (8003294 <__NVIC_SetPriority+0x4c>)
 8003262:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003266:	0112      	lsls	r2, r2, #4
 8003268:	b2d2      	uxtb	r2, r2
 800326a:	440b      	add	r3, r1
 800326c:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8003270:	e00a      	b.n	8003288 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003272:	683b      	ldr	r3, [r7, #0]
 8003274:	b2da      	uxtb	r2, r3
 8003276:	4908      	ldr	r1, [pc, #32]	@ (8003298 <__NVIC_SetPriority+0x50>)
 8003278:	79fb      	ldrb	r3, [r7, #7]
 800327a:	f003 030f 	and.w	r3, r3, #15
 800327e:	3b04      	subs	r3, #4
 8003280:	0112      	lsls	r2, r2, #4
 8003282:	b2d2      	uxtb	r2, r2
 8003284:	440b      	add	r3, r1
 8003286:	761a      	strb	r2, [r3, #24]
}
 8003288:	bf00      	nop
 800328a:	370c      	adds	r7, #12
 800328c:	46bd      	mov	sp, r7
 800328e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003292:	4770      	bx	lr
 8003294:	e000e100 	.word	0xe000e100
 8003298:	e000ed00 	.word	0xe000ed00

0800329c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800329c:	b480      	push	{r7}
 800329e:	b089      	sub	sp, #36	@ 0x24
 80032a0:	af00      	add	r7, sp, #0
 80032a2:	60f8      	str	r0, [r7, #12]
 80032a4:	60b9      	str	r1, [r7, #8]
 80032a6:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80032a8:	68fb      	ldr	r3, [r7, #12]
 80032aa:	f003 0307 	and.w	r3, r3, #7
 80032ae:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80032b0:	69fb      	ldr	r3, [r7, #28]
 80032b2:	f1c3 0307 	rsb	r3, r3, #7
 80032b6:	2b04      	cmp	r3, #4
 80032b8:	bf28      	it	cs
 80032ba:	2304      	movcs	r3, #4
 80032bc:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80032be:	69fb      	ldr	r3, [r7, #28]
 80032c0:	3304      	adds	r3, #4
 80032c2:	2b06      	cmp	r3, #6
 80032c4:	d902      	bls.n	80032cc <NVIC_EncodePriority+0x30>
 80032c6:	69fb      	ldr	r3, [r7, #28]
 80032c8:	3b03      	subs	r3, #3
 80032ca:	e000      	b.n	80032ce <NVIC_EncodePriority+0x32>
 80032cc:	2300      	movs	r3, #0
 80032ce:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80032d0:	f04f 32ff 	mov.w	r2, #4294967295
 80032d4:	69bb      	ldr	r3, [r7, #24]
 80032d6:	fa02 f303 	lsl.w	r3, r2, r3
 80032da:	43da      	mvns	r2, r3
 80032dc:	68bb      	ldr	r3, [r7, #8]
 80032de:	401a      	ands	r2, r3
 80032e0:	697b      	ldr	r3, [r7, #20]
 80032e2:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80032e4:	f04f 31ff 	mov.w	r1, #4294967295
 80032e8:	697b      	ldr	r3, [r7, #20]
 80032ea:	fa01 f303 	lsl.w	r3, r1, r3
 80032ee:	43d9      	mvns	r1, r3
 80032f0:	687b      	ldr	r3, [r7, #4]
 80032f2:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80032f4:	4313      	orrs	r3, r2
         );
}
 80032f6:	4618      	mov	r0, r3
 80032f8:	3724      	adds	r7, #36	@ 0x24
 80032fa:	46bd      	mov	sp, r7
 80032fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003300:	4770      	bx	lr
	...

08003304 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8003304:	b580      	push	{r7, lr}
 8003306:	b082      	sub	sp, #8
 8003308:	af00      	add	r7, sp, #0
 800330a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 800330c:	687b      	ldr	r3, [r7, #4]
 800330e:	3b01      	subs	r3, #1
 8003310:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8003314:	d301      	bcc.n	800331a <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8003316:	2301      	movs	r3, #1
 8003318:	e00f      	b.n	800333a <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800331a:	4a0a      	ldr	r2, [pc, #40]	@ (8003344 <SysTick_Config+0x40>)
 800331c:	687b      	ldr	r3, [r7, #4]
 800331e:	3b01      	subs	r3, #1
 8003320:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8003322:	210f      	movs	r1, #15
 8003324:	f04f 30ff 	mov.w	r0, #4294967295
 8003328:	f7ff ff8e 	bl	8003248 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 800332c:	4b05      	ldr	r3, [pc, #20]	@ (8003344 <SysTick_Config+0x40>)
 800332e:	2200      	movs	r2, #0
 8003330:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8003332:	4b04      	ldr	r3, [pc, #16]	@ (8003344 <SysTick_Config+0x40>)
 8003334:	2207      	movs	r2, #7
 8003336:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8003338:	2300      	movs	r3, #0
}
 800333a:	4618      	mov	r0, r3
 800333c:	3708      	adds	r7, #8
 800333e:	46bd      	mov	sp, r7
 8003340:	bd80      	pop	{r7, pc}
 8003342:	bf00      	nop
 8003344:	e000e010 	.word	0xe000e010

08003348 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003348:	b580      	push	{r7, lr}
 800334a:	b082      	sub	sp, #8
 800334c:	af00      	add	r7, sp, #0
 800334e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8003350:	6878      	ldr	r0, [r7, #4]
 8003352:	f7ff ff29 	bl	80031a8 <__NVIC_SetPriorityGrouping>
}
 8003356:	bf00      	nop
 8003358:	3708      	adds	r7, #8
 800335a:	46bd      	mov	sp, r7
 800335c:	bd80      	pop	{r7, pc}

0800335e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800335e:	b580      	push	{r7, lr}
 8003360:	b086      	sub	sp, #24
 8003362:	af00      	add	r7, sp, #0
 8003364:	4603      	mov	r3, r0
 8003366:	60b9      	str	r1, [r7, #8]
 8003368:	607a      	str	r2, [r7, #4]
 800336a:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 800336c:	2300      	movs	r3, #0
 800336e:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8003370:	f7ff ff3e 	bl	80031f0 <__NVIC_GetPriorityGrouping>
 8003374:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8003376:	687a      	ldr	r2, [r7, #4]
 8003378:	68b9      	ldr	r1, [r7, #8]
 800337a:	6978      	ldr	r0, [r7, #20]
 800337c:	f7ff ff8e 	bl	800329c <NVIC_EncodePriority>
 8003380:	4602      	mov	r2, r0
 8003382:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8003386:	4611      	mov	r1, r2
 8003388:	4618      	mov	r0, r3
 800338a:	f7ff ff5d 	bl	8003248 <__NVIC_SetPriority>
}
 800338e:	bf00      	nop
 8003390:	3718      	adds	r7, #24
 8003392:	46bd      	mov	sp, r7
 8003394:	bd80      	pop	{r7, pc}

08003396 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003396:	b580      	push	{r7, lr}
 8003398:	b082      	sub	sp, #8
 800339a:	af00      	add	r7, sp, #0
 800339c:	4603      	mov	r3, r0
 800339e:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80033a0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80033a4:	4618      	mov	r0, r3
 80033a6:	f7ff ff31 	bl	800320c <__NVIC_EnableIRQ>
}
 80033aa:	bf00      	nop
 80033ac:	3708      	adds	r7, #8
 80033ae:	46bd      	mov	sp, r7
 80033b0:	bd80      	pop	{r7, pc}

080033b2 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80033b2:	b580      	push	{r7, lr}
 80033b4:	b082      	sub	sp, #8
 80033b6:	af00      	add	r7, sp, #0
 80033b8:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80033ba:	6878      	ldr	r0, [r7, #4]
 80033bc:	f7ff ffa2 	bl	8003304 <SysTick_Config>
 80033c0:	4603      	mov	r3, r0
}
 80033c2:	4618      	mov	r0, r3
 80033c4:	3708      	adds	r7, #8
 80033c6:	46bd      	mov	sp, r7
 80033c8:	bd80      	pop	{r7, pc}

080033ca <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 80033ca:	b580      	push	{r7, lr}
 80033cc:	b084      	sub	sp, #16
 80033ce:	af00      	add	r7, sp, #0
 80033d0:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 80033d2:	687b      	ldr	r3, [r7, #4]
 80033d4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80033d6:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 80033d8:	f7ff feb6 	bl	8003148 <HAL_GetTick>
 80033dc:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 80033de:	687b      	ldr	r3, [r7, #4]
 80033e0:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 80033e4:	b2db      	uxtb	r3, r3
 80033e6:	2b02      	cmp	r3, #2
 80033e8:	d008      	beq.n	80033fc <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80033ea:	687b      	ldr	r3, [r7, #4]
 80033ec:	2280      	movs	r2, #128	@ 0x80
 80033ee:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80033f0:	687b      	ldr	r3, [r7, #4]
 80033f2:	2200      	movs	r2, #0
 80033f4:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    return HAL_ERROR;
 80033f8:	2301      	movs	r3, #1
 80033fa:	e052      	b.n	80034a2 <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 80033fc:	687b      	ldr	r3, [r7, #4]
 80033fe:	681b      	ldr	r3, [r3, #0]
 8003400:	681a      	ldr	r2, [r3, #0]
 8003402:	687b      	ldr	r3, [r7, #4]
 8003404:	681b      	ldr	r3, [r3, #0]
 8003406:	f022 0216 	bic.w	r2, r2, #22
 800340a:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 800340c:	687b      	ldr	r3, [r7, #4]
 800340e:	681b      	ldr	r3, [r3, #0]
 8003410:	695a      	ldr	r2, [r3, #20]
 8003412:	687b      	ldr	r3, [r7, #4]
 8003414:	681b      	ldr	r3, [r3, #0]
 8003416:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 800341a:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 800341c:	687b      	ldr	r3, [r7, #4]
 800341e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003420:	2b00      	cmp	r3, #0
 8003422:	d103      	bne.n	800342c <HAL_DMA_Abort+0x62>
 8003424:	687b      	ldr	r3, [r7, #4]
 8003426:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003428:	2b00      	cmp	r3, #0
 800342a:	d007      	beq.n	800343c <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 800342c:	687b      	ldr	r3, [r7, #4]
 800342e:	681b      	ldr	r3, [r3, #0]
 8003430:	681a      	ldr	r2, [r3, #0]
 8003432:	687b      	ldr	r3, [r7, #4]
 8003434:	681b      	ldr	r3, [r3, #0]
 8003436:	f022 0208 	bic.w	r2, r2, #8
 800343a:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 800343c:	687b      	ldr	r3, [r7, #4]
 800343e:	681b      	ldr	r3, [r3, #0]
 8003440:	681a      	ldr	r2, [r3, #0]
 8003442:	687b      	ldr	r3, [r7, #4]
 8003444:	681b      	ldr	r3, [r3, #0]
 8003446:	f022 0201 	bic.w	r2, r2, #1
 800344a:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 800344c:	e013      	b.n	8003476 <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 800344e:	f7ff fe7b 	bl	8003148 <HAL_GetTick>
 8003452:	4602      	mov	r2, r0
 8003454:	68bb      	ldr	r3, [r7, #8]
 8003456:	1ad3      	subs	r3, r2, r3
 8003458:	2b05      	cmp	r3, #5
 800345a:	d90c      	bls.n	8003476 <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 800345c:	687b      	ldr	r3, [r7, #4]
 800345e:	2220      	movs	r2, #32
 8003460:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 8003462:	687b      	ldr	r3, [r7, #4]
 8003464:	2203      	movs	r2, #3
 8003466:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 800346a:	687b      	ldr	r3, [r7, #4]
 800346c:	2200      	movs	r2, #0
 800346e:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        
        return HAL_TIMEOUT;
 8003472:	2303      	movs	r3, #3
 8003474:	e015      	b.n	80034a2 <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8003476:	687b      	ldr	r3, [r7, #4]
 8003478:	681b      	ldr	r3, [r3, #0]
 800347a:	681b      	ldr	r3, [r3, #0]
 800347c:	f003 0301 	and.w	r3, r3, #1
 8003480:	2b00      	cmp	r3, #0
 8003482:	d1e4      	bne.n	800344e <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8003484:	687b      	ldr	r3, [r7, #4]
 8003486:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003488:	223f      	movs	r2, #63	@ 0x3f
 800348a:	409a      	lsls	r2, r3
 800348c:	68fb      	ldr	r3, [r7, #12]
 800348e:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 8003490:	687b      	ldr	r3, [r7, #4]
 8003492:	2201      	movs	r2, #1
 8003494:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003498:	687b      	ldr	r3, [r7, #4]
 800349a:	2200      	movs	r2, #0
 800349c:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  }
  return HAL_OK;
 80034a0:	2300      	movs	r3, #0
}
 80034a2:	4618      	mov	r0, r3
 80034a4:	3710      	adds	r7, #16
 80034a6:	46bd      	mov	sp, r7
 80034a8:	bd80      	pop	{r7, pc}

080034aa <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 80034aa:	b480      	push	{r7}
 80034ac:	b083      	sub	sp, #12
 80034ae:	af00      	add	r7, sp, #0
 80034b0:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 80034b2:	687b      	ldr	r3, [r7, #4]
 80034b4:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 80034b8:	b2db      	uxtb	r3, r3
 80034ba:	2b02      	cmp	r3, #2
 80034bc:	d004      	beq.n	80034c8 <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80034be:	687b      	ldr	r3, [r7, #4]
 80034c0:	2280      	movs	r2, #128	@ 0x80
 80034c2:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_ERROR;
 80034c4:	2301      	movs	r3, #1
 80034c6:	e00c      	b.n	80034e2 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 80034c8:	687b      	ldr	r3, [r7, #4]
 80034ca:	2205      	movs	r2, #5
 80034cc:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 80034d0:	687b      	ldr	r3, [r7, #4]
 80034d2:	681b      	ldr	r3, [r3, #0]
 80034d4:	681a      	ldr	r2, [r3, #0]
 80034d6:	687b      	ldr	r3, [r7, #4]
 80034d8:	681b      	ldr	r3, [r3, #0]
 80034da:	f022 0201 	bic.w	r2, r2, #1
 80034de:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 80034e0:	2300      	movs	r3, #0
}
 80034e2:	4618      	mov	r0, r3
 80034e4:	370c      	adds	r7, #12
 80034e6:	46bd      	mov	sp, r7
 80034e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034ec:	4770      	bx	lr
	...

080034f0 <HAL_ETH_Init>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_Init(ETH_HandleTypeDef *heth)
{
 80034f0:	b580      	push	{r7, lr}
 80034f2:	b084      	sub	sp, #16
 80034f4:	af00      	add	r7, sp, #0
 80034f6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  if (heth == NULL)
 80034f8:	687b      	ldr	r3, [r7, #4]
 80034fa:	2b00      	cmp	r3, #0
 80034fc:	d101      	bne.n	8003502 <HAL_ETH_Init+0x12>
  {
    return HAL_ERROR;
 80034fe:	2301      	movs	r3, #1
 8003500:	e08a      	b.n	8003618 <HAL_ETH_Init+0x128>
  }
  if (heth->gState == HAL_ETH_STATE_RESET)
 8003502:	687b      	ldr	r3, [r7, #4]
 8003504:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8003508:	2b00      	cmp	r3, #0
 800350a:	d106      	bne.n	800351a <HAL_ETH_Init+0x2a>
  {
    heth->gState = HAL_ETH_STATE_BUSY;
 800350c:	687b      	ldr	r3, [r7, #4]
 800350e:	2220      	movs	r2, #32
 8003510:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

    /* Init the low level hardware */
    heth->MspInitCallback(heth);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC. */
    HAL_ETH_MspInit(heth);
 8003514:	6878      	ldr	r0, [r7, #4]
 8003516:	f7fe fa6b 	bl	80019f0 <HAL_ETH_MspInit>

#endif /* (USE_HAL_ETH_REGISTER_CALLBACKS) */
  }

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800351a:	2300      	movs	r3, #0
 800351c:	60bb      	str	r3, [r7, #8]
 800351e:	4b40      	ldr	r3, [pc, #256]	@ (8003620 <HAL_ETH_Init+0x130>)
 8003520:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003522:	4a3f      	ldr	r2, [pc, #252]	@ (8003620 <HAL_ETH_Init+0x130>)
 8003524:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8003528:	6453      	str	r3, [r2, #68]	@ 0x44
 800352a:	4b3d      	ldr	r3, [pc, #244]	@ (8003620 <HAL_ETH_Init+0x130>)
 800352c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800352e:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8003532:	60bb      	str	r3, [r7, #8]
 8003534:	68bb      	ldr	r3, [r7, #8]

  /* Select MII or RMII Mode*/
  SYSCFG->PMC &= ~(SYSCFG_PMC_MII_RMII_SEL);
 8003536:	4b3b      	ldr	r3, [pc, #236]	@ (8003624 <HAL_ETH_Init+0x134>)
 8003538:	685b      	ldr	r3, [r3, #4]
 800353a:	4a3a      	ldr	r2, [pc, #232]	@ (8003624 <HAL_ETH_Init+0x134>)
 800353c:	f423 0300 	bic.w	r3, r3, #8388608	@ 0x800000
 8003540:	6053      	str	r3, [r2, #4]
  SYSCFG->PMC |= (uint32_t)heth->Init.MediaInterface;
 8003542:	4b38      	ldr	r3, [pc, #224]	@ (8003624 <HAL_ETH_Init+0x134>)
 8003544:	685a      	ldr	r2, [r3, #4]
 8003546:	687b      	ldr	r3, [r7, #4]
 8003548:	689b      	ldr	r3, [r3, #8]
 800354a:	4936      	ldr	r1, [pc, #216]	@ (8003624 <HAL_ETH_Init+0x134>)
 800354c:	4313      	orrs	r3, r2
 800354e:	604b      	str	r3, [r1, #4]
  /* Dummy read to sync SYSCFG with ETH */
  (void)SYSCFG->PMC;
 8003550:	4b34      	ldr	r3, [pc, #208]	@ (8003624 <HAL_ETH_Init+0x134>)
 8003552:	685b      	ldr	r3, [r3, #4]

  /* Ethernet Software reset */
  /* Set the SWR bit: resets all MAC subsystem internal registers and logic */
  /* After reset all the registers holds their respective reset values */
  SET_BIT(heth->Instance->DMABMR, ETH_DMABMR_SR);
 8003554:	687b      	ldr	r3, [r7, #4]
 8003556:	681b      	ldr	r3, [r3, #0]
 8003558:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800355c:	681b      	ldr	r3, [r3, #0]
 800355e:	687a      	ldr	r2, [r7, #4]
 8003560:	6812      	ldr	r2, [r2, #0]
 8003562:	f043 0301 	orr.w	r3, r3, #1
 8003566:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 800356a:	6013      	str	r3, [r2, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 800356c:	f7ff fdec 	bl	8003148 <HAL_GetTick>
 8003570:	60f8      	str	r0, [r7, #12]

  /* Wait for software reset */
  while (READ_BIT(heth->Instance->DMABMR, ETH_DMABMR_SR) > 0U)
 8003572:	e011      	b.n	8003598 <HAL_ETH_Init+0xa8>
  {
    if (((HAL_GetTick() - tickstart) > ETH_SWRESET_TIMEOUT))
 8003574:	f7ff fde8 	bl	8003148 <HAL_GetTick>
 8003578:	4602      	mov	r2, r0
 800357a:	68fb      	ldr	r3, [r7, #12]
 800357c:	1ad3      	subs	r3, r2, r3
 800357e:	f5b3 7ffa 	cmp.w	r3, #500	@ 0x1f4
 8003582:	d909      	bls.n	8003598 <HAL_ETH_Init+0xa8>
    {
      /* Set Error Code */
      heth->ErrorCode = HAL_ETH_ERROR_TIMEOUT;
 8003584:	687b      	ldr	r3, [r7, #4]
 8003586:	2204      	movs	r2, #4
 8003588:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
      /* Set State as Error */
      heth->gState = HAL_ETH_STATE_ERROR;
 800358c:	687b      	ldr	r3, [r7, #4]
 800358e:	22e0      	movs	r2, #224	@ 0xe0
 8003590:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
      /* Return Error */
      return HAL_ERROR;
 8003594:	2301      	movs	r3, #1
 8003596:	e03f      	b.n	8003618 <HAL_ETH_Init+0x128>
  while (READ_BIT(heth->Instance->DMABMR, ETH_DMABMR_SR) > 0U)
 8003598:	687b      	ldr	r3, [r7, #4]
 800359a:	681b      	ldr	r3, [r3, #0]
 800359c:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80035a0:	681b      	ldr	r3, [r3, #0]
 80035a2:	f003 0301 	and.w	r3, r3, #1
 80035a6:	2b00      	cmp	r3, #0
 80035a8:	d1e4      	bne.n	8003574 <HAL_ETH_Init+0x84>
    }
  }


  /*------------------ MAC, MTL and DMA default Configuration ----------------*/
  ETH_MACDMAConfig(heth);
 80035aa:	6878      	ldr	r0, [r7, #4]
 80035ac:	f000 f97a 	bl	80038a4 <ETH_MACDMAConfig>


  /*------------------ DMA Tx Descriptors Configuration ----------------------*/
  ETH_DMATxDescListInit(heth);
 80035b0:	6878      	ldr	r0, [r7, #4]
 80035b2:	f000 fa25 	bl	8003a00 <ETH_DMATxDescListInit>

  /*------------------ DMA Rx Descriptors Configuration ----------------------*/
  ETH_DMARxDescListInit(heth);
 80035b6:	6878      	ldr	r0, [r7, #4]
 80035b8:	f000 fa7b 	bl	8003ab2 <ETH_DMARxDescListInit>

  /*--------------------- ETHERNET MAC Address Configuration ------------------*/
  ETH_MACAddressConfig(heth, ETH_MAC_ADDRESS0, heth->Init.MACAddr);
 80035bc:	687b      	ldr	r3, [r7, #4]
 80035be:	685b      	ldr	r3, [r3, #4]
 80035c0:	461a      	mov	r2, r3
 80035c2:	2100      	movs	r1, #0
 80035c4:	6878      	ldr	r0, [r7, #4]
 80035c6:	f000 f9e3 	bl	8003990 <ETH_MACAddressConfig>

  /* Disable MMC Interrupts */
  SET_BIT(heth->Instance->MACIMR, ETH_MACIMR_TSTIM | ETH_MACIMR_PMTIM);
 80035ca:	687b      	ldr	r3, [r7, #4]
 80035cc:	681b      	ldr	r3, [r3, #0]
 80035ce:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80035d0:	687b      	ldr	r3, [r7, #4]
 80035d2:	681b      	ldr	r3, [r3, #0]
 80035d4:	f442 7202 	orr.w	r2, r2, #520	@ 0x208
 80035d8:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Disable Rx MMC Interrupts */
  SET_BIT(heth->Instance->MMCRIMR, ETH_MMCRIMR_RGUFM | ETH_MMCRIMR_RFAEM | \
 80035da:	687b      	ldr	r3, [r7, #4]
 80035dc:	681b      	ldr	r3, [r3, #0]
 80035de:	f8d3 310c 	ldr.w	r3, [r3, #268]	@ 0x10c
 80035e2:	687a      	ldr	r2, [r7, #4]
 80035e4:	6812      	ldr	r2, [r2, #0]
 80035e6:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80035ea:	f043 0360 	orr.w	r3, r3, #96	@ 0x60
 80035ee:	f8c2 310c 	str.w	r3, [r2, #268]	@ 0x10c
          ETH_MMCRIMR_RFCEM);

  /* Disable Tx MMC Interrupts */
  SET_BIT(heth->Instance->MMCTIMR, ETH_MMCTIMR_TGFM | ETH_MMCTIMR_TGFMSCM | \
 80035f2:	687b      	ldr	r3, [r7, #4]
 80035f4:	681b      	ldr	r3, [r3, #0]
 80035f6:	f8d3 2110 	ldr.w	r2, [r3, #272]	@ 0x110
 80035fa:	687b      	ldr	r3, [r7, #4]
 80035fc:	681b      	ldr	r3, [r3, #0]
 80035fe:	f442 1203 	orr.w	r2, r2, #2146304	@ 0x20c000
 8003602:	f8c3 2110 	str.w	r2, [r3, #272]	@ 0x110
          ETH_MMCTIMR_TGFSCM);

  heth->ErrorCode = HAL_ETH_ERROR_NONE;
 8003606:	687b      	ldr	r3, [r7, #4]
 8003608:	2200      	movs	r2, #0
 800360a:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  heth->gState = HAL_ETH_STATE_READY;
 800360e:	687b      	ldr	r3, [r7, #4]
 8003610:	2210      	movs	r2, #16
 8003612:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8003616:	2300      	movs	r3, #0
}
 8003618:	4618      	mov	r0, r3
 800361a:	3710      	adds	r7, #16
 800361c:	46bd      	mov	sp, r7
 800361e:	bd80      	pop	{r7, pc}
 8003620:	40023800 	.word	0x40023800
 8003624:	40013800 	.word	0x40013800

08003628 <ETH_SetMACConfig>:
  HAL_Delay(ETH_REG_WRITE_DELAY);
  (heth->Instance)->DMAOMR = tmpreg;
}

static void ETH_SetMACConfig(ETH_HandleTypeDef *heth, const ETH_MACConfigTypeDef *macconf)
{
 8003628:	b580      	push	{r7, lr}
 800362a:	b084      	sub	sp, #16
 800362c:	af00      	add	r7, sp, #0
 800362e:	6078      	str	r0, [r7, #4]
 8003630:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg1;

  /*------------------------ ETHERNET MACCR Configuration --------------------*/
  /* Get the ETHERNET MACCR value */
  tmpreg1 = (heth->Instance)->MACCR;
 8003632:	687b      	ldr	r3, [r7, #4]
 8003634:	681b      	ldr	r3, [r3, #0]
 8003636:	681b      	ldr	r3, [r3, #0]
 8003638:	60fb      	str	r3, [r7, #12]
  /* Clear CSTF, WD, PCE, PS, TE and RE bits */
  tmpreg1 &= ETH_MACCR_CLEAR_MASK;
 800363a:	68fa      	ldr	r2, [r7, #12]
 800363c:	4b53      	ldr	r3, [pc, #332]	@ (800378c <ETH_SetMACConfig+0x164>)
 800363e:	4013      	ands	r3, r2
 8003640:	60fb      	str	r3, [r7, #12]

  tmpreg1 |= (uint32_t)(((uint32_t)macconf->CRCStripTypePacket << 25U) |
 8003642:	683b      	ldr	r3, [r7, #0]
 8003644:	7b9b      	ldrb	r3, [r3, #14]
 8003646:	065b      	lsls	r3, r3, #25
                        ((uint32_t)((macconf->Watchdog == DISABLE) ? 1U : 0U) << 23U) |
 8003648:	683a      	ldr	r2, [r7, #0]
 800364a:	7c12      	ldrb	r2, [r2, #16]
 800364c:	2a00      	cmp	r2, #0
 800364e:	d102      	bne.n	8003656 <ETH_SetMACConfig+0x2e>
 8003650:	f44f 0200 	mov.w	r2, #8388608	@ 0x800000
 8003654:	e000      	b.n	8003658 <ETH_SetMACConfig+0x30>
 8003656:	2200      	movs	r2, #0
  tmpreg1 |= (uint32_t)(((uint32_t)macconf->CRCStripTypePacket << 25U) |
 8003658:	4313      	orrs	r3, r2
                        ((uint32_t)((macconf->Jabber == DISABLE) ? 1U : 0U) << 22U) |
 800365a:	683a      	ldr	r2, [r7, #0]
 800365c:	7c52      	ldrb	r2, [r2, #17]
 800365e:	2a00      	cmp	r2, #0
 8003660:	d102      	bne.n	8003668 <ETH_SetMACConfig+0x40>
 8003662:	f44f 0280 	mov.w	r2, #4194304	@ 0x400000
 8003666:	e000      	b.n	800366a <ETH_SetMACConfig+0x42>
 8003668:	2200      	movs	r2, #0
                        ((uint32_t)((macconf->Watchdog == DISABLE) ? 1U : 0U) << 23U) |
 800366a:	431a      	orrs	r2, r3
                        (uint32_t)macconf->InterPacketGapVal |
 800366c:	683b      	ldr	r3, [r7, #0]
 800366e:	689b      	ldr	r3, [r3, #8]
                        ((uint32_t)((macconf->Jabber == DISABLE) ? 1U : 0U) << 22U) |
 8003670:	431a      	orrs	r2, r3
                        ((uint32_t)macconf->CarrierSenseDuringTransmit << 16U) |
 8003672:	683b      	ldr	r3, [r7, #0]
 8003674:	7fdb      	ldrb	r3, [r3, #31]
 8003676:	041b      	lsls	r3, r3, #16
                        (uint32_t)macconf->InterPacketGapVal |
 8003678:	431a      	orrs	r2, r3
                        macconf->Speed |
 800367a:	683b      	ldr	r3, [r7, #0]
 800367c:	695b      	ldr	r3, [r3, #20]
                        ((uint32_t)macconf->CarrierSenseDuringTransmit << 16U) |
 800367e:	4313      	orrs	r3, r2
                        ((uint32_t)((macconf->ReceiveOwn == DISABLE) ? 1U : 0U) << 13U) |
 8003680:	683a      	ldr	r2, [r7, #0]
 8003682:	7f92      	ldrb	r2, [r2, #30]
 8003684:	2a00      	cmp	r2, #0
 8003686:	d102      	bne.n	800368e <ETH_SetMACConfig+0x66>
 8003688:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 800368c:	e000      	b.n	8003690 <ETH_SetMACConfig+0x68>
 800368e:	2200      	movs	r2, #0
                        macconf->Speed |
 8003690:	431a      	orrs	r2, r3
                        ((uint32_t)macconf->LoopbackMode << 12U) |
 8003692:	683b      	ldr	r3, [r7, #0]
 8003694:	7f1b      	ldrb	r3, [r3, #28]
 8003696:	031b      	lsls	r3, r3, #12
                        ((uint32_t)((macconf->ReceiveOwn == DISABLE) ? 1U : 0U) << 13U) |
 8003698:	431a      	orrs	r2, r3
                        macconf->DuplexMode |
 800369a:	683b      	ldr	r3, [r7, #0]
 800369c:	699b      	ldr	r3, [r3, #24]
                        ((uint32_t)macconf->LoopbackMode << 12U) |
 800369e:	431a      	orrs	r2, r3
                        ((uint32_t)macconf->ChecksumOffload << 10U) |
 80036a0:	683b      	ldr	r3, [r7, #0]
 80036a2:	791b      	ldrb	r3, [r3, #4]
 80036a4:	029b      	lsls	r3, r3, #10
                        macconf->DuplexMode |
 80036a6:	4313      	orrs	r3, r2
                        ((uint32_t)((macconf->RetryTransmission == DISABLE) ? 1U : 0U) << 9U) |
 80036a8:	683a      	ldr	r2, [r7, #0]
 80036aa:	f892 2020 	ldrb.w	r2, [r2, #32]
 80036ae:	2a00      	cmp	r2, #0
 80036b0:	d102      	bne.n	80036b8 <ETH_SetMACConfig+0x90>
 80036b2:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80036b6:	e000      	b.n	80036ba <ETH_SetMACConfig+0x92>
 80036b8:	2200      	movs	r2, #0
                        ((uint32_t)macconf->ChecksumOffload << 10U) |
 80036ba:	431a      	orrs	r2, r3
                        ((uint32_t)macconf->AutomaticPadCRCStrip << 7U) |
 80036bc:	683b      	ldr	r3, [r7, #0]
 80036be:	7bdb      	ldrb	r3, [r3, #15]
 80036c0:	01db      	lsls	r3, r3, #7
                        ((uint32_t)((macconf->RetryTransmission == DISABLE) ? 1U : 0U) << 9U) |
 80036c2:	431a      	orrs	r2, r3
                        macconf->BackOffLimit |
 80036c4:	683b      	ldr	r3, [r7, #0]
 80036c6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
                        ((uint32_t)macconf->AutomaticPadCRCStrip << 7U) |
 80036c8:	431a      	orrs	r2, r3
                        ((uint32_t)macconf->DeferralCheck << 4U));
 80036ca:	683b      	ldr	r3, [r7, #0]
 80036cc:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 80036d0:	011b      	lsls	r3, r3, #4
  tmpreg1 |= (uint32_t)(((uint32_t)macconf->CRCStripTypePacket << 25U) |
 80036d2:	4313      	orrs	r3, r2
 80036d4:	68fa      	ldr	r2, [r7, #12]
 80036d6:	4313      	orrs	r3, r2
 80036d8:	60fb      	str	r3, [r7, #12]

  /* Write to ETHERNET MACCR */
  (heth->Instance)->MACCR = (uint32_t)tmpreg1;
 80036da:	687b      	ldr	r3, [r7, #4]
 80036dc:	681b      	ldr	r3, [r3, #0]
 80036de:	68fa      	ldr	r2, [r7, #12]
 80036e0:	601a      	str	r2, [r3, #0]

  /* Wait until the write operation will be taken into account :
  at least four TX_CLK/RX_CLK clock cycles */
  tmpreg1 = (heth->Instance)->MACCR;
 80036e2:	687b      	ldr	r3, [r7, #4]
 80036e4:	681b      	ldr	r3, [r3, #0]
 80036e6:	681b      	ldr	r3, [r3, #0]
 80036e8:	60fb      	str	r3, [r7, #12]
  HAL_Delay(ETH_REG_WRITE_DELAY);
 80036ea:	2001      	movs	r0, #1
 80036ec:	f7ff fd38 	bl	8003160 <HAL_Delay>
  (heth->Instance)->MACCR = tmpreg1;
 80036f0:	687b      	ldr	r3, [r7, #4]
 80036f2:	681b      	ldr	r3, [r3, #0]
 80036f4:	68fa      	ldr	r2, [r7, #12]
 80036f6:	601a      	str	r2, [r3, #0]

  /*----------------------- ETHERNET MACFCR Configuration --------------------*/

  /* Get the ETHERNET MACFCR value */
  tmpreg1 = (heth->Instance)->MACFCR;
 80036f8:	687b      	ldr	r3, [r7, #4]
 80036fa:	681b      	ldr	r3, [r3, #0]
 80036fc:	699b      	ldr	r3, [r3, #24]
 80036fe:	60fb      	str	r3, [r7, #12]
  /* Clear xx bits */
  tmpreg1 &= ETH_MACFCR_CLEAR_MASK;
 8003700:	68fa      	ldr	r2, [r7, #12]
 8003702:	f64f 7341 	movw	r3, #65345	@ 0xff41
 8003706:	4013      	ands	r3, r2
 8003708:	60fb      	str	r3, [r7, #12]

  tmpreg1 |= (uint32_t)((macconf->PauseTime << 16U) |
 800370a:	683b      	ldr	r3, [r7, #0]
 800370c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800370e:	041b      	lsls	r3, r3, #16
                        ((uint32_t)((macconf->ZeroQuantaPause == DISABLE) ? 1U : 0U) << 7U) |
 8003710:	683a      	ldr	r2, [r7, #0]
 8003712:	f892 204c 	ldrb.w	r2, [r2, #76]	@ 0x4c
 8003716:	2a00      	cmp	r2, #0
 8003718:	d101      	bne.n	800371e <ETH_SetMACConfig+0xf6>
 800371a:	2280      	movs	r2, #128	@ 0x80
 800371c:	e000      	b.n	8003720 <ETH_SetMACConfig+0xf8>
 800371e:	2200      	movs	r2, #0
  tmpreg1 |= (uint32_t)((macconf->PauseTime << 16U) |
 8003720:	431a      	orrs	r2, r3
                        macconf->PauseLowThreshold |
 8003722:	683b      	ldr	r3, [r7, #0]
 8003724:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
                        ((uint32_t)((macconf->ZeroQuantaPause == DISABLE) ? 1U : 0U) << 7U) |
 8003726:	4313      	orrs	r3, r2
                        ((uint32_t)((macconf->UnicastPausePacketDetect == ENABLE) ? 1U : 0U) << 3U) |
 8003728:	683a      	ldr	r2, [r7, #0]
 800372a:	f892 2055 	ldrb.w	r2, [r2, #85]	@ 0x55
 800372e:	2a01      	cmp	r2, #1
 8003730:	d101      	bne.n	8003736 <ETH_SetMACConfig+0x10e>
 8003732:	2208      	movs	r2, #8
 8003734:	e000      	b.n	8003738 <ETH_SetMACConfig+0x110>
 8003736:	2200      	movs	r2, #0
                        macconf->PauseLowThreshold |
 8003738:	4313      	orrs	r3, r2
                        ((uint32_t)((macconf->ReceiveFlowControl == ENABLE) ? 1U : 0U) << 2U) |
 800373a:	683a      	ldr	r2, [r7, #0]
 800373c:	f892 2056 	ldrb.w	r2, [r2, #86]	@ 0x56
 8003740:	2a01      	cmp	r2, #1
 8003742:	d101      	bne.n	8003748 <ETH_SetMACConfig+0x120>
 8003744:	2204      	movs	r2, #4
 8003746:	e000      	b.n	800374a <ETH_SetMACConfig+0x122>
 8003748:	2200      	movs	r2, #0
                        ((uint32_t)((macconf->UnicastPausePacketDetect == ENABLE) ? 1U : 0U) << 3U) |
 800374a:	4313      	orrs	r3, r2
                        ((uint32_t)((macconf->TransmitFlowControl == ENABLE) ? 1U : 0U) << 1U));
 800374c:	683a      	ldr	r2, [r7, #0]
 800374e:	f892 2054 	ldrb.w	r2, [r2, #84]	@ 0x54
 8003752:	2a01      	cmp	r2, #1
 8003754:	d101      	bne.n	800375a <ETH_SetMACConfig+0x132>
 8003756:	2202      	movs	r2, #2
 8003758:	e000      	b.n	800375c <ETH_SetMACConfig+0x134>
 800375a:	2200      	movs	r2, #0
  tmpreg1 |= (uint32_t)((macconf->PauseTime << 16U) |
 800375c:	4313      	orrs	r3, r2
 800375e:	68fa      	ldr	r2, [r7, #12]
 8003760:	4313      	orrs	r3, r2
 8003762:	60fb      	str	r3, [r7, #12]

  /* Write to ETHERNET MACFCR */
  (heth->Instance)->MACFCR = (uint32_t)tmpreg1;
 8003764:	687b      	ldr	r3, [r7, #4]
 8003766:	681b      	ldr	r3, [r3, #0]
 8003768:	68fa      	ldr	r2, [r7, #12]
 800376a:	619a      	str	r2, [r3, #24]

  /* Wait until the write operation will be taken into account :
  at least four TX_CLK/RX_CLK clock cycles */
  tmpreg1 = (heth->Instance)->MACFCR;
 800376c:	687b      	ldr	r3, [r7, #4]
 800376e:	681b      	ldr	r3, [r3, #0]
 8003770:	699b      	ldr	r3, [r3, #24]
 8003772:	60fb      	str	r3, [r7, #12]
  HAL_Delay(ETH_REG_WRITE_DELAY);
 8003774:	2001      	movs	r0, #1
 8003776:	f7ff fcf3 	bl	8003160 <HAL_Delay>
  (heth->Instance)->MACFCR = tmpreg1;
 800377a:	687b      	ldr	r3, [r7, #4]
 800377c:	681b      	ldr	r3, [r3, #0]
 800377e:	68fa      	ldr	r2, [r7, #12]
 8003780:	619a      	str	r2, [r3, #24]
}
 8003782:	bf00      	nop
 8003784:	3710      	adds	r7, #16
 8003786:	46bd      	mov	sp, r7
 8003788:	bd80      	pop	{r7, pc}
 800378a:	bf00      	nop
 800378c:	fd20810f 	.word	0xfd20810f

08003790 <ETH_SetDMAConfig>:

static void ETH_SetDMAConfig(ETH_HandleTypeDef *heth, const ETH_DMAConfigTypeDef *dmaconf)
{
 8003790:	b580      	push	{r7, lr}
 8003792:	b084      	sub	sp, #16
 8003794:	af00      	add	r7, sp, #0
 8003796:	6078      	str	r0, [r7, #4]
 8003798:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg1;

  /*----------------------- ETHERNET DMAOMR Configuration --------------------*/
  /* Get the ETHERNET DMAOMR value */
  tmpreg1 = (heth->Instance)->DMAOMR;
 800379a:	687b      	ldr	r3, [r7, #4]
 800379c:	681b      	ldr	r3, [r3, #0]
 800379e:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80037a2:	699b      	ldr	r3, [r3, #24]
 80037a4:	60fb      	str	r3, [r7, #12]
  /* Clear xx bits */
  tmpreg1 &= ETH_DMAOMR_CLEAR_MASK;
 80037a6:	68fa      	ldr	r2, [r7, #12]
 80037a8:	4b3d      	ldr	r3, [pc, #244]	@ (80038a0 <ETH_SetDMAConfig+0x110>)
 80037aa:	4013      	ands	r3, r2
 80037ac:	60fb      	str	r3, [r7, #12]

  tmpreg1 |= (uint32_t)(((uint32_t)((dmaconf->DropTCPIPChecksumErrorFrame == DISABLE) ? 1U : 0U) << 26U) |
 80037ae:	683b      	ldr	r3, [r7, #0]
 80037b0:	7b1b      	ldrb	r3, [r3, #12]
 80037b2:	2b00      	cmp	r3, #0
 80037b4:	d102      	bne.n	80037bc <ETH_SetDMAConfig+0x2c>
 80037b6:	f04f 6280 	mov.w	r2, #67108864	@ 0x4000000
 80037ba:	e000      	b.n	80037be <ETH_SetDMAConfig+0x2e>
 80037bc:	2200      	movs	r2, #0
                        ((uint32_t)dmaconf->ReceiveStoreForward << 25U) |
 80037be:	683b      	ldr	r3, [r7, #0]
 80037c0:	7b5b      	ldrb	r3, [r3, #13]
 80037c2:	065b      	lsls	r3, r3, #25
  tmpreg1 |= (uint32_t)(((uint32_t)((dmaconf->DropTCPIPChecksumErrorFrame == DISABLE) ? 1U : 0U) << 26U) |
 80037c4:	4313      	orrs	r3, r2
                        ((uint32_t)((dmaconf->FlushRxPacket == DISABLE) ? 1U : 0U) << 20U) |
 80037c6:	683a      	ldr	r2, [r7, #0]
 80037c8:	7f52      	ldrb	r2, [r2, #29]
 80037ca:	2a00      	cmp	r2, #0
 80037cc:	d102      	bne.n	80037d4 <ETH_SetDMAConfig+0x44>
 80037ce:	f44f 1280 	mov.w	r2, #1048576	@ 0x100000
 80037d2:	e000      	b.n	80037d6 <ETH_SetDMAConfig+0x46>
 80037d4:	2200      	movs	r2, #0
                        ((uint32_t)dmaconf->ReceiveStoreForward << 25U) |
 80037d6:	431a      	orrs	r2, r3
                        ((uint32_t)dmaconf->TransmitStoreForward << 21U) |
 80037d8:	683b      	ldr	r3, [r7, #0]
 80037da:	7b9b      	ldrb	r3, [r3, #14]
 80037dc:	055b      	lsls	r3, r3, #21
                        ((uint32_t)((dmaconf->FlushRxPacket == DISABLE) ? 1U : 0U) << 20U) |
 80037de:	431a      	orrs	r2, r3
                        dmaconf->TransmitThresholdControl |
 80037e0:	683b      	ldr	r3, [r7, #0]
 80037e2:	695b      	ldr	r3, [r3, #20]
                        ((uint32_t)dmaconf->TransmitStoreForward << 21U) |
 80037e4:	431a      	orrs	r2, r3
                        ((uint32_t)dmaconf->ForwardErrorFrames << 7U) |
 80037e6:	683b      	ldr	r3, [r7, #0]
 80037e8:	7f1b      	ldrb	r3, [r3, #28]
 80037ea:	01db      	lsls	r3, r3, #7
                        dmaconf->TransmitThresholdControl |
 80037ec:	431a      	orrs	r2, r3
                        ((uint32_t)dmaconf->ForwardUndersizedGoodFrames << 6U) |
 80037ee:	683b      	ldr	r3, [r7, #0]
 80037f0:	7f9b      	ldrb	r3, [r3, #30]
 80037f2:	019b      	lsls	r3, r3, #6
                        ((uint32_t)dmaconf->ForwardErrorFrames << 7U) |
 80037f4:	431a      	orrs	r2, r3
                        dmaconf->ReceiveThresholdControl |
 80037f6:	683b      	ldr	r3, [r7, #0]
 80037f8:	6a1b      	ldr	r3, [r3, #32]
                        ((uint32_t)dmaconf->ForwardUndersizedGoodFrames << 6U) |
 80037fa:	431a      	orrs	r2, r3
                        ((uint32_t)dmaconf->SecondFrameOperate << 2U));
 80037fc:	683b      	ldr	r3, [r7, #0]
 80037fe:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8003802:	009b      	lsls	r3, r3, #2
  tmpreg1 |= (uint32_t)(((uint32_t)((dmaconf->DropTCPIPChecksumErrorFrame == DISABLE) ? 1U : 0U) << 26U) |
 8003804:	4313      	orrs	r3, r2
 8003806:	68fa      	ldr	r2, [r7, #12]
 8003808:	4313      	orrs	r3, r2
 800380a:	60fb      	str	r3, [r7, #12]

  /* Write to ETHERNET DMAOMR */
  (heth->Instance)->DMAOMR = (uint32_t)tmpreg1;
 800380c:	687b      	ldr	r3, [r7, #4]
 800380e:	681b      	ldr	r3, [r3, #0]
 8003810:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8003814:	461a      	mov	r2, r3
 8003816:	68fb      	ldr	r3, [r7, #12]
 8003818:	6193      	str	r3, [r2, #24]

  /* Wait until the write operation will be taken into account:
  at least four TX_CLK/RX_CLK clock cycles */
  tmpreg1 = (heth->Instance)->DMAOMR;
 800381a:	687b      	ldr	r3, [r7, #4]
 800381c:	681b      	ldr	r3, [r3, #0]
 800381e:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8003822:	699b      	ldr	r3, [r3, #24]
 8003824:	60fb      	str	r3, [r7, #12]
  HAL_Delay(ETH_REG_WRITE_DELAY);
 8003826:	2001      	movs	r0, #1
 8003828:	f7ff fc9a 	bl	8003160 <HAL_Delay>
  (heth->Instance)->DMAOMR = tmpreg1;
 800382c:	687b      	ldr	r3, [r7, #4]
 800382e:	681b      	ldr	r3, [r3, #0]
 8003830:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8003834:	461a      	mov	r2, r3
 8003836:	68fb      	ldr	r3, [r7, #12]
 8003838:	6193      	str	r3, [r2, #24]

  /*----------------------- ETHERNET DMABMR Configuration --------------------*/
  (heth->Instance)->DMABMR = (uint32_t)(((uint32_t)dmaconf->AddressAlignedBeats << 25U) |
 800383a:	683b      	ldr	r3, [r7, #0]
 800383c:	791b      	ldrb	r3, [r3, #4]
 800383e:	065a      	lsls	r2, r3, #25
                                        dmaconf->BurstMode |
 8003840:	683b      	ldr	r3, [r7, #0]
 8003842:	689b      	ldr	r3, [r3, #8]
  (heth->Instance)->DMABMR = (uint32_t)(((uint32_t)dmaconf->AddressAlignedBeats << 25U) |
 8003844:	431a      	orrs	r2, r3
                                        dmaconf->RxDMABurstLength | /* !! if 4xPBL is selected for Tx or
 8003846:	683b      	ldr	r3, [r7, #0]
 8003848:	699b      	ldr	r3, [r3, #24]
                                        dmaconf->BurstMode |
 800384a:	431a      	orrs	r2, r3
                                                                       Rx it is applied for the other */
                                        dmaconf->TxDMABurstLength |
 800384c:	683b      	ldr	r3, [r7, #0]
 800384e:	691b      	ldr	r3, [r3, #16]
                                        dmaconf->RxDMABurstLength | /* !! if 4xPBL is selected for Tx or
 8003850:	431a      	orrs	r2, r3
                                        ((uint32_t)dmaconf->EnhancedDescriptorFormat << 7U) |
 8003852:	683b      	ldr	r3, [r7, #0]
 8003854:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 8003858:	01db      	lsls	r3, r3, #7
                                        dmaconf->TxDMABurstLength |
 800385a:	431a      	orrs	r2, r3
                                        (dmaconf->DescriptorSkipLength << 2U) |
 800385c:	683b      	ldr	r3, [r7, #0]
 800385e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003860:	009b      	lsls	r3, r3, #2
                                        ((uint32_t)dmaconf->EnhancedDescriptorFormat << 7U) |
 8003862:	431a      	orrs	r2, r3
                                        dmaconf->DMAArbitration |
 8003864:	683b      	ldr	r3, [r7, #0]
 8003866:	681b      	ldr	r3, [r3, #0]
                                        (dmaconf->DescriptorSkipLength << 2U) |
 8003868:	4313      	orrs	r3, r2
  (heth->Instance)->DMABMR = (uint32_t)(((uint32_t)dmaconf->AddressAlignedBeats << 25U) |
 800386a:	687a      	ldr	r2, [r7, #4]
 800386c:	6812      	ldr	r2, [r2, #0]
 800386e:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8003872:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 8003876:	6013      	str	r3, [r2, #0]
                                        ETH_DMABMR_USP); /* Enable use of separate PBL for Rx and Tx */

  /* Wait until the write operation will be taken into account:
     at least four TX_CLK/RX_CLK clock cycles */
  tmpreg1 = (heth->Instance)->DMABMR;
 8003878:	687b      	ldr	r3, [r7, #4]
 800387a:	681b      	ldr	r3, [r3, #0]
 800387c:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8003880:	681b      	ldr	r3, [r3, #0]
 8003882:	60fb      	str	r3, [r7, #12]
  HAL_Delay(ETH_REG_WRITE_DELAY);
 8003884:	2001      	movs	r0, #1
 8003886:	f7ff fc6b 	bl	8003160 <HAL_Delay>
  (heth->Instance)->DMABMR = tmpreg1;
 800388a:	687b      	ldr	r3, [r7, #4]
 800388c:	681b      	ldr	r3, [r3, #0]
 800388e:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8003892:	461a      	mov	r2, r3
 8003894:	68fb      	ldr	r3, [r7, #12]
 8003896:	6013      	str	r3, [r2, #0]
}
 8003898:	bf00      	nop
 800389a:	3710      	adds	r7, #16
 800389c:	46bd      	mov	sp, r7
 800389e:	bd80      	pop	{r7, pc}
 80038a0:	f8de3f23 	.word	0xf8de3f23

080038a4 <ETH_MACDMAConfig>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval HAL status
  */
static void ETH_MACDMAConfig(ETH_HandleTypeDef *heth)
{
 80038a4:	b580      	push	{r7, lr}
 80038a6:	b0a6      	sub	sp, #152	@ 0x98
 80038a8:	af00      	add	r7, sp, #0
 80038aa:	6078      	str	r0, [r7, #4]
  ETH_MACConfigTypeDef macDefaultConf;
  ETH_DMAConfigTypeDef dmaDefaultConf;

  /*--------------- ETHERNET MAC registers default Configuration --------------*/
  macDefaultConf.Watchdog = ENABLE;
 80038ac:	2301      	movs	r3, #1
 80038ae:	f887 3044 	strb.w	r3, [r7, #68]	@ 0x44
  macDefaultConf.Jabber = ENABLE;
 80038b2:	2301      	movs	r3, #1
 80038b4:	f887 3045 	strb.w	r3, [r7, #69]	@ 0x45
  macDefaultConf.InterPacketGapVal = ETH_INTERFRAMEGAP_96BIT;
 80038b8:	2300      	movs	r3, #0
 80038ba:	63fb      	str	r3, [r7, #60]	@ 0x3c
  macDefaultConf.CarrierSenseDuringTransmit = DISABLE;
 80038bc:	2300      	movs	r3, #0
 80038be:	f887 3053 	strb.w	r3, [r7, #83]	@ 0x53
  macDefaultConf.ReceiveOwn = ENABLE;
 80038c2:	2301      	movs	r3, #1
 80038c4:	f887 3052 	strb.w	r3, [r7, #82]	@ 0x52
  macDefaultConf.LoopbackMode = DISABLE;
 80038c8:	2300      	movs	r3, #0
 80038ca:	f887 3050 	strb.w	r3, [r7, #80]	@ 0x50
  macDefaultConf.CRCStripTypePacket = ENABLE;
 80038ce:	2301      	movs	r3, #1
 80038d0:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
  macDefaultConf.ChecksumOffload = ENABLE;
 80038d4:	2301      	movs	r3, #1
 80038d6:	f887 3038 	strb.w	r3, [r7, #56]	@ 0x38
  macDefaultConf.RetryTransmission = DISABLE;
 80038da:	2300      	movs	r3, #0
 80038dc:	f887 3054 	strb.w	r3, [r7, #84]	@ 0x54
  macDefaultConf.AutomaticPadCRCStrip = DISABLE;
 80038e0:	2300      	movs	r3, #0
 80038e2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
  macDefaultConf.BackOffLimit = ETH_BACKOFFLIMIT_10;
 80038e6:	2300      	movs	r3, #0
 80038e8:	65bb      	str	r3, [r7, #88]	@ 0x58
  macDefaultConf.DeferralCheck = DISABLE;
 80038ea:	2300      	movs	r3, #0
 80038ec:	f887 305c 	strb.w	r3, [r7, #92]	@ 0x5c
  macDefaultConf.PauseTime = 0x0U;
 80038f0:	2300      	movs	r3, #0
 80038f2:	67fb      	str	r3, [r7, #124]	@ 0x7c
  macDefaultConf.ZeroQuantaPause = DISABLE;
 80038f4:	2300      	movs	r3, #0
 80038f6:	f887 3080 	strb.w	r3, [r7, #128]	@ 0x80
  macDefaultConf.PauseLowThreshold = ETH_PAUSELOWTHRESHOLD_MINUS4;
 80038fa:	2300      	movs	r3, #0
 80038fc:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
  macDefaultConf.ReceiveFlowControl = DISABLE;
 8003900:	2300      	movs	r3, #0
 8003902:	f887 308a 	strb.w	r3, [r7, #138]	@ 0x8a
  macDefaultConf.TransmitFlowControl = DISABLE;
 8003906:	2300      	movs	r3, #0
 8003908:	f887 3088 	strb.w	r3, [r7, #136]	@ 0x88
  macDefaultConf.Speed = ETH_SPEED_100M;
 800390c:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 8003910:	64bb      	str	r3, [r7, #72]	@ 0x48
  macDefaultConf.DuplexMode = ETH_FULLDUPLEX_MODE;
 8003912:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 8003916:	64fb      	str	r3, [r7, #76]	@ 0x4c
  macDefaultConf.UnicastPausePacketDetect = DISABLE;
 8003918:	2300      	movs	r3, #0
 800391a:	f887 3089 	strb.w	r3, [r7, #137]	@ 0x89

  /* MAC default configuration */
  ETH_SetMACConfig(heth, &macDefaultConf);
 800391e:	f107 0334 	add.w	r3, r7, #52	@ 0x34
 8003922:	4619      	mov	r1, r3
 8003924:	6878      	ldr	r0, [r7, #4]
 8003926:	f7ff fe7f 	bl	8003628 <ETH_SetMACConfig>

  /*--------------- ETHERNET DMA registers default Configuration --------------*/
  dmaDefaultConf.DropTCPIPChecksumErrorFrame = ENABLE;
 800392a:	2301      	movs	r3, #1
 800392c:	753b      	strb	r3, [r7, #20]
  dmaDefaultConf.ReceiveStoreForward = ENABLE;
 800392e:	2301      	movs	r3, #1
 8003930:	757b      	strb	r3, [r7, #21]
  dmaDefaultConf.FlushRxPacket = ENABLE;
 8003932:	2301      	movs	r3, #1
 8003934:	f887 3025 	strb.w	r3, [r7, #37]	@ 0x25
  dmaDefaultConf.TransmitStoreForward = ENABLE;
 8003938:	2301      	movs	r3, #1
 800393a:	75bb      	strb	r3, [r7, #22]
  dmaDefaultConf.TransmitThresholdControl = ETH_TRANSMITTHRESHOLDCONTROL_64BYTES;
 800393c:	2300      	movs	r3, #0
 800393e:	61fb      	str	r3, [r7, #28]
  dmaDefaultConf.ForwardErrorFrames = DISABLE;
 8003940:	2300      	movs	r3, #0
 8003942:	f887 3024 	strb.w	r3, [r7, #36]	@ 0x24
  dmaDefaultConf.ForwardUndersizedGoodFrames = DISABLE;
 8003946:	2300      	movs	r3, #0
 8003948:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
  dmaDefaultConf.ReceiveThresholdControl = ETH_RECEIVEDTHRESHOLDCONTROL_64BYTES;
 800394c:	2300      	movs	r3, #0
 800394e:	62bb      	str	r3, [r7, #40]	@ 0x28
  dmaDefaultConf.SecondFrameOperate = ENABLE;
 8003950:	2301      	movs	r3, #1
 8003952:	f887 302c 	strb.w	r3, [r7, #44]	@ 0x2c
  dmaDefaultConf.AddressAlignedBeats = ENABLE;
 8003956:	2301      	movs	r3, #1
 8003958:	733b      	strb	r3, [r7, #12]
  dmaDefaultConf.BurstMode = ETH_BURSTLENGTH_FIXED;
 800395a:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 800395e:	613b      	str	r3, [r7, #16]
  dmaDefaultConf.RxDMABurstLength = ETH_RXDMABURSTLENGTH_32BEAT;
 8003960:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 8003964:	623b      	str	r3, [r7, #32]
  dmaDefaultConf.TxDMABurstLength = ETH_TXDMABURSTLENGTH_32BEAT;
 8003966:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 800396a:	61bb      	str	r3, [r7, #24]
  dmaDefaultConf.EnhancedDescriptorFormat = ENABLE;
 800396c:	2301      	movs	r3, #1
 800396e:	f887 302d 	strb.w	r3, [r7, #45]	@ 0x2d
  dmaDefaultConf.DescriptorSkipLength = 0x0U;
 8003972:	2300      	movs	r3, #0
 8003974:	633b      	str	r3, [r7, #48]	@ 0x30
  dmaDefaultConf.DMAArbitration = ETH_DMAARBITRATION_ROUNDROBIN_RXTX_1_1;
 8003976:	2300      	movs	r3, #0
 8003978:	60bb      	str	r3, [r7, #8]

  /* DMA default configuration */
  ETH_SetDMAConfig(heth, &dmaDefaultConf);
 800397a:	f107 0308 	add.w	r3, r7, #8
 800397e:	4619      	mov	r1, r3
 8003980:	6878      	ldr	r0, [r7, #4]
 8003982:	f7ff ff05 	bl	8003790 <ETH_SetDMAConfig>
}
 8003986:	bf00      	nop
 8003988:	3798      	adds	r7, #152	@ 0x98
 800398a:	46bd      	mov	sp, r7
 800398c:	bd80      	pop	{r7, pc}
	...

08003990 <ETH_MACAddressConfig>:
  *             @arg ETH_MAC_Address3: MAC Address3
  * @param  Addr Pointer to MAC address buffer data (6 bytes)
  * @retval HAL status
  */
static void ETH_MACAddressConfig(ETH_HandleTypeDef *heth, uint32_t MacAddr, uint8_t *Addr)
{
 8003990:	b480      	push	{r7}
 8003992:	b087      	sub	sp, #28
 8003994:	af00      	add	r7, sp, #0
 8003996:	60f8      	str	r0, [r7, #12]
 8003998:	60b9      	str	r1, [r7, #8]
 800399a:	607a      	str	r2, [r7, #4]

  /* Prevent unused argument(s) compilation warning */
  UNUSED(heth);

  /* Calculate the selected MAC address high register */
  tmpreg1 = ((uint32_t)Addr[5U] << 8U) | (uint32_t)Addr[4U];
 800399c:	687b      	ldr	r3, [r7, #4]
 800399e:	3305      	adds	r3, #5
 80039a0:	781b      	ldrb	r3, [r3, #0]
 80039a2:	021b      	lsls	r3, r3, #8
 80039a4:	687a      	ldr	r2, [r7, #4]
 80039a6:	3204      	adds	r2, #4
 80039a8:	7812      	ldrb	r2, [r2, #0]
 80039aa:	4313      	orrs	r3, r2
 80039ac:	617b      	str	r3, [r7, #20]
  /* Load the selected MAC address high register */
  (*(__IO uint32_t *)((uint32_t)(ETH_MAC_ADDR_HBASE + MacAddr))) = tmpreg1;
 80039ae:	68ba      	ldr	r2, [r7, #8]
 80039b0:	4b11      	ldr	r3, [pc, #68]	@ (80039f8 <ETH_MACAddressConfig+0x68>)
 80039b2:	4413      	add	r3, r2
 80039b4:	461a      	mov	r2, r3
 80039b6:	697b      	ldr	r3, [r7, #20]
 80039b8:	6013      	str	r3, [r2, #0]
  /* Calculate the selected MAC address low register */
  tmpreg1 = ((uint32_t)Addr[3U] << 24U) | ((uint32_t)Addr[2U] << 16U) | ((uint32_t)Addr[1U] << 8U) | Addr[0U];
 80039ba:	687b      	ldr	r3, [r7, #4]
 80039bc:	3303      	adds	r3, #3
 80039be:	781b      	ldrb	r3, [r3, #0]
 80039c0:	061a      	lsls	r2, r3, #24
 80039c2:	687b      	ldr	r3, [r7, #4]
 80039c4:	3302      	adds	r3, #2
 80039c6:	781b      	ldrb	r3, [r3, #0]
 80039c8:	041b      	lsls	r3, r3, #16
 80039ca:	431a      	orrs	r2, r3
 80039cc:	687b      	ldr	r3, [r7, #4]
 80039ce:	3301      	adds	r3, #1
 80039d0:	781b      	ldrb	r3, [r3, #0]
 80039d2:	021b      	lsls	r3, r3, #8
 80039d4:	4313      	orrs	r3, r2
 80039d6:	687a      	ldr	r2, [r7, #4]
 80039d8:	7812      	ldrb	r2, [r2, #0]
 80039da:	4313      	orrs	r3, r2
 80039dc:	617b      	str	r3, [r7, #20]

  /* Load the selected MAC address low register */
  (*(__IO uint32_t *)((uint32_t)(ETH_MAC_ADDR_LBASE + MacAddr))) = tmpreg1;
 80039de:	68ba      	ldr	r2, [r7, #8]
 80039e0:	4b06      	ldr	r3, [pc, #24]	@ (80039fc <ETH_MACAddressConfig+0x6c>)
 80039e2:	4413      	add	r3, r2
 80039e4:	461a      	mov	r2, r3
 80039e6:	697b      	ldr	r3, [r7, #20]
 80039e8:	6013      	str	r3, [r2, #0]
}
 80039ea:	bf00      	nop
 80039ec:	371c      	adds	r7, #28
 80039ee:	46bd      	mov	sp, r7
 80039f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80039f4:	4770      	bx	lr
 80039f6:	bf00      	nop
 80039f8:	40028040 	.word	0x40028040
 80039fc:	40028044 	.word	0x40028044

08003a00 <ETH_DMATxDescListInit>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval None
  */
static void ETH_DMATxDescListInit(ETH_HandleTypeDef *heth)
{
 8003a00:	b480      	push	{r7}
 8003a02:	b085      	sub	sp, #20
 8003a04:	af00      	add	r7, sp, #0
 8003a06:	6078      	str	r0, [r7, #4]
  ETH_DMADescTypeDef *dmatxdesc;
  uint32_t i;

  /* Fill each DMATxDesc descriptor with the right values */
  for (i = 0; i < (uint32_t)ETH_TX_DESC_CNT; i++)
 8003a08:	2300      	movs	r3, #0
 8003a0a:	60fb      	str	r3, [r7, #12]
 8003a0c:	e03e      	b.n	8003a8c <ETH_DMATxDescListInit+0x8c>
  {
    dmatxdesc = heth->Init.TxDesc + i;
 8003a0e:	687b      	ldr	r3, [r7, #4]
 8003a10:	68d9      	ldr	r1, [r3, #12]
 8003a12:	68fa      	ldr	r2, [r7, #12]
 8003a14:	4613      	mov	r3, r2
 8003a16:	009b      	lsls	r3, r3, #2
 8003a18:	4413      	add	r3, r2
 8003a1a:	00db      	lsls	r3, r3, #3
 8003a1c:	440b      	add	r3, r1
 8003a1e:	60bb      	str	r3, [r7, #8]

    WRITE_REG(dmatxdesc->DESC0, 0x0U);
 8003a20:	68bb      	ldr	r3, [r7, #8]
 8003a22:	2200      	movs	r2, #0
 8003a24:	601a      	str	r2, [r3, #0]
    WRITE_REG(dmatxdesc->DESC1, 0x0U);
 8003a26:	68bb      	ldr	r3, [r7, #8]
 8003a28:	2200      	movs	r2, #0
 8003a2a:	605a      	str	r2, [r3, #4]
    WRITE_REG(dmatxdesc->DESC2, 0x0U);
 8003a2c:	68bb      	ldr	r3, [r7, #8]
 8003a2e:	2200      	movs	r2, #0
 8003a30:	609a      	str	r2, [r3, #8]
    WRITE_REG(dmatxdesc->DESC3, 0x0U);
 8003a32:	68bb      	ldr	r3, [r7, #8]
 8003a34:	2200      	movs	r2, #0
 8003a36:	60da      	str	r2, [r3, #12]

    WRITE_REG(heth->TxDescList.TxDesc[i], (uint32_t)dmatxdesc);
 8003a38:	68b9      	ldr	r1, [r7, #8]
 8003a3a:	687b      	ldr	r3, [r7, #4]
 8003a3c:	68fa      	ldr	r2, [r7, #12]
 8003a3e:	3206      	adds	r2, #6
 8003a40:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

    /* Set Second Address Chained bit */
    SET_BIT(dmatxdesc->DESC0, ETH_DMATXDESC_TCH);
 8003a44:	68bb      	ldr	r3, [r7, #8]
 8003a46:	681b      	ldr	r3, [r3, #0]
 8003a48:	f443 1280 	orr.w	r2, r3, #1048576	@ 0x100000
 8003a4c:	68bb      	ldr	r3, [r7, #8]
 8003a4e:	601a      	str	r2, [r3, #0]

    if (i < ((uint32_t)ETH_TX_DESC_CNT - 1U))
 8003a50:	68fb      	ldr	r3, [r7, #12]
 8003a52:	2b02      	cmp	r3, #2
 8003a54:	d80c      	bhi.n	8003a70 <ETH_DMATxDescListInit+0x70>
    {
      WRITE_REG(dmatxdesc->DESC3, (uint32_t)(heth->Init.TxDesc + i + 1U));
 8003a56:	687b      	ldr	r3, [r7, #4]
 8003a58:	68d9      	ldr	r1, [r3, #12]
 8003a5a:	68fb      	ldr	r3, [r7, #12]
 8003a5c:	1c5a      	adds	r2, r3, #1
 8003a5e:	4613      	mov	r3, r2
 8003a60:	009b      	lsls	r3, r3, #2
 8003a62:	4413      	add	r3, r2
 8003a64:	00db      	lsls	r3, r3, #3
 8003a66:	440b      	add	r3, r1
 8003a68:	461a      	mov	r2, r3
 8003a6a:	68bb      	ldr	r3, [r7, #8]
 8003a6c:	60da      	str	r2, [r3, #12]
 8003a6e:	e004      	b.n	8003a7a <ETH_DMATxDescListInit+0x7a>
    }
    else
    {
      WRITE_REG(dmatxdesc->DESC3, (uint32_t)(heth->Init.TxDesc));
 8003a70:	687b      	ldr	r3, [r7, #4]
 8003a72:	68db      	ldr	r3, [r3, #12]
 8003a74:	461a      	mov	r2, r3
 8003a76:	68bb      	ldr	r3, [r7, #8]
 8003a78:	60da      	str	r2, [r3, #12]
    }

    /* Set the DMA Tx descriptors checksum insertion */
    SET_BIT(dmatxdesc->DESC0, ETH_DMATXDESC_CHECKSUMTCPUDPICMPFULL);
 8003a7a:	68bb      	ldr	r3, [r7, #8]
 8003a7c:	681b      	ldr	r3, [r3, #0]
 8003a7e:	f443 0240 	orr.w	r2, r3, #12582912	@ 0xc00000
 8003a82:	68bb      	ldr	r3, [r7, #8]
 8003a84:	601a      	str	r2, [r3, #0]
  for (i = 0; i < (uint32_t)ETH_TX_DESC_CNT; i++)
 8003a86:	68fb      	ldr	r3, [r7, #12]
 8003a88:	3301      	adds	r3, #1
 8003a8a:	60fb      	str	r3, [r7, #12]
 8003a8c:	68fb      	ldr	r3, [r7, #12]
 8003a8e:	2b03      	cmp	r3, #3
 8003a90:	d9bd      	bls.n	8003a0e <ETH_DMATxDescListInit+0xe>
  }

  heth->TxDescList.CurTxDesc = 0;
 8003a92:	687b      	ldr	r3, [r7, #4]
 8003a94:	2200      	movs	r2, #0
 8003a96:	629a      	str	r2, [r3, #40]	@ 0x28

  /* Set Transmit Descriptor List Address */
  WRITE_REG(heth->Instance->DMATDLAR, (uint32_t) heth->Init.TxDesc);
 8003a98:	687b      	ldr	r3, [r7, #4]
 8003a9a:	68da      	ldr	r2, [r3, #12]
 8003a9c:	687b      	ldr	r3, [r7, #4]
 8003a9e:	681b      	ldr	r3, [r3, #0]
 8003aa0:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8003aa4:	611a      	str	r2, [r3, #16]
}
 8003aa6:	bf00      	nop
 8003aa8:	3714      	adds	r7, #20
 8003aaa:	46bd      	mov	sp, r7
 8003aac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ab0:	4770      	bx	lr

08003ab2 <ETH_DMARxDescListInit>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval None
  */
static void ETH_DMARxDescListInit(ETH_HandleTypeDef *heth)
{
 8003ab2:	b480      	push	{r7}
 8003ab4:	b085      	sub	sp, #20
 8003ab6:	af00      	add	r7, sp, #0
 8003ab8:	6078      	str	r0, [r7, #4]
  ETH_DMADescTypeDef *dmarxdesc;
  uint32_t i;

  for (i = 0; i < (uint32_t)ETH_RX_DESC_CNT; i++)
 8003aba:	2300      	movs	r3, #0
 8003abc:	60fb      	str	r3, [r7, #12]
 8003abe:	e048      	b.n	8003b52 <ETH_DMARxDescListInit+0xa0>
  {
    dmarxdesc =  heth->Init.RxDesc + i;
 8003ac0:	687b      	ldr	r3, [r7, #4]
 8003ac2:	6919      	ldr	r1, [r3, #16]
 8003ac4:	68fa      	ldr	r2, [r7, #12]
 8003ac6:	4613      	mov	r3, r2
 8003ac8:	009b      	lsls	r3, r3, #2
 8003aca:	4413      	add	r3, r2
 8003acc:	00db      	lsls	r3, r3, #3
 8003ace:	440b      	add	r3, r1
 8003ad0:	60bb      	str	r3, [r7, #8]

    WRITE_REG(dmarxdesc->DESC0, 0x0U);
 8003ad2:	68bb      	ldr	r3, [r7, #8]
 8003ad4:	2200      	movs	r2, #0
 8003ad6:	601a      	str	r2, [r3, #0]
    WRITE_REG(dmarxdesc->DESC1, 0x0U);
 8003ad8:	68bb      	ldr	r3, [r7, #8]
 8003ada:	2200      	movs	r2, #0
 8003adc:	605a      	str	r2, [r3, #4]
    WRITE_REG(dmarxdesc->DESC2, 0x0U);
 8003ade:	68bb      	ldr	r3, [r7, #8]
 8003ae0:	2200      	movs	r2, #0
 8003ae2:	609a      	str	r2, [r3, #8]
    WRITE_REG(dmarxdesc->DESC3, 0x0U);
 8003ae4:	68bb      	ldr	r3, [r7, #8]
 8003ae6:	2200      	movs	r2, #0
 8003ae8:	60da      	str	r2, [r3, #12]
    WRITE_REG(dmarxdesc->BackupAddr0, 0x0U);
 8003aea:	68bb      	ldr	r3, [r7, #8]
 8003aec:	2200      	movs	r2, #0
 8003aee:	621a      	str	r2, [r3, #32]
    WRITE_REG(dmarxdesc->BackupAddr1, 0x0U);
 8003af0:	68bb      	ldr	r3, [r7, #8]
 8003af2:	2200      	movs	r2, #0
 8003af4:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Set Own bit of the Rx descriptor Status */
    dmarxdesc->DESC0 = ETH_DMARXDESC_OWN;
 8003af6:	68bb      	ldr	r3, [r7, #8]
 8003af8:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 8003afc:	601a      	str	r2, [r3, #0]

    /* Set Buffer1 size and Second Address Chained bit */
    dmarxdesc->DESC1 = heth->Init.RxBuffLen | ETH_DMARXDESC_RCH;
 8003afe:	687b      	ldr	r3, [r7, #4]
 8003b00:	695b      	ldr	r3, [r3, #20]
 8003b02:	f443 4280 	orr.w	r2, r3, #16384	@ 0x4000
 8003b06:	68bb      	ldr	r3, [r7, #8]
 8003b08:	605a      	str	r2, [r3, #4]

    /* Enable Ethernet DMA Rx Descriptor interrupt */
    dmarxdesc->DESC1 &= ~ETH_DMARXDESC_DIC;
 8003b0a:	68bb      	ldr	r3, [r7, #8]
 8003b0c:	685b      	ldr	r3, [r3, #4]
 8003b0e:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 8003b12:	68bb      	ldr	r3, [r7, #8]
 8003b14:	605a      	str	r2, [r3, #4]
    /* Set Rx descritors addresses */
    WRITE_REG(heth->RxDescList.RxDesc[i], (uint32_t)dmarxdesc);
 8003b16:	68b9      	ldr	r1, [r7, #8]
 8003b18:	687b      	ldr	r3, [r7, #4]
 8003b1a:	68fa      	ldr	r2, [r7, #12]
 8003b1c:	3212      	adds	r2, #18
 8003b1e:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

    if (i < ((uint32_t)ETH_RX_DESC_CNT - 1U))
 8003b22:	68fb      	ldr	r3, [r7, #12]
 8003b24:	2b02      	cmp	r3, #2
 8003b26:	d80c      	bhi.n	8003b42 <ETH_DMARxDescListInit+0x90>
    {
      WRITE_REG(dmarxdesc->DESC3, (uint32_t)(heth->Init.RxDesc + i + 1U));
 8003b28:	687b      	ldr	r3, [r7, #4]
 8003b2a:	6919      	ldr	r1, [r3, #16]
 8003b2c:	68fb      	ldr	r3, [r7, #12]
 8003b2e:	1c5a      	adds	r2, r3, #1
 8003b30:	4613      	mov	r3, r2
 8003b32:	009b      	lsls	r3, r3, #2
 8003b34:	4413      	add	r3, r2
 8003b36:	00db      	lsls	r3, r3, #3
 8003b38:	440b      	add	r3, r1
 8003b3a:	461a      	mov	r2, r3
 8003b3c:	68bb      	ldr	r3, [r7, #8]
 8003b3e:	60da      	str	r2, [r3, #12]
 8003b40:	e004      	b.n	8003b4c <ETH_DMARxDescListInit+0x9a>
    }
    else
    {
      WRITE_REG(dmarxdesc->DESC3, (uint32_t)(heth->Init.RxDesc));
 8003b42:	687b      	ldr	r3, [r7, #4]
 8003b44:	691b      	ldr	r3, [r3, #16]
 8003b46:	461a      	mov	r2, r3
 8003b48:	68bb      	ldr	r3, [r7, #8]
 8003b4a:	60da      	str	r2, [r3, #12]
  for (i = 0; i < (uint32_t)ETH_RX_DESC_CNT; i++)
 8003b4c:	68fb      	ldr	r3, [r7, #12]
 8003b4e:	3301      	adds	r3, #1
 8003b50:	60fb      	str	r3, [r7, #12]
 8003b52:	68fb      	ldr	r3, [r7, #12]
 8003b54:	2b03      	cmp	r3, #3
 8003b56:	d9b3      	bls.n	8003ac0 <ETH_DMARxDescListInit+0xe>
    }
  }

  WRITE_REG(heth->RxDescList.RxDescIdx, 0U);
 8003b58:	687b      	ldr	r3, [r7, #4]
 8003b5a:	2200      	movs	r2, #0
 8003b5c:	65da      	str	r2, [r3, #92]	@ 0x5c
  WRITE_REG(heth->RxDescList.RxDescCnt, 0U);
 8003b5e:	687b      	ldr	r3, [r7, #4]
 8003b60:	2200      	movs	r2, #0
 8003b62:	661a      	str	r2, [r3, #96]	@ 0x60
  WRITE_REG(heth->RxDescList.RxBuildDescIdx, 0U);
 8003b64:	687b      	ldr	r3, [r7, #4]
 8003b66:	2200      	movs	r2, #0
 8003b68:	669a      	str	r2, [r3, #104]	@ 0x68
  WRITE_REG(heth->RxDescList.RxBuildDescCnt, 0U);
 8003b6a:	687b      	ldr	r3, [r7, #4]
 8003b6c:	2200      	movs	r2, #0
 8003b6e:	66da      	str	r2, [r3, #108]	@ 0x6c
  WRITE_REG(heth->RxDescList.ItMode, 0U);
 8003b70:	687b      	ldr	r3, [r7, #4]
 8003b72:	2200      	movs	r2, #0
 8003b74:	659a      	str	r2, [r3, #88]	@ 0x58

  /* Set Receive Descriptor List Address */
  WRITE_REG(heth->Instance->DMARDLAR, (uint32_t) heth->Init.RxDesc);
 8003b76:	687b      	ldr	r3, [r7, #4]
 8003b78:	691a      	ldr	r2, [r3, #16]
 8003b7a:	687b      	ldr	r3, [r7, #4]
 8003b7c:	681b      	ldr	r3, [r3, #0]
 8003b7e:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8003b82:	60da      	str	r2, [r3, #12]
}
 8003b84:	bf00      	nop
 8003b86:	3714      	adds	r7, #20
 8003b88:	46bd      	mov	sp, r7
 8003b8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b8e:	4770      	bx	lr

08003b90 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8003b90:	b480      	push	{r7}
 8003b92:	b089      	sub	sp, #36	@ 0x24
 8003b94:	af00      	add	r7, sp, #0
 8003b96:	6078      	str	r0, [r7, #4]
 8003b98:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8003b9a:	2300      	movs	r3, #0
 8003b9c:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8003b9e:	2300      	movs	r3, #0
 8003ba0:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8003ba2:	2300      	movs	r3, #0
 8003ba4:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8003ba6:	2300      	movs	r3, #0
 8003ba8:	61fb      	str	r3, [r7, #28]
 8003baa:	e177      	b.n	8003e9c <HAL_GPIO_Init+0x30c>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8003bac:	2201      	movs	r2, #1
 8003bae:	69fb      	ldr	r3, [r7, #28]
 8003bb0:	fa02 f303 	lsl.w	r3, r2, r3
 8003bb4:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8003bb6:	683b      	ldr	r3, [r7, #0]
 8003bb8:	681b      	ldr	r3, [r3, #0]
 8003bba:	697a      	ldr	r2, [r7, #20]
 8003bbc:	4013      	ands	r3, r2
 8003bbe:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8003bc0:	693a      	ldr	r2, [r7, #16]
 8003bc2:	697b      	ldr	r3, [r7, #20]
 8003bc4:	429a      	cmp	r2, r3
 8003bc6:	f040 8166 	bne.w	8003e96 <HAL_GPIO_Init+0x306>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8003bca:	683b      	ldr	r3, [r7, #0]
 8003bcc:	685b      	ldr	r3, [r3, #4]
 8003bce:	f003 0303 	and.w	r3, r3, #3
 8003bd2:	2b01      	cmp	r3, #1
 8003bd4:	d005      	beq.n	8003be2 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8003bd6:	683b      	ldr	r3, [r7, #0]
 8003bd8:	685b      	ldr	r3, [r3, #4]
 8003bda:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8003bde:	2b02      	cmp	r3, #2
 8003be0:	d130      	bne.n	8003c44 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8003be2:	687b      	ldr	r3, [r7, #4]
 8003be4:	689b      	ldr	r3, [r3, #8]
 8003be6:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8003be8:	69fb      	ldr	r3, [r7, #28]
 8003bea:	005b      	lsls	r3, r3, #1
 8003bec:	2203      	movs	r2, #3
 8003bee:	fa02 f303 	lsl.w	r3, r2, r3
 8003bf2:	43db      	mvns	r3, r3
 8003bf4:	69ba      	ldr	r2, [r7, #24]
 8003bf6:	4013      	ands	r3, r2
 8003bf8:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8003bfa:	683b      	ldr	r3, [r7, #0]
 8003bfc:	68da      	ldr	r2, [r3, #12]
 8003bfe:	69fb      	ldr	r3, [r7, #28]
 8003c00:	005b      	lsls	r3, r3, #1
 8003c02:	fa02 f303 	lsl.w	r3, r2, r3
 8003c06:	69ba      	ldr	r2, [r7, #24]
 8003c08:	4313      	orrs	r3, r2
 8003c0a:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8003c0c:	687b      	ldr	r3, [r7, #4]
 8003c0e:	69ba      	ldr	r2, [r7, #24]
 8003c10:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8003c12:	687b      	ldr	r3, [r7, #4]
 8003c14:	685b      	ldr	r3, [r3, #4]
 8003c16:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8003c18:	2201      	movs	r2, #1
 8003c1a:	69fb      	ldr	r3, [r7, #28]
 8003c1c:	fa02 f303 	lsl.w	r3, r2, r3
 8003c20:	43db      	mvns	r3, r3
 8003c22:	69ba      	ldr	r2, [r7, #24]
 8003c24:	4013      	ands	r3, r2
 8003c26:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8003c28:	683b      	ldr	r3, [r7, #0]
 8003c2a:	685b      	ldr	r3, [r3, #4]
 8003c2c:	091b      	lsrs	r3, r3, #4
 8003c2e:	f003 0201 	and.w	r2, r3, #1
 8003c32:	69fb      	ldr	r3, [r7, #28]
 8003c34:	fa02 f303 	lsl.w	r3, r2, r3
 8003c38:	69ba      	ldr	r2, [r7, #24]
 8003c3a:	4313      	orrs	r3, r2
 8003c3c:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8003c3e:	687b      	ldr	r3, [r7, #4]
 8003c40:	69ba      	ldr	r2, [r7, #24]
 8003c42:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8003c44:	683b      	ldr	r3, [r7, #0]
 8003c46:	685b      	ldr	r3, [r3, #4]
 8003c48:	f003 0303 	and.w	r3, r3, #3
 8003c4c:	2b03      	cmp	r3, #3
 8003c4e:	d017      	beq.n	8003c80 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8003c50:	687b      	ldr	r3, [r7, #4]
 8003c52:	68db      	ldr	r3, [r3, #12]
 8003c54:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8003c56:	69fb      	ldr	r3, [r7, #28]
 8003c58:	005b      	lsls	r3, r3, #1
 8003c5a:	2203      	movs	r2, #3
 8003c5c:	fa02 f303 	lsl.w	r3, r2, r3
 8003c60:	43db      	mvns	r3, r3
 8003c62:	69ba      	ldr	r2, [r7, #24]
 8003c64:	4013      	ands	r3, r2
 8003c66:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8003c68:	683b      	ldr	r3, [r7, #0]
 8003c6a:	689a      	ldr	r2, [r3, #8]
 8003c6c:	69fb      	ldr	r3, [r7, #28]
 8003c6e:	005b      	lsls	r3, r3, #1
 8003c70:	fa02 f303 	lsl.w	r3, r2, r3
 8003c74:	69ba      	ldr	r2, [r7, #24]
 8003c76:	4313      	orrs	r3, r2
 8003c78:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8003c7a:	687b      	ldr	r3, [r7, #4]
 8003c7c:	69ba      	ldr	r2, [r7, #24]
 8003c7e:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8003c80:	683b      	ldr	r3, [r7, #0]
 8003c82:	685b      	ldr	r3, [r3, #4]
 8003c84:	f003 0303 	and.w	r3, r3, #3
 8003c88:	2b02      	cmp	r3, #2
 8003c8a:	d123      	bne.n	8003cd4 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8003c8c:	69fb      	ldr	r3, [r7, #28]
 8003c8e:	08da      	lsrs	r2, r3, #3
 8003c90:	687b      	ldr	r3, [r7, #4]
 8003c92:	3208      	adds	r2, #8
 8003c94:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8003c98:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8003c9a:	69fb      	ldr	r3, [r7, #28]
 8003c9c:	f003 0307 	and.w	r3, r3, #7
 8003ca0:	009b      	lsls	r3, r3, #2
 8003ca2:	220f      	movs	r2, #15
 8003ca4:	fa02 f303 	lsl.w	r3, r2, r3
 8003ca8:	43db      	mvns	r3, r3
 8003caa:	69ba      	ldr	r2, [r7, #24]
 8003cac:	4013      	ands	r3, r2
 8003cae:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8003cb0:	683b      	ldr	r3, [r7, #0]
 8003cb2:	691a      	ldr	r2, [r3, #16]
 8003cb4:	69fb      	ldr	r3, [r7, #28]
 8003cb6:	f003 0307 	and.w	r3, r3, #7
 8003cba:	009b      	lsls	r3, r3, #2
 8003cbc:	fa02 f303 	lsl.w	r3, r2, r3
 8003cc0:	69ba      	ldr	r2, [r7, #24]
 8003cc2:	4313      	orrs	r3, r2
 8003cc4:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8003cc6:	69fb      	ldr	r3, [r7, #28]
 8003cc8:	08da      	lsrs	r2, r3, #3
 8003cca:	687b      	ldr	r3, [r7, #4]
 8003ccc:	3208      	adds	r2, #8
 8003cce:	69b9      	ldr	r1, [r7, #24]
 8003cd0:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8003cd4:	687b      	ldr	r3, [r7, #4]
 8003cd6:	681b      	ldr	r3, [r3, #0]
 8003cd8:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8003cda:	69fb      	ldr	r3, [r7, #28]
 8003cdc:	005b      	lsls	r3, r3, #1
 8003cde:	2203      	movs	r2, #3
 8003ce0:	fa02 f303 	lsl.w	r3, r2, r3
 8003ce4:	43db      	mvns	r3, r3
 8003ce6:	69ba      	ldr	r2, [r7, #24]
 8003ce8:	4013      	ands	r3, r2
 8003cea:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8003cec:	683b      	ldr	r3, [r7, #0]
 8003cee:	685b      	ldr	r3, [r3, #4]
 8003cf0:	f003 0203 	and.w	r2, r3, #3
 8003cf4:	69fb      	ldr	r3, [r7, #28]
 8003cf6:	005b      	lsls	r3, r3, #1
 8003cf8:	fa02 f303 	lsl.w	r3, r2, r3
 8003cfc:	69ba      	ldr	r2, [r7, #24]
 8003cfe:	4313      	orrs	r3, r2
 8003d00:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8003d02:	687b      	ldr	r3, [r7, #4]
 8003d04:	69ba      	ldr	r2, [r7, #24]
 8003d06:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8003d08:	683b      	ldr	r3, [r7, #0]
 8003d0a:	685b      	ldr	r3, [r3, #4]
 8003d0c:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8003d10:	2b00      	cmp	r3, #0
 8003d12:	f000 80c0 	beq.w	8003e96 <HAL_GPIO_Init+0x306>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003d16:	2300      	movs	r3, #0
 8003d18:	60fb      	str	r3, [r7, #12]
 8003d1a:	4b66      	ldr	r3, [pc, #408]	@ (8003eb4 <HAL_GPIO_Init+0x324>)
 8003d1c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003d1e:	4a65      	ldr	r2, [pc, #404]	@ (8003eb4 <HAL_GPIO_Init+0x324>)
 8003d20:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8003d24:	6453      	str	r3, [r2, #68]	@ 0x44
 8003d26:	4b63      	ldr	r3, [pc, #396]	@ (8003eb4 <HAL_GPIO_Init+0x324>)
 8003d28:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003d2a:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8003d2e:	60fb      	str	r3, [r7, #12]
 8003d30:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8003d32:	4a61      	ldr	r2, [pc, #388]	@ (8003eb8 <HAL_GPIO_Init+0x328>)
 8003d34:	69fb      	ldr	r3, [r7, #28]
 8003d36:	089b      	lsrs	r3, r3, #2
 8003d38:	3302      	adds	r3, #2
 8003d3a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003d3e:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8003d40:	69fb      	ldr	r3, [r7, #28]
 8003d42:	f003 0303 	and.w	r3, r3, #3
 8003d46:	009b      	lsls	r3, r3, #2
 8003d48:	220f      	movs	r2, #15
 8003d4a:	fa02 f303 	lsl.w	r3, r2, r3
 8003d4e:	43db      	mvns	r3, r3
 8003d50:	69ba      	ldr	r2, [r7, #24]
 8003d52:	4013      	ands	r3, r2
 8003d54:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8003d56:	687b      	ldr	r3, [r7, #4]
 8003d58:	4a58      	ldr	r2, [pc, #352]	@ (8003ebc <HAL_GPIO_Init+0x32c>)
 8003d5a:	4293      	cmp	r3, r2
 8003d5c:	d037      	beq.n	8003dce <HAL_GPIO_Init+0x23e>
 8003d5e:	687b      	ldr	r3, [r7, #4]
 8003d60:	4a57      	ldr	r2, [pc, #348]	@ (8003ec0 <HAL_GPIO_Init+0x330>)
 8003d62:	4293      	cmp	r3, r2
 8003d64:	d031      	beq.n	8003dca <HAL_GPIO_Init+0x23a>
 8003d66:	687b      	ldr	r3, [r7, #4]
 8003d68:	4a56      	ldr	r2, [pc, #344]	@ (8003ec4 <HAL_GPIO_Init+0x334>)
 8003d6a:	4293      	cmp	r3, r2
 8003d6c:	d02b      	beq.n	8003dc6 <HAL_GPIO_Init+0x236>
 8003d6e:	687b      	ldr	r3, [r7, #4]
 8003d70:	4a55      	ldr	r2, [pc, #340]	@ (8003ec8 <HAL_GPIO_Init+0x338>)
 8003d72:	4293      	cmp	r3, r2
 8003d74:	d025      	beq.n	8003dc2 <HAL_GPIO_Init+0x232>
 8003d76:	687b      	ldr	r3, [r7, #4]
 8003d78:	4a54      	ldr	r2, [pc, #336]	@ (8003ecc <HAL_GPIO_Init+0x33c>)
 8003d7a:	4293      	cmp	r3, r2
 8003d7c:	d01f      	beq.n	8003dbe <HAL_GPIO_Init+0x22e>
 8003d7e:	687b      	ldr	r3, [r7, #4]
 8003d80:	4a53      	ldr	r2, [pc, #332]	@ (8003ed0 <HAL_GPIO_Init+0x340>)
 8003d82:	4293      	cmp	r3, r2
 8003d84:	d019      	beq.n	8003dba <HAL_GPIO_Init+0x22a>
 8003d86:	687b      	ldr	r3, [r7, #4]
 8003d88:	4a52      	ldr	r2, [pc, #328]	@ (8003ed4 <HAL_GPIO_Init+0x344>)
 8003d8a:	4293      	cmp	r3, r2
 8003d8c:	d013      	beq.n	8003db6 <HAL_GPIO_Init+0x226>
 8003d8e:	687b      	ldr	r3, [r7, #4]
 8003d90:	4a51      	ldr	r2, [pc, #324]	@ (8003ed8 <HAL_GPIO_Init+0x348>)
 8003d92:	4293      	cmp	r3, r2
 8003d94:	d00d      	beq.n	8003db2 <HAL_GPIO_Init+0x222>
 8003d96:	687b      	ldr	r3, [r7, #4]
 8003d98:	4a50      	ldr	r2, [pc, #320]	@ (8003edc <HAL_GPIO_Init+0x34c>)
 8003d9a:	4293      	cmp	r3, r2
 8003d9c:	d007      	beq.n	8003dae <HAL_GPIO_Init+0x21e>
 8003d9e:	687b      	ldr	r3, [r7, #4]
 8003da0:	4a4f      	ldr	r2, [pc, #316]	@ (8003ee0 <HAL_GPIO_Init+0x350>)
 8003da2:	4293      	cmp	r3, r2
 8003da4:	d101      	bne.n	8003daa <HAL_GPIO_Init+0x21a>
 8003da6:	2309      	movs	r3, #9
 8003da8:	e012      	b.n	8003dd0 <HAL_GPIO_Init+0x240>
 8003daa:	230a      	movs	r3, #10
 8003dac:	e010      	b.n	8003dd0 <HAL_GPIO_Init+0x240>
 8003dae:	2308      	movs	r3, #8
 8003db0:	e00e      	b.n	8003dd0 <HAL_GPIO_Init+0x240>
 8003db2:	2307      	movs	r3, #7
 8003db4:	e00c      	b.n	8003dd0 <HAL_GPIO_Init+0x240>
 8003db6:	2306      	movs	r3, #6
 8003db8:	e00a      	b.n	8003dd0 <HAL_GPIO_Init+0x240>
 8003dba:	2305      	movs	r3, #5
 8003dbc:	e008      	b.n	8003dd0 <HAL_GPIO_Init+0x240>
 8003dbe:	2304      	movs	r3, #4
 8003dc0:	e006      	b.n	8003dd0 <HAL_GPIO_Init+0x240>
 8003dc2:	2303      	movs	r3, #3
 8003dc4:	e004      	b.n	8003dd0 <HAL_GPIO_Init+0x240>
 8003dc6:	2302      	movs	r3, #2
 8003dc8:	e002      	b.n	8003dd0 <HAL_GPIO_Init+0x240>
 8003dca:	2301      	movs	r3, #1
 8003dcc:	e000      	b.n	8003dd0 <HAL_GPIO_Init+0x240>
 8003dce:	2300      	movs	r3, #0
 8003dd0:	69fa      	ldr	r2, [r7, #28]
 8003dd2:	f002 0203 	and.w	r2, r2, #3
 8003dd6:	0092      	lsls	r2, r2, #2
 8003dd8:	4093      	lsls	r3, r2
 8003dda:	69ba      	ldr	r2, [r7, #24]
 8003ddc:	4313      	orrs	r3, r2
 8003dde:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8003de0:	4935      	ldr	r1, [pc, #212]	@ (8003eb8 <HAL_GPIO_Init+0x328>)
 8003de2:	69fb      	ldr	r3, [r7, #28]
 8003de4:	089b      	lsrs	r3, r3, #2
 8003de6:	3302      	adds	r3, #2
 8003de8:	69ba      	ldr	r2, [r7, #24]
 8003dea:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8003dee:	4b3d      	ldr	r3, [pc, #244]	@ (8003ee4 <HAL_GPIO_Init+0x354>)
 8003df0:	689b      	ldr	r3, [r3, #8]
 8003df2:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003df4:	693b      	ldr	r3, [r7, #16]
 8003df6:	43db      	mvns	r3, r3
 8003df8:	69ba      	ldr	r2, [r7, #24]
 8003dfa:	4013      	ands	r3, r2
 8003dfc:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8003dfe:	683b      	ldr	r3, [r7, #0]
 8003e00:	685b      	ldr	r3, [r3, #4]
 8003e02:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8003e06:	2b00      	cmp	r3, #0
 8003e08:	d003      	beq.n	8003e12 <HAL_GPIO_Init+0x282>
        {
          temp |= iocurrent;
 8003e0a:	69ba      	ldr	r2, [r7, #24]
 8003e0c:	693b      	ldr	r3, [r7, #16]
 8003e0e:	4313      	orrs	r3, r2
 8003e10:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8003e12:	4a34      	ldr	r2, [pc, #208]	@ (8003ee4 <HAL_GPIO_Init+0x354>)
 8003e14:	69bb      	ldr	r3, [r7, #24]
 8003e16:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8003e18:	4b32      	ldr	r3, [pc, #200]	@ (8003ee4 <HAL_GPIO_Init+0x354>)
 8003e1a:	68db      	ldr	r3, [r3, #12]
 8003e1c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003e1e:	693b      	ldr	r3, [r7, #16]
 8003e20:	43db      	mvns	r3, r3
 8003e22:	69ba      	ldr	r2, [r7, #24]
 8003e24:	4013      	ands	r3, r2
 8003e26:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8003e28:	683b      	ldr	r3, [r7, #0]
 8003e2a:	685b      	ldr	r3, [r3, #4]
 8003e2c:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8003e30:	2b00      	cmp	r3, #0
 8003e32:	d003      	beq.n	8003e3c <HAL_GPIO_Init+0x2ac>
        {
          temp |= iocurrent;
 8003e34:	69ba      	ldr	r2, [r7, #24]
 8003e36:	693b      	ldr	r3, [r7, #16]
 8003e38:	4313      	orrs	r3, r2
 8003e3a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8003e3c:	4a29      	ldr	r2, [pc, #164]	@ (8003ee4 <HAL_GPIO_Init+0x354>)
 8003e3e:	69bb      	ldr	r3, [r7, #24]
 8003e40:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8003e42:	4b28      	ldr	r3, [pc, #160]	@ (8003ee4 <HAL_GPIO_Init+0x354>)
 8003e44:	685b      	ldr	r3, [r3, #4]
 8003e46:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003e48:	693b      	ldr	r3, [r7, #16]
 8003e4a:	43db      	mvns	r3, r3
 8003e4c:	69ba      	ldr	r2, [r7, #24]
 8003e4e:	4013      	ands	r3, r2
 8003e50:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8003e52:	683b      	ldr	r3, [r7, #0]
 8003e54:	685b      	ldr	r3, [r3, #4]
 8003e56:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003e5a:	2b00      	cmp	r3, #0
 8003e5c:	d003      	beq.n	8003e66 <HAL_GPIO_Init+0x2d6>
        {
          temp |= iocurrent;
 8003e5e:	69ba      	ldr	r2, [r7, #24]
 8003e60:	693b      	ldr	r3, [r7, #16]
 8003e62:	4313      	orrs	r3, r2
 8003e64:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8003e66:	4a1f      	ldr	r2, [pc, #124]	@ (8003ee4 <HAL_GPIO_Init+0x354>)
 8003e68:	69bb      	ldr	r3, [r7, #24]
 8003e6a:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8003e6c:	4b1d      	ldr	r3, [pc, #116]	@ (8003ee4 <HAL_GPIO_Init+0x354>)
 8003e6e:	681b      	ldr	r3, [r3, #0]
 8003e70:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003e72:	693b      	ldr	r3, [r7, #16]
 8003e74:	43db      	mvns	r3, r3
 8003e76:	69ba      	ldr	r2, [r7, #24]
 8003e78:	4013      	ands	r3, r2
 8003e7a:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8003e7c:	683b      	ldr	r3, [r7, #0]
 8003e7e:	685b      	ldr	r3, [r3, #4]
 8003e80:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003e84:	2b00      	cmp	r3, #0
 8003e86:	d003      	beq.n	8003e90 <HAL_GPIO_Init+0x300>
        {
          temp |= iocurrent;
 8003e88:	69ba      	ldr	r2, [r7, #24]
 8003e8a:	693b      	ldr	r3, [r7, #16]
 8003e8c:	4313      	orrs	r3, r2
 8003e8e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8003e90:	4a14      	ldr	r2, [pc, #80]	@ (8003ee4 <HAL_GPIO_Init+0x354>)
 8003e92:	69bb      	ldr	r3, [r7, #24]
 8003e94:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8003e96:	69fb      	ldr	r3, [r7, #28]
 8003e98:	3301      	adds	r3, #1
 8003e9a:	61fb      	str	r3, [r7, #28]
 8003e9c:	69fb      	ldr	r3, [r7, #28]
 8003e9e:	2b0f      	cmp	r3, #15
 8003ea0:	f67f ae84 	bls.w	8003bac <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8003ea4:	bf00      	nop
 8003ea6:	bf00      	nop
 8003ea8:	3724      	adds	r7, #36	@ 0x24
 8003eaa:	46bd      	mov	sp, r7
 8003eac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003eb0:	4770      	bx	lr
 8003eb2:	bf00      	nop
 8003eb4:	40023800 	.word	0x40023800
 8003eb8:	40013800 	.word	0x40013800
 8003ebc:	40020000 	.word	0x40020000
 8003ec0:	40020400 	.word	0x40020400
 8003ec4:	40020800 	.word	0x40020800
 8003ec8:	40020c00 	.word	0x40020c00
 8003ecc:	40021000 	.word	0x40021000
 8003ed0:	40021400 	.word	0x40021400
 8003ed4:	40021800 	.word	0x40021800
 8003ed8:	40021c00 	.word	0x40021c00
 8003edc:	40022000 	.word	0x40022000
 8003ee0:	40022400 	.word	0x40022400
 8003ee4:	40013c00 	.word	0x40013c00

08003ee8 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8003ee8:	b480      	push	{r7}
 8003eea:	b085      	sub	sp, #20
 8003eec:	af00      	add	r7, sp, #0
 8003eee:	6078      	str	r0, [r7, #4]
 8003ef0:	460b      	mov	r3, r1
 8003ef2:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8003ef4:	687b      	ldr	r3, [r7, #4]
 8003ef6:	691a      	ldr	r2, [r3, #16]
 8003ef8:	887b      	ldrh	r3, [r7, #2]
 8003efa:	4013      	ands	r3, r2
 8003efc:	2b00      	cmp	r3, #0
 8003efe:	d002      	beq.n	8003f06 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8003f00:	2301      	movs	r3, #1
 8003f02:	73fb      	strb	r3, [r7, #15]
 8003f04:	e001      	b.n	8003f0a <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8003f06:	2300      	movs	r3, #0
 8003f08:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8003f0a:	7bfb      	ldrb	r3, [r7, #15]
}
 8003f0c:	4618      	mov	r0, r3
 8003f0e:	3714      	adds	r7, #20
 8003f10:	46bd      	mov	sp, r7
 8003f12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f16:	4770      	bx	lr

08003f18 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8003f18:	b480      	push	{r7}
 8003f1a:	b083      	sub	sp, #12
 8003f1c:	af00      	add	r7, sp, #0
 8003f1e:	6078      	str	r0, [r7, #4]
 8003f20:	460b      	mov	r3, r1
 8003f22:	807b      	strh	r3, [r7, #2]
 8003f24:	4613      	mov	r3, r2
 8003f26:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8003f28:	787b      	ldrb	r3, [r7, #1]
 8003f2a:	2b00      	cmp	r3, #0
 8003f2c:	d003      	beq.n	8003f36 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8003f2e:	887a      	ldrh	r2, [r7, #2]
 8003f30:	687b      	ldr	r3, [r7, #4]
 8003f32:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8003f34:	e003      	b.n	8003f3e <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8003f36:	887b      	ldrh	r3, [r7, #2]
 8003f38:	041a      	lsls	r2, r3, #16
 8003f3a:	687b      	ldr	r3, [r7, #4]
 8003f3c:	619a      	str	r2, [r3, #24]
}
 8003f3e:	bf00      	nop
 8003f40:	370c      	adds	r7, #12
 8003f42:	46bd      	mov	sp, r7
 8003f44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f48:	4770      	bx	lr
	...

08003f4c <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8003f4c:	b580      	push	{r7, lr}
 8003f4e:	b084      	sub	sp, #16
 8003f50:	af00      	add	r7, sp, #0
 8003f52:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8003f54:	687b      	ldr	r3, [r7, #4]
 8003f56:	2b00      	cmp	r3, #0
 8003f58:	d101      	bne.n	8003f5e <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8003f5a:	2301      	movs	r3, #1
 8003f5c:	e12b      	b.n	80041b6 <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8003f5e:	687b      	ldr	r3, [r7, #4]
 8003f60:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003f64:	b2db      	uxtb	r3, r3
 8003f66:	2b00      	cmp	r3, #0
 8003f68:	d106      	bne.n	8003f78 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8003f6a:	687b      	ldr	r3, [r7, #4]
 8003f6c:	2200      	movs	r2, #0
 8003f6e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8003f72:	6878      	ldr	r0, [r7, #4]
 8003f74:	f7fd fe02 	bl	8001b7c <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8003f78:	687b      	ldr	r3, [r7, #4]
 8003f7a:	2224      	movs	r2, #36	@ 0x24
 8003f7c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8003f80:	687b      	ldr	r3, [r7, #4]
 8003f82:	681b      	ldr	r3, [r3, #0]
 8003f84:	681a      	ldr	r2, [r3, #0]
 8003f86:	687b      	ldr	r3, [r7, #4]
 8003f88:	681b      	ldr	r3, [r3, #0]
 8003f8a:	f022 0201 	bic.w	r2, r2, #1
 8003f8e:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8003f90:	687b      	ldr	r3, [r7, #4]
 8003f92:	681b      	ldr	r3, [r3, #0]
 8003f94:	681a      	ldr	r2, [r3, #0]
 8003f96:	687b      	ldr	r3, [r7, #4]
 8003f98:	681b      	ldr	r3, [r3, #0]
 8003f9a:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8003f9e:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8003fa0:	687b      	ldr	r3, [r7, #4]
 8003fa2:	681b      	ldr	r3, [r3, #0]
 8003fa4:	681a      	ldr	r2, [r3, #0]
 8003fa6:	687b      	ldr	r3, [r7, #4]
 8003fa8:	681b      	ldr	r3, [r3, #0]
 8003faa:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8003fae:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8003fb0:	f001 ff18 	bl	8005de4 <HAL_RCC_GetPCLK1Freq>
 8003fb4:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8003fb6:	687b      	ldr	r3, [r7, #4]
 8003fb8:	685b      	ldr	r3, [r3, #4]
 8003fba:	4a81      	ldr	r2, [pc, #516]	@ (80041c0 <HAL_I2C_Init+0x274>)
 8003fbc:	4293      	cmp	r3, r2
 8003fbe:	d807      	bhi.n	8003fd0 <HAL_I2C_Init+0x84>
 8003fc0:	68fb      	ldr	r3, [r7, #12]
 8003fc2:	4a80      	ldr	r2, [pc, #512]	@ (80041c4 <HAL_I2C_Init+0x278>)
 8003fc4:	4293      	cmp	r3, r2
 8003fc6:	bf94      	ite	ls
 8003fc8:	2301      	movls	r3, #1
 8003fca:	2300      	movhi	r3, #0
 8003fcc:	b2db      	uxtb	r3, r3
 8003fce:	e006      	b.n	8003fde <HAL_I2C_Init+0x92>
 8003fd0:	68fb      	ldr	r3, [r7, #12]
 8003fd2:	4a7d      	ldr	r2, [pc, #500]	@ (80041c8 <HAL_I2C_Init+0x27c>)
 8003fd4:	4293      	cmp	r3, r2
 8003fd6:	bf94      	ite	ls
 8003fd8:	2301      	movls	r3, #1
 8003fda:	2300      	movhi	r3, #0
 8003fdc:	b2db      	uxtb	r3, r3
 8003fde:	2b00      	cmp	r3, #0
 8003fe0:	d001      	beq.n	8003fe6 <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 8003fe2:	2301      	movs	r3, #1
 8003fe4:	e0e7      	b.n	80041b6 <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8003fe6:	68fb      	ldr	r3, [r7, #12]
 8003fe8:	4a78      	ldr	r2, [pc, #480]	@ (80041cc <HAL_I2C_Init+0x280>)
 8003fea:	fba2 2303 	umull	r2, r3, r2, r3
 8003fee:	0c9b      	lsrs	r3, r3, #18
 8003ff0:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8003ff2:	687b      	ldr	r3, [r7, #4]
 8003ff4:	681b      	ldr	r3, [r3, #0]
 8003ff6:	685b      	ldr	r3, [r3, #4]
 8003ff8:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8003ffc:	687b      	ldr	r3, [r7, #4]
 8003ffe:	681b      	ldr	r3, [r3, #0]
 8004000:	68ba      	ldr	r2, [r7, #8]
 8004002:	430a      	orrs	r2, r1
 8004004:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8004006:	687b      	ldr	r3, [r7, #4]
 8004008:	681b      	ldr	r3, [r3, #0]
 800400a:	6a1b      	ldr	r3, [r3, #32]
 800400c:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8004010:	687b      	ldr	r3, [r7, #4]
 8004012:	685b      	ldr	r3, [r3, #4]
 8004014:	4a6a      	ldr	r2, [pc, #424]	@ (80041c0 <HAL_I2C_Init+0x274>)
 8004016:	4293      	cmp	r3, r2
 8004018:	d802      	bhi.n	8004020 <HAL_I2C_Init+0xd4>
 800401a:	68bb      	ldr	r3, [r7, #8]
 800401c:	3301      	adds	r3, #1
 800401e:	e009      	b.n	8004034 <HAL_I2C_Init+0xe8>
 8004020:	68bb      	ldr	r3, [r7, #8]
 8004022:	f44f 7296 	mov.w	r2, #300	@ 0x12c
 8004026:	fb02 f303 	mul.w	r3, r2, r3
 800402a:	4a69      	ldr	r2, [pc, #420]	@ (80041d0 <HAL_I2C_Init+0x284>)
 800402c:	fba2 2303 	umull	r2, r3, r2, r3
 8004030:	099b      	lsrs	r3, r3, #6
 8004032:	3301      	adds	r3, #1
 8004034:	687a      	ldr	r2, [r7, #4]
 8004036:	6812      	ldr	r2, [r2, #0]
 8004038:	430b      	orrs	r3, r1
 800403a:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 800403c:	687b      	ldr	r3, [r7, #4]
 800403e:	681b      	ldr	r3, [r3, #0]
 8004040:	69db      	ldr	r3, [r3, #28]
 8004042:	f423 424f 	bic.w	r2, r3, #52992	@ 0xcf00
 8004046:	f022 02ff 	bic.w	r2, r2, #255	@ 0xff
 800404a:	687b      	ldr	r3, [r7, #4]
 800404c:	685b      	ldr	r3, [r3, #4]
 800404e:	495c      	ldr	r1, [pc, #368]	@ (80041c0 <HAL_I2C_Init+0x274>)
 8004050:	428b      	cmp	r3, r1
 8004052:	d819      	bhi.n	8004088 <HAL_I2C_Init+0x13c>
 8004054:	68fb      	ldr	r3, [r7, #12]
 8004056:	1e59      	subs	r1, r3, #1
 8004058:	687b      	ldr	r3, [r7, #4]
 800405a:	685b      	ldr	r3, [r3, #4]
 800405c:	005b      	lsls	r3, r3, #1
 800405e:	fbb1 f3f3 	udiv	r3, r1, r3
 8004062:	1c59      	adds	r1, r3, #1
 8004064:	f640 73fc 	movw	r3, #4092	@ 0xffc
 8004068:	400b      	ands	r3, r1
 800406a:	2b00      	cmp	r3, #0
 800406c:	d00a      	beq.n	8004084 <HAL_I2C_Init+0x138>
 800406e:	68fb      	ldr	r3, [r7, #12]
 8004070:	1e59      	subs	r1, r3, #1
 8004072:	687b      	ldr	r3, [r7, #4]
 8004074:	685b      	ldr	r3, [r3, #4]
 8004076:	005b      	lsls	r3, r3, #1
 8004078:	fbb1 f3f3 	udiv	r3, r1, r3
 800407c:	3301      	adds	r3, #1
 800407e:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004082:	e051      	b.n	8004128 <HAL_I2C_Init+0x1dc>
 8004084:	2304      	movs	r3, #4
 8004086:	e04f      	b.n	8004128 <HAL_I2C_Init+0x1dc>
 8004088:	687b      	ldr	r3, [r7, #4]
 800408a:	689b      	ldr	r3, [r3, #8]
 800408c:	2b00      	cmp	r3, #0
 800408e:	d111      	bne.n	80040b4 <HAL_I2C_Init+0x168>
 8004090:	68fb      	ldr	r3, [r7, #12]
 8004092:	1e58      	subs	r0, r3, #1
 8004094:	687b      	ldr	r3, [r7, #4]
 8004096:	6859      	ldr	r1, [r3, #4]
 8004098:	460b      	mov	r3, r1
 800409a:	005b      	lsls	r3, r3, #1
 800409c:	440b      	add	r3, r1
 800409e:	fbb0 f3f3 	udiv	r3, r0, r3
 80040a2:	3301      	adds	r3, #1
 80040a4:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80040a8:	2b00      	cmp	r3, #0
 80040aa:	bf0c      	ite	eq
 80040ac:	2301      	moveq	r3, #1
 80040ae:	2300      	movne	r3, #0
 80040b0:	b2db      	uxtb	r3, r3
 80040b2:	e012      	b.n	80040da <HAL_I2C_Init+0x18e>
 80040b4:	68fb      	ldr	r3, [r7, #12]
 80040b6:	1e58      	subs	r0, r3, #1
 80040b8:	687b      	ldr	r3, [r7, #4]
 80040ba:	6859      	ldr	r1, [r3, #4]
 80040bc:	460b      	mov	r3, r1
 80040be:	009b      	lsls	r3, r3, #2
 80040c0:	440b      	add	r3, r1
 80040c2:	0099      	lsls	r1, r3, #2
 80040c4:	440b      	add	r3, r1
 80040c6:	fbb0 f3f3 	udiv	r3, r0, r3
 80040ca:	3301      	adds	r3, #1
 80040cc:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80040d0:	2b00      	cmp	r3, #0
 80040d2:	bf0c      	ite	eq
 80040d4:	2301      	moveq	r3, #1
 80040d6:	2300      	movne	r3, #0
 80040d8:	b2db      	uxtb	r3, r3
 80040da:	2b00      	cmp	r3, #0
 80040dc:	d001      	beq.n	80040e2 <HAL_I2C_Init+0x196>
 80040de:	2301      	movs	r3, #1
 80040e0:	e022      	b.n	8004128 <HAL_I2C_Init+0x1dc>
 80040e2:	687b      	ldr	r3, [r7, #4]
 80040e4:	689b      	ldr	r3, [r3, #8]
 80040e6:	2b00      	cmp	r3, #0
 80040e8:	d10e      	bne.n	8004108 <HAL_I2C_Init+0x1bc>
 80040ea:	68fb      	ldr	r3, [r7, #12]
 80040ec:	1e58      	subs	r0, r3, #1
 80040ee:	687b      	ldr	r3, [r7, #4]
 80040f0:	6859      	ldr	r1, [r3, #4]
 80040f2:	460b      	mov	r3, r1
 80040f4:	005b      	lsls	r3, r3, #1
 80040f6:	440b      	add	r3, r1
 80040f8:	fbb0 f3f3 	udiv	r3, r0, r3
 80040fc:	3301      	adds	r3, #1
 80040fe:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004102:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8004106:	e00f      	b.n	8004128 <HAL_I2C_Init+0x1dc>
 8004108:	68fb      	ldr	r3, [r7, #12]
 800410a:	1e58      	subs	r0, r3, #1
 800410c:	687b      	ldr	r3, [r7, #4]
 800410e:	6859      	ldr	r1, [r3, #4]
 8004110:	460b      	mov	r3, r1
 8004112:	009b      	lsls	r3, r3, #2
 8004114:	440b      	add	r3, r1
 8004116:	0099      	lsls	r1, r3, #2
 8004118:	440b      	add	r3, r1
 800411a:	fbb0 f3f3 	udiv	r3, r0, r3
 800411e:	3301      	adds	r3, #1
 8004120:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004124:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8004128:	6879      	ldr	r1, [r7, #4]
 800412a:	6809      	ldr	r1, [r1, #0]
 800412c:	4313      	orrs	r3, r2
 800412e:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8004130:	687b      	ldr	r3, [r7, #4]
 8004132:	681b      	ldr	r3, [r3, #0]
 8004134:	681b      	ldr	r3, [r3, #0]
 8004136:	f023 01c0 	bic.w	r1, r3, #192	@ 0xc0
 800413a:	687b      	ldr	r3, [r7, #4]
 800413c:	69da      	ldr	r2, [r3, #28]
 800413e:	687b      	ldr	r3, [r7, #4]
 8004140:	6a1b      	ldr	r3, [r3, #32]
 8004142:	431a      	orrs	r2, r3
 8004144:	687b      	ldr	r3, [r7, #4]
 8004146:	681b      	ldr	r3, [r3, #0]
 8004148:	430a      	orrs	r2, r1
 800414a:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 800414c:	687b      	ldr	r3, [r7, #4]
 800414e:	681b      	ldr	r3, [r3, #0]
 8004150:	689b      	ldr	r3, [r3, #8]
 8004152:	f423 4303 	bic.w	r3, r3, #33536	@ 0x8300
 8004156:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 800415a:	687a      	ldr	r2, [r7, #4]
 800415c:	6911      	ldr	r1, [r2, #16]
 800415e:	687a      	ldr	r2, [r7, #4]
 8004160:	68d2      	ldr	r2, [r2, #12]
 8004162:	4311      	orrs	r1, r2
 8004164:	687a      	ldr	r2, [r7, #4]
 8004166:	6812      	ldr	r2, [r2, #0]
 8004168:	430b      	orrs	r3, r1
 800416a:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 800416c:	687b      	ldr	r3, [r7, #4]
 800416e:	681b      	ldr	r3, [r3, #0]
 8004170:	68db      	ldr	r3, [r3, #12]
 8004172:	f023 01ff 	bic.w	r1, r3, #255	@ 0xff
 8004176:	687b      	ldr	r3, [r7, #4]
 8004178:	695a      	ldr	r2, [r3, #20]
 800417a:	687b      	ldr	r3, [r7, #4]
 800417c:	699b      	ldr	r3, [r3, #24]
 800417e:	431a      	orrs	r2, r3
 8004180:	687b      	ldr	r3, [r7, #4]
 8004182:	681b      	ldr	r3, [r3, #0]
 8004184:	430a      	orrs	r2, r1
 8004186:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8004188:	687b      	ldr	r3, [r7, #4]
 800418a:	681b      	ldr	r3, [r3, #0]
 800418c:	681a      	ldr	r2, [r3, #0]
 800418e:	687b      	ldr	r3, [r7, #4]
 8004190:	681b      	ldr	r3, [r3, #0]
 8004192:	f042 0201 	orr.w	r2, r2, #1
 8004196:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8004198:	687b      	ldr	r3, [r7, #4]
 800419a:	2200      	movs	r2, #0
 800419c:	641a      	str	r2, [r3, #64]	@ 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 800419e:	687b      	ldr	r3, [r7, #4]
 80041a0:	2220      	movs	r2, #32
 80041a2:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 80041a6:	687b      	ldr	r3, [r7, #4]
 80041a8:	2200      	movs	r2, #0
 80041aa:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 80041ac:	687b      	ldr	r3, [r7, #4]
 80041ae:	2200      	movs	r2, #0
 80041b0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

  return HAL_OK;
 80041b4:	2300      	movs	r3, #0
}
 80041b6:	4618      	mov	r0, r3
 80041b8:	3710      	adds	r7, #16
 80041ba:	46bd      	mov	sp, r7
 80041bc:	bd80      	pop	{r7, pc}
 80041be:	bf00      	nop
 80041c0:	000186a0 	.word	0x000186a0
 80041c4:	001e847f 	.word	0x001e847f
 80041c8:	003d08ff 	.word	0x003d08ff
 80041cc:	431bde83 	.word	0x431bde83
 80041d0:	10624dd3 	.word	0x10624dd3

080041d4 <HAL_I2C_Mem_Write>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80041d4:	b580      	push	{r7, lr}
 80041d6:	b088      	sub	sp, #32
 80041d8:	af02      	add	r7, sp, #8
 80041da:	60f8      	str	r0, [r7, #12]
 80041dc:	4608      	mov	r0, r1
 80041de:	4611      	mov	r1, r2
 80041e0:	461a      	mov	r2, r3
 80041e2:	4603      	mov	r3, r0
 80041e4:	817b      	strh	r3, [r7, #10]
 80041e6:	460b      	mov	r3, r1
 80041e8:	813b      	strh	r3, [r7, #8]
 80041ea:	4613      	mov	r3, r2
 80041ec:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 80041ee:	f7fe ffab 	bl	8003148 <HAL_GetTick>
 80041f2:	6178      	str	r0, [r7, #20]

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80041f4:	68fb      	ldr	r3, [r7, #12]
 80041f6:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80041fa:	b2db      	uxtb	r3, r3
 80041fc:	2b20      	cmp	r3, #32
 80041fe:	f040 80d9 	bne.w	80043b4 <HAL_I2C_Mem_Write+0x1e0>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8004202:	697b      	ldr	r3, [r7, #20]
 8004204:	9300      	str	r3, [sp, #0]
 8004206:	2319      	movs	r3, #25
 8004208:	2201      	movs	r2, #1
 800420a:	496d      	ldr	r1, [pc, #436]	@ (80043c0 <HAL_I2C_Mem_Write+0x1ec>)
 800420c:	68f8      	ldr	r0, [r7, #12]
 800420e:	f000 fdb9 	bl	8004d84 <I2C_WaitOnFlagUntilTimeout>
 8004212:	4603      	mov	r3, r0
 8004214:	2b00      	cmp	r3, #0
 8004216:	d001      	beq.n	800421c <HAL_I2C_Mem_Write+0x48>
    {
      return HAL_BUSY;
 8004218:	2302      	movs	r3, #2
 800421a:	e0cc      	b.n	80043b6 <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 800421c:	68fb      	ldr	r3, [r7, #12]
 800421e:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8004222:	2b01      	cmp	r3, #1
 8004224:	d101      	bne.n	800422a <HAL_I2C_Mem_Write+0x56>
 8004226:	2302      	movs	r3, #2
 8004228:	e0c5      	b.n	80043b6 <HAL_I2C_Mem_Write+0x1e2>
 800422a:	68fb      	ldr	r3, [r7, #12]
 800422c:	2201      	movs	r2, #1
 800422e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8004232:	68fb      	ldr	r3, [r7, #12]
 8004234:	681b      	ldr	r3, [r3, #0]
 8004236:	681b      	ldr	r3, [r3, #0]
 8004238:	f003 0301 	and.w	r3, r3, #1
 800423c:	2b01      	cmp	r3, #1
 800423e:	d007      	beq.n	8004250 <HAL_I2C_Mem_Write+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8004240:	68fb      	ldr	r3, [r7, #12]
 8004242:	681b      	ldr	r3, [r3, #0]
 8004244:	681a      	ldr	r2, [r3, #0]
 8004246:	68fb      	ldr	r3, [r7, #12]
 8004248:	681b      	ldr	r3, [r3, #0]
 800424a:	f042 0201 	orr.w	r2, r2, #1
 800424e:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8004250:	68fb      	ldr	r3, [r7, #12]
 8004252:	681b      	ldr	r3, [r3, #0]
 8004254:	681a      	ldr	r2, [r3, #0]
 8004256:	68fb      	ldr	r3, [r7, #12]
 8004258:	681b      	ldr	r3, [r3, #0]
 800425a:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 800425e:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8004260:	68fb      	ldr	r3, [r7, #12]
 8004262:	2221      	movs	r2, #33	@ 0x21
 8004264:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8004268:	68fb      	ldr	r3, [r7, #12]
 800426a:	2240      	movs	r2, #64	@ 0x40
 800426c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8004270:	68fb      	ldr	r3, [r7, #12]
 8004272:	2200      	movs	r2, #0
 8004274:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8004276:	68fb      	ldr	r3, [r7, #12]
 8004278:	6a3a      	ldr	r2, [r7, #32]
 800427a:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 800427c:	68fb      	ldr	r3, [r7, #12]
 800427e:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 8004280:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8004282:	68fb      	ldr	r3, [r7, #12]
 8004284:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004286:	b29a      	uxth	r2, r3
 8004288:	68fb      	ldr	r3, [r7, #12]
 800428a:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 800428c:	68fb      	ldr	r3, [r7, #12]
 800428e:	4a4d      	ldr	r2, [pc, #308]	@ (80043c4 <HAL_I2C_Mem_Write+0x1f0>)
 8004290:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8004292:	88f8      	ldrh	r0, [r7, #6]
 8004294:	893a      	ldrh	r2, [r7, #8]
 8004296:	8979      	ldrh	r1, [r7, #10]
 8004298:	697b      	ldr	r3, [r7, #20]
 800429a:	9301      	str	r3, [sp, #4]
 800429c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800429e:	9300      	str	r3, [sp, #0]
 80042a0:	4603      	mov	r3, r0
 80042a2:	68f8      	ldr	r0, [r7, #12]
 80042a4:	f000 fbf0 	bl	8004a88 <I2C_RequestMemoryWrite>
 80042a8:	4603      	mov	r3, r0
 80042aa:	2b00      	cmp	r3, #0
 80042ac:	d052      	beq.n	8004354 <HAL_I2C_Mem_Write+0x180>
    {
      return HAL_ERROR;
 80042ae:	2301      	movs	r3, #1
 80042b0:	e081      	b.n	80043b6 <HAL_I2C_Mem_Write+0x1e2>
    }

    while (hi2c->XferSize > 0U)
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80042b2:	697a      	ldr	r2, [r7, #20]
 80042b4:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80042b6:	68f8      	ldr	r0, [r7, #12]
 80042b8:	f000 fe7e 	bl	8004fb8 <I2C_WaitOnTXEFlagUntilTimeout>
 80042bc:	4603      	mov	r3, r0
 80042be:	2b00      	cmp	r3, #0
 80042c0:	d00d      	beq.n	80042de <HAL_I2C_Mem_Write+0x10a>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80042c2:	68fb      	ldr	r3, [r7, #12]
 80042c4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80042c6:	2b04      	cmp	r3, #4
 80042c8:	d107      	bne.n	80042da <HAL_I2C_Mem_Write+0x106>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80042ca:	68fb      	ldr	r3, [r7, #12]
 80042cc:	681b      	ldr	r3, [r3, #0]
 80042ce:	681a      	ldr	r2, [r3, #0]
 80042d0:	68fb      	ldr	r3, [r7, #12]
 80042d2:	681b      	ldr	r3, [r3, #0]
 80042d4:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80042d8:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 80042da:	2301      	movs	r3, #1
 80042dc:	e06b      	b.n	80043b6 <HAL_I2C_Mem_Write+0x1e2>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 80042de:	68fb      	ldr	r3, [r7, #12]
 80042e0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80042e2:	781a      	ldrb	r2, [r3, #0]
 80042e4:	68fb      	ldr	r3, [r7, #12]
 80042e6:	681b      	ldr	r3, [r3, #0]
 80042e8:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80042ea:	68fb      	ldr	r3, [r7, #12]
 80042ec:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80042ee:	1c5a      	adds	r2, r3, #1
 80042f0:	68fb      	ldr	r3, [r7, #12]
 80042f2:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferSize--;
 80042f4:	68fb      	ldr	r3, [r7, #12]
 80042f6:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80042f8:	3b01      	subs	r3, #1
 80042fa:	b29a      	uxth	r2, r3
 80042fc:	68fb      	ldr	r3, [r7, #12]
 80042fe:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 8004300:	68fb      	ldr	r3, [r7, #12]
 8004302:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004304:	b29b      	uxth	r3, r3
 8004306:	3b01      	subs	r3, #1
 8004308:	b29a      	uxth	r2, r3
 800430a:	68fb      	ldr	r3, [r7, #12]
 800430c:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 800430e:	68fb      	ldr	r3, [r7, #12]
 8004310:	681b      	ldr	r3, [r3, #0]
 8004312:	695b      	ldr	r3, [r3, #20]
 8004314:	f003 0304 	and.w	r3, r3, #4
 8004318:	2b04      	cmp	r3, #4
 800431a:	d11b      	bne.n	8004354 <HAL_I2C_Mem_Write+0x180>
 800431c:	68fb      	ldr	r3, [r7, #12]
 800431e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004320:	2b00      	cmp	r3, #0
 8004322:	d017      	beq.n	8004354 <HAL_I2C_Mem_Write+0x180>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8004324:	68fb      	ldr	r3, [r7, #12]
 8004326:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004328:	781a      	ldrb	r2, [r3, #0]
 800432a:	68fb      	ldr	r3, [r7, #12]
 800432c:	681b      	ldr	r3, [r3, #0]
 800432e:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8004330:	68fb      	ldr	r3, [r7, #12]
 8004332:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004334:	1c5a      	adds	r2, r3, #1
 8004336:	68fb      	ldr	r3, [r7, #12]
 8004338:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferSize--;
 800433a:	68fb      	ldr	r3, [r7, #12]
 800433c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800433e:	3b01      	subs	r3, #1
 8004340:	b29a      	uxth	r2, r3
 8004342:	68fb      	ldr	r3, [r7, #12]
 8004344:	851a      	strh	r2, [r3, #40]	@ 0x28
        hi2c->XferCount--;
 8004346:	68fb      	ldr	r3, [r7, #12]
 8004348:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800434a:	b29b      	uxth	r3, r3
 800434c:	3b01      	subs	r3, #1
 800434e:	b29a      	uxth	r2, r3
 8004350:	68fb      	ldr	r3, [r7, #12]
 8004352:	855a      	strh	r2, [r3, #42]	@ 0x2a
    while (hi2c->XferSize > 0U)
 8004354:	68fb      	ldr	r3, [r7, #12]
 8004356:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004358:	2b00      	cmp	r3, #0
 800435a:	d1aa      	bne.n	80042b2 <HAL_I2C_Mem_Write+0xde>
      }
    }

    /* Wait until BTF flag is set */
    if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800435c:	697a      	ldr	r2, [r7, #20]
 800435e:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8004360:	68f8      	ldr	r0, [r7, #12]
 8004362:	f000 fe71 	bl	8005048 <I2C_WaitOnBTFFlagUntilTimeout>
 8004366:	4603      	mov	r3, r0
 8004368:	2b00      	cmp	r3, #0
 800436a:	d00d      	beq.n	8004388 <HAL_I2C_Mem_Write+0x1b4>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800436c:	68fb      	ldr	r3, [r7, #12]
 800436e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004370:	2b04      	cmp	r3, #4
 8004372:	d107      	bne.n	8004384 <HAL_I2C_Mem_Write+0x1b0>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004374:	68fb      	ldr	r3, [r7, #12]
 8004376:	681b      	ldr	r3, [r3, #0]
 8004378:	681a      	ldr	r2, [r3, #0]
 800437a:	68fb      	ldr	r3, [r7, #12]
 800437c:	681b      	ldr	r3, [r3, #0]
 800437e:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8004382:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8004384:	2301      	movs	r3, #1
 8004386:	e016      	b.n	80043b6 <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004388:	68fb      	ldr	r3, [r7, #12]
 800438a:	681b      	ldr	r3, [r3, #0]
 800438c:	681a      	ldr	r2, [r3, #0]
 800438e:	68fb      	ldr	r3, [r7, #12]
 8004390:	681b      	ldr	r3, [r3, #0]
 8004392:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8004396:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8004398:	68fb      	ldr	r3, [r7, #12]
 800439a:	2220      	movs	r2, #32
 800439c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 80043a0:	68fb      	ldr	r3, [r7, #12]
 80043a2:	2200      	movs	r2, #0
 80043a4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80043a8:	68fb      	ldr	r3, [r7, #12]
 80043aa:	2200      	movs	r2, #0
 80043ac:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 80043b0:	2300      	movs	r3, #0
 80043b2:	e000      	b.n	80043b6 <HAL_I2C_Mem_Write+0x1e2>
  }
  else
  {
    return HAL_BUSY;
 80043b4:	2302      	movs	r3, #2
  }
}
 80043b6:	4618      	mov	r0, r3
 80043b8:	3718      	adds	r7, #24
 80043ba:	46bd      	mov	sp, r7
 80043bc:	bd80      	pop	{r7, pc}
 80043be:	bf00      	nop
 80043c0:	00100002 	.word	0x00100002
 80043c4:	ffff0000 	.word	0xffff0000

080043c8 <HAL_I2C_Mem_Read>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80043c8:	b580      	push	{r7, lr}
 80043ca:	b08c      	sub	sp, #48	@ 0x30
 80043cc:	af02      	add	r7, sp, #8
 80043ce:	60f8      	str	r0, [r7, #12]
 80043d0:	4608      	mov	r0, r1
 80043d2:	4611      	mov	r1, r2
 80043d4:	461a      	mov	r2, r3
 80043d6:	4603      	mov	r3, r0
 80043d8:	817b      	strh	r3, [r7, #10]
 80043da:	460b      	mov	r3, r1
 80043dc:	813b      	strh	r3, [r7, #8]
 80043de:	4613      	mov	r3, r2
 80043e0:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 80043e2:	f7fe feb1 	bl	8003148 <HAL_GetTick>
 80043e6:	6278      	str	r0, [r7, #36]	@ 0x24

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80043e8:	68fb      	ldr	r3, [r7, #12]
 80043ea:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80043ee:	b2db      	uxtb	r3, r3
 80043f0:	2b20      	cmp	r3, #32
 80043f2:	f040 8214 	bne.w	800481e <HAL_I2C_Mem_Read+0x456>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 80043f6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80043f8:	9300      	str	r3, [sp, #0]
 80043fa:	2319      	movs	r3, #25
 80043fc:	2201      	movs	r2, #1
 80043fe:	497b      	ldr	r1, [pc, #492]	@ (80045ec <HAL_I2C_Mem_Read+0x224>)
 8004400:	68f8      	ldr	r0, [r7, #12]
 8004402:	f000 fcbf 	bl	8004d84 <I2C_WaitOnFlagUntilTimeout>
 8004406:	4603      	mov	r3, r0
 8004408:	2b00      	cmp	r3, #0
 800440a:	d001      	beq.n	8004410 <HAL_I2C_Mem_Read+0x48>
    {
      return HAL_BUSY;
 800440c:	2302      	movs	r3, #2
 800440e:	e207      	b.n	8004820 <HAL_I2C_Mem_Read+0x458>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8004410:	68fb      	ldr	r3, [r7, #12]
 8004412:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8004416:	2b01      	cmp	r3, #1
 8004418:	d101      	bne.n	800441e <HAL_I2C_Mem_Read+0x56>
 800441a:	2302      	movs	r3, #2
 800441c:	e200      	b.n	8004820 <HAL_I2C_Mem_Read+0x458>
 800441e:	68fb      	ldr	r3, [r7, #12]
 8004420:	2201      	movs	r2, #1
 8004422:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8004426:	68fb      	ldr	r3, [r7, #12]
 8004428:	681b      	ldr	r3, [r3, #0]
 800442a:	681b      	ldr	r3, [r3, #0]
 800442c:	f003 0301 	and.w	r3, r3, #1
 8004430:	2b01      	cmp	r3, #1
 8004432:	d007      	beq.n	8004444 <HAL_I2C_Mem_Read+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8004434:	68fb      	ldr	r3, [r7, #12]
 8004436:	681b      	ldr	r3, [r3, #0]
 8004438:	681a      	ldr	r2, [r3, #0]
 800443a:	68fb      	ldr	r3, [r7, #12]
 800443c:	681b      	ldr	r3, [r3, #0]
 800443e:	f042 0201 	orr.w	r2, r2, #1
 8004442:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8004444:	68fb      	ldr	r3, [r7, #12]
 8004446:	681b      	ldr	r3, [r3, #0]
 8004448:	681a      	ldr	r2, [r3, #0]
 800444a:	68fb      	ldr	r3, [r7, #12]
 800444c:	681b      	ldr	r3, [r3, #0]
 800444e:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8004452:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8004454:	68fb      	ldr	r3, [r7, #12]
 8004456:	2222      	movs	r2, #34	@ 0x22
 8004458:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 800445c:	68fb      	ldr	r3, [r7, #12]
 800445e:	2240      	movs	r2, #64	@ 0x40
 8004460:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8004464:	68fb      	ldr	r3, [r7, #12]
 8004466:	2200      	movs	r2, #0
 8004468:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 800446a:	68fb      	ldr	r3, [r7, #12]
 800446c:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800446e:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 8004470:	68fb      	ldr	r3, [r7, #12]
 8004472:	8eba      	ldrh	r2, [r7, #52]	@ 0x34
 8004474:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8004476:	68fb      	ldr	r3, [r7, #12]
 8004478:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800447a:	b29a      	uxth	r2, r3
 800447c:	68fb      	ldr	r3, [r7, #12]
 800447e:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8004480:	68fb      	ldr	r3, [r7, #12]
 8004482:	4a5b      	ldr	r2, [pc, #364]	@ (80045f0 <HAL_I2C_Mem_Read+0x228>)
 8004484:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8004486:	88f8      	ldrh	r0, [r7, #6]
 8004488:	893a      	ldrh	r2, [r7, #8]
 800448a:	8979      	ldrh	r1, [r7, #10]
 800448c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800448e:	9301      	str	r3, [sp, #4]
 8004490:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004492:	9300      	str	r3, [sp, #0]
 8004494:	4603      	mov	r3, r0
 8004496:	68f8      	ldr	r0, [r7, #12]
 8004498:	f000 fb8c 	bl	8004bb4 <I2C_RequestMemoryRead>
 800449c:	4603      	mov	r3, r0
 800449e:	2b00      	cmp	r3, #0
 80044a0:	d001      	beq.n	80044a6 <HAL_I2C_Mem_Read+0xde>
    {
      return HAL_ERROR;
 80044a2:	2301      	movs	r3, #1
 80044a4:	e1bc      	b.n	8004820 <HAL_I2C_Mem_Read+0x458>
    }

    if (hi2c->XferSize == 0U)
 80044a6:	68fb      	ldr	r3, [r7, #12]
 80044a8:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80044aa:	2b00      	cmp	r3, #0
 80044ac:	d113      	bne.n	80044d6 <HAL_I2C_Mem_Read+0x10e>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80044ae:	2300      	movs	r3, #0
 80044b0:	623b      	str	r3, [r7, #32]
 80044b2:	68fb      	ldr	r3, [r7, #12]
 80044b4:	681b      	ldr	r3, [r3, #0]
 80044b6:	695b      	ldr	r3, [r3, #20]
 80044b8:	623b      	str	r3, [r7, #32]
 80044ba:	68fb      	ldr	r3, [r7, #12]
 80044bc:	681b      	ldr	r3, [r3, #0]
 80044be:	699b      	ldr	r3, [r3, #24]
 80044c0:	623b      	str	r3, [r7, #32]
 80044c2:	6a3b      	ldr	r3, [r7, #32]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80044c4:	68fb      	ldr	r3, [r7, #12]
 80044c6:	681b      	ldr	r3, [r3, #0]
 80044c8:	681a      	ldr	r2, [r3, #0]
 80044ca:	68fb      	ldr	r3, [r7, #12]
 80044cc:	681b      	ldr	r3, [r3, #0]
 80044ce:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80044d2:	601a      	str	r2, [r3, #0]
 80044d4:	e190      	b.n	80047f8 <HAL_I2C_Mem_Read+0x430>
    }
    else if (hi2c->XferSize == 1U)
 80044d6:	68fb      	ldr	r3, [r7, #12]
 80044d8:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80044da:	2b01      	cmp	r3, #1
 80044dc:	d11b      	bne.n	8004516 <HAL_I2C_Mem_Read+0x14e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80044de:	68fb      	ldr	r3, [r7, #12]
 80044e0:	681b      	ldr	r3, [r3, #0]
 80044e2:	681a      	ldr	r2, [r3, #0]
 80044e4:	68fb      	ldr	r3, [r7, #12]
 80044e6:	681b      	ldr	r3, [r3, #0]
 80044e8:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80044ec:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80044ee:	2300      	movs	r3, #0
 80044f0:	61fb      	str	r3, [r7, #28]
 80044f2:	68fb      	ldr	r3, [r7, #12]
 80044f4:	681b      	ldr	r3, [r3, #0]
 80044f6:	695b      	ldr	r3, [r3, #20]
 80044f8:	61fb      	str	r3, [r7, #28]
 80044fa:	68fb      	ldr	r3, [r7, #12]
 80044fc:	681b      	ldr	r3, [r3, #0]
 80044fe:	699b      	ldr	r3, [r3, #24]
 8004500:	61fb      	str	r3, [r7, #28]
 8004502:	69fb      	ldr	r3, [r7, #28]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004504:	68fb      	ldr	r3, [r7, #12]
 8004506:	681b      	ldr	r3, [r3, #0]
 8004508:	681a      	ldr	r2, [r3, #0]
 800450a:	68fb      	ldr	r3, [r7, #12]
 800450c:	681b      	ldr	r3, [r3, #0]
 800450e:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8004512:	601a      	str	r2, [r3, #0]
 8004514:	e170      	b.n	80047f8 <HAL_I2C_Mem_Read+0x430>
    }
    else if (hi2c->XferSize == 2U)
 8004516:	68fb      	ldr	r3, [r7, #12]
 8004518:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800451a:	2b02      	cmp	r3, #2
 800451c:	d11b      	bne.n	8004556 <HAL_I2C_Mem_Read+0x18e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800451e:	68fb      	ldr	r3, [r7, #12]
 8004520:	681b      	ldr	r3, [r3, #0]
 8004522:	681a      	ldr	r2, [r3, #0]
 8004524:	68fb      	ldr	r3, [r7, #12]
 8004526:	681b      	ldr	r3, [r3, #0]
 8004528:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800452c:	601a      	str	r2, [r3, #0]

      /* Enable Pos */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 800452e:	68fb      	ldr	r3, [r7, #12]
 8004530:	681b      	ldr	r3, [r3, #0]
 8004532:	681a      	ldr	r2, [r3, #0]
 8004534:	68fb      	ldr	r3, [r7, #12]
 8004536:	681b      	ldr	r3, [r3, #0]
 8004538:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800453c:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800453e:	2300      	movs	r3, #0
 8004540:	61bb      	str	r3, [r7, #24]
 8004542:	68fb      	ldr	r3, [r7, #12]
 8004544:	681b      	ldr	r3, [r3, #0]
 8004546:	695b      	ldr	r3, [r3, #20]
 8004548:	61bb      	str	r3, [r7, #24]
 800454a:	68fb      	ldr	r3, [r7, #12]
 800454c:	681b      	ldr	r3, [r3, #0]
 800454e:	699b      	ldr	r3, [r3, #24]
 8004550:	61bb      	str	r3, [r7, #24]
 8004552:	69bb      	ldr	r3, [r7, #24]
 8004554:	e150      	b.n	80047f8 <HAL_I2C_Mem_Read+0x430>
    }
    else
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004556:	2300      	movs	r3, #0
 8004558:	617b      	str	r3, [r7, #20]
 800455a:	68fb      	ldr	r3, [r7, #12]
 800455c:	681b      	ldr	r3, [r3, #0]
 800455e:	695b      	ldr	r3, [r3, #20]
 8004560:	617b      	str	r3, [r7, #20]
 8004562:	68fb      	ldr	r3, [r7, #12]
 8004564:	681b      	ldr	r3, [r3, #0]
 8004566:	699b      	ldr	r3, [r3, #24]
 8004568:	617b      	str	r3, [r7, #20]
 800456a:	697b      	ldr	r3, [r7, #20]
    }

    while (hi2c->XferSize > 0U)
 800456c:	e144      	b.n	80047f8 <HAL_I2C_Mem_Read+0x430>
    {
      if (hi2c->XferSize <= 3U)
 800456e:	68fb      	ldr	r3, [r7, #12]
 8004570:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004572:	2b03      	cmp	r3, #3
 8004574:	f200 80f1 	bhi.w	800475a <HAL_I2C_Mem_Read+0x392>
      {
        /* One byte */
        if (hi2c->XferSize == 1U)
 8004578:	68fb      	ldr	r3, [r7, #12]
 800457a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800457c:	2b01      	cmp	r3, #1
 800457e:	d123      	bne.n	80045c8 <HAL_I2C_Mem_Read+0x200>
        {
          /* Wait until RXNE flag is set */
          if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8004580:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004582:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 8004584:	68f8      	ldr	r0, [r7, #12]
 8004586:	f000 fda7 	bl	80050d8 <I2C_WaitOnRXNEFlagUntilTimeout>
 800458a:	4603      	mov	r3, r0
 800458c:	2b00      	cmp	r3, #0
 800458e:	d001      	beq.n	8004594 <HAL_I2C_Mem_Read+0x1cc>
          {
            return HAL_ERROR;
 8004590:	2301      	movs	r3, #1
 8004592:	e145      	b.n	8004820 <HAL_I2C_Mem_Read+0x458>
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004594:	68fb      	ldr	r3, [r7, #12]
 8004596:	681b      	ldr	r3, [r3, #0]
 8004598:	691a      	ldr	r2, [r3, #16]
 800459a:	68fb      	ldr	r3, [r7, #12]
 800459c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800459e:	b2d2      	uxtb	r2, r2
 80045a0:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80045a2:	68fb      	ldr	r3, [r7, #12]
 80045a4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80045a6:	1c5a      	adds	r2, r3, #1
 80045a8:	68fb      	ldr	r3, [r7, #12]
 80045aa:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 80045ac:	68fb      	ldr	r3, [r7, #12]
 80045ae:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80045b0:	3b01      	subs	r3, #1
 80045b2:	b29a      	uxth	r2, r3
 80045b4:	68fb      	ldr	r3, [r7, #12]
 80045b6:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 80045b8:	68fb      	ldr	r3, [r7, #12]
 80045ba:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80045bc:	b29b      	uxth	r3, r3
 80045be:	3b01      	subs	r3, #1
 80045c0:	b29a      	uxth	r2, r3
 80045c2:	68fb      	ldr	r3, [r7, #12]
 80045c4:	855a      	strh	r2, [r3, #42]	@ 0x2a
 80045c6:	e117      	b.n	80047f8 <HAL_I2C_Mem_Read+0x430>
        }
        /* Two bytes */
        else if (hi2c->XferSize == 2U)
 80045c8:	68fb      	ldr	r3, [r7, #12]
 80045ca:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80045cc:	2b02      	cmp	r3, #2
 80045ce:	d14e      	bne.n	800466e <HAL_I2C_Mem_Read+0x2a6>
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 80045d0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80045d2:	9300      	str	r3, [sp, #0]
 80045d4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80045d6:	2200      	movs	r2, #0
 80045d8:	4906      	ldr	r1, [pc, #24]	@ (80045f4 <HAL_I2C_Mem_Read+0x22c>)
 80045da:	68f8      	ldr	r0, [r7, #12]
 80045dc:	f000 fbd2 	bl	8004d84 <I2C_WaitOnFlagUntilTimeout>
 80045e0:	4603      	mov	r3, r0
 80045e2:	2b00      	cmp	r3, #0
 80045e4:	d008      	beq.n	80045f8 <HAL_I2C_Mem_Read+0x230>
          {
            return HAL_ERROR;
 80045e6:	2301      	movs	r3, #1
 80045e8:	e11a      	b.n	8004820 <HAL_I2C_Mem_Read+0x458>
 80045ea:	bf00      	nop
 80045ec:	00100002 	.word	0x00100002
 80045f0:	ffff0000 	.word	0xffff0000
 80045f4:	00010004 	.word	0x00010004
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80045f8:	68fb      	ldr	r3, [r7, #12]
 80045fa:	681b      	ldr	r3, [r3, #0]
 80045fc:	681a      	ldr	r2, [r3, #0]
 80045fe:	68fb      	ldr	r3, [r7, #12]
 8004600:	681b      	ldr	r3, [r3, #0]
 8004602:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8004606:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004608:	68fb      	ldr	r3, [r7, #12]
 800460a:	681b      	ldr	r3, [r3, #0]
 800460c:	691a      	ldr	r2, [r3, #16]
 800460e:	68fb      	ldr	r3, [r7, #12]
 8004610:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004612:	b2d2      	uxtb	r2, r2
 8004614:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8004616:	68fb      	ldr	r3, [r7, #12]
 8004618:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800461a:	1c5a      	adds	r2, r3, #1
 800461c:	68fb      	ldr	r3, [r7, #12]
 800461e:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8004620:	68fb      	ldr	r3, [r7, #12]
 8004622:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004624:	3b01      	subs	r3, #1
 8004626:	b29a      	uxth	r2, r3
 8004628:	68fb      	ldr	r3, [r7, #12]
 800462a:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 800462c:	68fb      	ldr	r3, [r7, #12]
 800462e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004630:	b29b      	uxth	r3, r3
 8004632:	3b01      	subs	r3, #1
 8004634:	b29a      	uxth	r2, r3
 8004636:	68fb      	ldr	r3, [r7, #12]
 8004638:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800463a:	68fb      	ldr	r3, [r7, #12]
 800463c:	681b      	ldr	r3, [r3, #0]
 800463e:	691a      	ldr	r2, [r3, #16]
 8004640:	68fb      	ldr	r3, [r7, #12]
 8004642:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004644:	b2d2      	uxtb	r2, r2
 8004646:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8004648:	68fb      	ldr	r3, [r7, #12]
 800464a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800464c:	1c5a      	adds	r2, r3, #1
 800464e:	68fb      	ldr	r3, [r7, #12]
 8004650:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8004652:	68fb      	ldr	r3, [r7, #12]
 8004654:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004656:	3b01      	subs	r3, #1
 8004658:	b29a      	uxth	r2, r3
 800465a:	68fb      	ldr	r3, [r7, #12]
 800465c:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 800465e:	68fb      	ldr	r3, [r7, #12]
 8004660:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004662:	b29b      	uxth	r3, r3
 8004664:	3b01      	subs	r3, #1
 8004666:	b29a      	uxth	r2, r3
 8004668:	68fb      	ldr	r3, [r7, #12]
 800466a:	855a      	strh	r2, [r3, #42]	@ 0x2a
 800466c:	e0c4      	b.n	80047f8 <HAL_I2C_Mem_Read+0x430>
        }
        /* 3 Last bytes */
        else
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 800466e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004670:	9300      	str	r3, [sp, #0]
 8004672:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004674:	2200      	movs	r2, #0
 8004676:	496c      	ldr	r1, [pc, #432]	@ (8004828 <HAL_I2C_Mem_Read+0x460>)
 8004678:	68f8      	ldr	r0, [r7, #12]
 800467a:	f000 fb83 	bl	8004d84 <I2C_WaitOnFlagUntilTimeout>
 800467e:	4603      	mov	r3, r0
 8004680:	2b00      	cmp	r3, #0
 8004682:	d001      	beq.n	8004688 <HAL_I2C_Mem_Read+0x2c0>
          {
            return HAL_ERROR;
 8004684:	2301      	movs	r3, #1
 8004686:	e0cb      	b.n	8004820 <HAL_I2C_Mem_Read+0x458>
          }

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004688:	68fb      	ldr	r3, [r7, #12]
 800468a:	681b      	ldr	r3, [r3, #0]
 800468c:	681a      	ldr	r2, [r3, #0]
 800468e:	68fb      	ldr	r3, [r7, #12]
 8004690:	681b      	ldr	r3, [r3, #0]
 8004692:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8004696:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004698:	68fb      	ldr	r3, [r7, #12]
 800469a:	681b      	ldr	r3, [r3, #0]
 800469c:	691a      	ldr	r2, [r3, #16]
 800469e:	68fb      	ldr	r3, [r7, #12]
 80046a0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80046a2:	b2d2      	uxtb	r2, r2
 80046a4:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80046a6:	68fb      	ldr	r3, [r7, #12]
 80046a8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80046aa:	1c5a      	adds	r2, r3, #1
 80046ac:	68fb      	ldr	r3, [r7, #12]
 80046ae:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 80046b0:	68fb      	ldr	r3, [r7, #12]
 80046b2:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80046b4:	3b01      	subs	r3, #1
 80046b6:	b29a      	uxth	r2, r3
 80046b8:	68fb      	ldr	r3, [r7, #12]
 80046ba:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 80046bc:	68fb      	ldr	r3, [r7, #12]
 80046be:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80046c0:	b29b      	uxth	r3, r3
 80046c2:	3b01      	subs	r3, #1
 80046c4:	b29a      	uxth	r2, r3
 80046c6:	68fb      	ldr	r3, [r7, #12]
 80046c8:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 80046ca:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80046cc:	9300      	str	r3, [sp, #0]
 80046ce:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80046d0:	2200      	movs	r2, #0
 80046d2:	4955      	ldr	r1, [pc, #340]	@ (8004828 <HAL_I2C_Mem_Read+0x460>)
 80046d4:	68f8      	ldr	r0, [r7, #12]
 80046d6:	f000 fb55 	bl	8004d84 <I2C_WaitOnFlagUntilTimeout>
 80046da:	4603      	mov	r3, r0
 80046dc:	2b00      	cmp	r3, #0
 80046de:	d001      	beq.n	80046e4 <HAL_I2C_Mem_Read+0x31c>
          {
            return HAL_ERROR;
 80046e0:	2301      	movs	r3, #1
 80046e2:	e09d      	b.n	8004820 <HAL_I2C_Mem_Read+0x458>
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80046e4:	68fb      	ldr	r3, [r7, #12]
 80046e6:	681b      	ldr	r3, [r3, #0]
 80046e8:	681a      	ldr	r2, [r3, #0]
 80046ea:	68fb      	ldr	r3, [r7, #12]
 80046ec:	681b      	ldr	r3, [r3, #0]
 80046ee:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80046f2:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80046f4:	68fb      	ldr	r3, [r7, #12]
 80046f6:	681b      	ldr	r3, [r3, #0]
 80046f8:	691a      	ldr	r2, [r3, #16]
 80046fa:	68fb      	ldr	r3, [r7, #12]
 80046fc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80046fe:	b2d2      	uxtb	r2, r2
 8004700:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8004702:	68fb      	ldr	r3, [r7, #12]
 8004704:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004706:	1c5a      	adds	r2, r3, #1
 8004708:	68fb      	ldr	r3, [r7, #12]
 800470a:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 800470c:	68fb      	ldr	r3, [r7, #12]
 800470e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004710:	3b01      	subs	r3, #1
 8004712:	b29a      	uxth	r2, r3
 8004714:	68fb      	ldr	r3, [r7, #12]
 8004716:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8004718:	68fb      	ldr	r3, [r7, #12]
 800471a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800471c:	b29b      	uxth	r3, r3
 800471e:	3b01      	subs	r3, #1
 8004720:	b29a      	uxth	r2, r3
 8004722:	68fb      	ldr	r3, [r7, #12]
 8004724:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004726:	68fb      	ldr	r3, [r7, #12]
 8004728:	681b      	ldr	r3, [r3, #0]
 800472a:	691a      	ldr	r2, [r3, #16]
 800472c:	68fb      	ldr	r3, [r7, #12]
 800472e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004730:	b2d2      	uxtb	r2, r2
 8004732:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8004734:	68fb      	ldr	r3, [r7, #12]
 8004736:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004738:	1c5a      	adds	r2, r3, #1
 800473a:	68fb      	ldr	r3, [r7, #12]
 800473c:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 800473e:	68fb      	ldr	r3, [r7, #12]
 8004740:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004742:	3b01      	subs	r3, #1
 8004744:	b29a      	uxth	r2, r3
 8004746:	68fb      	ldr	r3, [r7, #12]
 8004748:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 800474a:	68fb      	ldr	r3, [r7, #12]
 800474c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800474e:	b29b      	uxth	r3, r3
 8004750:	3b01      	subs	r3, #1
 8004752:	b29a      	uxth	r2, r3
 8004754:	68fb      	ldr	r3, [r7, #12]
 8004756:	855a      	strh	r2, [r3, #42]	@ 0x2a
 8004758:	e04e      	b.n	80047f8 <HAL_I2C_Mem_Read+0x430>
        }
      }
      else
      {
        /* Wait until RXNE flag is set */
        if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800475a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800475c:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 800475e:	68f8      	ldr	r0, [r7, #12]
 8004760:	f000 fcba 	bl	80050d8 <I2C_WaitOnRXNEFlagUntilTimeout>
 8004764:	4603      	mov	r3, r0
 8004766:	2b00      	cmp	r3, #0
 8004768:	d001      	beq.n	800476e <HAL_I2C_Mem_Read+0x3a6>
        {
          return HAL_ERROR;
 800476a:	2301      	movs	r3, #1
 800476c:	e058      	b.n	8004820 <HAL_I2C_Mem_Read+0x458>
        }

        /* Read data from DR */
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800476e:	68fb      	ldr	r3, [r7, #12]
 8004770:	681b      	ldr	r3, [r3, #0]
 8004772:	691a      	ldr	r2, [r3, #16]
 8004774:	68fb      	ldr	r3, [r7, #12]
 8004776:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004778:	b2d2      	uxtb	r2, r2
 800477a:	701a      	strb	r2, [r3, #0]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 800477c:	68fb      	ldr	r3, [r7, #12]
 800477e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004780:	1c5a      	adds	r2, r3, #1
 8004782:	68fb      	ldr	r3, [r7, #12]
 8004784:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferSize--;
 8004786:	68fb      	ldr	r3, [r7, #12]
 8004788:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800478a:	3b01      	subs	r3, #1
 800478c:	b29a      	uxth	r2, r3
 800478e:	68fb      	ldr	r3, [r7, #12]
 8004790:	851a      	strh	r2, [r3, #40]	@ 0x28
        hi2c->XferCount--;
 8004792:	68fb      	ldr	r3, [r7, #12]
 8004794:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004796:	b29b      	uxth	r3, r3
 8004798:	3b01      	subs	r3, #1
 800479a:	b29a      	uxth	r2, r3
 800479c:	68fb      	ldr	r3, [r7, #12]
 800479e:	855a      	strh	r2, [r3, #42]	@ 0x2a

        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 80047a0:	68fb      	ldr	r3, [r7, #12]
 80047a2:	681b      	ldr	r3, [r3, #0]
 80047a4:	695b      	ldr	r3, [r3, #20]
 80047a6:	f003 0304 	and.w	r3, r3, #4
 80047aa:	2b04      	cmp	r3, #4
 80047ac:	d124      	bne.n	80047f8 <HAL_I2C_Mem_Read+0x430>
        {
          if (hi2c->XferSize == 3U)
 80047ae:	68fb      	ldr	r3, [r7, #12]
 80047b0:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80047b2:	2b03      	cmp	r3, #3
 80047b4:	d107      	bne.n	80047c6 <HAL_I2C_Mem_Read+0x3fe>
          {
            /* Disable Acknowledge */
            CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80047b6:	68fb      	ldr	r3, [r7, #12]
 80047b8:	681b      	ldr	r3, [r3, #0]
 80047ba:	681a      	ldr	r2, [r3, #0]
 80047bc:	68fb      	ldr	r3, [r7, #12]
 80047be:	681b      	ldr	r3, [r3, #0]
 80047c0:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80047c4:	601a      	str	r2, [r3, #0]
          }
          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80047c6:	68fb      	ldr	r3, [r7, #12]
 80047c8:	681b      	ldr	r3, [r3, #0]
 80047ca:	691a      	ldr	r2, [r3, #16]
 80047cc:	68fb      	ldr	r3, [r7, #12]
 80047ce:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80047d0:	b2d2      	uxtb	r2, r2
 80047d2:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80047d4:	68fb      	ldr	r3, [r7, #12]
 80047d6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80047d8:	1c5a      	adds	r2, r3, #1
 80047da:	68fb      	ldr	r3, [r7, #12]
 80047dc:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 80047de:	68fb      	ldr	r3, [r7, #12]
 80047e0:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80047e2:	3b01      	subs	r3, #1
 80047e4:	b29a      	uxth	r2, r3
 80047e6:	68fb      	ldr	r3, [r7, #12]
 80047e8:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 80047ea:	68fb      	ldr	r3, [r7, #12]
 80047ec:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80047ee:	b29b      	uxth	r3, r3
 80047f0:	3b01      	subs	r3, #1
 80047f2:	b29a      	uxth	r2, r3
 80047f4:	68fb      	ldr	r3, [r7, #12]
 80047f6:	855a      	strh	r2, [r3, #42]	@ 0x2a
    while (hi2c->XferSize > 0U)
 80047f8:	68fb      	ldr	r3, [r7, #12]
 80047fa:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80047fc:	2b00      	cmp	r3, #0
 80047fe:	f47f aeb6 	bne.w	800456e <HAL_I2C_Mem_Read+0x1a6>
        }
      }
    }

    hi2c->State = HAL_I2C_STATE_READY;
 8004802:	68fb      	ldr	r3, [r7, #12]
 8004804:	2220      	movs	r2, #32
 8004806:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 800480a:	68fb      	ldr	r3, [r7, #12]
 800480c:	2200      	movs	r2, #0
 800480e:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004812:	68fb      	ldr	r3, [r7, #12]
 8004814:	2200      	movs	r2, #0
 8004816:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 800481a:	2300      	movs	r3, #0
 800481c:	e000      	b.n	8004820 <HAL_I2C_Mem_Read+0x458>
  }
  else
  {
    return HAL_BUSY;
 800481e:	2302      	movs	r3, #2
  }
}
 8004820:	4618      	mov	r0, r3
 8004822:	3728      	adds	r7, #40	@ 0x28
 8004824:	46bd      	mov	sp, r7
 8004826:	bd80      	pop	{r7, pc}
 8004828:	00010004 	.word	0x00010004

0800482c <HAL_I2C_IsDeviceReady>:
  * @param  Trials Number of trials
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_IsDeviceReady(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Trials, uint32_t Timeout)
{
 800482c:	b580      	push	{r7, lr}
 800482e:	b08a      	sub	sp, #40	@ 0x28
 8004830:	af02      	add	r7, sp, #8
 8004832:	60f8      	str	r0, [r7, #12]
 8004834:	607a      	str	r2, [r7, #4]
 8004836:	603b      	str	r3, [r7, #0]
 8004838:	460b      	mov	r3, r1
 800483a:	817b      	strh	r3, [r7, #10]
  /* Get tick */
  uint32_t tickstart = HAL_GetTick();
 800483c:	f7fe fc84 	bl	8003148 <HAL_GetTick>
 8004840:	61f8      	str	r0, [r7, #28]
  uint32_t I2C_Trials = 0U;
 8004842:	2300      	movs	r3, #0
 8004844:	61bb      	str	r3, [r7, #24]
  FlagStatus tmp1;
  FlagStatus tmp2;

  if (hi2c->State == HAL_I2C_STATE_READY)
 8004846:	68fb      	ldr	r3, [r7, #12]
 8004848:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800484c:	b2db      	uxtb	r3, r3
 800484e:	2b20      	cmp	r3, #32
 8004850:	f040 8111 	bne.w	8004a76 <HAL_I2C_IsDeviceReady+0x24a>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8004854:	69fb      	ldr	r3, [r7, #28]
 8004856:	9300      	str	r3, [sp, #0]
 8004858:	2319      	movs	r3, #25
 800485a:	2201      	movs	r2, #1
 800485c:	4988      	ldr	r1, [pc, #544]	@ (8004a80 <HAL_I2C_IsDeviceReady+0x254>)
 800485e:	68f8      	ldr	r0, [r7, #12]
 8004860:	f000 fa90 	bl	8004d84 <I2C_WaitOnFlagUntilTimeout>
 8004864:	4603      	mov	r3, r0
 8004866:	2b00      	cmp	r3, #0
 8004868:	d001      	beq.n	800486e <HAL_I2C_IsDeviceReady+0x42>
    {
      return HAL_BUSY;
 800486a:	2302      	movs	r3, #2
 800486c:	e104      	b.n	8004a78 <HAL_I2C_IsDeviceReady+0x24c>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 800486e:	68fb      	ldr	r3, [r7, #12]
 8004870:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8004874:	2b01      	cmp	r3, #1
 8004876:	d101      	bne.n	800487c <HAL_I2C_IsDeviceReady+0x50>
 8004878:	2302      	movs	r3, #2
 800487a:	e0fd      	b.n	8004a78 <HAL_I2C_IsDeviceReady+0x24c>
 800487c:	68fb      	ldr	r3, [r7, #12]
 800487e:	2201      	movs	r2, #1
 8004880:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8004884:	68fb      	ldr	r3, [r7, #12]
 8004886:	681b      	ldr	r3, [r3, #0]
 8004888:	681b      	ldr	r3, [r3, #0]
 800488a:	f003 0301 	and.w	r3, r3, #1
 800488e:	2b01      	cmp	r3, #1
 8004890:	d007      	beq.n	80048a2 <HAL_I2C_IsDeviceReady+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8004892:	68fb      	ldr	r3, [r7, #12]
 8004894:	681b      	ldr	r3, [r3, #0]
 8004896:	681a      	ldr	r2, [r3, #0]
 8004898:	68fb      	ldr	r3, [r7, #12]
 800489a:	681b      	ldr	r3, [r3, #0]
 800489c:	f042 0201 	orr.w	r2, r2, #1
 80048a0:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 80048a2:	68fb      	ldr	r3, [r7, #12]
 80048a4:	681b      	ldr	r3, [r3, #0]
 80048a6:	681a      	ldr	r2, [r3, #0]
 80048a8:	68fb      	ldr	r3, [r7, #12]
 80048aa:	681b      	ldr	r3, [r3, #0]
 80048ac:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 80048b0:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_BUSY;
 80048b2:	68fb      	ldr	r3, [r7, #12]
 80048b4:	2224      	movs	r2, #36	@ 0x24
 80048b6:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80048ba:	68fb      	ldr	r3, [r7, #12]
 80048bc:	2200      	movs	r2, #0
 80048be:	641a      	str	r2, [r3, #64]	@ 0x40
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 80048c0:	68fb      	ldr	r3, [r7, #12]
 80048c2:	4a70      	ldr	r2, [pc, #448]	@ (8004a84 <HAL_I2C_IsDeviceReady+0x258>)
 80048c4:	62da      	str	r2, [r3, #44]	@ 0x2c

    do
    {
      /* Generate Start */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80048c6:	68fb      	ldr	r3, [r7, #12]
 80048c8:	681b      	ldr	r3, [r3, #0]
 80048ca:	681a      	ldr	r2, [r3, #0]
 80048cc:	68fb      	ldr	r3, [r7, #12]
 80048ce:	681b      	ldr	r3, [r3, #0]
 80048d0:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 80048d4:	601a      	str	r2, [r3, #0]

      /* Wait until SB flag is set */
      if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, tickstart) != HAL_OK)
 80048d6:	69fb      	ldr	r3, [r7, #28]
 80048d8:	9300      	str	r3, [sp, #0]
 80048da:	683b      	ldr	r3, [r7, #0]
 80048dc:	2200      	movs	r2, #0
 80048de:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 80048e2:	68f8      	ldr	r0, [r7, #12]
 80048e4:	f000 fa4e 	bl	8004d84 <I2C_WaitOnFlagUntilTimeout>
 80048e8:	4603      	mov	r3, r0
 80048ea:	2b00      	cmp	r3, #0
 80048ec:	d00d      	beq.n	800490a <HAL_I2C_IsDeviceReady+0xde>
      {
        if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 80048ee:	68fb      	ldr	r3, [r7, #12]
 80048f0:	681b      	ldr	r3, [r3, #0]
 80048f2:	681b      	ldr	r3, [r3, #0]
 80048f4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80048f8:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80048fc:	d103      	bne.n	8004906 <HAL_I2C_IsDeviceReady+0xda>
        {
          hi2c->ErrorCode = HAL_I2C_WRONG_START;
 80048fe:	68fb      	ldr	r3, [r7, #12]
 8004900:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8004904:	641a      	str	r2, [r3, #64]	@ 0x40
        }
        return HAL_TIMEOUT;
 8004906:	2303      	movs	r3, #3
 8004908:	e0b6      	b.n	8004a78 <HAL_I2C_IsDeviceReady+0x24c>
      }

      /* Send slave address */
      hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 800490a:	897b      	ldrh	r3, [r7, #10]
 800490c:	b2db      	uxtb	r3, r3
 800490e:	461a      	mov	r2, r3
 8004910:	68fb      	ldr	r3, [r7, #12]
 8004912:	681b      	ldr	r3, [r3, #0]
 8004914:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 8004918:	611a      	str	r2, [r3, #16]

      /* Wait until ADDR or AF flag are set */
      /* Get tick */
      tickstart = HAL_GetTick();
 800491a:	f7fe fc15 	bl	8003148 <HAL_GetTick>
 800491e:	61f8      	str	r0, [r7, #28]

      tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR);
 8004920:	68fb      	ldr	r3, [r7, #12]
 8004922:	681b      	ldr	r3, [r3, #0]
 8004924:	695b      	ldr	r3, [r3, #20]
 8004926:	f003 0302 	and.w	r3, r3, #2
 800492a:	2b02      	cmp	r3, #2
 800492c:	bf0c      	ite	eq
 800492e:	2301      	moveq	r3, #1
 8004930:	2300      	movne	r3, #0
 8004932:	b2db      	uxtb	r3, r3
 8004934:	75fb      	strb	r3, [r7, #23]
      tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 8004936:	68fb      	ldr	r3, [r7, #12]
 8004938:	681b      	ldr	r3, [r3, #0]
 800493a:	695b      	ldr	r3, [r3, #20]
 800493c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004940:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004944:	bf0c      	ite	eq
 8004946:	2301      	moveq	r3, #1
 8004948:	2300      	movne	r3, #0
 800494a:	b2db      	uxtb	r3, r3
 800494c:	75bb      	strb	r3, [r7, #22]
      while ((hi2c->State != HAL_I2C_STATE_TIMEOUT) && (tmp1 == RESET) && (tmp2 == RESET))
 800494e:	e025      	b.n	800499c <HAL_I2C_IsDeviceReady+0x170>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 8004950:	f7fe fbfa 	bl	8003148 <HAL_GetTick>
 8004954:	4602      	mov	r2, r0
 8004956:	69fb      	ldr	r3, [r7, #28]
 8004958:	1ad3      	subs	r3, r2, r3
 800495a:	683a      	ldr	r2, [r7, #0]
 800495c:	429a      	cmp	r2, r3
 800495e:	d302      	bcc.n	8004966 <HAL_I2C_IsDeviceReady+0x13a>
 8004960:	683b      	ldr	r3, [r7, #0]
 8004962:	2b00      	cmp	r3, #0
 8004964:	d103      	bne.n	800496e <HAL_I2C_IsDeviceReady+0x142>
        {
          hi2c->State = HAL_I2C_STATE_TIMEOUT;
 8004966:	68fb      	ldr	r3, [r7, #12]
 8004968:	22a0      	movs	r2, #160	@ 0xa0
 800496a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        }
        tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR);
 800496e:	68fb      	ldr	r3, [r7, #12]
 8004970:	681b      	ldr	r3, [r3, #0]
 8004972:	695b      	ldr	r3, [r3, #20]
 8004974:	f003 0302 	and.w	r3, r3, #2
 8004978:	2b02      	cmp	r3, #2
 800497a:	bf0c      	ite	eq
 800497c:	2301      	moveq	r3, #1
 800497e:	2300      	movne	r3, #0
 8004980:	b2db      	uxtb	r3, r3
 8004982:	75fb      	strb	r3, [r7, #23]
        tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 8004984:	68fb      	ldr	r3, [r7, #12]
 8004986:	681b      	ldr	r3, [r3, #0]
 8004988:	695b      	ldr	r3, [r3, #20]
 800498a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800498e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004992:	bf0c      	ite	eq
 8004994:	2301      	moveq	r3, #1
 8004996:	2300      	movne	r3, #0
 8004998:	b2db      	uxtb	r3, r3
 800499a:	75bb      	strb	r3, [r7, #22]
      while ((hi2c->State != HAL_I2C_STATE_TIMEOUT) && (tmp1 == RESET) && (tmp2 == RESET))
 800499c:	68fb      	ldr	r3, [r7, #12]
 800499e:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80049a2:	b2db      	uxtb	r3, r3
 80049a4:	2ba0      	cmp	r3, #160	@ 0xa0
 80049a6:	d005      	beq.n	80049b4 <HAL_I2C_IsDeviceReady+0x188>
 80049a8:	7dfb      	ldrb	r3, [r7, #23]
 80049aa:	2b00      	cmp	r3, #0
 80049ac:	d102      	bne.n	80049b4 <HAL_I2C_IsDeviceReady+0x188>
 80049ae:	7dbb      	ldrb	r3, [r7, #22]
 80049b0:	2b00      	cmp	r3, #0
 80049b2:	d0cd      	beq.n	8004950 <HAL_I2C_IsDeviceReady+0x124>
      }

      hi2c->State = HAL_I2C_STATE_READY;
 80049b4:	68fb      	ldr	r3, [r7, #12]
 80049b6:	2220      	movs	r2, #32
 80049b8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

      /* Check if the ADDR flag has been set */
      if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR) == SET)
 80049bc:	68fb      	ldr	r3, [r7, #12]
 80049be:	681b      	ldr	r3, [r3, #0]
 80049c0:	695b      	ldr	r3, [r3, #20]
 80049c2:	f003 0302 	and.w	r3, r3, #2
 80049c6:	2b02      	cmp	r3, #2
 80049c8:	d129      	bne.n	8004a1e <HAL_I2C_IsDeviceReady+0x1f2>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80049ca:	68fb      	ldr	r3, [r7, #12]
 80049cc:	681b      	ldr	r3, [r3, #0]
 80049ce:	681a      	ldr	r2, [r3, #0]
 80049d0:	68fb      	ldr	r3, [r7, #12]
 80049d2:	681b      	ldr	r3, [r3, #0]
 80049d4:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80049d8:	601a      	str	r2, [r3, #0]

        /* Clear ADDR Flag */
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80049da:	2300      	movs	r3, #0
 80049dc:	613b      	str	r3, [r7, #16]
 80049de:	68fb      	ldr	r3, [r7, #12]
 80049e0:	681b      	ldr	r3, [r3, #0]
 80049e2:	695b      	ldr	r3, [r3, #20]
 80049e4:	613b      	str	r3, [r7, #16]
 80049e6:	68fb      	ldr	r3, [r7, #12]
 80049e8:	681b      	ldr	r3, [r3, #0]
 80049ea:	699b      	ldr	r3, [r3, #24]
 80049ec:	613b      	str	r3, [r7, #16]
 80049ee:	693b      	ldr	r3, [r7, #16]

        /* Wait until BUSY flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 80049f0:	69fb      	ldr	r3, [r7, #28]
 80049f2:	9300      	str	r3, [sp, #0]
 80049f4:	2319      	movs	r3, #25
 80049f6:	2201      	movs	r2, #1
 80049f8:	4921      	ldr	r1, [pc, #132]	@ (8004a80 <HAL_I2C_IsDeviceReady+0x254>)
 80049fa:	68f8      	ldr	r0, [r7, #12]
 80049fc:	f000 f9c2 	bl	8004d84 <I2C_WaitOnFlagUntilTimeout>
 8004a00:	4603      	mov	r3, r0
 8004a02:	2b00      	cmp	r3, #0
 8004a04:	d001      	beq.n	8004a0a <HAL_I2C_IsDeviceReady+0x1de>
        {
          return HAL_ERROR;
 8004a06:	2301      	movs	r3, #1
 8004a08:	e036      	b.n	8004a78 <HAL_I2C_IsDeviceReady+0x24c>
        }

        hi2c->State = HAL_I2C_STATE_READY;
 8004a0a:	68fb      	ldr	r3, [r7, #12]
 8004a0c:	2220      	movs	r2, #32
 8004a0e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8004a12:	68fb      	ldr	r3, [r7, #12]
 8004a14:	2200      	movs	r2, #0
 8004a16:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

        return HAL_OK;
 8004a1a:	2300      	movs	r3, #0
 8004a1c:	e02c      	b.n	8004a78 <HAL_I2C_IsDeviceReady+0x24c>
      }
      else
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004a1e:	68fb      	ldr	r3, [r7, #12]
 8004a20:	681b      	ldr	r3, [r3, #0]
 8004a22:	681a      	ldr	r2, [r3, #0]
 8004a24:	68fb      	ldr	r3, [r7, #12]
 8004a26:	681b      	ldr	r3, [r3, #0]
 8004a28:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8004a2c:	601a      	str	r2, [r3, #0]

        /* Clear AF Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8004a2e:	68fb      	ldr	r3, [r7, #12]
 8004a30:	681b      	ldr	r3, [r3, #0]
 8004a32:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 8004a36:	615a      	str	r2, [r3, #20]

        /* Wait until BUSY flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8004a38:	69fb      	ldr	r3, [r7, #28]
 8004a3a:	9300      	str	r3, [sp, #0]
 8004a3c:	2319      	movs	r3, #25
 8004a3e:	2201      	movs	r2, #1
 8004a40:	490f      	ldr	r1, [pc, #60]	@ (8004a80 <HAL_I2C_IsDeviceReady+0x254>)
 8004a42:	68f8      	ldr	r0, [r7, #12]
 8004a44:	f000 f99e 	bl	8004d84 <I2C_WaitOnFlagUntilTimeout>
 8004a48:	4603      	mov	r3, r0
 8004a4a:	2b00      	cmp	r3, #0
 8004a4c:	d001      	beq.n	8004a52 <HAL_I2C_IsDeviceReady+0x226>
        {
          return HAL_ERROR;
 8004a4e:	2301      	movs	r3, #1
 8004a50:	e012      	b.n	8004a78 <HAL_I2C_IsDeviceReady+0x24c>
        }
      }

      /* Increment Trials */
      I2C_Trials++;
 8004a52:	69bb      	ldr	r3, [r7, #24]
 8004a54:	3301      	adds	r3, #1
 8004a56:	61bb      	str	r3, [r7, #24]
    }
    while (I2C_Trials < Trials);
 8004a58:	69ba      	ldr	r2, [r7, #24]
 8004a5a:	687b      	ldr	r3, [r7, #4]
 8004a5c:	429a      	cmp	r2, r3
 8004a5e:	f4ff af32 	bcc.w	80048c6 <HAL_I2C_IsDeviceReady+0x9a>

    hi2c->State = HAL_I2C_STATE_READY;
 8004a62:	68fb      	ldr	r3, [r7, #12]
 8004a64:	2220      	movs	r2, #32
 8004a66:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004a6a:	68fb      	ldr	r3, [r7, #12]
 8004a6c:	2200      	movs	r2, #0
 8004a6e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_ERROR;
 8004a72:	2301      	movs	r3, #1
 8004a74:	e000      	b.n	8004a78 <HAL_I2C_IsDeviceReady+0x24c>
  }
  else
  {
    return HAL_BUSY;
 8004a76:	2302      	movs	r3, #2
  }
}
 8004a78:	4618      	mov	r0, r3
 8004a7a:	3720      	adds	r7, #32
 8004a7c:	46bd      	mov	sp, r7
 8004a7e:	bd80      	pop	{r7, pc}
 8004a80:	00100002 	.word	0x00100002
 8004a84:	ffff0000 	.word	0xffff0000

08004a88 <I2C_RequestMemoryWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 8004a88:	b580      	push	{r7, lr}
 8004a8a:	b088      	sub	sp, #32
 8004a8c:	af02      	add	r7, sp, #8
 8004a8e:	60f8      	str	r0, [r7, #12]
 8004a90:	4608      	mov	r0, r1
 8004a92:	4611      	mov	r1, r2
 8004a94:	461a      	mov	r2, r3
 8004a96:	4603      	mov	r3, r0
 8004a98:	817b      	strh	r3, [r7, #10]
 8004a9a:	460b      	mov	r3, r1
 8004a9c:	813b      	strh	r3, [r7, #8]
 8004a9e:	4613      	mov	r3, r2
 8004aa0:	80fb      	strh	r3, [r7, #6]
  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8004aa2:	68fb      	ldr	r3, [r7, #12]
 8004aa4:	681b      	ldr	r3, [r3, #0]
 8004aa6:	681a      	ldr	r2, [r3, #0]
 8004aa8:	68fb      	ldr	r3, [r7, #12]
 8004aaa:	681b      	ldr	r3, [r3, #0]
 8004aac:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8004ab0:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8004ab2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004ab4:	9300      	str	r3, [sp, #0]
 8004ab6:	6a3b      	ldr	r3, [r7, #32]
 8004ab8:	2200      	movs	r2, #0
 8004aba:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8004abe:	68f8      	ldr	r0, [r7, #12]
 8004ac0:	f000 f960 	bl	8004d84 <I2C_WaitOnFlagUntilTimeout>
 8004ac4:	4603      	mov	r3, r0
 8004ac6:	2b00      	cmp	r3, #0
 8004ac8:	d00d      	beq.n	8004ae6 <I2C_RequestMemoryWrite+0x5e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8004aca:	68fb      	ldr	r3, [r7, #12]
 8004acc:	681b      	ldr	r3, [r3, #0]
 8004ace:	681b      	ldr	r3, [r3, #0]
 8004ad0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004ad4:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8004ad8:	d103      	bne.n	8004ae2 <I2C_RequestMemoryWrite+0x5a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8004ada:	68fb      	ldr	r3, [r7, #12]
 8004adc:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8004ae0:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 8004ae2:	2303      	movs	r3, #3
 8004ae4:	e05f      	b.n	8004ba6 <I2C_RequestMemoryWrite+0x11e>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8004ae6:	897b      	ldrh	r3, [r7, #10]
 8004ae8:	b2db      	uxtb	r3, r3
 8004aea:	461a      	mov	r2, r3
 8004aec:	68fb      	ldr	r3, [r7, #12]
 8004aee:	681b      	ldr	r3, [r3, #0]
 8004af0:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 8004af4:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8004af6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004af8:	6a3a      	ldr	r2, [r7, #32]
 8004afa:	492d      	ldr	r1, [pc, #180]	@ (8004bb0 <I2C_RequestMemoryWrite+0x128>)
 8004afc:	68f8      	ldr	r0, [r7, #12]
 8004afe:	f000 f9bb 	bl	8004e78 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8004b02:	4603      	mov	r3, r0
 8004b04:	2b00      	cmp	r3, #0
 8004b06:	d001      	beq.n	8004b0c <I2C_RequestMemoryWrite+0x84>
  {
    return HAL_ERROR;
 8004b08:	2301      	movs	r3, #1
 8004b0a:	e04c      	b.n	8004ba6 <I2C_RequestMemoryWrite+0x11e>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004b0c:	2300      	movs	r3, #0
 8004b0e:	617b      	str	r3, [r7, #20]
 8004b10:	68fb      	ldr	r3, [r7, #12]
 8004b12:	681b      	ldr	r3, [r3, #0]
 8004b14:	695b      	ldr	r3, [r3, #20]
 8004b16:	617b      	str	r3, [r7, #20]
 8004b18:	68fb      	ldr	r3, [r7, #12]
 8004b1a:	681b      	ldr	r3, [r3, #0]
 8004b1c:	699b      	ldr	r3, [r3, #24]
 8004b1e:	617b      	str	r3, [r7, #20]
 8004b20:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8004b22:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004b24:	6a39      	ldr	r1, [r7, #32]
 8004b26:	68f8      	ldr	r0, [r7, #12]
 8004b28:	f000 fa46 	bl	8004fb8 <I2C_WaitOnTXEFlagUntilTimeout>
 8004b2c:	4603      	mov	r3, r0
 8004b2e:	2b00      	cmp	r3, #0
 8004b30:	d00d      	beq.n	8004b4e <I2C_RequestMemoryWrite+0xc6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8004b32:	68fb      	ldr	r3, [r7, #12]
 8004b34:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004b36:	2b04      	cmp	r3, #4
 8004b38:	d107      	bne.n	8004b4a <I2C_RequestMemoryWrite+0xc2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004b3a:	68fb      	ldr	r3, [r7, #12]
 8004b3c:	681b      	ldr	r3, [r3, #0]
 8004b3e:	681a      	ldr	r2, [r3, #0]
 8004b40:	68fb      	ldr	r3, [r7, #12]
 8004b42:	681b      	ldr	r3, [r3, #0]
 8004b44:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8004b48:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8004b4a:	2301      	movs	r3, #1
 8004b4c:	e02b      	b.n	8004ba6 <I2C_RequestMemoryWrite+0x11e>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8004b4e:	88fb      	ldrh	r3, [r7, #6]
 8004b50:	2b01      	cmp	r3, #1
 8004b52:	d105      	bne.n	8004b60 <I2C_RequestMemoryWrite+0xd8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8004b54:	893b      	ldrh	r3, [r7, #8]
 8004b56:	b2da      	uxtb	r2, r3
 8004b58:	68fb      	ldr	r3, [r7, #12]
 8004b5a:	681b      	ldr	r3, [r3, #0]
 8004b5c:	611a      	str	r2, [r3, #16]
 8004b5e:	e021      	b.n	8004ba4 <I2C_RequestMemoryWrite+0x11c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 8004b60:	893b      	ldrh	r3, [r7, #8]
 8004b62:	0a1b      	lsrs	r3, r3, #8
 8004b64:	b29b      	uxth	r3, r3
 8004b66:	b2da      	uxtb	r2, r3
 8004b68:	68fb      	ldr	r3, [r7, #12]
 8004b6a:	681b      	ldr	r3, [r3, #0]
 8004b6c:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8004b6e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004b70:	6a39      	ldr	r1, [r7, #32]
 8004b72:	68f8      	ldr	r0, [r7, #12]
 8004b74:	f000 fa20 	bl	8004fb8 <I2C_WaitOnTXEFlagUntilTimeout>
 8004b78:	4603      	mov	r3, r0
 8004b7a:	2b00      	cmp	r3, #0
 8004b7c:	d00d      	beq.n	8004b9a <I2C_RequestMemoryWrite+0x112>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8004b7e:	68fb      	ldr	r3, [r7, #12]
 8004b80:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004b82:	2b04      	cmp	r3, #4
 8004b84:	d107      	bne.n	8004b96 <I2C_RequestMemoryWrite+0x10e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004b86:	68fb      	ldr	r3, [r7, #12]
 8004b88:	681b      	ldr	r3, [r3, #0]
 8004b8a:	681a      	ldr	r2, [r3, #0]
 8004b8c:	68fb      	ldr	r3, [r7, #12]
 8004b8e:	681b      	ldr	r3, [r3, #0]
 8004b90:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8004b94:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8004b96:	2301      	movs	r3, #1
 8004b98:	e005      	b.n	8004ba6 <I2C_RequestMemoryWrite+0x11e>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8004b9a:	893b      	ldrh	r3, [r7, #8]
 8004b9c:	b2da      	uxtb	r2, r3
 8004b9e:	68fb      	ldr	r3, [r7, #12]
 8004ba0:	681b      	ldr	r3, [r3, #0]
 8004ba2:	611a      	str	r2, [r3, #16]
  }

  return HAL_OK;
 8004ba4:	2300      	movs	r3, #0
}
 8004ba6:	4618      	mov	r0, r3
 8004ba8:	3718      	adds	r7, #24
 8004baa:	46bd      	mov	sp, r7
 8004bac:	bd80      	pop	{r7, pc}
 8004bae:	bf00      	nop
 8004bb0:	00010002 	.word	0x00010002

08004bb4 <I2C_RequestMemoryRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 8004bb4:	b580      	push	{r7, lr}
 8004bb6:	b088      	sub	sp, #32
 8004bb8:	af02      	add	r7, sp, #8
 8004bba:	60f8      	str	r0, [r7, #12]
 8004bbc:	4608      	mov	r0, r1
 8004bbe:	4611      	mov	r1, r2
 8004bc0:	461a      	mov	r2, r3
 8004bc2:	4603      	mov	r3, r0
 8004bc4:	817b      	strh	r3, [r7, #10]
 8004bc6:	460b      	mov	r3, r1
 8004bc8:	813b      	strh	r3, [r7, #8]
 8004bca:	4613      	mov	r3, r2
 8004bcc:	80fb      	strh	r3, [r7, #6]
  /* Enable Acknowledge */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004bce:	68fb      	ldr	r3, [r7, #12]
 8004bd0:	681b      	ldr	r3, [r3, #0]
 8004bd2:	681a      	ldr	r2, [r3, #0]
 8004bd4:	68fb      	ldr	r3, [r7, #12]
 8004bd6:	681b      	ldr	r3, [r3, #0]
 8004bd8:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8004bdc:	601a      	str	r2, [r3, #0]

  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8004bde:	68fb      	ldr	r3, [r7, #12]
 8004be0:	681b      	ldr	r3, [r3, #0]
 8004be2:	681a      	ldr	r2, [r3, #0]
 8004be4:	68fb      	ldr	r3, [r7, #12]
 8004be6:	681b      	ldr	r3, [r3, #0]
 8004be8:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8004bec:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8004bee:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004bf0:	9300      	str	r3, [sp, #0]
 8004bf2:	6a3b      	ldr	r3, [r7, #32]
 8004bf4:	2200      	movs	r2, #0
 8004bf6:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8004bfa:	68f8      	ldr	r0, [r7, #12]
 8004bfc:	f000 f8c2 	bl	8004d84 <I2C_WaitOnFlagUntilTimeout>
 8004c00:	4603      	mov	r3, r0
 8004c02:	2b00      	cmp	r3, #0
 8004c04:	d00d      	beq.n	8004c22 <I2C_RequestMemoryRead+0x6e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8004c06:	68fb      	ldr	r3, [r7, #12]
 8004c08:	681b      	ldr	r3, [r3, #0]
 8004c0a:	681b      	ldr	r3, [r3, #0]
 8004c0c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004c10:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8004c14:	d103      	bne.n	8004c1e <I2C_RequestMemoryRead+0x6a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8004c16:	68fb      	ldr	r3, [r7, #12]
 8004c18:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8004c1c:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 8004c1e:	2303      	movs	r3, #3
 8004c20:	e0aa      	b.n	8004d78 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8004c22:	897b      	ldrh	r3, [r7, #10]
 8004c24:	b2db      	uxtb	r3, r3
 8004c26:	461a      	mov	r2, r3
 8004c28:	68fb      	ldr	r3, [r7, #12]
 8004c2a:	681b      	ldr	r3, [r3, #0]
 8004c2c:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 8004c30:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8004c32:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004c34:	6a3a      	ldr	r2, [r7, #32]
 8004c36:	4952      	ldr	r1, [pc, #328]	@ (8004d80 <I2C_RequestMemoryRead+0x1cc>)
 8004c38:	68f8      	ldr	r0, [r7, #12]
 8004c3a:	f000 f91d 	bl	8004e78 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8004c3e:	4603      	mov	r3, r0
 8004c40:	2b00      	cmp	r3, #0
 8004c42:	d001      	beq.n	8004c48 <I2C_RequestMemoryRead+0x94>
  {
    return HAL_ERROR;
 8004c44:	2301      	movs	r3, #1
 8004c46:	e097      	b.n	8004d78 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004c48:	2300      	movs	r3, #0
 8004c4a:	617b      	str	r3, [r7, #20]
 8004c4c:	68fb      	ldr	r3, [r7, #12]
 8004c4e:	681b      	ldr	r3, [r3, #0]
 8004c50:	695b      	ldr	r3, [r3, #20]
 8004c52:	617b      	str	r3, [r7, #20]
 8004c54:	68fb      	ldr	r3, [r7, #12]
 8004c56:	681b      	ldr	r3, [r3, #0]
 8004c58:	699b      	ldr	r3, [r3, #24]
 8004c5a:	617b      	str	r3, [r7, #20]
 8004c5c:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8004c5e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004c60:	6a39      	ldr	r1, [r7, #32]
 8004c62:	68f8      	ldr	r0, [r7, #12]
 8004c64:	f000 f9a8 	bl	8004fb8 <I2C_WaitOnTXEFlagUntilTimeout>
 8004c68:	4603      	mov	r3, r0
 8004c6a:	2b00      	cmp	r3, #0
 8004c6c:	d00d      	beq.n	8004c8a <I2C_RequestMemoryRead+0xd6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8004c6e:	68fb      	ldr	r3, [r7, #12]
 8004c70:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004c72:	2b04      	cmp	r3, #4
 8004c74:	d107      	bne.n	8004c86 <I2C_RequestMemoryRead+0xd2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004c76:	68fb      	ldr	r3, [r7, #12]
 8004c78:	681b      	ldr	r3, [r3, #0]
 8004c7a:	681a      	ldr	r2, [r3, #0]
 8004c7c:	68fb      	ldr	r3, [r7, #12]
 8004c7e:	681b      	ldr	r3, [r3, #0]
 8004c80:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8004c84:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8004c86:	2301      	movs	r3, #1
 8004c88:	e076      	b.n	8004d78 <I2C_RequestMemoryRead+0x1c4>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8004c8a:	88fb      	ldrh	r3, [r7, #6]
 8004c8c:	2b01      	cmp	r3, #1
 8004c8e:	d105      	bne.n	8004c9c <I2C_RequestMemoryRead+0xe8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8004c90:	893b      	ldrh	r3, [r7, #8]
 8004c92:	b2da      	uxtb	r2, r3
 8004c94:	68fb      	ldr	r3, [r7, #12]
 8004c96:	681b      	ldr	r3, [r3, #0]
 8004c98:	611a      	str	r2, [r3, #16]
 8004c9a:	e021      	b.n	8004ce0 <I2C_RequestMemoryRead+0x12c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 8004c9c:	893b      	ldrh	r3, [r7, #8]
 8004c9e:	0a1b      	lsrs	r3, r3, #8
 8004ca0:	b29b      	uxth	r3, r3
 8004ca2:	b2da      	uxtb	r2, r3
 8004ca4:	68fb      	ldr	r3, [r7, #12]
 8004ca6:	681b      	ldr	r3, [r3, #0]
 8004ca8:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8004caa:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004cac:	6a39      	ldr	r1, [r7, #32]
 8004cae:	68f8      	ldr	r0, [r7, #12]
 8004cb0:	f000 f982 	bl	8004fb8 <I2C_WaitOnTXEFlagUntilTimeout>
 8004cb4:	4603      	mov	r3, r0
 8004cb6:	2b00      	cmp	r3, #0
 8004cb8:	d00d      	beq.n	8004cd6 <I2C_RequestMemoryRead+0x122>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8004cba:	68fb      	ldr	r3, [r7, #12]
 8004cbc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004cbe:	2b04      	cmp	r3, #4
 8004cc0:	d107      	bne.n	8004cd2 <I2C_RequestMemoryRead+0x11e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004cc2:	68fb      	ldr	r3, [r7, #12]
 8004cc4:	681b      	ldr	r3, [r3, #0]
 8004cc6:	681a      	ldr	r2, [r3, #0]
 8004cc8:	68fb      	ldr	r3, [r7, #12]
 8004cca:	681b      	ldr	r3, [r3, #0]
 8004ccc:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8004cd0:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8004cd2:	2301      	movs	r3, #1
 8004cd4:	e050      	b.n	8004d78 <I2C_RequestMemoryRead+0x1c4>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8004cd6:	893b      	ldrh	r3, [r7, #8]
 8004cd8:	b2da      	uxtb	r2, r3
 8004cda:	68fb      	ldr	r3, [r7, #12]
 8004cdc:	681b      	ldr	r3, [r3, #0]
 8004cde:	611a      	str	r2, [r3, #16]
  }

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8004ce0:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004ce2:	6a39      	ldr	r1, [r7, #32]
 8004ce4:	68f8      	ldr	r0, [r7, #12]
 8004ce6:	f000 f967 	bl	8004fb8 <I2C_WaitOnTXEFlagUntilTimeout>
 8004cea:	4603      	mov	r3, r0
 8004cec:	2b00      	cmp	r3, #0
 8004cee:	d00d      	beq.n	8004d0c <I2C_RequestMemoryRead+0x158>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8004cf0:	68fb      	ldr	r3, [r7, #12]
 8004cf2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004cf4:	2b04      	cmp	r3, #4
 8004cf6:	d107      	bne.n	8004d08 <I2C_RequestMemoryRead+0x154>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004cf8:	68fb      	ldr	r3, [r7, #12]
 8004cfa:	681b      	ldr	r3, [r3, #0]
 8004cfc:	681a      	ldr	r2, [r3, #0]
 8004cfe:	68fb      	ldr	r3, [r7, #12]
 8004d00:	681b      	ldr	r3, [r3, #0]
 8004d02:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8004d06:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8004d08:	2301      	movs	r3, #1
 8004d0a:	e035      	b.n	8004d78 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Generate Restart */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8004d0c:	68fb      	ldr	r3, [r7, #12]
 8004d0e:	681b      	ldr	r3, [r3, #0]
 8004d10:	681a      	ldr	r2, [r3, #0]
 8004d12:	68fb      	ldr	r3, [r7, #12]
 8004d14:	681b      	ldr	r3, [r3, #0]
 8004d16:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8004d1a:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8004d1c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004d1e:	9300      	str	r3, [sp, #0]
 8004d20:	6a3b      	ldr	r3, [r7, #32]
 8004d22:	2200      	movs	r2, #0
 8004d24:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8004d28:	68f8      	ldr	r0, [r7, #12]
 8004d2a:	f000 f82b 	bl	8004d84 <I2C_WaitOnFlagUntilTimeout>
 8004d2e:	4603      	mov	r3, r0
 8004d30:	2b00      	cmp	r3, #0
 8004d32:	d00d      	beq.n	8004d50 <I2C_RequestMemoryRead+0x19c>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8004d34:	68fb      	ldr	r3, [r7, #12]
 8004d36:	681b      	ldr	r3, [r3, #0]
 8004d38:	681b      	ldr	r3, [r3, #0]
 8004d3a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004d3e:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8004d42:	d103      	bne.n	8004d4c <I2C_RequestMemoryRead+0x198>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8004d44:	68fb      	ldr	r3, [r7, #12]
 8004d46:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8004d4a:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 8004d4c:	2303      	movs	r3, #3
 8004d4e:	e013      	b.n	8004d78 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 8004d50:	897b      	ldrh	r3, [r7, #10]
 8004d52:	b2db      	uxtb	r3, r3
 8004d54:	f043 0301 	orr.w	r3, r3, #1
 8004d58:	b2da      	uxtb	r2, r3
 8004d5a:	68fb      	ldr	r3, [r7, #12]
 8004d5c:	681b      	ldr	r3, [r3, #0]
 8004d5e:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8004d60:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004d62:	6a3a      	ldr	r2, [r7, #32]
 8004d64:	4906      	ldr	r1, [pc, #24]	@ (8004d80 <I2C_RequestMemoryRead+0x1cc>)
 8004d66:	68f8      	ldr	r0, [r7, #12]
 8004d68:	f000 f886 	bl	8004e78 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8004d6c:	4603      	mov	r3, r0
 8004d6e:	2b00      	cmp	r3, #0
 8004d70:	d001      	beq.n	8004d76 <I2C_RequestMemoryRead+0x1c2>
  {
    return HAL_ERROR;
 8004d72:	2301      	movs	r3, #1
 8004d74:	e000      	b.n	8004d78 <I2C_RequestMemoryRead+0x1c4>
  }

  return HAL_OK;
 8004d76:	2300      	movs	r3, #0
}
 8004d78:	4618      	mov	r0, r3
 8004d7a:	3718      	adds	r7, #24
 8004d7c:	46bd      	mov	sp, r7
 8004d7e:	bd80      	pop	{r7, pc}
 8004d80:	00010002 	.word	0x00010002

08004d84 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 8004d84:	b580      	push	{r7, lr}
 8004d86:	b084      	sub	sp, #16
 8004d88:	af00      	add	r7, sp, #0
 8004d8a:	60f8      	str	r0, [r7, #12]
 8004d8c:	60b9      	str	r1, [r7, #8]
 8004d8e:	603b      	str	r3, [r7, #0]
 8004d90:	4613      	mov	r3, r2
 8004d92:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8004d94:	e048      	b.n	8004e28 <I2C_WaitOnFlagUntilTimeout+0xa4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004d96:	683b      	ldr	r3, [r7, #0]
 8004d98:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004d9c:	d044      	beq.n	8004e28 <I2C_WaitOnFlagUntilTimeout+0xa4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004d9e:	f7fe f9d3 	bl	8003148 <HAL_GetTick>
 8004da2:	4602      	mov	r2, r0
 8004da4:	69bb      	ldr	r3, [r7, #24]
 8004da6:	1ad3      	subs	r3, r2, r3
 8004da8:	683a      	ldr	r2, [r7, #0]
 8004daa:	429a      	cmp	r2, r3
 8004dac:	d302      	bcc.n	8004db4 <I2C_WaitOnFlagUntilTimeout+0x30>
 8004dae:	683b      	ldr	r3, [r7, #0]
 8004db0:	2b00      	cmp	r3, #0
 8004db2:	d139      	bne.n	8004e28 <I2C_WaitOnFlagUntilTimeout+0xa4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 8004db4:	68bb      	ldr	r3, [r7, #8]
 8004db6:	0c1b      	lsrs	r3, r3, #16
 8004db8:	b2db      	uxtb	r3, r3
 8004dba:	2b01      	cmp	r3, #1
 8004dbc:	d10d      	bne.n	8004dda <I2C_WaitOnFlagUntilTimeout+0x56>
 8004dbe:	68fb      	ldr	r3, [r7, #12]
 8004dc0:	681b      	ldr	r3, [r3, #0]
 8004dc2:	695b      	ldr	r3, [r3, #20]
 8004dc4:	43da      	mvns	r2, r3
 8004dc6:	68bb      	ldr	r3, [r7, #8]
 8004dc8:	4013      	ands	r3, r2
 8004dca:	b29b      	uxth	r3, r3
 8004dcc:	2b00      	cmp	r3, #0
 8004dce:	bf0c      	ite	eq
 8004dd0:	2301      	moveq	r3, #1
 8004dd2:	2300      	movne	r3, #0
 8004dd4:	b2db      	uxtb	r3, r3
 8004dd6:	461a      	mov	r2, r3
 8004dd8:	e00c      	b.n	8004df4 <I2C_WaitOnFlagUntilTimeout+0x70>
 8004dda:	68fb      	ldr	r3, [r7, #12]
 8004ddc:	681b      	ldr	r3, [r3, #0]
 8004dde:	699b      	ldr	r3, [r3, #24]
 8004de0:	43da      	mvns	r2, r3
 8004de2:	68bb      	ldr	r3, [r7, #8]
 8004de4:	4013      	ands	r3, r2
 8004de6:	b29b      	uxth	r3, r3
 8004de8:	2b00      	cmp	r3, #0
 8004dea:	bf0c      	ite	eq
 8004dec:	2301      	moveq	r3, #1
 8004dee:	2300      	movne	r3, #0
 8004df0:	b2db      	uxtb	r3, r3
 8004df2:	461a      	mov	r2, r3
 8004df4:	79fb      	ldrb	r3, [r7, #7]
 8004df6:	429a      	cmp	r2, r3
 8004df8:	d116      	bne.n	8004e28 <I2C_WaitOnFlagUntilTimeout+0xa4>
        {
          hi2c->PreviousState     = I2C_STATE_NONE;
 8004dfa:	68fb      	ldr	r3, [r7, #12]
 8004dfc:	2200      	movs	r2, #0
 8004dfe:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State             = HAL_I2C_STATE_READY;
 8004e00:	68fb      	ldr	r3, [r7, #12]
 8004e02:	2220      	movs	r2, #32
 8004e04:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode              = HAL_I2C_MODE_NONE;
 8004e08:	68fb      	ldr	r3, [r7, #12]
 8004e0a:	2200      	movs	r2, #0
 8004e0c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 8004e10:	68fb      	ldr	r3, [r7, #12]
 8004e12:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004e14:	f043 0220 	orr.w	r2, r3, #32
 8004e18:	68fb      	ldr	r3, [r7, #12]
 8004e1a:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8004e1c:	68fb      	ldr	r3, [r7, #12]
 8004e1e:	2200      	movs	r2, #0
 8004e20:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8004e24:	2301      	movs	r3, #1
 8004e26:	e023      	b.n	8004e70 <I2C_WaitOnFlagUntilTimeout+0xec>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8004e28:	68bb      	ldr	r3, [r7, #8]
 8004e2a:	0c1b      	lsrs	r3, r3, #16
 8004e2c:	b2db      	uxtb	r3, r3
 8004e2e:	2b01      	cmp	r3, #1
 8004e30:	d10d      	bne.n	8004e4e <I2C_WaitOnFlagUntilTimeout+0xca>
 8004e32:	68fb      	ldr	r3, [r7, #12]
 8004e34:	681b      	ldr	r3, [r3, #0]
 8004e36:	695b      	ldr	r3, [r3, #20]
 8004e38:	43da      	mvns	r2, r3
 8004e3a:	68bb      	ldr	r3, [r7, #8]
 8004e3c:	4013      	ands	r3, r2
 8004e3e:	b29b      	uxth	r3, r3
 8004e40:	2b00      	cmp	r3, #0
 8004e42:	bf0c      	ite	eq
 8004e44:	2301      	moveq	r3, #1
 8004e46:	2300      	movne	r3, #0
 8004e48:	b2db      	uxtb	r3, r3
 8004e4a:	461a      	mov	r2, r3
 8004e4c:	e00c      	b.n	8004e68 <I2C_WaitOnFlagUntilTimeout+0xe4>
 8004e4e:	68fb      	ldr	r3, [r7, #12]
 8004e50:	681b      	ldr	r3, [r3, #0]
 8004e52:	699b      	ldr	r3, [r3, #24]
 8004e54:	43da      	mvns	r2, r3
 8004e56:	68bb      	ldr	r3, [r7, #8]
 8004e58:	4013      	ands	r3, r2
 8004e5a:	b29b      	uxth	r3, r3
 8004e5c:	2b00      	cmp	r3, #0
 8004e5e:	bf0c      	ite	eq
 8004e60:	2301      	moveq	r3, #1
 8004e62:	2300      	movne	r3, #0
 8004e64:	b2db      	uxtb	r3, r3
 8004e66:	461a      	mov	r2, r3
 8004e68:	79fb      	ldrb	r3, [r7, #7]
 8004e6a:	429a      	cmp	r2, r3
 8004e6c:	d093      	beq.n	8004d96 <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8004e6e:	2300      	movs	r3, #0
}
 8004e70:	4618      	mov	r0, r3
 8004e72:	3710      	adds	r7, #16
 8004e74:	46bd      	mov	sp, r7
 8004e76:	bd80      	pop	{r7, pc}

08004e78 <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 8004e78:	b580      	push	{r7, lr}
 8004e7a:	b084      	sub	sp, #16
 8004e7c:	af00      	add	r7, sp, #0
 8004e7e:	60f8      	str	r0, [r7, #12]
 8004e80:	60b9      	str	r1, [r7, #8]
 8004e82:	607a      	str	r2, [r7, #4]
 8004e84:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8004e86:	e071      	b.n	8004f6c <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8004e88:	68fb      	ldr	r3, [r7, #12]
 8004e8a:	681b      	ldr	r3, [r3, #0]
 8004e8c:	695b      	ldr	r3, [r3, #20]
 8004e8e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004e92:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004e96:	d123      	bne.n	8004ee0 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004e98:	68fb      	ldr	r3, [r7, #12]
 8004e9a:	681b      	ldr	r3, [r3, #0]
 8004e9c:	681a      	ldr	r2, [r3, #0]
 8004e9e:	68fb      	ldr	r3, [r7, #12]
 8004ea0:	681b      	ldr	r3, [r3, #0]
 8004ea2:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8004ea6:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8004ea8:	68fb      	ldr	r3, [r7, #12]
 8004eaa:	681b      	ldr	r3, [r3, #0]
 8004eac:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 8004eb0:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8004eb2:	68fb      	ldr	r3, [r7, #12]
 8004eb4:	2200      	movs	r2, #0
 8004eb6:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8004eb8:	68fb      	ldr	r3, [r7, #12]
 8004eba:	2220      	movs	r2, #32
 8004ebc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004ec0:	68fb      	ldr	r3, [r7, #12]
 8004ec2:	2200      	movs	r2, #0
 8004ec4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8004ec8:	68fb      	ldr	r3, [r7, #12]
 8004eca:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004ecc:	f043 0204 	orr.w	r2, r3, #4
 8004ed0:	68fb      	ldr	r3, [r7, #12]
 8004ed2:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8004ed4:	68fb      	ldr	r3, [r7, #12]
 8004ed6:	2200      	movs	r2, #0
 8004ed8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 8004edc:	2301      	movs	r3, #1
 8004ede:	e067      	b.n	8004fb0 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004ee0:	687b      	ldr	r3, [r7, #4]
 8004ee2:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004ee6:	d041      	beq.n	8004f6c <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004ee8:	f7fe f92e 	bl	8003148 <HAL_GetTick>
 8004eec:	4602      	mov	r2, r0
 8004eee:	683b      	ldr	r3, [r7, #0]
 8004ef0:	1ad3      	subs	r3, r2, r3
 8004ef2:	687a      	ldr	r2, [r7, #4]
 8004ef4:	429a      	cmp	r2, r3
 8004ef6:	d302      	bcc.n	8004efe <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 8004ef8:	687b      	ldr	r3, [r7, #4]
 8004efa:	2b00      	cmp	r3, #0
 8004efc:	d136      	bne.n	8004f6c <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET))
 8004efe:	68bb      	ldr	r3, [r7, #8]
 8004f00:	0c1b      	lsrs	r3, r3, #16
 8004f02:	b2db      	uxtb	r3, r3
 8004f04:	2b01      	cmp	r3, #1
 8004f06:	d10c      	bne.n	8004f22 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xaa>
 8004f08:	68fb      	ldr	r3, [r7, #12]
 8004f0a:	681b      	ldr	r3, [r3, #0]
 8004f0c:	695b      	ldr	r3, [r3, #20]
 8004f0e:	43da      	mvns	r2, r3
 8004f10:	68bb      	ldr	r3, [r7, #8]
 8004f12:	4013      	ands	r3, r2
 8004f14:	b29b      	uxth	r3, r3
 8004f16:	2b00      	cmp	r3, #0
 8004f18:	bf14      	ite	ne
 8004f1a:	2301      	movne	r3, #1
 8004f1c:	2300      	moveq	r3, #0
 8004f1e:	b2db      	uxtb	r3, r3
 8004f20:	e00b      	b.n	8004f3a <I2C_WaitOnMasterAddressFlagUntilTimeout+0xc2>
 8004f22:	68fb      	ldr	r3, [r7, #12]
 8004f24:	681b      	ldr	r3, [r3, #0]
 8004f26:	699b      	ldr	r3, [r3, #24]
 8004f28:	43da      	mvns	r2, r3
 8004f2a:	68bb      	ldr	r3, [r7, #8]
 8004f2c:	4013      	ands	r3, r2
 8004f2e:	b29b      	uxth	r3, r3
 8004f30:	2b00      	cmp	r3, #0
 8004f32:	bf14      	ite	ne
 8004f34:	2301      	movne	r3, #1
 8004f36:	2300      	moveq	r3, #0
 8004f38:	b2db      	uxtb	r3, r3
 8004f3a:	2b00      	cmp	r3, #0
 8004f3c:	d016      	beq.n	8004f6c <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8004f3e:	68fb      	ldr	r3, [r7, #12]
 8004f40:	2200      	movs	r2, #0
 8004f42:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8004f44:	68fb      	ldr	r3, [r7, #12]
 8004f46:	2220      	movs	r2, #32
 8004f48:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004f4c:	68fb      	ldr	r3, [r7, #12]
 8004f4e:	2200      	movs	r2, #0
 8004f50:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8004f54:	68fb      	ldr	r3, [r7, #12]
 8004f56:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004f58:	f043 0220 	orr.w	r2, r3, #32
 8004f5c:	68fb      	ldr	r3, [r7, #12]
 8004f5e:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8004f60:	68fb      	ldr	r3, [r7, #12]
 8004f62:	2200      	movs	r2, #0
 8004f64:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8004f68:	2301      	movs	r3, #1
 8004f6a:	e021      	b.n	8004fb0 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8004f6c:	68bb      	ldr	r3, [r7, #8]
 8004f6e:	0c1b      	lsrs	r3, r3, #16
 8004f70:	b2db      	uxtb	r3, r3
 8004f72:	2b01      	cmp	r3, #1
 8004f74:	d10c      	bne.n	8004f90 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x118>
 8004f76:	68fb      	ldr	r3, [r7, #12]
 8004f78:	681b      	ldr	r3, [r3, #0]
 8004f7a:	695b      	ldr	r3, [r3, #20]
 8004f7c:	43da      	mvns	r2, r3
 8004f7e:	68bb      	ldr	r3, [r7, #8]
 8004f80:	4013      	ands	r3, r2
 8004f82:	b29b      	uxth	r3, r3
 8004f84:	2b00      	cmp	r3, #0
 8004f86:	bf14      	ite	ne
 8004f88:	2301      	movne	r3, #1
 8004f8a:	2300      	moveq	r3, #0
 8004f8c:	b2db      	uxtb	r3, r3
 8004f8e:	e00b      	b.n	8004fa8 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x130>
 8004f90:	68fb      	ldr	r3, [r7, #12]
 8004f92:	681b      	ldr	r3, [r3, #0]
 8004f94:	699b      	ldr	r3, [r3, #24]
 8004f96:	43da      	mvns	r2, r3
 8004f98:	68bb      	ldr	r3, [r7, #8]
 8004f9a:	4013      	ands	r3, r2
 8004f9c:	b29b      	uxth	r3, r3
 8004f9e:	2b00      	cmp	r3, #0
 8004fa0:	bf14      	ite	ne
 8004fa2:	2301      	movne	r3, #1
 8004fa4:	2300      	moveq	r3, #0
 8004fa6:	b2db      	uxtb	r3, r3
 8004fa8:	2b00      	cmp	r3, #0
 8004faa:	f47f af6d 	bne.w	8004e88 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
        }
      }
    }
  }
  return HAL_OK;
 8004fae:	2300      	movs	r3, #0
}
 8004fb0:	4618      	mov	r0, r3
 8004fb2:	3710      	adds	r7, #16
 8004fb4:	46bd      	mov	sp, r7
 8004fb6:	bd80      	pop	{r7, pc}

08004fb8 <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8004fb8:	b580      	push	{r7, lr}
 8004fba:	b084      	sub	sp, #16
 8004fbc:	af00      	add	r7, sp, #0
 8004fbe:	60f8      	str	r0, [r7, #12]
 8004fc0:	60b9      	str	r1, [r7, #8]
 8004fc2:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8004fc4:	e034      	b.n	8005030 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8004fc6:	68f8      	ldr	r0, [r7, #12]
 8004fc8:	f000 f8e3 	bl	8005192 <I2C_IsAcknowledgeFailed>
 8004fcc:	4603      	mov	r3, r0
 8004fce:	2b00      	cmp	r3, #0
 8004fd0:	d001      	beq.n	8004fd6 <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8004fd2:	2301      	movs	r3, #1
 8004fd4:	e034      	b.n	8005040 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004fd6:	68bb      	ldr	r3, [r7, #8]
 8004fd8:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004fdc:	d028      	beq.n	8005030 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004fde:	f7fe f8b3 	bl	8003148 <HAL_GetTick>
 8004fe2:	4602      	mov	r2, r0
 8004fe4:	687b      	ldr	r3, [r7, #4]
 8004fe6:	1ad3      	subs	r3, r2, r3
 8004fe8:	68ba      	ldr	r2, [r7, #8]
 8004fea:	429a      	cmp	r2, r3
 8004fec:	d302      	bcc.n	8004ff4 <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 8004fee:	68bb      	ldr	r3, [r7, #8]
 8004ff0:	2b00      	cmp	r3, #0
 8004ff2:	d11d      	bne.n	8005030 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET))
 8004ff4:	68fb      	ldr	r3, [r7, #12]
 8004ff6:	681b      	ldr	r3, [r3, #0]
 8004ff8:	695b      	ldr	r3, [r3, #20]
 8004ffa:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004ffe:	2b80      	cmp	r3, #128	@ 0x80
 8005000:	d016      	beq.n	8005030 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8005002:	68fb      	ldr	r3, [r7, #12]
 8005004:	2200      	movs	r2, #0
 8005006:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8005008:	68fb      	ldr	r3, [r7, #12]
 800500a:	2220      	movs	r2, #32
 800500c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8005010:	68fb      	ldr	r3, [r7, #12]
 8005012:	2200      	movs	r2, #0
 8005014:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8005018:	68fb      	ldr	r3, [r7, #12]
 800501a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800501c:	f043 0220 	orr.w	r2, r3, #32
 8005020:	68fb      	ldr	r3, [r7, #12]
 8005022:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8005024:	68fb      	ldr	r3, [r7, #12]
 8005026:	2200      	movs	r2, #0
 8005028:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 800502c:	2301      	movs	r3, #1
 800502e:	e007      	b.n	8005040 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8005030:	68fb      	ldr	r3, [r7, #12]
 8005032:	681b      	ldr	r3, [r3, #0]
 8005034:	695b      	ldr	r3, [r3, #20]
 8005036:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800503a:	2b80      	cmp	r3, #128	@ 0x80
 800503c:	d1c3      	bne.n	8004fc6 <I2C_WaitOnTXEFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 800503e:	2300      	movs	r3, #0
}
 8005040:	4618      	mov	r0, r3
 8005042:	3710      	adds	r7, #16
 8005044:	46bd      	mov	sp, r7
 8005046:	bd80      	pop	{r7, pc}

08005048 <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8005048:	b580      	push	{r7, lr}
 800504a:	b084      	sub	sp, #16
 800504c:	af00      	add	r7, sp, #0
 800504e:	60f8      	str	r0, [r7, #12]
 8005050:	60b9      	str	r1, [r7, #8]
 8005052:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8005054:	e034      	b.n	80050c0 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8005056:	68f8      	ldr	r0, [r7, #12]
 8005058:	f000 f89b 	bl	8005192 <I2C_IsAcknowledgeFailed>
 800505c:	4603      	mov	r3, r0
 800505e:	2b00      	cmp	r3, #0
 8005060:	d001      	beq.n	8005066 <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8005062:	2301      	movs	r3, #1
 8005064:	e034      	b.n	80050d0 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005066:	68bb      	ldr	r3, [r7, #8]
 8005068:	f1b3 3fff 	cmp.w	r3, #4294967295
 800506c:	d028      	beq.n	80050c0 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800506e:	f7fe f86b 	bl	8003148 <HAL_GetTick>
 8005072:	4602      	mov	r2, r0
 8005074:	687b      	ldr	r3, [r7, #4]
 8005076:	1ad3      	subs	r3, r2, r3
 8005078:	68ba      	ldr	r2, [r7, #8]
 800507a:	429a      	cmp	r2, r3
 800507c:	d302      	bcc.n	8005084 <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 800507e:	68bb      	ldr	r3, [r7, #8]
 8005080:	2b00      	cmp	r3, #0
 8005082:	d11d      	bne.n	80050c0 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET))
 8005084:	68fb      	ldr	r3, [r7, #12]
 8005086:	681b      	ldr	r3, [r3, #0]
 8005088:	695b      	ldr	r3, [r3, #20]
 800508a:	f003 0304 	and.w	r3, r3, #4
 800508e:	2b04      	cmp	r3, #4
 8005090:	d016      	beq.n	80050c0 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8005092:	68fb      	ldr	r3, [r7, #12]
 8005094:	2200      	movs	r2, #0
 8005096:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8005098:	68fb      	ldr	r3, [r7, #12]
 800509a:	2220      	movs	r2, #32
 800509c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 80050a0:	68fb      	ldr	r3, [r7, #12]
 80050a2:	2200      	movs	r2, #0
 80050a4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80050a8:	68fb      	ldr	r3, [r7, #12]
 80050aa:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80050ac:	f043 0220 	orr.w	r2, r3, #32
 80050b0:	68fb      	ldr	r3, [r7, #12]
 80050b2:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80050b4:	68fb      	ldr	r3, [r7, #12]
 80050b6:	2200      	movs	r2, #0
 80050b8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 80050bc:	2301      	movs	r3, #1
 80050be:	e007      	b.n	80050d0 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 80050c0:	68fb      	ldr	r3, [r7, #12]
 80050c2:	681b      	ldr	r3, [r3, #0]
 80050c4:	695b      	ldr	r3, [r3, #20]
 80050c6:	f003 0304 	and.w	r3, r3, #4
 80050ca:	2b04      	cmp	r3, #4
 80050cc:	d1c3      	bne.n	8005056 <I2C_WaitOnBTFFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 80050ce:	2300      	movs	r3, #0
}
 80050d0:	4618      	mov	r0, r3
 80050d2:	3710      	adds	r7, #16
 80050d4:	46bd      	mov	sp, r7
 80050d6:	bd80      	pop	{r7, pc}

080050d8 <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80050d8:	b580      	push	{r7, lr}
 80050da:	b084      	sub	sp, #16
 80050dc:	af00      	add	r7, sp, #0
 80050de:	60f8      	str	r0, [r7, #12]
 80050e0:	60b9      	str	r1, [r7, #8]
 80050e2:	607a      	str	r2, [r7, #4]

  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 80050e4:	e049      	b.n	800517a <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
  {
    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 80050e6:	68fb      	ldr	r3, [r7, #12]
 80050e8:	681b      	ldr	r3, [r3, #0]
 80050ea:	695b      	ldr	r3, [r3, #20]
 80050ec:	f003 0310 	and.w	r3, r3, #16
 80050f0:	2b10      	cmp	r3, #16
 80050f2:	d119      	bne.n	8005128 <I2C_WaitOnRXNEFlagUntilTimeout+0x50>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80050f4:	68fb      	ldr	r3, [r7, #12]
 80050f6:	681b      	ldr	r3, [r3, #0]
 80050f8:	f06f 0210 	mvn.w	r2, #16
 80050fc:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 80050fe:	68fb      	ldr	r3, [r7, #12]
 8005100:	2200      	movs	r2, #0
 8005102:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8005104:	68fb      	ldr	r3, [r7, #12]
 8005106:	2220      	movs	r2, #32
 8005108:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 800510c:	68fb      	ldr	r3, [r7, #12]
 800510e:	2200      	movs	r2, #0
 8005110:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_NONE;
 8005114:	68fb      	ldr	r3, [r7, #12]
 8005116:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8005118:	68fb      	ldr	r3, [r7, #12]
 800511a:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 800511c:	68fb      	ldr	r3, [r7, #12]
 800511e:	2200      	movs	r2, #0
 8005120:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 8005124:	2301      	movs	r3, #1
 8005126:	e030      	b.n	800518a <I2C_WaitOnRXNEFlagUntilTimeout+0xb2>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005128:	f7fe f80e 	bl	8003148 <HAL_GetTick>
 800512c:	4602      	mov	r2, r0
 800512e:	687b      	ldr	r3, [r7, #4]
 8005130:	1ad3      	subs	r3, r2, r3
 8005132:	68ba      	ldr	r2, [r7, #8]
 8005134:	429a      	cmp	r2, r3
 8005136:	d302      	bcc.n	800513e <I2C_WaitOnRXNEFlagUntilTimeout+0x66>
 8005138:	68bb      	ldr	r3, [r7, #8]
 800513a:	2b00      	cmp	r3, #0
 800513c:	d11d      	bne.n	800517a <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET))
 800513e:	68fb      	ldr	r3, [r7, #12]
 8005140:	681b      	ldr	r3, [r3, #0]
 8005142:	695b      	ldr	r3, [r3, #20]
 8005144:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005148:	2b40      	cmp	r3, #64	@ 0x40
 800514a:	d016      	beq.n	800517a <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 800514c:	68fb      	ldr	r3, [r7, #12]
 800514e:	2200      	movs	r2, #0
 8005150:	631a      	str	r2, [r3, #48]	@ 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8005152:	68fb      	ldr	r3, [r7, #12]
 8005154:	2220      	movs	r2, #32
 8005156:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 800515a:	68fb      	ldr	r3, [r7, #12]
 800515c:	2200      	movs	r2, #0
 800515e:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8005162:	68fb      	ldr	r3, [r7, #12]
 8005164:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005166:	f043 0220 	orr.w	r2, r3, #32
 800516a:	68fb      	ldr	r3, [r7, #12]
 800516c:	641a      	str	r2, [r3, #64]	@ 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800516e:	68fb      	ldr	r3, [r7, #12]
 8005170:	2200      	movs	r2, #0
 8005172:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

        return HAL_ERROR;
 8005176:	2301      	movs	r3, #1
 8005178:	e007      	b.n	800518a <I2C_WaitOnRXNEFlagUntilTimeout+0xb2>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 800517a:	68fb      	ldr	r3, [r7, #12]
 800517c:	681b      	ldr	r3, [r3, #0]
 800517e:	695b      	ldr	r3, [r3, #20]
 8005180:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005184:	2b40      	cmp	r3, #64	@ 0x40
 8005186:	d1ae      	bne.n	80050e6 <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8005188:	2300      	movs	r3, #0
}
 800518a:	4618      	mov	r0, r3
 800518c:	3710      	adds	r7, #16
 800518e:	46bd      	mov	sp, r7
 8005190:	bd80      	pop	{r7, pc}

08005192 <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 8005192:	b480      	push	{r7}
 8005194:	b083      	sub	sp, #12
 8005196:	af00      	add	r7, sp, #0
 8005198:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 800519a:	687b      	ldr	r3, [r7, #4]
 800519c:	681b      	ldr	r3, [r3, #0]
 800519e:	695b      	ldr	r3, [r3, #20]
 80051a0:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80051a4:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80051a8:	d11b      	bne.n	80051e2 <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80051aa:	687b      	ldr	r3, [r7, #4]
 80051ac:	681b      	ldr	r3, [r3, #0]
 80051ae:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 80051b2:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 80051b4:	687b      	ldr	r3, [r7, #4]
 80051b6:	2200      	movs	r2, #0
 80051b8:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 80051ba:	687b      	ldr	r3, [r7, #4]
 80051bc:	2220      	movs	r2, #32
 80051be:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 80051c2:	687b      	ldr	r3, [r7, #4]
 80051c4:	2200      	movs	r2, #0
 80051c6:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 80051ca:	687b      	ldr	r3, [r7, #4]
 80051cc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80051ce:	f043 0204 	orr.w	r2, r3, #4
 80051d2:	687b      	ldr	r3, [r7, #4]
 80051d4:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80051d6:	687b      	ldr	r3, [r7, #4]
 80051d8:	2200      	movs	r2, #0
 80051da:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_ERROR;
 80051de:	2301      	movs	r3, #1
 80051e0:	e000      	b.n	80051e4 <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 80051e2:	2300      	movs	r3, #0
}
 80051e4:	4618      	mov	r0, r3
 80051e6:	370c      	adds	r7, #12
 80051e8:	46bd      	mov	sp, r7
 80051ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80051ee:	4770      	bx	lr

080051f0 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter new state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 80051f0:	b480      	push	{r7}
 80051f2:	b083      	sub	sp, #12
 80051f4:	af00      	add	r7, sp, #0
 80051f6:	6078      	str	r0, [r7, #4]
 80051f8:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80051fa:	687b      	ldr	r3, [r7, #4]
 80051fc:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8005200:	b2db      	uxtb	r3, r3
 8005202:	2b20      	cmp	r3, #32
 8005204:	d129      	bne.n	800525a <HAL_I2CEx_ConfigAnalogFilter+0x6a>
  {
    hi2c->State = HAL_I2C_STATE_BUSY;
 8005206:	687b      	ldr	r3, [r7, #4]
 8005208:	2224      	movs	r2, #36	@ 0x24
 800520a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 800520e:	687b      	ldr	r3, [r7, #4]
 8005210:	681b      	ldr	r3, [r3, #0]
 8005212:	681a      	ldr	r2, [r3, #0]
 8005214:	687b      	ldr	r3, [r7, #4]
 8005216:	681b      	ldr	r3, [r3, #0]
 8005218:	f022 0201 	bic.w	r2, r2, #1
 800521c:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->FLTR &= ~(I2C_FLTR_ANOFF);
 800521e:	687b      	ldr	r3, [r7, #4]
 8005220:	681b      	ldr	r3, [r3, #0]
 8005222:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8005224:	687b      	ldr	r3, [r7, #4]
 8005226:	681b      	ldr	r3, [r3, #0]
 8005228:	f022 0210 	bic.w	r2, r2, #16
 800522c:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Disable the analog filter */
    hi2c->Instance->FLTR |= AnalogFilter;
 800522e:	687b      	ldr	r3, [r7, #4]
 8005230:	681b      	ldr	r3, [r3, #0]
 8005232:	6a59      	ldr	r1, [r3, #36]	@ 0x24
 8005234:	687b      	ldr	r3, [r7, #4]
 8005236:	681b      	ldr	r3, [r3, #0]
 8005238:	683a      	ldr	r2, [r7, #0]
 800523a:	430a      	orrs	r2, r1
 800523c:	625a      	str	r2, [r3, #36]	@ 0x24

    __HAL_I2C_ENABLE(hi2c);
 800523e:	687b      	ldr	r3, [r7, #4]
 8005240:	681b      	ldr	r3, [r3, #0]
 8005242:	681a      	ldr	r2, [r3, #0]
 8005244:	687b      	ldr	r3, [r7, #4]
 8005246:	681b      	ldr	r3, [r3, #0]
 8005248:	f042 0201 	orr.w	r2, r2, #1
 800524c:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 800524e:	687b      	ldr	r3, [r7, #4]
 8005250:	2220      	movs	r2, #32
 8005252:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

    return HAL_OK;
 8005256:	2300      	movs	r3, #0
 8005258:	e000      	b.n	800525c <HAL_I2CEx_ConfigAnalogFilter+0x6c>
  }
  else
  {
    return HAL_BUSY;
 800525a:	2302      	movs	r3, #2
  }
}
 800525c:	4618      	mov	r0, r3
 800525e:	370c      	adds	r7, #12
 8005260:	46bd      	mov	sp, r7
 8005262:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005266:	4770      	bx	lr

08005268 <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between 0x00 and 0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 8005268:	b480      	push	{r7}
 800526a:	b085      	sub	sp, #20
 800526c:	af00      	add	r7, sp, #0
 800526e:	6078      	str	r0, [r7, #4]
 8005270:	6039      	str	r1, [r7, #0]
  uint16_t tmpreg = 0;
 8005272:	2300      	movs	r3, #0
 8005274:	81fb      	strh	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8005276:	687b      	ldr	r3, [r7, #4]
 8005278:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800527c:	b2db      	uxtb	r3, r3
 800527e:	2b20      	cmp	r3, #32
 8005280:	d12a      	bne.n	80052d8 <HAL_I2CEx_ConfigDigitalFilter+0x70>
  {
    hi2c->State = HAL_I2C_STATE_BUSY;
 8005282:	687b      	ldr	r3, [r7, #4]
 8005284:	2224      	movs	r2, #36	@ 0x24
 8005286:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 800528a:	687b      	ldr	r3, [r7, #4]
 800528c:	681b      	ldr	r3, [r3, #0]
 800528e:	681a      	ldr	r2, [r3, #0]
 8005290:	687b      	ldr	r3, [r7, #4]
 8005292:	681b      	ldr	r3, [r3, #0]
 8005294:	f022 0201 	bic.w	r2, r2, #1
 8005298:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->FLTR;
 800529a:	687b      	ldr	r3, [r7, #4]
 800529c:	681b      	ldr	r3, [r3, #0]
 800529e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80052a0:	81fb      	strh	r3, [r7, #14]

    /* Reset I2Cx DNF bit [3:0] */
    tmpreg &= ~(I2C_FLTR_DNF);
 80052a2:	89fb      	ldrh	r3, [r7, #14]
 80052a4:	f023 030f 	bic.w	r3, r3, #15
 80052a8:	81fb      	strh	r3, [r7, #14]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter;
 80052aa:	683b      	ldr	r3, [r7, #0]
 80052ac:	b29a      	uxth	r2, r3
 80052ae:	89fb      	ldrh	r3, [r7, #14]
 80052b0:	4313      	orrs	r3, r2
 80052b2:	81fb      	strh	r3, [r7, #14]

    /* Store the new register value */
    hi2c->Instance->FLTR = tmpreg;
 80052b4:	687b      	ldr	r3, [r7, #4]
 80052b6:	681b      	ldr	r3, [r3, #0]
 80052b8:	89fa      	ldrh	r2, [r7, #14]
 80052ba:	625a      	str	r2, [r3, #36]	@ 0x24

    __HAL_I2C_ENABLE(hi2c);
 80052bc:	687b      	ldr	r3, [r7, #4]
 80052be:	681b      	ldr	r3, [r3, #0]
 80052c0:	681a      	ldr	r2, [r3, #0]
 80052c2:	687b      	ldr	r3, [r7, #4]
 80052c4:	681b      	ldr	r3, [r3, #0]
 80052c6:	f042 0201 	orr.w	r2, r2, #1
 80052ca:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 80052cc:	687b      	ldr	r3, [r7, #4]
 80052ce:	2220      	movs	r2, #32
 80052d0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

    return HAL_OK;
 80052d4:	2300      	movs	r3, #0
 80052d6:	e000      	b.n	80052da <HAL_I2CEx_ConfigDigitalFilter+0x72>
  }
  else
  {
    return HAL_BUSY;
 80052d8:	2302      	movs	r3, #2
  }
}
 80052da:	4618      	mov	r0, r3
 80052dc:	3714      	adds	r7, #20
 80052de:	46bd      	mov	sp, r7
 80052e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80052e4:	4770      	bx	lr

080052e6 <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 80052e6:	b580      	push	{r7, lr}
 80052e8:	b086      	sub	sp, #24
 80052ea:	af02      	add	r7, sp, #8
 80052ec:	6078      	str	r0, [r7, #4]
  const USB_OTG_GlobalTypeDef *USBx;
#endif /* defined (USB_OTG_FS) */
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 80052ee:	687b      	ldr	r3, [r7, #4]
 80052f0:	2b00      	cmp	r3, #0
 80052f2:	d101      	bne.n	80052f8 <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 80052f4:	2301      	movs	r3, #1
 80052f6:	e101      	b.n	80054fc <HAL_PCD_Init+0x216>

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

#if defined (USB_OTG_FS)
  USBx = hpcd->Instance;
 80052f8:	687b      	ldr	r3, [r7, #4]
 80052fa:	681b      	ldr	r3, [r3, #0]
 80052fc:	60bb      	str	r3, [r7, #8]
#endif /* defined (USB_OTG_FS) */

  if (hpcd->State == HAL_PCD_STATE_RESET)
 80052fe:	687b      	ldr	r3, [r7, #4]
 8005300:	f893 3495 	ldrb.w	r3, [r3, #1173]	@ 0x495
 8005304:	b2db      	uxtb	r3, r3
 8005306:	2b00      	cmp	r3, #0
 8005308:	d106      	bne.n	8005318 <HAL_PCD_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 800530a:	687b      	ldr	r3, [r7, #4]
 800530c:	2200      	movs	r2, #0
 800530e:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 8005312:	6878      	ldr	r0, [r7, #4]
 8005314:	f7fc fd72 	bl	8001dfc <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 8005318:	687b      	ldr	r3, [r7, #4]
 800531a:	2203      	movs	r2, #3
 800531c:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495

#if defined (USB_OTG_FS)
  /* Disable DMA mode for FS instance */
  if (USBx == USB_OTG_FS)
 8005320:	68bb      	ldr	r3, [r7, #8]
 8005322:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8005326:	d102      	bne.n	800532e <HAL_PCD_Init+0x48>
  {
    hpcd->Init.dma_enable = 0U;
 8005328:	687b      	ldr	r3, [r7, #4]
 800532a:	2200      	movs	r2, #0
 800532c:	719a      	strb	r2, [r3, #6]
  }
#endif /* defined (USB_OTG_FS) */

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 800532e:	687b      	ldr	r3, [r7, #4]
 8005330:	681b      	ldr	r3, [r3, #0]
 8005332:	4618      	mov	r0, r3
 8005334:	f002 fd96 	bl	8007e64 <USB_DisableGlobalInt>

  /*Init the Core (common init.) */
  if (USB_CoreInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8005338:	687b      	ldr	r3, [r7, #4]
 800533a:	6818      	ldr	r0, [r3, #0]
 800533c:	687b      	ldr	r3, [r7, #4]
 800533e:	7c1a      	ldrb	r2, [r3, #16]
 8005340:	f88d 2000 	strb.w	r2, [sp]
 8005344:	3304      	adds	r3, #4
 8005346:	cb0e      	ldmia	r3, {r1, r2, r3}
 8005348:	f002 fd28 	bl	8007d9c <USB_CoreInit>
 800534c:	4603      	mov	r3, r0
 800534e:	2b00      	cmp	r3, #0
 8005350:	d005      	beq.n	800535e <HAL_PCD_Init+0x78>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8005352:	687b      	ldr	r3, [r7, #4]
 8005354:	2202      	movs	r2, #2
 8005356:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 800535a:	2301      	movs	r3, #1
 800535c:	e0ce      	b.n	80054fc <HAL_PCD_Init+0x216>
  }

  /* Force Device Mode */
  if (USB_SetCurrentMode(hpcd->Instance, USB_DEVICE_MODE) != HAL_OK)
 800535e:	687b      	ldr	r3, [r7, #4]
 8005360:	681b      	ldr	r3, [r3, #0]
 8005362:	2100      	movs	r1, #0
 8005364:	4618      	mov	r0, r3
 8005366:	f002 fd8e 	bl	8007e86 <USB_SetCurrentMode>
 800536a:	4603      	mov	r3, r0
 800536c:	2b00      	cmp	r3, #0
 800536e:	d005      	beq.n	800537c <HAL_PCD_Init+0x96>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8005370:	687b      	ldr	r3, [r7, #4]
 8005372:	2202      	movs	r2, #2
 8005374:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 8005378:	2301      	movs	r3, #1
 800537a:	e0bf      	b.n	80054fc <HAL_PCD_Init+0x216>
  }

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800537c:	2300      	movs	r3, #0
 800537e:	73fb      	strb	r3, [r7, #15]
 8005380:	e04a      	b.n	8005418 <HAL_PCD_Init+0x132>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 8005382:	7bfa      	ldrb	r2, [r7, #15]
 8005384:	6879      	ldr	r1, [r7, #4]
 8005386:	4613      	mov	r3, r2
 8005388:	00db      	lsls	r3, r3, #3
 800538a:	4413      	add	r3, r2
 800538c:	009b      	lsls	r3, r3, #2
 800538e:	440b      	add	r3, r1
 8005390:	3315      	adds	r3, #21
 8005392:	2201      	movs	r2, #1
 8005394:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 8005396:	7bfa      	ldrb	r2, [r7, #15]
 8005398:	6879      	ldr	r1, [r7, #4]
 800539a:	4613      	mov	r3, r2
 800539c:	00db      	lsls	r3, r3, #3
 800539e:	4413      	add	r3, r2
 80053a0:	009b      	lsls	r3, r3, #2
 80053a2:	440b      	add	r3, r1
 80053a4:	3314      	adds	r3, #20
 80053a6:	7bfa      	ldrb	r2, [r7, #15]
 80053a8:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].tx_fifo_num = i;
 80053aa:	7bfa      	ldrb	r2, [r7, #15]
 80053ac:	7bfb      	ldrb	r3, [r7, #15]
 80053ae:	b298      	uxth	r0, r3
 80053b0:	6879      	ldr	r1, [r7, #4]
 80053b2:	4613      	mov	r3, r2
 80053b4:	00db      	lsls	r3, r3, #3
 80053b6:	4413      	add	r3, r2
 80053b8:	009b      	lsls	r3, r3, #2
 80053ba:	440b      	add	r3, r1
 80053bc:	332e      	adds	r3, #46	@ 0x2e
 80053be:	4602      	mov	r2, r0
 80053c0:	801a      	strh	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 80053c2:	7bfa      	ldrb	r2, [r7, #15]
 80053c4:	6879      	ldr	r1, [r7, #4]
 80053c6:	4613      	mov	r3, r2
 80053c8:	00db      	lsls	r3, r3, #3
 80053ca:	4413      	add	r3, r2
 80053cc:	009b      	lsls	r3, r3, #2
 80053ce:	440b      	add	r3, r1
 80053d0:	3318      	adds	r3, #24
 80053d2:	2200      	movs	r2, #0
 80053d4:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 80053d6:	7bfa      	ldrb	r2, [r7, #15]
 80053d8:	6879      	ldr	r1, [r7, #4]
 80053da:	4613      	mov	r3, r2
 80053dc:	00db      	lsls	r3, r3, #3
 80053de:	4413      	add	r3, r2
 80053e0:	009b      	lsls	r3, r3, #2
 80053e2:	440b      	add	r3, r1
 80053e4:	331c      	adds	r3, #28
 80053e6:	2200      	movs	r2, #0
 80053e8:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 80053ea:	7bfa      	ldrb	r2, [r7, #15]
 80053ec:	6879      	ldr	r1, [r7, #4]
 80053ee:	4613      	mov	r3, r2
 80053f0:	00db      	lsls	r3, r3, #3
 80053f2:	4413      	add	r3, r2
 80053f4:	009b      	lsls	r3, r3, #2
 80053f6:	440b      	add	r3, r1
 80053f8:	3320      	adds	r3, #32
 80053fa:	2200      	movs	r2, #0
 80053fc:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 80053fe:	7bfa      	ldrb	r2, [r7, #15]
 8005400:	6879      	ldr	r1, [r7, #4]
 8005402:	4613      	mov	r3, r2
 8005404:	00db      	lsls	r3, r3, #3
 8005406:	4413      	add	r3, r2
 8005408:	009b      	lsls	r3, r3, #2
 800540a:	440b      	add	r3, r1
 800540c:	3324      	adds	r3, #36	@ 0x24
 800540e:	2200      	movs	r2, #0
 8005410:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8005412:	7bfb      	ldrb	r3, [r7, #15]
 8005414:	3301      	adds	r3, #1
 8005416:	73fb      	strb	r3, [r7, #15]
 8005418:	687b      	ldr	r3, [r7, #4]
 800541a:	791b      	ldrb	r3, [r3, #4]
 800541c:	7bfa      	ldrb	r2, [r7, #15]
 800541e:	429a      	cmp	r2, r3
 8005420:	d3af      	bcc.n	8005382 <HAL_PCD_Init+0x9c>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8005422:	2300      	movs	r3, #0
 8005424:	73fb      	strb	r3, [r7, #15]
 8005426:	e044      	b.n	80054b2 <HAL_PCD_Init+0x1cc>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 8005428:	7bfa      	ldrb	r2, [r7, #15]
 800542a:	6879      	ldr	r1, [r7, #4]
 800542c:	4613      	mov	r3, r2
 800542e:	00db      	lsls	r3, r3, #3
 8005430:	4413      	add	r3, r2
 8005432:	009b      	lsls	r3, r3, #2
 8005434:	440b      	add	r3, r1
 8005436:	f203 2355 	addw	r3, r3, #597	@ 0x255
 800543a:	2200      	movs	r2, #0
 800543c:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 800543e:	7bfa      	ldrb	r2, [r7, #15]
 8005440:	6879      	ldr	r1, [r7, #4]
 8005442:	4613      	mov	r3, r2
 8005444:	00db      	lsls	r3, r3, #3
 8005446:	4413      	add	r3, r2
 8005448:	009b      	lsls	r3, r3, #2
 800544a:	440b      	add	r3, r1
 800544c:	f503 7315 	add.w	r3, r3, #596	@ 0x254
 8005450:	7bfa      	ldrb	r2, [r7, #15]
 8005452:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 8005454:	7bfa      	ldrb	r2, [r7, #15]
 8005456:	6879      	ldr	r1, [r7, #4]
 8005458:	4613      	mov	r3, r2
 800545a:	00db      	lsls	r3, r3, #3
 800545c:	4413      	add	r3, r2
 800545e:	009b      	lsls	r3, r3, #2
 8005460:	440b      	add	r3, r1
 8005462:	f503 7316 	add.w	r3, r3, #600	@ 0x258
 8005466:	2200      	movs	r2, #0
 8005468:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 800546a:	7bfa      	ldrb	r2, [r7, #15]
 800546c:	6879      	ldr	r1, [r7, #4]
 800546e:	4613      	mov	r3, r2
 8005470:	00db      	lsls	r3, r3, #3
 8005472:	4413      	add	r3, r2
 8005474:	009b      	lsls	r3, r3, #2
 8005476:	440b      	add	r3, r1
 8005478:	f503 7317 	add.w	r3, r3, #604	@ 0x25c
 800547c:	2200      	movs	r2, #0
 800547e:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 8005480:	7bfa      	ldrb	r2, [r7, #15]
 8005482:	6879      	ldr	r1, [r7, #4]
 8005484:	4613      	mov	r3, r2
 8005486:	00db      	lsls	r3, r3, #3
 8005488:	4413      	add	r3, r2
 800548a:	009b      	lsls	r3, r3, #2
 800548c:	440b      	add	r3, r1
 800548e:	f503 7318 	add.w	r3, r3, #608	@ 0x260
 8005492:	2200      	movs	r2, #0
 8005494:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 8005496:	7bfa      	ldrb	r2, [r7, #15]
 8005498:	6879      	ldr	r1, [r7, #4]
 800549a:	4613      	mov	r3, r2
 800549c:	00db      	lsls	r3, r3, #3
 800549e:	4413      	add	r3, r2
 80054a0:	009b      	lsls	r3, r3, #2
 80054a2:	440b      	add	r3, r1
 80054a4:	f503 7319 	add.w	r3, r3, #612	@ 0x264
 80054a8:	2200      	movs	r2, #0
 80054aa:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80054ac:	7bfb      	ldrb	r3, [r7, #15]
 80054ae:	3301      	adds	r3, #1
 80054b0:	73fb      	strb	r3, [r7, #15]
 80054b2:	687b      	ldr	r3, [r7, #4]
 80054b4:	791b      	ldrb	r3, [r3, #4]
 80054b6:	7bfa      	ldrb	r2, [r7, #15]
 80054b8:	429a      	cmp	r2, r3
 80054ba:	d3b5      	bcc.n	8005428 <HAL_PCD_Init+0x142>
  }

  /* Init Device */
  if (USB_DevInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 80054bc:	687b      	ldr	r3, [r7, #4]
 80054be:	6818      	ldr	r0, [r3, #0]
 80054c0:	687b      	ldr	r3, [r7, #4]
 80054c2:	7c1a      	ldrb	r2, [r3, #16]
 80054c4:	f88d 2000 	strb.w	r2, [sp]
 80054c8:	3304      	adds	r3, #4
 80054ca:	cb0e      	ldmia	r3, {r1, r2, r3}
 80054cc:	f002 fd28 	bl	8007f20 <USB_DevInit>
 80054d0:	4603      	mov	r3, r0
 80054d2:	2b00      	cmp	r3, #0
 80054d4:	d005      	beq.n	80054e2 <HAL_PCD_Init+0x1fc>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 80054d6:	687b      	ldr	r3, [r7, #4]
 80054d8:	2202      	movs	r2, #2
 80054da:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 80054de:	2301      	movs	r3, #1
 80054e0:	e00c      	b.n	80054fc <HAL_PCD_Init+0x216>
  }

  hpcd->USB_Address = 0U;
 80054e2:	687b      	ldr	r3, [r7, #4]
 80054e4:	2200      	movs	r2, #0
 80054e6:	745a      	strb	r2, [r3, #17]
  hpcd->State = HAL_PCD_STATE_READY;
 80054e8:	687b      	ldr	r3, [r7, #4]
 80054ea:	2201      	movs	r2, #1
 80054ec:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    (void)HAL_PCDEx_ActivateLPM(hpcd);
  }
#endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) ||
          defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) ||
          defined(STM32F423xx) */
  (void)USB_DevDisconnect(hpcd->Instance);
 80054f0:	687b      	ldr	r3, [r7, #4]
 80054f2:	681b      	ldr	r3, [r3, #0]
 80054f4:	4618      	mov	r0, r3
 80054f6:	f002 fef0 	bl	80082da <USB_DevDisconnect>

  return HAL_OK;
 80054fa:	2300      	movs	r3, #0
}
 80054fc:	4618      	mov	r0, r3
 80054fe:	3710      	adds	r7, #16
 8005500:	46bd      	mov	sp, r7
 8005502:	bd80      	pop	{r7, pc}

08005504 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8005504:	b580      	push	{r7, lr}
 8005506:	b086      	sub	sp, #24
 8005508:	af00      	add	r7, sp, #0
 800550a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 800550c:	687b      	ldr	r3, [r7, #4]
 800550e:	2b00      	cmp	r3, #0
 8005510:	d101      	bne.n	8005516 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8005512:	2301      	movs	r3, #1
 8005514:	e267      	b.n	80059e6 <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8005516:	687b      	ldr	r3, [r7, #4]
 8005518:	681b      	ldr	r3, [r3, #0]
 800551a:	f003 0301 	and.w	r3, r3, #1
 800551e:	2b00      	cmp	r3, #0
 8005520:	d075      	beq.n	800560e <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 8005522:	4b88      	ldr	r3, [pc, #544]	@ (8005744 <HAL_RCC_OscConfig+0x240>)
 8005524:	689b      	ldr	r3, [r3, #8]
 8005526:	f003 030c 	and.w	r3, r3, #12
 800552a:	2b04      	cmp	r3, #4
 800552c:	d00c      	beq.n	8005548 <HAL_RCC_OscConfig+0x44>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800552e:	4b85      	ldr	r3, [pc, #532]	@ (8005744 <HAL_RCC_OscConfig+0x240>)
 8005530:	689b      	ldr	r3, [r3, #8]
 8005532:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 8005536:	2b08      	cmp	r3, #8
 8005538:	d112      	bne.n	8005560 <HAL_RCC_OscConfig+0x5c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800553a:	4b82      	ldr	r3, [pc, #520]	@ (8005744 <HAL_RCC_OscConfig+0x240>)
 800553c:	685b      	ldr	r3, [r3, #4]
 800553e:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8005542:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8005546:	d10b      	bne.n	8005560 <HAL_RCC_OscConfig+0x5c>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8005548:	4b7e      	ldr	r3, [pc, #504]	@ (8005744 <HAL_RCC_OscConfig+0x240>)
 800554a:	681b      	ldr	r3, [r3, #0]
 800554c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005550:	2b00      	cmp	r3, #0
 8005552:	d05b      	beq.n	800560c <HAL_RCC_OscConfig+0x108>
 8005554:	687b      	ldr	r3, [r7, #4]
 8005556:	685b      	ldr	r3, [r3, #4]
 8005558:	2b00      	cmp	r3, #0
 800555a:	d157      	bne.n	800560c <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 800555c:	2301      	movs	r3, #1
 800555e:	e242      	b.n	80059e6 <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8005560:	687b      	ldr	r3, [r7, #4]
 8005562:	685b      	ldr	r3, [r3, #4]
 8005564:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8005568:	d106      	bne.n	8005578 <HAL_RCC_OscConfig+0x74>
 800556a:	4b76      	ldr	r3, [pc, #472]	@ (8005744 <HAL_RCC_OscConfig+0x240>)
 800556c:	681b      	ldr	r3, [r3, #0]
 800556e:	4a75      	ldr	r2, [pc, #468]	@ (8005744 <HAL_RCC_OscConfig+0x240>)
 8005570:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8005574:	6013      	str	r3, [r2, #0]
 8005576:	e01d      	b.n	80055b4 <HAL_RCC_OscConfig+0xb0>
 8005578:	687b      	ldr	r3, [r7, #4]
 800557a:	685b      	ldr	r3, [r3, #4]
 800557c:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8005580:	d10c      	bne.n	800559c <HAL_RCC_OscConfig+0x98>
 8005582:	4b70      	ldr	r3, [pc, #448]	@ (8005744 <HAL_RCC_OscConfig+0x240>)
 8005584:	681b      	ldr	r3, [r3, #0]
 8005586:	4a6f      	ldr	r2, [pc, #444]	@ (8005744 <HAL_RCC_OscConfig+0x240>)
 8005588:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 800558c:	6013      	str	r3, [r2, #0]
 800558e:	4b6d      	ldr	r3, [pc, #436]	@ (8005744 <HAL_RCC_OscConfig+0x240>)
 8005590:	681b      	ldr	r3, [r3, #0]
 8005592:	4a6c      	ldr	r2, [pc, #432]	@ (8005744 <HAL_RCC_OscConfig+0x240>)
 8005594:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8005598:	6013      	str	r3, [r2, #0]
 800559a:	e00b      	b.n	80055b4 <HAL_RCC_OscConfig+0xb0>
 800559c:	4b69      	ldr	r3, [pc, #420]	@ (8005744 <HAL_RCC_OscConfig+0x240>)
 800559e:	681b      	ldr	r3, [r3, #0]
 80055a0:	4a68      	ldr	r2, [pc, #416]	@ (8005744 <HAL_RCC_OscConfig+0x240>)
 80055a2:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80055a6:	6013      	str	r3, [r2, #0]
 80055a8:	4b66      	ldr	r3, [pc, #408]	@ (8005744 <HAL_RCC_OscConfig+0x240>)
 80055aa:	681b      	ldr	r3, [r3, #0]
 80055ac:	4a65      	ldr	r2, [pc, #404]	@ (8005744 <HAL_RCC_OscConfig+0x240>)
 80055ae:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80055b2:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 80055b4:	687b      	ldr	r3, [r7, #4]
 80055b6:	685b      	ldr	r3, [r3, #4]
 80055b8:	2b00      	cmp	r3, #0
 80055ba:	d013      	beq.n	80055e4 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80055bc:	f7fd fdc4 	bl	8003148 <HAL_GetTick>
 80055c0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80055c2:	e008      	b.n	80055d6 <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80055c4:	f7fd fdc0 	bl	8003148 <HAL_GetTick>
 80055c8:	4602      	mov	r2, r0
 80055ca:	693b      	ldr	r3, [r7, #16]
 80055cc:	1ad3      	subs	r3, r2, r3
 80055ce:	2b64      	cmp	r3, #100	@ 0x64
 80055d0:	d901      	bls.n	80055d6 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 80055d2:	2303      	movs	r3, #3
 80055d4:	e207      	b.n	80059e6 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80055d6:	4b5b      	ldr	r3, [pc, #364]	@ (8005744 <HAL_RCC_OscConfig+0x240>)
 80055d8:	681b      	ldr	r3, [r3, #0]
 80055da:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80055de:	2b00      	cmp	r3, #0
 80055e0:	d0f0      	beq.n	80055c4 <HAL_RCC_OscConfig+0xc0>
 80055e2:	e014      	b.n	800560e <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80055e4:	f7fd fdb0 	bl	8003148 <HAL_GetTick>
 80055e8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80055ea:	e008      	b.n	80055fe <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80055ec:	f7fd fdac 	bl	8003148 <HAL_GetTick>
 80055f0:	4602      	mov	r2, r0
 80055f2:	693b      	ldr	r3, [r7, #16]
 80055f4:	1ad3      	subs	r3, r2, r3
 80055f6:	2b64      	cmp	r3, #100	@ 0x64
 80055f8:	d901      	bls.n	80055fe <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 80055fa:	2303      	movs	r3, #3
 80055fc:	e1f3      	b.n	80059e6 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80055fe:	4b51      	ldr	r3, [pc, #324]	@ (8005744 <HAL_RCC_OscConfig+0x240>)
 8005600:	681b      	ldr	r3, [r3, #0]
 8005602:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005606:	2b00      	cmp	r3, #0
 8005608:	d1f0      	bne.n	80055ec <HAL_RCC_OscConfig+0xe8>
 800560a:	e000      	b.n	800560e <HAL_RCC_OscConfig+0x10a>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800560c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800560e:	687b      	ldr	r3, [r7, #4]
 8005610:	681b      	ldr	r3, [r3, #0]
 8005612:	f003 0302 	and.w	r3, r3, #2
 8005616:	2b00      	cmp	r3, #0
 8005618:	d063      	beq.n	80056e2 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 800561a:	4b4a      	ldr	r3, [pc, #296]	@ (8005744 <HAL_RCC_OscConfig+0x240>)
 800561c:	689b      	ldr	r3, [r3, #8]
 800561e:	f003 030c 	and.w	r3, r3, #12
 8005622:	2b00      	cmp	r3, #0
 8005624:	d00b      	beq.n	800563e <HAL_RCC_OscConfig+0x13a>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8005626:	4b47      	ldr	r3, [pc, #284]	@ (8005744 <HAL_RCC_OscConfig+0x240>)
 8005628:	689b      	ldr	r3, [r3, #8]
 800562a:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 800562e:	2b08      	cmp	r3, #8
 8005630:	d11c      	bne.n	800566c <HAL_RCC_OscConfig+0x168>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8005632:	4b44      	ldr	r3, [pc, #272]	@ (8005744 <HAL_RCC_OscConfig+0x240>)
 8005634:	685b      	ldr	r3, [r3, #4]
 8005636:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800563a:	2b00      	cmp	r3, #0
 800563c:	d116      	bne.n	800566c <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800563e:	4b41      	ldr	r3, [pc, #260]	@ (8005744 <HAL_RCC_OscConfig+0x240>)
 8005640:	681b      	ldr	r3, [r3, #0]
 8005642:	f003 0302 	and.w	r3, r3, #2
 8005646:	2b00      	cmp	r3, #0
 8005648:	d005      	beq.n	8005656 <HAL_RCC_OscConfig+0x152>
 800564a:	687b      	ldr	r3, [r7, #4]
 800564c:	68db      	ldr	r3, [r3, #12]
 800564e:	2b01      	cmp	r3, #1
 8005650:	d001      	beq.n	8005656 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8005652:	2301      	movs	r3, #1
 8005654:	e1c7      	b.n	80059e6 <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8005656:	4b3b      	ldr	r3, [pc, #236]	@ (8005744 <HAL_RCC_OscConfig+0x240>)
 8005658:	681b      	ldr	r3, [r3, #0]
 800565a:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 800565e:	687b      	ldr	r3, [r7, #4]
 8005660:	691b      	ldr	r3, [r3, #16]
 8005662:	00db      	lsls	r3, r3, #3
 8005664:	4937      	ldr	r1, [pc, #220]	@ (8005744 <HAL_RCC_OscConfig+0x240>)
 8005666:	4313      	orrs	r3, r2
 8005668:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800566a:	e03a      	b.n	80056e2 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 800566c:	687b      	ldr	r3, [r7, #4]
 800566e:	68db      	ldr	r3, [r3, #12]
 8005670:	2b00      	cmp	r3, #0
 8005672:	d020      	beq.n	80056b6 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8005674:	4b34      	ldr	r3, [pc, #208]	@ (8005748 <HAL_RCC_OscConfig+0x244>)
 8005676:	2201      	movs	r2, #1
 8005678:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800567a:	f7fd fd65 	bl	8003148 <HAL_GetTick>
 800567e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8005680:	e008      	b.n	8005694 <HAL_RCC_OscConfig+0x190>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8005682:	f7fd fd61 	bl	8003148 <HAL_GetTick>
 8005686:	4602      	mov	r2, r0
 8005688:	693b      	ldr	r3, [r7, #16]
 800568a:	1ad3      	subs	r3, r2, r3
 800568c:	2b02      	cmp	r3, #2
 800568e:	d901      	bls.n	8005694 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8005690:	2303      	movs	r3, #3
 8005692:	e1a8      	b.n	80059e6 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8005694:	4b2b      	ldr	r3, [pc, #172]	@ (8005744 <HAL_RCC_OscConfig+0x240>)
 8005696:	681b      	ldr	r3, [r3, #0]
 8005698:	f003 0302 	and.w	r3, r3, #2
 800569c:	2b00      	cmp	r3, #0
 800569e:	d0f0      	beq.n	8005682 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80056a0:	4b28      	ldr	r3, [pc, #160]	@ (8005744 <HAL_RCC_OscConfig+0x240>)
 80056a2:	681b      	ldr	r3, [r3, #0]
 80056a4:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 80056a8:	687b      	ldr	r3, [r7, #4]
 80056aa:	691b      	ldr	r3, [r3, #16]
 80056ac:	00db      	lsls	r3, r3, #3
 80056ae:	4925      	ldr	r1, [pc, #148]	@ (8005744 <HAL_RCC_OscConfig+0x240>)
 80056b0:	4313      	orrs	r3, r2
 80056b2:	600b      	str	r3, [r1, #0]
 80056b4:	e015      	b.n	80056e2 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80056b6:	4b24      	ldr	r3, [pc, #144]	@ (8005748 <HAL_RCC_OscConfig+0x244>)
 80056b8:	2200      	movs	r2, #0
 80056ba:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80056bc:	f7fd fd44 	bl	8003148 <HAL_GetTick>
 80056c0:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80056c2:	e008      	b.n	80056d6 <HAL_RCC_OscConfig+0x1d2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80056c4:	f7fd fd40 	bl	8003148 <HAL_GetTick>
 80056c8:	4602      	mov	r2, r0
 80056ca:	693b      	ldr	r3, [r7, #16]
 80056cc:	1ad3      	subs	r3, r2, r3
 80056ce:	2b02      	cmp	r3, #2
 80056d0:	d901      	bls.n	80056d6 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 80056d2:	2303      	movs	r3, #3
 80056d4:	e187      	b.n	80059e6 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80056d6:	4b1b      	ldr	r3, [pc, #108]	@ (8005744 <HAL_RCC_OscConfig+0x240>)
 80056d8:	681b      	ldr	r3, [r3, #0]
 80056da:	f003 0302 	and.w	r3, r3, #2
 80056de:	2b00      	cmp	r3, #0
 80056e0:	d1f0      	bne.n	80056c4 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80056e2:	687b      	ldr	r3, [r7, #4]
 80056e4:	681b      	ldr	r3, [r3, #0]
 80056e6:	f003 0308 	and.w	r3, r3, #8
 80056ea:	2b00      	cmp	r3, #0
 80056ec:	d036      	beq.n	800575c <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 80056ee:	687b      	ldr	r3, [r7, #4]
 80056f0:	695b      	ldr	r3, [r3, #20]
 80056f2:	2b00      	cmp	r3, #0
 80056f4:	d016      	beq.n	8005724 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80056f6:	4b15      	ldr	r3, [pc, #84]	@ (800574c <HAL_RCC_OscConfig+0x248>)
 80056f8:	2201      	movs	r2, #1
 80056fa:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80056fc:	f7fd fd24 	bl	8003148 <HAL_GetTick>
 8005700:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8005702:	e008      	b.n	8005716 <HAL_RCC_OscConfig+0x212>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8005704:	f7fd fd20 	bl	8003148 <HAL_GetTick>
 8005708:	4602      	mov	r2, r0
 800570a:	693b      	ldr	r3, [r7, #16]
 800570c:	1ad3      	subs	r3, r2, r3
 800570e:	2b02      	cmp	r3, #2
 8005710:	d901      	bls.n	8005716 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8005712:	2303      	movs	r3, #3
 8005714:	e167      	b.n	80059e6 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8005716:	4b0b      	ldr	r3, [pc, #44]	@ (8005744 <HAL_RCC_OscConfig+0x240>)
 8005718:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800571a:	f003 0302 	and.w	r3, r3, #2
 800571e:	2b00      	cmp	r3, #0
 8005720:	d0f0      	beq.n	8005704 <HAL_RCC_OscConfig+0x200>
 8005722:	e01b      	b.n	800575c <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8005724:	4b09      	ldr	r3, [pc, #36]	@ (800574c <HAL_RCC_OscConfig+0x248>)
 8005726:	2200      	movs	r2, #0
 8005728:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800572a:	f7fd fd0d 	bl	8003148 <HAL_GetTick>
 800572e:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8005730:	e00e      	b.n	8005750 <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8005732:	f7fd fd09 	bl	8003148 <HAL_GetTick>
 8005736:	4602      	mov	r2, r0
 8005738:	693b      	ldr	r3, [r7, #16]
 800573a:	1ad3      	subs	r3, r2, r3
 800573c:	2b02      	cmp	r3, #2
 800573e:	d907      	bls.n	8005750 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8005740:	2303      	movs	r3, #3
 8005742:	e150      	b.n	80059e6 <HAL_RCC_OscConfig+0x4e2>
 8005744:	40023800 	.word	0x40023800
 8005748:	42470000 	.word	0x42470000
 800574c:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8005750:	4b88      	ldr	r3, [pc, #544]	@ (8005974 <HAL_RCC_OscConfig+0x470>)
 8005752:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8005754:	f003 0302 	and.w	r3, r3, #2
 8005758:	2b00      	cmp	r3, #0
 800575a:	d1ea      	bne.n	8005732 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800575c:	687b      	ldr	r3, [r7, #4]
 800575e:	681b      	ldr	r3, [r3, #0]
 8005760:	f003 0304 	and.w	r3, r3, #4
 8005764:	2b00      	cmp	r3, #0
 8005766:	f000 8097 	beq.w	8005898 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 800576a:	2300      	movs	r3, #0
 800576c:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 800576e:	4b81      	ldr	r3, [pc, #516]	@ (8005974 <HAL_RCC_OscConfig+0x470>)
 8005770:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005772:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8005776:	2b00      	cmp	r3, #0
 8005778:	d10f      	bne.n	800579a <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800577a:	2300      	movs	r3, #0
 800577c:	60bb      	str	r3, [r7, #8]
 800577e:	4b7d      	ldr	r3, [pc, #500]	@ (8005974 <HAL_RCC_OscConfig+0x470>)
 8005780:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005782:	4a7c      	ldr	r2, [pc, #496]	@ (8005974 <HAL_RCC_OscConfig+0x470>)
 8005784:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8005788:	6413      	str	r3, [r2, #64]	@ 0x40
 800578a:	4b7a      	ldr	r3, [pc, #488]	@ (8005974 <HAL_RCC_OscConfig+0x470>)
 800578c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800578e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8005792:	60bb      	str	r3, [r7, #8]
 8005794:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8005796:	2301      	movs	r3, #1
 8005798:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800579a:	4b77      	ldr	r3, [pc, #476]	@ (8005978 <HAL_RCC_OscConfig+0x474>)
 800579c:	681b      	ldr	r3, [r3, #0]
 800579e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80057a2:	2b00      	cmp	r3, #0
 80057a4:	d118      	bne.n	80057d8 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80057a6:	4b74      	ldr	r3, [pc, #464]	@ (8005978 <HAL_RCC_OscConfig+0x474>)
 80057a8:	681b      	ldr	r3, [r3, #0]
 80057aa:	4a73      	ldr	r2, [pc, #460]	@ (8005978 <HAL_RCC_OscConfig+0x474>)
 80057ac:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80057b0:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80057b2:	f7fd fcc9 	bl	8003148 <HAL_GetTick>
 80057b6:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80057b8:	e008      	b.n	80057cc <HAL_RCC_OscConfig+0x2c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80057ba:	f7fd fcc5 	bl	8003148 <HAL_GetTick>
 80057be:	4602      	mov	r2, r0
 80057c0:	693b      	ldr	r3, [r7, #16]
 80057c2:	1ad3      	subs	r3, r2, r3
 80057c4:	2b02      	cmp	r3, #2
 80057c6:	d901      	bls.n	80057cc <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 80057c8:	2303      	movs	r3, #3
 80057ca:	e10c      	b.n	80059e6 <HAL_RCC_OscConfig+0x4e2>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80057cc:	4b6a      	ldr	r3, [pc, #424]	@ (8005978 <HAL_RCC_OscConfig+0x474>)
 80057ce:	681b      	ldr	r3, [r3, #0]
 80057d0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80057d4:	2b00      	cmp	r3, #0
 80057d6:	d0f0      	beq.n	80057ba <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80057d8:	687b      	ldr	r3, [r7, #4]
 80057da:	689b      	ldr	r3, [r3, #8]
 80057dc:	2b01      	cmp	r3, #1
 80057de:	d106      	bne.n	80057ee <HAL_RCC_OscConfig+0x2ea>
 80057e0:	4b64      	ldr	r3, [pc, #400]	@ (8005974 <HAL_RCC_OscConfig+0x470>)
 80057e2:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80057e4:	4a63      	ldr	r2, [pc, #396]	@ (8005974 <HAL_RCC_OscConfig+0x470>)
 80057e6:	f043 0301 	orr.w	r3, r3, #1
 80057ea:	6713      	str	r3, [r2, #112]	@ 0x70
 80057ec:	e01c      	b.n	8005828 <HAL_RCC_OscConfig+0x324>
 80057ee:	687b      	ldr	r3, [r7, #4]
 80057f0:	689b      	ldr	r3, [r3, #8]
 80057f2:	2b05      	cmp	r3, #5
 80057f4:	d10c      	bne.n	8005810 <HAL_RCC_OscConfig+0x30c>
 80057f6:	4b5f      	ldr	r3, [pc, #380]	@ (8005974 <HAL_RCC_OscConfig+0x470>)
 80057f8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80057fa:	4a5e      	ldr	r2, [pc, #376]	@ (8005974 <HAL_RCC_OscConfig+0x470>)
 80057fc:	f043 0304 	orr.w	r3, r3, #4
 8005800:	6713      	str	r3, [r2, #112]	@ 0x70
 8005802:	4b5c      	ldr	r3, [pc, #368]	@ (8005974 <HAL_RCC_OscConfig+0x470>)
 8005804:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005806:	4a5b      	ldr	r2, [pc, #364]	@ (8005974 <HAL_RCC_OscConfig+0x470>)
 8005808:	f043 0301 	orr.w	r3, r3, #1
 800580c:	6713      	str	r3, [r2, #112]	@ 0x70
 800580e:	e00b      	b.n	8005828 <HAL_RCC_OscConfig+0x324>
 8005810:	4b58      	ldr	r3, [pc, #352]	@ (8005974 <HAL_RCC_OscConfig+0x470>)
 8005812:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005814:	4a57      	ldr	r2, [pc, #348]	@ (8005974 <HAL_RCC_OscConfig+0x470>)
 8005816:	f023 0301 	bic.w	r3, r3, #1
 800581a:	6713      	str	r3, [r2, #112]	@ 0x70
 800581c:	4b55      	ldr	r3, [pc, #340]	@ (8005974 <HAL_RCC_OscConfig+0x470>)
 800581e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005820:	4a54      	ldr	r2, [pc, #336]	@ (8005974 <HAL_RCC_OscConfig+0x470>)
 8005822:	f023 0304 	bic.w	r3, r3, #4
 8005826:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8005828:	687b      	ldr	r3, [r7, #4]
 800582a:	689b      	ldr	r3, [r3, #8]
 800582c:	2b00      	cmp	r3, #0
 800582e:	d015      	beq.n	800585c <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005830:	f7fd fc8a 	bl	8003148 <HAL_GetTick>
 8005834:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005836:	e00a      	b.n	800584e <HAL_RCC_OscConfig+0x34a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005838:	f7fd fc86 	bl	8003148 <HAL_GetTick>
 800583c:	4602      	mov	r2, r0
 800583e:	693b      	ldr	r3, [r7, #16]
 8005840:	1ad3      	subs	r3, r2, r3
 8005842:	f241 3288 	movw	r2, #5000	@ 0x1388
 8005846:	4293      	cmp	r3, r2
 8005848:	d901      	bls.n	800584e <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 800584a:	2303      	movs	r3, #3
 800584c:	e0cb      	b.n	80059e6 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800584e:	4b49      	ldr	r3, [pc, #292]	@ (8005974 <HAL_RCC_OscConfig+0x470>)
 8005850:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005852:	f003 0302 	and.w	r3, r3, #2
 8005856:	2b00      	cmp	r3, #0
 8005858:	d0ee      	beq.n	8005838 <HAL_RCC_OscConfig+0x334>
 800585a:	e014      	b.n	8005886 <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800585c:	f7fd fc74 	bl	8003148 <HAL_GetTick>
 8005860:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8005862:	e00a      	b.n	800587a <HAL_RCC_OscConfig+0x376>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005864:	f7fd fc70 	bl	8003148 <HAL_GetTick>
 8005868:	4602      	mov	r2, r0
 800586a:	693b      	ldr	r3, [r7, #16]
 800586c:	1ad3      	subs	r3, r2, r3
 800586e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8005872:	4293      	cmp	r3, r2
 8005874:	d901      	bls.n	800587a <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 8005876:	2303      	movs	r3, #3
 8005878:	e0b5      	b.n	80059e6 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800587a:	4b3e      	ldr	r3, [pc, #248]	@ (8005974 <HAL_RCC_OscConfig+0x470>)
 800587c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800587e:	f003 0302 	and.w	r3, r3, #2
 8005882:	2b00      	cmp	r3, #0
 8005884:	d1ee      	bne.n	8005864 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8005886:	7dfb      	ldrb	r3, [r7, #23]
 8005888:	2b01      	cmp	r3, #1
 800588a:	d105      	bne.n	8005898 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800588c:	4b39      	ldr	r3, [pc, #228]	@ (8005974 <HAL_RCC_OscConfig+0x470>)
 800588e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005890:	4a38      	ldr	r2, [pc, #224]	@ (8005974 <HAL_RCC_OscConfig+0x470>)
 8005892:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8005896:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8005898:	687b      	ldr	r3, [r7, #4]
 800589a:	699b      	ldr	r3, [r3, #24]
 800589c:	2b00      	cmp	r3, #0
 800589e:	f000 80a1 	beq.w	80059e4 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 80058a2:	4b34      	ldr	r3, [pc, #208]	@ (8005974 <HAL_RCC_OscConfig+0x470>)
 80058a4:	689b      	ldr	r3, [r3, #8]
 80058a6:	f003 030c 	and.w	r3, r3, #12
 80058aa:	2b08      	cmp	r3, #8
 80058ac:	d05c      	beq.n	8005968 <HAL_RCC_OscConfig+0x464>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80058ae:	687b      	ldr	r3, [r7, #4]
 80058b0:	699b      	ldr	r3, [r3, #24]
 80058b2:	2b02      	cmp	r3, #2
 80058b4:	d141      	bne.n	800593a <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80058b6:	4b31      	ldr	r3, [pc, #196]	@ (800597c <HAL_RCC_OscConfig+0x478>)
 80058b8:	2200      	movs	r2, #0
 80058ba:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80058bc:	f7fd fc44 	bl	8003148 <HAL_GetTick>
 80058c0:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80058c2:	e008      	b.n	80058d6 <HAL_RCC_OscConfig+0x3d2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80058c4:	f7fd fc40 	bl	8003148 <HAL_GetTick>
 80058c8:	4602      	mov	r2, r0
 80058ca:	693b      	ldr	r3, [r7, #16]
 80058cc:	1ad3      	subs	r3, r2, r3
 80058ce:	2b02      	cmp	r3, #2
 80058d0:	d901      	bls.n	80058d6 <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 80058d2:	2303      	movs	r3, #3
 80058d4:	e087      	b.n	80059e6 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80058d6:	4b27      	ldr	r3, [pc, #156]	@ (8005974 <HAL_RCC_OscConfig+0x470>)
 80058d8:	681b      	ldr	r3, [r3, #0]
 80058da:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80058de:	2b00      	cmp	r3, #0
 80058e0:	d1f0      	bne.n	80058c4 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 80058e2:	687b      	ldr	r3, [r7, #4]
 80058e4:	69da      	ldr	r2, [r3, #28]
 80058e6:	687b      	ldr	r3, [r7, #4]
 80058e8:	6a1b      	ldr	r3, [r3, #32]
 80058ea:	431a      	orrs	r2, r3
 80058ec:	687b      	ldr	r3, [r7, #4]
 80058ee:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80058f0:	019b      	lsls	r3, r3, #6
 80058f2:	431a      	orrs	r2, r3
 80058f4:	687b      	ldr	r3, [r7, #4]
 80058f6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80058f8:	085b      	lsrs	r3, r3, #1
 80058fa:	3b01      	subs	r3, #1
 80058fc:	041b      	lsls	r3, r3, #16
 80058fe:	431a      	orrs	r2, r3
 8005900:	687b      	ldr	r3, [r7, #4]
 8005902:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005904:	061b      	lsls	r3, r3, #24
 8005906:	491b      	ldr	r1, [pc, #108]	@ (8005974 <HAL_RCC_OscConfig+0x470>)
 8005908:	4313      	orrs	r3, r2
 800590a:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800590c:	4b1b      	ldr	r3, [pc, #108]	@ (800597c <HAL_RCC_OscConfig+0x478>)
 800590e:	2201      	movs	r2, #1
 8005910:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005912:	f7fd fc19 	bl	8003148 <HAL_GetTick>
 8005916:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8005918:	e008      	b.n	800592c <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800591a:	f7fd fc15 	bl	8003148 <HAL_GetTick>
 800591e:	4602      	mov	r2, r0
 8005920:	693b      	ldr	r3, [r7, #16]
 8005922:	1ad3      	subs	r3, r2, r3
 8005924:	2b02      	cmp	r3, #2
 8005926:	d901      	bls.n	800592c <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8005928:	2303      	movs	r3, #3
 800592a:	e05c      	b.n	80059e6 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800592c:	4b11      	ldr	r3, [pc, #68]	@ (8005974 <HAL_RCC_OscConfig+0x470>)
 800592e:	681b      	ldr	r3, [r3, #0]
 8005930:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005934:	2b00      	cmp	r3, #0
 8005936:	d0f0      	beq.n	800591a <HAL_RCC_OscConfig+0x416>
 8005938:	e054      	b.n	80059e4 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800593a:	4b10      	ldr	r3, [pc, #64]	@ (800597c <HAL_RCC_OscConfig+0x478>)
 800593c:	2200      	movs	r2, #0
 800593e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005940:	f7fd fc02 	bl	8003148 <HAL_GetTick>
 8005944:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8005946:	e008      	b.n	800595a <HAL_RCC_OscConfig+0x456>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005948:	f7fd fbfe 	bl	8003148 <HAL_GetTick>
 800594c:	4602      	mov	r2, r0
 800594e:	693b      	ldr	r3, [r7, #16]
 8005950:	1ad3      	subs	r3, r2, r3
 8005952:	2b02      	cmp	r3, #2
 8005954:	d901      	bls.n	800595a <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 8005956:	2303      	movs	r3, #3
 8005958:	e045      	b.n	80059e6 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800595a:	4b06      	ldr	r3, [pc, #24]	@ (8005974 <HAL_RCC_OscConfig+0x470>)
 800595c:	681b      	ldr	r3, [r3, #0]
 800595e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005962:	2b00      	cmp	r3, #0
 8005964:	d1f0      	bne.n	8005948 <HAL_RCC_OscConfig+0x444>
 8005966:	e03d      	b.n	80059e4 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8005968:	687b      	ldr	r3, [r7, #4]
 800596a:	699b      	ldr	r3, [r3, #24]
 800596c:	2b01      	cmp	r3, #1
 800596e:	d107      	bne.n	8005980 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8005970:	2301      	movs	r3, #1
 8005972:	e038      	b.n	80059e6 <HAL_RCC_OscConfig+0x4e2>
 8005974:	40023800 	.word	0x40023800
 8005978:	40007000 	.word	0x40007000
 800597c:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8005980:	4b1b      	ldr	r3, [pc, #108]	@ (80059f0 <HAL_RCC_OscConfig+0x4ec>)
 8005982:	685b      	ldr	r3, [r3, #4]
 8005984:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8005986:	687b      	ldr	r3, [r7, #4]
 8005988:	699b      	ldr	r3, [r3, #24]
 800598a:	2b01      	cmp	r3, #1
 800598c:	d028      	beq.n	80059e0 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800598e:	68fb      	ldr	r3, [r7, #12]
 8005990:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 8005994:	687b      	ldr	r3, [r7, #4]
 8005996:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8005998:	429a      	cmp	r2, r3
 800599a:	d121      	bne.n	80059e0 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 800599c:	68fb      	ldr	r3, [r7, #12]
 800599e:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 80059a2:	687b      	ldr	r3, [r7, #4]
 80059a4:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80059a6:	429a      	cmp	r2, r3
 80059a8:	d11a      	bne.n	80059e0 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80059aa:	68fa      	ldr	r2, [r7, #12]
 80059ac:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 80059b0:	4013      	ands	r3, r2
 80059b2:	687a      	ldr	r2, [r7, #4]
 80059b4:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 80059b6:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80059b8:	4293      	cmp	r3, r2
 80059ba:	d111      	bne.n	80059e0 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80059bc:	68fb      	ldr	r3, [r7, #12]
 80059be:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 80059c2:	687b      	ldr	r3, [r7, #4]
 80059c4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80059c6:	085b      	lsrs	r3, r3, #1
 80059c8:	3b01      	subs	r3, #1
 80059ca:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80059cc:	429a      	cmp	r2, r3
 80059ce:	d107      	bne.n	80059e0 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 80059d0:	68fb      	ldr	r3, [r7, #12]
 80059d2:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 80059d6:	687b      	ldr	r3, [r7, #4]
 80059d8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80059da:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80059dc:	429a      	cmp	r2, r3
 80059de:	d001      	beq.n	80059e4 <HAL_RCC_OscConfig+0x4e0>
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 80059e0:	2301      	movs	r3, #1
 80059e2:	e000      	b.n	80059e6 <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 80059e4:	2300      	movs	r3, #0
}
 80059e6:	4618      	mov	r0, r3
 80059e8:	3718      	adds	r7, #24
 80059ea:	46bd      	mov	sp, r7
 80059ec:	bd80      	pop	{r7, pc}
 80059ee:	bf00      	nop
 80059f0:	40023800 	.word	0x40023800

080059f4 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80059f4:	b580      	push	{r7, lr}
 80059f6:	b084      	sub	sp, #16
 80059f8:	af00      	add	r7, sp, #0
 80059fa:	6078      	str	r0, [r7, #4]
 80059fc:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80059fe:	687b      	ldr	r3, [r7, #4]
 8005a00:	2b00      	cmp	r3, #0
 8005a02:	d101      	bne.n	8005a08 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8005a04:	2301      	movs	r3, #1
 8005a06:	e0cc      	b.n	8005ba2 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8005a08:	4b68      	ldr	r3, [pc, #416]	@ (8005bac <HAL_RCC_ClockConfig+0x1b8>)
 8005a0a:	681b      	ldr	r3, [r3, #0]
 8005a0c:	f003 030f 	and.w	r3, r3, #15
 8005a10:	683a      	ldr	r2, [r7, #0]
 8005a12:	429a      	cmp	r2, r3
 8005a14:	d90c      	bls.n	8005a30 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005a16:	4b65      	ldr	r3, [pc, #404]	@ (8005bac <HAL_RCC_ClockConfig+0x1b8>)
 8005a18:	683a      	ldr	r2, [r7, #0]
 8005a1a:	b2d2      	uxtb	r2, r2
 8005a1c:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8005a1e:	4b63      	ldr	r3, [pc, #396]	@ (8005bac <HAL_RCC_ClockConfig+0x1b8>)
 8005a20:	681b      	ldr	r3, [r3, #0]
 8005a22:	f003 030f 	and.w	r3, r3, #15
 8005a26:	683a      	ldr	r2, [r7, #0]
 8005a28:	429a      	cmp	r2, r3
 8005a2a:	d001      	beq.n	8005a30 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8005a2c:	2301      	movs	r3, #1
 8005a2e:	e0b8      	b.n	8005ba2 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8005a30:	687b      	ldr	r3, [r7, #4]
 8005a32:	681b      	ldr	r3, [r3, #0]
 8005a34:	f003 0302 	and.w	r3, r3, #2
 8005a38:	2b00      	cmp	r3, #0
 8005a3a:	d020      	beq.n	8005a7e <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8005a3c:	687b      	ldr	r3, [r7, #4]
 8005a3e:	681b      	ldr	r3, [r3, #0]
 8005a40:	f003 0304 	and.w	r3, r3, #4
 8005a44:	2b00      	cmp	r3, #0
 8005a46:	d005      	beq.n	8005a54 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8005a48:	4b59      	ldr	r3, [pc, #356]	@ (8005bb0 <HAL_RCC_ClockConfig+0x1bc>)
 8005a4a:	689b      	ldr	r3, [r3, #8]
 8005a4c:	4a58      	ldr	r2, [pc, #352]	@ (8005bb0 <HAL_RCC_ClockConfig+0x1bc>)
 8005a4e:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 8005a52:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8005a54:	687b      	ldr	r3, [r7, #4]
 8005a56:	681b      	ldr	r3, [r3, #0]
 8005a58:	f003 0308 	and.w	r3, r3, #8
 8005a5c:	2b00      	cmp	r3, #0
 8005a5e:	d005      	beq.n	8005a6c <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8005a60:	4b53      	ldr	r3, [pc, #332]	@ (8005bb0 <HAL_RCC_ClockConfig+0x1bc>)
 8005a62:	689b      	ldr	r3, [r3, #8]
 8005a64:	4a52      	ldr	r2, [pc, #328]	@ (8005bb0 <HAL_RCC_ClockConfig+0x1bc>)
 8005a66:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 8005a6a:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8005a6c:	4b50      	ldr	r3, [pc, #320]	@ (8005bb0 <HAL_RCC_ClockConfig+0x1bc>)
 8005a6e:	689b      	ldr	r3, [r3, #8]
 8005a70:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8005a74:	687b      	ldr	r3, [r7, #4]
 8005a76:	689b      	ldr	r3, [r3, #8]
 8005a78:	494d      	ldr	r1, [pc, #308]	@ (8005bb0 <HAL_RCC_ClockConfig+0x1bc>)
 8005a7a:	4313      	orrs	r3, r2
 8005a7c:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8005a7e:	687b      	ldr	r3, [r7, #4]
 8005a80:	681b      	ldr	r3, [r3, #0]
 8005a82:	f003 0301 	and.w	r3, r3, #1
 8005a86:	2b00      	cmp	r3, #0
 8005a88:	d044      	beq.n	8005b14 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8005a8a:	687b      	ldr	r3, [r7, #4]
 8005a8c:	685b      	ldr	r3, [r3, #4]
 8005a8e:	2b01      	cmp	r3, #1
 8005a90:	d107      	bne.n	8005aa2 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8005a92:	4b47      	ldr	r3, [pc, #284]	@ (8005bb0 <HAL_RCC_ClockConfig+0x1bc>)
 8005a94:	681b      	ldr	r3, [r3, #0]
 8005a96:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005a9a:	2b00      	cmp	r3, #0
 8005a9c:	d119      	bne.n	8005ad2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8005a9e:	2301      	movs	r3, #1
 8005aa0:	e07f      	b.n	8005ba2 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8005aa2:	687b      	ldr	r3, [r7, #4]
 8005aa4:	685b      	ldr	r3, [r3, #4]
 8005aa6:	2b02      	cmp	r3, #2
 8005aa8:	d003      	beq.n	8005ab2 <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8005aaa:	687b      	ldr	r3, [r7, #4]
 8005aac:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8005aae:	2b03      	cmp	r3, #3
 8005ab0:	d107      	bne.n	8005ac2 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8005ab2:	4b3f      	ldr	r3, [pc, #252]	@ (8005bb0 <HAL_RCC_ClockConfig+0x1bc>)
 8005ab4:	681b      	ldr	r3, [r3, #0]
 8005ab6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005aba:	2b00      	cmp	r3, #0
 8005abc:	d109      	bne.n	8005ad2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8005abe:	2301      	movs	r3, #1
 8005ac0:	e06f      	b.n	8005ba2 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8005ac2:	4b3b      	ldr	r3, [pc, #236]	@ (8005bb0 <HAL_RCC_ClockConfig+0x1bc>)
 8005ac4:	681b      	ldr	r3, [r3, #0]
 8005ac6:	f003 0302 	and.w	r3, r3, #2
 8005aca:	2b00      	cmp	r3, #0
 8005acc:	d101      	bne.n	8005ad2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8005ace:	2301      	movs	r3, #1
 8005ad0:	e067      	b.n	8005ba2 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8005ad2:	4b37      	ldr	r3, [pc, #220]	@ (8005bb0 <HAL_RCC_ClockConfig+0x1bc>)
 8005ad4:	689b      	ldr	r3, [r3, #8]
 8005ad6:	f023 0203 	bic.w	r2, r3, #3
 8005ada:	687b      	ldr	r3, [r7, #4]
 8005adc:	685b      	ldr	r3, [r3, #4]
 8005ade:	4934      	ldr	r1, [pc, #208]	@ (8005bb0 <HAL_RCC_ClockConfig+0x1bc>)
 8005ae0:	4313      	orrs	r3, r2
 8005ae2:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8005ae4:	f7fd fb30 	bl	8003148 <HAL_GetTick>
 8005ae8:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8005aea:	e00a      	b.n	8005b02 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8005aec:	f7fd fb2c 	bl	8003148 <HAL_GetTick>
 8005af0:	4602      	mov	r2, r0
 8005af2:	68fb      	ldr	r3, [r7, #12]
 8005af4:	1ad3      	subs	r3, r2, r3
 8005af6:	f241 3288 	movw	r2, #5000	@ 0x1388
 8005afa:	4293      	cmp	r3, r2
 8005afc:	d901      	bls.n	8005b02 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8005afe:	2303      	movs	r3, #3
 8005b00:	e04f      	b.n	8005ba2 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8005b02:	4b2b      	ldr	r3, [pc, #172]	@ (8005bb0 <HAL_RCC_ClockConfig+0x1bc>)
 8005b04:	689b      	ldr	r3, [r3, #8]
 8005b06:	f003 020c 	and.w	r2, r3, #12
 8005b0a:	687b      	ldr	r3, [r7, #4]
 8005b0c:	685b      	ldr	r3, [r3, #4]
 8005b0e:	009b      	lsls	r3, r3, #2
 8005b10:	429a      	cmp	r2, r3
 8005b12:	d1eb      	bne.n	8005aec <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8005b14:	4b25      	ldr	r3, [pc, #148]	@ (8005bac <HAL_RCC_ClockConfig+0x1b8>)
 8005b16:	681b      	ldr	r3, [r3, #0]
 8005b18:	f003 030f 	and.w	r3, r3, #15
 8005b1c:	683a      	ldr	r2, [r7, #0]
 8005b1e:	429a      	cmp	r2, r3
 8005b20:	d20c      	bcs.n	8005b3c <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005b22:	4b22      	ldr	r3, [pc, #136]	@ (8005bac <HAL_RCC_ClockConfig+0x1b8>)
 8005b24:	683a      	ldr	r2, [r7, #0]
 8005b26:	b2d2      	uxtb	r2, r2
 8005b28:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8005b2a:	4b20      	ldr	r3, [pc, #128]	@ (8005bac <HAL_RCC_ClockConfig+0x1b8>)
 8005b2c:	681b      	ldr	r3, [r3, #0]
 8005b2e:	f003 030f 	and.w	r3, r3, #15
 8005b32:	683a      	ldr	r2, [r7, #0]
 8005b34:	429a      	cmp	r2, r3
 8005b36:	d001      	beq.n	8005b3c <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8005b38:	2301      	movs	r3, #1
 8005b3a:	e032      	b.n	8005ba2 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8005b3c:	687b      	ldr	r3, [r7, #4]
 8005b3e:	681b      	ldr	r3, [r3, #0]
 8005b40:	f003 0304 	and.w	r3, r3, #4
 8005b44:	2b00      	cmp	r3, #0
 8005b46:	d008      	beq.n	8005b5a <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8005b48:	4b19      	ldr	r3, [pc, #100]	@ (8005bb0 <HAL_RCC_ClockConfig+0x1bc>)
 8005b4a:	689b      	ldr	r3, [r3, #8]
 8005b4c:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 8005b50:	687b      	ldr	r3, [r7, #4]
 8005b52:	68db      	ldr	r3, [r3, #12]
 8005b54:	4916      	ldr	r1, [pc, #88]	@ (8005bb0 <HAL_RCC_ClockConfig+0x1bc>)
 8005b56:	4313      	orrs	r3, r2
 8005b58:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8005b5a:	687b      	ldr	r3, [r7, #4]
 8005b5c:	681b      	ldr	r3, [r3, #0]
 8005b5e:	f003 0308 	and.w	r3, r3, #8
 8005b62:	2b00      	cmp	r3, #0
 8005b64:	d009      	beq.n	8005b7a <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8005b66:	4b12      	ldr	r3, [pc, #72]	@ (8005bb0 <HAL_RCC_ClockConfig+0x1bc>)
 8005b68:	689b      	ldr	r3, [r3, #8]
 8005b6a:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8005b6e:	687b      	ldr	r3, [r7, #4]
 8005b70:	691b      	ldr	r3, [r3, #16]
 8005b72:	00db      	lsls	r3, r3, #3
 8005b74:	490e      	ldr	r1, [pc, #56]	@ (8005bb0 <HAL_RCC_ClockConfig+0x1bc>)
 8005b76:	4313      	orrs	r3, r2
 8005b78:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8005b7a:	f000 f821 	bl	8005bc0 <HAL_RCC_GetSysClockFreq>
 8005b7e:	4602      	mov	r2, r0
 8005b80:	4b0b      	ldr	r3, [pc, #44]	@ (8005bb0 <HAL_RCC_ClockConfig+0x1bc>)
 8005b82:	689b      	ldr	r3, [r3, #8]
 8005b84:	091b      	lsrs	r3, r3, #4
 8005b86:	f003 030f 	and.w	r3, r3, #15
 8005b8a:	490a      	ldr	r1, [pc, #40]	@ (8005bb4 <HAL_RCC_ClockConfig+0x1c0>)
 8005b8c:	5ccb      	ldrb	r3, [r1, r3]
 8005b8e:	fa22 f303 	lsr.w	r3, r2, r3
 8005b92:	4a09      	ldr	r2, [pc, #36]	@ (8005bb8 <HAL_RCC_ClockConfig+0x1c4>)
 8005b94:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 8005b96:	4b09      	ldr	r3, [pc, #36]	@ (8005bbc <HAL_RCC_ClockConfig+0x1c8>)
 8005b98:	681b      	ldr	r3, [r3, #0]
 8005b9a:	4618      	mov	r0, r3
 8005b9c:	f7fd fa90 	bl	80030c0 <HAL_InitTick>

  return HAL_OK;
 8005ba0:	2300      	movs	r3, #0
}
 8005ba2:	4618      	mov	r0, r3
 8005ba4:	3710      	adds	r7, #16
 8005ba6:	46bd      	mov	sp, r7
 8005ba8:	bd80      	pop	{r7, pc}
 8005baa:	bf00      	nop
 8005bac:	40023c00 	.word	0x40023c00
 8005bb0:	40023800 	.word	0x40023800
 8005bb4:	0800c00c 	.word	0x0800c00c
 8005bb8:	20000048 	.word	0x20000048
 8005bbc:	2000004c 	.word	0x2000004c

08005bc0 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8005bc0:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8005bc4:	b094      	sub	sp, #80	@ 0x50
 8005bc6:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 8005bc8:	2300      	movs	r3, #0
 8005bca:	647b      	str	r3, [r7, #68]	@ 0x44
  uint32_t pllvco = 0U;
 8005bcc:	2300      	movs	r3, #0
 8005bce:	64fb      	str	r3, [r7, #76]	@ 0x4c
  uint32_t pllp = 0U;
 8005bd0:	2300      	movs	r3, #0
 8005bd2:	643b      	str	r3, [r7, #64]	@ 0x40
  uint32_t sysclockfreq = 0U;
 8005bd4:	2300      	movs	r3, #0
 8005bd6:	64bb      	str	r3, [r7, #72]	@ 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8005bd8:	4b79      	ldr	r3, [pc, #484]	@ (8005dc0 <HAL_RCC_GetSysClockFreq+0x200>)
 8005bda:	689b      	ldr	r3, [r3, #8]
 8005bdc:	f003 030c 	and.w	r3, r3, #12
 8005be0:	2b08      	cmp	r3, #8
 8005be2:	d00d      	beq.n	8005c00 <HAL_RCC_GetSysClockFreq+0x40>
 8005be4:	2b08      	cmp	r3, #8
 8005be6:	f200 80e1 	bhi.w	8005dac <HAL_RCC_GetSysClockFreq+0x1ec>
 8005bea:	2b00      	cmp	r3, #0
 8005bec:	d002      	beq.n	8005bf4 <HAL_RCC_GetSysClockFreq+0x34>
 8005bee:	2b04      	cmp	r3, #4
 8005bf0:	d003      	beq.n	8005bfa <HAL_RCC_GetSysClockFreq+0x3a>
 8005bf2:	e0db      	b.n	8005dac <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8005bf4:	4b73      	ldr	r3, [pc, #460]	@ (8005dc4 <HAL_RCC_GetSysClockFreq+0x204>)
 8005bf6:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8005bf8:	e0db      	b.n	8005db2 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8005bfa:	4b73      	ldr	r3, [pc, #460]	@ (8005dc8 <HAL_RCC_GetSysClockFreq+0x208>)
 8005bfc:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8005bfe:	e0d8      	b.n	8005db2 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8005c00:	4b6f      	ldr	r3, [pc, #444]	@ (8005dc0 <HAL_RCC_GetSysClockFreq+0x200>)
 8005c02:	685b      	ldr	r3, [r3, #4]
 8005c04:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8005c08:	647b      	str	r3, [r7, #68]	@ 0x44
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8005c0a:	4b6d      	ldr	r3, [pc, #436]	@ (8005dc0 <HAL_RCC_GetSysClockFreq+0x200>)
 8005c0c:	685b      	ldr	r3, [r3, #4]
 8005c0e:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8005c12:	2b00      	cmp	r3, #0
 8005c14:	d063      	beq.n	8005cde <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8005c16:	4b6a      	ldr	r3, [pc, #424]	@ (8005dc0 <HAL_RCC_GetSysClockFreq+0x200>)
 8005c18:	685b      	ldr	r3, [r3, #4]
 8005c1a:	099b      	lsrs	r3, r3, #6
 8005c1c:	2200      	movs	r2, #0
 8005c1e:	63bb      	str	r3, [r7, #56]	@ 0x38
 8005c20:	63fa      	str	r2, [r7, #60]	@ 0x3c
 8005c22:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005c24:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8005c28:	633b      	str	r3, [r7, #48]	@ 0x30
 8005c2a:	2300      	movs	r3, #0
 8005c2c:	637b      	str	r3, [r7, #52]	@ 0x34
 8005c2e:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	@ 0x30
 8005c32:	4622      	mov	r2, r4
 8005c34:	462b      	mov	r3, r5
 8005c36:	f04f 0000 	mov.w	r0, #0
 8005c3a:	f04f 0100 	mov.w	r1, #0
 8005c3e:	0159      	lsls	r1, r3, #5
 8005c40:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8005c44:	0150      	lsls	r0, r2, #5
 8005c46:	4602      	mov	r2, r0
 8005c48:	460b      	mov	r3, r1
 8005c4a:	4621      	mov	r1, r4
 8005c4c:	1a51      	subs	r1, r2, r1
 8005c4e:	6139      	str	r1, [r7, #16]
 8005c50:	4629      	mov	r1, r5
 8005c52:	eb63 0301 	sbc.w	r3, r3, r1
 8005c56:	617b      	str	r3, [r7, #20]
 8005c58:	f04f 0200 	mov.w	r2, #0
 8005c5c:	f04f 0300 	mov.w	r3, #0
 8005c60:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8005c64:	4659      	mov	r1, fp
 8005c66:	018b      	lsls	r3, r1, #6
 8005c68:	4651      	mov	r1, sl
 8005c6a:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8005c6e:	4651      	mov	r1, sl
 8005c70:	018a      	lsls	r2, r1, #6
 8005c72:	4651      	mov	r1, sl
 8005c74:	ebb2 0801 	subs.w	r8, r2, r1
 8005c78:	4659      	mov	r1, fp
 8005c7a:	eb63 0901 	sbc.w	r9, r3, r1
 8005c7e:	f04f 0200 	mov.w	r2, #0
 8005c82:	f04f 0300 	mov.w	r3, #0
 8005c86:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8005c8a:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8005c8e:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8005c92:	4690      	mov	r8, r2
 8005c94:	4699      	mov	r9, r3
 8005c96:	4623      	mov	r3, r4
 8005c98:	eb18 0303 	adds.w	r3, r8, r3
 8005c9c:	60bb      	str	r3, [r7, #8]
 8005c9e:	462b      	mov	r3, r5
 8005ca0:	eb49 0303 	adc.w	r3, r9, r3
 8005ca4:	60fb      	str	r3, [r7, #12]
 8005ca6:	f04f 0200 	mov.w	r2, #0
 8005caa:	f04f 0300 	mov.w	r3, #0
 8005cae:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 8005cb2:	4629      	mov	r1, r5
 8005cb4:	024b      	lsls	r3, r1, #9
 8005cb6:	4621      	mov	r1, r4
 8005cb8:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8005cbc:	4621      	mov	r1, r4
 8005cbe:	024a      	lsls	r2, r1, #9
 8005cc0:	4610      	mov	r0, r2
 8005cc2:	4619      	mov	r1, r3
 8005cc4:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8005cc6:	2200      	movs	r2, #0
 8005cc8:	62bb      	str	r3, [r7, #40]	@ 0x28
 8005cca:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8005ccc:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8005cd0:	f7fa ffda 	bl	8000c88 <__aeabi_uldivmod>
 8005cd4:	4602      	mov	r2, r0
 8005cd6:	460b      	mov	r3, r1
 8005cd8:	4613      	mov	r3, r2
 8005cda:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8005cdc:	e058      	b.n	8005d90 <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8005cde:	4b38      	ldr	r3, [pc, #224]	@ (8005dc0 <HAL_RCC_GetSysClockFreq+0x200>)
 8005ce0:	685b      	ldr	r3, [r3, #4]
 8005ce2:	099b      	lsrs	r3, r3, #6
 8005ce4:	2200      	movs	r2, #0
 8005ce6:	4618      	mov	r0, r3
 8005ce8:	4611      	mov	r1, r2
 8005cea:	f3c0 0308 	ubfx	r3, r0, #0, #9
 8005cee:	623b      	str	r3, [r7, #32]
 8005cf0:	2300      	movs	r3, #0
 8005cf2:	627b      	str	r3, [r7, #36]	@ 0x24
 8005cf4:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 8005cf8:	4642      	mov	r2, r8
 8005cfa:	464b      	mov	r3, r9
 8005cfc:	f04f 0000 	mov.w	r0, #0
 8005d00:	f04f 0100 	mov.w	r1, #0
 8005d04:	0159      	lsls	r1, r3, #5
 8005d06:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8005d0a:	0150      	lsls	r0, r2, #5
 8005d0c:	4602      	mov	r2, r0
 8005d0e:	460b      	mov	r3, r1
 8005d10:	4641      	mov	r1, r8
 8005d12:	ebb2 0a01 	subs.w	sl, r2, r1
 8005d16:	4649      	mov	r1, r9
 8005d18:	eb63 0b01 	sbc.w	fp, r3, r1
 8005d1c:	f04f 0200 	mov.w	r2, #0
 8005d20:	f04f 0300 	mov.w	r3, #0
 8005d24:	ea4f 138b 	mov.w	r3, fp, lsl #6
 8005d28:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 8005d2c:	ea4f 128a 	mov.w	r2, sl, lsl #6
 8005d30:	ebb2 040a 	subs.w	r4, r2, sl
 8005d34:	eb63 050b 	sbc.w	r5, r3, fp
 8005d38:	f04f 0200 	mov.w	r2, #0
 8005d3c:	f04f 0300 	mov.w	r3, #0
 8005d40:	00eb      	lsls	r3, r5, #3
 8005d42:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8005d46:	00e2      	lsls	r2, r4, #3
 8005d48:	4614      	mov	r4, r2
 8005d4a:	461d      	mov	r5, r3
 8005d4c:	4643      	mov	r3, r8
 8005d4e:	18e3      	adds	r3, r4, r3
 8005d50:	603b      	str	r3, [r7, #0]
 8005d52:	464b      	mov	r3, r9
 8005d54:	eb45 0303 	adc.w	r3, r5, r3
 8005d58:	607b      	str	r3, [r7, #4]
 8005d5a:	f04f 0200 	mov.w	r2, #0
 8005d5e:	f04f 0300 	mov.w	r3, #0
 8005d62:	e9d7 4500 	ldrd	r4, r5, [r7]
 8005d66:	4629      	mov	r1, r5
 8005d68:	028b      	lsls	r3, r1, #10
 8005d6a:	4621      	mov	r1, r4
 8005d6c:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8005d70:	4621      	mov	r1, r4
 8005d72:	028a      	lsls	r2, r1, #10
 8005d74:	4610      	mov	r0, r2
 8005d76:	4619      	mov	r1, r3
 8005d78:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8005d7a:	2200      	movs	r2, #0
 8005d7c:	61bb      	str	r3, [r7, #24]
 8005d7e:	61fa      	str	r2, [r7, #28]
 8005d80:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8005d84:	f7fa ff80 	bl	8000c88 <__aeabi_uldivmod>
 8005d88:	4602      	mov	r2, r0
 8005d8a:	460b      	mov	r3, r1
 8005d8c:	4613      	mov	r3, r2
 8005d8e:	64fb      	str	r3, [r7, #76]	@ 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 8005d90:	4b0b      	ldr	r3, [pc, #44]	@ (8005dc0 <HAL_RCC_GetSysClockFreq+0x200>)
 8005d92:	685b      	ldr	r3, [r3, #4]
 8005d94:	0c1b      	lsrs	r3, r3, #16
 8005d96:	f003 0303 	and.w	r3, r3, #3
 8005d9a:	3301      	adds	r3, #1
 8005d9c:	005b      	lsls	r3, r3, #1
 8005d9e:	643b      	str	r3, [r7, #64]	@ 0x40

      sysclockfreq = pllvco / pllp;
 8005da0:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8005da2:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8005da4:	fbb2 f3f3 	udiv	r3, r2, r3
 8005da8:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8005daa:	e002      	b.n	8005db2 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8005dac:	4b05      	ldr	r3, [pc, #20]	@ (8005dc4 <HAL_RCC_GetSysClockFreq+0x204>)
 8005dae:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8005db0:	bf00      	nop
    }
  }
  return sysclockfreq;
 8005db2:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
}
 8005db4:	4618      	mov	r0, r3
 8005db6:	3750      	adds	r7, #80	@ 0x50
 8005db8:	46bd      	mov	sp, r7
 8005dba:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8005dbe:	bf00      	nop
 8005dc0:	40023800 	.word	0x40023800
 8005dc4:	00f42400 	.word	0x00f42400
 8005dc8:	007a1200 	.word	0x007a1200

08005dcc <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8005dcc:	b480      	push	{r7}
 8005dce:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8005dd0:	4b03      	ldr	r3, [pc, #12]	@ (8005de0 <HAL_RCC_GetHCLKFreq+0x14>)
 8005dd2:	681b      	ldr	r3, [r3, #0]
}
 8005dd4:	4618      	mov	r0, r3
 8005dd6:	46bd      	mov	sp, r7
 8005dd8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ddc:	4770      	bx	lr
 8005dde:	bf00      	nop
 8005de0:	20000048 	.word	0x20000048

08005de4 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8005de4:	b580      	push	{r7, lr}
 8005de6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8005de8:	f7ff fff0 	bl	8005dcc <HAL_RCC_GetHCLKFreq>
 8005dec:	4602      	mov	r2, r0
 8005dee:	4b05      	ldr	r3, [pc, #20]	@ (8005e04 <HAL_RCC_GetPCLK1Freq+0x20>)
 8005df0:	689b      	ldr	r3, [r3, #8]
 8005df2:	0a9b      	lsrs	r3, r3, #10
 8005df4:	f003 0307 	and.w	r3, r3, #7
 8005df8:	4903      	ldr	r1, [pc, #12]	@ (8005e08 <HAL_RCC_GetPCLK1Freq+0x24>)
 8005dfa:	5ccb      	ldrb	r3, [r1, r3]
 8005dfc:	fa22 f303 	lsr.w	r3, r2, r3
}
 8005e00:	4618      	mov	r0, r3
 8005e02:	bd80      	pop	{r7, pc}
 8005e04:	40023800 	.word	0x40023800
 8005e08:	0800c01c 	.word	0x0800c01c

08005e0c <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8005e0c:	b580      	push	{r7, lr}
 8005e0e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8005e10:	f7ff ffdc 	bl	8005dcc <HAL_RCC_GetHCLKFreq>
 8005e14:	4602      	mov	r2, r0
 8005e16:	4b05      	ldr	r3, [pc, #20]	@ (8005e2c <HAL_RCC_GetPCLK2Freq+0x20>)
 8005e18:	689b      	ldr	r3, [r3, #8]
 8005e1a:	0b5b      	lsrs	r3, r3, #13
 8005e1c:	f003 0307 	and.w	r3, r3, #7
 8005e20:	4903      	ldr	r1, [pc, #12]	@ (8005e30 <HAL_RCC_GetPCLK2Freq+0x24>)
 8005e22:	5ccb      	ldrb	r3, [r1, r3]
 8005e24:	fa22 f303 	lsr.w	r3, r2, r3
}
 8005e28:	4618      	mov	r0, r3
 8005e2a:	bd80      	pop	{r7, pc}
 8005e2c:	40023800 	.word	0x40023800
 8005e30:	0800c01c 	.word	0x0800c01c

08005e34 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8005e34:	b580      	push	{r7, lr}
 8005e36:	b082      	sub	sp, #8
 8005e38:	af00      	add	r7, sp, #0
 8005e3a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8005e3c:	687b      	ldr	r3, [r7, #4]
 8005e3e:	2b00      	cmp	r3, #0
 8005e40:	d101      	bne.n	8005e46 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8005e42:	2301      	movs	r3, #1
 8005e44:	e041      	b.n	8005eca <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8005e46:	687b      	ldr	r3, [r7, #4]
 8005e48:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8005e4c:	b2db      	uxtb	r3, r3
 8005e4e:	2b00      	cmp	r3, #0
 8005e50:	d106      	bne.n	8005e60 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8005e52:	687b      	ldr	r3, [r7, #4]
 8005e54:	2200      	movs	r2, #0
 8005e56:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8005e5a:	6878      	ldr	r0, [r7, #4]
 8005e5c:	f7fb fed6 	bl	8001c0c <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005e60:	687b      	ldr	r3, [r7, #4]
 8005e62:	2202      	movs	r2, #2
 8005e64:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8005e68:	687b      	ldr	r3, [r7, #4]
 8005e6a:	681a      	ldr	r2, [r3, #0]
 8005e6c:	687b      	ldr	r3, [r7, #4]
 8005e6e:	3304      	adds	r3, #4
 8005e70:	4619      	mov	r1, r3
 8005e72:	4610      	mov	r0, r2
 8005e74:	f000 fb42 	bl	80064fc <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8005e78:	687b      	ldr	r3, [r7, #4]
 8005e7a:	2201      	movs	r2, #1
 8005e7c:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005e80:	687b      	ldr	r3, [r7, #4]
 8005e82:	2201      	movs	r2, #1
 8005e84:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8005e88:	687b      	ldr	r3, [r7, #4]
 8005e8a:	2201      	movs	r2, #1
 8005e8c:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8005e90:	687b      	ldr	r3, [r7, #4]
 8005e92:	2201      	movs	r2, #1
 8005e94:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8005e98:	687b      	ldr	r3, [r7, #4]
 8005e9a:	2201      	movs	r2, #1
 8005e9c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005ea0:	687b      	ldr	r3, [r7, #4]
 8005ea2:	2201      	movs	r2, #1
 8005ea4:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8005ea8:	687b      	ldr	r3, [r7, #4]
 8005eaa:	2201      	movs	r2, #1
 8005eac:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8005eb0:	687b      	ldr	r3, [r7, #4]
 8005eb2:	2201      	movs	r2, #1
 8005eb4:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8005eb8:	687b      	ldr	r3, [r7, #4]
 8005eba:	2201      	movs	r2, #1
 8005ebc:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8005ec0:	687b      	ldr	r3, [r7, #4]
 8005ec2:	2201      	movs	r2, #1
 8005ec4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8005ec8:	2300      	movs	r3, #0
}
 8005eca:	4618      	mov	r0, r3
 8005ecc:	3708      	adds	r7, #8
 8005ece:	46bd      	mov	sp, r7
 8005ed0:	bd80      	pop	{r7, pc}
	...

08005ed4 <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 8005ed4:	b480      	push	{r7}
 8005ed6:	b085      	sub	sp, #20
 8005ed8:	af00      	add	r7, sp, #0
 8005eda:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8005edc:	687b      	ldr	r3, [r7, #4]
 8005ede:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8005ee2:	b2db      	uxtb	r3, r3
 8005ee4:	2b01      	cmp	r3, #1
 8005ee6:	d001      	beq.n	8005eec <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 8005ee8:	2301      	movs	r3, #1
 8005eea:	e046      	b.n	8005f7a <HAL_TIM_Base_Start+0xa6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005eec:	687b      	ldr	r3, [r7, #4]
 8005eee:	2202      	movs	r2, #2
 8005ef0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005ef4:	687b      	ldr	r3, [r7, #4]
 8005ef6:	681b      	ldr	r3, [r3, #0]
 8005ef8:	4a23      	ldr	r2, [pc, #140]	@ (8005f88 <HAL_TIM_Base_Start+0xb4>)
 8005efa:	4293      	cmp	r3, r2
 8005efc:	d022      	beq.n	8005f44 <HAL_TIM_Base_Start+0x70>
 8005efe:	687b      	ldr	r3, [r7, #4]
 8005f00:	681b      	ldr	r3, [r3, #0]
 8005f02:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005f06:	d01d      	beq.n	8005f44 <HAL_TIM_Base_Start+0x70>
 8005f08:	687b      	ldr	r3, [r7, #4]
 8005f0a:	681b      	ldr	r3, [r3, #0]
 8005f0c:	4a1f      	ldr	r2, [pc, #124]	@ (8005f8c <HAL_TIM_Base_Start+0xb8>)
 8005f0e:	4293      	cmp	r3, r2
 8005f10:	d018      	beq.n	8005f44 <HAL_TIM_Base_Start+0x70>
 8005f12:	687b      	ldr	r3, [r7, #4]
 8005f14:	681b      	ldr	r3, [r3, #0]
 8005f16:	4a1e      	ldr	r2, [pc, #120]	@ (8005f90 <HAL_TIM_Base_Start+0xbc>)
 8005f18:	4293      	cmp	r3, r2
 8005f1a:	d013      	beq.n	8005f44 <HAL_TIM_Base_Start+0x70>
 8005f1c:	687b      	ldr	r3, [r7, #4]
 8005f1e:	681b      	ldr	r3, [r3, #0]
 8005f20:	4a1c      	ldr	r2, [pc, #112]	@ (8005f94 <HAL_TIM_Base_Start+0xc0>)
 8005f22:	4293      	cmp	r3, r2
 8005f24:	d00e      	beq.n	8005f44 <HAL_TIM_Base_Start+0x70>
 8005f26:	687b      	ldr	r3, [r7, #4]
 8005f28:	681b      	ldr	r3, [r3, #0]
 8005f2a:	4a1b      	ldr	r2, [pc, #108]	@ (8005f98 <HAL_TIM_Base_Start+0xc4>)
 8005f2c:	4293      	cmp	r3, r2
 8005f2e:	d009      	beq.n	8005f44 <HAL_TIM_Base_Start+0x70>
 8005f30:	687b      	ldr	r3, [r7, #4]
 8005f32:	681b      	ldr	r3, [r3, #0]
 8005f34:	4a19      	ldr	r2, [pc, #100]	@ (8005f9c <HAL_TIM_Base_Start+0xc8>)
 8005f36:	4293      	cmp	r3, r2
 8005f38:	d004      	beq.n	8005f44 <HAL_TIM_Base_Start+0x70>
 8005f3a:	687b      	ldr	r3, [r7, #4]
 8005f3c:	681b      	ldr	r3, [r3, #0]
 8005f3e:	4a18      	ldr	r2, [pc, #96]	@ (8005fa0 <HAL_TIM_Base_Start+0xcc>)
 8005f40:	4293      	cmp	r3, r2
 8005f42:	d111      	bne.n	8005f68 <HAL_TIM_Base_Start+0x94>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8005f44:	687b      	ldr	r3, [r7, #4]
 8005f46:	681b      	ldr	r3, [r3, #0]
 8005f48:	689b      	ldr	r3, [r3, #8]
 8005f4a:	f003 0307 	and.w	r3, r3, #7
 8005f4e:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005f50:	68fb      	ldr	r3, [r7, #12]
 8005f52:	2b06      	cmp	r3, #6
 8005f54:	d010      	beq.n	8005f78 <HAL_TIM_Base_Start+0xa4>
    {
      __HAL_TIM_ENABLE(htim);
 8005f56:	687b      	ldr	r3, [r7, #4]
 8005f58:	681b      	ldr	r3, [r3, #0]
 8005f5a:	681a      	ldr	r2, [r3, #0]
 8005f5c:	687b      	ldr	r3, [r7, #4]
 8005f5e:	681b      	ldr	r3, [r3, #0]
 8005f60:	f042 0201 	orr.w	r2, r2, #1
 8005f64:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005f66:	e007      	b.n	8005f78 <HAL_TIM_Base_Start+0xa4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8005f68:	687b      	ldr	r3, [r7, #4]
 8005f6a:	681b      	ldr	r3, [r3, #0]
 8005f6c:	681a      	ldr	r2, [r3, #0]
 8005f6e:	687b      	ldr	r3, [r7, #4]
 8005f70:	681b      	ldr	r3, [r3, #0]
 8005f72:	f042 0201 	orr.w	r2, r2, #1
 8005f76:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8005f78:	2300      	movs	r3, #0
}
 8005f7a:	4618      	mov	r0, r3
 8005f7c:	3714      	adds	r7, #20
 8005f7e:	46bd      	mov	sp, r7
 8005f80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f84:	4770      	bx	lr
 8005f86:	bf00      	nop
 8005f88:	40010000 	.word	0x40010000
 8005f8c:	40000400 	.word	0x40000400
 8005f90:	40000800 	.word	0x40000800
 8005f94:	40000c00 	.word	0x40000c00
 8005f98:	40010400 	.word	0x40010400
 8005f9c:	40014000 	.word	0x40014000
 8005fa0:	40001800 	.word	0x40001800

08005fa4 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8005fa4:	b580      	push	{r7, lr}
 8005fa6:	b082      	sub	sp, #8
 8005fa8:	af00      	add	r7, sp, #0
 8005faa:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8005fac:	687b      	ldr	r3, [r7, #4]
 8005fae:	2b00      	cmp	r3, #0
 8005fb0:	d101      	bne.n	8005fb6 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8005fb2:	2301      	movs	r3, #1
 8005fb4:	e041      	b.n	800603a <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8005fb6:	687b      	ldr	r3, [r7, #4]
 8005fb8:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8005fbc:	b2db      	uxtb	r3, r3
 8005fbe:	2b00      	cmp	r3, #0
 8005fc0:	d106      	bne.n	8005fd0 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8005fc2:	687b      	ldr	r3, [r7, #4]
 8005fc4:	2200      	movs	r2, #0
 8005fc6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8005fca:	6878      	ldr	r0, [r7, #4]
 8005fcc:	f000 f839 	bl	8006042 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005fd0:	687b      	ldr	r3, [r7, #4]
 8005fd2:	2202      	movs	r2, #2
 8005fd4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8005fd8:	687b      	ldr	r3, [r7, #4]
 8005fda:	681a      	ldr	r2, [r3, #0]
 8005fdc:	687b      	ldr	r3, [r7, #4]
 8005fde:	3304      	adds	r3, #4
 8005fe0:	4619      	mov	r1, r3
 8005fe2:	4610      	mov	r0, r2
 8005fe4:	f000 fa8a 	bl	80064fc <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8005fe8:	687b      	ldr	r3, [r7, #4]
 8005fea:	2201      	movs	r2, #1
 8005fec:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005ff0:	687b      	ldr	r3, [r7, #4]
 8005ff2:	2201      	movs	r2, #1
 8005ff4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8005ff8:	687b      	ldr	r3, [r7, #4]
 8005ffa:	2201      	movs	r2, #1
 8005ffc:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8006000:	687b      	ldr	r3, [r7, #4]
 8006002:	2201      	movs	r2, #1
 8006004:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8006008:	687b      	ldr	r3, [r7, #4]
 800600a:	2201      	movs	r2, #1
 800600c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006010:	687b      	ldr	r3, [r7, #4]
 8006012:	2201      	movs	r2, #1
 8006014:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8006018:	687b      	ldr	r3, [r7, #4]
 800601a:	2201      	movs	r2, #1
 800601c:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8006020:	687b      	ldr	r3, [r7, #4]
 8006022:	2201      	movs	r2, #1
 8006024:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8006028:	687b      	ldr	r3, [r7, #4]
 800602a:	2201      	movs	r2, #1
 800602c:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8006030:	687b      	ldr	r3, [r7, #4]
 8006032:	2201      	movs	r2, #1
 8006034:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8006038:	2300      	movs	r3, #0
}
 800603a:	4618      	mov	r0, r3
 800603c:	3708      	adds	r7, #8
 800603e:	46bd      	mov	sp, r7
 8006040:	bd80      	pop	{r7, pc}

08006042 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 8006042:	b480      	push	{r7}
 8006044:	b083      	sub	sp, #12
 8006046:	af00      	add	r7, sp, #0
 8006048:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 800604a:	bf00      	nop
 800604c:	370c      	adds	r7, #12
 800604e:	46bd      	mov	sp, r7
 8006050:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006054:	4770      	bx	lr
	...

08006058 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8006058:	b580      	push	{r7, lr}
 800605a:	b084      	sub	sp, #16
 800605c:	af00      	add	r7, sp, #0
 800605e:	6078      	str	r0, [r7, #4]
 8006060:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8006062:	683b      	ldr	r3, [r7, #0]
 8006064:	2b00      	cmp	r3, #0
 8006066:	d109      	bne.n	800607c <HAL_TIM_PWM_Start+0x24>
 8006068:	687b      	ldr	r3, [r7, #4]
 800606a:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 800606e:	b2db      	uxtb	r3, r3
 8006070:	2b01      	cmp	r3, #1
 8006072:	bf14      	ite	ne
 8006074:	2301      	movne	r3, #1
 8006076:	2300      	moveq	r3, #0
 8006078:	b2db      	uxtb	r3, r3
 800607a:	e022      	b.n	80060c2 <HAL_TIM_PWM_Start+0x6a>
 800607c:	683b      	ldr	r3, [r7, #0]
 800607e:	2b04      	cmp	r3, #4
 8006080:	d109      	bne.n	8006096 <HAL_TIM_PWM_Start+0x3e>
 8006082:	687b      	ldr	r3, [r7, #4]
 8006084:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 8006088:	b2db      	uxtb	r3, r3
 800608a:	2b01      	cmp	r3, #1
 800608c:	bf14      	ite	ne
 800608e:	2301      	movne	r3, #1
 8006090:	2300      	moveq	r3, #0
 8006092:	b2db      	uxtb	r3, r3
 8006094:	e015      	b.n	80060c2 <HAL_TIM_PWM_Start+0x6a>
 8006096:	683b      	ldr	r3, [r7, #0]
 8006098:	2b08      	cmp	r3, #8
 800609a:	d109      	bne.n	80060b0 <HAL_TIM_PWM_Start+0x58>
 800609c:	687b      	ldr	r3, [r7, #4]
 800609e:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 80060a2:	b2db      	uxtb	r3, r3
 80060a4:	2b01      	cmp	r3, #1
 80060a6:	bf14      	ite	ne
 80060a8:	2301      	movne	r3, #1
 80060aa:	2300      	moveq	r3, #0
 80060ac:	b2db      	uxtb	r3, r3
 80060ae:	e008      	b.n	80060c2 <HAL_TIM_PWM_Start+0x6a>
 80060b0:	687b      	ldr	r3, [r7, #4]
 80060b2:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80060b6:	b2db      	uxtb	r3, r3
 80060b8:	2b01      	cmp	r3, #1
 80060ba:	bf14      	ite	ne
 80060bc:	2301      	movne	r3, #1
 80060be:	2300      	moveq	r3, #0
 80060c0:	b2db      	uxtb	r3, r3
 80060c2:	2b00      	cmp	r3, #0
 80060c4:	d001      	beq.n	80060ca <HAL_TIM_PWM_Start+0x72>
  {
    return HAL_ERROR;
 80060c6:	2301      	movs	r3, #1
 80060c8:	e07c      	b.n	80061c4 <HAL_TIM_PWM_Start+0x16c>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 80060ca:	683b      	ldr	r3, [r7, #0]
 80060cc:	2b00      	cmp	r3, #0
 80060ce:	d104      	bne.n	80060da <HAL_TIM_PWM_Start+0x82>
 80060d0:	687b      	ldr	r3, [r7, #4]
 80060d2:	2202      	movs	r2, #2
 80060d4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80060d8:	e013      	b.n	8006102 <HAL_TIM_PWM_Start+0xaa>
 80060da:	683b      	ldr	r3, [r7, #0]
 80060dc:	2b04      	cmp	r3, #4
 80060de:	d104      	bne.n	80060ea <HAL_TIM_PWM_Start+0x92>
 80060e0:	687b      	ldr	r3, [r7, #4]
 80060e2:	2202      	movs	r2, #2
 80060e4:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80060e8:	e00b      	b.n	8006102 <HAL_TIM_PWM_Start+0xaa>
 80060ea:	683b      	ldr	r3, [r7, #0]
 80060ec:	2b08      	cmp	r3, #8
 80060ee:	d104      	bne.n	80060fa <HAL_TIM_PWM_Start+0xa2>
 80060f0:	687b      	ldr	r3, [r7, #4]
 80060f2:	2202      	movs	r2, #2
 80060f4:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80060f8:	e003      	b.n	8006102 <HAL_TIM_PWM_Start+0xaa>
 80060fa:	687b      	ldr	r3, [r7, #4]
 80060fc:	2202      	movs	r2, #2
 80060fe:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8006102:	687b      	ldr	r3, [r7, #4]
 8006104:	681b      	ldr	r3, [r3, #0]
 8006106:	2201      	movs	r2, #1
 8006108:	6839      	ldr	r1, [r7, #0]
 800610a:	4618      	mov	r0, r3
 800610c:	f000 fce6 	bl	8006adc <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8006110:	687b      	ldr	r3, [r7, #4]
 8006112:	681b      	ldr	r3, [r3, #0]
 8006114:	4a2d      	ldr	r2, [pc, #180]	@ (80061cc <HAL_TIM_PWM_Start+0x174>)
 8006116:	4293      	cmp	r3, r2
 8006118:	d004      	beq.n	8006124 <HAL_TIM_PWM_Start+0xcc>
 800611a:	687b      	ldr	r3, [r7, #4]
 800611c:	681b      	ldr	r3, [r3, #0]
 800611e:	4a2c      	ldr	r2, [pc, #176]	@ (80061d0 <HAL_TIM_PWM_Start+0x178>)
 8006120:	4293      	cmp	r3, r2
 8006122:	d101      	bne.n	8006128 <HAL_TIM_PWM_Start+0xd0>
 8006124:	2301      	movs	r3, #1
 8006126:	e000      	b.n	800612a <HAL_TIM_PWM_Start+0xd2>
 8006128:	2300      	movs	r3, #0
 800612a:	2b00      	cmp	r3, #0
 800612c:	d007      	beq.n	800613e <HAL_TIM_PWM_Start+0xe6>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 800612e:	687b      	ldr	r3, [r7, #4]
 8006130:	681b      	ldr	r3, [r3, #0]
 8006132:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8006134:	687b      	ldr	r3, [r7, #4]
 8006136:	681b      	ldr	r3, [r3, #0]
 8006138:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 800613c:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800613e:	687b      	ldr	r3, [r7, #4]
 8006140:	681b      	ldr	r3, [r3, #0]
 8006142:	4a22      	ldr	r2, [pc, #136]	@ (80061cc <HAL_TIM_PWM_Start+0x174>)
 8006144:	4293      	cmp	r3, r2
 8006146:	d022      	beq.n	800618e <HAL_TIM_PWM_Start+0x136>
 8006148:	687b      	ldr	r3, [r7, #4]
 800614a:	681b      	ldr	r3, [r3, #0]
 800614c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006150:	d01d      	beq.n	800618e <HAL_TIM_PWM_Start+0x136>
 8006152:	687b      	ldr	r3, [r7, #4]
 8006154:	681b      	ldr	r3, [r3, #0]
 8006156:	4a1f      	ldr	r2, [pc, #124]	@ (80061d4 <HAL_TIM_PWM_Start+0x17c>)
 8006158:	4293      	cmp	r3, r2
 800615a:	d018      	beq.n	800618e <HAL_TIM_PWM_Start+0x136>
 800615c:	687b      	ldr	r3, [r7, #4]
 800615e:	681b      	ldr	r3, [r3, #0]
 8006160:	4a1d      	ldr	r2, [pc, #116]	@ (80061d8 <HAL_TIM_PWM_Start+0x180>)
 8006162:	4293      	cmp	r3, r2
 8006164:	d013      	beq.n	800618e <HAL_TIM_PWM_Start+0x136>
 8006166:	687b      	ldr	r3, [r7, #4]
 8006168:	681b      	ldr	r3, [r3, #0]
 800616a:	4a1c      	ldr	r2, [pc, #112]	@ (80061dc <HAL_TIM_PWM_Start+0x184>)
 800616c:	4293      	cmp	r3, r2
 800616e:	d00e      	beq.n	800618e <HAL_TIM_PWM_Start+0x136>
 8006170:	687b      	ldr	r3, [r7, #4]
 8006172:	681b      	ldr	r3, [r3, #0]
 8006174:	4a16      	ldr	r2, [pc, #88]	@ (80061d0 <HAL_TIM_PWM_Start+0x178>)
 8006176:	4293      	cmp	r3, r2
 8006178:	d009      	beq.n	800618e <HAL_TIM_PWM_Start+0x136>
 800617a:	687b      	ldr	r3, [r7, #4]
 800617c:	681b      	ldr	r3, [r3, #0]
 800617e:	4a18      	ldr	r2, [pc, #96]	@ (80061e0 <HAL_TIM_PWM_Start+0x188>)
 8006180:	4293      	cmp	r3, r2
 8006182:	d004      	beq.n	800618e <HAL_TIM_PWM_Start+0x136>
 8006184:	687b      	ldr	r3, [r7, #4]
 8006186:	681b      	ldr	r3, [r3, #0]
 8006188:	4a16      	ldr	r2, [pc, #88]	@ (80061e4 <HAL_TIM_PWM_Start+0x18c>)
 800618a:	4293      	cmp	r3, r2
 800618c:	d111      	bne.n	80061b2 <HAL_TIM_PWM_Start+0x15a>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800618e:	687b      	ldr	r3, [r7, #4]
 8006190:	681b      	ldr	r3, [r3, #0]
 8006192:	689b      	ldr	r3, [r3, #8]
 8006194:	f003 0307 	and.w	r3, r3, #7
 8006198:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800619a:	68fb      	ldr	r3, [r7, #12]
 800619c:	2b06      	cmp	r3, #6
 800619e:	d010      	beq.n	80061c2 <HAL_TIM_PWM_Start+0x16a>
    {
      __HAL_TIM_ENABLE(htim);
 80061a0:	687b      	ldr	r3, [r7, #4]
 80061a2:	681b      	ldr	r3, [r3, #0]
 80061a4:	681a      	ldr	r2, [r3, #0]
 80061a6:	687b      	ldr	r3, [r7, #4]
 80061a8:	681b      	ldr	r3, [r3, #0]
 80061aa:	f042 0201 	orr.w	r2, r2, #1
 80061ae:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80061b0:	e007      	b.n	80061c2 <HAL_TIM_PWM_Start+0x16a>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80061b2:	687b      	ldr	r3, [r7, #4]
 80061b4:	681b      	ldr	r3, [r3, #0]
 80061b6:	681a      	ldr	r2, [r3, #0]
 80061b8:	687b      	ldr	r3, [r7, #4]
 80061ba:	681b      	ldr	r3, [r3, #0]
 80061bc:	f042 0201 	orr.w	r2, r2, #1
 80061c0:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80061c2:	2300      	movs	r3, #0
}
 80061c4:	4618      	mov	r0, r3
 80061c6:	3710      	adds	r7, #16
 80061c8:	46bd      	mov	sp, r7
 80061ca:	bd80      	pop	{r7, pc}
 80061cc:	40010000 	.word	0x40010000
 80061d0:	40010400 	.word	0x40010400
 80061d4:	40000400 	.word	0x40000400
 80061d8:	40000800 	.word	0x40000800
 80061dc:	40000c00 	.word	0x40000c00
 80061e0:	40014000 	.word	0x40014000
 80061e4:	40001800 	.word	0x40001800

080061e8 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 80061e8:	b580      	push	{r7, lr}
 80061ea:	b086      	sub	sp, #24
 80061ec:	af00      	add	r7, sp, #0
 80061ee:	60f8      	str	r0, [r7, #12]
 80061f0:	60b9      	str	r1, [r7, #8]
 80061f2:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80061f4:	2300      	movs	r3, #0
 80061f6:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 80061f8:	68fb      	ldr	r3, [r7, #12]
 80061fa:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80061fe:	2b01      	cmp	r3, #1
 8006200:	d101      	bne.n	8006206 <HAL_TIM_PWM_ConfigChannel+0x1e>
 8006202:	2302      	movs	r3, #2
 8006204:	e0ae      	b.n	8006364 <HAL_TIM_PWM_ConfigChannel+0x17c>
 8006206:	68fb      	ldr	r3, [r7, #12]
 8006208:	2201      	movs	r2, #1
 800620a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 800620e:	687b      	ldr	r3, [r7, #4]
 8006210:	2b0c      	cmp	r3, #12
 8006212:	f200 809f 	bhi.w	8006354 <HAL_TIM_PWM_ConfigChannel+0x16c>
 8006216:	a201      	add	r2, pc, #4	@ (adr r2, 800621c <HAL_TIM_PWM_ConfigChannel+0x34>)
 8006218:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800621c:	08006251 	.word	0x08006251
 8006220:	08006355 	.word	0x08006355
 8006224:	08006355 	.word	0x08006355
 8006228:	08006355 	.word	0x08006355
 800622c:	08006291 	.word	0x08006291
 8006230:	08006355 	.word	0x08006355
 8006234:	08006355 	.word	0x08006355
 8006238:	08006355 	.word	0x08006355
 800623c:	080062d3 	.word	0x080062d3
 8006240:	08006355 	.word	0x08006355
 8006244:	08006355 	.word	0x08006355
 8006248:	08006355 	.word	0x08006355
 800624c:	08006313 	.word	0x08006313
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8006250:	68fb      	ldr	r3, [r7, #12]
 8006252:	681b      	ldr	r3, [r3, #0]
 8006254:	68b9      	ldr	r1, [r7, #8]
 8006256:	4618      	mov	r0, r3
 8006258:	f000 f9f6 	bl	8006648 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 800625c:	68fb      	ldr	r3, [r7, #12]
 800625e:	681b      	ldr	r3, [r3, #0]
 8006260:	699a      	ldr	r2, [r3, #24]
 8006262:	68fb      	ldr	r3, [r7, #12]
 8006264:	681b      	ldr	r3, [r3, #0]
 8006266:	f042 0208 	orr.w	r2, r2, #8
 800626a:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 800626c:	68fb      	ldr	r3, [r7, #12]
 800626e:	681b      	ldr	r3, [r3, #0]
 8006270:	699a      	ldr	r2, [r3, #24]
 8006272:	68fb      	ldr	r3, [r7, #12]
 8006274:	681b      	ldr	r3, [r3, #0]
 8006276:	f022 0204 	bic.w	r2, r2, #4
 800627a:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 800627c:	68fb      	ldr	r3, [r7, #12]
 800627e:	681b      	ldr	r3, [r3, #0]
 8006280:	6999      	ldr	r1, [r3, #24]
 8006282:	68bb      	ldr	r3, [r7, #8]
 8006284:	691a      	ldr	r2, [r3, #16]
 8006286:	68fb      	ldr	r3, [r7, #12]
 8006288:	681b      	ldr	r3, [r3, #0]
 800628a:	430a      	orrs	r2, r1
 800628c:	619a      	str	r2, [r3, #24]
      break;
 800628e:	e064      	b.n	800635a <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8006290:	68fb      	ldr	r3, [r7, #12]
 8006292:	681b      	ldr	r3, [r3, #0]
 8006294:	68b9      	ldr	r1, [r7, #8]
 8006296:	4618      	mov	r0, r3
 8006298:	f000 fa46 	bl	8006728 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 800629c:	68fb      	ldr	r3, [r7, #12]
 800629e:	681b      	ldr	r3, [r3, #0]
 80062a0:	699a      	ldr	r2, [r3, #24]
 80062a2:	68fb      	ldr	r3, [r7, #12]
 80062a4:	681b      	ldr	r3, [r3, #0]
 80062a6:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80062aa:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 80062ac:	68fb      	ldr	r3, [r7, #12]
 80062ae:	681b      	ldr	r3, [r3, #0]
 80062b0:	699a      	ldr	r2, [r3, #24]
 80062b2:	68fb      	ldr	r3, [r7, #12]
 80062b4:	681b      	ldr	r3, [r3, #0]
 80062b6:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80062ba:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 80062bc:	68fb      	ldr	r3, [r7, #12]
 80062be:	681b      	ldr	r3, [r3, #0]
 80062c0:	6999      	ldr	r1, [r3, #24]
 80062c2:	68bb      	ldr	r3, [r7, #8]
 80062c4:	691b      	ldr	r3, [r3, #16]
 80062c6:	021a      	lsls	r2, r3, #8
 80062c8:	68fb      	ldr	r3, [r7, #12]
 80062ca:	681b      	ldr	r3, [r3, #0]
 80062cc:	430a      	orrs	r2, r1
 80062ce:	619a      	str	r2, [r3, #24]
      break;
 80062d0:	e043      	b.n	800635a <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 80062d2:	68fb      	ldr	r3, [r7, #12]
 80062d4:	681b      	ldr	r3, [r3, #0]
 80062d6:	68b9      	ldr	r1, [r7, #8]
 80062d8:	4618      	mov	r0, r3
 80062da:	f000 fa9b 	bl	8006814 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 80062de:	68fb      	ldr	r3, [r7, #12]
 80062e0:	681b      	ldr	r3, [r3, #0]
 80062e2:	69da      	ldr	r2, [r3, #28]
 80062e4:	68fb      	ldr	r3, [r7, #12]
 80062e6:	681b      	ldr	r3, [r3, #0]
 80062e8:	f042 0208 	orr.w	r2, r2, #8
 80062ec:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 80062ee:	68fb      	ldr	r3, [r7, #12]
 80062f0:	681b      	ldr	r3, [r3, #0]
 80062f2:	69da      	ldr	r2, [r3, #28]
 80062f4:	68fb      	ldr	r3, [r7, #12]
 80062f6:	681b      	ldr	r3, [r3, #0]
 80062f8:	f022 0204 	bic.w	r2, r2, #4
 80062fc:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 80062fe:	68fb      	ldr	r3, [r7, #12]
 8006300:	681b      	ldr	r3, [r3, #0]
 8006302:	69d9      	ldr	r1, [r3, #28]
 8006304:	68bb      	ldr	r3, [r7, #8]
 8006306:	691a      	ldr	r2, [r3, #16]
 8006308:	68fb      	ldr	r3, [r7, #12]
 800630a:	681b      	ldr	r3, [r3, #0]
 800630c:	430a      	orrs	r2, r1
 800630e:	61da      	str	r2, [r3, #28]
      break;
 8006310:	e023      	b.n	800635a <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8006312:	68fb      	ldr	r3, [r7, #12]
 8006314:	681b      	ldr	r3, [r3, #0]
 8006316:	68b9      	ldr	r1, [r7, #8]
 8006318:	4618      	mov	r0, r3
 800631a:	f000 faef 	bl	80068fc <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 800631e:	68fb      	ldr	r3, [r7, #12]
 8006320:	681b      	ldr	r3, [r3, #0]
 8006322:	69da      	ldr	r2, [r3, #28]
 8006324:	68fb      	ldr	r3, [r7, #12]
 8006326:	681b      	ldr	r3, [r3, #0]
 8006328:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800632c:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 800632e:	68fb      	ldr	r3, [r7, #12]
 8006330:	681b      	ldr	r3, [r3, #0]
 8006332:	69da      	ldr	r2, [r3, #28]
 8006334:	68fb      	ldr	r3, [r7, #12]
 8006336:	681b      	ldr	r3, [r3, #0]
 8006338:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800633c:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 800633e:	68fb      	ldr	r3, [r7, #12]
 8006340:	681b      	ldr	r3, [r3, #0]
 8006342:	69d9      	ldr	r1, [r3, #28]
 8006344:	68bb      	ldr	r3, [r7, #8]
 8006346:	691b      	ldr	r3, [r3, #16]
 8006348:	021a      	lsls	r2, r3, #8
 800634a:	68fb      	ldr	r3, [r7, #12]
 800634c:	681b      	ldr	r3, [r3, #0]
 800634e:	430a      	orrs	r2, r1
 8006350:	61da      	str	r2, [r3, #28]
      break;
 8006352:	e002      	b.n	800635a <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      status = HAL_ERROR;
 8006354:	2301      	movs	r3, #1
 8006356:	75fb      	strb	r3, [r7, #23]
      break;
 8006358:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 800635a:	68fb      	ldr	r3, [r7, #12]
 800635c:	2200      	movs	r2, #0
 800635e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8006362:	7dfb      	ldrb	r3, [r7, #23]
}
 8006364:	4618      	mov	r0, r3
 8006366:	3718      	adds	r7, #24
 8006368:	46bd      	mov	sp, r7
 800636a:	bd80      	pop	{r7, pc}

0800636c <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 800636c:	b580      	push	{r7, lr}
 800636e:	b084      	sub	sp, #16
 8006370:	af00      	add	r7, sp, #0
 8006372:	6078      	str	r0, [r7, #4]
 8006374:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8006376:	2300      	movs	r3, #0
 8006378:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 800637a:	687b      	ldr	r3, [r7, #4]
 800637c:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8006380:	2b01      	cmp	r3, #1
 8006382:	d101      	bne.n	8006388 <HAL_TIM_ConfigClockSource+0x1c>
 8006384:	2302      	movs	r3, #2
 8006386:	e0b4      	b.n	80064f2 <HAL_TIM_ConfigClockSource+0x186>
 8006388:	687b      	ldr	r3, [r7, #4]
 800638a:	2201      	movs	r2, #1
 800638c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8006390:	687b      	ldr	r3, [r7, #4]
 8006392:	2202      	movs	r2, #2
 8006394:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8006398:	687b      	ldr	r3, [r7, #4]
 800639a:	681b      	ldr	r3, [r3, #0]
 800639c:	689b      	ldr	r3, [r3, #8]
 800639e:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 80063a0:	68bb      	ldr	r3, [r7, #8]
 80063a2:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 80063a6:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80063a8:	68bb      	ldr	r3, [r7, #8]
 80063aa:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 80063ae:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 80063b0:	687b      	ldr	r3, [r7, #4]
 80063b2:	681b      	ldr	r3, [r3, #0]
 80063b4:	68ba      	ldr	r2, [r7, #8]
 80063b6:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 80063b8:	683b      	ldr	r3, [r7, #0]
 80063ba:	681b      	ldr	r3, [r3, #0]
 80063bc:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80063c0:	d03e      	beq.n	8006440 <HAL_TIM_ConfigClockSource+0xd4>
 80063c2:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80063c6:	f200 8087 	bhi.w	80064d8 <HAL_TIM_ConfigClockSource+0x16c>
 80063ca:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80063ce:	f000 8086 	beq.w	80064de <HAL_TIM_ConfigClockSource+0x172>
 80063d2:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80063d6:	d87f      	bhi.n	80064d8 <HAL_TIM_ConfigClockSource+0x16c>
 80063d8:	2b70      	cmp	r3, #112	@ 0x70
 80063da:	d01a      	beq.n	8006412 <HAL_TIM_ConfigClockSource+0xa6>
 80063dc:	2b70      	cmp	r3, #112	@ 0x70
 80063de:	d87b      	bhi.n	80064d8 <HAL_TIM_ConfigClockSource+0x16c>
 80063e0:	2b60      	cmp	r3, #96	@ 0x60
 80063e2:	d050      	beq.n	8006486 <HAL_TIM_ConfigClockSource+0x11a>
 80063e4:	2b60      	cmp	r3, #96	@ 0x60
 80063e6:	d877      	bhi.n	80064d8 <HAL_TIM_ConfigClockSource+0x16c>
 80063e8:	2b50      	cmp	r3, #80	@ 0x50
 80063ea:	d03c      	beq.n	8006466 <HAL_TIM_ConfigClockSource+0xfa>
 80063ec:	2b50      	cmp	r3, #80	@ 0x50
 80063ee:	d873      	bhi.n	80064d8 <HAL_TIM_ConfigClockSource+0x16c>
 80063f0:	2b40      	cmp	r3, #64	@ 0x40
 80063f2:	d058      	beq.n	80064a6 <HAL_TIM_ConfigClockSource+0x13a>
 80063f4:	2b40      	cmp	r3, #64	@ 0x40
 80063f6:	d86f      	bhi.n	80064d8 <HAL_TIM_ConfigClockSource+0x16c>
 80063f8:	2b30      	cmp	r3, #48	@ 0x30
 80063fa:	d064      	beq.n	80064c6 <HAL_TIM_ConfigClockSource+0x15a>
 80063fc:	2b30      	cmp	r3, #48	@ 0x30
 80063fe:	d86b      	bhi.n	80064d8 <HAL_TIM_ConfigClockSource+0x16c>
 8006400:	2b20      	cmp	r3, #32
 8006402:	d060      	beq.n	80064c6 <HAL_TIM_ConfigClockSource+0x15a>
 8006404:	2b20      	cmp	r3, #32
 8006406:	d867      	bhi.n	80064d8 <HAL_TIM_ConfigClockSource+0x16c>
 8006408:	2b00      	cmp	r3, #0
 800640a:	d05c      	beq.n	80064c6 <HAL_TIM_ConfigClockSource+0x15a>
 800640c:	2b10      	cmp	r3, #16
 800640e:	d05a      	beq.n	80064c6 <HAL_TIM_ConfigClockSource+0x15a>
 8006410:	e062      	b.n	80064d8 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8006412:	687b      	ldr	r3, [r7, #4]
 8006414:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8006416:	683b      	ldr	r3, [r7, #0]
 8006418:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 800641a:	683b      	ldr	r3, [r7, #0]
 800641c:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 800641e:	683b      	ldr	r3, [r7, #0]
 8006420:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8006422:	f000 fb3b 	bl	8006a9c <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8006426:	687b      	ldr	r3, [r7, #4]
 8006428:	681b      	ldr	r3, [r3, #0]
 800642a:	689b      	ldr	r3, [r3, #8]
 800642c:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 800642e:	68bb      	ldr	r3, [r7, #8]
 8006430:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 8006434:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8006436:	687b      	ldr	r3, [r7, #4]
 8006438:	681b      	ldr	r3, [r3, #0]
 800643a:	68ba      	ldr	r2, [r7, #8]
 800643c:	609a      	str	r2, [r3, #8]
      break;
 800643e:	e04f      	b.n	80064e0 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8006440:	687b      	ldr	r3, [r7, #4]
 8006442:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8006444:	683b      	ldr	r3, [r7, #0]
 8006446:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8006448:	683b      	ldr	r3, [r7, #0]
 800644a:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 800644c:	683b      	ldr	r3, [r7, #0]
 800644e:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8006450:	f000 fb24 	bl	8006a9c <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8006454:	687b      	ldr	r3, [r7, #4]
 8006456:	681b      	ldr	r3, [r3, #0]
 8006458:	689a      	ldr	r2, [r3, #8]
 800645a:	687b      	ldr	r3, [r7, #4]
 800645c:	681b      	ldr	r3, [r3, #0]
 800645e:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8006462:	609a      	str	r2, [r3, #8]
      break;
 8006464:	e03c      	b.n	80064e0 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8006466:	687b      	ldr	r3, [r7, #4]
 8006468:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800646a:	683b      	ldr	r3, [r7, #0]
 800646c:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800646e:	683b      	ldr	r3, [r7, #0]
 8006470:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8006472:	461a      	mov	r2, r3
 8006474:	f000 fa98 	bl	80069a8 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8006478:	687b      	ldr	r3, [r7, #4]
 800647a:	681b      	ldr	r3, [r3, #0]
 800647c:	2150      	movs	r1, #80	@ 0x50
 800647e:	4618      	mov	r0, r3
 8006480:	f000 faf1 	bl	8006a66 <TIM_ITRx_SetConfig>
      break;
 8006484:	e02c      	b.n	80064e0 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8006486:	687b      	ldr	r3, [r7, #4]
 8006488:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800648a:	683b      	ldr	r3, [r7, #0]
 800648c:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800648e:	683b      	ldr	r3, [r7, #0]
 8006490:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8006492:	461a      	mov	r2, r3
 8006494:	f000 fab7 	bl	8006a06 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8006498:	687b      	ldr	r3, [r7, #4]
 800649a:	681b      	ldr	r3, [r3, #0]
 800649c:	2160      	movs	r1, #96	@ 0x60
 800649e:	4618      	mov	r0, r3
 80064a0:	f000 fae1 	bl	8006a66 <TIM_ITRx_SetConfig>
      break;
 80064a4:	e01c      	b.n	80064e0 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80064a6:	687b      	ldr	r3, [r7, #4]
 80064a8:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80064aa:	683b      	ldr	r3, [r7, #0]
 80064ac:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80064ae:	683b      	ldr	r3, [r7, #0]
 80064b0:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 80064b2:	461a      	mov	r2, r3
 80064b4:	f000 fa78 	bl	80069a8 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 80064b8:	687b      	ldr	r3, [r7, #4]
 80064ba:	681b      	ldr	r3, [r3, #0]
 80064bc:	2140      	movs	r1, #64	@ 0x40
 80064be:	4618      	mov	r0, r3
 80064c0:	f000 fad1 	bl	8006a66 <TIM_ITRx_SetConfig>
      break;
 80064c4:	e00c      	b.n	80064e0 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 80064c6:	687b      	ldr	r3, [r7, #4]
 80064c8:	681a      	ldr	r2, [r3, #0]
 80064ca:	683b      	ldr	r3, [r7, #0]
 80064cc:	681b      	ldr	r3, [r3, #0]
 80064ce:	4619      	mov	r1, r3
 80064d0:	4610      	mov	r0, r2
 80064d2:	f000 fac8 	bl	8006a66 <TIM_ITRx_SetConfig>
      break;
 80064d6:	e003      	b.n	80064e0 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 80064d8:	2301      	movs	r3, #1
 80064da:	73fb      	strb	r3, [r7, #15]
      break;
 80064dc:	e000      	b.n	80064e0 <HAL_TIM_ConfigClockSource+0x174>
      break;
 80064de:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 80064e0:	687b      	ldr	r3, [r7, #4]
 80064e2:	2201      	movs	r2, #1
 80064e4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 80064e8:	687b      	ldr	r3, [r7, #4]
 80064ea:	2200      	movs	r2, #0
 80064ec:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 80064f0:	7bfb      	ldrb	r3, [r7, #15]
}
 80064f2:	4618      	mov	r0, r3
 80064f4:	3710      	adds	r7, #16
 80064f6:	46bd      	mov	sp, r7
 80064f8:	bd80      	pop	{r7, pc}
	...

080064fc <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 80064fc:	b480      	push	{r7}
 80064fe:	b085      	sub	sp, #20
 8006500:	af00      	add	r7, sp, #0
 8006502:	6078      	str	r0, [r7, #4]
 8006504:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8006506:	687b      	ldr	r3, [r7, #4]
 8006508:	681b      	ldr	r3, [r3, #0]
 800650a:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800650c:	687b      	ldr	r3, [r7, #4]
 800650e:	4a43      	ldr	r2, [pc, #268]	@ (800661c <TIM_Base_SetConfig+0x120>)
 8006510:	4293      	cmp	r3, r2
 8006512:	d013      	beq.n	800653c <TIM_Base_SetConfig+0x40>
 8006514:	687b      	ldr	r3, [r7, #4]
 8006516:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800651a:	d00f      	beq.n	800653c <TIM_Base_SetConfig+0x40>
 800651c:	687b      	ldr	r3, [r7, #4]
 800651e:	4a40      	ldr	r2, [pc, #256]	@ (8006620 <TIM_Base_SetConfig+0x124>)
 8006520:	4293      	cmp	r3, r2
 8006522:	d00b      	beq.n	800653c <TIM_Base_SetConfig+0x40>
 8006524:	687b      	ldr	r3, [r7, #4]
 8006526:	4a3f      	ldr	r2, [pc, #252]	@ (8006624 <TIM_Base_SetConfig+0x128>)
 8006528:	4293      	cmp	r3, r2
 800652a:	d007      	beq.n	800653c <TIM_Base_SetConfig+0x40>
 800652c:	687b      	ldr	r3, [r7, #4]
 800652e:	4a3e      	ldr	r2, [pc, #248]	@ (8006628 <TIM_Base_SetConfig+0x12c>)
 8006530:	4293      	cmp	r3, r2
 8006532:	d003      	beq.n	800653c <TIM_Base_SetConfig+0x40>
 8006534:	687b      	ldr	r3, [r7, #4]
 8006536:	4a3d      	ldr	r2, [pc, #244]	@ (800662c <TIM_Base_SetConfig+0x130>)
 8006538:	4293      	cmp	r3, r2
 800653a:	d108      	bne.n	800654e <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800653c:	68fb      	ldr	r3, [r7, #12]
 800653e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006542:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8006544:	683b      	ldr	r3, [r7, #0]
 8006546:	685b      	ldr	r3, [r3, #4]
 8006548:	68fa      	ldr	r2, [r7, #12]
 800654a:	4313      	orrs	r3, r2
 800654c:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800654e:	687b      	ldr	r3, [r7, #4]
 8006550:	4a32      	ldr	r2, [pc, #200]	@ (800661c <TIM_Base_SetConfig+0x120>)
 8006552:	4293      	cmp	r3, r2
 8006554:	d02b      	beq.n	80065ae <TIM_Base_SetConfig+0xb2>
 8006556:	687b      	ldr	r3, [r7, #4]
 8006558:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800655c:	d027      	beq.n	80065ae <TIM_Base_SetConfig+0xb2>
 800655e:	687b      	ldr	r3, [r7, #4]
 8006560:	4a2f      	ldr	r2, [pc, #188]	@ (8006620 <TIM_Base_SetConfig+0x124>)
 8006562:	4293      	cmp	r3, r2
 8006564:	d023      	beq.n	80065ae <TIM_Base_SetConfig+0xb2>
 8006566:	687b      	ldr	r3, [r7, #4]
 8006568:	4a2e      	ldr	r2, [pc, #184]	@ (8006624 <TIM_Base_SetConfig+0x128>)
 800656a:	4293      	cmp	r3, r2
 800656c:	d01f      	beq.n	80065ae <TIM_Base_SetConfig+0xb2>
 800656e:	687b      	ldr	r3, [r7, #4]
 8006570:	4a2d      	ldr	r2, [pc, #180]	@ (8006628 <TIM_Base_SetConfig+0x12c>)
 8006572:	4293      	cmp	r3, r2
 8006574:	d01b      	beq.n	80065ae <TIM_Base_SetConfig+0xb2>
 8006576:	687b      	ldr	r3, [r7, #4]
 8006578:	4a2c      	ldr	r2, [pc, #176]	@ (800662c <TIM_Base_SetConfig+0x130>)
 800657a:	4293      	cmp	r3, r2
 800657c:	d017      	beq.n	80065ae <TIM_Base_SetConfig+0xb2>
 800657e:	687b      	ldr	r3, [r7, #4]
 8006580:	4a2b      	ldr	r2, [pc, #172]	@ (8006630 <TIM_Base_SetConfig+0x134>)
 8006582:	4293      	cmp	r3, r2
 8006584:	d013      	beq.n	80065ae <TIM_Base_SetConfig+0xb2>
 8006586:	687b      	ldr	r3, [r7, #4]
 8006588:	4a2a      	ldr	r2, [pc, #168]	@ (8006634 <TIM_Base_SetConfig+0x138>)
 800658a:	4293      	cmp	r3, r2
 800658c:	d00f      	beq.n	80065ae <TIM_Base_SetConfig+0xb2>
 800658e:	687b      	ldr	r3, [r7, #4]
 8006590:	4a29      	ldr	r2, [pc, #164]	@ (8006638 <TIM_Base_SetConfig+0x13c>)
 8006592:	4293      	cmp	r3, r2
 8006594:	d00b      	beq.n	80065ae <TIM_Base_SetConfig+0xb2>
 8006596:	687b      	ldr	r3, [r7, #4]
 8006598:	4a28      	ldr	r2, [pc, #160]	@ (800663c <TIM_Base_SetConfig+0x140>)
 800659a:	4293      	cmp	r3, r2
 800659c:	d007      	beq.n	80065ae <TIM_Base_SetConfig+0xb2>
 800659e:	687b      	ldr	r3, [r7, #4]
 80065a0:	4a27      	ldr	r2, [pc, #156]	@ (8006640 <TIM_Base_SetConfig+0x144>)
 80065a2:	4293      	cmp	r3, r2
 80065a4:	d003      	beq.n	80065ae <TIM_Base_SetConfig+0xb2>
 80065a6:	687b      	ldr	r3, [r7, #4]
 80065a8:	4a26      	ldr	r2, [pc, #152]	@ (8006644 <TIM_Base_SetConfig+0x148>)
 80065aa:	4293      	cmp	r3, r2
 80065ac:	d108      	bne.n	80065c0 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80065ae:	68fb      	ldr	r3, [r7, #12]
 80065b0:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80065b4:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80065b6:	683b      	ldr	r3, [r7, #0]
 80065b8:	68db      	ldr	r3, [r3, #12]
 80065ba:	68fa      	ldr	r2, [r7, #12]
 80065bc:	4313      	orrs	r3, r2
 80065be:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80065c0:	68fb      	ldr	r3, [r7, #12]
 80065c2:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 80065c6:	683b      	ldr	r3, [r7, #0]
 80065c8:	695b      	ldr	r3, [r3, #20]
 80065ca:	4313      	orrs	r3, r2
 80065cc:	60fb      	str	r3, [r7, #12]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80065ce:	683b      	ldr	r3, [r7, #0]
 80065d0:	689a      	ldr	r2, [r3, #8]
 80065d2:	687b      	ldr	r3, [r7, #4]
 80065d4:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80065d6:	683b      	ldr	r3, [r7, #0]
 80065d8:	681a      	ldr	r2, [r3, #0]
 80065da:	687b      	ldr	r3, [r7, #4]
 80065dc:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80065de:	687b      	ldr	r3, [r7, #4]
 80065e0:	4a0e      	ldr	r2, [pc, #56]	@ (800661c <TIM_Base_SetConfig+0x120>)
 80065e2:	4293      	cmp	r3, r2
 80065e4:	d003      	beq.n	80065ee <TIM_Base_SetConfig+0xf2>
 80065e6:	687b      	ldr	r3, [r7, #4]
 80065e8:	4a10      	ldr	r2, [pc, #64]	@ (800662c <TIM_Base_SetConfig+0x130>)
 80065ea:	4293      	cmp	r3, r2
 80065ec:	d103      	bne.n	80065f6 <TIM_Base_SetConfig+0xfa>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80065ee:	683b      	ldr	r3, [r7, #0]
 80065f0:	691a      	ldr	r2, [r3, #16]
 80065f2:	687b      	ldr	r3, [r7, #4]
 80065f4:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Disable Update Event (UEV) with Update Generation (UG)
     by changing Update Request Source (URS) to avoid Update flag (UIF) */
  SET_BIT(TIMx->CR1, TIM_CR1_URS);
 80065f6:	687b      	ldr	r3, [r7, #4]
 80065f8:	681b      	ldr	r3, [r3, #0]
 80065fa:	f043 0204 	orr.w	r2, r3, #4
 80065fe:	687b      	ldr	r3, [r7, #4]
 8006600:	601a      	str	r2, [r3, #0]

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8006602:	687b      	ldr	r3, [r7, #4]
 8006604:	2201      	movs	r2, #1
 8006606:	615a      	str	r2, [r3, #20]

  TIMx->CR1 = tmpcr1;
 8006608:	687b      	ldr	r3, [r7, #4]
 800660a:	68fa      	ldr	r2, [r7, #12]
 800660c:	601a      	str	r2, [r3, #0]
}
 800660e:	bf00      	nop
 8006610:	3714      	adds	r7, #20
 8006612:	46bd      	mov	sp, r7
 8006614:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006618:	4770      	bx	lr
 800661a:	bf00      	nop
 800661c:	40010000 	.word	0x40010000
 8006620:	40000400 	.word	0x40000400
 8006624:	40000800 	.word	0x40000800
 8006628:	40000c00 	.word	0x40000c00
 800662c:	40010400 	.word	0x40010400
 8006630:	40014000 	.word	0x40014000
 8006634:	40014400 	.word	0x40014400
 8006638:	40014800 	.word	0x40014800
 800663c:	40001800 	.word	0x40001800
 8006640:	40001c00 	.word	0x40001c00
 8006644:	40002000 	.word	0x40002000

08006648 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8006648:	b480      	push	{r7}
 800664a:	b087      	sub	sp, #28
 800664c:	af00      	add	r7, sp, #0
 800664e:	6078      	str	r0, [r7, #4]
 8006650:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006652:	687b      	ldr	r3, [r7, #4]
 8006654:	6a1b      	ldr	r3, [r3, #32]
 8006656:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8006658:	687b      	ldr	r3, [r7, #4]
 800665a:	6a1b      	ldr	r3, [r3, #32]
 800665c:	f023 0201 	bic.w	r2, r3, #1
 8006660:	687b      	ldr	r3, [r7, #4]
 8006662:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006664:	687b      	ldr	r3, [r7, #4]
 8006666:	685b      	ldr	r3, [r3, #4]
 8006668:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800666a:	687b      	ldr	r3, [r7, #4]
 800666c:	699b      	ldr	r3, [r3, #24]
 800666e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8006670:	68fb      	ldr	r3, [r7, #12]
 8006672:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006676:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8006678:	68fb      	ldr	r3, [r7, #12]
 800667a:	f023 0303 	bic.w	r3, r3, #3
 800667e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8006680:	683b      	ldr	r3, [r7, #0]
 8006682:	681b      	ldr	r3, [r3, #0]
 8006684:	68fa      	ldr	r2, [r7, #12]
 8006686:	4313      	orrs	r3, r2
 8006688:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 800668a:	697b      	ldr	r3, [r7, #20]
 800668c:	f023 0302 	bic.w	r3, r3, #2
 8006690:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8006692:	683b      	ldr	r3, [r7, #0]
 8006694:	689b      	ldr	r3, [r3, #8]
 8006696:	697a      	ldr	r2, [r7, #20]
 8006698:	4313      	orrs	r3, r2
 800669a:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 800669c:	687b      	ldr	r3, [r7, #4]
 800669e:	4a20      	ldr	r2, [pc, #128]	@ (8006720 <TIM_OC1_SetConfig+0xd8>)
 80066a0:	4293      	cmp	r3, r2
 80066a2:	d003      	beq.n	80066ac <TIM_OC1_SetConfig+0x64>
 80066a4:	687b      	ldr	r3, [r7, #4]
 80066a6:	4a1f      	ldr	r2, [pc, #124]	@ (8006724 <TIM_OC1_SetConfig+0xdc>)
 80066a8:	4293      	cmp	r3, r2
 80066aa:	d10c      	bne.n	80066c6 <TIM_OC1_SetConfig+0x7e>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 80066ac:	697b      	ldr	r3, [r7, #20]
 80066ae:	f023 0308 	bic.w	r3, r3, #8
 80066b2:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 80066b4:	683b      	ldr	r3, [r7, #0]
 80066b6:	68db      	ldr	r3, [r3, #12]
 80066b8:	697a      	ldr	r2, [r7, #20]
 80066ba:	4313      	orrs	r3, r2
 80066bc:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 80066be:	697b      	ldr	r3, [r7, #20]
 80066c0:	f023 0304 	bic.w	r3, r3, #4
 80066c4:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80066c6:	687b      	ldr	r3, [r7, #4]
 80066c8:	4a15      	ldr	r2, [pc, #84]	@ (8006720 <TIM_OC1_SetConfig+0xd8>)
 80066ca:	4293      	cmp	r3, r2
 80066cc:	d003      	beq.n	80066d6 <TIM_OC1_SetConfig+0x8e>
 80066ce:	687b      	ldr	r3, [r7, #4]
 80066d0:	4a14      	ldr	r2, [pc, #80]	@ (8006724 <TIM_OC1_SetConfig+0xdc>)
 80066d2:	4293      	cmp	r3, r2
 80066d4:	d111      	bne.n	80066fa <TIM_OC1_SetConfig+0xb2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 80066d6:	693b      	ldr	r3, [r7, #16]
 80066d8:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80066dc:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 80066de:	693b      	ldr	r3, [r7, #16]
 80066e0:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 80066e4:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 80066e6:	683b      	ldr	r3, [r7, #0]
 80066e8:	695b      	ldr	r3, [r3, #20]
 80066ea:	693a      	ldr	r2, [r7, #16]
 80066ec:	4313      	orrs	r3, r2
 80066ee:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 80066f0:	683b      	ldr	r3, [r7, #0]
 80066f2:	699b      	ldr	r3, [r3, #24]
 80066f4:	693a      	ldr	r2, [r7, #16]
 80066f6:	4313      	orrs	r3, r2
 80066f8:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80066fa:	687b      	ldr	r3, [r7, #4]
 80066fc:	693a      	ldr	r2, [r7, #16]
 80066fe:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8006700:	687b      	ldr	r3, [r7, #4]
 8006702:	68fa      	ldr	r2, [r7, #12]
 8006704:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8006706:	683b      	ldr	r3, [r7, #0]
 8006708:	685a      	ldr	r2, [r3, #4]
 800670a:	687b      	ldr	r3, [r7, #4]
 800670c:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800670e:	687b      	ldr	r3, [r7, #4]
 8006710:	697a      	ldr	r2, [r7, #20]
 8006712:	621a      	str	r2, [r3, #32]
}
 8006714:	bf00      	nop
 8006716:	371c      	adds	r7, #28
 8006718:	46bd      	mov	sp, r7
 800671a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800671e:	4770      	bx	lr
 8006720:	40010000 	.word	0x40010000
 8006724:	40010400 	.word	0x40010400

08006728 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8006728:	b480      	push	{r7}
 800672a:	b087      	sub	sp, #28
 800672c:	af00      	add	r7, sp, #0
 800672e:	6078      	str	r0, [r7, #4]
 8006730:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006732:	687b      	ldr	r3, [r7, #4]
 8006734:	6a1b      	ldr	r3, [r3, #32]
 8006736:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8006738:	687b      	ldr	r3, [r7, #4]
 800673a:	6a1b      	ldr	r3, [r3, #32]
 800673c:	f023 0210 	bic.w	r2, r3, #16
 8006740:	687b      	ldr	r3, [r7, #4]
 8006742:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006744:	687b      	ldr	r3, [r7, #4]
 8006746:	685b      	ldr	r3, [r3, #4]
 8006748:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800674a:	687b      	ldr	r3, [r7, #4]
 800674c:	699b      	ldr	r3, [r3, #24]
 800674e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8006750:	68fb      	ldr	r3, [r7, #12]
 8006752:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8006756:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8006758:	68fb      	ldr	r3, [r7, #12]
 800675a:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800675e:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8006760:	683b      	ldr	r3, [r7, #0]
 8006762:	681b      	ldr	r3, [r3, #0]
 8006764:	021b      	lsls	r3, r3, #8
 8006766:	68fa      	ldr	r2, [r7, #12]
 8006768:	4313      	orrs	r3, r2
 800676a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 800676c:	697b      	ldr	r3, [r7, #20]
 800676e:	f023 0320 	bic.w	r3, r3, #32
 8006772:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8006774:	683b      	ldr	r3, [r7, #0]
 8006776:	689b      	ldr	r3, [r3, #8]
 8006778:	011b      	lsls	r3, r3, #4
 800677a:	697a      	ldr	r2, [r7, #20]
 800677c:	4313      	orrs	r3, r2
 800677e:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8006780:	687b      	ldr	r3, [r7, #4]
 8006782:	4a22      	ldr	r2, [pc, #136]	@ (800680c <TIM_OC2_SetConfig+0xe4>)
 8006784:	4293      	cmp	r3, r2
 8006786:	d003      	beq.n	8006790 <TIM_OC2_SetConfig+0x68>
 8006788:	687b      	ldr	r3, [r7, #4]
 800678a:	4a21      	ldr	r2, [pc, #132]	@ (8006810 <TIM_OC2_SetConfig+0xe8>)
 800678c:	4293      	cmp	r3, r2
 800678e:	d10d      	bne.n	80067ac <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8006790:	697b      	ldr	r3, [r7, #20]
 8006792:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8006796:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8006798:	683b      	ldr	r3, [r7, #0]
 800679a:	68db      	ldr	r3, [r3, #12]
 800679c:	011b      	lsls	r3, r3, #4
 800679e:	697a      	ldr	r2, [r7, #20]
 80067a0:	4313      	orrs	r3, r2
 80067a2:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 80067a4:	697b      	ldr	r3, [r7, #20]
 80067a6:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80067aa:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80067ac:	687b      	ldr	r3, [r7, #4]
 80067ae:	4a17      	ldr	r2, [pc, #92]	@ (800680c <TIM_OC2_SetConfig+0xe4>)
 80067b0:	4293      	cmp	r3, r2
 80067b2:	d003      	beq.n	80067bc <TIM_OC2_SetConfig+0x94>
 80067b4:	687b      	ldr	r3, [r7, #4]
 80067b6:	4a16      	ldr	r2, [pc, #88]	@ (8006810 <TIM_OC2_SetConfig+0xe8>)
 80067b8:	4293      	cmp	r3, r2
 80067ba:	d113      	bne.n	80067e4 <TIM_OC2_SetConfig+0xbc>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 80067bc:	693b      	ldr	r3, [r7, #16]
 80067be:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 80067c2:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 80067c4:	693b      	ldr	r3, [r7, #16]
 80067c6:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 80067ca:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 80067cc:	683b      	ldr	r3, [r7, #0]
 80067ce:	695b      	ldr	r3, [r3, #20]
 80067d0:	009b      	lsls	r3, r3, #2
 80067d2:	693a      	ldr	r2, [r7, #16]
 80067d4:	4313      	orrs	r3, r2
 80067d6:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 80067d8:	683b      	ldr	r3, [r7, #0]
 80067da:	699b      	ldr	r3, [r3, #24]
 80067dc:	009b      	lsls	r3, r3, #2
 80067de:	693a      	ldr	r2, [r7, #16]
 80067e0:	4313      	orrs	r3, r2
 80067e2:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80067e4:	687b      	ldr	r3, [r7, #4]
 80067e6:	693a      	ldr	r2, [r7, #16]
 80067e8:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80067ea:	687b      	ldr	r3, [r7, #4]
 80067ec:	68fa      	ldr	r2, [r7, #12]
 80067ee:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 80067f0:	683b      	ldr	r3, [r7, #0]
 80067f2:	685a      	ldr	r2, [r3, #4]
 80067f4:	687b      	ldr	r3, [r7, #4]
 80067f6:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80067f8:	687b      	ldr	r3, [r7, #4]
 80067fa:	697a      	ldr	r2, [r7, #20]
 80067fc:	621a      	str	r2, [r3, #32]
}
 80067fe:	bf00      	nop
 8006800:	371c      	adds	r7, #28
 8006802:	46bd      	mov	sp, r7
 8006804:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006808:	4770      	bx	lr
 800680a:	bf00      	nop
 800680c:	40010000 	.word	0x40010000
 8006810:	40010400 	.word	0x40010400

08006814 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8006814:	b480      	push	{r7}
 8006816:	b087      	sub	sp, #28
 8006818:	af00      	add	r7, sp, #0
 800681a:	6078      	str	r0, [r7, #4]
 800681c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800681e:	687b      	ldr	r3, [r7, #4]
 8006820:	6a1b      	ldr	r3, [r3, #32]
 8006822:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8006824:	687b      	ldr	r3, [r7, #4]
 8006826:	6a1b      	ldr	r3, [r3, #32]
 8006828:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 800682c:	687b      	ldr	r3, [r7, #4]
 800682e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006830:	687b      	ldr	r3, [r7, #4]
 8006832:	685b      	ldr	r3, [r3, #4]
 8006834:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8006836:	687b      	ldr	r3, [r7, #4]
 8006838:	69db      	ldr	r3, [r3, #28]
 800683a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 800683c:	68fb      	ldr	r3, [r7, #12]
 800683e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006842:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8006844:	68fb      	ldr	r3, [r7, #12]
 8006846:	f023 0303 	bic.w	r3, r3, #3
 800684a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800684c:	683b      	ldr	r3, [r7, #0]
 800684e:	681b      	ldr	r3, [r3, #0]
 8006850:	68fa      	ldr	r2, [r7, #12]
 8006852:	4313      	orrs	r3, r2
 8006854:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8006856:	697b      	ldr	r3, [r7, #20]
 8006858:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 800685c:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 800685e:	683b      	ldr	r3, [r7, #0]
 8006860:	689b      	ldr	r3, [r3, #8]
 8006862:	021b      	lsls	r3, r3, #8
 8006864:	697a      	ldr	r2, [r7, #20]
 8006866:	4313      	orrs	r3, r2
 8006868:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 800686a:	687b      	ldr	r3, [r7, #4]
 800686c:	4a21      	ldr	r2, [pc, #132]	@ (80068f4 <TIM_OC3_SetConfig+0xe0>)
 800686e:	4293      	cmp	r3, r2
 8006870:	d003      	beq.n	800687a <TIM_OC3_SetConfig+0x66>
 8006872:	687b      	ldr	r3, [r7, #4]
 8006874:	4a20      	ldr	r2, [pc, #128]	@ (80068f8 <TIM_OC3_SetConfig+0xe4>)
 8006876:	4293      	cmp	r3, r2
 8006878:	d10d      	bne.n	8006896 <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 800687a:	697b      	ldr	r3, [r7, #20]
 800687c:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8006880:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8006882:	683b      	ldr	r3, [r7, #0]
 8006884:	68db      	ldr	r3, [r3, #12]
 8006886:	021b      	lsls	r3, r3, #8
 8006888:	697a      	ldr	r2, [r7, #20]
 800688a:	4313      	orrs	r3, r2
 800688c:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 800688e:	697b      	ldr	r3, [r7, #20]
 8006890:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8006894:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006896:	687b      	ldr	r3, [r7, #4]
 8006898:	4a16      	ldr	r2, [pc, #88]	@ (80068f4 <TIM_OC3_SetConfig+0xe0>)
 800689a:	4293      	cmp	r3, r2
 800689c:	d003      	beq.n	80068a6 <TIM_OC3_SetConfig+0x92>
 800689e:	687b      	ldr	r3, [r7, #4]
 80068a0:	4a15      	ldr	r2, [pc, #84]	@ (80068f8 <TIM_OC3_SetConfig+0xe4>)
 80068a2:	4293      	cmp	r3, r2
 80068a4:	d113      	bne.n	80068ce <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 80068a6:	693b      	ldr	r3, [r7, #16]
 80068a8:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 80068ac:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 80068ae:	693b      	ldr	r3, [r7, #16]
 80068b0:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 80068b4:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 80068b6:	683b      	ldr	r3, [r7, #0]
 80068b8:	695b      	ldr	r3, [r3, #20]
 80068ba:	011b      	lsls	r3, r3, #4
 80068bc:	693a      	ldr	r2, [r7, #16]
 80068be:	4313      	orrs	r3, r2
 80068c0:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 80068c2:	683b      	ldr	r3, [r7, #0]
 80068c4:	699b      	ldr	r3, [r3, #24]
 80068c6:	011b      	lsls	r3, r3, #4
 80068c8:	693a      	ldr	r2, [r7, #16]
 80068ca:	4313      	orrs	r3, r2
 80068cc:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80068ce:	687b      	ldr	r3, [r7, #4]
 80068d0:	693a      	ldr	r2, [r7, #16]
 80068d2:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80068d4:	687b      	ldr	r3, [r7, #4]
 80068d6:	68fa      	ldr	r2, [r7, #12]
 80068d8:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 80068da:	683b      	ldr	r3, [r7, #0]
 80068dc:	685a      	ldr	r2, [r3, #4]
 80068de:	687b      	ldr	r3, [r7, #4]
 80068e0:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80068e2:	687b      	ldr	r3, [r7, #4]
 80068e4:	697a      	ldr	r2, [r7, #20]
 80068e6:	621a      	str	r2, [r3, #32]
}
 80068e8:	bf00      	nop
 80068ea:	371c      	adds	r7, #28
 80068ec:	46bd      	mov	sp, r7
 80068ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80068f2:	4770      	bx	lr
 80068f4:	40010000 	.word	0x40010000
 80068f8:	40010400 	.word	0x40010400

080068fc <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80068fc:	b480      	push	{r7}
 80068fe:	b087      	sub	sp, #28
 8006900:	af00      	add	r7, sp, #0
 8006902:	6078      	str	r0, [r7, #4]
 8006904:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006906:	687b      	ldr	r3, [r7, #4]
 8006908:	6a1b      	ldr	r3, [r3, #32]
 800690a:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 800690c:	687b      	ldr	r3, [r7, #4]
 800690e:	6a1b      	ldr	r3, [r3, #32]
 8006910:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8006914:	687b      	ldr	r3, [r7, #4]
 8006916:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006918:	687b      	ldr	r3, [r7, #4]
 800691a:	685b      	ldr	r3, [r3, #4]
 800691c:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800691e:	687b      	ldr	r3, [r7, #4]
 8006920:	69db      	ldr	r3, [r3, #28]
 8006922:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8006924:	68fb      	ldr	r3, [r7, #12]
 8006926:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800692a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 800692c:	68fb      	ldr	r3, [r7, #12]
 800692e:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8006932:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8006934:	683b      	ldr	r3, [r7, #0]
 8006936:	681b      	ldr	r3, [r3, #0]
 8006938:	021b      	lsls	r3, r3, #8
 800693a:	68fa      	ldr	r2, [r7, #12]
 800693c:	4313      	orrs	r3, r2
 800693e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8006940:	693b      	ldr	r3, [r7, #16]
 8006942:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8006946:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8006948:	683b      	ldr	r3, [r7, #0]
 800694a:	689b      	ldr	r3, [r3, #8]
 800694c:	031b      	lsls	r3, r3, #12
 800694e:	693a      	ldr	r2, [r7, #16]
 8006950:	4313      	orrs	r3, r2
 8006952:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006954:	687b      	ldr	r3, [r7, #4]
 8006956:	4a12      	ldr	r2, [pc, #72]	@ (80069a0 <TIM_OC4_SetConfig+0xa4>)
 8006958:	4293      	cmp	r3, r2
 800695a:	d003      	beq.n	8006964 <TIM_OC4_SetConfig+0x68>
 800695c:	687b      	ldr	r3, [r7, #4]
 800695e:	4a11      	ldr	r2, [pc, #68]	@ (80069a4 <TIM_OC4_SetConfig+0xa8>)
 8006960:	4293      	cmp	r3, r2
 8006962:	d109      	bne.n	8006978 <TIM_OC4_SetConfig+0x7c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8006964:	697b      	ldr	r3, [r7, #20]
 8006966:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800696a:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 800696c:	683b      	ldr	r3, [r7, #0]
 800696e:	695b      	ldr	r3, [r3, #20]
 8006970:	019b      	lsls	r3, r3, #6
 8006972:	697a      	ldr	r2, [r7, #20]
 8006974:	4313      	orrs	r3, r2
 8006976:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006978:	687b      	ldr	r3, [r7, #4]
 800697a:	697a      	ldr	r2, [r7, #20]
 800697c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800697e:	687b      	ldr	r3, [r7, #4]
 8006980:	68fa      	ldr	r2, [r7, #12]
 8006982:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8006984:	683b      	ldr	r3, [r7, #0]
 8006986:	685a      	ldr	r2, [r3, #4]
 8006988:	687b      	ldr	r3, [r7, #4]
 800698a:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800698c:	687b      	ldr	r3, [r7, #4]
 800698e:	693a      	ldr	r2, [r7, #16]
 8006990:	621a      	str	r2, [r3, #32]
}
 8006992:	bf00      	nop
 8006994:	371c      	adds	r7, #28
 8006996:	46bd      	mov	sp, r7
 8006998:	f85d 7b04 	ldr.w	r7, [sp], #4
 800699c:	4770      	bx	lr
 800699e:	bf00      	nop
 80069a0:	40010000 	.word	0x40010000
 80069a4:	40010400 	.word	0x40010400

080069a8 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80069a8:	b480      	push	{r7}
 80069aa:	b087      	sub	sp, #28
 80069ac:	af00      	add	r7, sp, #0
 80069ae:	60f8      	str	r0, [r7, #12]
 80069b0:	60b9      	str	r1, [r7, #8]
 80069b2:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 80069b4:	68fb      	ldr	r3, [r7, #12]
 80069b6:	6a1b      	ldr	r3, [r3, #32]
 80069b8:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80069ba:	68fb      	ldr	r3, [r7, #12]
 80069bc:	6a1b      	ldr	r3, [r3, #32]
 80069be:	f023 0201 	bic.w	r2, r3, #1
 80069c2:	68fb      	ldr	r3, [r7, #12]
 80069c4:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80069c6:	68fb      	ldr	r3, [r7, #12]
 80069c8:	699b      	ldr	r3, [r3, #24]
 80069ca:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80069cc:	693b      	ldr	r3, [r7, #16]
 80069ce:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 80069d2:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 80069d4:	687b      	ldr	r3, [r7, #4]
 80069d6:	011b      	lsls	r3, r3, #4
 80069d8:	693a      	ldr	r2, [r7, #16]
 80069da:	4313      	orrs	r3, r2
 80069dc:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 80069de:	697b      	ldr	r3, [r7, #20]
 80069e0:	f023 030a 	bic.w	r3, r3, #10
 80069e4:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 80069e6:	697a      	ldr	r2, [r7, #20]
 80069e8:	68bb      	ldr	r3, [r7, #8]
 80069ea:	4313      	orrs	r3, r2
 80069ec:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 80069ee:	68fb      	ldr	r3, [r7, #12]
 80069f0:	693a      	ldr	r2, [r7, #16]
 80069f2:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80069f4:	68fb      	ldr	r3, [r7, #12]
 80069f6:	697a      	ldr	r2, [r7, #20]
 80069f8:	621a      	str	r2, [r3, #32]
}
 80069fa:	bf00      	nop
 80069fc:	371c      	adds	r7, #28
 80069fe:	46bd      	mov	sp, r7
 8006a00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a04:	4770      	bx	lr

08006a06 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8006a06:	b480      	push	{r7}
 8006a08:	b087      	sub	sp, #28
 8006a0a:	af00      	add	r7, sp, #0
 8006a0c:	60f8      	str	r0, [r7, #12]
 8006a0e:	60b9      	str	r1, [r7, #8]
 8006a10:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8006a12:	68fb      	ldr	r3, [r7, #12]
 8006a14:	6a1b      	ldr	r3, [r3, #32]
 8006a16:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8006a18:	68fb      	ldr	r3, [r7, #12]
 8006a1a:	6a1b      	ldr	r3, [r3, #32]
 8006a1c:	f023 0210 	bic.w	r2, r3, #16
 8006a20:	68fb      	ldr	r3, [r7, #12]
 8006a22:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8006a24:	68fb      	ldr	r3, [r7, #12]
 8006a26:	699b      	ldr	r3, [r3, #24]
 8006a28:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8006a2a:	693b      	ldr	r3, [r7, #16]
 8006a2c:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8006a30:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8006a32:	687b      	ldr	r3, [r7, #4]
 8006a34:	031b      	lsls	r3, r3, #12
 8006a36:	693a      	ldr	r2, [r7, #16]
 8006a38:	4313      	orrs	r3, r2
 8006a3a:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8006a3c:	697b      	ldr	r3, [r7, #20]
 8006a3e:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 8006a42:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8006a44:	68bb      	ldr	r3, [r7, #8]
 8006a46:	011b      	lsls	r3, r3, #4
 8006a48:	697a      	ldr	r2, [r7, #20]
 8006a4a:	4313      	orrs	r3, r2
 8006a4c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8006a4e:	68fb      	ldr	r3, [r7, #12]
 8006a50:	693a      	ldr	r2, [r7, #16]
 8006a52:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8006a54:	68fb      	ldr	r3, [r7, #12]
 8006a56:	697a      	ldr	r2, [r7, #20]
 8006a58:	621a      	str	r2, [r3, #32]
}
 8006a5a:	bf00      	nop
 8006a5c:	371c      	adds	r7, #28
 8006a5e:	46bd      	mov	sp, r7
 8006a60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a64:	4770      	bx	lr

08006a66 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8006a66:	b480      	push	{r7}
 8006a68:	b085      	sub	sp, #20
 8006a6a:	af00      	add	r7, sp, #0
 8006a6c:	6078      	str	r0, [r7, #4]
 8006a6e:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8006a70:	687b      	ldr	r3, [r7, #4]
 8006a72:	689b      	ldr	r3, [r3, #8]
 8006a74:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8006a76:	68fb      	ldr	r3, [r7, #12]
 8006a78:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006a7c:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8006a7e:	683a      	ldr	r2, [r7, #0]
 8006a80:	68fb      	ldr	r3, [r7, #12]
 8006a82:	4313      	orrs	r3, r2
 8006a84:	f043 0307 	orr.w	r3, r3, #7
 8006a88:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8006a8a:	687b      	ldr	r3, [r7, #4]
 8006a8c:	68fa      	ldr	r2, [r7, #12]
 8006a8e:	609a      	str	r2, [r3, #8]
}
 8006a90:	bf00      	nop
 8006a92:	3714      	adds	r7, #20
 8006a94:	46bd      	mov	sp, r7
 8006a96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a9a:	4770      	bx	lr

08006a9c <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8006a9c:	b480      	push	{r7}
 8006a9e:	b087      	sub	sp, #28
 8006aa0:	af00      	add	r7, sp, #0
 8006aa2:	60f8      	str	r0, [r7, #12]
 8006aa4:	60b9      	str	r1, [r7, #8]
 8006aa6:	607a      	str	r2, [r7, #4]
 8006aa8:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8006aaa:	68fb      	ldr	r3, [r7, #12]
 8006aac:	689b      	ldr	r3, [r3, #8]
 8006aae:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8006ab0:	697b      	ldr	r3, [r7, #20]
 8006ab2:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8006ab6:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8006ab8:	683b      	ldr	r3, [r7, #0]
 8006aba:	021a      	lsls	r2, r3, #8
 8006abc:	687b      	ldr	r3, [r7, #4]
 8006abe:	431a      	orrs	r2, r3
 8006ac0:	68bb      	ldr	r3, [r7, #8]
 8006ac2:	4313      	orrs	r3, r2
 8006ac4:	697a      	ldr	r2, [r7, #20]
 8006ac6:	4313      	orrs	r3, r2
 8006ac8:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8006aca:	68fb      	ldr	r3, [r7, #12]
 8006acc:	697a      	ldr	r2, [r7, #20]
 8006ace:	609a      	str	r2, [r3, #8]
}
 8006ad0:	bf00      	nop
 8006ad2:	371c      	adds	r7, #28
 8006ad4:	46bd      	mov	sp, r7
 8006ad6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ada:	4770      	bx	lr

08006adc <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8006adc:	b480      	push	{r7}
 8006ade:	b087      	sub	sp, #28
 8006ae0:	af00      	add	r7, sp, #0
 8006ae2:	60f8      	str	r0, [r7, #12]
 8006ae4:	60b9      	str	r1, [r7, #8]
 8006ae6:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8006ae8:	68bb      	ldr	r3, [r7, #8]
 8006aea:	f003 031f 	and.w	r3, r3, #31
 8006aee:	2201      	movs	r2, #1
 8006af0:	fa02 f303 	lsl.w	r3, r2, r3
 8006af4:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8006af6:	68fb      	ldr	r3, [r7, #12]
 8006af8:	6a1a      	ldr	r2, [r3, #32]
 8006afa:	697b      	ldr	r3, [r7, #20]
 8006afc:	43db      	mvns	r3, r3
 8006afe:	401a      	ands	r2, r3
 8006b00:	68fb      	ldr	r3, [r7, #12]
 8006b02:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8006b04:	68fb      	ldr	r3, [r7, #12]
 8006b06:	6a1a      	ldr	r2, [r3, #32]
 8006b08:	68bb      	ldr	r3, [r7, #8]
 8006b0a:	f003 031f 	and.w	r3, r3, #31
 8006b0e:	6879      	ldr	r1, [r7, #4]
 8006b10:	fa01 f303 	lsl.w	r3, r1, r3
 8006b14:	431a      	orrs	r2, r3
 8006b16:	68fb      	ldr	r3, [r7, #12]
 8006b18:	621a      	str	r2, [r3, #32]
}
 8006b1a:	bf00      	nop
 8006b1c:	371c      	adds	r7, #28
 8006b1e:	46bd      	mov	sp, r7
 8006b20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b24:	4770      	bx	lr
	...

08006b28 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8006b28:	b480      	push	{r7}
 8006b2a:	b085      	sub	sp, #20
 8006b2c:	af00      	add	r7, sp, #0
 8006b2e:	6078      	str	r0, [r7, #4]
 8006b30:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8006b32:	687b      	ldr	r3, [r7, #4]
 8006b34:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8006b38:	2b01      	cmp	r3, #1
 8006b3a:	d101      	bne.n	8006b40 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8006b3c:	2302      	movs	r3, #2
 8006b3e:	e05a      	b.n	8006bf6 <HAL_TIMEx_MasterConfigSynchronization+0xce>
 8006b40:	687b      	ldr	r3, [r7, #4]
 8006b42:	2201      	movs	r2, #1
 8006b44:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006b48:	687b      	ldr	r3, [r7, #4]
 8006b4a:	2202      	movs	r2, #2
 8006b4c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8006b50:	687b      	ldr	r3, [r7, #4]
 8006b52:	681b      	ldr	r3, [r3, #0]
 8006b54:	685b      	ldr	r3, [r3, #4]
 8006b56:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8006b58:	687b      	ldr	r3, [r7, #4]
 8006b5a:	681b      	ldr	r3, [r3, #0]
 8006b5c:	689b      	ldr	r3, [r3, #8]
 8006b5e:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8006b60:	68fb      	ldr	r3, [r7, #12]
 8006b62:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006b66:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8006b68:	683b      	ldr	r3, [r7, #0]
 8006b6a:	681b      	ldr	r3, [r3, #0]
 8006b6c:	68fa      	ldr	r2, [r7, #12]
 8006b6e:	4313      	orrs	r3, r2
 8006b70:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8006b72:	687b      	ldr	r3, [r7, #4]
 8006b74:	681b      	ldr	r3, [r3, #0]
 8006b76:	68fa      	ldr	r2, [r7, #12]
 8006b78:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8006b7a:	687b      	ldr	r3, [r7, #4]
 8006b7c:	681b      	ldr	r3, [r3, #0]
 8006b7e:	4a21      	ldr	r2, [pc, #132]	@ (8006c04 <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 8006b80:	4293      	cmp	r3, r2
 8006b82:	d022      	beq.n	8006bca <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8006b84:	687b      	ldr	r3, [r7, #4]
 8006b86:	681b      	ldr	r3, [r3, #0]
 8006b88:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006b8c:	d01d      	beq.n	8006bca <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8006b8e:	687b      	ldr	r3, [r7, #4]
 8006b90:	681b      	ldr	r3, [r3, #0]
 8006b92:	4a1d      	ldr	r2, [pc, #116]	@ (8006c08 <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 8006b94:	4293      	cmp	r3, r2
 8006b96:	d018      	beq.n	8006bca <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8006b98:	687b      	ldr	r3, [r7, #4]
 8006b9a:	681b      	ldr	r3, [r3, #0]
 8006b9c:	4a1b      	ldr	r2, [pc, #108]	@ (8006c0c <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 8006b9e:	4293      	cmp	r3, r2
 8006ba0:	d013      	beq.n	8006bca <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8006ba2:	687b      	ldr	r3, [r7, #4]
 8006ba4:	681b      	ldr	r3, [r3, #0]
 8006ba6:	4a1a      	ldr	r2, [pc, #104]	@ (8006c10 <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 8006ba8:	4293      	cmp	r3, r2
 8006baa:	d00e      	beq.n	8006bca <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8006bac:	687b      	ldr	r3, [r7, #4]
 8006bae:	681b      	ldr	r3, [r3, #0]
 8006bb0:	4a18      	ldr	r2, [pc, #96]	@ (8006c14 <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 8006bb2:	4293      	cmp	r3, r2
 8006bb4:	d009      	beq.n	8006bca <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8006bb6:	687b      	ldr	r3, [r7, #4]
 8006bb8:	681b      	ldr	r3, [r3, #0]
 8006bba:	4a17      	ldr	r2, [pc, #92]	@ (8006c18 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 8006bbc:	4293      	cmp	r3, r2
 8006bbe:	d004      	beq.n	8006bca <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8006bc0:	687b      	ldr	r3, [r7, #4]
 8006bc2:	681b      	ldr	r3, [r3, #0]
 8006bc4:	4a15      	ldr	r2, [pc, #84]	@ (8006c1c <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 8006bc6:	4293      	cmp	r3, r2
 8006bc8:	d10c      	bne.n	8006be4 <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8006bca:	68bb      	ldr	r3, [r7, #8]
 8006bcc:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8006bd0:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8006bd2:	683b      	ldr	r3, [r7, #0]
 8006bd4:	685b      	ldr	r3, [r3, #4]
 8006bd6:	68ba      	ldr	r2, [r7, #8]
 8006bd8:	4313      	orrs	r3, r2
 8006bda:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8006bdc:	687b      	ldr	r3, [r7, #4]
 8006bde:	681b      	ldr	r3, [r3, #0]
 8006be0:	68ba      	ldr	r2, [r7, #8]
 8006be2:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8006be4:	687b      	ldr	r3, [r7, #4]
 8006be6:	2201      	movs	r2, #1
 8006be8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8006bec:	687b      	ldr	r3, [r7, #4]
 8006bee:	2200      	movs	r2, #0
 8006bf0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8006bf4:	2300      	movs	r3, #0
}
 8006bf6:	4618      	mov	r0, r3
 8006bf8:	3714      	adds	r7, #20
 8006bfa:	46bd      	mov	sp, r7
 8006bfc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c00:	4770      	bx	lr
 8006c02:	bf00      	nop
 8006c04:	40010000 	.word	0x40010000
 8006c08:	40000400 	.word	0x40000400
 8006c0c:	40000800 	.word	0x40000800
 8006c10:	40000c00 	.word	0x40000c00
 8006c14:	40010400 	.word	0x40010400
 8006c18:	40014000 	.word	0x40014000
 8006c1c:	40001800 	.word	0x40001800

08006c20 <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                const TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 8006c20:	b480      	push	{r7}
 8006c22:	b085      	sub	sp, #20
 8006c24:	af00      	add	r7, sp, #0
 8006c26:	6078      	str	r0, [r7, #4]
 8006c28:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 8006c2a:	2300      	movs	r3, #0
 8006c2c:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_STATE(sBreakDeadTimeConfig->BreakState));
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 8006c2e:	687b      	ldr	r3, [r7, #4]
 8006c30:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8006c34:	2b01      	cmp	r3, #1
 8006c36:	d101      	bne.n	8006c3c <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 8006c38:	2302      	movs	r3, #2
 8006c3a:	e03d      	b.n	8006cb8 <HAL_TIMEx_ConfigBreakDeadTime+0x98>
 8006c3c:	687b      	ldr	r3, [r7, #4]
 8006c3e:	2201      	movs	r2, #1
 8006c40:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 8006c44:	68fb      	ldr	r3, [r7, #12]
 8006c46:	f023 02ff 	bic.w	r2, r3, #255	@ 0xff
 8006c4a:	683b      	ldr	r3, [r7, #0]
 8006c4c:	68db      	ldr	r3, [r3, #12]
 8006c4e:	4313      	orrs	r3, r2
 8006c50:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 8006c52:	68fb      	ldr	r3, [r7, #12]
 8006c54:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8006c58:	683b      	ldr	r3, [r7, #0]
 8006c5a:	689b      	ldr	r3, [r3, #8]
 8006c5c:	4313      	orrs	r3, r2
 8006c5e:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 8006c60:	68fb      	ldr	r3, [r7, #12]
 8006c62:	f423 6280 	bic.w	r2, r3, #1024	@ 0x400
 8006c66:	683b      	ldr	r3, [r7, #0]
 8006c68:	685b      	ldr	r3, [r3, #4]
 8006c6a:	4313      	orrs	r3, r2
 8006c6c:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 8006c6e:	68fb      	ldr	r3, [r7, #12]
 8006c70:	f423 6200 	bic.w	r2, r3, #2048	@ 0x800
 8006c74:	683b      	ldr	r3, [r7, #0]
 8006c76:	681b      	ldr	r3, [r3, #0]
 8006c78:	4313      	orrs	r3, r2
 8006c7a:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 8006c7c:	68fb      	ldr	r3, [r7, #12]
 8006c7e:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8006c82:	683b      	ldr	r3, [r7, #0]
 8006c84:	691b      	ldr	r3, [r3, #16]
 8006c86:	4313      	orrs	r3, r2
 8006c88:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 8006c8a:	68fb      	ldr	r3, [r7, #12]
 8006c8c:	f423 5200 	bic.w	r2, r3, #8192	@ 0x2000
 8006c90:	683b      	ldr	r3, [r7, #0]
 8006c92:	695b      	ldr	r3, [r3, #20]
 8006c94:	4313      	orrs	r3, r2
 8006c96:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 8006c98:	68fb      	ldr	r3, [r7, #12]
 8006c9a:	f423 4280 	bic.w	r2, r3, #16384	@ 0x4000
 8006c9e:	683b      	ldr	r3, [r7, #0]
 8006ca0:	69db      	ldr	r3, [r3, #28]
 8006ca2:	4313      	orrs	r3, r2
 8006ca4:	60fb      	str	r3, [r7, #12]


  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 8006ca6:	687b      	ldr	r3, [r7, #4]
 8006ca8:	681b      	ldr	r3, [r3, #0]
 8006caa:	68fa      	ldr	r2, [r7, #12]
 8006cac:	645a      	str	r2, [r3, #68]	@ 0x44

  __HAL_UNLOCK(htim);
 8006cae:	687b      	ldr	r3, [r7, #4]
 8006cb0:	2200      	movs	r2, #0
 8006cb2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8006cb6:	2300      	movs	r3, #0
}
 8006cb8:	4618      	mov	r0, r3
 8006cba:	3714      	adds	r7, #20
 8006cbc:	46bd      	mov	sp, r7
 8006cbe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006cc2:	4770      	bx	lr

08006cc4 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8006cc4:	b580      	push	{r7, lr}
 8006cc6:	b082      	sub	sp, #8
 8006cc8:	af00      	add	r7, sp, #0
 8006cca:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8006ccc:	687b      	ldr	r3, [r7, #4]
 8006cce:	2b00      	cmp	r3, #0
 8006cd0:	d101      	bne.n	8006cd6 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8006cd2:	2301      	movs	r3, #1
 8006cd4:	e042      	b.n	8006d5c <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8006cd6:	687b      	ldr	r3, [r7, #4]
 8006cd8:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8006cdc:	b2db      	uxtb	r3, r3
 8006cde:	2b00      	cmp	r3, #0
 8006ce0:	d106      	bne.n	8006cf0 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8006ce2:	687b      	ldr	r3, [r7, #4]
 8006ce4:	2200      	movs	r2, #0
 8006ce6:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8006cea:	6878      	ldr	r0, [r7, #4]
 8006cec:	f7fb f800 	bl	8001cf0 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8006cf0:	687b      	ldr	r3, [r7, #4]
 8006cf2:	2224      	movs	r2, #36	@ 0x24
 8006cf4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8006cf8:	687b      	ldr	r3, [r7, #4]
 8006cfa:	681b      	ldr	r3, [r3, #0]
 8006cfc:	68da      	ldr	r2, [r3, #12]
 8006cfe:	687b      	ldr	r3, [r7, #4]
 8006d00:	681b      	ldr	r3, [r3, #0]
 8006d02:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8006d06:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8006d08:	6878      	ldr	r0, [r7, #4]
 8006d0a:	f000 fdd3 	bl	80078b4 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8006d0e:	687b      	ldr	r3, [r7, #4]
 8006d10:	681b      	ldr	r3, [r3, #0]
 8006d12:	691a      	ldr	r2, [r3, #16]
 8006d14:	687b      	ldr	r3, [r7, #4]
 8006d16:	681b      	ldr	r3, [r3, #0]
 8006d18:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8006d1c:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8006d1e:	687b      	ldr	r3, [r7, #4]
 8006d20:	681b      	ldr	r3, [r3, #0]
 8006d22:	695a      	ldr	r2, [r3, #20]
 8006d24:	687b      	ldr	r3, [r7, #4]
 8006d26:	681b      	ldr	r3, [r3, #0]
 8006d28:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8006d2c:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8006d2e:	687b      	ldr	r3, [r7, #4]
 8006d30:	681b      	ldr	r3, [r3, #0]
 8006d32:	68da      	ldr	r2, [r3, #12]
 8006d34:	687b      	ldr	r3, [r7, #4]
 8006d36:	681b      	ldr	r3, [r3, #0]
 8006d38:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8006d3c:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006d3e:	687b      	ldr	r3, [r7, #4]
 8006d40:	2200      	movs	r2, #0
 8006d42:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 8006d44:	687b      	ldr	r3, [r7, #4]
 8006d46:	2220      	movs	r2, #32
 8006d48:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8006d4c:	687b      	ldr	r3, [r7, #4]
 8006d4e:	2220      	movs	r2, #32
 8006d50:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8006d54:	687b      	ldr	r3, [r7, #4]
 8006d56:	2200      	movs	r2, #0
 8006d58:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 8006d5a:	2300      	movs	r3, #0
}
 8006d5c:	4618      	mov	r0, r3
 8006d5e:	3708      	adds	r7, #8
 8006d60:	46bd      	mov	sp, r7
 8006d62:	bd80      	pop	{r7, pc}

08006d64 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8006d64:	b580      	push	{r7, lr}
 8006d66:	b08a      	sub	sp, #40	@ 0x28
 8006d68:	af02      	add	r7, sp, #8
 8006d6a:	60f8      	str	r0, [r7, #12]
 8006d6c:	60b9      	str	r1, [r7, #8]
 8006d6e:	603b      	str	r3, [r7, #0]
 8006d70:	4613      	mov	r3, r2
 8006d72:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8006d74:	2300      	movs	r3, #0
 8006d76:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8006d78:	68fb      	ldr	r3, [r7, #12]
 8006d7a:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8006d7e:	b2db      	uxtb	r3, r3
 8006d80:	2b20      	cmp	r3, #32
 8006d82:	d175      	bne.n	8006e70 <HAL_UART_Transmit+0x10c>
  {
    if ((pData == NULL) || (Size == 0U))
 8006d84:	68bb      	ldr	r3, [r7, #8]
 8006d86:	2b00      	cmp	r3, #0
 8006d88:	d002      	beq.n	8006d90 <HAL_UART_Transmit+0x2c>
 8006d8a:	88fb      	ldrh	r3, [r7, #6]
 8006d8c:	2b00      	cmp	r3, #0
 8006d8e:	d101      	bne.n	8006d94 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8006d90:	2301      	movs	r3, #1
 8006d92:	e06e      	b.n	8006e72 <HAL_UART_Transmit+0x10e>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006d94:	68fb      	ldr	r3, [r7, #12]
 8006d96:	2200      	movs	r2, #0
 8006d98:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8006d9a:	68fb      	ldr	r3, [r7, #12]
 8006d9c:	2221      	movs	r2, #33	@ 0x21
 8006d9e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8006da2:	f7fc f9d1 	bl	8003148 <HAL_GetTick>
 8006da6:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8006da8:	68fb      	ldr	r3, [r7, #12]
 8006daa:	88fa      	ldrh	r2, [r7, #6]
 8006dac:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 8006dae:	68fb      	ldr	r3, [r7, #12]
 8006db0:	88fa      	ldrh	r2, [r7, #6]
 8006db2:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8006db4:	68fb      	ldr	r3, [r7, #12]
 8006db6:	689b      	ldr	r3, [r3, #8]
 8006db8:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8006dbc:	d108      	bne.n	8006dd0 <HAL_UART_Transmit+0x6c>
 8006dbe:	68fb      	ldr	r3, [r7, #12]
 8006dc0:	691b      	ldr	r3, [r3, #16]
 8006dc2:	2b00      	cmp	r3, #0
 8006dc4:	d104      	bne.n	8006dd0 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 8006dc6:	2300      	movs	r3, #0
 8006dc8:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8006dca:	68bb      	ldr	r3, [r7, #8]
 8006dcc:	61bb      	str	r3, [r7, #24]
 8006dce:	e003      	b.n	8006dd8 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 8006dd0:	68bb      	ldr	r3, [r7, #8]
 8006dd2:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8006dd4:	2300      	movs	r3, #0
 8006dd6:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8006dd8:	e02e      	b.n	8006e38 <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8006dda:	683b      	ldr	r3, [r7, #0]
 8006ddc:	9300      	str	r3, [sp, #0]
 8006dde:	697b      	ldr	r3, [r7, #20]
 8006de0:	2200      	movs	r2, #0
 8006de2:	2180      	movs	r1, #128	@ 0x80
 8006de4:	68f8      	ldr	r0, [r7, #12]
 8006de6:	f000 fb37 	bl	8007458 <UART_WaitOnFlagUntilTimeout>
 8006dea:	4603      	mov	r3, r0
 8006dec:	2b00      	cmp	r3, #0
 8006dee:	d005      	beq.n	8006dfc <HAL_UART_Transmit+0x98>
      {
        huart->gState = HAL_UART_STATE_READY;
 8006df0:	68fb      	ldr	r3, [r7, #12]
 8006df2:	2220      	movs	r2, #32
 8006df4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        return HAL_TIMEOUT;
 8006df8:	2303      	movs	r3, #3
 8006dfa:	e03a      	b.n	8006e72 <HAL_UART_Transmit+0x10e>
      }
      if (pdata8bits == NULL)
 8006dfc:	69fb      	ldr	r3, [r7, #28]
 8006dfe:	2b00      	cmp	r3, #0
 8006e00:	d10b      	bne.n	8006e1a <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8006e02:	69bb      	ldr	r3, [r7, #24]
 8006e04:	881b      	ldrh	r3, [r3, #0]
 8006e06:	461a      	mov	r2, r3
 8006e08:	68fb      	ldr	r3, [r7, #12]
 8006e0a:	681b      	ldr	r3, [r3, #0]
 8006e0c:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8006e10:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8006e12:	69bb      	ldr	r3, [r7, #24]
 8006e14:	3302      	adds	r3, #2
 8006e16:	61bb      	str	r3, [r7, #24]
 8006e18:	e007      	b.n	8006e2a <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8006e1a:	69fb      	ldr	r3, [r7, #28]
 8006e1c:	781a      	ldrb	r2, [r3, #0]
 8006e1e:	68fb      	ldr	r3, [r7, #12]
 8006e20:	681b      	ldr	r3, [r3, #0]
 8006e22:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8006e24:	69fb      	ldr	r3, [r7, #28]
 8006e26:	3301      	adds	r3, #1
 8006e28:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8006e2a:	68fb      	ldr	r3, [r7, #12]
 8006e2c:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8006e2e:	b29b      	uxth	r3, r3
 8006e30:	3b01      	subs	r3, #1
 8006e32:	b29a      	uxth	r2, r3
 8006e34:	68fb      	ldr	r3, [r7, #12]
 8006e36:	84da      	strh	r2, [r3, #38]	@ 0x26
    while (huart->TxXferCount > 0U)
 8006e38:	68fb      	ldr	r3, [r7, #12]
 8006e3a:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8006e3c:	b29b      	uxth	r3, r3
 8006e3e:	2b00      	cmp	r3, #0
 8006e40:	d1cb      	bne.n	8006dda <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8006e42:	683b      	ldr	r3, [r7, #0]
 8006e44:	9300      	str	r3, [sp, #0]
 8006e46:	697b      	ldr	r3, [r7, #20]
 8006e48:	2200      	movs	r2, #0
 8006e4a:	2140      	movs	r1, #64	@ 0x40
 8006e4c:	68f8      	ldr	r0, [r7, #12]
 8006e4e:	f000 fb03 	bl	8007458 <UART_WaitOnFlagUntilTimeout>
 8006e52:	4603      	mov	r3, r0
 8006e54:	2b00      	cmp	r3, #0
 8006e56:	d005      	beq.n	8006e64 <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 8006e58:	68fb      	ldr	r3, [r7, #12]
 8006e5a:	2220      	movs	r2, #32
 8006e5c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      return HAL_TIMEOUT;
 8006e60:	2303      	movs	r3, #3
 8006e62:	e006      	b.n	8006e72 <HAL_UART_Transmit+0x10e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8006e64:	68fb      	ldr	r3, [r7, #12]
 8006e66:	2220      	movs	r2, #32
 8006e68:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    return HAL_OK;
 8006e6c:	2300      	movs	r3, #0
 8006e6e:	e000      	b.n	8006e72 <HAL_UART_Transmit+0x10e>
  }
  else
  {
    return HAL_BUSY;
 8006e70:	2302      	movs	r3, #2
  }
}
 8006e72:	4618      	mov	r0, r3
 8006e74:	3720      	adds	r7, #32
 8006e76:	46bd      	mov	sp, r7
 8006e78:	bd80      	pop	{r7, pc}

08006e7a <HAL_UART_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8006e7a:	b580      	push	{r7, lr}
 8006e7c:	b084      	sub	sp, #16
 8006e7e:	af00      	add	r7, sp, #0
 8006e80:	60f8      	str	r0, [r7, #12]
 8006e82:	60b9      	str	r1, [r7, #8]
 8006e84:	4613      	mov	r3, r2
 8006e86:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8006e88:	68fb      	ldr	r3, [r7, #12]
 8006e8a:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8006e8e:	b2db      	uxtb	r3, r3
 8006e90:	2b20      	cmp	r3, #32
 8006e92:	d112      	bne.n	8006eba <HAL_UART_Receive_IT+0x40>
  {
    if ((pData == NULL) || (Size == 0U))
 8006e94:	68bb      	ldr	r3, [r7, #8]
 8006e96:	2b00      	cmp	r3, #0
 8006e98:	d002      	beq.n	8006ea0 <HAL_UART_Receive_IT+0x26>
 8006e9a:	88fb      	ldrh	r3, [r7, #6]
 8006e9c:	2b00      	cmp	r3, #0
 8006e9e:	d101      	bne.n	8006ea4 <HAL_UART_Receive_IT+0x2a>
    {
      return HAL_ERROR;
 8006ea0:	2301      	movs	r3, #1
 8006ea2:	e00b      	b.n	8006ebc <HAL_UART_Receive_IT+0x42>
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006ea4:	68fb      	ldr	r3, [r7, #12]
 8006ea6:	2200      	movs	r2, #0
 8006ea8:	631a      	str	r2, [r3, #48]	@ 0x30

    return (UART_Start_Receive_IT(huart, pData, Size));
 8006eaa:	88fb      	ldrh	r3, [r7, #6]
 8006eac:	461a      	mov	r2, r3
 8006eae:	68b9      	ldr	r1, [r7, #8]
 8006eb0:	68f8      	ldr	r0, [r7, #12]
 8006eb2:	f000 fb2a 	bl	800750a <UART_Start_Receive_IT>
 8006eb6:	4603      	mov	r3, r0
 8006eb8:	e000      	b.n	8006ebc <HAL_UART_Receive_IT+0x42>
  }
  else
  {
    return HAL_BUSY;
 8006eba:	2302      	movs	r3, #2
  }
}
 8006ebc:	4618      	mov	r0, r3
 8006ebe:	3710      	adds	r7, #16
 8006ec0:	46bd      	mov	sp, r7
 8006ec2:	bd80      	pop	{r7, pc}

08006ec4 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8006ec4:	b580      	push	{r7, lr}
 8006ec6:	b0ba      	sub	sp, #232	@ 0xe8
 8006ec8:	af00      	add	r7, sp, #0
 8006eca:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8006ecc:	687b      	ldr	r3, [r7, #4]
 8006ece:	681b      	ldr	r3, [r3, #0]
 8006ed0:	681b      	ldr	r3, [r3, #0]
 8006ed2:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8006ed6:	687b      	ldr	r3, [r7, #4]
 8006ed8:	681b      	ldr	r3, [r3, #0]
 8006eda:	68db      	ldr	r3, [r3, #12]
 8006edc:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8006ee0:	687b      	ldr	r3, [r7, #4]
 8006ee2:	681b      	ldr	r3, [r3, #0]
 8006ee4:	695b      	ldr	r3, [r3, #20]
 8006ee6:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
  uint32_t errorflags = 0x00U;
 8006eea:	2300      	movs	r3, #0
 8006eec:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  uint32_t dmarequest = 0x00U;
 8006ef0:	2300      	movs	r3, #0
 8006ef2:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 8006ef6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006efa:	f003 030f 	and.w	r3, r3, #15
 8006efe:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == RESET)
 8006f02:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8006f06:	2b00      	cmp	r3, #0
 8006f08:	d10f      	bne.n	8006f2a <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8006f0a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006f0e:	f003 0320 	and.w	r3, r3, #32
 8006f12:	2b00      	cmp	r3, #0
 8006f14:	d009      	beq.n	8006f2a <HAL_UART_IRQHandler+0x66>
 8006f16:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8006f1a:	f003 0320 	and.w	r3, r3, #32
 8006f1e:	2b00      	cmp	r3, #0
 8006f20:	d003      	beq.n	8006f2a <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 8006f22:	6878      	ldr	r0, [r7, #4]
 8006f24:	f000 fc07 	bl	8007736 <UART_Receive_IT>
      return;
 8006f28:	e273      	b.n	8007412 <HAL_UART_IRQHandler+0x54e>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 8006f2a:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8006f2e:	2b00      	cmp	r3, #0
 8006f30:	f000 80de 	beq.w	80070f0 <HAL_UART_IRQHandler+0x22c>
 8006f34:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8006f38:	f003 0301 	and.w	r3, r3, #1
 8006f3c:	2b00      	cmp	r3, #0
 8006f3e:	d106      	bne.n	8006f4e <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8006f40:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8006f44:	f403 7390 	and.w	r3, r3, #288	@ 0x120
 8006f48:	2b00      	cmp	r3, #0
 8006f4a:	f000 80d1 	beq.w	80070f0 <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8006f4e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006f52:	f003 0301 	and.w	r3, r3, #1
 8006f56:	2b00      	cmp	r3, #0
 8006f58:	d00b      	beq.n	8006f72 <HAL_UART_IRQHandler+0xae>
 8006f5a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8006f5e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006f62:	2b00      	cmp	r3, #0
 8006f64:	d005      	beq.n	8006f72 <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8006f66:	687b      	ldr	r3, [r7, #4]
 8006f68:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006f6a:	f043 0201 	orr.w	r2, r3, #1
 8006f6e:	687b      	ldr	r3, [r7, #4]
 8006f70:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8006f72:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006f76:	f003 0304 	and.w	r3, r3, #4
 8006f7a:	2b00      	cmp	r3, #0
 8006f7c:	d00b      	beq.n	8006f96 <HAL_UART_IRQHandler+0xd2>
 8006f7e:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8006f82:	f003 0301 	and.w	r3, r3, #1
 8006f86:	2b00      	cmp	r3, #0
 8006f88:	d005      	beq.n	8006f96 <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8006f8a:	687b      	ldr	r3, [r7, #4]
 8006f8c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006f8e:	f043 0202 	orr.w	r2, r3, #2
 8006f92:	687b      	ldr	r3, [r7, #4]
 8006f94:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8006f96:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006f9a:	f003 0302 	and.w	r3, r3, #2
 8006f9e:	2b00      	cmp	r3, #0
 8006fa0:	d00b      	beq.n	8006fba <HAL_UART_IRQHandler+0xf6>
 8006fa2:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8006fa6:	f003 0301 	and.w	r3, r3, #1
 8006faa:	2b00      	cmp	r3, #0
 8006fac:	d005      	beq.n	8006fba <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8006fae:	687b      	ldr	r3, [r7, #4]
 8006fb0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006fb2:	f043 0204 	orr.w	r2, r3, #4
 8006fb6:	687b      	ldr	r3, [r7, #4]
 8006fb8:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 8006fba:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006fbe:	f003 0308 	and.w	r3, r3, #8
 8006fc2:	2b00      	cmp	r3, #0
 8006fc4:	d011      	beq.n	8006fea <HAL_UART_IRQHandler+0x126>
 8006fc6:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8006fca:	f003 0320 	and.w	r3, r3, #32
 8006fce:	2b00      	cmp	r3, #0
 8006fd0:	d105      	bne.n	8006fde <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 8006fd2:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8006fd6:	f003 0301 	and.w	r3, r3, #1
 8006fda:	2b00      	cmp	r3, #0
 8006fdc:	d005      	beq.n	8006fea <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8006fde:	687b      	ldr	r3, [r7, #4]
 8006fe0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006fe2:	f043 0208 	orr.w	r2, r3, #8
 8006fe6:	687b      	ldr	r3, [r7, #4]
 8006fe8:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8006fea:	687b      	ldr	r3, [r7, #4]
 8006fec:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006fee:	2b00      	cmp	r3, #0
 8006ff0:	f000 820a 	beq.w	8007408 <HAL_UART_IRQHandler+0x544>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8006ff4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006ff8:	f003 0320 	and.w	r3, r3, #32
 8006ffc:	2b00      	cmp	r3, #0
 8006ffe:	d008      	beq.n	8007012 <HAL_UART_IRQHandler+0x14e>
 8007000:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8007004:	f003 0320 	and.w	r3, r3, #32
 8007008:	2b00      	cmp	r3, #0
 800700a:	d002      	beq.n	8007012 <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 800700c:	6878      	ldr	r0, [r7, #4]
 800700e:	f000 fb92 	bl	8007736 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8007012:	687b      	ldr	r3, [r7, #4]
 8007014:	681b      	ldr	r3, [r3, #0]
 8007016:	695b      	ldr	r3, [r3, #20]
 8007018:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800701c:	2b40      	cmp	r3, #64	@ 0x40
 800701e:	bf0c      	ite	eq
 8007020:	2301      	moveq	r3, #1
 8007022:	2300      	movne	r3, #0
 8007024:	b2db      	uxtb	r3, r3
 8007026:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 800702a:	687b      	ldr	r3, [r7, #4]
 800702c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800702e:	f003 0308 	and.w	r3, r3, #8
 8007032:	2b00      	cmp	r3, #0
 8007034:	d103      	bne.n	800703e <HAL_UART_IRQHandler+0x17a>
 8007036:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 800703a:	2b00      	cmp	r3, #0
 800703c:	d04f      	beq.n	80070de <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 800703e:	6878      	ldr	r0, [r7, #4]
 8007040:	f000 fa9d 	bl	800757e <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007044:	687b      	ldr	r3, [r7, #4]
 8007046:	681b      	ldr	r3, [r3, #0]
 8007048:	695b      	ldr	r3, [r3, #20]
 800704a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800704e:	2b40      	cmp	r3, #64	@ 0x40
 8007050:	d141      	bne.n	80070d6 <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8007052:	687b      	ldr	r3, [r7, #4]
 8007054:	681b      	ldr	r3, [r3, #0]
 8007056:	3314      	adds	r3, #20
 8007058:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800705c:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8007060:	e853 3f00 	ldrex	r3, [r3]
 8007064:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 8007068:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 800706c:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8007070:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8007074:	687b      	ldr	r3, [r7, #4]
 8007076:	681b      	ldr	r3, [r3, #0]
 8007078:	3314      	adds	r3, #20
 800707a:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 800707e:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 8007082:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007086:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 800708a:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 800708e:	e841 2300 	strex	r3, r2, [r1]
 8007092:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 8007096:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800709a:	2b00      	cmp	r3, #0
 800709c:	d1d9      	bne.n	8007052 <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 800709e:	687b      	ldr	r3, [r7, #4]
 80070a0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80070a2:	2b00      	cmp	r3, #0
 80070a4:	d013      	beq.n	80070ce <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 80070a6:	687b      	ldr	r3, [r7, #4]
 80070a8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80070aa:	4a8a      	ldr	r2, [pc, #552]	@ (80072d4 <HAL_UART_IRQHandler+0x410>)
 80070ac:	651a      	str	r2, [r3, #80]	@ 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 80070ae:	687b      	ldr	r3, [r7, #4]
 80070b0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80070b2:	4618      	mov	r0, r3
 80070b4:	f7fc f9f9 	bl	80034aa <HAL_DMA_Abort_IT>
 80070b8:	4603      	mov	r3, r0
 80070ba:	2b00      	cmp	r3, #0
 80070bc:	d016      	beq.n	80070ec <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 80070be:	687b      	ldr	r3, [r7, #4]
 80070c0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80070c2:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80070c4:	687a      	ldr	r2, [r7, #4]
 80070c6:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 80070c8:	4610      	mov	r0, r2
 80070ca:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80070cc:	e00e      	b.n	80070ec <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 80070ce:	6878      	ldr	r0, [r7, #4]
 80070d0:	f000 f9ac 	bl	800742c <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80070d4:	e00a      	b.n	80070ec <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 80070d6:	6878      	ldr	r0, [r7, #4]
 80070d8:	f000 f9a8 	bl	800742c <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80070dc:	e006      	b.n	80070ec <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 80070de:	6878      	ldr	r0, [r7, #4]
 80070e0:	f000 f9a4 	bl	800742c <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 80070e4:	687b      	ldr	r3, [r7, #4]
 80070e6:	2200      	movs	r2, #0
 80070e8:	645a      	str	r2, [r3, #68]	@ 0x44
      }
    }
    return;
 80070ea:	e18d      	b.n	8007408 <HAL_UART_IRQHandler+0x544>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80070ec:	bf00      	nop
    return;
 80070ee:	e18b      	b.n	8007408 <HAL_UART_IRQHandler+0x544>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80070f0:	687b      	ldr	r3, [r7, #4]
 80070f2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80070f4:	2b01      	cmp	r3, #1
 80070f6:	f040 8167 	bne.w	80073c8 <HAL_UART_IRQHandler+0x504>
      && ((isrflags & USART_SR_IDLE) != 0U)
 80070fa:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80070fe:	f003 0310 	and.w	r3, r3, #16
 8007102:	2b00      	cmp	r3, #0
 8007104:	f000 8160 	beq.w	80073c8 <HAL_UART_IRQHandler+0x504>
      && ((cr1its & USART_CR1_IDLEIE) != 0U))
 8007108:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800710c:	f003 0310 	and.w	r3, r3, #16
 8007110:	2b00      	cmp	r3, #0
 8007112:	f000 8159 	beq.w	80073c8 <HAL_UART_IRQHandler+0x504>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 8007116:	2300      	movs	r3, #0
 8007118:	60bb      	str	r3, [r7, #8]
 800711a:	687b      	ldr	r3, [r7, #4]
 800711c:	681b      	ldr	r3, [r3, #0]
 800711e:	681b      	ldr	r3, [r3, #0]
 8007120:	60bb      	str	r3, [r7, #8]
 8007122:	687b      	ldr	r3, [r7, #4]
 8007124:	681b      	ldr	r3, [r3, #0]
 8007126:	685b      	ldr	r3, [r3, #4]
 8007128:	60bb      	str	r3, [r7, #8]
 800712a:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800712c:	687b      	ldr	r3, [r7, #4]
 800712e:	681b      	ldr	r3, [r3, #0]
 8007130:	695b      	ldr	r3, [r3, #20]
 8007132:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007136:	2b40      	cmp	r3, #64	@ 0x40
 8007138:	f040 80ce 	bne.w	80072d8 <HAL_UART_IRQHandler+0x414>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 800713c:	687b      	ldr	r3, [r7, #4]
 800713e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007140:	681b      	ldr	r3, [r3, #0]
 8007142:	685b      	ldr	r3, [r3, #4]
 8007144:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 8007148:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 800714c:	2b00      	cmp	r3, #0
 800714e:	f000 80a9 	beq.w	80072a4 <HAL_UART_IRQHandler+0x3e0>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8007152:	687b      	ldr	r3, [r7, #4]
 8007154:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8007156:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 800715a:	429a      	cmp	r2, r3
 800715c:	f080 80a2 	bcs.w	80072a4 <HAL_UART_IRQHandler+0x3e0>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8007160:	687b      	ldr	r3, [r7, #4]
 8007162:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8007166:	85da      	strh	r2, [r3, #46]	@ 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8007168:	687b      	ldr	r3, [r7, #4]
 800716a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800716c:	69db      	ldr	r3, [r3, #28]
 800716e:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8007172:	f000 8088 	beq.w	8007286 <HAL_UART_IRQHandler+0x3c2>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8007176:	687b      	ldr	r3, [r7, #4]
 8007178:	681b      	ldr	r3, [r3, #0]
 800717a:	330c      	adds	r3, #12
 800717c:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007180:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8007184:	e853 3f00 	ldrex	r3, [r3]
 8007188:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 800718c:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8007190:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8007194:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8007198:	687b      	ldr	r3, [r7, #4]
 800719a:	681b      	ldr	r3, [r3, #0]
 800719c:	330c      	adds	r3, #12
 800719e:	f8d7 20b8 	ldr.w	r2, [r7, #184]	@ 0xb8
 80071a2:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 80071a6:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80071aa:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 80071ae:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 80071b2:	e841 2300 	strex	r3, r2, [r1]
 80071b6:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 80071ba:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 80071be:	2b00      	cmp	r3, #0
 80071c0:	d1d9      	bne.n	8007176 <HAL_UART_IRQHandler+0x2b2>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80071c2:	687b      	ldr	r3, [r7, #4]
 80071c4:	681b      	ldr	r3, [r3, #0]
 80071c6:	3314      	adds	r3, #20
 80071c8:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80071ca:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80071cc:	e853 3f00 	ldrex	r3, [r3]
 80071d0:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 80071d2:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 80071d4:	f023 0301 	bic.w	r3, r3, #1
 80071d8:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 80071dc:	687b      	ldr	r3, [r7, #4]
 80071de:	681b      	ldr	r3, [r3, #0]
 80071e0:	3314      	adds	r3, #20
 80071e2:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 80071e6:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 80071ea:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80071ec:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 80071ee:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 80071f2:	e841 2300 	strex	r3, r2, [r1]
 80071f6:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 80071f8:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 80071fa:	2b00      	cmp	r3, #0
 80071fc:	d1e1      	bne.n	80071c2 <HAL_UART_IRQHandler+0x2fe>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80071fe:	687b      	ldr	r3, [r7, #4]
 8007200:	681b      	ldr	r3, [r3, #0]
 8007202:	3314      	adds	r3, #20
 8007204:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007206:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8007208:	e853 3f00 	ldrex	r3, [r3]
 800720c:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 800720e:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8007210:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8007214:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8007218:	687b      	ldr	r3, [r7, #4]
 800721a:	681b      	ldr	r3, [r3, #0]
 800721c:	3314      	adds	r3, #20
 800721e:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 8007222:	66fa      	str	r2, [r7, #108]	@ 0x6c
 8007224:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007226:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 8007228:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 800722a:	e841 2300 	strex	r3, r2, [r1]
 800722e:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 8007230:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8007232:	2b00      	cmp	r3, #0
 8007234:	d1e3      	bne.n	80071fe <HAL_UART_IRQHandler+0x33a>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8007236:	687b      	ldr	r3, [r7, #4]
 8007238:	2220      	movs	r2, #32
 800723a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800723e:	687b      	ldr	r3, [r7, #4]
 8007240:	2200      	movs	r2, #0
 8007242:	631a      	str	r2, [r3, #48]	@ 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8007244:	687b      	ldr	r3, [r7, #4]
 8007246:	681b      	ldr	r3, [r3, #0]
 8007248:	330c      	adds	r3, #12
 800724a:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800724c:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800724e:	e853 3f00 	ldrex	r3, [r3]
 8007252:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8007254:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8007256:	f023 0310 	bic.w	r3, r3, #16
 800725a:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 800725e:	687b      	ldr	r3, [r7, #4]
 8007260:	681b      	ldr	r3, [r3, #0]
 8007262:	330c      	adds	r3, #12
 8007264:	f8d7 20ac 	ldr.w	r2, [r7, #172]	@ 0xac
 8007268:	65ba      	str	r2, [r7, #88]	@ 0x58
 800726a:	657b      	str	r3, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800726c:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 800726e:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8007270:	e841 2300 	strex	r3, r2, [r1]
 8007274:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8007276:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8007278:	2b00      	cmp	r3, #0
 800727a:	d1e3      	bne.n	8007244 <HAL_UART_IRQHandler+0x380>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 800727c:	687b      	ldr	r3, [r7, #4]
 800727e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007280:	4618      	mov	r0, r3
 8007282:	f7fc f8a2 	bl	80033ca <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
        In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8007286:	687b      	ldr	r3, [r7, #4]
 8007288:	2202      	movs	r2, #2
 800728a:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 800728c:	687b      	ldr	r3, [r7, #4]
 800728e:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 8007290:	687b      	ldr	r3, [r7, #4]
 8007292:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8007294:	b29b      	uxth	r3, r3
 8007296:	1ad3      	subs	r3, r2, r3
 8007298:	b29b      	uxth	r3, r3
 800729a:	4619      	mov	r1, r3
 800729c:	6878      	ldr	r0, [r7, #4]
 800729e:	f000 f8cf 	bl	8007440 <HAL_UARTEx_RxEventCallback>
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
          }
        }
      }
      return;
 80072a2:	e0b3      	b.n	800740c <HAL_UART_IRQHandler+0x548>
        if (nb_remaining_rx_data == huart->RxXferSize)
 80072a4:	687b      	ldr	r3, [r7, #4]
 80072a6:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 80072a8:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 80072ac:	429a      	cmp	r2, r3
 80072ae:	f040 80ad 	bne.w	800740c <HAL_UART_IRQHandler+0x548>
          if (huart->hdmarx->Init.Mode == DMA_CIRCULAR)
 80072b2:	687b      	ldr	r3, [r7, #4]
 80072b4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80072b6:	69db      	ldr	r3, [r3, #28]
 80072b8:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80072bc:	f040 80a6 	bne.w	800740c <HAL_UART_IRQHandler+0x548>
            huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 80072c0:	687b      	ldr	r3, [r7, #4]
 80072c2:	2202      	movs	r2, #2
 80072c4:	635a      	str	r2, [r3, #52]	@ 0x34
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 80072c6:	687b      	ldr	r3, [r7, #4]
 80072c8:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 80072ca:	4619      	mov	r1, r3
 80072cc:	6878      	ldr	r0, [r7, #4]
 80072ce:	f000 f8b7 	bl	8007440 <HAL_UARTEx_RxEventCallback>
      return;
 80072d2:	e09b      	b.n	800740c <HAL_UART_IRQHandler+0x548>
 80072d4:	08007645 	.word	0x08007645
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 80072d8:	687b      	ldr	r3, [r7, #4]
 80072da:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 80072dc:	687b      	ldr	r3, [r7, #4]
 80072de:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 80072e0:	b29b      	uxth	r3, r3
 80072e2:	1ad3      	subs	r3, r2, r3
 80072e4:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 80072e8:	687b      	ldr	r3, [r7, #4]
 80072ea:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 80072ec:	b29b      	uxth	r3, r3
 80072ee:	2b00      	cmp	r3, #0
 80072f0:	f000 808e 	beq.w	8007410 <HAL_UART_IRQHandler+0x54c>
          && (nb_rx_data > 0U))
 80072f4:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 80072f8:	2b00      	cmp	r3, #0
 80072fa:	f000 8089 	beq.w	8007410 <HAL_UART_IRQHandler+0x54c>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80072fe:	687b      	ldr	r3, [r7, #4]
 8007300:	681b      	ldr	r3, [r3, #0]
 8007302:	330c      	adds	r3, #12
 8007304:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007306:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007308:	e853 3f00 	ldrex	r3, [r3]
 800730c:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 800730e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007310:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8007314:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8007318:	687b      	ldr	r3, [r7, #4]
 800731a:	681b      	ldr	r3, [r3, #0]
 800731c:	330c      	adds	r3, #12
 800731e:	f8d7 20c8 	ldr.w	r2, [r7, #200]	@ 0xc8
 8007322:	647a      	str	r2, [r7, #68]	@ 0x44
 8007324:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007326:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8007328:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800732a:	e841 2300 	strex	r3, r2, [r1]
 800732e:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8007330:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8007332:	2b00      	cmp	r3, #0
 8007334:	d1e3      	bne.n	80072fe <HAL_UART_IRQHandler+0x43a>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007336:	687b      	ldr	r3, [r7, #4]
 8007338:	681b      	ldr	r3, [r3, #0]
 800733a:	3314      	adds	r3, #20
 800733c:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800733e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007340:	e853 3f00 	ldrex	r3, [r3]
 8007344:	623b      	str	r3, [r7, #32]
   return(result);
 8007346:	6a3b      	ldr	r3, [r7, #32]
 8007348:	f023 0301 	bic.w	r3, r3, #1
 800734c:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 8007350:	687b      	ldr	r3, [r7, #4]
 8007352:	681b      	ldr	r3, [r3, #0]
 8007354:	3314      	adds	r3, #20
 8007356:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 800735a:	633a      	str	r2, [r7, #48]	@ 0x30
 800735c:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800735e:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8007360:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8007362:	e841 2300 	strex	r3, r2, [r1]
 8007366:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8007368:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800736a:	2b00      	cmp	r3, #0
 800736c:	d1e3      	bne.n	8007336 <HAL_UART_IRQHandler+0x472>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 800736e:	687b      	ldr	r3, [r7, #4]
 8007370:	2220      	movs	r2, #32
 8007372:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007376:	687b      	ldr	r3, [r7, #4]
 8007378:	2200      	movs	r2, #0
 800737a:	631a      	str	r2, [r3, #48]	@ 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800737c:	687b      	ldr	r3, [r7, #4]
 800737e:	681b      	ldr	r3, [r3, #0]
 8007380:	330c      	adds	r3, #12
 8007382:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007384:	693b      	ldr	r3, [r7, #16]
 8007386:	e853 3f00 	ldrex	r3, [r3]
 800738a:	60fb      	str	r3, [r7, #12]
   return(result);
 800738c:	68fb      	ldr	r3, [r7, #12]
 800738e:	f023 0310 	bic.w	r3, r3, #16
 8007392:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8007396:	687b      	ldr	r3, [r7, #4]
 8007398:	681b      	ldr	r3, [r3, #0]
 800739a:	330c      	adds	r3, #12
 800739c:	f8d7 20c0 	ldr.w	r2, [r7, #192]	@ 0xc0
 80073a0:	61fa      	str	r2, [r7, #28]
 80073a2:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80073a4:	69b9      	ldr	r1, [r7, #24]
 80073a6:	69fa      	ldr	r2, [r7, #28]
 80073a8:	e841 2300 	strex	r3, r2, [r1]
 80073ac:	617b      	str	r3, [r7, #20]
   return(result);
 80073ae:	697b      	ldr	r3, [r7, #20]
 80073b0:	2b00      	cmp	r3, #0
 80073b2:	d1e3      	bne.n	800737c <HAL_UART_IRQHandler+0x4b8>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 80073b4:	687b      	ldr	r3, [r7, #4]
 80073b6:	2202      	movs	r2, #2
 80073b8:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 80073ba:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 80073be:	4619      	mov	r1, r3
 80073c0:	6878      	ldr	r0, [r7, #4]
 80073c2:	f000 f83d 	bl	8007440 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 80073c6:	e023      	b.n	8007410 <HAL_UART_IRQHandler+0x54c>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 80073c8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80073cc:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80073d0:	2b00      	cmp	r3, #0
 80073d2:	d009      	beq.n	80073e8 <HAL_UART_IRQHandler+0x524>
 80073d4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80073d8:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80073dc:	2b00      	cmp	r3, #0
 80073de:	d003      	beq.n	80073e8 <HAL_UART_IRQHandler+0x524>
  {
    UART_Transmit_IT(huart);
 80073e0:	6878      	ldr	r0, [r7, #4]
 80073e2:	f000 f940 	bl	8007666 <UART_Transmit_IT>
    return;
 80073e6:	e014      	b.n	8007412 <HAL_UART_IRQHandler+0x54e>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 80073e8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80073ec:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80073f0:	2b00      	cmp	r3, #0
 80073f2:	d00e      	beq.n	8007412 <HAL_UART_IRQHandler+0x54e>
 80073f4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80073f8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80073fc:	2b00      	cmp	r3, #0
 80073fe:	d008      	beq.n	8007412 <HAL_UART_IRQHandler+0x54e>
  {
    UART_EndTransmit_IT(huart);
 8007400:	6878      	ldr	r0, [r7, #4]
 8007402:	f000 f980 	bl	8007706 <UART_EndTransmit_IT>
    return;
 8007406:	e004      	b.n	8007412 <HAL_UART_IRQHandler+0x54e>
    return;
 8007408:	bf00      	nop
 800740a:	e002      	b.n	8007412 <HAL_UART_IRQHandler+0x54e>
      return;
 800740c:	bf00      	nop
 800740e:	e000      	b.n	8007412 <HAL_UART_IRQHandler+0x54e>
      return;
 8007410:	bf00      	nop
  }
}
 8007412:	37e8      	adds	r7, #232	@ 0xe8
 8007414:	46bd      	mov	sp, r7
 8007416:	bd80      	pop	{r7, pc}

08007418 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8007418:	b480      	push	{r7}
 800741a:	b083      	sub	sp, #12
 800741c:	af00      	add	r7, sp, #0
 800741e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 8007420:	bf00      	nop
 8007422:	370c      	adds	r7, #12
 8007424:	46bd      	mov	sp, r7
 8007426:	f85d 7b04 	ldr.w	r7, [sp], #4
 800742a:	4770      	bx	lr

0800742c <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 800742c:	b480      	push	{r7}
 800742e:	b083      	sub	sp, #12
 8007430:	af00      	add	r7, sp, #0
 8007432:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 8007434:	bf00      	nop
 8007436:	370c      	adds	r7, #12
 8007438:	46bd      	mov	sp, r7
 800743a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800743e:	4770      	bx	lr

08007440 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8007440:	b480      	push	{r7}
 8007442:	b083      	sub	sp, #12
 8007444:	af00      	add	r7, sp, #0
 8007446:	6078      	str	r0, [r7, #4]
 8007448:	460b      	mov	r3, r1
 800744a:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 800744c:	bf00      	nop
 800744e:	370c      	adds	r7, #12
 8007450:	46bd      	mov	sp, r7
 8007452:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007456:	4770      	bx	lr

08007458 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 8007458:	b580      	push	{r7, lr}
 800745a:	b086      	sub	sp, #24
 800745c:	af00      	add	r7, sp, #0
 800745e:	60f8      	str	r0, [r7, #12]
 8007460:	60b9      	str	r1, [r7, #8]
 8007462:	603b      	str	r3, [r7, #0]
 8007464:	4613      	mov	r3, r2
 8007466:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8007468:	e03b      	b.n	80074e2 <UART_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800746a:	6a3b      	ldr	r3, [r7, #32]
 800746c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007470:	d037      	beq.n	80074e2 <UART_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8007472:	f7fb fe69 	bl	8003148 <HAL_GetTick>
 8007476:	4602      	mov	r2, r0
 8007478:	683b      	ldr	r3, [r7, #0]
 800747a:	1ad3      	subs	r3, r2, r3
 800747c:	6a3a      	ldr	r2, [r7, #32]
 800747e:	429a      	cmp	r2, r3
 8007480:	d302      	bcc.n	8007488 <UART_WaitOnFlagUntilTimeout+0x30>
 8007482:	6a3b      	ldr	r3, [r7, #32]
 8007484:	2b00      	cmp	r3, #0
 8007486:	d101      	bne.n	800748c <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8007488:	2303      	movs	r3, #3
 800748a:	e03a      	b.n	8007502 <UART_WaitOnFlagUntilTimeout+0xaa>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 800748c:	68fb      	ldr	r3, [r7, #12]
 800748e:	681b      	ldr	r3, [r3, #0]
 8007490:	68db      	ldr	r3, [r3, #12]
 8007492:	f003 0304 	and.w	r3, r3, #4
 8007496:	2b00      	cmp	r3, #0
 8007498:	d023      	beq.n	80074e2 <UART_WaitOnFlagUntilTimeout+0x8a>
 800749a:	68bb      	ldr	r3, [r7, #8]
 800749c:	2b80      	cmp	r3, #128	@ 0x80
 800749e:	d020      	beq.n	80074e2 <UART_WaitOnFlagUntilTimeout+0x8a>
 80074a0:	68bb      	ldr	r3, [r7, #8]
 80074a2:	2b40      	cmp	r3, #64	@ 0x40
 80074a4:	d01d      	beq.n	80074e2 <UART_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 80074a6:	68fb      	ldr	r3, [r7, #12]
 80074a8:	681b      	ldr	r3, [r3, #0]
 80074aa:	681b      	ldr	r3, [r3, #0]
 80074ac:	f003 0308 	and.w	r3, r3, #8
 80074b0:	2b08      	cmp	r3, #8
 80074b2:	d116      	bne.n	80074e2 <UART_WaitOnFlagUntilTimeout+0x8a>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_OREFLAG(huart);
 80074b4:	2300      	movs	r3, #0
 80074b6:	617b      	str	r3, [r7, #20]
 80074b8:	68fb      	ldr	r3, [r7, #12]
 80074ba:	681b      	ldr	r3, [r3, #0]
 80074bc:	681b      	ldr	r3, [r3, #0]
 80074be:	617b      	str	r3, [r7, #20]
 80074c0:	68fb      	ldr	r3, [r7, #12]
 80074c2:	681b      	ldr	r3, [r3, #0]
 80074c4:	685b      	ldr	r3, [r3, #4]
 80074c6:	617b      	str	r3, [r7, #20]
 80074c8:	697b      	ldr	r3, [r7, #20]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 80074ca:	68f8      	ldr	r0, [r7, #12]
 80074cc:	f000 f857 	bl	800757e <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 80074d0:	68fb      	ldr	r3, [r7, #12]
 80074d2:	2208      	movs	r2, #8
 80074d4:	645a      	str	r2, [r3, #68]	@ 0x44

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80074d6:	68fb      	ldr	r3, [r7, #12]
 80074d8:	2200      	movs	r2, #0
 80074da:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 80074de:	2301      	movs	r3, #1
 80074e0:	e00f      	b.n	8007502 <UART_WaitOnFlagUntilTimeout+0xaa>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80074e2:	68fb      	ldr	r3, [r7, #12]
 80074e4:	681b      	ldr	r3, [r3, #0]
 80074e6:	681a      	ldr	r2, [r3, #0]
 80074e8:	68bb      	ldr	r3, [r7, #8]
 80074ea:	4013      	ands	r3, r2
 80074ec:	68ba      	ldr	r2, [r7, #8]
 80074ee:	429a      	cmp	r2, r3
 80074f0:	bf0c      	ite	eq
 80074f2:	2301      	moveq	r3, #1
 80074f4:	2300      	movne	r3, #0
 80074f6:	b2db      	uxtb	r3, r3
 80074f8:	461a      	mov	r2, r3
 80074fa:	79fb      	ldrb	r3, [r7, #7]
 80074fc:	429a      	cmp	r2, r3
 80074fe:	d0b4      	beq.n	800746a <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8007500:	2300      	movs	r3, #0
}
 8007502:	4618      	mov	r0, r3
 8007504:	3718      	adds	r7, #24
 8007506:	46bd      	mov	sp, r7
 8007508:	bd80      	pop	{r7, pc}

0800750a <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800750a:	b480      	push	{r7}
 800750c:	b085      	sub	sp, #20
 800750e:	af00      	add	r7, sp, #0
 8007510:	60f8      	str	r0, [r7, #12]
 8007512:	60b9      	str	r1, [r7, #8]
 8007514:	4613      	mov	r3, r2
 8007516:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 8007518:	68fb      	ldr	r3, [r7, #12]
 800751a:	68ba      	ldr	r2, [r7, #8]
 800751c:	629a      	str	r2, [r3, #40]	@ 0x28
  huart->RxXferSize = Size;
 800751e:	68fb      	ldr	r3, [r7, #12]
 8007520:	88fa      	ldrh	r2, [r7, #6]
 8007522:	859a      	strh	r2, [r3, #44]	@ 0x2c
  huart->RxXferCount = Size;
 8007524:	68fb      	ldr	r3, [r7, #12]
 8007526:	88fa      	ldrh	r2, [r7, #6]
 8007528:	85da      	strh	r2, [r3, #46]	@ 0x2e

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800752a:	68fb      	ldr	r3, [r7, #12]
 800752c:	2200      	movs	r2, #0
 800752e:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8007530:	68fb      	ldr	r3, [r7, #12]
 8007532:	2222      	movs	r2, #34	@ 0x22
 8007534:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  if (huart->Init.Parity != UART_PARITY_NONE)
 8007538:	68fb      	ldr	r3, [r7, #12]
 800753a:	691b      	ldr	r3, [r3, #16]
 800753c:	2b00      	cmp	r3, #0
 800753e:	d007      	beq.n	8007550 <UART_Start_Receive_IT+0x46>
  {
    /* Enable the UART Parity Error Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 8007540:	68fb      	ldr	r3, [r7, #12]
 8007542:	681b      	ldr	r3, [r3, #0]
 8007544:	68da      	ldr	r2, [r3, #12]
 8007546:	68fb      	ldr	r3, [r7, #12]
 8007548:	681b      	ldr	r3, [r3, #0]
 800754a:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 800754e:	60da      	str	r2, [r3, #12]
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 8007550:	68fb      	ldr	r3, [r7, #12]
 8007552:	681b      	ldr	r3, [r3, #0]
 8007554:	695a      	ldr	r2, [r3, #20]
 8007556:	68fb      	ldr	r3, [r7, #12]
 8007558:	681b      	ldr	r3, [r3, #0]
 800755a:	f042 0201 	orr.w	r2, r2, #1
 800755e:	615a      	str	r2, [r3, #20]

  /* Enable the UART Data Register not empty Interrupt */
  __HAL_UART_ENABLE_IT(huart, UART_IT_RXNE);
 8007560:	68fb      	ldr	r3, [r7, #12]
 8007562:	681b      	ldr	r3, [r3, #0]
 8007564:	68da      	ldr	r2, [r3, #12]
 8007566:	68fb      	ldr	r3, [r7, #12]
 8007568:	681b      	ldr	r3, [r3, #0]
 800756a:	f042 0220 	orr.w	r2, r2, #32
 800756e:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 8007570:	2300      	movs	r3, #0
}
 8007572:	4618      	mov	r0, r3
 8007574:	3714      	adds	r7, #20
 8007576:	46bd      	mov	sp, r7
 8007578:	f85d 7b04 	ldr.w	r7, [sp], #4
 800757c:	4770      	bx	lr

0800757e <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800757e:	b480      	push	{r7}
 8007580:	b095      	sub	sp, #84	@ 0x54
 8007582:	af00      	add	r7, sp, #0
 8007584:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8007586:	687b      	ldr	r3, [r7, #4]
 8007588:	681b      	ldr	r3, [r3, #0]
 800758a:	330c      	adds	r3, #12
 800758c:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800758e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007590:	e853 3f00 	ldrex	r3, [r3]
 8007594:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8007596:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007598:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800759c:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800759e:	687b      	ldr	r3, [r7, #4]
 80075a0:	681b      	ldr	r3, [r3, #0]
 80075a2:	330c      	adds	r3, #12
 80075a4:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 80075a6:	643a      	str	r2, [r7, #64]	@ 0x40
 80075a8:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80075aa:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 80075ac:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 80075ae:	e841 2300 	strex	r3, r2, [r1]
 80075b2:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 80075b4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80075b6:	2b00      	cmp	r3, #0
 80075b8:	d1e5      	bne.n	8007586 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80075ba:	687b      	ldr	r3, [r7, #4]
 80075bc:	681b      	ldr	r3, [r3, #0]
 80075be:	3314      	adds	r3, #20
 80075c0:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80075c2:	6a3b      	ldr	r3, [r7, #32]
 80075c4:	e853 3f00 	ldrex	r3, [r3]
 80075c8:	61fb      	str	r3, [r7, #28]
   return(result);
 80075ca:	69fb      	ldr	r3, [r7, #28]
 80075cc:	f023 0301 	bic.w	r3, r3, #1
 80075d0:	64bb      	str	r3, [r7, #72]	@ 0x48
 80075d2:	687b      	ldr	r3, [r7, #4]
 80075d4:	681b      	ldr	r3, [r3, #0]
 80075d6:	3314      	adds	r3, #20
 80075d8:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80075da:	62fa      	str	r2, [r7, #44]	@ 0x2c
 80075dc:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80075de:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80075e0:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80075e2:	e841 2300 	strex	r3, r2, [r1]
 80075e6:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 80075e8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80075ea:	2b00      	cmp	r3, #0
 80075ec:	d1e5      	bne.n	80075ba <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80075ee:	687b      	ldr	r3, [r7, #4]
 80075f0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80075f2:	2b01      	cmp	r3, #1
 80075f4:	d119      	bne.n	800762a <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80075f6:	687b      	ldr	r3, [r7, #4]
 80075f8:	681b      	ldr	r3, [r3, #0]
 80075fa:	330c      	adds	r3, #12
 80075fc:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80075fe:	68fb      	ldr	r3, [r7, #12]
 8007600:	e853 3f00 	ldrex	r3, [r3]
 8007604:	60bb      	str	r3, [r7, #8]
   return(result);
 8007606:	68bb      	ldr	r3, [r7, #8]
 8007608:	f023 0310 	bic.w	r3, r3, #16
 800760c:	647b      	str	r3, [r7, #68]	@ 0x44
 800760e:	687b      	ldr	r3, [r7, #4]
 8007610:	681b      	ldr	r3, [r3, #0]
 8007612:	330c      	adds	r3, #12
 8007614:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8007616:	61ba      	str	r2, [r7, #24]
 8007618:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800761a:	6979      	ldr	r1, [r7, #20]
 800761c:	69ba      	ldr	r2, [r7, #24]
 800761e:	e841 2300 	strex	r3, r2, [r1]
 8007622:	613b      	str	r3, [r7, #16]
   return(result);
 8007624:	693b      	ldr	r3, [r7, #16]
 8007626:	2b00      	cmp	r3, #0
 8007628:	d1e5      	bne.n	80075f6 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800762a:	687b      	ldr	r3, [r7, #4]
 800762c:	2220      	movs	r2, #32
 800762e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007632:	687b      	ldr	r3, [r7, #4]
 8007634:	2200      	movs	r2, #0
 8007636:	631a      	str	r2, [r3, #48]	@ 0x30
}
 8007638:	bf00      	nop
 800763a:	3754      	adds	r7, #84	@ 0x54
 800763c:	46bd      	mov	sp, r7
 800763e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007642:	4770      	bx	lr

08007644 <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8007644:	b580      	push	{r7, lr}
 8007646:	b084      	sub	sp, #16
 8007648:	af00      	add	r7, sp, #0
 800764a:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800764c:	687b      	ldr	r3, [r7, #4]
 800764e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007650:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 8007652:	68fb      	ldr	r3, [r7, #12]
 8007654:	2200      	movs	r2, #0
 8007656:	85da      	strh	r2, [r3, #46]	@ 0x2e
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8007658:	68f8      	ldr	r0, [r7, #12]
 800765a:	f7ff fee7 	bl	800742c <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800765e:	bf00      	nop
 8007660:	3710      	adds	r7, #16
 8007662:	46bd      	mov	sp, r7
 8007664:	bd80      	pop	{r7, pc}

08007666 <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 8007666:	b480      	push	{r7}
 8007668:	b085      	sub	sp, #20
 800766a:	af00      	add	r7, sp, #0
 800766c:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 800766e:	687b      	ldr	r3, [r7, #4]
 8007670:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8007674:	b2db      	uxtb	r3, r3
 8007676:	2b21      	cmp	r3, #33	@ 0x21
 8007678:	d13e      	bne.n	80076f8 <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800767a:	687b      	ldr	r3, [r7, #4]
 800767c:	689b      	ldr	r3, [r3, #8]
 800767e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8007682:	d114      	bne.n	80076ae <UART_Transmit_IT+0x48>
 8007684:	687b      	ldr	r3, [r7, #4]
 8007686:	691b      	ldr	r3, [r3, #16]
 8007688:	2b00      	cmp	r3, #0
 800768a:	d110      	bne.n	80076ae <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 800768c:	687b      	ldr	r3, [r7, #4]
 800768e:	6a1b      	ldr	r3, [r3, #32]
 8007690:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8007692:	68fb      	ldr	r3, [r7, #12]
 8007694:	881b      	ldrh	r3, [r3, #0]
 8007696:	461a      	mov	r2, r3
 8007698:	687b      	ldr	r3, [r7, #4]
 800769a:	681b      	ldr	r3, [r3, #0]
 800769c:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80076a0:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 80076a2:	687b      	ldr	r3, [r7, #4]
 80076a4:	6a1b      	ldr	r3, [r3, #32]
 80076a6:	1c9a      	adds	r2, r3, #2
 80076a8:	687b      	ldr	r3, [r7, #4]
 80076aa:	621a      	str	r2, [r3, #32]
 80076ac:	e008      	b.n	80076c0 <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 80076ae:	687b      	ldr	r3, [r7, #4]
 80076b0:	6a1b      	ldr	r3, [r3, #32]
 80076b2:	1c59      	adds	r1, r3, #1
 80076b4:	687a      	ldr	r2, [r7, #4]
 80076b6:	6211      	str	r1, [r2, #32]
 80076b8:	781a      	ldrb	r2, [r3, #0]
 80076ba:	687b      	ldr	r3, [r7, #4]
 80076bc:	681b      	ldr	r3, [r3, #0]
 80076be:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 80076c0:	687b      	ldr	r3, [r7, #4]
 80076c2:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 80076c4:	b29b      	uxth	r3, r3
 80076c6:	3b01      	subs	r3, #1
 80076c8:	b29b      	uxth	r3, r3
 80076ca:	687a      	ldr	r2, [r7, #4]
 80076cc:	4619      	mov	r1, r3
 80076ce:	84d1      	strh	r1, [r2, #38]	@ 0x26
 80076d0:	2b00      	cmp	r3, #0
 80076d2:	d10f      	bne.n	80076f4 <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 80076d4:	687b      	ldr	r3, [r7, #4]
 80076d6:	681b      	ldr	r3, [r3, #0]
 80076d8:	68da      	ldr	r2, [r3, #12]
 80076da:	687b      	ldr	r3, [r7, #4]
 80076dc:	681b      	ldr	r3, [r3, #0]
 80076de:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 80076e2:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 80076e4:	687b      	ldr	r3, [r7, #4]
 80076e6:	681b      	ldr	r3, [r3, #0]
 80076e8:	68da      	ldr	r2, [r3, #12]
 80076ea:	687b      	ldr	r3, [r7, #4]
 80076ec:	681b      	ldr	r3, [r3, #0]
 80076ee:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 80076f2:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 80076f4:	2300      	movs	r3, #0
 80076f6:	e000      	b.n	80076fa <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 80076f8:	2302      	movs	r3, #2
  }
}
 80076fa:	4618      	mov	r0, r3
 80076fc:	3714      	adds	r7, #20
 80076fe:	46bd      	mov	sp, r7
 8007700:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007704:	4770      	bx	lr

08007706 <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8007706:	b580      	push	{r7, lr}
 8007708:	b082      	sub	sp, #8
 800770a:	af00      	add	r7, sp, #0
 800770c:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 800770e:	687b      	ldr	r3, [r7, #4]
 8007710:	681b      	ldr	r3, [r3, #0]
 8007712:	68da      	ldr	r2, [r3, #12]
 8007714:	687b      	ldr	r3, [r7, #4]
 8007716:	681b      	ldr	r3, [r3, #0]
 8007718:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800771c:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800771e:	687b      	ldr	r3, [r7, #4]
 8007720:	2220      	movs	r2, #32
 8007722:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8007726:	6878      	ldr	r0, [r7, #4]
 8007728:	f7ff fe76 	bl	8007418 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 800772c:	2300      	movs	r3, #0
}
 800772e:	4618      	mov	r0, r3
 8007730:	3708      	adds	r7, #8
 8007732:	46bd      	mov	sp, r7
 8007734:	bd80      	pop	{r7, pc}

08007736 <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 8007736:	b580      	push	{r7, lr}
 8007738:	b08c      	sub	sp, #48	@ 0x30
 800773a:	af00      	add	r7, sp, #0
 800773c:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits = NULL;
 800773e:	2300      	movs	r3, #0
 8007740:	62fb      	str	r3, [r7, #44]	@ 0x2c
  uint16_t *pdata16bits = NULL;
 8007742:	2300      	movs	r3, #0
 8007744:	62bb      	str	r3, [r7, #40]	@ 0x28

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8007746:	687b      	ldr	r3, [r7, #4]
 8007748:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 800774c:	b2db      	uxtb	r3, r3
 800774e:	2b22      	cmp	r3, #34	@ 0x22
 8007750:	f040 80aa 	bne.w	80078a8 <UART_Receive_IT+0x172>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8007754:	687b      	ldr	r3, [r7, #4]
 8007756:	689b      	ldr	r3, [r3, #8]
 8007758:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800775c:	d115      	bne.n	800778a <UART_Receive_IT+0x54>
 800775e:	687b      	ldr	r3, [r7, #4]
 8007760:	691b      	ldr	r3, [r3, #16]
 8007762:	2b00      	cmp	r3, #0
 8007764:	d111      	bne.n	800778a <UART_Receive_IT+0x54>
    {
      /* Unused pdata8bits */
      UNUSED(pdata8bits);
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 8007766:	687b      	ldr	r3, [r7, #4]
 8007768:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800776a:	62bb      	str	r3, [r7, #40]	@ 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 800776c:	687b      	ldr	r3, [r7, #4]
 800776e:	681b      	ldr	r3, [r3, #0]
 8007770:	685b      	ldr	r3, [r3, #4]
 8007772:	b29b      	uxth	r3, r3
 8007774:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8007778:	b29a      	uxth	r2, r3
 800777a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800777c:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 800777e:	687b      	ldr	r3, [r7, #4]
 8007780:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007782:	1c9a      	adds	r2, r3, #2
 8007784:	687b      	ldr	r3, [r7, #4]
 8007786:	629a      	str	r2, [r3, #40]	@ 0x28
 8007788:	e024      	b.n	80077d4 <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 800778a:	687b      	ldr	r3, [r7, #4]
 800778c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800778e:	62fb      	str	r3, [r7, #44]	@ 0x2c
      /* Unused pdata16bits */
      UNUSED(pdata16bits);

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8007790:	687b      	ldr	r3, [r7, #4]
 8007792:	689b      	ldr	r3, [r3, #8]
 8007794:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8007798:	d007      	beq.n	80077aa <UART_Receive_IT+0x74>
 800779a:	687b      	ldr	r3, [r7, #4]
 800779c:	689b      	ldr	r3, [r3, #8]
 800779e:	2b00      	cmp	r3, #0
 80077a0:	d10a      	bne.n	80077b8 <UART_Receive_IT+0x82>
 80077a2:	687b      	ldr	r3, [r7, #4]
 80077a4:	691b      	ldr	r3, [r3, #16]
 80077a6:	2b00      	cmp	r3, #0
 80077a8:	d106      	bne.n	80077b8 <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 80077aa:	687b      	ldr	r3, [r7, #4]
 80077ac:	681b      	ldr	r3, [r3, #0]
 80077ae:	685b      	ldr	r3, [r3, #4]
 80077b0:	b2da      	uxtb	r2, r3
 80077b2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80077b4:	701a      	strb	r2, [r3, #0]
 80077b6:	e008      	b.n	80077ca <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 80077b8:	687b      	ldr	r3, [r7, #4]
 80077ba:	681b      	ldr	r3, [r3, #0]
 80077bc:	685b      	ldr	r3, [r3, #4]
 80077be:	b2db      	uxtb	r3, r3
 80077c0:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80077c4:	b2da      	uxtb	r2, r3
 80077c6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80077c8:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 80077ca:	687b      	ldr	r3, [r7, #4]
 80077cc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80077ce:	1c5a      	adds	r2, r3, #1
 80077d0:	687b      	ldr	r3, [r7, #4]
 80077d2:	629a      	str	r2, [r3, #40]	@ 0x28
    }

    if (--huart->RxXferCount == 0U)
 80077d4:	687b      	ldr	r3, [r7, #4]
 80077d6:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 80077d8:	b29b      	uxth	r3, r3
 80077da:	3b01      	subs	r3, #1
 80077dc:	b29b      	uxth	r3, r3
 80077de:	687a      	ldr	r2, [r7, #4]
 80077e0:	4619      	mov	r1, r3
 80077e2:	85d1      	strh	r1, [r2, #46]	@ 0x2e
 80077e4:	2b00      	cmp	r3, #0
 80077e6:	d15d      	bne.n	80078a4 <UART_Receive_IT+0x16e>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 80077e8:	687b      	ldr	r3, [r7, #4]
 80077ea:	681b      	ldr	r3, [r3, #0]
 80077ec:	68da      	ldr	r2, [r3, #12]
 80077ee:	687b      	ldr	r3, [r7, #4]
 80077f0:	681b      	ldr	r3, [r3, #0]
 80077f2:	f022 0220 	bic.w	r2, r2, #32
 80077f6:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 80077f8:	687b      	ldr	r3, [r7, #4]
 80077fa:	681b      	ldr	r3, [r3, #0]
 80077fc:	68da      	ldr	r2, [r3, #12]
 80077fe:	687b      	ldr	r3, [r7, #4]
 8007800:	681b      	ldr	r3, [r3, #0]
 8007802:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8007806:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8007808:	687b      	ldr	r3, [r7, #4]
 800780a:	681b      	ldr	r3, [r3, #0]
 800780c:	695a      	ldr	r2, [r3, #20]
 800780e:	687b      	ldr	r3, [r7, #4]
 8007810:	681b      	ldr	r3, [r3, #0]
 8007812:	f022 0201 	bic.w	r2, r2, #1
 8007816:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8007818:	687b      	ldr	r3, [r7, #4]
 800781a:	2220      	movs	r2, #32
 800781c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 8007820:	687b      	ldr	r3, [r7, #4]
 8007822:	2200      	movs	r2, #0
 8007824:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8007826:	687b      	ldr	r3, [r7, #4]
 8007828:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800782a:	2b01      	cmp	r3, #1
 800782c:	d135      	bne.n	800789a <UART_Receive_IT+0x164>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800782e:	687b      	ldr	r3, [r7, #4]
 8007830:	2200      	movs	r2, #0
 8007832:	631a      	str	r2, [r3, #48]	@ 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8007834:	687b      	ldr	r3, [r7, #4]
 8007836:	681b      	ldr	r3, [r3, #0]
 8007838:	330c      	adds	r3, #12
 800783a:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800783c:	697b      	ldr	r3, [r7, #20]
 800783e:	e853 3f00 	ldrex	r3, [r3]
 8007842:	613b      	str	r3, [r7, #16]
   return(result);
 8007844:	693b      	ldr	r3, [r7, #16]
 8007846:	f023 0310 	bic.w	r3, r3, #16
 800784a:	627b      	str	r3, [r7, #36]	@ 0x24
 800784c:	687b      	ldr	r3, [r7, #4]
 800784e:	681b      	ldr	r3, [r3, #0]
 8007850:	330c      	adds	r3, #12
 8007852:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8007854:	623a      	str	r2, [r7, #32]
 8007856:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007858:	69f9      	ldr	r1, [r7, #28]
 800785a:	6a3a      	ldr	r2, [r7, #32]
 800785c:	e841 2300 	strex	r3, r2, [r1]
 8007860:	61bb      	str	r3, [r7, #24]
   return(result);
 8007862:	69bb      	ldr	r3, [r7, #24]
 8007864:	2b00      	cmp	r3, #0
 8007866:	d1e5      	bne.n	8007834 <UART_Receive_IT+0xfe>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 8007868:	687b      	ldr	r3, [r7, #4]
 800786a:	681b      	ldr	r3, [r3, #0]
 800786c:	681b      	ldr	r3, [r3, #0]
 800786e:	f003 0310 	and.w	r3, r3, #16
 8007872:	2b10      	cmp	r3, #16
 8007874:	d10a      	bne.n	800788c <UART_Receive_IT+0x156>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 8007876:	2300      	movs	r3, #0
 8007878:	60fb      	str	r3, [r7, #12]
 800787a:	687b      	ldr	r3, [r7, #4]
 800787c:	681b      	ldr	r3, [r3, #0]
 800787e:	681b      	ldr	r3, [r3, #0]
 8007880:	60fb      	str	r3, [r7, #12]
 8007882:	687b      	ldr	r3, [r7, #4]
 8007884:	681b      	ldr	r3, [r3, #0]
 8007886:	685b      	ldr	r3, [r3, #4]
 8007888:	60fb      	str	r3, [r7, #12]
 800788a:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800788c:	687b      	ldr	r3, [r7, #4]
 800788e:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8007890:	4619      	mov	r1, r3
 8007892:	6878      	ldr	r0, [r7, #4]
 8007894:	f7ff fdd4 	bl	8007440 <HAL_UARTEx_RxEventCallback>
 8007898:	e002      	b.n	80078a0 <UART_Receive_IT+0x16a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 800789a:	6878      	ldr	r0, [r7, #4]
 800789c:	f7fa f866 	bl	800196c <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 80078a0:	2300      	movs	r3, #0
 80078a2:	e002      	b.n	80078aa <UART_Receive_IT+0x174>
    }
    return HAL_OK;
 80078a4:	2300      	movs	r3, #0
 80078a6:	e000      	b.n	80078aa <UART_Receive_IT+0x174>
  }
  else
  {
    return HAL_BUSY;
 80078a8:	2302      	movs	r3, #2
  }
}
 80078aa:	4618      	mov	r0, r3
 80078ac:	3730      	adds	r7, #48	@ 0x30
 80078ae:	46bd      	mov	sp, r7
 80078b0:	bd80      	pop	{r7, pc}
	...

080078b4 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 80078b4:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80078b8:	b0c0      	sub	sp, #256	@ 0x100
 80078ba:	af00      	add	r7, sp, #0
 80078bc:	f8c7 00f4 	str.w	r0, [r7, #244]	@ 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80078c0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80078c4:	681b      	ldr	r3, [r3, #0]
 80078c6:	691b      	ldr	r3, [r3, #16]
 80078c8:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 80078cc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80078d0:	68d9      	ldr	r1, [r3, #12]
 80078d2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80078d6:	681a      	ldr	r2, [r3, #0]
 80078d8:	ea40 0301 	orr.w	r3, r0, r1
 80078dc:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 80078de:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80078e2:	689a      	ldr	r2, [r3, #8]
 80078e4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80078e8:	691b      	ldr	r3, [r3, #16]
 80078ea:	431a      	orrs	r2, r3
 80078ec:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80078f0:	695b      	ldr	r3, [r3, #20]
 80078f2:	431a      	orrs	r2, r3
 80078f4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80078f8:	69db      	ldr	r3, [r3, #28]
 80078fa:	4313      	orrs	r3, r2
 80078fc:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8007900:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007904:	681b      	ldr	r3, [r3, #0]
 8007906:	68db      	ldr	r3, [r3, #12]
 8007908:	f423 4116 	bic.w	r1, r3, #38400	@ 0x9600
 800790c:	f021 010c 	bic.w	r1, r1, #12
 8007910:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007914:	681a      	ldr	r2, [r3, #0]
 8007916:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 800791a:	430b      	orrs	r3, r1
 800791c:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 800791e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007922:	681b      	ldr	r3, [r3, #0]
 8007924:	695b      	ldr	r3, [r3, #20]
 8007926:	f423 7040 	bic.w	r0, r3, #768	@ 0x300
 800792a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800792e:	6999      	ldr	r1, [r3, #24]
 8007930:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007934:	681a      	ldr	r2, [r3, #0]
 8007936:	ea40 0301 	orr.w	r3, r0, r1
 800793a:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 800793c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007940:	681a      	ldr	r2, [r3, #0]
 8007942:	4b8f      	ldr	r3, [pc, #572]	@ (8007b80 <UART_SetConfig+0x2cc>)
 8007944:	429a      	cmp	r2, r3
 8007946:	d005      	beq.n	8007954 <UART_SetConfig+0xa0>
 8007948:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800794c:	681a      	ldr	r2, [r3, #0]
 800794e:	4b8d      	ldr	r3, [pc, #564]	@ (8007b84 <UART_SetConfig+0x2d0>)
 8007950:	429a      	cmp	r2, r3
 8007952:	d104      	bne.n	800795e <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8007954:	f7fe fa5a 	bl	8005e0c <HAL_RCC_GetPCLK2Freq>
 8007958:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
 800795c:	e003      	b.n	8007966 <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 800795e:	f7fe fa41 	bl	8005de4 <HAL_RCC_GetPCLK1Freq>
 8007962:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8007966:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800796a:	69db      	ldr	r3, [r3, #28]
 800796c:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8007970:	f040 810c 	bne.w	8007b8c <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8007974:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8007978:	2200      	movs	r2, #0
 800797a:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 800797e:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 8007982:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	@ 0xe8
 8007986:	4622      	mov	r2, r4
 8007988:	462b      	mov	r3, r5
 800798a:	1891      	adds	r1, r2, r2
 800798c:	65b9      	str	r1, [r7, #88]	@ 0x58
 800798e:	415b      	adcs	r3, r3
 8007990:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8007992:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 8007996:	4621      	mov	r1, r4
 8007998:	eb12 0801 	adds.w	r8, r2, r1
 800799c:	4629      	mov	r1, r5
 800799e:	eb43 0901 	adc.w	r9, r3, r1
 80079a2:	f04f 0200 	mov.w	r2, #0
 80079a6:	f04f 0300 	mov.w	r3, #0
 80079aa:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 80079ae:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 80079b2:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 80079b6:	4690      	mov	r8, r2
 80079b8:	4699      	mov	r9, r3
 80079ba:	4623      	mov	r3, r4
 80079bc:	eb18 0303 	adds.w	r3, r8, r3
 80079c0:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 80079c4:	462b      	mov	r3, r5
 80079c6:	eb49 0303 	adc.w	r3, r9, r3
 80079ca:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 80079ce:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80079d2:	685b      	ldr	r3, [r3, #4]
 80079d4:	2200      	movs	r2, #0
 80079d6:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 80079da:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 80079de:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 80079e2:	460b      	mov	r3, r1
 80079e4:	18db      	adds	r3, r3, r3
 80079e6:	653b      	str	r3, [r7, #80]	@ 0x50
 80079e8:	4613      	mov	r3, r2
 80079ea:	eb42 0303 	adc.w	r3, r2, r3
 80079ee:	657b      	str	r3, [r7, #84]	@ 0x54
 80079f0:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 80079f4:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	@ 0xe0
 80079f8:	f7f9 f946 	bl	8000c88 <__aeabi_uldivmod>
 80079fc:	4602      	mov	r2, r0
 80079fe:	460b      	mov	r3, r1
 8007a00:	4b61      	ldr	r3, [pc, #388]	@ (8007b88 <UART_SetConfig+0x2d4>)
 8007a02:	fba3 2302 	umull	r2, r3, r3, r2
 8007a06:	095b      	lsrs	r3, r3, #5
 8007a08:	011c      	lsls	r4, r3, #4
 8007a0a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8007a0e:	2200      	movs	r2, #0
 8007a10:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8007a14:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
 8007a18:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	@ 0xd0
 8007a1c:	4642      	mov	r2, r8
 8007a1e:	464b      	mov	r3, r9
 8007a20:	1891      	adds	r1, r2, r2
 8007a22:	64b9      	str	r1, [r7, #72]	@ 0x48
 8007a24:	415b      	adcs	r3, r3
 8007a26:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8007a28:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 8007a2c:	4641      	mov	r1, r8
 8007a2e:	eb12 0a01 	adds.w	sl, r2, r1
 8007a32:	4649      	mov	r1, r9
 8007a34:	eb43 0b01 	adc.w	fp, r3, r1
 8007a38:	f04f 0200 	mov.w	r2, #0
 8007a3c:	f04f 0300 	mov.w	r3, #0
 8007a40:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8007a44:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8007a48:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8007a4c:	4692      	mov	sl, r2
 8007a4e:	469b      	mov	fp, r3
 8007a50:	4643      	mov	r3, r8
 8007a52:	eb1a 0303 	adds.w	r3, sl, r3
 8007a56:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8007a5a:	464b      	mov	r3, r9
 8007a5c:	eb4b 0303 	adc.w	r3, fp, r3
 8007a60:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 8007a64:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007a68:	685b      	ldr	r3, [r3, #4]
 8007a6a:	2200      	movs	r2, #0
 8007a6c:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8007a70:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 8007a74:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 8007a78:	460b      	mov	r3, r1
 8007a7a:	18db      	adds	r3, r3, r3
 8007a7c:	643b      	str	r3, [r7, #64]	@ 0x40
 8007a7e:	4613      	mov	r3, r2
 8007a80:	eb42 0303 	adc.w	r3, r2, r3
 8007a84:	647b      	str	r3, [r7, #68]	@ 0x44
 8007a86:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 8007a8a:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	@ 0xc8
 8007a8e:	f7f9 f8fb 	bl	8000c88 <__aeabi_uldivmod>
 8007a92:	4602      	mov	r2, r0
 8007a94:	460b      	mov	r3, r1
 8007a96:	4611      	mov	r1, r2
 8007a98:	4b3b      	ldr	r3, [pc, #236]	@ (8007b88 <UART_SetConfig+0x2d4>)
 8007a9a:	fba3 2301 	umull	r2, r3, r3, r1
 8007a9e:	095b      	lsrs	r3, r3, #5
 8007aa0:	2264      	movs	r2, #100	@ 0x64
 8007aa2:	fb02 f303 	mul.w	r3, r2, r3
 8007aa6:	1acb      	subs	r3, r1, r3
 8007aa8:	00db      	lsls	r3, r3, #3
 8007aaa:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 8007aae:	4b36      	ldr	r3, [pc, #216]	@ (8007b88 <UART_SetConfig+0x2d4>)
 8007ab0:	fba3 2302 	umull	r2, r3, r3, r2
 8007ab4:	095b      	lsrs	r3, r3, #5
 8007ab6:	005b      	lsls	r3, r3, #1
 8007ab8:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 8007abc:	441c      	add	r4, r3
 8007abe:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8007ac2:	2200      	movs	r2, #0
 8007ac4:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8007ac8:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 8007acc:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	@ 0xb8
 8007ad0:	4642      	mov	r2, r8
 8007ad2:	464b      	mov	r3, r9
 8007ad4:	1891      	adds	r1, r2, r2
 8007ad6:	63b9      	str	r1, [r7, #56]	@ 0x38
 8007ad8:	415b      	adcs	r3, r3
 8007ada:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8007adc:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 8007ae0:	4641      	mov	r1, r8
 8007ae2:	1851      	adds	r1, r2, r1
 8007ae4:	6339      	str	r1, [r7, #48]	@ 0x30
 8007ae6:	4649      	mov	r1, r9
 8007ae8:	414b      	adcs	r3, r1
 8007aea:	637b      	str	r3, [r7, #52]	@ 0x34
 8007aec:	f04f 0200 	mov.w	r2, #0
 8007af0:	f04f 0300 	mov.w	r3, #0
 8007af4:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	@ 0x30
 8007af8:	4659      	mov	r1, fp
 8007afa:	00cb      	lsls	r3, r1, #3
 8007afc:	4651      	mov	r1, sl
 8007afe:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8007b02:	4651      	mov	r1, sl
 8007b04:	00ca      	lsls	r2, r1, #3
 8007b06:	4610      	mov	r0, r2
 8007b08:	4619      	mov	r1, r3
 8007b0a:	4603      	mov	r3, r0
 8007b0c:	4642      	mov	r2, r8
 8007b0e:	189b      	adds	r3, r3, r2
 8007b10:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8007b14:	464b      	mov	r3, r9
 8007b16:	460a      	mov	r2, r1
 8007b18:	eb42 0303 	adc.w	r3, r2, r3
 8007b1c:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8007b20:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007b24:	685b      	ldr	r3, [r3, #4]
 8007b26:	2200      	movs	r2, #0
 8007b28:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8007b2c:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 8007b30:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 8007b34:	460b      	mov	r3, r1
 8007b36:	18db      	adds	r3, r3, r3
 8007b38:	62bb      	str	r3, [r7, #40]	@ 0x28
 8007b3a:	4613      	mov	r3, r2
 8007b3c:	eb42 0303 	adc.w	r3, r2, r3
 8007b40:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8007b42:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8007b46:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	@ 0xb0
 8007b4a:	f7f9 f89d 	bl	8000c88 <__aeabi_uldivmod>
 8007b4e:	4602      	mov	r2, r0
 8007b50:	460b      	mov	r3, r1
 8007b52:	4b0d      	ldr	r3, [pc, #52]	@ (8007b88 <UART_SetConfig+0x2d4>)
 8007b54:	fba3 1302 	umull	r1, r3, r3, r2
 8007b58:	095b      	lsrs	r3, r3, #5
 8007b5a:	2164      	movs	r1, #100	@ 0x64
 8007b5c:	fb01 f303 	mul.w	r3, r1, r3
 8007b60:	1ad3      	subs	r3, r2, r3
 8007b62:	00db      	lsls	r3, r3, #3
 8007b64:	3332      	adds	r3, #50	@ 0x32
 8007b66:	4a08      	ldr	r2, [pc, #32]	@ (8007b88 <UART_SetConfig+0x2d4>)
 8007b68:	fba2 2303 	umull	r2, r3, r2, r3
 8007b6c:	095b      	lsrs	r3, r3, #5
 8007b6e:	f003 0207 	and.w	r2, r3, #7
 8007b72:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007b76:	681b      	ldr	r3, [r3, #0]
 8007b78:	4422      	add	r2, r4
 8007b7a:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8007b7c:	e106      	b.n	8007d8c <UART_SetConfig+0x4d8>
 8007b7e:	bf00      	nop
 8007b80:	40011000 	.word	0x40011000
 8007b84:	40011400 	.word	0x40011400
 8007b88:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8007b8c:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8007b90:	2200      	movs	r2, #0
 8007b92:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 8007b96:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 8007b9a:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	@ 0xa0
 8007b9e:	4642      	mov	r2, r8
 8007ba0:	464b      	mov	r3, r9
 8007ba2:	1891      	adds	r1, r2, r2
 8007ba4:	6239      	str	r1, [r7, #32]
 8007ba6:	415b      	adcs	r3, r3
 8007ba8:	627b      	str	r3, [r7, #36]	@ 0x24
 8007baa:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8007bae:	4641      	mov	r1, r8
 8007bb0:	1854      	adds	r4, r2, r1
 8007bb2:	4649      	mov	r1, r9
 8007bb4:	eb43 0501 	adc.w	r5, r3, r1
 8007bb8:	f04f 0200 	mov.w	r2, #0
 8007bbc:	f04f 0300 	mov.w	r3, #0
 8007bc0:	00eb      	lsls	r3, r5, #3
 8007bc2:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8007bc6:	00e2      	lsls	r2, r4, #3
 8007bc8:	4614      	mov	r4, r2
 8007bca:	461d      	mov	r5, r3
 8007bcc:	4643      	mov	r3, r8
 8007bce:	18e3      	adds	r3, r4, r3
 8007bd0:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8007bd4:	464b      	mov	r3, r9
 8007bd6:	eb45 0303 	adc.w	r3, r5, r3
 8007bda:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8007bde:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007be2:	685b      	ldr	r3, [r3, #4]
 8007be4:	2200      	movs	r2, #0
 8007be6:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8007bea:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 8007bee:	f04f 0200 	mov.w	r2, #0
 8007bf2:	f04f 0300 	mov.w	r3, #0
 8007bf6:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 8007bfa:	4629      	mov	r1, r5
 8007bfc:	008b      	lsls	r3, r1, #2
 8007bfe:	4621      	mov	r1, r4
 8007c00:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8007c04:	4621      	mov	r1, r4
 8007c06:	008a      	lsls	r2, r1, #2
 8007c08:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	@ 0x98
 8007c0c:	f7f9 f83c 	bl	8000c88 <__aeabi_uldivmod>
 8007c10:	4602      	mov	r2, r0
 8007c12:	460b      	mov	r3, r1
 8007c14:	4b60      	ldr	r3, [pc, #384]	@ (8007d98 <UART_SetConfig+0x4e4>)
 8007c16:	fba3 2302 	umull	r2, r3, r3, r2
 8007c1a:	095b      	lsrs	r3, r3, #5
 8007c1c:	011c      	lsls	r4, r3, #4
 8007c1e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8007c22:	2200      	movs	r2, #0
 8007c24:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8007c28:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 8007c2c:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	@ 0x88
 8007c30:	4642      	mov	r2, r8
 8007c32:	464b      	mov	r3, r9
 8007c34:	1891      	adds	r1, r2, r2
 8007c36:	61b9      	str	r1, [r7, #24]
 8007c38:	415b      	adcs	r3, r3
 8007c3a:	61fb      	str	r3, [r7, #28]
 8007c3c:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8007c40:	4641      	mov	r1, r8
 8007c42:	1851      	adds	r1, r2, r1
 8007c44:	6139      	str	r1, [r7, #16]
 8007c46:	4649      	mov	r1, r9
 8007c48:	414b      	adcs	r3, r1
 8007c4a:	617b      	str	r3, [r7, #20]
 8007c4c:	f04f 0200 	mov.w	r2, #0
 8007c50:	f04f 0300 	mov.w	r3, #0
 8007c54:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8007c58:	4659      	mov	r1, fp
 8007c5a:	00cb      	lsls	r3, r1, #3
 8007c5c:	4651      	mov	r1, sl
 8007c5e:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8007c62:	4651      	mov	r1, sl
 8007c64:	00ca      	lsls	r2, r1, #3
 8007c66:	4610      	mov	r0, r2
 8007c68:	4619      	mov	r1, r3
 8007c6a:	4603      	mov	r3, r0
 8007c6c:	4642      	mov	r2, r8
 8007c6e:	189b      	adds	r3, r3, r2
 8007c70:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8007c74:	464b      	mov	r3, r9
 8007c76:	460a      	mov	r2, r1
 8007c78:	eb42 0303 	adc.w	r3, r2, r3
 8007c7c:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8007c80:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007c84:	685b      	ldr	r3, [r3, #4]
 8007c86:	2200      	movs	r2, #0
 8007c88:	67bb      	str	r3, [r7, #120]	@ 0x78
 8007c8a:	67fa      	str	r2, [r7, #124]	@ 0x7c
 8007c8c:	f04f 0200 	mov.w	r2, #0
 8007c90:	f04f 0300 	mov.w	r3, #0
 8007c94:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	@ 0x78
 8007c98:	4649      	mov	r1, r9
 8007c9a:	008b      	lsls	r3, r1, #2
 8007c9c:	4641      	mov	r1, r8
 8007c9e:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8007ca2:	4641      	mov	r1, r8
 8007ca4:	008a      	lsls	r2, r1, #2
 8007ca6:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 8007caa:	f7f8 ffed 	bl	8000c88 <__aeabi_uldivmod>
 8007cae:	4602      	mov	r2, r0
 8007cb0:	460b      	mov	r3, r1
 8007cb2:	4611      	mov	r1, r2
 8007cb4:	4b38      	ldr	r3, [pc, #224]	@ (8007d98 <UART_SetConfig+0x4e4>)
 8007cb6:	fba3 2301 	umull	r2, r3, r3, r1
 8007cba:	095b      	lsrs	r3, r3, #5
 8007cbc:	2264      	movs	r2, #100	@ 0x64
 8007cbe:	fb02 f303 	mul.w	r3, r2, r3
 8007cc2:	1acb      	subs	r3, r1, r3
 8007cc4:	011b      	lsls	r3, r3, #4
 8007cc6:	3332      	adds	r3, #50	@ 0x32
 8007cc8:	4a33      	ldr	r2, [pc, #204]	@ (8007d98 <UART_SetConfig+0x4e4>)
 8007cca:	fba2 2303 	umull	r2, r3, r2, r3
 8007cce:	095b      	lsrs	r3, r3, #5
 8007cd0:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8007cd4:	441c      	add	r4, r3
 8007cd6:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8007cda:	2200      	movs	r2, #0
 8007cdc:	673b      	str	r3, [r7, #112]	@ 0x70
 8007cde:	677a      	str	r2, [r7, #116]	@ 0x74
 8007ce0:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	@ 0x70
 8007ce4:	4642      	mov	r2, r8
 8007ce6:	464b      	mov	r3, r9
 8007ce8:	1891      	adds	r1, r2, r2
 8007cea:	60b9      	str	r1, [r7, #8]
 8007cec:	415b      	adcs	r3, r3
 8007cee:	60fb      	str	r3, [r7, #12]
 8007cf0:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8007cf4:	4641      	mov	r1, r8
 8007cf6:	1851      	adds	r1, r2, r1
 8007cf8:	6039      	str	r1, [r7, #0]
 8007cfa:	4649      	mov	r1, r9
 8007cfc:	414b      	adcs	r3, r1
 8007cfe:	607b      	str	r3, [r7, #4]
 8007d00:	f04f 0200 	mov.w	r2, #0
 8007d04:	f04f 0300 	mov.w	r3, #0
 8007d08:	e9d7 ab00 	ldrd	sl, fp, [r7]
 8007d0c:	4659      	mov	r1, fp
 8007d0e:	00cb      	lsls	r3, r1, #3
 8007d10:	4651      	mov	r1, sl
 8007d12:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8007d16:	4651      	mov	r1, sl
 8007d18:	00ca      	lsls	r2, r1, #3
 8007d1a:	4610      	mov	r0, r2
 8007d1c:	4619      	mov	r1, r3
 8007d1e:	4603      	mov	r3, r0
 8007d20:	4642      	mov	r2, r8
 8007d22:	189b      	adds	r3, r3, r2
 8007d24:	66bb      	str	r3, [r7, #104]	@ 0x68
 8007d26:	464b      	mov	r3, r9
 8007d28:	460a      	mov	r2, r1
 8007d2a:	eb42 0303 	adc.w	r3, r2, r3
 8007d2e:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8007d30:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007d34:	685b      	ldr	r3, [r3, #4]
 8007d36:	2200      	movs	r2, #0
 8007d38:	663b      	str	r3, [r7, #96]	@ 0x60
 8007d3a:	667a      	str	r2, [r7, #100]	@ 0x64
 8007d3c:	f04f 0200 	mov.w	r2, #0
 8007d40:	f04f 0300 	mov.w	r3, #0
 8007d44:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	@ 0x60
 8007d48:	4649      	mov	r1, r9
 8007d4a:	008b      	lsls	r3, r1, #2
 8007d4c:	4641      	mov	r1, r8
 8007d4e:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8007d52:	4641      	mov	r1, r8
 8007d54:	008a      	lsls	r2, r1, #2
 8007d56:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 8007d5a:	f7f8 ff95 	bl	8000c88 <__aeabi_uldivmod>
 8007d5e:	4602      	mov	r2, r0
 8007d60:	460b      	mov	r3, r1
 8007d62:	4b0d      	ldr	r3, [pc, #52]	@ (8007d98 <UART_SetConfig+0x4e4>)
 8007d64:	fba3 1302 	umull	r1, r3, r3, r2
 8007d68:	095b      	lsrs	r3, r3, #5
 8007d6a:	2164      	movs	r1, #100	@ 0x64
 8007d6c:	fb01 f303 	mul.w	r3, r1, r3
 8007d70:	1ad3      	subs	r3, r2, r3
 8007d72:	011b      	lsls	r3, r3, #4
 8007d74:	3332      	adds	r3, #50	@ 0x32
 8007d76:	4a08      	ldr	r2, [pc, #32]	@ (8007d98 <UART_SetConfig+0x4e4>)
 8007d78:	fba2 2303 	umull	r2, r3, r2, r3
 8007d7c:	095b      	lsrs	r3, r3, #5
 8007d7e:	f003 020f 	and.w	r2, r3, #15
 8007d82:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007d86:	681b      	ldr	r3, [r3, #0]
 8007d88:	4422      	add	r2, r4
 8007d8a:	609a      	str	r2, [r3, #8]
}
 8007d8c:	bf00      	nop
 8007d8e:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 8007d92:	46bd      	mov	sp, r7
 8007d94:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8007d98:	51eb851f 	.word	0x51eb851f

08007d9c <USB_CoreInit>:
  * @param  cfg pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8007d9c:	b084      	sub	sp, #16
 8007d9e:	b580      	push	{r7, lr}
 8007da0:	b084      	sub	sp, #16
 8007da2:	af00      	add	r7, sp, #0
 8007da4:	6078      	str	r0, [r7, #4]
 8007da6:	f107 001c 	add.w	r0, r7, #28
 8007daa:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret;
  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 8007dae:	f897 3021 	ldrb.w	r3, [r7, #33]	@ 0x21
 8007db2:	2b01      	cmp	r3, #1
 8007db4:	d123      	bne.n	8007dfe <USB_CoreInit+0x62>
  {
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 8007db6:	687b      	ldr	r3, [r7, #4]
 8007db8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007dba:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 8007dbe:	687b      	ldr	r3, [r7, #4]
 8007dc0:	639a      	str	r2, [r3, #56]	@ 0x38

    /* Init The ULPI Interface */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_TSDPS | USB_OTG_GUSBCFG_ULPIFSLS | USB_OTG_GUSBCFG_PHYSEL);
 8007dc2:	687b      	ldr	r3, [r7, #4]
 8007dc4:	68db      	ldr	r3, [r3, #12]
 8007dc6:	f423 0384 	bic.w	r3, r3, #4325376	@ 0x420000
 8007dca:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8007dce:	687a      	ldr	r2, [r7, #4]
 8007dd0:	60d3      	str	r3, [r2, #12]

    /* Select vbus source */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_ULPIEVBUSD | USB_OTG_GUSBCFG_ULPIEVBUSI);
 8007dd2:	687b      	ldr	r3, [r7, #4]
 8007dd4:	68db      	ldr	r3, [r3, #12]
 8007dd6:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8007dda:	687b      	ldr	r3, [r7, #4]
 8007ddc:	60da      	str	r2, [r3, #12]
    if (cfg.use_external_vbus == 1U)
 8007dde:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 8007de2:	2b01      	cmp	r3, #1
 8007de4:	d105      	bne.n	8007df2 <USB_CoreInit+0x56>
    {
      USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPIEVBUSD;
 8007de6:	687b      	ldr	r3, [r7, #4]
 8007de8:	68db      	ldr	r3, [r3, #12]
 8007dea:	f443 1280 	orr.w	r2, r3, #1048576	@ 0x100000
 8007dee:	687b      	ldr	r3, [r7, #4]
 8007df0:	60da      	str	r2, [r3, #12]
    }

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 8007df2:	6878      	ldr	r0, [r7, #4]
 8007df4:	f000 faa0 	bl	8008338 <USB_CoreReset>
 8007df8:	4603      	mov	r3, r0
 8007dfa:	73fb      	strb	r3, [r7, #15]
 8007dfc:	e01b      	b.n	8007e36 <USB_CoreInit+0x9a>
  }
  else /* FS interface (embedded Phy) */
  {
    /* Select FS Embedded PHY */
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 8007dfe:	687b      	ldr	r3, [r7, #4]
 8007e00:	68db      	ldr	r3, [r3, #12]
 8007e02:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 8007e06:	687b      	ldr	r3, [r7, #4]
 8007e08:	60da      	str	r2, [r3, #12]

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 8007e0a:	6878      	ldr	r0, [r7, #4]
 8007e0c:	f000 fa94 	bl	8008338 <USB_CoreReset>
 8007e10:	4603      	mov	r3, r0
 8007e12:	73fb      	strb	r3, [r7, #15]

    if (cfg.battery_charging_enable == 0U)
 8007e14:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
 8007e18:	2b00      	cmp	r3, #0
 8007e1a:	d106      	bne.n	8007e2a <USB_CoreInit+0x8e>
    {
      /* Activate the USB Transceiver */
      USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 8007e1c:	687b      	ldr	r3, [r7, #4]
 8007e1e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007e20:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 8007e24:	687b      	ldr	r3, [r7, #4]
 8007e26:	639a      	str	r2, [r3, #56]	@ 0x38
 8007e28:	e005      	b.n	8007e36 <USB_CoreInit+0x9a>
    }
    else
    {
      /* Deactivate the USB Transceiver */
      USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 8007e2a:	687b      	ldr	r3, [r7, #4]
 8007e2c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007e2e:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 8007e32:	687b      	ldr	r3, [r7, #4]
 8007e34:	639a      	str	r2, [r3, #56]	@ 0x38
    }
  }

  if (cfg.dma_enable == 1U)
 8007e36:	7fbb      	ldrb	r3, [r7, #30]
 8007e38:	2b01      	cmp	r3, #1
 8007e3a:	d10b      	bne.n	8007e54 <USB_CoreInit+0xb8>
  {
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_HBSTLEN_2;
 8007e3c:	687b      	ldr	r3, [r7, #4]
 8007e3e:	689b      	ldr	r3, [r3, #8]
 8007e40:	f043 0206 	orr.w	r2, r3, #6
 8007e44:	687b      	ldr	r3, [r7, #4]
 8007e46:	609a      	str	r2, [r3, #8]
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_DMAEN;
 8007e48:	687b      	ldr	r3, [r7, #4]
 8007e4a:	689b      	ldr	r3, [r3, #8]
 8007e4c:	f043 0220 	orr.w	r2, r3, #32
 8007e50:	687b      	ldr	r3, [r7, #4]
 8007e52:	609a      	str	r2, [r3, #8]
  }

  return ret;
 8007e54:	7bfb      	ldrb	r3, [r7, #15]
}
 8007e56:	4618      	mov	r0, r3
 8007e58:	3710      	adds	r7, #16
 8007e5a:	46bd      	mov	sp, r7
 8007e5c:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8007e60:	b004      	add	sp, #16
 8007e62:	4770      	bx	lr

08007e64 <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 8007e64:	b480      	push	{r7}
 8007e66:	b083      	sub	sp, #12
 8007e68:	af00      	add	r7, sp, #0
 8007e6a:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 8007e6c:	687b      	ldr	r3, [r7, #4]
 8007e6e:	689b      	ldr	r3, [r3, #8]
 8007e70:	f023 0201 	bic.w	r2, r3, #1
 8007e74:	687b      	ldr	r3, [r7, #4]
 8007e76:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 8007e78:	2300      	movs	r3, #0
}
 8007e7a:	4618      	mov	r0, r3
 8007e7c:	370c      	adds	r7, #12
 8007e7e:	46bd      	mov	sp, r7
 8007e80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007e84:	4770      	bx	lr

08007e86 <USB_SetCurrentMode>:
  *            @arg USB_DEVICE_MODE Peripheral mode
  *            @arg USB_HOST_MODE Host mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_OTG_GlobalTypeDef *USBx, USB_OTG_ModeTypeDef mode)
{
 8007e86:	b580      	push	{r7, lr}
 8007e88:	b084      	sub	sp, #16
 8007e8a:	af00      	add	r7, sp, #0
 8007e8c:	6078      	str	r0, [r7, #4]
 8007e8e:	460b      	mov	r3, r1
 8007e90:	70fb      	strb	r3, [r7, #3]
  uint32_t ms = 0U;
 8007e92:	2300      	movs	r3, #0
 8007e94:	60fb      	str	r3, [r7, #12]

  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 8007e96:	687b      	ldr	r3, [r7, #4]
 8007e98:	68db      	ldr	r3, [r3, #12]
 8007e9a:	f023 42c0 	bic.w	r2, r3, #1610612736	@ 0x60000000
 8007e9e:	687b      	ldr	r3, [r7, #4]
 8007ea0:	60da      	str	r2, [r3, #12]

  if (mode == USB_HOST_MODE)
 8007ea2:	78fb      	ldrb	r3, [r7, #3]
 8007ea4:	2b01      	cmp	r3, #1
 8007ea6:	d115      	bne.n	8007ed4 <USB_SetCurrentMode+0x4e>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 8007ea8:	687b      	ldr	r3, [r7, #4]
 8007eaa:	68db      	ldr	r3, [r3, #12]
 8007eac:	f043 5200 	orr.w	r2, r3, #536870912	@ 0x20000000
 8007eb0:	687b      	ldr	r3, [r7, #4]
 8007eb2:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(10U);
 8007eb4:	200a      	movs	r0, #10
 8007eb6:	f7fb f953 	bl	8003160 <HAL_Delay>
      ms += 10U;
 8007eba:	68fb      	ldr	r3, [r7, #12]
 8007ebc:	330a      	adds	r3, #10
 8007ebe:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_HOST_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
 8007ec0:	6878      	ldr	r0, [r7, #4]
 8007ec2:	f000 fa2b 	bl	800831c <USB_GetMode>
 8007ec6:	4603      	mov	r3, r0
 8007ec8:	2b01      	cmp	r3, #1
 8007eca:	d01e      	beq.n	8007f0a <USB_SetCurrentMode+0x84>
 8007ecc:	68fb      	ldr	r3, [r7, #12]
 8007ece:	2bc7      	cmp	r3, #199	@ 0xc7
 8007ed0:	d9f0      	bls.n	8007eb4 <USB_SetCurrentMode+0x2e>
 8007ed2:	e01a      	b.n	8007f0a <USB_SetCurrentMode+0x84>
  }
  else if (mode == USB_DEVICE_MODE)
 8007ed4:	78fb      	ldrb	r3, [r7, #3]
 8007ed6:	2b00      	cmp	r3, #0
 8007ed8:	d115      	bne.n	8007f06 <USB_SetCurrentMode+0x80>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 8007eda:	687b      	ldr	r3, [r7, #4]
 8007edc:	68db      	ldr	r3, [r3, #12]
 8007ede:	f043 4280 	orr.w	r2, r3, #1073741824	@ 0x40000000
 8007ee2:	687b      	ldr	r3, [r7, #4]
 8007ee4:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(10U);
 8007ee6:	200a      	movs	r0, #10
 8007ee8:	f7fb f93a 	bl	8003160 <HAL_Delay>
      ms += 10U;
 8007eec:	68fb      	ldr	r3, [r7, #12]
 8007eee:	330a      	adds	r3, #10
 8007ef0:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_DEVICE_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
 8007ef2:	6878      	ldr	r0, [r7, #4]
 8007ef4:	f000 fa12 	bl	800831c <USB_GetMode>
 8007ef8:	4603      	mov	r3, r0
 8007efa:	2b00      	cmp	r3, #0
 8007efc:	d005      	beq.n	8007f0a <USB_SetCurrentMode+0x84>
 8007efe:	68fb      	ldr	r3, [r7, #12]
 8007f00:	2bc7      	cmp	r3, #199	@ 0xc7
 8007f02:	d9f0      	bls.n	8007ee6 <USB_SetCurrentMode+0x60>
 8007f04:	e001      	b.n	8007f0a <USB_SetCurrentMode+0x84>
  }
  else
  {
    return HAL_ERROR;
 8007f06:	2301      	movs	r3, #1
 8007f08:	e005      	b.n	8007f16 <USB_SetCurrentMode+0x90>
  }

  if (ms == HAL_USB_CURRENT_MODE_MAX_DELAY_MS)
 8007f0a:	68fb      	ldr	r3, [r7, #12]
 8007f0c:	2bc8      	cmp	r3, #200	@ 0xc8
 8007f0e:	d101      	bne.n	8007f14 <USB_SetCurrentMode+0x8e>
  {
    return HAL_ERROR;
 8007f10:	2301      	movs	r3, #1
 8007f12:	e000      	b.n	8007f16 <USB_SetCurrentMode+0x90>
  }

  return HAL_OK;
 8007f14:	2300      	movs	r3, #0
}
 8007f16:	4618      	mov	r0, r3
 8007f18:	3710      	adds	r7, #16
 8007f1a:	46bd      	mov	sp, r7
 8007f1c:	bd80      	pop	{r7, pc}
	...

08007f20 <USB_DevInit>:
  * @param  cfg   pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8007f20:	b084      	sub	sp, #16
 8007f22:	b580      	push	{r7, lr}
 8007f24:	b086      	sub	sp, #24
 8007f26:	af00      	add	r7, sp, #0
 8007f28:	6078      	str	r0, [r7, #4]
 8007f2a:	f107 0024 	add.w	r0, r7, #36	@ 0x24
 8007f2e:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret = HAL_OK;
 8007f32:	2300      	movs	r3, #0
 8007f34:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007f36:	687b      	ldr	r3, [r7, #4]
 8007f38:	60fb      	str	r3, [r7, #12]
  uint32_t i;

  for (i = 0U; i < 15U; i++)
 8007f3a:	2300      	movs	r3, #0
 8007f3c:	613b      	str	r3, [r7, #16]
 8007f3e:	e009      	b.n	8007f54 <USB_DevInit+0x34>
  {
    USBx->DIEPTXF[i] = 0U;
 8007f40:	687a      	ldr	r2, [r7, #4]
 8007f42:	693b      	ldr	r3, [r7, #16]
 8007f44:	3340      	adds	r3, #64	@ 0x40
 8007f46:	009b      	lsls	r3, r3, #2
 8007f48:	4413      	add	r3, r2
 8007f4a:	2200      	movs	r2, #0
 8007f4c:	605a      	str	r2, [r3, #4]
  for (i = 0U; i < 15U; i++)
 8007f4e:	693b      	ldr	r3, [r7, #16]
 8007f50:	3301      	adds	r3, #1
 8007f52:	613b      	str	r3, [r7, #16]
 8007f54:	693b      	ldr	r3, [r7, #16]
 8007f56:	2b0e      	cmp	r3, #14
 8007f58:	d9f2      	bls.n	8007f40 <USB_DevInit+0x20>
    /* Enable HW VBUS sensing */
    USBx->GCCFG |= USB_OTG_GCCFG_VBDEN;
  }
#else
  /* VBUS Sensing setup */
  if (cfg.vbus_sensing_enable == 0U)
 8007f5a:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 8007f5e:	2b00      	cmp	r3, #0
 8007f60:	d11c      	bne.n	8007f9c <USB_DevInit+0x7c>
  {
    /*
     * Disable HW VBUS sensing. VBUS is internally considered to be always
     * at VBUS-Valid level (5V).
     */
    USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 8007f62:	68fb      	ldr	r3, [r7, #12]
 8007f64:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8007f68:	685b      	ldr	r3, [r3, #4]
 8007f6a:	68fa      	ldr	r2, [r7, #12]
 8007f6c:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8007f70:	f043 0302 	orr.w	r3, r3, #2
 8007f74:	6053      	str	r3, [r2, #4]
    USBx->GCCFG |= USB_OTG_GCCFG_NOVBUSSENS;
 8007f76:	687b      	ldr	r3, [r7, #4]
 8007f78:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007f7a:	f443 1200 	orr.w	r2, r3, #2097152	@ 0x200000
 8007f7e:	687b      	ldr	r3, [r7, #4]
 8007f80:	639a      	str	r2, [r3, #56]	@ 0x38
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSBSEN;
 8007f82:	687b      	ldr	r3, [r7, #4]
 8007f84:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007f86:	f423 2200 	bic.w	r2, r3, #524288	@ 0x80000
 8007f8a:	687b      	ldr	r3, [r7, #4]
 8007f8c:	639a      	str	r2, [r3, #56]	@ 0x38
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSASEN;
 8007f8e:	687b      	ldr	r3, [r7, #4]
 8007f90:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007f92:	f423 2280 	bic.w	r2, r3, #262144	@ 0x40000
 8007f96:	687b      	ldr	r3, [r7, #4]
 8007f98:	639a      	str	r2, [r3, #56]	@ 0x38
 8007f9a:	e00b      	b.n	8007fb4 <USB_DevInit+0x94>
  }
  else
  {
    /* Enable HW VBUS sensing */
    USBx->GCCFG &= ~USB_OTG_GCCFG_NOVBUSSENS;
 8007f9c:	687b      	ldr	r3, [r7, #4]
 8007f9e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007fa0:	f423 1200 	bic.w	r2, r3, #2097152	@ 0x200000
 8007fa4:	687b      	ldr	r3, [r7, #4]
 8007fa6:	639a      	str	r2, [r3, #56]	@ 0x38
    USBx->GCCFG |= USB_OTG_GCCFG_VBUSBSEN;
 8007fa8:	687b      	ldr	r3, [r7, #4]
 8007faa:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007fac:	f443 2200 	orr.w	r2, r3, #524288	@ 0x80000
 8007fb0:	687b      	ldr	r3, [r7, #4]
 8007fb2:	639a      	str	r2, [r3, #56]	@ 0x38
#endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) ||
          defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) ||
          defined(STM32F423xx) */

  /* Restart the Phy Clock */
  USBx_PCGCCTL = 0U;
 8007fb4:	68fb      	ldr	r3, [r7, #12]
 8007fb6:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 8007fba:	461a      	mov	r2, r3
 8007fbc:	2300      	movs	r3, #0
 8007fbe:	6013      	str	r3, [r2, #0]

  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 8007fc0:	f897 3029 	ldrb.w	r3, [r7, #41]	@ 0x29
 8007fc4:	2b01      	cmp	r3, #1
 8007fc6:	d10d      	bne.n	8007fe4 <USB_DevInit+0xc4>
  {
    if (cfg.speed == USBD_HS_SPEED)
 8007fc8:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8007fcc:	2b00      	cmp	r3, #0
 8007fce:	d104      	bne.n	8007fda <USB_DevInit+0xba>
    {
      /* Set Core speed to High speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH);
 8007fd0:	2100      	movs	r1, #0
 8007fd2:	6878      	ldr	r0, [r7, #4]
 8007fd4:	f000 f968 	bl	80082a8 <USB_SetDevSpeed>
 8007fd8:	e008      	b.n	8007fec <USB_DevInit+0xcc>
    }
    else
    {
      /* Set Core speed to Full speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH_IN_FULL);
 8007fda:	2101      	movs	r1, #1
 8007fdc:	6878      	ldr	r0, [r7, #4]
 8007fde:	f000 f963 	bl	80082a8 <USB_SetDevSpeed>
 8007fe2:	e003      	b.n	8007fec <USB_DevInit+0xcc>
    }
  }
  else
  {
    /* Set Core speed to Full speed mode */
    (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_FULL);
 8007fe4:	2103      	movs	r1, #3
 8007fe6:	6878      	ldr	r0, [r7, #4]
 8007fe8:	f000 f95e 	bl	80082a8 <USB_SetDevSpeed>
  }

  /* Flush the FIFOs */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 8007fec:	2110      	movs	r1, #16
 8007fee:	6878      	ldr	r0, [r7, #4]
 8007ff0:	f000 f8fa 	bl	80081e8 <USB_FlushTxFifo>
 8007ff4:	4603      	mov	r3, r0
 8007ff6:	2b00      	cmp	r3, #0
 8007ff8:	d001      	beq.n	8007ffe <USB_DevInit+0xde>
  {
    ret = HAL_ERROR;
 8007ffa:	2301      	movs	r3, #1
 8007ffc:	75fb      	strb	r3, [r7, #23]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 8007ffe:	6878      	ldr	r0, [r7, #4]
 8008000:	f000 f924 	bl	800824c <USB_FlushRxFifo>
 8008004:	4603      	mov	r3, r0
 8008006:	2b00      	cmp	r3, #0
 8008008:	d001      	beq.n	800800e <USB_DevInit+0xee>
  {
    ret = HAL_ERROR;
 800800a:	2301      	movs	r3, #1
 800800c:	75fb      	strb	r3, [r7, #23]
  }

  /* Clear all pending Device Interrupts */
  USBx_DEVICE->DIEPMSK = 0U;
 800800e:	68fb      	ldr	r3, [r7, #12]
 8008010:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8008014:	461a      	mov	r2, r3
 8008016:	2300      	movs	r3, #0
 8008018:	6113      	str	r3, [r2, #16]
  USBx_DEVICE->DOEPMSK = 0U;
 800801a:	68fb      	ldr	r3, [r7, #12]
 800801c:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8008020:	461a      	mov	r2, r3
 8008022:	2300      	movs	r3, #0
 8008024:	6153      	str	r3, [r2, #20]
  USBx_DEVICE->DAINTMSK = 0U;
 8008026:	68fb      	ldr	r3, [r7, #12]
 8008028:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800802c:	461a      	mov	r2, r3
 800802e:	2300      	movs	r3, #0
 8008030:	61d3      	str	r3, [r2, #28]

  for (i = 0U; i < cfg.dev_endpoints; i++)
 8008032:	2300      	movs	r3, #0
 8008034:	613b      	str	r3, [r7, #16]
 8008036:	e043      	b.n	80080c0 <USB_DevInit+0x1a0>
  {
    if ((USBx_INEP(i)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 8008038:	693b      	ldr	r3, [r7, #16]
 800803a:	015a      	lsls	r2, r3, #5
 800803c:	68fb      	ldr	r3, [r7, #12]
 800803e:	4413      	add	r3, r2
 8008040:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8008044:	681b      	ldr	r3, [r3, #0]
 8008046:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800804a:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800804e:	d118      	bne.n	8008082 <USB_DevInit+0x162>
    {
      if (i == 0U)
 8008050:	693b      	ldr	r3, [r7, #16]
 8008052:	2b00      	cmp	r3, #0
 8008054:	d10a      	bne.n	800806c <USB_DevInit+0x14c>
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_SNAK;
 8008056:	693b      	ldr	r3, [r7, #16]
 8008058:	015a      	lsls	r2, r3, #5
 800805a:	68fb      	ldr	r3, [r7, #12]
 800805c:	4413      	add	r3, r2
 800805e:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8008062:	461a      	mov	r2, r3
 8008064:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 8008068:	6013      	str	r3, [r2, #0]
 800806a:	e013      	b.n	8008094 <USB_DevInit+0x174>
      }
      else
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_EPDIS | USB_OTG_DIEPCTL_SNAK;
 800806c:	693b      	ldr	r3, [r7, #16]
 800806e:	015a      	lsls	r2, r3, #5
 8008070:	68fb      	ldr	r3, [r7, #12]
 8008072:	4413      	add	r3, r2
 8008074:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8008078:	461a      	mov	r2, r3
 800807a:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 800807e:	6013      	str	r3, [r2, #0]
 8008080:	e008      	b.n	8008094 <USB_DevInit+0x174>
      }
    }
    else
    {
      USBx_INEP(i)->DIEPCTL = 0U;
 8008082:	693b      	ldr	r3, [r7, #16]
 8008084:	015a      	lsls	r2, r3, #5
 8008086:	68fb      	ldr	r3, [r7, #12]
 8008088:	4413      	add	r3, r2
 800808a:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800808e:	461a      	mov	r2, r3
 8008090:	2300      	movs	r3, #0
 8008092:	6013      	str	r3, [r2, #0]
    }

    USBx_INEP(i)->DIEPTSIZ = 0U;
 8008094:	693b      	ldr	r3, [r7, #16]
 8008096:	015a      	lsls	r2, r3, #5
 8008098:	68fb      	ldr	r3, [r7, #12]
 800809a:	4413      	add	r3, r2
 800809c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80080a0:	461a      	mov	r2, r3
 80080a2:	2300      	movs	r3, #0
 80080a4:	6113      	str	r3, [r2, #16]
    USBx_INEP(i)->DIEPINT  = 0xFB7FU;
 80080a6:	693b      	ldr	r3, [r7, #16]
 80080a8:	015a      	lsls	r2, r3, #5
 80080aa:	68fb      	ldr	r3, [r7, #12]
 80080ac:	4413      	add	r3, r2
 80080ae:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80080b2:	461a      	mov	r2, r3
 80080b4:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 80080b8:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 80080ba:	693b      	ldr	r3, [r7, #16]
 80080bc:	3301      	adds	r3, #1
 80080be:	613b      	str	r3, [r7, #16]
 80080c0:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 80080c4:	461a      	mov	r2, r3
 80080c6:	693b      	ldr	r3, [r7, #16]
 80080c8:	4293      	cmp	r3, r2
 80080ca:	d3b5      	bcc.n	8008038 <USB_DevInit+0x118>
  }

  for (i = 0U; i < cfg.dev_endpoints; i++)
 80080cc:	2300      	movs	r3, #0
 80080ce:	613b      	str	r3, [r7, #16]
 80080d0:	e043      	b.n	800815a <USB_DevInit+0x23a>
  {
    if ((USBx_OUTEP(i)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 80080d2:	693b      	ldr	r3, [r7, #16]
 80080d4:	015a      	lsls	r2, r3, #5
 80080d6:	68fb      	ldr	r3, [r7, #12]
 80080d8:	4413      	add	r3, r2
 80080da:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80080de:	681b      	ldr	r3, [r3, #0]
 80080e0:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 80080e4:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 80080e8:	d118      	bne.n	800811c <USB_DevInit+0x1fc>
    {
      if (i == 0U)
 80080ea:	693b      	ldr	r3, [r7, #16]
 80080ec:	2b00      	cmp	r3, #0
 80080ee:	d10a      	bne.n	8008106 <USB_DevInit+0x1e6>
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_SNAK;
 80080f0:	693b      	ldr	r3, [r7, #16]
 80080f2:	015a      	lsls	r2, r3, #5
 80080f4:	68fb      	ldr	r3, [r7, #12]
 80080f6:	4413      	add	r3, r2
 80080f8:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80080fc:	461a      	mov	r2, r3
 80080fe:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 8008102:	6013      	str	r3, [r2, #0]
 8008104:	e013      	b.n	800812e <USB_DevInit+0x20e>
      }
      else
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_EPDIS | USB_OTG_DOEPCTL_SNAK;
 8008106:	693b      	ldr	r3, [r7, #16]
 8008108:	015a      	lsls	r2, r3, #5
 800810a:	68fb      	ldr	r3, [r7, #12]
 800810c:	4413      	add	r3, r2
 800810e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8008112:	461a      	mov	r2, r3
 8008114:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 8008118:	6013      	str	r3, [r2, #0]
 800811a:	e008      	b.n	800812e <USB_DevInit+0x20e>
      }
    }
    else
    {
      USBx_OUTEP(i)->DOEPCTL = 0U;
 800811c:	693b      	ldr	r3, [r7, #16]
 800811e:	015a      	lsls	r2, r3, #5
 8008120:	68fb      	ldr	r3, [r7, #12]
 8008122:	4413      	add	r3, r2
 8008124:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8008128:	461a      	mov	r2, r3
 800812a:	2300      	movs	r3, #0
 800812c:	6013      	str	r3, [r2, #0]
    }

    USBx_OUTEP(i)->DOEPTSIZ = 0U;
 800812e:	693b      	ldr	r3, [r7, #16]
 8008130:	015a      	lsls	r2, r3, #5
 8008132:	68fb      	ldr	r3, [r7, #12]
 8008134:	4413      	add	r3, r2
 8008136:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800813a:	461a      	mov	r2, r3
 800813c:	2300      	movs	r3, #0
 800813e:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(i)->DOEPINT  = 0xFB7FU;
 8008140:	693b      	ldr	r3, [r7, #16]
 8008142:	015a      	lsls	r2, r3, #5
 8008144:	68fb      	ldr	r3, [r7, #12]
 8008146:	4413      	add	r3, r2
 8008148:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800814c:	461a      	mov	r2, r3
 800814e:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 8008152:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 8008154:	693b      	ldr	r3, [r7, #16]
 8008156:	3301      	adds	r3, #1
 8008158:	613b      	str	r3, [r7, #16]
 800815a:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 800815e:	461a      	mov	r2, r3
 8008160:	693b      	ldr	r3, [r7, #16]
 8008162:	4293      	cmp	r3, r2
 8008164:	d3b5      	bcc.n	80080d2 <USB_DevInit+0x1b2>
  }

  USBx_DEVICE->DIEPMSK &= ~(USB_OTG_DIEPMSK_TXFURM);
 8008166:	68fb      	ldr	r3, [r7, #12]
 8008168:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800816c:	691b      	ldr	r3, [r3, #16]
 800816e:	68fa      	ldr	r2, [r7, #12]
 8008170:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8008174:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8008178:	6113      	str	r3, [r2, #16]

  /* Disable all interrupts. */
  USBx->GINTMSK = 0U;
 800817a:	687b      	ldr	r3, [r7, #4]
 800817c:	2200      	movs	r2, #0
 800817e:	619a      	str	r2, [r3, #24]

  /* Clear any pending interrupts */
  USBx->GINTSTS = 0xBFFFFFFFU;
 8008180:	687b      	ldr	r3, [r7, #4]
 8008182:	f06f 4280 	mvn.w	r2, #1073741824	@ 0x40000000
 8008186:	615a      	str	r2, [r3, #20]

  /* Enable the common interrupts */
  if (cfg.dma_enable == 0U)
 8008188:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 800818c:	2b00      	cmp	r3, #0
 800818e:	d105      	bne.n	800819c <USB_DevInit+0x27c>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 8008190:	687b      	ldr	r3, [r7, #4]
 8008192:	699b      	ldr	r3, [r3, #24]
 8008194:	f043 0210 	orr.w	r2, r3, #16
 8008198:	687b      	ldr	r3, [r7, #4]
 800819a:	619a      	str	r2, [r3, #24]
  }

  /* Enable interrupts matching to the Device mode ONLY */
  USBx->GINTMSK |= USB_OTG_GINTMSK_USBSUSPM | USB_OTG_GINTMSK_USBRST |
 800819c:	687b      	ldr	r3, [r7, #4]
 800819e:	699a      	ldr	r2, [r3, #24]
 80081a0:	4b10      	ldr	r3, [pc, #64]	@ (80081e4 <USB_DevInit+0x2c4>)
 80081a2:	4313      	orrs	r3, r2
 80081a4:	687a      	ldr	r2, [r7, #4]
 80081a6:	6193      	str	r3, [r2, #24]
                   USB_OTG_GINTMSK_ENUMDNEM | USB_OTG_GINTMSK_IEPINT |
                   USB_OTG_GINTMSK_OEPINT   | USB_OTG_GINTMSK_IISOIXFRM |
                   USB_OTG_GINTMSK_PXFRM_IISOOXFRM | USB_OTG_GINTMSK_WUIM;

  if (cfg.Sof_enable != 0U)
 80081a8:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
 80081ac:	2b00      	cmp	r3, #0
 80081ae:	d005      	beq.n	80081bc <USB_DevInit+0x29c>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_SOFM;
 80081b0:	687b      	ldr	r3, [r7, #4]
 80081b2:	699b      	ldr	r3, [r3, #24]
 80081b4:	f043 0208 	orr.w	r2, r3, #8
 80081b8:	687b      	ldr	r3, [r7, #4]
 80081ba:	619a      	str	r2, [r3, #24]
  }

  if (cfg.vbus_sensing_enable == 1U)
 80081bc:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 80081c0:	2b01      	cmp	r3, #1
 80081c2:	d107      	bne.n	80081d4 <USB_DevInit+0x2b4>
  {
    USBx->GINTMSK |= (USB_OTG_GINTMSK_SRQIM | USB_OTG_GINTMSK_OTGINT);
 80081c4:	687b      	ldr	r3, [r7, #4]
 80081c6:	699b      	ldr	r3, [r3, #24]
 80081c8:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 80081cc:	f043 0304 	orr.w	r3, r3, #4
 80081d0:	687a      	ldr	r2, [r7, #4]
 80081d2:	6193      	str	r3, [r2, #24]
  }

  return ret;
 80081d4:	7dfb      	ldrb	r3, [r7, #23]
}
 80081d6:	4618      	mov	r0, r3
 80081d8:	3718      	adds	r7, #24
 80081da:	46bd      	mov	sp, r7
 80081dc:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 80081e0:	b004      	add	sp, #16
 80081e2:	4770      	bx	lr
 80081e4:	803c3800 	.word	0x803c3800

080081e8 <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_OTG_GlobalTypeDef *USBx, uint32_t num)
{
 80081e8:	b480      	push	{r7}
 80081ea:	b085      	sub	sp, #20
 80081ec:	af00      	add	r7, sp, #0
 80081ee:	6078      	str	r0, [r7, #4]
 80081f0:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 80081f2:	2300      	movs	r3, #0
 80081f4:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 80081f6:	68fb      	ldr	r3, [r7, #12]
 80081f8:	3301      	adds	r3, #1
 80081fa:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 80081fc:	68fb      	ldr	r3, [r7, #12]
 80081fe:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8008202:	d901      	bls.n	8008208 <USB_FlushTxFifo+0x20>
    {
      return HAL_TIMEOUT;
 8008204:	2303      	movs	r3, #3
 8008206:	e01b      	b.n	8008240 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8008208:	687b      	ldr	r3, [r7, #4]
 800820a:	691b      	ldr	r3, [r3, #16]
 800820c:	2b00      	cmp	r3, #0
 800820e:	daf2      	bge.n	80081f6 <USB_FlushTxFifo+0xe>

  /* Flush TX Fifo */
  count = 0U;
 8008210:	2300      	movs	r3, #0
 8008212:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 8008214:	683b      	ldr	r3, [r7, #0]
 8008216:	019b      	lsls	r3, r3, #6
 8008218:	f043 0220 	orr.w	r2, r3, #32
 800821c:	687b      	ldr	r3, [r7, #4]
 800821e:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8008220:	68fb      	ldr	r3, [r7, #12]
 8008222:	3301      	adds	r3, #1
 8008224:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8008226:	68fb      	ldr	r3, [r7, #12]
 8008228:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 800822c:	d901      	bls.n	8008232 <USB_FlushTxFifo+0x4a>
    {
      return HAL_TIMEOUT;
 800822e:	2303      	movs	r3, #3
 8008230:	e006      	b.n	8008240 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 8008232:	687b      	ldr	r3, [r7, #4]
 8008234:	691b      	ldr	r3, [r3, #16]
 8008236:	f003 0320 	and.w	r3, r3, #32
 800823a:	2b20      	cmp	r3, #32
 800823c:	d0f0      	beq.n	8008220 <USB_FlushTxFifo+0x38>

  return HAL_OK;
 800823e:	2300      	movs	r3, #0
}
 8008240:	4618      	mov	r0, r3
 8008242:	3714      	adds	r7, #20
 8008244:	46bd      	mov	sp, r7
 8008246:	f85d 7b04 	ldr.w	r7, [sp], #4
 800824a:	4770      	bx	lr

0800824c <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo  Flush Rx FIFO
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
 800824c:	b480      	push	{r7}
 800824e:	b085      	sub	sp, #20
 8008250:	af00      	add	r7, sp, #0
 8008252:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8008254:	2300      	movs	r3, #0
 8008256:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8008258:	68fb      	ldr	r3, [r7, #12]
 800825a:	3301      	adds	r3, #1
 800825c:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 800825e:	68fb      	ldr	r3, [r7, #12]
 8008260:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8008264:	d901      	bls.n	800826a <USB_FlushRxFifo+0x1e>
    {
      return HAL_TIMEOUT;
 8008266:	2303      	movs	r3, #3
 8008268:	e018      	b.n	800829c <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 800826a:	687b      	ldr	r3, [r7, #4]
 800826c:	691b      	ldr	r3, [r3, #16]
 800826e:	2b00      	cmp	r3, #0
 8008270:	daf2      	bge.n	8008258 <USB_FlushRxFifo+0xc>

  /* Flush RX Fifo */
  count = 0U;
 8008272:	2300      	movs	r3, #0
 8008274:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 8008276:	687b      	ldr	r3, [r7, #4]
 8008278:	2210      	movs	r2, #16
 800827a:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 800827c:	68fb      	ldr	r3, [r7, #12]
 800827e:	3301      	adds	r3, #1
 8008280:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8008282:	68fb      	ldr	r3, [r7, #12]
 8008284:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8008288:	d901      	bls.n	800828e <USB_FlushRxFifo+0x42>
    {
      return HAL_TIMEOUT;
 800828a:	2303      	movs	r3, #3
 800828c:	e006      	b.n	800829c <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 800828e:	687b      	ldr	r3, [r7, #4]
 8008290:	691b      	ldr	r3, [r3, #16]
 8008292:	f003 0310 	and.w	r3, r3, #16
 8008296:	2b10      	cmp	r3, #16
 8008298:	d0f0      	beq.n	800827c <USB_FlushRxFifo+0x30>

  return HAL_OK;
 800829a:	2300      	movs	r3, #0
}
 800829c:	4618      	mov	r0, r3
 800829e:	3714      	adds	r7, #20
 80082a0:	46bd      	mov	sp, r7
 80082a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80082a6:	4770      	bx	lr

080082a8 <USB_SetDevSpeed>:
  *            @arg USB_OTG_SPEED_HIGH_IN_FULL: High speed core in Full Speed mode
  *            @arg USB_OTG_SPEED_FULL: Full speed mode
  * @retval  Hal status
  */
HAL_StatusTypeDef USB_SetDevSpeed(const USB_OTG_GlobalTypeDef *USBx, uint8_t speed)
{
 80082a8:	b480      	push	{r7}
 80082aa:	b085      	sub	sp, #20
 80082ac:	af00      	add	r7, sp, #0
 80082ae:	6078      	str	r0, [r7, #4]
 80082b0:	460b      	mov	r3, r1
 80082b2:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80082b4:	687b      	ldr	r3, [r7, #4]
 80082b6:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG |= speed;
 80082b8:	68fb      	ldr	r3, [r7, #12]
 80082ba:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80082be:	681a      	ldr	r2, [r3, #0]
 80082c0:	78fb      	ldrb	r3, [r7, #3]
 80082c2:	68f9      	ldr	r1, [r7, #12]
 80082c4:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 80082c8:	4313      	orrs	r3, r2
 80082ca:	600b      	str	r3, [r1, #0]
  return HAL_OK;
 80082cc:	2300      	movs	r3, #0
}
 80082ce:	4618      	mov	r0, r3
 80082d0:	3714      	adds	r7, #20
 80082d2:	46bd      	mov	sp, r7
 80082d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80082d8:	4770      	bx	lr

080082da <USB_DevDisconnect>:
  * @brief  USB_DevDisconnect : Disconnect the USB device by disabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevDisconnect(const USB_OTG_GlobalTypeDef *USBx)
{
 80082da:	b480      	push	{r7}
 80082dc:	b085      	sub	sp, #20
 80082de:	af00      	add	r7, sp, #0
 80082e0:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80082e2:	687b      	ldr	r3, [r7, #4]
 80082e4:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 80082e6:	68fb      	ldr	r3, [r7, #12]
 80082e8:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 80082ec:	681b      	ldr	r3, [r3, #0]
 80082ee:	68fa      	ldr	r2, [r7, #12]
 80082f0:	f502 6260 	add.w	r2, r2, #3584	@ 0xe00
 80082f4:	f023 0303 	bic.w	r3, r3, #3
 80082f8:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 80082fa:	68fb      	ldr	r3, [r7, #12]
 80082fc:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8008300:	685b      	ldr	r3, [r3, #4]
 8008302:	68fa      	ldr	r2, [r7, #12]
 8008304:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8008308:	f043 0302 	orr.w	r3, r3, #2
 800830c:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 800830e:	2300      	movs	r3, #0
}
 8008310:	4618      	mov	r0, r3
 8008312:	3714      	adds	r7, #20
 8008314:	46bd      	mov	sp, r7
 8008316:	f85d 7b04 	ldr.w	r7, [sp], #4
 800831a:	4770      	bx	lr

0800831c <USB_GetMode>:
  *          This parameter can be one of these values:
  *           1 : Host
  *           0 : Device
  */
uint32_t USB_GetMode(const USB_OTG_GlobalTypeDef *USBx)
{
 800831c:	b480      	push	{r7}
 800831e:	b083      	sub	sp, #12
 8008320:	af00      	add	r7, sp, #0
 8008322:	6078      	str	r0, [r7, #4]
  return ((USBx->GINTSTS) & 0x1U);
 8008324:	687b      	ldr	r3, [r7, #4]
 8008326:	695b      	ldr	r3, [r3, #20]
 8008328:	f003 0301 	and.w	r3, r3, #1
}
 800832c:	4618      	mov	r0, r3
 800832e:	370c      	adds	r7, #12
 8008330:	46bd      	mov	sp, r7
 8008332:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008336:	4770      	bx	lr

08008338 <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
 8008338:	b480      	push	{r7}
 800833a:	b085      	sub	sp, #20
 800833c:	af00      	add	r7, sp, #0
 800833e:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8008340:	2300      	movs	r3, #0
 8008342:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8008344:	68fb      	ldr	r3, [r7, #12]
 8008346:	3301      	adds	r3, #1
 8008348:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 800834a:	68fb      	ldr	r3, [r7, #12]
 800834c:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8008350:	d901      	bls.n	8008356 <USB_CoreReset+0x1e>
    {
      return HAL_TIMEOUT;
 8008352:	2303      	movs	r3, #3
 8008354:	e022      	b.n	800839c <USB_CoreReset+0x64>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8008356:	687b      	ldr	r3, [r7, #4]
 8008358:	691b      	ldr	r3, [r3, #16]
 800835a:	2b00      	cmp	r3, #0
 800835c:	daf2      	bge.n	8008344 <USB_CoreReset+0xc>

  count = 10U;
 800835e:	230a      	movs	r3, #10
 8008360:	60fb      	str	r3, [r7, #12]

  /* few cycles before setting core reset */
  while (count > 0U)
 8008362:	e002      	b.n	800836a <USB_CoreReset+0x32>
  {
    count--;
 8008364:	68fb      	ldr	r3, [r7, #12]
 8008366:	3b01      	subs	r3, #1
 8008368:	60fb      	str	r3, [r7, #12]
  while (count > 0U)
 800836a:	68fb      	ldr	r3, [r7, #12]
 800836c:	2b00      	cmp	r3, #0
 800836e:	d1f9      	bne.n	8008364 <USB_CoreReset+0x2c>
  }

  /* Core Soft Reset */
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 8008370:	687b      	ldr	r3, [r7, #4]
 8008372:	691b      	ldr	r3, [r3, #16]
 8008374:	f043 0201 	orr.w	r2, r3, #1
 8008378:	687b      	ldr	r3, [r7, #4]
 800837a:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 800837c:	68fb      	ldr	r3, [r7, #12]
 800837e:	3301      	adds	r3, #1
 8008380:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8008382:	68fb      	ldr	r3, [r7, #12]
 8008384:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8008388:	d901      	bls.n	800838e <USB_CoreReset+0x56>
    {
      return HAL_TIMEOUT;
 800838a:	2303      	movs	r3, #3
 800838c:	e006      	b.n	800839c <USB_CoreReset+0x64>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 800838e:	687b      	ldr	r3, [r7, #4]
 8008390:	691b      	ldr	r3, [r3, #16]
 8008392:	f003 0301 	and.w	r3, r3, #1
 8008396:	2b01      	cmp	r3, #1
 8008398:	d0f0      	beq.n	800837c <USB_CoreReset+0x44>

  return HAL_OK;
 800839a:	2300      	movs	r3, #0
}
 800839c:	4618      	mov	r0, r3
 800839e:	3714      	adds	r7, #20
 80083a0:	46bd      	mov	sp, r7
 80083a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80083a6:	4770      	bx	lr

080083a8 <__cvt>:
 80083a8:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80083ac:	ec57 6b10 	vmov	r6, r7, d0
 80083b0:	2f00      	cmp	r7, #0
 80083b2:	460c      	mov	r4, r1
 80083b4:	4619      	mov	r1, r3
 80083b6:	463b      	mov	r3, r7
 80083b8:	bfbb      	ittet	lt
 80083ba:	f107 4300 	addlt.w	r3, r7, #2147483648	@ 0x80000000
 80083be:	461f      	movlt	r7, r3
 80083c0:	2300      	movge	r3, #0
 80083c2:	232d      	movlt	r3, #45	@ 0x2d
 80083c4:	700b      	strb	r3, [r1, #0]
 80083c6:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 80083c8:	f8dd a030 	ldr.w	sl, [sp, #48]	@ 0x30
 80083cc:	4691      	mov	r9, r2
 80083ce:	f023 0820 	bic.w	r8, r3, #32
 80083d2:	bfbc      	itt	lt
 80083d4:	4632      	movlt	r2, r6
 80083d6:	4616      	movlt	r6, r2
 80083d8:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 80083dc:	d005      	beq.n	80083ea <__cvt+0x42>
 80083de:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 80083e2:	d100      	bne.n	80083e6 <__cvt+0x3e>
 80083e4:	3401      	adds	r4, #1
 80083e6:	2102      	movs	r1, #2
 80083e8:	e000      	b.n	80083ec <__cvt+0x44>
 80083ea:	2103      	movs	r1, #3
 80083ec:	ab03      	add	r3, sp, #12
 80083ee:	9301      	str	r3, [sp, #4]
 80083f0:	ab02      	add	r3, sp, #8
 80083f2:	9300      	str	r3, [sp, #0]
 80083f4:	ec47 6b10 	vmov	d0, r6, r7
 80083f8:	4653      	mov	r3, sl
 80083fa:	4622      	mov	r2, r4
 80083fc:	f000 fe70 	bl	80090e0 <_dtoa_r>
 8008400:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 8008404:	4605      	mov	r5, r0
 8008406:	d119      	bne.n	800843c <__cvt+0x94>
 8008408:	f019 0f01 	tst.w	r9, #1
 800840c:	d00e      	beq.n	800842c <__cvt+0x84>
 800840e:	eb00 0904 	add.w	r9, r0, r4
 8008412:	2200      	movs	r2, #0
 8008414:	2300      	movs	r3, #0
 8008416:	4630      	mov	r0, r6
 8008418:	4639      	mov	r1, r7
 800841a:	f7f8 fb75 	bl	8000b08 <__aeabi_dcmpeq>
 800841e:	b108      	cbz	r0, 8008424 <__cvt+0x7c>
 8008420:	f8cd 900c 	str.w	r9, [sp, #12]
 8008424:	2230      	movs	r2, #48	@ 0x30
 8008426:	9b03      	ldr	r3, [sp, #12]
 8008428:	454b      	cmp	r3, r9
 800842a:	d31e      	bcc.n	800846a <__cvt+0xc2>
 800842c:	9b03      	ldr	r3, [sp, #12]
 800842e:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8008430:	1b5b      	subs	r3, r3, r5
 8008432:	4628      	mov	r0, r5
 8008434:	6013      	str	r3, [r2, #0]
 8008436:	b004      	add	sp, #16
 8008438:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800843c:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8008440:	eb00 0904 	add.w	r9, r0, r4
 8008444:	d1e5      	bne.n	8008412 <__cvt+0x6a>
 8008446:	7803      	ldrb	r3, [r0, #0]
 8008448:	2b30      	cmp	r3, #48	@ 0x30
 800844a:	d10a      	bne.n	8008462 <__cvt+0xba>
 800844c:	2200      	movs	r2, #0
 800844e:	2300      	movs	r3, #0
 8008450:	4630      	mov	r0, r6
 8008452:	4639      	mov	r1, r7
 8008454:	f7f8 fb58 	bl	8000b08 <__aeabi_dcmpeq>
 8008458:	b918      	cbnz	r0, 8008462 <__cvt+0xba>
 800845a:	f1c4 0401 	rsb	r4, r4, #1
 800845e:	f8ca 4000 	str.w	r4, [sl]
 8008462:	f8da 3000 	ldr.w	r3, [sl]
 8008466:	4499      	add	r9, r3
 8008468:	e7d3      	b.n	8008412 <__cvt+0x6a>
 800846a:	1c59      	adds	r1, r3, #1
 800846c:	9103      	str	r1, [sp, #12]
 800846e:	701a      	strb	r2, [r3, #0]
 8008470:	e7d9      	b.n	8008426 <__cvt+0x7e>

08008472 <__exponent>:
 8008472:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8008474:	2900      	cmp	r1, #0
 8008476:	bfba      	itte	lt
 8008478:	4249      	neglt	r1, r1
 800847a:	232d      	movlt	r3, #45	@ 0x2d
 800847c:	232b      	movge	r3, #43	@ 0x2b
 800847e:	2909      	cmp	r1, #9
 8008480:	7002      	strb	r2, [r0, #0]
 8008482:	7043      	strb	r3, [r0, #1]
 8008484:	dd29      	ble.n	80084da <__exponent+0x68>
 8008486:	f10d 0307 	add.w	r3, sp, #7
 800848a:	461d      	mov	r5, r3
 800848c:	270a      	movs	r7, #10
 800848e:	461a      	mov	r2, r3
 8008490:	fbb1 f6f7 	udiv	r6, r1, r7
 8008494:	fb07 1416 	mls	r4, r7, r6, r1
 8008498:	3430      	adds	r4, #48	@ 0x30
 800849a:	f802 4c01 	strb.w	r4, [r2, #-1]
 800849e:	460c      	mov	r4, r1
 80084a0:	2c63      	cmp	r4, #99	@ 0x63
 80084a2:	f103 33ff 	add.w	r3, r3, #4294967295
 80084a6:	4631      	mov	r1, r6
 80084a8:	dcf1      	bgt.n	800848e <__exponent+0x1c>
 80084aa:	3130      	adds	r1, #48	@ 0x30
 80084ac:	1e94      	subs	r4, r2, #2
 80084ae:	f803 1c01 	strb.w	r1, [r3, #-1]
 80084b2:	1c41      	adds	r1, r0, #1
 80084b4:	4623      	mov	r3, r4
 80084b6:	42ab      	cmp	r3, r5
 80084b8:	d30a      	bcc.n	80084d0 <__exponent+0x5e>
 80084ba:	f10d 0309 	add.w	r3, sp, #9
 80084be:	1a9b      	subs	r3, r3, r2
 80084c0:	42ac      	cmp	r4, r5
 80084c2:	bf88      	it	hi
 80084c4:	2300      	movhi	r3, #0
 80084c6:	3302      	adds	r3, #2
 80084c8:	4403      	add	r3, r0
 80084ca:	1a18      	subs	r0, r3, r0
 80084cc:	b003      	add	sp, #12
 80084ce:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80084d0:	f813 6b01 	ldrb.w	r6, [r3], #1
 80084d4:	f801 6f01 	strb.w	r6, [r1, #1]!
 80084d8:	e7ed      	b.n	80084b6 <__exponent+0x44>
 80084da:	2330      	movs	r3, #48	@ 0x30
 80084dc:	3130      	adds	r1, #48	@ 0x30
 80084de:	7083      	strb	r3, [r0, #2]
 80084e0:	70c1      	strb	r1, [r0, #3]
 80084e2:	1d03      	adds	r3, r0, #4
 80084e4:	e7f1      	b.n	80084ca <__exponent+0x58>
	...

080084e8 <_printf_float>:
 80084e8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80084ec:	b08d      	sub	sp, #52	@ 0x34
 80084ee:	460c      	mov	r4, r1
 80084f0:	f8dd 8058 	ldr.w	r8, [sp, #88]	@ 0x58
 80084f4:	4616      	mov	r6, r2
 80084f6:	461f      	mov	r7, r3
 80084f8:	4605      	mov	r5, r0
 80084fa:	f000 fcef 	bl	8008edc <_localeconv_r>
 80084fe:	6803      	ldr	r3, [r0, #0]
 8008500:	9304      	str	r3, [sp, #16]
 8008502:	4618      	mov	r0, r3
 8008504:	f7f7 fed4 	bl	80002b0 <strlen>
 8008508:	2300      	movs	r3, #0
 800850a:	930a      	str	r3, [sp, #40]	@ 0x28
 800850c:	f8d8 3000 	ldr.w	r3, [r8]
 8008510:	9005      	str	r0, [sp, #20]
 8008512:	3307      	adds	r3, #7
 8008514:	f023 0307 	bic.w	r3, r3, #7
 8008518:	f103 0208 	add.w	r2, r3, #8
 800851c:	f894 a018 	ldrb.w	sl, [r4, #24]
 8008520:	f8d4 b000 	ldr.w	fp, [r4]
 8008524:	f8c8 2000 	str.w	r2, [r8]
 8008528:	e9d3 8900 	ldrd	r8, r9, [r3]
 800852c:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 8008530:	9307      	str	r3, [sp, #28]
 8008532:	f8cd 8018 	str.w	r8, [sp, #24]
 8008536:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 800853a:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800853e:	4b9c      	ldr	r3, [pc, #624]	@ (80087b0 <_printf_float+0x2c8>)
 8008540:	f04f 32ff 	mov.w	r2, #4294967295
 8008544:	f7f8 fb12 	bl	8000b6c <__aeabi_dcmpun>
 8008548:	bb70      	cbnz	r0, 80085a8 <_printf_float+0xc0>
 800854a:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800854e:	4b98      	ldr	r3, [pc, #608]	@ (80087b0 <_printf_float+0x2c8>)
 8008550:	f04f 32ff 	mov.w	r2, #4294967295
 8008554:	f7f8 faec 	bl	8000b30 <__aeabi_dcmple>
 8008558:	bb30      	cbnz	r0, 80085a8 <_printf_float+0xc0>
 800855a:	2200      	movs	r2, #0
 800855c:	2300      	movs	r3, #0
 800855e:	4640      	mov	r0, r8
 8008560:	4649      	mov	r1, r9
 8008562:	f7f8 fadb 	bl	8000b1c <__aeabi_dcmplt>
 8008566:	b110      	cbz	r0, 800856e <_printf_float+0x86>
 8008568:	232d      	movs	r3, #45	@ 0x2d
 800856a:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800856e:	4a91      	ldr	r2, [pc, #580]	@ (80087b4 <_printf_float+0x2cc>)
 8008570:	4b91      	ldr	r3, [pc, #580]	@ (80087b8 <_printf_float+0x2d0>)
 8008572:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 8008576:	bf8c      	ite	hi
 8008578:	4690      	movhi	r8, r2
 800857a:	4698      	movls	r8, r3
 800857c:	2303      	movs	r3, #3
 800857e:	6123      	str	r3, [r4, #16]
 8008580:	f02b 0304 	bic.w	r3, fp, #4
 8008584:	6023      	str	r3, [r4, #0]
 8008586:	f04f 0900 	mov.w	r9, #0
 800858a:	9700      	str	r7, [sp, #0]
 800858c:	4633      	mov	r3, r6
 800858e:	aa0b      	add	r2, sp, #44	@ 0x2c
 8008590:	4621      	mov	r1, r4
 8008592:	4628      	mov	r0, r5
 8008594:	f000 f9d2 	bl	800893c <_printf_common>
 8008598:	3001      	adds	r0, #1
 800859a:	f040 808d 	bne.w	80086b8 <_printf_float+0x1d0>
 800859e:	f04f 30ff 	mov.w	r0, #4294967295
 80085a2:	b00d      	add	sp, #52	@ 0x34
 80085a4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80085a8:	4642      	mov	r2, r8
 80085aa:	464b      	mov	r3, r9
 80085ac:	4640      	mov	r0, r8
 80085ae:	4649      	mov	r1, r9
 80085b0:	f7f8 fadc 	bl	8000b6c <__aeabi_dcmpun>
 80085b4:	b140      	cbz	r0, 80085c8 <_printf_float+0xe0>
 80085b6:	464b      	mov	r3, r9
 80085b8:	2b00      	cmp	r3, #0
 80085ba:	bfbc      	itt	lt
 80085bc:	232d      	movlt	r3, #45	@ 0x2d
 80085be:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 80085c2:	4a7e      	ldr	r2, [pc, #504]	@ (80087bc <_printf_float+0x2d4>)
 80085c4:	4b7e      	ldr	r3, [pc, #504]	@ (80087c0 <_printf_float+0x2d8>)
 80085c6:	e7d4      	b.n	8008572 <_printf_float+0x8a>
 80085c8:	6863      	ldr	r3, [r4, #4]
 80085ca:	f00a 02df 	and.w	r2, sl, #223	@ 0xdf
 80085ce:	9206      	str	r2, [sp, #24]
 80085d0:	1c5a      	adds	r2, r3, #1
 80085d2:	d13b      	bne.n	800864c <_printf_float+0x164>
 80085d4:	2306      	movs	r3, #6
 80085d6:	6063      	str	r3, [r4, #4]
 80085d8:	f44b 6280 	orr.w	r2, fp, #1024	@ 0x400
 80085dc:	2300      	movs	r3, #0
 80085de:	6022      	str	r2, [r4, #0]
 80085e0:	9303      	str	r3, [sp, #12]
 80085e2:	ab0a      	add	r3, sp, #40	@ 0x28
 80085e4:	e9cd a301 	strd	sl, r3, [sp, #4]
 80085e8:	ab09      	add	r3, sp, #36	@ 0x24
 80085ea:	9300      	str	r3, [sp, #0]
 80085ec:	6861      	ldr	r1, [r4, #4]
 80085ee:	ec49 8b10 	vmov	d0, r8, r9
 80085f2:	f10d 0323 	add.w	r3, sp, #35	@ 0x23
 80085f6:	4628      	mov	r0, r5
 80085f8:	f7ff fed6 	bl	80083a8 <__cvt>
 80085fc:	9b06      	ldr	r3, [sp, #24]
 80085fe:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8008600:	2b47      	cmp	r3, #71	@ 0x47
 8008602:	4680      	mov	r8, r0
 8008604:	d129      	bne.n	800865a <_printf_float+0x172>
 8008606:	1cc8      	adds	r0, r1, #3
 8008608:	db02      	blt.n	8008610 <_printf_float+0x128>
 800860a:	6863      	ldr	r3, [r4, #4]
 800860c:	4299      	cmp	r1, r3
 800860e:	dd41      	ble.n	8008694 <_printf_float+0x1ac>
 8008610:	f1aa 0a02 	sub.w	sl, sl, #2
 8008614:	fa5f fa8a 	uxtb.w	sl, sl
 8008618:	3901      	subs	r1, #1
 800861a:	4652      	mov	r2, sl
 800861c:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 8008620:	9109      	str	r1, [sp, #36]	@ 0x24
 8008622:	f7ff ff26 	bl	8008472 <__exponent>
 8008626:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8008628:	1813      	adds	r3, r2, r0
 800862a:	2a01      	cmp	r2, #1
 800862c:	4681      	mov	r9, r0
 800862e:	6123      	str	r3, [r4, #16]
 8008630:	dc02      	bgt.n	8008638 <_printf_float+0x150>
 8008632:	6822      	ldr	r2, [r4, #0]
 8008634:	07d2      	lsls	r2, r2, #31
 8008636:	d501      	bpl.n	800863c <_printf_float+0x154>
 8008638:	3301      	adds	r3, #1
 800863a:	6123      	str	r3, [r4, #16]
 800863c:	f89d 3023 	ldrb.w	r3, [sp, #35]	@ 0x23
 8008640:	2b00      	cmp	r3, #0
 8008642:	d0a2      	beq.n	800858a <_printf_float+0xa2>
 8008644:	232d      	movs	r3, #45	@ 0x2d
 8008646:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800864a:	e79e      	b.n	800858a <_printf_float+0xa2>
 800864c:	9a06      	ldr	r2, [sp, #24]
 800864e:	2a47      	cmp	r2, #71	@ 0x47
 8008650:	d1c2      	bne.n	80085d8 <_printf_float+0xf0>
 8008652:	2b00      	cmp	r3, #0
 8008654:	d1c0      	bne.n	80085d8 <_printf_float+0xf0>
 8008656:	2301      	movs	r3, #1
 8008658:	e7bd      	b.n	80085d6 <_printf_float+0xee>
 800865a:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 800865e:	d9db      	bls.n	8008618 <_printf_float+0x130>
 8008660:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 8008664:	d118      	bne.n	8008698 <_printf_float+0x1b0>
 8008666:	2900      	cmp	r1, #0
 8008668:	6863      	ldr	r3, [r4, #4]
 800866a:	dd0b      	ble.n	8008684 <_printf_float+0x19c>
 800866c:	6121      	str	r1, [r4, #16]
 800866e:	b913      	cbnz	r3, 8008676 <_printf_float+0x18e>
 8008670:	6822      	ldr	r2, [r4, #0]
 8008672:	07d0      	lsls	r0, r2, #31
 8008674:	d502      	bpl.n	800867c <_printf_float+0x194>
 8008676:	3301      	adds	r3, #1
 8008678:	440b      	add	r3, r1
 800867a:	6123      	str	r3, [r4, #16]
 800867c:	65a1      	str	r1, [r4, #88]	@ 0x58
 800867e:	f04f 0900 	mov.w	r9, #0
 8008682:	e7db      	b.n	800863c <_printf_float+0x154>
 8008684:	b913      	cbnz	r3, 800868c <_printf_float+0x1a4>
 8008686:	6822      	ldr	r2, [r4, #0]
 8008688:	07d2      	lsls	r2, r2, #31
 800868a:	d501      	bpl.n	8008690 <_printf_float+0x1a8>
 800868c:	3302      	adds	r3, #2
 800868e:	e7f4      	b.n	800867a <_printf_float+0x192>
 8008690:	2301      	movs	r3, #1
 8008692:	e7f2      	b.n	800867a <_printf_float+0x192>
 8008694:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 8008698:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800869a:	4299      	cmp	r1, r3
 800869c:	db05      	blt.n	80086aa <_printf_float+0x1c2>
 800869e:	6823      	ldr	r3, [r4, #0]
 80086a0:	6121      	str	r1, [r4, #16]
 80086a2:	07d8      	lsls	r0, r3, #31
 80086a4:	d5ea      	bpl.n	800867c <_printf_float+0x194>
 80086a6:	1c4b      	adds	r3, r1, #1
 80086a8:	e7e7      	b.n	800867a <_printf_float+0x192>
 80086aa:	2900      	cmp	r1, #0
 80086ac:	bfd4      	ite	le
 80086ae:	f1c1 0202 	rsble	r2, r1, #2
 80086b2:	2201      	movgt	r2, #1
 80086b4:	4413      	add	r3, r2
 80086b6:	e7e0      	b.n	800867a <_printf_float+0x192>
 80086b8:	6823      	ldr	r3, [r4, #0]
 80086ba:	055a      	lsls	r2, r3, #21
 80086bc:	d407      	bmi.n	80086ce <_printf_float+0x1e6>
 80086be:	6923      	ldr	r3, [r4, #16]
 80086c0:	4642      	mov	r2, r8
 80086c2:	4631      	mov	r1, r6
 80086c4:	4628      	mov	r0, r5
 80086c6:	47b8      	blx	r7
 80086c8:	3001      	adds	r0, #1
 80086ca:	d12b      	bne.n	8008724 <_printf_float+0x23c>
 80086cc:	e767      	b.n	800859e <_printf_float+0xb6>
 80086ce:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 80086d2:	f240 80dd 	bls.w	8008890 <_printf_float+0x3a8>
 80086d6:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 80086da:	2200      	movs	r2, #0
 80086dc:	2300      	movs	r3, #0
 80086de:	f7f8 fa13 	bl	8000b08 <__aeabi_dcmpeq>
 80086e2:	2800      	cmp	r0, #0
 80086e4:	d033      	beq.n	800874e <_printf_float+0x266>
 80086e6:	4a37      	ldr	r2, [pc, #220]	@ (80087c4 <_printf_float+0x2dc>)
 80086e8:	2301      	movs	r3, #1
 80086ea:	4631      	mov	r1, r6
 80086ec:	4628      	mov	r0, r5
 80086ee:	47b8      	blx	r7
 80086f0:	3001      	adds	r0, #1
 80086f2:	f43f af54 	beq.w	800859e <_printf_float+0xb6>
 80086f6:	e9dd 3809 	ldrd	r3, r8, [sp, #36]	@ 0x24
 80086fa:	4543      	cmp	r3, r8
 80086fc:	db02      	blt.n	8008704 <_printf_float+0x21c>
 80086fe:	6823      	ldr	r3, [r4, #0]
 8008700:	07d8      	lsls	r0, r3, #31
 8008702:	d50f      	bpl.n	8008724 <_printf_float+0x23c>
 8008704:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8008708:	4631      	mov	r1, r6
 800870a:	4628      	mov	r0, r5
 800870c:	47b8      	blx	r7
 800870e:	3001      	adds	r0, #1
 8008710:	f43f af45 	beq.w	800859e <_printf_float+0xb6>
 8008714:	f04f 0900 	mov.w	r9, #0
 8008718:	f108 38ff 	add.w	r8, r8, #4294967295
 800871c:	f104 0a1a 	add.w	sl, r4, #26
 8008720:	45c8      	cmp	r8, r9
 8008722:	dc09      	bgt.n	8008738 <_printf_float+0x250>
 8008724:	6823      	ldr	r3, [r4, #0]
 8008726:	079b      	lsls	r3, r3, #30
 8008728:	f100 8103 	bmi.w	8008932 <_printf_float+0x44a>
 800872c:	68e0      	ldr	r0, [r4, #12]
 800872e:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8008730:	4298      	cmp	r0, r3
 8008732:	bfb8      	it	lt
 8008734:	4618      	movlt	r0, r3
 8008736:	e734      	b.n	80085a2 <_printf_float+0xba>
 8008738:	2301      	movs	r3, #1
 800873a:	4652      	mov	r2, sl
 800873c:	4631      	mov	r1, r6
 800873e:	4628      	mov	r0, r5
 8008740:	47b8      	blx	r7
 8008742:	3001      	adds	r0, #1
 8008744:	f43f af2b 	beq.w	800859e <_printf_float+0xb6>
 8008748:	f109 0901 	add.w	r9, r9, #1
 800874c:	e7e8      	b.n	8008720 <_printf_float+0x238>
 800874e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008750:	2b00      	cmp	r3, #0
 8008752:	dc39      	bgt.n	80087c8 <_printf_float+0x2e0>
 8008754:	4a1b      	ldr	r2, [pc, #108]	@ (80087c4 <_printf_float+0x2dc>)
 8008756:	2301      	movs	r3, #1
 8008758:	4631      	mov	r1, r6
 800875a:	4628      	mov	r0, r5
 800875c:	47b8      	blx	r7
 800875e:	3001      	adds	r0, #1
 8008760:	f43f af1d 	beq.w	800859e <_printf_float+0xb6>
 8008764:	e9dd 3909 	ldrd	r3, r9, [sp, #36]	@ 0x24
 8008768:	ea59 0303 	orrs.w	r3, r9, r3
 800876c:	d102      	bne.n	8008774 <_printf_float+0x28c>
 800876e:	6823      	ldr	r3, [r4, #0]
 8008770:	07d9      	lsls	r1, r3, #31
 8008772:	d5d7      	bpl.n	8008724 <_printf_float+0x23c>
 8008774:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8008778:	4631      	mov	r1, r6
 800877a:	4628      	mov	r0, r5
 800877c:	47b8      	blx	r7
 800877e:	3001      	adds	r0, #1
 8008780:	f43f af0d 	beq.w	800859e <_printf_float+0xb6>
 8008784:	f04f 0a00 	mov.w	sl, #0
 8008788:	f104 0b1a 	add.w	fp, r4, #26
 800878c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800878e:	425b      	negs	r3, r3
 8008790:	4553      	cmp	r3, sl
 8008792:	dc01      	bgt.n	8008798 <_printf_float+0x2b0>
 8008794:	464b      	mov	r3, r9
 8008796:	e793      	b.n	80086c0 <_printf_float+0x1d8>
 8008798:	2301      	movs	r3, #1
 800879a:	465a      	mov	r2, fp
 800879c:	4631      	mov	r1, r6
 800879e:	4628      	mov	r0, r5
 80087a0:	47b8      	blx	r7
 80087a2:	3001      	adds	r0, #1
 80087a4:	f43f aefb 	beq.w	800859e <_printf_float+0xb6>
 80087a8:	f10a 0a01 	add.w	sl, sl, #1
 80087ac:	e7ee      	b.n	800878c <_printf_float+0x2a4>
 80087ae:	bf00      	nop
 80087b0:	7fefffff 	.word	0x7fefffff
 80087b4:	0800c028 	.word	0x0800c028
 80087b8:	0800c024 	.word	0x0800c024
 80087bc:	0800c030 	.word	0x0800c030
 80087c0:	0800c02c 	.word	0x0800c02c
 80087c4:	0800c034 	.word	0x0800c034
 80087c8:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 80087ca:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 80087ce:	4553      	cmp	r3, sl
 80087d0:	bfa8      	it	ge
 80087d2:	4653      	movge	r3, sl
 80087d4:	2b00      	cmp	r3, #0
 80087d6:	4699      	mov	r9, r3
 80087d8:	dc36      	bgt.n	8008848 <_printf_float+0x360>
 80087da:	f04f 0b00 	mov.w	fp, #0
 80087de:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 80087e2:	f104 021a 	add.w	r2, r4, #26
 80087e6:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 80087e8:	9306      	str	r3, [sp, #24]
 80087ea:	eba3 0309 	sub.w	r3, r3, r9
 80087ee:	455b      	cmp	r3, fp
 80087f0:	dc31      	bgt.n	8008856 <_printf_float+0x36e>
 80087f2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80087f4:	459a      	cmp	sl, r3
 80087f6:	dc3a      	bgt.n	800886e <_printf_float+0x386>
 80087f8:	6823      	ldr	r3, [r4, #0]
 80087fa:	07da      	lsls	r2, r3, #31
 80087fc:	d437      	bmi.n	800886e <_printf_float+0x386>
 80087fe:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008800:	ebaa 0903 	sub.w	r9, sl, r3
 8008804:	9b06      	ldr	r3, [sp, #24]
 8008806:	ebaa 0303 	sub.w	r3, sl, r3
 800880a:	4599      	cmp	r9, r3
 800880c:	bfa8      	it	ge
 800880e:	4699      	movge	r9, r3
 8008810:	f1b9 0f00 	cmp.w	r9, #0
 8008814:	dc33      	bgt.n	800887e <_printf_float+0x396>
 8008816:	f04f 0800 	mov.w	r8, #0
 800881a:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800881e:	f104 0b1a 	add.w	fp, r4, #26
 8008822:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008824:	ebaa 0303 	sub.w	r3, sl, r3
 8008828:	eba3 0309 	sub.w	r3, r3, r9
 800882c:	4543      	cmp	r3, r8
 800882e:	f77f af79 	ble.w	8008724 <_printf_float+0x23c>
 8008832:	2301      	movs	r3, #1
 8008834:	465a      	mov	r2, fp
 8008836:	4631      	mov	r1, r6
 8008838:	4628      	mov	r0, r5
 800883a:	47b8      	blx	r7
 800883c:	3001      	adds	r0, #1
 800883e:	f43f aeae 	beq.w	800859e <_printf_float+0xb6>
 8008842:	f108 0801 	add.w	r8, r8, #1
 8008846:	e7ec      	b.n	8008822 <_printf_float+0x33a>
 8008848:	4642      	mov	r2, r8
 800884a:	4631      	mov	r1, r6
 800884c:	4628      	mov	r0, r5
 800884e:	47b8      	blx	r7
 8008850:	3001      	adds	r0, #1
 8008852:	d1c2      	bne.n	80087da <_printf_float+0x2f2>
 8008854:	e6a3      	b.n	800859e <_printf_float+0xb6>
 8008856:	2301      	movs	r3, #1
 8008858:	4631      	mov	r1, r6
 800885a:	4628      	mov	r0, r5
 800885c:	9206      	str	r2, [sp, #24]
 800885e:	47b8      	blx	r7
 8008860:	3001      	adds	r0, #1
 8008862:	f43f ae9c 	beq.w	800859e <_printf_float+0xb6>
 8008866:	9a06      	ldr	r2, [sp, #24]
 8008868:	f10b 0b01 	add.w	fp, fp, #1
 800886c:	e7bb      	b.n	80087e6 <_printf_float+0x2fe>
 800886e:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8008872:	4631      	mov	r1, r6
 8008874:	4628      	mov	r0, r5
 8008876:	47b8      	blx	r7
 8008878:	3001      	adds	r0, #1
 800887a:	d1c0      	bne.n	80087fe <_printf_float+0x316>
 800887c:	e68f      	b.n	800859e <_printf_float+0xb6>
 800887e:	9a06      	ldr	r2, [sp, #24]
 8008880:	464b      	mov	r3, r9
 8008882:	4442      	add	r2, r8
 8008884:	4631      	mov	r1, r6
 8008886:	4628      	mov	r0, r5
 8008888:	47b8      	blx	r7
 800888a:	3001      	adds	r0, #1
 800888c:	d1c3      	bne.n	8008816 <_printf_float+0x32e>
 800888e:	e686      	b.n	800859e <_printf_float+0xb6>
 8008890:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 8008894:	f1ba 0f01 	cmp.w	sl, #1
 8008898:	dc01      	bgt.n	800889e <_printf_float+0x3b6>
 800889a:	07db      	lsls	r3, r3, #31
 800889c:	d536      	bpl.n	800890c <_printf_float+0x424>
 800889e:	2301      	movs	r3, #1
 80088a0:	4642      	mov	r2, r8
 80088a2:	4631      	mov	r1, r6
 80088a4:	4628      	mov	r0, r5
 80088a6:	47b8      	blx	r7
 80088a8:	3001      	adds	r0, #1
 80088aa:	f43f ae78 	beq.w	800859e <_printf_float+0xb6>
 80088ae:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80088b2:	4631      	mov	r1, r6
 80088b4:	4628      	mov	r0, r5
 80088b6:	47b8      	blx	r7
 80088b8:	3001      	adds	r0, #1
 80088ba:	f43f ae70 	beq.w	800859e <_printf_float+0xb6>
 80088be:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 80088c2:	2200      	movs	r2, #0
 80088c4:	2300      	movs	r3, #0
 80088c6:	f10a 3aff 	add.w	sl, sl, #4294967295
 80088ca:	f7f8 f91d 	bl	8000b08 <__aeabi_dcmpeq>
 80088ce:	b9c0      	cbnz	r0, 8008902 <_printf_float+0x41a>
 80088d0:	4653      	mov	r3, sl
 80088d2:	f108 0201 	add.w	r2, r8, #1
 80088d6:	4631      	mov	r1, r6
 80088d8:	4628      	mov	r0, r5
 80088da:	47b8      	blx	r7
 80088dc:	3001      	adds	r0, #1
 80088de:	d10c      	bne.n	80088fa <_printf_float+0x412>
 80088e0:	e65d      	b.n	800859e <_printf_float+0xb6>
 80088e2:	2301      	movs	r3, #1
 80088e4:	465a      	mov	r2, fp
 80088e6:	4631      	mov	r1, r6
 80088e8:	4628      	mov	r0, r5
 80088ea:	47b8      	blx	r7
 80088ec:	3001      	adds	r0, #1
 80088ee:	f43f ae56 	beq.w	800859e <_printf_float+0xb6>
 80088f2:	f108 0801 	add.w	r8, r8, #1
 80088f6:	45d0      	cmp	r8, sl
 80088f8:	dbf3      	blt.n	80088e2 <_printf_float+0x3fa>
 80088fa:	464b      	mov	r3, r9
 80088fc:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 8008900:	e6df      	b.n	80086c2 <_printf_float+0x1da>
 8008902:	f04f 0800 	mov.w	r8, #0
 8008906:	f104 0b1a 	add.w	fp, r4, #26
 800890a:	e7f4      	b.n	80088f6 <_printf_float+0x40e>
 800890c:	2301      	movs	r3, #1
 800890e:	4642      	mov	r2, r8
 8008910:	e7e1      	b.n	80088d6 <_printf_float+0x3ee>
 8008912:	2301      	movs	r3, #1
 8008914:	464a      	mov	r2, r9
 8008916:	4631      	mov	r1, r6
 8008918:	4628      	mov	r0, r5
 800891a:	47b8      	blx	r7
 800891c:	3001      	adds	r0, #1
 800891e:	f43f ae3e 	beq.w	800859e <_printf_float+0xb6>
 8008922:	f108 0801 	add.w	r8, r8, #1
 8008926:	68e3      	ldr	r3, [r4, #12]
 8008928:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800892a:	1a5b      	subs	r3, r3, r1
 800892c:	4543      	cmp	r3, r8
 800892e:	dcf0      	bgt.n	8008912 <_printf_float+0x42a>
 8008930:	e6fc      	b.n	800872c <_printf_float+0x244>
 8008932:	f04f 0800 	mov.w	r8, #0
 8008936:	f104 0919 	add.w	r9, r4, #25
 800893a:	e7f4      	b.n	8008926 <_printf_float+0x43e>

0800893c <_printf_common>:
 800893c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8008940:	4616      	mov	r6, r2
 8008942:	4698      	mov	r8, r3
 8008944:	688a      	ldr	r2, [r1, #8]
 8008946:	690b      	ldr	r3, [r1, #16]
 8008948:	f8dd 9020 	ldr.w	r9, [sp, #32]
 800894c:	4293      	cmp	r3, r2
 800894e:	bfb8      	it	lt
 8008950:	4613      	movlt	r3, r2
 8008952:	6033      	str	r3, [r6, #0]
 8008954:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8008958:	4607      	mov	r7, r0
 800895a:	460c      	mov	r4, r1
 800895c:	b10a      	cbz	r2, 8008962 <_printf_common+0x26>
 800895e:	3301      	adds	r3, #1
 8008960:	6033      	str	r3, [r6, #0]
 8008962:	6823      	ldr	r3, [r4, #0]
 8008964:	0699      	lsls	r1, r3, #26
 8008966:	bf42      	ittt	mi
 8008968:	6833      	ldrmi	r3, [r6, #0]
 800896a:	3302      	addmi	r3, #2
 800896c:	6033      	strmi	r3, [r6, #0]
 800896e:	6825      	ldr	r5, [r4, #0]
 8008970:	f015 0506 	ands.w	r5, r5, #6
 8008974:	d106      	bne.n	8008984 <_printf_common+0x48>
 8008976:	f104 0a19 	add.w	sl, r4, #25
 800897a:	68e3      	ldr	r3, [r4, #12]
 800897c:	6832      	ldr	r2, [r6, #0]
 800897e:	1a9b      	subs	r3, r3, r2
 8008980:	42ab      	cmp	r3, r5
 8008982:	dc26      	bgt.n	80089d2 <_printf_common+0x96>
 8008984:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8008988:	6822      	ldr	r2, [r4, #0]
 800898a:	3b00      	subs	r3, #0
 800898c:	bf18      	it	ne
 800898e:	2301      	movne	r3, #1
 8008990:	0692      	lsls	r2, r2, #26
 8008992:	d42b      	bmi.n	80089ec <_printf_common+0xb0>
 8008994:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8008998:	4641      	mov	r1, r8
 800899a:	4638      	mov	r0, r7
 800899c:	47c8      	blx	r9
 800899e:	3001      	adds	r0, #1
 80089a0:	d01e      	beq.n	80089e0 <_printf_common+0xa4>
 80089a2:	6823      	ldr	r3, [r4, #0]
 80089a4:	6922      	ldr	r2, [r4, #16]
 80089a6:	f003 0306 	and.w	r3, r3, #6
 80089aa:	2b04      	cmp	r3, #4
 80089ac:	bf02      	ittt	eq
 80089ae:	68e5      	ldreq	r5, [r4, #12]
 80089b0:	6833      	ldreq	r3, [r6, #0]
 80089b2:	1aed      	subeq	r5, r5, r3
 80089b4:	68a3      	ldr	r3, [r4, #8]
 80089b6:	bf0c      	ite	eq
 80089b8:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80089bc:	2500      	movne	r5, #0
 80089be:	4293      	cmp	r3, r2
 80089c0:	bfc4      	itt	gt
 80089c2:	1a9b      	subgt	r3, r3, r2
 80089c4:	18ed      	addgt	r5, r5, r3
 80089c6:	2600      	movs	r6, #0
 80089c8:	341a      	adds	r4, #26
 80089ca:	42b5      	cmp	r5, r6
 80089cc:	d11a      	bne.n	8008a04 <_printf_common+0xc8>
 80089ce:	2000      	movs	r0, #0
 80089d0:	e008      	b.n	80089e4 <_printf_common+0xa8>
 80089d2:	2301      	movs	r3, #1
 80089d4:	4652      	mov	r2, sl
 80089d6:	4641      	mov	r1, r8
 80089d8:	4638      	mov	r0, r7
 80089da:	47c8      	blx	r9
 80089dc:	3001      	adds	r0, #1
 80089de:	d103      	bne.n	80089e8 <_printf_common+0xac>
 80089e0:	f04f 30ff 	mov.w	r0, #4294967295
 80089e4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80089e8:	3501      	adds	r5, #1
 80089ea:	e7c6      	b.n	800897a <_printf_common+0x3e>
 80089ec:	18e1      	adds	r1, r4, r3
 80089ee:	1c5a      	adds	r2, r3, #1
 80089f0:	2030      	movs	r0, #48	@ 0x30
 80089f2:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 80089f6:	4422      	add	r2, r4
 80089f8:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 80089fc:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8008a00:	3302      	adds	r3, #2
 8008a02:	e7c7      	b.n	8008994 <_printf_common+0x58>
 8008a04:	2301      	movs	r3, #1
 8008a06:	4622      	mov	r2, r4
 8008a08:	4641      	mov	r1, r8
 8008a0a:	4638      	mov	r0, r7
 8008a0c:	47c8      	blx	r9
 8008a0e:	3001      	adds	r0, #1
 8008a10:	d0e6      	beq.n	80089e0 <_printf_common+0xa4>
 8008a12:	3601      	adds	r6, #1
 8008a14:	e7d9      	b.n	80089ca <_printf_common+0x8e>
	...

08008a18 <_printf_i>:
 8008a18:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8008a1c:	7e0f      	ldrb	r7, [r1, #24]
 8008a1e:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8008a20:	2f78      	cmp	r7, #120	@ 0x78
 8008a22:	4691      	mov	r9, r2
 8008a24:	4680      	mov	r8, r0
 8008a26:	460c      	mov	r4, r1
 8008a28:	469a      	mov	sl, r3
 8008a2a:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8008a2e:	d807      	bhi.n	8008a40 <_printf_i+0x28>
 8008a30:	2f62      	cmp	r7, #98	@ 0x62
 8008a32:	d80a      	bhi.n	8008a4a <_printf_i+0x32>
 8008a34:	2f00      	cmp	r7, #0
 8008a36:	f000 80d1 	beq.w	8008bdc <_printf_i+0x1c4>
 8008a3a:	2f58      	cmp	r7, #88	@ 0x58
 8008a3c:	f000 80b8 	beq.w	8008bb0 <_printf_i+0x198>
 8008a40:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8008a44:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8008a48:	e03a      	b.n	8008ac0 <_printf_i+0xa8>
 8008a4a:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8008a4e:	2b15      	cmp	r3, #21
 8008a50:	d8f6      	bhi.n	8008a40 <_printf_i+0x28>
 8008a52:	a101      	add	r1, pc, #4	@ (adr r1, 8008a58 <_printf_i+0x40>)
 8008a54:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8008a58:	08008ab1 	.word	0x08008ab1
 8008a5c:	08008ac5 	.word	0x08008ac5
 8008a60:	08008a41 	.word	0x08008a41
 8008a64:	08008a41 	.word	0x08008a41
 8008a68:	08008a41 	.word	0x08008a41
 8008a6c:	08008a41 	.word	0x08008a41
 8008a70:	08008ac5 	.word	0x08008ac5
 8008a74:	08008a41 	.word	0x08008a41
 8008a78:	08008a41 	.word	0x08008a41
 8008a7c:	08008a41 	.word	0x08008a41
 8008a80:	08008a41 	.word	0x08008a41
 8008a84:	08008bc3 	.word	0x08008bc3
 8008a88:	08008aef 	.word	0x08008aef
 8008a8c:	08008b7d 	.word	0x08008b7d
 8008a90:	08008a41 	.word	0x08008a41
 8008a94:	08008a41 	.word	0x08008a41
 8008a98:	08008be5 	.word	0x08008be5
 8008a9c:	08008a41 	.word	0x08008a41
 8008aa0:	08008aef 	.word	0x08008aef
 8008aa4:	08008a41 	.word	0x08008a41
 8008aa8:	08008a41 	.word	0x08008a41
 8008aac:	08008b85 	.word	0x08008b85
 8008ab0:	6833      	ldr	r3, [r6, #0]
 8008ab2:	1d1a      	adds	r2, r3, #4
 8008ab4:	681b      	ldr	r3, [r3, #0]
 8008ab6:	6032      	str	r2, [r6, #0]
 8008ab8:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8008abc:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8008ac0:	2301      	movs	r3, #1
 8008ac2:	e09c      	b.n	8008bfe <_printf_i+0x1e6>
 8008ac4:	6833      	ldr	r3, [r6, #0]
 8008ac6:	6820      	ldr	r0, [r4, #0]
 8008ac8:	1d19      	adds	r1, r3, #4
 8008aca:	6031      	str	r1, [r6, #0]
 8008acc:	0606      	lsls	r6, r0, #24
 8008ace:	d501      	bpl.n	8008ad4 <_printf_i+0xbc>
 8008ad0:	681d      	ldr	r5, [r3, #0]
 8008ad2:	e003      	b.n	8008adc <_printf_i+0xc4>
 8008ad4:	0645      	lsls	r5, r0, #25
 8008ad6:	d5fb      	bpl.n	8008ad0 <_printf_i+0xb8>
 8008ad8:	f9b3 5000 	ldrsh.w	r5, [r3]
 8008adc:	2d00      	cmp	r5, #0
 8008ade:	da03      	bge.n	8008ae8 <_printf_i+0xd0>
 8008ae0:	232d      	movs	r3, #45	@ 0x2d
 8008ae2:	426d      	negs	r5, r5
 8008ae4:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8008ae8:	4858      	ldr	r0, [pc, #352]	@ (8008c4c <_printf_i+0x234>)
 8008aea:	230a      	movs	r3, #10
 8008aec:	e011      	b.n	8008b12 <_printf_i+0xfa>
 8008aee:	6821      	ldr	r1, [r4, #0]
 8008af0:	6833      	ldr	r3, [r6, #0]
 8008af2:	0608      	lsls	r0, r1, #24
 8008af4:	f853 5b04 	ldr.w	r5, [r3], #4
 8008af8:	d402      	bmi.n	8008b00 <_printf_i+0xe8>
 8008afa:	0649      	lsls	r1, r1, #25
 8008afc:	bf48      	it	mi
 8008afe:	b2ad      	uxthmi	r5, r5
 8008b00:	2f6f      	cmp	r7, #111	@ 0x6f
 8008b02:	4852      	ldr	r0, [pc, #328]	@ (8008c4c <_printf_i+0x234>)
 8008b04:	6033      	str	r3, [r6, #0]
 8008b06:	bf14      	ite	ne
 8008b08:	230a      	movne	r3, #10
 8008b0a:	2308      	moveq	r3, #8
 8008b0c:	2100      	movs	r1, #0
 8008b0e:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8008b12:	6866      	ldr	r6, [r4, #4]
 8008b14:	60a6      	str	r6, [r4, #8]
 8008b16:	2e00      	cmp	r6, #0
 8008b18:	db05      	blt.n	8008b26 <_printf_i+0x10e>
 8008b1a:	6821      	ldr	r1, [r4, #0]
 8008b1c:	432e      	orrs	r6, r5
 8008b1e:	f021 0104 	bic.w	r1, r1, #4
 8008b22:	6021      	str	r1, [r4, #0]
 8008b24:	d04b      	beq.n	8008bbe <_printf_i+0x1a6>
 8008b26:	4616      	mov	r6, r2
 8008b28:	fbb5 f1f3 	udiv	r1, r5, r3
 8008b2c:	fb03 5711 	mls	r7, r3, r1, r5
 8008b30:	5dc7      	ldrb	r7, [r0, r7]
 8008b32:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8008b36:	462f      	mov	r7, r5
 8008b38:	42bb      	cmp	r3, r7
 8008b3a:	460d      	mov	r5, r1
 8008b3c:	d9f4      	bls.n	8008b28 <_printf_i+0x110>
 8008b3e:	2b08      	cmp	r3, #8
 8008b40:	d10b      	bne.n	8008b5a <_printf_i+0x142>
 8008b42:	6823      	ldr	r3, [r4, #0]
 8008b44:	07df      	lsls	r7, r3, #31
 8008b46:	d508      	bpl.n	8008b5a <_printf_i+0x142>
 8008b48:	6923      	ldr	r3, [r4, #16]
 8008b4a:	6861      	ldr	r1, [r4, #4]
 8008b4c:	4299      	cmp	r1, r3
 8008b4e:	bfde      	ittt	le
 8008b50:	2330      	movle	r3, #48	@ 0x30
 8008b52:	f806 3c01 	strble.w	r3, [r6, #-1]
 8008b56:	f106 36ff 	addle.w	r6, r6, #4294967295
 8008b5a:	1b92      	subs	r2, r2, r6
 8008b5c:	6122      	str	r2, [r4, #16]
 8008b5e:	f8cd a000 	str.w	sl, [sp]
 8008b62:	464b      	mov	r3, r9
 8008b64:	aa03      	add	r2, sp, #12
 8008b66:	4621      	mov	r1, r4
 8008b68:	4640      	mov	r0, r8
 8008b6a:	f7ff fee7 	bl	800893c <_printf_common>
 8008b6e:	3001      	adds	r0, #1
 8008b70:	d14a      	bne.n	8008c08 <_printf_i+0x1f0>
 8008b72:	f04f 30ff 	mov.w	r0, #4294967295
 8008b76:	b004      	add	sp, #16
 8008b78:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008b7c:	6823      	ldr	r3, [r4, #0]
 8008b7e:	f043 0320 	orr.w	r3, r3, #32
 8008b82:	6023      	str	r3, [r4, #0]
 8008b84:	4832      	ldr	r0, [pc, #200]	@ (8008c50 <_printf_i+0x238>)
 8008b86:	2778      	movs	r7, #120	@ 0x78
 8008b88:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8008b8c:	6823      	ldr	r3, [r4, #0]
 8008b8e:	6831      	ldr	r1, [r6, #0]
 8008b90:	061f      	lsls	r7, r3, #24
 8008b92:	f851 5b04 	ldr.w	r5, [r1], #4
 8008b96:	d402      	bmi.n	8008b9e <_printf_i+0x186>
 8008b98:	065f      	lsls	r7, r3, #25
 8008b9a:	bf48      	it	mi
 8008b9c:	b2ad      	uxthmi	r5, r5
 8008b9e:	6031      	str	r1, [r6, #0]
 8008ba0:	07d9      	lsls	r1, r3, #31
 8008ba2:	bf44      	itt	mi
 8008ba4:	f043 0320 	orrmi.w	r3, r3, #32
 8008ba8:	6023      	strmi	r3, [r4, #0]
 8008baa:	b11d      	cbz	r5, 8008bb4 <_printf_i+0x19c>
 8008bac:	2310      	movs	r3, #16
 8008bae:	e7ad      	b.n	8008b0c <_printf_i+0xf4>
 8008bb0:	4826      	ldr	r0, [pc, #152]	@ (8008c4c <_printf_i+0x234>)
 8008bb2:	e7e9      	b.n	8008b88 <_printf_i+0x170>
 8008bb4:	6823      	ldr	r3, [r4, #0]
 8008bb6:	f023 0320 	bic.w	r3, r3, #32
 8008bba:	6023      	str	r3, [r4, #0]
 8008bbc:	e7f6      	b.n	8008bac <_printf_i+0x194>
 8008bbe:	4616      	mov	r6, r2
 8008bc0:	e7bd      	b.n	8008b3e <_printf_i+0x126>
 8008bc2:	6833      	ldr	r3, [r6, #0]
 8008bc4:	6825      	ldr	r5, [r4, #0]
 8008bc6:	6961      	ldr	r1, [r4, #20]
 8008bc8:	1d18      	adds	r0, r3, #4
 8008bca:	6030      	str	r0, [r6, #0]
 8008bcc:	062e      	lsls	r6, r5, #24
 8008bce:	681b      	ldr	r3, [r3, #0]
 8008bd0:	d501      	bpl.n	8008bd6 <_printf_i+0x1be>
 8008bd2:	6019      	str	r1, [r3, #0]
 8008bd4:	e002      	b.n	8008bdc <_printf_i+0x1c4>
 8008bd6:	0668      	lsls	r0, r5, #25
 8008bd8:	d5fb      	bpl.n	8008bd2 <_printf_i+0x1ba>
 8008bda:	8019      	strh	r1, [r3, #0]
 8008bdc:	2300      	movs	r3, #0
 8008bde:	6123      	str	r3, [r4, #16]
 8008be0:	4616      	mov	r6, r2
 8008be2:	e7bc      	b.n	8008b5e <_printf_i+0x146>
 8008be4:	6833      	ldr	r3, [r6, #0]
 8008be6:	1d1a      	adds	r2, r3, #4
 8008be8:	6032      	str	r2, [r6, #0]
 8008bea:	681e      	ldr	r6, [r3, #0]
 8008bec:	6862      	ldr	r2, [r4, #4]
 8008bee:	2100      	movs	r1, #0
 8008bf0:	4630      	mov	r0, r6
 8008bf2:	f7f7 fb0d 	bl	8000210 <memchr>
 8008bf6:	b108      	cbz	r0, 8008bfc <_printf_i+0x1e4>
 8008bf8:	1b80      	subs	r0, r0, r6
 8008bfa:	6060      	str	r0, [r4, #4]
 8008bfc:	6863      	ldr	r3, [r4, #4]
 8008bfe:	6123      	str	r3, [r4, #16]
 8008c00:	2300      	movs	r3, #0
 8008c02:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8008c06:	e7aa      	b.n	8008b5e <_printf_i+0x146>
 8008c08:	6923      	ldr	r3, [r4, #16]
 8008c0a:	4632      	mov	r2, r6
 8008c0c:	4649      	mov	r1, r9
 8008c0e:	4640      	mov	r0, r8
 8008c10:	47d0      	blx	sl
 8008c12:	3001      	adds	r0, #1
 8008c14:	d0ad      	beq.n	8008b72 <_printf_i+0x15a>
 8008c16:	6823      	ldr	r3, [r4, #0]
 8008c18:	079b      	lsls	r3, r3, #30
 8008c1a:	d413      	bmi.n	8008c44 <_printf_i+0x22c>
 8008c1c:	68e0      	ldr	r0, [r4, #12]
 8008c1e:	9b03      	ldr	r3, [sp, #12]
 8008c20:	4298      	cmp	r0, r3
 8008c22:	bfb8      	it	lt
 8008c24:	4618      	movlt	r0, r3
 8008c26:	e7a6      	b.n	8008b76 <_printf_i+0x15e>
 8008c28:	2301      	movs	r3, #1
 8008c2a:	4632      	mov	r2, r6
 8008c2c:	4649      	mov	r1, r9
 8008c2e:	4640      	mov	r0, r8
 8008c30:	47d0      	blx	sl
 8008c32:	3001      	adds	r0, #1
 8008c34:	d09d      	beq.n	8008b72 <_printf_i+0x15a>
 8008c36:	3501      	adds	r5, #1
 8008c38:	68e3      	ldr	r3, [r4, #12]
 8008c3a:	9903      	ldr	r1, [sp, #12]
 8008c3c:	1a5b      	subs	r3, r3, r1
 8008c3e:	42ab      	cmp	r3, r5
 8008c40:	dcf2      	bgt.n	8008c28 <_printf_i+0x210>
 8008c42:	e7eb      	b.n	8008c1c <_printf_i+0x204>
 8008c44:	2500      	movs	r5, #0
 8008c46:	f104 0619 	add.w	r6, r4, #25
 8008c4a:	e7f5      	b.n	8008c38 <_printf_i+0x220>
 8008c4c:	0800c036 	.word	0x0800c036
 8008c50:	0800c047 	.word	0x0800c047

08008c54 <std>:
 8008c54:	2300      	movs	r3, #0
 8008c56:	b510      	push	{r4, lr}
 8008c58:	4604      	mov	r4, r0
 8008c5a:	e9c0 3300 	strd	r3, r3, [r0]
 8008c5e:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8008c62:	6083      	str	r3, [r0, #8]
 8008c64:	8181      	strh	r1, [r0, #12]
 8008c66:	6643      	str	r3, [r0, #100]	@ 0x64
 8008c68:	81c2      	strh	r2, [r0, #14]
 8008c6a:	6183      	str	r3, [r0, #24]
 8008c6c:	4619      	mov	r1, r3
 8008c6e:	2208      	movs	r2, #8
 8008c70:	305c      	adds	r0, #92	@ 0x5c
 8008c72:	f000 f92a 	bl	8008eca <memset>
 8008c76:	4b0d      	ldr	r3, [pc, #52]	@ (8008cac <std+0x58>)
 8008c78:	6263      	str	r3, [r4, #36]	@ 0x24
 8008c7a:	4b0d      	ldr	r3, [pc, #52]	@ (8008cb0 <std+0x5c>)
 8008c7c:	62a3      	str	r3, [r4, #40]	@ 0x28
 8008c7e:	4b0d      	ldr	r3, [pc, #52]	@ (8008cb4 <std+0x60>)
 8008c80:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8008c82:	4b0d      	ldr	r3, [pc, #52]	@ (8008cb8 <std+0x64>)
 8008c84:	6323      	str	r3, [r4, #48]	@ 0x30
 8008c86:	4b0d      	ldr	r3, [pc, #52]	@ (8008cbc <std+0x68>)
 8008c88:	6224      	str	r4, [r4, #32]
 8008c8a:	429c      	cmp	r4, r3
 8008c8c:	d006      	beq.n	8008c9c <std+0x48>
 8008c8e:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 8008c92:	4294      	cmp	r4, r2
 8008c94:	d002      	beq.n	8008c9c <std+0x48>
 8008c96:	33d0      	adds	r3, #208	@ 0xd0
 8008c98:	429c      	cmp	r4, r3
 8008c9a:	d105      	bne.n	8008ca8 <std+0x54>
 8008c9c:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8008ca0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8008ca4:	f000 b98e 	b.w	8008fc4 <__retarget_lock_init_recursive>
 8008ca8:	bd10      	pop	{r4, pc}
 8008caa:	bf00      	nop
 8008cac:	08008e45 	.word	0x08008e45
 8008cb0:	08008e67 	.word	0x08008e67
 8008cb4:	08008e9f 	.word	0x08008e9f
 8008cb8:	08008ec3 	.word	0x08008ec3
 8008cbc:	20000c58 	.word	0x20000c58

08008cc0 <stdio_exit_handler>:
 8008cc0:	4a02      	ldr	r2, [pc, #8]	@ (8008ccc <stdio_exit_handler+0xc>)
 8008cc2:	4903      	ldr	r1, [pc, #12]	@ (8008cd0 <stdio_exit_handler+0x10>)
 8008cc4:	4803      	ldr	r0, [pc, #12]	@ (8008cd4 <stdio_exit_handler+0x14>)
 8008cc6:	f000 b869 	b.w	8008d9c <_fwalk_sglue>
 8008cca:	bf00      	nop
 8008ccc:	20000054 	.word	0x20000054
 8008cd0:	0800a92d 	.word	0x0800a92d
 8008cd4:	20000064 	.word	0x20000064

08008cd8 <cleanup_stdio>:
 8008cd8:	6841      	ldr	r1, [r0, #4]
 8008cda:	4b0c      	ldr	r3, [pc, #48]	@ (8008d0c <cleanup_stdio+0x34>)
 8008cdc:	4299      	cmp	r1, r3
 8008cde:	b510      	push	{r4, lr}
 8008ce0:	4604      	mov	r4, r0
 8008ce2:	d001      	beq.n	8008ce8 <cleanup_stdio+0x10>
 8008ce4:	f001 fe22 	bl	800a92c <_fflush_r>
 8008ce8:	68a1      	ldr	r1, [r4, #8]
 8008cea:	4b09      	ldr	r3, [pc, #36]	@ (8008d10 <cleanup_stdio+0x38>)
 8008cec:	4299      	cmp	r1, r3
 8008cee:	d002      	beq.n	8008cf6 <cleanup_stdio+0x1e>
 8008cf0:	4620      	mov	r0, r4
 8008cf2:	f001 fe1b 	bl	800a92c <_fflush_r>
 8008cf6:	68e1      	ldr	r1, [r4, #12]
 8008cf8:	4b06      	ldr	r3, [pc, #24]	@ (8008d14 <cleanup_stdio+0x3c>)
 8008cfa:	4299      	cmp	r1, r3
 8008cfc:	d004      	beq.n	8008d08 <cleanup_stdio+0x30>
 8008cfe:	4620      	mov	r0, r4
 8008d00:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8008d04:	f001 be12 	b.w	800a92c <_fflush_r>
 8008d08:	bd10      	pop	{r4, pc}
 8008d0a:	bf00      	nop
 8008d0c:	20000c58 	.word	0x20000c58
 8008d10:	20000cc0 	.word	0x20000cc0
 8008d14:	20000d28 	.word	0x20000d28

08008d18 <global_stdio_init.part.0>:
 8008d18:	b510      	push	{r4, lr}
 8008d1a:	4b0b      	ldr	r3, [pc, #44]	@ (8008d48 <global_stdio_init.part.0+0x30>)
 8008d1c:	4c0b      	ldr	r4, [pc, #44]	@ (8008d4c <global_stdio_init.part.0+0x34>)
 8008d1e:	4a0c      	ldr	r2, [pc, #48]	@ (8008d50 <global_stdio_init.part.0+0x38>)
 8008d20:	601a      	str	r2, [r3, #0]
 8008d22:	4620      	mov	r0, r4
 8008d24:	2200      	movs	r2, #0
 8008d26:	2104      	movs	r1, #4
 8008d28:	f7ff ff94 	bl	8008c54 <std>
 8008d2c:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8008d30:	2201      	movs	r2, #1
 8008d32:	2109      	movs	r1, #9
 8008d34:	f7ff ff8e 	bl	8008c54 <std>
 8008d38:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8008d3c:	2202      	movs	r2, #2
 8008d3e:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8008d42:	2112      	movs	r1, #18
 8008d44:	f7ff bf86 	b.w	8008c54 <std>
 8008d48:	20000d90 	.word	0x20000d90
 8008d4c:	20000c58 	.word	0x20000c58
 8008d50:	08008cc1 	.word	0x08008cc1

08008d54 <__sfp_lock_acquire>:
 8008d54:	4801      	ldr	r0, [pc, #4]	@ (8008d5c <__sfp_lock_acquire+0x8>)
 8008d56:	f000 b936 	b.w	8008fc6 <__retarget_lock_acquire_recursive>
 8008d5a:	bf00      	nop
 8008d5c:	20000d99 	.word	0x20000d99

08008d60 <__sfp_lock_release>:
 8008d60:	4801      	ldr	r0, [pc, #4]	@ (8008d68 <__sfp_lock_release+0x8>)
 8008d62:	f000 b931 	b.w	8008fc8 <__retarget_lock_release_recursive>
 8008d66:	bf00      	nop
 8008d68:	20000d99 	.word	0x20000d99

08008d6c <__sinit>:
 8008d6c:	b510      	push	{r4, lr}
 8008d6e:	4604      	mov	r4, r0
 8008d70:	f7ff fff0 	bl	8008d54 <__sfp_lock_acquire>
 8008d74:	6a23      	ldr	r3, [r4, #32]
 8008d76:	b11b      	cbz	r3, 8008d80 <__sinit+0x14>
 8008d78:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8008d7c:	f7ff bff0 	b.w	8008d60 <__sfp_lock_release>
 8008d80:	4b04      	ldr	r3, [pc, #16]	@ (8008d94 <__sinit+0x28>)
 8008d82:	6223      	str	r3, [r4, #32]
 8008d84:	4b04      	ldr	r3, [pc, #16]	@ (8008d98 <__sinit+0x2c>)
 8008d86:	681b      	ldr	r3, [r3, #0]
 8008d88:	2b00      	cmp	r3, #0
 8008d8a:	d1f5      	bne.n	8008d78 <__sinit+0xc>
 8008d8c:	f7ff ffc4 	bl	8008d18 <global_stdio_init.part.0>
 8008d90:	e7f2      	b.n	8008d78 <__sinit+0xc>
 8008d92:	bf00      	nop
 8008d94:	08008cd9 	.word	0x08008cd9
 8008d98:	20000d90 	.word	0x20000d90

08008d9c <_fwalk_sglue>:
 8008d9c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8008da0:	4607      	mov	r7, r0
 8008da2:	4688      	mov	r8, r1
 8008da4:	4614      	mov	r4, r2
 8008da6:	2600      	movs	r6, #0
 8008da8:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8008dac:	f1b9 0901 	subs.w	r9, r9, #1
 8008db0:	d505      	bpl.n	8008dbe <_fwalk_sglue+0x22>
 8008db2:	6824      	ldr	r4, [r4, #0]
 8008db4:	2c00      	cmp	r4, #0
 8008db6:	d1f7      	bne.n	8008da8 <_fwalk_sglue+0xc>
 8008db8:	4630      	mov	r0, r6
 8008dba:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8008dbe:	89ab      	ldrh	r3, [r5, #12]
 8008dc0:	2b01      	cmp	r3, #1
 8008dc2:	d907      	bls.n	8008dd4 <_fwalk_sglue+0x38>
 8008dc4:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8008dc8:	3301      	adds	r3, #1
 8008dca:	d003      	beq.n	8008dd4 <_fwalk_sglue+0x38>
 8008dcc:	4629      	mov	r1, r5
 8008dce:	4638      	mov	r0, r7
 8008dd0:	47c0      	blx	r8
 8008dd2:	4306      	orrs	r6, r0
 8008dd4:	3568      	adds	r5, #104	@ 0x68
 8008dd6:	e7e9      	b.n	8008dac <_fwalk_sglue+0x10>

08008dd8 <sniprintf>:
 8008dd8:	b40c      	push	{r2, r3}
 8008dda:	b530      	push	{r4, r5, lr}
 8008ddc:	4b18      	ldr	r3, [pc, #96]	@ (8008e40 <sniprintf+0x68>)
 8008dde:	1e0c      	subs	r4, r1, #0
 8008de0:	681d      	ldr	r5, [r3, #0]
 8008de2:	b09d      	sub	sp, #116	@ 0x74
 8008de4:	da08      	bge.n	8008df8 <sniprintf+0x20>
 8008de6:	238b      	movs	r3, #139	@ 0x8b
 8008de8:	602b      	str	r3, [r5, #0]
 8008dea:	f04f 30ff 	mov.w	r0, #4294967295
 8008dee:	b01d      	add	sp, #116	@ 0x74
 8008df0:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8008df4:	b002      	add	sp, #8
 8008df6:	4770      	bx	lr
 8008df8:	f44f 7302 	mov.w	r3, #520	@ 0x208
 8008dfc:	f8ad 3014 	strh.w	r3, [sp, #20]
 8008e00:	f04f 0300 	mov.w	r3, #0
 8008e04:	931b      	str	r3, [sp, #108]	@ 0x6c
 8008e06:	bf14      	ite	ne
 8008e08:	f104 33ff 	addne.w	r3, r4, #4294967295
 8008e0c:	4623      	moveq	r3, r4
 8008e0e:	9304      	str	r3, [sp, #16]
 8008e10:	9307      	str	r3, [sp, #28]
 8008e12:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8008e16:	9002      	str	r0, [sp, #8]
 8008e18:	9006      	str	r0, [sp, #24]
 8008e1a:	f8ad 3016 	strh.w	r3, [sp, #22]
 8008e1e:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 8008e20:	ab21      	add	r3, sp, #132	@ 0x84
 8008e22:	a902      	add	r1, sp, #8
 8008e24:	4628      	mov	r0, r5
 8008e26:	9301      	str	r3, [sp, #4]
 8008e28:	f001 fc00 	bl	800a62c <_svfiprintf_r>
 8008e2c:	1c43      	adds	r3, r0, #1
 8008e2e:	bfbc      	itt	lt
 8008e30:	238b      	movlt	r3, #139	@ 0x8b
 8008e32:	602b      	strlt	r3, [r5, #0]
 8008e34:	2c00      	cmp	r4, #0
 8008e36:	d0da      	beq.n	8008dee <sniprintf+0x16>
 8008e38:	9b02      	ldr	r3, [sp, #8]
 8008e3a:	2200      	movs	r2, #0
 8008e3c:	701a      	strb	r2, [r3, #0]
 8008e3e:	e7d6      	b.n	8008dee <sniprintf+0x16>
 8008e40:	20000060 	.word	0x20000060

08008e44 <__sread>:
 8008e44:	b510      	push	{r4, lr}
 8008e46:	460c      	mov	r4, r1
 8008e48:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008e4c:	f000 f86c 	bl	8008f28 <_read_r>
 8008e50:	2800      	cmp	r0, #0
 8008e52:	bfab      	itete	ge
 8008e54:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 8008e56:	89a3      	ldrhlt	r3, [r4, #12]
 8008e58:	181b      	addge	r3, r3, r0
 8008e5a:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 8008e5e:	bfac      	ite	ge
 8008e60:	6563      	strge	r3, [r4, #84]	@ 0x54
 8008e62:	81a3      	strhlt	r3, [r4, #12]
 8008e64:	bd10      	pop	{r4, pc}

08008e66 <__swrite>:
 8008e66:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008e6a:	461f      	mov	r7, r3
 8008e6c:	898b      	ldrh	r3, [r1, #12]
 8008e6e:	05db      	lsls	r3, r3, #23
 8008e70:	4605      	mov	r5, r0
 8008e72:	460c      	mov	r4, r1
 8008e74:	4616      	mov	r6, r2
 8008e76:	d505      	bpl.n	8008e84 <__swrite+0x1e>
 8008e78:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008e7c:	2302      	movs	r3, #2
 8008e7e:	2200      	movs	r2, #0
 8008e80:	f000 f840 	bl	8008f04 <_lseek_r>
 8008e84:	89a3      	ldrh	r3, [r4, #12]
 8008e86:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8008e8a:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8008e8e:	81a3      	strh	r3, [r4, #12]
 8008e90:	4632      	mov	r2, r6
 8008e92:	463b      	mov	r3, r7
 8008e94:	4628      	mov	r0, r5
 8008e96:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8008e9a:	f000 b857 	b.w	8008f4c <_write_r>

08008e9e <__sseek>:
 8008e9e:	b510      	push	{r4, lr}
 8008ea0:	460c      	mov	r4, r1
 8008ea2:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008ea6:	f000 f82d 	bl	8008f04 <_lseek_r>
 8008eaa:	1c43      	adds	r3, r0, #1
 8008eac:	89a3      	ldrh	r3, [r4, #12]
 8008eae:	bf15      	itete	ne
 8008eb0:	6560      	strne	r0, [r4, #84]	@ 0x54
 8008eb2:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 8008eb6:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 8008eba:	81a3      	strheq	r3, [r4, #12]
 8008ebc:	bf18      	it	ne
 8008ebe:	81a3      	strhne	r3, [r4, #12]
 8008ec0:	bd10      	pop	{r4, pc}

08008ec2 <__sclose>:
 8008ec2:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008ec6:	f000 b80d 	b.w	8008ee4 <_close_r>

08008eca <memset>:
 8008eca:	4402      	add	r2, r0
 8008ecc:	4603      	mov	r3, r0
 8008ece:	4293      	cmp	r3, r2
 8008ed0:	d100      	bne.n	8008ed4 <memset+0xa>
 8008ed2:	4770      	bx	lr
 8008ed4:	f803 1b01 	strb.w	r1, [r3], #1
 8008ed8:	e7f9      	b.n	8008ece <memset+0x4>
	...

08008edc <_localeconv_r>:
 8008edc:	4800      	ldr	r0, [pc, #0]	@ (8008ee0 <_localeconv_r+0x4>)
 8008ede:	4770      	bx	lr
 8008ee0:	200001a0 	.word	0x200001a0

08008ee4 <_close_r>:
 8008ee4:	b538      	push	{r3, r4, r5, lr}
 8008ee6:	4d06      	ldr	r5, [pc, #24]	@ (8008f00 <_close_r+0x1c>)
 8008ee8:	2300      	movs	r3, #0
 8008eea:	4604      	mov	r4, r0
 8008eec:	4608      	mov	r0, r1
 8008eee:	602b      	str	r3, [r5, #0]
 8008ef0:	f7f9 f874 	bl	8001fdc <_close>
 8008ef4:	1c43      	adds	r3, r0, #1
 8008ef6:	d102      	bne.n	8008efe <_close_r+0x1a>
 8008ef8:	682b      	ldr	r3, [r5, #0]
 8008efa:	b103      	cbz	r3, 8008efe <_close_r+0x1a>
 8008efc:	6023      	str	r3, [r4, #0]
 8008efe:	bd38      	pop	{r3, r4, r5, pc}
 8008f00:	20000d94 	.word	0x20000d94

08008f04 <_lseek_r>:
 8008f04:	b538      	push	{r3, r4, r5, lr}
 8008f06:	4d07      	ldr	r5, [pc, #28]	@ (8008f24 <_lseek_r+0x20>)
 8008f08:	4604      	mov	r4, r0
 8008f0a:	4608      	mov	r0, r1
 8008f0c:	4611      	mov	r1, r2
 8008f0e:	2200      	movs	r2, #0
 8008f10:	602a      	str	r2, [r5, #0]
 8008f12:	461a      	mov	r2, r3
 8008f14:	f7f9 f889 	bl	800202a <_lseek>
 8008f18:	1c43      	adds	r3, r0, #1
 8008f1a:	d102      	bne.n	8008f22 <_lseek_r+0x1e>
 8008f1c:	682b      	ldr	r3, [r5, #0]
 8008f1e:	b103      	cbz	r3, 8008f22 <_lseek_r+0x1e>
 8008f20:	6023      	str	r3, [r4, #0]
 8008f22:	bd38      	pop	{r3, r4, r5, pc}
 8008f24:	20000d94 	.word	0x20000d94

08008f28 <_read_r>:
 8008f28:	b538      	push	{r3, r4, r5, lr}
 8008f2a:	4d07      	ldr	r5, [pc, #28]	@ (8008f48 <_read_r+0x20>)
 8008f2c:	4604      	mov	r4, r0
 8008f2e:	4608      	mov	r0, r1
 8008f30:	4611      	mov	r1, r2
 8008f32:	2200      	movs	r2, #0
 8008f34:	602a      	str	r2, [r5, #0]
 8008f36:	461a      	mov	r2, r3
 8008f38:	f7f9 f817 	bl	8001f6a <_read>
 8008f3c:	1c43      	adds	r3, r0, #1
 8008f3e:	d102      	bne.n	8008f46 <_read_r+0x1e>
 8008f40:	682b      	ldr	r3, [r5, #0]
 8008f42:	b103      	cbz	r3, 8008f46 <_read_r+0x1e>
 8008f44:	6023      	str	r3, [r4, #0]
 8008f46:	bd38      	pop	{r3, r4, r5, pc}
 8008f48:	20000d94 	.word	0x20000d94

08008f4c <_write_r>:
 8008f4c:	b538      	push	{r3, r4, r5, lr}
 8008f4e:	4d07      	ldr	r5, [pc, #28]	@ (8008f6c <_write_r+0x20>)
 8008f50:	4604      	mov	r4, r0
 8008f52:	4608      	mov	r0, r1
 8008f54:	4611      	mov	r1, r2
 8008f56:	2200      	movs	r2, #0
 8008f58:	602a      	str	r2, [r5, #0]
 8008f5a:	461a      	mov	r2, r3
 8008f5c:	f7f9 f822 	bl	8001fa4 <_write>
 8008f60:	1c43      	adds	r3, r0, #1
 8008f62:	d102      	bne.n	8008f6a <_write_r+0x1e>
 8008f64:	682b      	ldr	r3, [r5, #0]
 8008f66:	b103      	cbz	r3, 8008f6a <_write_r+0x1e>
 8008f68:	6023      	str	r3, [r4, #0]
 8008f6a:	bd38      	pop	{r3, r4, r5, pc}
 8008f6c:	20000d94 	.word	0x20000d94

08008f70 <__errno>:
 8008f70:	4b01      	ldr	r3, [pc, #4]	@ (8008f78 <__errno+0x8>)
 8008f72:	6818      	ldr	r0, [r3, #0]
 8008f74:	4770      	bx	lr
 8008f76:	bf00      	nop
 8008f78:	20000060 	.word	0x20000060

08008f7c <__libc_init_array>:
 8008f7c:	b570      	push	{r4, r5, r6, lr}
 8008f7e:	4d0d      	ldr	r5, [pc, #52]	@ (8008fb4 <__libc_init_array+0x38>)
 8008f80:	4c0d      	ldr	r4, [pc, #52]	@ (8008fb8 <__libc_init_array+0x3c>)
 8008f82:	1b64      	subs	r4, r4, r5
 8008f84:	10a4      	asrs	r4, r4, #2
 8008f86:	2600      	movs	r6, #0
 8008f88:	42a6      	cmp	r6, r4
 8008f8a:	d109      	bne.n	8008fa0 <__libc_init_array+0x24>
 8008f8c:	4d0b      	ldr	r5, [pc, #44]	@ (8008fbc <__libc_init_array+0x40>)
 8008f8e:	4c0c      	ldr	r4, [pc, #48]	@ (8008fc0 <__libc_init_array+0x44>)
 8008f90:	f002 ffc8 	bl	800bf24 <_init>
 8008f94:	1b64      	subs	r4, r4, r5
 8008f96:	10a4      	asrs	r4, r4, #2
 8008f98:	2600      	movs	r6, #0
 8008f9a:	42a6      	cmp	r6, r4
 8008f9c:	d105      	bne.n	8008faa <__libc_init_array+0x2e>
 8008f9e:	bd70      	pop	{r4, r5, r6, pc}
 8008fa0:	f855 3b04 	ldr.w	r3, [r5], #4
 8008fa4:	4798      	blx	r3
 8008fa6:	3601      	adds	r6, #1
 8008fa8:	e7ee      	b.n	8008f88 <__libc_init_array+0xc>
 8008faa:	f855 3b04 	ldr.w	r3, [r5], #4
 8008fae:	4798      	blx	r3
 8008fb0:	3601      	adds	r6, #1
 8008fb2:	e7f2      	b.n	8008f9a <__libc_init_array+0x1e>
 8008fb4:	0800c3e8 	.word	0x0800c3e8
 8008fb8:	0800c3e8 	.word	0x0800c3e8
 8008fbc:	0800c3e8 	.word	0x0800c3e8
 8008fc0:	0800c3ec 	.word	0x0800c3ec

08008fc4 <__retarget_lock_init_recursive>:
 8008fc4:	4770      	bx	lr

08008fc6 <__retarget_lock_acquire_recursive>:
 8008fc6:	4770      	bx	lr

08008fc8 <__retarget_lock_release_recursive>:
 8008fc8:	4770      	bx	lr

08008fca <quorem>:
 8008fca:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008fce:	6903      	ldr	r3, [r0, #16]
 8008fd0:	690c      	ldr	r4, [r1, #16]
 8008fd2:	42a3      	cmp	r3, r4
 8008fd4:	4607      	mov	r7, r0
 8008fd6:	db7e      	blt.n	80090d6 <quorem+0x10c>
 8008fd8:	3c01      	subs	r4, #1
 8008fda:	f101 0814 	add.w	r8, r1, #20
 8008fde:	00a3      	lsls	r3, r4, #2
 8008fe0:	f100 0514 	add.w	r5, r0, #20
 8008fe4:	9300      	str	r3, [sp, #0]
 8008fe6:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8008fea:	9301      	str	r3, [sp, #4]
 8008fec:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8008ff0:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8008ff4:	3301      	adds	r3, #1
 8008ff6:	429a      	cmp	r2, r3
 8008ff8:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8008ffc:	fbb2 f6f3 	udiv	r6, r2, r3
 8009000:	d32e      	bcc.n	8009060 <quorem+0x96>
 8009002:	f04f 0a00 	mov.w	sl, #0
 8009006:	46c4      	mov	ip, r8
 8009008:	46ae      	mov	lr, r5
 800900a:	46d3      	mov	fp, sl
 800900c:	f85c 3b04 	ldr.w	r3, [ip], #4
 8009010:	b298      	uxth	r0, r3
 8009012:	fb06 a000 	mla	r0, r6, r0, sl
 8009016:	0c02      	lsrs	r2, r0, #16
 8009018:	0c1b      	lsrs	r3, r3, #16
 800901a:	fb06 2303 	mla	r3, r6, r3, r2
 800901e:	f8de 2000 	ldr.w	r2, [lr]
 8009022:	b280      	uxth	r0, r0
 8009024:	b292      	uxth	r2, r2
 8009026:	1a12      	subs	r2, r2, r0
 8009028:	445a      	add	r2, fp
 800902a:	f8de 0000 	ldr.w	r0, [lr]
 800902e:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8009032:	b29b      	uxth	r3, r3
 8009034:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 8009038:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 800903c:	b292      	uxth	r2, r2
 800903e:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 8009042:	45e1      	cmp	r9, ip
 8009044:	f84e 2b04 	str.w	r2, [lr], #4
 8009048:	ea4f 4b23 	mov.w	fp, r3, asr #16
 800904c:	d2de      	bcs.n	800900c <quorem+0x42>
 800904e:	9b00      	ldr	r3, [sp, #0]
 8009050:	58eb      	ldr	r3, [r5, r3]
 8009052:	b92b      	cbnz	r3, 8009060 <quorem+0x96>
 8009054:	9b01      	ldr	r3, [sp, #4]
 8009056:	3b04      	subs	r3, #4
 8009058:	429d      	cmp	r5, r3
 800905a:	461a      	mov	r2, r3
 800905c:	d32f      	bcc.n	80090be <quorem+0xf4>
 800905e:	613c      	str	r4, [r7, #16]
 8009060:	4638      	mov	r0, r7
 8009062:	f001 f97f 	bl	800a364 <__mcmp>
 8009066:	2800      	cmp	r0, #0
 8009068:	db25      	blt.n	80090b6 <quorem+0xec>
 800906a:	4629      	mov	r1, r5
 800906c:	2000      	movs	r0, #0
 800906e:	f858 2b04 	ldr.w	r2, [r8], #4
 8009072:	f8d1 c000 	ldr.w	ip, [r1]
 8009076:	fa1f fe82 	uxth.w	lr, r2
 800907a:	fa1f f38c 	uxth.w	r3, ip
 800907e:	eba3 030e 	sub.w	r3, r3, lr
 8009082:	4403      	add	r3, r0
 8009084:	0c12      	lsrs	r2, r2, #16
 8009086:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 800908a:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 800908e:	b29b      	uxth	r3, r3
 8009090:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8009094:	45c1      	cmp	r9, r8
 8009096:	f841 3b04 	str.w	r3, [r1], #4
 800909a:	ea4f 4022 	mov.w	r0, r2, asr #16
 800909e:	d2e6      	bcs.n	800906e <quorem+0xa4>
 80090a0:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 80090a4:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 80090a8:	b922      	cbnz	r2, 80090b4 <quorem+0xea>
 80090aa:	3b04      	subs	r3, #4
 80090ac:	429d      	cmp	r5, r3
 80090ae:	461a      	mov	r2, r3
 80090b0:	d30b      	bcc.n	80090ca <quorem+0x100>
 80090b2:	613c      	str	r4, [r7, #16]
 80090b4:	3601      	adds	r6, #1
 80090b6:	4630      	mov	r0, r6
 80090b8:	b003      	add	sp, #12
 80090ba:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80090be:	6812      	ldr	r2, [r2, #0]
 80090c0:	3b04      	subs	r3, #4
 80090c2:	2a00      	cmp	r2, #0
 80090c4:	d1cb      	bne.n	800905e <quorem+0x94>
 80090c6:	3c01      	subs	r4, #1
 80090c8:	e7c6      	b.n	8009058 <quorem+0x8e>
 80090ca:	6812      	ldr	r2, [r2, #0]
 80090cc:	3b04      	subs	r3, #4
 80090ce:	2a00      	cmp	r2, #0
 80090d0:	d1ef      	bne.n	80090b2 <quorem+0xe8>
 80090d2:	3c01      	subs	r4, #1
 80090d4:	e7ea      	b.n	80090ac <quorem+0xe2>
 80090d6:	2000      	movs	r0, #0
 80090d8:	e7ee      	b.n	80090b8 <quorem+0xee>
 80090da:	0000      	movs	r0, r0
 80090dc:	0000      	movs	r0, r0
	...

080090e0 <_dtoa_r>:
 80090e0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80090e4:	69c7      	ldr	r7, [r0, #28]
 80090e6:	b097      	sub	sp, #92	@ 0x5c
 80090e8:	ed8d 0b04 	vstr	d0, [sp, #16]
 80090ec:	ec55 4b10 	vmov	r4, r5, d0
 80090f0:	9e20      	ldr	r6, [sp, #128]	@ 0x80
 80090f2:	9107      	str	r1, [sp, #28]
 80090f4:	4681      	mov	r9, r0
 80090f6:	920c      	str	r2, [sp, #48]	@ 0x30
 80090f8:	9311      	str	r3, [sp, #68]	@ 0x44
 80090fa:	b97f      	cbnz	r7, 800911c <_dtoa_r+0x3c>
 80090fc:	2010      	movs	r0, #16
 80090fe:	f000 fe09 	bl	8009d14 <malloc>
 8009102:	4602      	mov	r2, r0
 8009104:	f8c9 001c 	str.w	r0, [r9, #28]
 8009108:	b920      	cbnz	r0, 8009114 <_dtoa_r+0x34>
 800910a:	4ba9      	ldr	r3, [pc, #676]	@ (80093b0 <_dtoa_r+0x2d0>)
 800910c:	21ef      	movs	r1, #239	@ 0xef
 800910e:	48a9      	ldr	r0, [pc, #676]	@ (80093b4 <_dtoa_r+0x2d4>)
 8009110:	f001 fc6c 	bl	800a9ec <__assert_func>
 8009114:	e9c0 7701 	strd	r7, r7, [r0, #4]
 8009118:	6007      	str	r7, [r0, #0]
 800911a:	60c7      	str	r7, [r0, #12]
 800911c:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8009120:	6819      	ldr	r1, [r3, #0]
 8009122:	b159      	cbz	r1, 800913c <_dtoa_r+0x5c>
 8009124:	685a      	ldr	r2, [r3, #4]
 8009126:	604a      	str	r2, [r1, #4]
 8009128:	2301      	movs	r3, #1
 800912a:	4093      	lsls	r3, r2
 800912c:	608b      	str	r3, [r1, #8]
 800912e:	4648      	mov	r0, r9
 8009130:	f000 fee6 	bl	8009f00 <_Bfree>
 8009134:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8009138:	2200      	movs	r2, #0
 800913a:	601a      	str	r2, [r3, #0]
 800913c:	1e2b      	subs	r3, r5, #0
 800913e:	bfb9      	ittee	lt
 8009140:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 8009144:	9305      	strlt	r3, [sp, #20]
 8009146:	2300      	movge	r3, #0
 8009148:	6033      	strge	r3, [r6, #0]
 800914a:	9f05      	ldr	r7, [sp, #20]
 800914c:	4b9a      	ldr	r3, [pc, #616]	@ (80093b8 <_dtoa_r+0x2d8>)
 800914e:	bfbc      	itt	lt
 8009150:	2201      	movlt	r2, #1
 8009152:	6032      	strlt	r2, [r6, #0]
 8009154:	43bb      	bics	r3, r7
 8009156:	d112      	bne.n	800917e <_dtoa_r+0x9e>
 8009158:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 800915a:	f242 730f 	movw	r3, #9999	@ 0x270f
 800915e:	6013      	str	r3, [r2, #0]
 8009160:	f3c7 0313 	ubfx	r3, r7, #0, #20
 8009164:	4323      	orrs	r3, r4
 8009166:	f000 855a 	beq.w	8009c1e <_dtoa_r+0xb3e>
 800916a:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800916c:	f8df a25c 	ldr.w	sl, [pc, #604]	@ 80093cc <_dtoa_r+0x2ec>
 8009170:	2b00      	cmp	r3, #0
 8009172:	f000 855c 	beq.w	8009c2e <_dtoa_r+0xb4e>
 8009176:	f10a 0303 	add.w	r3, sl, #3
 800917a:	f000 bd56 	b.w	8009c2a <_dtoa_r+0xb4a>
 800917e:	ed9d 7b04 	vldr	d7, [sp, #16]
 8009182:	2200      	movs	r2, #0
 8009184:	ec51 0b17 	vmov	r0, r1, d7
 8009188:	2300      	movs	r3, #0
 800918a:	ed8d 7b0a 	vstr	d7, [sp, #40]	@ 0x28
 800918e:	f7f7 fcbb 	bl	8000b08 <__aeabi_dcmpeq>
 8009192:	4680      	mov	r8, r0
 8009194:	b158      	cbz	r0, 80091ae <_dtoa_r+0xce>
 8009196:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 8009198:	2301      	movs	r3, #1
 800919a:	6013      	str	r3, [r2, #0]
 800919c:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800919e:	b113      	cbz	r3, 80091a6 <_dtoa_r+0xc6>
 80091a0:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 80091a2:	4b86      	ldr	r3, [pc, #536]	@ (80093bc <_dtoa_r+0x2dc>)
 80091a4:	6013      	str	r3, [r2, #0]
 80091a6:	f8df a228 	ldr.w	sl, [pc, #552]	@ 80093d0 <_dtoa_r+0x2f0>
 80091aa:	f000 bd40 	b.w	8009c2e <_dtoa_r+0xb4e>
 80091ae:	ed9d 0b0a 	vldr	d0, [sp, #40]	@ 0x28
 80091b2:	aa14      	add	r2, sp, #80	@ 0x50
 80091b4:	a915      	add	r1, sp, #84	@ 0x54
 80091b6:	4648      	mov	r0, r9
 80091b8:	f001 f984 	bl	800a4c4 <__d2b>
 80091bc:	f3c7 560a 	ubfx	r6, r7, #20, #11
 80091c0:	9002      	str	r0, [sp, #8]
 80091c2:	2e00      	cmp	r6, #0
 80091c4:	d078      	beq.n	80092b8 <_dtoa_r+0x1d8>
 80091c6:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 80091c8:	f8cd 8048 	str.w	r8, [sp, #72]	@ 0x48
 80091cc:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80091d0:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 80091d4:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 80091d8:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 80091dc:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 80091e0:	4619      	mov	r1, r3
 80091e2:	2200      	movs	r2, #0
 80091e4:	4b76      	ldr	r3, [pc, #472]	@ (80093c0 <_dtoa_r+0x2e0>)
 80091e6:	f7f7 f86f 	bl	80002c8 <__aeabi_dsub>
 80091ea:	a36b      	add	r3, pc, #428	@ (adr r3, 8009398 <_dtoa_r+0x2b8>)
 80091ec:	e9d3 2300 	ldrd	r2, r3, [r3]
 80091f0:	f7f7 fa22 	bl	8000638 <__aeabi_dmul>
 80091f4:	a36a      	add	r3, pc, #424	@ (adr r3, 80093a0 <_dtoa_r+0x2c0>)
 80091f6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80091fa:	f7f7 f867 	bl	80002cc <__adddf3>
 80091fe:	4604      	mov	r4, r0
 8009200:	4630      	mov	r0, r6
 8009202:	460d      	mov	r5, r1
 8009204:	f7f7 f9ae 	bl	8000564 <__aeabi_i2d>
 8009208:	a367      	add	r3, pc, #412	@ (adr r3, 80093a8 <_dtoa_r+0x2c8>)
 800920a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800920e:	f7f7 fa13 	bl	8000638 <__aeabi_dmul>
 8009212:	4602      	mov	r2, r0
 8009214:	460b      	mov	r3, r1
 8009216:	4620      	mov	r0, r4
 8009218:	4629      	mov	r1, r5
 800921a:	f7f7 f857 	bl	80002cc <__adddf3>
 800921e:	4604      	mov	r4, r0
 8009220:	460d      	mov	r5, r1
 8009222:	f7f7 fcb9 	bl	8000b98 <__aeabi_d2iz>
 8009226:	2200      	movs	r2, #0
 8009228:	4607      	mov	r7, r0
 800922a:	2300      	movs	r3, #0
 800922c:	4620      	mov	r0, r4
 800922e:	4629      	mov	r1, r5
 8009230:	f7f7 fc74 	bl	8000b1c <__aeabi_dcmplt>
 8009234:	b140      	cbz	r0, 8009248 <_dtoa_r+0x168>
 8009236:	4638      	mov	r0, r7
 8009238:	f7f7 f994 	bl	8000564 <__aeabi_i2d>
 800923c:	4622      	mov	r2, r4
 800923e:	462b      	mov	r3, r5
 8009240:	f7f7 fc62 	bl	8000b08 <__aeabi_dcmpeq>
 8009244:	b900      	cbnz	r0, 8009248 <_dtoa_r+0x168>
 8009246:	3f01      	subs	r7, #1
 8009248:	2f16      	cmp	r7, #22
 800924a:	d852      	bhi.n	80092f2 <_dtoa_r+0x212>
 800924c:	4b5d      	ldr	r3, [pc, #372]	@ (80093c4 <_dtoa_r+0x2e4>)
 800924e:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8009252:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009256:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800925a:	f7f7 fc5f 	bl	8000b1c <__aeabi_dcmplt>
 800925e:	2800      	cmp	r0, #0
 8009260:	d049      	beq.n	80092f6 <_dtoa_r+0x216>
 8009262:	3f01      	subs	r7, #1
 8009264:	2300      	movs	r3, #0
 8009266:	9310      	str	r3, [sp, #64]	@ 0x40
 8009268:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 800926a:	1b9b      	subs	r3, r3, r6
 800926c:	1e5a      	subs	r2, r3, #1
 800926e:	bf45      	ittet	mi
 8009270:	f1c3 0301 	rsbmi	r3, r3, #1
 8009274:	9300      	strmi	r3, [sp, #0]
 8009276:	2300      	movpl	r3, #0
 8009278:	2300      	movmi	r3, #0
 800927a:	9206      	str	r2, [sp, #24]
 800927c:	bf54      	ite	pl
 800927e:	9300      	strpl	r3, [sp, #0]
 8009280:	9306      	strmi	r3, [sp, #24]
 8009282:	2f00      	cmp	r7, #0
 8009284:	db39      	blt.n	80092fa <_dtoa_r+0x21a>
 8009286:	9b06      	ldr	r3, [sp, #24]
 8009288:	970d      	str	r7, [sp, #52]	@ 0x34
 800928a:	443b      	add	r3, r7
 800928c:	9306      	str	r3, [sp, #24]
 800928e:	2300      	movs	r3, #0
 8009290:	9308      	str	r3, [sp, #32]
 8009292:	9b07      	ldr	r3, [sp, #28]
 8009294:	2b09      	cmp	r3, #9
 8009296:	d863      	bhi.n	8009360 <_dtoa_r+0x280>
 8009298:	2b05      	cmp	r3, #5
 800929a:	bfc4      	itt	gt
 800929c:	3b04      	subgt	r3, #4
 800929e:	9307      	strgt	r3, [sp, #28]
 80092a0:	9b07      	ldr	r3, [sp, #28]
 80092a2:	f1a3 0302 	sub.w	r3, r3, #2
 80092a6:	bfcc      	ite	gt
 80092a8:	2400      	movgt	r4, #0
 80092aa:	2401      	movle	r4, #1
 80092ac:	2b03      	cmp	r3, #3
 80092ae:	d863      	bhi.n	8009378 <_dtoa_r+0x298>
 80092b0:	e8df f003 	tbb	[pc, r3]
 80092b4:	2b375452 	.word	0x2b375452
 80092b8:	e9dd 6314 	ldrd	r6, r3, [sp, #80]	@ 0x50
 80092bc:	441e      	add	r6, r3
 80092be:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 80092c2:	2b20      	cmp	r3, #32
 80092c4:	bfc1      	itttt	gt
 80092c6:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 80092ca:	409f      	lslgt	r7, r3
 80092cc:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 80092d0:	fa24 f303 	lsrgt.w	r3, r4, r3
 80092d4:	bfd6      	itet	le
 80092d6:	f1c3 0320 	rsble	r3, r3, #32
 80092da:	ea47 0003 	orrgt.w	r0, r7, r3
 80092de:	fa04 f003 	lslle.w	r0, r4, r3
 80092e2:	f7f7 f92f 	bl	8000544 <__aeabi_ui2d>
 80092e6:	2201      	movs	r2, #1
 80092e8:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 80092ec:	3e01      	subs	r6, #1
 80092ee:	9212      	str	r2, [sp, #72]	@ 0x48
 80092f0:	e776      	b.n	80091e0 <_dtoa_r+0x100>
 80092f2:	2301      	movs	r3, #1
 80092f4:	e7b7      	b.n	8009266 <_dtoa_r+0x186>
 80092f6:	9010      	str	r0, [sp, #64]	@ 0x40
 80092f8:	e7b6      	b.n	8009268 <_dtoa_r+0x188>
 80092fa:	9b00      	ldr	r3, [sp, #0]
 80092fc:	1bdb      	subs	r3, r3, r7
 80092fe:	9300      	str	r3, [sp, #0]
 8009300:	427b      	negs	r3, r7
 8009302:	9308      	str	r3, [sp, #32]
 8009304:	2300      	movs	r3, #0
 8009306:	930d      	str	r3, [sp, #52]	@ 0x34
 8009308:	e7c3      	b.n	8009292 <_dtoa_r+0x1b2>
 800930a:	2301      	movs	r3, #1
 800930c:	9309      	str	r3, [sp, #36]	@ 0x24
 800930e:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8009310:	eb07 0b03 	add.w	fp, r7, r3
 8009314:	f10b 0301 	add.w	r3, fp, #1
 8009318:	2b01      	cmp	r3, #1
 800931a:	9303      	str	r3, [sp, #12]
 800931c:	bfb8      	it	lt
 800931e:	2301      	movlt	r3, #1
 8009320:	e006      	b.n	8009330 <_dtoa_r+0x250>
 8009322:	2301      	movs	r3, #1
 8009324:	9309      	str	r3, [sp, #36]	@ 0x24
 8009326:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8009328:	2b00      	cmp	r3, #0
 800932a:	dd28      	ble.n	800937e <_dtoa_r+0x29e>
 800932c:	469b      	mov	fp, r3
 800932e:	9303      	str	r3, [sp, #12]
 8009330:	f8d9 001c 	ldr.w	r0, [r9, #28]
 8009334:	2100      	movs	r1, #0
 8009336:	2204      	movs	r2, #4
 8009338:	f102 0514 	add.w	r5, r2, #20
 800933c:	429d      	cmp	r5, r3
 800933e:	d926      	bls.n	800938e <_dtoa_r+0x2ae>
 8009340:	6041      	str	r1, [r0, #4]
 8009342:	4648      	mov	r0, r9
 8009344:	f000 fd9c 	bl	8009e80 <_Balloc>
 8009348:	4682      	mov	sl, r0
 800934a:	2800      	cmp	r0, #0
 800934c:	d142      	bne.n	80093d4 <_dtoa_r+0x2f4>
 800934e:	4b1e      	ldr	r3, [pc, #120]	@ (80093c8 <_dtoa_r+0x2e8>)
 8009350:	4602      	mov	r2, r0
 8009352:	f240 11af 	movw	r1, #431	@ 0x1af
 8009356:	e6da      	b.n	800910e <_dtoa_r+0x2e>
 8009358:	2300      	movs	r3, #0
 800935a:	e7e3      	b.n	8009324 <_dtoa_r+0x244>
 800935c:	2300      	movs	r3, #0
 800935e:	e7d5      	b.n	800930c <_dtoa_r+0x22c>
 8009360:	2401      	movs	r4, #1
 8009362:	2300      	movs	r3, #0
 8009364:	9307      	str	r3, [sp, #28]
 8009366:	9409      	str	r4, [sp, #36]	@ 0x24
 8009368:	f04f 3bff 	mov.w	fp, #4294967295
 800936c:	2200      	movs	r2, #0
 800936e:	f8cd b00c 	str.w	fp, [sp, #12]
 8009372:	2312      	movs	r3, #18
 8009374:	920c      	str	r2, [sp, #48]	@ 0x30
 8009376:	e7db      	b.n	8009330 <_dtoa_r+0x250>
 8009378:	2301      	movs	r3, #1
 800937a:	9309      	str	r3, [sp, #36]	@ 0x24
 800937c:	e7f4      	b.n	8009368 <_dtoa_r+0x288>
 800937e:	f04f 0b01 	mov.w	fp, #1
 8009382:	f8cd b00c 	str.w	fp, [sp, #12]
 8009386:	465b      	mov	r3, fp
 8009388:	f8cd b030 	str.w	fp, [sp, #48]	@ 0x30
 800938c:	e7d0      	b.n	8009330 <_dtoa_r+0x250>
 800938e:	3101      	adds	r1, #1
 8009390:	0052      	lsls	r2, r2, #1
 8009392:	e7d1      	b.n	8009338 <_dtoa_r+0x258>
 8009394:	f3af 8000 	nop.w
 8009398:	636f4361 	.word	0x636f4361
 800939c:	3fd287a7 	.word	0x3fd287a7
 80093a0:	8b60c8b3 	.word	0x8b60c8b3
 80093a4:	3fc68a28 	.word	0x3fc68a28
 80093a8:	509f79fb 	.word	0x509f79fb
 80093ac:	3fd34413 	.word	0x3fd34413
 80093b0:	0800c065 	.word	0x0800c065
 80093b4:	0800c07c 	.word	0x0800c07c
 80093b8:	7ff00000 	.word	0x7ff00000
 80093bc:	0800c035 	.word	0x0800c035
 80093c0:	3ff80000 	.word	0x3ff80000
 80093c4:	0800c1d0 	.word	0x0800c1d0
 80093c8:	0800c0d4 	.word	0x0800c0d4
 80093cc:	0800c061 	.word	0x0800c061
 80093d0:	0800c034 	.word	0x0800c034
 80093d4:	f8d9 301c 	ldr.w	r3, [r9, #28]
 80093d8:	6018      	str	r0, [r3, #0]
 80093da:	9b03      	ldr	r3, [sp, #12]
 80093dc:	2b0e      	cmp	r3, #14
 80093de:	f200 80a1 	bhi.w	8009524 <_dtoa_r+0x444>
 80093e2:	2c00      	cmp	r4, #0
 80093e4:	f000 809e 	beq.w	8009524 <_dtoa_r+0x444>
 80093e8:	2f00      	cmp	r7, #0
 80093ea:	dd33      	ble.n	8009454 <_dtoa_r+0x374>
 80093ec:	4b9c      	ldr	r3, [pc, #624]	@ (8009660 <_dtoa_r+0x580>)
 80093ee:	f007 020f 	and.w	r2, r7, #15
 80093f2:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80093f6:	ed93 7b00 	vldr	d7, [r3]
 80093fa:	05f8      	lsls	r0, r7, #23
 80093fc:	ed8d 7b0e 	vstr	d7, [sp, #56]	@ 0x38
 8009400:	ea4f 1427 	mov.w	r4, r7, asr #4
 8009404:	d516      	bpl.n	8009434 <_dtoa_r+0x354>
 8009406:	4b97      	ldr	r3, [pc, #604]	@ (8009664 <_dtoa_r+0x584>)
 8009408:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800940c:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8009410:	f7f7 fa3c 	bl	800088c <__aeabi_ddiv>
 8009414:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8009418:	f004 040f 	and.w	r4, r4, #15
 800941c:	2603      	movs	r6, #3
 800941e:	4d91      	ldr	r5, [pc, #580]	@ (8009664 <_dtoa_r+0x584>)
 8009420:	b954      	cbnz	r4, 8009438 <_dtoa_r+0x358>
 8009422:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 8009426:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800942a:	f7f7 fa2f 	bl	800088c <__aeabi_ddiv>
 800942e:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8009432:	e028      	b.n	8009486 <_dtoa_r+0x3a6>
 8009434:	2602      	movs	r6, #2
 8009436:	e7f2      	b.n	800941e <_dtoa_r+0x33e>
 8009438:	07e1      	lsls	r1, r4, #31
 800943a:	d508      	bpl.n	800944e <_dtoa_r+0x36e>
 800943c:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 8009440:	e9d5 2300 	ldrd	r2, r3, [r5]
 8009444:	f7f7 f8f8 	bl	8000638 <__aeabi_dmul>
 8009448:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 800944c:	3601      	adds	r6, #1
 800944e:	1064      	asrs	r4, r4, #1
 8009450:	3508      	adds	r5, #8
 8009452:	e7e5      	b.n	8009420 <_dtoa_r+0x340>
 8009454:	f000 80af 	beq.w	80095b6 <_dtoa_r+0x4d6>
 8009458:	427c      	negs	r4, r7
 800945a:	4b81      	ldr	r3, [pc, #516]	@ (8009660 <_dtoa_r+0x580>)
 800945c:	4d81      	ldr	r5, [pc, #516]	@ (8009664 <_dtoa_r+0x584>)
 800945e:	f004 020f 	and.w	r2, r4, #15
 8009462:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8009466:	e9d3 2300 	ldrd	r2, r3, [r3]
 800946a:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800946e:	f7f7 f8e3 	bl	8000638 <__aeabi_dmul>
 8009472:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8009476:	1124      	asrs	r4, r4, #4
 8009478:	2300      	movs	r3, #0
 800947a:	2602      	movs	r6, #2
 800947c:	2c00      	cmp	r4, #0
 800947e:	f040 808f 	bne.w	80095a0 <_dtoa_r+0x4c0>
 8009482:	2b00      	cmp	r3, #0
 8009484:	d1d3      	bne.n	800942e <_dtoa_r+0x34e>
 8009486:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8009488:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 800948c:	2b00      	cmp	r3, #0
 800948e:	f000 8094 	beq.w	80095ba <_dtoa_r+0x4da>
 8009492:	4b75      	ldr	r3, [pc, #468]	@ (8009668 <_dtoa_r+0x588>)
 8009494:	2200      	movs	r2, #0
 8009496:	4620      	mov	r0, r4
 8009498:	4629      	mov	r1, r5
 800949a:	f7f7 fb3f 	bl	8000b1c <__aeabi_dcmplt>
 800949e:	2800      	cmp	r0, #0
 80094a0:	f000 808b 	beq.w	80095ba <_dtoa_r+0x4da>
 80094a4:	9b03      	ldr	r3, [sp, #12]
 80094a6:	2b00      	cmp	r3, #0
 80094a8:	f000 8087 	beq.w	80095ba <_dtoa_r+0x4da>
 80094ac:	f1bb 0f00 	cmp.w	fp, #0
 80094b0:	dd34      	ble.n	800951c <_dtoa_r+0x43c>
 80094b2:	4620      	mov	r0, r4
 80094b4:	4b6d      	ldr	r3, [pc, #436]	@ (800966c <_dtoa_r+0x58c>)
 80094b6:	2200      	movs	r2, #0
 80094b8:	4629      	mov	r1, r5
 80094ba:	f7f7 f8bd 	bl	8000638 <__aeabi_dmul>
 80094be:	e9cd 0104 	strd	r0, r1, [sp, #16]
 80094c2:	f107 38ff 	add.w	r8, r7, #4294967295
 80094c6:	3601      	adds	r6, #1
 80094c8:	465c      	mov	r4, fp
 80094ca:	4630      	mov	r0, r6
 80094cc:	f7f7 f84a 	bl	8000564 <__aeabi_i2d>
 80094d0:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80094d4:	f7f7 f8b0 	bl	8000638 <__aeabi_dmul>
 80094d8:	4b65      	ldr	r3, [pc, #404]	@ (8009670 <_dtoa_r+0x590>)
 80094da:	2200      	movs	r2, #0
 80094dc:	f7f6 fef6 	bl	80002cc <__adddf3>
 80094e0:	4605      	mov	r5, r0
 80094e2:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 80094e6:	2c00      	cmp	r4, #0
 80094e8:	d16a      	bne.n	80095c0 <_dtoa_r+0x4e0>
 80094ea:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80094ee:	4b61      	ldr	r3, [pc, #388]	@ (8009674 <_dtoa_r+0x594>)
 80094f0:	2200      	movs	r2, #0
 80094f2:	f7f6 fee9 	bl	80002c8 <__aeabi_dsub>
 80094f6:	4602      	mov	r2, r0
 80094f8:	460b      	mov	r3, r1
 80094fa:	e9cd 2304 	strd	r2, r3, [sp, #16]
 80094fe:	462a      	mov	r2, r5
 8009500:	4633      	mov	r3, r6
 8009502:	f7f7 fb29 	bl	8000b58 <__aeabi_dcmpgt>
 8009506:	2800      	cmp	r0, #0
 8009508:	f040 8298 	bne.w	8009a3c <_dtoa_r+0x95c>
 800950c:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8009510:	462a      	mov	r2, r5
 8009512:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 8009516:	f7f7 fb01 	bl	8000b1c <__aeabi_dcmplt>
 800951a:	bb38      	cbnz	r0, 800956c <_dtoa_r+0x48c>
 800951c:	e9dd 340a 	ldrd	r3, r4, [sp, #40]	@ 0x28
 8009520:	e9cd 3404 	strd	r3, r4, [sp, #16]
 8009524:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 8009526:	2b00      	cmp	r3, #0
 8009528:	f2c0 8157 	blt.w	80097da <_dtoa_r+0x6fa>
 800952c:	2f0e      	cmp	r7, #14
 800952e:	f300 8154 	bgt.w	80097da <_dtoa_r+0x6fa>
 8009532:	4b4b      	ldr	r3, [pc, #300]	@ (8009660 <_dtoa_r+0x580>)
 8009534:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8009538:	ed93 7b00 	vldr	d7, [r3]
 800953c:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800953e:	2b00      	cmp	r3, #0
 8009540:	ed8d 7b00 	vstr	d7, [sp]
 8009544:	f280 80e5 	bge.w	8009712 <_dtoa_r+0x632>
 8009548:	9b03      	ldr	r3, [sp, #12]
 800954a:	2b00      	cmp	r3, #0
 800954c:	f300 80e1 	bgt.w	8009712 <_dtoa_r+0x632>
 8009550:	d10c      	bne.n	800956c <_dtoa_r+0x48c>
 8009552:	4b48      	ldr	r3, [pc, #288]	@ (8009674 <_dtoa_r+0x594>)
 8009554:	2200      	movs	r2, #0
 8009556:	ec51 0b17 	vmov	r0, r1, d7
 800955a:	f7f7 f86d 	bl	8000638 <__aeabi_dmul>
 800955e:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8009562:	f7f7 faef 	bl	8000b44 <__aeabi_dcmpge>
 8009566:	2800      	cmp	r0, #0
 8009568:	f000 8266 	beq.w	8009a38 <_dtoa_r+0x958>
 800956c:	2400      	movs	r4, #0
 800956e:	4625      	mov	r5, r4
 8009570:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8009572:	4656      	mov	r6, sl
 8009574:	ea6f 0803 	mvn.w	r8, r3
 8009578:	2700      	movs	r7, #0
 800957a:	4621      	mov	r1, r4
 800957c:	4648      	mov	r0, r9
 800957e:	f000 fcbf 	bl	8009f00 <_Bfree>
 8009582:	2d00      	cmp	r5, #0
 8009584:	f000 80bd 	beq.w	8009702 <_dtoa_r+0x622>
 8009588:	b12f      	cbz	r7, 8009596 <_dtoa_r+0x4b6>
 800958a:	42af      	cmp	r7, r5
 800958c:	d003      	beq.n	8009596 <_dtoa_r+0x4b6>
 800958e:	4639      	mov	r1, r7
 8009590:	4648      	mov	r0, r9
 8009592:	f000 fcb5 	bl	8009f00 <_Bfree>
 8009596:	4629      	mov	r1, r5
 8009598:	4648      	mov	r0, r9
 800959a:	f000 fcb1 	bl	8009f00 <_Bfree>
 800959e:	e0b0      	b.n	8009702 <_dtoa_r+0x622>
 80095a0:	07e2      	lsls	r2, r4, #31
 80095a2:	d505      	bpl.n	80095b0 <_dtoa_r+0x4d0>
 80095a4:	e9d5 2300 	ldrd	r2, r3, [r5]
 80095a8:	f7f7 f846 	bl	8000638 <__aeabi_dmul>
 80095ac:	3601      	adds	r6, #1
 80095ae:	2301      	movs	r3, #1
 80095b0:	1064      	asrs	r4, r4, #1
 80095b2:	3508      	adds	r5, #8
 80095b4:	e762      	b.n	800947c <_dtoa_r+0x39c>
 80095b6:	2602      	movs	r6, #2
 80095b8:	e765      	b.n	8009486 <_dtoa_r+0x3a6>
 80095ba:	9c03      	ldr	r4, [sp, #12]
 80095bc:	46b8      	mov	r8, r7
 80095be:	e784      	b.n	80094ca <_dtoa_r+0x3ea>
 80095c0:	4b27      	ldr	r3, [pc, #156]	@ (8009660 <_dtoa_r+0x580>)
 80095c2:	9909      	ldr	r1, [sp, #36]	@ 0x24
 80095c4:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 80095c8:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 80095cc:	4454      	add	r4, sl
 80095ce:	2900      	cmp	r1, #0
 80095d0:	d054      	beq.n	800967c <_dtoa_r+0x59c>
 80095d2:	4929      	ldr	r1, [pc, #164]	@ (8009678 <_dtoa_r+0x598>)
 80095d4:	2000      	movs	r0, #0
 80095d6:	f7f7 f959 	bl	800088c <__aeabi_ddiv>
 80095da:	4633      	mov	r3, r6
 80095dc:	462a      	mov	r2, r5
 80095de:	f7f6 fe73 	bl	80002c8 <__aeabi_dsub>
 80095e2:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 80095e6:	4656      	mov	r6, sl
 80095e8:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80095ec:	f7f7 fad4 	bl	8000b98 <__aeabi_d2iz>
 80095f0:	4605      	mov	r5, r0
 80095f2:	f7f6 ffb7 	bl	8000564 <__aeabi_i2d>
 80095f6:	4602      	mov	r2, r0
 80095f8:	460b      	mov	r3, r1
 80095fa:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80095fe:	f7f6 fe63 	bl	80002c8 <__aeabi_dsub>
 8009602:	3530      	adds	r5, #48	@ 0x30
 8009604:	4602      	mov	r2, r0
 8009606:	460b      	mov	r3, r1
 8009608:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800960c:	f806 5b01 	strb.w	r5, [r6], #1
 8009610:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 8009614:	f7f7 fa82 	bl	8000b1c <__aeabi_dcmplt>
 8009618:	2800      	cmp	r0, #0
 800961a:	d172      	bne.n	8009702 <_dtoa_r+0x622>
 800961c:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8009620:	4911      	ldr	r1, [pc, #68]	@ (8009668 <_dtoa_r+0x588>)
 8009622:	2000      	movs	r0, #0
 8009624:	f7f6 fe50 	bl	80002c8 <__aeabi_dsub>
 8009628:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 800962c:	f7f7 fa76 	bl	8000b1c <__aeabi_dcmplt>
 8009630:	2800      	cmp	r0, #0
 8009632:	f040 80b4 	bne.w	800979e <_dtoa_r+0x6be>
 8009636:	42a6      	cmp	r6, r4
 8009638:	f43f af70 	beq.w	800951c <_dtoa_r+0x43c>
 800963c:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 8009640:	4b0a      	ldr	r3, [pc, #40]	@ (800966c <_dtoa_r+0x58c>)
 8009642:	2200      	movs	r2, #0
 8009644:	f7f6 fff8 	bl	8000638 <__aeabi_dmul>
 8009648:	4b08      	ldr	r3, [pc, #32]	@ (800966c <_dtoa_r+0x58c>)
 800964a:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 800964e:	2200      	movs	r2, #0
 8009650:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8009654:	f7f6 fff0 	bl	8000638 <__aeabi_dmul>
 8009658:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800965c:	e7c4      	b.n	80095e8 <_dtoa_r+0x508>
 800965e:	bf00      	nop
 8009660:	0800c1d0 	.word	0x0800c1d0
 8009664:	0800c1a8 	.word	0x0800c1a8
 8009668:	3ff00000 	.word	0x3ff00000
 800966c:	40240000 	.word	0x40240000
 8009670:	401c0000 	.word	0x401c0000
 8009674:	40140000 	.word	0x40140000
 8009678:	3fe00000 	.word	0x3fe00000
 800967c:	4631      	mov	r1, r6
 800967e:	4628      	mov	r0, r5
 8009680:	f7f6 ffda 	bl	8000638 <__aeabi_dmul>
 8009684:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 8009688:	9413      	str	r4, [sp, #76]	@ 0x4c
 800968a:	4656      	mov	r6, sl
 800968c:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8009690:	f7f7 fa82 	bl	8000b98 <__aeabi_d2iz>
 8009694:	4605      	mov	r5, r0
 8009696:	f7f6 ff65 	bl	8000564 <__aeabi_i2d>
 800969a:	4602      	mov	r2, r0
 800969c:	460b      	mov	r3, r1
 800969e:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80096a2:	f7f6 fe11 	bl	80002c8 <__aeabi_dsub>
 80096a6:	3530      	adds	r5, #48	@ 0x30
 80096a8:	f806 5b01 	strb.w	r5, [r6], #1
 80096ac:	4602      	mov	r2, r0
 80096ae:	460b      	mov	r3, r1
 80096b0:	42a6      	cmp	r6, r4
 80096b2:	e9cd 2304 	strd	r2, r3, [sp, #16]
 80096b6:	f04f 0200 	mov.w	r2, #0
 80096ba:	d124      	bne.n	8009706 <_dtoa_r+0x626>
 80096bc:	4baf      	ldr	r3, [pc, #700]	@ (800997c <_dtoa_r+0x89c>)
 80096be:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 80096c2:	f7f6 fe03 	bl	80002cc <__adddf3>
 80096c6:	4602      	mov	r2, r0
 80096c8:	460b      	mov	r3, r1
 80096ca:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80096ce:	f7f7 fa43 	bl	8000b58 <__aeabi_dcmpgt>
 80096d2:	2800      	cmp	r0, #0
 80096d4:	d163      	bne.n	800979e <_dtoa_r+0x6be>
 80096d6:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 80096da:	49a8      	ldr	r1, [pc, #672]	@ (800997c <_dtoa_r+0x89c>)
 80096dc:	2000      	movs	r0, #0
 80096de:	f7f6 fdf3 	bl	80002c8 <__aeabi_dsub>
 80096e2:	4602      	mov	r2, r0
 80096e4:	460b      	mov	r3, r1
 80096e6:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80096ea:	f7f7 fa17 	bl	8000b1c <__aeabi_dcmplt>
 80096ee:	2800      	cmp	r0, #0
 80096f0:	f43f af14 	beq.w	800951c <_dtoa_r+0x43c>
 80096f4:	9e13      	ldr	r6, [sp, #76]	@ 0x4c
 80096f6:	1e73      	subs	r3, r6, #1
 80096f8:	9313      	str	r3, [sp, #76]	@ 0x4c
 80096fa:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 80096fe:	2b30      	cmp	r3, #48	@ 0x30
 8009700:	d0f8      	beq.n	80096f4 <_dtoa_r+0x614>
 8009702:	4647      	mov	r7, r8
 8009704:	e03b      	b.n	800977e <_dtoa_r+0x69e>
 8009706:	4b9e      	ldr	r3, [pc, #632]	@ (8009980 <_dtoa_r+0x8a0>)
 8009708:	f7f6 ff96 	bl	8000638 <__aeabi_dmul>
 800970c:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8009710:	e7bc      	b.n	800968c <_dtoa_r+0x5ac>
 8009712:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 8009716:	4656      	mov	r6, sl
 8009718:	e9dd 2300 	ldrd	r2, r3, [sp]
 800971c:	4620      	mov	r0, r4
 800971e:	4629      	mov	r1, r5
 8009720:	f7f7 f8b4 	bl	800088c <__aeabi_ddiv>
 8009724:	f7f7 fa38 	bl	8000b98 <__aeabi_d2iz>
 8009728:	4680      	mov	r8, r0
 800972a:	f7f6 ff1b 	bl	8000564 <__aeabi_i2d>
 800972e:	e9dd 2300 	ldrd	r2, r3, [sp]
 8009732:	f7f6 ff81 	bl	8000638 <__aeabi_dmul>
 8009736:	4602      	mov	r2, r0
 8009738:	460b      	mov	r3, r1
 800973a:	4620      	mov	r0, r4
 800973c:	4629      	mov	r1, r5
 800973e:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 8009742:	f7f6 fdc1 	bl	80002c8 <__aeabi_dsub>
 8009746:	f806 4b01 	strb.w	r4, [r6], #1
 800974a:	9d03      	ldr	r5, [sp, #12]
 800974c:	eba6 040a 	sub.w	r4, r6, sl
 8009750:	42a5      	cmp	r5, r4
 8009752:	4602      	mov	r2, r0
 8009754:	460b      	mov	r3, r1
 8009756:	d133      	bne.n	80097c0 <_dtoa_r+0x6e0>
 8009758:	f7f6 fdb8 	bl	80002cc <__adddf3>
 800975c:	e9dd 2300 	ldrd	r2, r3, [sp]
 8009760:	4604      	mov	r4, r0
 8009762:	460d      	mov	r5, r1
 8009764:	f7f7 f9f8 	bl	8000b58 <__aeabi_dcmpgt>
 8009768:	b9c0      	cbnz	r0, 800979c <_dtoa_r+0x6bc>
 800976a:	e9dd 2300 	ldrd	r2, r3, [sp]
 800976e:	4620      	mov	r0, r4
 8009770:	4629      	mov	r1, r5
 8009772:	f7f7 f9c9 	bl	8000b08 <__aeabi_dcmpeq>
 8009776:	b110      	cbz	r0, 800977e <_dtoa_r+0x69e>
 8009778:	f018 0f01 	tst.w	r8, #1
 800977c:	d10e      	bne.n	800979c <_dtoa_r+0x6bc>
 800977e:	9902      	ldr	r1, [sp, #8]
 8009780:	4648      	mov	r0, r9
 8009782:	f000 fbbd 	bl	8009f00 <_Bfree>
 8009786:	2300      	movs	r3, #0
 8009788:	7033      	strb	r3, [r6, #0]
 800978a:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 800978c:	3701      	adds	r7, #1
 800978e:	601f      	str	r7, [r3, #0]
 8009790:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8009792:	2b00      	cmp	r3, #0
 8009794:	f000 824b 	beq.w	8009c2e <_dtoa_r+0xb4e>
 8009798:	601e      	str	r6, [r3, #0]
 800979a:	e248      	b.n	8009c2e <_dtoa_r+0xb4e>
 800979c:	46b8      	mov	r8, r7
 800979e:	4633      	mov	r3, r6
 80097a0:	461e      	mov	r6, r3
 80097a2:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 80097a6:	2a39      	cmp	r2, #57	@ 0x39
 80097a8:	d106      	bne.n	80097b8 <_dtoa_r+0x6d8>
 80097aa:	459a      	cmp	sl, r3
 80097ac:	d1f8      	bne.n	80097a0 <_dtoa_r+0x6c0>
 80097ae:	2230      	movs	r2, #48	@ 0x30
 80097b0:	f108 0801 	add.w	r8, r8, #1
 80097b4:	f88a 2000 	strb.w	r2, [sl]
 80097b8:	781a      	ldrb	r2, [r3, #0]
 80097ba:	3201      	adds	r2, #1
 80097bc:	701a      	strb	r2, [r3, #0]
 80097be:	e7a0      	b.n	8009702 <_dtoa_r+0x622>
 80097c0:	4b6f      	ldr	r3, [pc, #444]	@ (8009980 <_dtoa_r+0x8a0>)
 80097c2:	2200      	movs	r2, #0
 80097c4:	f7f6 ff38 	bl	8000638 <__aeabi_dmul>
 80097c8:	2200      	movs	r2, #0
 80097ca:	2300      	movs	r3, #0
 80097cc:	4604      	mov	r4, r0
 80097ce:	460d      	mov	r5, r1
 80097d0:	f7f7 f99a 	bl	8000b08 <__aeabi_dcmpeq>
 80097d4:	2800      	cmp	r0, #0
 80097d6:	d09f      	beq.n	8009718 <_dtoa_r+0x638>
 80097d8:	e7d1      	b.n	800977e <_dtoa_r+0x69e>
 80097da:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80097dc:	2a00      	cmp	r2, #0
 80097de:	f000 80ea 	beq.w	80099b6 <_dtoa_r+0x8d6>
 80097e2:	9a07      	ldr	r2, [sp, #28]
 80097e4:	2a01      	cmp	r2, #1
 80097e6:	f300 80cd 	bgt.w	8009984 <_dtoa_r+0x8a4>
 80097ea:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 80097ec:	2a00      	cmp	r2, #0
 80097ee:	f000 80c1 	beq.w	8009974 <_dtoa_r+0x894>
 80097f2:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 80097f6:	9c08      	ldr	r4, [sp, #32]
 80097f8:	9e00      	ldr	r6, [sp, #0]
 80097fa:	9a00      	ldr	r2, [sp, #0]
 80097fc:	441a      	add	r2, r3
 80097fe:	9200      	str	r2, [sp, #0]
 8009800:	9a06      	ldr	r2, [sp, #24]
 8009802:	2101      	movs	r1, #1
 8009804:	441a      	add	r2, r3
 8009806:	4648      	mov	r0, r9
 8009808:	9206      	str	r2, [sp, #24]
 800980a:	f000 fc2d 	bl	800a068 <__i2b>
 800980e:	4605      	mov	r5, r0
 8009810:	b166      	cbz	r6, 800982c <_dtoa_r+0x74c>
 8009812:	9b06      	ldr	r3, [sp, #24]
 8009814:	2b00      	cmp	r3, #0
 8009816:	dd09      	ble.n	800982c <_dtoa_r+0x74c>
 8009818:	42b3      	cmp	r3, r6
 800981a:	9a00      	ldr	r2, [sp, #0]
 800981c:	bfa8      	it	ge
 800981e:	4633      	movge	r3, r6
 8009820:	1ad2      	subs	r2, r2, r3
 8009822:	9200      	str	r2, [sp, #0]
 8009824:	9a06      	ldr	r2, [sp, #24]
 8009826:	1af6      	subs	r6, r6, r3
 8009828:	1ad3      	subs	r3, r2, r3
 800982a:	9306      	str	r3, [sp, #24]
 800982c:	9b08      	ldr	r3, [sp, #32]
 800982e:	b30b      	cbz	r3, 8009874 <_dtoa_r+0x794>
 8009830:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009832:	2b00      	cmp	r3, #0
 8009834:	f000 80c6 	beq.w	80099c4 <_dtoa_r+0x8e4>
 8009838:	2c00      	cmp	r4, #0
 800983a:	f000 80c0 	beq.w	80099be <_dtoa_r+0x8de>
 800983e:	4629      	mov	r1, r5
 8009840:	4622      	mov	r2, r4
 8009842:	4648      	mov	r0, r9
 8009844:	f000 fcc8 	bl	800a1d8 <__pow5mult>
 8009848:	9a02      	ldr	r2, [sp, #8]
 800984a:	4601      	mov	r1, r0
 800984c:	4605      	mov	r5, r0
 800984e:	4648      	mov	r0, r9
 8009850:	f000 fc20 	bl	800a094 <__multiply>
 8009854:	9902      	ldr	r1, [sp, #8]
 8009856:	4680      	mov	r8, r0
 8009858:	4648      	mov	r0, r9
 800985a:	f000 fb51 	bl	8009f00 <_Bfree>
 800985e:	9b08      	ldr	r3, [sp, #32]
 8009860:	1b1b      	subs	r3, r3, r4
 8009862:	9308      	str	r3, [sp, #32]
 8009864:	f000 80b1 	beq.w	80099ca <_dtoa_r+0x8ea>
 8009868:	9a08      	ldr	r2, [sp, #32]
 800986a:	4641      	mov	r1, r8
 800986c:	4648      	mov	r0, r9
 800986e:	f000 fcb3 	bl	800a1d8 <__pow5mult>
 8009872:	9002      	str	r0, [sp, #8]
 8009874:	2101      	movs	r1, #1
 8009876:	4648      	mov	r0, r9
 8009878:	f000 fbf6 	bl	800a068 <__i2b>
 800987c:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800987e:	4604      	mov	r4, r0
 8009880:	2b00      	cmp	r3, #0
 8009882:	f000 81d8 	beq.w	8009c36 <_dtoa_r+0xb56>
 8009886:	461a      	mov	r2, r3
 8009888:	4601      	mov	r1, r0
 800988a:	4648      	mov	r0, r9
 800988c:	f000 fca4 	bl	800a1d8 <__pow5mult>
 8009890:	9b07      	ldr	r3, [sp, #28]
 8009892:	2b01      	cmp	r3, #1
 8009894:	4604      	mov	r4, r0
 8009896:	f300 809f 	bgt.w	80099d8 <_dtoa_r+0x8f8>
 800989a:	9b04      	ldr	r3, [sp, #16]
 800989c:	2b00      	cmp	r3, #0
 800989e:	f040 8097 	bne.w	80099d0 <_dtoa_r+0x8f0>
 80098a2:	9b05      	ldr	r3, [sp, #20]
 80098a4:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80098a8:	2b00      	cmp	r3, #0
 80098aa:	f040 8093 	bne.w	80099d4 <_dtoa_r+0x8f4>
 80098ae:	9b05      	ldr	r3, [sp, #20]
 80098b0:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 80098b4:	0d1b      	lsrs	r3, r3, #20
 80098b6:	051b      	lsls	r3, r3, #20
 80098b8:	b133      	cbz	r3, 80098c8 <_dtoa_r+0x7e8>
 80098ba:	9b00      	ldr	r3, [sp, #0]
 80098bc:	3301      	adds	r3, #1
 80098be:	9300      	str	r3, [sp, #0]
 80098c0:	9b06      	ldr	r3, [sp, #24]
 80098c2:	3301      	adds	r3, #1
 80098c4:	9306      	str	r3, [sp, #24]
 80098c6:	2301      	movs	r3, #1
 80098c8:	9308      	str	r3, [sp, #32]
 80098ca:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 80098cc:	2b00      	cmp	r3, #0
 80098ce:	f000 81b8 	beq.w	8009c42 <_dtoa_r+0xb62>
 80098d2:	6923      	ldr	r3, [r4, #16]
 80098d4:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 80098d8:	6918      	ldr	r0, [r3, #16]
 80098da:	f000 fb79 	bl	8009fd0 <__hi0bits>
 80098de:	f1c0 0020 	rsb	r0, r0, #32
 80098e2:	9b06      	ldr	r3, [sp, #24]
 80098e4:	4418      	add	r0, r3
 80098e6:	f010 001f 	ands.w	r0, r0, #31
 80098ea:	f000 8082 	beq.w	80099f2 <_dtoa_r+0x912>
 80098ee:	f1c0 0320 	rsb	r3, r0, #32
 80098f2:	2b04      	cmp	r3, #4
 80098f4:	dd73      	ble.n	80099de <_dtoa_r+0x8fe>
 80098f6:	9b00      	ldr	r3, [sp, #0]
 80098f8:	f1c0 001c 	rsb	r0, r0, #28
 80098fc:	4403      	add	r3, r0
 80098fe:	9300      	str	r3, [sp, #0]
 8009900:	9b06      	ldr	r3, [sp, #24]
 8009902:	4403      	add	r3, r0
 8009904:	4406      	add	r6, r0
 8009906:	9306      	str	r3, [sp, #24]
 8009908:	9b00      	ldr	r3, [sp, #0]
 800990a:	2b00      	cmp	r3, #0
 800990c:	dd05      	ble.n	800991a <_dtoa_r+0x83a>
 800990e:	9902      	ldr	r1, [sp, #8]
 8009910:	461a      	mov	r2, r3
 8009912:	4648      	mov	r0, r9
 8009914:	f000 fcba 	bl	800a28c <__lshift>
 8009918:	9002      	str	r0, [sp, #8]
 800991a:	9b06      	ldr	r3, [sp, #24]
 800991c:	2b00      	cmp	r3, #0
 800991e:	dd05      	ble.n	800992c <_dtoa_r+0x84c>
 8009920:	4621      	mov	r1, r4
 8009922:	461a      	mov	r2, r3
 8009924:	4648      	mov	r0, r9
 8009926:	f000 fcb1 	bl	800a28c <__lshift>
 800992a:	4604      	mov	r4, r0
 800992c:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 800992e:	2b00      	cmp	r3, #0
 8009930:	d061      	beq.n	80099f6 <_dtoa_r+0x916>
 8009932:	9802      	ldr	r0, [sp, #8]
 8009934:	4621      	mov	r1, r4
 8009936:	f000 fd15 	bl	800a364 <__mcmp>
 800993a:	2800      	cmp	r0, #0
 800993c:	da5b      	bge.n	80099f6 <_dtoa_r+0x916>
 800993e:	2300      	movs	r3, #0
 8009940:	9902      	ldr	r1, [sp, #8]
 8009942:	220a      	movs	r2, #10
 8009944:	4648      	mov	r0, r9
 8009946:	f000 fafd 	bl	8009f44 <__multadd>
 800994a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800994c:	9002      	str	r0, [sp, #8]
 800994e:	f107 38ff 	add.w	r8, r7, #4294967295
 8009952:	2b00      	cmp	r3, #0
 8009954:	f000 8177 	beq.w	8009c46 <_dtoa_r+0xb66>
 8009958:	4629      	mov	r1, r5
 800995a:	2300      	movs	r3, #0
 800995c:	220a      	movs	r2, #10
 800995e:	4648      	mov	r0, r9
 8009960:	f000 faf0 	bl	8009f44 <__multadd>
 8009964:	f1bb 0f00 	cmp.w	fp, #0
 8009968:	4605      	mov	r5, r0
 800996a:	dc6f      	bgt.n	8009a4c <_dtoa_r+0x96c>
 800996c:	9b07      	ldr	r3, [sp, #28]
 800996e:	2b02      	cmp	r3, #2
 8009970:	dc49      	bgt.n	8009a06 <_dtoa_r+0x926>
 8009972:	e06b      	b.n	8009a4c <_dtoa_r+0x96c>
 8009974:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 8009976:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 800997a:	e73c      	b.n	80097f6 <_dtoa_r+0x716>
 800997c:	3fe00000 	.word	0x3fe00000
 8009980:	40240000 	.word	0x40240000
 8009984:	9b03      	ldr	r3, [sp, #12]
 8009986:	1e5c      	subs	r4, r3, #1
 8009988:	9b08      	ldr	r3, [sp, #32]
 800998a:	42a3      	cmp	r3, r4
 800998c:	db09      	blt.n	80099a2 <_dtoa_r+0x8c2>
 800998e:	1b1c      	subs	r4, r3, r4
 8009990:	9b03      	ldr	r3, [sp, #12]
 8009992:	2b00      	cmp	r3, #0
 8009994:	f6bf af30 	bge.w	80097f8 <_dtoa_r+0x718>
 8009998:	9b00      	ldr	r3, [sp, #0]
 800999a:	9a03      	ldr	r2, [sp, #12]
 800999c:	1a9e      	subs	r6, r3, r2
 800999e:	2300      	movs	r3, #0
 80099a0:	e72b      	b.n	80097fa <_dtoa_r+0x71a>
 80099a2:	9b08      	ldr	r3, [sp, #32]
 80099a4:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 80099a6:	9408      	str	r4, [sp, #32]
 80099a8:	1ae3      	subs	r3, r4, r3
 80099aa:	441a      	add	r2, r3
 80099ac:	9e00      	ldr	r6, [sp, #0]
 80099ae:	9b03      	ldr	r3, [sp, #12]
 80099b0:	920d      	str	r2, [sp, #52]	@ 0x34
 80099b2:	2400      	movs	r4, #0
 80099b4:	e721      	b.n	80097fa <_dtoa_r+0x71a>
 80099b6:	9c08      	ldr	r4, [sp, #32]
 80099b8:	9e00      	ldr	r6, [sp, #0]
 80099ba:	9d09      	ldr	r5, [sp, #36]	@ 0x24
 80099bc:	e728      	b.n	8009810 <_dtoa_r+0x730>
 80099be:	f8dd 8008 	ldr.w	r8, [sp, #8]
 80099c2:	e751      	b.n	8009868 <_dtoa_r+0x788>
 80099c4:	9a08      	ldr	r2, [sp, #32]
 80099c6:	9902      	ldr	r1, [sp, #8]
 80099c8:	e750      	b.n	800986c <_dtoa_r+0x78c>
 80099ca:	f8cd 8008 	str.w	r8, [sp, #8]
 80099ce:	e751      	b.n	8009874 <_dtoa_r+0x794>
 80099d0:	2300      	movs	r3, #0
 80099d2:	e779      	b.n	80098c8 <_dtoa_r+0x7e8>
 80099d4:	9b04      	ldr	r3, [sp, #16]
 80099d6:	e777      	b.n	80098c8 <_dtoa_r+0x7e8>
 80099d8:	2300      	movs	r3, #0
 80099da:	9308      	str	r3, [sp, #32]
 80099dc:	e779      	b.n	80098d2 <_dtoa_r+0x7f2>
 80099de:	d093      	beq.n	8009908 <_dtoa_r+0x828>
 80099e0:	9a00      	ldr	r2, [sp, #0]
 80099e2:	331c      	adds	r3, #28
 80099e4:	441a      	add	r2, r3
 80099e6:	9200      	str	r2, [sp, #0]
 80099e8:	9a06      	ldr	r2, [sp, #24]
 80099ea:	441a      	add	r2, r3
 80099ec:	441e      	add	r6, r3
 80099ee:	9206      	str	r2, [sp, #24]
 80099f0:	e78a      	b.n	8009908 <_dtoa_r+0x828>
 80099f2:	4603      	mov	r3, r0
 80099f4:	e7f4      	b.n	80099e0 <_dtoa_r+0x900>
 80099f6:	9b03      	ldr	r3, [sp, #12]
 80099f8:	2b00      	cmp	r3, #0
 80099fa:	46b8      	mov	r8, r7
 80099fc:	dc20      	bgt.n	8009a40 <_dtoa_r+0x960>
 80099fe:	469b      	mov	fp, r3
 8009a00:	9b07      	ldr	r3, [sp, #28]
 8009a02:	2b02      	cmp	r3, #2
 8009a04:	dd1e      	ble.n	8009a44 <_dtoa_r+0x964>
 8009a06:	f1bb 0f00 	cmp.w	fp, #0
 8009a0a:	f47f adb1 	bne.w	8009570 <_dtoa_r+0x490>
 8009a0e:	4621      	mov	r1, r4
 8009a10:	465b      	mov	r3, fp
 8009a12:	2205      	movs	r2, #5
 8009a14:	4648      	mov	r0, r9
 8009a16:	f000 fa95 	bl	8009f44 <__multadd>
 8009a1a:	4601      	mov	r1, r0
 8009a1c:	4604      	mov	r4, r0
 8009a1e:	9802      	ldr	r0, [sp, #8]
 8009a20:	f000 fca0 	bl	800a364 <__mcmp>
 8009a24:	2800      	cmp	r0, #0
 8009a26:	f77f ada3 	ble.w	8009570 <_dtoa_r+0x490>
 8009a2a:	4656      	mov	r6, sl
 8009a2c:	2331      	movs	r3, #49	@ 0x31
 8009a2e:	f806 3b01 	strb.w	r3, [r6], #1
 8009a32:	f108 0801 	add.w	r8, r8, #1
 8009a36:	e59f      	b.n	8009578 <_dtoa_r+0x498>
 8009a38:	9c03      	ldr	r4, [sp, #12]
 8009a3a:	46b8      	mov	r8, r7
 8009a3c:	4625      	mov	r5, r4
 8009a3e:	e7f4      	b.n	8009a2a <_dtoa_r+0x94a>
 8009a40:	f8dd b00c 	ldr.w	fp, [sp, #12]
 8009a44:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009a46:	2b00      	cmp	r3, #0
 8009a48:	f000 8101 	beq.w	8009c4e <_dtoa_r+0xb6e>
 8009a4c:	2e00      	cmp	r6, #0
 8009a4e:	dd05      	ble.n	8009a5c <_dtoa_r+0x97c>
 8009a50:	4629      	mov	r1, r5
 8009a52:	4632      	mov	r2, r6
 8009a54:	4648      	mov	r0, r9
 8009a56:	f000 fc19 	bl	800a28c <__lshift>
 8009a5a:	4605      	mov	r5, r0
 8009a5c:	9b08      	ldr	r3, [sp, #32]
 8009a5e:	2b00      	cmp	r3, #0
 8009a60:	d05c      	beq.n	8009b1c <_dtoa_r+0xa3c>
 8009a62:	6869      	ldr	r1, [r5, #4]
 8009a64:	4648      	mov	r0, r9
 8009a66:	f000 fa0b 	bl	8009e80 <_Balloc>
 8009a6a:	4606      	mov	r6, r0
 8009a6c:	b928      	cbnz	r0, 8009a7a <_dtoa_r+0x99a>
 8009a6e:	4b82      	ldr	r3, [pc, #520]	@ (8009c78 <_dtoa_r+0xb98>)
 8009a70:	4602      	mov	r2, r0
 8009a72:	f240 21ef 	movw	r1, #751	@ 0x2ef
 8009a76:	f7ff bb4a 	b.w	800910e <_dtoa_r+0x2e>
 8009a7a:	692a      	ldr	r2, [r5, #16]
 8009a7c:	3202      	adds	r2, #2
 8009a7e:	0092      	lsls	r2, r2, #2
 8009a80:	f105 010c 	add.w	r1, r5, #12
 8009a84:	300c      	adds	r0, #12
 8009a86:	f000 ffa3 	bl	800a9d0 <memcpy>
 8009a8a:	2201      	movs	r2, #1
 8009a8c:	4631      	mov	r1, r6
 8009a8e:	4648      	mov	r0, r9
 8009a90:	f000 fbfc 	bl	800a28c <__lshift>
 8009a94:	f10a 0301 	add.w	r3, sl, #1
 8009a98:	9300      	str	r3, [sp, #0]
 8009a9a:	eb0a 030b 	add.w	r3, sl, fp
 8009a9e:	9308      	str	r3, [sp, #32]
 8009aa0:	9b04      	ldr	r3, [sp, #16]
 8009aa2:	f003 0301 	and.w	r3, r3, #1
 8009aa6:	462f      	mov	r7, r5
 8009aa8:	9306      	str	r3, [sp, #24]
 8009aaa:	4605      	mov	r5, r0
 8009aac:	9b00      	ldr	r3, [sp, #0]
 8009aae:	9802      	ldr	r0, [sp, #8]
 8009ab0:	4621      	mov	r1, r4
 8009ab2:	f103 3bff 	add.w	fp, r3, #4294967295
 8009ab6:	f7ff fa88 	bl	8008fca <quorem>
 8009aba:	4603      	mov	r3, r0
 8009abc:	3330      	adds	r3, #48	@ 0x30
 8009abe:	9003      	str	r0, [sp, #12]
 8009ac0:	4639      	mov	r1, r7
 8009ac2:	9802      	ldr	r0, [sp, #8]
 8009ac4:	9309      	str	r3, [sp, #36]	@ 0x24
 8009ac6:	f000 fc4d 	bl	800a364 <__mcmp>
 8009aca:	462a      	mov	r2, r5
 8009acc:	9004      	str	r0, [sp, #16]
 8009ace:	4621      	mov	r1, r4
 8009ad0:	4648      	mov	r0, r9
 8009ad2:	f000 fc63 	bl	800a39c <__mdiff>
 8009ad6:	68c2      	ldr	r2, [r0, #12]
 8009ad8:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009ada:	4606      	mov	r6, r0
 8009adc:	bb02      	cbnz	r2, 8009b20 <_dtoa_r+0xa40>
 8009ade:	4601      	mov	r1, r0
 8009ae0:	9802      	ldr	r0, [sp, #8]
 8009ae2:	f000 fc3f 	bl	800a364 <__mcmp>
 8009ae6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009ae8:	4602      	mov	r2, r0
 8009aea:	4631      	mov	r1, r6
 8009aec:	4648      	mov	r0, r9
 8009aee:	920c      	str	r2, [sp, #48]	@ 0x30
 8009af0:	9309      	str	r3, [sp, #36]	@ 0x24
 8009af2:	f000 fa05 	bl	8009f00 <_Bfree>
 8009af6:	9b07      	ldr	r3, [sp, #28]
 8009af8:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 8009afa:	9e00      	ldr	r6, [sp, #0]
 8009afc:	ea42 0103 	orr.w	r1, r2, r3
 8009b00:	9b06      	ldr	r3, [sp, #24]
 8009b02:	4319      	orrs	r1, r3
 8009b04:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009b06:	d10d      	bne.n	8009b24 <_dtoa_r+0xa44>
 8009b08:	2b39      	cmp	r3, #57	@ 0x39
 8009b0a:	d027      	beq.n	8009b5c <_dtoa_r+0xa7c>
 8009b0c:	9a04      	ldr	r2, [sp, #16]
 8009b0e:	2a00      	cmp	r2, #0
 8009b10:	dd01      	ble.n	8009b16 <_dtoa_r+0xa36>
 8009b12:	9b03      	ldr	r3, [sp, #12]
 8009b14:	3331      	adds	r3, #49	@ 0x31
 8009b16:	f88b 3000 	strb.w	r3, [fp]
 8009b1a:	e52e      	b.n	800957a <_dtoa_r+0x49a>
 8009b1c:	4628      	mov	r0, r5
 8009b1e:	e7b9      	b.n	8009a94 <_dtoa_r+0x9b4>
 8009b20:	2201      	movs	r2, #1
 8009b22:	e7e2      	b.n	8009aea <_dtoa_r+0xa0a>
 8009b24:	9904      	ldr	r1, [sp, #16]
 8009b26:	2900      	cmp	r1, #0
 8009b28:	db04      	blt.n	8009b34 <_dtoa_r+0xa54>
 8009b2a:	9807      	ldr	r0, [sp, #28]
 8009b2c:	4301      	orrs	r1, r0
 8009b2e:	9806      	ldr	r0, [sp, #24]
 8009b30:	4301      	orrs	r1, r0
 8009b32:	d120      	bne.n	8009b76 <_dtoa_r+0xa96>
 8009b34:	2a00      	cmp	r2, #0
 8009b36:	ddee      	ble.n	8009b16 <_dtoa_r+0xa36>
 8009b38:	9902      	ldr	r1, [sp, #8]
 8009b3a:	9300      	str	r3, [sp, #0]
 8009b3c:	2201      	movs	r2, #1
 8009b3e:	4648      	mov	r0, r9
 8009b40:	f000 fba4 	bl	800a28c <__lshift>
 8009b44:	4621      	mov	r1, r4
 8009b46:	9002      	str	r0, [sp, #8]
 8009b48:	f000 fc0c 	bl	800a364 <__mcmp>
 8009b4c:	2800      	cmp	r0, #0
 8009b4e:	9b00      	ldr	r3, [sp, #0]
 8009b50:	dc02      	bgt.n	8009b58 <_dtoa_r+0xa78>
 8009b52:	d1e0      	bne.n	8009b16 <_dtoa_r+0xa36>
 8009b54:	07da      	lsls	r2, r3, #31
 8009b56:	d5de      	bpl.n	8009b16 <_dtoa_r+0xa36>
 8009b58:	2b39      	cmp	r3, #57	@ 0x39
 8009b5a:	d1da      	bne.n	8009b12 <_dtoa_r+0xa32>
 8009b5c:	2339      	movs	r3, #57	@ 0x39
 8009b5e:	f88b 3000 	strb.w	r3, [fp]
 8009b62:	4633      	mov	r3, r6
 8009b64:	461e      	mov	r6, r3
 8009b66:	3b01      	subs	r3, #1
 8009b68:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 8009b6c:	2a39      	cmp	r2, #57	@ 0x39
 8009b6e:	d04e      	beq.n	8009c0e <_dtoa_r+0xb2e>
 8009b70:	3201      	adds	r2, #1
 8009b72:	701a      	strb	r2, [r3, #0]
 8009b74:	e501      	b.n	800957a <_dtoa_r+0x49a>
 8009b76:	2a00      	cmp	r2, #0
 8009b78:	dd03      	ble.n	8009b82 <_dtoa_r+0xaa2>
 8009b7a:	2b39      	cmp	r3, #57	@ 0x39
 8009b7c:	d0ee      	beq.n	8009b5c <_dtoa_r+0xa7c>
 8009b7e:	3301      	adds	r3, #1
 8009b80:	e7c9      	b.n	8009b16 <_dtoa_r+0xa36>
 8009b82:	9a00      	ldr	r2, [sp, #0]
 8009b84:	9908      	ldr	r1, [sp, #32]
 8009b86:	f802 3c01 	strb.w	r3, [r2, #-1]
 8009b8a:	428a      	cmp	r2, r1
 8009b8c:	d028      	beq.n	8009be0 <_dtoa_r+0xb00>
 8009b8e:	9902      	ldr	r1, [sp, #8]
 8009b90:	2300      	movs	r3, #0
 8009b92:	220a      	movs	r2, #10
 8009b94:	4648      	mov	r0, r9
 8009b96:	f000 f9d5 	bl	8009f44 <__multadd>
 8009b9a:	42af      	cmp	r7, r5
 8009b9c:	9002      	str	r0, [sp, #8]
 8009b9e:	f04f 0300 	mov.w	r3, #0
 8009ba2:	f04f 020a 	mov.w	r2, #10
 8009ba6:	4639      	mov	r1, r7
 8009ba8:	4648      	mov	r0, r9
 8009baa:	d107      	bne.n	8009bbc <_dtoa_r+0xadc>
 8009bac:	f000 f9ca 	bl	8009f44 <__multadd>
 8009bb0:	4607      	mov	r7, r0
 8009bb2:	4605      	mov	r5, r0
 8009bb4:	9b00      	ldr	r3, [sp, #0]
 8009bb6:	3301      	adds	r3, #1
 8009bb8:	9300      	str	r3, [sp, #0]
 8009bba:	e777      	b.n	8009aac <_dtoa_r+0x9cc>
 8009bbc:	f000 f9c2 	bl	8009f44 <__multadd>
 8009bc0:	4629      	mov	r1, r5
 8009bc2:	4607      	mov	r7, r0
 8009bc4:	2300      	movs	r3, #0
 8009bc6:	220a      	movs	r2, #10
 8009bc8:	4648      	mov	r0, r9
 8009bca:	f000 f9bb 	bl	8009f44 <__multadd>
 8009bce:	4605      	mov	r5, r0
 8009bd0:	e7f0      	b.n	8009bb4 <_dtoa_r+0xad4>
 8009bd2:	f1bb 0f00 	cmp.w	fp, #0
 8009bd6:	bfcc      	ite	gt
 8009bd8:	465e      	movgt	r6, fp
 8009bda:	2601      	movle	r6, #1
 8009bdc:	4456      	add	r6, sl
 8009bde:	2700      	movs	r7, #0
 8009be0:	9902      	ldr	r1, [sp, #8]
 8009be2:	9300      	str	r3, [sp, #0]
 8009be4:	2201      	movs	r2, #1
 8009be6:	4648      	mov	r0, r9
 8009be8:	f000 fb50 	bl	800a28c <__lshift>
 8009bec:	4621      	mov	r1, r4
 8009bee:	9002      	str	r0, [sp, #8]
 8009bf0:	f000 fbb8 	bl	800a364 <__mcmp>
 8009bf4:	2800      	cmp	r0, #0
 8009bf6:	dcb4      	bgt.n	8009b62 <_dtoa_r+0xa82>
 8009bf8:	d102      	bne.n	8009c00 <_dtoa_r+0xb20>
 8009bfa:	9b00      	ldr	r3, [sp, #0]
 8009bfc:	07db      	lsls	r3, r3, #31
 8009bfe:	d4b0      	bmi.n	8009b62 <_dtoa_r+0xa82>
 8009c00:	4633      	mov	r3, r6
 8009c02:	461e      	mov	r6, r3
 8009c04:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8009c08:	2a30      	cmp	r2, #48	@ 0x30
 8009c0a:	d0fa      	beq.n	8009c02 <_dtoa_r+0xb22>
 8009c0c:	e4b5      	b.n	800957a <_dtoa_r+0x49a>
 8009c0e:	459a      	cmp	sl, r3
 8009c10:	d1a8      	bne.n	8009b64 <_dtoa_r+0xa84>
 8009c12:	2331      	movs	r3, #49	@ 0x31
 8009c14:	f108 0801 	add.w	r8, r8, #1
 8009c18:	f88a 3000 	strb.w	r3, [sl]
 8009c1c:	e4ad      	b.n	800957a <_dtoa_r+0x49a>
 8009c1e:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8009c20:	f8df a058 	ldr.w	sl, [pc, #88]	@ 8009c7c <_dtoa_r+0xb9c>
 8009c24:	b11b      	cbz	r3, 8009c2e <_dtoa_r+0xb4e>
 8009c26:	f10a 0308 	add.w	r3, sl, #8
 8009c2a:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 8009c2c:	6013      	str	r3, [r2, #0]
 8009c2e:	4650      	mov	r0, sl
 8009c30:	b017      	add	sp, #92	@ 0x5c
 8009c32:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009c36:	9b07      	ldr	r3, [sp, #28]
 8009c38:	2b01      	cmp	r3, #1
 8009c3a:	f77f ae2e 	ble.w	800989a <_dtoa_r+0x7ba>
 8009c3e:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8009c40:	9308      	str	r3, [sp, #32]
 8009c42:	2001      	movs	r0, #1
 8009c44:	e64d      	b.n	80098e2 <_dtoa_r+0x802>
 8009c46:	f1bb 0f00 	cmp.w	fp, #0
 8009c4a:	f77f aed9 	ble.w	8009a00 <_dtoa_r+0x920>
 8009c4e:	4656      	mov	r6, sl
 8009c50:	9802      	ldr	r0, [sp, #8]
 8009c52:	4621      	mov	r1, r4
 8009c54:	f7ff f9b9 	bl	8008fca <quorem>
 8009c58:	f100 0330 	add.w	r3, r0, #48	@ 0x30
 8009c5c:	f806 3b01 	strb.w	r3, [r6], #1
 8009c60:	eba6 020a 	sub.w	r2, r6, sl
 8009c64:	4593      	cmp	fp, r2
 8009c66:	ddb4      	ble.n	8009bd2 <_dtoa_r+0xaf2>
 8009c68:	9902      	ldr	r1, [sp, #8]
 8009c6a:	2300      	movs	r3, #0
 8009c6c:	220a      	movs	r2, #10
 8009c6e:	4648      	mov	r0, r9
 8009c70:	f000 f968 	bl	8009f44 <__multadd>
 8009c74:	9002      	str	r0, [sp, #8]
 8009c76:	e7eb      	b.n	8009c50 <_dtoa_r+0xb70>
 8009c78:	0800c0d4 	.word	0x0800c0d4
 8009c7c:	0800c058 	.word	0x0800c058

08009c80 <_free_r>:
 8009c80:	b538      	push	{r3, r4, r5, lr}
 8009c82:	4605      	mov	r5, r0
 8009c84:	2900      	cmp	r1, #0
 8009c86:	d041      	beq.n	8009d0c <_free_r+0x8c>
 8009c88:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8009c8c:	1f0c      	subs	r4, r1, #4
 8009c8e:	2b00      	cmp	r3, #0
 8009c90:	bfb8      	it	lt
 8009c92:	18e4      	addlt	r4, r4, r3
 8009c94:	f000 f8e8 	bl	8009e68 <__malloc_lock>
 8009c98:	4a1d      	ldr	r2, [pc, #116]	@ (8009d10 <_free_r+0x90>)
 8009c9a:	6813      	ldr	r3, [r2, #0]
 8009c9c:	b933      	cbnz	r3, 8009cac <_free_r+0x2c>
 8009c9e:	6063      	str	r3, [r4, #4]
 8009ca0:	6014      	str	r4, [r2, #0]
 8009ca2:	4628      	mov	r0, r5
 8009ca4:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8009ca8:	f000 b8e4 	b.w	8009e74 <__malloc_unlock>
 8009cac:	42a3      	cmp	r3, r4
 8009cae:	d908      	bls.n	8009cc2 <_free_r+0x42>
 8009cb0:	6820      	ldr	r0, [r4, #0]
 8009cb2:	1821      	adds	r1, r4, r0
 8009cb4:	428b      	cmp	r3, r1
 8009cb6:	bf01      	itttt	eq
 8009cb8:	6819      	ldreq	r1, [r3, #0]
 8009cba:	685b      	ldreq	r3, [r3, #4]
 8009cbc:	1809      	addeq	r1, r1, r0
 8009cbe:	6021      	streq	r1, [r4, #0]
 8009cc0:	e7ed      	b.n	8009c9e <_free_r+0x1e>
 8009cc2:	461a      	mov	r2, r3
 8009cc4:	685b      	ldr	r3, [r3, #4]
 8009cc6:	b10b      	cbz	r3, 8009ccc <_free_r+0x4c>
 8009cc8:	42a3      	cmp	r3, r4
 8009cca:	d9fa      	bls.n	8009cc2 <_free_r+0x42>
 8009ccc:	6811      	ldr	r1, [r2, #0]
 8009cce:	1850      	adds	r0, r2, r1
 8009cd0:	42a0      	cmp	r0, r4
 8009cd2:	d10b      	bne.n	8009cec <_free_r+0x6c>
 8009cd4:	6820      	ldr	r0, [r4, #0]
 8009cd6:	4401      	add	r1, r0
 8009cd8:	1850      	adds	r0, r2, r1
 8009cda:	4283      	cmp	r3, r0
 8009cdc:	6011      	str	r1, [r2, #0]
 8009cde:	d1e0      	bne.n	8009ca2 <_free_r+0x22>
 8009ce0:	6818      	ldr	r0, [r3, #0]
 8009ce2:	685b      	ldr	r3, [r3, #4]
 8009ce4:	6053      	str	r3, [r2, #4]
 8009ce6:	4408      	add	r0, r1
 8009ce8:	6010      	str	r0, [r2, #0]
 8009cea:	e7da      	b.n	8009ca2 <_free_r+0x22>
 8009cec:	d902      	bls.n	8009cf4 <_free_r+0x74>
 8009cee:	230c      	movs	r3, #12
 8009cf0:	602b      	str	r3, [r5, #0]
 8009cf2:	e7d6      	b.n	8009ca2 <_free_r+0x22>
 8009cf4:	6820      	ldr	r0, [r4, #0]
 8009cf6:	1821      	adds	r1, r4, r0
 8009cf8:	428b      	cmp	r3, r1
 8009cfa:	bf04      	itt	eq
 8009cfc:	6819      	ldreq	r1, [r3, #0]
 8009cfe:	685b      	ldreq	r3, [r3, #4]
 8009d00:	6063      	str	r3, [r4, #4]
 8009d02:	bf04      	itt	eq
 8009d04:	1809      	addeq	r1, r1, r0
 8009d06:	6021      	streq	r1, [r4, #0]
 8009d08:	6054      	str	r4, [r2, #4]
 8009d0a:	e7ca      	b.n	8009ca2 <_free_r+0x22>
 8009d0c:	bd38      	pop	{r3, r4, r5, pc}
 8009d0e:	bf00      	nop
 8009d10:	20000da0 	.word	0x20000da0

08009d14 <malloc>:
 8009d14:	4b02      	ldr	r3, [pc, #8]	@ (8009d20 <malloc+0xc>)
 8009d16:	4601      	mov	r1, r0
 8009d18:	6818      	ldr	r0, [r3, #0]
 8009d1a:	f000 b825 	b.w	8009d68 <_malloc_r>
 8009d1e:	bf00      	nop
 8009d20:	20000060 	.word	0x20000060

08009d24 <sbrk_aligned>:
 8009d24:	b570      	push	{r4, r5, r6, lr}
 8009d26:	4e0f      	ldr	r6, [pc, #60]	@ (8009d64 <sbrk_aligned+0x40>)
 8009d28:	460c      	mov	r4, r1
 8009d2a:	6831      	ldr	r1, [r6, #0]
 8009d2c:	4605      	mov	r5, r0
 8009d2e:	b911      	cbnz	r1, 8009d36 <sbrk_aligned+0x12>
 8009d30:	f000 fe3e 	bl	800a9b0 <_sbrk_r>
 8009d34:	6030      	str	r0, [r6, #0]
 8009d36:	4621      	mov	r1, r4
 8009d38:	4628      	mov	r0, r5
 8009d3a:	f000 fe39 	bl	800a9b0 <_sbrk_r>
 8009d3e:	1c43      	adds	r3, r0, #1
 8009d40:	d103      	bne.n	8009d4a <sbrk_aligned+0x26>
 8009d42:	f04f 34ff 	mov.w	r4, #4294967295
 8009d46:	4620      	mov	r0, r4
 8009d48:	bd70      	pop	{r4, r5, r6, pc}
 8009d4a:	1cc4      	adds	r4, r0, #3
 8009d4c:	f024 0403 	bic.w	r4, r4, #3
 8009d50:	42a0      	cmp	r0, r4
 8009d52:	d0f8      	beq.n	8009d46 <sbrk_aligned+0x22>
 8009d54:	1a21      	subs	r1, r4, r0
 8009d56:	4628      	mov	r0, r5
 8009d58:	f000 fe2a 	bl	800a9b0 <_sbrk_r>
 8009d5c:	3001      	adds	r0, #1
 8009d5e:	d1f2      	bne.n	8009d46 <sbrk_aligned+0x22>
 8009d60:	e7ef      	b.n	8009d42 <sbrk_aligned+0x1e>
 8009d62:	bf00      	nop
 8009d64:	20000d9c 	.word	0x20000d9c

08009d68 <_malloc_r>:
 8009d68:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8009d6c:	1ccd      	adds	r5, r1, #3
 8009d6e:	f025 0503 	bic.w	r5, r5, #3
 8009d72:	3508      	adds	r5, #8
 8009d74:	2d0c      	cmp	r5, #12
 8009d76:	bf38      	it	cc
 8009d78:	250c      	movcc	r5, #12
 8009d7a:	2d00      	cmp	r5, #0
 8009d7c:	4606      	mov	r6, r0
 8009d7e:	db01      	blt.n	8009d84 <_malloc_r+0x1c>
 8009d80:	42a9      	cmp	r1, r5
 8009d82:	d904      	bls.n	8009d8e <_malloc_r+0x26>
 8009d84:	230c      	movs	r3, #12
 8009d86:	6033      	str	r3, [r6, #0]
 8009d88:	2000      	movs	r0, #0
 8009d8a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8009d8e:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8009e64 <_malloc_r+0xfc>
 8009d92:	f000 f869 	bl	8009e68 <__malloc_lock>
 8009d96:	f8d8 3000 	ldr.w	r3, [r8]
 8009d9a:	461c      	mov	r4, r3
 8009d9c:	bb44      	cbnz	r4, 8009df0 <_malloc_r+0x88>
 8009d9e:	4629      	mov	r1, r5
 8009da0:	4630      	mov	r0, r6
 8009da2:	f7ff ffbf 	bl	8009d24 <sbrk_aligned>
 8009da6:	1c43      	adds	r3, r0, #1
 8009da8:	4604      	mov	r4, r0
 8009daa:	d158      	bne.n	8009e5e <_malloc_r+0xf6>
 8009dac:	f8d8 4000 	ldr.w	r4, [r8]
 8009db0:	4627      	mov	r7, r4
 8009db2:	2f00      	cmp	r7, #0
 8009db4:	d143      	bne.n	8009e3e <_malloc_r+0xd6>
 8009db6:	2c00      	cmp	r4, #0
 8009db8:	d04b      	beq.n	8009e52 <_malloc_r+0xea>
 8009dba:	6823      	ldr	r3, [r4, #0]
 8009dbc:	4639      	mov	r1, r7
 8009dbe:	4630      	mov	r0, r6
 8009dc0:	eb04 0903 	add.w	r9, r4, r3
 8009dc4:	f000 fdf4 	bl	800a9b0 <_sbrk_r>
 8009dc8:	4581      	cmp	r9, r0
 8009dca:	d142      	bne.n	8009e52 <_malloc_r+0xea>
 8009dcc:	6821      	ldr	r1, [r4, #0]
 8009dce:	1a6d      	subs	r5, r5, r1
 8009dd0:	4629      	mov	r1, r5
 8009dd2:	4630      	mov	r0, r6
 8009dd4:	f7ff ffa6 	bl	8009d24 <sbrk_aligned>
 8009dd8:	3001      	adds	r0, #1
 8009dda:	d03a      	beq.n	8009e52 <_malloc_r+0xea>
 8009ddc:	6823      	ldr	r3, [r4, #0]
 8009dde:	442b      	add	r3, r5
 8009de0:	6023      	str	r3, [r4, #0]
 8009de2:	f8d8 3000 	ldr.w	r3, [r8]
 8009de6:	685a      	ldr	r2, [r3, #4]
 8009de8:	bb62      	cbnz	r2, 8009e44 <_malloc_r+0xdc>
 8009dea:	f8c8 7000 	str.w	r7, [r8]
 8009dee:	e00f      	b.n	8009e10 <_malloc_r+0xa8>
 8009df0:	6822      	ldr	r2, [r4, #0]
 8009df2:	1b52      	subs	r2, r2, r5
 8009df4:	d420      	bmi.n	8009e38 <_malloc_r+0xd0>
 8009df6:	2a0b      	cmp	r2, #11
 8009df8:	d917      	bls.n	8009e2a <_malloc_r+0xc2>
 8009dfa:	1961      	adds	r1, r4, r5
 8009dfc:	42a3      	cmp	r3, r4
 8009dfe:	6025      	str	r5, [r4, #0]
 8009e00:	bf18      	it	ne
 8009e02:	6059      	strne	r1, [r3, #4]
 8009e04:	6863      	ldr	r3, [r4, #4]
 8009e06:	bf08      	it	eq
 8009e08:	f8c8 1000 	streq.w	r1, [r8]
 8009e0c:	5162      	str	r2, [r4, r5]
 8009e0e:	604b      	str	r3, [r1, #4]
 8009e10:	4630      	mov	r0, r6
 8009e12:	f000 f82f 	bl	8009e74 <__malloc_unlock>
 8009e16:	f104 000b 	add.w	r0, r4, #11
 8009e1a:	1d23      	adds	r3, r4, #4
 8009e1c:	f020 0007 	bic.w	r0, r0, #7
 8009e20:	1ac2      	subs	r2, r0, r3
 8009e22:	bf1c      	itt	ne
 8009e24:	1a1b      	subne	r3, r3, r0
 8009e26:	50a3      	strne	r3, [r4, r2]
 8009e28:	e7af      	b.n	8009d8a <_malloc_r+0x22>
 8009e2a:	6862      	ldr	r2, [r4, #4]
 8009e2c:	42a3      	cmp	r3, r4
 8009e2e:	bf0c      	ite	eq
 8009e30:	f8c8 2000 	streq.w	r2, [r8]
 8009e34:	605a      	strne	r2, [r3, #4]
 8009e36:	e7eb      	b.n	8009e10 <_malloc_r+0xa8>
 8009e38:	4623      	mov	r3, r4
 8009e3a:	6864      	ldr	r4, [r4, #4]
 8009e3c:	e7ae      	b.n	8009d9c <_malloc_r+0x34>
 8009e3e:	463c      	mov	r4, r7
 8009e40:	687f      	ldr	r7, [r7, #4]
 8009e42:	e7b6      	b.n	8009db2 <_malloc_r+0x4a>
 8009e44:	461a      	mov	r2, r3
 8009e46:	685b      	ldr	r3, [r3, #4]
 8009e48:	42a3      	cmp	r3, r4
 8009e4a:	d1fb      	bne.n	8009e44 <_malloc_r+0xdc>
 8009e4c:	2300      	movs	r3, #0
 8009e4e:	6053      	str	r3, [r2, #4]
 8009e50:	e7de      	b.n	8009e10 <_malloc_r+0xa8>
 8009e52:	230c      	movs	r3, #12
 8009e54:	6033      	str	r3, [r6, #0]
 8009e56:	4630      	mov	r0, r6
 8009e58:	f000 f80c 	bl	8009e74 <__malloc_unlock>
 8009e5c:	e794      	b.n	8009d88 <_malloc_r+0x20>
 8009e5e:	6005      	str	r5, [r0, #0]
 8009e60:	e7d6      	b.n	8009e10 <_malloc_r+0xa8>
 8009e62:	bf00      	nop
 8009e64:	20000da0 	.word	0x20000da0

08009e68 <__malloc_lock>:
 8009e68:	4801      	ldr	r0, [pc, #4]	@ (8009e70 <__malloc_lock+0x8>)
 8009e6a:	f7ff b8ac 	b.w	8008fc6 <__retarget_lock_acquire_recursive>
 8009e6e:	bf00      	nop
 8009e70:	20000d98 	.word	0x20000d98

08009e74 <__malloc_unlock>:
 8009e74:	4801      	ldr	r0, [pc, #4]	@ (8009e7c <__malloc_unlock+0x8>)
 8009e76:	f7ff b8a7 	b.w	8008fc8 <__retarget_lock_release_recursive>
 8009e7a:	bf00      	nop
 8009e7c:	20000d98 	.word	0x20000d98

08009e80 <_Balloc>:
 8009e80:	b570      	push	{r4, r5, r6, lr}
 8009e82:	69c6      	ldr	r6, [r0, #28]
 8009e84:	4604      	mov	r4, r0
 8009e86:	460d      	mov	r5, r1
 8009e88:	b976      	cbnz	r6, 8009ea8 <_Balloc+0x28>
 8009e8a:	2010      	movs	r0, #16
 8009e8c:	f7ff ff42 	bl	8009d14 <malloc>
 8009e90:	4602      	mov	r2, r0
 8009e92:	61e0      	str	r0, [r4, #28]
 8009e94:	b920      	cbnz	r0, 8009ea0 <_Balloc+0x20>
 8009e96:	4b18      	ldr	r3, [pc, #96]	@ (8009ef8 <_Balloc+0x78>)
 8009e98:	4818      	ldr	r0, [pc, #96]	@ (8009efc <_Balloc+0x7c>)
 8009e9a:	216b      	movs	r1, #107	@ 0x6b
 8009e9c:	f000 fda6 	bl	800a9ec <__assert_func>
 8009ea0:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8009ea4:	6006      	str	r6, [r0, #0]
 8009ea6:	60c6      	str	r6, [r0, #12]
 8009ea8:	69e6      	ldr	r6, [r4, #28]
 8009eaa:	68f3      	ldr	r3, [r6, #12]
 8009eac:	b183      	cbz	r3, 8009ed0 <_Balloc+0x50>
 8009eae:	69e3      	ldr	r3, [r4, #28]
 8009eb0:	68db      	ldr	r3, [r3, #12]
 8009eb2:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 8009eb6:	b9b8      	cbnz	r0, 8009ee8 <_Balloc+0x68>
 8009eb8:	2101      	movs	r1, #1
 8009eba:	fa01 f605 	lsl.w	r6, r1, r5
 8009ebe:	1d72      	adds	r2, r6, #5
 8009ec0:	0092      	lsls	r2, r2, #2
 8009ec2:	4620      	mov	r0, r4
 8009ec4:	f000 fdb0 	bl	800aa28 <_calloc_r>
 8009ec8:	b160      	cbz	r0, 8009ee4 <_Balloc+0x64>
 8009eca:	e9c0 5601 	strd	r5, r6, [r0, #4]
 8009ece:	e00e      	b.n	8009eee <_Balloc+0x6e>
 8009ed0:	2221      	movs	r2, #33	@ 0x21
 8009ed2:	2104      	movs	r1, #4
 8009ed4:	4620      	mov	r0, r4
 8009ed6:	f000 fda7 	bl	800aa28 <_calloc_r>
 8009eda:	69e3      	ldr	r3, [r4, #28]
 8009edc:	60f0      	str	r0, [r6, #12]
 8009ede:	68db      	ldr	r3, [r3, #12]
 8009ee0:	2b00      	cmp	r3, #0
 8009ee2:	d1e4      	bne.n	8009eae <_Balloc+0x2e>
 8009ee4:	2000      	movs	r0, #0
 8009ee6:	bd70      	pop	{r4, r5, r6, pc}
 8009ee8:	6802      	ldr	r2, [r0, #0]
 8009eea:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8009eee:	2300      	movs	r3, #0
 8009ef0:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8009ef4:	e7f7      	b.n	8009ee6 <_Balloc+0x66>
 8009ef6:	bf00      	nop
 8009ef8:	0800c065 	.word	0x0800c065
 8009efc:	0800c0e5 	.word	0x0800c0e5

08009f00 <_Bfree>:
 8009f00:	b570      	push	{r4, r5, r6, lr}
 8009f02:	69c6      	ldr	r6, [r0, #28]
 8009f04:	4605      	mov	r5, r0
 8009f06:	460c      	mov	r4, r1
 8009f08:	b976      	cbnz	r6, 8009f28 <_Bfree+0x28>
 8009f0a:	2010      	movs	r0, #16
 8009f0c:	f7ff ff02 	bl	8009d14 <malloc>
 8009f10:	4602      	mov	r2, r0
 8009f12:	61e8      	str	r0, [r5, #28]
 8009f14:	b920      	cbnz	r0, 8009f20 <_Bfree+0x20>
 8009f16:	4b09      	ldr	r3, [pc, #36]	@ (8009f3c <_Bfree+0x3c>)
 8009f18:	4809      	ldr	r0, [pc, #36]	@ (8009f40 <_Bfree+0x40>)
 8009f1a:	218f      	movs	r1, #143	@ 0x8f
 8009f1c:	f000 fd66 	bl	800a9ec <__assert_func>
 8009f20:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8009f24:	6006      	str	r6, [r0, #0]
 8009f26:	60c6      	str	r6, [r0, #12]
 8009f28:	b13c      	cbz	r4, 8009f3a <_Bfree+0x3a>
 8009f2a:	69eb      	ldr	r3, [r5, #28]
 8009f2c:	6862      	ldr	r2, [r4, #4]
 8009f2e:	68db      	ldr	r3, [r3, #12]
 8009f30:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8009f34:	6021      	str	r1, [r4, #0]
 8009f36:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 8009f3a:	bd70      	pop	{r4, r5, r6, pc}
 8009f3c:	0800c065 	.word	0x0800c065
 8009f40:	0800c0e5 	.word	0x0800c0e5

08009f44 <__multadd>:
 8009f44:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009f48:	690d      	ldr	r5, [r1, #16]
 8009f4a:	4607      	mov	r7, r0
 8009f4c:	460c      	mov	r4, r1
 8009f4e:	461e      	mov	r6, r3
 8009f50:	f101 0c14 	add.w	ip, r1, #20
 8009f54:	2000      	movs	r0, #0
 8009f56:	f8dc 3000 	ldr.w	r3, [ip]
 8009f5a:	b299      	uxth	r1, r3
 8009f5c:	fb02 6101 	mla	r1, r2, r1, r6
 8009f60:	0c1e      	lsrs	r6, r3, #16
 8009f62:	0c0b      	lsrs	r3, r1, #16
 8009f64:	fb02 3306 	mla	r3, r2, r6, r3
 8009f68:	b289      	uxth	r1, r1
 8009f6a:	3001      	adds	r0, #1
 8009f6c:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 8009f70:	4285      	cmp	r5, r0
 8009f72:	f84c 1b04 	str.w	r1, [ip], #4
 8009f76:	ea4f 4613 	mov.w	r6, r3, lsr #16
 8009f7a:	dcec      	bgt.n	8009f56 <__multadd+0x12>
 8009f7c:	b30e      	cbz	r6, 8009fc2 <__multadd+0x7e>
 8009f7e:	68a3      	ldr	r3, [r4, #8]
 8009f80:	42ab      	cmp	r3, r5
 8009f82:	dc19      	bgt.n	8009fb8 <__multadd+0x74>
 8009f84:	6861      	ldr	r1, [r4, #4]
 8009f86:	4638      	mov	r0, r7
 8009f88:	3101      	adds	r1, #1
 8009f8a:	f7ff ff79 	bl	8009e80 <_Balloc>
 8009f8e:	4680      	mov	r8, r0
 8009f90:	b928      	cbnz	r0, 8009f9e <__multadd+0x5a>
 8009f92:	4602      	mov	r2, r0
 8009f94:	4b0c      	ldr	r3, [pc, #48]	@ (8009fc8 <__multadd+0x84>)
 8009f96:	480d      	ldr	r0, [pc, #52]	@ (8009fcc <__multadd+0x88>)
 8009f98:	21ba      	movs	r1, #186	@ 0xba
 8009f9a:	f000 fd27 	bl	800a9ec <__assert_func>
 8009f9e:	6922      	ldr	r2, [r4, #16]
 8009fa0:	3202      	adds	r2, #2
 8009fa2:	f104 010c 	add.w	r1, r4, #12
 8009fa6:	0092      	lsls	r2, r2, #2
 8009fa8:	300c      	adds	r0, #12
 8009faa:	f000 fd11 	bl	800a9d0 <memcpy>
 8009fae:	4621      	mov	r1, r4
 8009fb0:	4638      	mov	r0, r7
 8009fb2:	f7ff ffa5 	bl	8009f00 <_Bfree>
 8009fb6:	4644      	mov	r4, r8
 8009fb8:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8009fbc:	3501      	adds	r5, #1
 8009fbe:	615e      	str	r6, [r3, #20]
 8009fc0:	6125      	str	r5, [r4, #16]
 8009fc2:	4620      	mov	r0, r4
 8009fc4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8009fc8:	0800c0d4 	.word	0x0800c0d4
 8009fcc:	0800c0e5 	.word	0x0800c0e5

08009fd0 <__hi0bits>:
 8009fd0:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 8009fd4:	4603      	mov	r3, r0
 8009fd6:	bf36      	itet	cc
 8009fd8:	0403      	lslcc	r3, r0, #16
 8009fda:	2000      	movcs	r0, #0
 8009fdc:	2010      	movcc	r0, #16
 8009fde:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8009fe2:	bf3c      	itt	cc
 8009fe4:	021b      	lslcc	r3, r3, #8
 8009fe6:	3008      	addcc	r0, #8
 8009fe8:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8009fec:	bf3c      	itt	cc
 8009fee:	011b      	lslcc	r3, r3, #4
 8009ff0:	3004      	addcc	r0, #4
 8009ff2:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8009ff6:	bf3c      	itt	cc
 8009ff8:	009b      	lslcc	r3, r3, #2
 8009ffa:	3002      	addcc	r0, #2
 8009ffc:	2b00      	cmp	r3, #0
 8009ffe:	db05      	blt.n	800a00c <__hi0bits+0x3c>
 800a000:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 800a004:	f100 0001 	add.w	r0, r0, #1
 800a008:	bf08      	it	eq
 800a00a:	2020      	moveq	r0, #32
 800a00c:	4770      	bx	lr

0800a00e <__lo0bits>:
 800a00e:	6803      	ldr	r3, [r0, #0]
 800a010:	4602      	mov	r2, r0
 800a012:	f013 0007 	ands.w	r0, r3, #7
 800a016:	d00b      	beq.n	800a030 <__lo0bits+0x22>
 800a018:	07d9      	lsls	r1, r3, #31
 800a01a:	d421      	bmi.n	800a060 <__lo0bits+0x52>
 800a01c:	0798      	lsls	r0, r3, #30
 800a01e:	bf49      	itett	mi
 800a020:	085b      	lsrmi	r3, r3, #1
 800a022:	089b      	lsrpl	r3, r3, #2
 800a024:	2001      	movmi	r0, #1
 800a026:	6013      	strmi	r3, [r2, #0]
 800a028:	bf5c      	itt	pl
 800a02a:	6013      	strpl	r3, [r2, #0]
 800a02c:	2002      	movpl	r0, #2
 800a02e:	4770      	bx	lr
 800a030:	b299      	uxth	r1, r3
 800a032:	b909      	cbnz	r1, 800a038 <__lo0bits+0x2a>
 800a034:	0c1b      	lsrs	r3, r3, #16
 800a036:	2010      	movs	r0, #16
 800a038:	b2d9      	uxtb	r1, r3
 800a03a:	b909      	cbnz	r1, 800a040 <__lo0bits+0x32>
 800a03c:	3008      	adds	r0, #8
 800a03e:	0a1b      	lsrs	r3, r3, #8
 800a040:	0719      	lsls	r1, r3, #28
 800a042:	bf04      	itt	eq
 800a044:	091b      	lsreq	r3, r3, #4
 800a046:	3004      	addeq	r0, #4
 800a048:	0799      	lsls	r1, r3, #30
 800a04a:	bf04      	itt	eq
 800a04c:	089b      	lsreq	r3, r3, #2
 800a04e:	3002      	addeq	r0, #2
 800a050:	07d9      	lsls	r1, r3, #31
 800a052:	d403      	bmi.n	800a05c <__lo0bits+0x4e>
 800a054:	085b      	lsrs	r3, r3, #1
 800a056:	f100 0001 	add.w	r0, r0, #1
 800a05a:	d003      	beq.n	800a064 <__lo0bits+0x56>
 800a05c:	6013      	str	r3, [r2, #0]
 800a05e:	4770      	bx	lr
 800a060:	2000      	movs	r0, #0
 800a062:	4770      	bx	lr
 800a064:	2020      	movs	r0, #32
 800a066:	4770      	bx	lr

0800a068 <__i2b>:
 800a068:	b510      	push	{r4, lr}
 800a06a:	460c      	mov	r4, r1
 800a06c:	2101      	movs	r1, #1
 800a06e:	f7ff ff07 	bl	8009e80 <_Balloc>
 800a072:	4602      	mov	r2, r0
 800a074:	b928      	cbnz	r0, 800a082 <__i2b+0x1a>
 800a076:	4b05      	ldr	r3, [pc, #20]	@ (800a08c <__i2b+0x24>)
 800a078:	4805      	ldr	r0, [pc, #20]	@ (800a090 <__i2b+0x28>)
 800a07a:	f240 1145 	movw	r1, #325	@ 0x145
 800a07e:	f000 fcb5 	bl	800a9ec <__assert_func>
 800a082:	2301      	movs	r3, #1
 800a084:	6144      	str	r4, [r0, #20]
 800a086:	6103      	str	r3, [r0, #16]
 800a088:	bd10      	pop	{r4, pc}
 800a08a:	bf00      	nop
 800a08c:	0800c0d4 	.word	0x0800c0d4
 800a090:	0800c0e5 	.word	0x0800c0e5

0800a094 <__multiply>:
 800a094:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a098:	4617      	mov	r7, r2
 800a09a:	690a      	ldr	r2, [r1, #16]
 800a09c:	693b      	ldr	r3, [r7, #16]
 800a09e:	429a      	cmp	r2, r3
 800a0a0:	bfa8      	it	ge
 800a0a2:	463b      	movge	r3, r7
 800a0a4:	4689      	mov	r9, r1
 800a0a6:	bfa4      	itt	ge
 800a0a8:	460f      	movge	r7, r1
 800a0aa:	4699      	movge	r9, r3
 800a0ac:	693d      	ldr	r5, [r7, #16]
 800a0ae:	f8d9 a010 	ldr.w	sl, [r9, #16]
 800a0b2:	68bb      	ldr	r3, [r7, #8]
 800a0b4:	6879      	ldr	r1, [r7, #4]
 800a0b6:	eb05 060a 	add.w	r6, r5, sl
 800a0ba:	42b3      	cmp	r3, r6
 800a0bc:	b085      	sub	sp, #20
 800a0be:	bfb8      	it	lt
 800a0c0:	3101      	addlt	r1, #1
 800a0c2:	f7ff fedd 	bl	8009e80 <_Balloc>
 800a0c6:	b930      	cbnz	r0, 800a0d6 <__multiply+0x42>
 800a0c8:	4602      	mov	r2, r0
 800a0ca:	4b41      	ldr	r3, [pc, #260]	@ (800a1d0 <__multiply+0x13c>)
 800a0cc:	4841      	ldr	r0, [pc, #260]	@ (800a1d4 <__multiply+0x140>)
 800a0ce:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 800a0d2:	f000 fc8b 	bl	800a9ec <__assert_func>
 800a0d6:	f100 0414 	add.w	r4, r0, #20
 800a0da:	eb04 0e86 	add.w	lr, r4, r6, lsl #2
 800a0de:	4623      	mov	r3, r4
 800a0e0:	2200      	movs	r2, #0
 800a0e2:	4573      	cmp	r3, lr
 800a0e4:	d320      	bcc.n	800a128 <__multiply+0x94>
 800a0e6:	f107 0814 	add.w	r8, r7, #20
 800a0ea:	f109 0114 	add.w	r1, r9, #20
 800a0ee:	eb08 0585 	add.w	r5, r8, r5, lsl #2
 800a0f2:	eb01 038a 	add.w	r3, r1, sl, lsl #2
 800a0f6:	9302      	str	r3, [sp, #8]
 800a0f8:	1beb      	subs	r3, r5, r7
 800a0fa:	3b15      	subs	r3, #21
 800a0fc:	f023 0303 	bic.w	r3, r3, #3
 800a100:	3304      	adds	r3, #4
 800a102:	3715      	adds	r7, #21
 800a104:	42bd      	cmp	r5, r7
 800a106:	bf38      	it	cc
 800a108:	2304      	movcc	r3, #4
 800a10a:	9301      	str	r3, [sp, #4]
 800a10c:	9b02      	ldr	r3, [sp, #8]
 800a10e:	9103      	str	r1, [sp, #12]
 800a110:	428b      	cmp	r3, r1
 800a112:	d80c      	bhi.n	800a12e <__multiply+0x9a>
 800a114:	2e00      	cmp	r6, #0
 800a116:	dd03      	ble.n	800a120 <__multiply+0x8c>
 800a118:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 800a11c:	2b00      	cmp	r3, #0
 800a11e:	d055      	beq.n	800a1cc <__multiply+0x138>
 800a120:	6106      	str	r6, [r0, #16]
 800a122:	b005      	add	sp, #20
 800a124:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a128:	f843 2b04 	str.w	r2, [r3], #4
 800a12c:	e7d9      	b.n	800a0e2 <__multiply+0x4e>
 800a12e:	f8b1 a000 	ldrh.w	sl, [r1]
 800a132:	f1ba 0f00 	cmp.w	sl, #0
 800a136:	d01f      	beq.n	800a178 <__multiply+0xe4>
 800a138:	46c4      	mov	ip, r8
 800a13a:	46a1      	mov	r9, r4
 800a13c:	2700      	movs	r7, #0
 800a13e:	f85c 2b04 	ldr.w	r2, [ip], #4
 800a142:	f8d9 3000 	ldr.w	r3, [r9]
 800a146:	fa1f fb82 	uxth.w	fp, r2
 800a14a:	b29b      	uxth	r3, r3
 800a14c:	fb0a 330b 	mla	r3, sl, fp, r3
 800a150:	443b      	add	r3, r7
 800a152:	f8d9 7000 	ldr.w	r7, [r9]
 800a156:	0c12      	lsrs	r2, r2, #16
 800a158:	0c3f      	lsrs	r7, r7, #16
 800a15a:	fb0a 7202 	mla	r2, sl, r2, r7
 800a15e:	eb02 4213 	add.w	r2, r2, r3, lsr #16
 800a162:	b29b      	uxth	r3, r3
 800a164:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800a168:	4565      	cmp	r5, ip
 800a16a:	f849 3b04 	str.w	r3, [r9], #4
 800a16e:	ea4f 4712 	mov.w	r7, r2, lsr #16
 800a172:	d8e4      	bhi.n	800a13e <__multiply+0xaa>
 800a174:	9b01      	ldr	r3, [sp, #4]
 800a176:	50e7      	str	r7, [r4, r3]
 800a178:	9b03      	ldr	r3, [sp, #12]
 800a17a:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 800a17e:	3104      	adds	r1, #4
 800a180:	f1b9 0f00 	cmp.w	r9, #0
 800a184:	d020      	beq.n	800a1c8 <__multiply+0x134>
 800a186:	6823      	ldr	r3, [r4, #0]
 800a188:	4647      	mov	r7, r8
 800a18a:	46a4      	mov	ip, r4
 800a18c:	f04f 0a00 	mov.w	sl, #0
 800a190:	f8b7 b000 	ldrh.w	fp, [r7]
 800a194:	f8bc 2002 	ldrh.w	r2, [ip, #2]
 800a198:	fb09 220b 	mla	r2, r9, fp, r2
 800a19c:	4452      	add	r2, sl
 800a19e:	b29b      	uxth	r3, r3
 800a1a0:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800a1a4:	f84c 3b04 	str.w	r3, [ip], #4
 800a1a8:	f857 3b04 	ldr.w	r3, [r7], #4
 800a1ac:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800a1b0:	f8bc 3000 	ldrh.w	r3, [ip]
 800a1b4:	fb09 330a 	mla	r3, r9, sl, r3
 800a1b8:	eb03 4312 	add.w	r3, r3, r2, lsr #16
 800a1bc:	42bd      	cmp	r5, r7
 800a1be:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800a1c2:	d8e5      	bhi.n	800a190 <__multiply+0xfc>
 800a1c4:	9a01      	ldr	r2, [sp, #4]
 800a1c6:	50a3      	str	r3, [r4, r2]
 800a1c8:	3404      	adds	r4, #4
 800a1ca:	e79f      	b.n	800a10c <__multiply+0x78>
 800a1cc:	3e01      	subs	r6, #1
 800a1ce:	e7a1      	b.n	800a114 <__multiply+0x80>
 800a1d0:	0800c0d4 	.word	0x0800c0d4
 800a1d4:	0800c0e5 	.word	0x0800c0e5

0800a1d8 <__pow5mult>:
 800a1d8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800a1dc:	4615      	mov	r5, r2
 800a1de:	f012 0203 	ands.w	r2, r2, #3
 800a1e2:	4607      	mov	r7, r0
 800a1e4:	460e      	mov	r6, r1
 800a1e6:	d007      	beq.n	800a1f8 <__pow5mult+0x20>
 800a1e8:	4c25      	ldr	r4, [pc, #148]	@ (800a280 <__pow5mult+0xa8>)
 800a1ea:	3a01      	subs	r2, #1
 800a1ec:	2300      	movs	r3, #0
 800a1ee:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800a1f2:	f7ff fea7 	bl	8009f44 <__multadd>
 800a1f6:	4606      	mov	r6, r0
 800a1f8:	10ad      	asrs	r5, r5, #2
 800a1fa:	d03d      	beq.n	800a278 <__pow5mult+0xa0>
 800a1fc:	69fc      	ldr	r4, [r7, #28]
 800a1fe:	b97c      	cbnz	r4, 800a220 <__pow5mult+0x48>
 800a200:	2010      	movs	r0, #16
 800a202:	f7ff fd87 	bl	8009d14 <malloc>
 800a206:	4602      	mov	r2, r0
 800a208:	61f8      	str	r0, [r7, #28]
 800a20a:	b928      	cbnz	r0, 800a218 <__pow5mult+0x40>
 800a20c:	4b1d      	ldr	r3, [pc, #116]	@ (800a284 <__pow5mult+0xac>)
 800a20e:	481e      	ldr	r0, [pc, #120]	@ (800a288 <__pow5mult+0xb0>)
 800a210:	f240 11b3 	movw	r1, #435	@ 0x1b3
 800a214:	f000 fbea 	bl	800a9ec <__assert_func>
 800a218:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800a21c:	6004      	str	r4, [r0, #0]
 800a21e:	60c4      	str	r4, [r0, #12]
 800a220:	f8d7 801c 	ldr.w	r8, [r7, #28]
 800a224:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800a228:	b94c      	cbnz	r4, 800a23e <__pow5mult+0x66>
 800a22a:	f240 2171 	movw	r1, #625	@ 0x271
 800a22e:	4638      	mov	r0, r7
 800a230:	f7ff ff1a 	bl	800a068 <__i2b>
 800a234:	2300      	movs	r3, #0
 800a236:	f8c8 0008 	str.w	r0, [r8, #8]
 800a23a:	4604      	mov	r4, r0
 800a23c:	6003      	str	r3, [r0, #0]
 800a23e:	f04f 0900 	mov.w	r9, #0
 800a242:	07eb      	lsls	r3, r5, #31
 800a244:	d50a      	bpl.n	800a25c <__pow5mult+0x84>
 800a246:	4631      	mov	r1, r6
 800a248:	4622      	mov	r2, r4
 800a24a:	4638      	mov	r0, r7
 800a24c:	f7ff ff22 	bl	800a094 <__multiply>
 800a250:	4631      	mov	r1, r6
 800a252:	4680      	mov	r8, r0
 800a254:	4638      	mov	r0, r7
 800a256:	f7ff fe53 	bl	8009f00 <_Bfree>
 800a25a:	4646      	mov	r6, r8
 800a25c:	106d      	asrs	r5, r5, #1
 800a25e:	d00b      	beq.n	800a278 <__pow5mult+0xa0>
 800a260:	6820      	ldr	r0, [r4, #0]
 800a262:	b938      	cbnz	r0, 800a274 <__pow5mult+0x9c>
 800a264:	4622      	mov	r2, r4
 800a266:	4621      	mov	r1, r4
 800a268:	4638      	mov	r0, r7
 800a26a:	f7ff ff13 	bl	800a094 <__multiply>
 800a26e:	6020      	str	r0, [r4, #0]
 800a270:	f8c0 9000 	str.w	r9, [r0]
 800a274:	4604      	mov	r4, r0
 800a276:	e7e4      	b.n	800a242 <__pow5mult+0x6a>
 800a278:	4630      	mov	r0, r6
 800a27a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800a27e:	bf00      	nop
 800a280:	0800c198 	.word	0x0800c198
 800a284:	0800c065 	.word	0x0800c065
 800a288:	0800c0e5 	.word	0x0800c0e5

0800a28c <__lshift>:
 800a28c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800a290:	460c      	mov	r4, r1
 800a292:	6849      	ldr	r1, [r1, #4]
 800a294:	6923      	ldr	r3, [r4, #16]
 800a296:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800a29a:	68a3      	ldr	r3, [r4, #8]
 800a29c:	4607      	mov	r7, r0
 800a29e:	4691      	mov	r9, r2
 800a2a0:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800a2a4:	f108 0601 	add.w	r6, r8, #1
 800a2a8:	42b3      	cmp	r3, r6
 800a2aa:	db0b      	blt.n	800a2c4 <__lshift+0x38>
 800a2ac:	4638      	mov	r0, r7
 800a2ae:	f7ff fde7 	bl	8009e80 <_Balloc>
 800a2b2:	4605      	mov	r5, r0
 800a2b4:	b948      	cbnz	r0, 800a2ca <__lshift+0x3e>
 800a2b6:	4602      	mov	r2, r0
 800a2b8:	4b28      	ldr	r3, [pc, #160]	@ (800a35c <__lshift+0xd0>)
 800a2ba:	4829      	ldr	r0, [pc, #164]	@ (800a360 <__lshift+0xd4>)
 800a2bc:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 800a2c0:	f000 fb94 	bl	800a9ec <__assert_func>
 800a2c4:	3101      	adds	r1, #1
 800a2c6:	005b      	lsls	r3, r3, #1
 800a2c8:	e7ee      	b.n	800a2a8 <__lshift+0x1c>
 800a2ca:	2300      	movs	r3, #0
 800a2cc:	f100 0114 	add.w	r1, r0, #20
 800a2d0:	f100 0210 	add.w	r2, r0, #16
 800a2d4:	4618      	mov	r0, r3
 800a2d6:	4553      	cmp	r3, sl
 800a2d8:	db33      	blt.n	800a342 <__lshift+0xb6>
 800a2da:	6920      	ldr	r0, [r4, #16]
 800a2dc:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800a2e0:	f104 0314 	add.w	r3, r4, #20
 800a2e4:	f019 091f 	ands.w	r9, r9, #31
 800a2e8:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800a2ec:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 800a2f0:	d02b      	beq.n	800a34a <__lshift+0xbe>
 800a2f2:	f1c9 0e20 	rsb	lr, r9, #32
 800a2f6:	468a      	mov	sl, r1
 800a2f8:	2200      	movs	r2, #0
 800a2fa:	6818      	ldr	r0, [r3, #0]
 800a2fc:	fa00 f009 	lsl.w	r0, r0, r9
 800a300:	4310      	orrs	r0, r2
 800a302:	f84a 0b04 	str.w	r0, [sl], #4
 800a306:	f853 2b04 	ldr.w	r2, [r3], #4
 800a30a:	459c      	cmp	ip, r3
 800a30c:	fa22 f20e 	lsr.w	r2, r2, lr
 800a310:	d8f3      	bhi.n	800a2fa <__lshift+0x6e>
 800a312:	ebac 0304 	sub.w	r3, ip, r4
 800a316:	3b15      	subs	r3, #21
 800a318:	f023 0303 	bic.w	r3, r3, #3
 800a31c:	3304      	adds	r3, #4
 800a31e:	f104 0015 	add.w	r0, r4, #21
 800a322:	4560      	cmp	r0, ip
 800a324:	bf88      	it	hi
 800a326:	2304      	movhi	r3, #4
 800a328:	50ca      	str	r2, [r1, r3]
 800a32a:	b10a      	cbz	r2, 800a330 <__lshift+0xa4>
 800a32c:	f108 0602 	add.w	r6, r8, #2
 800a330:	3e01      	subs	r6, #1
 800a332:	4638      	mov	r0, r7
 800a334:	612e      	str	r6, [r5, #16]
 800a336:	4621      	mov	r1, r4
 800a338:	f7ff fde2 	bl	8009f00 <_Bfree>
 800a33c:	4628      	mov	r0, r5
 800a33e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800a342:	f842 0f04 	str.w	r0, [r2, #4]!
 800a346:	3301      	adds	r3, #1
 800a348:	e7c5      	b.n	800a2d6 <__lshift+0x4a>
 800a34a:	3904      	subs	r1, #4
 800a34c:	f853 2b04 	ldr.w	r2, [r3], #4
 800a350:	f841 2f04 	str.w	r2, [r1, #4]!
 800a354:	459c      	cmp	ip, r3
 800a356:	d8f9      	bhi.n	800a34c <__lshift+0xc0>
 800a358:	e7ea      	b.n	800a330 <__lshift+0xa4>
 800a35a:	bf00      	nop
 800a35c:	0800c0d4 	.word	0x0800c0d4
 800a360:	0800c0e5 	.word	0x0800c0e5

0800a364 <__mcmp>:
 800a364:	690a      	ldr	r2, [r1, #16]
 800a366:	4603      	mov	r3, r0
 800a368:	6900      	ldr	r0, [r0, #16]
 800a36a:	1a80      	subs	r0, r0, r2
 800a36c:	b530      	push	{r4, r5, lr}
 800a36e:	d10e      	bne.n	800a38e <__mcmp+0x2a>
 800a370:	3314      	adds	r3, #20
 800a372:	3114      	adds	r1, #20
 800a374:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 800a378:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 800a37c:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 800a380:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 800a384:	4295      	cmp	r5, r2
 800a386:	d003      	beq.n	800a390 <__mcmp+0x2c>
 800a388:	d205      	bcs.n	800a396 <__mcmp+0x32>
 800a38a:	f04f 30ff 	mov.w	r0, #4294967295
 800a38e:	bd30      	pop	{r4, r5, pc}
 800a390:	42a3      	cmp	r3, r4
 800a392:	d3f3      	bcc.n	800a37c <__mcmp+0x18>
 800a394:	e7fb      	b.n	800a38e <__mcmp+0x2a>
 800a396:	2001      	movs	r0, #1
 800a398:	e7f9      	b.n	800a38e <__mcmp+0x2a>
	...

0800a39c <__mdiff>:
 800a39c:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a3a0:	4689      	mov	r9, r1
 800a3a2:	4606      	mov	r6, r0
 800a3a4:	4611      	mov	r1, r2
 800a3a6:	4648      	mov	r0, r9
 800a3a8:	4614      	mov	r4, r2
 800a3aa:	f7ff ffdb 	bl	800a364 <__mcmp>
 800a3ae:	1e05      	subs	r5, r0, #0
 800a3b0:	d112      	bne.n	800a3d8 <__mdiff+0x3c>
 800a3b2:	4629      	mov	r1, r5
 800a3b4:	4630      	mov	r0, r6
 800a3b6:	f7ff fd63 	bl	8009e80 <_Balloc>
 800a3ba:	4602      	mov	r2, r0
 800a3bc:	b928      	cbnz	r0, 800a3ca <__mdiff+0x2e>
 800a3be:	4b3f      	ldr	r3, [pc, #252]	@ (800a4bc <__mdiff+0x120>)
 800a3c0:	f240 2137 	movw	r1, #567	@ 0x237
 800a3c4:	483e      	ldr	r0, [pc, #248]	@ (800a4c0 <__mdiff+0x124>)
 800a3c6:	f000 fb11 	bl	800a9ec <__assert_func>
 800a3ca:	2301      	movs	r3, #1
 800a3cc:	e9c0 3504 	strd	r3, r5, [r0, #16]
 800a3d0:	4610      	mov	r0, r2
 800a3d2:	b003      	add	sp, #12
 800a3d4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a3d8:	bfbc      	itt	lt
 800a3da:	464b      	movlt	r3, r9
 800a3dc:	46a1      	movlt	r9, r4
 800a3de:	4630      	mov	r0, r6
 800a3e0:	f8d9 1004 	ldr.w	r1, [r9, #4]
 800a3e4:	bfba      	itte	lt
 800a3e6:	461c      	movlt	r4, r3
 800a3e8:	2501      	movlt	r5, #1
 800a3ea:	2500      	movge	r5, #0
 800a3ec:	f7ff fd48 	bl	8009e80 <_Balloc>
 800a3f0:	4602      	mov	r2, r0
 800a3f2:	b918      	cbnz	r0, 800a3fc <__mdiff+0x60>
 800a3f4:	4b31      	ldr	r3, [pc, #196]	@ (800a4bc <__mdiff+0x120>)
 800a3f6:	f240 2145 	movw	r1, #581	@ 0x245
 800a3fa:	e7e3      	b.n	800a3c4 <__mdiff+0x28>
 800a3fc:	f8d9 7010 	ldr.w	r7, [r9, #16]
 800a400:	6926      	ldr	r6, [r4, #16]
 800a402:	60c5      	str	r5, [r0, #12]
 800a404:	f109 0310 	add.w	r3, r9, #16
 800a408:	f109 0514 	add.w	r5, r9, #20
 800a40c:	f104 0e14 	add.w	lr, r4, #20
 800a410:	f100 0b14 	add.w	fp, r0, #20
 800a414:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 800a418:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 800a41c:	9301      	str	r3, [sp, #4]
 800a41e:	46d9      	mov	r9, fp
 800a420:	f04f 0c00 	mov.w	ip, #0
 800a424:	9b01      	ldr	r3, [sp, #4]
 800a426:	f85e 0b04 	ldr.w	r0, [lr], #4
 800a42a:	f853 af04 	ldr.w	sl, [r3, #4]!
 800a42e:	9301      	str	r3, [sp, #4]
 800a430:	fa1f f38a 	uxth.w	r3, sl
 800a434:	4619      	mov	r1, r3
 800a436:	b283      	uxth	r3, r0
 800a438:	1acb      	subs	r3, r1, r3
 800a43a:	0c00      	lsrs	r0, r0, #16
 800a43c:	4463      	add	r3, ip
 800a43e:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 800a442:	eb00 4023 	add.w	r0, r0, r3, asr #16
 800a446:	b29b      	uxth	r3, r3
 800a448:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 800a44c:	4576      	cmp	r6, lr
 800a44e:	f849 3b04 	str.w	r3, [r9], #4
 800a452:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800a456:	d8e5      	bhi.n	800a424 <__mdiff+0x88>
 800a458:	1b33      	subs	r3, r6, r4
 800a45a:	3b15      	subs	r3, #21
 800a45c:	f023 0303 	bic.w	r3, r3, #3
 800a460:	3415      	adds	r4, #21
 800a462:	3304      	adds	r3, #4
 800a464:	42a6      	cmp	r6, r4
 800a466:	bf38      	it	cc
 800a468:	2304      	movcc	r3, #4
 800a46a:	441d      	add	r5, r3
 800a46c:	445b      	add	r3, fp
 800a46e:	461e      	mov	r6, r3
 800a470:	462c      	mov	r4, r5
 800a472:	4544      	cmp	r4, r8
 800a474:	d30e      	bcc.n	800a494 <__mdiff+0xf8>
 800a476:	f108 0103 	add.w	r1, r8, #3
 800a47a:	1b49      	subs	r1, r1, r5
 800a47c:	f021 0103 	bic.w	r1, r1, #3
 800a480:	3d03      	subs	r5, #3
 800a482:	45a8      	cmp	r8, r5
 800a484:	bf38      	it	cc
 800a486:	2100      	movcc	r1, #0
 800a488:	440b      	add	r3, r1
 800a48a:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800a48e:	b191      	cbz	r1, 800a4b6 <__mdiff+0x11a>
 800a490:	6117      	str	r7, [r2, #16]
 800a492:	e79d      	b.n	800a3d0 <__mdiff+0x34>
 800a494:	f854 1b04 	ldr.w	r1, [r4], #4
 800a498:	46e6      	mov	lr, ip
 800a49a:	0c08      	lsrs	r0, r1, #16
 800a49c:	fa1c fc81 	uxtah	ip, ip, r1
 800a4a0:	4471      	add	r1, lr
 800a4a2:	eb00 402c 	add.w	r0, r0, ip, asr #16
 800a4a6:	b289      	uxth	r1, r1
 800a4a8:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 800a4ac:	f846 1b04 	str.w	r1, [r6], #4
 800a4b0:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800a4b4:	e7dd      	b.n	800a472 <__mdiff+0xd6>
 800a4b6:	3f01      	subs	r7, #1
 800a4b8:	e7e7      	b.n	800a48a <__mdiff+0xee>
 800a4ba:	bf00      	nop
 800a4bc:	0800c0d4 	.word	0x0800c0d4
 800a4c0:	0800c0e5 	.word	0x0800c0e5

0800a4c4 <__d2b>:
 800a4c4:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800a4c8:	460f      	mov	r7, r1
 800a4ca:	2101      	movs	r1, #1
 800a4cc:	ec59 8b10 	vmov	r8, r9, d0
 800a4d0:	4616      	mov	r6, r2
 800a4d2:	f7ff fcd5 	bl	8009e80 <_Balloc>
 800a4d6:	4604      	mov	r4, r0
 800a4d8:	b930      	cbnz	r0, 800a4e8 <__d2b+0x24>
 800a4da:	4602      	mov	r2, r0
 800a4dc:	4b23      	ldr	r3, [pc, #140]	@ (800a56c <__d2b+0xa8>)
 800a4de:	4824      	ldr	r0, [pc, #144]	@ (800a570 <__d2b+0xac>)
 800a4e0:	f240 310f 	movw	r1, #783	@ 0x30f
 800a4e4:	f000 fa82 	bl	800a9ec <__assert_func>
 800a4e8:	f3c9 550a 	ubfx	r5, r9, #20, #11
 800a4ec:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800a4f0:	b10d      	cbz	r5, 800a4f6 <__d2b+0x32>
 800a4f2:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800a4f6:	9301      	str	r3, [sp, #4]
 800a4f8:	f1b8 0300 	subs.w	r3, r8, #0
 800a4fc:	d023      	beq.n	800a546 <__d2b+0x82>
 800a4fe:	4668      	mov	r0, sp
 800a500:	9300      	str	r3, [sp, #0]
 800a502:	f7ff fd84 	bl	800a00e <__lo0bits>
 800a506:	e9dd 1200 	ldrd	r1, r2, [sp]
 800a50a:	b1d0      	cbz	r0, 800a542 <__d2b+0x7e>
 800a50c:	f1c0 0320 	rsb	r3, r0, #32
 800a510:	fa02 f303 	lsl.w	r3, r2, r3
 800a514:	430b      	orrs	r3, r1
 800a516:	40c2      	lsrs	r2, r0
 800a518:	6163      	str	r3, [r4, #20]
 800a51a:	9201      	str	r2, [sp, #4]
 800a51c:	9b01      	ldr	r3, [sp, #4]
 800a51e:	61a3      	str	r3, [r4, #24]
 800a520:	2b00      	cmp	r3, #0
 800a522:	bf0c      	ite	eq
 800a524:	2201      	moveq	r2, #1
 800a526:	2202      	movne	r2, #2
 800a528:	6122      	str	r2, [r4, #16]
 800a52a:	b1a5      	cbz	r5, 800a556 <__d2b+0x92>
 800a52c:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 800a530:	4405      	add	r5, r0
 800a532:	603d      	str	r5, [r7, #0]
 800a534:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 800a538:	6030      	str	r0, [r6, #0]
 800a53a:	4620      	mov	r0, r4
 800a53c:	b003      	add	sp, #12
 800a53e:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800a542:	6161      	str	r1, [r4, #20]
 800a544:	e7ea      	b.n	800a51c <__d2b+0x58>
 800a546:	a801      	add	r0, sp, #4
 800a548:	f7ff fd61 	bl	800a00e <__lo0bits>
 800a54c:	9b01      	ldr	r3, [sp, #4]
 800a54e:	6163      	str	r3, [r4, #20]
 800a550:	3020      	adds	r0, #32
 800a552:	2201      	movs	r2, #1
 800a554:	e7e8      	b.n	800a528 <__d2b+0x64>
 800a556:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 800a55a:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 800a55e:	6038      	str	r0, [r7, #0]
 800a560:	6918      	ldr	r0, [r3, #16]
 800a562:	f7ff fd35 	bl	8009fd0 <__hi0bits>
 800a566:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 800a56a:	e7e5      	b.n	800a538 <__d2b+0x74>
 800a56c:	0800c0d4 	.word	0x0800c0d4
 800a570:	0800c0e5 	.word	0x0800c0e5

0800a574 <__ssputs_r>:
 800a574:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800a578:	688e      	ldr	r6, [r1, #8]
 800a57a:	461f      	mov	r7, r3
 800a57c:	42be      	cmp	r6, r7
 800a57e:	680b      	ldr	r3, [r1, #0]
 800a580:	4682      	mov	sl, r0
 800a582:	460c      	mov	r4, r1
 800a584:	4690      	mov	r8, r2
 800a586:	d82d      	bhi.n	800a5e4 <__ssputs_r+0x70>
 800a588:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800a58c:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 800a590:	d026      	beq.n	800a5e0 <__ssputs_r+0x6c>
 800a592:	6965      	ldr	r5, [r4, #20]
 800a594:	6909      	ldr	r1, [r1, #16]
 800a596:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800a59a:	eba3 0901 	sub.w	r9, r3, r1
 800a59e:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800a5a2:	1c7b      	adds	r3, r7, #1
 800a5a4:	444b      	add	r3, r9
 800a5a6:	106d      	asrs	r5, r5, #1
 800a5a8:	429d      	cmp	r5, r3
 800a5aa:	bf38      	it	cc
 800a5ac:	461d      	movcc	r5, r3
 800a5ae:	0553      	lsls	r3, r2, #21
 800a5b0:	d527      	bpl.n	800a602 <__ssputs_r+0x8e>
 800a5b2:	4629      	mov	r1, r5
 800a5b4:	f7ff fbd8 	bl	8009d68 <_malloc_r>
 800a5b8:	4606      	mov	r6, r0
 800a5ba:	b360      	cbz	r0, 800a616 <__ssputs_r+0xa2>
 800a5bc:	6921      	ldr	r1, [r4, #16]
 800a5be:	464a      	mov	r2, r9
 800a5c0:	f000 fa06 	bl	800a9d0 <memcpy>
 800a5c4:	89a3      	ldrh	r3, [r4, #12]
 800a5c6:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 800a5ca:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800a5ce:	81a3      	strh	r3, [r4, #12]
 800a5d0:	6126      	str	r6, [r4, #16]
 800a5d2:	6165      	str	r5, [r4, #20]
 800a5d4:	444e      	add	r6, r9
 800a5d6:	eba5 0509 	sub.w	r5, r5, r9
 800a5da:	6026      	str	r6, [r4, #0]
 800a5dc:	60a5      	str	r5, [r4, #8]
 800a5de:	463e      	mov	r6, r7
 800a5e0:	42be      	cmp	r6, r7
 800a5e2:	d900      	bls.n	800a5e6 <__ssputs_r+0x72>
 800a5e4:	463e      	mov	r6, r7
 800a5e6:	6820      	ldr	r0, [r4, #0]
 800a5e8:	4632      	mov	r2, r6
 800a5ea:	4641      	mov	r1, r8
 800a5ec:	f000 f9c6 	bl	800a97c <memmove>
 800a5f0:	68a3      	ldr	r3, [r4, #8]
 800a5f2:	1b9b      	subs	r3, r3, r6
 800a5f4:	60a3      	str	r3, [r4, #8]
 800a5f6:	6823      	ldr	r3, [r4, #0]
 800a5f8:	4433      	add	r3, r6
 800a5fa:	6023      	str	r3, [r4, #0]
 800a5fc:	2000      	movs	r0, #0
 800a5fe:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800a602:	462a      	mov	r2, r5
 800a604:	f000 fa36 	bl	800aa74 <_realloc_r>
 800a608:	4606      	mov	r6, r0
 800a60a:	2800      	cmp	r0, #0
 800a60c:	d1e0      	bne.n	800a5d0 <__ssputs_r+0x5c>
 800a60e:	6921      	ldr	r1, [r4, #16]
 800a610:	4650      	mov	r0, sl
 800a612:	f7ff fb35 	bl	8009c80 <_free_r>
 800a616:	230c      	movs	r3, #12
 800a618:	f8ca 3000 	str.w	r3, [sl]
 800a61c:	89a3      	ldrh	r3, [r4, #12]
 800a61e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800a622:	81a3      	strh	r3, [r4, #12]
 800a624:	f04f 30ff 	mov.w	r0, #4294967295
 800a628:	e7e9      	b.n	800a5fe <__ssputs_r+0x8a>
	...

0800a62c <_svfiprintf_r>:
 800a62c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a630:	4698      	mov	r8, r3
 800a632:	898b      	ldrh	r3, [r1, #12]
 800a634:	061b      	lsls	r3, r3, #24
 800a636:	b09d      	sub	sp, #116	@ 0x74
 800a638:	4607      	mov	r7, r0
 800a63a:	460d      	mov	r5, r1
 800a63c:	4614      	mov	r4, r2
 800a63e:	d510      	bpl.n	800a662 <_svfiprintf_r+0x36>
 800a640:	690b      	ldr	r3, [r1, #16]
 800a642:	b973      	cbnz	r3, 800a662 <_svfiprintf_r+0x36>
 800a644:	2140      	movs	r1, #64	@ 0x40
 800a646:	f7ff fb8f 	bl	8009d68 <_malloc_r>
 800a64a:	6028      	str	r0, [r5, #0]
 800a64c:	6128      	str	r0, [r5, #16]
 800a64e:	b930      	cbnz	r0, 800a65e <_svfiprintf_r+0x32>
 800a650:	230c      	movs	r3, #12
 800a652:	603b      	str	r3, [r7, #0]
 800a654:	f04f 30ff 	mov.w	r0, #4294967295
 800a658:	b01d      	add	sp, #116	@ 0x74
 800a65a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a65e:	2340      	movs	r3, #64	@ 0x40
 800a660:	616b      	str	r3, [r5, #20]
 800a662:	2300      	movs	r3, #0
 800a664:	9309      	str	r3, [sp, #36]	@ 0x24
 800a666:	2320      	movs	r3, #32
 800a668:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800a66c:	f8cd 800c 	str.w	r8, [sp, #12]
 800a670:	2330      	movs	r3, #48	@ 0x30
 800a672:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 800a810 <_svfiprintf_r+0x1e4>
 800a676:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800a67a:	f04f 0901 	mov.w	r9, #1
 800a67e:	4623      	mov	r3, r4
 800a680:	469a      	mov	sl, r3
 800a682:	f813 2b01 	ldrb.w	r2, [r3], #1
 800a686:	b10a      	cbz	r2, 800a68c <_svfiprintf_r+0x60>
 800a688:	2a25      	cmp	r2, #37	@ 0x25
 800a68a:	d1f9      	bne.n	800a680 <_svfiprintf_r+0x54>
 800a68c:	ebba 0b04 	subs.w	fp, sl, r4
 800a690:	d00b      	beq.n	800a6aa <_svfiprintf_r+0x7e>
 800a692:	465b      	mov	r3, fp
 800a694:	4622      	mov	r2, r4
 800a696:	4629      	mov	r1, r5
 800a698:	4638      	mov	r0, r7
 800a69a:	f7ff ff6b 	bl	800a574 <__ssputs_r>
 800a69e:	3001      	adds	r0, #1
 800a6a0:	f000 80a7 	beq.w	800a7f2 <_svfiprintf_r+0x1c6>
 800a6a4:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800a6a6:	445a      	add	r2, fp
 800a6a8:	9209      	str	r2, [sp, #36]	@ 0x24
 800a6aa:	f89a 3000 	ldrb.w	r3, [sl]
 800a6ae:	2b00      	cmp	r3, #0
 800a6b0:	f000 809f 	beq.w	800a7f2 <_svfiprintf_r+0x1c6>
 800a6b4:	2300      	movs	r3, #0
 800a6b6:	f04f 32ff 	mov.w	r2, #4294967295
 800a6ba:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800a6be:	f10a 0a01 	add.w	sl, sl, #1
 800a6c2:	9304      	str	r3, [sp, #16]
 800a6c4:	9307      	str	r3, [sp, #28]
 800a6c6:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800a6ca:	931a      	str	r3, [sp, #104]	@ 0x68
 800a6cc:	4654      	mov	r4, sl
 800a6ce:	2205      	movs	r2, #5
 800a6d0:	f814 1b01 	ldrb.w	r1, [r4], #1
 800a6d4:	484e      	ldr	r0, [pc, #312]	@ (800a810 <_svfiprintf_r+0x1e4>)
 800a6d6:	f7f5 fd9b 	bl	8000210 <memchr>
 800a6da:	9a04      	ldr	r2, [sp, #16]
 800a6dc:	b9d8      	cbnz	r0, 800a716 <_svfiprintf_r+0xea>
 800a6de:	06d0      	lsls	r0, r2, #27
 800a6e0:	bf44      	itt	mi
 800a6e2:	2320      	movmi	r3, #32
 800a6e4:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800a6e8:	0711      	lsls	r1, r2, #28
 800a6ea:	bf44      	itt	mi
 800a6ec:	232b      	movmi	r3, #43	@ 0x2b
 800a6ee:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800a6f2:	f89a 3000 	ldrb.w	r3, [sl]
 800a6f6:	2b2a      	cmp	r3, #42	@ 0x2a
 800a6f8:	d015      	beq.n	800a726 <_svfiprintf_r+0xfa>
 800a6fa:	9a07      	ldr	r2, [sp, #28]
 800a6fc:	4654      	mov	r4, sl
 800a6fe:	2000      	movs	r0, #0
 800a700:	f04f 0c0a 	mov.w	ip, #10
 800a704:	4621      	mov	r1, r4
 800a706:	f811 3b01 	ldrb.w	r3, [r1], #1
 800a70a:	3b30      	subs	r3, #48	@ 0x30
 800a70c:	2b09      	cmp	r3, #9
 800a70e:	d94b      	bls.n	800a7a8 <_svfiprintf_r+0x17c>
 800a710:	b1b0      	cbz	r0, 800a740 <_svfiprintf_r+0x114>
 800a712:	9207      	str	r2, [sp, #28]
 800a714:	e014      	b.n	800a740 <_svfiprintf_r+0x114>
 800a716:	eba0 0308 	sub.w	r3, r0, r8
 800a71a:	fa09 f303 	lsl.w	r3, r9, r3
 800a71e:	4313      	orrs	r3, r2
 800a720:	9304      	str	r3, [sp, #16]
 800a722:	46a2      	mov	sl, r4
 800a724:	e7d2      	b.n	800a6cc <_svfiprintf_r+0xa0>
 800a726:	9b03      	ldr	r3, [sp, #12]
 800a728:	1d19      	adds	r1, r3, #4
 800a72a:	681b      	ldr	r3, [r3, #0]
 800a72c:	9103      	str	r1, [sp, #12]
 800a72e:	2b00      	cmp	r3, #0
 800a730:	bfbb      	ittet	lt
 800a732:	425b      	neglt	r3, r3
 800a734:	f042 0202 	orrlt.w	r2, r2, #2
 800a738:	9307      	strge	r3, [sp, #28]
 800a73a:	9307      	strlt	r3, [sp, #28]
 800a73c:	bfb8      	it	lt
 800a73e:	9204      	strlt	r2, [sp, #16]
 800a740:	7823      	ldrb	r3, [r4, #0]
 800a742:	2b2e      	cmp	r3, #46	@ 0x2e
 800a744:	d10a      	bne.n	800a75c <_svfiprintf_r+0x130>
 800a746:	7863      	ldrb	r3, [r4, #1]
 800a748:	2b2a      	cmp	r3, #42	@ 0x2a
 800a74a:	d132      	bne.n	800a7b2 <_svfiprintf_r+0x186>
 800a74c:	9b03      	ldr	r3, [sp, #12]
 800a74e:	1d1a      	adds	r2, r3, #4
 800a750:	681b      	ldr	r3, [r3, #0]
 800a752:	9203      	str	r2, [sp, #12]
 800a754:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800a758:	3402      	adds	r4, #2
 800a75a:	9305      	str	r3, [sp, #20]
 800a75c:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 800a820 <_svfiprintf_r+0x1f4>
 800a760:	7821      	ldrb	r1, [r4, #0]
 800a762:	2203      	movs	r2, #3
 800a764:	4650      	mov	r0, sl
 800a766:	f7f5 fd53 	bl	8000210 <memchr>
 800a76a:	b138      	cbz	r0, 800a77c <_svfiprintf_r+0x150>
 800a76c:	9b04      	ldr	r3, [sp, #16]
 800a76e:	eba0 000a 	sub.w	r0, r0, sl
 800a772:	2240      	movs	r2, #64	@ 0x40
 800a774:	4082      	lsls	r2, r0
 800a776:	4313      	orrs	r3, r2
 800a778:	3401      	adds	r4, #1
 800a77a:	9304      	str	r3, [sp, #16]
 800a77c:	f814 1b01 	ldrb.w	r1, [r4], #1
 800a780:	4824      	ldr	r0, [pc, #144]	@ (800a814 <_svfiprintf_r+0x1e8>)
 800a782:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800a786:	2206      	movs	r2, #6
 800a788:	f7f5 fd42 	bl	8000210 <memchr>
 800a78c:	2800      	cmp	r0, #0
 800a78e:	d036      	beq.n	800a7fe <_svfiprintf_r+0x1d2>
 800a790:	4b21      	ldr	r3, [pc, #132]	@ (800a818 <_svfiprintf_r+0x1ec>)
 800a792:	bb1b      	cbnz	r3, 800a7dc <_svfiprintf_r+0x1b0>
 800a794:	9b03      	ldr	r3, [sp, #12]
 800a796:	3307      	adds	r3, #7
 800a798:	f023 0307 	bic.w	r3, r3, #7
 800a79c:	3308      	adds	r3, #8
 800a79e:	9303      	str	r3, [sp, #12]
 800a7a0:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800a7a2:	4433      	add	r3, r6
 800a7a4:	9309      	str	r3, [sp, #36]	@ 0x24
 800a7a6:	e76a      	b.n	800a67e <_svfiprintf_r+0x52>
 800a7a8:	fb0c 3202 	mla	r2, ip, r2, r3
 800a7ac:	460c      	mov	r4, r1
 800a7ae:	2001      	movs	r0, #1
 800a7b0:	e7a8      	b.n	800a704 <_svfiprintf_r+0xd8>
 800a7b2:	2300      	movs	r3, #0
 800a7b4:	3401      	adds	r4, #1
 800a7b6:	9305      	str	r3, [sp, #20]
 800a7b8:	4619      	mov	r1, r3
 800a7ba:	f04f 0c0a 	mov.w	ip, #10
 800a7be:	4620      	mov	r0, r4
 800a7c0:	f810 2b01 	ldrb.w	r2, [r0], #1
 800a7c4:	3a30      	subs	r2, #48	@ 0x30
 800a7c6:	2a09      	cmp	r2, #9
 800a7c8:	d903      	bls.n	800a7d2 <_svfiprintf_r+0x1a6>
 800a7ca:	2b00      	cmp	r3, #0
 800a7cc:	d0c6      	beq.n	800a75c <_svfiprintf_r+0x130>
 800a7ce:	9105      	str	r1, [sp, #20]
 800a7d0:	e7c4      	b.n	800a75c <_svfiprintf_r+0x130>
 800a7d2:	fb0c 2101 	mla	r1, ip, r1, r2
 800a7d6:	4604      	mov	r4, r0
 800a7d8:	2301      	movs	r3, #1
 800a7da:	e7f0      	b.n	800a7be <_svfiprintf_r+0x192>
 800a7dc:	ab03      	add	r3, sp, #12
 800a7de:	9300      	str	r3, [sp, #0]
 800a7e0:	462a      	mov	r2, r5
 800a7e2:	4b0e      	ldr	r3, [pc, #56]	@ (800a81c <_svfiprintf_r+0x1f0>)
 800a7e4:	a904      	add	r1, sp, #16
 800a7e6:	4638      	mov	r0, r7
 800a7e8:	f7fd fe7e 	bl	80084e8 <_printf_float>
 800a7ec:	1c42      	adds	r2, r0, #1
 800a7ee:	4606      	mov	r6, r0
 800a7f0:	d1d6      	bne.n	800a7a0 <_svfiprintf_r+0x174>
 800a7f2:	89ab      	ldrh	r3, [r5, #12]
 800a7f4:	065b      	lsls	r3, r3, #25
 800a7f6:	f53f af2d 	bmi.w	800a654 <_svfiprintf_r+0x28>
 800a7fa:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800a7fc:	e72c      	b.n	800a658 <_svfiprintf_r+0x2c>
 800a7fe:	ab03      	add	r3, sp, #12
 800a800:	9300      	str	r3, [sp, #0]
 800a802:	462a      	mov	r2, r5
 800a804:	4b05      	ldr	r3, [pc, #20]	@ (800a81c <_svfiprintf_r+0x1f0>)
 800a806:	a904      	add	r1, sp, #16
 800a808:	4638      	mov	r0, r7
 800a80a:	f7fe f905 	bl	8008a18 <_printf_i>
 800a80e:	e7ed      	b.n	800a7ec <_svfiprintf_r+0x1c0>
 800a810:	0800c13e 	.word	0x0800c13e
 800a814:	0800c148 	.word	0x0800c148
 800a818:	080084e9 	.word	0x080084e9
 800a81c:	0800a575 	.word	0x0800a575
 800a820:	0800c144 	.word	0x0800c144

0800a824 <__sflush_r>:
 800a824:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800a828:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800a82c:	0716      	lsls	r6, r2, #28
 800a82e:	4605      	mov	r5, r0
 800a830:	460c      	mov	r4, r1
 800a832:	d454      	bmi.n	800a8de <__sflush_r+0xba>
 800a834:	684b      	ldr	r3, [r1, #4]
 800a836:	2b00      	cmp	r3, #0
 800a838:	dc02      	bgt.n	800a840 <__sflush_r+0x1c>
 800a83a:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 800a83c:	2b00      	cmp	r3, #0
 800a83e:	dd48      	ble.n	800a8d2 <__sflush_r+0xae>
 800a840:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800a842:	2e00      	cmp	r6, #0
 800a844:	d045      	beq.n	800a8d2 <__sflush_r+0xae>
 800a846:	2300      	movs	r3, #0
 800a848:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 800a84c:	682f      	ldr	r7, [r5, #0]
 800a84e:	6a21      	ldr	r1, [r4, #32]
 800a850:	602b      	str	r3, [r5, #0]
 800a852:	d030      	beq.n	800a8b6 <__sflush_r+0x92>
 800a854:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 800a856:	89a3      	ldrh	r3, [r4, #12]
 800a858:	0759      	lsls	r1, r3, #29
 800a85a:	d505      	bpl.n	800a868 <__sflush_r+0x44>
 800a85c:	6863      	ldr	r3, [r4, #4]
 800a85e:	1ad2      	subs	r2, r2, r3
 800a860:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 800a862:	b10b      	cbz	r3, 800a868 <__sflush_r+0x44>
 800a864:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 800a866:	1ad2      	subs	r2, r2, r3
 800a868:	2300      	movs	r3, #0
 800a86a:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800a86c:	6a21      	ldr	r1, [r4, #32]
 800a86e:	4628      	mov	r0, r5
 800a870:	47b0      	blx	r6
 800a872:	1c43      	adds	r3, r0, #1
 800a874:	89a3      	ldrh	r3, [r4, #12]
 800a876:	d106      	bne.n	800a886 <__sflush_r+0x62>
 800a878:	6829      	ldr	r1, [r5, #0]
 800a87a:	291d      	cmp	r1, #29
 800a87c:	d82b      	bhi.n	800a8d6 <__sflush_r+0xb2>
 800a87e:	4a2a      	ldr	r2, [pc, #168]	@ (800a928 <__sflush_r+0x104>)
 800a880:	40ca      	lsrs	r2, r1
 800a882:	07d6      	lsls	r6, r2, #31
 800a884:	d527      	bpl.n	800a8d6 <__sflush_r+0xb2>
 800a886:	2200      	movs	r2, #0
 800a888:	6062      	str	r2, [r4, #4]
 800a88a:	04d9      	lsls	r1, r3, #19
 800a88c:	6922      	ldr	r2, [r4, #16]
 800a88e:	6022      	str	r2, [r4, #0]
 800a890:	d504      	bpl.n	800a89c <__sflush_r+0x78>
 800a892:	1c42      	adds	r2, r0, #1
 800a894:	d101      	bne.n	800a89a <__sflush_r+0x76>
 800a896:	682b      	ldr	r3, [r5, #0]
 800a898:	b903      	cbnz	r3, 800a89c <__sflush_r+0x78>
 800a89a:	6560      	str	r0, [r4, #84]	@ 0x54
 800a89c:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800a89e:	602f      	str	r7, [r5, #0]
 800a8a0:	b1b9      	cbz	r1, 800a8d2 <__sflush_r+0xae>
 800a8a2:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800a8a6:	4299      	cmp	r1, r3
 800a8a8:	d002      	beq.n	800a8b0 <__sflush_r+0x8c>
 800a8aa:	4628      	mov	r0, r5
 800a8ac:	f7ff f9e8 	bl	8009c80 <_free_r>
 800a8b0:	2300      	movs	r3, #0
 800a8b2:	6363      	str	r3, [r4, #52]	@ 0x34
 800a8b4:	e00d      	b.n	800a8d2 <__sflush_r+0xae>
 800a8b6:	2301      	movs	r3, #1
 800a8b8:	4628      	mov	r0, r5
 800a8ba:	47b0      	blx	r6
 800a8bc:	4602      	mov	r2, r0
 800a8be:	1c50      	adds	r0, r2, #1
 800a8c0:	d1c9      	bne.n	800a856 <__sflush_r+0x32>
 800a8c2:	682b      	ldr	r3, [r5, #0]
 800a8c4:	2b00      	cmp	r3, #0
 800a8c6:	d0c6      	beq.n	800a856 <__sflush_r+0x32>
 800a8c8:	2b1d      	cmp	r3, #29
 800a8ca:	d001      	beq.n	800a8d0 <__sflush_r+0xac>
 800a8cc:	2b16      	cmp	r3, #22
 800a8ce:	d11e      	bne.n	800a90e <__sflush_r+0xea>
 800a8d0:	602f      	str	r7, [r5, #0]
 800a8d2:	2000      	movs	r0, #0
 800a8d4:	e022      	b.n	800a91c <__sflush_r+0xf8>
 800a8d6:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800a8da:	b21b      	sxth	r3, r3
 800a8dc:	e01b      	b.n	800a916 <__sflush_r+0xf2>
 800a8de:	690f      	ldr	r7, [r1, #16]
 800a8e0:	2f00      	cmp	r7, #0
 800a8e2:	d0f6      	beq.n	800a8d2 <__sflush_r+0xae>
 800a8e4:	0793      	lsls	r3, r2, #30
 800a8e6:	680e      	ldr	r6, [r1, #0]
 800a8e8:	bf08      	it	eq
 800a8ea:	694b      	ldreq	r3, [r1, #20]
 800a8ec:	600f      	str	r7, [r1, #0]
 800a8ee:	bf18      	it	ne
 800a8f0:	2300      	movne	r3, #0
 800a8f2:	eba6 0807 	sub.w	r8, r6, r7
 800a8f6:	608b      	str	r3, [r1, #8]
 800a8f8:	f1b8 0f00 	cmp.w	r8, #0
 800a8fc:	dde9      	ble.n	800a8d2 <__sflush_r+0xae>
 800a8fe:	6a21      	ldr	r1, [r4, #32]
 800a900:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 800a902:	4643      	mov	r3, r8
 800a904:	463a      	mov	r2, r7
 800a906:	4628      	mov	r0, r5
 800a908:	47b0      	blx	r6
 800a90a:	2800      	cmp	r0, #0
 800a90c:	dc08      	bgt.n	800a920 <__sflush_r+0xfc>
 800a90e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800a912:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800a916:	81a3      	strh	r3, [r4, #12]
 800a918:	f04f 30ff 	mov.w	r0, #4294967295
 800a91c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800a920:	4407      	add	r7, r0
 800a922:	eba8 0800 	sub.w	r8, r8, r0
 800a926:	e7e7      	b.n	800a8f8 <__sflush_r+0xd4>
 800a928:	20400001 	.word	0x20400001

0800a92c <_fflush_r>:
 800a92c:	b538      	push	{r3, r4, r5, lr}
 800a92e:	690b      	ldr	r3, [r1, #16]
 800a930:	4605      	mov	r5, r0
 800a932:	460c      	mov	r4, r1
 800a934:	b913      	cbnz	r3, 800a93c <_fflush_r+0x10>
 800a936:	2500      	movs	r5, #0
 800a938:	4628      	mov	r0, r5
 800a93a:	bd38      	pop	{r3, r4, r5, pc}
 800a93c:	b118      	cbz	r0, 800a946 <_fflush_r+0x1a>
 800a93e:	6a03      	ldr	r3, [r0, #32]
 800a940:	b90b      	cbnz	r3, 800a946 <_fflush_r+0x1a>
 800a942:	f7fe fa13 	bl	8008d6c <__sinit>
 800a946:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800a94a:	2b00      	cmp	r3, #0
 800a94c:	d0f3      	beq.n	800a936 <_fflush_r+0xa>
 800a94e:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 800a950:	07d0      	lsls	r0, r2, #31
 800a952:	d404      	bmi.n	800a95e <_fflush_r+0x32>
 800a954:	0599      	lsls	r1, r3, #22
 800a956:	d402      	bmi.n	800a95e <_fflush_r+0x32>
 800a958:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800a95a:	f7fe fb34 	bl	8008fc6 <__retarget_lock_acquire_recursive>
 800a95e:	4628      	mov	r0, r5
 800a960:	4621      	mov	r1, r4
 800a962:	f7ff ff5f 	bl	800a824 <__sflush_r>
 800a966:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800a968:	07da      	lsls	r2, r3, #31
 800a96a:	4605      	mov	r5, r0
 800a96c:	d4e4      	bmi.n	800a938 <_fflush_r+0xc>
 800a96e:	89a3      	ldrh	r3, [r4, #12]
 800a970:	059b      	lsls	r3, r3, #22
 800a972:	d4e1      	bmi.n	800a938 <_fflush_r+0xc>
 800a974:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800a976:	f7fe fb27 	bl	8008fc8 <__retarget_lock_release_recursive>
 800a97a:	e7dd      	b.n	800a938 <_fflush_r+0xc>

0800a97c <memmove>:
 800a97c:	4288      	cmp	r0, r1
 800a97e:	b510      	push	{r4, lr}
 800a980:	eb01 0402 	add.w	r4, r1, r2
 800a984:	d902      	bls.n	800a98c <memmove+0x10>
 800a986:	4284      	cmp	r4, r0
 800a988:	4623      	mov	r3, r4
 800a98a:	d807      	bhi.n	800a99c <memmove+0x20>
 800a98c:	1e43      	subs	r3, r0, #1
 800a98e:	42a1      	cmp	r1, r4
 800a990:	d008      	beq.n	800a9a4 <memmove+0x28>
 800a992:	f811 2b01 	ldrb.w	r2, [r1], #1
 800a996:	f803 2f01 	strb.w	r2, [r3, #1]!
 800a99a:	e7f8      	b.n	800a98e <memmove+0x12>
 800a99c:	4402      	add	r2, r0
 800a99e:	4601      	mov	r1, r0
 800a9a0:	428a      	cmp	r2, r1
 800a9a2:	d100      	bne.n	800a9a6 <memmove+0x2a>
 800a9a4:	bd10      	pop	{r4, pc}
 800a9a6:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800a9aa:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800a9ae:	e7f7      	b.n	800a9a0 <memmove+0x24>

0800a9b0 <_sbrk_r>:
 800a9b0:	b538      	push	{r3, r4, r5, lr}
 800a9b2:	4d06      	ldr	r5, [pc, #24]	@ (800a9cc <_sbrk_r+0x1c>)
 800a9b4:	2300      	movs	r3, #0
 800a9b6:	4604      	mov	r4, r0
 800a9b8:	4608      	mov	r0, r1
 800a9ba:	602b      	str	r3, [r5, #0]
 800a9bc:	f7f7 fb42 	bl	8002044 <_sbrk>
 800a9c0:	1c43      	adds	r3, r0, #1
 800a9c2:	d102      	bne.n	800a9ca <_sbrk_r+0x1a>
 800a9c4:	682b      	ldr	r3, [r5, #0]
 800a9c6:	b103      	cbz	r3, 800a9ca <_sbrk_r+0x1a>
 800a9c8:	6023      	str	r3, [r4, #0]
 800a9ca:	bd38      	pop	{r3, r4, r5, pc}
 800a9cc:	20000d94 	.word	0x20000d94

0800a9d0 <memcpy>:
 800a9d0:	440a      	add	r2, r1
 800a9d2:	4291      	cmp	r1, r2
 800a9d4:	f100 33ff 	add.w	r3, r0, #4294967295
 800a9d8:	d100      	bne.n	800a9dc <memcpy+0xc>
 800a9da:	4770      	bx	lr
 800a9dc:	b510      	push	{r4, lr}
 800a9de:	f811 4b01 	ldrb.w	r4, [r1], #1
 800a9e2:	f803 4f01 	strb.w	r4, [r3, #1]!
 800a9e6:	4291      	cmp	r1, r2
 800a9e8:	d1f9      	bne.n	800a9de <memcpy+0xe>
 800a9ea:	bd10      	pop	{r4, pc}

0800a9ec <__assert_func>:
 800a9ec:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800a9ee:	4614      	mov	r4, r2
 800a9f0:	461a      	mov	r2, r3
 800a9f2:	4b09      	ldr	r3, [pc, #36]	@ (800aa18 <__assert_func+0x2c>)
 800a9f4:	681b      	ldr	r3, [r3, #0]
 800a9f6:	4605      	mov	r5, r0
 800a9f8:	68d8      	ldr	r0, [r3, #12]
 800a9fa:	b14c      	cbz	r4, 800aa10 <__assert_func+0x24>
 800a9fc:	4b07      	ldr	r3, [pc, #28]	@ (800aa1c <__assert_func+0x30>)
 800a9fe:	9100      	str	r1, [sp, #0]
 800aa00:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800aa04:	4906      	ldr	r1, [pc, #24]	@ (800aa20 <__assert_func+0x34>)
 800aa06:	462b      	mov	r3, r5
 800aa08:	f000 f870 	bl	800aaec <fiprintf>
 800aa0c:	f000 f880 	bl	800ab10 <abort>
 800aa10:	4b04      	ldr	r3, [pc, #16]	@ (800aa24 <__assert_func+0x38>)
 800aa12:	461c      	mov	r4, r3
 800aa14:	e7f3      	b.n	800a9fe <__assert_func+0x12>
 800aa16:	bf00      	nop
 800aa18:	20000060 	.word	0x20000060
 800aa1c:	0800c159 	.word	0x0800c159
 800aa20:	0800c166 	.word	0x0800c166
 800aa24:	0800c194 	.word	0x0800c194

0800aa28 <_calloc_r>:
 800aa28:	b570      	push	{r4, r5, r6, lr}
 800aa2a:	fba1 5402 	umull	r5, r4, r1, r2
 800aa2e:	b934      	cbnz	r4, 800aa3e <_calloc_r+0x16>
 800aa30:	4629      	mov	r1, r5
 800aa32:	f7ff f999 	bl	8009d68 <_malloc_r>
 800aa36:	4606      	mov	r6, r0
 800aa38:	b928      	cbnz	r0, 800aa46 <_calloc_r+0x1e>
 800aa3a:	4630      	mov	r0, r6
 800aa3c:	bd70      	pop	{r4, r5, r6, pc}
 800aa3e:	220c      	movs	r2, #12
 800aa40:	6002      	str	r2, [r0, #0]
 800aa42:	2600      	movs	r6, #0
 800aa44:	e7f9      	b.n	800aa3a <_calloc_r+0x12>
 800aa46:	462a      	mov	r2, r5
 800aa48:	4621      	mov	r1, r4
 800aa4a:	f7fe fa3e 	bl	8008eca <memset>
 800aa4e:	e7f4      	b.n	800aa3a <_calloc_r+0x12>

0800aa50 <__ascii_mbtowc>:
 800aa50:	b082      	sub	sp, #8
 800aa52:	b901      	cbnz	r1, 800aa56 <__ascii_mbtowc+0x6>
 800aa54:	a901      	add	r1, sp, #4
 800aa56:	b142      	cbz	r2, 800aa6a <__ascii_mbtowc+0x1a>
 800aa58:	b14b      	cbz	r3, 800aa6e <__ascii_mbtowc+0x1e>
 800aa5a:	7813      	ldrb	r3, [r2, #0]
 800aa5c:	600b      	str	r3, [r1, #0]
 800aa5e:	7812      	ldrb	r2, [r2, #0]
 800aa60:	1e10      	subs	r0, r2, #0
 800aa62:	bf18      	it	ne
 800aa64:	2001      	movne	r0, #1
 800aa66:	b002      	add	sp, #8
 800aa68:	4770      	bx	lr
 800aa6a:	4610      	mov	r0, r2
 800aa6c:	e7fb      	b.n	800aa66 <__ascii_mbtowc+0x16>
 800aa6e:	f06f 0001 	mvn.w	r0, #1
 800aa72:	e7f8      	b.n	800aa66 <__ascii_mbtowc+0x16>

0800aa74 <_realloc_r>:
 800aa74:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800aa78:	4607      	mov	r7, r0
 800aa7a:	4614      	mov	r4, r2
 800aa7c:	460d      	mov	r5, r1
 800aa7e:	b921      	cbnz	r1, 800aa8a <_realloc_r+0x16>
 800aa80:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800aa84:	4611      	mov	r1, r2
 800aa86:	f7ff b96f 	b.w	8009d68 <_malloc_r>
 800aa8a:	b92a      	cbnz	r2, 800aa98 <_realloc_r+0x24>
 800aa8c:	f7ff f8f8 	bl	8009c80 <_free_r>
 800aa90:	4625      	mov	r5, r4
 800aa92:	4628      	mov	r0, r5
 800aa94:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800aa98:	f000 f841 	bl	800ab1e <_malloc_usable_size_r>
 800aa9c:	4284      	cmp	r4, r0
 800aa9e:	4606      	mov	r6, r0
 800aaa0:	d802      	bhi.n	800aaa8 <_realloc_r+0x34>
 800aaa2:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 800aaa6:	d8f4      	bhi.n	800aa92 <_realloc_r+0x1e>
 800aaa8:	4621      	mov	r1, r4
 800aaaa:	4638      	mov	r0, r7
 800aaac:	f7ff f95c 	bl	8009d68 <_malloc_r>
 800aab0:	4680      	mov	r8, r0
 800aab2:	b908      	cbnz	r0, 800aab8 <_realloc_r+0x44>
 800aab4:	4645      	mov	r5, r8
 800aab6:	e7ec      	b.n	800aa92 <_realloc_r+0x1e>
 800aab8:	42b4      	cmp	r4, r6
 800aaba:	4622      	mov	r2, r4
 800aabc:	4629      	mov	r1, r5
 800aabe:	bf28      	it	cs
 800aac0:	4632      	movcs	r2, r6
 800aac2:	f7ff ff85 	bl	800a9d0 <memcpy>
 800aac6:	4629      	mov	r1, r5
 800aac8:	4638      	mov	r0, r7
 800aaca:	f7ff f8d9 	bl	8009c80 <_free_r>
 800aace:	e7f1      	b.n	800aab4 <_realloc_r+0x40>

0800aad0 <__ascii_wctomb>:
 800aad0:	4603      	mov	r3, r0
 800aad2:	4608      	mov	r0, r1
 800aad4:	b141      	cbz	r1, 800aae8 <__ascii_wctomb+0x18>
 800aad6:	2aff      	cmp	r2, #255	@ 0xff
 800aad8:	d904      	bls.n	800aae4 <__ascii_wctomb+0x14>
 800aada:	228a      	movs	r2, #138	@ 0x8a
 800aadc:	601a      	str	r2, [r3, #0]
 800aade:	f04f 30ff 	mov.w	r0, #4294967295
 800aae2:	4770      	bx	lr
 800aae4:	700a      	strb	r2, [r1, #0]
 800aae6:	2001      	movs	r0, #1
 800aae8:	4770      	bx	lr
	...

0800aaec <fiprintf>:
 800aaec:	b40e      	push	{r1, r2, r3}
 800aaee:	b503      	push	{r0, r1, lr}
 800aaf0:	4601      	mov	r1, r0
 800aaf2:	ab03      	add	r3, sp, #12
 800aaf4:	4805      	ldr	r0, [pc, #20]	@ (800ab0c <fiprintf+0x20>)
 800aaf6:	f853 2b04 	ldr.w	r2, [r3], #4
 800aafa:	6800      	ldr	r0, [r0, #0]
 800aafc:	9301      	str	r3, [sp, #4]
 800aafe:	f000 f83f 	bl	800ab80 <_vfiprintf_r>
 800ab02:	b002      	add	sp, #8
 800ab04:	f85d eb04 	ldr.w	lr, [sp], #4
 800ab08:	b003      	add	sp, #12
 800ab0a:	4770      	bx	lr
 800ab0c:	20000060 	.word	0x20000060

0800ab10 <abort>:
 800ab10:	b508      	push	{r3, lr}
 800ab12:	2006      	movs	r0, #6
 800ab14:	f000 fa08 	bl	800af28 <raise>
 800ab18:	2001      	movs	r0, #1
 800ab1a:	f7f7 fa1b 	bl	8001f54 <_exit>

0800ab1e <_malloc_usable_size_r>:
 800ab1e:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800ab22:	1f18      	subs	r0, r3, #4
 800ab24:	2b00      	cmp	r3, #0
 800ab26:	bfbc      	itt	lt
 800ab28:	580b      	ldrlt	r3, [r1, r0]
 800ab2a:	18c0      	addlt	r0, r0, r3
 800ab2c:	4770      	bx	lr

0800ab2e <__sfputc_r>:
 800ab2e:	6893      	ldr	r3, [r2, #8]
 800ab30:	3b01      	subs	r3, #1
 800ab32:	2b00      	cmp	r3, #0
 800ab34:	b410      	push	{r4}
 800ab36:	6093      	str	r3, [r2, #8]
 800ab38:	da08      	bge.n	800ab4c <__sfputc_r+0x1e>
 800ab3a:	6994      	ldr	r4, [r2, #24]
 800ab3c:	42a3      	cmp	r3, r4
 800ab3e:	db01      	blt.n	800ab44 <__sfputc_r+0x16>
 800ab40:	290a      	cmp	r1, #10
 800ab42:	d103      	bne.n	800ab4c <__sfputc_r+0x1e>
 800ab44:	f85d 4b04 	ldr.w	r4, [sp], #4
 800ab48:	f000 b932 	b.w	800adb0 <__swbuf_r>
 800ab4c:	6813      	ldr	r3, [r2, #0]
 800ab4e:	1c58      	adds	r0, r3, #1
 800ab50:	6010      	str	r0, [r2, #0]
 800ab52:	7019      	strb	r1, [r3, #0]
 800ab54:	4608      	mov	r0, r1
 800ab56:	f85d 4b04 	ldr.w	r4, [sp], #4
 800ab5a:	4770      	bx	lr

0800ab5c <__sfputs_r>:
 800ab5c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800ab5e:	4606      	mov	r6, r0
 800ab60:	460f      	mov	r7, r1
 800ab62:	4614      	mov	r4, r2
 800ab64:	18d5      	adds	r5, r2, r3
 800ab66:	42ac      	cmp	r4, r5
 800ab68:	d101      	bne.n	800ab6e <__sfputs_r+0x12>
 800ab6a:	2000      	movs	r0, #0
 800ab6c:	e007      	b.n	800ab7e <__sfputs_r+0x22>
 800ab6e:	f814 1b01 	ldrb.w	r1, [r4], #1
 800ab72:	463a      	mov	r2, r7
 800ab74:	4630      	mov	r0, r6
 800ab76:	f7ff ffda 	bl	800ab2e <__sfputc_r>
 800ab7a:	1c43      	adds	r3, r0, #1
 800ab7c:	d1f3      	bne.n	800ab66 <__sfputs_r+0xa>
 800ab7e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

0800ab80 <_vfiprintf_r>:
 800ab80:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ab84:	460d      	mov	r5, r1
 800ab86:	b09d      	sub	sp, #116	@ 0x74
 800ab88:	4614      	mov	r4, r2
 800ab8a:	4698      	mov	r8, r3
 800ab8c:	4606      	mov	r6, r0
 800ab8e:	b118      	cbz	r0, 800ab98 <_vfiprintf_r+0x18>
 800ab90:	6a03      	ldr	r3, [r0, #32]
 800ab92:	b90b      	cbnz	r3, 800ab98 <_vfiprintf_r+0x18>
 800ab94:	f7fe f8ea 	bl	8008d6c <__sinit>
 800ab98:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800ab9a:	07d9      	lsls	r1, r3, #31
 800ab9c:	d405      	bmi.n	800abaa <_vfiprintf_r+0x2a>
 800ab9e:	89ab      	ldrh	r3, [r5, #12]
 800aba0:	059a      	lsls	r2, r3, #22
 800aba2:	d402      	bmi.n	800abaa <_vfiprintf_r+0x2a>
 800aba4:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800aba6:	f7fe fa0e 	bl	8008fc6 <__retarget_lock_acquire_recursive>
 800abaa:	89ab      	ldrh	r3, [r5, #12]
 800abac:	071b      	lsls	r3, r3, #28
 800abae:	d501      	bpl.n	800abb4 <_vfiprintf_r+0x34>
 800abb0:	692b      	ldr	r3, [r5, #16]
 800abb2:	b99b      	cbnz	r3, 800abdc <_vfiprintf_r+0x5c>
 800abb4:	4629      	mov	r1, r5
 800abb6:	4630      	mov	r0, r6
 800abb8:	f000 f938 	bl	800ae2c <__swsetup_r>
 800abbc:	b170      	cbz	r0, 800abdc <_vfiprintf_r+0x5c>
 800abbe:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800abc0:	07dc      	lsls	r4, r3, #31
 800abc2:	d504      	bpl.n	800abce <_vfiprintf_r+0x4e>
 800abc4:	f04f 30ff 	mov.w	r0, #4294967295
 800abc8:	b01d      	add	sp, #116	@ 0x74
 800abca:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800abce:	89ab      	ldrh	r3, [r5, #12]
 800abd0:	0598      	lsls	r0, r3, #22
 800abd2:	d4f7      	bmi.n	800abc4 <_vfiprintf_r+0x44>
 800abd4:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800abd6:	f7fe f9f7 	bl	8008fc8 <__retarget_lock_release_recursive>
 800abda:	e7f3      	b.n	800abc4 <_vfiprintf_r+0x44>
 800abdc:	2300      	movs	r3, #0
 800abde:	9309      	str	r3, [sp, #36]	@ 0x24
 800abe0:	2320      	movs	r3, #32
 800abe2:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800abe6:	f8cd 800c 	str.w	r8, [sp, #12]
 800abea:	2330      	movs	r3, #48	@ 0x30
 800abec:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 800ad9c <_vfiprintf_r+0x21c>
 800abf0:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800abf4:	f04f 0901 	mov.w	r9, #1
 800abf8:	4623      	mov	r3, r4
 800abfa:	469a      	mov	sl, r3
 800abfc:	f813 2b01 	ldrb.w	r2, [r3], #1
 800ac00:	b10a      	cbz	r2, 800ac06 <_vfiprintf_r+0x86>
 800ac02:	2a25      	cmp	r2, #37	@ 0x25
 800ac04:	d1f9      	bne.n	800abfa <_vfiprintf_r+0x7a>
 800ac06:	ebba 0b04 	subs.w	fp, sl, r4
 800ac0a:	d00b      	beq.n	800ac24 <_vfiprintf_r+0xa4>
 800ac0c:	465b      	mov	r3, fp
 800ac0e:	4622      	mov	r2, r4
 800ac10:	4629      	mov	r1, r5
 800ac12:	4630      	mov	r0, r6
 800ac14:	f7ff ffa2 	bl	800ab5c <__sfputs_r>
 800ac18:	3001      	adds	r0, #1
 800ac1a:	f000 80a7 	beq.w	800ad6c <_vfiprintf_r+0x1ec>
 800ac1e:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800ac20:	445a      	add	r2, fp
 800ac22:	9209      	str	r2, [sp, #36]	@ 0x24
 800ac24:	f89a 3000 	ldrb.w	r3, [sl]
 800ac28:	2b00      	cmp	r3, #0
 800ac2a:	f000 809f 	beq.w	800ad6c <_vfiprintf_r+0x1ec>
 800ac2e:	2300      	movs	r3, #0
 800ac30:	f04f 32ff 	mov.w	r2, #4294967295
 800ac34:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800ac38:	f10a 0a01 	add.w	sl, sl, #1
 800ac3c:	9304      	str	r3, [sp, #16]
 800ac3e:	9307      	str	r3, [sp, #28]
 800ac40:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800ac44:	931a      	str	r3, [sp, #104]	@ 0x68
 800ac46:	4654      	mov	r4, sl
 800ac48:	2205      	movs	r2, #5
 800ac4a:	f814 1b01 	ldrb.w	r1, [r4], #1
 800ac4e:	4853      	ldr	r0, [pc, #332]	@ (800ad9c <_vfiprintf_r+0x21c>)
 800ac50:	f7f5 fade 	bl	8000210 <memchr>
 800ac54:	9a04      	ldr	r2, [sp, #16]
 800ac56:	b9d8      	cbnz	r0, 800ac90 <_vfiprintf_r+0x110>
 800ac58:	06d1      	lsls	r1, r2, #27
 800ac5a:	bf44      	itt	mi
 800ac5c:	2320      	movmi	r3, #32
 800ac5e:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800ac62:	0713      	lsls	r3, r2, #28
 800ac64:	bf44      	itt	mi
 800ac66:	232b      	movmi	r3, #43	@ 0x2b
 800ac68:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800ac6c:	f89a 3000 	ldrb.w	r3, [sl]
 800ac70:	2b2a      	cmp	r3, #42	@ 0x2a
 800ac72:	d015      	beq.n	800aca0 <_vfiprintf_r+0x120>
 800ac74:	9a07      	ldr	r2, [sp, #28]
 800ac76:	4654      	mov	r4, sl
 800ac78:	2000      	movs	r0, #0
 800ac7a:	f04f 0c0a 	mov.w	ip, #10
 800ac7e:	4621      	mov	r1, r4
 800ac80:	f811 3b01 	ldrb.w	r3, [r1], #1
 800ac84:	3b30      	subs	r3, #48	@ 0x30
 800ac86:	2b09      	cmp	r3, #9
 800ac88:	d94b      	bls.n	800ad22 <_vfiprintf_r+0x1a2>
 800ac8a:	b1b0      	cbz	r0, 800acba <_vfiprintf_r+0x13a>
 800ac8c:	9207      	str	r2, [sp, #28]
 800ac8e:	e014      	b.n	800acba <_vfiprintf_r+0x13a>
 800ac90:	eba0 0308 	sub.w	r3, r0, r8
 800ac94:	fa09 f303 	lsl.w	r3, r9, r3
 800ac98:	4313      	orrs	r3, r2
 800ac9a:	9304      	str	r3, [sp, #16]
 800ac9c:	46a2      	mov	sl, r4
 800ac9e:	e7d2      	b.n	800ac46 <_vfiprintf_r+0xc6>
 800aca0:	9b03      	ldr	r3, [sp, #12]
 800aca2:	1d19      	adds	r1, r3, #4
 800aca4:	681b      	ldr	r3, [r3, #0]
 800aca6:	9103      	str	r1, [sp, #12]
 800aca8:	2b00      	cmp	r3, #0
 800acaa:	bfbb      	ittet	lt
 800acac:	425b      	neglt	r3, r3
 800acae:	f042 0202 	orrlt.w	r2, r2, #2
 800acb2:	9307      	strge	r3, [sp, #28]
 800acb4:	9307      	strlt	r3, [sp, #28]
 800acb6:	bfb8      	it	lt
 800acb8:	9204      	strlt	r2, [sp, #16]
 800acba:	7823      	ldrb	r3, [r4, #0]
 800acbc:	2b2e      	cmp	r3, #46	@ 0x2e
 800acbe:	d10a      	bne.n	800acd6 <_vfiprintf_r+0x156>
 800acc0:	7863      	ldrb	r3, [r4, #1]
 800acc2:	2b2a      	cmp	r3, #42	@ 0x2a
 800acc4:	d132      	bne.n	800ad2c <_vfiprintf_r+0x1ac>
 800acc6:	9b03      	ldr	r3, [sp, #12]
 800acc8:	1d1a      	adds	r2, r3, #4
 800acca:	681b      	ldr	r3, [r3, #0]
 800accc:	9203      	str	r2, [sp, #12]
 800acce:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800acd2:	3402      	adds	r4, #2
 800acd4:	9305      	str	r3, [sp, #20]
 800acd6:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 800adac <_vfiprintf_r+0x22c>
 800acda:	7821      	ldrb	r1, [r4, #0]
 800acdc:	2203      	movs	r2, #3
 800acde:	4650      	mov	r0, sl
 800ace0:	f7f5 fa96 	bl	8000210 <memchr>
 800ace4:	b138      	cbz	r0, 800acf6 <_vfiprintf_r+0x176>
 800ace6:	9b04      	ldr	r3, [sp, #16]
 800ace8:	eba0 000a 	sub.w	r0, r0, sl
 800acec:	2240      	movs	r2, #64	@ 0x40
 800acee:	4082      	lsls	r2, r0
 800acf0:	4313      	orrs	r3, r2
 800acf2:	3401      	adds	r4, #1
 800acf4:	9304      	str	r3, [sp, #16]
 800acf6:	f814 1b01 	ldrb.w	r1, [r4], #1
 800acfa:	4829      	ldr	r0, [pc, #164]	@ (800ada0 <_vfiprintf_r+0x220>)
 800acfc:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800ad00:	2206      	movs	r2, #6
 800ad02:	f7f5 fa85 	bl	8000210 <memchr>
 800ad06:	2800      	cmp	r0, #0
 800ad08:	d03f      	beq.n	800ad8a <_vfiprintf_r+0x20a>
 800ad0a:	4b26      	ldr	r3, [pc, #152]	@ (800ada4 <_vfiprintf_r+0x224>)
 800ad0c:	bb1b      	cbnz	r3, 800ad56 <_vfiprintf_r+0x1d6>
 800ad0e:	9b03      	ldr	r3, [sp, #12]
 800ad10:	3307      	adds	r3, #7
 800ad12:	f023 0307 	bic.w	r3, r3, #7
 800ad16:	3308      	adds	r3, #8
 800ad18:	9303      	str	r3, [sp, #12]
 800ad1a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800ad1c:	443b      	add	r3, r7
 800ad1e:	9309      	str	r3, [sp, #36]	@ 0x24
 800ad20:	e76a      	b.n	800abf8 <_vfiprintf_r+0x78>
 800ad22:	fb0c 3202 	mla	r2, ip, r2, r3
 800ad26:	460c      	mov	r4, r1
 800ad28:	2001      	movs	r0, #1
 800ad2a:	e7a8      	b.n	800ac7e <_vfiprintf_r+0xfe>
 800ad2c:	2300      	movs	r3, #0
 800ad2e:	3401      	adds	r4, #1
 800ad30:	9305      	str	r3, [sp, #20]
 800ad32:	4619      	mov	r1, r3
 800ad34:	f04f 0c0a 	mov.w	ip, #10
 800ad38:	4620      	mov	r0, r4
 800ad3a:	f810 2b01 	ldrb.w	r2, [r0], #1
 800ad3e:	3a30      	subs	r2, #48	@ 0x30
 800ad40:	2a09      	cmp	r2, #9
 800ad42:	d903      	bls.n	800ad4c <_vfiprintf_r+0x1cc>
 800ad44:	2b00      	cmp	r3, #0
 800ad46:	d0c6      	beq.n	800acd6 <_vfiprintf_r+0x156>
 800ad48:	9105      	str	r1, [sp, #20]
 800ad4a:	e7c4      	b.n	800acd6 <_vfiprintf_r+0x156>
 800ad4c:	fb0c 2101 	mla	r1, ip, r1, r2
 800ad50:	4604      	mov	r4, r0
 800ad52:	2301      	movs	r3, #1
 800ad54:	e7f0      	b.n	800ad38 <_vfiprintf_r+0x1b8>
 800ad56:	ab03      	add	r3, sp, #12
 800ad58:	9300      	str	r3, [sp, #0]
 800ad5a:	462a      	mov	r2, r5
 800ad5c:	4b12      	ldr	r3, [pc, #72]	@ (800ada8 <_vfiprintf_r+0x228>)
 800ad5e:	a904      	add	r1, sp, #16
 800ad60:	4630      	mov	r0, r6
 800ad62:	f7fd fbc1 	bl	80084e8 <_printf_float>
 800ad66:	4607      	mov	r7, r0
 800ad68:	1c78      	adds	r0, r7, #1
 800ad6a:	d1d6      	bne.n	800ad1a <_vfiprintf_r+0x19a>
 800ad6c:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800ad6e:	07d9      	lsls	r1, r3, #31
 800ad70:	d405      	bmi.n	800ad7e <_vfiprintf_r+0x1fe>
 800ad72:	89ab      	ldrh	r3, [r5, #12]
 800ad74:	059a      	lsls	r2, r3, #22
 800ad76:	d402      	bmi.n	800ad7e <_vfiprintf_r+0x1fe>
 800ad78:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800ad7a:	f7fe f925 	bl	8008fc8 <__retarget_lock_release_recursive>
 800ad7e:	89ab      	ldrh	r3, [r5, #12]
 800ad80:	065b      	lsls	r3, r3, #25
 800ad82:	f53f af1f 	bmi.w	800abc4 <_vfiprintf_r+0x44>
 800ad86:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800ad88:	e71e      	b.n	800abc8 <_vfiprintf_r+0x48>
 800ad8a:	ab03      	add	r3, sp, #12
 800ad8c:	9300      	str	r3, [sp, #0]
 800ad8e:	462a      	mov	r2, r5
 800ad90:	4b05      	ldr	r3, [pc, #20]	@ (800ada8 <_vfiprintf_r+0x228>)
 800ad92:	a904      	add	r1, sp, #16
 800ad94:	4630      	mov	r0, r6
 800ad96:	f7fd fe3f 	bl	8008a18 <_printf_i>
 800ad9a:	e7e4      	b.n	800ad66 <_vfiprintf_r+0x1e6>
 800ad9c:	0800c13e 	.word	0x0800c13e
 800ada0:	0800c148 	.word	0x0800c148
 800ada4:	080084e9 	.word	0x080084e9
 800ada8:	0800ab5d 	.word	0x0800ab5d
 800adac:	0800c144 	.word	0x0800c144

0800adb0 <__swbuf_r>:
 800adb0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800adb2:	460e      	mov	r6, r1
 800adb4:	4614      	mov	r4, r2
 800adb6:	4605      	mov	r5, r0
 800adb8:	b118      	cbz	r0, 800adc2 <__swbuf_r+0x12>
 800adba:	6a03      	ldr	r3, [r0, #32]
 800adbc:	b90b      	cbnz	r3, 800adc2 <__swbuf_r+0x12>
 800adbe:	f7fd ffd5 	bl	8008d6c <__sinit>
 800adc2:	69a3      	ldr	r3, [r4, #24]
 800adc4:	60a3      	str	r3, [r4, #8]
 800adc6:	89a3      	ldrh	r3, [r4, #12]
 800adc8:	071a      	lsls	r2, r3, #28
 800adca:	d501      	bpl.n	800add0 <__swbuf_r+0x20>
 800adcc:	6923      	ldr	r3, [r4, #16]
 800adce:	b943      	cbnz	r3, 800ade2 <__swbuf_r+0x32>
 800add0:	4621      	mov	r1, r4
 800add2:	4628      	mov	r0, r5
 800add4:	f000 f82a 	bl	800ae2c <__swsetup_r>
 800add8:	b118      	cbz	r0, 800ade2 <__swbuf_r+0x32>
 800adda:	f04f 37ff 	mov.w	r7, #4294967295
 800adde:	4638      	mov	r0, r7
 800ade0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800ade2:	6823      	ldr	r3, [r4, #0]
 800ade4:	6922      	ldr	r2, [r4, #16]
 800ade6:	1a98      	subs	r0, r3, r2
 800ade8:	6963      	ldr	r3, [r4, #20]
 800adea:	b2f6      	uxtb	r6, r6
 800adec:	4283      	cmp	r3, r0
 800adee:	4637      	mov	r7, r6
 800adf0:	dc05      	bgt.n	800adfe <__swbuf_r+0x4e>
 800adf2:	4621      	mov	r1, r4
 800adf4:	4628      	mov	r0, r5
 800adf6:	f7ff fd99 	bl	800a92c <_fflush_r>
 800adfa:	2800      	cmp	r0, #0
 800adfc:	d1ed      	bne.n	800adda <__swbuf_r+0x2a>
 800adfe:	68a3      	ldr	r3, [r4, #8]
 800ae00:	3b01      	subs	r3, #1
 800ae02:	60a3      	str	r3, [r4, #8]
 800ae04:	6823      	ldr	r3, [r4, #0]
 800ae06:	1c5a      	adds	r2, r3, #1
 800ae08:	6022      	str	r2, [r4, #0]
 800ae0a:	701e      	strb	r6, [r3, #0]
 800ae0c:	6962      	ldr	r2, [r4, #20]
 800ae0e:	1c43      	adds	r3, r0, #1
 800ae10:	429a      	cmp	r2, r3
 800ae12:	d004      	beq.n	800ae1e <__swbuf_r+0x6e>
 800ae14:	89a3      	ldrh	r3, [r4, #12]
 800ae16:	07db      	lsls	r3, r3, #31
 800ae18:	d5e1      	bpl.n	800adde <__swbuf_r+0x2e>
 800ae1a:	2e0a      	cmp	r6, #10
 800ae1c:	d1df      	bne.n	800adde <__swbuf_r+0x2e>
 800ae1e:	4621      	mov	r1, r4
 800ae20:	4628      	mov	r0, r5
 800ae22:	f7ff fd83 	bl	800a92c <_fflush_r>
 800ae26:	2800      	cmp	r0, #0
 800ae28:	d0d9      	beq.n	800adde <__swbuf_r+0x2e>
 800ae2a:	e7d6      	b.n	800adda <__swbuf_r+0x2a>

0800ae2c <__swsetup_r>:
 800ae2c:	b538      	push	{r3, r4, r5, lr}
 800ae2e:	4b29      	ldr	r3, [pc, #164]	@ (800aed4 <__swsetup_r+0xa8>)
 800ae30:	4605      	mov	r5, r0
 800ae32:	6818      	ldr	r0, [r3, #0]
 800ae34:	460c      	mov	r4, r1
 800ae36:	b118      	cbz	r0, 800ae40 <__swsetup_r+0x14>
 800ae38:	6a03      	ldr	r3, [r0, #32]
 800ae3a:	b90b      	cbnz	r3, 800ae40 <__swsetup_r+0x14>
 800ae3c:	f7fd ff96 	bl	8008d6c <__sinit>
 800ae40:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800ae44:	0719      	lsls	r1, r3, #28
 800ae46:	d422      	bmi.n	800ae8e <__swsetup_r+0x62>
 800ae48:	06da      	lsls	r2, r3, #27
 800ae4a:	d407      	bmi.n	800ae5c <__swsetup_r+0x30>
 800ae4c:	2209      	movs	r2, #9
 800ae4e:	602a      	str	r2, [r5, #0]
 800ae50:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800ae54:	81a3      	strh	r3, [r4, #12]
 800ae56:	f04f 30ff 	mov.w	r0, #4294967295
 800ae5a:	e033      	b.n	800aec4 <__swsetup_r+0x98>
 800ae5c:	0758      	lsls	r0, r3, #29
 800ae5e:	d512      	bpl.n	800ae86 <__swsetup_r+0x5a>
 800ae60:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800ae62:	b141      	cbz	r1, 800ae76 <__swsetup_r+0x4a>
 800ae64:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800ae68:	4299      	cmp	r1, r3
 800ae6a:	d002      	beq.n	800ae72 <__swsetup_r+0x46>
 800ae6c:	4628      	mov	r0, r5
 800ae6e:	f7fe ff07 	bl	8009c80 <_free_r>
 800ae72:	2300      	movs	r3, #0
 800ae74:	6363      	str	r3, [r4, #52]	@ 0x34
 800ae76:	89a3      	ldrh	r3, [r4, #12]
 800ae78:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 800ae7c:	81a3      	strh	r3, [r4, #12]
 800ae7e:	2300      	movs	r3, #0
 800ae80:	6063      	str	r3, [r4, #4]
 800ae82:	6923      	ldr	r3, [r4, #16]
 800ae84:	6023      	str	r3, [r4, #0]
 800ae86:	89a3      	ldrh	r3, [r4, #12]
 800ae88:	f043 0308 	orr.w	r3, r3, #8
 800ae8c:	81a3      	strh	r3, [r4, #12]
 800ae8e:	6923      	ldr	r3, [r4, #16]
 800ae90:	b94b      	cbnz	r3, 800aea6 <__swsetup_r+0x7a>
 800ae92:	89a3      	ldrh	r3, [r4, #12]
 800ae94:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 800ae98:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800ae9c:	d003      	beq.n	800aea6 <__swsetup_r+0x7a>
 800ae9e:	4621      	mov	r1, r4
 800aea0:	4628      	mov	r0, r5
 800aea2:	f000 f883 	bl	800afac <__smakebuf_r>
 800aea6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800aeaa:	f013 0201 	ands.w	r2, r3, #1
 800aeae:	d00a      	beq.n	800aec6 <__swsetup_r+0x9a>
 800aeb0:	2200      	movs	r2, #0
 800aeb2:	60a2      	str	r2, [r4, #8]
 800aeb4:	6962      	ldr	r2, [r4, #20]
 800aeb6:	4252      	negs	r2, r2
 800aeb8:	61a2      	str	r2, [r4, #24]
 800aeba:	6922      	ldr	r2, [r4, #16]
 800aebc:	b942      	cbnz	r2, 800aed0 <__swsetup_r+0xa4>
 800aebe:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 800aec2:	d1c5      	bne.n	800ae50 <__swsetup_r+0x24>
 800aec4:	bd38      	pop	{r3, r4, r5, pc}
 800aec6:	0799      	lsls	r1, r3, #30
 800aec8:	bf58      	it	pl
 800aeca:	6962      	ldrpl	r2, [r4, #20]
 800aecc:	60a2      	str	r2, [r4, #8]
 800aece:	e7f4      	b.n	800aeba <__swsetup_r+0x8e>
 800aed0:	2000      	movs	r0, #0
 800aed2:	e7f7      	b.n	800aec4 <__swsetup_r+0x98>
 800aed4:	20000060 	.word	0x20000060

0800aed8 <_raise_r>:
 800aed8:	291f      	cmp	r1, #31
 800aeda:	b538      	push	{r3, r4, r5, lr}
 800aedc:	4605      	mov	r5, r0
 800aede:	460c      	mov	r4, r1
 800aee0:	d904      	bls.n	800aeec <_raise_r+0x14>
 800aee2:	2316      	movs	r3, #22
 800aee4:	6003      	str	r3, [r0, #0]
 800aee6:	f04f 30ff 	mov.w	r0, #4294967295
 800aeea:	bd38      	pop	{r3, r4, r5, pc}
 800aeec:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 800aeee:	b112      	cbz	r2, 800aef6 <_raise_r+0x1e>
 800aef0:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800aef4:	b94b      	cbnz	r3, 800af0a <_raise_r+0x32>
 800aef6:	4628      	mov	r0, r5
 800aef8:	f000 f830 	bl	800af5c <_getpid_r>
 800aefc:	4622      	mov	r2, r4
 800aefe:	4601      	mov	r1, r0
 800af00:	4628      	mov	r0, r5
 800af02:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800af06:	f000 b817 	b.w	800af38 <_kill_r>
 800af0a:	2b01      	cmp	r3, #1
 800af0c:	d00a      	beq.n	800af24 <_raise_r+0x4c>
 800af0e:	1c59      	adds	r1, r3, #1
 800af10:	d103      	bne.n	800af1a <_raise_r+0x42>
 800af12:	2316      	movs	r3, #22
 800af14:	6003      	str	r3, [r0, #0]
 800af16:	2001      	movs	r0, #1
 800af18:	e7e7      	b.n	800aeea <_raise_r+0x12>
 800af1a:	2100      	movs	r1, #0
 800af1c:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 800af20:	4620      	mov	r0, r4
 800af22:	4798      	blx	r3
 800af24:	2000      	movs	r0, #0
 800af26:	e7e0      	b.n	800aeea <_raise_r+0x12>

0800af28 <raise>:
 800af28:	4b02      	ldr	r3, [pc, #8]	@ (800af34 <raise+0xc>)
 800af2a:	4601      	mov	r1, r0
 800af2c:	6818      	ldr	r0, [r3, #0]
 800af2e:	f7ff bfd3 	b.w	800aed8 <_raise_r>
 800af32:	bf00      	nop
 800af34:	20000060 	.word	0x20000060

0800af38 <_kill_r>:
 800af38:	b538      	push	{r3, r4, r5, lr}
 800af3a:	4d07      	ldr	r5, [pc, #28]	@ (800af58 <_kill_r+0x20>)
 800af3c:	2300      	movs	r3, #0
 800af3e:	4604      	mov	r4, r0
 800af40:	4608      	mov	r0, r1
 800af42:	4611      	mov	r1, r2
 800af44:	602b      	str	r3, [r5, #0]
 800af46:	f7f6 fff5 	bl	8001f34 <_kill>
 800af4a:	1c43      	adds	r3, r0, #1
 800af4c:	d102      	bne.n	800af54 <_kill_r+0x1c>
 800af4e:	682b      	ldr	r3, [r5, #0]
 800af50:	b103      	cbz	r3, 800af54 <_kill_r+0x1c>
 800af52:	6023      	str	r3, [r4, #0]
 800af54:	bd38      	pop	{r3, r4, r5, pc}
 800af56:	bf00      	nop
 800af58:	20000d94 	.word	0x20000d94

0800af5c <_getpid_r>:
 800af5c:	f7f6 bfe2 	b.w	8001f24 <_getpid>

0800af60 <__swhatbuf_r>:
 800af60:	b570      	push	{r4, r5, r6, lr}
 800af62:	460c      	mov	r4, r1
 800af64:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800af68:	2900      	cmp	r1, #0
 800af6a:	b096      	sub	sp, #88	@ 0x58
 800af6c:	4615      	mov	r5, r2
 800af6e:	461e      	mov	r6, r3
 800af70:	da0d      	bge.n	800af8e <__swhatbuf_r+0x2e>
 800af72:	89a3      	ldrh	r3, [r4, #12]
 800af74:	f013 0f80 	tst.w	r3, #128	@ 0x80
 800af78:	f04f 0100 	mov.w	r1, #0
 800af7c:	bf14      	ite	ne
 800af7e:	2340      	movne	r3, #64	@ 0x40
 800af80:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 800af84:	2000      	movs	r0, #0
 800af86:	6031      	str	r1, [r6, #0]
 800af88:	602b      	str	r3, [r5, #0]
 800af8a:	b016      	add	sp, #88	@ 0x58
 800af8c:	bd70      	pop	{r4, r5, r6, pc}
 800af8e:	466a      	mov	r2, sp
 800af90:	f000 f848 	bl	800b024 <_fstat_r>
 800af94:	2800      	cmp	r0, #0
 800af96:	dbec      	blt.n	800af72 <__swhatbuf_r+0x12>
 800af98:	9901      	ldr	r1, [sp, #4]
 800af9a:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 800af9e:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 800afa2:	4259      	negs	r1, r3
 800afa4:	4159      	adcs	r1, r3
 800afa6:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800afaa:	e7eb      	b.n	800af84 <__swhatbuf_r+0x24>

0800afac <__smakebuf_r>:
 800afac:	898b      	ldrh	r3, [r1, #12]
 800afae:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800afb0:	079d      	lsls	r5, r3, #30
 800afb2:	4606      	mov	r6, r0
 800afb4:	460c      	mov	r4, r1
 800afb6:	d507      	bpl.n	800afc8 <__smakebuf_r+0x1c>
 800afb8:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 800afbc:	6023      	str	r3, [r4, #0]
 800afbe:	6123      	str	r3, [r4, #16]
 800afc0:	2301      	movs	r3, #1
 800afc2:	6163      	str	r3, [r4, #20]
 800afc4:	b003      	add	sp, #12
 800afc6:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800afc8:	ab01      	add	r3, sp, #4
 800afca:	466a      	mov	r2, sp
 800afcc:	f7ff ffc8 	bl	800af60 <__swhatbuf_r>
 800afd0:	9f00      	ldr	r7, [sp, #0]
 800afd2:	4605      	mov	r5, r0
 800afd4:	4639      	mov	r1, r7
 800afd6:	4630      	mov	r0, r6
 800afd8:	f7fe fec6 	bl	8009d68 <_malloc_r>
 800afdc:	b948      	cbnz	r0, 800aff2 <__smakebuf_r+0x46>
 800afde:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800afe2:	059a      	lsls	r2, r3, #22
 800afe4:	d4ee      	bmi.n	800afc4 <__smakebuf_r+0x18>
 800afe6:	f023 0303 	bic.w	r3, r3, #3
 800afea:	f043 0302 	orr.w	r3, r3, #2
 800afee:	81a3      	strh	r3, [r4, #12]
 800aff0:	e7e2      	b.n	800afb8 <__smakebuf_r+0xc>
 800aff2:	89a3      	ldrh	r3, [r4, #12]
 800aff4:	6020      	str	r0, [r4, #0]
 800aff6:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800affa:	81a3      	strh	r3, [r4, #12]
 800affc:	9b01      	ldr	r3, [sp, #4]
 800affe:	e9c4 0704 	strd	r0, r7, [r4, #16]
 800b002:	b15b      	cbz	r3, 800b01c <__smakebuf_r+0x70>
 800b004:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800b008:	4630      	mov	r0, r6
 800b00a:	f000 f81d 	bl	800b048 <_isatty_r>
 800b00e:	b128      	cbz	r0, 800b01c <__smakebuf_r+0x70>
 800b010:	89a3      	ldrh	r3, [r4, #12]
 800b012:	f023 0303 	bic.w	r3, r3, #3
 800b016:	f043 0301 	orr.w	r3, r3, #1
 800b01a:	81a3      	strh	r3, [r4, #12]
 800b01c:	89a3      	ldrh	r3, [r4, #12]
 800b01e:	431d      	orrs	r5, r3
 800b020:	81a5      	strh	r5, [r4, #12]
 800b022:	e7cf      	b.n	800afc4 <__smakebuf_r+0x18>

0800b024 <_fstat_r>:
 800b024:	b538      	push	{r3, r4, r5, lr}
 800b026:	4d07      	ldr	r5, [pc, #28]	@ (800b044 <_fstat_r+0x20>)
 800b028:	2300      	movs	r3, #0
 800b02a:	4604      	mov	r4, r0
 800b02c:	4608      	mov	r0, r1
 800b02e:	4611      	mov	r1, r2
 800b030:	602b      	str	r3, [r5, #0]
 800b032:	f7f6 ffdf 	bl	8001ff4 <_fstat>
 800b036:	1c43      	adds	r3, r0, #1
 800b038:	d102      	bne.n	800b040 <_fstat_r+0x1c>
 800b03a:	682b      	ldr	r3, [r5, #0]
 800b03c:	b103      	cbz	r3, 800b040 <_fstat_r+0x1c>
 800b03e:	6023      	str	r3, [r4, #0]
 800b040:	bd38      	pop	{r3, r4, r5, pc}
 800b042:	bf00      	nop
 800b044:	20000d94 	.word	0x20000d94

0800b048 <_isatty_r>:
 800b048:	b538      	push	{r3, r4, r5, lr}
 800b04a:	4d06      	ldr	r5, [pc, #24]	@ (800b064 <_isatty_r+0x1c>)
 800b04c:	2300      	movs	r3, #0
 800b04e:	4604      	mov	r4, r0
 800b050:	4608      	mov	r0, r1
 800b052:	602b      	str	r3, [r5, #0]
 800b054:	f7f6 ffde 	bl	8002014 <_isatty>
 800b058:	1c43      	adds	r3, r0, #1
 800b05a:	d102      	bne.n	800b062 <_isatty_r+0x1a>
 800b05c:	682b      	ldr	r3, [r5, #0]
 800b05e:	b103      	cbz	r3, 800b062 <_isatty_r+0x1a>
 800b060:	6023      	str	r3, [r4, #0]
 800b062:	bd38      	pop	{r3, r4, r5, pc}
 800b064:	20000d94 	.word	0x20000d94

0800b068 <pow>:
 800b068:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b06a:	ed2d 8b02 	vpush	{d8}
 800b06e:	eeb0 8a40 	vmov.f32	s16, s0
 800b072:	eef0 8a60 	vmov.f32	s17, s1
 800b076:	ec55 4b11 	vmov	r4, r5, d1
 800b07a:	f000 f871 	bl	800b160 <__ieee754_pow>
 800b07e:	4622      	mov	r2, r4
 800b080:	462b      	mov	r3, r5
 800b082:	4620      	mov	r0, r4
 800b084:	4629      	mov	r1, r5
 800b086:	ec57 6b10 	vmov	r6, r7, d0
 800b08a:	f7f5 fd6f 	bl	8000b6c <__aeabi_dcmpun>
 800b08e:	2800      	cmp	r0, #0
 800b090:	d13b      	bne.n	800b10a <pow+0xa2>
 800b092:	ec51 0b18 	vmov	r0, r1, d8
 800b096:	2200      	movs	r2, #0
 800b098:	2300      	movs	r3, #0
 800b09a:	f7f5 fd35 	bl	8000b08 <__aeabi_dcmpeq>
 800b09e:	b1b8      	cbz	r0, 800b0d0 <pow+0x68>
 800b0a0:	2200      	movs	r2, #0
 800b0a2:	2300      	movs	r3, #0
 800b0a4:	4620      	mov	r0, r4
 800b0a6:	4629      	mov	r1, r5
 800b0a8:	f7f5 fd2e 	bl	8000b08 <__aeabi_dcmpeq>
 800b0ac:	2800      	cmp	r0, #0
 800b0ae:	d146      	bne.n	800b13e <pow+0xd6>
 800b0b0:	ec45 4b10 	vmov	d0, r4, r5
 800b0b4:	f000 f848 	bl	800b148 <finite>
 800b0b8:	b338      	cbz	r0, 800b10a <pow+0xa2>
 800b0ba:	2200      	movs	r2, #0
 800b0bc:	2300      	movs	r3, #0
 800b0be:	4620      	mov	r0, r4
 800b0c0:	4629      	mov	r1, r5
 800b0c2:	f7f5 fd2b 	bl	8000b1c <__aeabi_dcmplt>
 800b0c6:	b300      	cbz	r0, 800b10a <pow+0xa2>
 800b0c8:	f7fd ff52 	bl	8008f70 <__errno>
 800b0cc:	2322      	movs	r3, #34	@ 0x22
 800b0ce:	e01b      	b.n	800b108 <pow+0xa0>
 800b0d0:	ec47 6b10 	vmov	d0, r6, r7
 800b0d4:	f000 f838 	bl	800b148 <finite>
 800b0d8:	b9e0      	cbnz	r0, 800b114 <pow+0xac>
 800b0da:	eeb0 0a48 	vmov.f32	s0, s16
 800b0de:	eef0 0a68 	vmov.f32	s1, s17
 800b0e2:	f000 f831 	bl	800b148 <finite>
 800b0e6:	b1a8      	cbz	r0, 800b114 <pow+0xac>
 800b0e8:	ec45 4b10 	vmov	d0, r4, r5
 800b0ec:	f000 f82c 	bl	800b148 <finite>
 800b0f0:	b180      	cbz	r0, 800b114 <pow+0xac>
 800b0f2:	4632      	mov	r2, r6
 800b0f4:	463b      	mov	r3, r7
 800b0f6:	4630      	mov	r0, r6
 800b0f8:	4639      	mov	r1, r7
 800b0fa:	f7f5 fd37 	bl	8000b6c <__aeabi_dcmpun>
 800b0fe:	2800      	cmp	r0, #0
 800b100:	d0e2      	beq.n	800b0c8 <pow+0x60>
 800b102:	f7fd ff35 	bl	8008f70 <__errno>
 800b106:	2321      	movs	r3, #33	@ 0x21
 800b108:	6003      	str	r3, [r0, #0]
 800b10a:	ecbd 8b02 	vpop	{d8}
 800b10e:	ec47 6b10 	vmov	d0, r6, r7
 800b112:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800b114:	2200      	movs	r2, #0
 800b116:	2300      	movs	r3, #0
 800b118:	4630      	mov	r0, r6
 800b11a:	4639      	mov	r1, r7
 800b11c:	f7f5 fcf4 	bl	8000b08 <__aeabi_dcmpeq>
 800b120:	2800      	cmp	r0, #0
 800b122:	d0f2      	beq.n	800b10a <pow+0xa2>
 800b124:	eeb0 0a48 	vmov.f32	s0, s16
 800b128:	eef0 0a68 	vmov.f32	s1, s17
 800b12c:	f000 f80c 	bl	800b148 <finite>
 800b130:	2800      	cmp	r0, #0
 800b132:	d0ea      	beq.n	800b10a <pow+0xa2>
 800b134:	ec45 4b10 	vmov	d0, r4, r5
 800b138:	f000 f806 	bl	800b148 <finite>
 800b13c:	e7c3      	b.n	800b0c6 <pow+0x5e>
 800b13e:	4f01      	ldr	r7, [pc, #4]	@ (800b144 <pow+0xdc>)
 800b140:	2600      	movs	r6, #0
 800b142:	e7e2      	b.n	800b10a <pow+0xa2>
 800b144:	3ff00000 	.word	0x3ff00000

0800b148 <finite>:
 800b148:	b082      	sub	sp, #8
 800b14a:	ed8d 0b00 	vstr	d0, [sp]
 800b14e:	9801      	ldr	r0, [sp, #4]
 800b150:	f040 4000 	orr.w	r0, r0, #2147483648	@ 0x80000000
 800b154:	f500 1080 	add.w	r0, r0, #1048576	@ 0x100000
 800b158:	0fc0      	lsrs	r0, r0, #31
 800b15a:	b002      	add	sp, #8
 800b15c:	4770      	bx	lr
	...

0800b160 <__ieee754_pow>:
 800b160:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b164:	b091      	sub	sp, #68	@ 0x44
 800b166:	ed8d 1b00 	vstr	d1, [sp]
 800b16a:	e9dd 1900 	ldrd	r1, r9, [sp]
 800b16e:	f029 4a00 	bic.w	sl, r9, #2147483648	@ 0x80000000
 800b172:	ea5a 0001 	orrs.w	r0, sl, r1
 800b176:	ec57 6b10 	vmov	r6, r7, d0
 800b17a:	d113      	bne.n	800b1a4 <__ieee754_pow+0x44>
 800b17c:	19b3      	adds	r3, r6, r6
 800b17e:	f487 2200 	eor.w	r2, r7, #524288	@ 0x80000
 800b182:	4152      	adcs	r2, r2
 800b184:	4298      	cmp	r0, r3
 800b186:	4b9a      	ldr	r3, [pc, #616]	@ (800b3f0 <__ieee754_pow+0x290>)
 800b188:	4193      	sbcs	r3, r2
 800b18a:	f080 84ee 	bcs.w	800bb6a <__ieee754_pow+0xa0a>
 800b18e:	e9dd 2300 	ldrd	r2, r3, [sp]
 800b192:	4630      	mov	r0, r6
 800b194:	4639      	mov	r1, r7
 800b196:	f7f5 f899 	bl	80002cc <__adddf3>
 800b19a:	ec41 0b10 	vmov	d0, r0, r1
 800b19e:	b011      	add	sp, #68	@ 0x44
 800b1a0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b1a4:	4a93      	ldr	r2, [pc, #588]	@ (800b3f4 <__ieee754_pow+0x294>)
 800b1a6:	f027 4500 	bic.w	r5, r7, #2147483648	@ 0x80000000
 800b1aa:	4295      	cmp	r5, r2
 800b1ac:	46b8      	mov	r8, r7
 800b1ae:	4633      	mov	r3, r6
 800b1b0:	d80a      	bhi.n	800b1c8 <__ieee754_pow+0x68>
 800b1b2:	d104      	bne.n	800b1be <__ieee754_pow+0x5e>
 800b1b4:	2e00      	cmp	r6, #0
 800b1b6:	d1ea      	bne.n	800b18e <__ieee754_pow+0x2e>
 800b1b8:	45aa      	cmp	sl, r5
 800b1ba:	d8e8      	bhi.n	800b18e <__ieee754_pow+0x2e>
 800b1bc:	e001      	b.n	800b1c2 <__ieee754_pow+0x62>
 800b1be:	4592      	cmp	sl, r2
 800b1c0:	d802      	bhi.n	800b1c8 <__ieee754_pow+0x68>
 800b1c2:	4592      	cmp	sl, r2
 800b1c4:	d10f      	bne.n	800b1e6 <__ieee754_pow+0x86>
 800b1c6:	b171      	cbz	r1, 800b1e6 <__ieee754_pow+0x86>
 800b1c8:	f108 4840 	add.w	r8, r8, #3221225472	@ 0xc0000000
 800b1cc:	f508 1880 	add.w	r8, r8, #1048576	@ 0x100000
 800b1d0:	ea58 0803 	orrs.w	r8, r8, r3
 800b1d4:	d1db      	bne.n	800b18e <__ieee754_pow+0x2e>
 800b1d6:	e9dd 3200 	ldrd	r3, r2, [sp]
 800b1da:	18db      	adds	r3, r3, r3
 800b1dc:	f482 2200 	eor.w	r2, r2, #524288	@ 0x80000
 800b1e0:	4152      	adcs	r2, r2
 800b1e2:	4598      	cmp	r8, r3
 800b1e4:	e7cf      	b.n	800b186 <__ieee754_pow+0x26>
 800b1e6:	f1b8 0f00 	cmp.w	r8, #0
 800b1ea:	46ab      	mov	fp, r5
 800b1ec:	da43      	bge.n	800b276 <__ieee754_pow+0x116>
 800b1ee:	4a82      	ldr	r2, [pc, #520]	@ (800b3f8 <__ieee754_pow+0x298>)
 800b1f0:	4592      	cmp	sl, r2
 800b1f2:	d856      	bhi.n	800b2a2 <__ieee754_pow+0x142>
 800b1f4:	f1a2 7254 	sub.w	r2, r2, #55574528	@ 0x3500000
 800b1f8:	4592      	cmp	sl, r2
 800b1fa:	f240 84c5 	bls.w	800bb88 <__ieee754_pow+0xa28>
 800b1fe:	ea4f 522a 	mov.w	r2, sl, asr #20
 800b202:	f2a2 32ff 	subw	r2, r2, #1023	@ 0x3ff
 800b206:	2a14      	cmp	r2, #20
 800b208:	dd18      	ble.n	800b23c <__ieee754_pow+0xdc>
 800b20a:	f1c2 0234 	rsb	r2, r2, #52	@ 0x34
 800b20e:	fa21 f402 	lsr.w	r4, r1, r2
 800b212:	fa04 f202 	lsl.w	r2, r4, r2
 800b216:	428a      	cmp	r2, r1
 800b218:	f040 84b6 	bne.w	800bb88 <__ieee754_pow+0xa28>
 800b21c:	f004 0401 	and.w	r4, r4, #1
 800b220:	f1c4 0402 	rsb	r4, r4, #2
 800b224:	2900      	cmp	r1, #0
 800b226:	d159      	bne.n	800b2dc <__ieee754_pow+0x17c>
 800b228:	f1b9 4f80 	cmp.w	r9, #1073741824	@ 0x40000000
 800b22c:	d148      	bne.n	800b2c0 <__ieee754_pow+0x160>
 800b22e:	4632      	mov	r2, r6
 800b230:	463b      	mov	r3, r7
 800b232:	4630      	mov	r0, r6
 800b234:	4639      	mov	r1, r7
 800b236:	f7f5 f9ff 	bl	8000638 <__aeabi_dmul>
 800b23a:	e7ae      	b.n	800b19a <__ieee754_pow+0x3a>
 800b23c:	2900      	cmp	r1, #0
 800b23e:	d14c      	bne.n	800b2da <__ieee754_pow+0x17a>
 800b240:	f1c2 0214 	rsb	r2, r2, #20
 800b244:	fa4a f402 	asr.w	r4, sl, r2
 800b248:	fa04 f202 	lsl.w	r2, r4, r2
 800b24c:	4552      	cmp	r2, sl
 800b24e:	f040 8498 	bne.w	800bb82 <__ieee754_pow+0xa22>
 800b252:	f004 0401 	and.w	r4, r4, #1
 800b256:	f1c4 0402 	rsb	r4, r4, #2
 800b25a:	4a68      	ldr	r2, [pc, #416]	@ (800b3fc <__ieee754_pow+0x29c>)
 800b25c:	4592      	cmp	sl, r2
 800b25e:	d1e3      	bne.n	800b228 <__ieee754_pow+0xc8>
 800b260:	f1b9 0f00 	cmp.w	r9, #0
 800b264:	f280 8489 	bge.w	800bb7a <__ieee754_pow+0xa1a>
 800b268:	4964      	ldr	r1, [pc, #400]	@ (800b3fc <__ieee754_pow+0x29c>)
 800b26a:	4632      	mov	r2, r6
 800b26c:	463b      	mov	r3, r7
 800b26e:	2000      	movs	r0, #0
 800b270:	f7f5 fb0c 	bl	800088c <__aeabi_ddiv>
 800b274:	e791      	b.n	800b19a <__ieee754_pow+0x3a>
 800b276:	2400      	movs	r4, #0
 800b278:	bb81      	cbnz	r1, 800b2dc <__ieee754_pow+0x17c>
 800b27a:	4a5e      	ldr	r2, [pc, #376]	@ (800b3f4 <__ieee754_pow+0x294>)
 800b27c:	4592      	cmp	sl, r2
 800b27e:	d1ec      	bne.n	800b25a <__ieee754_pow+0xfa>
 800b280:	f105 4240 	add.w	r2, r5, #3221225472	@ 0xc0000000
 800b284:	f502 1280 	add.w	r2, r2, #1048576	@ 0x100000
 800b288:	431a      	orrs	r2, r3
 800b28a:	f000 846e 	beq.w	800bb6a <__ieee754_pow+0xa0a>
 800b28e:	4b5c      	ldr	r3, [pc, #368]	@ (800b400 <__ieee754_pow+0x2a0>)
 800b290:	429d      	cmp	r5, r3
 800b292:	d908      	bls.n	800b2a6 <__ieee754_pow+0x146>
 800b294:	f1b9 0f00 	cmp.w	r9, #0
 800b298:	f280 846b 	bge.w	800bb72 <__ieee754_pow+0xa12>
 800b29c:	2000      	movs	r0, #0
 800b29e:	2100      	movs	r1, #0
 800b2a0:	e77b      	b.n	800b19a <__ieee754_pow+0x3a>
 800b2a2:	2402      	movs	r4, #2
 800b2a4:	e7e8      	b.n	800b278 <__ieee754_pow+0x118>
 800b2a6:	f1b9 0f00 	cmp.w	r9, #0
 800b2aa:	f04f 0000 	mov.w	r0, #0
 800b2ae:	f04f 0100 	mov.w	r1, #0
 800b2b2:	f6bf af72 	bge.w	800b19a <__ieee754_pow+0x3a>
 800b2b6:	e9dd 0300 	ldrd	r0, r3, [sp]
 800b2ba:	f103 4100 	add.w	r1, r3, #2147483648	@ 0x80000000
 800b2be:	e76c      	b.n	800b19a <__ieee754_pow+0x3a>
 800b2c0:	4a50      	ldr	r2, [pc, #320]	@ (800b404 <__ieee754_pow+0x2a4>)
 800b2c2:	4591      	cmp	r9, r2
 800b2c4:	d10a      	bne.n	800b2dc <__ieee754_pow+0x17c>
 800b2c6:	f1b8 0f00 	cmp.w	r8, #0
 800b2ca:	db07      	blt.n	800b2dc <__ieee754_pow+0x17c>
 800b2cc:	ec47 6b10 	vmov	d0, r6, r7
 800b2d0:	b011      	add	sp, #68	@ 0x44
 800b2d2:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b2d6:	f000 bd4f 	b.w	800bd78 <__ieee754_sqrt>
 800b2da:	2400      	movs	r4, #0
 800b2dc:	ec47 6b10 	vmov	d0, r6, r7
 800b2e0:	9302      	str	r3, [sp, #8]
 800b2e2:	f000 fc87 	bl	800bbf4 <fabs>
 800b2e6:	9b02      	ldr	r3, [sp, #8]
 800b2e8:	ec51 0b10 	vmov	r0, r1, d0
 800b2ec:	bb43      	cbnz	r3, 800b340 <__ieee754_pow+0x1e0>
 800b2ee:	4b43      	ldr	r3, [pc, #268]	@ (800b3fc <__ieee754_pow+0x29c>)
 800b2f0:	f028 4240 	bic.w	r2, r8, #3221225472	@ 0xc0000000
 800b2f4:	429a      	cmp	r2, r3
 800b2f6:	d000      	beq.n	800b2fa <__ieee754_pow+0x19a>
 800b2f8:	bb15      	cbnz	r5, 800b340 <__ieee754_pow+0x1e0>
 800b2fa:	f1b9 0f00 	cmp.w	r9, #0
 800b2fe:	da05      	bge.n	800b30c <__ieee754_pow+0x1ac>
 800b300:	4602      	mov	r2, r0
 800b302:	460b      	mov	r3, r1
 800b304:	2000      	movs	r0, #0
 800b306:	493d      	ldr	r1, [pc, #244]	@ (800b3fc <__ieee754_pow+0x29c>)
 800b308:	f7f5 fac0 	bl	800088c <__aeabi_ddiv>
 800b30c:	f1b8 0f00 	cmp.w	r8, #0
 800b310:	f6bf af43 	bge.w	800b19a <__ieee754_pow+0x3a>
 800b314:	f105 4540 	add.w	r5, r5, #3221225472	@ 0xc0000000
 800b318:	f505 1580 	add.w	r5, r5, #1048576	@ 0x100000
 800b31c:	4325      	orrs	r5, r4
 800b31e:	d108      	bne.n	800b332 <__ieee754_pow+0x1d2>
 800b320:	4602      	mov	r2, r0
 800b322:	460b      	mov	r3, r1
 800b324:	4610      	mov	r0, r2
 800b326:	4619      	mov	r1, r3
 800b328:	f7f4 ffce 	bl	80002c8 <__aeabi_dsub>
 800b32c:	4602      	mov	r2, r0
 800b32e:	460b      	mov	r3, r1
 800b330:	e79e      	b.n	800b270 <__ieee754_pow+0x110>
 800b332:	2c01      	cmp	r4, #1
 800b334:	f47f af31 	bne.w	800b19a <__ieee754_pow+0x3a>
 800b338:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 800b33c:	4619      	mov	r1, r3
 800b33e:	e72c      	b.n	800b19a <__ieee754_pow+0x3a>
 800b340:	ea4f 73d8 	mov.w	r3, r8, lsr #31
 800b344:	3b01      	subs	r3, #1
 800b346:	ea53 0204 	orrs.w	r2, r3, r4
 800b34a:	d102      	bne.n	800b352 <__ieee754_pow+0x1f2>
 800b34c:	4632      	mov	r2, r6
 800b34e:	463b      	mov	r3, r7
 800b350:	e7e8      	b.n	800b324 <__ieee754_pow+0x1c4>
 800b352:	3c01      	subs	r4, #1
 800b354:	431c      	orrs	r4, r3
 800b356:	d016      	beq.n	800b386 <__ieee754_pow+0x226>
 800b358:	ed9f 7b21 	vldr	d7, [pc, #132]	@ 800b3e0 <__ieee754_pow+0x280>
 800b35c:	f1ba 4f84 	cmp.w	sl, #1107296256	@ 0x42000000
 800b360:	ed8d 7b02 	vstr	d7, [sp, #8]
 800b364:	f240 8110 	bls.w	800b588 <__ieee754_pow+0x428>
 800b368:	4b27      	ldr	r3, [pc, #156]	@ (800b408 <__ieee754_pow+0x2a8>)
 800b36a:	459a      	cmp	sl, r3
 800b36c:	4b24      	ldr	r3, [pc, #144]	@ (800b400 <__ieee754_pow+0x2a0>)
 800b36e:	d916      	bls.n	800b39e <__ieee754_pow+0x23e>
 800b370:	429d      	cmp	r5, r3
 800b372:	d80b      	bhi.n	800b38c <__ieee754_pow+0x22c>
 800b374:	f1b9 0f00 	cmp.w	r9, #0
 800b378:	da0b      	bge.n	800b392 <__ieee754_pow+0x232>
 800b37a:	2000      	movs	r0, #0
 800b37c:	b011      	add	sp, #68	@ 0x44
 800b37e:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b382:	f000 bcf1 	b.w	800bd68 <__math_oflow>
 800b386:	ed9f 7b18 	vldr	d7, [pc, #96]	@ 800b3e8 <__ieee754_pow+0x288>
 800b38a:	e7e7      	b.n	800b35c <__ieee754_pow+0x1fc>
 800b38c:	f1b9 0f00 	cmp.w	r9, #0
 800b390:	dcf3      	bgt.n	800b37a <__ieee754_pow+0x21a>
 800b392:	2000      	movs	r0, #0
 800b394:	b011      	add	sp, #68	@ 0x44
 800b396:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b39a:	f000 bcdd 	b.w	800bd58 <__math_uflow>
 800b39e:	429d      	cmp	r5, r3
 800b3a0:	d20c      	bcs.n	800b3bc <__ieee754_pow+0x25c>
 800b3a2:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800b3a6:	2200      	movs	r2, #0
 800b3a8:	2300      	movs	r3, #0
 800b3aa:	f7f5 fbb7 	bl	8000b1c <__aeabi_dcmplt>
 800b3ae:	3800      	subs	r0, #0
 800b3b0:	bf18      	it	ne
 800b3b2:	2001      	movne	r0, #1
 800b3b4:	f1b9 0f00 	cmp.w	r9, #0
 800b3b8:	daec      	bge.n	800b394 <__ieee754_pow+0x234>
 800b3ba:	e7df      	b.n	800b37c <__ieee754_pow+0x21c>
 800b3bc:	4b0f      	ldr	r3, [pc, #60]	@ (800b3fc <__ieee754_pow+0x29c>)
 800b3be:	429d      	cmp	r5, r3
 800b3c0:	f04f 0200 	mov.w	r2, #0
 800b3c4:	d922      	bls.n	800b40c <__ieee754_pow+0x2ac>
 800b3c6:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800b3ca:	2300      	movs	r3, #0
 800b3cc:	f7f5 fba6 	bl	8000b1c <__aeabi_dcmplt>
 800b3d0:	3800      	subs	r0, #0
 800b3d2:	bf18      	it	ne
 800b3d4:	2001      	movne	r0, #1
 800b3d6:	f1b9 0f00 	cmp.w	r9, #0
 800b3da:	dccf      	bgt.n	800b37c <__ieee754_pow+0x21c>
 800b3dc:	e7da      	b.n	800b394 <__ieee754_pow+0x234>
 800b3de:	bf00      	nop
 800b3e0:	00000000 	.word	0x00000000
 800b3e4:	3ff00000 	.word	0x3ff00000
 800b3e8:	00000000 	.word	0x00000000
 800b3ec:	bff00000 	.word	0xbff00000
 800b3f0:	fff00000 	.word	0xfff00000
 800b3f4:	7ff00000 	.word	0x7ff00000
 800b3f8:	433fffff 	.word	0x433fffff
 800b3fc:	3ff00000 	.word	0x3ff00000
 800b400:	3fefffff 	.word	0x3fefffff
 800b404:	3fe00000 	.word	0x3fe00000
 800b408:	43f00000 	.word	0x43f00000
 800b40c:	4b5a      	ldr	r3, [pc, #360]	@ (800b578 <__ieee754_pow+0x418>)
 800b40e:	f7f4 ff5b 	bl	80002c8 <__aeabi_dsub>
 800b412:	a351      	add	r3, pc, #324	@ (adr r3, 800b558 <__ieee754_pow+0x3f8>)
 800b414:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b418:	4604      	mov	r4, r0
 800b41a:	460d      	mov	r5, r1
 800b41c:	f7f5 f90c 	bl	8000638 <__aeabi_dmul>
 800b420:	a34f      	add	r3, pc, #316	@ (adr r3, 800b560 <__ieee754_pow+0x400>)
 800b422:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b426:	4606      	mov	r6, r0
 800b428:	460f      	mov	r7, r1
 800b42a:	4620      	mov	r0, r4
 800b42c:	4629      	mov	r1, r5
 800b42e:	f7f5 f903 	bl	8000638 <__aeabi_dmul>
 800b432:	4b52      	ldr	r3, [pc, #328]	@ (800b57c <__ieee754_pow+0x41c>)
 800b434:	4682      	mov	sl, r0
 800b436:	468b      	mov	fp, r1
 800b438:	2200      	movs	r2, #0
 800b43a:	4620      	mov	r0, r4
 800b43c:	4629      	mov	r1, r5
 800b43e:	f7f5 f8fb 	bl	8000638 <__aeabi_dmul>
 800b442:	4602      	mov	r2, r0
 800b444:	460b      	mov	r3, r1
 800b446:	a148      	add	r1, pc, #288	@ (adr r1, 800b568 <__ieee754_pow+0x408>)
 800b448:	e9d1 0100 	ldrd	r0, r1, [r1]
 800b44c:	f7f4 ff3c 	bl	80002c8 <__aeabi_dsub>
 800b450:	4622      	mov	r2, r4
 800b452:	462b      	mov	r3, r5
 800b454:	f7f5 f8f0 	bl	8000638 <__aeabi_dmul>
 800b458:	4602      	mov	r2, r0
 800b45a:	460b      	mov	r3, r1
 800b45c:	2000      	movs	r0, #0
 800b45e:	4948      	ldr	r1, [pc, #288]	@ (800b580 <__ieee754_pow+0x420>)
 800b460:	f7f4 ff32 	bl	80002c8 <__aeabi_dsub>
 800b464:	4622      	mov	r2, r4
 800b466:	4680      	mov	r8, r0
 800b468:	4689      	mov	r9, r1
 800b46a:	462b      	mov	r3, r5
 800b46c:	4620      	mov	r0, r4
 800b46e:	4629      	mov	r1, r5
 800b470:	f7f5 f8e2 	bl	8000638 <__aeabi_dmul>
 800b474:	4602      	mov	r2, r0
 800b476:	460b      	mov	r3, r1
 800b478:	4640      	mov	r0, r8
 800b47a:	4649      	mov	r1, r9
 800b47c:	f7f5 f8dc 	bl	8000638 <__aeabi_dmul>
 800b480:	a33b      	add	r3, pc, #236	@ (adr r3, 800b570 <__ieee754_pow+0x410>)
 800b482:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b486:	f7f5 f8d7 	bl	8000638 <__aeabi_dmul>
 800b48a:	4602      	mov	r2, r0
 800b48c:	460b      	mov	r3, r1
 800b48e:	4650      	mov	r0, sl
 800b490:	4659      	mov	r1, fp
 800b492:	f7f4 ff19 	bl	80002c8 <__aeabi_dsub>
 800b496:	4602      	mov	r2, r0
 800b498:	460b      	mov	r3, r1
 800b49a:	4680      	mov	r8, r0
 800b49c:	4689      	mov	r9, r1
 800b49e:	4630      	mov	r0, r6
 800b4a0:	4639      	mov	r1, r7
 800b4a2:	f7f4 ff13 	bl	80002cc <__adddf3>
 800b4a6:	2400      	movs	r4, #0
 800b4a8:	4632      	mov	r2, r6
 800b4aa:	463b      	mov	r3, r7
 800b4ac:	4620      	mov	r0, r4
 800b4ae:	460d      	mov	r5, r1
 800b4b0:	f7f4 ff0a 	bl	80002c8 <__aeabi_dsub>
 800b4b4:	4602      	mov	r2, r0
 800b4b6:	460b      	mov	r3, r1
 800b4b8:	4640      	mov	r0, r8
 800b4ba:	4649      	mov	r1, r9
 800b4bc:	f7f4 ff04 	bl	80002c8 <__aeabi_dsub>
 800b4c0:	e9dd 2300 	ldrd	r2, r3, [sp]
 800b4c4:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800b4c8:	2300      	movs	r3, #0
 800b4ca:	9304      	str	r3, [sp, #16]
 800b4cc:	e9dd ab04 	ldrd	sl, fp, [sp, #16]
 800b4d0:	4606      	mov	r6, r0
 800b4d2:	460f      	mov	r7, r1
 800b4d4:	465b      	mov	r3, fp
 800b4d6:	4652      	mov	r2, sl
 800b4d8:	e9dd 0100 	ldrd	r0, r1, [sp]
 800b4dc:	f7f4 fef4 	bl	80002c8 <__aeabi_dsub>
 800b4e0:	4622      	mov	r2, r4
 800b4e2:	462b      	mov	r3, r5
 800b4e4:	f7f5 f8a8 	bl	8000638 <__aeabi_dmul>
 800b4e8:	e9dd 2300 	ldrd	r2, r3, [sp]
 800b4ec:	4680      	mov	r8, r0
 800b4ee:	4689      	mov	r9, r1
 800b4f0:	4630      	mov	r0, r6
 800b4f2:	4639      	mov	r1, r7
 800b4f4:	f7f5 f8a0 	bl	8000638 <__aeabi_dmul>
 800b4f8:	4602      	mov	r2, r0
 800b4fa:	460b      	mov	r3, r1
 800b4fc:	4640      	mov	r0, r8
 800b4fe:	4649      	mov	r1, r9
 800b500:	f7f4 fee4 	bl	80002cc <__adddf3>
 800b504:	465b      	mov	r3, fp
 800b506:	4606      	mov	r6, r0
 800b508:	460f      	mov	r7, r1
 800b50a:	4652      	mov	r2, sl
 800b50c:	4620      	mov	r0, r4
 800b50e:	4629      	mov	r1, r5
 800b510:	f7f5 f892 	bl	8000638 <__aeabi_dmul>
 800b514:	460b      	mov	r3, r1
 800b516:	4602      	mov	r2, r0
 800b518:	4680      	mov	r8, r0
 800b51a:	4689      	mov	r9, r1
 800b51c:	4630      	mov	r0, r6
 800b51e:	4639      	mov	r1, r7
 800b520:	f7f4 fed4 	bl	80002cc <__adddf3>
 800b524:	4b17      	ldr	r3, [pc, #92]	@ (800b584 <__ieee754_pow+0x424>)
 800b526:	4299      	cmp	r1, r3
 800b528:	4604      	mov	r4, r0
 800b52a:	460d      	mov	r5, r1
 800b52c:	468b      	mov	fp, r1
 800b52e:	f340 820b 	ble.w	800b948 <__ieee754_pow+0x7e8>
 800b532:	f101 433f 	add.w	r3, r1, #3204448256	@ 0xbf000000
 800b536:	f503 03e0 	add.w	r3, r3, #7340032	@ 0x700000
 800b53a:	4303      	orrs	r3, r0
 800b53c:	f000 81ea 	beq.w	800b914 <__ieee754_pow+0x7b4>
 800b540:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800b544:	2200      	movs	r2, #0
 800b546:	2300      	movs	r3, #0
 800b548:	f7f5 fae8 	bl	8000b1c <__aeabi_dcmplt>
 800b54c:	3800      	subs	r0, #0
 800b54e:	bf18      	it	ne
 800b550:	2001      	movne	r0, #1
 800b552:	e713      	b.n	800b37c <__ieee754_pow+0x21c>
 800b554:	f3af 8000 	nop.w
 800b558:	60000000 	.word	0x60000000
 800b55c:	3ff71547 	.word	0x3ff71547
 800b560:	f85ddf44 	.word	0xf85ddf44
 800b564:	3e54ae0b 	.word	0x3e54ae0b
 800b568:	55555555 	.word	0x55555555
 800b56c:	3fd55555 	.word	0x3fd55555
 800b570:	652b82fe 	.word	0x652b82fe
 800b574:	3ff71547 	.word	0x3ff71547
 800b578:	3ff00000 	.word	0x3ff00000
 800b57c:	3fd00000 	.word	0x3fd00000
 800b580:	3fe00000 	.word	0x3fe00000
 800b584:	408fffff 	.word	0x408fffff
 800b588:	4bd5      	ldr	r3, [pc, #852]	@ (800b8e0 <__ieee754_pow+0x780>)
 800b58a:	ea08 0303 	and.w	r3, r8, r3
 800b58e:	2200      	movs	r2, #0
 800b590:	b92b      	cbnz	r3, 800b59e <__ieee754_pow+0x43e>
 800b592:	4bd4      	ldr	r3, [pc, #848]	@ (800b8e4 <__ieee754_pow+0x784>)
 800b594:	f7f5 f850 	bl	8000638 <__aeabi_dmul>
 800b598:	f06f 0234 	mvn.w	r2, #52	@ 0x34
 800b59c:	468b      	mov	fp, r1
 800b59e:	ea4f 532b 	mov.w	r3, fp, asr #20
 800b5a2:	f2a3 33ff 	subw	r3, r3, #1023	@ 0x3ff
 800b5a6:	4413      	add	r3, r2
 800b5a8:	930a      	str	r3, [sp, #40]	@ 0x28
 800b5aa:	4bcf      	ldr	r3, [pc, #828]	@ (800b8e8 <__ieee754_pow+0x788>)
 800b5ac:	f3cb 0b13 	ubfx	fp, fp, #0, #20
 800b5b0:	f04b 557f 	orr.w	r5, fp, #1069547520	@ 0x3fc00000
 800b5b4:	459b      	cmp	fp, r3
 800b5b6:	f445 1540 	orr.w	r5, r5, #3145728	@ 0x300000
 800b5ba:	dd08      	ble.n	800b5ce <__ieee754_pow+0x46e>
 800b5bc:	4bcb      	ldr	r3, [pc, #812]	@ (800b8ec <__ieee754_pow+0x78c>)
 800b5be:	459b      	cmp	fp, r3
 800b5c0:	f340 81a5 	ble.w	800b90e <__ieee754_pow+0x7ae>
 800b5c4:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800b5c6:	3301      	adds	r3, #1
 800b5c8:	930a      	str	r3, [sp, #40]	@ 0x28
 800b5ca:	f5a5 1580 	sub.w	r5, r5, #1048576	@ 0x100000
 800b5ce:	f04f 0a00 	mov.w	sl, #0
 800b5d2:	ea4f 03ca 	mov.w	r3, sl, lsl #3
 800b5d6:	930b      	str	r3, [sp, #44]	@ 0x2c
 800b5d8:	4bc5      	ldr	r3, [pc, #788]	@ (800b8f0 <__ieee754_pow+0x790>)
 800b5da:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 800b5de:	ed93 7b00 	vldr	d7, [r3]
 800b5e2:	4629      	mov	r1, r5
 800b5e4:	ec53 2b17 	vmov	r2, r3, d7
 800b5e8:	ed8d 7b06 	vstr	d7, [sp, #24]
 800b5ec:	e9cd 0108 	strd	r0, r1, [sp, #32]
 800b5f0:	f7f4 fe6a 	bl	80002c8 <__aeabi_dsub>
 800b5f4:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 800b5f8:	4606      	mov	r6, r0
 800b5fa:	460f      	mov	r7, r1
 800b5fc:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800b600:	f7f4 fe64 	bl	80002cc <__adddf3>
 800b604:	4602      	mov	r2, r0
 800b606:	460b      	mov	r3, r1
 800b608:	2000      	movs	r0, #0
 800b60a:	49ba      	ldr	r1, [pc, #744]	@ (800b8f4 <__ieee754_pow+0x794>)
 800b60c:	f7f5 f93e 	bl	800088c <__aeabi_ddiv>
 800b610:	e9cd 010c 	strd	r0, r1, [sp, #48]	@ 0x30
 800b614:	4602      	mov	r2, r0
 800b616:	460b      	mov	r3, r1
 800b618:	4630      	mov	r0, r6
 800b61a:	4639      	mov	r1, r7
 800b61c:	f7f5 f80c 	bl	8000638 <__aeabi_dmul>
 800b620:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800b624:	e9dd bc04 	ldrd	fp, ip, [sp, #16]
 800b628:	106d      	asrs	r5, r5, #1
 800b62a:	f045 5500 	orr.w	r5, r5, #536870912	@ 0x20000000
 800b62e:	f04f 0b00 	mov.w	fp, #0
 800b632:	f505 2500 	add.w	r5, r5, #524288	@ 0x80000
 800b636:	4661      	mov	r1, ip
 800b638:	2200      	movs	r2, #0
 800b63a:	eb05 438a 	add.w	r3, r5, sl, lsl #18
 800b63e:	4658      	mov	r0, fp
 800b640:	46e1      	mov	r9, ip
 800b642:	e9cd bc0e 	strd	fp, ip, [sp, #56]	@ 0x38
 800b646:	4614      	mov	r4, r2
 800b648:	461d      	mov	r5, r3
 800b64a:	f7f4 fff5 	bl	8000638 <__aeabi_dmul>
 800b64e:	4602      	mov	r2, r0
 800b650:	460b      	mov	r3, r1
 800b652:	4630      	mov	r0, r6
 800b654:	4639      	mov	r1, r7
 800b656:	f7f4 fe37 	bl	80002c8 <__aeabi_dsub>
 800b65a:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800b65e:	4606      	mov	r6, r0
 800b660:	460f      	mov	r7, r1
 800b662:	4620      	mov	r0, r4
 800b664:	4629      	mov	r1, r5
 800b666:	f7f4 fe2f 	bl	80002c8 <__aeabi_dsub>
 800b66a:	4602      	mov	r2, r0
 800b66c:	460b      	mov	r3, r1
 800b66e:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 800b672:	f7f4 fe29 	bl	80002c8 <__aeabi_dsub>
 800b676:	465a      	mov	r2, fp
 800b678:	464b      	mov	r3, r9
 800b67a:	f7f4 ffdd 	bl	8000638 <__aeabi_dmul>
 800b67e:	4602      	mov	r2, r0
 800b680:	460b      	mov	r3, r1
 800b682:	4630      	mov	r0, r6
 800b684:	4639      	mov	r1, r7
 800b686:	f7f4 fe1f 	bl	80002c8 <__aeabi_dsub>
 800b68a:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	@ 0x30
 800b68e:	f7f4 ffd3 	bl	8000638 <__aeabi_dmul>
 800b692:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800b696:	e9cd 0106 	strd	r0, r1, [sp, #24]
 800b69a:	4610      	mov	r0, r2
 800b69c:	4619      	mov	r1, r3
 800b69e:	f7f4 ffcb 	bl	8000638 <__aeabi_dmul>
 800b6a2:	a37d      	add	r3, pc, #500	@ (adr r3, 800b898 <__ieee754_pow+0x738>)
 800b6a4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b6a8:	4604      	mov	r4, r0
 800b6aa:	460d      	mov	r5, r1
 800b6ac:	f7f4 ffc4 	bl	8000638 <__aeabi_dmul>
 800b6b0:	a37b      	add	r3, pc, #492	@ (adr r3, 800b8a0 <__ieee754_pow+0x740>)
 800b6b2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b6b6:	f7f4 fe09 	bl	80002cc <__adddf3>
 800b6ba:	4622      	mov	r2, r4
 800b6bc:	462b      	mov	r3, r5
 800b6be:	f7f4 ffbb 	bl	8000638 <__aeabi_dmul>
 800b6c2:	a379      	add	r3, pc, #484	@ (adr r3, 800b8a8 <__ieee754_pow+0x748>)
 800b6c4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b6c8:	f7f4 fe00 	bl	80002cc <__adddf3>
 800b6cc:	4622      	mov	r2, r4
 800b6ce:	462b      	mov	r3, r5
 800b6d0:	f7f4 ffb2 	bl	8000638 <__aeabi_dmul>
 800b6d4:	a376      	add	r3, pc, #472	@ (adr r3, 800b8b0 <__ieee754_pow+0x750>)
 800b6d6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b6da:	f7f4 fdf7 	bl	80002cc <__adddf3>
 800b6de:	4622      	mov	r2, r4
 800b6e0:	462b      	mov	r3, r5
 800b6e2:	f7f4 ffa9 	bl	8000638 <__aeabi_dmul>
 800b6e6:	a374      	add	r3, pc, #464	@ (adr r3, 800b8b8 <__ieee754_pow+0x758>)
 800b6e8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b6ec:	f7f4 fdee 	bl	80002cc <__adddf3>
 800b6f0:	4622      	mov	r2, r4
 800b6f2:	462b      	mov	r3, r5
 800b6f4:	f7f4 ffa0 	bl	8000638 <__aeabi_dmul>
 800b6f8:	a371      	add	r3, pc, #452	@ (adr r3, 800b8c0 <__ieee754_pow+0x760>)
 800b6fa:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b6fe:	f7f4 fde5 	bl	80002cc <__adddf3>
 800b702:	4622      	mov	r2, r4
 800b704:	4606      	mov	r6, r0
 800b706:	460f      	mov	r7, r1
 800b708:	462b      	mov	r3, r5
 800b70a:	4620      	mov	r0, r4
 800b70c:	4629      	mov	r1, r5
 800b70e:	f7f4 ff93 	bl	8000638 <__aeabi_dmul>
 800b712:	4602      	mov	r2, r0
 800b714:	460b      	mov	r3, r1
 800b716:	4630      	mov	r0, r6
 800b718:	4639      	mov	r1, r7
 800b71a:	f7f4 ff8d 	bl	8000638 <__aeabi_dmul>
 800b71e:	465a      	mov	r2, fp
 800b720:	4604      	mov	r4, r0
 800b722:	460d      	mov	r5, r1
 800b724:	464b      	mov	r3, r9
 800b726:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800b72a:	f7f4 fdcf 	bl	80002cc <__adddf3>
 800b72e:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800b732:	f7f4 ff81 	bl	8000638 <__aeabi_dmul>
 800b736:	4622      	mov	r2, r4
 800b738:	462b      	mov	r3, r5
 800b73a:	f7f4 fdc7 	bl	80002cc <__adddf3>
 800b73e:	465a      	mov	r2, fp
 800b740:	e9cd 0108 	strd	r0, r1, [sp, #32]
 800b744:	464b      	mov	r3, r9
 800b746:	4658      	mov	r0, fp
 800b748:	4649      	mov	r1, r9
 800b74a:	f7f4 ff75 	bl	8000638 <__aeabi_dmul>
 800b74e:	4b6a      	ldr	r3, [pc, #424]	@ (800b8f8 <__ieee754_pow+0x798>)
 800b750:	2200      	movs	r2, #0
 800b752:	4606      	mov	r6, r0
 800b754:	460f      	mov	r7, r1
 800b756:	f7f4 fdb9 	bl	80002cc <__adddf3>
 800b75a:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 800b75e:	f7f4 fdb5 	bl	80002cc <__adddf3>
 800b762:	46d8      	mov	r8, fp
 800b764:	e9dd bc0e 	ldrd	fp, ip, [sp, #56]	@ 0x38
 800b768:	460d      	mov	r5, r1
 800b76a:	465a      	mov	r2, fp
 800b76c:	460b      	mov	r3, r1
 800b76e:	4640      	mov	r0, r8
 800b770:	4649      	mov	r1, r9
 800b772:	e9cd bc0c 	strd	fp, ip, [sp, #48]	@ 0x30
 800b776:	f7f4 ff5f 	bl	8000638 <__aeabi_dmul>
 800b77a:	465c      	mov	r4, fp
 800b77c:	4680      	mov	r8, r0
 800b77e:	4689      	mov	r9, r1
 800b780:	4b5d      	ldr	r3, [pc, #372]	@ (800b8f8 <__ieee754_pow+0x798>)
 800b782:	2200      	movs	r2, #0
 800b784:	4620      	mov	r0, r4
 800b786:	4629      	mov	r1, r5
 800b788:	f7f4 fd9e 	bl	80002c8 <__aeabi_dsub>
 800b78c:	4632      	mov	r2, r6
 800b78e:	463b      	mov	r3, r7
 800b790:	f7f4 fd9a 	bl	80002c8 <__aeabi_dsub>
 800b794:	4602      	mov	r2, r0
 800b796:	460b      	mov	r3, r1
 800b798:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 800b79c:	f7f4 fd94 	bl	80002c8 <__aeabi_dsub>
 800b7a0:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800b7a4:	f7f4 ff48 	bl	8000638 <__aeabi_dmul>
 800b7a8:	4622      	mov	r2, r4
 800b7aa:	4606      	mov	r6, r0
 800b7ac:	460f      	mov	r7, r1
 800b7ae:	462b      	mov	r3, r5
 800b7b0:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800b7b4:	f7f4 ff40 	bl	8000638 <__aeabi_dmul>
 800b7b8:	4602      	mov	r2, r0
 800b7ba:	460b      	mov	r3, r1
 800b7bc:	4630      	mov	r0, r6
 800b7be:	4639      	mov	r1, r7
 800b7c0:	f7f4 fd84 	bl	80002cc <__adddf3>
 800b7c4:	4606      	mov	r6, r0
 800b7c6:	460f      	mov	r7, r1
 800b7c8:	4602      	mov	r2, r0
 800b7ca:	460b      	mov	r3, r1
 800b7cc:	4640      	mov	r0, r8
 800b7ce:	4649      	mov	r1, r9
 800b7d0:	f7f4 fd7c 	bl	80002cc <__adddf3>
 800b7d4:	e9dd bc0c 	ldrd	fp, ip, [sp, #48]	@ 0x30
 800b7d8:	a33b      	add	r3, pc, #236	@ (adr r3, 800b8c8 <__ieee754_pow+0x768>)
 800b7da:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b7de:	4658      	mov	r0, fp
 800b7e0:	e9cd bc08 	strd	fp, ip, [sp, #32]
 800b7e4:	460d      	mov	r5, r1
 800b7e6:	f7f4 ff27 	bl	8000638 <__aeabi_dmul>
 800b7ea:	465c      	mov	r4, fp
 800b7ec:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800b7f0:	4642      	mov	r2, r8
 800b7f2:	464b      	mov	r3, r9
 800b7f4:	4620      	mov	r0, r4
 800b7f6:	4629      	mov	r1, r5
 800b7f8:	f7f4 fd66 	bl	80002c8 <__aeabi_dsub>
 800b7fc:	4602      	mov	r2, r0
 800b7fe:	460b      	mov	r3, r1
 800b800:	4630      	mov	r0, r6
 800b802:	4639      	mov	r1, r7
 800b804:	f7f4 fd60 	bl	80002c8 <__aeabi_dsub>
 800b808:	a331      	add	r3, pc, #196	@ (adr r3, 800b8d0 <__ieee754_pow+0x770>)
 800b80a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b80e:	f7f4 ff13 	bl	8000638 <__aeabi_dmul>
 800b812:	a331      	add	r3, pc, #196	@ (adr r3, 800b8d8 <__ieee754_pow+0x778>)
 800b814:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b818:	4606      	mov	r6, r0
 800b81a:	460f      	mov	r7, r1
 800b81c:	4620      	mov	r0, r4
 800b81e:	4629      	mov	r1, r5
 800b820:	f7f4 ff0a 	bl	8000638 <__aeabi_dmul>
 800b824:	4602      	mov	r2, r0
 800b826:	460b      	mov	r3, r1
 800b828:	4630      	mov	r0, r6
 800b82a:	4639      	mov	r1, r7
 800b82c:	f7f4 fd4e 	bl	80002cc <__adddf3>
 800b830:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
 800b832:	4b32      	ldr	r3, [pc, #200]	@ (800b8fc <__ieee754_pow+0x79c>)
 800b834:	4413      	add	r3, r2
 800b836:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b83a:	f7f4 fd47 	bl	80002cc <__adddf3>
 800b83e:	e9cd 0106 	strd	r0, r1, [sp, #24]
 800b842:	980a      	ldr	r0, [sp, #40]	@ 0x28
 800b844:	f7f4 fe8e 	bl	8000564 <__aeabi_i2d>
 800b848:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
 800b84a:	4b2d      	ldr	r3, [pc, #180]	@ (800b900 <__ieee754_pow+0x7a0>)
 800b84c:	4413      	add	r3, r2
 800b84e:	e9d3 8900 	ldrd	r8, r9, [r3]
 800b852:	4606      	mov	r6, r0
 800b854:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800b858:	460f      	mov	r7, r1
 800b85a:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800b85e:	f7f4 fd35 	bl	80002cc <__adddf3>
 800b862:	4642      	mov	r2, r8
 800b864:	464b      	mov	r3, r9
 800b866:	f7f4 fd31 	bl	80002cc <__adddf3>
 800b86a:	4632      	mov	r2, r6
 800b86c:	463b      	mov	r3, r7
 800b86e:	f7f4 fd2d 	bl	80002cc <__adddf3>
 800b872:	e9dd bc08 	ldrd	fp, ip, [sp, #32]
 800b876:	4632      	mov	r2, r6
 800b878:	463b      	mov	r3, r7
 800b87a:	4658      	mov	r0, fp
 800b87c:	460d      	mov	r5, r1
 800b87e:	f7f4 fd23 	bl	80002c8 <__aeabi_dsub>
 800b882:	4642      	mov	r2, r8
 800b884:	464b      	mov	r3, r9
 800b886:	f7f4 fd1f 	bl	80002c8 <__aeabi_dsub>
 800b88a:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800b88e:	f7f4 fd1b 	bl	80002c8 <__aeabi_dsub>
 800b892:	465c      	mov	r4, fp
 800b894:	e036      	b.n	800b904 <__ieee754_pow+0x7a4>
 800b896:	bf00      	nop
 800b898:	4a454eef 	.word	0x4a454eef
 800b89c:	3fca7e28 	.word	0x3fca7e28
 800b8a0:	93c9db65 	.word	0x93c9db65
 800b8a4:	3fcd864a 	.word	0x3fcd864a
 800b8a8:	a91d4101 	.word	0xa91d4101
 800b8ac:	3fd17460 	.word	0x3fd17460
 800b8b0:	518f264d 	.word	0x518f264d
 800b8b4:	3fd55555 	.word	0x3fd55555
 800b8b8:	db6fabff 	.word	0xdb6fabff
 800b8bc:	3fdb6db6 	.word	0x3fdb6db6
 800b8c0:	33333303 	.word	0x33333303
 800b8c4:	3fe33333 	.word	0x3fe33333
 800b8c8:	e0000000 	.word	0xe0000000
 800b8cc:	3feec709 	.word	0x3feec709
 800b8d0:	dc3a03fd 	.word	0xdc3a03fd
 800b8d4:	3feec709 	.word	0x3feec709
 800b8d8:	145b01f5 	.word	0x145b01f5
 800b8dc:	be3e2fe0 	.word	0xbe3e2fe0
 800b8e0:	7ff00000 	.word	0x7ff00000
 800b8e4:	43400000 	.word	0x43400000
 800b8e8:	0003988e 	.word	0x0003988e
 800b8ec:	000bb679 	.word	0x000bb679
 800b8f0:	0800c3c0 	.word	0x0800c3c0
 800b8f4:	3ff00000 	.word	0x3ff00000
 800b8f8:	40080000 	.word	0x40080000
 800b8fc:	0800c3a0 	.word	0x0800c3a0
 800b900:	0800c3b0 	.word	0x0800c3b0
 800b904:	4602      	mov	r2, r0
 800b906:	460b      	mov	r3, r1
 800b908:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800b90c:	e5d6      	b.n	800b4bc <__ieee754_pow+0x35c>
 800b90e:	f04f 0a01 	mov.w	sl, #1
 800b912:	e65e      	b.n	800b5d2 <__ieee754_pow+0x472>
 800b914:	a3b5      	add	r3, pc, #724	@ (adr r3, 800bbec <__ieee754_pow+0xa8c>)
 800b916:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b91a:	4630      	mov	r0, r6
 800b91c:	4639      	mov	r1, r7
 800b91e:	f7f4 fcd5 	bl	80002cc <__adddf3>
 800b922:	4642      	mov	r2, r8
 800b924:	e9cd 0100 	strd	r0, r1, [sp]
 800b928:	464b      	mov	r3, r9
 800b92a:	4620      	mov	r0, r4
 800b92c:	4629      	mov	r1, r5
 800b92e:	f7f4 fccb 	bl	80002c8 <__aeabi_dsub>
 800b932:	4602      	mov	r2, r0
 800b934:	460b      	mov	r3, r1
 800b936:	e9dd 0100 	ldrd	r0, r1, [sp]
 800b93a:	f7f5 f90d 	bl	8000b58 <__aeabi_dcmpgt>
 800b93e:	2800      	cmp	r0, #0
 800b940:	f47f adfe 	bne.w	800b540 <__ieee754_pow+0x3e0>
 800b944:	4ba2      	ldr	r3, [pc, #648]	@ (800bbd0 <__ieee754_pow+0xa70>)
 800b946:	e022      	b.n	800b98e <__ieee754_pow+0x82e>
 800b948:	4ca2      	ldr	r4, [pc, #648]	@ (800bbd4 <__ieee754_pow+0xa74>)
 800b94a:	f021 4300 	bic.w	r3, r1, #2147483648	@ 0x80000000
 800b94e:	42a3      	cmp	r3, r4
 800b950:	d919      	bls.n	800b986 <__ieee754_pow+0x826>
 800b952:	4ba1      	ldr	r3, [pc, #644]	@ (800bbd8 <__ieee754_pow+0xa78>)
 800b954:	440b      	add	r3, r1
 800b956:	4303      	orrs	r3, r0
 800b958:	d009      	beq.n	800b96e <__ieee754_pow+0x80e>
 800b95a:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800b95e:	2200      	movs	r2, #0
 800b960:	2300      	movs	r3, #0
 800b962:	f7f5 f8db 	bl	8000b1c <__aeabi_dcmplt>
 800b966:	3800      	subs	r0, #0
 800b968:	bf18      	it	ne
 800b96a:	2001      	movne	r0, #1
 800b96c:	e512      	b.n	800b394 <__ieee754_pow+0x234>
 800b96e:	4642      	mov	r2, r8
 800b970:	464b      	mov	r3, r9
 800b972:	f7f4 fca9 	bl	80002c8 <__aeabi_dsub>
 800b976:	4632      	mov	r2, r6
 800b978:	463b      	mov	r3, r7
 800b97a:	f7f5 f8e3 	bl	8000b44 <__aeabi_dcmpge>
 800b97e:	2800      	cmp	r0, #0
 800b980:	d1eb      	bne.n	800b95a <__ieee754_pow+0x7fa>
 800b982:	4b96      	ldr	r3, [pc, #600]	@ (800bbdc <__ieee754_pow+0xa7c>)
 800b984:	e003      	b.n	800b98e <__ieee754_pow+0x82e>
 800b986:	4a96      	ldr	r2, [pc, #600]	@ (800bbe0 <__ieee754_pow+0xa80>)
 800b988:	4293      	cmp	r3, r2
 800b98a:	f240 80e7 	bls.w	800bb5c <__ieee754_pow+0x9fc>
 800b98e:	151b      	asrs	r3, r3, #20
 800b990:	f2a3 33fe 	subw	r3, r3, #1022	@ 0x3fe
 800b994:	f44f 1a80 	mov.w	sl, #1048576	@ 0x100000
 800b998:	fa4a fa03 	asr.w	sl, sl, r3
 800b99c:	44da      	add	sl, fp
 800b99e:	f3ca 510a 	ubfx	r1, sl, #20, #11
 800b9a2:	4890      	ldr	r0, [pc, #576]	@ (800bbe4 <__ieee754_pow+0xa84>)
 800b9a4:	f2a1 31ff 	subw	r1, r1, #1023	@ 0x3ff
 800b9a8:	4108      	asrs	r0, r1
 800b9aa:	ea00 030a 	and.w	r3, r0, sl
 800b9ae:	f3ca 0a13 	ubfx	sl, sl, #0, #20
 800b9b2:	f1c1 0114 	rsb	r1, r1, #20
 800b9b6:	f44a 1a80 	orr.w	sl, sl, #1048576	@ 0x100000
 800b9ba:	fa4a fa01 	asr.w	sl, sl, r1
 800b9be:	f1bb 0f00 	cmp.w	fp, #0
 800b9c2:	4640      	mov	r0, r8
 800b9c4:	4649      	mov	r1, r9
 800b9c6:	f04f 0200 	mov.w	r2, #0
 800b9ca:	bfb8      	it	lt
 800b9cc:	f1ca 0a00 	rsblt	sl, sl, #0
 800b9d0:	f7f4 fc7a 	bl	80002c8 <__aeabi_dsub>
 800b9d4:	4680      	mov	r8, r0
 800b9d6:	4689      	mov	r9, r1
 800b9d8:	4632      	mov	r2, r6
 800b9da:	463b      	mov	r3, r7
 800b9dc:	4640      	mov	r0, r8
 800b9de:	4649      	mov	r1, r9
 800b9e0:	f7f4 fc74 	bl	80002cc <__adddf3>
 800b9e4:	2400      	movs	r4, #0
 800b9e6:	a36a      	add	r3, pc, #424	@ (adr r3, 800bb90 <__ieee754_pow+0xa30>)
 800b9e8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b9ec:	4620      	mov	r0, r4
 800b9ee:	460d      	mov	r5, r1
 800b9f0:	f7f4 fe22 	bl	8000638 <__aeabi_dmul>
 800b9f4:	4642      	mov	r2, r8
 800b9f6:	e9cd 0100 	strd	r0, r1, [sp]
 800b9fa:	464b      	mov	r3, r9
 800b9fc:	4620      	mov	r0, r4
 800b9fe:	4629      	mov	r1, r5
 800ba00:	f7f4 fc62 	bl	80002c8 <__aeabi_dsub>
 800ba04:	4602      	mov	r2, r0
 800ba06:	460b      	mov	r3, r1
 800ba08:	4630      	mov	r0, r6
 800ba0a:	4639      	mov	r1, r7
 800ba0c:	f7f4 fc5c 	bl	80002c8 <__aeabi_dsub>
 800ba10:	a361      	add	r3, pc, #388	@ (adr r3, 800bb98 <__ieee754_pow+0xa38>)
 800ba12:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ba16:	f7f4 fe0f 	bl	8000638 <__aeabi_dmul>
 800ba1a:	a361      	add	r3, pc, #388	@ (adr r3, 800bba0 <__ieee754_pow+0xa40>)
 800ba1c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ba20:	4680      	mov	r8, r0
 800ba22:	4689      	mov	r9, r1
 800ba24:	4620      	mov	r0, r4
 800ba26:	4629      	mov	r1, r5
 800ba28:	f7f4 fe06 	bl	8000638 <__aeabi_dmul>
 800ba2c:	4602      	mov	r2, r0
 800ba2e:	460b      	mov	r3, r1
 800ba30:	4640      	mov	r0, r8
 800ba32:	4649      	mov	r1, r9
 800ba34:	f7f4 fc4a 	bl	80002cc <__adddf3>
 800ba38:	4604      	mov	r4, r0
 800ba3a:	460d      	mov	r5, r1
 800ba3c:	4602      	mov	r2, r0
 800ba3e:	460b      	mov	r3, r1
 800ba40:	e9dd 0100 	ldrd	r0, r1, [sp]
 800ba44:	f7f4 fc42 	bl	80002cc <__adddf3>
 800ba48:	e9dd 2300 	ldrd	r2, r3, [sp]
 800ba4c:	4680      	mov	r8, r0
 800ba4e:	4689      	mov	r9, r1
 800ba50:	f7f4 fc3a 	bl	80002c8 <__aeabi_dsub>
 800ba54:	4602      	mov	r2, r0
 800ba56:	460b      	mov	r3, r1
 800ba58:	4620      	mov	r0, r4
 800ba5a:	4629      	mov	r1, r5
 800ba5c:	f7f4 fc34 	bl	80002c8 <__aeabi_dsub>
 800ba60:	4642      	mov	r2, r8
 800ba62:	4606      	mov	r6, r0
 800ba64:	460f      	mov	r7, r1
 800ba66:	464b      	mov	r3, r9
 800ba68:	4640      	mov	r0, r8
 800ba6a:	4649      	mov	r1, r9
 800ba6c:	f7f4 fde4 	bl	8000638 <__aeabi_dmul>
 800ba70:	a34d      	add	r3, pc, #308	@ (adr r3, 800bba8 <__ieee754_pow+0xa48>)
 800ba72:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ba76:	4604      	mov	r4, r0
 800ba78:	460d      	mov	r5, r1
 800ba7a:	f7f4 fddd 	bl	8000638 <__aeabi_dmul>
 800ba7e:	a34c      	add	r3, pc, #304	@ (adr r3, 800bbb0 <__ieee754_pow+0xa50>)
 800ba80:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ba84:	f7f4 fc20 	bl	80002c8 <__aeabi_dsub>
 800ba88:	4622      	mov	r2, r4
 800ba8a:	462b      	mov	r3, r5
 800ba8c:	f7f4 fdd4 	bl	8000638 <__aeabi_dmul>
 800ba90:	a349      	add	r3, pc, #292	@ (adr r3, 800bbb8 <__ieee754_pow+0xa58>)
 800ba92:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ba96:	f7f4 fc19 	bl	80002cc <__adddf3>
 800ba9a:	4622      	mov	r2, r4
 800ba9c:	462b      	mov	r3, r5
 800ba9e:	f7f4 fdcb 	bl	8000638 <__aeabi_dmul>
 800baa2:	a347      	add	r3, pc, #284	@ (adr r3, 800bbc0 <__ieee754_pow+0xa60>)
 800baa4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800baa8:	f7f4 fc0e 	bl	80002c8 <__aeabi_dsub>
 800baac:	4622      	mov	r2, r4
 800baae:	462b      	mov	r3, r5
 800bab0:	f7f4 fdc2 	bl	8000638 <__aeabi_dmul>
 800bab4:	a344      	add	r3, pc, #272	@ (adr r3, 800bbc8 <__ieee754_pow+0xa68>)
 800bab6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800baba:	f7f4 fc07 	bl	80002cc <__adddf3>
 800babe:	4622      	mov	r2, r4
 800bac0:	462b      	mov	r3, r5
 800bac2:	f7f4 fdb9 	bl	8000638 <__aeabi_dmul>
 800bac6:	4602      	mov	r2, r0
 800bac8:	460b      	mov	r3, r1
 800baca:	4640      	mov	r0, r8
 800bacc:	4649      	mov	r1, r9
 800bace:	f7f4 fbfb 	bl	80002c8 <__aeabi_dsub>
 800bad2:	4604      	mov	r4, r0
 800bad4:	460d      	mov	r5, r1
 800bad6:	4602      	mov	r2, r0
 800bad8:	460b      	mov	r3, r1
 800bada:	4640      	mov	r0, r8
 800badc:	4649      	mov	r1, r9
 800bade:	f7f4 fdab 	bl	8000638 <__aeabi_dmul>
 800bae2:	2200      	movs	r2, #0
 800bae4:	e9cd 0100 	strd	r0, r1, [sp]
 800bae8:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 800baec:	4620      	mov	r0, r4
 800baee:	4629      	mov	r1, r5
 800baf0:	f7f4 fbea 	bl	80002c8 <__aeabi_dsub>
 800baf4:	4602      	mov	r2, r0
 800baf6:	460b      	mov	r3, r1
 800baf8:	e9dd 0100 	ldrd	r0, r1, [sp]
 800bafc:	f7f4 fec6 	bl	800088c <__aeabi_ddiv>
 800bb00:	4632      	mov	r2, r6
 800bb02:	4604      	mov	r4, r0
 800bb04:	460d      	mov	r5, r1
 800bb06:	463b      	mov	r3, r7
 800bb08:	4640      	mov	r0, r8
 800bb0a:	4649      	mov	r1, r9
 800bb0c:	f7f4 fd94 	bl	8000638 <__aeabi_dmul>
 800bb10:	4632      	mov	r2, r6
 800bb12:	463b      	mov	r3, r7
 800bb14:	f7f4 fbda 	bl	80002cc <__adddf3>
 800bb18:	4602      	mov	r2, r0
 800bb1a:	460b      	mov	r3, r1
 800bb1c:	4620      	mov	r0, r4
 800bb1e:	4629      	mov	r1, r5
 800bb20:	f7f4 fbd2 	bl	80002c8 <__aeabi_dsub>
 800bb24:	4642      	mov	r2, r8
 800bb26:	464b      	mov	r3, r9
 800bb28:	f7f4 fbce 	bl	80002c8 <__aeabi_dsub>
 800bb2c:	460b      	mov	r3, r1
 800bb2e:	4602      	mov	r2, r0
 800bb30:	492d      	ldr	r1, [pc, #180]	@ (800bbe8 <__ieee754_pow+0xa88>)
 800bb32:	2000      	movs	r0, #0
 800bb34:	f7f4 fbc8 	bl	80002c8 <__aeabi_dsub>
 800bb38:	ec41 0b10 	vmov	d0, r0, r1
 800bb3c:	ee10 3a90 	vmov	r3, s1
 800bb40:	eb03 530a 	add.w	r3, r3, sl, lsl #20
 800bb44:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800bb48:	da0b      	bge.n	800bb62 <__ieee754_pow+0xa02>
 800bb4a:	4650      	mov	r0, sl
 800bb4c:	f000 f85c 	bl	800bc08 <scalbn>
 800bb50:	ec51 0b10 	vmov	r0, r1, d0
 800bb54:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800bb58:	f7ff bb6d 	b.w	800b236 <__ieee754_pow+0xd6>
 800bb5c:	f8dd a010 	ldr.w	sl, [sp, #16]
 800bb60:	e73a      	b.n	800b9d8 <__ieee754_pow+0x878>
 800bb62:	ec51 0b10 	vmov	r0, r1, d0
 800bb66:	4619      	mov	r1, r3
 800bb68:	e7f4      	b.n	800bb54 <__ieee754_pow+0x9f4>
 800bb6a:	491f      	ldr	r1, [pc, #124]	@ (800bbe8 <__ieee754_pow+0xa88>)
 800bb6c:	2000      	movs	r0, #0
 800bb6e:	f7ff bb14 	b.w	800b19a <__ieee754_pow+0x3a>
 800bb72:	e9dd 0100 	ldrd	r0, r1, [sp]
 800bb76:	f7ff bb10 	b.w	800b19a <__ieee754_pow+0x3a>
 800bb7a:	4630      	mov	r0, r6
 800bb7c:	4639      	mov	r1, r7
 800bb7e:	f7ff bb0c 	b.w	800b19a <__ieee754_pow+0x3a>
 800bb82:	460c      	mov	r4, r1
 800bb84:	f7ff bb69 	b.w	800b25a <__ieee754_pow+0xfa>
 800bb88:	2400      	movs	r4, #0
 800bb8a:	f7ff bb4b 	b.w	800b224 <__ieee754_pow+0xc4>
 800bb8e:	bf00      	nop
 800bb90:	00000000 	.word	0x00000000
 800bb94:	3fe62e43 	.word	0x3fe62e43
 800bb98:	fefa39ef 	.word	0xfefa39ef
 800bb9c:	3fe62e42 	.word	0x3fe62e42
 800bba0:	0ca86c39 	.word	0x0ca86c39
 800bba4:	be205c61 	.word	0xbe205c61
 800bba8:	72bea4d0 	.word	0x72bea4d0
 800bbac:	3e663769 	.word	0x3e663769
 800bbb0:	c5d26bf1 	.word	0xc5d26bf1
 800bbb4:	3ebbbd41 	.word	0x3ebbbd41
 800bbb8:	af25de2c 	.word	0xaf25de2c
 800bbbc:	3f11566a 	.word	0x3f11566a
 800bbc0:	16bebd93 	.word	0x16bebd93
 800bbc4:	3f66c16c 	.word	0x3f66c16c
 800bbc8:	5555553e 	.word	0x5555553e
 800bbcc:	3fc55555 	.word	0x3fc55555
 800bbd0:	40900000 	.word	0x40900000
 800bbd4:	4090cbff 	.word	0x4090cbff
 800bbd8:	3f6f3400 	.word	0x3f6f3400
 800bbdc:	4090cc00 	.word	0x4090cc00
 800bbe0:	3fe00000 	.word	0x3fe00000
 800bbe4:	fff00000 	.word	0xfff00000
 800bbe8:	3ff00000 	.word	0x3ff00000
 800bbec:	652b82fe 	.word	0x652b82fe
 800bbf0:	3c971547 	.word	0x3c971547

0800bbf4 <fabs>:
 800bbf4:	ec51 0b10 	vmov	r0, r1, d0
 800bbf8:	4602      	mov	r2, r0
 800bbfa:	f021 4300 	bic.w	r3, r1, #2147483648	@ 0x80000000
 800bbfe:	ec43 2b10 	vmov	d0, r2, r3
 800bc02:	4770      	bx	lr
 800bc04:	0000      	movs	r0, r0
	...

0800bc08 <scalbn>:
 800bc08:	b570      	push	{r4, r5, r6, lr}
 800bc0a:	ec55 4b10 	vmov	r4, r5, d0
 800bc0e:	f3c5 510a 	ubfx	r1, r5, #20, #11
 800bc12:	4606      	mov	r6, r0
 800bc14:	462b      	mov	r3, r5
 800bc16:	b991      	cbnz	r1, 800bc3e <scalbn+0x36>
 800bc18:	f025 4300 	bic.w	r3, r5, #2147483648	@ 0x80000000
 800bc1c:	4323      	orrs	r3, r4
 800bc1e:	d03b      	beq.n	800bc98 <scalbn+0x90>
 800bc20:	4b33      	ldr	r3, [pc, #204]	@ (800bcf0 <scalbn+0xe8>)
 800bc22:	4620      	mov	r0, r4
 800bc24:	4629      	mov	r1, r5
 800bc26:	2200      	movs	r2, #0
 800bc28:	f7f4 fd06 	bl	8000638 <__aeabi_dmul>
 800bc2c:	4b31      	ldr	r3, [pc, #196]	@ (800bcf4 <scalbn+0xec>)
 800bc2e:	429e      	cmp	r6, r3
 800bc30:	4604      	mov	r4, r0
 800bc32:	460d      	mov	r5, r1
 800bc34:	da0f      	bge.n	800bc56 <scalbn+0x4e>
 800bc36:	a326      	add	r3, pc, #152	@ (adr r3, 800bcd0 <scalbn+0xc8>)
 800bc38:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bc3c:	e01e      	b.n	800bc7c <scalbn+0x74>
 800bc3e:	f240 72ff 	movw	r2, #2047	@ 0x7ff
 800bc42:	4291      	cmp	r1, r2
 800bc44:	d10b      	bne.n	800bc5e <scalbn+0x56>
 800bc46:	4622      	mov	r2, r4
 800bc48:	4620      	mov	r0, r4
 800bc4a:	4629      	mov	r1, r5
 800bc4c:	f7f4 fb3e 	bl	80002cc <__adddf3>
 800bc50:	4604      	mov	r4, r0
 800bc52:	460d      	mov	r5, r1
 800bc54:	e020      	b.n	800bc98 <scalbn+0x90>
 800bc56:	460b      	mov	r3, r1
 800bc58:	f3c1 510a 	ubfx	r1, r1, #20, #11
 800bc5c:	3936      	subs	r1, #54	@ 0x36
 800bc5e:	f24c 3250 	movw	r2, #50000	@ 0xc350
 800bc62:	4296      	cmp	r6, r2
 800bc64:	dd0d      	ble.n	800bc82 <scalbn+0x7a>
 800bc66:	2d00      	cmp	r5, #0
 800bc68:	a11b      	add	r1, pc, #108	@ (adr r1, 800bcd8 <scalbn+0xd0>)
 800bc6a:	e9d1 0100 	ldrd	r0, r1, [r1]
 800bc6e:	da02      	bge.n	800bc76 <scalbn+0x6e>
 800bc70:	a11b      	add	r1, pc, #108	@ (adr r1, 800bce0 <scalbn+0xd8>)
 800bc72:	e9d1 0100 	ldrd	r0, r1, [r1]
 800bc76:	a318      	add	r3, pc, #96	@ (adr r3, 800bcd8 <scalbn+0xd0>)
 800bc78:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bc7c:	f7f4 fcdc 	bl	8000638 <__aeabi_dmul>
 800bc80:	e7e6      	b.n	800bc50 <scalbn+0x48>
 800bc82:	1872      	adds	r2, r6, r1
 800bc84:	f240 71fe 	movw	r1, #2046	@ 0x7fe
 800bc88:	428a      	cmp	r2, r1
 800bc8a:	dcec      	bgt.n	800bc66 <scalbn+0x5e>
 800bc8c:	2a00      	cmp	r2, #0
 800bc8e:	dd06      	ble.n	800bc9e <scalbn+0x96>
 800bc90:	f36f 531e 	bfc	r3, #20, #11
 800bc94:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 800bc98:	ec45 4b10 	vmov	d0, r4, r5
 800bc9c:	bd70      	pop	{r4, r5, r6, pc}
 800bc9e:	f112 0f35 	cmn.w	r2, #53	@ 0x35
 800bca2:	da08      	bge.n	800bcb6 <scalbn+0xae>
 800bca4:	2d00      	cmp	r5, #0
 800bca6:	a10a      	add	r1, pc, #40	@ (adr r1, 800bcd0 <scalbn+0xc8>)
 800bca8:	e9d1 0100 	ldrd	r0, r1, [r1]
 800bcac:	dac3      	bge.n	800bc36 <scalbn+0x2e>
 800bcae:	a10e      	add	r1, pc, #56	@ (adr r1, 800bce8 <scalbn+0xe0>)
 800bcb0:	e9d1 0100 	ldrd	r0, r1, [r1]
 800bcb4:	e7bf      	b.n	800bc36 <scalbn+0x2e>
 800bcb6:	3236      	adds	r2, #54	@ 0x36
 800bcb8:	f36f 531e 	bfc	r3, #20, #11
 800bcbc:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 800bcc0:	4620      	mov	r0, r4
 800bcc2:	4b0d      	ldr	r3, [pc, #52]	@ (800bcf8 <scalbn+0xf0>)
 800bcc4:	4629      	mov	r1, r5
 800bcc6:	2200      	movs	r2, #0
 800bcc8:	e7d8      	b.n	800bc7c <scalbn+0x74>
 800bcca:	bf00      	nop
 800bccc:	f3af 8000 	nop.w
 800bcd0:	c2f8f359 	.word	0xc2f8f359
 800bcd4:	01a56e1f 	.word	0x01a56e1f
 800bcd8:	8800759c 	.word	0x8800759c
 800bcdc:	7e37e43c 	.word	0x7e37e43c
 800bce0:	8800759c 	.word	0x8800759c
 800bce4:	fe37e43c 	.word	0xfe37e43c
 800bce8:	c2f8f359 	.word	0xc2f8f359
 800bcec:	81a56e1f 	.word	0x81a56e1f
 800bcf0:	43500000 	.word	0x43500000
 800bcf4:	ffff3cb0 	.word	0xffff3cb0
 800bcf8:	3c900000 	.word	0x3c900000

0800bcfc <with_errno>:
 800bcfc:	b510      	push	{r4, lr}
 800bcfe:	ed2d 8b02 	vpush	{d8}
 800bd02:	eeb0 8a40 	vmov.f32	s16, s0
 800bd06:	eef0 8a60 	vmov.f32	s17, s1
 800bd0a:	4604      	mov	r4, r0
 800bd0c:	f7fd f930 	bl	8008f70 <__errno>
 800bd10:	eeb0 0a48 	vmov.f32	s0, s16
 800bd14:	eef0 0a68 	vmov.f32	s1, s17
 800bd18:	ecbd 8b02 	vpop	{d8}
 800bd1c:	6004      	str	r4, [r0, #0]
 800bd1e:	bd10      	pop	{r4, pc}

0800bd20 <xflow>:
 800bd20:	4603      	mov	r3, r0
 800bd22:	b507      	push	{r0, r1, r2, lr}
 800bd24:	ec51 0b10 	vmov	r0, r1, d0
 800bd28:	b183      	cbz	r3, 800bd4c <xflow+0x2c>
 800bd2a:	4602      	mov	r2, r0
 800bd2c:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 800bd30:	e9cd 2300 	strd	r2, r3, [sp]
 800bd34:	e9dd 2300 	ldrd	r2, r3, [sp]
 800bd38:	f7f4 fc7e 	bl	8000638 <__aeabi_dmul>
 800bd3c:	ec41 0b10 	vmov	d0, r0, r1
 800bd40:	2022      	movs	r0, #34	@ 0x22
 800bd42:	b003      	add	sp, #12
 800bd44:	f85d eb04 	ldr.w	lr, [sp], #4
 800bd48:	f7ff bfd8 	b.w	800bcfc <with_errno>
 800bd4c:	4602      	mov	r2, r0
 800bd4e:	460b      	mov	r3, r1
 800bd50:	e7ee      	b.n	800bd30 <xflow+0x10>
 800bd52:	0000      	movs	r0, r0
 800bd54:	0000      	movs	r0, r0
	...

0800bd58 <__math_uflow>:
 800bd58:	ed9f 0b01 	vldr	d0, [pc, #4]	@ 800bd60 <__math_uflow+0x8>
 800bd5c:	f7ff bfe0 	b.w	800bd20 <xflow>
 800bd60:	00000000 	.word	0x00000000
 800bd64:	10000000 	.word	0x10000000

0800bd68 <__math_oflow>:
 800bd68:	ed9f 0b01 	vldr	d0, [pc, #4]	@ 800bd70 <__math_oflow+0x8>
 800bd6c:	f7ff bfd8 	b.w	800bd20 <xflow>
 800bd70:	00000000 	.word	0x00000000
 800bd74:	70000000 	.word	0x70000000

0800bd78 <__ieee754_sqrt>:
 800bd78:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800bd7c:	4a66      	ldr	r2, [pc, #408]	@ (800bf18 <__ieee754_sqrt+0x1a0>)
 800bd7e:	ec55 4b10 	vmov	r4, r5, d0
 800bd82:	43aa      	bics	r2, r5
 800bd84:	462b      	mov	r3, r5
 800bd86:	4621      	mov	r1, r4
 800bd88:	d110      	bne.n	800bdac <__ieee754_sqrt+0x34>
 800bd8a:	4622      	mov	r2, r4
 800bd8c:	4620      	mov	r0, r4
 800bd8e:	4629      	mov	r1, r5
 800bd90:	f7f4 fc52 	bl	8000638 <__aeabi_dmul>
 800bd94:	4602      	mov	r2, r0
 800bd96:	460b      	mov	r3, r1
 800bd98:	4620      	mov	r0, r4
 800bd9a:	4629      	mov	r1, r5
 800bd9c:	f7f4 fa96 	bl	80002cc <__adddf3>
 800bda0:	4604      	mov	r4, r0
 800bda2:	460d      	mov	r5, r1
 800bda4:	ec45 4b10 	vmov	d0, r4, r5
 800bda8:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800bdac:	2d00      	cmp	r5, #0
 800bdae:	dc0e      	bgt.n	800bdce <__ieee754_sqrt+0x56>
 800bdb0:	f025 4200 	bic.w	r2, r5, #2147483648	@ 0x80000000
 800bdb4:	4322      	orrs	r2, r4
 800bdb6:	d0f5      	beq.n	800bda4 <__ieee754_sqrt+0x2c>
 800bdb8:	b19d      	cbz	r5, 800bde2 <__ieee754_sqrt+0x6a>
 800bdba:	4622      	mov	r2, r4
 800bdbc:	4620      	mov	r0, r4
 800bdbe:	4629      	mov	r1, r5
 800bdc0:	f7f4 fa82 	bl	80002c8 <__aeabi_dsub>
 800bdc4:	4602      	mov	r2, r0
 800bdc6:	460b      	mov	r3, r1
 800bdc8:	f7f4 fd60 	bl	800088c <__aeabi_ddiv>
 800bdcc:	e7e8      	b.n	800bda0 <__ieee754_sqrt+0x28>
 800bdce:	152a      	asrs	r2, r5, #20
 800bdd0:	d115      	bne.n	800bdfe <__ieee754_sqrt+0x86>
 800bdd2:	2000      	movs	r0, #0
 800bdd4:	e009      	b.n	800bdea <__ieee754_sqrt+0x72>
 800bdd6:	0acb      	lsrs	r3, r1, #11
 800bdd8:	3a15      	subs	r2, #21
 800bdda:	0549      	lsls	r1, r1, #21
 800bddc:	2b00      	cmp	r3, #0
 800bdde:	d0fa      	beq.n	800bdd6 <__ieee754_sqrt+0x5e>
 800bde0:	e7f7      	b.n	800bdd2 <__ieee754_sqrt+0x5a>
 800bde2:	462a      	mov	r2, r5
 800bde4:	e7fa      	b.n	800bddc <__ieee754_sqrt+0x64>
 800bde6:	005b      	lsls	r3, r3, #1
 800bde8:	3001      	adds	r0, #1
 800bdea:	02dc      	lsls	r4, r3, #11
 800bdec:	d5fb      	bpl.n	800bde6 <__ieee754_sqrt+0x6e>
 800bdee:	1e44      	subs	r4, r0, #1
 800bdf0:	1b12      	subs	r2, r2, r4
 800bdf2:	f1c0 0420 	rsb	r4, r0, #32
 800bdf6:	fa21 f404 	lsr.w	r4, r1, r4
 800bdfa:	4323      	orrs	r3, r4
 800bdfc:	4081      	lsls	r1, r0
 800bdfe:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800be02:	f2a2 37ff 	subw	r7, r2, #1023	@ 0x3ff
 800be06:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800be0a:	07d2      	lsls	r2, r2, #31
 800be0c:	bf5c      	itt	pl
 800be0e:	005b      	lslpl	r3, r3, #1
 800be10:	eb03 73d1 	addpl.w	r3, r3, r1, lsr #31
 800be14:	ea4f 0343 	mov.w	r3, r3, lsl #1
 800be18:	bf58      	it	pl
 800be1a:	0049      	lslpl	r1, r1, #1
 800be1c:	2600      	movs	r6, #0
 800be1e:	eb03 73d1 	add.w	r3, r3, r1, lsr #31
 800be22:	107f      	asrs	r7, r7, #1
 800be24:	0049      	lsls	r1, r1, #1
 800be26:	2016      	movs	r0, #22
 800be28:	4632      	mov	r2, r6
 800be2a:	f44f 1400 	mov.w	r4, #2097152	@ 0x200000
 800be2e:	1915      	adds	r5, r2, r4
 800be30:	429d      	cmp	r5, r3
 800be32:	bfde      	ittt	le
 800be34:	192a      	addle	r2, r5, r4
 800be36:	1b5b      	suble	r3, r3, r5
 800be38:	1936      	addle	r6, r6, r4
 800be3a:	0fcd      	lsrs	r5, r1, #31
 800be3c:	3801      	subs	r0, #1
 800be3e:	eb05 0343 	add.w	r3, r5, r3, lsl #1
 800be42:	ea4f 0141 	mov.w	r1, r1, lsl #1
 800be46:	ea4f 0454 	mov.w	r4, r4, lsr #1
 800be4a:	d1f0      	bne.n	800be2e <__ieee754_sqrt+0xb6>
 800be4c:	4605      	mov	r5, r0
 800be4e:	2420      	movs	r4, #32
 800be50:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800be54:	4293      	cmp	r3, r2
 800be56:	eb0c 0e00 	add.w	lr, ip, r0
 800be5a:	dc02      	bgt.n	800be62 <__ieee754_sqrt+0xea>
 800be5c:	d113      	bne.n	800be86 <__ieee754_sqrt+0x10e>
 800be5e:	458e      	cmp	lr, r1
 800be60:	d811      	bhi.n	800be86 <__ieee754_sqrt+0x10e>
 800be62:	f1be 0f00 	cmp.w	lr, #0
 800be66:	eb0e 000c 	add.w	r0, lr, ip
 800be6a:	da3f      	bge.n	800beec <__ieee754_sqrt+0x174>
 800be6c:	2800      	cmp	r0, #0
 800be6e:	db3d      	blt.n	800beec <__ieee754_sqrt+0x174>
 800be70:	f102 0801 	add.w	r8, r2, #1
 800be74:	1a9b      	subs	r3, r3, r2
 800be76:	458e      	cmp	lr, r1
 800be78:	bf88      	it	hi
 800be7a:	f103 33ff 	addhi.w	r3, r3, #4294967295
 800be7e:	eba1 010e 	sub.w	r1, r1, lr
 800be82:	4465      	add	r5, ip
 800be84:	4642      	mov	r2, r8
 800be86:	ea4f 7ed1 	mov.w	lr, r1, lsr #31
 800be8a:	3c01      	subs	r4, #1
 800be8c:	eb0e 0343 	add.w	r3, lr, r3, lsl #1
 800be90:	ea4f 0141 	mov.w	r1, r1, lsl #1
 800be94:	ea4f 0c5c 	mov.w	ip, ip, lsr #1
 800be98:	d1dc      	bne.n	800be54 <__ieee754_sqrt+0xdc>
 800be9a:	4319      	orrs	r1, r3
 800be9c:	d01b      	beq.n	800bed6 <__ieee754_sqrt+0x15e>
 800be9e:	f8df a07c 	ldr.w	sl, [pc, #124]	@ 800bf1c <__ieee754_sqrt+0x1a4>
 800bea2:	f8df b07c 	ldr.w	fp, [pc, #124]	@ 800bf20 <__ieee754_sqrt+0x1a8>
 800bea6:	e9da 0100 	ldrd	r0, r1, [sl]
 800beaa:	e9db 2300 	ldrd	r2, r3, [fp]
 800beae:	f7f4 fa0b 	bl	80002c8 <__aeabi_dsub>
 800beb2:	e9da 8900 	ldrd	r8, r9, [sl]
 800beb6:	4602      	mov	r2, r0
 800beb8:	460b      	mov	r3, r1
 800beba:	4640      	mov	r0, r8
 800bebc:	4649      	mov	r1, r9
 800bebe:	f7f4 fe37 	bl	8000b30 <__aeabi_dcmple>
 800bec2:	b140      	cbz	r0, 800bed6 <__ieee754_sqrt+0x15e>
 800bec4:	f1b5 3fff 	cmp.w	r5, #4294967295
 800bec8:	e9da 0100 	ldrd	r0, r1, [sl]
 800becc:	e9db 2300 	ldrd	r2, r3, [fp]
 800bed0:	d10e      	bne.n	800bef0 <__ieee754_sqrt+0x178>
 800bed2:	3601      	adds	r6, #1
 800bed4:	4625      	mov	r5, r4
 800bed6:	1073      	asrs	r3, r6, #1
 800bed8:	f103 537f 	add.w	r3, r3, #1069547520	@ 0x3fc00000
 800bedc:	f503 1300 	add.w	r3, r3, #2097152	@ 0x200000
 800bee0:	eb03 5107 	add.w	r1, r3, r7, lsl #20
 800bee4:	086b      	lsrs	r3, r5, #1
 800bee6:	ea43 70c6 	orr.w	r0, r3, r6, lsl #31
 800beea:	e759      	b.n	800bda0 <__ieee754_sqrt+0x28>
 800beec:	4690      	mov	r8, r2
 800beee:	e7c1      	b.n	800be74 <__ieee754_sqrt+0xfc>
 800bef0:	f7f4 f9ec 	bl	80002cc <__adddf3>
 800bef4:	e9da 8900 	ldrd	r8, r9, [sl]
 800bef8:	4602      	mov	r2, r0
 800befa:	460b      	mov	r3, r1
 800befc:	4640      	mov	r0, r8
 800befe:	4649      	mov	r1, r9
 800bf00:	f7f4 fe0c 	bl	8000b1c <__aeabi_dcmplt>
 800bf04:	b120      	cbz	r0, 800bf10 <__ieee754_sqrt+0x198>
 800bf06:	1cab      	adds	r3, r5, #2
 800bf08:	bf08      	it	eq
 800bf0a:	3601      	addeq	r6, #1
 800bf0c:	3502      	adds	r5, #2
 800bf0e:	e7e2      	b.n	800bed6 <__ieee754_sqrt+0x15e>
 800bf10:	1c6b      	adds	r3, r5, #1
 800bf12:	f023 0501 	bic.w	r5, r3, #1
 800bf16:	e7de      	b.n	800bed6 <__ieee754_sqrt+0x15e>
 800bf18:	7ff00000 	.word	0x7ff00000
 800bf1c:	0800c3d8 	.word	0x0800c3d8
 800bf20:	0800c3d0 	.word	0x0800c3d0

0800bf24 <_init>:
 800bf24:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800bf26:	bf00      	nop
 800bf28:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800bf2a:	bc08      	pop	{r3}
 800bf2c:	469e      	mov	lr, r3
 800bf2e:	4770      	bx	lr

0800bf30 <_fini>:
 800bf30:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800bf32:	bf00      	nop
 800bf34:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800bf36:	bc08      	pop	{r3}
 800bf38:	469e      	mov	lr, r3
 800bf3a:	4770      	bx	lr
