#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x174c4d0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x174c660 .scope module, "tb" "tb" 3 54;
 .timescale -12 -12;
L_0x1757ab0 .functor NOT 1, L_0x17826f0, C4<0>, C4<0>, C4<0>;
L_0x1782480 .functor XOR 1, L_0x1782320, L_0x17823e0, C4<0>, C4<0>;
L_0x17825e0 .functor XOR 1, L_0x1782480, L_0x1782540, C4<0>, C4<0>;
v0x177e8b0_0 .net *"_ivl_10", 0 0, L_0x1782540;  1 drivers
v0x177e9b0_0 .net *"_ivl_12", 0 0, L_0x17825e0;  1 drivers
v0x177ea90_0 .net *"_ivl_2", 0 0, L_0x1781650;  1 drivers
v0x177eb50_0 .net *"_ivl_4", 0 0, L_0x1782320;  1 drivers
v0x177ec30_0 .net *"_ivl_6", 0 0, L_0x17823e0;  1 drivers
v0x177ed60_0 .net *"_ivl_8", 0 0, L_0x1782480;  1 drivers
v0x177ee40_0 .net "a", 0 0, v0x177c020_0;  1 drivers
v0x177eee0_0 .net "b", 0 0, v0x177c0c0_0;  1 drivers
v0x177ef80_0 .net "c", 0 0, v0x177c160_0;  1 drivers
v0x177f020_0 .var "clk", 0 0;
v0x177f0c0_0 .net "d", 0 0, v0x177c2d0_0;  1 drivers
v0x177f160_0 .net "out_dut", 0 0, L_0x17820d0;  1 drivers
v0x177f200_0 .net "out_ref", 0 0, L_0x17801d0;  1 drivers
v0x177f2a0_0 .var/2u "stats1", 159 0;
v0x177f340_0 .var/2u "strobe", 0 0;
v0x177f3e0_0 .net "tb_match", 0 0, L_0x17826f0;  1 drivers
v0x177f4a0_0 .net "tb_mismatch", 0 0, L_0x1757ab0;  1 drivers
v0x177f670_0 .net "wavedrom_enable", 0 0, v0x177c3c0_0;  1 drivers
v0x177f710_0 .net "wavedrom_title", 511 0, v0x177c460_0;  1 drivers
L_0x1781650 .concat [ 1 0 0 0], L_0x17801d0;
L_0x1782320 .concat [ 1 0 0 0], L_0x17801d0;
L_0x17823e0 .concat [ 1 0 0 0], L_0x17820d0;
L_0x1782540 .concat [ 1 0 0 0], L_0x17801d0;
L_0x17826f0 .cmp/eeq 1, L_0x1781650, L_0x17825e0;
S_0x174c7f0 .scope module, "good1" "reference_module" 3 99, 3 4 0, S_0x174c660;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out";
L_0x174cf70 .functor NOT 1, v0x177c160_0, C4<0>, C4<0>, C4<0>;
L_0x1758370 .functor NOT 1, v0x177c0c0_0, C4<0>, C4<0>, C4<0>;
L_0x177f920 .functor AND 1, L_0x174cf70, L_0x1758370, C4<1>, C4<1>;
L_0x177f9c0 .functor NOT 1, v0x177c2d0_0, C4<0>, C4<0>, C4<0>;
L_0x177faf0 .functor NOT 1, v0x177c020_0, C4<0>, C4<0>, C4<0>;
L_0x177fbf0 .functor AND 1, L_0x177f9c0, L_0x177faf0, C4<1>, C4<1>;
L_0x177fcd0 .functor OR 1, L_0x177f920, L_0x177fbf0, C4<0>, C4<0>;
L_0x177fd90 .functor AND 1, v0x177c020_0, v0x177c160_0, C4<1>, C4<1>;
L_0x177fe50 .functor AND 1, L_0x177fd90, v0x177c2d0_0, C4<1>, C4<1>;
L_0x177ff10 .functor OR 1, L_0x177fcd0, L_0x177fe50, C4<0>, C4<0>;
L_0x1780080 .functor AND 1, v0x177c0c0_0, v0x177c160_0, C4<1>, C4<1>;
L_0x17800f0 .functor AND 1, L_0x1780080, v0x177c2d0_0, C4<1>, C4<1>;
L_0x17801d0 .functor OR 1, L_0x177ff10, L_0x17800f0, C4<0>, C4<0>;
v0x1757d20_0 .net *"_ivl_0", 0 0, L_0x174cf70;  1 drivers
v0x1757dc0_0 .net *"_ivl_10", 0 0, L_0x177fbf0;  1 drivers
v0x177a810_0 .net *"_ivl_12", 0 0, L_0x177fcd0;  1 drivers
v0x177a8d0_0 .net *"_ivl_14", 0 0, L_0x177fd90;  1 drivers
v0x177a9b0_0 .net *"_ivl_16", 0 0, L_0x177fe50;  1 drivers
v0x177aae0_0 .net *"_ivl_18", 0 0, L_0x177ff10;  1 drivers
v0x177abc0_0 .net *"_ivl_2", 0 0, L_0x1758370;  1 drivers
v0x177aca0_0 .net *"_ivl_20", 0 0, L_0x1780080;  1 drivers
v0x177ad80_0 .net *"_ivl_22", 0 0, L_0x17800f0;  1 drivers
v0x177ae60_0 .net *"_ivl_4", 0 0, L_0x177f920;  1 drivers
v0x177af40_0 .net *"_ivl_6", 0 0, L_0x177f9c0;  1 drivers
v0x177b020_0 .net *"_ivl_8", 0 0, L_0x177faf0;  1 drivers
v0x177b100_0 .net "a", 0 0, v0x177c020_0;  alias, 1 drivers
v0x177b1c0_0 .net "b", 0 0, v0x177c0c0_0;  alias, 1 drivers
v0x177b280_0 .net "c", 0 0, v0x177c160_0;  alias, 1 drivers
v0x177b340_0 .net "d", 0 0, v0x177c2d0_0;  alias, 1 drivers
v0x177b400_0 .net "out", 0 0, L_0x17801d0;  alias, 1 drivers
S_0x177b560 .scope module, "stim1" "stimulus_gen" 3 92, 3 17 0, S_0x174c660;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "a";
    .port_info 2 /OUTPUT 1 "b";
    .port_info 3 /OUTPUT 1 "c";
    .port_info 4 /OUTPUT 1 "d";
    .port_info 5 /OUTPUT 512 "wavedrom_title";
    .port_info 6 /OUTPUT 1 "wavedrom_enable";
v0x177c020_0 .var "a", 0 0;
v0x177c0c0_0 .var "b", 0 0;
v0x177c160_0 .var "c", 0 0;
v0x177c230_0 .net "clk", 0 0, v0x177f020_0;  1 drivers
v0x177c2d0_0 .var "d", 0 0;
v0x177c3c0_0 .var "wavedrom_enable", 0 0;
v0x177c460_0 .var "wavedrom_title", 511 0;
S_0x177b800 .scope begin, "$unm_blk_1" "$unm_blk_1" 3 38, 3 38 0, S_0x177b560;
 .timescale -12 -12;
v0x177ba60_0 .var/2s "count", 31 0;
E_0x1747420/0 .event negedge, v0x177c230_0;
E_0x1747420/1 .event posedge, v0x177c230_0;
E_0x1747420 .event/or E_0x1747420/0, E_0x1747420/1;
E_0x1747670 .event negedge, v0x177c230_0;
E_0x17319f0 .event posedge, v0x177c230_0;
S_0x177bb60 .scope task, "wavedrom_start" "wavedrom_start" 3 29, 3 29 0, S_0x177b560;
 .timescale -12 -12;
v0x177bd60_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x177be40 .scope task, "wavedrom_stop" "wavedrom_stop" 3 32, 3 32 0, S_0x177b560;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x177c5c0 .scope module, "top_module1" "top_module" 3 106, 4 1 0, S_0x174c660;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out";
L_0x1780330 .functor NOT 1, v0x177c160_0, C4<0>, C4<0>, C4<0>;
L_0x17803a0 .functor NOT 1, v0x177c2d0_0, C4<0>, C4<0>, C4<0>;
L_0x1780430 .functor AND 1, L_0x1780330, L_0x17803a0, C4<1>, C4<1>;
L_0x1780540 .functor AND 1, v0x177c020_0, v0x177c0c0_0, C4<1>, C4<1>;
L_0x17805e0 .functor AND 1, L_0x1780540, v0x177c2d0_0, C4<1>, C4<1>;
L_0x17807b0 .functor OR 1, L_0x1780430, L_0x17805e0, C4<0>, C4<0>;
L_0x1780900 .functor NOT 1, v0x177c020_0, C4<0>, C4<0>, C4<0>;
L_0x1780970 .functor NOT 1, v0x177c0c0_0, C4<0>, C4<0>, C4<0>;
L_0x1780a30 .functor AND 1, L_0x1780900, L_0x1780970, C4<1>, C4<1>;
L_0x1780b40 .functor AND 1, L_0x1780a30, v0x177c160_0, C4<1>, C4<1>;
L_0x1780d70 .functor OR 1, L_0x17807b0, L_0x1780b40, C4<0>, C4<0>;
L_0x1780e30 .functor NOT 1, v0x177c020_0, C4<0>, C4<0>, C4<0>;
L_0x1781020 .functor AND 1, L_0x1780e30, v0x177c0c0_0, C4<1>, C4<1>;
L_0x17811f0 .functor NOT 1, v0x177c160_0, C4<0>, C4<0>, C4<0>;
L_0x1780fb0 .functor AND 1, L_0x1781020, L_0x17811f0, C4<1>, C4<1>;
L_0x1781380 .functor OR 1, L_0x1780d70, L_0x1780fb0, C4<0>, C4<0>;
L_0x1781520 .functor NOT 1, v0x177c0c0_0, C4<0>, C4<0>, C4<0>;
L_0x1781590 .functor AND 1, v0x177c020_0, L_0x1781520, C4<1>, C4<1>;
L_0x17816f0 .functor NOT 1, v0x177c160_0, C4<0>, C4<0>, C4<0>;
L_0x1781760 .functor AND 1, L_0x1781590, L_0x17816f0, C4<1>, C4<1>;
L_0x1781920 .functor OR 1, L_0x1781380, L_0x1781760, C4<0>, C4<0>;
L_0x1781a30 .functor AND 1, v0x177c020_0, v0x177c0c0_0, C4<1>, C4<1>;
L_0x1781b60 .functor NOT 1, v0x177c2d0_0, C4<0>, C4<0>, C4<0>;
L_0x1781bd0 .functor AND 1, L_0x1781a30, L_0x1781b60, C4<1>, C4<1>;
L_0x1781db0 .functor OR 1, L_0x1781920, L_0x1781bd0, C4<0>, C4<0>;
L_0x1781ec0 .functor NOT 1, v0x177c020_0, C4<0>, C4<0>, C4<0>;
L_0x1782010 .functor AND 1, v0x177c2d0_0, L_0x1781ec0, C4<1>, C4<1>;
L_0x17820d0 .functor OR 1, L_0x1781db0, L_0x1782010, C4<0>, C4<0>;
v0x177c8b0_0 .net *"_ivl_0", 0 0, L_0x1780330;  1 drivers
v0x177c990_0 .net *"_ivl_10", 0 0, L_0x17807b0;  1 drivers
v0x177ca70_0 .net *"_ivl_12", 0 0, L_0x1780900;  1 drivers
v0x177cb60_0 .net *"_ivl_14", 0 0, L_0x1780970;  1 drivers
v0x177cc40_0 .net *"_ivl_16", 0 0, L_0x1780a30;  1 drivers
v0x177cd70_0 .net *"_ivl_18", 0 0, L_0x1780b40;  1 drivers
v0x177ce50_0 .net *"_ivl_2", 0 0, L_0x17803a0;  1 drivers
v0x177cf30_0 .net *"_ivl_20", 0 0, L_0x1780d70;  1 drivers
v0x177d010_0 .net *"_ivl_22", 0 0, L_0x1780e30;  1 drivers
v0x177d0f0_0 .net *"_ivl_24", 0 0, L_0x1781020;  1 drivers
v0x177d1d0_0 .net *"_ivl_26", 0 0, L_0x17811f0;  1 drivers
v0x177d2b0_0 .net *"_ivl_28", 0 0, L_0x1780fb0;  1 drivers
v0x177d390_0 .net *"_ivl_30", 0 0, L_0x1781380;  1 drivers
v0x177d470_0 .net *"_ivl_32", 0 0, L_0x1781520;  1 drivers
v0x177d550_0 .net *"_ivl_34", 0 0, L_0x1781590;  1 drivers
v0x177d630_0 .net *"_ivl_36", 0 0, L_0x17816f0;  1 drivers
v0x177d710_0 .net *"_ivl_38", 0 0, L_0x1781760;  1 drivers
v0x177d900_0 .net *"_ivl_4", 0 0, L_0x1780430;  1 drivers
v0x177d9e0_0 .net *"_ivl_40", 0 0, L_0x1781920;  1 drivers
v0x177dac0_0 .net *"_ivl_42", 0 0, L_0x1781a30;  1 drivers
v0x177dba0_0 .net *"_ivl_44", 0 0, L_0x1781b60;  1 drivers
v0x177dc80_0 .net *"_ivl_46", 0 0, L_0x1781bd0;  1 drivers
v0x177dd60_0 .net *"_ivl_48", 0 0, L_0x1781db0;  1 drivers
v0x177de40_0 .net *"_ivl_50", 0 0, L_0x1781ec0;  1 drivers
v0x177df20_0 .net *"_ivl_52", 0 0, L_0x1782010;  1 drivers
v0x177e000_0 .net *"_ivl_6", 0 0, L_0x1780540;  1 drivers
v0x177e0e0_0 .net *"_ivl_8", 0 0, L_0x17805e0;  1 drivers
v0x177e1c0_0 .net "a", 0 0, v0x177c020_0;  alias, 1 drivers
v0x177e260_0 .net "b", 0 0, v0x177c0c0_0;  alias, 1 drivers
v0x177e350_0 .net "c", 0 0, v0x177c160_0;  alias, 1 drivers
v0x177e440_0 .net "d", 0 0, v0x177c2d0_0;  alias, 1 drivers
v0x177e530_0 .net "out", 0 0, L_0x17820d0;  alias, 1 drivers
S_0x177e690 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 115, 3 115 0, S_0x174c660;
 .timescale -12 -12;
E_0x17471c0 .event anyedge, v0x177f340_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x177f340_0;
    %nor/r;
    %assign/vec4 v0x177f340_0, 0;
    %wait E_0x17471c0;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x177b560;
T_3 ;
    %fork t_1, S_0x177b800;
    %jmp t_0;
    .scope S_0x177b800;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x177ba60_0, 0, 32;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x177c2d0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x177c160_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x177c0c0_0, 0;
    %assign/vec4 v0x177c020_0, 0;
    %pushi/vec4 16, 0, 32;
T_3.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.1, 5;
    %jmp/1 T_3.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x17319f0;
    %load/vec4 v0x177ba60_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v0x177ba60_0, 0, 32;
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x177c2d0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x177c160_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x177c0c0_0, 0;
    %assign/vec4 v0x177c020_0, 0;
    %jmp T_3.0;
T_3.1 ;
    %pop/vec4 1;
    %wait E_0x1747670;
    %fork TD_tb.stim1.wavedrom_stop, S_0x177be40;
    %join;
    %pushi/vec4 200, 0, 32;
T_3.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.3, 5;
    %jmp/1 T_3.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x1747420;
    %vpi_func 3 47 "$urandom" 32 {0 0 0};
    %pad/u 4;
    %split/vec4 1;
    %assign/vec4 v0x177c020_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x177c0c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x177c160_0, 0;
    %assign/vec4 v0x177c2d0_0, 0;
    %jmp T_3.2;
T_3.3 ;
    %pop/vec4 1;
    %delay 1, 0;
    %vpi_call/w 3 49 "$finish" {0 0 0};
    %end;
    .scope S_0x177b560;
t_0 %join;
    %end;
    .thread T_3;
    .scope S_0x174c660;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x177f020_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x177f340_0, 0, 1;
    %end;
    .thread T_4, $init;
    .scope S_0x174c660;
T_5 ;
T_5.0 ;
    %delay 5, 0;
    %load/vec4 v0x177f020_0;
    %inv;
    %store/vec4 v0x177f020_0, 0, 1;
    %jmp T_5.0;
T_5.1 ;
    %end;
    .thread T_5;
    .scope S_0x174c660;
T_6 ;
    %vpi_call/w 3 84 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 85 "$dumpvars", 32'sb00000000000000000000000000000001, v0x177c230_0, v0x177f4a0_0, v0x177ee40_0, v0x177eee0_0, v0x177ef80_0, v0x177f0c0_0, v0x177f200_0, v0x177f160_0 {0 0 0};
    %end;
    .thread T_6;
    .scope S_0x174c660;
T_7 ;
    %load/vec4 v0x177f2a0_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.0, 4;
    %load/vec4 v0x177f2a0_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x177f2a0_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 124 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_7.1;
T_7.0 ;
    %vpi_call/w 3 125 "$display", "Hint: Output '%s' has no mismatches.", "out" {0 0 0};
T_7.1 ;
    %load/vec4 v0x177f2a0_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x177f2a0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 127 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 128 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x177f2a0_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x177f2a0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 129 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_7, $final;
    .scope S_0x174c660;
T_8 ;
    %wait E_0x1747420;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x177f2a0_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x177f2a0_0, 4, 32;
    %load/vec4 v0x177f3e0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v0x177f2a0_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.2, 4;
    %vpi_func 3 140 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x177f2a0_0, 4, 32;
T_8.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x177f2a0_0;
    %pushi/vec4 128, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x177f2a0_0, 4, 32;
T_8.0 ;
    %load/vec4 v0x177f200_0;
    %load/vec4 v0x177f200_0;
    %load/vec4 v0x177f160_0;
    %xor;
    %load/vec4 v0x177f200_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_8.4, 6;
    %load/vec4 v0x177f2a0_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.6, 4;
    %vpi_func 3 144 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x177f2a0_0, 4, 32;
T_8.6 ;
    %load/vec4 v0x177f2a0_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x177f2a0_0, 4, 32;
T_8.4 ;
    %jmp T_8;
    .thread T_8;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/kmap2/kmap2_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt-4o/can55_depth0/human/kmap2/iter0/response33/top_module.sv";
