// Seed: 2020070409
module module_0 (
    input  wand id_0,
    input  tri  module_0,
    input  wand id_2,
    input  tri0 id_3,
    input  wire id_4,
    output wor  id_5,
    input  wand id_6,
    output wand id_7
);
  final begin : LABEL_0
    if (id_2 == 1) disable id_9;
  end
  assign id_5 = 1;
  assign id_5 = id_3;
  assign module_1.type_6 = 0;
  wand id_10 = {id_6{1}};
endmodule
module module_1 (
    input tri0 id_0,
    input tri0 id_1,
    inout tri1 id_2,
    input supply1 id_3,
    output supply0 id_4
);
  assign id_4 = id_3 ? id_0 : 1 + 1'h0;
  module_0 modCall_1 (
      id_3,
      id_3,
      id_2,
      id_3,
      id_3,
      id_2,
      id_0,
      id_4
  );
endmodule
