<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p12" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_12{left:69px;bottom:1141px;letter-spacing:-0.15px;}
#t2_12{left:69px;bottom:68px;letter-spacing:-0.1px;}
#t3_12{left:91px;bottom:68px;letter-spacing:0.1px;}
#t4_12{left:824px;bottom:1112px;letter-spacing:0.13px;}
#t5_12{left:69px;bottom:1088px;letter-spacing:-0.14px;}
#t6_12{left:142px;bottom:1088px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t7_12{left:420px;bottom:1088px;letter-spacing:-0.05px;word-spacing:-0.01px;}
#t8_12{left:801px;bottom:1088px;letter-spacing:-0.18px;}
#t9_12{left:69px;bottom:1044px;letter-spacing:0.18px;word-spacing:0.01px;}
#ta_12{left:69px;bottom:1025px;letter-spacing:0.18px;word-spacing:0.01px;}
#tb_12{left:69px;bottom:1010px;letter-spacing:-0.13px;}
#tc_12{left:124px;bottom:1010px;letter-spacing:-0.15px;word-spacing:0.01px;}
#td_12{left:384px;bottom:1010px;letter-spacing:-0.05px;word-spacing:-0.01px;}
#te_12{left:809px;bottom:1010px;letter-spacing:-0.17px;}
#tf_12{left:69px;bottom:995px;letter-spacing:-0.13px;}
#tg_12{left:124px;bottom:995px;letter-spacing:-0.14px;word-spacing:0.01px;}
#th_12{left:408px;bottom:995px;letter-spacing:-0.05px;word-spacing:-0.01px;}
#ti_12{left:809px;bottom:995px;letter-spacing:-0.17px;}
#tj_12{left:69px;bottom:979px;letter-spacing:-0.12px;}
#tk_12{left:142px;bottom:979px;letter-spacing:-0.12px;}
#tl_12{left:654px;bottom:979px;letter-spacing:-0.06px;word-spacing:0.01px;}
#tm_12{left:809px;bottom:979px;letter-spacing:-0.1px;}
#tn_12{left:69px;bottom:964px;letter-spacing:-0.13px;}
#to_12{left:124px;bottom:964px;letter-spacing:-0.14px;word-spacing:0.01px;}
#tp_12{left:474px;bottom:964px;letter-spacing:-0.05px;word-spacing:-0.01px;}
#tq_12{left:809px;bottom:964px;letter-spacing:-0.16px;}
#tr_12{left:69px;bottom:949px;letter-spacing:-0.13px;}
#ts_12{left:124px;bottom:949px;letter-spacing:-0.14px;word-spacing:0.01px;}
#tt_12{left:444px;bottom:949px;letter-spacing:-0.05px;}
#tu_12{left:809px;bottom:949px;letter-spacing:-0.16px;}
#tv_12{left:69px;bottom:933px;letter-spacing:-0.13px;}
#tw_12{left:124px;bottom:933px;letter-spacing:-0.15px;word-spacing:0.01px;}
#tx_12{left:540px;bottom:933px;letter-spacing:-0.06px;}
#ty_12{left:809px;bottom:933px;letter-spacing:-0.09px;}
#tz_12{left:69px;bottom:918px;letter-spacing:-0.12px;}
#t10_12{left:142px;bottom:918px;letter-spacing:-0.12px;}
#t11_12{left:546px;bottom:918px;letter-spacing:-0.05px;word-spacing:-0.01px;}
#t12_12{left:809px;bottom:918px;letter-spacing:-0.17px;}
#t13_12{left:69px;bottom:903px;letter-spacing:-0.13px;}
#t14_12{left:124px;bottom:903px;letter-spacing:-0.15px;word-spacing:0.01px;}
#t15_12{left:264px;bottom:903px;letter-spacing:-0.06px;}
#t16_12{left:809px;bottom:903px;letter-spacing:-0.17px;}
#t17_12{left:69px;bottom:859px;letter-spacing:0.18px;word-spacing:0.01px;}
#t18_12{left:69px;bottom:840px;letter-spacing:0.18px;word-spacing:-0.01px;}
#t19_12{left:69px;bottom:820px;letter-spacing:0.18px;}
#t1a_12{left:69px;bottom:805px;letter-spacing:-0.12px;}
#t1b_12{left:124px;bottom:805px;letter-spacing:-0.14px;}
#t1c_12{left:504px;bottom:805px;letter-spacing:-0.06px;}
#t1d_12{left:809px;bottom:805px;letter-spacing:-0.16px;}
#t1e_12{left:69px;bottom:790px;letter-spacing:-0.13px;}
#t1f_12{left:142px;bottom:790px;letter-spacing:-0.12px;}
#t1g_12{left:492px;bottom:790px;letter-spacing:-0.06px;word-spacing:-0.01px;}
#t1h_12{left:809px;bottom:790px;letter-spacing:-0.17px;}
#t1i_12{left:69px;bottom:774px;letter-spacing:-0.13px;}
#t1j_12{left:142px;bottom:774px;letter-spacing:-0.12px;}
#t1k_12{left:294px;bottom:774px;letter-spacing:-0.06px;}
#t1l_12{left:809px;bottom:774px;letter-spacing:-0.17px;}
#t1m_12{left:69px;bottom:759px;letter-spacing:-0.13px;}
#t1n_12{left:142px;bottom:759px;letter-spacing:-0.11px;}
#t1o_12{left:348px;bottom:759px;letter-spacing:-0.05px;word-spacing:-0.01px;}
#t1p_12{left:809px;bottom:759px;letter-spacing:-0.17px;}
#t1q_12{left:69px;bottom:744px;letter-spacing:-0.12px;}
#t1r_12{left:142px;bottom:744px;letter-spacing:-0.11px;}
#t1s_12{left:684px;bottom:744px;letter-spacing:-0.06px;word-spacing:-0.01px;}
#t1t_12{left:809px;bottom:744px;letter-spacing:-0.15px;}
#t1u_12{left:69px;bottom:729px;letter-spacing:-0.12px;}
#t1v_12{left:142px;bottom:729px;letter-spacing:-0.12px;}
#t1w_12{left:522px;bottom:729px;letter-spacing:-0.05px;word-spacing:-0.01px;}
#t1x_12{left:809px;bottom:729px;letter-spacing:-0.16px;}
#t1y_12{left:69px;bottom:713px;letter-spacing:-0.12px;}
#t1z_12{left:161px;bottom:713px;letter-spacing:-0.11px;}
#t20_12{left:342px;bottom:713px;letter-spacing:-0.06px;}
#t21_12{left:809px;bottom:713px;letter-spacing:-0.17px;}
#t22_12{left:69px;bottom:698px;letter-spacing:-0.13px;}
#t23_12{left:124px;bottom:698px;letter-spacing:-0.15px;word-spacing:0.01px;}
#t24_12{left:318px;bottom:698px;letter-spacing:-0.05px;}
#t25_12{left:809px;bottom:698px;letter-spacing:-0.17px;}
#t26_12{left:69px;bottom:683px;letter-spacing:-0.13px;}
#t27_12{left:124px;bottom:683px;letter-spacing:-0.14px;word-spacing:0.01px;}
#t28_12{left:342px;bottom:683px;letter-spacing:-0.06px;}
#t29_12{left:809px;bottom:683px;letter-spacing:-0.17px;}
#t2a_12{left:69px;bottom:668px;letter-spacing:-0.14px;}
#t2b_12{left:124px;bottom:668px;letter-spacing:-0.13px;word-spacing:-0.01px;}
#t2c_12{left:780px;bottom:668px;letter-spacing:-0.07px;word-spacing:0.02px;}
#t2d_12{left:809px;bottom:668px;letter-spacing:-0.1px;}
#t2e_12{left:69px;bottom:652px;letter-spacing:-0.12px;}
#t2f_12{left:142px;bottom:652px;letter-spacing:-0.11px;}
#t2g_12{left:552px;bottom:652px;letter-spacing:-0.06px;}
#t2h_12{left:809px;bottom:652px;letter-spacing:-0.17px;}
#t2i_12{left:69px;bottom:637px;letter-spacing:-0.12px;}
#t2j_12{left:124px;bottom:637px;letter-spacing:-0.14px;}
#t2k_12{left:582px;bottom:637px;letter-spacing:-0.06px;}
#t2l_12{left:809px;bottom:637px;letter-spacing:-0.15px;}
#t2m_12{left:69px;bottom:622px;letter-spacing:-0.13px;}
#t2n_12{left:142px;bottom:622px;letter-spacing:-0.12px;}
#t2o_12{left:408px;bottom:622px;letter-spacing:-0.06px;word-spacing:-0.01px;}
#t2p_12{left:809px;bottom:622px;letter-spacing:-0.17px;}
#t2q_12{left:69px;bottom:606px;letter-spacing:-0.12px;}
#t2r_12{left:142px;bottom:606px;letter-spacing:-0.12px;}
#t2s_12{left:606px;bottom:606px;letter-spacing:-0.06px;}
#t2t_12{left:809px;bottom:606px;letter-spacing:-0.1px;}
#t2u_12{left:69px;bottom:591px;letter-spacing:-0.12px;}
#t2v_12{left:142px;bottom:591px;letter-spacing:-0.13px;}
#t2w_12{left:546px;bottom:591px;letter-spacing:-0.06px;}
#t2x_12{left:809px;bottom:591px;letter-spacing:-0.16px;}
#t2y_12{left:69px;bottom:576px;letter-spacing:-0.12px;}
#t2z_12{left:142px;bottom:576px;letter-spacing:-0.11px;}
#t30_12{left:480px;bottom:576px;letter-spacing:-0.05px;word-spacing:-0.01px;}
#t31_12{left:809px;bottom:576px;letter-spacing:-0.17px;}
#t32_12{left:69px;bottom:561px;letter-spacing:-0.13px;}
#t33_12{left:142px;bottom:561px;letter-spacing:-0.12px;}
#t34_12{left:396px;bottom:561px;letter-spacing:-0.06px;}
#t35_12{left:809px;bottom:561px;letter-spacing:-0.17px;}
#t36_12{left:69px;bottom:545px;letter-spacing:-0.13px;}
#t37_12{left:124px;bottom:545px;letter-spacing:-0.14px;word-spacing:0.01px;}
#t38_12{left:558px;bottom:545px;letter-spacing:-0.05px;word-spacing:-0.01px;}
#t39_12{left:809px;bottom:545px;letter-spacing:-0.16px;}
#t3a_12{left:69px;bottom:530px;letter-spacing:-0.12px;}
#t3b_12{left:124px;bottom:530px;letter-spacing:-0.14px;}
#t3c_12{left:594px;bottom:530px;letter-spacing:-0.06px;}
#t3d_12{left:801px;bottom:530px;letter-spacing:-0.13px;}
#t3e_12{left:69px;bottom:515px;letter-spacing:-0.13px;}
#t3f_12{left:124px;bottom:515px;letter-spacing:-0.15px;word-spacing:0.01px;}
#t3g_12{left:468px;bottom:515px;letter-spacing:-0.05px;word-spacing:-0.01px;}
#t3h_12{left:801px;bottom:515px;letter-spacing:-0.17px;}
#t3i_12{left:69px;bottom:499px;letter-spacing:-0.12px;}
#t3j_12{left:142px;bottom:499px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t3k_12{left:420px;bottom:499px;letter-spacing:-0.05px;}
#t3l_12{left:801px;bottom:499px;letter-spacing:-0.18px;}
#t3m_12{left:69px;bottom:484px;letter-spacing:-0.12px;}
#t3n_12{left:142px;bottom:484px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t3o_12{left:474px;bottom:484px;letter-spacing:-0.05px;word-spacing:-0.01px;}
#t3p_12{left:801px;bottom:484px;letter-spacing:-0.18px;}
#t3q_12{left:69px;bottom:441px;letter-spacing:0.18px;word-spacing:0.01px;}
#t3r_12{left:69px;bottom:421px;letter-spacing:0.19px;word-spacing:0.01px;}
#t3s_12{left:69px;bottom:406px;letter-spacing:-0.13px;}
#t3t_12{left:124px;bottom:406px;letter-spacing:-0.15px;word-spacing:0.01px;}
#t3u_12{left:390px;bottom:406px;letter-spacing:-0.05px;word-spacing:-0.01px;}
#t3v_12{left:809px;bottom:406px;letter-spacing:-0.17px;}
#t3w_12{left:69px;bottom:391px;letter-spacing:-0.12px;}
#t3x_12{left:142px;bottom:391px;letter-spacing:-0.11px;}
#t3y_12{left:516px;bottom:391px;letter-spacing:-0.06px;}
#t3z_12{left:809px;bottom:391px;letter-spacing:-0.17px;}
#t40_12{left:69px;bottom:376px;letter-spacing:-0.13px;}
#t41_12{left:124px;bottom:376px;letter-spacing:-0.15px;word-spacing:0.01px;}
#t42_12{left:342px;bottom:376px;letter-spacing:-0.06px;}
#t43_12{left:809px;bottom:376px;letter-spacing:-0.17px;}
#t44_12{left:69px;bottom:360px;letter-spacing:-0.13px;}
#t45_12{left:124px;bottom:360px;letter-spacing:-0.14px;}
#t46_12{left:720px;bottom:360px;letter-spacing:-0.05px;word-spacing:-0.01px;}
#t47_12{left:809px;bottom:360px;letter-spacing:-0.17px;}
#t48_12{left:69px;bottom:345px;letter-spacing:-0.12px;}
#t49_12{left:142px;bottom:345px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t4a_12{left:372px;bottom:345px;letter-spacing:-0.05px;word-spacing:-0.01px;}
#t4b_12{left:809px;bottom:345px;letter-spacing:-0.17px;}
#t4c_12{left:69px;bottom:330px;letter-spacing:-0.12px;}
#t4d_12{left:142px;bottom:330px;letter-spacing:-0.12px;}
#t4e_12{left:612px;bottom:330px;letter-spacing:-0.05px;word-spacing:-0.01px;}
#t4f_12{left:809px;bottom:330px;letter-spacing:-0.16px;}
#t4g_12{left:69px;bottom:315px;letter-spacing:-0.12px;}
#t4h_12{left:161px;bottom:315px;letter-spacing:-0.12px;}
#t4i_12{left:696px;bottom:315px;letter-spacing:-0.06px;}
#t4j_12{left:809px;bottom:315px;letter-spacing:-0.13px;}
#t4k_12{left:69px;bottom:299px;letter-spacing:-0.12px;}
#t4l_12{left:161px;bottom:299px;letter-spacing:-0.12px;}
#t4m_12{left:522px;bottom:299px;letter-spacing:-0.06px;}
#t4n_12{left:809px;bottom:299px;letter-spacing:-0.17px;}
#t4o_12{left:69px;bottom:284px;letter-spacing:-0.12px;}
#t4p_12{left:161px;bottom:284px;letter-spacing:-0.12px;}
#t4q_12{left:510px;bottom:284px;letter-spacing:-0.06px;}
#t4r_12{left:809px;bottom:284px;letter-spacing:-0.17px;}
#t4s_12{left:69px;bottom:269px;letter-spacing:-0.12px;}
#t4t_12{left:142px;bottom:269px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t4u_12{left:324px;bottom:269px;letter-spacing:-0.05px;word-spacing:-0.01px;}
#t4v_12{left:809px;bottom:269px;letter-spacing:-0.17px;}
#t4w_12{left:69px;bottom:254px;letter-spacing:-0.12px;}
#t4x_12{left:142px;bottom:254px;letter-spacing:-0.12px;}
#t4y_12{left:396px;bottom:254px;letter-spacing:-0.06px;}
#t4z_12{left:809px;bottom:254px;letter-spacing:-0.17px;}
#t50_12{left:69px;bottom:238px;letter-spacing:-0.13px;}
#t51_12{left:124px;bottom:238px;letter-spacing:-0.15px;word-spacing:0.01px;}
#t52_12{left:462px;bottom:238px;letter-spacing:-0.05px;word-spacing:-0.01px;}
#t53_12{left:809px;bottom:238px;letter-spacing:-0.16px;}
#t54_12{left:69px;bottom:223px;letter-spacing:-0.12px;}
#t55_12{left:142px;bottom:223px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t56_12{left:318px;bottom:223px;letter-spacing:-0.05px;}
#t57_12{left:809px;bottom:223px;letter-spacing:-0.17px;}
#t58_12{left:69px;bottom:208px;letter-spacing:-0.13px;}
#t59_12{left:142px;bottom:208px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t5a_12{left:228px;bottom:208px;letter-spacing:-0.06px;}
#t5b_12{left:809px;bottom:208px;letter-spacing:-0.17px;}
#t5c_12{left:69px;bottom:192px;letter-spacing:-0.12px;}
#t5d_12{left:142px;bottom:192px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t5e_12{left:438px;bottom:192px;letter-spacing:-0.05px;word-spacing:-0.01px;}
#t5f_12{left:809px;bottom:192px;letter-spacing:-0.17px;}
#t5g_12{left:69px;bottom:177px;letter-spacing:-0.13px;}
#t5h_12{left:142px;bottom:177px;letter-spacing:-0.14px;word-spacing:0.01px;}
#t5i_12{left:234px;bottom:177px;letter-spacing:-0.06px;}
#t5j_12{left:809px;bottom:177px;letter-spacing:-0.17px;}
#t5k_12{left:69px;bottom:162px;letter-spacing:-0.12px;}
#t5l_12{left:161px;bottom:162px;letter-spacing:-0.12px;}
#t5m_12{left:558px;bottom:162px;letter-spacing:-0.06px;}
#t5n_12{left:809px;bottom:162px;letter-spacing:-0.16px;}
#t5o_12{left:69px;bottom:147px;letter-spacing:-0.12px;}
#t5p_12{left:161px;bottom:147px;letter-spacing:-0.13px;}
#t5q_12{left:534px;bottom:147px;letter-spacing:-0.06px;}
#t5r_12{left:801px;bottom:147px;letter-spacing:-0.17px;}
#t5s_12{left:69px;bottom:131px;letter-spacing:-0.12px;}
#t5t_12{left:161px;bottom:131px;letter-spacing:-0.14px;word-spacing:0.01px;}
#t5u_12{left:570px;bottom:131px;letter-spacing:-0.05px;}
#t5v_12{left:801px;bottom:131px;letter-spacing:-0.12px;}
#t5w_12{left:69px;bottom:116px;letter-spacing:-0.12px;}
#t5x_12{left:161px;bottom:116px;letter-spacing:-0.12px;}
#t5y_12{left:522px;bottom:116px;letter-spacing:-0.06px;}
#t5z_12{left:801px;bottom:116px;letter-spacing:-0.17px;}

.s1_12{font-size:14px;font-family:NeoSansIntel_1uk1;color:#0860A8;-webkit-text-stroke:0.3px #0860A8;text-stroke:0.3px #0860A8;}
.s2_12{font-size:14px;font-family:NeoSansIntel_1uk1;color:#000;}
.s3_12{font-size:12px;font-family:NeoSansIntel_1uk1;color:#000;}
.s4_12{font-size:12px;font-family:NeoSansIntel_1uk1;color:#0860A8;}
.s5_12{font-size:18px;font-family:NeoSansIntelMedium_1uk0;color:#0860A8;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts12" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_1uk0;
	src: url("fonts/NeoSansIntelMedium_1uk0.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_1uk1;
	src: url("fonts/NeoSansIntel_1uk1.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg12Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg12" style="-webkit-user-select: none;"><object width="935" height="1210" data="12/12.svg" type="image/svg+xml" id="pdf12" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_12" class="t s1_12">CONTENTS </span>
<span id="t2_12" class="t s2_12">xii </span><span id="t3_12" class="t s3_12">Vol. 3A </span>
<span id="t4_12" class="t s4_12">PAGE </span>
<span id="t5_12" class="t s2_12">12.12.5 </span><span id="t6_12" class="t s2_12">PAT Compatibility with Earlier IA-32 Processors </span><span id="t7_12" class="t s2_12">. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .</span><span id="t8_12" class="t s2_12">12-36 </span>
<span id="t9_12" class="t s5_12">CHAPTER 13 </span>
<span id="ta_12" class="t s5_12">INTEL® MMX™ TECHNOLOGY SYSTEM PROGRAMMING </span>
<span id="tb_12" class="t s2_12">13.1 </span><span id="tc_12" class="t s2_12">EMULATION OF THE MMX INSTRUCTION SET </span><span id="td_12" class="t s2_12">. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . </span><span id="te_12" class="t s2_12">13-1 </span>
<span id="tf_12" class="t s2_12">13.2 </span><span id="tg_12" class="t s2_12">THE MMX STATE AND MMX REGISTER ALIASING </span><span id="th_12" class="t s2_12">. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . </span><span id="ti_12" class="t s2_12">13-1 </span>
<span id="tj_12" class="t s2_12">13.2.1 </span><span id="tk_12" class="t s2_12">Effect of MMX, x87 FPU, FXSAVE, and FXRSTOR Instructions on the x87 FPU Tag Word </span><span id="tl_12" class="t s2_12">. . . . . . . . . . . . . . . . . . . . . . . . . . </span><span id="tm_12" class="t s2_12">13-3 </span>
<span id="tn_12" class="t s2_12">13.3 </span><span id="to_12" class="t s2_12">SAVING AND RESTORING THE MMX STATE AND REGISTERS </span><span id="tp_12" class="t s2_12">. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . </span><span id="tq_12" class="t s2_12">13-3 </span>
<span id="tr_12" class="t s2_12">13.4 </span><span id="ts_12" class="t s2_12">SAVING MMX STATE ON TASK OR CONTEXT SWITCHES </span><span id="tt_12" class="t s2_12">. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . </span><span id="tu_12" class="t s2_12">13-4 </span>
<span id="tv_12" class="t s2_12">13.5 </span><span id="tw_12" class="t s2_12">EXCEPTIONS THAT CAN OCCUR WHEN EXECUTING MMX INSTRUCTIONS</span><span id="tx_12" class="t s2_12">. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . </span><span id="ty_12" class="t s2_12">13-4 </span>
<span id="tz_12" class="t s2_12">13.5.1 </span><span id="t10_12" class="t s2_12">Effect of MMX Instructions on Pending x87 Floating-Point Exceptions </span><span id="t11_12" class="t s2_12">. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . </span><span id="t12_12" class="t s2_12">13-5 </span>
<span id="t13_12" class="t s2_12">13.6 </span><span id="t14_12" class="t s2_12">DEBUGGING MMX CODE </span><span id="t15_12" class="t s2_12">. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . </span><span id="t16_12" class="t s2_12">13-5 </span>
<span id="t17_12" class="t s5_12">CHAPTER 14 </span>
<span id="t18_12" class="t s5_12">SYSTEM PROGRAMMING FOR INSTRUCTION SET EXTENSIONS AND PROCESSOR EXTENDED </span>
<span id="t19_12" class="t s5_12">STATES </span>
<span id="t1a_12" class="t s2_12">14.1 </span><span id="t1b_12" class="t s2_12">PROVIDING OPERATING SYSTEM SUPPORT FOR SSE EXTENSIONS</span><span id="t1c_12" class="t s2_12">. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . </span><span id="t1d_12" class="t s2_12">14-1 </span>
<span id="t1e_12" class="t s2_12">14.1.1 </span><span id="t1f_12" class="t s2_12">Adding Support to an Operating System for SSE Extensions </span><span id="t1g_12" class="t s2_12">. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . </span><span id="t1h_12" class="t s2_12">14-2 </span>
<span id="t1i_12" class="t s2_12">14.1.2 </span><span id="t1j_12" class="t s2_12">Checking for CPU Support </span><span id="t1k_12" class="t s2_12">. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . </span><span id="t1l_12" class="t s2_12">14-2 </span>
<span id="t1m_12" class="t s2_12">14.1.3 </span><span id="t1n_12" class="t s2_12">Initialization of the SSE Extensions </span><span id="t1o_12" class="t s2_12">. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . </span><span id="t1p_12" class="t s2_12">14-2 </span>
<span id="t1q_12" class="t s2_12">14.1.4 </span><span id="t1r_12" class="t s2_12">Providing Non-Numeric Exception Handlers for Exceptions Generated by the SSE Instructions </span><span id="t1s_12" class="t s2_12">. . . . . . . . . . . . . . . . . . . . . </span><span id="t1t_12" class="t s2_12">14-4 </span>
<span id="t1u_12" class="t s2_12">14.1.5 </span><span id="t1v_12" class="t s2_12">Providing a Handler for the SIMD Floating-Point Exception (#XM) </span><span id="t1w_12" class="t s2_12">. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . </span><span id="t1x_12" class="t s2_12">14-5 </span>
<span id="t1y_12" class="t s2_12">14.1.5.1 </span><span id="t1z_12" class="t s2_12">Numeric Error flag and IGNNE# </span><span id="t20_12" class="t s2_12">. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . </span><span id="t21_12" class="t s2_12">14-6 </span>
<span id="t22_12" class="t s2_12">14.2 </span><span id="t23_12" class="t s2_12">EMULATION OF SSE EXTENSIONS</span><span id="t24_12" class="t s2_12">. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . </span><span id="t25_12" class="t s2_12">14-6 </span>
<span id="t26_12" class="t s2_12">14.3 </span><span id="t27_12" class="t s2_12">SAVING AND RESTORING SSE STATE </span><span id="t28_12" class="t s2_12">. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . </span><span id="t29_12" class="t s2_12">14-6 </span>
<span id="t2a_12" class="t s2_12">14.4 </span><span id="t2b_12" class="t s2_12">DESIGNING OS FACILITIES FOR SAVING X87 FPU, SSE, AND EXTENDED STATES ON TASK OR CONTEXT SWITCHES</span><span id="t2c_12" class="t s2_12">. . . . </span><span id="t2d_12" class="t s2_12">14-6 </span>
<span id="t2e_12" class="t s2_12">14.4.1 </span><span id="t2f_12" class="t s2_12">Using the TS Flag to Control the Saving of the x87 FPU and SSE State </span><span id="t2g_12" class="t s2_12">. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . </span><span id="t2h_12" class="t s2_12">14-7 </span>
<span id="t2i_12" class="t s2_12">14.5 </span><span id="t2j_12" class="t s2_12">THE XSAVE FEATURE SET AND PROCESSOR EXTENDED STATE MANAGEMENT </span><span id="t2k_12" class="t s2_12">. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . </span><span id="t2l_12" class="t s2_12">14-7 </span>
<span id="t2m_12" class="t s2_12">14.5.1 </span><span id="t2n_12" class="t s2_12">Checking the Support for XSAVE Feature Set </span><span id="t2o_12" class="t s2_12">. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . </span><span id="t2p_12" class="t s2_12">14-8 </span>
<span id="t2q_12" class="t s2_12">14.5.2 </span><span id="t2r_12" class="t s2_12">Determining the XSAVE Managed Feature States And The Required Buffer Size </span><span id="t2s_12" class="t s2_12">. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . </span><span id="t2t_12" class="t s2_12">14-8 </span>
<span id="t2u_12" class="t s2_12">14.5.3 </span><span id="t2v_12" class="t s2_12">Enable the Use Of XSAVE Feature Set And XSAVE State Components </span><span id="t2w_12" class="t s2_12">. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . </span><span id="t2x_12" class="t s2_12">14-9 </span>
<span id="t2y_12" class="t s2_12">14.5.4 </span><span id="t2z_12" class="t s2_12">Provide an Initialization for the XSAVE State Components </span><span id="t30_12" class="t s2_12">. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . </span><span id="t31_12" class="t s2_12">14-9 </span>
<span id="t32_12" class="t s2_12">14.5.5 </span><span id="t33_12" class="t s2_12">Providing the Required Exception Handlers </span><span id="t34_12" class="t s2_12">. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . </span><span id="t35_12" class="t s2_12">14-9 </span>
<span id="t36_12" class="t s2_12">14.6 </span><span id="t37_12" class="t s2_12">INTEROPERABILITY OF THE XSAVE FEATURE SET AND FXSAVE/FXRSTOR </span><span id="t38_12" class="t s2_12">. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . </span><span id="t39_12" class="t s2_12">14-9 </span>
<span id="t3a_12" class="t s2_12">14.7 </span><span id="t3b_12" class="t s2_12">THE XSAVE FEATURE SET AND PROCESSOR SUPERVISOR STATE MANAGEMENT </span><span id="t3c_12" class="t s2_12">. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . </span><span id="t3d_12" class="t s2_12">14-10 </span>
<span id="t3e_12" class="t s2_12">14.8 </span><span id="t3f_12" class="t s2_12">SYSTEM PROGRAMMING FOR XSAVE MANAGED FEATURES </span><span id="t3g_12" class="t s2_12">. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . </span><span id="t3h_12" class="t s2_12">14-10 </span>
<span id="t3i_12" class="t s2_12">14.8.1 </span><span id="t3j_12" class="t s2_12">Intel® Advanced Vector Extensions (Intel® AVX) </span><span id="t3k_12" class="t s2_12">. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .</span><span id="t3l_12" class="t s2_12">14-11 </span>
<span id="t3m_12" class="t s2_12">14.8.2 </span><span id="t3n_12" class="t s2_12">Intel® Advanced Vector Extensions 512 (Intel® AVX-512) </span><span id="t3o_12" class="t s2_12">. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .</span><span id="t3p_12" class="t s2_12">14-11 </span>
<span id="t3q_12" class="t s5_12">CHAPTER 15 </span>
<span id="t3r_12" class="t s5_12">POWER AND THERMAL MANAGEMENT </span>
<span id="t3s_12" class="t s2_12">15.1 </span><span id="t3t_12" class="t s2_12">ENHANCED INTEL SPEEDSTEP® TECHNOLOGY </span><span id="t3u_12" class="t s2_12">. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . </span><span id="t3v_12" class="t s2_12">15-1 </span>
<span id="t3w_12" class="t s2_12">15.1.1 </span><span id="t3x_12" class="t s2_12">Software Interface For Initiating Performance State Transitions </span><span id="t3y_12" class="t s2_12">. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . </span><span id="t3z_12" class="t s2_12">15-1 </span>
<span id="t40_12" class="t s2_12">15.2 </span><span id="t41_12" class="t s2_12">P-STATE HARDWARE COORDINATION</span><span id="t42_12" class="t s2_12">. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . </span><span id="t43_12" class="t s2_12">15-1 </span>
<span id="t44_12" class="t s2_12">15.3 </span><span id="t45_12" class="t s2_12">SYSTEM SOFTWARE CONSIDERATIONS AND OPPORTUNISTIC PROCESSOR PERFORMANCE OPERATION </span><span id="t46_12" class="t s2_12">. . . . . . . . . . . . . . </span><span id="t47_12" class="t s2_12">15-3 </span>
<span id="t48_12" class="t s2_12">15.3.1 </span><span id="t49_12" class="t s2_12">Intel® Dynamic Acceleration Technology</span><span id="t4a_12" class="t s2_12">. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . </span><span id="t4b_12" class="t s2_12">15-3 </span>
<span id="t4c_12" class="t s2_12">15.3.2 </span><span id="t4d_12" class="t s2_12">System Software Interfaces for Opportunistic Processor Performance Operation </span><span id="t4e_12" class="t s2_12">. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . </span><span id="t4f_12" class="t s2_12">15-3 </span>
<span id="t4g_12" class="t s2_12">15.3.2.1 </span><span id="t4h_12" class="t s2_12">Discover Hardware Support and Enabling of Opportunistic Processor Performance Operation</span><span id="t4i_12" class="t s2_12">. . . . . . . . . . . . . . . . . . . </span><span id="t4j_12" class="t s2_12">15-3 </span>
<span id="t4k_12" class="t s2_12">15.3.2.2 </span><span id="t4l_12" class="t s2_12">OS Control of Opportunistic Processor Performance Operation </span><span id="t4m_12" class="t s2_12">. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . </span><span id="t4n_12" class="t s2_12">15-4 </span>
<span id="t4o_12" class="t s2_12">15.3.2.3 </span><span id="t4p_12" class="t s2_12">Required Changes to OS Power Management P-State Policy </span><span id="t4q_12" class="t s2_12">. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . </span><span id="t4r_12" class="t s2_12">15-4 </span>
<span id="t4s_12" class="t s2_12">15.3.3 </span><span id="t4t_12" class="t s2_12">Intel® Turbo Boost Technology </span><span id="t4u_12" class="t s2_12">. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . </span><span id="t4v_12" class="t s2_12">15-5 </span>
<span id="t4w_12" class="t s2_12">15.3.4 </span><span id="t4x_12" class="t s2_12">Performance and Energy Bias Hint Support </span><span id="t4y_12" class="t s2_12">. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . </span><span id="t4z_12" class="t s2_12">15-5 </span>
<span id="t50_12" class="t s2_12">15.4 </span><span id="t51_12" class="t s2_12">HARDWARE-CONTROLLED PERFORMANCE STATES (HWP) </span><span id="t52_12" class="t s2_12">. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . </span><span id="t53_12" class="t s2_12">15-5 </span>
<span id="t54_12" class="t s2_12">15.4.1 </span><span id="t55_12" class="t s2_12">HWP Programming Interfaces </span><span id="t56_12" class="t s2_12">. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . </span><span id="t57_12" class="t s2_12">15-6 </span>
<span id="t58_12" class="t s2_12">15.4.2 </span><span id="t59_12" class="t s2_12">Enabling HWP </span><span id="t5a_12" class="t s2_12">. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . </span><span id="t5b_12" class="t s2_12">15-7 </span>
<span id="t5c_12" class="t s2_12">15.4.3 </span><span id="t5d_12" class="t s2_12">HWP Performance Range and Dynamic Capabilities </span><span id="t5e_12" class="t s2_12">. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . </span><span id="t5f_12" class="t s2_12">15-7 </span>
<span id="t5g_12" class="t s2_12">15.4.4 </span><span id="t5h_12" class="t s2_12">Managing HWP </span><span id="t5i_12" class="t s2_12">. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . </span><span id="t5j_12" class="t s2_12">15-8 </span>
<span id="t5k_12" class="t s2_12">15.4.4.1 </span><span id="t5l_12" class="t s2_12">IA32_HWP_REQUEST MSR (Address: 774H Logical Processor Scope) </span><span id="t5m_12" class="t s2_12">. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . </span><span id="t5n_12" class="t s2_12">15-8 </span>
<span id="t5o_12" class="t s2_12">15.4.4.2 </span><span id="t5p_12" class="t s2_12">IA32_HWP_REQUEST_PKG MSR (Address: 772H Package Scope) </span><span id="t5q_12" class="t s2_12">. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .</span><span id="t5r_12" class="t s2_12">15-11 </span>
<span id="t5s_12" class="t s2_12">15.4.4.3 </span><span id="t5t_12" class="t s2_12">IA32_HWP_PECI_REQUEST_INFO MSR (Address 775H Package Scope) </span><span id="t5u_12" class="t s2_12">. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .</span><span id="t5v_12" class="t s2_12">15-11 </span>
<span id="t5w_12" class="t s2_12">15.4.4.4 </span><span id="t5x_12" class="t s2_12">IA32_HWP_CTL MSR (Address: 776H Logical Processor Scope) </span><span id="t5y_12" class="t s2_12">. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .</span><span id="t5z_12" class="t s2_12">15-12 </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
