<head>
  <style>
    .log { font-family: "Courier New", Consolas, monospace; font-size: 80%; }
    .test-failed { background-color: #ffaaaa; }
    .test-passed { background-color: #aaffaa; }
  </style>
</head>
<body>
<h3><a href="https://github.com/zachjs/sv2v" target="_blank">zachjs-sv2v</a></h3>
<pre class="test-passed">
description: Tests imported from basejump
rc: 0 (means success: 1)
tags: basejump
incdirs: /tmpfs/src/github/sv-tests/third_party/cores/basejump_stl/bsg_noc /tmpfs/src/github/sv-tests/third_party/cores/basejump_stl/bsg_misc /tmpfs/src/github/sv-tests/third_party/cores/basejump_stl/bsg_mem
top_module: 
type: parsing
mode: parsing
files: <a href="../../../../third_party/cores/basejump_stl/bsg_cache/bsg_cache_non_blocking_pkg.v.html" target="file-frame">third_party/cores/basejump_stl/bsg_cache/bsg_cache_non_blocking_pkg.v</a> <a href="../../../../third_party/cores/basejump_stl/bsg_cache/bsg_cache_pkg.v.html" target="file-frame">third_party/cores/basejump_stl/bsg_cache/bsg_cache_pkg.v</a> <a href="../../../../third_party/cores/basejump_stl/bsg_misc/bsg_defines.v.html" target="file-frame">third_party/cores/basejump_stl/bsg_misc/bsg_defines.v</a> <a href="../../../../third_party/cores/basejump_stl/bsg_mem/bsg_mem_3r1w_sync.v.html" target="file-frame">third_party/cores/basejump_stl/bsg_mem/bsg_mem_3r1w_sync.v</a>
defines: 
time_elapsed: 0.383s
ram usage: 13748 KB
</pre>
<pre class="log">

zachjs-sv2v -I/tmpfs/src/github/sv-tests/third_party/cores/basejump_stl/bsg_noc -I/tmpfs/src/github/sv-tests/third_party/cores/basejump_stl/bsg_misc -I/tmpfs/src/github/sv-tests/third_party/cores/basejump_stl/bsg_mem <a href="../../../../third_party/cores/basejump_stl/bsg_cache/bsg_cache_non_blocking_pkg.v.html" target="file-frame">third_party/cores/basejump_stl/bsg_cache/bsg_cache_non_blocking_pkg.v</a> <a href="../../../../third_party/cores/basejump_stl/bsg_cache/bsg_cache_pkg.v.html" target="file-frame">third_party/cores/basejump_stl/bsg_cache/bsg_cache_pkg.v</a> <a href="../../../../third_party/cores/basejump_stl/bsg_misc/bsg_defines.v.html" target="file-frame">third_party/cores/basejump_stl/bsg_misc/bsg_defines.v</a> <a href="../../../../third_party/cores/basejump_stl/bsg_mem/bsg_mem_3r1w_sync.v.html" target="file-frame">third_party/cores/basejump_stl/bsg_mem/bsg_mem_3r1w_sync.v</a>
module bsg_mem_3r1w_sync (
	clk_i,
	reset_i,
	w_v_i,
	w_addr_i,
	w_data_i,
	r0_v_i,
	r0_addr_i,
	r0_data_o,
	r1_v_i,
	r1_addr_i,
	r1_data_o,
	r2_v_i,
	r2_addr_i,
	r2_data_o
);
	parameter width_p = -1;
	parameter els_p = -1;
	parameter read_write_same_addr_p = 0;
	parameter addr_width_lp = (els_p == 1 ? 1 : $clog2(els_p));
	parameter harden_p = 0;
	parameter enable_clock_gating_p = 0;
	input clk_i;
	input reset_i;
	input w_v_i;
	input [addr_width_lp - 1:0] w_addr_i;
	input [width_p - 1:0] w_data_i;
	input r0_v_i;
	input [addr_width_lp - 1:0] r0_addr_i;
	output wire [width_p - 1:0] r0_data_o;
	input r1_v_i;
	input [addr_width_lp - 1:0] r1_addr_i;
	output wire [width_p - 1:0] r1_data_o;
	input r2_v_i;
	input [addr_width_lp - 1:0] r2_addr_i;
	output wire [width_p - 1:0] r2_data_o;
	wire clk_lo;
	generate
		if (enable_clock_gating_p) bsg_clkgate_optional icg(
			.clk_i(clk_i),
			.en_i(((w_v_i | r0_v_i) | r1_v_i) | r2_v_i),
			.bypass_i(1&#39;b0),
			.gated_clock_o(clk_lo)
		);
		else assign clk_lo = clk_i;
	endgenerate
	bsg_mem_3r1w_sync_synth #(
		.width_p(width_p),
		.els_p(els_p),
		.read_write_same_addr_p(read_write_same_addr_p),
		.harden_p(harden_p)
	) synth(
		.clk_i(clk_lo),
		.reset_i(reset_i),
		.w_v_i(w_v_i),
		.w_addr_i(w_addr_i),
		.w_data_i(w_data_i),
		.r0_v_i(r0_v_i),
		.r0_addr_i(r0_addr_i),
		.r0_data_o(r0_data_o),
		.r1_v_i(r1_v_i),
		.r1_addr_i(r1_addr_i),
		.r1_data_o(r1_data_o),
		.r2_v_i(r2_v_i),
		.r2_addr_i(r2_addr_i),
		.r2_data_o(r2_data_o)
	);
	always @(negedge clk_lo)
		if (w_v_i)
			;
	initial $display(&#34;## %L: instantiating width_p=%d, els_p=%d, read_write_same_addr_p=%d, harden_p=%d (%m)&#34;, width_p, els_p, read_write_same_addr_p, harden_p);
endmodule

</pre>
</body>