
                           Design Compiler Graphical 
                                 DC Ultra (TM)
                                  DFTMAX (TM)
                              Power Compiler (TM)
                                 DesignWare (R)
                                 DC Expert (TM)
                               Design Vision (TM)
                               HDL Compiler (TM)
                               VHDL Compiler (TM)
                                  DFT Compiler
                               Design Compiler(R)

              Version U-2022.12-SP7-2 for linux64 - Jan 30, 2024 

                    Copyright (c) 1988 - 2024 Synopsys, Inc.
   This software and the associated documentation are proprietary to Synopsys,
 Inc. This software may only be used in accordance with the terms and conditions
 of a written license agreement with Synopsys, Inc. All other use, reproduction,
   or distribution of this software is strictly prohibited.  Licensed Products
     communicate with Synopsys servers for the purpose of providing software
    updates, detecting software piracy and verifying that customers are using
    Licensed Products in conformity with the applicable License Key for such
  Licensed Products. Synopsys will use information gathered in connection with
    this process to deliver software updates and pursue software pirates and
                                   infringers.

 Inclusivity & Diversity - Visit SolvNetPlus to read the "Synopsys Statement on
            Inclusivity and Diversity" (Refer to article 000036315 at
                        https://solvnetplus.synopsys.com)
Initializing...
Current time:       Fri Dec 12 22:10:46 2025
Hostname:           lab40.ece.stonybrook.edu
CPU Model:          13th Gen Intel(R) Core(TM) i7-13700
CPU Details:        Cores = 24 : Sockets = 1 : Cache Size = 30720 KB : Freq = 2.10 GHz
OS:                 Linux 4.18.0-553.34.1.el8_10.x86_64
RAM:                 30 GB (Free  18 GB)
Swap:                15 GB (Free  14 GB)
Work Filesystem:    /home/home5 mounted to files:/export/home5
Tmp Filesystem:     / mounted to /dev/mapper/rhel-root
Work Disk:          3550 GB (Free 291 GB)
Tmp Disk:           786 GB (Free 119 GB)

CPU Load: 0%, Ram Free: 18 GB, Swap Free: 14 GB, Work Disk Free: 291 GB, Tmp Disk Free: 119 GB
##############################################
# Setup: fill out the following parameters: name of clock signal, clock period (ns),
# reset signal name (if used), name of top-level module, name of source file
set CLK_NAME "clk";
clk
set CLK_PERIOD 0.98;
0.98
set RST_NAME "reset";
reset
set TOP_MOD_NAME "Conv";
Conv
set SRC_FILE [list "Conv.sv" "input_mems.sv" "memory.sv" "mux_2_1.sv" "ld_reg.sv" "counter.sv" "counter_with_clr.sv" "var_incr_reg.sv" "memory_dual_port.sv" "mac_pipe.sv" "fifo_out.sv"];
Conv.sv input_mems.sv memory.sv mux_2_1.sv ld_reg.sv counter.sv counter_with_clr.sv var_incr_reg.sv memory_dual_port.sv mac_pipe.sv fifo_out.sv
# If you have multiple source files, change the line above to list them all like this:
# set SRC_FILE [list "file1.sv" "file2.sv"];
###############################################
# setup
source setupdc.tcl
NangateOpenCellLibrary_typical.db dw_foundation.sldb
file mkdir work_synth
date
Fri Dec 12 22:10:46 2025
pid
3242122
pwd
/home/home5/mbove/ese507work/proj/part5
getenv USER
mbove
getenv HOSTNAME
lab40.ece.stonybrook.edu
# optimize FSMs
set fsm_auto_inferring "true"; 
true
set fsm_enable_state_minimization "true";
true
define_design_lib WORK -path work_synth
1
analyze $SRC_FILE -format sverilog
Running PRESTO HDLC
Compiling source file ./Conv.sv
Compiling source file ./input_mems.sv
Compiling source file ./memory.sv
Compiling source file ./mux_2_1.sv
Compiling source file ./ld_reg.sv
Compiling source file ./counter.sv
Compiling source file ./counter_with_clr.sv
Compiling source file ./var_incr_reg.sv
Compiling source file ./memory_dual_port.sv
Compiling source file ./mac_pipe.sv
Compiling source file ./fifo_out.sv
Presto compilation completed successfully.
Loading db file '/home/home4/pmilder/ese507/synthesis/lib/NangateOpenCellLibrary_typical.db'
Loading db file '/usr/local/synopsys/syn/U-2022.12-SP7-2/libraries/syn/dw_foundation.sldb'
1
elaborate -work WORK $TOP_MOD_NAME
Loading db file '/usr/local/synopsys/syn/U-2022.12-SP7-2/libraries/syn/gtech.db'
Loading db file '/usr/local/synopsys/syn/U-2022.12-SP7-2/libraries/syn/standard.sldb'
  Loading link library 'NangateOpenCellLibrary'
  Loading link library 'gtech'
Running PRESTO HDLC
Warning:  ./Conv.sv:7: signed to unsigned conversion occurs. (VER-318)
Warning:  ./Conv.sv:125: signed to unsigned conversion occurs. (VER-318)
Warning:  ./Conv.sv:173: signed to unsigned conversion occurs. (VER-318)
Warning:  ./Conv.sv:201: unsigned to signed assignment occurs. (VER-318)
Warning:  ./Conv.sv:200: signed to unsigned conversion occurs. (VER-318)
Warning:  ./Conv.sv:326: signed to unsigned conversion occurs. (VER-318)
Warning:  ./Conv.sv:364: signed to unsigned conversion occurs. (VER-318)
Warning:  ./Conv.sv:380: signed to unsigned conversion occurs. (VER-318)
Warning:  ./Conv.sv:401: signed to unsigned conversion occurs. (VER-318)
Warning:  ./Conv.sv:201: Out of bounds bit select packed_window_data[25], valid bounds are [24:0]. (ELAB-312)
Warning:  ./Conv.sv:202: Out of bounds bit select W_matrix[25], valid bounds are [0:24]. (ELAB-312)

Inferred memory devices in process
	in routine Conv line 112 in file
		'./Conv.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|   X_read_addr_reg   | Flip-flop |   7   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine Conv line 118 in file
		'./Conv.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      out_c_reg      | Flip-flop |   3   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine Conv line 127 in file
		'./Conv.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      out_r_reg      | Flip-flop |   4   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine Conv line 182 in file
		'./Conv.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
| input_valid_reg_reg | Flip-flop |  11   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine Conv line 192 in file
		'./Conv.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
| mult_inp_reg_X_reg  | Flip-flop |  384  |  Y  | N  | N  | N  | N  | N  | N  |
| mult_inp_reg_W_reg  | Flip-flop |  384  |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine Conv line 228 in file
		'./Conv.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|  mult_out_reg_reg   | Flip-flop |  768  |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine Conv line 238 in file
		'./Conv.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
| adder_tree_reg_reg  | Flip-flop |  448  |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine Conv line 245 in file
		'./Conv.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
| adder_tree_reg_reg  | Flip-flop |  420  |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine Conv line 287 in file
		'./Conv.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      state_reg      | Flip-flop |   2   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Warning:  ./Conv.sv:245: Netlist for always_ff block does not contain a flip-flop. (ELAB-976)
Warning:  ./Conv.sv:245: Netlist for always_ff block does not contain a flip-flop. (ELAB-976)
Warning:  ./Conv.sv:245: Netlist for always_ff block does not contain a flip-flop. (ELAB-976)
Warning:  ./Conv.sv:245: Netlist for always_ff block does not contain a flip-flop. (ELAB-976)
Warning:  ./Conv.sv:245: Netlist for always_ff block does not contain a flip-flop. (ELAB-976)
Presto compilation completed successfully. (Conv)
Elaborated 1 design.
Current design is now 'Conv'.
Information: Building the design 'input_mems' instantiated from design 'Conv' with
	the parameters "INW=12,R=9,C=8,MAXK=5". (HDL-193)
Warning:  ./input_mems.sv:161: unsigned to signed assignment occurs. (VER-318)
Warning:  ./input_mems.sv:187: signed to unsigned conversion occurs. (VER-318)
Warning:  ./input_mems.sv:338: signed to unsigned conversion occurs. (VER-318)

Inferred memory devices in process
	in routine input_mems_INW12_R9_C8_MAXK5 line 154 in file
		'./input_mems.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    W_matrix_reg     | Flip-flop |  300  |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine input_mems_INW12_R9_C8_MAXK5 line 217 in file
		'./input_mems.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      state_reg      | Flip-flop |   3   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully. (input_mems_INW12_R9_C8_MAXK5)
Information: Building the design 'counter_with_clr' instantiated from design 'Conv' with
	the parameters "OUTW=4". (HDL-193)

Inferred memory devices in process
	in routine counter_with_clr_OUTW4 line 15 in file
		'./counter_with_clr.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|       out_reg       | Flip-flop |   4   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully. (counter_with_clr_OUTW4)
Information: Building the design 'fifo_out' instantiated from design 'Conv' with
	the parameters "OUTW=28,DEPTH=112". (HDL-193)
Warning:  ./fifo_out.sv:40: signed to unsigned assignment occurs. (VER-318)
Warning:  ./fifo_out.sv:46: signed to unsigned assignment occurs. (VER-318)
Warning:  ./fifo_out.sv:58: signed to unsigned conversion occurs. (VER-318)
Warning:  ./fifo_out.sv:76: signed to unsigned conversion occurs. (VER-318)
Warning:  ./fifo_out.sv:91: signed to unsigned conversion occurs. (VER-318)

Statistics for case statements in always block at line 103 in file
	'./fifo_out.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           107            |     no/auto      |
===============================================

Inferred memory devices in process
	in routine fifo_out_OUTW28_DEPTH112 line 52 in file
		'./fifo_out.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     wr_addr_reg     | Flip-flop |   7   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine fifo_out_OUTW28_DEPTH112 line 70 in file
		'./fifo_out.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      tail_reg       | Flip-flop |   7   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine fifo_out_OUTW28_DEPTH112 line 103 in file
		'./fifo_out.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    capacity_reg     | Flip-flop |   8   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully. (fifo_out_OUTW28_DEPTH112)
Information: Building the design 'counter' instantiated from design 'input_mems_INW12_R9_C8_MAXK5' with
	the parameters "OUT_WIDTH=7". (HDL-193)

Inferred memory devices in process
	in routine counter_OUT_WIDTH7 line 10 in file
		'./counter.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|       out_reg       | Flip-flop |   7   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully. (counter_OUT_WIDTH7)
Information: Building the design 'mux_2_1' instantiated from design 'input_mems_INW12_R9_C8_MAXK5' with
	the parameters "DATA_WIDTH=7". (HDL-193)
Presto compilation completed successfully. (mux_2_1_DATA_WIDTH7)
Information: Building the design 'memory' instantiated from design 'input_mems_INW12_R9_C8_MAXK5' with
	the parameters "WIDTH=12,SIZE=72". (HDL-193)

Inferred memory devices in process
	in routine memory_WIDTH12_SIZE72 line 18 in file
		'./memory.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    data_out_reg     | Flip-flop |  12   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  864  |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully. (memory_WIDTH12_SIZE72)
Information: Building the design 'counter' instantiated from design 'input_mems_INW12_R9_C8_MAXK5' with
	the parameters "OUT_WIDTH=5". (HDL-193)

Inferred memory devices in process
	in routine counter_OUT_WIDTH5 line 10 in file
		'./counter.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|       out_reg       | Flip-flop |   5   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully. (counter_OUT_WIDTH5)
Information: Building the design 'mux_2_1' instantiated from design 'input_mems_INW12_R9_C8_MAXK5' with
	the parameters "DATA_WIDTH=5". (HDL-193)
Presto compilation completed successfully. (mux_2_1_DATA_WIDTH5)
Information: Building the design 'memory' instantiated from design 'input_mems_INW12_R9_C8_MAXK5' with
	the parameters "WIDTH=12,SIZE=25". (HDL-193)

Inferred memory devices in process
	in routine memory_WIDTH12_SIZE25 line 18 in file
		'./memory.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    data_out_reg     | Flip-flop |  12   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  300  |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully. (memory_WIDTH12_SIZE25)
Information: Building the design 'ld_reg' instantiated from design 'input_mems_INW12_R9_C8_MAXK5' with
	the parameters "WIDTH=12". (HDL-193)

Inferred memory devices in process
	in routine ld_reg_WIDTH12 line 13 in file
		'./ld_reg.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|       out_reg       | Flip-flop |  12   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully. (ld_reg_WIDTH12)
Information: Building the design 'ld_reg' instantiated from design 'input_mems_INW12_R9_C8_MAXK5' with
	the parameters "WIDTH=3". (HDL-193)

Inferred memory devices in process
	in routine ld_reg_WIDTH3 line 13 in file
		'./ld_reg.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|       out_reg       | Flip-flop |   3   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully. (ld_reg_WIDTH3)
Information: Building the design 'window' instantiated from design 'input_mems_INW12_R9_C8_MAXK5' with
	the parameters "INW=12,C=8,MAXK=5". (HDL-193)
Warning: Cannot find the design 'window' in the library 'WORK'. (LBR-1)
Information: Building the design 'memory_dual_port' instantiated from design 'fifo_out_OUTW28_DEPTH112' with
	the parameters "WIDTH=28,SIZE=112". (HDL-193)

Inferred memory devices in process
	in routine memory_dual_port_WIDTH28_SIZE112 line 18 in file
		'./memory_dual_port.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    data_out_reg     | Flip-flop |  28   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop | 3136  |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully. (memory_dual_port_WIDTH28_SIZE112)
Warning: Design 'Conv' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
1
###### CLOCKS AND PORTS #######
set CLK_PORT [get_ports $CLK_NAME]
{clk}
set TMP1 [remove_from_collection [all_inputs] $CLK_PORT]
{reset INPUT_TDATA[11] INPUT_TDATA[10] INPUT_TDATA[9] INPUT_TDATA[8] INPUT_TDATA[7] INPUT_TDATA[6] INPUT_TDATA[5] INPUT_TDATA[4] INPUT_TDATA[3] INPUT_TDATA[2] INPUT_TDATA[1] INPUT_TDATA[0] INPUT_TVALID INPUT_TUSER[3] INPUT_TUSER[2] INPUT_TUSER[1] INPUT_TUSER[0] OUTPUT_TREADY}
set INPUTS [remove_from_collection $TMP1 $RST_NAME]
{INPUT_TDATA[11] INPUT_TDATA[10] INPUT_TDATA[9] INPUT_TDATA[8] INPUT_TDATA[7] INPUT_TDATA[6] INPUT_TDATA[5] INPUT_TDATA[4] INPUT_TDATA[3] INPUT_TDATA[2] INPUT_TDATA[1] INPUT_TDATA[0] INPUT_TVALID INPUT_TUSER[3] INPUT_TUSER[2] INPUT_TUSER[1] INPUT_TUSER[0] OUTPUT_TREADY}
create_clock -period $CLK_PERIOD $CLK_PORT
Warning: Design 'Conv' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
1
set_input_delay 0.08 -max -clock $CLK_NAME $INPUTS
Warning: Design 'Conv' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
1
set_output_delay 0.08 -max -clock $CLK_NAME [all_outputs]
Warning: Design 'Conv' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
1
###### OPTIMIZATION #######
set_max_area 0 
1
###### RUN #####
compile_ultra
Warning: Design 'Conv' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Information: Performing leakage power optimization. (PWR-850)
CPU Load: 0%, Ram Free: 18 GB, Swap Free: 14 GB, Work Disk Free: 291 GB, Tmp Disk Free: 119 GB
Alib files are up-to-date.
Information: Evaluating DesignWare library utilization. (UISN-27)

============================================================================
| DesignWare Building Block Library  |         Version         | Available |
============================================================================
| Basic DW Building Blocks           | U-2022.12-DWBB_202212.5 |     *     |
| Licensed DW Building Blocks        | U-2022.12-DWBB_202212.5 |     *     |
============================================================================

====================================================================================================
| Flow Information                                                                                 |
----------------------------------------------------------------------------------------------------
| Flow         | Design Compiler WLM                                                               |
| Command Line | compile_ultra                                                                     |
====================================================================================================
| Design Information                                      | Value                                  |
====================================================================================================
| Number of Scenarios                                     | 0                                      |
| Leaf Cell Count                                         | 15592                                  |
| Number of User Hierarchies                              | 12                                     |
| Sequential Cell Count                                   | 7139                                   |
| Macro Count                                             | 0                                      |
| Number of Power Domains                                 | 0                                      |
| Number of Path Groups                                   | 2                                      |
| Number of VT Class                                      | 0                                      |
| Number of Clocks                                        | 1                                      |
| Number of Dont Touch Cells                              | 2029                                   |
| Number of Dont Touch Nets                               | 0                                      |
| Number of Size Only Cells                               | 4                                      |
| Design with UPF Data                                    | false                                  |
====================================================================================================
Information: Sequential output inversion is enabled.  SVF file must be used for formal verification. (OPT-1208)

Information: There are 123 potential problems in your design. Please run 'check_design' for more information. (LINT-99)

  Simplifying Design 'Conv'
Information: The register 'input_memories/W_memory/mem_reg[0][0]' will be removed. (OPT-1207)
Information: The register 'input_memories/W_memory/mem_reg[0][1]' will be removed. (OPT-1207)
Information: The register 'input_memories/W_memory/mem_reg[0][2]' will be removed. (OPT-1207)
Information: The register 'input_memories/W_memory/mem_reg[0][3]' will be removed. (OPT-1207)
Information: The register 'input_memories/W_memory/mem_reg[0][4]' will be removed. (OPT-1207)
Information: The register 'input_memories/W_memory/mem_reg[0][5]' will be removed. (OPT-1207)
Information: The register 'input_memories/W_memory/mem_reg[0][6]' will be removed. (OPT-1207)
Information: The register 'input_memories/W_memory/mem_reg[0][7]' will be removed. (OPT-1207)
Information: The register 'input_memories/W_memory/mem_reg[0][8]' will be removed. (OPT-1207)
Information: The register 'input_memories/W_memory/mem_reg[0][9]' will be removed. (OPT-1207)
Information: The register 'input_memories/W_memory/mem_reg[0][10]' will be removed. (OPT-1207)
Information: The register 'input_memories/W_memory/mem_reg[0][11]' will be removed. (OPT-1207)
Information: The register 'input_memories/W_memory/mem_reg[1][0]' will be removed. (OPT-1207)
Information: The register 'input_memories/W_memory/mem_reg[1][1]' will be removed. (OPT-1207)
Information: The register 'input_memories/W_memory/mem_reg[1][2]' will be removed. (OPT-1207)
Information: The register 'input_memories/W_memory/mem_reg[1][3]' will be removed. (OPT-1207)
Information: The register 'input_memories/W_memory/mem_reg[1][4]' will be removed. (OPT-1207)
Information: The register 'input_memories/W_memory/mem_reg[1][5]' will be removed. (OPT-1207)
Information: The register 'input_memories/W_memory/mem_reg[1][6]' will be removed. (OPT-1207)
Information: The register 'input_memories/W_memory/mem_reg[1][7]' will be removed. (OPT-1207)
Information: The register 'input_memories/W_memory/mem_reg[1][8]' will be removed. (OPT-1207)
Information: The register 'input_memories/W_memory/mem_reg[1][9]' will be removed. (OPT-1207)
Information: The register 'input_memories/W_memory/mem_reg[1][10]' will be removed. (OPT-1207)
Information: The register 'input_memories/W_memory/mem_reg[1][11]' will be removed. (OPT-1207)
Information: The register 'input_memories/W_memory/mem_reg[2][0]' will be removed. (OPT-1207)
Information: The register 'input_memories/W_memory/mem_reg[2][1]' will be removed. (OPT-1207)
Information: The register 'input_memories/W_memory/mem_reg[2][2]' will be removed. (OPT-1207)
Information: The register 'input_memories/W_memory/mem_reg[2][3]' will be removed. (OPT-1207)
Information: The register 'input_memories/W_memory/mem_reg[2][4]' will be removed. (OPT-1207)
Information: The register 'input_memories/W_memory/mem_reg[2][5]' will be removed. (OPT-1207)
Information: The register 'input_memories/W_memory/mem_reg[2][6]' will be removed. (OPT-1207)
Information: The register 'input_memories/W_memory/mem_reg[2][7]' will be removed. (OPT-1207)
Information: The register 'input_memories/W_memory/mem_reg[2][8]' will be removed. (OPT-1207)
Information: The register 'input_memories/W_memory/mem_reg[2][9]' will be removed. (OPT-1207)
Information: The register 'input_memories/W_memory/mem_reg[2][10]' will be removed. (OPT-1207)
Information: The register 'input_memories/W_memory/mem_reg[2][11]' will be removed. (OPT-1207)
Information: The register 'input_memories/W_memory/mem_reg[3][0]' will be removed. (OPT-1207)
Information: The register 'input_memories/W_memory/mem_reg[3][1]' will be removed. (OPT-1207)
Information: The register 'input_memories/W_memory/mem_reg[3][2]' will be removed. (OPT-1207)
Information: The register 'input_memories/W_memory/mem_reg[3][3]' will be removed. (OPT-1207)
Information: The register 'input_memories/W_memory/mem_reg[3][4]' will be removed. (OPT-1207)
Information: The register 'input_memories/W_memory/mem_reg[3][5]' will be removed. (OPT-1207)
Information: The register 'input_memories/W_memory/mem_reg[3][6]' will be removed. (OPT-1207)
Information: The register 'input_memories/W_memory/mem_reg[3][7]' will be removed. (OPT-1207)
Information: The register 'input_memories/W_memory/mem_reg[3][8]' will be removed. (OPT-1207)
Information: The register 'input_memories/W_memory/mem_reg[3][9]' will be removed. (OPT-1207)
Information: The register 'input_memories/W_memory/mem_reg[3][10]' will be removed. (OPT-1207)
Information: The register 'input_memories/W_memory/mem_reg[3][11]' will be removed. (OPT-1207)
Information: The register 'input_memories/W_memory/mem_reg[4][0]' will be removed. (OPT-1207)
Information: The register 'input_memories/W_memory/mem_reg[4][1]' will be removed. (OPT-1207)
Information: The register 'input_memories/W_memory/mem_reg[4][2]' will be removed. (OPT-1207)
Information: The register 'input_memories/W_memory/mem_reg[4][3]' will be removed. (OPT-1207)
Information: The register 'input_memories/W_memory/mem_reg[4][4]' will be removed. (OPT-1207)
Information: The register 'input_memories/W_memory/mem_reg[4][5]' will be removed. (OPT-1207)
Information: The register 'input_memories/W_memory/mem_reg[4][6]' will be removed. (OPT-1207)
Information: The register 'input_memories/W_memory/mem_reg[4][7]' will be removed. (OPT-1207)
Information: The register 'input_memories/W_memory/mem_reg[4][8]' will be removed. (OPT-1207)
Information: The register 'input_memories/W_memory/mem_reg[4][9]' will be removed. (OPT-1207)
Information: The register 'input_memories/W_memory/mem_reg[4][10]' will be removed. (OPT-1207)
Information: The register 'input_memories/W_memory/mem_reg[4][11]' will be removed. (OPT-1207)
Information: The register 'input_memories/W_memory/mem_reg[5][0]' will be removed. (OPT-1207)
Information: The register 'input_memories/W_memory/mem_reg[5][1]' will be removed. (OPT-1207)
Information: The register 'input_memories/W_memory/mem_reg[5][2]' will be removed. (OPT-1207)
Information: The register 'input_memories/W_memory/mem_reg[5][3]' will be removed. (OPT-1207)
Information: The register 'input_memories/W_memory/mem_reg[5][4]' will be removed. (OPT-1207)
Information: The register 'input_memories/W_memory/mem_reg[5][5]' will be removed. (OPT-1207)
Information: The register 'input_memories/W_memory/mem_reg[5][6]' will be removed. (OPT-1207)
Information: The register 'input_memories/W_memory/mem_reg[5][7]' will be removed. (OPT-1207)
Information: The register 'input_memories/W_memory/mem_reg[5][8]' will be removed. (OPT-1207)
Information: The register 'input_memories/W_memory/mem_reg[5][9]' will be removed. (OPT-1207)
Information: The register 'input_memories/W_memory/mem_reg[5][10]' will be removed. (OPT-1207)
Information: The register 'input_memories/W_memory/mem_reg[5][11]' will be removed. (OPT-1207)
Information: The register 'input_memories/W_memory/mem_reg[6][0]' will be removed. (OPT-1207)
Information: The register 'input_memories/W_memory/mem_reg[6][1]' will be removed. (OPT-1207)
Information: The register 'input_memories/W_memory/mem_reg[6][2]' will be removed. (OPT-1207)
Information: The register 'input_memories/W_memory/mem_reg[6][3]' will be removed. (OPT-1207)
Information: The register 'input_memories/W_memory/mem_reg[6][4]' will be removed. (OPT-1207)
Information: The register 'input_memories/W_memory/mem_reg[6][5]' will be removed. (OPT-1207)
Information: The register 'input_memories/W_memory/mem_reg[6][6]' will be removed. (OPT-1207)
Information: The register 'input_memories/W_memory/mem_reg[6][7]' will be removed. (OPT-1207)
Information: The register 'input_memories/W_memory/mem_reg[6][8]' will be removed. (OPT-1207)
Information: The register 'input_memories/W_memory/mem_reg[6][9]' will be removed. (OPT-1207)
Information: The register 'input_memories/W_memory/mem_reg[6][10]' will be removed. (OPT-1207)
Information: The register 'input_memories/W_memory/mem_reg[6][11]' will be removed. (OPT-1207)
Information: The register 'input_memories/W_memory/mem_reg[7][0]' will be removed. (OPT-1207)
Information: The register 'input_memories/W_memory/mem_reg[7][1]' will be removed. (OPT-1207)
Information: The register 'input_memories/W_memory/mem_reg[7][2]' will be removed. (OPT-1207)
Information: The register 'input_memories/W_memory/mem_reg[7][3]' will be removed. (OPT-1207)
Information: The register 'input_memories/W_memory/mem_reg[7][4]' will be removed. (OPT-1207)
Information: The register 'input_memories/W_memory/mem_reg[7][5]' will be removed. (OPT-1207)
Information: The register 'input_memories/W_memory/mem_reg[7][6]' will be removed. (OPT-1207)
Information: The register 'input_memories/W_memory/mem_reg[7][7]' will be removed. (OPT-1207)
Information: The register 'input_memories/W_memory/mem_reg[7][8]' will be removed. (OPT-1207)
Information: The register 'input_memories/W_memory/mem_reg[7][9]' will be removed. (OPT-1207)
Information: The register 'input_memories/W_memory/mem_reg[7][10]' will be removed. (OPT-1207)
Information: The register 'input_memories/W_memory/mem_reg[7][11]' will be removed. (OPT-1207)
Information: The register 'input_memories/W_memory/mem_reg[8][0]' will be removed. (OPT-1207)
Information: The register 'input_memories/W_memory/mem_reg[8][1]' will be removed. (OPT-1207)
Information: The register 'input_memories/W_memory/mem_reg[8][2]' will be removed. (OPT-1207)
Information: The register 'input_memories/W_memory/mem_reg[8][3]' will be removed. (OPT-1207)
Information: The register 'input_memories/W_memory/mem_reg[8][4]' will be removed. (OPT-1207)
Information: The register 'input_memories/W_memory/mem_reg[8][5]' will be removed. (OPT-1207)
Information: The register 'input_memories/W_memory/mem_reg[8][6]' will be removed. (OPT-1207)
Information: The register 'input_memories/W_memory/mem_reg[8][7]' will be removed. (OPT-1207)
Information: The register 'input_memories/W_memory/mem_reg[8][8]' will be removed. (OPT-1207)
Information: The register 'input_memories/W_memory/mem_reg[8][9]' will be removed. (OPT-1207)
Information: The register 'input_memories/W_memory/mem_reg[8][10]' will be removed. (OPT-1207)
Information: The register 'input_memories/W_memory/mem_reg[8][11]' will be removed. (OPT-1207)
Information: The register 'input_memories/W_memory/mem_reg[9][0]' will be removed. (OPT-1207)
Information: The register 'input_memories/W_memory/mem_reg[9][1]' will be removed. (OPT-1207)
Information: The register 'input_memories/W_memory/mem_reg[9][2]' will be removed. (OPT-1207)
Information: The register 'input_memories/W_memory/mem_reg[9][3]' will be removed. (OPT-1207)
Information: The register 'input_memories/W_memory/mem_reg[9][4]' will be removed. (OPT-1207)
Information: The register 'input_memories/W_memory/mem_reg[9][5]' will be removed. (OPT-1207)
Information: The register 'input_memories/W_memory/mem_reg[9][6]' will be removed. (OPT-1207)
Information: The register 'input_memories/W_memory/mem_reg[9][7]' will be removed. (OPT-1207)
Information: The register 'input_memories/W_memory/mem_reg[9][8]' will be removed. (OPT-1207)
Information: The register 'input_memories/W_memory/mem_reg[9][9]' will be removed. (OPT-1207)
Information: The register 'input_memories/W_memory/mem_reg[9][10]' will be removed. (OPT-1207)
Information: The register 'input_memories/W_memory/mem_reg[9][11]' will be removed. (OPT-1207)
Information: The register 'input_memories/W_memory/mem_reg[10][0]' will be removed. (OPT-1207)
Information: The register 'input_memories/W_memory/mem_reg[10][1]' will be removed. (OPT-1207)
Information: The register 'input_memories/W_memory/mem_reg[10][2]' will be removed. (OPT-1207)
Information: The register 'input_memories/W_memory/mem_reg[10][3]' will be removed. (OPT-1207)
Information: The register 'input_memories/W_memory/mem_reg[10][4]' will be removed. (OPT-1207)
Information: The register 'input_memories/W_memory/mem_reg[10][5]' will be removed. (OPT-1207)
Information: The register 'input_memories/W_memory/mem_reg[10][6]' will be removed. (OPT-1207)
Information: The register 'input_memories/W_memory/mem_reg[10][7]' will be removed. (OPT-1207)
Information: The register 'input_memories/W_memory/mem_reg[10][8]' will be removed. (OPT-1207)
Information: The register 'input_memories/W_memory/mem_reg[10][9]' will be removed. (OPT-1207)
Information: The register 'input_memories/W_memory/mem_reg[10][10]' will be removed. (OPT-1207)
Information: The register 'input_memories/W_memory/mem_reg[10][11]' will be removed. (OPT-1207)
Information: The register 'input_memories/W_memory/mem_reg[11][0]' will be removed. (OPT-1207)
Information: The register 'input_memories/W_memory/mem_reg[11][1]' will be removed. (OPT-1207)
Information: The register 'input_memories/W_memory/mem_reg[11][2]' will be removed. (OPT-1207)
Information: The register 'input_memories/W_memory/mem_reg[11][3]' will be removed. (OPT-1207)
Information: The register 'input_memories/W_memory/mem_reg[11][4]' will be removed. (OPT-1207)
Information: The register 'input_memories/W_memory/mem_reg[11][5]' will be removed. (OPT-1207)
Information: The register 'input_memories/W_memory/mem_reg[11][6]' will be removed. (OPT-1207)
Information: The register 'input_memories/W_memory/mem_reg[11][7]' will be removed. (OPT-1207)
Information: The register 'input_memories/W_memory/mem_reg[11][8]' will be removed. (OPT-1207)
Information: The register 'input_memories/W_memory/mem_reg[11][9]' will be removed. (OPT-1207)
Information: The register 'input_memories/W_memory/mem_reg[11][10]' will be removed. (OPT-1207)
Information: The register 'input_memories/W_memory/mem_reg[11][11]' will be removed. (OPT-1207)
Information: The register 'input_memories/W_memory/mem_reg[12][0]' will be removed. (OPT-1207)
Information: The register 'input_memories/W_memory/mem_reg[12][1]' will be removed. (OPT-1207)
Information: The register 'input_memories/W_memory/mem_reg[12][2]' will be removed. (OPT-1207)
Information: The register 'input_memories/W_memory/mem_reg[12][3]' will be removed. (OPT-1207)
Information: The register 'input_memories/W_memory/mem_reg[12][4]' will be removed. (OPT-1207)
Information: The register 'input_memories/W_memory/mem_reg[12][5]' will be removed. (OPT-1207)
Information: The register 'input_memories/W_memory/mem_reg[12][6]' will be removed. (OPT-1207)
Information: The register 'input_memories/W_memory/mem_reg[12][7]' will be removed. (OPT-1207)
Information: The register 'input_memories/W_memory/mem_reg[12][8]' will be removed. (OPT-1207)
Information: The register 'input_memories/W_memory/mem_reg[12][9]' will be removed. (OPT-1207)
Information: The register 'input_memories/W_memory/mem_reg[12][10]' will be removed. (OPT-1207)
Information: The register 'input_memories/W_memory/mem_reg[12][11]' will be removed. (OPT-1207)
Information: The register 'input_memories/W_memory/mem_reg[13][0]' will be removed. (OPT-1207)
Information: The register 'input_memories/W_memory/mem_reg[13][1]' will be removed. (OPT-1207)
Information: The register 'input_memories/W_memory/mem_reg[13][2]' will be removed. (OPT-1207)
Information: The register 'input_memories/W_memory/mem_reg[13][3]' will be removed. (OPT-1207)
Information: The register 'input_memories/W_memory/mem_reg[13][4]' will be removed. (OPT-1207)
Information: The register 'input_memories/W_memory/mem_reg[13][5]' will be removed. (OPT-1207)
Information: The register 'input_memories/W_memory/mem_reg[13][6]' will be removed. (OPT-1207)
Information: The register 'input_memories/W_memory/mem_reg[13][7]' will be removed. (OPT-1207)
Information: The register 'input_memories/W_memory/mem_reg[13][8]' will be removed. (OPT-1207)
Information: The register 'input_memories/W_memory/mem_reg[13][9]' will be removed. (OPT-1207)
Information: The register 'input_memories/W_memory/mem_reg[13][10]' will be removed. (OPT-1207)
Information: The register 'input_memories/W_memory/mem_reg[13][11]' will be removed. (OPT-1207)
Information: The register 'input_memories/W_memory/mem_reg[14][0]' will be removed. (OPT-1207)
Information: The register 'input_memories/W_memory/mem_reg[14][1]' will be removed. (OPT-1207)
Information: The register 'input_memories/W_memory/mem_reg[14][2]' will be removed. (OPT-1207)
Information: The register 'input_memories/W_memory/mem_reg[14][3]' will be removed. (OPT-1207)
Information: The register 'input_memories/W_memory/mem_reg[14][4]' will be removed. (OPT-1207)
Information: The register 'input_memories/W_memory/mem_reg[14][5]' will be removed. (OPT-1207)
Information: The register 'input_memories/W_memory/mem_reg[14][6]' will be removed. (OPT-1207)
Information: The register 'input_memories/W_memory/mem_reg[14][7]' will be removed. (OPT-1207)
Information: The register 'input_memories/W_memory/mem_reg[14][8]' will be removed. (OPT-1207)
Information: The register 'input_memories/W_memory/mem_reg[14][9]' will be removed. (OPT-1207)
Information: The register 'input_memories/W_memory/mem_reg[14][10]' will be removed. (OPT-1207)
Information: The register 'input_memories/W_memory/mem_reg[14][11]' will be removed. (OPT-1207)
Information: The register 'input_memories/W_memory/mem_reg[15][0]' will be removed. (OPT-1207)
Information: The register 'input_memories/W_memory/mem_reg[15][1]' will be removed. (OPT-1207)
Information: The register 'input_memories/W_memory/mem_reg[15][2]' will be removed. (OPT-1207)
Information: The register 'input_memories/W_memory/mem_reg[15][3]' will be removed. (OPT-1207)
Information: The register 'input_memories/W_memory/mem_reg[15][4]' will be removed. (OPT-1207)
Information: The register 'input_memories/W_memory/mem_reg[15][5]' will be removed. (OPT-1207)
Information: The register 'input_memories/W_memory/mem_reg[15][6]' will be removed. (OPT-1207)
Information: The register 'input_memories/W_memory/mem_reg[15][7]' will be removed. (OPT-1207)
Information: The register 'input_memories/W_memory/mem_reg[15][8]' will be removed. (OPT-1207)
Information: The register 'input_memories/W_memory/mem_reg[15][9]' will be removed. (OPT-1207)
Information: The register 'input_memories/W_memory/mem_reg[15][10]' will be removed. (OPT-1207)
Information: The register 'input_memories/W_memory/mem_reg[15][11]' will be removed. (OPT-1207)
Information: The register 'input_memories/W_memory/mem_reg[16][0]' will be removed. (OPT-1207)
Information: The register 'input_memories/W_memory/mem_reg[16][1]' will be removed. (OPT-1207)
Information: The register 'input_memories/W_memory/mem_reg[16][2]' will be removed. (OPT-1207)
Information: The register 'input_memories/W_memory/mem_reg[16][3]' will be removed. (OPT-1207)
Information: The register 'input_memories/W_memory/mem_reg[16][4]' will be removed. (OPT-1207)
Information: The register 'input_memories/W_memory/mem_reg[16][5]' will be removed. (OPT-1207)
Information: The register 'input_memories/W_memory/mem_reg[16][6]' will be removed. (OPT-1207)
Information: The register 'input_memories/W_memory/mem_reg[16][7]' will be removed. (OPT-1207)
Information: The register 'input_memories/W_memory/mem_reg[16][8]' will be removed. (OPT-1207)
Information: The register 'input_memories/W_memory/mem_reg[16][9]' will be removed. (OPT-1207)
Information: The register 'input_memories/W_memory/mem_reg[16][10]' will be removed. (OPT-1207)
Information: The register 'input_memories/W_memory/mem_reg[16][11]' will be removed. (OPT-1207)
Information: The register 'input_memories/W_memory/mem_reg[17][0]' will be removed. (OPT-1207)
Information: The register 'input_memories/W_memory/mem_reg[17][1]' will be removed. (OPT-1207)
Information: The register 'input_memories/W_memory/mem_reg[17][2]' will be removed. (OPT-1207)
Information: The register 'input_memories/W_memory/mem_reg[17][3]' will be removed. (OPT-1207)
Information: The register 'input_memories/W_memory/mem_reg[17][4]' will be removed. (OPT-1207)
Information: The register 'input_memories/W_memory/mem_reg[17][5]' will be removed. (OPT-1207)
Information: The register 'input_memories/W_memory/mem_reg[17][6]' will be removed. (OPT-1207)
Information: The register 'input_memories/W_memory/mem_reg[17][7]' will be removed. (OPT-1207)
Information: The register 'input_memories/W_memory/mem_reg[17][8]' will be removed. (OPT-1207)
Information: The register 'input_memories/W_memory/mem_reg[17][9]' will be removed. (OPT-1207)
Information: The register 'input_memories/W_memory/mem_reg[17][10]' will be removed. (OPT-1207)
Information: The register 'input_memories/W_memory/mem_reg[17][11]' will be removed. (OPT-1207)
Information: The register 'input_memories/W_memory/mem_reg[18][0]' will be removed. (OPT-1207)
Information: The register 'input_memories/W_memory/mem_reg[18][1]' will be removed. (OPT-1207)
Information: The register 'input_memories/W_memory/mem_reg[18][2]' will be removed. (OPT-1207)
Information: The register 'input_memories/W_memory/mem_reg[18][3]' will be removed. (OPT-1207)
Information: The register 'input_memories/W_memory/mem_reg[18][4]' will be removed. (OPT-1207)
Information: The register 'input_memories/W_memory/mem_reg[18][5]' will be removed. (OPT-1207)
Information: The register 'input_memories/W_memory/mem_reg[18][6]' will be removed. (OPT-1207)
Information: The register 'input_memories/W_memory/mem_reg[18][7]' will be removed. (OPT-1207)
Information: The register 'input_memories/W_memory/mem_reg[18][8]' will be removed. (OPT-1207)
Information: The register 'input_memories/W_memory/mem_reg[18][9]' will be removed. (OPT-1207)
Information: The register 'input_memories/W_memory/mem_reg[18][10]' will be removed. (OPT-1207)
Information: The register 'input_memories/W_memory/mem_reg[18][11]' will be removed. (OPT-1207)
Information: The register 'input_memories/W_memory/mem_reg[19][0]' will be removed. (OPT-1207)
Information: The register 'input_memories/W_memory/mem_reg[19][1]' will be removed. (OPT-1207)
Information: The register 'input_memories/W_memory/mem_reg[19][2]' will be removed. (OPT-1207)
Information: The register 'input_memories/W_memory/mem_reg[19][3]' will be removed. (OPT-1207)
Information: The register 'input_memories/W_memory/mem_reg[19][4]' will be removed. (OPT-1207)
Information: The register 'input_memories/W_memory/mem_reg[19][5]' will be removed. (OPT-1207)
Information: The register 'input_memories/W_memory/mem_reg[19][6]' will be removed. (OPT-1207)
Information: The register 'input_memories/W_memory/mem_reg[19][7]' will be removed. (OPT-1207)
Information: The register 'input_memories/W_memory/mem_reg[19][8]' will be removed. (OPT-1207)
Information: The register 'input_memories/W_memory/mem_reg[19][9]' will be removed. (OPT-1207)
Information: The register 'input_memories/W_memory/mem_reg[19][10]' will be removed. (OPT-1207)
Information: The register 'input_memories/W_memory/mem_reg[19][11]' will be removed. (OPT-1207)
Information: The register 'input_memories/W_memory/mem_reg[20][0]' will be removed. (OPT-1207)
Information: The register 'input_memories/W_memory/mem_reg[20][1]' will be removed. (OPT-1207)
Information: The register 'input_memories/W_memory/mem_reg[20][2]' will be removed. (OPT-1207)
Information: The register 'input_memories/W_memory/mem_reg[20][3]' will be removed. (OPT-1207)
Information: The register 'input_memories/W_memory/mem_reg[20][4]' will be removed. (OPT-1207)
Information: The register 'input_memories/W_memory/mem_reg[20][5]' will be removed. (OPT-1207)
Information: The register 'input_memories/W_memory/mem_reg[20][6]' will be removed. (OPT-1207)
Information: The register 'input_memories/W_memory/mem_reg[20][7]' will be removed. (OPT-1207)
Information: The register 'input_memories/W_memory/mem_reg[20][8]' will be removed. (OPT-1207)
Information: The register 'input_memories/W_memory/mem_reg[20][9]' will be removed. (OPT-1207)
Information: The register 'input_memories/W_memory/mem_reg[20][10]' will be removed. (OPT-1207)
Information: The register 'input_memories/W_memory/mem_reg[20][11]' will be removed. (OPT-1207)
Information: The register 'input_memories/W_memory/mem_reg[21][0]' will be removed. (OPT-1207)
Information: The register 'input_memories/W_memory/mem_reg[21][1]' will be removed. (OPT-1207)
Information: The register 'input_memories/W_memory/mem_reg[21][2]' will be removed. (OPT-1207)
Information: The register 'input_memories/W_memory/mem_reg[21][3]' will be removed. (OPT-1207)
Information: The register 'input_memories/W_memory/mem_reg[21][4]' will be removed. (OPT-1207)
Information: The register 'input_memories/W_memory/mem_reg[21][5]' will be removed. (OPT-1207)
Information: The register 'input_memories/W_memory/mem_reg[21][6]' will be removed. (OPT-1207)
Information: The register 'input_memories/W_memory/mem_reg[21][7]' will be removed. (OPT-1207)
Information: The register 'input_memories/W_memory/mem_reg[21][8]' will be removed. (OPT-1207)
Information: The register 'input_memories/W_memory/mem_reg[21][9]' will be removed. (OPT-1207)
Information: The register 'input_memories/W_memory/mem_reg[21][10]' will be removed. (OPT-1207)
Information: The register 'input_memories/W_memory/mem_reg[21][11]' will be removed. (OPT-1207)
Information: The register 'input_memories/W_memory/mem_reg[22][0]' will be removed. (OPT-1207)
Information: The register 'input_memories/W_memory/mem_reg[22][1]' will be removed. (OPT-1207)
Information: The register 'input_memories/W_memory/mem_reg[22][2]' will be removed. (OPT-1207)
Information: The register 'input_memories/W_memory/mem_reg[22][3]' will be removed. (OPT-1207)
Information: The register 'input_memories/W_memory/mem_reg[22][4]' will be removed. (OPT-1207)
Information: The register 'input_memories/W_memory/mem_reg[22][5]' will be removed. (OPT-1207)
Information: The register 'input_memories/W_memory/mem_reg[22][6]' will be removed. (OPT-1207)
Information: The register 'input_memories/W_memory/mem_reg[22][7]' will be removed. (OPT-1207)
Information: The register 'input_memories/W_memory/mem_reg[22][8]' will be removed. (OPT-1207)
Information: The register 'input_memories/W_memory/mem_reg[22][9]' will be removed. (OPT-1207)
Information: The register 'input_memories/W_memory/mem_reg[22][10]' will be removed. (OPT-1207)
Information: The register 'input_memories/W_memory/mem_reg[22][11]' will be removed. (OPT-1207)
Information: The register 'input_memories/W_memory/mem_reg[23][0]' will be removed. (OPT-1207)
Information: The register 'input_memories/W_memory/mem_reg[23][1]' will be removed. (OPT-1207)
Information: The register 'input_memories/W_memory/mem_reg[23][2]' will be removed. (OPT-1207)
Information: The register 'input_memories/W_memory/mem_reg[23][3]' will be removed. (OPT-1207)
Information: The register 'input_memories/W_memory/mem_reg[23][4]' will be removed. (OPT-1207)
Information: The register 'input_memories/W_memory/mem_reg[23][5]' will be removed. (OPT-1207)
Information: The register 'input_memories/W_memory/mem_reg[23][6]' will be removed. (OPT-1207)
Information: The register 'input_memories/W_memory/mem_reg[23][7]' will be removed. (OPT-1207)
Information: The register 'input_memories/W_memory/mem_reg[23][8]' will be removed. (OPT-1207)
Information: The register 'input_memories/W_memory/mem_reg[23][9]' will be removed. (OPT-1207)
Information: The register 'input_memories/W_memory/mem_reg[23][10]' will be removed. (OPT-1207)
Information: The register 'input_memories/W_memory/mem_reg[23][11]' will be removed. (OPT-1207)
Information: The register 'input_memories/W_memory/mem_reg[24][0]' will be removed. (OPT-1207)
Information: The register 'input_memories/W_memory/mem_reg[24][1]' will be removed. (OPT-1207)
Information: The register 'input_memories/W_memory/mem_reg[24][2]' will be removed. (OPT-1207)
Information: The register 'input_memories/W_memory/mem_reg[24][3]' will be removed. (OPT-1207)
Information: The register 'input_memories/W_memory/mem_reg[24][4]' will be removed. (OPT-1207)
Information: The register 'input_memories/W_memory/mem_reg[24][5]' will be removed. (OPT-1207)
Information: The register 'input_memories/W_memory/mem_reg[24][6]' will be removed. (OPT-1207)
Information: The register 'input_memories/W_memory/mem_reg[24][7]' will be removed. (OPT-1207)
Information: The register 'input_memories/W_memory/mem_reg[24][8]' will be removed. (OPT-1207)
Information: The register 'input_memories/W_memory/mem_reg[24][9]' will be removed. (OPT-1207)
Information: The register 'input_memories/W_memory/mem_reg[24][10]' will be removed. (OPT-1207)
Information: The register 'input_memories/W_memory/mem_reg[24][11]' will be removed. (OPT-1207)
Information: The register 'input_memories/W_memory/data_out_reg[0]' will be removed. (OPT-1207)
Information: The register 'input_memories/W_memory/data_out_reg[1]' will be removed. (OPT-1207)
Information: The register 'input_memories/W_memory/data_out_reg[2]' will be removed. (OPT-1207)
Information: The register 'input_memories/W_memory/data_out_reg[3]' will be removed. (OPT-1207)
Information: The register 'input_memories/W_memory/data_out_reg[4]' will be removed. (OPT-1207)
Information: The register 'input_memories/W_memory/data_out_reg[5]' will be removed. (OPT-1207)
Information: The register 'input_memories/W_memory/data_out_reg[6]' will be removed. (OPT-1207)
Information: The register 'input_memories/W_memory/data_out_reg[7]' will be removed. (OPT-1207)
Information: The register 'input_memories/W_memory/data_out_reg[8]' will be removed. (OPT-1207)
Information: The register 'input_memories/W_memory/data_out_reg[9]' will be removed. (OPT-1207)
Information: The register 'input_memories/W_memory/data_out_reg[10]' will be removed. (OPT-1207)
Information: The register 'input_memories/W_memory/data_out_reg[11]' will be removed. (OPT-1207)

Information: Building the design 'window' instantiated from design 'input_mems_INW12_R9_C8_MAXK5' with
	the parameters "INW=12,C=8,MAXK=5". (HDL-193)
Warning: Cannot find the design 'window' in the library 'WORK'. (LBR-1)
Warning: Unable to resolve reference 'window' in 'input_mems_INW12_R9_C8_MAXK5'. (LINK-5)
Loaded alib file './alib-52/NangateOpenCellLibrary_typical.db.alib'
  Building model 'DW01_NAND2'
Information: Ungrouping hierarchy mac_counter before Pass 1 (OPT-776)
Information: Ungrouping hierarchy output_fifo before Pass 1 (OPT-776)
Information: Ungrouping hierarchy input_memories/X_addr_mux before Pass 1 (OPT-776)
Information: Ungrouping hierarchy input_memories/W_addr_mux before Pass 1 (OPT-776)
Information: Ungrouping hierarchy input_memories/W_memory before Pass 1 (OPT-776)
Information: Ungrouping 5 of 13 hierarchies before Pass 1 (OPT-775)
CPU Load: 0%, Ram Free: 18 GB, Swap Free: 14 GB, Work Disk Free: 291 GB, Tmp Disk Free: 119 GB
Information: State dependent leakage is now switched from on to off.

  Beginning Pass 1 Mapping
  ------------------------
  Processing 'Conv'
Information: Added key list 'DesignWare' to design 'Conv'. (DDB-72)
Warning: The extraction is too expensive. (FSM_EX-127)
Information: The finite state machine state_reg cannot be extracted. (FSM_EX-145)
Information: The register 'mult_inp_reg_W_reg[25][0]' is a constant and will be removed. (OPT-1206)
Information: The register 'mult_inp_reg_X_reg[25][11]' is a constant and will be removed. (OPT-1206)
Information: The register 'mult_inp_reg_X_reg[25][10]' is a constant and will be removed. (OPT-1206)
Information: The register 'mult_inp_reg_X_reg[25][9]' is a constant and will be removed. (OPT-1206)
Information: The register 'mult_inp_reg_X_reg[25][8]' is a constant and will be removed. (OPT-1206)
Information: The register 'mult_inp_reg_X_reg[25][7]' is a constant and will be removed. (OPT-1206)
Information: The register 'mult_inp_reg_X_reg[25][6]' is a constant and will be removed. (OPT-1206)
Information: The register 'mult_inp_reg_X_reg[25][5]' is a constant and will be removed. (OPT-1206)
Information: The register 'mult_inp_reg_X_reg[25][4]' is a constant and will be removed. (OPT-1206)
Information: The register 'mult_inp_reg_X_reg[25][3]' is a constant and will be removed. (OPT-1206)
Information: The register 'mult_inp_reg_X_reg[25][2]' is a constant and will be removed. (OPT-1206)
Information: The register 'mult_inp_reg_X_reg[25][1]' is a constant and will be removed. (OPT-1206)
Information: The register 'mult_inp_reg_X_reg[25][0]' is a constant and will be removed. (OPT-1206)
Information: The register 'mult_inp_reg_W_reg[25][11]' is a constant and will be removed. (OPT-1206)
Information: The register 'mult_inp_reg_W_reg[25][10]' is a constant and will be removed. (OPT-1206)
Information: The register 'mult_inp_reg_W_reg[25][9]' is a constant and will be removed. (OPT-1206)
Information: The register 'mult_inp_reg_W_reg[25][8]' is a constant and will be removed. (OPT-1206)
Information: The register 'mult_inp_reg_W_reg[25][7]' is a constant and will be removed. (OPT-1206)
Information: The register 'mult_inp_reg_W_reg[25][6]' is a constant and will be removed. (OPT-1206)
Information: The register 'mult_inp_reg_W_reg[25][5]' is a constant and will be removed. (OPT-1206)
Information: The register 'mult_inp_reg_W_reg[25][4]' is a constant and will be removed. (OPT-1206)
Information: The register 'mult_inp_reg_W_reg[25][3]' is a constant and will be removed. (OPT-1206)
Information: The register 'mult_inp_reg_W_reg[25][2]' is a constant and will be removed. (OPT-1206)
Information: The register 'mult_inp_reg_W_reg[25][1]' is a constant and will be removed. (OPT-1206)
Information: The register 'mult_inp_reg_W_reg[26][0]' is a constant and will be removed. (OPT-1206)
Information: The register 'mult_inp_reg_X_reg[26][11]' is a constant and will be removed. (OPT-1206)
Information: The register 'mult_inp_reg_X_reg[26][10]' is a constant and will be removed. (OPT-1206)
Information: The register 'mult_inp_reg_X_reg[26][9]' is a constant and will be removed. (OPT-1206)
Information: The register 'mult_inp_reg_X_reg[26][8]' is a constant and will be removed. (OPT-1206)
Information: The register 'mult_inp_reg_X_reg[26][7]' is a constant and will be removed. (OPT-1206)
Information: The register 'mult_inp_reg_X_reg[26][6]' is a constant and will be removed. (OPT-1206)
Information: The register 'mult_inp_reg_X_reg[26][5]' is a constant and will be removed. (OPT-1206)
Information: The register 'mult_inp_reg_X_reg[26][4]' is a constant and will be removed. (OPT-1206)
Information: The register 'mult_inp_reg_X_reg[26][3]' is a constant and will be removed. (OPT-1206)
Information: The register 'mult_inp_reg_X_reg[26][2]' is a constant and will be removed. (OPT-1206)
Information: The register 'mult_inp_reg_X_reg[26][1]' is a constant and will be removed. (OPT-1206)
Information: The register 'mult_inp_reg_X_reg[26][0]' is a constant and will be removed. (OPT-1206)
Information: The register 'mult_inp_reg_W_reg[26][11]' is a constant and will be removed. (OPT-1206)
Information: The register 'mult_inp_reg_W_reg[26][10]' is a constant and will be removed. (OPT-1206)
Information: The register 'mult_inp_reg_W_reg[26][9]' is a constant and will be removed. (OPT-1206)
Information: The register 'mult_inp_reg_W_reg[26][8]' is a constant and will be removed. (OPT-1206)
Information: The register 'mult_inp_reg_W_reg[26][7]' is a constant and will be removed. (OPT-1206)
Information: The register 'mult_inp_reg_W_reg[26][6]' is a constant and will be removed. (OPT-1206)
Information: The register 'mult_inp_reg_W_reg[26][5]' is a constant and will be removed. (OPT-1206)
Information: The register 'mult_inp_reg_W_reg[26][4]' is a constant and will be removed. (OPT-1206)
Information: The register 'mult_inp_reg_W_reg[26][3]' is a constant and will be removed. (OPT-1206)
Information: The register 'mult_inp_reg_W_reg[26][2]' is a constant and will be removed. (OPT-1206)
Information: The register 'mult_inp_reg_W_reg[26][1]' is a constant and will be removed. (OPT-1206)
Information: The register 'mult_inp_reg_W_reg[27][0]' is a constant and will be removed. (OPT-1206)
Information: The register 'mult_inp_reg_X_reg[27][11]' is a constant and will be removed. (OPT-1206)
Information: The register 'mult_inp_reg_X_reg[27][10]' is a constant and will be removed. (OPT-1206)
Information: The register 'mult_inp_reg_X_reg[27][9]' is a constant and will be removed. (OPT-1206)
Information: The register 'mult_inp_reg_X_reg[27][8]' is a constant and will be removed. (OPT-1206)
Information: The register 'mult_inp_reg_X_reg[27][7]' is a constant and will be removed. (OPT-1206)
Information: The register 'mult_inp_reg_X_reg[27][6]' is a constant and will be removed. (OPT-1206)
Information: The register 'mult_inp_reg_X_reg[27][5]' is a constant and will be removed. (OPT-1206)
Information: The register 'mult_inp_reg_X_reg[27][4]' is a constant and will be removed. (OPT-1206)
Information: The register 'mult_inp_reg_X_reg[27][3]' is a constant and will be removed. (OPT-1206)
Information: The register 'mult_inp_reg_X_reg[27][2]' is a constant and will be removed. (OPT-1206)
Information: The register 'mult_inp_reg_X_reg[27][1]' is a constant and will be removed. (OPT-1206)
Information: The register 'mult_inp_reg_X_reg[27][0]' is a constant and will be removed. (OPT-1206)
Information: The register 'mult_inp_reg_W_reg[27][11]' is a constant and will be removed. (OPT-1206)
Information: The register 'mult_inp_reg_W_reg[27][10]' is a constant and will be removed. (OPT-1206)
Information: The register 'mult_inp_reg_W_reg[27][9]' is a constant and will be removed. (OPT-1206)
Information: The register 'mult_inp_reg_W_reg[27][8]' is a constant and will be removed. (OPT-1206)
Information: The register 'mult_inp_reg_W_reg[27][7]' is a constant and will be removed. (OPT-1206)
Information: The register 'mult_inp_reg_W_reg[27][6]' is a constant and will be removed. (OPT-1206)
Information: The register 'mult_inp_reg_W_reg[27][5]' is a constant and will be removed. (OPT-1206)
Information: The register 'mult_inp_reg_W_reg[27][4]' is a constant and will be removed. (OPT-1206)
Information: The register 'mult_inp_reg_W_reg[27][3]' is a constant and will be removed. (OPT-1206)
Information: The register 'mult_inp_reg_W_reg[27][2]' is a constant and will be removed. (OPT-1206)
Information: The register 'mult_inp_reg_W_reg[27][1]' is a constant and will be removed. (OPT-1206)
Information: The register 'mult_inp_reg_W_reg[28][0]' is a constant and will be removed. (OPT-1206)
Information: The register 'mult_inp_reg_X_reg[28][11]' is a constant and will be removed. (OPT-1206)
Information: The register 'mult_inp_reg_X_reg[28][10]' is a constant and will be removed. (OPT-1206)
Information: The register 'mult_inp_reg_X_reg[28][9]' is a constant and will be removed. (OPT-1206)
Information: The register 'mult_inp_reg_X_reg[28][8]' is a constant and will be removed. (OPT-1206)
Information: The register 'mult_inp_reg_X_reg[28][7]' is a constant and will be removed. (OPT-1206)
Information: The register 'mult_inp_reg_X_reg[28][6]' is a constant and will be removed. (OPT-1206)
Information: The register 'mult_inp_reg_X_reg[28][5]' is a constant and will be removed. (OPT-1206)
Information: The register 'mult_inp_reg_X_reg[28][4]' is a constant and will be removed. (OPT-1206)
Information: The register 'mult_inp_reg_X_reg[28][3]' is a constant and will be removed. (OPT-1206)
Information: The register 'mult_inp_reg_X_reg[28][2]' is a constant and will be removed. (OPT-1206)
Information: The register 'mult_inp_reg_X_reg[28][1]' is a constant and will be removed. (OPT-1206)
Information: The register 'mult_inp_reg_X_reg[28][0]' is a constant and will be removed. (OPT-1206)
Information: The register 'mult_inp_reg_W_reg[28][11]' is a constant and will be removed. (OPT-1206)
Information: The register 'mult_inp_reg_W_reg[28][10]' is a constant and will be removed. (OPT-1206)
Information: The register 'mult_inp_reg_W_reg[28][9]' is a constant and will be removed. (OPT-1206)
Information: The register 'mult_inp_reg_W_reg[28][8]' is a constant and will be removed. (OPT-1206)
Information: The register 'mult_inp_reg_W_reg[28][7]' is a constant and will be removed. (OPT-1206)
Information: The register 'mult_inp_reg_W_reg[28][6]' is a constant and will be removed. (OPT-1206)
Information: The register 'mult_inp_reg_W_reg[28][5]' is a constant and will be removed. (OPT-1206)
Information: The register 'mult_inp_reg_W_reg[28][4]' is a constant and will be removed. (OPT-1206)
Information: The register 'mult_inp_reg_W_reg[28][3]' is a constant and will be removed. (OPT-1206)
Information: The register 'mult_inp_reg_W_reg[28][2]' is a constant and will be removed. (OPT-1206)
Information: The register 'mult_inp_reg_W_reg[28][1]' is a constant and will be removed. (OPT-1206)
Information: The register 'mult_inp_reg_W_reg[29][0]' is a constant and will be removed. (OPT-1206)
Information: The register 'mult_inp_reg_X_reg[29][11]' is a constant and will be removed. (OPT-1206)
Information: The register 'mult_inp_reg_X_reg[29][10]' is a constant and will be removed. (OPT-1206)
Information: The register 'mult_inp_reg_X_reg[29][9]' is a constant and will be removed. (OPT-1206)
Information: The register 'mult_inp_reg_X_reg[29][8]' is a constant and will be removed. (OPT-1206)
Information: The register 'mult_inp_reg_X_reg[29][7]' is a constant and will be removed. (OPT-1206)
Information: The register 'mult_inp_reg_X_reg[29][6]' is a constant and will be removed. (OPT-1206)
Information: The register 'mult_inp_reg_X_reg[29][5]' is a constant and will be removed. (OPT-1206)
Information: The register 'mult_inp_reg_X_reg[29][4]' is a constant and will be removed. (OPT-1206)
Information: The register 'mult_inp_reg_X_reg[29][3]' is a constant and will be removed. (OPT-1206)
Information: The register 'mult_inp_reg_X_reg[29][2]' is a constant and will be removed. (OPT-1206)
Information: The register 'mult_inp_reg_X_reg[29][1]' is a constant and will be removed. (OPT-1206)
Information: The register 'mult_inp_reg_X_reg[29][0]' is a constant and will be removed. (OPT-1206)
Information: The register 'mult_inp_reg_W_reg[29][11]' is a constant and will be removed. (OPT-1206)
Information: The register 'mult_inp_reg_W_reg[29][10]' is a constant and will be removed. (OPT-1206)
Information: The register 'mult_inp_reg_W_reg[29][9]' is a constant and will be removed. (OPT-1206)
Information: The register 'mult_inp_reg_W_reg[29][8]' is a constant and will be removed. (OPT-1206)
Information: The register 'mult_inp_reg_W_reg[29][7]' is a constant and will be removed. (OPT-1206)
Information: The register 'mult_inp_reg_W_reg[29][6]' is a constant and will be removed. (OPT-1206)
Information: The register 'mult_inp_reg_W_reg[29][5]' is a constant and will be removed. (OPT-1206)
Information: The register 'mult_inp_reg_W_reg[29][4]' is a constant and will be removed. (OPT-1206)
Information: The register 'mult_inp_reg_W_reg[29][3]' is a constant and will be removed. (OPT-1206)
Information: The register 'mult_inp_reg_W_reg[29][2]' is a constant and will be removed. (OPT-1206)
Information: The register 'mult_inp_reg_W_reg[29][1]' is a constant and will be removed. (OPT-1206)
Information: The register 'mult_inp_reg_W_reg[30][0]' is a constant and will be removed. (OPT-1206)
Information: The register 'mult_inp_reg_X_reg[30][11]' is a constant and will be removed. (OPT-1206)
Information: The register 'mult_inp_reg_X_reg[30][10]' is a constant and will be removed. (OPT-1206)
Information: The register 'mult_inp_reg_X_reg[30][9]' is a constant and will be removed. (OPT-1206)
Information: The register 'mult_inp_reg_X_reg[30][8]' is a constant and will be removed. (OPT-1206)
Information: The register 'mult_inp_reg_X_reg[30][7]' is a constant and will be removed. (OPT-1206)
Information: The register 'mult_inp_reg_X_reg[30][6]' is a constant and will be removed. (OPT-1206)
Information: The register 'mult_inp_reg_X_reg[30][5]' is a constant and will be removed. (OPT-1206)
Information: The register 'mult_inp_reg_X_reg[30][4]' is a constant and will be removed. (OPT-1206)
Information: The register 'mult_inp_reg_X_reg[30][3]' is a constant and will be removed. (OPT-1206)
Information: The register 'mult_inp_reg_X_reg[30][2]' is a constant and will be removed. (OPT-1206)
Information: The register 'mult_inp_reg_X_reg[30][1]' is a constant and will be removed. (OPT-1206)
Information: The register 'mult_inp_reg_X_reg[30][0]' is a constant and will be removed. (OPT-1206)
Information: The register 'mult_inp_reg_W_reg[30][11]' is a constant and will be removed. (OPT-1206)
Information: The register 'mult_inp_reg_W_reg[30][10]' is a constant and will be removed. (OPT-1206)
Information: The register 'mult_inp_reg_W_reg[30][9]' is a constant and will be removed. (OPT-1206)
Information: The register 'mult_inp_reg_W_reg[30][8]' is a constant and will be removed. (OPT-1206)
Information: The register 'mult_inp_reg_W_reg[30][7]' is a constant and will be removed. (OPT-1206)
Information: The register 'mult_inp_reg_W_reg[30][6]' is a constant and will be removed. (OPT-1206)
Information: The register 'mult_inp_reg_W_reg[30][5]' is a constant and will be removed. (OPT-1206)
Information: The register 'mult_inp_reg_W_reg[30][4]' is a constant and will be removed. (OPT-1206)
Information: The register 'mult_inp_reg_W_reg[30][3]' is a constant and will be removed. (OPT-1206)
Information: The register 'mult_inp_reg_W_reg[30][2]' is a constant and will be removed. (OPT-1206)
Information: The register 'mult_inp_reg_W_reg[30][1]' is a constant and will be removed. (OPT-1206)
Information: The register 'mult_inp_reg_W_reg[31][0]' is a constant and will be removed. (OPT-1206)
Information: The register 'mult_inp_reg_X_reg[31][11]' is a constant and will be removed. (OPT-1206)
Information: The register 'mult_inp_reg_X_reg[31][10]' is a constant and will be removed. (OPT-1206)
Information: The register 'mult_inp_reg_X_reg[31][9]' is a constant and will be removed. (OPT-1206)
Information: The register 'mult_inp_reg_X_reg[31][8]' is a constant and will be removed. (OPT-1206)
Information: The register 'mult_inp_reg_X_reg[31][7]' is a constant and will be removed. (OPT-1206)
Information: The register 'mult_inp_reg_X_reg[31][6]' is a constant and will be removed. (OPT-1206)
Information: The register 'mult_inp_reg_X_reg[31][5]' is a constant and will be removed. (OPT-1206)
Information: The register 'mult_inp_reg_X_reg[31][4]' is a constant and will be removed. (OPT-1206)
Information: The register 'mult_inp_reg_X_reg[31][3]' is a constant and will be removed. (OPT-1206)
Information: The register 'mult_inp_reg_X_reg[31][2]' is a constant and will be removed. (OPT-1206)
Information: The register 'mult_inp_reg_X_reg[31][1]' is a constant and will be removed. (OPT-1206)
Information: The register 'mult_inp_reg_X_reg[31][0]' is a constant and will be removed. (OPT-1206)
Information: The register 'mult_inp_reg_W_reg[31][11]' is a constant and will be removed. (OPT-1206)
Information: The register 'mult_inp_reg_W_reg[31][10]' is a constant and will be removed. (OPT-1206)
Information: The register 'mult_inp_reg_W_reg[31][9]' is a constant and will be removed. (OPT-1206)
Information: The register 'mult_inp_reg_W_reg[31][8]' is a constant and will be removed. (OPT-1206)
Information: The register 'mult_inp_reg_W_reg[31][7]' is a constant and will be removed. (OPT-1206)
Information: The register 'mult_inp_reg_W_reg[31][6]' is a constant and will be removed. (OPT-1206)
Information: The register 'mult_inp_reg_W_reg[31][5]' is a constant and will be removed. (OPT-1206)
Information: The register 'mult_inp_reg_W_reg[31][4]' is a constant and will be removed. (OPT-1206)
Information: The register 'mult_inp_reg_W_reg[31][3]' is a constant and will be removed. (OPT-1206)
Information: The register 'mult_inp_reg_W_reg[31][2]' is a constant and will be removed. (OPT-1206)
Information: The register 'mult_inp_reg_W_reg[31][1]' is a constant and will be removed. (OPT-1206)
Information: In design 'Conv', the register 'adder_tree_reg_reg[0][13][25]' is removed because it is merged to 'adder_tree_reg_reg[0][13][24]'. (OPT-1215)
Information: In design 'Conv', the register 'adder_tree_reg_reg[0][13][26]' is removed because it is merged to 'adder_tree_reg_reg[0][13][24]'. (OPT-1215)
Information: In design 'Conv', the register 'adder_tree_reg_reg[0][13][27]' is removed because it is merged to 'adder_tree_reg_reg[0][13][24]'. (OPT-1215)
Information: In design 'Conv', the register 'adder_tree_reg_reg[0][14][25]' is removed because it is merged to 'adder_tree_reg_reg[0][14][24]'. (OPT-1215)
Information: In design 'Conv', the register 'adder_tree_reg_reg[0][14][26]' is removed because it is merged to 'adder_tree_reg_reg[0][14][24]'. (OPT-1215)
Information: In design 'Conv', the register 'adder_tree_reg_reg[0][14][27]' is removed because it is merged to 'adder_tree_reg_reg[0][14][24]'. (OPT-1215)
Information: In design 'Conv', the register 'adder_tree_reg_reg[0][15][25]' is removed because it is merged to 'adder_tree_reg_reg[0][15][24]'. (OPT-1215)
Information: In design 'Conv', the register 'adder_tree_reg_reg[0][15][26]' is removed because it is merged to 'adder_tree_reg_reg[0][15][24]'. (OPT-1215)
Information: In design 'Conv', the register 'adder_tree_reg_reg[0][15][27]' is removed because it is merged to 'adder_tree_reg_reg[0][15][24]'. (OPT-1215)
Information: In design 'Conv', the register 'adder_tree_reg_reg[0][2][25]' is removed because it is merged to 'adder_tree_reg_reg[0][2][24]'. (OPT-1215)
Information: In design 'Conv', the register 'adder_tree_reg_reg[0][2][26]' is removed because it is merged to 'adder_tree_reg_reg[0][2][24]'. (OPT-1215)
Information: In design 'Conv', the register 'adder_tree_reg_reg[0][2][27]' is removed because it is merged to 'adder_tree_reg_reg[0][2][24]'. (OPT-1215)
Information: In design 'Conv', the register 'adder_tree_reg_reg[0][3][25]' is removed because it is merged to 'adder_tree_reg_reg[0][3][24]'. (OPT-1215)
Information: In design 'Conv', the register 'adder_tree_reg_reg[0][3][26]' is removed because it is merged to 'adder_tree_reg_reg[0][3][24]'. (OPT-1215)
Information: In design 'Conv', the register 'adder_tree_reg_reg[0][3][27]' is removed because it is merged to 'adder_tree_reg_reg[0][3][24]'. (OPT-1215)
Information: In design 'Conv', the register 'adder_tree_reg_reg[0][4][25]' is removed because it is merged to 'adder_tree_reg_reg[0][4][24]'. (OPT-1215)
Information: In design 'Conv', the register 'adder_tree_reg_reg[0][4][26]' is removed because it is merged to 'adder_tree_reg_reg[0][4][24]'. (OPT-1215)
Information: In design 'Conv', the register 'adder_tree_reg_reg[0][4][27]' is removed because it is merged to 'adder_tree_reg_reg[0][4][24]'. (OPT-1215)
Information: In design 'Conv', the register 'adder_tree_reg_reg[0][5][25]' is removed because it is merged to 'adder_tree_reg_reg[0][5][24]'. (OPT-1215)
Information: In design 'Conv', the register 'adder_tree_reg_reg[0][5][26]' is removed because it is merged to 'adder_tree_reg_reg[0][5][24]'. (OPT-1215)
Information: In design 'Conv', the register 'adder_tree_reg_reg[0][5][27]' is removed because it is merged to 'adder_tree_reg_reg[0][5][24]'. (OPT-1215)
Information: In design 'Conv', the register 'adder_tree_reg_reg[0][6][25]' is removed because it is merged to 'adder_tree_reg_reg[0][6][24]'. (OPT-1215)
Information: In design 'Conv', the register 'adder_tree_reg_reg[0][6][26]' is removed because it is merged to 'adder_tree_reg_reg[0][6][24]'. (OPT-1215)
Information: In design 'Conv', the register 'adder_tree_reg_reg[0][6][27]' is removed because it is merged to 'adder_tree_reg_reg[0][6][24]'. (OPT-1215)
Information: In design 'Conv', the register 'adder_tree_reg_reg[0][7][25]' is removed because it is merged to 'adder_tree_reg_reg[0][7][24]'. (OPT-1215)
Information: In design 'Conv', the register 'adder_tree_reg_reg[0][7][26]' is removed because it is merged to 'adder_tree_reg_reg[0][7][24]'. (OPT-1215)
Information: In design 'Conv', the register 'adder_tree_reg_reg[0][7][27]' is removed because it is merged to 'adder_tree_reg_reg[0][7][24]'. (OPT-1215)
Information: In design 'Conv', the register 'adder_tree_reg_reg[0][8][25]' is removed because it is merged to 'adder_tree_reg_reg[0][8][24]'. (OPT-1215)
Information: In design 'Conv', the register 'adder_tree_reg_reg[0][8][26]' is removed because it is merged to 'adder_tree_reg_reg[0][8][24]'. (OPT-1215)
Information: In design 'Conv', the register 'adder_tree_reg_reg[0][8][27]' is removed because it is merged to 'adder_tree_reg_reg[0][8][24]'. (OPT-1215)
Information: In design 'Conv', the register 'adder_tree_reg_reg[0][9][25]' is removed because it is merged to 'adder_tree_reg_reg[0][9][24]'. (OPT-1215)
Information: In design 'Conv', the register 'adder_tree_reg_reg[0][9][26]' is removed because it is merged to 'adder_tree_reg_reg[0][9][24]'. (OPT-1215)
Information: In design 'Conv', the register 'adder_tree_reg_reg[0][9][27]' is removed because it is merged to 'adder_tree_reg_reg[0][9][24]'. (OPT-1215)
Information: In design 'Conv', the register 'adder_tree_reg_reg[0][10][25]' is removed because it is merged to 'adder_tree_reg_reg[0][10][24]'. (OPT-1215)
Information: In design 'Conv', the register 'adder_tree_reg_reg[0][10][26]' is removed because it is merged to 'adder_tree_reg_reg[0][10][24]'. (OPT-1215)
Information: In design 'Conv', the register 'adder_tree_reg_reg[0][10][27]' is removed because it is merged to 'adder_tree_reg_reg[0][10][24]'. (OPT-1215)
Information: In design 'Conv', the register 'adder_tree_reg_reg[0][11][25]' is removed because it is merged to 'adder_tree_reg_reg[0][11][24]'. (OPT-1215)
Information: In design 'Conv', the register 'adder_tree_reg_reg[0][11][26]' is removed because it is merged to 'adder_tree_reg_reg[0][11][24]'. (OPT-1215)
Information: In design 'Conv', the register 'adder_tree_reg_reg[0][11][27]' is removed because it is merged to 'adder_tree_reg_reg[0][11][24]'. (OPT-1215)
Information: In design 'Conv', the register 'adder_tree_reg_reg[0][12][25]' is removed because it is merged to 'adder_tree_reg_reg[0][12][24]'. (OPT-1215)
Information: In design 'Conv', the register 'adder_tree_reg_reg[0][12][26]' is removed because it is merged to 'adder_tree_reg_reg[0][12][24]'. (OPT-1215)
Information: In design 'Conv', the register 'adder_tree_reg_reg[0][12][27]' is removed because it is merged to 'adder_tree_reg_reg[0][12][24]'. (OPT-1215)
Information: In design 'Conv', the register 'adder_tree_reg_reg[0][1][25]' is removed because it is merged to 'adder_tree_reg_reg[0][1][24]'. (OPT-1215)
Information: In design 'Conv', the register 'adder_tree_reg_reg[0][1][26]' is removed because it is merged to 'adder_tree_reg_reg[0][1][24]'. (OPT-1215)
Information: In design 'Conv', the register 'adder_tree_reg_reg[0][1][27]' is removed because it is merged to 'adder_tree_reg_reg[0][1][24]'. (OPT-1215)
Information: In design 'Conv', the register 'adder_tree_reg_reg[0][0][25]' is removed because it is merged to 'adder_tree_reg_reg[0][0][24]'. (OPT-1215)
Information: In design 'Conv', the register 'adder_tree_reg_reg[0][0][26]' is removed because it is merged to 'adder_tree_reg_reg[0][0][24]'. (OPT-1215)
Information: In design 'Conv', the register 'adder_tree_reg_reg[0][0][27]' is removed because it is merged to 'adder_tree_reg_reg[0][0][24]'. (OPT-1215)
 Implement Synthetic for 'Conv'.
  Processing 'Conv_DW02_mult_5_stage_J1_0'
  Processing 'Conv_DW02_mult_5_stage_J1_1'
  Processing 'Conv_DW02_mult_5_stage_J1_2'
  Processing 'Conv_DW02_mult_5_stage_J1_3'
  Processing 'Conv_DW02_mult_5_stage_J1_4'
  Processing 'Conv_DW02_mult_5_stage_J1_5'
  Processing 'Conv_DW02_mult_5_stage_J1_6'
  Processing 'Conv_DW02_mult_5_stage_J1_7'
  Processing 'Conv_DW02_mult_5_stage_J1_8'
  Processing 'Conv_DW02_mult_5_stage_J1_9'
  Processing 'Conv_DW02_mult_5_stage_J1_10'
  Processing 'Conv_DW02_mult_5_stage_J1_11'
  Processing 'Conv_DW02_mult_5_stage_J1_12'
  Processing 'Conv_DW02_mult_5_stage_J1_13'
  Processing 'Conv_DW02_mult_5_stage_J1_14'
  Processing 'Conv_DW02_mult_5_stage_J1_15'
  Processing 'Conv_DW02_mult_5_stage_J1_16'
  Processing 'Conv_DW02_mult_5_stage_J1_17'
  Processing 'Conv_DW02_mult_5_stage_J1_18'
  Processing 'Conv_DW02_mult_5_stage_J1_19'
  Processing 'Conv_DW02_mult_5_stage_J1_20'
  Processing 'Conv_DW02_mult_5_stage_J1_21'
  Processing 'Conv_DW02_mult_5_stage_J1_22'
  Processing 'Conv_DW02_mult_5_stage_J1_23'
  Processing 'Conv_DW02_mult_5_stage_J1_24'
  Processing 'Conv_DW02_mult_5_stage_J1_25'
  Processing 'Conv_DW02_mult_5_stage_J1_26'
  Processing 'Conv_DW02_mult_5_stage_J1_27'
  Processing 'Conv_DW02_mult_5_stage_J1_28'
  Processing 'Conv_DW02_mult_5_stage_J1_29'
  Processing 'Conv_DW02_mult_5_stage_J1_30'
  Processing 'Conv_DW02_mult_5_stage_J1_31'
Information: Command 'do_operand_isolation' is obsolete and is being ignored.  Please refer to the replacement command 'set power_enable_datapath_gating true' instead. (INFO-118)
  Processing 'memory_dual_port_WIDTH28_SIZE112'
Information: Added key list 'DesignWare' to design 'memory_dual_port_WIDTH28_SIZE112'. (DDB-72)
  Processing 'memory_WIDTH12_SIZE72'
  Processing 'input_mems_INW12_R9_C8_MAXK5'
Error: The design must have only input and output ports. (FSM_EX-34)
Information: The finite state machine state_reg cannot be extracted. (FSM_EX-145)
 Implement Synthetic for 'input_mems_INW12_R9_C8_MAXK5'.
Information: Command 'do_operand_isolation' is obsolete and is being ignored.  Please refer to the replacement command 'set power_enable_datapath_gating true' instead. (INFO-118)
  Processing 'ld_reg_WIDTH12'
  Processing 'counter_OUT_WIDTH7'
 Implement Synthetic for 'counter_OUT_WIDTH7'.
Information: Command 'do_operand_isolation' is obsolete and is being ignored.  Please refer to the replacement command 'set power_enable_datapath_gating true' instead. (INFO-118)
  Processing 'counter_OUT_WIDTH5'
 Implement Synthetic for 'counter_OUT_WIDTH5'.
Information: Command 'do_operand_isolation' is obsolete and is being ignored.  Please refer to the replacement command 'set power_enable_datapath_gating true' instead. (INFO-118)
  Processing 'ld_reg_WIDTH3'
Information: Building the design 'window' instantiated from design 'input_mems_INW12_R9_C8_MAXK5' with
	the parameters "INW=12,C=8,MAXK=5". (HDL-193)
Warning: Cannot find the design 'window' in the library 'WORK'. (LBR-1)
Warning: Unable to resolve reference 'window' in 'input_mems_INW12_R9_C8_MAXK5'. (LINK-5)
Warning: Design 'Conv' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
CPU Load: 2%, Ram Free: 18 GB, Swap Free: 14 GB, Work Disk Free: 291 GB, Tmp Disk Free: 119 GB

  Updating timing information
Information: Updating design information... (UID-85)
Information: Complementing port 'inputs_loaded' in design 'input_mems_INW12_R9_C8_MAXK5'.
	 The new name of the port is 'inputs_loaded_BAR'. (OPT-319)
Information: Complementing port 'wr_en' in design 'memory_dual_port_WIDTH28_SIZE112'.
	 The new name of the port is 'wr_en_BAR'. (OPT-319)
Information: The register 'mult_piped[25].mult_5_stage/U1_1_0' is a constant and will be removed. (OPT-1206)
Information: The register 'mult_piped[25].mult_5_stage/U1_1_1' is a constant and will be removed. (OPT-1206)
Information: The register 'mult_piped[25].mult_5_stage/U1_1_2' is a constant and will be removed. (OPT-1206)
Information: The register 'mult_piped[25].mult_5_stage/U1_1_3' is a constant and will be removed. (OPT-1206)
Information: The register 'mult_piped[25].mult_5_stage/U1_1_4' is a constant and will be removed. (OPT-1206)
Information: The register 'mult_piped[25].mult_5_stage/U1_1_5' is a constant and will be removed. (OPT-1206)
Information: The register 'mult_piped[25].mult_5_stage/U1_1_6' is a constant and will be removed. (OPT-1206)
Information: The register 'mult_piped[25].mult_5_stage/U1_1_7' is a constant and will be removed. (OPT-1206)
Information: The register 'mult_piped[25].mult_5_stage/U1_1_8' is a constant and will be removed. (OPT-1206)
Information: The register 'mult_piped[25].mult_5_stage/U1_1_9' is a constant and will be removed. (OPT-1206)
Information: The register 'mult_piped[25].mult_5_stage/U1_1_10' is a constant and will be removed. (OPT-1206)
Information: The register 'mult_piped[25].mult_5_stage/U1_1_11' is a constant and will be removed. (OPT-1206)
Information: The register 'mult_piped[25].mult_5_stage/U1_1_12' is a constant and will be removed. (OPT-1206)
Information: The register 'mult_piped[25].mult_5_stage/U1_1_13' is a constant and will be removed. (OPT-1206)
Information: The register 'mult_piped[25].mult_5_stage/U1_1_14' is a constant and will be removed. (OPT-1206)
Information: The register 'mult_piped[25].mult_5_stage/U1_1_15' is a constant and will be removed. (OPT-1206)
Information: The register 'mult_piped[25].mult_5_stage/U1_1_16' is a constant and will be removed. (OPT-1206)
Information: The register 'mult_piped[25].mult_5_stage/U1_1_17' is a constant and will be removed. (OPT-1206)
Information: The register 'mult_piped[25].mult_5_stage/U1_1_18' is a constant and will be removed. (OPT-1206)
Information: The register 'mult_piped[25].mult_5_stage/U1_1_19' is a constant and will be removed. (OPT-1206)
Information: The register 'mult_piped[25].mult_5_stage/U1_1_20' is a constant and will be removed. (OPT-1206)
Information: The register 'mult_piped[25].mult_5_stage/U1_1_21' is a constant and will be removed. (OPT-1206)
Information: The register 'mult_piped[25].mult_5_stage/U1_1_22' is a constant and will be removed. (OPT-1206)
Information: The register 'mult_piped[25].mult_5_stage/U1_1_23' is a constant and will be removed. (OPT-1206)
Information: The register 'mult_piped[25].mult_5_stage/U1_2_0' is a constant and will be removed. (OPT-1206)
Information: The register 'mult_piped[25].mult_5_stage/U1_2_1' is a constant and will be removed. (OPT-1206)
Information: The register 'mult_piped[25].mult_5_stage/U1_2_2' is a constant and will be removed. (OPT-1206)
Information: The register 'mult_piped[25].mult_5_stage/U1_2_3' is a constant and will be removed. (OPT-1206)
Information: The register 'mult_piped[25].mult_5_stage/U1_2_4' is a constant and will be removed. (OPT-1206)
Information: The register 'mult_piped[25].mult_5_stage/U1_2_5' is a constant and will be removed. (OPT-1206)
Information: The register 'mult_piped[25].mult_5_stage/U1_2_6' is a constant and will be removed. (OPT-1206)
Information: The register 'mult_piped[25].mult_5_stage/U1_2_7' is a constant and will be removed. (OPT-1206)
Information: The register 'mult_piped[25].mult_5_stage/U1_2_8' is a constant and will be removed. (OPT-1206)
Information: The register 'mult_piped[25].mult_5_stage/U1_2_9' is a constant and will be removed. (OPT-1206)
Information: The register 'mult_piped[25].mult_5_stage/U1_2_10' is a constant and will be removed. (OPT-1206)
Information: The register 'mult_piped[25].mult_5_stage/U1_2_11' is a constant and will be removed. (OPT-1206)
Information: The register 'mult_piped[25].mult_5_stage/U1_2_12' is a constant and will be removed. (OPT-1206)
Information: The register 'mult_piped[25].mult_5_stage/U1_2_13' is a constant and will be removed. (OPT-1206)
Information: The register 'mult_piped[25].mult_5_stage/U1_2_14' is a constant and will be removed. (OPT-1206)
Information: The register 'mult_piped[25].mult_5_stage/U1_2_15' is a constant and will be removed. (OPT-1206)
Information: The register 'mult_piped[25].mult_5_stage/U1_2_16' is a constant and will be removed. (OPT-1206)
Information: The register 'mult_piped[25].mult_5_stage/U1_2_17' is a constant and will be removed. (OPT-1206)
Information: The register 'mult_piped[25].mult_5_stage/U1_2_18' is a constant and will be removed. (OPT-1206)
Information: The register 'mult_piped[25].mult_5_stage/U1_2_19' is a constant and will be removed. (OPT-1206)
Information: The register 'mult_piped[25].mult_5_stage/U1_2_20' is a constant and will be removed. (OPT-1206)
Information: The register 'mult_piped[25].mult_5_stage/U1_2_21' is a constant and will be removed. (OPT-1206)
Information: The register 'mult_piped[25].mult_5_stage/U1_2_22' is a constant and will be removed. (OPT-1206)
Information: The register 'mult_piped[25].mult_5_stage/U1_2_23' is a constant and will be removed. (OPT-1206)
Information: The register 'mult_piped[25].mult_5_stage/U1_3_0' is a constant and will be removed. (OPT-1206)
Information: The register 'mult_piped[25].mult_5_stage/U1_3_1' is a constant and will be removed. (OPT-1206)
Information: The register 'mult_piped[25].mult_5_stage/U1_3_2' is a constant and will be removed. (OPT-1206)
Information: The register 'mult_piped[25].mult_5_stage/U1_3_3' is a constant and will be removed. (OPT-1206)
Information: The register 'mult_piped[25].mult_5_stage/U1_3_4' is a constant and will be removed. (OPT-1206)
Information: The register 'mult_piped[25].mult_5_stage/U1_3_5' is a constant and will be removed. (OPT-1206)
Information: The register 'mult_piped[25].mult_5_stage/U1_3_6' is a constant and will be removed. (OPT-1206)
Information: The register 'mult_piped[25].mult_5_stage/U1_3_7' is a constant and will be removed. (OPT-1206)
Information: The register 'mult_piped[25].mult_5_stage/U1_3_8' is a constant and will be removed. (OPT-1206)
Information: The register 'mult_piped[25].mult_5_stage/U1_3_9' is a constant and will be removed. (OPT-1206)
Information: The register 'mult_piped[25].mult_5_stage/U1_3_10' is a constant and will be removed. (OPT-1206)
Information: The register 'mult_piped[25].mult_5_stage/U1_3_11' is a constant and will be removed. (OPT-1206)
Information: The register 'mult_piped[25].mult_5_stage/U1_3_12' is a constant and will be removed. (OPT-1206)
Information: The register 'mult_piped[25].mult_5_stage/U1_3_13' is a constant and will be removed. (OPT-1206)
Information: The register 'mult_piped[25].mult_5_stage/U1_3_14' is a constant and will be removed. (OPT-1206)
Information: The register 'mult_piped[25].mult_5_stage/U1_3_15' is a constant and will be removed. (OPT-1206)
Information: The register 'mult_piped[25].mult_5_stage/U1_3_16' is a constant and will be removed. (OPT-1206)
Information: The register 'mult_piped[25].mult_5_stage/U1_3_17' is a constant and will be removed. (OPT-1206)
Information: The register 'mult_piped[25].mult_5_stage/U1_3_18' is a constant and will be removed. (OPT-1206)
Information: The register 'mult_piped[25].mult_5_stage/U1_3_19' is a constant and will be removed. (OPT-1206)
Information: The register 'mult_piped[25].mult_5_stage/U1_3_20' is a constant and will be removed. (OPT-1206)
Information: The register 'mult_piped[25].mult_5_stage/U1_3_21' is a constant and will be removed. (OPT-1206)
Information: The register 'mult_piped[25].mult_5_stage/U1_3_22' is a constant and will be removed. (OPT-1206)
Information: The register 'mult_piped[25].mult_5_stage/U1_3_23' is a constant and will be removed. (OPT-1206)
Information: The register 'mult_piped[25].mult_5_stage/G4_0' is a constant and will be removed. (OPT-1206)
Information: The register 'mult_piped[25].mult_5_stage/G4_1' is a constant and will be removed. (OPT-1206)
Information: The register 'mult_piped[25].mult_5_stage/G4_2' is a constant and will be removed. (OPT-1206)
Information: The register 'mult_piped[25].mult_5_stage/G4_3' is a constant and will be removed. (OPT-1206)
Information: The register 'mult_piped[25].mult_5_stage/G4_4' is a constant and will be removed. (OPT-1206)
Information: The register 'mult_piped[25].mult_5_stage/G4_5' is a constant and will be removed. (OPT-1206)
Information: The register 'mult_piped[25].mult_5_stage/G4_6' is a constant and will be removed. (OPT-1206)
Information: The register 'mult_piped[25].mult_5_stage/G4_7' is a constant and will be removed. (OPT-1206)
Information: The register 'mult_piped[25].mult_5_stage/G4_8' is a constant and will be removed. (OPT-1206)
Information: The register 'mult_piped[25].mult_5_stage/G4_9' is a constant and will be removed. (OPT-1206)
Information: The register 'mult_piped[25].mult_5_stage/G4_10' is a constant and will be removed. (OPT-1206)
Information: The register 'mult_piped[25].mult_5_stage/G4_11' is a constant and will be removed. (OPT-1206)
Information: The register 'mult_piped[25].mult_5_stage/G4_12' is a constant and will be removed. (OPT-1206)
Information: The register 'mult_piped[25].mult_5_stage/G4_13' is a constant and will be removed. (OPT-1206)
Information: The register 'mult_piped[25].mult_5_stage/G4_14' is a constant and will be removed. (OPT-1206)
Information: The register 'mult_piped[25].mult_5_stage/G4_15' is a constant and will be removed. (OPT-1206)
Information: The register 'mult_piped[25].mult_5_stage/G4_16' is a constant and will be removed. (OPT-1206)
Information: The register 'mult_piped[25].mult_5_stage/G4_17' is a constant and will be removed. (OPT-1206)
Information: The register 'mult_piped[25].mult_5_stage/G4_18' is a constant and will be removed. (OPT-1206)
Information: The register 'mult_piped[25].mult_5_stage/G4_19' is a constant and will be removed. (OPT-1206)
Information: The register 'mult_piped[25].mult_5_stage/G4_20' is a constant and will be removed. (OPT-1206)
Information: The register 'mult_piped[25].mult_5_stage/G4_21' is a constant and will be removed. (OPT-1206)
Information: The register 'mult_piped[25].mult_5_stage/G4_22' is a constant and will be removed. (OPT-1206)
Information: The register 'mult_piped[25].mult_5_stage/G4_23' is a constant and will be removed. (OPT-1206)
Information: The register 'mult_piped[26].mult_5_stage/U1_1_0' is a constant and will be removed. (OPT-1206)
Information: The register 'mult_piped[26].mult_5_stage/U1_1_1' is a constant and will be removed. (OPT-1206)
Information: The register 'mult_piped[26].mult_5_stage/U1_1_2' is a constant and will be removed. (OPT-1206)
Information: The register 'mult_piped[26].mult_5_stage/U1_1_3' is a constant and will be removed. (OPT-1206)
Information: The register 'mult_piped[26].mult_5_stage/U1_1_4' is a constant and will be removed. (OPT-1206)
Information: The register 'mult_piped[26].mult_5_stage/U1_1_5' is a constant and will be removed. (OPT-1206)
Information: The register 'mult_piped[26].mult_5_stage/U1_1_6' is a constant and will be removed. (OPT-1206)
Information: The register 'mult_piped[26].mult_5_stage/U1_1_7' is a constant and will be removed. (OPT-1206)
Information: The register 'mult_piped[26].mult_5_stage/U1_1_8' is a constant and will be removed. (OPT-1206)
Information: The register 'mult_piped[26].mult_5_stage/U1_1_9' is a constant and will be removed. (OPT-1206)
Information: The register 'mult_piped[26].mult_5_stage/U1_1_10' is a constant and will be removed. (OPT-1206)
Information: The register 'mult_piped[26].mult_5_stage/U1_1_11' is a constant and will be removed. (OPT-1206)
Information: The register 'mult_piped[26].mult_5_stage/U1_1_12' is a constant and will be removed. (OPT-1206)
Information: The register 'mult_piped[26].mult_5_stage/U1_1_13' is a constant and will be removed. (OPT-1206)
Information: The register 'mult_piped[26].mult_5_stage/U1_1_14' is a constant and will be removed. (OPT-1206)
Information: The register 'mult_piped[26].mult_5_stage/U1_1_15' is a constant and will be removed. (OPT-1206)
Information: The register 'mult_piped[26].mult_5_stage/U1_1_16' is a constant and will be removed. (OPT-1206)
Information: The register 'mult_piped[26].mult_5_stage/U1_1_17' is a constant and will be removed. (OPT-1206)
Information: The register 'mult_piped[26].mult_5_stage/U1_1_18' is a constant and will be removed. (OPT-1206)
Information: The register 'mult_piped[26].mult_5_stage/U1_1_19' is a constant and will be removed. (OPT-1206)
Information: The register 'mult_piped[26].mult_5_stage/U1_1_20' is a constant and will be removed. (OPT-1206)
Information: The register 'mult_piped[26].mult_5_stage/U1_1_21' is a constant and will be removed. (OPT-1206)
Information: The register 'mult_piped[26].mult_5_stage/U1_1_22' is a constant and will be removed. (OPT-1206)
Information: The register 'mult_piped[26].mult_5_stage/U1_1_23' is a constant and will be removed. (OPT-1206)
Information: The register 'mult_piped[26].mult_5_stage/U1_2_0' is a constant and will be removed. (OPT-1206)
Information: The register 'mult_piped[26].mult_5_stage/U1_2_1' is a constant and will be removed. (OPT-1206)
Information: The register 'mult_piped[26].mult_5_stage/U1_2_2' is a constant and will be removed. (OPT-1206)
Information: The register 'mult_piped[26].mult_5_stage/U1_2_3' is a constant and will be removed. (OPT-1206)
Information: The register 'mult_piped[26].mult_5_stage/U1_2_4' is a constant and will be removed. (OPT-1206)
Information: The register 'mult_piped[26].mult_5_stage/U1_2_5' is a constant and will be removed. (OPT-1206)
Information: The register 'mult_piped[26].mult_5_stage/U1_2_6' is a constant and will be removed. (OPT-1206)
Information: The register 'mult_piped[26].mult_5_stage/U1_2_7' is a constant and will be removed. (OPT-1206)
Information: The register 'mult_piped[26].mult_5_stage/U1_2_8' is a constant and will be removed. (OPT-1206)
Information: The register 'mult_piped[26].mult_5_stage/U1_2_9' is a constant and will be removed. (OPT-1206)
Information: The register 'mult_piped[26].mult_5_stage/U1_2_10' is a constant and will be removed. (OPT-1206)
Information: The register 'mult_piped[26].mult_5_stage/U1_2_11' is a constant and will be removed. (OPT-1206)
Information: The register 'mult_piped[26].mult_5_stage/U1_2_12' is a constant and will be removed. (OPT-1206)
Information: The register 'mult_piped[26].mult_5_stage/U1_2_13' is a constant and will be removed. (OPT-1206)
Information: The register 'mult_piped[26].mult_5_stage/U1_2_14' is a constant and will be removed. (OPT-1206)
Information: The register 'mult_piped[26].mult_5_stage/U1_2_15' is a constant and will be removed. (OPT-1206)
Information: The register 'mult_piped[26].mult_5_stage/U1_2_16' is a constant and will be removed. (OPT-1206)
Information: The register 'mult_piped[26].mult_5_stage/U1_2_17' is a constant and will be removed. (OPT-1206)
Information: The register 'mult_piped[26].mult_5_stage/U1_2_18' is a constant and will be removed. (OPT-1206)
Information: The register 'mult_piped[26].mult_5_stage/U1_2_19' is a constant and will be removed. (OPT-1206)
Information: The register 'mult_piped[26].mult_5_stage/U1_2_20' is a constant and will be removed. (OPT-1206)
Information: The register 'mult_piped[26].mult_5_stage/U1_2_21' is a constant and will be removed. (OPT-1206)
Information: The register 'mult_piped[26].mult_5_stage/U1_2_22' is a constant and will be removed. (OPT-1206)
Information: The register 'mult_piped[26].mult_5_stage/U1_2_23' is a constant and will be removed. (OPT-1206)
Information: The register 'mult_piped[26].mult_5_stage/U1_3_0' is a constant and will be removed. (OPT-1206)
Information: The register 'mult_piped[26].mult_5_stage/U1_3_1' is a constant and will be removed. (OPT-1206)
Information: The register 'mult_piped[26].mult_5_stage/U1_3_2' is a constant and will be removed. (OPT-1206)
Information: The register 'mult_piped[26].mult_5_stage/U1_3_3' is a constant and will be removed. (OPT-1206)
Information: The register 'mult_piped[26].mult_5_stage/U1_3_4' is a constant and will be removed. (OPT-1206)
Information: The register 'mult_piped[26].mult_5_stage/U1_3_5' is a constant and will be removed. (OPT-1206)
Information: The register 'mult_piped[26].mult_5_stage/U1_3_6' is a constant and will be removed. (OPT-1206)
Information: The register 'mult_piped[26].mult_5_stage/U1_3_7' is a constant and will be removed. (OPT-1206)
Information: The register 'mult_piped[26].mult_5_stage/U1_3_8' is a constant and will be removed. (OPT-1206)
Information: The register 'mult_piped[26].mult_5_stage/U1_3_9' is a constant and will be removed. (OPT-1206)
Information: The register 'mult_piped[26].mult_5_stage/U1_3_10' is a constant and will be removed. (OPT-1206)
Information: The register 'mult_piped[26].mult_5_stage/U1_3_11' is a constant and will be removed. (OPT-1206)
Information: The register 'mult_piped[26].mult_5_stage/U1_3_12' is a constant and will be removed. (OPT-1206)
Information: The register 'mult_piped[26].mult_5_stage/U1_3_13' is a constant and will be removed. (OPT-1206)
Information: The register 'mult_piped[26].mult_5_stage/U1_3_14' is a constant and will be removed. (OPT-1206)
Information: The register 'mult_piped[26].mult_5_stage/U1_3_15' is a constant and will be removed. (OPT-1206)
Information: The register 'mult_piped[26].mult_5_stage/U1_3_16' is a constant and will be removed. (OPT-1206)
Information: The register 'mult_piped[26].mult_5_stage/U1_3_17' is a constant and will be removed. (OPT-1206)
Information: The register 'mult_piped[26].mult_5_stage/U1_3_18' is a constant and will be removed. (OPT-1206)
Information: The register 'mult_piped[26].mult_5_stage/U1_3_19' is a constant and will be removed. (OPT-1206)
Information: The register 'mult_piped[26].mult_5_stage/U1_3_20' is a constant and will be removed. (OPT-1206)
Information: The register 'mult_piped[26].mult_5_stage/U1_3_21' is a constant and will be removed. (OPT-1206)
Information: The register 'mult_piped[26].mult_5_stage/U1_3_22' is a constant and will be removed. (OPT-1206)
Information: The register 'mult_piped[26].mult_5_stage/U1_3_23' is a constant and will be removed. (OPT-1206)
Information: The register 'mult_piped[26].mult_5_stage/G4_0' is a constant and will be removed. (OPT-1206)
Information: The register 'mult_piped[26].mult_5_stage/G4_1' is a constant and will be removed. (OPT-1206)
Information: The register 'mult_piped[26].mult_5_stage/G4_2' is a constant and will be removed. (OPT-1206)
Information: The register 'mult_piped[26].mult_5_stage/G4_3' is a constant and will be removed. (OPT-1206)
Information: The register 'mult_piped[26].mult_5_stage/G4_4' is a constant and will be removed. (OPT-1206)
Information: The register 'mult_piped[26].mult_5_stage/G4_5' is a constant and will be removed. (OPT-1206)
Information: The register 'mult_piped[26].mult_5_stage/G4_6' is a constant and will be removed. (OPT-1206)
Information: The register 'mult_piped[26].mult_5_stage/G4_7' is a constant and will be removed. (OPT-1206)
Information: The register 'mult_piped[26].mult_5_stage/G4_8' is a constant and will be removed. (OPT-1206)
Information: The register 'mult_piped[26].mult_5_stage/G4_9' is a constant and will be removed. (OPT-1206)
Information: The register 'mult_piped[26].mult_5_stage/G4_10' is a constant and will be removed. (OPT-1206)
Information: The register 'mult_piped[26].mult_5_stage/G4_11' is a constant and will be removed. (OPT-1206)
Information: The register 'mult_piped[26].mult_5_stage/G4_12' is a constant and will be removed. (OPT-1206)
Information: The register 'mult_piped[26].mult_5_stage/G4_13' is a constant and will be removed. (OPT-1206)
Information: The register 'mult_piped[26].mult_5_stage/G4_14' is a constant and will be removed. (OPT-1206)
Information: The register 'mult_piped[26].mult_5_stage/G4_15' is a constant and will be removed. (OPT-1206)
Information: The register 'mult_piped[26].mult_5_stage/G4_16' is a constant and will be removed. (OPT-1206)
Information: The register 'mult_piped[26].mult_5_stage/G4_17' is a constant and will be removed. (OPT-1206)
Information: The register 'mult_piped[26].mult_5_stage/G4_18' is a constant and will be removed. (OPT-1206)
Information: The register 'mult_piped[26].mult_5_stage/G4_19' is a constant and will be removed. (OPT-1206)
Information: The register 'mult_piped[26].mult_5_stage/G4_20' is a constant and will be removed. (OPT-1206)
Information: The register 'mult_piped[26].mult_5_stage/G4_21' is a constant and will be removed. (OPT-1206)
Information: The register 'mult_piped[26].mult_5_stage/G4_22' is a constant and will be removed. (OPT-1206)
Information: The register 'mult_piped[26].mult_5_stage/G4_23' is a constant and will be removed. (OPT-1206)
Information: The register 'mult_piped[27].mult_5_stage/U1_1_0' is a constant and will be removed. (OPT-1206)
Information: The register 'mult_piped[27].mult_5_stage/U1_1_1' is a constant and will be removed. (OPT-1206)
Information: The register 'mult_piped[27].mult_5_stage/U1_1_2' is a constant and will be removed. (OPT-1206)
Information: The register 'mult_piped[27].mult_5_stage/U1_1_3' is a constant and will be removed. (OPT-1206)
Information: The register 'mult_piped[27].mult_5_stage/U1_1_4' is a constant and will be removed. (OPT-1206)
Information: The register 'mult_piped[27].mult_5_stage/U1_1_5' is a constant and will be removed. (OPT-1206)
Information: The register 'mult_piped[27].mult_5_stage/U1_1_6' is a constant and will be removed. (OPT-1206)
Information: The register 'mult_piped[27].mult_5_stage/U1_1_7' is a constant and will be removed. (OPT-1206)
Information: The register 'mult_piped[27].mult_5_stage/U1_1_8' is a constant and will be removed. (OPT-1206)
Information: The register 'mult_piped[27].mult_5_stage/U1_1_9' is a constant and will be removed. (OPT-1206)
Information: The register 'mult_piped[27].mult_5_stage/U1_1_10' is a constant and will be removed. (OPT-1206)
Information: The register 'mult_piped[27].mult_5_stage/U1_1_11' is a constant and will be removed. (OPT-1206)
Information: The register 'mult_piped[27].mult_5_stage/U1_1_12' is a constant and will be removed. (OPT-1206)
Information: The register 'mult_piped[27].mult_5_stage/U1_1_13' is a constant and will be removed. (OPT-1206)
Information: The register 'mult_piped[27].mult_5_stage/U1_1_14' is a constant and will be removed. (OPT-1206)
Information: The register 'mult_piped[27].mult_5_stage/U1_1_15' is a constant and will be removed. (OPT-1206)
Information: The register 'mult_piped[27].mult_5_stage/U1_1_16' is a constant and will be removed. (OPT-1206)
Information: The register 'mult_piped[27].mult_5_stage/U1_1_17' is a constant and will be removed. (OPT-1206)
Information: The register 'mult_piped[27].mult_5_stage/U1_1_18' is a constant and will be removed. (OPT-1206)
Information: The register 'mult_piped[27].mult_5_stage/U1_1_19' is a constant and will be removed. (OPT-1206)
Information: The register 'mult_piped[27].mult_5_stage/U1_1_20' is a constant and will be removed. (OPT-1206)
Information: The register 'mult_piped[27].mult_5_stage/U1_1_21' is a constant and will be removed. (OPT-1206)
Information: The register 'mult_piped[27].mult_5_stage/U1_1_22' is a constant and will be removed. (OPT-1206)
Information: The register 'mult_piped[27].mult_5_stage/U1_1_23' is a constant and will be removed. (OPT-1206)
Information: The register 'mult_piped[27].mult_5_stage/U1_2_0' is a constant and will be removed. (OPT-1206)
Information: The register 'mult_piped[27].mult_5_stage/U1_2_1' is a constant and will be removed. (OPT-1206)
Information: The register 'mult_piped[27].mult_5_stage/U1_2_2' is a constant and will be removed. (OPT-1206)
Information: The register 'mult_piped[27].mult_5_stage/U1_2_3' is a constant and will be removed. (OPT-1206)
Information: The register 'mult_piped[27].mult_5_stage/U1_2_4' is a constant and will be removed. (OPT-1206)
Information: The register 'mult_piped[27].mult_5_stage/U1_2_5' is a constant and will be removed. (OPT-1206)
Information: The register 'mult_piped[27].mult_5_stage/U1_2_6' is a constant and will be removed. (OPT-1206)
Information: The register 'mult_piped[27].mult_5_stage/U1_2_7' is a constant and will be removed. (OPT-1206)
Information: The register 'mult_piped[27].mult_5_stage/U1_2_8' is a constant and will be removed. (OPT-1206)
Information: The register 'mult_piped[27].mult_5_stage/U1_2_9' is a constant and will be removed. (OPT-1206)
Information: The register 'mult_piped[27].mult_5_stage/U1_2_10' is a constant and will be removed. (OPT-1206)
Information: The register 'mult_piped[27].mult_5_stage/U1_2_11' is a constant and will be removed. (OPT-1206)
Information: The register 'mult_piped[27].mult_5_stage/U1_2_12' is a constant and will be removed. (OPT-1206)
Information: The register 'mult_piped[27].mult_5_stage/U1_2_13' is a constant and will be removed. (OPT-1206)
Information: The register 'mult_piped[27].mult_5_stage/U1_2_14' is a constant and will be removed. (OPT-1206)
Information: The register 'mult_piped[27].mult_5_stage/U1_2_15' is a constant and will be removed. (OPT-1206)
Information: The register 'mult_piped[27].mult_5_stage/U1_2_16' is a constant and will be removed. (OPT-1206)
Information: The register 'mult_piped[27].mult_5_stage/U1_2_17' is a constant and will be removed. (OPT-1206)
Information: The register 'mult_piped[27].mult_5_stage/U1_2_18' is a constant and will be removed. (OPT-1206)
Information: The register 'mult_piped[27].mult_5_stage/U1_2_19' is a constant and will be removed. (OPT-1206)
Information: The register 'mult_piped[27].mult_5_stage/U1_2_20' is a constant and will be removed. (OPT-1206)
Information: The register 'mult_piped[27].mult_5_stage/U1_2_21' is a constant and will be removed. (OPT-1206)
Information: The register 'mult_piped[27].mult_5_stage/U1_2_22' is a constant and will be removed. (OPT-1206)
Information: The register 'mult_piped[27].mult_5_stage/U1_2_23' is a constant and will be removed. (OPT-1206)
Information: The register 'mult_piped[27].mult_5_stage/U1_3_0' is a constant and will be removed. (OPT-1206)
Information: The register 'mult_piped[27].mult_5_stage/U1_3_1' is a constant and will be removed. (OPT-1206)
Information: The register 'mult_piped[27].mult_5_stage/U1_3_2' is a constant and will be removed. (OPT-1206)
Information: The register 'mult_piped[27].mult_5_stage/U1_3_3' is a constant and will be removed. (OPT-1206)
Information: The register 'mult_piped[27].mult_5_stage/U1_3_4' is a constant and will be removed. (OPT-1206)
Information: The register 'mult_piped[27].mult_5_stage/U1_3_5' is a constant and will be removed. (OPT-1206)
Information: The register 'mult_piped[27].mult_5_stage/U1_3_6' is a constant and will be removed. (OPT-1206)
Information: The register 'mult_piped[27].mult_5_stage/U1_3_7' is a constant and will be removed. (OPT-1206)
Information: The register 'mult_piped[27].mult_5_stage/U1_3_8' is a constant and will be removed. (OPT-1206)
Information: The register 'mult_piped[27].mult_5_stage/U1_3_9' is a constant and will be removed. (OPT-1206)
Information: The register 'mult_piped[27].mult_5_stage/U1_3_10' is a constant and will be removed. (OPT-1206)
Information: The register 'mult_piped[27].mult_5_stage/U1_3_11' is a constant and will be removed. (OPT-1206)
Information: The register 'mult_piped[27].mult_5_stage/U1_3_12' is a constant and will be removed. (OPT-1206)
Information: The register 'mult_piped[27].mult_5_stage/U1_3_13' is a constant and will be removed. (OPT-1206)
Information: The register 'mult_piped[27].mult_5_stage/U1_3_14' is a constant and will be removed. (OPT-1206)
Information: The register 'mult_piped[27].mult_5_stage/U1_3_15' is a constant and will be removed. (OPT-1206)
Information: The register 'mult_piped[27].mult_5_stage/U1_3_16' is a constant and will be removed. (OPT-1206)
Information: The register 'mult_piped[27].mult_5_stage/U1_3_17' is a constant and will be removed. (OPT-1206)
Information: The register 'mult_piped[27].mult_5_stage/U1_3_18' is a constant and will be removed. (OPT-1206)
Information: The register 'mult_piped[27].mult_5_stage/U1_3_19' is a constant and will be removed. (OPT-1206)
Information: The register 'mult_piped[27].mult_5_stage/U1_3_20' is a constant and will be removed. (OPT-1206)
Information: The register 'mult_piped[27].mult_5_stage/U1_3_21' is a constant and will be removed. (OPT-1206)
Information: The register 'mult_piped[27].mult_5_stage/U1_3_22' is a constant and will be removed. (OPT-1206)
Information: The register 'mult_piped[27].mult_5_stage/U1_3_23' is a constant and will be removed. (OPT-1206)
Information: The register 'mult_piped[27].mult_5_stage/G4_0' is a constant and will be removed. (OPT-1206)
Information: The register 'mult_piped[27].mult_5_stage/G4_1' is a constant and will be removed. (OPT-1206)
Information: The register 'mult_piped[27].mult_5_stage/G4_2' is a constant and will be removed. (OPT-1206)
Information: The register 'mult_piped[27].mult_5_stage/G4_3' is a constant and will be removed. (OPT-1206)
Information: The register 'mult_piped[27].mult_5_stage/G4_4' is a constant and will be removed. (OPT-1206)
Information: The register 'mult_piped[27].mult_5_stage/G4_5' is a constant and will be removed. (OPT-1206)
Information: The register 'mult_piped[27].mult_5_stage/G4_6' is a constant and will be removed. (OPT-1206)
Information: The register 'mult_piped[27].mult_5_stage/G4_7' is a constant and will be removed. (OPT-1206)
Information: The register 'mult_piped[27].mult_5_stage/G4_8' is a constant and will be removed. (OPT-1206)
Information: The register 'mult_piped[27].mult_5_stage/G4_9' is a constant and will be removed. (OPT-1206)
Information: The register 'mult_piped[27].mult_5_stage/G4_10' is a constant and will be removed. (OPT-1206)
Information: The register 'mult_piped[27].mult_5_stage/G4_11' is a constant and will be removed. (OPT-1206)
Information: The register 'mult_piped[27].mult_5_stage/G4_12' is a constant and will be removed. (OPT-1206)
Information: The register 'mult_piped[27].mult_5_stage/G4_13' is a constant and will be removed. (OPT-1206)
Information: The register 'mult_piped[27].mult_5_stage/G4_14' is a constant and will be removed. (OPT-1206)
Information: The register 'mult_piped[27].mult_5_stage/G4_15' is a constant and will be removed. (OPT-1206)
Information: The register 'mult_piped[27].mult_5_stage/G4_16' is a constant and will be removed. (OPT-1206)
Information: The register 'mult_piped[27].mult_5_stage/G4_17' is a constant and will be removed. (OPT-1206)
Information: The register 'mult_piped[27].mult_5_stage/G4_18' is a constant and will be removed. (OPT-1206)
Information: The register 'mult_piped[27].mult_5_stage/G4_19' is a constant and will be removed. (OPT-1206)
Information: The register 'mult_piped[27].mult_5_stage/G4_20' is a constant and will be removed. (OPT-1206)
Information: The register 'mult_piped[27].mult_5_stage/G4_21' is a constant and will be removed. (OPT-1206)
Information: The register 'mult_piped[27].mult_5_stage/G4_22' is a constant and will be removed. (OPT-1206)
Information: The register 'mult_piped[27].mult_5_stage/G4_23' is a constant and will be removed. (OPT-1206)
Information: The register 'mult_piped[28].mult_5_stage/U1_1_0' is a constant and will be removed. (OPT-1206)
Information: The register 'mult_piped[28].mult_5_stage/U1_1_1' is a constant and will be removed. (OPT-1206)
Information: The register 'mult_piped[28].mult_5_stage/U1_1_2' is a constant and will be removed. (OPT-1206)
Information: The register 'mult_piped[28].mult_5_stage/U1_1_3' is a constant and will be removed. (OPT-1206)
Information: The register 'mult_piped[28].mult_5_stage/U1_1_4' is a constant and will be removed. (OPT-1206)
Information: The register 'mult_piped[28].mult_5_stage/U1_1_5' is a constant and will be removed. (OPT-1206)
Information: The register 'mult_piped[28].mult_5_stage/U1_1_6' is a constant and will be removed. (OPT-1206)
Information: The register 'mult_piped[28].mult_5_stage/U1_1_7' is a constant and will be removed. (OPT-1206)
Information: The register 'mult_piped[28].mult_5_stage/U1_1_8' is a constant and will be removed. (OPT-1206)
Information: The register 'mult_piped[28].mult_5_stage/U1_1_9' is a constant and will be removed. (OPT-1206)
Information: The register 'mult_piped[28].mult_5_stage/U1_1_10' is a constant and will be removed. (OPT-1206)
Information: The register 'mult_piped[28].mult_5_stage/U1_1_11' is a constant and will be removed. (OPT-1206)
Information: The register 'mult_piped[28].mult_5_stage/U1_1_12' is a constant and will be removed. (OPT-1206)
Information: The register 'mult_piped[28].mult_5_stage/U1_1_13' is a constant and will be removed. (OPT-1206)
Information: The register 'mult_piped[28].mult_5_stage/U1_1_14' is a constant and will be removed. (OPT-1206)
Information: The register 'mult_piped[28].mult_5_stage/U1_1_15' is a constant and will be removed. (OPT-1206)
Information: The register 'mult_piped[28].mult_5_stage/U1_1_16' is a constant and will be removed. (OPT-1206)
Information: The register 'mult_piped[28].mult_5_stage/U1_1_17' is a constant and will be removed. (OPT-1206)
Information: The register 'mult_piped[28].mult_5_stage/U1_1_18' is a constant and will be removed. (OPT-1206)
Information: The register 'mult_piped[28].mult_5_stage/U1_1_19' is a constant and will be removed. (OPT-1206)
Information: The register 'mult_piped[28].mult_5_stage/U1_1_20' is a constant and will be removed. (OPT-1206)
Information: The register 'mult_piped[28].mult_5_stage/U1_1_21' is a constant and will be removed. (OPT-1206)
Information: The register 'mult_piped[28].mult_5_stage/U1_1_22' is a constant and will be removed. (OPT-1206)
Information: The register 'mult_piped[28].mult_5_stage/U1_1_23' is a constant and will be removed. (OPT-1206)
Information: The register 'mult_piped[28].mult_5_stage/U1_2_0' is a constant and will be removed. (OPT-1206)
Information: The register 'mult_piped[28].mult_5_stage/U1_2_1' is a constant and will be removed. (OPT-1206)
Information: The register 'mult_piped[28].mult_5_stage/U1_2_2' is a constant and will be removed. (OPT-1206)
Information: The register 'mult_piped[28].mult_5_stage/U1_2_3' is a constant and will be removed. (OPT-1206)
Information: The register 'mult_piped[28].mult_5_stage/U1_2_4' is a constant and will be removed. (OPT-1206)
Information: The register 'mult_piped[28].mult_5_stage/U1_2_5' is a constant and will be removed. (OPT-1206)
Information: The register 'mult_piped[28].mult_5_stage/U1_2_6' is a constant and will be removed. (OPT-1206)
Information: The register 'mult_piped[28].mult_5_stage/U1_2_7' is a constant and will be removed. (OPT-1206)
Information: The register 'mult_piped[28].mult_5_stage/U1_2_8' is a constant and will be removed. (OPT-1206)
Information: The register 'mult_piped[28].mult_5_stage/U1_2_9' is a constant and will be removed. (OPT-1206)
Information: The register 'mult_piped[28].mult_5_stage/U1_2_10' is a constant and will be removed. (OPT-1206)
Information: The register 'mult_piped[28].mult_5_stage/U1_2_11' is a constant and will be removed. (OPT-1206)
Information: The register 'mult_piped[28].mult_5_stage/U1_2_12' is a constant and will be removed. (OPT-1206)
Information: The register 'mult_piped[28].mult_5_stage/U1_2_13' is a constant and will be removed. (OPT-1206)
Information: The register 'mult_piped[28].mult_5_stage/U1_2_14' is a constant and will be removed. (OPT-1206)
Information: The register 'mult_piped[28].mult_5_stage/U1_2_15' is a constant and will be removed. (OPT-1206)
Information: The register 'mult_piped[28].mult_5_stage/U1_2_16' is a constant and will be removed. (OPT-1206)
Information: The register 'mult_piped[28].mult_5_stage/U1_2_17' is a constant and will be removed. (OPT-1206)
Information: The register 'mult_piped[28].mult_5_stage/U1_2_18' is a constant and will be removed. (OPT-1206)
Information: The register 'mult_piped[28].mult_5_stage/U1_2_19' is a constant and will be removed. (OPT-1206)
Information: The register 'mult_piped[28].mult_5_stage/U1_2_20' is a constant and will be removed. (OPT-1206)
Information: The register 'mult_piped[28].mult_5_stage/U1_2_21' is a constant and will be removed. (OPT-1206)
Information: The register 'mult_piped[28].mult_5_stage/U1_2_22' is a constant and will be removed. (OPT-1206)
Information: The register 'mult_piped[28].mult_5_stage/U1_2_23' is a constant and will be removed. (OPT-1206)
Information: The register 'mult_piped[28].mult_5_stage/U1_3_0' is a constant and will be removed. (OPT-1206)
Information: The register 'mult_piped[28].mult_5_stage/U1_3_1' is a constant and will be removed. (OPT-1206)
Information: The register 'mult_piped[28].mult_5_stage/U1_3_2' is a constant and will be removed. (OPT-1206)
Information: The register 'mult_piped[28].mult_5_stage/U1_3_3' is a constant and will be removed. (OPT-1206)
Information: The register 'mult_piped[28].mult_5_stage/U1_3_4' is a constant and will be removed. (OPT-1206)
Information: The register 'mult_piped[28].mult_5_stage/U1_3_5' is a constant and will be removed. (OPT-1206)
Information: The register 'mult_piped[28].mult_5_stage/U1_3_6' is a constant and will be removed. (OPT-1206)
Information: The register 'mult_piped[28].mult_5_stage/U1_3_7' is a constant and will be removed. (OPT-1206)
Information: The register 'mult_piped[28].mult_5_stage/U1_3_8' is a constant and will be removed. (OPT-1206)
Information: The register 'mult_piped[28].mult_5_stage/U1_3_9' is a constant and will be removed. (OPT-1206)
Information: The register 'mult_piped[28].mult_5_stage/U1_3_10' is a constant and will be removed. (OPT-1206)
Information: The register 'mult_piped[28].mult_5_stage/U1_3_11' is a constant and will be removed. (OPT-1206)
Information: The register 'mult_piped[28].mult_5_stage/U1_3_12' is a constant and will be removed. (OPT-1206)
Information: The register 'mult_piped[28].mult_5_stage/U1_3_13' is a constant and will be removed. (OPT-1206)
Information: The register 'mult_piped[28].mult_5_stage/U1_3_14' is a constant and will be removed. (OPT-1206)
Information: The register 'mult_piped[28].mult_5_stage/U1_3_15' is a constant and will be removed. (OPT-1206)
Information: The register 'mult_piped[28].mult_5_stage/U1_3_16' is a constant and will be removed. (OPT-1206)
Information: The register 'mult_piped[28].mult_5_stage/U1_3_17' is a constant and will be removed. (OPT-1206)
Information: The register 'mult_piped[28].mult_5_stage/U1_3_18' is a constant and will be removed. (OPT-1206)
Information: The register 'mult_piped[28].mult_5_stage/U1_3_19' is a constant and will be removed. (OPT-1206)
Information: The register 'mult_piped[28].mult_5_stage/U1_3_20' is a constant and will be removed. (OPT-1206)
Information: The register 'mult_piped[28].mult_5_stage/U1_3_21' is a constant and will be removed. (OPT-1206)
Information: The register 'mult_piped[28].mult_5_stage/U1_3_22' is a constant and will be removed. (OPT-1206)
Information: The register 'mult_piped[28].mult_5_stage/U1_3_23' is a constant and will be removed. (OPT-1206)
Information: The register 'mult_piped[28].mult_5_stage/G4_0' is a constant and will be removed. (OPT-1206)
Information: The register 'mult_piped[28].mult_5_stage/G4_1' is a constant and will be removed. (OPT-1206)
Information: The register 'mult_piped[28].mult_5_stage/G4_2' is a constant and will be removed. (OPT-1206)
Information: The register 'mult_piped[28].mult_5_stage/G4_3' is a constant and will be removed. (OPT-1206)
Information: The register 'mult_piped[28].mult_5_stage/G4_4' is a constant and will be removed. (OPT-1206)
Information: The register 'mult_piped[28].mult_5_stage/G4_5' is a constant and will be removed. (OPT-1206)
Information: The register 'mult_piped[28].mult_5_stage/G4_6' is a constant and will be removed. (OPT-1206)
Information: The register 'mult_piped[28].mult_5_stage/G4_7' is a constant and will be removed. (OPT-1206)
Information: The register 'mult_piped[28].mult_5_stage/G4_8' is a constant and will be removed. (OPT-1206)
Information: The register 'mult_piped[28].mult_5_stage/G4_9' is a constant and will be removed. (OPT-1206)
Information: The register 'mult_piped[28].mult_5_stage/G4_10' is a constant and will be removed. (OPT-1206)
Information: The register 'mult_piped[28].mult_5_stage/G4_11' is a constant and will be removed. (OPT-1206)
Information: The register 'mult_piped[28].mult_5_stage/G4_12' is a constant and will be removed. (OPT-1206)
Information: The register 'mult_piped[28].mult_5_stage/G4_13' is a constant and will be removed. (OPT-1206)
Information: The register 'mult_piped[28].mult_5_stage/G4_14' is a constant and will be removed. (OPT-1206)
Information: The register 'mult_piped[28].mult_5_stage/G4_15' is a constant and will be removed. (OPT-1206)
Information: The register 'mult_piped[28].mult_5_stage/G4_16' is a constant and will be removed. (OPT-1206)
Information: The register 'mult_piped[28].mult_5_stage/G4_17' is a constant and will be removed. (OPT-1206)
Information: The register 'mult_piped[28].mult_5_stage/G4_18' is a constant and will be removed. (OPT-1206)
Information: The register 'mult_piped[28].mult_5_stage/G4_19' is a constant and will be removed. (OPT-1206)
Information: The register 'mult_piped[28].mult_5_stage/G4_20' is a constant and will be removed. (OPT-1206)
Information: The register 'mult_piped[28].mult_5_stage/G4_21' is a constant and will be removed. (OPT-1206)
Information: The register 'mult_piped[28].mult_5_stage/G4_22' is a constant and will be removed. (OPT-1206)
Information: The register 'mult_piped[28].mult_5_stage/G4_23' is a constant and will be removed. (OPT-1206)
Information: The register 'mult_piped[29].mult_5_stage/U1_1_0' is a constant and will be removed. (OPT-1206)
Information: The register 'mult_piped[29].mult_5_stage/U1_1_1' is a constant and will be removed. (OPT-1206)
Information: The register 'mult_piped[29].mult_5_stage/U1_1_2' is a constant and will be removed. (OPT-1206)
Information: The register 'mult_piped[29].mult_5_stage/U1_1_3' is a constant and will be removed. (OPT-1206)
Information: The register 'mult_piped[29].mult_5_stage/U1_1_4' is a constant and will be removed. (OPT-1206)
Information: The register 'mult_piped[29].mult_5_stage/U1_1_5' is a constant and will be removed. (OPT-1206)
Information: The register 'mult_piped[29].mult_5_stage/U1_1_6' is a constant and will be removed. (OPT-1206)
Information: The register 'mult_piped[29].mult_5_stage/U1_1_7' is a constant and will be removed. (OPT-1206)
Information: The register 'mult_piped[29].mult_5_stage/U1_1_8' is a constant and will be removed. (OPT-1206)
Information: The register 'mult_piped[29].mult_5_stage/U1_1_9' is a constant and will be removed. (OPT-1206)
Information: The register 'mult_piped[29].mult_5_stage/U1_1_10' is a constant and will be removed. (OPT-1206)
Information: The register 'mult_piped[29].mult_5_stage/U1_1_11' is a constant and will be removed. (OPT-1206)
Information: The register 'mult_piped[29].mult_5_stage/U1_1_12' is a constant and will be removed. (OPT-1206)
Information: The register 'mult_piped[29].mult_5_stage/U1_1_13' is a constant and will be removed. (OPT-1206)
Information: The register 'mult_piped[29].mult_5_stage/U1_1_14' is a constant and will be removed. (OPT-1206)
Information: The register 'mult_piped[29].mult_5_stage/U1_1_15' is a constant and will be removed. (OPT-1206)
Information: The register 'mult_piped[29].mult_5_stage/U1_1_16' is a constant and will be removed. (OPT-1206)
Information: The register 'mult_piped[29].mult_5_stage/U1_1_17' is a constant and will be removed. (OPT-1206)
Information: The register 'mult_piped[29].mult_5_stage/U1_1_18' is a constant and will be removed. (OPT-1206)
Information: The register 'mult_piped[29].mult_5_stage/U1_1_19' is a constant and will be removed. (OPT-1206)
Information: The register 'mult_piped[29].mult_5_stage/U1_1_20' is a constant and will be removed. (OPT-1206)
Information: The register 'mult_piped[29].mult_5_stage/U1_1_21' is a constant and will be removed. (OPT-1206)
Information: The register 'mult_piped[29].mult_5_stage/U1_1_22' is a constant and will be removed. (OPT-1206)
Information: The register 'mult_piped[29].mult_5_stage/U1_1_23' is a constant and will be removed. (OPT-1206)
Information: The register 'mult_piped[29].mult_5_stage/U1_2_0' is a constant and will be removed. (OPT-1206)
Information: The register 'mult_piped[29].mult_5_stage/U1_2_1' is a constant and will be removed. (OPT-1206)
Information: The register 'mult_piped[29].mult_5_stage/U1_2_2' is a constant and will be removed. (OPT-1206)
Information: The register 'mult_piped[29].mult_5_stage/U1_2_3' is a constant and will be removed. (OPT-1206)
Information: The register 'mult_piped[29].mult_5_stage/U1_2_4' is a constant and will be removed. (OPT-1206)
Information: The register 'mult_piped[29].mult_5_stage/U1_2_5' is a constant and will be removed. (OPT-1206)
Information: The register 'mult_piped[29].mult_5_stage/U1_2_6' is a constant and will be removed. (OPT-1206)
Information: The register 'mult_piped[29].mult_5_stage/U1_2_7' is a constant and will be removed. (OPT-1206)
Information: The register 'mult_piped[29].mult_5_stage/U1_2_8' is a constant and will be removed. (OPT-1206)
Information: The register 'mult_piped[29].mult_5_stage/U1_2_9' is a constant and will be removed. (OPT-1206)
Information: The register 'mult_piped[29].mult_5_stage/U1_2_10' is a constant and will be removed. (OPT-1206)
Information: The register 'mult_piped[29].mult_5_stage/U1_2_11' is a constant and will be removed. (OPT-1206)
Information: The register 'mult_piped[29].mult_5_stage/U1_2_12' is a constant and will be removed. (OPT-1206)
Information: The register 'mult_piped[29].mult_5_stage/U1_2_13' is a constant and will be removed. (OPT-1206)
Information: The register 'mult_piped[29].mult_5_stage/U1_2_14' is a constant and will be removed. (OPT-1206)
Information: The register 'mult_piped[29].mult_5_stage/U1_2_15' is a constant and will be removed. (OPT-1206)
Information: The register 'mult_piped[29].mult_5_stage/U1_2_16' is a constant and will be removed. (OPT-1206)
Information: The register 'mult_piped[29].mult_5_stage/U1_2_17' is a constant and will be removed. (OPT-1206)
Information: The register 'mult_piped[29].mult_5_stage/U1_2_18' is a constant and will be removed. (OPT-1206)
Information: The register 'mult_piped[29].mult_5_stage/U1_2_19' is a constant and will be removed. (OPT-1206)
Information: The register 'mult_piped[29].mult_5_stage/U1_2_20' is a constant and will be removed. (OPT-1206)
Information: The register 'mult_piped[29].mult_5_stage/U1_2_21' is a constant and will be removed. (OPT-1206)
Information: The register 'mult_piped[29].mult_5_stage/U1_2_22' is a constant and will be removed. (OPT-1206)
Information: The register 'mult_piped[29].mult_5_stage/U1_2_23' is a constant and will be removed. (OPT-1206)
Information: The register 'mult_piped[29].mult_5_stage/U1_3_0' is a constant and will be removed. (OPT-1206)
Information: The register 'mult_piped[29].mult_5_stage/U1_3_1' is a constant and will be removed. (OPT-1206)
Information: The register 'mult_piped[29].mult_5_stage/U1_3_2' is a constant and will be removed. (OPT-1206)
Information: The register 'mult_piped[29].mult_5_stage/U1_3_3' is a constant and will be removed. (OPT-1206)
Information: The register 'mult_piped[29].mult_5_stage/U1_3_4' is a constant and will be removed. (OPT-1206)
Information: The register 'mult_piped[29].mult_5_stage/U1_3_5' is a constant and will be removed. (OPT-1206)
Information: The register 'mult_piped[29].mult_5_stage/U1_3_6' is a constant and will be removed. (OPT-1206)
Information: The register 'mult_piped[29].mult_5_stage/U1_3_7' is a constant and will be removed. (OPT-1206)
Information: The register 'mult_piped[29].mult_5_stage/U1_3_8' is a constant and will be removed. (OPT-1206)
Information: The register 'mult_piped[29].mult_5_stage/U1_3_9' is a constant and will be removed. (OPT-1206)
Information: The register 'mult_piped[29].mult_5_stage/U1_3_10' is a constant and will be removed. (OPT-1206)
Information: The register 'mult_piped[29].mult_5_stage/U1_3_11' is a constant and will be removed. (OPT-1206)
Information: The register 'mult_piped[29].mult_5_stage/U1_3_12' is a constant and will be removed. (OPT-1206)
Information: The register 'mult_piped[29].mult_5_stage/U1_3_13' is a constant and will be removed. (OPT-1206)
Information: The register 'mult_piped[29].mult_5_stage/U1_3_14' is a constant and will be removed. (OPT-1206)
Information: The register 'mult_piped[29].mult_5_stage/U1_3_15' is a constant and will be removed. (OPT-1206)
Information: The register 'mult_piped[29].mult_5_stage/U1_3_16' is a constant and will be removed. (OPT-1206)
Information: The register 'mult_piped[29].mult_5_stage/U1_3_17' is a constant and will be removed. (OPT-1206)
Information: The register 'mult_piped[29].mult_5_stage/U1_3_18' is a constant and will be removed. (OPT-1206)
Information: The register 'mult_piped[29].mult_5_stage/U1_3_19' is a constant and will be removed. (OPT-1206)
Information: The register 'mult_piped[29].mult_5_stage/U1_3_20' is a constant and will be removed. (OPT-1206)
Information: The register 'mult_piped[29].mult_5_stage/U1_3_21' is a constant and will be removed. (OPT-1206)
Information: The register 'mult_piped[29].mult_5_stage/U1_3_22' is a constant and will be removed. (OPT-1206)
Information: The register 'mult_piped[29].mult_5_stage/U1_3_23' is a constant and will be removed. (OPT-1206)
Information: The register 'mult_piped[29].mult_5_stage/G4_0' is a constant and will be removed. (OPT-1206)
Information: The register 'mult_piped[29].mult_5_stage/G4_1' is a constant and will be removed. (OPT-1206)
Information: The register 'mult_piped[29].mult_5_stage/G4_2' is a constant and will be removed. (OPT-1206)
Information: The register 'mult_piped[29].mult_5_stage/G4_3' is a constant and will be removed. (OPT-1206)
Information: The register 'mult_piped[29].mult_5_stage/G4_4' is a constant and will be removed. (OPT-1206)
Information: The register 'mult_piped[29].mult_5_stage/G4_5' is a constant and will be removed. (OPT-1206)
Information: The register 'mult_piped[29].mult_5_stage/G4_6' is a constant and will be removed. (OPT-1206)
Information: The register 'mult_piped[29].mult_5_stage/G4_7' is a constant and will be removed. (OPT-1206)
Information: The register 'mult_piped[29].mult_5_stage/G4_8' is a constant and will be removed. (OPT-1206)
Information: The register 'mult_piped[29].mult_5_stage/G4_9' is a constant and will be removed. (OPT-1206)
Information: The register 'mult_piped[29].mult_5_stage/G4_10' is a constant and will be removed. (OPT-1206)
Information: The register 'mult_piped[29].mult_5_stage/G4_11' is a constant and will be removed. (OPT-1206)
Information: The register 'mult_piped[29].mult_5_stage/G4_12' is a constant and will be removed. (OPT-1206)
Information: The register 'mult_piped[29].mult_5_stage/G4_13' is a constant and will be removed. (OPT-1206)
Information: The register 'mult_piped[29].mult_5_stage/G4_14' is a constant and will be removed. (OPT-1206)
Information: The register 'mult_piped[29].mult_5_stage/G4_15' is a constant and will be removed. (OPT-1206)
Information: The register 'mult_piped[29].mult_5_stage/G4_16' is a constant and will be removed. (OPT-1206)
Information: The register 'mult_piped[29].mult_5_stage/G4_17' is a constant and will be removed. (OPT-1206)
Information: The register 'mult_piped[29].mult_5_stage/G4_18' is a constant and will be removed. (OPT-1206)
Information: The register 'mult_piped[29].mult_5_stage/G4_19' is a constant and will be removed. (OPT-1206)
Information: The register 'mult_piped[29].mult_5_stage/G4_20' is a constant and will be removed. (OPT-1206)
Information: The register 'mult_piped[29].mult_5_stage/G4_21' is a constant and will be removed. (OPT-1206)
Information: The register 'mult_piped[29].mult_5_stage/G4_22' is a constant and will be removed. (OPT-1206)
Information: The register 'mult_piped[29].mult_5_stage/G4_23' is a constant and will be removed. (OPT-1206)
Information: The register 'mult_piped[30].mult_5_stage/U1_1_0' is a constant and will be removed. (OPT-1206)
Information: The register 'mult_piped[30].mult_5_stage/U1_1_1' is a constant and will be removed. (OPT-1206)
Information: The register 'mult_piped[30].mult_5_stage/U1_1_2' is a constant and will be removed. (OPT-1206)
Information: The register 'mult_piped[30].mult_5_stage/U1_1_3' is a constant and will be removed. (OPT-1206)
Information: The register 'mult_piped[30].mult_5_stage/U1_1_4' is a constant and will be removed. (OPT-1206)
Information: The register 'mult_piped[30].mult_5_stage/U1_1_5' is a constant and will be removed. (OPT-1206)
Information: The register 'mult_piped[30].mult_5_stage/U1_1_6' is a constant and will be removed. (OPT-1206)
Information: The register 'mult_piped[30].mult_5_stage/U1_1_7' is a constant and will be removed. (OPT-1206)
Information: The register 'mult_piped[30].mult_5_stage/U1_1_8' is a constant and will be removed. (OPT-1206)
Information: The register 'mult_piped[30].mult_5_stage/U1_1_9' is a constant and will be removed. (OPT-1206)
Information: The register 'mult_piped[30].mult_5_stage/U1_1_10' is a constant and will be removed. (OPT-1206)
Information: The register 'mult_piped[30].mult_5_stage/U1_1_11' is a constant and will be removed. (OPT-1206)
Information: The register 'mult_piped[30].mult_5_stage/U1_1_12' is a constant and will be removed. (OPT-1206)
Information: The register 'mult_piped[30].mult_5_stage/U1_1_13' is a constant and will be removed. (OPT-1206)
Information: The register 'mult_piped[30].mult_5_stage/U1_1_14' is a constant and will be removed. (OPT-1206)
Information: The register 'mult_piped[30].mult_5_stage/U1_1_15' is a constant and will be removed. (OPT-1206)
Information: The register 'mult_piped[30].mult_5_stage/U1_1_16' is a constant and will be removed. (OPT-1206)
Information: The register 'mult_piped[30].mult_5_stage/U1_1_17' is a constant and will be removed. (OPT-1206)
Information: The register 'mult_piped[30].mult_5_stage/U1_1_18' is a constant and will be removed. (OPT-1206)
Information: The register 'mult_piped[30].mult_5_stage/U1_1_19' is a constant and will be removed. (OPT-1206)
Information: The register 'mult_piped[30].mult_5_stage/U1_1_20' is a constant and will be removed. (OPT-1206)
Information: The register 'mult_piped[30].mult_5_stage/U1_1_21' is a constant and will be removed. (OPT-1206)
Information: The register 'mult_piped[30].mult_5_stage/U1_1_22' is a constant and will be removed. (OPT-1206)
Information: The register 'mult_piped[30].mult_5_stage/U1_1_23' is a constant and will be removed. (OPT-1206)
Information: The register 'mult_piped[30].mult_5_stage/U1_2_0' is a constant and will be removed. (OPT-1206)
Information: The register 'mult_piped[30].mult_5_stage/U1_2_1' is a constant and will be removed. (OPT-1206)
Information: The register 'mult_piped[30].mult_5_stage/U1_2_2' is a constant and will be removed. (OPT-1206)
Information: The register 'mult_piped[30].mult_5_stage/U1_2_3' is a constant and will be removed. (OPT-1206)
Information: The register 'mult_piped[30].mult_5_stage/U1_2_4' is a constant and will be removed. (OPT-1206)
Information: The register 'mult_piped[30].mult_5_stage/U1_2_5' is a constant and will be removed. (OPT-1206)
Information: The register 'mult_piped[30].mult_5_stage/U1_2_6' is a constant and will be removed. (OPT-1206)
Information: The register 'mult_piped[30].mult_5_stage/U1_2_7' is a constant and will be removed. (OPT-1206)
Information: The register 'mult_piped[30].mult_5_stage/U1_2_8' is a constant and will be removed. (OPT-1206)
Information: The register 'mult_piped[30].mult_5_stage/U1_2_9' is a constant and will be removed. (OPT-1206)
Information: The register 'mult_piped[30].mult_5_stage/U1_2_10' is a constant and will be removed. (OPT-1206)
Information: The register 'mult_piped[30].mult_5_stage/U1_2_11' is a constant and will be removed. (OPT-1206)
Information: The register 'mult_piped[30].mult_5_stage/U1_2_12' is a constant and will be removed. (OPT-1206)
Information: The register 'mult_piped[30].mult_5_stage/U1_2_13' is a constant and will be removed. (OPT-1206)
Information: The register 'mult_piped[30].mult_5_stage/U1_2_14' is a constant and will be removed. (OPT-1206)
Information: The register 'mult_piped[30].mult_5_stage/U1_2_15' is a constant and will be removed. (OPT-1206)
Information: The register 'mult_piped[30].mult_5_stage/U1_2_16' is a constant and will be removed. (OPT-1206)
Information: The register 'mult_piped[30].mult_5_stage/U1_2_17' is a constant and will be removed. (OPT-1206)
Information: The register 'mult_piped[30].mult_5_stage/U1_2_18' is a constant and will be removed. (OPT-1206)
Information: The register 'mult_piped[30].mult_5_stage/U1_2_19' is a constant and will be removed. (OPT-1206)
Information: The register 'mult_piped[30].mult_5_stage/U1_2_20' is a constant and will be removed. (OPT-1206)
Information: The register 'mult_piped[30].mult_5_stage/U1_2_21' is a constant and will be removed. (OPT-1206)
Information: The register 'mult_piped[30].mult_5_stage/U1_2_22' is a constant and will be removed. (OPT-1206)
Information: The register 'mult_piped[30].mult_5_stage/U1_2_23' is a constant and will be removed. (OPT-1206)
Information: The register 'mult_piped[30].mult_5_stage/U1_3_0' is a constant and will be removed. (OPT-1206)
Information: The register 'mult_piped[30].mult_5_stage/U1_3_1' is a constant and will be removed. (OPT-1206)
Information: The register 'mult_piped[30].mult_5_stage/U1_3_2' is a constant and will be removed. (OPT-1206)
Information: The register 'mult_piped[30].mult_5_stage/U1_3_3' is a constant and will be removed. (OPT-1206)
Information: The register 'mult_piped[30].mult_5_stage/U1_3_4' is a constant and will be removed. (OPT-1206)
Information: The register 'mult_piped[30].mult_5_stage/U1_3_5' is a constant and will be removed. (OPT-1206)
Information: The register 'mult_piped[30].mult_5_stage/U1_3_6' is a constant and will be removed. (OPT-1206)
Information: The register 'mult_piped[30].mult_5_stage/U1_3_7' is a constant and will be removed. (OPT-1206)
Information: The register 'mult_piped[30].mult_5_stage/U1_3_8' is a constant and will be removed. (OPT-1206)
Information: The register 'mult_piped[30].mult_5_stage/U1_3_9' is a constant and will be removed. (OPT-1206)
Information: The register 'mult_piped[30].mult_5_stage/U1_3_10' is a constant and will be removed. (OPT-1206)
Information: The register 'mult_piped[30].mult_5_stage/U1_3_11' is a constant and will be removed. (OPT-1206)
Information: The register 'mult_piped[30].mult_5_stage/U1_3_12' is a constant and will be removed. (OPT-1206)
Information: The register 'mult_piped[30].mult_5_stage/U1_3_13' is a constant and will be removed. (OPT-1206)
Information: The register 'mult_piped[30].mult_5_stage/U1_3_14' is a constant and will be removed. (OPT-1206)
Information: The register 'mult_piped[30].mult_5_stage/U1_3_15' is a constant and will be removed. (OPT-1206)
Information: The register 'mult_piped[30].mult_5_stage/U1_3_16' is a constant and will be removed. (OPT-1206)
Information: The register 'mult_piped[30].mult_5_stage/U1_3_17' is a constant and will be removed. (OPT-1206)
Information: The register 'mult_piped[30].mult_5_stage/U1_3_18' is a constant and will be removed. (OPT-1206)
Information: The register 'mult_piped[30].mult_5_stage/U1_3_19' is a constant and will be removed. (OPT-1206)
Information: The register 'mult_piped[30].mult_5_stage/U1_3_20' is a constant and will be removed. (OPT-1206)
Information: The register 'mult_piped[30].mult_5_stage/U1_3_21' is a constant and will be removed. (OPT-1206)
Information: The register 'mult_piped[30].mult_5_stage/U1_3_22' is a constant and will be removed. (OPT-1206)
Information: The register 'mult_piped[30].mult_5_stage/U1_3_23' is a constant and will be removed. (OPT-1206)
Information: The register 'mult_piped[30].mult_5_stage/G4_0' is a constant and will be removed. (OPT-1206)
Information: The register 'mult_piped[30].mult_5_stage/G4_1' is a constant and will be removed. (OPT-1206)
Information: The register 'mult_piped[30].mult_5_stage/G4_2' is a constant and will be removed. (OPT-1206)
Information: The register 'mult_piped[30].mult_5_stage/G4_3' is a constant and will be removed. (OPT-1206)
Information: The register 'mult_piped[30].mult_5_stage/G4_4' is a constant and will be removed. (OPT-1206)
Information: The register 'mult_piped[30].mult_5_stage/G4_5' is a constant and will be removed. (OPT-1206)
Information: The register 'mult_piped[30].mult_5_stage/G4_6' is a constant and will be removed. (OPT-1206)
Information: The register 'mult_piped[30].mult_5_stage/G4_7' is a constant and will be removed. (OPT-1206)
Information: The register 'mult_piped[30].mult_5_stage/G4_8' is a constant and will be removed. (OPT-1206)
Information: The register 'mult_piped[30].mult_5_stage/G4_9' is a constant and will be removed. (OPT-1206)
Information: The register 'mult_piped[30].mult_5_stage/G4_10' is a constant and will be removed. (OPT-1206)
Information: The register 'mult_piped[30].mult_5_stage/G4_11' is a constant and will be removed. (OPT-1206)
Information: The register 'mult_piped[30].mult_5_stage/G4_12' is a constant and will be removed. (OPT-1206)
Information: The register 'mult_piped[30].mult_5_stage/G4_13' is a constant and will be removed. (OPT-1206)
Information: The register 'mult_piped[30].mult_5_stage/G4_14' is a constant and will be removed. (OPT-1206)
Information: The register 'mult_piped[30].mult_5_stage/G4_15' is a constant and will be removed. (OPT-1206)
Information: The register 'mult_piped[30].mult_5_stage/G4_16' is a constant and will be removed. (OPT-1206)
Information: The register 'mult_piped[30].mult_5_stage/G4_17' is a constant and will be removed. (OPT-1206)
Information: The register 'mult_piped[30].mult_5_stage/G4_18' is a constant and will be removed. (OPT-1206)
Information: The register 'mult_piped[30].mult_5_stage/G4_19' is a constant and will be removed. (OPT-1206)
Information: The register 'mult_piped[30].mult_5_stage/G4_20' is a constant and will be removed. (OPT-1206)
Information: The register 'mult_piped[30].mult_5_stage/G4_21' is a constant and will be removed. (OPT-1206)
Information: The register 'mult_piped[30].mult_5_stage/G4_22' is a constant and will be removed. (OPT-1206)
Information: The register 'mult_piped[30].mult_5_stage/G4_23' is a constant and will be removed. (OPT-1206)
Information: The register 'mult_piped[31].mult_5_stage/U1_1_0' is a constant and will be removed. (OPT-1206)
Information: The register 'mult_piped[31].mult_5_stage/U1_1_1' is a constant and will be removed. (OPT-1206)
Information: The register 'mult_piped[31].mult_5_stage/U1_1_2' is a constant and will be removed. (OPT-1206)
Information: The register 'mult_piped[31].mult_5_stage/U1_1_3' is a constant and will be removed. (OPT-1206)
Information: The register 'mult_piped[31].mult_5_stage/U1_1_4' is a constant and will be removed. (OPT-1206)
Information: The register 'mult_piped[31].mult_5_stage/U1_1_5' is a constant and will be removed. (OPT-1206)
Information: The register 'mult_piped[31].mult_5_stage/U1_1_6' is a constant and will be removed. (OPT-1206)
Information: The register 'mult_piped[31].mult_5_stage/U1_1_7' is a constant and will be removed. (OPT-1206)
Information: The register 'mult_piped[31].mult_5_stage/U1_1_8' is a constant and will be removed. (OPT-1206)
Information: The register 'mult_piped[31].mult_5_stage/U1_1_9' is a constant and will be removed. (OPT-1206)
Information: The register 'mult_piped[31].mult_5_stage/U1_1_10' is a constant and will be removed. (OPT-1206)
Information: The register 'mult_piped[31].mult_5_stage/U1_1_11' is a constant and will be removed. (OPT-1206)
Information: The register 'mult_piped[31].mult_5_stage/U1_1_12' is a constant and will be removed. (OPT-1206)
Information: The register 'mult_piped[31].mult_5_stage/U1_1_13' is a constant and will be removed. (OPT-1206)
Information: The register 'mult_piped[31].mult_5_stage/U1_1_14' is a constant and will be removed. (OPT-1206)
Information: The register 'mult_piped[31].mult_5_stage/U1_1_15' is a constant and will be removed. (OPT-1206)
Information: The register 'mult_piped[31].mult_5_stage/U1_1_16' is a constant and will be removed. (OPT-1206)
Information: The register 'mult_piped[31].mult_5_stage/U1_1_17' is a constant and will be removed. (OPT-1206)
Information: The register 'mult_piped[31].mult_5_stage/U1_1_18' is a constant and will be removed. (OPT-1206)
Information: The register 'mult_piped[31].mult_5_stage/U1_1_19' is a constant and will be removed. (OPT-1206)
Information: The register 'mult_piped[31].mult_5_stage/U1_1_20' is a constant and will be removed. (OPT-1206)
Information: The register 'mult_piped[31].mult_5_stage/U1_1_21' is a constant and will be removed. (OPT-1206)
Information: The register 'mult_piped[31].mult_5_stage/U1_1_22' is a constant and will be removed. (OPT-1206)
Information: The register 'mult_piped[31].mult_5_stage/U1_1_23' is a constant and will be removed. (OPT-1206)
Information: The register 'mult_piped[31].mult_5_stage/U1_2_0' is a constant and will be removed. (OPT-1206)
Information: The register 'mult_piped[31].mult_5_stage/U1_2_1' is a constant and will be removed. (OPT-1206)
Information: The register 'mult_piped[31].mult_5_stage/U1_2_2' is a constant and will be removed. (OPT-1206)
Information: The register 'mult_piped[31].mult_5_stage/U1_2_3' is a constant and will be removed. (OPT-1206)
Information: The register 'mult_piped[31].mult_5_stage/U1_2_4' is a constant and will be removed. (OPT-1206)
Information: The register 'mult_piped[31].mult_5_stage/U1_2_5' is a constant and will be removed. (OPT-1206)
Information: The register 'mult_piped[31].mult_5_stage/U1_2_6' is a constant and will be removed. (OPT-1206)
Information: The register 'mult_piped[31].mult_5_stage/U1_2_7' is a constant and will be removed. (OPT-1206)
Information: The register 'mult_piped[31].mult_5_stage/U1_2_8' is a constant and will be removed. (OPT-1206)
Information: The register 'mult_piped[31].mult_5_stage/U1_2_9' is a constant and will be removed. (OPT-1206)
Information: The register 'mult_piped[31].mult_5_stage/U1_2_10' is a constant and will be removed. (OPT-1206)
Information: The register 'mult_piped[31].mult_5_stage/U1_2_11' is a constant and will be removed. (OPT-1206)
Information: The register 'mult_piped[31].mult_5_stage/U1_2_12' is a constant and will be removed. (OPT-1206)
Information: The register 'mult_piped[31].mult_5_stage/U1_2_13' is a constant and will be removed. (OPT-1206)
Information: The register 'mult_piped[31].mult_5_stage/U1_2_14' is a constant and will be removed. (OPT-1206)
Information: The register 'mult_piped[31].mult_5_stage/U1_2_15' is a constant and will be removed. (OPT-1206)
Information: The register 'mult_piped[31].mult_5_stage/U1_2_16' is a constant and will be removed. (OPT-1206)
Information: The register 'mult_piped[31].mult_5_stage/U1_2_17' is a constant and will be removed. (OPT-1206)
Information: The register 'mult_piped[31].mult_5_stage/U1_2_18' is a constant and will be removed. (OPT-1206)
Information: The register 'mult_piped[31].mult_5_stage/U1_2_19' is a constant and will be removed. (OPT-1206)
Information: The register 'mult_piped[31].mult_5_stage/U1_2_20' is a constant and will be removed. (OPT-1206)
Information: The register 'mult_piped[31].mult_5_stage/U1_2_21' is a constant and will be removed. (OPT-1206)
Information: The register 'mult_piped[31].mult_5_stage/U1_2_22' is a constant and will be removed. (OPT-1206)
Information: The register 'mult_piped[31].mult_5_stage/U1_2_23' is a constant and will be removed. (OPT-1206)
Information: The register 'mult_piped[31].mult_5_stage/U1_3_0' is a constant and will be removed. (OPT-1206)
Information: The register 'mult_piped[31].mult_5_stage/U1_3_1' is a constant and will be removed. (OPT-1206)
Information: The register 'mult_piped[31].mult_5_stage/U1_3_2' is a constant and will be removed. (OPT-1206)
Information: The register 'mult_piped[31].mult_5_stage/U1_3_3' is a constant and will be removed. (OPT-1206)
Information: The register 'mult_piped[31].mult_5_stage/U1_3_4' is a constant and will be removed. (OPT-1206)
Information: The register 'mult_piped[31].mult_5_stage/U1_3_5' is a constant and will be removed. (OPT-1206)
Information: The register 'mult_piped[31].mult_5_stage/U1_3_6' is a constant and will be removed. (OPT-1206)
Information: The register 'mult_piped[31].mult_5_stage/U1_3_7' is a constant and will be removed. (OPT-1206)
Information: The register 'mult_piped[31].mult_5_stage/U1_3_8' is a constant and will be removed. (OPT-1206)
Information: The register 'mult_piped[31].mult_5_stage/U1_3_9' is a constant and will be removed. (OPT-1206)
Information: The register 'mult_piped[31].mult_5_stage/U1_3_10' is a constant and will be removed. (OPT-1206)
Information: The register 'mult_piped[31].mult_5_stage/U1_3_11' is a constant and will be removed. (OPT-1206)
Information: The register 'mult_piped[31].mult_5_stage/U1_3_12' is a constant and will be removed. (OPT-1206)
Information: The register 'mult_piped[31].mult_5_stage/U1_3_13' is a constant and will be removed. (OPT-1206)
Information: The register 'mult_piped[31].mult_5_stage/U1_3_14' is a constant and will be removed. (OPT-1206)
Information: The register 'mult_piped[31].mult_5_stage/U1_3_15' is a constant and will be removed. (OPT-1206)
Information: The register 'mult_piped[31].mult_5_stage/U1_3_16' is a constant and will be removed. (OPT-1206)
Information: The register 'mult_piped[31].mult_5_stage/U1_3_17' is a constant and will be removed. (OPT-1206)
Information: The register 'mult_piped[31].mult_5_stage/U1_3_18' is a constant and will be removed. (OPT-1206)
Information: The register 'mult_piped[31].mult_5_stage/U1_3_19' is a constant and will be removed. (OPT-1206)
Information: The register 'mult_piped[31].mult_5_stage/U1_3_20' is a constant and will be removed. (OPT-1206)
Information: The register 'mult_piped[31].mult_5_stage/U1_3_21' is a constant and will be removed. (OPT-1206)
Information: The register 'mult_piped[31].mult_5_stage/U1_3_22' is a constant and will be removed. (OPT-1206)
Information: The register 'mult_piped[31].mult_5_stage/U1_3_23' is a constant and will be removed. (OPT-1206)
Information: The register 'mult_piped[31].mult_5_stage/G4_0' is a constant and will be removed. (OPT-1206)
Information: The register 'mult_piped[31].mult_5_stage/G4_1' is a constant and will be removed. (OPT-1206)
Information: The register 'mult_piped[31].mult_5_stage/G4_2' is a constant and will be removed. (OPT-1206)
Information: The register 'mult_piped[31].mult_5_stage/G4_3' is a constant and will be removed. (OPT-1206)
Information: The register 'mult_piped[31].mult_5_stage/G4_4' is a constant and will be removed. (OPT-1206)
Information: The register 'mult_piped[31].mult_5_stage/G4_5' is a constant and will be removed. (OPT-1206)
Information: The register 'mult_piped[31].mult_5_stage/G4_6' is a constant and will be removed. (OPT-1206)
Information: The register 'mult_piped[31].mult_5_stage/G4_7' is a constant and will be removed. (OPT-1206)
Information: The register 'mult_piped[31].mult_5_stage/G4_8' is a constant and will be removed. (OPT-1206)
Information: The register 'mult_piped[31].mult_5_stage/G4_9' is a constant and will be removed. (OPT-1206)
Information: The register 'mult_piped[31].mult_5_stage/G4_10' is a constant and will be removed. (OPT-1206)
Information: The register 'mult_piped[31].mult_5_stage/G4_11' is a constant and will be removed. (OPT-1206)
Information: The register 'mult_piped[31].mult_5_stage/G4_12' is a constant and will be removed. (OPT-1206)
Information: The register 'mult_piped[31].mult_5_stage/G4_13' is a constant and will be removed. (OPT-1206)
Information: The register 'mult_piped[31].mult_5_stage/G4_14' is a constant and will be removed. (OPT-1206)
Information: The register 'mult_piped[31].mult_5_stage/G4_15' is a constant and will be removed. (OPT-1206)
Information: The register 'mult_piped[31].mult_5_stage/G4_16' is a constant and will be removed. (OPT-1206)
Information: The register 'mult_piped[31].mult_5_stage/G4_17' is a constant and will be removed. (OPT-1206)
Information: The register 'mult_piped[31].mult_5_stage/G4_18' is a constant and will be removed. (OPT-1206)
Information: The register 'mult_piped[31].mult_5_stage/G4_19' is a constant and will be removed. (OPT-1206)
Information: The register 'mult_piped[31].mult_5_stage/G4_20' is a constant and will be removed. (OPT-1206)
Information: The register 'mult_piped[31].mult_5_stage/G4_21' is a constant and will be removed. (OPT-1206)
Information: The register 'mult_piped[31].mult_5_stage/G4_22' is a constant and will be removed. (OPT-1206)
Information: The register 'mult_piped[31].mult_5_stage/G4_23' is a constant and will be removed. (OPT-1206)
Information: The register 'mult_out_reg_reg[25][0]' is a constant and will be removed. (OPT-1206)
Information: The register 'mult_out_reg_reg[25][1]' is a constant and will be removed. (OPT-1206)
Information: The register 'mult_out_reg_reg[25][2]' is a constant and will be removed. (OPT-1206)
Information: The register 'mult_out_reg_reg[25][3]' is a constant and will be removed. (OPT-1206)
Information: The register 'mult_out_reg_reg[25][4]' is a constant and will be removed. (OPT-1206)
Information: The register 'mult_out_reg_reg[25][5]' is a constant and will be removed. (OPT-1206)
Information: The register 'mult_out_reg_reg[25][6]' is a constant and will be removed. (OPT-1206)
Information: The register 'mult_out_reg_reg[25][7]' is a constant and will be removed. (OPT-1206)
Information: The register 'mult_out_reg_reg[25][8]' is a constant and will be removed. (OPT-1206)
Information: The register 'mult_out_reg_reg[25][9]' is a constant and will be removed. (OPT-1206)
Information: The register 'mult_out_reg_reg[25][10]' is a constant and will be removed. (OPT-1206)
Information: The register 'mult_out_reg_reg[25][11]' is a constant and will be removed. (OPT-1206)
Information: The register 'mult_out_reg_reg[25][12]' is a constant and will be removed. (OPT-1206)
Information: The register 'mult_out_reg_reg[25][13]' is a constant and will be removed. (OPT-1206)
Information: The register 'mult_out_reg_reg[25][14]' is a constant and will be removed. (OPT-1206)
Information: The register 'mult_out_reg_reg[25][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'mult_out_reg_reg[25][16]' is a constant and will be removed. (OPT-1206)
Information: The register 'mult_out_reg_reg[25][17]' is a constant and will be removed. (OPT-1206)
Information: The register 'mult_out_reg_reg[25][18]' is a constant and will be removed. (OPT-1206)
Information: The register 'mult_out_reg_reg[25][19]' is a constant and will be removed. (OPT-1206)
Information: The register 'mult_out_reg_reg[25][20]' is a constant and will be removed. (OPT-1206)
Information: The register 'mult_out_reg_reg[25][21]' is a constant and will be removed. (OPT-1206)
Information: The register 'mult_out_reg_reg[25][22]' is a constant and will be removed. (OPT-1206)
Information: The register 'mult_out_reg_reg[25][23]' is a constant and will be removed. (OPT-1206)
Information: The register 'mult_out_reg_reg[26][0]' is a constant and will be removed. (OPT-1206)
Information: The register 'mult_out_reg_reg[26][1]' is a constant and will be removed. (OPT-1206)
Information: The register 'mult_out_reg_reg[26][2]' is a constant and will be removed. (OPT-1206)
Information: The register 'mult_out_reg_reg[26][3]' is a constant and will be removed. (OPT-1206)
Information: The register 'mult_out_reg_reg[26][4]' is a constant and will be removed. (OPT-1206)
Information: The register 'mult_out_reg_reg[26][5]' is a constant and will be removed. (OPT-1206)
Information: The register 'mult_out_reg_reg[26][6]' is a constant and will be removed. (OPT-1206)
Information: The register 'mult_out_reg_reg[26][7]' is a constant and will be removed. (OPT-1206)
Information: The register 'mult_out_reg_reg[26][8]' is a constant and will be removed. (OPT-1206)
Information: The register 'mult_out_reg_reg[26][9]' is a constant and will be removed. (OPT-1206)
Information: The register 'mult_out_reg_reg[26][10]' is a constant and will be removed. (OPT-1206)
Information: The register 'mult_out_reg_reg[26][11]' is a constant and will be removed. (OPT-1206)
Information: The register 'mult_out_reg_reg[26][12]' is a constant and will be removed. (OPT-1206)
Information: The register 'mult_out_reg_reg[26][13]' is a constant and will be removed. (OPT-1206)
Information: The register 'mult_out_reg_reg[26][14]' is a constant and will be removed. (OPT-1206)
Information: The register 'mult_out_reg_reg[26][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'mult_out_reg_reg[26][16]' is a constant and will be removed. (OPT-1206)
Information: The register 'mult_out_reg_reg[26][17]' is a constant and will be removed. (OPT-1206)
Information: The register 'mult_out_reg_reg[26][18]' is a constant and will be removed. (OPT-1206)
Information: The register 'mult_out_reg_reg[26][19]' is a constant and will be removed. (OPT-1206)
Information: The register 'mult_out_reg_reg[26][20]' is a constant and will be removed. (OPT-1206)
Information: The register 'mult_out_reg_reg[26][21]' is a constant and will be removed. (OPT-1206)
Information: The register 'mult_out_reg_reg[26][22]' is a constant and will be removed. (OPT-1206)
Information: The register 'mult_out_reg_reg[26][23]' is a constant and will be removed. (OPT-1206)
Information: The register 'mult_out_reg_reg[27][0]' is a constant and will be removed. (OPT-1206)
Information: The register 'adder_tree_reg_reg[0][13][0]' is a constant and will be removed. (OPT-1206)
Information: The register 'mult_out_reg_reg[27][1]' is a constant and will be removed. (OPT-1206)
Information: The register 'adder_tree_reg_reg[0][13][1]' is a constant and will be removed. (OPT-1206)
Information: The register 'mult_out_reg_reg[27][2]' is a constant and will be removed. (OPT-1206)
Information: The register 'adder_tree_reg_reg[0][13][2]' is a constant and will be removed. (OPT-1206)
Information: The register 'mult_out_reg_reg[27][3]' is a constant and will be removed. (OPT-1206)
Information: The register 'adder_tree_reg_reg[0][13][3]' is a constant and will be removed. (OPT-1206)
Information: The register 'mult_out_reg_reg[27][4]' is a constant and will be removed. (OPT-1206)
Information: The register 'adder_tree_reg_reg[0][13][4]' is a constant and will be removed. (OPT-1206)
Information: The register 'mult_out_reg_reg[27][5]' is a constant and will be removed. (OPT-1206)
Information: The register 'adder_tree_reg_reg[0][13][5]' is a constant and will be removed. (OPT-1206)
Information: The register 'mult_out_reg_reg[27][6]' is a constant and will be removed. (OPT-1206)
Information: The register 'adder_tree_reg_reg[0][13][6]' is a constant and will be removed. (OPT-1206)
Information: The register 'mult_out_reg_reg[27][7]' is a constant and will be removed. (OPT-1206)
Information: The register 'adder_tree_reg_reg[0][13][7]' is a constant and will be removed. (OPT-1206)
Information: The register 'mult_out_reg_reg[27][8]' is a constant and will be removed. (OPT-1206)
Information: The register 'adder_tree_reg_reg[0][13][8]' is a constant and will be removed. (OPT-1206)
Information: The register 'mult_out_reg_reg[27][9]' is a constant and will be removed. (OPT-1206)
Information: The register 'adder_tree_reg_reg[0][13][9]' is a constant and will be removed. (OPT-1206)
Information: The register 'mult_out_reg_reg[27][10]' is a constant and will be removed. (OPT-1206)
Information: The register 'adder_tree_reg_reg[0][13][10]' is a constant and will be removed. (OPT-1206)
Information: The register 'mult_out_reg_reg[27][11]' is a constant and will be removed. (OPT-1206)
Information: The register 'adder_tree_reg_reg[0][13][11]' is a constant and will be removed. (OPT-1206)
Information: The register 'mult_out_reg_reg[27][12]' is a constant and will be removed. (OPT-1206)
Information: The register 'adder_tree_reg_reg[0][13][12]' is a constant and will be removed. (OPT-1206)
Information: The register 'mult_out_reg_reg[27][13]' is a constant and will be removed. (OPT-1206)
Information: The register 'adder_tree_reg_reg[0][13][13]' is a constant and will be removed. (OPT-1206)
Information: The register 'mult_out_reg_reg[27][14]' is a constant and will be removed. (OPT-1206)
Information: The register 'adder_tree_reg_reg[0][13][14]' is a constant and will be removed. (OPT-1206)
Information: The register 'mult_out_reg_reg[27][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'adder_tree_reg_reg[0][13][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'mult_out_reg_reg[27][16]' is a constant and will be removed. (OPT-1206)
Information: The register 'adder_tree_reg_reg[0][13][16]' is a constant and will be removed. (OPT-1206)
Information: The register 'mult_out_reg_reg[27][17]' is a constant and will be removed. (OPT-1206)
Information: The register 'adder_tree_reg_reg[0][13][17]' is a constant and will be removed. (OPT-1206)
Information: The register 'mult_out_reg_reg[27][18]' is a constant and will be removed. (OPT-1206)
Information: The register 'adder_tree_reg_reg[0][13][18]' is a constant and will be removed. (OPT-1206)
Information: The register 'mult_out_reg_reg[27][19]' is a constant and will be removed. (OPT-1206)
Information: The register 'adder_tree_reg_reg[0][13][19]' is a constant and will be removed. (OPT-1206)
Information: The register 'mult_out_reg_reg[27][20]' is a constant and will be removed. (OPT-1206)
Information: The register 'adder_tree_reg_reg[0][13][20]' is a constant and will be removed. (OPT-1206)
Information: The register 'mult_out_reg_reg[27][21]' is a constant and will be removed. (OPT-1206)
Information: The register 'adder_tree_reg_reg[0][13][21]' is a constant and will be removed. (OPT-1206)
Information: The register 'mult_out_reg_reg[27][22]' is a constant and will be removed. (OPT-1206)
Information: The register 'adder_tree_reg_reg[0][13][22]' is a constant and will be removed. (OPT-1206)
Information: The register 'mult_out_reg_reg[27][23]' is a constant and will be removed. (OPT-1206)
Information: The register 'adder_tree_reg_reg[0][13][24]' is a constant and will be removed. (OPT-1206)
Information: The register 'adder_tree_reg_reg[0][13][23]' is a constant and will be removed. (OPT-1206)
Information: The register 'mult_out_reg_reg[28][0]' is a constant and will be removed. (OPT-1206)
Information: The register 'mult_out_reg_reg[28][1]' is a constant and will be removed. (OPT-1206)
Information: The register 'mult_out_reg_reg[28][2]' is a constant and will be removed. (OPT-1206)
Information: The register 'mult_out_reg_reg[28][3]' is a constant and will be removed. (OPT-1206)
Information: The register 'mult_out_reg_reg[28][4]' is a constant and will be removed. (OPT-1206)
Information: The register 'mult_out_reg_reg[28][5]' is a constant and will be removed. (OPT-1206)
Information: The register 'mult_out_reg_reg[28][6]' is a constant and will be removed. (OPT-1206)
Information: The register 'mult_out_reg_reg[28][7]' is a constant and will be removed. (OPT-1206)
Information: The register 'mult_out_reg_reg[28][8]' is a constant and will be removed. (OPT-1206)
Information: The register 'mult_out_reg_reg[28][9]' is a constant and will be removed. (OPT-1206)
Information: The register 'mult_out_reg_reg[28][10]' is a constant and will be removed. (OPT-1206)
Information: The register 'mult_out_reg_reg[28][11]' is a constant and will be removed. (OPT-1206)
Information: The register 'mult_out_reg_reg[28][12]' is a constant and will be removed. (OPT-1206)
Information: The register 'mult_out_reg_reg[28][13]' is a constant and will be removed. (OPT-1206)
Information: The register 'mult_out_reg_reg[28][14]' is a constant and will be removed. (OPT-1206)
Information: The register 'mult_out_reg_reg[28][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'mult_out_reg_reg[28][16]' is a constant and will be removed. (OPT-1206)
Information: The register 'mult_out_reg_reg[28][17]' is a constant and will be removed. (OPT-1206)
Information: The register 'mult_out_reg_reg[28][18]' is a constant and will be removed. (OPT-1206)
Information: The register 'mult_out_reg_reg[28][19]' is a constant and will be removed. (OPT-1206)
Information: The register 'mult_out_reg_reg[28][20]' is a constant and will be removed. (OPT-1206)
Information: The register 'mult_out_reg_reg[28][21]' is a constant and will be removed. (OPT-1206)
Information: The register 'mult_out_reg_reg[28][22]' is a constant and will be removed. (OPT-1206)
Information: The register 'mult_out_reg_reg[28][23]' is a constant and will be removed. (OPT-1206)
Information: The register 'mult_out_reg_reg[29][0]' is a constant and will be removed. (OPT-1206)
Information: The register 'adder_tree_reg_reg[0][14][0]' is a constant and will be removed. (OPT-1206)
Information: The register 'mult_out_reg_reg[29][1]' is a constant and will be removed. (OPT-1206)
Information: The register 'adder_tree_reg_reg[0][14][1]' is a constant and will be removed. (OPT-1206)
Information: The register 'mult_out_reg_reg[29][2]' is a constant and will be removed. (OPT-1206)
Information: The register 'adder_tree_reg_reg[0][14][2]' is a constant and will be removed. (OPT-1206)
Information: The register 'mult_out_reg_reg[29][3]' is a constant and will be removed. (OPT-1206)
Information: The register 'adder_tree_reg_reg[0][14][3]' is a constant and will be removed. (OPT-1206)
Information: The register 'mult_out_reg_reg[29][4]' is a constant and will be removed. (OPT-1206)
Information: The register 'adder_tree_reg_reg[0][14][4]' is a constant and will be removed. (OPT-1206)
Information: The register 'mult_out_reg_reg[29][5]' is a constant and will be removed. (OPT-1206)
Information: The register 'adder_tree_reg_reg[0][14][5]' is a constant and will be removed. (OPT-1206)
Information: The register 'mult_out_reg_reg[29][6]' is a constant and will be removed. (OPT-1206)
Information: The register 'adder_tree_reg_reg[0][14][6]' is a constant and will be removed. (OPT-1206)
Information: The register 'mult_out_reg_reg[29][7]' is a constant and will be removed. (OPT-1206)
Information: The register 'adder_tree_reg_reg[0][14][7]' is a constant and will be removed. (OPT-1206)
Information: The register 'mult_out_reg_reg[29][8]' is a constant and will be removed. (OPT-1206)
Information: The register 'adder_tree_reg_reg[0][14][8]' is a constant and will be removed. (OPT-1206)
Information: The register 'mult_out_reg_reg[29][9]' is a constant and will be removed. (OPT-1206)
Information: The register 'adder_tree_reg_reg[0][14][9]' is a constant and will be removed. (OPT-1206)
Information: The register 'mult_out_reg_reg[29][10]' is a constant and will be removed. (OPT-1206)
Information: The register 'adder_tree_reg_reg[0][14][10]' is a constant and will be removed. (OPT-1206)
Information: The register 'mult_out_reg_reg[29][11]' is a constant and will be removed. (OPT-1206)
Information: The register 'adder_tree_reg_reg[0][14][11]' is a constant and will be removed. (OPT-1206)
Information: The register 'mult_out_reg_reg[29][12]' is a constant and will be removed. (OPT-1206)
Information: The register 'adder_tree_reg_reg[0][14][12]' is a constant and will be removed. (OPT-1206)
Information: The register 'mult_out_reg_reg[29][13]' is a constant and will be removed. (OPT-1206)
Information: The register 'adder_tree_reg_reg[0][14][13]' is a constant and will be removed. (OPT-1206)
Information: The register 'mult_out_reg_reg[29][14]' is a constant and will be removed. (OPT-1206)
Information: The register 'adder_tree_reg_reg[0][14][14]' is a constant and will be removed. (OPT-1206)
Information: The register 'mult_out_reg_reg[29][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'adder_tree_reg_reg[0][14][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'mult_out_reg_reg[29][16]' is a constant and will be removed. (OPT-1206)
Information: The register 'adder_tree_reg_reg[0][14][16]' is a constant and will be removed. (OPT-1206)
Information: The register 'mult_out_reg_reg[29][17]' is a constant and will be removed. (OPT-1206)
Information: The register 'adder_tree_reg_reg[0][14][17]' is a constant and will be removed. (OPT-1206)
Information: The register 'mult_out_reg_reg[29][18]' is a constant and will be removed. (OPT-1206)
Information: The register 'adder_tree_reg_reg[0][14][18]' is a constant and will be removed. (OPT-1206)
Information: The register 'mult_out_reg_reg[29][19]' is a constant and will be removed. (OPT-1206)
Information: The register 'adder_tree_reg_reg[0][14][19]' is a constant and will be removed. (OPT-1206)
Information: The register 'mult_out_reg_reg[29][20]' is a constant and will be removed. (OPT-1206)
Information: The register 'adder_tree_reg_reg[0][14][20]' is a constant and will be removed. (OPT-1206)
Information: The register 'mult_out_reg_reg[29][21]' is a constant and will be removed. (OPT-1206)
Information: The register 'adder_tree_reg_reg[0][14][21]' is a constant and will be removed. (OPT-1206)
Information: The register 'mult_out_reg_reg[29][22]' is a constant and will be removed. (OPT-1206)
Information: The register 'adder_tree_reg_reg[0][14][22]' is a constant and will be removed. (OPT-1206)
Information: The register 'mult_out_reg_reg[29][23]' is a constant and will be removed. (OPT-1206)
Information: The register 'adder_tree_reg_reg[0][14][24]' is a constant and will be removed. (OPT-1206)
Information: The register 'adder_tree_reg_reg[0][14][23]' is a constant and will be removed. (OPT-1206)
Information: The register 'mult_out_reg_reg[30][0]' is a constant and will be removed. (OPT-1206)
Information: The register 'mult_out_reg_reg[30][1]' is a constant and will be removed. (OPT-1206)
Information: The register 'mult_out_reg_reg[30][2]' is a constant and will be removed. (OPT-1206)
Information: The register 'mult_out_reg_reg[30][3]' is a constant and will be removed. (OPT-1206)
Information: The register 'mult_out_reg_reg[30][4]' is a constant and will be removed. (OPT-1206)
Information: The register 'mult_out_reg_reg[30][5]' is a constant and will be removed. (OPT-1206)
Information: The register 'mult_out_reg_reg[30][6]' is a constant and will be removed. (OPT-1206)
Information: The register 'mult_out_reg_reg[30][7]' is a constant and will be removed. (OPT-1206)
Information: The register 'mult_out_reg_reg[30][8]' is a constant and will be removed. (OPT-1206)
Information: The register 'mult_out_reg_reg[30][9]' is a constant and will be removed. (OPT-1206)
Information: The register 'mult_out_reg_reg[30][10]' is a constant and will be removed. (OPT-1206)
Information: The register 'mult_out_reg_reg[30][11]' is a constant and will be removed. (OPT-1206)
Information: The register 'mult_out_reg_reg[30][12]' is a constant and will be removed. (OPT-1206)
Information: The register 'mult_out_reg_reg[30][13]' is a constant and will be removed. (OPT-1206)
Information: The register 'mult_out_reg_reg[30][14]' is a constant and will be removed. (OPT-1206)
Information: The register 'mult_out_reg_reg[30][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'mult_out_reg_reg[30][16]' is a constant and will be removed. (OPT-1206)
Information: The register 'mult_out_reg_reg[30][17]' is a constant and will be removed. (OPT-1206)
Information: The register 'mult_out_reg_reg[30][18]' is a constant and will be removed. (OPT-1206)
Information: The register 'mult_out_reg_reg[30][19]' is a constant and will be removed. (OPT-1206)
Information: The register 'mult_out_reg_reg[30][20]' is a constant and will be removed. (OPT-1206)
Information: The register 'mult_out_reg_reg[30][21]' is a constant and will be removed. (OPT-1206)
Information: The register 'mult_out_reg_reg[30][22]' is a constant and will be removed. (OPT-1206)
Information: The register 'mult_out_reg_reg[30][23]' is a constant and will be removed. (OPT-1206)
Information: The register 'mult_out_reg_reg[31][0]' is a constant and will be removed. (OPT-1206)
Information: The register 'adder_tree_reg_reg[0][15][0]' is a constant and will be removed. (OPT-1206)
Information: The register 'adder_tree_reg_reg[1][7][0]' is a constant and will be removed. (OPT-1206)
Information: The register 'mult_out_reg_reg[31][1]' is a constant and will be removed. (OPT-1206)
Information: The register 'adder_tree_reg_reg[0][15][1]' is a constant and will be removed. (OPT-1206)
Information: The register 'adder_tree_reg_reg[1][7][1]' is a constant and will be removed. (OPT-1206)
Information: The register 'mult_out_reg_reg[31][2]' is a constant and will be removed. (OPT-1206)
Information: The register 'adder_tree_reg_reg[0][15][2]' is a constant and will be removed. (OPT-1206)
Information: The register 'adder_tree_reg_reg[1][7][2]' is a constant and will be removed. (OPT-1206)
Information: The register 'mult_out_reg_reg[31][3]' is a constant and will be removed. (OPT-1206)
Information: The register 'adder_tree_reg_reg[0][15][3]' is a constant and will be removed. (OPT-1206)
Information: The register 'adder_tree_reg_reg[1][7][3]' is a constant and will be removed. (OPT-1206)
Information: The register 'mult_out_reg_reg[31][4]' is a constant and will be removed. (OPT-1206)
Information: The register 'adder_tree_reg_reg[0][15][4]' is a constant and will be removed. (OPT-1206)
Information: The register 'adder_tree_reg_reg[1][7][4]' is a constant and will be removed. (OPT-1206)
Information: The register 'mult_out_reg_reg[31][5]' is a constant and will be removed. (OPT-1206)
Information: The register 'adder_tree_reg_reg[0][15][5]' is a constant and will be removed. (OPT-1206)
Information: The register 'adder_tree_reg_reg[1][7][5]' is a constant and will be removed. (OPT-1206)
Information: The register 'mult_out_reg_reg[31][6]' is a constant and will be removed. (OPT-1206)
Information: The register 'adder_tree_reg_reg[0][15][6]' is a constant and will be removed. (OPT-1206)
Information: The register 'adder_tree_reg_reg[1][7][6]' is a constant and will be removed. (OPT-1206)
Information: The register 'mult_out_reg_reg[31][7]' is a constant and will be removed. (OPT-1206)
Information: The register 'adder_tree_reg_reg[0][15][7]' is a constant and will be removed. (OPT-1206)
Information: The register 'adder_tree_reg_reg[1][7][7]' is a constant and will be removed. (OPT-1206)
Information: The register 'mult_out_reg_reg[31][8]' is a constant and will be removed. (OPT-1206)
Information: The register 'adder_tree_reg_reg[0][15][8]' is a constant and will be removed. (OPT-1206)
Information: The register 'adder_tree_reg_reg[1][7][8]' is a constant and will be removed. (OPT-1206)
Information: The register 'mult_out_reg_reg[31][9]' is a constant and will be removed. (OPT-1206)
Information: The register 'adder_tree_reg_reg[0][15][9]' is a constant and will be removed. (OPT-1206)
Information: The register 'adder_tree_reg_reg[1][7][9]' is a constant and will be removed. (OPT-1206)
Information: The register 'mult_out_reg_reg[31][10]' is a constant and will be removed. (OPT-1206)
Information: The register 'adder_tree_reg_reg[0][15][10]' is a constant and will be removed. (OPT-1206)
Information: The register 'adder_tree_reg_reg[1][7][10]' is a constant and will be removed. (OPT-1206)
Information: The register 'mult_out_reg_reg[31][11]' is a constant and will be removed. (OPT-1206)
Information: The register 'adder_tree_reg_reg[0][15][11]' is a constant and will be removed. (OPT-1206)
Information: The register 'adder_tree_reg_reg[1][7][11]' is a constant and will be removed. (OPT-1206)
Information: The register 'mult_out_reg_reg[31][12]' is a constant and will be removed. (OPT-1206)
Information: The register 'adder_tree_reg_reg[0][15][12]' is a constant and will be removed. (OPT-1206)
Information: The register 'adder_tree_reg_reg[1][7][12]' is a constant and will be removed. (OPT-1206)
Information: The register 'mult_out_reg_reg[31][13]' is a constant and will be removed. (OPT-1206)
Information: The register 'adder_tree_reg_reg[0][15][13]' is a constant and will be removed. (OPT-1206)
Information: The register 'adder_tree_reg_reg[1][7][13]' is a constant and will be removed. (OPT-1206)
Information: The register 'mult_out_reg_reg[31][14]' is a constant and will be removed. (OPT-1206)
Information: The register 'adder_tree_reg_reg[0][15][14]' is a constant and will be removed. (OPT-1206)
Information: The register 'adder_tree_reg_reg[1][7][14]' is a constant and will be removed. (OPT-1206)
Information: The register 'mult_out_reg_reg[31][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'adder_tree_reg_reg[0][15][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'adder_tree_reg_reg[1][7][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'mult_out_reg_reg[31][16]' is a constant and will be removed. (OPT-1206)
Information: The register 'adder_tree_reg_reg[0][15][16]' is a constant and will be removed. (OPT-1206)
Information: The register 'adder_tree_reg_reg[1][7][16]' is a constant and will be removed. (OPT-1206)
Information: The register 'mult_out_reg_reg[31][17]' is a constant and will be removed. (OPT-1206)
Information: The register 'adder_tree_reg_reg[0][15][17]' is a constant and will be removed. (OPT-1206)
Information: The register 'adder_tree_reg_reg[1][7][17]' is a constant and will be removed. (OPT-1206)
Information: The register 'mult_out_reg_reg[31][18]' is a constant and will be removed. (OPT-1206)
Information: The register 'adder_tree_reg_reg[0][15][18]' is a constant and will be removed. (OPT-1206)
Information: The register 'adder_tree_reg_reg[1][7][18]' is a constant and will be removed. (OPT-1206)
Information: The register 'mult_out_reg_reg[31][19]' is a constant and will be removed. (OPT-1206)
Information: The register 'adder_tree_reg_reg[0][15][19]' is a constant and will be removed. (OPT-1206)
Information: The register 'adder_tree_reg_reg[1][7][19]' is a constant and will be removed. (OPT-1206)
Information: The register 'mult_out_reg_reg[31][20]' is a constant and will be removed. (OPT-1206)
Information: The register 'adder_tree_reg_reg[0][15][20]' is a constant and will be removed. (OPT-1206)
Information: The register 'adder_tree_reg_reg[1][7][20]' is a constant and will be removed. (OPT-1206)
Information: The register 'mult_out_reg_reg[31][21]' is a constant and will be removed. (OPT-1206)
Information: The register 'adder_tree_reg_reg[0][15][21]' is a constant and will be removed. (OPT-1206)
Information: The register 'adder_tree_reg_reg[1][7][21]' is a constant and will be removed. (OPT-1206)
Information: The register 'mult_out_reg_reg[31][22]' is a constant and will be removed. (OPT-1206)
Information: The register 'adder_tree_reg_reg[0][15][22]' is a constant and will be removed. (OPT-1206)
Information: The register 'adder_tree_reg_reg[1][7][22]' is a constant and will be removed. (OPT-1206)
Information: The register 'mult_out_reg_reg[31][23]' is a constant and will be removed. (OPT-1206)
Information: The register 'adder_tree_reg_reg[0][15][24]' is a constant and will be removed. (OPT-1206)
Information: The register 'adder_tree_reg_reg[0][15][23]' is a constant and will be removed. (OPT-1206)
Information: The register 'adder_tree_reg_reg[1][7][25]' is a constant and will be removed. (OPT-1206)
Information: The register 'adder_tree_reg_reg[1][7][26]' is a constant and will be removed. (OPT-1206)
Information: The register 'adder_tree_reg_reg[1][7][27]' is a constant and will be removed. (OPT-1206)
Information: The register 'adder_tree_reg_reg[1][7][24]' is a constant and will be removed. (OPT-1206)
Information: The register 'adder_tree_reg_reg[1][7][23]' is a constant and will be removed. (OPT-1206)
Information: In design 'Conv', the register 'adder_tree_reg_reg[1][0][26]' is removed because it is merged to 'adder_tree_reg_reg[1][0][25]'. (OPT-1215)
Information: In design 'Conv', the register 'adder_tree_reg_reg[1][0][27]' is removed because it is merged to 'adder_tree_reg_reg[1][0][25]'. (OPT-1215)
Information: In design 'Conv', the register 'adder_tree_reg_reg[1][1][26]' is removed because it is merged to 'adder_tree_reg_reg[1][1][25]'. (OPT-1215)
Information: In design 'Conv', the register 'adder_tree_reg_reg[1][1][27]' is removed because it is merged to 'adder_tree_reg_reg[1][1][25]'. (OPT-1215)
Information: In design 'Conv', the register 'adder_tree_reg_reg[1][2][26]' is removed because it is merged to 'adder_tree_reg_reg[1][2][25]'. (OPT-1215)
Information: In design 'Conv', the register 'adder_tree_reg_reg[1][2][27]' is removed because it is merged to 'adder_tree_reg_reg[1][2][25]'. (OPT-1215)
Information: In design 'Conv', the register 'adder_tree_reg_reg[1][3][26]' is removed because it is merged to 'adder_tree_reg_reg[1][3][25]'. (OPT-1215)
Information: In design 'Conv', the register 'adder_tree_reg_reg[1][3][27]' is removed because it is merged to 'adder_tree_reg_reg[1][3][25]'. (OPT-1215)
Information: In design 'Conv', the register 'adder_tree_reg_reg[1][4][26]' is removed because it is merged to 'adder_tree_reg_reg[1][4][25]'. (OPT-1215)
Information: In design 'Conv', the register 'adder_tree_reg_reg[1][4][27]' is removed because it is merged to 'adder_tree_reg_reg[1][4][25]'. (OPT-1215)
Information: In design 'Conv', the register 'adder_tree_reg_reg[1][5][26]' is removed because it is merged to 'adder_tree_reg_reg[1][5][25]'. (OPT-1215)
Information: In design 'Conv', the register 'adder_tree_reg_reg[1][5][27]' is removed because it is merged to 'adder_tree_reg_reg[1][5][25]'. (OPT-1215)
Information: In design 'Conv', the register 'adder_tree_reg_reg[0][12][24]' is removed because it is merged to 'adder_tree_reg_reg[0][12][23]'. (OPT-1215)
Information: In design 'Conv', the register 'adder_tree_reg_reg[1][6][26]' is removed because it is merged to 'adder_tree_reg_reg[1][6][25]'. (OPT-1215)
Information: In design 'Conv', the register 'adder_tree_reg_reg[1][6][27]' is removed because it is merged to 'adder_tree_reg_reg[1][6][25]'. (OPT-1215)

  Beginning Mapping Optimizations  (Ultra High effort)
  -------------------------------
Information: Added key list 'DesignWare' to design 'counter_OUT_WIDTH5'. (DDB-72)
Information: Added key list 'DesignWare' to design 'input_mems_INW12_R9_C8_MAXK5'. (DDB-72)
Information: Added key list 'DesignWare' to design 'counter_OUT_WIDTH7'. (DDB-72)
Information: Checking pipeline property of cell mult_piped[24].mult_5_stage (design Conv_DW02_mult_5_stage_J1_7). (RTDC-137)
Information: cell mult_piped[24].mult_5_stage (design Conv_DW02_mult_5_stage_J1_7) is a pipeline. (RTDC-139)
Information: Checking pipeline property of cell mult_piped[23].mult_5_stage (design Conv_DW02_mult_5_stage_J1_8). (RTDC-137)
Information: cell mult_piped[23].mult_5_stage (design Conv_DW02_mult_5_stage_J1_8) is a pipeline. (RTDC-139)
Information: Checking pipeline property of cell mult_piped[22].mult_5_stage (design Conv_DW02_mult_5_stage_J1_9). (RTDC-137)
Information: cell mult_piped[22].mult_5_stage (design Conv_DW02_mult_5_stage_J1_9) is a pipeline. (RTDC-139)
Information: Checking pipeline property of cell mult_piped[21].mult_5_stage (design Conv_DW02_mult_5_stage_J1_10). (RTDC-137)
Information: cell mult_piped[21].mult_5_stage (design Conv_DW02_mult_5_stage_J1_10) is a pipeline. (RTDC-139)
Information: Checking pipeline property of cell mult_piped[20].mult_5_stage (design Conv_DW02_mult_5_stage_J1_11). (RTDC-137)
Information: cell mult_piped[20].mult_5_stage (design Conv_DW02_mult_5_stage_J1_11) is a pipeline. (RTDC-139)
Information: Checking pipeline property of cell mult_piped[19].mult_5_stage (design Conv_DW02_mult_5_stage_J1_12). (RTDC-137)
Information: cell mult_piped[19].mult_5_stage (design Conv_DW02_mult_5_stage_J1_12) is a pipeline. (RTDC-139)
Information: Checking pipeline property of cell mult_piped[18].mult_5_stage (design Conv_DW02_mult_5_stage_J1_13). (RTDC-137)
Information: cell mult_piped[18].mult_5_stage (design Conv_DW02_mult_5_stage_J1_13) is a pipeline. (RTDC-139)
Information: Checking pipeline property of cell mult_piped[17].mult_5_stage (design Conv_DW02_mult_5_stage_J1_14). (RTDC-137)
Information: cell mult_piped[17].mult_5_stage (design Conv_DW02_mult_5_stage_J1_14) is a pipeline. (RTDC-139)
Information: Checking pipeline property of cell mult_piped[16].mult_5_stage (design Conv_DW02_mult_5_stage_J1_15). (RTDC-137)
Information: cell mult_piped[16].mult_5_stage (design Conv_DW02_mult_5_stage_J1_15) is a pipeline. (RTDC-139)
Information: Checking pipeline property of cell mult_piped[15].mult_5_stage (design Conv_DW02_mult_5_stage_J1_16). (RTDC-137)
Information: cell mult_piped[15].mult_5_stage (design Conv_DW02_mult_5_stage_J1_16) is a pipeline. (RTDC-139)
Information: Checking pipeline property of cell mult_piped[14].mult_5_stage (design Conv_DW02_mult_5_stage_J1_17). (RTDC-137)
Information: cell mult_piped[14].mult_5_stage (design Conv_DW02_mult_5_stage_J1_17) is a pipeline. (RTDC-139)
Information: Checking pipeline property of cell mult_piped[13].mult_5_stage (design Conv_DW02_mult_5_stage_J1_18). (RTDC-137)
Information: cell mult_piped[13].mult_5_stage (design Conv_DW02_mult_5_stage_J1_18) is a pipeline. (RTDC-139)
Information: Checking pipeline property of cell mult_piped[12].mult_5_stage (design Conv_DW02_mult_5_stage_J1_19). (RTDC-137)
Information: cell mult_piped[12].mult_5_stage (design Conv_DW02_mult_5_stage_J1_19) is a pipeline. (RTDC-139)
Information: Checking pipeline property of cell mult_piped[11].mult_5_stage (design Conv_DW02_mult_5_stage_J1_20). (RTDC-137)
Information: cell mult_piped[11].mult_5_stage (design Conv_DW02_mult_5_stage_J1_20) is a pipeline. (RTDC-139)
Information: Checking pipeline property of cell mult_piped[10].mult_5_stage (design Conv_DW02_mult_5_stage_J1_21). (RTDC-137)
Information: cell mult_piped[10].mult_5_stage (design Conv_DW02_mult_5_stage_J1_21) is a pipeline. (RTDC-139)
Information: Checking pipeline property of cell mult_piped[9].mult_5_stage (design Conv_DW02_mult_5_stage_J1_22). (RTDC-137)
Information: cell mult_piped[9].mult_5_stage (design Conv_DW02_mult_5_stage_J1_22) is a pipeline. (RTDC-139)
Information: Checking pipeline property of cell mult_piped[8].mult_5_stage (design Conv_DW02_mult_5_stage_J1_23). (RTDC-137)
Information: cell mult_piped[8].mult_5_stage (design Conv_DW02_mult_5_stage_J1_23) is a pipeline. (RTDC-139)
Information: Checking pipeline property of cell mult_piped[7].mult_5_stage (design Conv_DW02_mult_5_stage_J1_24). (RTDC-137)
Information: cell mult_piped[7].mult_5_stage (design Conv_DW02_mult_5_stage_J1_24) is a pipeline. (RTDC-139)
Information: Checking pipeline property of cell mult_piped[6].mult_5_stage (design Conv_DW02_mult_5_stage_J1_25). (RTDC-137)
Information: cell mult_piped[6].mult_5_stage (design Conv_DW02_mult_5_stage_J1_25) is a pipeline. (RTDC-139)
Information: Checking pipeline property of cell mult_piped[5].mult_5_stage (design Conv_DW02_mult_5_stage_J1_26). (RTDC-137)
Information: cell mult_piped[5].mult_5_stage (design Conv_DW02_mult_5_stage_J1_26) is a pipeline. (RTDC-139)
Information: Checking pipeline property of cell mult_piped[4].mult_5_stage (design Conv_DW02_mult_5_stage_J1_27). (RTDC-137)
Information: cell mult_piped[4].mult_5_stage (design Conv_DW02_mult_5_stage_J1_27) is a pipeline. (RTDC-139)
Information: Checking pipeline property of cell mult_piped[3].mult_5_stage (design Conv_DW02_mult_5_stage_J1_28). (RTDC-137)
Information: cell mult_piped[3].mult_5_stage (design Conv_DW02_mult_5_stage_J1_28) is a pipeline. (RTDC-139)
Information: Checking pipeline property of cell mult_piped[2].mult_5_stage (design Conv_DW02_mult_5_stage_J1_29). (RTDC-137)
Information: cell mult_piped[2].mult_5_stage (design Conv_DW02_mult_5_stage_J1_29) is a pipeline. (RTDC-139)
Information: Checking pipeline property of cell mult_piped[1].mult_5_stage (design Conv_DW02_mult_5_stage_J1_30). (RTDC-137)
Information: cell mult_piped[1].mult_5_stage (design Conv_DW02_mult_5_stage_J1_30) is a pipeline. (RTDC-139)
Information: Checking pipeline property of cell mult_piped[0].mult_5_stage (design Conv_DW02_mult_5_stage_J1_31). (RTDC-137)
Information: cell mult_piped[0].mult_5_stage (design Conv_DW02_mult_5_stage_J1_31) is a pipeline. (RTDC-139)
  Mapping Optimization (Phase 1)
  Mapping Optimization (Phase 2)
Information: In design 'Conv', the register 'adder_tree_reg_reg[1][6][25]' is removed because it is merged to 'adder_tree_reg_reg[1][6][23]'. (OPT-1215)
Information: In design 'Conv', the register 'adder_tree_reg_reg[1][6][24]' is removed because it is merged to 'adder_tree_reg_reg[1][6][23]'. (OPT-1215)
Information: In design 'Conv', the register 'adder_tree_reg_reg[2][3][26]' is removed because it is merged to 'adder_tree_reg_reg[2][3][25]'. (OPT-1215)
Information: In design 'Conv', the register 'adder_tree_reg_reg[2][3][27]' is removed because it is merged to 'adder_tree_reg_reg[2][3][25]'. (OPT-1215)
  Retiming Conv_DW02_mult_5_stage_J1_7 (mult_piped[24].mult_5_stage)
  Preferred flip-flop is DFFS_X1 with setup = 0.04


  Retiming base-clock clk, rising edge.
  Beginning minimum period retiming ...
  ... minimum period retiming done.
  Beginning minimum area retiming step 1 ...
  ... minimum area retiming step 1 done.
  Beginning minimum area retiming step 2 ...
  5% 10% 15% 20% 25% 30% 35% 40% 45% 50% 55% 60% 65% 70% 75% 80% 85% 90% 95% 100% 
  ... minimum area retiming step 2 done.
  Beginning minimum area retiming step 3 ...
  10% 20% 30% 40% 50% 60% ... 100% 
  ... minimum area retiming step 3 done.
  Beginning final register move ...
  ... final register move done.
  Lower bound estimate = 0.85
  Critical path length = 0.85
  Clock correction = 0.13 (clock-to-Q delay = 0.09, setup = 0.04, uncertainty = 0.00)
  Retiming Conv_DW02_mult_5_stage_J1_8 (mult_piped[23].mult_5_stage)
  Preferred flip-flop is DFFS_X1 with setup = 0.04


  Retiming base-clock clk, rising edge.
  Beginning minimum period retiming ...
  ... minimum period retiming done.
  Beginning minimum area retiming step 1 ...
  ... minimum area retiming step 1 done.
  Beginning minimum area retiming step 2 ...
  5% 10% 15% 20% 25% 30% 35% 40% 45% 50% 55% 60% 65% 70% 75% 80% 85% 90% 95% 100% 
  ... minimum area retiming step 2 done.
  Beginning minimum area retiming step 3 ...
  10% 20% 30% 40% 50% 60% ... 100% 
  ... minimum area retiming step 3 done.
  Beginning final register move ...
  ... final register move done.
  Lower bound estimate = 0.85
  Critical path length = 0.85
  Clock correction = 0.13 (clock-to-Q delay = 0.09, setup = 0.04, uncertainty = 0.00)
  Retiming Conv_DW02_mult_5_stage_J1_9 (mult_piped[22].mult_5_stage)
  Preferred flip-flop is DFFS_X1 with setup = 0.04


  Retiming base-clock clk, rising edge.
  Beginning minimum period retiming ...
  ... minimum period retiming done.
  Beginning minimum area retiming step 1 ...
  ... minimum area retiming step 1 done.
  Beginning minimum area retiming step 2 ...
  5% 10% 15% 20% 25% 30% 35% 40% 45% 50% 55% 60% 65% 70% 75% 80% 85% 90% 95% 100% 
  ... minimum area retiming step 2 done.
  Beginning minimum area retiming step 3 ...
  10% 20% 30% 40% 50% 60% ... 100% 
  ... minimum area retiming step 3 done.
  Beginning final register move ...
  ... final register move done.
  Lower bound estimate = 0.85
  Critical path length = 0.85
  Clock correction = 0.13 (clock-to-Q delay = 0.09, setup = 0.04, uncertainty = 0.00)
  Retiming Conv_DW02_mult_5_stage_J1_10 (mult_piped[21].mult_5_stage)
  Preferred flip-flop is DFFS_X1 with setup = 0.04


  Retiming base-clock clk, rising edge.
  Beginning minimum period retiming ...
  ... minimum period retiming done.
  Beginning minimum area retiming step 1 ...
  ... minimum area retiming step 1 done.
  Beginning minimum area retiming step 2 ...
  5% 10% 15% 20% 25% 30% 35% 40% 45% 50% 55% 60% 65% 70% 75% 80% 85% 90% 95% 100% 
  ... minimum area retiming step 2 done.
  Beginning minimum area retiming step 3 ...
  10% 20% 30% 40% 50% 60% ... 100% 
  ... minimum area retiming step 3 done.
  Beginning final register move ...
  ... final register move done.
  Lower bound estimate = 0.85
  Critical path length = 0.85
  Clock correction = 0.13 (clock-to-Q delay = 0.09, setup = 0.04, uncertainty = 0.00)
  Retiming Conv_DW02_mult_5_stage_J1_11 (mult_piped[20].mult_5_stage)
  Preferred flip-flop is DFFS_X1 with setup = 0.04


  Retiming base-clock clk, rising edge.
  Beginning minimum period retiming ...
  ... minimum period retiming done.
  Beginning minimum area retiming step 1 ...
  ... minimum area retiming step 1 done.
  Beginning minimum area retiming step 2 ...
  5% 10% 15% 20% 25% 30% 35% 40% 45% 50% 55% 60% 65% 70% 75% 80% 85% 90% 95% 100% 
  ... minimum area retiming step 2 done.
  Beginning minimum area retiming step 3 ...
  10% 20% 30% 40% 50% 60% ... 100% 
  ... minimum area retiming step 3 done.
  Beginning final register move ...
  ... final register move done.
  Lower bound estimate = 0.85
  Critical path length = 0.85
  Clock correction = 0.13 (clock-to-Q delay = 0.09, setup = 0.04, uncertainty = 0.00)
  Retiming Conv_DW02_mult_5_stage_J1_12 (mult_piped[19].mult_5_stage)
  Preferred flip-flop is DFFS_X1 with setup = 0.04


  Retiming base-clock clk, rising edge.
  Beginning minimum period retiming ...
  ... minimum period retiming done.
  Beginning minimum area retiming step 1 ...
  ... minimum area retiming step 1 done.
  Beginning minimum area retiming step 2 ...
  5% 10% 15% 20% 25% 30% 35% 40% 45% 50% 55% 60% 65% 70% 75% 80% 85% 90% 95% 100% 
  ... minimum area retiming step 2 done.
  Beginning minimum area retiming step 3 ...
  10% 20% 30% 40% 50% 60% ... 100% 
  ... minimum area retiming step 3 done.
  Beginning final register move ...
  ... final register move done.
  Lower bound estimate = 0.85
  Critical path length = 0.85
  Clock correction = 0.13 (clock-to-Q delay = 0.09, setup = 0.04, uncertainty = 0.00)
  Retiming Conv_DW02_mult_5_stage_J1_13 (mult_piped[18].mult_5_stage)
  Preferred flip-flop is DFFS_X1 with setup = 0.04


  Retiming base-clock clk, rising edge.
  Beginning minimum period retiming ...
  ... minimum period retiming done.
  Beginning minimum area retiming step 1 ...
  ... minimum area retiming step 1 done.
  Beginning minimum area retiming step 2 ...
  5% 10% 15% 20% 25% 30% 35% 40% 45% 50% 55% 60% 65% 70% 75% 80% 85% 90% 95% 100% 
  ... minimum area retiming step 2 done.
  Beginning minimum area retiming step 3 ...
  10% 20% 30% 40% 50% 60% ... 100% 
  ... minimum area retiming step 3 done.
  Beginning final register move ...
  ... final register move done.
  Lower bound estimate = 0.85
  Critical path length = 0.85
  Clock correction = 0.13 (clock-to-Q delay = 0.09, setup = 0.04, uncertainty = 0.00)
  Retiming Conv_DW02_mult_5_stage_J1_14 (mult_piped[17].mult_5_stage)
  Preferred flip-flop is DFFS_X1 with setup = 0.04


  Retiming base-clock clk, rising edge.
  Beginning minimum period retiming ...
  ... minimum period retiming done.
  Beginning minimum area retiming step 1 ...
  ... minimum area retiming step 1 done.
  Beginning minimum area retiming step 2 ...
  5% 10% 15% 20% 25% 30% 35% 40% 45% 50% 55% 60% 65% 70% 75% 80% 85% 90% 95% 100% 
  ... minimum area retiming step 2 done.
  Beginning minimum area retiming step 3 ...
  10% 20% 30% 40% 50% 60% ... 100% 
  ... minimum area retiming step 3 done.
  Beginning final register move ...
  ... final register move done.
  Lower bound estimate = 0.85
  Critical path length = 0.85
  Clock correction = 0.13 (clock-to-Q delay = 0.09, setup = 0.04, uncertainty = 0.00)
  Retiming Conv_DW02_mult_5_stage_J1_15 (mult_piped[16].mult_5_stage)
  Preferred flip-flop is DFFS_X1 with setup = 0.04


  Retiming base-clock clk, rising edge.
  Beginning minimum period retiming ...
  ... minimum period retiming done.
  Beginning minimum area retiming step 1 ...
  ... minimum area retiming step 1 done.
  Beginning minimum area retiming step 2 ...
  5% 10% 15% 20% 25% 30% 35% 40% 45% 50% 55% 60% 65% 70% 75% 80% 85% 90% 95% 100% 
  ... minimum area retiming step 2 done.
  Beginning minimum area retiming step 3 ...
  10% 20% 30% 40% 50% 60% ... 100% 
  ... minimum area retiming step 3 done.
  Beginning final register move ...
  ... final register move done.
  Lower bound estimate = 0.85
  Critical path length = 0.85
  Clock correction = 0.13 (clock-to-Q delay = 0.09, setup = 0.04, uncertainty = 0.00)
  Retiming Conv_DW02_mult_5_stage_J1_16 (mult_piped[15].mult_5_stage)
  Preferred flip-flop is DFFS_X1 with setup = 0.04


  Retiming base-clock clk, rising edge.
  Beginning minimum period retiming ...
  ... minimum period retiming done.
  Beginning minimum area retiming step 1 ...
  ... minimum area retiming step 1 done.
  Beginning minimum area retiming step 2 ...
  5% 10% 15% 20% 25% 30% 35% 40% 45% 50% 55% 60% 65% 70% 75% 80% 85% 90% 95% 100% 
  ... minimum area retiming step 2 done.
  Beginning minimum area retiming step 3 ...
  10% 20% 30% 40% 50% 60% ... 100% 
  ... minimum area retiming step 3 done.
  Beginning final register move ...
  ... final register move done.
  Lower bound estimate = 0.85
  Critical path length = 0.85
  Clock correction = 0.13 (clock-to-Q delay = 0.09, setup = 0.04, uncertainty = 0.00)
  Retiming Conv_DW02_mult_5_stage_J1_17 (mult_piped[14].mult_5_stage)
  Preferred flip-flop is DFFS_X1 with setup = 0.04


  Retiming base-clock clk, rising edge.
  Beginning minimum period retiming ...
  ... minimum period retiming done.
  Beginning minimum area retiming step 1 ...
  ... minimum area retiming step 1 done.
  Beginning minimum area retiming step 2 ...
  5% 10% 15% 20% 25% 30% 35% 40% 45% 50% 55% 60% 65% 70% 75% 80% 85% 90% 95% 100% 
  ... minimum area retiming step 2 done.
  Beginning minimum area retiming step 3 ...
  10% 20% 30% 40% 50% 60% ... 100% 
  ... minimum area retiming step 3 done.
  Beginning final register move ...
  ... final register move done.
  Lower bound estimate = 0.85
  Critical path length = 0.85
  Clock correction = 0.13 (clock-to-Q delay = 0.09, setup = 0.04, uncertainty = 0.00)
  Retiming Conv_DW02_mult_5_stage_J1_18 (mult_piped[13].mult_5_stage)
  Preferred flip-flop is DFFS_X1 with setup = 0.04


  Retiming base-clock clk, rising edge.
  Beginning minimum period retiming ...
  ... minimum period retiming done.
  Beginning minimum area retiming step 1 ...
  ... minimum area retiming step 1 done.
  Beginning minimum area retiming step 2 ...
  5% 10% 15% 20% 25% 30% 35% 40% 45% 50% 55% 60% 65% 70% 75% 80% 85% 90% 95% 100% 
  ... minimum area retiming step 2 done.
  Beginning minimum area retiming step 3 ...
  10% 20% 30% 40% 50% 60% ... 100% 
  ... minimum area retiming step 3 done.
  Beginning final register move ...
  ... final register move done.
  Lower bound estimate = 0.85
  Critical path length = 0.85
  Clock correction = 0.13 (clock-to-Q delay = 0.09, setup = 0.04, uncertainty = 0.00)
  Retiming Conv_DW02_mult_5_stage_J1_19 (mult_piped[12].mult_5_stage)
  Preferred flip-flop is DFFS_X1 with setup = 0.04


  Retiming base-clock clk, rising edge.
  Beginning minimum period retiming ...
  ... minimum period retiming done.
  Beginning minimum area retiming step 1 ...
  ... minimum area retiming step 1 done.
  Beginning minimum area retiming step 2 ...
  5% 10% 15% 20% 25% 30% 35% 40% 45% 50% 55% 60% 65% 70% 75% 80% 85% 90% 95% 100% 
  ... minimum area retiming step 2 done.
  Beginning minimum area retiming step 3 ...
  10% 20% 30% 40% 50% 60% ... 100% 
  ... minimum area retiming step 3 done.
  Beginning final register move ...
  ... final register move done.
  Lower bound estimate = 0.85
  Critical path length = 0.85
  Clock correction = 0.13 (clock-to-Q delay = 0.09, setup = 0.04, uncertainty = 0.00)
  Retiming Conv_DW02_mult_5_stage_J1_20 (mult_piped[11].mult_5_stage)
  Preferred flip-flop is DFFS_X1 with setup = 0.04


  Retiming base-clock clk, rising edge.
  Beginning minimum period retiming ...
  ... minimum period retiming done.
  Beginning minimum area retiming step 1 ...
  ... minimum area retiming step 1 done.
  Beginning minimum area retiming step 2 ...
  5% 10% 15% 20% 25% 30% 35% 40% 45% 50% 55% 60% 65% 70% 75% 80% 85% 90% 95% 100% 
  ... minimum area retiming step 2 done.
  Beginning minimum area retiming step 3 ...
  10% 20% 30% 40% 50% 60% ... 100% 
  ... minimum area retiming step 3 done.
  Beginning final register move ...
  ... final register move done.
  Lower bound estimate = 0.85
  Critical path length = 0.85
  Clock correction = 0.13 (clock-to-Q delay = 0.09, setup = 0.04, uncertainty = 0.00)
  Retiming Conv_DW02_mult_5_stage_J1_21 (mult_piped[10].mult_5_stage)
  Preferred flip-flop is DFFS_X1 with setup = 0.04


  Retiming base-clock clk, rising edge.
  Beginning minimum period retiming ...
  ... minimum period retiming done.
  Beginning minimum area retiming step 1 ...
  ... minimum area retiming step 1 done.
  Beginning minimum area retiming step 2 ...
  5% 10% 15% 20% 25% 30% 35% 40% 45% 50% 55% 60% 65% 70% 75% 80% 85% 90% 95% 100% 
  ... minimum area retiming step 2 done.
  Beginning minimum area retiming step 3 ...
  10% 20% 30% 40% 50% 60% ... 100% 
  ... minimum area retiming step 3 done.
  Beginning final register move ...
  ... final register move done.
  Lower bound estimate = 0.85
  Critical path length = 0.85
  Clock correction = 0.13 (clock-to-Q delay = 0.09, setup = 0.04, uncertainty = 0.00)
  Retiming Conv_DW02_mult_5_stage_J1_22 (mult_piped[9].mult_5_stage)
  Preferred flip-flop is DFFS_X1 with setup = 0.04


  Retiming base-clock clk, rising edge.
  Beginning minimum period retiming ...
  ... minimum period retiming done.
  Beginning minimum area retiming step 1 ...
  ... minimum area retiming step 1 done.
  Beginning minimum area retiming step 2 ...
  5% 10% 15% 20% 25% 30% 35% 40% 45% 50% 55% 60% 65% 70% 75% 80% 85% 90% 95% 100% 
  ... minimum area retiming step 2 done.
  Beginning minimum area retiming step 3 ...
  10% 20% 30% 40% 50% 60% ... 100% 
  ... minimum area retiming step 3 done.
  Beginning final register move ...
  ... final register move done.
  Lower bound estimate = 0.85
  Critical path length = 0.85
  Clock correction = 0.13 (clock-to-Q delay = 0.09, setup = 0.04, uncertainty = 0.00)
  Retiming Conv_DW02_mult_5_stage_J1_23 (mult_piped[8].mult_5_stage)
  Preferred flip-flop is DFFS_X1 with setup = 0.04


  Retiming base-clock clk, rising edge.
  Beginning minimum period retiming ...
  ... minimum period retiming done.
  Beginning minimum area retiming step 1 ...
  ... minimum area retiming step 1 done.
  Beginning minimum area retiming step 2 ...
  5% 10% 15% 20% 25% 30% 35% 40% 45% 50% 55% 60% 65% 70% 75% 80% 85% 90% 95% 100% 
  ... minimum area retiming step 2 done.
  Beginning minimum area retiming step 3 ...
  10% 20% 30% 40% 50% 60% ... 100% 
  ... minimum area retiming step 3 done.
  Beginning final register move ...
  ... final register move done.
  Lower bound estimate = 0.85
  Critical path length = 0.85
  Clock correction = 0.13 (clock-to-Q delay = 0.09, setup = 0.04, uncertainty = 0.00)
  Retiming Conv_DW02_mult_5_stage_J1_24 (mult_piped[7].mult_5_stage)
  Preferred flip-flop is DFFS_X1 with setup = 0.04


  Retiming base-clock clk, rising edge.
  Beginning minimum period retiming ...
  ... minimum period retiming done.
  Beginning minimum area retiming step 1 ...
  ... minimum area retiming step 1 done.
  Beginning minimum area retiming step 2 ...
  5% 10% 15% 20% 25% 30% 35% 40% 45% 50% 55% 60% 65% 70% 75% 80% 85% 90% 95% 100% 
  ... minimum area retiming step 2 done.
  Beginning minimum area retiming step 3 ...
  10% 20% 30% 40% 50% 60% ... 100% 
  ... minimum area retiming step 3 done.
  Beginning final register move ...
  ... final register move done.
  Lower bound estimate = 0.85
  Critical path length = 0.85
  Clock correction = 0.13 (clock-to-Q delay = 0.09, setup = 0.04, uncertainty = 0.00)
  Retiming Conv_DW02_mult_5_stage_J1_25 (mult_piped[6].mult_5_stage)
  Preferred flip-flop is DFFS_X1 with setup = 0.04


  Retiming base-clock clk, rising edge.
  Beginning minimum period retiming ...
  ... minimum period retiming done.
  Beginning minimum area retiming step 1 ...
  ... minimum area retiming step 1 done.
  Beginning minimum area retiming step 2 ...
  5% 10% 15% 20% 25% 30% 35% 40% 45% 50% 55% 60% 65% 70% 75% 80% 85% 90% 95% 100% 
  ... minimum area retiming step 2 done.
  Beginning minimum area retiming step 3 ...
  10% 20% 30% 40% 50% 60% ... 100% 
  ... minimum area retiming step 3 done.
  Beginning final register move ...
  ... final register move done.
  Lower bound estimate = 0.85
  Critical path length = 0.85
  Clock correction = 0.13 (clock-to-Q delay = 0.09, setup = 0.04, uncertainty = 0.00)
  Retiming Conv_DW02_mult_5_stage_J1_26 (mult_piped[5].mult_5_stage)
  Preferred flip-flop is DFFS_X1 with setup = 0.04


  Retiming base-clock clk, rising edge.
  Beginning minimum period retiming ...
  ... minimum period retiming done.
  Beginning minimum area retiming step 1 ...
  ... minimum area retiming step 1 done.
  Beginning minimum area retiming step 2 ...
  5% 10% 15% 20% 25% 30% 35% 40% 45% 50% 55% 60% 65% 70% 75% 80% 85% 90% 95% 100% 
  ... minimum area retiming step 2 done.
  Beginning minimum area retiming step 3 ...
  10% 20% 30% 40% 50% 60% ... 100% 
  ... minimum area retiming step 3 done.
  Beginning final register move ...
  ... final register move done.
  Lower bound estimate = 0.85
  Critical path length = 0.85
  Clock correction = 0.13 (clock-to-Q delay = 0.09, setup = 0.04, uncertainty = 0.00)
  Retiming Conv_DW02_mult_5_stage_J1_27 (mult_piped[4].mult_5_stage)
  Preferred flip-flop is DFFS_X1 with setup = 0.04


  Retiming base-clock clk, rising edge.
  Beginning minimum period retiming ...
  ... minimum period retiming done.
  Beginning minimum area retiming step 1 ...
  ... minimum area retiming step 1 done.
  Beginning minimum area retiming step 2 ...
  5% 10% 15% 20% 25% 30% 35% 40% 45% 50% 55% 60% 65% 70% 75% 80% 85% 90% 95% 100% 
  ... minimum area retiming step 2 done.
  Beginning minimum area retiming step 3 ...
  10% 20% 30% 40% 50% 60% ... 100% 
  ... minimum area retiming step 3 done.
  Beginning final register move ...
  ... final register move done.
  Lower bound estimate = 0.85
  Critical path length = 0.85
  Clock correction = 0.13 (clock-to-Q delay = 0.09, setup = 0.04, uncertainty = 0.00)
  Retiming Conv_DW02_mult_5_stage_J1_28 (mult_piped[3].mult_5_stage)
  Preferred flip-flop is DFFS_X1 with setup = 0.04


  Retiming base-clock clk, rising edge.
  Beginning minimum period retiming ...
  ... minimum period retiming done.
  Beginning minimum area retiming step 1 ...
  ... minimum area retiming step 1 done.
  Beginning minimum area retiming step 2 ...
  5% 10% 15% 20% 25% 30% 35% 40% 45% 50% 55% 60% 65% 70% 75% 80% 85% 90% 95% 100% 
  ... minimum area retiming step 2 done.
  Beginning minimum area retiming step 3 ...
  10% 20% 30% 40% 50% 60% ... 100% 
  ... minimum area retiming step 3 done.
  Beginning final register move ...
  ... final register move done.
  Lower bound estimate = 0.85
  Critical path length = 0.85
  Clock correction = 0.13 (clock-to-Q delay = 0.09, setup = 0.04, uncertainty = 0.00)
  Retiming Conv_DW02_mult_5_stage_J1_29 (mult_piped[2].mult_5_stage)
  Preferred flip-flop is DFFS_X1 with setup = 0.04


  Retiming base-clock clk, rising edge.
  Beginning minimum period retiming ...
  ... minimum period retiming done.
  Beginning minimum area retiming step 1 ...
  ... minimum area retiming step 1 done.
  Beginning minimum area retiming step 2 ...
  5% 10% 15% 20% 25% 30% 35% 40% 45% 50% 55% 60% 65% 70% 75% 80% 85% 90% 95% 100% 
  ... minimum area retiming step 2 done.
  Beginning minimum area retiming step 3 ...
  10% 20% 30% 40% 50% 60% ... 100% 
  ... minimum area retiming step 3 done.
  Beginning final register move ...
  ... final register move done.
  Lower bound estimate = 0.85
  Critical path length = 0.85
  Clock correction = 0.13 (clock-to-Q delay = 0.09, setup = 0.04, uncertainty = 0.00)
  Retiming Conv_DW02_mult_5_stage_J1_30 (mult_piped[1].mult_5_stage)
  Preferred flip-flop is DFFS_X1 with setup = 0.04


  Retiming base-clock clk, rising edge.
  Beginning minimum period retiming ...
  ... minimum period retiming done.
  Beginning minimum area retiming step 1 ...
  ... minimum area retiming step 1 done.
  Beginning minimum area retiming step 2 ...
  5% 10% 15% 20% 25% 30% 35% 40% 45% 50% 55% 60% 65% 70% 75% 80% 85% 90% 95% 100% 
  ... minimum area retiming step 2 done.
  Beginning minimum area retiming step 3 ...
  10% 20% 30% 40% 50% 60% ... 100% 
  ... minimum area retiming step 3 done.
  Beginning final register move ...
  ... final register move done.
  Lower bound estimate = 0.85
  Critical path length = 0.85
  Clock correction = 0.13 (clock-to-Q delay = 0.09, setup = 0.04, uncertainty = 0.00)
  Retiming Conv_DW02_mult_5_stage_J1_31 (mult_piped[0].mult_5_stage)
  Preferred flip-flop is DFFS_X1 with setup = 0.04


  Retiming base-clock clk, rising edge.
  Beginning minimum period retiming ...
  ... minimum period retiming done.
  Beginning minimum area retiming step 1 ...
  ... minimum area retiming step 1 done.
  Beginning minimum area retiming step 2 ...
  5% 10% 15% 20% 25% 30% 35% 40% 45% 50% 55% 60% 65% 70% 75% 80% 85% 90% 95% 100% 
  ... minimum area retiming step 2 done.
  Beginning minimum area retiming step 3 ...
  10% 20% 30% 40% 50% 60% ... 100% 
  ... minimum area retiming step 3 done.
  Beginning final register move ...
  ... final register move done.
  Lower bound estimate = 0.85
  Critical path length = 0.85
  Clock correction = 0.13 (clock-to-Q delay = 0.09, setup = 0.04, uncertainty = 0.00)
Information: Ungrouping hierarchy input_memories/K_reg 'ld_reg_WIDTH3' #insts = 6. (OPT-777)
  Mapping Optimization (Phase 3)

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:01:31  112929.0      0.47    1584.5     136.5 output_fifo/fifo_memory/mem_reg[91][27]/D 2972078.0000
    0:01:31  112929.0      0.47    1584.5     136.5 output_fifo/fifo_memory/mem_reg[91][27]/D 2972078.0000
    0:01:33  109407.4      0.34    1103.9      93.1 output_fifo/fifo_memory/data_out_reg[20]/D 2796815.5000
    0:01:34  108645.8      0.29     968.7      98.4 mult_inp_reg_X_reg[18][11]/D 2760635.7500
Information: Command 'do_operand_isolation' is obsolete and is being ignored.  Please refer to the replacement command 'set power_enable_datapath_gating true' instead. (INFO-118)
    0:01:35  108327.4      0.28     919.4      98.4                           2744611.5000
    0:01:35  100364.5      1.78    1310.2 1287251.5                           2508917.2500

  Beginning Constant Register Removal
  -----------------------------------
    0:01:37  101952.5      1.76    1512.0      86.5                           2626398.0000
    0:01:37  101506.7      1.52    1470.8     149.9                           2609290.5000

  Beginning Global Optimizations
  ------------------------------
  Numerical Synthesis (Phase 1)
  Numerical Synthesis (Phase 2)
  Global Optimization (Phase 1)
  Global Optimization (Phase 2)
  Global Optimization (Phase 3)
  Global Optimization (Phase 4)
  Global Optimization (Phase 5)
  Global Optimization (Phase 6)
  Global Optimization (Phase 7)
  Global Optimization (Phase 8)
  Global Optimization (Phase 9)
  Global Optimization (Phase 10)
  Global Optimization (Phase 11)
  Global Optimization (Phase 12)
  Global Optimization (Phase 13)
  Global Optimization (Phase 14)
  Global Optimization (Phase 15)
  Global Optimization (Phase 16)
  Global Optimization (Phase 17)
  Global Optimization (Phase 18)
  Global Optimization (Phase 19)
  Global Optimization (Phase 20)
  Global Optimization (Phase 21)
  Global Optimization (Phase 22)
  Global Optimization (Phase 23)
  Global Optimization (Phase 24)
  Global Optimization (Phase 25)
  Global Optimization (Phase 26)
  Global Optimization (Phase 27)
  Global Optimization (Phase 28)
  Global Optimization (Phase 29)
  Global Optimization (Phase 30)
  Global Optimization (Phase 31)
  Mapping 'Conv_DW01_add_25'

  Beginning Isolate Ports
  -----------------------

  Beginning Delay Optimization
  ----------------------------
    0:01:46   80069.7      0.32     152.2      35.7                           1660088.5000
    0:01:48   80312.3      0.13      83.6      35.7                           1669832.3750
    0:01:48   80312.3      0.13      83.6      35.7                           1669832.3750
    0:01:49   80317.1      0.13      83.6      35.7                           1669997.1250
    0:01:50   80105.6      0.13      65.1      24.8                           1664289.0000
    0:01:51   80102.4      0.13      65.1      24.8                           1664213.7500

  Beginning WLM Backend Optimization
  --------------------------------------
    0:01:54   79700.5      0.13      54.4      24.8                           1641523.7500
    0:01:55   79420.4      0.13      47.4      18.3                           1630947.5000
    0:01:55   79395.9      0.13      47.4      18.3                           1630006.1250
    0:01:55   79394.1      0.13      45.0      18.3                           1630092.8750
    0:01:55   79394.1      0.13      45.0      18.3                           1630092.8750
    0:01:56   78404.0      0.13      38.8      18.3                           1567021.1250
    0:01:56   78404.0      0.13      38.8      18.3                           1567021.1250
    0:02:00   79041.9      0.09      29.5      18.3                           1589634.7500
    0:02:00   79041.9      0.09      29.5      18.3                           1589634.7500
    0:02:00   79040.6      0.09      29.4      18.3                           1589761.8750
    0:02:00   79040.6      0.09      29.4      18.3                           1589761.8750
    0:02:02   79221.7      0.09      28.4      18.3                           1595966.2500
    0:02:02   79221.7      0.09      28.4      18.3                           1595966.2500
    0:02:05   79220.1      0.05      14.0      18.3                           1596799.8750
    0:02:05   79220.1      0.05      14.0      18.3                           1596799.8750
    0:02:05   79230.0      0.05      14.0      18.3                           1597250.7500
    0:02:05   79230.0      0.05      14.0      18.3                           1597250.7500
    0:02:05   79230.0      0.05      14.0      18.3                           1597250.7500
    0:02:05   79230.0      0.05      14.0      18.3                           1597250.7500
    0:02:06   79230.0      0.05      14.0      18.3                           1597250.7500
    0:02:06   79230.0      0.05      14.0      18.3                           1597250.7500
    0:02:06   79230.0      0.05      14.0      18.3                           1597250.7500
    0:02:06   79230.0      0.05      14.0      18.3                           1597250.7500
    0:02:06   79230.0      0.05      14.0      18.3                           1597250.7500


  Beginning Design Rule Fixing  (max_capacitance)
  ----------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:02:06   79230.0      0.05      14.0      18.3                           1597250.7500
  Global Optimization (Phase 32)
  Global Optimization (Phase 33)
  Global Optimization (Phase 34)
    0:02:07   79256.0      0.04      10.3       0.0 output_fifo/fifo_memory/data_out_reg[0]/D 1597577.8750
    0:02:07   79260.6      0.04       7.6       0.0                           1597483.3750
    0:02:08   79272.8      0.03       7.6       0.0                           1597837.3750


  Beginning Leakage Power Optimization  (max_leakage_power 0)
  ------------------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:02:08   79272.8      0.03       7.6       0.0                           1597837.3750
    0:02:10   79226.5      0.03       7.1       0.0 adder_tree_reg_reg[3][1][26]/D 1597422.7500
    0:02:11   79229.7      0.02       3.6       0.0 output_fifo/fifo_memory/data_out_reg[16]/D 1597060.3750
    0:02:11   79235.0      0.02       3.1       0.0                           1597126.5000
    0:02:12   79255.2      0.02       2.3       0.0                           1597882.8750
    0:02:12   79255.2      0.02       2.3       0.0                           1597882.8750
    0:02:13   78942.7      0.02       1.9       0.0                           1578438.3750
    0:02:13   78942.7      0.02       1.9       0.0                           1578438.3750
    0:02:13   78945.9      0.02       1.9       0.0                           1578565.3750
    0:02:13   78945.9      0.02       1.9       0.0                           1578565.3750
    0:02:13   78946.1      0.02       1.9       0.0                           1578587.0000
    0:02:13   78946.1      0.02       1.9       0.0                           1578587.0000
    0:02:13   78946.1      0.02       1.9       0.0                           1578587.0000
    0:02:13   78946.1      0.02       1.9       0.0                           1578587.0000
    0:02:14   78947.5      0.01       1.3       0.0                           1578648.5000
    0:02:14   78947.5      0.01       1.3       0.0                           1578648.5000
    0:02:14   78949.3      0.01       1.3       0.0                           1578718.3750
    0:02:14   78949.3      0.01       1.3       0.0                           1578718.3750
    0:02:15   78949.3      0.01       1.2       0.0                           1578746.1250
    0:02:15   78949.3      0.01       1.2       0.0                           1578746.1250
    0:02:15   78949.3      0.01       1.2       0.0                           1578746.1250
    0:02:15   78949.3      0.01       1.2       0.0                           1578746.1250
    0:02:15   78949.3      0.01       1.2       0.0                           1578746.1250
    0:02:15   78949.3      0.01       1.2       0.0                           1578746.1250
    0:02:15   78949.3      0.01       1.2       0.0                           1578746.1250

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:02:16   78949.3      0.01       1.2       0.0                           1578746.1250
    0:02:17   78352.7      0.02       2.3       0.0                           1551915.1250
    0:02:18   78342.9      0.02       1.6       0.0                           1551718.0000
    0:02:18   78342.9      0.02       1.6       0.0                           1551718.0000
    0:02:19   78343.1      0.02       1.6       0.0                           1551337.1250
    0:02:20   78266.0      0.02       1.8       0.0                           1549187.8750
    0:02:20   78241.2      0.02       1.4       0.0                           1548273.7500
    0:02:20   78258.5      0.01       1.0       0.0                           1549065.3750
    0:02:20   78258.5      0.01       1.0       0.0                           1549065.3750
    0:02:21   78258.5      0.01       1.0       0.0                           1549065.3750
    0:02:21   78258.5      0.01       1.0       0.0                           1549065.3750
    0:02:21   78258.5      0.01       1.0       0.0                           1549065.3750
    0:02:22   78228.7      0.01       1.0       0.0                           1547620.5000
CPU Load: 4%, Ram Free: 18 GB, Swap Free: 14 GB, Work Disk Free: 291 GB, Tmp Disk Free: 119 GB
Loading db file '/home/home4/pmilder/ese507/synthesis/lib/NangateOpenCellLibrary_typical.db'


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
Warning: Design 'Conv' contains 1 high-fanout nets. A fanout number of 1000 will be used for delay calculations involving these nets. (TIM-134)
     Net 'input_memories/X_counter/clk': 9421 load(s), 1 driver(s), 1 inout(s)
Information: Building the design 'window' instantiated from design 'input_mems_INW12_R9_C8_MAXK5' with
	the parameters "INW=12,C=8,MAXK=5". (HDL-193)
Warning: Cannot find the design 'window' in the library 'WORK'. (LBR-1)
Warning: Unable to resolve reference 'window' in 'input_mems_INW12_R9_C8_MAXK5'. (LINK-5)
Information: State dependent leakage is now switched from off to on.
Information: Propagating switching activity (low effort zero delay simulation). (PWR-6)
Warning: Design has unannotated black box outputs. (PWR-428)
CPU Load: 4%, Ram Free: 18 GB, Swap Free: 14 GB, Work Disk Free: 291 GB, Tmp Disk Free: 119 GB
Information: Total number of MV cells in the design.
----------------------------------------------------------------------------------------------------
 MV Cells                                           Total Number                                   
----------------------------------------------------------------------------------------------------
 Level Shifter:                                     0                                             
 Enable Level Shifter:                              0                                             
 Isolation Cell:                                    0                                             
 Retention Cell:                                    0                                             
 Retention Clamp Cell:                              0                                             
 Switch Cell:                                       0                                             
 Always-On Cell:                                    0                                             
 Repeater Cell:                                     0                                             

----------------------------------------------------------------------------------------------------
Unmapped MV Cells 
----------------------------------------------------------------------------------------------------
0 Isolation Cells are unmapped 
0 Retention Clamp Cells are unmapped 
----------------------------------------------------------------------------------------------------
1
report_area
Information: Building the design 'window' instantiated from design 'input_mems_INW12_R9_C8_MAXK5' with
	the parameters "INW=12,C=8,MAXK=5". (HDL-193)
Warning: Cannot find the design 'window' in the library 'WORK'. (LBR-1)
Warning: Unable to resolve reference 'window' in 'input_mems_INW12_R9_C8_MAXK5'. (LINK-5)
 
****************************************
Report : area
Design : Conv
Version: U-2022.12-SP7-2
Date   : Fri Dec 12 22:13:11 2025
****************************************

Information: Updating design information... (UID-85)
Warning: Design 'Conv' contains 1 high-fanout nets. A fanout number of 1000 will be used for delay calculations involving these nets. (TIM-134)
Library(s) Used:

    NangateOpenCellLibrary (File: /home/home4/pmilder/ese507/synthesis/lib/NangateOpenCellLibrary_typical.db)

Number of ports:                         2125
Number of nets:                         44685
Number of cells:                        39084
Number of combinational cells:          29626
Number of sequential cells:              9422
Number of macros/black boxes:               0
Number of buf/inv:                       5032
Number of references:                      71

Combinational area:              35621.656275
Buf/Inv area:                     2894.612017
Noncombinational area:           42607.080455
Macro/Black Box area:                0.000000
Net Interconnect area:      undefined  (Wire load has zero net area)

Total cell area:                 78228.736730
Total area:                 undefined

Information: This design contains black box (unknown) components. (RPT-8)
1
report_power
 
****************************************
Report : power
        -analysis_effort low
Design : Conv
Version: U-2022.12-SP7-2
Date   : Fri Dec 12 22:13:12 2025
****************************************


Library(s) Used:

    NangateOpenCellLibrary (File: /home/home4/pmilder/ese507/synthesis/lib/NangateOpenCellLibrary_typical.db)


Operating Conditions: typical   Library: NangateOpenCellLibrary
Wire Load Model Mode: top

Design        Wire Load Model            Library
------------------------------------------------
Conv                   5K_hvratio_1_1    NangateOpenCellLibrary


Global Operating Voltage = 1.1  
Power-specific unit information :
    Voltage Units = 1V
    Capacitance Units = 1.000000ff
    Time Units = 1ns
    Dynamic Power Units = 1uW    (derived from V,C,T units)
    Leakage Power Units = 1nW


Attributes
----------
i - Including register clock pin internal power


  Cell Internal Power  =  65.9184 mW   (10%)
  Net Switching Power  = 618.6191 mW   (90%)
                         ---------
Total Dynamic Power    = 684.5375 mW  (100%)

Cell Leakage Power     =   1.5046 mW


                 Internal         Switching           Leakage            Total
Power Group      Power            Power               Power              Power   (   %    )  Attrs
--------------------------------------------------------------------------------------------------
io_pad             0.0000            0.0000            0.0000            0.0000  (   0.00%)
memory             0.0000            0.0000            0.0000            0.0000  (   0.00%)
black_box          0.0000            0.0000            0.0000            0.0000  (   0.00%)
clock_network  6.5701e+04        6.1836e+05        9.8575e+04        6.8416e+05  (  99.73%)  i
register         126.4180           46.6087        7.2027e+05          893.4484  (   0.13%)
sequential         0.0000            0.0000            0.0000            0.0000  (   0.00%)
combinational     91.0689          208.9944        6.8580e+05          985.8652  (   0.14%)
--------------------------------------------------------------------------------------------------
Total          6.5918e+04 uW     6.1862e+05 uW     1.5046e+06 nW     6.8604e+05 uW
1
report_timing
Warning: Design 'Conv' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : Conv
Version: U-2022.12-SP7-2
Date   : Fri Dec 12 22:13:12 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: typical   Library: NangateOpenCellLibrary
Wire Load Model Mode: top

  Startpoint: input_memories/B_reg/out_reg[11]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: output_fifo/fifo_memory/data_out_reg[27]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Conv               5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input_memories/B_reg/out_reg[11]/CK (DFF_X1)            0.00 #     0.00 r
  input_memories/B_reg/out_reg[11]/Q (DFF_X1)             0.08       0.08 f
  input_memories/B_reg/out[11] (ld_reg_WIDTH12)           0.00       0.08 f
  input_memories/B[11] (input_mems_INW12_R9_C8_MAXK5)     0.00       0.08 f
  U10448/Z (BUF_X2)                                       0.05       0.14 f
  U10449/ZN (NAND2_X1)                                    0.04       0.18 r
  U10469/ZN (OAI21_X1)                                    0.03       0.21 f
  U8496/ZN (AOI21_X1)                                     0.06       0.27 r
  U10477/ZN (OAI21_X1)                                    0.03       0.30 f
  U10478/ZN (AOI21_X1)                                    0.06       0.36 r
  U10490/ZN (OAI21_X1)                                    0.04       0.40 f
  U10493/ZN (AOI21_X1)                                    0.05       0.44 r
  U7957/ZN (NAND2_X1)                                     0.04       0.48 f
  U7956/ZN (NAND3_X1)                                     0.03       0.51 r
  U7959/ZN (NAND2_X1)                                     0.03       0.54 f
  U7958/ZN (NAND2_X1)                                     0.03       0.57 r
  U7976/ZN (AND4_X2)                                      0.06       0.63 r
  U8439/ZN (OR2_X1)                                       0.03       0.66 r
  U10506/ZN (NAND3_X1)                                    0.03       0.69 f
  U10507/ZN (XNOR2_X1)                                    0.06       0.75 f
  output_fifo/fifo_memory/data_in[27] (memory_dual_port_WIDTH28_SIZE112)
                                                          0.00       0.75 f
  output_fifo/fifo_memory/U758/ZN (INV_X1)                0.04       0.79 r
  output_fifo/fifo_memory/U2999/Z (BUF_X2)                0.06       0.86 r
  output_fifo/fifo_memory/U813/ZN (OR2_X1)                0.04       0.90 r
  output_fifo/fifo_memory/U874/ZN (OAI211_X1)             0.04       0.94 f
  output_fifo/fifo_memory/data_out_reg[27]/D (DFF_X1)     0.01       0.95 f
  data arrival time                                                  0.95

  clock clk (rise edge)                                   0.98       0.98
  clock network delay (ideal)                             0.00       0.98
  output_fifo/fifo_memory/data_out_reg[27]/CK (DFF_X1)
                                                          0.00       0.98 r
  library setup time                                     -0.04       0.94
  data required time                                                 0.94
  --------------------------------------------------------------------------
  data required time                                                 0.94
  data arrival time                                                 -0.95
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.01


1
report_timing -loops
Warning: Design 'Conv' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
 
****************************************
Report : timing
        -loops
        -max_paths 1
Design : Conv
Version: U-2022.12-SP7-2
Date   : Fri Dec 12 22:13:12 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: typical   Library: NangateOpenCellLibrary
Wire Load Model Mode: top
No loops.

1
date
Fri Dec 12 22:13:12 2025
write -f verilog $TOP_MOD_NAME -output gates.v -hierarchy
Warning: Design 'Conv' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Writing verilog file '/home/home5/mbove/ese507work/proj/part5/gates.v'.
Warning: Verilog 'assign' or 'tran' statements are written out. (VO-4)
1
quit

Memory usage for this session 321 Mbytes.
Memory usage for this session including child processes 391 Mbytes.
CPU usage for this session 144 seconds ( 0.04 hours ).
Elapsed time for this session 148 seconds ( 0.04 hours ).

Thank you...
