_svd: ../svd/stm32f301.svd

_add:
  I2C3:
    derivedFrom: I2C1
    baseAddress: "0x40007800"
    interrupts:
      I2C3_EV_IRQ:
        description: I2C3 event interrupt / EXTI Line27 interrupt
        value: 72
      I2C3_ER_IRQ:
        description: I2C3 error interrupt
        value: 73

# The SVD puts CSR and CCR at 0x0 and 0x8 offset, which is their offset
# for a common ADC peripheral which is 0x300 above ADC, but this peripheral
# isn't defined in the SVD and instead the fields are described as aliasing
# onto the main ADC1 ISR and CR, which isn't the case.
"ADC":
  _modify:
    CSR:
      addressOffset: "0x300"
      alternateRegister: ""
    CCR:
      addressOffset: "0x308"
      alternateRegister: ""

"SPI*":
  SR:
    _modify:
      # This field has the wrong name in the SVD compared to RM0366
      TIFRFE:
        name: "FRE"

_include:
 - common_patches/4_nvic_prio_bits.yaml
 - ./common_patches/merge_I2C_CR2_SADDx_fields.yaml
 - ./common_patches/merge_I2C_OAR1_OA1x_fields.yaml
 - ./common_patches/merge_USART_CR2_ADDx_fields.yaml
 - ./common_patches/merge_USART_BRR_fields.yaml
 - common_patches/can/can.yaml
 - common_patches/can/can_filter_bank.yaml
 - ../peripherals/crc/crc_basic.yaml
 - ../peripherals/spi/spi_v2.yaml
 - ../peripherals/spi/spi_common.yaml
 - ../peripherals/wwdg/wwdg.yaml
 - ../peripherals/gpio/gpio_with_brr.yaml
 - ../peripherals/gpio/gpio_v2.yaml
 - ../peripherals/tim/tim_basic.yaml
 - ../peripherals/tim/tim16.yaml
 - ../peripherals/tim/tim6.yaml
 - ../peripherals/tim/tim2_32bit.yaml
 - common_patches/dma/dma_v1.yaml
 - ../peripherals/dma/dma_v1.yaml
 - ../peripherals/iwdg/iwdg_with_WINR.yaml
 - ../peripherals/i2c/i2c_v2.yaml
 - ../peripherals/usart/usart_v2B.yaml
 - common_patches/rtc/rtc_bkpr.yaml
 - common_patches/tsc/tsc.yaml

