# Clock interconnect

{{tile ecp3 CLK_ROOT}}
{{tile ecp3 ECLK_ROOT_W}}
{{tile ecp3 ECLK_ROOT_E}}
{{tile ecp3 ECLK_ROOT_N}}
{{tile ecp3 ECLK_TAP}}
{{tile ecp3 HSDCLK_ROOT}}
{{tile ecp3 HSDCLK_SPLITTER}}
{{tile ecp3 PCLK0_SOURCE}}
{{tile ecp3 PCLK1_SOURCE}}
{{tile ecp3 PCLK2_SOURCE}}
{{tile ecp3 PCLK3_SOURCE}}
{{tile ecp3 PCLK0_SOURCE_W}}
{{tile ecp3 PCLK1_SOURCE_W}}
{{tile ecp3 PCLK3_SOURCE_W}}
{{tile ecp3 PCLK0_SOURCE_E}}
{{tile ecp3 PCLK2_SOURCE_E}}
{{tile ecp3 PCLK3_SOURCE_E}}
{{tile ecp3 SCLK0_SOURCE}}
{{tile ecp3 SCLK1_SOURCE}}
{{tile ecp3 SCLK2_SOURCE}}
{{tile ecp3 SCLK3_SOURCE}}
{{tile ecp3 SCLK0_SOURCE_W}}
{{tile ecp3 SCLK1_SOURCE_W}}
{{tile ecp3 SCLK3_SOURCE_W}}
{{tile ecp3 SCLK0_SOURCE_E}}
{{tile ecp3 SCLK2_SOURCE_E}}
{{tile ecp3 SCLK3_SOURCE_E}}
