

================================================================
== Vitis HLS Report for 'calculate_pseudoimage'
================================================================
* Date:           Fri Dec 19 19:20:35 2025

* Version:        2025.2 (Build 6295257 on Nov 14 2025)
* Project:        hls_component
* Solution:       hls (Vivado IP Flow Target)
* Product family: kintexu
* Target device:  xcku025-ffva1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  3.140 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+------------------------------------------------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  |                    Pipeline                    |
    |   min   |   max   |    min    |    max    |  min |  max |                      Type                      |
    +---------+---------+-----------+-----------+------+------+------------------------------------------------+
    |     2002|     2002|  20.020 us|  20.020 us|  2002|  2002|  loop auto-rewind stp (delay=2 clock cycles(s))|
    +---------+---------+-----------+-----------+------+------+------------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_19_1  |     2000|     2000|         3|          2|          1|  1000|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 2, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 1
  Pipeline-0 : II = 2, D = 3, States = { 1 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.39>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%i = alloca i32 1" [PFN.cpp:19]   --->   Operation 6 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%spectopmodule_ln18 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_1" [PFN.cpp:18]   --->   Operation 7 'spectopmodule' 'spectopmodule_ln18' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %pointcloud, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0, i32 0"   --->   Operation 8 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %pointcloud"   --->   Operation 9 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i2056 %pseudoimage, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0, i32 0"   --->   Operation 10 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i2056 %pseudoimage"   --->   Operation 11 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.53ns)   --->   "%store_ln19 = store i10 0, i10 %i" [PFN.cpp:19]   --->   Operation 12 'store' 'store_ln19' <Predicate = true> <Delay = 0.53>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%br_ln19 = br void %for.body.split" [PFN.cpp:19]   --->   Operation 13 'br' 'br_ln19' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%i_1 = load i10 %i" [PFN.cpp:19]   --->   Operation 14 'load' 'i_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%zext_ln19 = zext i10 %i_1" [PFN.cpp:19]   --->   Operation 15 'zext' 'zext_ln19' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%pointcloud_addr = getelementptr i32 %pointcloud, i64 0, i64 %zext_ln19" [PFN.cpp:20]   --->   Operation 16 'getelementptr' 'pointcloud_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [2/2] (0.00ns)   --->   "%pointcloud_load = load i10 %pointcloud_addr" [PFN.cpp:20]   --->   Operation 17 'load' 'pointcloud_load' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1000> <RAM>
ST_1 : Operation 18 [1/1] (1.31ns)   --->   "%i_3 = add i10 %i_1, i10 1" [PFN.cpp:19]   --->   Operation 18 'add' 'i_3' <Predicate = true> <Delay = 1.31> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 19 [1/1] (1.31ns)   --->   "%icmp_ln19 = icmp_eq  i10 %i_1, i10 999" [PFN.cpp:19]   --->   Operation 19 'icmp' 'icmp_ln19' <Predicate = true> <Delay = 1.31> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 20 [1/1] (0.53ns)   --->   "%store_ln19 = store i10 %i_3, i10 %i" [PFN.cpp:19]   --->   Operation 20 'store' 'store_ln19' <Predicate = true> <Delay = 0.53>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%br_ln19 = br i1 %icmp_ln19, void %for.body.split, void %for.end" [PFN.cpp:19]   --->   Operation 21 'br' 'br_ln19' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 1.38>
ST_2 : Operation 22 [1/2] ( I:0.00ns O:0.00ns )   --->   "%pointcloud_load = load i10 %pointcloud_addr" [PFN.cpp:20]   --->   Operation 22 'load' 'pointcloud_load' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1000> <RAM>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%x = trunc i32 %pointcloud_load" [PFN.cpp:20]   --->   Operation 23 'trunc' 'x' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%trunc_ln20_1 = trunc i32 %pointcloud_load" [PFN.cpp:20]   --->   Operation 24 'trunc' 'trunc_ln20_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%y = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %pointcloud_load, i32 8, i32 15" [PFN.cpp:21]   --->   Operation 25 'partselect' 'y' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%tmp_8 = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i7.i7, i7 %trunc_ln20_1, i7 0" [PFN.cpp:23]   --->   Operation 26 'bitconcatenate' 'tmp_8' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%zext_ln23 = zext i8 %y" [PFN.cpp:23]   --->   Operation 27 'zext' 'zext_ln23' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (1.38ns)   --->   "%add_ln23 = add i14 %tmp_8, i14 %zext_ln23" [PFN.cpp:23]   --->   Operation 28 'add' 'add_ln23' <Predicate = true> <Delay = 1.38> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.38> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%zext_ln23_1 = zext i14 %add_ln23" [PFN.cpp:23]   --->   Operation 29 'zext' 'zext_ln23_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%pseudoimage_addr = getelementptr i2056 %pseudoimage, i64 0, i64 %zext_ln23_1" [PFN.cpp:23]   --->   Operation 30 'getelementptr' 'pseudoimage_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 31 [2/2] (0.00ns)   --->   "%pseudoimage_load = load i14 %pseudoimage_addr" [PFN.cpp:23]   --->   Operation 31 'load' 'pseudoimage_load' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 2056> <Depth = 16384> <RAM>

State 3 <SV = 2> <Delay = 3.13>
ST_3 : Operation 32 [1/1] (0.00ns)   --->   "%specpipeline_ln19 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, i32 4294967295, void @empty_0" [PFN.cpp:19]   --->   Operation 32 'specpipeline' 'specpipeline_ln19' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 33 [1/1] (0.00ns)   --->   "%speclooptripcount_ln19 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 1000, i64 1000, i64 1000" [PFN.cpp:19]   --->   Operation 33 'speclooptripcount' 'speclooptripcount_ln19' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 34 [1/1] (0.00ns)   --->   "%specloopname_ln19 = specloopname void @_ssdm_op_SpecLoopName, void @empty_2" [PFN.cpp:19]   --->   Operation 34 'specloopname' 'specloopname_ln19' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 35 [1/2] ( I:0.00ns O:0.00ns )   --->   "%pseudoimage_load = load i14 %pseudoimage_addr" [PFN.cpp:23]   --->   Operation 35 'load' 'pseudoimage_load' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 2056> <Depth = 16384> <RAM>
ST_3 : Operation 36 [1/1] (0.00ns)   --->   "%c = trunc i2056 %pseudoimage_load" [PFN.cpp:23]   --->   Operation 36 'trunc' 'c' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 37 [1/1] (0.00ns)   --->   "%tmp = partselect i2 @_ssdm_op_PartSelect.i2.i2056.i32.i32, i2056 %pseudoimage_load, i32 6, i32 7" [PFN.cpp:24]   --->   Operation 37 'partselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 38 [1/1] (0.72ns)   --->   "%icmp_ln24 = icmp_eq  i2 %tmp, i2 0" [PFN.cpp:24]   --->   Operation 38 'icmp' 'icmp_ln24' <Predicate = true> <Delay = 0.72> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 39 [1/1] (0.00ns)   --->   "%br_ln24 = br i1 %icmp_ln24, void %for.inc, void %if.then" [PFN.cpp:24]   --->   Operation 39 'br' 'br_ln24' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 40 [1/1] (0.00ns)   --->   "%lshr_ln = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %pointcloud_load, i32 16, i32 23" [PFN.cpp:25]   --->   Operation 40 'partselect' 'lshr_ln' <Predicate = (icmp_ln24)> <Delay = 0.00>
ST_3 : Operation 41 [1/1] (0.00ns)   --->   "%lshr_ln25_1 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %pointcloud_load, i32 24, i32 31" [PFN.cpp:25]   --->   Operation 41 'partselect' 'lshr_ln25_1' <Predicate = (icmp_ln24)> <Delay = 0.00>
ST_3 : Operation 42 [1/1] (0.00ns)   --->   "%trunc_ln25 = trunc i2056 %pseudoimage_load" [PFN.cpp:25]   --->   Operation 42 'trunc' 'trunc_ln25' <Predicate = (icmp_ln24)> <Delay = 0.00>
ST_3 : Operation 43 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i6.i5, i6 %trunc_ln25, i5 0" [PFN.cpp:25]   --->   Operation 43 'bitconcatenate' 'shl_ln' <Predicate = (icmp_ln24)> <Delay = 0.00>
ST_3 : Operation 44 [1/1] (0.00ns)   --->   "%zext_ln25 = zext i11 %shl_ln" [PFN.cpp:25]   --->   Operation 44 'zext' 'zext_ln25' <Predicate = (icmp_ln24)> <Delay = 0.00>
ST_3 : Operation 45 [1/1] (0.00ns)   --->   "%or_ln1 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i6.i5, i6 %trunc_ln25, i5 8" [PFN.cpp:25]   --->   Operation 45 'bitconcatenate' 'or_ln1' <Predicate = (icmp_ln24)> <Delay = 0.00>
ST_3 : Operation 46 [1/1] (0.00ns)   --->   "%zext_ln25_1 = zext i11 %or_ln1" [PFN.cpp:25]   --->   Operation 46 'zext' 'zext_ln25_1' <Predicate = (icmp_ln24)> <Delay = 0.00>
ST_3 : Operation 47 [1/1] (1.17ns)   --->   "%shl_ln25 = shl i2032 255, i2032 %zext_ln25_1" [PFN.cpp:25]   --->   Operation 47 'shl' 'shl_ln25' <Predicate = (icmp_ln24)> <Delay = 1.17> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.17> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 48 [1/1] (0.00ns)   --->   "%zext_ln25_2 = zext i2032 %shl_ln25" [PFN.cpp:25]   --->   Operation 48 'zext' 'zext_ln25_2' <Predicate = (icmp_ln24)> <Delay = 0.00>
ST_3 : Operation 49 [1/1] (0.00ns)   --->   "%zext_ln25_3 = zext i8 %x" [PFN.cpp:25]   --->   Operation 49 'zext' 'zext_ln25_3' <Predicate = (icmp_ln24)> <Delay = 0.00>
ST_3 : Operation 50 [1/1] (1.17ns)   --->   "%shl_ln25_1 = shl i2032 %zext_ln25_3, i2032 %zext_ln25_1" [PFN.cpp:25]   --->   Operation 50 'shl' 'shl_ln25_1' <Predicate = (icmp_ln24)> <Delay = 1.17> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.17> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 51 [1/1] (0.00ns)   --->   "%or_ln25_1 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i6.i5, i6 %trunc_ln25, i5 16" [PFN.cpp:25]   --->   Operation 51 'bitconcatenate' 'or_ln25_1' <Predicate = (icmp_ln24)> <Delay = 0.00>
ST_3 : Operation 52 [1/1] (0.00ns)   --->   "%zext_ln25_4 = zext i11 %or_ln25_1" [PFN.cpp:25]   --->   Operation 52 'zext' 'zext_ln25_4' <Predicate = (icmp_ln24)> <Delay = 0.00>
ST_3 : Operation 53 [1/1] (1.17ns)   --->   "%shl_ln25_2 = shl i2040 255, i2040 %zext_ln25_4" [PFN.cpp:25]   --->   Operation 53 'shl' 'shl_ln25_2' <Predicate = (icmp_ln24)> <Delay = 1.17> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.17> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 54 [1/1] (0.00ns)   --->   "%zext_ln25_5 = zext i2040 %shl_ln25_2" [PFN.cpp:25]   --->   Operation 54 'zext' 'zext_ln25_5' <Predicate = (icmp_ln24)> <Delay = 0.00>
ST_3 : Operation 55 [1/1] (0.00ns)   --->   "%zext_ln25_6 = zext i8 %y" [PFN.cpp:25]   --->   Operation 55 'zext' 'zext_ln25_6' <Predicate = (icmp_ln24)> <Delay = 0.00>
ST_3 : Operation 56 [1/1] (1.17ns)   --->   "%shl_ln25_3 = shl i2040 %zext_ln25_6, i2040 %zext_ln25_4" [PFN.cpp:25]   --->   Operation 56 'shl' 'shl_ln25_3' <Predicate = (icmp_ln24)> <Delay = 1.17> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.17> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 57 [1/1] (0.00ns)   --->   "%or_ln25_2 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i6.i5, i6 %trunc_ln25, i5 24" [PFN.cpp:25]   --->   Operation 57 'bitconcatenate' 'or_ln25_2' <Predicate = (icmp_ln24)> <Delay = 0.00>
ST_3 : Operation 58 [1/1] (0.00ns)   --->   "%zext_ln25_9 = zext i11 %or_ln25_2" [PFN.cpp:25]   --->   Operation 58 'zext' 'zext_ln25_9' <Predicate = (icmp_ln24)> <Delay = 0.00>
ST_3 : Operation 59 [1/1] (1.17ns)   --->   "%shl_ln25_4 = shl i2048 255, i2048 %zext_ln25_9" [PFN.cpp:25]   --->   Operation 59 'shl' 'shl_ln25_4' <Predicate = (icmp_ln24)> <Delay = 1.17> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.17> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 60 [1/1] (0.00ns)   --->   "%zext_ln25_10 = zext i2048 %shl_ln25_4" [PFN.cpp:25]   --->   Operation 60 'zext' 'zext_ln25_10' <Predicate = (icmp_ln24)> <Delay = 0.00>
ST_3 : Operation 61 [1/1] (0.00ns)   --->   "%zext_ln25_11 = zext i8 %lshr_ln" [PFN.cpp:25]   --->   Operation 61 'zext' 'zext_ln25_11' <Predicate = (icmp_ln24)> <Delay = 0.00>
ST_3 : Operation 62 [1/1] (1.17ns)   --->   "%shl_ln25_5 = shl i2048 %zext_ln25_11, i2048 %zext_ln25_9" [PFN.cpp:25]   --->   Operation 62 'shl' 'shl_ln25_5' <Predicate = (icmp_ln24)> <Delay = 1.17> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.17> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 63 [1/1] (1.33ns)   --->   "%add_ln25 = add i12 %zext_ln25, i12 32" [PFN.cpp:25]   --->   Operation 63 'add' 'add_ln25' <Predicate = (icmp_ln24)> <Delay = 1.33> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.33> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 64 [1/1] (0.00ns)   --->   "%zext_ln25_7 = zext i12 %add_ln25" [PFN.cpp:25]   --->   Operation 64 'zext' 'zext_ln25_7' <Predicate = (icmp_ln24)> <Delay = 0.00>
ST_3 : Operation 65 [1/1] (1.19ns)   --->   "%shl_ln25_6 = shl i2056 255, i2056 %zext_ln25_7" [PFN.cpp:25]   --->   Operation 65 'shl' 'shl_ln25_6' <Predicate = (icmp_ln24)> <Delay = 1.19> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.19> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 66 [1/1] (0.00ns)   --->   "%zext_ln25_8 = zext i8 %lshr_ln25_1" [PFN.cpp:25]   --->   Operation 66 'zext' 'zext_ln25_8' <Predicate = (icmp_ln24)> <Delay = 0.00>
ST_3 : Operation 67 [1/1] (1.19ns)   --->   "%shl_ln25_7 = shl i2056 %zext_ln25_8, i2056 %zext_ln25_7" [PFN.cpp:25]   --->   Operation 67 'shl' 'shl_ln25_7' <Predicate = (icmp_ln24)> <Delay = 1.19> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.19> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 68 [1/1] (1.28ns)   --->   "%add_ln26 = add i8 %c, i8 1" [PFN.cpp:26]   --->   Operation 68 'add' 'add_ln26' <Predicate = (icmp_ln24)> <Delay = 1.28> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.28> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 69 [1/1] (0.48ns)   --->   "%xor_ln26 = xor i2033 %zext_ln25_2, i2033 986236757547332986472011617696226561292849812918563355472727826767720188564083584387121625107510786855734801053524719833194566624465665316622563244215340671405971599343902468620306327831715457360719532421388780770165778156818229863337344187575566725786793391480600129482653072861971002459947277805295727097226389568776499707662505334062639449916265137796823793276300221537201727072401742985542559596685092673521228140822200236743113743661549252453726123450722876929538747702356573783116366629850199080495560991841329893037292397105499226019760899853193278062243717512000415180826369586332768194383418384126574591" [PFN.cpp:26]   --->   Operation 69 'xor' 'xor_ln26' <Predicate = (icmp_ln24)> <Delay = 0.48> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 70 [1/1] (0.00ns)   --->   "%sext_ln26 = sext i2033 %xor_ln26" [PFN.cpp:26]   --->   Operation 70 'sext' 'sext_ln26' <Predicate = (icmp_ln24)> <Delay = 0.00>
ST_3 : Operation 71 [1/1] (0.00ns) (grouped into LUT with out node or_ln26_5)   --->   "%trunc_ln26 = trunc i2033 %xor_ln26" [PFN.cpp:26]   --->   Operation 71 'trunc' 'trunc_ln26' <Predicate = (icmp_ln24)> <Delay = 0.00>
ST_3 : Operation 72 [1/1] (0.00ns) (grouped into LUT with out node or_ln26_5)   --->   "%trunc_ln26_1 = trunc i2056 %pseudoimage_load" [PFN.cpp:26]   --->   Operation 72 'trunc' 'trunc_ln26_1' <Predicate = (icmp_ln24)> <Delay = 0.00>
ST_3 : Operation 73 [1/1] (0.49ns)   --->   "%and_ln26 = and i2056 %pseudoimage_load, i2056 %sext_ln26" [PFN.cpp:26]   --->   Operation 73 'and' 'and_ln26' <Predicate = (icmp_ln24)> <Delay = 0.49> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 74 [1/1] (0.00ns) (grouped into LUT with out node or_ln26_5)   --->   "%and_ln26_4 = and i2032 %trunc_ln26_1, i2032 %trunc_ln26" [PFN.cpp:26]   --->   Operation 74 'and' 'and_ln26_4' <Predicate = (icmp_ln24)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 75 [1/1] (0.48ns) (out node of the LUT)   --->   "%or_ln26_5 = or i2032 %and_ln26_4, i2032 %shl_ln25_1" [PFN.cpp:26]   --->   Operation 75 'or' 'or_ln26_5' <Predicate = (icmp_ln24)> <Delay = 0.48> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 76 [1/1] (0.00ns)   --->   "%tmp_1 = partselect i24 @_ssdm_op_PartSelect.i24.i2056.i32.i32, i2056 %and_ln26, i32 2032, i32 2055" [PFN.cpp:26]   --->   Operation 76 'partselect' 'tmp_1' <Predicate = (icmp_ln24)> <Delay = 0.00>
ST_3 : Operation 77 [1/1] (0.00ns) (grouped into LUT with out node or_ln26)   --->   "%tmp_2 = partselect i8 @_ssdm_op_PartSelect.i8.i2056.i32.i32, i2056 %and_ln26, i32 2032, i32 2039" [PFN.cpp:26]   --->   Operation 77 'partselect' 'tmp_2' <Predicate = (icmp_ln24)> <Delay = 0.00>
ST_3 : Operation 78 [1/1] (0.00ns)   --->   "%or_ln = bitconcatenate i2056 @_ssdm_op_BitConcatenate.i2056.i24.i2032, i24 %tmp_1, i2032 %or_ln26_5" [PFN.cpp:26]   --->   Operation 78 'bitconcatenate' 'or_ln' <Predicate = (icmp_ln24)> <Delay = 0.00>
ST_3 : Operation 79 [1/1] (0.48ns)   --->   "%xor_ln26_1 = xor i2041 %zext_ln25_5, i2041 252476609932117244536834974130233999690969552107152219001018323652536368272405397603103136027522761435068109069702328277297809055863210321055376190519127211879928729432039031966798419924919157084344200299875527877162439208145466845014360112019345081801419108219033633147559186652664576629746503118155706136889955729606783925161601365520035699178563875275986891078732856713523642130534846204298895256751383724421434404050483260606237118377356608628153887603385056493961919411803282888477789857241650964606863613911380452617546853659007801861058790362417479183934391683072106286291550614101188657762155106336403095551" [PFN.cpp:26]   --->   Operation 79 'xor' 'xor_ln26_1' <Predicate = (icmp_ln24)> <Delay = 0.48> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 80 [1/1] (0.00ns)   --->   "%sext_ln26_1 = sext i2041 %xor_ln26_1" [PFN.cpp:26]   --->   Operation 80 'sext' 'sext_ln26_1' <Predicate = (icmp_ln24)> <Delay = 0.00>
ST_3 : Operation 81 [1/1] (0.00ns) (grouped into LUT with out node or_ln26)   --->   "%trunc_ln26_2 = trunc i2041 %xor_ln26_1" [PFN.cpp:26]   --->   Operation 81 'trunc' 'trunc_ln26_2' <Predicate = (icmp_ln24)> <Delay = 0.00>
ST_3 : Operation 82 [1/1] (0.00ns) (grouped into LUT with out node or_ln26)   --->   "%tmp_3 = bitconcatenate i2040 @_ssdm_op_BitConcatenate.i2040.i8.i2032, i8 %tmp_2, i2032 %or_ln26_5" [PFN.cpp:26]   --->   Operation 82 'bitconcatenate' 'tmp_3' <Predicate = (icmp_ln24)> <Delay = 0.00>
ST_3 : Operation 83 [1/1] (0.49ns)   --->   "%and_ln26_1 = and i2056 %or_ln, i2056 %sext_ln26_1" [PFN.cpp:26]   --->   Operation 83 'and' 'and_ln26_1' <Predicate = (icmp_ln24)> <Delay = 0.49> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 84 [1/1] (0.00ns) (grouped into LUT with out node or_ln26)   --->   "%and_ln26_5 = and i2040 %tmp_3, i2040 %trunc_ln26_2" [PFN.cpp:26]   --->   Operation 84 'and' 'and_ln26_5' <Predicate = (icmp_ln24)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 85 [1/1] (0.48ns) (out node of the LUT)   --->   "%or_ln26 = or i2040 %and_ln26_5, i2040 %shl_ln25_3" [PFN.cpp:26]   --->   Operation 85 'or' 'or_ln26' <Predicate = (icmp_ln24)> <Delay = 0.48> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 86 [1/1] (0.00ns) (grouped into LUT with out node or_ln26_3)   --->   "%tmp_4 = partselect i16 @_ssdm_op_PartSelect.i16.i2056.i32.i32, i2056 %and_ln26_1, i32 2040, i32 2055" [PFN.cpp:26]   --->   Operation 86 'partselect' 'tmp_4' <Predicate = (icmp_ln24)> <Delay = 0.00>
ST_3 : Operation 87 [1/1] (0.00ns) (grouped into LUT with out node or_ln26_3)   --->   "%tmp_5 = partselect i8 @_ssdm_op_PartSelect.i8.i2056.i32.i32, i2056 %and_ln26_1, i32 2040, i32 2047" [PFN.cpp:26]   --->   Operation 87 'partselect' 'tmp_5' <Predicate = (icmp_ln24)> <Delay = 0.00>
ST_3 : Operation 88 [1/1] (0.00ns) (grouped into LUT with out node or_ln26_3)   --->   "%or_ln26_1 = bitconcatenate i2056 @_ssdm_op_BitConcatenate.i2056.i16.i2040, i16 %tmp_4, i2040 %or_ln26" [PFN.cpp:26]   --->   Operation 88 'bitconcatenate' 'or_ln26_1' <Predicate = (icmp_ln24)> <Delay = 0.00>
ST_3 : Operation 89 [1/1] (0.48ns)   --->   "%xor_ln26_2 = xor i2049 %zext_ln25_10, i2049 64634012142622014601429753377339903920888205339430968064260690855049310277735781786394402823045826927377435921843796038988239118300981842190176304772896566241261754734601992183500395500779304213592115276768135136553584437285239512323676188676952340941163291704072610085775151783082131617215104798247860771043828666779336684841369949573129138989712352070652644116155611318662052385416920628300517185728354233451887207436923714715196702304603291808807395226466574462454251369421640419450314203453862646939357085161313395870091994536705997276431050332778874671087204270866459209290636957209904296387111707222119192461056" [PFN.cpp:26]   --->   Operation 89 'xor' 'xor_ln26_2' <Predicate = (icmp_ln24)> <Delay = 0.48> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 90 [1/1] (0.00ns) (grouped into LUT with out node or_ln26_3)   --->   "%sext_ln26_2 = sext i2049 %xor_ln26_2" [PFN.cpp:26]   --->   Operation 90 'sext' 'sext_ln26_2' <Predicate = (icmp_ln24)> <Delay = 0.00>
ST_3 : Operation 91 [1/1] (0.00ns) (grouped into LUT with out node or_ln26_3)   --->   "%trunc_ln26_3 = trunc i2049 %xor_ln26_2" [PFN.cpp:26]   --->   Operation 91 'trunc' 'trunc_ln26_3' <Predicate = (icmp_ln24)> <Delay = 0.00>
ST_3 : Operation 92 [1/1] (0.00ns) (grouped into LUT with out node or_ln26_3)   --->   "%tmp_6 = bitconcatenate i2048 @_ssdm_op_BitConcatenate.i2048.i8.i2040, i8 %tmp_5, i2040 %or_ln26" [PFN.cpp:26]   --->   Operation 92 'bitconcatenate' 'tmp_6' <Predicate = (icmp_ln24)> <Delay = 0.00>
ST_3 : Operation 93 [1/1] (0.00ns) (grouped into LUT with out node or_ln26_3)   --->   "%and_ln26_2 = and i2056 %or_ln26_1, i2056 %sext_ln26_2" [PFN.cpp:26]   --->   Operation 93 'and' 'and_ln26_2' <Predicate = (icmp_ln24)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 94 [1/1] (0.00ns) (grouped into LUT with out node or_ln26_3)   --->   "%and_ln26_6 = and i2048 %tmp_6, i2048 %trunc_ln26_3" [PFN.cpp:26]   --->   Operation 94 'and' 'and_ln26_6' <Predicate = (icmp_ln24)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 95 [1/1] (0.00ns) (grouped into LUT with out node or_ln26_3)   --->   "%or_ln26_6 = or i2048 %and_ln26_6, i2048 %shl_ln25_5" [PFN.cpp:26]   --->   Operation 95 'or' 'or_ln26_6' <Predicate = (icmp_ln24)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 96 [1/1] (0.00ns) (grouped into LUT with out node or_ln26_3)   --->   "%tmp_7 = partselect i8 @_ssdm_op_PartSelect.i8.i2056.i32.i32, i2056 %and_ln26_2, i32 2048, i32 2055" [PFN.cpp:26]   --->   Operation 96 'partselect' 'tmp_7' <Predicate = (icmp_ln24)> <Delay = 0.00>
ST_3 : Operation 97 [1/1] (0.00ns) (grouped into LUT with out node or_ln26_3)   --->   "%or_ln26_2 = bitconcatenate i2056 @_ssdm_op_BitConcatenate.i2056.i8.i2048, i8 %tmp_7, i2048 %or_ln26_6" [PFN.cpp:26]   --->   Operation 97 'bitconcatenate' 'or_ln26_2' <Predicate = (icmp_ln24)> <Delay = 0.00>
ST_3 : Operation 98 [1/1] (0.00ns) (grouped into LUT with out node or_ln26_3)   --->   "%xor_ln26_3 = xor i2056 %shl_ln25_6, i2056 8273153554255617868983008432299507701873690283447163912225368429446311715550180068658483561349865846704311797996005892990494607142525675800342567010930760478881504606029054999488050624099750939339790755426321297478858807972510657577430552150649899640468901338121294090979219428234512847003533414175726178693610069347755095659695353545360529790683181065043538446867918248788742705333365840422466199773229341881841562551926235483545177894989221351527346588987721531194144175285969973689640218042094418808237706900648114671371775300698367651383174442595695957899162146670906778789201530522867749937550298524431256635047680" [PFN.cpp:26]   --->   Operation 98 'xor' 'xor_ln26_3' <Predicate = (icmp_ln24)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 99 [1/1] (0.00ns) (grouped into LUT with out node or_ln26_3)   --->   "%and_ln26_3 = and i2056 %or_ln26_2, i2056 %xor_ln26_3" [PFN.cpp:26]   --->   Operation 99 'and' 'and_ln26_3' <Predicate = (icmp_ln24)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 100 [1/1] (0.49ns) (out node of the LUT)   --->   "%or_ln26_3 = or i2056 %and_ln26_3, i2056 %shl_ln25_7" [PFN.cpp:26]   --->   Operation 100 'or' 'or_ln26_3' <Predicate = (icmp_ln24)> <Delay = 0.49> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 101 [1/1] (0.00ns)   --->   "%tmp_s = partselect i2048 @_ssdm_op_PartSelect.i2048.i2056.i32.i32, i2056 %or_ln26_3, i32 8, i32 2055" [PFN.cpp:26]   --->   Operation 101 'partselect' 'tmp_s' <Predicate = (icmp_ln24)> <Delay = 0.00>
ST_3 : Operation 102 [1/1] (0.00ns)   --->   "%or_ln26_4 = bitconcatenate i2056 @_ssdm_op_BitConcatenate.i2056.i2048.i8, i2048 %tmp_s, i8 %add_ln26" [PFN.cpp:26]   --->   Operation 102 'bitconcatenate' 'or_ln26_4' <Predicate = (icmp_ln24)> <Delay = 0.00>
ST_3 : Operation 103 [1/1] ( I:0.00ns O:0.00ns )   --->   "%store_ln26 = store i2056 %or_ln26_4, i14 %pseudoimage_addr" [PFN.cpp:26]   --->   Operation 103 'store' 'store_ln26' <Predicate = (icmp_ln24)> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 2056> <Depth = 16384> <RAM>
ST_3 : Operation 104 [1/1] (0.00ns)   --->   "%br_ln27 = br void %for.inc" [PFN.cpp:27]   --->   Operation 104 'br' 'br_ln27' <Predicate = (icmp_ln24)> <Delay = 0.00>
ST_3 : Operation 105 [1/1] (0.53ns)   --->   "%ret_ln29 = ret" [PFN.cpp:29]   --->   Operation 105 'ret' 'ret_ln29' <Predicate = (icmp_ln19)> <Delay = 0.53>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ pointcloud]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ pseudoimage]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[23]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
i                      (alloca           ) [ 0100]
spectopmodule_ln18     (spectopmodule    ) [ 0000]
specinterface_ln0      (specinterface    ) [ 0000]
specbitsmap_ln0        (specbitsmap      ) [ 0000]
specinterface_ln0      (specinterface    ) [ 0000]
specbitsmap_ln0        (specbitsmap      ) [ 0000]
store_ln19             (store            ) [ 0000]
br_ln19                (br               ) [ 0000]
i_1                    (load             ) [ 0000]
zext_ln19              (zext             ) [ 0000]
pointcloud_addr        (getelementptr    ) [ 0010]
i_3                    (add              ) [ 0000]
icmp_ln19              (icmp             ) [ 0111]
store_ln19             (store            ) [ 0000]
br_ln19                (br               ) [ 0000]
pointcloud_load        (load             ) [ 0101]
x                      (trunc            ) [ 0101]
trunc_ln20_1           (trunc            ) [ 0000]
y                      (partselect       ) [ 0101]
tmp_8                  (bitconcatenate   ) [ 0000]
zext_ln23              (zext             ) [ 0000]
add_ln23               (add              ) [ 0000]
zext_ln23_1            (zext             ) [ 0000]
pseudoimage_addr       (getelementptr    ) [ 0101]
specpipeline_ln19      (specpipeline     ) [ 0000]
speclooptripcount_ln19 (speclooptripcount) [ 0000]
specloopname_ln19      (specloopname     ) [ 0000]
pseudoimage_load       (load             ) [ 0000]
c                      (trunc            ) [ 0000]
tmp                    (partselect       ) [ 0000]
icmp_ln24              (icmp             ) [ 0101]
br_ln24                (br               ) [ 0000]
lshr_ln                (partselect       ) [ 0000]
lshr_ln25_1            (partselect       ) [ 0000]
trunc_ln25             (trunc            ) [ 0000]
shl_ln                 (bitconcatenate   ) [ 0000]
zext_ln25              (zext             ) [ 0000]
or_ln1                 (bitconcatenate   ) [ 0000]
zext_ln25_1            (zext             ) [ 0000]
shl_ln25               (shl              ) [ 0000]
zext_ln25_2            (zext             ) [ 0000]
zext_ln25_3            (zext             ) [ 0000]
shl_ln25_1             (shl              ) [ 0000]
or_ln25_1              (bitconcatenate   ) [ 0000]
zext_ln25_4            (zext             ) [ 0000]
shl_ln25_2             (shl              ) [ 0000]
zext_ln25_5            (zext             ) [ 0000]
zext_ln25_6            (zext             ) [ 0000]
shl_ln25_3             (shl              ) [ 0000]
or_ln25_2              (bitconcatenate   ) [ 0000]
zext_ln25_9            (zext             ) [ 0000]
shl_ln25_4             (shl              ) [ 0000]
zext_ln25_10           (zext             ) [ 0000]
zext_ln25_11           (zext             ) [ 0000]
shl_ln25_5             (shl              ) [ 0000]
add_ln25               (add              ) [ 0000]
zext_ln25_7            (zext             ) [ 0000]
shl_ln25_6             (shl              ) [ 0000]
zext_ln25_8            (zext             ) [ 0000]
shl_ln25_7             (shl              ) [ 0000]
add_ln26               (add              ) [ 0000]
xor_ln26               (xor              ) [ 0000]
sext_ln26              (sext             ) [ 0000]
trunc_ln26             (trunc            ) [ 0000]
trunc_ln26_1           (trunc            ) [ 0000]
and_ln26               (and              ) [ 0000]
and_ln26_4             (and              ) [ 0000]
or_ln26_5              (or               ) [ 0000]
tmp_1                  (partselect       ) [ 0000]
tmp_2                  (partselect       ) [ 0000]
or_ln                  (bitconcatenate   ) [ 0000]
xor_ln26_1             (xor              ) [ 0000]
sext_ln26_1            (sext             ) [ 0000]
trunc_ln26_2           (trunc            ) [ 0000]
tmp_3                  (bitconcatenate   ) [ 0000]
and_ln26_1             (and              ) [ 0000]
and_ln26_5             (and              ) [ 0000]
or_ln26                (or               ) [ 0000]
tmp_4                  (partselect       ) [ 0000]
tmp_5                  (partselect       ) [ 0000]
or_ln26_1              (bitconcatenate   ) [ 0000]
xor_ln26_2             (xor              ) [ 0000]
sext_ln26_2            (sext             ) [ 0000]
trunc_ln26_3           (trunc            ) [ 0000]
tmp_6                  (bitconcatenate   ) [ 0000]
and_ln26_2             (and              ) [ 0000]
and_ln26_6             (and              ) [ 0000]
or_ln26_6              (or               ) [ 0000]
tmp_7                  (partselect       ) [ 0000]
or_ln26_2              (bitconcatenate   ) [ 0000]
xor_ln26_3             (xor              ) [ 0000]
and_ln26_3             (and              ) [ 0000]
or_ln26_3              (or               ) [ 0000]
tmp_s                  (partselect       ) [ 0000]
or_ln26_4              (bitconcatenate   ) [ 0000]
store_ln26             (store            ) [ 0000]
br_ln27                (br               ) [ 0000]
ret_ln29               (ret              ) [ 0000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="pointcloud">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pointcloud"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="pseudoimage">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pseudoimage"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i14.i7.i7"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i2.i2056.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i11.i6.i5"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i24.i2056.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i2056.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i2056.i24.i2032"/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i2040.i8.i2032"/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i16.i2056.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i2056.i16.i2040"/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i2048.i8.i2040"/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i2056.i8.i2048"/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i2048.i2056.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="126" class="1001" name="const_126">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i2056.i2048.i8"/></StgValue>
</bind>
</comp>

<comp id="128" class="1004" name="i_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="1" slack="0"/>
<pin id="130" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="132" class="1004" name="pointcloud_addr_gep_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="32" slack="0"/>
<pin id="134" dir="0" index="1" bw="1" slack="0"/>
<pin id="135" dir="0" index="2" bw="10" slack="0"/>
<pin id="136" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="pointcloud_addr/1 "/>
</bind>
</comp>

<comp id="139" class="1004" name="grp_access_fu_139">
<pin_list>
<pin id="140" dir="0" index="0" bw="10" slack="0"/>
<pin id="141" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="142" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="143" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="pointcloud_load/1 "/>
</bind>
</comp>

<comp id="145" class="1004" name="pseudoimage_addr_gep_fu_145">
<pin_list>
<pin id="146" dir="0" index="0" bw="2056" slack="0"/>
<pin id="147" dir="0" index="1" bw="1" slack="0"/>
<pin id="148" dir="0" index="2" bw="14" slack="0"/>
<pin id="149" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="pseudoimage_addr/2 "/>
</bind>
</comp>

<comp id="152" class="1004" name="grp_access_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="14" slack="0"/>
<pin id="154" dir="0" index="1" bw="2056" slack="0"/>
<pin id="155" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="156" dir="1" index="3" bw="2056" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="pseudoimage_load/2 store_ln26/3 "/>
</bind>
</comp>

<comp id="158" class="1004" name="store_ln19_store_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="1" slack="0"/>
<pin id="160" dir="0" index="1" bw="10" slack="0"/>
<pin id="161" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln19/1 "/>
</bind>
</comp>

<comp id="163" class="1004" name="i_1_load_fu_163">
<pin_list>
<pin id="164" dir="0" index="0" bw="10" slack="0"/>
<pin id="165" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_1/1 "/>
</bind>
</comp>

<comp id="166" class="1004" name="zext_ln19_fu_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="10" slack="0"/>
<pin id="168" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln19/1 "/>
</bind>
</comp>

<comp id="171" class="1004" name="i_3_fu_171">
<pin_list>
<pin id="172" dir="0" index="0" bw="10" slack="0"/>
<pin id="173" dir="0" index="1" bw="1" slack="0"/>
<pin id="174" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_3/1 "/>
</bind>
</comp>

<comp id="177" class="1004" name="icmp_ln19_fu_177">
<pin_list>
<pin id="178" dir="0" index="0" bw="10" slack="0"/>
<pin id="179" dir="0" index="1" bw="6" slack="0"/>
<pin id="180" dir="1" index="2" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln19/1 "/>
</bind>
</comp>

<comp id="183" class="1004" name="store_ln19_store_fu_183">
<pin_list>
<pin id="184" dir="0" index="0" bw="10" slack="0"/>
<pin id="185" dir="0" index="1" bw="10" slack="0"/>
<pin id="186" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln19/1 "/>
</bind>
</comp>

<comp id="188" class="1004" name="x_fu_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="32" slack="0"/>
<pin id="190" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="x/2 "/>
</bind>
</comp>

<comp id="192" class="1004" name="trunc_ln20_1_fu_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="32" slack="0"/>
<pin id="194" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln20_1/2 "/>
</bind>
</comp>

<comp id="196" class="1004" name="y_fu_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="8" slack="0"/>
<pin id="198" dir="0" index="1" bw="32" slack="0"/>
<pin id="199" dir="0" index="2" bw="5" slack="0"/>
<pin id="200" dir="0" index="3" bw="5" slack="0"/>
<pin id="201" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="y/2 "/>
</bind>
</comp>

<comp id="206" class="1004" name="tmp_8_fu_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="14" slack="0"/>
<pin id="208" dir="0" index="1" bw="7" slack="0"/>
<pin id="209" dir="0" index="2" bw="1" slack="0"/>
<pin id="210" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_8/2 "/>
</bind>
</comp>

<comp id="214" class="1004" name="zext_ln23_fu_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="8" slack="0"/>
<pin id="216" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln23/2 "/>
</bind>
</comp>

<comp id="218" class="1004" name="add_ln23_fu_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="14" slack="0"/>
<pin id="220" dir="0" index="1" bw="8" slack="0"/>
<pin id="221" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln23/2 "/>
</bind>
</comp>

<comp id="224" class="1004" name="zext_ln23_1_fu_224">
<pin_list>
<pin id="225" dir="0" index="0" bw="14" slack="0"/>
<pin id="226" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln23_1/2 "/>
</bind>
</comp>

<comp id="229" class="1004" name="c_fu_229">
<pin_list>
<pin id="230" dir="0" index="0" bw="2056" slack="0"/>
<pin id="231" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="c/3 "/>
</bind>
</comp>

<comp id="233" class="1004" name="tmp_fu_233">
<pin_list>
<pin id="234" dir="0" index="0" bw="2" slack="0"/>
<pin id="235" dir="0" index="1" bw="2056" slack="0"/>
<pin id="236" dir="0" index="2" bw="4" slack="0"/>
<pin id="237" dir="0" index="3" bw="4" slack="0"/>
<pin id="238" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp/3 "/>
</bind>
</comp>

<comp id="243" class="1004" name="icmp_ln24_fu_243">
<pin_list>
<pin id="244" dir="0" index="0" bw="2" slack="0"/>
<pin id="245" dir="0" index="1" bw="1" slack="0"/>
<pin id="246" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln24/3 "/>
</bind>
</comp>

<comp id="249" class="1004" name="lshr_ln_fu_249">
<pin_list>
<pin id="250" dir="0" index="0" bw="8" slack="0"/>
<pin id="251" dir="0" index="1" bw="32" slack="1"/>
<pin id="252" dir="0" index="2" bw="6" slack="0"/>
<pin id="253" dir="0" index="3" bw="6" slack="0"/>
<pin id="254" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="lshr_ln/3 "/>
</bind>
</comp>

<comp id="258" class="1004" name="lshr_ln25_1_fu_258">
<pin_list>
<pin id="259" dir="0" index="0" bw="8" slack="0"/>
<pin id="260" dir="0" index="1" bw="32" slack="1"/>
<pin id="261" dir="0" index="2" bw="6" slack="0"/>
<pin id="262" dir="0" index="3" bw="6" slack="0"/>
<pin id="263" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="lshr_ln25_1/3 "/>
</bind>
</comp>

<comp id="267" class="1004" name="trunc_ln25_fu_267">
<pin_list>
<pin id="268" dir="0" index="0" bw="2056" slack="0"/>
<pin id="269" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln25/3 "/>
</bind>
</comp>

<comp id="271" class="1004" name="shl_ln_fu_271">
<pin_list>
<pin id="272" dir="0" index="0" bw="11" slack="0"/>
<pin id="273" dir="0" index="1" bw="6" slack="0"/>
<pin id="274" dir="0" index="2" bw="1" slack="0"/>
<pin id="275" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln/3 "/>
</bind>
</comp>

<comp id="279" class="1004" name="zext_ln25_fu_279">
<pin_list>
<pin id="280" dir="0" index="0" bw="11" slack="0"/>
<pin id="281" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln25/3 "/>
</bind>
</comp>

<comp id="283" class="1004" name="or_ln1_fu_283">
<pin_list>
<pin id="284" dir="0" index="0" bw="11" slack="0"/>
<pin id="285" dir="0" index="1" bw="6" slack="0"/>
<pin id="286" dir="0" index="2" bw="5" slack="0"/>
<pin id="287" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="or_ln1/3 "/>
</bind>
</comp>

<comp id="291" class="1004" name="zext_ln25_1_fu_291">
<pin_list>
<pin id="292" dir="0" index="0" bw="11" slack="0"/>
<pin id="293" dir="1" index="1" bw="2032" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln25_1/3 "/>
</bind>
</comp>

<comp id="295" class="1004" name="shl_ln25_fu_295">
<pin_list>
<pin id="296" dir="0" index="0" bw="9" slack="0"/>
<pin id="297" dir="0" index="1" bw="11" slack="0"/>
<pin id="298" dir="1" index="2" bw="2032" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln25/3 "/>
</bind>
</comp>

<comp id="301" class="1004" name="zext_ln25_2_fu_301">
<pin_list>
<pin id="302" dir="0" index="0" bw="2032" slack="0"/>
<pin id="303" dir="1" index="1" bw="2033" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln25_2/3 "/>
</bind>
</comp>

<comp id="305" class="1004" name="zext_ln25_3_fu_305">
<pin_list>
<pin id="306" dir="0" index="0" bw="8" slack="1"/>
<pin id="307" dir="1" index="1" bw="2032" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln25_3/3 "/>
</bind>
</comp>

<comp id="308" class="1004" name="shl_ln25_1_fu_308">
<pin_list>
<pin id="309" dir="0" index="0" bw="8" slack="0"/>
<pin id="310" dir="0" index="1" bw="11" slack="0"/>
<pin id="311" dir="1" index="2" bw="2032" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln25_1/3 "/>
</bind>
</comp>

<comp id="314" class="1004" name="or_ln25_1_fu_314">
<pin_list>
<pin id="315" dir="0" index="0" bw="11" slack="0"/>
<pin id="316" dir="0" index="1" bw="6" slack="0"/>
<pin id="317" dir="0" index="2" bw="5" slack="0"/>
<pin id="318" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="or_ln25_1/3 "/>
</bind>
</comp>

<comp id="322" class="1004" name="zext_ln25_4_fu_322">
<pin_list>
<pin id="323" dir="0" index="0" bw="11" slack="0"/>
<pin id="324" dir="1" index="1" bw="2040" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln25_4/3 "/>
</bind>
</comp>

<comp id="326" class="1004" name="shl_ln25_2_fu_326">
<pin_list>
<pin id="327" dir="0" index="0" bw="9" slack="0"/>
<pin id="328" dir="0" index="1" bw="11" slack="0"/>
<pin id="329" dir="1" index="2" bw="2040" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln25_2/3 "/>
</bind>
</comp>

<comp id="332" class="1004" name="zext_ln25_5_fu_332">
<pin_list>
<pin id="333" dir="0" index="0" bw="2040" slack="0"/>
<pin id="334" dir="1" index="1" bw="2041" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln25_5/3 "/>
</bind>
</comp>

<comp id="336" class="1004" name="zext_ln25_6_fu_336">
<pin_list>
<pin id="337" dir="0" index="0" bw="8" slack="1"/>
<pin id="338" dir="1" index="1" bw="2040" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln25_6/3 "/>
</bind>
</comp>

<comp id="339" class="1004" name="shl_ln25_3_fu_339">
<pin_list>
<pin id="340" dir="0" index="0" bw="8" slack="0"/>
<pin id="341" dir="0" index="1" bw="11" slack="0"/>
<pin id="342" dir="1" index="2" bw="2040" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln25_3/3 "/>
</bind>
</comp>

<comp id="345" class="1004" name="or_ln25_2_fu_345">
<pin_list>
<pin id="346" dir="0" index="0" bw="11" slack="0"/>
<pin id="347" dir="0" index="1" bw="6" slack="0"/>
<pin id="348" dir="0" index="2" bw="4" slack="0"/>
<pin id="349" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="or_ln25_2/3 "/>
</bind>
</comp>

<comp id="353" class="1004" name="zext_ln25_9_fu_353">
<pin_list>
<pin id="354" dir="0" index="0" bw="11" slack="0"/>
<pin id="355" dir="1" index="1" bw="2048" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln25_9/3 "/>
</bind>
</comp>

<comp id="357" class="1004" name="shl_ln25_4_fu_357">
<pin_list>
<pin id="358" dir="0" index="0" bw="9" slack="0"/>
<pin id="359" dir="0" index="1" bw="11" slack="0"/>
<pin id="360" dir="1" index="2" bw="2048" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln25_4/3 "/>
</bind>
</comp>

<comp id="363" class="1004" name="zext_ln25_10_fu_363">
<pin_list>
<pin id="364" dir="0" index="0" bw="2048" slack="0"/>
<pin id="365" dir="1" index="1" bw="2049" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln25_10/3 "/>
</bind>
</comp>

<comp id="367" class="1004" name="zext_ln25_11_fu_367">
<pin_list>
<pin id="368" dir="0" index="0" bw="8" slack="0"/>
<pin id="369" dir="1" index="1" bw="2048" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln25_11/3 "/>
</bind>
</comp>

<comp id="371" class="1004" name="shl_ln25_5_fu_371">
<pin_list>
<pin id="372" dir="0" index="0" bw="8" slack="0"/>
<pin id="373" dir="0" index="1" bw="11" slack="0"/>
<pin id="374" dir="1" index="2" bw="2048" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln25_5/3 "/>
</bind>
</comp>

<comp id="377" class="1004" name="add_ln25_fu_377">
<pin_list>
<pin id="378" dir="0" index="0" bw="11" slack="0"/>
<pin id="379" dir="0" index="1" bw="7" slack="0"/>
<pin id="380" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln25/3 "/>
</bind>
</comp>

<comp id="383" class="1004" name="zext_ln25_7_fu_383">
<pin_list>
<pin id="384" dir="0" index="0" bw="12" slack="0"/>
<pin id="385" dir="1" index="1" bw="2056" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln25_7/3 "/>
</bind>
</comp>

<comp id="387" class="1004" name="shl_ln25_6_fu_387">
<pin_list>
<pin id="388" dir="0" index="0" bw="9" slack="0"/>
<pin id="389" dir="0" index="1" bw="12" slack="0"/>
<pin id="390" dir="1" index="2" bw="2056" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln25_6/3 "/>
</bind>
</comp>

<comp id="393" class="1004" name="zext_ln25_8_fu_393">
<pin_list>
<pin id="394" dir="0" index="0" bw="8" slack="0"/>
<pin id="395" dir="1" index="1" bw="2056" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln25_8/3 "/>
</bind>
</comp>

<comp id="397" class="1004" name="shl_ln25_7_fu_397">
<pin_list>
<pin id="398" dir="0" index="0" bw="8" slack="0"/>
<pin id="399" dir="0" index="1" bw="12" slack="0"/>
<pin id="400" dir="1" index="2" bw="2056" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln25_7/3 "/>
</bind>
</comp>

<comp id="403" class="1004" name="add_ln26_fu_403">
<pin_list>
<pin id="404" dir="0" index="0" bw="8" slack="0"/>
<pin id="405" dir="0" index="1" bw="1" slack="0"/>
<pin id="406" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln26/3 "/>
</bind>
</comp>

<comp id="409" class="1004" name="xor_ln26_fu_409">
<pin_list>
<pin id="410" dir="0" index="0" bw="2032" slack="0"/>
<pin id="411" dir="0" index="1" bw="1" slack="0"/>
<pin id="412" dir="1" index="2" bw="2033" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln26/3 "/>
</bind>
</comp>

<comp id="415" class="1004" name="sext_ln26_fu_415">
<pin_list>
<pin id="416" dir="0" index="0" bw="2033" slack="0"/>
<pin id="417" dir="1" index="1" bw="2056" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln26/3 "/>
</bind>
</comp>

<comp id="419" class="1004" name="trunc_ln26_fu_419">
<pin_list>
<pin id="420" dir="0" index="0" bw="2033" slack="0"/>
<pin id="421" dir="1" index="1" bw="2032" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln26/3 "/>
</bind>
</comp>

<comp id="423" class="1004" name="trunc_ln26_1_fu_423">
<pin_list>
<pin id="424" dir="0" index="0" bw="2056" slack="0"/>
<pin id="425" dir="1" index="1" bw="2032" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln26_1/3 "/>
</bind>
</comp>

<comp id="427" class="1004" name="and_ln26_fu_427">
<pin_list>
<pin id="428" dir="0" index="0" bw="2056" slack="0"/>
<pin id="429" dir="0" index="1" bw="2033" slack="0"/>
<pin id="430" dir="1" index="2" bw="2056" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln26/3 "/>
</bind>
</comp>

<comp id="433" class="1004" name="and_ln26_4_fu_433">
<pin_list>
<pin id="434" dir="0" index="0" bw="2032" slack="0"/>
<pin id="435" dir="0" index="1" bw="2032" slack="0"/>
<pin id="436" dir="1" index="2" bw="2032" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln26_4/3 "/>
</bind>
</comp>

<comp id="439" class="1004" name="or_ln26_5_fu_439">
<pin_list>
<pin id="440" dir="0" index="0" bw="2032" slack="0"/>
<pin id="441" dir="0" index="1" bw="2032" slack="0"/>
<pin id="442" dir="1" index="2" bw="2032" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln26_5/3 "/>
</bind>
</comp>

<comp id="445" class="1004" name="tmp_1_fu_445">
<pin_list>
<pin id="446" dir="0" index="0" bw="24" slack="0"/>
<pin id="447" dir="0" index="1" bw="2056" slack="0"/>
<pin id="448" dir="0" index="2" bw="12" slack="0"/>
<pin id="449" dir="0" index="3" bw="13" slack="0"/>
<pin id="450" dir="1" index="4" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_1/3 "/>
</bind>
</comp>

<comp id="455" class="1004" name="tmp_2_fu_455">
<pin_list>
<pin id="456" dir="0" index="0" bw="8" slack="0"/>
<pin id="457" dir="0" index="1" bw="2056" slack="0"/>
<pin id="458" dir="0" index="2" bw="12" slack="0"/>
<pin id="459" dir="0" index="3" bw="12" slack="0"/>
<pin id="460" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_2/3 "/>
</bind>
</comp>

<comp id="465" class="1004" name="or_ln_fu_465">
<pin_list>
<pin id="466" dir="0" index="0" bw="2056" slack="0"/>
<pin id="467" dir="0" index="1" bw="24" slack="0"/>
<pin id="468" dir="0" index="2" bw="2032" slack="0"/>
<pin id="469" dir="1" index="3" bw="2056" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="or_ln/3 "/>
</bind>
</comp>

<comp id="473" class="1004" name="xor_ln26_1_fu_473">
<pin_list>
<pin id="474" dir="0" index="0" bw="2040" slack="0"/>
<pin id="475" dir="0" index="1" bw="1" slack="0"/>
<pin id="476" dir="1" index="2" bw="2041" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln26_1/3 "/>
</bind>
</comp>

<comp id="479" class="1004" name="sext_ln26_1_fu_479">
<pin_list>
<pin id="480" dir="0" index="0" bw="2041" slack="0"/>
<pin id="481" dir="1" index="1" bw="2056" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln26_1/3 "/>
</bind>
</comp>

<comp id="483" class="1004" name="trunc_ln26_2_fu_483">
<pin_list>
<pin id="484" dir="0" index="0" bw="2041" slack="0"/>
<pin id="485" dir="1" index="1" bw="2040" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln26_2/3 "/>
</bind>
</comp>

<comp id="487" class="1004" name="tmp_3_fu_487">
<pin_list>
<pin id="488" dir="0" index="0" bw="2040" slack="0"/>
<pin id="489" dir="0" index="1" bw="8" slack="0"/>
<pin id="490" dir="0" index="2" bw="2032" slack="0"/>
<pin id="491" dir="1" index="3" bw="2040" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_3/3 "/>
</bind>
</comp>

<comp id="495" class="1004" name="and_ln26_1_fu_495">
<pin_list>
<pin id="496" dir="0" index="0" bw="2056" slack="0"/>
<pin id="497" dir="0" index="1" bw="2041" slack="0"/>
<pin id="498" dir="1" index="2" bw="2056" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln26_1/3 "/>
</bind>
</comp>

<comp id="501" class="1004" name="and_ln26_5_fu_501">
<pin_list>
<pin id="502" dir="0" index="0" bw="2040" slack="0"/>
<pin id="503" dir="0" index="1" bw="2040" slack="0"/>
<pin id="504" dir="1" index="2" bw="2040" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln26_5/3 "/>
</bind>
</comp>

<comp id="507" class="1004" name="or_ln26_fu_507">
<pin_list>
<pin id="508" dir="0" index="0" bw="2040" slack="0"/>
<pin id="509" dir="0" index="1" bw="2040" slack="0"/>
<pin id="510" dir="1" index="2" bw="2040" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln26/3 "/>
</bind>
</comp>

<comp id="513" class="1004" name="tmp_4_fu_513">
<pin_list>
<pin id="514" dir="0" index="0" bw="16" slack="0"/>
<pin id="515" dir="0" index="1" bw="2056" slack="0"/>
<pin id="516" dir="0" index="2" bw="12" slack="0"/>
<pin id="517" dir="0" index="3" bw="13" slack="0"/>
<pin id="518" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_4/3 "/>
</bind>
</comp>

<comp id="523" class="1004" name="tmp_5_fu_523">
<pin_list>
<pin id="524" dir="0" index="0" bw="8" slack="0"/>
<pin id="525" dir="0" index="1" bw="2056" slack="0"/>
<pin id="526" dir="0" index="2" bw="12" slack="0"/>
<pin id="527" dir="0" index="3" bw="12" slack="0"/>
<pin id="528" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_5/3 "/>
</bind>
</comp>

<comp id="533" class="1004" name="or_ln26_1_fu_533">
<pin_list>
<pin id="534" dir="0" index="0" bw="2056" slack="0"/>
<pin id="535" dir="0" index="1" bw="16" slack="0"/>
<pin id="536" dir="0" index="2" bw="2040" slack="0"/>
<pin id="537" dir="1" index="3" bw="2056" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="or_ln26_1/3 "/>
</bind>
</comp>

<comp id="541" class="1004" name="xor_ln26_2_fu_541">
<pin_list>
<pin id="542" dir="0" index="0" bw="2048" slack="0"/>
<pin id="543" dir="0" index="1" bw="9" slack="0"/>
<pin id="544" dir="1" index="2" bw="2049" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln26_2/3 "/>
</bind>
</comp>

<comp id="547" class="1004" name="sext_ln26_2_fu_547">
<pin_list>
<pin id="548" dir="0" index="0" bw="2049" slack="0"/>
<pin id="549" dir="1" index="1" bw="2056" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln26_2/3 "/>
</bind>
</comp>

<comp id="551" class="1004" name="trunc_ln26_3_fu_551">
<pin_list>
<pin id="552" dir="0" index="0" bw="2049" slack="0"/>
<pin id="553" dir="1" index="1" bw="2048" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln26_3/3 "/>
</bind>
</comp>

<comp id="555" class="1004" name="tmp_6_fu_555">
<pin_list>
<pin id="556" dir="0" index="0" bw="2048" slack="0"/>
<pin id="557" dir="0" index="1" bw="8" slack="0"/>
<pin id="558" dir="0" index="2" bw="2040" slack="0"/>
<pin id="559" dir="1" index="3" bw="2048" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_6/3 "/>
</bind>
</comp>

<comp id="563" class="1004" name="and_ln26_2_fu_563">
<pin_list>
<pin id="564" dir="0" index="0" bw="2056" slack="0"/>
<pin id="565" dir="0" index="1" bw="2049" slack="0"/>
<pin id="566" dir="1" index="2" bw="2056" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln26_2/3 "/>
</bind>
</comp>

<comp id="569" class="1004" name="and_ln26_6_fu_569">
<pin_list>
<pin id="570" dir="0" index="0" bw="2048" slack="0"/>
<pin id="571" dir="0" index="1" bw="2048" slack="0"/>
<pin id="572" dir="1" index="2" bw="2048" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln26_6/3 "/>
</bind>
</comp>

<comp id="575" class="1004" name="or_ln26_6_fu_575">
<pin_list>
<pin id="576" dir="0" index="0" bw="2048" slack="0"/>
<pin id="577" dir="0" index="1" bw="2048" slack="0"/>
<pin id="578" dir="1" index="2" bw="2048" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln26_6/3 "/>
</bind>
</comp>

<comp id="581" class="1004" name="tmp_7_fu_581">
<pin_list>
<pin id="582" dir="0" index="0" bw="8" slack="0"/>
<pin id="583" dir="0" index="1" bw="2056" slack="0"/>
<pin id="584" dir="0" index="2" bw="13" slack="0"/>
<pin id="585" dir="0" index="3" bw="13" slack="0"/>
<pin id="586" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_7/3 "/>
</bind>
</comp>

<comp id="591" class="1004" name="or_ln26_2_fu_591">
<pin_list>
<pin id="592" dir="0" index="0" bw="2056" slack="0"/>
<pin id="593" dir="0" index="1" bw="8" slack="0"/>
<pin id="594" dir="0" index="2" bw="2048" slack="0"/>
<pin id="595" dir="1" index="3" bw="2056" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="or_ln26_2/3 "/>
</bind>
</comp>

<comp id="599" class="1004" name="xor_ln26_3_fu_599">
<pin_list>
<pin id="600" dir="0" index="0" bw="2056" slack="0"/>
<pin id="601" dir="0" index="1" bw="9" slack="0"/>
<pin id="602" dir="1" index="2" bw="2056" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln26_3/3 "/>
</bind>
</comp>

<comp id="605" class="1004" name="and_ln26_3_fu_605">
<pin_list>
<pin id="606" dir="0" index="0" bw="2056" slack="0"/>
<pin id="607" dir="0" index="1" bw="2056" slack="0"/>
<pin id="608" dir="1" index="2" bw="2056" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln26_3/3 "/>
</bind>
</comp>

<comp id="611" class="1004" name="or_ln26_3_fu_611">
<pin_list>
<pin id="612" dir="0" index="0" bw="2056" slack="0"/>
<pin id="613" dir="0" index="1" bw="2056" slack="0"/>
<pin id="614" dir="1" index="2" bw="2056" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln26_3/3 "/>
</bind>
</comp>

<comp id="617" class="1004" name="tmp_s_fu_617">
<pin_list>
<pin id="618" dir="0" index="0" bw="2048" slack="0"/>
<pin id="619" dir="0" index="1" bw="2056" slack="0"/>
<pin id="620" dir="0" index="2" bw="5" slack="0"/>
<pin id="621" dir="0" index="3" bw="13" slack="0"/>
<pin id="622" dir="1" index="4" bw="2048" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_s/3 "/>
</bind>
</comp>

<comp id="627" class="1004" name="or_ln26_4_fu_627">
<pin_list>
<pin id="628" dir="0" index="0" bw="2056" slack="0"/>
<pin id="629" dir="0" index="1" bw="2048" slack="0"/>
<pin id="630" dir="0" index="2" bw="8" slack="0"/>
<pin id="631" dir="1" index="3" bw="2056" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="or_ln26_4/3 "/>
</bind>
</comp>

<comp id="636" class="1005" name="i_reg_636">
<pin_list>
<pin id="637" dir="0" index="0" bw="10" slack="0"/>
<pin id="638" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="643" class="1005" name="pointcloud_addr_reg_643">
<pin_list>
<pin id="644" dir="0" index="0" bw="10" slack="1"/>
<pin id="645" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="pointcloud_addr "/>
</bind>
</comp>

<comp id="648" class="1005" name="icmp_ln19_reg_648">
<pin_list>
<pin id="649" dir="0" index="0" bw="1" slack="2"/>
<pin id="650" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln19 "/>
</bind>
</comp>

<comp id="652" class="1005" name="pointcloud_load_reg_652">
<pin_list>
<pin id="653" dir="0" index="0" bw="32" slack="1"/>
<pin id="654" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="pointcloud_load "/>
</bind>
</comp>

<comp id="658" class="1005" name="x_reg_658">
<pin_list>
<pin id="659" dir="0" index="0" bw="8" slack="1"/>
<pin id="660" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="x "/>
</bind>
</comp>

<comp id="663" class="1005" name="y_reg_663">
<pin_list>
<pin id="664" dir="0" index="0" bw="8" slack="1"/>
<pin id="665" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="y "/>
</bind>
</comp>

<comp id="668" class="1005" name="pseudoimage_addr_reg_668">
<pin_list>
<pin id="669" dir="0" index="0" bw="14" slack="1"/>
<pin id="670" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="pseudoimage_addr "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="131"><net_src comp="4" pin="0"/><net_sink comp="128" pin=0"/></net>

<net id="137"><net_src comp="0" pin="0"/><net_sink comp="132" pin=0"/></net>

<net id="138"><net_src comp="24" pin="0"/><net_sink comp="132" pin=1"/></net>

<net id="144"><net_src comp="132" pin="3"/><net_sink comp="139" pin=0"/></net>

<net id="150"><net_src comp="2" pin="0"/><net_sink comp="145" pin=0"/></net>

<net id="151"><net_src comp="24" pin="0"/><net_sink comp="145" pin=1"/></net>

<net id="157"><net_src comp="145" pin="3"/><net_sink comp="152" pin=0"/></net>

<net id="162"><net_src comp="22" pin="0"/><net_sink comp="158" pin=0"/></net>

<net id="169"><net_src comp="163" pin="1"/><net_sink comp="166" pin=0"/></net>

<net id="170"><net_src comp="166" pin="1"/><net_sink comp="132" pin=2"/></net>

<net id="175"><net_src comp="163" pin="1"/><net_sink comp="171" pin=0"/></net>

<net id="176"><net_src comp="26" pin="0"/><net_sink comp="171" pin=1"/></net>

<net id="181"><net_src comp="163" pin="1"/><net_sink comp="177" pin=0"/></net>

<net id="182"><net_src comp="28" pin="0"/><net_sink comp="177" pin=1"/></net>

<net id="187"><net_src comp="171" pin="2"/><net_sink comp="183" pin=0"/></net>

<net id="191"><net_src comp="139" pin="3"/><net_sink comp="188" pin=0"/></net>

<net id="195"><net_src comp="139" pin="3"/><net_sink comp="192" pin=0"/></net>

<net id="202"><net_src comp="30" pin="0"/><net_sink comp="196" pin=0"/></net>

<net id="203"><net_src comp="139" pin="3"/><net_sink comp="196" pin=1"/></net>

<net id="204"><net_src comp="32" pin="0"/><net_sink comp="196" pin=2"/></net>

<net id="205"><net_src comp="34" pin="0"/><net_sink comp="196" pin=3"/></net>

<net id="211"><net_src comp="36" pin="0"/><net_sink comp="206" pin=0"/></net>

<net id="212"><net_src comp="192" pin="1"/><net_sink comp="206" pin=1"/></net>

<net id="213"><net_src comp="38" pin="0"/><net_sink comp="206" pin=2"/></net>

<net id="217"><net_src comp="196" pin="4"/><net_sink comp="214" pin=0"/></net>

<net id="222"><net_src comp="206" pin="3"/><net_sink comp="218" pin=0"/></net>

<net id="223"><net_src comp="214" pin="1"/><net_sink comp="218" pin=1"/></net>

<net id="227"><net_src comp="218" pin="2"/><net_sink comp="224" pin=0"/></net>

<net id="228"><net_src comp="224" pin="1"/><net_sink comp="145" pin=2"/></net>

<net id="232"><net_src comp="152" pin="3"/><net_sink comp="229" pin=0"/></net>

<net id="239"><net_src comp="50" pin="0"/><net_sink comp="233" pin=0"/></net>

<net id="240"><net_src comp="152" pin="3"/><net_sink comp="233" pin=1"/></net>

<net id="241"><net_src comp="52" pin="0"/><net_sink comp="233" pin=2"/></net>

<net id="242"><net_src comp="54" pin="0"/><net_sink comp="233" pin=3"/></net>

<net id="247"><net_src comp="233" pin="4"/><net_sink comp="243" pin=0"/></net>

<net id="248"><net_src comp="56" pin="0"/><net_sink comp="243" pin=1"/></net>

<net id="255"><net_src comp="30" pin="0"/><net_sink comp="249" pin=0"/></net>

<net id="256"><net_src comp="58" pin="0"/><net_sink comp="249" pin=2"/></net>

<net id="257"><net_src comp="60" pin="0"/><net_sink comp="249" pin=3"/></net>

<net id="264"><net_src comp="30" pin="0"/><net_sink comp="258" pin=0"/></net>

<net id="265"><net_src comp="62" pin="0"/><net_sink comp="258" pin=2"/></net>

<net id="266"><net_src comp="64" pin="0"/><net_sink comp="258" pin=3"/></net>

<net id="270"><net_src comp="152" pin="3"/><net_sink comp="267" pin=0"/></net>

<net id="276"><net_src comp="66" pin="0"/><net_sink comp="271" pin=0"/></net>

<net id="277"><net_src comp="267" pin="1"/><net_sink comp="271" pin=1"/></net>

<net id="278"><net_src comp="68" pin="0"/><net_sink comp="271" pin=2"/></net>

<net id="282"><net_src comp="271" pin="3"/><net_sink comp="279" pin=0"/></net>

<net id="288"><net_src comp="66" pin="0"/><net_sink comp="283" pin=0"/></net>

<net id="289"><net_src comp="267" pin="1"/><net_sink comp="283" pin=1"/></net>

<net id="290"><net_src comp="70" pin="0"/><net_sink comp="283" pin=2"/></net>

<net id="294"><net_src comp="283" pin="3"/><net_sink comp="291" pin=0"/></net>

<net id="299"><net_src comp="72" pin="0"/><net_sink comp="295" pin=0"/></net>

<net id="300"><net_src comp="291" pin="1"/><net_sink comp="295" pin=1"/></net>

<net id="304"><net_src comp="295" pin="2"/><net_sink comp="301" pin=0"/></net>

<net id="312"><net_src comp="305" pin="1"/><net_sink comp="308" pin=0"/></net>

<net id="313"><net_src comp="291" pin="1"/><net_sink comp="308" pin=1"/></net>

<net id="319"><net_src comp="66" pin="0"/><net_sink comp="314" pin=0"/></net>

<net id="320"><net_src comp="267" pin="1"/><net_sink comp="314" pin=1"/></net>

<net id="321"><net_src comp="74" pin="0"/><net_sink comp="314" pin=2"/></net>

<net id="325"><net_src comp="314" pin="3"/><net_sink comp="322" pin=0"/></net>

<net id="330"><net_src comp="76" pin="0"/><net_sink comp="326" pin=0"/></net>

<net id="331"><net_src comp="322" pin="1"/><net_sink comp="326" pin=1"/></net>

<net id="335"><net_src comp="326" pin="2"/><net_sink comp="332" pin=0"/></net>

<net id="343"><net_src comp="336" pin="1"/><net_sink comp="339" pin=0"/></net>

<net id="344"><net_src comp="322" pin="1"/><net_sink comp="339" pin=1"/></net>

<net id="350"><net_src comp="66" pin="0"/><net_sink comp="345" pin=0"/></net>

<net id="351"><net_src comp="267" pin="1"/><net_sink comp="345" pin=1"/></net>

<net id="352"><net_src comp="78" pin="0"/><net_sink comp="345" pin=2"/></net>

<net id="356"><net_src comp="345" pin="3"/><net_sink comp="353" pin=0"/></net>

<net id="361"><net_src comp="80" pin="0"/><net_sink comp="357" pin=0"/></net>

<net id="362"><net_src comp="353" pin="1"/><net_sink comp="357" pin=1"/></net>

<net id="366"><net_src comp="357" pin="2"/><net_sink comp="363" pin=0"/></net>

<net id="370"><net_src comp="249" pin="4"/><net_sink comp="367" pin=0"/></net>

<net id="375"><net_src comp="367" pin="1"/><net_sink comp="371" pin=0"/></net>

<net id="376"><net_src comp="353" pin="1"/><net_sink comp="371" pin=1"/></net>

<net id="381"><net_src comp="279" pin="1"/><net_sink comp="377" pin=0"/></net>

<net id="382"><net_src comp="82" pin="0"/><net_sink comp="377" pin=1"/></net>

<net id="386"><net_src comp="377" pin="2"/><net_sink comp="383" pin=0"/></net>

<net id="391"><net_src comp="84" pin="0"/><net_sink comp="387" pin=0"/></net>

<net id="392"><net_src comp="383" pin="1"/><net_sink comp="387" pin=1"/></net>

<net id="396"><net_src comp="258" pin="4"/><net_sink comp="393" pin=0"/></net>

<net id="401"><net_src comp="393" pin="1"/><net_sink comp="397" pin=0"/></net>

<net id="402"><net_src comp="383" pin="1"/><net_sink comp="397" pin=1"/></net>

<net id="407"><net_src comp="229" pin="1"/><net_sink comp="403" pin=0"/></net>

<net id="408"><net_src comp="86" pin="0"/><net_sink comp="403" pin=1"/></net>

<net id="413"><net_src comp="301" pin="1"/><net_sink comp="409" pin=0"/></net>

<net id="414"><net_src comp="88" pin="0"/><net_sink comp="409" pin=1"/></net>

<net id="418"><net_src comp="409" pin="2"/><net_sink comp="415" pin=0"/></net>

<net id="422"><net_src comp="409" pin="2"/><net_sink comp="419" pin=0"/></net>

<net id="426"><net_src comp="152" pin="3"/><net_sink comp="423" pin=0"/></net>

<net id="431"><net_src comp="152" pin="3"/><net_sink comp="427" pin=0"/></net>

<net id="432"><net_src comp="415" pin="1"/><net_sink comp="427" pin=1"/></net>

<net id="437"><net_src comp="423" pin="1"/><net_sink comp="433" pin=0"/></net>

<net id="438"><net_src comp="419" pin="1"/><net_sink comp="433" pin=1"/></net>

<net id="443"><net_src comp="433" pin="2"/><net_sink comp="439" pin=0"/></net>

<net id="444"><net_src comp="308" pin="2"/><net_sink comp="439" pin=1"/></net>

<net id="451"><net_src comp="90" pin="0"/><net_sink comp="445" pin=0"/></net>

<net id="452"><net_src comp="427" pin="2"/><net_sink comp="445" pin=1"/></net>

<net id="453"><net_src comp="92" pin="0"/><net_sink comp="445" pin=2"/></net>

<net id="454"><net_src comp="94" pin="0"/><net_sink comp="445" pin=3"/></net>

<net id="461"><net_src comp="96" pin="0"/><net_sink comp="455" pin=0"/></net>

<net id="462"><net_src comp="427" pin="2"/><net_sink comp="455" pin=1"/></net>

<net id="463"><net_src comp="92" pin="0"/><net_sink comp="455" pin=2"/></net>

<net id="464"><net_src comp="98" pin="0"/><net_sink comp="455" pin=3"/></net>

<net id="470"><net_src comp="100" pin="0"/><net_sink comp="465" pin=0"/></net>

<net id="471"><net_src comp="445" pin="4"/><net_sink comp="465" pin=1"/></net>

<net id="472"><net_src comp="439" pin="2"/><net_sink comp="465" pin=2"/></net>

<net id="477"><net_src comp="332" pin="1"/><net_sink comp="473" pin=0"/></net>

<net id="478"><net_src comp="102" pin="0"/><net_sink comp="473" pin=1"/></net>

<net id="482"><net_src comp="473" pin="2"/><net_sink comp="479" pin=0"/></net>

<net id="486"><net_src comp="473" pin="2"/><net_sink comp="483" pin=0"/></net>

<net id="492"><net_src comp="104" pin="0"/><net_sink comp="487" pin=0"/></net>

<net id="493"><net_src comp="455" pin="4"/><net_sink comp="487" pin=1"/></net>

<net id="494"><net_src comp="439" pin="2"/><net_sink comp="487" pin=2"/></net>

<net id="499"><net_src comp="465" pin="3"/><net_sink comp="495" pin=0"/></net>

<net id="500"><net_src comp="479" pin="1"/><net_sink comp="495" pin=1"/></net>

<net id="505"><net_src comp="487" pin="3"/><net_sink comp="501" pin=0"/></net>

<net id="506"><net_src comp="483" pin="1"/><net_sink comp="501" pin=1"/></net>

<net id="511"><net_src comp="501" pin="2"/><net_sink comp="507" pin=0"/></net>

<net id="512"><net_src comp="339" pin="2"/><net_sink comp="507" pin=1"/></net>

<net id="519"><net_src comp="106" pin="0"/><net_sink comp="513" pin=0"/></net>

<net id="520"><net_src comp="495" pin="2"/><net_sink comp="513" pin=1"/></net>

<net id="521"><net_src comp="108" pin="0"/><net_sink comp="513" pin=2"/></net>

<net id="522"><net_src comp="94" pin="0"/><net_sink comp="513" pin=3"/></net>

<net id="529"><net_src comp="96" pin="0"/><net_sink comp="523" pin=0"/></net>

<net id="530"><net_src comp="495" pin="2"/><net_sink comp="523" pin=1"/></net>

<net id="531"><net_src comp="108" pin="0"/><net_sink comp="523" pin=2"/></net>

<net id="532"><net_src comp="110" pin="0"/><net_sink comp="523" pin=3"/></net>

<net id="538"><net_src comp="112" pin="0"/><net_sink comp="533" pin=0"/></net>

<net id="539"><net_src comp="513" pin="4"/><net_sink comp="533" pin=1"/></net>

<net id="540"><net_src comp="507" pin="2"/><net_sink comp="533" pin=2"/></net>

<net id="545"><net_src comp="363" pin="1"/><net_sink comp="541" pin=0"/></net>

<net id="546"><net_src comp="114" pin="0"/><net_sink comp="541" pin=1"/></net>

<net id="550"><net_src comp="541" pin="2"/><net_sink comp="547" pin=0"/></net>

<net id="554"><net_src comp="541" pin="2"/><net_sink comp="551" pin=0"/></net>

<net id="560"><net_src comp="116" pin="0"/><net_sink comp="555" pin=0"/></net>

<net id="561"><net_src comp="523" pin="4"/><net_sink comp="555" pin=1"/></net>

<net id="562"><net_src comp="507" pin="2"/><net_sink comp="555" pin=2"/></net>

<net id="567"><net_src comp="533" pin="3"/><net_sink comp="563" pin=0"/></net>

<net id="568"><net_src comp="547" pin="1"/><net_sink comp="563" pin=1"/></net>

<net id="573"><net_src comp="555" pin="3"/><net_sink comp="569" pin=0"/></net>

<net id="574"><net_src comp="551" pin="1"/><net_sink comp="569" pin=1"/></net>

<net id="579"><net_src comp="569" pin="2"/><net_sink comp="575" pin=0"/></net>

<net id="580"><net_src comp="371" pin="2"/><net_sink comp="575" pin=1"/></net>

<net id="587"><net_src comp="96" pin="0"/><net_sink comp="581" pin=0"/></net>

<net id="588"><net_src comp="563" pin="2"/><net_sink comp="581" pin=1"/></net>

<net id="589"><net_src comp="118" pin="0"/><net_sink comp="581" pin=2"/></net>

<net id="590"><net_src comp="94" pin="0"/><net_sink comp="581" pin=3"/></net>

<net id="596"><net_src comp="120" pin="0"/><net_sink comp="591" pin=0"/></net>

<net id="597"><net_src comp="581" pin="4"/><net_sink comp="591" pin=1"/></net>

<net id="598"><net_src comp="575" pin="2"/><net_sink comp="591" pin=2"/></net>

<net id="603"><net_src comp="387" pin="2"/><net_sink comp="599" pin=0"/></net>

<net id="604"><net_src comp="122" pin="0"/><net_sink comp="599" pin=1"/></net>

<net id="609"><net_src comp="591" pin="3"/><net_sink comp="605" pin=0"/></net>

<net id="610"><net_src comp="599" pin="2"/><net_sink comp="605" pin=1"/></net>

<net id="615"><net_src comp="605" pin="2"/><net_sink comp="611" pin=0"/></net>

<net id="616"><net_src comp="397" pin="2"/><net_sink comp="611" pin=1"/></net>

<net id="623"><net_src comp="124" pin="0"/><net_sink comp="617" pin=0"/></net>

<net id="624"><net_src comp="611" pin="2"/><net_sink comp="617" pin=1"/></net>

<net id="625"><net_src comp="32" pin="0"/><net_sink comp="617" pin=2"/></net>

<net id="626"><net_src comp="94" pin="0"/><net_sink comp="617" pin=3"/></net>

<net id="632"><net_src comp="126" pin="0"/><net_sink comp="627" pin=0"/></net>

<net id="633"><net_src comp="617" pin="4"/><net_sink comp="627" pin=1"/></net>

<net id="634"><net_src comp="403" pin="2"/><net_sink comp="627" pin=2"/></net>

<net id="635"><net_src comp="627" pin="3"/><net_sink comp="152" pin=1"/></net>

<net id="639"><net_src comp="128" pin="1"/><net_sink comp="636" pin=0"/></net>

<net id="640"><net_src comp="636" pin="1"/><net_sink comp="158" pin=1"/></net>

<net id="641"><net_src comp="636" pin="1"/><net_sink comp="163" pin=0"/></net>

<net id="642"><net_src comp="636" pin="1"/><net_sink comp="183" pin=1"/></net>

<net id="646"><net_src comp="132" pin="3"/><net_sink comp="643" pin=0"/></net>

<net id="647"><net_src comp="643" pin="1"/><net_sink comp="139" pin=0"/></net>

<net id="651"><net_src comp="177" pin="2"/><net_sink comp="648" pin=0"/></net>

<net id="655"><net_src comp="139" pin="3"/><net_sink comp="652" pin=0"/></net>

<net id="656"><net_src comp="652" pin="1"/><net_sink comp="249" pin=1"/></net>

<net id="657"><net_src comp="652" pin="1"/><net_sink comp="258" pin=1"/></net>

<net id="661"><net_src comp="188" pin="1"/><net_sink comp="658" pin=0"/></net>

<net id="662"><net_src comp="658" pin="1"/><net_sink comp="305" pin=0"/></net>

<net id="666"><net_src comp="196" pin="4"/><net_sink comp="663" pin=0"/></net>

<net id="667"><net_src comp="663" pin="1"/><net_sink comp="336" pin=0"/></net>

<net id="671"><net_src comp="145" pin="3"/><net_sink comp="668" pin=0"/></net>

<net id="672"><net_src comp="668" pin="1"/><net_sink comp="152" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: pseudoimage | {3 }
 - Input state : 
	Port: calculate_pseudoimage : pointcloud | {1 2 }
	Port: calculate_pseudoimage : pseudoimage | {2 3 }
  - Chain level:
	State 1
		store_ln19 : 1
		i_1 : 1
		zext_ln19 : 2
		pointcloud_addr : 3
		pointcloud_load : 4
		i_3 : 2
		icmp_ln19 : 2
		store_ln19 : 3
		br_ln19 : 3
	State 2
		x : 1
		trunc_ln20_1 : 1
		y : 1
		tmp_8 : 2
		zext_ln23 : 2
		add_ln23 : 3
		zext_ln23_1 : 4
		pseudoimage_addr : 5
		pseudoimage_load : 6
	State 3
		c : 1
		tmp : 1
		icmp_ln24 : 2
		br_ln24 : 3
		trunc_ln25 : 1
		shl_ln : 2
		zext_ln25 : 3
		or_ln1 : 2
		zext_ln25_1 : 3
		shl_ln25 : 4
		zext_ln25_2 : 5
		shl_ln25_1 : 4
		or_ln25_1 : 2
		zext_ln25_4 : 3
		shl_ln25_2 : 4
		zext_ln25_5 : 5
		shl_ln25_3 : 4
		or_ln25_2 : 2
		zext_ln25_9 : 3
		shl_ln25_4 : 4
		zext_ln25_10 : 5
		zext_ln25_11 : 1
		shl_ln25_5 : 4
		add_ln25 : 4
		zext_ln25_7 : 5
		shl_ln25_6 : 6
		zext_ln25_8 : 1
		shl_ln25_7 : 6
		add_ln26 : 2
		xor_ln26 : 6
		sext_ln26 : 6
		trunc_ln26 : 6
		trunc_ln26_1 : 1
		and_ln26 : 7
		and_ln26_4 : 7
		or_ln26_5 : 7
		tmp_1 : 7
		tmp_2 : 7
		or_ln : 7
		xor_ln26_1 : 6
		sext_ln26_1 : 6
		trunc_ln26_2 : 6
		tmp_3 : 7
		and_ln26_1 : 8
		and_ln26_5 : 8
		or_ln26 : 8
		tmp_4 : 8
		tmp_5 : 8
		or_ln26_1 : 8
		xor_ln26_2 : 6
		sext_ln26_2 : 6
		trunc_ln26_3 : 6
		tmp_6 : 8
		and_ln26_2 : 9
		and_ln26_6 : 9
		or_ln26_6 : 9
		tmp_7 : 9
		or_ln26_2 : 9
		xor_ln26_3 : 7
		and_ln26_3 : 10
		or_ln26_3 : 10
		tmp_s : 10
		or_ln26_4 : 11
		store_ln26 : 12


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------|---------|---------|
| Operation|   Functional Unit   |    FF   |   LUT   |
|----------|---------------------|---------|---------|
|          |   and_ln26_fu_427   |    0    |   2055  |
|          |  and_ln26_4_fu_433  |    0    |   2031  |
|          |  and_ln26_1_fu_495  |    0    |   2055  |
|    and   |  and_ln26_5_fu_501  |    0    |   2039  |
|          |  and_ln26_2_fu_563  |    0    |   2055  |
|          |  and_ln26_6_fu_569  |    0    |   2047  |
|          |  and_ln26_3_fu_605  |    0    |   2055  |
|----------|---------------------|---------|---------|
|          |   xor_ln26_fu_409   |    0    |   2031  |
|    xor   |  xor_ln26_1_fu_473  |    0    |   2039  |
|          |  xor_ln26_2_fu_541  |    0    |   2047  |
|          |  xor_ln26_3_fu_599  |    0    |   2055  |
|----------|---------------------|---------|---------|
|          |   or_ln26_5_fu_439  |    0    |   2031  |
|    or    |    or_ln26_fu_507   |    0    |   2039  |
|          |   or_ln26_6_fu_575  |    0    |   2047  |
|          |   or_ln26_3_fu_611  |    0    |   2055  |
|----------|---------------------|---------|---------|
|          |   shl_ln25_fu_295   |    0    |    23   |
|          |  shl_ln25_1_fu_308  |    0    |    23   |
|          |  shl_ln25_2_fu_326  |    0    |    23   |
|    shl   |  shl_ln25_3_fu_339  |    0    |    23   |
|          |  shl_ln25_4_fu_357  |    0    |    23   |
|          |  shl_ln25_5_fu_371  |    0    |    23   |
|          |  shl_ln25_6_fu_387  |    0    |    25   |
|          |  shl_ln25_7_fu_397  |    0    |    25   |
|----------|---------------------|---------|---------|
|          |      i_3_fu_171     |    0    |    17   |
|    add   |   add_ln23_fu_218   |    0    |    21   |
|          |   add_ln25_fu_377   |    0    |    18   |
|          |   add_ln26_fu_403   |    0    |    15   |
|----------|---------------------|---------|---------|
|   icmp   |   icmp_ln19_fu_177  |    0    |    17   |
|          |   icmp_ln24_fu_243  |    0    |    9    |
|----------|---------------------|---------|---------|
|          |   zext_ln19_fu_166  |    0    |    0    |
|          |   zext_ln23_fu_214  |    0    |    0    |
|          |  zext_ln23_1_fu_224 |    0    |    0    |
|          |   zext_ln25_fu_279  |    0    |    0    |
|          |  zext_ln25_1_fu_291 |    0    |    0    |
|          |  zext_ln25_2_fu_301 |    0    |    0    |
|          |  zext_ln25_3_fu_305 |    0    |    0    |
|   zext   |  zext_ln25_4_fu_322 |    0    |    0    |
|          |  zext_ln25_5_fu_332 |    0    |    0    |
|          |  zext_ln25_6_fu_336 |    0    |    0    |
|          |  zext_ln25_9_fu_353 |    0    |    0    |
|          | zext_ln25_10_fu_363 |    0    |    0    |
|          | zext_ln25_11_fu_367 |    0    |    0    |
|          |  zext_ln25_7_fu_383 |    0    |    0    |
|          |  zext_ln25_8_fu_393 |    0    |    0    |
|----------|---------------------|---------|---------|
|          |       x_fu_188      |    0    |    0    |
|          | trunc_ln20_1_fu_192 |    0    |    0    |
|          |       c_fu_229      |    0    |    0    |
|   trunc  |  trunc_ln25_fu_267  |    0    |    0    |
|          |  trunc_ln26_fu_419  |    0    |    0    |
|          | trunc_ln26_1_fu_423 |    0    |    0    |
|          | trunc_ln26_2_fu_483 |    0    |    0    |
|          | trunc_ln26_3_fu_551 |    0    |    0    |
|----------|---------------------|---------|---------|
|          |       y_fu_196      |    0    |    0    |
|          |      tmp_fu_233     |    0    |    0    |
|          |    lshr_ln_fu_249   |    0    |    0    |
|          |  lshr_ln25_1_fu_258 |    0    |    0    |
|partselect|     tmp_1_fu_445    |    0    |    0    |
|          |     tmp_2_fu_455    |    0    |    0    |
|          |     tmp_4_fu_513    |    0    |    0    |
|          |     tmp_5_fu_523    |    0    |    0    |
|          |     tmp_7_fu_581    |    0    |    0    |
|          |     tmp_s_fu_617    |    0    |    0    |
|----------|---------------------|---------|---------|
|          |     tmp_8_fu_206    |    0    |    0    |
|          |    shl_ln_fu_271    |    0    |    0    |
|          |    or_ln1_fu_283    |    0    |    0    |
|          |   or_ln25_1_fu_314  |    0    |    0    |
|          |   or_ln25_2_fu_345  |    0    |    0    |
|bitconcatenate|     or_ln_fu_465    |    0    |    0    |
|          |     tmp_3_fu_487    |    0    |    0    |
|          |   or_ln26_1_fu_533  |    0    |    0    |
|          |     tmp_6_fu_555    |    0    |    0    |
|          |   or_ln26_2_fu_591  |    0    |    0    |
|          |   or_ln26_4_fu_627  |    0    |    0    |
|----------|---------------------|---------|---------|
|          |   sext_ln26_fu_415  |    0    |    0    |
|   sext   |  sext_ln26_1_fu_479 |    0    |    0    |
|          |  sext_ln26_2_fu_547 |    0    |    0    |
|----------|---------------------|---------|---------|
|   Total  |                     |    0    |  30966  |
|----------|---------------------|---------|---------|

Memories:
N/A

* Register list:
+------------------------+--------+
|                        |   FF   |
+------------------------+--------+
|        i_reg_636       |   10   |
|    icmp_ln19_reg_648   |    1   |
| pointcloud_addr_reg_643|   10   |
| pointcloud_load_reg_652|   32   |
|pseudoimage_addr_reg_668|   14   |
|        x_reg_658       |    8   |
|        y_reg_663       |    8   |
+------------------------+--------+
|          Total         |   83   |
+------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||    FF   ||   LUT   |
|-------------------|------|------|------|--------||---------||---------||---------|
| grp_access_fu_139 |  p0  |   2  |  10  |   20   ||    0    ||    9    |
| grp_access_fu_152 |  p0  |   2  |  14  |   28   ||    0    ||    9    |
|-------------------|------|------|------|--------||---------||---------||---------|
|       Total       |      |      |      |   48   ||  1.076  ||    0    ||    18   |
|-------------------|------|------|------|--------||---------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |  30966 |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    1   |    0   |   18   |
|  Register |    -   |   83   |    -   |
+-----------+--------+--------+--------+
|   Total   |    1   |   83   |  30984 |
+-----------+--------+--------+--------+
