Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2014.3 (lin64) Build 1034051 Fri Oct  3 16:32:59 MDT 2014
| Date         : Wed Apr  8 18:00:16 2015
| Host         : paasei running 64-bit Scientific Linux release 6.5 (Carbon)
| Design       : system
| Device       : xcku035-ffva1156
| Speed File   : -3  PREVIEW 1.10 09-18-2014
------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -1.904ns  (required time - arrival time)
  Source:                 reg_file/inst1/mem_reg_bram_0/CLKARDCLK
                            (rising edge-triggered cell RAMB36E2 clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            data_mem/dmem_replace/mem_reg_bram_0__5/WEA[0]
                            (rising edge-triggered cell RAMB36E2 clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        6.375ns  (logic 1.888ns (29.616%)  route 4.487ns (70.384%))
  Logic Levels:           18  (LUT3=2 LUT5=1 LUT6=15)
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.287ns = ( 7.287 - 5.000 ) 
    Source Clock Delay      (SCD):    2.634ns
    Clock Pessimism Removal (CPR):    0.235ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.615ns (routing 0.511ns, distribution 1.104ns)
  Clock Net Delay (Destination): 1.457ns (routing 0.465ns, distribution 0.992ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000    
    AG12                                              0.000     0.000    clk
    AG12                 net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AG12                 INBUF (Prop_INBUF_PAD_O)     0.559     0.559    clk_IBUF_inst/INBUF_INST/O
    AG12                 net (fo=1, routed)           0.000     0.559    clk_IBUF_inst/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.074     0.633    clk_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X1Y0          net (fo=1, unset)            0.263     0.896    clk_IBUF
    BUFGCE_X1Y0          BUFGCE (Prop_BUFGCE_I_O)     0.123     1.019    clk_IBUF_BUFG_inst/O
    RAMB36_X6Y19         net (fo=346, routed)         1.615     2.634    reg_file/inst1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    RAMB36_X6Y19         RAMB36E2 (Prop_RAMB36E2_CLKARDCLK_DOUTADOUT[2])
                                                      1.112     3.746    reg_file/inst1/mem_reg_bram_0/DOUTADOUT[2]
    SLICE_X60Y96         net (fo=2, unset)            0.388     4.134    pipereg14/DOUTADOUT[0]
    SLICE_X60Y96         LUT5 (Prop_LUT5_I1_O)        0.057     4.191    pipereg14/result_reg_i_42/O
    SLICE_X60Y95         net (fo=9, unset)            0.146     4.337    ifetch/pc_reg/nop_q[0]
    SLICE_X60Y95         LUT3 (Prop_LUT3_I1_O)        0.108     4.445    ifetch/pc_reg/mem_reg_bram_0_i_73/O
    SLICE_X60Y96         net (fo=1, unset)            0.257     4.702    ifetch/pc_reg/mux2to1_addersub_opA_out[2]
    SLICE_X60Y96         LUT6 (Prop_LUT6_I0_O)        0.086     4.788    ifetch/pc_reg/mem_reg_bram_0_i_55/O
    SLICE_X60Y98         net (fo=5, unset)            0.147     4.935    pipereg14/I41
    SLICE_X60Y98         LUT6 (Prop_LUT6_I1_O)        0.035     4.970    pipereg14/mem_reg_bram_0_i_47__0/O
    SLICE_X60Y99         net (fo=3, unset)            0.164     5.134    pipereg14/n_0_mem_reg_bram_0_i_47__0
    SLICE_X60Y99         LUT6 (Prop_LUT6_I1_O)        0.034     5.168    pipereg14/mem_reg_bram_0_i_68__1/O
    SLICE_X63Y100        net (fo=5, unset)            0.337     5.505    pipereg14/n_0_mem_reg_bram_0_i_68__1
    SLICE_X63Y100        LUT6 (Prop_LUT6_I1_O)        0.035     5.540    pipereg14/mem_reg_bram_0_i_64/O
    SLICE_X63Y101        net (fo=5, unset)            0.146     5.686    pipereg14/n_0_mem_reg_bram_0_i_64
    SLICE_X63Y101        LUT6 (Prop_LUT6_I2_O)        0.035     5.721    pipereg14/mem_reg_bram_0_i_67__1/O
    SLICE_X63Y101        net (fo=5, unset)            0.188     5.909    pipereg14/n_0_mem_reg_bram_0_i_67__1
    SLICE_X63Y101        LUT6 (Prop_LUT6_I2_O)        0.035     5.944    pipereg14/mem_reg_bram_0__11_i_13__0/O
    SLICE_X63Y104        net (fo=5, unset)            0.202     6.146    pipereg14/n_0_mem_reg_bram_0__11_i_13__0
    SLICE_X63Y104        LUT6 (Prop_LUT6_I1_O)        0.035     6.181    pipereg14/mem_reg_bram_0_i_182/O
    SLICE_X63Y104        net (fo=5, unset)            0.268     6.449    pipereg14/n_0_mem_reg_bram_0_i_182
    SLICE_X63Y104        LUT6 (Prop_LUT6_I1_O)        0.034     6.483    pipereg14/mem_reg_bram_0_i_175/O
    SLICE_X63Y103        net (fo=5, unset)            0.202     6.685    pipereg14/n_0_mem_reg_bram_0_i_175
    SLICE_X63Y103        LUT6 (Prop_LUT6_I1_O)        0.036     6.721    pipereg14/mem_reg_bram_0_i_167/O
    SLICE_X63Y104        net (fo=4, unset)            0.195     6.916    pipereg14/n_0_mem_reg_bram_0_i_167
    SLICE_X63Y104        LUT6 (Prop_LUT6_I3_O)        0.035     6.951    pipereg14/mem_reg_bram_0_i_225/O
    SLICE_X63Y104        net (fo=5, unset)            0.201     7.152    pipereg14/n_0_mem_reg_bram_0_i_225
    SLICE_X63Y104        LUT6 (Prop_LUT6_I2_O)        0.036     7.188    pipereg14/mem_reg_bram_0_i_221/O
    SLICE_X63Y105        net (fo=3, unset)            0.144     7.332    pipereg14/n_0_mem_reg_bram_0_i_221
    SLICE_X63Y105        LUT6 (Prop_LUT6_I3_O)        0.035     7.367    pipereg14/mem_reg_bram_0_i_216/O
    SLICE_X63Y105        net (fo=4, unset)            0.092     7.459    pipereg14/n_0_mem_reg_bram_0_i_216
    SLICE_X63Y105        LUT6 (Prop_LUT6_I3_O)        0.035     7.494    pipereg14/mem_reg_bram_0_i_211/O
    SLICE_X60Y105        net (fo=4, unset)            0.304     7.798    pipereg14/n_0_mem_reg_bram_0_i_211
    SLICE_X60Y105        LUT6 (Prop_LUT6_I2_O)        0.034     7.832    pipereg14/mem_reg_bram_0_i_122/O
    SLICE_X61Y105        net (fo=4, unset)            0.189     8.021    pipereg14/n_0_mem_reg_bram_0_i_122
    SLICE_X61Y105        LUT6 (Prop_LUT6_I3_O)        0.037     8.058    pipereg14/mem_reg_bram_0_i_63/O
    SLICE_X60Y124        net (fo=14, unset)           0.473     8.531    pipereg14/n_0_mem_reg_bram_0_i_63
    SLICE_X60Y124        LUT3 (Prop_LUT3_I2_O)        0.034     8.565    pipereg14/mem_reg_bram_0__5_i_5__0/O
    RAMB36_X6Y28         net (fo=4, unset)            0.444     9.009    data_mem/dmem_replace/I20[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.000     5.000    
    AG12                                              0.000     5.000    clk
    AG12                 net (fo=0)                   0.000     5.000    clk_IBUF_inst/I
    AG12                 INBUF (Prop_INBUF_PAD_O)     0.451     5.451    clk_IBUF_inst/INBUF_INST/O
    AG12                 net (fo=1, routed)           0.000     5.451    clk_IBUF_inst/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.052     5.503    clk_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X1Y0          net (fo=1, unset)            0.223     5.726    clk_IBUF
    BUFGCE_X1Y0          BUFGCE (Prop_BUFGCE_I_O)     0.104     5.830    clk_IBUF_BUFG_inst/O
    RAMB36_X6Y28         net (fo=346, routed)         1.457     7.287    data_mem/dmem_replace/clk_IBUF_BUFG
                         clock pessimism              0.235     7.522    
                         clock uncertainty           -0.035     7.486    
    RAMB36_X6Y28         RAMB36E2 (Setup_RAMB36E2_CLKARDCLK_WEA[0])
                                                     -0.382     7.104    data_mem/dmem_replace/mem_reg_bram_0__5
  -------------------------------------------------------------------
                         required time                          7.104    
                         arrival time                          -9.009    
  -------------------------------------------------------------------
                         slack                                 -1.904    

Slack (VIOLATED) :        -1.904ns  (required time - arrival time)
  Source:                 reg_file/inst1/mem_reg_bram_0/CLKARDCLK
                            (rising edge-triggered cell RAMB36E2 clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            data_mem/dmem_replace/mem_reg_bram_0__5/WEA[1]
                            (rising edge-triggered cell RAMB36E2 clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        6.375ns  (logic 1.888ns (29.616%)  route 4.487ns (70.384%))
  Logic Levels:           18  (LUT3=2 LUT5=1 LUT6=15)
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.287ns = ( 7.287 - 5.000 ) 
    Source Clock Delay      (SCD):    2.634ns
    Clock Pessimism Removal (CPR):    0.235ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.615ns (routing 0.511ns, distribution 1.104ns)
  Clock Net Delay (Destination): 1.457ns (routing 0.465ns, distribution 0.992ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000    
    AG12                                              0.000     0.000    clk
    AG12                 net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AG12                 INBUF (Prop_INBUF_PAD_O)     0.559     0.559    clk_IBUF_inst/INBUF_INST/O
    AG12                 net (fo=1, routed)           0.000     0.559    clk_IBUF_inst/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.074     0.633    clk_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X1Y0          net (fo=1, unset)            0.263     0.896    clk_IBUF
    BUFGCE_X1Y0          BUFGCE (Prop_BUFGCE_I_O)     0.123     1.019    clk_IBUF_BUFG_inst/O
    RAMB36_X6Y19         net (fo=346, routed)         1.615     2.634    reg_file/inst1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    RAMB36_X6Y19         RAMB36E2 (Prop_RAMB36E2_CLKARDCLK_DOUTADOUT[2])
                                                      1.112     3.746    reg_file/inst1/mem_reg_bram_0/DOUTADOUT[2]
    SLICE_X60Y96         net (fo=2, unset)            0.388     4.134    pipereg14/DOUTADOUT[0]
    SLICE_X60Y96         LUT5 (Prop_LUT5_I1_O)        0.057     4.191    pipereg14/result_reg_i_42/O
    SLICE_X60Y95         net (fo=9, unset)            0.146     4.337    ifetch/pc_reg/nop_q[0]
    SLICE_X60Y95         LUT3 (Prop_LUT3_I1_O)        0.108     4.445    ifetch/pc_reg/mem_reg_bram_0_i_73/O
    SLICE_X60Y96         net (fo=1, unset)            0.257     4.702    ifetch/pc_reg/mux2to1_addersub_opA_out[2]
    SLICE_X60Y96         LUT6 (Prop_LUT6_I0_O)        0.086     4.788    ifetch/pc_reg/mem_reg_bram_0_i_55/O
    SLICE_X60Y98         net (fo=5, unset)            0.147     4.935    pipereg14/I41
    SLICE_X60Y98         LUT6 (Prop_LUT6_I1_O)        0.035     4.970    pipereg14/mem_reg_bram_0_i_47__0/O
    SLICE_X60Y99         net (fo=3, unset)            0.164     5.134    pipereg14/n_0_mem_reg_bram_0_i_47__0
    SLICE_X60Y99         LUT6 (Prop_LUT6_I1_O)        0.034     5.168    pipereg14/mem_reg_bram_0_i_68__1/O
    SLICE_X63Y100        net (fo=5, unset)            0.337     5.505    pipereg14/n_0_mem_reg_bram_0_i_68__1
    SLICE_X63Y100        LUT6 (Prop_LUT6_I1_O)        0.035     5.540    pipereg14/mem_reg_bram_0_i_64/O
    SLICE_X63Y101        net (fo=5, unset)            0.146     5.686    pipereg14/n_0_mem_reg_bram_0_i_64
    SLICE_X63Y101        LUT6 (Prop_LUT6_I2_O)        0.035     5.721    pipereg14/mem_reg_bram_0_i_67__1/O
    SLICE_X63Y101        net (fo=5, unset)            0.188     5.909    pipereg14/n_0_mem_reg_bram_0_i_67__1
    SLICE_X63Y101        LUT6 (Prop_LUT6_I2_O)        0.035     5.944    pipereg14/mem_reg_bram_0__11_i_13__0/O
    SLICE_X63Y104        net (fo=5, unset)            0.202     6.146    pipereg14/n_0_mem_reg_bram_0__11_i_13__0
    SLICE_X63Y104        LUT6 (Prop_LUT6_I1_O)        0.035     6.181    pipereg14/mem_reg_bram_0_i_182/O
    SLICE_X63Y104        net (fo=5, unset)            0.268     6.449    pipereg14/n_0_mem_reg_bram_0_i_182
    SLICE_X63Y104        LUT6 (Prop_LUT6_I1_O)        0.034     6.483    pipereg14/mem_reg_bram_0_i_175/O
    SLICE_X63Y103        net (fo=5, unset)            0.202     6.685    pipereg14/n_0_mem_reg_bram_0_i_175
    SLICE_X63Y103        LUT6 (Prop_LUT6_I1_O)        0.036     6.721    pipereg14/mem_reg_bram_0_i_167/O
    SLICE_X63Y104        net (fo=4, unset)            0.195     6.916    pipereg14/n_0_mem_reg_bram_0_i_167
    SLICE_X63Y104        LUT6 (Prop_LUT6_I3_O)        0.035     6.951    pipereg14/mem_reg_bram_0_i_225/O
    SLICE_X63Y104        net (fo=5, unset)            0.201     7.152    pipereg14/n_0_mem_reg_bram_0_i_225
    SLICE_X63Y104        LUT6 (Prop_LUT6_I2_O)        0.036     7.188    pipereg14/mem_reg_bram_0_i_221/O
    SLICE_X63Y105        net (fo=3, unset)            0.144     7.332    pipereg14/n_0_mem_reg_bram_0_i_221
    SLICE_X63Y105        LUT6 (Prop_LUT6_I3_O)        0.035     7.367    pipereg14/mem_reg_bram_0_i_216/O
    SLICE_X63Y105        net (fo=4, unset)            0.092     7.459    pipereg14/n_0_mem_reg_bram_0_i_216
    SLICE_X63Y105        LUT6 (Prop_LUT6_I3_O)        0.035     7.494    pipereg14/mem_reg_bram_0_i_211/O
    SLICE_X60Y105        net (fo=4, unset)            0.304     7.798    pipereg14/n_0_mem_reg_bram_0_i_211
    SLICE_X60Y105        LUT6 (Prop_LUT6_I2_O)        0.034     7.832    pipereg14/mem_reg_bram_0_i_122/O
    SLICE_X61Y105        net (fo=4, unset)            0.189     8.021    pipereg14/n_0_mem_reg_bram_0_i_122
    SLICE_X61Y105        LUT6 (Prop_LUT6_I3_O)        0.037     8.058    pipereg14/mem_reg_bram_0_i_63/O
    SLICE_X60Y124        net (fo=14, unset)           0.473     8.531    pipereg14/n_0_mem_reg_bram_0_i_63
    SLICE_X60Y124        LUT3 (Prop_LUT3_I2_O)        0.034     8.565    pipereg14/mem_reg_bram_0__5_i_5__0/O
    RAMB36_X6Y28         net (fo=4, unset)            0.444     9.009    data_mem/dmem_replace/I20[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.000     5.000    
    AG12                                              0.000     5.000    clk
    AG12                 net (fo=0)                   0.000     5.000    clk_IBUF_inst/I
    AG12                 INBUF (Prop_INBUF_PAD_O)     0.451     5.451    clk_IBUF_inst/INBUF_INST/O
    AG12                 net (fo=1, routed)           0.000     5.451    clk_IBUF_inst/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.052     5.503    clk_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X1Y0          net (fo=1, unset)            0.223     5.726    clk_IBUF
    BUFGCE_X1Y0          BUFGCE (Prop_BUFGCE_I_O)     0.104     5.830    clk_IBUF_BUFG_inst/O
    RAMB36_X6Y28         net (fo=346, routed)         1.457     7.287    data_mem/dmem_replace/clk_IBUF_BUFG
                         clock pessimism              0.235     7.522    
                         clock uncertainty           -0.035     7.486    
    RAMB36_X6Y28         RAMB36E2 (Setup_RAMB36E2_CLKARDCLK_WEA[1])
                                                     -0.382     7.104    data_mem/dmem_replace/mem_reg_bram_0__5
  -------------------------------------------------------------------
                         required time                          7.104    
                         arrival time                          -9.009    
  -------------------------------------------------------------------
                         slack                                 -1.904    

Slack (VIOLATED) :        -1.825ns  (required time - arrival time)
  Source:                 reg_file/inst1/mem_reg_bram_0/CLKARDCLK
                            (rising edge-triggered cell RAMB36E2 clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            data_mem/dmem_replace/mem_reg_bram_0__6/WEA[0]
                            (rising edge-triggered cell RAMB36E2 clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        6.289ns  (logic 1.889ns (30.037%)  route 4.400ns (69.963%))
  Logic Levels:           18  (LUT3=1 LUT5=2 LUT6=15)
  Clock Path Skew:        -0.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.280ns = ( 7.280 - 5.000 ) 
    Source Clock Delay      (SCD):    2.634ns
    Clock Pessimism Removal (CPR):    0.235ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.615ns (routing 0.511ns, distribution 1.104ns)
  Clock Net Delay (Destination): 1.450ns (routing 0.465ns, distribution 0.985ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000    
    AG12                                              0.000     0.000    clk
    AG12                 net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AG12                 INBUF (Prop_INBUF_PAD_O)     0.559     0.559    clk_IBUF_inst/INBUF_INST/O
    AG12                 net (fo=1, routed)           0.000     0.559    clk_IBUF_inst/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.074     0.633    clk_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X1Y0          net (fo=1, unset)            0.263     0.896    clk_IBUF
    BUFGCE_X1Y0          BUFGCE (Prop_BUFGCE_I_O)     0.123     1.019    clk_IBUF_BUFG_inst/O
    RAMB36_X6Y19         net (fo=346, routed)         1.615     2.634    reg_file/inst1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    RAMB36_X6Y19         RAMB36E2 (Prop_RAMB36E2_CLKARDCLK_DOUTADOUT[2])
                                                      1.112     3.746    reg_file/inst1/mem_reg_bram_0/DOUTADOUT[2]
    SLICE_X60Y96         net (fo=2, unset)            0.388     4.134    pipereg14/DOUTADOUT[0]
    SLICE_X60Y96         LUT5 (Prop_LUT5_I1_O)        0.057     4.191    pipereg14/result_reg_i_42/O
    SLICE_X60Y95         net (fo=9, unset)            0.146     4.337    ifetch/pc_reg/nop_q[0]
    SLICE_X60Y95         LUT3 (Prop_LUT3_I1_O)        0.108     4.445    ifetch/pc_reg/mem_reg_bram_0_i_73/O
    SLICE_X60Y96         net (fo=1, unset)            0.257     4.702    ifetch/pc_reg/mux2to1_addersub_opA_out[2]
    SLICE_X60Y96         LUT6 (Prop_LUT6_I0_O)        0.086     4.788    ifetch/pc_reg/mem_reg_bram_0_i_55/O
    SLICE_X60Y98         net (fo=5, unset)            0.147     4.935    pipereg14/I41
    SLICE_X60Y98         LUT6 (Prop_LUT6_I1_O)        0.035     4.970    pipereg14/mem_reg_bram_0_i_47__0/O
    SLICE_X60Y99         net (fo=3, unset)            0.164     5.134    pipereg14/n_0_mem_reg_bram_0_i_47__0
    SLICE_X60Y99         LUT6 (Prop_LUT6_I1_O)        0.034     5.168    pipereg14/mem_reg_bram_0_i_68__1/O
    SLICE_X63Y100        net (fo=5, unset)            0.337     5.505    pipereg14/n_0_mem_reg_bram_0_i_68__1
    SLICE_X63Y100        LUT6 (Prop_LUT6_I1_O)        0.035     5.540    pipereg14/mem_reg_bram_0_i_64/O
    SLICE_X63Y101        net (fo=5, unset)            0.146     5.686    pipereg14/n_0_mem_reg_bram_0_i_64
    SLICE_X63Y101        LUT6 (Prop_LUT6_I2_O)        0.035     5.721    pipereg14/mem_reg_bram_0_i_67__1/O
    SLICE_X63Y101        net (fo=5, unset)            0.188     5.909    pipereg14/n_0_mem_reg_bram_0_i_67__1
    SLICE_X63Y101        LUT6 (Prop_LUT6_I2_O)        0.035     5.944    pipereg14/mem_reg_bram_0__11_i_13__0/O
    SLICE_X63Y104        net (fo=5, unset)            0.202     6.146    pipereg14/n_0_mem_reg_bram_0__11_i_13__0
    SLICE_X63Y104        LUT6 (Prop_LUT6_I1_O)        0.035     6.181    pipereg14/mem_reg_bram_0_i_182/O
    SLICE_X63Y104        net (fo=5, unset)            0.268     6.449    pipereg14/n_0_mem_reg_bram_0_i_182
    SLICE_X63Y104        LUT6 (Prop_LUT6_I1_O)        0.034     6.483    pipereg14/mem_reg_bram_0_i_175/O
    SLICE_X63Y103        net (fo=5, unset)            0.202     6.685    pipereg14/n_0_mem_reg_bram_0_i_175
    SLICE_X63Y103        LUT6 (Prop_LUT6_I1_O)        0.036     6.721    pipereg14/mem_reg_bram_0_i_167/O
    SLICE_X63Y104        net (fo=4, unset)            0.195     6.916    pipereg14/n_0_mem_reg_bram_0_i_167
    SLICE_X63Y104        LUT6 (Prop_LUT6_I3_O)        0.035     6.951    pipereg14/mem_reg_bram_0_i_225/O
    SLICE_X63Y104        net (fo=5, unset)            0.201     7.152    pipereg14/n_0_mem_reg_bram_0_i_225
    SLICE_X63Y104        LUT6 (Prop_LUT6_I2_O)        0.036     7.188    pipereg14/mem_reg_bram_0_i_221/O
    SLICE_X63Y105        net (fo=3, unset)            0.144     7.332    pipereg14/n_0_mem_reg_bram_0_i_221
    SLICE_X63Y105        LUT6 (Prop_LUT6_I3_O)        0.035     7.367    pipereg14/mem_reg_bram_0_i_216/O
    SLICE_X63Y105        net (fo=4, unset)            0.092     7.459    pipereg14/n_0_mem_reg_bram_0_i_216
    SLICE_X63Y105        LUT6 (Prop_LUT6_I3_O)        0.035     7.494    pipereg14/mem_reg_bram_0_i_211/O
    SLICE_X60Y105        net (fo=4, unset)            0.304     7.798    pipereg14/n_0_mem_reg_bram_0_i_211
    SLICE_X60Y105        LUT6 (Prop_LUT6_I2_O)        0.034     7.832    pipereg14/mem_reg_bram_0_i_122/O
    SLICE_X61Y105        net (fo=4, unset)            0.189     8.021    pipereg14/n_0_mem_reg_bram_0_i_122
    SLICE_X61Y105        LUT6 (Prop_LUT6_I3_O)        0.037     8.058    pipereg14/mem_reg_bram_0_i_63/O
    SLICE_X60Y129        net (fo=14, unset)           0.452     8.510    pipereg14/n_0_mem_reg_bram_0_i_63
    SLICE_X60Y129        LUT5 (Prop_LUT5_I4_O)        0.035     8.545    pipereg14/mem_reg_bram_0__6_i_5__0/O
    RAMB36_X6Y29         net (fo=4, unset)            0.378     8.923    data_mem/dmem_replace/I23[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.000     5.000    
    AG12                                              0.000     5.000    clk
    AG12                 net (fo=0)                   0.000     5.000    clk_IBUF_inst/I
    AG12                 INBUF (Prop_INBUF_PAD_O)     0.451     5.451    clk_IBUF_inst/INBUF_INST/O
    AG12                 net (fo=1, routed)           0.000     5.451    clk_IBUF_inst/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.052     5.503    clk_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X1Y0          net (fo=1, unset)            0.223     5.726    clk_IBUF
    BUFGCE_X1Y0          BUFGCE (Prop_BUFGCE_I_O)     0.104     5.830    clk_IBUF_BUFG_inst/O
    RAMB36_X6Y29         net (fo=346, routed)         1.450     7.280    data_mem/dmem_replace/clk_IBUF_BUFG
                         clock pessimism              0.235     7.515    
                         clock uncertainty           -0.035     7.479    
    RAMB36_X6Y29         RAMB36E2 (Setup_RAMB36E2_CLKARDCLK_WEA[0])
                                                     -0.382     7.097    data_mem/dmem_replace/mem_reg_bram_0__6
  -------------------------------------------------------------------
                         required time                          7.097    
                         arrival time                          -8.923    
  -------------------------------------------------------------------
                         slack                                 -1.825    

Slack (VIOLATED) :        -1.825ns  (required time - arrival time)
  Source:                 reg_file/inst1/mem_reg_bram_0/CLKARDCLK
                            (rising edge-triggered cell RAMB36E2 clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            data_mem/dmem_replace/mem_reg_bram_0__6/WEA[1]
                            (rising edge-triggered cell RAMB36E2 clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        6.289ns  (logic 1.889ns (30.037%)  route 4.400ns (69.963%))
  Logic Levels:           18  (LUT3=1 LUT5=2 LUT6=15)
  Clock Path Skew:        -0.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.280ns = ( 7.280 - 5.000 ) 
    Source Clock Delay      (SCD):    2.634ns
    Clock Pessimism Removal (CPR):    0.235ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.615ns (routing 0.511ns, distribution 1.104ns)
  Clock Net Delay (Destination): 1.450ns (routing 0.465ns, distribution 0.985ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000    
    AG12                                              0.000     0.000    clk
    AG12                 net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AG12                 INBUF (Prop_INBUF_PAD_O)     0.559     0.559    clk_IBUF_inst/INBUF_INST/O
    AG12                 net (fo=1, routed)           0.000     0.559    clk_IBUF_inst/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.074     0.633    clk_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X1Y0          net (fo=1, unset)            0.263     0.896    clk_IBUF
    BUFGCE_X1Y0          BUFGCE (Prop_BUFGCE_I_O)     0.123     1.019    clk_IBUF_BUFG_inst/O
    RAMB36_X6Y19         net (fo=346, routed)         1.615     2.634    reg_file/inst1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    RAMB36_X6Y19         RAMB36E2 (Prop_RAMB36E2_CLKARDCLK_DOUTADOUT[2])
                                                      1.112     3.746    reg_file/inst1/mem_reg_bram_0/DOUTADOUT[2]
    SLICE_X60Y96         net (fo=2, unset)            0.388     4.134    pipereg14/DOUTADOUT[0]
    SLICE_X60Y96         LUT5 (Prop_LUT5_I1_O)        0.057     4.191    pipereg14/result_reg_i_42/O
    SLICE_X60Y95         net (fo=9, unset)            0.146     4.337    ifetch/pc_reg/nop_q[0]
    SLICE_X60Y95         LUT3 (Prop_LUT3_I1_O)        0.108     4.445    ifetch/pc_reg/mem_reg_bram_0_i_73/O
    SLICE_X60Y96         net (fo=1, unset)            0.257     4.702    ifetch/pc_reg/mux2to1_addersub_opA_out[2]
    SLICE_X60Y96         LUT6 (Prop_LUT6_I0_O)        0.086     4.788    ifetch/pc_reg/mem_reg_bram_0_i_55/O
    SLICE_X60Y98         net (fo=5, unset)            0.147     4.935    pipereg14/I41
    SLICE_X60Y98         LUT6 (Prop_LUT6_I1_O)        0.035     4.970    pipereg14/mem_reg_bram_0_i_47__0/O
    SLICE_X60Y99         net (fo=3, unset)            0.164     5.134    pipereg14/n_0_mem_reg_bram_0_i_47__0
    SLICE_X60Y99         LUT6 (Prop_LUT6_I1_O)        0.034     5.168    pipereg14/mem_reg_bram_0_i_68__1/O
    SLICE_X63Y100        net (fo=5, unset)            0.337     5.505    pipereg14/n_0_mem_reg_bram_0_i_68__1
    SLICE_X63Y100        LUT6 (Prop_LUT6_I1_O)        0.035     5.540    pipereg14/mem_reg_bram_0_i_64/O
    SLICE_X63Y101        net (fo=5, unset)            0.146     5.686    pipereg14/n_0_mem_reg_bram_0_i_64
    SLICE_X63Y101        LUT6 (Prop_LUT6_I2_O)        0.035     5.721    pipereg14/mem_reg_bram_0_i_67__1/O
    SLICE_X63Y101        net (fo=5, unset)            0.188     5.909    pipereg14/n_0_mem_reg_bram_0_i_67__1
    SLICE_X63Y101        LUT6 (Prop_LUT6_I2_O)        0.035     5.944    pipereg14/mem_reg_bram_0__11_i_13__0/O
    SLICE_X63Y104        net (fo=5, unset)            0.202     6.146    pipereg14/n_0_mem_reg_bram_0__11_i_13__0
    SLICE_X63Y104        LUT6 (Prop_LUT6_I1_O)        0.035     6.181    pipereg14/mem_reg_bram_0_i_182/O
    SLICE_X63Y104        net (fo=5, unset)            0.268     6.449    pipereg14/n_0_mem_reg_bram_0_i_182
    SLICE_X63Y104        LUT6 (Prop_LUT6_I1_O)        0.034     6.483    pipereg14/mem_reg_bram_0_i_175/O
    SLICE_X63Y103        net (fo=5, unset)            0.202     6.685    pipereg14/n_0_mem_reg_bram_0_i_175
    SLICE_X63Y103        LUT6 (Prop_LUT6_I1_O)        0.036     6.721    pipereg14/mem_reg_bram_0_i_167/O
    SLICE_X63Y104        net (fo=4, unset)            0.195     6.916    pipereg14/n_0_mem_reg_bram_0_i_167
    SLICE_X63Y104        LUT6 (Prop_LUT6_I3_O)        0.035     6.951    pipereg14/mem_reg_bram_0_i_225/O
    SLICE_X63Y104        net (fo=5, unset)            0.201     7.152    pipereg14/n_0_mem_reg_bram_0_i_225
    SLICE_X63Y104        LUT6 (Prop_LUT6_I2_O)        0.036     7.188    pipereg14/mem_reg_bram_0_i_221/O
    SLICE_X63Y105        net (fo=3, unset)            0.144     7.332    pipereg14/n_0_mem_reg_bram_0_i_221
    SLICE_X63Y105        LUT6 (Prop_LUT6_I3_O)        0.035     7.367    pipereg14/mem_reg_bram_0_i_216/O
    SLICE_X63Y105        net (fo=4, unset)            0.092     7.459    pipereg14/n_0_mem_reg_bram_0_i_216
    SLICE_X63Y105        LUT6 (Prop_LUT6_I3_O)        0.035     7.494    pipereg14/mem_reg_bram_0_i_211/O
    SLICE_X60Y105        net (fo=4, unset)            0.304     7.798    pipereg14/n_0_mem_reg_bram_0_i_211
    SLICE_X60Y105        LUT6 (Prop_LUT6_I2_O)        0.034     7.832    pipereg14/mem_reg_bram_0_i_122/O
    SLICE_X61Y105        net (fo=4, unset)            0.189     8.021    pipereg14/n_0_mem_reg_bram_0_i_122
    SLICE_X61Y105        LUT6 (Prop_LUT6_I3_O)        0.037     8.058    pipereg14/mem_reg_bram_0_i_63/O
    SLICE_X60Y129        net (fo=14, unset)           0.452     8.510    pipereg14/n_0_mem_reg_bram_0_i_63
    SLICE_X60Y129        LUT5 (Prop_LUT5_I4_O)        0.035     8.545    pipereg14/mem_reg_bram_0__6_i_5__0/O
    RAMB36_X6Y29         net (fo=4, unset)            0.378     8.923    data_mem/dmem_replace/I23[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.000     5.000    
    AG12                                              0.000     5.000    clk
    AG12                 net (fo=0)                   0.000     5.000    clk_IBUF_inst/I
    AG12                 INBUF (Prop_INBUF_PAD_O)     0.451     5.451    clk_IBUF_inst/INBUF_INST/O
    AG12                 net (fo=1, routed)           0.000     5.451    clk_IBUF_inst/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.052     5.503    clk_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X1Y0          net (fo=1, unset)            0.223     5.726    clk_IBUF
    BUFGCE_X1Y0          BUFGCE (Prop_BUFGCE_I_O)     0.104     5.830    clk_IBUF_BUFG_inst/O
    RAMB36_X6Y29         net (fo=346, routed)         1.450     7.280    data_mem/dmem_replace/clk_IBUF_BUFG
                         clock pessimism              0.235     7.515    
                         clock uncertainty           -0.035     7.479    
    RAMB36_X6Y29         RAMB36E2 (Setup_RAMB36E2_CLKARDCLK_WEA[1])
                                                     -0.382     7.097    data_mem/dmem_replace/mem_reg_bram_0__6
  -------------------------------------------------------------------
                         required time                          7.097    
                         arrival time                          -8.923    
  -------------------------------------------------------------------
                         slack                                 -1.825    

Slack (VIOLATED) :        -1.723ns  (required time - arrival time)
  Source:                 reg_file/inst1/mem_reg_bram_0/CLKARDCLK
                            (rising edge-triggered cell RAMB36E2 clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            data_mem/dmem_replace/mem_reg_bram_0__10/WEA[0]
                            (rising edge-triggered cell RAMB36E2 clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        6.259ns  (logic 1.890ns (30.197%)  route 4.369ns (69.803%))
  Logic Levels:           18  (LUT3=1 LUT4=1 LUT5=1 LUT6=15)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.293ns = ( 7.293 - 5.000 ) 
    Source Clock Delay      (SCD):    2.634ns
    Clock Pessimism Removal (CPR):    0.294ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.615ns (routing 0.511ns, distribution 1.104ns)
  Clock Net Delay (Destination): 1.463ns (routing 0.465ns, distribution 0.998ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000    
    AG12                                              0.000     0.000    clk
    AG12                 net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AG12                 INBUF (Prop_INBUF_PAD_O)     0.559     0.559    clk_IBUF_inst/INBUF_INST/O
    AG12                 net (fo=1, routed)           0.000     0.559    clk_IBUF_inst/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.074     0.633    clk_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X1Y0          net (fo=1, unset)            0.263     0.896    clk_IBUF
    BUFGCE_X1Y0          BUFGCE (Prop_BUFGCE_I_O)     0.123     1.019    clk_IBUF_BUFG_inst/O
    RAMB36_X6Y19         net (fo=346, routed)         1.615     2.634    reg_file/inst1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    RAMB36_X6Y19         RAMB36E2 (Prop_RAMB36E2_CLKARDCLK_DOUTADOUT[2])
                                                      1.112     3.746    reg_file/inst1/mem_reg_bram_0/DOUTADOUT[2]
    SLICE_X60Y96         net (fo=2, unset)            0.388     4.134    pipereg14/DOUTADOUT[0]
    SLICE_X60Y96         LUT5 (Prop_LUT5_I1_O)        0.057     4.191    pipereg14/result_reg_i_42/O
    SLICE_X60Y95         net (fo=9, unset)            0.146     4.337    ifetch/pc_reg/nop_q[0]
    SLICE_X60Y95         LUT3 (Prop_LUT3_I1_O)        0.108     4.445    ifetch/pc_reg/mem_reg_bram_0_i_73/O
    SLICE_X60Y96         net (fo=1, unset)            0.257     4.702    ifetch/pc_reg/mux2to1_addersub_opA_out[2]
    SLICE_X60Y96         LUT6 (Prop_LUT6_I0_O)        0.086     4.788    ifetch/pc_reg/mem_reg_bram_0_i_55/O
    SLICE_X60Y98         net (fo=5, unset)            0.147     4.935    pipereg14/I41
    SLICE_X60Y98         LUT6 (Prop_LUT6_I1_O)        0.035     4.970    pipereg14/mem_reg_bram_0_i_47__0/O
    SLICE_X60Y99         net (fo=3, unset)            0.164     5.134    pipereg14/n_0_mem_reg_bram_0_i_47__0
    SLICE_X60Y99         LUT6 (Prop_LUT6_I1_O)        0.034     5.168    pipereg14/mem_reg_bram_0_i_68__1/O
    SLICE_X63Y100        net (fo=5, unset)            0.337     5.505    pipereg14/n_0_mem_reg_bram_0_i_68__1
    SLICE_X63Y100        LUT6 (Prop_LUT6_I1_O)        0.035     5.540    pipereg14/mem_reg_bram_0_i_64/O
    SLICE_X63Y101        net (fo=5, unset)            0.146     5.686    pipereg14/n_0_mem_reg_bram_0_i_64
    SLICE_X63Y101        LUT6 (Prop_LUT6_I2_O)        0.035     5.721    pipereg14/mem_reg_bram_0_i_67__1/O
    SLICE_X63Y101        net (fo=5, unset)            0.188     5.909    pipereg14/n_0_mem_reg_bram_0_i_67__1
    SLICE_X63Y101        LUT6 (Prop_LUT6_I2_O)        0.035     5.944    pipereg14/mem_reg_bram_0__11_i_13__0/O
    SLICE_X63Y104        net (fo=5, unset)            0.202     6.146    pipereg14/n_0_mem_reg_bram_0__11_i_13__0
    SLICE_X63Y104        LUT6 (Prop_LUT6_I1_O)        0.035     6.181    pipereg14/mem_reg_bram_0_i_182/O
    SLICE_X63Y104        net (fo=5, unset)            0.268     6.449    pipereg14/n_0_mem_reg_bram_0_i_182
    SLICE_X63Y104        LUT6 (Prop_LUT6_I1_O)        0.034     6.483    pipereg14/mem_reg_bram_0_i_175/O
    SLICE_X63Y103        net (fo=5, unset)            0.202     6.685    pipereg14/n_0_mem_reg_bram_0_i_175
    SLICE_X63Y103        LUT6 (Prop_LUT6_I1_O)        0.036     6.721    pipereg14/mem_reg_bram_0_i_167/O
    SLICE_X63Y104        net (fo=4, unset)            0.195     6.916    pipereg14/n_0_mem_reg_bram_0_i_167
    SLICE_X63Y104        LUT6 (Prop_LUT6_I3_O)        0.035     6.951    pipereg14/mem_reg_bram_0_i_225/O
    SLICE_X63Y104        net (fo=5, unset)            0.201     7.152    pipereg14/n_0_mem_reg_bram_0_i_225
    SLICE_X63Y104        LUT6 (Prop_LUT6_I2_O)        0.036     7.188    pipereg14/mem_reg_bram_0_i_221/O
    SLICE_X63Y105        net (fo=3, unset)            0.144     7.332    pipereg14/n_0_mem_reg_bram_0_i_221
    SLICE_X63Y105        LUT6 (Prop_LUT6_I3_O)        0.035     7.367    pipereg14/mem_reg_bram_0_i_216/O
    SLICE_X63Y105        net (fo=4, unset)            0.092     7.459    pipereg14/n_0_mem_reg_bram_0_i_216
    SLICE_X63Y105        LUT6 (Prop_LUT6_I3_O)        0.035     7.494    pipereg14/mem_reg_bram_0_i_211/O
    SLICE_X60Y105        net (fo=4, unset)            0.304     7.798    pipereg14/n_0_mem_reg_bram_0_i_211
    SLICE_X60Y105        LUT6 (Prop_LUT6_I2_O)        0.034     7.832    pipereg14/mem_reg_bram_0_i_122/O
    SLICE_X61Y105        net (fo=4, unset)            0.189     8.021    pipereg14/n_0_mem_reg_bram_0_i_122
    SLICE_X61Y105        LUT6 (Prop_LUT6_I3_O)        0.037     8.058    pipereg14/mem_reg_bram_0_i_63/O
    SLICE_X73Y115        net (fo=14, unset)           0.575     8.633    pipereg14/n_0_mem_reg_bram_0_i_63
    SLICE_X73Y115        LUT4 (Prop_LUT4_I3_O)        0.036     8.669    pipereg14/mem_reg_bram_0__10_i_5__0/O
    RAMB36_X7Y23         net (fo=4, unset)            0.224     8.893    data_mem/dmem_replace/I35[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.000     5.000    
    AG12                                              0.000     5.000    clk
    AG12                 net (fo=0)                   0.000     5.000    clk_IBUF_inst/I
    AG12                 INBUF (Prop_INBUF_PAD_O)     0.451     5.451    clk_IBUF_inst/INBUF_INST/O
    AG12                 net (fo=1, routed)           0.000     5.451    clk_IBUF_inst/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.052     5.503    clk_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X1Y0          net (fo=1, unset)            0.223     5.726    clk_IBUF
    BUFGCE_X1Y0          BUFGCE (Prop_BUFGCE_I_O)     0.104     5.830    clk_IBUF_BUFG_inst/O
    RAMB36_X7Y23         net (fo=346, routed)         1.463     7.293    data_mem/dmem_replace/clk_IBUF_BUFG
                         clock pessimism              0.294     7.587    
                         clock uncertainty           -0.035     7.551    
    RAMB36_X7Y23         RAMB36E2 (Setup_RAMB36E2_CLKARDCLK_WEA[0])
                                                     -0.382     7.169    data_mem/dmem_replace/mem_reg_bram_0__10
  -------------------------------------------------------------------
                         required time                          7.169    
                         arrival time                          -8.893    
  -------------------------------------------------------------------
                         slack                                 -1.723    

Slack (VIOLATED) :        -1.718ns  (required time - arrival time)
  Source:                 reg_file/inst1/mem_reg_bram_0/CLKARDCLK
                            (rising edge-triggered cell RAMB36E2 clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            data_mem/dmem_replace/mem_reg_bram_0__4/WEA[0]
                            (rising edge-triggered cell RAMB36E2 clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        6.195ns  (logic 1.890ns (30.508%)  route 4.305ns (69.491%))
  Logic Levels:           18  (LUT3=1 LUT5=2 LUT6=15)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.293ns = ( 7.293 - 5.000 ) 
    Source Clock Delay      (SCD):    2.634ns
    Clock Pessimism Removal (CPR):    0.235ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.615ns (routing 0.511ns, distribution 1.104ns)
  Clock Net Delay (Destination): 1.463ns (routing 0.465ns, distribution 0.998ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000    
    AG12                                              0.000     0.000    clk
    AG12                 net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AG12                 INBUF (Prop_INBUF_PAD_O)     0.559     0.559    clk_IBUF_inst/INBUF_INST/O
    AG12                 net (fo=1, routed)           0.000     0.559    clk_IBUF_inst/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.074     0.633    clk_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X1Y0          net (fo=1, unset)            0.263     0.896    clk_IBUF
    BUFGCE_X1Y0          BUFGCE (Prop_BUFGCE_I_O)     0.123     1.019    clk_IBUF_BUFG_inst/O
    RAMB36_X6Y19         net (fo=346, routed)         1.615     2.634    reg_file/inst1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    RAMB36_X6Y19         RAMB36E2 (Prop_RAMB36E2_CLKARDCLK_DOUTADOUT[2])
                                                      1.112     3.746    reg_file/inst1/mem_reg_bram_0/DOUTADOUT[2]
    SLICE_X60Y96         net (fo=2, unset)            0.388     4.134    pipereg14/DOUTADOUT[0]
    SLICE_X60Y96         LUT5 (Prop_LUT5_I1_O)        0.057     4.191    pipereg14/result_reg_i_42/O
    SLICE_X60Y95         net (fo=9, unset)            0.146     4.337    ifetch/pc_reg/nop_q[0]
    SLICE_X60Y95         LUT3 (Prop_LUT3_I1_O)        0.108     4.445    ifetch/pc_reg/mem_reg_bram_0_i_73/O
    SLICE_X60Y96         net (fo=1, unset)            0.257     4.702    ifetch/pc_reg/mux2to1_addersub_opA_out[2]
    SLICE_X60Y96         LUT6 (Prop_LUT6_I0_O)        0.086     4.788    ifetch/pc_reg/mem_reg_bram_0_i_55/O
    SLICE_X60Y98         net (fo=5, unset)            0.147     4.935    pipereg14/I41
    SLICE_X60Y98         LUT6 (Prop_LUT6_I1_O)        0.035     4.970    pipereg14/mem_reg_bram_0_i_47__0/O
    SLICE_X60Y99         net (fo=3, unset)            0.164     5.134    pipereg14/n_0_mem_reg_bram_0_i_47__0
    SLICE_X60Y99         LUT6 (Prop_LUT6_I1_O)        0.034     5.168    pipereg14/mem_reg_bram_0_i_68__1/O
    SLICE_X63Y100        net (fo=5, unset)            0.337     5.505    pipereg14/n_0_mem_reg_bram_0_i_68__1
    SLICE_X63Y100        LUT6 (Prop_LUT6_I1_O)        0.035     5.540    pipereg14/mem_reg_bram_0_i_64/O
    SLICE_X63Y101        net (fo=5, unset)            0.146     5.686    pipereg14/n_0_mem_reg_bram_0_i_64
    SLICE_X63Y101        LUT6 (Prop_LUT6_I2_O)        0.035     5.721    pipereg14/mem_reg_bram_0_i_67__1/O
    SLICE_X63Y101        net (fo=5, unset)            0.188     5.909    pipereg14/n_0_mem_reg_bram_0_i_67__1
    SLICE_X63Y101        LUT6 (Prop_LUT6_I2_O)        0.035     5.944    pipereg14/mem_reg_bram_0__11_i_13__0/O
    SLICE_X63Y104        net (fo=5, unset)            0.202     6.146    pipereg14/n_0_mem_reg_bram_0__11_i_13__0
    SLICE_X63Y104        LUT6 (Prop_LUT6_I1_O)        0.035     6.181    pipereg14/mem_reg_bram_0_i_182/O
    SLICE_X63Y104        net (fo=5, unset)            0.268     6.449    pipereg14/n_0_mem_reg_bram_0_i_182
    SLICE_X63Y104        LUT6 (Prop_LUT6_I1_O)        0.034     6.483    pipereg14/mem_reg_bram_0_i_175/O
    SLICE_X63Y103        net (fo=5, unset)            0.202     6.685    pipereg14/n_0_mem_reg_bram_0_i_175
    SLICE_X63Y103        LUT6 (Prop_LUT6_I1_O)        0.036     6.721    pipereg14/mem_reg_bram_0_i_167/O
    SLICE_X63Y104        net (fo=4, unset)            0.195     6.916    pipereg14/n_0_mem_reg_bram_0_i_167
    SLICE_X63Y104        LUT6 (Prop_LUT6_I3_O)        0.035     6.951    pipereg14/mem_reg_bram_0_i_225/O
    SLICE_X63Y104        net (fo=5, unset)            0.201     7.152    pipereg14/n_0_mem_reg_bram_0_i_225
    SLICE_X63Y104        LUT6 (Prop_LUT6_I2_O)        0.036     7.188    pipereg14/mem_reg_bram_0_i_221/O
    SLICE_X63Y105        net (fo=3, unset)            0.144     7.332    pipereg14/n_0_mem_reg_bram_0_i_221
    SLICE_X63Y105        LUT6 (Prop_LUT6_I3_O)        0.035     7.367    pipereg14/mem_reg_bram_0_i_216/O
    SLICE_X63Y105        net (fo=4, unset)            0.092     7.459    pipereg14/n_0_mem_reg_bram_0_i_216
    SLICE_X63Y105        LUT6 (Prop_LUT6_I3_O)        0.035     7.494    pipereg14/mem_reg_bram_0_i_211/O
    SLICE_X60Y105        net (fo=4, unset)            0.304     7.798    pipereg14/n_0_mem_reg_bram_0_i_211
    SLICE_X60Y105        LUT6 (Prop_LUT6_I2_O)        0.034     7.832    pipereg14/mem_reg_bram_0_i_122/O
    SLICE_X61Y105        net (fo=4, unset)            0.189     8.021    pipereg14/n_0_mem_reg_bram_0_i_122
    SLICE_X61Y105        LUT6 (Prop_LUT6_I3_O)        0.037     8.058    pipereg14/mem_reg_bram_0_i_63/O
    SLICE_X60Y131        net (fo=14, unset)           0.474     8.532    pipereg14/n_0_mem_reg_bram_0_i_63
    SLICE_X60Y131        LUT5 (Prop_LUT5_I4_O)        0.036     8.568    pipereg14/mem_reg_bram_0__4_i_5__0/O
    RAMB36_X6Y27         net (fo=4, unset)            0.261     8.829    data_mem/dmem_replace/I17[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.000     5.000    
    AG12                                              0.000     5.000    clk
    AG12                 net (fo=0)                   0.000     5.000    clk_IBUF_inst/I
    AG12                 INBUF (Prop_INBUF_PAD_O)     0.451     5.451    clk_IBUF_inst/INBUF_INST/O
    AG12                 net (fo=1, routed)           0.000     5.451    clk_IBUF_inst/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.052     5.503    clk_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X1Y0          net (fo=1, unset)            0.223     5.726    clk_IBUF
    BUFGCE_X1Y0          BUFGCE (Prop_BUFGCE_I_O)     0.104     5.830    clk_IBUF_BUFG_inst/O
    RAMB36_X6Y27         net (fo=346, routed)         1.463     7.293    data_mem/dmem_replace/clk_IBUF_BUFG
                         clock pessimism              0.235     7.528    
                         clock uncertainty           -0.035     7.492    
    RAMB36_X6Y27         RAMB36E2 (Setup_RAMB36E2_CLKARDCLK_WEA[0])
                                                     -0.382     7.110    data_mem/dmem_replace/mem_reg_bram_0__4
  -------------------------------------------------------------------
                         required time                          7.110    
                         arrival time                          -8.829    
  -------------------------------------------------------------------
                         slack                                 -1.718    

Slack (VIOLATED) :        -1.718ns  (required time - arrival time)
  Source:                 reg_file/inst1/mem_reg_bram_0/CLKARDCLK
                            (rising edge-triggered cell RAMB36E2 clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            data_mem/dmem_replace/mem_reg_bram_0__4/WEA[1]
                            (rising edge-triggered cell RAMB36E2 clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        6.195ns  (logic 1.890ns (30.508%)  route 4.305ns (69.491%))
  Logic Levels:           18  (LUT3=1 LUT5=2 LUT6=15)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.293ns = ( 7.293 - 5.000 ) 
    Source Clock Delay      (SCD):    2.634ns
    Clock Pessimism Removal (CPR):    0.235ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.615ns (routing 0.511ns, distribution 1.104ns)
  Clock Net Delay (Destination): 1.463ns (routing 0.465ns, distribution 0.998ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000    
    AG12                                              0.000     0.000    clk
    AG12                 net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AG12                 INBUF (Prop_INBUF_PAD_O)     0.559     0.559    clk_IBUF_inst/INBUF_INST/O
    AG12                 net (fo=1, routed)           0.000     0.559    clk_IBUF_inst/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.074     0.633    clk_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X1Y0          net (fo=1, unset)            0.263     0.896    clk_IBUF
    BUFGCE_X1Y0          BUFGCE (Prop_BUFGCE_I_O)     0.123     1.019    clk_IBUF_BUFG_inst/O
    RAMB36_X6Y19         net (fo=346, routed)         1.615     2.634    reg_file/inst1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    RAMB36_X6Y19         RAMB36E2 (Prop_RAMB36E2_CLKARDCLK_DOUTADOUT[2])
                                                      1.112     3.746    reg_file/inst1/mem_reg_bram_0/DOUTADOUT[2]
    SLICE_X60Y96         net (fo=2, unset)            0.388     4.134    pipereg14/DOUTADOUT[0]
    SLICE_X60Y96         LUT5 (Prop_LUT5_I1_O)        0.057     4.191    pipereg14/result_reg_i_42/O
    SLICE_X60Y95         net (fo=9, unset)            0.146     4.337    ifetch/pc_reg/nop_q[0]
    SLICE_X60Y95         LUT3 (Prop_LUT3_I1_O)        0.108     4.445    ifetch/pc_reg/mem_reg_bram_0_i_73/O
    SLICE_X60Y96         net (fo=1, unset)            0.257     4.702    ifetch/pc_reg/mux2to1_addersub_opA_out[2]
    SLICE_X60Y96         LUT6 (Prop_LUT6_I0_O)        0.086     4.788    ifetch/pc_reg/mem_reg_bram_0_i_55/O
    SLICE_X60Y98         net (fo=5, unset)            0.147     4.935    pipereg14/I41
    SLICE_X60Y98         LUT6 (Prop_LUT6_I1_O)        0.035     4.970    pipereg14/mem_reg_bram_0_i_47__0/O
    SLICE_X60Y99         net (fo=3, unset)            0.164     5.134    pipereg14/n_0_mem_reg_bram_0_i_47__0
    SLICE_X60Y99         LUT6 (Prop_LUT6_I1_O)        0.034     5.168    pipereg14/mem_reg_bram_0_i_68__1/O
    SLICE_X63Y100        net (fo=5, unset)            0.337     5.505    pipereg14/n_0_mem_reg_bram_0_i_68__1
    SLICE_X63Y100        LUT6 (Prop_LUT6_I1_O)        0.035     5.540    pipereg14/mem_reg_bram_0_i_64/O
    SLICE_X63Y101        net (fo=5, unset)            0.146     5.686    pipereg14/n_0_mem_reg_bram_0_i_64
    SLICE_X63Y101        LUT6 (Prop_LUT6_I2_O)        0.035     5.721    pipereg14/mem_reg_bram_0_i_67__1/O
    SLICE_X63Y101        net (fo=5, unset)            0.188     5.909    pipereg14/n_0_mem_reg_bram_0_i_67__1
    SLICE_X63Y101        LUT6 (Prop_LUT6_I2_O)        0.035     5.944    pipereg14/mem_reg_bram_0__11_i_13__0/O
    SLICE_X63Y104        net (fo=5, unset)            0.202     6.146    pipereg14/n_0_mem_reg_bram_0__11_i_13__0
    SLICE_X63Y104        LUT6 (Prop_LUT6_I1_O)        0.035     6.181    pipereg14/mem_reg_bram_0_i_182/O
    SLICE_X63Y104        net (fo=5, unset)            0.268     6.449    pipereg14/n_0_mem_reg_bram_0_i_182
    SLICE_X63Y104        LUT6 (Prop_LUT6_I1_O)        0.034     6.483    pipereg14/mem_reg_bram_0_i_175/O
    SLICE_X63Y103        net (fo=5, unset)            0.202     6.685    pipereg14/n_0_mem_reg_bram_0_i_175
    SLICE_X63Y103        LUT6 (Prop_LUT6_I1_O)        0.036     6.721    pipereg14/mem_reg_bram_0_i_167/O
    SLICE_X63Y104        net (fo=4, unset)            0.195     6.916    pipereg14/n_0_mem_reg_bram_0_i_167
    SLICE_X63Y104        LUT6 (Prop_LUT6_I3_O)        0.035     6.951    pipereg14/mem_reg_bram_0_i_225/O
    SLICE_X63Y104        net (fo=5, unset)            0.201     7.152    pipereg14/n_0_mem_reg_bram_0_i_225
    SLICE_X63Y104        LUT6 (Prop_LUT6_I2_O)        0.036     7.188    pipereg14/mem_reg_bram_0_i_221/O
    SLICE_X63Y105        net (fo=3, unset)            0.144     7.332    pipereg14/n_0_mem_reg_bram_0_i_221
    SLICE_X63Y105        LUT6 (Prop_LUT6_I3_O)        0.035     7.367    pipereg14/mem_reg_bram_0_i_216/O
    SLICE_X63Y105        net (fo=4, unset)            0.092     7.459    pipereg14/n_0_mem_reg_bram_0_i_216
    SLICE_X63Y105        LUT6 (Prop_LUT6_I3_O)        0.035     7.494    pipereg14/mem_reg_bram_0_i_211/O
    SLICE_X60Y105        net (fo=4, unset)            0.304     7.798    pipereg14/n_0_mem_reg_bram_0_i_211
    SLICE_X60Y105        LUT6 (Prop_LUT6_I2_O)        0.034     7.832    pipereg14/mem_reg_bram_0_i_122/O
    SLICE_X61Y105        net (fo=4, unset)            0.189     8.021    pipereg14/n_0_mem_reg_bram_0_i_122
    SLICE_X61Y105        LUT6 (Prop_LUT6_I3_O)        0.037     8.058    pipereg14/mem_reg_bram_0_i_63/O
    SLICE_X60Y131        net (fo=14, unset)           0.474     8.532    pipereg14/n_0_mem_reg_bram_0_i_63
    SLICE_X60Y131        LUT5 (Prop_LUT5_I4_O)        0.036     8.568    pipereg14/mem_reg_bram_0__4_i_5__0/O
    RAMB36_X6Y27         net (fo=4, unset)            0.261     8.829    data_mem/dmem_replace/I17[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.000     5.000    
    AG12                                              0.000     5.000    clk
    AG12                 net (fo=0)                   0.000     5.000    clk_IBUF_inst/I
    AG12                 INBUF (Prop_INBUF_PAD_O)     0.451     5.451    clk_IBUF_inst/INBUF_INST/O
    AG12                 net (fo=1, routed)           0.000     5.451    clk_IBUF_inst/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.052     5.503    clk_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X1Y0          net (fo=1, unset)            0.223     5.726    clk_IBUF
    BUFGCE_X1Y0          BUFGCE (Prop_BUFGCE_I_O)     0.104     5.830    clk_IBUF_BUFG_inst/O
    RAMB36_X6Y27         net (fo=346, routed)         1.463     7.293    data_mem/dmem_replace/clk_IBUF_BUFG
                         clock pessimism              0.235     7.528    
                         clock uncertainty           -0.035     7.492    
    RAMB36_X6Y27         RAMB36E2 (Setup_RAMB36E2_CLKARDCLK_WEA[1])
                                                     -0.382     7.110    data_mem/dmem_replace/mem_reg_bram_0__4
  -------------------------------------------------------------------
                         required time                          7.110    
                         arrival time                          -8.829    
  -------------------------------------------------------------------
                         slack                                 -1.718    

Slack (VIOLATED) :        -1.718ns  (required time - arrival time)
  Source:                 reg_file/inst1/mem_reg_bram_0/CLKARDCLK
                            (rising edge-triggered cell RAMB36E2 clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            data_mem/dmem_replace/mem_reg_bram_0__3/WEA[1]
                            (rising edge-triggered cell RAMB36E2 clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        6.198ns  (logic 1.890ns (30.494%)  route 4.308ns (69.506%))
  Logic Levels:           18  (LUT3=1 LUT5=2 LUT6=15)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.296ns = ( 7.296 - 5.000 ) 
    Source Clock Delay      (SCD):    2.634ns
    Clock Pessimism Removal (CPR):    0.235ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.615ns (routing 0.511ns, distribution 1.104ns)
  Clock Net Delay (Destination): 1.466ns (routing 0.465ns, distribution 1.001ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000    
    AG12                                              0.000     0.000    clk
    AG12                 net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AG12                 INBUF (Prop_INBUF_PAD_O)     0.559     0.559    clk_IBUF_inst/INBUF_INST/O
    AG12                 net (fo=1, routed)           0.000     0.559    clk_IBUF_inst/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.074     0.633    clk_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X1Y0          net (fo=1, unset)            0.263     0.896    clk_IBUF
    BUFGCE_X1Y0          BUFGCE (Prop_BUFGCE_I_O)     0.123     1.019    clk_IBUF_BUFG_inst/O
    RAMB36_X6Y19         net (fo=346, routed)         1.615     2.634    reg_file/inst1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    RAMB36_X6Y19         RAMB36E2 (Prop_RAMB36E2_CLKARDCLK_DOUTADOUT[2])
                                                      1.112     3.746    reg_file/inst1/mem_reg_bram_0/DOUTADOUT[2]
    SLICE_X60Y96         net (fo=2, unset)            0.388     4.134    pipereg14/DOUTADOUT[0]
    SLICE_X60Y96         LUT5 (Prop_LUT5_I1_O)        0.057     4.191    pipereg14/result_reg_i_42/O
    SLICE_X60Y95         net (fo=9, unset)            0.146     4.337    ifetch/pc_reg/nop_q[0]
    SLICE_X60Y95         LUT3 (Prop_LUT3_I1_O)        0.108     4.445    ifetch/pc_reg/mem_reg_bram_0_i_73/O
    SLICE_X60Y96         net (fo=1, unset)            0.257     4.702    ifetch/pc_reg/mux2to1_addersub_opA_out[2]
    SLICE_X60Y96         LUT6 (Prop_LUT6_I0_O)        0.086     4.788    ifetch/pc_reg/mem_reg_bram_0_i_55/O
    SLICE_X60Y98         net (fo=5, unset)            0.147     4.935    pipereg14/I41
    SLICE_X60Y98         LUT6 (Prop_LUT6_I1_O)        0.035     4.970    pipereg14/mem_reg_bram_0_i_47__0/O
    SLICE_X60Y99         net (fo=3, unset)            0.164     5.134    pipereg14/n_0_mem_reg_bram_0_i_47__0
    SLICE_X60Y99         LUT6 (Prop_LUT6_I1_O)        0.034     5.168    pipereg14/mem_reg_bram_0_i_68__1/O
    SLICE_X63Y100        net (fo=5, unset)            0.337     5.505    pipereg14/n_0_mem_reg_bram_0_i_68__1
    SLICE_X63Y100        LUT6 (Prop_LUT6_I1_O)        0.035     5.540    pipereg14/mem_reg_bram_0_i_64/O
    SLICE_X63Y101        net (fo=5, unset)            0.146     5.686    pipereg14/n_0_mem_reg_bram_0_i_64
    SLICE_X63Y101        LUT6 (Prop_LUT6_I2_O)        0.035     5.721    pipereg14/mem_reg_bram_0_i_67__1/O
    SLICE_X63Y101        net (fo=5, unset)            0.188     5.909    pipereg14/n_0_mem_reg_bram_0_i_67__1
    SLICE_X63Y101        LUT6 (Prop_LUT6_I2_O)        0.035     5.944    pipereg14/mem_reg_bram_0__11_i_13__0/O
    SLICE_X63Y104        net (fo=5, unset)            0.202     6.146    pipereg14/n_0_mem_reg_bram_0__11_i_13__0
    SLICE_X63Y104        LUT6 (Prop_LUT6_I1_O)        0.035     6.181    pipereg14/mem_reg_bram_0_i_182/O
    SLICE_X63Y104        net (fo=5, unset)            0.268     6.449    pipereg14/n_0_mem_reg_bram_0_i_182
    SLICE_X63Y104        LUT6 (Prop_LUT6_I1_O)        0.034     6.483    pipereg14/mem_reg_bram_0_i_175/O
    SLICE_X63Y103        net (fo=5, unset)            0.202     6.685    pipereg14/n_0_mem_reg_bram_0_i_175
    SLICE_X63Y103        LUT6 (Prop_LUT6_I1_O)        0.036     6.721    pipereg14/mem_reg_bram_0_i_167/O
    SLICE_X63Y104        net (fo=4, unset)            0.195     6.916    pipereg14/n_0_mem_reg_bram_0_i_167
    SLICE_X63Y104        LUT6 (Prop_LUT6_I3_O)        0.035     6.951    pipereg14/mem_reg_bram_0_i_225/O
    SLICE_X63Y104        net (fo=5, unset)            0.201     7.152    pipereg14/n_0_mem_reg_bram_0_i_225
    SLICE_X63Y104        LUT6 (Prop_LUT6_I2_O)        0.036     7.188    pipereg14/mem_reg_bram_0_i_221/O
    SLICE_X63Y105        net (fo=3, unset)            0.144     7.332    pipereg14/n_0_mem_reg_bram_0_i_221
    SLICE_X63Y105        LUT6 (Prop_LUT6_I3_O)        0.035     7.367    pipereg14/mem_reg_bram_0_i_216/O
    SLICE_X63Y105        net (fo=4, unset)            0.092     7.459    pipereg14/n_0_mem_reg_bram_0_i_216
    SLICE_X63Y105        LUT6 (Prop_LUT6_I3_O)        0.035     7.494    pipereg14/mem_reg_bram_0_i_211/O
    SLICE_X60Y105        net (fo=4, unset)            0.304     7.798    pipereg14/n_0_mem_reg_bram_0_i_211
    SLICE_X60Y105        LUT6 (Prop_LUT6_I2_O)        0.034     7.832    pipereg14/mem_reg_bram_0_i_122/O
    SLICE_X61Y105        net (fo=4, unset)            0.189     8.021    pipereg14/n_0_mem_reg_bram_0_i_122
    SLICE_X61Y105        LUT6 (Prop_LUT6_I3_O)        0.037     8.058    pipereg14/mem_reg_bram_0_i_63/O
    SLICE_X60Y130        net (fo=14, unset)           0.527     8.585    pipereg14/n_0_mem_reg_bram_0_i_63
    SLICE_X60Y130        LUT5 (Prop_LUT5_I4_O)        0.036     8.621    pipereg14/mem_reg_bram_0__3_i_5__0/O
    RAMB36_X6Y26         net (fo=4, unset)            0.211     8.832    data_mem/dmem_replace/I14[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.000     5.000    
    AG12                                              0.000     5.000    clk
    AG12                 net (fo=0)                   0.000     5.000    clk_IBUF_inst/I
    AG12                 INBUF (Prop_INBUF_PAD_O)     0.451     5.451    clk_IBUF_inst/INBUF_INST/O
    AG12                 net (fo=1, routed)           0.000     5.451    clk_IBUF_inst/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.052     5.503    clk_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X1Y0          net (fo=1, unset)            0.223     5.726    clk_IBUF
    BUFGCE_X1Y0          BUFGCE (Prop_BUFGCE_I_O)     0.104     5.830    clk_IBUF_BUFG_inst/O
    RAMB36_X6Y26         net (fo=346, routed)         1.466     7.296    data_mem/dmem_replace/clk_IBUF_BUFG
                         clock pessimism              0.235     7.531    
                         clock uncertainty           -0.035     7.495    
    RAMB36_X6Y26         RAMB36E2 (Setup_RAMB36E2_CLKARDCLK_WEA[1])
                                                     -0.382     7.113    data_mem/dmem_replace/mem_reg_bram_0__3
  -------------------------------------------------------------------
                         required time                          7.113    
                         arrival time                          -8.832    
  -------------------------------------------------------------------
                         slack                                 -1.718    

Slack (VIOLATED) :        -1.715ns  (required time - arrival time)
  Source:                 reg_file/inst1/mem_reg_bram_0/CLKARDCLK
                            (rising edge-triggered cell RAMB36E2 clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            data_mem/dmem_replace/mem_reg_bram_0__8/WEA[0]
                            (rising edge-triggered cell RAMB36E2 clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        6.248ns  (logic 1.889ns (30.234%)  route 4.359ns (69.766%))
  Logic Levels:           18  (LUT3=1 LUT4=1 LUT5=1 LUT6=15)
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.290ns = ( 7.290 - 5.000 ) 
    Source Clock Delay      (SCD):    2.634ns
    Clock Pessimism Removal (CPR):    0.294ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.615ns (routing 0.511ns, distribution 1.104ns)
  Clock Net Delay (Destination): 1.460ns (routing 0.465ns, distribution 0.995ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000    
    AG12                                              0.000     0.000    clk
    AG12                 net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AG12                 INBUF (Prop_INBUF_PAD_O)     0.559     0.559    clk_IBUF_inst/INBUF_INST/O
    AG12                 net (fo=1, routed)           0.000     0.559    clk_IBUF_inst/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.074     0.633    clk_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X1Y0          net (fo=1, unset)            0.263     0.896    clk_IBUF
    BUFGCE_X1Y0          BUFGCE (Prop_BUFGCE_I_O)     0.123     1.019    clk_IBUF_BUFG_inst/O
    RAMB36_X6Y19         net (fo=346, routed)         1.615     2.634    reg_file/inst1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    RAMB36_X6Y19         RAMB36E2 (Prop_RAMB36E2_CLKARDCLK_DOUTADOUT[2])
                                                      1.112     3.746    reg_file/inst1/mem_reg_bram_0/DOUTADOUT[2]
    SLICE_X60Y96         net (fo=2, unset)            0.388     4.134    pipereg14/DOUTADOUT[0]
    SLICE_X60Y96         LUT5 (Prop_LUT5_I1_O)        0.057     4.191    pipereg14/result_reg_i_42/O
    SLICE_X60Y95         net (fo=9, unset)            0.146     4.337    ifetch/pc_reg/nop_q[0]
    SLICE_X60Y95         LUT3 (Prop_LUT3_I1_O)        0.108     4.445    ifetch/pc_reg/mem_reg_bram_0_i_73/O
    SLICE_X60Y96         net (fo=1, unset)            0.257     4.702    ifetch/pc_reg/mux2to1_addersub_opA_out[2]
    SLICE_X60Y96         LUT6 (Prop_LUT6_I0_O)        0.086     4.788    ifetch/pc_reg/mem_reg_bram_0_i_55/O
    SLICE_X60Y98         net (fo=5, unset)            0.147     4.935    pipereg14/I41
    SLICE_X60Y98         LUT6 (Prop_LUT6_I1_O)        0.035     4.970    pipereg14/mem_reg_bram_0_i_47__0/O
    SLICE_X60Y99         net (fo=3, unset)            0.164     5.134    pipereg14/n_0_mem_reg_bram_0_i_47__0
    SLICE_X60Y99         LUT6 (Prop_LUT6_I1_O)        0.034     5.168    pipereg14/mem_reg_bram_0_i_68__1/O
    SLICE_X63Y100        net (fo=5, unset)            0.337     5.505    pipereg14/n_0_mem_reg_bram_0_i_68__1
    SLICE_X63Y100        LUT6 (Prop_LUT6_I1_O)        0.035     5.540    pipereg14/mem_reg_bram_0_i_64/O
    SLICE_X63Y101        net (fo=5, unset)            0.146     5.686    pipereg14/n_0_mem_reg_bram_0_i_64
    SLICE_X63Y101        LUT6 (Prop_LUT6_I2_O)        0.035     5.721    pipereg14/mem_reg_bram_0_i_67__1/O
    SLICE_X63Y101        net (fo=5, unset)            0.188     5.909    pipereg14/n_0_mem_reg_bram_0_i_67__1
    SLICE_X63Y101        LUT6 (Prop_LUT6_I2_O)        0.035     5.944    pipereg14/mem_reg_bram_0__11_i_13__0/O
    SLICE_X63Y104        net (fo=5, unset)            0.202     6.146    pipereg14/n_0_mem_reg_bram_0__11_i_13__0
    SLICE_X63Y104        LUT6 (Prop_LUT6_I1_O)        0.035     6.181    pipereg14/mem_reg_bram_0_i_182/O
    SLICE_X63Y104        net (fo=5, unset)            0.268     6.449    pipereg14/n_0_mem_reg_bram_0_i_182
    SLICE_X63Y104        LUT6 (Prop_LUT6_I1_O)        0.034     6.483    pipereg14/mem_reg_bram_0_i_175/O
    SLICE_X63Y103        net (fo=5, unset)            0.202     6.685    pipereg14/n_0_mem_reg_bram_0_i_175
    SLICE_X63Y103        LUT6 (Prop_LUT6_I1_O)        0.036     6.721    pipereg14/mem_reg_bram_0_i_167/O
    SLICE_X63Y104        net (fo=4, unset)            0.195     6.916    pipereg14/n_0_mem_reg_bram_0_i_167
    SLICE_X63Y104        LUT6 (Prop_LUT6_I3_O)        0.035     6.951    pipereg14/mem_reg_bram_0_i_225/O
    SLICE_X63Y104        net (fo=5, unset)            0.201     7.152    pipereg14/n_0_mem_reg_bram_0_i_225
    SLICE_X63Y104        LUT6 (Prop_LUT6_I2_O)        0.036     7.188    pipereg14/mem_reg_bram_0_i_221/O
    SLICE_X63Y105        net (fo=3, unset)            0.144     7.332    pipereg14/n_0_mem_reg_bram_0_i_221
    SLICE_X63Y105        LUT6 (Prop_LUT6_I3_O)        0.035     7.367    pipereg14/mem_reg_bram_0_i_216/O
    SLICE_X63Y105        net (fo=4, unset)            0.092     7.459    pipereg14/n_0_mem_reg_bram_0_i_216
    SLICE_X63Y105        LUT6 (Prop_LUT6_I3_O)        0.035     7.494    pipereg14/mem_reg_bram_0_i_211/O
    SLICE_X60Y105        net (fo=4, unset)            0.304     7.798    pipereg14/n_0_mem_reg_bram_0_i_211
    SLICE_X60Y105        LUT6 (Prop_LUT6_I2_O)        0.034     7.832    pipereg14/mem_reg_bram_0_i_122/O
    SLICE_X61Y105        net (fo=4, unset)            0.189     8.021    pipereg14/n_0_mem_reg_bram_0_i_122
    SLICE_X61Y105        LUT6 (Prop_LUT6_I3_O)        0.037     8.058    pipereg14/mem_reg_bram_0_i_63/O
    SLICE_X68Y108        net (fo=14, unset)           0.332     8.390    pipereg14/n_0_mem_reg_bram_0_i_63
    SLICE_X68Y108        LUT4 (Prop_LUT4_I3_O)        0.035     8.425    pipereg14/mem_reg_bram_0__8_i_5__0/O
    RAMB36_X7Y21         net (fo=4, unset)            0.457     8.882    data_mem/dmem_replace/I29[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.000     5.000    
    AG12                                              0.000     5.000    clk
    AG12                 net (fo=0)                   0.000     5.000    clk_IBUF_inst/I
    AG12                 INBUF (Prop_INBUF_PAD_O)     0.451     5.451    clk_IBUF_inst/INBUF_INST/O
    AG12                 net (fo=1, routed)           0.000     5.451    clk_IBUF_inst/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.052     5.503    clk_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X1Y0          net (fo=1, unset)            0.223     5.726    clk_IBUF
    BUFGCE_X1Y0          BUFGCE (Prop_BUFGCE_I_O)     0.104     5.830    clk_IBUF_BUFG_inst/O
    RAMB36_X7Y21         net (fo=346, routed)         1.460     7.290    data_mem/dmem_replace/clk_IBUF_BUFG
                         clock pessimism              0.294     7.584    
                         clock uncertainty           -0.035     7.548    
    RAMB36_X7Y21         RAMB36E2 (Setup_RAMB36E2_CLKARDCLK_WEA[0])
                                                     -0.382     7.166    data_mem/dmem_replace/mem_reg_bram_0__8
  -------------------------------------------------------------------
                         required time                          7.166    
                         arrival time                          -8.882    
  -------------------------------------------------------------------
                         slack                                 -1.715    

Slack (VIOLATED) :        -1.711ns  (required time - arrival time)
  Source:                 reg_file/inst1/mem_reg_bram_0/CLKARDCLK
                            (rising edge-triggered cell RAMB36E2 clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            data_mem/dmem_replace/mem_reg_bram_0__3/WEA[0]
                            (rising edge-triggered cell RAMB36E2 clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        6.191ns  (logic 1.890ns (30.528%)  route 4.301ns (69.472%))
  Logic Levels:           18  (LUT3=1 LUT5=2 LUT6=15)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.296ns = ( 7.296 - 5.000 ) 
    Source Clock Delay      (SCD):    2.634ns
    Clock Pessimism Removal (CPR):    0.235ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.615ns (routing 0.511ns, distribution 1.104ns)
  Clock Net Delay (Destination): 1.466ns (routing 0.465ns, distribution 1.001ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000    
    AG12                                              0.000     0.000    clk
    AG12                 net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AG12                 INBUF (Prop_INBUF_PAD_O)     0.559     0.559    clk_IBUF_inst/INBUF_INST/O
    AG12                 net (fo=1, routed)           0.000     0.559    clk_IBUF_inst/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.074     0.633    clk_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X1Y0          net (fo=1, unset)            0.263     0.896    clk_IBUF
    BUFGCE_X1Y0          BUFGCE (Prop_BUFGCE_I_O)     0.123     1.019    clk_IBUF_BUFG_inst/O
    RAMB36_X6Y19         net (fo=346, routed)         1.615     2.634    reg_file/inst1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    RAMB36_X6Y19         RAMB36E2 (Prop_RAMB36E2_CLKARDCLK_DOUTADOUT[2])
                                                      1.112     3.746    reg_file/inst1/mem_reg_bram_0/DOUTADOUT[2]
    SLICE_X60Y96         net (fo=2, unset)            0.388     4.134    pipereg14/DOUTADOUT[0]
    SLICE_X60Y96         LUT5 (Prop_LUT5_I1_O)        0.057     4.191    pipereg14/result_reg_i_42/O
    SLICE_X60Y95         net (fo=9, unset)            0.146     4.337    ifetch/pc_reg/nop_q[0]
    SLICE_X60Y95         LUT3 (Prop_LUT3_I1_O)        0.108     4.445    ifetch/pc_reg/mem_reg_bram_0_i_73/O
    SLICE_X60Y96         net (fo=1, unset)            0.257     4.702    ifetch/pc_reg/mux2to1_addersub_opA_out[2]
    SLICE_X60Y96         LUT6 (Prop_LUT6_I0_O)        0.086     4.788    ifetch/pc_reg/mem_reg_bram_0_i_55/O
    SLICE_X60Y98         net (fo=5, unset)            0.147     4.935    pipereg14/I41
    SLICE_X60Y98         LUT6 (Prop_LUT6_I1_O)        0.035     4.970    pipereg14/mem_reg_bram_0_i_47__0/O
    SLICE_X60Y99         net (fo=3, unset)            0.164     5.134    pipereg14/n_0_mem_reg_bram_0_i_47__0
    SLICE_X60Y99         LUT6 (Prop_LUT6_I1_O)        0.034     5.168    pipereg14/mem_reg_bram_0_i_68__1/O
    SLICE_X63Y100        net (fo=5, unset)            0.337     5.505    pipereg14/n_0_mem_reg_bram_0_i_68__1
    SLICE_X63Y100        LUT6 (Prop_LUT6_I1_O)        0.035     5.540    pipereg14/mem_reg_bram_0_i_64/O
    SLICE_X63Y101        net (fo=5, unset)            0.146     5.686    pipereg14/n_0_mem_reg_bram_0_i_64
    SLICE_X63Y101        LUT6 (Prop_LUT6_I2_O)        0.035     5.721    pipereg14/mem_reg_bram_0_i_67__1/O
    SLICE_X63Y101        net (fo=5, unset)            0.188     5.909    pipereg14/n_0_mem_reg_bram_0_i_67__1
    SLICE_X63Y101        LUT6 (Prop_LUT6_I2_O)        0.035     5.944    pipereg14/mem_reg_bram_0__11_i_13__0/O
    SLICE_X63Y104        net (fo=5, unset)            0.202     6.146    pipereg14/n_0_mem_reg_bram_0__11_i_13__0
    SLICE_X63Y104        LUT6 (Prop_LUT6_I1_O)        0.035     6.181    pipereg14/mem_reg_bram_0_i_182/O
    SLICE_X63Y104        net (fo=5, unset)            0.268     6.449    pipereg14/n_0_mem_reg_bram_0_i_182
    SLICE_X63Y104        LUT6 (Prop_LUT6_I1_O)        0.034     6.483    pipereg14/mem_reg_bram_0_i_175/O
    SLICE_X63Y103        net (fo=5, unset)            0.202     6.685    pipereg14/n_0_mem_reg_bram_0_i_175
    SLICE_X63Y103        LUT6 (Prop_LUT6_I1_O)        0.036     6.721    pipereg14/mem_reg_bram_0_i_167/O
    SLICE_X63Y104        net (fo=4, unset)            0.195     6.916    pipereg14/n_0_mem_reg_bram_0_i_167
    SLICE_X63Y104        LUT6 (Prop_LUT6_I3_O)        0.035     6.951    pipereg14/mem_reg_bram_0_i_225/O
    SLICE_X63Y104        net (fo=5, unset)            0.201     7.152    pipereg14/n_0_mem_reg_bram_0_i_225
    SLICE_X63Y104        LUT6 (Prop_LUT6_I2_O)        0.036     7.188    pipereg14/mem_reg_bram_0_i_221/O
    SLICE_X63Y105        net (fo=3, unset)            0.144     7.332    pipereg14/n_0_mem_reg_bram_0_i_221
    SLICE_X63Y105        LUT6 (Prop_LUT6_I3_O)        0.035     7.367    pipereg14/mem_reg_bram_0_i_216/O
    SLICE_X63Y105        net (fo=4, unset)            0.092     7.459    pipereg14/n_0_mem_reg_bram_0_i_216
    SLICE_X63Y105        LUT6 (Prop_LUT6_I3_O)        0.035     7.494    pipereg14/mem_reg_bram_0_i_211/O
    SLICE_X60Y105        net (fo=4, unset)            0.304     7.798    pipereg14/n_0_mem_reg_bram_0_i_211
    SLICE_X60Y105        LUT6 (Prop_LUT6_I2_O)        0.034     7.832    pipereg14/mem_reg_bram_0_i_122/O
    SLICE_X61Y105        net (fo=4, unset)            0.189     8.021    pipereg14/n_0_mem_reg_bram_0_i_122
    SLICE_X61Y105        LUT6 (Prop_LUT6_I3_O)        0.037     8.058    pipereg14/mem_reg_bram_0_i_63/O
    SLICE_X60Y130        net (fo=14, unset)           0.527     8.585    pipereg14/n_0_mem_reg_bram_0_i_63
    SLICE_X60Y130        LUT5 (Prop_LUT5_I4_O)        0.036     8.621    pipereg14/mem_reg_bram_0__3_i_5__0/O
    RAMB36_X6Y26         net (fo=4, unset)            0.204     8.825    data_mem/dmem_replace/I14[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.000     5.000    
    AG12                                              0.000     5.000    clk
    AG12                 net (fo=0)                   0.000     5.000    clk_IBUF_inst/I
    AG12                 INBUF (Prop_INBUF_PAD_O)     0.451     5.451    clk_IBUF_inst/INBUF_INST/O
    AG12                 net (fo=1, routed)           0.000     5.451    clk_IBUF_inst/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.052     5.503    clk_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X1Y0          net (fo=1, unset)            0.223     5.726    clk_IBUF
    BUFGCE_X1Y0          BUFGCE (Prop_BUFGCE_I_O)     0.104     5.830    clk_IBUF_BUFG_inst/O
    RAMB36_X6Y26         net (fo=346, routed)         1.466     7.296    data_mem/dmem_replace/clk_IBUF_BUFG
                         clock pessimism              0.235     7.531    
                         clock uncertainty           -0.035     7.495    
    RAMB36_X6Y26         RAMB36E2 (Setup_RAMB36E2_CLKARDCLK_WEA[0])
                                                     -0.382     7.113    data_mem/dmem_replace/mem_reg_bram_0__3
  -------------------------------------------------------------------
                         required time                          7.113    
                         arrival time                          -8.825    
  -------------------------------------------------------------------
                         slack                                 -1.711    

Slack (VIOLATED) :        -1.674ns  (required time - arrival time)
  Source:                 reg_file/inst1/mem_reg_bram_0/CLKARDCLK
                            (rising edge-triggered cell RAMB36E2 clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            data_mem/dmem_replace/mem_reg_bram_0__9/WEA[0]
                            (rising edge-triggered cell RAMB36E2 clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        6.209ns  (logic 1.889ns (30.424%)  route 4.320ns (69.576%))
  Logic Levels:           18  (LUT3=1 LUT4=1 LUT5=1 LUT6=15)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.292ns = ( 7.292 - 5.000 ) 
    Source Clock Delay      (SCD):    2.634ns
    Clock Pessimism Removal (CPR):    0.294ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.615ns (routing 0.511ns, distribution 1.104ns)
  Clock Net Delay (Destination): 1.462ns (routing 0.465ns, distribution 0.997ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000    
    AG12                                              0.000     0.000    clk
    AG12                 net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AG12                 INBUF (Prop_INBUF_PAD_O)     0.559     0.559    clk_IBUF_inst/INBUF_INST/O
    AG12                 net (fo=1, routed)           0.000     0.559    clk_IBUF_inst/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.074     0.633    clk_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X1Y0          net (fo=1, unset)            0.263     0.896    clk_IBUF
    BUFGCE_X1Y0          BUFGCE (Prop_BUFGCE_I_O)     0.123     1.019    clk_IBUF_BUFG_inst/O
    RAMB36_X6Y19         net (fo=346, routed)         1.615     2.634    reg_file/inst1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    RAMB36_X6Y19         RAMB36E2 (Prop_RAMB36E2_CLKARDCLK_DOUTADOUT[2])
                                                      1.112     3.746    reg_file/inst1/mem_reg_bram_0/DOUTADOUT[2]
    SLICE_X60Y96         net (fo=2, unset)            0.388     4.134    pipereg14/DOUTADOUT[0]
    SLICE_X60Y96         LUT5 (Prop_LUT5_I1_O)        0.057     4.191    pipereg14/result_reg_i_42/O
    SLICE_X60Y95         net (fo=9, unset)            0.146     4.337    ifetch/pc_reg/nop_q[0]
    SLICE_X60Y95         LUT3 (Prop_LUT3_I1_O)        0.108     4.445    ifetch/pc_reg/mem_reg_bram_0_i_73/O
    SLICE_X60Y96         net (fo=1, unset)            0.257     4.702    ifetch/pc_reg/mux2to1_addersub_opA_out[2]
    SLICE_X60Y96         LUT6 (Prop_LUT6_I0_O)        0.086     4.788    ifetch/pc_reg/mem_reg_bram_0_i_55/O
    SLICE_X60Y98         net (fo=5, unset)            0.147     4.935    pipereg14/I41
    SLICE_X60Y98         LUT6 (Prop_LUT6_I1_O)        0.035     4.970    pipereg14/mem_reg_bram_0_i_47__0/O
    SLICE_X60Y99         net (fo=3, unset)            0.164     5.134    pipereg14/n_0_mem_reg_bram_0_i_47__0
    SLICE_X60Y99         LUT6 (Prop_LUT6_I1_O)        0.034     5.168    pipereg14/mem_reg_bram_0_i_68__1/O
    SLICE_X63Y100        net (fo=5, unset)            0.337     5.505    pipereg14/n_0_mem_reg_bram_0_i_68__1
    SLICE_X63Y100        LUT6 (Prop_LUT6_I1_O)        0.035     5.540    pipereg14/mem_reg_bram_0_i_64/O
    SLICE_X63Y101        net (fo=5, unset)            0.146     5.686    pipereg14/n_0_mem_reg_bram_0_i_64
    SLICE_X63Y101        LUT6 (Prop_LUT6_I2_O)        0.035     5.721    pipereg14/mem_reg_bram_0_i_67__1/O
    SLICE_X63Y101        net (fo=5, unset)            0.188     5.909    pipereg14/n_0_mem_reg_bram_0_i_67__1
    SLICE_X63Y101        LUT6 (Prop_LUT6_I2_O)        0.035     5.944    pipereg14/mem_reg_bram_0__11_i_13__0/O
    SLICE_X63Y104        net (fo=5, unset)            0.202     6.146    pipereg14/n_0_mem_reg_bram_0__11_i_13__0
    SLICE_X63Y104        LUT6 (Prop_LUT6_I1_O)        0.035     6.181    pipereg14/mem_reg_bram_0_i_182/O
    SLICE_X63Y104        net (fo=5, unset)            0.268     6.449    pipereg14/n_0_mem_reg_bram_0_i_182
    SLICE_X63Y104        LUT6 (Prop_LUT6_I1_O)        0.034     6.483    pipereg14/mem_reg_bram_0_i_175/O
    SLICE_X63Y103        net (fo=5, unset)            0.202     6.685    pipereg14/n_0_mem_reg_bram_0_i_175
    SLICE_X63Y103        LUT6 (Prop_LUT6_I1_O)        0.036     6.721    pipereg14/mem_reg_bram_0_i_167/O
    SLICE_X63Y104        net (fo=4, unset)            0.195     6.916    pipereg14/n_0_mem_reg_bram_0_i_167
    SLICE_X63Y104        LUT6 (Prop_LUT6_I3_O)        0.035     6.951    pipereg14/mem_reg_bram_0_i_225/O
    SLICE_X63Y104        net (fo=5, unset)            0.201     7.152    pipereg14/n_0_mem_reg_bram_0_i_225
    SLICE_X63Y104        LUT6 (Prop_LUT6_I2_O)        0.036     7.188    pipereg14/mem_reg_bram_0_i_221/O
    SLICE_X63Y105        net (fo=3, unset)            0.144     7.332    pipereg14/n_0_mem_reg_bram_0_i_221
    SLICE_X63Y105        LUT6 (Prop_LUT6_I3_O)        0.035     7.367    pipereg14/mem_reg_bram_0_i_216/O
    SLICE_X63Y105        net (fo=4, unset)            0.092     7.459    pipereg14/n_0_mem_reg_bram_0_i_216
    SLICE_X63Y105        LUT6 (Prop_LUT6_I3_O)        0.035     7.494    pipereg14/mem_reg_bram_0_i_211/O
    SLICE_X60Y105        net (fo=4, unset)            0.304     7.798    pipereg14/n_0_mem_reg_bram_0_i_211
    SLICE_X60Y105        LUT6 (Prop_LUT6_I2_O)        0.034     7.832    pipereg14/mem_reg_bram_0_i_122/O
    SLICE_X61Y105        net (fo=4, unset)            0.189     8.021    pipereg14/n_0_mem_reg_bram_0_i_122
    SLICE_X61Y105        LUT6 (Prop_LUT6_I3_O)        0.037     8.058    pipereg14/mem_reg_bram_0_i_63/O
    SLICE_X65Y107        net (fo=14, unset)           0.277     8.335    pipereg14/n_0_mem_reg_bram_0_i_63
    SLICE_X65Y107        LUT4 (Prop_LUT4_I3_O)        0.035     8.370    pipereg14/mem_reg_bram_0__9_i_5__0/O
    RAMB36_X7Y22         net (fo=4, unset)            0.473     8.843    data_mem/dmem_replace/I32[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.000     5.000    
    AG12                                              0.000     5.000    clk
    AG12                 net (fo=0)                   0.000     5.000    clk_IBUF_inst/I
    AG12                 INBUF (Prop_INBUF_PAD_O)     0.451     5.451    clk_IBUF_inst/INBUF_INST/O
    AG12                 net (fo=1, routed)           0.000     5.451    clk_IBUF_inst/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.052     5.503    clk_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X1Y0          net (fo=1, unset)            0.223     5.726    clk_IBUF
    BUFGCE_X1Y0          BUFGCE (Prop_BUFGCE_I_O)     0.104     5.830    clk_IBUF_BUFG_inst/O
    RAMB36_X7Y22         net (fo=346, routed)         1.462     7.292    data_mem/dmem_replace/clk_IBUF_BUFG
                         clock pessimism              0.294     7.586    
                         clock uncertainty           -0.035     7.550    
    RAMB36_X7Y22         RAMB36E2 (Setup_RAMB36E2_CLKARDCLK_WEA[0])
                                                     -0.382     7.168    data_mem/dmem_replace/mem_reg_bram_0__9
  -------------------------------------------------------------------
                         required time                          7.168    
                         arrival time                          -8.843    
  -------------------------------------------------------------------
                         slack                                 -1.674    

Slack (VIOLATED) :        -1.650ns  (required time - arrival time)
  Source:                 reg_file/inst1/mem_reg_bram_0/CLKARDCLK
                            (rising edge-triggered cell RAMB36E2 clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            data_mem/dmem_replace/mem_reg_bram_0__7/WEA[0]
                            (rising edge-triggered cell RAMB36E2 clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        6.180ns  (logic 1.889ns (30.566%)  route 4.291ns (69.434%))
  Logic Levels:           18  (LUT3=1 LUT4=1 LUT5=1 LUT6=15)
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.287ns = ( 7.287 - 5.000 ) 
    Source Clock Delay      (SCD):    2.634ns
    Clock Pessimism Removal (CPR):    0.294ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.615ns (routing 0.511ns, distribution 1.104ns)
  Clock Net Delay (Destination): 1.457ns (routing 0.465ns, distribution 0.992ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000    
    AG12                                              0.000     0.000    clk
    AG12                 net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AG12                 INBUF (Prop_INBUF_PAD_O)     0.559     0.559    clk_IBUF_inst/INBUF_INST/O
    AG12                 net (fo=1, routed)           0.000     0.559    clk_IBUF_inst/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.074     0.633    clk_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X1Y0          net (fo=1, unset)            0.263     0.896    clk_IBUF
    BUFGCE_X1Y0          BUFGCE (Prop_BUFGCE_I_O)     0.123     1.019    clk_IBUF_BUFG_inst/O
    RAMB36_X6Y19         net (fo=346, routed)         1.615     2.634    reg_file/inst1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    RAMB36_X6Y19         RAMB36E2 (Prop_RAMB36E2_CLKARDCLK_DOUTADOUT[2])
                                                      1.112     3.746    reg_file/inst1/mem_reg_bram_0/DOUTADOUT[2]
    SLICE_X60Y96         net (fo=2, unset)            0.388     4.134    pipereg14/DOUTADOUT[0]
    SLICE_X60Y96         LUT5 (Prop_LUT5_I1_O)        0.057     4.191    pipereg14/result_reg_i_42/O
    SLICE_X60Y95         net (fo=9, unset)            0.146     4.337    ifetch/pc_reg/nop_q[0]
    SLICE_X60Y95         LUT3 (Prop_LUT3_I1_O)        0.108     4.445    ifetch/pc_reg/mem_reg_bram_0_i_73/O
    SLICE_X60Y96         net (fo=1, unset)            0.257     4.702    ifetch/pc_reg/mux2to1_addersub_opA_out[2]
    SLICE_X60Y96         LUT6 (Prop_LUT6_I0_O)        0.086     4.788    ifetch/pc_reg/mem_reg_bram_0_i_55/O
    SLICE_X60Y98         net (fo=5, unset)            0.147     4.935    pipereg14/I41
    SLICE_X60Y98         LUT6 (Prop_LUT6_I1_O)        0.035     4.970    pipereg14/mem_reg_bram_0_i_47__0/O
    SLICE_X60Y99         net (fo=3, unset)            0.164     5.134    pipereg14/n_0_mem_reg_bram_0_i_47__0
    SLICE_X60Y99         LUT6 (Prop_LUT6_I1_O)        0.034     5.168    pipereg14/mem_reg_bram_0_i_68__1/O
    SLICE_X63Y100        net (fo=5, unset)            0.337     5.505    pipereg14/n_0_mem_reg_bram_0_i_68__1
    SLICE_X63Y100        LUT6 (Prop_LUT6_I1_O)        0.035     5.540    pipereg14/mem_reg_bram_0_i_64/O
    SLICE_X63Y101        net (fo=5, unset)            0.146     5.686    pipereg14/n_0_mem_reg_bram_0_i_64
    SLICE_X63Y101        LUT6 (Prop_LUT6_I2_O)        0.035     5.721    pipereg14/mem_reg_bram_0_i_67__1/O
    SLICE_X63Y101        net (fo=5, unset)            0.188     5.909    pipereg14/n_0_mem_reg_bram_0_i_67__1
    SLICE_X63Y101        LUT6 (Prop_LUT6_I2_O)        0.035     5.944    pipereg14/mem_reg_bram_0__11_i_13__0/O
    SLICE_X63Y104        net (fo=5, unset)            0.202     6.146    pipereg14/n_0_mem_reg_bram_0__11_i_13__0
    SLICE_X63Y104        LUT6 (Prop_LUT6_I1_O)        0.035     6.181    pipereg14/mem_reg_bram_0_i_182/O
    SLICE_X63Y104        net (fo=5, unset)            0.268     6.449    pipereg14/n_0_mem_reg_bram_0_i_182
    SLICE_X63Y104        LUT6 (Prop_LUT6_I1_O)        0.034     6.483    pipereg14/mem_reg_bram_0_i_175/O
    SLICE_X63Y103        net (fo=5, unset)            0.202     6.685    pipereg14/n_0_mem_reg_bram_0_i_175
    SLICE_X63Y103        LUT6 (Prop_LUT6_I1_O)        0.036     6.721    pipereg14/mem_reg_bram_0_i_167/O
    SLICE_X63Y104        net (fo=4, unset)            0.195     6.916    pipereg14/n_0_mem_reg_bram_0_i_167
    SLICE_X63Y104        LUT6 (Prop_LUT6_I3_O)        0.035     6.951    pipereg14/mem_reg_bram_0_i_225/O
    SLICE_X63Y104        net (fo=5, unset)            0.201     7.152    pipereg14/n_0_mem_reg_bram_0_i_225
    SLICE_X63Y104        LUT6 (Prop_LUT6_I2_O)        0.036     7.188    pipereg14/mem_reg_bram_0_i_221/O
    SLICE_X63Y105        net (fo=3, unset)            0.144     7.332    pipereg14/n_0_mem_reg_bram_0_i_221
    SLICE_X63Y105        LUT6 (Prop_LUT6_I3_O)        0.035     7.367    pipereg14/mem_reg_bram_0_i_216/O
    SLICE_X63Y105        net (fo=4, unset)            0.092     7.459    pipereg14/n_0_mem_reg_bram_0_i_216
    SLICE_X63Y105        LUT6 (Prop_LUT6_I3_O)        0.035     7.494    pipereg14/mem_reg_bram_0_i_211/O
    SLICE_X60Y105        net (fo=4, unset)            0.304     7.798    pipereg14/n_0_mem_reg_bram_0_i_211
    SLICE_X60Y105        LUT6 (Prop_LUT6_I2_O)        0.034     7.832    pipereg14/mem_reg_bram_0_i_122/O
    SLICE_X61Y105        net (fo=4, unset)            0.189     8.021    pipereg14/n_0_mem_reg_bram_0_i_122
    SLICE_X61Y105        LUT6 (Prop_LUT6_I3_O)        0.037     8.058    pipereg14/mem_reg_bram_0_i_63/O
    SLICE_X68Y104        net (fo=14, unset)           0.327     8.385    pipereg14/n_0_mem_reg_bram_0_i_63
    SLICE_X68Y104        LUT4 (Prop_LUT4_I3_O)        0.035     8.420    pipereg14/mem_reg_bram_0__7_i_15__0/O
    RAMB36_X7Y20         net (fo=4, unset)            0.394     8.814    data_mem/dmem_replace/I26[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.000     5.000    
    AG12                                              0.000     5.000    clk
    AG12                 net (fo=0)                   0.000     5.000    clk_IBUF_inst/I
    AG12                 INBUF (Prop_INBUF_PAD_O)     0.451     5.451    clk_IBUF_inst/INBUF_INST/O
    AG12                 net (fo=1, routed)           0.000     5.451    clk_IBUF_inst/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.052     5.503    clk_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X1Y0          net (fo=1, unset)            0.223     5.726    clk_IBUF
    BUFGCE_X1Y0          BUFGCE (Prop_BUFGCE_I_O)     0.104     5.830    clk_IBUF_BUFG_inst/O
    RAMB36_X7Y20         net (fo=346, routed)         1.457     7.287    data_mem/dmem_replace/clk_IBUF_BUFG
                         clock pessimism              0.294     7.581    
                         clock uncertainty           -0.035     7.545    
    RAMB36_X7Y20         RAMB36E2 (Setup_RAMB36E2_CLKARDCLK_WEA[0])
                                                     -0.382     7.163    data_mem/dmem_replace/mem_reg_bram_0__7
  -------------------------------------------------------------------
                         required time                          7.163    
                         arrival time                          -8.814    
  -------------------------------------------------------------------
                         slack                                 -1.650    

Slack (VIOLATED) :        -1.626ns  (required time - arrival time)
  Source:                 reg_file/inst1/mem_reg_bram_0/CLKARDCLK
                            (rising edge-triggered cell RAMB36E2 clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            data_mem/dmem_replace/mem_reg_bram_0__2/WEA[1]
                            (rising edge-triggered cell RAMB36E2 clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        6.108ns  (logic 1.890ns (30.943%)  route 4.218ns (69.057%))
  Logic Levels:           18  (LUT3=1 LUT5=2 LUT6=15)
  Clock Path Skew:        -0.101ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.298ns = ( 7.298 - 5.000 ) 
    Source Clock Delay      (SCD):    2.634ns
    Clock Pessimism Removal (CPR):    0.235ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.615ns (routing 0.511ns, distribution 1.104ns)
  Clock Net Delay (Destination): 1.468ns (routing 0.465ns, distribution 1.003ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000    
    AG12                                              0.000     0.000    clk
    AG12                 net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AG12                 INBUF (Prop_INBUF_PAD_O)     0.559     0.559    clk_IBUF_inst/INBUF_INST/O
    AG12                 net (fo=1, routed)           0.000     0.559    clk_IBUF_inst/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.074     0.633    clk_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X1Y0          net (fo=1, unset)            0.263     0.896    clk_IBUF
    BUFGCE_X1Y0          BUFGCE (Prop_BUFGCE_I_O)     0.123     1.019    clk_IBUF_BUFG_inst/O
    RAMB36_X6Y19         net (fo=346, routed)         1.615     2.634    reg_file/inst1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    RAMB36_X6Y19         RAMB36E2 (Prop_RAMB36E2_CLKARDCLK_DOUTADOUT[2])
                                                      1.112     3.746    reg_file/inst1/mem_reg_bram_0/DOUTADOUT[2]
    SLICE_X60Y96         net (fo=2, unset)            0.388     4.134    pipereg14/DOUTADOUT[0]
    SLICE_X60Y96         LUT5 (Prop_LUT5_I1_O)        0.057     4.191    pipereg14/result_reg_i_42/O
    SLICE_X60Y95         net (fo=9, unset)            0.146     4.337    ifetch/pc_reg/nop_q[0]
    SLICE_X60Y95         LUT3 (Prop_LUT3_I1_O)        0.108     4.445    ifetch/pc_reg/mem_reg_bram_0_i_73/O
    SLICE_X60Y96         net (fo=1, unset)            0.257     4.702    ifetch/pc_reg/mux2to1_addersub_opA_out[2]
    SLICE_X60Y96         LUT6 (Prop_LUT6_I0_O)        0.086     4.788    ifetch/pc_reg/mem_reg_bram_0_i_55/O
    SLICE_X60Y98         net (fo=5, unset)            0.147     4.935    pipereg14/I41
    SLICE_X60Y98         LUT6 (Prop_LUT6_I1_O)        0.035     4.970    pipereg14/mem_reg_bram_0_i_47__0/O
    SLICE_X60Y99         net (fo=3, unset)            0.164     5.134    pipereg14/n_0_mem_reg_bram_0_i_47__0
    SLICE_X60Y99         LUT6 (Prop_LUT6_I1_O)        0.034     5.168    pipereg14/mem_reg_bram_0_i_68__1/O
    SLICE_X63Y100        net (fo=5, unset)            0.337     5.505    pipereg14/n_0_mem_reg_bram_0_i_68__1
    SLICE_X63Y100        LUT6 (Prop_LUT6_I1_O)        0.035     5.540    pipereg14/mem_reg_bram_0_i_64/O
    SLICE_X63Y101        net (fo=5, unset)            0.146     5.686    pipereg14/n_0_mem_reg_bram_0_i_64
    SLICE_X63Y101        LUT6 (Prop_LUT6_I2_O)        0.035     5.721    pipereg14/mem_reg_bram_0_i_67__1/O
    SLICE_X63Y101        net (fo=5, unset)            0.188     5.909    pipereg14/n_0_mem_reg_bram_0_i_67__1
    SLICE_X63Y101        LUT6 (Prop_LUT6_I2_O)        0.035     5.944    pipereg14/mem_reg_bram_0__11_i_13__0/O
    SLICE_X63Y104        net (fo=5, unset)            0.202     6.146    pipereg14/n_0_mem_reg_bram_0__11_i_13__0
    SLICE_X63Y104        LUT6 (Prop_LUT6_I1_O)        0.035     6.181    pipereg14/mem_reg_bram_0_i_182/O
    SLICE_X63Y104        net (fo=5, unset)            0.268     6.449    pipereg14/n_0_mem_reg_bram_0_i_182
    SLICE_X63Y104        LUT6 (Prop_LUT6_I1_O)        0.034     6.483    pipereg14/mem_reg_bram_0_i_175/O
    SLICE_X63Y103        net (fo=5, unset)            0.202     6.685    pipereg14/n_0_mem_reg_bram_0_i_175
    SLICE_X63Y103        LUT6 (Prop_LUT6_I1_O)        0.036     6.721    pipereg14/mem_reg_bram_0_i_167/O
    SLICE_X63Y104        net (fo=4, unset)            0.195     6.916    pipereg14/n_0_mem_reg_bram_0_i_167
    SLICE_X63Y104        LUT6 (Prop_LUT6_I3_O)        0.035     6.951    pipereg14/mem_reg_bram_0_i_225/O
    SLICE_X63Y104        net (fo=5, unset)            0.201     7.152    pipereg14/n_0_mem_reg_bram_0_i_225
    SLICE_X63Y104        LUT6 (Prop_LUT6_I2_O)        0.036     7.188    pipereg14/mem_reg_bram_0_i_221/O
    SLICE_X63Y105        net (fo=3, unset)            0.144     7.332    pipereg14/n_0_mem_reg_bram_0_i_221
    SLICE_X63Y105        LUT6 (Prop_LUT6_I3_O)        0.035     7.367    pipereg14/mem_reg_bram_0_i_216/O
    SLICE_X63Y105        net (fo=4, unset)            0.092     7.459    pipereg14/n_0_mem_reg_bram_0_i_216
    SLICE_X63Y105        LUT6 (Prop_LUT6_I3_O)        0.035     7.494    pipereg14/mem_reg_bram_0_i_211/O
    SLICE_X60Y105        net (fo=4, unset)            0.304     7.798    pipereg14/n_0_mem_reg_bram_0_i_211
    SLICE_X60Y105        LUT6 (Prop_LUT6_I2_O)        0.034     7.832    pipereg14/mem_reg_bram_0_i_122/O
    SLICE_X61Y105        net (fo=4, unset)            0.189     8.021    pipereg14/n_0_mem_reg_bram_0_i_122
    SLICE_X61Y105        LUT6 (Prop_LUT6_I3_O)        0.037     8.058    pipereg14/mem_reg_bram_0_i_63/O
    SLICE_X60Y125        net (fo=14, unset)           0.437     8.495    pipereg14/n_0_mem_reg_bram_0_i_63
    SLICE_X60Y125        LUT5 (Prop_LUT5_I4_O)        0.036     8.531    pipereg14/mem_reg_bram_0__2_i_5__0/O
    RAMB36_X6Y25         net (fo=4, unset)            0.211     8.742    data_mem/dmem_replace/I11[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.000     5.000    
    AG12                                              0.000     5.000    clk
    AG12                 net (fo=0)                   0.000     5.000    clk_IBUF_inst/I
    AG12                 INBUF (Prop_INBUF_PAD_O)     0.451     5.451    clk_IBUF_inst/INBUF_INST/O
    AG12                 net (fo=1, routed)           0.000     5.451    clk_IBUF_inst/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.052     5.503    clk_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X1Y0          net (fo=1, unset)            0.223     5.726    clk_IBUF
    BUFGCE_X1Y0          BUFGCE (Prop_BUFGCE_I_O)     0.104     5.830    clk_IBUF_BUFG_inst/O
    RAMB36_X6Y25         net (fo=346, routed)         1.468     7.298    data_mem/dmem_replace/clk_IBUF_BUFG
                         clock pessimism              0.235     7.533    
                         clock uncertainty           -0.035     7.497    
    RAMB36_X6Y25         RAMB36E2 (Setup_RAMB36E2_CLKARDCLK_WEA[1])
                                                     -0.382     7.115    data_mem/dmem_replace/mem_reg_bram_0__2
  -------------------------------------------------------------------
                         required time                          7.115    
                         arrival time                          -8.742    
  -------------------------------------------------------------------
                         slack                                 -1.626    

Slack (VIOLATED) :        -1.619ns  (required time - arrival time)
  Source:                 reg_file/inst1/mem_reg_bram_0/CLKARDCLK
                            (rising edge-triggered cell RAMB36E2 clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            data_mem/dmem_replace/mem_reg_bram_0__2/WEA[0]
                            (rising edge-triggered cell RAMB36E2 clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        6.101ns  (logic 1.890ns (30.979%)  route 4.211ns (69.021%))
  Logic Levels:           18  (LUT3=1 LUT5=2 LUT6=15)
  Clock Path Skew:        -0.101ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.298ns = ( 7.298 - 5.000 ) 
    Source Clock Delay      (SCD):    2.634ns
    Clock Pessimism Removal (CPR):    0.235ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.615ns (routing 0.511ns, distribution 1.104ns)
  Clock Net Delay (Destination): 1.468ns (routing 0.465ns, distribution 1.003ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000    
    AG12                                              0.000     0.000    clk
    AG12                 net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AG12                 INBUF (Prop_INBUF_PAD_O)     0.559     0.559    clk_IBUF_inst/INBUF_INST/O
    AG12                 net (fo=1, routed)           0.000     0.559    clk_IBUF_inst/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.074     0.633    clk_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X1Y0          net (fo=1, unset)            0.263     0.896    clk_IBUF
    BUFGCE_X1Y0          BUFGCE (Prop_BUFGCE_I_O)     0.123     1.019    clk_IBUF_BUFG_inst/O
    RAMB36_X6Y19         net (fo=346, routed)         1.615     2.634    reg_file/inst1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    RAMB36_X6Y19         RAMB36E2 (Prop_RAMB36E2_CLKARDCLK_DOUTADOUT[2])
                                                      1.112     3.746    reg_file/inst1/mem_reg_bram_0/DOUTADOUT[2]
    SLICE_X60Y96         net (fo=2, unset)            0.388     4.134    pipereg14/DOUTADOUT[0]
    SLICE_X60Y96         LUT5 (Prop_LUT5_I1_O)        0.057     4.191    pipereg14/result_reg_i_42/O
    SLICE_X60Y95         net (fo=9, unset)            0.146     4.337    ifetch/pc_reg/nop_q[0]
    SLICE_X60Y95         LUT3 (Prop_LUT3_I1_O)        0.108     4.445    ifetch/pc_reg/mem_reg_bram_0_i_73/O
    SLICE_X60Y96         net (fo=1, unset)            0.257     4.702    ifetch/pc_reg/mux2to1_addersub_opA_out[2]
    SLICE_X60Y96         LUT6 (Prop_LUT6_I0_O)        0.086     4.788    ifetch/pc_reg/mem_reg_bram_0_i_55/O
    SLICE_X60Y98         net (fo=5, unset)            0.147     4.935    pipereg14/I41
    SLICE_X60Y98         LUT6 (Prop_LUT6_I1_O)        0.035     4.970    pipereg14/mem_reg_bram_0_i_47__0/O
    SLICE_X60Y99         net (fo=3, unset)            0.164     5.134    pipereg14/n_0_mem_reg_bram_0_i_47__0
    SLICE_X60Y99         LUT6 (Prop_LUT6_I1_O)        0.034     5.168    pipereg14/mem_reg_bram_0_i_68__1/O
    SLICE_X63Y100        net (fo=5, unset)            0.337     5.505    pipereg14/n_0_mem_reg_bram_0_i_68__1
    SLICE_X63Y100        LUT6 (Prop_LUT6_I1_O)        0.035     5.540    pipereg14/mem_reg_bram_0_i_64/O
    SLICE_X63Y101        net (fo=5, unset)            0.146     5.686    pipereg14/n_0_mem_reg_bram_0_i_64
    SLICE_X63Y101        LUT6 (Prop_LUT6_I2_O)        0.035     5.721    pipereg14/mem_reg_bram_0_i_67__1/O
    SLICE_X63Y101        net (fo=5, unset)            0.188     5.909    pipereg14/n_0_mem_reg_bram_0_i_67__1
    SLICE_X63Y101        LUT6 (Prop_LUT6_I2_O)        0.035     5.944    pipereg14/mem_reg_bram_0__11_i_13__0/O
    SLICE_X63Y104        net (fo=5, unset)            0.202     6.146    pipereg14/n_0_mem_reg_bram_0__11_i_13__0
    SLICE_X63Y104        LUT6 (Prop_LUT6_I1_O)        0.035     6.181    pipereg14/mem_reg_bram_0_i_182/O
    SLICE_X63Y104        net (fo=5, unset)            0.268     6.449    pipereg14/n_0_mem_reg_bram_0_i_182
    SLICE_X63Y104        LUT6 (Prop_LUT6_I1_O)        0.034     6.483    pipereg14/mem_reg_bram_0_i_175/O
    SLICE_X63Y103        net (fo=5, unset)            0.202     6.685    pipereg14/n_0_mem_reg_bram_0_i_175
    SLICE_X63Y103        LUT6 (Prop_LUT6_I1_O)        0.036     6.721    pipereg14/mem_reg_bram_0_i_167/O
    SLICE_X63Y104        net (fo=4, unset)            0.195     6.916    pipereg14/n_0_mem_reg_bram_0_i_167
    SLICE_X63Y104        LUT6 (Prop_LUT6_I3_O)        0.035     6.951    pipereg14/mem_reg_bram_0_i_225/O
    SLICE_X63Y104        net (fo=5, unset)            0.201     7.152    pipereg14/n_0_mem_reg_bram_0_i_225
    SLICE_X63Y104        LUT6 (Prop_LUT6_I2_O)        0.036     7.188    pipereg14/mem_reg_bram_0_i_221/O
    SLICE_X63Y105        net (fo=3, unset)            0.144     7.332    pipereg14/n_0_mem_reg_bram_0_i_221
    SLICE_X63Y105        LUT6 (Prop_LUT6_I3_O)        0.035     7.367    pipereg14/mem_reg_bram_0_i_216/O
    SLICE_X63Y105        net (fo=4, unset)            0.092     7.459    pipereg14/n_0_mem_reg_bram_0_i_216
    SLICE_X63Y105        LUT6 (Prop_LUT6_I3_O)        0.035     7.494    pipereg14/mem_reg_bram_0_i_211/O
    SLICE_X60Y105        net (fo=4, unset)            0.304     7.798    pipereg14/n_0_mem_reg_bram_0_i_211
    SLICE_X60Y105        LUT6 (Prop_LUT6_I2_O)        0.034     7.832    pipereg14/mem_reg_bram_0_i_122/O
    SLICE_X61Y105        net (fo=4, unset)            0.189     8.021    pipereg14/n_0_mem_reg_bram_0_i_122
    SLICE_X61Y105        LUT6 (Prop_LUT6_I3_O)        0.037     8.058    pipereg14/mem_reg_bram_0_i_63/O
    SLICE_X60Y125        net (fo=14, unset)           0.437     8.495    pipereg14/n_0_mem_reg_bram_0_i_63
    SLICE_X60Y125        LUT5 (Prop_LUT5_I4_O)        0.036     8.531    pipereg14/mem_reg_bram_0__2_i_5__0/O
    RAMB36_X6Y25         net (fo=4, unset)            0.204     8.735    data_mem/dmem_replace/I11[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.000     5.000    
    AG12                                              0.000     5.000    clk
    AG12                 net (fo=0)                   0.000     5.000    clk_IBUF_inst/I
    AG12                 INBUF (Prop_INBUF_PAD_O)     0.451     5.451    clk_IBUF_inst/INBUF_INST/O
    AG12                 net (fo=1, routed)           0.000     5.451    clk_IBUF_inst/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.052     5.503    clk_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X1Y0          net (fo=1, unset)            0.223     5.726    clk_IBUF
    BUFGCE_X1Y0          BUFGCE (Prop_BUFGCE_I_O)     0.104     5.830    clk_IBUF_BUFG_inst/O
    RAMB36_X6Y25         net (fo=346, routed)         1.468     7.298    data_mem/dmem_replace/clk_IBUF_BUFG
                         clock pessimism              0.235     7.533    
                         clock uncertainty           -0.035     7.497    
    RAMB36_X6Y25         RAMB36E2 (Setup_RAMB36E2_CLKARDCLK_WEA[0])
                                                     -0.382     7.115    data_mem/dmem_replace/mem_reg_bram_0__2
  -------------------------------------------------------------------
                         required time                          7.115    
                         arrival time                          -8.735    
  -------------------------------------------------------------------
                         slack                                 -1.619    

Slack (VIOLATED) :        -1.612ns  (required time - arrival time)
  Source:                 reg_file/inst1/mem_reg_bram_0/CLKARDCLK
                            (rising edge-triggered cell RAMB36E2 clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            data_mem/dmem_replace/mem_reg_bram_0__1/WEA[0]
                            (rising edge-triggered cell RAMB36E2 clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        6.095ns  (logic 1.890ns (31.009%)  route 4.205ns (68.991%))
  Logic Levels:           18  (LUT3=1 LUT5=2 LUT6=15)
  Clock Path Skew:        -0.100ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.299ns = ( 7.299 - 5.000 ) 
    Source Clock Delay      (SCD):    2.634ns
    Clock Pessimism Removal (CPR):    0.235ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.615ns (routing 0.511ns, distribution 1.104ns)
  Clock Net Delay (Destination): 1.469ns (routing 0.465ns, distribution 1.004ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000    
    AG12                                              0.000     0.000    clk
    AG12                 net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AG12                 INBUF (Prop_INBUF_PAD_O)     0.559     0.559    clk_IBUF_inst/INBUF_INST/O
    AG12                 net (fo=1, routed)           0.000     0.559    clk_IBUF_inst/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.074     0.633    clk_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X1Y0          net (fo=1, unset)            0.263     0.896    clk_IBUF
    BUFGCE_X1Y0          BUFGCE (Prop_BUFGCE_I_O)     0.123     1.019    clk_IBUF_BUFG_inst/O
    RAMB36_X6Y19         net (fo=346, routed)         1.615     2.634    reg_file/inst1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    RAMB36_X6Y19         RAMB36E2 (Prop_RAMB36E2_CLKARDCLK_DOUTADOUT[2])
                                                      1.112     3.746    reg_file/inst1/mem_reg_bram_0/DOUTADOUT[2]
    SLICE_X60Y96         net (fo=2, unset)            0.388     4.134    pipereg14/DOUTADOUT[0]
    SLICE_X60Y96         LUT5 (Prop_LUT5_I1_O)        0.057     4.191    pipereg14/result_reg_i_42/O
    SLICE_X60Y95         net (fo=9, unset)            0.146     4.337    ifetch/pc_reg/nop_q[0]
    SLICE_X60Y95         LUT3 (Prop_LUT3_I1_O)        0.108     4.445    ifetch/pc_reg/mem_reg_bram_0_i_73/O
    SLICE_X60Y96         net (fo=1, unset)            0.257     4.702    ifetch/pc_reg/mux2to1_addersub_opA_out[2]
    SLICE_X60Y96         LUT6 (Prop_LUT6_I0_O)        0.086     4.788    ifetch/pc_reg/mem_reg_bram_0_i_55/O
    SLICE_X60Y98         net (fo=5, unset)            0.147     4.935    pipereg14/I41
    SLICE_X60Y98         LUT6 (Prop_LUT6_I1_O)        0.035     4.970    pipereg14/mem_reg_bram_0_i_47__0/O
    SLICE_X60Y99         net (fo=3, unset)            0.164     5.134    pipereg14/n_0_mem_reg_bram_0_i_47__0
    SLICE_X60Y99         LUT6 (Prop_LUT6_I1_O)        0.034     5.168    pipereg14/mem_reg_bram_0_i_68__1/O
    SLICE_X63Y100        net (fo=5, unset)            0.337     5.505    pipereg14/n_0_mem_reg_bram_0_i_68__1
    SLICE_X63Y100        LUT6 (Prop_LUT6_I1_O)        0.035     5.540    pipereg14/mem_reg_bram_0_i_64/O
    SLICE_X63Y101        net (fo=5, unset)            0.146     5.686    pipereg14/n_0_mem_reg_bram_0_i_64
    SLICE_X63Y101        LUT6 (Prop_LUT6_I2_O)        0.035     5.721    pipereg14/mem_reg_bram_0_i_67__1/O
    SLICE_X63Y101        net (fo=5, unset)            0.188     5.909    pipereg14/n_0_mem_reg_bram_0_i_67__1
    SLICE_X63Y101        LUT6 (Prop_LUT6_I2_O)        0.035     5.944    pipereg14/mem_reg_bram_0__11_i_13__0/O
    SLICE_X63Y104        net (fo=5, unset)            0.202     6.146    pipereg14/n_0_mem_reg_bram_0__11_i_13__0
    SLICE_X63Y104        LUT6 (Prop_LUT6_I1_O)        0.035     6.181    pipereg14/mem_reg_bram_0_i_182/O
    SLICE_X63Y104        net (fo=5, unset)            0.268     6.449    pipereg14/n_0_mem_reg_bram_0_i_182
    SLICE_X63Y104        LUT6 (Prop_LUT6_I1_O)        0.034     6.483    pipereg14/mem_reg_bram_0_i_175/O
    SLICE_X63Y103        net (fo=5, unset)            0.202     6.685    pipereg14/n_0_mem_reg_bram_0_i_175
    SLICE_X63Y103        LUT6 (Prop_LUT6_I1_O)        0.036     6.721    pipereg14/mem_reg_bram_0_i_167/O
    SLICE_X63Y104        net (fo=4, unset)            0.195     6.916    pipereg14/n_0_mem_reg_bram_0_i_167
    SLICE_X63Y104        LUT6 (Prop_LUT6_I3_O)        0.035     6.951    pipereg14/mem_reg_bram_0_i_225/O
    SLICE_X63Y104        net (fo=5, unset)            0.201     7.152    pipereg14/n_0_mem_reg_bram_0_i_225
    SLICE_X63Y104        LUT6 (Prop_LUT6_I2_O)        0.036     7.188    pipereg14/mem_reg_bram_0_i_221/O
    SLICE_X63Y105        net (fo=3, unset)            0.144     7.332    pipereg14/n_0_mem_reg_bram_0_i_221
    SLICE_X63Y105        LUT6 (Prop_LUT6_I3_O)        0.035     7.367    pipereg14/mem_reg_bram_0_i_216/O
    SLICE_X63Y105        net (fo=4, unset)            0.092     7.459    pipereg14/n_0_mem_reg_bram_0_i_216
    SLICE_X63Y105        LUT6 (Prop_LUT6_I3_O)        0.035     7.494    pipereg14/mem_reg_bram_0_i_211/O
    SLICE_X60Y105        net (fo=4, unset)            0.304     7.798    pipereg14/n_0_mem_reg_bram_0_i_211
    SLICE_X60Y105        LUT6 (Prop_LUT6_I2_O)        0.034     7.832    pipereg14/mem_reg_bram_0_i_122/O
    SLICE_X61Y105        net (fo=4, unset)            0.189     8.021    pipereg14/n_0_mem_reg_bram_0_i_122
    SLICE_X61Y105        LUT6 (Prop_LUT6_I3_O)        0.037     8.058    pipereg14/mem_reg_bram_0_i_63/O
    SLICE_X60Y124        net (fo=14, unset)           0.431     8.489    pipereg14/n_0_mem_reg_bram_0_i_63
    SLICE_X60Y124        LUT5 (Prop_LUT5_I4_O)        0.036     8.525    pipereg14/mem_reg_bram_0__1_i_5__0/O
    RAMB36_X6Y24         net (fo=4, unset)            0.204     8.729    data_mem/dmem_replace/I8[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.000     5.000    
    AG12                                              0.000     5.000    clk
    AG12                 net (fo=0)                   0.000     5.000    clk_IBUF_inst/I
    AG12                 INBUF (Prop_INBUF_PAD_O)     0.451     5.451    clk_IBUF_inst/INBUF_INST/O
    AG12                 net (fo=1, routed)           0.000     5.451    clk_IBUF_inst/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.052     5.503    clk_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X1Y0          net (fo=1, unset)            0.223     5.726    clk_IBUF
    BUFGCE_X1Y0          BUFGCE (Prop_BUFGCE_I_O)     0.104     5.830    clk_IBUF_BUFG_inst/O
    RAMB36_X6Y24         net (fo=346, routed)         1.469     7.299    data_mem/dmem_replace/clk_IBUF_BUFG
                         clock pessimism              0.235     7.534    
                         clock uncertainty           -0.035     7.498    
    RAMB36_X6Y24         RAMB36E2 (Setup_RAMB36E2_CLKARDCLK_WEA[0])
                                                     -0.382     7.116    data_mem/dmem_replace/mem_reg_bram_0__1
  -------------------------------------------------------------------
                         required time                          7.116    
                         arrival time                          -8.729    
  -------------------------------------------------------------------
                         slack                                 -1.612    

Slack (VIOLATED) :        -1.612ns  (required time - arrival time)
  Source:                 reg_file/inst1/mem_reg_bram_0/CLKARDCLK
                            (rising edge-triggered cell RAMB36E2 clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            data_mem/dmem_replace/mem_reg_bram_0__1/WEA[1]
                            (rising edge-triggered cell RAMB36E2 clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        6.095ns  (logic 1.890ns (31.009%)  route 4.205ns (68.991%))
  Logic Levels:           18  (LUT3=1 LUT5=2 LUT6=15)
  Clock Path Skew:        -0.100ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.299ns = ( 7.299 - 5.000 ) 
    Source Clock Delay      (SCD):    2.634ns
    Clock Pessimism Removal (CPR):    0.235ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.615ns (routing 0.511ns, distribution 1.104ns)
  Clock Net Delay (Destination): 1.469ns (routing 0.465ns, distribution 1.004ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000    
    AG12                                              0.000     0.000    clk
    AG12                 net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AG12                 INBUF (Prop_INBUF_PAD_O)     0.559     0.559    clk_IBUF_inst/INBUF_INST/O
    AG12                 net (fo=1, routed)           0.000     0.559    clk_IBUF_inst/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.074     0.633    clk_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X1Y0          net (fo=1, unset)            0.263     0.896    clk_IBUF
    BUFGCE_X1Y0          BUFGCE (Prop_BUFGCE_I_O)     0.123     1.019    clk_IBUF_BUFG_inst/O
    RAMB36_X6Y19         net (fo=346, routed)         1.615     2.634    reg_file/inst1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    RAMB36_X6Y19         RAMB36E2 (Prop_RAMB36E2_CLKARDCLK_DOUTADOUT[2])
                                                      1.112     3.746    reg_file/inst1/mem_reg_bram_0/DOUTADOUT[2]
    SLICE_X60Y96         net (fo=2, unset)            0.388     4.134    pipereg14/DOUTADOUT[0]
    SLICE_X60Y96         LUT5 (Prop_LUT5_I1_O)        0.057     4.191    pipereg14/result_reg_i_42/O
    SLICE_X60Y95         net (fo=9, unset)            0.146     4.337    ifetch/pc_reg/nop_q[0]
    SLICE_X60Y95         LUT3 (Prop_LUT3_I1_O)        0.108     4.445    ifetch/pc_reg/mem_reg_bram_0_i_73/O
    SLICE_X60Y96         net (fo=1, unset)            0.257     4.702    ifetch/pc_reg/mux2to1_addersub_opA_out[2]
    SLICE_X60Y96         LUT6 (Prop_LUT6_I0_O)        0.086     4.788    ifetch/pc_reg/mem_reg_bram_0_i_55/O
    SLICE_X60Y98         net (fo=5, unset)            0.147     4.935    pipereg14/I41
    SLICE_X60Y98         LUT6 (Prop_LUT6_I1_O)        0.035     4.970    pipereg14/mem_reg_bram_0_i_47__0/O
    SLICE_X60Y99         net (fo=3, unset)            0.164     5.134    pipereg14/n_0_mem_reg_bram_0_i_47__0
    SLICE_X60Y99         LUT6 (Prop_LUT6_I1_O)        0.034     5.168    pipereg14/mem_reg_bram_0_i_68__1/O
    SLICE_X63Y100        net (fo=5, unset)            0.337     5.505    pipereg14/n_0_mem_reg_bram_0_i_68__1
    SLICE_X63Y100        LUT6 (Prop_LUT6_I1_O)        0.035     5.540    pipereg14/mem_reg_bram_0_i_64/O
    SLICE_X63Y101        net (fo=5, unset)            0.146     5.686    pipereg14/n_0_mem_reg_bram_0_i_64
    SLICE_X63Y101        LUT6 (Prop_LUT6_I2_O)        0.035     5.721    pipereg14/mem_reg_bram_0_i_67__1/O
    SLICE_X63Y101        net (fo=5, unset)            0.188     5.909    pipereg14/n_0_mem_reg_bram_0_i_67__1
    SLICE_X63Y101        LUT6 (Prop_LUT6_I2_O)        0.035     5.944    pipereg14/mem_reg_bram_0__11_i_13__0/O
    SLICE_X63Y104        net (fo=5, unset)            0.202     6.146    pipereg14/n_0_mem_reg_bram_0__11_i_13__0
    SLICE_X63Y104        LUT6 (Prop_LUT6_I1_O)        0.035     6.181    pipereg14/mem_reg_bram_0_i_182/O
    SLICE_X63Y104        net (fo=5, unset)            0.268     6.449    pipereg14/n_0_mem_reg_bram_0_i_182
    SLICE_X63Y104        LUT6 (Prop_LUT6_I1_O)        0.034     6.483    pipereg14/mem_reg_bram_0_i_175/O
    SLICE_X63Y103        net (fo=5, unset)            0.202     6.685    pipereg14/n_0_mem_reg_bram_0_i_175
    SLICE_X63Y103        LUT6 (Prop_LUT6_I1_O)        0.036     6.721    pipereg14/mem_reg_bram_0_i_167/O
    SLICE_X63Y104        net (fo=4, unset)            0.195     6.916    pipereg14/n_0_mem_reg_bram_0_i_167
    SLICE_X63Y104        LUT6 (Prop_LUT6_I3_O)        0.035     6.951    pipereg14/mem_reg_bram_0_i_225/O
    SLICE_X63Y104        net (fo=5, unset)            0.201     7.152    pipereg14/n_0_mem_reg_bram_0_i_225
    SLICE_X63Y104        LUT6 (Prop_LUT6_I2_O)        0.036     7.188    pipereg14/mem_reg_bram_0_i_221/O
    SLICE_X63Y105        net (fo=3, unset)            0.144     7.332    pipereg14/n_0_mem_reg_bram_0_i_221
    SLICE_X63Y105        LUT6 (Prop_LUT6_I3_O)        0.035     7.367    pipereg14/mem_reg_bram_0_i_216/O
    SLICE_X63Y105        net (fo=4, unset)            0.092     7.459    pipereg14/n_0_mem_reg_bram_0_i_216
    SLICE_X63Y105        LUT6 (Prop_LUT6_I3_O)        0.035     7.494    pipereg14/mem_reg_bram_0_i_211/O
    SLICE_X60Y105        net (fo=4, unset)            0.304     7.798    pipereg14/n_0_mem_reg_bram_0_i_211
    SLICE_X60Y105        LUT6 (Prop_LUT6_I2_O)        0.034     7.832    pipereg14/mem_reg_bram_0_i_122/O
    SLICE_X61Y105        net (fo=4, unset)            0.189     8.021    pipereg14/n_0_mem_reg_bram_0_i_122
    SLICE_X61Y105        LUT6 (Prop_LUT6_I3_O)        0.037     8.058    pipereg14/mem_reg_bram_0_i_63/O
    SLICE_X60Y124        net (fo=14, unset)           0.431     8.489    pipereg14/n_0_mem_reg_bram_0_i_63
    SLICE_X60Y124        LUT5 (Prop_LUT5_I4_O)        0.036     8.525    pipereg14/mem_reg_bram_0__1_i_5__0/O
    RAMB36_X6Y24         net (fo=4, unset)            0.204     8.729    data_mem/dmem_replace/I8[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.000     5.000    
    AG12                                              0.000     5.000    clk
    AG12                 net (fo=0)                   0.000     5.000    clk_IBUF_inst/I
    AG12                 INBUF (Prop_INBUF_PAD_O)     0.451     5.451    clk_IBUF_inst/INBUF_INST/O
    AG12                 net (fo=1, routed)           0.000     5.451    clk_IBUF_inst/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.052     5.503    clk_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X1Y0          net (fo=1, unset)            0.223     5.726    clk_IBUF
    BUFGCE_X1Y0          BUFGCE (Prop_BUFGCE_I_O)     0.104     5.830    clk_IBUF_BUFG_inst/O
    RAMB36_X6Y24         net (fo=346, routed)         1.469     7.299    data_mem/dmem_replace/clk_IBUF_BUFG
                         clock pessimism              0.235     7.534    
                         clock uncertainty           -0.035     7.498    
    RAMB36_X6Y24         RAMB36E2 (Setup_RAMB36E2_CLKARDCLK_WEA[1])
                                                     -0.382     7.116    data_mem/dmem_replace/mem_reg_bram_0__1
  -------------------------------------------------------------------
                         required time                          7.116    
                         arrival time                          -8.729    
  -------------------------------------------------------------------
                         slack                                 -1.612    

Slack (VIOLATED) :        -1.517ns  (required time - arrival time)
  Source:                 reg_file/inst1/mem_reg_bram_0/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E2 clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            reg_file/inst1/mem_reg_bram_0/DINADIN[30]
                            (rising edge-triggered cell RAMB36E2 clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        6.205ns  (logic 1.764ns (28.429%)  route 4.441ns (71.571%))
  Logic Levels:           18  (LUT4=1 LUT6=17)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.266ns = ( 7.266 - 5.000 ) 
    Source Clock Delay      (SCD):    2.648ns
    Clock Pessimism Removal (CPR):    0.335ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.629ns (routing 0.511ns, distribution 1.118ns)
  Clock Net Delay (Destination): 1.436ns (routing 0.465ns, distribution 0.971ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000    
    AG12                                              0.000     0.000    clk
    AG12                 net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AG12                 INBUF (Prop_INBUF_PAD_O)     0.559     0.559    clk_IBUF_inst/INBUF_INST/O
    AG12                 net (fo=1, routed)           0.000     0.559    clk_IBUF_inst/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.074     0.633    clk_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X1Y0          net (fo=1, unset)            0.263     0.896    clk_IBUF
    BUFGCE_X1Y0          BUFGCE (Prop_BUFGCE_I_O)     0.123     1.019    clk_IBUF_BUFG_inst/O
    RAMB36_X6Y19         net (fo=346, routed)         1.629     2.648    reg_file/inst1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    RAMB36_X6Y19         RAMB36E2 (Prop_RAMB36E2_CLKBWRCLK_DOUTBDOUT[1])
                                                      1.130     3.778    reg_file/inst1/mem_reg_bram_0/DOUTBDOUT[1]
    SLICE_X59Y95         net (fo=5, unset)            0.436     4.214    pipereg16/DOUTBDOUT[1]
    SLICE_X59Y95         LUT6 (Prop_LUT6_I1_O)        0.035     4.249    pipereg16/result_reg_i_44/O
    SLICE_X60Y95         net (fo=6, unset)            0.289     4.538    pipereg16/O5[1]
    SLICE_X60Y95         LUT6 (Prop_LUT6_I2_O)        0.035     4.573    pipereg16/mem_reg_bram_0_i_74__0/O
    SLICE_X60Y96         net (fo=2, unset)            0.164     4.737    ifetch/pc_reg/I27
    SLICE_X60Y96         LUT6 (Prop_LUT6_I3_O)        0.035     4.772    ifetch/pc_reg/mem_reg_bram_0_i_55/O
    SLICE_X60Y98         net (fo=5, unset)            0.147     4.919    pipereg14/I41
    SLICE_X60Y98         LUT6 (Prop_LUT6_I1_O)        0.035     4.954    pipereg14/mem_reg_bram_0_i_47__0/O
    SLICE_X60Y99         net (fo=3, unset)            0.164     5.118    pipereg14/n_0_mem_reg_bram_0_i_47__0
    SLICE_X60Y99         LUT6 (Prop_LUT6_I1_O)        0.034     5.152    pipereg14/mem_reg_bram_0_i_68__1/O
    SLICE_X63Y100        net (fo=5, unset)            0.337     5.489    pipereg14/n_0_mem_reg_bram_0_i_68__1
    SLICE_X63Y100        LUT6 (Prop_LUT6_I1_O)        0.035     5.524    pipereg14/mem_reg_bram_0_i_64/O
    SLICE_X63Y101        net (fo=5, unset)            0.146     5.670    pipereg14/n_0_mem_reg_bram_0_i_64
    SLICE_X63Y101        LUT6 (Prop_LUT6_I2_O)        0.035     5.705    pipereg14/mem_reg_bram_0_i_67__1/O
    SLICE_X63Y101        net (fo=5, unset)            0.188     5.893    pipereg14/n_0_mem_reg_bram_0_i_67__1
    SLICE_X63Y101        LUT6 (Prop_LUT6_I2_O)        0.035     5.928    pipereg14/mem_reg_bram_0__11_i_13__0/O
    SLICE_X63Y104        net (fo=5, unset)            0.202     6.130    pipereg14/n_0_mem_reg_bram_0__11_i_13__0
    SLICE_X63Y104        LUT6 (Prop_LUT6_I1_O)        0.035     6.165    pipereg14/mem_reg_bram_0_i_182/O
    SLICE_X63Y104        net (fo=5, unset)            0.268     6.433    pipereg14/n_0_mem_reg_bram_0_i_182
    SLICE_X63Y104        LUT6 (Prop_LUT6_I1_O)        0.034     6.467    pipereg14/mem_reg_bram_0_i_175/O
    SLICE_X63Y103        net (fo=5, unset)            0.202     6.669    pipereg14/n_0_mem_reg_bram_0_i_175
    SLICE_X63Y103        LUT6 (Prop_LUT6_I1_O)        0.036     6.705    pipereg14/mem_reg_bram_0_i_167/O
    SLICE_X63Y104        net (fo=4, unset)            0.195     6.900    pipereg14/n_0_mem_reg_bram_0_i_167
    SLICE_X63Y104        LUT6 (Prop_LUT6_I3_O)        0.035     6.935    pipereg14/mem_reg_bram_0_i_225/O
    SLICE_X61Y103        net (fo=5, unset)            0.344     7.279    pipereg14/n_0_mem_reg_bram_0_i_225
    SLICE_X61Y103        LUT4 (Prop_LUT4_I3_O)        0.035     7.314    pipereg14/mem_reg_bram_0_i_223/O
    SLICE_X61Y102        net (fo=2, unset)            0.214     7.528    pipereg14/n_0_mem_reg_bram_0_i_223
    SLICE_X61Y102        LUT6 (Prop_LUT6_I4_O)        0.037     7.565    pipereg14/mem_reg_bram_0_i_219/O
    SLICE_X60Y103        net (fo=2, unset)            0.178     7.743    pipereg14/n_0_mem_reg_bram_0_i_219
    SLICE_X60Y103        LUT6 (Prop_LUT6_I4_O)        0.035     7.778    pipereg14/mem_reg_bram_0_i_215/O
    SLICE_X61Y104        net (fo=1, unset)            0.228     8.006    pipereg14/n_0_mem_reg_bram_0_i_215
    SLICE_X61Y104        LUT6 (Prop_LUT6_I1_O)        0.037     8.043    pipereg14/mem_reg_bram_0_i_130/O
    SLICE_X61Y102        net (fo=2, unset)            0.216     8.259    pipereg14/n_0_mem_reg_bram_0_i_130
    SLICE_X61Y102        LUT6 (Prop_LUT6_I3_O)        0.035     8.294    pipereg14/mem_reg_bram_0_i_43/O
    SLICE_X60Y100        net (fo=1, unset)            0.256     8.550    pipereg14/addersub_result__0[30]
    SLICE_X60Y100        LUT6 (Prop_LUT6_I0_O)        0.036     8.586    pipereg14/mem_reg_bram_0_i_7__0/O
    RAMB36_X6Y19         net (fo=2, unset)            0.267     8.853    reg_file/inst1/DINADIN[30]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.000     5.000    
    AG12                                              0.000     5.000    clk
    AG12                 net (fo=0)                   0.000     5.000    clk_IBUF_inst/I
    AG12                 INBUF (Prop_INBUF_PAD_O)     0.451     5.451    clk_IBUF_inst/INBUF_INST/O
    AG12                 net (fo=1, routed)           0.000     5.451    clk_IBUF_inst/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.052     5.503    clk_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X1Y0          net (fo=1, unset)            0.223     5.726    clk_IBUF
    BUFGCE_X1Y0          BUFGCE (Prop_BUFGCE_I_O)     0.104     5.830    clk_IBUF_BUFG_inst/O
    RAMB36_X6Y19         net (fo=346, routed)         1.436     7.266    reg_file/inst1/clk_IBUF_BUFG
                         clock pessimism              0.335     7.600    
                         clock uncertainty           -0.035     7.565    
    RAMB36_X6Y19         RAMB36E2 (Setup_RAMB36E2_CLKARDCLK_DINADIN[30])
                                                     -0.229     7.336    reg_file/inst1/mem_reg_bram_0
  -------------------------------------------------------------------
                         required time                          7.336    
                         arrival time                          -8.853    
  -------------------------------------------------------------------
                         slack                                 -1.517    

Slack (VIOLATED) :        -1.500ns  (required time - arrival time)
  Source:                 reg_file/inst1/mem_reg_bram_0/CLKARDCLK
                            (rising edge-triggered cell RAMB36E2 clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            data_mem/dmem_replace/mem_reg_bram_0__13/WEA[0]
                            (rising edge-triggered cell RAMB18E2 clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        6.041ns  (logic 1.889ns (31.270%)  route 4.152ns (68.730%))
  Logic Levels:           18  (LUT3=1 LUT5=2 LUT6=15)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.264ns = ( 7.264 - 5.000 ) 
    Source Clock Delay      (SCD):    2.634ns
    Clock Pessimism Removal (CPR):    0.335ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.615ns (routing 0.511ns, distribution 1.104ns)
  Clock Net Delay (Destination): 1.434ns (routing 0.465ns, distribution 0.969ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000    
    AG12                                              0.000     0.000    clk
    AG12                 net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AG12                 INBUF (Prop_INBUF_PAD_O)     0.559     0.559    clk_IBUF_inst/INBUF_INST/O
    AG12                 net (fo=1, routed)           0.000     0.559    clk_IBUF_inst/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.074     0.633    clk_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X1Y0          net (fo=1, unset)            0.263     0.896    clk_IBUF
    BUFGCE_X1Y0          BUFGCE (Prop_BUFGCE_I_O)     0.123     1.019    clk_IBUF_BUFG_inst/O
    RAMB36_X6Y19         net (fo=346, routed)         1.615     2.634    reg_file/inst1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    RAMB36_X6Y19         RAMB36E2 (Prop_RAMB36E2_CLKARDCLK_DOUTADOUT[2])
                                                      1.112     3.746    reg_file/inst1/mem_reg_bram_0/DOUTADOUT[2]
    SLICE_X60Y96         net (fo=2, unset)            0.388     4.134    pipereg14/DOUTADOUT[0]
    SLICE_X60Y96         LUT5 (Prop_LUT5_I1_O)        0.057     4.191    pipereg14/result_reg_i_42/O
    SLICE_X60Y95         net (fo=9, unset)            0.146     4.337    ifetch/pc_reg/nop_q[0]
    SLICE_X60Y95         LUT3 (Prop_LUT3_I1_O)        0.108     4.445    ifetch/pc_reg/mem_reg_bram_0_i_73/O
    SLICE_X60Y96         net (fo=1, unset)            0.257     4.702    ifetch/pc_reg/mux2to1_addersub_opA_out[2]
    SLICE_X60Y96         LUT6 (Prop_LUT6_I0_O)        0.086     4.788    ifetch/pc_reg/mem_reg_bram_0_i_55/O
    SLICE_X60Y98         net (fo=5, unset)            0.147     4.935    pipereg14/I41
    SLICE_X60Y98         LUT6 (Prop_LUT6_I1_O)        0.035     4.970    pipereg14/mem_reg_bram_0_i_47__0/O
    SLICE_X60Y99         net (fo=3, unset)            0.164     5.134    pipereg14/n_0_mem_reg_bram_0_i_47__0
    SLICE_X60Y99         LUT6 (Prop_LUT6_I1_O)        0.034     5.168    pipereg14/mem_reg_bram_0_i_68__1/O
    SLICE_X63Y100        net (fo=5, unset)            0.337     5.505    pipereg14/n_0_mem_reg_bram_0_i_68__1
    SLICE_X63Y100        LUT6 (Prop_LUT6_I1_O)        0.035     5.540    pipereg14/mem_reg_bram_0_i_64/O
    SLICE_X63Y101        net (fo=5, unset)            0.146     5.686    pipereg14/n_0_mem_reg_bram_0_i_64
    SLICE_X63Y101        LUT6 (Prop_LUT6_I2_O)        0.035     5.721    pipereg14/mem_reg_bram_0_i_67__1/O
    SLICE_X63Y101        net (fo=5, unset)            0.188     5.909    pipereg14/n_0_mem_reg_bram_0_i_67__1
    SLICE_X63Y101        LUT6 (Prop_LUT6_I2_O)        0.035     5.944    pipereg14/mem_reg_bram_0__11_i_13__0/O
    SLICE_X63Y104        net (fo=5, unset)            0.202     6.146    pipereg14/n_0_mem_reg_bram_0__11_i_13__0
    SLICE_X63Y104        LUT6 (Prop_LUT6_I1_O)        0.035     6.181    pipereg14/mem_reg_bram_0_i_182/O
    SLICE_X63Y104        net (fo=5, unset)            0.268     6.449    pipereg14/n_0_mem_reg_bram_0_i_182
    SLICE_X63Y104        LUT6 (Prop_LUT6_I1_O)        0.034     6.483    pipereg14/mem_reg_bram_0_i_175/O
    SLICE_X63Y103        net (fo=5, unset)            0.202     6.685    pipereg14/n_0_mem_reg_bram_0_i_175
    SLICE_X63Y103        LUT6 (Prop_LUT6_I1_O)        0.036     6.721    pipereg14/mem_reg_bram_0_i_167/O
    SLICE_X63Y104        net (fo=4, unset)            0.195     6.916    pipereg14/n_0_mem_reg_bram_0_i_167
    SLICE_X63Y104        LUT6 (Prop_LUT6_I3_O)        0.035     6.951    pipereg14/mem_reg_bram_0_i_225/O
    SLICE_X63Y104        net (fo=5, unset)            0.201     7.152    pipereg14/n_0_mem_reg_bram_0_i_225
    SLICE_X63Y104        LUT6 (Prop_LUT6_I2_O)        0.036     7.188    pipereg14/mem_reg_bram_0_i_221/O
    SLICE_X63Y105        net (fo=3, unset)            0.144     7.332    pipereg14/n_0_mem_reg_bram_0_i_221
    SLICE_X63Y105        LUT6 (Prop_LUT6_I3_O)        0.035     7.367    pipereg14/mem_reg_bram_0_i_216/O
    SLICE_X63Y105        net (fo=4, unset)            0.092     7.459    pipereg14/n_0_mem_reg_bram_0_i_216
    SLICE_X63Y105        LUT6 (Prop_LUT6_I3_O)        0.035     7.494    pipereg14/mem_reg_bram_0_i_211/O
    SLICE_X60Y105        net (fo=4, unset)            0.304     7.798    pipereg14/n_0_mem_reg_bram_0_i_211
    SLICE_X60Y105        LUT6 (Prop_LUT6_I2_O)        0.034     7.832    pipereg14/mem_reg_bram_0_i_122/O
    SLICE_X61Y105        net (fo=4, unset)            0.139     7.971    pipereg14/n_0_mem_reg_bram_0_i_122
    SLICE_X61Y105        LUT5 (Prop_LUT5_I2_O)        0.037     8.008    pipereg14/mem_reg_bram_0_i_40__0/O
    SLICE_X60Y100        net (fo=3, unset)            0.306     8.314    pipereg14/n_0_mem_reg_bram_0_i_40__0
    SLICE_X60Y100        LUT6 (Prop_LUT6_I5_O)        0.035     8.349    pipereg14/mem_reg_bram_0__13_i_2__0/O
    RAMB18_X6Y36         net (fo=2, unset)            0.326     8.675    data_mem/dmem_replace/I39[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.000     5.000    
    AG12                                              0.000     5.000    clk
    AG12                 net (fo=0)                   0.000     5.000    clk_IBUF_inst/I
    AG12                 INBUF (Prop_INBUF_PAD_O)     0.451     5.451    clk_IBUF_inst/INBUF_INST/O
    AG12                 net (fo=1, routed)           0.000     5.451    clk_IBUF_inst/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.052     5.503    clk_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X1Y0          net (fo=1, unset)            0.223     5.726    clk_IBUF
    BUFGCE_X1Y0          BUFGCE (Prop_BUFGCE_I_O)     0.104     5.830    clk_IBUF_BUFG_inst/O
    RAMB18_X6Y36         net (fo=346, routed)         1.434     7.264    data_mem/dmem_replace/clk_IBUF_BUFG
                         clock pessimism              0.335     7.599    
                         clock uncertainty           -0.035     7.563    
    RAMB18_X6Y36         RAMB18E2 (Setup_RAMB18E2_CLKARDCLK_WEA[0])
                                                     -0.388     7.175    data_mem/dmem_replace/mem_reg_bram_0__13
  -------------------------------------------------------------------
                         required time                          7.175    
                         arrival time                          -8.675    
  -------------------------------------------------------------------
                         slack                                 -1.500    

Slack (VIOLATED) :        -1.498ns  (required time - arrival time)
  Source:                 reg_file/inst1/mem_reg_bram_0/CLKARDCLK
                            (rising edge-triggered cell RAMB36E2 clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            data_mem/dmem_replace/mem_reg_bram_0__0/WEA[0]
                            (rising edge-triggered cell RAMB36E2 clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        6.052ns  (logic 1.889ns (31.213%)  route 4.163ns (68.787%))
  Logic Levels:           18  (LUT3=1 LUT5=2 LUT6=15)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.271ns = ( 7.271 - 5.000 ) 
    Source Clock Delay      (SCD):    2.634ns
    Clock Pessimism Removal (CPR):    0.335ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.615ns (routing 0.511ns, distribution 1.104ns)
  Clock Net Delay (Destination): 1.441ns (routing 0.465ns, distribution 0.976ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000    
    AG12                                              0.000     0.000    clk
    AG12                 net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AG12                 INBUF (Prop_INBUF_PAD_O)     0.559     0.559    clk_IBUF_inst/INBUF_INST/O
    AG12                 net (fo=1, routed)           0.000     0.559    clk_IBUF_inst/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.074     0.633    clk_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X1Y0          net (fo=1, unset)            0.263     0.896    clk_IBUF
    BUFGCE_X1Y0          BUFGCE (Prop_BUFGCE_I_O)     0.123     1.019    clk_IBUF_BUFG_inst/O
    RAMB36_X6Y19         net (fo=346, routed)         1.615     2.634    reg_file/inst1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    RAMB36_X6Y19         RAMB36E2 (Prop_RAMB36E2_CLKARDCLK_DOUTADOUT[2])
                                                      1.112     3.746    reg_file/inst1/mem_reg_bram_0/DOUTADOUT[2]
    SLICE_X60Y96         net (fo=2, unset)            0.388     4.134    pipereg14/DOUTADOUT[0]
    SLICE_X60Y96         LUT5 (Prop_LUT5_I1_O)        0.057     4.191    pipereg14/result_reg_i_42/O
    SLICE_X60Y95         net (fo=9, unset)            0.146     4.337    ifetch/pc_reg/nop_q[0]
    SLICE_X60Y95         LUT3 (Prop_LUT3_I1_O)        0.108     4.445    ifetch/pc_reg/mem_reg_bram_0_i_73/O
    SLICE_X60Y96         net (fo=1, unset)            0.257     4.702    ifetch/pc_reg/mux2to1_addersub_opA_out[2]
    SLICE_X60Y96         LUT6 (Prop_LUT6_I0_O)        0.086     4.788    ifetch/pc_reg/mem_reg_bram_0_i_55/O
    SLICE_X60Y98         net (fo=5, unset)            0.147     4.935    pipereg14/I41
    SLICE_X60Y98         LUT6 (Prop_LUT6_I1_O)        0.035     4.970    pipereg14/mem_reg_bram_0_i_47__0/O
    SLICE_X60Y99         net (fo=3, unset)            0.164     5.134    pipereg14/n_0_mem_reg_bram_0_i_47__0
    SLICE_X60Y99         LUT6 (Prop_LUT6_I1_O)        0.034     5.168    pipereg14/mem_reg_bram_0_i_68__1/O
    SLICE_X63Y100        net (fo=5, unset)            0.337     5.505    pipereg14/n_0_mem_reg_bram_0_i_68__1
    SLICE_X63Y100        LUT6 (Prop_LUT6_I1_O)        0.035     5.540    pipereg14/mem_reg_bram_0_i_64/O
    SLICE_X63Y101        net (fo=5, unset)            0.146     5.686    pipereg14/n_0_mem_reg_bram_0_i_64
    SLICE_X63Y101        LUT6 (Prop_LUT6_I2_O)        0.035     5.721    pipereg14/mem_reg_bram_0_i_67__1/O
    SLICE_X63Y101        net (fo=5, unset)            0.188     5.909    pipereg14/n_0_mem_reg_bram_0_i_67__1
    SLICE_X63Y101        LUT6 (Prop_LUT6_I2_O)        0.035     5.944    pipereg14/mem_reg_bram_0__11_i_13__0/O
    SLICE_X63Y104        net (fo=5, unset)            0.202     6.146    pipereg14/n_0_mem_reg_bram_0__11_i_13__0
    SLICE_X63Y104        LUT6 (Prop_LUT6_I1_O)        0.035     6.181    pipereg14/mem_reg_bram_0_i_182/O
    SLICE_X63Y104        net (fo=5, unset)            0.268     6.449    pipereg14/n_0_mem_reg_bram_0_i_182
    SLICE_X63Y104        LUT6 (Prop_LUT6_I1_O)        0.034     6.483    pipereg14/mem_reg_bram_0_i_175/O
    SLICE_X63Y103        net (fo=5, unset)            0.202     6.685    pipereg14/n_0_mem_reg_bram_0_i_175
    SLICE_X63Y103        LUT6 (Prop_LUT6_I1_O)        0.036     6.721    pipereg14/mem_reg_bram_0_i_167/O
    SLICE_X63Y104        net (fo=4, unset)            0.195     6.916    pipereg14/n_0_mem_reg_bram_0_i_167
    SLICE_X63Y104        LUT6 (Prop_LUT6_I3_O)        0.035     6.951    pipereg14/mem_reg_bram_0_i_225/O
    SLICE_X63Y104        net (fo=5, unset)            0.201     7.152    pipereg14/n_0_mem_reg_bram_0_i_225
    SLICE_X63Y104        LUT6 (Prop_LUT6_I2_O)        0.036     7.188    pipereg14/mem_reg_bram_0_i_221/O
    SLICE_X63Y105        net (fo=3, unset)            0.144     7.332    pipereg14/n_0_mem_reg_bram_0_i_221
    SLICE_X63Y105        LUT6 (Prop_LUT6_I3_O)        0.035     7.367    pipereg14/mem_reg_bram_0_i_216/O
    SLICE_X63Y105        net (fo=4, unset)            0.092     7.459    pipereg14/n_0_mem_reg_bram_0_i_216
    SLICE_X63Y105        LUT6 (Prop_LUT6_I3_O)        0.035     7.494    pipereg14/mem_reg_bram_0_i_211/O
    SLICE_X60Y105        net (fo=4, unset)            0.304     7.798    pipereg14/n_0_mem_reg_bram_0_i_211
    SLICE_X60Y105        LUT6 (Prop_LUT6_I2_O)        0.034     7.832    pipereg14/mem_reg_bram_0_i_122/O
    SLICE_X61Y105        net (fo=4, unset)            0.189     8.021    pipereg14/n_0_mem_reg_bram_0_i_122
    SLICE_X61Y105        LUT6 (Prop_LUT6_I3_O)        0.037     8.058    pipereg14/mem_reg_bram_0_i_63/O
    SLICE_X60Y117        net (fo=14, unset)           0.458     8.516    pipereg14/n_0_mem_reg_bram_0_i_63
    SLICE_X60Y117        LUT5 (Prop_LUT5_I4_O)        0.035     8.551    pipereg14/mem_reg_bram_0__0_i_5__0/O
    RAMB36_X6Y23         net (fo=4, unset)            0.135     8.686    data_mem/dmem_replace/I5[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.000     5.000    
    AG12                                              0.000     5.000    clk
    AG12                 net (fo=0)                   0.000     5.000    clk_IBUF_inst/I
    AG12                 INBUF (Prop_INBUF_PAD_O)     0.451     5.451    clk_IBUF_inst/INBUF_INST/O
    AG12                 net (fo=1, routed)           0.000     5.451    clk_IBUF_inst/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.052     5.503    clk_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X1Y0          net (fo=1, unset)            0.223     5.726    clk_IBUF
    BUFGCE_X1Y0          BUFGCE (Prop_BUFGCE_I_O)     0.104     5.830    clk_IBUF_BUFG_inst/O
    RAMB36_X6Y23         net (fo=346, routed)         1.441     7.271    data_mem/dmem_replace/clk_IBUF_BUFG
                         clock pessimism              0.335     7.605    
                         clock uncertainty           -0.035     7.570    
    RAMB36_X6Y23         RAMB36E2 (Setup_RAMB36E2_CLKARDCLK_WEA[0])
                                                     -0.382     7.188    data_mem/dmem_replace/mem_reg_bram_0__0
  -------------------------------------------------------------------
                         required time                          7.188    
                         arrival time                          -8.686    
  -------------------------------------------------------------------
                         slack                                 -1.498    

Slack (VIOLATED) :        -1.498ns  (required time - arrival time)
  Source:                 reg_file/inst1/mem_reg_bram_0/CLKARDCLK
                            (rising edge-triggered cell RAMB36E2 clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            data_mem/dmem_replace/mem_reg_bram_0__0/WEA[1]
                            (rising edge-triggered cell RAMB36E2 clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        6.052ns  (logic 1.889ns (31.213%)  route 4.163ns (68.787%))
  Logic Levels:           18  (LUT3=1 LUT5=2 LUT6=15)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.271ns = ( 7.271 - 5.000 ) 
    Source Clock Delay      (SCD):    2.634ns
    Clock Pessimism Removal (CPR):    0.335ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.615ns (routing 0.511ns, distribution 1.104ns)
  Clock Net Delay (Destination): 1.441ns (routing 0.465ns, distribution 0.976ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000    
    AG12                                              0.000     0.000    clk
    AG12                 net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AG12                 INBUF (Prop_INBUF_PAD_O)     0.559     0.559    clk_IBUF_inst/INBUF_INST/O
    AG12                 net (fo=1, routed)           0.000     0.559    clk_IBUF_inst/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.074     0.633    clk_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X1Y0          net (fo=1, unset)            0.263     0.896    clk_IBUF
    BUFGCE_X1Y0          BUFGCE (Prop_BUFGCE_I_O)     0.123     1.019    clk_IBUF_BUFG_inst/O
    RAMB36_X6Y19         net (fo=346, routed)         1.615     2.634    reg_file/inst1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    RAMB36_X6Y19         RAMB36E2 (Prop_RAMB36E2_CLKARDCLK_DOUTADOUT[2])
                                                      1.112     3.746    reg_file/inst1/mem_reg_bram_0/DOUTADOUT[2]
    SLICE_X60Y96         net (fo=2, unset)            0.388     4.134    pipereg14/DOUTADOUT[0]
    SLICE_X60Y96         LUT5 (Prop_LUT5_I1_O)        0.057     4.191    pipereg14/result_reg_i_42/O
    SLICE_X60Y95         net (fo=9, unset)            0.146     4.337    ifetch/pc_reg/nop_q[0]
    SLICE_X60Y95         LUT3 (Prop_LUT3_I1_O)        0.108     4.445    ifetch/pc_reg/mem_reg_bram_0_i_73/O
    SLICE_X60Y96         net (fo=1, unset)            0.257     4.702    ifetch/pc_reg/mux2to1_addersub_opA_out[2]
    SLICE_X60Y96         LUT6 (Prop_LUT6_I0_O)        0.086     4.788    ifetch/pc_reg/mem_reg_bram_0_i_55/O
    SLICE_X60Y98         net (fo=5, unset)            0.147     4.935    pipereg14/I41
    SLICE_X60Y98         LUT6 (Prop_LUT6_I1_O)        0.035     4.970    pipereg14/mem_reg_bram_0_i_47__0/O
    SLICE_X60Y99         net (fo=3, unset)            0.164     5.134    pipereg14/n_0_mem_reg_bram_0_i_47__0
    SLICE_X60Y99         LUT6 (Prop_LUT6_I1_O)        0.034     5.168    pipereg14/mem_reg_bram_0_i_68__1/O
    SLICE_X63Y100        net (fo=5, unset)            0.337     5.505    pipereg14/n_0_mem_reg_bram_0_i_68__1
    SLICE_X63Y100        LUT6 (Prop_LUT6_I1_O)        0.035     5.540    pipereg14/mem_reg_bram_0_i_64/O
    SLICE_X63Y101        net (fo=5, unset)            0.146     5.686    pipereg14/n_0_mem_reg_bram_0_i_64
    SLICE_X63Y101        LUT6 (Prop_LUT6_I2_O)        0.035     5.721    pipereg14/mem_reg_bram_0_i_67__1/O
    SLICE_X63Y101        net (fo=5, unset)            0.188     5.909    pipereg14/n_0_mem_reg_bram_0_i_67__1
    SLICE_X63Y101        LUT6 (Prop_LUT6_I2_O)        0.035     5.944    pipereg14/mem_reg_bram_0__11_i_13__0/O
    SLICE_X63Y104        net (fo=5, unset)            0.202     6.146    pipereg14/n_0_mem_reg_bram_0__11_i_13__0
    SLICE_X63Y104        LUT6 (Prop_LUT6_I1_O)        0.035     6.181    pipereg14/mem_reg_bram_0_i_182/O
    SLICE_X63Y104        net (fo=5, unset)            0.268     6.449    pipereg14/n_0_mem_reg_bram_0_i_182
    SLICE_X63Y104        LUT6 (Prop_LUT6_I1_O)        0.034     6.483    pipereg14/mem_reg_bram_0_i_175/O
    SLICE_X63Y103        net (fo=5, unset)            0.202     6.685    pipereg14/n_0_mem_reg_bram_0_i_175
    SLICE_X63Y103        LUT6 (Prop_LUT6_I1_O)        0.036     6.721    pipereg14/mem_reg_bram_0_i_167/O
    SLICE_X63Y104        net (fo=4, unset)            0.195     6.916    pipereg14/n_0_mem_reg_bram_0_i_167
    SLICE_X63Y104        LUT6 (Prop_LUT6_I3_O)        0.035     6.951    pipereg14/mem_reg_bram_0_i_225/O
    SLICE_X63Y104        net (fo=5, unset)            0.201     7.152    pipereg14/n_0_mem_reg_bram_0_i_225
    SLICE_X63Y104        LUT6 (Prop_LUT6_I2_O)        0.036     7.188    pipereg14/mem_reg_bram_0_i_221/O
    SLICE_X63Y105        net (fo=3, unset)            0.144     7.332    pipereg14/n_0_mem_reg_bram_0_i_221
    SLICE_X63Y105        LUT6 (Prop_LUT6_I3_O)        0.035     7.367    pipereg14/mem_reg_bram_0_i_216/O
    SLICE_X63Y105        net (fo=4, unset)            0.092     7.459    pipereg14/n_0_mem_reg_bram_0_i_216
    SLICE_X63Y105        LUT6 (Prop_LUT6_I3_O)        0.035     7.494    pipereg14/mem_reg_bram_0_i_211/O
    SLICE_X60Y105        net (fo=4, unset)            0.304     7.798    pipereg14/n_0_mem_reg_bram_0_i_211
    SLICE_X60Y105        LUT6 (Prop_LUT6_I2_O)        0.034     7.832    pipereg14/mem_reg_bram_0_i_122/O
    SLICE_X61Y105        net (fo=4, unset)            0.189     8.021    pipereg14/n_0_mem_reg_bram_0_i_122
    SLICE_X61Y105        LUT6 (Prop_LUT6_I3_O)        0.037     8.058    pipereg14/mem_reg_bram_0_i_63/O
    SLICE_X60Y117        net (fo=14, unset)           0.458     8.516    pipereg14/n_0_mem_reg_bram_0_i_63
    SLICE_X60Y117        LUT5 (Prop_LUT5_I4_O)        0.035     8.551    pipereg14/mem_reg_bram_0__0_i_5__0/O
    RAMB36_X6Y23         net (fo=4, unset)            0.135     8.686    data_mem/dmem_replace/I5[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.000     5.000    
    AG12                                              0.000     5.000    clk
    AG12                 net (fo=0)                   0.000     5.000    clk_IBUF_inst/I
    AG12                 INBUF (Prop_INBUF_PAD_O)     0.451     5.451    clk_IBUF_inst/INBUF_INST/O
    AG12                 net (fo=1, routed)           0.000     5.451    clk_IBUF_inst/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.052     5.503    clk_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X1Y0          net (fo=1, unset)            0.223     5.726    clk_IBUF
    BUFGCE_X1Y0          BUFGCE (Prop_BUFGCE_I_O)     0.104     5.830    clk_IBUF_BUFG_inst/O
    RAMB36_X6Y23         net (fo=346, routed)         1.441     7.271    data_mem/dmem_replace/clk_IBUF_BUFG
                         clock pessimism              0.335     7.605    
                         clock uncertainty           -0.035     7.570    
    RAMB36_X6Y23         RAMB36E2 (Setup_RAMB36E2_CLKARDCLK_WEA[1])
                                                     -0.382     7.188    data_mem/dmem_replace/mem_reg_bram_0__0
  -------------------------------------------------------------------
                         required time                          7.188    
                         arrival time                          -8.686    
  -------------------------------------------------------------------
                         slack                                 -1.498    

Slack (VIOLATED) :        -1.471ns  (required time - arrival time)
  Source:                 reg_file/inst1/mem_reg_bram_0/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E2 clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            reg_file/inst1/mem_reg_bram_0/DINADIN[28]
                            (rising edge-triggered cell RAMB36E2 clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        6.171ns  (logic 1.785ns (28.926%)  route 4.386ns (71.074%))
  Logic Levels:           18  (LUT4=1 LUT5=1 LUT6=16)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.266ns = ( 7.266 - 5.000 ) 
    Source Clock Delay      (SCD):    2.648ns
    Clock Pessimism Removal (CPR):    0.335ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.629ns (routing 0.511ns, distribution 1.118ns)
  Clock Net Delay (Destination): 1.436ns (routing 0.465ns, distribution 0.971ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000    
    AG12                                              0.000     0.000    clk
    AG12                 net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AG12                 INBUF (Prop_INBUF_PAD_O)     0.559     0.559    clk_IBUF_inst/INBUF_INST/O
    AG12                 net (fo=1, routed)           0.000     0.559    clk_IBUF_inst/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.074     0.633    clk_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X1Y0          net (fo=1, unset)            0.263     0.896    clk_IBUF
    BUFGCE_X1Y0          BUFGCE (Prop_BUFGCE_I_O)     0.123     1.019    clk_IBUF_BUFG_inst/O
    RAMB36_X6Y19         net (fo=346, routed)         1.629     2.648    reg_file/inst1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    RAMB36_X6Y19         RAMB36E2 (Prop_RAMB36E2_CLKBWRCLK_DOUTBDOUT[1])
                                                      1.130     3.778    reg_file/inst1/mem_reg_bram_0/DOUTBDOUT[1]
    SLICE_X59Y95         net (fo=5, unset)            0.436     4.214    pipereg16/DOUTBDOUT[1]
    SLICE_X59Y95         LUT6 (Prop_LUT6_I1_O)        0.035     4.249    pipereg16/result_reg_i_44/O
    SLICE_X60Y95         net (fo=6, unset)            0.289     4.538    pipereg16/O5[1]
    SLICE_X60Y95         LUT6 (Prop_LUT6_I2_O)        0.035     4.573    pipereg16/mem_reg_bram_0_i_74__0/O
    SLICE_X60Y96         net (fo=2, unset)            0.164     4.737    ifetch/pc_reg/I27
    SLICE_X60Y96         LUT6 (Prop_LUT6_I3_O)        0.035     4.772    ifetch/pc_reg/mem_reg_bram_0_i_55/O
    SLICE_X60Y98         net (fo=5, unset)            0.147     4.919    pipereg14/I41
    SLICE_X60Y98         LUT6 (Prop_LUT6_I1_O)        0.035     4.954    pipereg14/mem_reg_bram_0_i_47__0/O
    SLICE_X60Y99         net (fo=3, unset)            0.164     5.118    pipereg14/n_0_mem_reg_bram_0_i_47__0
    SLICE_X60Y99         LUT6 (Prop_LUT6_I1_O)        0.034     5.152    pipereg14/mem_reg_bram_0_i_68__1/O
    SLICE_X63Y100        net (fo=5, unset)            0.337     5.489    pipereg14/n_0_mem_reg_bram_0_i_68__1
    SLICE_X63Y100        LUT6 (Prop_LUT6_I1_O)        0.035     5.524    pipereg14/mem_reg_bram_0_i_64/O
    SLICE_X63Y101        net (fo=5, unset)            0.146     5.670    pipereg14/n_0_mem_reg_bram_0_i_64
    SLICE_X63Y101        LUT6 (Prop_LUT6_I2_O)        0.035     5.705    pipereg14/mem_reg_bram_0_i_67__1/O
    SLICE_X63Y101        net (fo=5, unset)            0.188     5.893    pipereg14/n_0_mem_reg_bram_0_i_67__1
    SLICE_X63Y101        LUT6 (Prop_LUT6_I2_O)        0.035     5.928    pipereg14/mem_reg_bram_0__11_i_13__0/O
    SLICE_X63Y104        net (fo=5, unset)            0.202     6.130    pipereg14/n_0_mem_reg_bram_0__11_i_13__0
    SLICE_X63Y104        LUT6 (Prop_LUT6_I1_O)        0.035     6.165    pipereg14/mem_reg_bram_0_i_182/O
    SLICE_X63Y104        net (fo=5, unset)            0.268     6.433    pipereg14/n_0_mem_reg_bram_0_i_182
    SLICE_X63Y104        LUT6 (Prop_LUT6_I1_O)        0.034     6.467    pipereg14/mem_reg_bram_0_i_175/O
    SLICE_X63Y103        net (fo=5, unset)            0.202     6.669    pipereg14/n_0_mem_reg_bram_0_i_175
    SLICE_X63Y103        LUT6 (Prop_LUT6_I1_O)        0.036     6.705    pipereg14/mem_reg_bram_0_i_167/O
    SLICE_X63Y104        net (fo=4, unset)            0.195     6.900    pipereg14/n_0_mem_reg_bram_0_i_167
    SLICE_X63Y104        LUT6 (Prop_LUT6_I3_O)        0.035     6.935    pipereg14/mem_reg_bram_0_i_225/O
    SLICE_X61Y103        net (fo=5, unset)            0.344     7.279    pipereg14/n_0_mem_reg_bram_0_i_225
    SLICE_X61Y103        LUT4 (Prop_LUT4_I3_O)        0.035     7.314    pipereg14/mem_reg_bram_0_i_223/O
    SLICE_X61Y102        net (fo=2, unset)            0.214     7.528    pipereg14/n_0_mem_reg_bram_0_i_223
    SLICE_X61Y102        LUT6 (Prop_LUT6_I4_O)        0.037     7.565    pipereg14/mem_reg_bram_0_i_219/O
    SLICE_X60Y103        net (fo=2, unset)            0.178     7.743    pipereg14/n_0_mem_reg_bram_0_i_219
    SLICE_X60Y103        LUT6 (Prop_LUT6_I4_O)        0.035     7.778    pipereg14/mem_reg_bram_0_i_215/O
    SLICE_X61Y104        net (fo=1, unset)            0.228     8.006    pipereg14/n_0_mem_reg_bram_0_i_215
    SLICE_X61Y104        LUT6 (Prop_LUT6_I1_O)        0.037     8.043    pipereg14/mem_reg_bram_0_i_130/O
    SLICE_X60Y103        net (fo=2, unset)            0.211     8.254    pipereg14/n_0_mem_reg_bram_0_i_130
    SLICE_X60Y103        LUT6 (Prop_LUT6_I0_O)        0.035     8.289    pipereg14/mem_reg_bram_0_i_48__0/O
    SLICE_X60Y100        net (fo=1, unset)            0.245     8.534    pipereg14/n_0_mem_reg_bram_0_i_48__0
    SLICE_X60Y100        LUT5 (Prop_LUT5_I0_O)        0.057     8.591    pipereg14/mem_reg_bram_0_i_9__0/O
    RAMB36_X6Y19         net (fo=2, unset)            0.228     8.819    reg_file/inst1/DINADIN[28]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.000     5.000    
    AG12                                              0.000     5.000    clk
    AG12                 net (fo=0)                   0.000     5.000    clk_IBUF_inst/I
    AG12                 INBUF (Prop_INBUF_PAD_O)     0.451     5.451    clk_IBUF_inst/INBUF_INST/O
    AG12                 net (fo=1, routed)           0.000     5.451    clk_IBUF_inst/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.052     5.503    clk_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X1Y0          net (fo=1, unset)            0.223     5.726    clk_IBUF
    BUFGCE_X1Y0          BUFGCE (Prop_BUFGCE_I_O)     0.104     5.830    clk_IBUF_BUFG_inst/O
    RAMB36_X6Y19         net (fo=346, routed)         1.436     7.266    reg_file/inst1/clk_IBUF_BUFG
                         clock pessimism              0.335     7.600    
                         clock uncertainty           -0.035     7.565    
    RAMB36_X6Y19         RAMB36E2 (Setup_RAMB36E2_CLKARDCLK_DINADIN[28])
                                                     -0.217     7.348    reg_file/inst1/mem_reg_bram_0
  -------------------------------------------------------------------
                         required time                          7.348    
                         arrival time                          -8.819    
  -------------------------------------------------------------------
                         slack                                 -1.471    

Slack (VIOLATED) :        -1.406ns  (required time - arrival time)
  Source:                 reg_file/inst1/mem_reg_bram_0/CLKARDCLK
                            (rising edge-triggered cell RAMB36E2 clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            data_mem/dmem_replace/mem_reg_bram_0/WEA[0]
                            (rising edge-triggered cell RAMB36E2 clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        5.959ns  (logic 1.889ns (31.700%)  route 4.070ns (68.300%))
  Logic Levels:           18  (LUT3=2 LUT5=1 LUT6=15)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.270ns = ( 7.270 - 5.000 ) 
    Source Clock Delay      (SCD):    2.634ns
    Clock Pessimism Removal (CPR):    0.335ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.615ns (routing 0.511ns, distribution 1.104ns)
  Clock Net Delay (Destination): 1.440ns (routing 0.465ns, distribution 0.975ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000    
    AG12                                              0.000     0.000    clk
    AG12                 net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AG12                 INBUF (Prop_INBUF_PAD_O)     0.559     0.559    clk_IBUF_inst/INBUF_INST/O
    AG12                 net (fo=1, routed)           0.000     0.559    clk_IBUF_inst/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.074     0.633    clk_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X1Y0          net (fo=1, unset)            0.263     0.896    clk_IBUF
    BUFGCE_X1Y0          BUFGCE (Prop_BUFGCE_I_O)     0.123     1.019    clk_IBUF_BUFG_inst/O
    RAMB36_X6Y19         net (fo=346, routed)         1.615     2.634    reg_file/inst1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    RAMB36_X6Y19         RAMB36E2 (Prop_RAMB36E2_CLKARDCLK_DOUTADOUT[2])
                                                      1.112     3.746    reg_file/inst1/mem_reg_bram_0/DOUTADOUT[2]
    SLICE_X60Y96         net (fo=2, unset)            0.388     4.134    pipereg14/DOUTADOUT[0]
    SLICE_X60Y96         LUT5 (Prop_LUT5_I1_O)        0.057     4.191    pipereg14/result_reg_i_42/O
    SLICE_X60Y95         net (fo=9, unset)            0.146     4.337    ifetch/pc_reg/nop_q[0]
    SLICE_X60Y95         LUT3 (Prop_LUT3_I1_O)        0.108     4.445    ifetch/pc_reg/mem_reg_bram_0_i_73/O
    SLICE_X60Y96         net (fo=1, unset)            0.257     4.702    ifetch/pc_reg/mux2to1_addersub_opA_out[2]
    SLICE_X60Y96         LUT6 (Prop_LUT6_I0_O)        0.086     4.788    ifetch/pc_reg/mem_reg_bram_0_i_55/O
    SLICE_X60Y98         net (fo=5, unset)            0.147     4.935    pipereg14/I41
    SLICE_X60Y98         LUT6 (Prop_LUT6_I1_O)        0.035     4.970    pipereg14/mem_reg_bram_0_i_47__0/O
    SLICE_X60Y99         net (fo=3, unset)            0.164     5.134    pipereg14/n_0_mem_reg_bram_0_i_47__0
    SLICE_X60Y99         LUT6 (Prop_LUT6_I1_O)        0.034     5.168    pipereg14/mem_reg_bram_0_i_68__1/O
    SLICE_X63Y100        net (fo=5, unset)            0.337     5.505    pipereg14/n_0_mem_reg_bram_0_i_68__1
    SLICE_X63Y100        LUT6 (Prop_LUT6_I1_O)        0.035     5.540    pipereg14/mem_reg_bram_0_i_64/O
    SLICE_X63Y101        net (fo=5, unset)            0.146     5.686    pipereg14/n_0_mem_reg_bram_0_i_64
    SLICE_X63Y101        LUT6 (Prop_LUT6_I2_O)        0.035     5.721    pipereg14/mem_reg_bram_0_i_67__1/O
    SLICE_X63Y101        net (fo=5, unset)            0.188     5.909    pipereg14/n_0_mem_reg_bram_0_i_67__1
    SLICE_X63Y101        LUT6 (Prop_LUT6_I2_O)        0.035     5.944    pipereg14/mem_reg_bram_0__11_i_13__0/O
    SLICE_X63Y104        net (fo=5, unset)            0.202     6.146    pipereg14/n_0_mem_reg_bram_0__11_i_13__0
    SLICE_X63Y104        LUT6 (Prop_LUT6_I1_O)        0.035     6.181    pipereg14/mem_reg_bram_0_i_182/O
    SLICE_X63Y104        net (fo=5, unset)            0.268     6.449    pipereg14/n_0_mem_reg_bram_0_i_182
    SLICE_X63Y104        LUT6 (Prop_LUT6_I1_O)        0.034     6.483    pipereg14/mem_reg_bram_0_i_175/O
    SLICE_X63Y103        net (fo=5, unset)            0.202     6.685    pipereg14/n_0_mem_reg_bram_0_i_175
    SLICE_X63Y103        LUT6 (Prop_LUT6_I1_O)        0.036     6.721    pipereg14/mem_reg_bram_0_i_167/O
    SLICE_X63Y104        net (fo=4, unset)            0.195     6.916    pipereg14/n_0_mem_reg_bram_0_i_167
    SLICE_X63Y104        LUT6 (Prop_LUT6_I3_O)        0.035     6.951    pipereg14/mem_reg_bram_0_i_225/O
    SLICE_X63Y104        net (fo=5, unset)            0.201     7.152    pipereg14/n_0_mem_reg_bram_0_i_225
    SLICE_X63Y104        LUT6 (Prop_LUT6_I2_O)        0.036     7.188    pipereg14/mem_reg_bram_0_i_221/O
    SLICE_X63Y105        net (fo=3, unset)            0.144     7.332    pipereg14/n_0_mem_reg_bram_0_i_221
    SLICE_X63Y105        LUT6 (Prop_LUT6_I3_O)        0.035     7.367    pipereg14/mem_reg_bram_0_i_216/O
    SLICE_X63Y105        net (fo=4, unset)            0.092     7.459    pipereg14/n_0_mem_reg_bram_0_i_216
    SLICE_X63Y105        LUT6 (Prop_LUT6_I3_O)        0.035     7.494    pipereg14/mem_reg_bram_0_i_211/O
    SLICE_X60Y105        net (fo=4, unset)            0.304     7.798    pipereg14/n_0_mem_reg_bram_0_i_211
    SLICE_X60Y105        LUT6 (Prop_LUT6_I2_O)        0.034     7.832    pipereg14/mem_reg_bram_0_i_122/O
    SLICE_X61Y105        net (fo=4, unset)            0.189     8.021    pipereg14/n_0_mem_reg_bram_0_i_122
    SLICE_X61Y105        LUT6 (Prop_LUT6_I3_O)        0.037     8.058    pipereg14/mem_reg_bram_0_i_63/O
    SLICE_X60Y111        net (fo=14, unset)           0.304     8.362    pipereg14/n_0_mem_reg_bram_0_i_63
    SLICE_X60Y111        LUT3 (Prop_LUT3_I2_O)        0.035     8.397    pipereg14/mem_reg_bram_0_i_34__1/O
    RAMB36_X6Y22         net (fo=4, unset)            0.196     8.593    data_mem/dmem_replace/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.000     5.000    
    AG12                                              0.000     5.000    clk
    AG12                 net (fo=0)                   0.000     5.000    clk_IBUF_inst/I
    AG12                 INBUF (Prop_INBUF_PAD_O)     0.451     5.451    clk_IBUF_inst/INBUF_INST/O
    AG12                 net (fo=1, routed)           0.000     5.451    clk_IBUF_inst/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.052     5.503    clk_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X1Y0          net (fo=1, unset)            0.223     5.726    clk_IBUF
    BUFGCE_X1Y0          BUFGCE (Prop_BUFGCE_I_O)     0.104     5.830    clk_IBUF_BUFG_inst/O
    RAMB36_X6Y22         net (fo=346, routed)         1.440     7.270    data_mem/dmem_replace/clk_IBUF_BUFG
                         clock pessimism              0.335     7.604    
                         clock uncertainty           -0.035     7.569    
    RAMB36_X6Y22         RAMB36E2 (Setup_RAMB36E2_CLKARDCLK_WEA[0])
                                                     -0.382     7.187    data_mem/dmem_replace/mem_reg_bram_0
  -------------------------------------------------------------------
                         required time                          7.187    
                         arrival time                          -8.593    
  -------------------------------------------------------------------
                         slack                                 -1.406    

Slack (VIOLATED) :        -1.406ns  (required time - arrival time)
  Source:                 reg_file/inst1/mem_reg_bram_0/CLKARDCLK
                            (rising edge-triggered cell RAMB36E2 clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            data_mem/dmem_replace/mem_reg_bram_0/WEA[1]
                            (rising edge-triggered cell RAMB36E2 clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        5.959ns  (logic 1.889ns (31.700%)  route 4.070ns (68.300%))
  Logic Levels:           18  (LUT3=2 LUT5=1 LUT6=15)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.270ns = ( 7.270 - 5.000 ) 
    Source Clock Delay      (SCD):    2.634ns
    Clock Pessimism Removal (CPR):    0.335ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.615ns (routing 0.511ns, distribution 1.104ns)
  Clock Net Delay (Destination): 1.440ns (routing 0.465ns, distribution 0.975ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000    
    AG12                                              0.000     0.000    clk
    AG12                 net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AG12                 INBUF (Prop_INBUF_PAD_O)     0.559     0.559    clk_IBUF_inst/INBUF_INST/O
    AG12                 net (fo=1, routed)           0.000     0.559    clk_IBUF_inst/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.074     0.633    clk_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X1Y0          net (fo=1, unset)            0.263     0.896    clk_IBUF
    BUFGCE_X1Y0          BUFGCE (Prop_BUFGCE_I_O)     0.123     1.019    clk_IBUF_BUFG_inst/O
    RAMB36_X6Y19         net (fo=346, routed)         1.615     2.634    reg_file/inst1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    RAMB36_X6Y19         RAMB36E2 (Prop_RAMB36E2_CLKARDCLK_DOUTADOUT[2])
                                                      1.112     3.746    reg_file/inst1/mem_reg_bram_0/DOUTADOUT[2]
    SLICE_X60Y96         net (fo=2, unset)            0.388     4.134    pipereg14/DOUTADOUT[0]
    SLICE_X60Y96         LUT5 (Prop_LUT5_I1_O)        0.057     4.191    pipereg14/result_reg_i_42/O
    SLICE_X60Y95         net (fo=9, unset)            0.146     4.337    ifetch/pc_reg/nop_q[0]
    SLICE_X60Y95         LUT3 (Prop_LUT3_I1_O)        0.108     4.445    ifetch/pc_reg/mem_reg_bram_0_i_73/O
    SLICE_X60Y96         net (fo=1, unset)            0.257     4.702    ifetch/pc_reg/mux2to1_addersub_opA_out[2]
    SLICE_X60Y96         LUT6 (Prop_LUT6_I0_O)        0.086     4.788    ifetch/pc_reg/mem_reg_bram_0_i_55/O
    SLICE_X60Y98         net (fo=5, unset)            0.147     4.935    pipereg14/I41
    SLICE_X60Y98         LUT6 (Prop_LUT6_I1_O)        0.035     4.970    pipereg14/mem_reg_bram_0_i_47__0/O
    SLICE_X60Y99         net (fo=3, unset)            0.164     5.134    pipereg14/n_0_mem_reg_bram_0_i_47__0
    SLICE_X60Y99         LUT6 (Prop_LUT6_I1_O)        0.034     5.168    pipereg14/mem_reg_bram_0_i_68__1/O
    SLICE_X63Y100        net (fo=5, unset)            0.337     5.505    pipereg14/n_0_mem_reg_bram_0_i_68__1
    SLICE_X63Y100        LUT6 (Prop_LUT6_I1_O)        0.035     5.540    pipereg14/mem_reg_bram_0_i_64/O
    SLICE_X63Y101        net (fo=5, unset)            0.146     5.686    pipereg14/n_0_mem_reg_bram_0_i_64
    SLICE_X63Y101        LUT6 (Prop_LUT6_I2_O)        0.035     5.721    pipereg14/mem_reg_bram_0_i_67__1/O
    SLICE_X63Y101        net (fo=5, unset)            0.188     5.909    pipereg14/n_0_mem_reg_bram_0_i_67__1
    SLICE_X63Y101        LUT6 (Prop_LUT6_I2_O)        0.035     5.944    pipereg14/mem_reg_bram_0__11_i_13__0/O
    SLICE_X63Y104        net (fo=5, unset)            0.202     6.146    pipereg14/n_0_mem_reg_bram_0__11_i_13__0
    SLICE_X63Y104        LUT6 (Prop_LUT6_I1_O)        0.035     6.181    pipereg14/mem_reg_bram_0_i_182/O
    SLICE_X63Y104        net (fo=5, unset)            0.268     6.449    pipereg14/n_0_mem_reg_bram_0_i_182
    SLICE_X63Y104        LUT6 (Prop_LUT6_I1_O)        0.034     6.483    pipereg14/mem_reg_bram_0_i_175/O
    SLICE_X63Y103        net (fo=5, unset)            0.202     6.685    pipereg14/n_0_mem_reg_bram_0_i_175
    SLICE_X63Y103        LUT6 (Prop_LUT6_I1_O)        0.036     6.721    pipereg14/mem_reg_bram_0_i_167/O
    SLICE_X63Y104        net (fo=4, unset)            0.195     6.916    pipereg14/n_0_mem_reg_bram_0_i_167
    SLICE_X63Y104        LUT6 (Prop_LUT6_I3_O)        0.035     6.951    pipereg14/mem_reg_bram_0_i_225/O
    SLICE_X63Y104        net (fo=5, unset)            0.201     7.152    pipereg14/n_0_mem_reg_bram_0_i_225
    SLICE_X63Y104        LUT6 (Prop_LUT6_I2_O)        0.036     7.188    pipereg14/mem_reg_bram_0_i_221/O
    SLICE_X63Y105        net (fo=3, unset)            0.144     7.332    pipereg14/n_0_mem_reg_bram_0_i_221
    SLICE_X63Y105        LUT6 (Prop_LUT6_I3_O)        0.035     7.367    pipereg14/mem_reg_bram_0_i_216/O
    SLICE_X63Y105        net (fo=4, unset)            0.092     7.459    pipereg14/n_0_mem_reg_bram_0_i_216
    SLICE_X63Y105        LUT6 (Prop_LUT6_I3_O)        0.035     7.494    pipereg14/mem_reg_bram_0_i_211/O
    SLICE_X60Y105        net (fo=4, unset)            0.304     7.798    pipereg14/n_0_mem_reg_bram_0_i_211
    SLICE_X60Y105        LUT6 (Prop_LUT6_I2_O)        0.034     7.832    pipereg14/mem_reg_bram_0_i_122/O
    SLICE_X61Y105        net (fo=4, unset)            0.189     8.021    pipereg14/n_0_mem_reg_bram_0_i_122
    SLICE_X61Y105        LUT6 (Prop_LUT6_I3_O)        0.037     8.058    pipereg14/mem_reg_bram_0_i_63/O
    SLICE_X60Y111        net (fo=14, unset)           0.304     8.362    pipereg14/n_0_mem_reg_bram_0_i_63
    SLICE_X60Y111        LUT3 (Prop_LUT3_I2_O)        0.035     8.397    pipereg14/mem_reg_bram_0_i_34__1/O
    RAMB36_X6Y22         net (fo=4, unset)            0.196     8.593    data_mem/dmem_replace/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.000     5.000    
    AG12                                              0.000     5.000    clk
    AG12                 net (fo=0)                   0.000     5.000    clk_IBUF_inst/I
    AG12                 INBUF (Prop_INBUF_PAD_O)     0.451     5.451    clk_IBUF_inst/INBUF_INST/O
    AG12                 net (fo=1, routed)           0.000     5.451    clk_IBUF_inst/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.052     5.503    clk_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X1Y0          net (fo=1, unset)            0.223     5.726    clk_IBUF
    BUFGCE_X1Y0          BUFGCE (Prop_BUFGCE_I_O)     0.104     5.830    clk_IBUF_BUFG_inst/O
    RAMB36_X6Y22         net (fo=346, routed)         1.440     7.270    data_mem/dmem_replace/clk_IBUF_BUFG
                         clock pessimism              0.335     7.604    
                         clock uncertainty           -0.035     7.569    
    RAMB36_X6Y22         RAMB36E2 (Setup_RAMB36E2_CLKARDCLK_WEA[1])
                                                     -0.382     7.187    data_mem/dmem_replace/mem_reg_bram_0
  -------------------------------------------------------------------
                         required time                          7.187    
                         arrival time                          -8.593    
  -------------------------------------------------------------------
                         slack                                 -1.406    

Slack (VIOLATED) :        -1.406ns  (required time - arrival time)
  Source:                 reg_file/inst1/mem_reg_bram_0/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E2 clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            reg_file/inst1/mem_reg_bram_0/DINADIN[0]
                            (rising edge-triggered cell RAMB36E2 clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        6.102ns  (logic 1.761ns (28.859%)  route 4.341ns (71.141%))
  Logic Levels:           18  (LUT5=1 LUT6=17)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.266ns = ( 7.266 - 5.000 ) 
    Source Clock Delay      (SCD):    2.648ns
    Clock Pessimism Removal (CPR):    0.335ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.629ns (routing 0.511ns, distribution 1.118ns)
  Clock Net Delay (Destination): 1.436ns (routing 0.465ns, distribution 0.971ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000    
    AG12                                              0.000     0.000    clk
    AG12                 net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AG12                 INBUF (Prop_INBUF_PAD_O)     0.559     0.559    clk_IBUF_inst/INBUF_INST/O
    AG12                 net (fo=1, routed)           0.000     0.559    clk_IBUF_inst/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.074     0.633    clk_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X1Y0          net (fo=1, unset)            0.263     0.896    clk_IBUF
    BUFGCE_X1Y0          BUFGCE (Prop_BUFGCE_I_O)     0.123     1.019    clk_IBUF_BUFG_inst/O
    RAMB36_X6Y19         net (fo=346, routed)         1.629     2.648    reg_file/inst1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    RAMB36_X6Y19         RAMB36E2 (Prop_RAMB36E2_CLKBWRCLK_DOUTBDOUT[1])
                                                      1.130     3.778    reg_file/inst1/mem_reg_bram_0/DOUTBDOUT[1]
    SLICE_X59Y95         net (fo=5, unset)            0.436     4.214    pipereg16/DOUTBDOUT[1]
    SLICE_X59Y95         LUT6 (Prop_LUT6_I1_O)        0.035     4.249    pipereg16/result_reg_i_44/O
    SLICE_X60Y95         net (fo=6, unset)            0.289     4.538    pipereg16/O5[1]
    SLICE_X60Y95         LUT6 (Prop_LUT6_I2_O)        0.035     4.573    pipereg16/mem_reg_bram_0_i_74__0/O
    SLICE_X60Y96         net (fo=2, unset)            0.164     4.737    ifetch/pc_reg/I27
    SLICE_X60Y96         LUT6 (Prop_LUT6_I3_O)        0.035     4.772    ifetch/pc_reg/mem_reg_bram_0_i_55/O
    SLICE_X60Y98         net (fo=5, unset)            0.147     4.919    pipereg14/I41
    SLICE_X60Y98         LUT6 (Prop_LUT6_I1_O)        0.035     4.954    pipereg14/mem_reg_bram_0_i_47__0/O
    SLICE_X60Y99         net (fo=3, unset)            0.164     5.118    pipereg14/n_0_mem_reg_bram_0_i_47__0
    SLICE_X60Y99         LUT6 (Prop_LUT6_I1_O)        0.034     5.152    pipereg14/mem_reg_bram_0_i_68__1/O
    SLICE_X63Y100        net (fo=5, unset)            0.337     5.489    pipereg14/n_0_mem_reg_bram_0_i_68__1
    SLICE_X63Y100        LUT6 (Prop_LUT6_I1_O)        0.035     5.524    pipereg14/mem_reg_bram_0_i_64/O
    SLICE_X63Y101        net (fo=5, unset)            0.146     5.670    pipereg14/n_0_mem_reg_bram_0_i_64
    SLICE_X63Y101        LUT6 (Prop_LUT6_I2_O)        0.035     5.705    pipereg14/mem_reg_bram_0_i_67__1/O
    SLICE_X63Y101        net (fo=5, unset)            0.188     5.893    pipereg14/n_0_mem_reg_bram_0_i_67__1
    SLICE_X63Y101        LUT6 (Prop_LUT6_I2_O)        0.035     5.928    pipereg14/mem_reg_bram_0__11_i_13__0/O
    SLICE_X63Y104        net (fo=5, unset)            0.202     6.130    pipereg14/n_0_mem_reg_bram_0__11_i_13__0
    SLICE_X63Y104        LUT6 (Prop_LUT6_I1_O)        0.035     6.165    pipereg14/mem_reg_bram_0_i_182/O
    SLICE_X63Y104        net (fo=5, unset)            0.268     6.433    pipereg14/n_0_mem_reg_bram_0_i_182
    SLICE_X63Y104        LUT6 (Prop_LUT6_I1_O)        0.034     6.467    pipereg14/mem_reg_bram_0_i_175/O
    SLICE_X63Y103        net (fo=5, unset)            0.202     6.669    pipereg14/n_0_mem_reg_bram_0_i_175
    SLICE_X63Y103        LUT6 (Prop_LUT6_I1_O)        0.036     6.705    pipereg14/mem_reg_bram_0_i_167/O
    SLICE_X63Y104        net (fo=4, unset)            0.195     6.900    pipereg14/n_0_mem_reg_bram_0_i_167
    SLICE_X63Y104        LUT6 (Prop_LUT6_I3_O)        0.035     6.935    pipereg14/mem_reg_bram_0_i_225/O
    SLICE_X63Y104        net (fo=5, unset)            0.201     7.136    pipereg14/n_0_mem_reg_bram_0_i_225
    SLICE_X63Y104        LUT6 (Prop_LUT6_I2_O)        0.036     7.172    pipereg14/mem_reg_bram_0_i_221/O
    SLICE_X63Y105        net (fo=3, unset)            0.144     7.316    pipereg14/n_0_mem_reg_bram_0_i_221
    SLICE_X63Y105        LUT6 (Prop_LUT6_I3_O)        0.035     7.351    pipereg14/mem_reg_bram_0_i_216/O
    SLICE_X63Y105        net (fo=4, unset)            0.092     7.443    pipereg14/n_0_mem_reg_bram_0_i_216
    SLICE_X63Y105        LUT6 (Prop_LUT6_I3_O)        0.035     7.478    pipereg14/mem_reg_bram_0_i_211/O
    SLICE_X60Y105        net (fo=4, unset)            0.304     7.782    pipereg14/n_0_mem_reg_bram_0_i_211
    SLICE_X60Y105        LUT6 (Prop_LUT6_I2_O)        0.034     7.816    pipereg14/mem_reg_bram_0_i_122/O
    SLICE_X62Y104        net (fo=4, unset)            0.278     8.094    pipereg14/n_0_mem_reg_bram_0_i_122
    SLICE_X62Y104        LUT6 (Prop_LUT6_I2_O)        0.037     8.131    pipereg14/mem_reg_bram_0_i_115/O
    SLICE_X63Y98         net (fo=1, unset)            0.300     8.431    lo_reg/I6
    SLICE_X63Y98         LUT5 (Prop_LUT5_I2_O)        0.035     8.466    lo_reg/mem_reg_bram_0_i_37__0/O
    RAMB36_X6Y19         net (fo=2, unset)            0.284     8.750    reg_file/inst1/DINADIN[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.000     5.000    
    AG12                                              0.000     5.000    clk
    AG12                 net (fo=0)                   0.000     5.000    clk_IBUF_inst/I
    AG12                 INBUF (Prop_INBUF_PAD_O)     0.451     5.451    clk_IBUF_inst/INBUF_INST/O
    AG12                 net (fo=1, routed)           0.000     5.451    clk_IBUF_inst/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.052     5.503    clk_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X1Y0          net (fo=1, unset)            0.223     5.726    clk_IBUF
    BUFGCE_X1Y0          BUFGCE (Prop_BUFGCE_I_O)     0.104     5.830    clk_IBUF_BUFG_inst/O
    RAMB36_X6Y19         net (fo=346, routed)         1.436     7.266    reg_file/inst1/clk_IBUF_BUFG
                         clock pessimism              0.335     7.600    
                         clock uncertainty           -0.035     7.565    
    RAMB36_X6Y19         RAMB36E2 (Setup_RAMB36E2_CLKARDCLK_DINADIN[0])
                                                     -0.221     7.344    reg_file/inst1/mem_reg_bram_0
  -------------------------------------------------------------------
                         required time                          7.344    
                         arrival time                          -8.750    
  -------------------------------------------------------------------
                         slack                                 -1.406    

Slack (VIOLATED) :        -1.356ns  (required time - arrival time)
  Source:                 reg_file/inst1/mem_reg_bram_0/CLKARDCLK
                            (rising edge-triggered cell RAMB36E2 clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            data_mem/dmem_replace/mem_reg_bram_0__12/WEA[0]
                            (rising edge-triggered cell RAMB36E2 clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        5.857ns  (logic 1.918ns (32.747%)  route 3.939ns (67.253%))
  Logic Levels:           18  (LUT3=2 LUT5=1 LUT6=15)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.269ns = ( 7.269 - 5.000 ) 
    Source Clock Delay      (SCD):    2.634ns
    Clock Pessimism Removal (CPR):    0.335ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.615ns (routing 0.511ns, distribution 1.104ns)
  Clock Net Delay (Destination): 1.439ns (routing 0.465ns, distribution 0.974ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000    
    AG12                                              0.000     0.000    clk
    AG12                 net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AG12                 INBUF (Prop_INBUF_PAD_O)     0.559     0.559    clk_IBUF_inst/INBUF_INST/O
    AG12                 net (fo=1, routed)           0.000     0.559    clk_IBUF_inst/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.074     0.633    clk_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X1Y0          net (fo=1, unset)            0.263     0.896    clk_IBUF
    BUFGCE_X1Y0          BUFGCE (Prop_BUFGCE_I_O)     0.123     1.019    clk_IBUF_BUFG_inst/O
    RAMB36_X6Y19         net (fo=346, routed)         1.615     2.634    reg_file/inst1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    RAMB36_X6Y19         RAMB36E2 (Prop_RAMB36E2_CLKARDCLK_DOUTADOUT[2])
                                                      1.112     3.746    reg_file/inst1/mem_reg_bram_0/DOUTADOUT[2]
    SLICE_X60Y96         net (fo=2, unset)            0.388     4.134    pipereg14/DOUTADOUT[0]
    SLICE_X60Y96         LUT5 (Prop_LUT5_I1_O)        0.057     4.191    pipereg14/result_reg_i_42/O
    SLICE_X60Y95         net (fo=9, unset)            0.146     4.337    ifetch/pc_reg/nop_q[0]
    SLICE_X60Y95         LUT3 (Prop_LUT3_I1_O)        0.108     4.445    ifetch/pc_reg/mem_reg_bram_0_i_73/O
    SLICE_X60Y96         net (fo=1, unset)            0.257     4.702    ifetch/pc_reg/mux2to1_addersub_opA_out[2]
    SLICE_X60Y96         LUT6 (Prop_LUT6_I0_O)        0.086     4.788    ifetch/pc_reg/mem_reg_bram_0_i_55/O
    SLICE_X60Y98         net (fo=5, unset)            0.147     4.935    pipereg14/I41
    SLICE_X60Y98         LUT6 (Prop_LUT6_I1_O)        0.035     4.970    pipereg14/mem_reg_bram_0_i_47__0/O
    SLICE_X60Y99         net (fo=3, unset)            0.164     5.134    pipereg14/n_0_mem_reg_bram_0_i_47__0
    SLICE_X60Y99         LUT6 (Prop_LUT6_I1_O)        0.034     5.168    pipereg14/mem_reg_bram_0_i_68__1/O
    SLICE_X63Y100        net (fo=5, unset)            0.337     5.505    pipereg14/n_0_mem_reg_bram_0_i_68__1
    SLICE_X63Y100        LUT6 (Prop_LUT6_I1_O)        0.035     5.540    pipereg14/mem_reg_bram_0_i_64/O
    SLICE_X63Y101        net (fo=5, unset)            0.146     5.686    pipereg14/n_0_mem_reg_bram_0_i_64
    SLICE_X63Y101        LUT6 (Prop_LUT6_I2_O)        0.035     5.721    pipereg14/mem_reg_bram_0_i_67__1/O
    SLICE_X63Y101        net (fo=5, unset)            0.188     5.909    pipereg14/n_0_mem_reg_bram_0_i_67__1
    SLICE_X63Y101        LUT6 (Prop_LUT6_I2_O)        0.035     5.944    pipereg14/mem_reg_bram_0__11_i_13__0/O
    SLICE_X63Y104        net (fo=5, unset)            0.202     6.146    pipereg14/n_0_mem_reg_bram_0__11_i_13__0
    SLICE_X63Y104        LUT6 (Prop_LUT6_I1_O)        0.035     6.181    pipereg14/mem_reg_bram_0_i_182/O
    SLICE_X63Y104        net (fo=5, unset)            0.268     6.449    pipereg14/n_0_mem_reg_bram_0_i_182
    SLICE_X63Y104        LUT6 (Prop_LUT6_I1_O)        0.034     6.483    pipereg14/mem_reg_bram_0_i_175/O
    SLICE_X63Y103        net (fo=5, unset)            0.202     6.685    pipereg14/n_0_mem_reg_bram_0_i_175
    SLICE_X63Y103        LUT6 (Prop_LUT6_I1_O)        0.036     6.721    pipereg14/mem_reg_bram_0_i_167/O
    SLICE_X63Y104        net (fo=4, unset)            0.195     6.916    pipereg14/n_0_mem_reg_bram_0_i_167
    SLICE_X63Y104        LUT6 (Prop_LUT6_I3_O)        0.035     6.951    pipereg14/mem_reg_bram_0_i_225/O
    SLICE_X63Y104        net (fo=5, unset)            0.201     7.152    pipereg14/n_0_mem_reg_bram_0_i_225
    SLICE_X63Y104        LUT6 (Prop_LUT6_I2_O)        0.036     7.188    pipereg14/mem_reg_bram_0_i_221/O
    SLICE_X63Y105        net (fo=3, unset)            0.144     7.332    pipereg14/n_0_mem_reg_bram_0_i_221
    SLICE_X63Y105        LUT6 (Prop_LUT6_I3_O)        0.035     7.367    pipereg14/mem_reg_bram_0_i_216/O
    SLICE_X63Y105        net (fo=4, unset)            0.092     7.459    pipereg14/n_0_mem_reg_bram_0_i_216
    SLICE_X63Y105        LUT6 (Prop_LUT6_I3_O)        0.035     7.494    pipereg14/mem_reg_bram_0_i_211/O
    SLICE_X60Y105        net (fo=4, unset)            0.304     7.798    pipereg14/n_0_mem_reg_bram_0_i_211
    SLICE_X60Y105        LUT6 (Prop_LUT6_I2_O)        0.034     7.832    pipereg14/mem_reg_bram_0_i_122/O
    SLICE_X61Y105        net (fo=4, unset)            0.189     8.021    pipereg14/n_0_mem_reg_bram_0_i_122
    SLICE_X61Y105        LUT6 (Prop_LUT6_I3_O)        0.037     8.058    pipereg14/mem_reg_bram_0_i_63/O
    SLICE_X60Y105        net (fo=14, unset)           0.181     8.239    pipereg14/n_0_mem_reg_bram_0_i_63
    SLICE_X60Y105        LUT3 (Prop_LUT3_I2_O)        0.064     8.303    pipereg14/mem_reg_bram_0__12_i_1__0/O
    RAMB36_X6Y21         net (fo=4, unset)            0.188     8.491    data_mem/dmem_replace/I38[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.000     5.000    
    AG12                                              0.000     5.000    clk
    AG12                 net (fo=0)                   0.000     5.000    clk_IBUF_inst/I
    AG12                 INBUF (Prop_INBUF_PAD_O)     0.451     5.451    clk_IBUF_inst/INBUF_INST/O
    AG12                 net (fo=1, routed)           0.000     5.451    clk_IBUF_inst/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.052     5.503    clk_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X1Y0          net (fo=1, unset)            0.223     5.726    clk_IBUF
    BUFGCE_X1Y0          BUFGCE (Prop_BUFGCE_I_O)     0.104     5.830    clk_IBUF_BUFG_inst/O
    RAMB36_X6Y21         net (fo=346, routed)         1.439     7.269    data_mem/dmem_replace/clk_IBUF_BUFG
                         clock pessimism              0.335     7.603    
                         clock uncertainty           -0.035     7.568    
    RAMB36_X6Y21         RAMB36E2 (Setup_RAMB36E2_CLKARDCLK_WEA[0])
                                                     -0.433     7.135    data_mem/dmem_replace/mem_reg_bram_0__12
  -------------------------------------------------------------------
                         required time                          7.135    
                         arrival time                          -8.491    
  -------------------------------------------------------------------
                         slack                                 -1.356    

Slack (VIOLATED) :        -1.348ns  (required time - arrival time)
  Source:                 reg_file/inst1/mem_reg_bram_0/CLKARDCLK
                            (rising edge-triggered cell RAMB36E2 clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            data_mem/dmem_replace/mem_reg_bram_0__11/WEA[0]
                            (rising edge-triggered cell RAMB36E2 clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        5.908ns  (logic 1.890ns (31.991%)  route 4.018ns (68.009%))
  Logic Levels:           18  (LUT3=2 LUT5=1 LUT6=15)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.277ns = ( 7.277 - 5.000 ) 
    Source Clock Delay      (SCD):    2.634ns
    Clock Pessimism Removal (CPR):    0.334ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.615ns (routing 0.511ns, distribution 1.104ns)
  Clock Net Delay (Destination): 1.447ns (routing 0.465ns, distribution 0.982ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000    
    AG12                                              0.000     0.000    clk
    AG12                 net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AG12                 INBUF (Prop_INBUF_PAD_O)     0.559     0.559    clk_IBUF_inst/INBUF_INST/O
    AG12                 net (fo=1, routed)           0.000     0.559    clk_IBUF_inst/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.074     0.633    clk_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X1Y0          net (fo=1, unset)            0.263     0.896    clk_IBUF
    BUFGCE_X1Y0          BUFGCE (Prop_BUFGCE_I_O)     0.123     1.019    clk_IBUF_BUFG_inst/O
    RAMB36_X6Y19         net (fo=346, routed)         1.615     2.634    reg_file/inst1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    RAMB36_X6Y19         RAMB36E2 (Prop_RAMB36E2_CLKARDCLK_DOUTADOUT[2])
                                                      1.112     3.746    reg_file/inst1/mem_reg_bram_0/DOUTADOUT[2]
    SLICE_X60Y96         net (fo=2, unset)            0.388     4.134    pipereg14/DOUTADOUT[0]
    SLICE_X60Y96         LUT5 (Prop_LUT5_I1_O)        0.057     4.191    pipereg14/result_reg_i_42/O
    SLICE_X60Y95         net (fo=9, unset)            0.146     4.337    ifetch/pc_reg/nop_q[0]
    SLICE_X60Y95         LUT3 (Prop_LUT3_I1_O)        0.108     4.445    ifetch/pc_reg/mem_reg_bram_0_i_73/O
    SLICE_X60Y96         net (fo=1, unset)            0.257     4.702    ifetch/pc_reg/mux2to1_addersub_opA_out[2]
    SLICE_X60Y96         LUT6 (Prop_LUT6_I0_O)        0.086     4.788    ifetch/pc_reg/mem_reg_bram_0_i_55/O
    SLICE_X60Y98         net (fo=5, unset)            0.147     4.935    pipereg14/I41
    SLICE_X60Y98         LUT6 (Prop_LUT6_I1_O)        0.035     4.970    pipereg14/mem_reg_bram_0_i_47__0/O
    SLICE_X60Y99         net (fo=3, unset)            0.164     5.134    pipereg14/n_0_mem_reg_bram_0_i_47__0
    SLICE_X60Y99         LUT6 (Prop_LUT6_I1_O)        0.034     5.168    pipereg14/mem_reg_bram_0_i_68__1/O
    SLICE_X63Y100        net (fo=5, unset)            0.337     5.505    pipereg14/n_0_mem_reg_bram_0_i_68__1
    SLICE_X63Y100        LUT6 (Prop_LUT6_I1_O)        0.035     5.540    pipereg14/mem_reg_bram_0_i_64/O
    SLICE_X63Y101        net (fo=5, unset)            0.146     5.686    pipereg14/n_0_mem_reg_bram_0_i_64
    SLICE_X63Y101        LUT6 (Prop_LUT6_I2_O)        0.035     5.721    pipereg14/mem_reg_bram_0_i_67__1/O
    SLICE_X63Y101        net (fo=5, unset)            0.188     5.909    pipereg14/n_0_mem_reg_bram_0_i_67__1
    SLICE_X63Y101        LUT6 (Prop_LUT6_I2_O)        0.035     5.944    pipereg14/mem_reg_bram_0__11_i_13__0/O
    SLICE_X63Y104        net (fo=5, unset)            0.202     6.146    pipereg14/n_0_mem_reg_bram_0__11_i_13__0
    SLICE_X63Y104        LUT6 (Prop_LUT6_I1_O)        0.035     6.181    pipereg14/mem_reg_bram_0_i_182/O
    SLICE_X63Y104        net (fo=5, unset)            0.268     6.449    pipereg14/n_0_mem_reg_bram_0_i_182
    SLICE_X63Y104        LUT6 (Prop_LUT6_I1_O)        0.034     6.483    pipereg14/mem_reg_bram_0_i_175/O
    SLICE_X63Y103        net (fo=5, unset)            0.202     6.685    pipereg14/n_0_mem_reg_bram_0_i_175
    SLICE_X63Y103        LUT6 (Prop_LUT6_I1_O)        0.036     6.721    pipereg14/mem_reg_bram_0_i_167/O
    SLICE_X63Y104        net (fo=4, unset)            0.195     6.916    pipereg14/n_0_mem_reg_bram_0_i_167
    SLICE_X63Y104        LUT6 (Prop_LUT6_I3_O)        0.035     6.951    pipereg14/mem_reg_bram_0_i_225/O
    SLICE_X63Y104        net (fo=5, unset)            0.201     7.152    pipereg14/n_0_mem_reg_bram_0_i_225
    SLICE_X63Y104        LUT6 (Prop_LUT6_I2_O)        0.036     7.188    pipereg14/mem_reg_bram_0_i_221/O
    SLICE_X63Y105        net (fo=3, unset)            0.144     7.332    pipereg14/n_0_mem_reg_bram_0_i_221
    SLICE_X63Y105        LUT6 (Prop_LUT6_I3_O)        0.035     7.367    pipereg14/mem_reg_bram_0_i_216/O
    SLICE_X63Y105        net (fo=4, unset)            0.092     7.459    pipereg14/n_0_mem_reg_bram_0_i_216
    SLICE_X63Y105        LUT6 (Prop_LUT6_I3_O)        0.035     7.494    pipereg14/mem_reg_bram_0_i_211/O
    SLICE_X60Y105        net (fo=4, unset)            0.304     7.798    pipereg14/n_0_mem_reg_bram_0_i_211
    SLICE_X60Y105        LUT6 (Prop_LUT6_I2_O)        0.034     7.832    pipereg14/mem_reg_bram_0_i_122/O
    SLICE_X61Y105        net (fo=4, unset)            0.189     8.021    pipereg14/n_0_mem_reg_bram_0_i_122
    SLICE_X61Y105        LUT6 (Prop_LUT6_I3_O)        0.037     8.058    pipereg14/mem_reg_bram_0_i_63/O
    SLICE_X60Y105        net (fo=14, unset)           0.181     8.239    pipereg14/n_0_mem_reg_bram_0_i_63
    SLICE_X60Y105        LUT3 (Prop_LUT3_I2_O)        0.036     8.275    pipereg14/mem_reg_bram_0__11_i_9/O
    RAMB36_X6Y20         net (fo=4, unset)            0.267     8.542    data_mem/dmem_replace/I37[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.000     5.000    
    AG12                                              0.000     5.000    clk
    AG12                 net (fo=0)                   0.000     5.000    clk_IBUF_inst/I
    AG12                 INBUF (Prop_INBUF_PAD_O)     0.451     5.451    clk_IBUF_inst/INBUF_INST/O
    AG12                 net (fo=1, routed)           0.000     5.451    clk_IBUF_inst/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.052     5.503    clk_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X1Y0          net (fo=1, unset)            0.223     5.726    clk_IBUF
    BUFGCE_X1Y0          BUFGCE (Prop_BUFGCE_I_O)     0.104     5.830    clk_IBUF_BUFG_inst/O
    RAMB36_X6Y20         net (fo=346, routed)         1.447     7.277    data_mem/dmem_replace/clk_IBUF_BUFG
                         clock pessimism              0.334     7.611    
                         clock uncertainty           -0.035     7.576    
    RAMB36_X6Y20         RAMB36E2 (Setup_RAMB36E2_CLKARDCLK_WEA[0])
                                                     -0.382     7.194    data_mem/dmem_replace/mem_reg_bram_0__11
  -------------------------------------------------------------------
                         required time                          7.194    
                         arrival time                          -8.542    
  -------------------------------------------------------------------
                         slack                                 -1.348    

Slack (VIOLATED) :        -1.189ns  (required time - arrival time)
  Source:                 reg_file/inst1/mem_reg_bram_0/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E2 clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            reg_file/inst1/mem_reg_bram_0/DINADIN[24]
                            (rising edge-triggered cell RAMB36E2 clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        5.937ns  (logic 1.691ns (28.482%)  route 4.246ns (71.518%))
  Logic Levels:           16  (LUT4=1 LUT5=1 LUT6=14)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.266ns = ( 7.266 - 5.000 ) 
    Source Clock Delay      (SCD):    2.648ns
    Clock Pessimism Removal (CPR):    0.335ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.629ns (routing 0.511ns, distribution 1.118ns)
  Clock Net Delay (Destination): 1.436ns (routing 0.465ns, distribution 0.971ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000    
    AG12                                              0.000     0.000    clk
    AG12                 net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AG12                 INBUF (Prop_INBUF_PAD_O)     0.559     0.559    clk_IBUF_inst/INBUF_INST/O
    AG12                 net (fo=1, routed)           0.000     0.559    clk_IBUF_inst/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.074     0.633    clk_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X1Y0          net (fo=1, unset)            0.263     0.896    clk_IBUF
    BUFGCE_X1Y0          BUFGCE (Prop_BUFGCE_I_O)     0.123     1.019    clk_IBUF_BUFG_inst/O
    RAMB36_X6Y19         net (fo=346, routed)         1.629     2.648    reg_file/inst1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    RAMB36_X6Y19         RAMB36E2 (Prop_RAMB36E2_CLKBWRCLK_DOUTBDOUT[1])
                                                      1.130     3.778    reg_file/inst1/mem_reg_bram_0/DOUTBDOUT[1]
    SLICE_X59Y95         net (fo=5, unset)            0.436     4.214    pipereg16/DOUTBDOUT[1]
    SLICE_X59Y95         LUT6 (Prop_LUT6_I1_O)        0.035     4.249    pipereg16/result_reg_i_44/O
    SLICE_X60Y95         net (fo=6, unset)            0.289     4.538    pipereg16/O5[1]
    SLICE_X60Y95         LUT6 (Prop_LUT6_I2_O)        0.035     4.573    pipereg16/mem_reg_bram_0_i_74__0/O
    SLICE_X60Y96         net (fo=2, unset)            0.164     4.737    ifetch/pc_reg/I27
    SLICE_X60Y96         LUT6 (Prop_LUT6_I3_O)        0.035     4.772    ifetch/pc_reg/mem_reg_bram_0_i_55/O
    SLICE_X60Y98         net (fo=5, unset)            0.147     4.919    pipereg14/I41
    SLICE_X60Y98         LUT6 (Prop_LUT6_I1_O)        0.035     4.954    pipereg14/mem_reg_bram_0_i_47__0/O
    SLICE_X60Y99         net (fo=3, unset)            0.164     5.118    pipereg14/n_0_mem_reg_bram_0_i_47__0
    SLICE_X60Y99         LUT6 (Prop_LUT6_I1_O)        0.034     5.152    pipereg14/mem_reg_bram_0_i_68__1/O
    SLICE_X63Y100        net (fo=5, unset)            0.337     5.489    pipereg14/n_0_mem_reg_bram_0_i_68__1
    SLICE_X63Y100        LUT6 (Prop_LUT6_I1_O)        0.035     5.524    pipereg14/mem_reg_bram_0_i_64/O
    SLICE_X63Y101        net (fo=5, unset)            0.146     5.670    pipereg14/n_0_mem_reg_bram_0_i_64
    SLICE_X63Y101        LUT6 (Prop_LUT6_I2_O)        0.035     5.705    pipereg14/mem_reg_bram_0_i_67__1/O
    SLICE_X63Y101        net (fo=5, unset)            0.188     5.893    pipereg14/n_0_mem_reg_bram_0_i_67__1
    SLICE_X63Y101        LUT6 (Prop_LUT6_I2_O)        0.035     5.928    pipereg14/mem_reg_bram_0__11_i_13__0/O
    SLICE_X63Y104        net (fo=5, unset)            0.202     6.130    pipereg14/n_0_mem_reg_bram_0__11_i_13__0
    SLICE_X63Y104        LUT6 (Prop_LUT6_I1_O)        0.035     6.165    pipereg14/mem_reg_bram_0_i_182/O
    SLICE_X63Y104        net (fo=5, unset)            0.268     6.433    pipereg14/n_0_mem_reg_bram_0_i_182
    SLICE_X63Y104        LUT6 (Prop_LUT6_I1_O)        0.034     6.467    pipereg14/mem_reg_bram_0_i_175/O
    SLICE_X63Y103        net (fo=5, unset)            0.202     6.669    pipereg14/n_0_mem_reg_bram_0_i_175
    SLICE_X63Y103        LUT6 (Prop_LUT6_I1_O)        0.036     6.705    pipereg14/mem_reg_bram_0_i_167/O
    SLICE_X63Y104        net (fo=4, unset)            0.195     6.900    pipereg14/n_0_mem_reg_bram_0_i_167
    SLICE_X63Y104        LUT6 (Prop_LUT6_I3_O)        0.035     6.935    pipereg14/mem_reg_bram_0_i_225/O
    SLICE_X61Y103        net (fo=5, unset)            0.344     7.279    pipereg14/n_0_mem_reg_bram_0_i_225
    SLICE_X61Y103        LUT4 (Prop_LUT4_I3_O)        0.035     7.314    pipereg14/mem_reg_bram_0_i_223/O
    SLICE_X61Y103        net (fo=2, unset)            0.213     7.527    pipereg14/n_0_mem_reg_bram_0_i_223
    SLICE_X61Y103        LUT6 (Prop_LUT6_I1_O)        0.037     7.564    pipereg14/mem_reg_bram_0_i_150/O
    SLICE_X61Y103        net (fo=1, unset)            0.463     8.027    pipereg14/n_0_mem_reg_bram_0_i_150
    SLICE_X61Y103        LUT6 (Prop_LUT6_I0_O)        0.034     8.061    pipereg14/mem_reg_bram_0_i_58__0/O
    SLICE_X60Y101        net (fo=1, unset)            0.184     8.245    pipereg14/n_0_mem_reg_bram_0_i_58__0
    SLICE_X60Y101        LUT5 (Prop_LUT5_I0_O)        0.036     8.281    pipereg14/mem_reg_bram_0_i_13__0/O
    RAMB36_X6Y19         net (fo=2, unset)            0.304     8.585    reg_file/inst1/DINADIN[24]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.000     5.000    
    AG12                                              0.000     5.000    clk
    AG12                 net (fo=0)                   0.000     5.000    clk_IBUF_inst/I
    AG12                 INBUF (Prop_INBUF_PAD_O)     0.451     5.451    clk_IBUF_inst/INBUF_INST/O
    AG12                 net (fo=1, routed)           0.000     5.451    clk_IBUF_inst/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.052     5.503    clk_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X1Y0          net (fo=1, unset)            0.223     5.726    clk_IBUF
    BUFGCE_X1Y0          BUFGCE (Prop_BUFGCE_I_O)     0.104     5.830    clk_IBUF_BUFG_inst/O
    RAMB36_X6Y19         net (fo=346, routed)         1.436     7.266    reg_file/inst1/clk_IBUF_BUFG
                         clock pessimism              0.335     7.600    
                         clock uncertainty           -0.035     7.565    
    RAMB36_X6Y19         RAMB36E2 (Setup_RAMB36E2_CLKARDCLK_DINADIN[24])
                                                     -0.169     7.396    reg_file/inst1/mem_reg_bram_0
  -------------------------------------------------------------------
                         required time                          7.396    
                         arrival time                          -8.585    
  -------------------------------------------------------------------
                         slack                                 -1.189    

Slack (VIOLATED) :        -1.154ns  (required time - arrival time)
  Source:                 reg_file/inst1/mem_reg_bram_0/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E2 clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            reg_file/inst1/mem_reg_bram_0/DINADIN[31]
                            (rising edge-triggered cell RAMB36E2 clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        5.904ns  (logic 1.761ns (29.827%)  route 4.143ns (70.173%))
  Logic Levels:           18  (LUT5=2 LUT6=16)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.266ns = ( 7.266 - 5.000 ) 
    Source Clock Delay      (SCD):    2.648ns
    Clock Pessimism Removal (CPR):    0.335ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.629ns (routing 0.511ns, distribution 1.118ns)
  Clock Net Delay (Destination): 1.436ns (routing 0.465ns, distribution 0.971ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000    
    AG12                                              0.000     0.000    clk
    AG12                 net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AG12                 INBUF (Prop_INBUF_PAD_O)     0.559     0.559    clk_IBUF_inst/INBUF_INST/O
    AG12                 net (fo=1, routed)           0.000     0.559    clk_IBUF_inst/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.074     0.633    clk_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X1Y0          net (fo=1, unset)            0.263     0.896    clk_IBUF
    BUFGCE_X1Y0          BUFGCE (Prop_BUFGCE_I_O)     0.123     1.019    clk_IBUF_BUFG_inst/O
    RAMB36_X6Y19         net (fo=346, routed)         1.629     2.648    reg_file/inst1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    RAMB36_X6Y19         RAMB36E2 (Prop_RAMB36E2_CLKBWRCLK_DOUTBDOUT[1])
                                                      1.130     3.778    reg_file/inst1/mem_reg_bram_0/DOUTBDOUT[1]
    SLICE_X59Y95         net (fo=5, unset)            0.436     4.214    pipereg16/DOUTBDOUT[1]
    SLICE_X59Y95         LUT6 (Prop_LUT6_I1_O)        0.035     4.249    pipereg16/result_reg_i_44/O
    SLICE_X60Y95         net (fo=6, unset)            0.289     4.538    pipereg16/O5[1]
    SLICE_X60Y95         LUT6 (Prop_LUT6_I2_O)        0.035     4.573    pipereg16/mem_reg_bram_0_i_74__0/O
    SLICE_X60Y96         net (fo=2, unset)            0.164     4.737    ifetch/pc_reg/I27
    SLICE_X60Y96         LUT6 (Prop_LUT6_I3_O)        0.035     4.772    ifetch/pc_reg/mem_reg_bram_0_i_55/O
    SLICE_X60Y98         net (fo=5, unset)            0.147     4.919    pipereg14/I41
    SLICE_X60Y98         LUT6 (Prop_LUT6_I1_O)        0.035     4.954    pipereg14/mem_reg_bram_0_i_47__0/O
    SLICE_X60Y99         net (fo=3, unset)            0.164     5.118    pipereg14/n_0_mem_reg_bram_0_i_47__0
    SLICE_X60Y99         LUT6 (Prop_LUT6_I1_O)        0.034     5.152    pipereg14/mem_reg_bram_0_i_68__1/O
    SLICE_X63Y100        net (fo=5, unset)            0.337     5.489    pipereg14/n_0_mem_reg_bram_0_i_68__1
    SLICE_X63Y100        LUT6 (Prop_LUT6_I1_O)        0.035     5.524    pipereg14/mem_reg_bram_0_i_64/O
    SLICE_X63Y101        net (fo=5, unset)            0.146     5.670    pipereg14/n_0_mem_reg_bram_0_i_64
    SLICE_X63Y101        LUT6 (Prop_LUT6_I2_O)        0.035     5.705    pipereg14/mem_reg_bram_0_i_67__1/O
    SLICE_X63Y101        net (fo=5, unset)            0.188     5.893    pipereg14/n_0_mem_reg_bram_0_i_67__1
    SLICE_X63Y101        LUT6 (Prop_LUT6_I2_O)        0.035     5.928    pipereg14/mem_reg_bram_0__11_i_13__0/O
    SLICE_X63Y104        net (fo=5, unset)            0.202     6.130    pipereg14/n_0_mem_reg_bram_0__11_i_13__0
    SLICE_X63Y104        LUT6 (Prop_LUT6_I1_O)        0.035     6.165    pipereg14/mem_reg_bram_0_i_182/O
    SLICE_X63Y104        net (fo=5, unset)            0.268     6.433    pipereg14/n_0_mem_reg_bram_0_i_182
    SLICE_X63Y104        LUT6 (Prop_LUT6_I1_O)        0.034     6.467    pipereg14/mem_reg_bram_0_i_175/O
    SLICE_X63Y103        net (fo=5, unset)            0.202     6.669    pipereg14/n_0_mem_reg_bram_0_i_175
    SLICE_X63Y103        LUT6 (Prop_LUT6_I1_O)        0.036     6.705    pipereg14/mem_reg_bram_0_i_167/O
    SLICE_X63Y104        net (fo=4, unset)            0.195     6.900    pipereg14/n_0_mem_reg_bram_0_i_167
    SLICE_X63Y104        LUT6 (Prop_LUT6_I3_O)        0.035     6.935    pipereg14/mem_reg_bram_0_i_225/O
    SLICE_X63Y104        net (fo=5, unset)            0.201     7.136    pipereg14/n_0_mem_reg_bram_0_i_225
    SLICE_X63Y104        LUT6 (Prop_LUT6_I2_O)        0.036     7.172    pipereg14/mem_reg_bram_0_i_221/O
    SLICE_X63Y105        net (fo=3, unset)            0.144     7.316    pipereg14/n_0_mem_reg_bram_0_i_221
    SLICE_X63Y105        LUT6 (Prop_LUT6_I3_O)        0.035     7.351    pipereg14/mem_reg_bram_0_i_216/O
    SLICE_X63Y105        net (fo=4, unset)            0.092     7.443    pipereg14/n_0_mem_reg_bram_0_i_216
    SLICE_X63Y105        LUT6 (Prop_LUT6_I3_O)        0.035     7.478    pipereg14/mem_reg_bram_0_i_211/O
    SLICE_X60Y105        net (fo=4, unset)            0.304     7.782    pipereg14/n_0_mem_reg_bram_0_i_211
    SLICE_X60Y105        LUT6 (Prop_LUT6_I2_O)        0.034     7.816    pipereg14/mem_reg_bram_0_i_122/O
    SLICE_X61Y105        net (fo=4, unset)            0.139     7.955    pipereg14/n_0_mem_reg_bram_0_i_122
    SLICE_X61Y105        LUT5 (Prop_LUT5_I2_O)        0.037     7.992    pipereg14/mem_reg_bram_0_i_40__0/O
    SLICE_X60Y99         net (fo=3, unset)            0.297     8.289    pipereg14/n_0_mem_reg_bram_0_i_40__0
    SLICE_X60Y99         LUT5 (Prop_LUT5_I1_O)        0.035     8.324    pipereg14/mem_reg_bram_0_i_6__0/O
    RAMB36_X6Y19         net (fo=2, unset)            0.228     8.552    reg_file/inst1/DINADIN[31]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.000     5.000    
    AG12                                              0.000     5.000    clk
    AG12                 net (fo=0)                   0.000     5.000    clk_IBUF_inst/I
    AG12                 INBUF (Prop_INBUF_PAD_O)     0.451     5.451    clk_IBUF_inst/INBUF_INST/O
    AG12                 net (fo=1, routed)           0.000     5.451    clk_IBUF_inst/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.052     5.503    clk_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X1Y0          net (fo=1, unset)            0.223     5.726    clk_IBUF
    BUFGCE_X1Y0          BUFGCE (Prop_BUFGCE_I_O)     0.104     5.830    clk_IBUF_BUFG_inst/O
    RAMB36_X6Y19         net (fo=346, routed)         1.436     7.266    reg_file/inst1/clk_IBUF_BUFG
                         clock pessimism              0.335     7.600    
                         clock uncertainty           -0.035     7.565    
    RAMB36_X6Y19         RAMB36E2 (Setup_RAMB36E2_CLKARDCLK_DINADIN[31])
                                                     -0.167     7.398    reg_file/inst1/mem_reg_bram_0
  -------------------------------------------------------------------
                         required time                          7.398    
                         arrival time                          -8.552    
  -------------------------------------------------------------------
                         slack                                 -1.154    

Slack (VIOLATED) :        -1.104ns  (required time - arrival time)
  Source:                 reg_file/inst1/mem_reg_bram_0/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E2 clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            reg_file/inst1/mem_reg_bram_0/DINADIN[26]
                            (rising edge-triggered cell RAMB36E2 clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        5.857ns  (logic 1.732ns (29.571%)  route 4.125ns (70.429%))
  Logic Levels:           17  (LUT4=1 LUT5=1 LUT6=15)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.266ns = ( 7.266 - 5.000 ) 
    Source Clock Delay      (SCD):    2.648ns
    Clock Pessimism Removal (CPR):    0.335ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.629ns (routing 0.511ns, distribution 1.118ns)
  Clock Net Delay (Destination): 1.436ns (routing 0.465ns, distribution 0.971ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000    
    AG12                                              0.000     0.000    clk
    AG12                 net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AG12                 INBUF (Prop_INBUF_PAD_O)     0.559     0.559    clk_IBUF_inst/INBUF_INST/O
    AG12                 net (fo=1, routed)           0.000     0.559    clk_IBUF_inst/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.074     0.633    clk_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X1Y0          net (fo=1, unset)            0.263     0.896    clk_IBUF
    BUFGCE_X1Y0          BUFGCE (Prop_BUFGCE_I_O)     0.123     1.019    clk_IBUF_BUFG_inst/O
    RAMB36_X6Y19         net (fo=346, routed)         1.629     2.648    reg_file/inst1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    RAMB36_X6Y19         RAMB36E2 (Prop_RAMB36E2_CLKBWRCLK_DOUTBDOUT[1])
                                                      1.130     3.778    reg_file/inst1/mem_reg_bram_0/DOUTBDOUT[1]
    SLICE_X59Y95         net (fo=5, unset)            0.436     4.214    pipereg16/DOUTBDOUT[1]
    SLICE_X59Y95         LUT6 (Prop_LUT6_I1_O)        0.035     4.249    pipereg16/result_reg_i_44/O
    SLICE_X60Y95         net (fo=6, unset)            0.289     4.538    pipereg16/O5[1]
    SLICE_X60Y95         LUT6 (Prop_LUT6_I2_O)        0.035     4.573    pipereg16/mem_reg_bram_0_i_74__0/O
    SLICE_X60Y96         net (fo=2, unset)            0.164     4.737    ifetch/pc_reg/I27
    SLICE_X60Y96         LUT6 (Prop_LUT6_I3_O)        0.035     4.772    ifetch/pc_reg/mem_reg_bram_0_i_55/O
    SLICE_X60Y98         net (fo=5, unset)            0.147     4.919    pipereg14/I41
    SLICE_X60Y98         LUT6 (Prop_LUT6_I1_O)        0.035     4.954    pipereg14/mem_reg_bram_0_i_47__0/O
    SLICE_X60Y99         net (fo=3, unset)            0.164     5.118    pipereg14/n_0_mem_reg_bram_0_i_47__0
    SLICE_X60Y99         LUT6 (Prop_LUT6_I1_O)        0.034     5.152    pipereg14/mem_reg_bram_0_i_68__1/O
    SLICE_X63Y100        net (fo=5, unset)            0.337     5.489    pipereg14/n_0_mem_reg_bram_0_i_68__1
    SLICE_X63Y100        LUT6 (Prop_LUT6_I1_O)        0.035     5.524    pipereg14/mem_reg_bram_0_i_64/O
    SLICE_X63Y101        net (fo=5, unset)            0.146     5.670    pipereg14/n_0_mem_reg_bram_0_i_64
    SLICE_X63Y101        LUT6 (Prop_LUT6_I2_O)        0.035     5.705    pipereg14/mem_reg_bram_0_i_67__1/O
    SLICE_X63Y101        net (fo=5, unset)            0.188     5.893    pipereg14/n_0_mem_reg_bram_0_i_67__1
    SLICE_X63Y101        LUT6 (Prop_LUT6_I2_O)        0.035     5.928    pipereg14/mem_reg_bram_0__11_i_13__0/O
    SLICE_X63Y104        net (fo=5, unset)            0.202     6.130    pipereg14/n_0_mem_reg_bram_0__11_i_13__0
    SLICE_X63Y104        LUT6 (Prop_LUT6_I1_O)        0.035     6.165    pipereg14/mem_reg_bram_0_i_182/O
    SLICE_X63Y104        net (fo=5, unset)            0.268     6.433    pipereg14/n_0_mem_reg_bram_0_i_182
    SLICE_X63Y104        LUT6 (Prop_LUT6_I1_O)        0.034     6.467    pipereg14/mem_reg_bram_0_i_175/O
    SLICE_X63Y103        net (fo=5, unset)            0.202     6.669    pipereg14/n_0_mem_reg_bram_0_i_175
    SLICE_X63Y103        LUT6 (Prop_LUT6_I1_O)        0.036     6.705    pipereg14/mem_reg_bram_0_i_167/O
    SLICE_X63Y104        net (fo=4, unset)            0.195     6.900    pipereg14/n_0_mem_reg_bram_0_i_167
    SLICE_X63Y104        LUT6 (Prop_LUT6_I3_O)        0.035     6.935    pipereg14/mem_reg_bram_0_i_225/O
    SLICE_X61Y103        net (fo=5, unset)            0.344     7.279    pipereg14/n_0_mem_reg_bram_0_i_225
    SLICE_X61Y103        LUT4 (Prop_LUT4_I3_O)        0.035     7.314    pipereg14/mem_reg_bram_0_i_223/O
    SLICE_X61Y102        net (fo=2, unset)            0.214     7.528    pipereg14/n_0_mem_reg_bram_0_i_223
    SLICE_X61Y102        LUT6 (Prop_LUT6_I4_O)        0.037     7.565    pipereg14/mem_reg_bram_0_i_219/O
    SLICE_X61Y98         net (fo=2, unset)            0.261     7.826    pipereg14/n_0_mem_reg_bram_0_i_219
    SLICE_X61Y98         LUT6 (Prop_LUT6_I1_O)        0.037     7.863    pipereg14/mem_reg_bram_0_i_142/O
    SLICE_X61Y97         net (fo=1, unset)            0.158     8.021    pipereg14/n_0_mem_reg_bram_0_i_142
    SLICE_X61Y97         LUT6 (Prop_LUT6_I0_O)        0.037     8.058    pipereg14/mem_reg_bram_0_i_53__0/O
    SLICE_X61Y96         net (fo=1, unset)            0.273     8.331    pipereg14/n_0_mem_reg_bram_0_i_53__0
    SLICE_X61Y96         LUT5 (Prop_LUT5_I0_O)        0.037     8.368    pipereg14/mem_reg_bram_0_i_11__0/O
    RAMB36_X6Y19         net (fo=2, unset)            0.137     8.505    reg_file/inst1/DINADIN[26]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.000     5.000    
    AG12                                              0.000     5.000    clk
    AG12                 net (fo=0)                   0.000     5.000    clk_IBUF_inst/I
    AG12                 INBUF (Prop_INBUF_PAD_O)     0.451     5.451    clk_IBUF_inst/INBUF_INST/O
    AG12                 net (fo=1, routed)           0.000     5.451    clk_IBUF_inst/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.052     5.503    clk_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X1Y0          net (fo=1, unset)            0.223     5.726    clk_IBUF
    BUFGCE_X1Y0          BUFGCE (Prop_BUFGCE_I_O)     0.104     5.830    clk_IBUF_BUFG_inst/O
    RAMB36_X6Y19         net (fo=346, routed)         1.436     7.266    reg_file/inst1/clk_IBUF_BUFG
                         clock pessimism              0.335     7.600    
                         clock uncertainty           -0.035     7.565    
    RAMB36_X6Y19         RAMB36E2 (Setup_RAMB36E2_CLKARDCLK_DINADIN[26])
                                                     -0.164     7.401    reg_file/inst1/mem_reg_bram_0
  -------------------------------------------------------------------
                         required time                          7.401    
                         arrival time                          -8.505    
  -------------------------------------------------------------------
                         slack                                 -1.104    

Slack (VIOLATED) :        -1.065ns  (required time - arrival time)
  Source:                 reg_file/inst1/mem_reg_bram_0/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E2 clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            reg_file/inst1/mem_reg_bram_0/DINADIN[29]
                            (rising edge-triggered cell RAMB36E2 clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        5.768ns  (logic 1.804ns (31.276%)  route 3.964ns (68.724%))
  Logic Levels:           18  (LUT5=1 LUT6=16 MUXF7=1)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.266ns = ( 7.266 - 5.000 ) 
    Source Clock Delay      (SCD):    2.648ns
    Clock Pessimism Removal (CPR):    0.335ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.629ns (routing 0.511ns, distribution 1.118ns)
  Clock Net Delay (Destination): 1.436ns (routing 0.465ns, distribution 0.971ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000    
    AG12                                              0.000     0.000    clk
    AG12                 net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AG12                 INBUF (Prop_INBUF_PAD_O)     0.559     0.559    clk_IBUF_inst/INBUF_INST/O
    AG12                 net (fo=1, routed)           0.000     0.559    clk_IBUF_inst/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.074     0.633    clk_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X1Y0          net (fo=1, unset)            0.263     0.896    clk_IBUF
    BUFGCE_X1Y0          BUFGCE (Prop_BUFGCE_I_O)     0.123     1.019    clk_IBUF_BUFG_inst/O
    RAMB36_X6Y19         net (fo=346, routed)         1.629     2.648    reg_file/inst1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    RAMB36_X6Y19         RAMB36E2 (Prop_RAMB36E2_CLKBWRCLK_DOUTBDOUT[1])
                                                      1.130     3.778    reg_file/inst1/mem_reg_bram_0/DOUTBDOUT[1]
    SLICE_X59Y95         net (fo=5, unset)            0.436     4.214    pipereg16/DOUTBDOUT[1]
    SLICE_X59Y95         LUT6 (Prop_LUT6_I1_O)        0.035     4.249    pipereg16/result_reg_i_44/O
    SLICE_X60Y95         net (fo=6, unset)            0.289     4.538    pipereg16/O5[1]
    SLICE_X60Y95         LUT6 (Prop_LUT6_I2_O)        0.035     4.573    pipereg16/mem_reg_bram_0_i_74__0/O
    SLICE_X60Y96         net (fo=2, unset)            0.164     4.737    ifetch/pc_reg/I27
    SLICE_X60Y96         LUT6 (Prop_LUT6_I3_O)        0.035     4.772    ifetch/pc_reg/mem_reg_bram_0_i_55/O
    SLICE_X60Y98         net (fo=5, unset)            0.147     4.919    pipereg14/I41
    SLICE_X60Y98         LUT6 (Prop_LUT6_I1_O)        0.035     4.954    pipereg14/mem_reg_bram_0_i_47__0/O
    SLICE_X60Y99         net (fo=3, unset)            0.164     5.118    pipereg14/n_0_mem_reg_bram_0_i_47__0
    SLICE_X60Y99         LUT6 (Prop_LUT6_I1_O)        0.034     5.152    pipereg14/mem_reg_bram_0_i_68__1/O
    SLICE_X63Y100        net (fo=5, unset)            0.337     5.489    pipereg14/n_0_mem_reg_bram_0_i_68__1
    SLICE_X63Y100        LUT6 (Prop_LUT6_I1_O)        0.035     5.524    pipereg14/mem_reg_bram_0_i_64/O
    SLICE_X63Y101        net (fo=5, unset)            0.146     5.670    pipereg14/n_0_mem_reg_bram_0_i_64
    SLICE_X63Y101        LUT6 (Prop_LUT6_I2_O)        0.035     5.705    pipereg14/mem_reg_bram_0_i_67__1/O
    SLICE_X63Y101        net (fo=5, unset)            0.188     5.893    pipereg14/n_0_mem_reg_bram_0_i_67__1
    SLICE_X63Y101        LUT6 (Prop_LUT6_I2_O)        0.035     5.928    pipereg14/mem_reg_bram_0__11_i_13__0/O
    SLICE_X63Y104        net (fo=5, unset)            0.202     6.130    pipereg14/n_0_mem_reg_bram_0__11_i_13__0
    SLICE_X63Y104        LUT6 (Prop_LUT6_I1_O)        0.035     6.165    pipereg14/mem_reg_bram_0_i_182/O
    SLICE_X63Y104        net (fo=5, unset)            0.268     6.433    pipereg14/n_0_mem_reg_bram_0_i_182
    SLICE_X63Y104        LUT6 (Prop_LUT6_I1_O)        0.034     6.467    pipereg14/mem_reg_bram_0_i_175/O
    SLICE_X63Y103        net (fo=5, unset)            0.202     6.669    pipereg14/n_0_mem_reg_bram_0_i_175
    SLICE_X63Y103        LUT6 (Prop_LUT6_I1_O)        0.036     6.705    pipereg14/mem_reg_bram_0_i_167/O
    SLICE_X63Y104        net (fo=4, unset)            0.195     6.900    pipereg14/n_0_mem_reg_bram_0_i_167
    SLICE_X63Y104        LUT6 (Prop_LUT6_I3_O)        0.035     6.935    pipereg14/mem_reg_bram_0_i_225/O
    SLICE_X63Y104        net (fo=5, unset)            0.201     7.136    pipereg14/n_0_mem_reg_bram_0_i_225
    SLICE_X63Y104        LUT6 (Prop_LUT6_I2_O)        0.036     7.172    pipereg14/mem_reg_bram_0_i_221/O
    SLICE_X63Y105        net (fo=3, unset)            0.144     7.316    pipereg14/n_0_mem_reg_bram_0_i_221
    SLICE_X63Y105        LUT6 (Prop_LUT6_I2_O)        0.036     7.352    pipereg14/mem_reg_bram_0_i_217/O
    SLICE_X62Y105        net (fo=3, unset)            0.139     7.491    pipereg14/n_0_mem_reg_bram_0_i_217
    SLICE_X62Y105        LUT6 (Prop_LUT6_I3_O)        0.037     7.528    pipereg14/mem_reg_bram_0_i_212/O
    SLICE_X61Y104        net (fo=4, unset)            0.323     7.851    pipereg14/n_0_mem_reg_bram_0_i_212
    SLICE_X61Y104        LUT5 (Prop_LUT5_I1_O)        0.035     7.886    pipereg14/mem_reg_bram_0_i_134/O
    SLICE_X60Y103        net (fo=1, unset)            0.191     8.077    pipereg14/n_0_mem_reg_bram_0_i_134
    SLICE_X60Y103        LUT6 (Prop_LUT6_I0_O)        0.035     8.112    pipereg14/mem_reg_bram_0_i_47/O
    SLICE_X60Y103        net (fo=1, routed)           0.000     8.112    data_mem/dmem_replace/I53
    SLICE_X60Y103        MUXF7 (Prop_MUXF7_I1_O)      0.076     8.188    data_mem/dmem_replace/mem_reg_bram_0_i_8__0/O
    RAMB36_X6Y19         net (fo=2, unset)            0.228     8.416    reg_file/inst1/DINADIN[29]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.000     5.000    
    AG12                                              0.000     5.000    clk
    AG12                 net (fo=0)                   0.000     5.000    clk_IBUF_inst/I
    AG12                 INBUF (Prop_INBUF_PAD_O)     0.451     5.451    clk_IBUF_inst/INBUF_INST/O
    AG12                 net (fo=1, routed)           0.000     5.451    clk_IBUF_inst/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.052     5.503    clk_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X1Y0          net (fo=1, unset)            0.223     5.726    clk_IBUF
    BUFGCE_X1Y0          BUFGCE (Prop_BUFGCE_I_O)     0.104     5.830    clk_IBUF_BUFG_inst/O
    RAMB36_X6Y19         net (fo=346, routed)         1.436     7.266    reg_file/inst1/clk_IBUF_BUFG
                         clock pessimism              0.335     7.600    
                         clock uncertainty           -0.035     7.565    
    RAMB36_X6Y19         RAMB36E2 (Setup_RAMB36E2_CLKARDCLK_DINADIN[29])
                                                     -0.214     7.351    reg_file/inst1/mem_reg_bram_0
  -------------------------------------------------------------------
                         required time                          7.351    
                         arrival time                          -8.416    
  -------------------------------------------------------------------
                         slack                                 -1.065    




