
Loading design for application trce from file projetotinyqv_impl1.ncd.
Design name: tinyQV_top
NCD version: 3.3
Vendor:      LATTICE
Device:      LFE5U-45F
Package:     CABGA381
Performance: 6
Loading device for application trce from file 'sa5p45.nph' in environment: C:/lscc/diamond/3.14/ispfpga.
Package Status:                     Final          Version 1.50.
Performance Hardware Data Status:   Final          Version 55.1.
Setup and Hold Report

--------------------------------------------------------------------------------
Lattice TRACE Report - Setup, Version Diamond (64-bit) 3.14.0.75.2
Thu Jan 08 21:52:52 2026

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2024 Lattice Semiconductor Corporation,  All rights reserved.

Report Information
------------------
Command line:    trce -v 10 -gt -sethld -sp 6 -sphld m -o ProjetoTinyQV_impl1.twr -gui -msgset C:/Users/Guilherme Blanco/Desktop/College/EmbarcatechFase3/ProjetoTinyQV/ProjetoTinyQV/promote.xml ProjetoTinyQV_impl1.ncd ProjetoTinyQV_impl1.prf 
Design file:     projetotinyqv_impl1.ncd
Preference file: projetotinyqv_impl1.prf
Device,speed:    LFE5U-45F,6
Report level:    verbose report, limited to 10 items per preference
--------------------------------------------------------------------------------



================================================================================
Preference: FREQUENCY PORT "clk" 25.000000 MHz ;
            4096 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed: The following path meets requirements by 12.078ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              i_tinyqv/cpu/counter_hi_3563__i3_rep_860  (from clk_c +)
   Destination:    FF         Data in        i_tinyqv/mem/q_ctrl/nibbles_remaining__i2  (to clk_c +)
                   FF                        i_tinyqv/mem/q_ctrl/nibbles_remaining__i1

   Delay:              28.049ns  (22.8% logic, 77.2% route), 23 logic levels.

 Constraint Details:

     28.049ns physical path delay i_tinyqv/cpu/SLICE_657 to i_tinyqv/mem/q_ctrl/SLICE_724 meets
     40.000ns delay constraint less
      0.000ns skew and
     -0.127ns CE_SET requirement (totaling 40.127ns) by 12.078ns

 Physical Path Details:

      Data path i_tinyqv/cpu/SLICE_657 to i_tinyqv/mem/q_ctrl/SLICE_724:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.522    R55C43B.CLK to     R55C43B.Q1 i_tinyqv/cpu/SLICE_657 (from clk_c)
ROUTE        21     2.519     R55C43B.Q1 to     R53C44B.A1 i_tinyqv/cpu/n33486
CTOF_DEL    ---     0.236     R53C44B.A1 to     R53C44B.F1 i_tinyqv/cpu/SLICE_1354
ROUTE         6     0.721     R53C44B.F1 to     R53C48B.D1 n15604
CTOOFX_DEL  ---     0.401     R53C48B.D1 to   R53C48B.OFX0 i_tinyqv/cpu/i_core/i_registers/i27057/SLICE_1018
ROUTE         1     0.000   R53C48B.OFX0 to    R53C48A.FXA i_tinyqv/cpu/i_core/i_registers/n29674
FXTOF_DEL   ---     0.239    R53C48A.FXA to   R53C48A.OFX1 i_tinyqv/cpu/i_core/i_registers/i27058/SLICE_1022
ROUTE         3     0.659   R53C48A.OFX1 to     R52C50A.D1 i_tinyqv/cpu/i_core/i_registers/n29678
CTOF_DEL    ---     0.236     R52C50A.D1 to     R52C50A.F1 i_tinyqv/cpu/SLICE_1325
ROUTE        11     0.383     R52C50A.F1 to     R52C50A.D0 i_tinyqv/cpu/data_rs1_0
CTOF_DEL    ---     0.236     R52C50A.D0 to     R52C50A.F0 i_tinyqv/cpu/SLICE_1325
ROUTE         1     0.890     R52C50A.F0 to     R50C45D.D1 i_tinyqv/cpu/debug_branch_N_442_28
CTOF_DEL    ---     0.236     R50C45D.D1 to     R50C45D.F1 i_tinyqv/cpu/SLICE_1326
ROUTE         6     0.684     R50C45D.F1 to     R49C44D.D1 i_tinyqv/cpu/i_core/alu_a_in_0
CTOF_DEL    ---     0.236     R49C44D.D1 to     R49C44D.F1 i_tinyqv/cpu/i_core/SLICE_1400
ROUTE         2     0.605     R49C44D.F1 to     R49C43B.D0 i_tinyqv/cpu/i_core/i_alu/n31788
CTOF_DEL    ---     0.236     R49C43B.D0 to     R49C43B.F0 i_tinyqv/cpu/i_core/i_alu/SLICE_1123
ROUTE         3     0.204     R49C43B.F0 to     R49C43B.D1 i_tinyqv/cpu/i_core/i_alu/n33478
CTOF_DEL    ---     0.236     R49C43B.D1 to     R49C43B.F1 i_tinyqv/cpu/i_core/i_alu/SLICE_1123
ROUTE         3     0.799     R49C43B.F1 to     R48C43A.B1 i_tinyqv/cpu/i_core/i_alu/n31753
CTOOFX_DEL  ---     0.401     R48C43A.B1 to   R48C43A.OFX0 i_tinyqv/cpu/i_core/i_alu/i28113/SLICE_1038
ROUTE         1     0.634   R48C43A.OFX0 to     R49C45A.D0 i_tinyqv/cpu/i_core/n30870
CTOF_DEL    ---     0.236     R49C45A.D0 to     R49C45A.F0 i_tinyqv/cpu/i_core/SLICE_277
ROUTE         3     0.431     R49C45A.F0 to     R49C47A.D0 i_tinyqv/cpu/i_core/cmp_out
CTOOFX_DEL  ---     0.401     R49C47A.D0 to   R49C47A.OFX0 i_tinyqv/cpu/i_core/instr_complete_I_132/SLICE_971
ROUTE         1     0.000   R49C47A.OFX0 to    R49C47A.FXB i_tinyqv/cpu/i_core/instr_complete_N_1649
FXTOF_DEL   ---     0.242    R49C47A.FXB to   R49C47A.OFX1 i_tinyqv/cpu/i_core/instr_complete_I_132/SLICE_971
ROUTE         2     0.660   R49C47A.OFX1 to     R51C46C.D0 i_tinyqv/cpu/i_core/instr_complete_N_1648
CTOF_DEL    ---     0.236     R51C46C.D0 to     R51C46C.F0 SLICE_508
ROUTE        18     1.030     R51C46C.F0 to     R52C41C.D1 instr_complete_N_1647
CTOF_DEL    ---     0.236     R52C41C.D1 to     R52C41C.F1 i_tinyqv/cpu/SLICE_636
ROUTE        54     0.770     R52C41C.F1 to     R51C39D.D1 n31742
CTOF_DEL    ---     0.236     R51C39D.D1 to     R51C39D.F1 i_tinyqv/cpu/SLICE_841
ROUTE         6     1.392     R51C39D.F1 to     R49C40D.D1 i_tinyqv/n8
CTOF_DEL    ---     0.236     R49C40D.D1 to     R49C40D.F1 i_tinyqv/cpu/SLICE_1229
ROUTE         4     1.436     R49C40D.F1 to     R45C41A.A0 i_tinyqv/cpu/n27286
CTOF_DEL    ---     0.236     R45C41A.A0 to     R45C41A.F0 i_tinyqv/cpu/SLICE_1244
ROUTE         1     0.193     R45C41A.F0 to     R45C41D.D1 i_tinyqv/debug_stop_txn_N_2147
CTOOFX_DEL  ---     0.401     R45C41D.D1 to   R45C41D.OFX0 i_tinyqv/mem/SLICE_705
ROUTE         3     0.682   R45C41D.OFX0 to     R45C40B.D1 i_tinyqv/mem/debug_stop_txn_N_2119
CTOF_DEL    ---     0.236     R45C40B.D1 to     R45C40B.F1 i_tinyqv/mem/SLICE_830
ROUTE         7     0.476     R45C40B.F1 to     R44C40D.D0 stop_txn_now_N_2363
CTOF_DEL    ---     0.236     R44C40D.D0 to     R44C40D.F0 SLICE_1167
ROUTE        15     5.839     R44C40D.F0 to     R45C37A.A1 n31717
CTOF_DEL    ---     0.236     R45C37A.A1 to     R45C37A.F1 SLICE_1189
ROUTE         2     0.659     R45C37A.F1 to     R44C37D.CE clk_c_enable_452 (to clk_c)
                  --------
                   28.049   (22.8% logic, 77.2% route), 23 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to i_tinyqv/cpu/SLICE_657:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       720     2.627       P3.PADDI to    R55C43B.CLK clk_c
                  --------
                    2.627   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clk to i_tinyqv/mem/q_ctrl/SLICE_724:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       720     2.627       P3.PADDI to    R44C37D.CLK clk_c
                  --------
                    2.627   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 12.078ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              i_tinyqv/cpu/counter_hi_3563__i3_rep_860  (from clk_c +)
   Destination:    FF         Data in        i_tinyqv/mem/q_ctrl/nibbles_remaining__i0  (to clk_c +)

   Delay:              28.049ns  (22.8% logic, 77.2% route), 23 logic levels.

 Constraint Details:

     28.049ns physical path delay i_tinyqv/cpu/SLICE_657 to i_tinyqv/mem/q_ctrl/SLICE_782 meets
     40.000ns delay constraint less
      0.000ns skew and
     -0.127ns CE_SET requirement (totaling 40.127ns) by 12.078ns

 Physical Path Details:

      Data path i_tinyqv/cpu/SLICE_657 to i_tinyqv/mem/q_ctrl/SLICE_782:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.522    R55C43B.CLK to     R55C43B.Q1 i_tinyqv/cpu/SLICE_657 (from clk_c)
ROUTE        21     2.519     R55C43B.Q1 to     R53C44B.A1 i_tinyqv/cpu/n33486
CTOF_DEL    ---     0.236     R53C44B.A1 to     R53C44B.F1 i_tinyqv/cpu/SLICE_1354
ROUTE         6     0.721     R53C44B.F1 to     R53C48B.D1 n15604
CTOOFX_DEL  ---     0.401     R53C48B.D1 to   R53C48B.OFX0 i_tinyqv/cpu/i_core/i_registers/i27057/SLICE_1018
ROUTE         1     0.000   R53C48B.OFX0 to    R53C48A.FXA i_tinyqv/cpu/i_core/i_registers/n29674
FXTOF_DEL   ---     0.239    R53C48A.FXA to   R53C48A.OFX1 i_tinyqv/cpu/i_core/i_registers/i27058/SLICE_1022
ROUTE         3     0.659   R53C48A.OFX1 to     R52C50A.D1 i_tinyqv/cpu/i_core/i_registers/n29678
CTOF_DEL    ---     0.236     R52C50A.D1 to     R52C50A.F1 i_tinyqv/cpu/SLICE_1325
ROUTE        11     0.383     R52C50A.F1 to     R52C50A.D0 i_tinyqv/cpu/data_rs1_0
CTOF_DEL    ---     0.236     R52C50A.D0 to     R52C50A.F0 i_tinyqv/cpu/SLICE_1325
ROUTE         1     0.890     R52C50A.F0 to     R50C45D.D1 i_tinyqv/cpu/debug_branch_N_442_28
CTOF_DEL    ---     0.236     R50C45D.D1 to     R50C45D.F1 i_tinyqv/cpu/SLICE_1326
ROUTE         6     0.684     R50C45D.F1 to     R49C44D.D1 i_tinyqv/cpu/i_core/alu_a_in_0
CTOF_DEL    ---     0.236     R49C44D.D1 to     R49C44D.F1 i_tinyqv/cpu/i_core/SLICE_1400
ROUTE         2     0.605     R49C44D.F1 to     R49C43B.D0 i_tinyqv/cpu/i_core/i_alu/n31788
CTOF_DEL    ---     0.236     R49C43B.D0 to     R49C43B.F0 i_tinyqv/cpu/i_core/i_alu/SLICE_1123
ROUTE         3     0.204     R49C43B.F0 to     R49C43B.D1 i_tinyqv/cpu/i_core/i_alu/n33478
CTOF_DEL    ---     0.236     R49C43B.D1 to     R49C43B.F1 i_tinyqv/cpu/i_core/i_alu/SLICE_1123
ROUTE         3     0.799     R49C43B.F1 to     R48C43A.B1 i_tinyqv/cpu/i_core/i_alu/n31753
CTOOFX_DEL  ---     0.401     R48C43A.B1 to   R48C43A.OFX0 i_tinyqv/cpu/i_core/i_alu/i28113/SLICE_1038
ROUTE         1     0.634   R48C43A.OFX0 to     R49C45A.D0 i_tinyqv/cpu/i_core/n30870
CTOF_DEL    ---     0.236     R49C45A.D0 to     R49C45A.F0 i_tinyqv/cpu/i_core/SLICE_277
ROUTE         3     0.431     R49C45A.F0 to     R49C47A.D0 i_tinyqv/cpu/i_core/cmp_out
CTOOFX_DEL  ---     0.401     R49C47A.D0 to   R49C47A.OFX0 i_tinyqv/cpu/i_core/instr_complete_I_132/SLICE_971
ROUTE         1     0.000   R49C47A.OFX0 to    R49C47A.FXB i_tinyqv/cpu/i_core/instr_complete_N_1649
FXTOF_DEL   ---     0.242    R49C47A.FXB to   R49C47A.OFX1 i_tinyqv/cpu/i_core/instr_complete_I_132/SLICE_971
ROUTE         2     0.660   R49C47A.OFX1 to     R51C46C.D0 i_tinyqv/cpu/i_core/instr_complete_N_1648
CTOF_DEL    ---     0.236     R51C46C.D0 to     R51C46C.F0 SLICE_508
ROUTE        18     1.030     R51C46C.F0 to     R52C41C.D1 instr_complete_N_1647
CTOF_DEL    ---     0.236     R52C41C.D1 to     R52C41C.F1 i_tinyqv/cpu/SLICE_636
ROUTE        54     0.770     R52C41C.F1 to     R51C39D.D1 n31742
CTOF_DEL    ---     0.236     R51C39D.D1 to     R51C39D.F1 i_tinyqv/cpu/SLICE_841
ROUTE         6     1.392     R51C39D.F1 to     R49C40D.D1 i_tinyqv/n8
CTOF_DEL    ---     0.236     R49C40D.D1 to     R49C40D.F1 i_tinyqv/cpu/SLICE_1229
ROUTE         4     1.436     R49C40D.F1 to     R45C41A.A0 i_tinyqv/cpu/n27286
CTOF_DEL    ---     0.236     R45C41A.A0 to     R45C41A.F0 i_tinyqv/cpu/SLICE_1244
ROUTE         1     0.193     R45C41A.F0 to     R45C41D.D1 i_tinyqv/debug_stop_txn_N_2147
CTOOFX_DEL  ---     0.401     R45C41D.D1 to   R45C41D.OFX0 i_tinyqv/mem/SLICE_705
ROUTE         3     0.682   R45C41D.OFX0 to     R45C40B.D1 i_tinyqv/mem/debug_stop_txn_N_2119
CTOF_DEL    ---     0.236     R45C40B.D1 to     R45C40B.F1 i_tinyqv/mem/SLICE_830
ROUTE         7     0.476     R45C40B.F1 to     R44C40D.D0 stop_txn_now_N_2363
CTOF_DEL    ---     0.236     R44C40D.D0 to     R44C40D.F0 SLICE_1167
ROUTE        15     5.839     R44C40D.F0 to     R45C37A.A1 n31717
CTOF_DEL    ---     0.236     R45C37A.A1 to     R45C37A.F1 SLICE_1189
ROUTE         2     0.659     R45C37A.F1 to     R44C37C.CE clk_c_enable_452 (to clk_c)
                  --------
                   28.049   (22.8% logic, 77.2% route), 23 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to i_tinyqv/cpu/SLICE_657:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       720     2.627       P3.PADDI to    R55C43B.CLK clk_c
                  --------
                    2.627   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clk to i_tinyqv/mem/q_ctrl/SLICE_782:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       720     2.627       P3.PADDI to    R44C37C.CLK clk_c
                  --------
                    2.627   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 12.329ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              i_tinyqv/cpu/counter_hi_3563__i3_rep_860  (from clk_c +)
   Destination:    FF         Data in        i_tinyqv/mem/q_ctrl/nibbles_remaining__i2  (to clk_c +)
                   FF                        i_tinyqv/mem/q_ctrl/nibbles_remaining__i1

   Delay:              27.798ns  (23.0% logic, 77.0% route), 23 logic levels.

 Constraint Details:

     27.798ns physical path delay i_tinyqv/cpu/SLICE_657 to i_tinyqv/mem/q_ctrl/SLICE_724 meets
     40.000ns delay constraint less
      0.000ns skew and
     -0.127ns CE_SET requirement (totaling 40.127ns) by 12.329ns

 Physical Path Details:

      Data path i_tinyqv/cpu/SLICE_657 to i_tinyqv/mem/q_ctrl/SLICE_724:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.522    R55C43B.CLK to     R55C43B.Q1 i_tinyqv/cpu/SLICE_657 (from clk_c)
ROUTE        21     2.519     R55C43B.Q1 to     R53C44B.A1 i_tinyqv/cpu/n33486
CTOF_DEL    ---     0.236     R53C44B.A1 to     R53C44B.F1 i_tinyqv/cpu/SLICE_1354
ROUTE         6     0.721     R53C44B.F1 to     R53C48B.D1 n15604
CTOOFX_DEL  ---     0.401     R53C48B.D1 to   R53C48B.OFX0 i_tinyqv/cpu/i_core/i_registers/i27057/SLICE_1018
ROUTE         1     0.000   R53C48B.OFX0 to    R53C48A.FXA i_tinyqv/cpu/i_core/i_registers/n29674
FXTOF_DEL   ---     0.239    R53C48A.FXA to   R53C48A.OFX1 i_tinyqv/cpu/i_core/i_registers/i27058/SLICE_1022
ROUTE         3     0.659   R53C48A.OFX1 to     R52C50A.D1 i_tinyqv/cpu/i_core/i_registers/n29678
CTOF_DEL    ---     0.236     R52C50A.D1 to     R52C50A.F1 i_tinyqv/cpu/SLICE_1325
ROUTE        11     0.383     R52C50A.F1 to     R52C50A.D0 i_tinyqv/cpu/data_rs1_0
CTOF_DEL    ---     0.236     R52C50A.D0 to     R52C50A.F0 i_tinyqv/cpu/SLICE_1325
ROUTE         1     0.890     R52C50A.F0 to     R50C45D.D1 i_tinyqv/cpu/debug_branch_N_442_28
CTOF_DEL    ---     0.236     R50C45D.D1 to     R50C45D.F1 i_tinyqv/cpu/SLICE_1326
ROUTE         6     0.684     R50C45D.F1 to     R49C44D.D1 i_tinyqv/cpu/i_core/alu_a_in_0
CTOF_DEL    ---     0.236     R49C44D.D1 to     R49C44D.F1 i_tinyqv/cpu/i_core/SLICE_1400
ROUTE         2     0.605     R49C44D.F1 to     R49C43B.D0 i_tinyqv/cpu/i_core/i_alu/n31788
CTOF_DEL    ---     0.236     R49C43B.D0 to     R49C43B.F0 i_tinyqv/cpu/i_core/i_alu/SLICE_1123
ROUTE         3     0.204     R49C43B.F0 to     R49C43B.D1 i_tinyqv/cpu/i_core/i_alu/n33478
CTOF_DEL    ---     0.236     R49C43B.D1 to     R49C43B.F1 i_tinyqv/cpu/i_core/i_alu/SLICE_1123
ROUTE         3     0.799     R49C43B.F1 to     R48C43A.B1 i_tinyqv/cpu/i_core/i_alu/n31753
CTOOFX_DEL  ---     0.401     R48C43A.B1 to   R48C43A.OFX0 i_tinyqv/cpu/i_core/i_alu/i28113/SLICE_1038
ROUTE         1     0.634   R48C43A.OFX0 to     R49C45A.D0 i_tinyqv/cpu/i_core/n30870
CTOF_DEL    ---     0.236     R49C45A.D0 to     R49C45A.F0 i_tinyqv/cpu/i_core/SLICE_277
ROUTE         3     0.431     R49C45A.F0 to     R49C47A.D0 i_tinyqv/cpu/i_core/cmp_out
CTOOFX_DEL  ---     0.401     R49C47A.D0 to   R49C47A.OFX0 i_tinyqv/cpu/i_core/instr_complete_I_132/SLICE_971
ROUTE         1     0.000   R49C47A.OFX0 to    R49C47A.FXB i_tinyqv/cpu/i_core/instr_complete_N_1649
FXTOF_DEL   ---     0.242    R49C47A.FXB to   R49C47A.OFX1 i_tinyqv/cpu/i_core/instr_complete_I_132/SLICE_971
ROUTE         2     0.660   R49C47A.OFX1 to     R51C46C.D0 i_tinyqv/cpu/i_core/instr_complete_N_1648
CTOF_DEL    ---     0.236     R51C46C.D0 to     R51C46C.F0 SLICE_508
ROUTE        18     1.171     R51C46C.F0 to     R51C41B.C1 instr_complete_N_1647
CTOF_DEL    ---     0.236     R51C41B.C1 to     R51C41B.F1 i_tinyqv/cpu/i_core/SLICE_1116
ROUTE        12     1.388     R51C41B.F1 to     R49C40D.B0 i_tinyqv/cpu/n31743
CTOF_DEL    ---     0.236     R49C40D.B0 to     R49C40D.F0 i_tinyqv/cpu/SLICE_1229
ROUTE         1     0.382     R49C40D.F0 to     R49C40D.C1 i_tinyqv/cpu/n27460
CTOF_DEL    ---     0.236     R49C40D.C1 to     R49C40D.F1 i_tinyqv/cpu/SLICE_1229
ROUTE         4     1.436     R49C40D.F1 to     R45C41A.A0 i_tinyqv/cpu/n27286
CTOF_DEL    ---     0.236     R45C41A.A0 to     R45C41A.F0 i_tinyqv/cpu/SLICE_1244
ROUTE         1     0.193     R45C41A.F0 to     R45C41D.D1 i_tinyqv/debug_stop_txn_N_2147
CTOOFX_DEL  ---     0.401     R45C41D.D1 to   R45C41D.OFX0 i_tinyqv/mem/SLICE_705
ROUTE         3     0.682   R45C41D.OFX0 to     R45C40B.D1 i_tinyqv/mem/debug_stop_txn_N_2119
CTOF_DEL    ---     0.236     R45C40B.D1 to     R45C40B.F1 i_tinyqv/mem/SLICE_830
ROUTE         7     0.476     R45C40B.F1 to     R44C40D.D0 stop_txn_now_N_2363
CTOF_DEL    ---     0.236     R44C40D.D0 to     R44C40D.F0 SLICE_1167
ROUTE        15     5.839     R44C40D.F0 to     R45C37A.A1 n31717
CTOF_DEL    ---     0.236     R45C37A.A1 to     R45C37A.F1 SLICE_1189
ROUTE         2     0.659     R45C37A.F1 to     R44C37D.CE clk_c_enable_452 (to clk_c)
                  --------
                   27.798   (23.0% logic, 77.0% route), 23 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to i_tinyqv/cpu/SLICE_657:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       720     2.627       P3.PADDI to    R55C43B.CLK clk_c
                  --------
                    2.627   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clk to i_tinyqv/mem/q_ctrl/SLICE_724:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       720     2.627       P3.PADDI to    R44C37D.CLK clk_c
                  --------
                    2.627   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 12.329ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              i_tinyqv/cpu/counter_hi_3563__i3_rep_860  (from clk_c +)
   Destination:    FF         Data in        i_tinyqv/mem/q_ctrl/nibbles_remaining__i0  (to clk_c +)

   Delay:              27.798ns  (23.0% logic, 77.0% route), 23 logic levels.

 Constraint Details:

     27.798ns physical path delay i_tinyqv/cpu/SLICE_657 to i_tinyqv/mem/q_ctrl/SLICE_782 meets
     40.000ns delay constraint less
      0.000ns skew and
     -0.127ns CE_SET requirement (totaling 40.127ns) by 12.329ns

 Physical Path Details:

      Data path i_tinyqv/cpu/SLICE_657 to i_tinyqv/mem/q_ctrl/SLICE_782:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.522    R55C43B.CLK to     R55C43B.Q1 i_tinyqv/cpu/SLICE_657 (from clk_c)
ROUTE        21     2.519     R55C43B.Q1 to     R53C44B.A1 i_tinyqv/cpu/n33486
CTOF_DEL    ---     0.236     R53C44B.A1 to     R53C44B.F1 i_tinyqv/cpu/SLICE_1354
ROUTE         6     0.721     R53C44B.F1 to     R53C48B.D1 n15604
CTOOFX_DEL  ---     0.401     R53C48B.D1 to   R53C48B.OFX0 i_tinyqv/cpu/i_core/i_registers/i27057/SLICE_1018
ROUTE         1     0.000   R53C48B.OFX0 to    R53C48A.FXA i_tinyqv/cpu/i_core/i_registers/n29674
FXTOF_DEL   ---     0.239    R53C48A.FXA to   R53C48A.OFX1 i_tinyqv/cpu/i_core/i_registers/i27058/SLICE_1022
ROUTE         3     0.659   R53C48A.OFX1 to     R52C50A.D1 i_tinyqv/cpu/i_core/i_registers/n29678
CTOF_DEL    ---     0.236     R52C50A.D1 to     R52C50A.F1 i_tinyqv/cpu/SLICE_1325
ROUTE        11     0.383     R52C50A.F1 to     R52C50A.D0 i_tinyqv/cpu/data_rs1_0
CTOF_DEL    ---     0.236     R52C50A.D0 to     R52C50A.F0 i_tinyqv/cpu/SLICE_1325
ROUTE         1     0.890     R52C50A.F0 to     R50C45D.D1 i_tinyqv/cpu/debug_branch_N_442_28
CTOF_DEL    ---     0.236     R50C45D.D1 to     R50C45D.F1 i_tinyqv/cpu/SLICE_1326
ROUTE         6     0.684     R50C45D.F1 to     R49C44D.D1 i_tinyqv/cpu/i_core/alu_a_in_0
CTOF_DEL    ---     0.236     R49C44D.D1 to     R49C44D.F1 i_tinyqv/cpu/i_core/SLICE_1400
ROUTE         2     0.605     R49C44D.F1 to     R49C43B.D0 i_tinyqv/cpu/i_core/i_alu/n31788
CTOF_DEL    ---     0.236     R49C43B.D0 to     R49C43B.F0 i_tinyqv/cpu/i_core/i_alu/SLICE_1123
ROUTE         3     0.204     R49C43B.F0 to     R49C43B.D1 i_tinyqv/cpu/i_core/i_alu/n33478
CTOF_DEL    ---     0.236     R49C43B.D1 to     R49C43B.F1 i_tinyqv/cpu/i_core/i_alu/SLICE_1123
ROUTE         3     0.799     R49C43B.F1 to     R48C43A.B1 i_tinyqv/cpu/i_core/i_alu/n31753
CTOOFX_DEL  ---     0.401     R48C43A.B1 to   R48C43A.OFX0 i_tinyqv/cpu/i_core/i_alu/i28113/SLICE_1038
ROUTE         1     0.634   R48C43A.OFX0 to     R49C45A.D0 i_tinyqv/cpu/i_core/n30870
CTOF_DEL    ---     0.236     R49C45A.D0 to     R49C45A.F0 i_tinyqv/cpu/i_core/SLICE_277
ROUTE         3     0.431     R49C45A.F0 to     R49C47A.D0 i_tinyqv/cpu/i_core/cmp_out
CTOOFX_DEL  ---     0.401     R49C47A.D0 to   R49C47A.OFX0 i_tinyqv/cpu/i_core/instr_complete_I_132/SLICE_971
ROUTE         1     0.000   R49C47A.OFX0 to    R49C47A.FXB i_tinyqv/cpu/i_core/instr_complete_N_1649
FXTOF_DEL   ---     0.242    R49C47A.FXB to   R49C47A.OFX1 i_tinyqv/cpu/i_core/instr_complete_I_132/SLICE_971
ROUTE         2     0.660   R49C47A.OFX1 to     R51C46C.D0 i_tinyqv/cpu/i_core/instr_complete_N_1648
CTOF_DEL    ---     0.236     R51C46C.D0 to     R51C46C.F0 SLICE_508
ROUTE        18     1.171     R51C46C.F0 to     R51C41B.C1 instr_complete_N_1647
CTOF_DEL    ---     0.236     R51C41B.C1 to     R51C41B.F1 i_tinyqv/cpu/i_core/SLICE_1116
ROUTE        12     1.388     R51C41B.F1 to     R49C40D.B0 i_tinyqv/cpu/n31743
CTOF_DEL    ---     0.236     R49C40D.B0 to     R49C40D.F0 i_tinyqv/cpu/SLICE_1229
ROUTE         1     0.382     R49C40D.F0 to     R49C40D.C1 i_tinyqv/cpu/n27460
CTOF_DEL    ---     0.236     R49C40D.C1 to     R49C40D.F1 i_tinyqv/cpu/SLICE_1229
ROUTE         4     1.436     R49C40D.F1 to     R45C41A.A0 i_tinyqv/cpu/n27286
CTOF_DEL    ---     0.236     R45C41A.A0 to     R45C41A.F0 i_tinyqv/cpu/SLICE_1244
ROUTE         1     0.193     R45C41A.F0 to     R45C41D.D1 i_tinyqv/debug_stop_txn_N_2147
CTOOFX_DEL  ---     0.401     R45C41D.D1 to   R45C41D.OFX0 i_tinyqv/mem/SLICE_705
ROUTE         3     0.682   R45C41D.OFX0 to     R45C40B.D1 i_tinyqv/mem/debug_stop_txn_N_2119
CTOF_DEL    ---     0.236     R45C40B.D1 to     R45C40B.F1 i_tinyqv/mem/SLICE_830
ROUTE         7     0.476     R45C40B.F1 to     R44C40D.D0 stop_txn_now_N_2363
CTOF_DEL    ---     0.236     R44C40D.D0 to     R44C40D.F0 SLICE_1167
ROUTE        15     5.839     R44C40D.F0 to     R45C37A.A1 n31717
CTOF_DEL    ---     0.236     R45C37A.A1 to     R45C37A.F1 SLICE_1189
ROUTE         2     0.659     R45C37A.F1 to     R44C37C.CE clk_c_enable_452 (to clk_c)
                  --------
                   27.798   (23.0% logic, 77.0% route), 23 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to i_tinyqv/cpu/SLICE_657:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       720     2.627       P3.PADDI to    R55C43B.CLK clk_c
                  --------
                    2.627   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clk to i_tinyqv/mem/q_ctrl/SLICE_782:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       720     2.627       P3.PADDI to    R44C37C.CLK clk_c
                  --------
                    2.627   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 12.331ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              i_tinyqv/cpu/counter_hi_3563__i3_rep_860  (from clk_c +)
   Destination:    FF         Data in        i_tinyqv/mem/q_ctrl/nibbles_remaining__i2  (to clk_c +)
                   FF                        i_tinyqv/mem/q_ctrl/nibbles_remaining__i1

   Delay:              27.796ns  (22.4% logic, 77.6% route), 23 logic levels.

 Constraint Details:

     27.796ns physical path delay i_tinyqv/cpu/SLICE_657 to i_tinyqv/mem/q_ctrl/SLICE_724 meets
     40.000ns delay constraint less
      0.000ns skew and
     -0.127ns CE_SET requirement (totaling 40.127ns) by 12.331ns

 Physical Path Details:

      Data path i_tinyqv/cpu/SLICE_657 to i_tinyqv/mem/q_ctrl/SLICE_724:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.522    R55C43B.CLK to     R55C43B.Q1 i_tinyqv/cpu/SLICE_657 (from clk_c)
ROUTE        21     2.519     R55C43B.Q1 to     R53C44B.A1 i_tinyqv/cpu/n33486
CTOF_DEL    ---     0.236     R53C44B.A1 to     R53C44B.F1 i_tinyqv/cpu/SLICE_1354
ROUTE         6     0.721     R53C44B.F1 to     R53C48B.D1 n15604
CTOOFX_DEL  ---     0.401     R53C48B.D1 to   R53C48B.OFX0 i_tinyqv/cpu/i_core/i_registers/i27057/SLICE_1018
ROUTE         1     0.000   R53C48B.OFX0 to    R53C48A.FXA i_tinyqv/cpu/i_core/i_registers/n29674
FXTOF_DEL   ---     0.239    R53C48A.FXA to   R53C48A.OFX1 i_tinyqv/cpu/i_core/i_registers/i27058/SLICE_1022
ROUTE         3     0.659   R53C48A.OFX1 to     R52C50A.D1 i_tinyqv/cpu/i_core/i_registers/n29678
CTOF_DEL    ---     0.236     R52C50A.D1 to     R52C50A.F1 i_tinyqv/cpu/SLICE_1325
ROUTE        11     0.383     R52C50A.F1 to     R52C50A.D0 i_tinyqv/cpu/data_rs1_0
CTOF_DEL    ---     0.236     R52C50A.D0 to     R52C50A.F0 i_tinyqv/cpu/SLICE_1325
ROUTE         1     0.890     R52C50A.F0 to     R50C45D.D1 i_tinyqv/cpu/debug_branch_N_442_28
CTOF_DEL    ---     0.236     R50C45D.D1 to     R50C45D.F1 i_tinyqv/cpu/SLICE_1326
ROUTE         6     0.684     R50C45D.F1 to     R49C44D.D1 i_tinyqv/cpu/i_core/alu_a_in_0
CTOF_DEL    ---     0.236     R49C44D.D1 to     R49C44D.F1 i_tinyqv/cpu/i_core/SLICE_1400
ROUTE         2     0.605     R49C44D.F1 to     R49C43B.D0 i_tinyqv/cpu/i_core/i_alu/n31788
CTOF_DEL    ---     0.236     R49C43B.D0 to     R49C43B.F0 i_tinyqv/cpu/i_core/i_alu/SLICE_1123
ROUTE         3     0.204     R49C43B.F0 to     R49C43B.D1 i_tinyqv/cpu/i_core/i_alu/n33478
CTOF_DEL    ---     0.236     R49C43B.D1 to     R49C43B.F1 i_tinyqv/cpu/i_core/i_alu/SLICE_1123
ROUTE         3     0.567     R49C43B.F1 to     R49C43A.B1 i_tinyqv/cpu/i_core/i_alu/n31753
CTOF_DEL    ---     0.236     R49C43A.B1 to     R49C43A.F1 i_tinyqv/cpu/i_core/i_alu/SLICE_1439
ROUTE         1     0.778     R49C43A.F1 to     R49C45A.B0 i_tinyqv/cpu/i_core/n30868
CTOF_DEL    ---     0.236     R49C45A.B0 to     R49C45A.F0 i_tinyqv/cpu/i_core/SLICE_277
ROUTE         3     0.431     R49C45A.F0 to     R49C47A.D0 i_tinyqv/cpu/i_core/cmp_out
CTOOFX_DEL  ---     0.401     R49C47A.D0 to   R49C47A.OFX0 i_tinyqv/cpu/i_core/instr_complete_I_132/SLICE_971
ROUTE         1     0.000   R49C47A.OFX0 to    R49C47A.FXB i_tinyqv/cpu/i_core/instr_complete_N_1649
FXTOF_DEL   ---     0.242    R49C47A.FXB to   R49C47A.OFX1 i_tinyqv/cpu/i_core/instr_complete_I_132/SLICE_971
ROUTE         2     0.660   R49C47A.OFX1 to     R51C46C.D0 i_tinyqv/cpu/i_core/instr_complete_N_1648
CTOF_DEL    ---     0.236     R51C46C.D0 to     R51C46C.F0 SLICE_508
ROUTE        18     1.030     R51C46C.F0 to     R52C41C.D1 instr_complete_N_1647
CTOF_DEL    ---     0.236     R52C41C.D1 to     R52C41C.F1 i_tinyqv/cpu/SLICE_636
ROUTE        54     0.770     R52C41C.F1 to     R51C39D.D1 n31742
CTOF_DEL    ---     0.236     R51C39D.D1 to     R51C39D.F1 i_tinyqv/cpu/SLICE_841
ROUTE         6     1.392     R51C39D.F1 to     R49C40D.D1 i_tinyqv/n8
CTOF_DEL    ---     0.236     R49C40D.D1 to     R49C40D.F1 i_tinyqv/cpu/SLICE_1229
ROUTE         4     1.436     R49C40D.F1 to     R45C41A.A0 i_tinyqv/cpu/n27286
CTOF_DEL    ---     0.236     R45C41A.A0 to     R45C41A.F0 i_tinyqv/cpu/SLICE_1244
ROUTE         1     0.193     R45C41A.F0 to     R45C41D.D1 i_tinyqv/debug_stop_txn_N_2147
CTOOFX_DEL  ---     0.401     R45C41D.D1 to   R45C41D.OFX0 i_tinyqv/mem/SLICE_705
ROUTE         3     0.682   R45C41D.OFX0 to     R45C40B.D1 i_tinyqv/mem/debug_stop_txn_N_2119
CTOF_DEL    ---     0.236     R45C40B.D1 to     R45C40B.F1 i_tinyqv/mem/SLICE_830
ROUTE         7     0.476     R45C40B.F1 to     R44C40D.D0 stop_txn_now_N_2363
CTOF_DEL    ---     0.236     R44C40D.D0 to     R44C40D.F0 SLICE_1167
ROUTE        15     5.839     R44C40D.F0 to     R45C37A.A1 n31717
CTOF_DEL    ---     0.236     R45C37A.A1 to     R45C37A.F1 SLICE_1189
ROUTE         2     0.659     R45C37A.F1 to     R44C37D.CE clk_c_enable_452 (to clk_c)
                  --------
                   27.796   (22.4% logic, 77.6% route), 23 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to i_tinyqv/cpu/SLICE_657:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       720     2.627       P3.PADDI to    R55C43B.CLK clk_c
                  --------
                    2.627   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clk to i_tinyqv/mem/q_ctrl/SLICE_724:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       720     2.627       P3.PADDI to    R44C37D.CLK clk_c
                  --------
                    2.627   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 12.331ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              i_tinyqv/cpu/counter_hi_3563__i3_rep_860  (from clk_c +)
   Destination:    FF         Data in        i_tinyqv/mem/q_ctrl/nibbles_remaining__i0  (to clk_c +)

   Delay:              27.796ns  (22.4% logic, 77.6% route), 23 logic levels.

 Constraint Details:

     27.796ns physical path delay i_tinyqv/cpu/SLICE_657 to i_tinyqv/mem/q_ctrl/SLICE_782 meets
     40.000ns delay constraint less
      0.000ns skew and
     -0.127ns CE_SET requirement (totaling 40.127ns) by 12.331ns

 Physical Path Details:

      Data path i_tinyqv/cpu/SLICE_657 to i_tinyqv/mem/q_ctrl/SLICE_782:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.522    R55C43B.CLK to     R55C43B.Q1 i_tinyqv/cpu/SLICE_657 (from clk_c)
ROUTE        21     2.519     R55C43B.Q1 to     R53C44B.A1 i_tinyqv/cpu/n33486
CTOF_DEL    ---     0.236     R53C44B.A1 to     R53C44B.F1 i_tinyqv/cpu/SLICE_1354
ROUTE         6     0.721     R53C44B.F1 to     R53C48B.D1 n15604
CTOOFX_DEL  ---     0.401     R53C48B.D1 to   R53C48B.OFX0 i_tinyqv/cpu/i_core/i_registers/i27057/SLICE_1018
ROUTE         1     0.000   R53C48B.OFX0 to    R53C48A.FXA i_tinyqv/cpu/i_core/i_registers/n29674
FXTOF_DEL   ---     0.239    R53C48A.FXA to   R53C48A.OFX1 i_tinyqv/cpu/i_core/i_registers/i27058/SLICE_1022
ROUTE         3     0.659   R53C48A.OFX1 to     R52C50A.D1 i_tinyqv/cpu/i_core/i_registers/n29678
CTOF_DEL    ---     0.236     R52C50A.D1 to     R52C50A.F1 i_tinyqv/cpu/SLICE_1325
ROUTE        11     0.383     R52C50A.F1 to     R52C50A.D0 i_tinyqv/cpu/data_rs1_0
CTOF_DEL    ---     0.236     R52C50A.D0 to     R52C50A.F0 i_tinyqv/cpu/SLICE_1325
ROUTE         1     0.890     R52C50A.F0 to     R50C45D.D1 i_tinyqv/cpu/debug_branch_N_442_28
CTOF_DEL    ---     0.236     R50C45D.D1 to     R50C45D.F1 i_tinyqv/cpu/SLICE_1326
ROUTE         6     0.684     R50C45D.F1 to     R49C44D.D1 i_tinyqv/cpu/i_core/alu_a_in_0
CTOF_DEL    ---     0.236     R49C44D.D1 to     R49C44D.F1 i_tinyqv/cpu/i_core/SLICE_1400
ROUTE         2     0.605     R49C44D.F1 to     R49C43B.D0 i_tinyqv/cpu/i_core/i_alu/n31788
CTOF_DEL    ---     0.236     R49C43B.D0 to     R49C43B.F0 i_tinyqv/cpu/i_core/i_alu/SLICE_1123
ROUTE         3     0.204     R49C43B.F0 to     R49C43B.D1 i_tinyqv/cpu/i_core/i_alu/n33478
CTOF_DEL    ---     0.236     R49C43B.D1 to     R49C43B.F1 i_tinyqv/cpu/i_core/i_alu/SLICE_1123
ROUTE         3     0.567     R49C43B.F1 to     R49C43A.B1 i_tinyqv/cpu/i_core/i_alu/n31753
CTOF_DEL    ---     0.236     R49C43A.B1 to     R49C43A.F1 i_tinyqv/cpu/i_core/i_alu/SLICE_1439
ROUTE         1     0.778     R49C43A.F1 to     R49C45A.B0 i_tinyqv/cpu/i_core/n30868
CTOF_DEL    ---     0.236     R49C45A.B0 to     R49C45A.F0 i_tinyqv/cpu/i_core/SLICE_277
ROUTE         3     0.431     R49C45A.F0 to     R49C47A.D0 i_tinyqv/cpu/i_core/cmp_out
CTOOFX_DEL  ---     0.401     R49C47A.D0 to   R49C47A.OFX0 i_tinyqv/cpu/i_core/instr_complete_I_132/SLICE_971
ROUTE         1     0.000   R49C47A.OFX0 to    R49C47A.FXB i_tinyqv/cpu/i_core/instr_complete_N_1649
FXTOF_DEL   ---     0.242    R49C47A.FXB to   R49C47A.OFX1 i_tinyqv/cpu/i_core/instr_complete_I_132/SLICE_971
ROUTE         2     0.660   R49C47A.OFX1 to     R51C46C.D0 i_tinyqv/cpu/i_core/instr_complete_N_1648
CTOF_DEL    ---     0.236     R51C46C.D0 to     R51C46C.F0 SLICE_508
ROUTE        18     1.030     R51C46C.F0 to     R52C41C.D1 instr_complete_N_1647
CTOF_DEL    ---     0.236     R52C41C.D1 to     R52C41C.F1 i_tinyqv/cpu/SLICE_636
ROUTE        54     0.770     R52C41C.F1 to     R51C39D.D1 n31742
CTOF_DEL    ---     0.236     R51C39D.D1 to     R51C39D.F1 i_tinyqv/cpu/SLICE_841
ROUTE         6     1.392     R51C39D.F1 to     R49C40D.D1 i_tinyqv/n8
CTOF_DEL    ---     0.236     R49C40D.D1 to     R49C40D.F1 i_tinyqv/cpu/SLICE_1229
ROUTE         4     1.436     R49C40D.F1 to     R45C41A.A0 i_tinyqv/cpu/n27286
CTOF_DEL    ---     0.236     R45C41A.A0 to     R45C41A.F0 i_tinyqv/cpu/SLICE_1244
ROUTE         1     0.193     R45C41A.F0 to     R45C41D.D1 i_tinyqv/debug_stop_txn_N_2147
CTOOFX_DEL  ---     0.401     R45C41D.D1 to   R45C41D.OFX0 i_tinyqv/mem/SLICE_705
ROUTE         3     0.682   R45C41D.OFX0 to     R45C40B.D1 i_tinyqv/mem/debug_stop_txn_N_2119
CTOF_DEL    ---     0.236     R45C40B.D1 to     R45C40B.F1 i_tinyqv/mem/SLICE_830
ROUTE         7     0.476     R45C40B.F1 to     R44C40D.D0 stop_txn_now_N_2363
CTOF_DEL    ---     0.236     R44C40D.D0 to     R44C40D.F0 SLICE_1167
ROUTE        15     5.839     R44C40D.F0 to     R45C37A.A1 n31717
CTOF_DEL    ---     0.236     R45C37A.A1 to     R45C37A.F1 SLICE_1189
ROUTE         2     0.659     R45C37A.F1 to     R44C37C.CE clk_c_enable_452 (to clk_c)
                  --------
                   27.796   (22.4% logic, 77.6% route), 23 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to i_tinyqv/cpu/SLICE_657:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       720     2.627       P3.PADDI to    R55C43B.CLK clk_c
                  --------
                    2.627   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clk to i_tinyqv/mem/q_ctrl/SLICE_782:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       720     2.627       P3.PADDI to    R44C37C.CLK clk_c
                  --------
                    2.627   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 12.348ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              i_tinyqv/cpu/counter_hi_3563__i3_rep_860  (from clk_c +)
   Destination:    FF         Data in        i_tinyqv/mem/q_ctrl/nibbles_remaining__i2  (to clk_c +)
                   FF                        i_tinyqv/mem/q_ctrl/nibbles_remaining__i1

   Delay:              27.779ns  (20.4% logic, 79.6% route), 20 logic levels.

 Constraint Details:

     27.779ns physical path delay i_tinyqv/cpu/SLICE_657 to i_tinyqv/mem/q_ctrl/SLICE_724 meets
     40.000ns delay constraint less
      0.000ns skew and
     -0.127ns CE_SET requirement (totaling 40.127ns) by 12.348ns

 Physical Path Details:

      Data path i_tinyqv/cpu/SLICE_657 to i_tinyqv/mem/q_ctrl/SLICE_724:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.522    R55C43B.CLK to     R55C43B.Q1 i_tinyqv/cpu/SLICE_657 (from clk_c)
ROUTE        21     2.633     R55C43B.Q1 to     R53C45A.C1 i_tinyqv/cpu/n33486
CTOF_DEL    ---     0.236     R53C45A.C1 to     R53C45A.F1 i_tinyqv/cpu/SLICE_1353
ROUTE         3     1.288     R53C45A.F1 to     R57C45D.A1 i_tinyqv/cpu/reg_access_3_2
CTOOFX_DEL  ---     0.401     R57C45D.A1 to   R57C45D.OFX0 i_tinyqv/cpu/i_core/i_registers/i27094/SLICE_1009
ROUTE         1     0.000   R57C45D.OFX0 to    R57C45C.FXA i_tinyqv/cpu/i_core/i_registers/n29711
FXTOF_DEL   ---     0.239    R57C45C.FXA to   R57C45C.OFX1 i_tinyqv/cpu/i_core/i_registers/i27095/SLICE_1025
ROUTE         1     0.000   R57C45C.OFX1 to    R57C45B.FXA i_tinyqv/cpu/i_core/i_registers/n29715
FXTOF_DEL   ---     0.239    R57C45B.FXA to   R57C45B.OFX1 i_tinyqv/cpu/i_core/i_registers/i27096/SLICE_1026
ROUTE         7     1.865   R57C45B.OFX1 to     R50C49C.D1 i_tinyqv/cpu/i_core/data_rs1_2
CTOF_DEL    ---     0.236     R50C49C.D1 to     R50C49C.F1 i_tinyqv/cpu/SLICE_1340
ROUTE         5     1.057     R50C49C.F1 to     R49C46D.B0 i_tinyqv/cpu/i_core/alu_a_in_2
CTOF_DEL    ---     0.236     R49C46D.B0 to     R49C46D.F0 i_tinyqv/cpu/i_core/SLICE_1525
ROUTE         2     1.056     R49C46D.F0 to     R48C43A.C0 i_tinyqv/cpu/i_core/i_alu/a_xor_b_2
CTOOFX_DEL  ---     0.401     R48C43A.C0 to   R48C43A.OFX0 i_tinyqv/cpu/i_core/i_alu/i28113/SLICE_1038
ROUTE         1     0.634   R48C43A.OFX0 to     R49C45A.D0 i_tinyqv/cpu/i_core/n30870
CTOF_DEL    ---     0.236     R49C45A.D0 to     R49C45A.F0 i_tinyqv/cpu/i_core/SLICE_277
ROUTE         3     0.431     R49C45A.F0 to     R49C47A.D0 i_tinyqv/cpu/i_core/cmp_out
CTOOFX_DEL  ---     0.401     R49C47A.D0 to   R49C47A.OFX0 i_tinyqv/cpu/i_core/instr_complete_I_132/SLICE_971
ROUTE         1     0.000   R49C47A.OFX0 to    R49C47A.FXB i_tinyqv/cpu/i_core/instr_complete_N_1649
FXTOF_DEL   ---     0.242    R49C47A.FXB to   R49C47A.OFX1 i_tinyqv/cpu/i_core/instr_complete_I_132/SLICE_971
ROUTE         2     0.660   R49C47A.OFX1 to     R51C46C.D0 i_tinyqv/cpu/i_core/instr_complete_N_1648
CTOF_DEL    ---     0.236     R51C46C.D0 to     R51C46C.F0 SLICE_508
ROUTE        18     1.030     R51C46C.F0 to     R52C41C.D1 instr_complete_N_1647
CTOF_DEL    ---     0.236     R52C41C.D1 to     R52C41C.F1 i_tinyqv/cpu/SLICE_636
ROUTE        54     0.770     R52C41C.F1 to     R51C39D.D1 n31742
CTOF_DEL    ---     0.236     R51C39D.D1 to     R51C39D.F1 i_tinyqv/cpu/SLICE_841
ROUTE         6     1.392     R51C39D.F1 to     R49C40D.D1 i_tinyqv/n8
CTOF_DEL    ---     0.236     R49C40D.D1 to     R49C40D.F1 i_tinyqv/cpu/SLICE_1229
ROUTE         4     1.436     R49C40D.F1 to     R45C41A.A0 i_tinyqv/cpu/n27286
CTOF_DEL    ---     0.236     R45C41A.A0 to     R45C41A.F0 i_tinyqv/cpu/SLICE_1244
ROUTE         1     0.193     R45C41A.F0 to     R45C41D.D1 i_tinyqv/debug_stop_txn_N_2147
CTOOFX_DEL  ---     0.401     R45C41D.D1 to   R45C41D.OFX0 i_tinyqv/mem/SLICE_705
ROUTE         3     0.682   R45C41D.OFX0 to     R45C40B.D1 i_tinyqv/mem/debug_stop_txn_N_2119
CTOF_DEL    ---     0.236     R45C40B.D1 to     R45C40B.F1 i_tinyqv/mem/SLICE_830
ROUTE         7     0.476     R45C40B.F1 to     R44C40D.D0 stop_txn_now_N_2363
CTOF_DEL    ---     0.236     R44C40D.D0 to     R44C40D.F0 SLICE_1167
ROUTE        15     5.839     R44C40D.F0 to     R45C37A.A1 n31717
CTOF_DEL    ---     0.236     R45C37A.A1 to     R45C37A.F1 SLICE_1189
ROUTE         2     0.659     R45C37A.F1 to     R44C37D.CE clk_c_enable_452 (to clk_c)
                  --------
                   27.779   (20.4% logic, 79.6% route), 20 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to i_tinyqv/cpu/SLICE_657:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       720     2.627       P3.PADDI to    R55C43B.CLK clk_c
                  --------
                    2.627   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clk to i_tinyqv/mem/q_ctrl/SLICE_724:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       720     2.627       P3.PADDI to    R44C37D.CLK clk_c
                  --------
                    2.627   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 12.348ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              i_tinyqv/cpu/counter_hi_3563__i3_rep_860  (from clk_c +)
   Destination:    FF         Data in        i_tinyqv/mem/q_ctrl/nibbles_remaining__i0  (to clk_c +)

   Delay:              27.779ns  (20.4% logic, 79.6% route), 20 logic levels.

 Constraint Details:

     27.779ns physical path delay i_tinyqv/cpu/SLICE_657 to i_tinyqv/mem/q_ctrl/SLICE_782 meets
     40.000ns delay constraint less
      0.000ns skew and
     -0.127ns CE_SET requirement (totaling 40.127ns) by 12.348ns

 Physical Path Details:

      Data path i_tinyqv/cpu/SLICE_657 to i_tinyqv/mem/q_ctrl/SLICE_782:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.522    R55C43B.CLK to     R55C43B.Q1 i_tinyqv/cpu/SLICE_657 (from clk_c)
ROUTE        21     2.633     R55C43B.Q1 to     R53C45A.C1 i_tinyqv/cpu/n33486
CTOF_DEL    ---     0.236     R53C45A.C1 to     R53C45A.F1 i_tinyqv/cpu/SLICE_1353
ROUTE         3     1.288     R53C45A.F1 to     R57C45D.A1 i_tinyqv/cpu/reg_access_3_2
CTOOFX_DEL  ---     0.401     R57C45D.A1 to   R57C45D.OFX0 i_tinyqv/cpu/i_core/i_registers/i27094/SLICE_1009
ROUTE         1     0.000   R57C45D.OFX0 to    R57C45C.FXA i_tinyqv/cpu/i_core/i_registers/n29711
FXTOF_DEL   ---     0.239    R57C45C.FXA to   R57C45C.OFX1 i_tinyqv/cpu/i_core/i_registers/i27095/SLICE_1025
ROUTE         1     0.000   R57C45C.OFX1 to    R57C45B.FXA i_tinyqv/cpu/i_core/i_registers/n29715
FXTOF_DEL   ---     0.239    R57C45B.FXA to   R57C45B.OFX1 i_tinyqv/cpu/i_core/i_registers/i27096/SLICE_1026
ROUTE         7     1.865   R57C45B.OFX1 to     R50C49C.D1 i_tinyqv/cpu/i_core/data_rs1_2
CTOF_DEL    ---     0.236     R50C49C.D1 to     R50C49C.F1 i_tinyqv/cpu/SLICE_1340
ROUTE         5     1.057     R50C49C.F1 to     R49C46D.B0 i_tinyqv/cpu/i_core/alu_a_in_2
CTOF_DEL    ---     0.236     R49C46D.B0 to     R49C46D.F0 i_tinyqv/cpu/i_core/SLICE_1525
ROUTE         2     1.056     R49C46D.F0 to     R48C43A.C0 i_tinyqv/cpu/i_core/i_alu/a_xor_b_2
CTOOFX_DEL  ---     0.401     R48C43A.C0 to   R48C43A.OFX0 i_tinyqv/cpu/i_core/i_alu/i28113/SLICE_1038
ROUTE         1     0.634   R48C43A.OFX0 to     R49C45A.D0 i_tinyqv/cpu/i_core/n30870
CTOF_DEL    ---     0.236     R49C45A.D0 to     R49C45A.F0 i_tinyqv/cpu/i_core/SLICE_277
ROUTE         3     0.431     R49C45A.F0 to     R49C47A.D0 i_tinyqv/cpu/i_core/cmp_out
CTOOFX_DEL  ---     0.401     R49C47A.D0 to   R49C47A.OFX0 i_tinyqv/cpu/i_core/instr_complete_I_132/SLICE_971
ROUTE         1     0.000   R49C47A.OFX0 to    R49C47A.FXB i_tinyqv/cpu/i_core/instr_complete_N_1649
FXTOF_DEL   ---     0.242    R49C47A.FXB to   R49C47A.OFX1 i_tinyqv/cpu/i_core/instr_complete_I_132/SLICE_971
ROUTE         2     0.660   R49C47A.OFX1 to     R51C46C.D0 i_tinyqv/cpu/i_core/instr_complete_N_1648
CTOF_DEL    ---     0.236     R51C46C.D0 to     R51C46C.F0 SLICE_508
ROUTE        18     1.030     R51C46C.F0 to     R52C41C.D1 instr_complete_N_1647
CTOF_DEL    ---     0.236     R52C41C.D1 to     R52C41C.F1 i_tinyqv/cpu/SLICE_636
ROUTE        54     0.770     R52C41C.F1 to     R51C39D.D1 n31742
CTOF_DEL    ---     0.236     R51C39D.D1 to     R51C39D.F1 i_tinyqv/cpu/SLICE_841
ROUTE         6     1.392     R51C39D.F1 to     R49C40D.D1 i_tinyqv/n8
CTOF_DEL    ---     0.236     R49C40D.D1 to     R49C40D.F1 i_tinyqv/cpu/SLICE_1229
ROUTE         4     1.436     R49C40D.F1 to     R45C41A.A0 i_tinyqv/cpu/n27286
CTOF_DEL    ---     0.236     R45C41A.A0 to     R45C41A.F0 i_tinyqv/cpu/SLICE_1244
ROUTE         1     0.193     R45C41A.F0 to     R45C41D.D1 i_tinyqv/debug_stop_txn_N_2147
CTOOFX_DEL  ---     0.401     R45C41D.D1 to   R45C41D.OFX0 i_tinyqv/mem/SLICE_705
ROUTE         3     0.682   R45C41D.OFX0 to     R45C40B.D1 i_tinyqv/mem/debug_stop_txn_N_2119
CTOF_DEL    ---     0.236     R45C40B.D1 to     R45C40B.F1 i_tinyqv/mem/SLICE_830
ROUTE         7     0.476     R45C40B.F1 to     R44C40D.D0 stop_txn_now_N_2363
CTOF_DEL    ---     0.236     R44C40D.D0 to     R44C40D.F0 SLICE_1167
ROUTE        15     5.839     R44C40D.F0 to     R45C37A.A1 n31717
CTOF_DEL    ---     0.236     R45C37A.A1 to     R45C37A.F1 SLICE_1189
ROUTE         2     0.659     R45C37A.F1 to     R44C37C.CE clk_c_enable_452 (to clk_c)
                  --------
                   27.779   (20.4% logic, 79.6% route), 20 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to i_tinyqv/cpu/SLICE_657:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       720     2.627       P3.PADDI to    R55C43B.CLK clk_c
                  --------
                    2.627   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clk to i_tinyqv/mem/q_ctrl/SLICE_782:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       720     2.627       P3.PADDI to    R44C37C.CLK clk_c
                  --------
                    2.627   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 12.446ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              i_tinyqv/cpu/counter_hi_3563__i3_rep_860  (from clk_c +)
   Destination:    FF         Data in        i_tinyqv/mem/q_ctrl/nibbles_remaining__i2  (to clk_c +)
                   FF                        i_tinyqv/mem/q_ctrl/nibbles_remaining__i1

   Delay:              27.681ns  (23.1% logic, 76.9% route), 23 logic levels.

 Constraint Details:

     27.681ns physical path delay i_tinyqv/cpu/SLICE_657 to i_tinyqv/mem/q_ctrl/SLICE_724 meets
     40.000ns delay constraint less
      0.000ns skew and
     -0.127ns CE_SET requirement (totaling 40.127ns) by 12.446ns

 Physical Path Details:

      Data path i_tinyqv/cpu/SLICE_657 to i_tinyqv/mem/q_ctrl/SLICE_724:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.522    R55C43B.CLK to     R55C43B.Q1 i_tinyqv/cpu/SLICE_657 (from clk_c)
ROUTE        21     2.519     R55C43B.Q1 to     R53C44B.A1 i_tinyqv/cpu/n33486
CTOF_DEL    ---     0.236     R53C44B.A1 to     R53C44B.F1 i_tinyqv/cpu/SLICE_1354
ROUTE         6     0.721     R53C44B.F1 to     R53C48B.D1 n15604
CTOOFX_DEL  ---     0.401     R53C48B.D1 to   R53C48B.OFX0 i_tinyqv/cpu/i_core/i_registers/i27057/SLICE_1018
ROUTE         1     0.000   R53C48B.OFX0 to    R53C48A.FXA i_tinyqv/cpu/i_core/i_registers/n29674
FXTOF_DEL   ---     0.239    R53C48A.FXA to   R53C48A.OFX1 i_tinyqv/cpu/i_core/i_registers/i27058/SLICE_1022
ROUTE         3     0.659   R53C48A.OFX1 to     R52C50A.D1 i_tinyqv/cpu/i_core/i_registers/n29678
CTOF_DEL    ---     0.236     R52C50A.D1 to     R52C50A.F1 i_tinyqv/cpu/SLICE_1325
ROUTE        11     0.383     R52C50A.F1 to     R52C50A.D0 i_tinyqv/cpu/data_rs1_0
CTOF_DEL    ---     0.236     R52C50A.D0 to     R52C50A.F0 i_tinyqv/cpu/SLICE_1325
ROUTE         1     0.890     R52C50A.F0 to     R50C45D.D1 i_tinyqv/cpu/debug_branch_N_442_28
CTOF_DEL    ---     0.236     R50C45D.D1 to     R50C45D.F1 i_tinyqv/cpu/SLICE_1326
ROUTE         6     0.684     R50C45D.F1 to     R49C44D.D1 i_tinyqv/cpu/i_core/alu_a_in_0
CTOF_DEL    ---     0.236     R49C44D.D1 to     R49C44D.F1 i_tinyqv/cpu/i_core/SLICE_1400
ROUTE         2     0.605     R49C44D.F1 to     R49C43B.D0 i_tinyqv/cpu/i_core/i_alu/n31788
CTOF_DEL    ---     0.236     R49C43B.D0 to     R49C43B.F0 i_tinyqv/cpu/i_core/i_alu/SLICE_1123
ROUTE         3     0.204     R49C43B.F0 to     R49C43A.D0 i_tinyqv/cpu/i_core/i_alu/n33478
CTOF_DEL    ---     0.236     R49C43A.D0 to     R49C43A.F0 i_tinyqv/cpu/i_core/i_alu/SLICE_1439
ROUTE         3     0.431     R49C43A.F0 to     R48C43A.D1 i_tinyqv/cpu/i_core/i_alu/n33477
CTOOFX_DEL  ---     0.401     R48C43A.D1 to   R48C43A.OFX0 i_tinyqv/cpu/i_core/i_alu/i28113/SLICE_1038
ROUTE         1     0.634   R48C43A.OFX0 to     R49C45A.D0 i_tinyqv/cpu/i_core/n30870
CTOF_DEL    ---     0.236     R49C45A.D0 to     R49C45A.F0 i_tinyqv/cpu/i_core/SLICE_277
ROUTE         3     0.431     R49C45A.F0 to     R49C47A.D0 i_tinyqv/cpu/i_core/cmp_out
CTOOFX_DEL  ---     0.401     R49C47A.D0 to   R49C47A.OFX0 i_tinyqv/cpu/i_core/instr_complete_I_132/SLICE_971
ROUTE         1     0.000   R49C47A.OFX0 to    R49C47A.FXB i_tinyqv/cpu/i_core/instr_complete_N_1649
FXTOF_DEL   ---     0.242    R49C47A.FXB to   R49C47A.OFX1 i_tinyqv/cpu/i_core/instr_complete_I_132/SLICE_971
ROUTE         2     0.660   R49C47A.OFX1 to     R51C46C.D0 i_tinyqv/cpu/i_core/instr_complete_N_1648
CTOF_DEL    ---     0.236     R51C46C.D0 to     R51C46C.F0 SLICE_508
ROUTE        18     1.030     R51C46C.F0 to     R52C41C.D1 instr_complete_N_1647
CTOF_DEL    ---     0.236     R52C41C.D1 to     R52C41C.F1 i_tinyqv/cpu/SLICE_636
ROUTE        54     0.770     R52C41C.F1 to     R51C39D.D1 n31742
CTOF_DEL    ---     0.236     R51C39D.D1 to     R51C39D.F1 i_tinyqv/cpu/SLICE_841
ROUTE         6     1.392     R51C39D.F1 to     R49C40D.D1 i_tinyqv/n8
CTOF_DEL    ---     0.236     R49C40D.D1 to     R49C40D.F1 i_tinyqv/cpu/SLICE_1229
ROUTE         4     1.436     R49C40D.F1 to     R45C41A.A0 i_tinyqv/cpu/n27286
CTOF_DEL    ---     0.236     R45C41A.A0 to     R45C41A.F0 i_tinyqv/cpu/SLICE_1244
ROUTE         1     0.193     R45C41A.F0 to     R45C41D.D1 i_tinyqv/debug_stop_txn_N_2147
CTOOFX_DEL  ---     0.401     R45C41D.D1 to   R45C41D.OFX0 i_tinyqv/mem/SLICE_705
ROUTE         3     0.682   R45C41D.OFX0 to     R45C40B.D1 i_tinyqv/mem/debug_stop_txn_N_2119
CTOF_DEL    ---     0.236     R45C40B.D1 to     R45C40B.F1 i_tinyqv/mem/SLICE_830
ROUTE         7     0.476     R45C40B.F1 to     R44C40D.D0 stop_txn_now_N_2363
CTOF_DEL    ---     0.236     R44C40D.D0 to     R44C40D.F0 SLICE_1167
ROUTE        15     5.839     R44C40D.F0 to     R45C37A.A1 n31717
CTOF_DEL    ---     0.236     R45C37A.A1 to     R45C37A.F1 SLICE_1189
ROUTE         2     0.659     R45C37A.F1 to     R44C37D.CE clk_c_enable_452 (to clk_c)
                  --------
                   27.681   (23.1% logic, 76.9% route), 23 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to i_tinyqv/cpu/SLICE_657:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       720     2.627       P3.PADDI to    R55C43B.CLK clk_c
                  --------
                    2.627   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clk to i_tinyqv/mem/q_ctrl/SLICE_724:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       720     2.627       P3.PADDI to    R44C37D.CLK clk_c
                  --------
                    2.627   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 12.446ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              i_tinyqv/cpu/counter_hi_3563__i3_rep_860  (from clk_c +)
   Destination:    FF         Data in        i_tinyqv/mem/q_ctrl/nibbles_remaining__i0  (to clk_c +)

   Delay:              27.681ns  (23.1% logic, 76.9% route), 23 logic levels.

 Constraint Details:

     27.681ns physical path delay i_tinyqv/cpu/SLICE_657 to i_tinyqv/mem/q_ctrl/SLICE_782 meets
     40.000ns delay constraint less
      0.000ns skew and
     -0.127ns CE_SET requirement (totaling 40.127ns) by 12.446ns

 Physical Path Details:

      Data path i_tinyqv/cpu/SLICE_657 to i_tinyqv/mem/q_ctrl/SLICE_782:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.522    R55C43B.CLK to     R55C43B.Q1 i_tinyqv/cpu/SLICE_657 (from clk_c)
ROUTE        21     2.519     R55C43B.Q1 to     R53C44B.A1 i_tinyqv/cpu/n33486
CTOF_DEL    ---     0.236     R53C44B.A1 to     R53C44B.F1 i_tinyqv/cpu/SLICE_1354
ROUTE         6     0.721     R53C44B.F1 to     R53C48B.D1 n15604
CTOOFX_DEL  ---     0.401     R53C48B.D1 to   R53C48B.OFX0 i_tinyqv/cpu/i_core/i_registers/i27057/SLICE_1018
ROUTE         1     0.000   R53C48B.OFX0 to    R53C48A.FXA i_tinyqv/cpu/i_core/i_registers/n29674
FXTOF_DEL   ---     0.239    R53C48A.FXA to   R53C48A.OFX1 i_tinyqv/cpu/i_core/i_registers/i27058/SLICE_1022
ROUTE         3     0.659   R53C48A.OFX1 to     R52C50A.D1 i_tinyqv/cpu/i_core/i_registers/n29678
CTOF_DEL    ---     0.236     R52C50A.D1 to     R52C50A.F1 i_tinyqv/cpu/SLICE_1325
ROUTE        11     0.383     R52C50A.F1 to     R52C50A.D0 i_tinyqv/cpu/data_rs1_0
CTOF_DEL    ---     0.236     R52C50A.D0 to     R52C50A.F0 i_tinyqv/cpu/SLICE_1325
ROUTE         1     0.890     R52C50A.F0 to     R50C45D.D1 i_tinyqv/cpu/debug_branch_N_442_28
CTOF_DEL    ---     0.236     R50C45D.D1 to     R50C45D.F1 i_tinyqv/cpu/SLICE_1326
ROUTE         6     0.684     R50C45D.F1 to     R49C44D.D1 i_tinyqv/cpu/i_core/alu_a_in_0
CTOF_DEL    ---     0.236     R49C44D.D1 to     R49C44D.F1 i_tinyqv/cpu/i_core/SLICE_1400
ROUTE         2     0.605     R49C44D.F1 to     R49C43B.D0 i_tinyqv/cpu/i_core/i_alu/n31788
CTOF_DEL    ---     0.236     R49C43B.D0 to     R49C43B.F0 i_tinyqv/cpu/i_core/i_alu/SLICE_1123
ROUTE         3     0.204     R49C43B.F0 to     R49C43A.D0 i_tinyqv/cpu/i_core/i_alu/n33478
CTOF_DEL    ---     0.236     R49C43A.D0 to     R49C43A.F0 i_tinyqv/cpu/i_core/i_alu/SLICE_1439
ROUTE         3     0.431     R49C43A.F0 to     R48C43A.D1 i_tinyqv/cpu/i_core/i_alu/n33477
CTOOFX_DEL  ---     0.401     R48C43A.D1 to   R48C43A.OFX0 i_tinyqv/cpu/i_core/i_alu/i28113/SLICE_1038
ROUTE         1     0.634   R48C43A.OFX0 to     R49C45A.D0 i_tinyqv/cpu/i_core/n30870
CTOF_DEL    ---     0.236     R49C45A.D0 to     R49C45A.F0 i_tinyqv/cpu/i_core/SLICE_277
ROUTE         3     0.431     R49C45A.F0 to     R49C47A.D0 i_tinyqv/cpu/i_core/cmp_out
CTOOFX_DEL  ---     0.401     R49C47A.D0 to   R49C47A.OFX0 i_tinyqv/cpu/i_core/instr_complete_I_132/SLICE_971
ROUTE         1     0.000   R49C47A.OFX0 to    R49C47A.FXB i_tinyqv/cpu/i_core/instr_complete_N_1649
FXTOF_DEL   ---     0.242    R49C47A.FXB to   R49C47A.OFX1 i_tinyqv/cpu/i_core/instr_complete_I_132/SLICE_971
ROUTE         2     0.660   R49C47A.OFX1 to     R51C46C.D0 i_tinyqv/cpu/i_core/instr_complete_N_1648
CTOF_DEL    ---     0.236     R51C46C.D0 to     R51C46C.F0 SLICE_508
ROUTE        18     1.030     R51C46C.F0 to     R52C41C.D1 instr_complete_N_1647
CTOF_DEL    ---     0.236     R52C41C.D1 to     R52C41C.F1 i_tinyqv/cpu/SLICE_636
ROUTE        54     0.770     R52C41C.F1 to     R51C39D.D1 n31742
CTOF_DEL    ---     0.236     R51C39D.D1 to     R51C39D.F1 i_tinyqv/cpu/SLICE_841
ROUTE         6     1.392     R51C39D.F1 to     R49C40D.D1 i_tinyqv/n8
CTOF_DEL    ---     0.236     R49C40D.D1 to     R49C40D.F1 i_tinyqv/cpu/SLICE_1229
ROUTE         4     1.436     R49C40D.F1 to     R45C41A.A0 i_tinyqv/cpu/n27286
CTOF_DEL    ---     0.236     R45C41A.A0 to     R45C41A.F0 i_tinyqv/cpu/SLICE_1244
ROUTE         1     0.193     R45C41A.F0 to     R45C41D.D1 i_tinyqv/debug_stop_txn_N_2147
CTOOFX_DEL  ---     0.401     R45C41D.D1 to   R45C41D.OFX0 i_tinyqv/mem/SLICE_705
ROUTE         3     0.682   R45C41D.OFX0 to     R45C40B.D1 i_tinyqv/mem/debug_stop_txn_N_2119
CTOF_DEL    ---     0.236     R45C40B.D1 to     R45C40B.F1 i_tinyqv/mem/SLICE_830
ROUTE         7     0.476     R45C40B.F1 to     R44C40D.D0 stop_txn_now_N_2363
CTOF_DEL    ---     0.236     R44C40D.D0 to     R44C40D.F0 SLICE_1167
ROUTE        15     5.839     R44C40D.F0 to     R45C37A.A1 n31717
CTOF_DEL    ---     0.236     R45C37A.A1 to     R45C37A.F1 SLICE_1189
ROUTE         2     0.659     R45C37A.F1 to     R44C37C.CE clk_c_enable_452 (to clk_c)
                  --------
                   27.681   (23.1% logic, 76.9% route), 23 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to i_tinyqv/cpu/SLICE_657:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       720     2.627       P3.PADDI to    R55C43B.CLK clk_c
                  --------
                    2.627   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clk to i_tinyqv/mem/q_ctrl/SLICE_782:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       720     2.627       P3.PADDI to    R44C37C.CLK clk_c
                  --------
                    2.627   (0.0% logic, 100.0% route), 0 logic levels.

Report:   35.814MHz is the maximum frequency for this preference.

Report Summary
--------------
----------------------------------------------------------------------------
Preference                              |   Constraint|       Actual|Levels
----------------------------------------------------------------------------
                                        |             |             |
FREQUENCY PORT "clk" 25.000000 MHz ;    |   25.000 MHz|   35.814 MHz|  23  
                                        |             |             |
----------------------------------------------------------------------------


All preferences were met.


Clock Domains Analysis
------------------------

Found 3 clocks:

Clock Domain: i_tinyqv/mem/q_ctrl/spi_clk_pos_derived_59   Source: i_tinyqv/mem/q_ctrl/SLICE_1467.F0   Loads: 38
   Covered under: FREQUENCY PORT "clk" 25.000000 MHz ;

   Data transfers from:
   Clock Domain: i_qspi/qspi_clk_N_56   Source: i_tinyqv/mem/q_ctrl/SLICE_1468.F0
      Covered under: FREQUENCY PORT "clk" 25.000000 MHz ;   Transfers: 29

   Clock Domain: clk_c   Source: clk.PAD
      Covered under: FREQUENCY PORT "clk" 25.000000 MHz ;   Transfers: 17

Clock Domain: i_qspi/qspi_clk_N_56   Source: i_tinyqv/mem/q_ctrl/SLICE_1468.F0   Loads: 29
   Covered under: FREQUENCY PORT "clk" 25.000000 MHz ;

   Data transfers from:
   Clock Domain: i_tinyqv/mem/q_ctrl/spi_clk_pos_derived_59   Source: i_tinyqv/mem/q_ctrl/SLICE_1467.F0
      Covered under: FREQUENCY PORT "clk" 25.000000 MHz ;   Transfers: 86

   Clock Domain: clk_c   Source: clk.PAD
      Covered under: FREQUENCY PORT "clk" 25.000000 MHz ;   Transfers: 3

Clock Domain: clk_c   Source: clk.PAD   Loads: 720
   Covered under: FREQUENCY PORT "clk" 25.000000 MHz ;

   Data transfers from:
   Clock Domain: i_qspi/qspi_clk_N_56   Source: i_tinyqv/mem/q_ctrl/SLICE_1468.F0
      Covered under: FREQUENCY PORT "clk" 25.000000 MHz ;   Transfers: 4


Timing summary (Setup):
---------------

Timing errors: 0  Score: 0
Cumulative negative slack: 0

Constraints cover 12061040 paths, 5 nets, and 11672 connections (99.22% coverage)

--------------------------------------------------------------------------------
Lattice TRACE Report - Hold, Version Diamond (64-bit) 3.14.0.75.2
Thu Jan 08 21:52:52 2026

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2024 Lattice Semiconductor Corporation,  All rights reserved.

Report Information
------------------
Command line:    trce -v 10 -gt -sethld -sp 6 -sphld m -o ProjetoTinyQV_impl1.twr -gui -msgset C:/Users/Guilherme Blanco/Desktop/College/EmbarcatechFase3/ProjetoTinyQV/ProjetoTinyQV/promote.xml ProjetoTinyQV_impl1.ncd ProjetoTinyQV_impl1.prf 
Design file:     projetotinyqv_impl1.ncd
Preference file: projetotinyqv_impl1.prf
Device,speed:    LFE5U-45F,m
Report level:    verbose report, limited to 10 items per preference
--------------------------------------------------------------------------------



================================================================================
Preference: FREQUENCY PORT "clk" 25.000000 MHz ;
            4096 items scored, 420 timing errors detected.
--------------------------------------------------------------------------------


Error: The following path exceeds requirements by 1.334ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              i_tinyqv/mem/q_ctrl/addr_i23  (from clk_c +)
   Destination:    FF         Data in        i_qspi/cmd_i0_i3  (to i_tinyqv/mem/q_ctrl/spi_clk_pos_derived_59 +)

   Delay:               0.652ns  (48.5% logic, 51.5% route), 3 logic levels.

 Constraint Details:

      0.652ns physical path delay i_tinyqv/mem/SLICE_721 to SLICE_226 exceeds
      0.119ns DIN_HLD and
      0.000ns delay constraint less
     -1.867ns skew requirement (totaling 1.986ns) by 1.334ns

 Physical Path Details:

      Data path i_tinyqv/mem/SLICE_721 to SLICE_226:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.164    R42C44A.CLK to     R42C44A.Q0 i_tinyqv/mem/SLICE_721 (from clk_c)
ROUTE         1     0.213     R42C44A.Q0 to     R40C46D.D0 i_tinyqv/mem/q_ctrl/addr_23
CTOF_DEL    ---     0.076     R40C46D.D0 to     R40C46D.F0 i_tinyqv/mem/q_ctrl/SLICE_1601
ROUTE         1     0.121     R40C46D.F0 to     R40C46C.D1 n3_adj_3332
CTOF_DEL    ---     0.076     R40C46C.D1 to     R40C46C.F1 SLICE_226
ROUTE         9     0.002     R40C46C.F1 to    R40C46C.DI1 qspi_data_in_3_N_1_3 (to i_tinyqv/mem/q_ctrl/spi_clk_pos_derived_59)
                  --------
                    0.652   (48.5% logic, 51.5% route), 3 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to i_tinyqv/mem/SLICE_721:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.740         P3.PAD to       P3.PADDI clk
ROUTE       720     0.787       P3.PADDI to    R42C44A.CLK clk_c
                  --------
                    1.527   (48.5% logic, 51.5% route), 1 logic levels.

      Destination Clock Path clk to SLICE_226:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.740         P3.PAD to       P3.PADDI clk
ROUTE       720     0.787       P3.PADDI to    R41C40C.CLK clk_c
REG_DEL     ---     0.194    R41C40C.CLK to     R41C40C.Q0 SLICE_727
ROUTE         2     0.647     R41C40C.Q0 to     R47C40A.B0 i_tinyqv/mem/q_ctrl/spi_clk_use_neg
CTOF_DEL    ---     0.089     R47C40A.B0 to     R47C40A.F0 i_tinyqv/mem/q_ctrl/SLICE_1467
ROUTE        38     0.937     R47C40A.F0 to    R40C46C.CLK i_tinyqv/mem/q_ctrl/spi_clk_pos_derived_59
                  --------
                    3.394   (30.1% logic, 69.9% route), 3 logic levels.


Error: The following path exceeds requirements by 1.309ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              i_tinyqv/mem/q_ctrl/spi_data_oe__i0  (from clk_c +)
   Destination:    FF         Data in        i_qspi/cmd_i0_i1  (to i_tinyqv/mem/q_ctrl/spi_clk_pos_derived_59 +)

   Delay:               0.677ns  (35.5% logic, 64.5% route), 2 logic levels.

 Constraint Details:

      0.677ns physical path delay SLICE_816 to SLICE_225 exceeds
      0.119ns DIN_HLD and
      0.000ns delay constraint less
     -1.867ns skew requirement (totaling 1.986ns) by 1.309ns

 Physical Path Details:

      Data path SLICE_816 to SLICE_225:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.164    R44C40C.CLK to     R44C40C.Q0 SLICE_816 (from clk_c)
ROUTE         4     0.435     R44C40C.Q0 to     R40C46B.C1 qspi_data_oe_0
CTOF_DEL    ---     0.076     R40C46B.C1 to     R40C46B.F1 SLICE_225
ROUTE         9     0.002     R40C46B.F1 to    R40C46B.DI1 qspi_data_in_3_N_1_1 (to i_tinyqv/mem/q_ctrl/spi_clk_pos_derived_59)
                  --------
                    0.677   (35.5% logic, 64.5% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to SLICE_816:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.740         P3.PAD to       P3.PADDI clk
ROUTE       720     0.787       P3.PADDI to    R44C40C.CLK clk_c
                  --------
                    1.527   (48.5% logic, 51.5% route), 1 logic levels.

      Destination Clock Path clk to SLICE_225:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.740         P3.PAD to       P3.PADDI clk
ROUTE       720     0.787       P3.PADDI to    R41C40C.CLK clk_c
REG_DEL     ---     0.194    R41C40C.CLK to     R41C40C.Q0 SLICE_727
ROUTE         2     0.647     R41C40C.Q0 to     R47C40A.B0 i_tinyqv/mem/q_ctrl/spi_clk_use_neg
CTOF_DEL    ---     0.089     R47C40A.B0 to     R47C40A.F0 i_tinyqv/mem/q_ctrl/SLICE_1467
ROUTE        38     0.937     R47C40A.F0 to    R40C46B.CLK i_tinyqv/mem/q_ctrl/spi_clk_pos_derived_59
                  --------
                    3.394   (30.1% logic, 69.9% route), 3 logic levels.


Error: The following path exceeds requirements by 1.296ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              i_tinyqv/mem/q_ctrl/spi_data_oe__i0  (from clk_c +)
   Destination:    FF         Data in        i_qspi/cmd_i0_i0  (to i_tinyqv/mem/q_ctrl/spi_clk_pos_derived_59 +)

   Delay:               0.690ns  (34.8% logic, 65.2% route), 2 logic levels.

 Constraint Details:

      0.690ns physical path delay SLICE_816 to SLICE_225 exceeds
      0.119ns DIN_HLD and
      0.000ns delay constraint less
     -1.867ns skew requirement (totaling 1.986ns) by 1.296ns

 Physical Path Details:

      Data path SLICE_816 to SLICE_225:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.164    R44C40C.CLK to     R44C40C.Q0 SLICE_816 (from clk_c)
ROUTE         4     0.448     R44C40C.Q0 to     R40C46B.A0 qspi_data_oe_0
CTOF_DEL    ---     0.076     R40C46B.A0 to     R40C46B.F0 SLICE_225
ROUTE         9     0.002     R40C46B.F0 to    R40C46B.DI0 qspi_data_in_3_N_1_0 (to i_tinyqv/mem/q_ctrl/spi_clk_pos_derived_59)
                  --------
                    0.690   (34.8% logic, 65.2% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to SLICE_816:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.740         P3.PAD to       P3.PADDI clk
ROUTE       720     0.787       P3.PADDI to    R44C40C.CLK clk_c
                  --------
                    1.527   (48.5% logic, 51.5% route), 1 logic levels.

      Destination Clock Path clk to SLICE_225:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.740         P3.PAD to       P3.PADDI clk
ROUTE       720     0.787       P3.PADDI to    R41C40C.CLK clk_c
REG_DEL     ---     0.194    R41C40C.CLK to     R41C40C.Q0 SLICE_727
ROUTE         2     0.647     R41C40C.Q0 to     R47C40A.B0 i_tinyqv/mem/q_ctrl/spi_clk_use_neg
CTOF_DEL    ---     0.089     R47C40A.B0 to     R47C40A.F0 i_tinyqv/mem/q_ctrl/SLICE_1467
ROUTE        38     0.937     R47C40A.F0 to    R40C46B.CLK i_tinyqv/mem/q_ctrl/spi_clk_pos_derived_59
                  --------
                    3.394   (30.1% logic, 69.9% route), 3 logic levels.


Error: The following path exceeds requirements by 1.293ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              i_tinyqv/mem/q_ctrl/fsm_state__i0  (from clk_c +)
   Destination:    FF         Data in        i_qspi/cmd_i0_i2  (to i_tinyqv/mem/q_ctrl/spi_clk_pos_derived_59 +)

   Delay:               0.693ns  (34.6% logic, 65.4% route), 2 logic levels.

 Constraint Details:

      0.693ns physical path delay i_tinyqv/mem/SLICE_159 to SLICE_226 exceeds
      0.119ns DIN_HLD and
      0.000ns delay constraint less
     -1.867ns skew requirement (totaling 1.986ns) by 1.293ns

 Physical Path Details:

      Data path i_tinyqv/mem/SLICE_159 to SLICE_226:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.164    R45C38A.CLK to     R45C38A.Q0 i_tinyqv/mem/SLICE_159 (from clk_c)
ROUTE        35     0.451     R45C38A.Q0 to     R40C46C.C0 fsm_state_0_adj_3287
CTOF_DEL    ---     0.076     R40C46C.C0 to     R40C46C.F0 SLICE_226
ROUTE         9     0.002     R40C46C.F0 to    R40C46C.DI0 qspi_data_in_3_N_1_2 (to i_tinyqv/mem/q_ctrl/spi_clk_pos_derived_59)
                  --------
                    0.693   (34.6% logic, 65.4% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to i_tinyqv/mem/SLICE_159:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.740         P3.PAD to       P3.PADDI clk
ROUTE       720     0.787       P3.PADDI to    R45C38A.CLK clk_c
                  --------
                    1.527   (48.5% logic, 51.5% route), 1 logic levels.

      Destination Clock Path clk to SLICE_226:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.740         P3.PAD to       P3.PADDI clk
ROUTE       720     0.787       P3.PADDI to    R41C40C.CLK clk_c
REG_DEL     ---     0.194    R41C40C.CLK to     R41C40C.Q0 SLICE_727
ROUTE         2     0.647     R41C40C.Q0 to     R47C40A.B0 i_tinyqv/mem/q_ctrl/spi_clk_use_neg
CTOF_DEL    ---     0.089     R47C40A.B0 to     R47C40A.F0 i_tinyqv/mem/q_ctrl/SLICE_1467
ROUTE        38     0.937     R47C40A.F0 to    R40C46C.CLK i_tinyqv/mem/q_ctrl/spi_clk_pos_derived_59
                  --------
                    3.394   (30.1% logic, 69.9% route), 3 logic levels.


Error: The following path exceeds requirements by 1.293ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              i_tinyqv/mem/q_ctrl/fsm_state__i0  (from clk_c +)
   Destination:    FF         Data in        i_qspi/cmd_i0_i3  (to i_tinyqv/mem/q_ctrl/spi_clk_pos_derived_59 +)

   Delay:               0.693ns  (34.6% logic, 65.4% route), 2 logic levels.

 Constraint Details:

      0.693ns physical path delay i_tinyqv/mem/SLICE_159 to SLICE_226 exceeds
      0.119ns DIN_HLD and
      0.000ns delay constraint less
     -1.867ns skew requirement (totaling 1.986ns) by 1.293ns

 Physical Path Details:

      Data path i_tinyqv/mem/SLICE_159 to SLICE_226:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.164    R45C38A.CLK to     R45C38A.Q0 i_tinyqv/mem/SLICE_159 (from clk_c)
ROUTE        35     0.451     R45C38A.Q0 to     R40C46C.C1 fsm_state_0_adj_3287
CTOF_DEL    ---     0.076     R40C46C.C1 to     R40C46C.F1 SLICE_226
ROUTE         9     0.002     R40C46C.F1 to    R40C46C.DI1 qspi_data_in_3_N_1_3 (to i_tinyqv/mem/q_ctrl/spi_clk_pos_derived_59)
                  --------
                    0.693   (34.6% logic, 65.4% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to i_tinyqv/mem/SLICE_159:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.740         P3.PAD to       P3.PADDI clk
ROUTE       720     0.787       P3.PADDI to    R45C38A.CLK clk_c
                  --------
                    1.527   (48.5% logic, 51.5% route), 1 logic levels.

      Destination Clock Path clk to SLICE_226:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.740         P3.PAD to       P3.PADDI clk
ROUTE       720     0.787       P3.PADDI to    R41C40C.CLK clk_c
REG_DEL     ---     0.194    R41C40C.CLK to     R41C40C.Q0 SLICE_727
ROUTE         2     0.647     R41C40C.Q0 to     R47C40A.B0 i_tinyqv/mem/q_ctrl/spi_clk_use_neg
CTOF_DEL    ---     0.089     R47C40A.B0 to     R47C40A.F0 i_tinyqv/mem/q_ctrl/SLICE_1467
ROUTE        38     0.937     R47C40A.F0 to    R40C46C.CLK i_tinyqv/mem/q_ctrl/spi_clk_pos_derived_59
                  --------
                    3.394   (30.1% logic, 69.9% route), 3 logic levels.


Error: The following path exceeds requirements by 1.228ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              i_tinyqv/mem/q_ctrl/addr_i21  (from clk_c +)
   Destination:    FF         Data in        i_qspi/cmd_i0_i1  (to i_tinyqv/mem/q_ctrl/spi_clk_pos_derived_59 +)

   Delay:               0.758ns  (41.7% logic, 58.3% route), 3 logic levels.

 Constraint Details:

      0.758ns physical path delay i_tinyqv/mem/SLICE_118 to SLICE_225 exceeds
      0.119ns DIN_HLD and
      0.000ns delay constraint less
     -1.867ns skew requirement (totaling 1.986ns) by 1.228ns

 Physical Path Details:

      Data path i_tinyqv/mem/SLICE_118 to SLICE_225:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.164    R43C47D.CLK to     R43C47D.Q0 i_tinyqv/mem/SLICE_118 (from clk_c)
ROUTE         1     0.227     R43C47D.Q0 to     R42C45B.C0 addr_21
CTOF_DEL    ---     0.076     R42C45B.C0 to     R42C45B.F0 SLICE_1553
ROUTE         1     0.213     R42C45B.F0 to     R40C46B.D1 n32087
CTOF_DEL    ---     0.076     R40C46B.D1 to     R40C46B.F1 SLICE_225
ROUTE         9     0.002     R40C46B.F1 to    R40C46B.DI1 qspi_data_in_3_N_1_1 (to i_tinyqv/mem/q_ctrl/spi_clk_pos_derived_59)
                  --------
                    0.758   (41.7% logic, 58.3% route), 3 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to i_tinyqv/mem/SLICE_118:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.740         P3.PAD to       P3.PADDI clk
ROUTE       720     0.787       P3.PADDI to    R43C47D.CLK clk_c
                  --------
                    1.527   (48.5% logic, 51.5% route), 1 logic levels.

      Destination Clock Path clk to SLICE_225:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.740         P3.PAD to       P3.PADDI clk
ROUTE       720     0.787       P3.PADDI to    R41C40C.CLK clk_c
REG_DEL     ---     0.194    R41C40C.CLK to     R41C40C.Q0 SLICE_727
ROUTE         2     0.647     R41C40C.Q0 to     R47C40A.B0 i_tinyqv/mem/q_ctrl/spi_clk_use_neg
CTOF_DEL    ---     0.089     R47C40A.B0 to     R47C40A.F0 i_tinyqv/mem/q_ctrl/SLICE_1467
ROUTE        38     0.937     R47C40A.F0 to    R40C46B.CLK i_tinyqv/mem/q_ctrl/spi_clk_pos_derived_59
                  --------
                    3.394   (30.1% logic, 69.9% route), 3 logic levels.


Error: The following path exceeds requirements by 1.220ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              i_tinyqv/mem/q_ctrl/spi_data_oe__i0  (from clk_c +)
   Destination:    FF         Data in        i_qspi/cmd_i0_i2  (to i_tinyqv/mem/q_ctrl/spi_clk_pos_derived_59 +)

   Delay:               0.766ns  (31.3% logic, 68.7% route), 2 logic levels.

 Constraint Details:

      0.766ns physical path delay SLICE_816 to SLICE_226 exceeds
      0.119ns DIN_HLD and
      0.000ns delay constraint less
     -1.867ns skew requirement (totaling 1.986ns) by 1.220ns

 Physical Path Details:

      Data path SLICE_816 to SLICE_226:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.164    R44C40C.CLK to     R44C40C.Q0 SLICE_816 (from clk_c)
ROUTE         4     0.524     R44C40C.Q0 to     R40C46C.A0 qspi_data_oe_0
CTOF_DEL    ---     0.076     R40C46C.A0 to     R40C46C.F0 SLICE_226
ROUTE         9     0.002     R40C46C.F0 to    R40C46C.DI0 qspi_data_in_3_N_1_2 (to i_tinyqv/mem/q_ctrl/spi_clk_pos_derived_59)
                  --------
                    0.766   (31.3% logic, 68.7% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to SLICE_816:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.740         P3.PAD to       P3.PADDI clk
ROUTE       720     0.787       P3.PADDI to    R44C40C.CLK clk_c
                  --------
                    1.527   (48.5% logic, 51.5% route), 1 logic levels.

      Destination Clock Path clk to SLICE_226:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.740         P3.PAD to       P3.PADDI clk
ROUTE       720     0.787       P3.PADDI to    R41C40C.CLK clk_c
REG_DEL     ---     0.194    R41C40C.CLK to     R41C40C.Q0 SLICE_727
ROUTE         2     0.647     R41C40C.Q0 to     R47C40A.B0 i_tinyqv/mem/q_ctrl/spi_clk_use_neg
CTOF_DEL    ---     0.089     R47C40A.B0 to     R47C40A.F0 i_tinyqv/mem/q_ctrl/SLICE_1467
ROUTE        38     0.937     R47C40A.F0 to    R40C46C.CLK i_tinyqv/mem/q_ctrl/spi_clk_pos_derived_59
                  --------
                    3.394   (30.1% logic, 69.9% route), 3 logic levels.


Error: The following path exceeds requirements by 1.220ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              i_tinyqv/mem/q_ctrl/spi_data_oe__i0  (from clk_c +)
   Destination:    FF         Data in        i_qspi/cmd_i0_i3  (to i_tinyqv/mem/q_ctrl/spi_clk_pos_derived_59 +)

   Delay:               0.766ns  (31.3% logic, 68.7% route), 2 logic levels.

 Constraint Details:

      0.766ns physical path delay SLICE_816 to SLICE_226 exceeds
      0.119ns DIN_HLD and
      0.000ns delay constraint less
     -1.867ns skew requirement (totaling 1.986ns) by 1.220ns

 Physical Path Details:

      Data path SLICE_816 to SLICE_226:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.164    R44C40C.CLK to     R44C40C.Q0 SLICE_816 (from clk_c)
ROUTE         4     0.524     R44C40C.Q0 to     R40C46C.A1 qspi_data_oe_0
CTOF_DEL    ---     0.076     R40C46C.A1 to     R40C46C.F1 SLICE_226
ROUTE         9     0.002     R40C46C.F1 to    R40C46C.DI1 qspi_data_in_3_N_1_3 (to i_tinyqv/mem/q_ctrl/spi_clk_pos_derived_59)
                  --------
                    0.766   (31.3% logic, 68.7% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to SLICE_816:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.740         P3.PAD to       P3.PADDI clk
ROUTE       720     0.787       P3.PADDI to    R44C40C.CLK clk_c
                  --------
                    1.527   (48.5% logic, 51.5% route), 1 logic levels.

      Destination Clock Path clk to SLICE_226:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.740         P3.PAD to       P3.PADDI clk
ROUTE       720     0.787       P3.PADDI to    R41C40C.CLK clk_c
REG_DEL     ---     0.194    R41C40C.CLK to     R41C40C.Q0 SLICE_727
ROUTE         2     0.647     R41C40C.Q0 to     R47C40A.B0 i_tinyqv/mem/q_ctrl/spi_clk_use_neg
CTOF_DEL    ---     0.089     R47C40A.B0 to     R47C40A.F0 i_tinyqv/mem/q_ctrl/SLICE_1467
ROUTE        38     0.937     R47C40A.F0 to    R40C46C.CLK i_tinyqv/mem/q_ctrl/spi_clk_pos_derived_59
                  --------
                    3.394   (30.1% logic, 69.9% route), 3 logic levels.


Error: The following path exceeds requirements by 1.194ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              i_tinyqv/mem/q_ctrl/fsm_state__i2  (from clk_c +)
   Destination:    FF         Data in        i_qspi/cmd_i0_i1  (to i_tinyqv/mem/q_ctrl/spi_clk_pos_derived_59 +)

   Delay:               0.792ns  (30.2% logic, 69.8% route), 2 logic levels.

 Constraint Details:

      0.792ns physical path delay i_tinyqv/mem/q_ctrl/SLICE_157 to SLICE_225 exceeds
      0.119ns DIN_HLD and
      0.000ns delay constraint less
     -1.867ns skew requirement (totaling 1.986ns) by 1.194ns

 Physical Path Details:

      Data path i_tinyqv/mem/q_ctrl/SLICE_157 to SLICE_225:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.163    R45C39A.CLK to     R45C39A.Q1 i_tinyqv/mem/q_ctrl/SLICE_157 (from clk_c)
ROUTE        33     0.551     R45C39A.Q1 to     R40C46B.B1 fsm_state_2
CTOF_DEL    ---     0.076     R40C46B.B1 to     R40C46B.F1 SLICE_225
ROUTE         9     0.002     R40C46B.F1 to    R40C46B.DI1 qspi_data_in_3_N_1_1 (to i_tinyqv/mem/q_ctrl/spi_clk_pos_derived_59)
                  --------
                    0.792   (30.2% logic, 69.8% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to i_tinyqv/mem/q_ctrl/SLICE_157:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.740         P3.PAD to       P3.PADDI clk
ROUTE       720     0.787       P3.PADDI to    R45C39A.CLK clk_c
                  --------
                    1.527   (48.5% logic, 51.5% route), 1 logic levels.

      Destination Clock Path clk to SLICE_225:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.740         P3.PAD to       P3.PADDI clk
ROUTE       720     0.787       P3.PADDI to    R41C40C.CLK clk_c
REG_DEL     ---     0.194    R41C40C.CLK to     R41C40C.Q0 SLICE_727
ROUTE         2     0.647     R41C40C.Q0 to     R47C40A.B0 i_tinyqv/mem/q_ctrl/spi_clk_use_neg
CTOF_DEL    ---     0.089     R47C40A.B0 to     R47C40A.F0 i_tinyqv/mem/q_ctrl/SLICE_1467
ROUTE        38     0.937     R47C40A.F0 to    R40C46B.CLK i_tinyqv/mem/q_ctrl/spi_clk_pos_derived_59
                  --------
                    3.394   (30.1% logic, 69.9% route), 3 logic levels.


Error: The following path exceeds requirements by 1.192ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              i_tinyqv/mem/q_ctrl/spi_ram_a_select_228  (from clk_c +)
   Destination:    FF         Data in        i_qspi/qspi_data_out_i0  (to i_qspi/qspi_clk_N_56 +)

   Delay:               0.682ns  (38.4% logic, 61.6% route), 2 logic levels.

 Constraint Details:

      0.682ns physical path delay i_tinyqv/mem/SLICE_817 to i_qspi/SLICE_812 exceeds
      0.119ns DIN_HLD and
      0.000ns delay constraint less
     -1.755ns skew requirement (totaling 1.874ns) by 1.192ns

 Physical Path Details:

      Data path i_tinyqv/mem/SLICE_817 to i_qspi/SLICE_812:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.164    R44C45C.CLK to     R44C45C.Q0 i_tinyqv/mem/SLICE_817 (from clk_c)
ROUTE        11     0.420     R44C45C.Q0 to     R35C51B.D1 qspi_ram_a_select
CTOOFX_DEL  ---     0.098     R35C51B.D1 to   R35C51B.OFX0 i_qspi/SLICE_812
ROUTE         1     0.000   R35C51B.OFX0 to    R35C51B.DI0 i_qspi/qspi_data_out_3_N_51_0 (to i_qspi/qspi_clk_N_56)
                  --------
                    0.682   (38.4% logic, 61.6% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to i_tinyqv/mem/SLICE_817:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.740         P3.PAD to       P3.PADDI clk
ROUTE       720     0.787       P3.PADDI to    R44C45C.CLK clk_c
                  --------
                    1.527   (48.5% logic, 51.5% route), 1 logic levels.

      Destination Clock Path clk to i_qspi/SLICE_812:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.740         P3.PAD to       P3.PADDI clk
ROUTE       720     0.787       P3.PADDI to    R45C40C.CLK clk_c
REG_DEL     ---     0.194    R45C40C.CLK to     R45C40C.Q0 i_tinyqv/mem/q_ctrl/SLICE_738
ROUTE        12     0.535     R45C40C.Q0 to     R47C41A.C0 i_tinyqv/mem/spi_clk_pos
CTOF_DEL    ---     0.089     R47C41A.C0 to     R47C41A.F0 i_tinyqv/mem/q_ctrl/SLICE_1468
ROUTE        29     0.937     R47C41A.F0 to    R35C51B.CLK i_qspi/qspi_clk_N_56
                  --------
                    3.282   (31.2% logic, 68.8% route), 3 logic levels.

Report Summary
--------------
----------------------------------------------------------------------------
Preference(MIN Delays)                  |   Constraint|       Actual|Levels
----------------------------------------------------------------------------
                                        |             |             |
FREQUENCY PORT "clk" 25.000000 MHz ;    |            -|            -|   3 *
                                        |             |             |
----------------------------------------------------------------------------


1 preference(marked by "*" above) not met.

----------------------------------------------------------------------------
Critical Nets                           |   Loads|  Errors| % of total
----------------------------------------------------------------------------
qspi_data_in_3_N_1_3                    |       9|      93|     22.14%
                                        |        |        |
qspi_data_in_3_N_1_2                    |       9|      78|     18.57%
                                        |        |        |
fsm_state_1                             |      34|      65|     15.48%
                                        |        |        |
fsm_state_2                             |      33|      54|     12.86%
                                        |        |        |
qspi_data_in_3_N_1_1                    |       9|      52|     12.38%
                                        |        |        |
n32105                                  |       1|      48|     11.43%
                                        |        |        |
qspi_data_in_3_N_1_0                    |       9|      46|     10.95%
                                        |        |        |
writing_N_164_3                         |      11|      44|     10.48%
                                        |        |        |
----------------------------------------------------------------------------


Clock Domains Analysis
------------------------

Found 3 clocks:

Clock Domain: i_tinyqv/mem/q_ctrl/spi_clk_pos_derived_59   Source: i_tinyqv/mem/q_ctrl/SLICE_1467.F0   Loads: 38
   Covered under: FREQUENCY PORT "clk" 25.000000 MHz ;

   Data transfers from:
   Clock Domain: i_qspi/qspi_clk_N_56   Source: i_tinyqv/mem/q_ctrl/SLICE_1468.F0
      Covered under: FREQUENCY PORT "clk" 25.000000 MHz ;   Transfers: 29

   Clock Domain: clk_c   Source: clk.PAD
      Covered under: FREQUENCY PORT "clk" 25.000000 MHz ;   Transfers: 17

Clock Domain: i_qspi/qspi_clk_N_56   Source: i_tinyqv/mem/q_ctrl/SLICE_1468.F0   Loads: 29
   Covered under: FREQUENCY PORT "clk" 25.000000 MHz ;

   Data transfers from:
   Clock Domain: i_tinyqv/mem/q_ctrl/spi_clk_pos_derived_59   Source: i_tinyqv/mem/q_ctrl/SLICE_1467.F0
      Covered under: FREQUENCY PORT "clk" 25.000000 MHz ;   Transfers: 86

   Clock Domain: clk_c   Source: clk.PAD
      Covered under: FREQUENCY PORT "clk" 25.000000 MHz ;   Transfers: 3

Clock Domain: clk_c   Source: clk.PAD   Loads: 720
   Covered under: FREQUENCY PORT "clk" 25.000000 MHz ;

   Data transfers from:
   Clock Domain: i_qspi/qspi_clk_N_56   Source: i_tinyqv/mem/q_ctrl/SLICE_1468.F0
      Covered under: FREQUENCY PORT "clk" 25.000000 MHz ;   Transfers: 4


Timing summary (Hold):
---------------

Timing errors: 420  Score: 151193
Cumulative negative slack: 151193

Constraints cover 12061040 paths, 5 nets, and 11672 connections (99.22% coverage)



Timing summary (Setup and Hold):
---------------

Timing errors: 0 (setup), 420 (hold)
Score: 0 (setup), 151193 (hold)
Cumulative negative slack: 151193 (0+151193)
--------------------------------------------------------------------------------

--------------------------------------------------------------------------------

