
ubuntu-preinstalled/hostnamectl:     file format elf32-littlearm


Disassembly of section .init:

00000de0 <.init>:
 de0:	push	{r3, lr}
 de4:	bl	1318 <log_oom_internal@plt+0x308>
 de8:	pop	{r3, pc}

Disassembly of section .plt:

00000dec <version@plt-0x14>:
     dec:	push	{lr}		; (str lr, [sp, #-4]!)
     df0:	ldr	lr, [pc, #4]	; dfc <version@plt-0x4>
     df4:	add	lr, pc, lr
     df8:	ldr	pc, [lr, #8]!
     dfc:	andeq	r2, r1, ip, lsl #2

00000e00 <version@plt>:
     e00:	add	ip, pc, #0, 12
     e04:	add	ip, ip, #73728	; 0x12000
     e08:	ldr	pc, [ip, #268]!	; 0x10c

00000e0c <free@plt>:
     e0c:	add	ip, pc, #0, 12
     e10:	add	ip, ip, #73728	; 0x12000
     e14:	ldr	pc, [ip, #260]!	; 0x104

00000e18 <log_open@plt>:
     e18:	add	ip, pc, #0, 12
     e1c:	add	ip, ip, #73728	; 0x12000
     e20:	ldr	pc, [ip, #252]!	; 0xfc

00000e24 <log_show_color@plt>:
     e24:	add	ip, pc, #0, 12
     e28:	add	ip, ip, #73728	; 0x12000
     e2c:	ldr	pc, [ip, #244]!	; 0xf4

00000e30 <log_assert_failed_unreachable_realm@plt>:
     e30:	add	ip, pc, #0, 12
     e34:	add	ip, ip, #73728	; 0x12000
     e38:	ldr	pc, [ip, #236]!	; 0xec

00000e3c <hostname_is_valid@plt>:
     e3c:	add	ip, pc, #0, 12
     e40:	add	ip, ip, #73728	; 0x12000
     e44:	ldr	pc, [ip, #228]!	; 0xe4

00000e48 <sd_bus_get_property@plt>:
     e48:	add	ip, pc, #0, 12
     e4c:	add	ip, ip, #73728	; 0x12000
     e50:	ldr	pc, [ip, #220]!	; 0xdc

00000e54 <polkit_agent_open_if_enabled@plt>:
     e54:	add	ip, pc, #0, 12
     e58:	add	ip, ip, #73728	; 0x12000
     e5c:	ldr	pc, [ip, #212]!	; 0xd4

00000e60 <strcmp_ptr@plt>:
     e60:	add	ip, pc, #0, 12
     e64:	add	ip, ip, #73728	; 0x12000
     e68:	ldr	pc, [ip, #204]!	; 0xcc

00000e6c <ask_password_agent_close@plt>:
     e6c:	add	ip, pc, #0, 12
     e70:	add	ip, ip, #73728	; 0x12000
     e74:	ldr	pc, [ip, #196]!	; 0xc4

00000e78 <polkit_agent_close@plt>:
     e78:	add	ip, pc, #0, 12
     e7c:	add	ip, ip, #73728	; 0x12000
     e80:	ldr	pc, [ip, #188]!	; 0xbc

00000e84 <mac_selinux_finish@plt>:
     e84:	add	ip, pc, #0, 12
     e88:	add	ip, ip, #73728	; 0x12000
     e8c:	ldr	pc, [ip, #180]!	; 0xb4

00000e90 <sd_id128_get_boot@plt>:
     e90:	add	ip, pc, #0, 12
     e94:	add	ip, ip, #73728	; 0x12000
     e98:	ldr	pc, [ip, #172]!	; 0xac

00000e9c <sd_notifyf@plt>:
     e9c:	add	ip, pc, #0, 12
     ea0:	add	ip, ip, #73728	; 0x12000
     ea4:	ldr	pc, [ip, #164]!	; 0xa4

00000ea8 <puts@plt>:
     ea8:	add	ip, pc, #0, 12
     eac:	add	ip, ip, #73728	; 0x12000
     eb0:	ldr	pc, [ip, #156]!	; 0x9c

00000eb4 <memset@plt>:
     eb4:	add	ip, pc, #0, 12
     eb8:	add	ip, ip, #73728	; 0x12000
     ebc:	ldr	pc, [ip, #148]!	; 0x94

00000ec0 <log_get_max_level_realm@plt>:
     ec0:	add	ip, pc, #0, 12
     ec4:	add	ip, ip, #73728	; 0x12000
     ec8:	ldr	pc, [ip, #140]!	; 0x8c

00000ecc <abort@plt>:
     ecc:	add	ip, pc, #0, 12
     ed0:	add	ip, ip, #73728	; 0x12000
     ed4:	ldr	pc, [ip, #132]!	; 0x84

00000ed8 <dispatch_verb@plt>:
     ed8:	add	ip, pc, #0, 12
     edc:	add	ip, ip, #73728	; 0x12000
     ee0:	ldr	pc, [ip, #124]!	; 0x7c

00000ee4 <sd_bus_error_free@plt>:
     ee4:	add	ip, pc, #0, 12
     ee8:	add	ip, ip, #73728	; 0x12000
     eec:	ldr	pc, [ip, #116]!	; 0x74

00000ef0 <sd_bus_flush_close_unref@plt>:
     ef0:	add	ip, pc, #0, 12
     ef4:	add	ip, ip, #73728	; 0x12000
     ef8:	ldr	pc, [ip, #108]!	; 0x6c

00000efc <bus_map_all_properties@plt>:
     efc:	add	ip, pc, #0, 12
     f00:	add	ip, ip, #73728	; 0x12000
     f04:	ldr	pc, [ip, #100]!	; 0x64

00000f08 <__stack_chk_fail@plt>:
     f08:	add	ip, pc, #0, 12
     f0c:	add	ip, ip, #73728	; 0x12000
     f10:	ldr	pc, [ip, #92]!	; 0x5c

00000f14 <terminal_urlify_man@plt>:
     f14:	add	ip, pc, #0, 12
     f18:	add	ip, ip, #73728	; 0x12000
     f1c:	ldr	pc, [ip, #84]!	; 0x54

00000f20 <getopt_long@plt>:
     f20:	add	ip, pc, #0, 12
     f24:	add	ip, ip, #73728	; 0x12000
     f28:	ldr	pc, [ip, #76]!	; 0x4c

00000f2c <sd_bus_message_unref@plt>:
     f2c:	add	ip, pc, #0, 12
     f30:	add	ip, ip, #73728	; 0x12000
     f34:	ldr	pc, [ip, #68]!	; 0x44

00000f38 <pager_close@plt>:
     f38:	add	ip, pc, #0, 12
     f3c:	add	ip, ip, #73728	; 0x12000
     f40:	ldr	pc, [ip, #60]!	; 0x3c

00000f44 <sd_bus_message_read@plt>:
     f44:	add	ip, pc, #0, 12
     f48:	add	ip, ip, #73728	; 0x12000
     f4c:	ldr	pc, [ip, #52]!	; 0x34

00000f50 <terminal_urlify@plt>:
     f50:	add	ip, pc, #0, 12
     f54:	add	ip, ip, #73728	; 0x12000
     f58:	ldr	pc, [ip, #44]!	; 0x2c

00000f5c <setlocale@plt>:
     f5c:	add	ip, pc, #0, 12
     f60:	add	ip, ip, #73728	; 0x12000
     f64:	ldr	pc, [ip, #36]!	; 0x24

00000f68 <bus_error_message@plt>:
     f68:	add	ip, pc, #0, 12
     f6c:	add	ip, ip, #73728	; 0x12000
     f70:	ldr	pc, [ip, #28]!

00000f74 <sd_id128_get_machine@plt>:
     f74:	add	ip, pc, #0, 12
     f78:	add	ip, ip, #73728	; 0x12000
     f7c:	ldr	pc, [ip, #20]!

00000f80 <log_parse_environment_realm@plt>:
     f80:	add	ip, pc, #0, 12
     f84:	add	ip, ip, #73728	; 0x12000
     f88:	ldr	pc, [ip, #12]!

00000f8c <sd_bus_call_method@plt>:
     f8c:	add	ip, pc, #0, 12
     f90:	add	ip, ip, #73728	; 0x12000
     f94:	ldr	pc, [ip, #4]!

00000f98 <log_assert_failed_realm@plt>:
     f98:	add	ip, pc, #0, 12
     f9c:	add	ip, ip, #69632	; 0x11000
     fa0:	ldr	pc, [ip, #4092]!	; 0xffc

00000fa4 <log_internal_realm@plt>:
     fa4:	add	ip, pc, #0, 12
     fa8:	add	ip, ip, #69632	; 0x11000
     fac:	ldr	pc, [ip, #4084]!	; 0xff4

00000fb0 <__libc_start_main@plt>:
     fb0:	add	ip, pc, #0, 12
     fb4:	add	ip, ip, #69632	; 0x11000
     fb8:	ldr	pc, [ip, #4076]!	; 0xfec

00000fbc <colors_enabled@plt>:
     fbc:	add	ip, pc, #0, 12
     fc0:	add	ip, ip, #69632	; 0x11000
     fc4:	ldr	pc, [ip, #4068]!	; 0xfe4

00000fc8 <hostname_cleanup@plt>:
     fc8:	add	ip, pc, #0, 12
     fcc:	add	ip, ip, #69632	; 0x11000
     fd0:	ldr	pc, [ip, #4060]!	; 0xfdc

00000fd4 <__gmon_start__@plt>:
     fd4:	add	ip, pc, #0, 12
     fd8:	add	ip, ip, #69632	; 0x11000
     fdc:	ldr	pc, [ip, #4052]!	; 0xfd4

00000fe0 <__cxa_finalize@plt>:
     fe0:	add	ip, pc, #0, 12
     fe4:	add	ip, ip, #69632	; 0x11000
     fe8:	ldr	pc, [ip, #4044]!	; 0xfcc

00000fec <strdup@plt>:
     fec:	add	ip, pc, #0, 12
     ff0:	add	ip, ip, #69632	; 0x11000
     ff4:	ldr	pc, [ip, #4036]!	; 0xfc4

00000ff8 <__printf_chk@plt>:
     ff8:	add	ip, pc, #0, 12
     ffc:	add	ip, ip, #69632	; 0x11000
    1000:	ldr	pc, [ip, #4028]!	; 0xfbc

00001004 <bus_connect_transport@plt>:
    1004:	add	ip, pc, #0, 12
    1008:	add	ip, ip, #69632	; 0x11000
    100c:	ldr	pc, [ip, #4020]!	; 0xfb4

00001010 <log_oom_internal@plt>:
    1010:	add	ip, pc, #0, 12
    1014:	add	ip, ip, #69632	; 0x11000
    1018:	ldr	pc, [ip, #4012]!	; 0xfac

Disassembly of section .text:

0000101c <.text>:
    101c:	blmi	fe313a50 <log_oom_internal@plt+0xfe312a40>
    1020:	push	{r1, r3, r4, r5, r6, sl, lr}
    1024:	strdlt	r4, [r4], r0
    1028:			; <UNDEFINED> instruction: 0x460758d3
    102c:	strmi	r4, [r8], r9, lsl #29
    1030:	ldmdavs	fp, {r0, r3, r7, r9, fp, lr}
    1034:			; <UNDEFINED> instruction: 0xf04f9303
    1038:	ldrbtmi	r0, [lr], #-768	; 0xfffffd00
    103c:	stmibmi	r8, {r0, r1, r2, r7, r8, r9, fp, lr}
    1040:	ldmpl	r2!, {r1, r2, sp}
    1044:	ldrbtmi	r2, [r9], #-1024	; 0xfffffc00
    1048:	ldmpl	r3!, {r0, r1, r2, r4, sp, lr}^
    104c:			; <UNDEFINED> instruction: 0xf8c39402
    1050:			; <UNDEFINED> instruction: 0xf7ff8000
    1054:	andcs	lr, r1, r4, lsl #31
    1058:	mcr	7, 7, pc, cr4, cr15, {7}	; <UNPREDICTABLE>
    105c:			; <UNDEFINED> instruction: 0xf7ff4620
    1060:			; <UNDEFINED> instruction: 0xf7ffef90
    1064:	adcmi	lr, r7, #3488	; 0xda0
    1068:	adchi	pc, ip, r0, asr #5
    106c:	svceq	0x0000f1b8
    1070:	adcshi	pc, r7, r0
    1074:			; <UNDEFINED> instruction: 0xf8df4d7b
    1078:			; <UNDEFINED> instruction: 0xf8dfa1f0
    107c:	ldrbtmi	r9, [sp], #-496	; 0xfffffe10
    1080:			; <UNDEFINED> instruction: 0xf50544fa
    1084:	ldrbtmi	r7, [r9], #1408	; 0x580
    1088:	strtmi	r2, [fp], -r0, lsl #4
    108c:	strbmi	r9, [r1], -r0, lsl #4
    1090:			; <UNDEFINED> instruction: 0x46384652
    1094:	svc	0x0044f7ff
    1098:	blle	6888b0 <log_oom_internal@plt+0x6878a0>
    109c:	svcvc	0x0082f5b4
    10a0:	adcshi	pc, pc, r0, lsl #6
    10a4:	stcle	12, cr2, [r9, #-1020]	; 0xfffffc04
    10a8:	orrvc	pc, r0, #1862270976	; 0x6f000000
    10ac:	cfstrscs	mvf4, [r3], {28}
    10b0:	sbchi	pc, r8, r0, lsl #4
    10b4:			; <UNDEFINED> instruction: 0xf004e8df
    10b8:	strbtvc	r6, [r6], #-2928	; 0xfffff490
    10bc:	rsbsle	r2, r4, sp, asr #24
    10c0:	stclcs	13, cr13, [r8], #-284	; 0xfffffee4
    10c4:	adchi	pc, sp, r0, asr #32
    10c8:			; <UNDEFINED> instruction: 0xf98af000
    10cc:	stccs	6, cr4, [r0, #-20]	; 0xffffffec
    10d0:	stmdami	r7!, {r0, r1, r4, r8, sl, fp, ip, lr, pc}^
    10d4:	andcs	sl, r0, #2048	; 0x800
    10d8:	stmvs	r1, {r3, r4, r5, r6, sl, lr}
    10dc:			; <UNDEFINED> instruction: 0xf7ff6800
    10e0:	mcrne	15, 0, lr, cr4, cr2, {4}
    10e4:	bmi	18f7e80 <log_oom_internal@plt+0x18f6e70>
    10e8:	blls	929f4 <log_oom_internal@plt+0x919e4>
    10ec:	ldrbtmi	r4, [sl], #-1592	; 0xfffff9c8
    10f0:	sbcvc	pc, r8, #8388608	; 0x800000
    10f4:	mrc	7, 7, APSR_nzcv, cr0, cr15, {7}
    10f8:	stmdals	r2, {r0, r2, r9, sl, lr}
    10fc:			; <UNDEFINED> instruction: 0xf7ffb108
    1100:	stccs	14, cr14, [r0, #-992]	; 0xfffffc20
    1104:			; <UNDEFINED> instruction: 0xf7ffdb2c
    1108:			; <UNDEFINED> instruction: 0xf7ffeeb2
    110c:			; <UNDEFINED> instruction: 0xf7ffeeb6
    1110:			; <UNDEFINED> instruction: 0xf7ffef14
    1114:	blmi	163cbfc <log_oom_internal@plt+0x163bbec>
    1118:	strdlt	r5, [r4, #-132]!	; 0xffffff7c
    111c:	strcc	r4, [r3], #-2903	; 0xfffff4a9
    1120:	streq	pc, [r3], #-36	; 0xffffffdc
    1124:	adcsmi	r5, r4, #16121856	; 0xf60000
    1128:	ldmib	r4, {r0, r2, r9, ip, lr, pc}^
    112c:	strcc	r0, [r8], #-768	; 0xfffffd00
    1130:	adcsmi	r4, r4, #152, 14	; 0x2600000
    1134:	bmi	14b6120 <log_oom_internal@plt+0x14b5110>
    1138:	blmi	11450e0 <log_oom_internal@plt+0x11440d0>
    113c:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    1140:	blls	db1b0 <log_oom_internal@plt+0xda1a0>
    1144:			; <UNDEFINED> instruction: 0xf04f405a
    1148:	cmnle	r9, r0, lsl #6
    114c:	pop	{r2, ip, sp, pc}
    1150:	ldccs	7, cr8, [pc], #-960	; d98 <version@plt-0x68>
    1154:	stmdals	r2, {r0, r1, r3, r8, ip, lr, pc}
    1158:	ldreq	pc, [r5, #-111]	; 0xffffff91
    115c:	bicle	r2, lr, r0, lsl #16
    1160:	rsbmi	r4, sl, #72, 18	; 0x120000
    1164:	ldrbtmi	r2, [r9], #-0
    1168:	mrc	7, 4, APSR_nzcv, cr8, cr15, {7}
    116c:	mcrrcs	7, 12, lr, r8, cr11
    1170:	bmi	11756d4 <log_oom_internal@plt+0x11746c4>
    1174:	ldrbtmi	r2, [sl], #-257	; 0xfffffeff
    1178:	andsvs	r4, r1, r4, asr #22
    117c:	ldmdavs	fp, {r0, r1, r4, r5, r6, r7, fp, ip, lr}
    1180:			; <UNDEFINED> instruction: 0xe7816093
    1184:	andcs	r4, r1, #67584	; 0x10800
    1188:	tstvc	sl, fp, ror r4
    118c:	blmi	107af84 <log_oom_internal@plt+0x1079f74>
    1190:	ldrbtmi	r2, [fp], #-513	; 0xfffffdff
    1194:			; <UNDEFINED> instruction: 0xe777719a
    1198:			; <UNDEFINED> instruction: 0xf8892300
    119c:	ldrb	r3, [r3, -r0]!
    11a0:	andcs	r4, r1, #62464	; 0xf400
    11a4:	cmpvc	sl, fp, ror r4
    11a8:	bmi	f3af68 <log_oom_internal@plt+0xf39f58>
    11ac:	ldrbtmi	r2, [sl], #-258	; 0xfffffefe
    11b0:	andcs	lr, r0, r2, ror #15
    11b4:	mcr	7, 4, pc, cr4, cr15, {7}	; <UNPREDICTABLE>
    11b8:	stcle	8, cr2, [r0], #-8
    11bc:	sbclt	r4, r0, #96, 4
    11c0:	ldr	r4, [sl, r5, asr #4]
    11c4:			; <UNDEFINED> instruction: 0x46204936
    11c8:	vpmin.s8	d20, d0, d22
    11cc:	ldrbtmi	r1, [r9], #-881	; 0xfffffc8f
    11d0:			; <UNDEFINED> instruction: 0x460c447a
    11d4:	strbcc	r4, [r8], #-2356	; 0xfffff6cc
    11d8:	ldrbtmi	r3, [r9], #-515	; 0xfffffdfd
    11dc:			; <UNDEFINED> instruction: 0xf7ff9400
    11e0:	ldcmi	14, cr14, [r2], #-880	; 0xfffffc90
    11e4:	bmi	c92aec <log_oom_internal@plt+0xc91adc>
    11e8:			; <UNDEFINED> instruction: 0x73b9f44f
    11ec:	ldrbtmi	r4, [ip], #-2353	; 0xfffff6cf
    11f0:	strbcc	r4, [r8], #-1146	; 0xfffffb86
    11f4:	andcc	r4, r3, #2030043136	; 0x79000000
    11f8:			; <UNDEFINED> instruction: 0xf7ff9400
    11fc:	stmdami	lr!, {r1, r2, r3, r6, r7, r9, sl, fp, sp, lr, pc}
    1200:	bmi	b92a8c <log_oom_internal@plt+0xb91a7c>
    1204:	bicne	pc, r1, #64, 4
    1208:	ldrbtmi	r4, [r8], #-3373	; 0xfffff2d3
    120c:	subscc	r4, r4, sl, ror r4
    1210:	andcc	r4, r3, #2097152000	; 0x7d000000
    1214:	streq	lr, [r0, #-2509]	; 0xfffff633
    1218:			; <UNDEFINED> instruction: 0xf7ff2003
    121c:	strmi	lr, [r5], -r4, asr #29
    1220:	stcmi	7, cr14, [r8], #-428	; 0xfffffe54
    1224:	bicvc	pc, lr, #1325400064	; 0x4f000000
    1228:	andcs	r4, r0, r7, lsr #20
    122c:	ldrbtmi	r4, [ip], #-2343	; 0xfffff6d9
    1230:	subcc	r4, r8, #2046820352	; 0x7a000000
    1234:	andls	r4, r0, #2030043136	; 0x79000000
    1238:	andcc	r4, r3, #35651584	; 0x2200000
    123c:	ldcl	7, cr15, [r8, #1020]!	; 0x3fc
    1240:	mcr	7, 3, pc, cr2, cr15, {7}	; <UNPREDICTABLE>
    1244:	ldcl	7, cr15, [ip, #1020]	; 0x3fc
    1248:	strb	r4, [r0, -r5, lsl #12]
    124c:	andeq	r1, r1, r4, ror #29
    1250:	andeq	r0, r0, r0, asr #1
    1254:	andeq	r1, r1, sl, asr #29
    1258:	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    125c:	andeq	r0, r0, r4, asr #1
    1260:	ldrdeq	r1, [r0], -r6
    1264:	andeq	r1, r1, r6, asr #22
    1268:	andeq	r1, r0, r4, asr #5
    126c:	andeq	r1, r1, sl, ror pc
    1270:	andeq	r1, r1, r0, lsr pc
    1274:	ldrdeq	r1, [r1], -r6
    1278:	ldrdeq	r0, [r0], -r4
    127c:	ldrdeq	r0, [r0], -r8
    1280:	andeq	r1, r1, r8, asr #27
    1284:	andeq	r1, r0, sl, lsl #4
    1288:	muleq	r1, r2, lr
    128c:	andeq	r0, r0, ip, asr #1
    1290:	andeq	r1, r1, r0, lsl #29
    1294:	andeq	r1, r1, r6, ror lr
    1298:	andeq	r1, r1, r4, ror #28
    129c:	andeq	r1, r1, sl, asr lr
    12a0:	strdeq	r1, [r0], -r2
    12a4:	andeq	r0, r0, r0, ror sl
    12a8:	andeq	r1, r0, r2, asr #2
    12ac:	ldrdeq	r1, [r0], -r2
    12b0:	andeq	r0, r0, r0, asr sl
    12b4:	andeq	r1, r0, r4, lsr r1
    12b8:			; <UNDEFINED> instruction: 0x000012b6
    12bc:	andeq	r0, r0, r4, lsr sl
    12c0:	andeq	r1, r0, ip, lsr r1
    12c4:	andeq	r0, r0, r2, lsl sl
    12c8:	muleq	r0, r0, r2
    12cc:	strdeq	r1, [r0], -ip
    12d0:	bleq	3d414 <log_oom_internal@plt+0x3c404>
    12d4:	cdpeq	0, 0, cr15, cr0, cr15, {2}
    12d8:	strbtmi	fp, [sl], -r2, lsl #24
    12dc:	strlt	fp, [r1], #-1028	; 0xfffffbfc
    12e0:	ldrdge	pc, [r4], -pc	; <UNPREDICTABLE>
    12e4:	ldrmi	sl, [sl], #776	; 0x308
    12e8:	ldrdgt	pc, [r0], -pc	; <UNPREDICTABLE>
    12ec:	andgt	pc, ip, sl, asr r8	; <UNPREDICTABLE>
    12f0:	stcgt	8, cr15, [r4, #-308]	; 0xfffffecc
    12f4:			; <UNDEFINED> instruction: 0xf85a4b06
    12f8:	stmdami	r6, {r0, r1, ip, sp}
    12fc:	andeq	pc, r0, sl, asr r8	; <UNPREDICTABLE>
    1300:	mrc	7, 2, APSR_nzcv, cr6, cr15, {7}
    1304:	stcl	7, cr15, [r2, #1020]!	; 0x3fc
    1308:	andeq	r1, r1, r0, lsl #24
    130c:	andeq	r0, r0, r4, ror #1
    1310:	ldrdeq	r0, [r0], -ip
    1314:	andeq	r0, r0, r8, asr #1
    1318:	ldr	r3, [pc, #20]	; 1334 <log_oom_internal@plt+0x324>
    131c:	ldr	r2, [pc, #20]	; 1338 <log_oom_internal@plt+0x328>
    1320:	add	r3, pc, r3
    1324:	ldr	r2, [r3, r2]
    1328:	cmp	r2, #0
    132c:	bxeq	lr
    1330:	b	fd4 <__gmon_start__@plt>
    1334:	andeq	r1, r1, r0, ror #23
    1338:	andeq	r0, r0, ip, ror #1
    133c:	blmi	1d335c <log_oom_internal@plt+0x1d234c>
    1340:	bmi	1d2528 <log_oom_internal@plt+0x1d1518>
    1344:	addmi	r4, r3, #2063597568	; 0x7b000000
    1348:	andle	r4, r3, sl, ror r4
    134c:	ldmpl	r3, {r0, r2, r8, r9, fp, lr}^
    1350:	ldrmi	fp, [r8, -r3, lsl #2]
    1354:	svclt	0x00004770
    1358:	andeq	r1, r1, r4, asr #25
    135c:	andeq	r1, r1, r0, asr #25
    1360:			; <UNDEFINED> instruction: 0x00011bbc
    1364:	andeq	r0, r0, r0, ror #1
    1368:	stmdbmi	r9, {r3, fp, lr}
    136c:	bmi	252554 <log_oom_internal@plt+0x251544>
    1370:	bne	25255c <log_oom_internal@plt+0x25154c>
    1374:	svceq	0x00cb447a
    1378:			; <UNDEFINED> instruction: 0x01a1eb03
    137c:	andle	r1, r3, r9, asr #32
    1380:	ldmpl	r3, {r0, r2, r8, r9, fp, lr}^
    1384:	ldrmi	fp, [r8, -r3, lsl #2]
    1388:	svclt	0x00004770
    138c:	muleq	r1, r8, ip
    1390:	muleq	r1, r4, ip
    1394:	muleq	r1, r0, fp
    1398:	strdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    139c:	blmi	2ae7c4 <log_oom_internal@plt+0x2ad7b4>
    13a0:	ldrbtmi	r4, [fp], #-2570	; 0xfffff5f6
    13a4:	ldmdavc	fp, {r1, r3, r4, r5, r6, sl, lr}
    13a8:	blmi	26f95c <log_oom_internal@plt+0x26e94c>
    13ac:	ldrdlt	r5, [r3, -r3]!
    13b0:	ldrbtmi	r4, [fp], #-2824	; 0xfffff4f8
    13b4:			; <UNDEFINED> instruction: 0xf7ff6818
    13b8:			; <UNDEFINED> instruction: 0xf7ffee14
    13bc:	blmi	1c12c0 <log_oom_internal@plt+0x1c02b0>
    13c0:	ldrbtmi	r2, [fp], #-513	; 0xfffffdff
    13c4:	stclt	0, cr7, [r8, #-104]	; 0xffffff98
    13c8:	andeq	r1, r1, r2, ror #24
    13cc:	andeq	r1, r1, r0, ror #22
    13d0:	strdeq	r0, [r0], -r4
    13d4:	andeq	r1, r1, sl, asr #24
    13d8:	andeq	r1, r1, r2, asr #24
    13dc:	svclt	0x0000e7c4
    13e0:	addlt	fp, r7, r0, lsr r5
    13e4:	bge	114498 <log_oom_internal@plt+0x113488>
    13e8:	strcs	r4, [r0, #-2859]	; 0xfffff4d5
    13ec:	stmdbmi	fp!, {r2, r3, r4, r5, r6, sl, lr}
    13f0:	stmiapl	r3!, {r0, r1, r3, r5, fp, lr}^
    13f4:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
    13f8:	ldmdavs	fp, {r1, r3, r5, sl, fp, lr}
    13fc:			; <UNDEFINED> instruction: 0xf04f9305
    1400:	strls	r0, [r4, #-768]	; 0xfffffd00
    1404:	stc	7, cr15, [r6, #1020]	; 0x3fc
    1408:	adcmi	r4, r8, #124, 8	; 0x7c000000
    140c:	blmi	9b80e0 <log_oom_internal@plt+0x9b70d0>
    1410:	ldmdavs	sp, {r0, r1, r5, r6, r7, fp, ip, lr}
    1414:	ldcl	7, cr15, [r2, #1020]	; 0x3fc
    1418:	blmi	930060 <log_oom_internal@plt+0x92f050>
    141c:	movwls	r4, #13435	; 0x347b
    1420:	stcl	7, cr15, [ip, #1020]	; 0x3fc
    1424:	bllt	628038 <log_oom_internal@plt+0x627028>
    1428:	ldrbtmi	r4, [sl], #-2593	; 0xfffff5df
    142c:	andcs	r9, r1, r4, lsl #24
    1430:	andls	r4, r0, #32, 18	; 0x80000
    1434:	strls	r4, [r1], #-1578	; 0xfffff9d6
    1438:	strcs	r4, [r0], #-1145	; 0xfffffb87
    143c:	ldcl	7, cr15, [ip, #1020]	; 0x3fc
    1440:			; <UNDEFINED> instruction: 0xf7ff9804
    1444:	bmi	73c7dc <log_oom_internal@plt+0x73b7cc>
    1448:	ldrbtmi	r4, [sl], #-2835	; 0xfffff4ed
    144c:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    1450:	subsmi	r9, sl, r5, lsl #22
    1454:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    1458:			; <UNDEFINED> instruction: 0x4620d119
    145c:	ldclt	0, cr11, [r0, #-28]!	; 0xffffffe4
    1460:	ldrbtmi	r4, [fp], #-2838	; 0xfffff4ea
    1464:			; <UNDEFINED> instruction: 0xf7ff9303
    1468:	blls	fcb18 <log_oom_internal@plt+0xfbb08>
    146c:	sbcsle	r2, fp, r0, lsl #16
    1470:	ldrbtmi	r4, [sl], #-2579	; 0xfffff5ed
    1474:	ldmdbmi	r3, {r1, r3, r4, r6, r7, r8, r9, sl, sp, lr, pc}
    1478:	blmi	4d2d20 <log_oom_internal@plt+0x4d1d10>
    147c:	eorsne	pc, r7, #64, 4
    1480:	ldrbtmi	r4, [fp], #-1145	; 0xfffffb87
    1484:			; <UNDEFINED> instruction: 0xf7ff3103
    1488:	strmi	lr, [r4], -r4, asr #27
    148c:			; <UNDEFINED> instruction: 0xf7ffe7d8
    1490:	svclt	0x0000ed3c
    1494:	andeq	r1, r1, r8, lsl fp
    1498:	andeq	r0, r0, r0, asr #1
    149c:	andeq	r0, r0, ip, lsl #26
    14a0:	andeq	r0, r0, lr, lsr r8
    14a4:	strdeq	r1, [r1], -ip
    14a8:	andeq	r0, r0, r8, ror #1
    14ac:	andeq	r0, r0, r0, lsl #26
    14b0:	strdeq	r0, [r0], -r2
    14b4:	andeq	r0, r0, r8, lsr #16
    14b8:			; <UNDEFINED> instruction: 0x00011aba
    14bc:			; <UNDEFINED> instruction: 0x000007be
    14c0:			; <UNDEFINED> instruction: 0x000007ba
    14c4:	andeq	r0, r0, r0, asr #15
    14c8:	andeq	r1, r0, lr, lsr r0
    14cc:	svclt	0x0000e788
    14d0:	push	{r4, r5, r8, r9, fp, lr}
    14d4:	ldrbtmi	r4, [fp], #-1008	; 0xfffffc10
    14d8:	bmi	bd2f20 <log_oom_internal@plt+0xbd1f10>
    14dc:	stcmi	6, cr4, [pc, #-516]!	; 12e0 <log_oom_internal@plt+0x2d0>
    14e0:	ldrbtmi	r6, [sl], #-2072	; 0xfffff7e8
    14e4:	ldrbtmi	r4, [sp], #-2862	; 0xfffff4d2
    14e8:	strmi	fp, [pc], -fp, lsl #1
    14ec:	strcs	r7, [r0], #-2089	; 0xfffff7d7
    14f0:	mcrge	8, 0, r5, cr6, cr3, {6}
    14f4:	movwls	r6, #38939	; 0x981b
    14f8:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    14fc:	stmib	sp, {r1, r2, sl, ip, pc}^
    1500:			; <UNDEFINED> instruction: 0xf7ff4407
    1504:	stmdavc	sl!, {r3, r5, r7, sl, fp, sp, lr, pc}
    1508:	blmi	992e30 <log_oom_internal@plt+0x991e20>
    150c:	ldrbtmi	r4, [fp], #-3366	; 0xfffff2da
    1510:	bmi	9a5d2c <log_oom_internal@plt+0x9a4d1c>
    1514:			; <UNDEFINED> instruction: 0x4619447d
    1518:	strmi	lr, [r2, #-2509]	; 0xfffff633
    151c:			; <UNDEFINED> instruction: 0xf8cd447a
    1520:	smladls	r0, r0, r0, r8
    1524:			; <UNDEFINED> instruction: 0xf7ff9601
    1528:	mcrne	13, 0, lr, cr5, cr2, {1}
    152c:			; <UNDEFINED> instruction: 0x4630db10
    1530:	ldcl	7, cr15, [r8], {255}	; 0xff
    1534:	blmi	693db4 <log_oom_internal@plt+0x692da4>
    1538:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    153c:	blls	25b5ac <log_oom_internal@plt+0x25a59c>
    1540:			; <UNDEFINED> instruction: 0xf04f405a
    1544:			; <UNDEFINED> instruction: 0xd1220300
    1548:	andlt	r4, fp, r0, lsr #12
    154c:	mvnshi	lr, #12386304	; 0xbd0000
    1550:			; <UNDEFINED> instruction: 0xf7ff4620
    1554:	rsbmi	lr, r9, #46592	; 0xb600
    1558:	svclt	0x00dc2802
    155c:	rsbmi	fp, r4, #204, 4	; 0xc000000c
    1560:	ldrtmi	sp, [r0], -r5, ror #27
    1564:			; <UNDEFINED> instruction: 0xf7ff4f13
    1568:	bmi	4fc970 <log_oom_internal@plt+0x4fb960>
    156c:			; <UNDEFINED> instruction: 0x4629447f
    1570:	mvncs	r4, #2046820352	; 0x7a000000
    1574:	streq	pc, [r8], #-258	; 0xfffffefe
    1578:	strls	r4, [r0], #-2576	; 0xfffff5f0
    157c:	smlsdxls	r1, sl, r4, r4
    1580:	andcs	r9, r3, r2
    1584:			; <UNDEFINED> instruction: 0xf7ff4402
    1588:	strmi	lr, [r4], -lr, lsl #26
    158c:			; <UNDEFINED> instruction: 0xf7ffe7cf
    1590:	svclt	0x0000ecbc
    1594:	andeq	r1, r1, r2, lsr fp
    1598:	andeq	r1, r1, r2, lsr #20
    159c:	andeq	r1, r1, sl, lsl fp
    15a0:	andeq	r0, r0, r0, asr #1
    15a4:	andeq	r0, r0, lr, ror sl
    15a8:			; <UNDEFINED> instruction: 0x00000ab0
    15ac:	andeq	r0, r0, ip, lsl #21
    15b0:	andeq	r1, r1, ip, asr #19
    15b4:	andeq	r0, r0, ip, asr sl
    15b8:	andeq	r0, r0, r0, asr pc
    15bc:	andeq	r0, r0, r4, asr #13
    15c0:	stmdavs	sl, {r4, r9, sl, lr}^
    15c4:	ldrbtmi	r4, [r9], #-2305	; 0xfffff6ff
    15c8:	svclt	0x0000e782
    15cc:	andeq	r0, r0, lr, lsl sl
    15d0:	stmdavs	sl, {r4, r9, sl, lr}^
    15d4:	ldrbtmi	r4, [r9], #-2305	; 0xfffff6ff
    15d8:	svclt	0x0000e77a
    15dc:	andeq	r0, r0, sl, lsl sl
    15e0:	stmdavs	sl, {r4, r9, sl, lr}^
    15e4:	ldrbtmi	r4, [r9], #-2305	; 0xfffff6ff
    15e8:	svclt	0x0000e772
    15ec:	andeq	r0, r0, sl, lsl sl
    15f0:	stmdavs	sl, {r4, r9, sl, lr}^
    15f4:	ldrbtmi	r4, [r9], #-2305	; 0xfffff6ff
    15f8:	svclt	0x0000e76a
    15fc:	andeq	r0, r0, r6, lsl sl
    1600:			; <UNDEFINED> instruction: 0x4616b5f8
    1604:	stmdavs	pc, {r0, r2, r3, r5, r8, r9, fp, lr}^	; <UNPREDICTABLE>
    1608:	ldmdbvc	r8, {r0, r1, r3, r4, r5, r6, sl, lr}^
    160c:	movwlt	r7, #2333	; 0x91d
    1610:	ldrtmi	fp, [sl], -sp, lsl #23
    1614:	ldrtmi	r4, [r0], -sl, lsr #18
    1618:			; <UNDEFINED> instruction: 0xf7ff4479
    161c:	mcrne	15, 0, pc, cr4, cr9, {2}	; <UNPREDICTABLE>
    1620:	strcs	fp, [r0, #-4024]	; 0xfffff048
    1624:			; <UNDEFINED> instruction: 0x4638db10
    1628:	stcl	7, cr15, [r0], #1020	; 0x3fc
    162c:	stmdacs	r0, {r0, r2, r9, sl, lr}
    1630:			; <UNDEFINED> instruction: 0xf7ffd037
    1634:	blmi	8fc964 <log_oom_internal@plt+0x8fb954>
    1638:	ldmdbvc	fp, {r0, r1, r3, r4, r5, r6, sl, lr}
    163c:	ldmdblt	r3, {r0, r1, r2, r9, sl, lr}^
    1640:	ldrbtmi	r4, [fp], #-2849	; 0xfffff4df
    1644:	ldmiblt	ip!, {r2, r3, r4, r7, r8, fp, ip, sp, lr}^
    1648:			; <UNDEFINED> instruction: 0xf7ff4628
    164c:	strtmi	lr, [r0], -r0, ror #23
    1650:	strdlt	fp, [sp, #-216]	; 0xffffff28
    1654:	ldmdbmi	sp, {r0, r2, r9, sl, lr}
    1658:			; <UNDEFINED> instruction: 0x4630463a
    165c:			; <UNDEFINED> instruction: 0xf7ff4479
    1660:	mcrne	15, 0, pc, cr4, cr7, {1}	; <UNPREDICTABLE>
    1664:	strb	sp, [pc, ip, ror #21]!
    1668:	bcs	1fcd8 <log_oom_internal@plt+0x1ecc8>
    166c:	andcs	sp, r1, #232, 2	; 0x3a
    1670:			; <UNDEFINED> instruction: 0x711a719a
    1674:	tstcs	r1, sl, asr r1
    1678:			; <UNDEFINED> instruction: 0xf7ff4638
    167c:	stmdacs	r0, {r5, r6, r7, r8, r9, fp, sp, lr, pc}
    1680:	bmi	4f59a4 <log_oom_internal@plt+0x4f4994>
    1684:			; <UNDEFINED> instruction: 0xe7c5447a
    1688:			; <UNDEFINED> instruction: 0x463a4912
    168c:	ldrbtmi	r4, [r9], #-1584	; 0xfffff9d0
    1690:			; <UNDEFINED> instruction: 0xff1ef7ff
    1694:	strbtvc	lr, [r0], #2560	; 0xa00
    1698:			; <UNDEFINED> instruction: 0xf7ff4628
    169c:			; <UNDEFINED> instruction: 0x4620ebb8
    16a0:	blmi	370e88 <log_oom_internal@plt+0x36fe78>
    16a4:	andne	pc, sp, #64, 4
    16a8:	ldrbtmi	r4, [fp], #-2316	; 0xfffff6f4
    16ac:	tstcc	ip, #2030043136	; 0x79000000
    16b0:			; <UNDEFINED> instruction: 0xf7ff3103
    16b4:	strmi	lr, [r4], -lr, lsr #25
    16b8:	svclt	0x0000e7c6
    16bc:	andeq	r1, r1, r0, lsl #20
    16c0:	andeq	r0, r0, r0, lsl #20
    16c4:	ldrdeq	r1, [r1], -r0
    16c8:	andeq	r1, r1, r6, asr #19
    16cc:	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    16d0:	muleq	r0, r8, sl
    16d4:			; <UNDEFINED> instruction: 0x000009b2
    16d8:	andeq	r0, r0, r6, lsl lr
    16dc:	muleq	r0, r4, r5
    16e0:	strbcc	pc, [ip], #-2271	; 0xfffff721	; <UNPREDICTABLE>
    16e4:	strbne	pc, [ip], #-2271	; 0xfffff721	; <UNPREDICTABLE>
    16e8:	mvnsmi	lr, #737280	; 0xb4000
    16ec:			; <UNDEFINED> instruction: 0xf8df4615
    16f0:	ldrbtmi	r2, [fp], #-1096	; 0xfffffbb8
    16f4:	adclt	r4, sp, r9, ror r4
    16f8:	stmpl	sl, {r1, r2, r3, r4, r7, r8, fp, ip, sp, lr}
    16fc:	ldmdavs	r2, {r0, r3, r4, r6, r8, fp, ip, sp, lr}
    1700:			; <UNDEFINED> instruction: 0xf04f922b
    1704:	ldmdbvc	sl, {r9}
    1708:	bcs	2fc14 <log_oom_internal@plt+0x2ec04>
    170c:	cdpcs	0, 0, cr13, cr0, cr6, {2}
    1710:			; <UNDEFINED> instruction: 0x81bff040
    1714:	strtcs	pc, [r4], #-2271	; 0xfffff721
    1718:	and	r4, r5, sl, ror r4
    171c:			; <UNDEFINED> instruction: 0xf04042f2
    1720:			; <UNDEFINED> instruction: 0xf8df81b8
    1724:	ldrbtmi	r2, [sl], #-1052	; 0xfffffbe4
    1728:	ldrcc	pc, [r8], #-2271	; 0xfffff721
    172c:	andls	sl, r0, #20, 28	; 0x140
    1730:	ldrbtmi	sl, [fp], #-2576	; 0xfffff5f0
    1734:	andvs	lr, r1, #3358720	; 0x334000
    1738:	strvc	pc, [ip], #-2271	; 0xfffff721
    173c:			; <UNDEFINED> instruction: 0xf8df4628
    1740:	ldrmi	r2, [r9], -ip, lsl #8
    1744:	smlsdxls	r3, pc, r4, r4	; <UNPREDICTABLE>
    1748:	strcs	r4, [r0], #-1146	; 0xfffffb86
    174c:	stmib	sp, {r4, sl, ip, pc}^
    1750:	ldrls	r4, [r6], #-1044	; 0xfffffbec
    1754:	bl	1e3f758 <log_oom_internal@plt+0x1e3e748>
    1758:	blle	8c8f74 <log_oom_internal@plt+0x8c7f64>
    175c:	bge	4677a4 <log_oom_internal@plt+0x466794>
    1760:			; <UNDEFINED> instruction: 0xf7ff4639
    1764:	vmovne.16	d21[1], lr
    1768:	ldmdals	r1, {r1, r2, r5, r8, r9, fp, ip, lr, pc}
    176c:	bl	fe73f770 <log_oom_internal@plt+0xfe73e760>
    1770:			; <UNDEFINED> instruction: 0xf7ff4630
    1774:	ldmdals	r0, {r3, r4, r5, r7, r8, r9, fp, sp, lr, pc}
    1778:			; <UNDEFINED> instruction: 0xf7ffb108
    177c:	bmi	ffd3c6e4 <log_oom_internal@plt+0xffd3b6d4>
    1780:	ldrbtmi	r4, [sl], #-3053	; 0xfffff413
    1784:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    1788:	subsmi	r9, sl, fp, lsr #22
    178c:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    1790:	bichi	pc, fp, r0, asr #32
    1794:	eorlt	r4, sp, r0, lsr #12
    1798:	mvnshi	lr, #12386304	; 0xbd0000
    179c:	bmi	ffb6e3fc <log_oom_internal@plt+0xffb6d3ec>
    17a0:			; <UNDEFINED> instruction: 0xe7c1447a
    17a4:			; <UNDEFINED> instruction: 0xf7ff4620
    17a8:	stmdacs	r2, {r2, r3, r7, r8, r9, fp, sp, lr, pc}
    17ac:	cmphi	sl, r0, lsl #6	; <UNPREDICTABLE>
    17b0:	rsclt	r4, r4, #108, 4	; 0xc0000006
    17b4:	ldrb	r4, [fp, r4, ror #4]
    17b8:			; <UNDEFINED> instruction: 0xf7ff4620
    17bc:	stmdacs	r2, {r1, r7, r8, r9, fp, sp, lr, pc}
    17c0:	stmiami	r5!, {r1, r2, r4, r5, r6, r7, r8, sl, fp, ip, lr, pc}^
    17c4:	bmi	ff953070 <log_oom_internal@plt+0xff952060>
    17c8:	stclmi	3, cr2, [r5], #520	; 0x208
    17cc:	ldrbtmi	r4, [sl], #-1144	; 0xfffffb88
    17d0:	ldrbtmi	r3, [ip], #-56	; 0xffffffc8
    17d4:	stmib	sp, {r0, r1, r9, ip, sp}^
    17d8:	andcs	r0, r3, r0, lsl #8
    17dc:	bl	ff8bf7e0 <log_oom_internal@plt+0xff8be7d0>
    17e0:	strb	r4, [r5, r4, lsl #12]
    17e4:	ldmdaeq	r0, {r0, r2, r3, r8, ip, sp, lr, pc}^
    17e8:	cmnls	r8, #14614528	; 0xdf0000	; <UNPREDICTABLE>
    17ec:			; <UNDEFINED> instruction: 0x46312238
    17f0:	ldrbtmi	r4, [r9], #1600	; 0x640
    17f4:	ldrvs	lr, [r1], -sp, asr #19
    17f8:	sadd16ls	sl, r3, r1
    17fc:	bl	16bf800 <log_oom_internal@plt+0x16be7f0>
    1800:	ldmibmi	r9, {r1, r2, r3, r9, fp, sp, pc}^
    1804:	strbmi	r9, [fp], -r2, lsl #4
    1808:	ldrbtmi	r4, [r9], #-2776	; 0xfffff528
    180c:			; <UNDEFINED> instruction: 0xf8cd4628
    1810:	ldrbtmi	r8, [sl], #-12
    1814:	strvs	lr, [r0, -sp, asr #19]
    1818:	strvs	lr, [lr], -sp, asr #19
    181c:	bl	1bbf820 <log_oom_internal@plt+0x1bbe810>
    1820:	vmull.p8	<illegal reg q8.5>, d0, d4
    1824:	stmdbge	pc, {r0, r1, r2, r3, r8, pc}	; <UNPREDICTABLE>
    1828:	ldrdls	r4, [r2, -r1]
    182c:	ldmibmi	r1, {r3, r5, r9, sl, lr}^
    1830:			; <UNDEFINED> instruction: 0xf8cd447a
    1834:			; <UNDEFINED> instruction: 0xf109800c
    1838:	ldrbtmi	r0, [r9], #-976	; 0xfffffc30
    183c:	strls	r9, [r0], -r1, lsl #14
    1840:			; <UNDEFINED> instruction: 0xf7ffad22
    1844:	bls	57c5bc <log_oom_internal@plt+0x57b5ac>
    1848:	ldmeq	r8, {r0, r2, r3, r8, ip, sp, lr, pc}
    184c:	strtls	r9, [r6], -r2, lsr #12
    1850:	strvs	lr, [r1], -r5, asr #19
    1854:	stmib	r8, {r1, r2, r3, r5, r6, r7, sp, lr}^
    1858:			; <UNDEFINED> instruction: 0xf8c86601
    185c:	strmi	r6, [r4], -ip
    1860:			; <UNDEFINED> instruction: 0xf0002a00
    1864:	stmibmi	r4, {r0, r4, r6, r8, pc}^
    1868:	ldrbtmi	r2, [r9], #-1
    186c:	bl	ff13f870 <log_oom_internal@plt+0xff13e860>
    1870:	cmplt	r6, r6, lsl lr
    1874:	teqlt	r3, r3, lsr r8
    1878:			; <UNDEFINED> instruction: 0x46309915
    187c:	b	ffc3f880 <log_oom_internal@plt+0xffc3e870>
    1880:			; <UNDEFINED> instruction: 0xf0402800
    1884:	mnflssm	f0, f4
    1888:	ldmdavc	r3!, {r1, r2, r6, r8, ip, sp, pc}
    188c:	ldmdbls	r5, {r0, r1, r4, r5, r8, ip, sp, pc}
    1890:			; <UNDEFINED> instruction: 0xf7ff4630
    1894:	stmdacs	r0, {r1, r2, r5, r6, r7, r9, fp, sp, lr, pc}
    1898:	cmphi	r0, r0, asr #32	; <UNPREDICTABLE>
    189c:	teqlt	r2, r7, lsl sl
    18a0:			; <UNDEFINED> instruction: 0xb1237813
    18a4:			; <UNDEFINED> instruction: 0x200149b5
    18a8:			; <UNDEFINED> instruction: 0xf7ff4479
    18ac:	bls	63c74c <log_oom_internal@plt+0x63b73c>
    18b0:	ldmdavc	r3, {r1, r4, r5, r8, ip, sp, pc}
    18b4:	ldmibmi	r2!, {r0, r1, r5, r8, ip, sp, pc}
    18b8:	ldrbtmi	r2, [r9], #-1
    18bc:	bl	fe73f8c0 <log_oom_internal@plt+0xfe73e8b0>
    18c0:	teqlt	r2, r9, lsl sl
    18c4:			; <UNDEFINED> instruction: 0xb1237813
    18c8:	andcs	r4, r1, lr, lsr #19
    18cc:			; <UNDEFINED> instruction: 0xf7ff4479
    18d0:	bls	6bc728 <log_oom_internal@plt+0x6bb718>
    18d4:	ldmdavc	r3, {r1, r4, r5, r8, ip, sp, pc}
    18d8:	stmibmi	fp!, {r0, r1, r5, r8, ip, sp, pc}
    18dc:	ldrbtmi	r2, [r9], #-1
    18e0:	bl	fe2bf8e4 <log_oom_internal@plt+0xfe2be8d4>
    18e4:			; <UNDEFINED> instruction: 0xf7ff4628
    18e8:	stmdacs	r0, {r1, r2, r6, r8, r9, fp, sp, lr, pc}
    18ec:			; <UNDEFINED> instruction: 0xf89ddb32
    18f0:	mulcs	r1, r7, r0
    18f4:	umullcs	pc, fp, sp, r8	; <UNPREDICTABLE>
    18f8:	umullcc	pc, sl, sp, r8	; <UNPREDICTABLE>
    18fc:	umullspl	pc, r6, sp, r8	; <UNPREDICTABLE>
    1900:			; <UNDEFINED> instruction: 0xf89d910d
    1904:			; <UNDEFINED> instruction: 0xf89d1092
    1908:	andls	r6, r1, #149	; 0x95
    190c:			; <UNDEFINED> instruction: 0xf89d9300
    1910:			; <UNDEFINED> instruction: 0xf89d2093
    1914:	strls	r3, [ip, #-148]	; 0xffffff6c
    1918:			; <UNDEFINED> instruction: 0xf89d9108
    191c:			; <UNDEFINED> instruction: 0xf89d5091
    1920:	strls	r1, [fp], -sp, lsl #1
    1924:			; <UNDEFINED> instruction: 0xf89d930a
    1928:			; <UNDEFINED> instruction: 0xf89d6090
    192c:	andls	r3, r9, #143	; 0x8f
    1930:	umullcs	pc, lr, sp, r8	; <UNPREDICTABLE>
    1934:	tstls	r3, r7, lsl #10
    1938:	umullpl	pc, ip, sp, r8	; <UNPREDICTABLE>
    193c:	stmib	sp, {r0, r1, r4, r7, r8, fp, lr}^
    1940:	andls	r3, r4, #5242880	; 0x500000
    1944:			; <UNDEFINED> instruction: 0xf89d4479
    1948:			; <UNDEFINED> instruction: 0xf89d3089
    194c:	strls	r2, [r2, #-136]	; 0xffffff78
    1950:	bl	14bf954 <log_oom_internal@plt+0x14be944>
    1954:			; <UNDEFINED> instruction: 0xf7ff4640
    1958:	stmdacs	r0, {r2, r3, r4, r7, r9, fp, sp, lr, pc}
    195c:			; <UNDEFINED> instruction: 0xf89ddb32
    1960:	andcs	r1, r1, r7, lsr #1
    1964:	umullscs	pc, fp, sp, r8	; <UNPREDICTABLE>
    1968:	umullscc	pc, sl, sp, r8	; <UNPREDICTABLE>
    196c:	umlalpl	pc, r6, sp, r8	; <UNPREDICTABLE>
    1970:			; <UNDEFINED> instruction: 0xf89d910d
    1974:			; <UNDEFINED> instruction: 0xf89d10a2
    1978:	andls	r6, r1, #165	; 0xa5
    197c:			; <UNDEFINED> instruction: 0xf89d9300
    1980:			; <UNDEFINED> instruction: 0xf89d20a3
    1984:	strls	r3, [ip, #-164]	; 0xffffff5c
    1988:			; <UNDEFINED> instruction: 0xf89d9108
    198c:			; <UNDEFINED> instruction: 0xf89d50a1
    1990:			; <UNDEFINED> instruction: 0x960b109d
    1994:			; <UNDEFINED> instruction: 0xf89d930a
    1998:			; <UNDEFINED> instruction: 0xf89d60a0
    199c:	andls	r3, r9, #159	; 0x9f
    19a0:	umullscs	pc, lr, sp, r8	; <UNPREDICTABLE>
    19a4:	tstls	r3, r7, lsl #10
    19a8:	umullspl	pc, ip, sp, r8	; <UNPREDICTABLE>
    19ac:	stmib	sp, {r3, r4, r5, r6, r8, fp, lr}^
    19b0:	andls	r3, r4, #5242880	; 0x500000
    19b4:			; <UNDEFINED> instruction: 0xf89d4479
    19b8:			; <UNDEFINED> instruction: 0xf89d3099
    19bc:	strls	r2, [r2, #-152]	; 0xffffff68
    19c0:	bl	6bf9c4 <log_oom_internal@plt+0x6be9b4>
    19c4:	teqlt	r2, pc, lsl sl
    19c8:			; <UNDEFINED> instruction: 0xb1237813
    19cc:	andcs	r4, r1, r1, ror r9
    19d0:			; <UNDEFINED> instruction: 0xf7ff4479
    19d4:	vldrls	d14, [sp, #-72]	; 0xffffffb8
    19d8:	stmdavc	fp!, {r0, r2, r3, r5, r7, r8, ip, sp, pc}
    19dc:	stmdals	r1!, {r0, r1, r3, r4, r7, r8, ip, sp, pc}
    19e0:	tstls	r0, #0, 6
    19e4:			; <UNDEFINED> instruction: 0x4629b130
    19e8:			; <UNDEFINED> instruction: 0xf7ffaa10
    19ec:	stmdacs	r0, {r1, r4, r5, r7, r9, fp, sp, lr, pc}
    19f0:	ldcls	15, cr11, [r0, #-672]	; 0xfffffd60
    19f4:	strtmi	r4, [sl], -r8, ror #18
    19f8:	ldrbtmi	r2, [r9], #-1
    19fc:	b	fff3fa00 <log_oom_internal@plt+0xfff3e9f0>
    1a00:			; <UNDEFINED> instruction: 0xf7ff9810
    1a04:	bls	7bc21c <log_oom_internal@plt+0x7bb20c>
    1a08:	ldmdavc	r3, {r1, r4, r5, r8, ip, sp, pc}
    1a0c:	stmdbmi	r3!, {r0, r1, r5, r8, ip, sp, pc}^
    1a10:	ldrbtmi	r2, [r9], #-1
    1a14:	b	ffc3fa18 <log_oom_internal@plt+0xffc3ea08>
    1a18:	cmplt	r2, fp, lsl sl
    1a1c:	cmplt	r3, r3, lsl r8
    1a20:	teqlt	r3, ip, lsl fp
    1a24:			; <UNDEFINED> instruction: 0xb1217819
    1a28:	andcs	r4, r1, sp, asr r9
    1a2c:			; <UNDEFINED> instruction: 0xf7ff4479
    1a30:	bls	83c5c8 <log_oom_internal@plt+0x83b5b8>
    1a34:	ldmdavc	r3, {r1, r4, r5, r8, ip, sp, pc}
    1a38:	ldmdbmi	sl, {r0, r1, r5, r8, ip, sp, pc}^
    1a3c:	ldrbtmi	r2, [r9], #-1
    1a40:	b	ff6bfa44 <log_oom_internal@plt+0xff6bea34>
    1a44:	tstlt	r8, pc, lsl #16
    1a48:	b	1c3fa4c <log_oom_internal@plt+0x1c3ea3c>
    1a4c:	tstlt	r8, lr, lsl #16
    1a50:	b	1b3fa54 <log_oom_internal@plt+0x1b3ea44>
    1a54:	svclt	0x00a82c00
    1a58:	blle	d4aa60 <log_oom_internal@plt+0xd49a50>
    1a5c:			; <UNDEFINED> instruction: 0xf7ff4638
    1a60:	str	lr, [ip], r2, asr #20
    1a64:	ldrtmi	r4, [r0], -r9, lsr #12
    1a68:	b	1fbfa6c <log_oom_internal@plt+0x1fbea5c>
    1a6c:	svcmi	0x004f4a4e
    1a70:	ldrbtmi	r4, [sl], #-1577	; 0xfffff9d7
    1a74:			; <UNDEFINED> instruction: 0xf102237e
    1a78:	bmi	1342b60 <log_oom_internal@plt+0x1341b50>
    1a7c:	ldrbtmi	r9, [pc], #-1024	; 1a84 <log_oom_internal@plt+0xa74>
    1a80:	smlsdxls	r1, sl, r4, r4
    1a84:	andcs	r9, r3, r2
    1a88:			; <UNDEFINED> instruction: 0xf7ff4402
    1a8c:	strmi	lr, [r4], -ip, lsl #21
    1a90:	andcs	lr, r0, lr, ror #12
    1a94:	b	53fa98 <log_oom_internal@plt+0x53ea88>
    1a98:	svclt	0x00d82802
    1a9c:	ldreq	pc, [r5], #-111	; 0xffffff91
    1aa0:	mcrge	7, 3, pc, cr13, cr15, {3}	; <UNPREDICTABLE>
    1aa4:	andcs	r4, r3, r3, asr #24
    1aa8:	biccs	r4, r6, #274432	; 0x43000
    1aac:	ldrbtmi	r4, [ip], #-3395	; 0xfffff2bd
    1ab0:	strtcc	r4, [ip], #-1146	; 0xfffffb86
    1ab4:	strmi	r4, [r2], #-1149	; 0xfffffb83
    1ab8:	strmi	lr, [r0, #-2509]	; 0xfffff633
    1abc:			; <UNDEFINED> instruction: 0xf7ff2100
    1ac0:			; <UNDEFINED> instruction: 0xf06fea72
    1ac4:			; <UNDEFINED> instruction: 0xe65a0415
    1ac8:			; <UNDEFINED> instruction: 0xf7ff2000
    1acc:	stmdacs	r2, {r1, r3, r4, r5, r6, r7, r8, fp, sp, lr, pc}
    1ad0:	rsbmi	fp, r4, #888	; 0x378
    1ad4:	rsbmi	fp, r4, #228, 4	; 0x4000000e
    1ad8:	strtmi	sp, [r1], -r0, asr #27
    1adc:			; <UNDEFINED> instruction: 0xf7ff4638
    1ae0:	bmi	dfc3f8 <log_oom_internal@plt+0xdfb3e8>
    1ae4:	ldcmi	6, cr4, [r7, #-132]!	; 0xffffff7c
    1ae8:	bicscs	r4, r3, #2046820352	; 0x7a000000
    1aec:	strteq	pc, [ip], #-258	; 0xfffffefe
    1af0:	strls	r4, [r0], #-2613	; 0xfffff5cb
    1af4:	ldrbtmi	r4, [sl], #-1149	; 0xfffffb83
    1af8:	andls	r9, r2, r1, lsl #10
    1afc:	strmi	r2, [r2], #-3
    1b00:	b	143fb04 <log_oom_internal@plt+0x143eaf4>
    1b04:	str	r4, [r9, r4, lsl #12]!
    1b08:	ldrbtmi	r4, [sl], #-2608	; 0xfffff5d0
    1b0c:	ldmdbmi	r0!, {r0, r1, r3, r5, r7, r9, sl, sp, lr, pc}
    1b10:	andcs	r4, r1, r2, lsr r6
    1b14:			; <UNDEFINED> instruction: 0xf7ff4479
    1b18:			; <UNDEFINED> instruction: 0xe6b4ea70
    1b1c:	ldrtmi	r4, [r2], -sp, lsr #18
    1b20:	ldrbtmi	r2, [r9], #-1
    1b24:	b	1a3fb28 <log_oom_internal@plt+0x1a3eb18>
    1b28:			; <UNDEFINED> instruction: 0xf7ffe6b8
    1b2c:	svclt	0x0000e9ee
    1b30:	andeq	r1, r1, r6, lsl r9
    1b34:	andeq	r1, r1, r0, lsl r8
    1b38:	andeq	r0, r0, r0, asr #1
    1b3c:	andeq	r0, r0, r0, asr r9
    1b40:	andeq	r0, r0, r6, lsr #18
    1b44:	andeq	r0, r0, sl, asr r8
    1b48:	andeq	r0, r0, r0, lsl fp
    1b4c:	andeq	r0, r0, r0, ror #16
    1b50:	andeq	r1, r1, r2, lsl #15
    1b54:			; <UNDEFINED> instruction: 0x000008bc
    1b58:	strdeq	r0, [r0], -r4
    1b5c:	andeq	r0, r0, r2, ror r4
    1b60:	strdeq	r0, [r0], -r6
    1b64:	ldrdeq	r1, [r1], -r2
    1b68:	andeq	r0, r0, r2, lsl #15
    1b6c:	muleq	r0, r6, r7
    1b70:			; <UNDEFINED> instruction: 0x000008b8
    1b74:	andeq	r0, r0, sl, asr #17
    1b78:			; <UNDEFINED> instruction: 0x000008b6
    1b7c:	andeq	r0, r0, ip, asr sl
    1b80:	andeq	r0, r0, r2, lsr sl
    1b84:	andeq	r0, r0, r8, lsl #20
    1b88:	ldrdeq	r0, [r0], -lr
    1b8c:	andeq	r0, r0, r4, lsr #16
    1b90:	andeq	r0, r0, ip, lsl #16
    1b94:	ldrdeq	r0, [r0], -r4
    1b98:	andeq	r0, r0, lr, lsl r8
    1b9c:	andeq	r0, r0, sl, ror r8
    1ba0:	andeq	r0, r0, r4, asr #16
    1ba4:	andeq	r0, r0, sl, lsl r8
    1ba8:	andeq	r0, r0, lr, asr #20
    1bac:	andeq	r0, r0, lr, lsr #12
    1bb0:	andeq	r0, r0, r0, asr #3
    1bb4:	andeq	r0, r0, r2, lsl sl
    1bb8:	muleq	r0, r0, r1
    1bbc:	andeq	r0, r0, r8, asr #11
    1bc0:	ldrdeq	r0, [r0], -r8
    1bc4:	andeq	r0, r0, ip, lsr r7
    1bc8:	andeq	r0, r0, sl, asr #2
    1bcc:	andeq	r0, r0, lr, ror #10
    1bd0:	andeq	r0, r0, r4, lsr #12
    1bd4:	andeq	r0, r0, lr, lsr #12
    1bd8:	mvnsmi	lr, #737280	; 0xb4000
    1bdc:	cfmadd32mi	mvax0, mvfx4, mvfx12, mvfx7
    1be0:	stcmi	6, cr4, [ip, #-544]	; 0xfffffde0
    1be4:	ldrbtmi	r4, [lr], #-1681	; 0xfffff96f
    1be8:	ldm	sl!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    1bec:	blne	1d92de8 <log_oom_internal@plt+0x1d91dd8>
    1bf0:	strhle	r1, [sl], -r6
    1bf4:	strcs	r3, [r0], #-3332	; 0xfffff2fc
    1bf8:	svccc	0x0004f855
    1bfc:	strbmi	r3, [sl], -r1, lsl #8
    1c00:	ldrtmi	r4, [r8], -r1, asr #12
    1c04:	adcmi	r4, r6, #152, 14	; 0x2600000
    1c08:	pop	{r1, r2, r4, r5, r6, r7, r8, ip, lr, pc}
    1c0c:	svclt	0x000083f8
    1c10:	ldrdeq	r0, [r1], -sl
    1c14:	ldrdeq	r0, [r1], -r0	; <UNPREDICTABLE>
    1c18:	svclt	0x00004770

Disassembly of section .fini:

00001c1c <.fini>:
    1c1c:	push	{r3, lr}
    1c20:	pop	{r3, pc}
