{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 222 10/21/2009 SJ Full Version " "Info: Version 9.1 Build 222 10/21/2009 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jun 12 16:53:16 2017 " "Info: Processing started: Mon Jun 12 16:53:16 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off digital_clock -c digital_clock " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off digital_clock -c digital_clock" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Info: Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "" "Warning: Timing Analysis is analyzing one or more combinational loops as latches" { { "Warning" "WTDB_COMB_LATCH_NODE" "timer:inst\|ALARM " "Warning: Node \"timer:inst\|ALARM\" is a latch" {  } { { "timer.vhd" "" { Text "F:/quartus/digital_clock/timer.vhd" 55 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1}  } {  } 0 0 "Timing Analysis is analyzing one or more combinational loops as latches" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "scan_clk " "Info: Assuming node \"scan_clk\" is an undefined clock" {  } { { "digital_clock.bdf" "" { Schematic "F:/quartus/digital_clock/digital_clock.bdf" { { 704 1320 1488 720 "scan_clk" "" } { 696 2248 2336 776 "scan_clk" "" } } } } { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "scan_clk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_CLK" "clk_quad " "Info: Assuming node \"clk_quad\" is an undefined clock" {  } { { "digital_clock.bdf" "" { Schematic "F:/quartus/digital_clock/digital_clock.bdf" { { 1176 1320 1488 1192 "clk_quad" "" } { 1040 1776 1835 1056 "CLK_QUAD" "" } } } } { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk_quad" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_CLK" "clk " "Info: Assuming node \"clk\" is an undefined clock" {  } { { "digital_clock.bdf" "" { Schematic "F:/quartus/digital_clock/digital_clock.bdf" { { 760 1320 1488 776 "clk" "" } { 752 1570 1592 768 "clk" "" } } } } { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_CLK" "CLK_32768 " "Info: Assuming node \"CLK_32768\" is an undefined clock" {  } { { "digital_clock.bdf" "" { Schematic "F:/quartus/digital_clock/digital_clock.bdf" { { 1264 1320 1488 1280 "CLK_32768" "" } { 1256 1488 1680 1272 "CLK_32768" "" } } } } { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "CLK_32768" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "8 " "Warning: Found 8 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "music:inst6\|clk4hz " "Info: Detected ripple clock \"music:inst6\|clk4hz\" as buffer" {  } { { "music.vhd" "" { Text "F:/quartus/digital_clock/music.vhd" 51 -1 0 } } { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "music:inst6\|clk4hz" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "debounce:inst2\|d3 " "Info: Detected ripple clock \"debounce:inst2\|d3\" as buffer" {  } { { "debounce.vhd" "" { Text "F:/quartus/digital_clock/debounce.vhd" 47 -1 0 } } { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "debounce:inst2\|d3" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "debounce:inst2\|d2 " "Info: Detected ripple clock \"debounce:inst2\|d2\" as buffer" {  } { { "debounce.vhd" "" { Text "F:/quartus/digital_clock/debounce.vhd" 46 -1 0 } } { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "debounce:inst2\|d2" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "debounce:inst2\|d1 " "Info: Detected ripple clock \"debounce:inst2\|d1\" as buffer" {  } { { "debounce.vhd" "" { Text "F:/quartus/digital_clock/debounce.vhd" 45 -1 0 } } { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "debounce:inst2\|d1" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "timer:inst\|process_3~6 " "Info: Detected gated clock \"timer:inst\|process_3~6\" as buffer" {  } { { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "timer:inst\|process_3~6" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "debounce:inst2\|key_output " "Info: Detected gated clock \"debounce:inst2\|key_output\" as buffer" {  } { { "debounce.vhd" "" { Text "F:/quartus/digital_clock/debounce.vhd" 35 -1 0 } } { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "debounce:inst2\|key_output" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "timer:inst\|cur_state.setminute " "Info: Detected ripple clock \"timer:inst\|cur_state.setminute\" as buffer" {  } { { "timer.vhd" "" { Text "F:/quartus/digital_clock/timer.vhd" 66 -1 0 } } { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "timer:inst\|cur_state.setminute" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "timer:inst\|cur_state.sethour " "Info: Detected ripple clock \"timer:inst\|cur_state.sethour\" as buffer" {  } { { "timer.vhd" "" { Text "F:/quartus/digital_clock/timer.vhd" 66 -1 0 } } { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "timer:inst\|cur_state.sethour" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "scan_clk register led_shower:inst1\|CNT6\[1\] register led_shower:inst1\|SHUJU\[3\] 177.4 MHz 5.637 ns Internal " "Info: Clock \"scan_clk\" has Internal fmax of 177.4 MHz between source register \"led_shower:inst1\|CNT6\[1\]\" and destination register \"led_shower:inst1\|SHUJU\[3\]\" (period= 5.637 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.928 ns + Longest register register " "Info: + Longest register to register delay is 4.928 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns led_shower:inst1\|CNT6\[1\] 1 REG LC_X11_Y5_N4 19 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X11_Y5_N4; Fanout = 19; REG Node = 'led_shower:inst1\|CNT6\[1\]'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { led_shower:inst1|CNT6[1] } "NODE_NAME" } } { "led_shower.vhd" "" { Text "F:/quartus/digital_clock/led_shower.vhd" 66 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.330 ns) + CELL(0.740 ns) 2.070 ns led_shower:inst1\|Mux6~0 2 COMB LC_X12_Y5_N7 1 " "Info: 2: + IC(1.330 ns) + CELL(0.740 ns) = 2.070 ns; Loc. = LC_X12_Y5_N7; Fanout = 1; COMB Node = 'led_shower:inst1\|Mux6~0'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.070 ns" { led_shower:inst1|CNT6[1] led_shower:inst1|Mux6~0 } "NODE_NAME" } } { "led_shower.vhd" "" { Text "F:/quartus/digital_clock/led_shower.vhd" 68 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.762 ns) + CELL(0.200 ns) 4.032 ns led_shower:inst1\|Mux6~1 3 COMB LC_X7_Y5_N6 1 " "Info: 3: + IC(1.762 ns) + CELL(0.200 ns) = 4.032 ns; Loc. = LC_X7_Y5_N6; Fanout = 1; COMB Node = 'led_shower:inst1\|Mux6~1'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.962 ns" { led_shower:inst1|Mux6~0 led_shower:inst1|Mux6~1 } "NODE_NAME" } } { "led_shower.vhd" "" { Text "F:/quartus/digital_clock/led_shower.vhd" 68 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.305 ns) + CELL(0.591 ns) 4.928 ns led_shower:inst1\|SHUJU\[3\] 4 REG LC_X7_Y5_N7 7 " "Info: 4: + IC(0.305 ns) + CELL(0.591 ns) = 4.928 ns; Loc. = LC_X7_Y5_N7; Fanout = 7; REG Node = 'led_shower:inst1\|SHUJU\[3\]'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.896 ns" { led_shower:inst1|Mux6~1 led_shower:inst1|SHUJU[3] } "NODE_NAME" } } { "led_shower.vhd" "" { Text "F:/quartus/digital_clock/led_shower.vhd" 66 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.531 ns ( 31.07 % ) " "Info: Total cell delay = 1.531 ns ( 31.07 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.397 ns ( 68.93 % ) " "Info: Total interconnect delay = 3.397 ns ( 68.93 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.928 ns" { led_shower:inst1|CNT6[1] led_shower:inst1|Mux6~0 led_shower:inst1|Mux6~1 led_shower:inst1|SHUJU[3] } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "4.928 ns" { led_shower:inst1|CNT6[1] {} led_shower:inst1|Mux6~0 {} led_shower:inst1|Mux6~1 {} led_shower:inst1|SHUJU[3] {} } { 0.000ns 1.330ns 1.762ns 0.305ns } { 0.000ns 0.740ns 0.200ns 0.591ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "scan_clk destination 3.547 ns + Shortest register " "Info: + Shortest clock path from clock \"scan_clk\" to destination register is 3.547 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns scan_clk 1 CLK PIN_62 20 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_62; Fanout = 20; CLK Node = 'scan_clk'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { scan_clk } "NODE_NAME" } } { "digital_clock.bdf" "" { Schematic "F:/quartus/digital_clock/digital_clock.bdf" { { 704 1320 1488 720 "scan_clk" "" } { 696 2248 2336 776 "scan_clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.466 ns) + CELL(0.918 ns) 3.547 ns led_shower:inst1\|SHUJU\[3\] 2 REG LC_X7_Y5_N7 7 " "Info: 2: + IC(1.466 ns) + CELL(0.918 ns) = 3.547 ns; Loc. = LC_X7_Y5_N7; Fanout = 7; REG Node = 'led_shower:inst1\|SHUJU\[3\]'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.384 ns" { scan_clk led_shower:inst1|SHUJU[3] } "NODE_NAME" } } { "led_shower.vhd" "" { Text "F:/quartus/digital_clock/led_shower.vhd" 66 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.081 ns ( 58.67 % ) " "Info: Total cell delay = 2.081 ns ( 58.67 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.466 ns ( 41.33 % ) " "Info: Total interconnect delay = 1.466 ns ( 41.33 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.547 ns" { scan_clk led_shower:inst1|SHUJU[3] } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.547 ns" { scan_clk {} scan_clk~combout {} led_shower:inst1|SHUJU[3] {} } { 0.000ns 0.000ns 1.466ns } { 0.000ns 1.163ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "scan_clk source 3.547 ns - Longest register " "Info: - Longest clock path from clock \"scan_clk\" to source register is 3.547 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns scan_clk 1 CLK PIN_62 20 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_62; Fanout = 20; CLK Node = 'scan_clk'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { scan_clk } "NODE_NAME" } } { "digital_clock.bdf" "" { Schematic "F:/quartus/digital_clock/digital_clock.bdf" { { 704 1320 1488 720 "scan_clk" "" } { 696 2248 2336 776 "scan_clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.466 ns) + CELL(0.918 ns) 3.547 ns led_shower:inst1\|CNT6\[1\] 2 REG LC_X11_Y5_N4 19 " "Info: 2: + IC(1.466 ns) + CELL(0.918 ns) = 3.547 ns; Loc. = LC_X11_Y5_N4; Fanout = 19; REG Node = 'led_shower:inst1\|CNT6\[1\]'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.384 ns" { scan_clk led_shower:inst1|CNT6[1] } "NODE_NAME" } } { "led_shower.vhd" "" { Text "F:/quartus/digital_clock/led_shower.vhd" 66 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.081 ns ( 58.67 % ) " "Info: Total cell delay = 2.081 ns ( 58.67 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.466 ns ( 41.33 % ) " "Info: Total interconnect delay = 1.466 ns ( 41.33 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.547 ns" { scan_clk led_shower:inst1|CNT6[1] } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.547 ns" { scan_clk {} scan_clk~combout {} led_shower:inst1|CNT6[1] {} } { 0.000ns 0.000ns 1.466ns } { 0.000ns 1.163ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.547 ns" { scan_clk led_shower:inst1|SHUJU[3] } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.547 ns" { scan_clk {} scan_clk~combout {} led_shower:inst1|SHUJU[3] {} } { 0.000ns 0.000ns 1.466ns } { 0.000ns 1.163ns 0.918ns } "" } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.547 ns" { scan_clk led_shower:inst1|CNT6[1] } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.547 ns" { scan_clk {} scan_clk~combout {} led_shower:inst1|CNT6[1] {} } { 0.000ns 0.000ns 1.466ns } { 0.000ns 1.163ns 0.918ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.376 ns + " "Info: + Micro clock to output delay of source is 0.376 ns" {  } { { "led_shower.vhd" "" { Text "F:/quartus/digital_clock/led_shower.vhd" 66 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.333 ns + " "Info: + Micro setup delay of destination is 0.333 ns" {  } { { "led_shower.vhd" "" { Text "F:/quartus/digital_clock/led_shower.vhd" 66 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.928 ns" { led_shower:inst1|CNT6[1] led_shower:inst1|Mux6~0 led_shower:inst1|Mux6~1 led_shower:inst1|SHUJU[3] } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "4.928 ns" { led_shower:inst1|CNT6[1] {} led_shower:inst1|Mux6~0 {} led_shower:inst1|Mux6~1 {} led_shower:inst1|SHUJU[3] {} } { 0.000ns 1.330ns 1.762ns 0.305ns } { 0.000ns 0.740ns 0.200ns 0.591ns } "" } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.547 ns" { scan_clk led_shower:inst1|SHUJU[3] } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.547 ns" { scan_clk {} scan_clk~combout {} led_shower:inst1|SHUJU[3] {} } { 0.000ns 0.000ns 1.466ns } { 0.000ns 1.163ns 0.918ns } "" } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.547 ns" { scan_clk led_shower:inst1|CNT6[1] } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.547 ns" { scan_clk {} scan_clk~combout {} led_shower:inst1|CNT6[1] {} } { 0.000ns 0.000ns 1.466ns } { 0.000ns 1.163ns 0.918ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clk_quad register timer:inst\|TIME_SEC\[2\] register timer:inst\|TIME_HOUR\[4\] 101.36 MHz 9.866 ns Internal " "Info: Clock \"clk_quad\" has Internal fmax of 101.36 MHz between source register \"timer:inst\|TIME_SEC\[2\]\" and destination register \"timer:inst\|TIME_HOUR\[4\]\" (period= 9.866 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "9.157 ns + Longest register register " "Info: + Longest register to register delay is 9.157 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns timer:inst\|TIME_SEC\[2\] 1 REG LC_X11_Y1_N6 18 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X11_Y1_N6; Fanout = 18; REG Node = 'timer:inst\|TIME_SEC\[2\]'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { timer:inst|TIME_SEC[2] } "NODE_NAME" } } { "timer.vhd" "" { Text "F:/quartus/digital_clock/timer.vhd" 105 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.554 ns) + CELL(0.914 ns) 4.468 ns timer:inst\|TIME_MIN~29 2 COMB LC_X7_Y6_N5 6 " "Info: 2: + IC(3.554 ns) + CELL(0.914 ns) = 4.468 ns; Loc. = LC_X7_Y6_N5; Fanout = 6; COMB Node = 'timer:inst\|TIME_MIN~29'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.468 ns" { timer:inst|TIME_SEC[2] timer:inst|TIME_MIN~29 } "NODE_NAME" } } { "timer.vhd" "" { Text "F:/quartus/digital_clock/timer.vhd" 68 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.432 ns) + CELL(0.914 ns) 7.814 ns timer:inst\|TIME_HOUR~19 3 COMB LC_X10_Y4_N8 3 " "Info: 3: + IC(2.432 ns) + CELL(0.914 ns) = 7.814 ns; Loc. = LC_X10_Y4_N8; Fanout = 3; COMB Node = 'timer:inst\|TIME_HOUR~19'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.346 ns" { timer:inst|TIME_MIN~29 timer:inst|TIME_HOUR~19 } "NODE_NAME" } } { "timer.vhd" "" { Text "F:/quartus/digital_clock/timer.vhd" 69 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.752 ns) + CELL(0.591 ns) 9.157 ns timer:inst\|TIME_HOUR\[4\] 4 REG LC_X10_Y4_N3 12 " "Info: 4: + IC(0.752 ns) + CELL(0.591 ns) = 9.157 ns; Loc. = LC_X10_Y4_N3; Fanout = 12; REG Node = 'timer:inst\|TIME_HOUR\[4\]'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.343 ns" { timer:inst|TIME_HOUR~19 timer:inst|TIME_HOUR[4] } "NODE_NAME" } } { "timer.vhd" "" { Text "F:/quartus/digital_clock/timer.vhd" 105 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.419 ns ( 26.42 % ) " "Info: Total cell delay = 2.419 ns ( 26.42 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.738 ns ( 73.58 % ) " "Info: Total interconnect delay = 6.738 ns ( 73.58 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "9.157 ns" { timer:inst|TIME_SEC[2] timer:inst|TIME_MIN~29 timer:inst|TIME_HOUR~19 timer:inst|TIME_HOUR[4] } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "9.157 ns" { timer:inst|TIME_SEC[2] {} timer:inst|TIME_MIN~29 {} timer:inst|TIME_HOUR~19 {} timer:inst|TIME_HOUR[4] {} } { 0.000ns 3.554ns 2.432ns 0.752ns } { 0.000ns 0.914ns 0.914ns 0.591ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk_quad destination 6.123 ns + Shortest register " "Info: + Shortest clock path from clock \"clk_quad\" to destination register is 6.123 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.132 ns) 1.132 ns clk_quad 1 CLK PIN_66 31 " "Info: 1: + IC(0.000 ns) + CELL(1.132 ns) = 1.132 ns; Loc. = PIN_66; Fanout = 31; CLK Node = 'clk_quad'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_quad } "NODE_NAME" } } { "digital_clock.bdf" "" { Schematic "F:/quartus/digital_clock/digital_clock.bdf" { { 1176 1320 1488 1192 "clk_quad" "" } { 1040 1776 1835 1056 "CLK_QUAD" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.073 ns) + CELL(0.918 ns) 6.123 ns timer:inst\|TIME_HOUR\[4\] 2 REG LC_X10_Y4_N3 12 " "Info: 2: + IC(4.073 ns) + CELL(0.918 ns) = 6.123 ns; Loc. = LC_X10_Y4_N3; Fanout = 12; REG Node = 'timer:inst\|TIME_HOUR\[4\]'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.991 ns" { clk_quad timer:inst|TIME_HOUR[4] } "NODE_NAME" } } { "timer.vhd" "" { Text "F:/quartus/digital_clock/timer.vhd" 105 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.050 ns ( 33.48 % ) " "Info: Total cell delay = 2.050 ns ( 33.48 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.073 ns ( 66.52 % ) " "Info: Total interconnect delay = 4.073 ns ( 66.52 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.123 ns" { clk_quad timer:inst|TIME_HOUR[4] } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "6.123 ns" { clk_quad {} clk_quad~combout {} timer:inst|TIME_HOUR[4] {} } { 0.000ns 0.000ns 4.073ns } { 0.000ns 1.132ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk_quad source 6.123 ns - Longest register " "Info: - Longest clock path from clock \"clk_quad\" to source register is 6.123 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.132 ns) 1.132 ns clk_quad 1 CLK PIN_66 31 " "Info: 1: + IC(0.000 ns) + CELL(1.132 ns) = 1.132 ns; Loc. = PIN_66; Fanout = 31; CLK Node = 'clk_quad'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_quad } "NODE_NAME" } } { "digital_clock.bdf" "" { Schematic "F:/quartus/digital_clock/digital_clock.bdf" { { 1176 1320 1488 1192 "clk_quad" "" } { 1040 1776 1835 1056 "CLK_QUAD" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.073 ns) + CELL(0.918 ns) 6.123 ns timer:inst\|TIME_SEC\[2\] 2 REG LC_X11_Y1_N6 18 " "Info: 2: + IC(4.073 ns) + CELL(0.918 ns) = 6.123 ns; Loc. = LC_X11_Y1_N6; Fanout = 18; REG Node = 'timer:inst\|TIME_SEC\[2\]'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.991 ns" { clk_quad timer:inst|TIME_SEC[2] } "NODE_NAME" } } { "timer.vhd" "" { Text "F:/quartus/digital_clock/timer.vhd" 105 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.050 ns ( 33.48 % ) " "Info: Total cell delay = 2.050 ns ( 33.48 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.073 ns ( 66.52 % ) " "Info: Total interconnect delay = 4.073 ns ( 66.52 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.123 ns" { clk_quad timer:inst|TIME_SEC[2] } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "6.123 ns" { clk_quad {} clk_quad~combout {} timer:inst|TIME_SEC[2] {} } { 0.000ns 0.000ns 4.073ns } { 0.000ns 1.132ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.123 ns" { clk_quad timer:inst|TIME_HOUR[4] } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "6.123 ns" { clk_quad {} clk_quad~combout {} timer:inst|TIME_HOUR[4] {} } { 0.000ns 0.000ns 4.073ns } { 0.000ns 1.132ns 0.918ns } "" } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.123 ns" { clk_quad timer:inst|TIME_SEC[2] } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "6.123 ns" { clk_quad {} clk_quad~combout {} timer:inst|TIME_SEC[2] {} } { 0.000ns 0.000ns 4.073ns } { 0.000ns 1.132ns 0.918ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.376 ns + " "Info: + Micro clock to output delay of source is 0.376 ns" {  } { { "timer.vhd" "" { Text "F:/quartus/digital_clock/timer.vhd" 105 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.333 ns + " "Info: + Micro setup delay of destination is 0.333 ns" {  } { { "timer.vhd" "" { Text "F:/quartus/digital_clock/timer.vhd" 105 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "9.157 ns" { timer:inst|TIME_SEC[2] timer:inst|TIME_MIN~29 timer:inst|TIME_HOUR~19 timer:inst|TIME_HOUR[4] } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "9.157 ns" { timer:inst|TIME_SEC[2] {} timer:inst|TIME_MIN~29 {} timer:inst|TIME_HOUR~19 {} timer:inst|TIME_HOUR[4] {} } { 0.000ns 3.554ns 2.432ns 0.752ns } { 0.000ns 0.914ns 0.914ns 0.591ns } "" } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.123 ns" { clk_quad timer:inst|TIME_HOUR[4] } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "6.123 ns" { clk_quad {} clk_quad~combout {} timer:inst|TIME_HOUR[4] {} } { 0.000ns 0.000ns 4.073ns } { 0.000ns 1.132ns 0.918ns } "" } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.123 ns" { clk_quad timer:inst|TIME_SEC[2] } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "6.123 ns" { clk_quad {} clk_quad~combout {} timer:inst|TIME_SEC[2] {} } { 0.000ns 0.000ns 4.073ns } { 0.000ns 1.132ns 0.918ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clk register timer:inst\|TWINKLE register timer:inst\|HOUR0\[2\] 179.21 MHz 5.58 ns Internal " "Info: Clock \"clk\" has Internal fmax of 179.21 MHz between source register \"timer:inst\|TWINKLE\" and destination register \"timer:inst\|HOUR0\[2\]\" (period= 5.58 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.871 ns + Longest register register " "Info: + Longest register to register delay is 4.871 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns timer:inst\|TWINKLE 1 REG LC_X10_Y5_N9 7 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X10_Y5_N9; Fanout = 7; REG Node = 'timer:inst\|TWINKLE'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { timer:inst|TWINKLE } "NODE_NAME" } } { "timer.vhd" "" { Text "F:/quartus/digital_clock/timer.vhd" 240 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.975 ns) + CELL(0.200 ns) 1.175 ns timer:inst\|Selector21~0 2 COMB LC_X10_Y5_N0 6 " "Info: 2: + IC(0.975 ns) + CELL(0.200 ns) = 1.175 ns; Loc. = LC_X10_Y5_N0; Fanout = 6; COMB Node = 'timer:inst\|Selector21~0'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.175 ns" { timer:inst|TWINKLE timer:inst|Selector21~0 } "NODE_NAME" } } { "timer.vhd" "" { Text "F:/quartus/digital_clock/timer.vhd" 243 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.105 ns) + CELL(0.591 ns) 4.871 ns timer:inst\|HOUR0\[2\] 3 REG LC_X11_Y2_N0 1 " "Info: 3: + IC(3.105 ns) + CELL(0.591 ns) = 4.871 ns; Loc. = LC_X11_Y2_N0; Fanout = 1; REG Node = 'timer:inst\|HOUR0\[2\]'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.696 ns" { timer:inst|Selector21~0 timer:inst|HOUR0[2] } "NODE_NAME" } } { "timer.vhd" "" { Text "F:/quartus/digital_clock/timer.vhd" 242 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.791 ns ( 16.24 % ) " "Info: Total cell delay = 0.791 ns ( 16.24 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.080 ns ( 83.76 % ) " "Info: Total interconnect delay = 4.080 ns ( 83.76 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.871 ns" { timer:inst|TWINKLE timer:inst|Selector21~0 timer:inst|HOUR0[2] } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "4.871 ns" { timer:inst|TWINKLE {} timer:inst|Selector21~0 {} timer:inst|HOUR0[2] {} } { 0.000ns 0.975ns 3.105ns } { 0.000ns 0.200ns 0.591ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 3.547 ns + Shortest register " "Info: + Shortest clock path from clock \"clk\" to destination register is 3.547 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns clk 1 CLK PIN_64 29 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_64; Fanout = 29; CLK Node = 'clk'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "digital_clock.bdf" "" { Schematic "F:/quartus/digital_clock/digital_clock.bdf" { { 760 1320 1488 776 "clk" "" } { 752 1570 1592 768 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.466 ns) + CELL(0.918 ns) 3.547 ns timer:inst\|HOUR0\[2\] 2 REG LC_X11_Y2_N0 1 " "Info: 2: + IC(1.466 ns) + CELL(0.918 ns) = 3.547 ns; Loc. = LC_X11_Y2_N0; Fanout = 1; REG Node = 'timer:inst\|HOUR0\[2\]'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.384 ns" { clk timer:inst|HOUR0[2] } "NODE_NAME" } } { "timer.vhd" "" { Text "F:/quartus/digital_clock/timer.vhd" 242 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.081 ns ( 58.67 % ) " "Info: Total cell delay = 2.081 ns ( 58.67 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.466 ns ( 41.33 % ) " "Info: Total interconnect delay = 1.466 ns ( 41.33 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.547 ns" { clk timer:inst|HOUR0[2] } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.547 ns" { clk {} clk~combout {} timer:inst|HOUR0[2] {} } { 0.000ns 0.000ns 1.466ns } { 0.000ns 1.163ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 3.547 ns - Longest register " "Info: - Longest clock path from clock \"clk\" to source register is 3.547 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns clk 1 CLK PIN_64 29 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_64; Fanout = 29; CLK Node = 'clk'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "digital_clock.bdf" "" { Schematic "F:/quartus/digital_clock/digital_clock.bdf" { { 760 1320 1488 776 "clk" "" } { 752 1570 1592 768 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.466 ns) + CELL(0.918 ns) 3.547 ns timer:inst\|TWINKLE 2 REG LC_X10_Y5_N9 7 " "Info: 2: + IC(1.466 ns) + CELL(0.918 ns) = 3.547 ns; Loc. = LC_X10_Y5_N9; Fanout = 7; REG Node = 'timer:inst\|TWINKLE'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.384 ns" { clk timer:inst|TWINKLE } "NODE_NAME" } } { "timer.vhd" "" { Text "F:/quartus/digital_clock/timer.vhd" 240 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.081 ns ( 58.67 % ) " "Info: Total cell delay = 2.081 ns ( 58.67 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.466 ns ( 41.33 % ) " "Info: Total interconnect delay = 1.466 ns ( 41.33 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.547 ns" { clk timer:inst|TWINKLE } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.547 ns" { clk {} clk~combout {} timer:inst|TWINKLE {} } { 0.000ns 0.000ns 1.466ns } { 0.000ns 1.163ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.547 ns" { clk timer:inst|HOUR0[2] } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.547 ns" { clk {} clk~combout {} timer:inst|HOUR0[2] {} } { 0.000ns 0.000ns 1.466ns } { 0.000ns 1.163ns 0.918ns } "" } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.547 ns" { clk timer:inst|TWINKLE } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.547 ns" { clk {} clk~combout {} timer:inst|TWINKLE {} } { 0.000ns 0.000ns 1.466ns } { 0.000ns 1.163ns 0.918ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.376 ns + " "Info: + Micro clock to output delay of source is 0.376 ns" {  } { { "timer.vhd" "" { Text "F:/quartus/digital_clock/timer.vhd" 240 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.333 ns + " "Info: + Micro setup delay of destination is 0.333 ns" {  } { { "timer.vhd" "" { Text "F:/quartus/digital_clock/timer.vhd" 242 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.871 ns" { timer:inst|TWINKLE timer:inst|Selector21~0 timer:inst|HOUR0[2] } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "4.871 ns" { timer:inst|TWINKLE {} timer:inst|Selector21~0 {} timer:inst|HOUR0[2] {} } { 0.000ns 0.975ns 3.105ns } { 0.000ns 0.200ns 0.591ns } "" } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.547 ns" { clk timer:inst|HOUR0[2] } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.547 ns" { clk {} clk~combout {} timer:inst|HOUR0[2] {} } { 0.000ns 0.000ns 1.466ns } { 0.000ns 1.163ns 0.918ns } "" } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.547 ns" { clk timer:inst|TWINKLE } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.547 ns" { clk {} clk~combout {} timer:inst|TWINKLE {} } { 0.000ns 0.000ns 1.466ns } { 0.000ns 1.163ns 0.918ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "CLK_32768 register music:inst6\|count\[1\] register music:inst6\|beep_reg 58.4 MHz 17.123 ns Internal " "Info: Clock \"CLK_32768\" has Internal fmax of 58.4 MHz between source register \"music:inst6\|count\[1\]\" and destination register \"music:inst6\|beep_reg\" (period= 17.123 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "13.202 ns + Longest register register " "Info: + Longest register to register delay is 13.202 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns music:inst6\|count\[1\] 1 REG LC_X1_Y6_N7 14 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X1_Y6_N7; Fanout = 14; REG Node = 'music:inst6\|count\[1\]'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { music:inst6|count[1] } "NODE_NAME" } } { "music.vhd" "" { Text "F:/quartus/digital_clock/music.vhd" 86 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.384 ns) + CELL(0.914 ns) 2.298 ns music:inst6\|Mux5~0 2 COMB LC_X1_Y6_N5 3 " "Info: 2: + IC(1.384 ns) + CELL(0.914 ns) = 2.298 ns; Loc. = LC_X1_Y6_N5; Fanout = 3; COMB Node = 'music:inst6\|Mux5~0'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.298 ns" { music:inst6|count[1] music:inst6|Mux5~0 } "NODE_NAME" } } { "music.vhd" "" { Text "F:/quartus/digital_clock/music.vhd" 111 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.999 ns) + CELL(0.200 ns) 5.497 ns music:inst6\|Mux5~1 3 COMB LC_X2_Y6_N4 1 " "Info: 3: + IC(2.999 ns) + CELL(0.200 ns) = 5.497 ns; Loc. = LC_X2_Y6_N4; Fanout = 1; COMB Node = 'music:inst6\|Mux5~1'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.199 ns" { music:inst6|Mux5~0 music:inst6|Mux5~1 } "NODE_NAME" } } { "music.vhd" "" { Text "F:/quartus/digital_clock/music.vhd" 111 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.787 ns) + CELL(0.511 ns) 6.795 ns music:inst6\|Equal1~0 4 COMB LC_X2_Y6_N7 1 " "Info: 4: + IC(0.787 ns) + CELL(0.511 ns) = 6.795 ns; Loc. = LC_X2_Y6_N7; Fanout = 1; COMB Node = 'music:inst6\|Equal1~0'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.298 ns" { music:inst6|Mux5~1 music:inst6|Equal1~0 } "NODE_NAME" } } { "music.vhd" "" { Text "F:/quartus/digital_clock/music.vhd" 62 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.764 ns) + CELL(0.200 ns) 8.759 ns music:inst6\|Equal1~1 5 COMB LC_X2_Y7_N1 1 " "Info: 5: + IC(1.764 ns) + CELL(0.200 ns) = 8.759 ns; Loc. = LC_X2_Y7_N1; Fanout = 1; COMB Node = 'music:inst6\|Equal1~1'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.964 ns" { music:inst6|Equal1~0 music:inst6|Equal1~1 } "NODE_NAME" } } { "music.vhd" "" { Text "F:/quartus/digital_clock/music.vhd" 62 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.731 ns) + CELL(0.740 ns) 10.230 ns music:inst6\|Equal1~5 6 COMB LC_X2_Y7_N9 7 " "Info: 6: + IC(0.731 ns) + CELL(0.740 ns) = 10.230 ns; Loc. = LC_X2_Y7_N9; Fanout = 7; COMB Node = 'music:inst6\|Equal1~5'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.471 ns" { music:inst6|Equal1~1 music:inst6|Equal1~5 } "NODE_NAME" } } { "music.vhd" "" { Text "F:/quartus/digital_clock/music.vhd" 62 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.381 ns) + CELL(0.591 ns) 13.202 ns music:inst6\|beep_reg 7 REG LC_X6_Y6_N9 2 " "Info: 7: + IC(2.381 ns) + CELL(0.591 ns) = 13.202 ns; Loc. = LC_X6_Y6_N9; Fanout = 2; REG Node = 'music:inst6\|beep_reg'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.972 ns" { music:inst6|Equal1~5 music:inst6|beep_reg } "NODE_NAME" } } { "music.vhd" "" { Text "F:/quartus/digital_clock/music.vhd" 59 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.156 ns ( 23.91 % ) " "Info: Total cell delay = 3.156 ns ( 23.91 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "10.046 ns ( 76.09 % ) " "Info: Total interconnect delay = 10.046 ns ( 76.09 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "13.202 ns" { music:inst6|count[1] music:inst6|Mux5~0 music:inst6|Mux5~1 music:inst6|Equal1~0 music:inst6|Equal1~1 music:inst6|Equal1~5 music:inst6|beep_reg } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "13.202 ns" { music:inst6|count[1] {} music:inst6|Mux5~0 {} music:inst6|Mux5~1 {} music:inst6|Equal1~0 {} music:inst6|Equal1~1 {} music:inst6|Equal1~5 {} music:inst6|beep_reg {} } { 0.000ns 1.384ns 2.999ns 0.787ns 1.764ns 0.731ns 2.381ns } { 0.000ns 0.914ns 0.200ns 0.511ns 0.200ns 0.740ns 0.591ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-3.212 ns - Smallest " "Info: - Smallest clock skew is -3.212 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK_32768 destination 6.235 ns + Shortest register " "Info: + Shortest clock path from clock \"CLK_32768\" to destination register is 6.235 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.132 ns) 1.132 ns CLK_32768 1 CLK PIN_56 20 " "Info: 1: + IC(0.000 ns) + CELL(1.132 ns) = 1.132 ns; Loc. = PIN_56; Fanout = 20; CLK Node = 'CLK_32768'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK_32768 } "NODE_NAME" } } { "digital_clock.bdf" "" { Schematic "F:/quartus/digital_clock/digital_clock.bdf" { { 1264 1320 1488 1280 "CLK_32768" "" } { 1256 1488 1680 1272 "CLK_32768" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.185 ns) + CELL(0.918 ns) 6.235 ns music:inst6\|beep_reg 2 REG LC_X6_Y6_N9 2 " "Info: 2: + IC(4.185 ns) + CELL(0.918 ns) = 6.235 ns; Loc. = LC_X6_Y6_N9; Fanout = 2; REG Node = 'music:inst6\|beep_reg'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.103 ns" { CLK_32768 music:inst6|beep_reg } "NODE_NAME" } } { "music.vhd" "" { Text "F:/quartus/digital_clock/music.vhd" 59 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.050 ns ( 32.88 % ) " "Info: Total cell delay = 2.050 ns ( 32.88 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.185 ns ( 67.12 % ) " "Info: Total interconnect delay = 4.185 ns ( 67.12 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.235 ns" { CLK_32768 music:inst6|beep_reg } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "6.235 ns" { CLK_32768 {} CLK_32768~combout {} music:inst6|beep_reg {} } { 0.000ns 0.000ns 4.185ns } { 0.000ns 1.132ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK_32768 source 9.447 ns - Longest register " "Info: - Longest clock path from clock \"CLK_32768\" to source register is 9.447 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.132 ns) 1.132 ns CLK_32768 1 CLK PIN_56 20 " "Info: 1: + IC(0.000 ns) + CELL(1.132 ns) = 1.132 ns; Loc. = PIN_56; Fanout = 20; CLK Node = 'CLK_32768'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK_32768 } "NODE_NAME" } } { "digital_clock.bdf" "" { Schematic "F:/quartus/digital_clock/digital_clock.bdf" { { 1264 1320 1488 1280 "CLK_32768" "" } { 1256 1488 1680 1272 "CLK_32768" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.185 ns) + CELL(1.294 ns) 6.611 ns music:inst6\|clk4hz 2 REG LC_X2_Y5_N8 7 " "Info: 2: + IC(4.185 ns) + CELL(1.294 ns) = 6.611 ns; Loc. = LC_X2_Y5_N8; Fanout = 7; REG Node = 'music:inst6\|clk4hz'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.479 ns" { CLK_32768 music:inst6|clk4hz } "NODE_NAME" } } { "music.vhd" "" { Text "F:/quartus/digital_clock/music.vhd" 51 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.918 ns) + CELL(0.918 ns) 9.447 ns music:inst6\|count\[1\] 3 REG LC_X1_Y6_N7 14 " "Info: 3: + IC(1.918 ns) + CELL(0.918 ns) = 9.447 ns; Loc. = LC_X1_Y6_N7; Fanout = 14; REG Node = 'music:inst6\|count\[1\]'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.836 ns" { music:inst6|clk4hz music:inst6|count[1] } "NODE_NAME" } } { "music.vhd" "" { Text "F:/quartus/digital_clock/music.vhd" 86 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.344 ns ( 35.40 % ) " "Info: Total cell delay = 3.344 ns ( 35.40 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.103 ns ( 64.60 % ) " "Info: Total interconnect delay = 6.103 ns ( 64.60 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "9.447 ns" { CLK_32768 music:inst6|clk4hz music:inst6|count[1] } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "9.447 ns" { CLK_32768 {} CLK_32768~combout {} music:inst6|clk4hz {} music:inst6|count[1] {} } { 0.000ns 0.000ns 4.185ns 1.918ns } { 0.000ns 1.132ns 1.294ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.235 ns" { CLK_32768 music:inst6|beep_reg } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "6.235 ns" { CLK_32768 {} CLK_32768~combout {} music:inst6|beep_reg {} } { 0.000ns 0.000ns 4.185ns } { 0.000ns 1.132ns 0.918ns } "" } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "9.447 ns" { CLK_32768 music:inst6|clk4hz music:inst6|count[1] } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "9.447 ns" { CLK_32768 {} CLK_32768~combout {} music:inst6|clk4hz {} music:inst6|count[1] {} } { 0.000ns 0.000ns 4.185ns 1.918ns } { 0.000ns 1.132ns 1.294ns 0.918ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.376 ns + " "Info: + Micro clock to output delay of source is 0.376 ns" {  } { { "music.vhd" "" { Text "F:/quartus/digital_clock/music.vhd" 86 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.333 ns + " "Info: + Micro setup delay of destination is 0.333 ns" {  } { { "music.vhd" "" { Text "F:/quartus/digital_clock/music.vhd" 59 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "13.202 ns" { music:inst6|count[1] music:inst6|Mux5~0 music:inst6|Mux5~1 music:inst6|Equal1~0 music:inst6|Equal1~1 music:inst6|Equal1~5 music:inst6|beep_reg } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "13.202 ns" { music:inst6|count[1] {} music:inst6|Mux5~0 {} music:inst6|Mux5~1 {} music:inst6|Equal1~0 {} music:inst6|Equal1~1 {} music:inst6|Equal1~5 {} music:inst6|beep_reg {} } { 0.000ns 1.384ns 2.999ns 0.787ns 1.764ns 0.731ns 2.381ns } { 0.000ns 0.914ns 0.200ns 0.511ns 0.200ns 0.740ns 0.591ns } "" } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.235 ns" { CLK_32768 music:inst6|beep_reg } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "6.235 ns" { CLK_32768 {} CLK_32768~combout {} music:inst6|beep_reg {} } { 0.000ns 0.000ns 4.185ns } { 0.000ns 1.132ns 0.918ns } "" } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "9.447 ns" { CLK_32768 music:inst6|clk4hz music:inst6|count[1] } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "9.447 ns" { CLK_32768 {} CLK_32768~combout {} music:inst6|clk4hz {} music:inst6|count[1] {} } { 0.000ns 0.000ns 4.185ns 1.918ns } { 0.000ns 1.132ns 1.294ns 0.918ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "timer:inst\|SEC1\[0\] EN_ALM clk 2.554 ns register " "Info: tsu for register \"timer:inst\|SEC1\[0\]\" (data pin = \"EN_ALM\", clock pin = \"clk\") is 2.554 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.768 ns + Longest pin register " "Info: + Longest pin to register delay is 5.768 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.132 ns) 1.132 ns EN_ALM 1 PIN PIN_27 5 " "Info: 1: + IC(0.000 ns) + CELL(1.132 ns) = 1.132 ns; Loc. = PIN_27; Fanout = 5; PIN Node = 'EN_ALM'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { EN_ALM } "NODE_NAME" } } { "digital_clock.bdf" "" { Schematic "F:/quartus/digital_clock/digital_clock.bdf" { { 904 1320 1488 920 "EN_ALM" "" } { 896 1488 1816 912 "EN_ALM" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.356 ns) + CELL(0.280 ns) 5.768 ns timer:inst\|SEC1\[0\] 2 REG LC_X1_Y4_N4 1 " "Info: 2: + IC(4.356 ns) + CELL(0.280 ns) = 5.768 ns; Loc. = LC_X1_Y4_N4; Fanout = 1; REG Node = 'timer:inst\|SEC1\[0\]'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.636 ns" { EN_ALM timer:inst|SEC1[0] } "NODE_NAME" } } { "timer.vhd" "" { Text "F:/quartus/digital_clock/timer.vhd" 242 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.412 ns ( 24.48 % ) " "Info: Total cell delay = 1.412 ns ( 24.48 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.356 ns ( 75.52 % ) " "Info: Total interconnect delay = 4.356 ns ( 75.52 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.768 ns" { EN_ALM timer:inst|SEC1[0] } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "5.768 ns" { EN_ALM {} EN_ALM~combout {} timer:inst|SEC1[0] {} } { 0.000ns 0.000ns 4.356ns } { 0.000ns 1.132ns 0.280ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.333 ns + " "Info: + Micro setup delay of destination is 0.333 ns" {  } { { "timer.vhd" "" { Text "F:/quartus/digital_clock/timer.vhd" 242 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 3.547 ns - Shortest register " "Info: - Shortest clock path from clock \"clk\" to destination register is 3.547 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns clk 1 CLK PIN_64 29 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_64; Fanout = 29; CLK Node = 'clk'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "digital_clock.bdf" "" { Schematic "F:/quartus/digital_clock/digital_clock.bdf" { { 760 1320 1488 776 "clk" "" } { 752 1570 1592 768 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.466 ns) + CELL(0.918 ns) 3.547 ns timer:inst\|SEC1\[0\] 2 REG LC_X1_Y4_N4 1 " "Info: 2: + IC(1.466 ns) + CELL(0.918 ns) = 3.547 ns; Loc. = LC_X1_Y4_N4; Fanout = 1; REG Node = 'timer:inst\|SEC1\[0\]'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.384 ns" { clk timer:inst|SEC1[0] } "NODE_NAME" } } { "timer.vhd" "" { Text "F:/quartus/digital_clock/timer.vhd" 242 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.081 ns ( 58.67 % ) " "Info: Total cell delay = 2.081 ns ( 58.67 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.466 ns ( 41.33 % ) " "Info: Total interconnect delay = 1.466 ns ( 41.33 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.547 ns" { clk timer:inst|SEC1[0] } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.547 ns" { clk {} clk~combout {} timer:inst|SEC1[0] {} } { 0.000ns 0.000ns 1.466ns } { 0.000ns 1.163ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.768 ns" { EN_ALM timer:inst|SEC1[0] } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "5.768 ns" { EN_ALM {} EN_ALM~combout {} timer:inst|SEC1[0] {} } { 0.000ns 0.000ns 4.356ns } { 0.000ns 1.132ns 0.280ns } "" } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.547 ns" { clk timer:inst|SEC1[0] } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.547 ns" { clk {} clk~combout {} timer:inst|SEC1[0] {} } { 0.000ns 0.000ns 1.466ns } { 0.000ns 1.163ns 0.918ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "scan_clk ALARM timer:inst\|ALARM 16.588 ns register " "Info: tco from clock \"scan_clk\" to destination pin \"ALARM\" through register \"timer:inst\|ALARM\" is 16.588 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "scan_clk source 11.940 ns + Longest register " "Info: + Longest clock path from clock \"scan_clk\" to source register is 11.940 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns scan_clk 1 CLK PIN_62 20 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_62; Fanout = 20; CLK Node = 'scan_clk'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { scan_clk } "NODE_NAME" } } { "digital_clock.bdf" "" { Schematic "F:/quartus/digital_clock/digital_clock.bdf" { { 704 1320 1488 720 "scan_clk" "" } { 696 2248 2336 776 "scan_clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.466 ns) + CELL(1.294 ns) 3.923 ns debounce:inst2\|d1 2 REG LC_X10_Y3_N2 2 " "Info: 2: + IC(1.466 ns) + CELL(1.294 ns) = 3.923 ns; Loc. = LC_X10_Y3_N2; Fanout = 2; REG Node = 'debounce:inst2\|d1'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.760 ns" { scan_clk debounce:inst2|d1 } "NODE_NAME" } } { "debounce.vhd" "" { Text "F:/quartus/digital_clock/debounce.vhd" 45 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.938 ns) + CELL(0.740 ns) 5.601 ns debounce:inst2\|key_output 3 COMB LC_X10_Y3_N6 6 " "Info: 3: + IC(0.938 ns) + CELL(0.740 ns) = 5.601 ns; Loc. = LC_X10_Y3_N6; Fanout = 6; COMB Node = 'debounce:inst2\|key_output'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.678 ns" { debounce:inst2|d1 debounce:inst2|key_output } "NODE_NAME" } } { "debounce.vhd" "" { Text "F:/quartus/digital_clock/debounce.vhd" 35 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.692 ns) + CELL(1.294 ns) 7.587 ns timer:inst\|cur_state.sethour 4 REG LC_X10_Y3_N3 17 " "Info: 4: + IC(0.692 ns) + CELL(1.294 ns) = 7.587 ns; Loc. = LC_X10_Y3_N3; Fanout = 17; REG Node = 'timer:inst\|cur_state.sethour'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.986 ns" { debounce:inst2|key_output timer:inst|cur_state.sethour } "NODE_NAME" } } { "timer.vhd" "" { Text "F:/quartus/digital_clock/timer.vhd" 66 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.908 ns) + CELL(0.200 ns) 8.695 ns timer:inst\|process_3~6 5 COMB LC_X10_Y3_N7 2 " "Info: 5: + IC(0.908 ns) + CELL(0.200 ns) = 8.695 ns; Loc. = LC_X10_Y3_N7; Fanout = 2; COMB Node = 'timer:inst\|process_3~6'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.108 ns" { timer:inst|cur_state.sethour timer:inst|process_3~6 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.734 ns) + CELL(0.511 ns) 11.940 ns timer:inst\|ALARM 6 REG LC_X6_Y6_N8 1 " "Info: 6: + IC(2.734 ns) + CELL(0.511 ns) = 11.940 ns; Loc. = LC_X6_Y6_N8; Fanout = 1; REG Node = 'timer:inst\|ALARM'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.245 ns" { timer:inst|process_3~6 timer:inst|ALARM } "NODE_NAME" } } { "timer.vhd" "" { Text "F:/quartus/digital_clock/timer.vhd" 55 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "5.202 ns ( 43.57 % ) " "Info: Total cell delay = 5.202 ns ( 43.57 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.738 ns ( 56.43 % ) " "Info: Total interconnect delay = 6.738 ns ( 56.43 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "11.940 ns" { scan_clk debounce:inst2|d1 debounce:inst2|key_output timer:inst|cur_state.sethour timer:inst|process_3~6 timer:inst|ALARM } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "11.940 ns" { scan_clk {} scan_clk~combout {} debounce:inst2|d1 {} debounce:inst2|key_output {} timer:inst|cur_state.sethour {} timer:inst|process_3~6 {} timer:inst|ALARM {} } { 0.000ns 0.000ns 1.466ns 0.938ns 0.692ns 0.908ns 2.734ns } { 0.000ns 1.163ns 1.294ns 0.740ns 1.294ns 0.200ns 0.511ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns + " "Info: + Micro clock to output delay of source is 0.000 ns" {  } { { "timer.vhd" "" { Text "F:/quartus/digital_clock/timer.vhd" 55 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.648 ns + Longest register pin " "Info: + Longest register to pin delay is 4.648 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns timer:inst\|ALARM 1 REG LC_X6_Y6_N8 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X6_Y6_N8; Fanout = 1; REG Node = 'timer:inst\|ALARM'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { timer:inst|ALARM } "NODE_NAME" } } { "timer.vhd" "" { Text "F:/quartus/digital_clock/timer.vhd" 55 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.326 ns) + CELL(2.322 ns) 4.648 ns ALARM 2 PIN PIN_72 0 " "Info: 2: + IC(2.326 ns) + CELL(2.322 ns) = 4.648 ns; Loc. = PIN_72; Fanout = 0; PIN Node = 'ALARM'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.648 ns" { timer:inst|ALARM ALARM } "NODE_NAME" } } { "digital_clock.bdf" "" { Schematic "F:/quartus/digital_clock/digital_clock.bdf" { { 1080 2608 2784 1096 "ALARM" "" } { 1072 2272 2608 1088 "alarm" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.322 ns ( 49.96 % ) " "Info: Total cell delay = 2.322 ns ( 49.96 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.326 ns ( 50.04 % ) " "Info: Total interconnect delay = 2.326 ns ( 50.04 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.648 ns" { timer:inst|ALARM ALARM } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "4.648 ns" { timer:inst|ALARM {} ALARM {} } { 0.000ns 2.326ns } { 0.000ns 2.322ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "11.940 ns" { scan_clk debounce:inst2|d1 debounce:inst2|key_output timer:inst|cur_state.sethour timer:inst|process_3~6 timer:inst|ALARM } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "11.940 ns" { scan_clk {} scan_clk~combout {} debounce:inst2|d1 {} debounce:inst2|key_output {} timer:inst|cur_state.sethour {} timer:inst|process_3~6 {} timer:inst|ALARM {} } { 0.000ns 0.000ns 1.466ns 0.938ns 0.692ns 0.908ns 2.734ns } { 0.000ns 1.163ns 1.294ns 0.740ns 1.294ns 0.200ns 0.511ns } "" } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.648 ns" { timer:inst|ALARM ALARM } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "4.648 ns" { timer:inst|ALARM {} ALARM {} } { 0.000ns 2.326ns } { 0.000ns 2.322ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "timer:inst\|ALARM EN_REPORT scan_clk 4.385 ns register " "Info: th for register \"timer:inst\|ALARM\" (data pin = \"EN_REPORT\", clock pin = \"scan_clk\") is 4.385 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "scan_clk destination 11.940 ns + Longest register " "Info: + Longest clock path from clock \"scan_clk\" to destination register is 11.940 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns scan_clk 1 CLK PIN_62 20 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_62; Fanout = 20; CLK Node = 'scan_clk'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { scan_clk } "NODE_NAME" } } { "digital_clock.bdf" "" { Schematic "F:/quartus/digital_clock/digital_clock.bdf" { { 704 1320 1488 720 "scan_clk" "" } { 696 2248 2336 776 "scan_clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.466 ns) + CELL(1.294 ns) 3.923 ns debounce:inst2\|d1 2 REG LC_X10_Y3_N2 2 " "Info: 2: + IC(1.466 ns) + CELL(1.294 ns) = 3.923 ns; Loc. = LC_X10_Y3_N2; Fanout = 2; REG Node = 'debounce:inst2\|d1'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.760 ns" { scan_clk debounce:inst2|d1 } "NODE_NAME" } } { "debounce.vhd" "" { Text "F:/quartus/digital_clock/debounce.vhd" 45 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.938 ns) + CELL(0.740 ns) 5.601 ns debounce:inst2\|key_output 3 COMB LC_X10_Y3_N6 6 " "Info: 3: + IC(0.938 ns) + CELL(0.740 ns) = 5.601 ns; Loc. = LC_X10_Y3_N6; Fanout = 6; COMB Node = 'debounce:inst2\|key_output'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.678 ns" { debounce:inst2|d1 debounce:inst2|key_output } "NODE_NAME" } } { "debounce.vhd" "" { Text "F:/quartus/digital_clock/debounce.vhd" 35 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.692 ns) + CELL(1.294 ns) 7.587 ns timer:inst\|cur_state.sethour 4 REG LC_X10_Y3_N3 17 " "Info: 4: + IC(0.692 ns) + CELL(1.294 ns) = 7.587 ns; Loc. = LC_X10_Y3_N3; Fanout = 17; REG Node = 'timer:inst\|cur_state.sethour'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.986 ns" { debounce:inst2|key_output timer:inst|cur_state.sethour } "NODE_NAME" } } { "timer.vhd" "" { Text "F:/quartus/digital_clock/timer.vhd" 66 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.908 ns) + CELL(0.200 ns) 8.695 ns timer:inst\|process_3~6 5 COMB LC_X10_Y3_N7 2 " "Info: 5: + IC(0.908 ns) + CELL(0.200 ns) = 8.695 ns; Loc. = LC_X10_Y3_N7; Fanout = 2; COMB Node = 'timer:inst\|process_3~6'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.108 ns" { timer:inst|cur_state.sethour timer:inst|process_3~6 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.734 ns) + CELL(0.511 ns) 11.940 ns timer:inst\|ALARM 6 REG LC_X6_Y6_N8 1 " "Info: 6: + IC(2.734 ns) + CELL(0.511 ns) = 11.940 ns; Loc. = LC_X6_Y6_N8; Fanout = 1; REG Node = 'timer:inst\|ALARM'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.245 ns" { timer:inst|process_3~6 timer:inst|ALARM } "NODE_NAME" } } { "timer.vhd" "" { Text "F:/quartus/digital_clock/timer.vhd" 55 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "5.202 ns ( 43.57 % ) " "Info: Total cell delay = 5.202 ns ( 43.57 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.738 ns ( 56.43 % ) " "Info: Total interconnect delay = 6.738 ns ( 56.43 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "11.940 ns" { scan_clk debounce:inst2|d1 debounce:inst2|key_output timer:inst|cur_state.sethour timer:inst|process_3~6 timer:inst|ALARM } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "11.940 ns" { scan_clk {} scan_clk~combout {} debounce:inst2|d1 {} debounce:inst2|key_output {} timer:inst|cur_state.sethour {} timer:inst|process_3~6 {} timer:inst|ALARM {} } { 0.000ns 0.000ns 1.466ns 0.938ns 0.692ns 0.908ns 2.734ns } { 0.000ns 1.163ns 1.294ns 0.740ns 1.294ns 0.200ns 0.511ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.000 ns + " "Info: + Micro hold delay of destination is 0.000 ns" {  } { { "timer.vhd" "" { Text "F:/quartus/digital_clock/timer.vhd" 55 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.555 ns - Shortest pin register " "Info: - Shortest pin to register delay is 7.555 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.132 ns) 1.132 ns EN_REPORT 1 PIN PIN_29 2 " "Info: 1: + IC(0.000 ns) + CELL(1.132 ns) = 1.132 ns; Loc. = PIN_29; Fanout = 2; PIN Node = 'EN_REPORT'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { EN_REPORT } "NODE_NAME" } } { "digital_clock.bdf" "" { Schematic "F:/quartus/digital_clock/digital_clock.bdf" { { 944 1320 1488 960 "EN_REPORT" "" } { 936 1488 1816 952 "EN_REPORT" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.445 ns) + CELL(0.200 ns) 5.777 ns timer:inst\|process_3~5 2 COMB LC_X6_Y6_N0 1 " "Info: 2: + IC(4.445 ns) + CELL(0.200 ns) = 5.777 ns; Loc. = LC_X6_Y6_N0; Fanout = 1; COMB Node = 'timer:inst\|process_3~5'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.645 ns" { EN_REPORT timer:inst|process_3~5 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.762 ns) + CELL(0.511 ns) 7.050 ns timer:inst\|ALARM~9 3 COMB LC_X6_Y6_N7 1 " "Info: 3: + IC(0.762 ns) + CELL(0.511 ns) = 7.050 ns; Loc. = LC_X6_Y6_N7; Fanout = 1; COMB Node = 'timer:inst\|ALARM~9'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.273 ns" { timer:inst|process_3~5 timer:inst|ALARM~9 } "NODE_NAME" } } { "timer.vhd" "" { Text "F:/quartus/digital_clock/timer.vhd" 55 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.305 ns) + CELL(0.200 ns) 7.555 ns timer:inst\|ALARM 4 REG LC_X6_Y6_N8 1 " "Info: 4: + IC(0.305 ns) + CELL(0.200 ns) = 7.555 ns; Loc. = LC_X6_Y6_N8; Fanout = 1; REG Node = 'timer:inst\|ALARM'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.505 ns" { timer:inst|ALARM~9 timer:inst|ALARM } "NODE_NAME" } } { "timer.vhd" "" { Text "F:/quartus/digital_clock/timer.vhd" 55 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.043 ns ( 27.04 % ) " "Info: Total cell delay = 2.043 ns ( 27.04 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.512 ns ( 72.96 % ) " "Info: Total interconnect delay = 5.512 ns ( 72.96 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "7.555 ns" { EN_REPORT timer:inst|process_3~5 timer:inst|ALARM~9 timer:inst|ALARM } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "7.555 ns" { EN_REPORT {} EN_REPORT~combout {} timer:inst|process_3~5 {} timer:inst|ALARM~9 {} timer:inst|ALARM {} } { 0.000ns 0.000ns 4.445ns 0.762ns 0.305ns } { 0.000ns 1.132ns 0.200ns 0.511ns 0.200ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "11.940 ns" { scan_clk debounce:inst2|d1 debounce:inst2|key_output timer:inst|cur_state.sethour timer:inst|process_3~6 timer:inst|ALARM } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "11.940 ns" { scan_clk {} scan_clk~combout {} debounce:inst2|d1 {} debounce:inst2|key_output {} timer:inst|cur_state.sethour {} timer:inst|process_3~6 {} timer:inst|ALARM {} } { 0.000ns 0.000ns 1.466ns 0.938ns 0.692ns 0.908ns 2.734ns } { 0.000ns 1.163ns 1.294ns 0.740ns 1.294ns 0.200ns 0.511ns } "" } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "7.555 ns" { EN_REPORT timer:inst|process_3~5 timer:inst|ALARM~9 timer:inst|ALARM } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "7.555 ns" { EN_REPORT {} EN_REPORT~combout {} timer:inst|process_3~5 {} timer:inst|ALARM~9 {} timer:inst|ALARM {} } { 0.000ns 0.000ns 4.445ns 0.762ns 0.305ns } { 0.000ns 1.132ns 0.200ns 0.511ns 0.200ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 4 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "201 " "Info: Peak virtual memory: 201 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jun 12 16:53:17 2017 " "Info: Processing ended: Mon Jun 12 16:53:17 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
