/*
 * Copyright (c) 2015-2016 MediaTek Inc.
 * This program is free software; you can redistribute it and/or modify
 * it under the terms of the GNU General Public License version 2 as
 * published by the Free Software Foundation.
 *
 * This program is distributed in the hope that it will be useful,
 * but WITHOUT ANY WARRANTY; without even the implied warranty of
 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
 * GNU General Public License for more details.
 */
#ifndef _DTS_IOMMU_PORT_MT6779_H_
#define _DTS_IOMMU_PORT_MT6779_H_

#define MTK_M4U_ID(larb, port)	(((larb) << 5) | (port))

/* Local arbiter ID */
#define MTK_M4U_TO_LARB(id)		(((id) >> 5) & 0xf)
/* PortID within the local arbiter */
#define MTK_M4U_TO_PORT(id)		((id) & 0x1f)

#define MTK_IOMMU_LARB_NR		11

/* larb0 */
#define M4U_PORT_DISP_POSTMASK0		MTK_M4U_ID(0, 0)
#define M4U_PORT_DISP_OVL0_HDR		MTK_M4U_ID(0, 1)
#define M4U_PORT_DISP_OVL1_HDR		MTK_M4U_ID(0, 2)
#define M4U_PORT_DISP_OVL0		MTK_M4U_ID(0, 3)
#define M4U_PORT_DISP_OVL1		MTK_M4U_ID(0, 4)
#define M4U_PORT_DISP_PVRIC0		MTK_M4U_ID(0, 5)
#define M4U_PORT_DISP_RDMA0		MTK_M4U_ID(0, 6)
#define M4U_PORT_DISP_WDMA0		MTK_M4U_ID(0, 7)
#define M4U_PORT_DISP_FAKE0		MTK_M4U_ID(0, 8)

/* larb1 */
#define M4U_PORT_DISP_OVL0_2L_HDR	MTK_M4U_ID(1, 0)
#define M4U_PORT_DISP_OVL1_2L_HDR	MTK_M4U_ID(1, 1)
#define M4U_PORT_DISP_OVL0_2L		MTK_M4U_ID(1, 2)
#define M4U_PORT_DISP_OVL1_2L		MTK_M4U_ID(1, 3)
#define M4U_PORT_DISP_RDMA1		MTK_M4U_ID(1, 4)
#define M4U_PORT_MDP_PVRIC0		MTK_M4U_ID(1, 5)
#define M4U_PORT_MDP_PVRIC1		MTK_M4U_ID(1, 6)
#define M4U_PORT_MDP_RDMA0		MTK_M4U_ID(1, 7)
#define M4U_PORT_MDP_RDMA1		MTK_M4U_ID(1, 8)
#define M4U_PORT_MDP_WROT0_R		MTK_M4U_ID(1, 9)
#define M4U_PORT_MDP_WROT0_W		MTK_M4U_ID(1, 10)
#define M4U_PORT_MDP_WROT1_R		MTK_M4U_ID(1, 11)
#define M4U_PORT_MDP_WROT1_W		MTK_M4U_ID(1, 12)
#define M4U_PORT_DISP_FAKE1		MTK_M4U_ID(1, 13)

/* larb2-VDEC */
#define M4U_PORT_HW_VDEC_MC_EXT          MTK_M4U_ID(2, 0)
#define M4U_PORT_HW_VDEC_UFO_EXT         MTK_M4U_ID(2, 1)
#define M4U_PORT_HW_VDEC_PP_EXT          MTK_M4U_ID(2, 2)
#define M4U_PORT_HW_VDEC_PRED_RD_EXT     MTK_M4U_ID(2, 3)
#define M4U_PORT_HW_VDEC_PRED_WR_EXT     MTK_M4U_ID(2, 4)
#define M4U_PORT_HW_VDEC_PPWRAP_EXT      MTK_M4U_ID(2, 5)
#define M4U_PORT_HW_VDEC_TILE_EXT        MTK_M4U_ID(2, 6)
#define M4U_PORT_HW_VDEC_VLD_EXT         MTK_M4U_ID(2, 7)
#define M4U_PORT_HW_VDEC_VLD2_EXT        MTK_M4U_ID(2, 8)
#define M4U_PORT_HW_VDEC_AVC_MV_EXT      MTK_M4U_ID(2, 9)
#define M4U_PORT_HW_VDEC_UFO_ENC_EXT     MTK_M4U_ID(2, 10)
#define M4U_PORT_HW_VDEC_RG_CTRL_DMA_EXT MTK_M4U_ID(2, 11)

/*larb3-VENC*/
#define M4U_PORT_VENC_RCPU		MTK_M4U_ID(3, 0)
#define M4U_PORT_VENC_REC		MTK_M4U_ID(3, 1)
#define M4U_PORT_VENC_BSDMA		MTK_M4U_ID(3, 2)
#define M4U_PORT_VENC_SV_COMV		MTK_M4U_ID(3, 3)
#define M4U_PORT_VENC_RD_COMV		MTK_M4U_ID(3, 4)
#define M4U_PORT_VENC_NBM_RDMA		MTK_M4U_ID(3, 5)
#define M4U_PORT_VENC_NBM_RDMA_LITE	MTK_M4U_ID(3, 6)
#define M4U_PORT_JPGENC_Y_RDMA		MTK_M4U_ID(3, 7)
#define M4U_PORT_JPGENC_C_RDMA		MTK_M4U_ID(3, 8)
#define M4U_PORT_JPGENC_Q_TABLE		MTK_M4U_ID(3, 9)
#define M4U_PORT_JPGENC_BSDMA		MTK_M4U_ID(3, 10)
#define M4U_PORT_JPGEDC_WDMA		MTK_M4U_ID(3, 11)
#define M4U_PORT_JPGEDC_BSDMA		MTK_M4U_ID(3, 12)
#define M4U_PORT_VENC_NBM_WDMA		MTK_M4U_ID(3, 13)
#define M4U_PORT_VENC_NBM_WDMA_LITE	MTK_M4U_ID(3, 14)
#define M4U_PORT_VENC_CUR_LUMA		MTK_M4U_ID(3, 15)
#define M4U_PORT_VENC_CUR_CHROMA	MTK_M4U_ID(3, 16)
#define M4U_PORT_VENC_REF_LUMA		MTK_M4U_ID(3, 17)
#define M4U_PORT_VENC_REF_CHROMA	MTK_M4U_ID(3, 18)

/*larb4-dummy*/

/*larb5-IMG*/
#define M4U_PORT_IMGI_D1		MTK_M4U_ID(5, 0)
#define M4U_PORT_IMGBI_D1		MTK_M4U_ID(5, 1)
#define M4U_PORT_DMGI_D1		MTK_M4U_ID(5, 2)
#define M4U_PORT_DEPI_D1		MTK_M4U_ID(5, 3)
#define M4U_PORT_LCEI_D1		MTK_M4U_ID(5, 4)
#define M4U_PORT_SMTI_D1		MTK_M4U_ID(5, 5)
#define M4U_PORT_SMTO_D2		MTK_M4U_ID(5, 6)
#define M4U_PORT_SMTO_D1		MTK_M4U_ID(5, 7)
#define M4U_PORT_CRZO_D1		MTK_M4U_ID(5, 8)
#define M4U_PORT_IMG3O_D1		MTK_M4U_ID(5, 9)
#define M4U_PORT_VIPI_D1		MTK_M4U_ID(5, 10)
#define M4U_PORT_WPE_RDMA1		MTK_M4U_ID(5, 11)
#define M4U_PORT_WPE_RDMA0		MTK_M4U_ID(5, 12)
#define M4U_PORT_WPE_WDMA		MTK_M4U_ID(5, 13)
#define M4U_PORT_TIMGO_D1		MTK_M4U_ID(5, 14)
#define M4U_PORT_MFB_RDMA0		MTK_M4U_ID(5, 15)
#define M4U_PORT_MFB_RDMA1		MTK_M4U_ID(5, 16)
#define M4U_PORT_MFB_RDMA2		MTK_M4U_ID(5, 17)
#define M4U_PORT_MFB_RDMA3		MTK_M4U_ID(5, 18)
#define M4U_PORT_WDMA			MTK_M4U_ID(5, 19)
#define M4U_PORT_RESERVE1		MTK_M4U_ID(5, 20)
#define M4U_PORT_RESERVE2		MTK_M4U_ID(5, 21)
#define M4U_PORT_RESERVE3		MTK_M4U_ID(5, 22)
#define M4U_PORT_RESERVE4		MTK_M4U_ID(5, 23)
#define M4U_PORT_RESERVE5		MTK_M4U_ID(5, 24)
#define M4U_PORT_RESERVE6		MTK_M4U_ID(5, 25)

/*larb6-IMG*/
#define M4U_PORT_IMG_IPUO		MTK_M4U_ID(6, 0)
#define M4U_PORT_IMG_IPU3O		MTK_M4U_ID(6, 1)
#define M4U_PORT_IMG_IPUI		MTK_M4U_ID(6, 2)

/*larb7-DVS*/
#define M4U_PORT_DVS_RDMA		MTK_M4U_ID(7, 0)
#define M4U_PORT_DVS_WDMA		MTK_M4U_ID(7, 1)
#define M4U_PORT_DVP_RDMA		MTK_M4U_ID(7, 2)
#define M4U_PORT_DVP_WDMA		MTK_M4U_ID(7, 3)

/*larb8-IPESYS*/
#define M4U_PORT_FDVT_RDA		MTK_M4U_ID(8, 0)
#define M4U_PORT_FDVT_RDB		MTK_M4U_ID(8, 1)
#define M4U_PORT_FDVT_WRA		MTK_M4U_ID(8, 2)
#define M4U_PORT_FDVT_WRB		MTK_M4U_ID(8, 3)
#define M4U_PORT_FE_RD0			MTK_M4U_ID(8, 4)
#define M4U_PORT_FE_RD1			MTK_M4U_ID(8, 5)
#define M4U_PORT_FE_WR0			MTK_M4U_ID(8, 6)
#define M4U_PORT_FE_WR1			MTK_M4U_ID(8, 7)
#define M4U_PORT_RSC_RDMA0		MTK_M4U_ID(8, 8)
#define M4U_PORT_RSC_WDMA		MTK_M4U_ID(8, 9)

/*larb9-CAM*/
#define M4U_PORT_CAM_IMGO_C		MTK_M4U_ID(9, 0)
#define M4U_PORT_CAM_RRZO_C		MTK_M4U_ID(9, 1)
#define M4U_PORT_CAM_LSCI_C		MTK_M4U_ID(9, 2)
#define M4U_PORT_CAM_BPCI_C		MTK_M4U_ID(9, 3)
#define M4U_PORT_CAM_IMGCO_C		MTK_M4U_ID(9, 4)
#define M4U_PORT_CAM_PDI_C		MTK_M4U_ID(9, 5)
#define M4U_PORT_CAM_CRZO_C		MTK_M4U_ID(9, 6)
#define M4U_PORT_CAM_CRZO_R2_C		MTK_M4U_ID(9, 7)
#define M4U_PORT_CAM_CAMSV_1		MTK_M4U_ID(9, 8)
#define M4U_PORT_CAM_CAMSV_2		MTK_M4U_ID(9, 9)
#define M4U_PORT_CAM_CAMSV_3		MTK_M4U_ID(9, 10)
#define M4U_PORT_CAM_CAMSV_4		MTK_M4U_ID(9, 11)
#define M4U_PORT_CAM_CAMSV_5		MTK_M4U_ID(9, 12)
#define M4U_PORT_CAM_CAMSV_6		MTK_M4U_ID(9, 13)
#define M4U_PORT_CAM_MQEO_C		MTK_M4U_ID(9, 14)
#define M4U_PORT_CAM_AFO_C		MTK_M4U_ID(9, 15)
#define M4U_PORT_CAM_PDO_C		MTK_M4U_ID(9, 16)
#define M4U_PORT_CAM_RAWI_C		MTK_M4U_ID(9, 17)
#define M4U_PORT_CAM_RAWI_R4_C		MTK_M4U_ID(9, 18)
#define M4U_PORT_CAM_LCESO_C		MTK_M4U_ID(9, 19)
#define M4U_PORT_CAM_RSSO_C		MTK_M4U_ID(9, 20)
#define M4U_PORT_CAM_CCUI		MTK_M4U_ID(9, 21)
#define M4U_PORT_CAM_CCUO		MTK_M4U_ID(9, 22)
#define M4U_PORT_CAM_FAKE		MTK_M4U_ID(9, 23)

/*larb10-CAM_A*/
#define M4U_PORT_CAM_IMGO_A		MTK_M4U_ID(10, 0)
#define M4U_PORT_CAM_RRZO_A		MTK_M4U_ID(10, 1)
#define M4U_PORT_CAM_LSCI_A		MTK_M4U_ID(10, 2)
#define M4U_PORT_CAM_BPCI_A		MTK_M4U_ID(10, 3)
#define M4U_PORT_CAM_IMGCO_A		MTK_M4U_ID(10, 4)
#define M4U_PORT_CAM_PDI_A		MTK_M4U_ID(10, 5)
#define M4U_PORT_CAM_CRZO_A		MTK_M4U_ID(10, 6)
#define M4U_PORT_CAM_CRZO_R2_A		MTK_M4U_ID(10, 7)
#define M4U_PORT_CAM_IMGO_B		MTK_M4U_ID(10, 8)
#define M4U_PORT_CAM_RRZO_B		MTK_M4U_ID(10, 9)
#define M4U_PORT_CAM_LSCI_B		MTK_M4U_ID(10, 10)
#define M4U_PORT_CAM_BPCI_B		MTK_M4U_ID(10, 11)
#define M4U_PORT_CAM_IMGCO_B		MTK_M4U_ID(10, 12)
#define M4U_PORT_CAM_PDI_B		MTK_M4U_ID(10, 13)
#define M4U_PORT_CAM_CRZO_B		MTK_M4U_ID(10, 14)
#define M4U_PORT_CAM_CRZO_R2_B		MTK_M4U_ID(10, 15)
#define M4U_PORT_CAM_CAMSV_0		MTK_M4U_ID(10, 16)
#define M4U_PORT_CAM_MQEO_A		MTK_M4U_ID(10, 17)
#define M4U_PORT_CAM_AFO_A		MTK_M4U_ID(10, 18)
#define M4U_PORT_CAM_PDO_A		MTK_M4U_ID(10, 19)
#define M4U_PORT_CAM_RAWI_A		MTK_M4U_ID(10, 20)
#define M4U_PORT_CAM_RAWI_R4_A		MTK_M4U_ID(10, 21)
#define M4U_PORT_CAM_MQEO_B		MTK_M4U_ID(10, 22)
#define M4U_PORT_CAM_AFO_B		MTK_M4U_ID(10, 23)
#define M4U_PORT_CAM_PDO_B		MTK_M4U_ID(10, 24)
#define M4U_PORT_CAM_RAWI_B		MTK_M4U_ID(10, 25)
#define M4U_PORT_CAM_RAWI_R4_B		MTK_M4U_ID(10, 26)
#define M4U_PORT_CAM_LCESO_A		MTK_M4U_ID(10, 27)
#define M4U_PORT_CAM_RSSO_A		MTK_M4U_ID(10, 28)
#define M4U_PORT_CAM_LCESO_B		MTK_M4U_ID(10, 29)
#define M4U_PORT_CAM_RSSO_B		MTK_M4U_ID(10, 30)

/*larb11-CAM-IPU*/
#define M4U_PORT_CAM_IPUO		MTK_M4U_ID(11, 0)
#define M4U_PORT_CAM_IPU2O		MTK_M4U_ID(11, 1)
#define M4U_PORT_CAM_IPU3O		MTK_M4U_ID(11, 2)
#define M4U_PORT_CAM_IPUI		MTK_M4U_ID(11, 3)
#define M4U_PORT_CAM_IPU2I		MTK_M4U_ID(11, 4)

#define M4U_PORT_CCU0		MTK_M4U_ID(12, 0)
#define M4U_PORT_CCU1		MTK_M4U_ID(12, 1)

#define M4U_PORT_VPU		MTK_M4U_ID(13, 0)

#define M4U_PORT_UNKNOWN	(M4U_PORT_VPU + 1)

#endif
