#! c:/iverilog-x86/bin/vvp
:ivl_version "10.0 (stable)" "(v10_0)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 11;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_00a7dd98 .scope module, "test_bench" "test_bench" 2 53;
 .timescale -9 -11;
P_00bd1e18 .param/l "N" 0 2 56, +C4<00000000000000000000000000001111>;
v00bd0850_0 .var "clk", 0 0;
v00bd08a8_0 .var "clr", 0 0;
v00bd0900_0 .var "in", 0 0;
v00a737e8_0 .net "out", 15 0, v00a7a0d8_0;  1 drivers
S_00a79fb0 .scope module, "SR" "shiftreg_16bit" 2 59, 2 4 0, S_00a7dd98;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "clear"
    .port_info 2 /INPUT 1 "A"
    .port_info 3 /OUTPUT 16 "E"
P_00bd1e68 .param/l "N" 0 2 12, +C4<00000000000000000000000000001111>;
v00a7a080_0 .net "A", 0 0, v00bd0900_0;  1 drivers
v00a7a0d8_0 .var "E", 15 0;
v00a7a130_0 .net "clear", 0 0, v00bd08a8_0;  1 drivers
v00bd07a0_0 .net "clk", 0 0, v00bd0850_0;  1 drivers
v00bd07f8_0 .var/i "i", 31 0;
E_00bd1eb8/0 .event negedge, v00bd07a0_0;
E_00bd1eb8/1 .event posedge, v00bd07a0_0;
E_00bd1eb8 .event/or E_00bd1eb8/0, E_00bd1eb8/1;
    .scope S_00a79fb0;
T_0 ;
    %wait E_00bd1eb8;
    %load/vec4 v00a7a130_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 14, 0, 32;
    %store/vec4 v00bd07f8_0, 0, 32;
T_0.2 ;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v00bd07f8_0;
    %cmp/s;
    %flag_or 5, 4;
    %jmp/0xz T_0.3, 5;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v00a7a0d8_0, 0;
    %load/vec4 v00bd07f8_0;
    %pushi/vec4 1, 0, 32;
    %sub;
    %store/vec4 v00bd07f8_0, 0, 32;
    %jmp T_0.2;
T_0.3 ;
    %jmp T_0.1;
T_0.0 ;
    %pushi/vec4 15, 0, 32;
    %store/vec4 v00bd07f8_0, 0, 32;
T_0.4 ;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v00bd07f8_0;
    %cmp/s;
    %flag_or 5, 4;
    %jmp/0xz T_0.5, 5;
    %load/vec4 v00a7a0d8_0;
    %parti/s 1, 14, 5;
    %ix/load 4, 15, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v00a7a0d8_0, 4, 5;
    %load/vec4 v00a7a0d8_0;
    %parti/s 1, 13, 5;
    %ix/load 4, 14, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v00a7a0d8_0, 4, 5;
    %load/vec4 v00a7a0d8_0;
    %parti/s 1, 12, 5;
    %ix/load 4, 13, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v00a7a0d8_0, 4, 5;
    %load/vec4 v00a7a0d8_0;
    %parti/s 1, 11, 5;
    %ix/load 4, 12, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v00a7a0d8_0, 4, 5;
    %load/vec4 v00a7a0d8_0;
    %parti/s 1, 10, 5;
    %ix/load 4, 11, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v00a7a0d8_0, 4, 5;
    %load/vec4 v00a7a0d8_0;
    %parti/s 1, 9, 5;
    %ix/load 4, 10, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v00a7a0d8_0, 4, 5;
    %load/vec4 v00a7a0d8_0;
    %parti/s 1, 8, 5;
    %ix/load 4, 9, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v00a7a0d8_0, 4, 5;
    %load/vec4 v00a7a0d8_0;
    %parti/s 1, 7, 4;
    %ix/load 4, 8, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v00a7a0d8_0, 4, 5;
    %load/vec4 v00a7a0d8_0;
    %parti/s 1, 6, 4;
    %ix/load 4, 7, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v00a7a0d8_0, 4, 5;
    %load/vec4 v00a7a0d8_0;
    %parti/s 1, 5, 4;
    %ix/load 4, 6, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v00a7a0d8_0, 4, 5;
    %load/vec4 v00a7a0d8_0;
    %parti/s 1, 4, 4;
    %ix/load 4, 5, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v00a7a0d8_0, 4, 5;
    %load/vec4 v00a7a0d8_0;
    %parti/s 1, 3, 3;
    %ix/load 4, 4, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v00a7a0d8_0, 4, 5;
    %load/vec4 v00a7a0d8_0;
    %parti/s 1, 2, 3;
    %ix/load 4, 3, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v00a7a0d8_0, 4, 5;
    %load/vec4 v00a7a0d8_0;
    %parti/s 1, 1, 2;
    %ix/load 4, 2, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v00a7a0d8_0, 4, 5;
    %load/vec4 v00a7a0d8_0;
    %parti/s 1, 0, 2;
    %ix/load 4, 1, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v00a7a0d8_0, 4, 5;
    %load/vec4 v00a7a080_0;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v00a7a0d8_0, 4, 5;
    %load/vec4 v00bd07f8_0;
    %pushi/vec4 1, 0, 32;
    %sub;
    %store/vec4 v00bd07f8_0, 0, 32;
    %jmp T_0.4;
T_0.5 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_00a7dd98;
T_1 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00bd0850_0, 0, 1;
    %delay 200, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00bd08a8_0, 0, 1;
    %delay 300, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00bd08a8_0, 0, 1;
    %end;
    .thread T_1;
    .scope S_00a7dd98;
T_2 ;
    %delay 500, 0;
    %load/vec4 v00bd0850_0;
    %inv;
    %store/vec4 v00bd0850_0, 0, 1;
    %jmp T_2;
    .thread T_2;
    .scope S_00a7dd98;
T_3 ;
    %delay 200, 0;
    %pushi/vec4 2, 0, 32;
T_3.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.1, 5;
    %jmp/1 T_3.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %delay 1000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00bd0900_0, 0, 1;
    %delay 1000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00bd0900_0, 0, 1;
    %delay 1000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00bd0900_0, 0, 1;
    %delay 1000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00bd0900_0, 0, 1;
    %jmp T_3.0;
T_3.1 ;
    %pop/vec4 1;
    %end;
    .thread T_3;
    .scope S_00a7dd98;
T_4 ;
    %vpi_call 2 85 "$monitor", $time, "E: %4h", v00a737e8_0 {0 0 0};
    %vpi_call 2 86 "$dumpfile", "test_shifter.vcd" {0 0 0};
    %vpi_call 2 87 "$dumpvars", 32'sb00000000000000000000000000000000, S_00a7dd98 {0 0 0};
    %delay 100000, 0;
    %vpi_call 2 88 "$finish" {0 0 0};
    %end;
    .thread T_4;
# The file index is used to find the file name in the following table.
:file_names 3;
    "N/A";
    "<interactive>";
    "shiftreg_16bit.v";
