#! /usr/bin/vvp
:ivl_version "11.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/system.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/va_math.vpi";
S_0x55914ea518d0 .scope module, "UFIB_tb" "UFIB_tb" 2 9;
 .timescale -9 -12;
P_0x55914ebea8f0 .param/l "lpBlockAdrsWidth" 1 2 60, +C4<00000000000000000000000000000010>;
P_0x55914ebea930 .param/l "lpBlockConnectNum" 1 2 59, +C4<00000000000000000000000000000011>;
P_0x55914ebea970 .param/l "lpCsrAdrsWidth" 1 2 61, +C4<00000000000000000000000000010000>;
P_0x55914ebea9b0 .param/l "lpMCBAdrsMap" 1 2 69, C4<01>;
P_0x55914ebea9f0 .param/l "lpMCBCsrActiveWidth" 1 2 82, +C4<00000000000000000000000000001000>;
P_0x55914ebeaa30 .param/l "lpMCLKCycle" 1 2 27, +C4<00000000000000000000000000000111>;
P_0x55914ebeaa70 .param/l "lpMUfiAdrsWidth" 1 2 158, +C4<0000000000000000000000000000000000000000000000000000000001000000>;
P_0x55914ebeaab0 .param/l "lpMUfiDqWidth" 1 2 157, +C4<0000000000000000000000000000000000000000000000000000000000100000>;
P_0x55914ebeaaf0 .param/l "lpNullActiveWidth" 1 2 83, +C4<00000000000000000000000000001000>;
P_0x55914ebeab30 .param/l "lpNullAdrsMap" 1 2 70, C4<00>;
P_0x55914ebeab70 .param/l "lpRAMAdrsMap" 1 2 67, C4<11>;
P_0x55914ebeabb0 .param/l "lpRAMCsrActiveWidth" 1 2 80, +C4<00000000000000000000000000001000>;
P_0x55914ebeabf0 .param/l "lpRamAdrsWidth" 1 2 151, +C4<00000000000000000000000000001001>;
P_0x55914ebeac30 .param/l "lpRamDepth" 1 2 16, +C4<00000000000000000000001000000000>;
P_0x55914ebeac70 .param/l "lpRamDqWidth" 1 2 152, +C4<00000000000000000000000000010000>;
P_0x55914ebeacb0 .param/l "lpSCLKCycle" 1 2 26, +C4<00000000000000000000000000000100>;
P_0x55914ebeacf0 .param/l "lpSUsiBusWidth" 1 2 62, +C4<0000000000000000000000000000000000000000000000000000000001100000>;
P_0x55914ebead30 .param/l "lpSynCsrActiveWidth" 1 2 79, +C4<00000000000000000000000000001000>;
P_0x55914ebead70 .param/l "lpSynthesizerAdrsMap" 1 2 66, C4<10>;
P_0x55914ebeadb0 .param/l "lpUfiAdrsBusWidth" 1 2 154, +C4<00000000000000000000000000100000>;
P_0x55914ebeadf0 .param/l "lpUfiBlockAdrsWidth" 1 2 156, +C4<00000000000000000000000000000001>;
P_0x55914ebeae30 .param/l "lpUfiBlockConnectNum" 1 2 155, +C4<00000000000000000000000000000010>;
P_0x55914ebeae70 .param/l "lpUfiDqBusWidth" 1 2 153, +C4<00000000000000000000000000010000>;
P_0x55914ebeaeb0 .param/l "lpUfiMcbAdrsMap" 1 2 170, C4<0>;
P_0x55914ebeaef0 .param/l "lpUfiNullAdrsMap" 1 2 172, C4<0>;
P_0x55914ebeaf30 .param/l "lpUfiSynAdrsMap" 1 2 171, C4<1>;
P_0x55914ebeaf70 .param/l "lpUfibMasterBlockNum" 1 2 15, +C4<00000000000000000000000000000010>;
P_0x55914ebeafb0 .param/l "lpUsiBusWidth" 1 2 58, +C4<00000000000000000000000000100000>;
L_0x55914e828040 .functor BUFZ 32, v0x55914ec15370_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x55914e74ea10 .functor BUFZ 32, v0x55914ec152d0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x55914ec13b50_0 .net *"_ivl_21", 0 0, L_0x55914ec28e80;  1 drivers
v0x55914ec13bf0_0 .net *"_ivl_29", 0 0, L_0x55914ec2a240;  1 drivers
L_0x7f41432d19b0 .functor BUFT 1, C4<z>, C4<0>, C4<0>, C4<0>;
v0x55914ec13c90_0 .net *"_ivl_39", 0 0, L_0x7f41432d19b0;  1 drivers
o0x7f4143677f28 .functor BUFZ 28, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
; Elide local net with no drivers, v0x55914ec13d30_0 name=_ivl_41
v0x55914ec13dd0_0 .net *"_ivl_9", 0 0, L_0x55914ec280f0;  1 drivers
v0x55914ec13e70_0 .var/i "init_for", 31 0;
v0x55914ec13f10_0 .var "qMUfiWAdrs", 63 0;
v0x55914ec13fb0_0 .var "qMUfiWd", 31 0;
v0x55914ec14050_0 .var "qMemWEd", 0 0;
v0x55914ec14180_0 .var "qRd", 15 0;
v0x55914ec14220 .array "rMem", 0 511, 15 0;
v0x55914ec152d0_0 .var "rSUsiAdrs", 31 0;
v0x55914ec15370_0 .var "rSUsiWd", 31 0;
v0x55914ec15410_0 .net "wAdrs", 8 0, L_0x55914e5647f0;  1 drivers
v0x55914ec154b0_0 .net "wCe", 0 0, L_0x55914e578590;  1 drivers
v0x55914ec15550_0 .net "wCmd", 0 0, L_0x55914e57ae90;  1 drivers
v0x55914ec155f0_0 .net "wI2S_BCLK", 0 0, L_0x55914e640a30;  1 drivers
v0x55914ec157a0_0 .net "wI2S_LRCLK", 0 0, L_0x55914e6314f0;  1 drivers
v0x55914ec15840_0 .net "wI2S_MCLK", 0 0, L_0x55914e640360;  1 drivers
v0x55914ec158e0_0 .net "wI2S_SDATA", 0 0, L_0x55914ec28de0;  1 drivers
v0x55914ec15980_0 .var "wMCLK", 0 0;
o0x7f4143673f68 .functor BUFZ 1, C4<z>; HiZ drive
v0x55914ec15a20_0 .net "wMIDI_In", 0 0, o0x7f4143673f68;  0 drivers
v0x55914ec15ac0_0 .var "wMRST", 0 0;
v0x55914ec15b60_0 .net "wMUfiAdrs", 31 0, L_0x55914e683870;  1 drivers
v0x55914ec15c00_0 .net "wMUfiRd", 15 0, L_0x55914e71b080;  1 drivers
v0x55914ec15d30_0 .net "wMUfiRdy", 1 0, v0x55914ec123e0_0;  1 drivers
v0x55914ec15dd0 .array "wMUfiWAdrs", 1 0;
v0x55914ec15dd0_0 .net v0x55914ec15dd0 0, 31 0, L_0x55914ec28050; 1 drivers
v0x55914ec15dd0_1 .net v0x55914ec15dd0 1, 31 0, L_0x55914ec287a0; 1 drivers
v0x55914ec15e70 .array "wMUfiWd", 1 0;
v0x55914ec15e70_0 .net v0x55914ec15e70 0, 15 0, L_0x55914ec27f10; 1 drivers
L_0x7f41432d0e28 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55914ec15e70_1 .net v0x55914ec15e70 1, 15 0, L_0x7f41432d0e28; 1 drivers
v0x55914ec15f10_0 .net "wMUsiAdrsMcb", 0 0, L_0x55914ec28230;  1 drivers
v0x55914ec15fb0_0 .net "wMUsiWdMcb", 0 0, L_0x55914ec28190;  1 drivers
v0x55914ec16050_0 .net "wMidiRd", 7 0, L_0x55914e639660;  1 drivers
v0x55914ec160f0_0 .net "wMidiVd", 0 0, L_0x55914e63aad0;  1 drivers
v0x55914ec16190_0 .var "wSCLK", 0 0;
v0x55914ec16440_0 .var "wSRST", 0 0;
v0x55914ec164e0_0 .net "wSUfiAdrs", 31 0, L_0x55914ec29cc0;  1 drivers
v0x55914ec16580_0 .net "wSUfiRd", 15 0, L_0x55914e621b20;  1 drivers
v0x55914ec166b0_0 .net "wSUfiRdy", 0 0, L_0x55914ec2a080;  1 drivers
v0x55914ec16750_0 .net "wSUfiWAdrs", 31 0, v0x55914ec125c0_0;  1 drivers
v0x55914ec167f0_0 .net "wSUfiWd", 15 0, L_0x55914e6f55e0;  1 drivers
v0x55914ec16920_0 .net "wSUsiAdrs", 31 0, L_0x55914e74ea10;  1 drivers
v0x55914ec169c0_0 .net "wSUsiRd", 31 0, L_0x55914ec2a2e0;  1 drivers
v0x55914ec16a60_0 .net "wSUsiWd", 31 0, L_0x55914e828040;  1 drivers
v0x55914ec16b00_0 .net "wWd", 15 0, L_0x55914e564d60;  1 drivers
v0x55914ec16ba0_0 .var "wnMRST", 0 0;
v0x55914ec16c40_0 .var "wnSRST", 0 0;
v0x55914ec14220_0 .array/port v0x55914ec14220, 0;
v0x55914ec14220_1 .array/port v0x55914ec14220, 1;
v0x55914ec14220_2 .array/port v0x55914ec14220, 2;
E_0x55914ea48b00/0 .event edge, v0x55914ea1fbb0_0, v0x55914ec14220_0, v0x55914ec14220_1, v0x55914ec14220_2;
v0x55914ec14220_3 .array/port v0x55914ec14220, 3;
v0x55914ec14220_4 .array/port v0x55914ec14220, 4;
v0x55914ec14220_5 .array/port v0x55914ec14220, 5;
v0x55914ec14220_6 .array/port v0x55914ec14220, 6;
E_0x55914ea48b00/1 .event edge, v0x55914ec14220_3, v0x55914ec14220_4, v0x55914ec14220_5, v0x55914ec14220_6;
v0x55914ec14220_7 .array/port v0x55914ec14220, 7;
v0x55914ec14220_8 .array/port v0x55914ec14220, 8;
v0x55914ec14220_9 .array/port v0x55914ec14220, 9;
v0x55914ec14220_10 .array/port v0x55914ec14220, 10;
E_0x55914ea48b00/2 .event edge, v0x55914ec14220_7, v0x55914ec14220_8, v0x55914ec14220_9, v0x55914ec14220_10;
v0x55914ec14220_11 .array/port v0x55914ec14220, 11;
v0x55914ec14220_12 .array/port v0x55914ec14220, 12;
v0x55914ec14220_13 .array/port v0x55914ec14220, 13;
v0x55914ec14220_14 .array/port v0x55914ec14220, 14;
E_0x55914ea48b00/3 .event edge, v0x55914ec14220_11, v0x55914ec14220_12, v0x55914ec14220_13, v0x55914ec14220_14;
v0x55914ec14220_15 .array/port v0x55914ec14220, 15;
v0x55914ec14220_16 .array/port v0x55914ec14220, 16;
v0x55914ec14220_17 .array/port v0x55914ec14220, 17;
v0x55914ec14220_18 .array/port v0x55914ec14220, 18;
E_0x55914ea48b00/4 .event edge, v0x55914ec14220_15, v0x55914ec14220_16, v0x55914ec14220_17, v0x55914ec14220_18;
v0x55914ec14220_19 .array/port v0x55914ec14220, 19;
v0x55914ec14220_20 .array/port v0x55914ec14220, 20;
v0x55914ec14220_21 .array/port v0x55914ec14220, 21;
v0x55914ec14220_22 .array/port v0x55914ec14220, 22;
E_0x55914ea48b00/5 .event edge, v0x55914ec14220_19, v0x55914ec14220_20, v0x55914ec14220_21, v0x55914ec14220_22;
v0x55914ec14220_23 .array/port v0x55914ec14220, 23;
v0x55914ec14220_24 .array/port v0x55914ec14220, 24;
v0x55914ec14220_25 .array/port v0x55914ec14220, 25;
v0x55914ec14220_26 .array/port v0x55914ec14220, 26;
E_0x55914ea48b00/6 .event edge, v0x55914ec14220_23, v0x55914ec14220_24, v0x55914ec14220_25, v0x55914ec14220_26;
v0x55914ec14220_27 .array/port v0x55914ec14220, 27;
v0x55914ec14220_28 .array/port v0x55914ec14220, 28;
v0x55914ec14220_29 .array/port v0x55914ec14220, 29;
v0x55914ec14220_30 .array/port v0x55914ec14220, 30;
E_0x55914ea48b00/7 .event edge, v0x55914ec14220_27, v0x55914ec14220_28, v0x55914ec14220_29, v0x55914ec14220_30;
v0x55914ec14220_31 .array/port v0x55914ec14220, 31;
v0x55914ec14220_32 .array/port v0x55914ec14220, 32;
v0x55914ec14220_33 .array/port v0x55914ec14220, 33;
v0x55914ec14220_34 .array/port v0x55914ec14220, 34;
E_0x55914ea48b00/8 .event edge, v0x55914ec14220_31, v0x55914ec14220_32, v0x55914ec14220_33, v0x55914ec14220_34;
v0x55914ec14220_35 .array/port v0x55914ec14220, 35;
v0x55914ec14220_36 .array/port v0x55914ec14220, 36;
v0x55914ec14220_37 .array/port v0x55914ec14220, 37;
v0x55914ec14220_38 .array/port v0x55914ec14220, 38;
E_0x55914ea48b00/9 .event edge, v0x55914ec14220_35, v0x55914ec14220_36, v0x55914ec14220_37, v0x55914ec14220_38;
v0x55914ec14220_39 .array/port v0x55914ec14220, 39;
v0x55914ec14220_40 .array/port v0x55914ec14220, 40;
v0x55914ec14220_41 .array/port v0x55914ec14220, 41;
v0x55914ec14220_42 .array/port v0x55914ec14220, 42;
E_0x55914ea48b00/10 .event edge, v0x55914ec14220_39, v0x55914ec14220_40, v0x55914ec14220_41, v0x55914ec14220_42;
v0x55914ec14220_43 .array/port v0x55914ec14220, 43;
v0x55914ec14220_44 .array/port v0x55914ec14220, 44;
v0x55914ec14220_45 .array/port v0x55914ec14220, 45;
v0x55914ec14220_46 .array/port v0x55914ec14220, 46;
E_0x55914ea48b00/11 .event edge, v0x55914ec14220_43, v0x55914ec14220_44, v0x55914ec14220_45, v0x55914ec14220_46;
v0x55914ec14220_47 .array/port v0x55914ec14220, 47;
v0x55914ec14220_48 .array/port v0x55914ec14220, 48;
v0x55914ec14220_49 .array/port v0x55914ec14220, 49;
v0x55914ec14220_50 .array/port v0x55914ec14220, 50;
E_0x55914ea48b00/12 .event edge, v0x55914ec14220_47, v0x55914ec14220_48, v0x55914ec14220_49, v0x55914ec14220_50;
v0x55914ec14220_51 .array/port v0x55914ec14220, 51;
v0x55914ec14220_52 .array/port v0x55914ec14220, 52;
v0x55914ec14220_53 .array/port v0x55914ec14220, 53;
v0x55914ec14220_54 .array/port v0x55914ec14220, 54;
E_0x55914ea48b00/13 .event edge, v0x55914ec14220_51, v0x55914ec14220_52, v0x55914ec14220_53, v0x55914ec14220_54;
v0x55914ec14220_55 .array/port v0x55914ec14220, 55;
v0x55914ec14220_56 .array/port v0x55914ec14220, 56;
v0x55914ec14220_57 .array/port v0x55914ec14220, 57;
v0x55914ec14220_58 .array/port v0x55914ec14220, 58;
E_0x55914ea48b00/14 .event edge, v0x55914ec14220_55, v0x55914ec14220_56, v0x55914ec14220_57, v0x55914ec14220_58;
v0x55914ec14220_59 .array/port v0x55914ec14220, 59;
v0x55914ec14220_60 .array/port v0x55914ec14220, 60;
v0x55914ec14220_61 .array/port v0x55914ec14220, 61;
v0x55914ec14220_62 .array/port v0x55914ec14220, 62;
E_0x55914ea48b00/15 .event edge, v0x55914ec14220_59, v0x55914ec14220_60, v0x55914ec14220_61, v0x55914ec14220_62;
v0x55914ec14220_63 .array/port v0x55914ec14220, 63;
v0x55914ec14220_64 .array/port v0x55914ec14220, 64;
v0x55914ec14220_65 .array/port v0x55914ec14220, 65;
v0x55914ec14220_66 .array/port v0x55914ec14220, 66;
E_0x55914ea48b00/16 .event edge, v0x55914ec14220_63, v0x55914ec14220_64, v0x55914ec14220_65, v0x55914ec14220_66;
v0x55914ec14220_67 .array/port v0x55914ec14220, 67;
v0x55914ec14220_68 .array/port v0x55914ec14220, 68;
v0x55914ec14220_69 .array/port v0x55914ec14220, 69;
v0x55914ec14220_70 .array/port v0x55914ec14220, 70;
E_0x55914ea48b00/17 .event edge, v0x55914ec14220_67, v0x55914ec14220_68, v0x55914ec14220_69, v0x55914ec14220_70;
v0x55914ec14220_71 .array/port v0x55914ec14220, 71;
v0x55914ec14220_72 .array/port v0x55914ec14220, 72;
v0x55914ec14220_73 .array/port v0x55914ec14220, 73;
v0x55914ec14220_74 .array/port v0x55914ec14220, 74;
E_0x55914ea48b00/18 .event edge, v0x55914ec14220_71, v0x55914ec14220_72, v0x55914ec14220_73, v0x55914ec14220_74;
v0x55914ec14220_75 .array/port v0x55914ec14220, 75;
v0x55914ec14220_76 .array/port v0x55914ec14220, 76;
v0x55914ec14220_77 .array/port v0x55914ec14220, 77;
v0x55914ec14220_78 .array/port v0x55914ec14220, 78;
E_0x55914ea48b00/19 .event edge, v0x55914ec14220_75, v0x55914ec14220_76, v0x55914ec14220_77, v0x55914ec14220_78;
v0x55914ec14220_79 .array/port v0x55914ec14220, 79;
v0x55914ec14220_80 .array/port v0x55914ec14220, 80;
v0x55914ec14220_81 .array/port v0x55914ec14220, 81;
v0x55914ec14220_82 .array/port v0x55914ec14220, 82;
E_0x55914ea48b00/20 .event edge, v0x55914ec14220_79, v0x55914ec14220_80, v0x55914ec14220_81, v0x55914ec14220_82;
v0x55914ec14220_83 .array/port v0x55914ec14220, 83;
v0x55914ec14220_84 .array/port v0x55914ec14220, 84;
v0x55914ec14220_85 .array/port v0x55914ec14220, 85;
v0x55914ec14220_86 .array/port v0x55914ec14220, 86;
E_0x55914ea48b00/21 .event edge, v0x55914ec14220_83, v0x55914ec14220_84, v0x55914ec14220_85, v0x55914ec14220_86;
v0x55914ec14220_87 .array/port v0x55914ec14220, 87;
v0x55914ec14220_88 .array/port v0x55914ec14220, 88;
v0x55914ec14220_89 .array/port v0x55914ec14220, 89;
v0x55914ec14220_90 .array/port v0x55914ec14220, 90;
E_0x55914ea48b00/22 .event edge, v0x55914ec14220_87, v0x55914ec14220_88, v0x55914ec14220_89, v0x55914ec14220_90;
v0x55914ec14220_91 .array/port v0x55914ec14220, 91;
v0x55914ec14220_92 .array/port v0x55914ec14220, 92;
v0x55914ec14220_93 .array/port v0x55914ec14220, 93;
v0x55914ec14220_94 .array/port v0x55914ec14220, 94;
E_0x55914ea48b00/23 .event edge, v0x55914ec14220_91, v0x55914ec14220_92, v0x55914ec14220_93, v0x55914ec14220_94;
v0x55914ec14220_95 .array/port v0x55914ec14220, 95;
v0x55914ec14220_96 .array/port v0x55914ec14220, 96;
v0x55914ec14220_97 .array/port v0x55914ec14220, 97;
v0x55914ec14220_98 .array/port v0x55914ec14220, 98;
E_0x55914ea48b00/24 .event edge, v0x55914ec14220_95, v0x55914ec14220_96, v0x55914ec14220_97, v0x55914ec14220_98;
v0x55914ec14220_99 .array/port v0x55914ec14220, 99;
v0x55914ec14220_100 .array/port v0x55914ec14220, 100;
v0x55914ec14220_101 .array/port v0x55914ec14220, 101;
v0x55914ec14220_102 .array/port v0x55914ec14220, 102;
E_0x55914ea48b00/25 .event edge, v0x55914ec14220_99, v0x55914ec14220_100, v0x55914ec14220_101, v0x55914ec14220_102;
v0x55914ec14220_103 .array/port v0x55914ec14220, 103;
v0x55914ec14220_104 .array/port v0x55914ec14220, 104;
v0x55914ec14220_105 .array/port v0x55914ec14220, 105;
v0x55914ec14220_106 .array/port v0x55914ec14220, 106;
E_0x55914ea48b00/26 .event edge, v0x55914ec14220_103, v0x55914ec14220_104, v0x55914ec14220_105, v0x55914ec14220_106;
v0x55914ec14220_107 .array/port v0x55914ec14220, 107;
v0x55914ec14220_108 .array/port v0x55914ec14220, 108;
v0x55914ec14220_109 .array/port v0x55914ec14220, 109;
v0x55914ec14220_110 .array/port v0x55914ec14220, 110;
E_0x55914ea48b00/27 .event edge, v0x55914ec14220_107, v0x55914ec14220_108, v0x55914ec14220_109, v0x55914ec14220_110;
v0x55914ec14220_111 .array/port v0x55914ec14220, 111;
v0x55914ec14220_112 .array/port v0x55914ec14220, 112;
v0x55914ec14220_113 .array/port v0x55914ec14220, 113;
v0x55914ec14220_114 .array/port v0x55914ec14220, 114;
E_0x55914ea48b00/28 .event edge, v0x55914ec14220_111, v0x55914ec14220_112, v0x55914ec14220_113, v0x55914ec14220_114;
v0x55914ec14220_115 .array/port v0x55914ec14220, 115;
v0x55914ec14220_116 .array/port v0x55914ec14220, 116;
v0x55914ec14220_117 .array/port v0x55914ec14220, 117;
v0x55914ec14220_118 .array/port v0x55914ec14220, 118;
E_0x55914ea48b00/29 .event edge, v0x55914ec14220_115, v0x55914ec14220_116, v0x55914ec14220_117, v0x55914ec14220_118;
v0x55914ec14220_119 .array/port v0x55914ec14220, 119;
v0x55914ec14220_120 .array/port v0x55914ec14220, 120;
v0x55914ec14220_121 .array/port v0x55914ec14220, 121;
v0x55914ec14220_122 .array/port v0x55914ec14220, 122;
E_0x55914ea48b00/30 .event edge, v0x55914ec14220_119, v0x55914ec14220_120, v0x55914ec14220_121, v0x55914ec14220_122;
v0x55914ec14220_123 .array/port v0x55914ec14220, 123;
v0x55914ec14220_124 .array/port v0x55914ec14220, 124;
v0x55914ec14220_125 .array/port v0x55914ec14220, 125;
v0x55914ec14220_126 .array/port v0x55914ec14220, 126;
E_0x55914ea48b00/31 .event edge, v0x55914ec14220_123, v0x55914ec14220_124, v0x55914ec14220_125, v0x55914ec14220_126;
v0x55914ec14220_127 .array/port v0x55914ec14220, 127;
v0x55914ec14220_128 .array/port v0x55914ec14220, 128;
v0x55914ec14220_129 .array/port v0x55914ec14220, 129;
v0x55914ec14220_130 .array/port v0x55914ec14220, 130;
E_0x55914ea48b00/32 .event edge, v0x55914ec14220_127, v0x55914ec14220_128, v0x55914ec14220_129, v0x55914ec14220_130;
v0x55914ec14220_131 .array/port v0x55914ec14220, 131;
v0x55914ec14220_132 .array/port v0x55914ec14220, 132;
v0x55914ec14220_133 .array/port v0x55914ec14220, 133;
v0x55914ec14220_134 .array/port v0x55914ec14220, 134;
E_0x55914ea48b00/33 .event edge, v0x55914ec14220_131, v0x55914ec14220_132, v0x55914ec14220_133, v0x55914ec14220_134;
v0x55914ec14220_135 .array/port v0x55914ec14220, 135;
v0x55914ec14220_136 .array/port v0x55914ec14220, 136;
v0x55914ec14220_137 .array/port v0x55914ec14220, 137;
v0x55914ec14220_138 .array/port v0x55914ec14220, 138;
E_0x55914ea48b00/34 .event edge, v0x55914ec14220_135, v0x55914ec14220_136, v0x55914ec14220_137, v0x55914ec14220_138;
v0x55914ec14220_139 .array/port v0x55914ec14220, 139;
v0x55914ec14220_140 .array/port v0x55914ec14220, 140;
v0x55914ec14220_141 .array/port v0x55914ec14220, 141;
v0x55914ec14220_142 .array/port v0x55914ec14220, 142;
E_0x55914ea48b00/35 .event edge, v0x55914ec14220_139, v0x55914ec14220_140, v0x55914ec14220_141, v0x55914ec14220_142;
v0x55914ec14220_143 .array/port v0x55914ec14220, 143;
v0x55914ec14220_144 .array/port v0x55914ec14220, 144;
v0x55914ec14220_145 .array/port v0x55914ec14220, 145;
v0x55914ec14220_146 .array/port v0x55914ec14220, 146;
E_0x55914ea48b00/36 .event edge, v0x55914ec14220_143, v0x55914ec14220_144, v0x55914ec14220_145, v0x55914ec14220_146;
v0x55914ec14220_147 .array/port v0x55914ec14220, 147;
v0x55914ec14220_148 .array/port v0x55914ec14220, 148;
v0x55914ec14220_149 .array/port v0x55914ec14220, 149;
v0x55914ec14220_150 .array/port v0x55914ec14220, 150;
E_0x55914ea48b00/37 .event edge, v0x55914ec14220_147, v0x55914ec14220_148, v0x55914ec14220_149, v0x55914ec14220_150;
v0x55914ec14220_151 .array/port v0x55914ec14220, 151;
v0x55914ec14220_152 .array/port v0x55914ec14220, 152;
v0x55914ec14220_153 .array/port v0x55914ec14220, 153;
v0x55914ec14220_154 .array/port v0x55914ec14220, 154;
E_0x55914ea48b00/38 .event edge, v0x55914ec14220_151, v0x55914ec14220_152, v0x55914ec14220_153, v0x55914ec14220_154;
v0x55914ec14220_155 .array/port v0x55914ec14220, 155;
v0x55914ec14220_156 .array/port v0x55914ec14220, 156;
v0x55914ec14220_157 .array/port v0x55914ec14220, 157;
v0x55914ec14220_158 .array/port v0x55914ec14220, 158;
E_0x55914ea48b00/39 .event edge, v0x55914ec14220_155, v0x55914ec14220_156, v0x55914ec14220_157, v0x55914ec14220_158;
v0x55914ec14220_159 .array/port v0x55914ec14220, 159;
v0x55914ec14220_160 .array/port v0x55914ec14220, 160;
v0x55914ec14220_161 .array/port v0x55914ec14220, 161;
v0x55914ec14220_162 .array/port v0x55914ec14220, 162;
E_0x55914ea48b00/40 .event edge, v0x55914ec14220_159, v0x55914ec14220_160, v0x55914ec14220_161, v0x55914ec14220_162;
v0x55914ec14220_163 .array/port v0x55914ec14220, 163;
v0x55914ec14220_164 .array/port v0x55914ec14220, 164;
v0x55914ec14220_165 .array/port v0x55914ec14220, 165;
v0x55914ec14220_166 .array/port v0x55914ec14220, 166;
E_0x55914ea48b00/41 .event edge, v0x55914ec14220_163, v0x55914ec14220_164, v0x55914ec14220_165, v0x55914ec14220_166;
v0x55914ec14220_167 .array/port v0x55914ec14220, 167;
v0x55914ec14220_168 .array/port v0x55914ec14220, 168;
v0x55914ec14220_169 .array/port v0x55914ec14220, 169;
v0x55914ec14220_170 .array/port v0x55914ec14220, 170;
E_0x55914ea48b00/42 .event edge, v0x55914ec14220_167, v0x55914ec14220_168, v0x55914ec14220_169, v0x55914ec14220_170;
v0x55914ec14220_171 .array/port v0x55914ec14220, 171;
v0x55914ec14220_172 .array/port v0x55914ec14220, 172;
v0x55914ec14220_173 .array/port v0x55914ec14220, 173;
v0x55914ec14220_174 .array/port v0x55914ec14220, 174;
E_0x55914ea48b00/43 .event edge, v0x55914ec14220_171, v0x55914ec14220_172, v0x55914ec14220_173, v0x55914ec14220_174;
v0x55914ec14220_175 .array/port v0x55914ec14220, 175;
v0x55914ec14220_176 .array/port v0x55914ec14220, 176;
v0x55914ec14220_177 .array/port v0x55914ec14220, 177;
v0x55914ec14220_178 .array/port v0x55914ec14220, 178;
E_0x55914ea48b00/44 .event edge, v0x55914ec14220_175, v0x55914ec14220_176, v0x55914ec14220_177, v0x55914ec14220_178;
v0x55914ec14220_179 .array/port v0x55914ec14220, 179;
v0x55914ec14220_180 .array/port v0x55914ec14220, 180;
v0x55914ec14220_181 .array/port v0x55914ec14220, 181;
v0x55914ec14220_182 .array/port v0x55914ec14220, 182;
E_0x55914ea48b00/45 .event edge, v0x55914ec14220_179, v0x55914ec14220_180, v0x55914ec14220_181, v0x55914ec14220_182;
v0x55914ec14220_183 .array/port v0x55914ec14220, 183;
v0x55914ec14220_184 .array/port v0x55914ec14220, 184;
v0x55914ec14220_185 .array/port v0x55914ec14220, 185;
v0x55914ec14220_186 .array/port v0x55914ec14220, 186;
E_0x55914ea48b00/46 .event edge, v0x55914ec14220_183, v0x55914ec14220_184, v0x55914ec14220_185, v0x55914ec14220_186;
v0x55914ec14220_187 .array/port v0x55914ec14220, 187;
v0x55914ec14220_188 .array/port v0x55914ec14220, 188;
v0x55914ec14220_189 .array/port v0x55914ec14220, 189;
v0x55914ec14220_190 .array/port v0x55914ec14220, 190;
E_0x55914ea48b00/47 .event edge, v0x55914ec14220_187, v0x55914ec14220_188, v0x55914ec14220_189, v0x55914ec14220_190;
v0x55914ec14220_191 .array/port v0x55914ec14220, 191;
v0x55914ec14220_192 .array/port v0x55914ec14220, 192;
v0x55914ec14220_193 .array/port v0x55914ec14220, 193;
v0x55914ec14220_194 .array/port v0x55914ec14220, 194;
E_0x55914ea48b00/48 .event edge, v0x55914ec14220_191, v0x55914ec14220_192, v0x55914ec14220_193, v0x55914ec14220_194;
v0x55914ec14220_195 .array/port v0x55914ec14220, 195;
v0x55914ec14220_196 .array/port v0x55914ec14220, 196;
v0x55914ec14220_197 .array/port v0x55914ec14220, 197;
v0x55914ec14220_198 .array/port v0x55914ec14220, 198;
E_0x55914ea48b00/49 .event edge, v0x55914ec14220_195, v0x55914ec14220_196, v0x55914ec14220_197, v0x55914ec14220_198;
v0x55914ec14220_199 .array/port v0x55914ec14220, 199;
v0x55914ec14220_200 .array/port v0x55914ec14220, 200;
v0x55914ec14220_201 .array/port v0x55914ec14220, 201;
v0x55914ec14220_202 .array/port v0x55914ec14220, 202;
E_0x55914ea48b00/50 .event edge, v0x55914ec14220_199, v0x55914ec14220_200, v0x55914ec14220_201, v0x55914ec14220_202;
v0x55914ec14220_203 .array/port v0x55914ec14220, 203;
v0x55914ec14220_204 .array/port v0x55914ec14220, 204;
v0x55914ec14220_205 .array/port v0x55914ec14220, 205;
v0x55914ec14220_206 .array/port v0x55914ec14220, 206;
E_0x55914ea48b00/51 .event edge, v0x55914ec14220_203, v0x55914ec14220_204, v0x55914ec14220_205, v0x55914ec14220_206;
v0x55914ec14220_207 .array/port v0x55914ec14220, 207;
v0x55914ec14220_208 .array/port v0x55914ec14220, 208;
v0x55914ec14220_209 .array/port v0x55914ec14220, 209;
v0x55914ec14220_210 .array/port v0x55914ec14220, 210;
E_0x55914ea48b00/52 .event edge, v0x55914ec14220_207, v0x55914ec14220_208, v0x55914ec14220_209, v0x55914ec14220_210;
v0x55914ec14220_211 .array/port v0x55914ec14220, 211;
v0x55914ec14220_212 .array/port v0x55914ec14220, 212;
v0x55914ec14220_213 .array/port v0x55914ec14220, 213;
v0x55914ec14220_214 .array/port v0x55914ec14220, 214;
E_0x55914ea48b00/53 .event edge, v0x55914ec14220_211, v0x55914ec14220_212, v0x55914ec14220_213, v0x55914ec14220_214;
v0x55914ec14220_215 .array/port v0x55914ec14220, 215;
v0x55914ec14220_216 .array/port v0x55914ec14220, 216;
v0x55914ec14220_217 .array/port v0x55914ec14220, 217;
v0x55914ec14220_218 .array/port v0x55914ec14220, 218;
E_0x55914ea48b00/54 .event edge, v0x55914ec14220_215, v0x55914ec14220_216, v0x55914ec14220_217, v0x55914ec14220_218;
v0x55914ec14220_219 .array/port v0x55914ec14220, 219;
v0x55914ec14220_220 .array/port v0x55914ec14220, 220;
v0x55914ec14220_221 .array/port v0x55914ec14220, 221;
v0x55914ec14220_222 .array/port v0x55914ec14220, 222;
E_0x55914ea48b00/55 .event edge, v0x55914ec14220_219, v0x55914ec14220_220, v0x55914ec14220_221, v0x55914ec14220_222;
v0x55914ec14220_223 .array/port v0x55914ec14220, 223;
v0x55914ec14220_224 .array/port v0x55914ec14220, 224;
v0x55914ec14220_225 .array/port v0x55914ec14220, 225;
v0x55914ec14220_226 .array/port v0x55914ec14220, 226;
E_0x55914ea48b00/56 .event edge, v0x55914ec14220_223, v0x55914ec14220_224, v0x55914ec14220_225, v0x55914ec14220_226;
v0x55914ec14220_227 .array/port v0x55914ec14220, 227;
v0x55914ec14220_228 .array/port v0x55914ec14220, 228;
v0x55914ec14220_229 .array/port v0x55914ec14220, 229;
v0x55914ec14220_230 .array/port v0x55914ec14220, 230;
E_0x55914ea48b00/57 .event edge, v0x55914ec14220_227, v0x55914ec14220_228, v0x55914ec14220_229, v0x55914ec14220_230;
v0x55914ec14220_231 .array/port v0x55914ec14220, 231;
v0x55914ec14220_232 .array/port v0x55914ec14220, 232;
v0x55914ec14220_233 .array/port v0x55914ec14220, 233;
v0x55914ec14220_234 .array/port v0x55914ec14220, 234;
E_0x55914ea48b00/58 .event edge, v0x55914ec14220_231, v0x55914ec14220_232, v0x55914ec14220_233, v0x55914ec14220_234;
v0x55914ec14220_235 .array/port v0x55914ec14220, 235;
v0x55914ec14220_236 .array/port v0x55914ec14220, 236;
v0x55914ec14220_237 .array/port v0x55914ec14220, 237;
v0x55914ec14220_238 .array/port v0x55914ec14220, 238;
E_0x55914ea48b00/59 .event edge, v0x55914ec14220_235, v0x55914ec14220_236, v0x55914ec14220_237, v0x55914ec14220_238;
v0x55914ec14220_239 .array/port v0x55914ec14220, 239;
v0x55914ec14220_240 .array/port v0x55914ec14220, 240;
v0x55914ec14220_241 .array/port v0x55914ec14220, 241;
v0x55914ec14220_242 .array/port v0x55914ec14220, 242;
E_0x55914ea48b00/60 .event edge, v0x55914ec14220_239, v0x55914ec14220_240, v0x55914ec14220_241, v0x55914ec14220_242;
v0x55914ec14220_243 .array/port v0x55914ec14220, 243;
v0x55914ec14220_244 .array/port v0x55914ec14220, 244;
v0x55914ec14220_245 .array/port v0x55914ec14220, 245;
v0x55914ec14220_246 .array/port v0x55914ec14220, 246;
E_0x55914ea48b00/61 .event edge, v0x55914ec14220_243, v0x55914ec14220_244, v0x55914ec14220_245, v0x55914ec14220_246;
v0x55914ec14220_247 .array/port v0x55914ec14220, 247;
v0x55914ec14220_248 .array/port v0x55914ec14220, 248;
v0x55914ec14220_249 .array/port v0x55914ec14220, 249;
v0x55914ec14220_250 .array/port v0x55914ec14220, 250;
E_0x55914ea48b00/62 .event edge, v0x55914ec14220_247, v0x55914ec14220_248, v0x55914ec14220_249, v0x55914ec14220_250;
v0x55914ec14220_251 .array/port v0x55914ec14220, 251;
v0x55914ec14220_252 .array/port v0x55914ec14220, 252;
v0x55914ec14220_253 .array/port v0x55914ec14220, 253;
v0x55914ec14220_254 .array/port v0x55914ec14220, 254;
E_0x55914ea48b00/63 .event edge, v0x55914ec14220_251, v0x55914ec14220_252, v0x55914ec14220_253, v0x55914ec14220_254;
v0x55914ec14220_255 .array/port v0x55914ec14220, 255;
v0x55914ec14220_256 .array/port v0x55914ec14220, 256;
v0x55914ec14220_257 .array/port v0x55914ec14220, 257;
v0x55914ec14220_258 .array/port v0x55914ec14220, 258;
E_0x55914ea48b00/64 .event edge, v0x55914ec14220_255, v0x55914ec14220_256, v0x55914ec14220_257, v0x55914ec14220_258;
v0x55914ec14220_259 .array/port v0x55914ec14220, 259;
v0x55914ec14220_260 .array/port v0x55914ec14220, 260;
v0x55914ec14220_261 .array/port v0x55914ec14220, 261;
v0x55914ec14220_262 .array/port v0x55914ec14220, 262;
E_0x55914ea48b00/65 .event edge, v0x55914ec14220_259, v0x55914ec14220_260, v0x55914ec14220_261, v0x55914ec14220_262;
v0x55914ec14220_263 .array/port v0x55914ec14220, 263;
v0x55914ec14220_264 .array/port v0x55914ec14220, 264;
v0x55914ec14220_265 .array/port v0x55914ec14220, 265;
v0x55914ec14220_266 .array/port v0x55914ec14220, 266;
E_0x55914ea48b00/66 .event edge, v0x55914ec14220_263, v0x55914ec14220_264, v0x55914ec14220_265, v0x55914ec14220_266;
v0x55914ec14220_267 .array/port v0x55914ec14220, 267;
v0x55914ec14220_268 .array/port v0x55914ec14220, 268;
v0x55914ec14220_269 .array/port v0x55914ec14220, 269;
v0x55914ec14220_270 .array/port v0x55914ec14220, 270;
E_0x55914ea48b00/67 .event edge, v0x55914ec14220_267, v0x55914ec14220_268, v0x55914ec14220_269, v0x55914ec14220_270;
v0x55914ec14220_271 .array/port v0x55914ec14220, 271;
v0x55914ec14220_272 .array/port v0x55914ec14220, 272;
v0x55914ec14220_273 .array/port v0x55914ec14220, 273;
v0x55914ec14220_274 .array/port v0x55914ec14220, 274;
E_0x55914ea48b00/68 .event edge, v0x55914ec14220_271, v0x55914ec14220_272, v0x55914ec14220_273, v0x55914ec14220_274;
v0x55914ec14220_275 .array/port v0x55914ec14220, 275;
v0x55914ec14220_276 .array/port v0x55914ec14220, 276;
v0x55914ec14220_277 .array/port v0x55914ec14220, 277;
v0x55914ec14220_278 .array/port v0x55914ec14220, 278;
E_0x55914ea48b00/69 .event edge, v0x55914ec14220_275, v0x55914ec14220_276, v0x55914ec14220_277, v0x55914ec14220_278;
v0x55914ec14220_279 .array/port v0x55914ec14220, 279;
v0x55914ec14220_280 .array/port v0x55914ec14220, 280;
v0x55914ec14220_281 .array/port v0x55914ec14220, 281;
v0x55914ec14220_282 .array/port v0x55914ec14220, 282;
E_0x55914ea48b00/70 .event edge, v0x55914ec14220_279, v0x55914ec14220_280, v0x55914ec14220_281, v0x55914ec14220_282;
v0x55914ec14220_283 .array/port v0x55914ec14220, 283;
v0x55914ec14220_284 .array/port v0x55914ec14220, 284;
v0x55914ec14220_285 .array/port v0x55914ec14220, 285;
v0x55914ec14220_286 .array/port v0x55914ec14220, 286;
E_0x55914ea48b00/71 .event edge, v0x55914ec14220_283, v0x55914ec14220_284, v0x55914ec14220_285, v0x55914ec14220_286;
v0x55914ec14220_287 .array/port v0x55914ec14220, 287;
v0x55914ec14220_288 .array/port v0x55914ec14220, 288;
v0x55914ec14220_289 .array/port v0x55914ec14220, 289;
v0x55914ec14220_290 .array/port v0x55914ec14220, 290;
E_0x55914ea48b00/72 .event edge, v0x55914ec14220_287, v0x55914ec14220_288, v0x55914ec14220_289, v0x55914ec14220_290;
v0x55914ec14220_291 .array/port v0x55914ec14220, 291;
v0x55914ec14220_292 .array/port v0x55914ec14220, 292;
v0x55914ec14220_293 .array/port v0x55914ec14220, 293;
v0x55914ec14220_294 .array/port v0x55914ec14220, 294;
E_0x55914ea48b00/73 .event edge, v0x55914ec14220_291, v0x55914ec14220_292, v0x55914ec14220_293, v0x55914ec14220_294;
v0x55914ec14220_295 .array/port v0x55914ec14220, 295;
v0x55914ec14220_296 .array/port v0x55914ec14220, 296;
v0x55914ec14220_297 .array/port v0x55914ec14220, 297;
v0x55914ec14220_298 .array/port v0x55914ec14220, 298;
E_0x55914ea48b00/74 .event edge, v0x55914ec14220_295, v0x55914ec14220_296, v0x55914ec14220_297, v0x55914ec14220_298;
v0x55914ec14220_299 .array/port v0x55914ec14220, 299;
v0x55914ec14220_300 .array/port v0x55914ec14220, 300;
v0x55914ec14220_301 .array/port v0x55914ec14220, 301;
v0x55914ec14220_302 .array/port v0x55914ec14220, 302;
E_0x55914ea48b00/75 .event edge, v0x55914ec14220_299, v0x55914ec14220_300, v0x55914ec14220_301, v0x55914ec14220_302;
v0x55914ec14220_303 .array/port v0x55914ec14220, 303;
v0x55914ec14220_304 .array/port v0x55914ec14220, 304;
v0x55914ec14220_305 .array/port v0x55914ec14220, 305;
v0x55914ec14220_306 .array/port v0x55914ec14220, 306;
E_0x55914ea48b00/76 .event edge, v0x55914ec14220_303, v0x55914ec14220_304, v0x55914ec14220_305, v0x55914ec14220_306;
v0x55914ec14220_307 .array/port v0x55914ec14220, 307;
v0x55914ec14220_308 .array/port v0x55914ec14220, 308;
v0x55914ec14220_309 .array/port v0x55914ec14220, 309;
v0x55914ec14220_310 .array/port v0x55914ec14220, 310;
E_0x55914ea48b00/77 .event edge, v0x55914ec14220_307, v0x55914ec14220_308, v0x55914ec14220_309, v0x55914ec14220_310;
v0x55914ec14220_311 .array/port v0x55914ec14220, 311;
v0x55914ec14220_312 .array/port v0x55914ec14220, 312;
v0x55914ec14220_313 .array/port v0x55914ec14220, 313;
v0x55914ec14220_314 .array/port v0x55914ec14220, 314;
E_0x55914ea48b00/78 .event edge, v0x55914ec14220_311, v0x55914ec14220_312, v0x55914ec14220_313, v0x55914ec14220_314;
v0x55914ec14220_315 .array/port v0x55914ec14220, 315;
v0x55914ec14220_316 .array/port v0x55914ec14220, 316;
v0x55914ec14220_317 .array/port v0x55914ec14220, 317;
v0x55914ec14220_318 .array/port v0x55914ec14220, 318;
E_0x55914ea48b00/79 .event edge, v0x55914ec14220_315, v0x55914ec14220_316, v0x55914ec14220_317, v0x55914ec14220_318;
v0x55914ec14220_319 .array/port v0x55914ec14220, 319;
v0x55914ec14220_320 .array/port v0x55914ec14220, 320;
v0x55914ec14220_321 .array/port v0x55914ec14220, 321;
v0x55914ec14220_322 .array/port v0x55914ec14220, 322;
E_0x55914ea48b00/80 .event edge, v0x55914ec14220_319, v0x55914ec14220_320, v0x55914ec14220_321, v0x55914ec14220_322;
v0x55914ec14220_323 .array/port v0x55914ec14220, 323;
v0x55914ec14220_324 .array/port v0x55914ec14220, 324;
v0x55914ec14220_325 .array/port v0x55914ec14220, 325;
v0x55914ec14220_326 .array/port v0x55914ec14220, 326;
E_0x55914ea48b00/81 .event edge, v0x55914ec14220_323, v0x55914ec14220_324, v0x55914ec14220_325, v0x55914ec14220_326;
v0x55914ec14220_327 .array/port v0x55914ec14220, 327;
v0x55914ec14220_328 .array/port v0x55914ec14220, 328;
v0x55914ec14220_329 .array/port v0x55914ec14220, 329;
v0x55914ec14220_330 .array/port v0x55914ec14220, 330;
E_0x55914ea48b00/82 .event edge, v0x55914ec14220_327, v0x55914ec14220_328, v0x55914ec14220_329, v0x55914ec14220_330;
v0x55914ec14220_331 .array/port v0x55914ec14220, 331;
v0x55914ec14220_332 .array/port v0x55914ec14220, 332;
v0x55914ec14220_333 .array/port v0x55914ec14220, 333;
v0x55914ec14220_334 .array/port v0x55914ec14220, 334;
E_0x55914ea48b00/83 .event edge, v0x55914ec14220_331, v0x55914ec14220_332, v0x55914ec14220_333, v0x55914ec14220_334;
v0x55914ec14220_335 .array/port v0x55914ec14220, 335;
v0x55914ec14220_336 .array/port v0x55914ec14220, 336;
v0x55914ec14220_337 .array/port v0x55914ec14220, 337;
v0x55914ec14220_338 .array/port v0x55914ec14220, 338;
E_0x55914ea48b00/84 .event edge, v0x55914ec14220_335, v0x55914ec14220_336, v0x55914ec14220_337, v0x55914ec14220_338;
v0x55914ec14220_339 .array/port v0x55914ec14220, 339;
v0x55914ec14220_340 .array/port v0x55914ec14220, 340;
v0x55914ec14220_341 .array/port v0x55914ec14220, 341;
v0x55914ec14220_342 .array/port v0x55914ec14220, 342;
E_0x55914ea48b00/85 .event edge, v0x55914ec14220_339, v0x55914ec14220_340, v0x55914ec14220_341, v0x55914ec14220_342;
v0x55914ec14220_343 .array/port v0x55914ec14220, 343;
v0x55914ec14220_344 .array/port v0x55914ec14220, 344;
v0x55914ec14220_345 .array/port v0x55914ec14220, 345;
v0x55914ec14220_346 .array/port v0x55914ec14220, 346;
E_0x55914ea48b00/86 .event edge, v0x55914ec14220_343, v0x55914ec14220_344, v0x55914ec14220_345, v0x55914ec14220_346;
v0x55914ec14220_347 .array/port v0x55914ec14220, 347;
v0x55914ec14220_348 .array/port v0x55914ec14220, 348;
v0x55914ec14220_349 .array/port v0x55914ec14220, 349;
v0x55914ec14220_350 .array/port v0x55914ec14220, 350;
E_0x55914ea48b00/87 .event edge, v0x55914ec14220_347, v0x55914ec14220_348, v0x55914ec14220_349, v0x55914ec14220_350;
v0x55914ec14220_351 .array/port v0x55914ec14220, 351;
v0x55914ec14220_352 .array/port v0x55914ec14220, 352;
v0x55914ec14220_353 .array/port v0x55914ec14220, 353;
v0x55914ec14220_354 .array/port v0x55914ec14220, 354;
E_0x55914ea48b00/88 .event edge, v0x55914ec14220_351, v0x55914ec14220_352, v0x55914ec14220_353, v0x55914ec14220_354;
v0x55914ec14220_355 .array/port v0x55914ec14220, 355;
v0x55914ec14220_356 .array/port v0x55914ec14220, 356;
v0x55914ec14220_357 .array/port v0x55914ec14220, 357;
v0x55914ec14220_358 .array/port v0x55914ec14220, 358;
E_0x55914ea48b00/89 .event edge, v0x55914ec14220_355, v0x55914ec14220_356, v0x55914ec14220_357, v0x55914ec14220_358;
v0x55914ec14220_359 .array/port v0x55914ec14220, 359;
v0x55914ec14220_360 .array/port v0x55914ec14220, 360;
v0x55914ec14220_361 .array/port v0x55914ec14220, 361;
v0x55914ec14220_362 .array/port v0x55914ec14220, 362;
E_0x55914ea48b00/90 .event edge, v0x55914ec14220_359, v0x55914ec14220_360, v0x55914ec14220_361, v0x55914ec14220_362;
v0x55914ec14220_363 .array/port v0x55914ec14220, 363;
v0x55914ec14220_364 .array/port v0x55914ec14220, 364;
v0x55914ec14220_365 .array/port v0x55914ec14220, 365;
v0x55914ec14220_366 .array/port v0x55914ec14220, 366;
E_0x55914ea48b00/91 .event edge, v0x55914ec14220_363, v0x55914ec14220_364, v0x55914ec14220_365, v0x55914ec14220_366;
v0x55914ec14220_367 .array/port v0x55914ec14220, 367;
v0x55914ec14220_368 .array/port v0x55914ec14220, 368;
v0x55914ec14220_369 .array/port v0x55914ec14220, 369;
v0x55914ec14220_370 .array/port v0x55914ec14220, 370;
E_0x55914ea48b00/92 .event edge, v0x55914ec14220_367, v0x55914ec14220_368, v0x55914ec14220_369, v0x55914ec14220_370;
v0x55914ec14220_371 .array/port v0x55914ec14220, 371;
v0x55914ec14220_372 .array/port v0x55914ec14220, 372;
v0x55914ec14220_373 .array/port v0x55914ec14220, 373;
v0x55914ec14220_374 .array/port v0x55914ec14220, 374;
E_0x55914ea48b00/93 .event edge, v0x55914ec14220_371, v0x55914ec14220_372, v0x55914ec14220_373, v0x55914ec14220_374;
v0x55914ec14220_375 .array/port v0x55914ec14220, 375;
v0x55914ec14220_376 .array/port v0x55914ec14220, 376;
v0x55914ec14220_377 .array/port v0x55914ec14220, 377;
v0x55914ec14220_378 .array/port v0x55914ec14220, 378;
E_0x55914ea48b00/94 .event edge, v0x55914ec14220_375, v0x55914ec14220_376, v0x55914ec14220_377, v0x55914ec14220_378;
v0x55914ec14220_379 .array/port v0x55914ec14220, 379;
v0x55914ec14220_380 .array/port v0x55914ec14220, 380;
v0x55914ec14220_381 .array/port v0x55914ec14220, 381;
v0x55914ec14220_382 .array/port v0x55914ec14220, 382;
E_0x55914ea48b00/95 .event edge, v0x55914ec14220_379, v0x55914ec14220_380, v0x55914ec14220_381, v0x55914ec14220_382;
v0x55914ec14220_383 .array/port v0x55914ec14220, 383;
v0x55914ec14220_384 .array/port v0x55914ec14220, 384;
v0x55914ec14220_385 .array/port v0x55914ec14220, 385;
v0x55914ec14220_386 .array/port v0x55914ec14220, 386;
E_0x55914ea48b00/96 .event edge, v0x55914ec14220_383, v0x55914ec14220_384, v0x55914ec14220_385, v0x55914ec14220_386;
v0x55914ec14220_387 .array/port v0x55914ec14220, 387;
v0x55914ec14220_388 .array/port v0x55914ec14220, 388;
v0x55914ec14220_389 .array/port v0x55914ec14220, 389;
v0x55914ec14220_390 .array/port v0x55914ec14220, 390;
E_0x55914ea48b00/97 .event edge, v0x55914ec14220_387, v0x55914ec14220_388, v0x55914ec14220_389, v0x55914ec14220_390;
v0x55914ec14220_391 .array/port v0x55914ec14220, 391;
v0x55914ec14220_392 .array/port v0x55914ec14220, 392;
v0x55914ec14220_393 .array/port v0x55914ec14220, 393;
v0x55914ec14220_394 .array/port v0x55914ec14220, 394;
E_0x55914ea48b00/98 .event edge, v0x55914ec14220_391, v0x55914ec14220_392, v0x55914ec14220_393, v0x55914ec14220_394;
v0x55914ec14220_395 .array/port v0x55914ec14220, 395;
v0x55914ec14220_396 .array/port v0x55914ec14220, 396;
v0x55914ec14220_397 .array/port v0x55914ec14220, 397;
v0x55914ec14220_398 .array/port v0x55914ec14220, 398;
E_0x55914ea48b00/99 .event edge, v0x55914ec14220_395, v0x55914ec14220_396, v0x55914ec14220_397, v0x55914ec14220_398;
v0x55914ec14220_399 .array/port v0x55914ec14220, 399;
v0x55914ec14220_400 .array/port v0x55914ec14220, 400;
v0x55914ec14220_401 .array/port v0x55914ec14220, 401;
v0x55914ec14220_402 .array/port v0x55914ec14220, 402;
E_0x55914ea48b00/100 .event edge, v0x55914ec14220_399, v0x55914ec14220_400, v0x55914ec14220_401, v0x55914ec14220_402;
v0x55914ec14220_403 .array/port v0x55914ec14220, 403;
v0x55914ec14220_404 .array/port v0x55914ec14220, 404;
v0x55914ec14220_405 .array/port v0x55914ec14220, 405;
v0x55914ec14220_406 .array/port v0x55914ec14220, 406;
E_0x55914ea48b00/101 .event edge, v0x55914ec14220_403, v0x55914ec14220_404, v0x55914ec14220_405, v0x55914ec14220_406;
v0x55914ec14220_407 .array/port v0x55914ec14220, 407;
v0x55914ec14220_408 .array/port v0x55914ec14220, 408;
v0x55914ec14220_409 .array/port v0x55914ec14220, 409;
v0x55914ec14220_410 .array/port v0x55914ec14220, 410;
E_0x55914ea48b00/102 .event edge, v0x55914ec14220_407, v0x55914ec14220_408, v0x55914ec14220_409, v0x55914ec14220_410;
v0x55914ec14220_411 .array/port v0x55914ec14220, 411;
v0x55914ec14220_412 .array/port v0x55914ec14220, 412;
v0x55914ec14220_413 .array/port v0x55914ec14220, 413;
v0x55914ec14220_414 .array/port v0x55914ec14220, 414;
E_0x55914ea48b00/103 .event edge, v0x55914ec14220_411, v0x55914ec14220_412, v0x55914ec14220_413, v0x55914ec14220_414;
v0x55914ec14220_415 .array/port v0x55914ec14220, 415;
v0x55914ec14220_416 .array/port v0x55914ec14220, 416;
v0x55914ec14220_417 .array/port v0x55914ec14220, 417;
v0x55914ec14220_418 .array/port v0x55914ec14220, 418;
E_0x55914ea48b00/104 .event edge, v0x55914ec14220_415, v0x55914ec14220_416, v0x55914ec14220_417, v0x55914ec14220_418;
v0x55914ec14220_419 .array/port v0x55914ec14220, 419;
v0x55914ec14220_420 .array/port v0x55914ec14220, 420;
v0x55914ec14220_421 .array/port v0x55914ec14220, 421;
v0x55914ec14220_422 .array/port v0x55914ec14220, 422;
E_0x55914ea48b00/105 .event edge, v0x55914ec14220_419, v0x55914ec14220_420, v0x55914ec14220_421, v0x55914ec14220_422;
v0x55914ec14220_423 .array/port v0x55914ec14220, 423;
v0x55914ec14220_424 .array/port v0x55914ec14220, 424;
v0x55914ec14220_425 .array/port v0x55914ec14220, 425;
v0x55914ec14220_426 .array/port v0x55914ec14220, 426;
E_0x55914ea48b00/106 .event edge, v0x55914ec14220_423, v0x55914ec14220_424, v0x55914ec14220_425, v0x55914ec14220_426;
v0x55914ec14220_427 .array/port v0x55914ec14220, 427;
v0x55914ec14220_428 .array/port v0x55914ec14220, 428;
v0x55914ec14220_429 .array/port v0x55914ec14220, 429;
v0x55914ec14220_430 .array/port v0x55914ec14220, 430;
E_0x55914ea48b00/107 .event edge, v0x55914ec14220_427, v0x55914ec14220_428, v0x55914ec14220_429, v0x55914ec14220_430;
v0x55914ec14220_431 .array/port v0x55914ec14220, 431;
v0x55914ec14220_432 .array/port v0x55914ec14220, 432;
v0x55914ec14220_433 .array/port v0x55914ec14220, 433;
v0x55914ec14220_434 .array/port v0x55914ec14220, 434;
E_0x55914ea48b00/108 .event edge, v0x55914ec14220_431, v0x55914ec14220_432, v0x55914ec14220_433, v0x55914ec14220_434;
v0x55914ec14220_435 .array/port v0x55914ec14220, 435;
v0x55914ec14220_436 .array/port v0x55914ec14220, 436;
v0x55914ec14220_437 .array/port v0x55914ec14220, 437;
v0x55914ec14220_438 .array/port v0x55914ec14220, 438;
E_0x55914ea48b00/109 .event edge, v0x55914ec14220_435, v0x55914ec14220_436, v0x55914ec14220_437, v0x55914ec14220_438;
v0x55914ec14220_439 .array/port v0x55914ec14220, 439;
v0x55914ec14220_440 .array/port v0x55914ec14220, 440;
v0x55914ec14220_441 .array/port v0x55914ec14220, 441;
v0x55914ec14220_442 .array/port v0x55914ec14220, 442;
E_0x55914ea48b00/110 .event edge, v0x55914ec14220_439, v0x55914ec14220_440, v0x55914ec14220_441, v0x55914ec14220_442;
v0x55914ec14220_443 .array/port v0x55914ec14220, 443;
v0x55914ec14220_444 .array/port v0x55914ec14220, 444;
v0x55914ec14220_445 .array/port v0x55914ec14220, 445;
v0x55914ec14220_446 .array/port v0x55914ec14220, 446;
E_0x55914ea48b00/111 .event edge, v0x55914ec14220_443, v0x55914ec14220_444, v0x55914ec14220_445, v0x55914ec14220_446;
v0x55914ec14220_447 .array/port v0x55914ec14220, 447;
v0x55914ec14220_448 .array/port v0x55914ec14220, 448;
v0x55914ec14220_449 .array/port v0x55914ec14220, 449;
v0x55914ec14220_450 .array/port v0x55914ec14220, 450;
E_0x55914ea48b00/112 .event edge, v0x55914ec14220_447, v0x55914ec14220_448, v0x55914ec14220_449, v0x55914ec14220_450;
v0x55914ec14220_451 .array/port v0x55914ec14220, 451;
v0x55914ec14220_452 .array/port v0x55914ec14220, 452;
v0x55914ec14220_453 .array/port v0x55914ec14220, 453;
v0x55914ec14220_454 .array/port v0x55914ec14220, 454;
E_0x55914ea48b00/113 .event edge, v0x55914ec14220_451, v0x55914ec14220_452, v0x55914ec14220_453, v0x55914ec14220_454;
v0x55914ec14220_455 .array/port v0x55914ec14220, 455;
v0x55914ec14220_456 .array/port v0x55914ec14220, 456;
v0x55914ec14220_457 .array/port v0x55914ec14220, 457;
v0x55914ec14220_458 .array/port v0x55914ec14220, 458;
E_0x55914ea48b00/114 .event edge, v0x55914ec14220_455, v0x55914ec14220_456, v0x55914ec14220_457, v0x55914ec14220_458;
v0x55914ec14220_459 .array/port v0x55914ec14220, 459;
v0x55914ec14220_460 .array/port v0x55914ec14220, 460;
v0x55914ec14220_461 .array/port v0x55914ec14220, 461;
v0x55914ec14220_462 .array/port v0x55914ec14220, 462;
E_0x55914ea48b00/115 .event edge, v0x55914ec14220_459, v0x55914ec14220_460, v0x55914ec14220_461, v0x55914ec14220_462;
v0x55914ec14220_463 .array/port v0x55914ec14220, 463;
v0x55914ec14220_464 .array/port v0x55914ec14220, 464;
v0x55914ec14220_465 .array/port v0x55914ec14220, 465;
v0x55914ec14220_466 .array/port v0x55914ec14220, 466;
E_0x55914ea48b00/116 .event edge, v0x55914ec14220_463, v0x55914ec14220_464, v0x55914ec14220_465, v0x55914ec14220_466;
v0x55914ec14220_467 .array/port v0x55914ec14220, 467;
v0x55914ec14220_468 .array/port v0x55914ec14220, 468;
v0x55914ec14220_469 .array/port v0x55914ec14220, 469;
v0x55914ec14220_470 .array/port v0x55914ec14220, 470;
E_0x55914ea48b00/117 .event edge, v0x55914ec14220_467, v0x55914ec14220_468, v0x55914ec14220_469, v0x55914ec14220_470;
v0x55914ec14220_471 .array/port v0x55914ec14220, 471;
v0x55914ec14220_472 .array/port v0x55914ec14220, 472;
v0x55914ec14220_473 .array/port v0x55914ec14220, 473;
v0x55914ec14220_474 .array/port v0x55914ec14220, 474;
E_0x55914ea48b00/118 .event edge, v0x55914ec14220_471, v0x55914ec14220_472, v0x55914ec14220_473, v0x55914ec14220_474;
v0x55914ec14220_475 .array/port v0x55914ec14220, 475;
v0x55914ec14220_476 .array/port v0x55914ec14220, 476;
v0x55914ec14220_477 .array/port v0x55914ec14220, 477;
v0x55914ec14220_478 .array/port v0x55914ec14220, 478;
E_0x55914ea48b00/119 .event edge, v0x55914ec14220_475, v0x55914ec14220_476, v0x55914ec14220_477, v0x55914ec14220_478;
v0x55914ec14220_479 .array/port v0x55914ec14220, 479;
v0x55914ec14220_480 .array/port v0x55914ec14220, 480;
v0x55914ec14220_481 .array/port v0x55914ec14220, 481;
v0x55914ec14220_482 .array/port v0x55914ec14220, 482;
E_0x55914ea48b00/120 .event edge, v0x55914ec14220_479, v0x55914ec14220_480, v0x55914ec14220_481, v0x55914ec14220_482;
v0x55914ec14220_483 .array/port v0x55914ec14220, 483;
v0x55914ec14220_484 .array/port v0x55914ec14220, 484;
v0x55914ec14220_485 .array/port v0x55914ec14220, 485;
v0x55914ec14220_486 .array/port v0x55914ec14220, 486;
E_0x55914ea48b00/121 .event edge, v0x55914ec14220_483, v0x55914ec14220_484, v0x55914ec14220_485, v0x55914ec14220_486;
v0x55914ec14220_487 .array/port v0x55914ec14220, 487;
v0x55914ec14220_488 .array/port v0x55914ec14220, 488;
v0x55914ec14220_489 .array/port v0x55914ec14220, 489;
v0x55914ec14220_490 .array/port v0x55914ec14220, 490;
E_0x55914ea48b00/122 .event edge, v0x55914ec14220_487, v0x55914ec14220_488, v0x55914ec14220_489, v0x55914ec14220_490;
v0x55914ec14220_491 .array/port v0x55914ec14220, 491;
v0x55914ec14220_492 .array/port v0x55914ec14220, 492;
v0x55914ec14220_493 .array/port v0x55914ec14220, 493;
v0x55914ec14220_494 .array/port v0x55914ec14220, 494;
E_0x55914ea48b00/123 .event edge, v0x55914ec14220_491, v0x55914ec14220_492, v0x55914ec14220_493, v0x55914ec14220_494;
v0x55914ec14220_495 .array/port v0x55914ec14220, 495;
v0x55914ec14220_496 .array/port v0x55914ec14220, 496;
v0x55914ec14220_497 .array/port v0x55914ec14220, 497;
v0x55914ec14220_498 .array/port v0x55914ec14220, 498;
E_0x55914ea48b00/124 .event edge, v0x55914ec14220_495, v0x55914ec14220_496, v0x55914ec14220_497, v0x55914ec14220_498;
v0x55914ec14220_499 .array/port v0x55914ec14220, 499;
v0x55914ec14220_500 .array/port v0x55914ec14220, 500;
v0x55914ec14220_501 .array/port v0x55914ec14220, 501;
v0x55914ec14220_502 .array/port v0x55914ec14220, 502;
E_0x55914ea48b00/125 .event edge, v0x55914ec14220_499, v0x55914ec14220_500, v0x55914ec14220_501, v0x55914ec14220_502;
v0x55914ec14220_503 .array/port v0x55914ec14220, 503;
v0x55914ec14220_504 .array/port v0x55914ec14220, 504;
v0x55914ec14220_505 .array/port v0x55914ec14220, 505;
v0x55914ec14220_506 .array/port v0x55914ec14220, 506;
E_0x55914ea48b00/126 .event edge, v0x55914ec14220_503, v0x55914ec14220_504, v0x55914ec14220_505, v0x55914ec14220_506;
v0x55914ec14220_507 .array/port v0x55914ec14220, 507;
v0x55914ec14220_508 .array/port v0x55914ec14220, 508;
v0x55914ec14220_509 .array/port v0x55914ec14220, 509;
v0x55914ec14220_510 .array/port v0x55914ec14220, 510;
E_0x55914ea48b00/127 .event edge, v0x55914ec14220_507, v0x55914ec14220_508, v0x55914ec14220_509, v0x55914ec14220_510;
v0x55914ec14220_511 .array/port v0x55914ec14220, 511;
E_0x55914ea48b00/128 .event edge, v0x55914ec14220_511, v0x55914ea27080_0, v0x55914ea133d0_0;
E_0x55914ea48b00 .event/or E_0x55914ea48b00/0, E_0x55914ea48b00/1, E_0x55914ea48b00/2, E_0x55914ea48b00/3, E_0x55914ea48b00/4, E_0x55914ea48b00/5, E_0x55914ea48b00/6, E_0x55914ea48b00/7, E_0x55914ea48b00/8, E_0x55914ea48b00/9, E_0x55914ea48b00/10, E_0x55914ea48b00/11, E_0x55914ea48b00/12, E_0x55914ea48b00/13, E_0x55914ea48b00/14, E_0x55914ea48b00/15, E_0x55914ea48b00/16, E_0x55914ea48b00/17, E_0x55914ea48b00/18, E_0x55914ea48b00/19, E_0x55914ea48b00/20, E_0x55914ea48b00/21, E_0x55914ea48b00/22, E_0x55914ea48b00/23, E_0x55914ea48b00/24, E_0x55914ea48b00/25, E_0x55914ea48b00/26, E_0x55914ea48b00/27, E_0x55914ea48b00/28, E_0x55914ea48b00/29, E_0x55914ea48b00/30, E_0x55914ea48b00/31, E_0x55914ea48b00/32, E_0x55914ea48b00/33, E_0x55914ea48b00/34, E_0x55914ea48b00/35, E_0x55914ea48b00/36, E_0x55914ea48b00/37, E_0x55914ea48b00/38, E_0x55914ea48b00/39, E_0x55914ea48b00/40, E_0x55914ea48b00/41, E_0x55914ea48b00/42, E_0x55914ea48b00/43, E_0x55914ea48b00/44, E_0x55914ea48b00/45, E_0x55914ea48b00/46, E_0x55914ea48b00/47, E_0x55914ea48b00/48, E_0x55914ea48b00/49, E_0x55914ea48b00/50, E_0x55914ea48b00/51, E_0x55914ea48b00/52, E_0x55914ea48b00/53, E_0x55914ea48b00/54, E_0x55914ea48b00/55, E_0x55914ea48b00/56, E_0x55914ea48b00/57, E_0x55914ea48b00/58, E_0x55914ea48b00/59, E_0x55914ea48b00/60, E_0x55914ea48b00/61, E_0x55914ea48b00/62, E_0x55914ea48b00/63, E_0x55914ea48b00/64, E_0x55914ea48b00/65, E_0x55914ea48b00/66, E_0x55914ea48b00/67, E_0x55914ea48b00/68, E_0x55914ea48b00/69, E_0x55914ea48b00/70, E_0x55914ea48b00/71, E_0x55914ea48b00/72, E_0x55914ea48b00/73, E_0x55914ea48b00/74, E_0x55914ea48b00/75, E_0x55914ea48b00/76, E_0x55914ea48b00/77, E_0x55914ea48b00/78, E_0x55914ea48b00/79, E_0x55914ea48b00/80, E_0x55914ea48b00/81, E_0x55914ea48b00/82, E_0x55914ea48b00/83, E_0x55914ea48b00/84, E_0x55914ea48b00/85, E_0x55914ea48b00/86, E_0x55914ea48b00/87, E_0x55914ea48b00/88, E_0x55914ea48b00/89, E_0x55914ea48b00/90, E_0x55914ea48b00/91, E_0x55914ea48b00/92, E_0x55914ea48b00/93, E_0x55914ea48b00/94, E_0x55914ea48b00/95, E_0x55914ea48b00/96, E_0x55914ea48b00/97, E_0x55914ea48b00/98, E_0x55914ea48b00/99, E_0x55914ea48b00/100, E_0x55914ea48b00/101, E_0x55914ea48b00/102, E_0x55914ea48b00/103, E_0x55914ea48b00/104, E_0x55914ea48b00/105, E_0x55914ea48b00/106, E_0x55914ea48b00/107, E_0x55914ea48b00/108, E_0x55914ea48b00/109, E_0x55914ea48b00/110, E_0x55914ea48b00/111, E_0x55914ea48b00/112, E_0x55914ea48b00/113, E_0x55914ea48b00/114, E_0x55914ea48b00/115, E_0x55914ea48b00/116, E_0x55914ea48b00/117, E_0x55914ea48b00/118, E_0x55914ea48b00/119, E_0x55914ea48b00/120, E_0x55914ea48b00/121, E_0x55914ea48b00/122, E_0x55914ea48b00/123, E_0x55914ea48b00/124, E_0x55914ea48b00/125, E_0x55914ea48b00/126, E_0x55914ea48b00/127, E_0x55914ea48b00/128;
L_0x55914ec280f0 .part v0x55914e7119d0_0, 0, 1;
L_0x7f41432d0018 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
RS_0x7f414366d098 .resolv tri, L_0x7f41432d0018, v0x55914ea86010_0;
L_0x55914ec28190 .part RS_0x7f414366d098, 0, 1;
L_0x7f41432d0060 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
RS_0x7f414366d068 .resolv tri, L_0x7f41432d0060, v0x55914ea99f20_0;
L_0x55914ec28230 .part RS_0x7f414366d068, 0, 1;
L_0x55914ec282d0 .part v0x55914ec123e0_0, 0, 1;
L_0x55914ec28e80 .part v0x55914ebf9b20_0, 0, 1;
L_0x55914ec28f20 .part v0x55914ec123e0_0, 1, 1;
L_0x55914ec2a240 .part v0x55914eb52300_0, 0, 1;
LS_0x55914ec2a2e0_0_0 .concat [ 1 1 1 1], L_0x7f41432d19b0, L_0x55914ec280f0, L_0x55914ec28e80, L_0x55914ec2a240;
LS_0x55914ec2a2e0_0_4 .concat [ 28 0 0 0], o0x7f4143677f28;
L_0x55914ec2a2e0 .concat [ 4 28 0 0], LS_0x55914ec2a2e0_0_0, LS_0x55914ec2a2e0_0_4;
S_0x55914eb44bc0 .scope module, "MicroControllerBlock" "MicroControllerBlock" 2 257, 3 7 0, S_0x55914ea518d0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "iMUsiRd";
    .port_info 1 /OUTPUT 32 "oSUsiRd";
    .port_info 2 /OUTPUT 32 "oMUsiWd";
    .port_info 3 /OUTPUT 32 "oMUsiAdrs";
    .port_info 4 /INPUT 32 "iSUsiWd";
    .port_info 5 /INPUT 32 "iSUsiAdrs";
    .port_info 6 /INPUT 16 "iMUfiRd";
    .port_info 7 /INPUT 32 "iMUfiAdrs";
    .port_info 8 /OUTPUT 16 "oMUfiWd";
    .port_info 9 /OUTPUT 32 "oMUfiAdrs";
    .port_info 10 /INPUT 1 "iMUfiRdy";
    .port_info 11 /OUTPUT 1 "oTxd";
    .port_info 12 /INPUT 1 "iRxd";
    .port_info 13 /OUTPUT 1 "oSocRST";
    .port_info 14 /INPUT 1 "iSRST";
    .port_info 15 /INPUT 1 "inSRST";
    .port_info 16 /INPUT 1 "iSCLK";
    .port_info 17 /INPUT 1 "jtag_inst1_TCK";
    .port_info 18 /OUTPUT 1 "jtag_inst1_TDO";
    .port_info 19 /INPUT 1 "jtag_inst1_TDI";
    .port_info 20 /INPUT 1 "jtag_inst1_TMS";
    .port_info 21 /INPUT 1 "jtag_inst1_RUNTEST";
    .port_info 22 /INPUT 1 "jtag_inst1_SEL";
    .port_info 23 /INPUT 1 "jtag_inst1_CAPTURE";
    .port_info 24 /INPUT 1 "jtag_inst1_SHIFT";
    .port_info 25 /INPUT 1 "jtag_inst1_UPDATE";
    .port_info 26 /INPUT 1 "jtag_inst1_RESET";
P_0x55914e5331b0 .param/l "lpMcmBitWidth" 1 3 184, +C4<00000000000000000000000000110000>;
P_0x55914e5331f0 .param/l "lpMcmDepth" 1 3 183, +C4<00000000000000000000001000000000>;
P_0x55914e533230 .param/l "pAdrsMap" 0 3 9, C4<01>;
P_0x55914e533270 .param/l "pBlockAdrsWidth" 0 3 8, +C4<00000000000000000000000000000010>;
P_0x55914e5332b0 .param/l "pCsrActiveWidth" 0 3 12, +C4<00000000000000000000000000001000>;
P_0x55914e5332f0 .param/l "pCsrAdrsWidth" 0 3 11, +C4<00000000000000000000000000010000>;
P_0x55914e533330 .param/str "pSimlation" 0 3 17, "yes";
P_0x55914e533370 .param/l "pUfiAdrsBusWidth" 0 3 14, +C4<00000000000000000000000000100000>;
P_0x55914e5333b0 .param/l "pUfiAdrsMap" 0 3 15, C4<0000>;
P_0x55914e5333f0 .param/l "pUfiDqBusWidth" 0 3 13, +C4<00000000000000000000000000010000>;
P_0x55914e533430 .param/l "pUfiEnableBit" 0 3 16, +C4<00000000000000000000000000100000>;
P_0x55914e533470 .param/l "pUsiBusWidth" 0 3 10, +C4<00000000000000000000000000100000>;
L_0x55914eacc1a0 .functor BUFZ 1, v0x55914e5b5800_0, C4<0>, C4<0>, C4<0>;
v0x55914e708090_0 .net *"_ivl_13", 30 0, L_0x55914ec27fb0;  1 drivers
v0x55914e70c240_0 .net *"_ivl_18", 0 0, L_0x55914eacc1a0;  1 drivers
v0x55914e70eba0_0 .net "iMUfiAdrs", 31 0, L_0x55914e683870;  alias, 1 drivers
v0x55914e714530_0 .net "iMUfiRd", 15 0, L_0x55914e71b080;  alias, 1 drivers
v0x55914e6e04d0_0 .net "iMUfiRdy", 0 0, L_0x55914ec282d0;  1 drivers
L_0x7f41432d1968 .functor BUFT 1, C4<0000000000000000000000000000000z>, C4<0>, C4<0>, C4<0>;
v0x55914e6d6b90_0 .net "iMUsiRd", 31 0, L_0x7f41432d1968;  1 drivers
o0x7f414366cdf8 .functor BUFZ 1, C4<z>; HiZ drive
v0x55914e6dad40_0 .net "iRxd", 0 0, o0x7f414366cdf8;  0 drivers
v0x55914e6dd6a0_0 .net "iSCLK", 0 0, v0x55914ec16190_0;  1 drivers
v0x55914e6e3030_0 .net "iSRST", 0 0, v0x55914ec16440_0;  1 drivers
v0x55914e684020_0 .net "iSUsiAdrs", 31 0, L_0x55914e74ea10;  alias, 1 drivers
v0x55914e549f00_0 .net "iSUsiWd", 31 0, L_0x55914e828040;  alias, 1 drivers
v0x55914e57f670_0 .net "inSRST", 0 0, v0x55914ec16c40_0;  1 drivers
o0x7f414366ce28 .functor BUFZ 1, C4<z>; HiZ drive
v0x55914e533a10_0 .net "jtag_inst1_CAPTURE", 0 0, o0x7f414366ce28;  0 drivers
o0x7f414366ce58 .functor BUFZ 1, C4<z>; HiZ drive
v0x55914e561d00_0 .net "jtag_inst1_RESET", 0 0, o0x7f414366ce58;  0 drivers
o0x7f414366ce88 .functor BUFZ 1, C4<z>; HiZ drive
v0x55914e566300_0 .net "jtag_inst1_RUNTEST", 0 0, o0x7f414366ce88;  0 drivers
o0x7f414366ceb8 .functor BUFZ 1, C4<z>; HiZ drive
v0x55914eacae80_0 .net "jtag_inst1_SEL", 0 0, o0x7f414366ceb8;  0 drivers
o0x7f414366cee8 .functor BUFZ 1, C4<z>; HiZ drive
v0x55914ea61200_0 .net "jtag_inst1_SHIFT", 0 0, o0x7f414366cee8;  0 drivers
o0x7f414366cf18 .functor BUFZ 1, C4<z>; HiZ drive
v0x55914ea612a0_0 .net "jtag_inst1_TCK", 0 0, o0x7f414366cf18;  0 drivers
o0x7f414366cf48 .functor BUFZ 1, C4<z>; HiZ drive
v0x55914ea4c970_0 .net "jtag_inst1_TDI", 0 0, o0x7f414366cf48;  0 drivers
o0x7f414366cf78 .functor BUFZ 1, C4<z>; HiZ drive
v0x55914ea4ca10_0 .net "jtag_inst1_TDO", 0 0, o0x7f414366cf78;  0 drivers
o0x7f414366cfa8 .functor BUFZ 1, C4<z>; HiZ drive
v0x55914eaf0f80_0 .net "jtag_inst1_TMS", 0 0, o0x7f414366cfa8;  0 drivers
o0x7f414366cfd8 .functor BUFZ 1, C4<z>; HiZ drive
v0x55914eaf1020_0 .net "jtag_inst1_UPDATE", 0 0, o0x7f414366cfd8;  0 drivers
v0x55914ebcc260_0 .net "oMUfiAdrs", 31 0, L_0x55914ec28050;  alias, 1 drivers
v0x55914eb2da20_0 .net "oMUfiWd", 15 0, L_0x55914ec27f10;  alias, 1 drivers
v0x55914eb3cf70_0 .net8 "oMUsiAdrs", 31 0, RS_0x7f414366d068;  2 drivers
v0x55914eb830e0_0 .net8 "oMUsiWd", 31 0, RS_0x7f414366d098;  2 drivers
v0x55914eb55c30_0 .net "oSUsiRd", 31 0, v0x55914e7119d0_0;  1 drivers
o0x7f414366d0c8 .functor BUFZ 1, C4<z>; HiZ drive
v0x55914eb55cf0_0 .net "oSocRST", 0 0, o0x7f414366d0c8;  0 drivers
o0x7f414366d0f8 .functor BUFZ 1, C4<z>; HiZ drive
v0x55914eb9b790_0 .net "oTxd", 0 0, o0x7f414366d0f8;  0 drivers
v0x55914eb9b850_0 .var "qMUfiRdyPos", 0 0;
v0x55914ebcc7f0_0 .var "qMcmRe", 0 0;
v0x55914ebcc890_0 .var "qMcmWd", 47 0;
v0x55914ebcc450_0 .var "qMcmWe", 0 0;
v0x55914e57d4c0_0 .var "qRamBurstStop", 0 0;
v0x55914e57d560_0 .var "qRamEmpCsr", 0 0;
v0x55914e57d600_0 .var "qRamFullCsr", 0 0;
v0x55914e57d6a0_0 .var "qRamRdVdCsr", 0 0;
v0x55914ebcc4f0_0 .var "qUfiRdCke", 0 0;
v0x55914ea99e80_0 .var "qUfiRdCsr", 15 0;
v0x55914ea99f20_0 .var "rMBusAdrs", 31 0;
v0x55914ea86010_0 .var "rMBusWd", 31 0;
v0x55914ea860b0_0 .var "rMUfiRdyEdge", 1 0;
v0x55914ea721a0_0 .var "rMcmWeOneShot", 0 0;
v0x55914ea72240_0 .var "rTarRun", 0 0;
v0x55914ea398f0_0 .var "rUfiRd", 15 0;
o0x7f414366d2a8 .functor BUFZ 16, C4<zzzzzzzzzzzzzzzz>; HiZ drive
v0x55914ea399b0_0 .net "wGpioAdrsEn", 15 0, o0x7f414366d2a8;  0 drivers
o0x7f414366d2d8 .functor BUFZ 16, C4<zzzzzzzzzzzzzzzz>; HiZ drive
v0x55914eae6020_0 .net "wGpioDataEn", 15 0, o0x7f414366d2d8;  0 drivers
v0x55914eacc0b0_0 .net "wGpioReadLsb", 15 0, L_0x55914ec27460;  1 drivers
v0x55914eb2d000_0 .net "wGpioReadMsb", 15 0, L_0x55914ec27500;  1 drivers
o0x7f414366d368 .functor BUFZ 16, C4<zzzzzzzzzzzzzzzz>; HiZ drive
v0x55914eb50b00_0 .net "wGpioWriteLsb", 15 0, o0x7f414366d368;  0 drivers
o0x7f414366d398 .functor BUFZ 16, C4<zzzzzzzzzzzzzzzz>; HiZ drive
v0x55914eb96730_0 .net "wGpioWriteMsb", 15 0, o0x7f414366d398;  0 drivers
v0x55914eb53e80_0 .net "wMcmEmp", 0 0, L_0x55914e6c91f0;  1 drivers
v0x55914eb53f20_0 .net "wMcmFull", 0 0, L_0x55914e6bf070;  1 drivers
v0x55914eb99ab0_0 .net "wMcmRd", 47 0, L_0x55914e6c94b0;  1 drivers
v0x55914eb99b50_0 .net "wMcmRvd", 0 0, v0x55914e5b5800_0;  1 drivers
v0x55914eb80a40_0 .net "wRamAdrsCsr", 31 0, L_0x55914e6f9bc0;  1 drivers
v0x55914eb80ae0_0 .net "wRamBurstRunCsr", 0 0, L_0x55914e6fa040;  1 drivers
v0x55914ebc6200_0 .net "wRamEnCsr", 0 0, L_0x55914e6f8950;  1 drivers
v0x55914ebc62a0_0 .net "wRamWdCsr", 15 0, L_0x55914e6f09d0;  1 drivers
E_0x55914e55ffe0 .event edge, v0x55914e70eba0_0, v0x55914ebcc4f0_0, v0x55914ea398f0_0;
E_0x55914e55f4d0/0 .event edge, v0x55914e4c0380_0, v0x55914e4f16a0_0, v0x55914ebccaa0_0, v0x55914e4f1cb0_0;
E_0x55914e55f4d0/1 .event edge, v0x55914ea721a0_0, v0x55914e6e04d0_0, v0x55914ea444f0_0, v0x55914ea72240_0;
E_0x55914e55f4d0/2 .event edge, v0x55914e4b1850_0, v0x55914ea860b0_0;
E_0x55914e55f4d0 .event/or E_0x55914e55f4d0/0, E_0x55914e55f4d0/1, E_0x55914e55f4d0/2;
L_0x55914ec27460 .part L_0x7f41432d1968, 0, 16;
L_0x55914ec27500 .part L_0x7f41432d1968, 16, 16;
L_0x55914ec27f10 .part L_0x55914e6c94b0, 0, 16;
L_0x55914ec27fb0 .part L_0x55914e6c94b0, 16, 31;
L_0x55914ec28050 .concat8 [ 31 1 0 0], L_0x55914ec27fb0, L_0x55914eacc1a0;
S_0x55914ea3c180 .scope module, "McbCacheMemory" "SyncFifoController" 3 201, 4 20 0, S_0x55914eb44bc0;
 .timescale 0 0;
    .port_info 0 /INPUT 48 "iWd";
    .port_info 1 /INPUT 1 "iWe";
    .port_info 2 /OUTPUT 1 "oFull";
    .port_info 3 /OUTPUT 48 "oRd";
    .port_info 4 /INPUT 1 "iRe";
    .port_info 5 /OUTPUT 1 "oRvd";
    .port_info 6 /OUTPUT 1 "oEmp";
    .port_info 7 /INPUT 1 "inARST";
    .port_info 8 /INPUT 1 "iCLK";
P_0x55914eb1ab80 .param/l "lpBramGenNum" 1 4 95, C4<00000110>;
P_0x55914eb1abc0 .param/l "lpDataWidth" 1 4 94, C4<00001000>;
P_0x55914eb1ac00 .param/l "pAddrWidth" 1 4 40, C4<00001001>;
P_0x55914eb1ac40 .param/l "pFifoBitWidth" 0 4 22, +C4<00000000000000000000000000110000>;
P_0x55914eb1ac80 .param/str "pFifoBlockRam" 0 4 23, "yes";
P_0x55914eb1acc0 .param/l "pFifoDepth" 0 4 21, +C4<00000000000000000000001000000000>;
L_0x55914e6bf070 .functor BUFZ 1, v0x55914e603a90_0, C4<0>, C4<0>, C4<0>;
L_0x55914e6c91f0 .functor BUFZ 1, v0x55914e608fe0_0, C4<0>, C4<0>, C4<0>;
L_0x55914e6c94b0 .functor BUFZ 48, L_0x55914eb1e280, C4<000000000000000000000000000000000000000000000000>, C4<000000000000000000000000000000000000000000000000>, C4<000000000000000000000000000000000000000000000000>;
L_0x7f41432d0918 .functor BUFT 1, C4<000000001>, C4<0>, C4<0>, C4<0>;
v0x55914e60d6e0_0 .net/2u *"_ivl_13", 8 0, L_0x7f41432d0918;  1 drivers
v0x55914e822360_0 .net "iCLK", 0 0, v0x55914ec16190_0;  alias, 1 drivers
v0x55914e80c6b0_0 .net "iRe", 0 0, v0x55914ebcc7f0_0;  1 drivers
v0x55914e804730_0 .net "iWd", 47 0, v0x55914ebcc890_0;  1 drivers
v0x55914e6193d0_0 .net "iWe", 0 0, v0x55914ebcc450_0;  1 drivers
v0x55914e543980_0 .net "inARST", 0 0, v0x55914ec16c40_0;  alias, 1 drivers
v0x55914ea444f0_0 .net "oEmp", 0 0, L_0x55914e6c91f0;  alias, 1 drivers
v0x55914ebccaa0_0 .net "oFull", 0 0, L_0x55914e6bf070;  alias, 1 drivers
v0x55914ea410f0_0 .net "oRd", 47 0, L_0x55914e6c94b0;  alias, 1 drivers
v0x55914ea712a0_0 .net "oRvd", 0 0, v0x55914e5b5800_0;  alias, 1 drivers
v0x55914e608fe0_0 .var "qEmp", 0 0;
v0x55914e603a90_0 .var "qFull", 0 0;
v0x55914e7f0630_0 .var "qRe", 0 0;
v0x55914e5e1880 .array "qWd", 0 5, 7 0;
v0x55914e5d1100_0 .var "qWe", 0 0;
v0x55914e5b0ac0_0 .var "rRa", 8 0;
v0x55914e5b5800_0 .var "rRe", 0 0;
v0x55914e5a6b00_0 .var "rWa", 8 0;
v0x55914e492860_0 .net "wRd", 47 0, L_0x55914eb1e280;  1 drivers
v0x55914e47e8b0_0 .net "wWa", 8 0, L_0x55914ec27e70;  1 drivers
E_0x55914e44fb10/0 .event edge, v0x55914e47e8b0_0, v0x55914eaadaa0_0, v0x55914eb1e900_0, v0x55914e6193d0_0;
E_0x55914e44fb10/1 .event edge, v0x55914e603a90_0, v0x55914e80c6b0_0, v0x55914e608fe0_0;
E_0x55914e44fb10 .event/or E_0x55914e44fb10/0, E_0x55914e44fb10/1;
E_0x55914ea38cf0/0 .event negedge, v0x55914e543980_0;
E_0x55914ea38cf0/1 .event posedge, v0x55914eb3b3a0_0;
E_0x55914ea38cf0 .event/or E_0x55914ea38cf0/0, E_0x55914ea38cf0/1;
LS_0x55914eb1e280_0_0 .concat8 [ 8 8 8 8], v0x55914eaca010_0, v0x55914e492550_0, v0x55914e4f1510_0, v0x55914e818000_0;
LS_0x55914eb1e280_0_4 .concat8 [ 8 8 0 0], v0x55914e750e10_0, v0x55914e6ba5d0_0;
L_0x55914eb1e280 .concat8 [ 32 16 0 0], LS_0x55914eb1e280_0_0, LS_0x55914eb1e280_0_4;
L_0x55914ec27e70 .arith/sum 9, v0x55914e5a6b00_0, L_0x7f41432d0918;
S_0x55914eb1aed0 .scope generate, "TrionSDPBRAM[0]" "TrionSDPBRAM[0]" 4 101, 4 101 0, S_0x55914ea3c180;
 .timescale 0 0;
P_0x55914ea3d480 .param/l "x" 0 4 101, +C4<00>;
E_0x55914ea39c90 .event edge, v0x55914e804730_0;
S_0x55914eb1b1c0 .scope module, "TrionSDPBRAM" "TrionSDPBRAM" 4 106, 5 12 0, S_0x55914eb1aed0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "iWd";
    .port_info 1 /INPUT 9 "iWa";
    .port_info 2 /INPUT 1 "iWe";
    .port_info 3 /OUTPUT 8 "oRd";
    .port_info 4 /INPUT 9 "iRa";
    .port_info 5 /INPUT 1 "iRe";
    .port_info 6 /INPUT 1 "iRCLK";
    .port_info 7 /INPUT 1 "iWCLK";
P_0x55914eaca160 .param/l "pAddrWidth" 0 5 14, C4<00001001>;
P_0x55914eaca1a0 .param/l "pDataWidth" 0 5 13, C4<00001000>;
v0x55914e5b0c60_0 .net "iRCLK", 0 0, v0x55914ec16190_0;  alias, 1 drivers
v0x55914e5bc980_0 .net "iRa", 8 0, v0x55914e5b0ac0_0;  1 drivers
v0x55914e5bcb40_0 .net "iRe", 0 0, v0x55914e7f0630_0;  1 drivers
v0x55914e5d0f50_0 .net "iWCLK", 0 0, v0x55914ec16190_0;  alias, 1 drivers
v0x55914e5e16d0_0 .net "iWa", 8 0, v0x55914e5a6b00_0;  1 drivers
v0x55914e5e1880_0 .array/port v0x55914e5e1880, 0;
v0x55914e5f1e50_0 .net "iWd", 7 0, v0x55914e5e1880_0;  1 drivers
v0x55914e5f2000_0 .net "iWe", 0 0, v0x55914e5d1100_0;  1 drivers
v0x55914e5b55c0_0 .net "oRd", 7 0, v0x55914eaca010_0;  1 drivers
S_0x55914eb1a410 .scope module, "EFX_RAM_5K" "EFX_RAM_5K" 5 58, 6 36 0, S_0x55914eb1b1c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "WCLK";
    .port_info 1 /INPUT 1 "WE";
    .port_info 2 /INPUT 1 "WCLKE";
    .port_info 3 /INPUT 8 "WDATA";
    .port_info 4 /INPUT 9 "WADDR";
    .port_info 5 /INPUT 1 "RCLK";
    .port_info 6 /INPUT 1 "RE";
    .port_info 7 /OUTPUT 8 "RDATA";
    .port_info 8 /INPUT 9 "RADDR";
P_0x55914ebec020 .param/l "INIT_0" 0 6 53, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x55914ebec060 .param/l "INIT_1" 0 6 54, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x55914ebec0a0 .param/l "INIT_10" 0 6 69, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x55914ebec0e0 .param/l "INIT_11" 0 6 70, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x55914ebec120 .param/l "INIT_12" 0 6 71, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x55914ebec160 .param/l "INIT_13" 0 6 72, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x55914ebec1a0 .param/l "INIT_2" 0 6 55, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x55914ebec1e0 .param/l "INIT_3" 0 6 56, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x55914ebec220 .param/l "INIT_4" 0 6 57, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x55914ebec260 .param/l "INIT_5" 0 6 58, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x55914ebec2a0 .param/l "INIT_6" 0 6 59, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x55914ebec2e0 .param/l "INIT_7" 0 6 60, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x55914ebec320 .param/l "INIT_8" 0 6 61, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x55914ebec360 .param/l "INIT_9" 0 6 62, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x55914ebec3a0 .param/l "INIT_A" 0 6 63, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x55914ebec3e0 .param/l "INIT_B" 0 6 64, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x55914ebec420 .param/l "INIT_C" 0 6 65, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x55914ebec460 .param/l "INIT_D" 0 6 66, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x55914ebec4a0 .param/l "INIT_E" 0 6 67, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x55914ebec4e0 .param/l "INIT_F" 0 6 68, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x55914ebec520 .param/l "MEMORY_SIZE" 1 6 94, +C4<0000000000000000000000000000000000000000000000000001010000000000>;
P_0x55914ebec560 .param/l "OUTPUT_REG" 0 6 51, C4<0>;
P_0x55914ebec5a0 .param/l "RCLK_POLARITY" 0 6 46, C4<1>;
P_0x55914ebec5e0 .param/l "READ_AWIDTH" 1 6 74, +C4<00000000000000000000000000001001>;
P_0x55914ebec620 .param/l "READ_WIDTH" 0 6 49, C4<00001000>;
P_0x55914ebec660 .param/l "RE_POLARITY" 0 6 47, C4<1>;
P_0x55914ebec6a0 .param/l "WCLKE_POLARITY" 0 6 44, C4<1>;
P_0x55914ebec6e0 .param/l "WCLK_POLARITY" 0 6 43, C4<1>;
P_0x55914ebec720 .param/l "WE_POLARITY" 0 6 45, C4<1>;
P_0x55914ebec760 .param/l "WRITE_AWIDTH" 1 6 84, +C4<00000000000000000000000000001001>;
P_0x55914ebec7a0 .param/str "WRITE_MODE" 0 6 52, "READ_FIRST";
P_0x55914ebec7e0 .param/l "WRITE_WIDTH" 0 6 50, C4<00001000>;
L_0x55914e6f5fa0 .functor BUFZ 1, v0x55914e5d1100_0, C4<0>, C4<0>, C4<0>;
L_0x55914e6fa530 .functor BUFZ 1, v0x55914e5d1100_0, C4<0>, C4<0>, C4<0>;
L_0x55914e6fa7f0 .functor BUFZ 1, v0x55914e7f0630_0, C4<0>, C4<0>, C4<0>;
L_0x55914e6fad70 .functor BUFZ 9, v0x55914e5a6b00_0, C4<000000000>, C4<000000000>, C4<000000000>;
L_0x55914eb3d060 .functor BUFZ 9, v0x55914e5b0ac0_0, C4<000000000>, C4<000000000>, C4<000000000>;
L_0x55914e6fac10 .functor BUFZ 1, v0x55914ec16190_0, C4<0>, C4<0>, C4<0>;
L_0x7f41432d00f0 .functor BUFT 1, C8<331>, C4<0>, C4<0>, C4<0>;
RS_0x7f4143669468 .resolv tri, L_0x7f41432d00f0, L_0x55914e6fa530;
L_0x55914e6f00f0 .functor BUFZ 1, RS_0x7f4143669468, C4<0>, C4<0>, C4<0>;
L_0x7f41432d00a8 .functor BUFT 1, C8<330>, C4<0>, C4<0>, C4<0>;
RS_0x7f4143669528 .resolv tri, L_0x7f41432d00a8, L_0x55914e6f5fa0;
L_0x55914e6f8c50 .functor BUFZ 1, RS_0x7f4143669528, C4<0>, C4<0>, C4<0>;
L_0x55914e6f7880 .functor BUFZ 1, v0x55914ec16190_0, C4<0>, C4<0>, C4<0>;
L_0x7f41432d0138 .functor BUFT 1, C8<331>, C4<0>, C4<0>, C4<0>;
RS_0x7f4143669378 .resolv tri, L_0x7f41432d0138, L_0x55914e6fa7f0;
L_0x55914e6f6a80 .functor BUFZ 1, RS_0x7f4143669378, C4<0>, C4<0>, C4<0>;
v0x55914eaadaa0_0 .net "RADDR", 8 0, v0x55914e5b0ac0_0;  alias, 1 drivers
L_0x7f41432d01c8 .functor BUFT 1, C8<330330330330330330330330330>, C4<0>, C4<0>, C4<0>;
RS_0x7f4143669198 .resolv tri, L_0x7f41432d01c8, L_0x55914eb3d060;
v0x55914eb6a7c0_0 .net8 "RADDR_net", 8 0, RS_0x7f4143669198;  2 drivers, strength-aware
v0x55914eb3b3a0_0 .net "RCLK", 0 0, v0x55914ec16190_0;  alias, 1 drivers
v0x55914eb3beb0_0 .net "RCLK_i", 0 0, L_0x55914e6f7880;  1 drivers
v0x55914eb3ca50_0 .net "RDATA", 7 0, v0x55914eaca010_0;  alias, 1 drivers
v0x55914eac6320_0 .var "RDATA_early", 7 0;
v0x55914eac5d70_0 .var "RDATA_late", 7 0;
v0x55914eaca010_0 .var "RDATA_out", 7 0;
v0x55914ead2880_0 .var "RDATA_reg", 7 0;
v0x55914ea34c00_0 .net "RE", 0 0, v0x55914e7f0630_0;  alias, 1 drivers
v0x55914ea3b060_0 .net "RE_i", 0 0, L_0x55914e6f6a80;  1 drivers
v0x55914eb240c0_0 .net8 "RE_net", 0 0, RS_0x7f4143669378;  2 drivers, strength-aware
v0x55914eb1e900_0 .net "WADDR", 8 0, v0x55914e5a6b00_0;  alias, 1 drivers
L_0x7f41432d0180 .functor BUFT 1, C8<330330330330330330330330330>, C4<0>, C4<0>, C4<0>;
RS_0x7f41436693d8 .resolv tri, L_0x7f41432d0180, L_0x55914e6fad70;
v0x55914eb2bf70_0 .net8 "WADDR_net", 8 0, RS_0x7f41436693d8;  2 drivers, strength-aware
v0x55914eacf660_0 .net "WCLK", 0 0, v0x55914ec16190_0;  alias, 1 drivers
v0x55914ead11f0_0 .net "WCLKE", 0 0, v0x55914e5d1100_0;  alias, 1 drivers
v0x55914ebd3240_0 .net "WCLKE_i", 0 0, L_0x55914e6f00f0;  1 drivers
v0x55914e601e30_0 .net8 "WCLKE_net", 0 0, RS_0x7f4143669468;  2 drivers, strength-aware
v0x55914e601fb0_0 .net "WCLK_i", 0 0, L_0x55914e6fac10;  1 drivers
v0x55914e607120_0 .net "WDATA", 7 0, v0x55914e5e1880_0;  alias, 1 drivers
v0x55914e6072e0_0 .net "WE", 0 0, v0x55914e5d1100_0;  alias, 1 drivers
v0x55914e607460_0 .net "WE_i", 0 0, L_0x55914e6f8c50;  1 drivers
v0x55914eacb7e0_0 .net8 "WE_net", 0 0, RS_0x7f4143669528;  2 drivers, strength-aware
v0x55914eb399d0_0 .var/i "i", 31 0;
v0x55914e601c70 .array "mem", 0 5119, 0 0;
E_0x55914ea397b0 .event posedge, v0x55914eb3beb0_0;
E_0x55914ea3c670 .event posedge, v0x55914e601fb0_0;
S_0x55914ea3d930 .scope function.vec4.s1, "COMPATIBLE_WIDTH" "COMPATIBLE_WIDTH" 6 137, 6 137 0, S_0x55914eb1a410;
 .timescale 0 0;
; Variable COMPATIBLE_WIDTH is vec4 return value of scope S_0x55914ea3d930
v0x55914ea71f70_0 .var/i "w1", 31 0;
v0x55914eacaf40_0 .var/i "w2", 31 0;
TD_UFIB_tb.MicroControllerBlock.McbCacheMemory.TrionSDPBRAM\x5B0\x5D.TrionSDPBRAM.EFX_RAM_5K.COMPATIBLE_WIDTH ;
    %load/vec4 v0x55914ea71f70_0;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x55914ea71f70_0;
    %pushi/vec4 2, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x55914ea71f70_0;
    %pushi/vec4 4, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x55914ea71f70_0;
    %pushi/vec4 8, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x55914ea71f70_0;
    %pushi/vec4 16, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x55914eacaf40_0;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x55914eacaf40_0;
    %pushi/vec4 2, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x55914eacaf40_0;
    %pushi/vec4 4, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x55914eacaf40_0;
    %pushi/vec4 8, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x55914eacaf40_0;
    %pushi/vec4 16, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %and;
    %load/vec4 v0x55914ea71f70_0;
    %pushi/vec4 5, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x55914ea71f70_0;
    %pushi/vec4 10, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x55914ea71f70_0;
    %pushi/vec4 20, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x55914eacaf40_0;
    %pushi/vec4 5, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x55914eacaf40_0;
    %pushi/vec4 10, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x55914eacaf40_0;
    %pushi/vec4 20, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %and;
    %or;
    %ret/vec4 0, 0, 1;  Assign to COMPATIBLE_WIDTH (store_vec4_to_lval)
    %end;
S_0x55914ea3dc80 .scope generate, "genblk2" "genblk2" 6 252, 6 252 0, S_0x55914eb1a410;
 .timescale 0 0;
S_0x55914ea3e3b0 .scope task, "read_ram" "read_ram" 6 201, 6 201 0, S_0x55914eb1a410;
 .timescale 0 0;
v0x55914e561a50_0 .var "addr", 8 0;
v0x55914ebd0510_0 .var "rdata", 7 0;
TD_UFIB_tb.MicroControllerBlock.McbCacheMemory.TrionSDPBRAM\x5B0\x5D.TrionSDPBRAM.EFX_RAM_5K.read_ram ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55914eb399d0_0, 0, 32;
T_1.0 ;
    %load/vec4 v0x55914eb399d0_0;
    %cmpi/u 8, 0, 32;
    %jmp/0xz T_1.1, 5;
    %load/vec4 v0x55914e561a50_0;
    %pad/u 33;
    %muli 8, 0, 33;
    %load/vec4 v0x55914eb399d0_0;
    %pad/u 33;
    %add;
    %ix/vec4 4;
    %load/vec4a v0x55914e601c70, 4;
    %ix/getv/s 4, v0x55914eb399d0_0;
    %store/vec4 v0x55914ebd0510_0, 4, 1;
    %load/vec4 v0x55914eb399d0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55914eb399d0_0, 0, 32;
    %jmp T_1.0;
T_1.1 ;
    %end;
S_0x55914eb1a830 .scope task, "write_ram" "write_ram" 6 211, 6 211 0, S_0x55914eb1a410;
 .timescale 0 0;
v0x55914eb39630_0 .var "addr", 8 0;
v0x55914eacb470_0 .var "wdata", 7 0;
TD_UFIB_tb.MicroControllerBlock.McbCacheMemory.TrionSDPBRAM\x5B0\x5D.TrionSDPBRAM.EFX_RAM_5K.write_ram ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55914eb399d0_0, 0, 32;
T_2.2 ;
    %load/vec4 v0x55914eb399d0_0;
    %cmpi/u 8, 0, 32;
    %jmp/0xz T_2.3, 5;
    %load/vec4 v0x55914eacb470_0;
    %load/vec4 v0x55914eb399d0_0;
    %part/s 1;
    %load/vec4 v0x55914eb39630_0;
    %pad/u 33;
    %muli 8, 0, 33;
    %load/vec4 v0x55914eb399d0_0;
    %pad/u 33;
    %add;
    %ix/vec4 4;
    %store/vec4a v0x55914e601c70, 4, 0;
    %load/vec4 v0x55914eb399d0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55914eb399d0_0, 0, 32;
    %jmp T_2.2;
T_2.3 ;
    %end;
S_0x55914eb0b360 .scope generate, "TrionSDPBRAM[1]" "TrionSDPBRAM[1]" 4 101, 4 101 0, S_0x55914ea3c180;
 .timescale 0 0;
P_0x55914e48bad0 .param/l "x" 0 4 101, +C4<01>;
S_0x55914eb0b6e0 .scope module, "TrionSDPBRAM" "TrionSDPBRAM" 4 106, 5 12 0, S_0x55914eb0b360;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "iWd";
    .port_info 1 /INPUT 9 "iWa";
    .port_info 2 /INPUT 1 "iWe";
    .port_info 3 /OUTPUT 8 "oRd";
    .port_info 4 /INPUT 9 "iRa";
    .port_info 5 /INPUT 1 "iRe";
    .port_info 6 /INPUT 1 "iRCLK";
    .port_info 7 /INPUT 1 "iWCLK";
P_0x55914eac5950 .param/l "pAddrWidth" 0 5 14, C4<00001001>;
P_0x55914eac5990 .param/l "pDataWidth" 0 5 13, C4<00001000>;
v0x55914e4be4b0_0 .net "iRCLK", 0 0, v0x55914ec16190_0;  alias, 1 drivers
v0x55914e4be1d0_0 .net "iRa", 8 0, v0x55914e5b0ac0_0;  alias, 1 drivers
v0x55914e4bdea0_0 .net "iRe", 0 0, v0x55914e7f0630_0;  alias, 1 drivers
v0x55914e4cebb0_0 .net "iWCLK", 0 0, v0x55914ec16190_0;  alias, 1 drivers
v0x55914e4ce700_0 .net "iWa", 8 0, v0x55914e5a6b00_0;  alias, 1 drivers
v0x55914e5e1880_1 .array/port v0x55914e5e1880, 1;
v0x55914e4ce890_0 .net "iWd", 7 0, v0x55914e5e1880_1;  1 drivers
v0x55914e4ce9f0_0 .net "iWe", 0 0, v0x55914e5d1100_0;  alias, 1 drivers
v0x55914e4b1540_0 .net "oRd", 7 0, v0x55914e492550_0;  1 drivers
S_0x55914eb0bad0 .scope module, "EFX_RAM_5K" "EFX_RAM_5K" 5 58, 6 36 0, S_0x55914eb0b6e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "WCLK";
    .port_info 1 /INPUT 1 "WE";
    .port_info 2 /INPUT 1 "WCLKE";
    .port_info 3 /INPUT 8 "WDATA";
    .port_info 4 /INPUT 9 "WADDR";
    .port_info 5 /INPUT 1 "RCLK";
    .port_info 6 /INPUT 1 "RE";
    .port_info 7 /OUTPUT 8 "RDATA";
    .port_info 8 /INPUT 9 "RADDR";
P_0x55914ebec830 .param/l "INIT_0" 0 6 53, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x55914ebec870 .param/l "INIT_1" 0 6 54, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x55914ebec8b0 .param/l "INIT_10" 0 6 69, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x55914ebec8f0 .param/l "INIT_11" 0 6 70, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x55914ebec930 .param/l "INIT_12" 0 6 71, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x55914ebec970 .param/l "INIT_13" 0 6 72, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x55914ebec9b0 .param/l "INIT_2" 0 6 55, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x55914ebec9f0 .param/l "INIT_3" 0 6 56, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x55914ebeca30 .param/l "INIT_4" 0 6 57, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x55914ebeca70 .param/l "INIT_5" 0 6 58, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x55914ebecab0 .param/l "INIT_6" 0 6 59, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x55914ebecaf0 .param/l "INIT_7" 0 6 60, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x55914ebecb30 .param/l "INIT_8" 0 6 61, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x55914ebecb70 .param/l "INIT_9" 0 6 62, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x55914ebecbb0 .param/l "INIT_A" 0 6 63, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x55914ebecbf0 .param/l "INIT_B" 0 6 64, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x55914ebecc30 .param/l "INIT_C" 0 6 65, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x55914ebecc70 .param/l "INIT_D" 0 6 66, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x55914ebeccb0 .param/l "INIT_E" 0 6 67, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x55914ebeccf0 .param/l "INIT_F" 0 6 68, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x55914ebecd30 .param/l "MEMORY_SIZE" 1 6 94, +C4<0000000000000000000000000000000000000000000000000001010000000000>;
P_0x55914ebecd70 .param/l "OUTPUT_REG" 0 6 51, C4<0>;
P_0x55914ebecdb0 .param/l "RCLK_POLARITY" 0 6 46, C4<1>;
P_0x55914ebecdf0 .param/l "READ_AWIDTH" 1 6 74, +C4<00000000000000000000000000001001>;
P_0x55914ebece30 .param/l "READ_WIDTH" 0 6 49, C4<00001000>;
P_0x55914ebece70 .param/l "RE_POLARITY" 0 6 47, C4<1>;
P_0x55914ebeceb0 .param/l "WCLKE_POLARITY" 0 6 44, C4<1>;
P_0x55914ebecef0 .param/l "WCLK_POLARITY" 0 6 43, C4<1>;
P_0x55914ebecf30 .param/l "WE_POLARITY" 0 6 45, C4<1>;
P_0x55914ebecf70 .param/l "WRITE_AWIDTH" 1 6 84, +C4<00000000000000000000000000001001>;
P_0x55914ebecfb0 .param/str "WRITE_MODE" 0 6 52, "READ_FIRST";
P_0x55914ebecff0 .param/l "WRITE_WIDTH" 0 6 50, C4<00001000>;
L_0x55914e6f0b90 .functor BUFZ 1, v0x55914e5d1100_0, C4<0>, C4<0>, C4<0>;
L_0x55914e6f7350 .functor BUFZ 1, v0x55914e5d1100_0, C4<0>, C4<0>, C4<0>;
L_0x55914e6e0c10 .functor BUFZ 1, v0x55914e7f0630_0, C4<0>, C4<0>, C4<0>;
L_0x55914e6e0f80 .functor BUFZ 9, v0x55914e5a6b00_0, C4<000000000>, C4<000000000>, C4<000000000>;
L_0x55914e6d75f0 .functor BUFZ 9, v0x55914e5b0ac0_0, C4<000000000>, C4<000000000>, C4<000000000>;
L_0x55914e6d72d0 .functor BUFZ 1, v0x55914ec16190_0, C4<0>, C4<0>, C4<0>;
L_0x7f41432d0258 .functor BUFT 1, C8<331>, C4<0>, C4<0>, C4<0>;
RS_0x7f4143669c18 .resolv tri, L_0x7f41432d0258, L_0x55914e6f7350;
L_0x55914e6d8890 .functor BUFZ 1, RS_0x7f4143669c18, C4<0>, C4<0>, C4<0>;
L_0x7f41432d0210 .functor BUFT 1, C8<330>, C4<0>, C4<0>, C4<0>;
RS_0x7f4143669cd8 .resolv tri, L_0x7f41432d0210, L_0x55914e6f0b90;
L_0x55914e6d7750 .functor BUFZ 1, RS_0x7f4143669cd8, C4<0>, C4<0>, C4<0>;
L_0x55914e6d7d50 .functor BUFZ 1, v0x55914ec16190_0, C4<0>, C4<0>, C4<0>;
L_0x7f41432d02a0 .functor BUFT 1, C8<331>, C4<0>, C4<0>, C4<0>;
RS_0x7f4143669b88 .resolv tri, L_0x7f41432d02a0, L_0x55914e6e0c10;
L_0x55914e6d7bf0 .functor BUFZ 1, RS_0x7f4143669b88, C4<0>, C4<0>, C4<0>;
v0x55914e492270_0 .net "RADDR", 8 0, v0x55914e5b0ac0_0;  alias, 1 drivers
L_0x7f41432d0330 .functor BUFT 1, C8<330330330330330330330330330>, C4<0>, C4<0>, C4<0>;
RS_0x7f4143669a08 .resolv tri, L_0x7f41432d0330, L_0x55914e6d75f0;
v0x55914e47e460_0 .net8 "RADDR_net", 8 0, RS_0x7f4143669a08;  2 drivers, strength-aware
v0x55914e47e2e0_0 .net "RCLK", 0 0, v0x55914ec16190_0;  alias, 1 drivers
v0x55914e47e5f0_0 .net "RCLK_i", 0 0, L_0x55914e6d7d50;  1 drivers
v0x55914e47e000_0 .net "RDATA", 7 0, v0x55914e492550_0;  alias, 1 drivers
v0x55914e47e750_0 .var "RDATA_early", 7 0;
v0x55914e4926d0_0 .var "RDATA_late", 7 0;
v0x55914e492550_0 .var "RDATA_out", 7 0;
v0x55914e483760_0 .var "RDATA_reg", 7 0;
v0x55914e598400_0 .net "RE", 0 0, v0x55914e7f0630_0;  alias, 1 drivers
v0x55914e598580_0 .net "RE_i", 0 0, L_0x55914e6d7bf0;  1 drivers
v0x55914e42c400_0 .net8 "RE_net", 0 0, RS_0x7f4143669b88;  2 drivers, strength-aware
v0x55914e43ce50_0 .net "WADDR", 8 0, v0x55914e5a6b00_0;  alias, 1 drivers
L_0x7f41432d02e8 .functor BUFT 1, C8<330330330330330330330330330>, C4<0>, C4<0>, C4<0>;
RS_0x7f4143669bb8 .resolv tri, L_0x7f41432d02e8, L_0x55914e6e0f80;
v0x55914e8d77d0_0 .net8 "WADDR_net", 8 0, RS_0x7f4143669bb8;  2 drivers, strength-aware
v0x55914e60cdd0_0 .net "WCLK", 0 0, v0x55914ec16190_0;  alias, 1 drivers
v0x55914e472340_0 .net "WCLKE", 0 0, v0x55914e5d1100_0;  alias, 1 drivers
v0x55914e5251f0_0 .net "WCLKE_i", 0 0, L_0x55914e6d8890;  1 drivers
v0x55914e519690_0 .net8 "WCLKE_net", 0 0, RS_0x7f4143669c18;  2 drivers, strength-aware
v0x55914e519820_0 .net "WCLK_i", 0 0, L_0x55914e6d72d0;  1 drivers
v0x55914e519dd0_0 .net "WDATA", 7 0, v0x55914e5e1880_1;  alias, 1 drivers
v0x55914e519c70_0 .net "WE", 0 0, v0x55914e5d1100_0;  alias, 1 drivers
v0x55914e5193b0_0 .net "WE_i", 0 0, L_0x55914e6d7750;  1 drivers
v0x55914e519080_0 .net8 "WE_net", 0 0, RS_0x7f4143669cd8;  2 drivers, strength-aware
v0x55914e525520_0 .var/i "i", 31 0;
v0x55914e586770 .array "mem", 0 5119, 0 0;
E_0x55914ea3bd00 .event posedge, v0x55914e47e5f0_0;
E_0x55914ebe9870 .event posedge, v0x55914e519820_0;
S_0x55914eb0bec0 .scope function.vec4.s1, "COMPATIBLE_WIDTH" "COMPATIBLE_WIDTH" 6 137, 6 137 0, S_0x55914eb0bad0;
 .timescale 0 0;
; Variable COMPATIBLE_WIDTH is vec4 return value of scope S_0x55914eb0bec0
v0x55914e7a4270_0 .var/i "w1", 31 0;
v0x55914e7a40e0_0 .var/i "w2", 31 0;
TD_UFIB_tb.MicroControllerBlock.McbCacheMemory.TrionSDPBRAM\x5B1\x5D.TrionSDPBRAM.EFX_RAM_5K.COMPATIBLE_WIDTH ;
    %load/vec4 v0x55914e7a4270_0;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x55914e7a4270_0;
    %pushi/vec4 2, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x55914e7a4270_0;
    %pushi/vec4 4, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x55914e7a4270_0;
    %pushi/vec4 8, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x55914e7a4270_0;
    %pushi/vec4 16, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x55914e7a40e0_0;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x55914e7a40e0_0;
    %pushi/vec4 2, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x55914e7a40e0_0;
    %pushi/vec4 4, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x55914e7a40e0_0;
    %pushi/vec4 8, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x55914e7a40e0_0;
    %pushi/vec4 16, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %and;
    %load/vec4 v0x55914e7a4270_0;
    %pushi/vec4 5, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x55914e7a4270_0;
    %pushi/vec4 10, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x55914e7a4270_0;
    %pushi/vec4 20, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x55914e7a40e0_0;
    %pushi/vec4 5, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x55914e7a40e0_0;
    %pushi/vec4 10, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x55914e7a40e0_0;
    %pushi/vec4 20, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %and;
    %or;
    %ret/vec4 0, 0, 1;  Assign to COMPATIBLE_WIDTH (store_vec4_to_lval)
    %end;
S_0x55914eb0c2b0 .scope generate, "genblk2" "genblk2" 6 252, 6 252 0, S_0x55914eb0bad0;
 .timescale 0 0;
S_0x55914eb0c6d0 .scope task, "read_ram" "read_ram" 6 201, 6 201 0, S_0x55914eb0bad0;
 .timescale 0 0;
v0x55914e7a3f50_0 .var "addr", 8 0;
v0x55914e7a3dd0_0 .var "rdata", 7 0;
TD_UFIB_tb.MicroControllerBlock.McbCacheMemory.TrionSDPBRAM\x5B1\x5D.TrionSDPBRAM.EFX_RAM_5K.read_ram ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55914e525520_0, 0, 32;
T_4.4 ;
    %load/vec4 v0x55914e525520_0;
    %cmpi/u 8, 0, 32;
    %jmp/0xz T_4.5, 5;
    %load/vec4 v0x55914e7a3f50_0;
    %pad/u 33;
    %muli 8, 0, 33;
    %load/vec4 v0x55914e525520_0;
    %pad/u 33;
    %add;
    %ix/vec4 4;
    %load/vec4a v0x55914e586770, 4;
    %ix/getv/s 4, v0x55914e525520_0;
    %store/vec4 v0x55914e7a3dd0_0, 4, 1;
    %load/vec4 v0x55914e525520_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55914e525520_0, 0, 32;
    %jmp T_4.4;
T_4.5 ;
    %end;
S_0x55914eb0cac0 .scope task, "write_ram" "write_ram" 6 211, 6 211 0, S_0x55914eb0bad0;
 .timescale 0 0;
v0x55914e5a1c10_0 .var "addr", 8 0;
v0x55914e5a1e70_0 .var "wdata", 7 0;
TD_UFIB_tb.MicroControllerBlock.McbCacheMemory.TrionSDPBRAM\x5B1\x5D.TrionSDPBRAM.EFX_RAM_5K.write_ram ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55914e525520_0, 0, 32;
T_5.6 ;
    %load/vec4 v0x55914e525520_0;
    %cmpi/u 8, 0, 32;
    %jmp/0xz T_5.7, 5;
    %load/vec4 v0x55914e5a1e70_0;
    %load/vec4 v0x55914e525520_0;
    %part/s 1;
    %load/vec4 v0x55914e5a1c10_0;
    %pad/u 33;
    %muli 8, 0, 33;
    %load/vec4 v0x55914e525520_0;
    %pad/u 33;
    %add;
    %ix/vec4 4;
    %store/vec4a v0x55914e586770, 4, 0;
    %load/vec4 v0x55914e525520_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55914e525520_0, 0, 32;
    %jmp T_5.6;
T_5.7 ;
    %end;
S_0x55914eb0afe0 .scope generate, "TrionSDPBRAM[2]" "TrionSDPBRAM[2]" 4 101, 4 101 0, S_0x55914ea3c180;
 .timescale 0 0;
P_0x55914e8d9180 .param/l "x" 0 4 101, +C4<010>;
S_0x55914eaf7750 .scope module, "TrionSDPBRAM" "TrionSDPBRAM" 4 106, 5 12 0, S_0x55914eb0afe0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "iWd";
    .port_info 1 /INPUT 9 "iWa";
    .port_info 2 /INPUT 1 "iWe";
    .port_info 3 /OUTPUT 8 "oRd";
    .port_info 4 /INPUT 9 "iRa";
    .port_info 5 /INPUT 1 "iRe";
    .port_info 6 /INPUT 1 "iRCLK";
    .port_info 7 /INPUT 1 "iWCLK";
P_0x55914ebcf7f0 .param/l "pAddrWidth" 0 5 14, C4<00001001>;
P_0x55914ebcf830 .param/l "pDataWidth" 0 5 13, C4<00001000>;
v0x55914e8299a0_0 .net "iRCLK", 0 0, v0x55914ec16190_0;  alias, 1 drivers
v0x55914e829f00_0 .net "iRa", 8 0, v0x55914e5b0ac0_0;  alias, 1 drivers
v0x55914e82a060_0 .net "iRe", 0 0, v0x55914e7f0630_0;  alias, 1 drivers
v0x55914e86f0b0_0 .net "iWCLK", 0 0, v0x55914ec16190_0;  alias, 1 drivers
v0x55914e86eb00_0 .net "iWa", 8 0, v0x55914e5a6b00_0;  alias, 1 drivers
v0x55914e5e1880_2 .array/port v0x55914e5e1880, 2;
v0x55914e86e800_0 .net "iWd", 7 0, v0x55914e5e1880_2;  1 drivers
v0x55914e86e980_0 .net "iWe", 0 0, v0x55914e5d1100_0;  alias, 1 drivers
v0x55914e85d330_0 .net "oRd", 7 0, v0x55914e4f1510_0;  1 drivers
S_0x55914eaf7b40 .scope module, "EFX_RAM_5K" "EFX_RAM_5K" 5 58, 6 36 0, S_0x55914eaf7750;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "WCLK";
    .port_info 1 /INPUT 1 "WE";
    .port_info 2 /INPUT 1 "WCLKE";
    .port_info 3 /INPUT 8 "WDATA";
    .port_info 4 /INPUT 9 "WADDR";
    .port_info 5 /INPUT 1 "RCLK";
    .port_info 6 /INPUT 1 "RE";
    .port_info 7 /OUTPUT 8 "RDATA";
    .port_info 8 /INPUT 9 "RADDR";
P_0x55914ebed040 .param/l "INIT_0" 0 6 53, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x55914ebed080 .param/l "INIT_1" 0 6 54, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x55914ebed0c0 .param/l "INIT_10" 0 6 69, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x55914ebed100 .param/l "INIT_11" 0 6 70, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x55914ebed140 .param/l "INIT_12" 0 6 71, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x55914ebed180 .param/l "INIT_13" 0 6 72, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x55914ebed1c0 .param/l "INIT_2" 0 6 55, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x55914ebed200 .param/l "INIT_3" 0 6 56, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x55914ebed240 .param/l "INIT_4" 0 6 57, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x55914ebed280 .param/l "INIT_5" 0 6 58, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x55914ebed2c0 .param/l "INIT_6" 0 6 59, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x55914ebed300 .param/l "INIT_7" 0 6 60, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x55914ebed340 .param/l "INIT_8" 0 6 61, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x55914ebed380 .param/l "INIT_9" 0 6 62, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x55914ebed3c0 .param/l "INIT_A" 0 6 63, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x55914ebed400 .param/l "INIT_B" 0 6 64, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x55914ebed440 .param/l "INIT_C" 0 6 65, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x55914ebed480 .param/l "INIT_D" 0 6 66, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x55914ebed4c0 .param/l "INIT_E" 0 6 67, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x55914ebed500 .param/l "INIT_F" 0 6 68, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x55914ebed540 .param/l "MEMORY_SIZE" 1 6 94, +C4<0000000000000000000000000000000000000000000000000001010000000000>;
P_0x55914ebed580 .param/l "OUTPUT_REG" 0 6 51, C4<0>;
P_0x55914ebed5c0 .param/l "RCLK_POLARITY" 0 6 46, C4<1>;
P_0x55914ebed600 .param/l "READ_AWIDTH" 1 6 74, +C4<00000000000000000000000000001001>;
P_0x55914ebed640 .param/l "READ_WIDTH" 0 6 49, C4<00001000>;
P_0x55914ebed680 .param/l "RE_POLARITY" 0 6 47, C4<1>;
P_0x55914ebed6c0 .param/l "WCLKE_POLARITY" 0 6 44, C4<1>;
P_0x55914ebed700 .param/l "WCLK_POLARITY" 0 6 43, C4<1>;
P_0x55914ebed740 .param/l "WE_POLARITY" 0 6 45, C4<1>;
P_0x55914ebed780 .param/l "WRITE_AWIDTH" 1 6 84, +C4<00000000000000000000000000001001>;
P_0x55914ebed7c0 .param/str "WRITE_MODE" 0 6 52, "READ_FIRST";
P_0x55914ebed800 .param/l "WRITE_WIDTH" 0 6 50, C4<00001000>;
L_0x55914e6db300 .functor BUFZ 1, v0x55914e5d1100_0, C4<0>, C4<0>, C4<0>;
L_0x55914e6db9e0 .functor BUFZ 1, v0x55914e5d1100_0, C4<0>, C4<0>, C4<0>;
L_0x55914e6dd840 .functor BUFZ 1, v0x55914e7f0630_0, C4<0>, C4<0>, C4<0>;
L_0x55914e6de130 .functor BUFZ 9, v0x55914e5a6b00_0, C4<000000000>, C4<000000000>, C4<000000000>;
L_0x55914e6e31d0 .functor BUFZ 9, v0x55914e5b0ac0_0, C4<000000000>, C4<000000000>, C4<000000000>;
L_0x55914e6e4bd0 .functor BUFZ 1, v0x55914ec16190_0, C4<0>, C4<0>, C4<0>;
L_0x7f41432d03c0 .functor BUFT 1, C8<331>, C4<0>, C4<0>, C4<0>;
RS_0x7f414366a3c8 .resolv tri, L_0x7f41432d03c0, L_0x55914e6db9e0;
L_0x55914e6e52b0 .functor BUFZ 1, RS_0x7f414366a3c8, C4<0>, C4<0>, C4<0>;
L_0x7f41432d0378 .functor BUFT 1, C8<330>, C4<0>, C4<0>, C4<0>;
RS_0x7f414366a488 .resolv tri, L_0x7f41432d0378, L_0x55914e6db300;
L_0x55914e6e3960 .functor BUFZ 1, RS_0x7f414366a488, C4<0>, C4<0>, C4<0>;
L_0x55914e6e5450 .functor BUFZ 1, v0x55914ec16190_0, C4<0>, C4<0>, C4<0>;
L_0x7f41432d0408 .functor BUFT 1, C8<331>, C4<0>, C4<0>, C4<0>;
RS_0x7f414366a338 .resolv tri, L_0x7f41432d0408, L_0x55914e6dd840;
L_0x55914e6e3f60 .functor BUFZ 1, RS_0x7f414366a338, C4<0>, C4<0>, C4<0>;
v0x55914e54da20_0 .net "RADDR", 8 0, v0x55914e5b0ac0_0;  alias, 1 drivers
L_0x7f41432d0498 .functor BUFT 1, C8<330330330330330330330330330>, C4<0>, C4<0>, C4<0>;
RS_0x7f414366a1b8 .resolv tri, L_0x7f41432d0498, L_0x55914e6e31d0;
v0x55914e4d97f0_0 .net8 "RADDR_net", 8 0, RS_0x7f414366a1b8;  2 drivers, strength-aware
v0x55914e4d9db0_0 .net "RCLK", 0 0, v0x55914ec16190_0;  alias, 1 drivers
v0x55914e4d9380_0 .net "RCLK_i", 0 0, L_0x55914e6e5450;  1 drivers
v0x55914e4d9050_0 .net "RDATA", 7 0, v0x55914e4f1510_0;  alias, 1 drivers
v0x55914e4f1b20_0 .var "RDATA_early", 7 0;
v0x55914e4f1840_0 .var "RDATA_late", 7 0;
v0x55914e4f1510_0 .var "RDATA_out", 7 0;
v0x55914e4d9660_0 .var "RDATA_reg", 7 0;
v0x55914e821690_0 .net "RE", 0 0, v0x55914e7f0630_0;  alias, 1 drivers
v0x55914e821390_0 .net "RE_i", 0 0, L_0x55914e6e3f60;  1 drivers
v0x55914e821510_0 .net8 "RE_net", 0 0, RS_0x7f414366a338;  2 drivers, strength-aware
v0x55914e582fe0_0 .net "WADDR", 8 0, v0x55914e5a6b00_0;  alias, 1 drivers
L_0x7f41432d0450 .functor BUFT 1, C8<330330330330330330330330330>, C4<0>, C4<0>, C4<0>;
RS_0x7f414366a368 .resolv tri, L_0x7f41432d0450, L_0x55914e6de130;
v0x55914e583160_0 .net8 "WADDR_net", 8 0, RS_0x7f414366a368;  2 drivers, strength-aware
v0x55914e49cd00_0 .net "WCLK", 0 0, v0x55914ec16190_0;  alias, 1 drivers
v0x55914e4d9c50_0 .net "WCLKE", 0 0, v0x55914e5d1100_0;  alias, 1 drivers
v0x55914e821810_0 .net "WCLKE_i", 0 0, L_0x55914e6e52b0;  1 drivers
v0x55914e8a1750_0 .net8 "WCLKE_net", 0 0, RS_0x7f414366a3c8;  2 drivers, strength-aware
v0x55914e8a11a0_0 .net "WCLK_i", 0 0, L_0x55914e6e4bd0;  1 drivers
v0x55914e8a0ea0_0 .net "WDATA", 7 0, v0x55914e5e1880_2;  alias, 1 drivers
v0x55914e8a1020_0 .net "WE", 0 0, v0x55914e5d1100_0;  alias, 1 drivers
v0x55914e8a1320_0 .net "WE_i", 0 0, L_0x55914e6e3960;  1 drivers
v0x55914e821990_0 .net8 "WE_net", 0 0, RS_0x7f414366a488;  2 drivers, strength-aware
v0x55914e821b10_0 .var/i "i", 31 0;
v0x55914e86ec80 .array "mem", 0 5119, 0 0;
E_0x55914ebe9830 .event posedge, v0x55914e4d9380_0;
E_0x55914e8d8f00 .event posedge, v0x55914e8a11a0_0;
S_0x55914eaf7f60 .scope function.vec4.s1, "COMPATIBLE_WIDTH" "COMPATIBLE_WIDTH" 6 137, 6 137 0, S_0x55914eaf7b40;
 .timescale 0 0;
; Variable COMPATIBLE_WIDTH is vec4 return value of scope S_0x55914eaf7f60
v0x55914e4b16d0_0 .var/i "w1", 31 0;
v0x55914e4b1e70_0 .var/i "w2", 31 0;
TD_UFIB_tb.MicroControllerBlock.McbCacheMemory.TrionSDPBRAM\x5B2\x5D.TrionSDPBRAM.EFX_RAM_5K.COMPATIBLE_WIDTH ;
    %load/vec4 v0x55914e4b16d0_0;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x55914e4b16d0_0;
    %pushi/vec4 2, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x55914e4b16d0_0;
    %pushi/vec4 4, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x55914e4b16d0_0;
    %pushi/vec4 8, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x55914e4b16d0_0;
    %pushi/vec4 16, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x55914e4b1e70_0;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x55914e4b1e70_0;
    %pushi/vec4 2, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x55914e4b1e70_0;
    %pushi/vec4 4, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x55914e4b1e70_0;
    %pushi/vec4 8, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x55914e4b1e70_0;
    %pushi/vec4 16, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %and;
    %load/vec4 v0x55914e4b16d0_0;
    %pushi/vec4 5, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x55914e4b16d0_0;
    %pushi/vec4 10, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x55914e4b16d0_0;
    %pushi/vec4 20, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x55914e4b1e70_0;
    %pushi/vec4 5, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x55914e4b1e70_0;
    %pushi/vec4 10, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x55914e4b1e70_0;
    %pushi/vec4 20, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %and;
    %or;
    %ret/vec4 0, 0, 1;  Assign to COMPATIBLE_WIDTH (store_vec4_to_lval)
    %end;
S_0x55914eaf8350 .scope generate, "genblk2" "genblk2" 6 252, 6 252 0, S_0x55914eaf7b40;
 .timescale 0 0;
S_0x55914eb064d0 .scope task, "read_ram" "read_ram" 6 201, 6 201 0, S_0x55914eaf7b40;
 .timescale 0 0;
v0x55914e4b1b50_0 .var "addr", 8 0;
v0x55914e4b1ce0_0 .var "rdata", 7 0;
TD_UFIB_tb.MicroControllerBlock.McbCacheMemory.TrionSDPBRAM\x5B2\x5D.TrionSDPBRAM.EFX_RAM_5K.read_ram ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55914e821b10_0, 0, 32;
T_7.8 ;
    %load/vec4 v0x55914e821b10_0;
    %cmpi/u 8, 0, 32;
    %jmp/0xz T_7.9, 5;
    %load/vec4 v0x55914e4b1b50_0;
    %pad/u 33;
    %muli 8, 0, 33;
    %load/vec4 v0x55914e821b10_0;
    %pad/u 33;
    %add;
    %ix/vec4 4;
    %load/vec4a v0x55914e86ec80, 4;
    %ix/getv/s 4, v0x55914e821b10_0;
    %store/vec4 v0x55914e4b1ce0_0, 4, 1;
    %load/vec4 v0x55914e821b10_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55914e821b10_0, 0, 32;
    %jmp T_7.8;
T_7.9 ;
    %end;
S_0x55914eb0a8e0 .scope task, "write_ram" "write_ram" 6 211, 6 211 0, S_0x55914eaf7b40;
 .timescale 0 0;
v0x55914e4b2170_0 .var "addr", 8 0;
v0x55914e4b1ff0_0 .var "wdata", 7 0;
TD_UFIB_tb.MicroControllerBlock.McbCacheMemory.TrionSDPBRAM\x5B2\x5D.TrionSDPBRAM.EFX_RAM_5K.write_ram ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55914e821b10_0, 0, 32;
T_8.10 ;
    %load/vec4 v0x55914e821b10_0;
    %cmpi/u 8, 0, 32;
    %jmp/0xz T_8.11, 5;
    %load/vec4 v0x55914e4b1ff0_0;
    %load/vec4 v0x55914e821b10_0;
    %part/s 1;
    %load/vec4 v0x55914e4b2170_0;
    %pad/u 33;
    %muli 8, 0, 33;
    %load/vec4 v0x55914e821b10_0;
    %pad/u 33;
    %add;
    %ix/vec4 4;
    %store/vec4a v0x55914e86ec80, 4, 0;
    %load/vec4 v0x55914e821b10_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55914e821b10_0, 0, 32;
    %jmp T_8.10;
T_8.11 ;
    %end;
S_0x55914eb0ac60 .scope generate, "TrionSDPBRAM[3]" "TrionSDPBRAM[3]" 4 101, 4 101 0, S_0x55914ea3c180;
 .timescale 0 0;
P_0x55914e466cf0 .param/l "x" 0 4 101, +C4<011>;
S_0x55914eaf7360 .scope module, "TrionSDPBRAM" "TrionSDPBRAM" 4 106, 5 12 0, S_0x55914eb0ac60;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "iWd";
    .port_info 1 /INPUT 9 "iWa";
    .port_info 2 /INPUT 1 "iWe";
    .port_info 3 /OUTPUT 8 "oRd";
    .port_info 4 /INPUT 9 "iRa";
    .port_info 5 /INPUT 1 "iRe";
    .port_info 6 /INPUT 1 "iRCLK";
    .port_info 7 /INPUT 1 "iWCLK";
P_0x55914ebe99d0 .param/l "pAddrWidth" 0 5 14, C4<00001001>;
P_0x55914ebe9a10 .param/l "pDataWidth" 0 5 13, C4<00001000>;
v0x55914e735270_0 .net "iRCLK", 0 0, v0x55914ec16190_0;  alias, 1 drivers
v0x55914e735530_0 .net "iRa", 8 0, v0x55914e5b0ac0_0;  alias, 1 drivers
v0x55914e734cf0_0 .net "iRe", 0 0, v0x55914e7f0630_0;  alias, 1 drivers
v0x55914e735110_0 .net "iWCLK", 0 0, v0x55914ec16190_0;  alias, 1 drivers
v0x55914e734fb0_0 .net "iWa", 8 0, v0x55914e5a6b00_0;  alias, 1 drivers
v0x55914e5e1880_3 .array/port v0x55914e5e1880, 3;
v0x55914e733240_0 .net "iWd", 7 0, v0x55914e5e1880_3;  1 drivers
v0x55914e734e50_0 .net "iWe", 0 0, v0x55914e5d1100_0;  alias, 1 drivers
v0x55914e73b6f0_0 .net "oRd", 7 0, v0x55914e818000_0;  1 drivers
S_0x55914eae7dd0 .scope module, "EFX_RAM_5K" "EFX_RAM_5K" 5 58, 6 36 0, S_0x55914eaf7360;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "WCLK";
    .port_info 1 /INPUT 1 "WE";
    .port_info 2 /INPUT 1 "WCLKE";
    .port_info 3 /INPUT 8 "WDATA";
    .port_info 4 /INPUT 9 "WADDR";
    .port_info 5 /INPUT 1 "RCLK";
    .port_info 6 /INPUT 1 "RE";
    .port_info 7 /OUTPUT 8 "RDATA";
    .port_info 8 /INPUT 9 "RADDR";
P_0x55914ebed850 .param/l "INIT_0" 0 6 53, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x55914ebed890 .param/l "INIT_1" 0 6 54, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x55914ebed8d0 .param/l "INIT_10" 0 6 69, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x55914ebed910 .param/l "INIT_11" 0 6 70, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x55914ebed950 .param/l "INIT_12" 0 6 71, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x55914ebed990 .param/l "INIT_13" 0 6 72, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x55914ebed9d0 .param/l "INIT_2" 0 6 55, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x55914ebeda10 .param/l "INIT_3" 0 6 56, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x55914ebeda50 .param/l "INIT_4" 0 6 57, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x55914ebeda90 .param/l "INIT_5" 0 6 58, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x55914ebedad0 .param/l "INIT_6" 0 6 59, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x55914ebedb10 .param/l "INIT_7" 0 6 60, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x55914ebedb50 .param/l "INIT_8" 0 6 61, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x55914ebedb90 .param/l "INIT_9" 0 6 62, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x55914ebedbd0 .param/l "INIT_A" 0 6 63, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x55914ebedc10 .param/l "INIT_B" 0 6 64, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x55914ebedc50 .param/l "INIT_C" 0 6 65, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x55914ebedc90 .param/l "INIT_D" 0 6 66, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x55914ebedcd0 .param/l "INIT_E" 0 6 67, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x55914ebedd10 .param/l "INIT_F" 0 6 68, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x55914ebedd50 .param/l "MEMORY_SIZE" 1 6 94, +C4<0000000000000000000000000000000000000000000000000001010000000000>;
P_0x55914ebedd90 .param/l "OUTPUT_REG" 0 6 51, C4<0>;
P_0x55914ebeddd0 .param/l "RCLK_POLARITY" 0 6 46, C4<1>;
P_0x55914ebede10 .param/l "READ_AWIDTH" 1 6 74, +C4<00000000000000000000000000001001>;
P_0x55914ebede50 .param/l "READ_WIDTH" 0 6 49, C4<00001000>;
P_0x55914ebede90 .param/l "RE_POLARITY" 0 6 47, C4<1>;
P_0x55914ebeded0 .param/l "WCLKE_POLARITY" 0 6 44, C4<1>;
P_0x55914ebedf10 .param/l "WCLK_POLARITY" 0 6 43, C4<1>;
P_0x55914ebedf50 .param/l "WE_POLARITY" 0 6 45, C4<1>;
P_0x55914ebedf90 .param/l "WRITE_AWIDTH" 1 6 84, +C4<00000000000000000000000000001001>;
P_0x55914ebedfd0 .param/str "WRITE_MODE" 0 6 52, "READ_FIRST";
P_0x55914ebee010 .param/l "WRITE_WIDTH" 0 6 50, C4<00001000>;
L_0x55914e6e4f40 .functor BUFZ 1, v0x55914e5d1100_0, C4<0>, C4<0>, C4<0>;
L_0x55914e6bb820 .functor BUFZ 1, v0x55914e5d1100_0, C4<0>, C4<0>, C4<0>;
L_0x55914e6b8b50 .functor BUFZ 1, v0x55914e7f0630_0, C4<0>, C4<0>, C4<0>;
L_0x55914e6bcea0 .functor BUFZ 9, v0x55914e5a6b00_0, C4<000000000>, C4<000000000>, C4<000000000>;
L_0x55914e6bace0 .functor BUFZ 9, v0x55914e5b0ac0_0, C4<000000000>, C4<000000000>, C4<000000000>;
L_0x55914e6bbdc0 .functor BUFZ 1, v0x55914ec16190_0, C4<0>, C4<0>, C4<0>;
L_0x7f41432d0528 .functor BUFT 1, C8<331>, C4<0>, C4<0>, C4<0>;
RS_0x7f414366ab78 .resolv tri, L_0x7f41432d0528, L_0x55914e6bb820;
L_0x55914e6b93c0 .functor BUFZ 1, RS_0x7f414366ab78, C4<0>, C4<0>, C4<0>;
L_0x7f41432d04e0 .functor BUFT 1, C8<330>, C4<0>, C4<0>, C4<0>;
RS_0x7f414366ac38 .resolv tri, L_0x7f41432d04e0, L_0x55914e6e4f40;
L_0x55914e6bc090 .functor BUFZ 1, RS_0x7f414366ac38, C4<0>, C4<0>, C4<0>;
L_0x55914e6bd440 .functor BUFZ 1, v0x55914ec16190_0, C4<0>, C4<0>, C4<0>;
L_0x7f41432d0570 .functor BUFT 1, C8<331>, C4<0>, C4<0>, C4<0>;
RS_0x7f414366aae8 .resolv tri, L_0x7f41432d0570, L_0x55914e6b8b50;
L_0x55914e6b9960 .functor BUFZ 1, RS_0x7f414366aae8, C4<0>, C4<0>, C4<0>;
v0x55914e817e80_0 .net "RADDR", 8 0, v0x55914e5b0ac0_0;  alias, 1 drivers
L_0x7f41432d0600 .functor BUFT 1, C8<330330330330330330330330330>, C4<0>, C4<0>, C4<0>;
RS_0x7f414366a968 .resolv tri, L_0x7f41432d0600, L_0x55914e6bace0;
v0x55914e818c00_0 .net8 "RADDR_net", 8 0, RS_0x7f414366a968;  2 drivers, strength-aware
v0x55914e818a80_0 .net "RCLK", 0 0, v0x55914ec16190_0;  alias, 1 drivers
v0x55914e818780_0 .net "RCLK_i", 0 0, L_0x55914e6bd440;  1 drivers
v0x55914e818600_0 .net "RDATA", 7 0, v0x55914e818000_0;  alias, 1 drivers
v0x55914e818480_0 .var "RDATA_early", 7 0;
v0x55914e818180_0 .var "RDATA_late", 7 0;
v0x55914e818000_0 .var "RDATA_out", 7 0;
v0x55914e818d80_0 .var "RDATA_reg", 7 0;
v0x55914e803c40_0 .net "RE", 0 0, v0x55914e7f0630_0;  alias, 1 drivers
v0x55914e803ac0_0 .net "RE_i", 0 0, L_0x55914e6b9960;  1 drivers
v0x55914e8037c0_0 .net8 "RE_net", 0 0, RS_0x7f414366aae8;  2 drivers, strength-aware
v0x55914e803940_0 .net "WADDR", 8 0, v0x55914e5a6b00_0;  alias, 1 drivers
L_0x7f41432d05b8 .functor BUFT 1, C8<330330330330330330330330330>, C4<0>, C4<0>, C4<0>;
RS_0x7f414366ab18 .resolv tri, L_0x7f41432d05b8, L_0x55914e6bcea0;
v0x55914e80e720_0 .net8 "WADDR_net", 8 0, RS_0x7f414366ab18;  2 drivers, strength-aware
v0x55914e80c1f0_0 .net "WCLK", 0 0, v0x55914ec16190_0;  alias, 1 drivers
v0x55914e817500_0 .net "WCLKE", 0 0, v0x55914e5d1100_0;  alias, 1 drivers
v0x55914e803f40_0 .net "WCLKE_i", 0 0, L_0x55914e6b93c0;  1 drivers
v0x55914e7745a0_0 .net8 "WCLKE_net", 0 0, RS_0x7f414366ab78;  2 drivers, strength-aware
v0x55914e774420_0 .net "WCLK_i", 0 0, L_0x55914e6bbdc0;  1 drivers
v0x55914e777110_0 .net "WDATA", 7 0, v0x55914e5e1880_3;  alias, 1 drivers
v0x55914e769590_0 .net "WE", 0 0, v0x55914e5d1100_0;  alias, 1 drivers
v0x55914e793680_0 .net "WE_i", 0 0, L_0x55914e6bc090;  1 drivers
v0x55914e792720_0 .net8 "WE_net", 0 0, RS_0x7f414366ac38;  2 drivers, strength-aware
v0x55914e803dc0_0 .var/i "i", 31 0;
v0x55914e7353d0 .array "mem", 0 5119, 0 0;
E_0x55914e529a90 .event posedge, v0x55914e818780_0;
E_0x55914e529ad0 .event posedge, v0x55914e774420_0;
S_0x55914eaf1960 .scope function.vec4.s1, "COMPATIBLE_WIDTH" "COMPATIBLE_WIDTH" 6 137, 6 137 0, S_0x55914eae7dd0;
 .timescale 0 0;
; Variable COMPATIBLE_WIDTH is vec4 return value of scope S_0x55914eaf1960
v0x55914e817b80_0 .var/i "w1", 31 0;
v0x55914e818900_0 .var/i "w2", 31 0;
TD_UFIB_tb.MicroControllerBlock.McbCacheMemory.TrionSDPBRAM\x5B3\x5D.TrionSDPBRAM.EFX_RAM_5K.COMPATIBLE_WIDTH ;
    %load/vec4 v0x55914e817b80_0;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x55914e817b80_0;
    %pushi/vec4 2, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x55914e817b80_0;
    %pushi/vec4 4, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x55914e817b80_0;
    %pushi/vec4 8, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x55914e817b80_0;
    %pushi/vec4 16, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x55914e818900_0;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x55914e818900_0;
    %pushi/vec4 2, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x55914e818900_0;
    %pushi/vec4 4, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x55914e818900_0;
    %pushi/vec4 8, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x55914e818900_0;
    %pushi/vec4 16, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %and;
    %load/vec4 v0x55914e817b80_0;
    %pushi/vec4 5, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x55914e817b80_0;
    %pushi/vec4 10, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x55914e817b80_0;
    %pushi/vec4 20, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x55914e818900_0;
    %pushi/vec4 5, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x55914e818900_0;
    %pushi/vec4 10, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x55914e818900_0;
    %pushi/vec4 20, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %and;
    %or;
    %ret/vec4 0, 0, 1;  Assign to COMPATIBLE_WIDTH (store_vec4_to_lval)
    %end;
S_0x55914eaf6170 .scope generate, "genblk2" "genblk2" 6 252, 6 252 0, S_0x55914eae7dd0;
 .timescale 0 0;
S_0x55914eaf64f0 .scope task, "read_ram" "read_ram" 6 201, 6 201 0, S_0x55914eae7dd0;
 .timescale 0 0;
v0x55914e818300_0 .var "addr", 8 0;
v0x55914e817d00_0 .var "rdata", 7 0;
TD_UFIB_tb.MicroControllerBlock.McbCacheMemory.TrionSDPBRAM\x5B3\x5D.TrionSDPBRAM.EFX_RAM_5K.read_ram ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55914e803dc0_0, 0, 32;
T_10.12 ;
    %load/vec4 v0x55914e803dc0_0;
    %cmpi/u 8, 0, 32;
    %jmp/0xz T_10.13, 5;
    %load/vec4 v0x55914e818300_0;
    %pad/u 33;
    %muli 8, 0, 33;
    %load/vec4 v0x55914e803dc0_0;
    %pad/u 33;
    %add;
    %ix/vec4 4;
    %load/vec4a v0x55914e7353d0, 4;
    %ix/getv/s 4, v0x55914e803dc0_0;
    %store/vec4 v0x55914e817d00_0, 4, 1;
    %load/vec4 v0x55914e803dc0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55914e803dc0_0, 0, 32;
    %jmp T_10.12;
T_10.13 ;
    %end;
S_0x55914eaf6870 .scope task, "write_ram" "write_ram" 6 211, 6 211 0, S_0x55914eae7dd0;
 .timescale 0 0;
v0x55914e817880_0 .var "addr", 8 0;
v0x55914e817700_0 .var "wdata", 7 0;
TD_UFIB_tb.MicroControllerBlock.McbCacheMemory.TrionSDPBRAM\x5B3\x5D.TrionSDPBRAM.EFX_RAM_5K.write_ram ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55914e803dc0_0, 0, 32;
T_11.14 ;
    %load/vec4 v0x55914e803dc0_0;
    %cmpi/u 8, 0, 32;
    %jmp/0xz T_11.15, 5;
    %load/vec4 v0x55914e817700_0;
    %load/vec4 v0x55914e803dc0_0;
    %part/s 1;
    %load/vec4 v0x55914e817880_0;
    %pad/u 33;
    %muli 8, 0, 33;
    %load/vec4 v0x55914e803dc0_0;
    %pad/u 33;
    %add;
    %ix/vec4 4;
    %store/vec4a v0x55914e7353d0, 4, 0;
    %load/vec4 v0x55914e803dc0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55914e803dc0_0, 0, 32;
    %jmp T_11.14;
T_11.15 ;
    %end;
S_0x55914eaf6bf0 .scope generate, "TrionSDPBRAM[4]" "TrionSDPBRAM[4]" 4 101, 4 101 0, S_0x55914ea3c180;
 .timescale 0 0;
P_0x55914e51dbe0 .param/l "x" 0 4 101, +C4<0100>;
S_0x55914eaf6f70 .scope module, "TrionSDPBRAM" "TrionSDPBRAM" 4 106, 5 12 0, S_0x55914eaf6bf0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "iWd";
    .port_info 1 /INPUT 9 "iWa";
    .port_info 2 /INPUT 1 "iWe";
    .port_info 3 /OUTPUT 8 "oRd";
    .port_info 4 /INPUT 9 "iRa";
    .port_info 5 /INPUT 1 "iRe";
    .port_info 6 /INPUT 1 "iRCLK";
    .port_info 7 /INPUT 1 "iWCLK";
P_0x55914ebe9b80 .param/l "pAddrWidth" 0 5 14, C4<00001001>;
P_0x55914ebe9bc0 .param/l "pDataWidth" 0 5 13, C4<00001000>;
v0x55914e6f6f00_0 .net "iRCLK", 0 0, v0x55914ec16190_0;  alias, 1 drivers
v0x55914e6f9ec0_0 .net "iRa", 8 0, v0x55914e5b0ac0_0;  alias, 1 drivers
v0x55914e6fa340_0 .net "iRe", 0 0, v0x55914e7f0630_0;  alias, 1 drivers
v0x55914e6f9a40_0 .net "iWCLK", 0 0, v0x55914ec16190_0;  alias, 1 drivers
v0x55914e6ebd30_0 .net "iWa", 8 0, v0x55914e5a6b00_0;  alias, 1 drivers
v0x55914e5e1880_4 .array/port v0x55914e5e1880, 4;
v0x55914e6eb7b0_0 .net "iWd", 7 0, v0x55914e5e1880_4;  1 drivers
v0x55914e6ebbd0_0 .net "iWe", 0 0, v0x55914e5d1100_0;  alias, 1 drivers
v0x55914e6f8ad0_0 .net "oRd", 7 0, v0x55914e750e10_0;  1 drivers
S_0x55914eae7a80 .scope module, "EFX_RAM_5K" "EFX_RAM_5K" 5 58, 6 36 0, S_0x55914eaf6f70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "WCLK";
    .port_info 1 /INPUT 1 "WE";
    .port_info 2 /INPUT 1 "WCLKE";
    .port_info 3 /INPUT 8 "WDATA";
    .port_info 4 /INPUT 9 "WADDR";
    .port_info 5 /INPUT 1 "RCLK";
    .port_info 6 /INPUT 1 "RE";
    .port_info 7 /OUTPUT 8 "RDATA";
    .port_info 8 /INPUT 9 "RADDR";
P_0x55914ebee060 .param/l "INIT_0" 0 6 53, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x55914ebee0a0 .param/l "INIT_1" 0 6 54, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x55914ebee0e0 .param/l "INIT_10" 0 6 69, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x55914ebee120 .param/l "INIT_11" 0 6 70, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x55914ebee160 .param/l "INIT_12" 0 6 71, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x55914ebee1a0 .param/l "INIT_13" 0 6 72, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x55914ebee1e0 .param/l "INIT_2" 0 6 55, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x55914ebee220 .param/l "INIT_3" 0 6 56, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x55914ebee260 .param/l "INIT_4" 0 6 57, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x55914ebee2a0 .param/l "INIT_5" 0 6 58, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x55914ebee2e0 .param/l "INIT_6" 0 6 59, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x55914ebee320 .param/l "INIT_7" 0 6 60, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x55914ebee360 .param/l "INIT_8" 0 6 61, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x55914ebee3a0 .param/l "INIT_9" 0 6 62, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x55914ebee3e0 .param/l "INIT_A" 0 6 63, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x55914ebee420 .param/l "INIT_B" 0 6 64, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x55914ebee460 .param/l "INIT_C" 0 6 65, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x55914ebee4a0 .param/l "INIT_D" 0 6 66, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x55914ebee4e0 .param/l "INIT_E" 0 6 67, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x55914ebee520 .param/l "INIT_F" 0 6 68, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x55914ebee560 .param/l "MEMORY_SIZE" 1 6 94, +C4<0000000000000000000000000000000000000000000000000001010000000000>;
P_0x55914ebee5a0 .param/l "OUTPUT_REG" 0 6 51, C4<0>;
P_0x55914ebee5e0 .param/l "RCLK_POLARITY" 0 6 46, C4<1>;
P_0x55914ebee620 .param/l "READ_AWIDTH" 1 6 74, +C4<00000000000000000000000000001001>;
P_0x55914ebee660 .param/l "READ_WIDTH" 0 6 49, C4<00001000>;
P_0x55914ebee6a0 .param/l "RE_POLARITY" 0 6 47, C4<1>;
P_0x55914ebee6e0 .param/l "WCLKE_POLARITY" 0 6 44, C4<1>;
P_0x55914ebee720 .param/l "WCLK_POLARITY" 0 6 43, C4<1>;
P_0x55914ebee760 .param/l "WE_POLARITY" 0 6 45, C4<1>;
P_0x55914ebee7a0 .param/l "WRITE_AWIDTH" 1 6 84, +C4<00000000000000000000000000001001>;
P_0x55914ebee7e0 .param/str "WRITE_MODE" 0 6 52, "READ_FIRST";
P_0x55914ebee820 .param/l "WRITE_WIDTH" 0 6 50, C4<00001000>;
L_0x55914e6b90f0 .functor BUFZ 1, v0x55914e5d1100_0, C4<0>, C4<0>, C4<0>;
L_0x55914e6bd710 .functor BUFZ 1, v0x55914e5d1100_0, C4<0>, C4<0>, C4<0>;
L_0x55914e6b9f00 .functor BUFZ 1, v0x55914e7f0630_0, C4<0>, C4<0>, C4<0>;
L_0x55914e6bb550 .functor BUFZ 9, v0x55914e5a6b00_0, C4<000000000>, C4<000000000>, C4<000000000>;
L_0x55914e6b9690 .functor BUFZ 9, v0x55914e5b0ac0_0, C4<000000000>, C4<000000000>, C4<000000000>;
L_0x55914e6bd9e0 .functor BUFZ 1, v0x55914ec16190_0, C4<0>, C4<0>, C4<0>;
L_0x7f41432d0690 .functor BUFT 1, C8<331>, C4<0>, C4<0>, C4<0>;
RS_0x7f414366b328 .resolv tri, L_0x7f41432d0690, L_0x55914e6bd710;
L_0x55914e6c3fa0 .functor BUFZ 1, RS_0x7f414366b328, C4<0>, C4<0>, C4<0>;
L_0x7f41432d0648 .functor BUFT 1, C8<330>, C4<0>, C4<0>, C4<0>;
RS_0x7f414366b3e8 .resolv tri, L_0x7f41432d0648, L_0x55914e6b90f0;
L_0x55914e6be2b0 .functor BUFZ 1, RS_0x7f414366b3e8, C4<0>, C4<0>, C4<0>;
L_0x55914e6c4140 .functor BUFZ 1, v0x55914ec16190_0, C4<0>, C4<0>, C4<0>;
L_0x7f41432d06d8 .functor BUFT 1, C8<331>, C4<0>, C4<0>, C4<0>;
RS_0x7f414366b298 .resolv tri, L_0x7f41432d06d8, L_0x55914e6b9f00;
L_0x55914e6be540 .functor BUFZ 1, RS_0x7f414366b298, C4<0>, C4<0>, C4<0>;
v0x55914e7505d0_0 .net "RADDR", 8 0, v0x55914e5b0ac0_0;  alias, 1 drivers
L_0x7f41432d0768 .functor BUFT 1, C8<330330330330330330330330330>, C4<0>, C4<0>, C4<0>;
RS_0x7f414366b118 .resolv tri, L_0x7f41432d0768, L_0x55914e6b9690;
v0x55914e71d5f0_0 .net8 "RADDR_net", 8 0, RS_0x7f414366b118;  2 drivers, strength-aware
v0x55914e7800c0_0 .net "RCLK", 0 0, v0x55914ec16190_0;  alias, 1 drivers
v0x55914e788e30_0 .net "RCLK_i", 0 0, L_0x55914e6c4140;  1 drivers
v0x55914e7892a0_0 .net "RDATA", 7 0, v0x55914e750e10_0;  alias, 1 drivers
v0x55914e75a750_0 .var "RDATA_early", 7 0;
v0x55914e750b50_0 .var "RDATA_late", 7 0;
v0x55914e750e10_0 .var "RDATA_out", 7 0;
v0x55914e71d070_0 .var "RDATA_reg", 7 0;
v0x55914e729b40_0 .net "RE", 0 0, v0x55914e7f0630_0;  alias, 1 drivers
v0x55914e71d490_0 .net "RE_i", 0 0, L_0x55914e6be540;  1 drivers
v0x55914e71e290_0 .net8 "RE_net", 0 0, RS_0x7f414366b298;  2 drivers, strength-aware
v0x55914e71cf10_0 .net "WADDR", 8 0, v0x55914e5a6b00_0;  alias, 1 drivers
L_0x7f41432d0720 .functor BUFT 1, C8<330330330330330330330330330>, C4<0>, C4<0>, C4<0>;
RS_0x7f414366b2c8 .resolv tri, L_0x7f41432d0720, L_0x55914e6bb550;
v0x55914e71d330_0 .net8 "WADDR_net", 8 0, RS_0x7f414366b2c8;  2 drivers, strength-aware
v0x55914e71d1d0_0 .net "WCLK", 0 0, v0x55914ec16190_0;  alias, 1 drivers
v0x55914e71b190_0 .net "WCLKE", 0 0, v0x55914e5d1100_0;  alias, 1 drivers
v0x55914e711b70_0 .net "WCLKE_i", 0 0, L_0x55914e6c3fa0;  1 drivers
v0x55914e6eb910_0 .net8 "WCLKE_net", 0 0, RS_0x7f414366b328;  2 drivers, strength-aware
v0x55914e6ebe90_0 .net "WCLK_i", 0 0, L_0x55914e6bd9e0;  1 drivers
v0x55914e70ea10_0 .net "WDATA", 7 0, v0x55914e5e1880_4;  alias, 1 drivers
v0x55914e70ee80_0 .net "WE", 0 0, v0x55914e5d1100_0;  alias, 1 drivers
v0x55914e70bf60_0 .net "WE_i", 0 0, L_0x55914e6be2b0;  1 drivers
v0x55914e708230_0 .net8 "WE_net", 0 0, RS_0x7f414366b3e8;  2 drivers, strength-aware
v0x55914e712b40_0 .var/i "i", 31 0;
v0x55914e6eba70 .array "mem", 0 5119, 0 0;
E_0x55914e51d780 .event posedge, v0x55914e788e30_0;
E_0x55914e5885e0 .event posedge, v0x55914e6ebe90_0;
S_0x55914ead87a0 .scope function.vec4.s1, "COMPATIBLE_WIDTH" "COMPATIBLE_WIDTH" 6 137, 6 137 0, S_0x55914eae7a80;
 .timescale 0 0;
; Variable COMPATIBLE_WIDTH is vec4 return value of scope S_0x55914ead87a0
v0x55914e750890_0 .var/i "w1", 31 0;
v0x55914e74eb20_0 .var/i "w2", 31 0;
TD_UFIB_tb.MicroControllerBlock.McbCacheMemory.TrionSDPBRAM\x5B4\x5D.TrionSDPBRAM.EFX_RAM_5K.COMPATIBLE_WIDTH ;
    %load/vec4 v0x55914e750890_0;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x55914e750890_0;
    %pushi/vec4 2, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x55914e750890_0;
    %pushi/vec4 4, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x55914e750890_0;
    %pushi/vec4 8, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x55914e750890_0;
    %pushi/vec4 16, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x55914e74eb20_0;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x55914e74eb20_0;
    %pushi/vec4 2, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x55914e74eb20_0;
    %pushi/vec4 4, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x55914e74eb20_0;
    %pushi/vec4 8, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x55914e74eb20_0;
    %pushi/vec4 16, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %and;
    %load/vec4 v0x55914e750890_0;
    %pushi/vec4 5, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x55914e750890_0;
    %pushi/vec4 10, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x55914e750890_0;
    %pushi/vec4 20, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x55914e74eb20_0;
    %pushi/vec4 5, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x55914e74eb20_0;
    %pushi/vec4 10, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x55914e74eb20_0;
    %pushi/vec4 20, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %and;
    %or;
    %ret/vec4 0, 0, 1;  Assign to COMPATIBLE_WIDTH (store_vec4_to_lval)
    %end;
S_0x55914ead8b90 .scope generate, "genblk2" "genblk2" 6 252, 6 252 0, S_0x55914eae7a80;
 .timescale 0 0;
S_0x55914ead8fb0 .scope task, "read_ram" "read_ram" 6 201, 6 201 0, S_0x55914eae7a80;
 .timescale 0 0;
v0x55914e750730_0 .var "addr", 8 0;
v0x55914e750cb0_0 .var "rdata", 7 0;
TD_UFIB_tb.MicroControllerBlock.McbCacheMemory.TrionSDPBRAM\x5B4\x5D.TrionSDPBRAM.EFX_RAM_5K.read_ram ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55914e712b40_0, 0, 32;
T_13.16 ;
    %load/vec4 v0x55914e712b40_0;
    %cmpi/u 8, 0, 32;
    %jmp/0xz T_13.17, 5;
    %load/vec4 v0x55914e750730_0;
    %pad/u 33;
    %muli 8, 0, 33;
    %load/vec4 v0x55914e712b40_0;
    %pad/u 33;
    %add;
    %ix/vec4 4;
    %load/vec4a v0x55914e6eba70, 4;
    %ix/getv/s 4, v0x55914e712b40_0;
    %store/vec4 v0x55914e750cb0_0, 4, 1;
    %load/vec4 v0x55914e712b40_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55914e712b40_0, 0, 32;
    %jmp T_13.16;
T_13.17 ;
    %end;
S_0x55914ead93a0 .scope task, "write_ram" "write_ram" 6 211, 6 211 0, S_0x55914eae7a80;
 .timescale 0 0;
v0x55914e73b3f0_0 .var "addr", 8 0;
v0x55914e73cb80_0 .var "wdata", 7 0;
TD_UFIB_tb.MicroControllerBlock.McbCacheMemory.TrionSDPBRAM\x5B4\x5D.TrionSDPBRAM.EFX_RAM_5K.write_ram ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55914e712b40_0, 0, 32;
T_14.18 ;
    %load/vec4 v0x55914e712b40_0;
    %cmpi/u 8, 0, 32;
    %jmp/0xz T_14.19, 5;
    %load/vec4 v0x55914e73cb80_0;
    %load/vec4 v0x55914e712b40_0;
    %part/s 1;
    %load/vec4 v0x55914e73b3f0_0;
    %pad/u 33;
    %muli 8, 0, 33;
    %load/vec4 v0x55914e712b40_0;
    %pad/u 33;
    %add;
    %ix/vec4 4;
    %store/vec4a v0x55914e6eba70, 4, 0;
    %load/vec4 v0x55914e712b40_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55914e712b40_0, 0, 32;
    %jmp T_14.18;
T_14.19 ;
    %end;
S_0x55914eae80c0 .scope generate, "TrionSDPBRAM[5]" "TrionSDPBRAM[5]" 4 101, 4 101 0, S_0x55914ea3c180;
 .timescale 0 0;
P_0x55914e4d0cd0 .param/l "x" 0 4 101, +C4<0101>;
S_0x55914eae73a0 .scope module, "TrionSDPBRAM" "TrionSDPBRAM" 4 106, 5 12 0, S_0x55914eae80c0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "iWd";
    .port_info 1 /INPUT 9 "iWa";
    .port_info 2 /INPUT 1 "iWe";
    .port_info 3 /OUTPUT 8 "oRd";
    .port_info 4 /INPUT 9 "iRa";
    .port_info 5 /INPUT 1 "iRe";
    .port_info 6 /INPUT 1 "iRCLK";
    .port_info 7 /INPUT 1 "iWCLK";
P_0x55914ebe9a60 .param/l "pAddrWidth" 0 5 14, C4<00001001>;
P_0x55914ebe9aa0 .param/l "pDataWidth" 0 5 13, C4<00001000>;
v0x55914e618bb0_0 .net "iRCLK", 0 0, v0x55914ec16190_0;  alias, 1 drivers
v0x55914e677190_0 .net "iRa", 8 0, v0x55914e5b0ac0_0;  alias, 1 drivers
v0x55914e66b880_0 .net "iRe", 0 0, v0x55914e7f0630_0;  alias, 1 drivers
v0x55914e668c20_0 .net "iWCLK", 0 0, v0x55914ec16190_0;  alias, 1 drivers
v0x55914e62eb20_0 .net "iWa", 8 0, v0x55914e5a6b00_0;  alias, 1 drivers
v0x55914e5e1880_5 .array/port v0x55914e5e1880, 5;
v0x55914e62f3c0_0 .net "iWd", 7 0, v0x55914e5e1880_5;  1 drivers
v0x55914e62f7e0_0 .net "iWe", 0 0, v0x55914e5d1100_0;  alias, 1 drivers
v0x55914e546f40_0 .net "oRd", 7 0, v0x55914e6ba5d0_0;  1 drivers
S_0x55914eae7770 .scope module, "EFX_RAM_5K" "EFX_RAM_5K" 5 58, 6 36 0, S_0x55914eae73a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "WCLK";
    .port_info 1 /INPUT 1 "WE";
    .port_info 2 /INPUT 1 "WCLKE";
    .port_info 3 /INPUT 8 "WDATA";
    .port_info 4 /INPUT 9 "WADDR";
    .port_info 5 /INPUT 1 "RCLK";
    .port_info 6 /INPUT 1 "RE";
    .port_info 7 /OUTPUT 8 "RDATA";
    .port_info 8 /INPUT 9 "RADDR";
P_0x55914ebee870 .param/l "INIT_0" 0 6 53, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x55914ebee8b0 .param/l "INIT_1" 0 6 54, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x55914ebee8f0 .param/l "INIT_10" 0 6 69, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x55914ebee930 .param/l "INIT_11" 0 6 70, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x55914ebee970 .param/l "INIT_12" 0 6 71, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x55914ebee9b0 .param/l "INIT_13" 0 6 72, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x55914ebee9f0 .param/l "INIT_2" 0 6 55, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x55914ebeea30 .param/l "INIT_3" 0 6 56, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x55914ebeea70 .param/l "INIT_4" 0 6 57, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x55914ebeeab0 .param/l "INIT_5" 0 6 58, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x55914ebeeaf0 .param/l "INIT_6" 0 6 59, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x55914ebeeb30 .param/l "INIT_7" 0 6 60, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x55914ebeeb70 .param/l "INIT_8" 0 6 61, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x55914ebeebb0 .param/l "INIT_9" 0 6 62, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x55914ebeebf0 .param/l "INIT_A" 0 6 63, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x55914ebeec30 .param/l "INIT_B" 0 6 64, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x55914ebeec70 .param/l "INIT_C" 0 6 65, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x55914ebeecb0 .param/l "INIT_D" 0 6 66, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x55914ebeecf0 .param/l "INIT_E" 0 6 67, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x55914ebeed30 .param/l "INIT_F" 0 6 68, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x55914ebeed70 .param/l "MEMORY_SIZE" 1 6 94, +C4<0000000000000000000000000000000000000000000000000001010000000000>;
P_0x55914ebeedb0 .param/l "OUTPUT_REG" 0 6 51, C4<0>;
P_0x55914ebeedf0 .param/l "RCLK_POLARITY" 0 6 46, C4<1>;
P_0x55914ebeee30 .param/l "READ_AWIDTH" 1 6 74, +C4<00000000000000000000000000001001>;
P_0x55914ebeee70 .param/l "READ_WIDTH" 0 6 49, C4<00001000>;
P_0x55914ebeeeb0 .param/l "RE_POLARITY" 0 6 47, C4<1>;
P_0x55914ebeeef0 .param/l "WCLKE_POLARITY" 0 6 44, C4<1>;
P_0x55914ebeef30 .param/l "WCLK_POLARITY" 0 6 43, C4<1>;
P_0x55914ebeef70 .param/l "WE_POLARITY" 0 6 45, C4<1>;
P_0x55914ebeefb0 .param/l "WRITE_AWIDTH" 1 6 84, +C4<00000000000000000000000000001001>;
P_0x55914ebeeff0 .param/str "WRITE_MODE" 0 6 52, "READ_FIRST";
P_0x55914ebef030 .param/l "WRITE_WIDTH" 0 6 50, C4<00001000>;
L_0x55914e6bef10 .functor BUFZ 1, v0x55914e5d1100_0, C4<0>, C4<0>, C4<0>;
L_0x55914e6c88a0 .functor BUFZ 1, v0x55914e5d1100_0, C4<0>, C4<0>, C4<0>;
L_0x55914e6c6040 .functor BUFZ 1, v0x55914e7f0630_0, C4<0>, C4<0>, C4<0>;
L_0x55914e6c8d20 .functor BUFZ 9, v0x55914e5a6b00_0, C4<000000000>, C4<000000000>, C4<000000000>;
L_0x55914e6c4e40 .functor BUFZ 9, v0x55914e5b0ac0_0, C4<000000000>, C4<000000000>, C4<000000000>;
L_0x55914e6c5160 .functor BUFZ 1, v0x55914ec16190_0, C4<0>, C4<0>, C4<0>;
L_0x7f41432d07f8 .functor BUFT 1, C8<331>, C4<0>, C4<0>, C4<0>;
RS_0x7f414366bad8 .resolv tri, L_0x7f41432d07f8, L_0x55914e6c88a0;
L_0x55914e6bf2d0 .functor BUFZ 1, RS_0x7f414366bad8, C4<0>, C4<0>, C4<0>;
L_0x7f41432d07b0 .functor BUFT 1, C8<330>, C4<0>, C4<0>, C4<0>;
RS_0x7f414366bb98 .resolv tri, L_0x7f41432d07b0, L_0x55914e6bef10;
L_0x55914e6bea60 .functor BUFZ 1, RS_0x7f414366bb98, C4<0>, C4<0>, C4<0>;
L_0x55914e6c4610 .functor BUFZ 1, v0x55914ec16190_0, C4<0>, C4<0>, C4<0>;
L_0x7f41432d0840 .functor BUFT 1, C8<331>, C4<0>, C4<0>, C4<0>;
RS_0x7f414366ba48 .resolv tri, L_0x7f41432d0840, L_0x55914e6c6040;
L_0x55914e6c4960 .functor BUFZ 1, RS_0x7f414366ba48, C4<0>, C4<0>, C4<0>;
v0x55914e6ba470_0 .net "RADDR", 8 0, v0x55914e5b0ac0_0;  alias, 1 drivers
L_0x7f41432d08d0 .functor BUFT 1, C8<330330330330330330330330330>, C4<0>, C4<0>, C4<0>;
RS_0x7f414366b8c8 .resolv tri, L_0x7f41432d08d0, L_0x55914e6c4e40;
v0x55914e6c8a20_0 .net8 "RADDR_net", 8 0, RS_0x7f414366b8c8;  2 drivers, strength-aware
v0x55914e6c8ea0_0 .net "RCLK", 0 0, v0x55914ec16190_0;  alias, 1 drivers
v0x55914e6c85a0_0 .net "RCLK_i", 0 0, L_0x55914e6c4610;  1 drivers
v0x55914e6ba890_0 .net "RDATA", 7 0, v0x55914e6ba5d0_0;  alias, 1 drivers
v0x55914e6ba310_0 .var "RDATA_early", 7 0;
v0x55914e6ba730_0 .var "RDATA_late", 7 0;
v0x55914e6ba5d0_0 .var "RDATA_out", 7 0;
v0x55914e6c5a60_0 .var "RDATA_reg", 7 0;
v0x55914e6845c0_0 .net "RE", 0 0, v0x55914e7f0630_0;  alias, 1 drivers
v0x55914e6842c0_0 .net "RE_i", 0 0, L_0x55914e6c4960;  1 drivers
v0x55914e684920_0 .net8 "RE_net", 0 0, RS_0x7f414366ba48;  2 drivers, strength-aware
v0x55914e683ba0_0 .net "WADDR", 8 0, v0x55914e5a6b00_0;  alias, 1 drivers
L_0x7f41432d0888 .functor BUFT 1, C8<330330330330330330330330330>, C4<0>, C4<0>, C4<0>;
RS_0x7f414366ba78 .resolv tri, L_0x7f41432d0888, L_0x55914e6c8d20;
v0x55914e683ea0_0 .net8 "WADDR_net", 8 0, RS_0x7f414366ba78;  2 drivers, strength-aware
v0x55914e683a20_0 .net "WCLK", 0 0, v0x55914ec16190_0;  alias, 1 drivers
v0x55914e6c7630_0 .net "WCLKE", 0 0, v0x55914e5d1100_0;  alias, 1 drivers
v0x55914e683d20_0 .net "WCLKE_i", 0 0, L_0x55914e6bf2d0;  1 drivers
v0x55914e62f940_0 .net8 "WCLKE_net", 0 0, RS_0x7f414366bad8;  2 drivers, strength-aware
v0x55914e62f680_0 .net "WCLK_i", 0 0, L_0x55914e6c5160;  1 drivers
v0x55914e62eca0_0 .net "WDATA", 7 0, v0x55914e5e1880_5;  alias, 1 drivers
v0x55914e62e9a0_0 .net "WE", 0 0, v0x55914e5d1100_0;  alias, 1 drivers
v0x55914e62f000_0 .net "WE_i", 0 0, L_0x55914e6bea60;  1 drivers
v0x55914e684440_0 .net8 "WE_net", 0 0, RS_0x7f414366bb98;  2 drivers, strength-aware
v0x55914e684ce0_0 .var/i "i", 31 0;
v0x55914e62f520 .array "mem", 0 5119, 0 0;
E_0x55914e4d19b0 .event posedge, v0x55914e6c85a0_0;
E_0x55914e4bfec0 .event posedge, v0x55914e62f680_0;
S_0x55914ead83b0 .scope function.vec4.s1, "COMPATIBLE_WIDTH" "COMPATIBLE_WIDTH" 6 137, 6 137 0, S_0x55914eae7770;
 .timescale 0 0;
; Variable COMPATIBLE_WIDTH is vec4 return value of scope S_0x55914ead83b0
v0x55914e6dd510_0 .var/i "w1", 31 0;
v0x55914e6dd980_0 .var/i "w2", 31 0;
TD_UFIB_tb.MicroControllerBlock.McbCacheMemory.TrionSDPBRAM\x5B5\x5D.TrionSDPBRAM.EFX_RAM_5K.COMPATIBLE_WIDTH ;
    %load/vec4 v0x55914e6dd510_0;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x55914e6dd510_0;
    %pushi/vec4 2, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x55914e6dd510_0;
    %pushi/vec4 4, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x55914e6dd510_0;
    %pushi/vec4 8, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x55914e6dd510_0;
    %pushi/vec4 16, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x55914e6dd980_0;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x55914e6dd980_0;
    %pushi/vec4 2, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x55914e6dd980_0;
    %pushi/vec4 4, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x55914e6dd980_0;
    %pushi/vec4 8, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x55914e6dd980_0;
    %pushi/vec4 16, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %and;
    %load/vec4 v0x55914e6dd510_0;
    %pushi/vec4 5, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x55914e6dd510_0;
    %pushi/vec4 10, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x55914e6dd510_0;
    %pushi/vec4 20, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x55914e6dd980_0;
    %pushi/vec4 5, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x55914e6dd980_0;
    %pushi/vec4 10, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x55914e6dd980_0;
    %pushi/vec4 20, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %and;
    %or;
    %ret/vec4 0, 0, 1;  Assign to COMPATIBLE_WIDTH (store_vec4_to_lval)
    %end;
S_0x55914eb29540 .scope generate, "genblk2" "genblk2" 6 252, 6 252 0, S_0x55914eae7770;
 .timescale 0 0;
S_0x55914ead2b90 .scope task, "read_ram" "read_ram" 6 201, 6 201 0, S_0x55914eae7770;
 .timescale 0 0;
v0x55914e6daa60_0 .var "addr", 8 0;
v0x55914e6d6d30_0 .var "rdata", 7 0;
TD_UFIB_tb.MicroControllerBlock.McbCacheMemory.TrionSDPBRAM\x5B5\x5D.TrionSDPBRAM.EFX_RAM_5K.read_ram ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55914e684ce0_0, 0, 32;
T_16.20 ;
    %load/vec4 v0x55914e684ce0_0;
    %cmpi/u 8, 0, 32;
    %jmp/0xz T_16.21, 5;
    %load/vec4 v0x55914e6daa60_0;
    %pad/u 33;
    %muli 8, 0, 33;
    %load/vec4 v0x55914e684ce0_0;
    %pad/u 33;
    %add;
    %ix/vec4 4;
    %load/vec4a v0x55914e62f520, 4;
    %ix/getv/s 4, v0x55914e684ce0_0;
    %store/vec4 v0x55914e6d6d30_0, 4, 1;
    %load/vec4 v0x55914e684ce0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55914e684ce0_0, 0, 32;
    %jmp T_16.20;
T_16.21 ;
    %end;
S_0x55914ead71c0 .scope task, "write_ram" "write_ram" 6 211, 6 211 0, S_0x55914eae7770;
 .timescale 0 0;
v0x55914e6e1640_0 .var "addr", 8 0;
v0x55914e6e0670_0 .var "wdata", 7 0;
TD_UFIB_tb.MicroControllerBlock.McbCacheMemory.TrionSDPBRAM\x5B5\x5D.TrionSDPBRAM.EFX_RAM_5K.write_ram ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55914e684ce0_0, 0, 32;
T_17.22 ;
    %load/vec4 v0x55914e684ce0_0;
    %cmpi/u 8, 0, 32;
    %jmp/0xz T_17.23, 5;
    %load/vec4 v0x55914e6e0670_0;
    %load/vec4 v0x55914e684ce0_0;
    %part/s 1;
    %load/vec4 v0x55914e6e1640_0;
    %pad/u 33;
    %muli 8, 0, 33;
    %load/vec4 v0x55914e684ce0_0;
    %pad/u 33;
    %add;
    %ix/vec4 4;
    %store/vec4a v0x55914e62f520, 4, 0;
    %load/vec4 v0x55914e684ce0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55914e684ce0_0, 0, 32;
    %jmp T_17.22;
T_17.23 ;
    %end;
S_0x55914ead7540 .scope function.vec4.s8, "fBitWidth" "fBitWidth" 4 181, 4 181 0, S_0x55914ea3c180;
 .timescale 0 0;
; Variable fBitWidth is vec4 return value of scope S_0x55914ead7540
v0x55914e533630_0 .var/i "i", 31 0;
v0x55914e57dcf0_0 .var "iVAL", 31 0;
TD_UFIB_tb.MicroControllerBlock.McbCacheMemory.fBitWidth ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55914e533630_0, 0, 32;
T_18.24 ;
    %load/vec4 v0x55914e533630_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_18.25, 5;
    %load/vec4 v0x55914e57dcf0_0;
    %load/vec4 v0x55914e533630_0;
    %part/s 1;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.26, 8;
    %load/vec4 v0x55914e533630_0;
    %addi 1, 0, 32;
    %pad/s 8;
    %ret/vec4 0, 0, 8;  Assign to fBitWidth (store_vec4_to_lval)
T_18.26 ;
    %load/vec4 v0x55914e533630_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55914e533630_0, 0, 32;
    %jmp T_18.24;
T_18.25 ;
    %retload/vec4 0; Load fBitWidth (draw_signal_vec4)
    %pad/u 32;
    %cmpi/ne 1, 0, 32;
    %jmp/0xz  T_18.28, 4;
    %retload/vec4 0; Load fBitWidth (draw_signal_vec4)
    %subi 1, 0, 8;
    %ret/vec4 0, 0, 8;  Assign to fBitWidth (store_vec4_to_lval)
T_18.28 ;
    %end;
S_0x55914ead78c0 .scope function.vec4.s8, "f_barm_gennum" "f_barm_gennum" 4 157, 4 157 0, S_0x55914ea3c180;
 .timescale 0 0;
; Variable f_barm_gennum is vec4 return value of scope S_0x55914ead78c0
v0x55914e57da10_0 .var/i "i", 31 0;
v0x55914e57db90_0 .var "lpDataWidth", 31 0;
v0x55914e549cc0_0 .var "pFifoBitWidth", 31 0;
TD_UFIB_tb.MicroControllerBlock.McbCacheMemory.f_barm_gennum ;
    %load/vec4 v0x55914e549cc0_0;
    %load/vec4 v0x55914e57db90_0;
    %cmp/u;
    %flag_or 5, 4;
    %jmp/0xz  T_19.30, 5;
    %pushi/vec4 1, 0, 8;
    %ret/vec4 0, 0, 8;  Assign to f_barm_gennum (store_vec4_to_lval)
    %jmp T_19.31;
T_19.30 ;
    %pushi/vec4 1, 0, 8;
    %ret/vec4 0, 0, 8;  Assign to f_barm_gennum (store_vec4_to_lval)
    %load/vec4 v0x55914e549cc0_0;
    %store/vec4 v0x55914e57da10_0, 0, 32;
T_19.32 ;
    %load/vec4 v0x55914e57db90_0;
    %load/vec4 v0x55914e57da10_0;
    %cmp/u;
    %jmp/0xz T_19.33, 5;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %retload/vec4 0;
    %pushi/vec4 1, 0, 8;
    %add;
    %ret/vec4 0, 0, 8;
    %load/vec4 v0x55914e57da10_0;
    %load/vec4 v0x55914e57db90_0;
    %sub;
    %store/vec4 v0x55914e57da10_0, 0, 32;
    %jmp T_19.32;
T_19.33 ;
T_19.31 ;
    %end;
S_0x55914ead7c40 .scope function.vec4.s8, "f_get_datawidth" "f_get_datawidth" 4 141, 4 141 0, S_0x55914ea3c180;
 .timescale 0 0;
; Variable f_get_datawidth is vec4 return value of scope S_0x55914ead7c40
v0x55914ea85120_0 .var "pFifoDepth", 31 0;
TD_UFIB_tb.MicroControllerBlock.McbCacheMemory.f_get_datawidth ;
    %load/vec4 v0x55914ea85120_0;
    %dup/vec4;
    %pushi/vec4 256, 0, 32;
    %cmp/u;
    %jmp/1 T_20.34, 6;
    %dup/vec4;
    %pushi/vec4 512, 0, 32;
    %cmp/u;
    %jmp/1 T_20.35, 6;
    %dup/vec4;
    %pushi/vec4 1024, 0, 32;
    %cmp/u;
    %jmp/1 T_20.36, 6;
    %dup/vec4;
    %pushi/vec4 2048, 0, 32;
    %cmp/u;
    %jmp/1 T_20.37, 6;
    %dup/vec4;
    %pushi/vec4 4096, 0, 32;
    %cmp/u;
    %jmp/1 T_20.38, 6;
    %pushi/vec4 0, 0, 8;
    %ret/vec4 0, 0, 8;  Assign to f_get_datawidth (store_vec4_to_lval)
    %jmp T_20.40;
T_20.34 ;
    %pushi/vec4 16, 0, 8;
    %ret/vec4 0, 0, 8;  Assign to f_get_datawidth (store_vec4_to_lval)
    %jmp T_20.40;
T_20.35 ;
    %pushi/vec4 8, 0, 8;
    %ret/vec4 0, 0, 8;  Assign to f_get_datawidth (store_vec4_to_lval)
    %jmp T_20.40;
T_20.36 ;
    %pushi/vec4 4, 0, 8;
    %ret/vec4 0, 0, 8;  Assign to f_get_datawidth (store_vec4_to_lval)
    %jmp T_20.40;
T_20.37 ;
    %pushi/vec4 2, 0, 8;
    %ret/vec4 0, 0, 8;  Assign to f_get_datawidth (store_vec4_to_lval)
    %jmp T_20.40;
T_20.38 ;
    %pushi/vec4 1, 0, 8;
    %ret/vec4 0, 0, 8;  Assign to f_get_datawidth (store_vec4_to_lval)
    %jmp T_20.40;
T_20.40 ;
    %pop/vec4 1;
    %end;
S_0x55914ead7fc0 .scope module, "MicroControllerCsr" "MicroControllerCsr" 3 76, 7 10 0, S_0x55914eb44bc0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "oSUsiRd";
    .port_info 1 /INPUT 32 "iSUsiWd";
    .port_info 2 /INPUT 32 "iSUsiAdrs";
    .port_info 3 /OUTPUT 16 "oRamWd";
    .port_info 4 /OUTPUT 32 "oRamAdrs";
    .port_info 5 /OUTPUT 1 "oRamEn";
    .port_info 6 /OUTPUT 1 "oRamBurstRun";
    .port_info 7 /INPUT 1 "iRamFull";
    .port_info 8 /INPUT 1 "iRamEmp";
    .port_info 9 /INPUT 16 "iRamRd";
    .port_info 10 /INPUT 1 "iRamRdVd";
    .port_info 11 /INPUT 1 "iRamBurstStop";
    .port_info 12 /INPUT 1 "iSRST";
    .port_info 13 /INPUT 1 "iSCLK";
P_0x55914eb827f0 .param/l "pAdrsMap" 0 7 13, C4<01>;
P_0x55914eb82830 .param/l "pBlockAdrsWidth" 0 7 12, +C4<00000000000000000000000000000010>;
P_0x55914eb82870 .param/l "pCsrActiveWidth" 0 7 16, +C4<00000000000000000000000000001000>;
P_0x55914eb828b0 .param/l "pCsrAdrsWidth" 0 7 15, +C4<00000000000000000000000000010000>;
P_0x55914eb828f0 .param/l "pUfiAdrsBusWidth" 0 7 19, +C4<00000000000000000000000000100000>;
P_0x55914eb82930 .param/l "pUfiDqBusWidth" 0 7 18, +C4<00000000000000000000000000010000>;
P_0x55914eb82970 .param/l "pUsiBusWidth" 0 7 14, +C4<00000000000000000000000000100000>;
P_0x55914eb829b0 .param/l "p_non_variable" 0 7 21, +C4<00000000000000000000000000000000>;
L_0x55914e6f09d0 .functor BUFZ 16, v0x55914e79d7c0_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x55914e6f9bc0 .functor BUFZ 32, v0x55914e7693f0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x55914e6f8950 .functor BUFZ 1, v0x55914e774730_0, C4<0>, C4<0>, C4<0>;
L_0x55914e6fa040 .functor BUFZ 1, v0x55914e776e30_0, C4<0>, C4<0>, C4<0>;
v0x55914e48c4f0_0 .net "iRamBurstStop", 0 0, v0x55914e57d4c0_0;  1 drivers
v0x55914e525800_0 .net "iRamEmp", 0 0, v0x55914e57d560_0;  1 drivers
v0x55914e525380_0 .net "iRamFull", 0 0, v0x55914e57d600_0;  1 drivers
v0x55914e519210_0 .net "iRamRd", 15 0, v0x55914ea99e80_0;  1 drivers
v0x55914e586490_0 .net "iRamRdVd", 0 0, v0x55914e57d6a0_0;  1 drivers
v0x55914e5897d0_0 .net "iSCLK", 0 0, v0x55914ec16190_0;  alias, 1 drivers
v0x55914e4c55d0_0 .net "iSRST", 0 0, v0x55914ec16440_0;  alias, 1 drivers
v0x55914e4be630_0 .net "iSUsiAdrs", 31 0, L_0x55914e74ea10;  alias, 1 drivers
v0x55914e4be030_0 .net "iSUsiWd", 31 0, L_0x55914e828040;  alias, 1 drivers
v0x55914e4c0380_0 .net "oRamAdrs", 31 0, L_0x55914e6f9bc0;  alias, 1 drivers
v0x55914e4b1850_0 .net "oRamBurstRun", 0 0, L_0x55914e6fa040;  alias, 1 drivers
v0x55914e4f1cb0_0 .net "oRamEn", 0 0, L_0x55914e6f8950;  alias, 1 drivers
v0x55914e4f16a0_0 .net "oRamWd", 15 0, L_0x55914e6f09d0;  alias, 1 drivers
v0x55914e4d91e0_0 .net "oSUsiRd", 31 0, v0x55914e7119d0_0;  alias, 1 drivers
v0x55914e584ae0_0 .var "qCsrWCke00", 0 0;
v0x55914e8c6030_0 .var "qCsrWCke04", 0 0;
v0x55914e8c8a30_0 .var "qCsrWCke08", 0 0;
v0x55914e78bd00_0 .var "qCsrWCke0C", 0 0;
v0x55914e792580_0 .var "qCsrWCke48", 0 0;
v0x55914e7693f0_0 .var "rRamAdrs", 31 0;
v0x55914e776e30_0 .var "rRamBurstRun", 0 0;
v0x55914e76d280_0 .var "rRamEmp", 0 0;
v0x55914e774730_0 .var "rRamEn", 0 0;
v0x55914e788fc0_0 .var "rRamFull", 0 0;
v0x55914e77fde0_0 .var "rRamRd", 15 0;
v0x55914e794fd0_0 .var "rRamRdVd", 0 0;
v0x55914e79d7c0_0 .var "rRamWd", 15 0;
v0x55914e7119d0_0 .var "rSUsiRd", 31 0;
E_0x55914e4b65d0 .event posedge, v0x55914eb3b3a0_0;
E_0x55914e4b6610 .event edge, v0x55914e4be630_0;
S_0x55914eacd7a0 .scope generate, "genblk1" "genblk1" 3 102, 3 102 0, S_0x55914eb44bc0;
 .timescale 0 0;
S_0x55914eb52550 .scope module, "RAMBlock" "RAMBlock" 2 347, 8 9 0, S_0x55914ea518d0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 9 "oSRAMA";
    .port_info 1 /OUTPUT 16 "oSRAMD";
    .port_info 2 /INPUT 16 "iSRAMD";
    .port_info 3 /OUTPUT 1 "oSRAM_LB";
    .port_info 4 /OUTPUT 1 "oSRAM_UB";
    .port_info 5 /OUTPUT 1 "oSRAM_OE";
    .port_info 6 /OUTPUT 1 "oSRAM_WE";
    .port_info 7 /OUTPUT 1 "oSRAM_CE";
    .port_info 8 /OUTPUT 32 "oSUsiRd";
    .port_info 9 /INPUT 32 "iSUsiWd";
    .port_info 10 /INPUT 32 "iSUsiAdrs";
    .port_info 11 /OUTPUT 16 "oSUfiRd";
    .port_info 12 /OUTPUT 32 "oSUfiAdrs";
    .port_info 13 /INPUT 16 "iSUfiWd";
    .port_info 14 /INPUT 32 "iSUfiAdrs";
    .port_info 15 /OUTPUT 1 "oSUfiRdy";
    .port_info 16 /OUTPUT 1 "oTestErr";
    .port_info 17 /OUTPUT 1 "oDone";
    .port_info 18 /INPUT 1 "iSRST";
    .port_info 19 /INPUT 1 "inSRST";
    .port_info 20 /INPUT 1 "iSCLK";
P_0x55914eac48c0 .param/l "lpFifoDepth" 1 8 108, +C4<00000000000000000000000100000000>;
P_0x55914eac4900 .param/l "pAdrsMap" 0 8 11, C4<11>;
P_0x55914eac4940 .param/l "pBlockAdrsWidth" 0 8 10, +C4<00000000000000000000000000000010>;
P_0x55914eac4980 .param/l "pCsrActiveWidth" 0 8 14, +C4<00000000000000000000000000001000>;
P_0x55914eac49c0 .param/l "pCsrAdrsWidth" 0 8 13, +C4<00000000000000000000000000010000>;
P_0x55914eac4a00 .param/l "pRamAdrsWidth" 0 8 18, +C4<00000000000000000000000000001001>;
P_0x55914eac4a40 .param/l "pRamDqWidth" 0 8 19, +C4<00000000000000000000000000010000>;
P_0x55914eac4a80 .param/l "pUfiAdrsBusWidth" 0 8 16, +C4<00000000000000000000000000100000>;
P_0x55914eac4ac0 .param/l "pUfiDqBusWidth" 0 8 15, +C4<00000000000000000000000000010000>;
P_0x55914eac4b00 .param/l "pUfiEnableBit" 0 8 17, +C4<00000000000000000000000000100000>;
P_0x55914eac4b40 .param/l "pUsiBusWidth" 0 8 12, +C4<00000000000000000000000000100000>;
v0x55914ebf6120_0 .net "iSCLK", 0 0, v0x55914ec16190_0;  alias, 1 drivers
v0x55914ebf61c0_0 .net "iSRAMD", 15 0, v0x55914ec14180_0;  1 drivers
v0x55914ebf6260_0 .net "iSRST", 0 0, v0x55914ec16440_0;  alias, 1 drivers
v0x55914ebf6300_0 .net "iSUfiAdrs", 31 0, v0x55914ec125c0_0;  alias, 1 drivers
v0x55914ebf63a0_0 .net "iSUfiWd", 15 0, L_0x55914e6f55e0;  alias, 1 drivers
v0x55914ebf6440_0 .net "iSUsiAdrs", 31 0, L_0x55914e74ea10;  alias, 1 drivers
v0x55914ebf64e0_0 .net "iSUsiWd", 31 0, L_0x55914e828040;  alias, 1 drivers
v0x55914ebf6580_0 .net "inSRST", 0 0, v0x55914ec16c40_0;  alias, 1 drivers
L_0x7f41432d0f00 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55914ebf6620_0 .net "oDone", 0 0, L_0x7f41432d0f00;  1 drivers
v0x55914ebf66c0_0 .net "oSRAMA", 8 0, L_0x55914e5647f0;  alias, 1 drivers
v0x55914ebf6760_0 .net "oSRAMD", 15 0, L_0x55914e564d60;  alias, 1 drivers
v0x55914ebf6800_0 .net "oSRAM_CE", 0 0, L_0x55914e578590;  alias, 1 drivers
L_0x7f41432d18d8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55914ebf68a0_0 .net "oSRAM_LB", 0 0, L_0x7f41432d18d8;  1 drivers
v0x55914ebf6940_0 .net "oSRAM_OE", 0 0, L_0x55914e565c70;  1 drivers
L_0x7f41432d1920 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55914ebf69e0_0 .net "oSRAM_UB", 0 0, L_0x7f41432d1920;  1 drivers
v0x55914ebf6a80_0 .net "oSRAM_WE", 0 0, L_0x55914e57ae90;  alias, 1 drivers
v0x55914ebf6b20_0 .net "oSUfiAdrs", 31 0, L_0x55914ec29cc0;  alias, 1 drivers
v0x55914ebf6bc0_0 .net "oSUfiRd", 15 0, L_0x55914e621b20;  alias, 1 drivers
v0x55914ebf6c60_0 .net "oSUfiRdy", 0 0, L_0x55914ec2a080;  alias, 1 drivers
v0x55914ebf6d00_0 .net "oSUsiRd", 31 0, v0x55914eb52300_0;  1 drivers
L_0x7f41432d0eb8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55914ebf6da0_0 .net "oTestErr", 0 0, L_0x7f41432d0eb8;  1 drivers
v0x55914ebf6e40_0 .var "qMemRdCsr", 15 0;
v0x55914ebf6ee0_0 .var "qRamIfPortUnitAdrs", 8 0;
v0x55914ebf6f80_0 .var "qRamIfPortUnitCke", 0 0;
v0x55914ebf7020_0 .var "qRamIfPortUnitCmd", 0 0;
v0x55914ebf70c0_0 .var "qRamIfPortUnitWd", 15 0;
v0x55914ebf7160_0 .net "wCsrRamRst", 0 0, L_0x55914e633700;  1 drivers
v0x55914ebf7200_0 .net "wRamIfPortUnitAdrs", 31 0, L_0x55914ec29760;  1 drivers
v0x55914ebf72a0_0 .net "wRamIfPortUnitRd", 15 0, L_0x55914e576950;  1 drivers
v0x55914ebf7340_0 .net "wRamIfPortUnitRvd", 0 0, L_0x55914e55d5a0;  1 drivers
v0x55914ebf73e0_0 .net "wRamIfPortUnitWd", 15 0, L_0x55914e645cc0;  1 drivers
E_0x55914e4f1e50 .event edge, v0x55914ebf4250_0, v0x55914ebf5860_0;
S_0x55914eb528a0 .scope module, "RAMIfPortUnit" "RAMIfPortUnit" 8 151, 9 16 0, S_0x55914eb52550;
 .timescale 0 0;
    .port_info 0 /OUTPUT 9 "oSRAMA";
    .port_info 1 /OUTPUT 16 "oSRAMD";
    .port_info 2 /INPUT 16 "iSRAMD";
    .port_info 3 /OUTPUT 1 "oSRAM_LB";
    .port_info 4 /OUTPUT 1 "oSRAM_UB";
    .port_info 5 /OUTPUT 1 "oSRAM_OE";
    .port_info 6 /OUTPUT 1 "oSRAM_WE";
    .port_info 7 /OUTPUT 1 "oSRAM_CE";
    .port_info 8 /INPUT 9 "iAdrs";
    .port_info 9 /INPUT 1 "iCmd";
    .port_info 10 /INPUT 16 "iWd";
    .port_info 11 /OUTPUT 16 "oRd";
    .port_info 12 /OUTPUT 1 "oRvd";
    .port_info 13 /INPUT 1 "iRST";
    .port_info 14 /INPUT 1 "iCKE";
    .port_info 15 /INPUT 1 "iCLK";
P_0x55914ebe9af0 .param/l "pRamAdrsWidth" 0 9 17, +C4<00000000000000000000000000001001>;
P_0x55914ebe9b30 .param/l "pRamDqWidth" 0 9 18, +C4<00000000000000000000000000010000>;
L_0x55914e5647f0 .functor BUFZ 9, v0x55914ea27140_0, C4<000000000>, C4<000000000>, C4<000000000>;
L_0x55914e564d60 .functor BUFZ 16, v0x55914e9cdeb0_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x55914e565c70 .functor BUFZ 1, v0x55914eb3a390_0, C4<0>, C4<0>, C4<0>;
L_0x55914e57ae90 .functor BUFZ 1, v0x55914e9d3100_0, C4<0>, C4<0>, C4<0>;
L_0x55914e578590 .functor BUFZ 1, v0x55914eb3a2d0_0, C4<0>, C4<0>, C4<0>;
L_0x55914e576950 .functor BUFZ 16, v0x55914e9d81d0_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x55914e55d5a0 .functor BUFZ 1, v0x55914e9d3040_0, C4<0>, C4<0>, C4<0>;
v0x55914e9f7dc0_0 .net "iAdrs", 8 0, v0x55914ebf6ee0_0;  1 drivers
v0x55914e9f2c80_0 .net "iCKE", 0 0, v0x55914ebf6f80_0;  1 drivers
v0x55914e9f2d40_0 .net "iCLK", 0 0, v0x55914ec16190_0;  alias, 1 drivers
v0x55914e9eb6f0_0 .net "iCmd", 0 0, v0x55914ebf7020_0;  1 drivers
v0x55914e9eb790_0 .net "iRST", 0 0, v0x55914ec16440_0;  alias, 1 drivers
v0x55914eacc840_0 .net "iSRAMD", 15 0, v0x55914ec14180_0;  alias, 1 drivers
v0x55914eacc900_0 .net "iWd", 15 0, v0x55914ebf70c0_0;  1 drivers
v0x55914ea0be40_0 .net "oRd", 15 0, L_0x55914e576950;  alias, 1 drivers
v0x55914ea1faf0_0 .net "oRvd", 0 0, L_0x55914e55d5a0;  alias, 1 drivers
v0x55914ea1fbb0_0 .net "oSRAMA", 8 0, L_0x55914e5647f0;  alias, 1 drivers
v0x55914ea18510_0 .net "oSRAMD", 15 0, L_0x55914e564d60;  alias, 1 drivers
v0x55914ea133d0_0 .net "oSRAM_CE", 0 0, L_0x55914e578590;  alias, 1 drivers
v0x55914ea13490_0 .net "oSRAM_LB", 0 0, L_0x7f41432d18d8;  alias, 1 drivers
v0x55914ea2c1c0_0 .net "oSRAM_OE", 0 0, L_0x55914e565c70;  alias, 1 drivers
v0x55914ea2c280_0 .net "oSRAM_UB", 0 0, L_0x7f41432d1920;  alias, 1 drivers
v0x55914ea27080_0 .net "oSRAM_WE", 0 0, L_0x55914e57ae90;  alias, 1 drivers
v0x55914ea27140_0 .var "rAdrs", 8 0;
v0x55914eb3a2d0_0 .var "rCE", 0 0;
v0x55914eb3a390_0 .var "rOE", 0 0;
v0x55914e9d81d0_0 .var "rRd", 15 0;
v0x55914e9d3040_0 .var "rRvd", 0 0;
v0x55914e9d3100_0 .var "rWE", 0 0;
v0x55914e9cdeb0_0 .var "rWd", 15 0;
S_0x55914eb2dda0 .scope module, "RamCsr" "RAMCsr" 8 64, 10 11 0, S_0x55914eb52550;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "oSUsiRd";
    .port_info 1 /INPUT 32 "iSUsiWd";
    .port_info 2 /INPUT 32 "iSUsiAdrs";
    .port_info 3 /OUTPUT 1 "oRamRst";
    .port_info 4 /INPUT 16 "iMemRd";
    .port_info 5 /INPUT 1 "iSRST";
    .port_info 6 /INPUT 1 "iSCLK";
P_0x55914e5467f0 .param/l "pAdrsMap" 0 10 13, C4<11>;
P_0x55914e546830 .param/l "pBlockAdrsWidth" 0 10 12, +C4<00000000000000000000000000000010>;
P_0x55914e546870 .param/l "pCsrActiveWidth" 0 10 16, +C4<00000000000000000000000000001000>;
P_0x55914e5468b0 .param/l "pCsrAdrsWidth" 0 10 15, +C4<00000000000000000000000000010000>;
P_0x55914e5468f0 .param/l "pRamAdrsWidth" 0 10 17, +C4<00000000000000000000000000001001>;
P_0x55914e546930 .param/l "pRamDqWidth" 0 10 18, +C4<00000000000000000000000000010000>;
P_0x55914e546970 .param/l "pUsiBusWidth" 0 10 14, +C4<00000000000000000000000000100000>;
P_0x55914e5469b0 .param/l "p_non_variable" 0 10 19, +C4<00000000000000000000000000000000>;
L_0x55914e633700 .functor BUFZ 1, v0x55914eb52240_0, C4<0>, C4<0>, C4<0>;
v0x55914e9c8d20_0 .net "iMemRd", 15 0, v0x55914ebf6e40_0;  1 drivers
v0x55914e9c3b90_0 .net "iSCLK", 0 0, v0x55914ec16190_0;  alias, 1 drivers
v0x55914e9c3c50_0 .net "iSRST", 0 0, v0x55914ec16440_0;  alias, 1 drivers
v0x55914ea38050_0 .net "iSUsiAdrs", 31 0, L_0x55914e74ea10;  alias, 1 drivers
v0x55914ea380f0_0 .net "iSUsiWd", 31 0, L_0x55914e828040;  alias, 1 drivers
v0x55914eacc270_0 .net "oRamRst", 0 0, L_0x55914e633700;  alias, 1 drivers
v0x55914eacc330_0 .net "oSUsiRd", 31 0, v0x55914eb52300_0;  alias, 1 drivers
v0x55914eb39d20_0 .var "qCsrWCke00", 0 0;
v0x55914eb39de0_0 .var "rMemRd", 15 0;
v0x55914eb52240_0 .var "rRamRst", 0 0;
v0x55914eb52300_0 .var "rSUsiRd", 31 0;
S_0x55914eaccc00 .scope module, "RamReadWriteArbiter" "RamReadWriteArbiter" 8 120, 11 14 0, S_0x55914eb52550;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "iSUfiWd";
    .port_info 1 /INPUT 32 "iSUfiAdrs";
    .port_info 2 /OUTPUT 1 "oSUfiRdy";
    .port_info 3 /OUTPUT 16 "oSUfiRd";
    .port_info 4 /OUTPUT 32 "oSUfiAdrs";
    .port_info 5 /OUTPUT 16 "oRamIfPortUnitWd";
    .port_info 6 /OUTPUT 32 "oRamIfPortUnitAdrs";
    .port_info 7 /INPUT 16 "iRamIfPortUnitDq";
    .port_info 8 /INPUT 1 "iRamIfPortUnitWe";
    .port_info 9 /INPUT 1 "iRST";
    .port_info 10 /INPUT 1 "inARST";
    .port_info 11 /INPUT 1 "iCLK";
P_0x55914eb51e70 .param/l "pFifoDepth" 0 11 17, +C4<00000000000000000000000100000000>;
P_0x55914eb51eb0 .param/l "pUfiAdrsBusWidth" 0 11 16, +C4<00000000000000000000000000100000>;
P_0x55914eb51ef0 .param/l "pUfiDqBusWidth" 0 11 15, +C4<00000000000000000000000000010000>;
P_0x55914eb51f30 .param/l "pUfiEnableBit" 0 11 18, +C4<00000000000000000000000000100000>;
L_0x55914e563be0 .functor BUFZ 1, v0x55914e60cba0_0, C4<0>, C4<0>, C4<0>;
L_0x55914e562390 .functor NOT 1, L_0x55914ec29d60, C4<0>, C4<0>, C4<0>;
L_0x55914e563460 .functor NOT 1, L_0x55914ec29e00, C4<0>, C4<0>, C4<0>;
L_0x55914e562da0 .functor NOT 1, L_0x55914ec29ea0, C4<0>, C4<0>, C4<0>;
L_0x55914e565670 .functor NOT 1, L_0x55914ec29f40, C4<0>, C4<0>, C4<0>;
v0x55914ebf4ae0_0 .net *"_ivl_24", 30 0, L_0x55914ec29c20;  1 drivers
v0x55914ebf4b80_0 .net *"_ivl_29", 0 0, L_0x55914e563be0;  1 drivers
v0x55914ebf4c20_0 .net *"_ivl_31", 0 0, L_0x55914ec29d60;  1 drivers
v0x55914ebf4cc0_0 .net *"_ivl_32", 0 0, L_0x55914e562390;  1 drivers
v0x55914ebf4d60_0 .net *"_ivl_35", 0 0, L_0x55914ec29e00;  1 drivers
v0x55914ebf4e00_0 .net *"_ivl_36", 0 0, L_0x55914e563460;  1 drivers
v0x55914ebf4ea0_0 .net *"_ivl_39", 0 0, L_0x55914ec29ea0;  1 drivers
v0x55914ebf4f40_0 .net *"_ivl_40", 0 0, L_0x55914e562da0;  1 drivers
v0x55914ebf4fe0_0 .net *"_ivl_43", 0 0, L_0x55914ec29f40;  1 drivers
v0x55914ebf5080_0 .net *"_ivl_44", 0 0, L_0x55914e565670;  1 drivers
v0x55914ebf5120_0 .net *"_ivl_46", 3 0, L_0x55914ec29fe0;  1 drivers
v0x55914ebf51c0_0 .net *"_ivl_9", 30 0, L_0x55914ec296c0;  1 drivers
v0x55914ebf5260_0 .net "iCLK", 0 0, v0x55914ec16190_0;  alias, 1 drivers
v0x55914ebf5300_0 .net "iRST", 0 0, v0x55914ec16440_0;  alias, 1 drivers
v0x55914ebf5430_0 .net "iRamIfPortUnitDq", 15 0, L_0x55914e576950;  alias, 1 drivers
v0x55914ebf54d0_0 .net "iRamIfPortUnitWe", 0 0, L_0x55914e55d5a0;  alias, 1 drivers
v0x55914ebf5570_0 .net "iSUfiAdrs", 31 0, v0x55914ec125c0_0;  alias, 1 drivers
v0x55914ebf5720_0 .net "iSUfiWd", 15 0, L_0x55914e6f55e0;  alias, 1 drivers
v0x55914ebf57c0_0 .net "inARST", 0 0, v0x55914ec16c40_0;  alias, 1 drivers
v0x55914ebf5860_0 .net "oRamIfPortUnitAdrs", 31 0, L_0x55914ec29760;  alias, 1 drivers
v0x55914ebf5900_0 .net "oRamIfPortUnitWd", 15 0, L_0x55914e645cc0;  alias, 1 drivers
v0x55914ebf59a0_0 .net "oSUfiAdrs", 31 0, L_0x55914ec29cc0;  alias, 1 drivers
v0x55914ebf5a40_0 .net "oSUfiRd", 15 0, L_0x55914e621b20;  alias, 1 drivers
v0x55914ebf5ae0_0 .net "oSUfiRdy", 0 0, L_0x55914ec2a080;  alias, 1 drivers
v0x55914ebf5b80_0 .var "qAdrsReadFifoRe", 0 0;
v0x55914ebf5c20_0 .var "qAdrsReadFifoWe", 0 0;
v0x55914ebf5cc0_0 .var "qFifoWriteRe", 0 0;
v0x55914ebf5d60_0 .net "wAdrsReadFifoRd", 31 0, L_0x55914e534a30;  1 drivers
v0x55914ebf5e00_0 .net "wDqReadFifoRvd", 0 0, v0x55914e60cba0_0;  1 drivers
v0x55914ebf5ea0_0 .net "wFifoReadEmp", 0 0, L_0x55914e61dcb0;  1 drivers
v0x55914ebf5f40_0 .net "wFifoReadFull", 1 0, L_0x55914ec29b80;  1 drivers
v0x55914ebf5fe0_0 .net "wFifoWriteEmp", 0 0, L_0x55914e642820;  1 drivers
v0x55914ebf6080_0 .net "wFifoWriteFull", 1 0, L_0x55914ec29620;  1 drivers
E_0x55914eb52cc0 .event edge, v0x55914ea8c1e0_0, v0x55914e8cab10_0;
E_0x55914e4f5b30 .event edge, v0x55914ebf4110_0;
L_0x55914ec29180 .part v0x55914ec125c0_0, 31, 1;
L_0x55914ec29470 .part v0x55914ec125c0_0, 31, 1;
L_0x55914ec29620 .concat8 [ 1 1 0 0], v0x55914ebf4430_0, v0x55914e803340_0;
L_0x55914ec296c0 .part L_0x55914e64ab70, 0, 31;
L_0x55914ec29760 .concat8 [ 31 1 0 0], L_0x55914ec296c0, v0x55914e809430_0;
L_0x55914ec29b80 .concat8 [ 1 1 0 0], v0x55914e60c780_0, v0x55914ea8b1f0_0;
L_0x55914ec29c20 .part L_0x55914e534a30, 0, 31;
L_0x55914ec29cc0 .concat8 [ 31 1 0 0], L_0x55914ec29c20, L_0x55914e563be0;
L_0x55914ec29d60 .part L_0x55914ec29b80, 0, 1;
L_0x55914ec29e00 .part L_0x55914ec29b80, 1, 1;
L_0x55914ec29ea0 .part L_0x55914ec29620, 1, 1;
L_0x55914ec29f40 .part L_0x55914ec29620, 1, 1;
L_0x55914ec29fe0 .concat [ 1 1 1 1], L_0x55914e565670, L_0x55914e562da0, L_0x55914e563460, L_0x55914e562390;
L_0x55914ec2a080 .reduce/and L_0x55914ec29fe0;
S_0x55914eaccfe0 .scope module, "AdrsReadSyncFifoController" "SyncFifoController" 11 112, 4 20 0, S_0x55914eaccc00;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "iWd";
    .port_info 1 /INPUT 1 "iWe";
    .port_info 2 /OUTPUT 1 "oFull";
    .port_info 3 /OUTPUT 32 "oRd";
    .port_info 4 /INPUT 1 "iRe";
    .port_info 5 /OUTPUT 1 "oRvd";
    .port_info 6 /OUTPUT 1 "oEmp";
    .port_info 7 /INPUT 1 "inARST";
    .port_info 8 /INPUT 1 "iCLK";
P_0x55914eacd3c0 .param/l "lpBramGenNum" 1 4 95, C4<00000010>;
P_0x55914eacd400 .param/l "lpDataWidth" 1 4 94, C4<00010000>;
P_0x55914eacd440 .param/l "pAddrWidth" 1 4 40, C4<00001000>;
P_0x55914eacd480 .param/l "pFifoBitWidth" 0 4 22, +C4<00000000000000000000000000100000>;
P_0x55914eacd4c0 .param/str "pFifoBlockRam" 0 4 23, "yes";
P_0x55914eacd500 .param/l "pFifoDepth" 0 4 21, +C4<00000000000000000000000100000000>;
L_0x55914e544360 .functor BUFZ 1, v0x55914ea8b6a0_0, C4<0>, C4<0>, C4<0>;
L_0x55914e533bb0 .functor BUFZ 1, v0x55914ea8a830_0, C4<0>, C4<0>, C4<0>;
L_0x55914e534a30 .functor BUFZ 32, L_0x55914ec29a40, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x7f41432d1890 .functor BUFT 1, C4<00000001>, C4<0>, C4<0>, C4<0>;
v0x55914ea9e340_0 .net/2u *"_ivl_5", 7 0, L_0x7f41432d1890;  1 drivers
v0x55914ea8c5d0_0 .net "iCLK", 0 0, v0x55914ec16190_0;  alias, 1 drivers
v0x55914ea8c670_0 .net "iRe", 0 0, v0x55914ebf5b80_0;  1 drivers
v0x55914ea8c1e0_0 .net "iWd", 31 0, v0x55914ec125c0_0;  alias, 1 drivers
v0x55914ea8c2a0_0 .net "iWe", 0 0, v0x55914ebf5c20_0;  1 drivers
v0x55914ea8bdc0_0 .net "inARST", 0 0, v0x55914ec16c40_0;  alias, 1 drivers
v0x55914ea8beb0_0 .net "oEmp", 0 0, L_0x55914e544360;  1 drivers
v0x55914ea8b9d0_0 .net "oFull", 0 0, v0x55914ea8b1f0_0;  1 drivers
v0x55914ea8ba90_0 .net "oRd", 31 0, L_0x55914e534a30;  alias, 1 drivers
v0x55914ea8b5e0_0 .net "oRvd", 0 0, L_0x55914e533bb0;  1 drivers
v0x55914ea8b6a0_0 .var "qEmp", 0 0;
v0x55914ea8b1f0_0 .var "qFull", 0 0;
v0x55914ea8b2b0_0 .var "qRe", 0 0;
v0x55914ea8aaf0 .array "qWd", 0 1, 15 0;
v0x55914ea8abd0_0 .var "qWe", 0 0;
v0x55914ea8a770_0 .var "rRa", 7 0;
v0x55914ea8a830_0 .var "rRe", 0 0;
v0x55914ea78760_0 .var "rWa", 7 0;
v0x55914ea78820_0 .net "wRd", 31 0, L_0x55914ec29a40;  1 drivers
v0x55914ea78370_0 .net "wWa", 7 0, L_0x55914ec29ae0;  1 drivers
E_0x55914e4d9ab0/0 .event edge, v0x55914ea78370_0, v0x55914eb70920_0, v0x55914eb6ee70_0, v0x55914ea8c2a0_0;
E_0x55914e4d9ab0/1 .event edge, v0x55914ea8b1f0_0, v0x55914ea8c670_0, v0x55914ea8b6a0_0;
E_0x55914e4d9ab0 .event/or E_0x55914e4d9ab0/0, E_0x55914e4d9ab0/1;
L_0x55914ec29a40 .concat8 [ 16 16 0 0], v0x55914eb6f9d0_0, v0x55914ea41b90_0;
L_0x55914ec29ae0 .arith/sum 8, v0x55914ea78760_0, L_0x7f41432d1890;
S_0x55914eb43ce0 .scope generate, "TrionSDPBRAM[0]" "TrionSDPBRAM[0]" 4 101, 4 101 0, S_0x55914eaccfe0;
 .timescale 0 0;
P_0x55914e4e8250 .param/l "x" 0 4 101, +C4<00>;
E_0x55914e4dc1a0 .event edge, v0x55914ea8c1e0_0;
S_0x55914eb42200 .scope module, "TrionSDPBRAM" "TrionSDPBRAM" 4 106, 5 12 0, S_0x55914eb43ce0;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "iWd";
    .port_info 1 /INPUT 8 "iWa";
    .port_info 2 /INPUT 1 "iWe";
    .port_info 3 /OUTPUT 16 "oRd";
    .port_info 4 /INPUT 8 "iRa";
    .port_info 5 /INPUT 1 "iRe";
    .port_info 6 /INPUT 1 "iRCLK";
    .port_info 7 /INPUT 1 "iWCLK";
P_0x55914ea0bf20 .param/l "pAddrWidth" 0 5 14, C4<00001000>;
P_0x55914ea0bf60 .param/l "pDataWidth" 0 5 13, C4<00010000>;
v0x55914eb5b610_0 .net "iRCLK", 0 0, v0x55914ec16190_0;  alias, 1 drivers
v0x55914eb5b6d0_0 .net "iRa", 7 0, v0x55914ea8a770_0;  1 drivers
v0x55914eb5b290_0 .net "iRe", 0 0, v0x55914ea8b2b0_0;  1 drivers
v0x55914eb5b330_0 .net "iWCLK", 0 0, v0x55914ec16190_0;  alias, 1 drivers
v0x55914eb5af10_0 .net "iWa", 7 0, v0x55914ea78760_0;  1 drivers
v0x55914ea8aaf0_0 .array/port v0x55914ea8aaf0, 0;
v0x55914eb5afd0_0 .net "iWd", 15 0, v0x55914ea8aaf0_0;  1 drivers
v0x55914eb5ab90_0 .net "iWe", 0 0, v0x55914ea8abd0_0;  1 drivers
v0x55914eb5ac30_0 .net "oRd", 15 0, v0x55914eb6f9d0_0;  1 drivers
S_0x55914eb42580 .scope module, "EFX_RAM_5K" "EFX_RAM_5K" 5 58, 6 36 0, S_0x55914eb42200;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "WCLK";
    .port_info 1 /INPUT 1 "WE";
    .port_info 2 /INPUT 1 "WCLKE";
    .port_info 3 /INPUT 16 "WDATA";
    .port_info 4 /INPUT 8 "WADDR";
    .port_info 5 /INPUT 1 "RCLK";
    .port_info 6 /INPUT 1 "RE";
    .port_info 7 /OUTPUT 16 "RDATA";
    .port_info 8 /INPUT 8 "RADDR";
P_0x55914ebef080 .param/l "INIT_0" 0 6 53, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x55914ebef0c0 .param/l "INIT_1" 0 6 54, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x55914ebef100 .param/l "INIT_10" 0 6 69, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x55914ebef140 .param/l "INIT_11" 0 6 70, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x55914ebef180 .param/l "INIT_12" 0 6 71, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x55914ebef1c0 .param/l "INIT_13" 0 6 72, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x55914ebef200 .param/l "INIT_2" 0 6 55, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x55914ebef240 .param/l "INIT_3" 0 6 56, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x55914ebef280 .param/l "INIT_4" 0 6 57, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x55914ebef2c0 .param/l "INIT_5" 0 6 58, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x55914ebef300 .param/l "INIT_6" 0 6 59, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x55914ebef340 .param/l "INIT_7" 0 6 60, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x55914ebef380 .param/l "INIT_8" 0 6 61, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x55914ebef3c0 .param/l "INIT_9" 0 6 62, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x55914ebef400 .param/l "INIT_A" 0 6 63, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x55914ebef440 .param/l "INIT_B" 0 6 64, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x55914ebef480 .param/l "INIT_C" 0 6 65, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x55914ebef4c0 .param/l "INIT_D" 0 6 66, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x55914ebef500 .param/l "INIT_E" 0 6 67, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x55914ebef540 .param/l "INIT_F" 0 6 68, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x55914ebef580 .param/l "MEMORY_SIZE" 1 6 94, +C4<0000000000000000000000000000000000000000000000000001010000000000>;
P_0x55914ebef5c0 .param/l "OUTPUT_REG" 0 6 51, C4<0>;
P_0x55914ebef600 .param/l "RCLK_POLARITY" 0 6 46, C4<1>;
P_0x55914ebef640 .param/l "READ_AWIDTH" 1 6 74, +C4<00000000000000000000000000001000>;
P_0x55914ebef680 .param/l "READ_WIDTH" 0 6 49, C4<00010000>;
P_0x55914ebef6c0 .param/l "RE_POLARITY" 0 6 47, C4<1>;
P_0x55914ebef700 .param/l "WCLKE_POLARITY" 0 6 44, C4<1>;
P_0x55914ebef740 .param/l "WCLK_POLARITY" 0 6 43, C4<1>;
P_0x55914ebef780 .param/l "WE_POLARITY" 0 6 45, C4<1>;
P_0x55914ebef7c0 .param/l "WRITE_AWIDTH" 1 6 84, +C4<00000000000000000000000000001000>;
P_0x55914ebef800 .param/str "WRITE_MODE" 0 6 52, "READ_FIRST";
P_0x55914ebef840 .param/l "WRITE_WIDTH" 0 6 50, C4<00010000>;
L_0x55914e621ea0 .functor BUFZ 1, v0x55914ea8abd0_0, C4<0>, C4<0>, C4<0>;
L_0x55914e618d30 .functor BUFZ 1, v0x55914ea8abd0_0, C4<0>, C4<0>, C4<0>;
L_0x55914e619880 .functor BUFZ 1, v0x55914ea8b2b0_0, C4<0>, C4<0>, C4<0>;
L_0x55914e619a30 .functor BUFZ 8, v0x55914ea78760_0, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x55914e619c20 .functor BUFZ 8, v0x55914ea8a770_0, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x55914e61b140 .functor BUFZ 1, v0x55914ec16190_0, C4<0>, C4<0>, C4<0>;
L_0x7f41432d1608 .functor BUFT 1, C8<331>, C4<0>, C4<0>, C4<0>;
RS_0x7f414366e688 .resolv tri, L_0x7f41432d1608, L_0x55914e618d30;
L_0x55914e549900 .functor BUFZ 1, RS_0x7f414366e688, C4<0>, C4<0>, C4<0>;
L_0x7f41432d15c0 .functor BUFT 1, C8<330>, C4<0>, C4<0>, C4<0>;
RS_0x7f414366e748 .resolv tri, L_0x7f41432d15c0, L_0x55914e621ea0;
L_0x55914e548570 .functor BUFZ 1, RS_0x7f414366e748, C4<0>, C4<0>, C4<0>;
L_0x55914e547de0 .functor BUFZ 1, v0x55914ec16190_0, C4<0>, C4<0>, C4<0>;
L_0x7f41432d1650 .functor BUFT 1, C8<331>, C4<0>, C4<0>, C4<0>;
RS_0x7f414366e598 .resolv tri, L_0x7f41432d1650, L_0x55914e619880;
L_0x55914e548320 .functor BUFZ 1, RS_0x7f414366e598, C4<0>, C4<0>, C4<0>;
v0x55914eb70920_0 .net "RADDR", 7 0, v0x55914ea8a770_0;  alias, 1 drivers
L_0x7f41432d16e0 .functor BUFT 1, C8<330330330330330330330330>, C4<0>, C4<0>, C4<0>;
RS_0x7f414366e3e8 .resolv tri, L_0x7f41432d16e0, L_0x55914e619c20;
v0x55914eb70450_0 .net8 "RADDR_net", 7 0, RS_0x7f414366e3e8;  2 drivers, strength-aware
v0x55914eb70060_0 .net "RCLK", 0 0, v0x55914ec16190_0;  alias, 1 drivers
v0x55914eb70100_0 .net "RCLK_i", 0 0, L_0x55914e547de0;  1 drivers
v0x55914eb6fc70_0 .net "RDATA", 15 0, v0x55914eb6f9d0_0;  alias, 1 drivers
v0x55914eb6fd50_0 .var "RDATA_early", 15 0;
v0x55914eb6f8f0_0 .var "RDATA_late", 15 0;
v0x55914eb6f9d0_0 .var "RDATA_out", 15 0;
v0x55914eb6f570_0 .var "RDATA_reg", 15 0;
v0x55914eb6f650_0 .net "RE", 0 0, v0x55914ea8b2b0_0;  alias, 1 drivers
v0x55914eb6f1f0_0 .net "RE_i", 0 0, L_0x55914e548320;  1 drivers
v0x55914eb6f2b0_0 .net8 "RE_net", 0 0, RS_0x7f414366e598;  2 drivers, strength-aware
v0x55914eb6ee70_0 .net "WADDR", 7 0, v0x55914ea78760_0;  alias, 1 drivers
L_0x7f41432d1698 .functor BUFT 1, C8<330330330330330330330330>, C4<0>, C4<0>, C4<0>;
RS_0x7f414366e5f8 .resolv tri, L_0x7f41432d1698, L_0x55914e619a30;
v0x55914eb6ef50_0 .net8 "WADDR_net", 7 0, RS_0x7f414366e5f8;  2 drivers, strength-aware
v0x55914eb6aa60_0 .net "WCLK", 0 0, v0x55914ec16190_0;  alias, 1 drivers
v0x55914eb6ab00_0 .net "WCLKE", 0 0, v0x55914ea8abd0_0;  alias, 1 drivers
v0x55914eb5c9f0_0 .net "WCLKE_i", 0 0, L_0x55914e549900;  1 drivers
v0x55914eb5cab0_0 .net8 "WCLKE_net", 0 0, RS_0x7f414366e688;  2 drivers, strength-aware
v0x55914eb5c600_0 .net "WCLK_i", 0 0, L_0x55914e61b140;  1 drivers
v0x55914eb5c6c0_0 .net "WDATA", 15 0, v0x55914ea8aaf0_0;  alias, 1 drivers
v0x55914eb5c1e0_0 .net "WE", 0 0, v0x55914ea8abd0_0;  alias, 1 drivers
v0x55914eb5c280_0 .net "WE_i", 0 0, L_0x55914e548570;  1 drivers
v0x55914eb5bdf0_0 .net8 "WE_net", 0 0, RS_0x7f414366e748;  2 drivers, strength-aware
v0x55914eb5beb0_0 .var/i "i", 31 0;
v0x55914eb5ba00 .array "mem", 0 5119, 0 0;
E_0x55914eb7f540 .event posedge, v0x55914eb70100_0;
E_0x55914e4dd190 .event posedge, v0x55914eb5c600_0;
S_0x55914eb42900 .scope function.vec4.s1, "COMPATIBLE_WIDTH" "COMPATIBLE_WIDTH" 6 137, 6 137 0, S_0x55914eb42580;
 .timescale 0 0;
; Variable COMPATIBLE_WIDTH is vec4 return value of scope S_0x55914eb42900
v0x55914eb7f1f0_0 .var/i "w1", 31 0;
v0x55914eb7edc0_0 .var/i "w2", 31 0;
TD_UFIB_tb.RAMBlock.RamReadWriteArbiter.AdrsReadSyncFifoController.TrionSDPBRAM\x5B0\x5D.TrionSDPBRAM.EFX_RAM_5K.COMPATIBLE_WIDTH ;
    %load/vec4 v0x55914eb7f1f0_0;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x55914eb7f1f0_0;
    %pushi/vec4 2, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x55914eb7f1f0_0;
    %pushi/vec4 4, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x55914eb7f1f0_0;
    %pushi/vec4 8, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x55914eb7f1f0_0;
    %pushi/vec4 16, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x55914eb7edc0_0;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x55914eb7edc0_0;
    %pushi/vec4 2, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x55914eb7edc0_0;
    %pushi/vec4 4, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x55914eb7edc0_0;
    %pushi/vec4 8, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x55914eb7edc0_0;
    %pushi/vec4 16, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %and;
    %load/vec4 v0x55914eb7f1f0_0;
    %pushi/vec4 5, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x55914eb7f1f0_0;
    %pushi/vec4 10, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x55914eb7f1f0_0;
    %pushi/vec4 20, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x55914eb7edc0_0;
    %pushi/vec4 5, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x55914eb7edc0_0;
    %pushi/vec4 10, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x55914eb7edc0_0;
    %pushi/vec4 20, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %and;
    %or;
    %ret/vec4 0, 0, 1;  Assign to COMPATIBLE_WIDTH (store_vec4_to_lval)
    %end;
S_0x55914eb42cf0 .scope generate, "genblk2" "genblk2" 6 252, 6 252 0, S_0x55914eb42580;
 .timescale 0 0;
S_0x55914eb430e0 .scope task, "read_ram" "read_ram" 6 201, 6 201 0, S_0x55914eb42580;
 .timescale 0 0;
v0x55914eb71050_0 .var "addr", 7 0;
v0x55914eb71130_0 .var "rdata", 15 0;
TD_UFIB_tb.RAMBlock.RamReadWriteArbiter.AdrsReadSyncFifoController.TrionSDPBRAM\x5B0\x5D.TrionSDPBRAM.EFX_RAM_5K.read_ram ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55914eb5beb0_0, 0, 32;
T_22.41 ;
    %load/vec4 v0x55914eb5beb0_0;
    %cmpi/u 16, 0, 32;
    %jmp/0xz T_22.42, 5;
    %load/vec4 v0x55914eb71050_0;
    %pad/u 33;
    %muli 16, 0, 33;
    %load/vec4 v0x55914eb5beb0_0;
    %pad/u 33;
    %add;
    %ix/vec4 4;
    %load/vec4a v0x55914eb5ba00, 4;
    %ix/getv/s 4, v0x55914eb5beb0_0;
    %store/vec4 v0x55914eb71130_0, 4, 1;
    %load/vec4 v0x55914eb5beb0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55914eb5beb0_0, 0, 32;
    %jmp T_22.41;
T_22.42 ;
    %end;
S_0x55914eb434d0 .scope task, "write_ram" "write_ram" 6 211, 6 211 0, S_0x55914eb42580;
 .timescale 0 0;
v0x55914eb70c60_0 .var "addr", 7 0;
v0x55914eb70840_0 .var "wdata", 15 0;
TD_UFIB_tb.RAMBlock.RamReadWriteArbiter.AdrsReadSyncFifoController.TrionSDPBRAM\x5B0\x5D.TrionSDPBRAM.EFX_RAM_5K.write_ram ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55914eb5beb0_0, 0, 32;
T_23.43 ;
    %load/vec4 v0x55914eb5beb0_0;
    %cmpi/u 16, 0, 32;
    %jmp/0xz T_23.44, 5;
    %load/vec4 v0x55914eb70840_0;
    %load/vec4 v0x55914eb5beb0_0;
    %part/s 1;
    %load/vec4 v0x55914eb70c60_0;
    %pad/u 33;
    %muli 16, 0, 33;
    %load/vec4 v0x55914eb5beb0_0;
    %pad/u 33;
    %add;
    %ix/vec4 4;
    %store/vec4a v0x55914eb5ba00, 4, 0;
    %load/vec4 v0x55914eb5beb0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55914eb5beb0_0, 0, 32;
    %jmp T_23.43;
T_23.44 ;
    %end;
S_0x55914eb438f0 .scope generate, "TrionSDPBRAM[1]" "TrionSDPBRAM[1]" 4 101, 4 101 0, S_0x55914eaccfe0;
 .timescale 0 0;
P_0x55914e4da820 .param/l "x" 0 4 101, +C4<01>;
S_0x55914eb5a810 .scope module, "TrionSDPBRAM" "TrionSDPBRAM" 4 106, 5 12 0, S_0x55914eb438f0;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "iWd";
    .port_info 1 /INPUT 8 "iWa";
    .port_info 2 /INPUT 1 "iWe";
    .port_info 3 /OUTPUT 16 "oRd";
    .port_info 4 /INPUT 8 "iRa";
    .port_info 5 /INPUT 1 "iRe";
    .port_info 6 /INPUT 1 "iRCLK";
    .port_info 7 /INPUT 1 "iWCLK";
P_0x55914e9c8e00 .param/l "pAddrWidth" 0 5 14, C4<00001000>;
P_0x55914e9c8e40 .param/l "pDataWidth" 0 5 13, C4<00010000>;
v0x55914eab3ab0_0 .net "iRCLK", 0 0, v0x55914ec16190_0;  alias, 1 drivers
v0x55914eab3b70_0 .net "iRa", 7 0, v0x55914ea8a770_0;  alias, 1 drivers
v0x55914eab36c0_0 .net "iRe", 0 0, v0x55914ea8b2b0_0;  alias, 1 drivers
v0x55914eab3760_0 .net "iWCLK", 0 0, v0x55914ec16190_0;  alias, 1 drivers
v0x55914eab32d0_0 .net "iWa", 7 0, v0x55914ea78760_0;  alias, 1 drivers
v0x55914ea8aaf0_1 .array/port v0x55914ea8aaf0, 1;
v0x55914eab3390_0 .net "iWd", 15 0, v0x55914ea8aaf0_1;  1 drivers
v0x55914eab2ee0_0 .net "iWe", 0 0, v0x55914ea8abd0_0;  alias, 1 drivers
v0x55914eab2f80_0 .net "oRd", 15 0, v0x55914ea41b90_0;  1 drivers
S_0x55914ebb6810 .scope module, "EFX_RAM_5K" "EFX_RAM_5K" 5 58, 6 36 0, S_0x55914eb5a810;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "WCLK";
    .port_info 1 /INPUT 1 "WE";
    .port_info 2 /INPUT 1 "WCLKE";
    .port_info 3 /INPUT 16 "WDATA";
    .port_info 4 /INPUT 8 "WADDR";
    .port_info 5 /INPUT 1 "RCLK";
    .port_info 6 /INPUT 1 "RE";
    .port_info 7 /OUTPUT 16 "RDATA";
    .port_info 8 /INPUT 8 "RADDR";
P_0x55914ebef890 .param/l "INIT_0" 0 6 53, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x55914ebef8d0 .param/l "INIT_1" 0 6 54, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x55914ebef910 .param/l "INIT_10" 0 6 69, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x55914ebef950 .param/l "INIT_11" 0 6 70, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x55914ebef990 .param/l "INIT_12" 0 6 71, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x55914ebef9d0 .param/l "INIT_13" 0 6 72, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x55914ebefa10 .param/l "INIT_2" 0 6 55, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x55914ebefa50 .param/l "INIT_3" 0 6 56, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x55914ebefa90 .param/l "INIT_4" 0 6 57, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x55914ebefad0 .param/l "INIT_5" 0 6 58, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x55914ebefb10 .param/l "INIT_6" 0 6 59, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x55914ebefb50 .param/l "INIT_7" 0 6 60, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x55914ebefb90 .param/l "INIT_8" 0 6 61, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x55914ebefbd0 .param/l "INIT_9" 0 6 62, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x55914ebefc10 .param/l "INIT_A" 0 6 63, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x55914ebefc50 .param/l "INIT_B" 0 6 64, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x55914ebefc90 .param/l "INIT_C" 0 6 65, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x55914ebefcd0 .param/l "INIT_D" 0 6 66, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x55914ebefd10 .param/l "INIT_E" 0 6 67, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x55914ebefd50 .param/l "INIT_F" 0 6 68, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x55914ebefd90 .param/l "MEMORY_SIZE" 1 6 94, +C4<0000000000000000000000000000000000000000000000000001010000000000>;
P_0x55914ebefdd0 .param/l "OUTPUT_REG" 0 6 51, C4<0>;
P_0x55914ebefe10 .param/l "RCLK_POLARITY" 0 6 46, C4<1>;
P_0x55914ebefe50 .param/l "READ_AWIDTH" 1 6 74, +C4<00000000000000000000000000001000>;
P_0x55914ebefe90 .param/l "READ_WIDTH" 0 6 49, C4<00010000>;
P_0x55914ebefed0 .param/l "RE_POLARITY" 0 6 47, C4<1>;
P_0x55914ebeff10 .param/l "WCLKE_POLARITY" 0 6 44, C4<1>;
P_0x55914ebeff50 .param/l "WCLK_POLARITY" 0 6 43, C4<1>;
P_0x55914ebeff90 .param/l "WE_POLARITY" 0 6 45, C4<1>;
P_0x55914ebeffd0 .param/l "WRITE_AWIDTH" 1 6 84, +C4<00000000000000000000000000001000>;
P_0x55914ebf0010 .param/str "WRITE_MODE" 0 6 52, "READ_FIRST";
P_0x55914ebf0050 .param/l "WRITE_WIDTH" 0 6 50, C4<00010000>;
L_0x55914e547410 .functor BUFZ 1, v0x55914ea8abd0_0, C4<0>, C4<0>, C4<0>;
L_0x55914e547180 .functor BUFZ 1, v0x55914ea8abd0_0, C4<0>, C4<0>, C4<0>;
L_0x55914e548970 .functor BUFZ 1, v0x55914ea8b2b0_0, C4<0>, C4<0>, C4<0>;
L_0x55914e57f400 .functor BUFZ 8, v0x55914ea78760_0, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x55914e57e200 .functor BUFZ 8, v0x55914ea8a770_0, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x55914e57eee0 .functor BUFZ 1, v0x55914ec16190_0, C4<0>, C4<0>, C4<0>;
L_0x7f41432d1770 .functor BUFT 1, C8<331>, C4<0>, C4<0>, C4<0>;
RS_0x7f414366ee38 .resolv tri, L_0x7f41432d1770, L_0x55914e547180;
L_0x55914e580830 .functor BUFZ 1, RS_0x7f414366ee38, C4<0>, C4<0>, C4<0>;
L_0x7f41432d1728 .functor BUFT 1, C8<330>, C4<0>, C4<0>, C4<0>;
RS_0x7f414366eef8 .resolv tri, L_0x7f41432d1728, L_0x55914e547410;
L_0x55914e542aa0 .functor BUFZ 1, RS_0x7f414366eef8, C4<0>, C4<0>, C4<0>;
L_0x55914e543720 .functor BUFZ 1, v0x55914ec16190_0, C4<0>, C4<0>, C4<0>;
L_0x7f41432d17b8 .functor BUFT 1, C8<331>, C4<0>, C4<0>, C4<0>;
RS_0x7f414366eda8 .resolv tri, L_0x7f41432d17b8, L_0x55914e548970;
L_0x55914e5434d0 .functor BUFZ 1, RS_0x7f414366eda8, C4<0>, C4<0>, C4<0>;
v0x55914ea49040_0 .net "RADDR", 7 0, v0x55914ea8a770_0;  alias, 1 drivers
L_0x7f41432d1848 .functor BUFT 1, C8<330330330330330330330330>, C4<0>, C4<0>, C4<0>;
RS_0x7f414366ec28 .resolv tri, L_0x7f41432d1848, L_0x55914e57e200;
v0x55914ea48c40_0 .net8 "RADDR_net", 7 0, RS_0x7f414366ec28;  2 drivers, strength-aware
v0x55914ea42270_0 .net "RCLK", 0 0, v0x55914ec16190_0;  alias, 1 drivers
v0x55914ea42310_0 .net "RCLK_i", 0 0, L_0x55914e543720;  1 drivers
v0x55914ea41e90_0 .net "RDATA", 15 0, v0x55914ea41b90_0;  alias, 1 drivers
v0x55914ea41f70_0 .var "RDATA_early", 15 0;
v0x55914ea41ab0_0 .var "RDATA_late", 15 0;
v0x55914ea41b90_0 .var "RDATA_out", 15 0;
v0x55914ea416d0_0 .var "RDATA_reg", 15 0;
v0x55914ea417b0_0 .net "RE", 0 0, v0x55914ea8b2b0_0;  alias, 1 drivers
v0x55914ea412f0_0 .net "RE_i", 0 0, L_0x55914e5434d0;  1 drivers
v0x55914ea413b0_0 .net8 "RE_net", 0 0, RS_0x7f414366eda8;  2 drivers, strength-aware
v0x55914eac28d0_0 .net "WADDR", 7 0, v0x55914ea78760_0;  alias, 1 drivers
L_0x7f41432d1800 .functor BUFT 1, C8<330330330330330330330330>, C4<0>, C4<0>, C4<0>;
RS_0x7f414366edd8 .resolv tri, L_0x7f41432d1800, L_0x55914e57f400;
v0x55914eac25e0_0 .net8 "WADDR_net", 7 0, RS_0x7f414366edd8;  2 drivers, strength-aware
v0x55914eac26c0_0 .net "WCLK", 0 0, v0x55914ec16190_0;  alias, 1 drivers
v0x55914eac2290_0 .net "WCLKE", 0 0, v0x55914ea8abd0_0;  alias, 1 drivers
v0x55914eac2330_0 .net "WCLKE_i", 0 0, L_0x55914e580830;  1 drivers
v0x55914eac1f40_0 .net8 "WCLKE_net", 0 0, RS_0x7f414366ee38;  2 drivers, strength-aware
v0x55914eac2000_0 .net "WCLK_i", 0 0, L_0x55914e57eee0;  1 drivers
v0x55914eac1b70_0 .net "WDATA", 15 0, v0x55914ea8aaf0_1;  alias, 1 drivers
v0x55914eac1c50_0 .net "WE", 0 0, v0x55914ea8abd0_0;  alias, 1 drivers
v0x55914eab42c0_0 .net "WE_i", 0 0, L_0x55914e542aa0;  1 drivers
v0x55914eab4380_0 .net8 "WE_net", 0 0, RS_0x7f414366eef8;  2 drivers, strength-aware
v0x55914eab3ed0_0 .var/i "i", 31 0;
v0x55914eab3fb0 .array "mem", 0 5119, 0 0;
E_0x55914eb7ef10 .event posedge, v0x55914ea42310_0;
E_0x55914ebccdd0 .event posedge, v0x55914eac2000_0;
S_0x55914ebc4580 .scope function.vec4.s1, "COMPATIBLE_WIDTH" "COMPATIBLE_WIDTH" 6 137, 6 137 0, S_0x55914ebb6810;
 .timescale 0 0;
; Variable COMPATIBLE_WIDTH is vec4 return value of scope S_0x55914ebc4580
v0x55914ebcdc30_0 .var/i "w1", 31 0;
v0x55914ebcd850_0 .var/i "w2", 31 0;
TD_UFIB_tb.RAMBlock.RamReadWriteArbiter.AdrsReadSyncFifoController.TrionSDPBRAM\x5B1\x5D.TrionSDPBRAM.EFX_RAM_5K.COMPATIBLE_WIDTH ;
    %load/vec4 v0x55914ebcdc30_0;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x55914ebcdc30_0;
    %pushi/vec4 2, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x55914ebcdc30_0;
    %pushi/vec4 4, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x55914ebcdc30_0;
    %pushi/vec4 8, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x55914ebcdc30_0;
    %pushi/vec4 16, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x55914ebcd850_0;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x55914ebcd850_0;
    %pushi/vec4 2, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x55914ebcd850_0;
    %pushi/vec4 4, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x55914ebcd850_0;
    %pushi/vec4 8, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x55914ebcd850_0;
    %pushi/vec4 16, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %and;
    %load/vec4 v0x55914ebcdc30_0;
    %pushi/vec4 5, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x55914ebcdc30_0;
    %pushi/vec4 10, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x55914ebcdc30_0;
    %pushi/vec4 20, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x55914ebcd850_0;
    %pushi/vec4 5, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x55914ebcd850_0;
    %pushi/vec4 10, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x55914ebcd850_0;
    %pushi/vec4 20, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %and;
    %or;
    %ret/vec4 0, 0, 1;  Assign to COMPATIBLE_WIDTH (store_vec4_to_lval)
    %end;
S_0x55914ebc48d0 .scope generate, "genblk2" "genblk2" 6 252, 6 252 0, S_0x55914ebb6810;
 .timescale 0 0;
S_0x55914ebc4c20 .scope task, "read_ram" "read_ram" 6 201, 6 201 0, S_0x55914ebb6810;
 .timescale 0 0;
v0x55914ebcd470_0 .var "addr", 7 0;
v0x55914ebcd550_0 .var "rdata", 15 0;
TD_UFIB_tb.RAMBlock.RamReadWriteArbiter.AdrsReadSyncFifoController.TrionSDPBRAM\x5B1\x5D.TrionSDPBRAM.EFX_RAM_5K.read_ram ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55914eab3ed0_0, 0, 32;
T_25.45 ;
    %load/vec4 v0x55914eab3ed0_0;
    %cmpi/u 16, 0, 32;
    %jmp/0xz T_25.46, 5;
    %load/vec4 v0x55914ebcd470_0;
    %pad/u 33;
    %muli 16, 0, 33;
    %load/vec4 v0x55914eab3ed0_0;
    %pad/u 33;
    %add;
    %ix/vec4 4;
    %load/vec4a v0x55914eab3fb0, 4;
    %ix/getv/s 4, v0x55914eab3ed0_0;
    %store/vec4 v0x55914ebcd550_0, 4, 1;
    %load/vec4 v0x55914eab3ed0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55914eab3ed0_0, 0, 32;
    %jmp T_25.45;
T_25.46 ;
    %end;
S_0x55914ebc4f10 .scope task, "write_ram" "write_ram" 6 211, 6 211 0, S_0x55914ebb6810;
 .timescale 0 0;
v0x55914ebcd090_0 .var "addr", 7 0;
v0x55914ea48f60_0 .var "wdata", 15 0;
TD_UFIB_tb.RAMBlock.RamReadWriteArbiter.AdrsReadSyncFifoController.TrionSDPBRAM\x5B1\x5D.TrionSDPBRAM.EFX_RAM_5K.write_ram ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55914eab3ed0_0, 0, 32;
T_26.47 ;
    %load/vec4 v0x55914eab3ed0_0;
    %cmpi/u 16, 0, 32;
    %jmp/0xz T_26.48, 5;
    %load/vec4 v0x55914ea48f60_0;
    %load/vec4 v0x55914eab3ed0_0;
    %part/s 1;
    %load/vec4 v0x55914ebcd090_0;
    %pad/u 33;
    %muli 16, 0, 33;
    %load/vec4 v0x55914eab3ed0_0;
    %pad/u 33;
    %add;
    %ix/vec4 4;
    %store/vec4a v0x55914eab3fb0, 4, 0;
    %load/vec4 v0x55914eab3ed0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55914eab3ed0_0, 0, 32;
    %jmp T_26.47;
T_26.48 ;
    %end;
S_0x55914ebc4160 .scope function.vec4.s8, "fBitWidth" "fBitWidth" 4 181, 4 181 0, S_0x55914eaccfe0;
 .timescale 0 0;
; Variable fBitWidth is vec4 return value of scope S_0x55914ebc4160
v0x55914eab2c40_0 .var/i "i", 31 0;
v0x55914eab27e0_0 .var "iVAL", 31 0;
TD_UFIB_tb.RAMBlock.RamReadWriteArbiter.AdrsReadSyncFifoController.fBitWidth ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55914eab2c40_0, 0, 32;
T_27.49 ;
    %load/vec4 v0x55914eab2c40_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_27.50, 5;
    %load/vec4 v0x55914eab27e0_0;
    %load/vec4 v0x55914eab2c40_0;
    %part/s 1;
    %flag_set/vec4 8;
    %jmp/0xz  T_27.51, 8;
    %load/vec4 v0x55914eab2c40_0;
    %addi 1, 0, 32;
    %pad/s 8;
    %ret/vec4 0, 0, 8;  Assign to fBitWidth (store_vec4_to_lval)
T_27.51 ;
    %load/vec4 v0x55914eab2c40_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55914eab2c40_0, 0, 32;
    %jmp T_27.49;
T_27.50 ;
    %retload/vec4 0; Load fBitWidth (draw_signal_vec4)
    %pad/u 32;
    %cmpi/ne 1, 0, 32;
    %jmp/0xz  T_27.53, 4;
    %retload/vec4 0; Load fBitWidth (draw_signal_vec4)
    %subi 1, 0, 8;
    %ret/vec4 0, 0, 8;  Assign to fBitWidth (store_vec4_to_lval)
T_27.53 ;
    %end;
S_0x55914eb561e0 .scope function.vec4.s8, "f_barm_gennum" "f_barm_gennum" 4 157, 4 157 0, S_0x55914eaccfe0;
 .timescale 0 0;
; Variable f_barm_gennum is vec4 return value of scope S_0x55914eb561e0
v0x55914eab2460_0 .var/i "i", 31 0;
v0x55914eab2520_0 .var "lpDataWidth", 31 0;
v0x55914eab20e0_0 .var "pFifoBitWidth", 31 0;
TD_UFIB_tb.RAMBlock.RamReadWriteArbiter.AdrsReadSyncFifoController.f_barm_gennum ;
    %load/vec4 v0x55914eab20e0_0;
    %load/vec4 v0x55914eab2520_0;
    %cmp/u;
    %flag_or 5, 4;
    %jmp/0xz  T_28.55, 5;
    %pushi/vec4 1, 0, 8;
    %ret/vec4 0, 0, 8;  Assign to f_barm_gennum (store_vec4_to_lval)
    %jmp T_28.56;
T_28.55 ;
    %pushi/vec4 1, 0, 8;
    %ret/vec4 0, 0, 8;  Assign to f_barm_gennum (store_vec4_to_lval)
    %load/vec4 v0x55914eab20e0_0;
    %store/vec4 v0x55914eab2460_0, 0, 32;
T_28.57 ;
    %load/vec4 v0x55914eab2520_0;
    %load/vec4 v0x55914eab2460_0;
    %cmp/u;
    %jmp/0xz T_28.58, 5;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %retload/vec4 0;
    %pushi/vec4 1, 0, 8;
    %add;
    %ret/vec4 0, 0, 8;
    %load/vec4 v0x55914eab2460_0;
    %load/vec4 v0x55914eab2520_0;
    %sub;
    %store/vec4 v0x55914eab2460_0, 0, 32;
    %jmp T_28.57;
T_28.58 ;
T_28.56 ;
    %end;
S_0x55914eaadcd0 .scope function.vec4.s8, "f_get_datawidth" "f_get_datawidth" 4 141, 4 141 0, S_0x55914eaccfe0;
 .timescale 0 0;
; Variable f_get_datawidth is vec4 return value of scope S_0x55914eaadcd0
v0x55914ea9e260_0 .var "pFifoDepth", 31 0;
TD_UFIB_tb.RAMBlock.RamReadWriteArbiter.AdrsReadSyncFifoController.f_get_datawidth ;
    %load/vec4 v0x55914ea9e260_0;
    %dup/vec4;
    %pushi/vec4 256, 0, 32;
    %cmp/u;
    %jmp/1 T_29.59, 6;
    %dup/vec4;
    %pushi/vec4 512, 0, 32;
    %cmp/u;
    %jmp/1 T_29.60, 6;
    %dup/vec4;
    %pushi/vec4 1024, 0, 32;
    %cmp/u;
    %jmp/1 T_29.61, 6;
    %dup/vec4;
    %pushi/vec4 2048, 0, 32;
    %cmp/u;
    %jmp/1 T_29.62, 6;
    %dup/vec4;
    %pushi/vec4 4096, 0, 32;
    %cmp/u;
    %jmp/1 T_29.63, 6;
    %pushi/vec4 0, 0, 8;
    %ret/vec4 0, 0, 8;  Assign to f_get_datawidth (store_vec4_to_lval)
    %jmp T_29.65;
T_29.59 ;
    %pushi/vec4 16, 0, 8;
    %ret/vec4 0, 0, 8;  Assign to f_get_datawidth (store_vec4_to_lval)
    %jmp T_29.65;
T_29.60 ;
    %pushi/vec4 8, 0, 8;
    %ret/vec4 0, 0, 8;  Assign to f_get_datawidth (store_vec4_to_lval)
    %jmp T_29.65;
T_29.61 ;
    %pushi/vec4 4, 0, 8;
    %ret/vec4 0, 0, 8;  Assign to f_get_datawidth (store_vec4_to_lval)
    %jmp T_29.65;
T_29.62 ;
    %pushi/vec4 2, 0, 8;
    %ret/vec4 0, 0, 8;  Assign to f_get_datawidth (store_vec4_to_lval)
    %jmp T_29.65;
T_29.63 ;
    %pushi/vec4 1, 0, 8;
    %ret/vec4 0, 0, 8;  Assign to f_get_datawidth (store_vec4_to_lval)
    %jmp T_29.65;
T_29.65 ;
    %pop/vec4 1;
    %end;
S_0x55914ea9e960 .scope module, "AdrsWriteSyncFifoController" "SyncFifoController" 11 66, 4 20 0, S_0x55914eaccc00;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "iWd";
    .port_info 1 /INPUT 1 "iWe";
    .port_info 2 /OUTPUT 1 "oFull";
    .port_info 3 /OUTPUT 32 "oRd";
    .port_info 4 /INPUT 1 "iRe";
    .port_info 5 /OUTPUT 1 "oRvd";
    .port_info 6 /OUTPUT 1 "oEmp";
    .port_info 7 /INPUT 1 "inARST";
    .port_info 8 /INPUT 1 "iCLK";
P_0x55914ea9f060 .param/l "lpBramGenNum" 1 4 95, C4<00000010>;
P_0x55914ea9f0a0 .param/l "lpDataWidth" 1 4 94, C4<00010000>;
P_0x55914ea9f0e0 .param/l "pAddrWidth" 1 4 40, C4<00001000>;
P_0x55914ea9f120 .param/l "pFifoBitWidth" 0 4 22, +C4<00000000000000000000000000100000>;
P_0x55914ea9f160 .param/str "pFifoBlockRam" 0 4 23, "yes";
P_0x55914ea9f1a0 .param/l "pFifoDepth" 0 4 21, +C4<00000000000000000000000100000000>;
L_0x55914e646040 .functor BUFZ 1, v0x55914e803280_0, C4<0>, C4<0>, C4<0>;
L_0x55914e64ab70 .functor BUFZ 32, L_0x55914ec29330, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x7f41432d13c8 .functor BUFT 1, C4<00000001>, C4<0>, C4<0>, C4<0>;
v0x55914e791f30_0 .net/2u *"_ivl_5", 7 0, L_0x7f41432d13c8;  1 drivers
v0x55914e792030_0 .net "iCLK", 0 0, v0x55914ec16190_0;  alias, 1 drivers
v0x55914e7920f0_0 .net "iRe", 0 0, v0x55914ebf5cc0_0;  1 drivers
v0x55914e78b440_0 .net "iWd", 31 0, v0x55914ec125c0_0;  alias, 1 drivers
v0x55914e78b4e0_0 .net "iWe", 0 0, L_0x55914ec29470;  1 drivers
v0x55914e78b5d0_0 .net "inARST", 0 0, v0x55914ec16c40_0;  alias, 1 drivers
v0x55914e78b670_0 .net "oEmp", 0 0, L_0x55914e646040;  1 drivers
v0x55914e78b730_0 .net "oFull", 0 0, v0x55914e803340_0;  1 drivers
v0x55914e78b7f0_0 .net "oRd", 31 0, L_0x55914e64ab70;  1 drivers
v0x55914e8031c0_0 .net "oRvd", 0 0, v0x55914e809430_0;  1 drivers
v0x55914e803280_0 .var "qEmp", 0 0;
v0x55914e803340_0 .var "qFull", 0 0;
v0x55914e803400_0 .var "qRe", 0 0;
v0x55914e8034a0 .array "qWd", 0 1, 15 0;
v0x55914e803580_0 .var "qWe", 0 0;
v0x55914e8092e0_0 .var "rRa", 7 0;
v0x55914e809430_0 .var "rRe", 0 0;
v0x55914e809600_0 .var "rWa", 7 0;
v0x55914e8096c0_0 .net "wRd", 31 0, L_0x55914ec29330;  1 drivers
v0x55914e80b950_0 .net "wWa", 7 0, L_0x55914ec293d0;  1 drivers
E_0x55914ea78030/0 .event edge, v0x55914e80b950_0, v0x55914e61c000_0, v0x55914e682930_0, v0x55914e78b4e0_0;
E_0x55914ea78030/1 .event edge, v0x55914e803340_0, v0x55914e7920f0_0, v0x55914e803280_0;
E_0x55914ea78030 .event/or E_0x55914ea78030/0, E_0x55914ea78030/1;
L_0x55914ec29330 .concat8 [ 16 16 0 0], v0x55914e62b900_0, v0x55914e7886d0_0;
L_0x55914ec293d0 .arith/sum 8, v0x55914e809600_0, L_0x7f41432d13c8;
S_0x55914ea9f450 .scope generate, "TrionSDPBRAM[0]" "TrionSDPBRAM[0]" 4 101, 4 101 0, S_0x55914ea9e960;
 .timescale 0 0;
P_0x55914e4dfeb0 .param/l "x" 0 4 101, +C4<00>;
S_0x55914ea9f840 .scope module, "TrionSDPBRAM" "TrionSDPBRAM" 4 106, 5 12 0, S_0x55914ea9f450;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "iWd";
    .port_info 1 /INPUT 8 "iWa";
    .port_info 2 /INPUT 1 "iWe";
    .port_info 3 /OUTPUT 16 "oRd";
    .port_info 4 /INPUT 8 "iRa";
    .port_info 5 /INPUT 1 "iRe";
    .port_info 6 /INPUT 1 "iRCLK";
    .port_info 7 /INPUT 1 "iWCLK";
P_0x55914ea48d40 .param/l "pAddrWidth" 0 5 14, C4<00001000>;
P_0x55914ea48d80 .param/l "pDataWidth" 0 5 13, C4<00010000>;
v0x55914e6e2870_0 .net "iRCLK", 0 0, v0x55914ec16190_0;  alias, 1 drivers
v0x55914e6e2930_0 .net "iRa", 7 0, v0x55914e8092e0_0;  1 drivers
v0x55914e6dcd10_0 .net "iRe", 0 0, v0x55914e803400_0;  1 drivers
v0x55914e6dcdb0_0 .net "iWCLK", 0 0, v0x55914ec16190_0;  alias, 1 drivers
v0x55914e6dce50_0 .net "iWa", 7 0, v0x55914e809600_0;  1 drivers
v0x55914e8034a0_0 .array/port v0x55914e8034a0, 0;
v0x55914e6dcef0_0 .net "iWd", 15 0, v0x55914e8034a0_0;  1 drivers
v0x55914e6dcf90_0 .net "iWe", 0 0, v0x55914e803580_0;  1 drivers
v0x55914e6dd080_0 .net "oRd", 15 0, v0x55914e62b900_0;  1 drivers
S_0x55914ea9fc30 .scope module, "EFX_RAM_5K" "EFX_RAM_5K" 5 58, 6 36 0, S_0x55914ea9f840;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "WCLK";
    .port_info 1 /INPUT 1 "WE";
    .port_info 2 /INPUT 1 "WCLKE";
    .port_info 3 /INPUT 16 "WDATA";
    .port_info 4 /INPUT 8 "WADDR";
    .port_info 5 /INPUT 1 "RCLK";
    .port_info 6 /INPUT 1 "RE";
    .port_info 7 /OUTPUT 16 "RDATA";
    .port_info 8 /INPUT 8 "RADDR";
P_0x55914ebf00a0 .param/l "INIT_0" 0 6 53, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x55914ebf00e0 .param/l "INIT_1" 0 6 54, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x55914ebf0120 .param/l "INIT_10" 0 6 69, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x55914ebf0160 .param/l "INIT_11" 0 6 70, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x55914ebf01a0 .param/l "INIT_12" 0 6 71, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x55914ebf01e0 .param/l "INIT_13" 0 6 72, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x55914ebf0220 .param/l "INIT_2" 0 6 55, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x55914ebf0260 .param/l "INIT_3" 0 6 56, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x55914ebf02a0 .param/l "INIT_4" 0 6 57, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x55914ebf02e0 .param/l "INIT_5" 0 6 58, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x55914ebf0320 .param/l "INIT_6" 0 6 59, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x55914ebf0360 .param/l "INIT_7" 0 6 60, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x55914ebf03a0 .param/l "INIT_8" 0 6 61, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x55914ebf03e0 .param/l "INIT_9" 0 6 62, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x55914ebf0420 .param/l "INIT_A" 0 6 63, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x55914ebf0460 .param/l "INIT_B" 0 6 64, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x55914ebf04a0 .param/l "INIT_C" 0 6 65, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x55914ebf04e0 .param/l "INIT_D" 0 6 66, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x55914ebf0520 .param/l "INIT_E" 0 6 67, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x55914ebf0560 .param/l "INIT_F" 0 6 68, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x55914ebf05a0 .param/l "MEMORY_SIZE" 1 6 94, +C4<0000000000000000000000000000000000000000000000000001010000000000>;
P_0x55914ebf05e0 .param/l "OUTPUT_REG" 0 6 51, C4<0>;
P_0x55914ebf0620 .param/l "RCLK_POLARITY" 0 6 46, C4<1>;
P_0x55914ebf0660 .param/l "READ_AWIDTH" 1 6 74, +C4<00000000000000000000000000001000>;
P_0x55914ebf06a0 .param/l "READ_WIDTH" 0 6 49, C4<00010000>;
P_0x55914ebf06e0 .param/l "RE_POLARITY" 0 6 47, C4<1>;
P_0x55914ebf0720 .param/l "WCLKE_POLARITY" 0 6 44, C4<1>;
P_0x55914ebf0760 .param/l "WCLK_POLARITY" 0 6 43, C4<1>;
P_0x55914ebf07a0 .param/l "WE_POLARITY" 0 6 45, C4<1>;
P_0x55914ebf07e0 .param/l "WRITE_AWIDTH" 1 6 84, +C4<00000000000000000000000000001000>;
P_0x55914ebf0820 .param/str "WRITE_MODE" 0 6 52, "READ_FIRST";
P_0x55914ebf0860 .param/l "WRITE_WIDTH" 0 6 50, C4<00010000>;
L_0x55914e64bc50 .functor BUFZ 1, v0x55914e803580_0, C4<0>, C4<0>, C4<0>;
L_0x55914e648d50 .functor BUFZ 1, v0x55914e803580_0, C4<0>, C4<0>, C4<0>;
L_0x55914e64c8e0 .functor BUFZ 1, v0x55914e803400_0, C4<0>, C4<0>, C4<0>;
L_0x55914e668da0 .functor BUFZ 8, v0x55914e809600_0, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x55914e646b40 .functor BUFZ 8, v0x55914e8092e0_0, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x55914e64b820 .functor BUFZ 1, v0x55914ec16190_0, C4<0>, C4<0>, C4<0>;
L_0x7f41432d1140 .functor BUFT 1, C8<331>, C4<0>, C4<0>, C4<0>;
RS_0x7f414366fc78 .resolv tri, L_0x7f41432d1140, L_0x55914e648d50;
L_0x55914e6465c0 .functor BUFZ 1, RS_0x7f414366fc78, C4<0>, C4<0>, C4<0>;
L_0x7f41432d10f8 .functor BUFT 1, C8<330>, C4<0>, C4<0>, C4<0>;
RS_0x7f414366fd38 .resolv tri, L_0x7f41432d10f8, L_0x55914e64bc50;
L_0x55914e668f90 .functor BUFZ 1, RS_0x7f414366fd38, C4<0>, C4<0>, C4<0>;
L_0x55914e6461a0 .functor BUFZ 1, v0x55914ec16190_0, C4<0>, C4<0>, C4<0>;
L_0x7f41432d1188 .functor BUFT 1, C8<331>, C4<0>, C4<0>, C4<0>;
RS_0x7f414366fb88 .resolv tri, L_0x7f41432d1188, L_0x55914e64c8e0;
L_0x55914e668aa0 .functor BUFZ 1, RS_0x7f414366fb88, C4<0>, C4<0>, C4<0>;
v0x55914e61c000_0 .net "RADDR", 7 0, v0x55914e8092e0_0;  alias, 1 drivers
L_0x7f41432d1218 .functor BUFT 1, C8<330330330330330330330330>, C4<0>, C4<0>, C4<0>;
RS_0x7f414366f9d8 .resolv tri, L_0x7f41432d1218, L_0x55914e646b40;
v0x55914e61c100_0 .net8 "RADDR_net", 7 0, RS_0x7f414366f9d8;  2 drivers, strength-aware
v0x55914e61c1e0_0 .net "RCLK", 0 0, v0x55914ec16190_0;  alias, 1 drivers
v0x55914e61c280_0 .net "RCLK_i", 0 0, L_0x55914e6461a0;  1 drivers
v0x55914e61c320_0 .net "RDATA", 15 0, v0x55914e62b900_0;  alias, 1 drivers
v0x55914e62b740_0 .var "RDATA_early", 15 0;
v0x55914e62b820_0 .var "RDATA_late", 15 0;
v0x55914e62b900_0 .var "RDATA_out", 15 0;
v0x55914e62b9e0_0 .var "RDATA_reg", 15 0;
v0x55914e62bac0_0 .net "RE", 0 0, v0x55914e803400_0;  alias, 1 drivers
v0x55914e6827b0_0 .net "RE_i", 0 0, L_0x55914e668aa0;  1 drivers
v0x55914e682870_0 .net8 "RE_net", 0 0, RS_0x7f414366fb88;  2 drivers, strength-aware
v0x55914e682930_0 .net "WADDR", 7 0, v0x55914e809600_0;  alias, 1 drivers
L_0x7f41432d11d0 .functor BUFT 1, C8<330330330330330330330330>, C4<0>, C4<0>, C4<0>;
RS_0x7f414366fbe8 .resolv tri, L_0x7f41432d11d0, L_0x55914e668da0;
v0x55914e682a10_0 .net8 "WADDR_net", 7 0, RS_0x7f414366fbe8;  2 drivers, strength-aware
v0x55914e682af0_0 .net "WCLK", 0 0, v0x55914ec16190_0;  alias, 1 drivers
v0x55914e682b90_0 .net "WCLKE", 0 0, v0x55914e803580_0;  alias, 1 drivers
v0x55914e6b7650_0 .net "WCLKE_i", 0 0, L_0x55914e6465c0;  1 drivers
v0x55914e6b7710_0 .net8 "WCLKE_net", 0 0, RS_0x7f414366fc78;  2 drivers, strength-aware
v0x55914e6b77d0_0 .net "WCLK_i", 0 0, L_0x55914e64b820;  1 drivers
v0x55914e6b7890_0 .net "WDATA", 15 0, v0x55914e8034a0_0;  alias, 1 drivers
v0x55914e6b7970_0 .net "WE", 0 0, v0x55914e803580_0;  alias, 1 drivers
v0x55914e6b7a10_0 .net "WE_i", 0 0, L_0x55914e668f90;  1 drivers
v0x55914e6e2510_0 .net8 "WE_net", 0 0, RS_0x7f414366fd38;  2 drivers, strength-aware
v0x55914e6e25d0_0 .var/i "i", 31 0;
v0x55914e6e26b0 .array "mem", 0 5119, 0 0;
E_0x55914ea4e9d0 .event posedge, v0x55914e61c280_0;
E_0x55914e49ffb0 .event posedge, v0x55914e6b77d0_0;
S_0x55914eaa0050 .scope function.vec4.s1, "COMPATIBLE_WIDTH" "COMPATIBLE_WIDTH" 6 137, 6 137 0, S_0x55914ea9fc30;
 .timescale 0 0;
; Variable COMPATIBLE_WIDTH is vec4 return value of scope S_0x55914eaa0050
v0x55914eb1c590_0 .var/i "w1", 31 0;
v0x55914eb28fc0_0 .var/i "w2", 31 0;
TD_UFIB_tb.RAMBlock.RamReadWriteArbiter.AdrsWriteSyncFifoController.TrionSDPBRAM\x5B0\x5D.TrionSDPBRAM.EFX_RAM_5K.COMPATIBLE_WIDTH ;
    %load/vec4 v0x55914eb1c590_0;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x55914eb1c590_0;
    %pushi/vec4 2, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x55914eb1c590_0;
    %pushi/vec4 4, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x55914eb1c590_0;
    %pushi/vec4 8, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x55914eb1c590_0;
    %pushi/vec4 16, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x55914eb28fc0_0;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x55914eb28fc0_0;
    %pushi/vec4 2, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x55914eb28fc0_0;
    %pushi/vec4 4, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x55914eb28fc0_0;
    %pushi/vec4 8, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x55914eb28fc0_0;
    %pushi/vec4 16, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %and;
    %load/vec4 v0x55914eb1c590_0;
    %pushi/vec4 5, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x55914eb1c590_0;
    %pushi/vec4 10, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x55914eb1c590_0;
    %pushi/vec4 20, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x55914eb28fc0_0;
    %pushi/vec4 5, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x55914eb28fc0_0;
    %pushi/vec4 10, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x55914eb28fc0_0;
    %pushi/vec4 20, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %and;
    %or;
    %ret/vec4 0, 0, 1;  Assign to COMPATIBLE_WIDTH (store_vec4_to_lval)
    %end;
S_0x55914eaa0440 .scope generate, "genblk2" "genblk2" 6 252, 6 252 0, S_0x55914ea9fc30;
 .timescale 0 0;
S_0x55914ea48960 .scope task, "read_ram" "read_ram" 6 201, 6 201 0, S_0x55914ea9fc30;
 .timescale 0 0;
v0x55914ebcaa20_0 .var "addr", 7 0;
v0x55914ebcaae0_0 .var "rdata", 15 0;
TD_UFIB_tb.RAMBlock.RamReadWriteArbiter.AdrsWriteSyncFifoController.TrionSDPBRAM\x5B0\x5D.TrionSDPBRAM.EFX_RAM_5K.read_ram ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55914e6e25d0_0, 0, 32;
T_31.66 ;
    %load/vec4 v0x55914e6e25d0_0;
    %cmpi/u 16, 0, 32;
    %jmp/0xz T_31.67, 5;
    %load/vec4 v0x55914ebcaa20_0;
    %pad/u 33;
    %muli 16, 0, 33;
    %load/vec4 v0x55914e6e25d0_0;
    %pad/u 33;
    %add;
    %ix/vec4 4;
    %load/vec4a v0x55914e6e26b0, 4;
    %ix/getv/s 4, v0x55914e6e25d0_0;
    %store/vec4 v0x55914ebcaae0_0, 4, 1;
    %load/vec4 v0x55914e6e25d0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55914e6e25d0_0, 0, 32;
    %jmp T_31.66;
T_31.67 ;
    %end;
S_0x55914ea3dfd0 .scope task, "write_ram" "write_ram" 6 211, 6 211 0, S_0x55914ea9fc30;
 .timescale 0 0;
v0x55914ea3b9e0_0 .var "addr", 7 0;
v0x55914ea3bae0_0 .var "wdata", 15 0;
TD_UFIB_tb.RAMBlock.RamReadWriteArbiter.AdrsWriteSyncFifoController.TrionSDPBRAM\x5B0\x5D.TrionSDPBRAM.EFX_RAM_5K.write_ram ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55914e6e25d0_0, 0, 32;
T_32.68 ;
    %load/vec4 v0x55914e6e25d0_0;
    %cmpi/u 16, 0, 32;
    %jmp/0xz T_32.69, 5;
    %load/vec4 v0x55914ea3bae0_0;
    %load/vec4 v0x55914e6e25d0_0;
    %part/s 1;
    %load/vec4 v0x55914ea3b9e0_0;
    %pad/u 33;
    %muli 16, 0, 33;
    %load/vec4 v0x55914e6e25d0_0;
    %pad/u 33;
    %add;
    %ix/vec4 4;
    %store/vec4a v0x55914e6e26b0, 4, 0;
    %load/vec4 v0x55914e6e25d0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55914e6e25d0_0, 0, 32;
    %jmp T_32.68;
T_32.69 ;
    %end;
S_0x55914e6da160 .scope generate, "TrionSDPBRAM[1]" "TrionSDPBRAM[1]" 4 101, 4 101 0, S_0x55914ea9e960;
 .timescale 0 0;
P_0x55914e6da330 .param/l "x" 0 4 101, +C4<01>;
S_0x55914e6da410 .scope module, "TrionSDPBRAM" "TrionSDPBRAM" 4 106, 5 12 0, S_0x55914e6da160;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "iWd";
    .port_info 1 /INPUT 8 "iWa";
    .port_info 2 /INPUT 1 "iWe";
    .port_info 3 /OUTPUT 16 "oRd";
    .port_info 4 /INPUT 8 "iRa";
    .port_info 5 /INPUT 1 "iRe";
    .port_info 6 /INPUT 1 "iRCLK";
    .port_info 7 /INPUT 1 "iWCLK";
P_0x55914ebcd190 .param/l "pAddrWidth" 0 5 14, C4<00001000>;
P_0x55914ebcd1d0 .param/l "pDataWidth" 0 5 13, C4<00010000>;
v0x55914e773c00_0 .net "iRCLK", 0 0, v0x55914ec16190_0;  alias, 1 drivers
v0x55914e773cc0_0 .net "iRa", 7 0, v0x55914e8092e0_0;  alias, 1 drivers
v0x55914e773d80_0 .net "iRe", 0 0, v0x55914e803400_0;  alias, 1 drivers
v0x55914e773e20_0 .net "iWCLK", 0 0, v0x55914ec16190_0;  alias, 1 drivers
v0x55914e773ec0_0 .net "iWa", 7 0, v0x55914e809600_0;  alias, 1 drivers
v0x55914e8034a0_1 .array/port v0x55914e8034a0, 1;
v0x55914e773f60_0 .net "iWd", 15 0, v0x55914e8034a0_1;  1 drivers
v0x55914e774020_0 .net "iWe", 0 0, v0x55914e803580_0;  alias, 1 drivers
v0x55914e76c9c0_0 .net "oRd", 15 0, v0x55914e7886d0_0;  1 drivers
S_0x55914e6d6130 .scope module, "EFX_RAM_5K" "EFX_RAM_5K" 5 58, 6 36 0, S_0x55914e6da410;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "WCLK";
    .port_info 1 /INPUT 1 "WE";
    .port_info 2 /INPUT 1 "WCLKE";
    .port_info 3 /INPUT 16 "WDATA";
    .port_info 4 /INPUT 8 "WADDR";
    .port_info 5 /INPUT 1 "RCLK";
    .port_info 6 /INPUT 1 "RE";
    .port_info 7 /OUTPUT 16 "RDATA";
    .port_info 8 /INPUT 8 "RADDR";
P_0x55914ebf08b0 .param/l "INIT_0" 0 6 53, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x55914ebf08f0 .param/l "INIT_1" 0 6 54, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x55914ebf0930 .param/l "INIT_10" 0 6 69, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x55914ebf0970 .param/l "INIT_11" 0 6 70, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x55914ebf09b0 .param/l "INIT_12" 0 6 71, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x55914ebf09f0 .param/l "INIT_13" 0 6 72, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x55914ebf0a30 .param/l "INIT_2" 0 6 55, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x55914ebf0a70 .param/l "INIT_3" 0 6 56, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x55914ebf0ab0 .param/l "INIT_4" 0 6 57, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x55914ebf0af0 .param/l "INIT_5" 0 6 58, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x55914ebf0b30 .param/l "INIT_6" 0 6 59, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x55914ebf0b70 .param/l "INIT_7" 0 6 60, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x55914ebf0bb0 .param/l "INIT_8" 0 6 61, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x55914ebf0bf0 .param/l "INIT_9" 0 6 62, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x55914ebf0c30 .param/l "INIT_A" 0 6 63, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x55914ebf0c70 .param/l "INIT_B" 0 6 64, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x55914ebf0cb0 .param/l "INIT_C" 0 6 65, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x55914ebf0cf0 .param/l "INIT_D" 0 6 66, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x55914ebf0d30 .param/l "INIT_E" 0 6 67, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x55914ebf0d70 .param/l "INIT_F" 0 6 68, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x55914ebf0db0 .param/l "MEMORY_SIZE" 1 6 94, +C4<0000000000000000000000000000000000000000000000000001010000000000>;
P_0x55914ebf0df0 .param/l "OUTPUT_REG" 0 6 51, C4<0>;
P_0x55914ebf0e30 .param/l "RCLK_POLARITY" 0 6 46, C4<1>;
P_0x55914ebf0e70 .param/l "READ_AWIDTH" 1 6 74, +C4<00000000000000000000000000001000>;
P_0x55914ebf0eb0 .param/l "READ_WIDTH" 0 6 49, C4<00010000>;
P_0x55914ebf0ef0 .param/l "RE_POLARITY" 0 6 47, C4<1>;
P_0x55914ebf0f30 .param/l "WCLKE_POLARITY" 0 6 44, C4<1>;
P_0x55914ebf0f70 .param/l "WCLK_POLARITY" 0 6 43, C4<1>;
P_0x55914ebf0fb0 .param/l "WE_POLARITY" 0 6 45, C4<1>;
P_0x55914ebf0ff0 .param/l "WRITE_AWIDTH" 1 6 84, +C4<00000000000000000000000000001000>;
P_0x55914ebf1030 .param/str "WRITE_MODE" 0 6 52, "READ_FIRST";
P_0x55914ebf1070 .param/l "WRITE_WIDTH" 0 6 50, C4<00010000>;
L_0x55914e669250 .functor BUFZ 1, v0x55914e803580_0, C4<0>, C4<0>, C4<0>;
L_0x55914e648670 .functor BUFZ 1, v0x55914e803580_0, C4<0>, C4<0>, C4<0>;
L_0x55914e647710 .functor BUFZ 1, v0x55914e803400_0, C4<0>, C4<0>, C4<0>;
L_0x55914e6480e0 .functor BUFZ 8, v0x55914e809600_0, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x55914e6490a0 .functor BUFZ 8, v0x55914e8092e0_0, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x55914e6496d0 .functor BUFZ 1, v0x55914ec16190_0, C4<0>, C4<0>, C4<0>;
L_0x7f41432d12a8 .functor BUFT 1, C8<331>, C4<0>, C4<0>, C4<0>;
RS_0x7f4143670428 .resolv tri, L_0x7f41432d12a8, L_0x55914e648670;
L_0x55914e646300 .functor BUFZ 1, RS_0x7f4143670428, C4<0>, C4<0>, C4<0>;
L_0x7f41432d1260 .functor BUFT 1, C8<330>, C4<0>, C4<0>, C4<0>;
RS_0x7f41436704e8 .resolv tri, L_0x7f41432d1260, L_0x55914e669250;
L_0x55914e64af10 .functor BUFZ 1, RS_0x7f41436704e8, C4<0>, C4<0>, C4<0>;
L_0x55914e6469e0 .functor BUFZ 1, v0x55914ec16190_0, C4<0>, C4<0>, C4<0>;
L_0x7f41432d12f0 .functor BUFT 1, C8<331>, C4<0>, C4<0>, C4<0>;
RS_0x7f4143670398 .resolv tri, L_0x7f41432d12f0, L_0x55914e647710;
L_0x55914e6693b0 .functor BUFZ 1, RS_0x7f4143670398, C4<0>, C4<0>, C4<0>;
v0x55914e794870_0 .net "RADDR", 7 0, v0x55914e8092e0_0;  alias, 1 drivers
L_0x7f41432d1380 .functor BUFT 1, C8<330330330330330330330330>, C4<0>, C4<0>, C4<0>;
RS_0x7f4143670218 .resolv tri, L_0x7f41432d1380, L_0x55914e6490a0;
v0x55914e71a370_0 .net8 "RADDR_net", 7 0, RS_0x7f4143670218;  2 drivers, strength-aware
v0x55914e77f6e0_0 .net "RCLK", 0 0, v0x55914ec16190_0;  alias, 1 drivers
v0x55914e77f780_0 .net "RCLK_i", 0 0, L_0x55914e6469e0;  1 drivers
v0x55914e77f840_0 .net "RDATA", 15 0, v0x55914e7886d0_0;  alias, 1 drivers
v0x55914e77f970_0 .var "RDATA_early", 15 0;
v0x55914e77fa50_0 .var "RDATA_late", 15 0;
v0x55914e7886d0_0 .var "RDATA_out", 15 0;
v0x55914e7887b0_0 .var "RDATA_reg", 15 0;
v0x55914e788890_0 .net "RE", 0 0, v0x55914e803400_0;  alias, 1 drivers
v0x55914e788930_0 .net "RE_i", 0 0, L_0x55914e6693b0;  1 drivers
v0x55914e7889f0_0 .net8 "RE_net", 0 0, RS_0x7f4143670398;  2 drivers, strength-aware
v0x55914e788ab0_0 .net "WADDR", 7 0, v0x55914e809600_0;  alias, 1 drivers
L_0x7f41432d1338 .functor BUFT 1, C8<330330330330330330330330>, C4<0>, C4<0>, C4<0>;
RS_0x7f41436703c8 .resolv tri, L_0x7f41432d1338, L_0x55914e6480e0;
v0x55914e74d9b0_0 .net8 "WADDR_net", 7 0, RS_0x7f41436703c8;  2 drivers, strength-aware
v0x55914e74da70_0 .net "WCLK", 0 0, v0x55914ec16190_0;  alias, 1 drivers
v0x55914e74db10_0 .net "WCLKE", 0 0, v0x55914e803580_0;  alias, 1 drivers
v0x55914e74dbb0_0 .net "WCLKE_i", 0 0, L_0x55914e646300;  1 drivers
v0x55914e74dc70_0 .net8 "WCLKE_net", 0 0, RS_0x7f4143670428;  2 drivers, strength-aware
v0x55914e74dd30_0 .net "WCLK_i", 0 0, L_0x55914e6496d0;  1 drivers
v0x55914e732150_0 .net "WDATA", 15 0, v0x55914e8034a0_1;  alias, 1 drivers
v0x55914e732230_0 .net "WE", 0 0, v0x55914e803580_0;  alias, 1 drivers
v0x55914e7322d0_0 .net "WE_i", 0 0, L_0x55914e64af10;  1 drivers
v0x55914e732390_0 .net8 "WE_net", 0 0, RS_0x7f41436704e8;  2 drivers, strength-aware
v0x55914e732450_0 .var/i "i", 31 0;
v0x55914e732530 .array "mem", 0 5119, 0 0;
E_0x55914e49fff0 .event posedge, v0x55914e77f780_0;
E_0x55914e6dd190 .event posedge, v0x55914e74dd30_0;
S_0x55914e71a0d0 .scope function.vec4.s1, "COMPATIBLE_WIDTH" "COMPATIBLE_WIDTH" 6 137, 6 137 0, S_0x55914e6d6130;
 .timescale 0 0;
; Variable COMPATIBLE_WIDTH is vec4 return value of scope S_0x55914e71a0d0
v0x55914e707980_0 .var/i "w1", 31 0;
v0x55914e70ba80_0 .var/i "w2", 31 0;
TD_UFIB_tb.RAMBlock.RamReadWriteArbiter.AdrsWriteSyncFifoController.TrionSDPBRAM\x5B1\x5D.TrionSDPBRAM.EFX_RAM_5K.COMPATIBLE_WIDTH ;
    %load/vec4 v0x55914e707980_0;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x55914e707980_0;
    %pushi/vec4 2, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x55914e707980_0;
    %pushi/vec4 4, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x55914e707980_0;
    %pushi/vec4 8, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x55914e707980_0;
    %pushi/vec4 16, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x55914e70ba80_0;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x55914e70ba80_0;
    %pushi/vec4 2, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x55914e70ba80_0;
    %pushi/vec4 4, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x55914e70ba80_0;
    %pushi/vec4 8, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x55914e70ba80_0;
    %pushi/vec4 16, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %and;
    %load/vec4 v0x55914e707980_0;
    %pushi/vec4 5, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x55914e707980_0;
    %pushi/vec4 10, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x55914e707980_0;
    %pushi/vec4 20, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x55914e70ba80_0;
    %pushi/vec4 5, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x55914e70ba80_0;
    %pushi/vec4 10, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x55914e70ba80_0;
    %pushi/vec4 20, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %and;
    %or;
    %ret/vec4 0, 0, 1;  Assign to COMPATIBLE_WIDTH (store_vec4_to_lval)
    %end;
S_0x55914e79cca0 .scope generate, "genblk2" "genblk2" 6 252, 6 252 0, S_0x55914e6d6130;
 .timescale 0 0;
S_0x55914e79cea0 .scope task, "read_ram" "read_ram" 6 201, 6 201 0, S_0x55914e6d6130;
 .timescale 0 0;
v0x55914e70e630_0 .var "addr", 7 0;
v0x55914e713e30_0 .var "rdata", 15 0;
TD_UFIB_tb.RAMBlock.RamReadWriteArbiter.AdrsWriteSyncFifoController.TrionSDPBRAM\x5B1\x5D.TrionSDPBRAM.EFX_RAM_5K.read_ram ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55914e732450_0, 0, 32;
T_34.70 ;
    %load/vec4 v0x55914e732450_0;
    %cmpi/u 16, 0, 32;
    %jmp/0xz T_34.71, 5;
    %load/vec4 v0x55914e70e630_0;
    %pad/u 33;
    %muli 16, 0, 33;
    %load/vec4 v0x55914e732450_0;
    %pad/u 33;
    %add;
    %ix/vec4 4;
    %load/vec4a v0x55914e732530, 4;
    %ix/getv/s 4, v0x55914e732450_0;
    %store/vec4 v0x55914e713e30_0, 4, 1;
    %load/vec4 v0x55914e732450_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55914e732450_0, 0, 32;
    %jmp T_34.70;
T_34.71 ;
    %end;
S_0x55914e794550 .scope task, "write_ram" "write_ram" 6 211, 6 211 0, S_0x55914e6d6130;
 .timescale 0 0;
v0x55914e6e8eb0_0 .var "addr", 7 0;
v0x55914e794790_0 .var "wdata", 15 0;
TD_UFIB_tb.RAMBlock.RamReadWriteArbiter.AdrsWriteSyncFifoController.TrionSDPBRAM\x5B1\x5D.TrionSDPBRAM.EFX_RAM_5K.write_ram ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55914e732450_0, 0, 32;
T_35.72 ;
    %load/vec4 v0x55914e732450_0;
    %cmpi/u 16, 0, 32;
    %jmp/0xz T_35.73, 5;
    %load/vec4 v0x55914e794790_0;
    %load/vec4 v0x55914e732450_0;
    %part/s 1;
    %load/vec4 v0x55914e6e8eb0_0;
    %pad/u 33;
    %muli 16, 0, 33;
    %load/vec4 v0x55914e732450_0;
    %pad/u 33;
    %add;
    %ix/vec4 4;
    %store/vec4a v0x55914e732530, 4, 0;
    %load/vec4 v0x55914e732450_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55914e732450_0, 0, 32;
    %jmp T_35.72;
T_35.73 ;
    %end;
S_0x55914e76cb90 .scope function.vec4.s8, "fBitWidth" "fBitWidth" 4 181, 4 181 0, S_0x55914ea9e960;
 .timescale 0 0;
; Variable fBitWidth is vec4 return value of scope S_0x55914e76cb90
v0x55914e776690_0 .var/i "i", 31 0;
v0x55914e776770_0 .var "iVAL", 31 0;
TD_UFIB_tb.RAMBlock.RamReadWriteArbiter.AdrsWriteSyncFifoController.fBitWidth ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55914e776690_0, 0, 32;
T_36.74 ;
    %load/vec4 v0x55914e776690_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_36.75, 5;
    %load/vec4 v0x55914e776770_0;
    %load/vec4 v0x55914e776690_0;
    %part/s 1;
    %flag_set/vec4 8;
    %jmp/0xz  T_36.76, 8;
    %load/vec4 v0x55914e776690_0;
    %addi 1, 0, 32;
    %pad/s 8;
    %ret/vec4 0, 0, 8;  Assign to fBitWidth (store_vec4_to_lval)
T_36.76 ;
    %load/vec4 v0x55914e776690_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55914e776690_0, 0, 32;
    %jmp T_36.74;
T_36.75 ;
    %retload/vec4 0; Load fBitWidth (draw_signal_vec4)
    %pad/u 32;
    %cmpi/ne 1, 0, 32;
    %jmp/0xz  T_36.78, 4;
    %retload/vec4 0; Load fBitWidth (draw_signal_vec4)
    %subi 1, 0, 8;
    %ret/vec4 0, 0, 8;  Assign to fBitWidth (store_vec4_to_lval)
T_36.78 ;
    %end;
S_0x55914e776830 .scope function.vec4.s8, "f_barm_gennum" "f_barm_gennum" 4 157, 4 157 0, S_0x55914ea9e960;
 .timescale 0 0;
; Variable f_barm_gennum is vec4 return value of scope S_0x55914e776830
v0x55914e7688f0_0 .var/i "i", 31 0;
v0x55914e7689d0_0 .var "lpDataWidth", 31 0;
v0x55914e768a90_0 .var "pFifoBitWidth", 31 0;
TD_UFIB_tb.RAMBlock.RamReadWriteArbiter.AdrsWriteSyncFifoController.f_barm_gennum ;
    %load/vec4 v0x55914e768a90_0;
    %load/vec4 v0x55914e7689d0_0;
    %cmp/u;
    %flag_or 5, 4;
    %jmp/0xz  T_37.80, 5;
    %pushi/vec4 1, 0, 8;
    %ret/vec4 0, 0, 8;  Assign to f_barm_gennum (store_vec4_to_lval)
    %jmp T_37.81;
T_37.80 ;
    %pushi/vec4 1, 0, 8;
    %ret/vec4 0, 0, 8;  Assign to f_barm_gennum (store_vec4_to_lval)
    %load/vec4 v0x55914e768a90_0;
    %store/vec4 v0x55914e7688f0_0, 0, 32;
T_37.82 ;
    %load/vec4 v0x55914e7689d0_0;
    %load/vec4 v0x55914e7688f0_0;
    %cmp/u;
    %jmp/0xz T_37.83, 5;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %retload/vec4 0;
    %pushi/vec4 1, 0, 8;
    %add;
    %ret/vec4 0, 0, 8;
    %load/vec4 v0x55914e7688f0_0;
    %load/vec4 v0x55914e7689d0_0;
    %sub;
    %store/vec4 v0x55914e7688f0_0, 0, 32;
    %jmp T_37.82;
T_37.83 ;
T_37.81 ;
    %end;
S_0x55914e768b70 .scope function.vec4.s8, "f_get_datawidth" "f_get_datawidth" 4 141, 4 141 0, S_0x55914ea9e960;
 .timescale 0 0;
; Variable f_get_datawidth is vec4 return value of scope S_0x55914e768b70
v0x55914e791e50_0 .var "pFifoDepth", 31 0;
TD_UFIB_tb.RAMBlock.RamReadWriteArbiter.AdrsWriteSyncFifoController.f_get_datawidth ;
    %load/vec4 v0x55914e791e50_0;
    %dup/vec4;
    %pushi/vec4 256, 0, 32;
    %cmp/u;
    %jmp/1 T_38.84, 6;
    %dup/vec4;
    %pushi/vec4 512, 0, 32;
    %cmp/u;
    %jmp/1 T_38.85, 6;
    %dup/vec4;
    %pushi/vec4 1024, 0, 32;
    %cmp/u;
    %jmp/1 T_38.86, 6;
    %dup/vec4;
    %pushi/vec4 2048, 0, 32;
    %cmp/u;
    %jmp/1 T_38.87, 6;
    %dup/vec4;
    %pushi/vec4 4096, 0, 32;
    %cmp/u;
    %jmp/1 T_38.88, 6;
    %pushi/vec4 0, 0, 8;
    %ret/vec4 0, 0, 8;  Assign to f_get_datawidth (store_vec4_to_lval)
    %jmp T_38.90;
T_38.84 ;
    %pushi/vec4 16, 0, 8;
    %ret/vec4 0, 0, 8;  Assign to f_get_datawidth (store_vec4_to_lval)
    %jmp T_38.90;
T_38.85 ;
    %pushi/vec4 8, 0, 8;
    %ret/vec4 0, 0, 8;  Assign to f_get_datawidth (store_vec4_to_lval)
    %jmp T_38.90;
T_38.86 ;
    %pushi/vec4 4, 0, 8;
    %ret/vec4 0, 0, 8;  Assign to f_get_datawidth (store_vec4_to_lval)
    %jmp T_38.90;
T_38.87 ;
    %pushi/vec4 2, 0, 8;
    %ret/vec4 0, 0, 8;  Assign to f_get_datawidth (store_vec4_to_lval)
    %jmp T_38.90;
T_38.88 ;
    %pushi/vec4 1, 0, 8;
    %ret/vec4 0, 0, 8;  Assign to f_get_datawidth (store_vec4_to_lval)
    %jmp T_38.90;
T_38.90 ;
    %pop/vec4 1;
    %end;
S_0x55914e80bb50 .scope module, "DqReadSyncFifoController" "SyncFifoController" 11 96, 4 20 0, S_0x55914eaccc00;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "iWd";
    .port_info 1 /INPUT 1 "iWe";
    .port_info 2 /OUTPUT 1 "oFull";
    .port_info 3 /OUTPUT 16 "oRd";
    .port_info 4 /INPUT 1 "iRe";
    .port_info 5 /OUTPUT 1 "oRvd";
    .port_info 6 /OUTPUT 1 "oEmp";
    .port_info 7 /INPUT 1 "inARST";
    .port_info 8 /INPUT 1 "iCLK";
P_0x55914e816480 .param/l "lpBramGenNum" 1 4 95, C4<00000001>;
P_0x55914e8164c0 .param/l "lpDataWidth" 1 4 94, C4<00010000>;
P_0x55914e816500 .param/l "pAddrWidth" 1 4 40, C4<00001000>;
P_0x55914e816540 .param/l "pFifoBitWidth" 0 4 22, +C4<00000000000000000000000000010000>;
P_0x55914e816580 .param/str "pFifoBlockRam" 0 4 23, "yes";
P_0x55914e8165c0 .param/l "pFifoDepth" 0 4 21, +C4<00000000000000000000000100000000>;
L_0x55914e61dcb0 .functor BUFZ 1, v0x55914e8cae40_0, C4<0>, C4<0>, C4<0>;
L_0x55914e621b20 .functor BUFZ 16, v0x55914e4b0f70_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x7f41432d1578 .functor BUFT 1, C4<00000001>, C4<0>, C4<0>, C4<0>;
v0x55914e42bdd0_0 .net/2u *"_ivl_0", 7 0, L_0x7f41432d1578;  1 drivers
v0x55914e42bed0_0 .net "iCLK", 0 0, v0x55914ec16190_0;  alias, 1 drivers
v0x55914e42bf90_0 .net "iRe", 0 0, v0x55914ebf5b80_0;  alias, 1 drivers
v0x55914e42c030_0 .net "iWd", 15 0, L_0x55914e576950;  alias, 1 drivers
v0x55914e42c0d0_0 .net "iWe", 0 0, L_0x55914e55d5a0;  alias, 1 drivers
v0x55914e8caa70_0 .net "inARST", 0 0, v0x55914ec16c40_0;  alias, 1 drivers
v0x55914e8cab10_0 .net "oEmp", 0 0, L_0x55914e61dcb0;  alias, 1 drivers
v0x55914e8cabb0_0 .net "oFull", 0 0, v0x55914e60c780_0;  1 drivers
v0x55914e8cac50_0 .net "oRd", 15 0, L_0x55914e621b20;  alias, 1 drivers
v0x55914e8cad80_0 .net "oRvd", 0 0, v0x55914e60cba0_0;  alias, 1 drivers
v0x55914e8cae40_0 .var "qEmp", 0 0;
v0x55914e60c780_0 .var "qFull", 0 0;
v0x55914e60c840_0 .var "qRe", 0 0;
v0x55914e60c8e0 .array "qWd", 0 0, 15 0;
v0x55914e60c9f0_0 .var "qWe", 0 0;
v0x55914e60ca90_0 .var "rRa", 7 0;
v0x55914e60cba0_0 .var "rRe", 0 0;
v0x55914e471eb0_0 .var "rWa", 7 0;
v0x55914e471fc0_0 .net "wRd", 15 0, v0x55914e4b0f70_0;  1 drivers
v0x55914e4720d0_0 .net "wWa", 7 0, L_0x55914ec29800;  1 drivers
E_0x55914e6b7ad0/0 .event edge, v0x55914e4720d0_0, v0x55914e54d6a0_0, v0x55914e4bd840_0, v0x55914ea1faf0_0;
E_0x55914e6b7ad0/1 .event edge, v0x55914e60c780_0, v0x55914ea8c670_0, v0x55914e8cae40_0;
E_0x55914e6b7ad0 .event/or E_0x55914e6b7ad0/0, E_0x55914e6b7ad0/1;
L_0x55914ec29800 .arith/sum 8, v0x55914e471eb0_0, L_0x7f41432d1578;
S_0x55914e826f60 .scope generate, "TrionSDPBRAM[0]" "TrionSDPBRAM[0]" 4 101, 4 101 0, S_0x55914e80bb50;
 .timescale 0 0;
P_0x55914e827180 .param/l "x" 0 4 101, +C4<00>;
E_0x55914e809760 .event edge, v0x55914ea0be40_0;
S_0x55914e827280 .scope module, "TrionSDPBRAM" "TrionSDPBRAM" 4 106, 5 12 0, S_0x55914e826f60;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "iWd";
    .port_info 1 /INPUT 8 "iWa";
    .port_info 2 /INPUT 1 "iWe";
    .port_info 3 /OUTPUT 16 "oRd";
    .port_info 4 /INPUT 8 "iRa";
    .port_info 5 /INPUT 1 "iRe";
    .port_info 6 /INPUT 1 "iRCLK";
    .port_info 7 /INPUT 1 "iWCLK";
P_0x55914e816790 .param/l "pAddrWidth" 0 5 14, C4<00001000>;
P_0x55914e8167d0 .param/l "pDataWidth" 0 5 13, C4<00010000>;
v0x55914e585eb0_0 .net "iRCLK", 0 0, v0x55914ec16190_0;  alias, 1 drivers
v0x55914e585f70_0 .net "iRa", 7 0, v0x55914e60ca90_0;  1 drivers
v0x55914e586030_0 .net "iRe", 0 0, v0x55914e60c840_0;  1 drivers
v0x55914e5860d0_0 .net "iWCLK", 0 0, v0x55914ec16190_0;  alias, 1 drivers
v0x55914e586170_0 .net "iWa", 7 0, v0x55914e471eb0_0;  1 drivers
v0x55914e60c8e0_0 .array/port v0x55914e60c8e0, 0;
v0x55914e586210_0 .net "iWd", 15 0, v0x55914e60c8e0_0;  1 drivers
v0x55914e5862b0_0 .net "iWe", 0 0, v0x55914e60c9f0_0;  1 drivers
v0x55914e518700_0 .net "oRd", 15 0, v0x55914e4b0f70_0;  alias, 1 drivers
S_0x55914e86d9a0 .scope module, "EFX_RAM_5K" "EFX_RAM_5K" 5 58, 6 36 0, S_0x55914e827280;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "WCLK";
    .port_info 1 /INPUT 1 "WE";
    .port_info 2 /INPUT 1 "WCLKE";
    .port_info 3 /INPUT 16 "WDATA";
    .port_info 4 /INPUT 8 "WADDR";
    .port_info 5 /INPUT 1 "RCLK";
    .port_info 6 /INPUT 1 "RE";
    .port_info 7 /OUTPUT 16 "RDATA";
    .port_info 8 /INPUT 8 "RADDR";
P_0x55914ebf10c0 .param/l "INIT_0" 0 6 53, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x55914ebf1100 .param/l "INIT_1" 0 6 54, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x55914ebf1140 .param/l "INIT_10" 0 6 69, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x55914ebf1180 .param/l "INIT_11" 0 6 70, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x55914ebf11c0 .param/l "INIT_12" 0 6 71, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x55914ebf1200 .param/l "INIT_13" 0 6 72, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x55914ebf1240 .param/l "INIT_2" 0 6 55, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x55914ebf1280 .param/l "INIT_3" 0 6 56, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x55914ebf12c0 .param/l "INIT_4" 0 6 57, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x55914ebf1300 .param/l "INIT_5" 0 6 58, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x55914ebf1340 .param/l "INIT_6" 0 6 59, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x55914ebf1380 .param/l "INIT_7" 0 6 60, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x55914ebf13c0 .param/l "INIT_8" 0 6 61, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x55914ebf1400 .param/l "INIT_9" 0 6 62, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x55914ebf1440 .param/l "INIT_A" 0 6 63, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x55914ebf1480 .param/l "INIT_B" 0 6 64, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x55914ebf14c0 .param/l "INIT_C" 0 6 65, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x55914ebf1500 .param/l "INIT_D" 0 6 66, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x55914ebf1540 .param/l "INIT_E" 0 6 67, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x55914ebf1580 .param/l "INIT_F" 0 6 68, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x55914ebf15c0 .param/l "MEMORY_SIZE" 1 6 94, +C4<0000000000000000000000000000000000000000000000000001010000000000>;
P_0x55914ebf1600 .param/l "OUTPUT_REG" 0 6 51, C4<0>;
P_0x55914ebf1640 .param/l "RCLK_POLARITY" 0 6 46, C4<1>;
P_0x55914ebf1680 .param/l "READ_AWIDTH" 1 6 74, +C4<00000000000000000000000000001000>;
P_0x55914ebf16c0 .param/l "READ_WIDTH" 0 6 49, C4<00010000>;
P_0x55914ebf1700 .param/l "RE_POLARITY" 0 6 47, C4<1>;
P_0x55914ebf1740 .param/l "WCLKE_POLARITY" 0 6 44, C4<1>;
P_0x55914ebf1780 .param/l "WCLK_POLARITY" 0 6 43, C4<1>;
P_0x55914ebf17c0 .param/l "WE_POLARITY" 0 6 45, C4<1>;
P_0x55914ebf1800 .param/l "WRITE_AWIDTH" 1 6 84, +C4<00000000000000000000000000001000>;
P_0x55914ebf1840 .param/str "WRITE_MODE" 0 6 52, "READ_FIRST";
P_0x55914ebf1880 .param/l "WRITE_WIDTH" 0 6 50, C4<00010000>;
L_0x55914e677010 .functor BUFZ 1, v0x55914e60c9f0_0, C4<0>, C4<0>, C4<0>;
L_0x55914e6781e0 .functor BUFZ 1, v0x55914e60c9f0_0, C4<0>, C4<0>, C4<0>;
L_0x55914e61c6d0 .functor BUFZ 1, v0x55914e60c840_0, C4<0>, C4<0>, C4<0>;
L_0x55914e61d3a0 .functor BUFZ 8, v0x55914e471eb0_0, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x55914e61d810 .functor BUFZ 8, v0x55914e60ca90_0, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x55914e61ca10 .functor BUFZ 1, v0x55914ec16190_0, C4<0>, C4<0>, C4<0>;
L_0x7f41432d1458 .functor BUFT 1, C8<331>, C4<0>, C4<0>, C4<0>;
RS_0x7f4143671238 .resolv tri, L_0x7f41432d1458, L_0x55914e6781e0;
L_0x55914e61cca0 .functor BUFZ 1, RS_0x7f4143671238, C4<0>, C4<0>, C4<0>;
L_0x7f41432d1410 .functor BUFT 1, C8<330>, C4<0>, C4<0>, C4<0>;
RS_0x7f41436712f8 .resolv tri, L_0x7f41432d1410, L_0x55914e677010;
L_0x55914e61f540 .functor BUFZ 1, RS_0x7f41436712f8, C4<0>, C4<0>, C4<0>;
L_0x55914e61cef0 .functor BUFZ 1, v0x55914ec16190_0, C4<0>, C4<0>, C4<0>;
L_0x7f41432d14a0 .functor BUFT 1, C8<331>, C4<0>, C4<0>, C4<0>;
RS_0x7f4143671148 .resolv tri, L_0x7f41432d14a0, L_0x55914e61c6d0;
L_0x55914e61f710 .functor BUFZ 1, RS_0x7f4143671148, C4<0>, C4<0>, C4<0>;
v0x55914e54d6a0_0 .net "RADDR", 7 0, v0x55914e60ca90_0;  alias, 1 drivers
L_0x7f41432d1530 .functor BUFT 1, C8<330330330330330330330330>, C4<0>, C4<0>, C4<0>;
RS_0x7f4143670f98 .resolv tri, L_0x7f41432d1530, L_0x55914e61d810;
v0x55914e54d7a0_0 .net8 "RADDR_net", 7 0, RS_0x7f4143670f98;  2 drivers, strength-aware
v0x55914e4d8a80_0 .net "RCLK", 0 0, v0x55914ec16190_0;  alias, 1 drivers
v0x55914e4b0bc0_0 .net "RCLK_i", 0 0, L_0x55914e61cef0;  1 drivers
v0x55914e4b0c80_0 .net "RDATA", 15 0, v0x55914e4b0f70_0;  alias, 1 drivers
v0x55914e4b0db0_0 .var "RDATA_early", 15 0;
v0x55914e4b0e90_0 .var "RDATA_late", 15 0;
v0x55914e4b0f70_0 .var "RDATA_out", 15 0;
v0x55914e4bd520_0 .var "RDATA_reg", 15 0;
v0x55914e4bd600_0 .net "RE", 0 0, v0x55914e60c840_0;  alias, 1 drivers
v0x55914e4bd6c0_0 .net "RE_i", 0 0, L_0x55914e61f710;  1 drivers
v0x55914e4bd780_0 .net8 "RE_net", 0 0, RS_0x7f4143671148;  2 drivers, strength-aware
v0x55914e4bd840_0 .net "WADDR", 7 0, v0x55914e471eb0_0;  alias, 1 drivers
L_0x7f41432d14e8 .functor BUFT 1, C8<330330330330330330330330>, C4<0>, C4<0>, C4<0>;
RS_0x7f41436711a8 .resolv tri, L_0x7f41432d14e8, L_0x55914e61d3a0;
v0x55914e4bd920_0 .net8 "WADDR_net", 7 0, RS_0x7f41436711a8;  2 drivers, strength-aware
v0x55914e4c5010_0 .net "WCLK", 0 0, v0x55914ec16190_0;  alias, 1 drivers
v0x55914e4c50b0_0 .net "WCLKE", 0 0, v0x55914e60c9f0_0;  alias, 1 drivers
v0x55914e4c5170_0 .net "WCLKE_i", 0 0, L_0x55914e61cca0;  1 drivers
v0x55914e4c5230_0 .net8 "WCLKE_net", 0 0, RS_0x7f4143671238;  2 drivers, strength-aware
v0x55914e4c52f0_0 .net "WCLK_i", 0 0, L_0x55914e61ca10;  1 drivers
v0x55914e4c53b0_0 .net "WDATA", 15 0, v0x55914e60c8e0_0;  alias, 1 drivers
v0x55914e4ce140_0 .net "WE", 0 0, v0x55914e60c9f0_0;  alias, 1 drivers
v0x55914e4ce1e0_0 .net "WE_i", 0 0, L_0x55914e61f540;  1 drivers
v0x55914e4ce280_0 .net8 "WE_net", 0 0, RS_0x7f41436712f8;  2 drivers, strength-aware
v0x55914e4ce340_0 .var/i "i", 31 0;
v0x55914e4ce420 .array "mem", 0 5119, 0 0;
E_0x55914e776b10 .event posedge, v0x55914e4b0bc0_0;
E_0x55914e7325d0 .event posedge, v0x55914e4c52f0_0;
S_0x55914e4d87e0 .scope function.vec4.s1, "COMPATIBLE_WIDTH" "COMPATIBLE_WIDTH" 6 137, 6 137 0, S_0x55914e86d9a0;
 .timescale 0 0;
; Variable COMPATIBLE_WIDTH is vec4 return value of scope S_0x55914e4d87e0
v0x55914e5110e0_0 .var/i "w1", 31 0;
v0x55914e582cc0_0 .var/i "w2", 31 0;
TD_UFIB_tb.RAMBlock.RamReadWriteArbiter.DqReadSyncFifoController.TrionSDPBRAM\x5B0\x5D.TrionSDPBRAM.EFX_RAM_5K.COMPATIBLE_WIDTH ;
    %load/vec4 v0x55914e5110e0_0;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x55914e5110e0_0;
    %pushi/vec4 2, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x55914e5110e0_0;
    %pushi/vec4 4, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x55914e5110e0_0;
    %pushi/vec4 8, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x55914e5110e0_0;
    %pushi/vec4 16, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x55914e582cc0_0;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x55914e582cc0_0;
    %pushi/vec4 2, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x55914e582cc0_0;
    %pushi/vec4 4, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x55914e582cc0_0;
    %pushi/vec4 8, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x55914e582cc0_0;
    %pushi/vec4 16, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %and;
    %load/vec4 v0x55914e5110e0_0;
    %pushi/vec4 5, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x55914e5110e0_0;
    %pushi/vec4 10, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x55914e5110e0_0;
    %pushi/vec4 20, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x55914e582cc0_0;
    %pushi/vec4 5, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x55914e582cc0_0;
    %pushi/vec4 10, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x55914e582cc0_0;
    %pushi/vec4 20, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %and;
    %or;
    %ret/vec4 0, 0, 1;  Assign to COMPATIBLE_WIDTH (store_vec4_to_lval)
    %end;
S_0x55914e4f0b90 .scope generate, "genblk2" "genblk2" 6 252, 6 252 0, S_0x55914e86d9a0;
 .timescale 0 0;
S_0x55914e4f0d90 .scope task, "read_ram" "read_ram" 6 201, 6 201 0, S_0x55914e86d9a0;
 .timescale 0 0;
v0x55914e821170_0 .var "addr", 7 0;
v0x55914e5020a0_0 .var "rdata", 15 0;
TD_UFIB_tb.RAMBlock.RamReadWriteArbiter.DqReadSyncFifoController.TrionSDPBRAM\x5B0\x5D.TrionSDPBRAM.EFX_RAM_5K.read_ram ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55914e4ce340_0, 0, 32;
T_40.91 ;
    %load/vec4 v0x55914e4ce340_0;
    %cmpi/u 16, 0, 32;
    %jmp/0xz T_40.92, 5;
    %load/vec4 v0x55914e821170_0;
    %pad/u 33;
    %muli 16, 0, 33;
    %load/vec4 v0x55914e4ce340_0;
    %pad/u 33;
    %add;
    %ix/vec4 4;
    %load/vec4a v0x55914e4ce420, 4;
    %ix/getv/s 4, v0x55914e4ce340_0;
    %store/vec4 v0x55914e5020a0_0, 4, 1;
    %load/vec4 v0x55914e4ce340_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55914e4ce340_0, 0, 32;
    %jmp T_40.91;
T_40.92 ;
    %end;
S_0x55914e54d380 .scope task, "write_ram" "write_ram" 6 211, 6 211 0, S_0x55914e86d9a0;
 .timescale 0 0;
v0x55914e8c5810_0 .var "addr", 7 0;
v0x55914e54d5c0_0 .var "wdata", 15 0;
TD_UFIB_tb.RAMBlock.RamReadWriteArbiter.DqReadSyncFifoController.TrionSDPBRAM\x5B0\x5D.TrionSDPBRAM.EFX_RAM_5K.write_ram ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55914e4ce340_0, 0, 32;
T_41.93 ;
    %load/vec4 v0x55914e4ce340_0;
    %cmpi/u 16, 0, 32;
    %jmp/0xz T_41.94, 5;
    %load/vec4 v0x55914e54d5c0_0;
    %load/vec4 v0x55914e4ce340_0;
    %part/s 1;
    %load/vec4 v0x55914e8c5810_0;
    %pad/u 33;
    %muli 16, 0, 33;
    %load/vec4 v0x55914e4ce340_0;
    %pad/u 33;
    %add;
    %ix/vec4 4;
    %store/vec4a v0x55914e4ce420, 4, 0;
    %load/vec4 v0x55914e4ce340_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55914e4ce340_0, 0, 32;
    %jmp T_41.93;
T_41.94 ;
    %end;
S_0x55914e518870 .scope function.vec4.s8, "fBitWidth" "fBitWidth" 4 181, 4 181 0, S_0x55914e80bb50;
 .timescale 0 0;
; Variable fBitWidth is vec4 return value of scope S_0x55914e518870
v0x55914e518b00_0 .var/i "i", 31 0;
v0x55914e5248b0_0 .var "iVAL", 31 0;
TD_UFIB_tb.RAMBlock.RamReadWriteArbiter.DqReadSyncFifoController.fBitWidth ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55914e518b00_0, 0, 32;
T_42.95 ;
    %load/vec4 v0x55914e518b00_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_42.96, 5;
    %load/vec4 v0x55914e5248b0_0;
    %load/vec4 v0x55914e518b00_0;
    %part/s 1;
    %flag_set/vec4 8;
    %jmp/0xz  T_42.97, 8;
    %load/vec4 v0x55914e518b00_0;
    %addi 1, 0, 32;
    %pad/s 8;
    %ret/vec4 0, 0, 8;  Assign to fBitWidth (store_vec4_to_lval)
T_42.97 ;
    %load/vec4 v0x55914e518b00_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55914e518b00_0, 0, 32;
    %jmp T_42.95;
T_42.96 ;
    %retload/vec4 0; Load fBitWidth (draw_signal_vec4)
    %pad/u 32;
    %cmpi/ne 1, 0, 32;
    %jmp/0xz  T_42.99, 4;
    %retload/vec4 0; Load fBitWidth (draw_signal_vec4)
    %subi 1, 0, 8;
    %ret/vec4 0, 0, 8;  Assign to fBitWidth (store_vec4_to_lval)
T_42.99 ;
    %end;
S_0x55914e524970 .scope function.vec4.s8, "f_barm_gennum" "f_barm_gennum" 4 157, 4 157 0, S_0x55914e80bb50;
 .timescale 0 0;
; Variable f_barm_gennum is vec4 return value of scope S_0x55914e524970
v0x55914e524c30_0 .var/i "i", 31 0;
v0x55914e597e40_0 .var "lpDataWidth", 31 0;
v0x55914e597f00_0 .var "pFifoBitWidth", 31 0;
TD_UFIB_tb.RAMBlock.RamReadWriteArbiter.DqReadSyncFifoController.f_barm_gennum ;
    %load/vec4 v0x55914e597f00_0;
    %load/vec4 v0x55914e597e40_0;
    %cmp/u;
    %flag_or 5, 4;
    %jmp/0xz  T_43.101, 5;
    %pushi/vec4 1, 0, 8;
    %ret/vec4 0, 0, 8;  Assign to f_barm_gennum (store_vec4_to_lval)
    %jmp T_43.102;
T_43.101 ;
    %pushi/vec4 1, 0, 8;
    %ret/vec4 0, 0, 8;  Assign to f_barm_gennum (store_vec4_to_lval)
    %load/vec4 v0x55914e597f00_0;
    %store/vec4 v0x55914e524c30_0, 0, 32;
T_43.103 ;
    %load/vec4 v0x55914e597e40_0;
    %load/vec4 v0x55914e524c30_0;
    %cmp/u;
    %jmp/0xz T_43.104, 5;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %retload/vec4 0;
    %pushi/vec4 1, 0, 8;
    %add;
    %ret/vec4 0, 0, 8;
    %load/vec4 v0x55914e524c30_0;
    %load/vec4 v0x55914e597e40_0;
    %sub;
    %store/vec4 v0x55914e524c30_0, 0, 32;
    %jmp T_43.103;
T_43.104 ;
T_43.102 ;
    %end;
S_0x55914e597fe0 .scope function.vec4.s8, "f_get_datawidth" "f_get_datawidth" 4 141, 4 141 0, S_0x55914e80bb50;
 .timescale 0 0;
; Variable f_get_datawidth is vec4 return value of scope S_0x55914e597fe0
v0x55914e42bcf0_0 .var "pFifoDepth", 31 0;
TD_UFIB_tb.RAMBlock.RamReadWriteArbiter.DqReadSyncFifoController.f_get_datawidth ;
    %load/vec4 v0x55914e42bcf0_0;
    %dup/vec4;
    %pushi/vec4 256, 0, 32;
    %cmp/u;
    %jmp/1 T_44.105, 6;
    %dup/vec4;
    %pushi/vec4 512, 0, 32;
    %cmp/u;
    %jmp/1 T_44.106, 6;
    %dup/vec4;
    %pushi/vec4 1024, 0, 32;
    %cmp/u;
    %jmp/1 T_44.107, 6;
    %dup/vec4;
    %pushi/vec4 2048, 0, 32;
    %cmp/u;
    %jmp/1 T_44.108, 6;
    %dup/vec4;
    %pushi/vec4 4096, 0, 32;
    %cmp/u;
    %jmp/1 T_44.109, 6;
    %pushi/vec4 0, 0, 8;
    %ret/vec4 0, 0, 8;  Assign to f_get_datawidth (store_vec4_to_lval)
    %jmp T_44.111;
T_44.105 ;
    %pushi/vec4 16, 0, 8;
    %ret/vec4 0, 0, 8;  Assign to f_get_datawidth (store_vec4_to_lval)
    %jmp T_44.111;
T_44.106 ;
    %pushi/vec4 8, 0, 8;
    %ret/vec4 0, 0, 8;  Assign to f_get_datawidth (store_vec4_to_lval)
    %jmp T_44.111;
T_44.107 ;
    %pushi/vec4 4, 0, 8;
    %ret/vec4 0, 0, 8;  Assign to f_get_datawidth (store_vec4_to_lval)
    %jmp T_44.111;
T_44.108 ;
    %pushi/vec4 2, 0, 8;
    %ret/vec4 0, 0, 8;  Assign to f_get_datawidth (store_vec4_to_lval)
    %jmp T_44.111;
T_44.109 ;
    %pushi/vec4 1, 0, 8;
    %ret/vec4 0, 0, 8;  Assign to f_get_datawidth (store_vec4_to_lval)
    %jmp T_44.111;
T_44.111 ;
    %pop/vec4 1;
    %end;
S_0x55914e47d900 .scope module, "DqWriteSyncFifoController" "SyncFifoController" 11 50, 4 20 0, S_0x55914eaccc00;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "iWd";
    .port_info 1 /INPUT 1 "iWe";
    .port_info 2 /OUTPUT 1 "oFull";
    .port_info 3 /OUTPUT 16 "oRd";
    .port_info 4 /INPUT 1 "iRe";
    .port_info 5 /OUTPUT 1 "oRvd";
    .port_info 6 /OUTPUT 1 "oEmp";
    .port_info 7 /INPUT 1 "inARST";
    .port_info 8 /INPUT 1 "iCLK";
P_0x55914e47da90 .param/l "lpBramGenNum" 1 4 95, C4<00000001>;
P_0x55914e47dad0 .param/l "lpDataWidth" 1 4 94, C4<00010000>;
P_0x55914e47db10 .param/l "pAddrWidth" 1 4 40, C4<00001000>;
P_0x55914e47db50 .param/l "pFifoBitWidth" 0 4 22, +C4<00000000000000000000000000010000>;
P_0x55914e47db90 .param/str "pFifoBlockRam" 0 4 23, "yes";
P_0x55914e47dbd0 .param/l "pFifoDepth" 0 4 21, +C4<00000000000000000000000100000000>;
L_0x55914e642820 .functor BUFZ 1, v0x55914ebf4390_0, C4<0>, C4<0>, C4<0>;
L_0x55914e645b60 .functor BUFZ 1, v0x55914ebf4750_0, C4<0>, C4<0>, C4<0>;
L_0x55914e645cc0 .functor BUFZ 16, v0x55914ebf22c0_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x7f41432d10b0 .functor BUFT 1, C4<00000001>, C4<0>, C4<0>, C4<0>;
v0x55914ebf3d50_0 .net/2u *"_ivl_0", 7 0, L_0x7f41432d10b0;  1 drivers
v0x55914ebf3df0_0 .net "iCLK", 0 0, v0x55914ec16190_0;  alias, 1 drivers
v0x55914ebf3e90_0 .net "iRe", 0 0, v0x55914ebf5cc0_0;  alias, 1 drivers
v0x55914ebf3f30_0 .net "iWd", 15 0, L_0x55914e6f55e0;  alias, 1 drivers
v0x55914ebf3fd0_0 .net "iWe", 0 0, L_0x55914ec29180;  1 drivers
v0x55914ebf4070_0 .net "inARST", 0 0, v0x55914ec16c40_0;  alias, 1 drivers
v0x55914ebf4110_0 .net "oEmp", 0 0, L_0x55914e642820;  alias, 1 drivers
v0x55914ebf41b0_0 .net "oFull", 0 0, v0x55914ebf4430_0;  1 drivers
v0x55914ebf4250_0 .net "oRd", 15 0, L_0x55914e645cc0;  alias, 1 drivers
v0x55914ebf42f0_0 .net "oRvd", 0 0, L_0x55914e645b60;  1 drivers
v0x55914ebf4390_0 .var "qEmp", 0 0;
v0x55914ebf4430_0 .var "qFull", 0 0;
v0x55914ebf44d0_0 .var "qRe", 0 0;
v0x55914ebf4570 .array "qWd", 0 0, 15 0;
v0x55914ebf4610_0 .var "qWe", 0 0;
v0x55914ebf46b0_0 .var "rRa", 7 0;
v0x55914ebf4750_0 .var "rRe", 0 0;
v0x55914ebf4900_0 .var "rWa", 7 0;
v0x55914ebf49a0_0 .net "wRd", 15 0, v0x55914ebf22c0_0;  1 drivers
v0x55914ebf4a40_0 .net "wWa", 7 0, L_0x55914ec28fc0;  1 drivers
E_0x55914e788b50/0 .event edge, v0x55914ebf4a40_0, v0x55914e601af0_0, v0x55914ebf25e0_0, v0x55914ebf3fd0_0;
E_0x55914e788b50/1 .event edge, v0x55914ebf4430_0, v0x55914e7920f0_0, v0x55914ebf4390_0;
E_0x55914e788b50 .event/or E_0x55914e788b50/0, E_0x55914e788b50/1;
L_0x55914ec28fc0 .arith/sum 8, v0x55914ebf4900_0, L_0x7f41432d10b0;
S_0x55914e491dd0 .scope generate, "TrionSDPBRAM[0]" "TrionSDPBRAM[0]" 4 101, 4 101 0, S_0x55914e47d900;
 .timescale 0 0;
P_0x55914e491ff0 .param/l "x" 0 4 101, +C4<00>;
E_0x55914e472200 .event edge, v0x55914ebf3f30_0;
S_0x55914e559c90 .scope module, "TrionSDPBRAM" "TrionSDPBRAM" 4 106, 5 12 0, S_0x55914e491dd0;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "iWd";
    .port_info 1 /INPUT 8 "iWa";
    .port_info 2 /INPUT 1 "iWe";
    .port_info 3 /OUTPUT 16 "oRd";
    .port_info 4 /INPUT 8 "iRa";
    .port_info 5 /INPUT 1 "iRe";
    .port_info 6 /INPUT 1 "iRCLK";
    .port_info 7 /INPUT 1 "iWCLK";
P_0x55914e8cacf0 .param/l "pAddrWidth" 0 5 14, C4<00001000>;
P_0x55914e8cad30 .param/l "pDataWidth" 0 5 13, C4<00010000>;
v0x55914ebf2e00_0 .net "iRCLK", 0 0, v0x55914ec16190_0;  alias, 1 drivers
v0x55914ebf2ea0_0 .net "iRa", 7 0, v0x55914ebf46b0_0;  1 drivers
v0x55914ebf2f40_0 .net "iRe", 0 0, v0x55914ebf44d0_0;  1 drivers
v0x55914ebf2fe0_0 .net "iWCLK", 0 0, v0x55914ec16190_0;  alias, 1 drivers
v0x55914ebf3080_0 .net "iWa", 7 0, v0x55914ebf4900_0;  1 drivers
v0x55914ebf4570_0 .array/port v0x55914ebf4570, 0;
v0x55914ebf3120_0 .net "iWd", 15 0, v0x55914ebf4570_0;  1 drivers
v0x55914ebf31c0_0 .net "iWe", 0 0, v0x55914ebf4610_0;  1 drivers
v0x55914ebf3260_0 .net "oRd", 15 0, v0x55914ebf22c0_0;  alias, 1 drivers
S_0x55914e7a31e0 .scope module, "EFX_RAM_5K" "EFX_RAM_5K" 5 58, 6 36 0, S_0x55914e559c90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "WCLK";
    .port_info 1 /INPUT 1 "WE";
    .port_info 2 /INPUT 1 "WCLKE";
    .port_info 3 /INPUT 16 "WDATA";
    .port_info 4 /INPUT 8 "WADDR";
    .port_info 5 /INPUT 1 "RCLK";
    .port_info 6 /INPUT 1 "RE";
    .port_info 7 /OUTPUT 16 "RDATA";
    .port_info 8 /INPUT 8 "RADDR";
P_0x55914ebf18d0 .param/l "INIT_0" 0 6 53, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x55914ebf1910 .param/l "INIT_1" 0 6 54, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x55914ebf1950 .param/l "INIT_10" 0 6 69, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x55914ebf1990 .param/l "INIT_11" 0 6 70, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x55914ebf19d0 .param/l "INIT_12" 0 6 71, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x55914ebf1a10 .param/l "INIT_13" 0 6 72, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x55914ebf1a50 .param/l "INIT_2" 0 6 55, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x55914ebf1a90 .param/l "INIT_3" 0 6 56, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x55914ebf1ad0 .param/l "INIT_4" 0 6 57, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x55914ebf1b10 .param/l "INIT_5" 0 6 58, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x55914ebf1b50 .param/l "INIT_6" 0 6 59, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x55914ebf1b90 .param/l "INIT_7" 0 6 60, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x55914ebf1bd0 .param/l "INIT_8" 0 6 61, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x55914ebf1c10 .param/l "INIT_9" 0 6 62, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x55914ebf1c50 .param/l "INIT_A" 0 6 63, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x55914ebf1c90 .param/l "INIT_B" 0 6 64, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x55914ebf1cd0 .param/l "INIT_C" 0 6 65, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x55914ebf1d10 .param/l "INIT_D" 0 6 66, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x55914ebf1d50 .param/l "INIT_E" 0 6 67, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x55914ebf1d90 .param/l "INIT_F" 0 6 68, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x55914ebf1dd0 .param/l "MEMORY_SIZE" 1 6 94, +C4<0000000000000000000000000000000000000000000000000001010000000000>;
P_0x55914ebf1e10 .param/l "OUTPUT_REG" 0 6 51, C4<0>;
P_0x55914ebf1e50 .param/l "RCLK_POLARITY" 0 6 46, C4<1>;
P_0x55914ebf1e90 .param/l "READ_AWIDTH" 1 6 74, +C4<00000000000000000000000000001000>;
P_0x55914ebf1ed0 .param/l "READ_WIDTH" 0 6 49, C4<00010000>;
P_0x55914ebf1f10 .param/l "RE_POLARITY" 0 6 47, C4<1>;
P_0x55914ebf1f50 .param/l "WCLKE_POLARITY" 0 6 44, C4<1>;
P_0x55914ebf1f90 .param/l "WCLK_POLARITY" 0 6 43, C4<1>;
P_0x55914ebf1fd0 .param/l "WE_POLARITY" 0 6 45, C4<1>;
P_0x55914ebf2010 .param/l "WRITE_AWIDTH" 1 6 84, +C4<00000000000000000000000000001000>;
P_0x55914ebf2050 .param/str "WRITE_MODE" 0 6 52, "READ_FIRST";
P_0x55914ebf2090 .param/l "WRITE_WIDTH" 0 6 50, C4<00010000>;
L_0x55914e635240 .functor BUFZ 1, v0x55914ebf4610_0, C4<0>, C4<0>, C4<0>;
L_0x55914e635fe0 .functor BUFZ 1, v0x55914ebf4610_0, C4<0>, C4<0>, C4<0>;
L_0x55914e6366b0 .functor BUFZ 1, v0x55914ebf44d0_0, C4<0>, C4<0>, C4<0>;
L_0x55914e62da70 .functor BUFZ 8, v0x55914ebf4900_0, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x55914e62d4d0 .functor BUFZ 8, v0x55914ebf46b0_0, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x55914e62f2a0 .functor BUFZ 1, v0x55914ec16190_0, C4<0>, C4<0>, C4<0>;
L_0x7f41432d0f90 .functor BUFT 1, C8<331>, C4<0>, C4<0>, C4<0>;
RS_0x7f4143671fb8 .resolv tri, L_0x7f41432d0f90, L_0x55914e635fe0;
L_0x55914e62ee20 .functor BUFZ 1, RS_0x7f4143671fb8, C4<0>, C4<0>, C4<0>;
L_0x7f41432d0f48 .functor BUFT 1, C8<330>, C4<0>, C4<0>, C4<0>;
RS_0x7f4143672078 .resolv tri, L_0x7f41432d0f48, L_0x55914e635240;
L_0x55914e642c80 .functor BUFZ 1, RS_0x7f4143672078, C4<0>, C4<0>, C4<0>;
L_0x55914e645880 .functor BUFZ 1, v0x55914ec16190_0, C4<0>, C4<0>, C4<0>;
L_0x7f41432d0fd8 .functor BUFT 1, C8<331>, C4<0>, C4<0>, C4<0>;
RS_0x7f4143671ec8 .resolv tri, L_0x7f41432d0fd8, L_0x55914e6366b0;
L_0x55914e641900 .functor BUFZ 1, RS_0x7f4143671ec8, C4<0>, C4<0>, C4<0>;
v0x55914e601af0_0 .net "RADDR", 7 0, v0x55914ebf46b0_0;  alias, 1 drivers
L_0x7f41432d1068 .functor BUFT 1, C8<330330330330330330330330>, C4<0>, C4<0>, C4<0>;
RS_0x7f4143671d18 .resolv tri, L_0x7f41432d1068, L_0x55914e62d4d0;
v0x55914e55d100_0 .net8 "RADDR_net", 7 0, RS_0x7f4143671d18;  2 drivers, strength-aware
v0x55914e55d1e0_0 .net "RCLK", 0 0, v0x55914ec16190_0;  alias, 1 drivers
v0x55914e55a090_0 .net "RCLK_i", 0 0, L_0x55914e645880;  1 drivers
v0x55914ebf20e0_0 .net "RDATA", 15 0, v0x55914ebf22c0_0;  alias, 1 drivers
v0x55914ebf2180_0 .var "RDATA_early", 15 0;
v0x55914ebf2220_0 .var "RDATA_late", 15 0;
v0x55914ebf22c0_0 .var "RDATA_out", 15 0;
v0x55914ebf2360_0 .var "RDATA_reg", 15 0;
v0x55914ebf2400_0 .net "RE", 0 0, v0x55914ebf44d0_0;  alias, 1 drivers
v0x55914ebf24a0_0 .net "RE_i", 0 0, L_0x55914e641900;  1 drivers
v0x55914ebf2540_0 .net8 "RE_net", 0 0, RS_0x7f4143671ec8;  2 drivers, strength-aware
v0x55914ebf25e0_0 .net "WADDR", 7 0, v0x55914ebf4900_0;  alias, 1 drivers
L_0x7f41432d1020 .functor BUFT 1, C8<330330330330330330330330>, C4<0>, C4<0>, C4<0>;
RS_0x7f4143671f28 .resolv tri, L_0x7f41432d1020, L_0x55914e62da70;
v0x55914ebf2680_0 .net8 "WADDR_net", 7 0, RS_0x7f4143671f28;  2 drivers, strength-aware
v0x55914ebf2720_0 .net "WCLK", 0 0, v0x55914ec16190_0;  alias, 1 drivers
v0x55914ebf27c0_0 .net "WCLKE", 0 0, v0x55914ebf4610_0;  alias, 1 drivers
v0x55914ebf2860_0 .net "WCLKE_i", 0 0, L_0x55914e62ee20;  1 drivers
v0x55914ebf2900_0 .net8 "WCLKE_net", 0 0, RS_0x7f4143671fb8;  2 drivers, strength-aware
v0x55914ebf29a0_0 .net "WCLK_i", 0 0, L_0x55914e62f2a0;  1 drivers
v0x55914ebf2a40_0 .net "WDATA", 15 0, v0x55914ebf4570_0;  alias, 1 drivers
v0x55914ebf2ae0_0 .net "WE", 0 0, v0x55914ebf4610_0;  alias, 1 drivers
v0x55914ebf2b80_0 .net "WE_i", 0 0, L_0x55914e642c80;  1 drivers
v0x55914ebf2c20_0 .net8 "WE_net", 0 0, RS_0x7f4143672078;  2 drivers, strength-aware
v0x55914ebf2cc0_0 .var/i "i", 31 0;
v0x55914ebf2d60 .array "mem", 0 5119, 0 0;
E_0x55914e682c30 .event posedge, v0x55914e55a090_0;
E_0x55914e6017f0 .event posedge, v0x55914ebf29a0_0;
S_0x55914e601850 .scope function.vec4.s1, "COMPATIBLE_WIDTH" "COMPATIBLE_WIDTH" 6 137, 6 137 0, S_0x55914e7a31e0;
 .timescale 0 0;
; Variable COMPATIBLE_WIDTH is vec4 return value of scope S_0x55914e601850
v0x55914e5f1cd0_0 .var/i "w1", 31 0;
v0x55914e5e1550_0 .var/i "w2", 31 0;
TD_UFIB_tb.RAMBlock.RamReadWriteArbiter.DqWriteSyncFifoController.TrionSDPBRAM\x5B0\x5D.TrionSDPBRAM.EFX_RAM_5K.COMPATIBLE_WIDTH ;
    %load/vec4 v0x55914e5f1cd0_0;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x55914e5f1cd0_0;
    %pushi/vec4 2, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x55914e5f1cd0_0;
    %pushi/vec4 4, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x55914e5f1cd0_0;
    %pushi/vec4 8, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x55914e5f1cd0_0;
    %pushi/vec4 16, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x55914e5e1550_0;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x55914e5e1550_0;
    %pushi/vec4 2, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x55914e5e1550_0;
    %pushi/vec4 4, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x55914e5e1550_0;
    %pushi/vec4 8, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x55914e5e1550_0;
    %pushi/vec4 16, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %and;
    %load/vec4 v0x55914e5f1cd0_0;
    %pushi/vec4 5, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x55914e5f1cd0_0;
    %pushi/vec4 10, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x55914e5f1cd0_0;
    %pushi/vec4 20, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x55914e5e1550_0;
    %pushi/vec4 5, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x55914e5e1550_0;
    %pushi/vec4 10, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x55914e5e1550_0;
    %pushi/vec4 20, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %and;
    %or;
    %ret/vec4 0, 0, 1;  Assign to COMPATIBLE_WIDTH (store_vec4_to_lval)
    %end;
S_0x55914e606b40 .scope generate, "genblk2" "genblk2" 6 252, 6 252 0, S_0x55914e7a31e0;
 .timescale 0 0;
S_0x55914e606d40 .scope task, "read_ram" "read_ram" 6 201, 6 201 0, S_0x55914e7a31e0;
 .timescale 0 0;
v0x55914e5d0dd0_0 .var "addr", 7 0;
v0x55914e5bc800_0 .var "rdata", 15 0;
TD_UFIB_tb.RAMBlock.RamReadWriteArbiter.DqWriteSyncFifoController.TrionSDPBRAM\x5B0\x5D.TrionSDPBRAM.EFX_RAM_5K.read_ram ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55914ebf2cc0_0, 0, 32;
T_46.112 ;
    %load/vec4 v0x55914ebf2cc0_0;
    %cmpi/u 16, 0, 32;
    %jmp/0xz T_46.113, 5;
    %load/vec4 v0x55914e5d0dd0_0;
    %pad/u 33;
    %muli 16, 0, 33;
    %load/vec4 v0x55914ebf2cc0_0;
    %pad/u 33;
    %add;
    %ix/vec4 4;
    %load/vec4a v0x55914ebf2d60, 4;
    %ix/getv/s 4, v0x55914ebf2cc0_0;
    %store/vec4 v0x55914e5bc800_0, 4, 1;
    %load/vec4 v0x55914ebf2cc0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55914ebf2cc0_0, 0, 32;
    %jmp T_46.112;
T_46.113 ;
    %end;
S_0x55914e55ce20 .scope task, "write_ram" "write_ram" 6 211, 6 211 0, S_0x55914e7a31e0;
 .timescale 0 0;
v0x55914e5b0920_0 .var "addr", 7 0;
v0x55914e5a1af0_0 .var "wdata", 15 0;
TD_UFIB_tb.RAMBlock.RamReadWriteArbiter.DqWriteSyncFifoController.TrionSDPBRAM\x5B0\x5D.TrionSDPBRAM.EFX_RAM_5K.write_ram ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55914ebf2cc0_0, 0, 32;
T_47.114 ;
    %load/vec4 v0x55914ebf2cc0_0;
    %cmpi/u 16, 0, 32;
    %jmp/0xz T_47.115, 5;
    %load/vec4 v0x55914e5a1af0_0;
    %load/vec4 v0x55914ebf2cc0_0;
    %part/s 1;
    %load/vec4 v0x55914e5b0920_0;
    %pad/u 33;
    %muli 16, 0, 33;
    %load/vec4 v0x55914ebf2cc0_0;
    %pad/u 33;
    %add;
    %ix/vec4 4;
    %store/vec4a v0x55914ebf2d60, 4, 0;
    %load/vec4 v0x55914ebf2cc0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55914ebf2cc0_0, 0, 32;
    %jmp T_47.114;
T_47.115 ;
    %end;
S_0x55914ebf3300 .scope function.vec4.s8, "fBitWidth" "fBitWidth" 4 181, 4 181 0, S_0x55914e47d900;
 .timescale 0 0;
; Variable fBitWidth is vec4 return value of scope S_0x55914ebf3300
v0x55914ebf3530_0 .var/i "i", 31 0;
v0x55914ebf35d0_0 .var "iVAL", 31 0;
TD_UFIB_tb.RAMBlock.RamReadWriteArbiter.DqWriteSyncFifoController.fBitWidth ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55914ebf3530_0, 0, 32;
T_48.116 ;
    %load/vec4 v0x55914ebf3530_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_48.117, 5;
    %load/vec4 v0x55914ebf35d0_0;
    %load/vec4 v0x55914ebf3530_0;
    %part/s 1;
    %flag_set/vec4 8;
    %jmp/0xz  T_48.118, 8;
    %load/vec4 v0x55914ebf3530_0;
    %addi 1, 0, 32;
    %pad/s 8;
    %ret/vec4 0, 0, 8;  Assign to fBitWidth (store_vec4_to_lval)
T_48.118 ;
    %load/vec4 v0x55914ebf3530_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55914ebf3530_0, 0, 32;
    %jmp T_48.116;
T_48.117 ;
    %retload/vec4 0; Load fBitWidth (draw_signal_vec4)
    %pad/u 32;
    %cmpi/ne 1, 0, 32;
    %jmp/0xz  T_48.120, 4;
    %retload/vec4 0; Load fBitWidth (draw_signal_vec4)
    %subi 1, 0, 8;
    %ret/vec4 0, 0, 8;  Assign to fBitWidth (store_vec4_to_lval)
T_48.120 ;
    %end;
S_0x55914ebf3670 .scope function.vec4.s8, "f_barm_gennum" "f_barm_gennum" 4 157, 4 157 0, S_0x55914e47d900;
 .timescale 0 0;
; Variable f_barm_gennum is vec4 return value of scope S_0x55914ebf3670
v0x55914ebf38a0_0 .var/i "i", 31 0;
v0x55914ebf3940_0 .var "lpDataWidth", 31 0;
v0x55914ebf39e0_0 .var "pFifoBitWidth", 31 0;
TD_UFIB_tb.RAMBlock.RamReadWriteArbiter.DqWriteSyncFifoController.f_barm_gennum ;
    %load/vec4 v0x55914ebf39e0_0;
    %load/vec4 v0x55914ebf3940_0;
    %cmp/u;
    %flag_or 5, 4;
    %jmp/0xz  T_49.122, 5;
    %pushi/vec4 1, 0, 8;
    %ret/vec4 0, 0, 8;  Assign to f_barm_gennum (store_vec4_to_lval)
    %jmp T_49.123;
T_49.122 ;
    %pushi/vec4 1, 0, 8;
    %ret/vec4 0, 0, 8;  Assign to f_barm_gennum (store_vec4_to_lval)
    %load/vec4 v0x55914ebf39e0_0;
    %store/vec4 v0x55914ebf38a0_0, 0, 32;
T_49.124 ;
    %load/vec4 v0x55914ebf3940_0;
    %load/vec4 v0x55914ebf38a0_0;
    %cmp/u;
    %jmp/0xz T_49.125, 5;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %retload/vec4 0;
    %pushi/vec4 1, 0, 8;
    %add;
    %ret/vec4 0, 0, 8;
    %load/vec4 v0x55914ebf38a0_0;
    %load/vec4 v0x55914ebf3940_0;
    %sub;
    %store/vec4 v0x55914ebf38a0_0, 0, 32;
    %jmp T_49.124;
T_49.125 ;
T_49.123 ;
    %end;
S_0x55914ebf3a80 .scope function.vec4.s8, "f_get_datawidth" "f_get_datawidth" 4 141, 4 141 0, S_0x55914e47d900;
 .timescale 0 0;
; Variable f_get_datawidth is vec4 return value of scope S_0x55914ebf3a80
v0x55914ebf3cb0_0 .var "pFifoDepth", 31 0;
TD_UFIB_tb.RAMBlock.RamReadWriteArbiter.DqWriteSyncFifoController.f_get_datawidth ;
    %load/vec4 v0x55914ebf3cb0_0;
    %dup/vec4;
    %pushi/vec4 256, 0, 32;
    %cmp/u;
    %jmp/1 T_50.126, 6;
    %dup/vec4;
    %pushi/vec4 512, 0, 32;
    %cmp/u;
    %jmp/1 T_50.127, 6;
    %dup/vec4;
    %pushi/vec4 1024, 0, 32;
    %cmp/u;
    %jmp/1 T_50.128, 6;
    %dup/vec4;
    %pushi/vec4 2048, 0, 32;
    %cmp/u;
    %jmp/1 T_50.129, 6;
    %dup/vec4;
    %pushi/vec4 4096, 0, 32;
    %cmp/u;
    %jmp/1 T_50.130, 6;
    %pushi/vec4 0, 0, 8;
    %ret/vec4 0, 0, 8;  Assign to f_get_datawidth (store_vec4_to_lval)
    %jmp T_50.132;
T_50.126 ;
    %pushi/vec4 16, 0, 8;
    %ret/vec4 0, 0, 8;  Assign to f_get_datawidth (store_vec4_to_lval)
    %jmp T_50.132;
T_50.127 ;
    %pushi/vec4 8, 0, 8;
    %ret/vec4 0, 0, 8;  Assign to f_get_datawidth (store_vec4_to_lval)
    %jmp T_50.132;
T_50.128 ;
    %pushi/vec4 4, 0, 8;
    %ret/vec4 0, 0, 8;  Assign to f_get_datawidth (store_vec4_to_lval)
    %jmp T_50.132;
T_50.129 ;
    %pushi/vec4 2, 0, 8;
    %ret/vec4 0, 0, 8;  Assign to f_get_datawidth (store_vec4_to_lval)
    %jmp T_50.132;
T_50.130 ;
    %pushi/vec4 1, 0, 8;
    %ret/vec4 0, 0, 8;  Assign to f_get_datawidth (store_vec4_to_lval)
    %jmp T_50.132;
T_50.132 ;
    %pop/vec4 1;
    %end;
S_0x55914ebf7480 .scope module, "SynthesizerBlock" "SynthesizerBlock" 2 304, 12 8 0, S_0x55914ea518d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "iMIDI";
    .port_info 1 /OUTPUT 1 "oI2S_MCLK";
    .port_info 2 /OUTPUT 1 "oI2S_BCLK";
    .port_info 3 /OUTPUT 1 "oI2S_LRCLK";
    .port_info 4 /OUTPUT 1 "oI2S_SDATA";
    .port_info 5 /OUTPUT 8 "oMidiRd";
    .port_info 6 /OUTPUT 1 "oMidiVd";
    .port_info 7 /OUTPUT 32 "oSUsiRd";
    .port_info 8 /INPUT 32 "iSUsiWd";
    .port_info 9 /INPUT 32 "iSUsiAdrs";
    .port_info 10 /INPUT 16 "iMUfiRd";
    .port_info 11 /INPUT 32 "iMUfiAdrs";
    .port_info 12 /OUTPUT 16 "oMUfiWd";
    .port_info 13 /OUTPUT 32 "oMUfiAdrs";
    .port_info 14 /INPUT 1 "iMUfiRdy";
    .port_info 15 /INPUT 1 "iMRST";
    .port_info 16 /INPUT 1 "iSRST";
    .port_info 17 /INPUT 1 "inSRST";
    .port_info 18 /INPUT 1 "iMCLK";
    .port_info 19 /INPUT 1 "iSCLK";
P_0x55914ebf7610 .param/l "pAdrsMap" 0 12 11, C4<10>;
P_0x55914ebf7650 .param/l "pBlockAdrsWidth" 0 12 10, +C4<00000000000000000000000000000010>;
P_0x55914ebf7690 .param/l "pCsrActiveWidth" 0 12 14, +C4<00000000000000000000000000001000>;
P_0x55914ebf76d0 .param/l "pCsrAdrsWidth" 0 12 13, +C4<00000000000000000000000000010000>;
P_0x55914ebf7710 .param/l "pDmaAdrsWidth" 0 12 19, +C4<00000000000000000000000000001001>;
P_0x55914ebf7750 .param/l "pDmaBurstLength" 0 12 20, +C4<00000000000000000000000100000000>;
P_0x55914ebf7790 .param/l "pUfiAdrsBusWidth" 0 12 17, +C4<00000000000000000000000000100000>;
P_0x55914ebf77d0 .param/l "pUfiAdrsMap" 0 12 18, C4<0001>;
P_0x55914ebf7810 .param/l "pUfiDqBusWidth" 0 12 16, +C4<00000000000000000000000000010000>;
P_0x55914ebf7850 .param/l "pUsiBusWidth" 0 12 12, +C4<00000000000000000000000000100000>;
L_0x55914e639660 .functor BUFZ 8, L_0x55914ec28d40, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x55914e63aad0 .functor BUFZ 1, v0x55914ebfb080_0, C4<0>, C4<0>, C4<0>;
v0x55914ec0f8b0_0 .net "iMCLK", 0 0, v0x55914ec15980_0;  1 drivers
v0x55914ec0f950_0 .net "iMIDI", 0 0, o0x7f4143673f68;  alias, 0 drivers
v0x55914ec0f9f0_0 .net "iMRST", 0 0, v0x55914ec15ac0_0;  1 drivers
v0x55914ec0fa90_0 .net "iMUfiAdrs", 31 0, L_0x55914e683870;  alias, 1 drivers
v0x55914ec0fb30_0 .net "iMUfiRd", 15 0, L_0x55914e71b080;  alias, 1 drivers
v0x55914ec0fbd0_0 .net "iMUfiRdy", 0 0, L_0x55914ec28f20;  1 drivers
v0x55914ec0fc70_0 .net "iSCLK", 0 0, v0x55914ec16190_0;  alias, 1 drivers
v0x55914ec0fd10_0 .net "iSRST", 0 0, v0x55914ec16440_0;  alias, 1 drivers
v0x55914ec0fdb0_0 .net "iSUsiAdrs", 31 0, L_0x55914e74ea10;  alias, 1 drivers
v0x55914ec0fe50_0 .net "iSUsiWd", 31 0, L_0x55914e828040;  alias, 1 drivers
v0x55914ec0fef0_0 .net "inSRST", 0 0, v0x55914ec16c40_0;  alias, 1 drivers
v0x55914ec0ff90_0 .net "oI2S_BCLK", 0 0, L_0x55914e640a30;  alias, 1 drivers
v0x55914ec10030_0 .net "oI2S_LRCLK", 0 0, L_0x55914e6314f0;  alias, 1 drivers
v0x55914ec100d0_0 .net "oI2S_MCLK", 0 0, L_0x55914e640360;  alias, 1 drivers
v0x55914ec10170_0 .net "oI2S_SDATA", 0 0, L_0x55914ec28de0;  alias, 1 drivers
v0x55914ec10210_0 .net "oMUfiAdrs", 31 0, L_0x55914ec287a0;  alias, 1 drivers
v0x55914ec102b0_0 .net "oMUfiWd", 15 0, L_0x7f41432d0e28;  alias, 1 drivers
v0x55914ec10350_0 .net "oMidiRd", 7 0, L_0x55914e639660;  alias, 1 drivers
v0x55914ec103f0_0 .net "oMidiVd", 0 0, L_0x55914e63aad0;  alias, 1 drivers
v0x55914ec10490_0 .net "oSUsiRd", 31 0, v0x55914ebf9b20_0;  1 drivers
v0x55914ec10530_0 .var "qAudioData", 31 0;
v0x55914ec105d0_0 .var "qDmaRe", 0 0;
v0x55914ec10670_0 .net "wDmaAdrsEndCsr", 8 0, L_0x55914e6c5460;  1 drivers
v0x55914ec10710_0 .net "wDmaAdrsStartCsr", 8 0, L_0x55914e6c5760;  1 drivers
v0x55914ec107b0_0 .net "wDmaDoneCsr", 0 0, L_0x55914e638f90;  1 drivers
v0x55914ec10850_0 .net "wDmaEnableCsr", 0 0, L_0x55914e6bf6f0;  1 drivers
v0x55914ec108f0_0 .net "wDmaRd", 15 0, L_0x55914e690850;  1 drivers
v0x55914ec10990_0 .net "wDmaRvd", 0 0, L_0x55914e68c8e0;  1 drivers
v0x55914ec10a30_0 .net "wI2SModuleRstCsr", 0 0, L_0x55914e6c63e0;  1 drivers
v0x55914ec10ad0_0 .net "wI2SRdy", 0 0, L_0x55914e631bc0;  1 drivers
v0x55914ec10b70_0 .net "wMidiRd", 7 0, L_0x55914ec28d40;  1 drivers
v0x55914ec10c10_0 .net "wMidiVd", 0 0, v0x55914ebfb080_0;  1 drivers
E_0x55914e8a14a0 .event edge, v0x55914ec0e370_0, v0x55914ebf7ed0_0;
S_0x55914ebf7a90 .scope module, "I2SSignalGen" "I2SSignalGen" 12 148, 13 8 0, S_0x55914ebf7480;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "oI2S_MCLK";
    .port_info 1 /OUTPUT 1 "oI2S_BCLK";
    .port_info 2 /OUTPUT 1 "oI2S_LRCLK";
    .port_info 3 /OUTPUT 1 "oI2S_SDATA";
    .port_info 4 /INPUT 32 "iAudioData";
    .port_info 5 /OUTPUT 1 "oAudioDataRdy";
    .port_info 6 /INPUT 1 "iMRST";
    .port_info 7 /INPUT 1 "iMCLK";
P_0x55914e8ab080 .param/l "lpMclkCntWidth" 1 13 29, +C4<00000000000000000000000000001000>;
L_0x55914e640360 .functor BUFZ 1, v0x55914ec15980_0, C4<0>, C4<0>, C4<0>;
L_0x55914e640a30 .functor BUFZ 1, v0x55914ebf8510_0, C4<0>, C4<0>, C4<0>;
L_0x55914e6314f0 .functor BUFZ 1, v0x55914ebf85b0_0, C4<0>, C4<0>, C4<0>;
L_0x55914e631bc0 .functor BUFZ 1, v0x55914ebf88a0_0, C4<0>, C4<0>, C4<0>;
L_0x7f41432d0e70 .functor BUFT 1, C4<10000000000000000000000000000010>, C4<0>, C4<0>, C4<0>;
v0x55914ebf7cf0_0 .net "iAudioData", 31 0, L_0x7f41432d0e70;  1 drivers
v0x55914ebf7d90_0 .net "iMCLK", 0 0, v0x55914ec15980_0;  alias, 1 drivers
v0x55914ebf7e30_0 .net "iMRST", 0 0, v0x55914ec15ac0_0;  alias, 1 drivers
v0x55914ebf7ed0_0 .net "oAudioDataRdy", 0 0, L_0x55914e631bc0;  alias, 1 drivers
v0x55914ebf7f70_0 .net "oI2S_BCLK", 0 0, L_0x55914e640a30;  alias, 1 drivers
v0x55914ebf8010_0 .net "oI2S_LRCLK", 0 0, L_0x55914e6314f0;  alias, 1 drivers
v0x55914ebf80b0_0 .net "oI2S_MCLK", 0 0, L_0x55914e640360;  alias, 1 drivers
v0x55914ebf8150_0 .net "oI2S_SDATA", 0 0, L_0x55914ec28de0;  alias, 1 drivers
v0x55914ebf81f0_0 .var "qBclkCke", 0 0;
v0x55914ebf8290_0 .var "qLRclkCke", 0 0;
v0x55914ebf8330_0 .var "qRdyCke", 0 0;
v0x55914ebf83d0_0 .var "qSdata", 31 0;
v0x55914ebf8470_0 .var "qSdataSftCke", 0 0;
v0x55914ebf8510_0 .var "rBclk", 0 0;
v0x55914ebf85b0_0 .var "rLRclk", 0 0;
v0x55914ebf8650_0 .var "rMclkBCnt", 1 0;
v0x55914ebf86f0_0 .var "rMclkLRCnt", 7 0;
v0x55914ebf88a0_0 .var "rRdy", 0 0;
v0x55914ebf8940_0 .var "rSdata", 31 0;
E_0x55914e8a14e0 .event edge, v0x55914ebf7cf0_0;
E_0x55914e8ac260/0 .event edge, v0x55914ebf8650_0, v0x55914ebf86f0_0, v0x55914ebf81f0_0, v0x55914ebf8510_0;
E_0x55914e8ac260/1 .event edge, v0x55914ebf8290_0, v0x55914ebf85b0_0;
E_0x55914e8ac260 .event/or E_0x55914e8ac260/0, E_0x55914e8ac260/1;
E_0x55914e8aec00 .event negedge, v0x55914ebf7d90_0;
L_0x55914ec28de0 .part v0x55914ebf8940_0, 31, 1;
S_0x55914ebf89e0 .scope module, "SynthesizerCsr" "SynthesizerCsr" 12 69, 14 13 0, S_0x55914ebf7480;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "oSUsiRd";
    .port_info 1 /INPUT 32 "iSUsiWd";
    .port_info 2 /INPUT 32 "iSUsiAdrs";
    .port_info 3 /OUTPUT 1 "oI2SModuleRst";
    .port_info 4 /OUTPUT 9 "oDmaAdrsStart";
    .port_info 5 /OUTPUT 9 "oDmaAdrsEnd";
    .port_info 6 /OUTPUT 1 "oDmaEnable";
    .port_info 7 /INPUT 1 "iDmaDone";
    .port_info 8 /INPUT 1 "iSRST";
    .port_info 9 /INPUT 1 "iSCLK";
P_0x55914e43dc70 .param/l "pAdrsMap" 0 14 15, C4<10>;
P_0x55914e43dcb0 .param/l "pBlockAdrsWidth" 0 14 14, +C4<00000000000000000000000000000010>;
P_0x55914e43dcf0 .param/l "pCsrActiveWidth" 0 14 18, +C4<00000000000000000000000000001000>;
P_0x55914e43dd30 .param/l "pCsrAdrsWidth" 0 14 17, +C4<00000000000000000000000000010000>;
P_0x55914e43dd70 .param/l "pDmaAdrsWidth" 0 14 19, +C4<00000000000000000000000000001001>;
P_0x55914e43ddb0 .param/l "pUsiBusWidth" 0 14 16, +C4<00000000000000000000000000100000>;
P_0x55914e43ddf0 .param/l "p_non_variable" 0 14 20, +C4<00000000000000000000000000000000>;
L_0x55914e6c63e0 .functor BUFZ 1, v0x55914ebf9a80_0, C4<0>, C4<0>, C4<0>;
L_0x55914e6c5760 .functor BUFZ 9, v0x55914ebf9790_0, C4<000000000>, C4<000000000>, C4<000000000>;
L_0x55914e6c5460 .functor BUFZ 9, v0x55914ebf96f0_0, C4<000000000>, C4<000000000>, C4<000000000>;
L_0x55914e6bf6f0 .functor BUFZ 1, v0x55914ebf99e0_0, C4<0>, C4<0>, C4<0>;
v0x55914ebf8c70_0 .net "iDmaDone", 0 0, L_0x55914e638f90;  alias, 1 drivers
v0x55914ebf8d10_0 .net "iSCLK", 0 0, v0x55914ec16190_0;  alias, 1 drivers
v0x55914ebf8db0_0 .net "iSRST", 0 0, v0x55914ec16440_0;  alias, 1 drivers
v0x55914ebf8e50_0 .net "iSUsiAdrs", 31 0, L_0x55914e74ea10;  alias, 1 drivers
v0x55914ebf8ef0_0 .net "iSUsiWd", 31 0, L_0x55914e828040;  alias, 1 drivers
v0x55914ebf9020_0 .net "oDmaAdrsEnd", 8 0, L_0x55914e6c5460;  alias, 1 drivers
v0x55914ebf90c0_0 .net "oDmaAdrsStart", 8 0, L_0x55914e6c5760;  alias, 1 drivers
v0x55914ebf9160_0 .net "oDmaEnable", 0 0, L_0x55914e6bf6f0;  alias, 1 drivers
v0x55914ebf9200_0 .net "oI2SModuleRst", 0 0, L_0x55914e6c63e0;  alias, 1 drivers
v0x55914ebf9330_0 .net "oSUsiRd", 31 0, v0x55914ebf9b20_0;  alias, 1 drivers
v0x55914ebf93d0_0 .var "qCsrWCke00", 0 0;
v0x55914ebf9470_0 .var "qCsrWCke04", 0 0;
v0x55914ebf9510_0 .var "qCsrWCke08", 0 0;
v0x55914ebf95b0_0 .var "qCsrWCke0C", 0 0;
v0x55914ebf9650_0 .var "qCsrWCke10", 0 0;
v0x55914ebf96f0_0 .var "rDmaAdrsEnd", 8 0;
v0x55914ebf9790_0 .var "rDmaAdrsStart", 8 0;
v0x55914ebf9940_0 .var "rDmaCycleEnable", 0 0;
v0x55914ebf99e0_0 .var "rDmaEnable", 0 0;
v0x55914ebf9a80_0 .var "rI2SModuleRst", 0 0;
v0x55914ebf9b20_0 .var "rSUsiRd", 31 0;
S_0x55914ebf9bc0 .scope module, "UartRX" "UartRX" 12 132, 15 8 0, S_0x55914ebf7480;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "iUartRX";
    .port_info 1 /OUTPUT 8 "oRd";
    .port_info 2 /OUTPUT 1 "oVd";
    .port_info 3 /INPUT 1 "iRST";
    .port_info 4 /INPUT 1 "iCLK";
P_0x55914ebf9d50 .param/l "lpBaudRateGenDiv" 1 15 27, C4<110010000000>;
P_0x55914ebf9d90 .param/l "lpBaudRateWidth" 1 15 26, C4<00001100>;
P_0x55914ebf9dd0 .param/l "lpSampling" 1 15 30, C4<01>;
P_0x55914ebf9e10 .param/l "lpStartBit" 1 15 29, C4<00>;
P_0x55914ebf9e50 .param/l "lpStopBit" 1 15 31, C4<10>;
P_0x55914ebf9e90 .param/l "pBaudRateGenDiv" 0 15 9, +C4<00000000000000000000110010000000>;
v0x55914ebfa250_0 .net *"_ivl_1", 0 0, L_0x55914ec28840;  1 drivers
v0x55914ebfa2f0_0 .net *"_ivl_11", 0 0, L_0x55914ec28b60;  1 drivers
v0x55914ebfa390_0 .net *"_ivl_13", 0 0, L_0x55914ec28c00;  1 drivers
v0x55914ebfa430_0 .net *"_ivl_15", 0 0, L_0x55914ec28ca0;  1 drivers
v0x55914ebfa4d0_0 .net *"_ivl_3", 0 0, L_0x55914ec288e0;  1 drivers
v0x55914ebfa570_0 .net *"_ivl_5", 0 0, L_0x55914ec28980;  1 drivers
v0x55914ebfa610_0 .net *"_ivl_7", 0 0, L_0x55914ec28a20;  1 drivers
v0x55914ebfa6b0_0 .net *"_ivl_9", 0 0, L_0x55914ec28ac0;  1 drivers
v0x55914ebfa750_0 .net "iCLK", 0 0, v0x55914ec16190_0;  alias, 1 drivers
v0x55914ebfa7f0_0 .net "iRST", 0 0, v0x55914ec16440_0;  alias, 1 drivers
v0x55914ebfa890_0 .net "iUartRX", 0 0, o0x7f4143673f68;  alias, 0 drivers
v0x55914ebfa930_0 .net "oRd", 7 0, L_0x55914ec28d40;  alias, 1 drivers
v0x55914ebfa9d0_0 .net "oVd", 0 0, v0x55914ebfb080_0;  alias, 1 drivers
v0x55914ebfaa70_0 .var "qBaudRateCntMaxCke", 0 0;
v0x55914ebfab10_0 .var "qRdCke", 0 0;
v0x55914ebfabb0_0 .var "qSampCke", 0 0;
v0x55914ebfac50_0 .var "qVdCke", 0 0;
v0x55914ebfae00_0 .var "rBaudRateCnt", 11 0;
v0x55914ebfaea0_0 .var "rRd", 7 0;
v0x55914ebfaf40_0 .var "rSampCnt", 3 0;
v0x55914ebfafe0_0 .var "rState", 1 0;
v0x55914ebfb080_0 .var "rVd", 0 0;
E_0x55914e8ab6c0/0 .event edge, v0x55914ebfae00_0, v0x55914ebfaf40_0, v0x55914ebfaa70_0, v0x55914ebfafe0_0;
E_0x55914e8ab6c0/1 .event edge, v0x55914ebfabb0_0;
E_0x55914e8ab6c0 .event/or E_0x55914e8ab6c0/0, E_0x55914e8ab6c0/1;
L_0x55914ec28840 .part v0x55914ebfaea0_0, 0, 1;
L_0x55914ec288e0 .part v0x55914ebfaea0_0, 1, 1;
L_0x55914ec28980 .part v0x55914ebfaea0_0, 2, 1;
L_0x55914ec28a20 .part v0x55914ebfaea0_0, 3, 1;
L_0x55914ec28ac0 .part v0x55914ebfaea0_0, 4, 1;
L_0x55914ec28b60 .part v0x55914ebfaea0_0, 5, 1;
L_0x55914ec28c00 .part v0x55914ebfaea0_0, 6, 1;
L_0x55914ec28ca0 .part v0x55914ebfaea0_0, 7, 1;
LS_0x55914ec28d40_0_0 .concat [ 1 1 1 1], L_0x55914ec28ca0, L_0x55914ec28c00, L_0x55914ec28b60, L_0x55914ec28ac0;
LS_0x55914ec28d40_0_4 .concat [ 1 1 1 1], L_0x55914ec28a20, L_0x55914ec28980, L_0x55914ec288e0, L_0x55914ec28840;
L_0x55914ec28d40 .concat [ 4 4 0 0], LS_0x55914ec28d40_0_0, LS_0x55914ec28d40_0_4;
S_0x55914ebf9ee0 .scope function.vec4.s8, "func_getwidth" "func_getwidth" 15 88, 15 88 0, S_0x55914ebf9bc0;
 .timescale 0 0;
; Variable func_getwidth is vec4 return value of scope S_0x55914ebf9ee0
v0x55914ebfa110_0 .var/i "i", 31 0;
v0x55914ebfa1b0_0 .var "iVAL", 31 0;
TD_UFIB_tb.SynthesizerBlock.UartRX.func_getwidth ;
    %pushi/vec4 1, 0, 8;
    %ret/vec4 0, 0, 8;  Assign to func_getwidth (store_vec4_to_lval)
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55914ebfa110_0, 0, 32;
T_51.133 ;
    %load/vec4 v0x55914ebfa110_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_51.134, 5;
    %load/vec4 v0x55914ebfa1b0_0;
    %load/vec4 v0x55914ebfa110_0;
    %part/s 1;
    %flag_set/vec4 8;
    %jmp/0xz  T_51.135, 8;
    %load/vec4 v0x55914ebfa110_0;
    %addi 1, 0, 32;
    %pad/s 8;
    %ret/vec4 0, 0, 8;  Assign to func_getwidth (store_vec4_to_lval)
T_51.135 ;
    %load/vec4 v0x55914ebfa110_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55914ebfa110_0, 0, 32;
    %jmp T_51.133;
T_51.134 ;
    %end;
S_0x55914ebfb120 .scope module, "UfibReadDmaUnit" "UfibReadDmaUnit" 12 100, 16 9 0, S_0x55914ebf7480;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "iMUfiRd";
    .port_info 1 /INPUT 32 "iMUfiAdrs";
    .port_info 2 /OUTPUT 16 "oMUfiWd";
    .port_info 3 /OUTPUT 32 "oMUfiAdrs";
    .port_info 4 /INPUT 1 "iMUfiRdy";
    .port_info 5 /INPUT 9 "iDmaAdrsStart";
    .port_info 6 /INPUT 9 "iDmaAdrsEnd";
    .port_info 7 /INPUT 1 "iDmaEnable";
    .port_info 8 /OUTPUT 1 "oDmaDone";
    .port_info 9 /OUTPUT 16 "oDmaRd";
    .port_info 10 /OUTPUT 1 "oDmaRvd";
    .port_info 11 /INPUT 1 "iDmaRe";
    .port_info 12 /INPUT 1 "iRST";
    .port_info 13 /INPUT 1 "inRST";
    .port_info 14 /INPUT 1 "iCLK";
    .port_info 15 /INPUT 1 "iACLK";
P_0x55914ebfb2b0 .param/l "lpDdrBitWidth" 1 16 50, +C4<00000000000000000000000000010000>;
P_0x55914ebfb2f0 .param/l "lpDdrDepth" 1 16 49, +C4<00000000000000000000000100000000>;
P_0x55914ebfb330 .param/l "lpDdtBitWidth" 1 16 110, +C4<00000000000000000000000000100000>;
P_0x55914ebfb370 .param/l "lpDdtDepth" 1 16 109, +C4<00000000000000000000000100000000>;
P_0x55914ebfb3b0 .param/l "pAdrsNullWidth" 0 16 19, +C4<000000000000000000000000000001111>;
P_0x55914ebfb3f0 .param/l "pDmaAdrsWidth" 0 16 11, +C4<00000000000000000000000000001001>;
P_0x55914ebfb430 .param/l "pDmaBurstLength" 0 16 16, +C4<00000000000000000000000100000000>;
P_0x55914ebfb470 .param/str "pDmaReadDataSyncMode" 0 16 17, "async";
P_0x55914ebfb4b0 .param/l "pUfiActiveAdrsWidth" 0 16 12, +C4<00000000000000000000000000011000>;
P_0x55914ebfb4f0 .param/l "pUfiAdrsBusWidth" 0 16 15, +C4<00000000000000000000000000100000>;
P_0x55914ebfb530 .param/l "pUfiAdrsMap" 0 16 13, C4<0001>;
P_0x55914ebfb570 .param/l "pUfiDqBusWidth" 0 16 14, +C4<00000000000000000000000000010000>;
L_0x55914e690850 .functor BUFZ 16, L_0x55914e68dc60, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x55914e68c8e0 .functor BUFZ 1, v0x55914ec01980_0, C4<0>, C4<0>, C4<0>;
L_0x55914e637450 .functor BUFZ 1, v0x55914ec0c7e0_0, C4<0>, C4<0>, C4<0>;
L_0x55914e638f90 .functor BUFZ 1, v0x55914ec0ee80_0, C4<0>, C4<0>, C4<0>;
v0x55914ec0da20_0 .net *"_ivl_14", 0 0, L_0x55914e637450;  1 drivers
v0x55914ec0dac0_0 .net *"_ivl_9", 30 0, L_0x55914ec28700;  1 drivers
v0x55914ec0db60_0 .net "iACLK", 0 0, v0x55914ec15980_0;  alias, 1 drivers
v0x55914ec0dc00_0 .net "iCLK", 0 0, v0x55914ec16190_0;  alias, 1 drivers
v0x55914ec0dca0_0 .net "iDmaAdrsEnd", 8 0, L_0x55914e6c5460;  alias, 1 drivers
v0x55914ec0dd40_0 .net "iDmaAdrsStart", 8 0, L_0x55914e6c5760;  alias, 1 drivers
v0x55914ec0dde0_0 .net "iDmaEnable", 0 0, L_0x55914e6bf6f0;  alias, 1 drivers
v0x55914ec0de80_0 .net "iDmaRe", 0 0, v0x55914ec105d0_0;  1 drivers
v0x55914ec0df20_0 .net "iMUfiAdrs", 31 0, L_0x55914e683870;  alias, 1 drivers
v0x55914ec0e050_0 .net "iMUfiRd", 15 0, L_0x55914e71b080;  alias, 1 drivers
v0x55914ec0e0f0_0 .net "iMUfiRdy", 0 0, L_0x55914ec28f20;  alias, 1 drivers
v0x55914ec0e190_0 .net "iRST", 0 0, v0x55914ec16440_0;  alias, 1 drivers
v0x55914ec0e230_0 .net "inRST", 0 0, v0x55914ec16c40_0;  alias, 1 drivers
v0x55914ec0e2d0_0 .net "oDmaDone", 0 0, L_0x55914e638f90;  alias, 1 drivers
v0x55914ec0e370_0 .net "oDmaRd", 15 0, L_0x55914e690850;  alias, 1 drivers
v0x55914ec0e410_0 .net "oDmaRvd", 0 0, L_0x55914e68c8e0;  alias, 1 drivers
v0x55914ec0e4b0_0 .net "oMUfiAdrs", 31 0, L_0x55914ec287a0;  alias, 1 drivers
v0x55914ec0e660_0 .net "oMUfiWd", 15 0, L_0x7f41432d0e28;  alias, 1 drivers
v0x55914ec0e700_0 .var "qBurstCntCke", 0 0;
v0x55914ec0e7a0_0 .var "qDdrRe", 0 0;
v0x55914ec0e840_0 .var "qDdrWd", 15 0;
v0x55914ec0e8e0_0 .var "qDdrWe", 0 0;
v0x55914ec0e980_0 .var "qDdtRe", 0 0;
v0x55914ec0ea20_0 .var "qDdtWd", 31 0;
v0x55914ec0eac0_0 .var "qDdtWe", 0 0;
v0x55914ec0eb60_0 .var "qDmaAdrsCke", 0 0;
v0x55914ec0ec00_0 .var "qDmaAdrsRst", 0 0;
v0x55914ec0eca0_0 .var "qDmaDoneCke", 0 0;
v0x55914ec0ed40_0 .var "qDmaRunCke", 0 0;
v0x55914ec0ede0_0 .var "rDmaAdrs", 8 0;
v0x55914ec0ee80_0 .var "rDmaDone", 0 0;
v0x55914ec0ef20_0 .var "rDmaLatency", 1 0;
v0x55914ec0efc0_0 .var "rDmaLatencyRst", 0 0;
v0x55914ec0f270_0 .var "rDmaRun", 0 0;
v0x55914ec0f310_0 .net "wBurstRun", 0 0, L_0x55914e6381f0;  1 drivers
v0x55914ec0f3b0_0 .net "wDdrEmp", 0 0, L_0x55914e684aa0;  1 drivers
v0x55914ec0f450_0 .net "wDdrFull", 0 0, L_0x55914e68a450;  1 drivers
v0x55914ec0f4f0_0 .net "wDdrRd", 15 0, L_0x55914e68dc60;  1 drivers
v0x55914ec0f590_0 .net "wDdrRvd", 0 0, v0x55914ec01980_0;  1 drivers
v0x55914ec0f630_0 .net "wDdtEmp", 0 0, L_0x55914e62e5b0;  1 drivers
v0x55914ec0f6d0_0 .net "wDdtFull", 0 0, L_0x55914e6a9430;  1 drivers
v0x55914ec0f770_0 .net "wDdtRd", 31 0, L_0x55914e62e010;  1 drivers
v0x55914ec0f810_0 .net "wDdtRvd", 0 0, v0x55914ec0c7e0_0;  1 drivers
E_0x55914e878170/0 .event edge, v0x55914ec0f270_0, v0x55914e4c55d0_0, v0x55914ebf9020_0, v0x55914ec0ede0_0;
E_0x55914e878170/1 .event edge, v0x55914ec0c090_0, v0x55914ec0ef20_0, v0x55914ec0eca0_0;
E_0x55914e878170 .event/or E_0x55914e878170/0, E_0x55914e878170/1;
E_0x55914e872fa0 .event edge, v0x55914ec0e0f0_0, v0x55914ec0bff0_0, v0x55914ec0d5c0_0, v0x55914ec010f0_0;
E_0x55914e873510/0 .event edge, v0x55914e714530_0, v0x55914e70eba0_0, v0x55914ec010f0_0, v0x55914ec0de80_0;
E_0x55914e873510/1 .event edge, v0x55914ec01050_0;
E_0x55914e873510 .event/or E_0x55914e873510/0, E_0x55914e873510/1;
L_0x55914ec28700 .part L_0x55914e62e010, 0, 31;
L_0x55914ec287a0 .concat8 [ 31 1 0 0], L_0x55914ec28700, L_0x55914e637450;
S_0x55914ebfb750 .scope generate, "ASyncDmaDataReceiver" "ASyncDmaDataReceiver" 16 60, 16 60 0, S_0x55914ebfb120;
 .timescale 0 0;
S_0x55914ebfb8e0 .scope module, "DmaDataReceiver" "ASyncFifoController" 16 81, 17 8 0, S_0x55914ebfb750;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "iWd";
    .port_info 1 /INPUT 1 "iWe";
    .port_info 2 /OUTPUT 1 "oFull";
    .port_info 3 /OUTPUT 16 "oRd";
    .port_info 4 /INPUT 1 "iRe";
    .port_info 5 /OUTPUT 1 "oRvd";
    .port_info 6 /OUTPUT 1 "oEmp";
    .port_info 7 /INPUT 1 "inARST";
    .port_info 8 /INPUT 1 "iWCLK";
    .port_info 9 /INPUT 1 "iRCLK";
P_0x55914ea509e0 .param/l "lpBramGenNum" 1 17 134, C4<00000001>;
P_0x55914ea50a20 .param/l "lpDataWidth" 1 17 133, C4<00010000>;
P_0x55914ea50a60 .param/l "pAddrWidth" 1 17 29, C4<00001000>;
P_0x55914ea50aa0 .param/l "pFifoBitWidth" 0 17 10, +C4<00000000000000000000000000010000>;
P_0x55914ea50ae0 .param/l "pFifoDepth" 0 17 9, +C4<00000000000000000000000100000000>;
L_0x55914e68a450 .functor BUFZ 1, v0x55914ec01370_0, C4<0>, C4<0>, C4<0>;
L_0x55914e684aa0 .functor BUFZ 1, v0x55914ec012d0_0, C4<0>, C4<0>, C4<0>;
L_0x55914e68dc60 .functor BUFZ 16, v0x55914ebff050_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x7f41432d0ac8 .functor BUFT 1, C4<00000001>, C4<0>, C4<0>, C4<0>;
v0x55914ec00ae0_0 .net/2u *"_ivl_0", 7 0, L_0x7f41432d0ac8;  1 drivers
v0x55914ec00b80_0 .net "iRCLK", 0 0, v0x55914ec15980_0;  alias, 1 drivers
v0x55914ec00c20_0 .net "iRe", 0 0, v0x55914ec0e7a0_0;  1 drivers
v0x55914ec00cc0_0 .net "iWCLK", 0 0, v0x55914ec16190_0;  alias, 1 drivers
v0x55914ec00d60_0 .net "iWd", 15 0, v0x55914ec0e840_0;  1 drivers
v0x55914ec00e00_0 .net "iWe", 0 0, v0x55914ec0e8e0_0;  1 drivers
v0x55914ec00ea0_0 .net "inARST", 0 0, v0x55914ec16c40_0;  alias, 1 drivers
v0x55914ec01050_0 .net "oEmp", 0 0, L_0x55914e684aa0;  alias, 1 drivers
v0x55914ec010f0_0 .net "oFull", 0 0, L_0x55914e68a450;  alias, 1 drivers
v0x55914ec01190_0 .net "oRd", 15 0, L_0x55914e68dc60;  alias, 1 drivers
v0x55914ec01230_0 .net "oRvd", 0 0, v0x55914ec01980_0;  alias, 1 drivers
v0x55914ec012d0_0 .var "qEmp", 0 0;
v0x55914ec01370_0 .var "qFull", 0 0;
v0x55914ec01410_0 .var "qRbin", 7 0;
v0x55914ec014b0_0 .var "qRe", 0 0;
v0x55914ec01550_0 .var "qWbin", 7 0;
v0x55914ec015f0 .array "qWd", 0 0, 15 0;
v0x55914ec017a0_0 .var "qWe", 0 0;
v0x55914ec01840 .array "rRGa", 0 2, 7 0;
v0x55914ec018e0_0 .var "rRa", 7 0;
v0x55914ec01980_0 .var "rRe", 0 0;
v0x55914ec01a20 .array "rWGa", 0 2, 7 0;
v0x55914ec01ac0_0 .var "rWa", 7 0;
v0x55914ec01b60_0 .net "wRd", 15 0, v0x55914ebff050_0;  1 drivers
v0x55914ec01c00_0 .net "wWa", 7 0, L_0x55914ec28400;  1 drivers
v0x55914ec01ca0_0 .var/i "x", 31 0;
E_0x55914e86f3d0/0 .event edge, v0x55914ec01c00_0, v0x55914ec01410_0, v0x55914ec01550_0, v0x55914ebfebf0_0;
E_0x55914e86f3d0/1 .event edge, v0x55914ec00e00_0, v0x55914ec01370_0, v0x55914ec00c20_0, v0x55914ec012d0_0;
E_0x55914e86f3d0 .event/or E_0x55914e86f3d0/0, E_0x55914e86f3d0/1;
v0x55914ec01840_0 .array/port v0x55914ec01840, 0;
v0x55914ec01840_1 .array/port v0x55914ec01840, 1;
v0x55914ec01840_2 .array/port v0x55914ec01840, 2;
E_0x55914e87e0f0 .event edge, v0x55914ec01840_0, v0x55914ec01840_1, v0x55914ec01840_2, v0x55914ec01410_0;
E_0x55914e87e130/0 .event negedge, v0x55914e543980_0;
E_0x55914e87e130/1 .event posedge, v0x55914ebf7d90_0;
E_0x55914e87e130 .event/or E_0x55914e87e130/0, E_0x55914e87e130/1;
v0x55914ec01a20_0 .array/port v0x55914ec01a20, 0;
v0x55914ec01a20_1 .array/port v0x55914ec01a20, 1;
v0x55914ec01a20_2 .array/port v0x55914ec01a20, 2;
E_0x55914e87f490 .event edge, v0x55914ec01a20_0, v0x55914ec01a20_1, v0x55914ec01a20_2, v0x55914ec01550_0;
L_0x55914ec28400 .arith/sum 8, v0x55914ec01ac0_0, L_0x7f41432d0ac8;
S_0x55914ebfbc00 .scope generate, "TrionSDPBRAM[0]" "TrionSDPBRAM[0]" 17 140, 17 140 0, S_0x55914ebfb8e0;
 .timescale 0 0;
P_0x55914e883250 .param/l "x" 0 17 140, +C4<00>;
E_0x55914e897990 .event edge, v0x55914ec00d60_0;
S_0x55914ebfbd90 .scope module, "TrionSDPBRAM" "TrionSDPBRAM" 17 145, 5 12 0, S_0x55914ebfbc00;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "iWd";
    .port_info 1 /INPUT 8 "iWa";
    .port_info 2 /INPUT 1 "iWe";
    .port_info 3 /OUTPUT 16 "oRd";
    .port_info 4 /INPUT 8 "iRa";
    .port_info 5 /INPUT 1 "iRe";
    .port_info 6 /INPUT 1 "iRCLK";
    .port_info 7 /INPUT 1 "iWCLK";
P_0x55914ebfba70 .param/l "pAddrWidth" 0 5 14, C4<00001000>;
P_0x55914ebfbab0 .param/l "pDataWidth" 0 5 13, C4<00010000>;
v0x55914ebffb90_0 .net "iRCLK", 0 0, v0x55914ec15980_0;  alias, 1 drivers
v0x55914ebffc30_0 .net "iRa", 7 0, v0x55914ec018e0_0;  1 drivers
v0x55914ebffcd0_0 .net "iRe", 0 0, v0x55914ec014b0_0;  1 drivers
v0x55914ebffd70_0 .net "iWCLK", 0 0, v0x55914ec16190_0;  alias, 1 drivers
v0x55914ebffe10_0 .net "iWa", 7 0, v0x55914ec01ac0_0;  1 drivers
v0x55914ec015f0_0 .array/port v0x55914ec015f0, 0;
v0x55914ebffeb0_0 .net "iWd", 15 0, v0x55914ec015f0_0;  1 drivers
v0x55914ebfff50_0 .net "iWe", 0 0, v0x55914ec017a0_0;  1 drivers
v0x55914ebffff0_0 .net "oRd", 15 0, v0x55914ebff050_0;  alias, 1 drivers
S_0x55914ebfbff0 .scope module, "EFX_RAM_5K" "EFX_RAM_5K" 5 58, 6 36 0, S_0x55914ebfbd90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "WCLK";
    .port_info 1 /INPUT 1 "WE";
    .port_info 2 /INPUT 1 "WCLKE";
    .port_info 3 /INPUT 16 "WDATA";
    .port_info 4 /INPUT 8 "WADDR";
    .port_info 5 /INPUT 1 "RCLK";
    .port_info 6 /INPUT 1 "RE";
    .port_info 7 /OUTPUT 16 "RDATA";
    .port_info 8 /INPUT 8 "RADDR";
P_0x55914ebfc180 .param/l "INIT_0" 0 6 53, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x55914ebfc1c0 .param/l "INIT_1" 0 6 54, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x55914ebfc200 .param/l "INIT_10" 0 6 69, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x55914ebfc240 .param/l "INIT_11" 0 6 70, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x55914ebfc280 .param/l "INIT_12" 0 6 71, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x55914ebfc2c0 .param/l "INIT_13" 0 6 72, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x55914ebfc300 .param/l "INIT_2" 0 6 55, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x55914ebfc340 .param/l "INIT_3" 0 6 56, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x55914ebfc380 .param/l "INIT_4" 0 6 57, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x55914ebfc3c0 .param/l "INIT_5" 0 6 58, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x55914ebfc400 .param/l "INIT_6" 0 6 59, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x55914ebfc440 .param/l "INIT_7" 0 6 60, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x55914ebfc480 .param/l "INIT_8" 0 6 61, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x55914ebfc4c0 .param/l "INIT_9" 0 6 62, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x55914ebfc500 .param/l "INIT_A" 0 6 63, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x55914ebfc540 .param/l "INIT_B" 0 6 64, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x55914ebfc580 .param/l "INIT_C" 0 6 65, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x55914ebfc5c0 .param/l "INIT_D" 0 6 66, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x55914ebfc600 .param/l "INIT_E" 0 6 67, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x55914ebfc640 .param/l "INIT_F" 0 6 68, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x55914ebfc680 .param/l "MEMORY_SIZE" 1 6 94, +C4<0000000000000000000000000000000000000000000000000001010000000000>;
P_0x55914ebfc6c0 .param/l "OUTPUT_REG" 0 6 51, C4<0>;
P_0x55914ebfc700 .param/l "RCLK_POLARITY" 0 6 46, C4<1>;
P_0x55914ebfc740 .param/l "READ_AWIDTH" 1 6 74, +C4<00000000000000000000000000001000>;
P_0x55914ebfc780 .param/l "READ_WIDTH" 0 6 49, C4<00010000>;
P_0x55914ebfc7c0 .param/l "RE_POLARITY" 0 6 47, C4<1>;
P_0x55914ebfc800 .param/l "WCLKE_POLARITY" 0 6 44, C4<1>;
P_0x55914ebfc840 .param/l "WCLK_POLARITY" 0 6 43, C4<1>;
P_0x55914ebfc880 .param/l "WE_POLARITY" 0 6 45, C4<1>;
P_0x55914ebfc8c0 .param/l "WRITE_AWIDTH" 1 6 84, +C4<00000000000000000000000000001000>;
P_0x55914ebfc900 .param/str "WRITE_MODE" 0 6 52, "READ_FIRST";
P_0x55914ebfc940 .param/l "WRITE_WIDTH" 0 6 50, C4<00010000>;
L_0x55914e68a9c0 .functor BUFZ 1, v0x55914ec017a0_0, C4<0>, C4<0>, C4<0>;
L_0x55914e68b4a0 .functor BUFZ 1, v0x55914ec017a0_0, C4<0>, C4<0>, C4<0>;
L_0x55914e68ba10 .functor BUFZ 1, v0x55914ec014b0_0, C4<0>, C4<0>, C4<0>;
L_0x55914e686310 .functor BUFZ 8, v0x55914ec01ac0_0, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x55914e686df0 .functor BUFZ 8, v0x55914ec018e0_0, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x55914e6878d0 .functor BUFZ 1, v0x55914ec16190_0, C4<0>, C4<0>, C4<0>;
L_0x7f41432d09a8 .functor BUFT 1, C8<331>, C4<0>, C4<0>, C4<0>;
RS_0x7f41436746b8 .resolv tri, L_0x7f41432d09a8, L_0x55914e68b4a0;
L_0x55914e6883b0 .functor BUFZ 1, RS_0x7f41436746b8, C4<0>, C4<0>, C4<0>;
L_0x7f41432d0960 .functor BUFT 1, C8<330>, C4<0>, C4<0>, C4<0>;
RS_0x7f4143674778 .resolv tri, L_0x7f41432d0960, L_0x55914e68a9c0;
L_0x55914e688920 .functor BUFZ 1, RS_0x7f4143674778, C4<0>, C4<0>, C4<0>;
L_0x55914e688e90 .functor BUFZ 1, v0x55914ec15980_0, C4<0>, C4<0>, C4<0>;
L_0x7f41432d09f0 .functor BUFT 1, C8<331>, C4<0>, C4<0>, C4<0>;
RS_0x7f41436745c8 .resolv tri, L_0x7f41432d09f0, L_0x55914e68ba10;
L_0x55914e689400 .functor BUFZ 1, RS_0x7f41436745c8, C4<0>, C4<0>, C4<0>;
v0x55914ebfebf0_0 .net "RADDR", 7 0, v0x55914ec018e0_0;  alias, 1 drivers
L_0x7f41432d0a80 .functor BUFT 1, C8<330330330330330330330330>, C4<0>, C4<0>, C4<0>;
RS_0x7f4143674418 .resolv tri, L_0x7f41432d0a80, L_0x55914e686df0;
v0x55914ebfec90_0 .net8 "RADDR_net", 7 0, RS_0x7f4143674418;  2 drivers, strength-aware
v0x55914ebfed30_0 .net "RCLK", 0 0, v0x55914ec15980_0;  alias, 1 drivers
v0x55914ebfedd0_0 .net "RCLK_i", 0 0, L_0x55914e688e90;  1 drivers
v0x55914ebfee70_0 .net "RDATA", 15 0, v0x55914ebff050_0;  alias, 1 drivers
v0x55914ebfef10_0 .var "RDATA_early", 15 0;
v0x55914ebfefb0_0 .var "RDATA_late", 15 0;
v0x55914ebff050_0 .var "RDATA_out", 15 0;
v0x55914ebff0f0_0 .var "RDATA_reg", 15 0;
v0x55914ebff190_0 .net "RE", 0 0, v0x55914ec014b0_0;  alias, 1 drivers
v0x55914ebff230_0 .net "RE_i", 0 0, L_0x55914e689400;  1 drivers
v0x55914ebff2d0_0 .net8 "RE_net", 0 0, RS_0x7f41436745c8;  2 drivers, strength-aware
v0x55914ebff370_0 .net "WADDR", 7 0, v0x55914ec01ac0_0;  alias, 1 drivers
L_0x7f41432d0a38 .functor BUFT 1, C8<330330330330330330330330>, C4<0>, C4<0>, C4<0>;
RS_0x7f4143674628 .resolv tri, L_0x7f41432d0a38, L_0x55914e686310;
v0x55914ebff410_0 .net8 "WADDR_net", 7 0, RS_0x7f4143674628;  2 drivers, strength-aware
v0x55914ebff4b0_0 .net "WCLK", 0 0, v0x55914ec16190_0;  alias, 1 drivers
v0x55914ebff550_0 .net "WCLKE", 0 0, v0x55914ec017a0_0;  alias, 1 drivers
v0x55914ebff5f0_0 .net "WCLKE_i", 0 0, L_0x55914e6883b0;  1 drivers
v0x55914ebff690_0 .net8 "WCLKE_net", 0 0, RS_0x7f41436746b8;  2 drivers, strength-aware
v0x55914ebff730_0 .net "WCLK_i", 0 0, L_0x55914e6878d0;  1 drivers
v0x55914ebff7d0_0 .net "WDATA", 15 0, v0x55914ec015f0_0;  alias, 1 drivers
v0x55914ebff870_0 .net "WE", 0 0, v0x55914ec017a0_0;  alias, 1 drivers
v0x55914ebff910_0 .net "WE_i", 0 0, L_0x55914e688920;  1 drivers
v0x55914ebff9b0_0 .net8 "WE_net", 0 0, RS_0x7f4143674778;  2 drivers, strength-aware
v0x55914ebffa50_0 .var/i "i", 31 0;
v0x55914ebffaf0 .array "mem", 0 5119, 0 0;
E_0x55914e836660 .event posedge, v0x55914ebfedd0_0;
E_0x55914e8366a0 .event posedge, v0x55914ebff730_0;
S_0x55914ebfe150 .scope function.vec4.s1, "COMPATIBLE_WIDTH" "COMPATIBLE_WIDTH" 6 137, 6 137 0, S_0x55914ebfbff0;
 .timescale 0 0;
; Variable COMPATIBLE_WIDTH is vec4 return value of scope S_0x55914ebfe150
v0x55914ebfe380_0 .var/i "w1", 31 0;
v0x55914ebfe420_0 .var/i "w2", 31 0;
TD_UFIB_tb.SynthesizerBlock.UfibReadDmaUnit.ASyncDmaDataReceiver.DmaDataReceiver.TrionSDPBRAM\x5B0\x5D.TrionSDPBRAM.EFX_RAM_5K.COMPATIBLE_WIDTH ;
    %load/vec4 v0x55914ebfe380_0;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x55914ebfe380_0;
    %pushi/vec4 2, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x55914ebfe380_0;
    %pushi/vec4 4, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x55914ebfe380_0;
    %pushi/vec4 8, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x55914ebfe380_0;
    %pushi/vec4 16, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x55914ebfe420_0;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x55914ebfe420_0;
    %pushi/vec4 2, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x55914ebfe420_0;
    %pushi/vec4 4, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x55914ebfe420_0;
    %pushi/vec4 8, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x55914ebfe420_0;
    %pushi/vec4 16, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %and;
    %load/vec4 v0x55914ebfe380_0;
    %pushi/vec4 5, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x55914ebfe380_0;
    %pushi/vec4 10, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x55914ebfe380_0;
    %pushi/vec4 20, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x55914ebfe420_0;
    %pushi/vec4 5, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x55914ebfe420_0;
    %pushi/vec4 10, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x55914ebfe420_0;
    %pushi/vec4 20, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %and;
    %or;
    %ret/vec4 0, 0, 1;  Assign to COMPATIBLE_WIDTH (store_vec4_to_lval)
    %end;
S_0x55914ebfe4c0 .scope generate, "genblk2" "genblk2" 6 252, 6 252 0, S_0x55914ebfbff0;
 .timescale 0 0;
S_0x55914ebfe650 .scope task, "read_ram" "read_ram" 6 201, 6 201 0, S_0x55914ebfbff0;
 .timescale 0 0;
v0x55914ebfe7e0_0 .var "addr", 7 0;
v0x55914ebfe880_0 .var "rdata", 15 0;
TD_UFIB_tb.SynthesizerBlock.UfibReadDmaUnit.ASyncDmaDataReceiver.DmaDataReceiver.TrionSDPBRAM\x5B0\x5D.TrionSDPBRAM.EFX_RAM_5K.read_ram ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55914ebffa50_0, 0, 32;
T_53.137 ;
    %load/vec4 v0x55914ebffa50_0;
    %cmpi/u 16, 0, 32;
    %jmp/0xz T_53.138, 5;
    %load/vec4 v0x55914ebfe7e0_0;
    %pad/u 33;
    %muli 16, 0, 33;
    %load/vec4 v0x55914ebffa50_0;
    %pad/u 33;
    %add;
    %ix/vec4 4;
    %load/vec4a v0x55914ebffaf0, 4;
    %ix/getv/s 4, v0x55914ebffa50_0;
    %store/vec4 v0x55914ebfe880_0, 4, 1;
    %load/vec4 v0x55914ebffa50_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55914ebffa50_0, 0, 32;
    %jmp T_53.137;
T_53.138 ;
    %end;
S_0x55914ebfe920 .scope task, "write_ram" "write_ram" 6 211, 6 211 0, S_0x55914ebfbff0;
 .timescale 0 0;
v0x55914ebfeab0_0 .var "addr", 7 0;
v0x55914ebfeb50_0 .var "wdata", 15 0;
TD_UFIB_tb.SynthesizerBlock.UfibReadDmaUnit.ASyncDmaDataReceiver.DmaDataReceiver.TrionSDPBRAM\x5B0\x5D.TrionSDPBRAM.EFX_RAM_5K.write_ram ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55914ebffa50_0, 0, 32;
T_54.139 ;
    %load/vec4 v0x55914ebffa50_0;
    %cmpi/u 16, 0, 32;
    %jmp/0xz T_54.140, 5;
    %load/vec4 v0x55914ebfeb50_0;
    %load/vec4 v0x55914ebffa50_0;
    %part/s 1;
    %load/vec4 v0x55914ebfeab0_0;
    %pad/u 33;
    %muli 16, 0, 33;
    %load/vec4 v0x55914ebffa50_0;
    %pad/u 33;
    %add;
    %ix/vec4 4;
    %store/vec4a v0x55914ebffaf0, 4, 0;
    %load/vec4 v0x55914ebffa50_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55914ebffa50_0, 0, 32;
    %jmp T_54.139;
T_54.140 ;
    %end;
S_0x55914ec00090 .scope function.vec4.s8, "fBitWidth" "fBitWidth" 17 221, 17 221 0, S_0x55914ebfb8e0;
 .timescale 0 0;
; Variable fBitWidth is vec4 return value of scope S_0x55914ec00090
v0x55914ec002c0_0 .var/i "i", 31 0;
v0x55914ec00360_0 .var "iVAL", 31 0;
TD_UFIB_tb.SynthesizerBlock.UfibReadDmaUnit.ASyncDmaDataReceiver.DmaDataReceiver.fBitWidth ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55914ec002c0_0, 0, 32;
T_55.141 ;
    %load/vec4 v0x55914ec002c0_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_55.142, 5;
    %load/vec4 v0x55914ec00360_0;
    %load/vec4 v0x55914ec002c0_0;
    %part/s 1;
    %flag_set/vec4 8;
    %jmp/0xz  T_55.143, 8;
    %load/vec4 v0x55914ec002c0_0;
    %addi 1, 0, 32;
    %pad/s 8;
    %ret/vec4 0, 0, 8;  Assign to fBitWidth (store_vec4_to_lval)
T_55.143 ;
    %load/vec4 v0x55914ec002c0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55914ec002c0_0, 0, 32;
    %jmp T_55.141;
T_55.142 ;
    %retload/vec4 0; Load fBitWidth (draw_signal_vec4)
    %pad/u 32;
    %cmpi/ne 1, 0, 32;
    %jmp/0xz  T_55.145, 4;
    %retload/vec4 0; Load fBitWidth (draw_signal_vec4)
    %subi 1, 0, 8;
    %ret/vec4 0, 0, 8;  Assign to fBitWidth (store_vec4_to_lval)
T_55.145 ;
    %end;
S_0x55914ec00400 .scope function.vec4.s8, "f_barm_gennum" "f_barm_gennum" 17 197, 17 197 0, S_0x55914ebfb8e0;
 .timescale 0 0;
; Variable f_barm_gennum is vec4 return value of scope S_0x55914ec00400
v0x55914ec00630_0 .var/i "i", 31 0;
v0x55914ec006d0_0 .var "lpDataWidth", 31 0;
v0x55914ec00770_0 .var "pFifoBitWidth", 31 0;
TD_UFIB_tb.SynthesizerBlock.UfibReadDmaUnit.ASyncDmaDataReceiver.DmaDataReceiver.f_barm_gennum ;
    %load/vec4 v0x55914ec00770_0;
    %load/vec4 v0x55914ec006d0_0;
    %cmp/u;
    %flag_or 5, 4;
    %jmp/0xz  T_56.147, 5;
    %pushi/vec4 1, 0, 8;
    %ret/vec4 0, 0, 8;  Assign to f_barm_gennum (store_vec4_to_lval)
    %jmp T_56.148;
T_56.147 ;
    %pushi/vec4 1, 0, 8;
    %ret/vec4 0, 0, 8;  Assign to f_barm_gennum (store_vec4_to_lval)
    %load/vec4 v0x55914ec00770_0;
    %store/vec4 v0x55914ec00630_0, 0, 32;
T_56.149 ;
    %load/vec4 v0x55914ec006d0_0;
    %load/vec4 v0x55914ec00630_0;
    %cmp/u;
    %jmp/0xz T_56.150, 5;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %retload/vec4 0;
    %pushi/vec4 1, 0, 8;
    %add;
    %ret/vec4 0, 0, 8;
    %load/vec4 v0x55914ec00630_0;
    %load/vec4 v0x55914ec006d0_0;
    %sub;
    %store/vec4 v0x55914ec00630_0, 0, 32;
    %jmp T_56.149;
T_56.150 ;
T_56.148 ;
    %end;
S_0x55914ec00810 .scope function.vec4.s8, "f_get_datawidth" "f_get_datawidth" 17 181, 17 181 0, S_0x55914ebfb8e0;
 .timescale 0 0;
; Variable f_get_datawidth is vec4 return value of scope S_0x55914ec00810
v0x55914ec00a40_0 .var "pFifoDepth", 31 0;
TD_UFIB_tb.SynthesizerBlock.UfibReadDmaUnit.ASyncDmaDataReceiver.DmaDataReceiver.f_get_datawidth ;
    %load/vec4 v0x55914ec00a40_0;
    %dup/vec4;
    %pushi/vec4 256, 0, 32;
    %cmp/u;
    %jmp/1 T_57.151, 6;
    %dup/vec4;
    %pushi/vec4 512, 0, 32;
    %cmp/u;
    %jmp/1 T_57.152, 6;
    %dup/vec4;
    %pushi/vec4 1024, 0, 32;
    %cmp/u;
    %jmp/1 T_57.153, 6;
    %dup/vec4;
    %pushi/vec4 2048, 0, 32;
    %cmp/u;
    %jmp/1 T_57.154, 6;
    %dup/vec4;
    %pushi/vec4 4096, 0, 32;
    %cmp/u;
    %jmp/1 T_57.155, 6;
    %pushi/vec4 0, 0, 8;
    %ret/vec4 0, 0, 8;  Assign to f_get_datawidth (store_vec4_to_lval)
    %jmp T_57.157;
T_57.151 ;
    %pushi/vec4 16, 0, 8;
    %ret/vec4 0, 0, 8;  Assign to f_get_datawidth (store_vec4_to_lval)
    %jmp T_57.157;
T_57.152 ;
    %pushi/vec4 8, 0, 8;
    %ret/vec4 0, 0, 8;  Assign to f_get_datawidth (store_vec4_to_lval)
    %jmp T_57.157;
T_57.153 ;
    %pushi/vec4 4, 0, 8;
    %ret/vec4 0, 0, 8;  Assign to f_get_datawidth (store_vec4_to_lval)
    %jmp T_57.157;
T_57.154 ;
    %pushi/vec4 2, 0, 8;
    %ret/vec4 0, 0, 8;  Assign to f_get_datawidth (store_vec4_to_lval)
    %jmp T_57.157;
T_57.155 ;
    %pushi/vec4 1, 0, 8;
    %ret/vec4 0, 0, 8;  Assign to f_get_datawidth (store_vec4_to_lval)
    %jmp T_57.157;
T_57.157 ;
    %pop/vec4 1;
    %end;
S_0x55914ec01d40 .scope module, "DmaDataTransfer" "SyncFifoController" 16 122, 4 20 0, S_0x55914ebfb120;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "iWd";
    .port_info 1 /INPUT 1 "iWe";
    .port_info 2 /OUTPUT 1 "oFull";
    .port_info 3 /OUTPUT 32 "oRd";
    .port_info 4 /INPUT 1 "iRe";
    .port_info 5 /OUTPUT 1 "oRvd";
    .port_info 6 /OUTPUT 1 "oEmp";
    .port_info 7 /INPUT 1 "inARST";
    .port_info 8 /INPUT 1 "iCLK";
P_0x55914ec01ed0 .param/l "lpBramGenNum" 1 4 95, C4<00000010>;
P_0x55914ec01f10 .param/l "lpDataWidth" 1 4 94, C4<00010000>;
P_0x55914ec01f50 .param/l "pAddrWidth" 1 4 40, C4<00001000>;
P_0x55914ec01f90 .param/l "pFifoBitWidth" 0 4 22, +C4<00000000000000000000000000100000>;
P_0x55914ec01fd0 .param/str "pFifoBlockRam" 0 4 23, "yes";
P_0x55914ec02010 .param/l "pFifoDepth" 0 4 21, +C4<00000000000000000000000100000000>;
L_0x55914e6a9430 .functor BUFZ 1, v0x55914ec0c3a0_0, C4<0>, C4<0>, C4<0>;
L_0x55914e62e5b0 .functor BUFZ 1, v0x55914ec0c300_0, C4<0>, C4<0>, C4<0>;
L_0x55914e62e010 .functor BUFZ 32, L_0x55914ec285c0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x7f41432d0de0 .functor BUFT 1, C4<00000001>, C4<0>, C4<0>, C4<0>;
v0x55914ec0bc30_0 .net/2u *"_ivl_5", 7 0, L_0x7f41432d0de0;  1 drivers
v0x55914ec0bcd0_0 .net "iCLK", 0 0, v0x55914ec16190_0;  alias, 1 drivers
v0x55914ec0bd70_0 .net "iRe", 0 0, v0x55914ec0e980_0;  1 drivers
v0x55914ec0be10_0 .net "iWd", 31 0, v0x55914ec0ea20_0;  1 drivers
v0x55914ec0beb0_0 .net "iWe", 0 0, v0x55914ec0eac0_0;  1 drivers
v0x55914ec0bf50_0 .net "inARST", 0 0, v0x55914ec16c40_0;  alias, 1 drivers
v0x55914ec0bff0_0 .net "oEmp", 0 0, L_0x55914e62e5b0;  alias, 1 drivers
v0x55914ec0c090_0 .net "oFull", 0 0, L_0x55914e6a9430;  alias, 1 drivers
v0x55914ec0c130_0 .net "oRd", 31 0, L_0x55914e62e010;  alias, 1 drivers
v0x55914ec0c260_0 .net "oRvd", 0 0, v0x55914ec0c7e0_0;  alias, 1 drivers
v0x55914ec0c300_0 .var "qEmp", 0 0;
v0x55914ec0c3a0_0 .var "qFull", 0 0;
v0x55914ec0c440_0 .var "qRe", 0 0;
v0x55914ec0c570 .array "qWd", 0 1, 15 0;
v0x55914ec0c610_0 .var "qWe", 0 0;
v0x55914ec0c6b0_0 .var "rRa", 7 0;
v0x55914ec0c7e0_0 .var "rRe", 0 0;
v0x55914ec0c990_0 .var "rWa", 7 0;
v0x55914ec0ca30_0 .net "wRd", 31 0, L_0x55914ec285c0;  1 drivers
v0x55914ec0cad0_0 .net "wWa", 7 0, L_0x55914ec28660;  1 drivers
E_0x55914e83fa80/0 .event edge, v0x55914ec0cad0_0, v0x55914ec050a0_0, v0x55914ec06030_0, v0x55914ec0beb0_0;
E_0x55914e83fa80/1 .event edge, v0x55914ec0c3a0_0, v0x55914ec0bd70_0, v0x55914ec0c300_0;
E_0x55914e83fa80 .event/or E_0x55914e83fa80/0, E_0x55914e83fa80/1;
L_0x55914ec285c0 .concat8 [ 16 16 0 0], v0x55914ec05d10_0, v0x55914ec0a1a0_0;
L_0x55914ec28660 .arith/sum 8, v0x55914ec0c990_0, L_0x7f41432d0de0;
S_0x55914ec02140 .scope generate, "TrionSDPBRAM[0]" "TrionSDPBRAM[0]" 4 101, 4 101 0, S_0x55914ec01d40;
 .timescale 0 0;
P_0x55914e840480 .param/l "x" 0 4 101, +C4<00>;
E_0x55914e85ae80 .event edge, v0x55914ec0be10_0;
S_0x55914ec022d0 .scope module, "TrionSDPBRAM" "TrionSDPBRAM" 4 106, 5 12 0, S_0x55914ec02140;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "iWd";
    .port_info 1 /INPUT 8 "iWa";
    .port_info 2 /INPUT 1 "iWe";
    .port_info 3 /OUTPUT 16 "oRd";
    .port_info 4 /INPUT 8 "iRa";
    .port_info 5 /INPUT 1 "iRe";
    .port_info 6 /INPUT 1 "iRCLK";
    .port_info 7 /INPUT 1 "iWCLK";
P_0x55914e86dd00 .param/l "pAddrWidth" 0 5 14, C4<00001000>;
P_0x55914e86dd40 .param/l "pDataWidth" 0 5 13, C4<00010000>;
v0x55914ec06850_0 .net "iRCLK", 0 0, v0x55914ec16190_0;  alias, 1 drivers
v0x55914ec068f0_0 .net "iRa", 7 0, v0x55914ec0c6b0_0;  1 drivers
v0x55914ec06990_0 .net "iRe", 0 0, v0x55914ec0c440_0;  1 drivers
v0x55914ec06a30_0 .net "iWCLK", 0 0, v0x55914ec16190_0;  alias, 1 drivers
v0x55914ec06ad0_0 .net "iWa", 7 0, v0x55914ec0c990_0;  1 drivers
v0x55914ec0c570_0 .array/port v0x55914ec0c570, 0;
v0x55914ec06b70_0 .net "iWd", 15 0, v0x55914ec0c570_0;  1 drivers
v0x55914ec06c10_0 .net "iWe", 0 0, v0x55914ec0c610_0;  1 drivers
v0x55914ec06cb0_0 .net "oRd", 15 0, v0x55914ec05d10_0;  1 drivers
S_0x55914ec02530 .scope module, "EFX_RAM_5K" "EFX_RAM_5K" 5 58, 6 36 0, S_0x55914ec022d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "WCLK";
    .port_info 1 /INPUT 1 "WE";
    .port_info 2 /INPUT 1 "WCLKE";
    .port_info 3 /INPUT 16 "WDATA";
    .port_info 4 /INPUT 8 "WADDR";
    .port_info 5 /INPUT 1 "RCLK";
    .port_info 6 /INPUT 1 "RE";
    .port_info 7 /OUTPUT 16 "RDATA";
    .port_info 8 /INPUT 8 "RADDR";
P_0x55914ec026c0 .param/l "INIT_0" 0 6 53, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x55914ec02700 .param/l "INIT_1" 0 6 54, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x55914ec02740 .param/l "INIT_10" 0 6 69, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x55914ec02780 .param/l "INIT_11" 0 6 70, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x55914ec027c0 .param/l "INIT_12" 0 6 71, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x55914ec02800 .param/l "INIT_13" 0 6 72, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x55914ec02840 .param/l "INIT_2" 0 6 55, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x55914ec02880 .param/l "INIT_3" 0 6 56, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x55914ec028c0 .param/l "INIT_4" 0 6 57, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x55914ec02900 .param/l "INIT_5" 0 6 58, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x55914ec02940 .param/l "INIT_6" 0 6 59, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x55914ec02980 .param/l "INIT_7" 0 6 60, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x55914ec029c0 .param/l "INIT_8" 0 6 61, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x55914ec02a00 .param/l "INIT_9" 0 6 62, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x55914ec02a40 .param/l "INIT_A" 0 6 63, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x55914ec02a80 .param/l "INIT_B" 0 6 64, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x55914ec02ac0 .param/l "INIT_C" 0 6 65, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x55914ec02b00 .param/l "INIT_D" 0 6 66, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x55914ec02b40 .param/l "INIT_E" 0 6 67, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x55914ec02b80 .param/l "INIT_F" 0 6 68, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x55914ec02bc0 .param/l "MEMORY_SIZE" 1 6 94, +C4<0000000000000000000000000000000000000000000000000001010000000000>;
P_0x55914ec02c00 .param/l "OUTPUT_REG" 0 6 51, C4<0>;
P_0x55914ec02c40 .param/l "RCLK_POLARITY" 0 6 46, C4<1>;
P_0x55914ec02c80 .param/l "READ_AWIDTH" 1 6 74, +C4<00000000000000000000000000001000>;
P_0x55914ec02cc0 .param/l "READ_WIDTH" 0 6 49, C4<00010000>;
P_0x55914ec02d00 .param/l "RE_POLARITY" 0 6 47, C4<1>;
P_0x55914ec02d40 .param/l "WCLKE_POLARITY" 0 6 44, C4<1>;
P_0x55914ec02d80 .param/l "WCLK_POLARITY" 0 6 43, C4<1>;
P_0x55914ec02dc0 .param/l "WE_POLARITY" 0 6 45, C4<1>;
P_0x55914ec02e00 .param/l "WRITE_AWIDTH" 1 6 84, +C4<00000000000000000000000000001000>;
P_0x55914ec02e40 .param/str "WRITE_MODE" 0 6 52, "READ_FIRST";
P_0x55914ec02e80 .param/l "WRITE_WIDTH" 0 6 50, C4<00010000>;
L_0x55914e68fe40 .functor BUFZ 1, v0x55914ec0c610_0, C4<0>, C4<0>, C4<0>;
L_0x55914e690c90 .functor BUFZ 1, v0x55914ec0c610_0, C4<0>, C4<0>, C4<0>;
L_0x55914e695f60 .functor BUFZ 1, v0x55914ec0c440_0, C4<0>, C4<0>, C4<0>;
L_0x55914e696390 .functor BUFZ 8, v0x55914ec0c990_0, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x55914e691270 .functor BUFZ 8, v0x55914ec0c6b0_0, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x55914e691110 .functor BUFZ 1, v0x55914ec16190_0, C4<0>, C4<0>, C4<0>;
L_0x7f41432d0b58 .functor BUFT 1, C8<331>, C4<0>, C4<0>, C4<0>;
RS_0x7f41436756a8 .resolv tri, L_0x7f41432d0b58, L_0x55914e690c90;
L_0x55914e695790 .functor BUFZ 1, RS_0x7f41436756a8, C4<0>, C4<0>, C4<0>;
L_0x7f41432d0b10 .functor BUFT 1, C8<330>, C4<0>, C4<0>, C4<0>;
RS_0x7f4143675768 .resolv tri, L_0x7f41432d0b10, L_0x55914e68fe40;
L_0x55914e691530 .functor BUFZ 1, RS_0x7f4143675768, C4<0>, C4<0>, C4<0>;
L_0x55914e6a78c0 .functor BUFZ 1, v0x55914ec16190_0, C4<0>, C4<0>, C4<0>;
L_0x7f41432d0ba0 .functor BUFT 1, C8<331>, C4<0>, C4<0>, C4<0>;
RS_0x7f41436755b8 .resolv tri, L_0x7f41432d0ba0, L_0x55914e695f60;
L_0x55914e695b30 .functor BUFZ 1, RS_0x7f41436755b8, C4<0>, C4<0>, C4<0>;
v0x55914ec050a0_0 .net "RADDR", 7 0, v0x55914ec0c6b0_0;  alias, 1 drivers
L_0x7f41432d0c30 .functor BUFT 1, C8<330330330330330330330330>, C4<0>, C4<0>, C4<0>;
RS_0x7f4143675408 .resolv tri, L_0x7f41432d0c30, L_0x55914e691270;
v0x55914ec05140_0 .net8 "RADDR_net", 7 0, RS_0x7f4143675408;  2 drivers, strength-aware
v0x55914ec051e0_0 .net "RCLK", 0 0, v0x55914ec16190_0;  alias, 1 drivers
v0x55914ec05a90_0 .net "RCLK_i", 0 0, L_0x55914e6a78c0;  1 drivers
v0x55914ec05b30_0 .net "RDATA", 15 0, v0x55914ec05d10_0;  alias, 1 drivers
v0x55914ec05bd0_0 .var "RDATA_early", 15 0;
v0x55914ec05c70_0 .var "RDATA_late", 15 0;
v0x55914ec05d10_0 .var "RDATA_out", 15 0;
v0x55914ec05db0_0 .var "RDATA_reg", 15 0;
v0x55914ec05e50_0 .net "RE", 0 0, v0x55914ec0c440_0;  alias, 1 drivers
v0x55914ec05ef0_0 .net "RE_i", 0 0, L_0x55914e695b30;  1 drivers
v0x55914ec05f90_0 .net8 "RE_net", 0 0, RS_0x7f41436755b8;  2 drivers, strength-aware
v0x55914ec06030_0 .net "WADDR", 7 0, v0x55914ec0c990_0;  alias, 1 drivers
L_0x7f41432d0be8 .functor BUFT 1, C8<330330330330330330330330>, C4<0>, C4<0>, C4<0>;
RS_0x7f4143675618 .resolv tri, L_0x7f41432d0be8, L_0x55914e696390;
v0x55914ec060d0_0 .net8 "WADDR_net", 7 0, RS_0x7f4143675618;  2 drivers, strength-aware
v0x55914ec06170_0 .net "WCLK", 0 0, v0x55914ec16190_0;  alias, 1 drivers
v0x55914ec06210_0 .net "WCLKE", 0 0, v0x55914ec0c610_0;  alias, 1 drivers
v0x55914ec062b0_0 .net "WCLKE_i", 0 0, L_0x55914e695790;  1 drivers
v0x55914ec06350_0 .net8 "WCLKE_net", 0 0, RS_0x7f41436756a8;  2 drivers, strength-aware
v0x55914ec063f0_0 .net "WCLK_i", 0 0, L_0x55914e691110;  1 drivers
v0x55914ec06490_0 .net "WDATA", 15 0, v0x55914ec0c570_0;  alias, 1 drivers
v0x55914ec06530_0 .net "WE", 0 0, v0x55914ec0c610_0;  alias, 1 drivers
v0x55914ec065d0_0 .net "WE_i", 0 0, L_0x55914e691530;  1 drivers
v0x55914ec06670_0 .net8 "WE_net", 0 0, RS_0x7f4143675768;  2 drivers, strength-aware
v0x55914ec06710_0 .var/i "i", 31 0;
v0x55914ec067b0 .array "mem", 0 5119, 0 0;
E_0x55914e81c360 .event posedge, v0x55914ec05a90_0;
E_0x55914e81c3a0 .event posedge, v0x55914ec063f0_0;
S_0x55914ec04600 .scope function.vec4.s1, "COMPATIBLE_WIDTH" "COMPATIBLE_WIDTH" 6 137, 6 137 0, S_0x55914ec02530;
 .timescale 0 0;
; Variable COMPATIBLE_WIDTH is vec4 return value of scope S_0x55914ec04600
v0x55914ec04830_0 .var/i "w1", 31 0;
v0x55914ec048d0_0 .var/i "w2", 31 0;
TD_UFIB_tb.SynthesizerBlock.UfibReadDmaUnit.DmaDataTransfer.TrionSDPBRAM\x5B0\x5D.TrionSDPBRAM.EFX_RAM_5K.COMPATIBLE_WIDTH ;
    %load/vec4 v0x55914ec04830_0;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x55914ec04830_0;
    %pushi/vec4 2, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x55914ec04830_0;
    %pushi/vec4 4, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x55914ec04830_0;
    %pushi/vec4 8, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x55914ec04830_0;
    %pushi/vec4 16, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x55914ec048d0_0;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x55914ec048d0_0;
    %pushi/vec4 2, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x55914ec048d0_0;
    %pushi/vec4 4, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x55914ec048d0_0;
    %pushi/vec4 8, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x55914ec048d0_0;
    %pushi/vec4 16, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %and;
    %load/vec4 v0x55914ec04830_0;
    %pushi/vec4 5, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x55914ec04830_0;
    %pushi/vec4 10, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x55914ec04830_0;
    %pushi/vec4 20, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x55914ec048d0_0;
    %pushi/vec4 5, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x55914ec048d0_0;
    %pushi/vec4 10, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x55914ec048d0_0;
    %pushi/vec4 20, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %and;
    %or;
    %ret/vec4 0, 0, 1;  Assign to COMPATIBLE_WIDTH (store_vec4_to_lval)
    %end;
S_0x55914ec04970 .scope generate, "genblk2" "genblk2" 6 252, 6 252 0, S_0x55914ec02530;
 .timescale 0 0;
S_0x55914ec04b00 .scope task, "read_ram" "read_ram" 6 201, 6 201 0, S_0x55914ec02530;
 .timescale 0 0;
v0x55914ec04c90_0 .var "addr", 7 0;
v0x55914ec04d30_0 .var "rdata", 15 0;
TD_UFIB_tb.SynthesizerBlock.UfibReadDmaUnit.DmaDataTransfer.TrionSDPBRAM\x5B0\x5D.TrionSDPBRAM.EFX_RAM_5K.read_ram ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55914ec06710_0, 0, 32;
T_59.158 ;
    %load/vec4 v0x55914ec06710_0;
    %cmpi/u 16, 0, 32;
    %jmp/0xz T_59.159, 5;
    %load/vec4 v0x55914ec04c90_0;
    %pad/u 33;
    %muli 16, 0, 33;
    %load/vec4 v0x55914ec06710_0;
    %pad/u 33;
    %add;
    %ix/vec4 4;
    %load/vec4a v0x55914ec067b0, 4;
    %ix/getv/s 4, v0x55914ec06710_0;
    %store/vec4 v0x55914ec04d30_0, 4, 1;
    %load/vec4 v0x55914ec06710_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55914ec06710_0, 0, 32;
    %jmp T_59.158;
T_59.159 ;
    %end;
S_0x55914ec04dd0 .scope task, "write_ram" "write_ram" 6 211, 6 211 0, S_0x55914ec02530;
 .timescale 0 0;
v0x55914ec04f60_0 .var "addr", 7 0;
v0x55914ec05000_0 .var "wdata", 15 0;
TD_UFIB_tb.SynthesizerBlock.UfibReadDmaUnit.DmaDataTransfer.TrionSDPBRAM\x5B0\x5D.TrionSDPBRAM.EFX_RAM_5K.write_ram ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55914ec06710_0, 0, 32;
T_60.160 ;
    %load/vec4 v0x55914ec06710_0;
    %cmpi/u 16, 0, 32;
    %jmp/0xz T_60.161, 5;
    %load/vec4 v0x55914ec05000_0;
    %load/vec4 v0x55914ec06710_0;
    %part/s 1;
    %load/vec4 v0x55914ec04f60_0;
    %pad/u 33;
    %muli 16, 0, 33;
    %load/vec4 v0x55914ec06710_0;
    %pad/u 33;
    %add;
    %ix/vec4 4;
    %store/vec4a v0x55914ec067b0, 4, 0;
    %load/vec4 v0x55914ec06710_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55914ec06710_0, 0, 32;
    %jmp T_60.160;
T_60.161 ;
    %end;
S_0x55914ec06d50 .scope generate, "TrionSDPBRAM[1]" "TrionSDPBRAM[1]" 4 101, 4 101 0, S_0x55914ec01d40;
 .timescale 0 0;
P_0x55914e809d60 .param/l "x" 0 4 101, +C4<01>;
S_0x55914ec06ee0 .scope module, "TrionSDPBRAM" "TrionSDPBRAM" 4 106, 5 12 0, S_0x55914ec06d50;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "iWd";
    .port_info 1 /INPUT 8 "iWa";
    .port_info 2 /INPUT 1 "iWe";
    .port_info 3 /OUTPUT 16 "oRd";
    .port_info 4 /INPUT 8 "iRa";
    .port_info 5 /INPUT 1 "iRe";
    .port_info 6 /INPUT 1 "iRCLK";
    .port_info 7 /INPUT 1 "iWCLK";
P_0x55914ebfdfe0 .param/l "pAddrWidth" 0 5 14, C4<00001000>;
P_0x55914ebfe020 .param/l "pDataWidth" 0 5 13, C4<00010000>;
v0x55914ec0ace0_0 .net "iRCLK", 0 0, v0x55914ec16190_0;  alias, 1 drivers
v0x55914ec0ad80_0 .net "iRa", 7 0, v0x55914ec0c6b0_0;  alias, 1 drivers
v0x55914ec0ae20_0 .net "iRe", 0 0, v0x55914ec0c440_0;  alias, 1 drivers
v0x55914ec0aec0_0 .net "iWCLK", 0 0, v0x55914ec16190_0;  alias, 1 drivers
v0x55914ec0af60_0 .net "iWa", 7 0, v0x55914ec0c990_0;  alias, 1 drivers
v0x55914ec0c570_1 .array/port v0x55914ec0c570, 1;
v0x55914ec0b000_0 .net "iWd", 15 0, v0x55914ec0c570_1;  1 drivers
v0x55914ec0b0a0_0 .net "iWe", 0 0, v0x55914ec0c610_0;  alias, 1 drivers
v0x55914ec0b140_0 .net "oRd", 15 0, v0x55914ec0a1a0_0;  1 drivers
S_0x55914ec07140 .scope module, "EFX_RAM_5K" "EFX_RAM_5K" 5 58, 6 36 0, S_0x55914ec06ee0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "WCLK";
    .port_info 1 /INPUT 1 "WE";
    .port_info 2 /INPUT 1 "WCLKE";
    .port_info 3 /INPUT 16 "WDATA";
    .port_info 4 /INPUT 8 "WADDR";
    .port_info 5 /INPUT 1 "RCLK";
    .port_info 6 /INPUT 1 "RE";
    .port_info 7 /OUTPUT 16 "RDATA";
    .port_info 8 /INPUT 8 "RADDR";
P_0x55914ec072d0 .param/l "INIT_0" 0 6 53, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x55914ec07310 .param/l "INIT_1" 0 6 54, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x55914ec07350 .param/l "INIT_10" 0 6 69, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x55914ec07390 .param/l "INIT_11" 0 6 70, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x55914ec073d0 .param/l "INIT_12" 0 6 71, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x55914ec07410 .param/l "INIT_13" 0 6 72, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x55914ec07450 .param/l "INIT_2" 0 6 55, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x55914ec07490 .param/l "INIT_3" 0 6 56, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x55914ec074d0 .param/l "INIT_4" 0 6 57, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x55914ec07510 .param/l "INIT_5" 0 6 58, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x55914ec07550 .param/l "INIT_6" 0 6 59, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x55914ec07590 .param/l "INIT_7" 0 6 60, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x55914ec075d0 .param/l "INIT_8" 0 6 61, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x55914ec07610 .param/l "INIT_9" 0 6 62, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x55914ec07650 .param/l "INIT_A" 0 6 63, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x55914ec07690 .param/l "INIT_B" 0 6 64, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x55914ec076d0 .param/l "INIT_C" 0 6 65, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x55914ec07710 .param/l "INIT_D" 0 6 66, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x55914ec07750 .param/l "INIT_E" 0 6 67, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x55914ec07790 .param/l "INIT_F" 0 6 68, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x55914ec077d0 .param/l "MEMORY_SIZE" 1 6 94, +C4<0000000000000000000000000000000000000000000000000001010000000000>;
P_0x55914ec07810 .param/l "OUTPUT_REG" 0 6 51, C4<0>;
P_0x55914ec07850 .param/l "RCLK_POLARITY" 0 6 46, C4<1>;
P_0x55914ec07890 .param/l "READ_AWIDTH" 1 6 74, +C4<00000000000000000000000000001000>;
P_0x55914ec078d0 .param/l "READ_WIDTH" 0 6 49, C4<00010000>;
P_0x55914ec07910 .param/l "RE_POLARITY" 0 6 47, C4<1>;
P_0x55914ec07950 .param/l "WCLKE_POLARITY" 0 6 44, C4<1>;
P_0x55914ec07990 .param/l "WCLK_POLARITY" 0 6 43, C4<1>;
P_0x55914ec079d0 .param/l "WE_POLARITY" 0 6 45, C4<1>;
P_0x55914ec07a10 .param/l "WRITE_AWIDTH" 1 6 84, +C4<00000000000000000000000000001000>;
P_0x55914ec07a50 .param/str "WRITE_MODE" 0 6 52, "READ_FIRST";
P_0x55914ec07a90 .param/l "WRITE_WIDTH" 0 6 50, C4<00010000>;
L_0x55914e692130 .functor BUFZ 1, v0x55914ec0c610_0, C4<0>, C4<0>, C4<0>;
L_0x55914e692b30 .functor BUFZ 1, v0x55914ec0c610_0, C4<0>, C4<0>, C4<0>;
L_0x55914e693af0 .functor BUFZ 1, v0x55914ec0c440_0, C4<0>, C4<0>, C4<0>;
L_0x55914e694120 .functor BUFZ 8, v0x55914ec0c990_0, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x55914e691900 .functor BUFZ 8, v0x55914ec0c6b0_0, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x55914e690fb0 .functor BUFZ 1, v0x55914ec16190_0, C4<0>, C4<0>, C4<0>;
L_0x7f41432d0cc0 .functor BUFT 1, C8<331>, C4<0>, C4<0>, C4<0>;
RS_0x7f4143675e58 .resolv tri, L_0x7f41432d0cc0, L_0x55914e692b30;
L_0x55914e6955c0 .functor BUFZ 1, RS_0x7f4143675e58, C4<0>, C4<0>, C4<0>;
L_0x7f41432d0c78 .functor BUFT 1, C8<330>, C4<0>, C4<0>, C4<0>;
RS_0x7f4143675f18 .resolv tri, L_0x7f41432d0c78, L_0x55914e692130;
L_0x55914e6913d0 .functor BUFZ 1, RS_0x7f4143675f18, C4<0>, C4<0>, C4<0>;
L_0x55914e6a7760 .functor BUFZ 1, v0x55914ec16190_0, C4<0>, C4<0>, C4<0>;
L_0x7f41432d0d08 .functor BUFT 1, C8<331>, C4<0>, C4<0>, C4<0>;
RS_0x7f4143675dc8 .resolv tri, L_0x7f41432d0d08, L_0x55914e693af0;
L_0x55914e695960 .functor BUFZ 1, RS_0x7f4143675dc8, C4<0>, C4<0>, C4<0>;
v0x55914ec09d40_0 .net "RADDR", 7 0, v0x55914ec0c6b0_0;  alias, 1 drivers
L_0x7f41432d0d98 .functor BUFT 1, C8<330330330330330330330330>, C4<0>, C4<0>, C4<0>;
RS_0x7f4143675c48 .resolv tri, L_0x7f41432d0d98, L_0x55914e691900;
v0x55914ec09de0_0 .net8 "RADDR_net", 7 0, RS_0x7f4143675c48;  2 drivers, strength-aware
v0x55914ec09e80_0 .net "RCLK", 0 0, v0x55914ec16190_0;  alias, 1 drivers
v0x55914ec09f20_0 .net "RCLK_i", 0 0, L_0x55914e6a7760;  1 drivers
v0x55914ec09fc0_0 .net "RDATA", 15 0, v0x55914ec0a1a0_0;  alias, 1 drivers
v0x55914ec0a060_0 .var "RDATA_early", 15 0;
v0x55914ec0a100_0 .var "RDATA_late", 15 0;
v0x55914ec0a1a0_0 .var "RDATA_out", 15 0;
v0x55914ec0a240_0 .var "RDATA_reg", 15 0;
v0x55914ec0a2e0_0 .net "RE", 0 0, v0x55914ec0c440_0;  alias, 1 drivers
v0x55914ec0a380_0 .net "RE_i", 0 0, L_0x55914e695960;  1 drivers
v0x55914ec0a420_0 .net8 "RE_net", 0 0, RS_0x7f4143675dc8;  2 drivers, strength-aware
v0x55914ec0a4c0_0 .net "WADDR", 7 0, v0x55914ec0c990_0;  alias, 1 drivers
L_0x7f41432d0d50 .functor BUFT 1, C8<330330330330330330330330>, C4<0>, C4<0>, C4<0>;
RS_0x7f4143675df8 .resolv tri, L_0x7f41432d0d50, L_0x55914e694120;
v0x55914ec0a560_0 .net8 "WADDR_net", 7 0, RS_0x7f4143675df8;  2 drivers, strength-aware
v0x55914ec0a600_0 .net "WCLK", 0 0, v0x55914ec16190_0;  alias, 1 drivers
v0x55914ec0a6a0_0 .net "WCLKE", 0 0, v0x55914ec0c610_0;  alias, 1 drivers
v0x55914ec0a740_0 .net "WCLKE_i", 0 0, L_0x55914e6955c0;  1 drivers
v0x55914ec0a7e0_0 .net8 "WCLKE_net", 0 0, RS_0x7f4143675e58;  2 drivers, strength-aware
v0x55914ec0a880_0 .net "WCLK_i", 0 0, L_0x55914e690fb0;  1 drivers
v0x55914ec0a920_0 .net "WDATA", 15 0, v0x55914ec0c570_1;  alias, 1 drivers
v0x55914ec0a9c0_0 .net "WE", 0 0, v0x55914ec0c610_0;  alias, 1 drivers
v0x55914ec0aa60_0 .net "WE_i", 0 0, L_0x55914e6913d0;  1 drivers
v0x55914ec0ab00_0 .net8 "WE_net", 0 0, RS_0x7f4143675f18;  2 drivers, strength-aware
v0x55914ec0aba0_0 .var/i "i", 31 0;
v0x55914ec0ac40 .array "mem", 0 5119, 0 0;
E_0x55914e7748d0 .event posedge, v0x55914ec09f20_0;
E_0x55914e774910 .event posedge, v0x55914ec0a880_0;
S_0x55914ec092a0 .scope function.vec4.s1, "COMPATIBLE_WIDTH" "COMPATIBLE_WIDTH" 6 137, 6 137 0, S_0x55914ec07140;
 .timescale 0 0;
; Variable COMPATIBLE_WIDTH is vec4 return value of scope S_0x55914ec092a0
v0x55914ec094d0_0 .var/i "w1", 31 0;
v0x55914ec09570_0 .var/i "w2", 31 0;
TD_UFIB_tb.SynthesizerBlock.UfibReadDmaUnit.DmaDataTransfer.TrionSDPBRAM\x5B1\x5D.TrionSDPBRAM.EFX_RAM_5K.COMPATIBLE_WIDTH ;
    %load/vec4 v0x55914ec094d0_0;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x55914ec094d0_0;
    %pushi/vec4 2, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x55914ec094d0_0;
    %pushi/vec4 4, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x55914ec094d0_0;
    %pushi/vec4 8, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x55914ec094d0_0;
    %pushi/vec4 16, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x55914ec09570_0;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x55914ec09570_0;
    %pushi/vec4 2, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x55914ec09570_0;
    %pushi/vec4 4, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x55914ec09570_0;
    %pushi/vec4 8, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x55914ec09570_0;
    %pushi/vec4 16, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %and;
    %load/vec4 v0x55914ec094d0_0;
    %pushi/vec4 5, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x55914ec094d0_0;
    %pushi/vec4 10, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x55914ec094d0_0;
    %pushi/vec4 20, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x55914ec09570_0;
    %pushi/vec4 5, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x55914ec09570_0;
    %pushi/vec4 10, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x55914ec09570_0;
    %pushi/vec4 20, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %and;
    %or;
    %ret/vec4 0, 0, 1;  Assign to COMPATIBLE_WIDTH (store_vec4_to_lval)
    %end;
S_0x55914ec09610 .scope generate, "genblk2" "genblk2" 6 252, 6 252 0, S_0x55914ec07140;
 .timescale 0 0;
S_0x55914ec097a0 .scope task, "read_ram" "read_ram" 6 201, 6 201 0, S_0x55914ec07140;
 .timescale 0 0;
v0x55914ec09930_0 .var "addr", 7 0;
v0x55914ec099d0_0 .var "rdata", 15 0;
TD_UFIB_tb.SynthesizerBlock.UfibReadDmaUnit.DmaDataTransfer.TrionSDPBRAM\x5B1\x5D.TrionSDPBRAM.EFX_RAM_5K.read_ram ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55914ec0aba0_0, 0, 32;
T_62.162 ;
    %load/vec4 v0x55914ec0aba0_0;
    %cmpi/u 16, 0, 32;
    %jmp/0xz T_62.163, 5;
    %load/vec4 v0x55914ec09930_0;
    %pad/u 33;
    %muli 16, 0, 33;
    %load/vec4 v0x55914ec0aba0_0;
    %pad/u 33;
    %add;
    %ix/vec4 4;
    %load/vec4a v0x55914ec0ac40, 4;
    %ix/getv/s 4, v0x55914ec0aba0_0;
    %store/vec4 v0x55914ec099d0_0, 4, 1;
    %load/vec4 v0x55914ec0aba0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55914ec0aba0_0, 0, 32;
    %jmp T_62.162;
T_62.163 ;
    %end;
S_0x55914ec09a70 .scope task, "write_ram" "write_ram" 6 211, 6 211 0, S_0x55914ec07140;
 .timescale 0 0;
v0x55914ec09c00_0 .var "addr", 7 0;
v0x55914ec09ca0_0 .var "wdata", 15 0;
TD_UFIB_tb.SynthesizerBlock.UfibReadDmaUnit.DmaDataTransfer.TrionSDPBRAM\x5B1\x5D.TrionSDPBRAM.EFX_RAM_5K.write_ram ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55914ec0aba0_0, 0, 32;
T_63.164 ;
    %load/vec4 v0x55914ec0aba0_0;
    %cmpi/u 16, 0, 32;
    %jmp/0xz T_63.165, 5;
    %load/vec4 v0x55914ec09ca0_0;
    %load/vec4 v0x55914ec0aba0_0;
    %part/s 1;
    %load/vec4 v0x55914ec09c00_0;
    %pad/u 33;
    %muli 16, 0, 33;
    %load/vec4 v0x55914ec0aba0_0;
    %pad/u 33;
    %add;
    %ix/vec4 4;
    %store/vec4a v0x55914ec0ac40, 4, 0;
    %load/vec4 v0x55914ec0aba0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55914ec0aba0_0, 0, 32;
    %jmp T_63.164;
T_63.165 ;
    %end;
S_0x55914ec0b1e0 .scope function.vec4.s8, "fBitWidth" "fBitWidth" 4 181, 4 181 0, S_0x55914ec01d40;
 .timescale 0 0;
; Variable fBitWidth is vec4 return value of scope S_0x55914ec0b1e0
v0x55914ec0b410_0 .var/i "i", 31 0;
v0x55914ec0b4b0_0 .var "iVAL", 31 0;
TD_UFIB_tb.SynthesizerBlock.UfibReadDmaUnit.DmaDataTransfer.fBitWidth ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55914ec0b410_0, 0, 32;
T_64.166 ;
    %load/vec4 v0x55914ec0b410_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_64.167, 5;
    %load/vec4 v0x55914ec0b4b0_0;
    %load/vec4 v0x55914ec0b410_0;
    %part/s 1;
    %flag_set/vec4 8;
    %jmp/0xz  T_64.168, 8;
    %load/vec4 v0x55914ec0b410_0;
    %addi 1, 0, 32;
    %pad/s 8;
    %ret/vec4 0, 0, 8;  Assign to fBitWidth (store_vec4_to_lval)
T_64.168 ;
    %load/vec4 v0x55914ec0b410_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55914ec0b410_0, 0, 32;
    %jmp T_64.166;
T_64.167 ;
    %retload/vec4 0; Load fBitWidth (draw_signal_vec4)
    %pad/u 32;
    %cmpi/ne 1, 0, 32;
    %jmp/0xz  T_64.170, 4;
    %retload/vec4 0; Load fBitWidth (draw_signal_vec4)
    %subi 1, 0, 8;
    %ret/vec4 0, 0, 8;  Assign to fBitWidth (store_vec4_to_lval)
T_64.170 ;
    %end;
S_0x55914ec0b550 .scope function.vec4.s8, "f_barm_gennum" "f_barm_gennum" 4 157, 4 157 0, S_0x55914ec01d40;
 .timescale 0 0;
; Variable f_barm_gennum is vec4 return value of scope S_0x55914ec0b550
v0x55914ec0b780_0 .var/i "i", 31 0;
v0x55914ec0b820_0 .var "lpDataWidth", 31 0;
v0x55914ec0b8c0_0 .var "pFifoBitWidth", 31 0;
TD_UFIB_tb.SynthesizerBlock.UfibReadDmaUnit.DmaDataTransfer.f_barm_gennum ;
    %load/vec4 v0x55914ec0b8c0_0;
    %load/vec4 v0x55914ec0b820_0;
    %cmp/u;
    %flag_or 5, 4;
    %jmp/0xz  T_65.172, 5;
    %pushi/vec4 1, 0, 8;
    %ret/vec4 0, 0, 8;  Assign to f_barm_gennum (store_vec4_to_lval)
    %jmp T_65.173;
T_65.172 ;
    %pushi/vec4 1, 0, 8;
    %ret/vec4 0, 0, 8;  Assign to f_barm_gennum (store_vec4_to_lval)
    %load/vec4 v0x55914ec0b8c0_0;
    %store/vec4 v0x55914ec0b780_0, 0, 32;
T_65.174 ;
    %load/vec4 v0x55914ec0b820_0;
    %load/vec4 v0x55914ec0b780_0;
    %cmp/u;
    %jmp/0xz T_65.175, 5;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %retload/vec4 0;
    %pushi/vec4 1, 0, 8;
    %add;
    %ret/vec4 0, 0, 8;
    %load/vec4 v0x55914ec0b780_0;
    %load/vec4 v0x55914ec0b820_0;
    %sub;
    %store/vec4 v0x55914ec0b780_0, 0, 32;
    %jmp T_65.174;
T_65.175 ;
T_65.173 ;
    %end;
S_0x55914ec0b960 .scope function.vec4.s8, "f_get_datawidth" "f_get_datawidth" 4 141, 4 141 0, S_0x55914ec01d40;
 .timescale 0 0;
; Variable f_get_datawidth is vec4 return value of scope S_0x55914ec0b960
v0x55914ec0bb90_0 .var "pFifoDepth", 31 0;
TD_UFIB_tb.SynthesizerBlock.UfibReadDmaUnit.DmaDataTransfer.f_get_datawidth ;
    %load/vec4 v0x55914ec0bb90_0;
    %dup/vec4;
    %pushi/vec4 256, 0, 32;
    %cmp/u;
    %jmp/1 T_66.176, 6;
    %dup/vec4;
    %pushi/vec4 512, 0, 32;
    %cmp/u;
    %jmp/1 T_66.177, 6;
    %dup/vec4;
    %pushi/vec4 1024, 0, 32;
    %cmp/u;
    %jmp/1 T_66.178, 6;
    %dup/vec4;
    %pushi/vec4 2048, 0, 32;
    %cmp/u;
    %jmp/1 T_66.179, 6;
    %dup/vec4;
    %pushi/vec4 4096, 0, 32;
    %cmp/u;
    %jmp/1 T_66.180, 6;
    %pushi/vec4 0, 0, 8;
    %ret/vec4 0, 0, 8;  Assign to f_get_datawidth (store_vec4_to_lval)
    %jmp T_66.182;
T_66.176 ;
    %pushi/vec4 16, 0, 8;
    %ret/vec4 0, 0, 8;  Assign to f_get_datawidth (store_vec4_to_lval)
    %jmp T_66.182;
T_66.177 ;
    %pushi/vec4 8, 0, 8;
    %ret/vec4 0, 0, 8;  Assign to f_get_datawidth (store_vec4_to_lval)
    %jmp T_66.182;
T_66.178 ;
    %pushi/vec4 4, 0, 8;
    %ret/vec4 0, 0, 8;  Assign to f_get_datawidth (store_vec4_to_lval)
    %jmp T_66.182;
T_66.179 ;
    %pushi/vec4 2, 0, 8;
    %ret/vec4 0, 0, 8;  Assign to f_get_datawidth (store_vec4_to_lval)
    %jmp T_66.182;
T_66.180 ;
    %pushi/vec4 1, 0, 8;
    %ret/vec4 0, 0, 8;  Assign to f_get_datawidth (store_vec4_to_lval)
    %jmp T_66.182;
T_66.182 ;
    %pop/vec4 1;
    %end;
S_0x55914ec0cb70 .scope module, "UfibBurstCnt" "UfibBurstCnt" 16 150, 18 7 0, S_0x55914ebfb120;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "oBurstRun";
    .port_info 1 /INPUT 1 "iRST";
    .port_info 2 /INPUT 1 "iCKE";
    .port_info 3 /INPUT 1 "iCLK";
P_0x55914ec0cd00 .param/l "pBurstCntBitWidth" 0 18 9, +C4<00000000000000000000000000001000>;
P_0x55914ec0cd40 .param/l "pBurstCntNum" 0 18 8, +C4<00000000000000000000000100000000>;
L_0x55914e6381f0 .functor BUFZ 1, v0x55914ec0d8e0_0, C4<0>, C4<0>, C4<0>;
v0x55914ec0d2d0_0 .net "iCKE", 0 0, v0x55914ec0e700_0;  1 drivers
v0x55914ec0d370_0 .net "iCLK", 0 0, v0x55914ec16190_0;  alias, 1 drivers
v0x55914ec0d410_0 .net "iRST", 0 0, v0x55914ec16440_0;  alias, 1 drivers
v0x55914ec0d5c0_0 .net "oBurstRun", 0 0, L_0x55914e6381f0;  alias, 1 drivers
v0x55914ec0d660_0 .var "qBurstCntCke", 0 0;
v0x55914ec0d700_0 .var "qBurstRunCke", 0 0;
v0x55914ec0d7a0_0 .var "qBurstWaitCntCke", 0 0;
v0x55914ec0d840_0 .var "rBurstCnt", 7 0;
v0x55914ec0d8e0_0 .var "rBurstRun", 0 0;
v0x55914ec0d980_0 .var "rBurstWaitCnt", 2 0;
E_0x55914e73c4a0 .event edge, v0x55914ec0d8e0_0, v0x55914ec0d980_0, v0x55914ec0d840_0, v0x55914ec0d2d0_0;
S_0x55914ec0ce20 .scope function.vec4.u32, "f_detect_bitwidth" "f_detect_bitwidth" 18 61, 18 61 0, S_0x55914ec0cb70;
 .timescale 0 0;
v0x55914ec0cfb0_0 .var/i "bitcnt", 31 0;
v0x55914ec0d050_0 .var/i "bitwidth", 31 0;
; Variable f_detect_bitwidth is vec4 return value of scope S_0x55914ec0ce20
v0x55914ec0d190_0 .var/i "i", 31 0;
v0x55914ec0d230_0 .var/i "number", 31 0;
TD_UFIB_tb.SynthesizerBlock.UfibReadDmaUnit.UfibBurstCnt.f_detect_bitwidth ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55914ec0cfb0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55914ec0d190_0, 0, 32;
T_67.183 ;
    %load/vec4 v0x55914ec0d190_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_67.184, 5;
    %load/vec4 v0x55914ec0d230_0;
    %load/vec4 v0x55914ec0d190_0;
    %part/s 1;
    %flag_set/vec4 8;
    %jmp/0xz  T_67.185, 8;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x55914ec0cfb0_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v0x55914ec0cfb0_0, 0, 32;
T_67.185 ;
    %load/vec4 v0x55914ec0d190_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55914ec0d190_0, 0, 32;
    %jmp T_67.183;
T_67.184 ;
    %load/vec4 v0x55914ec0cfb0_0;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_67.187, 4;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55914ec0d190_0, 0, 32;
T_67.189 ;
    %load/vec4 v0x55914ec0d190_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_67.190, 5;
    %load/vec4 v0x55914ec0d230_0;
    %load/vec4 v0x55914ec0d190_0;
    %part/s 1;
    %flag_set/vec4 8;
    %jmp/0xz  T_67.191, 8;
    %load/vec4 v0x55914ec0d190_0;
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to f_detect_bitwidth (store_vec4_to_lval)
T_67.191 ;
    %load/vec4 v0x55914ec0d190_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55914ec0d190_0, 0, 32;
    %jmp T_67.189;
T_67.190 ;
    %retload/vec4 0; Load f_detect_bitwidth (draw_signal_vec4)
    %cmpi/ne 1, 0, 32;
    %jmp/0xz  T_67.193, 4;
    %retload/vec4 0; Load f_detect_bitwidth (draw_signal_vec4)
    %subi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to f_detect_bitwidth (store_vec4_to_lval)
T_67.193 ;
    %jmp T_67.188;
T_67.187 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55914ec0d050_0, 0, 32;
    %load/vec4 v0x55914ec0d230_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_67.195, 4;
    %pushi/vec4 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to f_detect_bitwidth (store_vec4_to_lval)
    %jmp T_67.196;
T_67.195 ;
T_67.197 ;
    %load/vec4 v0x55914ec0d230_0;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz T_67.198, 4;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x55914ec0d050_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v0x55914ec0d050_0, 0, 32;
    %load/vec4 v0x55914ec0d230_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x55914ec0d230_0, 0, 32;
    %jmp T_67.197;
T_67.198 ;
    %load/vec4 v0x55914ec0d050_0;
    %ret/vec4 0, 0, 32;  Assign to f_detect_bitwidth (store_vec4_to_lval)
T_67.196 ;
T_67.188 ;
    %end;
S_0x55914ec10d60 .scope module, "UFIB" "UFIB" 2 194, 19 21 0, S_0x55914ea518d0;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "iSUfiRd";
    .port_info 1 /INPUT 32 "iSUfiAdrs";
    .port_info 2 /OUTPUT 16 "oMUfiRd";
    .port_info 3 /OUTPUT 32 "oMUfiAdrs";
    .port_info 4 /OUTPUT 16 "oSUfiWd";
    .port_info 5 /OUTPUT 32 "oSUfiAdrs";
    .port_info 6 /INPUT 1 "iSUfiRdy";
    .port_info 7 /INPUT 32 "iMUfiWd";
    .port_info 8 /INPUT 64 "iMUfiAdrs";
    .port_info 9 /OUTPUT 2 "oMUfiRdy";
    .port_info 10 /INPUT 1 "iRST";
    .port_info 11 /INPUT 1 "iCLK";
P_0x55914e43da00 .param/l "lpBlockConnectNum" 1 19 102, C4<1>;
P_0x55914e43da40 .param/l "pBlockAdrsWidth" 0 19 24, +C4<00000000000000000000000000000001>;
P_0x55914e43da80 .param/l "pBlockConnectNum" 0 19 23, +C4<00000000000000000000000000000010>;
P_0x55914e43dac0 .param/l "pMUfiAdrsWidth" 0 19 29, +C4<0000000000000000000000000000000000000000000000000000000001000000>;
P_0x55914e43db00 .param/l "pMUfiDqWidth" 0 19 28, +C4<0000000000000000000000000000000000000000000000000000000000100000>;
P_0x55914e43db40 .param/l "pUfiAdrsBusWidth" 0 19 26, +C4<00000000000000000000000000100000>;
P_0x55914e43db80 .param/l "pUfiDqBusWidth" 0 19 25, +C4<00000000000000000000000000010000>;
L_0x55914e71b080 .functor BUFZ 16, L_0x55914e621b20, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x55914e683870 .functor BUFZ 32, L_0x55914ec29cc0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x55914e6f55e0 .functor BUFZ 16, v0x55914ec12660_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0x55914ec119f0_0 .net "iCLK", 0 0, v0x55914ec16190_0;  alias, 1 drivers
v0x55914ec11a90_0 .net "iMUfiAdrs", 63 0, v0x55914ec13f10_0;  1 drivers
v0x55914ec11b30_0 .net "iMUfiWd", 31 0, v0x55914ec13fb0_0;  1 drivers
v0x55914ec11bd0_0 .net "iRST", 0 0, v0x55914ec16440_0;  alias, 1 drivers
v0x55914ec11c70_0 .net "iSUfiAdrs", 31 0, L_0x55914ec29cc0;  alias, 1 drivers
v0x55914ec11d10_0 .net "iSUfiRd", 15 0, L_0x55914e621b20;  alias, 1 drivers
v0x55914ec11db0_0 .net "iSUfiRdy", 0 0, L_0x55914ec2a080;  alias, 1 drivers
v0x55914ec11e50_0 .net "oMUfiAdrs", 31 0, L_0x55914e683870;  alias, 1 drivers
v0x55914ec11ef0_0 .net "oMUfiRd", 15 0, L_0x55914e71b080;  alias, 1 drivers
v0x55914ec11f90_0 .net "oMUfiRdy", 1 0, v0x55914ec123e0_0;  alias, 1 drivers
v0x55914ec12030_0 .net "oSUfiAdrs", 31 0, v0x55914ec125c0_0;  alias, 1 drivers
v0x55914ec12160_0 .net "oSUfiWd", 15 0, L_0x55914e6f55e0;  alias, 1 drivers
v0x55914ec12200_0 .var "qBlockSelectCke", 0 0;
v0x55914ec122a0_0 .var "qBlockSelectRst", 0 0;
v0x55914ec12340_0 .var "qLatencyRst", 0 0;
v0x55914ec123e0_0 .var "qMUfiRdy", 1 0;
v0x55914ec12480_0 .var "rBlockSelect", 0 0;
v0x55914ec12520_0 .var "rLatencyCnt", 2 0;
v0x55914ec125c0_0 .var "rMUfiAdrs", 31 0;
v0x55914ec12660_0 .var "rMUfiWd", 15 0;
v0x55914ec12700 .array "wBlockId", 0 1;
v0x55914ec12700_0 .net v0x55914ec12700 0, 0 0, L_0x55914ec16ec0; 1 drivers
v0x55914ec12700_1 .net v0x55914ec12700 1, 0 0, L_0x55914ec171e0; 1 drivers
v0x55914ec127a0_0 .net "wEnableBit", 1 0, L_0x55914ec17280;  1 drivers
v0x55914ec12840 .array "wMUfiAdrs", 0 1;
v0x55914ec12840_0 .net v0x55914ec12840 0, 31 0, L_0x55914ec16d80; 1 drivers
v0x55914ec12840_1 .net v0x55914ec12840 1, 31 0, L_0x55914ec170a0; 1 drivers
v0x55914ec128e0 .array "wMUfiWd", 0 1;
v0x55914ec128e0_0 .net v0x55914ec128e0 0, 15 0, L_0x55914ec16ce0; 1 drivers
v0x55914ec128e0_1 .net v0x55914ec128e0 1, 15 0, L_0x55914ec17000; 1 drivers
E_0x55914e738ca0 .event edge, v0x55914e4c55d0_0, v0x55914ec12480_0, v0x55914ec127a0_0, v0x55914ec12520_0;
L_0x55914ec16ce0 .part v0x55914ec13fb0_0, 0, 16;
L_0x55914ec16d80 .part v0x55914ec13f10_0, 0, 32;
L_0x55914ec17000 .part v0x55914ec13fb0_0, 16, 16;
L_0x55914ec170a0 .part v0x55914ec13f10_0, 32, 32;
L_0x55914ec17280 .concat8 [ 1 1 0 0], L_0x55914ec16f60, L_0x55914ec17320;
S_0x55914ec11130 .scope generate, "genblk1[0]" "genblk1[0]" 19 88, 19 88 0, S_0x55914ec10d60;
 .timescale 0 0;
P_0x55914e7516c0 .param/l "x" 0 19 88, +C4<00>;
v0x55914ec112c0_0 .net *"_ivl_12", 0 0, L_0x55914ec16f60;  1 drivers
v0x55914ec11360_0 .net *"_ivl_7", 3 0, L_0x55914ec16e20;  1 drivers
L_0x55914ec16e20 .part L_0x55914ec16d80, 25, 4;
L_0x55914ec16ec0 .part L_0x55914ec16e20, 0, 1;
L_0x55914ec16f60 .part L_0x55914ec16d80, 31, 1;
S_0x55914ec11400 .scope generate, "genblk1[1]" "genblk1[1]" 19 88, 19 88 0, S_0x55914ec10d60;
 .timescale 0 0;
P_0x55914e74fef0 .param/l "x" 0 19 88, +C4<01>;
v0x55914ec11590_0 .net *"_ivl_12", 0 0, L_0x55914ec17320;  1 drivers
v0x55914ec11630_0 .net *"_ivl_7", 3 0, L_0x55914ec17140;  1 drivers
L_0x55914ec17140 .part L_0x55914ec170a0, 25, 4;
L_0x55914ec171e0 .part L_0x55914ec17140, 0, 1;
L_0x55914ec17320 .part L_0x55914ec170a0, 31, 1;
S_0x55914ec116d0 .scope generate, "genblk2[0]" "genblk2[0]" 19 112, 19 112 0, S_0x55914ec10d60;
 .timescale 0 0;
P_0x55914e751c40 .param/l "x" 0 19 112, +C4<00>;
E_0x55914e7535d0 .event edge, v0x55914ebf5ae0_0, v0x55914ec12480_0;
S_0x55914ec11860 .scope generate, "genblk2[1]" "genblk2[1]" 19 112, 19 112 0, S_0x55914ec10d60;
 .timescale 0 0;
P_0x55914e750490 .param/l "x" 0 19 112, +C4<01>;
S_0x55914ec12980 .scope function.vec4.u32, "f_detect_bitwidth" "f_detect_bitwidth" 2 424, 2 424 0, S_0x55914ea518d0;
 .timescale -9 -12;
v0x55914ec12b10_0 .var/i "bitcnt", 31 0;
v0x55914ec12bb0_0 .var/i "bitwidth", 31 0;
; Variable f_detect_bitwidth is vec4 return value of scope S_0x55914ec12980
v0x55914ec12cf0_0 .var/i "i", 31 0;
v0x55914ec12d90_0 .var/i "number", 31 0;
TD_UFIB_tb.f_detect_bitwidth ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55914ec12b10_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55914ec12cf0_0, 0, 32;
T_68.199 ;
    %load/vec4 v0x55914ec12cf0_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_68.200, 5;
    %load/vec4 v0x55914ec12d90_0;
    %load/vec4 v0x55914ec12cf0_0;
    %part/s 1;
    %flag_set/vec4 8;
    %jmp/0xz  T_68.201, 8;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x55914ec12b10_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v0x55914ec12b10_0, 0, 32;
T_68.201 ;
    %load/vec4 v0x55914ec12cf0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55914ec12cf0_0, 0, 32;
    %jmp T_68.199;
T_68.200 ;
    %load/vec4 v0x55914ec12b10_0;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_68.203, 4;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55914ec12cf0_0, 0, 32;
T_68.205 ;
    %load/vec4 v0x55914ec12cf0_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_68.206, 5;
    %load/vec4 v0x55914ec12d90_0;
    %load/vec4 v0x55914ec12cf0_0;
    %part/s 1;
    %flag_set/vec4 8;
    %jmp/0xz  T_68.207, 8;
    %load/vec4 v0x55914ec12cf0_0;
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to f_detect_bitwidth (store_vec4_to_lval)
T_68.207 ;
    %load/vec4 v0x55914ec12cf0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55914ec12cf0_0, 0, 32;
    %jmp T_68.205;
T_68.206 ;
    %retload/vec4 0; Load f_detect_bitwidth (draw_signal_vec4)
    %cmpi/ne 1, 0, 32;
    %jmp/0xz  T_68.209, 4;
    %retload/vec4 0; Load f_detect_bitwidth (draw_signal_vec4)
    %subi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to f_detect_bitwidth (store_vec4_to_lval)
T_68.209 ;
    %jmp T_68.204;
T_68.203 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55914ec12bb0_0, 0, 32;
    %load/vec4 v0x55914ec12d90_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_68.211, 4;
    %pushi/vec4 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to f_detect_bitwidth (store_vec4_to_lval)
    %jmp T_68.212;
T_68.211 ;
T_68.213 ;
    %load/vec4 v0x55914ec12d90_0;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz T_68.214, 4;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x55914ec12bb0_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v0x55914ec12bb0_0, 0, 32;
    %load/vec4 v0x55914ec12d90_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x55914ec12d90_0, 0, 32;
    %jmp T_68.213;
T_68.214 ;
    %load/vec4 v0x55914ec12bb0_0;
    %ret/vec4 0, 0, 32;  Assign to f_detect_bitwidth (store_vec4_to_lval)
T_68.212 ;
T_68.204 ;
    %end;
S_0x55914ec12e30 .scope generate, "genblk1[0]" "genblk1[0]" 2 208, 2 208 0, S_0x55914ea518d0;
 .timescale -9 -12;
P_0x55914e75b170 .param/l "x" 0 2 208, +C4<00>;
E_0x55914e759150 .event edge, v0x55914eb2da20_0, v0x55914ec0e660_0, v0x55914ebcc260_0, v0x55914ec0e4b0_0;
S_0x55914ec12fc0 .scope generate, "genblk1[1]" "genblk1[1]" 2 208, 2 208 0, S_0x55914ea518d0;
 .timescale -9 -12;
P_0x55914e758ac0 .param/l "x" 0 2 208, +C4<01>;
S_0x55914ec13150 .scope task, "mcb_flash_run" "mcb_flash_run" 2 121, 2 121 0, S_0x55914ea518d0;
 .timescale -9 -12;
v0x55914ec132e0_0 .var/i "i", 31 0;
v0x55914ec13380_0 .var "rw", 0 0;
TD_UFIB_tb.mcb_flash_run ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55914ec132e0_0, 0, 32;
T_69.215 ;
    %load/vec4 v0x55914ec132e0_0;
    %cmpi/s 256, 0, 32;
    %jmp/0xz T_69.216, 5;
    %load/vec4 v0x55914ec13380_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_69.217, 4;
    %load/vec4 v0x55914ec132e0_0;
    %store/vec4 v0x55914ec137e0_0, 0, 32;
    %pushi/vec4 1074069504, 0, 32;
    %store/vec4 v0x55914ec13740_0, 0, 32;
    %fork TD_UFIB_tb.usi_csr_setting, S_0x55914ec135b0;
    %join;
    %load/vec4 v0x55914ec132e0_0;
    %store/vec4 v0x55914ec137e0_0, 0, 32;
    %pushi/vec4 1074069508, 0, 32;
    %store/vec4 v0x55914ec13740_0, 0, 32;
    %fork TD_UFIB_tb.usi_csr_setting, S_0x55914ec135b0;
    %join;
    %jmp T_69.218;
T_69.217 ;
    %pushi/vec4 1073741824, 0, 32;
    %load/vec4 v0x55914ec132e0_0;
    %add;
    %store/vec4 v0x55914ec137e0_0, 0, 32;
    %pushi/vec4 1074069508, 0, 32;
    %store/vec4 v0x55914ec13740_0, 0, 32;
    %fork TD_UFIB_tb.usi_csr_setting, S_0x55914ec135b0;
    %join;
T_69.218 ;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x55914ec137e0_0, 0, 32;
    %pushi/vec4 1074069512, 0, 32;
    %store/vec4 v0x55914ec13740_0, 0, 32;
    %fork TD_UFIB_tb.usi_csr_setting, S_0x55914ec135b0;
    %join;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55914ec137e0_0, 0, 32;
    %pushi/vec4 1074069512, 0, 32;
    %store/vec4 v0x55914ec13740_0, 0, 32;
    %fork TD_UFIB_tb.usi_csr_setting, S_0x55914ec135b0;
    %join;
    %load/vec4 v0x55914ec132e0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55914ec132e0_0, 0, 32;
    %jmp T_69.215;
T_69.216 ;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x55914ec137e0_0, 0, 32;
    %pushi/vec4 1074069516, 0, 32;
    %store/vec4 v0x55914ec13740_0, 0, 32;
    %fork TD_UFIB_tb.usi_csr_setting, S_0x55914ec135b0;
    %join;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55914ec137e0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55914ec13740_0, 0, 32;
    %fork TD_UFIB_tb.usi_csr_setting, S_0x55914ec135b0;
    %join;
    %vpi_call 2 144 "$display", "mcb_flash_run %d", v0x55914ec13380_0 {0 0 0};
    %end;
S_0x55914ec13420 .scope task, "reset_init" "reset_init" 2 44, 2 44 0, S_0x55914ea518d0;
 .timescale -9 -12;
TD_UFIB_tb.reset_init ;
    %delay 40000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55914ec16440_0, 0, 1;
    %load/vec4 v0x55914ec16440_0;
    %inv;
    %store/vec4 v0x55914ec16c40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55914ec15ac0_0, 0, 1;
    %load/vec4 v0x55914ec15ac0_0;
    %inv;
    %store/vec4 v0x55914ec16ba0_0, 0, 1;
    %delay 40000, 0;
    %end;
S_0x55914ec135b0 .scope task, "usi_csr_setting" "usi_csr_setting" 2 94, 2 94 0, S_0x55914ea518d0;
 .timescale -9 -12;
v0x55914ec13740_0 .var "adrs", 31 0;
v0x55914ec137e0_0 .var "wd", 31 0;
TD_UFIB_tb.usi_csr_setting ;
    %load/vec4 v0x55914ec137e0_0;
    %store/vec4 v0x55914ec15370_0, 0, 32;
    %load/vec4 v0x55914ec13740_0;
    %store/vec4 v0x55914ec152d0_0, 0, 32;
    %delay 4000, 0;
    %end;
S_0x55914ec13880 .scope task, "wait_flag" "wait_flag" 2 106, 2 106 0, S_0x55914ea518d0;
 .timescale -9 -12;
v0x55914ec13a10_0 .var "adrs", 31 0;
v0x55914ec13ab0_0 .var "flag", 31 0;
TD_UFIB_tb.wait_flag ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55914ec137e0_0, 0, 32;
    %load/vec4 v0x55914ec13a10_0;
    %store/vec4 v0x55914ec13740_0, 0, 32;
    %fork TD_UFIB_tb.usi_csr_setting, S_0x55914ec135b0;
    %join;
T_72.219 ;
    %load/vec4 v0x55914ec169c0_0;
    %load/vec4 v0x55914ec13ab0_0;
    %cmp/e;
    %jmp/0xz T_72.220, 4;
    %delay 4000, 0;
    %jmp T_72.219;
T_72.220 ;
    %end;
    .scope S_0x55914ec12e30;
T_73 ;
    %wait E_0x55914e759150;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x55914ec15e70, 4;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x55914ec13fb0_0, 4, 5;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x55914ec15dd0, 4;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x55914ec13f10_0, 4, 5;
    %jmp T_73;
    .thread T_73, $push;
    .scope S_0x55914ec12fc0;
T_74 ;
    %wait E_0x55914e759150;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x55914ec15e70, 4;
    %ix/load 4, 16, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x55914ec13fb0_0, 4, 5;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x55914ec15dd0, 4;
    %ix/load 4, 32, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x55914ec13f10_0, 4, 5;
    %jmp T_74;
    .thread T_74, $push;
    .scope S_0x55914ec116d0;
T_75 ;
    %wait E_0x55914e7535d0;
    %load/vec4 v0x55914ec11db0_0;
    %load/vec4 v0x55914ec12480_0;
    %pad/u 3;
    %pushi/vec4 0, 0, 3;
    %cmp/e;
    %flag_get/vec4 4;
    %concat/vec4; draw_concat_vec4
    %and/r;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x55914ec123e0_0, 4, 5;
    %jmp T_75;
    .thread T_75, $push;
    .scope S_0x55914ec11860;
T_76 ;
    %wait E_0x55914e7535d0;
    %load/vec4 v0x55914ec11db0_0;
    %load/vec4 v0x55914ec12480_0;
    %pad/u 3;
    %pushi/vec4 1, 0, 3;
    %cmp/e;
    %flag_get/vec4 4;
    %concat/vec4; draw_concat_vec4
    %and/r;
    %ix/load 4, 1, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x55914ec123e0_0, 4, 5;
    %jmp T_76;
    .thread T_76, $push;
    .scope S_0x55914ec10d60;
T_77 ;
    %wait E_0x55914e4b65d0;
    %load/vec4 v0x55914ec12480_0;
    %pad/u 3;
    %ix/vec4 4;
    %load/vec4a v0x55914ec128e0, 4;
    %assign/vec4 v0x55914ec12660_0, 0;
    %load/vec4 v0x55914ec11bd0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_77.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55914ec125c0_0, 0;
    %jmp T_77.1;
T_77.0 ;
    %load/vec4 v0x55914ec12480_0;
    %pad/u 3;
    %ix/vec4 4;
    %load/vec4a v0x55914ec12840, 4;
    %assign/vec4 v0x55914ec125c0_0, 0;
T_77.1 ;
    %load/vec4 v0x55914ec122a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_77.2, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55914ec12480_0, 0;
    %jmp T_77.3;
T_77.2 ;
    %load/vec4 v0x55914ec12200_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_77.4, 8;
    %load/vec4 v0x55914ec12480_0;
    %addi 1, 0, 1;
    %assign/vec4 v0x55914ec12480_0, 0;
    %jmp T_77.5;
T_77.4 ;
    %load/vec4 v0x55914ec12480_0;
    %assign/vec4 v0x55914ec12480_0, 0;
T_77.5 ;
T_77.3 ;
    %load/vec4 v0x55914ec12340_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_77.6, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x55914ec12520_0, 0;
    %jmp T_77.7;
T_77.6 ;
    %load/vec4 v0x55914ec12520_0;
    %addi 1, 0, 3;
    %assign/vec4 v0x55914ec12520_0, 0;
T_77.7 ;
    %jmp T_77;
    .thread T_77;
    .scope S_0x55914ec10d60;
T_78 ;
    %wait E_0x55914e738ca0;
    %load/vec4 v0x55914ec11bd0_0;
    %load/vec4 v0x55914ec12480_0;
    %pad/u 32;
    %pushi/vec4 2, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %concat/vec4; draw_concat_vec4
    %or/r;
    %assign/vec4 v0x55914ec122a0_0, 0;
    %load/vec4 v0x55914ec127a0_0;
    %load/vec4 v0x55914ec12480_0;
    %part/u 1;
    %inv;
    %load/vec4 v0x55914ec12520_0;
    %pushi/vec4 4, 0, 3;
    %cmp/e;
    %flag_get/vec4 4;
    %concat/vec4; draw_concat_vec4
    %and/r;
    %assign/vec4 v0x55914ec12200_0, 0;
    %load/vec4 v0x55914ec127a0_0;
    %load/vec4 v0x55914ec12480_0;
    %part/u 1;
    %load/vec4 v0x55914ec11bd0_0;
    %concat/vec4; draw_concat_vec4
    %or/r;
    %assign/vec4 v0x55914ec12340_0, 0;
    %jmp T_78;
    .thread T_78, $push;
    .scope S_0x55914ead7fc0;
T_79 ;
    %wait E_0x55914e4b65d0;
    %load/vec4 v0x55914e4c55d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_79.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x55914e79d7c0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55914e7693f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55914e774730_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55914e776e30_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55914e788fc0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55914e76d280_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x55914e77fde0_0, 0;
    %jmp T_79.1;
T_79.0 ;
    %load/vec4 v0x55914e584ae0_0;
    %flag_set/vec4 8;
    %jmp/0 T_79.2, 8;
    %load/vec4 v0x55914e4be030_0;
    %parti/s 16, 0, 2;
    %jmp/1 T_79.3, 8;
T_79.2 ; End of true expr.
    %load/vec4 v0x55914e79d7c0_0;
    %jmp/0 T_79.3, 8;
 ; End of false expr.
    %blend;
T_79.3;
    %assign/vec4 v0x55914e79d7c0_0, 0;
    %load/vec4 v0x55914e8c6030_0;
    %flag_set/vec4 8;
    %jmp/0 T_79.4, 8;
    %load/vec4 v0x55914e4be030_0;
    %jmp/1 T_79.5, 8;
T_79.4 ; End of true expr.
    %load/vec4 v0x55914e7693f0_0;
    %jmp/0 T_79.5, 8;
 ; End of false expr.
    %blend;
T_79.5;
    %assign/vec4 v0x55914e7693f0_0, 0;
    %load/vec4 v0x55914e8c8a30_0;
    %flag_set/vec4 8;
    %jmp/0 T_79.6, 8;
    %load/vec4 v0x55914e4be030_0;
    %parti/s 1, 0, 2;
    %jmp/1 T_79.7, 8;
T_79.6 ; End of true expr.
    %load/vec4 v0x55914e774730_0;
    %jmp/0 T_79.7, 8;
 ; End of false expr.
    %blend;
T_79.7;
    %assign/vec4 v0x55914e774730_0, 0;
    %load/vec4 v0x55914e48c4f0_0;
    %flag_set/vec4 8;
    %jmp/0 T_79.8, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_79.9, 8;
T_79.8 ; End of true expr.
    %load/vec4 v0x55914e78bd00_0;
    %flag_set/vec4 9;
    %jmp/0 T_79.10, 9;
    %load/vec4 v0x55914e4be030_0;
    %parti/s 1, 0, 2;
    %jmp/1 T_79.11, 9;
T_79.10 ; End of true expr.
    %load/vec4 v0x55914e776e30_0;
    %jmp/0 T_79.11, 9;
 ; End of false expr.
    %blend;
T_79.11;
    %jmp/0 T_79.9, 8;
 ; End of false expr.
    %blend;
T_79.9;
    %assign/vec4 v0x55914e776e30_0, 0;
    %load/vec4 v0x55914e525380_0;
    %assign/vec4 v0x55914e788fc0_0, 0;
    %load/vec4 v0x55914e525800_0;
    %assign/vec4 v0x55914e76d280_0, 0;
    %load/vec4 v0x55914e519210_0;
    %assign/vec4 v0x55914e77fde0_0, 0;
    %load/vec4 v0x55914e586490_0;
    %flag_set/vec4 8;
    %jmp/0 T_79.12, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_79.13, 8;
T_79.12 ; End of true expr.
    %load/vec4 v0x55914e792580_0;
    %flag_set/vec4 9;
    %jmp/0 T_79.14, 9;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_79.15, 9;
T_79.14 ; End of true expr.
    %load/vec4 v0x55914e794fd0_0;
    %jmp/0 T_79.15, 9;
 ; End of false expr.
    %blend;
T_79.15;
    %jmp/0 T_79.13, 8;
 ; End of false expr.
    %blend;
T_79.13;
    %assign/vec4 v0x55914e794fd0_0, 0;
T_79.1 ;
    %jmp T_79;
    .thread T_79;
    .scope S_0x55914ead7fc0;
T_80 ;
    %wait E_0x55914e4b6610;
    %load/vec4 v0x55914e4be630_0;
    %parti/s 1, 30, 6;
    %load/vec4 v0x55914e4be630_0;
    %parti/s 18, 0, 2;
    %pushi/vec4 65536, 0, 18;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %assign/vec4 v0x55914e584ae0_0, 0;
    %load/vec4 v0x55914e4be630_0;
    %parti/s 1, 30, 6;
    %load/vec4 v0x55914e4be630_0;
    %parti/s 18, 0, 2;
    %pushi/vec4 65540, 0, 18;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %assign/vec4 v0x55914e8c6030_0, 0;
    %load/vec4 v0x55914e4be630_0;
    %parti/s 1, 30, 6;
    %load/vec4 v0x55914e4be630_0;
    %parti/s 18, 0, 2;
    %pushi/vec4 65544, 0, 18;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %assign/vec4 v0x55914e8c8a30_0, 0;
    %load/vec4 v0x55914e4be630_0;
    %parti/s 1, 30, 6;
    %load/vec4 v0x55914e4be630_0;
    %parti/s 18, 0, 2;
    %pushi/vec4 65548, 0, 18;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %assign/vec4 v0x55914e78bd00_0, 0;
    %load/vec4 v0x55914e4be630_0;
    %parti/s 1, 30, 6;
    %load/vec4 v0x55914e4be630_0;
    %parti/s 18, 0, 2;
    %pushi/vec4 65608, 0, 18;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %assign/vec4 v0x55914e792580_0, 0;
    %jmp T_80;
    .thread T_80, $push;
    .scope S_0x55914ead7fc0;
T_81 ;
    %wait E_0x55914e4b65d0;
    %load/vec4 v0x55914e4be630_0;
    %parti/s 8, 0, 2;
    %dup/vec4;
    %pushi/vec4 0, 0, 8;
    %cmp/u;
    %jmp/1 T_81.0, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 8;
    %cmp/u;
    %jmp/1 T_81.1, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 8;
    %cmp/u;
    %jmp/1 T_81.2, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 8;
    %cmp/u;
    %jmp/1 T_81.3, 6;
    %dup/vec4;
    %pushi/vec4 64, 0, 8;
    %cmp/u;
    %jmp/1 T_81.4, 6;
    %dup/vec4;
    %pushi/vec4 68, 0, 8;
    %cmp/u;
    %jmp/1 T_81.5, 6;
    %dup/vec4;
    %pushi/vec4 72, 0, 8;
    %cmp/u;
    %jmp/1 T_81.6, 6;
    %load/vec4 v0x55914e4be030_0;
    %assign/vec4 v0x55914e7119d0_0, 0;
    %jmp T_81.8;
T_81.0 ;
    %pushi/vec4 0, 0, 16;
    %load/vec4 v0x55914e79d7c0_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x55914e7119d0_0, 0;
    %jmp T_81.8;
T_81.1 ;
    %load/vec4 v0x55914e7693f0_0;
    %assign/vec4 v0x55914e7119d0_0, 0;
    %jmp T_81.8;
T_81.2 ;
    %pushi/vec4 0, 0, 31;
    %load/vec4 v0x55914e774730_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x55914e7119d0_0, 0;
    %jmp T_81.8;
T_81.3 ;
    %pushi/vec4 0, 0, 31;
    %load/vec4 v0x55914e776e30_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x55914e7119d0_0, 0;
    %jmp T_81.8;
T_81.4 ;
    %pushi/vec4 0, 0, 24;
    %concati/vec4 0, 0, 3;
    %load/vec4 v0x55914e76d280_0;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 3;
    %load/vec4 v0x55914e788fc0_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x55914e7119d0_0, 0;
    %jmp T_81.8;
T_81.5 ;
    %pushi/vec4 0, 0, 16;
    %load/vec4 v0x55914e77fde0_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x55914e7119d0_0, 0;
    %jmp T_81.8;
T_81.6 ;
    %pushi/vec4 0, 0, 31;
    %load/vec4 v0x55914e794fd0_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x55914e7119d0_0, 0;
    %jmp T_81.8;
T_81.8 ;
    %pop/vec4 1;
    %jmp T_81;
    .thread T_81;
    .scope S_0x55914eb1a410;
T_82 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x55914eaca010_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x55914ead2880_0, 0, 8;
    %end;
    .thread T_82;
    .scope S_0x55914eb1a410;
T_83 ;
    %pushi/vec4 8, 0, 32;
    %pushi/vec4 8, 0, 32;
    %store/vec4 v0x55914eacaf40_0, 0, 32;
    %store/vec4 v0x55914ea71f70_0, 0, 32;
    %callf/vec4 TD_UFIB_tb.MicroControllerBlock.McbCacheMemory.TrionSDPBRAM\x5B0\x5D.TrionSDPBRAM.EFX_RAM_5K.COMPATIBLE_WIDTH, S_0x55914ea3d930;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_83.0, 8;
    %vpi_call 6 154 "$display", "ERROR: READ WIDTH %d cannot be used with WRITE WIDTH %d", P_0x55914ebec620, P_0x55914ebec7e0 {0 0 0};
    %vpi_call 6 155 "$finish" {0 0 0};
T_83.0 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55914eb399d0_0, 0, 32;
T_83.2 ;
    %load/vec4 v0x55914eb399d0_0;
    %cmpi/s 256, 0, 32;
    %jmp/0xz T_83.3, 5;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x55914eb399d0_0;
    %part/s 1;
    %pushi/vec4 0, 0, 65;
    %load/vec4 v0x55914eb399d0_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x55914e601c70, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x55914eb399d0_0;
    %part/s 1;
    %pushi/vec4 256, 0, 65;
    %load/vec4 v0x55914eb399d0_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x55914e601c70, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x55914eb399d0_0;
    %part/s 1;
    %pushi/vec4 512, 0, 65;
    %load/vec4 v0x55914eb399d0_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x55914e601c70, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x55914eb399d0_0;
    %part/s 1;
    %pushi/vec4 768, 0, 65;
    %load/vec4 v0x55914eb399d0_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x55914e601c70, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x55914eb399d0_0;
    %part/s 1;
    %pushi/vec4 1024, 0, 65;
    %load/vec4 v0x55914eb399d0_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x55914e601c70, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x55914eb399d0_0;
    %part/s 1;
    %pushi/vec4 1280, 0, 65;
    %load/vec4 v0x55914eb399d0_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x55914e601c70, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x55914eb399d0_0;
    %part/s 1;
    %pushi/vec4 1536, 0, 65;
    %load/vec4 v0x55914eb399d0_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x55914e601c70, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x55914eb399d0_0;
    %part/s 1;
    %pushi/vec4 1792, 0, 65;
    %load/vec4 v0x55914eb399d0_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x55914e601c70, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x55914eb399d0_0;
    %part/s 1;
    %pushi/vec4 2048, 0, 65;
    %load/vec4 v0x55914eb399d0_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x55914e601c70, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x55914eb399d0_0;
    %part/s 1;
    %pushi/vec4 2304, 0, 65;
    %load/vec4 v0x55914eb399d0_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x55914e601c70, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x55914eb399d0_0;
    %part/s 1;
    %pushi/vec4 2560, 0, 65;
    %load/vec4 v0x55914eb399d0_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x55914e601c70, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x55914eb399d0_0;
    %part/s 1;
    %pushi/vec4 2816, 0, 65;
    %load/vec4 v0x55914eb399d0_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x55914e601c70, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x55914eb399d0_0;
    %part/s 1;
    %pushi/vec4 3072, 0, 65;
    %load/vec4 v0x55914eb399d0_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x55914e601c70, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x55914eb399d0_0;
    %part/s 1;
    %pushi/vec4 3328, 0, 65;
    %load/vec4 v0x55914eb399d0_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x55914e601c70, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x55914eb399d0_0;
    %part/s 1;
    %pushi/vec4 3584, 0, 65;
    %load/vec4 v0x55914eb399d0_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x55914e601c70, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x55914eb399d0_0;
    %part/s 1;
    %pushi/vec4 3840, 0, 65;
    %load/vec4 v0x55914eb399d0_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x55914e601c70, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x55914eb399d0_0;
    %part/s 1;
    %pushi/vec4 4096, 0, 65;
    %load/vec4 v0x55914eb399d0_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x55914e601c70, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x55914eb399d0_0;
    %part/s 1;
    %pushi/vec4 4352, 0, 65;
    %load/vec4 v0x55914eb399d0_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x55914e601c70, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x55914eb399d0_0;
    %part/s 1;
    %pushi/vec4 4608, 0, 65;
    %load/vec4 v0x55914eb399d0_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x55914e601c70, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x55914eb399d0_0;
    %part/s 1;
    %pushi/vec4 4864, 0, 65;
    %load/vec4 v0x55914eb399d0_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x55914e601c70, 4, 0;
    %load/vec4 v0x55914eb399d0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55914eb399d0_0, 0, 32;
    %jmp T_83.2;
T_83.3 ;
    %end;
    .thread T_83;
    .scope S_0x55914eb1a410;
T_84 ;
    %wait E_0x55914ea3c670;
    %load/vec4 v0x55914e607460_0;
    %load/vec4 v0x55914ebd3240_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_84.0, 8;
    %delay 0, 0;
    %load/vec4 v0x55914eb2bf70_0;
    %store/vec4 v0x55914eb39630_0, 0, 9;
    %load/vec4 v0x55914e607120_0;
    %store/vec4 v0x55914eacb470_0, 0, 8;
    %fork TD_UFIB_tb.MicroControllerBlock.McbCacheMemory.TrionSDPBRAM\x5B0\x5D.TrionSDPBRAM.EFX_RAM_5K.write_ram, S_0x55914eb1a830;
    %join;
    %delay 0, 0;
T_84.0 ;
    %jmp T_84;
    .thread T_84;
    .scope S_0x55914eb1a410;
T_85 ;
    %wait E_0x55914ea397b0;
    %load/vec4 v0x55914ea3b060_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_85.0, 8;
    %load/vec4 v0x55914eb6a7c0_0;
    %store/vec4 v0x55914e561a50_0, 0, 9;
    %fork TD_UFIB_tb.MicroControllerBlock.McbCacheMemory.TrionSDPBRAM\x5B0\x5D.TrionSDPBRAM.EFX_RAM_5K.read_ram, S_0x55914ea3e3b0;
    %join;
    %load/vec4 v0x55914ebd0510_0;
    %store/vec4 v0x55914eac6320_0, 0, 8;
    %delay 0, 0;
    %delay 0, 0;
    %load/vec4 v0x55914eb6a7c0_0;
    %store/vec4 v0x55914e561a50_0, 0, 9;
    %fork TD_UFIB_tb.MicroControllerBlock.McbCacheMemory.TrionSDPBRAM\x5B0\x5D.TrionSDPBRAM.EFX_RAM_5K.read_ram, S_0x55914ea3e3b0;
    %join;
    %load/vec4 v0x55914ebd0510_0;
    %store/vec4 v0x55914eac5d70_0, 0, 8;
    %load/vec4 v0x55914eac6320_0;
    %store/vec4 v0x55914eaca010_0, 0, 8;
T_85.0 ;
    %jmp T_85;
    .thread T_85;
    .scope S_0x55914eb1aed0;
T_86 ;
    %wait E_0x55914ea39c90;
    %load/vec4 v0x55914e804730_0;
    %parti/s 8, 0, 2;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55914e5e1880, 0, 4;
    %jmp T_86;
    .thread T_86, $push;
    .scope S_0x55914eb0bad0;
T_87 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x55914e492550_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x55914e483760_0, 0, 8;
    %end;
    .thread T_87;
    .scope S_0x55914eb0bad0;
T_88 ;
    %pushi/vec4 8, 0, 32;
    %pushi/vec4 8, 0, 32;
    %store/vec4 v0x55914e7a40e0_0, 0, 32;
    %store/vec4 v0x55914e7a4270_0, 0, 32;
    %callf/vec4 TD_UFIB_tb.MicroControllerBlock.McbCacheMemory.TrionSDPBRAM\x5B1\x5D.TrionSDPBRAM.EFX_RAM_5K.COMPATIBLE_WIDTH, S_0x55914eb0bec0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_88.0, 8;
    %vpi_call 6 154 "$display", "ERROR: READ WIDTH %d cannot be used with WRITE WIDTH %d", P_0x55914ebece30, P_0x55914ebecff0 {0 0 0};
    %vpi_call 6 155 "$finish" {0 0 0};
T_88.0 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55914e525520_0, 0, 32;
T_88.2 ;
    %load/vec4 v0x55914e525520_0;
    %cmpi/s 256, 0, 32;
    %jmp/0xz T_88.3, 5;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x55914e525520_0;
    %part/s 1;
    %pushi/vec4 0, 0, 65;
    %load/vec4 v0x55914e525520_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x55914e586770, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x55914e525520_0;
    %part/s 1;
    %pushi/vec4 256, 0, 65;
    %load/vec4 v0x55914e525520_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x55914e586770, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x55914e525520_0;
    %part/s 1;
    %pushi/vec4 512, 0, 65;
    %load/vec4 v0x55914e525520_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x55914e586770, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x55914e525520_0;
    %part/s 1;
    %pushi/vec4 768, 0, 65;
    %load/vec4 v0x55914e525520_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x55914e586770, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x55914e525520_0;
    %part/s 1;
    %pushi/vec4 1024, 0, 65;
    %load/vec4 v0x55914e525520_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x55914e586770, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x55914e525520_0;
    %part/s 1;
    %pushi/vec4 1280, 0, 65;
    %load/vec4 v0x55914e525520_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x55914e586770, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x55914e525520_0;
    %part/s 1;
    %pushi/vec4 1536, 0, 65;
    %load/vec4 v0x55914e525520_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x55914e586770, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x55914e525520_0;
    %part/s 1;
    %pushi/vec4 1792, 0, 65;
    %load/vec4 v0x55914e525520_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x55914e586770, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x55914e525520_0;
    %part/s 1;
    %pushi/vec4 2048, 0, 65;
    %load/vec4 v0x55914e525520_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x55914e586770, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x55914e525520_0;
    %part/s 1;
    %pushi/vec4 2304, 0, 65;
    %load/vec4 v0x55914e525520_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x55914e586770, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x55914e525520_0;
    %part/s 1;
    %pushi/vec4 2560, 0, 65;
    %load/vec4 v0x55914e525520_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x55914e586770, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x55914e525520_0;
    %part/s 1;
    %pushi/vec4 2816, 0, 65;
    %load/vec4 v0x55914e525520_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x55914e586770, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x55914e525520_0;
    %part/s 1;
    %pushi/vec4 3072, 0, 65;
    %load/vec4 v0x55914e525520_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x55914e586770, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x55914e525520_0;
    %part/s 1;
    %pushi/vec4 3328, 0, 65;
    %load/vec4 v0x55914e525520_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x55914e586770, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x55914e525520_0;
    %part/s 1;
    %pushi/vec4 3584, 0, 65;
    %load/vec4 v0x55914e525520_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x55914e586770, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x55914e525520_0;
    %part/s 1;
    %pushi/vec4 3840, 0, 65;
    %load/vec4 v0x55914e525520_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x55914e586770, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x55914e525520_0;
    %part/s 1;
    %pushi/vec4 4096, 0, 65;
    %load/vec4 v0x55914e525520_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x55914e586770, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x55914e525520_0;
    %part/s 1;
    %pushi/vec4 4352, 0, 65;
    %load/vec4 v0x55914e525520_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x55914e586770, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x55914e525520_0;
    %part/s 1;
    %pushi/vec4 4608, 0, 65;
    %load/vec4 v0x55914e525520_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x55914e586770, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x55914e525520_0;
    %part/s 1;
    %pushi/vec4 4864, 0, 65;
    %load/vec4 v0x55914e525520_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x55914e586770, 4, 0;
    %load/vec4 v0x55914e525520_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55914e525520_0, 0, 32;
    %jmp T_88.2;
T_88.3 ;
    %end;
    .thread T_88;
    .scope S_0x55914eb0bad0;
T_89 ;
    %wait E_0x55914ebe9870;
    %load/vec4 v0x55914e5193b0_0;
    %load/vec4 v0x55914e5251f0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_89.0, 8;
    %delay 0, 0;
    %load/vec4 v0x55914e8d77d0_0;
    %store/vec4 v0x55914e5a1c10_0, 0, 9;
    %load/vec4 v0x55914e519dd0_0;
    %store/vec4 v0x55914e5a1e70_0, 0, 8;
    %fork TD_UFIB_tb.MicroControllerBlock.McbCacheMemory.TrionSDPBRAM\x5B1\x5D.TrionSDPBRAM.EFX_RAM_5K.write_ram, S_0x55914eb0cac0;
    %join;
    %delay 0, 0;
T_89.0 ;
    %jmp T_89;
    .thread T_89;
    .scope S_0x55914eb0bad0;
T_90 ;
    %wait E_0x55914ea3bd00;
    %load/vec4 v0x55914e598580_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_90.0, 8;
    %load/vec4 v0x55914e47e460_0;
    %store/vec4 v0x55914e7a3f50_0, 0, 9;
    %fork TD_UFIB_tb.MicroControllerBlock.McbCacheMemory.TrionSDPBRAM\x5B1\x5D.TrionSDPBRAM.EFX_RAM_5K.read_ram, S_0x55914eb0c6d0;
    %join;
    %load/vec4 v0x55914e7a3dd0_0;
    %store/vec4 v0x55914e47e750_0, 0, 8;
    %delay 0, 0;
    %delay 0, 0;
    %load/vec4 v0x55914e47e460_0;
    %store/vec4 v0x55914e7a3f50_0, 0, 9;
    %fork TD_UFIB_tb.MicroControllerBlock.McbCacheMemory.TrionSDPBRAM\x5B1\x5D.TrionSDPBRAM.EFX_RAM_5K.read_ram, S_0x55914eb0c6d0;
    %join;
    %load/vec4 v0x55914e7a3dd0_0;
    %store/vec4 v0x55914e4926d0_0, 0, 8;
    %load/vec4 v0x55914e47e750_0;
    %store/vec4 v0x55914e492550_0, 0, 8;
T_90.0 ;
    %jmp T_90;
    .thread T_90;
    .scope S_0x55914eb0b360;
T_91 ;
    %wait E_0x55914ea39c90;
    %load/vec4 v0x55914e804730_0;
    %parti/s 8, 8, 5;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55914e5e1880, 0, 4;
    %jmp T_91;
    .thread T_91, $push;
    .scope S_0x55914eaf7b40;
T_92 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x55914e4f1510_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x55914e4d9660_0, 0, 8;
    %end;
    .thread T_92;
    .scope S_0x55914eaf7b40;
T_93 ;
    %pushi/vec4 8, 0, 32;
    %pushi/vec4 8, 0, 32;
    %store/vec4 v0x55914e4b1e70_0, 0, 32;
    %store/vec4 v0x55914e4b16d0_0, 0, 32;
    %callf/vec4 TD_UFIB_tb.MicroControllerBlock.McbCacheMemory.TrionSDPBRAM\x5B2\x5D.TrionSDPBRAM.EFX_RAM_5K.COMPATIBLE_WIDTH, S_0x55914eaf7f60;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_93.0, 8;
    %vpi_call 6 154 "$display", "ERROR: READ WIDTH %d cannot be used with WRITE WIDTH %d", P_0x55914ebed640, P_0x55914ebed800 {0 0 0};
    %vpi_call 6 155 "$finish" {0 0 0};
T_93.0 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55914e821b10_0, 0, 32;
T_93.2 ;
    %load/vec4 v0x55914e821b10_0;
    %cmpi/s 256, 0, 32;
    %jmp/0xz T_93.3, 5;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x55914e821b10_0;
    %part/s 1;
    %pushi/vec4 0, 0, 65;
    %load/vec4 v0x55914e821b10_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x55914e86ec80, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x55914e821b10_0;
    %part/s 1;
    %pushi/vec4 256, 0, 65;
    %load/vec4 v0x55914e821b10_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x55914e86ec80, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x55914e821b10_0;
    %part/s 1;
    %pushi/vec4 512, 0, 65;
    %load/vec4 v0x55914e821b10_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x55914e86ec80, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x55914e821b10_0;
    %part/s 1;
    %pushi/vec4 768, 0, 65;
    %load/vec4 v0x55914e821b10_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x55914e86ec80, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x55914e821b10_0;
    %part/s 1;
    %pushi/vec4 1024, 0, 65;
    %load/vec4 v0x55914e821b10_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x55914e86ec80, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x55914e821b10_0;
    %part/s 1;
    %pushi/vec4 1280, 0, 65;
    %load/vec4 v0x55914e821b10_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x55914e86ec80, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x55914e821b10_0;
    %part/s 1;
    %pushi/vec4 1536, 0, 65;
    %load/vec4 v0x55914e821b10_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x55914e86ec80, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x55914e821b10_0;
    %part/s 1;
    %pushi/vec4 1792, 0, 65;
    %load/vec4 v0x55914e821b10_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x55914e86ec80, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x55914e821b10_0;
    %part/s 1;
    %pushi/vec4 2048, 0, 65;
    %load/vec4 v0x55914e821b10_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x55914e86ec80, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x55914e821b10_0;
    %part/s 1;
    %pushi/vec4 2304, 0, 65;
    %load/vec4 v0x55914e821b10_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x55914e86ec80, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x55914e821b10_0;
    %part/s 1;
    %pushi/vec4 2560, 0, 65;
    %load/vec4 v0x55914e821b10_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x55914e86ec80, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x55914e821b10_0;
    %part/s 1;
    %pushi/vec4 2816, 0, 65;
    %load/vec4 v0x55914e821b10_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x55914e86ec80, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x55914e821b10_0;
    %part/s 1;
    %pushi/vec4 3072, 0, 65;
    %load/vec4 v0x55914e821b10_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x55914e86ec80, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x55914e821b10_0;
    %part/s 1;
    %pushi/vec4 3328, 0, 65;
    %load/vec4 v0x55914e821b10_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x55914e86ec80, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x55914e821b10_0;
    %part/s 1;
    %pushi/vec4 3584, 0, 65;
    %load/vec4 v0x55914e821b10_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x55914e86ec80, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x55914e821b10_0;
    %part/s 1;
    %pushi/vec4 3840, 0, 65;
    %load/vec4 v0x55914e821b10_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x55914e86ec80, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x55914e821b10_0;
    %part/s 1;
    %pushi/vec4 4096, 0, 65;
    %load/vec4 v0x55914e821b10_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x55914e86ec80, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x55914e821b10_0;
    %part/s 1;
    %pushi/vec4 4352, 0, 65;
    %load/vec4 v0x55914e821b10_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x55914e86ec80, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x55914e821b10_0;
    %part/s 1;
    %pushi/vec4 4608, 0, 65;
    %load/vec4 v0x55914e821b10_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x55914e86ec80, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x55914e821b10_0;
    %part/s 1;
    %pushi/vec4 4864, 0, 65;
    %load/vec4 v0x55914e821b10_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x55914e86ec80, 4, 0;
    %load/vec4 v0x55914e821b10_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55914e821b10_0, 0, 32;
    %jmp T_93.2;
T_93.3 ;
    %end;
    .thread T_93;
    .scope S_0x55914eaf7b40;
T_94 ;
    %wait E_0x55914e8d8f00;
    %load/vec4 v0x55914e8a1320_0;
    %load/vec4 v0x55914e821810_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_94.0, 8;
    %delay 0, 0;
    %load/vec4 v0x55914e583160_0;
    %store/vec4 v0x55914e4b2170_0, 0, 9;
    %load/vec4 v0x55914e8a0ea0_0;
    %store/vec4 v0x55914e4b1ff0_0, 0, 8;
    %fork TD_UFIB_tb.MicroControllerBlock.McbCacheMemory.TrionSDPBRAM\x5B2\x5D.TrionSDPBRAM.EFX_RAM_5K.write_ram, S_0x55914eb0a8e0;
    %join;
    %delay 0, 0;
T_94.0 ;
    %jmp T_94;
    .thread T_94;
    .scope S_0x55914eaf7b40;
T_95 ;
    %wait E_0x55914ebe9830;
    %load/vec4 v0x55914e821390_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_95.0, 8;
    %load/vec4 v0x55914e4d97f0_0;
    %store/vec4 v0x55914e4b1b50_0, 0, 9;
    %fork TD_UFIB_tb.MicroControllerBlock.McbCacheMemory.TrionSDPBRAM\x5B2\x5D.TrionSDPBRAM.EFX_RAM_5K.read_ram, S_0x55914eb064d0;
    %join;
    %load/vec4 v0x55914e4b1ce0_0;
    %store/vec4 v0x55914e4f1b20_0, 0, 8;
    %delay 0, 0;
    %delay 0, 0;
    %load/vec4 v0x55914e4d97f0_0;
    %store/vec4 v0x55914e4b1b50_0, 0, 9;
    %fork TD_UFIB_tb.MicroControllerBlock.McbCacheMemory.TrionSDPBRAM\x5B2\x5D.TrionSDPBRAM.EFX_RAM_5K.read_ram, S_0x55914eb064d0;
    %join;
    %load/vec4 v0x55914e4b1ce0_0;
    %store/vec4 v0x55914e4f1840_0, 0, 8;
    %load/vec4 v0x55914e4f1b20_0;
    %store/vec4 v0x55914e4f1510_0, 0, 8;
T_95.0 ;
    %jmp T_95;
    .thread T_95;
    .scope S_0x55914eb0afe0;
T_96 ;
    %wait E_0x55914ea39c90;
    %load/vec4 v0x55914e804730_0;
    %parti/s 8, 16, 6;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55914e5e1880, 0, 4;
    %jmp T_96;
    .thread T_96, $push;
    .scope S_0x55914eae7dd0;
T_97 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x55914e818000_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x55914e818d80_0, 0, 8;
    %end;
    .thread T_97;
    .scope S_0x55914eae7dd0;
T_98 ;
    %pushi/vec4 8, 0, 32;
    %pushi/vec4 8, 0, 32;
    %store/vec4 v0x55914e818900_0, 0, 32;
    %store/vec4 v0x55914e817b80_0, 0, 32;
    %callf/vec4 TD_UFIB_tb.MicroControllerBlock.McbCacheMemory.TrionSDPBRAM\x5B3\x5D.TrionSDPBRAM.EFX_RAM_5K.COMPATIBLE_WIDTH, S_0x55914eaf1960;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_98.0, 8;
    %vpi_call 6 154 "$display", "ERROR: READ WIDTH %d cannot be used with WRITE WIDTH %d", P_0x55914ebede50, P_0x55914ebee010 {0 0 0};
    %vpi_call 6 155 "$finish" {0 0 0};
T_98.0 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55914e803dc0_0, 0, 32;
T_98.2 ;
    %load/vec4 v0x55914e803dc0_0;
    %cmpi/s 256, 0, 32;
    %jmp/0xz T_98.3, 5;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x55914e803dc0_0;
    %part/s 1;
    %pushi/vec4 0, 0, 65;
    %load/vec4 v0x55914e803dc0_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x55914e7353d0, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x55914e803dc0_0;
    %part/s 1;
    %pushi/vec4 256, 0, 65;
    %load/vec4 v0x55914e803dc0_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x55914e7353d0, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x55914e803dc0_0;
    %part/s 1;
    %pushi/vec4 512, 0, 65;
    %load/vec4 v0x55914e803dc0_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x55914e7353d0, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x55914e803dc0_0;
    %part/s 1;
    %pushi/vec4 768, 0, 65;
    %load/vec4 v0x55914e803dc0_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x55914e7353d0, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x55914e803dc0_0;
    %part/s 1;
    %pushi/vec4 1024, 0, 65;
    %load/vec4 v0x55914e803dc0_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x55914e7353d0, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x55914e803dc0_0;
    %part/s 1;
    %pushi/vec4 1280, 0, 65;
    %load/vec4 v0x55914e803dc0_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x55914e7353d0, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x55914e803dc0_0;
    %part/s 1;
    %pushi/vec4 1536, 0, 65;
    %load/vec4 v0x55914e803dc0_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x55914e7353d0, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x55914e803dc0_0;
    %part/s 1;
    %pushi/vec4 1792, 0, 65;
    %load/vec4 v0x55914e803dc0_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x55914e7353d0, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x55914e803dc0_0;
    %part/s 1;
    %pushi/vec4 2048, 0, 65;
    %load/vec4 v0x55914e803dc0_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x55914e7353d0, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x55914e803dc0_0;
    %part/s 1;
    %pushi/vec4 2304, 0, 65;
    %load/vec4 v0x55914e803dc0_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x55914e7353d0, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x55914e803dc0_0;
    %part/s 1;
    %pushi/vec4 2560, 0, 65;
    %load/vec4 v0x55914e803dc0_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x55914e7353d0, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x55914e803dc0_0;
    %part/s 1;
    %pushi/vec4 2816, 0, 65;
    %load/vec4 v0x55914e803dc0_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x55914e7353d0, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x55914e803dc0_0;
    %part/s 1;
    %pushi/vec4 3072, 0, 65;
    %load/vec4 v0x55914e803dc0_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x55914e7353d0, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x55914e803dc0_0;
    %part/s 1;
    %pushi/vec4 3328, 0, 65;
    %load/vec4 v0x55914e803dc0_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x55914e7353d0, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x55914e803dc0_0;
    %part/s 1;
    %pushi/vec4 3584, 0, 65;
    %load/vec4 v0x55914e803dc0_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x55914e7353d0, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x55914e803dc0_0;
    %part/s 1;
    %pushi/vec4 3840, 0, 65;
    %load/vec4 v0x55914e803dc0_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x55914e7353d0, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x55914e803dc0_0;
    %part/s 1;
    %pushi/vec4 4096, 0, 65;
    %load/vec4 v0x55914e803dc0_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x55914e7353d0, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x55914e803dc0_0;
    %part/s 1;
    %pushi/vec4 4352, 0, 65;
    %load/vec4 v0x55914e803dc0_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x55914e7353d0, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x55914e803dc0_0;
    %part/s 1;
    %pushi/vec4 4608, 0, 65;
    %load/vec4 v0x55914e803dc0_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x55914e7353d0, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x55914e803dc0_0;
    %part/s 1;
    %pushi/vec4 4864, 0, 65;
    %load/vec4 v0x55914e803dc0_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x55914e7353d0, 4, 0;
    %load/vec4 v0x55914e803dc0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55914e803dc0_0, 0, 32;
    %jmp T_98.2;
T_98.3 ;
    %end;
    .thread T_98;
    .scope S_0x55914eae7dd0;
T_99 ;
    %wait E_0x55914e529ad0;
    %load/vec4 v0x55914e793680_0;
    %load/vec4 v0x55914e803f40_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_99.0, 8;
    %delay 0, 0;
    %load/vec4 v0x55914e80e720_0;
    %store/vec4 v0x55914e817880_0, 0, 9;
    %load/vec4 v0x55914e777110_0;
    %store/vec4 v0x55914e817700_0, 0, 8;
    %fork TD_UFIB_tb.MicroControllerBlock.McbCacheMemory.TrionSDPBRAM\x5B3\x5D.TrionSDPBRAM.EFX_RAM_5K.write_ram, S_0x55914eaf6870;
    %join;
    %delay 0, 0;
T_99.0 ;
    %jmp T_99;
    .thread T_99;
    .scope S_0x55914eae7dd0;
T_100 ;
    %wait E_0x55914e529a90;
    %load/vec4 v0x55914e803ac0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_100.0, 8;
    %load/vec4 v0x55914e818c00_0;
    %store/vec4 v0x55914e818300_0, 0, 9;
    %fork TD_UFIB_tb.MicroControllerBlock.McbCacheMemory.TrionSDPBRAM\x5B3\x5D.TrionSDPBRAM.EFX_RAM_5K.read_ram, S_0x55914eaf64f0;
    %join;
    %load/vec4 v0x55914e817d00_0;
    %store/vec4 v0x55914e818480_0, 0, 8;
    %delay 0, 0;
    %delay 0, 0;
    %load/vec4 v0x55914e818c00_0;
    %store/vec4 v0x55914e818300_0, 0, 9;
    %fork TD_UFIB_tb.MicroControllerBlock.McbCacheMemory.TrionSDPBRAM\x5B3\x5D.TrionSDPBRAM.EFX_RAM_5K.read_ram, S_0x55914eaf64f0;
    %join;
    %load/vec4 v0x55914e817d00_0;
    %store/vec4 v0x55914e818180_0, 0, 8;
    %load/vec4 v0x55914e818480_0;
    %store/vec4 v0x55914e818000_0, 0, 8;
T_100.0 ;
    %jmp T_100;
    .thread T_100;
    .scope S_0x55914eb0ac60;
T_101 ;
    %wait E_0x55914ea39c90;
    %load/vec4 v0x55914e804730_0;
    %parti/s 8, 24, 6;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55914e5e1880, 0, 4;
    %jmp T_101;
    .thread T_101, $push;
    .scope S_0x55914eae7a80;
T_102 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x55914e750e10_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x55914e71d070_0, 0, 8;
    %end;
    .thread T_102;
    .scope S_0x55914eae7a80;
T_103 ;
    %pushi/vec4 8, 0, 32;
    %pushi/vec4 8, 0, 32;
    %store/vec4 v0x55914e74eb20_0, 0, 32;
    %store/vec4 v0x55914e750890_0, 0, 32;
    %callf/vec4 TD_UFIB_tb.MicroControllerBlock.McbCacheMemory.TrionSDPBRAM\x5B4\x5D.TrionSDPBRAM.EFX_RAM_5K.COMPATIBLE_WIDTH, S_0x55914ead87a0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_103.0, 8;
    %vpi_call 6 154 "$display", "ERROR: READ WIDTH %d cannot be used with WRITE WIDTH %d", P_0x55914ebee660, P_0x55914ebee820 {0 0 0};
    %vpi_call 6 155 "$finish" {0 0 0};
T_103.0 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55914e712b40_0, 0, 32;
T_103.2 ;
    %load/vec4 v0x55914e712b40_0;
    %cmpi/s 256, 0, 32;
    %jmp/0xz T_103.3, 5;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x55914e712b40_0;
    %part/s 1;
    %pushi/vec4 0, 0, 65;
    %load/vec4 v0x55914e712b40_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x55914e6eba70, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x55914e712b40_0;
    %part/s 1;
    %pushi/vec4 256, 0, 65;
    %load/vec4 v0x55914e712b40_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x55914e6eba70, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x55914e712b40_0;
    %part/s 1;
    %pushi/vec4 512, 0, 65;
    %load/vec4 v0x55914e712b40_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x55914e6eba70, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x55914e712b40_0;
    %part/s 1;
    %pushi/vec4 768, 0, 65;
    %load/vec4 v0x55914e712b40_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x55914e6eba70, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x55914e712b40_0;
    %part/s 1;
    %pushi/vec4 1024, 0, 65;
    %load/vec4 v0x55914e712b40_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x55914e6eba70, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x55914e712b40_0;
    %part/s 1;
    %pushi/vec4 1280, 0, 65;
    %load/vec4 v0x55914e712b40_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x55914e6eba70, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x55914e712b40_0;
    %part/s 1;
    %pushi/vec4 1536, 0, 65;
    %load/vec4 v0x55914e712b40_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x55914e6eba70, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x55914e712b40_0;
    %part/s 1;
    %pushi/vec4 1792, 0, 65;
    %load/vec4 v0x55914e712b40_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x55914e6eba70, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x55914e712b40_0;
    %part/s 1;
    %pushi/vec4 2048, 0, 65;
    %load/vec4 v0x55914e712b40_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x55914e6eba70, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x55914e712b40_0;
    %part/s 1;
    %pushi/vec4 2304, 0, 65;
    %load/vec4 v0x55914e712b40_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x55914e6eba70, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x55914e712b40_0;
    %part/s 1;
    %pushi/vec4 2560, 0, 65;
    %load/vec4 v0x55914e712b40_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x55914e6eba70, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x55914e712b40_0;
    %part/s 1;
    %pushi/vec4 2816, 0, 65;
    %load/vec4 v0x55914e712b40_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x55914e6eba70, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x55914e712b40_0;
    %part/s 1;
    %pushi/vec4 3072, 0, 65;
    %load/vec4 v0x55914e712b40_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x55914e6eba70, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x55914e712b40_0;
    %part/s 1;
    %pushi/vec4 3328, 0, 65;
    %load/vec4 v0x55914e712b40_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x55914e6eba70, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x55914e712b40_0;
    %part/s 1;
    %pushi/vec4 3584, 0, 65;
    %load/vec4 v0x55914e712b40_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x55914e6eba70, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x55914e712b40_0;
    %part/s 1;
    %pushi/vec4 3840, 0, 65;
    %load/vec4 v0x55914e712b40_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x55914e6eba70, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x55914e712b40_0;
    %part/s 1;
    %pushi/vec4 4096, 0, 65;
    %load/vec4 v0x55914e712b40_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x55914e6eba70, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x55914e712b40_0;
    %part/s 1;
    %pushi/vec4 4352, 0, 65;
    %load/vec4 v0x55914e712b40_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x55914e6eba70, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x55914e712b40_0;
    %part/s 1;
    %pushi/vec4 4608, 0, 65;
    %load/vec4 v0x55914e712b40_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x55914e6eba70, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x55914e712b40_0;
    %part/s 1;
    %pushi/vec4 4864, 0, 65;
    %load/vec4 v0x55914e712b40_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x55914e6eba70, 4, 0;
    %load/vec4 v0x55914e712b40_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55914e712b40_0, 0, 32;
    %jmp T_103.2;
T_103.3 ;
    %end;
    .thread T_103;
    .scope S_0x55914eae7a80;
T_104 ;
    %wait E_0x55914e5885e0;
    %load/vec4 v0x55914e70bf60_0;
    %load/vec4 v0x55914e711b70_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_104.0, 8;
    %delay 0, 0;
    %load/vec4 v0x55914e71d330_0;
    %store/vec4 v0x55914e73b3f0_0, 0, 9;
    %load/vec4 v0x55914e70ea10_0;
    %store/vec4 v0x55914e73cb80_0, 0, 8;
    %fork TD_UFIB_tb.MicroControllerBlock.McbCacheMemory.TrionSDPBRAM\x5B4\x5D.TrionSDPBRAM.EFX_RAM_5K.write_ram, S_0x55914ead93a0;
    %join;
    %delay 0, 0;
T_104.0 ;
    %jmp T_104;
    .thread T_104;
    .scope S_0x55914eae7a80;
T_105 ;
    %wait E_0x55914e51d780;
    %load/vec4 v0x55914e71d490_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_105.0, 8;
    %load/vec4 v0x55914e71d5f0_0;
    %store/vec4 v0x55914e750730_0, 0, 9;
    %fork TD_UFIB_tb.MicroControllerBlock.McbCacheMemory.TrionSDPBRAM\x5B4\x5D.TrionSDPBRAM.EFX_RAM_5K.read_ram, S_0x55914ead8fb0;
    %join;
    %load/vec4 v0x55914e750cb0_0;
    %store/vec4 v0x55914e75a750_0, 0, 8;
    %delay 0, 0;
    %delay 0, 0;
    %load/vec4 v0x55914e71d5f0_0;
    %store/vec4 v0x55914e750730_0, 0, 9;
    %fork TD_UFIB_tb.MicroControllerBlock.McbCacheMemory.TrionSDPBRAM\x5B4\x5D.TrionSDPBRAM.EFX_RAM_5K.read_ram, S_0x55914ead8fb0;
    %join;
    %load/vec4 v0x55914e750cb0_0;
    %store/vec4 v0x55914e750b50_0, 0, 8;
    %load/vec4 v0x55914e75a750_0;
    %store/vec4 v0x55914e750e10_0, 0, 8;
T_105.0 ;
    %jmp T_105;
    .thread T_105;
    .scope S_0x55914eaf6bf0;
T_106 ;
    %wait E_0x55914ea39c90;
    %load/vec4 v0x55914e804730_0;
    %parti/s 8, 32, 7;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55914e5e1880, 0, 4;
    %jmp T_106;
    .thread T_106, $push;
    .scope S_0x55914eae7770;
T_107 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x55914e6ba5d0_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x55914e6c5a60_0, 0, 8;
    %end;
    .thread T_107;
    .scope S_0x55914eae7770;
T_108 ;
    %pushi/vec4 8, 0, 32;
    %pushi/vec4 8, 0, 32;
    %store/vec4 v0x55914e6dd980_0, 0, 32;
    %store/vec4 v0x55914e6dd510_0, 0, 32;
    %callf/vec4 TD_UFIB_tb.MicroControllerBlock.McbCacheMemory.TrionSDPBRAM\x5B5\x5D.TrionSDPBRAM.EFX_RAM_5K.COMPATIBLE_WIDTH, S_0x55914ead83b0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_108.0, 8;
    %vpi_call 6 154 "$display", "ERROR: READ WIDTH %d cannot be used with WRITE WIDTH %d", P_0x55914ebeee70, P_0x55914ebef030 {0 0 0};
    %vpi_call 6 155 "$finish" {0 0 0};
T_108.0 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55914e684ce0_0, 0, 32;
T_108.2 ;
    %load/vec4 v0x55914e684ce0_0;
    %cmpi/s 256, 0, 32;
    %jmp/0xz T_108.3, 5;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x55914e684ce0_0;
    %part/s 1;
    %pushi/vec4 0, 0, 65;
    %load/vec4 v0x55914e684ce0_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x55914e62f520, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x55914e684ce0_0;
    %part/s 1;
    %pushi/vec4 256, 0, 65;
    %load/vec4 v0x55914e684ce0_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x55914e62f520, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x55914e684ce0_0;
    %part/s 1;
    %pushi/vec4 512, 0, 65;
    %load/vec4 v0x55914e684ce0_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x55914e62f520, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x55914e684ce0_0;
    %part/s 1;
    %pushi/vec4 768, 0, 65;
    %load/vec4 v0x55914e684ce0_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x55914e62f520, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x55914e684ce0_0;
    %part/s 1;
    %pushi/vec4 1024, 0, 65;
    %load/vec4 v0x55914e684ce0_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x55914e62f520, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x55914e684ce0_0;
    %part/s 1;
    %pushi/vec4 1280, 0, 65;
    %load/vec4 v0x55914e684ce0_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x55914e62f520, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x55914e684ce0_0;
    %part/s 1;
    %pushi/vec4 1536, 0, 65;
    %load/vec4 v0x55914e684ce0_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x55914e62f520, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x55914e684ce0_0;
    %part/s 1;
    %pushi/vec4 1792, 0, 65;
    %load/vec4 v0x55914e684ce0_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x55914e62f520, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x55914e684ce0_0;
    %part/s 1;
    %pushi/vec4 2048, 0, 65;
    %load/vec4 v0x55914e684ce0_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x55914e62f520, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x55914e684ce0_0;
    %part/s 1;
    %pushi/vec4 2304, 0, 65;
    %load/vec4 v0x55914e684ce0_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x55914e62f520, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x55914e684ce0_0;
    %part/s 1;
    %pushi/vec4 2560, 0, 65;
    %load/vec4 v0x55914e684ce0_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x55914e62f520, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x55914e684ce0_0;
    %part/s 1;
    %pushi/vec4 2816, 0, 65;
    %load/vec4 v0x55914e684ce0_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x55914e62f520, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x55914e684ce0_0;
    %part/s 1;
    %pushi/vec4 3072, 0, 65;
    %load/vec4 v0x55914e684ce0_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x55914e62f520, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x55914e684ce0_0;
    %part/s 1;
    %pushi/vec4 3328, 0, 65;
    %load/vec4 v0x55914e684ce0_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x55914e62f520, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x55914e684ce0_0;
    %part/s 1;
    %pushi/vec4 3584, 0, 65;
    %load/vec4 v0x55914e684ce0_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x55914e62f520, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x55914e684ce0_0;
    %part/s 1;
    %pushi/vec4 3840, 0, 65;
    %load/vec4 v0x55914e684ce0_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x55914e62f520, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x55914e684ce0_0;
    %part/s 1;
    %pushi/vec4 4096, 0, 65;
    %load/vec4 v0x55914e684ce0_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x55914e62f520, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x55914e684ce0_0;
    %part/s 1;
    %pushi/vec4 4352, 0, 65;
    %load/vec4 v0x55914e684ce0_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x55914e62f520, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x55914e684ce0_0;
    %part/s 1;
    %pushi/vec4 4608, 0, 65;
    %load/vec4 v0x55914e684ce0_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x55914e62f520, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x55914e684ce0_0;
    %part/s 1;
    %pushi/vec4 4864, 0, 65;
    %load/vec4 v0x55914e684ce0_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x55914e62f520, 4, 0;
    %load/vec4 v0x55914e684ce0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55914e684ce0_0, 0, 32;
    %jmp T_108.2;
T_108.3 ;
    %end;
    .thread T_108;
    .scope S_0x55914eae7770;
T_109 ;
    %wait E_0x55914e4bfec0;
    %load/vec4 v0x55914e62f000_0;
    %load/vec4 v0x55914e683d20_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_109.0, 8;
    %delay 0, 0;
    %load/vec4 v0x55914e683ea0_0;
    %store/vec4 v0x55914e6e1640_0, 0, 9;
    %load/vec4 v0x55914e62eca0_0;
    %store/vec4 v0x55914e6e0670_0, 0, 8;
    %fork TD_UFIB_tb.MicroControllerBlock.McbCacheMemory.TrionSDPBRAM\x5B5\x5D.TrionSDPBRAM.EFX_RAM_5K.write_ram, S_0x55914ead71c0;
    %join;
    %delay 0, 0;
T_109.0 ;
    %jmp T_109;
    .thread T_109;
    .scope S_0x55914eae7770;
T_110 ;
    %wait E_0x55914e4d19b0;
    %load/vec4 v0x55914e6842c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_110.0, 8;
    %load/vec4 v0x55914e6c8a20_0;
    %store/vec4 v0x55914e6daa60_0, 0, 9;
    %fork TD_UFIB_tb.MicroControllerBlock.McbCacheMemory.TrionSDPBRAM\x5B5\x5D.TrionSDPBRAM.EFX_RAM_5K.read_ram, S_0x55914ead2b90;
    %join;
    %load/vec4 v0x55914e6d6d30_0;
    %store/vec4 v0x55914e6ba310_0, 0, 8;
    %delay 0, 0;
    %delay 0, 0;
    %load/vec4 v0x55914e6c8a20_0;
    %store/vec4 v0x55914e6daa60_0, 0, 9;
    %fork TD_UFIB_tb.MicroControllerBlock.McbCacheMemory.TrionSDPBRAM\x5B5\x5D.TrionSDPBRAM.EFX_RAM_5K.read_ram, S_0x55914ead2b90;
    %join;
    %load/vec4 v0x55914e6d6d30_0;
    %store/vec4 v0x55914e6ba730_0, 0, 8;
    %load/vec4 v0x55914e6ba310_0;
    %store/vec4 v0x55914e6ba5d0_0, 0, 8;
T_110.0 ;
    %jmp T_110;
    .thread T_110;
    .scope S_0x55914eae80c0;
T_111 ;
    %wait E_0x55914ea39c90;
    %load/vec4 v0x55914e804730_0;
    %parti/s 8, 40, 7;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55914e5e1880, 0, 4;
    %jmp T_111;
    .thread T_111, $push;
    .scope S_0x55914ea3c180;
T_112 ;
    %wait E_0x55914ea38cf0;
    %load/vec4 v0x55914e543980_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_112.0, 8;
    %pushi/vec4 0, 0, 9;
    %assign/vec4 v0x55914e5a6b00_0, 0;
    %jmp T_112.1;
T_112.0 ;
    %load/vec4 v0x55914e5d1100_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_112.2, 8;
    %load/vec4 v0x55914e47e8b0_0;
    %assign/vec4 v0x55914e5a6b00_0, 0;
    %jmp T_112.3;
T_112.2 ;
    %load/vec4 v0x55914e5a6b00_0;
    %assign/vec4 v0x55914e5a6b00_0, 0;
T_112.3 ;
T_112.1 ;
    %load/vec4 v0x55914e543980_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_112.4, 8;
    %pushi/vec4 0, 0, 9;
    %assign/vec4 v0x55914e5b0ac0_0, 0;
    %jmp T_112.5;
T_112.4 ;
    %load/vec4 v0x55914e7f0630_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_112.6, 8;
    %load/vec4 v0x55914e5b0ac0_0;
    %addi 1, 0, 9;
    %assign/vec4 v0x55914e5b0ac0_0, 0;
    %jmp T_112.7;
T_112.6 ;
    %load/vec4 v0x55914e5b0ac0_0;
    %assign/vec4 v0x55914e5b0ac0_0, 0;
T_112.7 ;
T_112.5 ;
    %load/vec4 v0x55914e543980_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_112.8, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55914e5b5800_0, 0;
    %jmp T_112.9;
T_112.8 ;
    %load/vec4 v0x55914e7f0630_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_112.10, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55914e5b5800_0, 0;
    %jmp T_112.11;
T_112.10 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55914e5b5800_0, 0;
T_112.11 ;
T_112.9 ;
    %jmp T_112;
    .thread T_112;
    .scope S_0x55914ea3c180;
T_113 ;
    %wait E_0x55914e44fb10;
    %load/vec4 v0x55914e47e8b0_0;
    %load/vec4 v0x55914e5b0ac0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %assign/vec4 v0x55914e603a90_0, 0;
    %load/vec4 v0x55914e5a6b00_0;
    %load/vec4 v0x55914e5b0ac0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %assign/vec4 v0x55914e608fe0_0, 0;
    %load/vec4 v0x55914e6193d0_0;
    %load/vec4 v0x55914e603a90_0;
    %inv;
    %and;
    %assign/vec4 v0x55914e5d1100_0, 0;
    %load/vec4 v0x55914e80c6b0_0;
    %load/vec4 v0x55914e608fe0_0;
    %inv;
    %and;
    %assign/vec4 v0x55914e7f0630_0, 0;
    %jmp T_113;
    .thread T_113, $push;
    .scope S_0x55914ea3c180;
T_114 ;
    %vpi_call 4 132 "$display", "--- lpDataWidth %d bit", P_0x55914eb1abc0 {0 0 0};
    %vpi_call 4 133 "$display", "--- lpBramGenNum %d Depth", P_0x55914eb1ab80 {0 0 0};
    %end;
    .thread T_114;
    .scope S_0x55914eb44bc0;
T_115 ;
    %wait E_0x55914e4b65d0;
    %load/vec4 v0x55914e6e3030_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_115.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55914ea86010_0, 0;
    %jmp T_115.1;
T_115.0 ;
    %load/vec4 v0x55914eae6020_0;
    %parti/s 1, 0, 2;
    %flag_set/vec4 8;
    %jmp/0xz  T_115.2, 8;
    %load/vec4 v0x55914eb96730_0;
    %load/vec4 v0x55914eb50b00_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x55914ea86010_0, 0;
    %jmp T_115.3;
T_115.2 ;
    %load/vec4 v0x55914ea86010_0;
    %assign/vec4 v0x55914ea86010_0, 0;
T_115.3 ;
T_115.1 ;
    %load/vec4 v0x55914e6e3030_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_115.4, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55914ea99f20_0, 0;
    %jmp T_115.5;
T_115.4 ;
    %load/vec4 v0x55914ea399b0_0;
    %parti/s 1, 0, 2;
    %flag_set/vec4 8;
    %jmp/0xz  T_115.6, 8;
    %load/vec4 v0x55914eb96730_0;
    %load/vec4 v0x55914eb50b00_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x55914ea99f20_0, 0;
    %jmp T_115.7;
T_115.6 ;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55914ea99f20_0, 0;
T_115.7 ;
T_115.5 ;
    %jmp T_115;
    .thread T_115;
    .scope S_0x55914eb44bc0;
T_116 ;
    %wait E_0x55914e4b65d0;
    %load/vec4 v0x55914e6e3030_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_116.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55914ea721a0_0, 0;
    %jmp T_116.1;
T_116.0 ;
    %load/vec4 v0x55914ebc6200_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_116.2, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55914ea721a0_0, 0;
    %jmp T_116.3;
T_116.2 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55914ea721a0_0, 0;
T_116.3 ;
T_116.1 ;
    %load/vec4 v0x55914eb80ae0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_116.4, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55914ea72240_0, 0;
    %jmp T_116.5;
T_116.4 ;
    %load/vec4 v0x55914eb9b850_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_116.6, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55914ea72240_0, 0;
    %jmp T_116.7;
T_116.6 ;
    %load/vec4 v0x55914ea72240_0;
    %assign/vec4 v0x55914ea72240_0, 0;
T_116.7 ;
T_116.5 ;
    %load/vec4 v0x55914ea860b0_0;
    %parti/s 1, 0, 2;
    %load/vec4 v0x55914e6e04d0_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x55914ea860b0_0, 0;
    %jmp T_116;
    .thread T_116;
    .scope S_0x55914eb44bc0;
T_117 ;
    %wait E_0x55914e55f4d0;
    %load/vec4 v0x55914eb80a40_0;
    %load/vec4 v0x55914ebc62a0_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x55914ebcc890_0, 0;
    %load/vec4 v0x55914eb53f20_0;
    %inv;
    %load/vec4 v0x55914ebc6200_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x55914ea721a0_0;
    %concat/vec4; draw_concat_vec4
    %and/r;
    %assign/vec4 v0x55914ebcc450_0, 0;
    %load/vec4 v0x55914e6e04d0_0;
    %load/vec4 v0x55914eb53e80_0;
    %inv;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x55914ea72240_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x55914eb80ae0_0;
    %concat/vec4; draw_concat_vec4
    %and/r;
    %assign/vec4 v0x55914ebcc7f0_0, 0;
    %load/vec4 v0x55914eb53f20_0;
    %assign/vec4 v0x55914e57d600_0, 0;
    %load/vec4 v0x55914eb53e80_0;
    %assign/vec4 v0x55914e57d560_0, 0;
    %load/vec4 v0x55914ea860b0_0;
    %pushi/vec4 1, 0, 2;
    %cmp/e;
    %flag_get/vec4 4;
    %assign/vec4 v0x55914eb9b850_0, 0;
    %load/vec4 v0x55914eb53e80_0;
    %load/vec4 v0x55914eb80ae0_0;
    %concat/vec4; draw_concat_vec4
    %and/r;
    %assign/vec4 v0x55914e57d4c0_0, 0;
    %jmp T_117;
    .thread T_117, $push;
    .scope S_0x55914eb44bc0;
T_118 ;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x55914ea398f0_0, 0;
    %end;
    .thread T_118;
    .scope S_0x55914eb44bc0;
T_119 ;
    %wait E_0x55914e4b65d0;
    %load/vec4 v0x55914ebcc4f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_119.0, 8;
    %load/vec4 v0x55914e714530_0;
    %assign/vec4 v0x55914ea398f0_0, 0;
    %jmp T_119.1;
T_119.0 ;
    %load/vec4 v0x55914ea398f0_0;
    %assign/vec4 v0x55914ea398f0_0, 0;
T_119.1 ;
    %jmp T_119;
    .thread T_119;
    .scope S_0x55914eb44bc0;
T_120 ;
    %wait E_0x55914e55ffe0;
    %load/vec4 v0x55914e70eba0_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0x55914e70eba0_0;
    %parti/s 4, 25, 6;
    %pushi/vec4 0, 0, 4;
    %cmp/e;
    %flag_get/vec4 4;
    %concat/vec4; draw_concat_vec4
    %and/r;
    %assign/vec4 v0x55914ebcc4f0_0, 0;
    %load/vec4 v0x55914ebcc4f0_0;
    %assign/vec4 v0x55914e57d6a0_0, 0;
    %load/vec4 v0x55914ea398f0_0;
    %assign/vec4 v0x55914ea99e80_0, 0;
    %jmp T_120;
    .thread T_120, $push;
    .scope S_0x55914ebf89e0;
T_121 ;
    %wait E_0x55914e4b65d0;
    %load/vec4 v0x55914ebf8db0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_121.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55914ebf9a80_0, 0;
    %pushi/vec4 0, 0, 9;
    %assign/vec4 v0x55914ebf9790_0, 0;
    %pushi/vec4 511, 0, 9;
    %assign/vec4 v0x55914ebf96f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55914ebf99e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55914ebf9940_0, 0;
    %jmp T_121.1;
T_121.0 ;
    %load/vec4 v0x55914ebf93d0_0;
    %flag_set/vec4 8;
    %jmp/0 T_121.2, 8;
    %load/vec4 v0x55914ebf8ef0_0;
    %parti/s 1, 0, 2;
    %jmp/1 T_121.3, 8;
T_121.2 ; End of true expr.
    %load/vec4 v0x55914ebf9a80_0;
    %jmp/0 T_121.3, 8;
 ; End of false expr.
    %blend;
T_121.3;
    %assign/vec4 v0x55914ebf9a80_0, 0;
    %load/vec4 v0x55914ebf9470_0;
    %flag_set/vec4 8;
    %jmp/0 T_121.4, 8;
    %load/vec4 v0x55914ebf8ef0_0;
    %parti/s 9, 0, 2;
    %jmp/1 T_121.5, 8;
T_121.4 ; End of true expr.
    %load/vec4 v0x55914ebf9790_0;
    %jmp/0 T_121.5, 8;
 ; End of false expr.
    %blend;
T_121.5;
    %assign/vec4 v0x55914ebf9790_0, 0;
    %load/vec4 v0x55914ebf9510_0;
    %flag_set/vec4 8;
    %jmp/0 T_121.6, 8;
    %load/vec4 v0x55914ebf8ef0_0;
    %parti/s 9, 0, 2;
    %jmp/1 T_121.7, 8;
T_121.6 ; End of true expr.
    %load/vec4 v0x55914ebf96f0_0;
    %jmp/0 T_121.7, 8;
 ; End of false expr.
    %blend;
T_121.7;
    %assign/vec4 v0x55914ebf96f0_0, 0;
    %load/vec4 v0x55914ebf8c70_0;
    %flag_set/vec4 8;
    %jmp/0 T_121.8, 8;
    %load/vec4 v0x55914ebf9940_0;
    %jmp/1 T_121.9, 8;
T_121.8 ; End of true expr.
    %load/vec4 v0x55914ebf95b0_0;
    %flag_set/vec4 9;
    %jmp/0 T_121.10, 9;
    %load/vec4 v0x55914ebf8ef0_0;
    %parti/s 1, 0, 2;
    %jmp/1 T_121.11, 9;
T_121.10 ; End of true expr.
    %load/vec4 v0x55914ebf99e0_0;
    %jmp/0 T_121.11, 9;
 ; End of false expr.
    %blend;
T_121.11;
    %jmp/0 T_121.9, 8;
 ; End of false expr.
    %blend;
T_121.9;
    %assign/vec4 v0x55914ebf99e0_0, 0;
    %load/vec4 v0x55914ebf9650_0;
    %flag_set/vec4 8;
    %jmp/0 T_121.12, 8;
    %load/vec4 v0x55914ebf8ef0_0;
    %parti/s 1, 0, 2;
    %jmp/1 T_121.13, 8;
T_121.12 ; End of true expr.
    %load/vec4 v0x55914ebf9940_0;
    %jmp/0 T_121.13, 8;
 ; End of false expr.
    %blend;
T_121.13;
    %assign/vec4 v0x55914ebf9940_0, 0;
T_121.1 ;
    %jmp T_121;
    .thread T_121;
    .scope S_0x55914ebf89e0;
T_122 ;
    %wait E_0x55914e4b6610;
    %load/vec4 v0x55914ebf8e50_0;
    %parti/s 1, 30, 6;
    %load/vec4 v0x55914ebf8e50_0;
    %parti/s 18, 0, 2;
    %pushi/vec4 131072, 0, 18;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %assign/vec4 v0x55914ebf93d0_0, 0;
    %load/vec4 v0x55914ebf8e50_0;
    %parti/s 1, 30, 6;
    %load/vec4 v0x55914ebf8e50_0;
    %parti/s 18, 0, 2;
    %pushi/vec4 131076, 0, 18;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %assign/vec4 v0x55914ebf9470_0, 0;
    %load/vec4 v0x55914ebf8e50_0;
    %parti/s 1, 30, 6;
    %load/vec4 v0x55914ebf8e50_0;
    %parti/s 18, 0, 2;
    %pushi/vec4 131080, 0, 18;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %assign/vec4 v0x55914ebf9510_0, 0;
    %load/vec4 v0x55914ebf8e50_0;
    %parti/s 1, 30, 6;
    %load/vec4 v0x55914ebf8e50_0;
    %parti/s 18, 0, 2;
    %pushi/vec4 131084, 0, 18;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %assign/vec4 v0x55914ebf95b0_0, 0;
    %load/vec4 v0x55914ebf8e50_0;
    %parti/s 1, 30, 6;
    %load/vec4 v0x55914ebf8e50_0;
    %parti/s 18, 0, 2;
    %pushi/vec4 131088, 0, 18;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %assign/vec4 v0x55914ebf9650_0, 0;
    %jmp T_122;
    .thread T_122, $push;
    .scope S_0x55914ebf89e0;
T_123 ;
    %wait E_0x55914e4b65d0;
    %load/vec4 v0x55914ebf8e50_0;
    %parti/s 8, 0, 2;
    %dup/vec4;
    %pushi/vec4 0, 0, 8;
    %cmp/u;
    %jmp/1 T_123.0, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 8;
    %cmp/u;
    %jmp/1 T_123.1, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 8;
    %cmp/u;
    %jmp/1 T_123.2, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 8;
    %cmp/u;
    %jmp/1 T_123.3, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_123.4, 6;
    %load/vec4 v0x55914ebf8ef0_0;
    %assign/vec4 v0x55914ebf9b20_0, 0;
    %jmp T_123.6;
T_123.0 ;
    %pushi/vec4 0, 0, 31;
    %load/vec4 v0x55914ebf9a80_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x55914ebf9b20_0, 0;
    %jmp T_123.6;
T_123.1 ;
    %pushi/vec4 0, 0, 23;
    %load/vec4 v0x55914ebf9790_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x55914ebf9b20_0, 0;
    %jmp T_123.6;
T_123.2 ;
    %pushi/vec4 0, 0, 23;
    %load/vec4 v0x55914ebf96f0_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x55914ebf9b20_0, 0;
    %jmp T_123.6;
T_123.3 ;
    %pushi/vec4 0, 0, 31;
    %load/vec4 v0x55914ebf99e0_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x55914ebf9b20_0, 0;
    %jmp T_123.6;
T_123.4 ;
    %pushi/vec4 0, 0, 31;
    %load/vec4 v0x55914ebf9940_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x55914ebf9b20_0, 0;
    %jmp T_123.6;
T_123.6 ;
    %pop/vec4 1;
    %jmp T_123;
    .thread T_123;
    .scope S_0x55914ebfbff0;
T_124 ;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x55914ebff050_0, 0, 16;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x55914ebff0f0_0, 0, 16;
    %end;
    .thread T_124;
    .scope S_0x55914ebfbff0;
T_125 ;
    %pushi/vec4 16, 0, 32;
    %pushi/vec4 16, 0, 32;
    %store/vec4 v0x55914ebfe420_0, 0, 32;
    %store/vec4 v0x55914ebfe380_0, 0, 32;
    %callf/vec4 TD_UFIB_tb.SynthesizerBlock.UfibReadDmaUnit.ASyncDmaDataReceiver.DmaDataReceiver.TrionSDPBRAM\x5B0\x5D.TrionSDPBRAM.EFX_RAM_5K.COMPATIBLE_WIDTH, S_0x55914ebfe150;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_125.0, 8;
    %vpi_call 6 154 "$display", "ERROR: READ WIDTH %d cannot be used with WRITE WIDTH %d", P_0x55914ebfc780, P_0x55914ebfc940 {0 0 0};
    %vpi_call 6 155 "$finish" {0 0 0};
T_125.0 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55914ebffa50_0, 0, 32;
T_125.2 ;
    %load/vec4 v0x55914ebffa50_0;
    %cmpi/s 256, 0, 32;
    %jmp/0xz T_125.3, 5;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x55914ebffa50_0;
    %part/s 1;
    %pushi/vec4 0, 0, 65;
    %load/vec4 v0x55914ebffa50_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x55914ebffaf0, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x55914ebffa50_0;
    %part/s 1;
    %pushi/vec4 256, 0, 65;
    %load/vec4 v0x55914ebffa50_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x55914ebffaf0, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x55914ebffa50_0;
    %part/s 1;
    %pushi/vec4 512, 0, 65;
    %load/vec4 v0x55914ebffa50_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x55914ebffaf0, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x55914ebffa50_0;
    %part/s 1;
    %pushi/vec4 768, 0, 65;
    %load/vec4 v0x55914ebffa50_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x55914ebffaf0, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x55914ebffa50_0;
    %part/s 1;
    %pushi/vec4 1024, 0, 65;
    %load/vec4 v0x55914ebffa50_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x55914ebffaf0, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x55914ebffa50_0;
    %part/s 1;
    %pushi/vec4 1280, 0, 65;
    %load/vec4 v0x55914ebffa50_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x55914ebffaf0, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x55914ebffa50_0;
    %part/s 1;
    %pushi/vec4 1536, 0, 65;
    %load/vec4 v0x55914ebffa50_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x55914ebffaf0, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x55914ebffa50_0;
    %part/s 1;
    %pushi/vec4 1792, 0, 65;
    %load/vec4 v0x55914ebffa50_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x55914ebffaf0, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x55914ebffa50_0;
    %part/s 1;
    %pushi/vec4 2048, 0, 65;
    %load/vec4 v0x55914ebffa50_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x55914ebffaf0, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x55914ebffa50_0;
    %part/s 1;
    %pushi/vec4 2304, 0, 65;
    %load/vec4 v0x55914ebffa50_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x55914ebffaf0, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x55914ebffa50_0;
    %part/s 1;
    %pushi/vec4 2560, 0, 65;
    %load/vec4 v0x55914ebffa50_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x55914ebffaf0, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x55914ebffa50_0;
    %part/s 1;
    %pushi/vec4 2816, 0, 65;
    %load/vec4 v0x55914ebffa50_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x55914ebffaf0, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x55914ebffa50_0;
    %part/s 1;
    %pushi/vec4 3072, 0, 65;
    %load/vec4 v0x55914ebffa50_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x55914ebffaf0, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x55914ebffa50_0;
    %part/s 1;
    %pushi/vec4 3328, 0, 65;
    %load/vec4 v0x55914ebffa50_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x55914ebffaf0, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x55914ebffa50_0;
    %part/s 1;
    %pushi/vec4 3584, 0, 65;
    %load/vec4 v0x55914ebffa50_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x55914ebffaf0, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x55914ebffa50_0;
    %part/s 1;
    %pushi/vec4 3840, 0, 65;
    %load/vec4 v0x55914ebffa50_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x55914ebffaf0, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x55914ebffa50_0;
    %part/s 1;
    %pushi/vec4 4096, 0, 65;
    %load/vec4 v0x55914ebffa50_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x55914ebffaf0, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x55914ebffa50_0;
    %part/s 1;
    %pushi/vec4 4352, 0, 65;
    %load/vec4 v0x55914ebffa50_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x55914ebffaf0, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x55914ebffa50_0;
    %part/s 1;
    %pushi/vec4 4608, 0, 65;
    %load/vec4 v0x55914ebffa50_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x55914ebffaf0, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x55914ebffa50_0;
    %part/s 1;
    %pushi/vec4 4864, 0, 65;
    %load/vec4 v0x55914ebffa50_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x55914ebffaf0, 4, 0;
    %load/vec4 v0x55914ebffa50_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55914ebffa50_0, 0, 32;
    %jmp T_125.2;
T_125.3 ;
    %end;
    .thread T_125;
    .scope S_0x55914ebfbff0;
T_126 ;
    %wait E_0x55914e8366a0;
    %load/vec4 v0x55914ebff910_0;
    %load/vec4 v0x55914ebff5f0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_126.0, 8;
    %delay 0, 0;
    %load/vec4 v0x55914ebff410_0;
    %store/vec4 v0x55914ebfeab0_0, 0, 8;
    %load/vec4 v0x55914ebff7d0_0;
    %store/vec4 v0x55914ebfeb50_0, 0, 16;
    %fork TD_UFIB_tb.SynthesizerBlock.UfibReadDmaUnit.ASyncDmaDataReceiver.DmaDataReceiver.TrionSDPBRAM\x5B0\x5D.TrionSDPBRAM.EFX_RAM_5K.write_ram, S_0x55914ebfe920;
    %join;
    %delay 0, 0;
T_126.0 ;
    %jmp T_126;
    .thread T_126;
    .scope S_0x55914ebfbff0;
T_127 ;
    %wait E_0x55914e836660;
    %load/vec4 v0x55914ebff230_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_127.0, 8;
    %load/vec4 v0x55914ebfec90_0;
    %store/vec4 v0x55914ebfe7e0_0, 0, 8;
    %fork TD_UFIB_tb.SynthesizerBlock.UfibReadDmaUnit.ASyncDmaDataReceiver.DmaDataReceiver.TrionSDPBRAM\x5B0\x5D.TrionSDPBRAM.EFX_RAM_5K.read_ram, S_0x55914ebfe650;
    %join;
    %load/vec4 v0x55914ebfe880_0;
    %store/vec4 v0x55914ebfef10_0, 0, 16;
    %delay 0, 0;
    %delay 0, 0;
    %load/vec4 v0x55914ebfec90_0;
    %store/vec4 v0x55914ebfe7e0_0, 0, 8;
    %fork TD_UFIB_tb.SynthesizerBlock.UfibReadDmaUnit.ASyncDmaDataReceiver.DmaDataReceiver.TrionSDPBRAM\x5B0\x5D.TrionSDPBRAM.EFX_RAM_5K.read_ram, S_0x55914ebfe650;
    %join;
    %load/vec4 v0x55914ebfe880_0;
    %store/vec4 v0x55914ebfefb0_0, 0, 16;
    %load/vec4 v0x55914ebfef10_0;
    %store/vec4 v0x55914ebff050_0, 0, 16;
T_127.0 ;
    %jmp T_127;
    .thread T_127;
    .scope S_0x55914ebfbc00;
T_128 ;
    %wait E_0x55914e897990;
    %load/vec4 v0x55914ec00d60_0;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55914ec015f0, 0, 4;
    %jmp T_128;
    .thread T_128, $push;
    .scope S_0x55914ebfb8e0;
T_129 ;
    %wait E_0x55914ea38cf0;
    %load/vec4 v0x55914ec00ea0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_129.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x55914ec01ac0_0, 0;
    %jmp T_129.1;
T_129.0 ;
    %load/vec4 v0x55914ec017a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_129.2, 8;
    %load/vec4 v0x55914ec01c00_0;
    %assign/vec4 v0x55914ec01ac0_0, 0;
    %jmp T_129.3;
T_129.2 ;
    %load/vec4 v0x55914ec01ac0_0;
    %assign/vec4 v0x55914ec01ac0_0, 0;
T_129.3 ;
T_129.1 ;
    %load/vec4 v0x55914ec00ea0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_129.4, 8;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55914ec01a20, 0, 4;
    %jmp T_129.5;
T_129.4 ;
    %load/vec4 v0x55914ec01ac0_0;
    %parti/s 1, 7, 4;
    %load/vec4 v0x55914ec01ac0_0;
    %parti/s 7, 0, 2;
    %load/vec4 v0x55914ec01ac0_0;
    %parti/s 7, 1, 2;
    %xor;
    %concat/vec4; draw_concat_vec4
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55914ec01a20, 0, 4;
T_129.5 ;
    %jmp T_129;
    .thread T_129;
    .scope S_0x55914ebfb8e0;
T_130 ;
    %wait E_0x55914e87e130;
    %load/vec4 v0x55914ec00ea0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_130.0, 8;
    %pushi/vec4 0, 0, 16;
    %split/vec4 8;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55914ec01a20, 0, 4;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55914ec01a20, 0, 4;
    %jmp T_130.1;
T_130.0 ;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x55914ec01a20, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x55914ec01a20, 4;
    %concat/vec4; draw_concat_vec4
    %split/vec4 8;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55914ec01a20, 0, 4;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55914ec01a20, 0, 4;
T_130.1 ;
    %jmp T_130;
    .thread T_130;
    .scope S_0x55914ebfb8e0;
T_131 ;
    %wait E_0x55914e87f490;
    %pushi/vec4 7, 0, 32;
    %store/vec4 v0x55914ec01ca0_0, 0, 32;
T_131.0 ;
    %load/vec4 v0x55914ec01ca0_0;
    %cmpi/s 0, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz T_131.1, 5;
    %load/vec4 v0x55914ec01ca0_0;
    %cmpi/e 7, 0, 32;
    %jmp/0xz  T_131.2, 4;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x55914ec01a20, 4;
    %load/vec4 v0x55914ec01ca0_0;
    %part/s 1;
    %ix/load 5, 0, 0;
    %ix/getv/s 4, v0x55914ec01ca0_0;
    %assign/vec4/off/d v0x55914ec01550_0, 4, 5;
    %jmp T_131.3;
T_131.2 ;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x55914ec01a20, 4;
    %load/vec4 v0x55914ec01ca0_0;
    %part/s 1;
    %load/vec4 v0x55914ec01550_0;
    %load/vec4 v0x55914ec01ca0_0;
    %addi 1, 0, 32;
    %part/s 1;
    %xor;
    %ix/load 5, 0, 0;
    %ix/getv/s 4, v0x55914ec01ca0_0;
    %assign/vec4/off/d v0x55914ec01550_0, 4, 5;
T_131.3 ;
    %load/vec4 v0x55914ec01ca0_0;
    %subi 1, 0, 32;
    %store/vec4 v0x55914ec01ca0_0, 0, 32;
    %jmp T_131.0;
T_131.1 ;
    %jmp T_131;
    .thread T_131, $push;
    .scope S_0x55914ebfb8e0;
T_132 ;
    %wait E_0x55914e87e130;
    %load/vec4 v0x55914ec00ea0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_132.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x55914ec018e0_0, 0;
    %jmp T_132.1;
T_132.0 ;
    %load/vec4 v0x55914ec014b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_132.2, 8;
    %load/vec4 v0x55914ec018e0_0;
    %addi 1, 0, 8;
    %assign/vec4 v0x55914ec018e0_0, 0;
    %jmp T_132.3;
T_132.2 ;
    %load/vec4 v0x55914ec018e0_0;
    %assign/vec4 v0x55914ec018e0_0, 0;
T_132.3 ;
T_132.1 ;
    %load/vec4 v0x55914ec00ea0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_132.4, 8;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55914ec01840, 0, 4;
    %jmp T_132.5;
T_132.4 ;
    %load/vec4 v0x55914ec018e0_0;
    %parti/s 1, 7, 4;
    %load/vec4 v0x55914ec018e0_0;
    %parti/s 7, 0, 2;
    %load/vec4 v0x55914ec018e0_0;
    %parti/s 7, 1, 2;
    %xor;
    %concat/vec4; draw_concat_vec4
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55914ec01840, 0, 4;
T_132.5 ;
    %load/vec4 v0x55914ec00ea0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_132.6, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55914ec01980_0, 0;
    %jmp T_132.7;
T_132.6 ;
    %load/vec4 v0x55914ec014b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_132.8, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55914ec01980_0, 0;
    %jmp T_132.9;
T_132.8 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55914ec01980_0, 0;
T_132.9 ;
T_132.7 ;
    %jmp T_132;
    .thread T_132;
    .scope S_0x55914ebfb8e0;
T_133 ;
    %wait E_0x55914ea38cf0;
    %load/vec4 v0x55914ec00ea0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_133.0, 8;
    %pushi/vec4 0, 0, 16;
    %split/vec4 8;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55914ec01840, 0, 4;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55914ec01840, 0, 4;
    %jmp T_133.1;
T_133.0 ;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x55914ec01840, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x55914ec01840, 4;
    %concat/vec4; draw_concat_vec4
    %split/vec4 8;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55914ec01840, 0, 4;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55914ec01840, 0, 4;
T_133.1 ;
    %jmp T_133;
    .thread T_133;
    .scope S_0x55914ebfb8e0;
T_134 ;
    %wait E_0x55914e87e0f0;
    %pushi/vec4 7, 0, 32;
    %store/vec4 v0x55914ec01ca0_0, 0, 32;
T_134.0 ;
    %load/vec4 v0x55914ec01ca0_0;
    %cmpi/s 0, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz T_134.1, 5;
    %load/vec4 v0x55914ec01ca0_0;
    %cmpi/e 7, 0, 32;
    %jmp/0xz  T_134.2, 4;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x55914ec01840, 4;
    %load/vec4 v0x55914ec01ca0_0;
    %part/s 1;
    %ix/load 5, 0, 0;
    %ix/getv/s 4, v0x55914ec01ca0_0;
    %assign/vec4/off/d v0x55914ec01410_0, 4, 5;
    %jmp T_134.3;
T_134.2 ;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x55914ec01840, 4;
    %load/vec4 v0x55914ec01ca0_0;
    %part/s 1;
    %load/vec4 v0x55914ec01410_0;
    %load/vec4 v0x55914ec01ca0_0;
    %addi 1, 0, 32;
    %part/s 1;
    %xor;
    %ix/load 5, 0, 0;
    %ix/getv/s 4, v0x55914ec01ca0_0;
    %assign/vec4/off/d v0x55914ec01410_0, 4, 5;
T_134.3 ;
    %load/vec4 v0x55914ec01ca0_0;
    %subi 1, 0, 32;
    %store/vec4 v0x55914ec01ca0_0, 0, 32;
    %jmp T_134.0;
T_134.1 ;
    %jmp T_134;
    .thread T_134, $push;
    .scope S_0x55914ebfb8e0;
T_135 ;
    %wait E_0x55914e86f3d0;
    %load/vec4 v0x55914ec01c00_0;
    %load/vec4 v0x55914ec01410_0;
    %cmp/e;
    %flag_get/vec4 4;
    %assign/vec4 v0x55914ec01370_0, 0;
    %load/vec4 v0x55914ec01550_0;
    %load/vec4 v0x55914ec018e0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %assign/vec4 v0x55914ec012d0_0, 0;
    %load/vec4 v0x55914ec00e00_0;
    %load/vec4 v0x55914ec01370_0;
    %inv;
    %and;
    %assign/vec4 v0x55914ec017a0_0, 0;
    %load/vec4 v0x55914ec00c20_0;
    %load/vec4 v0x55914ec012d0_0;
    %inv;
    %and;
    %assign/vec4 v0x55914ec014b0_0, 0;
    %jmp T_135;
    .thread T_135, $push;
    .scope S_0x55914ebfb8e0;
T_136 ;
    %vpi_call 17 171 "$display", "--- Async Fifo lpDataWidth %d bit", P_0x55914ea50a20 {0 0 0};
    %vpi_call 17 172 "$display", "--- Async Fifo lpBramGenNum %d Block", P_0x55914ea509e0 {0 0 0};
    %end;
    .thread T_136;
    .scope S_0x55914ec02530;
T_137 ;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x55914ec05d10_0, 0, 16;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x55914ec05db0_0, 0, 16;
    %end;
    .thread T_137;
    .scope S_0x55914ec02530;
T_138 ;
    %pushi/vec4 16, 0, 32;
    %pushi/vec4 16, 0, 32;
    %store/vec4 v0x55914ec048d0_0, 0, 32;
    %store/vec4 v0x55914ec04830_0, 0, 32;
    %callf/vec4 TD_UFIB_tb.SynthesizerBlock.UfibReadDmaUnit.DmaDataTransfer.TrionSDPBRAM\x5B0\x5D.TrionSDPBRAM.EFX_RAM_5K.COMPATIBLE_WIDTH, S_0x55914ec04600;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_138.0, 8;
    %vpi_call 6 154 "$display", "ERROR: READ WIDTH %d cannot be used with WRITE WIDTH %d", P_0x55914ec02cc0, P_0x55914ec02e80 {0 0 0};
    %vpi_call 6 155 "$finish" {0 0 0};
T_138.0 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55914ec06710_0, 0, 32;
T_138.2 ;
    %load/vec4 v0x55914ec06710_0;
    %cmpi/s 256, 0, 32;
    %jmp/0xz T_138.3, 5;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x55914ec06710_0;
    %part/s 1;
    %pushi/vec4 0, 0, 65;
    %load/vec4 v0x55914ec06710_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x55914ec067b0, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x55914ec06710_0;
    %part/s 1;
    %pushi/vec4 256, 0, 65;
    %load/vec4 v0x55914ec06710_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x55914ec067b0, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x55914ec06710_0;
    %part/s 1;
    %pushi/vec4 512, 0, 65;
    %load/vec4 v0x55914ec06710_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x55914ec067b0, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x55914ec06710_0;
    %part/s 1;
    %pushi/vec4 768, 0, 65;
    %load/vec4 v0x55914ec06710_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x55914ec067b0, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x55914ec06710_0;
    %part/s 1;
    %pushi/vec4 1024, 0, 65;
    %load/vec4 v0x55914ec06710_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x55914ec067b0, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x55914ec06710_0;
    %part/s 1;
    %pushi/vec4 1280, 0, 65;
    %load/vec4 v0x55914ec06710_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x55914ec067b0, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x55914ec06710_0;
    %part/s 1;
    %pushi/vec4 1536, 0, 65;
    %load/vec4 v0x55914ec06710_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x55914ec067b0, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x55914ec06710_0;
    %part/s 1;
    %pushi/vec4 1792, 0, 65;
    %load/vec4 v0x55914ec06710_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x55914ec067b0, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x55914ec06710_0;
    %part/s 1;
    %pushi/vec4 2048, 0, 65;
    %load/vec4 v0x55914ec06710_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x55914ec067b0, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x55914ec06710_0;
    %part/s 1;
    %pushi/vec4 2304, 0, 65;
    %load/vec4 v0x55914ec06710_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x55914ec067b0, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x55914ec06710_0;
    %part/s 1;
    %pushi/vec4 2560, 0, 65;
    %load/vec4 v0x55914ec06710_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x55914ec067b0, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x55914ec06710_0;
    %part/s 1;
    %pushi/vec4 2816, 0, 65;
    %load/vec4 v0x55914ec06710_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x55914ec067b0, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x55914ec06710_0;
    %part/s 1;
    %pushi/vec4 3072, 0, 65;
    %load/vec4 v0x55914ec06710_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x55914ec067b0, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x55914ec06710_0;
    %part/s 1;
    %pushi/vec4 3328, 0, 65;
    %load/vec4 v0x55914ec06710_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x55914ec067b0, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x55914ec06710_0;
    %part/s 1;
    %pushi/vec4 3584, 0, 65;
    %load/vec4 v0x55914ec06710_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x55914ec067b0, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x55914ec06710_0;
    %part/s 1;
    %pushi/vec4 3840, 0, 65;
    %load/vec4 v0x55914ec06710_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x55914ec067b0, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x55914ec06710_0;
    %part/s 1;
    %pushi/vec4 4096, 0, 65;
    %load/vec4 v0x55914ec06710_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x55914ec067b0, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x55914ec06710_0;
    %part/s 1;
    %pushi/vec4 4352, 0, 65;
    %load/vec4 v0x55914ec06710_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x55914ec067b0, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x55914ec06710_0;
    %part/s 1;
    %pushi/vec4 4608, 0, 65;
    %load/vec4 v0x55914ec06710_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x55914ec067b0, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x55914ec06710_0;
    %part/s 1;
    %pushi/vec4 4864, 0, 65;
    %load/vec4 v0x55914ec06710_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x55914ec067b0, 4, 0;
    %load/vec4 v0x55914ec06710_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55914ec06710_0, 0, 32;
    %jmp T_138.2;
T_138.3 ;
    %end;
    .thread T_138;
    .scope S_0x55914ec02530;
T_139 ;
    %wait E_0x55914e81c3a0;
    %load/vec4 v0x55914ec065d0_0;
    %load/vec4 v0x55914ec062b0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_139.0, 8;
    %delay 0, 0;
    %load/vec4 v0x55914ec060d0_0;
    %store/vec4 v0x55914ec04f60_0, 0, 8;
    %load/vec4 v0x55914ec06490_0;
    %store/vec4 v0x55914ec05000_0, 0, 16;
    %fork TD_UFIB_tb.SynthesizerBlock.UfibReadDmaUnit.DmaDataTransfer.TrionSDPBRAM\x5B0\x5D.TrionSDPBRAM.EFX_RAM_5K.write_ram, S_0x55914ec04dd0;
    %join;
    %delay 0, 0;
T_139.0 ;
    %jmp T_139;
    .thread T_139;
    .scope S_0x55914ec02530;
T_140 ;
    %wait E_0x55914e81c360;
    %load/vec4 v0x55914ec05ef0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_140.0, 8;
    %load/vec4 v0x55914ec05140_0;
    %store/vec4 v0x55914ec04c90_0, 0, 8;
    %fork TD_UFIB_tb.SynthesizerBlock.UfibReadDmaUnit.DmaDataTransfer.TrionSDPBRAM\x5B0\x5D.TrionSDPBRAM.EFX_RAM_5K.read_ram, S_0x55914ec04b00;
    %join;
    %load/vec4 v0x55914ec04d30_0;
    %store/vec4 v0x55914ec05bd0_0, 0, 16;
    %delay 0, 0;
    %delay 0, 0;
    %load/vec4 v0x55914ec05140_0;
    %store/vec4 v0x55914ec04c90_0, 0, 8;
    %fork TD_UFIB_tb.SynthesizerBlock.UfibReadDmaUnit.DmaDataTransfer.TrionSDPBRAM\x5B0\x5D.TrionSDPBRAM.EFX_RAM_5K.read_ram, S_0x55914ec04b00;
    %join;
    %load/vec4 v0x55914ec04d30_0;
    %store/vec4 v0x55914ec05c70_0, 0, 16;
    %load/vec4 v0x55914ec05bd0_0;
    %store/vec4 v0x55914ec05d10_0, 0, 16;
T_140.0 ;
    %jmp T_140;
    .thread T_140;
    .scope S_0x55914ec02140;
T_141 ;
    %wait E_0x55914e85ae80;
    %load/vec4 v0x55914ec0be10_0;
    %parti/s 16, 0, 2;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55914ec0c570, 0, 4;
    %jmp T_141;
    .thread T_141, $push;
    .scope S_0x55914ec07140;
T_142 ;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x55914ec0a1a0_0, 0, 16;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x55914ec0a240_0, 0, 16;
    %end;
    .thread T_142;
    .scope S_0x55914ec07140;
T_143 ;
    %pushi/vec4 16, 0, 32;
    %pushi/vec4 16, 0, 32;
    %store/vec4 v0x55914ec09570_0, 0, 32;
    %store/vec4 v0x55914ec094d0_0, 0, 32;
    %callf/vec4 TD_UFIB_tb.SynthesizerBlock.UfibReadDmaUnit.DmaDataTransfer.TrionSDPBRAM\x5B1\x5D.TrionSDPBRAM.EFX_RAM_5K.COMPATIBLE_WIDTH, S_0x55914ec092a0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_143.0, 8;
    %vpi_call 6 154 "$display", "ERROR: READ WIDTH %d cannot be used with WRITE WIDTH %d", P_0x55914ec078d0, P_0x55914ec07a90 {0 0 0};
    %vpi_call 6 155 "$finish" {0 0 0};
T_143.0 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55914ec0aba0_0, 0, 32;
T_143.2 ;
    %load/vec4 v0x55914ec0aba0_0;
    %cmpi/s 256, 0, 32;
    %jmp/0xz T_143.3, 5;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x55914ec0aba0_0;
    %part/s 1;
    %pushi/vec4 0, 0, 65;
    %load/vec4 v0x55914ec0aba0_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x55914ec0ac40, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x55914ec0aba0_0;
    %part/s 1;
    %pushi/vec4 256, 0, 65;
    %load/vec4 v0x55914ec0aba0_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x55914ec0ac40, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x55914ec0aba0_0;
    %part/s 1;
    %pushi/vec4 512, 0, 65;
    %load/vec4 v0x55914ec0aba0_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x55914ec0ac40, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x55914ec0aba0_0;
    %part/s 1;
    %pushi/vec4 768, 0, 65;
    %load/vec4 v0x55914ec0aba0_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x55914ec0ac40, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x55914ec0aba0_0;
    %part/s 1;
    %pushi/vec4 1024, 0, 65;
    %load/vec4 v0x55914ec0aba0_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x55914ec0ac40, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x55914ec0aba0_0;
    %part/s 1;
    %pushi/vec4 1280, 0, 65;
    %load/vec4 v0x55914ec0aba0_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x55914ec0ac40, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x55914ec0aba0_0;
    %part/s 1;
    %pushi/vec4 1536, 0, 65;
    %load/vec4 v0x55914ec0aba0_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x55914ec0ac40, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x55914ec0aba0_0;
    %part/s 1;
    %pushi/vec4 1792, 0, 65;
    %load/vec4 v0x55914ec0aba0_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x55914ec0ac40, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x55914ec0aba0_0;
    %part/s 1;
    %pushi/vec4 2048, 0, 65;
    %load/vec4 v0x55914ec0aba0_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x55914ec0ac40, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x55914ec0aba0_0;
    %part/s 1;
    %pushi/vec4 2304, 0, 65;
    %load/vec4 v0x55914ec0aba0_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x55914ec0ac40, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x55914ec0aba0_0;
    %part/s 1;
    %pushi/vec4 2560, 0, 65;
    %load/vec4 v0x55914ec0aba0_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x55914ec0ac40, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x55914ec0aba0_0;
    %part/s 1;
    %pushi/vec4 2816, 0, 65;
    %load/vec4 v0x55914ec0aba0_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x55914ec0ac40, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x55914ec0aba0_0;
    %part/s 1;
    %pushi/vec4 3072, 0, 65;
    %load/vec4 v0x55914ec0aba0_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x55914ec0ac40, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x55914ec0aba0_0;
    %part/s 1;
    %pushi/vec4 3328, 0, 65;
    %load/vec4 v0x55914ec0aba0_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x55914ec0ac40, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x55914ec0aba0_0;
    %part/s 1;
    %pushi/vec4 3584, 0, 65;
    %load/vec4 v0x55914ec0aba0_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x55914ec0ac40, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x55914ec0aba0_0;
    %part/s 1;
    %pushi/vec4 3840, 0, 65;
    %load/vec4 v0x55914ec0aba0_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x55914ec0ac40, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x55914ec0aba0_0;
    %part/s 1;
    %pushi/vec4 4096, 0, 65;
    %load/vec4 v0x55914ec0aba0_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x55914ec0ac40, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x55914ec0aba0_0;
    %part/s 1;
    %pushi/vec4 4352, 0, 65;
    %load/vec4 v0x55914ec0aba0_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x55914ec0ac40, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x55914ec0aba0_0;
    %part/s 1;
    %pushi/vec4 4608, 0, 65;
    %load/vec4 v0x55914ec0aba0_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x55914ec0ac40, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x55914ec0aba0_0;
    %part/s 1;
    %pushi/vec4 4864, 0, 65;
    %load/vec4 v0x55914ec0aba0_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x55914ec0ac40, 4, 0;
    %load/vec4 v0x55914ec0aba0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55914ec0aba0_0, 0, 32;
    %jmp T_143.2;
T_143.3 ;
    %end;
    .thread T_143;
    .scope S_0x55914ec07140;
T_144 ;
    %wait E_0x55914e774910;
    %load/vec4 v0x55914ec0aa60_0;
    %load/vec4 v0x55914ec0a740_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_144.0, 8;
    %delay 0, 0;
    %load/vec4 v0x55914ec0a560_0;
    %store/vec4 v0x55914ec09c00_0, 0, 8;
    %load/vec4 v0x55914ec0a920_0;
    %store/vec4 v0x55914ec09ca0_0, 0, 16;
    %fork TD_UFIB_tb.SynthesizerBlock.UfibReadDmaUnit.DmaDataTransfer.TrionSDPBRAM\x5B1\x5D.TrionSDPBRAM.EFX_RAM_5K.write_ram, S_0x55914ec09a70;
    %join;
    %delay 0, 0;
T_144.0 ;
    %jmp T_144;
    .thread T_144;
    .scope S_0x55914ec07140;
T_145 ;
    %wait E_0x55914e7748d0;
    %load/vec4 v0x55914ec0a380_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_145.0, 8;
    %load/vec4 v0x55914ec09de0_0;
    %store/vec4 v0x55914ec09930_0, 0, 8;
    %fork TD_UFIB_tb.SynthesizerBlock.UfibReadDmaUnit.DmaDataTransfer.TrionSDPBRAM\x5B1\x5D.TrionSDPBRAM.EFX_RAM_5K.read_ram, S_0x55914ec097a0;
    %join;
    %load/vec4 v0x55914ec099d0_0;
    %store/vec4 v0x55914ec0a060_0, 0, 16;
    %delay 0, 0;
    %delay 0, 0;
    %load/vec4 v0x55914ec09de0_0;
    %store/vec4 v0x55914ec09930_0, 0, 8;
    %fork TD_UFIB_tb.SynthesizerBlock.UfibReadDmaUnit.DmaDataTransfer.TrionSDPBRAM\x5B1\x5D.TrionSDPBRAM.EFX_RAM_5K.read_ram, S_0x55914ec097a0;
    %join;
    %load/vec4 v0x55914ec099d0_0;
    %store/vec4 v0x55914ec0a100_0, 0, 16;
    %load/vec4 v0x55914ec0a060_0;
    %store/vec4 v0x55914ec0a1a0_0, 0, 16;
T_145.0 ;
    %jmp T_145;
    .thread T_145;
    .scope S_0x55914ec06d50;
T_146 ;
    %wait E_0x55914e85ae80;
    %load/vec4 v0x55914ec0be10_0;
    %parti/s 16, 16, 6;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55914ec0c570, 0, 4;
    %jmp T_146;
    .thread T_146, $push;
    .scope S_0x55914ec01d40;
T_147 ;
    %wait E_0x55914ea38cf0;
    %load/vec4 v0x55914ec0bf50_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_147.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x55914ec0c990_0, 0;
    %jmp T_147.1;
T_147.0 ;
    %load/vec4 v0x55914ec0c610_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_147.2, 8;
    %load/vec4 v0x55914ec0cad0_0;
    %assign/vec4 v0x55914ec0c990_0, 0;
    %jmp T_147.3;
T_147.2 ;
    %load/vec4 v0x55914ec0c990_0;
    %assign/vec4 v0x55914ec0c990_0, 0;
T_147.3 ;
T_147.1 ;
    %load/vec4 v0x55914ec0bf50_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_147.4, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x55914ec0c6b0_0, 0;
    %jmp T_147.5;
T_147.4 ;
    %load/vec4 v0x55914ec0c440_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_147.6, 8;
    %load/vec4 v0x55914ec0c6b0_0;
    %addi 1, 0, 8;
    %assign/vec4 v0x55914ec0c6b0_0, 0;
    %jmp T_147.7;
T_147.6 ;
    %load/vec4 v0x55914ec0c6b0_0;
    %assign/vec4 v0x55914ec0c6b0_0, 0;
T_147.7 ;
T_147.5 ;
    %load/vec4 v0x55914ec0bf50_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_147.8, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55914ec0c7e0_0, 0;
    %jmp T_147.9;
T_147.8 ;
    %load/vec4 v0x55914ec0c440_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_147.10, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55914ec0c7e0_0, 0;
    %jmp T_147.11;
T_147.10 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55914ec0c7e0_0, 0;
T_147.11 ;
T_147.9 ;
    %jmp T_147;
    .thread T_147;
    .scope S_0x55914ec01d40;
T_148 ;
    %wait E_0x55914e83fa80;
    %load/vec4 v0x55914ec0cad0_0;
    %load/vec4 v0x55914ec0c6b0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %assign/vec4 v0x55914ec0c3a0_0, 0;
    %load/vec4 v0x55914ec0c990_0;
    %load/vec4 v0x55914ec0c6b0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %assign/vec4 v0x55914ec0c300_0, 0;
    %load/vec4 v0x55914ec0beb0_0;
    %load/vec4 v0x55914ec0c3a0_0;
    %inv;
    %and;
    %assign/vec4 v0x55914ec0c610_0, 0;
    %load/vec4 v0x55914ec0bd70_0;
    %load/vec4 v0x55914ec0c300_0;
    %inv;
    %and;
    %assign/vec4 v0x55914ec0c440_0, 0;
    %jmp T_148;
    .thread T_148, $push;
    .scope S_0x55914ec01d40;
T_149 ;
    %vpi_call 4 132 "$display", "--- lpDataWidth %d bit", P_0x55914ec01f10 {0 0 0};
    %vpi_call 4 133 "$display", "--- lpBramGenNum %d Depth", P_0x55914ec01ed0 {0 0 0};
    %end;
    .thread T_149;
    .scope S_0x55914ec0cb70;
T_150 ;
    %wait E_0x55914e4b65d0;
    %load/vec4 v0x55914ec0d410_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_150.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55914ec0d8e0_0, 0;
    %jmp T_150.1;
T_150.0 ;
    %load/vec4 v0x55914ec0d700_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_150.2, 8;
    %load/vec4 v0x55914ec0d8e0_0;
    %inv;
    %assign/vec4 v0x55914ec0d8e0_0, 0;
    %jmp T_150.3;
T_150.2 ;
    %load/vec4 v0x55914ec0d8e0_0;
    %assign/vec4 v0x55914ec0d8e0_0, 0;
T_150.3 ;
T_150.1 ;
    %load/vec4 v0x55914ec0d410_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_150.4, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x55914ec0d840_0, 0;
    %jmp T_150.5;
T_150.4 ;
    %load/vec4 v0x55914ec0d660_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_150.6, 8;
    %load/vec4 v0x55914ec0d840_0;
    %addi 1, 0, 8;
    %assign/vec4 v0x55914ec0d840_0, 0;
    %jmp T_150.7;
T_150.6 ;
    %load/vec4 v0x55914ec0d840_0;
    %assign/vec4 v0x55914ec0d840_0, 0;
T_150.7 ;
T_150.5 ;
    %load/vec4 v0x55914ec0d410_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_150.8, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x55914ec0d980_0, 0;
    %jmp T_150.9;
T_150.8 ;
    %load/vec4 v0x55914ec0d7a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_150.10, 8;
    %load/vec4 v0x55914ec0d980_0;
    %addi 1, 0, 3;
    %assign/vec4 v0x55914ec0d980_0, 0;
    %jmp T_150.11;
T_150.10 ;
    %load/vec4 v0x55914ec0d980_0;
    %assign/vec4 v0x55914ec0d980_0, 0;
T_150.11 ;
T_150.9 ;
    %jmp T_150;
    .thread T_150;
    .scope S_0x55914ec0cb70;
T_151 ;
    %wait E_0x55914e73c4a0;
    %load/vec4 v0x55914ec0d8e0_0;
    %load/vec4 v0x55914ec0d980_0;
    %pushi/vec4 7, 0, 3;
    %cmp/e;
    %flag_get/vec4 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x55914ec0d840_0;
    %pushi/vec4 255, 0, 8;
    %cmp/e;
    %flag_get/vec4 4;
    %concat/vec4; draw_concat_vec4
    %dup/vec4;
    %pushi/vec4 7, 2, 3;
    %cmp/x;
    %jmp/1 T_151.0, 4;
    %dup/vec4;
    %pushi/vec4 3, 1, 3;
    %cmp/x;
    %jmp/1 T_151.1, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55914ec0d700_0, 0;
    %jmp T_151.3;
T_151.0 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55914ec0d700_0, 0;
    %jmp T_151.3;
T_151.1 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55914ec0d700_0, 0;
    %jmp T_151.3;
T_151.3 ;
    %pop/vec4 1;
    %load/vec4 v0x55914ec0d2d0_0;
    %load/vec4 v0x55914ec0d8e0_0;
    %and;
    %assign/vec4 v0x55914ec0d660_0, 0;
    %load/vec4 v0x55914ec0d8e0_0;
    %inv;
    %assign/vec4 v0x55914ec0d7a0_0, 0;
    %jmp T_151;
    .thread T_151, $push;
    .scope S_0x55914ebfb120;
T_152 ;
    %wait E_0x55914e873510;
    %load/vec4 v0x55914ec0e050_0;
    %assign/vec4 v0x55914ec0e840_0, 0;
    %load/vec4 v0x55914ec0df20_0;
    %parti/s 1, 31, 6;
    %pushi/vec4 1, 0, 4;
    %load/vec4 v0x55914ec0df20_0;
    %parti/s 4, 25, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x55914ec0f450_0;
    %inv;
    %concat/vec4; draw_concat_vec4
    %and/r;
    %assign/vec4 v0x55914ec0e8e0_0, 0;
    %load/vec4 v0x55914ec0de80_0;
    %load/vec4 v0x55914ec0f3b0_0;
    %inv;
    %concat/vec4; draw_concat_vec4
    %and/r;
    %assign/vec4 v0x55914ec0e7a0_0, 0;
    %jmp T_152;
    .thread T_152, $push;
    .scope S_0x55914ebfb120;
T_153 ;
    %wait E_0x55914e872fa0;
    %load/vec4 v0x55914ec0e0f0_0;
    %load/vec4 v0x55914ec0f630_0;
    %inv;
    %concat/vec4; draw_concat_vec4
    %and/r;
    %assign/vec4 v0x55914ec0e700_0, 0;
    %load/vec4 v0x55914ec0e0f0_0;
    %load/vec4 v0x55914ec0f630_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x55914ec0f310_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x55914ec0f450_0;
    %concat/vec4; draw_concat_vec4
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_153.0, 6;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55914ec0e980_0, 0;
    %jmp T_153.2;
T_153.0 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55914ec0e980_0, 0;
    %jmp T_153.2;
T_153.2 ;
    %pop/vec4 1;
    %jmp T_153;
    .thread T_153, $push;
    .scope S_0x55914ebfb120;
T_154 ;
    %wait E_0x55914e4b65d0;
    %load/vec4 v0x55914ec0e190_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_154.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55914ec0f270_0, 0;
    %jmp T_154.1;
T_154.0 ;
    %load/vec4 v0x55914ec0ed40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_154.2, 8;
    %load/vec4 v0x55914ec0f270_0;
    %inv;
    %assign/vec4 v0x55914ec0f270_0, 0;
    %jmp T_154.3;
T_154.2 ;
    %load/vec4 v0x55914ec0f270_0;
    %assign/vec4 v0x55914ec0f270_0, 0;
T_154.3 ;
T_154.1 ;
    %load/vec4 v0x55914ec0ec00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_154.4, 8;
    %load/vec4 v0x55914ec0dd40_0;
    %assign/vec4 v0x55914ec0ede0_0, 0;
    %jmp T_154.5;
T_154.4 ;
    %load/vec4 v0x55914ec0eb60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_154.6, 8;
    %load/vec4 v0x55914ec0ede0_0;
    %addi 1, 0, 9;
    %assign/vec4 v0x55914ec0ede0_0, 0;
    %jmp T_154.7;
T_154.6 ;
    %load/vec4 v0x55914ec0ede0_0;
    %assign/vec4 v0x55914ec0ede0_0, 0;
T_154.7 ;
T_154.5 ;
    %load/vec4 v0x55914ec0efc0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_154.8, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x55914ec0ef20_0, 0;
    %jmp T_154.9;
T_154.8 ;
    %load/vec4 v0x55914ec0dde0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_154.10, 8;
    %load/vec4 v0x55914ec0ef20_0;
    %addi 1, 0, 2;
    %assign/vec4 v0x55914ec0ef20_0, 0;
    %jmp T_154.11;
T_154.10 ;
    %load/vec4 v0x55914ec0ef20_0;
    %assign/vec4 v0x55914ec0ef20_0, 0;
T_154.11 ;
T_154.9 ;
    %load/vec4 v0x55914ec0e190_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_154.12, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55914ec0ee80_0, 0;
    %jmp T_154.13;
T_154.12 ;
    %load/vec4 v0x55914ec0eca0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_154.14, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55914ec0ee80_0, 0;
    %jmp T_154.15;
T_154.14 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55914ec0ee80_0, 0;
T_154.15 ;
T_154.13 ;
    %jmp T_154;
    .thread T_154;
    .scope S_0x55914ebfb120;
T_155 ;
    %wait E_0x55914e878170;
    %load/vec4 v0x55914ec0f270_0;
    %inv;
    %assign/vec4 v0x55914ec0ec00_0, 0;
    %load/vec4 v0x55914ec0e190_0;
    %load/vec4 v0x55914ec0f270_0;
    %concat/vec4; draw_concat_vec4
    %or/r;
    %assign/vec4 v0x55914ec0efc0_0, 0;
    %load/vec4 v0x55914ec0dca0_0;
    %load/vec4 v0x55914ec0ede0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %assign/vec4 v0x55914ec0eca0_0, 0;
    %load/vec4 v0x55914ec0f6d0_0;
    %inv;
    %load/vec4 v0x55914ec0f270_0;
    %concat/vec4; draw_concat_vec4
    %and/r;
    %assign/vec4 v0x55914ec0eb60_0, 0;
    %load/vec4 v0x55914ec0ef20_0;
    %load/vec4 v0x55914ec0f270_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x55914ec0f6d0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x55914ec0eca0_0;
    %concat/vec4; draw_concat_vec4
    %pad/u 32;
    %dup/vec4;
    %pushi/vec4 27, 3, 32;
    %cmp/x;
    %jmp/1 T_155.0, 4;
    %dup/vec4;
    %pushi/vec4 4294967293, 4294967288, 32;
    %cmp/x;
    %jmp/1 T_155.1, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55914ec0ed40_0, 0;
    %jmp T_155.3;
T_155.0 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55914ec0ed40_0, 0;
    %jmp T_155.3;
T_155.1 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55914ec0ed40_0, 0;
    %jmp T_155.3;
T_155.3 ;
    %pop/vec4 1;
    %pushi/vec4 0, 0, 15;
    %load/vec4 v0x55914ec0ede0_0;
    %concat/vec4; draw_concat_vec4
    %pad/u 25;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x55914ec0ea20_0, 4, 5;
    %pushi/vec4 1, 0, 4;
    %ix/load 4, 25, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x55914ec0ea20_0, 4, 5;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 29, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x55914ec0ea20_0, 4, 5;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 30, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x55914ec0ea20_0, 4, 5;
    %load/vec4 v0x55914ec0f6d0_0;
    %inv;
    %load/vec4 v0x55914ec0f270_0;
    %concat/vec4; draw_concat_vec4
    %and/r;
    %assign/vec4 v0x55914ec0eac0_0, 0;
    %jmp T_155;
    .thread T_155, $push;
    .scope S_0x55914ebf9bc0;
T_156 ;
    %wait E_0x55914e4b65d0;
    %load/vec4 v0x55914ebfa7f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_156.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x55914ebfafe0_0, 0;
    %jmp T_156.1;
T_156.0 ;
    %load/vec4 v0x55914ebfafe0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_156.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_156.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_156.4, 6;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x55914ebfafe0_0, 0;
    %jmp T_156.6;
T_156.2 ;
    %load/vec4 v0x55914ebfa890_0;
    %flag_set/vec4 8;
    %jmp/0 T_156.7, 8;
    %pushi/vec4 0, 0, 2;
    %jmp/1 T_156.8, 8;
T_156.7 ; End of true expr.
    %pushi/vec4 1, 0, 2;
    %jmp/0 T_156.8, 8;
 ; End of false expr.
    %blend;
T_156.8;
    %assign/vec4 v0x55914ebfafe0_0, 0;
    %jmp T_156.6;
T_156.3 ;
    %load/vec4 v0x55914ebfabb0_0;
    %flag_set/vec4 8;
    %jmp/0 T_156.9, 8;
    %pushi/vec4 2, 0, 2;
    %jmp/1 T_156.10, 8;
T_156.9 ; End of true expr.
    %pushi/vec4 1, 0, 2;
    %jmp/0 T_156.10, 8;
 ; End of false expr.
    %blend;
T_156.10;
    %assign/vec4 v0x55914ebfafe0_0, 0;
    %jmp T_156.6;
T_156.4 ;
    %load/vec4 v0x55914ebfaa70_0;
    %flag_set/vec4 8;
    %jmp/0 T_156.11, 8;
    %pushi/vec4 0, 0, 2;
    %jmp/1 T_156.12, 8;
T_156.11 ; End of true expr.
    %pushi/vec4 2, 0, 2;
    %jmp/0 T_156.12, 8;
 ; End of false expr.
    %blend;
T_156.12;
    %assign/vec4 v0x55914ebfafe0_0, 0;
    %jmp T_156.6;
T_156.6 ;
    %pop/vec4 1;
T_156.1 ;
    %jmp T_156;
    .thread T_156;
    .scope S_0x55914ebf9bc0;
T_157 ;
    %wait E_0x55914e4b65d0;
    %load/vec4 v0x55914ebfab10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_157.0, 8;
    %load/vec4 v0x55914ebfaea0_0;
    %parti/s 7, 0, 2;
    %load/vec4 v0x55914ebfa890_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x55914ebfaea0_0, 0;
    %jmp T_157.1;
T_157.0 ;
    %load/vec4 v0x55914ebfaea0_0;
    %assign/vec4 v0x55914ebfaea0_0, 0;
T_157.1 ;
    %load/vec4 v0x55914ebfa7f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_157.2, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55914ebfb080_0, 0;
    %jmp T_157.3;
T_157.2 ;
    %load/vec4 v0x55914ebfac50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_157.4, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55914ebfb080_0, 0;
    %jmp T_157.5;
T_157.4 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55914ebfb080_0, 0;
T_157.5 ;
T_157.3 ;
    %load/vec4 v0x55914ebfafe0_0;
    %cmpi/e 0, 0, 2;
    %jmp/0xz  T_157.6, 4;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x55914ebfaf40_0, 0;
    %jmp T_157.7;
T_157.6 ;
    %load/vec4 v0x55914ebfaa70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_157.8, 8;
    %load/vec4 v0x55914ebfaf40_0;
    %addi 1, 0, 4;
    %assign/vec4 v0x55914ebfaf40_0, 0;
    %jmp T_157.9;
T_157.8 ;
    %load/vec4 v0x55914ebfaf40_0;
    %assign/vec4 v0x55914ebfaf40_0, 0;
T_157.9 ;
T_157.7 ;
    %load/vec4 v0x55914ebfafe0_0;
    %cmpi/e 0, 0, 2;
    %jmp/0xz  T_157.10, 4;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v0x55914ebfae00_0, 0;
    %jmp T_157.11;
T_157.10 ;
    %load/vec4 v0x55914ebfaa70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_157.12, 8;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v0x55914ebfae00_0, 0;
    %jmp T_157.13;
T_157.12 ;
    %load/vec4 v0x55914ebfae00_0;
    %addi 1, 0, 12;
    %assign/vec4 v0x55914ebfae00_0, 0;
T_157.13 ;
T_157.11 ;
    %jmp T_157;
    .thread T_157;
    .scope S_0x55914ebf9bc0;
T_158 ;
    %wait E_0x55914e8ab6c0;
    %load/vec4 v0x55914ebfae00_0;
    %pushi/vec4 3200, 0, 12;
    %cmp/e;
    %flag_get/vec4 4;
    %assign/vec4 v0x55914ebfaa70_0, 0;
    %load/vec4 v0x55914ebfaf40_0;
    %pushi/vec4 8, 0, 4;
    %cmp/e;
    %flag_get/vec4 4;
    %assign/vec4 v0x55914ebfabb0_0, 0;
    %load/vec4 v0x55914ebfaa70_0;
    %load/vec4 v0x55914ebfafe0_0;
    %pushi/vec4 1, 0, 2;
    %cmp/e;
    %flag_get/vec4 4;
    %concat/vec4; draw_concat_vec4
    %and/r;
    %assign/vec4 v0x55914ebfab10_0, 0;
    %load/vec4 v0x55914ebfaa70_0;
    %load/vec4 v0x55914ebfabb0_0;
    %concat/vec4; draw_concat_vec4
    %and/r;
    %assign/vec4 v0x55914ebfac50_0, 0;
    %jmp T_158;
    .thread T_158, $push;
    .scope S_0x55914ebf7a90;
T_159 ;
    %wait E_0x55914e8aec00;
    %load/vec4 v0x55914ebf7e30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_159.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x55914ebf8650_0, 0;
    %jmp T_159.1;
T_159.0 ;
    %load/vec4 v0x55914ebf81f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_159.2, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x55914ebf8650_0, 0;
    %jmp T_159.3;
T_159.2 ;
    %load/vec4 v0x55914ebf8650_0;
    %addi 1, 0, 2;
    %assign/vec4 v0x55914ebf8650_0, 0;
T_159.3 ;
T_159.1 ;
    %load/vec4 v0x55914ebf7e30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_159.4, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55914ebf8510_0, 0;
    %jmp T_159.5;
T_159.4 ;
    %load/vec4 v0x55914ebf81f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_159.6, 8;
    %load/vec4 v0x55914ebf8510_0;
    %inv;
    %assign/vec4 v0x55914ebf8510_0, 0;
    %jmp T_159.7;
T_159.6 ;
    %load/vec4 v0x55914ebf8510_0;
    %assign/vec4 v0x55914ebf8510_0, 0;
T_159.7 ;
T_159.5 ;
    %load/vec4 v0x55914ebf7e30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_159.8, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x55914ebf86f0_0, 0;
    %jmp T_159.9;
T_159.8 ;
    %load/vec4 v0x55914ebf86f0_0;
    %addi 1, 0, 8;
    %assign/vec4 v0x55914ebf86f0_0, 0;
T_159.9 ;
    %load/vec4 v0x55914ebf7e30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_159.10, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55914ebf85b0_0, 0;
    %jmp T_159.11;
T_159.10 ;
    %load/vec4 v0x55914ebf8290_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_159.12, 8;
    %load/vec4 v0x55914ebf85b0_0;
    %inv;
    %assign/vec4 v0x55914ebf85b0_0, 0;
    %jmp T_159.13;
T_159.12 ;
    %load/vec4 v0x55914ebf85b0_0;
    %assign/vec4 v0x55914ebf85b0_0, 0;
T_159.13 ;
T_159.11 ;
    %load/vec4 v0x55914ebf8290_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_159.14, 8;
    %load/vec4 v0x55914ebf83d0_0;
    %assign/vec4 v0x55914ebf8940_0, 0;
    %jmp T_159.15;
T_159.14 ;
    %load/vec4 v0x55914ebf8470_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_159.16, 8;
    %load/vec4 v0x55914ebf8940_0;
    %parti/s 31, 0, 2;
    %concati/vec4 0, 0, 1;
    %assign/vec4 v0x55914ebf8940_0, 0;
    %jmp T_159.17;
T_159.16 ;
    %load/vec4 v0x55914ebf8940_0;
    %assign/vec4 v0x55914ebf8940_0, 0;
T_159.17 ;
T_159.15 ;
    %load/vec4 v0x55914ebf7e30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_159.18, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55914ebf88a0_0, 0;
    %jmp T_159.19;
T_159.18 ;
    %load/vec4 v0x55914ebf8330_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_159.20, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55914ebf88a0_0, 0;
    %jmp T_159.21;
T_159.20 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55914ebf88a0_0, 0;
T_159.21 ;
T_159.19 ;
    %jmp T_159;
    .thread T_159;
    .scope S_0x55914ebf7a90;
T_160 ;
    %wait E_0x55914e8ac260;
    %load/vec4 v0x55914ebf8650_0;
    %pushi/vec4 3, 0, 2;
    %cmp/e;
    %flag_get/vec4 4;
    %assign/vec4 v0x55914ebf81f0_0, 0;
    %load/vec4 v0x55914ebf86f0_0;
    %pushi/vec4 255, 0, 8;
    %cmp/e;
    %flag_get/vec4 4;
    %assign/vec4 v0x55914ebf8290_0, 0;
    %load/vec4 v0x55914ebf81f0_0;
    %load/vec4 v0x55914ebf8510_0;
    %and;
    %assign/vec4 v0x55914ebf8470_0, 0;
    %load/vec4 v0x55914ebf8290_0;
    %load/vec4 v0x55914ebf85b0_0;
    %inv;
    %and;
    %assign/vec4 v0x55914ebf8330_0, 0;
    %jmp T_160;
    .thread T_160, $push;
    .scope S_0x55914ebf7a90;
T_161 ;
    %wait E_0x55914e8a14e0;
    %load/vec4 v0x55914ebf7cf0_0;
    %parti/s 1, 30, 6;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x55914ebf83d0_0, 4, 5;
    %load/vec4 v0x55914ebf7cf0_0;
    %parti/s 1, 29, 6;
    %ix/load 4, 1, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x55914ebf83d0_0, 4, 5;
    %load/vec4 v0x55914ebf7cf0_0;
    %parti/s 1, 28, 6;
    %ix/load 4, 2, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x55914ebf83d0_0, 4, 5;
    %load/vec4 v0x55914ebf7cf0_0;
    %parti/s 1, 27, 6;
    %ix/load 4, 3, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x55914ebf83d0_0, 4, 5;
    %load/vec4 v0x55914ebf7cf0_0;
    %parti/s 1, 26, 6;
    %ix/load 4, 4, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x55914ebf83d0_0, 4, 5;
    %load/vec4 v0x55914ebf7cf0_0;
    %parti/s 1, 25, 6;
    %ix/load 4, 5, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x55914ebf83d0_0, 4, 5;
    %load/vec4 v0x55914ebf7cf0_0;
    %parti/s 1, 24, 6;
    %ix/load 4, 6, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x55914ebf83d0_0, 4, 5;
    %load/vec4 v0x55914ebf7cf0_0;
    %parti/s 1, 23, 6;
    %ix/load 4, 7, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x55914ebf83d0_0, 4, 5;
    %load/vec4 v0x55914ebf7cf0_0;
    %parti/s 1, 22, 6;
    %ix/load 4, 8, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x55914ebf83d0_0, 4, 5;
    %load/vec4 v0x55914ebf7cf0_0;
    %parti/s 1, 21, 6;
    %ix/load 4, 9, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x55914ebf83d0_0, 4, 5;
    %load/vec4 v0x55914ebf7cf0_0;
    %parti/s 1, 20, 6;
    %ix/load 4, 10, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x55914ebf83d0_0, 4, 5;
    %load/vec4 v0x55914ebf7cf0_0;
    %parti/s 1, 19, 6;
    %ix/load 4, 11, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x55914ebf83d0_0, 4, 5;
    %load/vec4 v0x55914ebf7cf0_0;
    %parti/s 1, 18, 6;
    %ix/load 4, 12, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x55914ebf83d0_0, 4, 5;
    %load/vec4 v0x55914ebf7cf0_0;
    %parti/s 1, 17, 6;
    %ix/load 4, 13, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x55914ebf83d0_0, 4, 5;
    %load/vec4 v0x55914ebf7cf0_0;
    %parti/s 1, 16, 6;
    %ix/load 4, 14, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x55914ebf83d0_0, 4, 5;
    %load/vec4 v0x55914ebf7cf0_0;
    %parti/s 1, 15, 5;
    %ix/load 4, 15, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x55914ebf83d0_0, 4, 5;
    %load/vec4 v0x55914ebf7cf0_0;
    %parti/s 1, 14, 5;
    %ix/load 4, 16, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x55914ebf83d0_0, 4, 5;
    %load/vec4 v0x55914ebf7cf0_0;
    %parti/s 1, 13, 5;
    %ix/load 4, 17, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x55914ebf83d0_0, 4, 5;
    %load/vec4 v0x55914ebf7cf0_0;
    %parti/s 1, 12, 5;
    %ix/load 4, 18, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x55914ebf83d0_0, 4, 5;
    %load/vec4 v0x55914ebf7cf0_0;
    %parti/s 1, 11, 5;
    %ix/load 4, 19, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x55914ebf83d0_0, 4, 5;
    %load/vec4 v0x55914ebf7cf0_0;
    %parti/s 1, 10, 5;
    %ix/load 4, 20, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x55914ebf83d0_0, 4, 5;
    %load/vec4 v0x55914ebf7cf0_0;
    %parti/s 1, 9, 5;
    %ix/load 4, 21, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x55914ebf83d0_0, 4, 5;
    %load/vec4 v0x55914ebf7cf0_0;
    %parti/s 1, 8, 5;
    %ix/load 4, 22, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x55914ebf83d0_0, 4, 5;
    %load/vec4 v0x55914ebf7cf0_0;
    %parti/s 1, 7, 4;
    %ix/load 4, 23, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x55914ebf83d0_0, 4, 5;
    %load/vec4 v0x55914ebf7cf0_0;
    %parti/s 1, 6, 4;
    %ix/load 4, 24, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x55914ebf83d0_0, 4, 5;
    %load/vec4 v0x55914ebf7cf0_0;
    %parti/s 1, 5, 4;
    %ix/load 4, 25, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x55914ebf83d0_0, 4, 5;
    %load/vec4 v0x55914ebf7cf0_0;
    %parti/s 1, 4, 4;
    %ix/load 4, 26, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x55914ebf83d0_0, 4, 5;
    %load/vec4 v0x55914ebf7cf0_0;
    %parti/s 1, 3, 3;
    %ix/load 4, 27, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x55914ebf83d0_0, 4, 5;
    %load/vec4 v0x55914ebf7cf0_0;
    %parti/s 1, 2, 3;
    %ix/load 4, 28, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x55914ebf83d0_0, 4, 5;
    %load/vec4 v0x55914ebf7cf0_0;
    %parti/s 1, 1, 2;
    %ix/load 4, 29, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x55914ebf83d0_0, 4, 5;
    %load/vec4 v0x55914ebf7cf0_0;
    %parti/s 1, 0, 2;
    %ix/load 4, 30, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x55914ebf83d0_0, 4, 5;
    %load/vec4 v0x55914ebf7cf0_0;
    %parti/s 1, 31, 6;
    %ix/load 4, 31, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x55914ebf83d0_0, 4, 5;
    %jmp T_161;
    .thread T_161, $push;
    .scope S_0x55914ebf7480;
T_162 ;
    %wait E_0x55914e8a14a0;
    %load/vec4 v0x55914ec108f0_0;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x55914ec10530_0, 4, 5;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 16, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x55914ec10530_0, 4, 5;
    %load/vec4 v0x55914ec10ad0_0;
    %assign/vec4 v0x55914ec105d0_0, 0;
    %jmp T_162;
    .thread T_162, $push;
    .scope S_0x55914eb2dda0;
T_163 ;
    %wait E_0x55914e4b65d0;
    %load/vec4 v0x55914e9c3c50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_163.0, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55914eb52240_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x55914eb39de0_0, 0;
    %jmp T_163.1;
T_163.0 ;
    %load/vec4 v0x55914eb39d20_0;
    %flag_set/vec4 8;
    %jmp/0 T_163.2, 8;
    %load/vec4 v0x55914ea380f0_0;
    %parti/s 1, 0, 2;
    %jmp/1 T_163.3, 8;
T_163.2 ; End of true expr.
    %load/vec4 v0x55914eb52240_0;
    %jmp/0 T_163.3, 8;
 ; End of false expr.
    %blend;
T_163.3;
    %assign/vec4 v0x55914eb52240_0, 0;
    %load/vec4 v0x55914e9c8d20_0;
    %assign/vec4 v0x55914eb39de0_0, 0;
T_163.1 ;
    %jmp T_163;
    .thread T_163;
    .scope S_0x55914eb2dda0;
T_164 ;
    %wait E_0x55914e4b6610;
    %load/vec4 v0x55914ea38050_0;
    %parti/s 1, 30, 6;
    %load/vec4 v0x55914ea38050_0;
    %parti/s 18, 0, 2;
    %pushi/vec4 196608, 0, 18;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %assign/vec4 v0x55914eb39d20_0, 0;
    %jmp T_164;
    .thread T_164, $push;
    .scope S_0x55914eb2dda0;
T_165 ;
    %wait E_0x55914e4b65d0;
    %load/vec4 v0x55914ea38050_0;
    %parti/s 8, 0, 2;
    %dup/vec4;
    %pushi/vec4 0, 0, 8;
    %cmp/u;
    %jmp/1 T_165.0, 6;
    %dup/vec4;
    %pushi/vec4 64, 0, 8;
    %cmp/u;
    %jmp/1 T_165.1, 6;
    %load/vec4 v0x55914ea380f0_0;
    %assign/vec4 v0x55914eb52300_0, 0;
    %jmp T_165.3;
T_165.0 ;
    %pushi/vec4 0, 0, 31;
    %load/vec4 v0x55914eb52240_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x55914eb52300_0, 0;
    %jmp T_165.3;
T_165.1 ;
    %pushi/vec4 0, 0, 16;
    %load/vec4 v0x55914e9c8d20_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x55914eb52300_0, 0;
    %jmp T_165.3;
T_165.3 ;
    %pop/vec4 1;
    %jmp T_165;
    .thread T_165;
    .scope S_0x55914e7a31e0;
T_166 ;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x55914ebf22c0_0, 0, 16;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x55914ebf2360_0, 0, 16;
    %end;
    .thread T_166;
    .scope S_0x55914e7a31e0;
T_167 ;
    %pushi/vec4 16, 0, 32;
    %pushi/vec4 16, 0, 32;
    %store/vec4 v0x55914e5e1550_0, 0, 32;
    %store/vec4 v0x55914e5f1cd0_0, 0, 32;
    %callf/vec4 TD_UFIB_tb.RAMBlock.RamReadWriteArbiter.DqWriteSyncFifoController.TrionSDPBRAM\x5B0\x5D.TrionSDPBRAM.EFX_RAM_5K.COMPATIBLE_WIDTH, S_0x55914e601850;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_167.0, 8;
    %vpi_call 6 154 "$display", "ERROR: READ WIDTH %d cannot be used with WRITE WIDTH %d", P_0x55914ebf1ed0, P_0x55914ebf2090 {0 0 0};
    %vpi_call 6 155 "$finish" {0 0 0};
T_167.0 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55914ebf2cc0_0, 0, 32;
T_167.2 ;
    %load/vec4 v0x55914ebf2cc0_0;
    %cmpi/s 256, 0, 32;
    %jmp/0xz T_167.3, 5;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x55914ebf2cc0_0;
    %part/s 1;
    %pushi/vec4 0, 0, 65;
    %load/vec4 v0x55914ebf2cc0_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x55914ebf2d60, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x55914ebf2cc0_0;
    %part/s 1;
    %pushi/vec4 256, 0, 65;
    %load/vec4 v0x55914ebf2cc0_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x55914ebf2d60, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x55914ebf2cc0_0;
    %part/s 1;
    %pushi/vec4 512, 0, 65;
    %load/vec4 v0x55914ebf2cc0_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x55914ebf2d60, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x55914ebf2cc0_0;
    %part/s 1;
    %pushi/vec4 768, 0, 65;
    %load/vec4 v0x55914ebf2cc0_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x55914ebf2d60, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x55914ebf2cc0_0;
    %part/s 1;
    %pushi/vec4 1024, 0, 65;
    %load/vec4 v0x55914ebf2cc0_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x55914ebf2d60, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x55914ebf2cc0_0;
    %part/s 1;
    %pushi/vec4 1280, 0, 65;
    %load/vec4 v0x55914ebf2cc0_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x55914ebf2d60, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x55914ebf2cc0_0;
    %part/s 1;
    %pushi/vec4 1536, 0, 65;
    %load/vec4 v0x55914ebf2cc0_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x55914ebf2d60, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x55914ebf2cc0_0;
    %part/s 1;
    %pushi/vec4 1792, 0, 65;
    %load/vec4 v0x55914ebf2cc0_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x55914ebf2d60, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x55914ebf2cc0_0;
    %part/s 1;
    %pushi/vec4 2048, 0, 65;
    %load/vec4 v0x55914ebf2cc0_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x55914ebf2d60, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x55914ebf2cc0_0;
    %part/s 1;
    %pushi/vec4 2304, 0, 65;
    %load/vec4 v0x55914ebf2cc0_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x55914ebf2d60, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x55914ebf2cc0_0;
    %part/s 1;
    %pushi/vec4 2560, 0, 65;
    %load/vec4 v0x55914ebf2cc0_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x55914ebf2d60, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x55914ebf2cc0_0;
    %part/s 1;
    %pushi/vec4 2816, 0, 65;
    %load/vec4 v0x55914ebf2cc0_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x55914ebf2d60, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x55914ebf2cc0_0;
    %part/s 1;
    %pushi/vec4 3072, 0, 65;
    %load/vec4 v0x55914ebf2cc0_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x55914ebf2d60, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x55914ebf2cc0_0;
    %part/s 1;
    %pushi/vec4 3328, 0, 65;
    %load/vec4 v0x55914ebf2cc0_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x55914ebf2d60, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x55914ebf2cc0_0;
    %part/s 1;
    %pushi/vec4 3584, 0, 65;
    %load/vec4 v0x55914ebf2cc0_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x55914ebf2d60, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x55914ebf2cc0_0;
    %part/s 1;
    %pushi/vec4 3840, 0, 65;
    %load/vec4 v0x55914ebf2cc0_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x55914ebf2d60, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x55914ebf2cc0_0;
    %part/s 1;
    %pushi/vec4 4096, 0, 65;
    %load/vec4 v0x55914ebf2cc0_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x55914ebf2d60, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x55914ebf2cc0_0;
    %part/s 1;
    %pushi/vec4 4352, 0, 65;
    %load/vec4 v0x55914ebf2cc0_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x55914ebf2d60, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x55914ebf2cc0_0;
    %part/s 1;
    %pushi/vec4 4608, 0, 65;
    %load/vec4 v0x55914ebf2cc0_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x55914ebf2d60, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x55914ebf2cc0_0;
    %part/s 1;
    %pushi/vec4 4864, 0, 65;
    %load/vec4 v0x55914ebf2cc0_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x55914ebf2d60, 4, 0;
    %load/vec4 v0x55914ebf2cc0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55914ebf2cc0_0, 0, 32;
    %jmp T_167.2;
T_167.3 ;
    %end;
    .thread T_167;
    .scope S_0x55914e7a31e0;
T_168 ;
    %wait E_0x55914e6017f0;
    %load/vec4 v0x55914ebf2b80_0;
    %load/vec4 v0x55914ebf2860_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_168.0, 8;
    %delay 0, 0;
    %load/vec4 v0x55914ebf2680_0;
    %store/vec4 v0x55914e5b0920_0, 0, 8;
    %load/vec4 v0x55914ebf2a40_0;
    %store/vec4 v0x55914e5a1af0_0, 0, 16;
    %fork TD_UFIB_tb.RAMBlock.RamReadWriteArbiter.DqWriteSyncFifoController.TrionSDPBRAM\x5B0\x5D.TrionSDPBRAM.EFX_RAM_5K.write_ram, S_0x55914e55ce20;
    %join;
    %delay 0, 0;
T_168.0 ;
    %jmp T_168;
    .thread T_168;
    .scope S_0x55914e7a31e0;
T_169 ;
    %wait E_0x55914e682c30;
    %load/vec4 v0x55914ebf24a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_169.0, 8;
    %load/vec4 v0x55914e55d100_0;
    %store/vec4 v0x55914e5d0dd0_0, 0, 8;
    %fork TD_UFIB_tb.RAMBlock.RamReadWriteArbiter.DqWriteSyncFifoController.TrionSDPBRAM\x5B0\x5D.TrionSDPBRAM.EFX_RAM_5K.read_ram, S_0x55914e606d40;
    %join;
    %load/vec4 v0x55914e5bc800_0;
    %store/vec4 v0x55914ebf2180_0, 0, 16;
    %delay 0, 0;
    %delay 0, 0;
    %load/vec4 v0x55914e55d100_0;
    %store/vec4 v0x55914e5d0dd0_0, 0, 8;
    %fork TD_UFIB_tb.RAMBlock.RamReadWriteArbiter.DqWriteSyncFifoController.TrionSDPBRAM\x5B0\x5D.TrionSDPBRAM.EFX_RAM_5K.read_ram, S_0x55914e606d40;
    %join;
    %load/vec4 v0x55914e5bc800_0;
    %store/vec4 v0x55914ebf2220_0, 0, 16;
    %load/vec4 v0x55914ebf2180_0;
    %store/vec4 v0x55914ebf22c0_0, 0, 16;
T_169.0 ;
    %jmp T_169;
    .thread T_169;
    .scope S_0x55914e491dd0;
T_170 ;
    %wait E_0x55914e472200;
    %load/vec4 v0x55914ebf3f30_0;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55914ebf4570, 0, 4;
    %jmp T_170;
    .thread T_170, $push;
    .scope S_0x55914e47d900;
T_171 ;
    %wait E_0x55914ea38cf0;
    %load/vec4 v0x55914ebf4070_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_171.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x55914ebf4900_0, 0;
    %jmp T_171.1;
T_171.0 ;
    %load/vec4 v0x55914ebf4610_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_171.2, 8;
    %load/vec4 v0x55914ebf4a40_0;
    %assign/vec4 v0x55914ebf4900_0, 0;
    %jmp T_171.3;
T_171.2 ;
    %load/vec4 v0x55914ebf4900_0;
    %assign/vec4 v0x55914ebf4900_0, 0;
T_171.3 ;
T_171.1 ;
    %load/vec4 v0x55914ebf4070_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_171.4, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x55914ebf46b0_0, 0;
    %jmp T_171.5;
T_171.4 ;
    %load/vec4 v0x55914ebf44d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_171.6, 8;
    %load/vec4 v0x55914ebf46b0_0;
    %addi 1, 0, 8;
    %assign/vec4 v0x55914ebf46b0_0, 0;
    %jmp T_171.7;
T_171.6 ;
    %load/vec4 v0x55914ebf46b0_0;
    %assign/vec4 v0x55914ebf46b0_0, 0;
T_171.7 ;
T_171.5 ;
    %load/vec4 v0x55914ebf4070_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_171.8, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55914ebf4750_0, 0;
    %jmp T_171.9;
T_171.8 ;
    %load/vec4 v0x55914ebf44d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_171.10, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55914ebf4750_0, 0;
    %jmp T_171.11;
T_171.10 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55914ebf4750_0, 0;
T_171.11 ;
T_171.9 ;
    %jmp T_171;
    .thread T_171;
    .scope S_0x55914e47d900;
T_172 ;
    %wait E_0x55914e788b50;
    %load/vec4 v0x55914ebf4a40_0;
    %load/vec4 v0x55914ebf46b0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %assign/vec4 v0x55914ebf4430_0, 0;
    %load/vec4 v0x55914ebf4900_0;
    %load/vec4 v0x55914ebf46b0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %assign/vec4 v0x55914ebf4390_0, 0;
    %load/vec4 v0x55914ebf3fd0_0;
    %load/vec4 v0x55914ebf4430_0;
    %inv;
    %and;
    %assign/vec4 v0x55914ebf4610_0, 0;
    %load/vec4 v0x55914ebf3e90_0;
    %load/vec4 v0x55914ebf4390_0;
    %inv;
    %and;
    %assign/vec4 v0x55914ebf44d0_0, 0;
    %jmp T_172;
    .thread T_172, $push;
    .scope S_0x55914e47d900;
T_173 ;
    %vpi_call 4 132 "$display", "--- lpDataWidth %d bit", P_0x55914e47dad0 {0 0 0};
    %vpi_call 4 133 "$display", "--- lpBramGenNum %d Depth", P_0x55914e47da90 {0 0 0};
    %end;
    .thread T_173;
    .scope S_0x55914ea9fc30;
T_174 ;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x55914e62b900_0, 0, 16;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x55914e62b9e0_0, 0, 16;
    %end;
    .thread T_174;
    .scope S_0x55914ea9fc30;
T_175 ;
    %pushi/vec4 16, 0, 32;
    %pushi/vec4 16, 0, 32;
    %store/vec4 v0x55914eb28fc0_0, 0, 32;
    %store/vec4 v0x55914eb1c590_0, 0, 32;
    %callf/vec4 TD_UFIB_tb.RAMBlock.RamReadWriteArbiter.AdrsWriteSyncFifoController.TrionSDPBRAM\x5B0\x5D.TrionSDPBRAM.EFX_RAM_5K.COMPATIBLE_WIDTH, S_0x55914eaa0050;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_175.0, 8;
    %vpi_call 6 154 "$display", "ERROR: READ WIDTH %d cannot be used with WRITE WIDTH %d", P_0x55914ebf06a0, P_0x55914ebf0860 {0 0 0};
    %vpi_call 6 155 "$finish" {0 0 0};
T_175.0 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55914e6e25d0_0, 0, 32;
T_175.2 ;
    %load/vec4 v0x55914e6e25d0_0;
    %cmpi/s 256, 0, 32;
    %jmp/0xz T_175.3, 5;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x55914e6e25d0_0;
    %part/s 1;
    %pushi/vec4 0, 0, 65;
    %load/vec4 v0x55914e6e25d0_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x55914e6e26b0, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x55914e6e25d0_0;
    %part/s 1;
    %pushi/vec4 256, 0, 65;
    %load/vec4 v0x55914e6e25d0_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x55914e6e26b0, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x55914e6e25d0_0;
    %part/s 1;
    %pushi/vec4 512, 0, 65;
    %load/vec4 v0x55914e6e25d0_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x55914e6e26b0, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x55914e6e25d0_0;
    %part/s 1;
    %pushi/vec4 768, 0, 65;
    %load/vec4 v0x55914e6e25d0_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x55914e6e26b0, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x55914e6e25d0_0;
    %part/s 1;
    %pushi/vec4 1024, 0, 65;
    %load/vec4 v0x55914e6e25d0_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x55914e6e26b0, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x55914e6e25d0_0;
    %part/s 1;
    %pushi/vec4 1280, 0, 65;
    %load/vec4 v0x55914e6e25d0_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x55914e6e26b0, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x55914e6e25d0_0;
    %part/s 1;
    %pushi/vec4 1536, 0, 65;
    %load/vec4 v0x55914e6e25d0_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x55914e6e26b0, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x55914e6e25d0_0;
    %part/s 1;
    %pushi/vec4 1792, 0, 65;
    %load/vec4 v0x55914e6e25d0_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x55914e6e26b0, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x55914e6e25d0_0;
    %part/s 1;
    %pushi/vec4 2048, 0, 65;
    %load/vec4 v0x55914e6e25d0_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x55914e6e26b0, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x55914e6e25d0_0;
    %part/s 1;
    %pushi/vec4 2304, 0, 65;
    %load/vec4 v0x55914e6e25d0_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x55914e6e26b0, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x55914e6e25d0_0;
    %part/s 1;
    %pushi/vec4 2560, 0, 65;
    %load/vec4 v0x55914e6e25d0_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x55914e6e26b0, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x55914e6e25d0_0;
    %part/s 1;
    %pushi/vec4 2816, 0, 65;
    %load/vec4 v0x55914e6e25d0_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x55914e6e26b0, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x55914e6e25d0_0;
    %part/s 1;
    %pushi/vec4 3072, 0, 65;
    %load/vec4 v0x55914e6e25d0_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x55914e6e26b0, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x55914e6e25d0_0;
    %part/s 1;
    %pushi/vec4 3328, 0, 65;
    %load/vec4 v0x55914e6e25d0_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x55914e6e26b0, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x55914e6e25d0_0;
    %part/s 1;
    %pushi/vec4 3584, 0, 65;
    %load/vec4 v0x55914e6e25d0_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x55914e6e26b0, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x55914e6e25d0_0;
    %part/s 1;
    %pushi/vec4 3840, 0, 65;
    %load/vec4 v0x55914e6e25d0_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x55914e6e26b0, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x55914e6e25d0_0;
    %part/s 1;
    %pushi/vec4 4096, 0, 65;
    %load/vec4 v0x55914e6e25d0_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x55914e6e26b0, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x55914e6e25d0_0;
    %part/s 1;
    %pushi/vec4 4352, 0, 65;
    %load/vec4 v0x55914e6e25d0_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x55914e6e26b0, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x55914e6e25d0_0;
    %part/s 1;
    %pushi/vec4 4608, 0, 65;
    %load/vec4 v0x55914e6e25d0_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x55914e6e26b0, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x55914e6e25d0_0;
    %part/s 1;
    %pushi/vec4 4864, 0, 65;
    %load/vec4 v0x55914e6e25d0_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x55914e6e26b0, 4, 0;
    %load/vec4 v0x55914e6e25d0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55914e6e25d0_0, 0, 32;
    %jmp T_175.2;
T_175.3 ;
    %end;
    .thread T_175;
    .scope S_0x55914ea9fc30;
T_176 ;
    %wait E_0x55914e49ffb0;
    %load/vec4 v0x55914e6b7a10_0;
    %load/vec4 v0x55914e6b7650_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_176.0, 8;
    %delay 0, 0;
    %load/vec4 v0x55914e682a10_0;
    %store/vec4 v0x55914ea3b9e0_0, 0, 8;
    %load/vec4 v0x55914e6b7890_0;
    %store/vec4 v0x55914ea3bae0_0, 0, 16;
    %fork TD_UFIB_tb.RAMBlock.RamReadWriteArbiter.AdrsWriteSyncFifoController.TrionSDPBRAM\x5B0\x5D.TrionSDPBRAM.EFX_RAM_5K.write_ram, S_0x55914ea3dfd0;
    %join;
    %delay 0, 0;
T_176.0 ;
    %jmp T_176;
    .thread T_176;
    .scope S_0x55914ea9fc30;
T_177 ;
    %wait E_0x55914ea4e9d0;
    %load/vec4 v0x55914e6827b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_177.0, 8;
    %load/vec4 v0x55914e61c100_0;
    %store/vec4 v0x55914ebcaa20_0, 0, 8;
    %fork TD_UFIB_tb.RAMBlock.RamReadWriteArbiter.AdrsWriteSyncFifoController.TrionSDPBRAM\x5B0\x5D.TrionSDPBRAM.EFX_RAM_5K.read_ram, S_0x55914ea48960;
    %join;
    %load/vec4 v0x55914ebcaae0_0;
    %store/vec4 v0x55914e62b740_0, 0, 16;
    %delay 0, 0;
    %delay 0, 0;
    %load/vec4 v0x55914e61c100_0;
    %store/vec4 v0x55914ebcaa20_0, 0, 8;
    %fork TD_UFIB_tb.RAMBlock.RamReadWriteArbiter.AdrsWriteSyncFifoController.TrionSDPBRAM\x5B0\x5D.TrionSDPBRAM.EFX_RAM_5K.read_ram, S_0x55914ea48960;
    %join;
    %load/vec4 v0x55914ebcaae0_0;
    %store/vec4 v0x55914e62b820_0, 0, 16;
    %load/vec4 v0x55914e62b740_0;
    %store/vec4 v0x55914e62b900_0, 0, 16;
T_177.0 ;
    %jmp T_177;
    .thread T_177;
    .scope S_0x55914ea9f450;
T_178 ;
    %wait E_0x55914e4dc1a0;
    %load/vec4 v0x55914e78b440_0;
    %parti/s 16, 0, 2;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55914e8034a0, 0, 4;
    %jmp T_178;
    .thread T_178, $push;
    .scope S_0x55914e6d6130;
T_179 ;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x55914e7886d0_0, 0, 16;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x55914e7887b0_0, 0, 16;
    %end;
    .thread T_179;
    .scope S_0x55914e6d6130;
T_180 ;
    %pushi/vec4 16, 0, 32;
    %pushi/vec4 16, 0, 32;
    %store/vec4 v0x55914e70ba80_0, 0, 32;
    %store/vec4 v0x55914e707980_0, 0, 32;
    %callf/vec4 TD_UFIB_tb.RAMBlock.RamReadWriteArbiter.AdrsWriteSyncFifoController.TrionSDPBRAM\x5B1\x5D.TrionSDPBRAM.EFX_RAM_5K.COMPATIBLE_WIDTH, S_0x55914e71a0d0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_180.0, 8;
    %vpi_call 6 154 "$display", "ERROR: READ WIDTH %d cannot be used with WRITE WIDTH %d", P_0x55914ebf0eb0, P_0x55914ebf1070 {0 0 0};
    %vpi_call 6 155 "$finish" {0 0 0};
T_180.0 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55914e732450_0, 0, 32;
T_180.2 ;
    %load/vec4 v0x55914e732450_0;
    %cmpi/s 256, 0, 32;
    %jmp/0xz T_180.3, 5;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x55914e732450_0;
    %part/s 1;
    %pushi/vec4 0, 0, 65;
    %load/vec4 v0x55914e732450_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x55914e732530, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x55914e732450_0;
    %part/s 1;
    %pushi/vec4 256, 0, 65;
    %load/vec4 v0x55914e732450_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x55914e732530, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x55914e732450_0;
    %part/s 1;
    %pushi/vec4 512, 0, 65;
    %load/vec4 v0x55914e732450_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x55914e732530, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x55914e732450_0;
    %part/s 1;
    %pushi/vec4 768, 0, 65;
    %load/vec4 v0x55914e732450_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x55914e732530, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x55914e732450_0;
    %part/s 1;
    %pushi/vec4 1024, 0, 65;
    %load/vec4 v0x55914e732450_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x55914e732530, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x55914e732450_0;
    %part/s 1;
    %pushi/vec4 1280, 0, 65;
    %load/vec4 v0x55914e732450_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x55914e732530, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x55914e732450_0;
    %part/s 1;
    %pushi/vec4 1536, 0, 65;
    %load/vec4 v0x55914e732450_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x55914e732530, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x55914e732450_0;
    %part/s 1;
    %pushi/vec4 1792, 0, 65;
    %load/vec4 v0x55914e732450_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x55914e732530, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x55914e732450_0;
    %part/s 1;
    %pushi/vec4 2048, 0, 65;
    %load/vec4 v0x55914e732450_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x55914e732530, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x55914e732450_0;
    %part/s 1;
    %pushi/vec4 2304, 0, 65;
    %load/vec4 v0x55914e732450_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x55914e732530, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x55914e732450_0;
    %part/s 1;
    %pushi/vec4 2560, 0, 65;
    %load/vec4 v0x55914e732450_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x55914e732530, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x55914e732450_0;
    %part/s 1;
    %pushi/vec4 2816, 0, 65;
    %load/vec4 v0x55914e732450_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x55914e732530, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x55914e732450_0;
    %part/s 1;
    %pushi/vec4 3072, 0, 65;
    %load/vec4 v0x55914e732450_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x55914e732530, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x55914e732450_0;
    %part/s 1;
    %pushi/vec4 3328, 0, 65;
    %load/vec4 v0x55914e732450_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x55914e732530, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x55914e732450_0;
    %part/s 1;
    %pushi/vec4 3584, 0, 65;
    %load/vec4 v0x55914e732450_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x55914e732530, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x55914e732450_0;
    %part/s 1;
    %pushi/vec4 3840, 0, 65;
    %load/vec4 v0x55914e732450_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x55914e732530, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x55914e732450_0;
    %part/s 1;
    %pushi/vec4 4096, 0, 65;
    %load/vec4 v0x55914e732450_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x55914e732530, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x55914e732450_0;
    %part/s 1;
    %pushi/vec4 4352, 0, 65;
    %load/vec4 v0x55914e732450_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x55914e732530, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x55914e732450_0;
    %part/s 1;
    %pushi/vec4 4608, 0, 65;
    %load/vec4 v0x55914e732450_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x55914e732530, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x55914e732450_0;
    %part/s 1;
    %pushi/vec4 4864, 0, 65;
    %load/vec4 v0x55914e732450_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x55914e732530, 4, 0;
    %load/vec4 v0x55914e732450_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55914e732450_0, 0, 32;
    %jmp T_180.2;
T_180.3 ;
    %end;
    .thread T_180;
    .scope S_0x55914e6d6130;
T_181 ;
    %wait E_0x55914e6dd190;
    %load/vec4 v0x55914e7322d0_0;
    %load/vec4 v0x55914e74dbb0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_181.0, 8;
    %delay 0, 0;
    %load/vec4 v0x55914e74d9b0_0;
    %store/vec4 v0x55914e6e8eb0_0, 0, 8;
    %load/vec4 v0x55914e732150_0;
    %store/vec4 v0x55914e794790_0, 0, 16;
    %fork TD_UFIB_tb.RAMBlock.RamReadWriteArbiter.AdrsWriteSyncFifoController.TrionSDPBRAM\x5B1\x5D.TrionSDPBRAM.EFX_RAM_5K.write_ram, S_0x55914e794550;
    %join;
    %delay 0, 0;
T_181.0 ;
    %jmp T_181;
    .thread T_181;
    .scope S_0x55914e6d6130;
T_182 ;
    %wait E_0x55914e49fff0;
    %load/vec4 v0x55914e788930_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_182.0, 8;
    %load/vec4 v0x55914e71a370_0;
    %store/vec4 v0x55914e70e630_0, 0, 8;
    %fork TD_UFIB_tb.RAMBlock.RamReadWriteArbiter.AdrsWriteSyncFifoController.TrionSDPBRAM\x5B1\x5D.TrionSDPBRAM.EFX_RAM_5K.read_ram, S_0x55914e79cea0;
    %join;
    %load/vec4 v0x55914e713e30_0;
    %store/vec4 v0x55914e77f970_0, 0, 16;
    %delay 0, 0;
    %delay 0, 0;
    %load/vec4 v0x55914e71a370_0;
    %store/vec4 v0x55914e70e630_0, 0, 8;
    %fork TD_UFIB_tb.RAMBlock.RamReadWriteArbiter.AdrsWriteSyncFifoController.TrionSDPBRAM\x5B1\x5D.TrionSDPBRAM.EFX_RAM_5K.read_ram, S_0x55914e79cea0;
    %join;
    %load/vec4 v0x55914e713e30_0;
    %store/vec4 v0x55914e77fa50_0, 0, 16;
    %load/vec4 v0x55914e77f970_0;
    %store/vec4 v0x55914e7886d0_0, 0, 16;
T_182.0 ;
    %jmp T_182;
    .thread T_182;
    .scope S_0x55914e6da160;
T_183 ;
    %wait E_0x55914e4dc1a0;
    %load/vec4 v0x55914e78b440_0;
    %parti/s 16, 16, 6;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55914e8034a0, 0, 4;
    %jmp T_183;
    .thread T_183, $push;
    .scope S_0x55914ea9e960;
T_184 ;
    %wait E_0x55914ea38cf0;
    %load/vec4 v0x55914e78b5d0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_184.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x55914e809600_0, 0;
    %jmp T_184.1;
T_184.0 ;
    %load/vec4 v0x55914e803580_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_184.2, 8;
    %load/vec4 v0x55914e80b950_0;
    %assign/vec4 v0x55914e809600_0, 0;
    %jmp T_184.3;
T_184.2 ;
    %load/vec4 v0x55914e809600_0;
    %assign/vec4 v0x55914e809600_0, 0;
T_184.3 ;
T_184.1 ;
    %load/vec4 v0x55914e78b5d0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_184.4, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x55914e8092e0_0, 0;
    %jmp T_184.5;
T_184.4 ;
    %load/vec4 v0x55914e803400_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_184.6, 8;
    %load/vec4 v0x55914e8092e0_0;
    %addi 1, 0, 8;
    %assign/vec4 v0x55914e8092e0_0, 0;
    %jmp T_184.7;
T_184.6 ;
    %load/vec4 v0x55914e8092e0_0;
    %assign/vec4 v0x55914e8092e0_0, 0;
T_184.7 ;
T_184.5 ;
    %load/vec4 v0x55914e78b5d0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_184.8, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55914e809430_0, 0;
    %jmp T_184.9;
T_184.8 ;
    %load/vec4 v0x55914e803400_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_184.10, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55914e809430_0, 0;
    %jmp T_184.11;
T_184.10 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55914e809430_0, 0;
T_184.11 ;
T_184.9 ;
    %jmp T_184;
    .thread T_184;
    .scope S_0x55914ea9e960;
T_185 ;
    %wait E_0x55914ea78030;
    %load/vec4 v0x55914e80b950_0;
    %load/vec4 v0x55914e8092e0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %assign/vec4 v0x55914e803340_0, 0;
    %load/vec4 v0x55914e809600_0;
    %load/vec4 v0x55914e8092e0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %assign/vec4 v0x55914e803280_0, 0;
    %load/vec4 v0x55914e78b4e0_0;
    %load/vec4 v0x55914e803340_0;
    %inv;
    %and;
    %assign/vec4 v0x55914e803580_0, 0;
    %load/vec4 v0x55914e7920f0_0;
    %load/vec4 v0x55914e803280_0;
    %inv;
    %and;
    %assign/vec4 v0x55914e803400_0, 0;
    %jmp T_185;
    .thread T_185, $push;
    .scope S_0x55914ea9e960;
T_186 ;
    %vpi_call 4 132 "$display", "--- lpDataWidth %d bit", P_0x55914ea9f0a0 {0 0 0};
    %vpi_call 4 133 "$display", "--- lpBramGenNum %d Depth", P_0x55914ea9f060 {0 0 0};
    %end;
    .thread T_186;
    .scope S_0x55914e86d9a0;
T_187 ;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x55914e4b0f70_0, 0, 16;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x55914e4bd520_0, 0, 16;
    %end;
    .thread T_187;
    .scope S_0x55914e86d9a0;
T_188 ;
    %pushi/vec4 16, 0, 32;
    %pushi/vec4 16, 0, 32;
    %store/vec4 v0x55914e582cc0_0, 0, 32;
    %store/vec4 v0x55914e5110e0_0, 0, 32;
    %callf/vec4 TD_UFIB_tb.RAMBlock.RamReadWriteArbiter.DqReadSyncFifoController.TrionSDPBRAM\x5B0\x5D.TrionSDPBRAM.EFX_RAM_5K.COMPATIBLE_WIDTH, S_0x55914e4d87e0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_188.0, 8;
    %vpi_call 6 154 "$display", "ERROR: READ WIDTH %d cannot be used with WRITE WIDTH %d", P_0x55914ebf16c0, P_0x55914ebf1880 {0 0 0};
    %vpi_call 6 155 "$finish" {0 0 0};
T_188.0 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55914e4ce340_0, 0, 32;
T_188.2 ;
    %load/vec4 v0x55914e4ce340_0;
    %cmpi/s 256, 0, 32;
    %jmp/0xz T_188.3, 5;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x55914e4ce340_0;
    %part/s 1;
    %pushi/vec4 0, 0, 65;
    %load/vec4 v0x55914e4ce340_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x55914e4ce420, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x55914e4ce340_0;
    %part/s 1;
    %pushi/vec4 256, 0, 65;
    %load/vec4 v0x55914e4ce340_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x55914e4ce420, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x55914e4ce340_0;
    %part/s 1;
    %pushi/vec4 512, 0, 65;
    %load/vec4 v0x55914e4ce340_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x55914e4ce420, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x55914e4ce340_0;
    %part/s 1;
    %pushi/vec4 768, 0, 65;
    %load/vec4 v0x55914e4ce340_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x55914e4ce420, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x55914e4ce340_0;
    %part/s 1;
    %pushi/vec4 1024, 0, 65;
    %load/vec4 v0x55914e4ce340_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x55914e4ce420, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x55914e4ce340_0;
    %part/s 1;
    %pushi/vec4 1280, 0, 65;
    %load/vec4 v0x55914e4ce340_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x55914e4ce420, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x55914e4ce340_0;
    %part/s 1;
    %pushi/vec4 1536, 0, 65;
    %load/vec4 v0x55914e4ce340_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x55914e4ce420, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x55914e4ce340_0;
    %part/s 1;
    %pushi/vec4 1792, 0, 65;
    %load/vec4 v0x55914e4ce340_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x55914e4ce420, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x55914e4ce340_0;
    %part/s 1;
    %pushi/vec4 2048, 0, 65;
    %load/vec4 v0x55914e4ce340_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x55914e4ce420, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x55914e4ce340_0;
    %part/s 1;
    %pushi/vec4 2304, 0, 65;
    %load/vec4 v0x55914e4ce340_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x55914e4ce420, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x55914e4ce340_0;
    %part/s 1;
    %pushi/vec4 2560, 0, 65;
    %load/vec4 v0x55914e4ce340_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x55914e4ce420, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x55914e4ce340_0;
    %part/s 1;
    %pushi/vec4 2816, 0, 65;
    %load/vec4 v0x55914e4ce340_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x55914e4ce420, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x55914e4ce340_0;
    %part/s 1;
    %pushi/vec4 3072, 0, 65;
    %load/vec4 v0x55914e4ce340_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x55914e4ce420, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x55914e4ce340_0;
    %part/s 1;
    %pushi/vec4 3328, 0, 65;
    %load/vec4 v0x55914e4ce340_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x55914e4ce420, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x55914e4ce340_0;
    %part/s 1;
    %pushi/vec4 3584, 0, 65;
    %load/vec4 v0x55914e4ce340_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x55914e4ce420, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x55914e4ce340_0;
    %part/s 1;
    %pushi/vec4 3840, 0, 65;
    %load/vec4 v0x55914e4ce340_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x55914e4ce420, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x55914e4ce340_0;
    %part/s 1;
    %pushi/vec4 4096, 0, 65;
    %load/vec4 v0x55914e4ce340_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x55914e4ce420, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x55914e4ce340_0;
    %part/s 1;
    %pushi/vec4 4352, 0, 65;
    %load/vec4 v0x55914e4ce340_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x55914e4ce420, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x55914e4ce340_0;
    %part/s 1;
    %pushi/vec4 4608, 0, 65;
    %load/vec4 v0x55914e4ce340_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x55914e4ce420, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x55914e4ce340_0;
    %part/s 1;
    %pushi/vec4 4864, 0, 65;
    %load/vec4 v0x55914e4ce340_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x55914e4ce420, 4, 0;
    %load/vec4 v0x55914e4ce340_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55914e4ce340_0, 0, 32;
    %jmp T_188.2;
T_188.3 ;
    %end;
    .thread T_188;
    .scope S_0x55914e86d9a0;
T_189 ;
    %wait E_0x55914e7325d0;
    %load/vec4 v0x55914e4ce1e0_0;
    %load/vec4 v0x55914e4c5170_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_189.0, 8;
    %delay 0, 0;
    %load/vec4 v0x55914e4bd920_0;
    %store/vec4 v0x55914e8c5810_0, 0, 8;
    %load/vec4 v0x55914e4c53b0_0;
    %store/vec4 v0x55914e54d5c0_0, 0, 16;
    %fork TD_UFIB_tb.RAMBlock.RamReadWriteArbiter.DqReadSyncFifoController.TrionSDPBRAM\x5B0\x5D.TrionSDPBRAM.EFX_RAM_5K.write_ram, S_0x55914e54d380;
    %join;
    %delay 0, 0;
T_189.0 ;
    %jmp T_189;
    .thread T_189;
    .scope S_0x55914e86d9a0;
T_190 ;
    %wait E_0x55914e776b10;
    %load/vec4 v0x55914e4bd6c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_190.0, 8;
    %load/vec4 v0x55914e54d7a0_0;
    %store/vec4 v0x55914e821170_0, 0, 8;
    %fork TD_UFIB_tb.RAMBlock.RamReadWriteArbiter.DqReadSyncFifoController.TrionSDPBRAM\x5B0\x5D.TrionSDPBRAM.EFX_RAM_5K.read_ram, S_0x55914e4f0d90;
    %join;
    %load/vec4 v0x55914e5020a0_0;
    %store/vec4 v0x55914e4b0db0_0, 0, 16;
    %delay 0, 0;
    %delay 0, 0;
    %load/vec4 v0x55914e54d7a0_0;
    %store/vec4 v0x55914e821170_0, 0, 8;
    %fork TD_UFIB_tb.RAMBlock.RamReadWriteArbiter.DqReadSyncFifoController.TrionSDPBRAM\x5B0\x5D.TrionSDPBRAM.EFX_RAM_5K.read_ram, S_0x55914e4f0d90;
    %join;
    %load/vec4 v0x55914e5020a0_0;
    %store/vec4 v0x55914e4b0e90_0, 0, 16;
    %load/vec4 v0x55914e4b0db0_0;
    %store/vec4 v0x55914e4b0f70_0, 0, 16;
T_190.0 ;
    %jmp T_190;
    .thread T_190;
    .scope S_0x55914e826f60;
T_191 ;
    %wait E_0x55914e809760;
    %load/vec4 v0x55914e42c030_0;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55914e60c8e0, 0, 4;
    %jmp T_191;
    .thread T_191, $push;
    .scope S_0x55914e80bb50;
T_192 ;
    %wait E_0x55914ea38cf0;
    %load/vec4 v0x55914e8caa70_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_192.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x55914e471eb0_0, 0;
    %jmp T_192.1;
T_192.0 ;
    %load/vec4 v0x55914e60c9f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_192.2, 8;
    %load/vec4 v0x55914e4720d0_0;
    %assign/vec4 v0x55914e471eb0_0, 0;
    %jmp T_192.3;
T_192.2 ;
    %load/vec4 v0x55914e471eb0_0;
    %assign/vec4 v0x55914e471eb0_0, 0;
T_192.3 ;
T_192.1 ;
    %load/vec4 v0x55914e8caa70_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_192.4, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x55914e60ca90_0, 0;
    %jmp T_192.5;
T_192.4 ;
    %load/vec4 v0x55914e60c840_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_192.6, 8;
    %load/vec4 v0x55914e60ca90_0;
    %addi 1, 0, 8;
    %assign/vec4 v0x55914e60ca90_0, 0;
    %jmp T_192.7;
T_192.6 ;
    %load/vec4 v0x55914e60ca90_0;
    %assign/vec4 v0x55914e60ca90_0, 0;
T_192.7 ;
T_192.5 ;
    %load/vec4 v0x55914e8caa70_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_192.8, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55914e60cba0_0, 0;
    %jmp T_192.9;
T_192.8 ;
    %load/vec4 v0x55914e60c840_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_192.10, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55914e60cba0_0, 0;
    %jmp T_192.11;
T_192.10 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55914e60cba0_0, 0;
T_192.11 ;
T_192.9 ;
    %jmp T_192;
    .thread T_192;
    .scope S_0x55914e80bb50;
T_193 ;
    %wait E_0x55914e6b7ad0;
    %load/vec4 v0x55914e4720d0_0;
    %load/vec4 v0x55914e60ca90_0;
    %cmp/e;
    %flag_get/vec4 4;
    %assign/vec4 v0x55914e60c780_0, 0;
    %load/vec4 v0x55914e471eb0_0;
    %load/vec4 v0x55914e60ca90_0;
    %cmp/e;
    %flag_get/vec4 4;
    %assign/vec4 v0x55914e8cae40_0, 0;
    %load/vec4 v0x55914e42c0d0_0;
    %load/vec4 v0x55914e60c780_0;
    %inv;
    %and;
    %assign/vec4 v0x55914e60c9f0_0, 0;
    %load/vec4 v0x55914e42bf90_0;
    %load/vec4 v0x55914e8cae40_0;
    %inv;
    %and;
    %assign/vec4 v0x55914e60c840_0, 0;
    %jmp T_193;
    .thread T_193, $push;
    .scope S_0x55914e80bb50;
T_194 ;
    %vpi_call 4 132 "$display", "--- lpDataWidth %d bit", P_0x55914e8164c0 {0 0 0};
    %vpi_call 4 133 "$display", "--- lpBramGenNum %d Depth", P_0x55914e816480 {0 0 0};
    %end;
    .thread T_194;
    .scope S_0x55914eb42580;
T_195 ;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x55914eb6f9d0_0, 0, 16;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x55914eb6f570_0, 0, 16;
    %end;
    .thread T_195;
    .scope S_0x55914eb42580;
T_196 ;
    %pushi/vec4 16, 0, 32;
    %pushi/vec4 16, 0, 32;
    %store/vec4 v0x55914eb7edc0_0, 0, 32;
    %store/vec4 v0x55914eb7f1f0_0, 0, 32;
    %callf/vec4 TD_UFIB_tb.RAMBlock.RamReadWriteArbiter.AdrsReadSyncFifoController.TrionSDPBRAM\x5B0\x5D.TrionSDPBRAM.EFX_RAM_5K.COMPATIBLE_WIDTH, S_0x55914eb42900;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_196.0, 8;
    %vpi_call 6 154 "$display", "ERROR: READ WIDTH %d cannot be used with WRITE WIDTH %d", P_0x55914ebef680, P_0x55914ebef840 {0 0 0};
    %vpi_call 6 155 "$finish" {0 0 0};
T_196.0 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55914eb5beb0_0, 0, 32;
T_196.2 ;
    %load/vec4 v0x55914eb5beb0_0;
    %cmpi/s 256, 0, 32;
    %jmp/0xz T_196.3, 5;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x55914eb5beb0_0;
    %part/s 1;
    %pushi/vec4 0, 0, 65;
    %load/vec4 v0x55914eb5beb0_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x55914eb5ba00, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x55914eb5beb0_0;
    %part/s 1;
    %pushi/vec4 256, 0, 65;
    %load/vec4 v0x55914eb5beb0_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x55914eb5ba00, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x55914eb5beb0_0;
    %part/s 1;
    %pushi/vec4 512, 0, 65;
    %load/vec4 v0x55914eb5beb0_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x55914eb5ba00, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x55914eb5beb0_0;
    %part/s 1;
    %pushi/vec4 768, 0, 65;
    %load/vec4 v0x55914eb5beb0_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x55914eb5ba00, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x55914eb5beb0_0;
    %part/s 1;
    %pushi/vec4 1024, 0, 65;
    %load/vec4 v0x55914eb5beb0_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x55914eb5ba00, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x55914eb5beb0_0;
    %part/s 1;
    %pushi/vec4 1280, 0, 65;
    %load/vec4 v0x55914eb5beb0_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x55914eb5ba00, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x55914eb5beb0_0;
    %part/s 1;
    %pushi/vec4 1536, 0, 65;
    %load/vec4 v0x55914eb5beb0_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x55914eb5ba00, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x55914eb5beb0_0;
    %part/s 1;
    %pushi/vec4 1792, 0, 65;
    %load/vec4 v0x55914eb5beb0_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x55914eb5ba00, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x55914eb5beb0_0;
    %part/s 1;
    %pushi/vec4 2048, 0, 65;
    %load/vec4 v0x55914eb5beb0_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x55914eb5ba00, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x55914eb5beb0_0;
    %part/s 1;
    %pushi/vec4 2304, 0, 65;
    %load/vec4 v0x55914eb5beb0_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x55914eb5ba00, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x55914eb5beb0_0;
    %part/s 1;
    %pushi/vec4 2560, 0, 65;
    %load/vec4 v0x55914eb5beb0_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x55914eb5ba00, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x55914eb5beb0_0;
    %part/s 1;
    %pushi/vec4 2816, 0, 65;
    %load/vec4 v0x55914eb5beb0_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x55914eb5ba00, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x55914eb5beb0_0;
    %part/s 1;
    %pushi/vec4 3072, 0, 65;
    %load/vec4 v0x55914eb5beb0_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x55914eb5ba00, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x55914eb5beb0_0;
    %part/s 1;
    %pushi/vec4 3328, 0, 65;
    %load/vec4 v0x55914eb5beb0_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x55914eb5ba00, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x55914eb5beb0_0;
    %part/s 1;
    %pushi/vec4 3584, 0, 65;
    %load/vec4 v0x55914eb5beb0_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x55914eb5ba00, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x55914eb5beb0_0;
    %part/s 1;
    %pushi/vec4 3840, 0, 65;
    %load/vec4 v0x55914eb5beb0_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x55914eb5ba00, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x55914eb5beb0_0;
    %part/s 1;
    %pushi/vec4 4096, 0, 65;
    %load/vec4 v0x55914eb5beb0_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x55914eb5ba00, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x55914eb5beb0_0;
    %part/s 1;
    %pushi/vec4 4352, 0, 65;
    %load/vec4 v0x55914eb5beb0_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x55914eb5ba00, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x55914eb5beb0_0;
    %part/s 1;
    %pushi/vec4 4608, 0, 65;
    %load/vec4 v0x55914eb5beb0_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x55914eb5ba00, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x55914eb5beb0_0;
    %part/s 1;
    %pushi/vec4 4864, 0, 65;
    %load/vec4 v0x55914eb5beb0_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x55914eb5ba00, 4, 0;
    %load/vec4 v0x55914eb5beb0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55914eb5beb0_0, 0, 32;
    %jmp T_196.2;
T_196.3 ;
    %end;
    .thread T_196;
    .scope S_0x55914eb42580;
T_197 ;
    %wait E_0x55914e4dd190;
    %load/vec4 v0x55914eb5c280_0;
    %load/vec4 v0x55914eb5c9f0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_197.0, 8;
    %delay 0, 0;
    %load/vec4 v0x55914eb6ef50_0;
    %store/vec4 v0x55914eb70c60_0, 0, 8;
    %load/vec4 v0x55914eb5c6c0_0;
    %store/vec4 v0x55914eb70840_0, 0, 16;
    %fork TD_UFIB_tb.RAMBlock.RamReadWriteArbiter.AdrsReadSyncFifoController.TrionSDPBRAM\x5B0\x5D.TrionSDPBRAM.EFX_RAM_5K.write_ram, S_0x55914eb434d0;
    %join;
    %delay 0, 0;
T_197.0 ;
    %jmp T_197;
    .thread T_197;
    .scope S_0x55914eb42580;
T_198 ;
    %wait E_0x55914eb7f540;
    %load/vec4 v0x55914eb6f1f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_198.0, 8;
    %load/vec4 v0x55914eb70450_0;
    %store/vec4 v0x55914eb71050_0, 0, 8;
    %fork TD_UFIB_tb.RAMBlock.RamReadWriteArbiter.AdrsReadSyncFifoController.TrionSDPBRAM\x5B0\x5D.TrionSDPBRAM.EFX_RAM_5K.read_ram, S_0x55914eb430e0;
    %join;
    %load/vec4 v0x55914eb71130_0;
    %store/vec4 v0x55914eb6fd50_0, 0, 16;
    %delay 0, 0;
    %delay 0, 0;
    %load/vec4 v0x55914eb70450_0;
    %store/vec4 v0x55914eb71050_0, 0, 8;
    %fork TD_UFIB_tb.RAMBlock.RamReadWriteArbiter.AdrsReadSyncFifoController.TrionSDPBRAM\x5B0\x5D.TrionSDPBRAM.EFX_RAM_5K.read_ram, S_0x55914eb430e0;
    %join;
    %load/vec4 v0x55914eb71130_0;
    %store/vec4 v0x55914eb6f8f0_0, 0, 16;
    %load/vec4 v0x55914eb6fd50_0;
    %store/vec4 v0x55914eb6f9d0_0, 0, 16;
T_198.0 ;
    %jmp T_198;
    .thread T_198;
    .scope S_0x55914eb43ce0;
T_199 ;
    %wait E_0x55914e4dc1a0;
    %load/vec4 v0x55914ea8c1e0_0;
    %parti/s 16, 0, 2;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55914ea8aaf0, 0, 4;
    %jmp T_199;
    .thread T_199, $push;
    .scope S_0x55914ebb6810;
T_200 ;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x55914ea41b90_0, 0, 16;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x55914ea416d0_0, 0, 16;
    %end;
    .thread T_200;
    .scope S_0x55914ebb6810;
T_201 ;
    %pushi/vec4 16, 0, 32;
    %pushi/vec4 16, 0, 32;
    %store/vec4 v0x55914ebcd850_0, 0, 32;
    %store/vec4 v0x55914ebcdc30_0, 0, 32;
    %callf/vec4 TD_UFIB_tb.RAMBlock.RamReadWriteArbiter.AdrsReadSyncFifoController.TrionSDPBRAM\x5B1\x5D.TrionSDPBRAM.EFX_RAM_5K.COMPATIBLE_WIDTH, S_0x55914ebc4580;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_201.0, 8;
    %vpi_call 6 154 "$display", "ERROR: READ WIDTH %d cannot be used with WRITE WIDTH %d", P_0x55914ebefe90, P_0x55914ebf0050 {0 0 0};
    %vpi_call 6 155 "$finish" {0 0 0};
T_201.0 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55914eab3ed0_0, 0, 32;
T_201.2 ;
    %load/vec4 v0x55914eab3ed0_0;
    %cmpi/s 256, 0, 32;
    %jmp/0xz T_201.3, 5;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x55914eab3ed0_0;
    %part/s 1;
    %pushi/vec4 0, 0, 65;
    %load/vec4 v0x55914eab3ed0_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x55914eab3fb0, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x55914eab3ed0_0;
    %part/s 1;
    %pushi/vec4 256, 0, 65;
    %load/vec4 v0x55914eab3ed0_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x55914eab3fb0, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x55914eab3ed0_0;
    %part/s 1;
    %pushi/vec4 512, 0, 65;
    %load/vec4 v0x55914eab3ed0_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x55914eab3fb0, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x55914eab3ed0_0;
    %part/s 1;
    %pushi/vec4 768, 0, 65;
    %load/vec4 v0x55914eab3ed0_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x55914eab3fb0, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x55914eab3ed0_0;
    %part/s 1;
    %pushi/vec4 1024, 0, 65;
    %load/vec4 v0x55914eab3ed0_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x55914eab3fb0, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x55914eab3ed0_0;
    %part/s 1;
    %pushi/vec4 1280, 0, 65;
    %load/vec4 v0x55914eab3ed0_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x55914eab3fb0, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x55914eab3ed0_0;
    %part/s 1;
    %pushi/vec4 1536, 0, 65;
    %load/vec4 v0x55914eab3ed0_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x55914eab3fb0, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x55914eab3ed0_0;
    %part/s 1;
    %pushi/vec4 1792, 0, 65;
    %load/vec4 v0x55914eab3ed0_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x55914eab3fb0, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x55914eab3ed0_0;
    %part/s 1;
    %pushi/vec4 2048, 0, 65;
    %load/vec4 v0x55914eab3ed0_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x55914eab3fb0, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x55914eab3ed0_0;
    %part/s 1;
    %pushi/vec4 2304, 0, 65;
    %load/vec4 v0x55914eab3ed0_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x55914eab3fb0, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x55914eab3ed0_0;
    %part/s 1;
    %pushi/vec4 2560, 0, 65;
    %load/vec4 v0x55914eab3ed0_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x55914eab3fb0, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x55914eab3ed0_0;
    %part/s 1;
    %pushi/vec4 2816, 0, 65;
    %load/vec4 v0x55914eab3ed0_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x55914eab3fb0, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x55914eab3ed0_0;
    %part/s 1;
    %pushi/vec4 3072, 0, 65;
    %load/vec4 v0x55914eab3ed0_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x55914eab3fb0, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x55914eab3ed0_0;
    %part/s 1;
    %pushi/vec4 3328, 0, 65;
    %load/vec4 v0x55914eab3ed0_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x55914eab3fb0, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x55914eab3ed0_0;
    %part/s 1;
    %pushi/vec4 3584, 0, 65;
    %load/vec4 v0x55914eab3ed0_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x55914eab3fb0, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x55914eab3ed0_0;
    %part/s 1;
    %pushi/vec4 3840, 0, 65;
    %load/vec4 v0x55914eab3ed0_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x55914eab3fb0, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x55914eab3ed0_0;
    %part/s 1;
    %pushi/vec4 4096, 0, 65;
    %load/vec4 v0x55914eab3ed0_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x55914eab3fb0, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x55914eab3ed0_0;
    %part/s 1;
    %pushi/vec4 4352, 0, 65;
    %load/vec4 v0x55914eab3ed0_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x55914eab3fb0, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x55914eab3ed0_0;
    %part/s 1;
    %pushi/vec4 4608, 0, 65;
    %load/vec4 v0x55914eab3ed0_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x55914eab3fb0, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x55914eab3ed0_0;
    %part/s 1;
    %pushi/vec4 4864, 0, 65;
    %load/vec4 v0x55914eab3ed0_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x55914eab3fb0, 4, 0;
    %load/vec4 v0x55914eab3ed0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55914eab3ed0_0, 0, 32;
    %jmp T_201.2;
T_201.3 ;
    %end;
    .thread T_201;
    .scope S_0x55914ebb6810;
T_202 ;
    %wait E_0x55914ebccdd0;
    %load/vec4 v0x55914eab42c0_0;
    %load/vec4 v0x55914eac2330_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_202.0, 8;
    %delay 0, 0;
    %load/vec4 v0x55914eac25e0_0;
    %store/vec4 v0x55914ebcd090_0, 0, 8;
    %load/vec4 v0x55914eac1b70_0;
    %store/vec4 v0x55914ea48f60_0, 0, 16;
    %fork TD_UFIB_tb.RAMBlock.RamReadWriteArbiter.AdrsReadSyncFifoController.TrionSDPBRAM\x5B1\x5D.TrionSDPBRAM.EFX_RAM_5K.write_ram, S_0x55914ebc4f10;
    %join;
    %delay 0, 0;
T_202.0 ;
    %jmp T_202;
    .thread T_202;
    .scope S_0x55914ebb6810;
T_203 ;
    %wait E_0x55914eb7ef10;
    %load/vec4 v0x55914ea412f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_203.0, 8;
    %load/vec4 v0x55914ea48c40_0;
    %store/vec4 v0x55914ebcd470_0, 0, 8;
    %fork TD_UFIB_tb.RAMBlock.RamReadWriteArbiter.AdrsReadSyncFifoController.TrionSDPBRAM\x5B1\x5D.TrionSDPBRAM.EFX_RAM_5K.read_ram, S_0x55914ebc4c20;
    %join;
    %load/vec4 v0x55914ebcd550_0;
    %store/vec4 v0x55914ea41f70_0, 0, 16;
    %delay 0, 0;
    %delay 0, 0;
    %load/vec4 v0x55914ea48c40_0;
    %store/vec4 v0x55914ebcd470_0, 0, 8;
    %fork TD_UFIB_tb.RAMBlock.RamReadWriteArbiter.AdrsReadSyncFifoController.TrionSDPBRAM\x5B1\x5D.TrionSDPBRAM.EFX_RAM_5K.read_ram, S_0x55914ebc4c20;
    %join;
    %load/vec4 v0x55914ebcd550_0;
    %store/vec4 v0x55914ea41ab0_0, 0, 16;
    %load/vec4 v0x55914ea41f70_0;
    %store/vec4 v0x55914ea41b90_0, 0, 16;
T_203.0 ;
    %jmp T_203;
    .thread T_203;
    .scope S_0x55914eb438f0;
T_204 ;
    %wait E_0x55914e4dc1a0;
    %load/vec4 v0x55914ea8c1e0_0;
    %parti/s 16, 16, 6;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55914ea8aaf0, 0, 4;
    %jmp T_204;
    .thread T_204, $push;
    .scope S_0x55914eaccfe0;
T_205 ;
    %wait E_0x55914ea38cf0;
    %load/vec4 v0x55914ea8bdc0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_205.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x55914ea78760_0, 0;
    %jmp T_205.1;
T_205.0 ;
    %load/vec4 v0x55914ea8abd0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_205.2, 8;
    %load/vec4 v0x55914ea78370_0;
    %assign/vec4 v0x55914ea78760_0, 0;
    %jmp T_205.3;
T_205.2 ;
    %load/vec4 v0x55914ea78760_0;
    %assign/vec4 v0x55914ea78760_0, 0;
T_205.3 ;
T_205.1 ;
    %load/vec4 v0x55914ea8bdc0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_205.4, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x55914ea8a770_0, 0;
    %jmp T_205.5;
T_205.4 ;
    %load/vec4 v0x55914ea8b2b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_205.6, 8;
    %load/vec4 v0x55914ea8a770_0;
    %addi 1, 0, 8;
    %assign/vec4 v0x55914ea8a770_0, 0;
    %jmp T_205.7;
T_205.6 ;
    %load/vec4 v0x55914ea8a770_0;
    %assign/vec4 v0x55914ea8a770_0, 0;
T_205.7 ;
T_205.5 ;
    %load/vec4 v0x55914ea8bdc0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_205.8, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55914ea8a830_0, 0;
    %jmp T_205.9;
T_205.8 ;
    %load/vec4 v0x55914ea8b2b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_205.10, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55914ea8a830_0, 0;
    %jmp T_205.11;
T_205.10 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55914ea8a830_0, 0;
T_205.11 ;
T_205.9 ;
    %jmp T_205;
    .thread T_205;
    .scope S_0x55914eaccfe0;
T_206 ;
    %wait E_0x55914e4d9ab0;
    %load/vec4 v0x55914ea78370_0;
    %load/vec4 v0x55914ea8a770_0;
    %cmp/e;
    %flag_get/vec4 4;
    %assign/vec4 v0x55914ea8b1f0_0, 0;
    %load/vec4 v0x55914ea78760_0;
    %load/vec4 v0x55914ea8a770_0;
    %cmp/e;
    %flag_get/vec4 4;
    %assign/vec4 v0x55914ea8b6a0_0, 0;
    %load/vec4 v0x55914ea8c2a0_0;
    %load/vec4 v0x55914ea8b1f0_0;
    %inv;
    %and;
    %assign/vec4 v0x55914ea8abd0_0, 0;
    %load/vec4 v0x55914ea8c670_0;
    %load/vec4 v0x55914ea8b6a0_0;
    %inv;
    %and;
    %assign/vec4 v0x55914ea8b2b0_0, 0;
    %jmp T_206;
    .thread T_206, $push;
    .scope S_0x55914eaccfe0;
T_207 ;
    %vpi_call 4 132 "$display", "--- lpDataWidth %d bit", P_0x55914eacd400 {0 0 0};
    %vpi_call 4 133 "$display", "--- lpBramGenNum %d Depth", P_0x55914eacd3c0 {0 0 0};
    %end;
    .thread T_207;
    .scope S_0x55914eaccc00;
T_208 ;
    %wait E_0x55914e4f5b30;
    %load/vec4 v0x55914ebf5fe0_0;
    %inv;
    %assign/vec4 v0x55914ebf5cc0_0, 0;
    %jmp T_208;
    .thread T_208, $push;
    .scope S_0x55914eaccc00;
T_209 ;
    %wait E_0x55914eb52cc0;
    %load/vec4 v0x55914ebf5570_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0x55914ebf5570_0;
    %parti/s 1, 30, 6;
    %and;
    %assign/vec4 v0x55914ebf5c20_0, 0;
    %load/vec4 v0x55914ebf5ea0_0;
    %inv;
    %assign/vec4 v0x55914ebf5b80_0, 0;
    %jmp T_209;
    .thread T_209, $push;
    .scope S_0x55914eb528a0;
T_210 ;
    %wait E_0x55914e4b65d0;
    %load/vec4 v0x55914e9f7dc0_0;
    %assign/vec4 v0x55914ea27140_0, 0;
    %load/vec4 v0x55914eacc900_0;
    %assign/vec4 v0x55914e9cdeb0_0, 0;
    %load/vec4 v0x55914e9f2c80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_210.0, 8;
    %load/vec4 v0x55914e9eb6f0_0;
    %inv;
    %assign/vec4 v0x55914eb3a390_0, 0;
    %load/vec4 v0x55914e9eb6f0_0;
    %assign/vec4 v0x55914e9d3100_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55914eb3a2d0_0, 0;
    %jmp T_210.1;
T_210.0 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55914eb3a390_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55914e9d3100_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55914eb3a2d0_0, 0;
T_210.1 ;
    %load/vec4 v0x55914e9d3100_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_210.2, 8;
    %load/vec4 v0x55914eacc840_0;
    %assign/vec4 v0x55914e9d81d0_0, 0;
    %jmp T_210.3;
T_210.2 ;
    %load/vec4 v0x55914e9d81d0_0;
    %assign/vec4 v0x55914e9d81d0_0, 0;
T_210.3 ;
    %load/vec4 v0x55914e9eb790_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_210.4, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55914e9d3040_0, 0;
    %jmp T_210.5;
T_210.4 ;
    %load/vec4 v0x55914e9d3100_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_210.6, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55914e9d3040_0, 0;
    %jmp T_210.7;
T_210.6 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55914e9d3040_0, 0;
T_210.7 ;
T_210.5 ;
    %jmp T_210;
    .thread T_210;
    .scope S_0x55914eb52550;
T_211 ;
    %wait E_0x55914e4f1e50;
    %load/vec4 v0x55914ebf73e0_0;
    %assign/vec4 v0x55914ebf70c0_0, 0;
    %load/vec4 v0x55914ebf7200_0;
    %parti/s 9, 0, 2;
    %assign/vec4 v0x55914ebf6ee0_0, 0;
    %load/vec4 v0x55914ebf7200_0;
    %parti/s 1, 30, 6;
    %assign/vec4 v0x55914ebf7020_0, 0;
    %load/vec4 v0x55914ebf7200_0;
    %parti/s 1, 31, 6;
    %assign/vec4 v0x55914ebf6f80_0, 0;
    %jmp T_211;
    .thread T_211, $push;
    .scope S_0x55914ea518d0;
T_212 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55914ec16190_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55914ec15980_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55914ec16440_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55914ec15ac0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55914ec16c40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55914ec16ba0_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55914ec15370_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55914ec152d0_0, 0, 32;
    %end;
    .thread T_212;
    .scope S_0x55914ea518d0;
T_213 ;
    %delay 2000, 0;
    %load/vec4 v0x55914ec16190_0;
    %inv;
    %store/vec4 v0x55914ec16190_0, 0, 1;
    %jmp T_213;
    .thread T_213;
    .scope S_0x55914ea518d0;
T_214 ;
    %delay 3000, 0;
    %load/vec4 v0x55914ec15980_0;
    %inv;
    %store/vec4 v0x55914ec15980_0, 0, 1;
    %jmp T_214;
    .thread T_214;
    .scope S_0x55914ea518d0;
T_215 ;
    %vpi_call 2 162 "$display", "--- lpRamAdrsWidth %d bit", P_0x55914ebeabf0 {0 0 0};
    %vpi_call 2 163 "$display", "--- lpUfiBlockConnectNum %d bit", P_0x55914ebeadf0 {0 0 0};
    %end;
    .thread T_215;
    .scope S_0x55914ea518d0;
T_216 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55914ec13e70_0, 0, 32;
T_216.0 ;
    %load/vec4 v0x55914ec13e70_0;
    %cmpi/s 512, 0, 32;
    %jmp/0xz T_216.1, 5;
    %load/vec4 v0x55914ec13e70_0;
    %pad/s 16;
    %ix/getv/s 3, v0x55914ec13e70_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55914ec14220, 0, 4;
    %load/vec4 v0x55914ec13e70_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55914ec13e70_0, 0, 32;
    %jmp T_216.0;
T_216.1 ;
    %end;
    .thread T_216;
    .scope S_0x55914ea518d0;
T_217 ;
    %wait E_0x55914e4b65d0;
    %load/vec4 v0x55914ec14050_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_217.0, 8;
    %load/vec4 v0x55914ec16b00_0;
    %load/vec4 v0x55914ec15410_0;
    %pad/u 11;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55914ec14220, 0, 4;
    %jmp T_217.1;
T_217.0 ;
    %load/vec4 v0x55914ec15410_0;
    %pad/u 11;
    %ix/vec4 4;
    %load/vec4a v0x55914ec14220, 4;
    %load/vec4 v0x55914ec15410_0;
    %pad/u 11;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55914ec14220, 0, 4;
T_217.1 ;
    %jmp T_217;
    .thread T_217;
    .scope S_0x55914ea518d0;
T_218 ;
    %wait E_0x55914ea48b00;
    %load/vec4 v0x55914ec15410_0;
    %pad/u 11;
    %ix/vec4 4;
    %load/vec4a v0x55914ec14220, 4;
    %assign/vec4 v0x55914ec14180_0, 0;
    %load/vec4 v0x55914ec15550_0;
    %inv;
    %load/vec4 v0x55914ec154b0_0;
    %inv;
    %and;
    %assign/vec4 v0x55914ec14050_0, 0;
    %jmp T_218;
    .thread T_218, $push;
    .scope S_0x55914ea518d0;
T_219 ;
    %vpi_call 2 401 "$dumpfile", "UFIB_tb.vcd" {0 0 0};
    %vpi_call 2 402 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x55914ea518d0 {0 0 0};
    %vpi_call 2 403 "$display", " ----- SIM START !!" {0 0 0};
    %fork TD_UFIB_tb.reset_init, S_0x55914ec13420;
    %join;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55914ec137e0_0, 0, 32;
    %pushi/vec4 1073938432, 0, 32;
    %store/vec4 v0x55914ec13740_0, 0, 32;
    %fork TD_UFIB_tb.usi_csr_setting, S_0x55914ec135b0;
    %join;
    %pushi/vec4 255, 0, 32;
    %store/vec4 v0x55914ec137e0_0, 0, 32;
    %pushi/vec4 1073872904, 0, 32;
    %store/vec4 v0x55914ec13740_0, 0, 32;
    %fork TD_UFIB_tb.usi_csr_setting, S_0x55914ec135b0;
    %join;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x55914ec137e0_0, 0, 32;
    %pushi/vec4 1073872912, 0, 32;
    %store/vec4 v0x55914ec13740_0, 0, 32;
    %fork TD_UFIB_tb.usi_csr_setting, S_0x55914ec135b0;
    %join;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x55914ec137e0_0, 0, 32;
    %pushi/vec4 1073872908, 0, 32;
    %store/vec4 v0x55914ec13740_0, 0, 32;
    %fork TD_UFIB_tb.usi_csr_setting, S_0x55914ec135b0;
    %join;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55914ec13380_0, 0, 1;
    %fork TD_UFIB_tb.mcb_flash_run, S_0x55914ec13150;
    %join;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x55914ec13ab0_0, 0, 32;
    %pushi/vec4 327692, 0, 32;
    %store/vec4 v0x55914ec13a10_0, 0, 32;
    %fork TD_UFIB_tb.wait_flag, S_0x55914ec13880;
    %join;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55914ec13380_0, 0, 1;
    %fork TD_UFIB_tb.mcb_flash_run, S_0x55914ec13150;
    %join;
    %delay 4000000, 0;
    %vpi_call 2 416 "$display", " ----- SIM END !!" {0 0 0};
    %vpi_call 2 417 "$finish" {0 0 0};
    %end;
    .thread T_219;
# The file index is used to find the file name in the following table.
:file_names 20;
    "N/A";
    "<interactive>";
    "UFIB_tb.v";
    "../../MicroControllerBlock/MicroControllerBlock.v";
    "../../common/fifo/SyncFifoController.v";
    "../../common/fifo/TrionSDPBRAM.v";
    "/tools/efinity/2023.1/sim_models/verilog/efx_ram_5k.v";
    "../../MicroControllerBlock/MicroControllerCsr.v";
    "../../RAMBlock/RAMBlock.v";
    "../../RAMBlock/RAMIfPortUnit.v";
    "../../RAMBlock/RAMCsr.v";
    "../../RAMBlock/RamReadWriteArbiter.v";
    "../../SynthesizerBlock/SynthesizerBlock.v";
    "../../SynthesizerBlock/I2SSignalGen.v";
    "../../SynthesizerBlock/SynthesizerCsr.v";
    "../../common/Serial/UartRX.v";
    "../UfibReadDmaUnit.v";
    "../../common/fifo/ASyncFifoController.v";
    "../UfibBurstCnt.v";
    "../UFIB.v";
