I 000046 55 2661          1485427417087 logic
(_unit VHDL (memory 0 7 (logic 0 22 ))
	(_version vb4)
	(_time 1485427417088 2017.01.26 11:43:37)
	(_source (\./../src/memory.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(NUMERIC_STD)))
	(_code bbbaeaefececbbade9bea9e0e3bdefbdbebdefbded)
	(_entity
		(_time 1485427417085)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(NUMERIC_STD)))
	)
	(_object
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in )(_event))))
		(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{17~downto~0}~12 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 17)(i 0))))))
		(_port (_internal data_in ~STD_LOGIC_VECTOR{17~downto~0}~12 0 13 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{17~downto~0}~122 0 14 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 17)(i 0))))))
		(_port (_internal data_out ~STD_LOGIC_VECTOR{17~downto~0}~122 0 14 (_entity (_out ))))
		(_port (_internal ready ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_out ))))
		(_type (_internal machine 0 23 (_enum1 collect send (_to (i 0)(i 1)))))
		(_signal (_internal state machine 0 24 (_architecture (_uni ))))
		(_signal (_internal ready_sig ~extieee.std_logic_1164.STD_LOGIC 0 26 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{27~downto~0}~13 0 27 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 27)(i 0))))))
		(_signal (_internal data ~STD_LOGIC_VECTOR{27~downto~0}~13 0 27 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{17~downto~0}~13 0 28 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 17)(i 0))))))
		(_signal (_internal data_processed ~STD_LOGIC_VECTOR{17~downto~0}~13 0 28 (_architecture (_uni ))))
		(_variable (_internal count ~extSTD.STANDARD.INTEGER 0 31 (_process 0 )))
		(_process
			(line__30(_architecture 0 0 30 (_process (_simple)(_target(5)(6)(7)(8))(_sensitivity(0)(1))(_read(5)(7)(2)))))
			(line__67(_architecture 1 0 67 (_assignment (_simple)(_alias((data_out)(data_processed)))(_target(3))(_sensitivity(8)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
	)
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 )
		(33686018 33686018 33686018 33686018 514 )
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 )
	)
	(_model . logic 2 -1
	)
)
I 000050 55 1710          1485426536746 Prescaler
(_unit VHDL (prescaler 0 20 (prescaler 0 31 ))
	(_version vb4)
	(_time 1485426536747 2017.01.26 11:28:56)
	(_source (\./../src/clk_prescaler.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_code e2e5e4b0e2b5b3f5e3e2f1b8b2e4b1e4e7e5e0e5e2)
	(_entity
		(_time 1485426536700)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 22 (_entity (_in )(_event))))
		(_port (_internal CE ~extieee.std_logic_1164.STD_LOGIC 0 23 (_entity (_in ))))
		(_port (_internal CLR ~extieee.std_logic_1164.STD_LOGIC 0 24 (_entity (_in ))))
		(_port (_internal CEO ~extieee.std_logic_1164.STD_LOGIC 0 25 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{27~downto~0}~13 0 33 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 27)(i 0))))))
		(_signal (_internal DIVIDER ~STD_LOGIC_VECTOR{27~downto~0}~13 0 33 (_architecture (_uni ))))
		(_constant (_internal divide_factor ~extSTD.STANDARD.INTEGER 0 34 (_architecture ((i 1000000)))))
		(_process
			(line__38(_architecture 0 0 38 (_process (_target(4))(_sensitivity(0)(2)(4)(1))(_dssslsensitivity 2))))
			(line__53(_architecture 1 0 53 (_assignment (_simple)(_target(3))(_sensitivity(4)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
	)
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 )
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 )
	)
	(_model . Prescaler 2 -1
	)
)
I 000046 55 3245          1485426529368 logic
(_unit VHDL (spi_master 0 6 (logic 0 25 ))
	(_version vb4)
	(_time 1485426529369 2017.01.26 11:28:49)
	(_source (\./../src/spi_interface.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 1042421610474d054210544a401713171416151712)
	(_entity
		(_time 1484825410559)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_generic (_internal BUS_SIZE ~extSTD.STANDARD.INTEGER 0 8 \18\ (_entity ((i 18)))))
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in )(_event))))
		(_port (_internal CE ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in ))))
		(_port (_internal ENABLE ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
		(_port (_internal RESET ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
		(_port (_internal MISO ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_in ))))
		(_port (_internal MOSI ~extieee.std_logic_1164.STD_LOGIC 0 17 (_entity (_out ))))
		(_port (_internal SCK ~extieee.std_logic_1164.STD_LOGIC 0 18 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{BUS_SIZE-1~downto~0}~12 0 20 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 4 )(i 0))))))
		(_port (_internal DATA_OUT ~STD_LOGIC_VECTOR{BUS_SIZE-1~downto~0}~12 0 20 (_entity (_out ))))
		(_type (_internal machine 0 26 (_enum1 ready execute (_to (i 0)(i 1)))))
		(_signal (_internal state machine 0 27 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{BUS_SIZE-1~downto~0}~13 0 28 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 5 )(i 0))))))
		(_signal (_internal DATA ~STD_LOGIC_VECTOR{BUS_SIZE-1~downto~0}~13 0 28 (_architecture (_uni ))))
		(_signal (_internal MOSI_INT ~extieee.std_logic_1164.STD_LOGIC 0 29 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~13 0 30 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_signal (_internal DATA_COUNTER_VEC ~STD_LOGIC_VECTOR{5~downto~0}~13 0 30 (_architecture (_uni ))))
		(_signal (_internal SCK_INTERNAL ~extieee.std_logic_1164.STD_LOGIC 0 31 (_architecture (_uni ))))
		(_constant (_internal convert_time ~extSTD.STANDARD.INTEGER 0 32 (_architecture ((i 100)))))
		(_variable (_internal cpu_counter ~extSTD.STANDARD.INTEGER 0 35 (_process 0 ((i 0)))))
		(_variable (_internal data_counter ~extSTD.STANDARD.INTEGER 0 36 (_process 0 ((i 0)))))
		(_process
			(line__34(_architecture 0 0 34 (_process (_simple)(_target(8)(9)(10)(11)(12)(5))(_sensitivity(0)(3))(_read(8)(9(_range 6))(11)(12)(1)(4)))))
			(line__68(_architecture 1 0 68 (_assignment (_simple)(_target(7))(_sensitivity(9)))))
			(line__69(_architecture 2 0 69 (_assignment (_simple)(_alias((MOSI)(MOSI_INT)))(_simpleassign BUF)(_target(5))(_sensitivity(10)))))
			(line__70(_architecture 3 0 70 (_assignment (_simple)(_alias((SCK)(SCK_INTERNAL)))(_simpleassign BUF)(_target(6))(_sensitivity(12)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . logic 7 -1
	)
)
I 000044 55 4991          1485427687208 top
(_unit VHDL (top 0 28 (top 0 36 ))
	(_version vb4)
	(_time 1485427687209 2017.01.26 11:48:07)
	(_source (\./../compile/top.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
	(_code dfd1df8ddf898bc8ddd899848ed8dbd989d8dfd8db)
	(_entity
		(_time 1485427687206)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_component
		(spi_master
			(_object
				(_generic (_internal BUS_SIZE ~extSTD.STANDARD.INTEGER 0 59 (_entity -1 ((i 18)))))
				(_port (_internal CE ~extieee.std_logic_1164.STD_LOGIC 0 62 (_entity (_in ))))
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 63 (_entity (_in ))))
				(_port (_internal ENABLE ~extieee.std_logic_1164.STD_LOGIC 0 64 (_entity (_in ))))
				(_port (_internal MISO ~extieee.std_logic_1164.STD_LOGIC 0 65 (_entity (_in ))))
				(_port (_internal RESET ~extieee.std_logic_1164.STD_LOGIC 0 66 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{BUS_SIZE-1~downto~0}~13 0 67 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 1 )(i 0))))))
				(_port (_internal DATA_OUT ~STD_LOGIC_VECTOR{BUS_SIZE-1~downto~0}~13 0 67 (_entity (_out ))))
				(_port (_internal MOSI ~extieee.std_logic_1164.STD_LOGIC 0 68 (_entity (_out ))))
				(_port (_internal SCK ~extieee.std_logic_1164.STD_LOGIC 0 69 (_entity (_out ))))
			)
		)
		(Prescaler
			(_object
				(_port (_internal CE ~extieee.std_logic_1164.STD_LOGIC 0 51 (_entity (_in ))))
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 52 (_entity (_in ))))
				(_port (_internal CLR ~extieee.std_logic_1164.STD_LOGIC 0 53 (_entity (_in ))))
				(_port (_internal CEO ~extieee.std_logic_1164.STD_LOGIC 0 54 (_entity (_out ))))
			)
		)
		(memory
			(_object
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 42 (_entity (_in ))))
				(_port (_internal data_in ~STD_LOGIC_VECTOR{17~downto~0}~13 0 43 (_entity (_in ))))
				(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 44 (_entity (_in ))))
				(_port (_internal data_out ~STD_LOGIC_VECTOR{17~downto~0}~132 0 45 (_entity (_out ))))
				(_port (_internal ready ~extieee.std_logic_1164.STD_LOGIC 0 46 (_entity (_out ))))
			)
		)
	)
	(_instantiation U1 0 88 (_component spi_master )
		(_port
			((CE)(NET51))
			((CLK)(CLK))
			((ENABLE)(ENABLE))
			((MISO)(Dangling_Input_Signal))
			((RESET)(RESET))
			((DATA_OUT)(BUS144(d_17_0)))
		)
		(_use (_entity . spi_master)
			(_port
				((CLK)(CLK))
				((CE)(CE))
				((ENABLE)(ENABLE))
				((RESET)(RESET))
				((MISO)(MISO))
				((MOSI)(MOSI))
				((SCK)(SCK))
				((DATA_OUT)(DATA_OUT))
			)
		)
	)
	(_instantiation U2 0 98 (_component Prescaler )
		(_port
			((CE)(Dangling_Input_Signal))
			((CLK)(CLK))
			((CLR)(Dangling_Input_Signal))
			((CEO)(NET51))
		)
		(_use (_entity . Prescaler)
			(_port
				((CLK)(CLK))
				((CE)(CE))
				((CLR)(CLR))
				((CEO)(CEO))
			)
		)
	)
	(_instantiation U3 0 106 (_component memory )
		(_port
			((clk)(Dangling_Input_Signal))
			((data_in)(BUS144))
			((reset)(Dangling_Input_Signal))
		)
		(_use (_entity . memory)
			(_port
				((clk)(clk))
				((reset)(reset))
				((data_in)(data_in))
				((data_out)(data_out))
				((ready)(ready))
			)
		)
	)
	(_object
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal ENABLE ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_port (_internal RESET ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{17~downto~0}~13 0 43 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 17)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{17~downto~0}~132 0 45 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 17)(i 0))))))
		(_constant (_internal DANGLING_INPUT_CONSTANT ~extieee.std_logic_1164.STD_LOGIC 0 74 (_architecture ((i 4)))))
		(_signal (_internal NET51 ~extieee.std_logic_1164.STD_LOGIC 0 78 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{17~downto~0}~134 0 79 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 17)(i 0))))))
		(_signal (_internal BUS144 ~STD_LOGIC_VECTOR{17~downto~0}~134 0 79 (_architecture (_uni ))))
		(_signal (_internal Dangling_Input_Signal ~extieee.std_logic_1164.STD_LOGIC 0 82 (_architecture (_uni ))))
		(_process
			(line__116(_architecture 0 0 116 (_assignment (_simple)(_target(5)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . top 2 -1
	)
)
I 000050 55 1710          1485428084235 Prescaler
(_unit VHDL (prescaler 0 20 (prescaler 0 31 ))
	(_version vb4)
	(_time 1485428084236 2017.01.26 11:54:44)
	(_source (\./../src/clk_prescaler.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_code bee8bdebe9e9efa9bfbeade4eeb8edb8bbb9bcb9be)
	(_entity
		(_time 1485426536699)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 22 (_entity (_in )(_event))))
		(_port (_internal CE ~extieee.std_logic_1164.STD_LOGIC 0 23 (_entity (_in ))))
		(_port (_internal CLR ~extieee.std_logic_1164.STD_LOGIC 0 24 (_entity (_in ))))
		(_port (_internal CEO ~extieee.std_logic_1164.STD_LOGIC 0 25 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{27~downto~0}~13 0 33 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 27)(i 0))))))
		(_signal (_internal DIVIDER ~STD_LOGIC_VECTOR{27~downto~0}~13 0 33 (_architecture (_uni ))))
		(_constant (_internal divide_factor ~extSTD.STANDARD.INTEGER 0 34 (_architecture ((i 1000000)))))
		(_process
			(line__38(_architecture 0 0 38 (_process (_target(4))(_sensitivity(0)(2)(4)(1))(_dssslsensitivity 2))))
			(line__53(_architecture 1 0 53 (_assignment (_simple)(_target(3))(_sensitivity(4)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
	)
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 )
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 )
	)
	(_model . Prescaler 2 -1
	)
)
I 000050 55 1602          1485428214170 Prescaler
(_unit VHDL (prescaler 0 20 (prescaler 0 31 ))
	(_version vb4)
	(_time 1485428214171 2017.01.26 11:56:54)
	(_source (\./../src/clk_prescaler.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 4b451d481b1c1a5c4a4b58111b4d184d4e4c494c4b)
	(_entity
		(_time 1485426536699)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 22 (_entity (_in )(_event))))
		(_port (_internal CE ~extieee.std_logic_1164.STD_LOGIC 0 23 (_entity (_in ))))
		(_port (_internal CLR ~extieee.std_logic_1164.STD_LOGIC 0 24 (_entity (_in ))))
		(_port (_internal CEO ~extieee.std_logic_1164.STD_LOGIC 0 25 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~13 0 33 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_signal (_internal DIVIDER ~STD_LOGIC_VECTOR{5~downto~0}~13 0 33 (_architecture (_uni ))))
		(_constant (_internal divide_factor ~extSTD.STANDARD.INTEGER 0 34 (_architecture ((i 50)))))
		(_process
			(line__38(_architecture 0 0 38 (_process (_target(4))(_sensitivity(0)(2)(4)(1))(_dssslsensitivity 2))))
			(line__53(_architecture 1 0 53 (_assignment (_simple)(_target(3))(_sensitivity(4)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
	)
	(_static
		(33686018 514 )
		(33686018 514 )
	)
	(_model . Prescaler 2 -1
	)
)
I 000046 55 3594          1485428930205 logic
(_unit VHDL (spi_master 0 6 (logic 0 26 ))
	(_version vb4)
	(_time 1485428930206 2017.01.26 12:08:50)
	(_source (\./../src/spi_interface.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 5758075550000a420500130d075054505351525055)
	(_entity
		(_time 1485428892680)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_generic (_internal BUS_SIZE ~extSTD.STANDARD.INTEGER 0 8 \18\ (_entity ((i 18)))))
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in )(_event))))
		(_port (_internal CE ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in ))))
		(_port (_internal ENABLE ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
		(_port (_internal RESET ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
		(_port (_internal MISO ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_in ))))
		(_port (_internal MOSI ~extieee.std_logic_1164.STD_LOGIC 0 17 (_entity (_out ))))
		(_port (_internal SCK ~extieee.std_logic_1164.STD_LOGIC 0 18 (_entity (_out ))))
		(_port (_internal DATA_READY ~extieee.std_logic_1164.STD_LOGIC 0 19 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{BUS_SIZE-1~downto~0}~12 0 21 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 5 )(i 0))))))
		(_port (_internal DATA_OUT ~STD_LOGIC_VECTOR{BUS_SIZE-1~downto~0}~12 0 21 (_entity (_out ))))
		(_type (_internal machine 0 27 (_enum1 ready execute (_to (i 0)(i 1)))))
		(_signal (_internal state machine 0 28 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{BUS_SIZE-1~downto~0}~13 0 29 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 6 )(i 0))))))
		(_signal (_internal DATA ~STD_LOGIC_VECTOR{BUS_SIZE-1~downto~0}~13 0 29 (_architecture (_uni ))))
		(_signal (_internal MOSI_INT ~extieee.std_logic_1164.STD_LOGIC 0 30 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~13 0 31 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_signal (_internal DATA_COUNTER_VEC ~STD_LOGIC_VECTOR{5~downto~0}~13 0 31 (_architecture (_uni ))))
		(_signal (_internal SCK_INTERNAL ~extieee.std_logic_1164.STD_LOGIC 0 32 (_architecture (_uni ))))
		(_signal (_internal READY_INTERNAL ~extieee.std_logic_1164.STD_LOGIC 0 33 (_architecture (_uni ))))
		(_constant (_internal convert_time ~extSTD.STANDARD.INTEGER 0 34 (_architecture ((i 100)))))
		(_variable (_internal cpu_counter ~extSTD.STANDARD.INTEGER 0 37 (_process 0 ((i 0)))))
		(_variable (_internal data_counter ~extSTD.STANDARD.INTEGER 0 38 (_process 0 ((i 0)))))
		(_process
			(line__36(_architecture 0 0 36 (_process (_simple)(_target(9)(10)(11)(12)(13)(14)(5))(_sensitivity(0)(3))(_read(9)(10(_range 7))(12)(13)(1)(4)))))
			(line__71(_architecture 1 0 71 (_assignment (_simple)(_alias((DATA_READY)(READY_INTERNAL)))(_simpleassign BUF)(_target(7))(_sensitivity(14)))))
			(line__72(_architecture 2 0 72 (_assignment (_simple)(_target(8))(_sensitivity(10)))))
			(line__73(_architecture 3 0 73 (_assignment (_simple)(_alias((MOSI)(MOSI_INT)))(_simpleassign BUF)(_target(5))(_sensitivity(11)))))
			(line__74(_architecture 4 0 74 (_assignment (_simple)(_alias((SCK)(SCK_INTERNAL)))(_simpleassign BUF)(_target(6))(_sensitivity(13)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . logic 8 -1
	)
)
I 000046 55 2889          1485428954628 logic
(_unit VHDL (memory 0 7 (logic 0 23 ))
	(_version vb4)
	(_time 1485428954629 2017.01.26 12:09:14)
	(_source (\./../src/memory.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(NUMERIC_STD)))
	(_code b6e5b0e2b5e1b6a0e4b4a4edeeb0e2b0b3b0e2b0e0)
	(_entity
		(_time 1485428954626)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(NUMERIC_STD)))
	)
	(_object
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in )(_event))))
		(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in ))))
		(_port (_internal new_data ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{17~downto~0}~12 0 14 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 17)(i 0))))))
		(_port (_internal data_in ~STD_LOGIC_VECTOR{17~downto~0}~12 0 14 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{17~downto~0}~122 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 17)(i 0))))))
		(_port (_internal data_out ~STD_LOGIC_VECTOR{17~downto~0}~122 0 15 (_entity (_out ))))
		(_port (_internal ready ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_out ))))
		(_type (_internal machine 0 24 (_enum1 collect send (_to (i 0)(i 1)))))
		(_signal (_internal state machine 0 25 (_architecture (_uni ))))
		(_signal (_internal ready_sig ~extieee.std_logic_1164.STD_LOGIC 0 27 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{27~downto~0}~13 0 28 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 27)(i 0))))))
		(_signal (_internal data ~STD_LOGIC_VECTOR{27~downto~0}~13 0 28 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{17~downto~0}~13 0 29 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 17)(i 0))))))
		(_signal (_internal data_processed ~STD_LOGIC_VECTOR{17~downto~0}~13 0 29 (_architecture (_uni ))))
		(_variable (_internal count ~extSTD.STANDARD.INTEGER 0 32 (_process 0 )))
		(_process
			(line__31(_architecture 0 0 31 (_process (_simple)(_target(6)(7)(8)(9))(_sensitivity(0)(1))(_read(6)(8)(2)(3)))))
			(line__69(_architecture 1 0 69 (_assignment (_simple)(_alias((data_out)(data_processed)))(_target(4))(_sensitivity(9)))))
			(line__70(_architecture 2 0 70 (_assignment (_simple)(_alias((ready)(ready_sig)))(_simpleassign BUF)(_target(5))(_sensitivity(7)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
	)
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 )
		(33686018 33686018 33686018 33686018 514 )
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 )
	)
	(_model . logic 3 -1
	)
)
I 000051 55 2350          1485430618461 Behavioral
(_unit VHDL (bin2bcd_12bit 0 6 (behavioral 0 15 ))
	(_version vb4)
	(_time 1485430618462 2017.01.26 12:36:58)
	(_source (\./../src/bin2bcd.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code 1a184e1d424d1b091c480840481c1e1f4c191b1918)
	(_entity
		(_time 1485430618459)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{11~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 11)(i 0))))))
		(_port (_internal binIN ~STD_LOGIC_VECTOR{11~downto~0}~12 0 7 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal ones ~STD_LOGIC_VECTOR{3~downto~0}~12 0 8 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~122 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal tens ~STD_LOGIC_VECTOR{3~downto~0}~122 0 9 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~124 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal hundreds ~STD_LOGIC_VECTOR{3~downto~0}~124 0 10 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~126 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal thousands ~STD_LOGIC_VECTOR{3~downto~0}~126 0 11 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{11~downto~0}~13 0 22 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 11)(i 0))))))
		(_variable (_internal temp ~STD_LOGIC_VECTOR{11~downto~0}~13 0 22 (_process 0 )))
		(_type (_internal ~UNSIGNED{15~downto~0}~13 0 30 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_variable (_internal bcd ~UNSIGNED{15~downto~0}~13 0 30 (_process 0 ((_others(i 2))))))
		(_process
			(bcd1(_architecture 0 0 19 (_process (_simple)(_target(1)(2)(3)(4))(_sensitivity(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(33686018 33686018 33686018 33686018 )
	)
	(_model . Behavioral 1 -1
	)
)
I 000046 55 2573          1485430808759 logic
(_unit VHDL (decoder 0 6 (logic 0 21 ))
	(_version vb4)
	(_time 1485430808760 2017.01.26 12:40:08)
	(_source (\./../src/decoder.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 6c696e6c3a3b3b7a386f7836386b6e6a686a696a6f)
	(_entity
		(_time 1485430716425)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_generic (_internal BUS_SIZE ~extSTD.STANDARD.INTEGER 0 8 \18\ (_entity ((i 18)))))
		(_port (_internal READY ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in )(_event))))
		(_port (_internal RESET ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{BUS_SIZE-1~downto~0}~12 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 3 )(i 0))))))
		(_port (_internal DATA_IN ~STD_LOGIC_VECTOR{BUS_SIZE-1~downto~0}~12 0 13 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{11~downto~0}~12 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 11)(i 0))))))
		(_port (_internal TOTAL_PART ~STD_LOGIC_VECTOR{11~downto~0}~12 0 15 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~12 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_port (_internal FRACTION_PART ~STD_LOGIC_VECTOR{1~downto~0}~12 0 16 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{11~downto~0}~13 0 22 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 11)(i 0))))))
		(_signal (_internal TOTAL_PART_INT ~STD_LOGIC_VECTOR{11~downto~0}~13 0 22 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 23 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal FRACTION_PART_INT ~STD_LOGIC_VECTOR{1~downto~0}~13 0 23 (_architecture (_uni ))))
		(_process
			(line__25(_architecture 0 0 25 (_process (_target(5)(6)(3)(4))(_sensitivity(0)(1)(2(d_17_7))(2(d_6_5)))(_dssslsensitivity 2))))
			(line__36(_architecture 1 0 36 (_assignment (_simple)(_alias((TOTAL_PART)(TOTAL_PART_INT)))(_target(3))(_sensitivity(5)))))
			(line__37(_architecture 2 0 37 (_assignment (_simple)(_alias((FRACTION_PART)(FRACTION_PART_INT)))(_target(4))(_sensitivity(6)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_static
		(33686018 33686018 33686018 )
		(514 )
	)
	(_model . logic 4 -1
	)
)
I 000046 55 2699          1485431252703 logic
(_unit VHDL (decoder 0 6 (logic 0 22 ))
	(_version vb4)
	(_time 1485431252704 2017.01.26 12:47:32)
	(_source (\./../src/decoder.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 98c8cf9795cfcf8ecccf8cc2cc9f9a9e9c9e9d9e9b)
	(_entity
		(_time 1485431252701)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_generic (_internal BUS_SIZE ~extSTD.STANDARD.INTEGER 0 8 \18\ (_entity ((i 18)))))
		(_port (_internal READY ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in )(_event))))
		(_port (_internal RESET ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{BUS_SIZE-1~downto~0}~12 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 4 )(i 0))))))
		(_port (_internal DATA_IN ~STD_LOGIC_VECTOR{BUS_SIZE-1~downto~0}~12 0 13 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{11~downto~0}~12 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 11)(i 0))))))
		(_port (_internal TOTAL_PART ~STD_LOGIC_VECTOR{11~downto~0}~12 0 15 (_entity (_out ))))
		(_port (_internal FRACTION_PART0 ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_out ))))
		(_port (_internal FRACTION_PART1 ~extieee.std_logic_1164.STD_LOGIC 0 17 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{11~downto~0}~13 0 23 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 11)(i 0))))))
		(_signal (_internal TOTAL_PART_INT ~STD_LOGIC_VECTOR{11~downto~0}~13 0 23 (_architecture (_uni ))))
		(_signal (_internal FRACTION_PART_INT0 ~extieee.std_logic_1164.STD_LOGIC 0 24 (_architecture (_uni ))))
		(_signal (_internal FRACTION_PART_INT1 ~extieee.std_logic_1164.STD_LOGIC 0 25 (_architecture (_uni ))))
		(_process
			(line__27(_architecture 0 0 27 (_process (_target(6)(7)(8)(3)(4)(5))(_sensitivity(0)(1)(2(d_17_7))(2(5))(2(6)))(_dssslsensitivity 2))))
			(line__40(_architecture 1 0 40 (_assignment (_simple)(_alias((TOTAL_PART)(TOTAL_PART_INT)))(_target(3))(_sensitivity(6)))))
			(line__41(_architecture 2 0 41 (_assignment (_simple)(_alias((FRACTION_PART1)(FRACTION_PART_INT1)))(_simpleassign BUF)(_target(5))(_sensitivity(8)))))
			(line__42(_architecture 3 0 42 (_assignment (_simple)(_alias((FRACTION_PART0)(FRACTION_PART_INT0)))(_simpleassign BUF)(_target(4))(_sensitivity(7)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_static
		(33686018 33686018 33686018 )
	)
	(_model . logic 5 -1
	)
)
I 000051 55 1510          1485431508583 Behavioral
(_unit VHDL (bcd2led 0 7 (behavioral 0 15 ))
	(_version vb4)
	(_time 1485431508584 2017.01.26 12:51:48)
	(_source (\./../src/hex2led.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 184b1e1f134f480b181b5b424c1e1c1e1a1e1b1e1c)
	(_entity
		(_time 1485431500310)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in )(_event))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal bcd ~STD_LOGIC_VECTOR{3~downto~0}~12 0 10 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_port (_internal segment7 ~STD_LOGIC_VECTOR{6~downto~0}~12 0 11 (_entity (_out ))))
		(_process
			(line__18(_architecture 0 0 18 (_process (_target(2))(_sensitivity(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_static
		(33686018 197122 )
		(50463235 197379 )
		(33751554 131842 )
		(33686018 131843 )
		(50463235 131587 )
		(33686274 131587 )
		(33686274 131586 )
		(50463234 197379 )
		(33686018 131586 )
		(33686018 131587 )
		(50529027 197379 )
	)
	(_model . Behavioral 1 -1
	)
)
I 000044 55 15092         1485431925574 top
(_unit VHDL (top 0 28 (top 0 46 ))
	(_version vb4)
	(_time 1485431925575 2017.01.26 12:58:45)
	(_source (\./../compile/top.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
	(_code f7f4f3a7a6a1a3e0a6a7b1aca6f0f3f1a1f0f7f0f3)
	(_entity
		(_time 1485431925572)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_component
		(spi_master
			(_object
				(_generic (_internal BUS_SIZE ~extSTD.STANDARD.INTEGER 0 99 (_entity -1 ((i 18)))))
				(_port (_internal CE ~extieee.std_logic_1164.STD_LOGIC 0 102 (_entity (_in ))))
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 103 (_entity (_in ))))
				(_port (_internal ENABLE ~extieee.std_logic_1164.STD_LOGIC 0 104 (_entity (_in ))))
				(_port (_internal MISO ~extieee.std_logic_1164.STD_LOGIC 0 105 (_entity (_in ))))
				(_port (_internal RESET ~extieee.std_logic_1164.STD_LOGIC 0 106 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{BUS_SIZE-1~downto~0}~1314 0 107 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 0 )(i 0))))))
				(_port (_internal DATA_OUT ~STD_LOGIC_VECTOR{BUS_SIZE-1~downto~0}~1314 0 107 (_entity (_out ))))
				(_port (_internal DATA_READY ~extieee.std_logic_1164.STD_LOGIC 0 108 (_entity (_out ))))
				(_port (_internal MOSI ~extieee.std_logic_1164.STD_LOGIC 0 109 (_entity (_out ))))
				(_port (_internal SCK ~extieee.std_logic_1164.STD_LOGIC 0 110 (_entity (_out ))))
			)
		)
		(Prescaler
			(_object
				(_port (_internal CE ~extieee.std_logic_1164.STD_LOGIC 0 91 (_entity (_in ))))
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 92 (_entity (_in ))))
				(_port (_internal CLR ~extieee.std_logic_1164.STD_LOGIC 0 93 (_entity (_in ))))
				(_port (_internal CEO ~extieee.std_logic_1164.STD_LOGIC 0 94 (_entity (_out ))))
			)
		)
		(memory
			(_object
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 81 (_entity (_in ))))
				(_port (_internal data_in ~STD_LOGIC_VECTOR{17~downto~0}~13 0 82 (_entity (_in ))))
				(_port (_internal new_data ~extieee.std_logic_1164.STD_LOGIC 0 83 (_entity (_in ))))
				(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 84 (_entity (_in ))))
				(_port (_internal data_out ~STD_LOGIC_VECTOR{17~downto~0}~1312 0 85 (_entity (_out ))))
				(_port (_internal ready ~extieee.std_logic_1164.STD_LOGIC 0 86 (_entity (_out ))))
			)
		)
		(decoder
			(_object
				(_generic (_internal BUS_SIZE ~extSTD.STANDARD.INTEGER 0 68 (_entity -1 ((i 18)))))
				(_type (_internal ~STD_LOGIC_VECTOR{BUS_SIZE-1~downto~0}~13 0 71 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 1 )(i 0))))))
				(_port (_internal DATA_IN ~STD_LOGIC_VECTOR{BUS_SIZE-1~downto~0}~13 0 71 (_entity (_in ))))
				(_port (_internal READY ~extieee.std_logic_1164.STD_LOGIC 0 72 (_entity (_in ))))
				(_port (_internal RESET ~extieee.std_logic_1164.STD_LOGIC 0 73 (_entity (_in ))))
				(_port (_internal FRACTION_PART0 ~extieee.std_logic_1164.STD_LOGIC 0 74 (_entity (_out ))))
				(_port (_internal FRACTION_PART1 ~extieee.std_logic_1164.STD_LOGIC 0 75 (_entity (_out ))))
				(_port (_internal TOTAL_PART ~STD_LOGIC_VECTOR{11~downto~0}~1310 0 76 (_entity (_out ))))
			)
		)
		(bin2bcd_12bit
			(_object
				(_port (_internal binIN ~STD_LOGIC_VECTOR{11~downto~0}~13 0 59 (_entity (_in ))))
				(_port (_internal hundreds ~STD_LOGIC_VECTOR{3~downto~0}~132 0 60 (_entity (_out ))))
				(_port (_internal ones ~STD_LOGIC_VECTOR{3~downto~0}~134 0 61 (_entity (_out ))))
				(_port (_internal tens ~STD_LOGIC_VECTOR{3~downto~0}~136 0 62 (_entity (_out ))))
				(_port (_internal thousands ~STD_LOGIC_VECTOR{3~downto~0}~138 0 63 (_entity (_out ))))
			)
		)
		(bcd2led
			(_object
				(_port (_internal bcd ~STD_LOGIC_VECTOR{3~downto~0}~13 0 52 (_entity (_in ))))
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 53 (_entity (_in ))))
				(_port (_internal segment7 ~STD_LOGIC_VECTOR{6~downto~0}~13 0 54 (_entity (_out ))))
			)
		)
	)
	(_instantiation U1 0 157 (_component spi_master )
		(_port
			((CE)(NET51))
			((CLK)(CLK))
			((ENABLE)(ENABLE))
			((MISO)(MISO))
			((RESET)(RESET))
			((DATA_OUT)(BUS144(d_17_0)))
			((DATA_READY)(NET416))
			((MOSI)(MOSI))
			((SCK)(SCK))
		)
		(_use (_entity . spi_master)
			(_port
				((CLK)(CLK))
				((CE)(CE))
				((ENABLE)(ENABLE))
				((RESET)(RESET))
				((MISO)(MISO))
				((MOSI)(MOSI))
				((SCK)(SCK))
				((DATA_READY)(DATA_READY))
				((DATA_OUT)(DATA_OUT))
			)
		)
	)
	(_instantiation U2 0 170 (_component Prescaler )
		(_port
			((CE)(CE))
			((CLK)(CLK))
			((CLR)(RESET))
			((CEO)(NET51))
		)
		(_use (_entity . Prescaler)
			(_port
				((CLK)(CLK))
				((CE)(CE))
				((CLR)(CLR))
				((CEO)(CEO))
			)
		)
	)
	(_instantiation U3 0 178 (_component memory )
		(_port
			((clk)(CLK))
			((data_in)(BUS144))
			((new_data)(NET416))
			((reset)(RESET))
			((data_out)(BUS443))
			((ready)(NET434))
		)
		(_use (_entity . memory)
			(_port
				((clk)(clk))
				((reset)(reset))
				((new_data)(new_data))
				((data_in)(data_in))
				((data_out)(data_out))
				((ready)(ready))
			)
		)
	)
	(_instantiation U4 0 188 (_component decoder )
		(_port
			((DATA_IN)(BUS443(d_17_0)))
			((READY)(NET434))
			((RESET)(RESET))
			((FRACTION_PART0)(LED_BIT0))
			((FRACTION_PART1)(LED_BIT1))
			((TOTAL_PART)(BUS566))
		)
		(_use (_entity . decoder)
			(_port
				((READY)(READY))
				((RESET)(RESET))
				((DATA_IN)(DATA_IN))
				((TOTAL_PART)(TOTAL_PART))
				((FRACTION_PART0)(FRACTION_PART0))
				((FRACTION_PART1)(FRACTION_PART1))
			)
		)
	)
	(_instantiation U5 0 198 (_component bin2bcd_12bit )
		(_port
			((binIN)(BUS566))
			((hundreds)(BUS901))
			((ones)(BUS883))
			((tens)(BUS892))
			((thousands)(BUS906))
		)
		(_use (_entity . bin2bcd_12bit)
			(_port
				((binIN)(binIN))
				((ones)(ones))
				((tens)(tens))
				((hundreds)(hundreds))
				((thousands)(thousands))
			)
		)
	)
	(_instantiation U6 0 207 (_component bcd2led )
		(_port
			((bcd)(BUS883))
			((clk)(CLK))
			((segment7(6))(ONES))
			((segment7(5))(DANGLING_U6_segment7_5))
			((segment7(4))(DANGLING_U6_segment7_4))
			((segment7(3))(DANGLING_U6_segment7_3))
			((segment7(2))(DANGLING_U6_segment7_2))
			((segment7(1))(DANGLING_U6_segment7_1))
			((segment7(0))(DANGLING_U6_segment7_0))
		)
		(_use (_entity . bcd2led)
			(_port
				((clk)(clk))
				((bcd)(bcd))
				((segment7)(segment7))
			)
		)
	)
	(_instantiation U7 0 220 (_component bcd2led )
		(_port
			((bcd)(BUS892))
			((clk)(CLK))
			((segment7(6))(TENS))
			((segment7(5))(DANGLING_U7_segment7_5))
			((segment7(4))(DANGLING_U7_segment7_4))
			((segment7(3))(DANGLING_U7_segment7_3))
			((segment7(2))(DANGLING_U7_segment7_2))
			((segment7(1))(DANGLING_U7_segment7_1))
			((segment7(0))(DANGLING_U7_segment7_0))
		)
		(_use (_entity . bcd2led)
			(_port
				((clk)(clk))
				((bcd)(bcd))
				((segment7)(segment7))
			)
		)
	)
	(_instantiation U8 0 233 (_component bcd2led )
		(_port
			((bcd)(BUS901))
			((clk)(CLK))
			((segment7(6))(HUNDREDS))
			((segment7(5))(DANGLING_U8_segment7_5))
			((segment7(4))(DANGLING_U8_segment7_4))
			((segment7(3))(DANGLING_U8_segment7_3))
			((segment7(2))(DANGLING_U8_segment7_2))
			((segment7(1))(DANGLING_U8_segment7_1))
			((segment7(0))(DANGLING_U8_segment7_0))
		)
		(_use (_entity . bcd2led)
			(_port
				((clk)(clk))
				((bcd)(bcd))
				((segment7)(segment7))
			)
		)
	)
	(_instantiation U9 0 246 (_component bcd2led )
		(_port
			((bcd)(BUS906))
			((clk)(CLK))
			((segment7(6))(THOUSANDS))
			((segment7(5))(DANGLING_U9_segment7_5))
			((segment7(4))(DANGLING_U9_segment7_4))
			((segment7(3))(DANGLING_U9_segment7_3))
			((segment7(2))(DANGLING_U9_segment7_2))
			((segment7(1))(DANGLING_U9_segment7_1))
			((segment7(0))(DANGLING_U9_segment7_0))
		)
		(_use (_entity . bcd2led)
			(_port
				((clk)(clk))
				((bcd)(bcd))
				((segment7)(segment7))
			)
		)
	)
	(_object
		(_port (_internal CE ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_port (_internal ENABLE ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
		(_port (_internal MISO ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
		(_port (_internal RESET ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
		(_port (_internal HUNDREDS ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_out ))))
		(_port (_internal LED_BIT0 ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_out ))))
		(_port (_internal LED_BIT1 ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_out ))))
		(_port (_internal MOSI ~extieee.std_logic_1164.STD_LOGIC 0 38 (_entity (_out ))))
		(_port (_internal ONES ~extieee.std_logic_1164.STD_LOGIC 0 39 (_entity (_out ))))
		(_port (_internal SCK ~extieee.std_logic_1164.STD_LOGIC 0 40 (_entity (_out ))))
		(_port (_internal TENS ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_out ))))
		(_port (_internal THOUSANDS ~extieee.std_logic_1164.STD_LOGIC 0 42 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 52 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~13 0 54 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{11~downto~0}~13 0 59 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 11)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~132 0 60 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~134 0 61 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~136 0 62 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~138 0 63 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{11~downto~0}~1310 0 76 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 11)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{17~downto~0}~13 0 82 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 17)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{17~downto~0}~1312 0 85 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 17)(i 0))))))
		(_signal (_internal NET416 ~extieee.std_logic_1164.STD_LOGIC 0 116 (_architecture (_uni ))))
		(_signal (_internal NET434 ~extieee.std_logic_1164.STD_LOGIC 0 117 (_architecture (_uni ))))
		(_signal (_internal NET51 ~extieee.std_logic_1164.STD_LOGIC 0 118 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{17~downto~0}~1316 0 119 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 17)(i 0))))))
		(_signal (_internal BUS144 ~STD_LOGIC_VECTOR{17~downto~0}~1316 0 119 (_architecture (_uni ))))
		(_signal (_internal BUS443 ~STD_LOGIC_VECTOR{17~downto~0}~1316 0 120 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{11~downto~0}~1318 0 121 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 11)(i 0))))))
		(_signal (_internal BUS566 ~STD_LOGIC_VECTOR{11~downto~0}~1318 0 121 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~1320 0 122 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal BUS883 ~STD_LOGIC_VECTOR{3~downto~0}~1320 0 122 (_architecture (_uni ))))
		(_signal (_internal BUS892 ~STD_LOGIC_VECTOR{3~downto~0}~1320 0 123 (_architecture (_uni ))))
		(_signal (_internal BUS901 ~STD_LOGIC_VECTOR{3~downto~0}~1320 0 124 (_architecture (_uni ))))
		(_signal (_internal BUS906 ~STD_LOGIC_VECTOR{3~downto~0}~1320 0 125 (_architecture (_uni ))))
		(_signal (_internal DANGLING_U6_segment7_5 ~extieee.std_logic_1164.STD_LOGIC 0 128 (_architecture (_uni ))))
		(_signal (_internal DANGLING_U6_segment7_4 ~extieee.std_logic_1164.STD_LOGIC 0 129 (_architecture (_uni ))))
		(_signal (_internal DANGLING_U6_segment7_3 ~extieee.std_logic_1164.STD_LOGIC 0 130 (_architecture (_uni ))))
		(_signal (_internal DANGLING_U6_segment7_2 ~extieee.std_logic_1164.STD_LOGIC 0 131 (_architecture (_uni ))))
		(_signal (_internal DANGLING_U6_segment7_1 ~extieee.std_logic_1164.STD_LOGIC 0 132 (_architecture (_uni ))))
		(_signal (_internal DANGLING_U6_segment7_0 ~extieee.std_logic_1164.STD_LOGIC 0 133 (_architecture (_uni ))))
		(_signal (_internal DANGLING_U7_segment7_5 ~extieee.std_logic_1164.STD_LOGIC 0 134 (_architecture (_uni ))))
		(_signal (_internal DANGLING_U7_segment7_4 ~extieee.std_logic_1164.STD_LOGIC 0 135 (_architecture (_uni ))))
		(_signal (_internal DANGLING_U7_segment7_3 ~extieee.std_logic_1164.STD_LOGIC 0 136 (_architecture (_uni ))))
		(_signal (_internal DANGLING_U7_segment7_2 ~extieee.std_logic_1164.STD_LOGIC 0 137 (_architecture (_uni ))))
		(_signal (_internal DANGLING_U7_segment7_1 ~extieee.std_logic_1164.STD_LOGIC 0 138 (_architecture (_uni ))))
		(_signal (_internal DANGLING_U7_segment7_0 ~extieee.std_logic_1164.STD_LOGIC 0 139 (_architecture (_uni ))))
		(_signal (_internal DANGLING_U8_segment7_5 ~extieee.std_logic_1164.STD_LOGIC 0 140 (_architecture (_uni ))))
		(_signal (_internal DANGLING_U8_segment7_4 ~extieee.std_logic_1164.STD_LOGIC 0 141 (_architecture (_uni ))))
		(_signal (_internal DANGLING_U8_segment7_3 ~extieee.std_logic_1164.STD_LOGIC 0 142 (_architecture (_uni ))))
		(_signal (_internal DANGLING_U8_segment7_2 ~extieee.std_logic_1164.STD_LOGIC 0 143 (_architecture (_uni ))))
		(_signal (_internal DANGLING_U8_segment7_1 ~extieee.std_logic_1164.STD_LOGIC 0 144 (_architecture (_uni ))))
		(_signal (_internal DANGLING_U8_segment7_0 ~extieee.std_logic_1164.STD_LOGIC 0 145 (_architecture (_uni ))))
		(_signal (_internal DANGLING_U9_segment7_5 ~extieee.std_logic_1164.STD_LOGIC 0 146 (_architecture (_uni ))))
		(_signal (_internal DANGLING_U9_segment7_4 ~extieee.std_logic_1164.STD_LOGIC 0 147 (_architecture (_uni ))))
		(_signal (_internal DANGLING_U9_segment7_3 ~extieee.std_logic_1164.STD_LOGIC 0 148 (_architecture (_uni ))))
		(_signal (_internal DANGLING_U9_segment7_2 ~extieee.std_logic_1164.STD_LOGIC 0 149 (_architecture (_uni ))))
		(_signal (_internal DANGLING_U9_segment7_1 ~extieee.std_logic_1164.STD_LOGIC 0 150 (_architecture (_uni ))))
		(_signal (_internal DANGLING_U9_segment7_0 ~extieee.std_logic_1164.STD_LOGIC 0 151 (_architecture (_uni ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . top 2 -1
	)
)
I 000046 55 3657          1487322877801 logic
(_unit VHDL (spi_master 0 6 (logic 0 26 ))
	(_version vb4)
	(_time 1487322877802 2017.02.17 10:14:37)
	(_source (\./../src/spi_interface.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 1f101a194948420a4c4c5b454f181c181b191a181d)
	(_entity
		(_time 1485428892680)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_generic (_internal BUS_SIZE ~extSTD.STANDARD.INTEGER 0 8 \18\ (_entity ((i 18)))))
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in )(_event))))
		(_port (_internal CE ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in ))))
		(_port (_internal ENABLE ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
		(_port (_internal RESET ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
		(_port (_internal MISO ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_in ))))
		(_port (_internal MOSI ~extieee.std_logic_1164.STD_LOGIC 0 17 (_entity (_out ))))
		(_port (_internal SCK ~extieee.std_logic_1164.STD_LOGIC 0 18 (_entity (_out ))))
		(_port (_internal DATA_READY ~extieee.std_logic_1164.STD_LOGIC 0 19 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{BUS_SIZE-1~downto~0}~12 0 21 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 5 )(i 0))))))
		(_port (_internal DATA_OUT ~STD_LOGIC_VECTOR{BUS_SIZE-1~downto~0}~12 0 21 (_entity (_out ))))
		(_type (_internal machine 0 29 (_enum1 ready execute (_to (i 0)(i 1)))))
		(_signal (_internal state machine 0 30 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{BUS_SIZE-1~downto~0}~13 0 31 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 6 )(i 0))))))
		(_signal (_internal DATA ~STD_LOGIC_VECTOR{BUS_SIZE-1~downto~0}~13 0 31 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~13 0 32 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_signal (_internal DATA_COUNTER_VEC ~STD_LOGIC_VECTOR{5~downto~0}~13 0 32 (_architecture (_uni ))))
		(_signal (_internal MOSI_INTERNAL ~extieee.std_logic_1164.STD_LOGIC 0 33 (_architecture (_uni ))))
		(_signal (_internal SCK_INTERNAL ~extieee.std_logic_1164.STD_LOGIC 0 34 (_architecture (_uni ))))
		(_signal (_internal READY_INTERNAL ~extieee.std_logic_1164.STD_LOGIC 0 35 (_architecture (_uni ))))
		(_constant (_internal convert_time ~extSTD.STANDARD.INTEGER 0 36 (_architecture ((i 100)))))
		(_variable (_internal cpu_counter ~extSTD.STANDARD.INTEGER 0 39 (_process 0 ((i 0)))))
		(_variable (_internal data_counter ~extSTD.STANDARD.INTEGER 0 40 (_process 0 ((i 0)))))
		(_process
			(line__38(_architecture 0 0 38 (_process (_simple)(_target(9)(10)(11)(12)(13)(14)(5))(_sensitivity(0)(3))(_read(9)(10(_range 7))(11)(13)(1)(4)))))
			(line__91(_architecture 1 0 91 (_assignment (_simple)(_alias((DATA_READY)(READY_INTERNAL)))(_simpleassign BUF)(_target(7))(_sensitivity(14)))))
			(line__92(_architecture 2 0 92 (_assignment (_simple)(_target(8))(_sensitivity(10)))))
			(line__93(_architecture 3 0 93 (_assignment (_simple)(_alias((MOSI)(MOSI_INTERNAL)))(_simpleassign BUF)(_target(5))(_sensitivity(12)))))
			(line__94(_architecture 4 0 94 (_assignment (_simple)(_alias((SCK)(SCK_INTERNAL)))(_simpleassign BUF)(_target(6))(_sensitivity(13)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_static
		(33686018 514 )
		(33686018 514 )
	)
	(_model . logic 8 -1
	)
)
I 000046 55 3657          1487322879700 logic
(_unit VHDL (spi_master 0 6 (logic 0 26 ))
	(_version vb4)
	(_time 1487322879701 2017.02.17 10:14:39)
	(_source (\./../src/spi_interface.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 8f80d880d9d8d29adcdccbd5df888c888b898a888d)
	(_entity
		(_time 1485428892680)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_generic (_internal BUS_SIZE ~extSTD.STANDARD.INTEGER 0 8 \18\ (_entity ((i 18)))))
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in )(_event))))
		(_port (_internal CE ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in ))))
		(_port (_internal ENABLE ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
		(_port (_internal RESET ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
		(_port (_internal MISO ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_in ))))
		(_port (_internal MOSI ~extieee.std_logic_1164.STD_LOGIC 0 17 (_entity (_out ))))
		(_port (_internal SCK ~extieee.std_logic_1164.STD_LOGIC 0 18 (_entity (_out ))))
		(_port (_internal DATA_READY ~extieee.std_logic_1164.STD_LOGIC 0 19 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{BUS_SIZE-1~downto~0}~12 0 21 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 5 )(i 0))))))
		(_port (_internal DATA_OUT ~STD_LOGIC_VECTOR{BUS_SIZE-1~downto~0}~12 0 21 (_entity (_out ))))
		(_type (_internal machine 0 29 (_enum1 ready execute (_to (i 0)(i 1)))))
		(_signal (_internal state machine 0 30 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{BUS_SIZE-1~downto~0}~13 0 31 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 6 )(i 0))))))
		(_signal (_internal DATA ~STD_LOGIC_VECTOR{BUS_SIZE-1~downto~0}~13 0 31 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~13 0 32 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_signal (_internal DATA_COUNTER_VEC ~STD_LOGIC_VECTOR{5~downto~0}~13 0 32 (_architecture (_uni ))))
		(_signal (_internal MOSI_INTERNAL ~extieee.std_logic_1164.STD_LOGIC 0 33 (_architecture (_uni ))))
		(_signal (_internal SCK_INTERNAL ~extieee.std_logic_1164.STD_LOGIC 0 34 (_architecture (_uni ))))
		(_signal (_internal READY_INTERNAL ~extieee.std_logic_1164.STD_LOGIC 0 35 (_architecture (_uni ))))
		(_constant (_internal convert_time ~extSTD.STANDARD.INTEGER 0 36 (_architecture ((i 100)))))
		(_variable (_internal cpu_counter ~extSTD.STANDARD.INTEGER 0 39 (_process 0 ((i 0)))))
		(_variable (_internal data_counter ~extSTD.STANDARD.INTEGER 0 40 (_process 0 ((i 0)))))
		(_process
			(line__38(_architecture 0 0 38 (_process (_simple)(_target(9)(10)(11)(12)(13)(14)(5))(_sensitivity(0)(3))(_read(9)(10(_range 7))(11)(13)(1)(4)))))
			(line__91(_architecture 1 0 91 (_assignment (_simple)(_alias((DATA_READY)(READY_INTERNAL)))(_simpleassign BUF)(_target(7))(_sensitivity(14)))))
			(line__92(_architecture 2 0 92 (_assignment (_simple)(_target(8))(_sensitivity(10)))))
			(line__93(_architecture 3 0 93 (_assignment (_simple)(_alias((MOSI)(MOSI_INTERNAL)))(_simpleassign BUF)(_target(5))(_sensitivity(12)))))
			(line__94(_architecture 4 0 94 (_assignment (_simple)(_alias((SCK)(SCK_INTERNAL)))(_simpleassign BUF)(_target(6))(_sensitivity(13)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_static
		(33686018 514 )
		(33686018 514 )
	)
	(_model . logic 8 -1
	)
)
I 000046 55 3657          1487322973786 logic
(_unit VHDL (spi_master 0 6 (logic 0 26 ))
	(_version vb4)
	(_time 1487322973787 2017.02.17 10:16:13)
	(_source (\./../src/spi_interface.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 1342441510444e0640405749431410141715161411)
	(_entity
		(_time 1485428892680)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_generic (_internal BUS_SIZE ~extSTD.STANDARD.INTEGER 0 8 \18\ (_entity ((i 18)))))
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in )(_event))))
		(_port (_internal CE ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in ))))
		(_port (_internal ENABLE ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
		(_port (_internal RESET ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
		(_port (_internal MISO ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_in ))))
		(_port (_internal MOSI ~extieee.std_logic_1164.STD_LOGIC 0 17 (_entity (_out ))))
		(_port (_internal SCK ~extieee.std_logic_1164.STD_LOGIC 0 18 (_entity (_out ))))
		(_port (_internal DATA_READY ~extieee.std_logic_1164.STD_LOGIC 0 19 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{BUS_SIZE-1~downto~0}~12 0 21 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 5 )(i 0))))))
		(_port (_internal DATA_OUT ~STD_LOGIC_VECTOR{BUS_SIZE-1~downto~0}~12 0 21 (_entity (_out ))))
		(_type (_internal machine 0 29 (_enum1 ready execute (_to (i 0)(i 1)))))
		(_signal (_internal state machine 0 30 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{BUS_SIZE-1~downto~0}~13 0 31 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 6 )(i 0))))))
		(_signal (_internal DATA ~STD_LOGIC_VECTOR{BUS_SIZE-1~downto~0}~13 0 31 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~13 0 32 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_signal (_internal DATA_COUNTER_VEC ~STD_LOGIC_VECTOR{5~downto~0}~13 0 32 (_architecture (_uni ))))
		(_signal (_internal MOSI_INTERNAL ~extieee.std_logic_1164.STD_LOGIC 0 33 (_architecture (_uni ))))
		(_signal (_internal SCK_INTERNAL ~extieee.std_logic_1164.STD_LOGIC 0 34 (_architecture (_uni ))))
		(_signal (_internal READY_INTERNAL ~extieee.std_logic_1164.STD_LOGIC 0 35 (_architecture (_uni ))))
		(_constant (_internal convert_time ~extSTD.STANDARD.INTEGER 0 36 (_architecture ((i 100)))))
		(_variable (_internal cpu_counter ~extSTD.STANDARD.INTEGER 0 39 (_process 0 ((i 0)))))
		(_variable (_internal data_counter ~extSTD.STANDARD.INTEGER 0 40 (_process 0 ((i 0)))))
		(_process
			(line__38(_architecture 0 0 38 (_process (_simple)(_target(9)(10)(11)(12)(13)(14)(5))(_sensitivity(0)(3))(_read(9)(10(_range 7))(11)(13)(1)(4)))))
			(line__91(_architecture 1 0 91 (_assignment (_simple)(_alias((DATA_READY)(READY_INTERNAL)))(_simpleassign BUF)(_target(7))(_sensitivity(14)))))
			(line__92(_architecture 2 0 92 (_assignment (_simple)(_target(8))(_sensitivity(10)))))
			(line__93(_architecture 3 0 93 (_assignment (_simple)(_alias((MOSI)(MOSI_INTERNAL)))(_simpleassign BUF)(_target(5))(_sensitivity(12)))))
			(line__94(_architecture 4 0 94 (_assignment (_simple)(_alias((SCK)(SCK_INTERNAL)))(_simpleassign BUF)(_target(6))(_sensitivity(13)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_static
		(33686018 514 )
		(33686018 514 )
	)
	(_model . logic 8 -1
	)
)
I 000056 55 3702          1487322974033 TB_ARCHITECTURE
(_unit VHDL (spi_master_tb 0 8 (tb_architecture 0 14 ))
	(_version vb4)
	(_time 1487322974034 2017.02.17 10:16:14)
	(_source (\./../src/TestBench/spi_master_TB.vhd\))
	(_use (std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	(_code 0c5d5a0b5f5b51195e0848565c0b0f0b080a090b0e)
	(_entity
		(_time 1487322974018)
		(_use (std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	)
	(_component
		(spi_master
			(_object
				(_generic (_internal BUS_SIZE ~extSTD.STANDARD.INTEGER 0 18 (_entity -1 ((i 18)))))
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 20 (_entity (_in ))))
				(_port (_internal CE ~extieee.std_logic_1164.STD_LOGIC 0 21 (_entity (_in ))))
				(_port (_internal ENABLE ~extieee.std_logic_1164.STD_LOGIC 0 22 (_entity (_in ))))
				(_port (_internal RESET ~extieee.std_logic_1164.STD_LOGIC 0 23 (_entity (_in ))))
				(_port (_internal MISO ~extieee.std_logic_1164.STD_LOGIC 0 24 (_entity (_in ))))
				(_port (_internal MOSI ~extieee.std_logic_1164.STD_LOGIC 0 25 (_entity (_out ))))
				(_port (_internal SCK ~extieee.std_logic_1164.STD_LOGIC 0 26 (_entity (_out ))))
				(_port (_internal DATA_READY ~extieee.std_logic_1164.STD_LOGIC 0 27 (_entity (_out ))))
				(_type (_internal ~STD_LOGIC_VECTOR{BUS_SIZE-1~downto~0}~13 0 28 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 0 )(i 0))))))
				(_port (_internal DATA_OUT ~STD_LOGIC_VECTOR{BUS_SIZE-1~downto~0}~13 0 28 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT 0 48 (_component spi_master )
		(_generic
			((BUS_SIZE)(_code 1))
		)
		(_port
			((CLK)(CLK))
			((CE)(CE))
			((ENABLE)(ENABLE))
			((RESET)(RESET))
			((MISO)(MISO))
			((MOSI)(MOSI))
			((SCK)(SCK))
			((DATA_READY)(DATA_READY))
			((DATA_OUT)(DATA_OUT))
		)
		(_use (_entity . spi_master)
			(_generic
				((BUS_SIZE)(_code 2))
			)
			(_port
				((CLK)(CLK))
				((CE)(CE))
				((ENABLE)(ENABLE))
				((RESET)(RESET))
				((MISO)(MISO))
				((MOSI)(MOSI))
				((SCK)(SCK))
				((DATA_READY)(DATA_READY))
				((DATA_OUT)(DATA_OUT))
			)
		)
	)
	(_object
		(_generic (_internal BUS_SIZE ~extSTD.STANDARD.INTEGER 0 11 \18\ (_entity ((i 18)))))
		(_signal (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 32 (_architecture (_uni ))))
		(_signal (_internal CE ~extieee.std_logic_1164.STD_LOGIC 0 33 (_architecture (_uni ))))
		(_signal (_internal ENABLE ~extieee.std_logic_1164.STD_LOGIC 0 34 (_architecture (_uni ))))
		(_signal (_internal RESET ~extieee.std_logic_1164.STD_LOGIC 0 35 (_architecture (_uni ))))
		(_signal (_internal MISO ~extieee.std_logic_1164.STD_LOGIC 0 36 (_architecture (_uni ))))
		(_signal (_internal MOSI ~extieee.std_logic_1164.STD_LOGIC 0 38 (_architecture (_uni ))))
		(_signal (_internal SCK ~extieee.std_logic_1164.STD_LOGIC 0 39 (_architecture (_uni ))))
		(_signal (_internal DATA_READY ~extieee.std_logic_1164.STD_LOGIC 0 40 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{BUS_SIZE-1~downto~0}~132 0 41 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 3 )(i 0))))))
		(_signal (_internal DATA_OUT ~STD_LOGIC_VECTOR{BUS_SIZE-1~downto~0}~132 0 41 (_architecture (_uni ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . TB_ARCHITECTURE 4 -1
	)
)
I 000043 55 665 0 testbench_for_spi_master
(_configuration VHDL (testbench_for_spi_master 0 69 (spi_master_tb))
	(_version vb4)
	(_time 1487322974049 2017.02.17 10:16:14)
	(_source (\./../src/TestBench/spi_master_TB.vhd\))
	(_use (std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	(_code 1c4d4d1b4a4a4b0b181d0e46481a491a1f1a14194a)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT
			(_entity . spi_master logic
				(_port
					((CLK)(CLK))
					((CE)(CE))
					((ENABLE)(ENABLE))
					((RESET)(RESET))
					((MISO)(MISO))
					((MOSI)(MOSI))
					((SCK)(SCK))
					((DATA_READY)(DATA_READY))
					((DATA_OUT)(DATA_OUT))
				)
			)
		)
	)
)
I 000046 55 3657          1487323004923 logic
(_unit VHDL (spi_master 0 6 (logic 0 26 ))
	(_version vb4)
	(_time 1487323004924 2017.02.17 10:16:44)
	(_source (\./../src/spi_interface.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code b5b5b0e0b0e2e8a0e6e6f1efe5b2b6b2b1b3b0b2b7)
	(_entity
		(_time 1485428892680)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_generic (_internal BUS_SIZE ~extSTD.STANDARD.INTEGER 0 8 \18\ (_entity ((i 18)))))
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in )(_event))))
		(_port (_internal CE ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in ))))
		(_port (_internal ENABLE ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
		(_port (_internal RESET ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
		(_port (_internal MISO ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_in ))))
		(_port (_internal MOSI ~extieee.std_logic_1164.STD_LOGIC 0 17 (_entity (_out ))))
		(_port (_internal SCK ~extieee.std_logic_1164.STD_LOGIC 0 18 (_entity (_out ))))
		(_port (_internal DATA_READY ~extieee.std_logic_1164.STD_LOGIC 0 19 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{BUS_SIZE-1~downto~0}~12 0 21 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 5 )(i 0))))))
		(_port (_internal DATA_OUT ~STD_LOGIC_VECTOR{BUS_SIZE-1~downto~0}~12 0 21 (_entity (_out ))))
		(_type (_internal machine 0 29 (_enum1 ready execute (_to (i 0)(i 1)))))
		(_signal (_internal state machine 0 30 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{BUS_SIZE-1~downto~0}~13 0 31 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 6 )(i 0))))))
		(_signal (_internal DATA ~STD_LOGIC_VECTOR{BUS_SIZE-1~downto~0}~13 0 31 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~13 0 32 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_signal (_internal DATA_COUNTER_VEC ~STD_LOGIC_VECTOR{5~downto~0}~13 0 32 (_architecture (_uni ))))
		(_signal (_internal MOSI_INTERNAL ~extieee.std_logic_1164.STD_LOGIC 0 33 (_architecture (_uni ))))
		(_signal (_internal SCK_INTERNAL ~extieee.std_logic_1164.STD_LOGIC 0 34 (_architecture (_uni ))))
		(_signal (_internal READY_INTERNAL ~extieee.std_logic_1164.STD_LOGIC 0 35 (_architecture (_uni ))))
		(_constant (_internal convert_time ~extSTD.STANDARD.INTEGER 0 36 (_architecture ((i 100)))))
		(_variable (_internal cpu_counter ~extSTD.STANDARD.INTEGER 0 39 (_process 0 ((i 0)))))
		(_variable (_internal data_counter ~extSTD.STANDARD.INTEGER 0 40 (_process 0 ((i 0)))))
		(_process
			(line__38(_architecture 0 0 38 (_process (_simple)(_target(9)(10)(11)(12)(13)(14)(5))(_sensitivity(0)(3))(_read(9)(10(_range 7))(11)(13)(1)(4)))))
			(line__91(_architecture 1 0 91 (_assignment (_simple)(_alias((DATA_READY)(READY_INTERNAL)))(_simpleassign BUF)(_target(7))(_sensitivity(14)))))
			(line__92(_architecture 2 0 92 (_assignment (_simple)(_target(8))(_sensitivity(10)))))
			(line__93(_architecture 3 0 93 (_assignment (_simple)(_alias((MOSI)(MOSI_INTERNAL)))(_simpleassign BUF)(_target(5))(_sensitivity(12)))))
			(line__94(_architecture 4 0 94 (_assignment (_simple)(_alias((SCK)(SCK_INTERNAL)))(_simpleassign BUF)(_target(6))(_sensitivity(13)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_static
		(33686018 514 )
		(33686018 514 )
	)
	(_model . logic 8 -1
	)
)
I 000056 55 3702          1487323005112 TB_ARCHITECTURE
(_unit VHDL (spi_master_tb 0 8 (tb_architecture 0 14 ))
	(_version vb4)
	(_time 1487323005113 2017.02.17 10:16:45)
	(_source (\./../src/TestBench/spi_master_TB.vhd\))
	(_use (std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	(_code 7070747070272d652274342a207773777476757772)
	(_entity
		(_time 1487322974017)
		(_use (std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	)
	(_component
		(spi_master
			(_object
				(_generic (_internal BUS_SIZE ~extSTD.STANDARD.INTEGER 0 18 (_entity -1 ((i 18)))))
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 20 (_entity (_in ))))
				(_port (_internal CE ~extieee.std_logic_1164.STD_LOGIC 0 21 (_entity (_in ))))
				(_port (_internal ENABLE ~extieee.std_logic_1164.STD_LOGIC 0 22 (_entity (_in ))))
				(_port (_internal RESET ~extieee.std_logic_1164.STD_LOGIC 0 23 (_entity (_in ))))
				(_port (_internal MISO ~extieee.std_logic_1164.STD_LOGIC 0 24 (_entity (_in ))))
				(_port (_internal MOSI ~extieee.std_logic_1164.STD_LOGIC 0 25 (_entity (_out ))))
				(_port (_internal SCK ~extieee.std_logic_1164.STD_LOGIC 0 26 (_entity (_out ))))
				(_port (_internal DATA_READY ~extieee.std_logic_1164.STD_LOGIC 0 27 (_entity (_out ))))
				(_type (_internal ~STD_LOGIC_VECTOR{BUS_SIZE-1~downto~0}~13 0 28 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 0 )(i 0))))))
				(_port (_internal DATA_OUT ~STD_LOGIC_VECTOR{BUS_SIZE-1~downto~0}~13 0 28 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT 0 48 (_component spi_master )
		(_generic
			((BUS_SIZE)(_code 1))
		)
		(_port
			((CLK)(CLK))
			((CE)(CE))
			((ENABLE)(ENABLE))
			((RESET)(RESET))
			((MISO)(MISO))
			((MOSI)(MOSI))
			((SCK)(SCK))
			((DATA_READY)(DATA_READY))
			((DATA_OUT)(DATA_OUT))
		)
		(_use (_entity . spi_master)
			(_generic
				((BUS_SIZE)(_code 2))
			)
			(_port
				((CLK)(CLK))
				((CE)(CE))
				((ENABLE)(ENABLE))
				((RESET)(RESET))
				((MISO)(MISO))
				((MOSI)(MOSI))
				((SCK)(SCK))
				((DATA_READY)(DATA_READY))
				((DATA_OUT)(DATA_OUT))
			)
		)
	)
	(_object
		(_generic (_internal BUS_SIZE ~extSTD.STANDARD.INTEGER 0 11 \18\ (_entity ((i 18)))))
		(_signal (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 32 (_architecture (_uni ))))
		(_signal (_internal CE ~extieee.std_logic_1164.STD_LOGIC 0 33 (_architecture (_uni ))))
		(_signal (_internal ENABLE ~extieee.std_logic_1164.STD_LOGIC 0 34 (_architecture (_uni ))))
		(_signal (_internal RESET ~extieee.std_logic_1164.STD_LOGIC 0 35 (_architecture (_uni ))))
		(_signal (_internal MISO ~extieee.std_logic_1164.STD_LOGIC 0 36 (_architecture (_uni ))))
		(_signal (_internal MOSI ~extieee.std_logic_1164.STD_LOGIC 0 38 (_architecture (_uni ))))
		(_signal (_internal SCK ~extieee.std_logic_1164.STD_LOGIC 0 39 (_architecture (_uni ))))
		(_signal (_internal DATA_READY ~extieee.std_logic_1164.STD_LOGIC 0 40 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{BUS_SIZE-1~downto~0}~132 0 41 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 3 )(i 0))))))
		(_signal (_internal DATA_OUT ~STD_LOGIC_VECTOR{BUS_SIZE-1~downto~0}~132 0 41 (_architecture (_uni ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . TB_ARCHITECTURE 4 -1
	)
)
I 000043 55 665 0 testbench_for_spi_master
(_configuration VHDL (testbench_for_spi_master 0 84 (spi_master_tb))
	(_version vb4)
	(_time 1487323296244 2017.02.17 10:21:36)
	(_source (\./../src/TestBench/spi_master_TB.vhd\))
	(_use (std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	(_code a9fba5fea5fffebeada8bbf3fdaffcafaaafa1acff)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT
			(_entity . spi_master logic
				(_port
					((CLK)(CLK))
					((CE)(CE))
					((ENABLE)(ENABLE))
					((RESET)(RESET))
					((MISO)(MISO))
					((MOSI)(MOSI))
					((SCK)(SCK))
					((DATA_READY)(DATA_READY))
					((DATA_OUT)(DATA_OUT))
				)
			)
		)
	)
)
I 000056 55 3795          1487323321224 TB_ARCHITECTURE
(_unit VHDL (spi_master_tb 0 8 (tb_architecture 0 14 ))
	(_version vb4)
	(_time 1487323321225 2017.02.17 10:22:01)
	(_source (\./../src/TestBench/spi_master_TB.vhd\))
	(_use (std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	(_code 393a6b3d306e642c6a3f7d63693e3a3e3d3f3c3e3b)
	(_entity
		(_time 1487322974017)
		(_use (std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	)
	(_component
		(spi_master
			(_object
				(_generic (_internal BUS_SIZE ~extSTD.STANDARD.INTEGER 0 18 (_entity -1 ((i 18)))))
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 20 (_entity (_in ))))
				(_port (_internal CE ~extieee.std_logic_1164.STD_LOGIC 0 21 (_entity (_in ))))
				(_port (_internal ENABLE ~extieee.std_logic_1164.STD_LOGIC 0 22 (_entity (_in ))))
				(_port (_internal RESET ~extieee.std_logic_1164.STD_LOGIC 0 23 (_entity (_in ))))
				(_port (_internal MISO ~extieee.std_logic_1164.STD_LOGIC 0 24 (_entity (_in ))))
				(_port (_internal MOSI ~extieee.std_logic_1164.STD_LOGIC 0 25 (_entity (_out ))))
				(_port (_internal SCK ~extieee.std_logic_1164.STD_LOGIC 0 26 (_entity (_out ))))
				(_port (_internal DATA_READY ~extieee.std_logic_1164.STD_LOGIC 0 27 (_entity (_out ))))
				(_type (_internal ~STD_LOGIC_VECTOR{BUS_SIZE-1~downto~0}~13 0 28 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 1 )(i 0))))))
				(_port (_internal DATA_OUT ~STD_LOGIC_VECTOR{BUS_SIZE-1~downto~0}~13 0 28 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT 0 48 (_component spi_master )
		(_generic
			((BUS_SIZE)(_code 2))
		)
		(_port
			((CLK)(CLK))
			((CE)(CE))
			((ENABLE)(ENABLE))
			((RESET)(RESET))
			((MISO)(MISO))
			((MOSI)(MOSI))
			((SCK)(SCK))
			((DATA_READY)(DATA_READY))
			((DATA_OUT)(DATA_OUT))
		)
		(_use (_entity . spi_master)
			(_generic
				((BUS_SIZE)(_code 3))
			)
			(_port
				((CLK)(CLK))
				((CE)(CE))
				((ENABLE)(ENABLE))
				((RESET)(RESET))
				((MISO)(MISO))
				((MOSI)(MOSI))
				((SCK)(SCK))
				((DATA_READY)(DATA_READY))
				((DATA_OUT)(DATA_OUT))
			)
		)
	)
	(_object
		(_generic (_internal BUS_SIZE ~extSTD.STANDARD.INTEGER 0 11 \18\ (_entity ((i 18)))))
		(_signal (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 32 (_architecture (_uni ))))
		(_signal (_internal CE ~extieee.std_logic_1164.STD_LOGIC 0 33 (_architecture (_uni ))))
		(_signal (_internal ENABLE ~extieee.std_logic_1164.STD_LOGIC 0 34 (_architecture (_uni ))))
		(_signal (_internal RESET ~extieee.std_logic_1164.STD_LOGIC 0 35 (_architecture (_uni ))))
		(_signal (_internal MISO ~extieee.std_logic_1164.STD_LOGIC 0 36 (_architecture (_uni ))))
		(_signal (_internal MOSI ~extieee.std_logic_1164.STD_LOGIC 0 38 (_architecture (_uni ))))
		(_signal (_internal SCK ~extieee.std_logic_1164.STD_LOGIC 0 39 (_architecture (_uni ))))
		(_signal (_internal DATA_READY ~extieee.std_logic_1164.STD_LOGIC 0 40 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{BUS_SIZE-1~downto~0}~132 0 41 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 4 )(i 0))))))
		(_signal (_internal DATA_OUT ~STD_LOGIC_VECTOR{BUS_SIZE-1~downto~0}~132 0 41 (_architecture (_uni ))))
		(_process
			(STIMULUS(_architecture 0 0 66 (_process (_wait_for)(_target(2)(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . TB_ARCHITECTURE 5 -1
	)
)
I 000043 55 665 0 testbench_for_spi_master
(_configuration VHDL (testbench_for_spi_master 0 83 (spi_master_tb))
	(_version vb4)
	(_time 1487323321237 2017.02.17 10:22:01)
	(_source (\./../src/TestBench/spi_master_TB.vhd\))
	(_use (std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	(_code 484b1d4a451e1f5f4c495a121c4e1d4e4b4e404d1e)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT
			(_entity . spi_master logic
				(_port
					((CLK)(CLK))
					((CE)(CE))
					((ENABLE)(ENABLE))
					((RESET)(RESET))
					((MISO)(MISO))
					((MOSI)(MOSI))
					((SCK)(SCK))
					((DATA_READY)(DATA_READY))
					((DATA_OUT)(DATA_OUT))
				)
			)
		)
	)
)
I 000046 55 3657          1487323326668 logic
(_unit VHDL (spi_master 0 6 (logic 0 26 ))
	(_version vb4)
	(_time 1487323326669 2017.02.17 10:22:06)
	(_source (\./../src/spi_interface.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 7d7f287d292a20682e2e39272d7a7e7a797b787a7f)
	(_entity
		(_time 1485428892680)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_generic (_internal BUS_SIZE ~extSTD.STANDARD.INTEGER 0 8 \18\ (_entity ((i 18)))))
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in )(_event))))
		(_port (_internal CE ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in ))))
		(_port (_internal ENABLE ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
		(_port (_internal RESET ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
		(_port (_internal MISO ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_in ))))
		(_port (_internal MOSI ~extieee.std_logic_1164.STD_LOGIC 0 17 (_entity (_out ))))
		(_port (_internal SCK ~extieee.std_logic_1164.STD_LOGIC 0 18 (_entity (_out ))))
		(_port (_internal DATA_READY ~extieee.std_logic_1164.STD_LOGIC 0 19 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{BUS_SIZE-1~downto~0}~12 0 21 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 5 )(i 0))))))
		(_port (_internal DATA_OUT ~STD_LOGIC_VECTOR{BUS_SIZE-1~downto~0}~12 0 21 (_entity (_out ))))
		(_type (_internal machine 0 29 (_enum1 ready execute (_to (i 0)(i 1)))))
		(_signal (_internal state machine 0 30 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{BUS_SIZE-1~downto~0}~13 0 31 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 6 )(i 0))))))
		(_signal (_internal DATA ~STD_LOGIC_VECTOR{BUS_SIZE-1~downto~0}~13 0 31 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~13 0 32 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_signal (_internal DATA_COUNTER_VEC ~STD_LOGIC_VECTOR{5~downto~0}~13 0 32 (_architecture (_uni ))))
		(_signal (_internal MOSI_INTERNAL ~extieee.std_logic_1164.STD_LOGIC 0 33 (_architecture (_uni ))))
		(_signal (_internal SCK_INTERNAL ~extieee.std_logic_1164.STD_LOGIC 0 34 (_architecture (_uni ))))
		(_signal (_internal READY_INTERNAL ~extieee.std_logic_1164.STD_LOGIC 0 35 (_architecture (_uni ))))
		(_constant (_internal convert_time ~extSTD.STANDARD.INTEGER 0 36 (_architecture ((i 100)))))
		(_variable (_internal cpu_counter ~extSTD.STANDARD.INTEGER 0 39 (_process 0 ((i 0)))))
		(_variable (_internal data_counter ~extSTD.STANDARD.INTEGER 0 40 (_process 0 ((i 0)))))
		(_process
			(line__38(_architecture 0 0 38 (_process (_simple)(_target(9)(10)(11)(12)(13)(14)(5))(_sensitivity(0)(3))(_read(9)(10(_range 7))(11)(13)(1)(4)))))
			(line__91(_architecture 1 0 91 (_assignment (_simple)(_alias((DATA_READY)(READY_INTERNAL)))(_simpleassign BUF)(_target(7))(_sensitivity(14)))))
			(line__92(_architecture 2 0 92 (_assignment (_simple)(_target(8))(_sensitivity(10)))))
			(line__93(_architecture 3 0 93 (_assignment (_simple)(_alias((MOSI)(MOSI_INTERNAL)))(_simpleassign BUF)(_target(5))(_sensitivity(12)))))
			(line__94(_architecture 4 0 94 (_assignment (_simple)(_alias((SCK)(SCK_INTERNAL)))(_simpleassign BUF)(_target(6))(_sensitivity(13)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_static
		(33686018 514 )
		(33686018 514 )
	)
	(_model . logic 8 -1
	)
)
I 000056 55 3795          1487323326902 TB_ARCHITECTURE
(_unit VHDL (spi_master_tb 0 8 (tb_architecture 0 14 ))
	(_version vb4)
	(_time 1487323326903 2017.02.17 10:22:06)
	(_source (\./../src/TestBench/spi_master_TB.vhd\))
	(_use (std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	(_code 6766646660303a723461233d376064606361626065)
	(_entity
		(_time 1487322974017)
		(_use (std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	)
	(_component
		(spi_master
			(_object
				(_generic (_internal BUS_SIZE ~extSTD.STANDARD.INTEGER 0 18 (_entity -1 ((i 18)))))
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 20 (_entity (_in ))))
				(_port (_internal CE ~extieee.std_logic_1164.STD_LOGIC 0 21 (_entity (_in ))))
				(_port (_internal ENABLE ~extieee.std_logic_1164.STD_LOGIC 0 22 (_entity (_in ))))
				(_port (_internal RESET ~extieee.std_logic_1164.STD_LOGIC 0 23 (_entity (_in ))))
				(_port (_internal MISO ~extieee.std_logic_1164.STD_LOGIC 0 24 (_entity (_in ))))
				(_port (_internal MOSI ~extieee.std_logic_1164.STD_LOGIC 0 25 (_entity (_out ))))
				(_port (_internal SCK ~extieee.std_logic_1164.STD_LOGIC 0 26 (_entity (_out ))))
				(_port (_internal DATA_READY ~extieee.std_logic_1164.STD_LOGIC 0 27 (_entity (_out ))))
				(_type (_internal ~STD_LOGIC_VECTOR{BUS_SIZE-1~downto~0}~13 0 28 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 1 )(i 0))))))
				(_port (_internal DATA_OUT ~STD_LOGIC_VECTOR{BUS_SIZE-1~downto~0}~13 0 28 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT 0 48 (_component spi_master )
		(_generic
			((BUS_SIZE)(_code 2))
		)
		(_port
			((CLK)(CLK))
			((CE)(CE))
			((ENABLE)(ENABLE))
			((RESET)(RESET))
			((MISO)(MISO))
			((MOSI)(MOSI))
			((SCK)(SCK))
			((DATA_READY)(DATA_READY))
			((DATA_OUT)(DATA_OUT))
		)
		(_use (_entity . spi_master)
			(_generic
				((BUS_SIZE)(_code 3))
			)
			(_port
				((CLK)(CLK))
				((CE)(CE))
				((ENABLE)(ENABLE))
				((RESET)(RESET))
				((MISO)(MISO))
				((MOSI)(MOSI))
				((SCK)(SCK))
				((DATA_READY)(DATA_READY))
				((DATA_OUT)(DATA_OUT))
			)
		)
	)
	(_object
		(_generic (_internal BUS_SIZE ~extSTD.STANDARD.INTEGER 0 11 \18\ (_entity ((i 18)))))
		(_signal (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 32 (_architecture (_uni ))))
		(_signal (_internal CE ~extieee.std_logic_1164.STD_LOGIC 0 33 (_architecture (_uni ))))
		(_signal (_internal ENABLE ~extieee.std_logic_1164.STD_LOGIC 0 34 (_architecture (_uni ))))
		(_signal (_internal RESET ~extieee.std_logic_1164.STD_LOGIC 0 35 (_architecture (_uni ))))
		(_signal (_internal MISO ~extieee.std_logic_1164.STD_LOGIC 0 36 (_architecture (_uni ))))
		(_signal (_internal MOSI ~extieee.std_logic_1164.STD_LOGIC 0 38 (_architecture (_uni ))))
		(_signal (_internal SCK ~extieee.std_logic_1164.STD_LOGIC 0 39 (_architecture (_uni ))))
		(_signal (_internal DATA_READY ~extieee.std_logic_1164.STD_LOGIC 0 40 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{BUS_SIZE-1~downto~0}~132 0 41 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 4 )(i 0))))))
		(_signal (_internal DATA_OUT ~STD_LOGIC_VECTOR{BUS_SIZE-1~downto~0}~132 0 41 (_architecture (_uni ))))
		(_process
			(STIMULUS(_architecture 0 0 66 (_process (_wait_for)(_target(2)(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . TB_ARCHITECTURE 5 -1
	)
)
I 000043 55 665 0 testbench_for_spi_master
(_configuration VHDL (testbench_for_spi_master 0 83 (spi_master_tb))
	(_version vb4)
	(_time 1487323326906 2017.02.17 10:22:06)
	(_source (\./../src/TestBench/spi_master_TB.vhd\))
	(_use (std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	(_code 67666367653130706366753d3361326164616f6231)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT
			(_entity . spi_master logic
				(_port
					((CLK)(CLK))
					((CE)(CE))
					((ENABLE)(ENABLE))
					((RESET)(RESET))
					((MISO)(MISO))
					((MOSI)(MOSI))
					((SCK)(SCK))
					((DATA_READY)(DATA_READY))
					((DATA_OUT)(DATA_OUT))
				)
			)
		)
	)
)
I 000056 55 3795          1487323479511 TB_ARCHITECTURE
(_unit VHDL (spi_master_tb 0 8 (tb_architecture 0 14 ))
	(_version vb4)
	(_time 1487323479512 2017.02.17 10:24:39)
	(_source (\./../src/TestBench/spi_master_TB.vhd\))
	(_use (std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	(_code 8fda8880d9d8d29adc88cbd5df888c888b898a888d)
	(_entity
		(_time 1487322974017)
		(_use (std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	)
	(_component
		(spi_master
			(_object
				(_generic (_internal BUS_SIZE ~extSTD.STANDARD.INTEGER 0 18 (_entity -1 ((i 18)))))
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 20 (_entity (_in ))))
				(_port (_internal CE ~extieee.std_logic_1164.STD_LOGIC 0 21 (_entity (_in ))))
				(_port (_internal ENABLE ~extieee.std_logic_1164.STD_LOGIC 0 22 (_entity (_in ))))
				(_port (_internal RESET ~extieee.std_logic_1164.STD_LOGIC 0 23 (_entity (_in ))))
				(_port (_internal MISO ~extieee.std_logic_1164.STD_LOGIC 0 24 (_entity (_in ))))
				(_port (_internal MOSI ~extieee.std_logic_1164.STD_LOGIC 0 25 (_entity (_out ))))
				(_port (_internal SCK ~extieee.std_logic_1164.STD_LOGIC 0 26 (_entity (_out ))))
				(_port (_internal DATA_READY ~extieee.std_logic_1164.STD_LOGIC 0 27 (_entity (_out ))))
				(_type (_internal ~STD_LOGIC_VECTOR{BUS_SIZE-1~downto~0}~13 0 28 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 1 )(i 0))))))
				(_port (_internal DATA_OUT ~STD_LOGIC_VECTOR{BUS_SIZE-1~downto~0}~13 0 28 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT 0 48 (_component spi_master )
		(_generic
			((BUS_SIZE)(_code 2))
		)
		(_port
			((CLK)(CLK))
			((CE)(CE))
			((ENABLE)(ENABLE))
			((RESET)(RESET))
			((MISO)(MISO))
			((MOSI)(MOSI))
			((SCK)(SCK))
			((DATA_READY)(DATA_READY))
			((DATA_OUT)(DATA_OUT))
		)
		(_use (_entity . spi_master)
			(_generic
				((BUS_SIZE)(_code 3))
			)
			(_port
				((CLK)(CLK))
				((CE)(CE))
				((ENABLE)(ENABLE))
				((RESET)(RESET))
				((MISO)(MISO))
				((MOSI)(MOSI))
				((SCK)(SCK))
				((DATA_READY)(DATA_READY))
				((DATA_OUT)(DATA_OUT))
			)
		)
	)
	(_object
		(_generic (_internal BUS_SIZE ~extSTD.STANDARD.INTEGER 0 11 \18\ (_entity ((i 18)))))
		(_signal (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 32 (_architecture (_uni ))))
		(_signal (_internal CE ~extieee.std_logic_1164.STD_LOGIC 0 33 (_architecture (_uni ))))
		(_signal (_internal ENABLE ~extieee.std_logic_1164.STD_LOGIC 0 34 (_architecture (_uni ))))
		(_signal (_internal RESET ~extieee.std_logic_1164.STD_LOGIC 0 35 (_architecture (_uni ))))
		(_signal (_internal MISO ~extieee.std_logic_1164.STD_LOGIC 0 36 (_architecture (_uni ))))
		(_signal (_internal MOSI ~extieee.std_logic_1164.STD_LOGIC 0 38 (_architecture (_uni ))))
		(_signal (_internal SCK ~extieee.std_logic_1164.STD_LOGIC 0 39 (_architecture (_uni ))))
		(_signal (_internal DATA_READY ~extieee.std_logic_1164.STD_LOGIC 0 40 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{BUS_SIZE-1~downto~0}~132 0 41 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 4 )(i 0))))))
		(_signal (_internal DATA_OUT ~STD_LOGIC_VECTOR{BUS_SIZE-1~downto~0}~132 0 41 (_architecture (_uni ))))
		(_process
			(STIMULUS(_architecture 0 0 66 (_process (_wait_for)(_target(2)(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . TB_ARCHITECTURE 5 -1
	)
)
I 000043 55 665 0 testbench_for_spi_master
(_configuration VHDL (testbench_for_spi_master 0 84 (spi_master_tb))
	(_version vb4)
	(_time 1487323479515 2017.02.17 10:24:39)
	(_source (\./../src/TestBench/spi_master_TB.vhd\))
	(_use (std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	(_code 8fda8f81dcd9d8988b8e9dd5db89da898c89878ad9)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT
			(_entity . spi_master logic
				(_port
					((CLK)(CLK))
					((CE)(CE))
					((ENABLE)(ENABLE))
					((RESET)(RESET))
					((MISO)(MISO))
					((MOSI)(MOSI))
					((SCK)(SCK))
					((DATA_READY)(DATA_READY))
					((DATA_OUT)(DATA_OUT))
				)
			)
		)
	)
)
I 000046 55 3657          1487323681934 logic
(_unit VHDL (spi_master 0 6 (logic 0 26 ))
	(_version vb4)
	(_time 1487323681935 2017.02.17 10:28:01)
	(_source (\./../src/spi_interface.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 4a1e1b491b1d175f19190e101a4d494d4e4c4f4d48)
	(_entity
		(_time 1485428892680)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_generic (_internal BUS_SIZE ~extSTD.STANDARD.INTEGER 0 8 \18\ (_entity ((i 18)))))
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in )(_event))))
		(_port (_internal CE ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in ))))
		(_port (_internal ENABLE ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
		(_port (_internal RESET ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
		(_port (_internal MISO ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_in ))))
		(_port (_internal MOSI ~extieee.std_logic_1164.STD_LOGIC 0 17 (_entity (_out ))))
		(_port (_internal SCK ~extieee.std_logic_1164.STD_LOGIC 0 18 (_entity (_out ))))
		(_port (_internal DATA_READY ~extieee.std_logic_1164.STD_LOGIC 0 19 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{BUS_SIZE-1~downto~0}~12 0 21 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 5 )(i 0))))))
		(_port (_internal DATA_OUT ~STD_LOGIC_VECTOR{BUS_SIZE-1~downto~0}~12 0 21 (_entity (_out ))))
		(_type (_internal machine 0 29 (_enum1 ready execute (_to (i 0)(i 1)))))
		(_signal (_internal state machine 0 30 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{BUS_SIZE-1~downto~0}~13 0 31 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 6 )(i 0))))))
		(_signal (_internal DATA ~STD_LOGIC_VECTOR{BUS_SIZE-1~downto~0}~13 0 31 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~13 0 32 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_signal (_internal DATA_COUNTER_VEC ~STD_LOGIC_VECTOR{5~downto~0}~13 0 32 (_architecture (_uni ))))
		(_signal (_internal MOSI_INTERNAL ~extieee.std_logic_1164.STD_LOGIC 0 33 (_architecture (_uni ))))
		(_signal (_internal SCK_INTERNAL ~extieee.std_logic_1164.STD_LOGIC 0 34 (_architecture (_uni ))))
		(_signal (_internal READY_INTERNAL ~extieee.std_logic_1164.STD_LOGIC 0 35 (_architecture (_uni ))))
		(_constant (_internal convert_time ~extSTD.STANDARD.INTEGER 0 36 (_architecture ((i 200)))))
		(_variable (_internal cpu_counter ~extSTD.STANDARD.INTEGER 0 39 (_process 0 ((i 0)))))
		(_variable (_internal data_counter ~extSTD.STANDARD.INTEGER 0 40 (_process 0 ((i 0)))))
		(_process
			(line__38(_architecture 0 0 38 (_process (_simple)(_target(9)(10)(11)(12)(13)(14)(5))(_sensitivity(0)(3))(_read(9)(10(_range 7))(11)(13)(1)(4)))))
			(line__91(_architecture 1 0 91 (_assignment (_simple)(_alias((DATA_READY)(READY_INTERNAL)))(_simpleassign BUF)(_target(7))(_sensitivity(14)))))
			(line__92(_architecture 2 0 92 (_assignment (_simple)(_target(8))(_sensitivity(10)))))
			(line__93(_architecture 3 0 93 (_assignment (_simple)(_alias((MOSI)(MOSI_INTERNAL)))(_simpleassign BUF)(_target(5))(_sensitivity(12)))))
			(line__94(_architecture 4 0 94 (_assignment (_simple)(_alias((SCK)(SCK_INTERNAL)))(_simpleassign BUF)(_target(6))(_sensitivity(13)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_static
		(33686018 514 )
		(33686018 514 )
	)
	(_model . logic 8 -1
	)
)
I 000056 55 3798          1487324032103 TB_ARCHITECTURE
(_unit VHDL (spi_master_tb 0 8 (tb_architecture 0 14 ))
	(_version vb4)
	(_time 1487324032104 2017.02.17 10:33:52)
	(_source (\./../src/TestBench/spi_master_TB.vhd\))
	(_use (std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	(_code 1a1f1a1c4b4d470f4b1b5e404a1d191d1e1c1f1d18)
	(_entity
		(_time 1487322974017)
		(_use (std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	)
	(_component
		(spi_master
			(_object
				(_generic (_internal BUS_SIZE ~extSTD.STANDARD.INTEGER 0 18 (_entity -1 ((i 18)))))
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 20 (_entity (_in ))))
				(_port (_internal CE ~extieee.std_logic_1164.STD_LOGIC 0 21 (_entity (_in ))))
				(_port (_internal ENABLE ~extieee.std_logic_1164.STD_LOGIC 0 22 (_entity (_in ))))
				(_port (_internal RESET ~extieee.std_logic_1164.STD_LOGIC 0 23 (_entity (_in ))))
				(_port (_internal MISO ~extieee.std_logic_1164.STD_LOGIC 0 24 (_entity (_in ))))
				(_port (_internal MOSI ~extieee.std_logic_1164.STD_LOGIC 0 25 (_entity (_out ))))
				(_port (_internal SCK ~extieee.std_logic_1164.STD_LOGIC 0 26 (_entity (_out ))))
				(_port (_internal DATA_READY ~extieee.std_logic_1164.STD_LOGIC 0 27 (_entity (_out ))))
				(_type (_internal ~STD_LOGIC_VECTOR{BUS_SIZE-1~downto~0}~13 0 28 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 1 )(i 0))))))
				(_port (_internal DATA_OUT ~STD_LOGIC_VECTOR{BUS_SIZE-1~downto~0}~13 0 28 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT 0 48 (_component spi_master )
		(_generic
			((BUS_SIZE)(_code 2))
		)
		(_port
			((CLK)(CLK))
			((CE)(CE))
			((ENABLE)(ENABLE))
			((RESET)(RESET))
			((MISO)(MISO))
			((MOSI)(MOSI))
			((SCK)(SCK))
			((DATA_READY)(DATA_READY))
			((DATA_OUT)(DATA_OUT))
		)
		(_use (_entity . spi_master)
			(_generic
				((BUS_SIZE)(_code 3))
			)
			(_port
				((CLK)(CLK))
				((CE)(CE))
				((ENABLE)(ENABLE))
				((RESET)(RESET))
				((MISO)(MISO))
				((MOSI)(MOSI))
				((SCK)(SCK))
				((DATA_READY)(DATA_READY))
				((DATA_OUT)(DATA_OUT))
			)
		)
	)
	(_object
		(_generic (_internal BUS_SIZE ~extSTD.STANDARD.INTEGER 0 11 \18\ (_entity ((i 18)))))
		(_signal (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 32 (_architecture (_uni ))))
		(_signal (_internal CE ~extieee.std_logic_1164.STD_LOGIC 0 33 (_architecture (_uni ))))
		(_signal (_internal ENABLE ~extieee.std_logic_1164.STD_LOGIC 0 34 (_architecture (_uni ))))
		(_signal (_internal RESET ~extieee.std_logic_1164.STD_LOGIC 0 35 (_architecture (_uni ))))
		(_signal (_internal MISO ~extieee.std_logic_1164.STD_LOGIC 0 36 (_architecture (_uni ))))
		(_signal (_internal MOSI ~extieee.std_logic_1164.STD_LOGIC 0 38 (_architecture (_uni ))))
		(_signal (_internal SCK ~extieee.std_logic_1164.STD_LOGIC 0 39 (_architecture (_uni ))))
		(_signal (_internal DATA_READY ~extieee.std_logic_1164.STD_LOGIC 0 40 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{BUS_SIZE-1~downto~0}~132 0 41 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 4 )(i 0))))))
		(_signal (_internal DATA_OUT ~STD_LOGIC_VECTOR{BUS_SIZE-1~downto~0}~132 0 41 (_architecture (_uni ))))
		(_process
			(STIMULUS(_architecture 0 0 66 (_process (_wait_for)(_target(2)(3)(4)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . TB_ARCHITECTURE 5 -1
	)
)
I 000043 55 666 0 testbench_for_spi_master
(_configuration VHDL (testbench_for_spi_master 0 122 (spi_master_tb))
	(_version vb4)
	(_time 1487324032107 2017.02.17 10:33:52)
	(_source (\./../src/TestBench/spi_master_TB.vhd\))
	(_use (std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	(_code 1a1f1d1d4e4c4d0d1e1b08404e1c4f1c191c121f4c)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT
			(_entity . spi_master logic
				(_port
					((CLK)(CLK))
					((CE)(CE))
					((ENABLE)(ENABLE))
					((RESET)(RESET))
					((MISO)(MISO))
					((MOSI)(MOSI))
					((SCK)(SCK))
					((DATA_READY)(DATA_READY))
					((DATA_OUT)(DATA_OUT))
				)
			)
		)
	)
)
V 000056 55 3798          1487324080168 TB_ARCHITECTURE
(_unit VHDL (spi_master_tb 0 8 (tb_architecture 0 14 ))
	(_version vb4)
	(_time 1487324080169 2017.02.17 10:34:40)
	(_source (\./../src/TestBench/spi_master_TB.vhd\))
	(_use (std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	(_code da898c898b8d87cf8bdb9e808addd9dddedcdfddd8)
	(_entity
		(_time 1487322974017)
		(_use (std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	)
	(_component
		(spi_master
			(_object
				(_generic (_internal BUS_SIZE ~extSTD.STANDARD.INTEGER 0 18 (_entity -1 ((i 18)))))
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 20 (_entity (_in ))))
				(_port (_internal CE ~extieee.std_logic_1164.STD_LOGIC 0 21 (_entity (_in ))))
				(_port (_internal ENABLE ~extieee.std_logic_1164.STD_LOGIC 0 22 (_entity (_in ))))
				(_port (_internal RESET ~extieee.std_logic_1164.STD_LOGIC 0 23 (_entity (_in ))))
				(_port (_internal MISO ~extieee.std_logic_1164.STD_LOGIC 0 24 (_entity (_in ))))
				(_port (_internal MOSI ~extieee.std_logic_1164.STD_LOGIC 0 25 (_entity (_out ))))
				(_port (_internal SCK ~extieee.std_logic_1164.STD_LOGIC 0 26 (_entity (_out ))))
				(_port (_internal DATA_READY ~extieee.std_logic_1164.STD_LOGIC 0 27 (_entity (_out ))))
				(_type (_internal ~STD_LOGIC_VECTOR{BUS_SIZE-1~downto~0}~13 0 28 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 1 )(i 0))))))
				(_port (_internal DATA_OUT ~STD_LOGIC_VECTOR{BUS_SIZE-1~downto~0}~13 0 28 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT 0 48 (_component spi_master )
		(_generic
			((BUS_SIZE)(_code 2))
		)
		(_port
			((CLK)(CLK))
			((CE)(CE))
			((ENABLE)(ENABLE))
			((RESET)(RESET))
			((MISO)(MISO))
			((MOSI)(MOSI))
			((SCK)(SCK))
			((DATA_READY)(DATA_READY))
			((DATA_OUT)(DATA_OUT))
		)
		(_use (_entity . spi_master)
			(_generic
				((BUS_SIZE)(_code 3))
			)
			(_port
				((CLK)(CLK))
				((CE)(CE))
				((ENABLE)(ENABLE))
				((RESET)(RESET))
				((MISO)(MISO))
				((MOSI)(MOSI))
				((SCK)(SCK))
				((DATA_READY)(DATA_READY))
				((DATA_OUT)(DATA_OUT))
			)
		)
	)
	(_object
		(_generic (_internal BUS_SIZE ~extSTD.STANDARD.INTEGER 0 11 \18\ (_entity ((i 18)))))
		(_signal (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 32 (_architecture (_uni ))))
		(_signal (_internal CE ~extieee.std_logic_1164.STD_LOGIC 0 33 (_architecture (_uni ))))
		(_signal (_internal ENABLE ~extieee.std_logic_1164.STD_LOGIC 0 34 (_architecture (_uni ))))
		(_signal (_internal RESET ~extieee.std_logic_1164.STD_LOGIC 0 35 (_architecture (_uni ))))
		(_signal (_internal MISO ~extieee.std_logic_1164.STD_LOGIC 0 36 (_architecture (_uni ))))
		(_signal (_internal MOSI ~extieee.std_logic_1164.STD_LOGIC 0 38 (_architecture (_uni ))))
		(_signal (_internal SCK ~extieee.std_logic_1164.STD_LOGIC 0 39 (_architecture (_uni ))))
		(_signal (_internal DATA_READY ~extieee.std_logic_1164.STD_LOGIC 0 40 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{BUS_SIZE-1~downto~0}~132 0 41 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 4 )(i 0))))))
		(_signal (_internal DATA_OUT ~STD_LOGIC_VECTOR{BUS_SIZE-1~downto~0}~132 0 41 (_architecture (_uni ))))
		(_process
			(STIMULUS(_architecture 0 0 66 (_process (_wait_for)(_target(2)(3)(4)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . TB_ARCHITECTURE 5 -1
	)
)
V 000043 55 666 0 testbench_for_spi_master
(_configuration VHDL (testbench_for_spi_master 0 122 (spi_master_tb))
	(_version vb4)
	(_time 1487324080182 2017.02.17 10:34:40)
	(_source (\./../src/TestBench/spi_master_TB.vhd\))
	(_use (std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	(_code e9bab8bae5bfbefeede8fbb3bdefbcefeaefe1ecbf)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT
			(_entity . spi_master logic
				(_port
					((CLK)(CLK))
					((CE)(CE))
					((ENABLE)(ENABLE))
					((RESET)(RESET))
					((MISO)(MISO))
					((MOSI)(MOSI))
					((SCK)(SCK))
					((DATA_READY)(DATA_READY))
					((DATA_OUT)(DATA_OUT))
				)
			)
		)
	)
)
I 000056 55 3683          1487324266280 TB_ARCHITECTURE
(_unit VHDL (top_tb 0 9 (tb_architecture 0 12 ))
	(_version vb4)
	(_time 1487324266281 2017.02.17 10:37:46)
	(_source (\./../src/TestBench/top_TB.vhd\))
	(_use (std(standard))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	(_code e6b3e7b5b6b0b2f3b7b0f2bcb5e1e2e0b0e1e6e3b0)
	(_entity
		(_time 1487324266278)
		(_use (std(standard))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	)
	(_component
		(top
			(_object
				(_port (_internal CE ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_in ))))
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 17 (_entity (_in ))))
				(_port (_internal ENABLE ~extieee.std_logic_1164.STD_LOGIC 0 18 (_entity (_in ))))
				(_port (_internal MISO ~extieee.std_logic_1164.STD_LOGIC 0 19 (_entity (_in ))))
				(_port (_internal RESET ~extieee.std_logic_1164.STD_LOGIC 0 20 (_entity (_in ))))
				(_port (_internal HUNDREDS ~extieee.std_logic_1164.STD_LOGIC 0 21 (_entity (_out ))))
				(_port (_internal LED_BIT0 ~extieee.std_logic_1164.STD_LOGIC 0 22 (_entity (_out ))))
				(_port (_internal LED_BIT1 ~extieee.std_logic_1164.STD_LOGIC 0 23 (_entity (_out ))))
				(_port (_internal MOSI ~extieee.std_logic_1164.STD_LOGIC 0 24 (_entity (_out ))))
				(_port (_internal ONES ~extieee.std_logic_1164.STD_LOGIC 0 25 (_entity (_out ))))
				(_port (_internal SCK ~extieee.std_logic_1164.STD_LOGIC 0 26 (_entity (_out ))))
				(_port (_internal TENS ~extieee.std_logic_1164.STD_LOGIC 0 27 (_entity (_out ))))
				(_port (_internal THOUSANDS ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT 0 52 (_component top )
		(_port
			((CE)(CE))
			((CLK)(CLK))
			((ENABLE)(ENABLE))
			((MISO)(MISO))
			((RESET)(RESET))
			((HUNDREDS)(HUNDREDS))
			((LED_BIT0)(LED_BIT0))
			((LED_BIT1)(LED_BIT1))
			((MOSI)(MOSI))
			((ONES)(ONES))
			((SCK)(SCK))
			((TENS)(TENS))
			((THOUSANDS)(THOUSANDS))
		)
		(_use (_entity . top)
		)
	)
	(_object
		(_signal (_internal CE ~extieee.std_logic_1164.STD_LOGIC 0 32 (_architecture (_uni ))))
		(_signal (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 33 (_architecture (_uni ))))
		(_signal (_internal ENABLE ~extieee.std_logic_1164.STD_LOGIC 0 34 (_architecture (_uni ))))
		(_signal (_internal MISO ~extieee.std_logic_1164.STD_LOGIC 0 35 (_architecture (_uni ))))
		(_signal (_internal RESET ~extieee.std_logic_1164.STD_LOGIC 0 36 (_architecture (_uni ))))
		(_signal (_internal HUNDREDS ~extieee.std_logic_1164.STD_LOGIC 0 38 (_architecture (_uni ))))
		(_signal (_internal LED_BIT0 ~extieee.std_logic_1164.STD_LOGIC 0 39 (_architecture (_uni ))))
		(_signal (_internal LED_BIT1 ~extieee.std_logic_1164.STD_LOGIC 0 40 (_architecture (_uni ))))
		(_signal (_internal MOSI ~extieee.std_logic_1164.STD_LOGIC 0 41 (_architecture (_uni ))))
		(_signal (_internal ONES ~extieee.std_logic_1164.STD_LOGIC 0 42 (_architecture (_uni ))))
		(_signal (_internal SCK ~extieee.std_logic_1164.STD_LOGIC 0 43 (_architecture (_uni ))))
		(_signal (_internal TENS ~extieee.std_logic_1164.STD_LOGIC 0 44 (_architecture (_uni ))))
		(_signal (_internal THOUSANDS ~extieee.std_logic_1164.STD_LOGIC 0 45 (_architecture (_uni ))))
		(_process
			(STIMULUS(_architecture 0 0 70 (_process (_wait_for)(_target(2)(3)(4)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . TB_ARCHITECTURE 1 -1
	)
)
I 000036 55 434 0 testbench_for_top
(_configuration VHDL (testbench_for_top 0 125 (top_tb))
	(_version vb4)
	(_time 1487324266284 2017.02.17 10:37:46)
	(_source (\./../src/TestBench/top_TB.vhd\))
	(_use (std(standard))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	(_code e6b3e7b5e5b0b1f1e2e7f4bcb2e0b3e0e5e0eee3b0)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT
			(_entity . top top
			)
		)
	)
)
I 000051 55 1510          1487324272767 Behavioral
(_unit VHDL (bcd2led 0 7 (behavioral 0 15 ))
	(_version vb4)
	(_time 1487324272768 2017.02.17 10:37:52)
	(_source (\./../src/hex2led.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 40151442431710534043031a144644464246434644)
	(_entity
		(_time 1485431500310)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in )(_event))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal bcd ~STD_LOGIC_VECTOR{3~downto~0}~12 0 10 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_port (_internal segment7 ~STD_LOGIC_VECTOR{6~downto~0}~12 0 11 (_entity (_out ))))
		(_process
			(line__18(_architecture 0 0 18 (_process (_target(2))(_sensitivity(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_static
		(33686018 197122 )
		(50463235 197379 )
		(33751554 131842 )
		(33686018 131843 )
		(50463235 131587 )
		(33686274 131587 )
		(33686274 131586 )
		(50463234 197379 )
		(33686018 131586 )
		(33686018 131587 )
		(50529027 197379 )
	)
	(_model . Behavioral 1 -1
	)
)
I 000051 55 2350          1487324272988 Behavioral
(_unit VHDL (bin2bcd_12bit 0 6 (behavioral 0 15 ))
	(_version vb4)
	(_time 1487324272989 2017.02.17 10:37:52)
	(_source (\./../src/bin2bcd.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code 1a48181d424d1b091c480840481c1e1f4c191b1918)
	(_entity
		(_time 1485430618458)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{11~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 11)(i 0))))))
		(_port (_internal binIN ~STD_LOGIC_VECTOR{11~downto~0}~12 0 7 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal ones ~STD_LOGIC_VECTOR{3~downto~0}~12 0 8 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~122 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal tens ~STD_LOGIC_VECTOR{3~downto~0}~122 0 9 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~124 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal hundreds ~STD_LOGIC_VECTOR{3~downto~0}~124 0 10 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~126 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal thousands ~STD_LOGIC_VECTOR{3~downto~0}~126 0 11 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{11~downto~0}~13 0 22 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 11)(i 0))))))
		(_variable (_internal temp ~STD_LOGIC_VECTOR{11~downto~0}~13 0 22 (_process 0 )))
		(_type (_internal ~UNSIGNED{15~downto~0}~13 0 30 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_variable (_internal bcd ~UNSIGNED{15~downto~0}~13 0 30 (_process 0 ((_others(i 2))))))
		(_process
			(bcd1(_architecture 0 0 19 (_process (_simple)(_target(1)(2)(3)(4))(_sensitivity(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(33686018 33686018 33686018 33686018 )
	)
	(_model . Behavioral 1 -1
	)
)
I 000046 55 2699          1487324273269 logic
(_unit VHDL (decoder 0 6 (logic 0 22 ))
	(_version vb4)
	(_time 1487324273270 2017.02.17 10:37:53)
	(_source (\./../src/decoder.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 336136363564642567642769673431353735363530)
	(_entity
		(_time 1485431252700)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_generic (_internal BUS_SIZE ~extSTD.STANDARD.INTEGER 0 8 \18\ (_entity ((i 18)))))
		(_port (_internal READY ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in )(_event))))
		(_port (_internal RESET ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{BUS_SIZE-1~downto~0}~12 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 4 )(i 0))))))
		(_port (_internal DATA_IN ~STD_LOGIC_VECTOR{BUS_SIZE-1~downto~0}~12 0 13 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{11~downto~0}~12 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 11)(i 0))))))
		(_port (_internal TOTAL_PART ~STD_LOGIC_VECTOR{11~downto~0}~12 0 15 (_entity (_out ))))
		(_port (_internal FRACTION_PART0 ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_out ))))
		(_port (_internal FRACTION_PART1 ~extieee.std_logic_1164.STD_LOGIC 0 17 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{11~downto~0}~13 0 23 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 11)(i 0))))))
		(_signal (_internal TOTAL_PART_INT ~STD_LOGIC_VECTOR{11~downto~0}~13 0 23 (_architecture (_uni ))))
		(_signal (_internal FRACTION_PART_INT0 ~extieee.std_logic_1164.STD_LOGIC 0 24 (_architecture (_uni ))))
		(_signal (_internal FRACTION_PART_INT1 ~extieee.std_logic_1164.STD_LOGIC 0 25 (_architecture (_uni ))))
		(_process
			(line__27(_architecture 0 0 27 (_process (_target(6)(7)(8)(3)(4)(5))(_sensitivity(0)(1)(2(d_17_7))(2(5))(2(6)))(_dssslsensitivity 2))))
			(line__40(_architecture 1 0 40 (_assignment (_simple)(_alias((TOTAL_PART)(TOTAL_PART_INT)))(_target(3))(_sensitivity(6)))))
			(line__41(_architecture 2 0 41 (_assignment (_simple)(_alias((FRACTION_PART1)(FRACTION_PART_INT1)))(_simpleassign BUF)(_target(5))(_sensitivity(8)))))
			(line__42(_architecture 3 0 42 (_assignment (_simple)(_alias((FRACTION_PART0)(FRACTION_PART_INT0)))(_simpleassign BUF)(_target(4))(_sensitivity(7)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_static
		(33686018 33686018 33686018 )
	)
	(_model . logic 5 -1
	)
)
I 000046 55 2889          1487324273536 logic
(_unit VHDL (memory 0 7 (logic 0 23 ))
	(_version vb4)
	(_time 1487324273537 2017.02.17 10:37:53)
	(_source (\./../src/memory.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(NUMERIC_STD)))
	(_code 3c6e6a396a6b3c2a6e3e2e67643a683a393a683a6a)
	(_entity
		(_time 1485428954625)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(NUMERIC_STD)))
	)
	(_object
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in )(_event))))
		(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in ))))
		(_port (_internal new_data ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{17~downto~0}~12 0 14 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 17)(i 0))))))
		(_port (_internal data_in ~STD_LOGIC_VECTOR{17~downto~0}~12 0 14 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{17~downto~0}~122 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 17)(i 0))))))
		(_port (_internal data_out ~STD_LOGIC_VECTOR{17~downto~0}~122 0 15 (_entity (_out ))))
		(_port (_internal ready ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_out ))))
		(_type (_internal machine 0 24 (_enum1 collect send (_to (i 0)(i 1)))))
		(_signal (_internal state machine 0 25 (_architecture (_uni ))))
		(_signal (_internal ready_sig ~extieee.std_logic_1164.STD_LOGIC 0 27 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{27~downto~0}~13 0 28 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 27)(i 0))))))
		(_signal (_internal data ~STD_LOGIC_VECTOR{27~downto~0}~13 0 28 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{17~downto~0}~13 0 29 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 17)(i 0))))))
		(_signal (_internal data_processed ~STD_LOGIC_VECTOR{17~downto~0}~13 0 29 (_architecture (_uni ))))
		(_variable (_internal count ~extSTD.STANDARD.INTEGER 0 32 (_process 0 )))
		(_process
			(line__31(_architecture 0 0 31 (_process (_simple)(_target(6)(7)(8)(9))(_sensitivity(0)(1))(_read(6)(8)(2)(3)))))
			(line__69(_architecture 1 0 69 (_assignment (_simple)(_alias((data_out)(data_processed)))(_target(4))(_sensitivity(9)))))
			(line__70(_architecture 2 0 70 (_assignment (_simple)(_alias((ready)(ready_sig)))(_simpleassign BUF)(_target(5))(_sensitivity(7)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
	)
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 )
		(33686018 33686018 33686018 33686018 514 )
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 )
	)
	(_model . logic 3 -1
	)
)
I 000050 55 1602          1487324273802 Prescaler
(_unit VHDL (prescaler 0 20 (prescaler 0 31 ))
	(_version vb4)
	(_time 1487324273803 2017.02.17 10:37:53)
	(_source (\./../src/clk_prescaler.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 46154545421117514746551c164015404341444146)
	(_entity
		(_time 1485426536699)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 22 (_entity (_in )(_event))))
		(_port (_internal CE ~extieee.std_logic_1164.STD_LOGIC 0 23 (_entity (_in ))))
		(_port (_internal CLR ~extieee.std_logic_1164.STD_LOGIC 0 24 (_entity (_in ))))
		(_port (_internal CEO ~extieee.std_logic_1164.STD_LOGIC 0 25 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~13 0 33 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_signal (_internal DIVIDER ~STD_LOGIC_VECTOR{5~downto~0}~13 0 33 (_architecture (_uni ))))
		(_constant (_internal divide_factor ~extSTD.STANDARD.INTEGER 0 34 (_architecture ((i 50)))))
		(_process
			(line__38(_architecture 0 0 38 (_process (_target(4))(_sensitivity(0)(2)(4)(1))(_dssslsensitivity 2))))
			(line__53(_architecture 1 0 53 (_assignment (_simple)(_target(3))(_sensitivity(4)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
	)
	(_static
		(33686018 514 )
		(33686018 514 )
	)
	(_model . Prescaler 2 -1
	)
)
I 000046 55 3657          1487324274067 logic
(_unit VHDL (spi_master 0 6 (logic 0 26 ))
	(_version vb4)
	(_time 1487324274068 2017.02.17 10:37:54)
	(_source (\./../src/spi_interface.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 4f1c484c1918125a1c1c0b151f484c484b494a484d)
	(_entity
		(_time 1485428892680)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_generic (_internal BUS_SIZE ~extSTD.STANDARD.INTEGER 0 8 \18\ (_entity ((i 18)))))
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in )(_event))))
		(_port (_internal CE ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in ))))
		(_port (_internal ENABLE ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
		(_port (_internal RESET ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
		(_port (_internal MISO ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_in ))))
		(_port (_internal MOSI ~extieee.std_logic_1164.STD_LOGIC 0 17 (_entity (_out ))))
		(_port (_internal SCK ~extieee.std_logic_1164.STD_LOGIC 0 18 (_entity (_out ))))
		(_port (_internal DATA_READY ~extieee.std_logic_1164.STD_LOGIC 0 19 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{BUS_SIZE-1~downto~0}~12 0 21 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 5 )(i 0))))))
		(_port (_internal DATA_OUT ~STD_LOGIC_VECTOR{BUS_SIZE-1~downto~0}~12 0 21 (_entity (_out ))))
		(_type (_internal machine 0 29 (_enum1 ready execute (_to (i 0)(i 1)))))
		(_signal (_internal state machine 0 30 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{BUS_SIZE-1~downto~0}~13 0 31 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 6 )(i 0))))))
		(_signal (_internal DATA ~STD_LOGIC_VECTOR{BUS_SIZE-1~downto~0}~13 0 31 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~13 0 32 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_signal (_internal DATA_COUNTER_VEC ~STD_LOGIC_VECTOR{5~downto~0}~13 0 32 (_architecture (_uni ))))
		(_signal (_internal MOSI_INTERNAL ~extieee.std_logic_1164.STD_LOGIC 0 33 (_architecture (_uni ))))
		(_signal (_internal SCK_INTERNAL ~extieee.std_logic_1164.STD_LOGIC 0 34 (_architecture (_uni ))))
		(_signal (_internal READY_INTERNAL ~extieee.std_logic_1164.STD_LOGIC 0 35 (_architecture (_uni ))))
		(_constant (_internal convert_time ~extSTD.STANDARD.INTEGER 0 36 (_architecture ((i 200)))))
		(_variable (_internal cpu_counter ~extSTD.STANDARD.INTEGER 0 39 (_process 0 ((i 0)))))
		(_variable (_internal data_counter ~extSTD.STANDARD.INTEGER 0 40 (_process 0 ((i 0)))))
		(_process
			(line__38(_architecture 0 0 38 (_process (_simple)(_target(9)(10)(11)(12)(13)(14)(5))(_sensitivity(0)(3))(_read(9)(10(_range 7))(11)(13)(1)(4)))))
			(line__91(_architecture 1 0 91 (_assignment (_simple)(_alias((DATA_READY)(READY_INTERNAL)))(_simpleassign BUF)(_target(7))(_sensitivity(14)))))
			(line__92(_architecture 2 0 92 (_assignment (_simple)(_target(8))(_sensitivity(10)))))
			(line__93(_architecture 3 0 93 (_assignment (_simple)(_alias((MOSI)(MOSI_INTERNAL)))(_simpleassign BUF)(_target(5))(_sensitivity(12)))))
			(line__94(_architecture 4 0 94 (_assignment (_simple)(_alias((SCK)(SCK_INTERNAL)))(_simpleassign BUF)(_target(6))(_sensitivity(13)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_static
		(33686018 514 )
		(33686018 514 )
	)
	(_model . logic 8 -1
	)
)
I 000044 55 15092         1487324274550 top
(_unit VHDL (top 0 28 (top 0 46 ))
	(_version vb4)
	(_time 1487324274551 2017.02.17 10:37:54)
	(_source (\./../compile/top.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 326130376664662563627469633536346435323536)
	(_entity
		(_time 1485431925571)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_component
		(spi_master
			(_object
				(_generic (_internal BUS_SIZE ~extSTD.STANDARD.INTEGER 0 99 (_entity -1 ((i 18)))))
				(_port (_internal CE ~extieee.std_logic_1164.STD_LOGIC 0 102 (_entity (_in ))))
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 103 (_entity (_in ))))
				(_port (_internal ENABLE ~extieee.std_logic_1164.STD_LOGIC 0 104 (_entity (_in ))))
				(_port (_internal MISO ~extieee.std_logic_1164.STD_LOGIC 0 105 (_entity (_in ))))
				(_port (_internal RESET ~extieee.std_logic_1164.STD_LOGIC 0 106 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{BUS_SIZE-1~downto~0}~1314 0 107 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 0 )(i 0))))))
				(_port (_internal DATA_OUT ~STD_LOGIC_VECTOR{BUS_SIZE-1~downto~0}~1314 0 107 (_entity (_out ))))
				(_port (_internal DATA_READY ~extieee.std_logic_1164.STD_LOGIC 0 108 (_entity (_out ))))
				(_port (_internal MOSI ~extieee.std_logic_1164.STD_LOGIC 0 109 (_entity (_out ))))
				(_port (_internal SCK ~extieee.std_logic_1164.STD_LOGIC 0 110 (_entity (_out ))))
			)
		)
		(Prescaler
			(_object
				(_port (_internal CE ~extieee.std_logic_1164.STD_LOGIC 0 91 (_entity (_in ))))
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 92 (_entity (_in ))))
				(_port (_internal CLR ~extieee.std_logic_1164.STD_LOGIC 0 93 (_entity (_in ))))
				(_port (_internal CEO ~extieee.std_logic_1164.STD_LOGIC 0 94 (_entity (_out ))))
			)
		)
		(memory
			(_object
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 81 (_entity (_in ))))
				(_port (_internal data_in ~STD_LOGIC_VECTOR{17~downto~0}~13 0 82 (_entity (_in ))))
				(_port (_internal new_data ~extieee.std_logic_1164.STD_LOGIC 0 83 (_entity (_in ))))
				(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 84 (_entity (_in ))))
				(_port (_internal data_out ~STD_LOGIC_VECTOR{17~downto~0}~1312 0 85 (_entity (_out ))))
				(_port (_internal ready ~extieee.std_logic_1164.STD_LOGIC 0 86 (_entity (_out ))))
			)
		)
		(decoder
			(_object
				(_generic (_internal BUS_SIZE ~extSTD.STANDARD.INTEGER 0 68 (_entity -1 ((i 18)))))
				(_type (_internal ~STD_LOGIC_VECTOR{BUS_SIZE-1~downto~0}~13 0 71 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 1 )(i 0))))))
				(_port (_internal DATA_IN ~STD_LOGIC_VECTOR{BUS_SIZE-1~downto~0}~13 0 71 (_entity (_in ))))
				(_port (_internal READY ~extieee.std_logic_1164.STD_LOGIC 0 72 (_entity (_in ))))
				(_port (_internal RESET ~extieee.std_logic_1164.STD_LOGIC 0 73 (_entity (_in ))))
				(_port (_internal FRACTION_PART0 ~extieee.std_logic_1164.STD_LOGIC 0 74 (_entity (_out ))))
				(_port (_internal FRACTION_PART1 ~extieee.std_logic_1164.STD_LOGIC 0 75 (_entity (_out ))))
				(_port (_internal TOTAL_PART ~STD_LOGIC_VECTOR{11~downto~0}~1310 0 76 (_entity (_out ))))
			)
		)
		(bin2bcd_12bit
			(_object
				(_port (_internal binIN ~STD_LOGIC_VECTOR{11~downto~0}~13 0 59 (_entity (_in ))))
				(_port (_internal hundreds ~STD_LOGIC_VECTOR{3~downto~0}~132 0 60 (_entity (_out ))))
				(_port (_internal ones ~STD_LOGIC_VECTOR{3~downto~0}~134 0 61 (_entity (_out ))))
				(_port (_internal tens ~STD_LOGIC_VECTOR{3~downto~0}~136 0 62 (_entity (_out ))))
				(_port (_internal thousands ~STD_LOGIC_VECTOR{3~downto~0}~138 0 63 (_entity (_out ))))
			)
		)
		(bcd2led
			(_object
				(_port (_internal bcd ~STD_LOGIC_VECTOR{3~downto~0}~13 0 52 (_entity (_in ))))
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 53 (_entity (_in ))))
				(_port (_internal segment7 ~STD_LOGIC_VECTOR{6~downto~0}~13 0 54 (_entity (_out ))))
			)
		)
	)
	(_instantiation U1 0 157 (_component spi_master )
		(_port
			((CE)(NET51))
			((CLK)(CLK))
			((ENABLE)(ENABLE))
			((MISO)(MISO))
			((RESET)(RESET))
			((DATA_OUT)(BUS144(d_17_0)))
			((DATA_READY)(NET416))
			((MOSI)(MOSI))
			((SCK)(SCK))
		)
		(_use (_entity . spi_master)
			(_port
				((CLK)(CLK))
				((CE)(CE))
				((ENABLE)(ENABLE))
				((RESET)(RESET))
				((MISO)(MISO))
				((MOSI)(MOSI))
				((SCK)(SCK))
				((DATA_READY)(DATA_READY))
				((DATA_OUT)(DATA_OUT))
			)
		)
	)
	(_instantiation U2 0 170 (_component Prescaler )
		(_port
			((CE)(CE))
			((CLK)(CLK))
			((CLR)(RESET))
			((CEO)(NET51))
		)
		(_use (_entity . Prescaler)
			(_port
				((CLK)(CLK))
				((CE)(CE))
				((CLR)(CLR))
				((CEO)(CEO))
			)
		)
	)
	(_instantiation U3 0 178 (_component memory )
		(_port
			((clk)(CLK))
			((data_in)(BUS144))
			((new_data)(NET416))
			((reset)(RESET))
			((data_out)(BUS443))
			((ready)(NET434))
		)
		(_use (_entity . memory)
			(_port
				((clk)(clk))
				((reset)(reset))
				((new_data)(new_data))
				((data_in)(data_in))
				((data_out)(data_out))
				((ready)(ready))
			)
		)
	)
	(_instantiation U4 0 188 (_component decoder )
		(_port
			((DATA_IN)(BUS443(d_17_0)))
			((READY)(NET434))
			((RESET)(RESET))
			((FRACTION_PART0)(LED_BIT0))
			((FRACTION_PART1)(LED_BIT1))
			((TOTAL_PART)(BUS566))
		)
		(_use (_entity . decoder)
			(_port
				((READY)(READY))
				((RESET)(RESET))
				((DATA_IN)(DATA_IN))
				((TOTAL_PART)(TOTAL_PART))
				((FRACTION_PART0)(FRACTION_PART0))
				((FRACTION_PART1)(FRACTION_PART1))
			)
		)
	)
	(_instantiation U5 0 198 (_component bin2bcd_12bit )
		(_port
			((binIN)(BUS566))
			((hundreds)(BUS901))
			((ones)(BUS883))
			((tens)(BUS892))
			((thousands)(BUS906))
		)
		(_use (_entity . bin2bcd_12bit)
			(_port
				((binIN)(binIN))
				((ones)(ones))
				((tens)(tens))
				((hundreds)(hundreds))
				((thousands)(thousands))
			)
		)
	)
	(_instantiation U6 0 207 (_component bcd2led )
		(_port
			((bcd)(BUS883))
			((clk)(CLK))
			((segment7(6))(ONES))
			((segment7(5))(DANGLING_U6_segment7_5))
			((segment7(4))(DANGLING_U6_segment7_4))
			((segment7(3))(DANGLING_U6_segment7_3))
			((segment7(2))(DANGLING_U6_segment7_2))
			((segment7(1))(DANGLING_U6_segment7_1))
			((segment7(0))(DANGLING_U6_segment7_0))
		)
		(_use (_entity . bcd2led)
			(_port
				((clk)(clk))
				((bcd)(bcd))
				((segment7)(segment7))
			)
		)
	)
	(_instantiation U7 0 220 (_component bcd2led )
		(_port
			((bcd)(BUS892))
			((clk)(CLK))
			((segment7(6))(TENS))
			((segment7(5))(DANGLING_U7_segment7_5))
			((segment7(4))(DANGLING_U7_segment7_4))
			((segment7(3))(DANGLING_U7_segment7_3))
			((segment7(2))(DANGLING_U7_segment7_2))
			((segment7(1))(DANGLING_U7_segment7_1))
			((segment7(0))(DANGLING_U7_segment7_0))
		)
		(_use (_entity . bcd2led)
			(_port
				((clk)(clk))
				((bcd)(bcd))
				((segment7)(segment7))
			)
		)
	)
	(_instantiation U8 0 233 (_component bcd2led )
		(_port
			((bcd)(BUS901))
			((clk)(CLK))
			((segment7(6))(HUNDREDS))
			((segment7(5))(DANGLING_U8_segment7_5))
			((segment7(4))(DANGLING_U8_segment7_4))
			((segment7(3))(DANGLING_U8_segment7_3))
			((segment7(2))(DANGLING_U8_segment7_2))
			((segment7(1))(DANGLING_U8_segment7_1))
			((segment7(0))(DANGLING_U8_segment7_0))
		)
		(_use (_entity . bcd2led)
			(_port
				((clk)(clk))
				((bcd)(bcd))
				((segment7)(segment7))
			)
		)
	)
	(_instantiation U9 0 246 (_component bcd2led )
		(_port
			((bcd)(BUS906))
			((clk)(CLK))
			((segment7(6))(THOUSANDS))
			((segment7(5))(DANGLING_U9_segment7_5))
			((segment7(4))(DANGLING_U9_segment7_4))
			((segment7(3))(DANGLING_U9_segment7_3))
			((segment7(2))(DANGLING_U9_segment7_2))
			((segment7(1))(DANGLING_U9_segment7_1))
			((segment7(0))(DANGLING_U9_segment7_0))
		)
		(_use (_entity . bcd2led)
			(_port
				((clk)(clk))
				((bcd)(bcd))
				((segment7)(segment7))
			)
		)
	)
	(_object
		(_port (_internal CE ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_port (_internal ENABLE ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
		(_port (_internal MISO ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
		(_port (_internal RESET ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
		(_port (_internal HUNDREDS ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_out ))))
		(_port (_internal LED_BIT0 ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_out ))))
		(_port (_internal LED_BIT1 ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_out ))))
		(_port (_internal MOSI ~extieee.std_logic_1164.STD_LOGIC 0 38 (_entity (_out ))))
		(_port (_internal ONES ~extieee.std_logic_1164.STD_LOGIC 0 39 (_entity (_out ))))
		(_port (_internal SCK ~extieee.std_logic_1164.STD_LOGIC 0 40 (_entity (_out ))))
		(_port (_internal TENS ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_out ))))
		(_port (_internal THOUSANDS ~extieee.std_logic_1164.STD_LOGIC 0 42 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 52 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~13 0 54 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{11~downto~0}~13 0 59 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 11)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~132 0 60 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~134 0 61 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~136 0 62 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~138 0 63 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{11~downto~0}~1310 0 76 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 11)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{17~downto~0}~13 0 82 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 17)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{17~downto~0}~1312 0 85 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 17)(i 0))))))
		(_signal (_internal NET416 ~extieee.std_logic_1164.STD_LOGIC 0 116 (_architecture (_uni ))))
		(_signal (_internal NET434 ~extieee.std_logic_1164.STD_LOGIC 0 117 (_architecture (_uni ))))
		(_signal (_internal NET51 ~extieee.std_logic_1164.STD_LOGIC 0 118 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{17~downto~0}~1316 0 119 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 17)(i 0))))))
		(_signal (_internal BUS144 ~STD_LOGIC_VECTOR{17~downto~0}~1316 0 119 (_architecture (_uni ))))
		(_signal (_internal BUS443 ~STD_LOGIC_VECTOR{17~downto~0}~1316 0 120 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{11~downto~0}~1318 0 121 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 11)(i 0))))))
		(_signal (_internal BUS566 ~STD_LOGIC_VECTOR{11~downto~0}~1318 0 121 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~1320 0 122 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal BUS883 ~STD_LOGIC_VECTOR{3~downto~0}~1320 0 122 (_architecture (_uni ))))
		(_signal (_internal BUS892 ~STD_LOGIC_VECTOR{3~downto~0}~1320 0 123 (_architecture (_uni ))))
		(_signal (_internal BUS901 ~STD_LOGIC_VECTOR{3~downto~0}~1320 0 124 (_architecture (_uni ))))
		(_signal (_internal BUS906 ~STD_LOGIC_VECTOR{3~downto~0}~1320 0 125 (_architecture (_uni ))))
		(_signal (_internal DANGLING_U6_segment7_5 ~extieee.std_logic_1164.STD_LOGIC 0 128 (_architecture (_uni ))))
		(_signal (_internal DANGLING_U6_segment7_4 ~extieee.std_logic_1164.STD_LOGIC 0 129 (_architecture (_uni ))))
		(_signal (_internal DANGLING_U6_segment7_3 ~extieee.std_logic_1164.STD_LOGIC 0 130 (_architecture (_uni ))))
		(_signal (_internal DANGLING_U6_segment7_2 ~extieee.std_logic_1164.STD_LOGIC 0 131 (_architecture (_uni ))))
		(_signal (_internal DANGLING_U6_segment7_1 ~extieee.std_logic_1164.STD_LOGIC 0 132 (_architecture (_uni ))))
		(_signal (_internal DANGLING_U6_segment7_0 ~extieee.std_logic_1164.STD_LOGIC 0 133 (_architecture (_uni ))))
		(_signal (_internal DANGLING_U7_segment7_5 ~extieee.std_logic_1164.STD_LOGIC 0 134 (_architecture (_uni ))))
		(_signal (_internal DANGLING_U7_segment7_4 ~extieee.std_logic_1164.STD_LOGIC 0 135 (_architecture (_uni ))))
		(_signal (_internal DANGLING_U7_segment7_3 ~extieee.std_logic_1164.STD_LOGIC 0 136 (_architecture (_uni ))))
		(_signal (_internal DANGLING_U7_segment7_2 ~extieee.std_logic_1164.STD_LOGIC 0 137 (_architecture (_uni ))))
		(_signal (_internal DANGLING_U7_segment7_1 ~extieee.std_logic_1164.STD_LOGIC 0 138 (_architecture (_uni ))))
		(_signal (_internal DANGLING_U7_segment7_0 ~extieee.std_logic_1164.STD_LOGIC 0 139 (_architecture (_uni ))))
		(_signal (_internal DANGLING_U8_segment7_5 ~extieee.std_logic_1164.STD_LOGIC 0 140 (_architecture (_uni ))))
		(_signal (_internal DANGLING_U8_segment7_4 ~extieee.std_logic_1164.STD_LOGIC 0 141 (_architecture (_uni ))))
		(_signal (_internal DANGLING_U8_segment7_3 ~extieee.std_logic_1164.STD_LOGIC 0 142 (_architecture (_uni ))))
		(_signal (_internal DANGLING_U8_segment7_2 ~extieee.std_logic_1164.STD_LOGIC 0 143 (_architecture (_uni ))))
		(_signal (_internal DANGLING_U8_segment7_1 ~extieee.std_logic_1164.STD_LOGIC 0 144 (_architecture (_uni ))))
		(_signal (_internal DANGLING_U8_segment7_0 ~extieee.std_logic_1164.STD_LOGIC 0 145 (_architecture (_uni ))))
		(_signal (_internal DANGLING_U9_segment7_5 ~extieee.std_logic_1164.STD_LOGIC 0 146 (_architecture (_uni ))))
		(_signal (_internal DANGLING_U9_segment7_4 ~extieee.std_logic_1164.STD_LOGIC 0 147 (_architecture (_uni ))))
		(_signal (_internal DANGLING_U9_segment7_3 ~extieee.std_logic_1164.STD_LOGIC 0 148 (_architecture (_uni ))))
		(_signal (_internal DANGLING_U9_segment7_2 ~extieee.std_logic_1164.STD_LOGIC 0 149 (_architecture (_uni ))))
		(_signal (_internal DANGLING_U9_segment7_1 ~extieee.std_logic_1164.STD_LOGIC 0 150 (_architecture (_uni ))))
		(_signal (_internal DANGLING_U9_segment7_0 ~extieee.std_logic_1164.STD_LOGIC 0 151 (_architecture (_uni ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . top 2 -1
	)
)
I 000056 55 3683          1487324274751 TB_ARCHITECTURE
(_unit VHDL (top_tb 0 9 (tb_architecture 0 12 ))
	(_version vb4)
	(_time 1487324274752 2017.02.17 10:37:54)
	(_source (\./../src/TestBench/top_TB.vhd\))
	(_use (std(standard))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	(_code fdaeffadffaba9e8acabe9a7aefaf9fbabfafdf8ab)
	(_entity
		(_time 1487324266277)
		(_use (std(standard))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	)
	(_component
		(top
			(_object
				(_port (_internal CE ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_in ))))
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 17 (_entity (_in ))))
				(_port (_internal ENABLE ~extieee.std_logic_1164.STD_LOGIC 0 18 (_entity (_in ))))
				(_port (_internal MISO ~extieee.std_logic_1164.STD_LOGIC 0 19 (_entity (_in ))))
				(_port (_internal RESET ~extieee.std_logic_1164.STD_LOGIC 0 20 (_entity (_in ))))
				(_port (_internal HUNDREDS ~extieee.std_logic_1164.STD_LOGIC 0 21 (_entity (_out ))))
				(_port (_internal LED_BIT0 ~extieee.std_logic_1164.STD_LOGIC 0 22 (_entity (_out ))))
				(_port (_internal LED_BIT1 ~extieee.std_logic_1164.STD_LOGIC 0 23 (_entity (_out ))))
				(_port (_internal MOSI ~extieee.std_logic_1164.STD_LOGIC 0 24 (_entity (_out ))))
				(_port (_internal ONES ~extieee.std_logic_1164.STD_LOGIC 0 25 (_entity (_out ))))
				(_port (_internal SCK ~extieee.std_logic_1164.STD_LOGIC 0 26 (_entity (_out ))))
				(_port (_internal TENS ~extieee.std_logic_1164.STD_LOGIC 0 27 (_entity (_out ))))
				(_port (_internal THOUSANDS ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT 0 52 (_component top )
		(_port
			((CE)(CE))
			((CLK)(CLK))
			((ENABLE)(ENABLE))
			((MISO)(MISO))
			((RESET)(RESET))
			((HUNDREDS)(HUNDREDS))
			((LED_BIT0)(LED_BIT0))
			((LED_BIT1)(LED_BIT1))
			((MOSI)(MOSI))
			((ONES)(ONES))
			((SCK)(SCK))
			((TENS)(TENS))
			((THOUSANDS)(THOUSANDS))
		)
		(_use (_entity . top)
		)
	)
	(_object
		(_signal (_internal CE ~extieee.std_logic_1164.STD_LOGIC 0 32 (_architecture (_uni ))))
		(_signal (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 33 (_architecture (_uni ))))
		(_signal (_internal ENABLE ~extieee.std_logic_1164.STD_LOGIC 0 34 (_architecture (_uni ))))
		(_signal (_internal MISO ~extieee.std_logic_1164.STD_LOGIC 0 35 (_architecture (_uni ))))
		(_signal (_internal RESET ~extieee.std_logic_1164.STD_LOGIC 0 36 (_architecture (_uni ))))
		(_signal (_internal HUNDREDS ~extieee.std_logic_1164.STD_LOGIC 0 38 (_architecture (_uni ))))
		(_signal (_internal LED_BIT0 ~extieee.std_logic_1164.STD_LOGIC 0 39 (_architecture (_uni ))))
		(_signal (_internal LED_BIT1 ~extieee.std_logic_1164.STD_LOGIC 0 40 (_architecture (_uni ))))
		(_signal (_internal MOSI ~extieee.std_logic_1164.STD_LOGIC 0 41 (_architecture (_uni ))))
		(_signal (_internal ONES ~extieee.std_logic_1164.STD_LOGIC 0 42 (_architecture (_uni ))))
		(_signal (_internal SCK ~extieee.std_logic_1164.STD_LOGIC 0 43 (_architecture (_uni ))))
		(_signal (_internal TENS ~extieee.std_logic_1164.STD_LOGIC 0 44 (_architecture (_uni ))))
		(_signal (_internal THOUSANDS ~extieee.std_logic_1164.STD_LOGIC 0 45 (_architecture (_uni ))))
		(_process
			(STIMULUS(_architecture 0 0 70 (_process (_wait_for)(_target(2)(3)(4)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . TB_ARCHITECTURE 1 -1
	)
)
I 000036 55 434 0 testbench_for_top
(_configuration VHDL (testbench_for_top 0 126 (top_tb))
	(_version vb4)
	(_time 1487324362974 2017.02.17 10:39:22)
	(_source (\./../src/TestBench/top_TB.vhd\))
	(_use (std(standard))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	(_code 989dca9795cecf8f9c998ac2cc9ecd9e9b9e909dce)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT
			(_entity . top top
			)
		)
	)
)
I 000056 55 3686          1487324384535 TB_ARCHITECTURE
(_unit VHDL (top_tb 0 9 (tb_architecture 0 12 ))
	(_version vb4)
	(_time 1487324384536 2017.02.17 10:39:44)
	(_source (\./../src/TestBench/top_TB.vhd\))
	(_use (std(standard))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	(_code cfc0c89acf999bda9e9adb959cc8cbc999c8cfca99)
	(_entity
		(_time 1487324266277)
		(_use (std(standard))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	)
	(_component
		(top
			(_object
				(_port (_internal CE ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_in ))))
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 17 (_entity (_in ))))
				(_port (_internal ENABLE ~extieee.std_logic_1164.STD_LOGIC 0 18 (_entity (_in ))))
				(_port (_internal MISO ~extieee.std_logic_1164.STD_LOGIC 0 19 (_entity (_in ))))
				(_port (_internal RESET ~extieee.std_logic_1164.STD_LOGIC 0 20 (_entity (_in ))))
				(_port (_internal HUNDREDS ~extieee.std_logic_1164.STD_LOGIC 0 21 (_entity (_out ))))
				(_port (_internal LED_BIT0 ~extieee.std_logic_1164.STD_LOGIC 0 22 (_entity (_out ))))
				(_port (_internal LED_BIT1 ~extieee.std_logic_1164.STD_LOGIC 0 23 (_entity (_out ))))
				(_port (_internal MOSI ~extieee.std_logic_1164.STD_LOGIC 0 24 (_entity (_out ))))
				(_port (_internal ONES ~extieee.std_logic_1164.STD_LOGIC 0 25 (_entity (_out ))))
				(_port (_internal SCK ~extieee.std_logic_1164.STD_LOGIC 0 26 (_entity (_out ))))
				(_port (_internal TENS ~extieee.std_logic_1164.STD_LOGIC 0 27 (_entity (_out ))))
				(_port (_internal THOUSANDS ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT 0 52 (_component top )
		(_port
			((CE)(CE))
			((CLK)(CLK))
			((ENABLE)(ENABLE))
			((MISO)(MISO))
			((RESET)(RESET))
			((HUNDREDS)(HUNDREDS))
			((LED_BIT0)(LED_BIT0))
			((LED_BIT1)(LED_BIT1))
			((MOSI)(MOSI))
			((ONES)(ONES))
			((SCK)(SCK))
			((TENS)(TENS))
			((THOUSANDS)(THOUSANDS))
		)
		(_use (_entity . top)
		)
	)
	(_object
		(_signal (_internal CE ~extieee.std_logic_1164.STD_LOGIC 0 32 (_architecture (_uni ))))
		(_signal (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 33 (_architecture (_uni ))))
		(_signal (_internal ENABLE ~extieee.std_logic_1164.STD_LOGIC 0 34 (_architecture (_uni ))))
		(_signal (_internal MISO ~extieee.std_logic_1164.STD_LOGIC 0 35 (_architecture (_uni ))))
		(_signal (_internal RESET ~extieee.std_logic_1164.STD_LOGIC 0 36 (_architecture (_uni ))))
		(_signal (_internal HUNDREDS ~extieee.std_logic_1164.STD_LOGIC 0 38 (_architecture (_uni ))))
		(_signal (_internal LED_BIT0 ~extieee.std_logic_1164.STD_LOGIC 0 39 (_architecture (_uni ))))
		(_signal (_internal LED_BIT1 ~extieee.std_logic_1164.STD_LOGIC 0 40 (_architecture (_uni ))))
		(_signal (_internal MOSI ~extieee.std_logic_1164.STD_LOGIC 0 41 (_architecture (_uni ))))
		(_signal (_internal ONES ~extieee.std_logic_1164.STD_LOGIC 0 42 (_architecture (_uni ))))
		(_signal (_internal SCK ~extieee.std_logic_1164.STD_LOGIC 0 43 (_architecture (_uni ))))
		(_signal (_internal TENS ~extieee.std_logic_1164.STD_LOGIC 0 44 (_architecture (_uni ))))
		(_signal (_internal THOUSANDS ~extieee.std_logic_1164.STD_LOGIC 0 45 (_architecture (_uni ))))
		(_process
			(STIMULUS(_architecture 0 0 70 (_process (_wait_for)(_target(0)(2)(3)(4)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . TB_ARCHITECTURE 1 -1
	)
)
I 000036 55 434 0 testbench_for_top
(_configuration VHDL (testbench_for_top 0 126 (top_tb))
	(_version vb4)
	(_time 1487324384548 2017.02.17 10:39:44)
	(_source (\./../src/TestBench/top_TB.vhd\))
	(_use (std(standard))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	(_code dfd0d88d8c8988c8dbdecd858bd98ad9dcd9d7da89)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT
			(_entity . top top
			)
		)
	)
)
I 000051 55 1510          1487324435661 Behavioral
(_unit VHDL (bcd2led 0 7 (behavioral 0 15 ))
	(_version vb4)
	(_time 1487324435662 2017.02.17 10:40:35)
	(_source (\./../src/hex2led.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 8183d18f83d6d1928182c2dbd58785878387828785)
	(_entity
		(_time 1485431500310)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in )(_event))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal bcd ~STD_LOGIC_VECTOR{3~downto~0}~12 0 10 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_port (_internal segment7 ~STD_LOGIC_VECTOR{6~downto~0}~12 0 11 (_entity (_out ))))
		(_process
			(line__18(_architecture 0 0 18 (_process (_target(2))(_sensitivity(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_static
		(33686018 197122 )
		(50463235 197379 )
		(33751554 131842 )
		(33686018 131843 )
		(50463235 131587 )
		(33686274 131587 )
		(33686274 131586 )
		(50463234 197379 )
		(33686018 131586 )
		(33686018 131587 )
		(50529027 197379 )
	)
	(_model . Behavioral 1 -1
	)
)
I 000051 55 2350          1487324435911 Behavioral
(_unit VHDL (bin2bcd_12bit 0 6 (behavioral 0 15 ))
	(_version vb4)
	(_time 1487324435912 2017.02.17 10:40:35)
	(_source (\./../src/bin2bcd.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code 7a782b7b222d7b697c286820287c7e7f2c797b7978)
	(_entity
		(_time 1485430618458)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{11~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 11)(i 0))))))
		(_port (_internal binIN ~STD_LOGIC_VECTOR{11~downto~0}~12 0 7 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal ones ~STD_LOGIC_VECTOR{3~downto~0}~12 0 8 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~122 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal tens ~STD_LOGIC_VECTOR{3~downto~0}~122 0 9 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~124 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal hundreds ~STD_LOGIC_VECTOR{3~downto~0}~124 0 10 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~126 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal thousands ~STD_LOGIC_VECTOR{3~downto~0}~126 0 11 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{11~downto~0}~13 0 22 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 11)(i 0))))))
		(_variable (_internal temp ~STD_LOGIC_VECTOR{11~downto~0}~13 0 22 (_process 0 )))
		(_type (_internal ~UNSIGNED{15~downto~0}~13 0 30 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_variable (_internal bcd ~UNSIGNED{15~downto~0}~13 0 30 (_process 0 ((_others(i 2))))))
		(_process
			(bcd1(_architecture 0 0 19 (_process (_simple)(_target(1)(2)(3)(4))(_sensitivity(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(33686018 33686018 33686018 33686018 )
	)
	(_model . Behavioral 1 -1
	)
)
I 000046 55 2699          1487324436160 logic
(_unit VHDL (decoder 0 6 (logic 0 22 ))
	(_version vb4)
	(_time 1487324436161 2017.02.17 10:40:36)
	(_source (\./../src/decoder.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 74762475752323622023602e207376727072717277)
	(_entity
		(_time 1485431252700)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_generic (_internal BUS_SIZE ~extSTD.STANDARD.INTEGER 0 8 \18\ (_entity ((i 18)))))
		(_port (_internal READY ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in )(_event))))
		(_port (_internal RESET ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{BUS_SIZE-1~downto~0}~12 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 4 )(i 0))))))
		(_port (_internal DATA_IN ~STD_LOGIC_VECTOR{BUS_SIZE-1~downto~0}~12 0 13 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{11~downto~0}~12 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 11)(i 0))))))
		(_port (_internal TOTAL_PART ~STD_LOGIC_VECTOR{11~downto~0}~12 0 15 (_entity (_out ))))
		(_port (_internal FRACTION_PART0 ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_out ))))
		(_port (_internal FRACTION_PART1 ~extieee.std_logic_1164.STD_LOGIC 0 17 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{11~downto~0}~13 0 23 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 11)(i 0))))))
		(_signal (_internal TOTAL_PART_INT ~STD_LOGIC_VECTOR{11~downto~0}~13 0 23 (_architecture (_uni ))))
		(_signal (_internal FRACTION_PART_INT0 ~extieee.std_logic_1164.STD_LOGIC 0 24 (_architecture (_uni ))))
		(_signal (_internal FRACTION_PART_INT1 ~extieee.std_logic_1164.STD_LOGIC 0 25 (_architecture (_uni ))))
		(_process
			(line__27(_architecture 0 0 27 (_process (_target(6)(7)(8)(3)(4)(5))(_sensitivity(0)(1)(2(d_17_7))(2(5))(2(6)))(_dssslsensitivity 2))))
			(line__40(_architecture 1 0 40 (_assignment (_simple)(_alias((TOTAL_PART)(TOTAL_PART_INT)))(_target(3))(_sensitivity(6)))))
			(line__41(_architecture 2 0 41 (_assignment (_simple)(_alias((FRACTION_PART1)(FRACTION_PART_INT1)))(_simpleassign BUF)(_target(5))(_sensitivity(8)))))
			(line__42(_architecture 3 0 42 (_assignment (_simple)(_alias((FRACTION_PART0)(FRACTION_PART_INT0)))(_simpleassign BUF)(_target(4))(_sensitivity(7)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_static
		(33686018 33686018 33686018 )
	)
	(_model . logic 5 -1
	)
)
I 000046 55 2889          1487324436426 logic
(_unit VHDL (memory 0 7 (logic 0 23 ))
	(_version vb4)
	(_time 1487324436427 2017.02.17 10:40:36)
	(_source (\./../src/memory.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(NUMERIC_STD)))
	(_code 7d7f7c7c2c2a7d6b2f7f6f26257b297b787b297b2b)
	(_entity
		(_time 1485428954625)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(NUMERIC_STD)))
	)
	(_object
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in )(_event))))
		(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in ))))
		(_port (_internal new_data ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{17~downto~0}~12 0 14 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 17)(i 0))))))
		(_port (_internal data_in ~STD_LOGIC_VECTOR{17~downto~0}~12 0 14 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{17~downto~0}~122 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 17)(i 0))))))
		(_port (_internal data_out ~STD_LOGIC_VECTOR{17~downto~0}~122 0 15 (_entity (_out ))))
		(_port (_internal ready ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_out ))))
		(_type (_internal machine 0 24 (_enum1 collect send (_to (i 0)(i 1)))))
		(_signal (_internal state machine 0 25 (_architecture (_uni ))))
		(_signal (_internal ready_sig ~extieee.std_logic_1164.STD_LOGIC 0 27 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{27~downto~0}~13 0 28 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 27)(i 0))))))
		(_signal (_internal data ~STD_LOGIC_VECTOR{27~downto~0}~13 0 28 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{17~downto~0}~13 0 29 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 17)(i 0))))))
		(_signal (_internal data_processed ~STD_LOGIC_VECTOR{17~downto~0}~13 0 29 (_architecture (_uni ))))
		(_variable (_internal count ~extSTD.STANDARD.INTEGER 0 32 (_process 0 )))
		(_process
			(line__31(_architecture 0 0 31 (_process (_simple)(_target(6)(7)(8)(9))(_sensitivity(0)(1))(_read(6)(8)(2)(3)))))
			(line__69(_architecture 1 0 69 (_assignment (_simple)(_alias((data_out)(data_processed)))(_target(4))(_sensitivity(9)))))
			(line__70(_architecture 2 0 70 (_assignment (_simple)(_alias((ready)(ready_sig)))(_simpleassign BUF)(_target(5))(_sensitivity(7)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
	)
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 )
		(33686018 33686018 33686018 33686018 514 )
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 )
	)
	(_model . logic 3 -1
	)
)
I 000050 55 1602          1487324436706 Prescaler
(_unit VHDL (prescaler 0 20 (prescaler 0 31 ))
	(_version vb4)
	(_time 1487324436707 2017.02.17 10:40:36)
	(_source (\./../src/clk_prescaler.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 9695c09892c1c781979685ccc690c5909391949196)
	(_entity
		(_time 1485426536699)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 22 (_entity (_in )(_event))))
		(_port (_internal CE ~extieee.std_logic_1164.STD_LOGIC 0 23 (_entity (_in ))))
		(_port (_internal CLR ~extieee.std_logic_1164.STD_LOGIC 0 24 (_entity (_in ))))
		(_port (_internal CEO ~extieee.std_logic_1164.STD_LOGIC 0 25 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~13 0 33 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_signal (_internal DIVIDER ~STD_LOGIC_VECTOR{5~downto~0}~13 0 33 (_architecture (_uni ))))
		(_constant (_internal divide_factor ~extSTD.STANDARD.INTEGER 0 34 (_architecture ((i 50)))))
		(_process
			(line__38(_architecture 0 0 38 (_process (_target(4))(_sensitivity(0)(2)(4)(1))(_dssslsensitivity 2))))
			(line__53(_architecture 1 0 53 (_assignment (_simple)(_target(3))(_sensitivity(4)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
	)
	(_static
		(33686018 514 )
		(33686018 514 )
	)
	(_model . Prescaler 2 -1
	)
)
I 000046 55 3657          1487324436940 logic
(_unit VHDL (spi_master 0 6 (logic 0 26 ))
	(_version vb4)
	(_time 1487324436941 2017.02.17 10:40:36)
	(_source (\./../src/spi_interface.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 8082838f80d7dd95d3d3c4dad08783878486858782)
	(_entity
		(_time 1485428892680)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_generic (_internal BUS_SIZE ~extSTD.STANDARD.INTEGER 0 8 \18\ (_entity ((i 18)))))
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in )(_event))))
		(_port (_internal CE ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in ))))
		(_port (_internal ENABLE ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
		(_port (_internal RESET ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
		(_port (_internal MISO ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_in ))))
		(_port (_internal MOSI ~extieee.std_logic_1164.STD_LOGIC 0 17 (_entity (_out ))))
		(_port (_internal SCK ~extieee.std_logic_1164.STD_LOGIC 0 18 (_entity (_out ))))
		(_port (_internal DATA_READY ~extieee.std_logic_1164.STD_LOGIC 0 19 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{BUS_SIZE-1~downto~0}~12 0 21 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 5 )(i 0))))))
		(_port (_internal DATA_OUT ~STD_LOGIC_VECTOR{BUS_SIZE-1~downto~0}~12 0 21 (_entity (_out ))))
		(_type (_internal machine 0 29 (_enum1 ready execute (_to (i 0)(i 1)))))
		(_signal (_internal state machine 0 30 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{BUS_SIZE-1~downto~0}~13 0 31 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 6 )(i 0))))))
		(_signal (_internal DATA ~STD_LOGIC_VECTOR{BUS_SIZE-1~downto~0}~13 0 31 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~13 0 32 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_signal (_internal DATA_COUNTER_VEC ~STD_LOGIC_VECTOR{5~downto~0}~13 0 32 (_architecture (_uni ))))
		(_signal (_internal MOSI_INTERNAL ~extieee.std_logic_1164.STD_LOGIC 0 33 (_architecture (_uni ))))
		(_signal (_internal SCK_INTERNAL ~extieee.std_logic_1164.STD_LOGIC 0 34 (_architecture (_uni ))))
		(_signal (_internal READY_INTERNAL ~extieee.std_logic_1164.STD_LOGIC 0 35 (_architecture (_uni ))))
		(_constant (_internal convert_time ~extSTD.STANDARD.INTEGER 0 36 (_architecture ((i 200)))))
		(_variable (_internal cpu_counter ~extSTD.STANDARD.INTEGER 0 39 (_process 0 ((i 0)))))
		(_variable (_internal data_counter ~extSTD.STANDARD.INTEGER 0 40 (_process 0 ((i 0)))))
		(_process
			(line__38(_architecture 0 0 38 (_process (_simple)(_target(9)(10)(11)(12)(13)(14)(5))(_sensitivity(0)(3))(_read(9)(10(_range 7))(11)(13)(1)(4)))))
			(line__91(_architecture 1 0 91 (_assignment (_simple)(_alias((DATA_READY)(READY_INTERNAL)))(_simpleassign BUF)(_target(7))(_sensitivity(14)))))
			(line__92(_architecture 2 0 92 (_assignment (_simple)(_target(8))(_sensitivity(10)))))
			(line__93(_architecture 3 0 93 (_assignment (_simple)(_alias((MOSI)(MOSI_INTERNAL)))(_simpleassign BUF)(_target(5))(_sensitivity(12)))))
			(line__94(_architecture 4 0 94 (_assignment (_simple)(_alias((SCK)(SCK_INTERNAL)))(_simpleassign BUF)(_target(6))(_sensitivity(13)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_static
		(33686018 514 )
		(33686018 514 )
	)
	(_model . logic 8 -1
	)
)
I 000044 55 15092         1487324437252 top
(_unit VHDL (top 0 28 (top 0 46 ))
	(_version vb4)
	(_time 1487324437253 2017.02.17 10:40:37)
	(_source (\./../compile/top.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
	(_code b8babdece6eeecafe9e8fee3e9bfbcbeeebfb8bfbc)
	(_entity
		(_time 1485431925571)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_component
		(spi_master
			(_object
				(_generic (_internal BUS_SIZE ~extSTD.STANDARD.INTEGER 0 99 (_entity -1 ((i 18)))))
				(_port (_internal CE ~extieee.std_logic_1164.STD_LOGIC 0 102 (_entity (_in ))))
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 103 (_entity (_in ))))
				(_port (_internal ENABLE ~extieee.std_logic_1164.STD_LOGIC 0 104 (_entity (_in ))))
				(_port (_internal MISO ~extieee.std_logic_1164.STD_LOGIC 0 105 (_entity (_in ))))
				(_port (_internal RESET ~extieee.std_logic_1164.STD_LOGIC 0 106 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{BUS_SIZE-1~downto~0}~1314 0 107 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 0 )(i 0))))))
				(_port (_internal DATA_OUT ~STD_LOGIC_VECTOR{BUS_SIZE-1~downto~0}~1314 0 107 (_entity (_out ))))
				(_port (_internal DATA_READY ~extieee.std_logic_1164.STD_LOGIC 0 108 (_entity (_out ))))
				(_port (_internal MOSI ~extieee.std_logic_1164.STD_LOGIC 0 109 (_entity (_out ))))
				(_port (_internal SCK ~extieee.std_logic_1164.STD_LOGIC 0 110 (_entity (_out ))))
			)
		)
		(Prescaler
			(_object
				(_port (_internal CE ~extieee.std_logic_1164.STD_LOGIC 0 91 (_entity (_in ))))
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 92 (_entity (_in ))))
				(_port (_internal CLR ~extieee.std_logic_1164.STD_LOGIC 0 93 (_entity (_in ))))
				(_port (_internal CEO ~extieee.std_logic_1164.STD_LOGIC 0 94 (_entity (_out ))))
			)
		)
		(memory
			(_object
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 81 (_entity (_in ))))
				(_port (_internal data_in ~STD_LOGIC_VECTOR{17~downto~0}~13 0 82 (_entity (_in ))))
				(_port (_internal new_data ~extieee.std_logic_1164.STD_LOGIC 0 83 (_entity (_in ))))
				(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 84 (_entity (_in ))))
				(_port (_internal data_out ~STD_LOGIC_VECTOR{17~downto~0}~1312 0 85 (_entity (_out ))))
				(_port (_internal ready ~extieee.std_logic_1164.STD_LOGIC 0 86 (_entity (_out ))))
			)
		)
		(decoder
			(_object
				(_generic (_internal BUS_SIZE ~extSTD.STANDARD.INTEGER 0 68 (_entity -1 ((i 18)))))
				(_type (_internal ~STD_LOGIC_VECTOR{BUS_SIZE-1~downto~0}~13 0 71 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 1 )(i 0))))))
				(_port (_internal DATA_IN ~STD_LOGIC_VECTOR{BUS_SIZE-1~downto~0}~13 0 71 (_entity (_in ))))
				(_port (_internal READY ~extieee.std_logic_1164.STD_LOGIC 0 72 (_entity (_in ))))
				(_port (_internal RESET ~extieee.std_logic_1164.STD_LOGIC 0 73 (_entity (_in ))))
				(_port (_internal FRACTION_PART0 ~extieee.std_logic_1164.STD_LOGIC 0 74 (_entity (_out ))))
				(_port (_internal FRACTION_PART1 ~extieee.std_logic_1164.STD_LOGIC 0 75 (_entity (_out ))))
				(_port (_internal TOTAL_PART ~STD_LOGIC_VECTOR{11~downto~0}~1310 0 76 (_entity (_out ))))
			)
		)
		(bin2bcd_12bit
			(_object
				(_port (_internal binIN ~STD_LOGIC_VECTOR{11~downto~0}~13 0 59 (_entity (_in ))))
				(_port (_internal hundreds ~STD_LOGIC_VECTOR{3~downto~0}~132 0 60 (_entity (_out ))))
				(_port (_internal ones ~STD_LOGIC_VECTOR{3~downto~0}~134 0 61 (_entity (_out ))))
				(_port (_internal tens ~STD_LOGIC_VECTOR{3~downto~0}~136 0 62 (_entity (_out ))))
				(_port (_internal thousands ~STD_LOGIC_VECTOR{3~downto~0}~138 0 63 (_entity (_out ))))
			)
		)
		(bcd2led
			(_object
				(_port (_internal bcd ~STD_LOGIC_VECTOR{3~downto~0}~13 0 52 (_entity (_in ))))
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 53 (_entity (_in ))))
				(_port (_internal segment7 ~STD_LOGIC_VECTOR{6~downto~0}~13 0 54 (_entity (_out ))))
			)
		)
	)
	(_instantiation U1 0 157 (_component spi_master )
		(_port
			((CE)(NET51))
			((CLK)(CLK))
			((ENABLE)(ENABLE))
			((MISO)(MISO))
			((RESET)(RESET))
			((DATA_OUT)(BUS144(d_17_0)))
			((DATA_READY)(NET416))
			((MOSI)(MOSI))
			((SCK)(SCK))
		)
		(_use (_entity . spi_master)
			(_port
				((CLK)(CLK))
				((CE)(CE))
				((ENABLE)(ENABLE))
				((RESET)(RESET))
				((MISO)(MISO))
				((MOSI)(MOSI))
				((SCK)(SCK))
				((DATA_READY)(DATA_READY))
				((DATA_OUT)(DATA_OUT))
			)
		)
	)
	(_instantiation U2 0 170 (_component Prescaler )
		(_port
			((CE)(CE))
			((CLK)(CLK))
			((CLR)(RESET))
			((CEO)(NET51))
		)
		(_use (_entity . Prescaler)
			(_port
				((CLK)(CLK))
				((CE)(CE))
				((CLR)(CLR))
				((CEO)(CEO))
			)
		)
	)
	(_instantiation U3 0 178 (_component memory )
		(_port
			((clk)(CLK))
			((data_in)(BUS144))
			((new_data)(NET416))
			((reset)(RESET))
			((data_out)(BUS443))
			((ready)(NET434))
		)
		(_use (_entity . memory)
			(_port
				((clk)(clk))
				((reset)(reset))
				((new_data)(new_data))
				((data_in)(data_in))
				((data_out)(data_out))
				((ready)(ready))
			)
		)
	)
	(_instantiation U4 0 188 (_component decoder )
		(_port
			((DATA_IN)(BUS443(d_17_0)))
			((READY)(NET434))
			((RESET)(RESET))
			((FRACTION_PART0)(LED_BIT0))
			((FRACTION_PART1)(LED_BIT1))
			((TOTAL_PART)(BUS566))
		)
		(_use (_entity . decoder)
			(_port
				((READY)(READY))
				((RESET)(RESET))
				((DATA_IN)(DATA_IN))
				((TOTAL_PART)(TOTAL_PART))
				((FRACTION_PART0)(FRACTION_PART0))
				((FRACTION_PART1)(FRACTION_PART1))
			)
		)
	)
	(_instantiation U5 0 198 (_component bin2bcd_12bit )
		(_port
			((binIN)(BUS566))
			((hundreds)(BUS901))
			((ones)(BUS883))
			((tens)(BUS892))
			((thousands)(BUS906))
		)
		(_use (_entity . bin2bcd_12bit)
			(_port
				((binIN)(binIN))
				((ones)(ones))
				((tens)(tens))
				((hundreds)(hundreds))
				((thousands)(thousands))
			)
		)
	)
	(_instantiation U6 0 207 (_component bcd2led )
		(_port
			((bcd)(BUS883))
			((clk)(CLK))
			((segment7(6))(ONES))
			((segment7(5))(DANGLING_U6_segment7_5))
			((segment7(4))(DANGLING_U6_segment7_4))
			((segment7(3))(DANGLING_U6_segment7_3))
			((segment7(2))(DANGLING_U6_segment7_2))
			((segment7(1))(DANGLING_U6_segment7_1))
			((segment7(0))(DANGLING_U6_segment7_0))
		)
		(_use (_entity . bcd2led)
			(_port
				((clk)(clk))
				((bcd)(bcd))
				((segment7)(segment7))
			)
		)
	)
	(_instantiation U7 0 220 (_component bcd2led )
		(_port
			((bcd)(BUS892))
			((clk)(CLK))
			((segment7(6))(TENS))
			((segment7(5))(DANGLING_U7_segment7_5))
			((segment7(4))(DANGLING_U7_segment7_4))
			((segment7(3))(DANGLING_U7_segment7_3))
			((segment7(2))(DANGLING_U7_segment7_2))
			((segment7(1))(DANGLING_U7_segment7_1))
			((segment7(0))(DANGLING_U7_segment7_0))
		)
		(_use (_entity . bcd2led)
			(_port
				((clk)(clk))
				((bcd)(bcd))
				((segment7)(segment7))
			)
		)
	)
	(_instantiation U8 0 233 (_component bcd2led )
		(_port
			((bcd)(BUS901))
			((clk)(CLK))
			((segment7(6))(HUNDREDS))
			((segment7(5))(DANGLING_U8_segment7_5))
			((segment7(4))(DANGLING_U8_segment7_4))
			((segment7(3))(DANGLING_U8_segment7_3))
			((segment7(2))(DANGLING_U8_segment7_2))
			((segment7(1))(DANGLING_U8_segment7_1))
			((segment7(0))(DANGLING_U8_segment7_0))
		)
		(_use (_entity . bcd2led)
			(_port
				((clk)(clk))
				((bcd)(bcd))
				((segment7)(segment7))
			)
		)
	)
	(_instantiation U9 0 246 (_component bcd2led )
		(_port
			((bcd)(BUS906))
			((clk)(CLK))
			((segment7(6))(THOUSANDS))
			((segment7(5))(DANGLING_U9_segment7_5))
			((segment7(4))(DANGLING_U9_segment7_4))
			((segment7(3))(DANGLING_U9_segment7_3))
			((segment7(2))(DANGLING_U9_segment7_2))
			((segment7(1))(DANGLING_U9_segment7_1))
			((segment7(0))(DANGLING_U9_segment7_0))
		)
		(_use (_entity . bcd2led)
			(_port
				((clk)(clk))
				((bcd)(bcd))
				((segment7)(segment7))
			)
		)
	)
	(_object
		(_port (_internal CE ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_port (_internal ENABLE ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
		(_port (_internal MISO ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
		(_port (_internal RESET ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
		(_port (_internal HUNDREDS ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_out ))))
		(_port (_internal LED_BIT0 ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_out ))))
		(_port (_internal LED_BIT1 ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_out ))))
		(_port (_internal MOSI ~extieee.std_logic_1164.STD_LOGIC 0 38 (_entity (_out ))))
		(_port (_internal ONES ~extieee.std_logic_1164.STD_LOGIC 0 39 (_entity (_out ))))
		(_port (_internal SCK ~extieee.std_logic_1164.STD_LOGIC 0 40 (_entity (_out ))))
		(_port (_internal TENS ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_out ))))
		(_port (_internal THOUSANDS ~extieee.std_logic_1164.STD_LOGIC 0 42 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 52 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~13 0 54 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{11~downto~0}~13 0 59 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 11)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~132 0 60 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~134 0 61 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~136 0 62 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~138 0 63 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{11~downto~0}~1310 0 76 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 11)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{17~downto~0}~13 0 82 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 17)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{17~downto~0}~1312 0 85 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 17)(i 0))))))
		(_signal (_internal NET416 ~extieee.std_logic_1164.STD_LOGIC 0 116 (_architecture (_uni ))))
		(_signal (_internal NET434 ~extieee.std_logic_1164.STD_LOGIC 0 117 (_architecture (_uni ))))
		(_signal (_internal NET51 ~extieee.std_logic_1164.STD_LOGIC 0 118 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{17~downto~0}~1316 0 119 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 17)(i 0))))))
		(_signal (_internal BUS144 ~STD_LOGIC_VECTOR{17~downto~0}~1316 0 119 (_architecture (_uni ))))
		(_signal (_internal BUS443 ~STD_LOGIC_VECTOR{17~downto~0}~1316 0 120 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{11~downto~0}~1318 0 121 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 11)(i 0))))))
		(_signal (_internal BUS566 ~STD_LOGIC_VECTOR{11~downto~0}~1318 0 121 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~1320 0 122 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal BUS883 ~STD_LOGIC_VECTOR{3~downto~0}~1320 0 122 (_architecture (_uni ))))
		(_signal (_internal BUS892 ~STD_LOGIC_VECTOR{3~downto~0}~1320 0 123 (_architecture (_uni ))))
		(_signal (_internal BUS901 ~STD_LOGIC_VECTOR{3~downto~0}~1320 0 124 (_architecture (_uni ))))
		(_signal (_internal BUS906 ~STD_LOGIC_VECTOR{3~downto~0}~1320 0 125 (_architecture (_uni ))))
		(_signal (_internal DANGLING_U6_segment7_5 ~extieee.std_logic_1164.STD_LOGIC 0 128 (_architecture (_uni ))))
		(_signal (_internal DANGLING_U6_segment7_4 ~extieee.std_logic_1164.STD_LOGIC 0 129 (_architecture (_uni ))))
		(_signal (_internal DANGLING_U6_segment7_3 ~extieee.std_logic_1164.STD_LOGIC 0 130 (_architecture (_uni ))))
		(_signal (_internal DANGLING_U6_segment7_2 ~extieee.std_logic_1164.STD_LOGIC 0 131 (_architecture (_uni ))))
		(_signal (_internal DANGLING_U6_segment7_1 ~extieee.std_logic_1164.STD_LOGIC 0 132 (_architecture (_uni ))))
		(_signal (_internal DANGLING_U6_segment7_0 ~extieee.std_logic_1164.STD_LOGIC 0 133 (_architecture (_uni ))))
		(_signal (_internal DANGLING_U7_segment7_5 ~extieee.std_logic_1164.STD_LOGIC 0 134 (_architecture (_uni ))))
		(_signal (_internal DANGLING_U7_segment7_4 ~extieee.std_logic_1164.STD_LOGIC 0 135 (_architecture (_uni ))))
		(_signal (_internal DANGLING_U7_segment7_3 ~extieee.std_logic_1164.STD_LOGIC 0 136 (_architecture (_uni ))))
		(_signal (_internal DANGLING_U7_segment7_2 ~extieee.std_logic_1164.STD_LOGIC 0 137 (_architecture (_uni ))))
		(_signal (_internal DANGLING_U7_segment7_1 ~extieee.std_logic_1164.STD_LOGIC 0 138 (_architecture (_uni ))))
		(_signal (_internal DANGLING_U7_segment7_0 ~extieee.std_logic_1164.STD_LOGIC 0 139 (_architecture (_uni ))))
		(_signal (_internal DANGLING_U8_segment7_5 ~extieee.std_logic_1164.STD_LOGIC 0 140 (_architecture (_uni ))))
		(_signal (_internal DANGLING_U8_segment7_4 ~extieee.std_logic_1164.STD_LOGIC 0 141 (_architecture (_uni ))))
		(_signal (_internal DANGLING_U8_segment7_3 ~extieee.std_logic_1164.STD_LOGIC 0 142 (_architecture (_uni ))))
		(_signal (_internal DANGLING_U8_segment7_2 ~extieee.std_logic_1164.STD_LOGIC 0 143 (_architecture (_uni ))))
		(_signal (_internal DANGLING_U8_segment7_1 ~extieee.std_logic_1164.STD_LOGIC 0 144 (_architecture (_uni ))))
		(_signal (_internal DANGLING_U8_segment7_0 ~extieee.std_logic_1164.STD_LOGIC 0 145 (_architecture (_uni ))))
		(_signal (_internal DANGLING_U9_segment7_5 ~extieee.std_logic_1164.STD_LOGIC 0 146 (_architecture (_uni ))))
		(_signal (_internal DANGLING_U9_segment7_4 ~extieee.std_logic_1164.STD_LOGIC 0 147 (_architecture (_uni ))))
		(_signal (_internal DANGLING_U9_segment7_3 ~extieee.std_logic_1164.STD_LOGIC 0 148 (_architecture (_uni ))))
		(_signal (_internal DANGLING_U9_segment7_2 ~extieee.std_logic_1164.STD_LOGIC 0 149 (_architecture (_uni ))))
		(_signal (_internal DANGLING_U9_segment7_1 ~extieee.std_logic_1164.STD_LOGIC 0 150 (_architecture (_uni ))))
		(_signal (_internal DANGLING_U9_segment7_0 ~extieee.std_logic_1164.STD_LOGIC 0 151 (_architecture (_uni ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . top 2 -1
	)
)
I 000056 55 3686          1487324437518 TB_ARCHITECTURE
(_unit VHDL (top_tb 0 9 (tb_architecture 0 12 ))
	(_version vb4)
	(_time 1487324437519 2017.02.17 10:40:37)
	(_source (\./../src/TestBench/top_TB.vhd\))
	(_use (std(standard))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	(_code c1c3c794969795d49094d59b92c6c5c797c6c1c497)
	(_entity
		(_time 1487324266277)
		(_use (std(standard))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	)
	(_component
		(top
			(_object
				(_port (_internal CE ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_in ))))
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 17 (_entity (_in ))))
				(_port (_internal ENABLE ~extieee.std_logic_1164.STD_LOGIC 0 18 (_entity (_in ))))
				(_port (_internal MISO ~extieee.std_logic_1164.STD_LOGIC 0 19 (_entity (_in ))))
				(_port (_internal RESET ~extieee.std_logic_1164.STD_LOGIC 0 20 (_entity (_in ))))
				(_port (_internal HUNDREDS ~extieee.std_logic_1164.STD_LOGIC 0 21 (_entity (_out ))))
				(_port (_internal LED_BIT0 ~extieee.std_logic_1164.STD_LOGIC 0 22 (_entity (_out ))))
				(_port (_internal LED_BIT1 ~extieee.std_logic_1164.STD_LOGIC 0 23 (_entity (_out ))))
				(_port (_internal MOSI ~extieee.std_logic_1164.STD_LOGIC 0 24 (_entity (_out ))))
				(_port (_internal ONES ~extieee.std_logic_1164.STD_LOGIC 0 25 (_entity (_out ))))
				(_port (_internal SCK ~extieee.std_logic_1164.STD_LOGIC 0 26 (_entity (_out ))))
				(_port (_internal TENS ~extieee.std_logic_1164.STD_LOGIC 0 27 (_entity (_out ))))
				(_port (_internal THOUSANDS ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT 0 52 (_component top )
		(_port
			((CE)(CE))
			((CLK)(CLK))
			((ENABLE)(ENABLE))
			((MISO)(MISO))
			((RESET)(RESET))
			((HUNDREDS)(HUNDREDS))
			((LED_BIT0)(LED_BIT0))
			((LED_BIT1)(LED_BIT1))
			((MOSI)(MOSI))
			((ONES)(ONES))
			((SCK)(SCK))
			((TENS)(TENS))
			((THOUSANDS)(THOUSANDS))
		)
		(_use (_entity . top)
		)
	)
	(_object
		(_signal (_internal CE ~extieee.std_logic_1164.STD_LOGIC 0 32 (_architecture (_uni ))))
		(_signal (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 33 (_architecture (_uni ))))
		(_signal (_internal ENABLE ~extieee.std_logic_1164.STD_LOGIC 0 34 (_architecture (_uni ))))
		(_signal (_internal MISO ~extieee.std_logic_1164.STD_LOGIC 0 35 (_architecture (_uni ))))
		(_signal (_internal RESET ~extieee.std_logic_1164.STD_LOGIC 0 36 (_architecture (_uni ))))
		(_signal (_internal HUNDREDS ~extieee.std_logic_1164.STD_LOGIC 0 38 (_architecture (_uni ))))
		(_signal (_internal LED_BIT0 ~extieee.std_logic_1164.STD_LOGIC 0 39 (_architecture (_uni ))))
		(_signal (_internal LED_BIT1 ~extieee.std_logic_1164.STD_LOGIC 0 40 (_architecture (_uni ))))
		(_signal (_internal MOSI ~extieee.std_logic_1164.STD_LOGIC 0 41 (_architecture (_uni ))))
		(_signal (_internal ONES ~extieee.std_logic_1164.STD_LOGIC 0 42 (_architecture (_uni ))))
		(_signal (_internal SCK ~extieee.std_logic_1164.STD_LOGIC 0 43 (_architecture (_uni ))))
		(_signal (_internal TENS ~extieee.std_logic_1164.STD_LOGIC 0 44 (_architecture (_uni ))))
		(_signal (_internal THOUSANDS ~extieee.std_logic_1164.STD_LOGIC 0 45 (_architecture (_uni ))))
		(_process
			(STIMULUS(_architecture 0 0 70 (_process (_wait_for)(_target(0)(2)(3)(4)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . TB_ARCHITECTURE 1 -1
	)
)
I 000036 55 434 0 testbench_for_top
(_configuration VHDL (testbench_for_top 0 126 (top_tb))
	(_version vb4)
	(_time 1487324437522 2017.02.17 10:40:37)
	(_source (\./../src/TestBench/top_TB.vhd\))
	(_use (std(standard))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	(_code c1c3c794c59796d6c5c0d39b95c794c7c2c7c9c497)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT
			(_entity . top top
			)
		)
	)
)
V 000051 55 1510          1487324456846 Behavioral
(_unit VHDL (bcd2led 0 7 (behavioral 0 15 ))
	(_version vb4)
	(_time 1487324456847 2017.02.17 10:40:56)
	(_source (\./../src/hex2led.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 424d15404315125142410118164446444044414446)
	(_entity
		(_time 1485431500310)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in )(_event))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal bcd ~STD_LOGIC_VECTOR{3~downto~0}~12 0 10 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_port (_internal segment7 ~STD_LOGIC_VECTOR{6~downto~0}~12 0 11 (_entity (_out ))))
		(_process
			(line__18(_architecture 0 0 18 (_process (_target(2))(_sensitivity(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_static
		(33686018 197122 )
		(50463235 197379 )
		(33751554 131842 )
		(33686018 131843 )
		(50463235 131587 )
		(33686274 131587 )
		(33686274 131586 )
		(50463234 197379 )
		(33686018 131586 )
		(33686018 131587 )
		(50529027 197379 )
	)
	(_model . Behavioral 1 -1
	)
)
I 000051 55 2350          1487324457127 Behavioral
(_unit VHDL (bin2bcd_12bit 0 6 (behavioral 0 15 ))
	(_version vb4)
	(_time 1487324457128 2017.02.17 10:40:57)
	(_source (\./../src/bin2bcd.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code 5a550e59020d5b495c084800085c5e5f0c595b5958)
	(_entity
		(_time 1485430618458)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{11~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 11)(i 0))))))
		(_port (_internal binIN ~STD_LOGIC_VECTOR{11~downto~0}~12 0 7 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal ones ~STD_LOGIC_VECTOR{3~downto~0}~12 0 8 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~122 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal tens ~STD_LOGIC_VECTOR{3~downto~0}~122 0 9 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~124 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal hundreds ~STD_LOGIC_VECTOR{3~downto~0}~124 0 10 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~126 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal thousands ~STD_LOGIC_VECTOR{3~downto~0}~126 0 11 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{11~downto~0}~13 0 22 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 11)(i 0))))))
		(_variable (_internal temp ~STD_LOGIC_VECTOR{11~downto~0}~13 0 22 (_process 0 )))
		(_type (_internal ~UNSIGNED{15~downto~0}~13 0 30 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_variable (_internal bcd ~UNSIGNED{15~downto~0}~13 0 30 (_process 0 ((_others(i 2))))))
		(_process
			(bcd1(_architecture 0 0 19 (_process (_simple)(_target(1)(2)(3)(4))(_sensitivity(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(33686018 33686018 33686018 33686018 )
	)
	(_model . Behavioral 1 -1
	)
)
I 000046 55 2699          1487324457408 logic
(_unit VHDL (decoder 0 6 (logic 0 22 ))
	(_version vb4)
	(_time 1487324457409 2017.02.17 10:40:57)
	(_source (\./../src/decoder.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 732477727524246527246729277471757775767570)
	(_entity
		(_time 1485431252700)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_generic (_internal BUS_SIZE ~extSTD.STANDARD.INTEGER 0 8 \18\ (_entity ((i 18)))))
		(_port (_internal READY ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in )(_event))))
		(_port (_internal RESET ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{BUS_SIZE-1~downto~0}~12 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 4 )(i 0))))))
		(_port (_internal DATA_IN ~STD_LOGIC_VECTOR{BUS_SIZE-1~downto~0}~12 0 13 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{11~downto~0}~12 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 11)(i 0))))))
		(_port (_internal TOTAL_PART ~STD_LOGIC_VECTOR{11~downto~0}~12 0 15 (_entity (_out ))))
		(_port (_internal FRACTION_PART0 ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_out ))))
		(_port (_internal FRACTION_PART1 ~extieee.std_logic_1164.STD_LOGIC 0 17 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{11~downto~0}~13 0 23 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 11)(i 0))))))
		(_signal (_internal TOTAL_PART_INT ~STD_LOGIC_VECTOR{11~downto~0}~13 0 23 (_architecture (_uni ))))
		(_signal (_internal FRACTION_PART_INT0 ~extieee.std_logic_1164.STD_LOGIC 0 24 (_architecture (_uni ))))
		(_signal (_internal FRACTION_PART_INT1 ~extieee.std_logic_1164.STD_LOGIC 0 25 (_architecture (_uni ))))
		(_process
			(line__27(_architecture 0 0 27 (_process (_target(6)(7)(8)(3)(4)(5))(_sensitivity(0)(1)(2(d_17_7))(2(5))(2(6)))(_dssslsensitivity 2))))
			(line__40(_architecture 1 0 40 (_assignment (_simple)(_alias((TOTAL_PART)(TOTAL_PART_INT)))(_target(3))(_sensitivity(6)))))
			(line__41(_architecture 2 0 41 (_assignment (_simple)(_alias((FRACTION_PART1)(FRACTION_PART_INT1)))(_simpleassign BUF)(_target(5))(_sensitivity(8)))))
			(line__42(_architecture 3 0 42 (_assignment (_simple)(_alias((FRACTION_PART0)(FRACTION_PART_INT0)))(_simpleassign BUF)(_target(4))(_sensitivity(7)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_static
		(33686018 33686018 33686018 )
	)
	(_model . logic 5 -1
	)
)
I 000046 55 2889          1487324457673 logic
(_unit VHDL (memory 0 7 (logic 0 23 ))
	(_version vb4)
	(_time 1487324457674 2017.02.17 10:40:57)
	(_source (\./../src/memory.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(NUMERIC_STD)))
	(_code 7c2b297d2a2b7c6a2e7e6e27247a287a797a287a2a)
	(_entity
		(_time 1485428954625)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(NUMERIC_STD)))
	)
	(_object
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in )(_event))))
		(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in ))))
		(_port (_internal new_data ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{17~downto~0}~12 0 14 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 17)(i 0))))))
		(_port (_internal data_in ~STD_LOGIC_VECTOR{17~downto~0}~12 0 14 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{17~downto~0}~122 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 17)(i 0))))))
		(_port (_internal data_out ~STD_LOGIC_VECTOR{17~downto~0}~122 0 15 (_entity (_out ))))
		(_port (_internal ready ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_out ))))
		(_type (_internal machine 0 24 (_enum1 collect send (_to (i 0)(i 1)))))
		(_signal (_internal state machine 0 25 (_architecture (_uni ))))
		(_signal (_internal ready_sig ~extieee.std_logic_1164.STD_LOGIC 0 27 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{27~downto~0}~13 0 28 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 27)(i 0))))))
		(_signal (_internal data ~STD_LOGIC_VECTOR{27~downto~0}~13 0 28 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{17~downto~0}~13 0 29 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 17)(i 0))))))
		(_signal (_internal data_processed ~STD_LOGIC_VECTOR{17~downto~0}~13 0 29 (_architecture (_uni ))))
		(_variable (_internal count ~extSTD.STANDARD.INTEGER 0 32 (_process 0 )))
		(_process
			(line__31(_architecture 0 0 31 (_process (_simple)(_target(6)(7)(8)(9))(_sensitivity(0)(1))(_read(6)(8)(2)(3)))))
			(line__69(_architecture 1 0 69 (_assignment (_simple)(_alias((data_out)(data_processed)))(_target(4))(_sensitivity(9)))))
			(line__70(_architecture 2 0 70 (_assignment (_simple)(_alias((ready)(ready_sig)))(_simpleassign BUF)(_target(5))(_sensitivity(7)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
	)
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 )
		(33686018 33686018 33686018 33686018 514 )
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 )
	)
	(_model . logic 3 -1
	)
)
I 000050 55 1602          1487324457938 Prescaler
(_unit VHDL (prescaler 0 20 (prescaler 0 31 ))
	(_version vb4)
	(_time 1487324457939 2017.02.17 10:40:57)
	(_source (\./../src/clk_prescaler.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 86d0848982d1d791878695dcd680d5808381848186)
	(_entity
		(_time 1485426536699)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 22 (_entity (_in )(_event))))
		(_port (_internal CE ~extieee.std_logic_1164.STD_LOGIC 0 23 (_entity (_in ))))
		(_port (_internal CLR ~extieee.std_logic_1164.STD_LOGIC 0 24 (_entity (_in ))))
		(_port (_internal CEO ~extieee.std_logic_1164.STD_LOGIC 0 25 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~13 0 33 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_signal (_internal DIVIDER ~STD_LOGIC_VECTOR{5~downto~0}~13 0 33 (_architecture (_uni ))))
		(_constant (_internal divide_factor ~extSTD.STANDARD.INTEGER 0 34 (_architecture ((i 50)))))
		(_process
			(line__38(_architecture 0 0 38 (_process (_target(4))(_sensitivity(0)(2)(4)(1))(_dssslsensitivity 2))))
			(line__53(_architecture 1 0 53 (_assignment (_simple)(_target(3))(_sensitivity(4)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
	)
	(_static
		(33686018 514 )
		(33686018 514 )
	)
	(_model . Prescaler 2 -1
	)
)
I 000046 55 3657          1487324458203 logic
(_unit VHDL (spi_master 0 6 (logic 0 26 ))
	(_version vb4)
	(_time 1487324458204 2017.02.17 10:40:58)
	(_source (\./../src/spi_interface.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 8fd98f80d9d8d29adcdccbd5df888c888b898a888d)
	(_entity
		(_time 1485428892680)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_generic (_internal BUS_SIZE ~extSTD.STANDARD.INTEGER 0 8 \18\ (_entity ((i 18)))))
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in )(_event))))
		(_port (_internal CE ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in ))))
		(_port (_internal ENABLE ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
		(_port (_internal RESET ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
		(_port (_internal MISO ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_in ))))
		(_port (_internal MOSI ~extieee.std_logic_1164.STD_LOGIC 0 17 (_entity (_out ))))
		(_port (_internal SCK ~extieee.std_logic_1164.STD_LOGIC 0 18 (_entity (_out ))))
		(_port (_internal DATA_READY ~extieee.std_logic_1164.STD_LOGIC 0 19 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{BUS_SIZE-1~downto~0}~12 0 21 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 5 )(i 0))))))
		(_port (_internal DATA_OUT ~STD_LOGIC_VECTOR{BUS_SIZE-1~downto~0}~12 0 21 (_entity (_out ))))
		(_type (_internal machine 0 29 (_enum1 ready execute (_to (i 0)(i 1)))))
		(_signal (_internal state machine 0 30 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{BUS_SIZE-1~downto~0}~13 0 31 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 6 )(i 0))))))
		(_signal (_internal DATA ~STD_LOGIC_VECTOR{BUS_SIZE-1~downto~0}~13 0 31 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~13 0 32 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_signal (_internal DATA_COUNTER_VEC ~STD_LOGIC_VECTOR{5~downto~0}~13 0 32 (_architecture (_uni ))))
		(_signal (_internal MOSI_INTERNAL ~extieee.std_logic_1164.STD_LOGIC 0 33 (_architecture (_uni ))))
		(_signal (_internal SCK_INTERNAL ~extieee.std_logic_1164.STD_LOGIC 0 34 (_architecture (_uni ))))
		(_signal (_internal READY_INTERNAL ~extieee.std_logic_1164.STD_LOGIC 0 35 (_architecture (_uni ))))
		(_constant (_internal convert_time ~extSTD.STANDARD.INTEGER 0 36 (_architecture ((i 200)))))
		(_variable (_internal cpu_counter ~extSTD.STANDARD.INTEGER 0 39 (_process 0 ((i 0)))))
		(_variable (_internal data_counter ~extSTD.STANDARD.INTEGER 0 40 (_process 0 ((i 0)))))
		(_process
			(line__38(_architecture 0 0 38 (_process (_simple)(_target(9)(10)(11)(12)(13)(14)(5))(_sensitivity(0)(3))(_read(9)(10(_range 7))(11)(13)(1)(4)))))
			(line__91(_architecture 1 0 91 (_assignment (_simple)(_alias((DATA_READY)(READY_INTERNAL)))(_simpleassign BUF)(_target(7))(_sensitivity(14)))))
			(line__92(_architecture 2 0 92 (_assignment (_simple)(_target(8))(_sensitivity(10)))))
			(line__93(_architecture 3 0 93 (_assignment (_simple)(_alias((MOSI)(MOSI_INTERNAL)))(_simpleassign BUF)(_target(5))(_sensitivity(12)))))
			(line__94(_architecture 4 0 94 (_assignment (_simple)(_alias((SCK)(SCK_INTERNAL)))(_simpleassign BUF)(_target(6))(_sensitivity(13)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_static
		(33686018 514 )
		(33686018 514 )
	)
	(_model . logic 8 -1
	)
)
I 000044 55 15092         1487324458500 top
(_unit VHDL (top 0 28 (top 0 46 ))
	(_version vb4)
	(_time 1487324458501 2017.02.17 10:40:58)
	(_source (\./../compile/top.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
	(_code b7e1b7e3e6e1e3a0e6e7f1ece6b0b3b1e1b0b7b0b3)
	(_entity
		(_time 1485431925571)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_component
		(spi_master
			(_object
				(_generic (_internal BUS_SIZE ~extSTD.STANDARD.INTEGER 0 99 (_entity -1 ((i 18)))))
				(_port (_internal CE ~extieee.std_logic_1164.STD_LOGIC 0 102 (_entity (_in ))))
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 103 (_entity (_in ))))
				(_port (_internal ENABLE ~extieee.std_logic_1164.STD_LOGIC 0 104 (_entity (_in ))))
				(_port (_internal MISO ~extieee.std_logic_1164.STD_LOGIC 0 105 (_entity (_in ))))
				(_port (_internal RESET ~extieee.std_logic_1164.STD_LOGIC 0 106 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{BUS_SIZE-1~downto~0}~1314 0 107 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 0 )(i 0))))))
				(_port (_internal DATA_OUT ~STD_LOGIC_VECTOR{BUS_SIZE-1~downto~0}~1314 0 107 (_entity (_out ))))
				(_port (_internal DATA_READY ~extieee.std_logic_1164.STD_LOGIC 0 108 (_entity (_out ))))
				(_port (_internal MOSI ~extieee.std_logic_1164.STD_LOGIC 0 109 (_entity (_out ))))
				(_port (_internal SCK ~extieee.std_logic_1164.STD_LOGIC 0 110 (_entity (_out ))))
			)
		)
		(Prescaler
			(_object
				(_port (_internal CE ~extieee.std_logic_1164.STD_LOGIC 0 91 (_entity (_in ))))
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 92 (_entity (_in ))))
				(_port (_internal CLR ~extieee.std_logic_1164.STD_LOGIC 0 93 (_entity (_in ))))
				(_port (_internal CEO ~extieee.std_logic_1164.STD_LOGIC 0 94 (_entity (_out ))))
			)
		)
		(memory
			(_object
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 81 (_entity (_in ))))
				(_port (_internal data_in ~STD_LOGIC_VECTOR{17~downto~0}~13 0 82 (_entity (_in ))))
				(_port (_internal new_data ~extieee.std_logic_1164.STD_LOGIC 0 83 (_entity (_in ))))
				(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 84 (_entity (_in ))))
				(_port (_internal data_out ~STD_LOGIC_VECTOR{17~downto~0}~1312 0 85 (_entity (_out ))))
				(_port (_internal ready ~extieee.std_logic_1164.STD_LOGIC 0 86 (_entity (_out ))))
			)
		)
		(decoder
			(_object
				(_generic (_internal BUS_SIZE ~extSTD.STANDARD.INTEGER 0 68 (_entity -1 ((i 18)))))
				(_type (_internal ~STD_LOGIC_VECTOR{BUS_SIZE-1~downto~0}~13 0 71 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 1 )(i 0))))))
				(_port (_internal DATA_IN ~STD_LOGIC_VECTOR{BUS_SIZE-1~downto~0}~13 0 71 (_entity (_in ))))
				(_port (_internal READY ~extieee.std_logic_1164.STD_LOGIC 0 72 (_entity (_in ))))
				(_port (_internal RESET ~extieee.std_logic_1164.STD_LOGIC 0 73 (_entity (_in ))))
				(_port (_internal FRACTION_PART0 ~extieee.std_logic_1164.STD_LOGIC 0 74 (_entity (_out ))))
				(_port (_internal FRACTION_PART1 ~extieee.std_logic_1164.STD_LOGIC 0 75 (_entity (_out ))))
				(_port (_internal TOTAL_PART ~STD_LOGIC_VECTOR{11~downto~0}~1310 0 76 (_entity (_out ))))
			)
		)
		(bin2bcd_12bit
			(_object
				(_port (_internal binIN ~STD_LOGIC_VECTOR{11~downto~0}~13 0 59 (_entity (_in ))))
				(_port (_internal hundreds ~STD_LOGIC_VECTOR{3~downto~0}~132 0 60 (_entity (_out ))))
				(_port (_internal ones ~STD_LOGIC_VECTOR{3~downto~0}~134 0 61 (_entity (_out ))))
				(_port (_internal tens ~STD_LOGIC_VECTOR{3~downto~0}~136 0 62 (_entity (_out ))))
				(_port (_internal thousands ~STD_LOGIC_VECTOR{3~downto~0}~138 0 63 (_entity (_out ))))
			)
		)
		(bcd2led
			(_object
				(_port (_internal bcd ~STD_LOGIC_VECTOR{3~downto~0}~13 0 52 (_entity (_in ))))
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 53 (_entity (_in ))))
				(_port (_internal segment7 ~STD_LOGIC_VECTOR{6~downto~0}~13 0 54 (_entity (_out ))))
			)
		)
	)
	(_instantiation U1 0 157 (_component spi_master )
		(_port
			((CE)(NET51))
			((CLK)(CLK))
			((ENABLE)(ENABLE))
			((MISO)(MISO))
			((RESET)(RESET))
			((DATA_OUT)(BUS144(d_17_0)))
			((DATA_READY)(NET416))
			((MOSI)(MOSI))
			((SCK)(SCK))
		)
		(_use (_entity . spi_master)
			(_port
				((CLK)(CLK))
				((CE)(CE))
				((ENABLE)(ENABLE))
				((RESET)(RESET))
				((MISO)(MISO))
				((MOSI)(MOSI))
				((SCK)(SCK))
				((DATA_READY)(DATA_READY))
				((DATA_OUT)(DATA_OUT))
			)
		)
	)
	(_instantiation U2 0 170 (_component Prescaler )
		(_port
			((CE)(CE))
			((CLK)(CLK))
			((CLR)(RESET))
			((CEO)(NET51))
		)
		(_use (_entity . Prescaler)
			(_port
				((CLK)(CLK))
				((CE)(CE))
				((CLR)(CLR))
				((CEO)(CEO))
			)
		)
	)
	(_instantiation U3 0 178 (_component memory )
		(_port
			((clk)(CLK))
			((data_in)(BUS144))
			((new_data)(NET416))
			((reset)(RESET))
			((data_out)(BUS443))
			((ready)(NET434))
		)
		(_use (_entity . memory)
			(_port
				((clk)(clk))
				((reset)(reset))
				((new_data)(new_data))
				((data_in)(data_in))
				((data_out)(data_out))
				((ready)(ready))
			)
		)
	)
	(_instantiation U4 0 188 (_component decoder )
		(_port
			((DATA_IN)(BUS443(d_17_0)))
			((READY)(NET434))
			((RESET)(RESET))
			((FRACTION_PART0)(LED_BIT0))
			((FRACTION_PART1)(LED_BIT1))
			((TOTAL_PART)(BUS566))
		)
		(_use (_entity . decoder)
			(_port
				((READY)(READY))
				((RESET)(RESET))
				((DATA_IN)(DATA_IN))
				((TOTAL_PART)(TOTAL_PART))
				((FRACTION_PART0)(FRACTION_PART0))
				((FRACTION_PART1)(FRACTION_PART1))
			)
		)
	)
	(_instantiation U5 0 198 (_component bin2bcd_12bit )
		(_port
			((binIN)(BUS566))
			((hundreds)(BUS901))
			((ones)(BUS883))
			((tens)(BUS892))
			((thousands)(BUS906))
		)
		(_use (_entity . bin2bcd_12bit)
			(_port
				((binIN)(binIN))
				((ones)(ones))
				((tens)(tens))
				((hundreds)(hundreds))
				((thousands)(thousands))
			)
		)
	)
	(_instantiation U6 0 207 (_component bcd2led )
		(_port
			((bcd)(BUS883))
			((clk)(CLK))
			((segment7(6))(ONES))
			((segment7(5))(DANGLING_U6_segment7_5))
			((segment7(4))(DANGLING_U6_segment7_4))
			((segment7(3))(DANGLING_U6_segment7_3))
			((segment7(2))(DANGLING_U6_segment7_2))
			((segment7(1))(DANGLING_U6_segment7_1))
			((segment7(0))(DANGLING_U6_segment7_0))
		)
		(_use (_entity . bcd2led)
			(_port
				((clk)(clk))
				((bcd)(bcd))
				((segment7)(segment7))
			)
		)
	)
	(_instantiation U7 0 220 (_component bcd2led )
		(_port
			((bcd)(BUS892))
			((clk)(CLK))
			((segment7(6))(TENS))
			((segment7(5))(DANGLING_U7_segment7_5))
			((segment7(4))(DANGLING_U7_segment7_4))
			((segment7(3))(DANGLING_U7_segment7_3))
			((segment7(2))(DANGLING_U7_segment7_2))
			((segment7(1))(DANGLING_U7_segment7_1))
			((segment7(0))(DANGLING_U7_segment7_0))
		)
		(_use (_entity . bcd2led)
			(_port
				((clk)(clk))
				((bcd)(bcd))
				((segment7)(segment7))
			)
		)
	)
	(_instantiation U8 0 233 (_component bcd2led )
		(_port
			((bcd)(BUS901))
			((clk)(CLK))
			((segment7(6))(HUNDREDS))
			((segment7(5))(DANGLING_U8_segment7_5))
			((segment7(4))(DANGLING_U8_segment7_4))
			((segment7(3))(DANGLING_U8_segment7_3))
			((segment7(2))(DANGLING_U8_segment7_2))
			((segment7(1))(DANGLING_U8_segment7_1))
			((segment7(0))(DANGLING_U8_segment7_0))
		)
		(_use (_entity . bcd2led)
			(_port
				((clk)(clk))
				((bcd)(bcd))
				((segment7)(segment7))
			)
		)
	)
	(_instantiation U9 0 246 (_component bcd2led )
		(_port
			((bcd)(BUS906))
			((clk)(CLK))
			((segment7(6))(THOUSANDS))
			((segment7(5))(DANGLING_U9_segment7_5))
			((segment7(4))(DANGLING_U9_segment7_4))
			((segment7(3))(DANGLING_U9_segment7_3))
			((segment7(2))(DANGLING_U9_segment7_2))
			((segment7(1))(DANGLING_U9_segment7_1))
			((segment7(0))(DANGLING_U9_segment7_0))
		)
		(_use (_entity . bcd2led)
			(_port
				((clk)(clk))
				((bcd)(bcd))
				((segment7)(segment7))
			)
		)
	)
	(_object
		(_port (_internal CE ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_port (_internal ENABLE ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
		(_port (_internal MISO ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
		(_port (_internal RESET ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
		(_port (_internal HUNDREDS ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_out ))))
		(_port (_internal LED_BIT0 ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_out ))))
		(_port (_internal LED_BIT1 ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_out ))))
		(_port (_internal MOSI ~extieee.std_logic_1164.STD_LOGIC 0 38 (_entity (_out ))))
		(_port (_internal ONES ~extieee.std_logic_1164.STD_LOGIC 0 39 (_entity (_out ))))
		(_port (_internal SCK ~extieee.std_logic_1164.STD_LOGIC 0 40 (_entity (_out ))))
		(_port (_internal TENS ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_out ))))
		(_port (_internal THOUSANDS ~extieee.std_logic_1164.STD_LOGIC 0 42 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 52 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~13 0 54 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{11~downto~0}~13 0 59 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 11)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~132 0 60 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~134 0 61 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~136 0 62 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~138 0 63 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{11~downto~0}~1310 0 76 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 11)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{17~downto~0}~13 0 82 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 17)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{17~downto~0}~1312 0 85 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 17)(i 0))))))
		(_signal (_internal NET416 ~extieee.std_logic_1164.STD_LOGIC 0 116 (_architecture (_uni ))))
		(_signal (_internal NET434 ~extieee.std_logic_1164.STD_LOGIC 0 117 (_architecture (_uni ))))
		(_signal (_internal NET51 ~extieee.std_logic_1164.STD_LOGIC 0 118 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{17~downto~0}~1316 0 119 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 17)(i 0))))))
		(_signal (_internal BUS144 ~STD_LOGIC_VECTOR{17~downto~0}~1316 0 119 (_architecture (_uni ))))
		(_signal (_internal BUS443 ~STD_LOGIC_VECTOR{17~downto~0}~1316 0 120 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{11~downto~0}~1318 0 121 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 11)(i 0))))))
		(_signal (_internal BUS566 ~STD_LOGIC_VECTOR{11~downto~0}~1318 0 121 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~1320 0 122 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal BUS883 ~STD_LOGIC_VECTOR{3~downto~0}~1320 0 122 (_architecture (_uni ))))
		(_signal (_internal BUS892 ~STD_LOGIC_VECTOR{3~downto~0}~1320 0 123 (_architecture (_uni ))))
		(_signal (_internal BUS901 ~STD_LOGIC_VECTOR{3~downto~0}~1320 0 124 (_architecture (_uni ))))
		(_signal (_internal BUS906 ~STD_LOGIC_VECTOR{3~downto~0}~1320 0 125 (_architecture (_uni ))))
		(_signal (_internal DANGLING_U6_segment7_5 ~extieee.std_logic_1164.STD_LOGIC 0 128 (_architecture (_uni ))))
		(_signal (_internal DANGLING_U6_segment7_4 ~extieee.std_logic_1164.STD_LOGIC 0 129 (_architecture (_uni ))))
		(_signal (_internal DANGLING_U6_segment7_3 ~extieee.std_logic_1164.STD_LOGIC 0 130 (_architecture (_uni ))))
		(_signal (_internal DANGLING_U6_segment7_2 ~extieee.std_logic_1164.STD_LOGIC 0 131 (_architecture (_uni ))))
		(_signal (_internal DANGLING_U6_segment7_1 ~extieee.std_logic_1164.STD_LOGIC 0 132 (_architecture (_uni ))))
		(_signal (_internal DANGLING_U6_segment7_0 ~extieee.std_logic_1164.STD_LOGIC 0 133 (_architecture (_uni ))))
		(_signal (_internal DANGLING_U7_segment7_5 ~extieee.std_logic_1164.STD_LOGIC 0 134 (_architecture (_uni ))))
		(_signal (_internal DANGLING_U7_segment7_4 ~extieee.std_logic_1164.STD_LOGIC 0 135 (_architecture (_uni ))))
		(_signal (_internal DANGLING_U7_segment7_3 ~extieee.std_logic_1164.STD_LOGIC 0 136 (_architecture (_uni ))))
		(_signal (_internal DANGLING_U7_segment7_2 ~extieee.std_logic_1164.STD_LOGIC 0 137 (_architecture (_uni ))))
		(_signal (_internal DANGLING_U7_segment7_1 ~extieee.std_logic_1164.STD_LOGIC 0 138 (_architecture (_uni ))))
		(_signal (_internal DANGLING_U7_segment7_0 ~extieee.std_logic_1164.STD_LOGIC 0 139 (_architecture (_uni ))))
		(_signal (_internal DANGLING_U8_segment7_5 ~extieee.std_logic_1164.STD_LOGIC 0 140 (_architecture (_uni ))))
		(_signal (_internal DANGLING_U8_segment7_4 ~extieee.std_logic_1164.STD_LOGIC 0 141 (_architecture (_uni ))))
		(_signal (_internal DANGLING_U8_segment7_3 ~extieee.std_logic_1164.STD_LOGIC 0 142 (_architecture (_uni ))))
		(_signal (_internal DANGLING_U8_segment7_2 ~extieee.std_logic_1164.STD_LOGIC 0 143 (_architecture (_uni ))))
		(_signal (_internal DANGLING_U8_segment7_1 ~extieee.std_logic_1164.STD_LOGIC 0 144 (_architecture (_uni ))))
		(_signal (_internal DANGLING_U8_segment7_0 ~extieee.std_logic_1164.STD_LOGIC 0 145 (_architecture (_uni ))))
		(_signal (_internal DANGLING_U9_segment7_5 ~extieee.std_logic_1164.STD_LOGIC 0 146 (_architecture (_uni ))))
		(_signal (_internal DANGLING_U9_segment7_4 ~extieee.std_logic_1164.STD_LOGIC 0 147 (_architecture (_uni ))))
		(_signal (_internal DANGLING_U9_segment7_3 ~extieee.std_logic_1164.STD_LOGIC 0 148 (_architecture (_uni ))))
		(_signal (_internal DANGLING_U9_segment7_2 ~extieee.std_logic_1164.STD_LOGIC 0 149 (_architecture (_uni ))))
		(_signal (_internal DANGLING_U9_segment7_1 ~extieee.std_logic_1164.STD_LOGIC 0 150 (_architecture (_uni ))))
		(_signal (_internal DANGLING_U9_segment7_0 ~extieee.std_logic_1164.STD_LOGIC 0 151 (_architecture (_uni ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . top 2 -1
	)
)
I 000056 55 3686          1487324458843 TB_ARCHITECTURE
(_unit VHDL (top_tb 0 9 (tb_architecture 0 12 ))
	(_version vb4)
	(_time 1487324458844 2017.02.17 10:40:58)
	(_source (\./../src/TestBench/top_TB.vhd\))
	(_use (std(standard))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	(_code 0e580c080d585a1b5f5b1a545d090a0858090e0b58)
	(_entity
		(_time 1487324266277)
		(_use (std(standard))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	)
	(_component
		(top
			(_object
				(_port (_internal CE ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_in ))))
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 17 (_entity (_in ))))
				(_port (_internal ENABLE ~extieee.std_logic_1164.STD_LOGIC 0 18 (_entity (_in ))))
				(_port (_internal MISO ~extieee.std_logic_1164.STD_LOGIC 0 19 (_entity (_in ))))
				(_port (_internal RESET ~extieee.std_logic_1164.STD_LOGIC 0 20 (_entity (_in ))))
				(_port (_internal HUNDREDS ~extieee.std_logic_1164.STD_LOGIC 0 21 (_entity (_out ))))
				(_port (_internal LED_BIT0 ~extieee.std_logic_1164.STD_LOGIC 0 22 (_entity (_out ))))
				(_port (_internal LED_BIT1 ~extieee.std_logic_1164.STD_LOGIC 0 23 (_entity (_out ))))
				(_port (_internal MOSI ~extieee.std_logic_1164.STD_LOGIC 0 24 (_entity (_out ))))
				(_port (_internal ONES ~extieee.std_logic_1164.STD_LOGIC 0 25 (_entity (_out ))))
				(_port (_internal SCK ~extieee.std_logic_1164.STD_LOGIC 0 26 (_entity (_out ))))
				(_port (_internal TENS ~extieee.std_logic_1164.STD_LOGIC 0 27 (_entity (_out ))))
				(_port (_internal THOUSANDS ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT 0 52 (_component top )
		(_port
			((CE)(CE))
			((CLK)(CLK))
			((ENABLE)(ENABLE))
			((MISO)(MISO))
			((RESET)(RESET))
			((HUNDREDS)(HUNDREDS))
			((LED_BIT0)(LED_BIT0))
			((LED_BIT1)(LED_BIT1))
			((MOSI)(MOSI))
			((ONES)(ONES))
			((SCK)(SCK))
			((TENS)(TENS))
			((THOUSANDS)(THOUSANDS))
		)
		(_use (_entity . top)
		)
	)
	(_object
		(_signal (_internal CE ~extieee.std_logic_1164.STD_LOGIC 0 32 (_architecture (_uni ))))
		(_signal (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 33 (_architecture (_uni ))))
		(_signal (_internal ENABLE ~extieee.std_logic_1164.STD_LOGIC 0 34 (_architecture (_uni ))))
		(_signal (_internal MISO ~extieee.std_logic_1164.STD_LOGIC 0 35 (_architecture (_uni ))))
		(_signal (_internal RESET ~extieee.std_logic_1164.STD_LOGIC 0 36 (_architecture (_uni ))))
		(_signal (_internal HUNDREDS ~extieee.std_logic_1164.STD_LOGIC 0 38 (_architecture (_uni ))))
		(_signal (_internal LED_BIT0 ~extieee.std_logic_1164.STD_LOGIC 0 39 (_architecture (_uni ))))
		(_signal (_internal LED_BIT1 ~extieee.std_logic_1164.STD_LOGIC 0 40 (_architecture (_uni ))))
		(_signal (_internal MOSI ~extieee.std_logic_1164.STD_LOGIC 0 41 (_architecture (_uni ))))
		(_signal (_internal ONES ~extieee.std_logic_1164.STD_LOGIC 0 42 (_architecture (_uni ))))
		(_signal (_internal SCK ~extieee.std_logic_1164.STD_LOGIC 0 43 (_architecture (_uni ))))
		(_signal (_internal TENS ~extieee.std_logic_1164.STD_LOGIC 0 44 (_architecture (_uni ))))
		(_signal (_internal THOUSANDS ~extieee.std_logic_1164.STD_LOGIC 0 45 (_architecture (_uni ))))
		(_process
			(STIMULUS(_architecture 0 0 70 (_process (_wait_for)(_target(0)(2)(3)(4)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . TB_ARCHITECTURE 1 -1
	)
)
I 000036 55 434 0 testbench_for_top
(_configuration VHDL (testbench_for_top 0 126 (top_tb))
	(_version vb4)
	(_time 1487324458847 2017.02.17 10:40:58)
	(_source (\./../src/TestBench/top_TB.vhd\))
	(_use (std(standard))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	(_code 0e580c085e5859190a0f1c545a085b080d08060b58)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT
			(_entity . top top
			)
		)
	)
)
I 000056 55 4203          1487324541061 TB_ARCHITECTURE
(_unit VHDL (top_tb 0 9 (tb_architecture 0 12 ))
	(_version vb4)
	(_time 1487324541062 2017.02.17 10:42:21)
	(_source (\./../src/TestBench/top_TB.vhd\))
	(_use (std(standard))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	(_code 431140411615175612115719104447451544434615)
	(_entity
		(_time 1487324266277)
		(_use (std(standard))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	)
	(_component
		(top
			(_object
				(_port (_internal CE ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_in ))))
				(_port (_internal CEO ~extieee.std_logic_1164.STD_LOGIC 0 17 (_entity (_in ))))
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 18 (_entity (_in ))))
				(_port (_internal ENABLE ~extieee.std_logic_1164.STD_LOGIC 0 19 (_entity (_in ))))
				(_port (_internal MISO ~extieee.std_logic_1164.STD_LOGIC 0 20 (_entity (_in ))))
				(_port (_internal RESET ~extieee.std_logic_1164.STD_LOGIC 0 21 (_entity (_in ))))
				(_port (_internal HUNDREDS ~extieee.std_logic_1164.STD_LOGIC 0 22 (_entity (_out ))))
				(_port (_internal LED_BIT0 ~extieee.std_logic_1164.STD_LOGIC 0 23 (_entity (_out ))))
				(_port (_internal LED_BIT1 ~extieee.std_logic_1164.STD_LOGIC 0 24 (_entity (_out ))))
				(_port (_internal MOSI ~extieee.std_logic_1164.STD_LOGIC 0 25 (_entity (_out ))))
				(_port (_internal ONES ~extieee.std_logic_1164.STD_LOGIC 0 26 (_entity (_out ))))
				(_port (_internal SCK ~extieee.std_logic_1164.STD_LOGIC 0 27 (_entity (_out ))))
				(_port (_internal TENS ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_out ))))
				(_port (_internal THOUSANDS ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT 0 54 (_component top )
		(_port
			((CE)(CE))
			((CEO)(CEO))
			((CLK)(CLK))
			((ENABLE)(ENABLE))
			((MISO)(MISO))
			((RESET)(RESET))
			((HUNDREDS)(HUNDREDS))
			((LED_BIT0)(LED_BIT0))
			((LED_BIT1)(LED_BIT1))
			((MOSI)(MOSI))
			((ONES)(ONES))
			((SCK)(SCK))
			((TENS)(TENS))
			((THOUSANDS)(THOUSANDS))
		)
		(_use (_implicit)
			(_port
				((CE)(CE))
				((CEO)(CEO))
				((CLK)(CLK))
				((ENABLE)(ENABLE))
				((MISO)(MISO))
				((RESET)(RESET))
				((HUNDREDS)(HUNDREDS))
				((LED_BIT0)(LED_BIT0))
				((LED_BIT1)(LED_BIT1))
				((MOSI)(MOSI))
				((ONES)(ONES))
				((SCK)(SCK))
				((TENS)(TENS))
				((THOUSANDS)(THOUSANDS))
			)
		)
	)
	(_object
		(_signal (_internal CE ~extieee.std_logic_1164.STD_LOGIC 0 33 (_architecture (_uni ))))
		(_signal (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 34 (_architecture (_uni ))))
		(_signal (_internal ENABLE ~extieee.std_logic_1164.STD_LOGIC 0 35 (_architecture (_uni ))))
		(_signal (_internal MISO ~extieee.std_logic_1164.STD_LOGIC 0 36 (_architecture (_uni ))))
		(_signal (_internal RESET ~extieee.std_logic_1164.STD_LOGIC 0 37 (_architecture (_uni ))))
		(_signal (_internal HUNDREDS ~extieee.std_logic_1164.STD_LOGIC 0 39 (_architecture (_uni ))))
		(_signal (_internal LED_BIT0 ~extieee.std_logic_1164.STD_LOGIC 0 40 (_architecture (_uni ))))
		(_signal (_internal LED_BIT1 ~extieee.std_logic_1164.STD_LOGIC 0 41 (_architecture (_uni ))))
		(_signal (_internal MOSI ~extieee.std_logic_1164.STD_LOGIC 0 42 (_architecture (_uni ))))
		(_signal (_internal ONES ~extieee.std_logic_1164.STD_LOGIC 0 43 (_architecture (_uni ))))
		(_signal (_internal SCK ~extieee.std_logic_1164.STD_LOGIC 0 44 (_architecture (_uni ))))
		(_signal (_internal TENS ~extieee.std_logic_1164.STD_LOGIC 0 45 (_architecture (_uni ))))
		(_signal (_internal THOUSANDS ~extieee.std_logic_1164.STD_LOGIC 0 46 (_architecture (_uni ))))
		(_signal (_internal CEO ~extieee.std_logic_1164.STD_LOGIC 0 47 (_architecture (_uni ))))
		(_process
			(STIMULUS(_architecture 0 0 73 (_process (_wait_for)(_target(0)(2)(3)(4)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . TB_ARCHITECTURE 1 -1
	)
)
I 000056 55 3686          1487324572372 TB_ARCHITECTURE
(_unit VHDL (top_tb 0 9 (tb_architecture 0 12 ))
	(_version vb4)
	(_time 1487324572373 2017.02.17 10:42:52)
	(_source (\./../src/TestBench/top_TB.vhd\))
	(_use (std(standard))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	(_code 9091959fc6c6c485c1c584cac3979496c6979095c6)
	(_entity
		(_time 1487324266277)
		(_use (std(standard))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	)
	(_component
		(top
			(_object
				(_port (_internal CE ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_in ))))
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 17 (_entity (_in ))))
				(_port (_internal ENABLE ~extieee.std_logic_1164.STD_LOGIC 0 18 (_entity (_in ))))
				(_port (_internal MISO ~extieee.std_logic_1164.STD_LOGIC 0 19 (_entity (_in ))))
				(_port (_internal RESET ~extieee.std_logic_1164.STD_LOGIC 0 20 (_entity (_in ))))
				(_port (_internal HUNDREDS ~extieee.std_logic_1164.STD_LOGIC 0 21 (_entity (_out ))))
				(_port (_internal LED_BIT0 ~extieee.std_logic_1164.STD_LOGIC 0 22 (_entity (_out ))))
				(_port (_internal LED_BIT1 ~extieee.std_logic_1164.STD_LOGIC 0 23 (_entity (_out ))))
				(_port (_internal MOSI ~extieee.std_logic_1164.STD_LOGIC 0 24 (_entity (_out ))))
				(_port (_internal ONES ~extieee.std_logic_1164.STD_LOGIC 0 25 (_entity (_out ))))
				(_port (_internal SCK ~extieee.std_logic_1164.STD_LOGIC 0 26 (_entity (_out ))))
				(_port (_internal TENS ~extieee.std_logic_1164.STD_LOGIC 0 27 (_entity (_out ))))
				(_port (_internal THOUSANDS ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT 0 52 (_component top )
		(_port
			((CE)(CE))
			((CLK)(CLK))
			((ENABLE)(ENABLE))
			((MISO)(MISO))
			((RESET)(RESET))
			((HUNDREDS)(HUNDREDS))
			((LED_BIT0)(LED_BIT0))
			((LED_BIT1)(LED_BIT1))
			((MOSI)(MOSI))
			((ONES)(ONES))
			((SCK)(SCK))
			((TENS)(TENS))
			((THOUSANDS)(THOUSANDS))
		)
		(_use (_entity . top)
		)
	)
	(_object
		(_signal (_internal CE ~extieee.std_logic_1164.STD_LOGIC 0 32 (_architecture (_uni ))))
		(_signal (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 33 (_architecture (_uni ))))
		(_signal (_internal ENABLE ~extieee.std_logic_1164.STD_LOGIC 0 34 (_architecture (_uni ))))
		(_signal (_internal MISO ~extieee.std_logic_1164.STD_LOGIC 0 35 (_architecture (_uni ))))
		(_signal (_internal RESET ~extieee.std_logic_1164.STD_LOGIC 0 36 (_architecture (_uni ))))
		(_signal (_internal HUNDREDS ~extieee.std_logic_1164.STD_LOGIC 0 38 (_architecture (_uni ))))
		(_signal (_internal LED_BIT0 ~extieee.std_logic_1164.STD_LOGIC 0 39 (_architecture (_uni ))))
		(_signal (_internal LED_BIT1 ~extieee.std_logic_1164.STD_LOGIC 0 40 (_architecture (_uni ))))
		(_signal (_internal MOSI ~extieee.std_logic_1164.STD_LOGIC 0 41 (_architecture (_uni ))))
		(_signal (_internal ONES ~extieee.std_logic_1164.STD_LOGIC 0 42 (_architecture (_uni ))))
		(_signal (_internal SCK ~extieee.std_logic_1164.STD_LOGIC 0 43 (_architecture (_uni ))))
		(_signal (_internal TENS ~extieee.std_logic_1164.STD_LOGIC 0 44 (_architecture (_uni ))))
		(_signal (_internal THOUSANDS ~extieee.std_logic_1164.STD_LOGIC 0 45 (_architecture (_uni ))))
		(_process
			(STIMULUS(_architecture 0 0 70 (_process (_wait_for)(_target(0)(2)(3)(4)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . TB_ARCHITECTURE 1 -1
	)
)
I 000036 55 434 0 testbench_for_top
(_configuration VHDL (testbench_for_top 0 126 (top_tb))
	(_version vb4)
	(_time 1487324572376 2017.02.17 10:42:52)
	(_source (\./../src/TestBench/top_TB.vhd\))
	(_use (std(standard))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	(_code 9091959f95c6c787949182cac496c59693969895c6)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT
			(_entity . top top
			)
		)
	)
)
I 000056 55 3686          1487324763380 TB_ARCHITECTURE
(_unit VHDL (top_tb 0 9 (tb_architecture 0 12 ))
	(_version vb4)
	(_time 1487324763381 2017.02.17 10:46:03)
	(_source (\./../src/TestBench/top_TB.vhd\))
	(_use (std(standard))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	(_code b0b3e6e4e6e6e4a5e1e5a4eae3b7b4b6e6b7b0b5e6)
	(_entity
		(_time 1487324266277)
		(_use (std(standard))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	)
	(_component
		(top
			(_object
				(_port (_internal CE ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_in ))))
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 17 (_entity (_in ))))
				(_port (_internal ENABLE ~extieee.std_logic_1164.STD_LOGIC 0 18 (_entity (_in ))))
				(_port (_internal MISO ~extieee.std_logic_1164.STD_LOGIC 0 19 (_entity (_in ))))
				(_port (_internal RESET ~extieee.std_logic_1164.STD_LOGIC 0 20 (_entity (_in ))))
				(_port (_internal HUNDREDS ~extieee.std_logic_1164.STD_LOGIC 0 21 (_entity (_out ))))
				(_port (_internal LED_BIT0 ~extieee.std_logic_1164.STD_LOGIC 0 22 (_entity (_out ))))
				(_port (_internal LED_BIT1 ~extieee.std_logic_1164.STD_LOGIC 0 23 (_entity (_out ))))
				(_port (_internal MOSI ~extieee.std_logic_1164.STD_LOGIC 0 24 (_entity (_out ))))
				(_port (_internal ONES ~extieee.std_logic_1164.STD_LOGIC 0 25 (_entity (_out ))))
				(_port (_internal SCK ~extieee.std_logic_1164.STD_LOGIC 0 26 (_entity (_out ))))
				(_port (_internal TENS ~extieee.std_logic_1164.STD_LOGIC 0 27 (_entity (_out ))))
				(_port (_internal THOUSANDS ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT 0 52 (_component top )
		(_port
			((CE)(CE))
			((CLK)(CLK))
			((ENABLE)(ENABLE))
			((MISO)(MISO))
			((RESET)(RESET))
			((HUNDREDS)(HUNDREDS))
			((LED_BIT0)(LED_BIT0))
			((LED_BIT1)(LED_BIT1))
			((MOSI)(MOSI))
			((ONES)(ONES))
			((SCK)(SCK))
			((TENS)(TENS))
			((THOUSANDS)(THOUSANDS))
		)
		(_use (_entity . top)
		)
	)
	(_object
		(_signal (_internal CE ~extieee.std_logic_1164.STD_LOGIC 0 32 (_architecture (_uni ))))
		(_signal (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 33 (_architecture (_uni ))))
		(_signal (_internal ENABLE ~extieee.std_logic_1164.STD_LOGIC 0 34 (_architecture (_uni ))))
		(_signal (_internal MISO ~extieee.std_logic_1164.STD_LOGIC 0 35 (_architecture (_uni ))))
		(_signal (_internal RESET ~extieee.std_logic_1164.STD_LOGIC 0 36 (_architecture (_uni ))))
		(_signal (_internal HUNDREDS ~extieee.std_logic_1164.STD_LOGIC 0 38 (_architecture (_uni ))))
		(_signal (_internal LED_BIT0 ~extieee.std_logic_1164.STD_LOGIC 0 39 (_architecture (_uni ))))
		(_signal (_internal LED_BIT1 ~extieee.std_logic_1164.STD_LOGIC 0 40 (_architecture (_uni ))))
		(_signal (_internal MOSI ~extieee.std_logic_1164.STD_LOGIC 0 41 (_architecture (_uni ))))
		(_signal (_internal ONES ~extieee.std_logic_1164.STD_LOGIC 0 42 (_architecture (_uni ))))
		(_signal (_internal SCK ~extieee.std_logic_1164.STD_LOGIC 0 43 (_architecture (_uni ))))
		(_signal (_internal TENS ~extieee.std_logic_1164.STD_LOGIC 0 44 (_architecture (_uni ))))
		(_signal (_internal THOUSANDS ~extieee.std_logic_1164.STD_LOGIC 0 45 (_architecture (_uni ))))
		(_process
			(STIMULUS(_architecture 0 0 70 (_process (_wait_for)(_target(0)(2)(3)(4)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . TB_ARCHITECTURE 1 -1
	)
)
I 000036 55 434 0 testbench_for_top
(_configuration VHDL (testbench_for_top 0 126 (top_tb))
	(_version vb4)
	(_time 1487324763384 2017.02.17 10:46:03)
	(_source (\./../src/TestBench/top_TB.vhd\))
	(_use (std(standard))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	(_code b0b3e6e4b5e6e7a7b4b1a2eae4b6e5b6b3b6b8b5e6)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT
			(_entity . top top
			)
		)
	)
)
I 000056 55 3686          1487324898381 TB_ARCHITECTURE
(_unit VHDL (top_tb 0 9 (tb_architecture 0 12 ))
	(_version vb4)
	(_time 1487324898382 2017.02.17 10:48:18)
	(_source (\./../src/TestBench/top_TB.vhd\))
	(_use (std(standard))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	(_code 0b095d0d0f5d5f1e5a5e1f51580c0f0d5d0c0b0e5d)
	(_entity
		(_time 1487324266277)
		(_use (std(standard))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	)
	(_component
		(top
			(_object
				(_port (_internal CE ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_in ))))
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 17 (_entity (_in ))))
				(_port (_internal ENABLE ~extieee.std_logic_1164.STD_LOGIC 0 18 (_entity (_in ))))
				(_port (_internal MISO ~extieee.std_logic_1164.STD_LOGIC 0 19 (_entity (_in ))))
				(_port (_internal RESET ~extieee.std_logic_1164.STD_LOGIC 0 20 (_entity (_in ))))
				(_port (_internal HUNDREDS ~extieee.std_logic_1164.STD_LOGIC 0 21 (_entity (_out ))))
				(_port (_internal LED_BIT0 ~extieee.std_logic_1164.STD_LOGIC 0 22 (_entity (_out ))))
				(_port (_internal LED_BIT1 ~extieee.std_logic_1164.STD_LOGIC 0 23 (_entity (_out ))))
				(_port (_internal MOSI ~extieee.std_logic_1164.STD_LOGIC 0 24 (_entity (_out ))))
				(_port (_internal ONES ~extieee.std_logic_1164.STD_LOGIC 0 25 (_entity (_out ))))
				(_port (_internal SCK ~extieee.std_logic_1164.STD_LOGIC 0 26 (_entity (_out ))))
				(_port (_internal TENS ~extieee.std_logic_1164.STD_LOGIC 0 27 (_entity (_out ))))
				(_port (_internal THOUSANDS ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT 0 52 (_component top )
		(_port
			((CE)(CE))
			((CLK)(CLK))
			((ENABLE)(ENABLE))
			((MISO)(MISO))
			((RESET)(RESET))
			((HUNDREDS)(HUNDREDS))
			((LED_BIT0)(LED_BIT0))
			((LED_BIT1)(LED_BIT1))
			((MOSI)(MOSI))
			((ONES)(ONES))
			((SCK)(SCK))
			((TENS)(TENS))
			((THOUSANDS)(THOUSANDS))
		)
		(_use (_entity . top)
		)
	)
	(_object
		(_signal (_internal CE ~extieee.std_logic_1164.STD_LOGIC 0 32 (_architecture (_uni ))))
		(_signal (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 33 (_architecture (_uni ))))
		(_signal (_internal ENABLE ~extieee.std_logic_1164.STD_LOGIC 0 34 (_architecture (_uni ))))
		(_signal (_internal MISO ~extieee.std_logic_1164.STD_LOGIC 0 35 (_architecture (_uni ))))
		(_signal (_internal RESET ~extieee.std_logic_1164.STD_LOGIC 0 36 (_architecture (_uni ))))
		(_signal (_internal HUNDREDS ~extieee.std_logic_1164.STD_LOGIC 0 38 (_architecture (_uni ))))
		(_signal (_internal LED_BIT0 ~extieee.std_logic_1164.STD_LOGIC 0 39 (_architecture (_uni ))))
		(_signal (_internal LED_BIT1 ~extieee.std_logic_1164.STD_LOGIC 0 40 (_architecture (_uni ))))
		(_signal (_internal MOSI ~extieee.std_logic_1164.STD_LOGIC 0 41 (_architecture (_uni ))))
		(_signal (_internal ONES ~extieee.std_logic_1164.STD_LOGIC 0 42 (_architecture (_uni ))))
		(_signal (_internal SCK ~extieee.std_logic_1164.STD_LOGIC 0 43 (_architecture (_uni ))))
		(_signal (_internal TENS ~extieee.std_logic_1164.STD_LOGIC 0 44 (_architecture (_uni ))))
		(_signal (_internal THOUSANDS ~extieee.std_logic_1164.STD_LOGIC 0 45 (_architecture (_uni ))))
		(_process
			(STIMULUS(_architecture 0 0 70 (_process (_wait_for)(_target(0)(2)(3)(4)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . TB_ARCHITECTURE 1 -1
	)
)
I 000036 55 434 0 testbench_for_top
(_configuration VHDL (testbench_for_top 0 126 (top_tb))
	(_version vb4)
	(_time 1487324898395 2017.02.17 10:48:18)
	(_source (\./../src/TestBench/top_TB.vhd\))
	(_use (std(standard))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	(_code 1a184c1d4e4c4d0d1e1b08404e1c4f1c191c121f4c)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT
			(_entity . top top
			)
		)
	)
)
I 000056 55 3686          1487324937797 TB_ARCHITECTURE
(_unit VHDL (top_tb 0 9 (tb_architecture 0 12 ))
	(_version vb4)
	(_time 1487324937798 2017.02.17 10:48:57)
	(_source (\./../src/TestBench/top_TB.vhd\))
	(_use (std(standard))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	(_code f9a8f9a9a6afadeca8aceda3aafefdffaffef9fcaf)
	(_entity
		(_time 1487324266277)
		(_use (std(standard))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	)
	(_component
		(top
			(_object
				(_port (_internal CE ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_in ))))
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 17 (_entity (_in ))))
				(_port (_internal ENABLE ~extieee.std_logic_1164.STD_LOGIC 0 18 (_entity (_in ))))
				(_port (_internal MISO ~extieee.std_logic_1164.STD_LOGIC 0 19 (_entity (_in ))))
				(_port (_internal RESET ~extieee.std_logic_1164.STD_LOGIC 0 20 (_entity (_in ))))
				(_port (_internal HUNDREDS ~extieee.std_logic_1164.STD_LOGIC 0 21 (_entity (_out ))))
				(_port (_internal LED_BIT0 ~extieee.std_logic_1164.STD_LOGIC 0 22 (_entity (_out ))))
				(_port (_internal LED_BIT1 ~extieee.std_logic_1164.STD_LOGIC 0 23 (_entity (_out ))))
				(_port (_internal MOSI ~extieee.std_logic_1164.STD_LOGIC 0 24 (_entity (_out ))))
				(_port (_internal ONES ~extieee.std_logic_1164.STD_LOGIC 0 25 (_entity (_out ))))
				(_port (_internal SCK ~extieee.std_logic_1164.STD_LOGIC 0 26 (_entity (_out ))))
				(_port (_internal TENS ~extieee.std_logic_1164.STD_LOGIC 0 27 (_entity (_out ))))
				(_port (_internal THOUSANDS ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT 0 52 (_component top )
		(_port
			((CE)(CE))
			((CLK)(CLK))
			((ENABLE)(ENABLE))
			((MISO)(MISO))
			((RESET)(RESET))
			((HUNDREDS)(HUNDREDS))
			((LED_BIT0)(LED_BIT0))
			((LED_BIT1)(LED_BIT1))
			((MOSI)(MOSI))
			((ONES)(ONES))
			((SCK)(SCK))
			((TENS)(TENS))
			((THOUSANDS)(THOUSANDS))
		)
		(_use (_entity . top)
		)
	)
	(_object
		(_signal (_internal CE ~extieee.std_logic_1164.STD_LOGIC 0 32 (_architecture (_uni ))))
		(_signal (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 33 (_architecture (_uni ))))
		(_signal (_internal ENABLE ~extieee.std_logic_1164.STD_LOGIC 0 34 (_architecture (_uni ))))
		(_signal (_internal MISO ~extieee.std_logic_1164.STD_LOGIC 0 35 (_architecture (_uni ))))
		(_signal (_internal RESET ~extieee.std_logic_1164.STD_LOGIC 0 36 (_architecture (_uni ))))
		(_signal (_internal HUNDREDS ~extieee.std_logic_1164.STD_LOGIC 0 38 (_architecture (_uni ))))
		(_signal (_internal LED_BIT0 ~extieee.std_logic_1164.STD_LOGIC 0 39 (_architecture (_uni ))))
		(_signal (_internal LED_BIT1 ~extieee.std_logic_1164.STD_LOGIC 0 40 (_architecture (_uni ))))
		(_signal (_internal MOSI ~extieee.std_logic_1164.STD_LOGIC 0 41 (_architecture (_uni ))))
		(_signal (_internal ONES ~extieee.std_logic_1164.STD_LOGIC 0 42 (_architecture (_uni ))))
		(_signal (_internal SCK ~extieee.std_logic_1164.STD_LOGIC 0 43 (_architecture (_uni ))))
		(_signal (_internal TENS ~extieee.std_logic_1164.STD_LOGIC 0 44 (_architecture (_uni ))))
		(_signal (_internal THOUSANDS ~extieee.std_logic_1164.STD_LOGIC 0 45 (_architecture (_uni ))))
		(_process
			(STIMULUS(_architecture 0 0 70 (_process (_wait_for)(_target(0)(2)(3)(4)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . TB_ARCHITECTURE 1 -1
	)
)
I 000036 55 434 0 testbench_for_top
(_configuration VHDL (testbench_for_top 0 126 (top_tb))
	(_version vb4)
	(_time 1487324937801 2017.02.17 10:48:57)
	(_source (\./../src/TestBench/top_TB.vhd\))
	(_use (std(standard))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	(_code f9a8f9a9f5afaeeefdf8eba3adffacfffafff1fcaf)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT
			(_entity . top top
			)
		)
	)
)
I 000050 55 1603          1487324979774 Prescaler
(_unit VHDL (prescaler 0 20 (prescaler 0 31 ))
	(_version vb4)
	(_time 1487324979775 2017.02.17 10:49:39)
	(_source (\./../src/clk_prescaler.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_code f5fbfda4f2a2a4e2f4f5e6afa5f3a6f3f0f2f7f2f5)
	(_entity
		(_time 1485426536699)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 22 (_entity (_in )(_event))))
		(_port (_internal CE ~extieee.std_logic_1164.STD_LOGIC 0 23 (_entity (_in ))))
		(_port (_internal CLR ~extieee.std_logic_1164.STD_LOGIC 0 24 (_entity (_in ))))
		(_port (_internal CEO ~extieee.std_logic_1164.STD_LOGIC 0 25 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~13 0 33 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_signal (_internal DIVIDER ~STD_LOGIC_VECTOR{5~downto~0}~13 0 33 (_architecture (_uni ))))
		(_constant (_internal divide_factor ~extSTD.STANDARD.INTEGER 0 34 (_architecture ((i 100)))))
		(_process
			(line__38(_architecture 0 0 38 (_process (_target(4))(_sensitivity(0)(2)(4)(1))(_dssslsensitivity 2))))
			(line__53(_architecture 1 0 53 (_assignment (_simple)(_target(3))(_sensitivity(4)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
	)
	(_static
		(33686018 514 )
		(33686018 514 )
	)
	(_model . Prescaler 2 -1
	)
)
V 000050 55 1598          1487325046694 Prescaler
(_unit VHDL (prescaler 0 20 (prescaler 0 31 ))
	(_version vb4)
	(_time 1487325046695 2017.02.17 10:50:46)
	(_source (\./../src/clk_prescaler.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 616f3460623630766061723b316732676466636661)
	(_entity
		(_time 1485426536699)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 22 (_entity (_in )(_event))))
		(_port (_internal CE ~extieee.std_logic_1164.STD_LOGIC 0 23 (_entity (_in ))))
		(_port (_internal CLR ~extieee.std_logic_1164.STD_LOGIC 0 24 (_entity (_in ))))
		(_port (_internal CEO ~extieee.std_logic_1164.STD_LOGIC 0 25 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{4~downto~0}~13 0 33 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 4)(i 0))))))
		(_signal (_internal DIVIDER ~STD_LOGIC_VECTOR{4~downto~0}~13 0 33 (_architecture (_uni ))))
		(_constant (_internal divide_factor ~extSTD.STANDARD.INTEGER 0 34 (_architecture ((i 25)))))
		(_process
			(line__38(_architecture 0 0 38 (_process (_target(4))(_sensitivity(0)(2)(4)(1))(_dssslsensitivity 2))))
			(line__53(_architecture 1 0 53 (_assignment (_simple)(_target(3))(_sensitivity(4)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
	)
	(_static
		(33686018 2 )
		(33686018 2 )
	)
	(_model . Prescaler 2 -1
	)
)
I 000056 55 3686          1487325076593 TB_ARCHITECTURE
(_unit VHDL (top_tb 0 9 (tb_architecture 0 12 ))
	(_version vb4)
	(_time 1487325076594 2017.02.17 10:51:16)
	(_source (\./../src/TestBench/top_TB.vhd\))
	(_use (std(standard))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	(_code 232524277675773672763779702427257524232675)
	(_entity
		(_time 1487324266277)
		(_use (std(standard))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	)
	(_component
		(top
			(_object
				(_port (_internal CE ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_in ))))
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 17 (_entity (_in ))))
				(_port (_internal ENABLE ~extieee.std_logic_1164.STD_LOGIC 0 18 (_entity (_in ))))
				(_port (_internal MISO ~extieee.std_logic_1164.STD_LOGIC 0 19 (_entity (_in ))))
				(_port (_internal RESET ~extieee.std_logic_1164.STD_LOGIC 0 20 (_entity (_in ))))
				(_port (_internal HUNDREDS ~extieee.std_logic_1164.STD_LOGIC 0 21 (_entity (_out ))))
				(_port (_internal LED_BIT0 ~extieee.std_logic_1164.STD_LOGIC 0 22 (_entity (_out ))))
				(_port (_internal LED_BIT1 ~extieee.std_logic_1164.STD_LOGIC 0 23 (_entity (_out ))))
				(_port (_internal MOSI ~extieee.std_logic_1164.STD_LOGIC 0 24 (_entity (_out ))))
				(_port (_internal ONES ~extieee.std_logic_1164.STD_LOGIC 0 25 (_entity (_out ))))
				(_port (_internal SCK ~extieee.std_logic_1164.STD_LOGIC 0 26 (_entity (_out ))))
				(_port (_internal TENS ~extieee.std_logic_1164.STD_LOGIC 0 27 (_entity (_out ))))
				(_port (_internal THOUSANDS ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT 0 52 (_component top )
		(_port
			((CE)(CE))
			((CLK)(CLK))
			((ENABLE)(ENABLE))
			((MISO)(MISO))
			((RESET)(RESET))
			((HUNDREDS)(HUNDREDS))
			((LED_BIT0)(LED_BIT0))
			((LED_BIT1)(LED_BIT1))
			((MOSI)(MOSI))
			((ONES)(ONES))
			((SCK)(SCK))
			((TENS)(TENS))
			((THOUSANDS)(THOUSANDS))
		)
		(_use (_entity . top)
		)
	)
	(_object
		(_signal (_internal CE ~extieee.std_logic_1164.STD_LOGIC 0 32 (_architecture (_uni ))))
		(_signal (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 33 (_architecture (_uni ))))
		(_signal (_internal ENABLE ~extieee.std_logic_1164.STD_LOGIC 0 34 (_architecture (_uni ))))
		(_signal (_internal MISO ~extieee.std_logic_1164.STD_LOGIC 0 35 (_architecture (_uni ))))
		(_signal (_internal RESET ~extieee.std_logic_1164.STD_LOGIC 0 36 (_architecture (_uni ))))
		(_signal (_internal HUNDREDS ~extieee.std_logic_1164.STD_LOGIC 0 38 (_architecture (_uni ))))
		(_signal (_internal LED_BIT0 ~extieee.std_logic_1164.STD_LOGIC 0 39 (_architecture (_uni ))))
		(_signal (_internal LED_BIT1 ~extieee.std_logic_1164.STD_LOGIC 0 40 (_architecture (_uni ))))
		(_signal (_internal MOSI ~extieee.std_logic_1164.STD_LOGIC 0 41 (_architecture (_uni ))))
		(_signal (_internal ONES ~extieee.std_logic_1164.STD_LOGIC 0 42 (_architecture (_uni ))))
		(_signal (_internal SCK ~extieee.std_logic_1164.STD_LOGIC 0 43 (_architecture (_uni ))))
		(_signal (_internal TENS ~extieee.std_logic_1164.STD_LOGIC 0 44 (_architecture (_uni ))))
		(_signal (_internal THOUSANDS ~extieee.std_logic_1164.STD_LOGIC 0 45 (_architecture (_uni ))))
		(_process
			(STIMULUS(_architecture 0 0 70 (_process (_wait_for)(_target(0)(2)(3)(4)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . TB_ARCHITECTURE 1 -1
	)
)
I 000036 55 434 0 testbench_for_top
(_configuration VHDL (testbench_for_top 0 126 (top_tb))
	(_version vb4)
	(_time 1487325076597 2017.02.17 10:51:16)
	(_source (\./../src/TestBench/top_TB.vhd\))
	(_use (std(standard))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	(_code 2325242725757434272231797725762520252b2675)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT
			(_entity . top top
			)
		)
	)
)
I 000046 55 3654          1487325535769 logic
(_unit VHDL (spi_master 0 6 (logic 0 26 ))
	(_version vb4)
	(_time 1487325535770 2017.02.17 10:58:55)
	(_source (\./../src/spi_interface.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code c8cecf9cc09f95dd9b9b8c9298cfcbcfcccecdcfca)
	(_entity
		(_time 1485428892680)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_generic (_internal BUS_SIZE ~extSTD.STANDARD.INTEGER 0 8 \18\ (_entity ((i 18)))))
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in )(_event))))
		(_port (_internal CE ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in ))))
		(_port (_internal ENABLE ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
		(_port (_internal RESET ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
		(_port (_internal MISO ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_in ))))
		(_port (_internal MOSI ~extieee.std_logic_1164.STD_LOGIC 0 17 (_entity (_out ))))
		(_port (_internal SCK ~extieee.std_logic_1164.STD_LOGIC 0 18 (_entity (_out ))))
		(_port (_internal DATA_READY ~extieee.std_logic_1164.STD_LOGIC 0 19 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{BUS_SIZE-1~downto~0}~12 0 21 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 5 )(i 0))))))
		(_port (_internal DATA_OUT ~STD_LOGIC_VECTOR{BUS_SIZE-1~downto~0}~12 0 21 (_entity (_out ))))
		(_type (_internal machine 0 29 (_enum1 ready execute (_to (i 0)(i 1)))))
		(_signal (_internal state machine 0 30 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{BUS_SIZE-1~downto~0}~13 0 31 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 6 )(i 0))))))
		(_signal (_internal DATA ~STD_LOGIC_VECTOR{BUS_SIZE-1~downto~0}~13 0 31 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~13 0 32 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_signal (_internal DATA_COUNTER_VEC ~STD_LOGIC_VECTOR{5~downto~0}~13 0 32 (_architecture (_uni ))))
		(_signal (_internal MOSI_INTERNAL ~extieee.std_logic_1164.STD_LOGIC 0 33 (_architecture (_uni ))))
		(_signal (_internal SCK_INTERNAL ~extieee.std_logic_1164.STD_LOGIC 0 34 (_architecture (_uni ))))
		(_signal (_internal READY_INTERNAL ~extieee.std_logic_1164.STD_LOGIC 0 35 (_architecture (_uni ))))
		(_constant (_internal convert_time ~extSTD.STANDARD.INTEGER 0 36 (_architecture ((i 200)))))
		(_variable (_internal cpu_counter ~extSTD.STANDARD.INTEGER 0 39 (_process 0 ((i 0)))))
		(_variable (_internal data_counter ~extSTD.STANDARD.INTEGER 0 40 (_process 0 ((i 0)))))
		(_process
			(line__38(_architecture 0 0 38 (_process (_simple)(_target(9)(10)(11)(12)(13)(14))(_sensitivity(0)(3))(_read(9)(10(_range 7))(11)(13)(1)(4)))))
			(line__91(_architecture 1 0 91 (_assignment (_simple)(_alias((DATA_READY)(READY_INTERNAL)))(_simpleassign BUF)(_target(7))(_sensitivity(14)))))
			(line__92(_architecture 2 0 92 (_assignment (_simple)(_target(8))(_sensitivity(10)))))
			(line__93(_architecture 3 0 93 (_assignment (_simple)(_alias((MOSI)(MOSI_INTERNAL)))(_simpleassign BUF)(_target(5))(_sensitivity(12)))))
			(line__94(_architecture 4 0 94 (_assignment (_simple)(_alias((SCK)(SCK_INTERNAL)))(_simpleassign BUF)(_target(6))(_sensitivity(13)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_static
		(33686018 514 )
		(33686018 514 )
	)
	(_model . logic 8 -1
	)
)
I 000046 55 3654          1487325748213 logic
(_unit VHDL (spi_master 0 6 (logic 0 26 ))
	(_version vb4)
	(_time 1487325748214 2017.02.17 11:02:28)
	(_source (\./../src/spi_interface.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code b2b0b3e7b0e5efa7e1e2f6e8e2b5b1b5b6b4b7b5b0)
	(_entity
		(_time 1485428892680)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_generic (_internal BUS_SIZE ~extSTD.STANDARD.INTEGER 0 8 \18\ (_entity ((i 18)))))
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in )(_event))))
		(_port (_internal CE ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in ))))
		(_port (_internal ENABLE ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
		(_port (_internal RESET ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
		(_port (_internal MISO ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_in ))))
		(_port (_internal MOSI ~extieee.std_logic_1164.STD_LOGIC 0 17 (_entity (_out ))))
		(_port (_internal SCK ~extieee.std_logic_1164.STD_LOGIC 0 18 (_entity (_out ))))
		(_port (_internal DATA_READY ~extieee.std_logic_1164.STD_LOGIC 0 19 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{BUS_SIZE-1~downto~0}~12 0 21 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 5 )(i 0))))))
		(_port (_internal DATA_OUT ~STD_LOGIC_VECTOR{BUS_SIZE-1~downto~0}~12 0 21 (_entity (_out ))))
		(_type (_internal machine 0 29 (_enum1 ready execute (_to (i 0)(i 1)))))
		(_signal (_internal state machine 0 30 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{BUS_SIZE-1~downto~0}~13 0 31 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 6 )(i 0))))))
		(_signal (_internal DATA ~STD_LOGIC_VECTOR{BUS_SIZE-1~downto~0}~13 0 31 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~13 0 32 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_signal (_internal DATA_COUNTER_VEC ~STD_LOGIC_VECTOR{5~downto~0}~13 0 32 (_architecture (_uni ))))
		(_signal (_internal MOSI_INTERNAL ~extieee.std_logic_1164.STD_LOGIC 0 33 (_architecture (_uni ))))
		(_signal (_internal SCK_INTERNAL ~extieee.std_logic_1164.STD_LOGIC 0 34 (_architecture (_uni ))))
		(_signal (_internal READY_INTERNAL ~extieee.std_logic_1164.STD_LOGIC 0 35 (_architecture (_uni ))))
		(_constant (_internal convert_time ~extSTD.STANDARD.INTEGER 0 36 (_architecture ((i 200)))))
		(_variable (_internal cpu_counter ~extSTD.STANDARD.INTEGER 0 39 (_process 0 ((i 0)))))
		(_variable (_internal data_counter ~extSTD.STANDARD.INTEGER 0 40 (_process 0 ((i 0)))))
		(_process
			(line__38(_architecture 0 0 38 (_process (_simple)(_target(9)(10)(11)(12)(13)(14))(_sensitivity(0)(3))(_read(9)(10(_range 7))(11)(13)(1)(4)))))
			(line__92(_architecture 1 0 92 (_assignment (_simple)(_alias((DATA_READY)(READY_INTERNAL)))(_simpleassign BUF)(_target(7))(_sensitivity(14)))))
			(line__93(_architecture 2 0 93 (_assignment (_simple)(_target(8))(_sensitivity(10)))))
			(line__94(_architecture 3 0 94 (_assignment (_simple)(_alias((MOSI)(MOSI_INTERNAL)))(_simpleassign BUF)(_target(5))(_sensitivity(12)))))
			(line__95(_architecture 4 0 95 (_assignment (_simple)(_alias((SCK)(SCK_INTERNAL)))(_simpleassign BUF)(_target(6))(_sensitivity(13)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_static
		(33686018 514 )
		(33686018 514 )
	)
	(_model . logic 8 -1
	)
)
I 000046 55 3654          1487325817165 logic
(_unit VHDL (spi_master 0 6 (logic 0 26 ))
	(_version vb4)
	(_time 1487325817166 2017.02.17 11:03:37)
	(_source (\./../src/spi_interface.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 0a0b090d5b5d571f595a4e505a0d090d0e0c0f0d08)
	(_entity
		(_time 1485428892680)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_generic (_internal BUS_SIZE ~extSTD.STANDARD.INTEGER 0 8 \18\ (_entity ((i 18)))))
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in )(_event))))
		(_port (_internal CE ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in ))))
		(_port (_internal ENABLE ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
		(_port (_internal RESET ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
		(_port (_internal MISO ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_in ))))
		(_port (_internal MOSI ~extieee.std_logic_1164.STD_LOGIC 0 17 (_entity (_out ))))
		(_port (_internal SCK ~extieee.std_logic_1164.STD_LOGIC 0 18 (_entity (_out ))))
		(_port (_internal DATA_READY ~extieee.std_logic_1164.STD_LOGIC 0 19 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{BUS_SIZE-1~downto~0}~12 0 21 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 5 )(i 0))))))
		(_port (_internal DATA_OUT ~STD_LOGIC_VECTOR{BUS_SIZE-1~downto~0}~12 0 21 (_entity (_out ))))
		(_type (_internal machine 0 29 (_enum1 ready execute (_to (i 0)(i 1)))))
		(_signal (_internal state machine 0 30 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{BUS_SIZE-1~downto~0}~13 0 31 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 6 )(i 0))))))
		(_signal (_internal DATA ~STD_LOGIC_VECTOR{BUS_SIZE-1~downto~0}~13 0 31 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~13 0 32 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_signal (_internal DATA_COUNTER_VEC ~STD_LOGIC_VECTOR{5~downto~0}~13 0 32 (_architecture (_uni ))))
		(_signal (_internal MOSI_INTERNAL ~extieee.std_logic_1164.STD_LOGIC 0 33 (_architecture (_uni ))))
		(_signal (_internal SCK_INTERNAL ~extieee.std_logic_1164.STD_LOGIC 0 34 (_architecture (_uni ))))
		(_signal (_internal READY_INTERNAL ~extieee.std_logic_1164.STD_LOGIC 0 35 (_architecture (_uni ))))
		(_constant (_internal convert_time ~extSTD.STANDARD.INTEGER 0 36 (_architecture ((i 200)))))
		(_variable (_internal cpu_counter ~extSTD.STANDARD.INTEGER 0 39 (_process 0 ((i 0)))))
		(_variable (_internal data_counter ~extSTD.STANDARD.INTEGER 0 40 (_process 0 ((i 0)))))
		(_process
			(line__38(_architecture 0 0 38 (_process (_simple)(_target(9)(10)(11)(12)(13)(14))(_sensitivity(0)(3))(_read(9)(10(_range 7))(11)(13)(1)(4)))))
			(line__92(_architecture 1 0 92 (_assignment (_simple)(_alias((DATA_READY)(READY_INTERNAL)))(_simpleassign BUF)(_target(7))(_sensitivity(14)))))
			(line__93(_architecture 2 0 93 (_assignment (_simple)(_target(8))(_sensitivity(10)))))
			(line__94(_architecture 3 0 94 (_assignment (_simple)(_alias((MOSI)(MOSI_INTERNAL)))(_simpleassign BUF)(_target(5))(_sensitivity(12)))))
			(line__95(_architecture 4 0 95 (_assignment (_simple)(_alias((SCK)(SCK_INTERNAL)))(_simpleassign BUF)(_target(6))(_sensitivity(13)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_static
		(33686018 514 )
		(33686018 514 )
	)
	(_model . logic 8 -1
	)
)
I 000056 55 3686          1487325892754 TB_ARCHITECTURE
(_unit VHDL (top_tb 0 9 (tb_architecture 0 12 ))
	(_version vb4)
	(_time 1487325892755 2017.02.17 11:04:52)
	(_source (\./../src/TestBench/top_TB.vhd\))
	(_use (std(standard))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	(_code 49464a4b161f1d5c181c5d131a4e4d4f1f4e494c1f)
	(_entity
		(_time 1487324266277)
		(_use (std(standard))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	)
	(_component
		(top
			(_object
				(_port (_internal CE ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_in ))))
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 17 (_entity (_in ))))
				(_port (_internal ENABLE ~extieee.std_logic_1164.STD_LOGIC 0 18 (_entity (_in ))))
				(_port (_internal MISO ~extieee.std_logic_1164.STD_LOGIC 0 19 (_entity (_in ))))
				(_port (_internal RESET ~extieee.std_logic_1164.STD_LOGIC 0 20 (_entity (_in ))))
				(_port (_internal HUNDREDS ~extieee.std_logic_1164.STD_LOGIC 0 21 (_entity (_out ))))
				(_port (_internal LED_BIT0 ~extieee.std_logic_1164.STD_LOGIC 0 22 (_entity (_out ))))
				(_port (_internal LED_BIT1 ~extieee.std_logic_1164.STD_LOGIC 0 23 (_entity (_out ))))
				(_port (_internal MOSI ~extieee.std_logic_1164.STD_LOGIC 0 24 (_entity (_out ))))
				(_port (_internal ONES ~extieee.std_logic_1164.STD_LOGIC 0 25 (_entity (_out ))))
				(_port (_internal SCK ~extieee.std_logic_1164.STD_LOGIC 0 26 (_entity (_out ))))
				(_port (_internal TENS ~extieee.std_logic_1164.STD_LOGIC 0 27 (_entity (_out ))))
				(_port (_internal THOUSANDS ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT 0 52 (_component top )
		(_port
			((CE)(CE))
			((CLK)(CLK))
			((ENABLE)(ENABLE))
			((MISO)(MISO))
			((RESET)(RESET))
			((HUNDREDS)(HUNDREDS))
			((LED_BIT0)(LED_BIT0))
			((LED_BIT1)(LED_BIT1))
			((MOSI)(MOSI))
			((ONES)(ONES))
			((SCK)(SCK))
			((TENS)(TENS))
			((THOUSANDS)(THOUSANDS))
		)
		(_use (_entity . top)
		)
	)
	(_object
		(_signal (_internal CE ~extieee.std_logic_1164.STD_LOGIC 0 32 (_architecture (_uni ))))
		(_signal (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 33 (_architecture (_uni ))))
		(_signal (_internal ENABLE ~extieee.std_logic_1164.STD_LOGIC 0 34 (_architecture (_uni ))))
		(_signal (_internal MISO ~extieee.std_logic_1164.STD_LOGIC 0 35 (_architecture (_uni ))))
		(_signal (_internal RESET ~extieee.std_logic_1164.STD_LOGIC 0 36 (_architecture (_uni ))))
		(_signal (_internal HUNDREDS ~extieee.std_logic_1164.STD_LOGIC 0 38 (_architecture (_uni ))))
		(_signal (_internal LED_BIT0 ~extieee.std_logic_1164.STD_LOGIC 0 39 (_architecture (_uni ))))
		(_signal (_internal LED_BIT1 ~extieee.std_logic_1164.STD_LOGIC 0 40 (_architecture (_uni ))))
		(_signal (_internal MOSI ~extieee.std_logic_1164.STD_LOGIC 0 41 (_architecture (_uni ))))
		(_signal (_internal ONES ~extieee.std_logic_1164.STD_LOGIC 0 42 (_architecture (_uni ))))
		(_signal (_internal SCK ~extieee.std_logic_1164.STD_LOGIC 0 43 (_architecture (_uni ))))
		(_signal (_internal TENS ~extieee.std_logic_1164.STD_LOGIC 0 44 (_architecture (_uni ))))
		(_signal (_internal THOUSANDS ~extieee.std_logic_1164.STD_LOGIC 0 45 (_architecture (_uni ))))
		(_process
			(STIMULUS(_architecture 0 0 70 (_process (_wait_for)(_target(0)(2)(3)(4)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . TB_ARCHITECTURE 1 -1
	)
)
I 000036 55 434 0 testbench_for_top
(_configuration VHDL (testbench_for_top 0 126 (top_tb))
	(_version vb4)
	(_time 1487325892758 2017.02.17 11:04:52)
	(_source (\./../src/TestBench/top_TB.vhd\))
	(_use (std(standard))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	(_code 49464a4b451f1e5e4d485b131d4f1c4f4a4f414c1f)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT
			(_entity . top top
			)
		)
	)
)
I 000046 55 3654          1487326031999 logic
(_unit VHDL (spi_master 0 6 (logic 0 26 ))
	(_version vb4)
	(_time 1487326032000 2017.02.17 11:07:11)
	(_source (\./../src/spi_interface.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 3761333330606a226467736d673034303331323035)
	(_entity
		(_time 1485428892680)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_generic (_internal BUS_SIZE ~extSTD.STANDARD.INTEGER 0 8 \18\ (_entity ((i 18)))))
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in )(_event))))
		(_port (_internal CE ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in ))))
		(_port (_internal ENABLE ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
		(_port (_internal RESET ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
		(_port (_internal MISO ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_in ))))
		(_port (_internal MOSI ~extieee.std_logic_1164.STD_LOGIC 0 17 (_entity (_out ))))
		(_port (_internal SCK ~extieee.std_logic_1164.STD_LOGIC 0 18 (_entity (_out ))))
		(_port (_internal DATA_READY ~extieee.std_logic_1164.STD_LOGIC 0 19 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{BUS_SIZE-1~downto~0}~12 0 21 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 5 )(i 0))))))
		(_port (_internal DATA_OUT ~STD_LOGIC_VECTOR{BUS_SIZE-1~downto~0}~12 0 21 (_entity (_out ))))
		(_type (_internal machine 0 29 (_enum1 ready execute (_to (i 0)(i 1)))))
		(_signal (_internal state machine 0 30 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{BUS_SIZE-1~downto~0}~13 0 31 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 6 )(i 0))))))
		(_signal (_internal DATA ~STD_LOGIC_VECTOR{BUS_SIZE-1~downto~0}~13 0 31 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~13 0 32 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_signal (_internal DATA_COUNTER_VEC ~STD_LOGIC_VECTOR{5~downto~0}~13 0 32 (_architecture (_uni ))))
		(_signal (_internal MOSI_INTERNAL ~extieee.std_logic_1164.STD_LOGIC 0 33 (_architecture (_uni ))))
		(_signal (_internal SCK_INTERNAL ~extieee.std_logic_1164.STD_LOGIC 0 34 (_architecture (_uni ))))
		(_signal (_internal READY_INTERNAL ~extieee.std_logic_1164.STD_LOGIC 0 35 (_architecture (_uni ))))
		(_constant (_internal convert_time ~extSTD.STANDARD.INTEGER 0 36 (_architecture ((i 200)))))
		(_variable (_internal cpu_counter ~extSTD.STANDARD.INTEGER 0 39 (_process 0 ((i 0)))))
		(_variable (_internal data_counter ~extSTD.STANDARD.INTEGER 0 40 (_process 0 ((i 0)))))
		(_process
			(line__38(_architecture 0 0 38 (_process (_simple)(_target(9)(10)(11)(12)(13)(14))(_sensitivity(0)(3))(_read(9)(10(_range 7))(11)(13)(1)(4)))))
			(line__92(_architecture 1 0 92 (_assignment (_simple)(_alias((DATA_READY)(READY_INTERNAL)))(_simpleassign BUF)(_target(7))(_sensitivity(14)))))
			(line__93(_architecture 2 0 93 (_assignment (_simple)(_target(8))(_sensitivity(10)))))
			(line__94(_architecture 3 0 94 (_assignment (_simple)(_alias((MOSI)(MOSI_INTERNAL)))(_simpleassign BUF)(_target(5))(_sensitivity(12)))))
			(line__95(_architecture 4 0 95 (_assignment (_simple)(_alias((SCK)(SCK_INTERNAL)))(_simpleassign BUF)(_target(6))(_sensitivity(13)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_static
		(33686018 514 )
		(33686018 514 )
	)
	(_model . logic 8 -1
	)
)
I 000046 55 3654          1487326071380 logic
(_unit VHDL (spi_master 0 6 (logic 0 26 ))
	(_version vb4)
	(_time 1487326071381 2017.02.17 11:07:51)
	(_source (\./../src/spi_interface.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 0605040100515b135556425c560105010200030104)
	(_entity
		(_time 1485428892680)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_generic (_internal BUS_SIZE ~extSTD.STANDARD.INTEGER 0 8 \18\ (_entity ((i 18)))))
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in )(_event))))
		(_port (_internal CE ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in ))))
		(_port (_internal ENABLE ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
		(_port (_internal RESET ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
		(_port (_internal MISO ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_in ))))
		(_port (_internal MOSI ~extieee.std_logic_1164.STD_LOGIC 0 17 (_entity (_out ))))
		(_port (_internal SCK ~extieee.std_logic_1164.STD_LOGIC 0 18 (_entity (_out ))))
		(_port (_internal DATA_READY ~extieee.std_logic_1164.STD_LOGIC 0 19 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{BUS_SIZE-1~downto~0}~12 0 21 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 5 )(i 0))))))
		(_port (_internal DATA_OUT ~STD_LOGIC_VECTOR{BUS_SIZE-1~downto~0}~12 0 21 (_entity (_out ))))
		(_type (_internal machine 0 29 (_enum1 ready execute (_to (i 0)(i 1)))))
		(_signal (_internal state machine 0 30 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{BUS_SIZE-1~downto~0}~13 0 31 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 6 )(i 0))))))
		(_signal (_internal DATA ~STD_LOGIC_VECTOR{BUS_SIZE-1~downto~0}~13 0 31 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~13 0 32 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_signal (_internal DATA_COUNTER_VEC ~STD_LOGIC_VECTOR{5~downto~0}~13 0 32 (_architecture (_uni ))))
		(_signal (_internal MOSI_INTERNAL ~extieee.std_logic_1164.STD_LOGIC 0 33 (_architecture (_uni ))))
		(_signal (_internal SCK_INTERNAL ~extieee.std_logic_1164.STD_LOGIC 0 34 (_architecture (_uni ))))
		(_signal (_internal READY_INTERNAL ~extieee.std_logic_1164.STD_LOGIC 0 35 (_architecture (_uni ))))
		(_constant (_internal convert_time ~extSTD.STANDARD.INTEGER 0 36 (_architecture ((i 200)))))
		(_variable (_internal cpu_counter ~extSTD.STANDARD.INTEGER 0 39 (_process 0 ((i 0)))))
		(_variable (_internal data_counter ~extSTD.STANDARD.INTEGER 0 40 (_process 0 ((i 0)))))
		(_process
			(line__38(_architecture 0 0 38 (_process (_simple)(_target(9)(10)(11)(12)(13)(14))(_sensitivity(0)(3))(_read(9)(10(_range 7))(11)(13)(1)(4)))))
			(line__92(_architecture 1 0 92 (_assignment (_simple)(_alias((DATA_READY)(READY_INTERNAL)))(_simpleassign BUF)(_target(7))(_sensitivity(14)))))
			(line__93(_architecture 2 0 93 (_assignment (_simple)(_target(8))(_sensitivity(10)))))
			(line__94(_architecture 3 0 94 (_assignment (_simple)(_alias((MOSI)(MOSI_INTERNAL)))(_simpleassign BUF)(_target(5))(_sensitivity(12)))))
			(line__95(_architecture 4 0 95 (_assignment (_simple)(_alias((SCK)(SCK_INTERNAL)))(_simpleassign BUF)(_target(6))(_sensitivity(13)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_static
		(33686018 514 )
		(33686018 514 )
	)
	(_model . logic 8 -1
	)
)
I 000046 55 3654          1487326125483 logic
(_unit VHDL (spi_master 0 6 (logic 0 26 ))
	(_version vb4)
	(_time 1487326125484 2017.02.17 11:08:45)
	(_source (\./../src/spi_interface.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 5b5d5c59090c064e080b1f010b5c585c5f5d5e5c59)
	(_entity
		(_time 1485428892680)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_generic (_internal BUS_SIZE ~extSTD.STANDARD.INTEGER 0 8 \18\ (_entity ((i 18)))))
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in )(_event))))
		(_port (_internal CE ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in ))))
		(_port (_internal ENABLE ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
		(_port (_internal RESET ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
		(_port (_internal MISO ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_in ))))
		(_port (_internal MOSI ~extieee.std_logic_1164.STD_LOGIC 0 17 (_entity (_out ))))
		(_port (_internal SCK ~extieee.std_logic_1164.STD_LOGIC 0 18 (_entity (_out ))))
		(_port (_internal DATA_READY ~extieee.std_logic_1164.STD_LOGIC 0 19 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{BUS_SIZE-1~downto~0}~12 0 21 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 5 )(i 0))))))
		(_port (_internal DATA_OUT ~STD_LOGIC_VECTOR{BUS_SIZE-1~downto~0}~12 0 21 (_entity (_out ))))
		(_type (_internal machine 0 29 (_enum1 ready execute (_to (i 0)(i 1)))))
		(_signal (_internal state machine 0 30 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{BUS_SIZE-1~downto~0}~13 0 31 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 6 )(i 0))))))
		(_signal (_internal DATA ~STD_LOGIC_VECTOR{BUS_SIZE-1~downto~0}~13 0 31 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~13 0 32 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_signal (_internal DATA_COUNTER_VEC ~STD_LOGIC_VECTOR{5~downto~0}~13 0 32 (_architecture (_uni ))))
		(_signal (_internal MOSI_INTERNAL ~extieee.std_logic_1164.STD_LOGIC 0 33 (_architecture (_uni ))))
		(_signal (_internal SCK_INTERNAL ~extieee.std_logic_1164.STD_LOGIC 0 34 (_architecture (_uni ))))
		(_signal (_internal READY_INTERNAL ~extieee.std_logic_1164.STD_LOGIC 0 35 (_architecture (_uni ))))
		(_constant (_internal convert_time ~extSTD.STANDARD.INTEGER 0 36 (_architecture ((i 200)))))
		(_variable (_internal cpu_counter ~extSTD.STANDARD.INTEGER 0 39 (_process 0 ((i 0)))))
		(_variable (_internal data_counter ~extSTD.STANDARD.INTEGER 0 40 (_process 0 ((i 0)))))
		(_process
			(line__38(_architecture 0 0 38 (_process (_simple)(_target(9)(10)(11)(12)(13)(14))(_sensitivity(0)(3))(_read(9)(10(_range 7))(11)(13)(1)(4)))))
			(line__92(_architecture 1 0 92 (_assignment (_simple)(_alias((DATA_READY)(READY_INTERNAL)))(_simpleassign BUF)(_target(7))(_sensitivity(14)))))
			(line__93(_architecture 2 0 93 (_assignment (_simple)(_target(8))(_sensitivity(10)))))
			(line__94(_architecture 3 0 94 (_assignment (_simple)(_alias((MOSI)(MOSI_INTERNAL)))(_simpleassign BUF)(_target(5))(_sensitivity(12)))))
			(line__95(_architecture 4 0 95 (_assignment (_simple)(_alias((SCK)(SCK_INTERNAL)))(_simpleassign BUF)(_target(6))(_sensitivity(13)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_static
		(33686018 514 )
		(33686018 514 )
	)
	(_model . logic 8 -1
	)
)
I 000046 55 2889          1487326669448 logic
(_unit VHDL (memory 0 7 (logic 0 23 ))
	(_version vb4)
	(_time 1487326669449 2017.02.17 11:17:49)
	(_source (\./../src/memory.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(NUMERIC_STD)))
	(_code 4343164145144355114151181b4517454645174515)
	(_entity
		(_time 1485428954625)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(NUMERIC_STD)))
	)
	(_object
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in )(_event))))
		(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in ))))
		(_port (_internal new_data ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{17~downto~0}~12 0 14 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 17)(i 0))))))
		(_port (_internal data_in ~STD_LOGIC_VECTOR{17~downto~0}~12 0 14 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{17~downto~0}~122 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 17)(i 0))))))
		(_port (_internal data_out ~STD_LOGIC_VECTOR{17~downto~0}~122 0 15 (_entity (_out ))))
		(_port (_internal ready ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_out ))))
		(_type (_internal machine 0 24 (_enum1 collect send (_to (i 0)(i 1)))))
		(_signal (_internal state machine 0 25 (_architecture (_uni ))))
		(_signal (_internal ready_sig ~extieee.std_logic_1164.STD_LOGIC 0 27 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{27~downto~0}~13 0 28 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 27)(i 0))))))
		(_signal (_internal data ~STD_LOGIC_VECTOR{27~downto~0}~13 0 28 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{17~downto~0}~13 0 29 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 17)(i 0))))))
		(_signal (_internal data_processed ~STD_LOGIC_VECTOR{17~downto~0}~13 0 29 (_architecture (_uni ))))
		(_variable (_internal count ~extSTD.STANDARD.INTEGER 0 32 (_process 0 )))
		(_process
			(line__31(_architecture 0 0 31 (_process (_simple)(_target(6)(7)(8)(9))(_sensitivity(0)(1))(_read(6)(8)(2)(3)))))
			(line__69(_architecture 1 0 69 (_assignment (_simple)(_alias((data_out)(data_processed)))(_target(4))(_sensitivity(9)))))
			(line__70(_architecture 2 0 70 (_assignment (_simple)(_alias((ready)(ready_sig)))(_simpleassign BUF)(_target(5))(_sensitivity(7)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
	)
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 )
		(33686018 33686018 33686018 33686018 514 )
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 )
	)
	(_model . logic 3 -1
	)
)
I 000046 55 2889          1487326717281 logic
(_unit VHDL (memory 0 7 (logic 0 23 ))
	(_version vb4)
	(_time 1487326717282 2017.02.17 11:18:37)
	(_source (\./../src/memory.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(NUMERIC_STD)))
	(_code 181f1f1f154f180e4a1a0a43401e4c1e1d1e4c1e4e)
	(_entity
		(_time 1485428954625)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(NUMERIC_STD)))
	)
	(_object
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in )(_event))))
		(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in ))))
		(_port (_internal new_data ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{17~downto~0}~12 0 14 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 17)(i 0))))))
		(_port (_internal data_in ~STD_LOGIC_VECTOR{17~downto~0}~12 0 14 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{17~downto~0}~122 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 17)(i 0))))))
		(_port (_internal data_out ~STD_LOGIC_VECTOR{17~downto~0}~122 0 15 (_entity (_out ))))
		(_port (_internal ready ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_out ))))
		(_type (_internal machine 0 24 (_enum1 collect send (_to (i 0)(i 1)))))
		(_signal (_internal state machine 0 25 (_architecture (_uni ))))
		(_signal (_internal ready_sig ~extieee.std_logic_1164.STD_LOGIC 0 27 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{27~downto~0}~13 0 28 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 27)(i 0))))))
		(_signal (_internal data ~STD_LOGIC_VECTOR{27~downto~0}~13 0 28 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{17~downto~0}~13 0 29 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 17)(i 0))))))
		(_signal (_internal data_processed ~STD_LOGIC_VECTOR{17~downto~0}~13 0 29 (_architecture (_uni ))))
		(_variable (_internal count ~extSTD.STANDARD.INTEGER 0 32 (_process 0 )))
		(_process
			(line__31(_architecture 0 0 31 (_process (_simple)(_target(6)(7)(8)(9))(_sensitivity(0)(1))(_read(6)(8)(2)(3)))))
			(line__69(_architecture 1 0 69 (_assignment (_simple)(_alias((data_out)(data_processed)))(_target(4))(_sensitivity(9)))))
			(line__70(_architecture 2 0 70 (_assignment (_simple)(_alias((ready)(ready_sig)))(_simpleassign BUF)(_target(5))(_sensitivity(7)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
	)
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 )
		(33686018 33686018 33686018 33686018 514 )
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 )
	)
	(_model . logic 3 -1
	)
)
I 000046 55 2889          1487326905376 logic
(_unit VHDL (memory 0 7 (logic 0 23 ))
	(_version vb4)
	(_time 1487326905377 2017.02.17 11:21:45)
	(_source (\./../src/memory.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(NUMERIC_STD)))
	(_code d383d681d584d3c581d1c1888bd587d5d6d587d585)
	(_entity
		(_time 1485428954625)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(NUMERIC_STD)))
	)
	(_object
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in )(_event))))
		(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in ))))
		(_port (_internal new_data ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{17~downto~0}~12 0 14 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 17)(i 0))))))
		(_port (_internal data_in ~STD_LOGIC_VECTOR{17~downto~0}~12 0 14 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{17~downto~0}~122 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 17)(i 0))))))
		(_port (_internal data_out ~STD_LOGIC_VECTOR{17~downto~0}~122 0 15 (_entity (_out ))))
		(_port (_internal ready ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_out ))))
		(_type (_internal machine 0 24 (_enum1 collect send (_to (i 0)(i 1)))))
		(_signal (_internal state machine 0 25 (_architecture (_uni ))))
		(_signal (_internal ready_sig ~extieee.std_logic_1164.STD_LOGIC 0 27 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{27~downto~0}~13 0 28 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 27)(i 0))))))
		(_signal (_internal data ~STD_LOGIC_VECTOR{27~downto~0}~13 0 28 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{17~downto~0}~13 0 29 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 17)(i 0))))))
		(_signal (_internal data_processed ~STD_LOGIC_VECTOR{17~downto~0}~13 0 29 (_architecture (_uni ))))
		(_variable (_internal count ~extSTD.STANDARD.INTEGER 0 32 (_process 0 )))
		(_process
			(line__31(_architecture 0 0 31 (_process (_simple)(_target(6)(7)(8)(9))(_sensitivity(0)(1))(_read(6)(8)(2)(3)))))
			(line__69(_architecture 1 0 69 (_assignment (_simple)(_alias((data_out)(data_processed)))(_target(4))(_sensitivity(9)))))
			(line__70(_architecture 2 0 70 (_assignment (_simple)(_alias((ready)(ready_sig)))(_simpleassign BUF)(_target(5))(_sensitivity(7)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
	)
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 )
		(33686018 33686018 33686018 33686018 514 )
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 )
	)
	(_model . logic 3 -1
	)
)
I 000046 55 3654          1487326905438 logic
(_unit VHDL (spi_master 0 6 (logic 0 26 ))
	(_version vb4)
	(_time 1487326905439 2017.02.17 11:21:45)
	(_source (\./../src/spi_interface.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 1140401710464c044117554b411612161517141613)
	(_entity
		(_time 1485428892680)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_generic (_internal BUS_SIZE ~extSTD.STANDARD.INTEGER 0 8 \18\ (_entity ((i 18)))))
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in )(_event))))
		(_port (_internal CE ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in ))))
		(_port (_internal ENABLE ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
		(_port (_internal RESET ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
		(_port (_internal MISO ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_in ))))
		(_port (_internal MOSI ~extieee.std_logic_1164.STD_LOGIC 0 17 (_entity (_out ))))
		(_port (_internal SCK ~extieee.std_logic_1164.STD_LOGIC 0 18 (_entity (_out ))))
		(_port (_internal DATA_READY ~extieee.std_logic_1164.STD_LOGIC 0 19 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{BUS_SIZE-1~downto~0}~12 0 21 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 5 )(i 0))))))
		(_port (_internal DATA_OUT ~STD_LOGIC_VECTOR{BUS_SIZE-1~downto~0}~12 0 21 (_entity (_out ))))
		(_type (_internal machine 0 29 (_enum1 ready execute (_to (i 0)(i 1)))))
		(_signal (_internal state machine 0 30 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{BUS_SIZE-1~downto~0}~13 0 31 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 6 )(i 0))))))
		(_signal (_internal DATA ~STD_LOGIC_VECTOR{BUS_SIZE-1~downto~0}~13 0 31 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~13 0 32 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_signal (_internal DATA_COUNTER_VEC ~STD_LOGIC_VECTOR{5~downto~0}~13 0 32 (_architecture (_uni ))))
		(_signal (_internal MOSI_INTERNAL ~extieee.std_logic_1164.STD_LOGIC 0 33 (_architecture (_uni ))))
		(_signal (_internal SCK_INTERNAL ~extieee.std_logic_1164.STD_LOGIC 0 34 (_architecture (_uni ))))
		(_signal (_internal READY_INTERNAL ~extieee.std_logic_1164.STD_LOGIC 0 35 (_architecture (_uni ))))
		(_constant (_internal convert_time ~extSTD.STANDARD.INTEGER 0 36 (_architecture ((i 200)))))
		(_variable (_internal cpu_counter ~extSTD.STANDARD.INTEGER 0 39 (_process 0 ((i 0)))))
		(_variable (_internal data_counter ~extSTD.STANDARD.INTEGER 0 40 (_process 0 ((i 0)))))
		(_process
			(line__38(_architecture 0 0 38 (_process (_simple)(_target(9)(10)(11)(12)(13)(14))(_sensitivity(0)(3))(_read(1)(4)(9)(10(_range 7))(11)(13)))))
			(line__93(_architecture 1 0 93 (_assignment (_simple)(_alias((DATA_READY)(READY_INTERNAL)))(_simpleassign BUF)(_target(7))(_sensitivity(14)))))
			(line__94(_architecture 2 0 94 (_assignment (_simple)(_target(8))(_sensitivity(10)))))
			(line__95(_architecture 3 0 95 (_assignment (_simple)(_alias((MOSI)(MOSI_INTERNAL)))(_simpleassign BUF)(_target(5))(_sensitivity(12)))))
			(line__96(_architecture 4 0 96 (_assignment (_simple)(_alias((SCK)(SCK_INTERNAL)))(_simpleassign BUF)(_target(6))(_sensitivity(13)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_static
		(33686018 514 )
		(33686018 514 )
	)
	(_model . logic 8 -1
	)
)
I 000046 55 3654          1487327038241 logic
(_unit VHDL (spi_master 0 6 (logic 0 26 ))
	(_version vb4)
	(_time 1487327038242 2017.02.17 11:23:58)
	(_source (\./../src/spi_interface.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code d5d2d786d08288c08685918f85d2d6d2d1d3d0d2d7)
	(_entity
		(_time 1485428892680)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_generic (_internal BUS_SIZE ~extSTD.STANDARD.INTEGER 0 8 \18\ (_entity ((i 18)))))
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in )(_event))))
		(_port (_internal CE ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in ))))
		(_port (_internal ENABLE ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
		(_port (_internal RESET ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
		(_port (_internal MISO ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_in ))))
		(_port (_internal MOSI ~extieee.std_logic_1164.STD_LOGIC 0 17 (_entity (_out ))))
		(_port (_internal SCK ~extieee.std_logic_1164.STD_LOGIC 0 18 (_entity (_out ))))
		(_port (_internal DATA_READY ~extieee.std_logic_1164.STD_LOGIC 0 19 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{BUS_SIZE-1~downto~0}~12 0 21 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 5 )(i 0))))))
		(_port (_internal DATA_OUT ~STD_LOGIC_VECTOR{BUS_SIZE-1~downto~0}~12 0 21 (_entity (_out ))))
		(_type (_internal machine 0 29 (_enum1 ready execute (_to (i 0)(i 1)))))
		(_signal (_internal state machine 0 30 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{BUS_SIZE-1~downto~0}~13 0 31 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 6 )(i 0))))))
		(_signal (_internal DATA ~STD_LOGIC_VECTOR{BUS_SIZE-1~downto~0}~13 0 31 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~13 0 32 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_signal (_internal DATA_COUNTER_VEC ~STD_LOGIC_VECTOR{5~downto~0}~13 0 32 (_architecture (_uni ))))
		(_signal (_internal MOSI_INTERNAL ~extieee.std_logic_1164.STD_LOGIC 0 33 (_architecture (_uni ))))
		(_signal (_internal SCK_INTERNAL ~extieee.std_logic_1164.STD_LOGIC 0 34 (_architecture (_uni ))))
		(_signal (_internal READY_INTERNAL ~extieee.std_logic_1164.STD_LOGIC 0 35 (_architecture (_uni ))))
		(_constant (_internal convert_time ~extSTD.STANDARD.INTEGER 0 36 (_architecture ((i 200)))))
		(_variable (_internal cpu_counter ~extSTD.STANDARD.INTEGER 0 39 (_process 0 ((i 0)))))
		(_variable (_internal data_counter ~extSTD.STANDARD.INTEGER 0 40 (_process 0 ((i 0)))))
		(_process
			(line__38(_architecture 0 0 38 (_process (_simple)(_target(9)(10)(11)(12)(13)(14))(_sensitivity(0)(3))(_read(9)(10(_range 7))(11)(13)(1)(4)))))
			(line__92(_architecture 1 0 92 (_assignment (_simple)(_alias((DATA_READY)(READY_INTERNAL)))(_simpleassign BUF)(_target(7))(_sensitivity(14)))))
			(line__93(_architecture 2 0 93 (_assignment (_simple)(_target(8))(_sensitivity(10)))))
			(line__94(_architecture 3 0 94 (_assignment (_simple)(_alias((MOSI)(MOSI_INTERNAL)))(_simpleassign BUF)(_target(5))(_sensitivity(12)))))
			(line__95(_architecture 4 0 95 (_assignment (_simple)(_alias((SCK)(SCK_INTERNAL)))(_simpleassign BUF)(_target(6))(_sensitivity(13)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_static
		(33686018 514 )
		(33686018 514 )
	)
	(_model . logic 8 -1
	)
)
V 000046 55 2889          1487327489775 logic
(_unit VHDL (memory 0 7 (logic 0 23 ))
	(_version vb4)
	(_time 1487327489776 2017.02.17 11:31:29)
	(_source (\./../src/memory.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(NUMERIC_STD)))
	(_code aefdfff9fef9aeb8fcacbcf5f6a8faa8aba8faa8f8)
	(_entity
		(_time 1485428954625)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(NUMERIC_STD)))
	)
	(_object
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in )(_event))))
		(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in ))))
		(_port (_internal new_data ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{17~downto~0}~12 0 14 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 17)(i 0))))))
		(_port (_internal data_in ~STD_LOGIC_VECTOR{17~downto~0}~12 0 14 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{17~downto~0}~122 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 17)(i 0))))))
		(_port (_internal data_out ~STD_LOGIC_VECTOR{17~downto~0}~122 0 15 (_entity (_out ))))
		(_port (_internal ready ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_out ))))
		(_type (_internal machine 0 24 (_enum1 collect send (_to (i 0)(i 1)))))
		(_signal (_internal state machine 0 25 (_architecture (_uni ))))
		(_signal (_internal ready_sig ~extieee.std_logic_1164.STD_LOGIC 0 27 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{27~downto~0}~13 0 28 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 27)(i 0))))))
		(_signal (_internal data ~STD_LOGIC_VECTOR{27~downto~0}~13 0 28 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{17~downto~0}~13 0 29 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 17)(i 0))))))
		(_signal (_internal data_processed ~STD_LOGIC_VECTOR{17~downto~0}~13 0 29 (_architecture (_uni ))))
		(_variable (_internal count ~extSTD.STANDARD.INTEGER 0 32 (_process 0 )))
		(_process
			(line__31(_architecture 0 0 31 (_process (_simple)(_target(6)(7)(8)(9))(_sensitivity(0)(1))(_read(6)(8)(2)(3)))))
			(line__69(_architecture 1 0 69 (_assignment (_simple)(_alias((data_out)(data_processed)))(_target(4))(_sensitivity(9)))))
			(line__70(_architecture 2 0 70 (_assignment (_simple)(_alias((ready)(ready_sig)))(_simpleassign BUF)(_target(5))(_sensitivity(7)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
	)
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 )
		(33686018 33686018 33686018 33686018 514 )
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 )
	)
	(_model . logic 3 -1
	)
)
I 000044 55 14973         1487327489840 top
(_unit VHDL (top 0 28 (top 0 46 ))
	(_version vb4)
	(_time 1487327489841 2017.02.17 11:31:29)
	(_source (\./../compile/top.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
	(_code ecbeedbfe9bab8fbbdbeaab7bdebe8eabaebecebe8)
	(_entity
		(_time 1485431925571)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_component
		(spi_master
			(_object
				(_generic (_internal BUS_SIZE ~extSTD.STANDARD.INTEGER 0 99 (_entity -1 ((i 18)))))
				(_port (_internal CE ~extieee.std_logic_1164.STD_LOGIC 0 102 (_entity (_in ))))
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 103 (_entity (_in ))))
				(_port (_internal ENABLE ~extieee.std_logic_1164.STD_LOGIC 0 104 (_entity (_in ))))
				(_port (_internal MISO ~extieee.std_logic_1164.STD_LOGIC 0 105 (_entity (_in ))))
				(_port (_internal RESET ~extieee.std_logic_1164.STD_LOGIC 0 106 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{BUS_SIZE-1~downto~0}~1314 0 107 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 0 )(i 0))))))
				(_port (_internal DATA_OUT ~STD_LOGIC_VECTOR{BUS_SIZE-1~downto~0}~1314 0 107 (_entity (_out ))))
				(_port (_internal DATA_READY ~extieee.std_logic_1164.STD_LOGIC 0 108 (_entity (_out ))))
				(_port (_internal MOSI ~extieee.std_logic_1164.STD_LOGIC 0 109 (_entity (_out ))))
				(_port (_internal SCK ~extieee.std_logic_1164.STD_LOGIC 0 110 (_entity (_out ))))
			)
		)
		(Prescaler
			(_object
				(_port (_internal CE ~extieee.std_logic_1164.STD_LOGIC 0 91 (_entity (_in ))))
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 92 (_entity (_in ))))
				(_port (_internal CLR ~extieee.std_logic_1164.STD_LOGIC 0 93 (_entity (_in ))))
				(_port (_internal CEO ~extieee.std_logic_1164.STD_LOGIC 0 94 (_entity (_out ))))
			)
		)
		(memory
			(_object
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 81 (_entity (_in ))))
				(_port (_internal data_in ~STD_LOGIC_VECTOR{17~downto~0}~13 0 82 (_entity (_in ))))
				(_port (_internal new_data ~extieee.std_logic_1164.STD_LOGIC 0 83 (_entity (_in ))))
				(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 84 (_entity (_in ))))
				(_port (_internal data_out ~STD_LOGIC_VECTOR{17~downto~0}~1312 0 85 (_entity (_out ))))
				(_port (_internal ready ~extieee.std_logic_1164.STD_LOGIC 0 86 (_entity (_out ))))
			)
		)
		(decoder
			(_object
				(_generic (_internal BUS_SIZE ~extSTD.STANDARD.INTEGER 0 68 (_entity -1 ((i 18)))))
				(_type (_internal ~STD_LOGIC_VECTOR{BUS_SIZE-1~downto~0}~13 0 71 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 1 )(i 0))))))
				(_port (_internal DATA_IN ~STD_LOGIC_VECTOR{BUS_SIZE-1~downto~0}~13 0 71 (_entity (_in ))))
				(_port (_internal READY ~extieee.std_logic_1164.STD_LOGIC 0 72 (_entity (_in ))))
				(_port (_internal RESET ~extieee.std_logic_1164.STD_LOGIC 0 73 (_entity (_in ))))
				(_port (_internal FRACTION_PART0 ~extieee.std_logic_1164.STD_LOGIC 0 74 (_entity (_out ))))
				(_port (_internal FRACTION_PART1 ~extieee.std_logic_1164.STD_LOGIC 0 75 (_entity (_out ))))
				(_port (_internal TOTAL_PART ~STD_LOGIC_VECTOR{11~downto~0}~1310 0 76 (_entity (_out ))))
			)
		)
		(bin2bcd_12bit
			(_object
				(_port (_internal binIN ~STD_LOGIC_VECTOR{11~downto~0}~13 0 59 (_entity (_in ))))
				(_port (_internal hundreds ~STD_LOGIC_VECTOR{3~downto~0}~132 0 60 (_entity (_out ))))
				(_port (_internal ones ~STD_LOGIC_VECTOR{3~downto~0}~134 0 61 (_entity (_out ))))
				(_port (_internal tens ~STD_LOGIC_VECTOR{3~downto~0}~136 0 62 (_entity (_out ))))
				(_port (_internal thousands ~STD_LOGIC_VECTOR{3~downto~0}~138 0 63 (_entity (_out ))))
			)
		)
		(bcd2led
			(_object
				(_port (_internal bcd ~STD_LOGIC_VECTOR{3~downto~0}~13 0 52 (_entity (_in ))))
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 53 (_entity (_in ))))
				(_port (_internal segment7 ~STD_LOGIC_VECTOR{6~downto~0}~13 0 54 (_entity (_out ))))
			)
		)
	)
	(_instantiation U1 0 156 (_component spi_master )
		(_port
			((CE)(NET51))
			((CLK)(CLK))
			((ENABLE)(ENABLE))
			((MISO)(MISO))
			((RESET)(RESET))
			((DATA_OUT)(BUS1528(d_17_0)))
			((DATA_READY)(NET416))
			((MOSI)(MOSI))
			((SCK)(SCK))
		)
		(_use (_entity . spi_master)
			(_port
				((CLK)(CLK))
				((CE)(CE))
				((ENABLE)(ENABLE))
				((RESET)(RESET))
				((MISO)(MISO))
				((MOSI)(MOSI))
				((SCK)(SCK))
				((DATA_READY)(DATA_READY))
				((DATA_OUT)(DATA_OUT))
			)
		)
	)
	(_instantiation U2 0 169 (_component Prescaler )
		(_port
			((CE)(CE))
			((CLK)(CLK))
			((CLR)(RESET))
			((CEO)(NET51))
		)
		(_use (_entity . Prescaler)
			(_port
				((CLK)(CLK))
				((CE)(CE))
				((CLR)(CLR))
				((CEO)(CEO))
			)
		)
	)
	(_instantiation U3 0 177 (_component memory )
		(_port
			((clk)(CLK))
			((data_in)(BUS1528))
			((new_data)(NET416))
			((reset)(RESET))
			((ready)(NET434))
		)
		(_use (_entity . memory)
			(_port
				((clk)(clk))
				((reset)(reset))
				((new_data)(new_data))
				((data_in)(data_in))
				((data_out)(data_out))
				((ready)(ready))
			)
		)
	)
	(_instantiation U4 0 186 (_component decoder )
		(_port
			((DATA_IN)(BUS1528(d_17_0)))
			((READY)(NET434))
			((RESET)(RESET))
			((FRACTION_PART0)(LED_BIT0))
			((FRACTION_PART1)(LED_BIT1))
			((TOTAL_PART)(BUS566))
		)
		(_use (_entity . decoder)
			(_port
				((READY)(READY))
				((RESET)(RESET))
				((DATA_IN)(DATA_IN))
				((TOTAL_PART)(TOTAL_PART))
				((FRACTION_PART0)(FRACTION_PART0))
				((FRACTION_PART1)(FRACTION_PART1))
			)
		)
	)
	(_instantiation U5 0 196 (_component bin2bcd_12bit )
		(_port
			((binIN)(BUS566))
			((hundreds)(BUS901))
			((ones)(BUS883))
			((tens)(BUS892))
			((thousands)(BUS906))
		)
		(_use (_entity . bin2bcd_12bit)
			(_port
				((binIN)(binIN))
				((ones)(ones))
				((tens)(tens))
				((hundreds)(hundreds))
				((thousands)(thousands))
			)
		)
	)
	(_instantiation U6 0 205 (_component bcd2led )
		(_port
			((bcd)(BUS883))
			((clk)(CLK))
			((segment7(6))(ONES))
			((segment7(5))(DANGLING_U6_segment7_5))
			((segment7(4))(DANGLING_U6_segment7_4))
			((segment7(3))(DANGLING_U6_segment7_3))
			((segment7(2))(DANGLING_U6_segment7_2))
			((segment7(1))(DANGLING_U6_segment7_1))
			((segment7(0))(DANGLING_U6_segment7_0))
		)
		(_use (_entity . bcd2led)
			(_port
				((clk)(clk))
				((bcd)(bcd))
				((segment7)(segment7))
			)
		)
	)
	(_instantiation U7 0 218 (_component bcd2led )
		(_port
			((bcd)(BUS892))
			((clk)(CLK))
			((segment7(6))(TENS))
			((segment7(5))(DANGLING_U7_segment7_5))
			((segment7(4))(DANGLING_U7_segment7_4))
			((segment7(3))(DANGLING_U7_segment7_3))
			((segment7(2))(DANGLING_U7_segment7_2))
			((segment7(1))(DANGLING_U7_segment7_1))
			((segment7(0))(DANGLING_U7_segment7_0))
		)
		(_use (_entity . bcd2led)
			(_port
				((clk)(clk))
				((bcd)(bcd))
				((segment7)(segment7))
			)
		)
	)
	(_instantiation U8 0 231 (_component bcd2led )
		(_port
			((bcd)(BUS901))
			((clk)(CLK))
			((segment7(6))(HUNDREDS))
			((segment7(5))(DANGLING_U8_segment7_5))
			((segment7(4))(DANGLING_U8_segment7_4))
			((segment7(3))(DANGLING_U8_segment7_3))
			((segment7(2))(DANGLING_U8_segment7_2))
			((segment7(1))(DANGLING_U8_segment7_1))
			((segment7(0))(DANGLING_U8_segment7_0))
		)
		(_use (_entity . bcd2led)
			(_port
				((clk)(clk))
				((bcd)(bcd))
				((segment7)(segment7))
			)
		)
	)
	(_instantiation U9 0 244 (_component bcd2led )
		(_port
			((bcd)(BUS906))
			((clk)(CLK))
			((segment7(6))(THOUSANDS))
			((segment7(5))(DANGLING_U9_segment7_5))
			((segment7(4))(DANGLING_U9_segment7_4))
			((segment7(3))(DANGLING_U9_segment7_3))
			((segment7(2))(DANGLING_U9_segment7_2))
			((segment7(1))(DANGLING_U9_segment7_1))
			((segment7(0))(DANGLING_U9_segment7_0))
		)
		(_use (_entity . bcd2led)
			(_port
				((clk)(clk))
				((bcd)(bcd))
				((segment7)(segment7))
			)
		)
	)
	(_object
		(_port (_internal CE ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_port (_internal ENABLE ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
		(_port (_internal MISO ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
		(_port (_internal RESET ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
		(_port (_internal HUNDREDS ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_out ))))
		(_port (_internal LED_BIT0 ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_out ))))
		(_port (_internal LED_BIT1 ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_out ))))
		(_port (_internal MOSI ~extieee.std_logic_1164.STD_LOGIC 0 38 (_entity (_out ))))
		(_port (_internal ONES ~extieee.std_logic_1164.STD_LOGIC 0 39 (_entity (_out ))))
		(_port (_internal SCK ~extieee.std_logic_1164.STD_LOGIC 0 40 (_entity (_out ))))
		(_port (_internal TENS ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_out ))))
		(_port (_internal THOUSANDS ~extieee.std_logic_1164.STD_LOGIC 0 42 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 52 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~13 0 54 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{11~downto~0}~13 0 59 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 11)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~132 0 60 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~134 0 61 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~136 0 62 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~138 0 63 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{11~downto~0}~1310 0 76 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 11)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{17~downto~0}~13 0 82 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 17)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{17~downto~0}~1312 0 85 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 17)(i 0))))))
		(_signal (_internal NET416 ~extieee.std_logic_1164.STD_LOGIC 0 116 (_architecture (_uni ))))
		(_signal (_internal NET434 ~extieee.std_logic_1164.STD_LOGIC 0 117 (_architecture (_uni ))))
		(_signal (_internal NET51 ~extieee.std_logic_1164.STD_LOGIC 0 118 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{17~downto~0}~1316 0 119 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 17)(i 0))))))
		(_signal (_internal BUS1528 ~STD_LOGIC_VECTOR{17~downto~0}~1316 0 119 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{11~downto~0}~1318 0 120 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 11)(i 0))))))
		(_signal (_internal BUS566 ~STD_LOGIC_VECTOR{11~downto~0}~1318 0 120 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~1320 0 121 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal BUS883 ~STD_LOGIC_VECTOR{3~downto~0}~1320 0 121 (_architecture (_uni ))))
		(_signal (_internal BUS892 ~STD_LOGIC_VECTOR{3~downto~0}~1320 0 122 (_architecture (_uni ))))
		(_signal (_internal BUS901 ~STD_LOGIC_VECTOR{3~downto~0}~1320 0 123 (_architecture (_uni ))))
		(_signal (_internal BUS906 ~STD_LOGIC_VECTOR{3~downto~0}~1320 0 124 (_architecture (_uni ))))
		(_signal (_internal DANGLING_U6_segment7_5 ~extieee.std_logic_1164.STD_LOGIC 0 127 (_architecture (_uni ))))
		(_signal (_internal DANGLING_U6_segment7_4 ~extieee.std_logic_1164.STD_LOGIC 0 128 (_architecture (_uni ))))
		(_signal (_internal DANGLING_U6_segment7_3 ~extieee.std_logic_1164.STD_LOGIC 0 129 (_architecture (_uni ))))
		(_signal (_internal DANGLING_U6_segment7_2 ~extieee.std_logic_1164.STD_LOGIC 0 130 (_architecture (_uni ))))
		(_signal (_internal DANGLING_U6_segment7_1 ~extieee.std_logic_1164.STD_LOGIC 0 131 (_architecture (_uni ))))
		(_signal (_internal DANGLING_U6_segment7_0 ~extieee.std_logic_1164.STD_LOGIC 0 132 (_architecture (_uni ))))
		(_signal (_internal DANGLING_U7_segment7_5 ~extieee.std_logic_1164.STD_LOGIC 0 133 (_architecture (_uni ))))
		(_signal (_internal DANGLING_U7_segment7_4 ~extieee.std_logic_1164.STD_LOGIC 0 134 (_architecture (_uni ))))
		(_signal (_internal DANGLING_U7_segment7_3 ~extieee.std_logic_1164.STD_LOGIC 0 135 (_architecture (_uni ))))
		(_signal (_internal DANGLING_U7_segment7_2 ~extieee.std_logic_1164.STD_LOGIC 0 136 (_architecture (_uni ))))
		(_signal (_internal DANGLING_U7_segment7_1 ~extieee.std_logic_1164.STD_LOGIC 0 137 (_architecture (_uni ))))
		(_signal (_internal DANGLING_U7_segment7_0 ~extieee.std_logic_1164.STD_LOGIC 0 138 (_architecture (_uni ))))
		(_signal (_internal DANGLING_U8_segment7_5 ~extieee.std_logic_1164.STD_LOGIC 0 139 (_architecture (_uni ))))
		(_signal (_internal DANGLING_U8_segment7_4 ~extieee.std_logic_1164.STD_LOGIC 0 140 (_architecture (_uni ))))
		(_signal (_internal DANGLING_U8_segment7_3 ~extieee.std_logic_1164.STD_LOGIC 0 141 (_architecture (_uni ))))
		(_signal (_internal DANGLING_U8_segment7_2 ~extieee.std_logic_1164.STD_LOGIC 0 142 (_architecture (_uni ))))
		(_signal (_internal DANGLING_U8_segment7_1 ~extieee.std_logic_1164.STD_LOGIC 0 143 (_architecture (_uni ))))
		(_signal (_internal DANGLING_U8_segment7_0 ~extieee.std_logic_1164.STD_LOGIC 0 144 (_architecture (_uni ))))
		(_signal (_internal DANGLING_U9_segment7_5 ~extieee.std_logic_1164.STD_LOGIC 0 145 (_architecture (_uni ))))
		(_signal (_internal DANGLING_U9_segment7_4 ~extieee.std_logic_1164.STD_LOGIC 0 146 (_architecture (_uni ))))
		(_signal (_internal DANGLING_U9_segment7_3 ~extieee.std_logic_1164.STD_LOGIC 0 147 (_architecture (_uni ))))
		(_signal (_internal DANGLING_U9_segment7_2 ~extieee.std_logic_1164.STD_LOGIC 0 148 (_architecture (_uni ))))
		(_signal (_internal DANGLING_U9_segment7_1 ~extieee.std_logic_1164.STD_LOGIC 0 149 (_architecture (_uni ))))
		(_signal (_internal DANGLING_U9_segment7_0 ~extieee.std_logic_1164.STD_LOGIC 0 150 (_architecture (_uni ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . top 2 -1
	)
)
I 000044 55 14859         1487327545567 top
(_unit VHDL (top 0 28 (top 0 46 ))
	(_version vb4)
	(_time 1487327545568 2017.02.17 11:32:25)
	(_source (\./../compile/top.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 98cdca97c6cecc8fc9ccdec3c99f9c9ece9f989f9c)
	(_entity
		(_time 1485431925571)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_component
		(spi_master
			(_object
				(_generic (_internal BUS_SIZE ~extSTD.STANDARD.INTEGER 0 99 (_entity -1 ((i 18)))))
				(_port (_internal CE ~extieee.std_logic_1164.STD_LOGIC 0 102 (_entity (_in ))))
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 103 (_entity (_in ))))
				(_port (_internal ENABLE ~extieee.std_logic_1164.STD_LOGIC 0 104 (_entity (_in ))))
				(_port (_internal MISO ~extieee.std_logic_1164.STD_LOGIC 0 105 (_entity (_in ))))
				(_port (_internal RESET ~extieee.std_logic_1164.STD_LOGIC 0 106 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{BUS_SIZE-1~downto~0}~1314 0 107 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 0 )(i 0))))))
				(_port (_internal DATA_OUT ~STD_LOGIC_VECTOR{BUS_SIZE-1~downto~0}~1314 0 107 (_entity (_out ))))
				(_port (_internal DATA_READY ~extieee.std_logic_1164.STD_LOGIC 0 108 (_entity (_out ))))
				(_port (_internal MOSI ~extieee.std_logic_1164.STD_LOGIC 0 109 (_entity (_out ))))
				(_port (_internal SCK ~extieee.std_logic_1164.STD_LOGIC 0 110 (_entity (_out ))))
			)
		)
		(Prescaler
			(_object
				(_port (_internal CE ~extieee.std_logic_1164.STD_LOGIC 0 91 (_entity (_in ))))
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 92 (_entity (_in ))))
				(_port (_internal CLR ~extieee.std_logic_1164.STD_LOGIC 0 93 (_entity (_in ))))
				(_port (_internal CEO ~extieee.std_logic_1164.STD_LOGIC 0 94 (_entity (_out ))))
			)
		)
		(memory
			(_object
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 81 (_entity (_in ))))
				(_port (_internal data_in ~STD_LOGIC_VECTOR{17~downto~0}~13 0 82 (_entity (_in ))))
				(_port (_internal new_data ~extieee.std_logic_1164.STD_LOGIC 0 83 (_entity (_in ))))
				(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 84 (_entity (_in ))))
				(_port (_internal data_out ~STD_LOGIC_VECTOR{17~downto~0}~1312 0 85 (_entity (_out ))))
				(_port (_internal ready ~extieee.std_logic_1164.STD_LOGIC 0 86 (_entity (_out ))))
			)
		)
		(decoder
			(_object
				(_generic (_internal BUS_SIZE ~extSTD.STANDARD.INTEGER 0 68 (_entity -1 ((i 18)))))
				(_type (_internal ~STD_LOGIC_VECTOR{BUS_SIZE-1~downto~0}~13 0 71 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 1 )(i 0))))))
				(_port (_internal DATA_IN ~STD_LOGIC_VECTOR{BUS_SIZE-1~downto~0}~13 0 71 (_entity (_in ))))
				(_port (_internal READY ~extieee.std_logic_1164.STD_LOGIC 0 72 (_entity (_in ))))
				(_port (_internal RESET ~extieee.std_logic_1164.STD_LOGIC 0 73 (_entity (_in ))))
				(_port (_internal FRACTION_PART0 ~extieee.std_logic_1164.STD_LOGIC 0 74 (_entity (_out ))))
				(_port (_internal FRACTION_PART1 ~extieee.std_logic_1164.STD_LOGIC 0 75 (_entity (_out ))))
				(_port (_internal TOTAL_PART ~STD_LOGIC_VECTOR{11~downto~0}~1310 0 76 (_entity (_out ))))
			)
		)
		(bin2bcd_12bit
			(_object
				(_port (_internal binIN ~STD_LOGIC_VECTOR{11~downto~0}~13 0 59 (_entity (_in ))))
				(_port (_internal hundreds ~STD_LOGIC_VECTOR{3~downto~0}~132 0 60 (_entity (_out ))))
				(_port (_internal ones ~STD_LOGIC_VECTOR{3~downto~0}~134 0 61 (_entity (_out ))))
				(_port (_internal tens ~STD_LOGIC_VECTOR{3~downto~0}~136 0 62 (_entity (_out ))))
				(_port (_internal thousands ~STD_LOGIC_VECTOR{3~downto~0}~138 0 63 (_entity (_out ))))
			)
		)
		(bcd2led
			(_object
				(_port (_internal bcd ~STD_LOGIC_VECTOR{3~downto~0}~13 0 52 (_entity (_in ))))
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 53 (_entity (_in ))))
				(_port (_internal segment7 ~STD_LOGIC_VECTOR{6~downto~0}~13 0 54 (_entity (_out ))))
			)
		)
	)
	(_instantiation U1 0 155 (_component spi_master )
		(_port
			((CE)(NET51))
			((CLK)(CLK))
			((ENABLE)(ENABLE))
			((MISO)(MISO))
			((RESET)(RESET))
			((DATA_OUT)(BUS1528(d_17_0)))
			((DATA_READY)(NET1556))
			((MOSI)(MOSI))
			((SCK)(SCK))
		)
		(_use (_entity . spi_master)
			(_port
				((CLK)(CLK))
				((CE)(CE))
				((ENABLE)(ENABLE))
				((RESET)(RESET))
				((MISO)(MISO))
				((MOSI)(MOSI))
				((SCK)(SCK))
				((DATA_READY)(DATA_READY))
				((DATA_OUT)(DATA_OUT))
			)
		)
	)
	(_instantiation U2 0 168 (_component Prescaler )
		(_port
			((CE)(CE))
			((CLK)(CLK))
			((CLR)(RESET))
			((CEO)(NET51))
		)
		(_use (_entity . Prescaler)
			(_port
				((CLK)(CLK))
				((CE)(CE))
				((CLR)(CLR))
				((CEO)(CEO))
			)
		)
	)
	(_instantiation U3 0 176 (_component memory )
		(_port
			((clk)(CLK))
			((data_in)(BUS1528))
			((new_data)(NET1556))
			((reset)(RESET))
		)
		(_use (_entity . memory)
			(_port
				((clk)(clk))
				((reset)(reset))
				((new_data)(new_data))
				((data_in)(data_in))
				((data_out)(data_out))
				((ready)(ready))
			)
		)
	)
	(_instantiation U4 0 184 (_component decoder )
		(_port
			((DATA_IN)(BUS1528(d_17_0)))
			((READY)(NET1556))
			((RESET)(RESET))
			((FRACTION_PART0)(LED_BIT0))
			((FRACTION_PART1)(LED_BIT1))
			((TOTAL_PART)(BUS566))
		)
		(_use (_entity . decoder)
			(_port
				((READY)(READY))
				((RESET)(RESET))
				((DATA_IN)(DATA_IN))
				((TOTAL_PART)(TOTAL_PART))
				((FRACTION_PART0)(FRACTION_PART0))
				((FRACTION_PART1)(FRACTION_PART1))
			)
		)
	)
	(_instantiation U5 0 194 (_component bin2bcd_12bit )
		(_port
			((binIN)(BUS566))
			((hundreds)(BUS901))
			((ones)(BUS883))
			((tens)(BUS892))
			((thousands)(BUS906))
		)
		(_use (_entity . bin2bcd_12bit)
			(_port
				((binIN)(binIN))
				((ones)(ones))
				((tens)(tens))
				((hundreds)(hundreds))
				((thousands)(thousands))
			)
		)
	)
	(_instantiation U6 0 203 (_component bcd2led )
		(_port
			((bcd)(BUS883))
			((clk)(CLK))
			((segment7(6))(ONES))
			((segment7(5))(DANGLING_U6_segment7_5))
			((segment7(4))(DANGLING_U6_segment7_4))
			((segment7(3))(DANGLING_U6_segment7_3))
			((segment7(2))(DANGLING_U6_segment7_2))
			((segment7(1))(DANGLING_U6_segment7_1))
			((segment7(0))(DANGLING_U6_segment7_0))
		)
		(_use (_entity . bcd2led)
			(_port
				((clk)(clk))
				((bcd)(bcd))
				((segment7)(segment7))
			)
		)
	)
	(_instantiation U7 0 216 (_component bcd2led )
		(_port
			((bcd)(BUS892))
			((clk)(CLK))
			((segment7(6))(TENS))
			((segment7(5))(DANGLING_U7_segment7_5))
			((segment7(4))(DANGLING_U7_segment7_4))
			((segment7(3))(DANGLING_U7_segment7_3))
			((segment7(2))(DANGLING_U7_segment7_2))
			((segment7(1))(DANGLING_U7_segment7_1))
			((segment7(0))(DANGLING_U7_segment7_0))
		)
		(_use (_entity . bcd2led)
			(_port
				((clk)(clk))
				((bcd)(bcd))
				((segment7)(segment7))
			)
		)
	)
	(_instantiation U8 0 229 (_component bcd2led )
		(_port
			((bcd)(BUS901))
			((clk)(CLK))
			((segment7(6))(HUNDREDS))
			((segment7(5))(DANGLING_U8_segment7_5))
			((segment7(4))(DANGLING_U8_segment7_4))
			((segment7(3))(DANGLING_U8_segment7_3))
			((segment7(2))(DANGLING_U8_segment7_2))
			((segment7(1))(DANGLING_U8_segment7_1))
			((segment7(0))(DANGLING_U8_segment7_0))
		)
		(_use (_entity . bcd2led)
			(_port
				((clk)(clk))
				((bcd)(bcd))
				((segment7)(segment7))
			)
		)
	)
	(_instantiation U9 0 242 (_component bcd2led )
		(_port
			((bcd)(BUS906))
			((clk)(CLK))
			((segment7(6))(THOUSANDS))
			((segment7(5))(DANGLING_U9_segment7_5))
			((segment7(4))(DANGLING_U9_segment7_4))
			((segment7(3))(DANGLING_U9_segment7_3))
			((segment7(2))(DANGLING_U9_segment7_2))
			((segment7(1))(DANGLING_U9_segment7_1))
			((segment7(0))(DANGLING_U9_segment7_0))
		)
		(_use (_entity . bcd2led)
			(_port
				((clk)(clk))
				((bcd)(bcd))
				((segment7)(segment7))
			)
		)
	)
	(_object
		(_port (_internal CE ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_port (_internal ENABLE ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
		(_port (_internal MISO ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
		(_port (_internal RESET ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
		(_port (_internal HUNDREDS ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_out ))))
		(_port (_internal LED_BIT0 ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_out ))))
		(_port (_internal LED_BIT1 ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_out ))))
		(_port (_internal MOSI ~extieee.std_logic_1164.STD_LOGIC 0 38 (_entity (_out ))))
		(_port (_internal ONES ~extieee.std_logic_1164.STD_LOGIC 0 39 (_entity (_out ))))
		(_port (_internal SCK ~extieee.std_logic_1164.STD_LOGIC 0 40 (_entity (_out ))))
		(_port (_internal TENS ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_out ))))
		(_port (_internal THOUSANDS ~extieee.std_logic_1164.STD_LOGIC 0 42 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 52 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~13 0 54 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{11~downto~0}~13 0 59 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 11)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~132 0 60 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~134 0 61 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~136 0 62 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~138 0 63 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{11~downto~0}~1310 0 76 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 11)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{17~downto~0}~13 0 82 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 17)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{17~downto~0}~1312 0 85 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 17)(i 0))))))
		(_signal (_internal NET1556 ~extieee.std_logic_1164.STD_LOGIC 0 116 (_architecture (_uni ))))
		(_signal (_internal NET51 ~extieee.std_logic_1164.STD_LOGIC 0 117 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{17~downto~0}~1316 0 118 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 17)(i 0))))))
		(_signal (_internal BUS1528 ~STD_LOGIC_VECTOR{17~downto~0}~1316 0 118 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{11~downto~0}~1318 0 119 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 11)(i 0))))))
		(_signal (_internal BUS566 ~STD_LOGIC_VECTOR{11~downto~0}~1318 0 119 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~1320 0 120 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal BUS883 ~STD_LOGIC_VECTOR{3~downto~0}~1320 0 120 (_architecture (_uni ))))
		(_signal (_internal BUS892 ~STD_LOGIC_VECTOR{3~downto~0}~1320 0 121 (_architecture (_uni ))))
		(_signal (_internal BUS901 ~STD_LOGIC_VECTOR{3~downto~0}~1320 0 122 (_architecture (_uni ))))
		(_signal (_internal BUS906 ~STD_LOGIC_VECTOR{3~downto~0}~1320 0 123 (_architecture (_uni ))))
		(_signal (_internal DANGLING_U6_segment7_5 ~extieee.std_logic_1164.STD_LOGIC 0 126 (_architecture (_uni ))))
		(_signal (_internal DANGLING_U6_segment7_4 ~extieee.std_logic_1164.STD_LOGIC 0 127 (_architecture (_uni ))))
		(_signal (_internal DANGLING_U6_segment7_3 ~extieee.std_logic_1164.STD_LOGIC 0 128 (_architecture (_uni ))))
		(_signal (_internal DANGLING_U6_segment7_2 ~extieee.std_logic_1164.STD_LOGIC 0 129 (_architecture (_uni ))))
		(_signal (_internal DANGLING_U6_segment7_1 ~extieee.std_logic_1164.STD_LOGIC 0 130 (_architecture (_uni ))))
		(_signal (_internal DANGLING_U6_segment7_0 ~extieee.std_logic_1164.STD_LOGIC 0 131 (_architecture (_uni ))))
		(_signal (_internal DANGLING_U7_segment7_5 ~extieee.std_logic_1164.STD_LOGIC 0 132 (_architecture (_uni ))))
		(_signal (_internal DANGLING_U7_segment7_4 ~extieee.std_logic_1164.STD_LOGIC 0 133 (_architecture (_uni ))))
		(_signal (_internal DANGLING_U7_segment7_3 ~extieee.std_logic_1164.STD_LOGIC 0 134 (_architecture (_uni ))))
		(_signal (_internal DANGLING_U7_segment7_2 ~extieee.std_logic_1164.STD_LOGIC 0 135 (_architecture (_uni ))))
		(_signal (_internal DANGLING_U7_segment7_1 ~extieee.std_logic_1164.STD_LOGIC 0 136 (_architecture (_uni ))))
		(_signal (_internal DANGLING_U7_segment7_0 ~extieee.std_logic_1164.STD_LOGIC 0 137 (_architecture (_uni ))))
		(_signal (_internal DANGLING_U8_segment7_5 ~extieee.std_logic_1164.STD_LOGIC 0 138 (_architecture (_uni ))))
		(_signal (_internal DANGLING_U8_segment7_4 ~extieee.std_logic_1164.STD_LOGIC 0 139 (_architecture (_uni ))))
		(_signal (_internal DANGLING_U8_segment7_3 ~extieee.std_logic_1164.STD_LOGIC 0 140 (_architecture (_uni ))))
		(_signal (_internal DANGLING_U8_segment7_2 ~extieee.std_logic_1164.STD_LOGIC 0 141 (_architecture (_uni ))))
		(_signal (_internal DANGLING_U8_segment7_1 ~extieee.std_logic_1164.STD_LOGIC 0 142 (_architecture (_uni ))))
		(_signal (_internal DANGLING_U8_segment7_0 ~extieee.std_logic_1164.STD_LOGIC 0 143 (_architecture (_uni ))))
		(_signal (_internal DANGLING_U9_segment7_5 ~extieee.std_logic_1164.STD_LOGIC 0 144 (_architecture (_uni ))))
		(_signal (_internal DANGLING_U9_segment7_4 ~extieee.std_logic_1164.STD_LOGIC 0 145 (_architecture (_uni ))))
		(_signal (_internal DANGLING_U9_segment7_3 ~extieee.std_logic_1164.STD_LOGIC 0 146 (_architecture (_uni ))))
		(_signal (_internal DANGLING_U9_segment7_2 ~extieee.std_logic_1164.STD_LOGIC 0 147 (_architecture (_uni ))))
		(_signal (_internal DANGLING_U9_segment7_1 ~extieee.std_logic_1164.STD_LOGIC 0 148 (_architecture (_uni ))))
		(_signal (_internal DANGLING_U9_segment7_0 ~extieee.std_logic_1164.STD_LOGIC 0 149 (_architecture (_uni ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . top 2 -1
	)
)
V 000046 55 2690          1487327649820 logic
(_unit VHDL (decoder 0 6 (logic 0 22 ))
	(_version vb4)
	(_time 1487327649821 2017.02.17 11:34:09)
	(_source (\./../src/decoder.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code d7d4d585d58080c18380c38d83d0d5d1d3d1d2d1d4)
	(_entity
		(_time 1485431252700)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_generic (_internal BUS_SIZE ~extSTD.STANDARD.INTEGER 0 8 \18\ (_entity ((i 18)))))
		(_port (_internal READY ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in )(_event))))
		(_port (_internal RESET ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{BUS_SIZE-1~downto~0}~12 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 4 )(i 0))))))
		(_port (_internal DATA_IN ~STD_LOGIC_VECTOR{BUS_SIZE-1~downto~0}~12 0 13 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{11~downto~0}~12 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 11)(i 0))))))
		(_port (_internal TOTAL_PART ~STD_LOGIC_VECTOR{11~downto~0}~12 0 15 (_entity (_out ))))
		(_port (_internal FRACTION_PART0 ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_out ))))
		(_port (_internal FRACTION_PART1 ~extieee.std_logic_1164.STD_LOGIC 0 17 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{11~downto~0}~13 0 23 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 11)(i 0))))))
		(_signal (_internal TOTAL_PART_INT ~STD_LOGIC_VECTOR{11~downto~0}~13 0 23 (_architecture (_uni ))))
		(_signal (_internal FRACTION_PART_INT0 ~extieee.std_logic_1164.STD_LOGIC 0 24 (_architecture (_uni ))))
		(_signal (_internal FRACTION_PART_INT1 ~extieee.std_logic_1164.STD_LOGIC 0 25 (_architecture (_uni ))))
		(_process
			(line__27(_architecture 0 0 27 (_process (_target(6)(7)(8))(_sensitivity(0)(1)(2(d_17_7))(2(5))(2(6)))(_dssslsensitivity 2))))
			(line__40(_architecture 1 0 40 (_assignment (_simple)(_alias((TOTAL_PART)(TOTAL_PART_INT)))(_target(3))(_sensitivity(6)))))
			(line__41(_architecture 2 0 41 (_assignment (_simple)(_alias((FRACTION_PART1)(FRACTION_PART_INT1)))(_simpleassign BUF)(_target(5))(_sensitivity(8)))))
			(line__42(_architecture 3 0 42 (_assignment (_simple)(_alias((FRACTION_PART0)(FRACTION_PART_INT0)))(_simpleassign BUF)(_target(4))(_sensitivity(7)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_static
		(33686018 33686018 33686018 )
	)
	(_model . logic 5 -1
	)
)
I 000051 55 2350          1487328281928 Behavioral
(_unit VHDL (bin2bcd_12bit 0 6 (behavioral 0 15 ))
	(_version vb4)
	(_time 1487328281929 2017.02.17 11:44:41)
	(_source (\./../src/bin2bcd.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code fcacacaca6abfdeffaabeea6aefaf8f9aafffdfffe)
	(_entity
		(_time 1485430618458)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{11~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 11)(i 0))))))
		(_port (_internal binIN ~STD_LOGIC_VECTOR{11~downto~0}~12 0 7 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal ones ~STD_LOGIC_VECTOR{3~downto~0}~12 0 8 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~122 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal tens ~STD_LOGIC_VECTOR{3~downto~0}~122 0 9 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~124 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal hundreds ~STD_LOGIC_VECTOR{3~downto~0}~124 0 10 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~126 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal thousands ~STD_LOGIC_VECTOR{3~downto~0}~126 0 11 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{11~downto~0}~13 0 22 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 11)(i 0))))))
		(_variable (_internal temp ~STD_LOGIC_VECTOR{11~downto~0}~13 0 22 (_process 0 )))
		(_type (_internal ~UNSIGNED{15~downto~0}~13 0 30 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_variable (_internal bcd ~UNSIGNED{15~downto~0}~13 0 30 (_process 0 ((_others(i 2))))))
		(_process
			(bcd1(_architecture 0 0 19 (_process (_simple)(_target(1)(2)(3)(4))(_sensitivity(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(33686018 33686018 33686018 33686018 )
	)
	(_model . Behavioral 1 -1
	)
)
I 000046 55 3654          1487328454469 logic
(_unit VHDL (spi_master 0 6 (logic 0 26 ))
	(_version vb4)
	(_time 1487328454470 2017.02.17 11:47:34)
	(_source (\./../src/spi_interface.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 040a5203005359115402405e540307030002010306)
	(_entity
		(_time 1485428892680)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_generic (_internal BUS_SIZE ~extSTD.STANDARD.INTEGER 0 8 \18\ (_entity ((i 18)))))
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in )(_event))))
		(_port (_internal CE ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in ))))
		(_port (_internal ENABLE ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
		(_port (_internal RESET ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
		(_port (_internal MISO ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_in ))))
		(_port (_internal MOSI ~extieee.std_logic_1164.STD_LOGIC 0 17 (_entity (_out ))))
		(_port (_internal SCK ~extieee.std_logic_1164.STD_LOGIC 0 18 (_entity (_out ))))
		(_port (_internal DATA_READY ~extieee.std_logic_1164.STD_LOGIC 0 19 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{BUS_SIZE-1~downto~0}~12 0 21 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 5 )(i 0))))))
		(_port (_internal DATA_OUT ~STD_LOGIC_VECTOR{BUS_SIZE-1~downto~0}~12 0 21 (_entity (_out ))))
		(_type (_internal machine 0 29 (_enum1 ready execute (_to (i 0)(i 1)))))
		(_signal (_internal state machine 0 30 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{BUS_SIZE-1~downto~0}~13 0 31 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 6 )(i 0))))))
		(_signal (_internal DATA ~STD_LOGIC_VECTOR{BUS_SIZE-1~downto~0}~13 0 31 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~13 0 32 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_signal (_internal DATA_COUNTER_VEC ~STD_LOGIC_VECTOR{5~downto~0}~13 0 32 (_architecture (_uni ))))
		(_signal (_internal MOSI_INTERNAL ~extieee.std_logic_1164.STD_LOGIC 0 33 (_architecture (_uni ))))
		(_signal (_internal SCK_INTERNAL ~extieee.std_logic_1164.STD_LOGIC 0 34 (_architecture (_uni ))))
		(_signal (_internal READY_INTERNAL ~extieee.std_logic_1164.STD_LOGIC 0 35 (_architecture (_uni ))))
		(_constant (_internal convert_time ~extSTD.STANDARD.INTEGER 0 36 (_architecture ((i 200)))))
		(_variable (_internal cpu_counter ~extSTD.STANDARD.INTEGER 0 39 (_process 0 ((i 0)))))
		(_variable (_internal data_counter ~extSTD.STANDARD.INTEGER 0 40 (_process 0 ((i 0)))))
		(_process
			(line__38(_architecture 0 0 38 (_process (_simple)(_target(9)(10)(11)(12)(13)(14))(_sensitivity(0)(3))(_read(9)(10(_range 7))(11)(13)(1)(4)))))
			(line__93(_architecture 1 0 93 (_assignment (_simple)(_alias((DATA_READY)(READY_INTERNAL)))(_simpleassign BUF)(_target(7))(_sensitivity(14)))))
			(line__94(_architecture 2 0 94 (_assignment (_simple)(_target(8))(_sensitivity(10)))))
			(line__95(_architecture 3 0 95 (_assignment (_simple)(_alias((MOSI)(MOSI_INTERNAL)))(_simpleassign BUF)(_target(5))(_sensitivity(12)))))
			(line__96(_architecture 4 0 96 (_assignment (_simple)(_alias((SCK)(SCK_INTERNAL)))(_simpleassign BUF)(_target(6))(_sensitivity(13)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_static
		(33686018 514 )
		(33686018 514 )
	)
	(_model . logic 8 -1
	)
)
I 000046 55 3654          1487328541110 logic
(_unit VHDL (spi_master 0 6 (logic 0 26 ))
	(_version vb4)
	(_time 1487328541111 2017.02.17 11:49:01)
	(_source (\./../src/spi_interface.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 68396b69603f357d386e2c32386f6b6f6c6e6d6f6a)
	(_entity
		(_time 1485428892680)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_generic (_internal BUS_SIZE ~extSTD.STANDARD.INTEGER 0 8 \18\ (_entity ((i 18)))))
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in )(_event))))
		(_port (_internal CE ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in ))))
		(_port (_internal ENABLE ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
		(_port (_internal RESET ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
		(_port (_internal MISO ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_in ))))
		(_port (_internal MOSI ~extieee.std_logic_1164.STD_LOGIC 0 17 (_entity (_out ))))
		(_port (_internal SCK ~extieee.std_logic_1164.STD_LOGIC 0 18 (_entity (_out ))))
		(_port (_internal DATA_READY ~extieee.std_logic_1164.STD_LOGIC 0 19 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{BUS_SIZE-1~downto~0}~12 0 21 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 5 )(i 0))))))
		(_port (_internal DATA_OUT ~STD_LOGIC_VECTOR{BUS_SIZE-1~downto~0}~12 0 21 (_entity (_out ))))
		(_type (_internal machine 0 29 (_enum1 ready execute (_to (i 0)(i 1)))))
		(_signal (_internal state machine 0 30 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{BUS_SIZE-1~downto~0}~13 0 31 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 6 )(i 0))))))
		(_signal (_internal DATA ~STD_LOGIC_VECTOR{BUS_SIZE-1~downto~0}~13 0 31 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~13 0 32 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_signal (_internal DATA_COUNTER_VEC ~STD_LOGIC_VECTOR{5~downto~0}~13 0 32 (_architecture (_uni ))))
		(_signal (_internal MOSI_INTERNAL ~extieee.std_logic_1164.STD_LOGIC 0 33 (_architecture (_uni ))))
		(_signal (_internal SCK_INTERNAL ~extieee.std_logic_1164.STD_LOGIC 0 34 (_architecture (_uni ))))
		(_signal (_internal READY_INTERNAL ~extieee.std_logic_1164.STD_LOGIC 0 35 (_architecture (_uni ))))
		(_constant (_internal convert_time ~extSTD.STANDARD.INTEGER 0 36 (_architecture ((i 200)))))
		(_variable (_internal cpu_counter ~extSTD.STANDARD.INTEGER 0 39 (_process 0 ((i 0)))))
		(_variable (_internal data_counter ~extSTD.STANDARD.INTEGER 0 40 (_process 0 ((i 0)))))
		(_process
			(line__38(_architecture 0 0 38 (_process (_simple)(_target(9)(10)(11)(12)(13)(14))(_sensitivity(0)(3))(_read(9)(10(_range 7))(11)(13)(1)(4)))))
			(line__93(_architecture 1 0 93 (_assignment (_simple)(_alias((DATA_READY)(READY_INTERNAL)))(_simpleassign BUF)(_target(7))(_sensitivity(14)))))
			(line__94(_architecture 2 0 94 (_assignment (_simple)(_target(8))(_sensitivity(10)))))
			(line__95(_architecture 3 0 95 (_assignment (_simple)(_alias((MOSI)(MOSI_INTERNAL)))(_simpleassign BUF)(_target(5))(_sensitivity(12)))))
			(line__96(_architecture 4 0 96 (_assignment (_simple)(_alias((SCK)(SCK_INTERNAL)))(_simpleassign BUF)(_target(6))(_sensitivity(13)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_static
		(33686018 514 )
		(33686018 514 )
	)
	(_model . logic 8 -1
	)
)
V 000046 55 3654          1487328591219 logic
(_unit VHDL (spi_master 0 6 (logic 0 26 ))
	(_version vb4)
	(_time 1487328591220 2017.02.17 11:49:51)
	(_source (\./../src/spi_interface.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 3366343730646e2663357769633430343735363431)
	(_entity
		(_time 1485428892680)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_generic (_internal BUS_SIZE ~extSTD.STANDARD.INTEGER 0 8 \18\ (_entity ((i 18)))))
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in )(_event))))
		(_port (_internal CE ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in ))))
		(_port (_internal ENABLE ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
		(_port (_internal RESET ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
		(_port (_internal MISO ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_in ))))
		(_port (_internal MOSI ~extieee.std_logic_1164.STD_LOGIC 0 17 (_entity (_out ))))
		(_port (_internal SCK ~extieee.std_logic_1164.STD_LOGIC 0 18 (_entity (_out ))))
		(_port (_internal DATA_READY ~extieee.std_logic_1164.STD_LOGIC 0 19 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{BUS_SIZE-1~downto~0}~12 0 21 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 5 )(i 0))))))
		(_port (_internal DATA_OUT ~STD_LOGIC_VECTOR{BUS_SIZE-1~downto~0}~12 0 21 (_entity (_out ))))
		(_type (_internal machine 0 29 (_enum1 ready execute (_to (i 0)(i 1)))))
		(_signal (_internal state machine 0 30 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{BUS_SIZE-1~downto~0}~13 0 31 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 6 )(i 0))))))
		(_signal (_internal DATA ~STD_LOGIC_VECTOR{BUS_SIZE-1~downto~0}~13 0 31 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~13 0 32 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_signal (_internal DATA_COUNTER_VEC ~STD_LOGIC_VECTOR{5~downto~0}~13 0 32 (_architecture (_uni ))))
		(_signal (_internal MOSI_INTERNAL ~extieee.std_logic_1164.STD_LOGIC 0 33 (_architecture (_uni ))))
		(_signal (_internal SCK_INTERNAL ~extieee.std_logic_1164.STD_LOGIC 0 34 (_architecture (_uni ))))
		(_signal (_internal READY_INTERNAL ~extieee.std_logic_1164.STD_LOGIC 0 35 (_architecture (_uni ))))
		(_constant (_internal convert_time ~extSTD.STANDARD.INTEGER 0 36 (_architecture ((i 200)))))
		(_variable (_internal cpu_counter ~extSTD.STANDARD.INTEGER 0 39 (_process 0 ((i 0)))))
		(_variable (_internal data_counter ~extSTD.STANDARD.INTEGER 0 40 (_process 0 ((i 0)))))
		(_process
			(line__38(_architecture 0 0 38 (_process (_simple)(_target(9)(10)(11)(12)(13)(14))(_sensitivity(0)(3))(_read(9)(10(_range 7))(11)(13)(1)(4)))))
			(line__93(_architecture 1 0 93 (_assignment (_simple)(_alias((DATA_READY)(READY_INTERNAL)))(_simpleassign BUF)(_target(7))(_sensitivity(14)))))
			(line__94(_architecture 2 0 94 (_assignment (_simple)(_target(8))(_sensitivity(10)))))
			(line__95(_architecture 3 0 95 (_assignment (_simple)(_alias((MOSI)(MOSI_INTERNAL)))(_simpleassign BUF)(_target(5))(_sensitivity(12)))))
			(line__96(_architecture 4 0 96 (_assignment (_simple)(_alias((SCK)(SCK_INTERNAL)))(_simpleassign BUF)(_target(6))(_sensitivity(13)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_static
		(33686018 514 )
		(33686018 514 )
	)
	(_model . logic 8 -1
	)
)
I 000056 55 3686          1487328629884 TB_ARCHITECTURE
(_unit VHDL (top_tb 0 9 (tb_architecture 0 12 ))
	(_version vb4)
	(_time 1487328629885 2017.02.17 11:50:29)
	(_source (\./../src/TestBench/top_TB.vhd\))
	(_use (std(standard))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	(_code 34376231666260216561206e673330326233343162)
	(_entity
		(_time 1487324266277)
		(_use (std(standard))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	)
	(_component
		(top
			(_object
				(_port (_internal CE ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_in ))))
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 17 (_entity (_in ))))
				(_port (_internal ENABLE ~extieee.std_logic_1164.STD_LOGIC 0 18 (_entity (_in ))))
				(_port (_internal MISO ~extieee.std_logic_1164.STD_LOGIC 0 19 (_entity (_in ))))
				(_port (_internal RESET ~extieee.std_logic_1164.STD_LOGIC 0 20 (_entity (_in ))))
				(_port (_internal HUNDREDS ~extieee.std_logic_1164.STD_LOGIC 0 21 (_entity (_out ))))
				(_port (_internal LED_BIT0 ~extieee.std_logic_1164.STD_LOGIC 0 22 (_entity (_out ))))
				(_port (_internal LED_BIT1 ~extieee.std_logic_1164.STD_LOGIC 0 23 (_entity (_out ))))
				(_port (_internal MOSI ~extieee.std_logic_1164.STD_LOGIC 0 24 (_entity (_out ))))
				(_port (_internal ONES ~extieee.std_logic_1164.STD_LOGIC 0 25 (_entity (_out ))))
				(_port (_internal SCK ~extieee.std_logic_1164.STD_LOGIC 0 26 (_entity (_out ))))
				(_port (_internal TENS ~extieee.std_logic_1164.STD_LOGIC 0 27 (_entity (_out ))))
				(_port (_internal THOUSANDS ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT 0 52 (_component top )
		(_port
			((CE)(CE))
			((CLK)(CLK))
			((ENABLE)(ENABLE))
			((MISO)(MISO))
			((RESET)(RESET))
			((HUNDREDS)(HUNDREDS))
			((LED_BIT0)(LED_BIT0))
			((LED_BIT1)(LED_BIT1))
			((MOSI)(MOSI))
			((ONES)(ONES))
			((SCK)(SCK))
			((TENS)(TENS))
			((THOUSANDS)(THOUSANDS))
		)
		(_use (_entity . top)
		)
	)
	(_object
		(_signal (_internal CE ~extieee.std_logic_1164.STD_LOGIC 0 32 (_architecture (_uni ))))
		(_signal (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 33 (_architecture (_uni ))))
		(_signal (_internal ENABLE ~extieee.std_logic_1164.STD_LOGIC 0 34 (_architecture (_uni ))))
		(_signal (_internal MISO ~extieee.std_logic_1164.STD_LOGIC 0 35 (_architecture (_uni ))))
		(_signal (_internal RESET ~extieee.std_logic_1164.STD_LOGIC 0 36 (_architecture (_uni ))))
		(_signal (_internal HUNDREDS ~extieee.std_logic_1164.STD_LOGIC 0 38 (_architecture (_uni ))))
		(_signal (_internal LED_BIT0 ~extieee.std_logic_1164.STD_LOGIC 0 39 (_architecture (_uni ))))
		(_signal (_internal LED_BIT1 ~extieee.std_logic_1164.STD_LOGIC 0 40 (_architecture (_uni ))))
		(_signal (_internal MOSI ~extieee.std_logic_1164.STD_LOGIC 0 41 (_architecture (_uni ))))
		(_signal (_internal ONES ~extieee.std_logic_1164.STD_LOGIC 0 42 (_architecture (_uni ))))
		(_signal (_internal SCK ~extieee.std_logic_1164.STD_LOGIC 0 43 (_architecture (_uni ))))
		(_signal (_internal TENS ~extieee.std_logic_1164.STD_LOGIC 0 44 (_architecture (_uni ))))
		(_signal (_internal THOUSANDS ~extieee.std_logic_1164.STD_LOGIC 0 45 (_architecture (_uni ))))
		(_process
			(STIMULUS(_architecture 0 0 70 (_process (_wait_for)(_target(0)(2)(3)(4)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . TB_ARCHITECTURE 1 -1
	)
)
I 000036 55 434 0 testbench_for_top
(_configuration VHDL (testbench_for_top 0 126 (top_tb))
	(_version vb4)
	(_time 1487328629889 2017.02.17 11:50:29)
	(_source (\./../src/TestBench/top_TB.vhd\))
	(_use (std(standard))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	(_code 34376231356263233035266e6032613237323c3162)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT
			(_entity . top top
			)
		)
	)
)
I 000056 55 3686          1487328716073 TB_ARCHITECTURE
(_unit VHDL (top_tb 0 9 (tb_architecture 0 12 ))
	(_version vb4)
	(_time 1487328716074 2017.02.17 11:51:56)
	(_source (\./../src/TestBench/top_TB.vhd\))
	(_use (std(standard))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	(_code e2ecb4b1b6b4b6f7bdb3f6b8b1e5e6e4b4e5e2e7b4)
	(_entity
		(_time 1487324266277)
		(_use (std(standard))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	)
	(_component
		(top
			(_object
				(_port (_internal CE ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_in ))))
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 17 (_entity (_in ))))
				(_port (_internal ENABLE ~extieee.std_logic_1164.STD_LOGIC 0 18 (_entity (_in ))))
				(_port (_internal MISO ~extieee.std_logic_1164.STD_LOGIC 0 19 (_entity (_in ))))
				(_port (_internal RESET ~extieee.std_logic_1164.STD_LOGIC 0 20 (_entity (_in ))))
				(_port (_internal HUNDREDS ~extieee.std_logic_1164.STD_LOGIC 0 21 (_entity (_out ))))
				(_port (_internal LED_BIT0 ~extieee.std_logic_1164.STD_LOGIC 0 22 (_entity (_out ))))
				(_port (_internal LED_BIT1 ~extieee.std_logic_1164.STD_LOGIC 0 23 (_entity (_out ))))
				(_port (_internal MOSI ~extieee.std_logic_1164.STD_LOGIC 0 24 (_entity (_out ))))
				(_port (_internal ONES ~extieee.std_logic_1164.STD_LOGIC 0 25 (_entity (_out ))))
				(_port (_internal SCK ~extieee.std_logic_1164.STD_LOGIC 0 26 (_entity (_out ))))
				(_port (_internal TENS ~extieee.std_logic_1164.STD_LOGIC 0 27 (_entity (_out ))))
				(_port (_internal THOUSANDS ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT 0 52 (_component top )
		(_port
			((CE)(CE))
			((CLK)(CLK))
			((ENABLE)(ENABLE))
			((MISO)(MISO))
			((RESET)(RESET))
			((HUNDREDS)(HUNDREDS))
			((LED_BIT0)(LED_BIT0))
			((LED_BIT1)(LED_BIT1))
			((MOSI)(MOSI))
			((ONES)(ONES))
			((SCK)(SCK))
			((TENS)(TENS))
			((THOUSANDS)(THOUSANDS))
		)
		(_use (_entity . top)
		)
	)
	(_object
		(_signal (_internal CE ~extieee.std_logic_1164.STD_LOGIC 0 32 (_architecture (_uni ))))
		(_signal (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 33 (_architecture (_uni ))))
		(_signal (_internal ENABLE ~extieee.std_logic_1164.STD_LOGIC 0 34 (_architecture (_uni ))))
		(_signal (_internal MISO ~extieee.std_logic_1164.STD_LOGIC 0 35 (_architecture (_uni ))))
		(_signal (_internal RESET ~extieee.std_logic_1164.STD_LOGIC 0 36 (_architecture (_uni ))))
		(_signal (_internal HUNDREDS ~extieee.std_logic_1164.STD_LOGIC 0 38 (_architecture (_uni ))))
		(_signal (_internal LED_BIT0 ~extieee.std_logic_1164.STD_LOGIC 0 39 (_architecture (_uni ))))
		(_signal (_internal LED_BIT1 ~extieee.std_logic_1164.STD_LOGIC 0 40 (_architecture (_uni ))))
		(_signal (_internal MOSI ~extieee.std_logic_1164.STD_LOGIC 0 41 (_architecture (_uni ))))
		(_signal (_internal ONES ~extieee.std_logic_1164.STD_LOGIC 0 42 (_architecture (_uni ))))
		(_signal (_internal SCK ~extieee.std_logic_1164.STD_LOGIC 0 43 (_architecture (_uni ))))
		(_signal (_internal TENS ~extieee.std_logic_1164.STD_LOGIC 0 44 (_architecture (_uni ))))
		(_signal (_internal THOUSANDS ~extieee.std_logic_1164.STD_LOGIC 0 45 (_architecture (_uni ))))
		(_process
			(STIMULUS(_architecture 0 0 70 (_process (_wait_for)(_target(0)(2)(3)(4)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . TB_ARCHITECTURE 1 -1
	)
)
I 000036 55 434 0 testbench_for_top
(_configuration VHDL (testbench_for_top 0 162 (top_tb))
	(_version vb4)
	(_time 1487328716078 2017.02.17 11:51:56)
	(_source (\./../src/TestBench/top_TB.vhd\))
	(_use (std(standard))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	(_code e2ecb4b1e5b4b5f5e6e3f0b8b6e4b7e4e1e4eae7b4)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT
			(_entity . top top
			)
		)
	)
)
I 000056 55 3686          1487328764016 TB_ARCHITECTURE
(_unit VHDL (top_tb 0 9 (tb_architecture 0 12 ))
	(_version vb4)
	(_time 1487328764017 2017.02.17 11:52:44)
	(_source (\./../src/TestBench/top_TB.vhd\))
	(_use (std(standard))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	(_code 26242522767072337977327c752122207021262370)
	(_entity
		(_time 1487324266277)
		(_use (std(standard))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	)
	(_component
		(top
			(_object
				(_port (_internal CE ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_in ))))
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 17 (_entity (_in ))))
				(_port (_internal ENABLE ~extieee.std_logic_1164.STD_LOGIC 0 18 (_entity (_in ))))
				(_port (_internal MISO ~extieee.std_logic_1164.STD_LOGIC 0 19 (_entity (_in ))))
				(_port (_internal RESET ~extieee.std_logic_1164.STD_LOGIC 0 20 (_entity (_in ))))
				(_port (_internal HUNDREDS ~extieee.std_logic_1164.STD_LOGIC 0 21 (_entity (_out ))))
				(_port (_internal LED_BIT0 ~extieee.std_logic_1164.STD_LOGIC 0 22 (_entity (_out ))))
				(_port (_internal LED_BIT1 ~extieee.std_logic_1164.STD_LOGIC 0 23 (_entity (_out ))))
				(_port (_internal MOSI ~extieee.std_logic_1164.STD_LOGIC 0 24 (_entity (_out ))))
				(_port (_internal ONES ~extieee.std_logic_1164.STD_LOGIC 0 25 (_entity (_out ))))
				(_port (_internal SCK ~extieee.std_logic_1164.STD_LOGIC 0 26 (_entity (_out ))))
				(_port (_internal TENS ~extieee.std_logic_1164.STD_LOGIC 0 27 (_entity (_out ))))
				(_port (_internal THOUSANDS ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT 0 52 (_component top )
		(_port
			((CE)(CE))
			((CLK)(CLK))
			((ENABLE)(ENABLE))
			((MISO)(MISO))
			((RESET)(RESET))
			((HUNDREDS)(HUNDREDS))
			((LED_BIT0)(LED_BIT0))
			((LED_BIT1)(LED_BIT1))
			((MOSI)(MOSI))
			((ONES)(ONES))
			((SCK)(SCK))
			((TENS)(TENS))
			((THOUSANDS)(THOUSANDS))
		)
		(_use (_entity . top)
		)
	)
	(_object
		(_signal (_internal CE ~extieee.std_logic_1164.STD_LOGIC 0 32 (_architecture (_uni ))))
		(_signal (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 33 (_architecture (_uni ))))
		(_signal (_internal ENABLE ~extieee.std_logic_1164.STD_LOGIC 0 34 (_architecture (_uni ))))
		(_signal (_internal MISO ~extieee.std_logic_1164.STD_LOGIC 0 35 (_architecture (_uni ))))
		(_signal (_internal RESET ~extieee.std_logic_1164.STD_LOGIC 0 36 (_architecture (_uni ))))
		(_signal (_internal HUNDREDS ~extieee.std_logic_1164.STD_LOGIC 0 38 (_architecture (_uni ))))
		(_signal (_internal LED_BIT0 ~extieee.std_logic_1164.STD_LOGIC 0 39 (_architecture (_uni ))))
		(_signal (_internal LED_BIT1 ~extieee.std_logic_1164.STD_LOGIC 0 40 (_architecture (_uni ))))
		(_signal (_internal MOSI ~extieee.std_logic_1164.STD_LOGIC 0 41 (_architecture (_uni ))))
		(_signal (_internal ONES ~extieee.std_logic_1164.STD_LOGIC 0 42 (_architecture (_uni ))))
		(_signal (_internal SCK ~extieee.std_logic_1164.STD_LOGIC 0 43 (_architecture (_uni ))))
		(_signal (_internal TENS ~extieee.std_logic_1164.STD_LOGIC 0 44 (_architecture (_uni ))))
		(_signal (_internal THOUSANDS ~extieee.std_logic_1164.STD_LOGIC 0 45 (_architecture (_uni ))))
		(_process
			(STIMULUS(_architecture 0 0 70 (_process (_wait_for)(_target(0)(2)(3)(4)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . TB_ARCHITECTURE 1 -1
	)
)
I 000036 55 434 0 testbench_for_top
(_configuration VHDL (testbench_for_top 0 162 (top_tb))
	(_version vb4)
	(_time 1487328764020 2017.02.17 11:52:44)
	(_source (\./../src/TestBench/top_TB.vhd\))
	(_use (std(standard))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	(_code 26242522257071312227347c7220732025202e2370)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT
			(_entity . top top
			)
		)
	)
)
I 000051 55 2350          1487329090207 Behavioral
(_unit VHDL (bin2bcd_12bit 0 6 (behavioral 0 15 ))
	(_version vb4)
	(_time 1487329090208 2017.02.17 11:58:10)
	(_source (\./../src/bin2bcd.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code 5c5f5f5f060b5d4f5a0b4e060e5a58590a5f5d5f5e)
	(_entity
		(_time 1485430618458)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{11~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 11)(i 0))))))
		(_port (_internal binIN ~STD_LOGIC_VECTOR{11~downto~0}~12 0 7 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal ones ~STD_LOGIC_VECTOR{3~downto~0}~12 0 8 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~122 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal tens ~STD_LOGIC_VECTOR{3~downto~0}~122 0 9 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~124 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal hundreds ~STD_LOGIC_VECTOR{3~downto~0}~124 0 10 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~126 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal thousands ~STD_LOGIC_VECTOR{3~downto~0}~126 0 11 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{11~downto~0}~13 0 22 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 11)(i 0))))))
		(_variable (_internal temp ~STD_LOGIC_VECTOR{11~downto~0}~13 0 22 (_process 0 )))
		(_type (_internal ~UNSIGNED{15~downto~0}~13 0 30 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_variable (_internal bcd ~UNSIGNED{15~downto~0}~13 0 30 (_process 0 ((_others(i 2))))))
		(_process
			(bcd1(_architecture 0 0 19 (_process (_simple)(_target(1)(2)(3)(4))(_sensitivity(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(33686018 33686018 33686018 33686018 )
	)
	(_model . Behavioral 1 -1
	)
)
I 000051 55 2350          1487329155412 Behavioral
(_unit VHDL (bin2bcd_12bit 0 6 (behavioral 0 15 ))
	(_version vb4)
	(_time 1487329155413 2017.02.17 11:59:15)
	(_source (\./../src/bin2bcd.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code 14171613194315071243064e461210114217151716)
	(_entity
		(_time 1485430618458)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{11~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 11)(i 0))))))
		(_port (_internal binIN ~STD_LOGIC_VECTOR{11~downto~0}~12 0 7 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal ones ~STD_LOGIC_VECTOR{3~downto~0}~12 0 8 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~122 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal tens ~STD_LOGIC_VECTOR{3~downto~0}~122 0 9 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~124 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal hundreds ~STD_LOGIC_VECTOR{3~downto~0}~124 0 10 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~126 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal thousands ~STD_LOGIC_VECTOR{3~downto~0}~126 0 11 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{11~downto~0}~13 0 22 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 11)(i 0))))))
		(_variable (_internal temp ~STD_LOGIC_VECTOR{11~downto~0}~13 0 22 (_process 0 )))
		(_type (_internal ~UNSIGNED{15~downto~0}~13 0 30 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_variable (_internal bcd ~UNSIGNED{15~downto~0}~13 0 30 (_process 0 ((_others(i 2))))))
		(_process
			(bcd1(_architecture 0 0 19 (_process (_simple)(_target(1)(2)(3)(4))(_sensitivity(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(33686018 33686018 33686018 33686018 )
	)
	(_model . Behavioral 1 -1
	)
)
I 000051 55 2350          1487329166922 Behavioral
(_unit VHDL (bin2bcd_12bit 0 6 (behavioral 0 15 ))
	(_version vb4)
	(_time 1487329166923 2017.02.17 11:59:26)
	(_source (\./../src/bin2bcd.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code fdfcacada0aafceefbaaefa7affbf9f8abfefcfeff)
	(_entity
		(_time 1485430618458)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{11~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 11)(i 0))))))
		(_port (_internal binIN ~STD_LOGIC_VECTOR{11~downto~0}~12 0 7 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal ones ~STD_LOGIC_VECTOR{3~downto~0}~12 0 8 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~122 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal tens ~STD_LOGIC_VECTOR{3~downto~0}~122 0 9 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~124 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal hundreds ~STD_LOGIC_VECTOR{3~downto~0}~124 0 10 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~126 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal thousands ~STD_LOGIC_VECTOR{3~downto~0}~126 0 11 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{11~downto~0}~13 0 22 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 11)(i 0))))))
		(_variable (_internal temp ~STD_LOGIC_VECTOR{11~downto~0}~13 0 22 (_process 0 )))
		(_type (_internal ~UNSIGNED{15~downto~0}~13 0 30 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_variable (_internal bcd ~UNSIGNED{15~downto~0}~13 0 30 (_process 0 ((_others(i 2))))))
		(_process
			(bcd1(_architecture 0 0 19 (_process (_simple)(_target(1)(2)(3)(4))(_sensitivity(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(33686018 33686018 33686018 33686018 )
	)
	(_model . Behavioral 1 -1
	)
)
I 000051 55 2383          1487329235423 Behavioral
(_unit VHDL (bin2bcd_12bit 0 6 (behavioral 0 15 ))
	(_version vb4)
	(_time 1487329235424 2017.02.17 12:00:35)
	(_source (\./../src/bin2bcd.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code 919f9b9e99c6908297c683cbc3979594c792909293)
	(_entity
		(_time 1485430618458)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{11~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 11)(i 0))))))
		(_port (_internal binIN ~STD_LOGIC_VECTOR{11~downto~0}~12 0 7 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal ones ~STD_LOGIC_VECTOR{3~downto~0}~12 0 8 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~122 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal tens ~STD_LOGIC_VECTOR{3~downto~0}~122 0 9 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~124 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal hundreds ~STD_LOGIC_VECTOR{3~downto~0}~124 0 10 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~126 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal thousands ~STD_LOGIC_VECTOR{3~downto~0}~126 0 11 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{11~downto~0}~13 0 22 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 11)(i 0))))))
		(_variable (_internal temp ~STD_LOGIC_VECTOR{11~downto~0}~13 0 22 (_process 0 )))
		(_type (_internal ~UNSIGNED{15~downto~0}~13 0 30 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_variable (_internal bcd ~UNSIGNED{15~downto~0}~13 0 30 (_process 0 ((_others(i 2))))))
		(_process
			(bcd1(_architecture 0 0 19 (_process (_simple)(_target(1)(2)(3)(4))(_sensitivity(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(33686018 33686018 33686018 33686018 )
		(50463235 50463490 33751554 )
	)
	(_model . Behavioral 1 -1
	)
)
I 000051 55 2387          1487329288657 Behavioral
(_unit VHDL (bin2bcd_12bit 0 6 (behavioral 0 15 ))
	(_version vb4)
	(_time 1487329288658 2017.02.17 12:01:28)
	(_source (\./../src/bin2bcd.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code 8d8e8783d0da8c9e8bda9fd7df8b8988db8e8c8e8f)
	(_entity
		(_time 1485430618458)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{11~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 11)(i 0))))))
		(_port (_internal binIN ~STD_LOGIC_VECTOR{11~downto~0}~12 0 7 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal ones ~STD_LOGIC_VECTOR{3~downto~0}~12 0 8 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~122 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal tens ~STD_LOGIC_VECTOR{3~downto~0}~122 0 9 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~124 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal hundreds ~STD_LOGIC_VECTOR{3~downto~0}~124 0 10 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~126 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal thousands ~STD_LOGIC_VECTOR{3~downto~0}~126 0 11 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{11~downto~0}~13 0 22 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 11)(i 0))))))
		(_variable (_internal temp ~STD_LOGIC_VECTOR{11~downto~0}~13 0 22 (_process 0 )))
		(_type (_internal ~UNSIGNED{15~downto~0}~13 0 30 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_variable (_internal bcd ~UNSIGNED{15~downto~0}~13 0 30 (_process 0 ((_others(i 2))))))
		(_process
			(line__19(_architecture 0 0 19 (_process (_simple)(_target(1)(2)(3)(4))(_sensitivity(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(33686018 33686018 33686018 33686018 )
		(50463235 50463490 33751554 )
	)
	(_model . Behavioral 1 -1
	)
)
I 000051 55 2383          1487329393682 Behavioral
(_unit VHDL (bin2bcd_12bit 0 6 (behavioral 0 15 ))
	(_version vb4)
	(_time 1487329393683 2017.02.17 12:03:13)
	(_source (\./../src/bin2bcd.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code c898c89dc99fc9dbce9fda929acecccd9ecbc9cbca)
	(_entity
		(_time 1485430618458)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{11~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 11)(i 0))))))
		(_port (_internal binIN ~STD_LOGIC_VECTOR{11~downto~0}~12 0 7 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal ones ~STD_LOGIC_VECTOR{3~downto~0}~12 0 8 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~122 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal tens ~STD_LOGIC_VECTOR{3~downto~0}~122 0 9 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~124 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal hundreds ~STD_LOGIC_VECTOR{3~downto~0}~124 0 10 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~126 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal thousands ~STD_LOGIC_VECTOR{3~downto~0}~126 0 11 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{11~downto~0}~13 0 22 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 11)(i 0))))))
		(_variable (_internal temp ~STD_LOGIC_VECTOR{11~downto~0}~13 0 22 (_process 0 )))
		(_type (_internal ~UNSIGNED{15~downto~0}~13 0 30 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_variable (_internal bcd ~UNSIGNED{15~downto~0}~13 0 30 (_process 0 ((_others(i 2))))))
		(_process
			(bcd1(_architecture 0 0 19 (_process (_simple)(_target(1)(2)(3)(4))(_sensitivity(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(33686018 33686018 33686018 33686018 )
		(50463235 50463490 33751554 )
	)
	(_model . Behavioral 1 -1
	)
)
I 000051 55 2350          1487329424667 Behavioral
(_unit VHDL (bin2bcd_12bit 0 6 (behavioral 0 15 ))
	(_version vb4)
	(_time 1487329424668 2017.02.17 12:03:44)
	(_source (\./../src/bin2bcd.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code cece9e9b9299cfddc899dc949cc8cacb98cdcfcdcc)
	(_entity
		(_time 1485430618458)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{11~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 11)(i 0))))))
		(_port (_internal binIN ~STD_LOGIC_VECTOR{11~downto~0}~12 0 7 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal ones ~STD_LOGIC_VECTOR{3~downto~0}~12 0 8 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~122 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal tens ~STD_LOGIC_VECTOR{3~downto~0}~122 0 9 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~124 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal hundreds ~STD_LOGIC_VECTOR{3~downto~0}~124 0 10 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~126 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal thousands ~STD_LOGIC_VECTOR{3~downto~0}~126 0 11 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{11~downto~0}~13 0 22 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 11)(i 0))))))
		(_variable (_internal temp ~STD_LOGIC_VECTOR{11~downto~0}~13 0 22 (_process 0 )))
		(_type (_internal ~UNSIGNED{15~downto~0}~13 0 30 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_variable (_internal bcd ~UNSIGNED{15~downto~0}~13 0 30 (_process 0 ((_others(i 2))))))
		(_process
			(bcd1(_architecture 0 0 19 (_process (_simple)(_target(1)(2)(3)(4))(_sensitivity(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(33686018 33686018 33686018 33686018 )
	)
	(_model . Behavioral 1 -1
	)
)
V 000051 55 2350          1487329477382 Behavioral
(_unit VHDL (bin2bcd_12bit 0 6 (behavioral 0 15 ))
	(_version vb4)
	(_time 1487329477383 2017.02.17 12:04:37)
	(_source (\./../src/bin2bcd.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code b7b2bce3b9e0b6a4b1e0a5ede5b1b3b2e1b4b6b4b5)
	(_entity
		(_time 1485430618458)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{11~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 11)(i 0))))))
		(_port (_internal binIN ~STD_LOGIC_VECTOR{11~downto~0}~12 0 7 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal ones ~STD_LOGIC_VECTOR{3~downto~0}~12 0 8 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~122 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal tens ~STD_LOGIC_VECTOR{3~downto~0}~122 0 9 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~124 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal hundreds ~STD_LOGIC_VECTOR{3~downto~0}~124 0 10 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~126 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal thousands ~STD_LOGIC_VECTOR{3~downto~0}~126 0 11 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{11~downto~0}~13 0 22 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 11)(i 0))))))
		(_variable (_internal temp ~STD_LOGIC_VECTOR{11~downto~0}~13 0 22 (_process 0 )))
		(_type (_internal ~UNSIGNED{15~downto~0}~13 0 30 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_variable (_internal bcd ~UNSIGNED{15~downto~0}~13 0 30 (_process 0 ((_others(i 2))))))
		(_process
			(bcd1(_architecture 0 0 19 (_process (_simple)(_target(1)(2)(3)(4))(_sensitivity(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(33686018 33686018 33686018 33686018 )
	)
	(_model . Behavioral 1 -1
	)
)
V 000044 55 15092         1487330170507 top
(_unit VHDL (top 0 28 (top 0 46 ))
	(_version vb4)
	(_time 1487330170508 2017.02.17 12:16:10)
	(_source (\./../compile/top.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 3f6b6f3a3f696b286e6f79646e383b3969383f383b)
	(_entity
		(_time 1485431925571)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_component
		(spi_master
			(_object
				(_generic (_internal BUS_SIZE ~extSTD.STANDARD.INTEGER 0 99 (_entity -1 ((i 18)))))
				(_port (_internal CE ~extieee.std_logic_1164.STD_LOGIC 0 102 (_entity (_in ))))
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 103 (_entity (_in ))))
				(_port (_internal ENABLE ~extieee.std_logic_1164.STD_LOGIC 0 104 (_entity (_in ))))
				(_port (_internal MISO ~extieee.std_logic_1164.STD_LOGIC 0 105 (_entity (_in ))))
				(_port (_internal RESET ~extieee.std_logic_1164.STD_LOGIC 0 106 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{BUS_SIZE-1~downto~0}~1314 0 107 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 0 )(i 0))))))
				(_port (_internal DATA_OUT ~STD_LOGIC_VECTOR{BUS_SIZE-1~downto~0}~1314 0 107 (_entity (_out ))))
				(_port (_internal DATA_READY ~extieee.std_logic_1164.STD_LOGIC 0 108 (_entity (_out ))))
				(_port (_internal MOSI ~extieee.std_logic_1164.STD_LOGIC 0 109 (_entity (_out ))))
				(_port (_internal SCK ~extieee.std_logic_1164.STD_LOGIC 0 110 (_entity (_out ))))
			)
		)
		(Prescaler
			(_object
				(_port (_internal CE ~extieee.std_logic_1164.STD_LOGIC 0 91 (_entity (_in ))))
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 92 (_entity (_in ))))
				(_port (_internal CLR ~extieee.std_logic_1164.STD_LOGIC 0 93 (_entity (_in ))))
				(_port (_internal CEO ~extieee.std_logic_1164.STD_LOGIC 0 94 (_entity (_out ))))
			)
		)
		(memory
			(_object
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 81 (_entity (_in ))))
				(_port (_internal data_in ~STD_LOGIC_VECTOR{17~downto~0}~13 0 82 (_entity (_in ))))
				(_port (_internal new_data ~extieee.std_logic_1164.STD_LOGIC 0 83 (_entity (_in ))))
				(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 84 (_entity (_in ))))
				(_port (_internal data_out ~STD_LOGIC_VECTOR{17~downto~0}~1312 0 85 (_entity (_out ))))
				(_port (_internal ready ~extieee.std_logic_1164.STD_LOGIC 0 86 (_entity (_out ))))
			)
		)
		(decoder
			(_object
				(_generic (_internal BUS_SIZE ~extSTD.STANDARD.INTEGER 0 68 (_entity -1 ((i 18)))))
				(_type (_internal ~STD_LOGIC_VECTOR{BUS_SIZE-1~downto~0}~13 0 71 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 1 )(i 0))))))
				(_port (_internal DATA_IN ~STD_LOGIC_VECTOR{BUS_SIZE-1~downto~0}~13 0 71 (_entity (_in ))))
				(_port (_internal READY ~extieee.std_logic_1164.STD_LOGIC 0 72 (_entity (_in ))))
				(_port (_internal RESET ~extieee.std_logic_1164.STD_LOGIC 0 73 (_entity (_in ))))
				(_port (_internal FRACTION_PART0 ~extieee.std_logic_1164.STD_LOGIC 0 74 (_entity (_out ))))
				(_port (_internal FRACTION_PART1 ~extieee.std_logic_1164.STD_LOGIC 0 75 (_entity (_out ))))
				(_port (_internal TOTAL_PART ~STD_LOGIC_VECTOR{11~downto~0}~1310 0 76 (_entity (_out ))))
			)
		)
		(bin2bcd_12bit
			(_object
				(_port (_internal binIN ~STD_LOGIC_VECTOR{11~downto~0}~13 0 59 (_entity (_in ))))
				(_port (_internal hundreds ~STD_LOGIC_VECTOR{3~downto~0}~132 0 60 (_entity (_out ))))
				(_port (_internal ones ~STD_LOGIC_VECTOR{3~downto~0}~134 0 61 (_entity (_out ))))
				(_port (_internal tens ~STD_LOGIC_VECTOR{3~downto~0}~136 0 62 (_entity (_out ))))
				(_port (_internal thousands ~STD_LOGIC_VECTOR{3~downto~0}~138 0 63 (_entity (_out ))))
			)
		)
		(bcd2led
			(_object
				(_port (_internal bcd ~STD_LOGIC_VECTOR{3~downto~0}~13 0 52 (_entity (_in ))))
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 53 (_entity (_in ))))
				(_port (_internal segment7 ~STD_LOGIC_VECTOR{6~downto~0}~13 0 54 (_entity (_out ))))
			)
		)
	)
	(_instantiation U1 0 157 (_component spi_master )
		(_port
			((CE)(NET51))
			((CLK)(CLK))
			((ENABLE)(ENABLE))
			((MISO)(MISO))
			((RESET)(RESET))
			((DATA_OUT)(BUS144(d_17_0)))
			((DATA_READY)(NET416))
			((MOSI)(MOSI))
			((SCK)(SCK))
		)
		(_use (_entity . spi_master)
			(_port
				((CLK)(CLK))
				((CE)(CE))
				((ENABLE)(ENABLE))
				((RESET)(RESET))
				((MISO)(MISO))
				((MOSI)(MOSI))
				((SCK)(SCK))
				((DATA_READY)(DATA_READY))
				((DATA_OUT)(DATA_OUT))
			)
		)
	)
	(_instantiation U2 0 170 (_component Prescaler )
		(_port
			((CE)(CE))
			((CLK)(CLK))
			((CLR)(RESET))
			((CEO)(NET51))
		)
		(_use (_entity . Prescaler)
			(_port
				((CLK)(CLK))
				((CE)(CE))
				((CLR)(CLR))
				((CEO)(CEO))
			)
		)
	)
	(_instantiation U3 0 178 (_component memory )
		(_port
			((clk)(CLK))
			((data_in)(BUS144))
			((new_data)(NET416))
			((reset)(RESET))
			((data_out)(BUS443))
			((ready)(NET434))
		)
		(_use (_entity . memory)
			(_port
				((clk)(clk))
				((reset)(reset))
				((new_data)(new_data))
				((data_in)(data_in))
				((data_out)(data_out))
				((ready)(ready))
			)
		)
	)
	(_instantiation U4 0 188 (_component decoder )
		(_port
			((DATA_IN)(BUS443(d_17_0)))
			((READY)(NET434))
			((RESET)(RESET))
			((FRACTION_PART0)(LED_BIT0))
			((FRACTION_PART1)(LED_BIT1))
			((TOTAL_PART)(BUS566))
		)
		(_use (_entity . decoder)
			(_port
				((READY)(READY))
				((RESET)(RESET))
				((DATA_IN)(DATA_IN))
				((TOTAL_PART)(TOTAL_PART))
				((FRACTION_PART0)(FRACTION_PART0))
				((FRACTION_PART1)(FRACTION_PART1))
			)
		)
	)
	(_instantiation U5 0 198 (_component bin2bcd_12bit )
		(_port
			((binIN)(BUS566))
			((hundreds)(BUS901))
			((ones)(BUS883))
			((tens)(BUS892))
			((thousands)(BUS906))
		)
		(_use (_entity . bin2bcd_12bit)
			(_port
				((binIN)(binIN))
				((ones)(ones))
				((tens)(tens))
				((hundreds)(hundreds))
				((thousands)(thousands))
			)
		)
	)
	(_instantiation U6 0 207 (_component bcd2led )
		(_port
			((bcd)(BUS883))
			((clk)(CLK))
			((segment7(6))(ONES))
			((segment7(5))(DANGLING_U6_segment7_5))
			((segment7(4))(DANGLING_U6_segment7_4))
			((segment7(3))(DANGLING_U6_segment7_3))
			((segment7(2))(DANGLING_U6_segment7_2))
			((segment7(1))(DANGLING_U6_segment7_1))
			((segment7(0))(DANGLING_U6_segment7_0))
		)
		(_use (_entity . bcd2led)
			(_port
				((clk)(clk))
				((bcd)(bcd))
				((segment7)(segment7))
			)
		)
	)
	(_instantiation U7 0 220 (_component bcd2led )
		(_port
			((bcd)(BUS892))
			((clk)(CLK))
			((segment7(6))(TENS))
			((segment7(5))(DANGLING_U7_segment7_5))
			((segment7(4))(DANGLING_U7_segment7_4))
			((segment7(3))(DANGLING_U7_segment7_3))
			((segment7(2))(DANGLING_U7_segment7_2))
			((segment7(1))(DANGLING_U7_segment7_1))
			((segment7(0))(DANGLING_U7_segment7_0))
		)
		(_use (_entity . bcd2led)
			(_port
				((clk)(clk))
				((bcd)(bcd))
				((segment7)(segment7))
			)
		)
	)
	(_instantiation U8 0 233 (_component bcd2led )
		(_port
			((bcd)(BUS901))
			((clk)(CLK))
			((segment7(6))(HUNDREDS))
			((segment7(5))(DANGLING_U8_segment7_5))
			((segment7(4))(DANGLING_U8_segment7_4))
			((segment7(3))(DANGLING_U8_segment7_3))
			((segment7(2))(DANGLING_U8_segment7_2))
			((segment7(1))(DANGLING_U8_segment7_1))
			((segment7(0))(DANGLING_U8_segment7_0))
		)
		(_use (_entity . bcd2led)
			(_port
				((clk)(clk))
				((bcd)(bcd))
				((segment7)(segment7))
			)
		)
	)
	(_instantiation U9 0 246 (_component bcd2led )
		(_port
			((bcd)(BUS906))
			((clk)(CLK))
			((segment7(6))(THOUSANDS))
			((segment7(5))(DANGLING_U9_segment7_5))
			((segment7(4))(DANGLING_U9_segment7_4))
			((segment7(3))(DANGLING_U9_segment7_3))
			((segment7(2))(DANGLING_U9_segment7_2))
			((segment7(1))(DANGLING_U9_segment7_1))
			((segment7(0))(DANGLING_U9_segment7_0))
		)
		(_use (_entity . bcd2led)
			(_port
				((clk)(clk))
				((bcd)(bcd))
				((segment7)(segment7))
			)
		)
	)
	(_object
		(_port (_internal CE ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_port (_internal ENABLE ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
		(_port (_internal MISO ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
		(_port (_internal RESET ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
		(_port (_internal HUNDREDS ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_out ))))
		(_port (_internal LED_BIT0 ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_out ))))
		(_port (_internal LED_BIT1 ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_out ))))
		(_port (_internal MOSI ~extieee.std_logic_1164.STD_LOGIC 0 38 (_entity (_out ))))
		(_port (_internal ONES ~extieee.std_logic_1164.STD_LOGIC 0 39 (_entity (_out ))))
		(_port (_internal SCK ~extieee.std_logic_1164.STD_LOGIC 0 40 (_entity (_out ))))
		(_port (_internal TENS ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_out ))))
		(_port (_internal THOUSANDS ~extieee.std_logic_1164.STD_LOGIC 0 42 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 52 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~13 0 54 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{11~downto~0}~13 0 59 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 11)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~132 0 60 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~134 0 61 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~136 0 62 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~138 0 63 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{11~downto~0}~1310 0 76 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 11)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{17~downto~0}~13 0 82 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 17)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{17~downto~0}~1312 0 85 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 17)(i 0))))))
		(_signal (_internal NET416 ~extieee.std_logic_1164.STD_LOGIC 0 116 (_architecture (_uni ))))
		(_signal (_internal NET434 ~extieee.std_logic_1164.STD_LOGIC 0 117 (_architecture (_uni ))))
		(_signal (_internal NET51 ~extieee.std_logic_1164.STD_LOGIC 0 118 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{17~downto~0}~1316 0 119 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 17)(i 0))))))
		(_signal (_internal BUS144 ~STD_LOGIC_VECTOR{17~downto~0}~1316 0 119 (_architecture (_uni ))))
		(_signal (_internal BUS443 ~STD_LOGIC_VECTOR{17~downto~0}~1316 0 120 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{11~downto~0}~1318 0 121 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 11)(i 0))))))
		(_signal (_internal BUS566 ~STD_LOGIC_VECTOR{11~downto~0}~1318 0 121 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~1320 0 122 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal BUS883 ~STD_LOGIC_VECTOR{3~downto~0}~1320 0 122 (_architecture (_uni ))))
		(_signal (_internal BUS892 ~STD_LOGIC_VECTOR{3~downto~0}~1320 0 123 (_architecture (_uni ))))
		(_signal (_internal BUS901 ~STD_LOGIC_VECTOR{3~downto~0}~1320 0 124 (_architecture (_uni ))))
		(_signal (_internal BUS906 ~STD_LOGIC_VECTOR{3~downto~0}~1320 0 125 (_architecture (_uni ))))
		(_signal (_internal DANGLING_U6_segment7_5 ~extieee.std_logic_1164.STD_LOGIC 0 128 (_architecture (_uni ))))
		(_signal (_internal DANGLING_U6_segment7_4 ~extieee.std_logic_1164.STD_LOGIC 0 129 (_architecture (_uni ))))
		(_signal (_internal DANGLING_U6_segment7_3 ~extieee.std_logic_1164.STD_LOGIC 0 130 (_architecture (_uni ))))
		(_signal (_internal DANGLING_U6_segment7_2 ~extieee.std_logic_1164.STD_LOGIC 0 131 (_architecture (_uni ))))
		(_signal (_internal DANGLING_U6_segment7_1 ~extieee.std_logic_1164.STD_LOGIC 0 132 (_architecture (_uni ))))
		(_signal (_internal DANGLING_U6_segment7_0 ~extieee.std_logic_1164.STD_LOGIC 0 133 (_architecture (_uni ))))
		(_signal (_internal DANGLING_U7_segment7_5 ~extieee.std_logic_1164.STD_LOGIC 0 134 (_architecture (_uni ))))
		(_signal (_internal DANGLING_U7_segment7_4 ~extieee.std_logic_1164.STD_LOGIC 0 135 (_architecture (_uni ))))
		(_signal (_internal DANGLING_U7_segment7_3 ~extieee.std_logic_1164.STD_LOGIC 0 136 (_architecture (_uni ))))
		(_signal (_internal DANGLING_U7_segment7_2 ~extieee.std_logic_1164.STD_LOGIC 0 137 (_architecture (_uni ))))
		(_signal (_internal DANGLING_U7_segment7_1 ~extieee.std_logic_1164.STD_LOGIC 0 138 (_architecture (_uni ))))
		(_signal (_internal DANGLING_U7_segment7_0 ~extieee.std_logic_1164.STD_LOGIC 0 139 (_architecture (_uni ))))
		(_signal (_internal DANGLING_U8_segment7_5 ~extieee.std_logic_1164.STD_LOGIC 0 140 (_architecture (_uni ))))
		(_signal (_internal DANGLING_U8_segment7_4 ~extieee.std_logic_1164.STD_LOGIC 0 141 (_architecture (_uni ))))
		(_signal (_internal DANGLING_U8_segment7_3 ~extieee.std_logic_1164.STD_LOGIC 0 142 (_architecture (_uni ))))
		(_signal (_internal DANGLING_U8_segment7_2 ~extieee.std_logic_1164.STD_LOGIC 0 143 (_architecture (_uni ))))
		(_signal (_internal DANGLING_U8_segment7_1 ~extieee.std_logic_1164.STD_LOGIC 0 144 (_architecture (_uni ))))
		(_signal (_internal DANGLING_U8_segment7_0 ~extieee.std_logic_1164.STD_LOGIC 0 145 (_architecture (_uni ))))
		(_signal (_internal DANGLING_U9_segment7_5 ~extieee.std_logic_1164.STD_LOGIC 0 146 (_architecture (_uni ))))
		(_signal (_internal DANGLING_U9_segment7_4 ~extieee.std_logic_1164.STD_LOGIC 0 147 (_architecture (_uni ))))
		(_signal (_internal DANGLING_U9_segment7_3 ~extieee.std_logic_1164.STD_LOGIC 0 148 (_architecture (_uni ))))
		(_signal (_internal DANGLING_U9_segment7_2 ~extieee.std_logic_1164.STD_LOGIC 0 149 (_architecture (_uni ))))
		(_signal (_internal DANGLING_U9_segment7_1 ~extieee.std_logic_1164.STD_LOGIC 0 150 (_architecture (_uni ))))
		(_signal (_internal DANGLING_U9_segment7_0 ~extieee.std_logic_1164.STD_LOGIC 0 151 (_architecture (_uni ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . top 2 -1
	)
)
V 000056 55 3686          1487330170554 TB_ARCHITECTURE
(_unit VHDL (top_tb 0 9 (tb_architecture 0 12 ))
	(_version vb4)
	(_time 1487330170555 2017.02.17 12:16:10)
	(_source (\./../src/TestBench/top_TB.vhd\))
	(_use (std(standard))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	(_code 6e3a3e6e6d383a7b3f3c7a343d696a6838696e6b38)
	(_entity
		(_time 1487324266277)
		(_use (std(standard))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	)
	(_component
		(top
			(_object
				(_port (_internal CE ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_in ))))
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 17 (_entity (_in ))))
				(_port (_internal ENABLE ~extieee.std_logic_1164.STD_LOGIC 0 18 (_entity (_in ))))
				(_port (_internal MISO ~extieee.std_logic_1164.STD_LOGIC 0 19 (_entity (_in ))))
				(_port (_internal RESET ~extieee.std_logic_1164.STD_LOGIC 0 20 (_entity (_in ))))
				(_port (_internal HUNDREDS ~extieee.std_logic_1164.STD_LOGIC 0 21 (_entity (_out ))))
				(_port (_internal LED_BIT0 ~extieee.std_logic_1164.STD_LOGIC 0 22 (_entity (_out ))))
				(_port (_internal LED_BIT1 ~extieee.std_logic_1164.STD_LOGIC 0 23 (_entity (_out ))))
				(_port (_internal MOSI ~extieee.std_logic_1164.STD_LOGIC 0 24 (_entity (_out ))))
				(_port (_internal ONES ~extieee.std_logic_1164.STD_LOGIC 0 25 (_entity (_out ))))
				(_port (_internal SCK ~extieee.std_logic_1164.STD_LOGIC 0 26 (_entity (_out ))))
				(_port (_internal TENS ~extieee.std_logic_1164.STD_LOGIC 0 27 (_entity (_out ))))
				(_port (_internal THOUSANDS ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT 0 52 (_component top )
		(_port
			((CE)(CE))
			((CLK)(CLK))
			((ENABLE)(ENABLE))
			((MISO)(MISO))
			((RESET)(RESET))
			((HUNDREDS)(HUNDREDS))
			((LED_BIT0)(LED_BIT0))
			((LED_BIT1)(LED_BIT1))
			((MOSI)(MOSI))
			((ONES)(ONES))
			((SCK)(SCK))
			((TENS)(TENS))
			((THOUSANDS)(THOUSANDS))
		)
		(_use (_entity . top)
		)
	)
	(_object
		(_signal (_internal CE ~extieee.std_logic_1164.STD_LOGIC 0 32 (_architecture (_uni ))))
		(_signal (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 33 (_architecture (_uni ))))
		(_signal (_internal ENABLE ~extieee.std_logic_1164.STD_LOGIC 0 34 (_architecture (_uni ))))
		(_signal (_internal MISO ~extieee.std_logic_1164.STD_LOGIC 0 35 (_architecture (_uni ))))
		(_signal (_internal RESET ~extieee.std_logic_1164.STD_LOGIC 0 36 (_architecture (_uni ))))
		(_signal (_internal HUNDREDS ~extieee.std_logic_1164.STD_LOGIC 0 38 (_architecture (_uni ))))
		(_signal (_internal LED_BIT0 ~extieee.std_logic_1164.STD_LOGIC 0 39 (_architecture (_uni ))))
		(_signal (_internal LED_BIT1 ~extieee.std_logic_1164.STD_LOGIC 0 40 (_architecture (_uni ))))
		(_signal (_internal MOSI ~extieee.std_logic_1164.STD_LOGIC 0 41 (_architecture (_uni ))))
		(_signal (_internal ONES ~extieee.std_logic_1164.STD_LOGIC 0 42 (_architecture (_uni ))))
		(_signal (_internal SCK ~extieee.std_logic_1164.STD_LOGIC 0 43 (_architecture (_uni ))))
		(_signal (_internal TENS ~extieee.std_logic_1164.STD_LOGIC 0 44 (_architecture (_uni ))))
		(_signal (_internal THOUSANDS ~extieee.std_logic_1164.STD_LOGIC 0 45 (_architecture (_uni ))))
		(_process
			(STIMULUS(_architecture 0 0 70 (_process (_wait_for)(_target(0)(2)(3)(4)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . TB_ARCHITECTURE 1 -1
	)
)
V 000036 55 434 0 testbench_for_top
(_configuration VHDL (testbench_for_top 0 129 (top_tb))
	(_version vb4)
	(_time 1487330170567 2017.02.17 12:16:10)
	(_source (\./../src/TestBench/top_TB.vhd\))
	(_use (std(standard))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	(_code 7d292d7c2c2b2a6a797c6f27297b287b7e7b75782b)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT
			(_entity . top top
			)
		)
	)
)
