<stg><name>ex2</name>


<trans_list>

<trans id="248" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="249" from="2" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="252" from="2" to="4">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="251" from="3" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="253" from="4" to="5">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10_1" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="256" from="4" to="6">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10_1" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="255" from="5" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="257" from="6" to="7">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10_2" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="260" from="6" to="8">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10_2" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="259" from="7" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="261" from="8" to="9">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10_3" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="264" from="8" to="10">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10_3" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="263" from="9" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="265" from="10" to="11">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10_4" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="268" from="10" to="12">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10_4" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="267" from="11" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="269" from="12" to="13">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10_5" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="271" from="13" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="12" op_0_bw="32">
<![CDATA[
LOOP_I_begin:0  %acc_1_0 = alloca i12

]]></Node>
<StgValue><ssdm name="acc_1_0"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="0" op_0_bw="0" op_1_bw="5">
<![CDATA[
LOOP_I_begin:1  call void (...)* @_ssdm_op_SpecBitsMap([36 x i5]* %A) nounwind, !map !7

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="0" op_0_bw="0" op_1_bw="5">
<![CDATA[
LOOP_I_begin:2  call void (...)* @_ssdm_op_SpecBitsMap([6 x i5]* %B) nounwind, !map !13

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="0" op_0_bw="0" op_1_bw="6">
<![CDATA[
LOOP_I_begin:3  call void (...)* @_ssdm_op_SpecBitsMap([6 x i6]* %C) nounwind, !map !18

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
LOOP_I_begin:4  call void (...)* @_ssdm_op_SpecTopModule([4 x i8]* @ex2_str) nounwind

]]></Node>
<StgValue><ssdm name="spectopmodule_ln0"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
LOOP_I_begin:5  %tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([7 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="3" op_0_bw="6" op_1_bw="64" op_2_bw="64">
<![CDATA[
LOOP_I_begin:6  %C_addr = getelementptr [6 x i6]* %C, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="C_addr"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="0" op_0_bw="12" op_1_bw="12">
<![CDATA[
LOOP_I_begin:7  store i12 0, i12* %acc_1_0

]]></Node>
<StgValue><ssdm name="store_ln10"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="0" op_0_bw="0">
<![CDATA[
LOOP_I_begin:8  br label %._crit_edge.0

]]></Node>
<StgValue><ssdm name="br_ln10"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="23" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="3" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0">
<![CDATA[
._crit_edge.0:0  %j_0_0 = phi i3 [ 0, %LOOP_I_begin ], [ %add_ln10, %._crit_edge.0.backedge ]

]]></Node>
<StgValue><ssdm name="j_0_0"/></StgValue>
</operation>

<operation id="24" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="12" op_0_bw="12" op_1_bw="0">
<![CDATA[
._crit_edge.0:1  %acc_1_0_load = load i12* %acc_1_0

]]></Node>
<StgValue><ssdm name="acc_1_0_load"/></StgValue>
</operation>

<operation id="25" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
._crit_edge.0:2  %icmp_ln10 = icmp eq i3 %j_0_0, -2

]]></Node>
<StgValue><ssdm name="icmp_ln10"/></StgValue>
</operation>

<operation id="26" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
._crit_edge.0:3  %empty_2 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 6, i64 6, i64 6) nounwind

]]></Node>
<StgValue><ssdm name="empty_2"/></StgValue>
</operation>

<operation id="27" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
._crit_edge.0:4  %add_ln10 = add i3 %j_0_0, 1

]]></Node>
<StgValue><ssdm name="add_ln10"/></StgValue>
</operation>

<operation id="28" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.0:5  br i1 %icmp_ln10, label %LOOP_I, label %0

]]></Node>
<StgValue><ssdm name="br_ln10"/></StgValue>
</operation>

<operation id="29" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="22" bw="64" op_0_bw="3">
<![CDATA[
:1  %zext_ln11 = zext i3 %j_0_0 to i64

]]></Node>
<StgValue><ssdm name="zext_ln11"/></StgValue>
</operation>

<operation id="30" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="23" bw="6" op_0_bw="5" op_1_bw="64" op_2_bw="64">
<![CDATA[
:2  %A_addr = getelementptr [36 x i5]* %A, i64 0, i64 %zext_ln11

]]></Node>
<StgValue><ssdm name="A_addr"/></StgValue>
</operation>

<operation id="31" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="24" bw="5" op_0_bw="6">
<![CDATA[
:3  %A_load = load i5* %A_addr, align 1

]]></Node>
<StgValue><ssdm name="A_load"/></StgValue>
</operation>

<operation id="32" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="26" bw="3" op_0_bw="5" op_1_bw="64" op_2_bw="64">
<![CDATA[
:5  %B_addr = getelementptr [6 x i5]* %B, i64 0, i64 %zext_ln11

]]></Node>
<StgValue><ssdm name="B_addr"/></StgValue>
</operation>

<operation id="33" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="27" bw="5" op_0_bw="3">
<![CDATA[
:6  %B_load = load i5* %B_addr, align 1

]]></Node>
<StgValue><ssdm name="B_load"/></StgValue>
</operation>

<operation id="34" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="34" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
:13  %icmp_ln12 = icmp eq i3 %j_0_0, -3

]]></Node>
<StgValue><ssdm name="icmp_ln12"/></StgValue>
</operation>

<operation id="35" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="12" op_0_bw="32">
<![CDATA[
LOOP_I:0  %acc_1_1 = alloca i12

]]></Node>
<StgValue><ssdm name="acc_1_1"/></StgValue>
</operation>

<operation id="36" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
LOOP_I:1  %empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([7 x i8]* @p_str, i32 %tmp) nounwind

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="37" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
LOOP_I:2  %tmp_1 = call i32 (...)* @_ssdm_op_SpecRegionBegin([7 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="38" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="3" op_0_bw="6" op_1_bw="64" op_2_bw="64">
<![CDATA[
LOOP_I:3  %C_addr_1 = getelementptr [6 x i6]* %C, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="C_addr_1"/></StgValue>
</operation>

<operation id="39" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="0" op_0_bw="12" op_1_bw="12">
<![CDATA[
LOOP_I:4  store i12 %acc_1_0_load, i12* %acc_1_1

]]></Node>
<StgValue><ssdm name="store_ln10"/></StgValue>
</operation>

<operation id="40" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="0" op_0_bw="0">
<![CDATA[
LOOP_I:5  br label %._crit_edge.1

]]></Node>
<StgValue><ssdm name="br_ln10"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="41" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecLoopName([7 x i8]* @p_str2) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln10"/></StgValue>
</operation>

<operation id="42" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="5" op_0_bw="6">
<![CDATA[
:3  %A_load = load i5* %A_addr, align 1

]]></Node>
<StgValue><ssdm name="A_load"/></StgValue>
</operation>

<operation id="43" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="10" op_0_bw="5">
<![CDATA[
:4  %sext_ln11 = sext i5 %A_load to i10

]]></Node>
<StgValue><ssdm name="sext_ln11"/></StgValue>
</operation>

<operation id="44" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="5" op_0_bw="3">
<![CDATA[
:6  %B_load = load i5* %B_addr, align 1

]]></Node>
<StgValue><ssdm name="B_load"/></StgValue>
</operation>

<operation id="45" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="10" op_0_bw="5">
<![CDATA[
:7  %sext_ln11_1 = sext i5 %B_load to i10

]]></Node>
<StgValue><ssdm name="sext_ln11_1"/></StgValue>
</operation>

<operation id="46" st_id="3" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:8  %mul_ln11 = mul i10 %sext_ln11, %sext_ln11_1

]]></Node>
<StgValue><ssdm name="mul_ln11"/></StgValue>
</operation>

<operation id="47" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="12" op_0_bw="10">
<![CDATA[
:9  %sext_ln11_2 = sext i10 %mul_ln11 to i12

]]></Node>
<StgValue><ssdm name="sext_ln11_2"/></StgValue>
</operation>

<operation id="48" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="6" op_0_bw="12">
<![CDATA[
:10  %trunc_ln11 = trunc i12 %acc_1_0_load to i6

]]></Node>
<StgValue><ssdm name="trunc_ln11"/></StgValue>
</operation>

<operation id="49" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="6" op_0_bw="10">
<![CDATA[
:11  %trunc_ln11_1 = trunc i10 %mul_ln11 to i6

]]></Node>
<StgValue><ssdm name="trunc_ln11_1"/></StgValue>
</operation>

<operation id="50" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
:12  %add_ln11 = add i12 %acc_1_0_load, %sext_ln11_2

]]></Node>
<StgValue><ssdm name="add_ln11"/></StgValue>
</operation>

<operation id="51" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:14  br i1 %icmp_ln12, label %1, label %.._crit_edge.0.backedge_crit_edge

]]></Node>
<StgValue><ssdm name="br_ln12"/></StgValue>
</operation>

<operation id="52" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="0" op_0_bw="12" op_1_bw="12" op_2_bw="0" op_3_bw="12">
<![CDATA[
.._crit_edge.0.backedge_crit_edge:0  store i12 %add_ln11, i12* %acc_1_0

]]></Node>
<StgValue><ssdm name="store_ln12"/></StgValue>
</operation>

<operation id="53" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="0" op_0_bw="0">
<![CDATA[
.._crit_edge.0.backedge_crit_edge:1  br label %._crit_edge.0.backedge

]]></Node>
<StgValue><ssdm name="br_ln12"/></StgValue>
</operation>

<operation id="54" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
:0  %add_ln13 = add i6 %trunc_ln11_1, %trunc_ln11

]]></Node>
<StgValue><ssdm name="add_ln13"/></StgValue>
</operation>

<operation id="55" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="0" op_0_bw="6" op_1_bw="3">
<![CDATA[
:1  store i6 %add_ln13, i6* %C_addr, align 1

]]></Node>
<StgValue><ssdm name="store_ln13"/></StgValue>
</operation>

<operation id="56" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="0" op_0_bw="12" op_1_bw="12" op_2_bw="0" op_3_bw="12">
<![CDATA[
:2  store i12 0, i12* %acc_1_0

]]></Node>
<StgValue><ssdm name="store_ln15"/></StgValue>
</operation>

<operation id="57" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="43" bw="0" op_0_bw="0">
<![CDATA[
:3  br label %._crit_edge.0.backedge

]]></Node>
<StgValue><ssdm name="br_ln15"/></StgValue>
</operation>

<operation id="58" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge.0.backedge:0  br label %._crit_edge.0

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="59" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="3" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0">
<![CDATA[
._crit_edge.1:0  %j_0_1 = phi i3 [ 0, %LOOP_I ], [ %add_ln10_1, %._crit_edge.1.backedge ]

]]></Node>
<StgValue><ssdm name="j_0_1"/></StgValue>
</operation>

<operation id="60" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="12" op_0_bw="12" op_1_bw="0">
<![CDATA[
._crit_edge.1:1  %acc_1_1_load = load i12* %acc_1_1

]]></Node>
<StgValue><ssdm name="acc_1_1_load"/></StgValue>
</operation>

<operation id="61" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
._crit_edge.1:2  %icmp_ln10_1 = icmp eq i3 %j_0_1, -2

]]></Node>
<StgValue><ssdm name="icmp_ln10_1"/></StgValue>
</operation>

<operation id="62" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
._crit_edge.1:3  %empty_4 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 6, i64 6, i64 6) nounwind

]]></Node>
<StgValue><ssdm name="empty_4"/></StgValue>
</operation>

<operation id="63" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
._crit_edge.1:4  %add_ln10_1 = add i3 %j_0_1, 1

]]></Node>
<StgValue><ssdm name="add_ln10_1"/></StgValue>
</operation>

<operation id="64" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.1:5  br i1 %icmp_ln10_1, label %LOOP_I1, label %2

]]></Node>
<StgValue><ssdm name="br_ln10"/></StgValue>
</operation>

<operation id="65" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="64" op_0_bw="3">
<![CDATA[
:1  %zext_ln11_1 = zext i3 %j_0_1 to i64

]]></Node>
<StgValue><ssdm name="zext_ln11_1"/></StgValue>
</operation>

<operation id="66" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="4" op_0_bw="3">
<![CDATA[
:2  %zext_ln11_6 = zext i3 %j_0_1 to i4

]]></Node>
<StgValue><ssdm name="zext_ln11_6"/></StgValue>
</operation>

<operation id="67" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
:3  %add_ln11_6 = add i4 6, %zext_ln11_6

]]></Node>
<StgValue><ssdm name="add_ln11_6"/></StgValue>
</operation>

<operation id="68" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="64" op_0_bw="4">
<![CDATA[
:4  %zext_ln11_7 = zext i4 %add_ln11_6 to i64

]]></Node>
<StgValue><ssdm name="zext_ln11_7"/></StgValue>
</operation>

<operation id="69" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="6" op_0_bw="5" op_1_bw="64" op_2_bw="64">
<![CDATA[
:5  %A_addr_1 = getelementptr [36 x i5]* %A, i64 0, i64 %zext_ln11_7

]]></Node>
<StgValue><ssdm name="A_addr_1"/></StgValue>
</operation>

<operation id="70" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="5" op_0_bw="6">
<![CDATA[
:6  %A_load_1 = load i5* %A_addr_1, align 1

]]></Node>
<StgValue><ssdm name="A_load_1"/></StgValue>
</operation>

<operation id="71" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="3" op_0_bw="5" op_1_bw="64" op_2_bw="64">
<![CDATA[
:8  %B_addr_1 = getelementptr [6 x i5]* %B, i64 0, i64 %zext_ln11_1

]]></Node>
<StgValue><ssdm name="B_addr_1"/></StgValue>
</operation>

<operation id="72" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="5" op_0_bw="3">
<![CDATA[
:9  %B_load_1 = load i5* %B_addr_1, align 1

]]></Node>
<StgValue><ssdm name="B_load_1"/></StgValue>
</operation>

<operation id="73" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
:16  %icmp_ln12_1 = icmp eq i3 %j_0_1, -3

]]></Node>
<StgValue><ssdm name="icmp_ln12_1"/></StgValue>
</operation>

<operation id="74" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="90" bw="12" op_0_bw="32">
<![CDATA[
LOOP_I1:0  %acc_1_2 = alloca i12

]]></Node>
<StgValue><ssdm name="acc_1_2"/></StgValue>
</operation>

<operation id="75" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="91" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
LOOP_I1:1  %empty_3 = call i32 (...)* @_ssdm_op_SpecRegionEnd([7 x i8]* @p_str, i32 %tmp_1) nounwind

]]></Node>
<StgValue><ssdm name="empty_3"/></StgValue>
</operation>

<operation id="76" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
LOOP_I1:2  %tmp_2 = call i32 (...)* @_ssdm_op_SpecRegionBegin([7 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="77" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="93" bw="3" op_0_bw="6" op_1_bw="64" op_2_bw="64">
<![CDATA[
LOOP_I1:3  %C_addr_2 = getelementptr [6 x i6]* %C, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="C_addr_2"/></StgValue>
</operation>

<operation id="78" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="94" bw="0" op_0_bw="12" op_1_bw="12">
<![CDATA[
LOOP_I1:4  store i12 %acc_1_1_load, i12* %acc_1_2

]]></Node>
<StgValue><ssdm name="store_ln10"/></StgValue>
</operation>

<operation id="79" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="0" op_0_bw="0">
<![CDATA[
LOOP_I1:5  br label %._crit_edge.2

]]></Node>
<StgValue><ssdm name="br_ln10"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="80" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecLoopName([7 x i8]* @p_str2) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln10"/></StgValue>
</operation>

<operation id="81" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="5" op_0_bw="6">
<![CDATA[
:6  %A_load_1 = load i5* %A_addr_1, align 1

]]></Node>
<StgValue><ssdm name="A_load_1"/></StgValue>
</operation>

<operation id="82" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="10" op_0_bw="5">
<![CDATA[
:7  %sext_ln11_3 = sext i5 %A_load_1 to i10

]]></Node>
<StgValue><ssdm name="sext_ln11_3"/></StgValue>
</operation>

<operation id="83" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="5" op_0_bw="3">
<![CDATA[
:9  %B_load_1 = load i5* %B_addr_1, align 1

]]></Node>
<StgValue><ssdm name="B_load_1"/></StgValue>
</operation>

<operation id="84" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="10" op_0_bw="5">
<![CDATA[
:10  %sext_ln11_4 = sext i5 %B_load_1 to i10

]]></Node>
<StgValue><ssdm name="sext_ln11_4"/></StgValue>
</operation>

<operation id="85" st_id="5" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:11  %mul_ln11_1 = mul i10 %sext_ln11_4, %sext_ln11_3

]]></Node>
<StgValue><ssdm name="mul_ln11_1"/></StgValue>
</operation>

<operation id="86" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="12" op_0_bw="10">
<![CDATA[
:12  %sext_ln11_5 = sext i10 %mul_ln11_1 to i12

]]></Node>
<StgValue><ssdm name="sext_ln11_5"/></StgValue>
</operation>

<operation id="87" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="6" op_0_bw="12">
<![CDATA[
:13  %trunc_ln11_2 = trunc i12 %acc_1_1_load to i6

]]></Node>
<StgValue><ssdm name="trunc_ln11_2"/></StgValue>
</operation>

<operation id="88" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="6" op_0_bw="10">
<![CDATA[
:14  %trunc_ln11_3 = trunc i10 %mul_ln11_1 to i6

]]></Node>
<StgValue><ssdm name="trunc_ln11_3"/></StgValue>
</operation>

<operation id="89" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
:15  %add_ln11_1 = add i12 %sext_ln11_5, %acc_1_1_load

]]></Node>
<StgValue><ssdm name="add_ln11_1"/></StgValue>
</operation>

<operation id="90" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:17  br i1 %icmp_ln12_1, label %3, label %.._crit_edge.1.backedge_crit_edge

]]></Node>
<StgValue><ssdm name="br_ln12"/></StgValue>
</operation>

<operation id="91" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="0" op_0_bw="12" op_1_bw="12" op_2_bw="0" op_3_bw="12">
<![CDATA[
.._crit_edge.1.backedge_crit_edge:0  store i12 %add_ln11_1, i12* %acc_1_1

]]></Node>
<StgValue><ssdm name="store_ln12"/></StgValue>
</operation>

<operation id="92" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="0" op_0_bw="0">
<![CDATA[
.._crit_edge.1.backedge_crit_edge:1  br label %._crit_edge.1.backedge

]]></Node>
<StgValue><ssdm name="br_ln12"/></StgValue>
</operation>

<operation id="93" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
:0  %add_ln13_1 = add i6 %trunc_ln11_3, %trunc_ln11_2

]]></Node>
<StgValue><ssdm name="add_ln13_1"/></StgValue>
</operation>

<operation id="94" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="0" op_0_bw="6" op_1_bw="3">
<![CDATA[
:1  store i6 %add_ln13_1, i6* %C_addr_1, align 1

]]></Node>
<StgValue><ssdm name="store_ln13"/></StgValue>
</operation>

<operation id="95" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="0" op_0_bw="12" op_1_bw="12" op_2_bw="0" op_3_bw="12">
<![CDATA[
:2  store i12 0, i12* %acc_1_1

]]></Node>
<StgValue><ssdm name="store_ln15"/></StgValue>
</operation>

<operation id="96" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="0" op_0_bw="0">
<![CDATA[
:3  br label %._crit_edge.1.backedge

]]></Node>
<StgValue><ssdm name="br_ln15"/></StgValue>
</operation>

<operation id="97" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge.1.backedge:0  br label %._crit_edge.1

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="98" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="3" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0">
<![CDATA[
._crit_edge.2:0  %j_0_2 = phi i3 [ 0, %LOOP_I1 ], [ %add_ln10_2, %._crit_edge.2.backedge ]

]]></Node>
<StgValue><ssdm name="j_0_2"/></StgValue>
</operation>

<operation id="99" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="12" op_0_bw="12" op_1_bw="0">
<![CDATA[
._crit_edge.2:1  %acc_1_2_load = load i12* %acc_1_2

]]></Node>
<StgValue><ssdm name="acc_1_2_load"/></StgValue>
</operation>

<operation id="100" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
._crit_edge.2:2  %icmp_ln10_2 = icmp eq i3 %j_0_2, -2

]]></Node>
<StgValue><ssdm name="icmp_ln10_2"/></StgValue>
</operation>

<operation id="101" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
._crit_edge.2:3  %empty_6 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 6, i64 6, i64 6) nounwind

]]></Node>
<StgValue><ssdm name="empty_6"/></StgValue>
</operation>

<operation id="102" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
._crit_edge.2:4  %add_ln10_2 = add i3 %j_0_2, 1

]]></Node>
<StgValue><ssdm name="add_ln10_2"/></StgValue>
</operation>

<operation id="103" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.2:5  br i1 %icmp_ln10_2, label %LOOP_I2, label %4

]]></Node>
<StgValue><ssdm name="br_ln10"/></StgValue>
</operation>

<operation id="104" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="105" bw="64" op_0_bw="3">
<![CDATA[
:1  %zext_ln11_2 = zext i3 %j_0_2 to i64

]]></Node>
<StgValue><ssdm name="zext_ln11_2"/></StgValue>
</operation>

<operation id="105" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="5" op_0_bw="3">
<![CDATA[
:2  %zext_ln11_8 = zext i3 %j_0_2 to i5

]]></Node>
<StgValue><ssdm name="zext_ln11_8"/></StgValue>
</operation>

<operation id="106" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="107" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
:3  %add_ln11_7 = add i5 12, %zext_ln11_8

]]></Node>
<StgValue><ssdm name="add_ln11_7"/></StgValue>
</operation>

<operation id="107" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="64" op_0_bw="5">
<![CDATA[
:4  %zext_ln11_9 = zext i5 %add_ln11_7 to i64

]]></Node>
<StgValue><ssdm name="zext_ln11_9"/></StgValue>
</operation>

<operation id="108" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="109" bw="6" op_0_bw="5" op_1_bw="64" op_2_bw="64">
<![CDATA[
:5  %A_addr_2 = getelementptr [36 x i5]* %A, i64 0, i64 %zext_ln11_9

]]></Node>
<StgValue><ssdm name="A_addr_2"/></StgValue>
</operation>

<operation id="109" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="110" bw="5" op_0_bw="6">
<![CDATA[
:6  %A_load_2 = load i5* %A_addr_2, align 1

]]></Node>
<StgValue><ssdm name="A_load_2"/></StgValue>
</operation>

<operation id="110" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="112" bw="3" op_0_bw="5" op_1_bw="64" op_2_bw="64">
<![CDATA[
:8  %B_addr_2 = getelementptr [6 x i5]* %B, i64 0, i64 %zext_ln11_2

]]></Node>
<StgValue><ssdm name="B_addr_2"/></StgValue>
</operation>

<operation id="111" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="113" bw="5" op_0_bw="3">
<![CDATA[
:9  %B_load_2 = load i5* %B_addr_2, align 1

]]></Node>
<StgValue><ssdm name="B_load_2"/></StgValue>
</operation>

<operation id="112" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="120" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
:16  %icmp_ln12_2 = icmp eq i3 %j_0_2, -3

]]></Node>
<StgValue><ssdm name="icmp_ln12_2"/></StgValue>
</operation>

<operation id="113" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="133" bw="12" op_0_bw="32">
<![CDATA[
LOOP_I2:0  %acc_1_3 = alloca i12

]]></Node>
<StgValue><ssdm name="acc_1_3"/></StgValue>
</operation>

<operation id="114" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="134" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
LOOP_I2:1  %empty_5 = call i32 (...)* @_ssdm_op_SpecRegionEnd([7 x i8]* @p_str, i32 %tmp_2) nounwind

]]></Node>
<StgValue><ssdm name="empty_5"/></StgValue>
</operation>

<operation id="115" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="135" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
LOOP_I2:2  %tmp_3 = call i32 (...)* @_ssdm_op_SpecRegionBegin([7 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="116" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="136" bw="3" op_0_bw="6" op_1_bw="64" op_2_bw="64">
<![CDATA[
LOOP_I2:3  %C_addr_3 = getelementptr [6 x i6]* %C, i64 0, i64 3

]]></Node>
<StgValue><ssdm name="C_addr_3"/></StgValue>
</operation>

<operation id="117" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="137" bw="0" op_0_bw="12" op_1_bw="12">
<![CDATA[
LOOP_I2:4  store i12 %acc_1_2_load, i12* %acc_1_3

]]></Node>
<StgValue><ssdm name="store_ln10"/></StgValue>
</operation>

<operation id="118" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="138" bw="0" op_0_bw="0">
<![CDATA[
LOOP_I2:5  br label %._crit_edge.3

]]></Node>
<StgValue><ssdm name="br_ln10"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="119" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecLoopName([7 x i8]* @p_str2) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln10"/></StgValue>
</operation>

<operation id="120" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="5" op_0_bw="6">
<![CDATA[
:6  %A_load_2 = load i5* %A_addr_2, align 1

]]></Node>
<StgValue><ssdm name="A_load_2"/></StgValue>
</operation>

<operation id="121" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="10" op_0_bw="5">
<![CDATA[
:7  %sext_ln11_6 = sext i5 %A_load_2 to i10

]]></Node>
<StgValue><ssdm name="sext_ln11_6"/></StgValue>
</operation>

<operation id="122" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="5" op_0_bw="3">
<![CDATA[
:9  %B_load_2 = load i5* %B_addr_2, align 1

]]></Node>
<StgValue><ssdm name="B_load_2"/></StgValue>
</operation>

<operation id="123" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="10" op_0_bw="5">
<![CDATA[
:10  %sext_ln11_7 = sext i5 %B_load_2 to i10

]]></Node>
<StgValue><ssdm name="sext_ln11_7"/></StgValue>
</operation>

<operation id="124" st_id="7" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:11  %mul_ln11_2 = mul i10 %sext_ln11_7, %sext_ln11_6

]]></Node>
<StgValue><ssdm name="mul_ln11_2"/></StgValue>
</operation>

<operation id="125" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="12" op_0_bw="10">
<![CDATA[
:12  %sext_ln11_8 = sext i10 %mul_ln11_2 to i12

]]></Node>
<StgValue><ssdm name="sext_ln11_8"/></StgValue>
</operation>

<operation id="126" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="6" op_0_bw="12">
<![CDATA[
:13  %trunc_ln11_4 = trunc i12 %acc_1_2_load to i6

]]></Node>
<StgValue><ssdm name="trunc_ln11_4"/></StgValue>
</operation>

<operation id="127" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="6" op_0_bw="10">
<![CDATA[
:14  %trunc_ln11_5 = trunc i10 %mul_ln11_2 to i6

]]></Node>
<StgValue><ssdm name="trunc_ln11_5"/></StgValue>
</operation>

<operation id="128" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
:15  %add_ln11_2 = add i12 %sext_ln11_8, %acc_1_2_load

]]></Node>
<StgValue><ssdm name="add_ln11_2"/></StgValue>
</operation>

<operation id="129" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:17  br i1 %icmp_ln12_2, label %5, label %.._crit_edge.2.backedge_crit_edge

]]></Node>
<StgValue><ssdm name="br_ln12"/></StgValue>
</operation>

<operation id="130" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="123" bw="0" op_0_bw="12" op_1_bw="12" op_2_bw="0" op_3_bw="12">
<![CDATA[
.._crit_edge.2.backedge_crit_edge:0  store i12 %add_ln11_2, i12* %acc_1_2

]]></Node>
<StgValue><ssdm name="store_ln12"/></StgValue>
</operation>

<operation id="131" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="124" bw="0" op_0_bw="0">
<![CDATA[
.._crit_edge.2.backedge_crit_edge:1  br label %._crit_edge.2.backedge

]]></Node>
<StgValue><ssdm name="br_ln12"/></StgValue>
</operation>

<operation id="132" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="126" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
:0  %add_ln13_2 = add i6 %trunc_ln11_5, %trunc_ln11_4

]]></Node>
<StgValue><ssdm name="add_ln13_2"/></StgValue>
</operation>

<operation id="133" st_id="7" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="127" bw="0" op_0_bw="6" op_1_bw="3">
<![CDATA[
:1  store i6 %add_ln13_2, i6* %C_addr_2, align 1

]]></Node>
<StgValue><ssdm name="store_ln13"/></StgValue>
</operation>

<operation id="134" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="128" bw="0" op_0_bw="12" op_1_bw="12" op_2_bw="0" op_3_bw="12">
<![CDATA[
:2  store i12 0, i12* %acc_1_2

]]></Node>
<StgValue><ssdm name="store_ln15"/></StgValue>
</operation>

<operation id="135" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="129" bw="0" op_0_bw="0">
<![CDATA[
:3  br label %._crit_edge.2.backedge

]]></Node>
<StgValue><ssdm name="br_ln15"/></StgValue>
</operation>

<operation id="136" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge.2.backedge:0  br label %._crit_edge.2

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="137" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="3" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0">
<![CDATA[
._crit_edge.3:0  %j_0_3 = phi i3 [ 0, %LOOP_I2 ], [ %add_ln10_3, %._crit_edge.3.backedge ]

]]></Node>
<StgValue><ssdm name="j_0_3"/></StgValue>
</operation>

<operation id="138" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="12" op_0_bw="12" op_1_bw="0">
<![CDATA[
._crit_edge.3:1  %acc_1_3_load = load i12* %acc_1_3

]]></Node>
<StgValue><ssdm name="acc_1_3_load"/></StgValue>
</operation>

<operation id="139" st_id="8" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
._crit_edge.3:2  %icmp_ln10_3 = icmp eq i3 %j_0_3, -2

]]></Node>
<StgValue><ssdm name="icmp_ln10_3"/></StgValue>
</operation>

<operation id="140" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
._crit_edge.3:3  %empty_8 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 6, i64 6, i64 6) nounwind

]]></Node>
<StgValue><ssdm name="empty_8"/></StgValue>
</operation>

<operation id="141" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
._crit_edge.3:4  %add_ln10_3 = add i3 %j_0_3, 1

]]></Node>
<StgValue><ssdm name="add_ln10_3"/></StgValue>
</operation>

<operation id="142" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.3:5  br i1 %icmp_ln10_3, label %LOOP_I3, label %6

]]></Node>
<StgValue><ssdm name="br_ln10"/></StgValue>
</operation>

<operation id="143" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="148" bw="64" op_0_bw="3">
<![CDATA[
:1  %zext_ln11_3 = zext i3 %j_0_3 to i64

]]></Node>
<StgValue><ssdm name="zext_ln11_3"/></StgValue>
</operation>

<operation id="144" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="149" bw="5" op_0_bw="3">
<![CDATA[
:2  %zext_ln11_10 = zext i3 %j_0_3 to i5

]]></Node>
<StgValue><ssdm name="zext_ln11_10"/></StgValue>
</operation>

<operation id="145" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="150" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
:3  %add_ln11_8 = add i5 -14, %zext_ln11_10

]]></Node>
<StgValue><ssdm name="add_ln11_8"/></StgValue>
</operation>

<operation id="146" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="151" bw="64" op_0_bw="5">
<![CDATA[
:4  %zext_ln11_11 = zext i5 %add_ln11_8 to i64

]]></Node>
<StgValue><ssdm name="zext_ln11_11"/></StgValue>
</operation>

<operation id="147" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="152" bw="6" op_0_bw="5" op_1_bw="64" op_2_bw="64">
<![CDATA[
:5  %A_addr_3 = getelementptr [36 x i5]* %A, i64 0, i64 %zext_ln11_11

]]></Node>
<StgValue><ssdm name="A_addr_3"/></StgValue>
</operation>

<operation id="148" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="153" bw="5" op_0_bw="6">
<![CDATA[
:6  %A_load_3 = load i5* %A_addr_3, align 1

]]></Node>
<StgValue><ssdm name="A_load_3"/></StgValue>
</operation>

<operation id="149" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="155" bw="3" op_0_bw="5" op_1_bw="64" op_2_bw="64">
<![CDATA[
:8  %B_addr_3 = getelementptr [6 x i5]* %B, i64 0, i64 %zext_ln11_3

]]></Node>
<StgValue><ssdm name="B_addr_3"/></StgValue>
</operation>

<operation id="150" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="156" bw="5" op_0_bw="3">
<![CDATA[
:9  %B_load_3 = load i5* %B_addr_3, align 1

]]></Node>
<StgValue><ssdm name="B_load_3"/></StgValue>
</operation>

<operation id="151" st_id="8" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="163" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
:16  %icmp_ln12_3 = icmp eq i3 %j_0_3, -3

]]></Node>
<StgValue><ssdm name="icmp_ln12_3"/></StgValue>
</operation>

<operation id="152" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="176" bw="12" op_0_bw="32">
<![CDATA[
LOOP_I3:0  %acc_1_4 = alloca i12

]]></Node>
<StgValue><ssdm name="acc_1_4"/></StgValue>
</operation>

<operation id="153" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="177" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
LOOP_I3:1  %empty_7 = call i32 (...)* @_ssdm_op_SpecRegionEnd([7 x i8]* @p_str, i32 %tmp_3) nounwind

]]></Node>
<StgValue><ssdm name="empty_7"/></StgValue>
</operation>

<operation id="154" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="178" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
LOOP_I3:2  %tmp_4 = call i32 (...)* @_ssdm_op_SpecRegionBegin([7 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="155" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="179" bw="3" op_0_bw="6" op_1_bw="64" op_2_bw="64">
<![CDATA[
LOOP_I3:3  %C_addr_4 = getelementptr [6 x i6]* %C, i64 0, i64 4

]]></Node>
<StgValue><ssdm name="C_addr_4"/></StgValue>
</operation>

<operation id="156" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="180" bw="0" op_0_bw="12" op_1_bw="12">
<![CDATA[
LOOP_I3:4  store i12 %acc_1_3_load, i12* %acc_1_4

]]></Node>
<StgValue><ssdm name="store_ln10"/></StgValue>
</operation>

<operation id="157" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="181" bw="0" op_0_bw="0">
<![CDATA[
LOOP_I3:5  br label %._crit_edge.4

]]></Node>
<StgValue><ssdm name="br_ln10"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="158" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecLoopName([7 x i8]* @p_str2) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln10"/></StgValue>
</operation>

<operation id="159" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="5" op_0_bw="6">
<![CDATA[
:6  %A_load_3 = load i5* %A_addr_3, align 1

]]></Node>
<StgValue><ssdm name="A_load_3"/></StgValue>
</operation>

<operation id="160" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="154" bw="10" op_0_bw="5">
<![CDATA[
:7  %sext_ln11_9 = sext i5 %A_load_3 to i10

]]></Node>
<StgValue><ssdm name="sext_ln11_9"/></StgValue>
</operation>

<operation id="161" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="156" bw="5" op_0_bw="3">
<![CDATA[
:9  %B_load_3 = load i5* %B_addr_3, align 1

]]></Node>
<StgValue><ssdm name="B_load_3"/></StgValue>
</operation>

<operation id="162" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="10" op_0_bw="5">
<![CDATA[
:10  %sext_ln11_10 = sext i5 %B_load_3 to i10

]]></Node>
<StgValue><ssdm name="sext_ln11_10"/></StgValue>
</operation>

<operation id="163" st_id="9" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="158" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:11  %mul_ln11_3 = mul i10 %sext_ln11_10, %sext_ln11_9

]]></Node>
<StgValue><ssdm name="mul_ln11_3"/></StgValue>
</operation>

<operation id="164" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="159" bw="12" op_0_bw="10">
<![CDATA[
:12  %sext_ln11_11 = sext i10 %mul_ln11_3 to i12

]]></Node>
<StgValue><ssdm name="sext_ln11_11"/></StgValue>
</operation>

<operation id="165" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="160" bw="6" op_0_bw="12">
<![CDATA[
:13  %trunc_ln11_6 = trunc i12 %acc_1_3_load to i6

]]></Node>
<StgValue><ssdm name="trunc_ln11_6"/></StgValue>
</operation>

<operation id="166" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="6" op_0_bw="10">
<![CDATA[
:14  %trunc_ln11_7 = trunc i10 %mul_ln11_3 to i6

]]></Node>
<StgValue><ssdm name="trunc_ln11_7"/></StgValue>
</operation>

<operation id="167" st_id="9" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="162" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
:15  %add_ln11_3 = add i12 %sext_ln11_11, %acc_1_3_load

]]></Node>
<StgValue><ssdm name="add_ln11_3"/></StgValue>
</operation>

<operation id="168" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:17  br i1 %icmp_ln12_3, label %7, label %.._crit_edge.3.backedge_crit_edge

]]></Node>
<StgValue><ssdm name="br_ln12"/></StgValue>
</operation>

<operation id="169" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="166" bw="0" op_0_bw="12" op_1_bw="12" op_2_bw="0" op_3_bw="12">
<![CDATA[
.._crit_edge.3.backedge_crit_edge:0  store i12 %add_ln11_3, i12* %acc_1_3

]]></Node>
<StgValue><ssdm name="store_ln12"/></StgValue>
</operation>

<operation id="170" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="167" bw="0" op_0_bw="0">
<![CDATA[
.._crit_edge.3.backedge_crit_edge:1  br label %._crit_edge.3.backedge

]]></Node>
<StgValue><ssdm name="br_ln12"/></StgValue>
</operation>

<operation id="171" st_id="9" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="169" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
:0  %add_ln13_3 = add i6 %trunc_ln11_7, %trunc_ln11_6

]]></Node>
<StgValue><ssdm name="add_ln13_3"/></StgValue>
</operation>

<operation id="172" st_id="9" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="170" bw="0" op_0_bw="6" op_1_bw="3">
<![CDATA[
:1  store i6 %add_ln13_3, i6* %C_addr_3, align 1

]]></Node>
<StgValue><ssdm name="store_ln13"/></StgValue>
</operation>

<operation id="173" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="171" bw="0" op_0_bw="12" op_1_bw="12" op_2_bw="0" op_3_bw="12">
<![CDATA[
:2  store i12 0, i12* %acc_1_3

]]></Node>
<StgValue><ssdm name="store_ln15"/></StgValue>
</operation>

<operation id="174" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="172" bw="0" op_0_bw="0">
<![CDATA[
:3  br label %._crit_edge.3.backedge

]]></Node>
<StgValue><ssdm name="br_ln15"/></StgValue>
</operation>

<operation id="175" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="174" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge.3.backedge:0  br label %._crit_edge.3

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="176" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="183" bw="3" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0">
<![CDATA[
._crit_edge.4:0  %j_0_4 = phi i3 [ 0, %LOOP_I3 ], [ %add_ln10_4, %._crit_edge.4.backedge ]

]]></Node>
<StgValue><ssdm name="j_0_4"/></StgValue>
</operation>

<operation id="177" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="184" bw="12" op_0_bw="12" op_1_bw="0">
<![CDATA[
._crit_edge.4:1  %acc_1_4_load = load i12* %acc_1_4

]]></Node>
<StgValue><ssdm name="acc_1_4_load"/></StgValue>
</operation>

<operation id="178" st_id="10" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="185" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
._crit_edge.4:2  %icmp_ln10_4 = icmp eq i3 %j_0_4, -2

]]></Node>
<StgValue><ssdm name="icmp_ln10_4"/></StgValue>
</operation>

<operation id="179" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="186" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
._crit_edge.4:3  %empty_10 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 6, i64 6, i64 6) nounwind

]]></Node>
<StgValue><ssdm name="empty_10"/></StgValue>
</operation>

<operation id="180" st_id="10" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="187" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
._crit_edge.4:4  %add_ln10_4 = add i3 %j_0_4, 1

]]></Node>
<StgValue><ssdm name="add_ln10_4"/></StgValue>
</operation>

<operation id="181" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="188" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.4:5  br i1 %icmp_ln10_4, label %LOOP_I4, label %8

]]></Node>
<StgValue><ssdm name="br_ln10"/></StgValue>
</operation>

<operation id="182" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="191" bw="64" op_0_bw="3">
<![CDATA[
:1  %zext_ln11_4 = zext i3 %j_0_4 to i64

]]></Node>
<StgValue><ssdm name="zext_ln11_4"/></StgValue>
</operation>

<operation id="183" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="192" bw="64" op_0_bw="64" op_1_bw="61" op_2_bw="3">
<![CDATA[
:2  %tmp_6 = call i64 @_ssdm_op_BitConcatenate.i64.i61.i3(i61 3, i3 %j_0_4)

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="184" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="193" bw="6" op_0_bw="5" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3  %A_addr_4 = getelementptr [36 x i5]* %A, i64 0, i64 %tmp_6

]]></Node>
<StgValue><ssdm name="A_addr_4"/></StgValue>
</operation>

<operation id="185" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="194" bw="5" op_0_bw="6">
<![CDATA[
:4  %A_load_4 = load i5* %A_addr_4, align 1

]]></Node>
<StgValue><ssdm name="A_load_4"/></StgValue>
</operation>

<operation id="186" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="196" bw="3" op_0_bw="5" op_1_bw="64" op_2_bw="64">
<![CDATA[
:6  %B_addr_4 = getelementptr [6 x i5]* %B, i64 0, i64 %zext_ln11_4

]]></Node>
<StgValue><ssdm name="B_addr_4"/></StgValue>
</operation>

<operation id="187" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="197" bw="5" op_0_bw="3">
<![CDATA[
:7  %B_load_4 = load i5* %B_addr_4, align 1

]]></Node>
<StgValue><ssdm name="B_load_4"/></StgValue>
</operation>

<operation id="188" st_id="10" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="204" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
:14  %icmp_ln12_4 = icmp eq i3 %j_0_4, -3

]]></Node>
<StgValue><ssdm name="icmp_ln12_4"/></StgValue>
</operation>

<operation id="189" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="217" bw="12" op_0_bw="32">
<![CDATA[
LOOP_I4:0  %acc_1_5 = alloca i12

]]></Node>
<StgValue><ssdm name="acc_1_5"/></StgValue>
</operation>

<operation id="190" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="218" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
LOOP_I4:1  %empty_9 = call i32 (...)* @_ssdm_op_SpecRegionEnd([7 x i8]* @p_str, i32 %tmp_4) nounwind

]]></Node>
<StgValue><ssdm name="empty_9"/></StgValue>
</operation>

<operation id="191" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="219" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
LOOP_I4:2  %tmp_5 = call i32 (...)* @_ssdm_op_SpecRegionBegin([7 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="192" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="220" bw="3" op_0_bw="6" op_1_bw="64" op_2_bw="64">
<![CDATA[
LOOP_I4:3  %C_addr_5 = getelementptr [6 x i6]* %C, i64 0, i64 5

]]></Node>
<StgValue><ssdm name="C_addr_5"/></StgValue>
</operation>

<operation id="193" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="221" bw="0" op_0_bw="12" op_1_bw="12">
<![CDATA[
LOOP_I4:4  store i12 %acc_1_4_load, i12* %acc_1_5

]]></Node>
<StgValue><ssdm name="store_ln10"/></StgValue>
</operation>

<operation id="194" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="222" bw="0" op_0_bw="0">
<![CDATA[
LOOP_I4:5  br label %._crit_edge.5

]]></Node>
<StgValue><ssdm name="br_ln10"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="195" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="190" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecLoopName([7 x i8]* @p_str2) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln10"/></StgValue>
</operation>

<operation id="196" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="194" bw="5" op_0_bw="6">
<![CDATA[
:4  %A_load_4 = load i5* %A_addr_4, align 1

]]></Node>
<StgValue><ssdm name="A_load_4"/></StgValue>
</operation>

<operation id="197" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="195" bw="10" op_0_bw="5">
<![CDATA[
:5  %sext_ln11_12 = sext i5 %A_load_4 to i10

]]></Node>
<StgValue><ssdm name="sext_ln11_12"/></StgValue>
</operation>

<operation id="198" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="197" bw="5" op_0_bw="3">
<![CDATA[
:7  %B_load_4 = load i5* %B_addr_4, align 1

]]></Node>
<StgValue><ssdm name="B_load_4"/></StgValue>
</operation>

<operation id="199" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="198" bw="10" op_0_bw="5">
<![CDATA[
:8  %sext_ln11_13 = sext i5 %B_load_4 to i10

]]></Node>
<StgValue><ssdm name="sext_ln11_13"/></StgValue>
</operation>

<operation id="200" st_id="11" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="199" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:9  %mul_ln11_4 = mul i10 %sext_ln11_13, %sext_ln11_12

]]></Node>
<StgValue><ssdm name="mul_ln11_4"/></StgValue>
</operation>

<operation id="201" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="200" bw="12" op_0_bw="10">
<![CDATA[
:10  %sext_ln11_14 = sext i10 %mul_ln11_4 to i12

]]></Node>
<StgValue><ssdm name="sext_ln11_14"/></StgValue>
</operation>

<operation id="202" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="201" bw="6" op_0_bw="12">
<![CDATA[
:11  %trunc_ln11_8 = trunc i12 %acc_1_4_load to i6

]]></Node>
<StgValue><ssdm name="trunc_ln11_8"/></StgValue>
</operation>

<operation id="203" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="202" bw="6" op_0_bw="10">
<![CDATA[
:12  %trunc_ln11_9 = trunc i10 %mul_ln11_4 to i6

]]></Node>
<StgValue><ssdm name="trunc_ln11_9"/></StgValue>
</operation>

<operation id="204" st_id="11" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="203" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
:13  %add_ln11_4 = add i12 %sext_ln11_14, %acc_1_4_load

]]></Node>
<StgValue><ssdm name="add_ln11_4"/></StgValue>
</operation>

<operation id="205" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="205" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:15  br i1 %icmp_ln12_4, label %9, label %.._crit_edge.4.backedge_crit_edge

]]></Node>
<StgValue><ssdm name="br_ln12"/></StgValue>
</operation>

<operation id="206" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="207" bw="0" op_0_bw="12" op_1_bw="12" op_2_bw="0" op_3_bw="12">
<![CDATA[
.._crit_edge.4.backedge_crit_edge:0  store i12 %add_ln11_4, i12* %acc_1_4

]]></Node>
<StgValue><ssdm name="store_ln12"/></StgValue>
</operation>

<operation id="207" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="208" bw="0" op_0_bw="0">
<![CDATA[
.._crit_edge.4.backedge_crit_edge:1  br label %._crit_edge.4.backedge

]]></Node>
<StgValue><ssdm name="br_ln12"/></StgValue>
</operation>

<operation id="208" st_id="11" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="210" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
:0  %add_ln13_4 = add i6 %trunc_ln11_9, %trunc_ln11_8

]]></Node>
<StgValue><ssdm name="add_ln13_4"/></StgValue>
</operation>

<operation id="209" st_id="11" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="211" bw="0" op_0_bw="6" op_1_bw="3">
<![CDATA[
:1  store i6 %add_ln13_4, i6* %C_addr_4, align 1

]]></Node>
<StgValue><ssdm name="store_ln13"/></StgValue>
</operation>

<operation id="210" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="212" bw="0" op_0_bw="12" op_1_bw="12" op_2_bw="0" op_3_bw="12">
<![CDATA[
:2  store i12 0, i12* %acc_1_4

]]></Node>
<StgValue><ssdm name="store_ln15"/></StgValue>
</operation>

<operation id="211" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="213" bw="0" op_0_bw="0">
<![CDATA[
:3  br label %._crit_edge.4.backedge

]]></Node>
<StgValue><ssdm name="br_ln15"/></StgValue>
</operation>

<operation id="212" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="215" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge.4.backedge:0  br label %._crit_edge.4

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="213" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="224" bw="3" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0">
<![CDATA[
._crit_edge.5:0  %j_0_5 = phi i3 [ 0, %LOOP_I4 ], [ %add_ln10_5, %._crit_edge.5.backedge ]

]]></Node>
<StgValue><ssdm name="j_0_5"/></StgValue>
</operation>

<operation id="214" st_id="12" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="225" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
._crit_edge.5:1  %icmp_ln10_5 = icmp eq i3 %j_0_5, -2

]]></Node>
<StgValue><ssdm name="icmp_ln10_5"/></StgValue>
</operation>

<operation id="215" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="226" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
._crit_edge.5:2  %empty_12 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 6, i64 6, i64 6) nounwind

]]></Node>
<StgValue><ssdm name="empty_12"/></StgValue>
</operation>

<operation id="216" st_id="12" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="227" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
._crit_edge.5:3  %add_ln10_5 = add i3 %j_0_5, 1

]]></Node>
<StgValue><ssdm name="add_ln10_5"/></StgValue>
</operation>

<operation id="217" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="228" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.5:4  br i1 %icmp_ln10_5, label %LOOP_I_end, label %10

]]></Node>
<StgValue><ssdm name="br_ln10"/></StgValue>
</operation>

<operation id="218" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="232" bw="64" op_0_bw="3">
<![CDATA[
:2  %zext_ln11_5 = zext i3 %j_0_5 to i64

]]></Node>
<StgValue><ssdm name="zext_ln11_5"/></StgValue>
</operation>

<operation id="219" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="233" bw="6" op_0_bw="3">
<![CDATA[
:3  %zext_ln11_12 = zext i3 %j_0_5 to i6

]]></Node>
<StgValue><ssdm name="zext_ln11_12"/></StgValue>
</operation>

<operation id="220" st_id="12" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="234" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
:4  %add_ln11_9 = add i6 30, %zext_ln11_12

]]></Node>
<StgValue><ssdm name="add_ln11_9"/></StgValue>
</operation>

<operation id="221" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="235" bw="64" op_0_bw="6">
<![CDATA[
:5  %zext_ln11_13 = zext i6 %add_ln11_9 to i64

]]></Node>
<StgValue><ssdm name="zext_ln11_13"/></StgValue>
</operation>

<operation id="222" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="236" bw="6" op_0_bw="5" op_1_bw="64" op_2_bw="64">
<![CDATA[
:6  %A_addr_5 = getelementptr [36 x i5]* %A, i64 0, i64 %zext_ln11_13

]]></Node>
<StgValue><ssdm name="A_addr_5"/></StgValue>
</operation>

<operation id="223" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="237" bw="5" op_0_bw="6">
<![CDATA[
:7  %A_load_5 = load i5* %A_addr_5, align 1

]]></Node>
<StgValue><ssdm name="A_load_5"/></StgValue>
</operation>

<operation id="224" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="239" bw="3" op_0_bw="5" op_1_bw="64" op_2_bw="64">
<![CDATA[
:9  %B_addr_5 = getelementptr [6 x i5]* %B, i64 0, i64 %zext_ln11_5

]]></Node>
<StgValue><ssdm name="B_addr_5"/></StgValue>
</operation>

<operation id="225" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="240" bw="5" op_0_bw="3">
<![CDATA[
:10  %B_load_5 = load i5* %B_addr_5, align 1

]]></Node>
<StgValue><ssdm name="B_load_5"/></StgValue>
</operation>

<operation id="226" st_id="12" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="247" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
:17  %icmp_ln12_5 = icmp eq i3 %j_0_5, -3

]]></Node>
<StgValue><ssdm name="icmp_ln12_5"/></StgValue>
</operation>

<operation id="227" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="260" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
LOOP_I_end:0  %empty_11 = call i32 (...)* @_ssdm_op_SpecRegionEnd([7 x i8]* @p_str, i32 %tmp_5) nounwind

]]></Node>
<StgValue><ssdm name="empty_11"/></StgValue>
</operation>

<operation id="228" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="261" bw="0">
<![CDATA[
LOOP_I_end:1  ret void

]]></Node>
<StgValue><ssdm name="ret_ln18"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="229" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="230" bw="12" op_0_bw="12" op_1_bw="0">
<![CDATA[
:0  %acc_1_5_load = load i12* %acc_1_5

]]></Node>
<StgValue><ssdm name="acc_1_5_load"/></StgValue>
</operation>

<operation id="230" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="231" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:1  call void (...)* @_ssdm_op_SpecLoopName([7 x i8]* @p_str2) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln10"/></StgValue>
</operation>

<operation id="231" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="237" bw="5" op_0_bw="6">
<![CDATA[
:7  %A_load_5 = load i5* %A_addr_5, align 1

]]></Node>
<StgValue><ssdm name="A_load_5"/></StgValue>
</operation>

<operation id="232" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="238" bw="10" op_0_bw="5">
<![CDATA[
:8  %sext_ln11_15 = sext i5 %A_load_5 to i10

]]></Node>
<StgValue><ssdm name="sext_ln11_15"/></StgValue>
</operation>

<operation id="233" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="240" bw="5" op_0_bw="3">
<![CDATA[
:10  %B_load_5 = load i5* %B_addr_5, align 1

]]></Node>
<StgValue><ssdm name="B_load_5"/></StgValue>
</operation>

<operation id="234" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="241" bw="10" op_0_bw="5">
<![CDATA[
:11  %sext_ln11_16 = sext i5 %B_load_5 to i10

]]></Node>
<StgValue><ssdm name="sext_ln11_16"/></StgValue>
</operation>

<operation id="235" st_id="13" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="242" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:12  %mul_ln11_5 = mul i10 %sext_ln11_16, %sext_ln11_15

]]></Node>
<StgValue><ssdm name="mul_ln11_5"/></StgValue>
</operation>

<operation id="236" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="243" bw="12" op_0_bw="10">
<![CDATA[
:13  %sext_ln11_17 = sext i10 %mul_ln11_5 to i12

]]></Node>
<StgValue><ssdm name="sext_ln11_17"/></StgValue>
</operation>

<operation id="237" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="244" bw="6" op_0_bw="12">
<![CDATA[
:14  %trunc_ln11_10 = trunc i12 %acc_1_5_load to i6

]]></Node>
<StgValue><ssdm name="trunc_ln11_10"/></StgValue>
</operation>

<operation id="238" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="245" bw="6" op_0_bw="10">
<![CDATA[
:15  %trunc_ln11_11 = trunc i10 %mul_ln11_5 to i6

]]></Node>
<StgValue><ssdm name="trunc_ln11_11"/></StgValue>
</operation>

<operation id="239" st_id="13" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="246" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
:16  %add_ln11_5 = add i12 %sext_ln11_17, %acc_1_5_load

]]></Node>
<StgValue><ssdm name="add_ln11_5"/></StgValue>
</operation>

<operation id="240" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="248" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:18  br i1 %icmp_ln12_5, label %11, label %.._crit_edge.5.backedge_crit_edge

]]></Node>
<StgValue><ssdm name="br_ln12"/></StgValue>
</operation>

<operation id="241" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="250" bw="0" op_0_bw="12" op_1_bw="12" op_2_bw="0" op_3_bw="12">
<![CDATA[
.._crit_edge.5.backedge_crit_edge:0  store i12 %add_ln11_5, i12* %acc_1_5

]]></Node>
<StgValue><ssdm name="store_ln12"/></StgValue>
</operation>

<operation id="242" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="251" bw="0" op_0_bw="0">
<![CDATA[
.._crit_edge.5.backedge_crit_edge:1  br label %._crit_edge.5.backedge

]]></Node>
<StgValue><ssdm name="br_ln12"/></StgValue>
</operation>

<operation id="243" st_id="13" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="253" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
:0  %add_ln13_5 = add i6 %trunc_ln11_11, %trunc_ln11_10

]]></Node>
<StgValue><ssdm name="add_ln13_5"/></StgValue>
</operation>

<operation id="244" st_id="13" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="254" bw="0" op_0_bw="6" op_1_bw="3">
<![CDATA[
:1  store i6 %add_ln13_5, i6* %C_addr_5, align 1

]]></Node>
<StgValue><ssdm name="store_ln13"/></StgValue>
</operation>

<operation id="245" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="255" bw="0" op_0_bw="12" op_1_bw="12" op_2_bw="0" op_3_bw="12">
<![CDATA[
:2  store i12 0, i12* %acc_1_5

]]></Node>
<StgValue><ssdm name="store_ln15"/></StgValue>
</operation>

<operation id="246" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="256" bw="0" op_0_bw="0">
<![CDATA[
:3  br label %._crit_edge.5.backedge

]]></Node>
<StgValue><ssdm name="br_ln15"/></StgValue>
</operation>

<operation id="247" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="258" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge.5.backedge:0  br label %._crit_edge.5

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
