<?xml version="1.0" encoding="UTF-8"?>
<deploy
 date="2023.01.11.04:12:24"
 outputDirectory="C:/PROJECT/PERIDOT/c72_ubshield/fpga/dvp_capture/c4e_dvp_core/">
 <perimeter>
  <parameter
     name="AUTO_GENERATION_ID"
     type="Integer"
     defaultValue="0"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_UNIQUE_ID"
     type="String"
     defaultValue=""
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_DEVICE_FAMILY"
     type="String"
     defaultValue="Cyclone IV E"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_DEVICE"
     type="String"
     defaultValue="EP4CE6E22C8"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_DEVICE_SPEEDGRADE"
     type="String"
     defaultValue="8"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_CLK_100M_CLOCK_RATE"
     type="Long"
     defaultValue="-1"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_CLK_100M_CLOCK_DOMAIN"
     type="Integer"
     defaultValue="-1"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_CLK_100M_RESET_DOMAIN"
     type="Integer"
     defaultValue="-1"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_CLK_25M_CLOCK_RATE"
     type="Long"
     defaultValue="-1"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_CLK_25M_CLOCK_DOMAIN"
     type="Integer"
     defaultValue="-1"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_CLK_25M_RESET_DOMAIN"
     type="Integer"
     defaultValue="-1"
     onHdl="0"
     affectsHdl="1" />
  <interface name="clk_100m" kind="clock" start="0">
   <property name="clockRate" value="100000000" />
   <property name="externallyDriven" value="false" />
   <property name="ptfSchematicName" value="" />
   <port name="clk_100m_clk" direction="input" role="clk" width="1" />
  </interface>
  <interface name="clk_25m" kind="clock" start="0">
   <property name="clockRate" value="25000000" />
   <property name="externallyDriven" value="false" />
   <property name="ptfSchematicName" value="" />
   <port name="clk_25m_clk" direction="input" role="clk" width="1" />
  </interface>
  <interface name="dvp" kind="conduit" start="0">
   <property name="associatedClock" value="" />
   <property name="associatedReset" value="" />
   <port name="dvp_pclk" direction="input" role="pclk" width="1" />
   <port name="dvp_data" direction="input" role="data" width="8" />
   <port name="dvp_href" direction="input" role="href" width="1" />
   <port name="dvp_vsync" direction="input" role="vsync" width="1" />
   <port name="dvp_reseto_n" direction="output" role="reseto_n" width="1" />
  </interface>
  <interface name="host" kind="conduit" start="0">
   <property name="associatedClock" value="clk_100m" />
   <property name="associatedReset" value="reset" />
   <port name="host_txd" direction="output" role="txd" width="1" />
   <port name="host_rxd" direction="input" role="rxd" width="1" />
   <port name="host_cts" direction="input" role="cts" width="1" />
   <port name="host_rts" direction="output" role="rts" width="1" />
  </interface>
  <interface name="led" kind="conduit" start="0">
   <property name="associatedClock" value="" />
   <property name="associatedReset" value="" />
   <port name="led_export" direction="output" role="export" width="4" />
  </interface>
  <interface name="reset" kind="reset" start="0">
   <property name="associatedClock" value="" />
   <property name="synchronousEdges" value="NONE" />
   <port name="reset_reset_n" direction="input" role="reset_n" width="1" />
  </interface>
  <interface name="sccb" kind="conduit" start="0">
   <property name="associatedClock" value="" />
   <property name="associatedReset" value="" />
   <port name="sccb_sck" direction="bidir" role="sck" width="1" />
   <port name="sccb_data" direction="bidir" role="data" width="1" />
  </interface>
  <interface name="sdr" kind="conduit" start="0">
   <property name="associatedClock" value="" />
   <property name="associatedReset" value="" />
   <port name="sdr_addr" direction="output" role="addr" width="13" />
   <port name="sdr_ba" direction="output" role="ba" width="2" />
   <port name="sdr_cas_n" direction="output" role="cas_n" width="1" />
   <port name="sdr_cke" direction="output" role="cke" width="1" />
   <port name="sdr_cs_n" direction="output" role="cs_n" width="1" />
   <port name="sdr_dq" direction="bidir" role="dq" width="16" />
   <port name="sdr_dqm" direction="output" role="dqm" width="2" />
   <port name="sdr_ras_n" direction="output" role="ras_n" width="1" />
   <port name="sdr_we_n" direction="output" role="we_n" width="1" />
  </interface>
  <interface name="tmds" kind="conduit" start="0">
   <property name="associatedClock" value="" />
   <property name="associatedReset" value="" />
   <port name="tmds_videoclk" direction="input" role="videoclk" width="1" />
   <port name="tmds_txclk" direction="input" role="txclk" width="1" />
   <port name="tmds_data" direction="output" role="data" width="3" />
   <port name="tmds_data_n" direction="output" role="data_n" width="3" />
   <port name="tmds_clock" direction="output" role="clock" width="1" />
   <port name="tmds_clock_n" direction="output" role="clock_n" width="1" />
  </interface>
 </perimeter>
 <entity
   path=""
   parameterizationKey="c4e_dvp_core:1.0:AUTO_CLK_100M_CLOCK_DOMAIN=-1,AUTO_CLK_100M_CLOCK_RATE=-1,AUTO_CLK_100M_RESET_DOMAIN=-1,AUTO_CLK_25M_CLOCK_DOMAIN=-1,AUTO_CLK_25M_CLOCK_RATE=-1,AUTO_CLK_25M_RESET_DOMAIN=-1,AUTO_DEVICE=EP4CE6E22C8,AUTO_DEVICE_FAMILY=Cyclone IV E,AUTO_DEVICE_SPEEDGRADE=8,AUTO_GENERATION_ID=1673377919,AUTO_UNIQUE_ID=(peridot_cam:20.1:AVM_CLOCKFREQ=100000000,AVS_CLOCKFREQ=25000000,BURSTCOUNT_WIDTH=8,DVP_BYTESWAP=OFF,DVP_FIFO_DEPTH=12,HW_TCL_DEBUG=true,SCCB_CLOCKFREQ=400000,TRANSCYCLE_WIDTH=22,USE_PERIDOT_I2C=OFF,USE_SCCB=true,USE_SCCBINTERFACE=ON)(clock_source:20.1:clockFrequency=100000000,clockFrequencyKnown=true,inputClockFrequency=0,resetSynchronousEdges=NONE)(altera_avalon_pio:20.1:bitClearingEdgeCapReg=false,bitModifyingOutReg=false,captureEdge=false,clockRate=25000000,derived_capture=false,derived_do_test_bench_wiring=false,derived_edge_type=NONE,derived_has_in=false,derived_has_irq=false,derived_has_out=true,derived_has_tri=false,derived_irq_type=NONE,direction=Output,edgeType=RISING,generateIRQ=false,irqType=LEVEL,resetValue=0,simDoTestBenchWiring=false,simDrivenValue=0,width=4)(clock_source:20.1:clockFrequency=25000000,clockFrequencyKnown=true,inputClockFrequency=0,resetSynchronousEdges=NONE)(altera_avalon_mm_bridge:20.1:ADDRESS_UNITS=SYMBOLS,ADDRESS_WIDTH=10,AUTO_ADDRESS_WIDTH=10,BURSTCOUNT_WIDTH=1,DATA_WIDTH=32,HDL_ADDR_WIDTH=10,LINEWRAPBURSTS=0,MAX_BURST_SIZE=1,MAX_PENDING_RESPONSES=1,PIPELINE_COMMAND=1,PIPELINE_RESPONSE=1,SYMBOL_WIDTH=8,SYSINFO_ADDR_WIDTH=10,USE_AUTO_ADDRESS_WIDTH=1,USE_RESPONSE=0)(altera_avalon_new_sdram_controller:20.1:TAC=6.0,TMRD=3,TRCD=21.0,TRFC=63.0,TRP=21.0,TWR=14.0,addressWidth=24,bankWidth=2,casLatency=2,clockRate=100000000,columnWidth=9,componentName=c4e_dvp_core_sdram,dataWidth=16,generateSimulationModel=false,initNOPDelay=0.0,initRefreshCommands=2,masteredTristateBridgeSlave=0,model=single_Micron_MT48LC4M32B2_7_chip,numberOfBanks=4,numberOfChipSelects=1,pinsSharedViaTriState=false,powerUpDelay=200.0,refreshPeriod=7.8125,registerDataIn=true,rowWidth=13,size=33554432)(altera_avalon_sysid_qsys:20.1:id=-1608318703,timestamp=1673377919)(uart_bridge_core:1.0:AUTO_AVM_ADDRESS_MAP=&lt;address-map&gt;&lt;slave name=&apos;sdram.s1&apos; start=&apos;0x0&apos; end=&apos;0x2000000&apos; /&gt;&lt;slave name=&apos;sysid.control_slave&apos; start=&apos;0x10000000&apos; end=&apos;0x10000008&apos; /&gt;&lt;slave name=&apos;led.s1&apos; start=&apos;0x10000040&apos; end=&apos;0x10000050&apos; /&gt;&lt;slave name=&apos;vga.csr&apos; start=&apos;0x10000100&apos; end=&apos;0x10000110&apos; /&gt;&lt;slave name=&apos;cam.s1&apos; start=&apos;0x10000200&apos; end=&apos;0x10000210&apos; /&gt;&lt;/address-map&gt;,AUTO_AVM_ADDRESS_WIDTH=AddressWidth = 29,AUTO_CLK_CLOCK_DOMAIN=1,AUTO_CLK_CLOCK_RATE=100000000,AUTO_CLK_RESET_DOMAIN=1,AUTO_DEVICE=EP4CE6E22C8,AUTO_DEVICE_FAMILY=Cyclone IV E,AUTO_DEVICE_SPEEDGRADE=8,AUTO_GENERATION_ID=1673377919,AUTO_UNIQUE_ID=c4e_dvp_core_uart_to_avmm_bridge(clock_source:20.1:clockFrequency=100000000,clockFrequencyKnown=true,inputClockFrequency=100000000,resetSynchronousEdges=DEASSERT)(altera_avalon_packets_to_master:20.1:EXPORT_MASTER_SIGNALS=0,FAST_VER=0,FIFO_DEPTHS=2,FIFO_WIDTHU=1)(altera_avalon_sc_fifo:20.1:BITS_PER_SYMBOL=8,CHANNEL_WIDTH=0,EMPTY_LATENCY=3,ENABLE_EXPLICIT_MAXCHANNEL=false,ERROR_WIDTH=0,EXPLICIT_MAXCHANNEL=0,FIFO_DEPTH=256,SYMBOLS_PER_BEAT=1,USE_ALMOST_EMPTY_IF=0,USE_ALMOST_FULL_IF=0,USE_FILL_LEVEL=0,USE_MEMORY_BLOCKS=1,USE_PACKETS=0,USE_STORE_FORWARD=0)(altera_avalon_st_bytes_to_packets:20.1:CHANNEL_WIDTH=8,CHANNEL_WIDTH_DERIVED=8,ENCODING=0)(altera_avalon_st_packets_to_bytes:20.1:CHANNEL_WIDTH=8,CHANNEL_WIDTH_DERIVED=8,ENCODING=0)(uart_to_bytes:1.0:CLOCK_FREQUENCY=100000000,UART_BAUDRATE=230400,UART_STOPBIT=1)(avalon_streaming:20.1:)(avalon_streaming:20.1:)(avalon_streaming:20.1:)(avalon_streaming:20.1:)(avalon_streaming:20.1:)(clock:20.1:)(clock:20.1:)(clock:20.1:)(clock:20.1:)(clock:20.1:)(reset:20.1:)(reset:20.1:)(reset:20.1:)(reset:20.1:)(reset:20.1:))(peridot_vga_controller:20.0.99:AVM_CLOCKFREQ=100000000,BURSTCOUNT_WIDTH=8,CSR_CLOCKFREQ=25000000,DEVICE_FAMILY=Cyclone IV E,DOTCLOCK_FREQUENCY=65.0,FIFODEPTH_WIDTH=10,FIFORESETCOUNT=10,H_ACTIVE=1024,H_BACKP=160,H_SYNC=136,H_TOTAL=1344,INTERFACE_MODE=DVI,LINEOFFSETBYTES=2560,PART_NAME=EP4CE6E22C8,PCMSAMPLE_FREQUENCY=44100,PIXEL_COLORORDER=YUV422,PIXEL_DATAORDER=BYTE,PIXEL_QUEUE=2,SUPPORT_AUDIOSTREAM=0,SUPPORT_RESOLUTION=3,USE_AUDIOSTREAM=OFF,VGACLOCK_FREQUENCY=65000000,VIDEO_HACTIVE=480,VIDEO_HBACKP=0,VIDEO_HSYNC=40,VIDEO_HTOTAL=525,VIDEO_INTERFACE=DVI,VIDEO_VACTIVE=272,VIDEO_VBACKP=0,VIDEO_VSYNC=3,VIDEO_VTOTAL=288,V_ACTIVE=768,V_BACKP=29,V_SYNC=6,V_TOTAL=806)(avalon:20.1:arbitrationPriority=1,baseAddress=0x10000000,defaultConnection=false)(avalon:20.1:arbitrationPriority=1,baseAddress=0x0000,defaultConnection=false)(avalon:20.1:arbitrationPriority=1,baseAddress=0x0000,defaultConnection=false)(avalon:20.1:arbitrationPriority=1,baseAddress=0x0100,defaultConnection=false)(avalon:20.1:arbitrationPriority=1,baseAddress=0x0040,defaultConnection=false)(avalon:20.1:arbitrationPriority=1,baseAddress=0x0200,defaultConnection=false)(avalon:20.1:arbitrationPriority=1,baseAddress=0x0000,defaultConnection=false)(avalon:20.1:arbitrationPriority=1,baseAddress=0x0000,defaultConnection=false)(clock:20.1:)(clock:20.1:)(clock:20.1:)(clock:20.1:)(clock:20.1:)(clock:20.1:)(clock:20.1:)(clock:20.1:)(clock:20.1:)(reset:20.1:)(reset:20.1:)(reset:20.1:)(reset:20.1:)(reset:20.1:)(reset:20.1:)(reset:20.1:)(reset:20.1:)"
   instancePathKey="c4e_dvp_core"
   kind="c4e_dvp_core"
   version="1.0"
   name="c4e_dvp_core">
  <parameter name="AUTO_CLK_25M_CLOCK_RATE" value="-1" />
  <parameter name="AUTO_CLK_100M_CLOCK_RATE" value="-1" />
  <parameter name="AUTO_CLK_25M_RESET_DOMAIN" value="-1" />
  <parameter name="AUTO_GENERATION_ID" value="1673377919" />
  <parameter name="AUTO_DEVICE" value="EP4CE6E22C8" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone IV E" />
  <parameter name="AUTO_CLK_25M_CLOCK_DOMAIN" value="-1" />
  <parameter name="AUTO_UNIQUE_ID" value="" />
  <parameter name="AUTO_CLK_100M_RESET_DOMAIN" value="-1" />
  <parameter name="AUTO_DEVICE_SPEEDGRADE" value="8" />
  <parameter name="AUTO_CLK_100M_CLOCK_DOMAIN" value="-1" />
  <generatedFiles>
   <file
       path="C:/PROJECT/PERIDOT/c72_ubshield/fpga/dvp_capture/c4e_dvp_core/synthesis/c4e_dvp_core.v"
       type="VERILOG" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="C:/PROJECT/PERIDOT/c72_ubshield/fpga/dvp_capture/c4e_dvp_core/synthesis/submodules/peridot_cam.v"
       type="VERILOG"
       attributes="TOP_LEVEL_FILE" />
   <file
       path="C:/PROJECT/PERIDOT/c72_ubshield/fpga/dvp_capture/c4e_dvp_core/synthesis/submodules/peridot_cam_avm.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/PROJECT/PERIDOT/c72_ubshield/fpga/dvp_capture/c4e_dvp_core/synthesis/submodules/peridot_cam_avs.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/PROJECT/PERIDOT/c72_ubshield/fpga/dvp_capture/c4e_dvp_core/synthesis/submodules/peridot_cam.sdc"
       type="SDC"
       attributes="" />
   <file
       path="C:/PROJECT/PERIDOT/c72_ubshield/fpga/dvp_capture/c4e_dvp_core/synthesis/submodules/peridot_cam_sccb.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/PROJECT/PERIDOT/c72_ubshield/fpga/dvp_capture/c4e_dvp_core/synthesis/submodules/c4e_dvp_core_led.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/PROJECT/PERIDOT/c72_ubshield/fpga/dvp_capture/c4e_dvp_core/synthesis/submodules/altera_avalon_mm_bridge.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/PROJECT/PERIDOT/c72_ubshield/fpga/dvp_capture/c4e_dvp_core/synthesis/submodules/c4e_dvp_core_sdram.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/PROJECT/PERIDOT/c72_ubshield/fpga/dvp_capture/c4e_dvp_core/synthesis/submodules/c4e_dvp_core_sysid.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/PROJECT/PERIDOT/c72_ubshield/fpga/dvp_capture/c4e_dvp_core/synthesis/submodules/c4e_dvp_core_uart_to_avmm_bridge.v"
       type="VERILOG" />
   <file
       path="C:/PROJECT/PERIDOT/c72_ubshield/fpga/dvp_capture/c4e_dvp_core/synthesis/submodules/altera_avalon_packets_to_master.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/PROJECT/PERIDOT/c72_ubshield/fpga/dvp_capture/c4e_dvp_core/synthesis/submodules/altera_avalon_sc_fifo.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/PROJECT/PERIDOT/c72_ubshield/fpga/dvp_capture/c4e_dvp_core/synthesis/submodules/altera_avalon_st_bytes_to_packets.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/PROJECT/PERIDOT/c72_ubshield/fpga/dvp_capture/c4e_dvp_core/synthesis/submodules/altera_avalon_st_packets_to_bytes.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/PROJECT/PERIDOT/c72_ubshield/fpga/dvp_capture/c4e_dvp_core/synthesis/submodules/uart_module.v"
       type="VERILOG"
       attributes="TOP_LEVEL_FILE" />
   <file
       path="C:/PROJECT/PERIDOT/c72_ubshield/fpga/dvp_capture/c4e_dvp_core/synthesis/submodules/c4e_dvp_core_uart_to_avmm_bridge_avalon_st_adapter.v"
       type="VERILOG" />
   <file
       path="C:/PROJECT/PERIDOT/c72_ubshield/fpga/dvp_capture/c4e_dvp_core/synthesis/submodules/c4e_dvp_core_uart_to_avmm_bridge_avalon_st_adapter_channel_adapter_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/PROJECT/PERIDOT/c72_ubshield/fpga/dvp_capture/c4e_dvp_core/synthesis/submodules/c4e_dvp_core_uart_to_avmm_bridge_avalon_st_adapter_001.v"
       type="VERILOG" />
   <file
       path="C:/PROJECT/PERIDOT/c72_ubshield/fpga/dvp_capture/c4e_dvp_core/synthesis/submodules/c4e_dvp_core_uart_to_avmm_bridge_avalon_st_adapter_001_channel_adapter_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/PROJECT/PERIDOT/c72_ubshield/fpga/dvp_capture/c4e_dvp_core/synthesis/submodules/peridot_vga.vhd"
       type="VHDL"
       attributes="TOP_LEVEL_FILE" />
   <file
       path="C:/PROJECT/PERIDOT/c72_ubshield/fpga/dvp_capture/c4e_dvp_core/synthesis/submodules/peridot_vga_csr.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="C:/PROJECT/PERIDOT/c72_ubshield/fpga/dvp_capture/c4e_dvp_core/synthesis/submodules/peridot_vga_avm.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="C:/PROJECT/PERIDOT/c72_ubshield/fpga/dvp_capture/c4e_dvp_core/synthesis/submodules/peridot_vga_yvu2rgb.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="C:/PROJECT/PERIDOT/c72_ubshield/fpga/dvp_capture/c4e_dvp_core/synthesis/submodules/peridot_vga_pixel.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="C:/PROJECT/PERIDOT/c72_ubshield/fpga/dvp_capture/c4e_dvp_core/synthesis/submodules/video_syncgen.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="C:/PROJECT/PERIDOT/c72_ubshield/fpga/dvp_capture/c4e_dvp_core/synthesis/submodules/hdmi_tx.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="C:/PROJECT/PERIDOT/c72_ubshield/fpga/dvp_capture/c4e_dvp_core/synthesis/submodules/c4e_dvp_core_mm_interconnect_0.v"
       type="VERILOG" />
   <file
       path="C:/PROJECT/PERIDOT/c72_ubshield/fpga/dvp_capture/c4e_dvp_core/synthesis/submodules/altera_merlin_master_translator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/PROJECT/PERIDOT/c72_ubshield/fpga/dvp_capture/c4e_dvp_core/synthesis/submodules/altera_merlin_slave_translator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/PROJECT/PERIDOT/c72_ubshield/fpga/dvp_capture/c4e_dvp_core/synthesis/submodules/altera_merlin_master_agent.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/PROJECT/PERIDOT/c72_ubshield/fpga/dvp_capture/c4e_dvp_core/synthesis/submodules/altera_merlin_slave_agent.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/PROJECT/PERIDOT/c72_ubshield/fpga/dvp_capture/c4e_dvp_core/synthesis/submodules/altera_merlin_burst_uncompressor.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/PROJECT/PERIDOT/c72_ubshield/fpga/dvp_capture/c4e_dvp_core/synthesis/submodules/c4e_dvp_core_mm_interconnect_0_router.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/PROJECT/PERIDOT/c72_ubshield/fpga/dvp_capture/c4e_dvp_core/synthesis/submodules/c4e_dvp_core_mm_interconnect_0_router_001.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/PROJECT/PERIDOT/c72_ubshield/fpga/dvp_capture/c4e_dvp_core/synthesis/submodules/c4e_dvp_core_mm_interconnect_0_router_003.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/PROJECT/PERIDOT/c72_ubshield/fpga/dvp_capture/c4e_dvp_core/synthesis/submodules/c4e_dvp_core_mm_interconnect_0_router_004.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/PROJECT/PERIDOT/c72_ubshield/fpga/dvp_capture/c4e_dvp_core/synthesis/submodules/altera_merlin_traffic_limiter.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/PROJECT/PERIDOT/c72_ubshield/fpga/dvp_capture/c4e_dvp_core/synthesis/submodules/altera_merlin_reorder_memory.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/PROJECT/PERIDOT/c72_ubshield/fpga/dvp_capture/c4e_dvp_core/synthesis/submodules/altera_avalon_sc_fifo.v"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/PROJECT/PERIDOT/c72_ubshield/fpga/dvp_capture/c4e_dvp_core/synthesis/submodules/altera_avalon_st_pipeline_base.v"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/PROJECT/PERIDOT/c72_ubshield/fpga/dvp_capture/c4e_dvp_core/synthesis/submodules/altera_merlin_burst_adapter.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/PROJECT/PERIDOT/c72_ubshield/fpga/dvp_capture/c4e_dvp_core/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/PROJECT/PERIDOT/c72_ubshield/fpga/dvp_capture/c4e_dvp_core/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/PROJECT/PERIDOT/c72_ubshield/fpga/dvp_capture/c4e_dvp_core/synthesis/submodules/altera_merlin_burst_adapter_new.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/PROJECT/PERIDOT/c72_ubshield/fpga/dvp_capture/c4e_dvp_core/synthesis/submodules/altera_incr_burst_converter.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/PROJECT/PERIDOT/c72_ubshield/fpga/dvp_capture/c4e_dvp_core/synthesis/submodules/altera_wrap_burst_converter.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/PROJECT/PERIDOT/c72_ubshield/fpga/dvp_capture/c4e_dvp_core/synthesis/submodules/altera_default_burst_converter.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/PROJECT/PERIDOT/c72_ubshield/fpga/dvp_capture/c4e_dvp_core/synthesis/submodules/altera_merlin_address_alignment.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/PROJECT/PERIDOT/c72_ubshield/fpga/dvp_capture/c4e_dvp_core/synthesis/submodules/altera_avalon_st_pipeline_stage.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/PROJECT/PERIDOT/c72_ubshield/fpga/dvp_capture/c4e_dvp_core/synthesis/submodules/altera_avalon_st_pipeline_base.v"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/PROJECT/PERIDOT/c72_ubshield/fpga/dvp_capture/c4e_dvp_core/synthesis/submodules/c4e_dvp_core_mm_interconnect_0_cmd_demux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/PROJECT/PERIDOT/c72_ubshield/fpga/dvp_capture/c4e_dvp_core/synthesis/submodules/c4e_dvp_core_mm_interconnect_0_cmd_demux_001.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/PROJECT/PERIDOT/c72_ubshield/fpga/dvp_capture/c4e_dvp_core/synthesis/submodules/c4e_dvp_core_mm_interconnect_0_cmd_mux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/PROJECT/PERIDOT/c72_ubshield/fpga/dvp_capture/c4e_dvp_core/synthesis/submodules/altera_merlin_arbitrator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/PROJECT/PERIDOT/c72_ubshield/fpga/dvp_capture/c4e_dvp_core/synthesis/submodules/c4e_dvp_core_mm_interconnect_0_cmd_mux_001.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/PROJECT/PERIDOT/c72_ubshield/fpga/dvp_capture/c4e_dvp_core/synthesis/submodules/altera_merlin_arbitrator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/PROJECT/PERIDOT/c72_ubshield/fpga/dvp_capture/c4e_dvp_core/synthesis/submodules/c4e_dvp_core_mm_interconnect_0_rsp_demux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/PROJECT/PERIDOT/c72_ubshield/fpga/dvp_capture/c4e_dvp_core/synthesis/submodules/c4e_dvp_core_mm_interconnect_0_rsp_demux_001.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/PROJECT/PERIDOT/c72_ubshield/fpga/dvp_capture/c4e_dvp_core/synthesis/submodules/c4e_dvp_core_mm_interconnect_0_rsp_mux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/PROJECT/PERIDOT/c72_ubshield/fpga/dvp_capture/c4e_dvp_core/synthesis/submodules/altera_merlin_arbitrator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/PROJECT/PERIDOT/c72_ubshield/fpga/dvp_capture/c4e_dvp_core/synthesis/submodules/c4e_dvp_core_mm_interconnect_0_rsp_mux_001.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/PROJECT/PERIDOT/c72_ubshield/fpga/dvp_capture/c4e_dvp_core/synthesis/submodules/altera_merlin_arbitrator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/PROJECT/PERIDOT/c72_ubshield/fpga/dvp_capture/c4e_dvp_core/synthesis/submodules/altera_merlin_width_adapter.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/PROJECT/PERIDOT/c72_ubshield/fpga/dvp_capture/c4e_dvp_core/synthesis/submodules/altera_merlin_address_alignment.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/PROJECT/PERIDOT/c72_ubshield/fpga/dvp_capture/c4e_dvp_core/synthesis/submodules/altera_merlin_burst_uncompressor.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/PROJECT/PERIDOT/c72_ubshield/fpga/dvp_capture/c4e_dvp_core/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/PROJECT/PERIDOT/c72_ubshield/fpga/dvp_capture/c4e_dvp_core/synthesis/submodules/altera_avalon_st_clock_crosser.v"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/PROJECT/PERIDOT/c72_ubshield/fpga/dvp_capture/c4e_dvp_core/synthesis/submodules/altera_avalon_st_pipeline_base.v"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/PROJECT/PERIDOT/c72_ubshield/fpga/dvp_capture/c4e_dvp_core/synthesis/submodules/altera_std_synchronizer_nocut.v"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/PROJECT/PERIDOT/c72_ubshield/fpga/dvp_capture/c4e_dvp_core/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.sdc"
       type="SDC"
       attributes="" />
   <file
       path="C:/PROJECT/PERIDOT/c72_ubshield/fpga/dvp_capture/c4e_dvp_core/synthesis/submodules/c4e_dvp_core_mm_interconnect_0_avalon_st_adapter.v"
       type="VERILOG" />
   <file
       path="C:/PROJECT/PERIDOT/c72_ubshield/fpga/dvp_capture/c4e_dvp_core/synthesis/submodules/c4e_dvp_core_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/PROJECT/PERIDOT/c72_ubshield/fpga/dvp_capture/c4e_dvp_core/synthesis/submodules/c4e_dvp_core_mm_interconnect_0_avalon_st_adapter_001.v"
       type="VERILOG" />
   <file
       path="C:/PROJECT/PERIDOT/c72_ubshield/fpga/dvp_capture/c4e_dvp_core/synthesis/submodules/c4e_dvp_core_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/PROJECT/PERIDOT/c72_ubshield/fpga/dvp_capture/c4e_dvp_core/synthesis/submodules/c4e_dvp_core_mm_interconnect_1.v"
       type="VERILOG" />
   <file
       path="C:/PROJECT/PERIDOT/c72_ubshield/fpga/dvp_capture/c4e_dvp_core/synthesis/submodules/c4e_dvp_core_mm_interconnect_1_router.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/PROJECT/PERIDOT/c72_ubshield/fpga/dvp_capture/c4e_dvp_core/synthesis/submodules/c4e_dvp_core_mm_interconnect_1_router_001.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/PROJECT/PERIDOT/c72_ubshield/fpga/dvp_capture/c4e_dvp_core/synthesis/submodules/c4e_dvp_core_mm_interconnect_1_cmd_demux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/PROJECT/PERIDOT/c72_ubshield/fpga/dvp_capture/c4e_dvp_core/synthesis/submodules/c4e_dvp_core_mm_interconnect_1_cmd_mux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/PROJECT/PERIDOT/c72_ubshield/fpga/dvp_capture/c4e_dvp_core/synthesis/submodules/altera_merlin_arbitrator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/PROJECT/PERIDOT/c72_ubshield/fpga/dvp_capture/c4e_dvp_core/synthesis/submodules/c4e_dvp_core_mm_interconnect_1_rsp_demux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/PROJECT/PERIDOT/c72_ubshield/fpga/dvp_capture/c4e_dvp_core/synthesis/submodules/c4e_dvp_core_mm_interconnect_1_rsp_mux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/PROJECT/PERIDOT/c72_ubshield/fpga/dvp_capture/c4e_dvp_core/synthesis/submodules/altera_merlin_arbitrator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/PROJECT/PERIDOT/c72_ubshield/fpga/dvp_capture/c4e_dvp_core/synthesis/submodules/altera_reset_controller.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/PROJECT/PERIDOT/c72_ubshield/fpga/dvp_capture/c4e_dvp_core/synthesis/submodules/altera_reset_synchronizer.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/PROJECT/PERIDOT/c72_ubshield/fpga/dvp_capture/c4e_dvp_core/synthesis/submodules/altera_reset_controller.sdc"
       type="SDC"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="C:/PROJECT/PERIDOT/c72_ubshield/fpga/dvp_capture/c4e_dvp_core.qsys" />
  </sourceFiles>
  <childSourceFiles>
   <file
       path="C:/PROJECT/PERIDOT/peridot_peripherals/peridot_cam/peridot_cam_hw.tcl" />
   <file
       path="C:/develop/quartus/20.1le/ip/altera/sopc_builder_ip/altera_avalon_pio/altera_avalon_pio_hw.tcl" />
   <file
       path="C:/develop/quartus/20.1le/ip/altera/merlin/altera_avalon_mm_bridge/altera_avalon_mm_bridge_hw.tcl" />
   <file
       path="C:/develop/quartus/20.1le/ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller/altera_avalon_new_sdram_controller_hw.tcl" />
   <file
       path="C:/develop/quartus/20.1le/ip/altera/sopc_builder_ip/altera_avalon_sysid_qsys/altera_avalon_sysid_qsys_hw.tcl" />
   <file
       path="C:/PROJECT/PERIDOT/c72_ubshield/fpga/dvp_capture/uart_bridge_core.qsys" />
   <file
       path="C:/develop/quartus/20.1le/ip/altera/sopc_builder_ip/altera_avalon_packets_to_master/altera_avalon_packets_to_master_hw.tcl" />
   <file
       path="C:/develop/quartus/20.1le/ip/altera/sopc_builder_ip/altera_avalon_sc_fifo/altera_avalon_sc_fifo_hw.tcl" />
   <file
       path="C:/develop/quartus/20.1le/ip/altera/sopc_builder_ip/altera_avalon_sc_fifo/altera_avalon_sc_fifo.v" />
   <file
       path="C:/develop/quartus/20.1le/ip/altera/sopc_builder_ip/altera_avalon_st_bytes_to_packets/altera_avalon_st_bytes_to_packets_hw.tcl" />
   <file
       path="C:/develop/quartus/20.1le/ip/altera/sopc_builder_ip/altera_avalon_st_packets_to_bytes/altera_avalon_st_packets_to_bytes_hw.tcl" />
   <file
       path="C:/PROJECT/PERIDOT/c72_ubshield/fpga/dvp_capture/ip/misc_hdl_module/hdl/uart_to_bytes_hw.tcl" />
   <file
       path="C:/develop/quartus/20.1le/ip/altera/avalon_st/altera_avalon_st_adapter/altera_avalon_st_adapter_hw.tcl" />
   <file
       path="C:/develop/quartus/20.1le/ip/altera/avalon_st/altera_avalon_st_channel_adapter/avalon-st_channel_adapter_hw.tcl" />
   <file
       path="C:/develop/quartus/20.1le/ip/altera/avalon_st/altera_avalon_st_adapter/altera_avalon_st_adapter_hw.tcl" />
   <file
       path="C:/develop/quartus/20.1le/ip/altera/avalon_st/altera_avalon_st_channel_adapter/avalon-st_channel_adapter_hw.tcl" />
   <file
       path="C:/PROJECT/PERIDOT/peridot_peripherals/peridot_vga/peridot_vga_hw.tcl" />
   <file
       path="C:/develop/quartus/20.1le/ip/altera/merlin/altera_mm_interconnect/altera_mm_interconnect_hw.tcl" />
   <file
       path="C:/develop/quartus/20.1le/ip/altera/merlin/altera_merlin_master_translator/altera_merlin_master_translator_hw.tcl" />
   <file
       path="C:/develop/quartus/20.1le/ip/altera/merlin/altera_merlin_slave_translator/altera_merlin_slave_translator_hw.tcl" />
   <file
       path="C:/develop/quartus/20.1le/ip/altera/merlin/altera_merlin_master_agent/altera_merlin_master_agent_hw.tcl" />
   <file
       path="C:/develop/quartus/20.1le/ip/altera/merlin/altera_merlin_slave_agent/altera_merlin_slave_agent_hw.tcl" />
   <file
       path="C:/develop/quartus/20.1le/ip/altera/sopc_builder_ip/altera_avalon_sc_fifo/altera_avalon_sc_fifo_hw.tcl" />
   <file
       path="C:/develop/quartus/20.1le/ip/altera/sopc_builder_ip/altera_avalon_sc_fifo/altera_avalon_sc_fifo.v" />
   <file
       path="C:/develop/quartus/20.1le/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
   <file
       path="C:/develop/quartus/20.1le/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
   <file
       path="C:/develop/quartus/20.1le/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
   <file
       path="C:/develop/quartus/20.1le/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
   <file
       path="C:/develop/quartus/20.1le/ip/altera/merlin/altera_merlin_traffic_limiter/altera_merlin_traffic_limiter_hw.tcl" />
   <file
       path="C:/develop/quartus/20.1le/ip/altera/merlin/altera_merlin_burst_adapter/altera_merlin_burst_adapter_hw.tcl" />
   <file
       path="C:/develop/quartus/20.1le/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
   <file
       path="C:/develop/quartus/20.1le/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
   <file
       path="C:/develop/quartus/20.1le/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
   <file
       path="C:/develop/quartus/20.1le/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
   <file
       path="C:/develop/quartus/20.1le/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
   <file
       path="C:/develop/quartus/20.1le/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
   <file
       path="C:/develop/quartus/20.1le/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
   <file
       path="C:/develop/quartus/20.1le/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
   <file
       path="C:/develop/quartus/20.1le/ip/altera/merlin/altera_merlin_width_adapter/altera_merlin_width_adapter_hw.tcl" />
   <file
       path="C:/develop/quartus/20.1le/ip/altera/avalon_st/altera_avalon_st_handshake_clock_crosser/altera_avalon_st_handshake_clock_crosser_hw.tcl" />
   <file
       path="C:/develop/quartus/20.1le/ip/altera/avalon_st/altera_avalon_st_handshake_clock_crosser/altera_avalon_st_handshake_clock_crosser.v" />
   <file
       path="C:/develop/quartus/20.1le/ip/altera/avalon_st/altera_avalon_st_adapter/altera_avalon_st_adapter_hw.tcl" />
   <file
       path="C:/develop/quartus/20.1le/ip/altera/avalon_st/altera_avalon_st_error_adapter/avalon-st_error_adapter_hw.tcl" />
   <file
       path="C:/develop/quartus/20.1le/ip/altera/avalon_st/altera_avalon_st_adapter/altera_avalon_st_adapter_hw.tcl" />
   <file
       path="C:/develop/quartus/20.1le/ip/altera/avalon_st/altera_avalon_st_error_adapter/avalon-st_error_adapter_hw.tcl" />
   <file
       path="C:/develop/quartus/20.1le/ip/altera/merlin/altera_mm_interconnect/altera_mm_interconnect_hw.tcl" />
   <file
       path="C:/develop/quartus/20.1le/ip/altera/merlin/altera_merlin_master_translator/altera_merlin_master_translator_hw.tcl" />
   <file
       path="C:/develop/quartus/20.1le/ip/altera/merlin/altera_merlin_slave_translator/altera_merlin_slave_translator_hw.tcl" />
   <file
       path="C:/develop/quartus/20.1le/ip/altera/merlin/altera_merlin_master_agent/altera_merlin_master_agent_hw.tcl" />
   <file
       path="C:/develop/quartus/20.1le/ip/altera/merlin/altera_merlin_slave_agent/altera_merlin_slave_agent_hw.tcl" />
   <file
       path="C:/develop/quartus/20.1le/ip/altera/sopc_builder_ip/altera_avalon_sc_fifo/altera_avalon_sc_fifo_hw.tcl" />
   <file
       path="C:/develop/quartus/20.1le/ip/altera/sopc_builder_ip/altera_avalon_sc_fifo/altera_avalon_sc_fifo.v" />
   <file
       path="C:/develop/quartus/20.1le/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
   <file
       path="C:/develop/quartus/20.1le/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
   <file
       path="C:/develop/quartus/20.1le/ip/altera/merlin/altera_merlin_traffic_limiter/altera_merlin_traffic_limiter_hw.tcl" />
   <file
       path="C:/develop/quartus/20.1le/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
   <file
       path="C:/develop/quartus/20.1le/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
   <file
       path="C:/develop/quartus/20.1le/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
   <file
       path="C:/develop/quartus/20.1le/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
   <file
       path="C:/develop/quartus/20.1le/ip/altera/avalon_st/altera_avalon_st_adapter/altera_avalon_st_adapter_hw.tcl" />
   <file
       path="C:/develop/quartus/20.1le/ip/altera/avalon_st/altera_avalon_st_error_adapter/avalon-st_error_adapter_hw.tcl" />
   <file
       path="C:/develop/quartus/20.1le/ip/altera/merlin/altera_reset_controller/altera_reset_controller_hw.tcl" />
  </childSourceFiles>
  <messages>
   <message level="Debug" culprit="c4e_dvp_core">queue size: 0 starting:c4e_dvp_core "c4e_dvp_core"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>9</b> modules, <b>25</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>7</b> modules, <b>14</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="merlin_translator_transform"><![CDATA[After transform: <b>12</b> modules, <b>29</b> connections]]></message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces uart_to_avmm_bridge.avm and uart_to_avmm_bridge_avm_translator.avalon_anti_master_0</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces vga.m1 and vga_m1_translator.avalon_anti_master_0</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces cam.m1 and cam_m1_translator.avalon_anti_master_0</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces peripheral_bridge_s0_translator.avalon_anti_slave_0 and peripheral_bridge.s0</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces sdram_s1_translator.avalon_anti_slave_0 and sdram.s1</message>
   <message level="Debug" culprit="merlin_domain_transform"><![CDATA[After transform: <b>22</b> modules, <b>76</b> connections]]></message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="merlin_router_transform"><![CDATA[After transform: <b>27</b> modules, <b>91</b> connections]]></message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="merlin_traffic_limiter_transform"><![CDATA[After transform: <b>28</b> modules, <b>95</b> connections]]></message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="merlin_burst_transform"><![CDATA[After transform: <b>29</b> modules, <b>98</b> connections]]></message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="merlin_network_to_switch_transform"><![CDATA[After transform: <b>38</b> modules, <b>116</b> connections]]></message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="merlin_width_transform"><![CDATA[After transform: <b>40</b> modules, <b>122</b> connections]]></message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Info">Inserting clock-crossing logic between cmd_demux.src0 and cmd_mux.sink0</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info">Inserting clock-crossing logic between rsp_demux.src0 and rsp_mux.sink0</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message
       level="Debug"
       culprit="com_altera_sopcmodel_transforms_avalon_ClockCrossingTransform"><![CDATA[After transform: <b>42</b> modules, <b>132</b> connections]]></message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug" culprit="limiter_update_transform"><![CDATA[After transform: <b>42</b> modules, <b>133</b> connections]]></message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="merlin_clock_and_reset_bridge_transform"><![CDATA[After transform: <b>47</b> modules, <b>180</b> connections]]></message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>10</b> modules, <b>31</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>6</b> modules, <b>14</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="merlin_translator_transform"><![CDATA[After transform: <b>11</b> modules, <b>29</b> connections]]></message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces peripheral_bridge.m0 and peripheral_bridge_m0_translator.avalon_anti_master_0</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces sysid_control_slave_translator.avalon_anti_slave_0 and sysid.control_slave</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces vga_csr_translator.avalon_anti_slave_0 and vga.csr</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces led_s1_translator.avalon_anti_slave_0 and led.s1</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces cam_s1_translator.avalon_anti_slave_0 and cam.s1</message>
   <message level="Debug" culprit="merlin_domain_transform"><![CDATA[After transform: <b>21</b> modules, <b>80</b> connections]]></message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="merlin_router_transform"><![CDATA[After transform: <b>26</b> modules, <b>95</b> connections]]></message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="merlin_traffic_limiter_transform"><![CDATA[After transform: <b>27</b> modules, <b>99</b> connections]]></message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="merlin_network_to_switch_transform"><![CDATA[After transform: <b>36</b> modules, <b>117</b> connections]]></message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug" culprit="limiter_update_transform"><![CDATA[After transform: <b>36</b> modules, <b>118</b> connections]]></message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="merlin_clock_and_reset_bridge_transform"><![CDATA[After transform: <b>38</b> modules, <b>155</b> connections]]></message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>11</b> modules, <b>34</b> connections]]></message>
   <message level="Debug" culprit="merlin_mm_transform"><![CDATA[After transform: <b>11</b> modules, <b>34</b> connections]]></message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="reset_adaptation_transform"><![CDATA[After transform: <b>14</b> modules, <b>40</b> connections]]></message>
   <message level="Debug" culprit="c4e_dvp_core"><![CDATA["<b>c4e_dvp_core</b>" reuses <b>peridot_cam</b> "<b>submodules/peridot_cam</b>"]]></message>
   <message level="Debug" culprit="c4e_dvp_core"><![CDATA["<b>c4e_dvp_core</b>" reuses <b>altera_avalon_pio</b> "<b>submodules/c4e_dvp_core_led</b>"]]></message>
   <message level="Debug" culprit="c4e_dvp_core"><![CDATA["<b>c4e_dvp_core</b>" reuses <b>altera_avalon_mm_bridge</b> "<b>submodules/altera_avalon_mm_bridge</b>"]]></message>
   <message level="Debug" culprit="c4e_dvp_core"><![CDATA["<b>c4e_dvp_core</b>" reuses <b>altera_avalon_new_sdram_controller</b> "<b>submodules/c4e_dvp_core_sdram</b>"]]></message>
   <message level="Debug" culprit="c4e_dvp_core"><![CDATA["<b>c4e_dvp_core</b>" reuses <b>altera_avalon_sysid_qsys</b> "<b>submodules/c4e_dvp_core_sysid</b>"]]></message>
   <message level="Debug" culprit="c4e_dvp_core"><![CDATA["<b>c4e_dvp_core</b>" reuses <b>uart_bridge_core</b> "<b>submodules/c4e_dvp_core_uart_to_avmm_bridge</b>"]]></message>
   <message level="Debug" culprit="c4e_dvp_core"><![CDATA["<b>c4e_dvp_core</b>" reuses <b>peridot_vga_controller</b> "<b>submodules/peridot_vga</b>"]]></message>
   <message level="Debug" culprit="c4e_dvp_core"><![CDATA["<b>c4e_dvp_core</b>" reuses <b>altera_mm_interconnect</b> "<b>submodules/c4e_dvp_core_mm_interconnect_0</b>"]]></message>
   <message level="Debug" culprit="c4e_dvp_core"><![CDATA["<b>c4e_dvp_core</b>" reuses <b>altera_mm_interconnect</b> "<b>submodules/c4e_dvp_core_mm_interconnect_1</b>"]]></message>
   <message level="Debug" culprit="c4e_dvp_core"><![CDATA["<b>c4e_dvp_core</b>" reuses <b>altera_reset_controller</b> "<b>submodules/altera_reset_controller</b>"]]></message>
   <message level="Debug" culprit="c4e_dvp_core"><![CDATA["<b>c4e_dvp_core</b>" reuses <b>altera_reset_controller</b> "<b>submodules/altera_reset_controller</b>"]]></message>
   <message level="Debug" culprit="c4e_dvp_core"><![CDATA["<b>c4e_dvp_core</b>" reuses <b>altera_reset_controller</b> "<b>submodules/altera_reset_controller</b>"]]></message>
   <message level="Debug" culprit="c4e_dvp_core">queue size: 11 starting:peridot_cam "submodules/peridot_cam"</message>
   <message level="Info" culprit="cam"><![CDATA["<b>c4e_dvp_core</b>" instantiated <b>peridot_cam</b> "<b>cam</b>"]]></message>
   <message level="Debug" culprit="c4e_dvp_core">queue size: 10 starting:altera_avalon_pio "submodules/c4e_dvp_core_led"</message>
   <message level="Info" culprit="led">Starting RTL generation for module 'c4e_dvp_core_led'</message>
   <message level="Info" culprit="led">  Generation command is [exec C:/develop/quartus/20.1le/quartus/bin64/perl/bin/perl.exe -I C:/develop/quartus/20.1le/quartus/bin64/perl/lib -I C:/develop/quartus/20.1le/quartus/sopc_builder/bin/europa -I C:/develop/quartus/20.1le/quartus/sopc_builder/bin -I C:/develop/quartus/20.1le/quartus/../ip/altera/sopc_builder_ip/common -I C:/develop/quartus/20.1le/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/develop/quartus/20.1le/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=c4e_dvp_core_led --dir=C:/Users/Regulus/AppData/Local/Temp/alt9367_6368885435065735803.dir/0003_led_gen/ --quartus_dir=C:/develop/quartus/20.1le/quartus --verilog --config=C:/Users/Regulus/AppData/Local/Temp/alt9367_6368885435065735803.dir/0003_led_gen//c4e_dvp_core_led_component_configuration.pl  --do_build_sim=0  ]</message>
   <message level="Info" culprit="led">Done RTL generation for module 'c4e_dvp_core_led'</message>
   <message level="Info" culprit="led"><![CDATA["<b>c4e_dvp_core</b>" instantiated <b>altera_avalon_pio</b> "<b>led</b>"]]></message>
   <message level="Debug" culprit="c4e_dvp_core">queue size: 9 starting:altera_avalon_mm_bridge "submodules/altera_avalon_mm_bridge"</message>
   <message level="Info" culprit="peripheral_bridge"><![CDATA["<b>c4e_dvp_core</b>" instantiated <b>altera_avalon_mm_bridge</b> "<b>peripheral_bridge</b>"]]></message>
   <message level="Debug" culprit="c4e_dvp_core">queue size: 8 starting:altera_avalon_new_sdram_controller "submodules/c4e_dvp_core_sdram"</message>
   <message level="Info" culprit="sdram">Starting RTL generation for module 'c4e_dvp_core_sdram'</message>
   <message level="Info" culprit="sdram">  Generation command is [exec C:/develop/quartus/20.1le/quartus/bin64/perl/bin/perl.exe -I C:/develop/quartus/20.1le/quartus/bin64/perl/lib -I C:/develop/quartus/20.1le/quartus/sopc_builder/bin/europa -I C:/develop/quartus/20.1le/quartus/sopc_builder/bin -I C:/develop/quartus/20.1le/quartus/../ip/altera/sopc_builder_ip/common -I C:/develop/quartus/20.1le/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller -- C:/develop/quartus/20.1le/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller/generate_rtl.pl --name=c4e_dvp_core_sdram --dir=C:/Users/Regulus/AppData/Local/Temp/alt9367_6368885435065735803.dir/0005_sdram_gen/ --quartus_dir=C:/develop/quartus/20.1le/quartus --verilog --config=C:/Users/Regulus/AppData/Local/Temp/alt9367_6368885435065735803.dir/0005_sdram_gen//c4e_dvp_core_sdram_component_configuration.pl  --do_build_sim=0  ]</message>
   <message level="Info" culprit="sdram">Done RTL generation for module 'c4e_dvp_core_sdram'</message>
   <message level="Info" culprit="sdram"><![CDATA["<b>c4e_dvp_core</b>" instantiated <b>altera_avalon_new_sdram_controller</b> "<b>sdram</b>"]]></message>
   <message level="Debug" culprit="c4e_dvp_core">queue size: 7 starting:altera_avalon_sysid_qsys "submodules/c4e_dvp_core_sysid"</message>
   <message level="Info" culprit="sysid"><![CDATA["<b>c4e_dvp_core</b>" instantiated <b>altera_avalon_sysid_qsys</b> "<b>sysid</b>"]]></message>
   <message level="Debug" culprit="c4e_dvp_core">queue size: 6 starting:uart_bridge_core "submodules/c4e_dvp_core_uart_to_avmm_bridge"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>6</b> modules, <b>15</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter">Inserting channel_adapter: channel_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter.clk_bridge_0">Timing: ELA:1/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter.rst_bridge_0">Timing: ELA:2/0.000s/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter.channel_adapter_0">Timing: ELA:1/0.016s</message>
   <message level="Debug" culprit="avalon_st_adapter">Timing: COM:3/0.057s/0.078s</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter_001">Inserting channel_adapter: channel_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter_001.clk_bridge_0">Timing: ELA:1/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_001.rst_bridge_0">Timing: ELA:2/0.000s/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_001.channel_adapter_0">Timing: ELA:1/0.016s</message>
   <message level="Debug" culprit="avalon_st_adapter_001">Timing: COM:3/0.026s/0.031s</message>
   <message
       level="Debug"
       culprit="com_altera_sopcmodel_transforms_avalonst_AvalonStreamingTransform"><![CDATA[After transform: <b>8</b> modules, <b>21</b> connections]]></message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Debug" culprit="uart_to_avmm_bridge"><![CDATA["<b>uart_to_avmm_bridge</b>" reuses <b>altera_avalon_packets_to_master</b> "<b>submodules/altera_avalon_packets_to_master</b>"]]></message>
   <message level="Debug" culprit="uart_to_avmm_bridge"><![CDATA["<b>uart_to_avmm_bridge</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="uart_to_avmm_bridge"><![CDATA["<b>uart_to_avmm_bridge</b>" reuses <b>altera_avalon_st_bytes_to_packets</b> "<b>submodules/altera_avalon_st_bytes_to_packets</b>"]]></message>
   <message level="Debug" culprit="uart_to_avmm_bridge"><![CDATA["<b>uart_to_avmm_bridge</b>" reuses <b>altera_avalon_st_packets_to_bytes</b> "<b>submodules/altera_avalon_st_packets_to_bytes</b>"]]></message>
   <message level="Debug" culprit="uart_to_avmm_bridge"><![CDATA["<b>uart_to_avmm_bridge</b>" reuses <b>uart_to_bytes</b> "<b>submodules/uart_to_bytes</b>"]]></message>
   <message level="Debug" culprit="uart_to_avmm_bridge"><![CDATA["<b>uart_to_avmm_bridge</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/c4e_dvp_core_uart_to_avmm_bridge_avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="uart_to_avmm_bridge"><![CDATA["<b>uart_to_avmm_bridge</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/c4e_dvp_core_uart_to_avmm_bridge_avalon_st_adapter_001</b>"]]></message>
   <message level="Info" culprit="uart_to_avmm_bridge"><![CDATA["<b>c4e_dvp_core</b>" instantiated <b>uart_bridge_core</b> "<b>uart_to_avmm_bridge</b>"]]></message>
   <message level="Debug" culprit="c4e_dvp_core">queue size: 77 starting:altera_avalon_packets_to_master "submodules/altera_avalon_packets_to_master"</message>
   <message level="Info" culprit="packets_to_master_0"><![CDATA["<b>uart_to_avmm_bridge</b>" instantiated <b>altera_avalon_packets_to_master</b> "<b>packets_to_master_0</b>"]]></message>
   <message level="Debug" culprit="c4e_dvp_core">queue size: 76 starting:altera_avalon_sc_fifo "submodules/altera_avalon_sc_fifo"</message>
   <message level="Info" culprit="sc_fifo_0"><![CDATA["<b>uart_to_avmm_bridge</b>" instantiated <b>altera_avalon_sc_fifo</b> "<b>sc_fifo_0</b>"]]></message>
   <message level="Debug" culprit="c4e_dvp_core">queue size: 75 starting:altera_avalon_st_bytes_to_packets "submodules/altera_avalon_st_bytes_to_packets"</message>
   <message level="Info" culprit="st_bytes_to_packets_0"><![CDATA["<b>uart_to_avmm_bridge</b>" instantiated <b>altera_avalon_st_bytes_to_packets</b> "<b>st_bytes_to_packets_0</b>"]]></message>
   <message level="Debug" culprit="c4e_dvp_core">queue size: 74 starting:altera_avalon_st_packets_to_bytes "submodules/altera_avalon_st_packets_to_bytes"</message>
   <message level="Info" culprit="st_packets_to_bytes_0"><![CDATA["<b>uart_to_avmm_bridge</b>" instantiated <b>altera_avalon_st_packets_to_bytes</b> "<b>st_packets_to_bytes_0</b>"]]></message>
   <message level="Debug" culprit="c4e_dvp_core">queue size: 73 starting:uart_to_bytes "submodules/uart_to_bytes"</message>
   <message level="Info" culprit="uart_to_bytes_0"><![CDATA["<b>uart_to_avmm_bridge</b>" instantiated <b>uart_to_bytes</b> "<b>uart_to_bytes_0</b>"]]></message>
   <message level="Debug" culprit="c4e_dvp_core">queue size: 72 starting:altera_avalon_st_adapter "submodules/c4e_dvp_core_uart_to_avmm_bridge_avalon_st_adapter"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>3</b> modules, <b>3</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Debug" culprit="avalon_st_adapter"><![CDATA["<b>avalon_st_adapter</b>" reuses <b>channel_adapter</b> "<b>submodules/c4e_dvp_core_uart_to_avmm_bridge_avalon_st_adapter_channel_adapter_0</b>"]]></message>
   <message level="Info" culprit="avalon_st_adapter"><![CDATA["<b>uart_to_avmm_bridge</b>" instantiated <b>altera_avalon_st_adapter</b> "<b>avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="c4e_dvp_core">queue size: 3 starting:channel_adapter "submodules/c4e_dvp_core_uart_to_avmm_bridge_avalon_st_adapter_channel_adapter_0"</message>
   <message level="Info" culprit="channel_adapter_0"><![CDATA["<b>avalon_st_adapter</b>" instantiated <b>channel_adapter</b> "<b>channel_adapter_0</b>"]]></message>
   <message level="Debug" culprit="c4e_dvp_core">queue size: 72 starting:altera_avalon_st_adapter "submodules/c4e_dvp_core_uart_to_avmm_bridge_avalon_st_adapter_001"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>3</b> modules, <b>3</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Debug" culprit="avalon_st_adapter_001"><![CDATA["<b>avalon_st_adapter_001</b>" reuses <b>channel_adapter</b> "<b>submodules/c4e_dvp_core_uart_to_avmm_bridge_avalon_st_adapter_001_channel_adapter_0</b>"]]></message>
   <message level="Info" culprit="avalon_st_adapter_001"><![CDATA["<b>uart_to_avmm_bridge</b>" instantiated <b>altera_avalon_st_adapter</b> "<b>avalon_st_adapter_001</b>"]]></message>
   <message level="Debug" culprit="c4e_dvp_core">queue size: 2 starting:channel_adapter "submodules/c4e_dvp_core_uart_to_avmm_bridge_avalon_st_adapter_001_channel_adapter_0"</message>
   <message level="Info" culprit="channel_adapter_0"><![CDATA["<b>avalon_st_adapter_001</b>" instantiated <b>channel_adapter</b> "<b>channel_adapter_0</b>"]]></message>
   <message level="Debug" culprit="c4e_dvp_core">queue size: 12 starting:peridot_vga_controller "submodules/peridot_vga"</message>
   <message level="Info" culprit="vga"><![CDATA["<b>c4e_dvp_core</b>" instantiated <b>peridot_vga_controller</b> "<b>vga</b>"]]></message>
   <message level="Debug" culprit="c4e_dvp_core">queue size: 11 starting:altera_mm_interconnect "submodules/c4e_dvp_core_mm_interconnect_0"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>40</b> modules, <b>121</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>40</b> modules, <b>121</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>40</b> modules, <b>121</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>40</b> modules, <b>121</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>40</b> modules, <b>121</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>40</b> modules, <b>121</b> connections]]></message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter.clk_bridge_0">Timing: ELA:1/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter.rst_bridge_0">Timing: ELA:2/0.000s/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter.error_adapter_0">Timing: ELA:1/0.015s</message>
   <message level="Debug" culprit="avalon_st_adapter">Timing: COM:3/0.031s/0.062s</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter_001">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter_001.clk_bridge_0">Timing: ELA:1/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_001.rst_bridge_0">Timing: ELA:2/0.000s/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_001.error_adapter_0">Timing: ELA:1/0.016s</message>
   <message level="Debug" culprit="avalon_st_adapter_001">Timing: COM:3/0.020s/0.031s</message>
   <message
       level="Debug"
       culprit="com_altera_sopcmodel_transforms_avalonst_AvalonStreamingTransform"><![CDATA[After transform: <b>42</b> modules, <b>127</b> connections]]></message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_master_translator</b> "<b>submodules/altera_merlin_master_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_master_translator</b> "<b>submodules/altera_merlin_master_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_master_translator</b> "<b>submodules/altera_merlin_master_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_master_agent</b> "<b>submodules/altera_merlin_master_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_master_agent</b> "<b>submodules/altera_merlin_master_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_master_agent</b> "<b>submodules/altera_merlin_master_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/c4e_dvp_core_mm_interconnect_0_router</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/c4e_dvp_core_mm_interconnect_0_router_001</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/c4e_dvp_core_mm_interconnect_0_router_001</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/c4e_dvp_core_mm_interconnect_0_router_003</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/c4e_dvp_core_mm_interconnect_0_router_004</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_traffic_limiter</b> "<b>submodules/altera_merlin_traffic_limiter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_burst_adapter</b> "<b>submodules/altera_merlin_burst_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/c4e_dvp_core_mm_interconnect_0_cmd_demux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/c4e_dvp_core_mm_interconnect_0_cmd_demux_001</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/c4e_dvp_core_mm_interconnect_0_cmd_demux_001</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/c4e_dvp_core_mm_interconnect_0_cmd_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/c4e_dvp_core_mm_interconnect_0_cmd_mux_001</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/c4e_dvp_core_mm_interconnect_0_rsp_demux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/c4e_dvp_core_mm_interconnect_0_rsp_demux_001</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/c4e_dvp_core_mm_interconnect_0_rsp_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/c4e_dvp_core_mm_interconnect_0_rsp_mux_001</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/c4e_dvp_core_mm_interconnect_0_rsp_mux_001</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_width_adapter</b> "<b>submodules/altera_merlin_width_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_width_adapter</b> "<b>submodules/altera_merlin_width_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_handshake_clock_crosser</b> "<b>submodules/altera_avalon_st_handshake_clock_crosser</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_handshake_clock_crosser</b> "<b>submodules/altera_avalon_st_handshake_clock_crosser</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/c4e_dvp_core_mm_interconnect_0_avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/c4e_dvp_core_mm_interconnect_0_avalon_st_adapter_001</b>"]]></message>
   <message level="Info" culprit="mm_interconnect_0"><![CDATA["<b>c4e_dvp_core</b>" instantiated <b>altera_mm_interconnect</b> "<b>mm_interconnect_0</b>"]]></message>
   <message level="Debug" culprit="c4e_dvp_core">queue size: 72 starting:altera_merlin_master_translator "submodules/altera_merlin_master_translator"</message>
   <message level="Info" culprit="uart_to_avmm_bridge_avm_translator"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_master_translator</b> "<b>uart_to_avmm_bridge_avm_translator</b>"]]></message>
   <message level="Debug" culprit="c4e_dvp_core">queue size: 69 starting:altera_merlin_slave_translator "submodules/altera_merlin_slave_translator"</message>
   <message level="Info" culprit="peripheral_bridge_s0_translator"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_slave_translator</b> "<b>peripheral_bridge_s0_translator</b>"]]></message>
   <message level="Debug" culprit="c4e_dvp_core">queue size: 67 starting:altera_merlin_master_agent "submodules/altera_merlin_master_agent"</message>
   <message level="Info" culprit="uart_to_avmm_bridge_avm_agent"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_master_agent</b> "<b>uart_to_avmm_bridge_avm_agent</b>"]]></message>
   <message level="Debug" culprit="c4e_dvp_core">queue size: 64 starting:altera_merlin_slave_agent "submodules/altera_merlin_slave_agent"</message>
   <message level="Info" culprit="peripheral_bridge_s0_agent"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_slave_agent</b> "<b>peripheral_bridge_s0_agent</b>"]]></message>
   <message level="Debug" culprit="c4e_dvp_core">queue size: 76 starting:altera_avalon_sc_fifo "submodules/altera_avalon_sc_fifo"</message>
   <message level="Info" culprit="sc_fifo_0"><![CDATA["<b>uart_to_avmm_bridge</b>" instantiated <b>altera_avalon_sc_fifo</b> "<b>sc_fifo_0</b>"]]></message>
   <message level="Debug" culprit="c4e_dvp_core">queue size: 58 starting:altera_merlin_router "submodules/c4e_dvp_core_mm_interconnect_0_router"</message>
   <message level="Info" culprit="router"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_router</b> "<b>router</b>"]]></message>
   <message level="Debug" culprit="c4e_dvp_core">queue size: 57 starting:altera_merlin_router "submodules/c4e_dvp_core_mm_interconnect_0_router_001"</message>
   <message level="Info" culprit="router_001"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_router</b> "<b>router_001</b>"]]></message>
   <message level="Debug" culprit="c4e_dvp_core">queue size: 55 starting:altera_merlin_router "submodules/c4e_dvp_core_mm_interconnect_0_router_003"</message>
   <message level="Info" culprit="router_003"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_router</b> "<b>router_003</b>"]]></message>
   <message level="Debug" culprit="c4e_dvp_core">queue size: 54 starting:altera_merlin_router "submodules/c4e_dvp_core_mm_interconnect_0_router_004"</message>
   <message level="Info" culprit="router_004"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_router</b> "<b>router_004</b>"]]></message>
   <message level="Debug" culprit="c4e_dvp_core">queue size: 53 starting:altera_merlin_traffic_limiter "submodules/altera_merlin_traffic_limiter"</message>
   <message level="Info" culprit="uart_to_avmm_bridge_avm_limiter"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_traffic_limiter</b> "<b>uart_to_avmm_bridge_avm_limiter</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>C:/PROJECT/PERIDOT/c72_ubshield/fpga/dvp_capture/c4e_dvp_core/synthesis/submodules/altera_avalon_sc_fifo.v</b>]]></message>
   <message level="Debug" culprit="c4e_dvp_core">queue size: 52 starting:altera_merlin_burst_adapter "submodules/altera_merlin_burst_adapter"</message>
   <message level="Info" culprit="sdram_s1_burst_adapter"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_burst_adapter</b> "<b>sdram_s1_burst_adapter</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>C:/PROJECT/PERIDOT/c72_ubshield/fpga/dvp_capture/c4e_dvp_core/synthesis/submodules/altera_avalon_st_pipeline_base.v</b>]]></message>
   <message level="Debug" culprit="c4e_dvp_core">queue size: 51 starting:altera_merlin_demultiplexer "submodules/c4e_dvp_core_mm_interconnect_0_cmd_demux"</message>
   <message level="Info" culprit="cmd_demux"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_demultiplexer</b> "<b>cmd_demux</b>"]]></message>
   <message level="Debug" culprit="c4e_dvp_core">queue size: 50 starting:altera_merlin_demultiplexer "submodules/c4e_dvp_core_mm_interconnect_0_cmd_demux_001"</message>
   <message level="Info" culprit="cmd_demux_001"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_demultiplexer</b> "<b>cmd_demux_001</b>"]]></message>
   <message level="Debug" culprit="c4e_dvp_core">queue size: 48 starting:altera_merlin_multiplexer "submodules/c4e_dvp_core_mm_interconnect_0_cmd_mux"</message>
   <message level="Info" culprit="cmd_mux"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_multiplexer</b> "<b>cmd_mux</b>"]]></message>
   <message level="Debug" culprit="c4e_dvp_core">queue size: 47 starting:altera_merlin_multiplexer "submodules/c4e_dvp_core_mm_interconnect_0_cmd_mux_001"</message>
   <message level="Info" culprit="cmd_mux_001"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_multiplexer</b> "<b>cmd_mux_001</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>C:/PROJECT/PERIDOT/c72_ubshield/fpga/dvp_capture/c4e_dvp_core/synthesis/submodules/altera_merlin_arbitrator.sv</b>]]></message>
   <message level="Debug" culprit="c4e_dvp_core">queue size: 46 starting:altera_merlin_demultiplexer "submodules/c4e_dvp_core_mm_interconnect_0_rsp_demux"</message>
   <message level="Info" culprit="rsp_demux"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_demultiplexer</b> "<b>rsp_demux</b>"]]></message>
   <message level="Debug" culprit="c4e_dvp_core">queue size: 45 starting:altera_merlin_demultiplexer "submodules/c4e_dvp_core_mm_interconnect_0_rsp_demux_001"</message>
   <message level="Info" culprit="rsp_demux_001"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_demultiplexer</b> "<b>rsp_demux_001</b>"]]></message>
   <message level="Debug" culprit="c4e_dvp_core">queue size: 44 starting:altera_merlin_multiplexer "submodules/c4e_dvp_core_mm_interconnect_0_rsp_mux"</message>
   <message level="Info" culprit="rsp_mux"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_multiplexer</b> "<b>rsp_mux</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>C:/PROJECT/PERIDOT/c72_ubshield/fpga/dvp_capture/c4e_dvp_core/synthesis/submodules/altera_merlin_arbitrator.sv</b>]]></message>
   <message level="Debug" culprit="c4e_dvp_core">queue size: 43 starting:altera_merlin_multiplexer "submodules/c4e_dvp_core_mm_interconnect_0_rsp_mux_001"</message>
   <message level="Info" culprit="rsp_mux_001"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_multiplexer</b> "<b>rsp_mux_001</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>C:/PROJECT/PERIDOT/c72_ubshield/fpga/dvp_capture/c4e_dvp_core/synthesis/submodules/altera_merlin_arbitrator.sv</b>]]></message>
   <message level="Debug" culprit="c4e_dvp_core">queue size: 41 starting:altera_merlin_width_adapter "submodules/altera_merlin_width_adapter"</message>
   <message level="Info" culprit="sdram_s1_rsp_width_adapter"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_width_adapter</b> "<b>sdram_s1_rsp_width_adapter</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>C:/PROJECT/PERIDOT/c72_ubshield/fpga/dvp_capture/c4e_dvp_core/synthesis/submodules/altera_merlin_address_alignment.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>C:/PROJECT/PERIDOT/c72_ubshield/fpga/dvp_capture/c4e_dvp_core/synthesis/submodules/altera_merlin_burst_uncompressor.sv</b>]]></message>
   <message level="Debug" culprit="c4e_dvp_core">queue size: 39 starting:altera_avalon_st_handshake_clock_crosser "submodules/altera_avalon_st_handshake_clock_crosser"</message>
   <message level="Info" culprit="crosser"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_avalon_st_handshake_clock_crosser</b> "<b>crosser</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>C:/PROJECT/PERIDOT/c72_ubshield/fpga/dvp_capture/c4e_dvp_core/synthesis/submodules/altera_avalon_st_pipeline_base.v</b>]]></message>
   <message level="Debug" culprit="c4e_dvp_core">queue size: 37 starting:altera_avalon_st_adapter "submodules/c4e_dvp_core_mm_interconnect_0_avalon_st_adapter"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>3</b> modules, <b>3</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Debug" culprit="avalon_st_adapter"><![CDATA["<b>avalon_st_adapter</b>" reuses <b>error_adapter</b> "<b>submodules/c4e_dvp_core_mm_interconnect_0_avalon_st_adapter_error_adapter_0</b>"]]></message>
   <message level="Info" culprit="avalon_st_adapter"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_avalon_st_adapter</b> "<b>avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="c4e_dvp_core">queue size: 1 starting:error_adapter "submodules/c4e_dvp_core_mm_interconnect_0_avalon_st_adapter_error_adapter_0"</message>
   <message level="Info" culprit="error_adapter_0"><![CDATA["<b>avalon_st_adapter</b>" instantiated <b>error_adapter</b> "<b>error_adapter_0</b>"]]></message>
   <message level="Debug" culprit="c4e_dvp_core">queue size: 37 starting:altera_avalon_st_adapter "submodules/c4e_dvp_core_mm_interconnect_0_avalon_st_adapter_001"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>3</b> modules, <b>3</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Debug" culprit="avalon_st_adapter_001"><![CDATA["<b>avalon_st_adapter_001</b>" reuses <b>error_adapter</b> "<b>submodules/c4e_dvp_core_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0</b>"]]></message>
   <message level="Info" culprit="avalon_st_adapter_001"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_avalon_st_adapter</b> "<b>avalon_st_adapter_001</b>"]]></message>
   <message level="Debug" culprit="c4e_dvp_core">queue size: 0 starting:error_adapter "submodules/c4e_dvp_core_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0"</message>
   <message level="Info" culprit="error_adapter_0"><![CDATA["<b>avalon_st_adapter_001</b>" instantiated <b>error_adapter</b> "<b>error_adapter_0</b>"]]></message>
   <message level="Debug" culprit="c4e_dvp_core">queue size: 47 starting:altera_mm_interconnect "submodules/c4e_dvp_core_mm_interconnect_1"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>32</b> modules, <b>104</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>32</b> modules, <b>104</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>32</b> modules, <b>104</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>32</b> modules, <b>104</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>32</b> modules, <b>104</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>32</b> modules, <b>104</b> connections]]></message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter.clk_bridge_0">Timing: ELA:1/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter.rst_bridge_0">Timing: ELA:2/0.000s/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter.error_adapter_0">Timing: ELA:1/0.015s</message>
   <message level="Debug" culprit="avalon_st_adapter">Timing: COM:3/0.021s/0.032s</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter_001">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter_001.clk_bridge_0">Timing: ELA:1/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_001.rst_bridge_0">Timing: ELA:2/0.000s/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_001.error_adapter_0">Timing: ELA:1/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_001">Timing: COM:3/0.015s/0.016s</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter_002">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter_002.clk_bridge_0">Timing: ELA:1/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_002.rst_bridge_0">Timing: ELA:2/0.000s/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_002.error_adapter_0">Timing: ELA:1/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_002">Timing: COM:3/0.021s/0.031s</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter_003">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter_003.clk_bridge_0">Timing: ELA:1/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_003.rst_bridge_0">Timing: ELA:2/0.000s/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_003.error_adapter_0">Timing: ELA:1/0.016s</message>
   <message level="Debug" culprit="avalon_st_adapter_003">Timing: COM:3/0.021s/0.031s</message>
   <message
       level="Debug"
       culprit="com_altera_sopcmodel_transforms_avalonst_AvalonStreamingTransform"><![CDATA[After transform: <b>36</b> modules, <b>116</b> connections]]></message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_master_translator</b> "<b>submodules/altera_merlin_master_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_master_agent</b> "<b>submodules/altera_merlin_master_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_router</b> "<b>submodules/c4e_dvp_core_mm_interconnect_1_router</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_router</b> "<b>submodules/c4e_dvp_core_mm_interconnect_1_router_001</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_router</b> "<b>submodules/c4e_dvp_core_mm_interconnect_1_router_001</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_router</b> "<b>submodules/c4e_dvp_core_mm_interconnect_1_router_001</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_router</b> "<b>submodules/c4e_dvp_core_mm_interconnect_1_router_001</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_traffic_limiter</b> "<b>submodules/altera_merlin_traffic_limiter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/c4e_dvp_core_mm_interconnect_1_cmd_demux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/c4e_dvp_core_mm_interconnect_1_cmd_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/c4e_dvp_core_mm_interconnect_1_cmd_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/c4e_dvp_core_mm_interconnect_1_cmd_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/c4e_dvp_core_mm_interconnect_1_cmd_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/c4e_dvp_core_mm_interconnect_1_rsp_demux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/c4e_dvp_core_mm_interconnect_1_rsp_demux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/c4e_dvp_core_mm_interconnect_1_rsp_demux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/c4e_dvp_core_mm_interconnect_1_rsp_demux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/c4e_dvp_core_mm_interconnect_1_rsp_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/c4e_dvp_core_mm_interconnect_0_avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/c4e_dvp_core_mm_interconnect_0_avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/c4e_dvp_core_mm_interconnect_0_avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/c4e_dvp_core_mm_interconnect_0_avalon_st_adapter</b>"]]></message>
   <message level="Info" culprit="mm_interconnect_1"><![CDATA["<b>c4e_dvp_core</b>" instantiated <b>altera_mm_interconnect</b> "<b>mm_interconnect_1</b>"]]></message>
   <message level="Debug" culprit="c4e_dvp_core">queue size: 72 starting:altera_merlin_master_translator "submodules/altera_merlin_master_translator"</message>
   <message level="Info" culprit="uart_to_avmm_bridge_avm_translator"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_master_translator</b> "<b>uart_to_avmm_bridge_avm_translator</b>"]]></message>
   <message level="Debug" culprit="c4e_dvp_core">queue size: 69 starting:altera_merlin_slave_translator "submodules/altera_merlin_slave_translator"</message>
   <message level="Info" culprit="peripheral_bridge_s0_translator"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_slave_translator</b> "<b>peripheral_bridge_s0_translator</b>"]]></message>
   <message level="Debug" culprit="c4e_dvp_core">queue size: 67 starting:altera_merlin_master_agent "submodules/altera_merlin_master_agent"</message>
   <message level="Info" culprit="uart_to_avmm_bridge_avm_agent"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_master_agent</b> "<b>uart_to_avmm_bridge_avm_agent</b>"]]></message>
   <message level="Debug" culprit="c4e_dvp_core">queue size: 64 starting:altera_merlin_slave_agent "submodules/altera_merlin_slave_agent"</message>
   <message level="Info" culprit="peripheral_bridge_s0_agent"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_slave_agent</b> "<b>peripheral_bridge_s0_agent</b>"]]></message>
   <message level="Debug" culprit="c4e_dvp_core">queue size: 76 starting:altera_avalon_sc_fifo "submodules/altera_avalon_sc_fifo"</message>
   <message level="Info" culprit="sc_fifo_0"><![CDATA["<b>uart_to_avmm_bridge</b>" instantiated <b>altera_avalon_sc_fifo</b> "<b>sc_fifo_0</b>"]]></message>
   <message level="Debug" culprit="c4e_dvp_core">queue size: 23 starting:altera_merlin_router "submodules/c4e_dvp_core_mm_interconnect_1_router"</message>
   <message level="Info" culprit="router"><![CDATA["<b>mm_interconnect_1</b>" instantiated <b>altera_merlin_router</b> "<b>router</b>"]]></message>
   <message level="Debug" culprit="c4e_dvp_core">queue size: 22 starting:altera_merlin_router "submodules/c4e_dvp_core_mm_interconnect_1_router_001"</message>
   <message level="Info" culprit="router_001"><![CDATA["<b>mm_interconnect_1</b>" instantiated <b>altera_merlin_router</b> "<b>router_001</b>"]]></message>
   <message level="Debug" culprit="c4e_dvp_core">queue size: 53 starting:altera_merlin_traffic_limiter "submodules/altera_merlin_traffic_limiter"</message>
   <message level="Info" culprit="uart_to_avmm_bridge_avm_limiter"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_traffic_limiter</b> "<b>uart_to_avmm_bridge_avm_limiter</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>C:/PROJECT/PERIDOT/c72_ubshield/fpga/dvp_capture/c4e_dvp_core/synthesis/submodules/altera_avalon_sc_fifo.v</b>]]></message>
   <message level="Debug" culprit="c4e_dvp_core">queue size: 17 starting:altera_merlin_demultiplexer "submodules/c4e_dvp_core_mm_interconnect_1_cmd_demux"</message>
   <message level="Info" culprit="cmd_demux"><![CDATA["<b>mm_interconnect_1</b>" instantiated <b>altera_merlin_demultiplexer</b> "<b>cmd_demux</b>"]]></message>
   <message level="Debug" culprit="c4e_dvp_core">queue size: 16 starting:altera_merlin_multiplexer "submodules/c4e_dvp_core_mm_interconnect_1_cmd_mux"</message>
   <message level="Info" culprit="cmd_mux"><![CDATA["<b>mm_interconnect_1</b>" instantiated <b>altera_merlin_multiplexer</b> "<b>cmd_mux</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>C:/PROJECT/PERIDOT/c72_ubshield/fpga/dvp_capture/c4e_dvp_core/synthesis/submodules/altera_merlin_arbitrator.sv</b>]]></message>
   <message level="Debug" culprit="c4e_dvp_core">queue size: 12 starting:altera_merlin_demultiplexer "submodules/c4e_dvp_core_mm_interconnect_1_rsp_demux"</message>
   <message level="Info" culprit="rsp_demux"><![CDATA["<b>mm_interconnect_1</b>" instantiated <b>altera_merlin_demultiplexer</b> "<b>rsp_demux</b>"]]></message>
   <message level="Debug" culprit="c4e_dvp_core">queue size: 8 starting:altera_merlin_multiplexer "submodules/c4e_dvp_core_mm_interconnect_1_rsp_mux"</message>
   <message level="Info" culprit="rsp_mux"><![CDATA["<b>mm_interconnect_1</b>" instantiated <b>altera_merlin_multiplexer</b> "<b>rsp_mux</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>C:/PROJECT/PERIDOT/c72_ubshield/fpga/dvp_capture/c4e_dvp_core/synthesis/submodules/altera_merlin_arbitrator.sv</b>]]></message>
   <message level="Debug" culprit="c4e_dvp_core">queue size: 37 starting:altera_avalon_st_adapter "submodules/c4e_dvp_core_mm_interconnect_0_avalon_st_adapter"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>3</b> modules, <b>3</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Debug" culprit="avalon_st_adapter"><![CDATA["<b>avalon_st_adapter</b>" reuses <b>error_adapter</b> "<b>submodules/c4e_dvp_core_mm_interconnect_0_avalon_st_adapter_error_adapter_0</b>"]]></message>
   <message level="Info" culprit="avalon_st_adapter"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_avalon_st_adapter</b> "<b>avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="c4e_dvp_core">queue size: 1 starting:error_adapter "submodules/c4e_dvp_core_mm_interconnect_0_avalon_st_adapter_error_adapter_0"</message>
   <message level="Info" culprit="error_adapter_0"><![CDATA["<b>avalon_st_adapter</b>" instantiated <b>error_adapter</b> "<b>error_adapter_0</b>"]]></message>
   <message level="Debug" culprit="c4e_dvp_core">queue size: 80 starting:altera_reset_controller "submodules/altera_reset_controller"</message>
   <message level="Info" culprit="rst_controller"><![CDATA["<b>c4e_dvp_core</b>" instantiated <b>altera_reset_controller</b> "<b>rst_controller</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="peridot_cam:20.1:AVM_CLOCKFREQ=100000000,AVS_CLOCKFREQ=25000000,BURSTCOUNT_WIDTH=8,DVP_BYTESWAP=OFF,DVP_FIFO_DEPTH=12,HW_TCL_DEBUG=true,SCCB_CLOCKFREQ=400000,TRANSCYCLE_WIDTH=22,USE_PERIDOT_I2C=OFF,USE_SCCB=true,USE_SCCBINTERFACE=ON"
   instancePathKey="c4e_dvp_core:.:cam"
   kind="peridot_cam"
   version="20.1"
   name="peridot_cam">
  <parameter name="TRANSCYCLE_WIDTH" value="22" />
  <parameter name="USE_SCCBINTERFACE" value="ON" />
  <parameter name="DVP_FIFO_DEPTH" value="12" />
  <parameter name="DVP_BYTESWAP" value="OFF" />
  <parameter name="BURSTCOUNT_WIDTH" value="8" />
  <parameter name="USE_PERIDOT_I2C" value="OFF" />
  <parameter name="HW_TCL_DEBUG" value="true" />
  <parameter name="AVS_CLOCKFREQ" value="25000000" />
  <parameter name="SCCB_CLOCKFREQ" value="400000" />
  <parameter name="AVM_CLOCKFREQ" value="100000000" />
  <parameter name="USE_SCCB" value="true" />
  <generatedFiles>
   <file
       path="C:/PROJECT/PERIDOT/c72_ubshield/fpga/dvp_capture/c4e_dvp_core/synthesis/submodules/peridot_cam.v"
       type="VERILOG"
       attributes="TOP_LEVEL_FILE" />
   <file
       path="C:/PROJECT/PERIDOT/c72_ubshield/fpga/dvp_capture/c4e_dvp_core/synthesis/submodules/peridot_cam_avm.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/PROJECT/PERIDOT/c72_ubshield/fpga/dvp_capture/c4e_dvp_core/synthesis/submodules/peridot_cam_avs.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/PROJECT/PERIDOT/c72_ubshield/fpga/dvp_capture/c4e_dvp_core/synthesis/submodules/peridot_cam.sdc"
       type="SDC"
       attributes="" />
   <file
       path="C:/PROJECT/PERIDOT/c72_ubshield/fpga/dvp_capture/c4e_dvp_core/synthesis/submodules/peridot_cam_sccb.v"
       type="VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/PROJECT/PERIDOT/peridot_peripherals/peridot_cam/peridot_cam_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="c4e_dvp_core" as="cam" />
  <messages>
   <message level="Debug" culprit="c4e_dvp_core">queue size: 11 starting:peridot_cam "submodules/peridot_cam"</message>
   <message level="Info" culprit="cam"><![CDATA["<b>c4e_dvp_core</b>" instantiated <b>peridot_cam</b> "<b>cam</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_avalon_pio:20.1:bitClearingEdgeCapReg=false,bitModifyingOutReg=false,captureEdge=false,clockRate=25000000,derived_capture=false,derived_do_test_bench_wiring=false,derived_edge_type=NONE,derived_has_in=false,derived_has_irq=false,derived_has_out=true,derived_has_tri=false,derived_irq_type=NONE,direction=Output,edgeType=RISING,generateIRQ=false,irqType=LEVEL,resetValue=0,simDoTestBenchWiring=false,simDrivenValue=0,width=4"
   instancePathKey="c4e_dvp_core:.:led"
   kind="altera_avalon_pio"
   version="20.1"
   name="c4e_dvp_core_led">
  <parameter name="derived_do_test_bench_wiring" value="false" />
  <parameter name="generateIRQ" value="false" />
  <parameter name="derived_has_irq" value="false" />
  <parameter name="captureEdge" value="false" />
  <parameter name="clockRate" value="25000000" />
  <parameter name="derived_has_out" value="true" />
  <parameter name="derived_has_in" value="false" />
  <parameter name="resetValue" value="0" />
  <parameter name="derived_has_tri" value="false" />
  <parameter name="derived_capture" value="false" />
  <parameter name="simDoTestBenchWiring" value="false" />
  <parameter name="bitModifyingOutReg" value="false" />
  <parameter name="simDrivenValue" value="0" />
  <parameter name="derived_edge_type" value="NONE" />
  <parameter name="irqType" value="LEVEL" />
  <parameter name="derived_irq_type" value="NONE" />
  <parameter name="edgeType" value="RISING" />
  <parameter name="width" value="4" />
  <parameter name="bitClearingEdgeCapReg" value="false" />
  <parameter name="direction" value="Output" />
  <generatedFiles>
   <file
       path="C:/PROJECT/PERIDOT/c72_ubshield/fpga/dvp_capture/c4e_dvp_core/synthesis/submodules/c4e_dvp_core_led.v"
       type="VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/develop/quartus/20.1le/ip/altera/sopc_builder_ip/altera_avalon_pio/altera_avalon_pio_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="c4e_dvp_core" as="led" />
  <messages>
   <message level="Debug" culprit="c4e_dvp_core">queue size: 10 starting:altera_avalon_pio "submodules/c4e_dvp_core_led"</message>
   <message level="Info" culprit="led">Starting RTL generation for module 'c4e_dvp_core_led'</message>
   <message level="Info" culprit="led">  Generation command is [exec C:/develop/quartus/20.1le/quartus/bin64/perl/bin/perl.exe -I C:/develop/quartus/20.1le/quartus/bin64/perl/lib -I C:/develop/quartus/20.1le/quartus/sopc_builder/bin/europa -I C:/develop/quartus/20.1le/quartus/sopc_builder/bin -I C:/develop/quartus/20.1le/quartus/../ip/altera/sopc_builder_ip/common -I C:/develop/quartus/20.1le/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/develop/quartus/20.1le/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=c4e_dvp_core_led --dir=C:/Users/Regulus/AppData/Local/Temp/alt9367_6368885435065735803.dir/0003_led_gen/ --quartus_dir=C:/develop/quartus/20.1le/quartus --verilog --config=C:/Users/Regulus/AppData/Local/Temp/alt9367_6368885435065735803.dir/0003_led_gen//c4e_dvp_core_led_component_configuration.pl  --do_build_sim=0  ]</message>
   <message level="Info" culprit="led">Done RTL generation for module 'c4e_dvp_core_led'</message>
   <message level="Info" culprit="led"><![CDATA["<b>c4e_dvp_core</b>" instantiated <b>altera_avalon_pio</b> "<b>led</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_avalon_mm_bridge:20.1:ADDRESS_UNITS=SYMBOLS,ADDRESS_WIDTH=10,AUTO_ADDRESS_WIDTH=10,BURSTCOUNT_WIDTH=1,DATA_WIDTH=32,HDL_ADDR_WIDTH=10,LINEWRAPBURSTS=0,MAX_BURST_SIZE=1,MAX_PENDING_RESPONSES=1,PIPELINE_COMMAND=1,PIPELINE_RESPONSE=1,SYMBOL_WIDTH=8,SYSINFO_ADDR_WIDTH=10,USE_AUTO_ADDRESS_WIDTH=1,USE_RESPONSE=0"
   instancePathKey="c4e_dvp_core:.:peripheral_bridge"
   kind="altera_avalon_mm_bridge"
   version="20.1"
   name="altera_avalon_mm_bridge">
  <parameter name="MAX_BURST_SIZE" value="1" />
  <generatedFiles>
   <file
       path="C:/PROJECT/PERIDOT/c72_ubshield/fpga/dvp_capture/c4e_dvp_core/synthesis/submodules/altera_avalon_mm_bridge.v"
       type="VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/develop/quartus/20.1le/ip/altera/merlin/altera_avalon_mm_bridge/altera_avalon_mm_bridge_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="c4e_dvp_core" as="peripheral_bridge" />
  <messages>
   <message level="Debug" culprit="c4e_dvp_core">queue size: 9 starting:altera_avalon_mm_bridge "submodules/altera_avalon_mm_bridge"</message>
   <message level="Info" culprit="peripheral_bridge"><![CDATA["<b>c4e_dvp_core</b>" instantiated <b>altera_avalon_mm_bridge</b> "<b>peripheral_bridge</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_avalon_new_sdram_controller:20.1:TAC=6.0,TMRD=3,TRCD=21.0,TRFC=63.0,TRP=21.0,TWR=14.0,addressWidth=24,bankWidth=2,casLatency=2,clockRate=100000000,columnWidth=9,componentName=c4e_dvp_core_sdram,dataWidth=16,generateSimulationModel=false,initNOPDelay=0.0,initRefreshCommands=2,masteredTristateBridgeSlave=0,model=single_Micron_MT48LC4M32B2_7_chip,numberOfBanks=4,numberOfChipSelects=1,pinsSharedViaTriState=false,powerUpDelay=200.0,refreshPeriod=7.8125,registerDataIn=true,rowWidth=13,size=33554432"
   instancePathKey="c4e_dvp_core:.:sdram"
   kind="altera_avalon_new_sdram_controller"
   version="20.1"
   name="c4e_dvp_core_sdram">
  <parameter name="registerDataIn" value="true" />
  <parameter name="casLatency" value="2" />
  <parameter name="refreshPeriod" value="7.8125" />
  <parameter name="masteredTristateBridgeSlave" value="0" />
  <parameter name="TMRD" value="3" />
  <parameter name="pinsSharedViaTriState" value="false" />
  <parameter name="clockRate" value="100000000" />
  <parameter name="TRP" value="21.0" />
  <parameter name="numberOfChipSelects" value="1" />
  <parameter name="columnWidth" value="9" />
  <parameter name="componentName" value="c4e_dvp_core_sdram" />
  <parameter name="TRFC" value="63.0" />
  <parameter name="generateSimulationModel" value="false" />
  <parameter name="dataWidth" value="16" />
  <parameter name="rowWidth" value="13" />
  <parameter name="bankWidth" value="2" />
  <parameter name="powerUpDelay" value="200.0" />
  <parameter name="TWR" value="14.0" />
  <parameter name="size" value="33554432" />
  <parameter name="TAC" value="6.0" />
  <parameter name="initRefreshCommands" value="2" />
  <parameter name="TRCD" value="21.0" />
  <parameter name="initNOPDelay" value="0.0" />
  <parameter name="addressWidth" value="24" />
  <parameter name="numberOfBanks" value="4" />
  <generatedFiles>
   <file
       path="C:/PROJECT/PERIDOT/c72_ubshield/fpga/dvp_capture/c4e_dvp_core/synthesis/submodules/c4e_dvp_core_sdram.v"
       type="VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/develop/quartus/20.1le/ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller/altera_avalon_new_sdram_controller_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="c4e_dvp_core" as="sdram" />
  <messages>
   <message level="Debug" culprit="c4e_dvp_core">queue size: 8 starting:altera_avalon_new_sdram_controller "submodules/c4e_dvp_core_sdram"</message>
   <message level="Info" culprit="sdram">Starting RTL generation for module 'c4e_dvp_core_sdram'</message>
   <message level="Info" culprit="sdram">  Generation command is [exec C:/develop/quartus/20.1le/quartus/bin64/perl/bin/perl.exe -I C:/develop/quartus/20.1le/quartus/bin64/perl/lib -I C:/develop/quartus/20.1le/quartus/sopc_builder/bin/europa -I C:/develop/quartus/20.1le/quartus/sopc_builder/bin -I C:/develop/quartus/20.1le/quartus/../ip/altera/sopc_builder_ip/common -I C:/develop/quartus/20.1le/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller -- C:/develop/quartus/20.1le/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller/generate_rtl.pl --name=c4e_dvp_core_sdram --dir=C:/Users/Regulus/AppData/Local/Temp/alt9367_6368885435065735803.dir/0005_sdram_gen/ --quartus_dir=C:/develop/quartus/20.1le/quartus --verilog --config=C:/Users/Regulus/AppData/Local/Temp/alt9367_6368885435065735803.dir/0005_sdram_gen//c4e_dvp_core_sdram_component_configuration.pl  --do_build_sim=0  ]</message>
   <message level="Info" culprit="sdram">Done RTL generation for module 'c4e_dvp_core_sdram'</message>
   <message level="Info" culprit="sdram"><![CDATA["<b>c4e_dvp_core</b>" instantiated <b>altera_avalon_new_sdram_controller</b> "<b>sdram</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_avalon_sysid_qsys:20.1:id=-1608318703,timestamp=1673377919"
   instancePathKey="c4e_dvp_core:.:sysid"
   kind="altera_avalon_sysid_qsys"
   version="20.1"
   name="c4e_dvp_core_sysid">
  <parameter name="id" value="-1608318703" />
  <parameter name="timestamp" value="1673377919" />
  <generatedFiles>
   <file
       path="C:/PROJECT/PERIDOT/c72_ubshield/fpga/dvp_capture/c4e_dvp_core/synthesis/submodules/c4e_dvp_core_sysid.v"
       type="VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/develop/quartus/20.1le/ip/altera/sopc_builder_ip/altera_avalon_sysid_qsys/altera_avalon_sysid_qsys_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="c4e_dvp_core" as="sysid" />
  <messages>
   <message level="Debug" culprit="c4e_dvp_core">queue size: 7 starting:altera_avalon_sysid_qsys "submodules/c4e_dvp_core_sysid"</message>
   <message level="Info" culprit="sysid"><![CDATA["<b>c4e_dvp_core</b>" instantiated <b>altera_avalon_sysid_qsys</b> "<b>sysid</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="uart_bridge_core:1.0:AUTO_AVM_ADDRESS_MAP=&lt;address-map&gt;&lt;slave name=&apos;sdram.s1&apos; start=&apos;0x0&apos; end=&apos;0x2000000&apos; /&gt;&lt;slave name=&apos;sysid.control_slave&apos; start=&apos;0x10000000&apos; end=&apos;0x10000008&apos; /&gt;&lt;slave name=&apos;led.s1&apos; start=&apos;0x10000040&apos; end=&apos;0x10000050&apos; /&gt;&lt;slave name=&apos;vga.csr&apos; start=&apos;0x10000100&apos; end=&apos;0x10000110&apos; /&gt;&lt;slave name=&apos;cam.s1&apos; start=&apos;0x10000200&apos; end=&apos;0x10000210&apos; /&gt;&lt;/address-map&gt;,AUTO_AVM_ADDRESS_WIDTH=AddressWidth = 29,AUTO_CLK_CLOCK_DOMAIN=1,AUTO_CLK_CLOCK_RATE=100000000,AUTO_CLK_RESET_DOMAIN=1,AUTO_DEVICE=EP4CE6E22C8,AUTO_DEVICE_FAMILY=Cyclone IV E,AUTO_DEVICE_SPEEDGRADE=8,AUTO_GENERATION_ID=1673377919,AUTO_UNIQUE_ID=c4e_dvp_core_uart_to_avmm_bridge(clock_source:20.1:clockFrequency=100000000,clockFrequencyKnown=true,inputClockFrequency=100000000,resetSynchronousEdges=DEASSERT)(altera_avalon_packets_to_master:20.1:EXPORT_MASTER_SIGNALS=0,FAST_VER=0,FIFO_DEPTHS=2,FIFO_WIDTHU=1)(altera_avalon_sc_fifo:20.1:BITS_PER_SYMBOL=8,CHANNEL_WIDTH=0,EMPTY_LATENCY=3,ENABLE_EXPLICIT_MAXCHANNEL=false,ERROR_WIDTH=0,EXPLICIT_MAXCHANNEL=0,FIFO_DEPTH=256,SYMBOLS_PER_BEAT=1,USE_ALMOST_EMPTY_IF=0,USE_ALMOST_FULL_IF=0,USE_FILL_LEVEL=0,USE_MEMORY_BLOCKS=1,USE_PACKETS=0,USE_STORE_FORWARD=0)(altera_avalon_st_bytes_to_packets:20.1:CHANNEL_WIDTH=8,CHANNEL_WIDTH_DERIVED=8,ENCODING=0)(altera_avalon_st_packets_to_bytes:20.1:CHANNEL_WIDTH=8,CHANNEL_WIDTH_DERIVED=8,ENCODING=0)(uart_to_bytes:1.0:CLOCK_FREQUENCY=100000000,UART_BAUDRATE=230400,UART_STOPBIT=1)(avalon_streaming:20.1:)(avalon_streaming:20.1:)(avalon_streaming:20.1:)(avalon_streaming:20.1:)(avalon_streaming:20.1:)(clock:20.1:)(clock:20.1:)(clock:20.1:)(clock:20.1:)(clock:20.1:)(reset:20.1:)(reset:20.1:)(reset:20.1:)(reset:20.1:)(reset:20.1:)"
   instancePathKey="c4e_dvp_core:.:uart_to_avmm_bridge"
   kind="uart_bridge_core"
   version="1.0"
   name="c4e_dvp_core_uart_to_avmm_bridge">
  <parameter name="AUTO_CLK_CLOCK_RATE" value="100000000" />
  <parameter name="AUTO_GENERATION_ID" value="1673377919" />
  <parameter name="AUTO_DEVICE" value="EP4CE6E22C8" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone IV E" />
  <parameter name="AUTO_CLK_RESET_DOMAIN" value="1" />
  <parameter name="AUTO_CLK_CLOCK_DOMAIN" value="1" />
  <parameter name="AUTO_UNIQUE_ID" value="c4e_dvp_core_uart_to_avmm_bridge" />
  <parameter
     name="AUTO_AVM_ADDRESS_MAP"
     value="&lt;address-map&gt;&lt;slave name=&apos;sdram.s1&apos; start=&apos;0x0&apos; end=&apos;0x2000000&apos; /&gt;&lt;slave name=&apos;sysid.control_slave&apos; start=&apos;0x10000000&apos; end=&apos;0x10000008&apos; /&gt;&lt;slave name=&apos;led.s1&apos; start=&apos;0x10000040&apos; end=&apos;0x10000050&apos; /&gt;&lt;slave name=&apos;vga.csr&apos; start=&apos;0x10000100&apos; end=&apos;0x10000110&apos; /&gt;&lt;slave name=&apos;cam.s1&apos; start=&apos;0x10000200&apos; end=&apos;0x10000210&apos; /&gt;&lt;/address-map&gt;" />
  <parameter name="AUTO_AVM_ADDRESS_WIDTH" value="AddressWidth = 29" />
  <parameter name="AUTO_DEVICE_SPEEDGRADE" value="8" />
  <generatedFiles>
   <file
       path="C:/PROJECT/PERIDOT/c72_ubshield/fpga/dvp_capture/c4e_dvp_core/synthesis/submodules/c4e_dvp_core_uart_to_avmm_bridge.v"
       type="VERILOG" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="C:/PROJECT/PERIDOT/c72_ubshield/fpga/dvp_capture/c4e_dvp_core/synthesis/submodules/altera_avalon_packets_to_master.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/PROJECT/PERIDOT/c72_ubshield/fpga/dvp_capture/c4e_dvp_core/synthesis/submodules/altera_avalon_sc_fifo.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/PROJECT/PERIDOT/c72_ubshield/fpga/dvp_capture/c4e_dvp_core/synthesis/submodules/altera_avalon_st_bytes_to_packets.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/PROJECT/PERIDOT/c72_ubshield/fpga/dvp_capture/c4e_dvp_core/synthesis/submodules/altera_avalon_st_packets_to_bytes.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/PROJECT/PERIDOT/c72_ubshield/fpga/dvp_capture/c4e_dvp_core/synthesis/submodules/uart_module.v"
       type="VERILOG"
       attributes="TOP_LEVEL_FILE" />
   <file
       path="C:/PROJECT/PERIDOT/c72_ubshield/fpga/dvp_capture/c4e_dvp_core/synthesis/submodules/c4e_dvp_core_uart_to_avmm_bridge_avalon_st_adapter.v"
       type="VERILOG" />
   <file
       path="C:/PROJECT/PERIDOT/c72_ubshield/fpga/dvp_capture/c4e_dvp_core/synthesis/submodules/c4e_dvp_core_uart_to_avmm_bridge_avalon_st_adapter_channel_adapter_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/PROJECT/PERIDOT/c72_ubshield/fpga/dvp_capture/c4e_dvp_core/synthesis/submodules/c4e_dvp_core_uart_to_avmm_bridge_avalon_st_adapter_001.v"
       type="VERILOG" />
   <file
       path="C:/PROJECT/PERIDOT/c72_ubshield/fpga/dvp_capture/c4e_dvp_core/synthesis/submodules/c4e_dvp_core_uart_to_avmm_bridge_avalon_st_adapter_001_channel_adapter_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="C:/PROJECT/PERIDOT/c72_ubshield/fpga/dvp_capture/uart_bridge_core.qsys" />
  </sourceFiles>
  <childSourceFiles>
   <file
       path="C:/develop/quartus/20.1le/ip/altera/sopc_builder_ip/altera_avalon_packets_to_master/altera_avalon_packets_to_master_hw.tcl" />
   <file
       path="C:/develop/quartus/20.1le/ip/altera/sopc_builder_ip/altera_avalon_sc_fifo/altera_avalon_sc_fifo_hw.tcl" />
   <file
       path="C:/develop/quartus/20.1le/ip/altera/sopc_builder_ip/altera_avalon_sc_fifo/altera_avalon_sc_fifo.v" />
   <file
       path="C:/develop/quartus/20.1le/ip/altera/sopc_builder_ip/altera_avalon_st_bytes_to_packets/altera_avalon_st_bytes_to_packets_hw.tcl" />
   <file
       path="C:/develop/quartus/20.1le/ip/altera/sopc_builder_ip/altera_avalon_st_packets_to_bytes/altera_avalon_st_packets_to_bytes_hw.tcl" />
   <file
       path="C:/PROJECT/PERIDOT/c72_ubshield/fpga/dvp_capture/ip/misc_hdl_module/hdl/uart_to_bytes_hw.tcl" />
   <file
       path="C:/develop/quartus/20.1le/ip/altera/avalon_st/altera_avalon_st_adapter/altera_avalon_st_adapter_hw.tcl" />
   <file
       path="C:/develop/quartus/20.1le/ip/altera/avalon_st/altera_avalon_st_channel_adapter/avalon-st_channel_adapter_hw.tcl" />
   <file
       path="C:/develop/quartus/20.1le/ip/altera/avalon_st/altera_avalon_st_adapter/altera_avalon_st_adapter_hw.tcl" />
   <file
       path="C:/develop/quartus/20.1le/ip/altera/avalon_st/altera_avalon_st_channel_adapter/avalon-st_channel_adapter_hw.tcl" />
  </childSourceFiles>
  <instantiator instantiator="c4e_dvp_core" as="uart_to_avmm_bridge" />
  <messages>
   <message level="Debug" culprit="c4e_dvp_core">queue size: 6 starting:uart_bridge_core "submodules/c4e_dvp_core_uart_to_avmm_bridge"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>6</b> modules, <b>15</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter">Inserting channel_adapter: channel_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter.clk_bridge_0">Timing: ELA:1/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter.rst_bridge_0">Timing: ELA:2/0.000s/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter.channel_adapter_0">Timing: ELA:1/0.016s</message>
   <message level="Debug" culprit="avalon_st_adapter">Timing: COM:3/0.057s/0.078s</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter_001">Inserting channel_adapter: channel_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter_001.clk_bridge_0">Timing: ELA:1/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_001.rst_bridge_0">Timing: ELA:2/0.000s/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_001.channel_adapter_0">Timing: ELA:1/0.016s</message>
   <message level="Debug" culprit="avalon_st_adapter_001">Timing: COM:3/0.026s/0.031s</message>
   <message
       level="Debug"
       culprit="com_altera_sopcmodel_transforms_avalonst_AvalonStreamingTransform"><![CDATA[After transform: <b>8</b> modules, <b>21</b> connections]]></message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Debug" culprit="uart_to_avmm_bridge"><![CDATA["<b>uart_to_avmm_bridge</b>" reuses <b>altera_avalon_packets_to_master</b> "<b>submodules/altera_avalon_packets_to_master</b>"]]></message>
   <message level="Debug" culprit="uart_to_avmm_bridge"><![CDATA["<b>uart_to_avmm_bridge</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="uart_to_avmm_bridge"><![CDATA["<b>uart_to_avmm_bridge</b>" reuses <b>altera_avalon_st_bytes_to_packets</b> "<b>submodules/altera_avalon_st_bytes_to_packets</b>"]]></message>
   <message level="Debug" culprit="uart_to_avmm_bridge"><![CDATA["<b>uart_to_avmm_bridge</b>" reuses <b>altera_avalon_st_packets_to_bytes</b> "<b>submodules/altera_avalon_st_packets_to_bytes</b>"]]></message>
   <message level="Debug" culprit="uart_to_avmm_bridge"><![CDATA["<b>uart_to_avmm_bridge</b>" reuses <b>uart_to_bytes</b> "<b>submodules/uart_to_bytes</b>"]]></message>
   <message level="Debug" culprit="uart_to_avmm_bridge"><![CDATA["<b>uart_to_avmm_bridge</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/c4e_dvp_core_uart_to_avmm_bridge_avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="uart_to_avmm_bridge"><![CDATA["<b>uart_to_avmm_bridge</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/c4e_dvp_core_uart_to_avmm_bridge_avalon_st_adapter_001</b>"]]></message>
   <message level="Info" culprit="uart_to_avmm_bridge"><![CDATA["<b>c4e_dvp_core</b>" instantiated <b>uart_bridge_core</b> "<b>uart_to_avmm_bridge</b>"]]></message>
   <message level="Debug" culprit="c4e_dvp_core">queue size: 77 starting:altera_avalon_packets_to_master "submodules/altera_avalon_packets_to_master"</message>
   <message level="Info" culprit="packets_to_master_0"><![CDATA["<b>uart_to_avmm_bridge</b>" instantiated <b>altera_avalon_packets_to_master</b> "<b>packets_to_master_0</b>"]]></message>
   <message level="Debug" culprit="c4e_dvp_core">queue size: 76 starting:altera_avalon_sc_fifo "submodules/altera_avalon_sc_fifo"</message>
   <message level="Info" culprit="sc_fifo_0"><![CDATA["<b>uart_to_avmm_bridge</b>" instantiated <b>altera_avalon_sc_fifo</b> "<b>sc_fifo_0</b>"]]></message>
   <message level="Debug" culprit="c4e_dvp_core">queue size: 75 starting:altera_avalon_st_bytes_to_packets "submodules/altera_avalon_st_bytes_to_packets"</message>
   <message level="Info" culprit="st_bytes_to_packets_0"><![CDATA["<b>uart_to_avmm_bridge</b>" instantiated <b>altera_avalon_st_bytes_to_packets</b> "<b>st_bytes_to_packets_0</b>"]]></message>
   <message level="Debug" culprit="c4e_dvp_core">queue size: 74 starting:altera_avalon_st_packets_to_bytes "submodules/altera_avalon_st_packets_to_bytes"</message>
   <message level="Info" culprit="st_packets_to_bytes_0"><![CDATA["<b>uart_to_avmm_bridge</b>" instantiated <b>altera_avalon_st_packets_to_bytes</b> "<b>st_packets_to_bytes_0</b>"]]></message>
   <message level="Debug" culprit="c4e_dvp_core">queue size: 73 starting:uart_to_bytes "submodules/uart_to_bytes"</message>
   <message level="Info" culprit="uart_to_bytes_0"><![CDATA["<b>uart_to_avmm_bridge</b>" instantiated <b>uart_to_bytes</b> "<b>uart_to_bytes_0</b>"]]></message>
   <message level="Debug" culprit="c4e_dvp_core">queue size: 72 starting:altera_avalon_st_adapter "submodules/c4e_dvp_core_uart_to_avmm_bridge_avalon_st_adapter"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>3</b> modules, <b>3</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Debug" culprit="avalon_st_adapter"><![CDATA["<b>avalon_st_adapter</b>" reuses <b>channel_adapter</b> "<b>submodules/c4e_dvp_core_uart_to_avmm_bridge_avalon_st_adapter_channel_adapter_0</b>"]]></message>
   <message level="Info" culprit="avalon_st_adapter"><![CDATA["<b>uart_to_avmm_bridge</b>" instantiated <b>altera_avalon_st_adapter</b> "<b>avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="c4e_dvp_core">queue size: 3 starting:channel_adapter "submodules/c4e_dvp_core_uart_to_avmm_bridge_avalon_st_adapter_channel_adapter_0"</message>
   <message level="Info" culprit="channel_adapter_0"><![CDATA["<b>avalon_st_adapter</b>" instantiated <b>channel_adapter</b> "<b>channel_adapter_0</b>"]]></message>
   <message level="Debug" culprit="c4e_dvp_core">queue size: 72 starting:altera_avalon_st_adapter "submodules/c4e_dvp_core_uart_to_avmm_bridge_avalon_st_adapter_001"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>3</b> modules, <b>3</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Debug" culprit="avalon_st_adapter_001"><![CDATA["<b>avalon_st_adapter_001</b>" reuses <b>channel_adapter</b> "<b>submodules/c4e_dvp_core_uart_to_avmm_bridge_avalon_st_adapter_001_channel_adapter_0</b>"]]></message>
   <message level="Info" culprit="avalon_st_adapter_001"><![CDATA["<b>uart_to_avmm_bridge</b>" instantiated <b>altera_avalon_st_adapter</b> "<b>avalon_st_adapter_001</b>"]]></message>
   <message level="Debug" culprit="c4e_dvp_core">queue size: 2 starting:channel_adapter "submodules/c4e_dvp_core_uart_to_avmm_bridge_avalon_st_adapter_001_channel_adapter_0"</message>
   <message level="Info" culprit="channel_adapter_0"><![CDATA["<b>avalon_st_adapter_001</b>" instantiated <b>channel_adapter</b> "<b>channel_adapter_0</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="peridot_vga_controller:20.0.99:AVM_CLOCKFREQ=100000000,BURSTCOUNT_WIDTH=8,CSR_CLOCKFREQ=25000000,DEVICE_FAMILY=Cyclone IV E,DOTCLOCK_FREQUENCY=65.0,FIFODEPTH_WIDTH=10,FIFORESETCOUNT=10,H_ACTIVE=1024,H_BACKP=160,H_SYNC=136,H_TOTAL=1344,INTERFACE_MODE=DVI,LINEOFFSETBYTES=2560,PART_NAME=EP4CE6E22C8,PCMSAMPLE_FREQUENCY=44100,PIXEL_COLORORDER=YUV422,PIXEL_DATAORDER=BYTE,PIXEL_QUEUE=2,SUPPORT_AUDIOSTREAM=0,SUPPORT_RESOLUTION=3,USE_AUDIOSTREAM=OFF,VGACLOCK_FREQUENCY=65000000,VIDEO_HACTIVE=480,VIDEO_HBACKP=0,VIDEO_HSYNC=40,VIDEO_HTOTAL=525,VIDEO_INTERFACE=DVI,VIDEO_VACTIVE=272,VIDEO_VBACKP=0,VIDEO_VSYNC=3,VIDEO_VTOTAL=288,V_ACTIVE=768,V_BACKP=29,V_SYNC=6,V_TOTAL=806"
   instancePathKey="c4e_dvp_core:.:vga"
   kind="peridot_vga_controller"
   version="20.0.99"
   name="peridot_vga">
  <parameter name="V_TOTAL" value="806" />
  <parameter name="VIDEO_HACTIVE" value="480" />
  <parameter name="CSR_CLOCKFREQ" value="25000000" />
  <parameter name="FIFODEPTH_WIDTH" value="10" />
  <parameter name="DOTCLOCK_FREQUENCY" value="65.0" />
  <parameter name="V_SYNC" value="6" />
  <parameter name="DEVICE_FAMILY" value="Cyclone IV E" />
  <parameter name="VIDEO_HBACKP" value="0" />
  <parameter name="VIDEO_VACTIVE" value="272" />
  <parameter name="SUPPORT_RESOLUTION" value="3" />
  <parameter name="H_TOTAL" value="1344" />
  <parameter name="H_SYNC" value="136" />
  <parameter name="H_BACKP" value="160" />
  <parameter name="VIDEO_VBACKP" value="0" />
  <parameter name="PART_NAME" value="EP4CE6E22C8" />
  <parameter name="V_BACKP" value="29" />
  <parameter name="USE_AUDIOSTREAM" value="OFF" />
  <parameter name="VIDEO_HSYNC" value="40" />
  <parameter name="V_ACTIVE" value="768" />
  <parameter name="H_ACTIVE" value="1024" />
  <parameter name="PIXEL_DATAORDER" value="BYTE" />
  <parameter name="PCMSAMPLE_FREQUENCY" value="44100" />
  <parameter name="VIDEO_VSYNC" value="3" />
  <parameter name="BURSTCOUNT_WIDTH" value="8" />
  <parameter name="LINEOFFSETBYTES" value="2560" />
  <parameter name="VIDEO_HTOTAL" value="525" />
  <parameter name="INTERFACE_MODE" value="DVI" />
  <parameter name="SUPPORT_AUDIOSTREAM" value="0" />
  <parameter name="PIXEL_QUEUE" value="2" />
  <parameter name="FIFORESETCOUNT" value="10" />
  <parameter name="VIDEO_INTERFACE" value="DVI" />
  <parameter name="VIDEO_VTOTAL" value="288" />
  <parameter name="AVM_CLOCKFREQ" value="100000000" />
  <parameter name="VGACLOCK_FREQUENCY" value="65000000" />
  <parameter name="PIXEL_COLORORDER" value="YUV422" />
  <generatedFiles>
   <file
       path="C:/PROJECT/PERIDOT/c72_ubshield/fpga/dvp_capture/c4e_dvp_core/synthesis/submodules/peridot_vga.vhd"
       type="VHDL"
       attributes="TOP_LEVEL_FILE" />
   <file
       path="C:/PROJECT/PERIDOT/c72_ubshield/fpga/dvp_capture/c4e_dvp_core/synthesis/submodules/peridot_vga_csr.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="C:/PROJECT/PERIDOT/c72_ubshield/fpga/dvp_capture/c4e_dvp_core/synthesis/submodules/peridot_vga_avm.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="C:/PROJECT/PERIDOT/c72_ubshield/fpga/dvp_capture/c4e_dvp_core/synthesis/submodules/peridot_vga_yvu2rgb.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="C:/PROJECT/PERIDOT/c72_ubshield/fpga/dvp_capture/c4e_dvp_core/synthesis/submodules/peridot_vga_pixel.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="C:/PROJECT/PERIDOT/c72_ubshield/fpga/dvp_capture/c4e_dvp_core/synthesis/submodules/video_syncgen.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="C:/PROJECT/PERIDOT/c72_ubshield/fpga/dvp_capture/c4e_dvp_core/synthesis/submodules/hdmi_tx.vhd"
       type="VHDL"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/PROJECT/PERIDOT/peridot_peripherals/peridot_vga/peridot_vga_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="c4e_dvp_core" as="vga" />
  <messages>
   <message level="Debug" culprit="c4e_dvp_core">queue size: 12 starting:peridot_vga_controller "submodules/peridot_vga"</message>
   <message level="Info" culprit="vga"><![CDATA["<b>c4e_dvp_core</b>" instantiated <b>peridot_vga_controller</b> "<b>vga</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_mm_interconnect:20.1:AUTO_DEVICE=EP4CE6E22C8,AUTO_DEVICE_FAMILY=Cyclone IV E,AUTO_DEVICE_SPEEDGRADE=,COMPOSE_CONTENTS=add_instance {uart_to_avmm_bridge_avm_translator} {altera_merlin_master_translator};set_instance_parameter_value {uart_to_avmm_bridge_avm_translator} {AV_ADDRESS_W} {32};set_instance_parameter_value {uart_to_avmm_bridge_avm_translator} {AV_DATA_W} {32};set_instance_parameter_value {uart_to_avmm_bridge_avm_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {uart_to_avmm_bridge_avm_translator} {AV_BYTEENABLE_W} {4};set_instance_parameter_value {uart_to_avmm_bridge_avm_translator} {UAV_ADDRESS_W} {32};set_instance_parameter_value {uart_to_avmm_bridge_avm_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {uart_to_avmm_bridge_avm_translator} {AV_READLATENCY} {0};set_instance_parameter_value {uart_to_avmm_bridge_avm_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {uart_to_avmm_bridge_avm_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {uart_to_avmm_bridge_avm_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {uart_to_avmm_bridge_avm_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {uart_to_avmm_bridge_avm_translator} {USE_READDATA} {1};set_instance_parameter_value {uart_to_avmm_bridge_avm_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {uart_to_avmm_bridge_avm_translator} {USE_READ} {1};set_instance_parameter_value {uart_to_avmm_bridge_avm_translator} {USE_WRITE} {1};set_instance_parameter_value {uart_to_avmm_bridge_avm_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {uart_to_avmm_bridge_avm_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {uart_to_avmm_bridge_avm_translator} {USE_BYTEENABLE} {1};set_instance_parameter_value {uart_to_avmm_bridge_avm_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {uart_to_avmm_bridge_avm_translator} {USE_ADDRESS} {1};set_instance_parameter_value {uart_to_avmm_bridge_avm_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {uart_to_avmm_bridge_avm_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {uart_to_avmm_bridge_avm_translator} {USE_CLKEN} {0};set_instance_parameter_value {uart_to_avmm_bridge_avm_translator} {USE_READDATAVALID} {1};set_instance_parameter_value {uart_to_avmm_bridge_avm_translator} {USE_WAITREQUEST} {1};set_instance_parameter_value {uart_to_avmm_bridge_avm_translator} {USE_LOCK} {0};set_instance_parameter_value {uart_to_avmm_bridge_avm_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {uart_to_avmm_bridge_avm_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {uart_to_avmm_bridge_avm_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {uart_to_avmm_bridge_avm_translator} {AV_ADDRESS_SYMBOLS} {1};set_instance_parameter_value {uart_to_avmm_bridge_avm_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {uart_to_avmm_bridge_avm_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {uart_to_avmm_bridge_avm_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {uart_to_avmm_bridge_avm_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {uart_to_avmm_bridge_avm_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {64};set_instance_parameter_value {uart_to_avmm_bridge_avm_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {uart_to_avmm_bridge_avm_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {uart_to_avmm_bridge_avm_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {uart_to_avmm_bridge_avm_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {uart_to_avmm_bridge_avm_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {uart_to_avmm_bridge_avm_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {uart_to_avmm_bridge_avm_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {uart_to_avmm_bridge_avm_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {uart_to_avmm_bridge_avm_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {uart_to_avmm_bridge_avm_translator} {SYNC_RESET} {0};add_instance {vga_m1_translator} {altera_merlin_master_translator};set_instance_parameter_value {vga_m1_translator} {AV_ADDRESS_W} {32};set_instance_parameter_value {vga_m1_translator} {AV_DATA_W} {32};set_instance_parameter_value {vga_m1_translator} {AV_BURSTCOUNT_W} {9};set_instance_parameter_value {vga_m1_translator} {AV_BYTEENABLE_W} {4};set_instance_parameter_value {vga_m1_translator} {UAV_ADDRESS_W} {32};set_instance_parameter_value {vga_m1_translator} {UAV_BURSTCOUNT_W} {11};set_instance_parameter_value {vga_m1_translator} {AV_READLATENCY} {0};set_instance_parameter_value {vga_m1_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {vga_m1_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {vga_m1_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {vga_m1_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {vga_m1_translator} {USE_READDATA} {1};set_instance_parameter_value {vga_m1_translator} {USE_WRITEDATA} {0};set_instance_parameter_value {vga_m1_translator} {USE_READ} {1};set_instance_parameter_value {vga_m1_translator} {USE_WRITE} {0};set_instance_parameter_value {vga_m1_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {vga_m1_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {vga_m1_translator} {USE_BYTEENABLE} {0};set_instance_parameter_value {vga_m1_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {vga_m1_translator} {USE_ADDRESS} {1};set_instance_parameter_value {vga_m1_translator} {USE_BURSTCOUNT} {1};set_instance_parameter_value {vga_m1_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {vga_m1_translator} {USE_CLKEN} {0};set_instance_parameter_value {vga_m1_translator} {USE_READDATAVALID} {1};set_instance_parameter_value {vga_m1_translator} {USE_WAITREQUEST} {1};set_instance_parameter_value {vga_m1_translator} {USE_LOCK} {0};set_instance_parameter_value {vga_m1_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {vga_m1_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {vga_m1_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {vga_m1_translator} {AV_ADDRESS_SYMBOLS} {1};set_instance_parameter_value {vga_m1_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {vga_m1_translator} {AV_CONSTANT_BURST_BEHAVIOR} {1};set_instance_parameter_value {vga_m1_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {vga_m1_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {vga_m1_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {64};set_instance_parameter_value {vga_m1_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {vga_m1_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {vga_m1_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {vga_m1_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {vga_m1_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {vga_m1_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {vga_m1_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {vga_m1_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {vga_m1_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {vga_m1_translator} {SYNC_RESET} {0};add_instance {cam_m1_translator} {altera_merlin_master_translator};set_instance_parameter_value {cam_m1_translator} {AV_ADDRESS_W} {32};set_instance_parameter_value {cam_m1_translator} {AV_DATA_W} {32};set_instance_parameter_value {cam_m1_translator} {AV_BURSTCOUNT_W} {9};set_instance_parameter_value {cam_m1_translator} {AV_BYTEENABLE_W} {4};set_instance_parameter_value {cam_m1_translator} {UAV_ADDRESS_W} {32};set_instance_parameter_value {cam_m1_translator} {UAV_BURSTCOUNT_W} {11};set_instance_parameter_value {cam_m1_translator} {AV_READLATENCY} {0};set_instance_parameter_value {cam_m1_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {cam_m1_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {cam_m1_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {cam_m1_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {cam_m1_translator} {USE_READDATA} {0};set_instance_parameter_value {cam_m1_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {cam_m1_translator} {USE_READ} {0};set_instance_parameter_value {cam_m1_translator} {USE_WRITE} {1};set_instance_parameter_value {cam_m1_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {cam_m1_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {cam_m1_translator} {USE_BYTEENABLE} {1};set_instance_parameter_value {cam_m1_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {cam_m1_translator} {USE_ADDRESS} {1};set_instance_parameter_value {cam_m1_translator} {USE_BURSTCOUNT} {1};set_instance_parameter_value {cam_m1_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {cam_m1_translator} {USE_CLKEN} {0};set_instance_parameter_value {cam_m1_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {cam_m1_translator} {USE_WAITREQUEST} {1};set_instance_parameter_value {cam_m1_translator} {USE_LOCK} {0};set_instance_parameter_value {cam_m1_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {cam_m1_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {cam_m1_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {cam_m1_translator} {AV_ADDRESS_SYMBOLS} {1};set_instance_parameter_value {cam_m1_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {cam_m1_translator} {AV_CONSTANT_BURST_BEHAVIOR} {1};set_instance_parameter_value {cam_m1_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {cam_m1_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {cam_m1_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {64};set_instance_parameter_value {cam_m1_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {cam_m1_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {cam_m1_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {cam_m1_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {cam_m1_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {cam_m1_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {cam_m1_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {cam_m1_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {cam_m1_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {cam_m1_translator} {SYNC_RESET} {0};add_instance {peripheral_bridge_s0_translator} {altera_merlin_slave_translator};set_instance_parameter_value {peripheral_bridge_s0_translator} {AV_ADDRESS_W} {10};set_instance_parameter_value {peripheral_bridge_s0_translator} {AV_DATA_W} {32};set_instance_parameter_value {peripheral_bridge_s0_translator} {UAV_DATA_W} {32};set_instance_parameter_value {peripheral_bridge_s0_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {peripheral_bridge_s0_translator} {AV_BYTEENABLE_W} {4};set_instance_parameter_value {peripheral_bridge_s0_translator} {UAV_BYTEENABLE_W} {4};set_instance_parameter_value {peripheral_bridge_s0_translator} {UAV_ADDRESS_W} {32};set_instance_parameter_value {peripheral_bridge_s0_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {peripheral_bridge_s0_translator} {AV_READLATENCY} {0};set_instance_parameter_value {peripheral_bridge_s0_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {peripheral_bridge_s0_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {peripheral_bridge_s0_translator} {AV_READ_WAIT} {0};set_instance_parameter_value {peripheral_bridge_s0_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {peripheral_bridge_s0_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {peripheral_bridge_s0_translator} {USE_READDATA} {1};set_instance_parameter_value {peripheral_bridge_s0_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {peripheral_bridge_s0_translator} {USE_READ} {1};set_instance_parameter_value {peripheral_bridge_s0_translator} {USE_WRITE} {1};set_instance_parameter_value {peripheral_bridge_s0_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {peripheral_bridge_s0_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {peripheral_bridge_s0_translator} {USE_BYTEENABLE} {1};set_instance_parameter_value {peripheral_bridge_s0_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {peripheral_bridge_s0_translator} {USE_ADDRESS} {1};set_instance_parameter_value {peripheral_bridge_s0_translator} {USE_BURSTCOUNT} {1};set_instance_parameter_value {peripheral_bridge_s0_translator} {USE_READDATAVALID} {1};set_instance_parameter_value {peripheral_bridge_s0_translator} {USE_WAITREQUEST} {1};set_instance_parameter_value {peripheral_bridge_s0_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {peripheral_bridge_s0_translator} {USE_LOCK} {0};set_instance_parameter_value {peripheral_bridge_s0_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {peripheral_bridge_s0_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {peripheral_bridge_s0_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {peripheral_bridge_s0_translator} {USE_DEBUGACCESS} {1};set_instance_parameter_value {peripheral_bridge_s0_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {peripheral_bridge_s0_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {peripheral_bridge_s0_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {peripheral_bridge_s0_translator} {AV_ADDRESS_SYMBOLS} {1};set_instance_parameter_value {peripheral_bridge_s0_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {peripheral_bridge_s0_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {peripheral_bridge_s0_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {peripheral_bridge_s0_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {peripheral_bridge_s0_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {peripheral_bridge_s0_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {1};set_instance_parameter_value {peripheral_bridge_s0_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {peripheral_bridge_s0_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {peripheral_bridge_s0_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {peripheral_bridge_s0_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {peripheral_bridge_s0_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {peripheral_bridge_s0_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {peripheral_bridge_s0_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {peripheral_bridge_s0_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {peripheral_bridge_s0_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {peripheral_bridge_s0_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {peripheral_bridge_s0_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {sdram_s1_translator} {altera_merlin_slave_translator};set_instance_parameter_value {sdram_s1_translator} {AV_ADDRESS_W} {24};set_instance_parameter_value {sdram_s1_translator} {AV_DATA_W} {16};set_instance_parameter_value {sdram_s1_translator} {UAV_DATA_W} {16};set_instance_parameter_value {sdram_s1_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {sdram_s1_translator} {AV_BYTEENABLE_W} {2};set_instance_parameter_value {sdram_s1_translator} {UAV_BYTEENABLE_W} {2};set_instance_parameter_value {sdram_s1_translator} {UAV_ADDRESS_W} {32};set_instance_parameter_value {sdram_s1_translator} {UAV_BURSTCOUNT_W} {2};set_instance_parameter_value {sdram_s1_translator} {AV_READLATENCY} {0};set_instance_parameter_value {sdram_s1_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {sdram_s1_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {sdram_s1_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {sdram_s1_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {sdram_s1_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {sdram_s1_translator} {USE_READDATA} {1};set_instance_parameter_value {sdram_s1_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {sdram_s1_translator} {USE_READ} {1};set_instance_parameter_value {sdram_s1_translator} {USE_WRITE} {1};set_instance_parameter_value {sdram_s1_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {sdram_s1_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {sdram_s1_translator} {USE_BYTEENABLE} {1};set_instance_parameter_value {sdram_s1_translator} {USE_CHIPSELECT} {1};set_instance_parameter_value {sdram_s1_translator} {USE_ADDRESS} {1};set_instance_parameter_value {sdram_s1_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {sdram_s1_translator} {USE_READDATAVALID} {1};set_instance_parameter_value {sdram_s1_translator} {USE_WAITREQUEST} {1};set_instance_parameter_value {sdram_s1_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {sdram_s1_translator} {USE_LOCK} {0};set_instance_parameter_value {sdram_s1_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {sdram_s1_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {sdram_s1_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {sdram_s1_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {sdram_s1_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {sdram_s1_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {sdram_s1_translator} {AV_SYMBOLS_PER_WORD} {2};set_instance_parameter_value {sdram_s1_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {sdram_s1_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {sdram_s1_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {sdram_s1_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {sdram_s1_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {sdram_s1_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {sdram_s1_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {7};set_instance_parameter_value {sdram_s1_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {sdram_s1_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {sdram_s1_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {sdram_s1_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {sdram_s1_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {sdram_s1_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {sdram_s1_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {sdram_s1_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {sdram_s1_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {sdram_s1_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {sdram_s1_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {uart_to_avmm_bridge_avm_agent} {altera_merlin_master_agent};set_instance_parameter_value {uart_to_avmm_bridge_avm_agent} {PKT_ORI_BURST_SIZE_H} {111};set_instance_parameter_value {uart_to_avmm_bridge_avm_agent} {PKT_ORI_BURST_SIZE_L} {109};set_instance_parameter_value {uart_to_avmm_bridge_avm_agent} {PKT_RESPONSE_STATUS_H} {108};set_instance_parameter_value {uart_to_avmm_bridge_avm_agent} {PKT_RESPONSE_STATUS_L} {107};set_instance_parameter_value {uart_to_avmm_bridge_avm_agent} {PKT_QOS_H} {94};set_instance_parameter_value {uart_to_avmm_bridge_avm_agent} {PKT_QOS_L} {94};set_instance_parameter_value {uart_to_avmm_bridge_avm_agent} {PKT_DATA_SIDEBAND_H} {92};set_instance_parameter_value {uart_to_avmm_bridge_avm_agent} {PKT_DATA_SIDEBAND_L} {92};set_instance_parameter_value {uart_to_avmm_bridge_avm_agent} {PKT_ADDR_SIDEBAND_H} {91};set_instance_parameter_value {uart_to_avmm_bridge_avm_agent} {PKT_ADDR_SIDEBAND_L} {91};set_instance_parameter_value {uart_to_avmm_bridge_avm_agent} {PKT_BURST_TYPE_H} {90};set_instance_parameter_value {uart_to_avmm_bridge_avm_agent} {PKT_BURST_TYPE_L} {89};set_instance_parameter_value {uart_to_avmm_bridge_avm_agent} {PKT_CACHE_H} {106};set_instance_parameter_value {uart_to_avmm_bridge_avm_agent} {PKT_CACHE_L} {103};set_instance_parameter_value {uart_to_avmm_bridge_avm_agent} {PKT_THREAD_ID_H} {99};set_instance_parameter_value {uart_to_avmm_bridge_avm_agent} {PKT_THREAD_ID_L} {99};set_instance_parameter_value {uart_to_avmm_bridge_avm_agent} {PKT_BURST_SIZE_H} {88};set_instance_parameter_value {uart_to_avmm_bridge_avm_agent} {PKT_BURST_SIZE_L} {86};set_instance_parameter_value {uart_to_avmm_bridge_avm_agent} {PKT_TRANS_EXCLUSIVE} {73};set_instance_parameter_value {uart_to_avmm_bridge_avm_agent} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {uart_to_avmm_bridge_avm_agent} {PKT_BEGIN_BURST} {93};set_instance_parameter_value {uart_to_avmm_bridge_avm_agent} {PKT_PROTECTION_H} {102};set_instance_parameter_value {uart_to_avmm_bridge_avm_agent} {PKT_PROTECTION_L} {100};set_instance_parameter_value {uart_to_avmm_bridge_avm_agent} {PKT_BURSTWRAP_H} {85};set_instance_parameter_value {uart_to_avmm_bridge_avm_agent} {PKT_BURSTWRAP_L} {85};set_instance_parameter_value {uart_to_avmm_bridge_avm_agent} {PKT_BYTE_CNT_H} {84};set_instance_parameter_value {uart_to_avmm_bridge_avm_agent} {PKT_BYTE_CNT_L} {74};set_instance_parameter_value {uart_to_avmm_bridge_avm_agent} {PKT_ADDR_H} {67};set_instance_parameter_value {uart_to_avmm_bridge_avm_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {uart_to_avmm_bridge_avm_agent} {PKT_TRANS_COMPRESSED_READ} {68};set_instance_parameter_value {uart_to_avmm_bridge_avm_agent} {PKT_TRANS_POSTED} {69};set_instance_parameter_value {uart_to_avmm_bridge_avm_agent} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {uart_to_avmm_bridge_avm_agent} {PKT_TRANS_READ} {71};set_instance_parameter_value {uart_to_avmm_bridge_avm_agent} {PKT_DATA_H} {31};set_instance_parameter_value {uart_to_avmm_bridge_avm_agent} {PKT_DATA_L} {0};set_instance_parameter_value {uart_to_avmm_bridge_avm_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {uart_to_avmm_bridge_avm_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {uart_to_avmm_bridge_avm_agent} {PKT_SRC_ID_H} {96};set_instance_parameter_value {uart_to_avmm_bridge_avm_agent} {PKT_SRC_ID_L} {95};set_instance_parameter_value {uart_to_avmm_bridge_avm_agent} {PKT_DEST_ID_H} {98};set_instance_parameter_value {uart_to_avmm_bridge_avm_agent} {PKT_DEST_ID_L} {97};set_instance_parameter_value {uart_to_avmm_bridge_avm_agent} {ST_DATA_W} {112};set_instance_parameter_value {uart_to_avmm_bridge_avm_agent} {ST_CHANNEL_W} {3};set_instance_parameter_value {uart_to_avmm_bridge_avm_agent} {AV_BURSTCOUNT_W} {3};set_instance_parameter_value {uart_to_avmm_bridge_avm_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {uart_to_avmm_bridge_avm_agent} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {uart_to_avmm_bridge_avm_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(111:109) response_status(108:107) cache(106:103) protection(102:100) thread_id(99) dest_id(98:97) src_id(96:95) qos(94) begin_burst(93) data_sideband(92) addr_sideband(91) burst_type(90:89) burst_size(88:86) burstwrap(85) byte_cnt(84:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {uart_to_avmm_bridge_avm_agent} {ADDR_MAP} {&lt;?xml version=&quot;1.0&quot; encoding=&quot;UTF-8&quot;?&gt;
&lt;address_map&gt;
 &lt;slave
   id=&quot;0&quot;
   name=&quot;peripheral_bridge_s0_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000010000000&quot;
   end=&quot;0x00000000010000400&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;1&quot;
   name=&quot;sdram_s1_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000000000&quot;
   end=&quot;0x00000000002000000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
&lt;/address_map&gt;
};set_instance_parameter_value {uart_to_avmm_bridge_avm_agent} {SUPPRESS_0_BYTEEN_RSP} {0};set_instance_parameter_value {uart_to_avmm_bridge_avm_agent} {ID} {1};set_instance_parameter_value {uart_to_avmm_bridge_avm_agent} {BURSTWRAP_VALUE} {1};set_instance_parameter_value {uart_to_avmm_bridge_avm_agent} {CACHE_VALUE} {0};set_instance_parameter_value {uart_to_avmm_bridge_avm_agent} {SECURE_ACCESS_BIT} {1};set_instance_parameter_value {uart_to_avmm_bridge_avm_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {uart_to_avmm_bridge_avm_agent} {USE_WRITERESPONSE} {0};add_instance {vga_m1_agent} {altera_merlin_master_agent};set_instance_parameter_value {vga_m1_agent} {PKT_ORI_BURST_SIZE_H} {111};set_instance_parameter_value {vga_m1_agent} {PKT_ORI_BURST_SIZE_L} {109};set_instance_parameter_value {vga_m1_agent} {PKT_RESPONSE_STATUS_H} {108};set_instance_parameter_value {vga_m1_agent} {PKT_RESPONSE_STATUS_L} {107};set_instance_parameter_value {vga_m1_agent} {PKT_QOS_H} {94};set_instance_parameter_value {vga_m1_agent} {PKT_QOS_L} {94};set_instance_parameter_value {vga_m1_agent} {PKT_DATA_SIDEBAND_H} {92};set_instance_parameter_value {vga_m1_agent} {PKT_DATA_SIDEBAND_L} {92};set_instance_parameter_value {vga_m1_agent} {PKT_ADDR_SIDEBAND_H} {91};set_instance_parameter_value {vga_m1_agent} {PKT_ADDR_SIDEBAND_L} {91};set_instance_parameter_value {vga_m1_agent} {PKT_BURST_TYPE_H} {90};set_instance_parameter_value {vga_m1_agent} {PKT_BURST_TYPE_L} {89};set_instance_parameter_value {vga_m1_agent} {PKT_CACHE_H} {106};set_instance_parameter_value {vga_m1_agent} {PKT_CACHE_L} {103};set_instance_parameter_value {vga_m1_agent} {PKT_THREAD_ID_H} {99};set_instance_parameter_value {vga_m1_agent} {PKT_THREAD_ID_L} {99};set_instance_parameter_value {vga_m1_agent} {PKT_BURST_SIZE_H} {88};set_instance_parameter_value {vga_m1_agent} {PKT_BURST_SIZE_L} {86};set_instance_parameter_value {vga_m1_agent} {PKT_TRANS_EXCLUSIVE} {73};set_instance_parameter_value {vga_m1_agent} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {vga_m1_agent} {PKT_BEGIN_BURST} {93};set_instance_parameter_value {vga_m1_agent} {PKT_PROTECTION_H} {102};set_instance_parameter_value {vga_m1_agent} {PKT_PROTECTION_L} {100};set_instance_parameter_value {vga_m1_agent} {PKT_BURSTWRAP_H} {85};set_instance_parameter_value {vga_m1_agent} {PKT_BURSTWRAP_L} {85};set_instance_parameter_value {vga_m1_agent} {PKT_BYTE_CNT_H} {84};set_instance_parameter_value {vga_m1_agent} {PKT_BYTE_CNT_L} {74};set_instance_parameter_value {vga_m1_agent} {PKT_ADDR_H} {67};set_instance_parameter_value {vga_m1_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {vga_m1_agent} {PKT_TRANS_COMPRESSED_READ} {68};set_instance_parameter_value {vga_m1_agent} {PKT_TRANS_POSTED} {69};set_instance_parameter_value {vga_m1_agent} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {vga_m1_agent} {PKT_TRANS_READ} {71};set_instance_parameter_value {vga_m1_agent} {PKT_DATA_H} {31};set_instance_parameter_value {vga_m1_agent} {PKT_DATA_L} {0};set_instance_parameter_value {vga_m1_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {vga_m1_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {vga_m1_agent} {PKT_SRC_ID_H} {96};set_instance_parameter_value {vga_m1_agent} {PKT_SRC_ID_L} {95};set_instance_parameter_value {vga_m1_agent} {PKT_DEST_ID_H} {98};set_instance_parameter_value {vga_m1_agent} {PKT_DEST_ID_L} {97};set_instance_parameter_value {vga_m1_agent} {ST_DATA_W} {112};set_instance_parameter_value {vga_m1_agent} {ST_CHANNEL_W} {3};set_instance_parameter_value {vga_m1_agent} {AV_BURSTCOUNT_W} {11};set_instance_parameter_value {vga_m1_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {vga_m1_agent} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {vga_m1_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(111:109) response_status(108:107) cache(106:103) protection(102:100) thread_id(99) dest_id(98:97) src_id(96:95) qos(94) begin_burst(93) data_sideband(92) addr_sideband(91) burst_type(90:89) burst_size(88:86) burstwrap(85) byte_cnt(84:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {vga_m1_agent} {ADDR_MAP} {&lt;?xml version=&quot;1.0&quot; encoding=&quot;UTF-8&quot;?&gt;
&lt;address_map&gt;
 &lt;slave
   id=&quot;1&quot;
   name=&quot;sdram_s1_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000000000&quot;
   end=&quot;0x00000000002000000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
&lt;/address_map&gt;
};set_instance_parameter_value {vga_m1_agent} {SUPPRESS_0_BYTEEN_RSP} {0};set_instance_parameter_value {vga_m1_agent} {ID} {2};set_instance_parameter_value {vga_m1_agent} {BURSTWRAP_VALUE} {1};set_instance_parameter_value {vga_m1_agent} {CACHE_VALUE} {0};set_instance_parameter_value {vga_m1_agent} {SECURE_ACCESS_BIT} {1};set_instance_parameter_value {vga_m1_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {vga_m1_agent} {USE_WRITERESPONSE} {0};add_instance {cam_m1_agent} {altera_merlin_master_agent};set_instance_parameter_value {cam_m1_agent} {PKT_ORI_BURST_SIZE_H} {111};set_instance_parameter_value {cam_m1_agent} {PKT_ORI_BURST_SIZE_L} {109};set_instance_parameter_value {cam_m1_agent} {PKT_RESPONSE_STATUS_H} {108};set_instance_parameter_value {cam_m1_agent} {PKT_RESPONSE_STATUS_L} {107};set_instance_parameter_value {cam_m1_agent} {PKT_QOS_H} {94};set_instance_parameter_value {cam_m1_agent} {PKT_QOS_L} {94};set_instance_parameter_value {cam_m1_agent} {PKT_DATA_SIDEBAND_H} {92};set_instance_parameter_value {cam_m1_agent} {PKT_DATA_SIDEBAND_L} {92};set_instance_parameter_value {cam_m1_agent} {PKT_ADDR_SIDEBAND_H} {91};set_instance_parameter_value {cam_m1_agent} {PKT_ADDR_SIDEBAND_L} {91};set_instance_parameter_value {cam_m1_agent} {PKT_BURST_TYPE_H} {90};set_instance_parameter_value {cam_m1_agent} {PKT_BURST_TYPE_L} {89};set_instance_parameter_value {cam_m1_agent} {PKT_CACHE_H} {106};set_instance_parameter_value {cam_m1_agent} {PKT_CACHE_L} {103};set_instance_parameter_value {cam_m1_agent} {PKT_THREAD_ID_H} {99};set_instance_parameter_value {cam_m1_agent} {PKT_THREAD_ID_L} {99};set_instance_parameter_value {cam_m1_agent} {PKT_BURST_SIZE_H} {88};set_instance_parameter_value {cam_m1_agent} {PKT_BURST_SIZE_L} {86};set_instance_parameter_value {cam_m1_agent} {PKT_TRANS_EXCLUSIVE} {73};set_instance_parameter_value {cam_m1_agent} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {cam_m1_agent} {PKT_BEGIN_BURST} {93};set_instance_parameter_value {cam_m1_agent} {PKT_PROTECTION_H} {102};set_instance_parameter_value {cam_m1_agent} {PKT_PROTECTION_L} {100};set_instance_parameter_value {cam_m1_agent} {PKT_BURSTWRAP_H} {85};set_instance_parameter_value {cam_m1_agent} {PKT_BURSTWRAP_L} {85};set_instance_parameter_value {cam_m1_agent} {PKT_BYTE_CNT_H} {84};set_instance_parameter_value {cam_m1_agent} {PKT_BYTE_CNT_L} {74};set_instance_parameter_value {cam_m1_agent} {PKT_ADDR_H} {67};set_instance_parameter_value {cam_m1_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {cam_m1_agent} {PKT_TRANS_COMPRESSED_READ} {68};set_instance_parameter_value {cam_m1_agent} {PKT_TRANS_POSTED} {69};set_instance_parameter_value {cam_m1_agent} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {cam_m1_agent} {PKT_TRANS_READ} {71};set_instance_parameter_value {cam_m1_agent} {PKT_DATA_H} {31};set_instance_parameter_value {cam_m1_agent} {PKT_DATA_L} {0};set_instance_parameter_value {cam_m1_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {cam_m1_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {cam_m1_agent} {PKT_SRC_ID_H} {96};set_instance_parameter_value {cam_m1_agent} {PKT_SRC_ID_L} {95};set_instance_parameter_value {cam_m1_agent} {PKT_DEST_ID_H} {98};set_instance_parameter_value {cam_m1_agent} {PKT_DEST_ID_L} {97};set_instance_parameter_value {cam_m1_agent} {ST_DATA_W} {112};set_instance_parameter_value {cam_m1_agent} {ST_CHANNEL_W} {3};set_instance_parameter_value {cam_m1_agent} {AV_BURSTCOUNT_W} {11};set_instance_parameter_value {cam_m1_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {cam_m1_agent} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {cam_m1_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(111:109) response_status(108:107) cache(106:103) protection(102:100) thread_id(99) dest_id(98:97) src_id(96:95) qos(94) begin_burst(93) data_sideband(92) addr_sideband(91) burst_type(90:89) burst_size(88:86) burstwrap(85) byte_cnt(84:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {cam_m1_agent} {ADDR_MAP} {&lt;?xml version=&quot;1.0&quot; encoding=&quot;UTF-8&quot;?&gt;
&lt;address_map&gt;
 &lt;slave
   id=&quot;1&quot;
   name=&quot;sdram_s1_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000000000&quot;
   end=&quot;0x00000000002000000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
&lt;/address_map&gt;
};set_instance_parameter_value {cam_m1_agent} {SUPPRESS_0_BYTEEN_RSP} {0};set_instance_parameter_value {cam_m1_agent} {ID} {0};set_instance_parameter_value {cam_m1_agent} {BURSTWRAP_VALUE} {1};set_instance_parameter_value {cam_m1_agent} {CACHE_VALUE} {0};set_instance_parameter_value {cam_m1_agent} {SECURE_ACCESS_BIT} {1};set_instance_parameter_value {cam_m1_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {cam_m1_agent} {USE_WRITERESPONSE} {0};add_instance {peripheral_bridge_s0_agent} {altera_merlin_slave_agent};set_instance_parameter_value {peripheral_bridge_s0_agent} {PKT_ORI_BURST_SIZE_H} {111};set_instance_parameter_value {peripheral_bridge_s0_agent} {PKT_ORI_BURST_SIZE_L} {109};set_instance_parameter_value {peripheral_bridge_s0_agent} {PKT_RESPONSE_STATUS_H} {108};set_instance_parameter_value {peripheral_bridge_s0_agent} {PKT_RESPONSE_STATUS_L} {107};set_instance_parameter_value {peripheral_bridge_s0_agent} {PKT_BURST_SIZE_H} {88};set_instance_parameter_value {peripheral_bridge_s0_agent} {PKT_BURST_SIZE_L} {86};set_instance_parameter_value {peripheral_bridge_s0_agent} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {peripheral_bridge_s0_agent} {PKT_BEGIN_BURST} {93};set_instance_parameter_value {peripheral_bridge_s0_agent} {PKT_PROTECTION_H} {102};set_instance_parameter_value {peripheral_bridge_s0_agent} {PKT_PROTECTION_L} {100};set_instance_parameter_value {peripheral_bridge_s0_agent} {PKT_BURSTWRAP_H} {85};set_instance_parameter_value {peripheral_bridge_s0_agent} {PKT_BURSTWRAP_L} {85};set_instance_parameter_value {peripheral_bridge_s0_agent} {PKT_BYTE_CNT_H} {84};set_instance_parameter_value {peripheral_bridge_s0_agent} {PKT_BYTE_CNT_L} {74};set_instance_parameter_value {peripheral_bridge_s0_agent} {PKT_ADDR_H} {67};set_instance_parameter_value {peripheral_bridge_s0_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {peripheral_bridge_s0_agent} {PKT_TRANS_COMPRESSED_READ} {68};set_instance_parameter_value {peripheral_bridge_s0_agent} {PKT_TRANS_POSTED} {69};set_instance_parameter_value {peripheral_bridge_s0_agent} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {peripheral_bridge_s0_agent} {PKT_TRANS_READ} {71};set_instance_parameter_value {peripheral_bridge_s0_agent} {PKT_DATA_H} {31};set_instance_parameter_value {peripheral_bridge_s0_agent} {PKT_DATA_L} {0};set_instance_parameter_value {peripheral_bridge_s0_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {peripheral_bridge_s0_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {peripheral_bridge_s0_agent} {PKT_SRC_ID_H} {96};set_instance_parameter_value {peripheral_bridge_s0_agent} {PKT_SRC_ID_L} {95};set_instance_parameter_value {peripheral_bridge_s0_agent} {PKT_DEST_ID_H} {98};set_instance_parameter_value {peripheral_bridge_s0_agent} {PKT_DEST_ID_L} {97};set_instance_parameter_value {peripheral_bridge_s0_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {peripheral_bridge_s0_agent} {ST_CHANNEL_W} {3};set_instance_parameter_value {peripheral_bridge_s0_agent} {ST_DATA_W} {112};set_instance_parameter_value {peripheral_bridge_s0_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {peripheral_bridge_s0_agent} {AVS_BURSTCOUNT_W} {3};set_instance_parameter_value {peripheral_bridge_s0_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {peripheral_bridge_s0_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(111:109) response_status(108:107) cache(106:103) protection(102:100) thread_id(99) dest_id(98:97) src_id(96:95) qos(94) begin_burst(93) data_sideband(92) addr_sideband(91) burst_type(90:89) burst_size(88:86) burstwrap(85) byte_cnt(84:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {peripheral_bridge_s0_agent} {SUPPRESS_0_BYTEEN_CMD} {0};set_instance_parameter_value {peripheral_bridge_s0_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {peripheral_bridge_s0_agent} {MAX_BYTE_CNT} {4};set_instance_parameter_value {peripheral_bridge_s0_agent} {MAX_BURSTWRAP} {1};set_instance_parameter_value {peripheral_bridge_s0_agent} {ID} {0};set_instance_parameter_value {peripheral_bridge_s0_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {peripheral_bridge_s0_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {peripheral_bridge_s0_agent} {ECC_ENABLE} {0};add_instance {peripheral_bridge_s0_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {peripheral_bridge_s0_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {peripheral_bridge_s0_agent_rsp_fifo} {BITS_PER_SYMBOL} {113};set_instance_parameter_value {peripheral_bridge_s0_agent_rsp_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {peripheral_bridge_s0_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {peripheral_bridge_s0_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {peripheral_bridge_s0_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {peripheral_bridge_s0_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {peripheral_bridge_s0_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {peripheral_bridge_s0_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {peripheral_bridge_s0_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {peripheral_bridge_s0_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {peripheral_bridge_s0_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {peripheral_bridge_s0_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {peripheral_bridge_s0_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {peripheral_bridge_s0_agent_rdata_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {peripheral_bridge_s0_agent_rdata_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {peripheral_bridge_s0_agent_rdata_fifo} {BITS_PER_SYMBOL} {34};set_instance_parameter_value {peripheral_bridge_s0_agent_rdata_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {peripheral_bridge_s0_agent_rdata_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {peripheral_bridge_s0_agent_rdata_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {peripheral_bridge_s0_agent_rdata_fifo} {USE_PACKETS} {0};set_instance_parameter_value {peripheral_bridge_s0_agent_rdata_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {peripheral_bridge_s0_agent_rdata_fifo} {EMPTY_LATENCY} {0};set_instance_parameter_value {peripheral_bridge_s0_agent_rdata_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {peripheral_bridge_s0_agent_rdata_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {peripheral_bridge_s0_agent_rdata_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {peripheral_bridge_s0_agent_rdata_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {peripheral_bridge_s0_agent_rdata_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {peripheral_bridge_s0_agent_rdata_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {sdram_s1_agent} {altera_merlin_slave_agent};set_instance_parameter_value {sdram_s1_agent} {PKT_ORI_BURST_SIZE_H} {93};set_instance_parameter_value {sdram_s1_agent} {PKT_ORI_BURST_SIZE_L} {91};set_instance_parameter_value {sdram_s1_agent} {PKT_RESPONSE_STATUS_H} {90};set_instance_parameter_value {sdram_s1_agent} {PKT_RESPONSE_STATUS_L} {89};set_instance_parameter_value {sdram_s1_agent} {PKT_BURST_SIZE_H} {70};set_instance_parameter_value {sdram_s1_agent} {PKT_BURST_SIZE_L} {68};set_instance_parameter_value {sdram_s1_agent} {PKT_TRANS_LOCK} {54};set_instance_parameter_value {sdram_s1_agent} {PKT_BEGIN_BURST} {75};set_instance_parameter_value {sdram_s1_agent} {PKT_PROTECTION_H} {84};set_instance_parameter_value {sdram_s1_agent} {PKT_PROTECTION_L} {82};set_instance_parameter_value {sdram_s1_agent} {PKT_BURSTWRAP_H} {67};set_instance_parameter_value {sdram_s1_agent} {PKT_BURSTWRAP_L} {67};set_instance_parameter_value {sdram_s1_agent} {PKT_BYTE_CNT_H} {66};set_instance_parameter_value {sdram_s1_agent} {PKT_BYTE_CNT_L} {56};set_instance_parameter_value {sdram_s1_agent} {PKT_ADDR_H} {49};set_instance_parameter_value {sdram_s1_agent} {PKT_ADDR_L} {18};set_instance_parameter_value {sdram_s1_agent} {PKT_TRANS_COMPRESSED_READ} {50};set_instance_parameter_value {sdram_s1_agent} {PKT_TRANS_POSTED} {51};set_instance_parameter_value {sdram_s1_agent} {PKT_TRANS_WRITE} {52};set_instance_parameter_value {sdram_s1_agent} {PKT_TRANS_READ} {53};set_instance_parameter_value {sdram_s1_agent} {PKT_DATA_H} {15};set_instance_parameter_value {sdram_s1_agent} {PKT_DATA_L} {0};set_instance_parameter_value {sdram_s1_agent} {PKT_BYTEEN_H} {17};set_instance_parameter_value {sdram_s1_agent} {PKT_BYTEEN_L} {16};set_instance_parameter_value {sdram_s1_agent} {PKT_SRC_ID_H} {78};set_instance_parameter_value {sdram_s1_agent} {PKT_SRC_ID_L} {77};set_instance_parameter_value {sdram_s1_agent} {PKT_DEST_ID_H} {80};set_instance_parameter_value {sdram_s1_agent} {PKT_DEST_ID_L} {79};set_instance_parameter_value {sdram_s1_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {sdram_s1_agent} {ST_CHANNEL_W} {3};set_instance_parameter_value {sdram_s1_agent} {ST_DATA_W} {94};set_instance_parameter_value {sdram_s1_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {sdram_s1_agent} {AVS_BURSTCOUNT_W} {2};set_instance_parameter_value {sdram_s1_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {sdram_s1_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(93:91) response_status(90:89) cache(88:85) protection(84:82) thread_id(81) dest_id(80:79) src_id(78:77) qos(76) begin_burst(75) data_sideband(74) addr_sideband(73) burst_type(72:71) burst_size(70:68) burstwrap(67) byte_cnt(66:56) trans_exclusive(55) trans_lock(54) trans_read(53) trans_write(52) trans_posted(51) trans_compressed_read(50) addr(49:18) byteen(17:16) data(15:0)};set_instance_parameter_value {sdram_s1_agent} {SUPPRESS_0_BYTEEN_CMD} {1};set_instance_parameter_value {sdram_s1_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {sdram_s1_agent} {MAX_BYTE_CNT} {2};set_instance_parameter_value {sdram_s1_agent} {MAX_BURSTWRAP} {1};set_instance_parameter_value {sdram_s1_agent} {ID} {1};set_instance_parameter_value {sdram_s1_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {sdram_s1_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {sdram_s1_agent} {ECC_ENABLE} {0};add_instance {sdram_s1_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {sdram_s1_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {sdram_s1_agent_rsp_fifo} {BITS_PER_SYMBOL} {95};set_instance_parameter_value {sdram_s1_agent_rsp_fifo} {FIFO_DEPTH} {8};set_instance_parameter_value {sdram_s1_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {sdram_s1_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {sdram_s1_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {sdram_s1_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {sdram_s1_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {sdram_s1_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {sdram_s1_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {sdram_s1_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {sdram_s1_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {sdram_s1_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {sdram_s1_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {sdram_s1_agent_rdata_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {sdram_s1_agent_rdata_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {sdram_s1_agent_rdata_fifo} {BITS_PER_SYMBOL} {18};set_instance_parameter_value {sdram_s1_agent_rdata_fifo} {FIFO_DEPTH} {8};set_instance_parameter_value {sdram_s1_agent_rdata_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {sdram_s1_agent_rdata_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {sdram_s1_agent_rdata_fifo} {USE_PACKETS} {0};set_instance_parameter_value {sdram_s1_agent_rdata_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {sdram_s1_agent_rdata_fifo} {EMPTY_LATENCY} {3};set_instance_parameter_value {sdram_s1_agent_rdata_fifo} {USE_MEMORY_BLOCKS} {1};set_instance_parameter_value {sdram_s1_agent_rdata_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {sdram_s1_agent_rdata_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {sdram_s1_agent_rdata_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {sdram_s1_agent_rdata_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {sdram_s1_agent_rdata_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {router} {altera_merlin_router};set_instance_parameter_value {router} {DESTINATION_ID} {1 0 };set_instance_parameter_value {router} {CHANNEL_ID} {10 01 };set_instance_parameter_value {router} {TYPE_OF_TRANSACTION} {both both };set_instance_parameter_value {router} {START_ADDRESS} {0x0 0x10000000 };set_instance_parameter_value {router} {END_ADDRESS} {0x2000000 0x10000400 };set_instance_parameter_value {router} {NON_SECURED_TAG} {1 1 };set_instance_parameter_value {router} {SECURED_RANGE_PAIRS} {0 0 };set_instance_parameter_value {router} {SECURED_RANGE_LIST} {0 0 };set_instance_parameter_value {router} {SPAN_OFFSET} {};set_instance_parameter_value {router} {PKT_ADDR_H} {67};set_instance_parameter_value {router} {PKT_ADDR_L} {36};set_instance_parameter_value {router} {PKT_PROTECTION_H} {102};set_instance_parameter_value {router} {PKT_PROTECTION_L} {100};set_instance_parameter_value {router} {PKT_DEST_ID_H} {98};set_instance_parameter_value {router} {PKT_DEST_ID_L} {97};set_instance_parameter_value {router} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {router} {PKT_TRANS_READ} {71};set_instance_parameter_value {router} {ST_DATA_W} {112};set_instance_parameter_value {router} {ST_CHANNEL_W} {3};set_instance_parameter_value {router} {DECODER_TYPE} {0};set_instance_parameter_value {router} {DEFAULT_CHANNEL} {1};set_instance_parameter_value {router} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router} {DEFAULT_DESTID} {1};set_instance_parameter_value {router} {MERLIN_PACKET_FORMAT} {ori_burst_size(111:109) response_status(108:107) cache(106:103) protection(102:100) thread_id(99) dest_id(98:97) src_id(96:95) qos(94) begin_burst(93) data_sideband(92) addr_sideband(91) burst_type(90:89) burst_size(88:86) burstwrap(85) byte_cnt(84:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router} {MEMORY_ALIASING_DECODE} {0};add_instance {router_001} {altera_merlin_router};set_instance_parameter_value {router_001} {DESTINATION_ID} {1 };set_instance_parameter_value {router_001} {CHANNEL_ID} {1 };set_instance_parameter_value {router_001} {TYPE_OF_TRANSACTION} {both };set_instance_parameter_value {router_001} {START_ADDRESS} {0x0 };set_instance_parameter_value {router_001} {END_ADDRESS} {0x2000000 };set_instance_parameter_value {router_001} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router_001} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router_001} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router_001} {SPAN_OFFSET} {};set_instance_parameter_value {router_001} {PKT_ADDR_H} {67};set_instance_parameter_value {router_001} {PKT_ADDR_L} {36};set_instance_parameter_value {router_001} {PKT_PROTECTION_H} {102};set_instance_parameter_value {router_001} {PKT_PROTECTION_L} {100};set_instance_parameter_value {router_001} {PKT_DEST_ID_H} {98};set_instance_parameter_value {router_001} {PKT_DEST_ID_L} {97};set_instance_parameter_value {router_001} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {router_001} {PKT_TRANS_READ} {71};set_instance_parameter_value {router_001} {ST_DATA_W} {112};set_instance_parameter_value {router_001} {ST_CHANNEL_W} {3};set_instance_parameter_value {router_001} {DECODER_TYPE} {0};set_instance_parameter_value {router_001} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_001} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_001} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_001} {DEFAULT_DESTID} {1};set_instance_parameter_value {router_001} {MERLIN_PACKET_FORMAT} {ori_burst_size(111:109) response_status(108:107) cache(106:103) protection(102:100) thread_id(99) dest_id(98:97) src_id(96:95) qos(94) begin_burst(93) data_sideband(92) addr_sideband(91) burst_type(90:89) burst_size(88:86) burstwrap(85) byte_cnt(84:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_001} {MEMORY_ALIASING_DECODE} {0};add_instance {router_002} {altera_merlin_router};set_instance_parameter_value {router_002} {DESTINATION_ID} {1 };set_instance_parameter_value {router_002} {CHANNEL_ID} {1 };set_instance_parameter_value {router_002} {TYPE_OF_TRANSACTION} {both };set_instance_parameter_value {router_002} {START_ADDRESS} {0x0 };set_instance_parameter_value {router_002} {END_ADDRESS} {0x2000000 };set_instance_parameter_value {router_002} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router_002} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router_002} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router_002} {SPAN_OFFSET} {};set_instance_parameter_value {router_002} {PKT_ADDR_H} {67};set_instance_parameter_value {router_002} {PKT_ADDR_L} {36};set_instance_parameter_value {router_002} {PKT_PROTECTION_H} {102};set_instance_parameter_value {router_002} {PKT_PROTECTION_L} {100};set_instance_parameter_value {router_002} {PKT_DEST_ID_H} {98};set_instance_parameter_value {router_002} {PKT_DEST_ID_L} {97};set_instance_parameter_value {router_002} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {router_002} {PKT_TRANS_READ} {71};set_instance_parameter_value {router_002} {ST_DATA_W} {112};set_instance_parameter_value {router_002} {ST_CHANNEL_W} {3};set_instance_parameter_value {router_002} {DECODER_TYPE} {0};set_instance_parameter_value {router_002} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_002} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_002} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_002} {DEFAULT_DESTID} {1};set_instance_parameter_value {router_002} {MERLIN_PACKET_FORMAT} {ori_burst_size(111:109) response_status(108:107) cache(106:103) protection(102:100) thread_id(99) dest_id(98:97) src_id(96:95) qos(94) begin_burst(93) data_sideband(92) addr_sideband(91) burst_type(90:89) burst_size(88:86) burstwrap(85) byte_cnt(84:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_002} {MEMORY_ALIASING_DECODE} {0};add_instance {router_003} {altera_merlin_router};set_instance_parameter_value {router_003} {DESTINATION_ID} {1 };set_instance_parameter_value {router_003} {CHANNEL_ID} {1 };set_instance_parameter_value {router_003} {TYPE_OF_TRANSACTION} {both };set_instance_parameter_value {router_003} {START_ADDRESS} {0x0 };set_instance_parameter_value {router_003} {END_ADDRESS} {0x0 };set_instance_parameter_value {router_003} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router_003} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router_003} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router_003} {SPAN_OFFSET} {};set_instance_parameter_value {router_003} {PKT_ADDR_H} {67};set_instance_parameter_value {router_003} {PKT_ADDR_L} {36};set_instance_parameter_value {router_003} {PKT_PROTECTION_H} {102};set_instance_parameter_value {router_003} {PKT_PROTECTION_L} {100};set_instance_parameter_value {router_003} {PKT_DEST_ID_H} {98};set_instance_parameter_value {router_003} {PKT_DEST_ID_L} {97};set_instance_parameter_value {router_003} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {router_003} {PKT_TRANS_READ} {71};set_instance_parameter_value {router_003} {ST_DATA_W} {112};set_instance_parameter_value {router_003} {ST_CHANNEL_W} {3};set_instance_parameter_value {router_003} {DECODER_TYPE} {1};set_instance_parameter_value {router_003} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_003} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_003} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_003} {DEFAULT_DESTID} {1};set_instance_parameter_value {router_003} {MERLIN_PACKET_FORMAT} {ori_burst_size(111:109) response_status(108:107) cache(106:103) protection(102:100) thread_id(99) dest_id(98:97) src_id(96:95) qos(94) begin_burst(93) data_sideband(92) addr_sideband(91) burst_type(90:89) burst_size(88:86) burstwrap(85) byte_cnt(84:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_003} {MEMORY_ALIASING_DECODE} {0};add_instance {router_004} {altera_merlin_router};set_instance_parameter_value {router_004} {DESTINATION_ID} {1 2 0 };set_instance_parameter_value {router_004} {CHANNEL_ID} {001 010 100 };set_instance_parameter_value {router_004} {TYPE_OF_TRANSACTION} {both read write };set_instance_parameter_value {router_004} {START_ADDRESS} {0x0 0x0 0x0 };set_instance_parameter_value {router_004} {END_ADDRESS} {0x0 0x0 0x0 };set_instance_parameter_value {router_004} {NON_SECURED_TAG} {1 1 1 };set_instance_parameter_value {router_004} {SECURED_RANGE_PAIRS} {0 0 0 };set_instance_parameter_value {router_004} {SECURED_RANGE_LIST} {0 0 0 };set_instance_parameter_value {router_004} {SPAN_OFFSET} {};set_instance_parameter_value {router_004} {PKT_ADDR_H} {49};set_instance_parameter_value {router_004} {PKT_ADDR_L} {18};set_instance_parameter_value {router_004} {PKT_PROTECTION_H} {84};set_instance_parameter_value {router_004} {PKT_PROTECTION_L} {82};set_instance_parameter_value {router_004} {PKT_DEST_ID_H} {80};set_instance_parameter_value {router_004} {PKT_DEST_ID_L} {79};set_instance_parameter_value {router_004} {PKT_TRANS_WRITE} {52};set_instance_parameter_value {router_004} {PKT_TRANS_READ} {53};set_instance_parameter_value {router_004} {ST_DATA_W} {94};set_instance_parameter_value {router_004} {ST_CHANNEL_W} {3};set_instance_parameter_value {router_004} {DECODER_TYPE} {1};set_instance_parameter_value {router_004} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_004} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_004} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_004} {DEFAULT_DESTID} {1};set_instance_parameter_value {router_004} {MERLIN_PACKET_FORMAT} {ori_burst_size(93:91) response_status(90:89) cache(88:85) protection(84:82) thread_id(81) dest_id(80:79) src_id(78:77) qos(76) begin_burst(75) data_sideband(74) addr_sideband(73) burst_type(72:71) burst_size(70:68) burstwrap(67) byte_cnt(66:56) trans_exclusive(55) trans_lock(54) trans_read(53) trans_write(52) trans_posted(51) trans_compressed_read(50) addr(49:18) byteen(17:16) data(15:0)};set_instance_parameter_value {router_004} {MEMORY_ALIASING_DECODE} {0};add_instance {uart_to_avmm_bridge_avm_limiter} {altera_merlin_traffic_limiter};set_instance_parameter_value {uart_to_avmm_bridge_avm_limiter} {PKT_DEST_ID_H} {98};set_instance_parameter_value {uart_to_avmm_bridge_avm_limiter} {PKT_DEST_ID_L} {97};set_instance_parameter_value {uart_to_avmm_bridge_avm_limiter} {PKT_SRC_ID_H} {96};set_instance_parameter_value {uart_to_avmm_bridge_avm_limiter} {PKT_SRC_ID_L} {95};set_instance_parameter_value {uart_to_avmm_bridge_avm_limiter} {PKT_BYTE_CNT_H} {84};set_instance_parameter_value {uart_to_avmm_bridge_avm_limiter} {PKT_BYTE_CNT_L} {74};set_instance_parameter_value {uart_to_avmm_bridge_avm_limiter} {PKT_BYTEEN_H} {35};set_instance_parameter_value {uart_to_avmm_bridge_avm_limiter} {PKT_BYTEEN_L} {32};set_instance_parameter_value {uart_to_avmm_bridge_avm_limiter} {PKT_TRANS_POSTED} {69};set_instance_parameter_value {uart_to_avmm_bridge_avm_limiter} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {uart_to_avmm_bridge_avm_limiter} {PKT_THREAD_ID_H} {99};set_instance_parameter_value {uart_to_avmm_bridge_avm_limiter} {PKT_THREAD_ID_L} {99};set_instance_parameter_value {uart_to_avmm_bridge_avm_limiter} {MAX_BURST_LENGTH} {1};set_instance_parameter_value {uart_to_avmm_bridge_avm_limiter} {MAX_OUTSTANDING_RESPONSES} {9};set_instance_parameter_value {uart_to_avmm_bridge_avm_limiter} {PIPELINED} {0};set_instance_parameter_value {uart_to_avmm_bridge_avm_limiter} {ST_DATA_W} {112};set_instance_parameter_value {uart_to_avmm_bridge_avm_limiter} {ST_CHANNEL_W} {3};set_instance_parameter_value {uart_to_avmm_bridge_avm_limiter} {VALID_WIDTH} {3};set_instance_parameter_value {uart_to_avmm_bridge_avm_limiter} {ENFORCE_ORDER} {1};set_instance_parameter_value {uart_to_avmm_bridge_avm_limiter} {PREVENT_HAZARDS} {0};set_instance_parameter_value {uart_to_avmm_bridge_avm_limiter} {SUPPORTS_POSTED_WRITES} {1};set_instance_parameter_value {uart_to_avmm_bridge_avm_limiter} {SUPPORTS_NONPOSTED_WRITES} {0};set_instance_parameter_value {uart_to_avmm_bridge_avm_limiter} {MERLIN_PACKET_FORMAT} {ori_burst_size(111:109) response_status(108:107) cache(106:103) protection(102:100) thread_id(99) dest_id(98:97) src_id(96:95) qos(94) begin_burst(93) data_sideband(92) addr_sideband(91) burst_type(90:89) burst_size(88:86) burstwrap(85) byte_cnt(84:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {uart_to_avmm_bridge_avm_limiter} {REORDER} {0};add_instance {sdram_s1_burst_adapter} {altera_merlin_burst_adapter};set_instance_parameter_value {sdram_s1_burst_adapter} {PKT_ADDR_H} {49};set_instance_parameter_value {sdram_s1_burst_adapter} {PKT_ADDR_L} {18};set_instance_parameter_value {sdram_s1_burst_adapter} {PKT_BEGIN_BURST} {75};set_instance_parameter_value {sdram_s1_burst_adapter} {PKT_BYTE_CNT_H} {66};set_instance_parameter_value {sdram_s1_burst_adapter} {PKT_BYTE_CNT_L} {56};set_instance_parameter_value {sdram_s1_burst_adapter} {PKT_BYTEEN_H} {17};set_instance_parameter_value {sdram_s1_burst_adapter} {PKT_BYTEEN_L} {16};set_instance_parameter_value {sdram_s1_burst_adapter} {PKT_BURST_SIZE_H} {70};set_instance_parameter_value {sdram_s1_burst_adapter} {PKT_BURST_SIZE_L} {68};set_instance_parameter_value {sdram_s1_burst_adapter} {PKT_BURST_TYPE_H} {72};set_instance_parameter_value {sdram_s1_burst_adapter} {PKT_BURST_TYPE_L} {71};set_instance_parameter_value {sdram_s1_burst_adapter} {PKT_BURSTWRAP_H} {67};set_instance_parameter_value {sdram_s1_burst_adapter} {PKT_BURSTWRAP_L} {67};set_instance_parameter_value {sdram_s1_burst_adapter} {PKT_TRANS_COMPRESSED_READ} {50};set_instance_parameter_value {sdram_s1_burst_adapter} {PKT_TRANS_WRITE} {52};set_instance_parameter_value {sdram_s1_burst_adapter} {PKT_TRANS_READ} {53};set_instance_parameter_value {sdram_s1_burst_adapter} {OUT_NARROW_SIZE} {0};set_instance_parameter_value {sdram_s1_burst_adapter} {IN_NARROW_SIZE} {0};set_instance_parameter_value {sdram_s1_burst_adapter} {OUT_FIXED} {0};set_instance_parameter_value {sdram_s1_burst_adapter} {OUT_COMPLETE_WRAP} {0};set_instance_parameter_value {sdram_s1_burst_adapter} {ST_DATA_W} {94};set_instance_parameter_value {sdram_s1_burst_adapter} {ST_CHANNEL_W} {3};set_instance_parameter_value {sdram_s1_burst_adapter} {OUT_BYTE_CNT_H} {57};set_instance_parameter_value {sdram_s1_burst_adapter} {OUT_BURSTWRAP_H} {67};set_instance_parameter_value {sdram_s1_burst_adapter} {MERLIN_PACKET_FORMAT} {ori_burst_size(93:91) response_status(90:89) cache(88:85) protection(84:82) thread_id(81) dest_id(80:79) src_id(78:77) qos(76) begin_burst(75) data_sideband(74) addr_sideband(73) burst_type(72:71) burst_size(70:68) burstwrap(67) byte_cnt(66:56) trans_exclusive(55) trans_lock(54) trans_read(53) trans_write(52) trans_posted(51) trans_compressed_read(50) addr(49:18) byteen(17:16) data(15:0)};set_instance_parameter_value {sdram_s1_burst_adapter} {COMPRESSED_READ_SUPPORT} {1};set_instance_parameter_value {sdram_s1_burst_adapter} {BYTEENABLE_SYNTHESIS} {1};set_instance_parameter_value {sdram_s1_burst_adapter} {PIPE_INPUTS} {0};set_instance_parameter_value {sdram_s1_burst_adapter} {NO_WRAP_SUPPORT} {0};set_instance_parameter_value {sdram_s1_burst_adapter} {INCOMPLETE_WRAP_SUPPORT} {0};set_instance_parameter_value {sdram_s1_burst_adapter} {BURSTWRAP_CONST_MASK} {1};set_instance_parameter_value {sdram_s1_burst_adapter} {BURSTWRAP_CONST_VALUE} {1};set_instance_parameter_value {sdram_s1_burst_adapter} {ADAPTER_VERSION} {13.1};add_instance {cmd_demux} {altera_merlin_demultiplexer};set_instance_parameter_value {cmd_demux} {ST_DATA_W} {112};set_instance_parameter_value {cmd_demux} {ST_CHANNEL_W} {3};set_instance_parameter_value {cmd_demux} {NUM_OUTPUTS} {2};set_instance_parameter_value {cmd_demux} {VALID_WIDTH} {3};set_instance_parameter_value {cmd_demux} {MERLIN_PACKET_FORMAT} {ori_burst_size(111:109) response_status(108:107) cache(106:103) protection(102:100) thread_id(99) dest_id(98:97) src_id(96:95) qos(94) begin_burst(93) data_sideband(92) addr_sideband(91) burst_type(90:89) burst_size(88:86) burstwrap(85) byte_cnt(84:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {cmd_demux_001} {altera_merlin_demultiplexer};set_instance_parameter_value {cmd_demux_001} {ST_DATA_W} {112};set_instance_parameter_value {cmd_demux_001} {ST_CHANNEL_W} {3};set_instance_parameter_value {cmd_demux_001} {NUM_OUTPUTS} {1};set_instance_parameter_value {cmd_demux_001} {VALID_WIDTH} {1};set_instance_parameter_value {cmd_demux_001} {MERLIN_PACKET_FORMAT} {ori_burst_size(111:109) response_status(108:107) cache(106:103) protection(102:100) thread_id(99) dest_id(98:97) src_id(96:95) qos(94) begin_burst(93) data_sideband(92) addr_sideband(91) burst_type(90:89) burst_size(88:86) burstwrap(85) byte_cnt(84:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {cmd_demux_002} {altera_merlin_demultiplexer};set_instance_parameter_value {cmd_demux_002} {ST_DATA_W} {112};set_instance_parameter_value {cmd_demux_002} {ST_CHANNEL_W} {3};set_instance_parameter_value {cmd_demux_002} {NUM_OUTPUTS} {1};set_instance_parameter_value {cmd_demux_002} {VALID_WIDTH} {1};set_instance_parameter_value {cmd_demux_002} {MERLIN_PACKET_FORMAT} {ori_burst_size(111:109) response_status(108:107) cache(106:103) protection(102:100) thread_id(99) dest_id(98:97) src_id(96:95) qos(94) begin_burst(93) data_sideband(92) addr_sideband(91) burst_type(90:89) burst_size(88:86) burstwrap(85) byte_cnt(84:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {cmd_mux} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux} {ST_DATA_W} {112};set_instance_parameter_value {cmd_mux} {ST_CHANNEL_W} {3};set_instance_parameter_value {cmd_mux} {NUM_INPUTS} {1};set_instance_parameter_value {cmd_mux} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {cmd_mux} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {cmd_mux} {MERLIN_PACKET_FORMAT} {ori_burst_size(111:109) response_status(108:107) cache(106:103) protection(102:100) thread_id(99) dest_id(98:97) src_id(96:95) qos(94) begin_burst(93) data_sideband(92) addr_sideband(91) burst_type(90:89) burst_size(88:86) burstwrap(85) byte_cnt(84:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {cmd_mux_001} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux_001} {ST_DATA_W} {112};set_instance_parameter_value {cmd_mux_001} {ST_CHANNEL_W} {3};set_instance_parameter_value {cmd_mux_001} {NUM_INPUTS} {3};set_instance_parameter_value {cmd_mux_001} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux_001} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux_001} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {cmd_mux_001} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux_001} {ARBITRATION_SHARES} {1 1 1 };set_instance_parameter_value {cmd_mux_001} {MERLIN_PACKET_FORMAT} {ori_burst_size(111:109) response_status(108:107) cache(106:103) protection(102:100) thread_id(99) dest_id(98:97) src_id(96:95) qos(94) begin_burst(93) data_sideband(92) addr_sideband(91) burst_type(90:89) burst_size(88:86) burstwrap(85) byte_cnt(84:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {rsp_demux} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux} {ST_DATA_W} {112};set_instance_parameter_value {rsp_demux} {ST_CHANNEL_W} {3};set_instance_parameter_value {rsp_demux} {NUM_OUTPUTS} {1};set_instance_parameter_value {rsp_demux} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux} {MERLIN_PACKET_FORMAT} {ori_burst_size(111:109) response_status(108:107) cache(106:103) protection(102:100) thread_id(99) dest_id(98:97) src_id(96:95) qos(94) begin_burst(93) data_sideband(92) addr_sideband(91) burst_type(90:89) burst_size(88:86) burstwrap(85) byte_cnt(84:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {rsp_demux_001} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux_001} {ST_DATA_W} {112};set_instance_parameter_value {rsp_demux_001} {ST_CHANNEL_W} {3};set_instance_parameter_value {rsp_demux_001} {NUM_OUTPUTS} {3};set_instance_parameter_value {rsp_demux_001} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux_001} {MERLIN_PACKET_FORMAT} {ori_burst_size(111:109) response_status(108:107) cache(106:103) protection(102:100) thread_id(99) dest_id(98:97) src_id(96:95) qos(94) begin_burst(93) data_sideband(92) addr_sideband(91) burst_type(90:89) burst_size(88:86) burstwrap(85) byte_cnt(84:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {rsp_mux} {altera_merlin_multiplexer};set_instance_parameter_value {rsp_mux} {ST_DATA_W} {112};set_instance_parameter_value {rsp_mux} {ST_CHANNEL_W} {3};set_instance_parameter_value {rsp_mux} {NUM_INPUTS} {2};set_instance_parameter_value {rsp_mux} {PIPELINE_ARB} {0};set_instance_parameter_value {rsp_mux} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {rsp_mux} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {rsp_mux} {ARBITRATION_SCHEME} {no-arb};set_instance_parameter_value {rsp_mux} {ARBITRATION_SHARES} {1 1 };set_instance_parameter_value {rsp_mux} {MERLIN_PACKET_FORMAT} {ori_burst_size(111:109) response_status(108:107) cache(106:103) protection(102:100) thread_id(99) dest_id(98:97) src_id(96:95) qos(94) begin_burst(93) data_sideband(92) addr_sideband(91) burst_type(90:89) burst_size(88:86) burstwrap(85) byte_cnt(84:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {rsp_mux_001} {altera_merlin_multiplexer};set_instance_parameter_value {rsp_mux_001} {ST_DATA_W} {112};set_instance_parameter_value {rsp_mux_001} {ST_CHANNEL_W} {3};set_instance_parameter_value {rsp_mux_001} {NUM_INPUTS} {1};set_instance_parameter_value {rsp_mux_001} {PIPELINE_ARB} {0};set_instance_parameter_value {rsp_mux_001} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {rsp_mux_001} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {rsp_mux_001} {ARBITRATION_SCHEME} {no-arb};set_instance_parameter_value {rsp_mux_001} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {rsp_mux_001} {MERLIN_PACKET_FORMAT} {ori_burst_size(111:109) response_status(108:107) cache(106:103) protection(102:100) thread_id(99) dest_id(98:97) src_id(96:95) qos(94) begin_burst(93) data_sideband(92) addr_sideband(91) burst_type(90:89) burst_size(88:86) burstwrap(85) byte_cnt(84:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {rsp_mux_002} {altera_merlin_multiplexer};set_instance_parameter_value {rsp_mux_002} {ST_DATA_W} {112};set_instance_parameter_value {rsp_mux_002} {ST_CHANNEL_W} {3};set_instance_parameter_value {rsp_mux_002} {NUM_INPUTS} {1};set_instance_parameter_value {rsp_mux_002} {PIPELINE_ARB} {0};set_instance_parameter_value {rsp_mux_002} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {rsp_mux_002} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {rsp_mux_002} {ARBITRATION_SCHEME} {no-arb};set_instance_parameter_value {rsp_mux_002} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {rsp_mux_002} {MERLIN_PACKET_FORMAT} {ori_burst_size(111:109) response_status(108:107) cache(106:103) protection(102:100) thread_id(99) dest_id(98:97) src_id(96:95) qos(94) begin_burst(93) data_sideband(92) addr_sideband(91) burst_type(90:89) burst_size(88:86) burstwrap(85) byte_cnt(84:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {sdram_s1_rsp_width_adapter} {altera_merlin_width_adapter};set_instance_parameter_value {sdram_s1_rsp_width_adapter} {IN_PKT_ADDR_H} {49};set_instance_parameter_value {sdram_s1_rsp_width_adapter} {IN_PKT_ADDR_L} {18};set_instance_parameter_value {sdram_s1_rsp_width_adapter} {IN_PKT_DATA_H} {15};set_instance_parameter_value {sdram_s1_rsp_width_adapter} {IN_PKT_DATA_L} {0};set_instance_parameter_value {sdram_s1_rsp_width_adapter} {IN_PKT_BYTEEN_H} {17};set_instance_parameter_value {sdram_s1_rsp_width_adapter} {IN_PKT_BYTEEN_L} {16};set_instance_parameter_value {sdram_s1_rsp_width_adapter} {IN_PKT_BYTE_CNT_H} {66};set_instance_parameter_value {sdram_s1_rsp_width_adapter} {IN_PKT_BYTE_CNT_L} {56};set_instance_parameter_value {sdram_s1_rsp_width_adapter} {IN_PKT_TRANS_COMPRESSED_READ} {50};set_instance_parameter_value {sdram_s1_rsp_width_adapter} {IN_PKT_TRANS_WRITE} {52};set_instance_parameter_value {sdram_s1_rsp_width_adapter} {IN_PKT_BURSTWRAP_H} {67};set_instance_parameter_value {sdram_s1_rsp_width_adapter} {IN_PKT_BURSTWRAP_L} {67};set_instance_parameter_value {sdram_s1_rsp_width_adapter} {IN_PKT_BURST_SIZE_H} {70};set_instance_parameter_value {sdram_s1_rsp_width_adapter} {IN_PKT_BURST_SIZE_L} {68};set_instance_parameter_value {sdram_s1_rsp_width_adapter} {IN_PKT_RESPONSE_STATUS_H} {90};set_instance_parameter_value {sdram_s1_rsp_width_adapter} {IN_PKT_RESPONSE_STATUS_L} {89};set_instance_parameter_value {sdram_s1_rsp_width_adapter} {IN_PKT_TRANS_EXCLUSIVE} {55};set_instance_parameter_value {sdram_s1_rsp_width_adapter} {IN_PKT_BURST_TYPE_H} {72};set_instance_parameter_value {sdram_s1_rsp_width_adapter} {IN_PKT_BURST_TYPE_L} {71};set_instance_parameter_value {sdram_s1_rsp_width_adapter} {IN_PKT_ORI_BURST_SIZE_L} {91};set_instance_parameter_value {sdram_s1_rsp_width_adapter} {IN_PKT_ORI_BURST_SIZE_H} {93};set_instance_parameter_value {sdram_s1_rsp_width_adapter} {IN_ST_DATA_W} {94};set_instance_parameter_value {sdram_s1_rsp_width_adapter} {OUT_PKT_ADDR_H} {67};set_instance_parameter_value {sdram_s1_rsp_width_adapter} {OUT_PKT_ADDR_L} {36};set_instance_parameter_value {sdram_s1_rsp_width_adapter} {OUT_PKT_DATA_H} {31};set_instance_parameter_value {sdram_s1_rsp_width_adapter} {OUT_PKT_DATA_L} {0};set_instance_parameter_value {sdram_s1_rsp_width_adapter} {OUT_PKT_BYTEEN_H} {35};set_instance_parameter_value {sdram_s1_rsp_width_adapter} {OUT_PKT_BYTEEN_L} {32};set_instance_parameter_value {sdram_s1_rsp_width_adapter} {OUT_PKT_BYTE_CNT_H} {84};set_instance_parameter_value {sdram_s1_rsp_width_adapter} {OUT_PKT_BYTE_CNT_L} {74};set_instance_parameter_value {sdram_s1_rsp_width_adapter} {OUT_PKT_TRANS_COMPRESSED_READ} {68};set_instance_parameter_value {sdram_s1_rsp_width_adapter} {OUT_PKT_BURST_SIZE_H} {88};set_instance_parameter_value {sdram_s1_rsp_width_adapter} {OUT_PKT_BURST_SIZE_L} {86};set_instance_parameter_value {sdram_s1_rsp_width_adapter} {OUT_PKT_RESPONSE_STATUS_H} {108};set_instance_parameter_value {sdram_s1_rsp_width_adapter} {OUT_PKT_RESPONSE_STATUS_L} {107};set_instance_parameter_value {sdram_s1_rsp_width_adapter} {OUT_PKT_TRANS_EXCLUSIVE} {73};set_instance_parameter_value {sdram_s1_rsp_width_adapter} {OUT_PKT_BURST_TYPE_H} {90};set_instance_parameter_value {sdram_s1_rsp_width_adapter} {OUT_PKT_BURST_TYPE_L} {89};set_instance_parameter_value {sdram_s1_rsp_width_adapter} {OUT_PKT_ORI_BURST_SIZE_L} {109};set_instance_parameter_value {sdram_s1_rsp_width_adapter} {OUT_PKT_ORI_BURST_SIZE_H} {111};set_instance_parameter_value {sdram_s1_rsp_width_adapter} {OUT_ST_DATA_W} {112};set_instance_parameter_value {sdram_s1_rsp_width_adapter} {ST_CHANNEL_W} {3};set_instance_parameter_value {sdram_s1_rsp_width_adapter} {OPTIMIZE_FOR_RSP} {0};set_instance_parameter_value {sdram_s1_rsp_width_adapter} {RESPONSE_PATH} {1};set_instance_parameter_value {sdram_s1_rsp_width_adapter} {CONSTANT_BURST_SIZE} {1};set_instance_parameter_value {sdram_s1_rsp_width_adapter} {PACKING} {1};set_instance_parameter_value {sdram_s1_rsp_width_adapter} {IN_MERLIN_PACKET_FORMAT} {ori_burst_size(93:91) response_status(90:89) cache(88:85) protection(84:82) thread_id(81) dest_id(80:79) src_id(78:77) qos(76) begin_burst(75) data_sideband(74) addr_sideband(73) burst_type(72:71) burst_size(70:68) burstwrap(67) byte_cnt(66:56) trans_exclusive(55) trans_lock(54) trans_read(53) trans_write(52) trans_posted(51) trans_compressed_read(50) addr(49:18) byteen(17:16) data(15:0)};set_instance_parameter_value {sdram_s1_rsp_width_adapter} {OUT_MERLIN_PACKET_FORMAT} {ori_burst_size(111:109) response_status(108:107) cache(106:103) protection(102:100) thread_id(99) dest_id(98:97) src_id(96:95) qos(94) begin_burst(93) data_sideband(92) addr_sideband(91) burst_type(90:89) burst_size(88:86) burstwrap(85) byte_cnt(84:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {sdram_s1_rsp_width_adapter} {COMMAND_SIZE_W} {3};set_instance_parameter_value {sdram_s1_rsp_width_adapter} {ENABLE_ADDRESS_ALIGNMENT} {0};add_instance {sdram_s1_cmd_width_adapter} {altera_merlin_width_adapter};set_instance_parameter_value {sdram_s1_cmd_width_adapter} {IN_PKT_ADDR_H} {67};set_instance_parameter_value {sdram_s1_cmd_width_adapter} {IN_PKT_ADDR_L} {36};set_instance_parameter_value {sdram_s1_cmd_width_adapter} {IN_PKT_DATA_H} {31};set_instance_parameter_value {sdram_s1_cmd_width_adapter} {IN_PKT_DATA_L} {0};set_instance_parameter_value {sdram_s1_cmd_width_adapter} {IN_PKT_BYTEEN_H} {35};set_instance_parameter_value {sdram_s1_cmd_width_adapter} {IN_PKT_BYTEEN_L} {32};set_instance_parameter_value {sdram_s1_cmd_width_adapter} {IN_PKT_BYTE_CNT_H} {84};set_instance_parameter_value {sdram_s1_cmd_width_adapter} {IN_PKT_BYTE_CNT_L} {74};set_instance_parameter_value {sdram_s1_cmd_width_adapter} {IN_PKT_TRANS_COMPRESSED_READ} {68};set_instance_parameter_value {sdram_s1_cmd_width_adapter} {IN_PKT_TRANS_WRITE} {70};set_instance_parameter_value {sdram_s1_cmd_width_adapter} {IN_PKT_BURSTWRAP_H} {85};set_instance_parameter_value {sdram_s1_cmd_width_adapter} {IN_PKT_BURSTWRAP_L} {85};set_instance_parameter_value {sdram_s1_cmd_width_adapter} {IN_PKT_BURST_SIZE_H} {88};set_instance_parameter_value {sdram_s1_cmd_width_adapter} {IN_PKT_BURST_SIZE_L} {86};set_instance_parameter_value {sdram_s1_cmd_width_adapter} {IN_PKT_RESPONSE_STATUS_H} {108};set_instance_parameter_value {sdram_s1_cmd_width_adapter} {IN_PKT_RESPONSE_STATUS_L} {107};set_instance_parameter_value {sdram_s1_cmd_width_adapter} {IN_PKT_TRANS_EXCLUSIVE} {73};set_instance_parameter_value {sdram_s1_cmd_width_adapter} {IN_PKT_BURST_TYPE_H} {90};set_instance_parameter_value {sdram_s1_cmd_width_adapter} {IN_PKT_BURST_TYPE_L} {89};set_instance_parameter_value {sdram_s1_cmd_width_adapter} {IN_PKT_ORI_BURST_SIZE_L} {109};set_instance_parameter_value {sdram_s1_cmd_width_adapter} {IN_PKT_ORI_BURST_SIZE_H} {111};set_instance_parameter_value {sdram_s1_cmd_width_adapter} {IN_ST_DATA_W} {112};set_instance_parameter_value {sdram_s1_cmd_width_adapter} {OUT_PKT_ADDR_H} {49};set_instance_parameter_value {sdram_s1_cmd_width_adapter} {OUT_PKT_ADDR_L} {18};set_instance_parameter_value {sdram_s1_cmd_width_adapter} {OUT_PKT_DATA_H} {15};set_instance_parameter_value {sdram_s1_cmd_width_adapter} {OUT_PKT_DATA_L} {0};set_instance_parameter_value {sdram_s1_cmd_width_adapter} {OUT_PKT_BYTEEN_H} {17};set_instance_parameter_value {sdram_s1_cmd_width_adapter} {OUT_PKT_BYTEEN_L} {16};set_instance_parameter_value {sdram_s1_cmd_width_adapter} {OUT_PKT_BYTE_CNT_H} {66};set_instance_parameter_value {sdram_s1_cmd_width_adapter} {OUT_PKT_BYTE_CNT_L} {56};set_instance_parameter_value {sdram_s1_cmd_width_adapter} {OUT_PKT_TRANS_COMPRESSED_READ} {50};set_instance_parameter_value {sdram_s1_cmd_width_adapter} {OUT_PKT_BURST_SIZE_H} {70};set_instance_parameter_value {sdram_s1_cmd_width_adapter} {OUT_PKT_BURST_SIZE_L} {68};set_instance_parameter_value {sdram_s1_cmd_width_adapter} {OUT_PKT_RESPONSE_STATUS_H} {90};set_instance_parameter_value {sdram_s1_cmd_width_adapter} {OUT_PKT_RESPONSE_STATUS_L} {89};set_instance_parameter_value {sdram_s1_cmd_width_adapter} {OUT_PKT_TRANS_EXCLUSIVE} {55};set_instance_parameter_value {sdram_s1_cmd_width_adapter} {OUT_PKT_BURST_TYPE_H} {72};set_instance_parameter_value {sdram_s1_cmd_width_adapter} {OUT_PKT_BURST_TYPE_L} {71};set_instance_parameter_value {sdram_s1_cmd_width_adapter} {OUT_PKT_ORI_BURST_SIZE_L} {91};set_instance_parameter_value {sdram_s1_cmd_width_adapter} {OUT_PKT_ORI_BURST_SIZE_H} {93};set_instance_parameter_value {sdram_s1_cmd_width_adapter} {OUT_ST_DATA_W} {94};set_instance_parameter_value {sdram_s1_cmd_width_adapter} {ST_CHANNEL_W} {3};set_instance_parameter_value {sdram_s1_cmd_width_adapter} {OPTIMIZE_FOR_RSP} {0};set_instance_parameter_value {sdram_s1_cmd_width_adapter} {RESPONSE_PATH} {0};set_instance_parameter_value {sdram_s1_cmd_width_adapter} {CONSTANT_BURST_SIZE} {1};set_instance_parameter_value {sdram_s1_cmd_width_adapter} {PACKING} {1};set_instance_parameter_value {sdram_s1_cmd_width_adapter} {IN_MERLIN_PACKET_FORMAT} {ori_burst_size(111:109) response_status(108:107) cache(106:103) protection(102:100) thread_id(99) dest_id(98:97) src_id(96:95) qos(94) begin_burst(93) data_sideband(92) addr_sideband(91) burst_type(90:89) burst_size(88:86) burstwrap(85) byte_cnt(84:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {sdram_s1_cmd_width_adapter} {OUT_MERLIN_PACKET_FORMAT} {ori_burst_size(93:91) response_status(90:89) cache(88:85) protection(84:82) thread_id(81) dest_id(80:79) src_id(78:77) qos(76) begin_burst(75) data_sideband(74) addr_sideband(73) burst_type(72:71) burst_size(70:68) burstwrap(67) byte_cnt(66:56) trans_exclusive(55) trans_lock(54) trans_read(53) trans_write(52) trans_posted(51) trans_compressed_read(50) addr(49:18) byteen(17:16) data(15:0)};set_instance_parameter_value {sdram_s1_cmd_width_adapter} {COMMAND_SIZE_W} {3};set_instance_parameter_value {sdram_s1_cmd_width_adapter} {ENABLE_ADDRESS_ALIGNMENT} {0};add_instance {crosser} {altera_avalon_st_handshake_clock_crosser};set_instance_parameter_value {crosser} {DATA_WIDTH} {112};set_instance_parameter_value {crosser} {BITS_PER_SYMBOL} {112};set_instance_parameter_value {crosser} {USE_PACKETS} {1};set_instance_parameter_value {crosser} {USE_CHANNEL} {1};set_instance_parameter_value {crosser} {CHANNEL_WIDTH} {3};set_instance_parameter_value {crosser} {MAX_CHANNEL} {0};set_instance_parameter_value {crosser} {USE_ERROR} {0};set_instance_parameter_value {crosser} {ERROR_WIDTH} {1};set_instance_parameter_value {crosser} {VALID_SYNC_DEPTH} {2};set_instance_parameter_value {crosser} {READY_SYNC_DEPTH} {2};set_instance_parameter_value {crosser} {USE_OUTPUT_PIPELINE} {0};add_instance {crosser_001} {altera_avalon_st_handshake_clock_crosser};set_instance_parameter_value {crosser_001} {DATA_WIDTH} {112};set_instance_parameter_value {crosser_001} {BITS_PER_SYMBOL} {112};set_instance_parameter_value {crosser_001} {USE_PACKETS} {1};set_instance_parameter_value {crosser_001} {USE_CHANNEL} {1};set_instance_parameter_value {crosser_001} {CHANNEL_WIDTH} {3};set_instance_parameter_value {crosser_001} {MAX_CHANNEL} {0};set_instance_parameter_value {crosser_001} {USE_ERROR} {0};set_instance_parameter_value {crosser_001} {ERROR_WIDTH} {1};set_instance_parameter_value {crosser_001} {VALID_SYNC_DEPTH} {2};set_instance_parameter_value {crosser_001} {READY_SYNC_DEPTH} {2};set_instance_parameter_value {crosser_001} {USE_OUTPUT_PIPELINE} {0};add_instance {uart_to_avmm_bridge_reset_reset_bridge} {altera_reset_bridge};set_instance_parameter_value {uart_to_avmm_bridge_reset_reset_bridge} {ACTIVE_LOW_RESET} {0};set_instance_parameter_value {uart_to_avmm_bridge_reset_reset_bridge} {SYNCHRONOUS_EDGES} {deassert};set_instance_parameter_value {uart_to_avmm_bridge_reset_reset_bridge} {NUM_RESET_OUTPUTS} {1};set_instance_parameter_value {uart_to_avmm_bridge_reset_reset_bridge} {USE_RESET_REQUEST} {0};add_instance {vga_reset_reset_bridge} {altera_reset_bridge};set_instance_parameter_value {vga_reset_reset_bridge} {ACTIVE_LOW_RESET} {0};set_instance_parameter_value {vga_reset_reset_bridge} {SYNCHRONOUS_EDGES} {deassert};set_instance_parameter_value {vga_reset_reset_bridge} {NUM_RESET_OUTPUTS} {1};set_instance_parameter_value {vga_reset_reset_bridge} {USE_RESET_REQUEST} {0};add_instance {peripheral_bridge_reset_reset_bridge} {altera_reset_bridge};set_instance_parameter_value {peripheral_bridge_reset_reset_bridge} {ACTIVE_LOW_RESET} {0};set_instance_parameter_value {peripheral_bridge_reset_reset_bridge} {SYNCHRONOUS_EDGES} {deassert};set_instance_parameter_value {peripheral_bridge_reset_reset_bridge} {NUM_RESET_OUTPUTS} {1};set_instance_parameter_value {peripheral_bridge_reset_reset_bridge} {USE_RESET_REQUEST} {0};add_instance {core_clk_clk_clock_bridge} {altera_clock_bridge};set_instance_parameter_value {core_clk_clk_clock_bridge} {EXPLICIT_CLOCK_RATE} {100000000};set_instance_parameter_value {core_clk_clk_clock_bridge} {NUM_CLOCK_OUTPUTS} {1};add_instance {peri_clk_clk_clock_bridge} {altera_clock_bridge};set_instance_parameter_value {peri_clk_clk_clock_bridge} {EXPLICIT_CLOCK_RATE} {25000000};set_instance_parameter_value {peri_clk_clk_clock_bridge} {NUM_CLOCK_OUTPUTS} {1};add_connection {uart_to_avmm_bridge_avm_translator.avalon_universal_master_0} {uart_to_avmm_bridge_avm_agent.av} {avalon};set_connection_parameter_value {uart_to_avmm_bridge_avm_translator.avalon_universal_master_0/uart_to_avmm_bridge_avm_agent.av} {arbitrationPriority} {1};set_connection_parameter_value {uart_to_avmm_bridge_avm_translator.avalon_universal_master_0/uart_to_avmm_bridge_avm_agent.av} {baseAddress} {0x0000};set_connection_parameter_value {uart_to_avmm_bridge_avm_translator.avalon_universal_master_0/uart_to_avmm_bridge_avm_agent.av} {defaultConnection} {false};add_connection {vga_m1_translator.avalon_universal_master_0} {vga_m1_agent.av} {avalon};set_connection_parameter_value {vga_m1_translator.avalon_universal_master_0/vga_m1_agent.av} {arbitrationPriority} {1};set_connection_parameter_value {vga_m1_translator.avalon_universal_master_0/vga_m1_agent.av} {baseAddress} {0x0000};set_connection_parameter_value {vga_m1_translator.avalon_universal_master_0/vga_m1_agent.av} {defaultConnection} {false};add_connection {rsp_mux_001.src} {vga_m1_agent.rp} {avalon_streaming};preview_set_connection_tag {rsp_mux_001.src/vga_m1_agent.rp} {qsys_mm.response};add_connection {cam_m1_translator.avalon_universal_master_0} {cam_m1_agent.av} {avalon};set_connection_parameter_value {cam_m1_translator.avalon_universal_master_0/cam_m1_agent.av} {arbitrationPriority} {1};set_connection_parameter_value {cam_m1_translator.avalon_universal_master_0/cam_m1_agent.av} {baseAddress} {0x0000};set_connection_parameter_value {cam_m1_translator.avalon_universal_master_0/cam_m1_agent.av} {defaultConnection} {false};add_connection {rsp_mux_002.src} {cam_m1_agent.rp} {avalon_streaming};preview_set_connection_tag {rsp_mux_002.src/cam_m1_agent.rp} {qsys_mm.response};add_connection {peripheral_bridge_s0_agent.m0} {peripheral_bridge_s0_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {peripheral_bridge_s0_agent.m0/peripheral_bridge_s0_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {peripheral_bridge_s0_agent.m0/peripheral_bridge_s0_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {peripheral_bridge_s0_agent.m0/peripheral_bridge_s0_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {peripheral_bridge_s0_agent.rf_source} {peripheral_bridge_s0_agent_rsp_fifo.in} {avalon_streaming};add_connection {peripheral_bridge_s0_agent_rsp_fifo.out} {peripheral_bridge_s0_agent.rf_sink} {avalon_streaming};add_connection {peripheral_bridge_s0_agent.rdata_fifo_src} {peripheral_bridge_s0_agent_rdata_fifo.in} {avalon_streaming};add_connection {peripheral_bridge_s0_agent_rdata_fifo.out} {peripheral_bridge_s0_agent.rdata_fifo_sink} {avalon_streaming};add_connection {cmd_mux.src} {peripheral_bridge_s0_agent.cp} {avalon_streaming};preview_set_connection_tag {cmd_mux.src/peripheral_bridge_s0_agent.cp} {qsys_mm.command};add_connection {sdram_s1_agent.m0} {sdram_s1_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {sdram_s1_agent.m0/sdram_s1_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {sdram_s1_agent.m0/sdram_s1_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {sdram_s1_agent.m0/sdram_s1_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {sdram_s1_agent.rf_source} {sdram_s1_agent_rsp_fifo.in} {avalon_streaming};add_connection {sdram_s1_agent_rsp_fifo.out} {sdram_s1_agent.rf_sink} {avalon_streaming};add_connection {sdram_s1_agent.rdata_fifo_src} {sdram_s1_agent_rdata_fifo.in} {avalon_streaming};add_connection {sdram_s1_agent_rdata_fifo.out} {sdram_s1_agent.rdata_fifo_sink} {avalon_streaming};add_connection {uart_to_avmm_bridge_avm_agent.cp} {router.sink} {avalon_streaming};preview_set_connection_tag {uart_to_avmm_bridge_avm_agent.cp/router.sink} {qsys_mm.command};add_connection {vga_m1_agent.cp} {router_001.sink} {avalon_streaming};preview_set_connection_tag {vga_m1_agent.cp/router_001.sink} {qsys_mm.command};add_connection {router_001.src} {cmd_demux_001.sink} {avalon_streaming};preview_set_connection_tag {router_001.src/cmd_demux_001.sink} {qsys_mm.command};add_connection {cam_m1_agent.cp} {router_002.sink} {avalon_streaming};preview_set_connection_tag {cam_m1_agent.cp/router_002.sink} {qsys_mm.command};add_connection {router_002.src} {cmd_demux_002.sink} {avalon_streaming};preview_set_connection_tag {router_002.src/cmd_demux_002.sink} {qsys_mm.command};add_connection {peripheral_bridge_s0_agent.rp} {router_003.sink} {avalon_streaming};preview_set_connection_tag {peripheral_bridge_s0_agent.rp/router_003.sink} {qsys_mm.response};add_connection {router_003.src} {rsp_demux.sink} {avalon_streaming};preview_set_connection_tag {router_003.src/rsp_demux.sink} {qsys_mm.response};add_connection {sdram_s1_agent.rp} {router_004.sink} {avalon_streaming};preview_set_connection_tag {sdram_s1_agent.rp/router_004.sink} {qsys_mm.response};add_connection {router.src} {uart_to_avmm_bridge_avm_limiter.cmd_sink} {avalon_streaming};preview_set_connection_tag {router.src/uart_to_avmm_bridge_avm_limiter.cmd_sink} {qsys_mm.command};add_connection {uart_to_avmm_bridge_avm_limiter.cmd_src} {cmd_demux.sink} {avalon_streaming};preview_set_connection_tag {uart_to_avmm_bridge_avm_limiter.cmd_src/cmd_demux.sink} {qsys_mm.command};add_connection {rsp_mux.src} {uart_to_avmm_bridge_avm_limiter.rsp_sink} {avalon_streaming};preview_set_connection_tag {rsp_mux.src/uart_to_avmm_bridge_avm_limiter.rsp_sink} {qsys_mm.response};add_connection {uart_to_avmm_bridge_avm_limiter.rsp_src} {uart_to_avmm_bridge_avm_agent.rp} {avalon_streaming};preview_set_connection_tag {uart_to_avmm_bridge_avm_limiter.rsp_src/uart_to_avmm_bridge_avm_agent.rp} {qsys_mm.response};add_connection {sdram_s1_burst_adapter.source0} {sdram_s1_agent.cp} {avalon_streaming};preview_set_connection_tag {sdram_s1_burst_adapter.source0/sdram_s1_agent.cp} {qsys_mm.command};add_connection {cmd_demux.src1} {cmd_mux_001.sink0} {avalon_streaming};preview_set_connection_tag {cmd_demux.src1/cmd_mux_001.sink0} {qsys_mm.command};add_connection {cmd_demux_001.src0} {cmd_mux_001.sink1} {avalon_streaming};preview_set_connection_tag {cmd_demux_001.src0/cmd_mux_001.sink1} {qsys_mm.command};add_connection {cmd_demux_002.src0} {cmd_mux_001.sink2} {avalon_streaming};preview_set_connection_tag {cmd_demux_002.src0/cmd_mux_001.sink2} {qsys_mm.command};add_connection {rsp_demux_001.src0} {rsp_mux.sink1} {avalon_streaming};preview_set_connection_tag {rsp_demux_001.src0/rsp_mux.sink1} {qsys_mm.response};add_connection {rsp_demux_001.src1} {rsp_mux_001.sink0} {avalon_streaming};preview_set_connection_tag {rsp_demux_001.src1/rsp_mux_001.sink0} {qsys_mm.response};add_connection {rsp_demux_001.src2} {rsp_mux_002.sink0} {avalon_streaming};preview_set_connection_tag {rsp_demux_001.src2/rsp_mux_002.sink0} {qsys_mm.response};add_connection {router_004.src} {sdram_s1_rsp_width_adapter.sink} {avalon_streaming};preview_set_connection_tag {router_004.src/sdram_s1_rsp_width_adapter.sink} {qsys_mm.response};add_connection {sdram_s1_rsp_width_adapter.src} {rsp_demux_001.sink} {avalon_streaming};preview_set_connection_tag {sdram_s1_rsp_width_adapter.src/rsp_demux_001.sink} {qsys_mm.response};add_connection {cmd_mux_001.src} {sdram_s1_cmd_width_adapter.sink} {avalon_streaming};preview_set_connection_tag {cmd_mux_001.src/sdram_s1_cmd_width_adapter.sink} {qsys_mm.command};add_connection {sdram_s1_cmd_width_adapter.src} {sdram_s1_burst_adapter.sink0} {avalon_streaming};preview_set_connection_tag {sdram_s1_cmd_width_adapter.src/sdram_s1_burst_adapter.sink0} {qsys_mm.command};add_connection {cmd_demux.src0} {crosser.in} {avalon_streaming};preview_set_connection_tag {cmd_demux.src0/crosser.in} {qsys_mm.command};add_connection {crosser.out} {cmd_mux.sink0} {avalon_streaming};preview_set_connection_tag {crosser.out/cmd_mux.sink0} {qsys_mm.command};add_connection {rsp_demux.src0} {crosser_001.in} {avalon_streaming};preview_set_connection_tag {rsp_demux.src0/crosser_001.in} {qsys_mm.response};add_connection {crosser_001.out} {rsp_mux.sink0} {avalon_streaming};preview_set_connection_tag {crosser_001.out/rsp_mux.sink0} {qsys_mm.response};add_connection {uart_to_avmm_bridge_avm_limiter.cmd_valid} {cmd_demux.sink_valid} {avalon_streaming};add_connection {uart_to_avmm_bridge_reset_reset_bridge.out_reset} {uart_to_avmm_bridge_avm_translator.reset} {reset};add_connection {uart_to_avmm_bridge_reset_reset_bridge.out_reset} {sdram_s1_translator.reset} {reset};add_connection {uart_to_avmm_bridge_reset_reset_bridge.out_reset} {uart_to_avmm_bridge_avm_agent.clk_reset} {reset};add_connection {uart_to_avmm_bridge_reset_reset_bridge.out_reset} {sdram_s1_agent.clk_reset} {reset};add_connection {uart_to_avmm_bridge_reset_reset_bridge.out_reset} {sdram_s1_agent_rsp_fifo.clk_reset} {reset};add_connection {uart_to_avmm_bridge_reset_reset_bridge.out_reset} {sdram_s1_agent_rdata_fifo.clk_reset} {reset};add_connection {uart_to_avmm_bridge_reset_reset_bridge.out_reset} {router.clk_reset} {reset};add_connection {uart_to_avmm_bridge_reset_reset_bridge.out_reset} {router_004.clk_reset} {reset};add_connection {uart_to_avmm_bridge_reset_reset_bridge.out_reset} {uart_to_avmm_bridge_avm_limiter.clk_reset} {reset};add_connection {uart_to_avmm_bridge_reset_reset_bridge.out_reset} {sdram_s1_burst_adapter.cr0_reset} {reset};add_connection {uart_to_avmm_bridge_reset_reset_bridge.out_reset} {cmd_demux.clk_reset} {reset};add_connection {uart_to_avmm_bridge_reset_reset_bridge.out_reset} {cmd_mux_001.clk_reset} {reset};add_connection {uart_to_avmm_bridge_reset_reset_bridge.out_reset} {rsp_demux_001.clk_reset} {reset};add_connection {uart_to_avmm_bridge_reset_reset_bridge.out_reset} {rsp_mux.clk_reset} {reset};add_connection {uart_to_avmm_bridge_reset_reset_bridge.out_reset} {sdram_s1_rsp_width_adapter.clk_reset} {reset};add_connection {uart_to_avmm_bridge_reset_reset_bridge.out_reset} {sdram_s1_cmd_width_adapter.clk_reset} {reset};add_connection {uart_to_avmm_bridge_reset_reset_bridge.out_reset} {crosser.in_clk_reset} {reset};add_connection {uart_to_avmm_bridge_reset_reset_bridge.out_reset} {crosser_001.out_clk_reset} {reset};add_connection {vga_reset_reset_bridge.out_reset} {vga_m1_translator.reset} {reset};add_connection {vga_reset_reset_bridge.out_reset} {cam_m1_translator.reset} {reset};add_connection {vga_reset_reset_bridge.out_reset} {vga_m1_agent.clk_reset} {reset};add_connection {vga_reset_reset_bridge.out_reset} {cam_m1_agent.clk_reset} {reset};add_connection {vga_reset_reset_bridge.out_reset} {router_001.clk_reset} {reset};add_connection {vga_reset_reset_bridge.out_reset} {router_002.clk_reset} {reset};add_connection {vga_reset_reset_bridge.out_reset} {cmd_demux_001.clk_reset} {reset};add_connection {vga_reset_reset_bridge.out_reset} {cmd_demux_002.clk_reset} {reset};add_connection {vga_reset_reset_bridge.out_reset} {rsp_mux_001.clk_reset} {reset};add_connection {vga_reset_reset_bridge.out_reset} {rsp_mux_002.clk_reset} {reset};add_connection {peripheral_bridge_reset_reset_bridge.out_reset} {peripheral_bridge_s0_translator.reset} {reset};add_connection {peripheral_bridge_reset_reset_bridge.out_reset} {peripheral_bridge_s0_agent.clk_reset} {reset};add_connection {peripheral_bridge_reset_reset_bridge.out_reset} {peripheral_bridge_s0_agent_rsp_fifo.clk_reset} {reset};add_connection {peripheral_bridge_reset_reset_bridge.out_reset} {peripheral_bridge_s0_agent_rdata_fifo.clk_reset} {reset};add_connection {peripheral_bridge_reset_reset_bridge.out_reset} {router_003.clk_reset} {reset};add_connection {peripheral_bridge_reset_reset_bridge.out_reset} {cmd_mux.clk_reset} {reset};add_connection {peripheral_bridge_reset_reset_bridge.out_reset} {rsp_demux.clk_reset} {reset};add_connection {peripheral_bridge_reset_reset_bridge.out_reset} {crosser.out_clk_reset} {reset};add_connection {peripheral_bridge_reset_reset_bridge.out_reset} {crosser_001.in_clk_reset} {reset};add_connection {core_clk_clk_clock_bridge.out_clk} {uart_to_avmm_bridge_avm_translator.clk} {clock};add_connection {core_clk_clk_clock_bridge.out_clk} {vga_m1_translator.clk} {clock};add_connection {core_clk_clk_clock_bridge.out_clk} {cam_m1_translator.clk} {clock};add_connection {core_clk_clk_clock_bridge.out_clk} {sdram_s1_translator.clk} {clock};add_connection {core_clk_clk_clock_bridge.out_clk} {uart_to_avmm_bridge_avm_agent.clk} {clock};add_connection {core_clk_clk_clock_bridge.out_clk} {vga_m1_agent.clk} {clock};add_connection {core_clk_clk_clock_bridge.out_clk} {cam_m1_agent.clk} {clock};add_connection {core_clk_clk_clock_bridge.out_clk} {sdram_s1_agent.clk} {clock};add_connection {core_clk_clk_clock_bridge.out_clk} {sdram_s1_agent_rsp_fifo.clk} {clock};add_connection {core_clk_clk_clock_bridge.out_clk} {sdram_s1_agent_rdata_fifo.clk} {clock};add_connection {core_clk_clk_clock_bridge.out_clk} {router.clk} {clock};add_connection {core_clk_clk_clock_bridge.out_clk} {router_001.clk} {clock};add_connection {core_clk_clk_clock_bridge.out_clk} {router_002.clk} {clock};add_connection {core_clk_clk_clock_bridge.out_clk} {router_004.clk} {clock};add_connection {core_clk_clk_clock_bridge.out_clk} {uart_to_avmm_bridge_avm_limiter.clk} {clock};add_connection {core_clk_clk_clock_bridge.out_clk} {sdram_s1_burst_adapter.cr0} {clock};add_connection {core_clk_clk_clock_bridge.out_clk} {cmd_demux.clk} {clock};add_connection {core_clk_clk_clock_bridge.out_clk} {rsp_mux.clk} {clock};add_connection {core_clk_clk_clock_bridge.out_clk} {cmd_demux_001.clk} {clock};add_connection {core_clk_clk_clock_bridge.out_clk} {rsp_mux_001.clk} {clock};add_connection {core_clk_clk_clock_bridge.out_clk} {cmd_demux_002.clk} {clock};add_connection {core_clk_clk_clock_bridge.out_clk} {rsp_mux_002.clk} {clock};add_connection {core_clk_clk_clock_bridge.out_clk} {cmd_mux_001.clk} {clock};add_connection {core_clk_clk_clock_bridge.out_clk} {rsp_demux_001.clk} {clock};add_connection {core_clk_clk_clock_bridge.out_clk} {sdram_s1_rsp_width_adapter.clk} {clock};add_connection {core_clk_clk_clock_bridge.out_clk} {sdram_s1_cmd_width_adapter.clk} {clock};add_connection {core_clk_clk_clock_bridge.out_clk} {crosser.in_clk} {clock};add_connection {core_clk_clk_clock_bridge.out_clk} {crosser_001.out_clk} {clock};add_connection {core_clk_clk_clock_bridge.out_clk} {uart_to_avmm_bridge_reset_reset_bridge.clk} {clock};add_connection {core_clk_clk_clock_bridge.out_clk} {vga_reset_reset_bridge.clk} {clock};add_connection {peri_clk_clk_clock_bridge.out_clk} {peripheral_bridge_s0_translator.clk} {clock};add_connection {peri_clk_clk_clock_bridge.out_clk} {peripheral_bridge_s0_agent.clk} {clock};add_connection {peri_clk_clk_clock_bridge.out_clk} {peripheral_bridge_s0_agent_rsp_fifo.clk} {clock};add_connection {peri_clk_clk_clock_bridge.out_clk} {peripheral_bridge_s0_agent_rdata_fifo.clk} {clock};add_connection {peri_clk_clk_clock_bridge.out_clk} {router_003.clk} {clock};add_connection {peri_clk_clk_clock_bridge.out_clk} {cmd_mux.clk} {clock};add_connection {peri_clk_clk_clock_bridge.out_clk} {rsp_demux.clk} {clock};add_connection {peri_clk_clk_clock_bridge.out_clk} {crosser.out_clk} {clock};add_connection {peri_clk_clk_clock_bridge.out_clk} {crosser_001.in_clk} {clock};add_connection {peri_clk_clk_clock_bridge.out_clk} {peripheral_bridge_reset_reset_bridge.clk} {clock};add_interface {core_clk_clk} {clock} {slave};set_interface_property {core_clk_clk} {EXPORT_OF} {core_clk_clk_clock_bridge.in_clk};add_interface {peri_clk_clk} {clock} {slave};set_interface_property {peri_clk_clk} {EXPORT_OF} {peri_clk_clk_clock_bridge.in_clk};add_interface {peripheral_bridge_reset_reset_bridge_in_reset} {reset} {slave};set_interface_property {peripheral_bridge_reset_reset_bridge_in_reset} {EXPORT_OF} {peripheral_bridge_reset_reset_bridge.in_reset};add_interface {uart_to_avmm_bridge_reset_reset_bridge_in_reset} {reset} {slave};set_interface_property {uart_to_avmm_bridge_reset_reset_bridge_in_reset} {EXPORT_OF} {uart_to_avmm_bridge_reset_reset_bridge.in_reset};add_interface {vga_reset_reset_bridge_in_reset} {reset} {slave};set_interface_property {vga_reset_reset_bridge_in_reset} {EXPORT_OF} {vga_reset_reset_bridge.in_reset};add_interface {cam_m1} {avalon} {slave};set_interface_property {cam_m1} {EXPORT_OF} {cam_m1_translator.avalon_anti_master_0};add_interface {uart_to_avmm_bridge_avm} {avalon} {slave};set_interface_property {uart_to_avmm_bridge_avm} {EXPORT_OF} {uart_to_avmm_bridge_avm_translator.avalon_anti_master_0};add_interface {vga_m1} {avalon} {slave};set_interface_property {vga_m1} {EXPORT_OF} {vga_m1_translator.avalon_anti_master_0};add_interface {peripheral_bridge_s0} {avalon} {master};set_interface_property {peripheral_bridge_s0} {EXPORT_OF} {peripheral_bridge_s0_translator.avalon_anti_slave_0};add_interface {sdram_s1} {avalon} {master};set_interface_property {sdram_s1} {EXPORT_OF} {sdram_s1_translator.avalon_anti_slave_0};set_module_assignment {interconnect_id.cam.m1} {0};set_module_assignment {interconnect_id.peripheral_bridge.s0} {0};set_module_assignment {interconnect_id.sdram.s1} {1};set_module_assignment {interconnect_id.uart_to_avmm_bridge.avm} {1};set_module_assignment {interconnect_id.vga.m1} {2};(altera_merlin_master_translator:20.1:AV_ADDRESSGROUP=0,AV_ADDRESS_SYMBOLS=1,AV_ADDRESS_W=32,AV_ALWAYSBURSTMAXBURST=0,AV_BITS_PER_SYMBOL=8,AV_BURSTBOUNDARIES=0,AV_BURSTCOUNT_SYMBOLS=0,AV_BURSTCOUNT_W=1,AV_BYTEENABLE_W=4,AV_CONSTANT_BURST_BEHAVIOR=0,AV_DATA_HOLD=0,AV_DATA_W=32,AV_INTERLEAVEBURSTS=0,AV_ISBIGENDIAN=0,AV_LINEWRAPBURSTS=0,AV_MAX_PENDING_READ_TRANSACTIONS=64,AV_READLATENCY=0,AV_READ_WAIT=1,AV_REGISTERINCOMINGSIGNALS=0,AV_REGISTEROUTGOINGSIGNALS=0,AV_SETUP_WAIT=0,AV_SYMBOLS_PER_WORD=4,AV_WRITE_WAIT=0,SYNC_RESET=0,UAV_ADDRESSGROUP=0,UAV_ADDRESS_W=32,UAV_BURSTCOUNT_W=3,UAV_CONSTANT_BURST_BEHAVIOR=0,USE_ADDRESS=1,USE_BEGINBURSTTRANSFER=0,USE_BEGINTRANSFER=0,USE_BURSTCOUNT=0,USE_BYTEENABLE=1,USE_CHIPSELECT=0,USE_CLKEN=0,USE_DEBUGACCESS=0,USE_LOCK=0,USE_READ=1,USE_READDATA=1,USE_READDATAVALID=1,USE_READRESPONSE=0,USE_WAITREQUEST=1,USE_WRITE=1,USE_WRITEDATA=1,USE_WRITERESPONSE=0)(altera_merlin_master_translator:20.1:AV_ADDRESSGROUP=0,AV_ADDRESS_SYMBOLS=1,AV_ADDRESS_W=32,AV_ALWAYSBURSTMAXBURST=0,AV_BITS_PER_SYMBOL=8,AV_BURSTBOUNDARIES=0,AV_BURSTCOUNT_SYMBOLS=0,AV_BURSTCOUNT_W=9,AV_BYTEENABLE_W=4,AV_CONSTANT_BURST_BEHAVIOR=1,AV_DATA_HOLD=0,AV_DATA_W=32,AV_INTERLEAVEBURSTS=0,AV_ISBIGENDIAN=0,AV_LINEWRAPBURSTS=0,AV_MAX_PENDING_READ_TRANSACTIONS=64,AV_READLATENCY=0,AV_READ_WAIT=1,AV_REGISTERINCOMINGSIGNALS=0,AV_REGISTEROUTGOINGSIGNALS=0,AV_SETUP_WAIT=0,AV_SYMBOLS_PER_WORD=4,AV_WRITE_WAIT=0,SYNC_RESET=0,UAV_ADDRESSGROUP=0,UAV_ADDRESS_W=32,UAV_BURSTCOUNT_W=11,UAV_CONSTANT_BURST_BEHAVIOR=0,USE_ADDRESS=1,USE_BEGINBURSTTRANSFER=0,USE_BEGINTRANSFER=0,USE_BURSTCOUNT=1,USE_BYTEENABLE=0,USE_CHIPSELECT=0,USE_CLKEN=0,USE_DEBUGACCESS=0,USE_LOCK=0,USE_READ=1,USE_READDATA=1,USE_READDATAVALID=1,USE_READRESPONSE=0,USE_WAITREQUEST=1,USE_WRITE=0,USE_WRITEDATA=0,USE_WRITERESPONSE=0)(altera_merlin_master_translator:20.1:AV_ADDRESSGROUP=0,AV_ADDRESS_SYMBOLS=1,AV_ADDRESS_W=32,AV_ALWAYSBURSTMAXBURST=0,AV_BITS_PER_SYMBOL=8,AV_BURSTBOUNDARIES=0,AV_BURSTCOUNT_SYMBOLS=0,AV_BURSTCOUNT_W=9,AV_BYTEENABLE_W=4,AV_CONSTANT_BURST_BEHAVIOR=1,AV_DATA_HOLD=0,AV_DATA_W=32,AV_INTERLEAVEBURSTS=0,AV_ISBIGENDIAN=0,AV_LINEWRAPBURSTS=0,AV_MAX_PENDING_READ_TRANSACTIONS=64,AV_READLATENCY=0,AV_READ_WAIT=1,AV_REGISTERINCOMINGSIGNALS=0,AV_REGISTEROUTGOINGSIGNALS=0,AV_SETUP_WAIT=0,AV_SYMBOLS_PER_WORD=4,AV_WRITE_WAIT=0,SYNC_RESET=0,UAV_ADDRESSGROUP=0,UAV_ADDRESS_W=32,UAV_BURSTCOUNT_W=11,UAV_CONSTANT_BURST_BEHAVIOR=0,USE_ADDRESS=1,USE_BEGINBURSTTRANSFER=0,USE_BEGINTRANSFER=0,USE_BURSTCOUNT=1,USE_BYTEENABLE=1,USE_CHIPSELECT=0,USE_CLKEN=0,USE_DEBUGACCESS=0,USE_LOCK=0,USE_READ=0,USE_READDATA=0,USE_READDATAVALID=0,USE_READRESPONSE=0,USE_WAITREQUEST=1,USE_WRITE=1,USE_WRITEDATA=1,USE_WRITERESPONSE=0)(altera_merlin_slave_translator:20.1:AV_ADDRESSGROUP=0,AV_ADDRESS_SYMBOLS=1,AV_ADDRESS_W=10,AV_ALWAYSBURSTMAXBURST=0,AV_BITS_PER_SYMBOL=8,AV_BURSTBOUNDARIES=0,AV_BURSTCOUNT_SYMBOLS=0,AV_BURSTCOUNT_W=1,AV_BYTEENABLE_W=4,AV_CONSTANT_BURST_BEHAVIOR=0,AV_DATA_HOLD=0,AV_DATA_HOLD_CYCLES=0,AV_DATA_W=32,AV_INTERLEAVEBURSTS=0,AV_ISBIGENDIAN=0,AV_LINEWRAPBURSTS=0,AV_MAX_PENDING_READ_TRANSACTIONS=1,AV_MAX_PENDING_WRITE_TRANSACTIONS=0,AV_READLATENCY=0,AV_READ_WAIT=0,AV_READ_WAIT_CYCLES=0,AV_REGISTERINCOMINGSIGNALS=0,AV_REGISTEROUTGOINGSIGNALS=0,AV_REQUIRE_UNALIGNED_ADDRESSES=0,AV_SETUP_WAIT=0,AV_SETUP_WAIT_CYCLES=0,AV_SYMBOLS_PER_WORD=4,AV_TIMING_UNITS=1,AV_WRITE_WAIT=0,AV_WRITE_WAIT_CYCLES=0,CHIPSELECT_THROUGH_READLATENCY=0,CLOCK_RATE=25000000,UAV_ADDRESSGROUP=0,UAV_ADDRESS_W=32,UAV_BURSTCOUNT_W=3,UAV_BYTEENABLE_W=4,UAV_CONSTANT_BURST_BEHAVIOR=0,UAV_DATA_W=32,USE_ADDRESS=1,USE_AV_CLKEN=0,USE_BEGINBURSTTRANSFER=0,USE_BEGINTRANSFER=0,USE_BURSTCOUNT=1,USE_BYTEENABLE=1,USE_CHIPSELECT=0,USE_DEBUGACCESS=1,USE_LOCK=0,USE_OUTPUTENABLE=0,USE_READ=1,USE_READDATA=1,USE_READDATAVALID=1,USE_READRESPONSE=0,USE_UAV_CLKEN=0,USE_WAITREQUEST=1,USE_WRITE=1,USE_WRITEBYTEENABLE=0,USE_WRITEDATA=1,USE_WRITERESPONSE=0)(altera_merlin_slave_translator:20.1:AV_ADDRESSGROUP=0,AV_ADDRESS_SYMBOLS=0,AV_ADDRESS_W=24,AV_ALWAYSBURSTMAXBURST=0,AV_BITS_PER_SYMBOL=8,AV_BURSTBOUNDARIES=0,AV_BURSTCOUNT_SYMBOLS=0,AV_BURSTCOUNT_W=1,AV_BYTEENABLE_W=2,AV_CONSTANT_BURST_BEHAVIOR=0,AV_DATA_HOLD=0,AV_DATA_HOLD_CYCLES=0,AV_DATA_W=16,AV_INTERLEAVEBURSTS=0,AV_ISBIGENDIAN=0,AV_LINEWRAPBURSTS=0,AV_MAX_PENDING_READ_TRANSACTIONS=7,AV_MAX_PENDING_WRITE_TRANSACTIONS=0,AV_READLATENCY=0,AV_READ_WAIT=1,AV_READ_WAIT_CYCLES=1,AV_REGISTERINCOMINGSIGNALS=0,AV_REGISTEROUTGOINGSIGNALS=0,AV_REQUIRE_UNALIGNED_ADDRESSES=0,AV_SETUP_WAIT=0,AV_SETUP_WAIT_CYCLES=0,AV_SYMBOLS_PER_WORD=2,AV_TIMING_UNITS=1,AV_WRITE_WAIT=0,AV_WRITE_WAIT_CYCLES=0,CHIPSELECT_THROUGH_READLATENCY=0,CLOCK_RATE=100000000,UAV_ADDRESSGROUP=0,UAV_ADDRESS_W=32,UAV_BURSTCOUNT_W=2,UAV_BYTEENABLE_W=2,UAV_CONSTANT_BURST_BEHAVIOR=0,UAV_DATA_W=16,USE_ADDRESS=1,USE_AV_CLKEN=0,USE_BEGINBURSTTRANSFER=0,USE_BEGINTRANSFER=0,USE_BURSTCOUNT=0,USE_BYTEENABLE=1,USE_CHIPSELECT=1,USE_DEBUGACCESS=0,USE_LOCK=0,USE_OUTPUTENABLE=0,USE_READ=1,USE_READDATA=1,USE_READDATAVALID=1,USE_READRESPONSE=0,USE_UAV_CLKEN=0,USE_WAITREQUEST=1,USE_WRITE=1,USE_WRITEBYTEENABLE=0,USE_WRITEDATA=1,USE_WRITERESPONSE=0)(altera_merlin_master_agent:20.1:ADDR_MAP=&lt;?xml version=&quot;1.0&quot; encoding=&quot;UTF-8&quot;?&gt;
&lt;address_map&gt;
 &lt;slave
   id=&quot;0&quot;
   name=&quot;peripheral_bridge_s0_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000010000000&quot;
   end=&quot;0x00000000010000400&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;1&quot;
   name=&quot;sdram_s1_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000000000&quot;
   end=&quot;0x00000000002000000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
&lt;/address_map&gt;
,AV_BURSTBOUNDARIES=0,AV_BURSTCOUNT_W=3,AV_LINEWRAPBURSTS=0,BURSTWRAP_VALUE=1,CACHE_VALUE=0,ID=1,MERLIN_PACKET_FORMAT=ori_burst_size(111:109) response_status(108:107) cache(106:103) protection(102:100) thread_id(99) dest_id(98:97) src_id(96:95) qos(94) begin_burst(93) data_sideband(92) addr_sideband(91) burst_type(90:89) burst_size(88:86) burstwrap(85) byte_cnt(84:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),PKT_ADDR_H=67,PKT_ADDR_L=36,PKT_ADDR_SIDEBAND_H=91,PKT_ADDR_SIDEBAND_L=91,PKT_BEGIN_BURST=93,PKT_BURSTWRAP_H=85,PKT_BURSTWRAP_L=85,PKT_BURST_SIZE_H=88,PKT_BURST_SIZE_L=86,PKT_BURST_TYPE_H=90,PKT_BURST_TYPE_L=89,PKT_BYTEEN_H=35,PKT_BYTEEN_L=32,PKT_BYTE_CNT_H=84,PKT_BYTE_CNT_L=74,PKT_CACHE_H=106,PKT_CACHE_L=103,PKT_DATA_H=31,PKT_DATA_L=0,PKT_DATA_SIDEBAND_H=92,PKT_DATA_SIDEBAND_L=92,PKT_DEST_ID_H=98,PKT_DEST_ID_L=97,PKT_ORI_BURST_SIZE_H=111,PKT_ORI_BURST_SIZE_L=109,PKT_PROTECTION_H=102,PKT_PROTECTION_L=100,PKT_QOS_H=94,PKT_QOS_L=94,PKT_RESPONSE_STATUS_H=108,PKT_RESPONSE_STATUS_L=107,PKT_SRC_ID_H=96,PKT_SRC_ID_L=95,PKT_THREAD_ID_H=99,PKT_THREAD_ID_L=99,PKT_TRANS_COMPRESSED_READ=68,PKT_TRANS_EXCLUSIVE=73,PKT_TRANS_LOCK=72,PKT_TRANS_POSTED=69,PKT_TRANS_READ=71,PKT_TRANS_WRITE=70,SECURE_ACCESS_BIT=1,ST_CHANNEL_W=3,ST_DATA_W=112,SUPPRESS_0_BYTEEN_RSP=0,USE_READRESPONSE=0,USE_WRITERESPONSE=0)(altera_merlin_master_agent:20.1:ADDR_MAP=&lt;?xml version=&quot;1.0&quot; encoding=&quot;UTF-8&quot;?&gt;
&lt;address_map&gt;
 &lt;slave
   id=&quot;1&quot;
   name=&quot;sdram_s1_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000000000&quot;
   end=&quot;0x00000000002000000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
&lt;/address_map&gt;
,AV_BURSTBOUNDARIES=0,AV_BURSTCOUNT_W=11,AV_LINEWRAPBURSTS=0,BURSTWRAP_VALUE=1,CACHE_VALUE=0,ID=2,MERLIN_PACKET_FORMAT=ori_burst_size(111:109) response_status(108:107) cache(106:103) protection(102:100) thread_id(99) dest_id(98:97) src_id(96:95) qos(94) begin_burst(93) data_sideband(92) addr_sideband(91) burst_type(90:89) burst_size(88:86) burstwrap(85) byte_cnt(84:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),PKT_ADDR_H=67,PKT_ADDR_L=36,PKT_ADDR_SIDEBAND_H=91,PKT_ADDR_SIDEBAND_L=91,PKT_BEGIN_BURST=93,PKT_BURSTWRAP_H=85,PKT_BURSTWRAP_L=85,PKT_BURST_SIZE_H=88,PKT_BURST_SIZE_L=86,PKT_BURST_TYPE_H=90,PKT_BURST_TYPE_L=89,PKT_BYTEEN_H=35,PKT_BYTEEN_L=32,PKT_BYTE_CNT_H=84,PKT_BYTE_CNT_L=74,PKT_CACHE_H=106,PKT_CACHE_L=103,PKT_DATA_H=31,PKT_DATA_L=0,PKT_DATA_SIDEBAND_H=92,PKT_DATA_SIDEBAND_L=92,PKT_DEST_ID_H=98,PKT_DEST_ID_L=97,PKT_ORI_BURST_SIZE_H=111,PKT_ORI_BURST_SIZE_L=109,PKT_PROTECTION_H=102,PKT_PROTECTION_L=100,PKT_QOS_H=94,PKT_QOS_L=94,PKT_RESPONSE_STATUS_H=108,PKT_RESPONSE_STATUS_L=107,PKT_SRC_ID_H=96,PKT_SRC_ID_L=95,PKT_THREAD_ID_H=99,PKT_THREAD_ID_L=99,PKT_TRANS_COMPRESSED_READ=68,PKT_TRANS_EXCLUSIVE=73,PKT_TRANS_LOCK=72,PKT_TRANS_POSTED=69,PKT_TRANS_READ=71,PKT_TRANS_WRITE=70,SECURE_ACCESS_BIT=1,ST_CHANNEL_W=3,ST_DATA_W=112,SUPPRESS_0_BYTEEN_RSP=0,USE_READRESPONSE=0,USE_WRITERESPONSE=0)(altera_merlin_master_agent:20.1:ADDR_MAP=&lt;?xml version=&quot;1.0&quot; encoding=&quot;UTF-8&quot;?&gt;
&lt;address_map&gt;
 &lt;slave
   id=&quot;1&quot;
   name=&quot;sdram_s1_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000000000&quot;
   end=&quot;0x00000000002000000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
&lt;/address_map&gt;
,AV_BURSTBOUNDARIES=0,AV_BURSTCOUNT_W=11,AV_LINEWRAPBURSTS=0,BURSTWRAP_VALUE=1,CACHE_VALUE=0,ID=0,MERLIN_PACKET_FORMAT=ori_burst_size(111:109) response_status(108:107) cache(106:103) protection(102:100) thread_id(99) dest_id(98:97) src_id(96:95) qos(94) begin_burst(93) data_sideband(92) addr_sideband(91) burst_type(90:89) burst_size(88:86) burstwrap(85) byte_cnt(84:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),PKT_ADDR_H=67,PKT_ADDR_L=36,PKT_ADDR_SIDEBAND_H=91,PKT_ADDR_SIDEBAND_L=91,PKT_BEGIN_BURST=93,PKT_BURSTWRAP_H=85,PKT_BURSTWRAP_L=85,PKT_BURST_SIZE_H=88,PKT_BURST_SIZE_L=86,PKT_BURST_TYPE_H=90,PKT_BURST_TYPE_L=89,PKT_BYTEEN_H=35,PKT_BYTEEN_L=32,PKT_BYTE_CNT_H=84,PKT_BYTE_CNT_L=74,PKT_CACHE_H=106,PKT_CACHE_L=103,PKT_DATA_H=31,PKT_DATA_L=0,PKT_DATA_SIDEBAND_H=92,PKT_DATA_SIDEBAND_L=92,PKT_DEST_ID_H=98,PKT_DEST_ID_L=97,PKT_ORI_BURST_SIZE_H=111,PKT_ORI_BURST_SIZE_L=109,PKT_PROTECTION_H=102,PKT_PROTECTION_L=100,PKT_QOS_H=94,PKT_QOS_L=94,PKT_RESPONSE_STATUS_H=108,PKT_RESPONSE_STATUS_L=107,PKT_SRC_ID_H=96,PKT_SRC_ID_L=95,PKT_THREAD_ID_H=99,PKT_THREAD_ID_L=99,PKT_TRANS_COMPRESSED_READ=68,PKT_TRANS_EXCLUSIVE=73,PKT_TRANS_LOCK=72,PKT_TRANS_POSTED=69,PKT_TRANS_READ=71,PKT_TRANS_WRITE=70,SECURE_ACCESS_BIT=1,ST_CHANNEL_W=3,ST_DATA_W=112,SUPPRESS_0_BYTEEN_RSP=0,USE_READRESPONSE=0,USE_WRITERESPONSE=0)(altera_merlin_slave_agent:20.1:AVS_BURSTCOUNT_SYMBOLS=0,AVS_BURSTCOUNT_W=3,AV_LINEWRAPBURSTS=0,ECC_ENABLE=0,ID=0,MAX_BURSTWRAP=1,MAX_BYTE_CNT=4,MERLIN_PACKET_FORMAT=ori_burst_size(111:109) response_status(108:107) cache(106:103) protection(102:100) thread_id(99) dest_id(98:97) src_id(96:95) qos(94) begin_burst(93) data_sideband(92) addr_sideband(91) burst_type(90:89) burst_size(88:86) burstwrap(85) byte_cnt(84:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),PKT_ADDR_H=67,PKT_ADDR_L=36,PKT_BEGIN_BURST=93,PKT_BURSTWRAP_H=85,PKT_BURSTWRAP_L=85,PKT_BURST_SIZE_H=88,PKT_BURST_SIZE_L=86,PKT_BYTEEN_H=35,PKT_BYTEEN_L=32,PKT_BYTE_CNT_H=84,PKT_BYTE_CNT_L=74,PKT_DATA_H=31,PKT_DATA_L=0,PKT_DEST_ID_H=98,PKT_DEST_ID_L=97,PKT_ORI_BURST_SIZE_H=111,PKT_ORI_BURST_SIZE_L=109,PKT_PROTECTION_H=102,PKT_PROTECTION_L=100,PKT_RESPONSE_STATUS_H=108,PKT_RESPONSE_STATUS_L=107,PKT_SRC_ID_H=96,PKT_SRC_ID_L=95,PKT_SYMBOL_W=8,PKT_TRANS_COMPRESSED_READ=68,PKT_TRANS_LOCK=72,PKT_TRANS_POSTED=69,PKT_TRANS_READ=71,PKT_TRANS_WRITE=70,PREVENT_FIFO_OVERFLOW=1,ST_CHANNEL_W=3,ST_DATA_W=112,SUPPRESS_0_BYTEEN_CMD=0,USE_READRESPONSE=0,USE_WRITERESPONSE=0)(altera_avalon_sc_fifo:20.1:BITS_PER_SYMBOL=113,CHANNEL_WIDTH=0,EMPTY_LATENCY=1,ENABLE_EXPLICIT_MAXCHANNEL=false,ERROR_WIDTH=0,EXPLICIT_MAXCHANNEL=0,FIFO_DEPTH=2,SYMBOLS_PER_BEAT=1,USE_ALMOST_EMPTY_IF=0,USE_ALMOST_FULL_IF=0,USE_FILL_LEVEL=0,USE_MEMORY_BLOCKS=0,USE_PACKETS=1,USE_STORE_FORWARD=0)(altera_avalon_sc_fifo:20.1:BITS_PER_SYMBOL=34,CHANNEL_WIDTH=0,EMPTY_LATENCY=0,ENABLE_EXPLICIT_MAXCHANNEL=false,ERROR_WIDTH=0,EXPLICIT_MAXCHANNEL=0,FIFO_DEPTH=2,SYMBOLS_PER_BEAT=1,USE_ALMOST_EMPTY_IF=0,USE_ALMOST_FULL_IF=0,USE_FILL_LEVEL=0,USE_MEMORY_BLOCKS=0,USE_PACKETS=0,USE_STORE_FORWARD=0)(altera_merlin_slave_agent:20.1:AVS_BURSTCOUNT_SYMBOLS=0,AVS_BURSTCOUNT_W=2,AV_LINEWRAPBURSTS=0,ECC_ENABLE=0,ID=1,MAX_BURSTWRAP=1,MAX_BYTE_CNT=2,MERLIN_PACKET_FORMAT=ori_burst_size(93:91) response_status(90:89) cache(88:85) protection(84:82) thread_id(81) dest_id(80:79) src_id(78:77) qos(76) begin_burst(75) data_sideband(74) addr_sideband(73) burst_type(72:71) burst_size(70:68) burstwrap(67) byte_cnt(66:56) trans_exclusive(55) trans_lock(54) trans_read(53) trans_write(52) trans_posted(51) trans_compressed_read(50) addr(49:18) byteen(17:16) data(15:0),PKT_ADDR_H=49,PKT_ADDR_L=18,PKT_BEGIN_BURST=75,PKT_BURSTWRAP_H=67,PKT_BURSTWRAP_L=67,PKT_BURST_SIZE_H=70,PKT_BURST_SIZE_L=68,PKT_BYTEEN_H=17,PKT_BYTEEN_L=16,PKT_BYTE_CNT_H=66,PKT_BYTE_CNT_L=56,PKT_DATA_H=15,PKT_DATA_L=0,PKT_DEST_ID_H=80,PKT_DEST_ID_L=79,PKT_ORI_BURST_SIZE_H=93,PKT_ORI_BURST_SIZE_L=91,PKT_PROTECTION_H=84,PKT_PROTECTION_L=82,PKT_RESPONSE_STATUS_H=90,PKT_RESPONSE_STATUS_L=89,PKT_SRC_ID_H=78,PKT_SRC_ID_L=77,PKT_SYMBOL_W=8,PKT_TRANS_COMPRESSED_READ=50,PKT_TRANS_LOCK=54,PKT_TRANS_POSTED=51,PKT_TRANS_READ=53,PKT_TRANS_WRITE=52,PREVENT_FIFO_OVERFLOW=1,ST_CHANNEL_W=3,ST_DATA_W=94,SUPPRESS_0_BYTEEN_CMD=1,USE_READRESPONSE=0,USE_WRITERESPONSE=0)(altera_avalon_sc_fifo:20.1:BITS_PER_SYMBOL=95,CHANNEL_WIDTH=0,EMPTY_LATENCY=1,ENABLE_EXPLICIT_MAXCHANNEL=false,ERROR_WIDTH=0,EXPLICIT_MAXCHANNEL=0,FIFO_DEPTH=8,SYMBOLS_PER_BEAT=1,USE_ALMOST_EMPTY_IF=0,USE_ALMOST_FULL_IF=0,USE_FILL_LEVEL=0,USE_MEMORY_BLOCKS=0,USE_PACKETS=1,USE_STORE_FORWARD=0)(altera_avalon_sc_fifo:20.1:BITS_PER_SYMBOL=18,CHANNEL_WIDTH=0,EMPTY_LATENCY=3,ENABLE_EXPLICIT_MAXCHANNEL=false,ERROR_WIDTH=0,EXPLICIT_MAXCHANNEL=0,FIFO_DEPTH=8,SYMBOLS_PER_BEAT=1,USE_ALMOST_EMPTY_IF=0,USE_ALMOST_FULL_IF=0,USE_FILL_LEVEL=0,USE_MEMORY_BLOCKS=1,USE_PACKETS=0,USE_STORE_FORWARD=0)(altera_merlin_router:20.1:CHANNEL_ID=10,01,DECODER_TYPE=0,DEFAULT_CHANNEL=1,DEFAULT_DESTID=1,DEFAULT_RD_CHANNEL=-1,DEFAULT_WR_CHANNEL=-1,DESTINATION_ID=1,0,END_ADDRESS=0x2000000,0x10000400,MEMORY_ALIASING_DECODE=0,MERLIN_PACKET_FORMAT=ori_burst_size(111:109) response_status(108:107) cache(106:103) protection(102:100) thread_id(99) dest_id(98:97) src_id(96:95) qos(94) begin_burst(93) data_sideband(92) addr_sideband(91) burst_type(90:89) burst_size(88:86) burstwrap(85) byte_cnt(84:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NON_SECURED_TAG=1,1,PKT_ADDR_H=67,PKT_ADDR_L=36,PKT_DEST_ID_H=98,PKT_DEST_ID_L=97,PKT_PROTECTION_H=102,PKT_PROTECTION_L=100,PKT_TRANS_READ=71,PKT_TRANS_WRITE=70,SECURED_RANGE_LIST=0,0,SECURED_RANGE_PAIRS=0,0,SLAVES_INFO=1:10:0x0:0x2000000:both:1:0:0:1,0:01:0x10000000:0x10000400:both:1:0:0:1,SPAN_OFFSET=,START_ADDRESS=0x0,0x10000000,ST_CHANNEL_W=3,ST_DATA_W=112,TYPE_OF_TRANSACTION=both,both)(altera_merlin_router:20.1:CHANNEL_ID=1,DECODER_TYPE=0,DEFAULT_CHANNEL=0,DEFAULT_DESTID=1,DEFAULT_RD_CHANNEL=-1,DEFAULT_WR_CHANNEL=-1,DESTINATION_ID=1,END_ADDRESS=0x2000000,MEMORY_ALIASING_DECODE=0,MERLIN_PACKET_FORMAT=ori_burst_size(111:109) response_status(108:107) cache(106:103) protection(102:100) thread_id(99) dest_id(98:97) src_id(96:95) qos(94) begin_burst(93) data_sideband(92) addr_sideband(91) burst_type(90:89) burst_size(88:86) burstwrap(85) byte_cnt(84:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NON_SECURED_TAG=1,PKT_ADDR_H=67,PKT_ADDR_L=36,PKT_DEST_ID_H=98,PKT_DEST_ID_L=97,PKT_PROTECTION_H=102,PKT_PROTECTION_L=100,PKT_TRANS_READ=71,PKT_TRANS_WRITE=70,SECURED_RANGE_LIST=0,SECURED_RANGE_PAIRS=0,SLAVES_INFO=1:1:0x0:0x2000000:both:1:0:0:1,SPAN_OFFSET=,START_ADDRESS=0x0,ST_CHANNEL_W=3,ST_DATA_W=112,TYPE_OF_TRANSACTION=both)(altera_merlin_router:20.1:CHANNEL_ID=1,DECODER_TYPE=0,DEFAULT_CHANNEL=0,DEFAULT_DESTID=1,DEFAULT_RD_CHANNEL=-1,DEFAULT_WR_CHANNEL=-1,DESTINATION_ID=1,END_ADDRESS=0x2000000,MEMORY_ALIASING_DECODE=0,MERLIN_PACKET_FORMAT=ori_burst_size(111:109) response_status(108:107) cache(106:103) protection(102:100) thread_id(99) dest_id(98:97) src_id(96:95) qos(94) begin_burst(93) data_sideband(92) addr_sideband(91) burst_type(90:89) burst_size(88:86) burstwrap(85) byte_cnt(84:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NON_SECURED_TAG=1,PKT_ADDR_H=67,PKT_ADDR_L=36,PKT_DEST_ID_H=98,PKT_DEST_ID_L=97,PKT_PROTECTION_H=102,PKT_PROTECTION_L=100,PKT_TRANS_READ=71,PKT_TRANS_WRITE=70,SECURED_RANGE_LIST=0,SECURED_RANGE_PAIRS=0,SLAVES_INFO=1:1:0x0:0x2000000:both:1:0:0:1,SPAN_OFFSET=,START_ADDRESS=0x0,ST_CHANNEL_W=3,ST_DATA_W=112,TYPE_OF_TRANSACTION=both)(altera_merlin_router:20.1:CHANNEL_ID=1,DECODER_TYPE=1,DEFAULT_CHANNEL=0,DEFAULT_DESTID=1,DEFAULT_RD_CHANNEL=-1,DEFAULT_WR_CHANNEL=-1,DESTINATION_ID=1,END_ADDRESS=0x0,MEMORY_ALIASING_DECODE=0,MERLIN_PACKET_FORMAT=ori_burst_size(111:109) response_status(108:107) cache(106:103) protection(102:100) thread_id(99) dest_id(98:97) src_id(96:95) qos(94) begin_burst(93) data_sideband(92) addr_sideband(91) burst_type(90:89) burst_size(88:86) burstwrap(85) byte_cnt(84:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NON_SECURED_TAG=1,PKT_ADDR_H=67,PKT_ADDR_L=36,PKT_DEST_ID_H=98,PKT_DEST_ID_L=97,PKT_PROTECTION_H=102,PKT_PROTECTION_L=100,PKT_TRANS_READ=71,PKT_TRANS_WRITE=70,SECURED_RANGE_LIST=0,SECURED_RANGE_PAIRS=0,SLAVES_INFO=1:1:0x0:0x0:both:1:0:0:1,SPAN_OFFSET=,START_ADDRESS=0x0,ST_CHANNEL_W=3,ST_DATA_W=112,TYPE_OF_TRANSACTION=both)(altera_merlin_router:20.1:CHANNEL_ID=001,010,100,DECODER_TYPE=1,DEFAULT_CHANNEL=0,DEFAULT_DESTID=1,DEFAULT_RD_CHANNEL=-1,DEFAULT_WR_CHANNEL=-1,DESTINATION_ID=1,2,0,END_ADDRESS=0x0,0x0,0x0,MEMORY_ALIASING_DECODE=0,MERLIN_PACKET_FORMAT=ori_burst_size(93:91) response_status(90:89) cache(88:85) protection(84:82) thread_id(81) dest_id(80:79) src_id(78:77) qos(76) begin_burst(75) data_sideband(74) addr_sideband(73) burst_type(72:71) burst_size(70:68) burstwrap(67) byte_cnt(66:56) trans_exclusive(55) trans_lock(54) trans_read(53) trans_write(52) trans_posted(51) trans_compressed_read(50) addr(49:18) byteen(17:16) data(15:0),NON_SECURED_TAG=1,1,1,PKT_ADDR_H=49,PKT_ADDR_L=18,PKT_DEST_ID_H=80,PKT_DEST_ID_L=79,PKT_PROTECTION_H=84,PKT_PROTECTION_L=82,PKT_TRANS_READ=53,PKT_TRANS_WRITE=52,SECURED_RANGE_LIST=0,0,0,SECURED_RANGE_PAIRS=0,0,0,SLAVES_INFO=1:001:0x0:0x0:both:1:0:0:1,2:010:0x0:0x0:read:1:0:0:1,0:100:0x0:0x0:write:1:0:0:1,SPAN_OFFSET=,START_ADDRESS=0x0,0x0,0x0,ST_CHANNEL_W=3,ST_DATA_W=94,TYPE_OF_TRANSACTION=both,read,write)(altera_merlin_traffic_limiter:20.1:ENFORCE_ORDER=1,MAX_BURST_LENGTH=1,MAX_OUTSTANDING_RESPONSES=9,MERLIN_PACKET_FORMAT=ori_burst_size(111:109) response_status(108:107) cache(106:103) protection(102:100) thread_id(99) dest_id(98:97) src_id(96:95) qos(94) begin_burst(93) data_sideband(92) addr_sideband(91) burst_type(90:89) burst_size(88:86) burstwrap(85) byte_cnt(84:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),PIPELINED=0,PKT_BYTEEN_H=35,PKT_BYTEEN_L=32,PKT_BYTE_CNT_H=84,PKT_BYTE_CNT_L=74,PKT_DEST_ID_H=98,PKT_DEST_ID_L=97,PKT_SRC_ID_H=96,PKT_SRC_ID_L=95,PKT_THREAD_ID_H=99,PKT_THREAD_ID_L=99,PKT_TRANS_POSTED=69,PKT_TRANS_WRITE=70,PREVENT_HAZARDS=0,REORDER=0,ST_CHANNEL_W=3,ST_DATA_W=112,SUPPORTS_NONPOSTED_WRITES=0,SUPPORTS_POSTED_WRITES=1,VALID_WIDTH=3)(altera_merlin_burst_adapter:20.1:ADAPTER_VERSION=13.1,BURSTWRAP_CONST_MASK=1,BURSTWRAP_CONST_VALUE=1,BYTEENABLE_SYNTHESIS=1,COMPRESSED_READ_SUPPORT=1,INCOMPLETE_WRAP_SUPPORT=0,IN_NARROW_SIZE=0,MERLIN_PACKET_FORMAT=ori_burst_size(93:91) response_status(90:89) cache(88:85) protection(84:82) thread_id(81) dest_id(80:79) src_id(78:77) qos(76) begin_burst(75) data_sideband(74) addr_sideband(73) burst_type(72:71) burst_size(70:68) burstwrap(67) byte_cnt(66:56) trans_exclusive(55) trans_lock(54) trans_read(53) trans_write(52) trans_posted(51) trans_compressed_read(50) addr(49:18) byteen(17:16) data(15:0),NO_WRAP_SUPPORT=0,OUT_BURSTWRAP_H=67,OUT_BYTE_CNT_H=57,OUT_COMPLETE_WRAP=0,OUT_FIXED=0,OUT_NARROW_SIZE=0,PIPE_INPUTS=0,PKT_ADDR_H=49,PKT_ADDR_L=18,PKT_BEGIN_BURST=75,PKT_BURSTWRAP_H=67,PKT_BURSTWRAP_L=67,PKT_BURST_SIZE_H=70,PKT_BURST_SIZE_L=68,PKT_BURST_TYPE_H=72,PKT_BURST_TYPE_L=71,PKT_BYTEEN_H=17,PKT_BYTEEN_L=16,PKT_BYTE_CNT_H=66,PKT_BYTE_CNT_L=56,PKT_TRANS_COMPRESSED_READ=50,PKT_TRANS_READ=53,PKT_TRANS_WRITE=52,ST_CHANNEL_W=3,ST_DATA_W=94)(altera_merlin_demultiplexer:20.1:AUTO_CLK_CLOCK_RATE=100000000,AUTO_DEVICE_FAMILY=Cyclone IV E,MERLIN_PACKET_FORMAT=ori_burst_size(111:109) response_status(108:107) cache(106:103) protection(102:100) thread_id(99) dest_id(98:97) src_id(96:95) qos(94) begin_burst(93) data_sideband(92) addr_sideband(91) burst_type(90:89) burst_size(88:86) burstwrap(85) byte_cnt(84:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NUM_OUTPUTS=2,ST_CHANNEL_W=3,ST_DATA_W=112,VALID_WIDTH=3)(altera_merlin_demultiplexer:20.1:AUTO_CLK_CLOCK_RATE=100000000,AUTO_DEVICE_FAMILY=Cyclone IV E,MERLIN_PACKET_FORMAT=ori_burst_size(111:109) response_status(108:107) cache(106:103) protection(102:100) thread_id(99) dest_id(98:97) src_id(96:95) qos(94) begin_burst(93) data_sideband(92) addr_sideband(91) burst_type(90:89) burst_size(88:86) burstwrap(85) byte_cnt(84:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NUM_OUTPUTS=1,ST_CHANNEL_W=3,ST_DATA_W=112,VALID_WIDTH=1)(altera_merlin_demultiplexer:20.1:AUTO_CLK_CLOCK_RATE=100000000,AUTO_DEVICE_FAMILY=Cyclone IV E,MERLIN_PACKET_FORMAT=ori_burst_size(111:109) response_status(108:107) cache(106:103) protection(102:100) thread_id(99) dest_id(98:97) src_id(96:95) qos(94) begin_burst(93) data_sideband(92) addr_sideband(91) burst_type(90:89) burst_size(88:86) burstwrap(85) byte_cnt(84:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NUM_OUTPUTS=1,ST_CHANNEL_W=3,ST_DATA_W=112,VALID_WIDTH=1)(altera_merlin_multiplexer:20.1:ARBITRATION_SCHEME=round-robin,ARBITRATION_SHARES=1,MERLIN_PACKET_FORMAT=ori_burst_size(111:109) response_status(108:107) cache(106:103) protection(102:100) thread_id(99) dest_id(98:97) src_id(96:95) qos(94) begin_burst(93) data_sideband(92) addr_sideband(91) burst_type(90:89) burst_size(88:86) burstwrap(85) byte_cnt(84:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NUM_INPUTS=1,PIPELINE_ARB=1,PKT_TRANS_LOCK=72,ST_CHANNEL_W=3,ST_DATA_W=112,USE_EXTERNAL_ARB=0)(altera_merlin_multiplexer:20.1:ARBITRATION_SCHEME=round-robin,ARBITRATION_SHARES=1,1,1,MERLIN_PACKET_FORMAT=ori_burst_size(111:109) response_status(108:107) cache(106:103) protection(102:100) thread_id(99) dest_id(98:97) src_id(96:95) qos(94) begin_burst(93) data_sideband(92) addr_sideband(91) burst_type(90:89) burst_size(88:86) burstwrap(85) byte_cnt(84:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NUM_INPUTS=3,PIPELINE_ARB=1,PKT_TRANS_LOCK=72,ST_CHANNEL_W=3,ST_DATA_W=112,USE_EXTERNAL_ARB=0)(altera_merlin_demultiplexer:20.1:AUTO_CLK_CLOCK_RATE=25000000,AUTO_DEVICE_FAMILY=Cyclone IV E,MERLIN_PACKET_FORMAT=ori_burst_size(111:109) response_status(108:107) cache(106:103) protection(102:100) thread_id(99) dest_id(98:97) src_id(96:95) qos(94) begin_burst(93) data_sideband(92) addr_sideband(91) burst_type(90:89) burst_size(88:86) burstwrap(85) byte_cnt(84:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NUM_OUTPUTS=1,ST_CHANNEL_W=3,ST_DATA_W=112,VALID_WIDTH=1)(altera_merlin_demultiplexer:20.1:AUTO_CLK_CLOCK_RATE=100000000,AUTO_DEVICE_FAMILY=Cyclone IV E,MERLIN_PACKET_FORMAT=ori_burst_size(111:109) response_status(108:107) cache(106:103) protection(102:100) thread_id(99) dest_id(98:97) src_id(96:95) qos(94) begin_burst(93) data_sideband(92) addr_sideband(91) burst_type(90:89) burst_size(88:86) burstwrap(85) byte_cnt(84:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NUM_OUTPUTS=3,ST_CHANNEL_W=3,ST_DATA_W=112,VALID_WIDTH=1)(altera_merlin_multiplexer:20.1:ARBITRATION_SCHEME=no-arb,ARBITRATION_SHARES=1,1,MERLIN_PACKET_FORMAT=ori_burst_size(111:109) response_status(108:107) cache(106:103) protection(102:100) thread_id(99) dest_id(98:97) src_id(96:95) qos(94) begin_burst(93) data_sideband(92) addr_sideband(91) burst_type(90:89) burst_size(88:86) burstwrap(85) byte_cnt(84:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NUM_INPUTS=2,PIPELINE_ARB=0,PKT_TRANS_LOCK=72,ST_CHANNEL_W=3,ST_DATA_W=112,USE_EXTERNAL_ARB=0)(altera_merlin_multiplexer:20.1:ARBITRATION_SCHEME=no-arb,ARBITRATION_SHARES=1,MERLIN_PACKET_FORMAT=ori_burst_size(111:109) response_status(108:107) cache(106:103) protection(102:100) thread_id(99) dest_id(98:97) src_id(96:95) qos(94) begin_burst(93) data_sideband(92) addr_sideband(91) burst_type(90:89) burst_size(88:86) burstwrap(85) byte_cnt(84:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NUM_INPUTS=1,PIPELINE_ARB=0,PKT_TRANS_LOCK=72,ST_CHANNEL_W=3,ST_DATA_W=112,USE_EXTERNAL_ARB=0)(altera_merlin_multiplexer:20.1:ARBITRATION_SCHEME=no-arb,ARBITRATION_SHARES=1,MERLIN_PACKET_FORMAT=ori_burst_size(111:109) response_status(108:107) cache(106:103) protection(102:100) thread_id(99) dest_id(98:97) src_id(96:95) qos(94) begin_burst(93) data_sideband(92) addr_sideband(91) burst_type(90:89) burst_size(88:86) burstwrap(85) byte_cnt(84:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NUM_INPUTS=1,PIPELINE_ARB=0,PKT_TRANS_LOCK=72,ST_CHANNEL_W=3,ST_DATA_W=112,USE_EXTERNAL_ARB=0)(altera_merlin_width_adapter:20.1:COMMAND_SIZE_W=3,CONSTANT_BURST_SIZE=1,ENABLE_ADDRESS_ALIGNMENT=0,IN_MERLIN_PACKET_FORMAT=ori_burst_size(93:91) response_status(90:89) cache(88:85) protection(84:82) thread_id(81) dest_id(80:79) src_id(78:77) qos(76) begin_burst(75) data_sideband(74) addr_sideband(73) burst_type(72:71) burst_size(70:68) burstwrap(67) byte_cnt(66:56) trans_exclusive(55) trans_lock(54) trans_read(53) trans_write(52) trans_posted(51) trans_compressed_read(50) addr(49:18) byteen(17:16) data(15:0),IN_PKT_ADDR_H=49,IN_PKT_ADDR_L=18,IN_PKT_BURSTWRAP_H=67,IN_PKT_BURSTWRAP_L=67,IN_PKT_BURST_SIZE_H=70,IN_PKT_BURST_SIZE_L=68,IN_PKT_BURST_TYPE_H=72,IN_PKT_BURST_TYPE_L=71,IN_PKT_BYTEEN_H=17,IN_PKT_BYTEEN_L=16,IN_PKT_BYTE_CNT_H=66,IN_PKT_BYTE_CNT_L=56,IN_PKT_DATA_H=15,IN_PKT_DATA_L=0,IN_PKT_ORI_BURST_SIZE_H=93,IN_PKT_ORI_BURST_SIZE_L=91,IN_PKT_RESPONSE_STATUS_H=90,IN_PKT_RESPONSE_STATUS_L=89,IN_PKT_TRANS_COMPRESSED_READ=50,IN_PKT_TRANS_EXCLUSIVE=55,IN_PKT_TRANS_WRITE=52,IN_ST_DATA_W=94,OPTIMIZE_FOR_RSP=0,OUT_MERLIN_PACKET_FORMAT=ori_burst_size(111:109) response_status(108:107) cache(106:103) protection(102:100) thread_id(99) dest_id(98:97) src_id(96:95) qos(94) begin_burst(93) data_sideband(92) addr_sideband(91) burst_type(90:89) burst_size(88:86) burstwrap(85) byte_cnt(84:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),OUT_PKT_ADDR_H=67,OUT_PKT_ADDR_L=36,OUT_PKT_BURST_SIZE_H=88,OUT_PKT_BURST_SIZE_L=86,OUT_PKT_BURST_TYPE_H=90,OUT_PKT_BURST_TYPE_L=89,OUT_PKT_BYTEEN_H=35,OUT_PKT_BYTEEN_L=32,OUT_PKT_BYTE_CNT_H=84,OUT_PKT_BYTE_CNT_L=74,OUT_PKT_DATA_H=31,OUT_PKT_DATA_L=0,OUT_PKT_ORI_BURST_SIZE_H=111,OUT_PKT_ORI_BURST_SIZE_L=109,OUT_PKT_RESPONSE_STATUS_H=108,OUT_PKT_RESPONSE_STATUS_L=107,OUT_PKT_TRANS_COMPRESSED_READ=68,OUT_PKT_TRANS_EXCLUSIVE=73,OUT_ST_DATA_W=112,PACKING=1,RESPONSE_PATH=1,ST_CHANNEL_W=3)(altera_merlin_width_adapter:20.1:COMMAND_SIZE_W=3,CONSTANT_BURST_SIZE=1,ENABLE_ADDRESS_ALIGNMENT=0,IN_MERLIN_PACKET_FORMAT=ori_burst_size(111:109) response_status(108:107) cache(106:103) protection(102:100) thread_id(99) dest_id(98:97) src_id(96:95) qos(94) begin_burst(93) data_sideband(92) addr_sideband(91) burst_type(90:89) burst_size(88:86) burstwrap(85) byte_cnt(84:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),IN_PKT_ADDR_H=67,IN_PKT_ADDR_L=36,IN_PKT_BURSTWRAP_H=85,IN_PKT_BURSTWRAP_L=85,IN_PKT_BURST_SIZE_H=88,IN_PKT_BURST_SIZE_L=86,IN_PKT_BURST_TYPE_H=90,IN_PKT_BURST_TYPE_L=89,IN_PKT_BYTEEN_H=35,IN_PKT_BYTEEN_L=32,IN_PKT_BYTE_CNT_H=84,IN_PKT_BYTE_CNT_L=74,IN_PKT_DATA_H=31,IN_PKT_DATA_L=0,IN_PKT_ORI_BURST_SIZE_H=111,IN_PKT_ORI_BURST_SIZE_L=109,IN_PKT_RESPONSE_STATUS_H=108,IN_PKT_RESPONSE_STATUS_L=107,IN_PKT_TRANS_COMPRESSED_READ=68,IN_PKT_TRANS_EXCLUSIVE=73,IN_PKT_TRANS_WRITE=70,IN_ST_DATA_W=112,OPTIMIZE_FOR_RSP=0,OUT_MERLIN_PACKET_FORMAT=ori_burst_size(93:91) response_status(90:89) cache(88:85) protection(84:82) thread_id(81) dest_id(80:79) src_id(78:77) qos(76) begin_burst(75) data_sideband(74) addr_sideband(73) burst_type(72:71) burst_size(70:68) burstwrap(67) byte_cnt(66:56) trans_exclusive(55) trans_lock(54) trans_read(53) trans_write(52) trans_posted(51) trans_compressed_read(50) addr(49:18) byteen(17:16) data(15:0),OUT_PKT_ADDR_H=49,OUT_PKT_ADDR_L=18,OUT_PKT_BURST_SIZE_H=70,OUT_PKT_BURST_SIZE_L=68,OUT_PKT_BURST_TYPE_H=72,OUT_PKT_BURST_TYPE_L=71,OUT_PKT_BYTEEN_H=17,OUT_PKT_BYTEEN_L=16,OUT_PKT_BYTE_CNT_H=66,OUT_PKT_BYTE_CNT_L=56,OUT_PKT_DATA_H=15,OUT_PKT_DATA_L=0,OUT_PKT_ORI_BURST_SIZE_H=93,OUT_PKT_ORI_BURST_SIZE_L=91,OUT_PKT_RESPONSE_STATUS_H=90,OUT_PKT_RESPONSE_STATUS_L=89,OUT_PKT_TRANS_COMPRESSED_READ=50,OUT_PKT_TRANS_EXCLUSIVE=55,OUT_ST_DATA_W=94,PACKING=1,RESPONSE_PATH=0,ST_CHANNEL_W=3)(altera_avalon_st_handshake_clock_crosser:20.1:AUTO_IN_CLK_CLOCK_RATE=100000000,AUTO_OUT_CLK_CLOCK_RATE=25000000,BITS_PER_SYMBOL=112,CHANNEL_WIDTH=3,DATA_WIDTH=112,ERROR_WIDTH=1,MAX_CHANNEL=0,READY_SYNC_DEPTH=2,USE_CHANNEL=1,USE_ERROR=0,USE_OUTPUT_PIPELINE=0,USE_PACKETS=1,VALID_SYNC_DEPTH=2)(altera_avalon_st_handshake_clock_crosser:20.1:AUTO_IN_CLK_CLOCK_RATE=25000000,AUTO_OUT_CLK_CLOCK_RATE=100000000,BITS_PER_SYMBOL=112,CHANNEL_WIDTH=3,DATA_WIDTH=112,ERROR_WIDTH=1,MAX_CHANNEL=0,READY_SYNC_DEPTH=2,USE_CHANNEL=1,USE_ERROR=0,USE_OUTPUT_PIPELINE=0,USE_PACKETS=1,VALID_SYNC_DEPTH=2)(altera_reset_bridge:20.1:ACTIVE_LOW_RESET=0,AUTO_CLK_CLOCK_RATE=100000000,NUM_RESET_OUTPUTS=1,SYNCHRONOUS_EDGES=deassert,USE_RESET_REQUEST=0)(altera_reset_bridge:20.1:ACTIVE_LOW_RESET=0,AUTO_CLK_CLOCK_RATE=100000000,NUM_RESET_OUTPUTS=1,SYNCHRONOUS_EDGES=deassert,USE_RESET_REQUEST=0)(altera_reset_bridge:20.1:ACTIVE_LOW_RESET=0,AUTO_CLK_CLOCK_RATE=25000000,NUM_RESET_OUTPUTS=1,SYNCHRONOUS_EDGES=deassert,USE_RESET_REQUEST=0)(altera_clock_bridge:20.1:DERIVED_CLOCK_RATE=0,EXPLICIT_CLOCK_RATE=100000000,NUM_CLOCK_OUTPUTS=1)(altera_clock_bridge:20.1:DERIVED_CLOCK_RATE=0,EXPLICIT_CLOCK_RATE=25000000,NUM_CLOCK_OUTPUTS=1)(avalon:20.1:arbitrationPriority=1,baseAddress=0x0000,defaultConnection=false)(avalon:20.1:arbitrationPriority=1,baseAddress=0x0000,defaultConnection=false)(avalon_streaming:20.1:)(avalon:20.1:arbitrationPriority=1,baseAddress=0x0000,defaultConnection=false)(avalon_streaming:20.1:)(avalon:20.1:arbitrationPriority=1,baseAddress=0x0000,defaultConnection=false)(avalon_streaming:20.1:)(avalon_streaming:20.1:)(avalon_streaming:20.1:)(avalon_streaming:20.1:)(avalon_streaming:20.1:)(avalon:20.1:arbitrationPriority=1,baseAddress=0x0000,defaultConnection=false)(avalon_streaming:20.1:)(avalon_streaming:20.1:)(avalon_streaming:20.1:)(avalon_streaming:20.1:)(avalon_streaming:20.1:)(avalon_streaming:20.1:)(avalon_streaming:20.1:)(avalon_streaming:20.1:)(avalon_streaming:20.1:)(avalon_streaming:20.1:)(avalon_streaming:20.1:)(avalon_streaming:20.1:)(avalon_streaming:20.1:)(avalon_streaming:20.1:)(avalon_streaming:20.1:)(avalon_streaming:20.1:)(avalon_streaming:20.1:)(avalon_streaming:20.1:)(avalon_streaming:20.1:)(avalon_streaming:20.1:)(avalon_streaming:20.1:)(avalon_streaming:20.1:)(avalon_streaming:20.1:)(avalon_streaming:20.1:)(avalon_streaming:20.1:)(avalon_streaming:20.1:)(avalon_streaming:20.1:)(avalon_streaming:20.1:)(avalon_streaming:20.1:)(avalon_streaming:20.1:)(avalon_streaming:20.1:)(avalon_streaming:20.1:)(reset:20.1:)(reset:20.1:)(reset:20.1:)(reset:20.1:)(reset:20.1:)(reset:20.1:)(reset:20.1:)(reset:20.1:)(reset:20.1:)(reset:20.1:)(reset:20.1:)(reset:20.1:)(reset:20.1:)(reset:20.1:)(reset:20.1:)(reset:20.1:)(reset:20.1:)(reset:20.1:)(reset:20.1:)(reset:20.1:)(reset:20.1:)(reset:20.1:)(reset:20.1:)(reset:20.1:)(reset:20.1:)(reset:20.1:)(reset:20.1:)(reset:20.1:)(reset:20.1:)(reset:20.1:)(reset:20.1:)(reset:20.1:)(reset:20.1:)(reset:20.1:)(reset:20.1:)(reset:20.1:)(reset:20.1:)(clock:20.1:)(clock:20.1:)(clock:20.1:)(clock:20.1:)(clock:20.1:)(clock:20.1:)(clock:20.1:)(clock:20.1:)(clock:20.1:)(clock:20.1:)(clock:20.1:)(clock:20.1:)(clock:20.1:)(clock:20.1:)(clock:20.1:)(clock:20.1:)(clock:20.1:)(clock:20.1:)(clock:20.1:)(clock:20.1:)(clock:20.1:)(clock:20.1:)(clock:20.1:)(clock:20.1:)(clock:20.1:)(clock:20.1:)(clock:20.1:)(clock:20.1:)(clock:20.1:)(clock:20.1:)(clock:20.1:)(clock:20.1:)(clock:20.1:)(clock:20.1:)(clock:20.1:)(clock:20.1:)(clock:20.1:)(clock:20.1:)(clock:20.1:)(clock:20.1:)"
   instancePathKey="c4e_dvp_core:.:mm_interconnect_0"
   kind="altera_mm_interconnect"
   version="20.1"
   name="c4e_dvp_core_mm_interconnect_0">
  <parameter name="AUTO_DEVICE" value="EP4CE6E22C8" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone IV E" />
  <parameter name="AUTO_DEVICE_SPEEDGRADE" value="" />
  <parameter
     name="COMPOSE_CONTENTS"
     value="add_instance {uart_to_avmm_bridge_avm_translator} {altera_merlin_master_translator};set_instance_parameter_value {uart_to_avmm_bridge_avm_translator} {AV_ADDRESS_W} {32};set_instance_parameter_value {uart_to_avmm_bridge_avm_translator} {AV_DATA_W} {32};set_instance_parameter_value {uart_to_avmm_bridge_avm_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {uart_to_avmm_bridge_avm_translator} {AV_BYTEENABLE_W} {4};set_instance_parameter_value {uart_to_avmm_bridge_avm_translator} {UAV_ADDRESS_W} {32};set_instance_parameter_value {uart_to_avmm_bridge_avm_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {uart_to_avmm_bridge_avm_translator} {AV_READLATENCY} {0};set_instance_parameter_value {uart_to_avmm_bridge_avm_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {uart_to_avmm_bridge_avm_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {uart_to_avmm_bridge_avm_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {uart_to_avmm_bridge_avm_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {uart_to_avmm_bridge_avm_translator} {USE_READDATA} {1};set_instance_parameter_value {uart_to_avmm_bridge_avm_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {uart_to_avmm_bridge_avm_translator} {USE_READ} {1};set_instance_parameter_value {uart_to_avmm_bridge_avm_translator} {USE_WRITE} {1};set_instance_parameter_value {uart_to_avmm_bridge_avm_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {uart_to_avmm_bridge_avm_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {uart_to_avmm_bridge_avm_translator} {USE_BYTEENABLE} {1};set_instance_parameter_value {uart_to_avmm_bridge_avm_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {uart_to_avmm_bridge_avm_translator} {USE_ADDRESS} {1};set_instance_parameter_value {uart_to_avmm_bridge_avm_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {uart_to_avmm_bridge_avm_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {uart_to_avmm_bridge_avm_translator} {USE_CLKEN} {0};set_instance_parameter_value {uart_to_avmm_bridge_avm_translator} {USE_READDATAVALID} {1};set_instance_parameter_value {uart_to_avmm_bridge_avm_translator} {USE_WAITREQUEST} {1};set_instance_parameter_value {uart_to_avmm_bridge_avm_translator} {USE_LOCK} {0};set_instance_parameter_value {uart_to_avmm_bridge_avm_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {uart_to_avmm_bridge_avm_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {uart_to_avmm_bridge_avm_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {uart_to_avmm_bridge_avm_translator} {AV_ADDRESS_SYMBOLS} {1};set_instance_parameter_value {uart_to_avmm_bridge_avm_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {uart_to_avmm_bridge_avm_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {uart_to_avmm_bridge_avm_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {uart_to_avmm_bridge_avm_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {uart_to_avmm_bridge_avm_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {64};set_instance_parameter_value {uart_to_avmm_bridge_avm_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {uart_to_avmm_bridge_avm_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {uart_to_avmm_bridge_avm_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {uart_to_avmm_bridge_avm_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {uart_to_avmm_bridge_avm_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {uart_to_avmm_bridge_avm_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {uart_to_avmm_bridge_avm_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {uart_to_avmm_bridge_avm_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {uart_to_avmm_bridge_avm_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {uart_to_avmm_bridge_avm_translator} {SYNC_RESET} {0};add_instance {vga_m1_translator} {altera_merlin_master_translator};set_instance_parameter_value {vga_m1_translator} {AV_ADDRESS_W} {32};set_instance_parameter_value {vga_m1_translator} {AV_DATA_W} {32};set_instance_parameter_value {vga_m1_translator} {AV_BURSTCOUNT_W} {9};set_instance_parameter_value {vga_m1_translator} {AV_BYTEENABLE_W} {4};set_instance_parameter_value {vga_m1_translator} {UAV_ADDRESS_W} {32};set_instance_parameter_value {vga_m1_translator} {UAV_BURSTCOUNT_W} {11};set_instance_parameter_value {vga_m1_translator} {AV_READLATENCY} {0};set_instance_parameter_value {vga_m1_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {vga_m1_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {vga_m1_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {vga_m1_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {vga_m1_translator} {USE_READDATA} {1};set_instance_parameter_value {vga_m1_translator} {USE_WRITEDATA} {0};set_instance_parameter_value {vga_m1_translator} {USE_READ} {1};set_instance_parameter_value {vga_m1_translator} {USE_WRITE} {0};set_instance_parameter_value {vga_m1_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {vga_m1_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {vga_m1_translator} {USE_BYTEENABLE} {0};set_instance_parameter_value {vga_m1_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {vga_m1_translator} {USE_ADDRESS} {1};set_instance_parameter_value {vga_m1_translator} {USE_BURSTCOUNT} {1};set_instance_parameter_value {vga_m1_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {vga_m1_translator} {USE_CLKEN} {0};set_instance_parameter_value {vga_m1_translator} {USE_READDATAVALID} {1};set_instance_parameter_value {vga_m1_translator} {USE_WAITREQUEST} {1};set_instance_parameter_value {vga_m1_translator} {USE_LOCK} {0};set_instance_parameter_value {vga_m1_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {vga_m1_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {vga_m1_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {vga_m1_translator} {AV_ADDRESS_SYMBOLS} {1};set_instance_parameter_value {vga_m1_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {vga_m1_translator} {AV_CONSTANT_BURST_BEHAVIOR} {1};set_instance_parameter_value {vga_m1_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {vga_m1_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {vga_m1_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {64};set_instance_parameter_value {vga_m1_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {vga_m1_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {vga_m1_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {vga_m1_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {vga_m1_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {vga_m1_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {vga_m1_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {vga_m1_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {vga_m1_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {vga_m1_translator} {SYNC_RESET} {0};add_instance {cam_m1_translator} {altera_merlin_master_translator};set_instance_parameter_value {cam_m1_translator} {AV_ADDRESS_W} {32};set_instance_parameter_value {cam_m1_translator} {AV_DATA_W} {32};set_instance_parameter_value {cam_m1_translator} {AV_BURSTCOUNT_W} {9};set_instance_parameter_value {cam_m1_translator} {AV_BYTEENABLE_W} {4};set_instance_parameter_value {cam_m1_translator} {UAV_ADDRESS_W} {32};set_instance_parameter_value {cam_m1_translator} {UAV_BURSTCOUNT_W} {11};set_instance_parameter_value {cam_m1_translator} {AV_READLATENCY} {0};set_instance_parameter_value {cam_m1_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {cam_m1_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {cam_m1_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {cam_m1_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {cam_m1_translator} {USE_READDATA} {0};set_instance_parameter_value {cam_m1_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {cam_m1_translator} {USE_READ} {0};set_instance_parameter_value {cam_m1_translator} {USE_WRITE} {1};set_instance_parameter_value {cam_m1_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {cam_m1_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {cam_m1_translator} {USE_BYTEENABLE} {1};set_instance_parameter_value {cam_m1_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {cam_m1_translator} {USE_ADDRESS} {1};set_instance_parameter_value {cam_m1_translator} {USE_BURSTCOUNT} {1};set_instance_parameter_value {cam_m1_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {cam_m1_translator} {USE_CLKEN} {0};set_instance_parameter_value {cam_m1_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {cam_m1_translator} {USE_WAITREQUEST} {1};set_instance_parameter_value {cam_m1_translator} {USE_LOCK} {0};set_instance_parameter_value {cam_m1_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {cam_m1_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {cam_m1_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {cam_m1_translator} {AV_ADDRESS_SYMBOLS} {1};set_instance_parameter_value {cam_m1_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {cam_m1_translator} {AV_CONSTANT_BURST_BEHAVIOR} {1};set_instance_parameter_value {cam_m1_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {cam_m1_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {cam_m1_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {64};set_instance_parameter_value {cam_m1_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {cam_m1_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {cam_m1_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {cam_m1_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {cam_m1_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {cam_m1_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {cam_m1_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {cam_m1_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {cam_m1_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {cam_m1_translator} {SYNC_RESET} {0};add_instance {peripheral_bridge_s0_translator} {altera_merlin_slave_translator};set_instance_parameter_value {peripheral_bridge_s0_translator} {AV_ADDRESS_W} {10};set_instance_parameter_value {peripheral_bridge_s0_translator} {AV_DATA_W} {32};set_instance_parameter_value {peripheral_bridge_s0_translator} {UAV_DATA_W} {32};set_instance_parameter_value {peripheral_bridge_s0_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {peripheral_bridge_s0_translator} {AV_BYTEENABLE_W} {4};set_instance_parameter_value {peripheral_bridge_s0_translator} {UAV_BYTEENABLE_W} {4};set_instance_parameter_value {peripheral_bridge_s0_translator} {UAV_ADDRESS_W} {32};set_instance_parameter_value {peripheral_bridge_s0_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {peripheral_bridge_s0_translator} {AV_READLATENCY} {0};set_instance_parameter_value {peripheral_bridge_s0_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {peripheral_bridge_s0_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {peripheral_bridge_s0_translator} {AV_READ_WAIT} {0};set_instance_parameter_value {peripheral_bridge_s0_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {peripheral_bridge_s0_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {peripheral_bridge_s0_translator} {USE_READDATA} {1};set_instance_parameter_value {peripheral_bridge_s0_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {peripheral_bridge_s0_translator} {USE_READ} {1};set_instance_parameter_value {peripheral_bridge_s0_translator} {USE_WRITE} {1};set_instance_parameter_value {peripheral_bridge_s0_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {peripheral_bridge_s0_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {peripheral_bridge_s0_translator} {USE_BYTEENABLE} {1};set_instance_parameter_value {peripheral_bridge_s0_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {peripheral_bridge_s0_translator} {USE_ADDRESS} {1};set_instance_parameter_value {peripheral_bridge_s0_translator} {USE_BURSTCOUNT} {1};set_instance_parameter_value {peripheral_bridge_s0_translator} {USE_READDATAVALID} {1};set_instance_parameter_value {peripheral_bridge_s0_translator} {USE_WAITREQUEST} {1};set_instance_parameter_value {peripheral_bridge_s0_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {peripheral_bridge_s0_translator} {USE_LOCK} {0};set_instance_parameter_value {peripheral_bridge_s0_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {peripheral_bridge_s0_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {peripheral_bridge_s0_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {peripheral_bridge_s0_translator} {USE_DEBUGACCESS} {1};set_instance_parameter_value {peripheral_bridge_s0_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {peripheral_bridge_s0_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {peripheral_bridge_s0_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {peripheral_bridge_s0_translator} {AV_ADDRESS_SYMBOLS} {1};set_instance_parameter_value {peripheral_bridge_s0_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {peripheral_bridge_s0_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {peripheral_bridge_s0_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {peripheral_bridge_s0_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {peripheral_bridge_s0_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {peripheral_bridge_s0_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {1};set_instance_parameter_value {peripheral_bridge_s0_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {peripheral_bridge_s0_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {peripheral_bridge_s0_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {peripheral_bridge_s0_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {peripheral_bridge_s0_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {peripheral_bridge_s0_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {peripheral_bridge_s0_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {peripheral_bridge_s0_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {peripheral_bridge_s0_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {peripheral_bridge_s0_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {peripheral_bridge_s0_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {sdram_s1_translator} {altera_merlin_slave_translator};set_instance_parameter_value {sdram_s1_translator} {AV_ADDRESS_W} {24};set_instance_parameter_value {sdram_s1_translator} {AV_DATA_W} {16};set_instance_parameter_value {sdram_s1_translator} {UAV_DATA_W} {16};set_instance_parameter_value {sdram_s1_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {sdram_s1_translator} {AV_BYTEENABLE_W} {2};set_instance_parameter_value {sdram_s1_translator} {UAV_BYTEENABLE_W} {2};set_instance_parameter_value {sdram_s1_translator} {UAV_ADDRESS_W} {32};set_instance_parameter_value {sdram_s1_translator} {UAV_BURSTCOUNT_W} {2};set_instance_parameter_value {sdram_s1_translator} {AV_READLATENCY} {0};set_instance_parameter_value {sdram_s1_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {sdram_s1_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {sdram_s1_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {sdram_s1_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {sdram_s1_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {sdram_s1_translator} {USE_READDATA} {1};set_instance_parameter_value {sdram_s1_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {sdram_s1_translator} {USE_READ} {1};set_instance_parameter_value {sdram_s1_translator} {USE_WRITE} {1};set_instance_parameter_value {sdram_s1_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {sdram_s1_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {sdram_s1_translator} {USE_BYTEENABLE} {1};set_instance_parameter_value {sdram_s1_translator} {USE_CHIPSELECT} {1};set_instance_parameter_value {sdram_s1_translator} {USE_ADDRESS} {1};set_instance_parameter_value {sdram_s1_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {sdram_s1_translator} {USE_READDATAVALID} {1};set_instance_parameter_value {sdram_s1_translator} {USE_WAITREQUEST} {1};set_instance_parameter_value {sdram_s1_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {sdram_s1_translator} {USE_LOCK} {0};set_instance_parameter_value {sdram_s1_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {sdram_s1_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {sdram_s1_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {sdram_s1_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {sdram_s1_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {sdram_s1_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {sdram_s1_translator} {AV_SYMBOLS_PER_WORD} {2};set_instance_parameter_value {sdram_s1_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {sdram_s1_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {sdram_s1_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {sdram_s1_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {sdram_s1_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {sdram_s1_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {sdram_s1_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {7};set_instance_parameter_value {sdram_s1_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {sdram_s1_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {sdram_s1_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {sdram_s1_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {sdram_s1_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {sdram_s1_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {sdram_s1_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {sdram_s1_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {sdram_s1_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {sdram_s1_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {sdram_s1_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {uart_to_avmm_bridge_avm_agent} {altera_merlin_master_agent};set_instance_parameter_value {uart_to_avmm_bridge_avm_agent} {PKT_ORI_BURST_SIZE_H} {111};set_instance_parameter_value {uart_to_avmm_bridge_avm_agent} {PKT_ORI_BURST_SIZE_L} {109};set_instance_parameter_value {uart_to_avmm_bridge_avm_agent} {PKT_RESPONSE_STATUS_H} {108};set_instance_parameter_value {uart_to_avmm_bridge_avm_agent} {PKT_RESPONSE_STATUS_L} {107};set_instance_parameter_value {uart_to_avmm_bridge_avm_agent} {PKT_QOS_H} {94};set_instance_parameter_value {uart_to_avmm_bridge_avm_agent} {PKT_QOS_L} {94};set_instance_parameter_value {uart_to_avmm_bridge_avm_agent} {PKT_DATA_SIDEBAND_H} {92};set_instance_parameter_value {uart_to_avmm_bridge_avm_agent} {PKT_DATA_SIDEBAND_L} {92};set_instance_parameter_value {uart_to_avmm_bridge_avm_agent} {PKT_ADDR_SIDEBAND_H} {91};set_instance_parameter_value {uart_to_avmm_bridge_avm_agent} {PKT_ADDR_SIDEBAND_L} {91};set_instance_parameter_value {uart_to_avmm_bridge_avm_agent} {PKT_BURST_TYPE_H} {90};set_instance_parameter_value {uart_to_avmm_bridge_avm_agent} {PKT_BURST_TYPE_L} {89};set_instance_parameter_value {uart_to_avmm_bridge_avm_agent} {PKT_CACHE_H} {106};set_instance_parameter_value {uart_to_avmm_bridge_avm_agent} {PKT_CACHE_L} {103};set_instance_parameter_value {uart_to_avmm_bridge_avm_agent} {PKT_THREAD_ID_H} {99};set_instance_parameter_value {uart_to_avmm_bridge_avm_agent} {PKT_THREAD_ID_L} {99};set_instance_parameter_value {uart_to_avmm_bridge_avm_agent} {PKT_BURST_SIZE_H} {88};set_instance_parameter_value {uart_to_avmm_bridge_avm_agent} {PKT_BURST_SIZE_L} {86};set_instance_parameter_value {uart_to_avmm_bridge_avm_agent} {PKT_TRANS_EXCLUSIVE} {73};set_instance_parameter_value {uart_to_avmm_bridge_avm_agent} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {uart_to_avmm_bridge_avm_agent} {PKT_BEGIN_BURST} {93};set_instance_parameter_value {uart_to_avmm_bridge_avm_agent} {PKT_PROTECTION_H} {102};set_instance_parameter_value {uart_to_avmm_bridge_avm_agent} {PKT_PROTECTION_L} {100};set_instance_parameter_value {uart_to_avmm_bridge_avm_agent} {PKT_BURSTWRAP_H} {85};set_instance_parameter_value {uart_to_avmm_bridge_avm_agent} {PKT_BURSTWRAP_L} {85};set_instance_parameter_value {uart_to_avmm_bridge_avm_agent} {PKT_BYTE_CNT_H} {84};set_instance_parameter_value {uart_to_avmm_bridge_avm_agent} {PKT_BYTE_CNT_L} {74};set_instance_parameter_value {uart_to_avmm_bridge_avm_agent} {PKT_ADDR_H} {67};set_instance_parameter_value {uart_to_avmm_bridge_avm_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {uart_to_avmm_bridge_avm_agent} {PKT_TRANS_COMPRESSED_READ} {68};set_instance_parameter_value {uart_to_avmm_bridge_avm_agent} {PKT_TRANS_POSTED} {69};set_instance_parameter_value {uart_to_avmm_bridge_avm_agent} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {uart_to_avmm_bridge_avm_agent} {PKT_TRANS_READ} {71};set_instance_parameter_value {uart_to_avmm_bridge_avm_agent} {PKT_DATA_H} {31};set_instance_parameter_value {uart_to_avmm_bridge_avm_agent} {PKT_DATA_L} {0};set_instance_parameter_value {uart_to_avmm_bridge_avm_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {uart_to_avmm_bridge_avm_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {uart_to_avmm_bridge_avm_agent} {PKT_SRC_ID_H} {96};set_instance_parameter_value {uart_to_avmm_bridge_avm_agent} {PKT_SRC_ID_L} {95};set_instance_parameter_value {uart_to_avmm_bridge_avm_agent} {PKT_DEST_ID_H} {98};set_instance_parameter_value {uart_to_avmm_bridge_avm_agent} {PKT_DEST_ID_L} {97};set_instance_parameter_value {uart_to_avmm_bridge_avm_agent} {ST_DATA_W} {112};set_instance_parameter_value {uart_to_avmm_bridge_avm_agent} {ST_CHANNEL_W} {3};set_instance_parameter_value {uart_to_avmm_bridge_avm_agent} {AV_BURSTCOUNT_W} {3};set_instance_parameter_value {uart_to_avmm_bridge_avm_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {uart_to_avmm_bridge_avm_agent} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {uart_to_avmm_bridge_avm_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(111:109) response_status(108:107) cache(106:103) protection(102:100) thread_id(99) dest_id(98:97) src_id(96:95) qos(94) begin_burst(93) data_sideband(92) addr_sideband(91) burst_type(90:89) burst_size(88:86) burstwrap(85) byte_cnt(84:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {uart_to_avmm_bridge_avm_agent} {ADDR_MAP} {&lt;?xml version=&quot;1.0&quot; encoding=&quot;UTF-8&quot;?&gt;
&lt;address_map&gt;
 &lt;slave
   id=&quot;0&quot;
   name=&quot;peripheral_bridge_s0_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000010000000&quot;
   end=&quot;0x00000000010000400&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;1&quot;
   name=&quot;sdram_s1_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000000000&quot;
   end=&quot;0x00000000002000000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
&lt;/address_map&gt;
};set_instance_parameter_value {uart_to_avmm_bridge_avm_agent} {SUPPRESS_0_BYTEEN_RSP} {0};set_instance_parameter_value {uart_to_avmm_bridge_avm_agent} {ID} {1};set_instance_parameter_value {uart_to_avmm_bridge_avm_agent} {BURSTWRAP_VALUE} {1};set_instance_parameter_value {uart_to_avmm_bridge_avm_agent} {CACHE_VALUE} {0};set_instance_parameter_value {uart_to_avmm_bridge_avm_agent} {SECURE_ACCESS_BIT} {1};set_instance_parameter_value {uart_to_avmm_bridge_avm_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {uart_to_avmm_bridge_avm_agent} {USE_WRITERESPONSE} {0};add_instance {vga_m1_agent} {altera_merlin_master_agent};set_instance_parameter_value {vga_m1_agent} {PKT_ORI_BURST_SIZE_H} {111};set_instance_parameter_value {vga_m1_agent} {PKT_ORI_BURST_SIZE_L} {109};set_instance_parameter_value {vga_m1_agent} {PKT_RESPONSE_STATUS_H} {108};set_instance_parameter_value {vga_m1_agent} {PKT_RESPONSE_STATUS_L} {107};set_instance_parameter_value {vga_m1_agent} {PKT_QOS_H} {94};set_instance_parameter_value {vga_m1_agent} {PKT_QOS_L} {94};set_instance_parameter_value {vga_m1_agent} {PKT_DATA_SIDEBAND_H} {92};set_instance_parameter_value {vga_m1_agent} {PKT_DATA_SIDEBAND_L} {92};set_instance_parameter_value {vga_m1_agent} {PKT_ADDR_SIDEBAND_H} {91};set_instance_parameter_value {vga_m1_agent} {PKT_ADDR_SIDEBAND_L} {91};set_instance_parameter_value {vga_m1_agent} {PKT_BURST_TYPE_H} {90};set_instance_parameter_value {vga_m1_agent} {PKT_BURST_TYPE_L} {89};set_instance_parameter_value {vga_m1_agent} {PKT_CACHE_H} {106};set_instance_parameter_value {vga_m1_agent} {PKT_CACHE_L} {103};set_instance_parameter_value {vga_m1_agent} {PKT_THREAD_ID_H} {99};set_instance_parameter_value {vga_m1_agent} {PKT_THREAD_ID_L} {99};set_instance_parameter_value {vga_m1_agent} {PKT_BURST_SIZE_H} {88};set_instance_parameter_value {vga_m1_agent} {PKT_BURST_SIZE_L} {86};set_instance_parameter_value {vga_m1_agent} {PKT_TRANS_EXCLUSIVE} {73};set_instance_parameter_value {vga_m1_agent} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {vga_m1_agent} {PKT_BEGIN_BURST} {93};set_instance_parameter_value {vga_m1_agent} {PKT_PROTECTION_H} {102};set_instance_parameter_value {vga_m1_agent} {PKT_PROTECTION_L} {100};set_instance_parameter_value {vga_m1_agent} {PKT_BURSTWRAP_H} {85};set_instance_parameter_value {vga_m1_agent} {PKT_BURSTWRAP_L} {85};set_instance_parameter_value {vga_m1_agent} {PKT_BYTE_CNT_H} {84};set_instance_parameter_value {vga_m1_agent} {PKT_BYTE_CNT_L} {74};set_instance_parameter_value {vga_m1_agent} {PKT_ADDR_H} {67};set_instance_parameter_value {vga_m1_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {vga_m1_agent} {PKT_TRANS_COMPRESSED_READ} {68};set_instance_parameter_value {vga_m1_agent} {PKT_TRANS_POSTED} {69};set_instance_parameter_value {vga_m1_agent} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {vga_m1_agent} {PKT_TRANS_READ} {71};set_instance_parameter_value {vga_m1_agent} {PKT_DATA_H} {31};set_instance_parameter_value {vga_m1_agent} {PKT_DATA_L} {0};set_instance_parameter_value {vga_m1_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {vga_m1_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {vga_m1_agent} {PKT_SRC_ID_H} {96};set_instance_parameter_value {vga_m1_agent} {PKT_SRC_ID_L} {95};set_instance_parameter_value {vga_m1_agent} {PKT_DEST_ID_H} {98};set_instance_parameter_value {vga_m1_agent} {PKT_DEST_ID_L} {97};set_instance_parameter_value {vga_m1_agent} {ST_DATA_W} {112};set_instance_parameter_value {vga_m1_agent} {ST_CHANNEL_W} {3};set_instance_parameter_value {vga_m1_agent} {AV_BURSTCOUNT_W} {11};set_instance_parameter_value {vga_m1_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {vga_m1_agent} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {vga_m1_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(111:109) response_status(108:107) cache(106:103) protection(102:100) thread_id(99) dest_id(98:97) src_id(96:95) qos(94) begin_burst(93) data_sideband(92) addr_sideband(91) burst_type(90:89) burst_size(88:86) burstwrap(85) byte_cnt(84:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {vga_m1_agent} {ADDR_MAP} {&lt;?xml version=&quot;1.0&quot; encoding=&quot;UTF-8&quot;?&gt;
&lt;address_map&gt;
 &lt;slave
   id=&quot;1&quot;
   name=&quot;sdram_s1_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000000000&quot;
   end=&quot;0x00000000002000000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
&lt;/address_map&gt;
};set_instance_parameter_value {vga_m1_agent} {SUPPRESS_0_BYTEEN_RSP} {0};set_instance_parameter_value {vga_m1_agent} {ID} {2};set_instance_parameter_value {vga_m1_agent} {BURSTWRAP_VALUE} {1};set_instance_parameter_value {vga_m1_agent} {CACHE_VALUE} {0};set_instance_parameter_value {vga_m1_agent} {SECURE_ACCESS_BIT} {1};set_instance_parameter_value {vga_m1_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {vga_m1_agent} {USE_WRITERESPONSE} {0};add_instance {cam_m1_agent} {altera_merlin_master_agent};set_instance_parameter_value {cam_m1_agent} {PKT_ORI_BURST_SIZE_H} {111};set_instance_parameter_value {cam_m1_agent} {PKT_ORI_BURST_SIZE_L} {109};set_instance_parameter_value {cam_m1_agent} {PKT_RESPONSE_STATUS_H} {108};set_instance_parameter_value {cam_m1_agent} {PKT_RESPONSE_STATUS_L} {107};set_instance_parameter_value {cam_m1_agent} {PKT_QOS_H} {94};set_instance_parameter_value {cam_m1_agent} {PKT_QOS_L} {94};set_instance_parameter_value {cam_m1_agent} {PKT_DATA_SIDEBAND_H} {92};set_instance_parameter_value {cam_m1_agent} {PKT_DATA_SIDEBAND_L} {92};set_instance_parameter_value {cam_m1_agent} {PKT_ADDR_SIDEBAND_H} {91};set_instance_parameter_value {cam_m1_agent} {PKT_ADDR_SIDEBAND_L} {91};set_instance_parameter_value {cam_m1_agent} {PKT_BURST_TYPE_H} {90};set_instance_parameter_value {cam_m1_agent} {PKT_BURST_TYPE_L} {89};set_instance_parameter_value {cam_m1_agent} {PKT_CACHE_H} {106};set_instance_parameter_value {cam_m1_agent} {PKT_CACHE_L} {103};set_instance_parameter_value {cam_m1_agent} {PKT_THREAD_ID_H} {99};set_instance_parameter_value {cam_m1_agent} {PKT_THREAD_ID_L} {99};set_instance_parameter_value {cam_m1_agent} {PKT_BURST_SIZE_H} {88};set_instance_parameter_value {cam_m1_agent} {PKT_BURST_SIZE_L} {86};set_instance_parameter_value {cam_m1_agent} {PKT_TRANS_EXCLUSIVE} {73};set_instance_parameter_value {cam_m1_agent} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {cam_m1_agent} {PKT_BEGIN_BURST} {93};set_instance_parameter_value {cam_m1_agent} {PKT_PROTECTION_H} {102};set_instance_parameter_value {cam_m1_agent} {PKT_PROTECTION_L} {100};set_instance_parameter_value {cam_m1_agent} {PKT_BURSTWRAP_H} {85};set_instance_parameter_value {cam_m1_agent} {PKT_BURSTWRAP_L} {85};set_instance_parameter_value {cam_m1_agent} {PKT_BYTE_CNT_H} {84};set_instance_parameter_value {cam_m1_agent} {PKT_BYTE_CNT_L} {74};set_instance_parameter_value {cam_m1_agent} {PKT_ADDR_H} {67};set_instance_parameter_value {cam_m1_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {cam_m1_agent} {PKT_TRANS_COMPRESSED_READ} {68};set_instance_parameter_value {cam_m1_agent} {PKT_TRANS_POSTED} {69};set_instance_parameter_value {cam_m1_agent} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {cam_m1_agent} {PKT_TRANS_READ} {71};set_instance_parameter_value {cam_m1_agent} {PKT_DATA_H} {31};set_instance_parameter_value {cam_m1_agent} {PKT_DATA_L} {0};set_instance_parameter_value {cam_m1_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {cam_m1_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {cam_m1_agent} {PKT_SRC_ID_H} {96};set_instance_parameter_value {cam_m1_agent} {PKT_SRC_ID_L} {95};set_instance_parameter_value {cam_m1_agent} {PKT_DEST_ID_H} {98};set_instance_parameter_value {cam_m1_agent} {PKT_DEST_ID_L} {97};set_instance_parameter_value {cam_m1_agent} {ST_DATA_W} {112};set_instance_parameter_value {cam_m1_agent} {ST_CHANNEL_W} {3};set_instance_parameter_value {cam_m1_agent} {AV_BURSTCOUNT_W} {11};set_instance_parameter_value {cam_m1_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {cam_m1_agent} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {cam_m1_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(111:109) response_status(108:107) cache(106:103) protection(102:100) thread_id(99) dest_id(98:97) src_id(96:95) qos(94) begin_burst(93) data_sideband(92) addr_sideband(91) burst_type(90:89) burst_size(88:86) burstwrap(85) byte_cnt(84:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {cam_m1_agent} {ADDR_MAP} {&lt;?xml version=&quot;1.0&quot; encoding=&quot;UTF-8&quot;?&gt;
&lt;address_map&gt;
 &lt;slave
   id=&quot;1&quot;
   name=&quot;sdram_s1_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000000000&quot;
   end=&quot;0x00000000002000000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
&lt;/address_map&gt;
};set_instance_parameter_value {cam_m1_agent} {SUPPRESS_0_BYTEEN_RSP} {0};set_instance_parameter_value {cam_m1_agent} {ID} {0};set_instance_parameter_value {cam_m1_agent} {BURSTWRAP_VALUE} {1};set_instance_parameter_value {cam_m1_agent} {CACHE_VALUE} {0};set_instance_parameter_value {cam_m1_agent} {SECURE_ACCESS_BIT} {1};set_instance_parameter_value {cam_m1_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {cam_m1_agent} {USE_WRITERESPONSE} {0};add_instance {peripheral_bridge_s0_agent} {altera_merlin_slave_agent};set_instance_parameter_value {peripheral_bridge_s0_agent} {PKT_ORI_BURST_SIZE_H} {111};set_instance_parameter_value {peripheral_bridge_s0_agent} {PKT_ORI_BURST_SIZE_L} {109};set_instance_parameter_value {peripheral_bridge_s0_agent} {PKT_RESPONSE_STATUS_H} {108};set_instance_parameter_value {peripheral_bridge_s0_agent} {PKT_RESPONSE_STATUS_L} {107};set_instance_parameter_value {peripheral_bridge_s0_agent} {PKT_BURST_SIZE_H} {88};set_instance_parameter_value {peripheral_bridge_s0_agent} {PKT_BURST_SIZE_L} {86};set_instance_parameter_value {peripheral_bridge_s0_agent} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {peripheral_bridge_s0_agent} {PKT_BEGIN_BURST} {93};set_instance_parameter_value {peripheral_bridge_s0_agent} {PKT_PROTECTION_H} {102};set_instance_parameter_value {peripheral_bridge_s0_agent} {PKT_PROTECTION_L} {100};set_instance_parameter_value {peripheral_bridge_s0_agent} {PKT_BURSTWRAP_H} {85};set_instance_parameter_value {peripheral_bridge_s0_agent} {PKT_BURSTWRAP_L} {85};set_instance_parameter_value {peripheral_bridge_s0_agent} {PKT_BYTE_CNT_H} {84};set_instance_parameter_value {peripheral_bridge_s0_agent} {PKT_BYTE_CNT_L} {74};set_instance_parameter_value {peripheral_bridge_s0_agent} {PKT_ADDR_H} {67};set_instance_parameter_value {peripheral_bridge_s0_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {peripheral_bridge_s0_agent} {PKT_TRANS_COMPRESSED_READ} {68};set_instance_parameter_value {peripheral_bridge_s0_agent} {PKT_TRANS_POSTED} {69};set_instance_parameter_value {peripheral_bridge_s0_agent} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {peripheral_bridge_s0_agent} {PKT_TRANS_READ} {71};set_instance_parameter_value {peripheral_bridge_s0_agent} {PKT_DATA_H} {31};set_instance_parameter_value {peripheral_bridge_s0_agent} {PKT_DATA_L} {0};set_instance_parameter_value {peripheral_bridge_s0_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {peripheral_bridge_s0_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {peripheral_bridge_s0_agent} {PKT_SRC_ID_H} {96};set_instance_parameter_value {peripheral_bridge_s0_agent} {PKT_SRC_ID_L} {95};set_instance_parameter_value {peripheral_bridge_s0_agent} {PKT_DEST_ID_H} {98};set_instance_parameter_value {peripheral_bridge_s0_agent} {PKT_DEST_ID_L} {97};set_instance_parameter_value {peripheral_bridge_s0_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {peripheral_bridge_s0_agent} {ST_CHANNEL_W} {3};set_instance_parameter_value {peripheral_bridge_s0_agent} {ST_DATA_W} {112};set_instance_parameter_value {peripheral_bridge_s0_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {peripheral_bridge_s0_agent} {AVS_BURSTCOUNT_W} {3};set_instance_parameter_value {peripheral_bridge_s0_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {peripheral_bridge_s0_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(111:109) response_status(108:107) cache(106:103) protection(102:100) thread_id(99) dest_id(98:97) src_id(96:95) qos(94) begin_burst(93) data_sideband(92) addr_sideband(91) burst_type(90:89) burst_size(88:86) burstwrap(85) byte_cnt(84:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {peripheral_bridge_s0_agent} {SUPPRESS_0_BYTEEN_CMD} {0};set_instance_parameter_value {peripheral_bridge_s0_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {peripheral_bridge_s0_agent} {MAX_BYTE_CNT} {4};set_instance_parameter_value {peripheral_bridge_s0_agent} {MAX_BURSTWRAP} {1};set_instance_parameter_value {peripheral_bridge_s0_agent} {ID} {0};set_instance_parameter_value {peripheral_bridge_s0_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {peripheral_bridge_s0_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {peripheral_bridge_s0_agent} {ECC_ENABLE} {0};add_instance {peripheral_bridge_s0_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {peripheral_bridge_s0_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {peripheral_bridge_s0_agent_rsp_fifo} {BITS_PER_SYMBOL} {113};set_instance_parameter_value {peripheral_bridge_s0_agent_rsp_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {peripheral_bridge_s0_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {peripheral_bridge_s0_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {peripheral_bridge_s0_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {peripheral_bridge_s0_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {peripheral_bridge_s0_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {peripheral_bridge_s0_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {peripheral_bridge_s0_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {peripheral_bridge_s0_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {peripheral_bridge_s0_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {peripheral_bridge_s0_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {peripheral_bridge_s0_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {peripheral_bridge_s0_agent_rdata_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {peripheral_bridge_s0_agent_rdata_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {peripheral_bridge_s0_agent_rdata_fifo} {BITS_PER_SYMBOL} {34};set_instance_parameter_value {peripheral_bridge_s0_agent_rdata_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {peripheral_bridge_s0_agent_rdata_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {peripheral_bridge_s0_agent_rdata_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {peripheral_bridge_s0_agent_rdata_fifo} {USE_PACKETS} {0};set_instance_parameter_value {peripheral_bridge_s0_agent_rdata_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {peripheral_bridge_s0_agent_rdata_fifo} {EMPTY_LATENCY} {0};set_instance_parameter_value {peripheral_bridge_s0_agent_rdata_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {peripheral_bridge_s0_agent_rdata_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {peripheral_bridge_s0_agent_rdata_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {peripheral_bridge_s0_agent_rdata_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {peripheral_bridge_s0_agent_rdata_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {peripheral_bridge_s0_agent_rdata_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {sdram_s1_agent} {altera_merlin_slave_agent};set_instance_parameter_value {sdram_s1_agent} {PKT_ORI_BURST_SIZE_H} {93};set_instance_parameter_value {sdram_s1_agent} {PKT_ORI_BURST_SIZE_L} {91};set_instance_parameter_value {sdram_s1_agent} {PKT_RESPONSE_STATUS_H} {90};set_instance_parameter_value {sdram_s1_agent} {PKT_RESPONSE_STATUS_L} {89};set_instance_parameter_value {sdram_s1_agent} {PKT_BURST_SIZE_H} {70};set_instance_parameter_value {sdram_s1_agent} {PKT_BURST_SIZE_L} {68};set_instance_parameter_value {sdram_s1_agent} {PKT_TRANS_LOCK} {54};set_instance_parameter_value {sdram_s1_agent} {PKT_BEGIN_BURST} {75};set_instance_parameter_value {sdram_s1_agent} {PKT_PROTECTION_H} {84};set_instance_parameter_value {sdram_s1_agent} {PKT_PROTECTION_L} {82};set_instance_parameter_value {sdram_s1_agent} {PKT_BURSTWRAP_H} {67};set_instance_parameter_value {sdram_s1_agent} {PKT_BURSTWRAP_L} {67};set_instance_parameter_value {sdram_s1_agent} {PKT_BYTE_CNT_H} {66};set_instance_parameter_value {sdram_s1_agent} {PKT_BYTE_CNT_L} {56};set_instance_parameter_value {sdram_s1_agent} {PKT_ADDR_H} {49};set_instance_parameter_value {sdram_s1_agent} {PKT_ADDR_L} {18};set_instance_parameter_value {sdram_s1_agent} {PKT_TRANS_COMPRESSED_READ} {50};set_instance_parameter_value {sdram_s1_agent} {PKT_TRANS_POSTED} {51};set_instance_parameter_value {sdram_s1_agent} {PKT_TRANS_WRITE} {52};set_instance_parameter_value {sdram_s1_agent} {PKT_TRANS_READ} {53};set_instance_parameter_value {sdram_s1_agent} {PKT_DATA_H} {15};set_instance_parameter_value {sdram_s1_agent} {PKT_DATA_L} {0};set_instance_parameter_value {sdram_s1_agent} {PKT_BYTEEN_H} {17};set_instance_parameter_value {sdram_s1_agent} {PKT_BYTEEN_L} {16};set_instance_parameter_value {sdram_s1_agent} {PKT_SRC_ID_H} {78};set_instance_parameter_value {sdram_s1_agent} {PKT_SRC_ID_L} {77};set_instance_parameter_value {sdram_s1_agent} {PKT_DEST_ID_H} {80};set_instance_parameter_value {sdram_s1_agent} {PKT_DEST_ID_L} {79};set_instance_parameter_value {sdram_s1_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {sdram_s1_agent} {ST_CHANNEL_W} {3};set_instance_parameter_value {sdram_s1_agent} {ST_DATA_W} {94};set_instance_parameter_value {sdram_s1_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {sdram_s1_agent} {AVS_BURSTCOUNT_W} {2};set_instance_parameter_value {sdram_s1_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {sdram_s1_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(93:91) response_status(90:89) cache(88:85) protection(84:82) thread_id(81) dest_id(80:79) src_id(78:77) qos(76) begin_burst(75) data_sideband(74) addr_sideband(73) burst_type(72:71) burst_size(70:68) burstwrap(67) byte_cnt(66:56) trans_exclusive(55) trans_lock(54) trans_read(53) trans_write(52) trans_posted(51) trans_compressed_read(50) addr(49:18) byteen(17:16) data(15:0)};set_instance_parameter_value {sdram_s1_agent} {SUPPRESS_0_BYTEEN_CMD} {1};set_instance_parameter_value {sdram_s1_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {sdram_s1_agent} {MAX_BYTE_CNT} {2};set_instance_parameter_value {sdram_s1_agent} {MAX_BURSTWRAP} {1};set_instance_parameter_value {sdram_s1_agent} {ID} {1};set_instance_parameter_value {sdram_s1_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {sdram_s1_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {sdram_s1_agent} {ECC_ENABLE} {0};add_instance {sdram_s1_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {sdram_s1_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {sdram_s1_agent_rsp_fifo} {BITS_PER_SYMBOL} {95};set_instance_parameter_value {sdram_s1_agent_rsp_fifo} {FIFO_DEPTH} {8};set_instance_parameter_value {sdram_s1_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {sdram_s1_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {sdram_s1_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {sdram_s1_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {sdram_s1_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {sdram_s1_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {sdram_s1_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {sdram_s1_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {sdram_s1_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {sdram_s1_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {sdram_s1_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {sdram_s1_agent_rdata_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {sdram_s1_agent_rdata_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {sdram_s1_agent_rdata_fifo} {BITS_PER_SYMBOL} {18};set_instance_parameter_value {sdram_s1_agent_rdata_fifo} {FIFO_DEPTH} {8};set_instance_parameter_value {sdram_s1_agent_rdata_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {sdram_s1_agent_rdata_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {sdram_s1_agent_rdata_fifo} {USE_PACKETS} {0};set_instance_parameter_value {sdram_s1_agent_rdata_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {sdram_s1_agent_rdata_fifo} {EMPTY_LATENCY} {3};set_instance_parameter_value {sdram_s1_agent_rdata_fifo} {USE_MEMORY_BLOCKS} {1};set_instance_parameter_value {sdram_s1_agent_rdata_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {sdram_s1_agent_rdata_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {sdram_s1_agent_rdata_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {sdram_s1_agent_rdata_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {sdram_s1_agent_rdata_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {router} {altera_merlin_router};set_instance_parameter_value {router} {DESTINATION_ID} {1 0 };set_instance_parameter_value {router} {CHANNEL_ID} {10 01 };set_instance_parameter_value {router} {TYPE_OF_TRANSACTION} {both both };set_instance_parameter_value {router} {START_ADDRESS} {0x0 0x10000000 };set_instance_parameter_value {router} {END_ADDRESS} {0x2000000 0x10000400 };set_instance_parameter_value {router} {NON_SECURED_TAG} {1 1 };set_instance_parameter_value {router} {SECURED_RANGE_PAIRS} {0 0 };set_instance_parameter_value {router} {SECURED_RANGE_LIST} {0 0 };set_instance_parameter_value {router} {SPAN_OFFSET} {};set_instance_parameter_value {router} {PKT_ADDR_H} {67};set_instance_parameter_value {router} {PKT_ADDR_L} {36};set_instance_parameter_value {router} {PKT_PROTECTION_H} {102};set_instance_parameter_value {router} {PKT_PROTECTION_L} {100};set_instance_parameter_value {router} {PKT_DEST_ID_H} {98};set_instance_parameter_value {router} {PKT_DEST_ID_L} {97};set_instance_parameter_value {router} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {router} {PKT_TRANS_READ} {71};set_instance_parameter_value {router} {ST_DATA_W} {112};set_instance_parameter_value {router} {ST_CHANNEL_W} {3};set_instance_parameter_value {router} {DECODER_TYPE} {0};set_instance_parameter_value {router} {DEFAULT_CHANNEL} {1};set_instance_parameter_value {router} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router} {DEFAULT_DESTID} {1};set_instance_parameter_value {router} {MERLIN_PACKET_FORMAT} {ori_burst_size(111:109) response_status(108:107) cache(106:103) protection(102:100) thread_id(99) dest_id(98:97) src_id(96:95) qos(94) begin_burst(93) data_sideband(92) addr_sideband(91) burst_type(90:89) burst_size(88:86) burstwrap(85) byte_cnt(84:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router} {MEMORY_ALIASING_DECODE} {0};add_instance {router_001} {altera_merlin_router};set_instance_parameter_value {router_001} {DESTINATION_ID} {1 };set_instance_parameter_value {router_001} {CHANNEL_ID} {1 };set_instance_parameter_value {router_001} {TYPE_OF_TRANSACTION} {both };set_instance_parameter_value {router_001} {START_ADDRESS} {0x0 };set_instance_parameter_value {router_001} {END_ADDRESS} {0x2000000 };set_instance_parameter_value {router_001} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router_001} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router_001} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router_001} {SPAN_OFFSET} {};set_instance_parameter_value {router_001} {PKT_ADDR_H} {67};set_instance_parameter_value {router_001} {PKT_ADDR_L} {36};set_instance_parameter_value {router_001} {PKT_PROTECTION_H} {102};set_instance_parameter_value {router_001} {PKT_PROTECTION_L} {100};set_instance_parameter_value {router_001} {PKT_DEST_ID_H} {98};set_instance_parameter_value {router_001} {PKT_DEST_ID_L} {97};set_instance_parameter_value {router_001} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {router_001} {PKT_TRANS_READ} {71};set_instance_parameter_value {router_001} {ST_DATA_W} {112};set_instance_parameter_value {router_001} {ST_CHANNEL_W} {3};set_instance_parameter_value {router_001} {DECODER_TYPE} {0};set_instance_parameter_value {router_001} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_001} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_001} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_001} {DEFAULT_DESTID} {1};set_instance_parameter_value {router_001} {MERLIN_PACKET_FORMAT} {ori_burst_size(111:109) response_status(108:107) cache(106:103) protection(102:100) thread_id(99) dest_id(98:97) src_id(96:95) qos(94) begin_burst(93) data_sideband(92) addr_sideband(91) burst_type(90:89) burst_size(88:86) burstwrap(85) byte_cnt(84:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_001} {MEMORY_ALIASING_DECODE} {0};add_instance {router_002} {altera_merlin_router};set_instance_parameter_value {router_002} {DESTINATION_ID} {1 };set_instance_parameter_value {router_002} {CHANNEL_ID} {1 };set_instance_parameter_value {router_002} {TYPE_OF_TRANSACTION} {both };set_instance_parameter_value {router_002} {START_ADDRESS} {0x0 };set_instance_parameter_value {router_002} {END_ADDRESS} {0x2000000 };set_instance_parameter_value {router_002} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router_002} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router_002} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router_002} {SPAN_OFFSET} {};set_instance_parameter_value {router_002} {PKT_ADDR_H} {67};set_instance_parameter_value {router_002} {PKT_ADDR_L} {36};set_instance_parameter_value {router_002} {PKT_PROTECTION_H} {102};set_instance_parameter_value {router_002} {PKT_PROTECTION_L} {100};set_instance_parameter_value {router_002} {PKT_DEST_ID_H} {98};set_instance_parameter_value {router_002} {PKT_DEST_ID_L} {97};set_instance_parameter_value {router_002} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {router_002} {PKT_TRANS_READ} {71};set_instance_parameter_value {router_002} {ST_DATA_W} {112};set_instance_parameter_value {router_002} {ST_CHANNEL_W} {3};set_instance_parameter_value {router_002} {DECODER_TYPE} {0};set_instance_parameter_value {router_002} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_002} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_002} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_002} {DEFAULT_DESTID} {1};set_instance_parameter_value {router_002} {MERLIN_PACKET_FORMAT} {ori_burst_size(111:109) response_status(108:107) cache(106:103) protection(102:100) thread_id(99) dest_id(98:97) src_id(96:95) qos(94) begin_burst(93) data_sideband(92) addr_sideband(91) burst_type(90:89) burst_size(88:86) burstwrap(85) byte_cnt(84:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_002} {MEMORY_ALIASING_DECODE} {0};add_instance {router_003} {altera_merlin_router};set_instance_parameter_value {router_003} {DESTINATION_ID} {1 };set_instance_parameter_value {router_003} {CHANNEL_ID} {1 };set_instance_parameter_value {router_003} {TYPE_OF_TRANSACTION} {both };set_instance_parameter_value {router_003} {START_ADDRESS} {0x0 };set_instance_parameter_value {router_003} {END_ADDRESS} {0x0 };set_instance_parameter_value {router_003} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router_003} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router_003} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router_003} {SPAN_OFFSET} {};set_instance_parameter_value {router_003} {PKT_ADDR_H} {67};set_instance_parameter_value {router_003} {PKT_ADDR_L} {36};set_instance_parameter_value {router_003} {PKT_PROTECTION_H} {102};set_instance_parameter_value {router_003} {PKT_PROTECTION_L} {100};set_instance_parameter_value {router_003} {PKT_DEST_ID_H} {98};set_instance_parameter_value {router_003} {PKT_DEST_ID_L} {97};set_instance_parameter_value {router_003} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {router_003} {PKT_TRANS_READ} {71};set_instance_parameter_value {router_003} {ST_DATA_W} {112};set_instance_parameter_value {router_003} {ST_CHANNEL_W} {3};set_instance_parameter_value {router_003} {DECODER_TYPE} {1};set_instance_parameter_value {router_003} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_003} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_003} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_003} {DEFAULT_DESTID} {1};set_instance_parameter_value {router_003} {MERLIN_PACKET_FORMAT} {ori_burst_size(111:109) response_status(108:107) cache(106:103) protection(102:100) thread_id(99) dest_id(98:97) src_id(96:95) qos(94) begin_burst(93) data_sideband(92) addr_sideband(91) burst_type(90:89) burst_size(88:86) burstwrap(85) byte_cnt(84:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_003} {MEMORY_ALIASING_DECODE} {0};add_instance {router_004} {altera_merlin_router};set_instance_parameter_value {router_004} {DESTINATION_ID} {1 2 0 };set_instance_parameter_value {router_004} {CHANNEL_ID} {001 010 100 };set_instance_parameter_value {router_004} {TYPE_OF_TRANSACTION} {both read write };set_instance_parameter_value {router_004} {START_ADDRESS} {0x0 0x0 0x0 };set_instance_parameter_value {router_004} {END_ADDRESS} {0x0 0x0 0x0 };set_instance_parameter_value {router_004} {NON_SECURED_TAG} {1 1 1 };set_instance_parameter_value {router_004} {SECURED_RANGE_PAIRS} {0 0 0 };set_instance_parameter_value {router_004} {SECURED_RANGE_LIST} {0 0 0 };set_instance_parameter_value {router_004} {SPAN_OFFSET} {};set_instance_parameter_value {router_004} {PKT_ADDR_H} {49};set_instance_parameter_value {router_004} {PKT_ADDR_L} {18};set_instance_parameter_value {router_004} {PKT_PROTECTION_H} {84};set_instance_parameter_value {router_004} {PKT_PROTECTION_L} {82};set_instance_parameter_value {router_004} {PKT_DEST_ID_H} {80};set_instance_parameter_value {router_004} {PKT_DEST_ID_L} {79};set_instance_parameter_value {router_004} {PKT_TRANS_WRITE} {52};set_instance_parameter_value {router_004} {PKT_TRANS_READ} {53};set_instance_parameter_value {router_004} {ST_DATA_W} {94};set_instance_parameter_value {router_004} {ST_CHANNEL_W} {3};set_instance_parameter_value {router_004} {DECODER_TYPE} {1};set_instance_parameter_value {router_004} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_004} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_004} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_004} {DEFAULT_DESTID} {1};set_instance_parameter_value {router_004} {MERLIN_PACKET_FORMAT} {ori_burst_size(93:91) response_status(90:89) cache(88:85) protection(84:82) thread_id(81) dest_id(80:79) src_id(78:77) qos(76) begin_burst(75) data_sideband(74) addr_sideband(73) burst_type(72:71) burst_size(70:68) burstwrap(67) byte_cnt(66:56) trans_exclusive(55) trans_lock(54) trans_read(53) trans_write(52) trans_posted(51) trans_compressed_read(50) addr(49:18) byteen(17:16) data(15:0)};set_instance_parameter_value {router_004} {MEMORY_ALIASING_DECODE} {0};add_instance {uart_to_avmm_bridge_avm_limiter} {altera_merlin_traffic_limiter};set_instance_parameter_value {uart_to_avmm_bridge_avm_limiter} {PKT_DEST_ID_H} {98};set_instance_parameter_value {uart_to_avmm_bridge_avm_limiter} {PKT_DEST_ID_L} {97};set_instance_parameter_value {uart_to_avmm_bridge_avm_limiter} {PKT_SRC_ID_H} {96};set_instance_parameter_value {uart_to_avmm_bridge_avm_limiter} {PKT_SRC_ID_L} {95};set_instance_parameter_value {uart_to_avmm_bridge_avm_limiter} {PKT_BYTE_CNT_H} {84};set_instance_parameter_value {uart_to_avmm_bridge_avm_limiter} {PKT_BYTE_CNT_L} {74};set_instance_parameter_value {uart_to_avmm_bridge_avm_limiter} {PKT_BYTEEN_H} {35};set_instance_parameter_value {uart_to_avmm_bridge_avm_limiter} {PKT_BYTEEN_L} {32};set_instance_parameter_value {uart_to_avmm_bridge_avm_limiter} {PKT_TRANS_POSTED} {69};set_instance_parameter_value {uart_to_avmm_bridge_avm_limiter} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {uart_to_avmm_bridge_avm_limiter} {PKT_THREAD_ID_H} {99};set_instance_parameter_value {uart_to_avmm_bridge_avm_limiter} {PKT_THREAD_ID_L} {99};set_instance_parameter_value {uart_to_avmm_bridge_avm_limiter} {MAX_BURST_LENGTH} {1};set_instance_parameter_value {uart_to_avmm_bridge_avm_limiter} {MAX_OUTSTANDING_RESPONSES} {9};set_instance_parameter_value {uart_to_avmm_bridge_avm_limiter} {PIPELINED} {0};set_instance_parameter_value {uart_to_avmm_bridge_avm_limiter} {ST_DATA_W} {112};set_instance_parameter_value {uart_to_avmm_bridge_avm_limiter} {ST_CHANNEL_W} {3};set_instance_parameter_value {uart_to_avmm_bridge_avm_limiter} {VALID_WIDTH} {3};set_instance_parameter_value {uart_to_avmm_bridge_avm_limiter} {ENFORCE_ORDER} {1};set_instance_parameter_value {uart_to_avmm_bridge_avm_limiter} {PREVENT_HAZARDS} {0};set_instance_parameter_value {uart_to_avmm_bridge_avm_limiter} {SUPPORTS_POSTED_WRITES} {1};set_instance_parameter_value {uart_to_avmm_bridge_avm_limiter} {SUPPORTS_NONPOSTED_WRITES} {0};set_instance_parameter_value {uart_to_avmm_bridge_avm_limiter} {MERLIN_PACKET_FORMAT} {ori_burst_size(111:109) response_status(108:107) cache(106:103) protection(102:100) thread_id(99) dest_id(98:97) src_id(96:95) qos(94) begin_burst(93) data_sideband(92) addr_sideband(91) burst_type(90:89) burst_size(88:86) burstwrap(85) byte_cnt(84:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {uart_to_avmm_bridge_avm_limiter} {REORDER} {0};add_instance {sdram_s1_burst_adapter} {altera_merlin_burst_adapter};set_instance_parameter_value {sdram_s1_burst_adapter} {PKT_ADDR_H} {49};set_instance_parameter_value {sdram_s1_burst_adapter} {PKT_ADDR_L} {18};set_instance_parameter_value {sdram_s1_burst_adapter} {PKT_BEGIN_BURST} {75};set_instance_parameter_value {sdram_s1_burst_adapter} {PKT_BYTE_CNT_H} {66};set_instance_parameter_value {sdram_s1_burst_adapter} {PKT_BYTE_CNT_L} {56};set_instance_parameter_value {sdram_s1_burst_adapter} {PKT_BYTEEN_H} {17};set_instance_parameter_value {sdram_s1_burst_adapter} {PKT_BYTEEN_L} {16};set_instance_parameter_value {sdram_s1_burst_adapter} {PKT_BURST_SIZE_H} {70};set_instance_parameter_value {sdram_s1_burst_adapter} {PKT_BURST_SIZE_L} {68};set_instance_parameter_value {sdram_s1_burst_adapter} {PKT_BURST_TYPE_H} {72};set_instance_parameter_value {sdram_s1_burst_adapter} {PKT_BURST_TYPE_L} {71};set_instance_parameter_value {sdram_s1_burst_adapter} {PKT_BURSTWRAP_H} {67};set_instance_parameter_value {sdram_s1_burst_adapter} {PKT_BURSTWRAP_L} {67};set_instance_parameter_value {sdram_s1_burst_adapter} {PKT_TRANS_COMPRESSED_READ} {50};set_instance_parameter_value {sdram_s1_burst_adapter} {PKT_TRANS_WRITE} {52};set_instance_parameter_value {sdram_s1_burst_adapter} {PKT_TRANS_READ} {53};set_instance_parameter_value {sdram_s1_burst_adapter} {OUT_NARROW_SIZE} {0};set_instance_parameter_value {sdram_s1_burst_adapter} {IN_NARROW_SIZE} {0};set_instance_parameter_value {sdram_s1_burst_adapter} {OUT_FIXED} {0};set_instance_parameter_value {sdram_s1_burst_adapter} {OUT_COMPLETE_WRAP} {0};set_instance_parameter_value {sdram_s1_burst_adapter} {ST_DATA_W} {94};set_instance_parameter_value {sdram_s1_burst_adapter} {ST_CHANNEL_W} {3};set_instance_parameter_value {sdram_s1_burst_adapter} {OUT_BYTE_CNT_H} {57};set_instance_parameter_value {sdram_s1_burst_adapter} {OUT_BURSTWRAP_H} {67};set_instance_parameter_value {sdram_s1_burst_adapter} {MERLIN_PACKET_FORMAT} {ori_burst_size(93:91) response_status(90:89) cache(88:85) protection(84:82) thread_id(81) dest_id(80:79) src_id(78:77) qos(76) begin_burst(75) data_sideband(74) addr_sideband(73) burst_type(72:71) burst_size(70:68) burstwrap(67) byte_cnt(66:56) trans_exclusive(55) trans_lock(54) trans_read(53) trans_write(52) trans_posted(51) trans_compressed_read(50) addr(49:18) byteen(17:16) data(15:0)};set_instance_parameter_value {sdram_s1_burst_adapter} {COMPRESSED_READ_SUPPORT} {1};set_instance_parameter_value {sdram_s1_burst_adapter} {BYTEENABLE_SYNTHESIS} {1};set_instance_parameter_value {sdram_s1_burst_adapter} {PIPE_INPUTS} {0};set_instance_parameter_value {sdram_s1_burst_adapter} {NO_WRAP_SUPPORT} {0};set_instance_parameter_value {sdram_s1_burst_adapter} {INCOMPLETE_WRAP_SUPPORT} {0};set_instance_parameter_value {sdram_s1_burst_adapter} {BURSTWRAP_CONST_MASK} {1};set_instance_parameter_value {sdram_s1_burst_adapter} {BURSTWRAP_CONST_VALUE} {1};set_instance_parameter_value {sdram_s1_burst_adapter} {ADAPTER_VERSION} {13.1};add_instance {cmd_demux} {altera_merlin_demultiplexer};set_instance_parameter_value {cmd_demux} {ST_DATA_W} {112};set_instance_parameter_value {cmd_demux} {ST_CHANNEL_W} {3};set_instance_parameter_value {cmd_demux} {NUM_OUTPUTS} {2};set_instance_parameter_value {cmd_demux} {VALID_WIDTH} {3};set_instance_parameter_value {cmd_demux} {MERLIN_PACKET_FORMAT} {ori_burst_size(111:109) response_status(108:107) cache(106:103) protection(102:100) thread_id(99) dest_id(98:97) src_id(96:95) qos(94) begin_burst(93) data_sideband(92) addr_sideband(91) burst_type(90:89) burst_size(88:86) burstwrap(85) byte_cnt(84:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {cmd_demux_001} {altera_merlin_demultiplexer};set_instance_parameter_value {cmd_demux_001} {ST_DATA_W} {112};set_instance_parameter_value {cmd_demux_001} {ST_CHANNEL_W} {3};set_instance_parameter_value {cmd_demux_001} {NUM_OUTPUTS} {1};set_instance_parameter_value {cmd_demux_001} {VALID_WIDTH} {1};set_instance_parameter_value {cmd_demux_001} {MERLIN_PACKET_FORMAT} {ori_burst_size(111:109) response_status(108:107) cache(106:103) protection(102:100) thread_id(99) dest_id(98:97) src_id(96:95) qos(94) begin_burst(93) data_sideband(92) addr_sideband(91) burst_type(90:89) burst_size(88:86) burstwrap(85) byte_cnt(84:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {cmd_demux_002} {altera_merlin_demultiplexer};set_instance_parameter_value {cmd_demux_002} {ST_DATA_W} {112};set_instance_parameter_value {cmd_demux_002} {ST_CHANNEL_W} {3};set_instance_parameter_value {cmd_demux_002} {NUM_OUTPUTS} {1};set_instance_parameter_value {cmd_demux_002} {VALID_WIDTH} {1};set_instance_parameter_value {cmd_demux_002} {MERLIN_PACKET_FORMAT} {ori_burst_size(111:109) response_status(108:107) cache(106:103) protection(102:100) thread_id(99) dest_id(98:97) src_id(96:95) qos(94) begin_burst(93) data_sideband(92) addr_sideband(91) burst_type(90:89) burst_size(88:86) burstwrap(85) byte_cnt(84:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {cmd_mux} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux} {ST_DATA_W} {112};set_instance_parameter_value {cmd_mux} {ST_CHANNEL_W} {3};set_instance_parameter_value {cmd_mux} {NUM_INPUTS} {1};set_instance_parameter_value {cmd_mux} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {cmd_mux} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {cmd_mux} {MERLIN_PACKET_FORMAT} {ori_burst_size(111:109) response_status(108:107) cache(106:103) protection(102:100) thread_id(99) dest_id(98:97) src_id(96:95) qos(94) begin_burst(93) data_sideband(92) addr_sideband(91) burst_type(90:89) burst_size(88:86) burstwrap(85) byte_cnt(84:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {cmd_mux_001} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux_001} {ST_DATA_W} {112};set_instance_parameter_value {cmd_mux_001} {ST_CHANNEL_W} {3};set_instance_parameter_value {cmd_mux_001} {NUM_INPUTS} {3};set_instance_parameter_value {cmd_mux_001} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux_001} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux_001} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {cmd_mux_001} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux_001} {ARBITRATION_SHARES} {1 1 1 };set_instance_parameter_value {cmd_mux_001} {MERLIN_PACKET_FORMAT} {ori_burst_size(111:109) response_status(108:107) cache(106:103) protection(102:100) thread_id(99) dest_id(98:97) src_id(96:95) qos(94) begin_burst(93) data_sideband(92) addr_sideband(91) burst_type(90:89) burst_size(88:86) burstwrap(85) byte_cnt(84:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {rsp_demux} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux} {ST_DATA_W} {112};set_instance_parameter_value {rsp_demux} {ST_CHANNEL_W} {3};set_instance_parameter_value {rsp_demux} {NUM_OUTPUTS} {1};set_instance_parameter_value {rsp_demux} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux} {MERLIN_PACKET_FORMAT} {ori_burst_size(111:109) response_status(108:107) cache(106:103) protection(102:100) thread_id(99) dest_id(98:97) src_id(96:95) qos(94) begin_burst(93) data_sideband(92) addr_sideband(91) burst_type(90:89) burst_size(88:86) burstwrap(85) byte_cnt(84:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {rsp_demux_001} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux_001} {ST_DATA_W} {112};set_instance_parameter_value {rsp_demux_001} {ST_CHANNEL_W} {3};set_instance_parameter_value {rsp_demux_001} {NUM_OUTPUTS} {3};set_instance_parameter_value {rsp_demux_001} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux_001} {MERLIN_PACKET_FORMAT} {ori_burst_size(111:109) response_status(108:107) cache(106:103) protection(102:100) thread_id(99) dest_id(98:97) src_id(96:95) qos(94) begin_burst(93) data_sideband(92) addr_sideband(91) burst_type(90:89) burst_size(88:86) burstwrap(85) byte_cnt(84:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {rsp_mux} {altera_merlin_multiplexer};set_instance_parameter_value {rsp_mux} {ST_DATA_W} {112};set_instance_parameter_value {rsp_mux} {ST_CHANNEL_W} {3};set_instance_parameter_value {rsp_mux} {NUM_INPUTS} {2};set_instance_parameter_value {rsp_mux} {PIPELINE_ARB} {0};set_instance_parameter_value {rsp_mux} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {rsp_mux} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {rsp_mux} {ARBITRATION_SCHEME} {no-arb};set_instance_parameter_value {rsp_mux} {ARBITRATION_SHARES} {1 1 };set_instance_parameter_value {rsp_mux} {MERLIN_PACKET_FORMAT} {ori_burst_size(111:109) response_status(108:107) cache(106:103) protection(102:100) thread_id(99) dest_id(98:97) src_id(96:95) qos(94) begin_burst(93) data_sideband(92) addr_sideband(91) burst_type(90:89) burst_size(88:86) burstwrap(85) byte_cnt(84:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {rsp_mux_001} {altera_merlin_multiplexer};set_instance_parameter_value {rsp_mux_001} {ST_DATA_W} {112};set_instance_parameter_value {rsp_mux_001} {ST_CHANNEL_W} {3};set_instance_parameter_value {rsp_mux_001} {NUM_INPUTS} {1};set_instance_parameter_value {rsp_mux_001} {PIPELINE_ARB} {0};set_instance_parameter_value {rsp_mux_001} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {rsp_mux_001} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {rsp_mux_001} {ARBITRATION_SCHEME} {no-arb};set_instance_parameter_value {rsp_mux_001} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {rsp_mux_001} {MERLIN_PACKET_FORMAT} {ori_burst_size(111:109) response_status(108:107) cache(106:103) protection(102:100) thread_id(99) dest_id(98:97) src_id(96:95) qos(94) begin_burst(93) data_sideband(92) addr_sideband(91) burst_type(90:89) burst_size(88:86) burstwrap(85) byte_cnt(84:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {rsp_mux_002} {altera_merlin_multiplexer};set_instance_parameter_value {rsp_mux_002} {ST_DATA_W} {112};set_instance_parameter_value {rsp_mux_002} {ST_CHANNEL_W} {3};set_instance_parameter_value {rsp_mux_002} {NUM_INPUTS} {1};set_instance_parameter_value {rsp_mux_002} {PIPELINE_ARB} {0};set_instance_parameter_value {rsp_mux_002} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {rsp_mux_002} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {rsp_mux_002} {ARBITRATION_SCHEME} {no-arb};set_instance_parameter_value {rsp_mux_002} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {rsp_mux_002} {MERLIN_PACKET_FORMAT} {ori_burst_size(111:109) response_status(108:107) cache(106:103) protection(102:100) thread_id(99) dest_id(98:97) src_id(96:95) qos(94) begin_burst(93) data_sideband(92) addr_sideband(91) burst_type(90:89) burst_size(88:86) burstwrap(85) byte_cnt(84:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {sdram_s1_rsp_width_adapter} {altera_merlin_width_adapter};set_instance_parameter_value {sdram_s1_rsp_width_adapter} {IN_PKT_ADDR_H} {49};set_instance_parameter_value {sdram_s1_rsp_width_adapter} {IN_PKT_ADDR_L} {18};set_instance_parameter_value {sdram_s1_rsp_width_adapter} {IN_PKT_DATA_H} {15};set_instance_parameter_value {sdram_s1_rsp_width_adapter} {IN_PKT_DATA_L} {0};set_instance_parameter_value {sdram_s1_rsp_width_adapter} {IN_PKT_BYTEEN_H} {17};set_instance_parameter_value {sdram_s1_rsp_width_adapter} {IN_PKT_BYTEEN_L} {16};set_instance_parameter_value {sdram_s1_rsp_width_adapter} {IN_PKT_BYTE_CNT_H} {66};set_instance_parameter_value {sdram_s1_rsp_width_adapter} {IN_PKT_BYTE_CNT_L} {56};set_instance_parameter_value {sdram_s1_rsp_width_adapter} {IN_PKT_TRANS_COMPRESSED_READ} {50};set_instance_parameter_value {sdram_s1_rsp_width_adapter} {IN_PKT_TRANS_WRITE} {52};set_instance_parameter_value {sdram_s1_rsp_width_adapter} {IN_PKT_BURSTWRAP_H} {67};set_instance_parameter_value {sdram_s1_rsp_width_adapter} {IN_PKT_BURSTWRAP_L} {67};set_instance_parameter_value {sdram_s1_rsp_width_adapter} {IN_PKT_BURST_SIZE_H} {70};set_instance_parameter_value {sdram_s1_rsp_width_adapter} {IN_PKT_BURST_SIZE_L} {68};set_instance_parameter_value {sdram_s1_rsp_width_adapter} {IN_PKT_RESPONSE_STATUS_H} {90};set_instance_parameter_value {sdram_s1_rsp_width_adapter} {IN_PKT_RESPONSE_STATUS_L} {89};set_instance_parameter_value {sdram_s1_rsp_width_adapter} {IN_PKT_TRANS_EXCLUSIVE} {55};set_instance_parameter_value {sdram_s1_rsp_width_adapter} {IN_PKT_BURST_TYPE_H} {72};set_instance_parameter_value {sdram_s1_rsp_width_adapter} {IN_PKT_BURST_TYPE_L} {71};set_instance_parameter_value {sdram_s1_rsp_width_adapter} {IN_PKT_ORI_BURST_SIZE_L} {91};set_instance_parameter_value {sdram_s1_rsp_width_adapter} {IN_PKT_ORI_BURST_SIZE_H} {93};set_instance_parameter_value {sdram_s1_rsp_width_adapter} {IN_ST_DATA_W} {94};set_instance_parameter_value {sdram_s1_rsp_width_adapter} {OUT_PKT_ADDR_H} {67};set_instance_parameter_value {sdram_s1_rsp_width_adapter} {OUT_PKT_ADDR_L} {36};set_instance_parameter_value {sdram_s1_rsp_width_adapter} {OUT_PKT_DATA_H} {31};set_instance_parameter_value {sdram_s1_rsp_width_adapter} {OUT_PKT_DATA_L} {0};set_instance_parameter_value {sdram_s1_rsp_width_adapter} {OUT_PKT_BYTEEN_H} {35};set_instance_parameter_value {sdram_s1_rsp_width_adapter} {OUT_PKT_BYTEEN_L} {32};set_instance_parameter_value {sdram_s1_rsp_width_adapter} {OUT_PKT_BYTE_CNT_H} {84};set_instance_parameter_value {sdram_s1_rsp_width_adapter} {OUT_PKT_BYTE_CNT_L} {74};set_instance_parameter_value {sdram_s1_rsp_width_adapter} {OUT_PKT_TRANS_COMPRESSED_READ} {68};set_instance_parameter_value {sdram_s1_rsp_width_adapter} {OUT_PKT_BURST_SIZE_H} {88};set_instance_parameter_value {sdram_s1_rsp_width_adapter} {OUT_PKT_BURST_SIZE_L} {86};set_instance_parameter_value {sdram_s1_rsp_width_adapter} {OUT_PKT_RESPONSE_STATUS_H} {108};set_instance_parameter_value {sdram_s1_rsp_width_adapter} {OUT_PKT_RESPONSE_STATUS_L} {107};set_instance_parameter_value {sdram_s1_rsp_width_adapter} {OUT_PKT_TRANS_EXCLUSIVE} {73};set_instance_parameter_value {sdram_s1_rsp_width_adapter} {OUT_PKT_BURST_TYPE_H} {90};set_instance_parameter_value {sdram_s1_rsp_width_adapter} {OUT_PKT_BURST_TYPE_L} {89};set_instance_parameter_value {sdram_s1_rsp_width_adapter} {OUT_PKT_ORI_BURST_SIZE_L} {109};set_instance_parameter_value {sdram_s1_rsp_width_adapter} {OUT_PKT_ORI_BURST_SIZE_H} {111};set_instance_parameter_value {sdram_s1_rsp_width_adapter} {OUT_ST_DATA_W} {112};set_instance_parameter_value {sdram_s1_rsp_width_adapter} {ST_CHANNEL_W} {3};set_instance_parameter_value {sdram_s1_rsp_width_adapter} {OPTIMIZE_FOR_RSP} {0};set_instance_parameter_value {sdram_s1_rsp_width_adapter} {RESPONSE_PATH} {1};set_instance_parameter_value {sdram_s1_rsp_width_adapter} {CONSTANT_BURST_SIZE} {1};set_instance_parameter_value {sdram_s1_rsp_width_adapter} {PACKING} {1};set_instance_parameter_value {sdram_s1_rsp_width_adapter} {IN_MERLIN_PACKET_FORMAT} {ori_burst_size(93:91) response_status(90:89) cache(88:85) protection(84:82) thread_id(81) dest_id(80:79) src_id(78:77) qos(76) begin_burst(75) data_sideband(74) addr_sideband(73) burst_type(72:71) burst_size(70:68) burstwrap(67) byte_cnt(66:56) trans_exclusive(55) trans_lock(54) trans_read(53) trans_write(52) trans_posted(51) trans_compressed_read(50) addr(49:18) byteen(17:16) data(15:0)};set_instance_parameter_value {sdram_s1_rsp_width_adapter} {OUT_MERLIN_PACKET_FORMAT} {ori_burst_size(111:109) response_status(108:107) cache(106:103) protection(102:100) thread_id(99) dest_id(98:97) src_id(96:95) qos(94) begin_burst(93) data_sideband(92) addr_sideband(91) burst_type(90:89) burst_size(88:86) burstwrap(85) byte_cnt(84:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {sdram_s1_rsp_width_adapter} {COMMAND_SIZE_W} {3};set_instance_parameter_value {sdram_s1_rsp_width_adapter} {ENABLE_ADDRESS_ALIGNMENT} {0};add_instance {sdram_s1_cmd_width_adapter} {altera_merlin_width_adapter};set_instance_parameter_value {sdram_s1_cmd_width_adapter} {IN_PKT_ADDR_H} {67};set_instance_parameter_value {sdram_s1_cmd_width_adapter} {IN_PKT_ADDR_L} {36};set_instance_parameter_value {sdram_s1_cmd_width_adapter} {IN_PKT_DATA_H} {31};set_instance_parameter_value {sdram_s1_cmd_width_adapter} {IN_PKT_DATA_L} {0};set_instance_parameter_value {sdram_s1_cmd_width_adapter} {IN_PKT_BYTEEN_H} {35};set_instance_parameter_value {sdram_s1_cmd_width_adapter} {IN_PKT_BYTEEN_L} {32};set_instance_parameter_value {sdram_s1_cmd_width_adapter} {IN_PKT_BYTE_CNT_H} {84};set_instance_parameter_value {sdram_s1_cmd_width_adapter} {IN_PKT_BYTE_CNT_L} {74};set_instance_parameter_value {sdram_s1_cmd_width_adapter} {IN_PKT_TRANS_COMPRESSED_READ} {68};set_instance_parameter_value {sdram_s1_cmd_width_adapter} {IN_PKT_TRANS_WRITE} {70};set_instance_parameter_value {sdram_s1_cmd_width_adapter} {IN_PKT_BURSTWRAP_H} {85};set_instance_parameter_value {sdram_s1_cmd_width_adapter} {IN_PKT_BURSTWRAP_L} {85};set_instance_parameter_value {sdram_s1_cmd_width_adapter} {IN_PKT_BURST_SIZE_H} {88};set_instance_parameter_value {sdram_s1_cmd_width_adapter} {IN_PKT_BURST_SIZE_L} {86};set_instance_parameter_value {sdram_s1_cmd_width_adapter} {IN_PKT_RESPONSE_STATUS_H} {108};set_instance_parameter_value {sdram_s1_cmd_width_adapter} {IN_PKT_RESPONSE_STATUS_L} {107};set_instance_parameter_value {sdram_s1_cmd_width_adapter} {IN_PKT_TRANS_EXCLUSIVE} {73};set_instance_parameter_value {sdram_s1_cmd_width_adapter} {IN_PKT_BURST_TYPE_H} {90};set_instance_parameter_value {sdram_s1_cmd_width_adapter} {IN_PKT_BURST_TYPE_L} {89};set_instance_parameter_value {sdram_s1_cmd_width_adapter} {IN_PKT_ORI_BURST_SIZE_L} {109};set_instance_parameter_value {sdram_s1_cmd_width_adapter} {IN_PKT_ORI_BURST_SIZE_H} {111};set_instance_parameter_value {sdram_s1_cmd_width_adapter} {IN_ST_DATA_W} {112};set_instance_parameter_value {sdram_s1_cmd_width_adapter} {OUT_PKT_ADDR_H} {49};set_instance_parameter_value {sdram_s1_cmd_width_adapter} {OUT_PKT_ADDR_L} {18};set_instance_parameter_value {sdram_s1_cmd_width_adapter} {OUT_PKT_DATA_H} {15};set_instance_parameter_value {sdram_s1_cmd_width_adapter} {OUT_PKT_DATA_L} {0};set_instance_parameter_value {sdram_s1_cmd_width_adapter} {OUT_PKT_BYTEEN_H} {17};set_instance_parameter_value {sdram_s1_cmd_width_adapter} {OUT_PKT_BYTEEN_L} {16};set_instance_parameter_value {sdram_s1_cmd_width_adapter} {OUT_PKT_BYTE_CNT_H} {66};set_instance_parameter_value {sdram_s1_cmd_width_adapter} {OUT_PKT_BYTE_CNT_L} {56};set_instance_parameter_value {sdram_s1_cmd_width_adapter} {OUT_PKT_TRANS_COMPRESSED_READ} {50};set_instance_parameter_value {sdram_s1_cmd_width_adapter} {OUT_PKT_BURST_SIZE_H} {70};set_instance_parameter_value {sdram_s1_cmd_width_adapter} {OUT_PKT_BURST_SIZE_L} {68};set_instance_parameter_value {sdram_s1_cmd_width_adapter} {OUT_PKT_RESPONSE_STATUS_H} {90};set_instance_parameter_value {sdram_s1_cmd_width_adapter} {OUT_PKT_RESPONSE_STATUS_L} {89};set_instance_parameter_value {sdram_s1_cmd_width_adapter} {OUT_PKT_TRANS_EXCLUSIVE} {55};set_instance_parameter_value {sdram_s1_cmd_width_adapter} {OUT_PKT_BURST_TYPE_H} {72};set_instance_parameter_value {sdram_s1_cmd_width_adapter} {OUT_PKT_BURST_TYPE_L} {71};set_instance_parameter_value {sdram_s1_cmd_width_adapter} {OUT_PKT_ORI_BURST_SIZE_L} {91};set_instance_parameter_value {sdram_s1_cmd_width_adapter} {OUT_PKT_ORI_BURST_SIZE_H} {93};set_instance_parameter_value {sdram_s1_cmd_width_adapter} {OUT_ST_DATA_W} {94};set_instance_parameter_value {sdram_s1_cmd_width_adapter} {ST_CHANNEL_W} {3};set_instance_parameter_value {sdram_s1_cmd_width_adapter} {OPTIMIZE_FOR_RSP} {0};set_instance_parameter_value {sdram_s1_cmd_width_adapter} {RESPONSE_PATH} {0};set_instance_parameter_value {sdram_s1_cmd_width_adapter} {CONSTANT_BURST_SIZE} {1};set_instance_parameter_value {sdram_s1_cmd_width_adapter} {PACKING} {1};set_instance_parameter_value {sdram_s1_cmd_width_adapter} {IN_MERLIN_PACKET_FORMAT} {ori_burst_size(111:109) response_status(108:107) cache(106:103) protection(102:100) thread_id(99) dest_id(98:97) src_id(96:95) qos(94) begin_burst(93) data_sideband(92) addr_sideband(91) burst_type(90:89) burst_size(88:86) burstwrap(85) byte_cnt(84:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {sdram_s1_cmd_width_adapter} {OUT_MERLIN_PACKET_FORMAT} {ori_burst_size(93:91) response_status(90:89) cache(88:85) protection(84:82) thread_id(81) dest_id(80:79) src_id(78:77) qos(76) begin_burst(75) data_sideband(74) addr_sideband(73) burst_type(72:71) burst_size(70:68) burstwrap(67) byte_cnt(66:56) trans_exclusive(55) trans_lock(54) trans_read(53) trans_write(52) trans_posted(51) trans_compressed_read(50) addr(49:18) byteen(17:16) data(15:0)};set_instance_parameter_value {sdram_s1_cmd_width_adapter} {COMMAND_SIZE_W} {3};set_instance_parameter_value {sdram_s1_cmd_width_adapter} {ENABLE_ADDRESS_ALIGNMENT} {0};add_instance {crosser} {altera_avalon_st_handshake_clock_crosser};set_instance_parameter_value {crosser} {DATA_WIDTH} {112};set_instance_parameter_value {crosser} {BITS_PER_SYMBOL} {112};set_instance_parameter_value {crosser} {USE_PACKETS} {1};set_instance_parameter_value {crosser} {USE_CHANNEL} {1};set_instance_parameter_value {crosser} {CHANNEL_WIDTH} {3};set_instance_parameter_value {crosser} {MAX_CHANNEL} {0};set_instance_parameter_value {crosser} {USE_ERROR} {0};set_instance_parameter_value {crosser} {ERROR_WIDTH} {1};set_instance_parameter_value {crosser} {VALID_SYNC_DEPTH} {2};set_instance_parameter_value {crosser} {READY_SYNC_DEPTH} {2};set_instance_parameter_value {crosser} {USE_OUTPUT_PIPELINE} {0};add_instance {crosser_001} {altera_avalon_st_handshake_clock_crosser};set_instance_parameter_value {crosser_001} {DATA_WIDTH} {112};set_instance_parameter_value {crosser_001} {BITS_PER_SYMBOL} {112};set_instance_parameter_value {crosser_001} {USE_PACKETS} {1};set_instance_parameter_value {crosser_001} {USE_CHANNEL} {1};set_instance_parameter_value {crosser_001} {CHANNEL_WIDTH} {3};set_instance_parameter_value {crosser_001} {MAX_CHANNEL} {0};set_instance_parameter_value {crosser_001} {USE_ERROR} {0};set_instance_parameter_value {crosser_001} {ERROR_WIDTH} {1};set_instance_parameter_value {crosser_001} {VALID_SYNC_DEPTH} {2};set_instance_parameter_value {crosser_001} {READY_SYNC_DEPTH} {2};set_instance_parameter_value {crosser_001} {USE_OUTPUT_PIPELINE} {0};add_instance {uart_to_avmm_bridge_reset_reset_bridge} {altera_reset_bridge};set_instance_parameter_value {uart_to_avmm_bridge_reset_reset_bridge} {ACTIVE_LOW_RESET} {0};set_instance_parameter_value {uart_to_avmm_bridge_reset_reset_bridge} {SYNCHRONOUS_EDGES} {deassert};set_instance_parameter_value {uart_to_avmm_bridge_reset_reset_bridge} {NUM_RESET_OUTPUTS} {1};set_instance_parameter_value {uart_to_avmm_bridge_reset_reset_bridge} {USE_RESET_REQUEST} {0};add_instance {vga_reset_reset_bridge} {altera_reset_bridge};set_instance_parameter_value {vga_reset_reset_bridge} {ACTIVE_LOW_RESET} {0};set_instance_parameter_value {vga_reset_reset_bridge} {SYNCHRONOUS_EDGES} {deassert};set_instance_parameter_value {vga_reset_reset_bridge} {NUM_RESET_OUTPUTS} {1};set_instance_parameter_value {vga_reset_reset_bridge} {USE_RESET_REQUEST} {0};add_instance {peripheral_bridge_reset_reset_bridge} {altera_reset_bridge};set_instance_parameter_value {peripheral_bridge_reset_reset_bridge} {ACTIVE_LOW_RESET} {0};set_instance_parameter_value {peripheral_bridge_reset_reset_bridge} {SYNCHRONOUS_EDGES} {deassert};set_instance_parameter_value {peripheral_bridge_reset_reset_bridge} {NUM_RESET_OUTPUTS} {1};set_instance_parameter_value {peripheral_bridge_reset_reset_bridge} {USE_RESET_REQUEST} {0};add_instance {core_clk_clk_clock_bridge} {altera_clock_bridge};set_instance_parameter_value {core_clk_clk_clock_bridge} {EXPLICIT_CLOCK_RATE} {100000000};set_instance_parameter_value {core_clk_clk_clock_bridge} {NUM_CLOCK_OUTPUTS} {1};add_instance {peri_clk_clk_clock_bridge} {altera_clock_bridge};set_instance_parameter_value {peri_clk_clk_clock_bridge} {EXPLICIT_CLOCK_RATE} {25000000};set_instance_parameter_value {peri_clk_clk_clock_bridge} {NUM_CLOCK_OUTPUTS} {1};add_connection {uart_to_avmm_bridge_avm_translator.avalon_universal_master_0} {uart_to_avmm_bridge_avm_agent.av} {avalon};set_connection_parameter_value {uart_to_avmm_bridge_avm_translator.avalon_universal_master_0/uart_to_avmm_bridge_avm_agent.av} {arbitrationPriority} {1};set_connection_parameter_value {uart_to_avmm_bridge_avm_translator.avalon_universal_master_0/uart_to_avmm_bridge_avm_agent.av} {baseAddress} {0x0000};set_connection_parameter_value {uart_to_avmm_bridge_avm_translator.avalon_universal_master_0/uart_to_avmm_bridge_avm_agent.av} {defaultConnection} {false};add_connection {vga_m1_translator.avalon_universal_master_0} {vga_m1_agent.av} {avalon};set_connection_parameter_value {vga_m1_translator.avalon_universal_master_0/vga_m1_agent.av} {arbitrationPriority} {1};set_connection_parameter_value {vga_m1_translator.avalon_universal_master_0/vga_m1_agent.av} {baseAddress} {0x0000};set_connection_parameter_value {vga_m1_translator.avalon_universal_master_0/vga_m1_agent.av} {defaultConnection} {false};add_connection {rsp_mux_001.src} {vga_m1_agent.rp} {avalon_streaming};preview_set_connection_tag {rsp_mux_001.src/vga_m1_agent.rp} {qsys_mm.response};add_connection {cam_m1_translator.avalon_universal_master_0} {cam_m1_agent.av} {avalon};set_connection_parameter_value {cam_m1_translator.avalon_universal_master_0/cam_m1_agent.av} {arbitrationPriority} {1};set_connection_parameter_value {cam_m1_translator.avalon_universal_master_0/cam_m1_agent.av} {baseAddress} {0x0000};set_connection_parameter_value {cam_m1_translator.avalon_universal_master_0/cam_m1_agent.av} {defaultConnection} {false};add_connection {rsp_mux_002.src} {cam_m1_agent.rp} {avalon_streaming};preview_set_connection_tag {rsp_mux_002.src/cam_m1_agent.rp} {qsys_mm.response};add_connection {peripheral_bridge_s0_agent.m0} {peripheral_bridge_s0_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {peripheral_bridge_s0_agent.m0/peripheral_bridge_s0_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {peripheral_bridge_s0_agent.m0/peripheral_bridge_s0_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {peripheral_bridge_s0_agent.m0/peripheral_bridge_s0_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {peripheral_bridge_s0_agent.rf_source} {peripheral_bridge_s0_agent_rsp_fifo.in} {avalon_streaming};add_connection {peripheral_bridge_s0_agent_rsp_fifo.out} {peripheral_bridge_s0_agent.rf_sink} {avalon_streaming};add_connection {peripheral_bridge_s0_agent.rdata_fifo_src} {peripheral_bridge_s0_agent_rdata_fifo.in} {avalon_streaming};add_connection {peripheral_bridge_s0_agent_rdata_fifo.out} {peripheral_bridge_s0_agent.rdata_fifo_sink} {avalon_streaming};add_connection {cmd_mux.src} {peripheral_bridge_s0_agent.cp} {avalon_streaming};preview_set_connection_tag {cmd_mux.src/peripheral_bridge_s0_agent.cp} {qsys_mm.command};add_connection {sdram_s1_agent.m0} {sdram_s1_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {sdram_s1_agent.m0/sdram_s1_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {sdram_s1_agent.m0/sdram_s1_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {sdram_s1_agent.m0/sdram_s1_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {sdram_s1_agent.rf_source} {sdram_s1_agent_rsp_fifo.in} {avalon_streaming};add_connection {sdram_s1_agent_rsp_fifo.out} {sdram_s1_agent.rf_sink} {avalon_streaming};add_connection {sdram_s1_agent.rdata_fifo_src} {sdram_s1_agent_rdata_fifo.in} {avalon_streaming};add_connection {sdram_s1_agent_rdata_fifo.out} {sdram_s1_agent.rdata_fifo_sink} {avalon_streaming};add_connection {uart_to_avmm_bridge_avm_agent.cp} {router.sink} {avalon_streaming};preview_set_connection_tag {uart_to_avmm_bridge_avm_agent.cp/router.sink} {qsys_mm.command};add_connection {vga_m1_agent.cp} {router_001.sink} {avalon_streaming};preview_set_connection_tag {vga_m1_agent.cp/router_001.sink} {qsys_mm.command};add_connection {router_001.src} {cmd_demux_001.sink} {avalon_streaming};preview_set_connection_tag {router_001.src/cmd_demux_001.sink} {qsys_mm.command};add_connection {cam_m1_agent.cp} {router_002.sink} {avalon_streaming};preview_set_connection_tag {cam_m1_agent.cp/router_002.sink} {qsys_mm.command};add_connection {router_002.src} {cmd_demux_002.sink} {avalon_streaming};preview_set_connection_tag {router_002.src/cmd_demux_002.sink} {qsys_mm.command};add_connection {peripheral_bridge_s0_agent.rp} {router_003.sink} {avalon_streaming};preview_set_connection_tag {peripheral_bridge_s0_agent.rp/router_003.sink} {qsys_mm.response};add_connection {router_003.src} {rsp_demux.sink} {avalon_streaming};preview_set_connection_tag {router_003.src/rsp_demux.sink} {qsys_mm.response};add_connection {sdram_s1_agent.rp} {router_004.sink} {avalon_streaming};preview_set_connection_tag {sdram_s1_agent.rp/router_004.sink} {qsys_mm.response};add_connection {router.src} {uart_to_avmm_bridge_avm_limiter.cmd_sink} {avalon_streaming};preview_set_connection_tag {router.src/uart_to_avmm_bridge_avm_limiter.cmd_sink} {qsys_mm.command};add_connection {uart_to_avmm_bridge_avm_limiter.cmd_src} {cmd_demux.sink} {avalon_streaming};preview_set_connection_tag {uart_to_avmm_bridge_avm_limiter.cmd_src/cmd_demux.sink} {qsys_mm.command};add_connection {rsp_mux.src} {uart_to_avmm_bridge_avm_limiter.rsp_sink} {avalon_streaming};preview_set_connection_tag {rsp_mux.src/uart_to_avmm_bridge_avm_limiter.rsp_sink} {qsys_mm.response};add_connection {uart_to_avmm_bridge_avm_limiter.rsp_src} {uart_to_avmm_bridge_avm_agent.rp} {avalon_streaming};preview_set_connection_tag {uart_to_avmm_bridge_avm_limiter.rsp_src/uart_to_avmm_bridge_avm_agent.rp} {qsys_mm.response};add_connection {sdram_s1_burst_adapter.source0} {sdram_s1_agent.cp} {avalon_streaming};preview_set_connection_tag {sdram_s1_burst_adapter.source0/sdram_s1_agent.cp} {qsys_mm.command};add_connection {cmd_demux.src1} {cmd_mux_001.sink0} {avalon_streaming};preview_set_connection_tag {cmd_demux.src1/cmd_mux_001.sink0} {qsys_mm.command};add_connection {cmd_demux_001.src0} {cmd_mux_001.sink1} {avalon_streaming};preview_set_connection_tag {cmd_demux_001.src0/cmd_mux_001.sink1} {qsys_mm.command};add_connection {cmd_demux_002.src0} {cmd_mux_001.sink2} {avalon_streaming};preview_set_connection_tag {cmd_demux_002.src0/cmd_mux_001.sink2} {qsys_mm.command};add_connection {rsp_demux_001.src0} {rsp_mux.sink1} {avalon_streaming};preview_set_connection_tag {rsp_demux_001.src0/rsp_mux.sink1} {qsys_mm.response};add_connection {rsp_demux_001.src1} {rsp_mux_001.sink0} {avalon_streaming};preview_set_connection_tag {rsp_demux_001.src1/rsp_mux_001.sink0} {qsys_mm.response};add_connection {rsp_demux_001.src2} {rsp_mux_002.sink0} {avalon_streaming};preview_set_connection_tag {rsp_demux_001.src2/rsp_mux_002.sink0} {qsys_mm.response};add_connection {router_004.src} {sdram_s1_rsp_width_adapter.sink} {avalon_streaming};preview_set_connection_tag {router_004.src/sdram_s1_rsp_width_adapter.sink} {qsys_mm.response};add_connection {sdram_s1_rsp_width_adapter.src} {rsp_demux_001.sink} {avalon_streaming};preview_set_connection_tag {sdram_s1_rsp_width_adapter.src/rsp_demux_001.sink} {qsys_mm.response};add_connection {cmd_mux_001.src} {sdram_s1_cmd_width_adapter.sink} {avalon_streaming};preview_set_connection_tag {cmd_mux_001.src/sdram_s1_cmd_width_adapter.sink} {qsys_mm.command};add_connection {sdram_s1_cmd_width_adapter.src} {sdram_s1_burst_adapter.sink0} {avalon_streaming};preview_set_connection_tag {sdram_s1_cmd_width_adapter.src/sdram_s1_burst_adapter.sink0} {qsys_mm.command};add_connection {cmd_demux.src0} {crosser.in} {avalon_streaming};preview_set_connection_tag {cmd_demux.src0/crosser.in} {qsys_mm.command};add_connection {crosser.out} {cmd_mux.sink0} {avalon_streaming};preview_set_connection_tag {crosser.out/cmd_mux.sink0} {qsys_mm.command};add_connection {rsp_demux.src0} {crosser_001.in} {avalon_streaming};preview_set_connection_tag {rsp_demux.src0/crosser_001.in} {qsys_mm.response};add_connection {crosser_001.out} {rsp_mux.sink0} {avalon_streaming};preview_set_connection_tag {crosser_001.out/rsp_mux.sink0} {qsys_mm.response};add_connection {uart_to_avmm_bridge_avm_limiter.cmd_valid} {cmd_demux.sink_valid} {avalon_streaming};add_connection {uart_to_avmm_bridge_reset_reset_bridge.out_reset} {uart_to_avmm_bridge_avm_translator.reset} {reset};add_connection {uart_to_avmm_bridge_reset_reset_bridge.out_reset} {sdram_s1_translator.reset} {reset};add_connection {uart_to_avmm_bridge_reset_reset_bridge.out_reset} {uart_to_avmm_bridge_avm_agent.clk_reset} {reset};add_connection {uart_to_avmm_bridge_reset_reset_bridge.out_reset} {sdram_s1_agent.clk_reset} {reset};add_connection {uart_to_avmm_bridge_reset_reset_bridge.out_reset} {sdram_s1_agent_rsp_fifo.clk_reset} {reset};add_connection {uart_to_avmm_bridge_reset_reset_bridge.out_reset} {sdram_s1_agent_rdata_fifo.clk_reset} {reset};add_connection {uart_to_avmm_bridge_reset_reset_bridge.out_reset} {router.clk_reset} {reset};add_connection {uart_to_avmm_bridge_reset_reset_bridge.out_reset} {router_004.clk_reset} {reset};add_connection {uart_to_avmm_bridge_reset_reset_bridge.out_reset} {uart_to_avmm_bridge_avm_limiter.clk_reset} {reset};add_connection {uart_to_avmm_bridge_reset_reset_bridge.out_reset} {sdram_s1_burst_adapter.cr0_reset} {reset};add_connection {uart_to_avmm_bridge_reset_reset_bridge.out_reset} {cmd_demux.clk_reset} {reset};add_connection {uart_to_avmm_bridge_reset_reset_bridge.out_reset} {cmd_mux_001.clk_reset} {reset};add_connection {uart_to_avmm_bridge_reset_reset_bridge.out_reset} {rsp_demux_001.clk_reset} {reset};add_connection {uart_to_avmm_bridge_reset_reset_bridge.out_reset} {rsp_mux.clk_reset} {reset};add_connection {uart_to_avmm_bridge_reset_reset_bridge.out_reset} {sdram_s1_rsp_width_adapter.clk_reset} {reset};add_connection {uart_to_avmm_bridge_reset_reset_bridge.out_reset} {sdram_s1_cmd_width_adapter.clk_reset} {reset};add_connection {uart_to_avmm_bridge_reset_reset_bridge.out_reset} {crosser.in_clk_reset} {reset};add_connection {uart_to_avmm_bridge_reset_reset_bridge.out_reset} {crosser_001.out_clk_reset} {reset};add_connection {vga_reset_reset_bridge.out_reset} {vga_m1_translator.reset} {reset};add_connection {vga_reset_reset_bridge.out_reset} {cam_m1_translator.reset} {reset};add_connection {vga_reset_reset_bridge.out_reset} {vga_m1_agent.clk_reset} {reset};add_connection {vga_reset_reset_bridge.out_reset} {cam_m1_agent.clk_reset} {reset};add_connection {vga_reset_reset_bridge.out_reset} {router_001.clk_reset} {reset};add_connection {vga_reset_reset_bridge.out_reset} {router_002.clk_reset} {reset};add_connection {vga_reset_reset_bridge.out_reset} {cmd_demux_001.clk_reset} {reset};add_connection {vga_reset_reset_bridge.out_reset} {cmd_demux_002.clk_reset} {reset};add_connection {vga_reset_reset_bridge.out_reset} {rsp_mux_001.clk_reset} {reset};add_connection {vga_reset_reset_bridge.out_reset} {rsp_mux_002.clk_reset} {reset};add_connection {peripheral_bridge_reset_reset_bridge.out_reset} {peripheral_bridge_s0_translator.reset} {reset};add_connection {peripheral_bridge_reset_reset_bridge.out_reset} {peripheral_bridge_s0_agent.clk_reset} {reset};add_connection {peripheral_bridge_reset_reset_bridge.out_reset} {peripheral_bridge_s0_agent_rsp_fifo.clk_reset} {reset};add_connection {peripheral_bridge_reset_reset_bridge.out_reset} {peripheral_bridge_s0_agent_rdata_fifo.clk_reset} {reset};add_connection {peripheral_bridge_reset_reset_bridge.out_reset} {router_003.clk_reset} {reset};add_connection {peripheral_bridge_reset_reset_bridge.out_reset} {cmd_mux.clk_reset} {reset};add_connection {peripheral_bridge_reset_reset_bridge.out_reset} {rsp_demux.clk_reset} {reset};add_connection {peripheral_bridge_reset_reset_bridge.out_reset} {crosser.out_clk_reset} {reset};add_connection {peripheral_bridge_reset_reset_bridge.out_reset} {crosser_001.in_clk_reset} {reset};add_connection {core_clk_clk_clock_bridge.out_clk} {uart_to_avmm_bridge_avm_translator.clk} {clock};add_connection {core_clk_clk_clock_bridge.out_clk} {vga_m1_translator.clk} {clock};add_connection {core_clk_clk_clock_bridge.out_clk} {cam_m1_translator.clk} {clock};add_connection {core_clk_clk_clock_bridge.out_clk} {sdram_s1_translator.clk} {clock};add_connection {core_clk_clk_clock_bridge.out_clk} {uart_to_avmm_bridge_avm_agent.clk} {clock};add_connection {core_clk_clk_clock_bridge.out_clk} {vga_m1_agent.clk} {clock};add_connection {core_clk_clk_clock_bridge.out_clk} {cam_m1_agent.clk} {clock};add_connection {core_clk_clk_clock_bridge.out_clk} {sdram_s1_agent.clk} {clock};add_connection {core_clk_clk_clock_bridge.out_clk} {sdram_s1_agent_rsp_fifo.clk} {clock};add_connection {core_clk_clk_clock_bridge.out_clk} {sdram_s1_agent_rdata_fifo.clk} {clock};add_connection {core_clk_clk_clock_bridge.out_clk} {router.clk} {clock};add_connection {core_clk_clk_clock_bridge.out_clk} {router_001.clk} {clock};add_connection {core_clk_clk_clock_bridge.out_clk} {router_002.clk} {clock};add_connection {core_clk_clk_clock_bridge.out_clk} {router_004.clk} {clock};add_connection {core_clk_clk_clock_bridge.out_clk} {uart_to_avmm_bridge_avm_limiter.clk} {clock};add_connection {core_clk_clk_clock_bridge.out_clk} {sdram_s1_burst_adapter.cr0} {clock};add_connection {core_clk_clk_clock_bridge.out_clk} {cmd_demux.clk} {clock};add_connection {core_clk_clk_clock_bridge.out_clk} {rsp_mux.clk} {clock};add_connection {core_clk_clk_clock_bridge.out_clk} {cmd_demux_001.clk} {clock};add_connection {core_clk_clk_clock_bridge.out_clk} {rsp_mux_001.clk} {clock};add_connection {core_clk_clk_clock_bridge.out_clk} {cmd_demux_002.clk} {clock};add_connection {core_clk_clk_clock_bridge.out_clk} {rsp_mux_002.clk} {clock};add_connection {core_clk_clk_clock_bridge.out_clk} {cmd_mux_001.clk} {clock};add_connection {core_clk_clk_clock_bridge.out_clk} {rsp_demux_001.clk} {clock};add_connection {core_clk_clk_clock_bridge.out_clk} {sdram_s1_rsp_width_adapter.clk} {clock};add_connection {core_clk_clk_clock_bridge.out_clk} {sdram_s1_cmd_width_adapter.clk} {clock};add_connection {core_clk_clk_clock_bridge.out_clk} {crosser.in_clk} {clock};add_connection {core_clk_clk_clock_bridge.out_clk} {crosser_001.out_clk} {clock};add_connection {core_clk_clk_clock_bridge.out_clk} {uart_to_avmm_bridge_reset_reset_bridge.clk} {clock};add_connection {core_clk_clk_clock_bridge.out_clk} {vga_reset_reset_bridge.clk} {clock};add_connection {peri_clk_clk_clock_bridge.out_clk} {peripheral_bridge_s0_translator.clk} {clock};add_connection {peri_clk_clk_clock_bridge.out_clk} {peripheral_bridge_s0_agent.clk} {clock};add_connection {peri_clk_clk_clock_bridge.out_clk} {peripheral_bridge_s0_agent_rsp_fifo.clk} {clock};add_connection {peri_clk_clk_clock_bridge.out_clk} {peripheral_bridge_s0_agent_rdata_fifo.clk} {clock};add_connection {peri_clk_clk_clock_bridge.out_clk} {router_003.clk} {clock};add_connection {peri_clk_clk_clock_bridge.out_clk} {cmd_mux.clk} {clock};add_connection {peri_clk_clk_clock_bridge.out_clk} {rsp_demux.clk} {clock};add_connection {peri_clk_clk_clock_bridge.out_clk} {crosser.out_clk} {clock};add_connection {peri_clk_clk_clock_bridge.out_clk} {crosser_001.in_clk} {clock};add_connection {peri_clk_clk_clock_bridge.out_clk} {peripheral_bridge_reset_reset_bridge.clk} {clock};add_interface {core_clk_clk} {clock} {slave};set_interface_property {core_clk_clk} {EXPORT_OF} {core_clk_clk_clock_bridge.in_clk};add_interface {peri_clk_clk} {clock} {slave};set_interface_property {peri_clk_clk} {EXPORT_OF} {peri_clk_clk_clock_bridge.in_clk};add_interface {peripheral_bridge_reset_reset_bridge_in_reset} {reset} {slave};set_interface_property {peripheral_bridge_reset_reset_bridge_in_reset} {EXPORT_OF} {peripheral_bridge_reset_reset_bridge.in_reset};add_interface {uart_to_avmm_bridge_reset_reset_bridge_in_reset} {reset} {slave};set_interface_property {uart_to_avmm_bridge_reset_reset_bridge_in_reset} {EXPORT_OF} {uart_to_avmm_bridge_reset_reset_bridge.in_reset};add_interface {vga_reset_reset_bridge_in_reset} {reset} {slave};set_interface_property {vga_reset_reset_bridge_in_reset} {EXPORT_OF} {vga_reset_reset_bridge.in_reset};add_interface {cam_m1} {avalon} {slave};set_interface_property {cam_m1} {EXPORT_OF} {cam_m1_translator.avalon_anti_master_0};add_interface {uart_to_avmm_bridge_avm} {avalon} {slave};set_interface_property {uart_to_avmm_bridge_avm} {EXPORT_OF} {uart_to_avmm_bridge_avm_translator.avalon_anti_master_0};add_interface {vga_m1} {avalon} {slave};set_interface_property {vga_m1} {EXPORT_OF} {vga_m1_translator.avalon_anti_master_0};add_interface {peripheral_bridge_s0} {avalon} {master};set_interface_property {peripheral_bridge_s0} {EXPORT_OF} {peripheral_bridge_s0_translator.avalon_anti_slave_0};add_interface {sdram_s1} {avalon} {master};set_interface_property {sdram_s1} {EXPORT_OF} {sdram_s1_translator.avalon_anti_slave_0};set_module_assignment {interconnect_id.cam.m1} {0};set_module_assignment {interconnect_id.peripheral_bridge.s0} {0};set_module_assignment {interconnect_id.sdram.s1} {1};set_module_assignment {interconnect_id.uart_to_avmm_bridge.avm} {1};set_module_assignment {interconnect_id.vga.m1} {2};" />
  <generatedFiles>
   <file
       path="C:/PROJECT/PERIDOT/c72_ubshield/fpga/dvp_capture/c4e_dvp_core/synthesis/submodules/c4e_dvp_core_mm_interconnect_0.v"
       type="VERILOG" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="C:/PROJECT/PERIDOT/c72_ubshield/fpga/dvp_capture/c4e_dvp_core/synthesis/submodules/altera_merlin_master_translator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/PROJECT/PERIDOT/c72_ubshield/fpga/dvp_capture/c4e_dvp_core/synthesis/submodules/altera_merlin_slave_translator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/PROJECT/PERIDOT/c72_ubshield/fpga/dvp_capture/c4e_dvp_core/synthesis/submodules/altera_merlin_master_agent.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/PROJECT/PERIDOT/c72_ubshield/fpga/dvp_capture/c4e_dvp_core/synthesis/submodules/altera_merlin_slave_agent.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/PROJECT/PERIDOT/c72_ubshield/fpga/dvp_capture/c4e_dvp_core/synthesis/submodules/altera_merlin_burst_uncompressor.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/PROJECT/PERIDOT/c72_ubshield/fpga/dvp_capture/c4e_dvp_core/synthesis/submodules/altera_avalon_sc_fifo.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/PROJECT/PERIDOT/c72_ubshield/fpga/dvp_capture/c4e_dvp_core/synthesis/submodules/c4e_dvp_core_mm_interconnect_0_router.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/PROJECT/PERIDOT/c72_ubshield/fpga/dvp_capture/c4e_dvp_core/synthesis/submodules/c4e_dvp_core_mm_interconnect_0_router_001.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/PROJECT/PERIDOT/c72_ubshield/fpga/dvp_capture/c4e_dvp_core/synthesis/submodules/c4e_dvp_core_mm_interconnect_0_router_003.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/PROJECT/PERIDOT/c72_ubshield/fpga/dvp_capture/c4e_dvp_core/synthesis/submodules/c4e_dvp_core_mm_interconnect_0_router_004.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/PROJECT/PERIDOT/c72_ubshield/fpga/dvp_capture/c4e_dvp_core/synthesis/submodules/altera_merlin_traffic_limiter.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/PROJECT/PERIDOT/c72_ubshield/fpga/dvp_capture/c4e_dvp_core/synthesis/submodules/altera_merlin_reorder_memory.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/PROJECT/PERIDOT/c72_ubshield/fpga/dvp_capture/c4e_dvp_core/synthesis/submodules/altera_avalon_sc_fifo.v"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/PROJECT/PERIDOT/c72_ubshield/fpga/dvp_capture/c4e_dvp_core/synthesis/submodules/altera_avalon_st_pipeline_base.v"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/PROJECT/PERIDOT/c72_ubshield/fpga/dvp_capture/c4e_dvp_core/synthesis/submodules/altera_merlin_burst_adapter.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/PROJECT/PERIDOT/c72_ubshield/fpga/dvp_capture/c4e_dvp_core/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/PROJECT/PERIDOT/c72_ubshield/fpga/dvp_capture/c4e_dvp_core/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/PROJECT/PERIDOT/c72_ubshield/fpga/dvp_capture/c4e_dvp_core/synthesis/submodules/altera_merlin_burst_adapter_new.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/PROJECT/PERIDOT/c72_ubshield/fpga/dvp_capture/c4e_dvp_core/synthesis/submodules/altera_incr_burst_converter.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/PROJECT/PERIDOT/c72_ubshield/fpga/dvp_capture/c4e_dvp_core/synthesis/submodules/altera_wrap_burst_converter.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/PROJECT/PERIDOT/c72_ubshield/fpga/dvp_capture/c4e_dvp_core/synthesis/submodules/altera_default_burst_converter.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/PROJECT/PERIDOT/c72_ubshield/fpga/dvp_capture/c4e_dvp_core/synthesis/submodules/altera_merlin_address_alignment.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/PROJECT/PERIDOT/c72_ubshield/fpga/dvp_capture/c4e_dvp_core/synthesis/submodules/altera_avalon_st_pipeline_stage.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/PROJECT/PERIDOT/c72_ubshield/fpga/dvp_capture/c4e_dvp_core/synthesis/submodules/altera_avalon_st_pipeline_base.v"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/PROJECT/PERIDOT/c72_ubshield/fpga/dvp_capture/c4e_dvp_core/synthesis/submodules/c4e_dvp_core_mm_interconnect_0_cmd_demux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/PROJECT/PERIDOT/c72_ubshield/fpga/dvp_capture/c4e_dvp_core/synthesis/submodules/c4e_dvp_core_mm_interconnect_0_cmd_demux_001.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/PROJECT/PERIDOT/c72_ubshield/fpga/dvp_capture/c4e_dvp_core/synthesis/submodules/c4e_dvp_core_mm_interconnect_0_cmd_mux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/PROJECT/PERIDOT/c72_ubshield/fpga/dvp_capture/c4e_dvp_core/synthesis/submodules/altera_merlin_arbitrator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/PROJECT/PERIDOT/c72_ubshield/fpga/dvp_capture/c4e_dvp_core/synthesis/submodules/c4e_dvp_core_mm_interconnect_0_cmd_mux_001.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/PROJECT/PERIDOT/c72_ubshield/fpga/dvp_capture/c4e_dvp_core/synthesis/submodules/altera_merlin_arbitrator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/PROJECT/PERIDOT/c72_ubshield/fpga/dvp_capture/c4e_dvp_core/synthesis/submodules/c4e_dvp_core_mm_interconnect_0_rsp_demux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/PROJECT/PERIDOT/c72_ubshield/fpga/dvp_capture/c4e_dvp_core/synthesis/submodules/c4e_dvp_core_mm_interconnect_0_rsp_demux_001.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/PROJECT/PERIDOT/c72_ubshield/fpga/dvp_capture/c4e_dvp_core/synthesis/submodules/c4e_dvp_core_mm_interconnect_0_rsp_mux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/PROJECT/PERIDOT/c72_ubshield/fpga/dvp_capture/c4e_dvp_core/synthesis/submodules/altera_merlin_arbitrator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/PROJECT/PERIDOT/c72_ubshield/fpga/dvp_capture/c4e_dvp_core/synthesis/submodules/c4e_dvp_core_mm_interconnect_0_rsp_mux_001.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/PROJECT/PERIDOT/c72_ubshield/fpga/dvp_capture/c4e_dvp_core/synthesis/submodules/altera_merlin_arbitrator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/PROJECT/PERIDOT/c72_ubshield/fpga/dvp_capture/c4e_dvp_core/synthesis/submodules/altera_merlin_width_adapter.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/PROJECT/PERIDOT/c72_ubshield/fpga/dvp_capture/c4e_dvp_core/synthesis/submodules/altera_merlin_address_alignment.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/PROJECT/PERIDOT/c72_ubshield/fpga/dvp_capture/c4e_dvp_core/synthesis/submodules/altera_merlin_burst_uncompressor.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/PROJECT/PERIDOT/c72_ubshield/fpga/dvp_capture/c4e_dvp_core/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/PROJECT/PERIDOT/c72_ubshield/fpga/dvp_capture/c4e_dvp_core/synthesis/submodules/altera_avalon_st_clock_crosser.v"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/PROJECT/PERIDOT/c72_ubshield/fpga/dvp_capture/c4e_dvp_core/synthesis/submodules/altera_avalon_st_pipeline_base.v"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/PROJECT/PERIDOT/c72_ubshield/fpga/dvp_capture/c4e_dvp_core/synthesis/submodules/altera_std_synchronizer_nocut.v"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/PROJECT/PERIDOT/c72_ubshield/fpga/dvp_capture/c4e_dvp_core/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.sdc"
       type="SDC"
       attributes="" />
   <file
       path="C:/PROJECT/PERIDOT/c72_ubshield/fpga/dvp_capture/c4e_dvp_core/synthesis/submodules/c4e_dvp_core_mm_interconnect_0_avalon_st_adapter.v"
       type="VERILOG" />
   <file
       path="C:/PROJECT/PERIDOT/c72_ubshield/fpga/dvp_capture/c4e_dvp_core/synthesis/submodules/c4e_dvp_core_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/PROJECT/PERIDOT/c72_ubshield/fpga/dvp_capture/c4e_dvp_core/synthesis/submodules/c4e_dvp_core_mm_interconnect_0_avalon_st_adapter_001.v"
       type="VERILOG" />
   <file
       path="C:/PROJECT/PERIDOT/c72_ubshield/fpga/dvp_capture/c4e_dvp_core/synthesis/submodules/c4e_dvp_core_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="C:/develop/quartus/20.1le/ip/altera/merlin/altera_mm_interconnect/altera_mm_interconnect_hw.tcl" />
  </sourceFiles>
  <childSourceFiles>
   <file
       path="C:/develop/quartus/20.1le/ip/altera/merlin/altera_merlin_master_translator/altera_merlin_master_translator_hw.tcl" />
   <file
       path="C:/develop/quartus/20.1le/ip/altera/merlin/altera_merlin_slave_translator/altera_merlin_slave_translator_hw.tcl" />
   <file
       path="C:/develop/quartus/20.1le/ip/altera/merlin/altera_merlin_master_agent/altera_merlin_master_agent_hw.tcl" />
   <file
       path="C:/develop/quartus/20.1le/ip/altera/merlin/altera_merlin_slave_agent/altera_merlin_slave_agent_hw.tcl" />
   <file
       path="C:/develop/quartus/20.1le/ip/altera/sopc_builder_ip/altera_avalon_sc_fifo/altera_avalon_sc_fifo_hw.tcl" />
   <file
       path="C:/develop/quartus/20.1le/ip/altera/sopc_builder_ip/altera_avalon_sc_fifo/altera_avalon_sc_fifo.v" />
   <file
       path="C:/develop/quartus/20.1le/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
   <file
       path="C:/develop/quartus/20.1le/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
   <file
       path="C:/develop/quartus/20.1le/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
   <file
       path="C:/develop/quartus/20.1le/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
   <file
       path="C:/develop/quartus/20.1le/ip/altera/merlin/altera_merlin_traffic_limiter/altera_merlin_traffic_limiter_hw.tcl" />
   <file
       path="C:/develop/quartus/20.1le/ip/altera/merlin/altera_merlin_burst_adapter/altera_merlin_burst_adapter_hw.tcl" />
   <file
       path="C:/develop/quartus/20.1le/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
   <file
       path="C:/develop/quartus/20.1le/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
   <file
       path="C:/develop/quartus/20.1le/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
   <file
       path="C:/develop/quartus/20.1le/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
   <file
       path="C:/develop/quartus/20.1le/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
   <file
       path="C:/develop/quartus/20.1le/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
   <file
       path="C:/develop/quartus/20.1le/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
   <file
       path="C:/develop/quartus/20.1le/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
   <file
       path="C:/develop/quartus/20.1le/ip/altera/merlin/altera_merlin_width_adapter/altera_merlin_width_adapter_hw.tcl" />
   <file
       path="C:/develop/quartus/20.1le/ip/altera/avalon_st/altera_avalon_st_handshake_clock_crosser/altera_avalon_st_handshake_clock_crosser_hw.tcl" />
   <file
       path="C:/develop/quartus/20.1le/ip/altera/avalon_st/altera_avalon_st_handshake_clock_crosser/altera_avalon_st_handshake_clock_crosser.v" />
   <file
       path="C:/develop/quartus/20.1le/ip/altera/avalon_st/altera_avalon_st_adapter/altera_avalon_st_adapter_hw.tcl" />
   <file
       path="C:/develop/quartus/20.1le/ip/altera/avalon_st/altera_avalon_st_error_adapter/avalon-st_error_adapter_hw.tcl" />
   <file
       path="C:/develop/quartus/20.1le/ip/altera/avalon_st/altera_avalon_st_adapter/altera_avalon_st_adapter_hw.tcl" />
   <file
       path="C:/develop/quartus/20.1le/ip/altera/avalon_st/altera_avalon_st_error_adapter/avalon-st_error_adapter_hw.tcl" />
  </childSourceFiles>
  <instantiator instantiator="c4e_dvp_core" as="mm_interconnect_0" />
  <messages>
   <message level="Debug" culprit="c4e_dvp_core">queue size: 11 starting:altera_mm_interconnect "submodules/c4e_dvp_core_mm_interconnect_0"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>40</b> modules, <b>121</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>40</b> modules, <b>121</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>40</b> modules, <b>121</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>40</b> modules, <b>121</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>40</b> modules, <b>121</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>40</b> modules, <b>121</b> connections]]></message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter.clk_bridge_0">Timing: ELA:1/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter.rst_bridge_0">Timing: ELA:2/0.000s/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter.error_adapter_0">Timing: ELA:1/0.015s</message>
   <message level="Debug" culprit="avalon_st_adapter">Timing: COM:3/0.031s/0.062s</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter_001">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter_001.clk_bridge_0">Timing: ELA:1/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_001.rst_bridge_0">Timing: ELA:2/0.000s/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_001.error_adapter_0">Timing: ELA:1/0.016s</message>
   <message level="Debug" culprit="avalon_st_adapter_001">Timing: COM:3/0.020s/0.031s</message>
   <message
       level="Debug"
       culprit="com_altera_sopcmodel_transforms_avalonst_AvalonStreamingTransform"><![CDATA[After transform: <b>42</b> modules, <b>127</b> connections]]></message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_master_translator</b> "<b>submodules/altera_merlin_master_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_master_translator</b> "<b>submodules/altera_merlin_master_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_master_translator</b> "<b>submodules/altera_merlin_master_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_master_agent</b> "<b>submodules/altera_merlin_master_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_master_agent</b> "<b>submodules/altera_merlin_master_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_master_agent</b> "<b>submodules/altera_merlin_master_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/c4e_dvp_core_mm_interconnect_0_router</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/c4e_dvp_core_mm_interconnect_0_router_001</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/c4e_dvp_core_mm_interconnect_0_router_001</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/c4e_dvp_core_mm_interconnect_0_router_003</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/c4e_dvp_core_mm_interconnect_0_router_004</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_traffic_limiter</b> "<b>submodules/altera_merlin_traffic_limiter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_burst_adapter</b> "<b>submodules/altera_merlin_burst_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/c4e_dvp_core_mm_interconnect_0_cmd_demux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/c4e_dvp_core_mm_interconnect_0_cmd_demux_001</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/c4e_dvp_core_mm_interconnect_0_cmd_demux_001</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/c4e_dvp_core_mm_interconnect_0_cmd_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/c4e_dvp_core_mm_interconnect_0_cmd_mux_001</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/c4e_dvp_core_mm_interconnect_0_rsp_demux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/c4e_dvp_core_mm_interconnect_0_rsp_demux_001</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/c4e_dvp_core_mm_interconnect_0_rsp_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/c4e_dvp_core_mm_interconnect_0_rsp_mux_001</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/c4e_dvp_core_mm_interconnect_0_rsp_mux_001</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_width_adapter</b> "<b>submodules/altera_merlin_width_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_width_adapter</b> "<b>submodules/altera_merlin_width_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_handshake_clock_crosser</b> "<b>submodules/altera_avalon_st_handshake_clock_crosser</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_handshake_clock_crosser</b> "<b>submodules/altera_avalon_st_handshake_clock_crosser</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/c4e_dvp_core_mm_interconnect_0_avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/c4e_dvp_core_mm_interconnect_0_avalon_st_adapter_001</b>"]]></message>
   <message level="Info" culprit="mm_interconnect_0"><![CDATA["<b>c4e_dvp_core</b>" instantiated <b>altera_mm_interconnect</b> "<b>mm_interconnect_0</b>"]]></message>
   <message level="Debug" culprit="c4e_dvp_core">queue size: 72 starting:altera_merlin_master_translator "submodules/altera_merlin_master_translator"</message>
   <message level="Info" culprit="uart_to_avmm_bridge_avm_translator"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_master_translator</b> "<b>uart_to_avmm_bridge_avm_translator</b>"]]></message>
   <message level="Debug" culprit="c4e_dvp_core">queue size: 69 starting:altera_merlin_slave_translator "submodules/altera_merlin_slave_translator"</message>
   <message level="Info" culprit="peripheral_bridge_s0_translator"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_slave_translator</b> "<b>peripheral_bridge_s0_translator</b>"]]></message>
   <message level="Debug" culprit="c4e_dvp_core">queue size: 67 starting:altera_merlin_master_agent "submodules/altera_merlin_master_agent"</message>
   <message level="Info" culprit="uart_to_avmm_bridge_avm_agent"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_master_agent</b> "<b>uart_to_avmm_bridge_avm_agent</b>"]]></message>
   <message level="Debug" culprit="c4e_dvp_core">queue size: 64 starting:altera_merlin_slave_agent "submodules/altera_merlin_slave_agent"</message>
   <message level="Info" culprit="peripheral_bridge_s0_agent"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_slave_agent</b> "<b>peripheral_bridge_s0_agent</b>"]]></message>
   <message level="Debug" culprit="c4e_dvp_core">queue size: 76 starting:altera_avalon_sc_fifo "submodules/altera_avalon_sc_fifo"</message>
   <message level="Info" culprit="sc_fifo_0"><![CDATA["<b>uart_to_avmm_bridge</b>" instantiated <b>altera_avalon_sc_fifo</b> "<b>sc_fifo_0</b>"]]></message>
   <message level="Debug" culprit="c4e_dvp_core">queue size: 58 starting:altera_merlin_router "submodules/c4e_dvp_core_mm_interconnect_0_router"</message>
   <message level="Info" culprit="router"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_router</b> "<b>router</b>"]]></message>
   <message level="Debug" culprit="c4e_dvp_core">queue size: 57 starting:altera_merlin_router "submodules/c4e_dvp_core_mm_interconnect_0_router_001"</message>
   <message level="Info" culprit="router_001"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_router</b> "<b>router_001</b>"]]></message>
   <message level="Debug" culprit="c4e_dvp_core">queue size: 55 starting:altera_merlin_router "submodules/c4e_dvp_core_mm_interconnect_0_router_003"</message>
   <message level="Info" culprit="router_003"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_router</b> "<b>router_003</b>"]]></message>
   <message level="Debug" culprit="c4e_dvp_core">queue size: 54 starting:altera_merlin_router "submodules/c4e_dvp_core_mm_interconnect_0_router_004"</message>
   <message level="Info" culprit="router_004"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_router</b> "<b>router_004</b>"]]></message>
   <message level="Debug" culprit="c4e_dvp_core">queue size: 53 starting:altera_merlin_traffic_limiter "submodules/altera_merlin_traffic_limiter"</message>
   <message level="Info" culprit="uart_to_avmm_bridge_avm_limiter"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_traffic_limiter</b> "<b>uart_to_avmm_bridge_avm_limiter</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>C:/PROJECT/PERIDOT/c72_ubshield/fpga/dvp_capture/c4e_dvp_core/synthesis/submodules/altera_avalon_sc_fifo.v</b>]]></message>
   <message level="Debug" culprit="c4e_dvp_core">queue size: 52 starting:altera_merlin_burst_adapter "submodules/altera_merlin_burst_adapter"</message>
   <message level="Info" culprit="sdram_s1_burst_adapter"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_burst_adapter</b> "<b>sdram_s1_burst_adapter</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>C:/PROJECT/PERIDOT/c72_ubshield/fpga/dvp_capture/c4e_dvp_core/synthesis/submodules/altera_avalon_st_pipeline_base.v</b>]]></message>
   <message level="Debug" culprit="c4e_dvp_core">queue size: 51 starting:altera_merlin_demultiplexer "submodules/c4e_dvp_core_mm_interconnect_0_cmd_demux"</message>
   <message level="Info" culprit="cmd_demux"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_demultiplexer</b> "<b>cmd_demux</b>"]]></message>
   <message level="Debug" culprit="c4e_dvp_core">queue size: 50 starting:altera_merlin_demultiplexer "submodules/c4e_dvp_core_mm_interconnect_0_cmd_demux_001"</message>
   <message level="Info" culprit="cmd_demux_001"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_demultiplexer</b> "<b>cmd_demux_001</b>"]]></message>
   <message level="Debug" culprit="c4e_dvp_core">queue size: 48 starting:altera_merlin_multiplexer "submodules/c4e_dvp_core_mm_interconnect_0_cmd_mux"</message>
   <message level="Info" culprit="cmd_mux"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_multiplexer</b> "<b>cmd_mux</b>"]]></message>
   <message level="Debug" culprit="c4e_dvp_core">queue size: 47 starting:altera_merlin_multiplexer "submodules/c4e_dvp_core_mm_interconnect_0_cmd_mux_001"</message>
   <message level="Info" culprit="cmd_mux_001"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_multiplexer</b> "<b>cmd_mux_001</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>C:/PROJECT/PERIDOT/c72_ubshield/fpga/dvp_capture/c4e_dvp_core/synthesis/submodules/altera_merlin_arbitrator.sv</b>]]></message>
   <message level="Debug" culprit="c4e_dvp_core">queue size: 46 starting:altera_merlin_demultiplexer "submodules/c4e_dvp_core_mm_interconnect_0_rsp_demux"</message>
   <message level="Info" culprit="rsp_demux"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_demultiplexer</b> "<b>rsp_demux</b>"]]></message>
   <message level="Debug" culprit="c4e_dvp_core">queue size: 45 starting:altera_merlin_demultiplexer "submodules/c4e_dvp_core_mm_interconnect_0_rsp_demux_001"</message>
   <message level="Info" culprit="rsp_demux_001"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_demultiplexer</b> "<b>rsp_demux_001</b>"]]></message>
   <message level="Debug" culprit="c4e_dvp_core">queue size: 44 starting:altera_merlin_multiplexer "submodules/c4e_dvp_core_mm_interconnect_0_rsp_mux"</message>
   <message level="Info" culprit="rsp_mux"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_multiplexer</b> "<b>rsp_mux</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>C:/PROJECT/PERIDOT/c72_ubshield/fpga/dvp_capture/c4e_dvp_core/synthesis/submodules/altera_merlin_arbitrator.sv</b>]]></message>
   <message level="Debug" culprit="c4e_dvp_core">queue size: 43 starting:altera_merlin_multiplexer "submodules/c4e_dvp_core_mm_interconnect_0_rsp_mux_001"</message>
   <message level="Info" culprit="rsp_mux_001"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_multiplexer</b> "<b>rsp_mux_001</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>C:/PROJECT/PERIDOT/c72_ubshield/fpga/dvp_capture/c4e_dvp_core/synthesis/submodules/altera_merlin_arbitrator.sv</b>]]></message>
   <message level="Debug" culprit="c4e_dvp_core">queue size: 41 starting:altera_merlin_width_adapter "submodules/altera_merlin_width_adapter"</message>
   <message level="Info" culprit="sdram_s1_rsp_width_adapter"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_width_adapter</b> "<b>sdram_s1_rsp_width_adapter</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>C:/PROJECT/PERIDOT/c72_ubshield/fpga/dvp_capture/c4e_dvp_core/synthesis/submodules/altera_merlin_address_alignment.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>C:/PROJECT/PERIDOT/c72_ubshield/fpga/dvp_capture/c4e_dvp_core/synthesis/submodules/altera_merlin_burst_uncompressor.sv</b>]]></message>
   <message level="Debug" culprit="c4e_dvp_core">queue size: 39 starting:altera_avalon_st_handshake_clock_crosser "submodules/altera_avalon_st_handshake_clock_crosser"</message>
   <message level="Info" culprit="crosser"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_avalon_st_handshake_clock_crosser</b> "<b>crosser</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>C:/PROJECT/PERIDOT/c72_ubshield/fpga/dvp_capture/c4e_dvp_core/synthesis/submodules/altera_avalon_st_pipeline_base.v</b>]]></message>
   <message level="Debug" culprit="c4e_dvp_core">queue size: 37 starting:altera_avalon_st_adapter "submodules/c4e_dvp_core_mm_interconnect_0_avalon_st_adapter"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>3</b> modules, <b>3</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Debug" culprit="avalon_st_adapter"><![CDATA["<b>avalon_st_adapter</b>" reuses <b>error_adapter</b> "<b>submodules/c4e_dvp_core_mm_interconnect_0_avalon_st_adapter_error_adapter_0</b>"]]></message>
   <message level="Info" culprit="avalon_st_adapter"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_avalon_st_adapter</b> "<b>avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="c4e_dvp_core">queue size: 1 starting:error_adapter "submodules/c4e_dvp_core_mm_interconnect_0_avalon_st_adapter_error_adapter_0"</message>
   <message level="Info" culprit="error_adapter_0"><![CDATA["<b>avalon_st_adapter</b>" instantiated <b>error_adapter</b> "<b>error_adapter_0</b>"]]></message>
   <message level="Debug" culprit="c4e_dvp_core">queue size: 37 starting:altera_avalon_st_adapter "submodules/c4e_dvp_core_mm_interconnect_0_avalon_st_adapter_001"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>3</b> modules, <b>3</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Debug" culprit="avalon_st_adapter_001"><![CDATA["<b>avalon_st_adapter_001</b>" reuses <b>error_adapter</b> "<b>submodules/c4e_dvp_core_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0</b>"]]></message>
   <message level="Info" culprit="avalon_st_adapter_001"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_avalon_st_adapter</b> "<b>avalon_st_adapter_001</b>"]]></message>
   <message level="Debug" culprit="c4e_dvp_core">queue size: 0 starting:error_adapter "submodules/c4e_dvp_core_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0"</message>
   <message level="Info" culprit="error_adapter_0"><![CDATA["<b>avalon_st_adapter_001</b>" instantiated <b>error_adapter</b> "<b>error_adapter_0</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_mm_interconnect:20.1:AUTO_DEVICE=EP4CE6E22C8,AUTO_DEVICE_FAMILY=Cyclone IV E,AUTO_DEVICE_SPEEDGRADE=,COMPOSE_CONTENTS=add_instance {peripheral_bridge_m0_translator} {altera_merlin_master_translator};set_instance_parameter_value {peripheral_bridge_m0_translator} {AV_ADDRESS_W} {10};set_instance_parameter_value {peripheral_bridge_m0_translator} {AV_DATA_W} {32};set_instance_parameter_value {peripheral_bridge_m0_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {peripheral_bridge_m0_translator} {AV_BYTEENABLE_W} {4};set_instance_parameter_value {peripheral_bridge_m0_translator} {UAV_ADDRESS_W} {10};set_instance_parameter_value {peripheral_bridge_m0_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {peripheral_bridge_m0_translator} {AV_READLATENCY} {0};set_instance_parameter_value {peripheral_bridge_m0_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {peripheral_bridge_m0_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {peripheral_bridge_m0_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {peripheral_bridge_m0_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {peripheral_bridge_m0_translator} {USE_READDATA} {1};set_instance_parameter_value {peripheral_bridge_m0_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {peripheral_bridge_m0_translator} {USE_READ} {1};set_instance_parameter_value {peripheral_bridge_m0_translator} {USE_WRITE} {1};set_instance_parameter_value {peripheral_bridge_m0_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {peripheral_bridge_m0_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {peripheral_bridge_m0_translator} {USE_BYTEENABLE} {1};set_instance_parameter_value {peripheral_bridge_m0_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {peripheral_bridge_m0_translator} {USE_ADDRESS} {1};set_instance_parameter_value {peripheral_bridge_m0_translator} {USE_BURSTCOUNT} {1};set_instance_parameter_value {peripheral_bridge_m0_translator} {USE_DEBUGACCESS} {1};set_instance_parameter_value {peripheral_bridge_m0_translator} {USE_CLKEN} {0};set_instance_parameter_value {peripheral_bridge_m0_translator} {USE_READDATAVALID} {1};set_instance_parameter_value {peripheral_bridge_m0_translator} {USE_WAITREQUEST} {1};set_instance_parameter_value {peripheral_bridge_m0_translator} {USE_LOCK} {0};set_instance_parameter_value {peripheral_bridge_m0_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {peripheral_bridge_m0_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {peripheral_bridge_m0_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {peripheral_bridge_m0_translator} {AV_ADDRESS_SYMBOLS} {1};set_instance_parameter_value {peripheral_bridge_m0_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {peripheral_bridge_m0_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {peripheral_bridge_m0_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {peripheral_bridge_m0_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {peripheral_bridge_m0_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {64};set_instance_parameter_value {peripheral_bridge_m0_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {peripheral_bridge_m0_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {peripheral_bridge_m0_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {peripheral_bridge_m0_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {peripheral_bridge_m0_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {peripheral_bridge_m0_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {peripheral_bridge_m0_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {peripheral_bridge_m0_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {peripheral_bridge_m0_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {peripheral_bridge_m0_translator} {SYNC_RESET} {0};add_instance {sysid_control_slave_translator} {altera_merlin_slave_translator};set_instance_parameter_value {sysid_control_slave_translator} {AV_ADDRESS_W} {1};set_instance_parameter_value {sysid_control_slave_translator} {AV_DATA_W} {32};set_instance_parameter_value {sysid_control_slave_translator} {UAV_DATA_W} {32};set_instance_parameter_value {sysid_control_slave_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {sysid_control_slave_translator} {AV_BYTEENABLE_W} {4};set_instance_parameter_value {sysid_control_slave_translator} {UAV_BYTEENABLE_W} {4};set_instance_parameter_value {sysid_control_slave_translator} {UAV_ADDRESS_W} {10};set_instance_parameter_value {sysid_control_slave_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {sysid_control_slave_translator} {AV_READLATENCY} {0};set_instance_parameter_value {sysid_control_slave_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {sysid_control_slave_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {sysid_control_slave_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {sysid_control_slave_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {sysid_control_slave_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {sysid_control_slave_translator} {USE_READDATA} {1};set_instance_parameter_value {sysid_control_slave_translator} {USE_WRITEDATA} {0};set_instance_parameter_value {sysid_control_slave_translator} {USE_READ} {0};set_instance_parameter_value {sysid_control_slave_translator} {USE_WRITE} {0};set_instance_parameter_value {sysid_control_slave_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {sysid_control_slave_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {sysid_control_slave_translator} {USE_BYTEENABLE} {0};set_instance_parameter_value {sysid_control_slave_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {sysid_control_slave_translator} {USE_ADDRESS} {1};set_instance_parameter_value {sysid_control_slave_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {sysid_control_slave_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {sysid_control_slave_translator} {USE_WAITREQUEST} {0};set_instance_parameter_value {sysid_control_slave_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {sysid_control_slave_translator} {USE_LOCK} {0};set_instance_parameter_value {sysid_control_slave_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {sysid_control_slave_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {sysid_control_slave_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {sysid_control_slave_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {sysid_control_slave_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {sysid_control_slave_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {sysid_control_slave_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {sysid_control_slave_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {sysid_control_slave_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {sysid_control_slave_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {sysid_control_slave_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {sysid_control_slave_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {sysid_control_slave_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {sysid_control_slave_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {1};set_instance_parameter_value {sysid_control_slave_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {sysid_control_slave_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {sysid_control_slave_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {sysid_control_slave_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {sysid_control_slave_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {sysid_control_slave_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {sysid_control_slave_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {sysid_control_slave_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {sysid_control_slave_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {sysid_control_slave_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {sysid_control_slave_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {vga_csr_translator} {altera_merlin_slave_translator};set_instance_parameter_value {vga_csr_translator} {AV_ADDRESS_W} {2};set_instance_parameter_value {vga_csr_translator} {AV_DATA_W} {32};set_instance_parameter_value {vga_csr_translator} {UAV_DATA_W} {32};set_instance_parameter_value {vga_csr_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {vga_csr_translator} {AV_BYTEENABLE_W} {1};set_instance_parameter_value {vga_csr_translator} {UAV_BYTEENABLE_W} {4};set_instance_parameter_value {vga_csr_translator} {UAV_ADDRESS_W} {10};set_instance_parameter_value {vga_csr_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {vga_csr_translator} {AV_READLATENCY} {0};set_instance_parameter_value {vga_csr_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {vga_csr_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {vga_csr_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {vga_csr_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {vga_csr_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {vga_csr_translator} {USE_READDATA} {1};set_instance_parameter_value {vga_csr_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {vga_csr_translator} {USE_READ} {1};set_instance_parameter_value {vga_csr_translator} {USE_WRITE} {1};set_instance_parameter_value {vga_csr_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {vga_csr_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {vga_csr_translator} {USE_BYTEENABLE} {0};set_instance_parameter_value {vga_csr_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {vga_csr_translator} {USE_ADDRESS} {1};set_instance_parameter_value {vga_csr_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {vga_csr_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {vga_csr_translator} {USE_WAITREQUEST} {0};set_instance_parameter_value {vga_csr_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {vga_csr_translator} {USE_LOCK} {0};set_instance_parameter_value {vga_csr_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {vga_csr_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {vga_csr_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {vga_csr_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {vga_csr_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {vga_csr_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {vga_csr_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {vga_csr_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {vga_csr_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {vga_csr_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {vga_csr_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {vga_csr_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {vga_csr_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {vga_csr_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {1};set_instance_parameter_value {vga_csr_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {vga_csr_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {vga_csr_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {vga_csr_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {vga_csr_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {vga_csr_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {vga_csr_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {vga_csr_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {vga_csr_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {vga_csr_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {vga_csr_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {led_s1_translator} {altera_merlin_slave_translator};set_instance_parameter_value {led_s1_translator} {AV_ADDRESS_W} {2};set_instance_parameter_value {led_s1_translator} {AV_DATA_W} {32};set_instance_parameter_value {led_s1_translator} {UAV_DATA_W} {32};set_instance_parameter_value {led_s1_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {led_s1_translator} {AV_BYTEENABLE_W} {1};set_instance_parameter_value {led_s1_translator} {UAV_BYTEENABLE_W} {4};set_instance_parameter_value {led_s1_translator} {UAV_ADDRESS_W} {10};set_instance_parameter_value {led_s1_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {led_s1_translator} {AV_READLATENCY} {0};set_instance_parameter_value {led_s1_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {led_s1_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {led_s1_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {led_s1_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {led_s1_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {led_s1_translator} {USE_READDATA} {1};set_instance_parameter_value {led_s1_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {led_s1_translator} {USE_READ} {0};set_instance_parameter_value {led_s1_translator} {USE_WRITE} {1};set_instance_parameter_value {led_s1_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {led_s1_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {led_s1_translator} {USE_BYTEENABLE} {0};set_instance_parameter_value {led_s1_translator} {USE_CHIPSELECT} {1};set_instance_parameter_value {led_s1_translator} {USE_ADDRESS} {1};set_instance_parameter_value {led_s1_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {led_s1_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {led_s1_translator} {USE_WAITREQUEST} {0};set_instance_parameter_value {led_s1_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {led_s1_translator} {USE_LOCK} {0};set_instance_parameter_value {led_s1_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {led_s1_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {led_s1_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {led_s1_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {led_s1_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {led_s1_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {led_s1_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {led_s1_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {led_s1_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {led_s1_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {led_s1_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {led_s1_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {led_s1_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {led_s1_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {1};set_instance_parameter_value {led_s1_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {led_s1_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {led_s1_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {led_s1_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {led_s1_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {led_s1_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {led_s1_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {led_s1_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {led_s1_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {led_s1_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {led_s1_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {cam_s1_translator} {altera_merlin_slave_translator};set_instance_parameter_value {cam_s1_translator} {AV_ADDRESS_W} {2};set_instance_parameter_value {cam_s1_translator} {AV_DATA_W} {32};set_instance_parameter_value {cam_s1_translator} {UAV_DATA_W} {32};set_instance_parameter_value {cam_s1_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {cam_s1_translator} {AV_BYTEENABLE_W} {4};set_instance_parameter_value {cam_s1_translator} {UAV_BYTEENABLE_W} {4};set_instance_parameter_value {cam_s1_translator} {UAV_ADDRESS_W} {10};set_instance_parameter_value {cam_s1_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {cam_s1_translator} {AV_READLATENCY} {0};set_instance_parameter_value {cam_s1_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {cam_s1_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {cam_s1_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {cam_s1_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {cam_s1_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {cam_s1_translator} {USE_READDATA} {1};set_instance_parameter_value {cam_s1_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {cam_s1_translator} {USE_READ} {1};set_instance_parameter_value {cam_s1_translator} {USE_WRITE} {1};set_instance_parameter_value {cam_s1_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {cam_s1_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {cam_s1_translator} {USE_BYTEENABLE} {0};set_instance_parameter_value {cam_s1_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {cam_s1_translator} {USE_ADDRESS} {1};set_instance_parameter_value {cam_s1_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {cam_s1_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {cam_s1_translator} {USE_WAITREQUEST} {1};set_instance_parameter_value {cam_s1_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {cam_s1_translator} {USE_LOCK} {0};set_instance_parameter_value {cam_s1_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {cam_s1_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {cam_s1_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {cam_s1_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {cam_s1_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {cam_s1_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {cam_s1_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {cam_s1_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {cam_s1_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {cam_s1_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {cam_s1_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {cam_s1_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {cam_s1_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {cam_s1_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {1};set_instance_parameter_value {cam_s1_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {cam_s1_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {cam_s1_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {cam_s1_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {cam_s1_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {cam_s1_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {cam_s1_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {cam_s1_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {cam_s1_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {cam_s1_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {cam_s1_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {peripheral_bridge_m0_agent} {altera_merlin_master_agent};set_instance_parameter_value {peripheral_bridge_m0_agent} {PKT_ORI_BURST_SIZE_H} {81};set_instance_parameter_value {peripheral_bridge_m0_agent} {PKT_ORI_BURST_SIZE_L} {79};set_instance_parameter_value {peripheral_bridge_m0_agent} {PKT_RESPONSE_STATUS_H} {78};set_instance_parameter_value {peripheral_bridge_m0_agent} {PKT_RESPONSE_STATUS_L} {77};set_instance_parameter_value {peripheral_bridge_m0_agent} {PKT_QOS_H} {64};set_instance_parameter_value {peripheral_bridge_m0_agent} {PKT_QOS_L} {64};set_instance_parameter_value {peripheral_bridge_m0_agent} {PKT_DATA_SIDEBAND_H} {62};set_instance_parameter_value {peripheral_bridge_m0_agent} {PKT_DATA_SIDEBAND_L} {62};set_instance_parameter_value {peripheral_bridge_m0_agent} {PKT_ADDR_SIDEBAND_H} {61};set_instance_parameter_value {peripheral_bridge_m0_agent} {PKT_ADDR_SIDEBAND_L} {61};set_instance_parameter_value {peripheral_bridge_m0_agent} {PKT_BURST_TYPE_H} {60};set_instance_parameter_value {peripheral_bridge_m0_agent} {PKT_BURST_TYPE_L} {59};set_instance_parameter_value {peripheral_bridge_m0_agent} {PKT_CACHE_H} {76};set_instance_parameter_value {peripheral_bridge_m0_agent} {PKT_CACHE_L} {73};set_instance_parameter_value {peripheral_bridge_m0_agent} {PKT_THREAD_ID_H} {69};set_instance_parameter_value {peripheral_bridge_m0_agent} {PKT_THREAD_ID_L} {69};set_instance_parameter_value {peripheral_bridge_m0_agent} {PKT_BURST_SIZE_H} {58};set_instance_parameter_value {peripheral_bridge_m0_agent} {PKT_BURST_SIZE_L} {56};set_instance_parameter_value {peripheral_bridge_m0_agent} {PKT_TRANS_EXCLUSIVE} {51};set_instance_parameter_value {peripheral_bridge_m0_agent} {PKT_TRANS_LOCK} {50};set_instance_parameter_value {peripheral_bridge_m0_agent} {PKT_BEGIN_BURST} {63};set_instance_parameter_value {peripheral_bridge_m0_agent} {PKT_PROTECTION_H} {72};set_instance_parameter_value {peripheral_bridge_m0_agent} {PKT_PROTECTION_L} {70};set_instance_parameter_value {peripheral_bridge_m0_agent} {PKT_BURSTWRAP_H} {55};set_instance_parameter_value {peripheral_bridge_m0_agent} {PKT_BURSTWRAP_L} {55};set_instance_parameter_value {peripheral_bridge_m0_agent} {PKT_BYTE_CNT_H} {54};set_instance_parameter_value {peripheral_bridge_m0_agent} {PKT_BYTE_CNT_L} {52};set_instance_parameter_value {peripheral_bridge_m0_agent} {PKT_ADDR_H} {45};set_instance_parameter_value {peripheral_bridge_m0_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {peripheral_bridge_m0_agent} {PKT_TRANS_COMPRESSED_READ} {46};set_instance_parameter_value {peripheral_bridge_m0_agent} {PKT_TRANS_POSTED} {47};set_instance_parameter_value {peripheral_bridge_m0_agent} {PKT_TRANS_WRITE} {48};set_instance_parameter_value {peripheral_bridge_m0_agent} {PKT_TRANS_READ} {49};set_instance_parameter_value {peripheral_bridge_m0_agent} {PKT_DATA_H} {31};set_instance_parameter_value {peripheral_bridge_m0_agent} {PKT_DATA_L} {0};set_instance_parameter_value {peripheral_bridge_m0_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {peripheral_bridge_m0_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {peripheral_bridge_m0_agent} {PKT_SRC_ID_H} {66};set_instance_parameter_value {peripheral_bridge_m0_agent} {PKT_SRC_ID_L} {65};set_instance_parameter_value {peripheral_bridge_m0_agent} {PKT_DEST_ID_H} {68};set_instance_parameter_value {peripheral_bridge_m0_agent} {PKT_DEST_ID_L} {67};set_instance_parameter_value {peripheral_bridge_m0_agent} {ST_DATA_W} {82};set_instance_parameter_value {peripheral_bridge_m0_agent} {ST_CHANNEL_W} {4};set_instance_parameter_value {peripheral_bridge_m0_agent} {AV_BURSTCOUNT_W} {3};set_instance_parameter_value {peripheral_bridge_m0_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {peripheral_bridge_m0_agent} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {peripheral_bridge_m0_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(81:79) response_status(78:77) cache(76:73) protection(72:70) thread_id(69) dest_id(68:67) src_id(66:65) qos(64) begin_burst(63) data_sideband(62) addr_sideband(61) burst_type(60:59) burst_size(58:56) burstwrap(55) byte_cnt(54:52) trans_exclusive(51) trans_lock(50) trans_read(49) trans_write(48) trans_posted(47) trans_compressed_read(46) addr(45:36) byteen(35:32) data(31:0)};set_instance_parameter_value {peripheral_bridge_m0_agent} {ADDR_MAP} {&lt;?xml version=&quot;1.0&quot; encoding=&quot;UTF-8&quot;?&gt;
&lt;address_map&gt;
 &lt;slave
   id=&quot;2&quot;
   name=&quot;sysid_control_slave_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000000000&quot;
   end=&quot;0x00000000000000008&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;3&quot;
   name=&quot;vga_csr_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000000100&quot;
   end=&quot;0x00000000000000110&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;1&quot;
   name=&quot;led_s1_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000000040&quot;
   end=&quot;0x00000000000000050&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;0&quot;
   name=&quot;cam_s1_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000000200&quot;
   end=&quot;0x00000000000000210&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
&lt;/address_map&gt;
};set_instance_parameter_value {peripheral_bridge_m0_agent} {SUPPRESS_0_BYTEEN_RSP} {0};set_instance_parameter_value {peripheral_bridge_m0_agent} {ID} {0};set_instance_parameter_value {peripheral_bridge_m0_agent} {BURSTWRAP_VALUE} {1};set_instance_parameter_value {peripheral_bridge_m0_agent} {CACHE_VALUE} {0};set_instance_parameter_value {peripheral_bridge_m0_agent} {SECURE_ACCESS_BIT} {1};set_instance_parameter_value {peripheral_bridge_m0_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {peripheral_bridge_m0_agent} {USE_WRITERESPONSE} {0};add_instance {sysid_control_slave_agent} {altera_merlin_slave_agent};set_instance_parameter_value {sysid_control_slave_agent} {PKT_ORI_BURST_SIZE_H} {81};set_instance_parameter_value {sysid_control_slave_agent} {PKT_ORI_BURST_SIZE_L} {79};set_instance_parameter_value {sysid_control_slave_agent} {PKT_RESPONSE_STATUS_H} {78};set_instance_parameter_value {sysid_control_slave_agent} {PKT_RESPONSE_STATUS_L} {77};set_instance_parameter_value {sysid_control_slave_agent} {PKT_BURST_SIZE_H} {58};set_instance_parameter_value {sysid_control_slave_agent} {PKT_BURST_SIZE_L} {56};set_instance_parameter_value {sysid_control_slave_agent} {PKT_TRANS_LOCK} {50};set_instance_parameter_value {sysid_control_slave_agent} {PKT_BEGIN_BURST} {63};set_instance_parameter_value {sysid_control_slave_agent} {PKT_PROTECTION_H} {72};set_instance_parameter_value {sysid_control_slave_agent} {PKT_PROTECTION_L} {70};set_instance_parameter_value {sysid_control_slave_agent} {PKT_BURSTWRAP_H} {55};set_instance_parameter_value {sysid_control_slave_agent} {PKT_BURSTWRAP_L} {55};set_instance_parameter_value {sysid_control_slave_agent} {PKT_BYTE_CNT_H} {54};set_instance_parameter_value {sysid_control_slave_agent} {PKT_BYTE_CNT_L} {52};set_instance_parameter_value {sysid_control_slave_agent} {PKT_ADDR_H} {45};set_instance_parameter_value {sysid_control_slave_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {sysid_control_slave_agent} {PKT_TRANS_COMPRESSED_READ} {46};set_instance_parameter_value {sysid_control_slave_agent} {PKT_TRANS_POSTED} {47};set_instance_parameter_value {sysid_control_slave_agent} {PKT_TRANS_WRITE} {48};set_instance_parameter_value {sysid_control_slave_agent} {PKT_TRANS_READ} {49};set_instance_parameter_value {sysid_control_slave_agent} {PKT_DATA_H} {31};set_instance_parameter_value {sysid_control_slave_agent} {PKT_DATA_L} {0};set_instance_parameter_value {sysid_control_slave_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {sysid_control_slave_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {sysid_control_slave_agent} {PKT_SRC_ID_H} {66};set_instance_parameter_value {sysid_control_slave_agent} {PKT_SRC_ID_L} {65};set_instance_parameter_value {sysid_control_slave_agent} {PKT_DEST_ID_H} {68};set_instance_parameter_value {sysid_control_slave_agent} {PKT_DEST_ID_L} {67};set_instance_parameter_value {sysid_control_slave_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {sysid_control_slave_agent} {ST_CHANNEL_W} {4};set_instance_parameter_value {sysid_control_slave_agent} {ST_DATA_W} {82};set_instance_parameter_value {sysid_control_slave_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {sysid_control_slave_agent} {AVS_BURSTCOUNT_W} {3};set_instance_parameter_value {sysid_control_slave_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {sysid_control_slave_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(81:79) response_status(78:77) cache(76:73) protection(72:70) thread_id(69) dest_id(68:67) src_id(66:65) qos(64) begin_burst(63) data_sideband(62) addr_sideband(61) burst_type(60:59) burst_size(58:56) burstwrap(55) byte_cnt(54:52) trans_exclusive(51) trans_lock(50) trans_read(49) trans_write(48) trans_posted(47) trans_compressed_read(46) addr(45:36) byteen(35:32) data(31:0)};set_instance_parameter_value {sysid_control_slave_agent} {SUPPRESS_0_BYTEEN_CMD} {0};set_instance_parameter_value {sysid_control_slave_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {sysid_control_slave_agent} {MAX_BYTE_CNT} {4};set_instance_parameter_value {sysid_control_slave_agent} {MAX_BURSTWRAP} {1};set_instance_parameter_value {sysid_control_slave_agent} {ID} {2};set_instance_parameter_value {sysid_control_slave_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {sysid_control_slave_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {sysid_control_slave_agent} {ECC_ENABLE} {0};add_instance {sysid_control_slave_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {sysid_control_slave_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {sysid_control_slave_agent_rsp_fifo} {BITS_PER_SYMBOL} {83};set_instance_parameter_value {sysid_control_slave_agent_rsp_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {sysid_control_slave_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {sysid_control_slave_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {sysid_control_slave_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {sysid_control_slave_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {sysid_control_slave_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {sysid_control_slave_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {sysid_control_slave_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {sysid_control_slave_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {sysid_control_slave_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {sysid_control_slave_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {sysid_control_slave_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {vga_csr_agent} {altera_merlin_slave_agent};set_instance_parameter_value {vga_csr_agent} {PKT_ORI_BURST_SIZE_H} {81};set_instance_parameter_value {vga_csr_agent} {PKT_ORI_BURST_SIZE_L} {79};set_instance_parameter_value {vga_csr_agent} {PKT_RESPONSE_STATUS_H} {78};set_instance_parameter_value {vga_csr_agent} {PKT_RESPONSE_STATUS_L} {77};set_instance_parameter_value {vga_csr_agent} {PKT_BURST_SIZE_H} {58};set_instance_parameter_value {vga_csr_agent} {PKT_BURST_SIZE_L} {56};set_instance_parameter_value {vga_csr_agent} {PKT_TRANS_LOCK} {50};set_instance_parameter_value {vga_csr_agent} {PKT_BEGIN_BURST} {63};set_instance_parameter_value {vga_csr_agent} {PKT_PROTECTION_H} {72};set_instance_parameter_value {vga_csr_agent} {PKT_PROTECTION_L} {70};set_instance_parameter_value {vga_csr_agent} {PKT_BURSTWRAP_H} {55};set_instance_parameter_value {vga_csr_agent} {PKT_BURSTWRAP_L} {55};set_instance_parameter_value {vga_csr_agent} {PKT_BYTE_CNT_H} {54};set_instance_parameter_value {vga_csr_agent} {PKT_BYTE_CNT_L} {52};set_instance_parameter_value {vga_csr_agent} {PKT_ADDR_H} {45};set_instance_parameter_value {vga_csr_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {vga_csr_agent} {PKT_TRANS_COMPRESSED_READ} {46};set_instance_parameter_value {vga_csr_agent} {PKT_TRANS_POSTED} {47};set_instance_parameter_value {vga_csr_agent} {PKT_TRANS_WRITE} {48};set_instance_parameter_value {vga_csr_agent} {PKT_TRANS_READ} {49};set_instance_parameter_value {vga_csr_agent} {PKT_DATA_H} {31};set_instance_parameter_value {vga_csr_agent} {PKT_DATA_L} {0};set_instance_parameter_value {vga_csr_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {vga_csr_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {vga_csr_agent} {PKT_SRC_ID_H} {66};set_instance_parameter_value {vga_csr_agent} {PKT_SRC_ID_L} {65};set_instance_parameter_value {vga_csr_agent} {PKT_DEST_ID_H} {68};set_instance_parameter_value {vga_csr_agent} {PKT_DEST_ID_L} {67};set_instance_parameter_value {vga_csr_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {vga_csr_agent} {ST_CHANNEL_W} {4};set_instance_parameter_value {vga_csr_agent} {ST_DATA_W} {82};set_instance_parameter_value {vga_csr_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {vga_csr_agent} {AVS_BURSTCOUNT_W} {3};set_instance_parameter_value {vga_csr_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {vga_csr_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(81:79) response_status(78:77) cache(76:73) protection(72:70) thread_id(69) dest_id(68:67) src_id(66:65) qos(64) begin_burst(63) data_sideband(62) addr_sideband(61) burst_type(60:59) burst_size(58:56) burstwrap(55) byte_cnt(54:52) trans_exclusive(51) trans_lock(50) trans_read(49) trans_write(48) trans_posted(47) trans_compressed_read(46) addr(45:36) byteen(35:32) data(31:0)};set_instance_parameter_value {vga_csr_agent} {SUPPRESS_0_BYTEEN_CMD} {0};set_instance_parameter_value {vga_csr_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {vga_csr_agent} {MAX_BYTE_CNT} {4};set_instance_parameter_value {vga_csr_agent} {MAX_BURSTWRAP} {1};set_instance_parameter_value {vga_csr_agent} {ID} {3};set_instance_parameter_value {vga_csr_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {vga_csr_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {vga_csr_agent} {ECC_ENABLE} {0};add_instance {vga_csr_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {vga_csr_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {vga_csr_agent_rsp_fifo} {BITS_PER_SYMBOL} {83};set_instance_parameter_value {vga_csr_agent_rsp_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {vga_csr_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {vga_csr_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {vga_csr_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {vga_csr_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {vga_csr_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {vga_csr_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {vga_csr_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {vga_csr_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {vga_csr_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {vga_csr_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {vga_csr_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {led_s1_agent} {altera_merlin_slave_agent};set_instance_parameter_value {led_s1_agent} {PKT_ORI_BURST_SIZE_H} {81};set_instance_parameter_value {led_s1_agent} {PKT_ORI_BURST_SIZE_L} {79};set_instance_parameter_value {led_s1_agent} {PKT_RESPONSE_STATUS_H} {78};set_instance_parameter_value {led_s1_agent} {PKT_RESPONSE_STATUS_L} {77};set_instance_parameter_value {led_s1_agent} {PKT_BURST_SIZE_H} {58};set_instance_parameter_value {led_s1_agent} {PKT_BURST_SIZE_L} {56};set_instance_parameter_value {led_s1_agent} {PKT_TRANS_LOCK} {50};set_instance_parameter_value {led_s1_agent} {PKT_BEGIN_BURST} {63};set_instance_parameter_value {led_s1_agent} {PKT_PROTECTION_H} {72};set_instance_parameter_value {led_s1_agent} {PKT_PROTECTION_L} {70};set_instance_parameter_value {led_s1_agent} {PKT_BURSTWRAP_H} {55};set_instance_parameter_value {led_s1_agent} {PKT_BURSTWRAP_L} {55};set_instance_parameter_value {led_s1_agent} {PKT_BYTE_CNT_H} {54};set_instance_parameter_value {led_s1_agent} {PKT_BYTE_CNT_L} {52};set_instance_parameter_value {led_s1_agent} {PKT_ADDR_H} {45};set_instance_parameter_value {led_s1_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {led_s1_agent} {PKT_TRANS_COMPRESSED_READ} {46};set_instance_parameter_value {led_s1_agent} {PKT_TRANS_POSTED} {47};set_instance_parameter_value {led_s1_agent} {PKT_TRANS_WRITE} {48};set_instance_parameter_value {led_s1_agent} {PKT_TRANS_READ} {49};set_instance_parameter_value {led_s1_agent} {PKT_DATA_H} {31};set_instance_parameter_value {led_s1_agent} {PKT_DATA_L} {0};set_instance_parameter_value {led_s1_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {led_s1_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {led_s1_agent} {PKT_SRC_ID_H} {66};set_instance_parameter_value {led_s1_agent} {PKT_SRC_ID_L} {65};set_instance_parameter_value {led_s1_agent} {PKT_DEST_ID_H} {68};set_instance_parameter_value {led_s1_agent} {PKT_DEST_ID_L} {67};set_instance_parameter_value {led_s1_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {led_s1_agent} {ST_CHANNEL_W} {4};set_instance_parameter_value {led_s1_agent} {ST_DATA_W} {82};set_instance_parameter_value {led_s1_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {led_s1_agent} {AVS_BURSTCOUNT_W} {3};set_instance_parameter_value {led_s1_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {led_s1_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(81:79) response_status(78:77) cache(76:73) protection(72:70) thread_id(69) dest_id(68:67) src_id(66:65) qos(64) begin_burst(63) data_sideband(62) addr_sideband(61) burst_type(60:59) burst_size(58:56) burstwrap(55) byte_cnt(54:52) trans_exclusive(51) trans_lock(50) trans_read(49) trans_write(48) trans_posted(47) trans_compressed_read(46) addr(45:36) byteen(35:32) data(31:0)};set_instance_parameter_value {led_s1_agent} {SUPPRESS_0_BYTEEN_CMD} {0};set_instance_parameter_value {led_s1_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {led_s1_agent} {MAX_BYTE_CNT} {4};set_instance_parameter_value {led_s1_agent} {MAX_BURSTWRAP} {1};set_instance_parameter_value {led_s1_agent} {ID} {1};set_instance_parameter_value {led_s1_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {led_s1_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {led_s1_agent} {ECC_ENABLE} {0};add_instance {led_s1_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {led_s1_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {led_s1_agent_rsp_fifo} {BITS_PER_SYMBOL} {83};set_instance_parameter_value {led_s1_agent_rsp_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {led_s1_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {led_s1_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {led_s1_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {led_s1_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {led_s1_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {led_s1_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {led_s1_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {led_s1_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {led_s1_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {led_s1_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {led_s1_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {cam_s1_agent} {altera_merlin_slave_agent};set_instance_parameter_value {cam_s1_agent} {PKT_ORI_BURST_SIZE_H} {81};set_instance_parameter_value {cam_s1_agent} {PKT_ORI_BURST_SIZE_L} {79};set_instance_parameter_value {cam_s1_agent} {PKT_RESPONSE_STATUS_H} {78};set_instance_parameter_value {cam_s1_agent} {PKT_RESPONSE_STATUS_L} {77};set_instance_parameter_value {cam_s1_agent} {PKT_BURST_SIZE_H} {58};set_instance_parameter_value {cam_s1_agent} {PKT_BURST_SIZE_L} {56};set_instance_parameter_value {cam_s1_agent} {PKT_TRANS_LOCK} {50};set_instance_parameter_value {cam_s1_agent} {PKT_BEGIN_BURST} {63};set_instance_parameter_value {cam_s1_agent} {PKT_PROTECTION_H} {72};set_instance_parameter_value {cam_s1_agent} {PKT_PROTECTION_L} {70};set_instance_parameter_value {cam_s1_agent} {PKT_BURSTWRAP_H} {55};set_instance_parameter_value {cam_s1_agent} {PKT_BURSTWRAP_L} {55};set_instance_parameter_value {cam_s1_agent} {PKT_BYTE_CNT_H} {54};set_instance_parameter_value {cam_s1_agent} {PKT_BYTE_CNT_L} {52};set_instance_parameter_value {cam_s1_agent} {PKT_ADDR_H} {45};set_instance_parameter_value {cam_s1_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {cam_s1_agent} {PKT_TRANS_COMPRESSED_READ} {46};set_instance_parameter_value {cam_s1_agent} {PKT_TRANS_POSTED} {47};set_instance_parameter_value {cam_s1_agent} {PKT_TRANS_WRITE} {48};set_instance_parameter_value {cam_s1_agent} {PKT_TRANS_READ} {49};set_instance_parameter_value {cam_s1_agent} {PKT_DATA_H} {31};set_instance_parameter_value {cam_s1_agent} {PKT_DATA_L} {0};set_instance_parameter_value {cam_s1_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {cam_s1_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {cam_s1_agent} {PKT_SRC_ID_H} {66};set_instance_parameter_value {cam_s1_agent} {PKT_SRC_ID_L} {65};set_instance_parameter_value {cam_s1_agent} {PKT_DEST_ID_H} {68};set_instance_parameter_value {cam_s1_agent} {PKT_DEST_ID_L} {67};set_instance_parameter_value {cam_s1_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {cam_s1_agent} {ST_CHANNEL_W} {4};set_instance_parameter_value {cam_s1_agent} {ST_DATA_W} {82};set_instance_parameter_value {cam_s1_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {cam_s1_agent} {AVS_BURSTCOUNT_W} {3};set_instance_parameter_value {cam_s1_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {cam_s1_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(81:79) response_status(78:77) cache(76:73) protection(72:70) thread_id(69) dest_id(68:67) src_id(66:65) qos(64) begin_burst(63) data_sideband(62) addr_sideband(61) burst_type(60:59) burst_size(58:56) burstwrap(55) byte_cnt(54:52) trans_exclusive(51) trans_lock(50) trans_read(49) trans_write(48) trans_posted(47) trans_compressed_read(46) addr(45:36) byteen(35:32) data(31:0)};set_instance_parameter_value {cam_s1_agent} {SUPPRESS_0_BYTEEN_CMD} {0};set_instance_parameter_value {cam_s1_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {cam_s1_agent} {MAX_BYTE_CNT} {4};set_instance_parameter_value {cam_s1_agent} {MAX_BURSTWRAP} {1};set_instance_parameter_value {cam_s1_agent} {ID} {0};set_instance_parameter_value {cam_s1_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {cam_s1_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {cam_s1_agent} {ECC_ENABLE} {0};add_instance {cam_s1_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {cam_s1_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {cam_s1_agent_rsp_fifo} {BITS_PER_SYMBOL} {83};set_instance_parameter_value {cam_s1_agent_rsp_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {cam_s1_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {cam_s1_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {cam_s1_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {cam_s1_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {cam_s1_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {cam_s1_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {cam_s1_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {cam_s1_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {cam_s1_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {cam_s1_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {cam_s1_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {router} {altera_merlin_router};set_instance_parameter_value {router} {DESTINATION_ID} {2 1 3 0 };set_instance_parameter_value {router} {CHANNEL_ID} {0001 0100 0010 1000 };set_instance_parameter_value {router} {TYPE_OF_TRANSACTION} {read both both both };set_instance_parameter_value {router} {START_ADDRESS} {0x0 0x40 0x100 0x200 };set_instance_parameter_value {router} {END_ADDRESS} {0x8 0x50 0x110 0x210 };set_instance_parameter_value {router} {NON_SECURED_TAG} {1 1 1 1 };set_instance_parameter_value {router} {SECURED_RANGE_PAIRS} {0 0 0 0 };set_instance_parameter_value {router} {SECURED_RANGE_LIST} {0 0 0 0 };set_instance_parameter_value {router} {SPAN_OFFSET} {};set_instance_parameter_value {router} {PKT_ADDR_H} {45};set_instance_parameter_value {router} {PKT_ADDR_L} {36};set_instance_parameter_value {router} {PKT_PROTECTION_H} {72};set_instance_parameter_value {router} {PKT_PROTECTION_L} {70};set_instance_parameter_value {router} {PKT_DEST_ID_H} {68};set_instance_parameter_value {router} {PKT_DEST_ID_L} {67};set_instance_parameter_value {router} {PKT_TRANS_WRITE} {48};set_instance_parameter_value {router} {PKT_TRANS_READ} {49};set_instance_parameter_value {router} {ST_DATA_W} {82};set_instance_parameter_value {router} {ST_CHANNEL_W} {4};set_instance_parameter_value {router} {DECODER_TYPE} {0};set_instance_parameter_value {router} {DEFAULT_CHANNEL} {2};set_instance_parameter_value {router} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router} {DEFAULT_DESTID} {1};set_instance_parameter_value {router} {MERLIN_PACKET_FORMAT} {ori_burst_size(81:79) response_status(78:77) cache(76:73) protection(72:70) thread_id(69) dest_id(68:67) src_id(66:65) qos(64) begin_burst(63) data_sideband(62) addr_sideband(61) burst_type(60:59) burst_size(58:56) burstwrap(55) byte_cnt(54:52) trans_exclusive(51) trans_lock(50) trans_read(49) trans_write(48) trans_posted(47) trans_compressed_read(46) addr(45:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router} {MEMORY_ALIASING_DECODE} {0};add_instance {router_001} {altera_merlin_router};set_instance_parameter_value {router_001} {DESTINATION_ID} {0 };set_instance_parameter_value {router_001} {CHANNEL_ID} {1 };set_instance_parameter_value {router_001} {TYPE_OF_TRANSACTION} {both };set_instance_parameter_value {router_001} {START_ADDRESS} {0x0 };set_instance_parameter_value {router_001} {END_ADDRESS} {0x0 };set_instance_parameter_value {router_001} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router_001} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router_001} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router_001} {SPAN_OFFSET} {};set_instance_parameter_value {router_001} {PKT_ADDR_H} {45};set_instance_parameter_value {router_001} {PKT_ADDR_L} {36};set_instance_parameter_value {router_001} {PKT_PROTECTION_H} {72};set_instance_parameter_value {router_001} {PKT_PROTECTION_L} {70};set_instance_parameter_value {router_001} {PKT_DEST_ID_H} {68};set_instance_parameter_value {router_001} {PKT_DEST_ID_L} {67};set_instance_parameter_value {router_001} {PKT_TRANS_WRITE} {48};set_instance_parameter_value {router_001} {PKT_TRANS_READ} {49};set_instance_parameter_value {router_001} {ST_DATA_W} {82};set_instance_parameter_value {router_001} {ST_CHANNEL_W} {4};set_instance_parameter_value {router_001} {DECODER_TYPE} {1};set_instance_parameter_value {router_001} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_001} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_001} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_001} {DEFAULT_DESTID} {0};set_instance_parameter_value {router_001} {MERLIN_PACKET_FORMAT} {ori_burst_size(81:79) response_status(78:77) cache(76:73) protection(72:70) thread_id(69) dest_id(68:67) src_id(66:65) qos(64) begin_burst(63) data_sideband(62) addr_sideband(61) burst_type(60:59) burst_size(58:56) burstwrap(55) byte_cnt(54:52) trans_exclusive(51) trans_lock(50) trans_read(49) trans_write(48) trans_posted(47) trans_compressed_read(46) addr(45:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_001} {MEMORY_ALIASING_DECODE} {0};add_instance {router_002} {altera_merlin_router};set_instance_parameter_value {router_002} {DESTINATION_ID} {0 };set_instance_parameter_value {router_002} {CHANNEL_ID} {1 };set_instance_parameter_value {router_002} {TYPE_OF_TRANSACTION} {both };set_instance_parameter_value {router_002} {START_ADDRESS} {0x0 };set_instance_parameter_value {router_002} {END_ADDRESS} {0x0 };set_instance_parameter_value {router_002} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router_002} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router_002} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router_002} {SPAN_OFFSET} {};set_instance_parameter_value {router_002} {PKT_ADDR_H} {45};set_instance_parameter_value {router_002} {PKT_ADDR_L} {36};set_instance_parameter_value {router_002} {PKT_PROTECTION_H} {72};set_instance_parameter_value {router_002} {PKT_PROTECTION_L} {70};set_instance_parameter_value {router_002} {PKT_DEST_ID_H} {68};set_instance_parameter_value {router_002} {PKT_DEST_ID_L} {67};set_instance_parameter_value {router_002} {PKT_TRANS_WRITE} {48};set_instance_parameter_value {router_002} {PKT_TRANS_READ} {49};set_instance_parameter_value {router_002} {ST_DATA_W} {82};set_instance_parameter_value {router_002} {ST_CHANNEL_W} {4};set_instance_parameter_value {router_002} {DECODER_TYPE} {1};set_instance_parameter_value {router_002} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_002} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_002} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_002} {DEFAULT_DESTID} {0};set_instance_parameter_value {router_002} {MERLIN_PACKET_FORMAT} {ori_burst_size(81:79) response_status(78:77) cache(76:73) protection(72:70) thread_id(69) dest_id(68:67) src_id(66:65) qos(64) begin_burst(63) data_sideband(62) addr_sideband(61) burst_type(60:59) burst_size(58:56) burstwrap(55) byte_cnt(54:52) trans_exclusive(51) trans_lock(50) trans_read(49) trans_write(48) trans_posted(47) trans_compressed_read(46) addr(45:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_002} {MEMORY_ALIASING_DECODE} {0};add_instance {router_003} {altera_merlin_router};set_instance_parameter_value {router_003} {DESTINATION_ID} {0 };set_instance_parameter_value {router_003} {CHANNEL_ID} {1 };set_instance_parameter_value {router_003} {TYPE_OF_TRANSACTION} {both };set_instance_parameter_value {router_003} {START_ADDRESS} {0x0 };set_instance_parameter_value {router_003} {END_ADDRESS} {0x0 };set_instance_parameter_value {router_003} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router_003} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router_003} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router_003} {SPAN_OFFSET} {};set_instance_parameter_value {router_003} {PKT_ADDR_H} {45};set_instance_parameter_value {router_003} {PKT_ADDR_L} {36};set_instance_parameter_value {router_003} {PKT_PROTECTION_H} {72};set_instance_parameter_value {router_003} {PKT_PROTECTION_L} {70};set_instance_parameter_value {router_003} {PKT_DEST_ID_H} {68};set_instance_parameter_value {router_003} {PKT_DEST_ID_L} {67};set_instance_parameter_value {router_003} {PKT_TRANS_WRITE} {48};set_instance_parameter_value {router_003} {PKT_TRANS_READ} {49};set_instance_parameter_value {router_003} {ST_DATA_W} {82};set_instance_parameter_value {router_003} {ST_CHANNEL_W} {4};set_instance_parameter_value {router_003} {DECODER_TYPE} {1};set_instance_parameter_value {router_003} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_003} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_003} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_003} {DEFAULT_DESTID} {0};set_instance_parameter_value {router_003} {MERLIN_PACKET_FORMAT} {ori_burst_size(81:79) response_status(78:77) cache(76:73) protection(72:70) thread_id(69) dest_id(68:67) src_id(66:65) qos(64) begin_burst(63) data_sideband(62) addr_sideband(61) burst_type(60:59) burst_size(58:56) burstwrap(55) byte_cnt(54:52) trans_exclusive(51) trans_lock(50) trans_read(49) trans_write(48) trans_posted(47) trans_compressed_read(46) addr(45:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_003} {MEMORY_ALIASING_DECODE} {0};add_instance {router_004} {altera_merlin_router};set_instance_parameter_value {router_004} {DESTINATION_ID} {0 };set_instance_parameter_value {router_004} {CHANNEL_ID} {1 };set_instance_parameter_value {router_004} {TYPE_OF_TRANSACTION} {both };set_instance_parameter_value {router_004} {START_ADDRESS} {0x0 };set_instance_parameter_value {router_004} {END_ADDRESS} {0x0 };set_instance_parameter_value {router_004} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router_004} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router_004} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router_004} {SPAN_OFFSET} {};set_instance_parameter_value {router_004} {PKT_ADDR_H} {45};set_instance_parameter_value {router_004} {PKT_ADDR_L} {36};set_instance_parameter_value {router_004} {PKT_PROTECTION_H} {72};set_instance_parameter_value {router_004} {PKT_PROTECTION_L} {70};set_instance_parameter_value {router_004} {PKT_DEST_ID_H} {68};set_instance_parameter_value {router_004} {PKT_DEST_ID_L} {67};set_instance_parameter_value {router_004} {PKT_TRANS_WRITE} {48};set_instance_parameter_value {router_004} {PKT_TRANS_READ} {49};set_instance_parameter_value {router_004} {ST_DATA_W} {82};set_instance_parameter_value {router_004} {ST_CHANNEL_W} {4};set_instance_parameter_value {router_004} {DECODER_TYPE} {1};set_instance_parameter_value {router_004} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_004} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_004} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_004} {DEFAULT_DESTID} {0};set_instance_parameter_value {router_004} {MERLIN_PACKET_FORMAT} {ori_burst_size(81:79) response_status(78:77) cache(76:73) protection(72:70) thread_id(69) dest_id(68:67) src_id(66:65) qos(64) begin_burst(63) data_sideband(62) addr_sideband(61) burst_type(60:59) burst_size(58:56) burstwrap(55) byte_cnt(54:52) trans_exclusive(51) trans_lock(50) trans_read(49) trans_write(48) trans_posted(47) trans_compressed_read(46) addr(45:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_004} {MEMORY_ALIASING_DECODE} {0};add_instance {peripheral_bridge_m0_limiter} {altera_merlin_traffic_limiter};set_instance_parameter_value {peripheral_bridge_m0_limiter} {PKT_DEST_ID_H} {68};set_instance_parameter_value {peripheral_bridge_m0_limiter} {PKT_DEST_ID_L} {67};set_instance_parameter_value {peripheral_bridge_m0_limiter} {PKT_SRC_ID_H} {66};set_instance_parameter_value {peripheral_bridge_m0_limiter} {PKT_SRC_ID_L} {65};set_instance_parameter_value {peripheral_bridge_m0_limiter} {PKT_BYTE_CNT_H} {54};set_instance_parameter_value {peripheral_bridge_m0_limiter} {PKT_BYTE_CNT_L} {52};set_instance_parameter_value {peripheral_bridge_m0_limiter} {PKT_BYTEEN_H} {35};set_instance_parameter_value {peripheral_bridge_m0_limiter} {PKT_BYTEEN_L} {32};set_instance_parameter_value {peripheral_bridge_m0_limiter} {PKT_TRANS_POSTED} {47};set_instance_parameter_value {peripheral_bridge_m0_limiter} {PKT_TRANS_WRITE} {48};set_instance_parameter_value {peripheral_bridge_m0_limiter} {PKT_THREAD_ID_H} {69};set_instance_parameter_value {peripheral_bridge_m0_limiter} {PKT_THREAD_ID_L} {69};set_instance_parameter_value {peripheral_bridge_m0_limiter} {MAX_BURST_LENGTH} {1};set_instance_parameter_value {peripheral_bridge_m0_limiter} {MAX_OUTSTANDING_RESPONSES} {1};set_instance_parameter_value {peripheral_bridge_m0_limiter} {PIPELINED} {0};set_instance_parameter_value {peripheral_bridge_m0_limiter} {ST_DATA_W} {82};set_instance_parameter_value {peripheral_bridge_m0_limiter} {ST_CHANNEL_W} {4};set_instance_parameter_value {peripheral_bridge_m0_limiter} {VALID_WIDTH} {4};set_instance_parameter_value {peripheral_bridge_m0_limiter} {ENFORCE_ORDER} {1};set_instance_parameter_value {peripheral_bridge_m0_limiter} {PREVENT_HAZARDS} {0};set_instance_parameter_value {peripheral_bridge_m0_limiter} {SUPPORTS_POSTED_WRITES} {1};set_instance_parameter_value {peripheral_bridge_m0_limiter} {SUPPORTS_NONPOSTED_WRITES} {0};set_instance_parameter_value {peripheral_bridge_m0_limiter} {MERLIN_PACKET_FORMAT} {ori_burst_size(81:79) response_status(78:77) cache(76:73) protection(72:70) thread_id(69) dest_id(68:67) src_id(66:65) qos(64) begin_burst(63) data_sideband(62) addr_sideband(61) burst_type(60:59) burst_size(58:56) burstwrap(55) byte_cnt(54:52) trans_exclusive(51) trans_lock(50) trans_read(49) trans_write(48) trans_posted(47) trans_compressed_read(46) addr(45:36) byteen(35:32) data(31:0)};set_instance_parameter_value {peripheral_bridge_m0_limiter} {REORDER} {0};add_instance {cmd_demux} {altera_merlin_demultiplexer};set_instance_parameter_value {cmd_demux} {ST_DATA_W} {82};set_instance_parameter_value {cmd_demux} {ST_CHANNEL_W} {4};set_instance_parameter_value {cmd_demux} {NUM_OUTPUTS} {4};set_instance_parameter_value {cmd_demux} {VALID_WIDTH} {4};set_instance_parameter_value {cmd_demux} {MERLIN_PACKET_FORMAT} {ori_burst_size(81:79) response_status(78:77) cache(76:73) protection(72:70) thread_id(69) dest_id(68:67) src_id(66:65) qos(64) begin_burst(63) data_sideband(62) addr_sideband(61) burst_type(60:59) burst_size(58:56) burstwrap(55) byte_cnt(54:52) trans_exclusive(51) trans_lock(50) trans_read(49) trans_write(48) trans_posted(47) trans_compressed_read(46) addr(45:36) byteen(35:32) data(31:0)};add_instance {cmd_mux} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux} {ST_DATA_W} {82};set_instance_parameter_value {cmd_mux} {ST_CHANNEL_W} {4};set_instance_parameter_value {cmd_mux} {NUM_INPUTS} {1};set_instance_parameter_value {cmd_mux} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux} {PKT_TRANS_LOCK} {50};set_instance_parameter_value {cmd_mux} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {cmd_mux} {MERLIN_PACKET_FORMAT} {ori_burst_size(81:79) response_status(78:77) cache(76:73) protection(72:70) thread_id(69) dest_id(68:67) src_id(66:65) qos(64) begin_burst(63) data_sideband(62) addr_sideband(61) burst_type(60:59) burst_size(58:56) burstwrap(55) byte_cnt(54:52) trans_exclusive(51) trans_lock(50) trans_read(49) trans_write(48) trans_posted(47) trans_compressed_read(46) addr(45:36) byteen(35:32) data(31:0)};add_instance {cmd_mux_001} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux_001} {ST_DATA_W} {82};set_instance_parameter_value {cmd_mux_001} {ST_CHANNEL_W} {4};set_instance_parameter_value {cmd_mux_001} {NUM_INPUTS} {1};set_instance_parameter_value {cmd_mux_001} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux_001} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux_001} {PKT_TRANS_LOCK} {50};set_instance_parameter_value {cmd_mux_001} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux_001} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {cmd_mux_001} {MERLIN_PACKET_FORMAT} {ori_burst_size(81:79) response_status(78:77) cache(76:73) protection(72:70) thread_id(69) dest_id(68:67) src_id(66:65) qos(64) begin_burst(63) data_sideband(62) addr_sideband(61) burst_type(60:59) burst_size(58:56) burstwrap(55) byte_cnt(54:52) trans_exclusive(51) trans_lock(50) trans_read(49) trans_write(48) trans_posted(47) trans_compressed_read(46) addr(45:36) byteen(35:32) data(31:0)};add_instance {cmd_mux_002} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux_002} {ST_DATA_W} {82};set_instance_parameter_value {cmd_mux_002} {ST_CHANNEL_W} {4};set_instance_parameter_value {cmd_mux_002} {NUM_INPUTS} {1};set_instance_parameter_value {cmd_mux_002} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux_002} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux_002} {PKT_TRANS_LOCK} {50};set_instance_parameter_value {cmd_mux_002} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux_002} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {cmd_mux_002} {MERLIN_PACKET_FORMAT} {ori_burst_size(81:79) response_status(78:77) cache(76:73) protection(72:70) thread_id(69) dest_id(68:67) src_id(66:65) qos(64) begin_burst(63) data_sideband(62) addr_sideband(61) burst_type(60:59) burst_size(58:56) burstwrap(55) byte_cnt(54:52) trans_exclusive(51) trans_lock(50) trans_read(49) trans_write(48) trans_posted(47) trans_compressed_read(46) addr(45:36) byteen(35:32) data(31:0)};add_instance {cmd_mux_003} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux_003} {ST_DATA_W} {82};set_instance_parameter_value {cmd_mux_003} {ST_CHANNEL_W} {4};set_instance_parameter_value {cmd_mux_003} {NUM_INPUTS} {1};set_instance_parameter_value {cmd_mux_003} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux_003} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux_003} {PKT_TRANS_LOCK} {50};set_instance_parameter_value {cmd_mux_003} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux_003} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {cmd_mux_003} {MERLIN_PACKET_FORMAT} {ori_burst_size(81:79) response_status(78:77) cache(76:73) protection(72:70) thread_id(69) dest_id(68:67) src_id(66:65) qos(64) begin_burst(63) data_sideband(62) addr_sideband(61) burst_type(60:59) burst_size(58:56) burstwrap(55) byte_cnt(54:52) trans_exclusive(51) trans_lock(50) trans_read(49) trans_write(48) trans_posted(47) trans_compressed_read(46) addr(45:36) byteen(35:32) data(31:0)};add_instance {rsp_demux} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux} {ST_DATA_W} {82};set_instance_parameter_value {rsp_demux} {ST_CHANNEL_W} {4};set_instance_parameter_value {rsp_demux} {NUM_OUTPUTS} {1};set_instance_parameter_value {rsp_demux} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux} {MERLIN_PACKET_FORMAT} {ori_burst_size(81:79) response_status(78:77) cache(76:73) protection(72:70) thread_id(69) dest_id(68:67) src_id(66:65) qos(64) begin_burst(63) data_sideband(62) addr_sideband(61) burst_type(60:59) burst_size(58:56) burstwrap(55) byte_cnt(54:52) trans_exclusive(51) trans_lock(50) trans_read(49) trans_write(48) trans_posted(47) trans_compressed_read(46) addr(45:36) byteen(35:32) data(31:0)};add_instance {rsp_demux_001} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux_001} {ST_DATA_W} {82};set_instance_parameter_value {rsp_demux_001} {ST_CHANNEL_W} {4};set_instance_parameter_value {rsp_demux_001} {NUM_OUTPUTS} {1};set_instance_parameter_value {rsp_demux_001} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux_001} {MERLIN_PACKET_FORMAT} {ori_burst_size(81:79) response_status(78:77) cache(76:73) protection(72:70) thread_id(69) dest_id(68:67) src_id(66:65) qos(64) begin_burst(63) data_sideband(62) addr_sideband(61) burst_type(60:59) burst_size(58:56) burstwrap(55) byte_cnt(54:52) trans_exclusive(51) trans_lock(50) trans_read(49) trans_write(48) trans_posted(47) trans_compressed_read(46) addr(45:36) byteen(35:32) data(31:0)};add_instance {rsp_demux_002} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux_002} {ST_DATA_W} {82};set_instance_parameter_value {rsp_demux_002} {ST_CHANNEL_W} {4};set_instance_parameter_value {rsp_demux_002} {NUM_OUTPUTS} {1};set_instance_parameter_value {rsp_demux_002} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux_002} {MERLIN_PACKET_FORMAT} {ori_burst_size(81:79) response_status(78:77) cache(76:73) protection(72:70) thread_id(69) dest_id(68:67) src_id(66:65) qos(64) begin_burst(63) data_sideband(62) addr_sideband(61) burst_type(60:59) burst_size(58:56) burstwrap(55) byte_cnt(54:52) trans_exclusive(51) trans_lock(50) trans_read(49) trans_write(48) trans_posted(47) trans_compressed_read(46) addr(45:36) byteen(35:32) data(31:0)};add_instance {rsp_demux_003} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux_003} {ST_DATA_W} {82};set_instance_parameter_value {rsp_demux_003} {ST_CHANNEL_W} {4};set_instance_parameter_value {rsp_demux_003} {NUM_OUTPUTS} {1};set_instance_parameter_value {rsp_demux_003} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux_003} {MERLIN_PACKET_FORMAT} {ori_burst_size(81:79) response_status(78:77) cache(76:73) protection(72:70) thread_id(69) dest_id(68:67) src_id(66:65) qos(64) begin_burst(63) data_sideband(62) addr_sideband(61) burst_type(60:59) burst_size(58:56) burstwrap(55) byte_cnt(54:52) trans_exclusive(51) trans_lock(50) trans_read(49) trans_write(48) trans_posted(47) trans_compressed_read(46) addr(45:36) byteen(35:32) data(31:0)};add_instance {rsp_mux} {altera_merlin_multiplexer};set_instance_parameter_value {rsp_mux} {ST_DATA_W} {82};set_instance_parameter_value {rsp_mux} {ST_CHANNEL_W} {4};set_instance_parameter_value {rsp_mux} {NUM_INPUTS} {4};set_instance_parameter_value {rsp_mux} {PIPELINE_ARB} {0};set_instance_parameter_value {rsp_mux} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {rsp_mux} {PKT_TRANS_LOCK} {50};set_instance_parameter_value {rsp_mux} {ARBITRATION_SCHEME} {no-arb};set_instance_parameter_value {rsp_mux} {ARBITRATION_SHARES} {1 1 1 1 };set_instance_parameter_value {rsp_mux} {MERLIN_PACKET_FORMAT} {ori_burst_size(81:79) response_status(78:77) cache(76:73) protection(72:70) thread_id(69) dest_id(68:67) src_id(66:65) qos(64) begin_burst(63) data_sideband(62) addr_sideband(61) burst_type(60:59) burst_size(58:56) burstwrap(55) byte_cnt(54:52) trans_exclusive(51) trans_lock(50) trans_read(49) trans_write(48) trans_posted(47) trans_compressed_read(46) addr(45:36) byteen(35:32) data(31:0)};add_instance {peripheral_bridge_reset_reset_bridge} {altera_reset_bridge};set_instance_parameter_value {peripheral_bridge_reset_reset_bridge} {ACTIVE_LOW_RESET} {0};set_instance_parameter_value {peripheral_bridge_reset_reset_bridge} {SYNCHRONOUS_EDGES} {deassert};set_instance_parameter_value {peripheral_bridge_reset_reset_bridge} {NUM_RESET_OUTPUTS} {1};set_instance_parameter_value {peripheral_bridge_reset_reset_bridge} {USE_RESET_REQUEST} {0};add_instance {peri_clk_clk_clock_bridge} {altera_clock_bridge};set_instance_parameter_value {peri_clk_clk_clock_bridge} {EXPLICIT_CLOCK_RATE} {25000000};set_instance_parameter_value {peri_clk_clk_clock_bridge} {NUM_CLOCK_OUTPUTS} {1};add_connection {peripheral_bridge_m0_translator.avalon_universal_master_0} {peripheral_bridge_m0_agent.av} {avalon};set_connection_parameter_value {peripheral_bridge_m0_translator.avalon_universal_master_0/peripheral_bridge_m0_agent.av} {arbitrationPriority} {1};set_connection_parameter_value {peripheral_bridge_m0_translator.avalon_universal_master_0/peripheral_bridge_m0_agent.av} {baseAddress} {0x0000};set_connection_parameter_value {peripheral_bridge_m0_translator.avalon_universal_master_0/peripheral_bridge_m0_agent.av} {defaultConnection} {false};add_connection {sysid_control_slave_agent.m0} {sysid_control_slave_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {sysid_control_slave_agent.m0/sysid_control_slave_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {sysid_control_slave_agent.m0/sysid_control_slave_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {sysid_control_slave_agent.m0/sysid_control_slave_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {sysid_control_slave_agent.rf_source} {sysid_control_slave_agent_rsp_fifo.in} {avalon_streaming};add_connection {sysid_control_slave_agent_rsp_fifo.out} {sysid_control_slave_agent.rf_sink} {avalon_streaming};add_connection {sysid_control_slave_agent.rdata_fifo_src} {sysid_control_slave_agent.rdata_fifo_sink} {avalon_streaming};add_connection {cmd_mux.src} {sysid_control_slave_agent.cp} {avalon_streaming};preview_set_connection_tag {cmd_mux.src/sysid_control_slave_agent.cp} {qsys_mm.command};add_connection {vga_csr_agent.m0} {vga_csr_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {vga_csr_agent.m0/vga_csr_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {vga_csr_agent.m0/vga_csr_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {vga_csr_agent.m0/vga_csr_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {vga_csr_agent.rf_source} {vga_csr_agent_rsp_fifo.in} {avalon_streaming};add_connection {vga_csr_agent_rsp_fifo.out} {vga_csr_agent.rf_sink} {avalon_streaming};add_connection {vga_csr_agent.rdata_fifo_src} {vga_csr_agent.rdata_fifo_sink} {avalon_streaming};add_connection {cmd_mux_001.src} {vga_csr_agent.cp} {avalon_streaming};preview_set_connection_tag {cmd_mux_001.src/vga_csr_agent.cp} {qsys_mm.command};add_connection {led_s1_agent.m0} {led_s1_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {led_s1_agent.m0/led_s1_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {led_s1_agent.m0/led_s1_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {led_s1_agent.m0/led_s1_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {led_s1_agent.rf_source} {led_s1_agent_rsp_fifo.in} {avalon_streaming};add_connection {led_s1_agent_rsp_fifo.out} {led_s1_agent.rf_sink} {avalon_streaming};add_connection {led_s1_agent.rdata_fifo_src} {led_s1_agent.rdata_fifo_sink} {avalon_streaming};add_connection {cmd_mux_002.src} {led_s1_agent.cp} {avalon_streaming};preview_set_connection_tag {cmd_mux_002.src/led_s1_agent.cp} {qsys_mm.command};add_connection {cam_s1_agent.m0} {cam_s1_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {cam_s1_agent.m0/cam_s1_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {cam_s1_agent.m0/cam_s1_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {cam_s1_agent.m0/cam_s1_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {cam_s1_agent.rf_source} {cam_s1_agent_rsp_fifo.in} {avalon_streaming};add_connection {cam_s1_agent_rsp_fifo.out} {cam_s1_agent.rf_sink} {avalon_streaming};add_connection {cam_s1_agent.rdata_fifo_src} {cam_s1_agent.rdata_fifo_sink} {avalon_streaming};add_connection {cmd_mux_003.src} {cam_s1_agent.cp} {avalon_streaming};preview_set_connection_tag {cmd_mux_003.src/cam_s1_agent.cp} {qsys_mm.command};add_connection {peripheral_bridge_m0_agent.cp} {router.sink} {avalon_streaming};preview_set_connection_tag {peripheral_bridge_m0_agent.cp/router.sink} {qsys_mm.command};add_connection {sysid_control_slave_agent.rp} {router_001.sink} {avalon_streaming};preview_set_connection_tag {sysid_control_slave_agent.rp/router_001.sink} {qsys_mm.response};add_connection {router_001.src} {rsp_demux.sink} {avalon_streaming};preview_set_connection_tag {router_001.src/rsp_demux.sink} {qsys_mm.response};add_connection {vga_csr_agent.rp} {router_002.sink} {avalon_streaming};preview_set_connection_tag {vga_csr_agent.rp/router_002.sink} {qsys_mm.response};add_connection {router_002.src} {rsp_demux_001.sink} {avalon_streaming};preview_set_connection_tag {router_002.src/rsp_demux_001.sink} {qsys_mm.response};add_connection {led_s1_agent.rp} {router_003.sink} {avalon_streaming};preview_set_connection_tag {led_s1_agent.rp/router_003.sink} {qsys_mm.response};add_connection {router_003.src} {rsp_demux_002.sink} {avalon_streaming};preview_set_connection_tag {router_003.src/rsp_demux_002.sink} {qsys_mm.response};add_connection {cam_s1_agent.rp} {router_004.sink} {avalon_streaming};preview_set_connection_tag {cam_s1_agent.rp/router_004.sink} {qsys_mm.response};add_connection {router_004.src} {rsp_demux_003.sink} {avalon_streaming};preview_set_connection_tag {router_004.src/rsp_demux_003.sink} {qsys_mm.response};add_connection {router.src} {peripheral_bridge_m0_limiter.cmd_sink} {avalon_streaming};preview_set_connection_tag {router.src/peripheral_bridge_m0_limiter.cmd_sink} {qsys_mm.command};add_connection {peripheral_bridge_m0_limiter.cmd_src} {cmd_demux.sink} {avalon_streaming};preview_set_connection_tag {peripheral_bridge_m0_limiter.cmd_src/cmd_demux.sink} {qsys_mm.command};add_connection {rsp_mux.src} {peripheral_bridge_m0_limiter.rsp_sink} {avalon_streaming};preview_set_connection_tag {rsp_mux.src/peripheral_bridge_m0_limiter.rsp_sink} {qsys_mm.response};add_connection {peripheral_bridge_m0_limiter.rsp_src} {peripheral_bridge_m0_agent.rp} {avalon_streaming};preview_set_connection_tag {peripheral_bridge_m0_limiter.rsp_src/peripheral_bridge_m0_agent.rp} {qsys_mm.response};add_connection {cmd_demux.src0} {cmd_mux.sink0} {avalon_streaming};preview_set_connection_tag {cmd_demux.src0/cmd_mux.sink0} {qsys_mm.command};add_connection {cmd_demux.src1} {cmd_mux_001.sink0} {avalon_streaming};preview_set_connection_tag {cmd_demux.src1/cmd_mux_001.sink0} {qsys_mm.command};add_connection {cmd_demux.src2} {cmd_mux_002.sink0} {avalon_streaming};preview_set_connection_tag {cmd_demux.src2/cmd_mux_002.sink0} {qsys_mm.command};add_connection {cmd_demux.src3} {cmd_mux_003.sink0} {avalon_streaming};preview_set_connection_tag {cmd_demux.src3/cmd_mux_003.sink0} {qsys_mm.command};add_connection {rsp_demux.src0} {rsp_mux.sink0} {avalon_streaming};preview_set_connection_tag {rsp_demux.src0/rsp_mux.sink0} {qsys_mm.response};add_connection {rsp_demux_001.src0} {rsp_mux.sink1} {avalon_streaming};preview_set_connection_tag {rsp_demux_001.src0/rsp_mux.sink1} {qsys_mm.response};add_connection {rsp_demux_002.src0} {rsp_mux.sink2} {avalon_streaming};preview_set_connection_tag {rsp_demux_002.src0/rsp_mux.sink2} {qsys_mm.response};add_connection {rsp_demux_003.src0} {rsp_mux.sink3} {avalon_streaming};preview_set_connection_tag {rsp_demux_003.src0/rsp_mux.sink3} {qsys_mm.response};add_connection {peripheral_bridge_m0_limiter.cmd_valid} {cmd_demux.sink_valid} {avalon_streaming};add_connection {peripheral_bridge_reset_reset_bridge.out_reset} {peripheral_bridge_m0_translator.reset} {reset};add_connection {peripheral_bridge_reset_reset_bridge.out_reset} {sysid_control_slave_translator.reset} {reset};add_connection {peripheral_bridge_reset_reset_bridge.out_reset} {vga_csr_translator.reset} {reset};add_connection {peripheral_bridge_reset_reset_bridge.out_reset} {led_s1_translator.reset} {reset};add_connection {peripheral_bridge_reset_reset_bridge.out_reset} {cam_s1_translator.reset} {reset};add_connection {peripheral_bridge_reset_reset_bridge.out_reset} {peripheral_bridge_m0_agent.clk_reset} {reset};add_connection {peripheral_bridge_reset_reset_bridge.out_reset} {sysid_control_slave_agent.clk_reset} {reset};add_connection {peripheral_bridge_reset_reset_bridge.out_reset} {sysid_control_slave_agent_rsp_fifo.clk_reset} {reset};add_connection {peripheral_bridge_reset_reset_bridge.out_reset} {vga_csr_agent.clk_reset} {reset};add_connection {peripheral_bridge_reset_reset_bridge.out_reset} {vga_csr_agent_rsp_fifo.clk_reset} {reset};add_connection {peripheral_bridge_reset_reset_bridge.out_reset} {led_s1_agent.clk_reset} {reset};add_connection {peripheral_bridge_reset_reset_bridge.out_reset} {led_s1_agent_rsp_fifo.clk_reset} {reset};add_connection {peripheral_bridge_reset_reset_bridge.out_reset} {cam_s1_agent.clk_reset} {reset};add_connection {peripheral_bridge_reset_reset_bridge.out_reset} {cam_s1_agent_rsp_fifo.clk_reset} {reset};add_connection {peripheral_bridge_reset_reset_bridge.out_reset} {router.clk_reset} {reset};add_connection {peripheral_bridge_reset_reset_bridge.out_reset} {router_001.clk_reset} {reset};add_connection {peripheral_bridge_reset_reset_bridge.out_reset} {router_002.clk_reset} {reset};add_connection {peripheral_bridge_reset_reset_bridge.out_reset} {router_003.clk_reset} {reset};add_connection {peripheral_bridge_reset_reset_bridge.out_reset} {router_004.clk_reset} {reset};add_connection {peripheral_bridge_reset_reset_bridge.out_reset} {peripheral_bridge_m0_limiter.clk_reset} {reset};add_connection {peripheral_bridge_reset_reset_bridge.out_reset} {cmd_demux.clk_reset} {reset};add_connection {peripheral_bridge_reset_reset_bridge.out_reset} {cmd_mux.clk_reset} {reset};add_connection {peripheral_bridge_reset_reset_bridge.out_reset} {cmd_mux_001.clk_reset} {reset};add_connection {peripheral_bridge_reset_reset_bridge.out_reset} {cmd_mux_002.clk_reset} {reset};add_connection {peripheral_bridge_reset_reset_bridge.out_reset} {cmd_mux_003.clk_reset} {reset};add_connection {peripheral_bridge_reset_reset_bridge.out_reset} {rsp_demux.clk_reset} {reset};add_connection {peripheral_bridge_reset_reset_bridge.out_reset} {rsp_demux_001.clk_reset} {reset};add_connection {peripheral_bridge_reset_reset_bridge.out_reset} {rsp_demux_002.clk_reset} {reset};add_connection {peripheral_bridge_reset_reset_bridge.out_reset} {rsp_demux_003.clk_reset} {reset};add_connection {peripheral_bridge_reset_reset_bridge.out_reset} {rsp_mux.clk_reset} {reset};add_connection {peri_clk_clk_clock_bridge.out_clk} {peripheral_bridge_m0_translator.clk} {clock};add_connection {peri_clk_clk_clock_bridge.out_clk} {sysid_control_slave_translator.clk} {clock};add_connection {peri_clk_clk_clock_bridge.out_clk} {vga_csr_translator.clk} {clock};add_connection {peri_clk_clk_clock_bridge.out_clk} {led_s1_translator.clk} {clock};add_connection {peri_clk_clk_clock_bridge.out_clk} {cam_s1_translator.clk} {clock};add_connection {peri_clk_clk_clock_bridge.out_clk} {peripheral_bridge_m0_agent.clk} {clock};add_connection {peri_clk_clk_clock_bridge.out_clk} {sysid_control_slave_agent.clk} {clock};add_connection {peri_clk_clk_clock_bridge.out_clk} {sysid_control_slave_agent_rsp_fifo.clk} {clock};add_connection {peri_clk_clk_clock_bridge.out_clk} {vga_csr_agent.clk} {clock};add_connection {peri_clk_clk_clock_bridge.out_clk} {vga_csr_agent_rsp_fifo.clk} {clock};add_connection {peri_clk_clk_clock_bridge.out_clk} {led_s1_agent.clk} {clock};add_connection {peri_clk_clk_clock_bridge.out_clk} {led_s1_agent_rsp_fifo.clk} {clock};add_connection {peri_clk_clk_clock_bridge.out_clk} {cam_s1_agent.clk} {clock};add_connection {peri_clk_clk_clock_bridge.out_clk} {cam_s1_agent_rsp_fifo.clk} {clock};add_connection {peri_clk_clk_clock_bridge.out_clk} {router.clk} {clock};add_connection {peri_clk_clk_clock_bridge.out_clk} {router_001.clk} {clock};add_connection {peri_clk_clk_clock_bridge.out_clk} {router_002.clk} {clock};add_connection {peri_clk_clk_clock_bridge.out_clk} {router_003.clk} {clock};add_connection {peri_clk_clk_clock_bridge.out_clk} {router_004.clk} {clock};add_connection {peri_clk_clk_clock_bridge.out_clk} {peripheral_bridge_m0_limiter.clk} {clock};add_connection {peri_clk_clk_clock_bridge.out_clk} {cmd_demux.clk} {clock};add_connection {peri_clk_clk_clock_bridge.out_clk} {rsp_mux.clk} {clock};add_connection {peri_clk_clk_clock_bridge.out_clk} {cmd_mux.clk} {clock};add_connection {peri_clk_clk_clock_bridge.out_clk} {rsp_demux.clk} {clock};add_connection {peri_clk_clk_clock_bridge.out_clk} {cmd_mux_001.clk} {clock};add_connection {peri_clk_clk_clock_bridge.out_clk} {rsp_demux_001.clk} {clock};add_connection {peri_clk_clk_clock_bridge.out_clk} {cmd_mux_002.clk} {clock};add_connection {peri_clk_clk_clock_bridge.out_clk} {rsp_demux_002.clk} {clock};add_connection {peri_clk_clk_clock_bridge.out_clk} {cmd_mux_003.clk} {clock};add_connection {peri_clk_clk_clock_bridge.out_clk} {rsp_demux_003.clk} {clock};add_connection {peri_clk_clk_clock_bridge.out_clk} {peripheral_bridge_reset_reset_bridge.clk} {clock};add_interface {peri_clk_clk} {clock} {slave};set_interface_property {peri_clk_clk} {EXPORT_OF} {peri_clk_clk_clock_bridge.in_clk};add_interface {peripheral_bridge_reset_reset_bridge_in_reset} {reset} {slave};set_interface_property {peripheral_bridge_reset_reset_bridge_in_reset} {EXPORT_OF} {peripheral_bridge_reset_reset_bridge.in_reset};add_interface {peripheral_bridge_m0} {avalon} {slave};set_interface_property {peripheral_bridge_m0} {EXPORT_OF} {peripheral_bridge_m0_translator.avalon_anti_master_0};add_interface {cam_s1} {avalon} {master};set_interface_property {cam_s1} {EXPORT_OF} {cam_s1_translator.avalon_anti_slave_0};add_interface {led_s1} {avalon} {master};set_interface_property {led_s1} {EXPORT_OF} {led_s1_translator.avalon_anti_slave_0};add_interface {sysid_control_slave} {avalon} {master};set_interface_property {sysid_control_slave} {EXPORT_OF} {sysid_control_slave_translator.avalon_anti_slave_0};add_interface {vga_csr} {avalon} {master};set_interface_property {vga_csr} {EXPORT_OF} {vga_csr_translator.avalon_anti_slave_0};set_module_assignment {interconnect_id.cam.s1} {0};set_module_assignment {interconnect_id.led.s1} {1};set_module_assignment {interconnect_id.peripheral_bridge.m0} {0};set_module_assignment {interconnect_id.sysid.control_slave} {2};set_module_assignment {interconnect_id.vga.csr} {3};(altera_merlin_master_translator:20.1:AV_ADDRESSGROUP=0,AV_ADDRESS_SYMBOLS=1,AV_ADDRESS_W=10,AV_ALWAYSBURSTMAXBURST=0,AV_BITS_PER_SYMBOL=8,AV_BURSTBOUNDARIES=0,AV_BURSTCOUNT_SYMBOLS=0,AV_BURSTCOUNT_W=1,AV_BYTEENABLE_W=4,AV_CONSTANT_BURST_BEHAVIOR=0,AV_DATA_HOLD=0,AV_DATA_W=32,AV_INTERLEAVEBURSTS=0,AV_ISBIGENDIAN=0,AV_LINEWRAPBURSTS=0,AV_MAX_PENDING_READ_TRANSACTIONS=64,AV_READLATENCY=0,AV_READ_WAIT=1,AV_REGISTERINCOMINGSIGNALS=0,AV_REGISTEROUTGOINGSIGNALS=0,AV_SETUP_WAIT=0,AV_SYMBOLS_PER_WORD=4,AV_WRITE_WAIT=0,SYNC_RESET=0,UAV_ADDRESSGROUP=0,UAV_ADDRESS_W=10,UAV_BURSTCOUNT_W=3,UAV_CONSTANT_BURST_BEHAVIOR=0,USE_ADDRESS=1,USE_BEGINBURSTTRANSFER=0,USE_BEGINTRANSFER=0,USE_BURSTCOUNT=1,USE_BYTEENABLE=1,USE_CHIPSELECT=0,USE_CLKEN=0,USE_DEBUGACCESS=1,USE_LOCK=0,USE_READ=1,USE_READDATA=1,USE_READDATAVALID=1,USE_READRESPONSE=0,USE_WAITREQUEST=1,USE_WRITE=1,USE_WRITEDATA=1,USE_WRITERESPONSE=0)(altera_merlin_slave_translator:20.1:AV_ADDRESSGROUP=0,AV_ADDRESS_SYMBOLS=0,AV_ADDRESS_W=1,AV_ALWAYSBURSTMAXBURST=0,AV_BITS_PER_SYMBOL=8,AV_BURSTBOUNDARIES=0,AV_BURSTCOUNT_SYMBOLS=0,AV_BURSTCOUNT_W=1,AV_BYTEENABLE_W=4,AV_CONSTANT_BURST_BEHAVIOR=0,AV_DATA_HOLD=0,AV_DATA_HOLD_CYCLES=0,AV_DATA_W=32,AV_INTERLEAVEBURSTS=0,AV_ISBIGENDIAN=0,AV_LINEWRAPBURSTS=0,AV_MAX_PENDING_READ_TRANSACTIONS=1,AV_MAX_PENDING_WRITE_TRANSACTIONS=0,AV_READLATENCY=0,AV_READ_WAIT=1,AV_READ_WAIT_CYCLES=1,AV_REGISTERINCOMINGSIGNALS=0,AV_REGISTEROUTGOINGSIGNALS=0,AV_REQUIRE_UNALIGNED_ADDRESSES=0,AV_SETUP_WAIT=0,AV_SETUP_WAIT_CYCLES=0,AV_SYMBOLS_PER_WORD=4,AV_TIMING_UNITS=1,AV_WRITE_WAIT=0,AV_WRITE_WAIT_CYCLES=0,CHIPSELECT_THROUGH_READLATENCY=0,CLOCK_RATE=25000000,UAV_ADDRESSGROUP=0,UAV_ADDRESS_W=10,UAV_BURSTCOUNT_W=3,UAV_BYTEENABLE_W=4,UAV_CONSTANT_BURST_BEHAVIOR=0,UAV_DATA_W=32,USE_ADDRESS=1,USE_AV_CLKEN=0,USE_BEGINBURSTTRANSFER=0,USE_BEGINTRANSFER=0,USE_BURSTCOUNT=0,USE_BYTEENABLE=0,USE_CHIPSELECT=0,USE_DEBUGACCESS=0,USE_LOCK=0,USE_OUTPUTENABLE=0,USE_READ=0,USE_READDATA=1,USE_READDATAVALID=0,USE_READRESPONSE=0,USE_UAV_CLKEN=0,USE_WAITREQUEST=0,USE_WRITE=0,USE_WRITEBYTEENABLE=0,USE_WRITEDATA=0,USE_WRITERESPONSE=0)(altera_merlin_slave_translator:20.1:AV_ADDRESSGROUP=0,AV_ADDRESS_SYMBOLS=0,AV_ADDRESS_W=2,AV_ALWAYSBURSTMAXBURST=0,AV_BITS_PER_SYMBOL=8,AV_BURSTBOUNDARIES=0,AV_BURSTCOUNT_SYMBOLS=0,AV_BURSTCOUNT_W=1,AV_BYTEENABLE_W=1,AV_CONSTANT_BURST_BEHAVIOR=0,AV_DATA_HOLD=0,AV_DATA_HOLD_CYCLES=0,AV_DATA_W=32,AV_INTERLEAVEBURSTS=0,AV_ISBIGENDIAN=0,AV_LINEWRAPBURSTS=0,AV_MAX_PENDING_READ_TRANSACTIONS=1,AV_MAX_PENDING_WRITE_TRANSACTIONS=0,AV_READLATENCY=0,AV_READ_WAIT=1,AV_READ_WAIT_CYCLES=1,AV_REGISTERINCOMINGSIGNALS=0,AV_REGISTEROUTGOINGSIGNALS=0,AV_REQUIRE_UNALIGNED_ADDRESSES=0,AV_SETUP_WAIT=0,AV_SETUP_WAIT_CYCLES=0,AV_SYMBOLS_PER_WORD=4,AV_TIMING_UNITS=1,AV_WRITE_WAIT=0,AV_WRITE_WAIT_CYCLES=0,CHIPSELECT_THROUGH_READLATENCY=0,CLOCK_RATE=25000000,UAV_ADDRESSGROUP=0,UAV_ADDRESS_W=10,UAV_BURSTCOUNT_W=3,UAV_BYTEENABLE_W=4,UAV_CONSTANT_BURST_BEHAVIOR=0,UAV_DATA_W=32,USE_ADDRESS=1,USE_AV_CLKEN=0,USE_BEGINBURSTTRANSFER=0,USE_BEGINTRANSFER=0,USE_BURSTCOUNT=0,USE_BYTEENABLE=0,USE_CHIPSELECT=0,USE_DEBUGACCESS=0,USE_LOCK=0,USE_OUTPUTENABLE=0,USE_READ=1,USE_READDATA=1,USE_READDATAVALID=0,USE_READRESPONSE=0,USE_UAV_CLKEN=0,USE_WAITREQUEST=0,USE_WRITE=1,USE_WRITEBYTEENABLE=0,USE_WRITEDATA=1,USE_WRITERESPONSE=0)(altera_merlin_slave_translator:20.1:AV_ADDRESSGROUP=0,AV_ADDRESS_SYMBOLS=0,AV_ADDRESS_W=2,AV_ALWAYSBURSTMAXBURST=0,AV_BITS_PER_SYMBOL=8,AV_BURSTBOUNDARIES=0,AV_BURSTCOUNT_SYMBOLS=0,AV_BURSTCOUNT_W=1,AV_BYTEENABLE_W=1,AV_CONSTANT_BURST_BEHAVIOR=0,AV_DATA_HOLD=0,AV_DATA_HOLD_CYCLES=0,AV_DATA_W=32,AV_INTERLEAVEBURSTS=0,AV_ISBIGENDIAN=0,AV_LINEWRAPBURSTS=0,AV_MAX_PENDING_READ_TRANSACTIONS=1,AV_MAX_PENDING_WRITE_TRANSACTIONS=0,AV_READLATENCY=0,AV_READ_WAIT=1,AV_READ_WAIT_CYCLES=1,AV_REGISTERINCOMINGSIGNALS=0,AV_REGISTEROUTGOINGSIGNALS=0,AV_REQUIRE_UNALIGNED_ADDRESSES=0,AV_SETUP_WAIT=0,AV_SETUP_WAIT_CYCLES=0,AV_SYMBOLS_PER_WORD=4,AV_TIMING_UNITS=1,AV_WRITE_WAIT=0,AV_WRITE_WAIT_CYCLES=0,CHIPSELECT_THROUGH_READLATENCY=0,CLOCK_RATE=25000000,UAV_ADDRESSGROUP=0,UAV_ADDRESS_W=10,UAV_BURSTCOUNT_W=3,UAV_BYTEENABLE_W=4,UAV_CONSTANT_BURST_BEHAVIOR=0,UAV_DATA_W=32,USE_ADDRESS=1,USE_AV_CLKEN=0,USE_BEGINBURSTTRANSFER=0,USE_BEGINTRANSFER=0,USE_BURSTCOUNT=0,USE_BYTEENABLE=0,USE_CHIPSELECT=1,USE_DEBUGACCESS=0,USE_LOCK=0,USE_OUTPUTENABLE=0,USE_READ=0,USE_READDATA=1,USE_READDATAVALID=0,USE_READRESPONSE=0,USE_UAV_CLKEN=0,USE_WAITREQUEST=0,USE_WRITE=1,USE_WRITEBYTEENABLE=0,USE_WRITEDATA=1,USE_WRITERESPONSE=0)(altera_merlin_slave_translator:20.1:AV_ADDRESSGROUP=0,AV_ADDRESS_SYMBOLS=0,AV_ADDRESS_W=2,AV_ALWAYSBURSTMAXBURST=0,AV_BITS_PER_SYMBOL=8,AV_BURSTBOUNDARIES=0,AV_BURSTCOUNT_SYMBOLS=0,AV_BURSTCOUNT_W=1,AV_BYTEENABLE_W=4,AV_CONSTANT_BURST_BEHAVIOR=0,AV_DATA_HOLD=0,AV_DATA_HOLD_CYCLES=0,AV_DATA_W=32,AV_INTERLEAVEBURSTS=0,AV_ISBIGENDIAN=0,AV_LINEWRAPBURSTS=0,AV_MAX_PENDING_READ_TRANSACTIONS=1,AV_MAX_PENDING_WRITE_TRANSACTIONS=0,AV_READLATENCY=0,AV_READ_WAIT=1,AV_READ_WAIT_CYCLES=1,AV_REGISTERINCOMINGSIGNALS=0,AV_REGISTEROUTGOINGSIGNALS=0,AV_REQUIRE_UNALIGNED_ADDRESSES=0,AV_SETUP_WAIT=0,AV_SETUP_WAIT_CYCLES=0,AV_SYMBOLS_PER_WORD=4,AV_TIMING_UNITS=1,AV_WRITE_WAIT=0,AV_WRITE_WAIT_CYCLES=0,CHIPSELECT_THROUGH_READLATENCY=0,CLOCK_RATE=25000000,UAV_ADDRESSGROUP=0,UAV_ADDRESS_W=10,UAV_BURSTCOUNT_W=3,UAV_BYTEENABLE_W=4,UAV_CONSTANT_BURST_BEHAVIOR=0,UAV_DATA_W=32,USE_ADDRESS=1,USE_AV_CLKEN=0,USE_BEGINBURSTTRANSFER=0,USE_BEGINTRANSFER=0,USE_BURSTCOUNT=0,USE_BYTEENABLE=0,USE_CHIPSELECT=0,USE_DEBUGACCESS=0,USE_LOCK=0,USE_OUTPUTENABLE=0,USE_READ=1,USE_READDATA=1,USE_READDATAVALID=0,USE_READRESPONSE=0,USE_UAV_CLKEN=0,USE_WAITREQUEST=1,USE_WRITE=1,USE_WRITEBYTEENABLE=0,USE_WRITEDATA=1,USE_WRITERESPONSE=0)(altera_merlin_master_agent:20.1:ADDR_MAP=&lt;?xml version=&quot;1.0&quot; encoding=&quot;UTF-8&quot;?&gt;
&lt;address_map&gt;
 &lt;slave
   id=&quot;2&quot;
   name=&quot;sysid_control_slave_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000000000&quot;
   end=&quot;0x00000000000000008&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;3&quot;
   name=&quot;vga_csr_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000000100&quot;
   end=&quot;0x00000000000000110&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;1&quot;
   name=&quot;led_s1_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000000040&quot;
   end=&quot;0x00000000000000050&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;0&quot;
   name=&quot;cam_s1_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000000200&quot;
   end=&quot;0x00000000000000210&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
&lt;/address_map&gt;
,AV_BURSTBOUNDARIES=0,AV_BURSTCOUNT_W=3,AV_LINEWRAPBURSTS=0,BURSTWRAP_VALUE=1,CACHE_VALUE=0,ID=0,MERLIN_PACKET_FORMAT=ori_burst_size(81:79) response_status(78:77) cache(76:73) protection(72:70) thread_id(69) dest_id(68:67) src_id(66:65) qos(64) begin_burst(63) data_sideband(62) addr_sideband(61) burst_type(60:59) burst_size(58:56) burstwrap(55) byte_cnt(54:52) trans_exclusive(51) trans_lock(50) trans_read(49) trans_write(48) trans_posted(47) trans_compressed_read(46) addr(45:36) byteen(35:32) data(31:0),PKT_ADDR_H=45,PKT_ADDR_L=36,PKT_ADDR_SIDEBAND_H=61,PKT_ADDR_SIDEBAND_L=61,PKT_BEGIN_BURST=63,PKT_BURSTWRAP_H=55,PKT_BURSTWRAP_L=55,PKT_BURST_SIZE_H=58,PKT_BURST_SIZE_L=56,PKT_BURST_TYPE_H=60,PKT_BURST_TYPE_L=59,PKT_BYTEEN_H=35,PKT_BYTEEN_L=32,PKT_BYTE_CNT_H=54,PKT_BYTE_CNT_L=52,PKT_CACHE_H=76,PKT_CACHE_L=73,PKT_DATA_H=31,PKT_DATA_L=0,PKT_DATA_SIDEBAND_H=62,PKT_DATA_SIDEBAND_L=62,PKT_DEST_ID_H=68,PKT_DEST_ID_L=67,PKT_ORI_BURST_SIZE_H=81,PKT_ORI_BURST_SIZE_L=79,PKT_PROTECTION_H=72,PKT_PROTECTION_L=70,PKT_QOS_H=64,PKT_QOS_L=64,PKT_RESPONSE_STATUS_H=78,PKT_RESPONSE_STATUS_L=77,PKT_SRC_ID_H=66,PKT_SRC_ID_L=65,PKT_THREAD_ID_H=69,PKT_THREAD_ID_L=69,PKT_TRANS_COMPRESSED_READ=46,PKT_TRANS_EXCLUSIVE=51,PKT_TRANS_LOCK=50,PKT_TRANS_POSTED=47,PKT_TRANS_READ=49,PKT_TRANS_WRITE=48,SECURE_ACCESS_BIT=1,ST_CHANNEL_W=4,ST_DATA_W=82,SUPPRESS_0_BYTEEN_RSP=0,USE_READRESPONSE=0,USE_WRITERESPONSE=0)(altera_merlin_slave_agent:20.1:AVS_BURSTCOUNT_SYMBOLS=0,AVS_BURSTCOUNT_W=3,AV_LINEWRAPBURSTS=0,ECC_ENABLE=0,ID=2,MAX_BURSTWRAP=1,MAX_BYTE_CNT=4,MERLIN_PACKET_FORMAT=ori_burst_size(81:79) response_status(78:77) cache(76:73) protection(72:70) thread_id(69) dest_id(68:67) src_id(66:65) qos(64) begin_burst(63) data_sideband(62) addr_sideband(61) burst_type(60:59) burst_size(58:56) burstwrap(55) byte_cnt(54:52) trans_exclusive(51) trans_lock(50) trans_read(49) trans_write(48) trans_posted(47) trans_compressed_read(46) addr(45:36) byteen(35:32) data(31:0),PKT_ADDR_H=45,PKT_ADDR_L=36,PKT_BEGIN_BURST=63,PKT_BURSTWRAP_H=55,PKT_BURSTWRAP_L=55,PKT_BURST_SIZE_H=58,PKT_BURST_SIZE_L=56,PKT_BYTEEN_H=35,PKT_BYTEEN_L=32,PKT_BYTE_CNT_H=54,PKT_BYTE_CNT_L=52,PKT_DATA_H=31,PKT_DATA_L=0,PKT_DEST_ID_H=68,PKT_DEST_ID_L=67,PKT_ORI_BURST_SIZE_H=81,PKT_ORI_BURST_SIZE_L=79,PKT_PROTECTION_H=72,PKT_PROTECTION_L=70,PKT_RESPONSE_STATUS_H=78,PKT_RESPONSE_STATUS_L=77,PKT_SRC_ID_H=66,PKT_SRC_ID_L=65,PKT_SYMBOL_W=8,PKT_TRANS_COMPRESSED_READ=46,PKT_TRANS_LOCK=50,PKT_TRANS_POSTED=47,PKT_TRANS_READ=49,PKT_TRANS_WRITE=48,PREVENT_FIFO_OVERFLOW=1,ST_CHANNEL_W=4,ST_DATA_W=82,SUPPRESS_0_BYTEEN_CMD=0,USE_READRESPONSE=0,USE_WRITERESPONSE=0)(altera_avalon_sc_fifo:20.1:BITS_PER_SYMBOL=83,CHANNEL_WIDTH=0,EMPTY_LATENCY=1,ENABLE_EXPLICIT_MAXCHANNEL=false,ERROR_WIDTH=0,EXPLICIT_MAXCHANNEL=0,FIFO_DEPTH=2,SYMBOLS_PER_BEAT=1,USE_ALMOST_EMPTY_IF=0,USE_ALMOST_FULL_IF=0,USE_FILL_LEVEL=0,USE_MEMORY_BLOCKS=0,USE_PACKETS=1,USE_STORE_FORWARD=0)(altera_merlin_slave_agent:20.1:AVS_BURSTCOUNT_SYMBOLS=0,AVS_BURSTCOUNT_W=3,AV_LINEWRAPBURSTS=0,ECC_ENABLE=0,ID=3,MAX_BURSTWRAP=1,MAX_BYTE_CNT=4,MERLIN_PACKET_FORMAT=ori_burst_size(81:79) response_status(78:77) cache(76:73) protection(72:70) thread_id(69) dest_id(68:67) src_id(66:65) qos(64) begin_burst(63) data_sideband(62) addr_sideband(61) burst_type(60:59) burst_size(58:56) burstwrap(55) byte_cnt(54:52) trans_exclusive(51) trans_lock(50) trans_read(49) trans_write(48) trans_posted(47) trans_compressed_read(46) addr(45:36) byteen(35:32) data(31:0),PKT_ADDR_H=45,PKT_ADDR_L=36,PKT_BEGIN_BURST=63,PKT_BURSTWRAP_H=55,PKT_BURSTWRAP_L=55,PKT_BURST_SIZE_H=58,PKT_BURST_SIZE_L=56,PKT_BYTEEN_H=35,PKT_BYTEEN_L=32,PKT_BYTE_CNT_H=54,PKT_BYTE_CNT_L=52,PKT_DATA_H=31,PKT_DATA_L=0,PKT_DEST_ID_H=68,PKT_DEST_ID_L=67,PKT_ORI_BURST_SIZE_H=81,PKT_ORI_BURST_SIZE_L=79,PKT_PROTECTION_H=72,PKT_PROTECTION_L=70,PKT_RESPONSE_STATUS_H=78,PKT_RESPONSE_STATUS_L=77,PKT_SRC_ID_H=66,PKT_SRC_ID_L=65,PKT_SYMBOL_W=8,PKT_TRANS_COMPRESSED_READ=46,PKT_TRANS_LOCK=50,PKT_TRANS_POSTED=47,PKT_TRANS_READ=49,PKT_TRANS_WRITE=48,PREVENT_FIFO_OVERFLOW=1,ST_CHANNEL_W=4,ST_DATA_W=82,SUPPRESS_0_BYTEEN_CMD=0,USE_READRESPONSE=0,USE_WRITERESPONSE=0)(altera_avalon_sc_fifo:20.1:BITS_PER_SYMBOL=83,CHANNEL_WIDTH=0,EMPTY_LATENCY=1,ENABLE_EXPLICIT_MAXCHANNEL=false,ERROR_WIDTH=0,EXPLICIT_MAXCHANNEL=0,FIFO_DEPTH=2,SYMBOLS_PER_BEAT=1,USE_ALMOST_EMPTY_IF=0,USE_ALMOST_FULL_IF=0,USE_FILL_LEVEL=0,USE_MEMORY_BLOCKS=0,USE_PACKETS=1,USE_STORE_FORWARD=0)(altera_merlin_slave_agent:20.1:AVS_BURSTCOUNT_SYMBOLS=0,AVS_BURSTCOUNT_W=3,AV_LINEWRAPBURSTS=0,ECC_ENABLE=0,ID=1,MAX_BURSTWRAP=1,MAX_BYTE_CNT=4,MERLIN_PACKET_FORMAT=ori_burst_size(81:79) response_status(78:77) cache(76:73) protection(72:70) thread_id(69) dest_id(68:67) src_id(66:65) qos(64) begin_burst(63) data_sideband(62) addr_sideband(61) burst_type(60:59) burst_size(58:56) burstwrap(55) byte_cnt(54:52) trans_exclusive(51) trans_lock(50) trans_read(49) trans_write(48) trans_posted(47) trans_compressed_read(46) addr(45:36) byteen(35:32) data(31:0),PKT_ADDR_H=45,PKT_ADDR_L=36,PKT_BEGIN_BURST=63,PKT_BURSTWRAP_H=55,PKT_BURSTWRAP_L=55,PKT_BURST_SIZE_H=58,PKT_BURST_SIZE_L=56,PKT_BYTEEN_H=35,PKT_BYTEEN_L=32,PKT_BYTE_CNT_H=54,PKT_BYTE_CNT_L=52,PKT_DATA_H=31,PKT_DATA_L=0,PKT_DEST_ID_H=68,PKT_DEST_ID_L=67,PKT_ORI_BURST_SIZE_H=81,PKT_ORI_BURST_SIZE_L=79,PKT_PROTECTION_H=72,PKT_PROTECTION_L=70,PKT_RESPONSE_STATUS_H=78,PKT_RESPONSE_STATUS_L=77,PKT_SRC_ID_H=66,PKT_SRC_ID_L=65,PKT_SYMBOL_W=8,PKT_TRANS_COMPRESSED_READ=46,PKT_TRANS_LOCK=50,PKT_TRANS_POSTED=47,PKT_TRANS_READ=49,PKT_TRANS_WRITE=48,PREVENT_FIFO_OVERFLOW=1,ST_CHANNEL_W=4,ST_DATA_W=82,SUPPRESS_0_BYTEEN_CMD=0,USE_READRESPONSE=0,USE_WRITERESPONSE=0)(altera_avalon_sc_fifo:20.1:BITS_PER_SYMBOL=83,CHANNEL_WIDTH=0,EMPTY_LATENCY=1,ENABLE_EXPLICIT_MAXCHANNEL=false,ERROR_WIDTH=0,EXPLICIT_MAXCHANNEL=0,FIFO_DEPTH=2,SYMBOLS_PER_BEAT=1,USE_ALMOST_EMPTY_IF=0,USE_ALMOST_FULL_IF=0,USE_FILL_LEVEL=0,USE_MEMORY_BLOCKS=0,USE_PACKETS=1,USE_STORE_FORWARD=0)(altera_merlin_slave_agent:20.1:AVS_BURSTCOUNT_SYMBOLS=0,AVS_BURSTCOUNT_W=3,AV_LINEWRAPBURSTS=0,ECC_ENABLE=0,ID=0,MAX_BURSTWRAP=1,MAX_BYTE_CNT=4,MERLIN_PACKET_FORMAT=ori_burst_size(81:79) response_status(78:77) cache(76:73) protection(72:70) thread_id(69) dest_id(68:67) src_id(66:65) qos(64) begin_burst(63) data_sideband(62) addr_sideband(61) burst_type(60:59) burst_size(58:56) burstwrap(55) byte_cnt(54:52) trans_exclusive(51) trans_lock(50) trans_read(49) trans_write(48) trans_posted(47) trans_compressed_read(46) addr(45:36) byteen(35:32) data(31:0),PKT_ADDR_H=45,PKT_ADDR_L=36,PKT_BEGIN_BURST=63,PKT_BURSTWRAP_H=55,PKT_BURSTWRAP_L=55,PKT_BURST_SIZE_H=58,PKT_BURST_SIZE_L=56,PKT_BYTEEN_H=35,PKT_BYTEEN_L=32,PKT_BYTE_CNT_H=54,PKT_BYTE_CNT_L=52,PKT_DATA_H=31,PKT_DATA_L=0,PKT_DEST_ID_H=68,PKT_DEST_ID_L=67,PKT_ORI_BURST_SIZE_H=81,PKT_ORI_BURST_SIZE_L=79,PKT_PROTECTION_H=72,PKT_PROTECTION_L=70,PKT_RESPONSE_STATUS_H=78,PKT_RESPONSE_STATUS_L=77,PKT_SRC_ID_H=66,PKT_SRC_ID_L=65,PKT_SYMBOL_W=8,PKT_TRANS_COMPRESSED_READ=46,PKT_TRANS_LOCK=50,PKT_TRANS_POSTED=47,PKT_TRANS_READ=49,PKT_TRANS_WRITE=48,PREVENT_FIFO_OVERFLOW=1,ST_CHANNEL_W=4,ST_DATA_W=82,SUPPRESS_0_BYTEEN_CMD=0,USE_READRESPONSE=0,USE_WRITERESPONSE=0)(altera_avalon_sc_fifo:20.1:BITS_PER_SYMBOL=83,CHANNEL_WIDTH=0,EMPTY_LATENCY=1,ENABLE_EXPLICIT_MAXCHANNEL=false,ERROR_WIDTH=0,EXPLICIT_MAXCHANNEL=0,FIFO_DEPTH=2,SYMBOLS_PER_BEAT=1,USE_ALMOST_EMPTY_IF=0,USE_ALMOST_FULL_IF=0,USE_FILL_LEVEL=0,USE_MEMORY_BLOCKS=0,USE_PACKETS=1,USE_STORE_FORWARD=0)(altera_merlin_router:20.1:CHANNEL_ID=0001,0100,0010,1000,DECODER_TYPE=0,DEFAULT_CHANNEL=2,DEFAULT_DESTID=1,DEFAULT_RD_CHANNEL=-1,DEFAULT_WR_CHANNEL=-1,DESTINATION_ID=2,1,3,0,END_ADDRESS=0x8,0x50,0x110,0x210,MEMORY_ALIASING_DECODE=0,MERLIN_PACKET_FORMAT=ori_burst_size(81:79) response_status(78:77) cache(76:73) protection(72:70) thread_id(69) dest_id(68:67) src_id(66:65) qos(64) begin_burst(63) data_sideband(62) addr_sideband(61) burst_type(60:59) burst_size(58:56) burstwrap(55) byte_cnt(54:52) trans_exclusive(51) trans_lock(50) trans_read(49) trans_write(48) trans_posted(47) trans_compressed_read(46) addr(45:36) byteen(35:32) data(31:0),NON_SECURED_TAG=1,1,1,1,PKT_ADDR_H=45,PKT_ADDR_L=36,PKT_DEST_ID_H=68,PKT_DEST_ID_L=67,PKT_PROTECTION_H=72,PKT_PROTECTION_L=70,PKT_TRANS_READ=49,PKT_TRANS_WRITE=48,SECURED_RANGE_LIST=0,0,0,0,SECURED_RANGE_PAIRS=0,0,0,0,SLAVES_INFO=2:0001:0x0:0x8:read:1:0:0:1,1:0100:0x40:0x50:both:1:0:0:1,3:0010:0x100:0x110:both:1:0:0:1,0:1000:0x200:0x210:both:1:0:0:1,SPAN_OFFSET=,START_ADDRESS=0x0,0x40,0x100,0x200,ST_CHANNEL_W=4,ST_DATA_W=82,TYPE_OF_TRANSACTION=read,both,both,both)(altera_merlin_router:20.1:CHANNEL_ID=1,DECODER_TYPE=1,DEFAULT_CHANNEL=0,DEFAULT_DESTID=0,DEFAULT_RD_CHANNEL=-1,DEFAULT_WR_CHANNEL=-1,DESTINATION_ID=0,END_ADDRESS=0x0,MEMORY_ALIASING_DECODE=0,MERLIN_PACKET_FORMAT=ori_burst_size(81:79) response_status(78:77) cache(76:73) protection(72:70) thread_id(69) dest_id(68:67) src_id(66:65) qos(64) begin_burst(63) data_sideband(62) addr_sideband(61) burst_type(60:59) burst_size(58:56) burstwrap(55) byte_cnt(54:52) trans_exclusive(51) trans_lock(50) trans_read(49) trans_write(48) trans_posted(47) trans_compressed_read(46) addr(45:36) byteen(35:32) data(31:0),NON_SECURED_TAG=1,PKT_ADDR_H=45,PKT_ADDR_L=36,PKT_DEST_ID_H=68,PKT_DEST_ID_L=67,PKT_PROTECTION_H=72,PKT_PROTECTION_L=70,PKT_TRANS_READ=49,PKT_TRANS_WRITE=48,SECURED_RANGE_LIST=0,SECURED_RANGE_PAIRS=0,SLAVES_INFO=0:1:0x0:0x0:both:1:0:0:1,SPAN_OFFSET=,START_ADDRESS=0x0,ST_CHANNEL_W=4,ST_DATA_W=82,TYPE_OF_TRANSACTION=both)(altera_merlin_router:20.1:CHANNEL_ID=1,DECODER_TYPE=1,DEFAULT_CHANNEL=0,DEFAULT_DESTID=0,DEFAULT_RD_CHANNEL=-1,DEFAULT_WR_CHANNEL=-1,DESTINATION_ID=0,END_ADDRESS=0x0,MEMORY_ALIASING_DECODE=0,MERLIN_PACKET_FORMAT=ori_burst_size(81:79) response_status(78:77) cache(76:73) protection(72:70) thread_id(69) dest_id(68:67) src_id(66:65) qos(64) begin_burst(63) data_sideband(62) addr_sideband(61) burst_type(60:59) burst_size(58:56) burstwrap(55) byte_cnt(54:52) trans_exclusive(51) trans_lock(50) trans_read(49) trans_write(48) trans_posted(47) trans_compressed_read(46) addr(45:36) byteen(35:32) data(31:0),NON_SECURED_TAG=1,PKT_ADDR_H=45,PKT_ADDR_L=36,PKT_DEST_ID_H=68,PKT_DEST_ID_L=67,PKT_PROTECTION_H=72,PKT_PROTECTION_L=70,PKT_TRANS_READ=49,PKT_TRANS_WRITE=48,SECURED_RANGE_LIST=0,SECURED_RANGE_PAIRS=0,SLAVES_INFO=0:1:0x0:0x0:both:1:0:0:1,SPAN_OFFSET=,START_ADDRESS=0x0,ST_CHANNEL_W=4,ST_DATA_W=82,TYPE_OF_TRANSACTION=both)(altera_merlin_router:20.1:CHANNEL_ID=1,DECODER_TYPE=1,DEFAULT_CHANNEL=0,DEFAULT_DESTID=0,DEFAULT_RD_CHANNEL=-1,DEFAULT_WR_CHANNEL=-1,DESTINATION_ID=0,END_ADDRESS=0x0,MEMORY_ALIASING_DECODE=0,MERLIN_PACKET_FORMAT=ori_burst_size(81:79) response_status(78:77) cache(76:73) protection(72:70) thread_id(69) dest_id(68:67) src_id(66:65) qos(64) begin_burst(63) data_sideband(62) addr_sideband(61) burst_type(60:59) burst_size(58:56) burstwrap(55) byte_cnt(54:52) trans_exclusive(51) trans_lock(50) trans_read(49) trans_write(48) trans_posted(47) trans_compressed_read(46) addr(45:36) byteen(35:32) data(31:0),NON_SECURED_TAG=1,PKT_ADDR_H=45,PKT_ADDR_L=36,PKT_DEST_ID_H=68,PKT_DEST_ID_L=67,PKT_PROTECTION_H=72,PKT_PROTECTION_L=70,PKT_TRANS_READ=49,PKT_TRANS_WRITE=48,SECURED_RANGE_LIST=0,SECURED_RANGE_PAIRS=0,SLAVES_INFO=0:1:0x0:0x0:both:1:0:0:1,SPAN_OFFSET=,START_ADDRESS=0x0,ST_CHANNEL_W=4,ST_DATA_W=82,TYPE_OF_TRANSACTION=both)(altera_merlin_router:20.1:CHANNEL_ID=1,DECODER_TYPE=1,DEFAULT_CHANNEL=0,DEFAULT_DESTID=0,DEFAULT_RD_CHANNEL=-1,DEFAULT_WR_CHANNEL=-1,DESTINATION_ID=0,END_ADDRESS=0x0,MEMORY_ALIASING_DECODE=0,MERLIN_PACKET_FORMAT=ori_burst_size(81:79) response_status(78:77) cache(76:73) protection(72:70) thread_id(69) dest_id(68:67) src_id(66:65) qos(64) begin_burst(63) data_sideband(62) addr_sideband(61) burst_type(60:59) burst_size(58:56) burstwrap(55) byte_cnt(54:52) trans_exclusive(51) trans_lock(50) trans_read(49) trans_write(48) trans_posted(47) trans_compressed_read(46) addr(45:36) byteen(35:32) data(31:0),NON_SECURED_TAG=1,PKT_ADDR_H=45,PKT_ADDR_L=36,PKT_DEST_ID_H=68,PKT_DEST_ID_L=67,PKT_PROTECTION_H=72,PKT_PROTECTION_L=70,PKT_TRANS_READ=49,PKT_TRANS_WRITE=48,SECURED_RANGE_LIST=0,SECURED_RANGE_PAIRS=0,SLAVES_INFO=0:1:0x0:0x0:both:1:0:0:1,SPAN_OFFSET=,START_ADDRESS=0x0,ST_CHANNEL_W=4,ST_DATA_W=82,TYPE_OF_TRANSACTION=both)(altera_merlin_traffic_limiter:20.1:ENFORCE_ORDER=1,MAX_BURST_LENGTH=1,MAX_OUTSTANDING_RESPONSES=1,MERLIN_PACKET_FORMAT=ori_burst_size(81:79) response_status(78:77) cache(76:73) protection(72:70) thread_id(69) dest_id(68:67) src_id(66:65) qos(64) begin_burst(63) data_sideband(62) addr_sideband(61) burst_type(60:59) burst_size(58:56) burstwrap(55) byte_cnt(54:52) trans_exclusive(51) trans_lock(50) trans_read(49) trans_write(48) trans_posted(47) trans_compressed_read(46) addr(45:36) byteen(35:32) data(31:0),PIPELINED=0,PKT_BYTEEN_H=35,PKT_BYTEEN_L=32,PKT_BYTE_CNT_H=54,PKT_BYTE_CNT_L=52,PKT_DEST_ID_H=68,PKT_DEST_ID_L=67,PKT_SRC_ID_H=66,PKT_SRC_ID_L=65,PKT_THREAD_ID_H=69,PKT_THREAD_ID_L=69,PKT_TRANS_POSTED=47,PKT_TRANS_WRITE=48,PREVENT_HAZARDS=0,REORDER=0,ST_CHANNEL_W=4,ST_DATA_W=82,SUPPORTS_NONPOSTED_WRITES=0,SUPPORTS_POSTED_WRITES=1,VALID_WIDTH=4)(altera_merlin_demultiplexer:20.1:AUTO_CLK_CLOCK_RATE=25000000,AUTO_DEVICE_FAMILY=Cyclone IV E,MERLIN_PACKET_FORMAT=ori_burst_size(81:79) response_status(78:77) cache(76:73) protection(72:70) thread_id(69) dest_id(68:67) src_id(66:65) qos(64) begin_burst(63) data_sideband(62) addr_sideband(61) burst_type(60:59) burst_size(58:56) burstwrap(55) byte_cnt(54:52) trans_exclusive(51) trans_lock(50) trans_read(49) trans_write(48) trans_posted(47) trans_compressed_read(46) addr(45:36) byteen(35:32) data(31:0),NUM_OUTPUTS=4,ST_CHANNEL_W=4,ST_DATA_W=82,VALID_WIDTH=4)(altera_merlin_multiplexer:20.1:ARBITRATION_SCHEME=round-robin,ARBITRATION_SHARES=1,MERLIN_PACKET_FORMAT=ori_burst_size(81:79) response_status(78:77) cache(76:73) protection(72:70) thread_id(69) dest_id(68:67) src_id(66:65) qos(64) begin_burst(63) data_sideband(62) addr_sideband(61) burst_type(60:59) burst_size(58:56) burstwrap(55) byte_cnt(54:52) trans_exclusive(51) trans_lock(50) trans_read(49) trans_write(48) trans_posted(47) trans_compressed_read(46) addr(45:36) byteen(35:32) data(31:0),NUM_INPUTS=1,PIPELINE_ARB=1,PKT_TRANS_LOCK=50,ST_CHANNEL_W=4,ST_DATA_W=82,USE_EXTERNAL_ARB=0)(altera_merlin_multiplexer:20.1:ARBITRATION_SCHEME=round-robin,ARBITRATION_SHARES=1,MERLIN_PACKET_FORMAT=ori_burst_size(81:79) response_status(78:77) cache(76:73) protection(72:70) thread_id(69) dest_id(68:67) src_id(66:65) qos(64) begin_burst(63) data_sideband(62) addr_sideband(61) burst_type(60:59) burst_size(58:56) burstwrap(55) byte_cnt(54:52) trans_exclusive(51) trans_lock(50) trans_read(49) trans_write(48) trans_posted(47) trans_compressed_read(46) addr(45:36) byteen(35:32) data(31:0),NUM_INPUTS=1,PIPELINE_ARB=1,PKT_TRANS_LOCK=50,ST_CHANNEL_W=4,ST_DATA_W=82,USE_EXTERNAL_ARB=0)(altera_merlin_multiplexer:20.1:ARBITRATION_SCHEME=round-robin,ARBITRATION_SHARES=1,MERLIN_PACKET_FORMAT=ori_burst_size(81:79) response_status(78:77) cache(76:73) protection(72:70) thread_id(69) dest_id(68:67) src_id(66:65) qos(64) begin_burst(63) data_sideband(62) addr_sideband(61) burst_type(60:59) burst_size(58:56) burstwrap(55) byte_cnt(54:52) trans_exclusive(51) trans_lock(50) trans_read(49) trans_write(48) trans_posted(47) trans_compressed_read(46) addr(45:36) byteen(35:32) data(31:0),NUM_INPUTS=1,PIPELINE_ARB=1,PKT_TRANS_LOCK=50,ST_CHANNEL_W=4,ST_DATA_W=82,USE_EXTERNAL_ARB=0)(altera_merlin_multiplexer:20.1:ARBITRATION_SCHEME=round-robin,ARBITRATION_SHARES=1,MERLIN_PACKET_FORMAT=ori_burst_size(81:79) response_status(78:77) cache(76:73) protection(72:70) thread_id(69) dest_id(68:67) src_id(66:65) qos(64) begin_burst(63) data_sideband(62) addr_sideband(61) burst_type(60:59) burst_size(58:56) burstwrap(55) byte_cnt(54:52) trans_exclusive(51) trans_lock(50) trans_read(49) trans_write(48) trans_posted(47) trans_compressed_read(46) addr(45:36) byteen(35:32) data(31:0),NUM_INPUTS=1,PIPELINE_ARB=1,PKT_TRANS_LOCK=50,ST_CHANNEL_W=4,ST_DATA_W=82,USE_EXTERNAL_ARB=0)(altera_merlin_demultiplexer:20.1:AUTO_CLK_CLOCK_RATE=25000000,AUTO_DEVICE_FAMILY=Cyclone IV E,MERLIN_PACKET_FORMAT=ori_burst_size(81:79) response_status(78:77) cache(76:73) protection(72:70) thread_id(69) dest_id(68:67) src_id(66:65) qos(64) begin_burst(63) data_sideband(62) addr_sideband(61) burst_type(60:59) burst_size(58:56) burstwrap(55) byte_cnt(54:52) trans_exclusive(51) trans_lock(50) trans_read(49) trans_write(48) trans_posted(47) trans_compressed_read(46) addr(45:36) byteen(35:32) data(31:0),NUM_OUTPUTS=1,ST_CHANNEL_W=4,ST_DATA_W=82,VALID_WIDTH=1)(altera_merlin_demultiplexer:20.1:AUTO_CLK_CLOCK_RATE=25000000,AUTO_DEVICE_FAMILY=Cyclone IV E,MERLIN_PACKET_FORMAT=ori_burst_size(81:79) response_status(78:77) cache(76:73) protection(72:70) thread_id(69) dest_id(68:67) src_id(66:65) qos(64) begin_burst(63) data_sideband(62) addr_sideband(61) burst_type(60:59) burst_size(58:56) burstwrap(55) byte_cnt(54:52) trans_exclusive(51) trans_lock(50) trans_read(49) trans_write(48) trans_posted(47) trans_compressed_read(46) addr(45:36) byteen(35:32) data(31:0),NUM_OUTPUTS=1,ST_CHANNEL_W=4,ST_DATA_W=82,VALID_WIDTH=1)(altera_merlin_demultiplexer:20.1:AUTO_CLK_CLOCK_RATE=25000000,AUTO_DEVICE_FAMILY=Cyclone IV E,MERLIN_PACKET_FORMAT=ori_burst_size(81:79) response_status(78:77) cache(76:73) protection(72:70) thread_id(69) dest_id(68:67) src_id(66:65) qos(64) begin_burst(63) data_sideband(62) addr_sideband(61) burst_type(60:59) burst_size(58:56) burstwrap(55) byte_cnt(54:52) trans_exclusive(51) trans_lock(50) trans_read(49) trans_write(48) trans_posted(47) trans_compressed_read(46) addr(45:36) byteen(35:32) data(31:0),NUM_OUTPUTS=1,ST_CHANNEL_W=4,ST_DATA_W=82,VALID_WIDTH=1)(altera_merlin_demultiplexer:20.1:AUTO_CLK_CLOCK_RATE=25000000,AUTO_DEVICE_FAMILY=Cyclone IV E,MERLIN_PACKET_FORMAT=ori_burst_size(81:79) response_status(78:77) cache(76:73) protection(72:70) thread_id(69) dest_id(68:67) src_id(66:65) qos(64) begin_burst(63) data_sideband(62) addr_sideband(61) burst_type(60:59) burst_size(58:56) burstwrap(55) byte_cnt(54:52) trans_exclusive(51) trans_lock(50) trans_read(49) trans_write(48) trans_posted(47) trans_compressed_read(46) addr(45:36) byteen(35:32) data(31:0),NUM_OUTPUTS=1,ST_CHANNEL_W=4,ST_DATA_W=82,VALID_WIDTH=1)(altera_merlin_multiplexer:20.1:ARBITRATION_SCHEME=no-arb,ARBITRATION_SHARES=1,1,1,1,MERLIN_PACKET_FORMAT=ori_burst_size(81:79) response_status(78:77) cache(76:73) protection(72:70) thread_id(69) dest_id(68:67) src_id(66:65) qos(64) begin_burst(63) data_sideband(62) addr_sideband(61) burst_type(60:59) burst_size(58:56) burstwrap(55) byte_cnt(54:52) trans_exclusive(51) trans_lock(50) trans_read(49) trans_write(48) trans_posted(47) trans_compressed_read(46) addr(45:36) byteen(35:32) data(31:0),NUM_INPUTS=4,PIPELINE_ARB=0,PKT_TRANS_LOCK=50,ST_CHANNEL_W=4,ST_DATA_W=82,USE_EXTERNAL_ARB=0)(altera_reset_bridge:20.1:ACTIVE_LOW_RESET=0,AUTO_CLK_CLOCK_RATE=25000000,NUM_RESET_OUTPUTS=1,SYNCHRONOUS_EDGES=deassert,USE_RESET_REQUEST=0)(altera_clock_bridge:20.1:DERIVED_CLOCK_RATE=0,EXPLICIT_CLOCK_RATE=25000000,NUM_CLOCK_OUTPUTS=1)(avalon:20.1:arbitrationPriority=1,baseAddress=0x0000,defaultConnection=false)(avalon:20.1:arbitrationPriority=1,baseAddress=0x0000,defaultConnection=false)(avalon_streaming:20.1:)(avalon_streaming:20.1:)(avalon_streaming:20.1:)(avalon_streaming:20.1:)(avalon:20.1:arbitrationPriority=1,baseAddress=0x0000,defaultConnection=false)(avalon_streaming:20.1:)(avalon_streaming:20.1:)(avalon_streaming:20.1:)(avalon_streaming:20.1:)(avalon:20.1:arbitrationPriority=1,baseAddress=0x0000,defaultConnection=false)(avalon_streaming:20.1:)(avalon_streaming:20.1:)(avalon_streaming:20.1:)(avalon_streaming:20.1:)(avalon:20.1:arbitrationPriority=1,baseAddress=0x0000,defaultConnection=false)(avalon_streaming:20.1:)(avalon_streaming:20.1:)(avalon_streaming:20.1:)(avalon_streaming:20.1:)(avalon_streaming:20.1:)(avalon_streaming:20.1:)(avalon_streaming:20.1:)(avalon_streaming:20.1:)(avalon_streaming:20.1:)(avalon_streaming:20.1:)(avalon_streaming:20.1:)(avalon_streaming:20.1:)(avalon_streaming:20.1:)(avalon_streaming:20.1:)(avalon_streaming:20.1:)(avalon_streaming:20.1:)(avalon_streaming:20.1:)(avalon_streaming:20.1:)(avalon_streaming:20.1:)(avalon_streaming:20.1:)(avalon_streaming:20.1:)(avalon_streaming:20.1:)(avalon_streaming:20.1:)(avalon_streaming:20.1:)(avalon_streaming:20.1:)(avalon_streaming:20.1:)(reset:20.1:)(reset:20.1:)(reset:20.1:)(reset:20.1:)(reset:20.1:)(reset:20.1:)(reset:20.1:)(reset:20.1:)(reset:20.1:)(reset:20.1:)(reset:20.1:)(reset:20.1:)(reset:20.1:)(reset:20.1:)(reset:20.1:)(reset:20.1:)(reset:20.1:)(reset:20.1:)(reset:20.1:)(reset:20.1:)(reset:20.1:)(reset:20.1:)(reset:20.1:)(reset:20.1:)(reset:20.1:)(reset:20.1:)(reset:20.1:)(reset:20.1:)(reset:20.1:)(reset:20.1:)(clock:20.1:)(clock:20.1:)(clock:20.1:)(clock:20.1:)(clock:20.1:)(clock:20.1:)(clock:20.1:)(clock:20.1:)(clock:20.1:)(clock:20.1:)(clock:20.1:)(clock:20.1:)(clock:20.1:)(clock:20.1:)(clock:20.1:)(clock:20.1:)(clock:20.1:)(clock:20.1:)(clock:20.1:)(clock:20.1:)(clock:20.1:)(clock:20.1:)(clock:20.1:)(clock:20.1:)(clock:20.1:)(clock:20.1:)(clock:20.1:)(clock:20.1:)(clock:20.1:)(clock:20.1:)(clock:20.1:)"
   instancePathKey="c4e_dvp_core:.:mm_interconnect_1"
   kind="altera_mm_interconnect"
   version="20.1"
   name="c4e_dvp_core_mm_interconnect_1">
  <parameter name="AUTO_DEVICE" value="EP4CE6E22C8" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone IV E" />
  <parameter name="AUTO_DEVICE_SPEEDGRADE" value="" />
  <parameter
     name="COMPOSE_CONTENTS"
     value="add_instance {peripheral_bridge_m0_translator} {altera_merlin_master_translator};set_instance_parameter_value {peripheral_bridge_m0_translator} {AV_ADDRESS_W} {10};set_instance_parameter_value {peripheral_bridge_m0_translator} {AV_DATA_W} {32};set_instance_parameter_value {peripheral_bridge_m0_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {peripheral_bridge_m0_translator} {AV_BYTEENABLE_W} {4};set_instance_parameter_value {peripheral_bridge_m0_translator} {UAV_ADDRESS_W} {10};set_instance_parameter_value {peripheral_bridge_m0_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {peripheral_bridge_m0_translator} {AV_READLATENCY} {0};set_instance_parameter_value {peripheral_bridge_m0_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {peripheral_bridge_m0_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {peripheral_bridge_m0_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {peripheral_bridge_m0_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {peripheral_bridge_m0_translator} {USE_READDATA} {1};set_instance_parameter_value {peripheral_bridge_m0_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {peripheral_bridge_m0_translator} {USE_READ} {1};set_instance_parameter_value {peripheral_bridge_m0_translator} {USE_WRITE} {1};set_instance_parameter_value {peripheral_bridge_m0_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {peripheral_bridge_m0_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {peripheral_bridge_m0_translator} {USE_BYTEENABLE} {1};set_instance_parameter_value {peripheral_bridge_m0_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {peripheral_bridge_m0_translator} {USE_ADDRESS} {1};set_instance_parameter_value {peripheral_bridge_m0_translator} {USE_BURSTCOUNT} {1};set_instance_parameter_value {peripheral_bridge_m0_translator} {USE_DEBUGACCESS} {1};set_instance_parameter_value {peripheral_bridge_m0_translator} {USE_CLKEN} {0};set_instance_parameter_value {peripheral_bridge_m0_translator} {USE_READDATAVALID} {1};set_instance_parameter_value {peripheral_bridge_m0_translator} {USE_WAITREQUEST} {1};set_instance_parameter_value {peripheral_bridge_m0_translator} {USE_LOCK} {0};set_instance_parameter_value {peripheral_bridge_m0_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {peripheral_bridge_m0_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {peripheral_bridge_m0_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {peripheral_bridge_m0_translator} {AV_ADDRESS_SYMBOLS} {1};set_instance_parameter_value {peripheral_bridge_m0_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {peripheral_bridge_m0_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {peripheral_bridge_m0_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {peripheral_bridge_m0_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {peripheral_bridge_m0_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {64};set_instance_parameter_value {peripheral_bridge_m0_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {peripheral_bridge_m0_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {peripheral_bridge_m0_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {peripheral_bridge_m0_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {peripheral_bridge_m0_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {peripheral_bridge_m0_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {peripheral_bridge_m0_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {peripheral_bridge_m0_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {peripheral_bridge_m0_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {peripheral_bridge_m0_translator} {SYNC_RESET} {0};add_instance {sysid_control_slave_translator} {altera_merlin_slave_translator};set_instance_parameter_value {sysid_control_slave_translator} {AV_ADDRESS_W} {1};set_instance_parameter_value {sysid_control_slave_translator} {AV_DATA_W} {32};set_instance_parameter_value {sysid_control_slave_translator} {UAV_DATA_W} {32};set_instance_parameter_value {sysid_control_slave_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {sysid_control_slave_translator} {AV_BYTEENABLE_W} {4};set_instance_parameter_value {sysid_control_slave_translator} {UAV_BYTEENABLE_W} {4};set_instance_parameter_value {sysid_control_slave_translator} {UAV_ADDRESS_W} {10};set_instance_parameter_value {sysid_control_slave_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {sysid_control_slave_translator} {AV_READLATENCY} {0};set_instance_parameter_value {sysid_control_slave_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {sysid_control_slave_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {sysid_control_slave_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {sysid_control_slave_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {sysid_control_slave_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {sysid_control_slave_translator} {USE_READDATA} {1};set_instance_parameter_value {sysid_control_slave_translator} {USE_WRITEDATA} {0};set_instance_parameter_value {sysid_control_slave_translator} {USE_READ} {0};set_instance_parameter_value {sysid_control_slave_translator} {USE_WRITE} {0};set_instance_parameter_value {sysid_control_slave_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {sysid_control_slave_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {sysid_control_slave_translator} {USE_BYTEENABLE} {0};set_instance_parameter_value {sysid_control_slave_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {sysid_control_slave_translator} {USE_ADDRESS} {1};set_instance_parameter_value {sysid_control_slave_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {sysid_control_slave_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {sysid_control_slave_translator} {USE_WAITREQUEST} {0};set_instance_parameter_value {sysid_control_slave_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {sysid_control_slave_translator} {USE_LOCK} {0};set_instance_parameter_value {sysid_control_slave_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {sysid_control_slave_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {sysid_control_slave_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {sysid_control_slave_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {sysid_control_slave_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {sysid_control_slave_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {sysid_control_slave_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {sysid_control_slave_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {sysid_control_slave_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {sysid_control_slave_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {sysid_control_slave_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {sysid_control_slave_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {sysid_control_slave_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {sysid_control_slave_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {1};set_instance_parameter_value {sysid_control_slave_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {sysid_control_slave_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {sysid_control_slave_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {sysid_control_slave_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {sysid_control_slave_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {sysid_control_slave_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {sysid_control_slave_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {sysid_control_slave_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {sysid_control_slave_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {sysid_control_slave_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {sysid_control_slave_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {vga_csr_translator} {altera_merlin_slave_translator};set_instance_parameter_value {vga_csr_translator} {AV_ADDRESS_W} {2};set_instance_parameter_value {vga_csr_translator} {AV_DATA_W} {32};set_instance_parameter_value {vga_csr_translator} {UAV_DATA_W} {32};set_instance_parameter_value {vga_csr_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {vga_csr_translator} {AV_BYTEENABLE_W} {1};set_instance_parameter_value {vga_csr_translator} {UAV_BYTEENABLE_W} {4};set_instance_parameter_value {vga_csr_translator} {UAV_ADDRESS_W} {10};set_instance_parameter_value {vga_csr_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {vga_csr_translator} {AV_READLATENCY} {0};set_instance_parameter_value {vga_csr_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {vga_csr_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {vga_csr_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {vga_csr_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {vga_csr_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {vga_csr_translator} {USE_READDATA} {1};set_instance_parameter_value {vga_csr_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {vga_csr_translator} {USE_READ} {1};set_instance_parameter_value {vga_csr_translator} {USE_WRITE} {1};set_instance_parameter_value {vga_csr_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {vga_csr_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {vga_csr_translator} {USE_BYTEENABLE} {0};set_instance_parameter_value {vga_csr_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {vga_csr_translator} {USE_ADDRESS} {1};set_instance_parameter_value {vga_csr_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {vga_csr_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {vga_csr_translator} {USE_WAITREQUEST} {0};set_instance_parameter_value {vga_csr_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {vga_csr_translator} {USE_LOCK} {0};set_instance_parameter_value {vga_csr_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {vga_csr_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {vga_csr_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {vga_csr_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {vga_csr_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {vga_csr_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {vga_csr_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {vga_csr_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {vga_csr_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {vga_csr_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {vga_csr_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {vga_csr_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {vga_csr_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {vga_csr_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {1};set_instance_parameter_value {vga_csr_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {vga_csr_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {vga_csr_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {vga_csr_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {vga_csr_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {vga_csr_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {vga_csr_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {vga_csr_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {vga_csr_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {vga_csr_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {vga_csr_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {led_s1_translator} {altera_merlin_slave_translator};set_instance_parameter_value {led_s1_translator} {AV_ADDRESS_W} {2};set_instance_parameter_value {led_s1_translator} {AV_DATA_W} {32};set_instance_parameter_value {led_s1_translator} {UAV_DATA_W} {32};set_instance_parameter_value {led_s1_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {led_s1_translator} {AV_BYTEENABLE_W} {1};set_instance_parameter_value {led_s1_translator} {UAV_BYTEENABLE_W} {4};set_instance_parameter_value {led_s1_translator} {UAV_ADDRESS_W} {10};set_instance_parameter_value {led_s1_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {led_s1_translator} {AV_READLATENCY} {0};set_instance_parameter_value {led_s1_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {led_s1_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {led_s1_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {led_s1_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {led_s1_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {led_s1_translator} {USE_READDATA} {1};set_instance_parameter_value {led_s1_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {led_s1_translator} {USE_READ} {0};set_instance_parameter_value {led_s1_translator} {USE_WRITE} {1};set_instance_parameter_value {led_s1_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {led_s1_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {led_s1_translator} {USE_BYTEENABLE} {0};set_instance_parameter_value {led_s1_translator} {USE_CHIPSELECT} {1};set_instance_parameter_value {led_s1_translator} {USE_ADDRESS} {1};set_instance_parameter_value {led_s1_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {led_s1_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {led_s1_translator} {USE_WAITREQUEST} {0};set_instance_parameter_value {led_s1_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {led_s1_translator} {USE_LOCK} {0};set_instance_parameter_value {led_s1_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {led_s1_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {led_s1_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {led_s1_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {led_s1_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {led_s1_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {led_s1_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {led_s1_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {led_s1_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {led_s1_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {led_s1_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {led_s1_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {led_s1_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {led_s1_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {1};set_instance_parameter_value {led_s1_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {led_s1_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {led_s1_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {led_s1_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {led_s1_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {led_s1_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {led_s1_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {led_s1_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {led_s1_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {led_s1_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {led_s1_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {cam_s1_translator} {altera_merlin_slave_translator};set_instance_parameter_value {cam_s1_translator} {AV_ADDRESS_W} {2};set_instance_parameter_value {cam_s1_translator} {AV_DATA_W} {32};set_instance_parameter_value {cam_s1_translator} {UAV_DATA_W} {32};set_instance_parameter_value {cam_s1_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {cam_s1_translator} {AV_BYTEENABLE_W} {4};set_instance_parameter_value {cam_s1_translator} {UAV_BYTEENABLE_W} {4};set_instance_parameter_value {cam_s1_translator} {UAV_ADDRESS_W} {10};set_instance_parameter_value {cam_s1_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {cam_s1_translator} {AV_READLATENCY} {0};set_instance_parameter_value {cam_s1_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {cam_s1_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {cam_s1_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {cam_s1_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {cam_s1_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {cam_s1_translator} {USE_READDATA} {1};set_instance_parameter_value {cam_s1_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {cam_s1_translator} {USE_READ} {1};set_instance_parameter_value {cam_s1_translator} {USE_WRITE} {1};set_instance_parameter_value {cam_s1_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {cam_s1_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {cam_s1_translator} {USE_BYTEENABLE} {0};set_instance_parameter_value {cam_s1_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {cam_s1_translator} {USE_ADDRESS} {1};set_instance_parameter_value {cam_s1_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {cam_s1_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {cam_s1_translator} {USE_WAITREQUEST} {1};set_instance_parameter_value {cam_s1_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {cam_s1_translator} {USE_LOCK} {0};set_instance_parameter_value {cam_s1_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {cam_s1_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {cam_s1_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {cam_s1_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {cam_s1_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {cam_s1_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {cam_s1_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {cam_s1_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {cam_s1_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {cam_s1_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {cam_s1_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {cam_s1_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {cam_s1_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {cam_s1_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {1};set_instance_parameter_value {cam_s1_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {cam_s1_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {cam_s1_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {cam_s1_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {cam_s1_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {cam_s1_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {cam_s1_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {cam_s1_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {cam_s1_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {cam_s1_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {cam_s1_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {peripheral_bridge_m0_agent} {altera_merlin_master_agent};set_instance_parameter_value {peripheral_bridge_m0_agent} {PKT_ORI_BURST_SIZE_H} {81};set_instance_parameter_value {peripheral_bridge_m0_agent} {PKT_ORI_BURST_SIZE_L} {79};set_instance_parameter_value {peripheral_bridge_m0_agent} {PKT_RESPONSE_STATUS_H} {78};set_instance_parameter_value {peripheral_bridge_m0_agent} {PKT_RESPONSE_STATUS_L} {77};set_instance_parameter_value {peripheral_bridge_m0_agent} {PKT_QOS_H} {64};set_instance_parameter_value {peripheral_bridge_m0_agent} {PKT_QOS_L} {64};set_instance_parameter_value {peripheral_bridge_m0_agent} {PKT_DATA_SIDEBAND_H} {62};set_instance_parameter_value {peripheral_bridge_m0_agent} {PKT_DATA_SIDEBAND_L} {62};set_instance_parameter_value {peripheral_bridge_m0_agent} {PKT_ADDR_SIDEBAND_H} {61};set_instance_parameter_value {peripheral_bridge_m0_agent} {PKT_ADDR_SIDEBAND_L} {61};set_instance_parameter_value {peripheral_bridge_m0_agent} {PKT_BURST_TYPE_H} {60};set_instance_parameter_value {peripheral_bridge_m0_agent} {PKT_BURST_TYPE_L} {59};set_instance_parameter_value {peripheral_bridge_m0_agent} {PKT_CACHE_H} {76};set_instance_parameter_value {peripheral_bridge_m0_agent} {PKT_CACHE_L} {73};set_instance_parameter_value {peripheral_bridge_m0_agent} {PKT_THREAD_ID_H} {69};set_instance_parameter_value {peripheral_bridge_m0_agent} {PKT_THREAD_ID_L} {69};set_instance_parameter_value {peripheral_bridge_m0_agent} {PKT_BURST_SIZE_H} {58};set_instance_parameter_value {peripheral_bridge_m0_agent} {PKT_BURST_SIZE_L} {56};set_instance_parameter_value {peripheral_bridge_m0_agent} {PKT_TRANS_EXCLUSIVE} {51};set_instance_parameter_value {peripheral_bridge_m0_agent} {PKT_TRANS_LOCK} {50};set_instance_parameter_value {peripheral_bridge_m0_agent} {PKT_BEGIN_BURST} {63};set_instance_parameter_value {peripheral_bridge_m0_agent} {PKT_PROTECTION_H} {72};set_instance_parameter_value {peripheral_bridge_m0_agent} {PKT_PROTECTION_L} {70};set_instance_parameter_value {peripheral_bridge_m0_agent} {PKT_BURSTWRAP_H} {55};set_instance_parameter_value {peripheral_bridge_m0_agent} {PKT_BURSTWRAP_L} {55};set_instance_parameter_value {peripheral_bridge_m0_agent} {PKT_BYTE_CNT_H} {54};set_instance_parameter_value {peripheral_bridge_m0_agent} {PKT_BYTE_CNT_L} {52};set_instance_parameter_value {peripheral_bridge_m0_agent} {PKT_ADDR_H} {45};set_instance_parameter_value {peripheral_bridge_m0_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {peripheral_bridge_m0_agent} {PKT_TRANS_COMPRESSED_READ} {46};set_instance_parameter_value {peripheral_bridge_m0_agent} {PKT_TRANS_POSTED} {47};set_instance_parameter_value {peripheral_bridge_m0_agent} {PKT_TRANS_WRITE} {48};set_instance_parameter_value {peripheral_bridge_m0_agent} {PKT_TRANS_READ} {49};set_instance_parameter_value {peripheral_bridge_m0_agent} {PKT_DATA_H} {31};set_instance_parameter_value {peripheral_bridge_m0_agent} {PKT_DATA_L} {0};set_instance_parameter_value {peripheral_bridge_m0_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {peripheral_bridge_m0_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {peripheral_bridge_m0_agent} {PKT_SRC_ID_H} {66};set_instance_parameter_value {peripheral_bridge_m0_agent} {PKT_SRC_ID_L} {65};set_instance_parameter_value {peripheral_bridge_m0_agent} {PKT_DEST_ID_H} {68};set_instance_parameter_value {peripheral_bridge_m0_agent} {PKT_DEST_ID_L} {67};set_instance_parameter_value {peripheral_bridge_m0_agent} {ST_DATA_W} {82};set_instance_parameter_value {peripheral_bridge_m0_agent} {ST_CHANNEL_W} {4};set_instance_parameter_value {peripheral_bridge_m0_agent} {AV_BURSTCOUNT_W} {3};set_instance_parameter_value {peripheral_bridge_m0_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {peripheral_bridge_m0_agent} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {peripheral_bridge_m0_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(81:79) response_status(78:77) cache(76:73) protection(72:70) thread_id(69) dest_id(68:67) src_id(66:65) qos(64) begin_burst(63) data_sideband(62) addr_sideband(61) burst_type(60:59) burst_size(58:56) burstwrap(55) byte_cnt(54:52) trans_exclusive(51) trans_lock(50) trans_read(49) trans_write(48) trans_posted(47) trans_compressed_read(46) addr(45:36) byteen(35:32) data(31:0)};set_instance_parameter_value {peripheral_bridge_m0_agent} {ADDR_MAP} {&lt;?xml version=&quot;1.0&quot; encoding=&quot;UTF-8&quot;?&gt;
&lt;address_map&gt;
 &lt;slave
   id=&quot;2&quot;
   name=&quot;sysid_control_slave_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000000000&quot;
   end=&quot;0x00000000000000008&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;3&quot;
   name=&quot;vga_csr_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000000100&quot;
   end=&quot;0x00000000000000110&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;1&quot;
   name=&quot;led_s1_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000000040&quot;
   end=&quot;0x00000000000000050&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;0&quot;
   name=&quot;cam_s1_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000000200&quot;
   end=&quot;0x00000000000000210&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
&lt;/address_map&gt;
};set_instance_parameter_value {peripheral_bridge_m0_agent} {SUPPRESS_0_BYTEEN_RSP} {0};set_instance_parameter_value {peripheral_bridge_m0_agent} {ID} {0};set_instance_parameter_value {peripheral_bridge_m0_agent} {BURSTWRAP_VALUE} {1};set_instance_parameter_value {peripheral_bridge_m0_agent} {CACHE_VALUE} {0};set_instance_parameter_value {peripheral_bridge_m0_agent} {SECURE_ACCESS_BIT} {1};set_instance_parameter_value {peripheral_bridge_m0_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {peripheral_bridge_m0_agent} {USE_WRITERESPONSE} {0};add_instance {sysid_control_slave_agent} {altera_merlin_slave_agent};set_instance_parameter_value {sysid_control_slave_agent} {PKT_ORI_BURST_SIZE_H} {81};set_instance_parameter_value {sysid_control_slave_agent} {PKT_ORI_BURST_SIZE_L} {79};set_instance_parameter_value {sysid_control_slave_agent} {PKT_RESPONSE_STATUS_H} {78};set_instance_parameter_value {sysid_control_slave_agent} {PKT_RESPONSE_STATUS_L} {77};set_instance_parameter_value {sysid_control_slave_agent} {PKT_BURST_SIZE_H} {58};set_instance_parameter_value {sysid_control_slave_agent} {PKT_BURST_SIZE_L} {56};set_instance_parameter_value {sysid_control_slave_agent} {PKT_TRANS_LOCK} {50};set_instance_parameter_value {sysid_control_slave_agent} {PKT_BEGIN_BURST} {63};set_instance_parameter_value {sysid_control_slave_agent} {PKT_PROTECTION_H} {72};set_instance_parameter_value {sysid_control_slave_agent} {PKT_PROTECTION_L} {70};set_instance_parameter_value {sysid_control_slave_agent} {PKT_BURSTWRAP_H} {55};set_instance_parameter_value {sysid_control_slave_agent} {PKT_BURSTWRAP_L} {55};set_instance_parameter_value {sysid_control_slave_agent} {PKT_BYTE_CNT_H} {54};set_instance_parameter_value {sysid_control_slave_agent} {PKT_BYTE_CNT_L} {52};set_instance_parameter_value {sysid_control_slave_agent} {PKT_ADDR_H} {45};set_instance_parameter_value {sysid_control_slave_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {sysid_control_slave_agent} {PKT_TRANS_COMPRESSED_READ} {46};set_instance_parameter_value {sysid_control_slave_agent} {PKT_TRANS_POSTED} {47};set_instance_parameter_value {sysid_control_slave_agent} {PKT_TRANS_WRITE} {48};set_instance_parameter_value {sysid_control_slave_agent} {PKT_TRANS_READ} {49};set_instance_parameter_value {sysid_control_slave_agent} {PKT_DATA_H} {31};set_instance_parameter_value {sysid_control_slave_agent} {PKT_DATA_L} {0};set_instance_parameter_value {sysid_control_slave_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {sysid_control_slave_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {sysid_control_slave_agent} {PKT_SRC_ID_H} {66};set_instance_parameter_value {sysid_control_slave_agent} {PKT_SRC_ID_L} {65};set_instance_parameter_value {sysid_control_slave_agent} {PKT_DEST_ID_H} {68};set_instance_parameter_value {sysid_control_slave_agent} {PKT_DEST_ID_L} {67};set_instance_parameter_value {sysid_control_slave_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {sysid_control_slave_agent} {ST_CHANNEL_W} {4};set_instance_parameter_value {sysid_control_slave_agent} {ST_DATA_W} {82};set_instance_parameter_value {sysid_control_slave_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {sysid_control_slave_agent} {AVS_BURSTCOUNT_W} {3};set_instance_parameter_value {sysid_control_slave_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {sysid_control_slave_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(81:79) response_status(78:77) cache(76:73) protection(72:70) thread_id(69) dest_id(68:67) src_id(66:65) qos(64) begin_burst(63) data_sideband(62) addr_sideband(61) burst_type(60:59) burst_size(58:56) burstwrap(55) byte_cnt(54:52) trans_exclusive(51) trans_lock(50) trans_read(49) trans_write(48) trans_posted(47) trans_compressed_read(46) addr(45:36) byteen(35:32) data(31:0)};set_instance_parameter_value {sysid_control_slave_agent} {SUPPRESS_0_BYTEEN_CMD} {0};set_instance_parameter_value {sysid_control_slave_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {sysid_control_slave_agent} {MAX_BYTE_CNT} {4};set_instance_parameter_value {sysid_control_slave_agent} {MAX_BURSTWRAP} {1};set_instance_parameter_value {sysid_control_slave_agent} {ID} {2};set_instance_parameter_value {sysid_control_slave_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {sysid_control_slave_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {sysid_control_slave_agent} {ECC_ENABLE} {0};add_instance {sysid_control_slave_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {sysid_control_slave_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {sysid_control_slave_agent_rsp_fifo} {BITS_PER_SYMBOL} {83};set_instance_parameter_value {sysid_control_slave_agent_rsp_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {sysid_control_slave_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {sysid_control_slave_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {sysid_control_slave_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {sysid_control_slave_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {sysid_control_slave_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {sysid_control_slave_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {sysid_control_slave_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {sysid_control_slave_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {sysid_control_slave_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {sysid_control_slave_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {sysid_control_slave_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {vga_csr_agent} {altera_merlin_slave_agent};set_instance_parameter_value {vga_csr_agent} {PKT_ORI_BURST_SIZE_H} {81};set_instance_parameter_value {vga_csr_agent} {PKT_ORI_BURST_SIZE_L} {79};set_instance_parameter_value {vga_csr_agent} {PKT_RESPONSE_STATUS_H} {78};set_instance_parameter_value {vga_csr_agent} {PKT_RESPONSE_STATUS_L} {77};set_instance_parameter_value {vga_csr_agent} {PKT_BURST_SIZE_H} {58};set_instance_parameter_value {vga_csr_agent} {PKT_BURST_SIZE_L} {56};set_instance_parameter_value {vga_csr_agent} {PKT_TRANS_LOCK} {50};set_instance_parameter_value {vga_csr_agent} {PKT_BEGIN_BURST} {63};set_instance_parameter_value {vga_csr_agent} {PKT_PROTECTION_H} {72};set_instance_parameter_value {vga_csr_agent} {PKT_PROTECTION_L} {70};set_instance_parameter_value {vga_csr_agent} {PKT_BURSTWRAP_H} {55};set_instance_parameter_value {vga_csr_agent} {PKT_BURSTWRAP_L} {55};set_instance_parameter_value {vga_csr_agent} {PKT_BYTE_CNT_H} {54};set_instance_parameter_value {vga_csr_agent} {PKT_BYTE_CNT_L} {52};set_instance_parameter_value {vga_csr_agent} {PKT_ADDR_H} {45};set_instance_parameter_value {vga_csr_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {vga_csr_agent} {PKT_TRANS_COMPRESSED_READ} {46};set_instance_parameter_value {vga_csr_agent} {PKT_TRANS_POSTED} {47};set_instance_parameter_value {vga_csr_agent} {PKT_TRANS_WRITE} {48};set_instance_parameter_value {vga_csr_agent} {PKT_TRANS_READ} {49};set_instance_parameter_value {vga_csr_agent} {PKT_DATA_H} {31};set_instance_parameter_value {vga_csr_agent} {PKT_DATA_L} {0};set_instance_parameter_value {vga_csr_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {vga_csr_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {vga_csr_agent} {PKT_SRC_ID_H} {66};set_instance_parameter_value {vga_csr_agent} {PKT_SRC_ID_L} {65};set_instance_parameter_value {vga_csr_agent} {PKT_DEST_ID_H} {68};set_instance_parameter_value {vga_csr_agent} {PKT_DEST_ID_L} {67};set_instance_parameter_value {vga_csr_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {vga_csr_agent} {ST_CHANNEL_W} {4};set_instance_parameter_value {vga_csr_agent} {ST_DATA_W} {82};set_instance_parameter_value {vga_csr_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {vga_csr_agent} {AVS_BURSTCOUNT_W} {3};set_instance_parameter_value {vga_csr_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {vga_csr_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(81:79) response_status(78:77) cache(76:73) protection(72:70) thread_id(69) dest_id(68:67) src_id(66:65) qos(64) begin_burst(63) data_sideband(62) addr_sideband(61) burst_type(60:59) burst_size(58:56) burstwrap(55) byte_cnt(54:52) trans_exclusive(51) trans_lock(50) trans_read(49) trans_write(48) trans_posted(47) trans_compressed_read(46) addr(45:36) byteen(35:32) data(31:0)};set_instance_parameter_value {vga_csr_agent} {SUPPRESS_0_BYTEEN_CMD} {0};set_instance_parameter_value {vga_csr_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {vga_csr_agent} {MAX_BYTE_CNT} {4};set_instance_parameter_value {vga_csr_agent} {MAX_BURSTWRAP} {1};set_instance_parameter_value {vga_csr_agent} {ID} {3};set_instance_parameter_value {vga_csr_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {vga_csr_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {vga_csr_agent} {ECC_ENABLE} {0};add_instance {vga_csr_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {vga_csr_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {vga_csr_agent_rsp_fifo} {BITS_PER_SYMBOL} {83};set_instance_parameter_value {vga_csr_agent_rsp_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {vga_csr_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {vga_csr_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {vga_csr_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {vga_csr_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {vga_csr_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {vga_csr_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {vga_csr_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {vga_csr_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {vga_csr_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {vga_csr_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {vga_csr_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {led_s1_agent} {altera_merlin_slave_agent};set_instance_parameter_value {led_s1_agent} {PKT_ORI_BURST_SIZE_H} {81};set_instance_parameter_value {led_s1_agent} {PKT_ORI_BURST_SIZE_L} {79};set_instance_parameter_value {led_s1_agent} {PKT_RESPONSE_STATUS_H} {78};set_instance_parameter_value {led_s1_agent} {PKT_RESPONSE_STATUS_L} {77};set_instance_parameter_value {led_s1_agent} {PKT_BURST_SIZE_H} {58};set_instance_parameter_value {led_s1_agent} {PKT_BURST_SIZE_L} {56};set_instance_parameter_value {led_s1_agent} {PKT_TRANS_LOCK} {50};set_instance_parameter_value {led_s1_agent} {PKT_BEGIN_BURST} {63};set_instance_parameter_value {led_s1_agent} {PKT_PROTECTION_H} {72};set_instance_parameter_value {led_s1_agent} {PKT_PROTECTION_L} {70};set_instance_parameter_value {led_s1_agent} {PKT_BURSTWRAP_H} {55};set_instance_parameter_value {led_s1_agent} {PKT_BURSTWRAP_L} {55};set_instance_parameter_value {led_s1_agent} {PKT_BYTE_CNT_H} {54};set_instance_parameter_value {led_s1_agent} {PKT_BYTE_CNT_L} {52};set_instance_parameter_value {led_s1_agent} {PKT_ADDR_H} {45};set_instance_parameter_value {led_s1_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {led_s1_agent} {PKT_TRANS_COMPRESSED_READ} {46};set_instance_parameter_value {led_s1_agent} {PKT_TRANS_POSTED} {47};set_instance_parameter_value {led_s1_agent} {PKT_TRANS_WRITE} {48};set_instance_parameter_value {led_s1_agent} {PKT_TRANS_READ} {49};set_instance_parameter_value {led_s1_agent} {PKT_DATA_H} {31};set_instance_parameter_value {led_s1_agent} {PKT_DATA_L} {0};set_instance_parameter_value {led_s1_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {led_s1_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {led_s1_agent} {PKT_SRC_ID_H} {66};set_instance_parameter_value {led_s1_agent} {PKT_SRC_ID_L} {65};set_instance_parameter_value {led_s1_agent} {PKT_DEST_ID_H} {68};set_instance_parameter_value {led_s1_agent} {PKT_DEST_ID_L} {67};set_instance_parameter_value {led_s1_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {led_s1_agent} {ST_CHANNEL_W} {4};set_instance_parameter_value {led_s1_agent} {ST_DATA_W} {82};set_instance_parameter_value {led_s1_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {led_s1_agent} {AVS_BURSTCOUNT_W} {3};set_instance_parameter_value {led_s1_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {led_s1_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(81:79) response_status(78:77) cache(76:73) protection(72:70) thread_id(69) dest_id(68:67) src_id(66:65) qos(64) begin_burst(63) data_sideband(62) addr_sideband(61) burst_type(60:59) burst_size(58:56) burstwrap(55) byte_cnt(54:52) trans_exclusive(51) trans_lock(50) trans_read(49) trans_write(48) trans_posted(47) trans_compressed_read(46) addr(45:36) byteen(35:32) data(31:0)};set_instance_parameter_value {led_s1_agent} {SUPPRESS_0_BYTEEN_CMD} {0};set_instance_parameter_value {led_s1_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {led_s1_agent} {MAX_BYTE_CNT} {4};set_instance_parameter_value {led_s1_agent} {MAX_BURSTWRAP} {1};set_instance_parameter_value {led_s1_agent} {ID} {1};set_instance_parameter_value {led_s1_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {led_s1_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {led_s1_agent} {ECC_ENABLE} {0};add_instance {led_s1_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {led_s1_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {led_s1_agent_rsp_fifo} {BITS_PER_SYMBOL} {83};set_instance_parameter_value {led_s1_agent_rsp_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {led_s1_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {led_s1_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {led_s1_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {led_s1_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {led_s1_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {led_s1_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {led_s1_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {led_s1_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {led_s1_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {led_s1_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {led_s1_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {cam_s1_agent} {altera_merlin_slave_agent};set_instance_parameter_value {cam_s1_agent} {PKT_ORI_BURST_SIZE_H} {81};set_instance_parameter_value {cam_s1_agent} {PKT_ORI_BURST_SIZE_L} {79};set_instance_parameter_value {cam_s1_agent} {PKT_RESPONSE_STATUS_H} {78};set_instance_parameter_value {cam_s1_agent} {PKT_RESPONSE_STATUS_L} {77};set_instance_parameter_value {cam_s1_agent} {PKT_BURST_SIZE_H} {58};set_instance_parameter_value {cam_s1_agent} {PKT_BURST_SIZE_L} {56};set_instance_parameter_value {cam_s1_agent} {PKT_TRANS_LOCK} {50};set_instance_parameter_value {cam_s1_agent} {PKT_BEGIN_BURST} {63};set_instance_parameter_value {cam_s1_agent} {PKT_PROTECTION_H} {72};set_instance_parameter_value {cam_s1_agent} {PKT_PROTECTION_L} {70};set_instance_parameter_value {cam_s1_agent} {PKT_BURSTWRAP_H} {55};set_instance_parameter_value {cam_s1_agent} {PKT_BURSTWRAP_L} {55};set_instance_parameter_value {cam_s1_agent} {PKT_BYTE_CNT_H} {54};set_instance_parameter_value {cam_s1_agent} {PKT_BYTE_CNT_L} {52};set_instance_parameter_value {cam_s1_agent} {PKT_ADDR_H} {45};set_instance_parameter_value {cam_s1_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {cam_s1_agent} {PKT_TRANS_COMPRESSED_READ} {46};set_instance_parameter_value {cam_s1_agent} {PKT_TRANS_POSTED} {47};set_instance_parameter_value {cam_s1_agent} {PKT_TRANS_WRITE} {48};set_instance_parameter_value {cam_s1_agent} {PKT_TRANS_READ} {49};set_instance_parameter_value {cam_s1_agent} {PKT_DATA_H} {31};set_instance_parameter_value {cam_s1_agent} {PKT_DATA_L} {0};set_instance_parameter_value {cam_s1_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {cam_s1_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {cam_s1_agent} {PKT_SRC_ID_H} {66};set_instance_parameter_value {cam_s1_agent} {PKT_SRC_ID_L} {65};set_instance_parameter_value {cam_s1_agent} {PKT_DEST_ID_H} {68};set_instance_parameter_value {cam_s1_agent} {PKT_DEST_ID_L} {67};set_instance_parameter_value {cam_s1_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {cam_s1_agent} {ST_CHANNEL_W} {4};set_instance_parameter_value {cam_s1_agent} {ST_DATA_W} {82};set_instance_parameter_value {cam_s1_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {cam_s1_agent} {AVS_BURSTCOUNT_W} {3};set_instance_parameter_value {cam_s1_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {cam_s1_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(81:79) response_status(78:77) cache(76:73) protection(72:70) thread_id(69) dest_id(68:67) src_id(66:65) qos(64) begin_burst(63) data_sideband(62) addr_sideband(61) burst_type(60:59) burst_size(58:56) burstwrap(55) byte_cnt(54:52) trans_exclusive(51) trans_lock(50) trans_read(49) trans_write(48) trans_posted(47) trans_compressed_read(46) addr(45:36) byteen(35:32) data(31:0)};set_instance_parameter_value {cam_s1_agent} {SUPPRESS_0_BYTEEN_CMD} {0};set_instance_parameter_value {cam_s1_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {cam_s1_agent} {MAX_BYTE_CNT} {4};set_instance_parameter_value {cam_s1_agent} {MAX_BURSTWRAP} {1};set_instance_parameter_value {cam_s1_agent} {ID} {0};set_instance_parameter_value {cam_s1_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {cam_s1_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {cam_s1_agent} {ECC_ENABLE} {0};add_instance {cam_s1_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {cam_s1_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {cam_s1_agent_rsp_fifo} {BITS_PER_SYMBOL} {83};set_instance_parameter_value {cam_s1_agent_rsp_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {cam_s1_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {cam_s1_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {cam_s1_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {cam_s1_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {cam_s1_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {cam_s1_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {cam_s1_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {cam_s1_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {cam_s1_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {cam_s1_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {cam_s1_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {router} {altera_merlin_router};set_instance_parameter_value {router} {DESTINATION_ID} {2 1 3 0 };set_instance_parameter_value {router} {CHANNEL_ID} {0001 0100 0010 1000 };set_instance_parameter_value {router} {TYPE_OF_TRANSACTION} {read both both both };set_instance_parameter_value {router} {START_ADDRESS} {0x0 0x40 0x100 0x200 };set_instance_parameter_value {router} {END_ADDRESS} {0x8 0x50 0x110 0x210 };set_instance_parameter_value {router} {NON_SECURED_TAG} {1 1 1 1 };set_instance_parameter_value {router} {SECURED_RANGE_PAIRS} {0 0 0 0 };set_instance_parameter_value {router} {SECURED_RANGE_LIST} {0 0 0 0 };set_instance_parameter_value {router} {SPAN_OFFSET} {};set_instance_parameter_value {router} {PKT_ADDR_H} {45};set_instance_parameter_value {router} {PKT_ADDR_L} {36};set_instance_parameter_value {router} {PKT_PROTECTION_H} {72};set_instance_parameter_value {router} {PKT_PROTECTION_L} {70};set_instance_parameter_value {router} {PKT_DEST_ID_H} {68};set_instance_parameter_value {router} {PKT_DEST_ID_L} {67};set_instance_parameter_value {router} {PKT_TRANS_WRITE} {48};set_instance_parameter_value {router} {PKT_TRANS_READ} {49};set_instance_parameter_value {router} {ST_DATA_W} {82};set_instance_parameter_value {router} {ST_CHANNEL_W} {4};set_instance_parameter_value {router} {DECODER_TYPE} {0};set_instance_parameter_value {router} {DEFAULT_CHANNEL} {2};set_instance_parameter_value {router} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router} {DEFAULT_DESTID} {1};set_instance_parameter_value {router} {MERLIN_PACKET_FORMAT} {ori_burst_size(81:79) response_status(78:77) cache(76:73) protection(72:70) thread_id(69) dest_id(68:67) src_id(66:65) qos(64) begin_burst(63) data_sideband(62) addr_sideband(61) burst_type(60:59) burst_size(58:56) burstwrap(55) byte_cnt(54:52) trans_exclusive(51) trans_lock(50) trans_read(49) trans_write(48) trans_posted(47) trans_compressed_read(46) addr(45:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router} {MEMORY_ALIASING_DECODE} {0};add_instance {router_001} {altera_merlin_router};set_instance_parameter_value {router_001} {DESTINATION_ID} {0 };set_instance_parameter_value {router_001} {CHANNEL_ID} {1 };set_instance_parameter_value {router_001} {TYPE_OF_TRANSACTION} {both };set_instance_parameter_value {router_001} {START_ADDRESS} {0x0 };set_instance_parameter_value {router_001} {END_ADDRESS} {0x0 };set_instance_parameter_value {router_001} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router_001} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router_001} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router_001} {SPAN_OFFSET} {};set_instance_parameter_value {router_001} {PKT_ADDR_H} {45};set_instance_parameter_value {router_001} {PKT_ADDR_L} {36};set_instance_parameter_value {router_001} {PKT_PROTECTION_H} {72};set_instance_parameter_value {router_001} {PKT_PROTECTION_L} {70};set_instance_parameter_value {router_001} {PKT_DEST_ID_H} {68};set_instance_parameter_value {router_001} {PKT_DEST_ID_L} {67};set_instance_parameter_value {router_001} {PKT_TRANS_WRITE} {48};set_instance_parameter_value {router_001} {PKT_TRANS_READ} {49};set_instance_parameter_value {router_001} {ST_DATA_W} {82};set_instance_parameter_value {router_001} {ST_CHANNEL_W} {4};set_instance_parameter_value {router_001} {DECODER_TYPE} {1};set_instance_parameter_value {router_001} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_001} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_001} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_001} {DEFAULT_DESTID} {0};set_instance_parameter_value {router_001} {MERLIN_PACKET_FORMAT} {ori_burst_size(81:79) response_status(78:77) cache(76:73) protection(72:70) thread_id(69) dest_id(68:67) src_id(66:65) qos(64) begin_burst(63) data_sideband(62) addr_sideband(61) burst_type(60:59) burst_size(58:56) burstwrap(55) byte_cnt(54:52) trans_exclusive(51) trans_lock(50) trans_read(49) trans_write(48) trans_posted(47) trans_compressed_read(46) addr(45:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_001} {MEMORY_ALIASING_DECODE} {0};add_instance {router_002} {altera_merlin_router};set_instance_parameter_value {router_002} {DESTINATION_ID} {0 };set_instance_parameter_value {router_002} {CHANNEL_ID} {1 };set_instance_parameter_value {router_002} {TYPE_OF_TRANSACTION} {both };set_instance_parameter_value {router_002} {START_ADDRESS} {0x0 };set_instance_parameter_value {router_002} {END_ADDRESS} {0x0 };set_instance_parameter_value {router_002} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router_002} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router_002} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router_002} {SPAN_OFFSET} {};set_instance_parameter_value {router_002} {PKT_ADDR_H} {45};set_instance_parameter_value {router_002} {PKT_ADDR_L} {36};set_instance_parameter_value {router_002} {PKT_PROTECTION_H} {72};set_instance_parameter_value {router_002} {PKT_PROTECTION_L} {70};set_instance_parameter_value {router_002} {PKT_DEST_ID_H} {68};set_instance_parameter_value {router_002} {PKT_DEST_ID_L} {67};set_instance_parameter_value {router_002} {PKT_TRANS_WRITE} {48};set_instance_parameter_value {router_002} {PKT_TRANS_READ} {49};set_instance_parameter_value {router_002} {ST_DATA_W} {82};set_instance_parameter_value {router_002} {ST_CHANNEL_W} {4};set_instance_parameter_value {router_002} {DECODER_TYPE} {1};set_instance_parameter_value {router_002} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_002} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_002} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_002} {DEFAULT_DESTID} {0};set_instance_parameter_value {router_002} {MERLIN_PACKET_FORMAT} {ori_burst_size(81:79) response_status(78:77) cache(76:73) protection(72:70) thread_id(69) dest_id(68:67) src_id(66:65) qos(64) begin_burst(63) data_sideband(62) addr_sideband(61) burst_type(60:59) burst_size(58:56) burstwrap(55) byte_cnt(54:52) trans_exclusive(51) trans_lock(50) trans_read(49) trans_write(48) trans_posted(47) trans_compressed_read(46) addr(45:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_002} {MEMORY_ALIASING_DECODE} {0};add_instance {router_003} {altera_merlin_router};set_instance_parameter_value {router_003} {DESTINATION_ID} {0 };set_instance_parameter_value {router_003} {CHANNEL_ID} {1 };set_instance_parameter_value {router_003} {TYPE_OF_TRANSACTION} {both };set_instance_parameter_value {router_003} {START_ADDRESS} {0x0 };set_instance_parameter_value {router_003} {END_ADDRESS} {0x0 };set_instance_parameter_value {router_003} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router_003} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router_003} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router_003} {SPAN_OFFSET} {};set_instance_parameter_value {router_003} {PKT_ADDR_H} {45};set_instance_parameter_value {router_003} {PKT_ADDR_L} {36};set_instance_parameter_value {router_003} {PKT_PROTECTION_H} {72};set_instance_parameter_value {router_003} {PKT_PROTECTION_L} {70};set_instance_parameter_value {router_003} {PKT_DEST_ID_H} {68};set_instance_parameter_value {router_003} {PKT_DEST_ID_L} {67};set_instance_parameter_value {router_003} {PKT_TRANS_WRITE} {48};set_instance_parameter_value {router_003} {PKT_TRANS_READ} {49};set_instance_parameter_value {router_003} {ST_DATA_W} {82};set_instance_parameter_value {router_003} {ST_CHANNEL_W} {4};set_instance_parameter_value {router_003} {DECODER_TYPE} {1};set_instance_parameter_value {router_003} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_003} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_003} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_003} {DEFAULT_DESTID} {0};set_instance_parameter_value {router_003} {MERLIN_PACKET_FORMAT} {ori_burst_size(81:79) response_status(78:77) cache(76:73) protection(72:70) thread_id(69) dest_id(68:67) src_id(66:65) qos(64) begin_burst(63) data_sideband(62) addr_sideband(61) burst_type(60:59) burst_size(58:56) burstwrap(55) byte_cnt(54:52) trans_exclusive(51) trans_lock(50) trans_read(49) trans_write(48) trans_posted(47) trans_compressed_read(46) addr(45:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_003} {MEMORY_ALIASING_DECODE} {0};add_instance {router_004} {altera_merlin_router};set_instance_parameter_value {router_004} {DESTINATION_ID} {0 };set_instance_parameter_value {router_004} {CHANNEL_ID} {1 };set_instance_parameter_value {router_004} {TYPE_OF_TRANSACTION} {both };set_instance_parameter_value {router_004} {START_ADDRESS} {0x0 };set_instance_parameter_value {router_004} {END_ADDRESS} {0x0 };set_instance_parameter_value {router_004} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router_004} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router_004} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router_004} {SPAN_OFFSET} {};set_instance_parameter_value {router_004} {PKT_ADDR_H} {45};set_instance_parameter_value {router_004} {PKT_ADDR_L} {36};set_instance_parameter_value {router_004} {PKT_PROTECTION_H} {72};set_instance_parameter_value {router_004} {PKT_PROTECTION_L} {70};set_instance_parameter_value {router_004} {PKT_DEST_ID_H} {68};set_instance_parameter_value {router_004} {PKT_DEST_ID_L} {67};set_instance_parameter_value {router_004} {PKT_TRANS_WRITE} {48};set_instance_parameter_value {router_004} {PKT_TRANS_READ} {49};set_instance_parameter_value {router_004} {ST_DATA_W} {82};set_instance_parameter_value {router_004} {ST_CHANNEL_W} {4};set_instance_parameter_value {router_004} {DECODER_TYPE} {1};set_instance_parameter_value {router_004} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_004} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_004} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_004} {DEFAULT_DESTID} {0};set_instance_parameter_value {router_004} {MERLIN_PACKET_FORMAT} {ori_burst_size(81:79) response_status(78:77) cache(76:73) protection(72:70) thread_id(69) dest_id(68:67) src_id(66:65) qos(64) begin_burst(63) data_sideband(62) addr_sideband(61) burst_type(60:59) burst_size(58:56) burstwrap(55) byte_cnt(54:52) trans_exclusive(51) trans_lock(50) trans_read(49) trans_write(48) trans_posted(47) trans_compressed_read(46) addr(45:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_004} {MEMORY_ALIASING_DECODE} {0};add_instance {peripheral_bridge_m0_limiter} {altera_merlin_traffic_limiter};set_instance_parameter_value {peripheral_bridge_m0_limiter} {PKT_DEST_ID_H} {68};set_instance_parameter_value {peripheral_bridge_m0_limiter} {PKT_DEST_ID_L} {67};set_instance_parameter_value {peripheral_bridge_m0_limiter} {PKT_SRC_ID_H} {66};set_instance_parameter_value {peripheral_bridge_m0_limiter} {PKT_SRC_ID_L} {65};set_instance_parameter_value {peripheral_bridge_m0_limiter} {PKT_BYTE_CNT_H} {54};set_instance_parameter_value {peripheral_bridge_m0_limiter} {PKT_BYTE_CNT_L} {52};set_instance_parameter_value {peripheral_bridge_m0_limiter} {PKT_BYTEEN_H} {35};set_instance_parameter_value {peripheral_bridge_m0_limiter} {PKT_BYTEEN_L} {32};set_instance_parameter_value {peripheral_bridge_m0_limiter} {PKT_TRANS_POSTED} {47};set_instance_parameter_value {peripheral_bridge_m0_limiter} {PKT_TRANS_WRITE} {48};set_instance_parameter_value {peripheral_bridge_m0_limiter} {PKT_THREAD_ID_H} {69};set_instance_parameter_value {peripheral_bridge_m0_limiter} {PKT_THREAD_ID_L} {69};set_instance_parameter_value {peripheral_bridge_m0_limiter} {MAX_BURST_LENGTH} {1};set_instance_parameter_value {peripheral_bridge_m0_limiter} {MAX_OUTSTANDING_RESPONSES} {1};set_instance_parameter_value {peripheral_bridge_m0_limiter} {PIPELINED} {0};set_instance_parameter_value {peripheral_bridge_m0_limiter} {ST_DATA_W} {82};set_instance_parameter_value {peripheral_bridge_m0_limiter} {ST_CHANNEL_W} {4};set_instance_parameter_value {peripheral_bridge_m0_limiter} {VALID_WIDTH} {4};set_instance_parameter_value {peripheral_bridge_m0_limiter} {ENFORCE_ORDER} {1};set_instance_parameter_value {peripheral_bridge_m0_limiter} {PREVENT_HAZARDS} {0};set_instance_parameter_value {peripheral_bridge_m0_limiter} {SUPPORTS_POSTED_WRITES} {1};set_instance_parameter_value {peripheral_bridge_m0_limiter} {SUPPORTS_NONPOSTED_WRITES} {0};set_instance_parameter_value {peripheral_bridge_m0_limiter} {MERLIN_PACKET_FORMAT} {ori_burst_size(81:79) response_status(78:77) cache(76:73) protection(72:70) thread_id(69) dest_id(68:67) src_id(66:65) qos(64) begin_burst(63) data_sideband(62) addr_sideband(61) burst_type(60:59) burst_size(58:56) burstwrap(55) byte_cnt(54:52) trans_exclusive(51) trans_lock(50) trans_read(49) trans_write(48) trans_posted(47) trans_compressed_read(46) addr(45:36) byteen(35:32) data(31:0)};set_instance_parameter_value {peripheral_bridge_m0_limiter} {REORDER} {0};add_instance {cmd_demux} {altera_merlin_demultiplexer};set_instance_parameter_value {cmd_demux} {ST_DATA_W} {82};set_instance_parameter_value {cmd_demux} {ST_CHANNEL_W} {4};set_instance_parameter_value {cmd_demux} {NUM_OUTPUTS} {4};set_instance_parameter_value {cmd_demux} {VALID_WIDTH} {4};set_instance_parameter_value {cmd_demux} {MERLIN_PACKET_FORMAT} {ori_burst_size(81:79) response_status(78:77) cache(76:73) protection(72:70) thread_id(69) dest_id(68:67) src_id(66:65) qos(64) begin_burst(63) data_sideband(62) addr_sideband(61) burst_type(60:59) burst_size(58:56) burstwrap(55) byte_cnt(54:52) trans_exclusive(51) trans_lock(50) trans_read(49) trans_write(48) trans_posted(47) trans_compressed_read(46) addr(45:36) byteen(35:32) data(31:0)};add_instance {cmd_mux} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux} {ST_DATA_W} {82};set_instance_parameter_value {cmd_mux} {ST_CHANNEL_W} {4};set_instance_parameter_value {cmd_mux} {NUM_INPUTS} {1};set_instance_parameter_value {cmd_mux} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux} {PKT_TRANS_LOCK} {50};set_instance_parameter_value {cmd_mux} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {cmd_mux} {MERLIN_PACKET_FORMAT} {ori_burst_size(81:79) response_status(78:77) cache(76:73) protection(72:70) thread_id(69) dest_id(68:67) src_id(66:65) qos(64) begin_burst(63) data_sideband(62) addr_sideband(61) burst_type(60:59) burst_size(58:56) burstwrap(55) byte_cnt(54:52) trans_exclusive(51) trans_lock(50) trans_read(49) trans_write(48) trans_posted(47) trans_compressed_read(46) addr(45:36) byteen(35:32) data(31:0)};add_instance {cmd_mux_001} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux_001} {ST_DATA_W} {82};set_instance_parameter_value {cmd_mux_001} {ST_CHANNEL_W} {4};set_instance_parameter_value {cmd_mux_001} {NUM_INPUTS} {1};set_instance_parameter_value {cmd_mux_001} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux_001} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux_001} {PKT_TRANS_LOCK} {50};set_instance_parameter_value {cmd_mux_001} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux_001} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {cmd_mux_001} {MERLIN_PACKET_FORMAT} {ori_burst_size(81:79) response_status(78:77) cache(76:73) protection(72:70) thread_id(69) dest_id(68:67) src_id(66:65) qos(64) begin_burst(63) data_sideband(62) addr_sideband(61) burst_type(60:59) burst_size(58:56) burstwrap(55) byte_cnt(54:52) trans_exclusive(51) trans_lock(50) trans_read(49) trans_write(48) trans_posted(47) trans_compressed_read(46) addr(45:36) byteen(35:32) data(31:0)};add_instance {cmd_mux_002} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux_002} {ST_DATA_W} {82};set_instance_parameter_value {cmd_mux_002} {ST_CHANNEL_W} {4};set_instance_parameter_value {cmd_mux_002} {NUM_INPUTS} {1};set_instance_parameter_value {cmd_mux_002} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux_002} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux_002} {PKT_TRANS_LOCK} {50};set_instance_parameter_value {cmd_mux_002} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux_002} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {cmd_mux_002} {MERLIN_PACKET_FORMAT} {ori_burst_size(81:79) response_status(78:77) cache(76:73) protection(72:70) thread_id(69) dest_id(68:67) src_id(66:65) qos(64) begin_burst(63) data_sideband(62) addr_sideband(61) burst_type(60:59) burst_size(58:56) burstwrap(55) byte_cnt(54:52) trans_exclusive(51) trans_lock(50) trans_read(49) trans_write(48) trans_posted(47) trans_compressed_read(46) addr(45:36) byteen(35:32) data(31:0)};add_instance {cmd_mux_003} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux_003} {ST_DATA_W} {82};set_instance_parameter_value {cmd_mux_003} {ST_CHANNEL_W} {4};set_instance_parameter_value {cmd_mux_003} {NUM_INPUTS} {1};set_instance_parameter_value {cmd_mux_003} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux_003} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux_003} {PKT_TRANS_LOCK} {50};set_instance_parameter_value {cmd_mux_003} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux_003} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {cmd_mux_003} {MERLIN_PACKET_FORMAT} {ori_burst_size(81:79) response_status(78:77) cache(76:73) protection(72:70) thread_id(69) dest_id(68:67) src_id(66:65) qos(64) begin_burst(63) data_sideband(62) addr_sideband(61) burst_type(60:59) burst_size(58:56) burstwrap(55) byte_cnt(54:52) trans_exclusive(51) trans_lock(50) trans_read(49) trans_write(48) trans_posted(47) trans_compressed_read(46) addr(45:36) byteen(35:32) data(31:0)};add_instance {rsp_demux} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux} {ST_DATA_W} {82};set_instance_parameter_value {rsp_demux} {ST_CHANNEL_W} {4};set_instance_parameter_value {rsp_demux} {NUM_OUTPUTS} {1};set_instance_parameter_value {rsp_demux} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux} {MERLIN_PACKET_FORMAT} {ori_burst_size(81:79) response_status(78:77) cache(76:73) protection(72:70) thread_id(69) dest_id(68:67) src_id(66:65) qos(64) begin_burst(63) data_sideband(62) addr_sideband(61) burst_type(60:59) burst_size(58:56) burstwrap(55) byte_cnt(54:52) trans_exclusive(51) trans_lock(50) trans_read(49) trans_write(48) trans_posted(47) trans_compressed_read(46) addr(45:36) byteen(35:32) data(31:0)};add_instance {rsp_demux_001} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux_001} {ST_DATA_W} {82};set_instance_parameter_value {rsp_demux_001} {ST_CHANNEL_W} {4};set_instance_parameter_value {rsp_demux_001} {NUM_OUTPUTS} {1};set_instance_parameter_value {rsp_demux_001} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux_001} {MERLIN_PACKET_FORMAT} {ori_burst_size(81:79) response_status(78:77) cache(76:73) protection(72:70) thread_id(69) dest_id(68:67) src_id(66:65) qos(64) begin_burst(63) data_sideband(62) addr_sideband(61) burst_type(60:59) burst_size(58:56) burstwrap(55) byte_cnt(54:52) trans_exclusive(51) trans_lock(50) trans_read(49) trans_write(48) trans_posted(47) trans_compressed_read(46) addr(45:36) byteen(35:32) data(31:0)};add_instance {rsp_demux_002} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux_002} {ST_DATA_W} {82};set_instance_parameter_value {rsp_demux_002} {ST_CHANNEL_W} {4};set_instance_parameter_value {rsp_demux_002} {NUM_OUTPUTS} {1};set_instance_parameter_value {rsp_demux_002} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux_002} {MERLIN_PACKET_FORMAT} {ori_burst_size(81:79) response_status(78:77) cache(76:73) protection(72:70) thread_id(69) dest_id(68:67) src_id(66:65) qos(64) begin_burst(63) data_sideband(62) addr_sideband(61) burst_type(60:59) burst_size(58:56) burstwrap(55) byte_cnt(54:52) trans_exclusive(51) trans_lock(50) trans_read(49) trans_write(48) trans_posted(47) trans_compressed_read(46) addr(45:36) byteen(35:32) data(31:0)};add_instance {rsp_demux_003} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux_003} {ST_DATA_W} {82};set_instance_parameter_value {rsp_demux_003} {ST_CHANNEL_W} {4};set_instance_parameter_value {rsp_demux_003} {NUM_OUTPUTS} {1};set_instance_parameter_value {rsp_demux_003} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux_003} {MERLIN_PACKET_FORMAT} {ori_burst_size(81:79) response_status(78:77) cache(76:73) protection(72:70) thread_id(69) dest_id(68:67) src_id(66:65) qos(64) begin_burst(63) data_sideband(62) addr_sideband(61) burst_type(60:59) burst_size(58:56) burstwrap(55) byte_cnt(54:52) trans_exclusive(51) trans_lock(50) trans_read(49) trans_write(48) trans_posted(47) trans_compressed_read(46) addr(45:36) byteen(35:32) data(31:0)};add_instance {rsp_mux} {altera_merlin_multiplexer};set_instance_parameter_value {rsp_mux} {ST_DATA_W} {82};set_instance_parameter_value {rsp_mux} {ST_CHANNEL_W} {4};set_instance_parameter_value {rsp_mux} {NUM_INPUTS} {4};set_instance_parameter_value {rsp_mux} {PIPELINE_ARB} {0};set_instance_parameter_value {rsp_mux} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {rsp_mux} {PKT_TRANS_LOCK} {50};set_instance_parameter_value {rsp_mux} {ARBITRATION_SCHEME} {no-arb};set_instance_parameter_value {rsp_mux} {ARBITRATION_SHARES} {1 1 1 1 };set_instance_parameter_value {rsp_mux} {MERLIN_PACKET_FORMAT} {ori_burst_size(81:79) response_status(78:77) cache(76:73) protection(72:70) thread_id(69) dest_id(68:67) src_id(66:65) qos(64) begin_burst(63) data_sideband(62) addr_sideband(61) burst_type(60:59) burst_size(58:56) burstwrap(55) byte_cnt(54:52) trans_exclusive(51) trans_lock(50) trans_read(49) trans_write(48) trans_posted(47) trans_compressed_read(46) addr(45:36) byteen(35:32) data(31:0)};add_instance {peripheral_bridge_reset_reset_bridge} {altera_reset_bridge};set_instance_parameter_value {peripheral_bridge_reset_reset_bridge} {ACTIVE_LOW_RESET} {0};set_instance_parameter_value {peripheral_bridge_reset_reset_bridge} {SYNCHRONOUS_EDGES} {deassert};set_instance_parameter_value {peripheral_bridge_reset_reset_bridge} {NUM_RESET_OUTPUTS} {1};set_instance_parameter_value {peripheral_bridge_reset_reset_bridge} {USE_RESET_REQUEST} {0};add_instance {peri_clk_clk_clock_bridge} {altera_clock_bridge};set_instance_parameter_value {peri_clk_clk_clock_bridge} {EXPLICIT_CLOCK_RATE} {25000000};set_instance_parameter_value {peri_clk_clk_clock_bridge} {NUM_CLOCK_OUTPUTS} {1};add_connection {peripheral_bridge_m0_translator.avalon_universal_master_0} {peripheral_bridge_m0_agent.av} {avalon};set_connection_parameter_value {peripheral_bridge_m0_translator.avalon_universal_master_0/peripheral_bridge_m0_agent.av} {arbitrationPriority} {1};set_connection_parameter_value {peripheral_bridge_m0_translator.avalon_universal_master_0/peripheral_bridge_m0_agent.av} {baseAddress} {0x0000};set_connection_parameter_value {peripheral_bridge_m0_translator.avalon_universal_master_0/peripheral_bridge_m0_agent.av} {defaultConnection} {false};add_connection {sysid_control_slave_agent.m0} {sysid_control_slave_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {sysid_control_slave_agent.m0/sysid_control_slave_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {sysid_control_slave_agent.m0/sysid_control_slave_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {sysid_control_slave_agent.m0/sysid_control_slave_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {sysid_control_slave_agent.rf_source} {sysid_control_slave_agent_rsp_fifo.in} {avalon_streaming};add_connection {sysid_control_slave_agent_rsp_fifo.out} {sysid_control_slave_agent.rf_sink} {avalon_streaming};add_connection {sysid_control_slave_agent.rdata_fifo_src} {sysid_control_slave_agent.rdata_fifo_sink} {avalon_streaming};add_connection {cmd_mux.src} {sysid_control_slave_agent.cp} {avalon_streaming};preview_set_connection_tag {cmd_mux.src/sysid_control_slave_agent.cp} {qsys_mm.command};add_connection {vga_csr_agent.m0} {vga_csr_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {vga_csr_agent.m0/vga_csr_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {vga_csr_agent.m0/vga_csr_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {vga_csr_agent.m0/vga_csr_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {vga_csr_agent.rf_source} {vga_csr_agent_rsp_fifo.in} {avalon_streaming};add_connection {vga_csr_agent_rsp_fifo.out} {vga_csr_agent.rf_sink} {avalon_streaming};add_connection {vga_csr_agent.rdata_fifo_src} {vga_csr_agent.rdata_fifo_sink} {avalon_streaming};add_connection {cmd_mux_001.src} {vga_csr_agent.cp} {avalon_streaming};preview_set_connection_tag {cmd_mux_001.src/vga_csr_agent.cp} {qsys_mm.command};add_connection {led_s1_agent.m0} {led_s1_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {led_s1_agent.m0/led_s1_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {led_s1_agent.m0/led_s1_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {led_s1_agent.m0/led_s1_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {led_s1_agent.rf_source} {led_s1_agent_rsp_fifo.in} {avalon_streaming};add_connection {led_s1_agent_rsp_fifo.out} {led_s1_agent.rf_sink} {avalon_streaming};add_connection {led_s1_agent.rdata_fifo_src} {led_s1_agent.rdata_fifo_sink} {avalon_streaming};add_connection {cmd_mux_002.src} {led_s1_agent.cp} {avalon_streaming};preview_set_connection_tag {cmd_mux_002.src/led_s1_agent.cp} {qsys_mm.command};add_connection {cam_s1_agent.m0} {cam_s1_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {cam_s1_agent.m0/cam_s1_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {cam_s1_agent.m0/cam_s1_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {cam_s1_agent.m0/cam_s1_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {cam_s1_agent.rf_source} {cam_s1_agent_rsp_fifo.in} {avalon_streaming};add_connection {cam_s1_agent_rsp_fifo.out} {cam_s1_agent.rf_sink} {avalon_streaming};add_connection {cam_s1_agent.rdata_fifo_src} {cam_s1_agent.rdata_fifo_sink} {avalon_streaming};add_connection {cmd_mux_003.src} {cam_s1_agent.cp} {avalon_streaming};preview_set_connection_tag {cmd_mux_003.src/cam_s1_agent.cp} {qsys_mm.command};add_connection {peripheral_bridge_m0_agent.cp} {router.sink} {avalon_streaming};preview_set_connection_tag {peripheral_bridge_m0_agent.cp/router.sink} {qsys_mm.command};add_connection {sysid_control_slave_agent.rp} {router_001.sink} {avalon_streaming};preview_set_connection_tag {sysid_control_slave_agent.rp/router_001.sink} {qsys_mm.response};add_connection {router_001.src} {rsp_demux.sink} {avalon_streaming};preview_set_connection_tag {router_001.src/rsp_demux.sink} {qsys_mm.response};add_connection {vga_csr_agent.rp} {router_002.sink} {avalon_streaming};preview_set_connection_tag {vga_csr_agent.rp/router_002.sink} {qsys_mm.response};add_connection {router_002.src} {rsp_demux_001.sink} {avalon_streaming};preview_set_connection_tag {router_002.src/rsp_demux_001.sink} {qsys_mm.response};add_connection {led_s1_agent.rp} {router_003.sink} {avalon_streaming};preview_set_connection_tag {led_s1_agent.rp/router_003.sink} {qsys_mm.response};add_connection {router_003.src} {rsp_demux_002.sink} {avalon_streaming};preview_set_connection_tag {router_003.src/rsp_demux_002.sink} {qsys_mm.response};add_connection {cam_s1_agent.rp} {router_004.sink} {avalon_streaming};preview_set_connection_tag {cam_s1_agent.rp/router_004.sink} {qsys_mm.response};add_connection {router_004.src} {rsp_demux_003.sink} {avalon_streaming};preview_set_connection_tag {router_004.src/rsp_demux_003.sink} {qsys_mm.response};add_connection {router.src} {peripheral_bridge_m0_limiter.cmd_sink} {avalon_streaming};preview_set_connection_tag {router.src/peripheral_bridge_m0_limiter.cmd_sink} {qsys_mm.command};add_connection {peripheral_bridge_m0_limiter.cmd_src} {cmd_demux.sink} {avalon_streaming};preview_set_connection_tag {peripheral_bridge_m0_limiter.cmd_src/cmd_demux.sink} {qsys_mm.command};add_connection {rsp_mux.src} {peripheral_bridge_m0_limiter.rsp_sink} {avalon_streaming};preview_set_connection_tag {rsp_mux.src/peripheral_bridge_m0_limiter.rsp_sink} {qsys_mm.response};add_connection {peripheral_bridge_m0_limiter.rsp_src} {peripheral_bridge_m0_agent.rp} {avalon_streaming};preview_set_connection_tag {peripheral_bridge_m0_limiter.rsp_src/peripheral_bridge_m0_agent.rp} {qsys_mm.response};add_connection {cmd_demux.src0} {cmd_mux.sink0} {avalon_streaming};preview_set_connection_tag {cmd_demux.src0/cmd_mux.sink0} {qsys_mm.command};add_connection {cmd_demux.src1} {cmd_mux_001.sink0} {avalon_streaming};preview_set_connection_tag {cmd_demux.src1/cmd_mux_001.sink0} {qsys_mm.command};add_connection {cmd_demux.src2} {cmd_mux_002.sink0} {avalon_streaming};preview_set_connection_tag {cmd_demux.src2/cmd_mux_002.sink0} {qsys_mm.command};add_connection {cmd_demux.src3} {cmd_mux_003.sink0} {avalon_streaming};preview_set_connection_tag {cmd_demux.src3/cmd_mux_003.sink0} {qsys_mm.command};add_connection {rsp_demux.src0} {rsp_mux.sink0} {avalon_streaming};preview_set_connection_tag {rsp_demux.src0/rsp_mux.sink0} {qsys_mm.response};add_connection {rsp_demux_001.src0} {rsp_mux.sink1} {avalon_streaming};preview_set_connection_tag {rsp_demux_001.src0/rsp_mux.sink1} {qsys_mm.response};add_connection {rsp_demux_002.src0} {rsp_mux.sink2} {avalon_streaming};preview_set_connection_tag {rsp_demux_002.src0/rsp_mux.sink2} {qsys_mm.response};add_connection {rsp_demux_003.src0} {rsp_mux.sink3} {avalon_streaming};preview_set_connection_tag {rsp_demux_003.src0/rsp_mux.sink3} {qsys_mm.response};add_connection {peripheral_bridge_m0_limiter.cmd_valid} {cmd_demux.sink_valid} {avalon_streaming};add_connection {peripheral_bridge_reset_reset_bridge.out_reset} {peripheral_bridge_m0_translator.reset} {reset};add_connection {peripheral_bridge_reset_reset_bridge.out_reset} {sysid_control_slave_translator.reset} {reset};add_connection {peripheral_bridge_reset_reset_bridge.out_reset} {vga_csr_translator.reset} {reset};add_connection {peripheral_bridge_reset_reset_bridge.out_reset} {led_s1_translator.reset} {reset};add_connection {peripheral_bridge_reset_reset_bridge.out_reset} {cam_s1_translator.reset} {reset};add_connection {peripheral_bridge_reset_reset_bridge.out_reset} {peripheral_bridge_m0_agent.clk_reset} {reset};add_connection {peripheral_bridge_reset_reset_bridge.out_reset} {sysid_control_slave_agent.clk_reset} {reset};add_connection {peripheral_bridge_reset_reset_bridge.out_reset} {sysid_control_slave_agent_rsp_fifo.clk_reset} {reset};add_connection {peripheral_bridge_reset_reset_bridge.out_reset} {vga_csr_agent.clk_reset} {reset};add_connection {peripheral_bridge_reset_reset_bridge.out_reset} {vga_csr_agent_rsp_fifo.clk_reset} {reset};add_connection {peripheral_bridge_reset_reset_bridge.out_reset} {led_s1_agent.clk_reset} {reset};add_connection {peripheral_bridge_reset_reset_bridge.out_reset} {led_s1_agent_rsp_fifo.clk_reset} {reset};add_connection {peripheral_bridge_reset_reset_bridge.out_reset} {cam_s1_agent.clk_reset} {reset};add_connection {peripheral_bridge_reset_reset_bridge.out_reset} {cam_s1_agent_rsp_fifo.clk_reset} {reset};add_connection {peripheral_bridge_reset_reset_bridge.out_reset} {router.clk_reset} {reset};add_connection {peripheral_bridge_reset_reset_bridge.out_reset} {router_001.clk_reset} {reset};add_connection {peripheral_bridge_reset_reset_bridge.out_reset} {router_002.clk_reset} {reset};add_connection {peripheral_bridge_reset_reset_bridge.out_reset} {router_003.clk_reset} {reset};add_connection {peripheral_bridge_reset_reset_bridge.out_reset} {router_004.clk_reset} {reset};add_connection {peripheral_bridge_reset_reset_bridge.out_reset} {peripheral_bridge_m0_limiter.clk_reset} {reset};add_connection {peripheral_bridge_reset_reset_bridge.out_reset} {cmd_demux.clk_reset} {reset};add_connection {peripheral_bridge_reset_reset_bridge.out_reset} {cmd_mux.clk_reset} {reset};add_connection {peripheral_bridge_reset_reset_bridge.out_reset} {cmd_mux_001.clk_reset} {reset};add_connection {peripheral_bridge_reset_reset_bridge.out_reset} {cmd_mux_002.clk_reset} {reset};add_connection {peripheral_bridge_reset_reset_bridge.out_reset} {cmd_mux_003.clk_reset} {reset};add_connection {peripheral_bridge_reset_reset_bridge.out_reset} {rsp_demux.clk_reset} {reset};add_connection {peripheral_bridge_reset_reset_bridge.out_reset} {rsp_demux_001.clk_reset} {reset};add_connection {peripheral_bridge_reset_reset_bridge.out_reset} {rsp_demux_002.clk_reset} {reset};add_connection {peripheral_bridge_reset_reset_bridge.out_reset} {rsp_demux_003.clk_reset} {reset};add_connection {peripheral_bridge_reset_reset_bridge.out_reset} {rsp_mux.clk_reset} {reset};add_connection {peri_clk_clk_clock_bridge.out_clk} {peripheral_bridge_m0_translator.clk} {clock};add_connection {peri_clk_clk_clock_bridge.out_clk} {sysid_control_slave_translator.clk} {clock};add_connection {peri_clk_clk_clock_bridge.out_clk} {vga_csr_translator.clk} {clock};add_connection {peri_clk_clk_clock_bridge.out_clk} {led_s1_translator.clk} {clock};add_connection {peri_clk_clk_clock_bridge.out_clk} {cam_s1_translator.clk} {clock};add_connection {peri_clk_clk_clock_bridge.out_clk} {peripheral_bridge_m0_agent.clk} {clock};add_connection {peri_clk_clk_clock_bridge.out_clk} {sysid_control_slave_agent.clk} {clock};add_connection {peri_clk_clk_clock_bridge.out_clk} {sysid_control_slave_agent_rsp_fifo.clk} {clock};add_connection {peri_clk_clk_clock_bridge.out_clk} {vga_csr_agent.clk} {clock};add_connection {peri_clk_clk_clock_bridge.out_clk} {vga_csr_agent_rsp_fifo.clk} {clock};add_connection {peri_clk_clk_clock_bridge.out_clk} {led_s1_agent.clk} {clock};add_connection {peri_clk_clk_clock_bridge.out_clk} {led_s1_agent_rsp_fifo.clk} {clock};add_connection {peri_clk_clk_clock_bridge.out_clk} {cam_s1_agent.clk} {clock};add_connection {peri_clk_clk_clock_bridge.out_clk} {cam_s1_agent_rsp_fifo.clk} {clock};add_connection {peri_clk_clk_clock_bridge.out_clk} {router.clk} {clock};add_connection {peri_clk_clk_clock_bridge.out_clk} {router_001.clk} {clock};add_connection {peri_clk_clk_clock_bridge.out_clk} {router_002.clk} {clock};add_connection {peri_clk_clk_clock_bridge.out_clk} {router_003.clk} {clock};add_connection {peri_clk_clk_clock_bridge.out_clk} {router_004.clk} {clock};add_connection {peri_clk_clk_clock_bridge.out_clk} {peripheral_bridge_m0_limiter.clk} {clock};add_connection {peri_clk_clk_clock_bridge.out_clk} {cmd_demux.clk} {clock};add_connection {peri_clk_clk_clock_bridge.out_clk} {rsp_mux.clk} {clock};add_connection {peri_clk_clk_clock_bridge.out_clk} {cmd_mux.clk} {clock};add_connection {peri_clk_clk_clock_bridge.out_clk} {rsp_demux.clk} {clock};add_connection {peri_clk_clk_clock_bridge.out_clk} {cmd_mux_001.clk} {clock};add_connection {peri_clk_clk_clock_bridge.out_clk} {rsp_demux_001.clk} {clock};add_connection {peri_clk_clk_clock_bridge.out_clk} {cmd_mux_002.clk} {clock};add_connection {peri_clk_clk_clock_bridge.out_clk} {rsp_demux_002.clk} {clock};add_connection {peri_clk_clk_clock_bridge.out_clk} {cmd_mux_003.clk} {clock};add_connection {peri_clk_clk_clock_bridge.out_clk} {rsp_demux_003.clk} {clock};add_connection {peri_clk_clk_clock_bridge.out_clk} {peripheral_bridge_reset_reset_bridge.clk} {clock};add_interface {peri_clk_clk} {clock} {slave};set_interface_property {peri_clk_clk} {EXPORT_OF} {peri_clk_clk_clock_bridge.in_clk};add_interface {peripheral_bridge_reset_reset_bridge_in_reset} {reset} {slave};set_interface_property {peripheral_bridge_reset_reset_bridge_in_reset} {EXPORT_OF} {peripheral_bridge_reset_reset_bridge.in_reset};add_interface {peripheral_bridge_m0} {avalon} {slave};set_interface_property {peripheral_bridge_m0} {EXPORT_OF} {peripheral_bridge_m0_translator.avalon_anti_master_0};add_interface {cam_s1} {avalon} {master};set_interface_property {cam_s1} {EXPORT_OF} {cam_s1_translator.avalon_anti_slave_0};add_interface {led_s1} {avalon} {master};set_interface_property {led_s1} {EXPORT_OF} {led_s1_translator.avalon_anti_slave_0};add_interface {sysid_control_slave} {avalon} {master};set_interface_property {sysid_control_slave} {EXPORT_OF} {sysid_control_slave_translator.avalon_anti_slave_0};add_interface {vga_csr} {avalon} {master};set_interface_property {vga_csr} {EXPORT_OF} {vga_csr_translator.avalon_anti_slave_0};set_module_assignment {interconnect_id.cam.s1} {0};set_module_assignment {interconnect_id.led.s1} {1};set_module_assignment {interconnect_id.peripheral_bridge.m0} {0};set_module_assignment {interconnect_id.sysid.control_slave} {2};set_module_assignment {interconnect_id.vga.csr} {3};" />
  <generatedFiles>
   <file
       path="C:/PROJECT/PERIDOT/c72_ubshield/fpga/dvp_capture/c4e_dvp_core/synthesis/submodules/c4e_dvp_core_mm_interconnect_1.v"
       type="VERILOG" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="C:/PROJECT/PERIDOT/c72_ubshield/fpga/dvp_capture/c4e_dvp_core/synthesis/submodules/altera_merlin_master_translator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/PROJECT/PERIDOT/c72_ubshield/fpga/dvp_capture/c4e_dvp_core/synthesis/submodules/altera_merlin_slave_translator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/PROJECT/PERIDOT/c72_ubshield/fpga/dvp_capture/c4e_dvp_core/synthesis/submodules/altera_merlin_master_agent.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/PROJECT/PERIDOT/c72_ubshield/fpga/dvp_capture/c4e_dvp_core/synthesis/submodules/altera_merlin_slave_agent.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/PROJECT/PERIDOT/c72_ubshield/fpga/dvp_capture/c4e_dvp_core/synthesis/submodules/altera_merlin_burst_uncompressor.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/PROJECT/PERIDOT/c72_ubshield/fpga/dvp_capture/c4e_dvp_core/synthesis/submodules/altera_avalon_sc_fifo.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/PROJECT/PERIDOT/c72_ubshield/fpga/dvp_capture/c4e_dvp_core/synthesis/submodules/c4e_dvp_core_mm_interconnect_1_router.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/PROJECT/PERIDOT/c72_ubshield/fpga/dvp_capture/c4e_dvp_core/synthesis/submodules/c4e_dvp_core_mm_interconnect_1_router_001.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/PROJECT/PERIDOT/c72_ubshield/fpga/dvp_capture/c4e_dvp_core/synthesis/submodules/altera_merlin_traffic_limiter.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/PROJECT/PERIDOT/c72_ubshield/fpga/dvp_capture/c4e_dvp_core/synthesis/submodules/altera_merlin_reorder_memory.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/PROJECT/PERIDOT/c72_ubshield/fpga/dvp_capture/c4e_dvp_core/synthesis/submodules/altera_avalon_sc_fifo.v"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/PROJECT/PERIDOT/c72_ubshield/fpga/dvp_capture/c4e_dvp_core/synthesis/submodules/altera_avalon_st_pipeline_base.v"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/PROJECT/PERIDOT/c72_ubshield/fpga/dvp_capture/c4e_dvp_core/synthesis/submodules/c4e_dvp_core_mm_interconnect_1_cmd_demux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/PROJECT/PERIDOT/c72_ubshield/fpga/dvp_capture/c4e_dvp_core/synthesis/submodules/c4e_dvp_core_mm_interconnect_1_cmd_mux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/PROJECT/PERIDOT/c72_ubshield/fpga/dvp_capture/c4e_dvp_core/synthesis/submodules/altera_merlin_arbitrator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/PROJECT/PERIDOT/c72_ubshield/fpga/dvp_capture/c4e_dvp_core/synthesis/submodules/c4e_dvp_core_mm_interconnect_1_rsp_demux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/PROJECT/PERIDOT/c72_ubshield/fpga/dvp_capture/c4e_dvp_core/synthesis/submodules/c4e_dvp_core_mm_interconnect_1_rsp_mux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/PROJECT/PERIDOT/c72_ubshield/fpga/dvp_capture/c4e_dvp_core/synthesis/submodules/altera_merlin_arbitrator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/PROJECT/PERIDOT/c72_ubshield/fpga/dvp_capture/c4e_dvp_core/synthesis/submodules/c4e_dvp_core_mm_interconnect_0_avalon_st_adapter.v"
       type="VERILOG" />
   <file
       path="C:/PROJECT/PERIDOT/c72_ubshield/fpga/dvp_capture/c4e_dvp_core/synthesis/submodules/c4e_dvp_core_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="C:/develop/quartus/20.1le/ip/altera/merlin/altera_mm_interconnect/altera_mm_interconnect_hw.tcl" />
  </sourceFiles>
  <childSourceFiles>
   <file
       path="C:/develop/quartus/20.1le/ip/altera/merlin/altera_merlin_master_translator/altera_merlin_master_translator_hw.tcl" />
   <file
       path="C:/develop/quartus/20.1le/ip/altera/merlin/altera_merlin_slave_translator/altera_merlin_slave_translator_hw.tcl" />
   <file
       path="C:/develop/quartus/20.1le/ip/altera/merlin/altera_merlin_master_agent/altera_merlin_master_agent_hw.tcl" />
   <file
       path="C:/develop/quartus/20.1le/ip/altera/merlin/altera_merlin_slave_agent/altera_merlin_slave_agent_hw.tcl" />
   <file
       path="C:/develop/quartus/20.1le/ip/altera/sopc_builder_ip/altera_avalon_sc_fifo/altera_avalon_sc_fifo_hw.tcl" />
   <file
       path="C:/develop/quartus/20.1le/ip/altera/sopc_builder_ip/altera_avalon_sc_fifo/altera_avalon_sc_fifo.v" />
   <file
       path="C:/develop/quartus/20.1le/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
   <file
       path="C:/develop/quartus/20.1le/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
   <file
       path="C:/develop/quartus/20.1le/ip/altera/merlin/altera_merlin_traffic_limiter/altera_merlin_traffic_limiter_hw.tcl" />
   <file
       path="C:/develop/quartus/20.1le/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
   <file
       path="C:/develop/quartus/20.1le/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
   <file
       path="C:/develop/quartus/20.1le/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
   <file
       path="C:/develop/quartus/20.1le/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
   <file
       path="C:/develop/quartus/20.1le/ip/altera/avalon_st/altera_avalon_st_adapter/altera_avalon_st_adapter_hw.tcl" />
   <file
       path="C:/develop/quartus/20.1le/ip/altera/avalon_st/altera_avalon_st_error_adapter/avalon-st_error_adapter_hw.tcl" />
  </childSourceFiles>
  <instantiator instantiator="c4e_dvp_core" as="mm_interconnect_1" />
  <messages>
   <message level="Debug" culprit="c4e_dvp_core">queue size: 47 starting:altera_mm_interconnect "submodules/c4e_dvp_core_mm_interconnect_1"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>32</b> modules, <b>104</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>32</b> modules, <b>104</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>32</b> modules, <b>104</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>32</b> modules, <b>104</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>32</b> modules, <b>104</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>32</b> modules, <b>104</b> connections]]></message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter.clk_bridge_0">Timing: ELA:1/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter.rst_bridge_0">Timing: ELA:2/0.000s/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter.error_adapter_0">Timing: ELA:1/0.015s</message>
   <message level="Debug" culprit="avalon_st_adapter">Timing: COM:3/0.021s/0.032s</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter_001">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter_001.clk_bridge_0">Timing: ELA:1/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_001.rst_bridge_0">Timing: ELA:2/0.000s/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_001.error_adapter_0">Timing: ELA:1/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_001">Timing: COM:3/0.015s/0.016s</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter_002">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter_002.clk_bridge_0">Timing: ELA:1/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_002.rst_bridge_0">Timing: ELA:2/0.000s/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_002.error_adapter_0">Timing: ELA:1/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_002">Timing: COM:3/0.021s/0.031s</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter_003">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter_003.clk_bridge_0">Timing: ELA:1/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_003.rst_bridge_0">Timing: ELA:2/0.000s/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_003.error_adapter_0">Timing: ELA:1/0.016s</message>
   <message level="Debug" culprit="avalon_st_adapter_003">Timing: COM:3/0.021s/0.031s</message>
   <message
       level="Debug"
       culprit="com_altera_sopcmodel_transforms_avalonst_AvalonStreamingTransform"><![CDATA[After transform: <b>36</b> modules, <b>116</b> connections]]></message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_master_translator</b> "<b>submodules/altera_merlin_master_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_master_agent</b> "<b>submodules/altera_merlin_master_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_router</b> "<b>submodules/c4e_dvp_core_mm_interconnect_1_router</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_router</b> "<b>submodules/c4e_dvp_core_mm_interconnect_1_router_001</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_router</b> "<b>submodules/c4e_dvp_core_mm_interconnect_1_router_001</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_router</b> "<b>submodules/c4e_dvp_core_mm_interconnect_1_router_001</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_router</b> "<b>submodules/c4e_dvp_core_mm_interconnect_1_router_001</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_traffic_limiter</b> "<b>submodules/altera_merlin_traffic_limiter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/c4e_dvp_core_mm_interconnect_1_cmd_demux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/c4e_dvp_core_mm_interconnect_1_cmd_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/c4e_dvp_core_mm_interconnect_1_cmd_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/c4e_dvp_core_mm_interconnect_1_cmd_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/c4e_dvp_core_mm_interconnect_1_cmd_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/c4e_dvp_core_mm_interconnect_1_rsp_demux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/c4e_dvp_core_mm_interconnect_1_rsp_demux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/c4e_dvp_core_mm_interconnect_1_rsp_demux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/c4e_dvp_core_mm_interconnect_1_rsp_demux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/c4e_dvp_core_mm_interconnect_1_rsp_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/c4e_dvp_core_mm_interconnect_0_avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/c4e_dvp_core_mm_interconnect_0_avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/c4e_dvp_core_mm_interconnect_0_avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/c4e_dvp_core_mm_interconnect_0_avalon_st_adapter</b>"]]></message>
   <message level="Info" culprit="mm_interconnect_1"><![CDATA["<b>c4e_dvp_core</b>" instantiated <b>altera_mm_interconnect</b> "<b>mm_interconnect_1</b>"]]></message>
   <message level="Debug" culprit="c4e_dvp_core">queue size: 72 starting:altera_merlin_master_translator "submodules/altera_merlin_master_translator"</message>
   <message level="Info" culprit="uart_to_avmm_bridge_avm_translator"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_master_translator</b> "<b>uart_to_avmm_bridge_avm_translator</b>"]]></message>
   <message level="Debug" culprit="c4e_dvp_core">queue size: 69 starting:altera_merlin_slave_translator "submodules/altera_merlin_slave_translator"</message>
   <message level="Info" culprit="peripheral_bridge_s0_translator"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_slave_translator</b> "<b>peripheral_bridge_s0_translator</b>"]]></message>
   <message level="Debug" culprit="c4e_dvp_core">queue size: 67 starting:altera_merlin_master_agent "submodules/altera_merlin_master_agent"</message>
   <message level="Info" culprit="uart_to_avmm_bridge_avm_agent"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_master_agent</b> "<b>uart_to_avmm_bridge_avm_agent</b>"]]></message>
   <message level="Debug" culprit="c4e_dvp_core">queue size: 64 starting:altera_merlin_slave_agent "submodules/altera_merlin_slave_agent"</message>
   <message level="Info" culprit="peripheral_bridge_s0_agent"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_slave_agent</b> "<b>peripheral_bridge_s0_agent</b>"]]></message>
   <message level="Debug" culprit="c4e_dvp_core">queue size: 76 starting:altera_avalon_sc_fifo "submodules/altera_avalon_sc_fifo"</message>
   <message level="Info" culprit="sc_fifo_0"><![CDATA["<b>uart_to_avmm_bridge</b>" instantiated <b>altera_avalon_sc_fifo</b> "<b>sc_fifo_0</b>"]]></message>
   <message level="Debug" culprit="c4e_dvp_core">queue size: 23 starting:altera_merlin_router "submodules/c4e_dvp_core_mm_interconnect_1_router"</message>
   <message level="Info" culprit="router"><![CDATA["<b>mm_interconnect_1</b>" instantiated <b>altera_merlin_router</b> "<b>router</b>"]]></message>
   <message level="Debug" culprit="c4e_dvp_core">queue size: 22 starting:altera_merlin_router "submodules/c4e_dvp_core_mm_interconnect_1_router_001"</message>
   <message level="Info" culprit="router_001"><![CDATA["<b>mm_interconnect_1</b>" instantiated <b>altera_merlin_router</b> "<b>router_001</b>"]]></message>
   <message level="Debug" culprit="c4e_dvp_core">queue size: 53 starting:altera_merlin_traffic_limiter "submodules/altera_merlin_traffic_limiter"</message>
   <message level="Info" culprit="uart_to_avmm_bridge_avm_limiter"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_traffic_limiter</b> "<b>uart_to_avmm_bridge_avm_limiter</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>C:/PROJECT/PERIDOT/c72_ubshield/fpga/dvp_capture/c4e_dvp_core/synthesis/submodules/altera_avalon_sc_fifo.v</b>]]></message>
   <message level="Debug" culprit="c4e_dvp_core">queue size: 17 starting:altera_merlin_demultiplexer "submodules/c4e_dvp_core_mm_interconnect_1_cmd_demux"</message>
   <message level="Info" culprit="cmd_demux"><![CDATA["<b>mm_interconnect_1</b>" instantiated <b>altera_merlin_demultiplexer</b> "<b>cmd_demux</b>"]]></message>
   <message level="Debug" culprit="c4e_dvp_core">queue size: 16 starting:altera_merlin_multiplexer "submodules/c4e_dvp_core_mm_interconnect_1_cmd_mux"</message>
   <message level="Info" culprit="cmd_mux"><![CDATA["<b>mm_interconnect_1</b>" instantiated <b>altera_merlin_multiplexer</b> "<b>cmd_mux</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>C:/PROJECT/PERIDOT/c72_ubshield/fpga/dvp_capture/c4e_dvp_core/synthesis/submodules/altera_merlin_arbitrator.sv</b>]]></message>
   <message level="Debug" culprit="c4e_dvp_core">queue size: 12 starting:altera_merlin_demultiplexer "submodules/c4e_dvp_core_mm_interconnect_1_rsp_demux"</message>
   <message level="Info" culprit="rsp_demux"><![CDATA["<b>mm_interconnect_1</b>" instantiated <b>altera_merlin_demultiplexer</b> "<b>rsp_demux</b>"]]></message>
   <message level="Debug" culprit="c4e_dvp_core">queue size: 8 starting:altera_merlin_multiplexer "submodules/c4e_dvp_core_mm_interconnect_1_rsp_mux"</message>
   <message level="Info" culprit="rsp_mux"><![CDATA["<b>mm_interconnect_1</b>" instantiated <b>altera_merlin_multiplexer</b> "<b>rsp_mux</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>C:/PROJECT/PERIDOT/c72_ubshield/fpga/dvp_capture/c4e_dvp_core/synthesis/submodules/altera_merlin_arbitrator.sv</b>]]></message>
   <message level="Debug" culprit="c4e_dvp_core">queue size: 37 starting:altera_avalon_st_adapter "submodules/c4e_dvp_core_mm_interconnect_0_avalon_st_adapter"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>3</b> modules, <b>3</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Debug" culprit="avalon_st_adapter"><![CDATA["<b>avalon_st_adapter</b>" reuses <b>error_adapter</b> "<b>submodules/c4e_dvp_core_mm_interconnect_0_avalon_st_adapter_error_adapter_0</b>"]]></message>
   <message level="Info" culprit="avalon_st_adapter"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_avalon_st_adapter</b> "<b>avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="c4e_dvp_core">queue size: 1 starting:error_adapter "submodules/c4e_dvp_core_mm_interconnect_0_avalon_st_adapter_error_adapter_0"</message>
   <message level="Info" culprit="error_adapter_0"><![CDATA["<b>avalon_st_adapter</b>" instantiated <b>error_adapter</b> "<b>error_adapter_0</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_reset_controller:20.1:ADAPT_RESET_REQUEST=0,MIN_RST_ASSERTION_TIME=3,NUM_RESET_INPUTS=1,OUTPUT_RESET_SYNC_EDGES=deassert,RESET_REQUEST_PRESENT=0,RESET_REQ_EARLY_DSRT_TIME=1,RESET_REQ_WAIT_TIME=1,SYNC_DEPTH=2,USE_RESET_REQUEST_IN0=0,USE_RESET_REQUEST_IN1=0,USE_RESET_REQUEST_IN10=0,USE_RESET_REQUEST_IN11=0,USE_RESET_REQUEST_IN12=0,USE_RESET_REQUEST_IN13=0,USE_RESET_REQUEST_IN14=0,USE_RESET_REQUEST_IN15=0,USE_RESET_REQUEST_IN2=0,USE_RESET_REQUEST_IN3=0,USE_RESET_REQUEST_IN4=0,USE_RESET_REQUEST_IN5=0,USE_RESET_REQUEST_IN6=0,USE_RESET_REQUEST_IN7=0,USE_RESET_REQUEST_IN8=0,USE_RESET_REQUEST_IN9=0,USE_RESET_REQUEST_INPUT=0"
   instancePathKey="c4e_dvp_core:.:rst_controller"
   kind="altera_reset_controller"
   version="20.1"
   name="altera_reset_controller">
  <generatedFiles>
   <file
       path="C:/PROJECT/PERIDOT/c72_ubshield/fpga/dvp_capture/c4e_dvp_core/synthesis/submodules/altera_reset_controller.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/PROJECT/PERIDOT/c72_ubshield/fpga/dvp_capture/c4e_dvp_core/synthesis/submodules/altera_reset_synchronizer.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/PROJECT/PERIDOT/c72_ubshield/fpga/dvp_capture/c4e_dvp_core/synthesis/submodules/altera_reset_controller.sdc"
       type="SDC"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/develop/quartus/20.1le/ip/altera/merlin/altera_reset_controller/altera_reset_controller_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="c4e_dvp_core"
     as="rst_controller,rst_controller_001,rst_controller_002" />
  <messages>
   <message level="Debug" culprit="c4e_dvp_core">queue size: 80 starting:altera_reset_controller "submodules/altera_reset_controller"</message>
   <message level="Info" culprit="rst_controller"><![CDATA["<b>c4e_dvp_core</b>" instantiated <b>altera_reset_controller</b> "<b>rst_controller</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_avalon_packets_to_master:20.1:EXPORT_MASTER_SIGNALS=0,FAST_VER=0,FIFO_DEPTHS=2,FIFO_WIDTHU=1"
   instancePathKey="c4e_dvp_core:.:uart_to_avmm_bridge:.:packets_to_master_0"
   kind="altera_avalon_packets_to_master"
   version="20.1"
   name="altera_avalon_packets_to_master">
  <parameter name="EXPORT_MASTER_SIGNALS" value="0" />
  <parameter name="FAST_VER" value="0" />
  <parameter name="FIFO_WIDTHU" value="1" />
  <parameter name="FIFO_DEPTHS" value="2" />
  <generatedFiles>
   <file
       path="C:/PROJECT/PERIDOT/c72_ubshield/fpga/dvp_capture/c4e_dvp_core/synthesis/submodules/altera_avalon_packets_to_master.v"
       type="VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/develop/quartus/20.1le/ip/altera/sopc_builder_ip/altera_avalon_packets_to_master/altera_avalon_packets_to_master_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="c4e_dvp_core_uart_to_avmm_bridge"
     as="packets_to_master_0" />
  <messages>
   <message level="Debug" culprit="c4e_dvp_core">queue size: 77 starting:altera_avalon_packets_to_master "submodules/altera_avalon_packets_to_master"</message>
   <message level="Info" culprit="packets_to_master_0"><![CDATA["<b>uart_to_avmm_bridge</b>" instantiated <b>altera_avalon_packets_to_master</b> "<b>packets_to_master_0</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_avalon_sc_fifo:20.1:BITS_PER_SYMBOL=8,CHANNEL_WIDTH=0,EMPTY_LATENCY=3,ENABLE_EXPLICIT_MAXCHANNEL=false,ERROR_WIDTH=0,EXPLICIT_MAXCHANNEL=0,FIFO_DEPTH=256,SYMBOLS_PER_BEAT=1,USE_ALMOST_EMPTY_IF=0,USE_ALMOST_FULL_IF=0,USE_FILL_LEVEL=0,USE_MEMORY_BLOCKS=1,USE_PACKETS=0,USE_STORE_FORWARD=0"
   instancePathKey="c4e_dvp_core:.:uart_to_avmm_bridge:.:sc_fifo_0"
   kind="altera_avalon_sc_fifo"
   version="20.1"
   name="altera_avalon_sc_fifo">
  <parameter name="EXPLICIT_MAXCHANNEL" value="0" />
  <parameter name="ENABLE_EXPLICIT_MAXCHANNEL" value="false" />
  <generatedFiles>
   <file
       path="C:/PROJECT/PERIDOT/c72_ubshield/fpga/dvp_capture/c4e_dvp_core/synthesis/submodules/altera_avalon_sc_fifo.v"
       type="VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/develop/quartus/20.1le/ip/altera/sopc_builder_ip/altera_avalon_sc_fifo/altera_avalon_sc_fifo_hw.tcl" />
   <file
       path="C:/develop/quartus/20.1le/ip/altera/sopc_builder_ip/altera_avalon_sc_fifo/altera_avalon_sc_fifo.v" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="c4e_dvp_core_uart_to_avmm_bridge" as="sc_fifo_0" />
  <instantiator
     instantiator="c4e_dvp_core_mm_interconnect_0"
     as="peripheral_bridge_s0_agent_rsp_fifo,peripheral_bridge_s0_agent_rdata_fifo,sdram_s1_agent_rsp_fifo,sdram_s1_agent_rdata_fifo" />
  <instantiator
     instantiator="c4e_dvp_core_mm_interconnect_1"
     as="sysid_control_slave_agent_rsp_fifo,vga_csr_agent_rsp_fifo,led_s1_agent_rsp_fifo,cam_s1_agent_rsp_fifo" />
  <messages>
   <message level="Debug" culprit="c4e_dvp_core">queue size: 76 starting:altera_avalon_sc_fifo "submodules/altera_avalon_sc_fifo"</message>
   <message level="Info" culprit="sc_fifo_0"><![CDATA["<b>uart_to_avmm_bridge</b>" instantiated <b>altera_avalon_sc_fifo</b> "<b>sc_fifo_0</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_avalon_st_bytes_to_packets:20.1:CHANNEL_WIDTH=8,CHANNEL_WIDTH_DERIVED=8,ENCODING=0"
   instancePathKey="c4e_dvp_core:.:uart_to_avmm_bridge:.:st_bytes_to_packets_0"
   kind="altera_avalon_st_bytes_to_packets"
   version="20.1"
   name="altera_avalon_st_bytes_to_packets">
  <parameter name="CHANNEL_WIDTH_DERIVED" value="8" />
  <parameter name="ENCODING" value="0" />
  <parameter name="CHANNEL_WIDTH" value="8" />
  <generatedFiles>
   <file
       path="C:/PROJECT/PERIDOT/c72_ubshield/fpga/dvp_capture/c4e_dvp_core/synthesis/submodules/altera_avalon_st_bytes_to_packets.v"
       type="VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/develop/quartus/20.1le/ip/altera/sopc_builder_ip/altera_avalon_st_bytes_to_packets/altera_avalon_st_bytes_to_packets_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="c4e_dvp_core_uart_to_avmm_bridge"
     as="st_bytes_to_packets_0" />
  <messages>
   <message level="Debug" culprit="c4e_dvp_core">queue size: 75 starting:altera_avalon_st_bytes_to_packets "submodules/altera_avalon_st_bytes_to_packets"</message>
   <message level="Info" culprit="st_bytes_to_packets_0"><![CDATA["<b>uart_to_avmm_bridge</b>" instantiated <b>altera_avalon_st_bytes_to_packets</b> "<b>st_bytes_to_packets_0</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_avalon_st_packets_to_bytes:20.1:CHANNEL_WIDTH=8,CHANNEL_WIDTH_DERIVED=8,ENCODING=0"
   instancePathKey="c4e_dvp_core:.:uart_to_avmm_bridge:.:st_packets_to_bytes_0"
   kind="altera_avalon_st_packets_to_bytes"
   version="20.1"
   name="altera_avalon_st_packets_to_bytes">
  <parameter name="CHANNEL_WIDTH_DERIVED" value="8" />
  <parameter name="ENCODING" value="0" />
  <parameter name="CHANNEL_WIDTH" value="8" />
  <generatedFiles>
   <file
       path="C:/PROJECT/PERIDOT/c72_ubshield/fpga/dvp_capture/c4e_dvp_core/synthesis/submodules/altera_avalon_st_packets_to_bytes.v"
       type="VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/develop/quartus/20.1le/ip/altera/sopc_builder_ip/altera_avalon_st_packets_to_bytes/altera_avalon_st_packets_to_bytes_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="c4e_dvp_core_uart_to_avmm_bridge"
     as="st_packets_to_bytes_0" />
  <messages>
   <message level="Debug" culprit="c4e_dvp_core">queue size: 74 starting:altera_avalon_st_packets_to_bytes "submodules/altera_avalon_st_packets_to_bytes"</message>
   <message level="Info" culprit="st_packets_to_bytes_0"><![CDATA["<b>uart_to_avmm_bridge</b>" instantiated <b>altera_avalon_st_packets_to_bytes</b> "<b>st_packets_to_bytes_0</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="uart_to_bytes:1.0:CLOCK_FREQUENCY=100000000,UART_BAUDRATE=230400,UART_STOPBIT=1"
   instancePathKey="c4e_dvp_core:.:uart_to_avmm_bridge:.:uart_to_bytes_0"
   kind="uart_to_bytes"
   version="1.0"
   name="uart_to_bytes">
  <parameter name="UART_BAUDRATE" value="230400" />
  <parameter name="CLOCK_FREQUENCY" value="100000000" />
  <parameter name="UART_STOPBIT" value="1" />
  <generatedFiles>
   <file
       path="C:/PROJECT/PERIDOT/c72_ubshield/fpga/dvp_capture/c4e_dvp_core/synthesis/submodules/uart_module.v"
       type="VERILOG"
       attributes="TOP_LEVEL_FILE" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/PROJECT/PERIDOT/c72_ubshield/fpga/dvp_capture/ip/misc_hdl_module/hdl/uart_to_bytes_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="c4e_dvp_core_uart_to_avmm_bridge" as="uart_to_bytes_0" />
  <messages>
   <message level="Debug" culprit="c4e_dvp_core">queue size: 73 starting:uart_to_bytes "submodules/uart_to_bytes"</message>
   <message level="Info" culprit="uart_to_bytes_0"><![CDATA["<b>uart_to_avmm_bridge</b>" instantiated <b>uart_to_bytes</b> "<b>uart_to_bytes_0</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_avalon_st_adapter:20.1:AUTO_DEVICE=EP4CE6E22C8,AUTO_DEVICE_FAMILY=Cyclone IV E,AUTO_DEVICE_SPEEDGRADE=,inBitsPerSymbol=8,inChannelWidth=8,inDataWidth=8,inEmptyWidth=1,inErrorDescriptor=,inErrorWidth=0,inMaxChannel=255,inReadyLatency=0,inUseEmptyPort=0,inUsePackets=1,inUseReady=1,inUseValid=1,outChannelWidth=0,outDataWidth=8,outEmptyWidth=1,outErrorDescriptor=,outErrorWidth=0,outMaxChannel=0,outReadyLatency=0,outUseEmptyPort=0,outUseReady=1,outUseValid=1(altera_clock_bridge:20.1:DERIVED_CLOCK_RATE=0,EXPLICIT_CLOCK_RATE=0,NUM_CLOCK_OUTPUTS=1)(altera_reset_bridge:20.1:ACTIVE_LOW_RESET=0,AUTO_CLK_CLOCK_RATE=0,NUM_RESET_OUTPUTS=1,SYNCHRONOUS_EDGES=deassert,USE_RESET_REQUEST=0)(channel_adapter:20.1:inBitsPerSymbol=8,inChannelWidth=8,inErrorDescriptor=,inErrorWidth=0,inMaxChannel=255,inReadyLatency=0,inSymbolsPerBeat=1,inUseEmpty=false,inUseEmptyPort=NO,inUsePackets=true,inUseReady=true,outChannelWidth=0,outMaxChannel=0)(clock:20.1:)(clock:20.1:)(reset:20.1:)"
   instancePathKey="c4e_dvp_core:.:uart_to_avmm_bridge:.:avalon_st_adapter"
   kind="altera_avalon_st_adapter"
   version="20.1"
   name="c4e_dvp_core_uart_to_avmm_bridge_avalon_st_adapter">
  <parameter name="inUseValid" value="1" />
  <parameter name="inBitsPerSymbol" value="8" />
  <parameter name="outUseEmptyPort" value="0" />
  <parameter name="inChannelWidth" value="8" />
  <parameter name="outErrorWidth" value="0" />
  <parameter name="outUseValid" value="1" />
  <parameter name="outMaxChannel" value="0" />
  <parameter name="inErrorDescriptor" value="" />
  <parameter name="inUsePackets" value="1" />
  <parameter name="inErrorWidth" value="0" />
  <parameter name="inEmptyWidth" value="1" />
  <parameter name="inUseReady" value="1" />
  <parameter name="outReadyLatency" value="0" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone IV E" />
  <parameter name="outDataWidth" value="8" />
  <parameter name="AUTO_DEVICE_SPEEDGRADE" value="" />
  <parameter name="inUseEmptyPort" value="0" />
  <parameter name="outChannelWidth" value="0" />
  <parameter name="inMaxChannel" value="255" />
  <parameter name="outUseReady" value="1" />
  <parameter name="inReadyLatency" value="0" />
  <parameter name="AUTO_DEVICE" value="EP4CE6E22C8" />
  <parameter name="inDataWidth" value="8" />
  <parameter name="outErrorDescriptor" value="" />
  <parameter name="outEmptyWidth" value="1" />
  <generatedFiles>
   <file
       path="C:/PROJECT/PERIDOT/c72_ubshield/fpga/dvp_capture/c4e_dvp_core/synthesis/submodules/c4e_dvp_core_uart_to_avmm_bridge_avalon_st_adapter.v"
       type="VERILOG" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="C:/PROJECT/PERIDOT/c72_ubshield/fpga/dvp_capture/c4e_dvp_core/synthesis/submodules/c4e_dvp_core_uart_to_avmm_bridge_avalon_st_adapter_channel_adapter_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="C:/develop/quartus/20.1le/ip/altera/avalon_st/altera_avalon_st_adapter/altera_avalon_st_adapter_hw.tcl" />
  </sourceFiles>
  <childSourceFiles>
   <file
       path="C:/develop/quartus/20.1le/ip/altera/avalon_st/altera_avalon_st_channel_adapter/avalon-st_channel_adapter_hw.tcl" />
  </childSourceFiles>
  <instantiator
     instantiator="c4e_dvp_core_uart_to_avmm_bridge"
     as="avalon_st_adapter" />
  <messages>
   <message level="Debug" culprit="c4e_dvp_core">queue size: 72 starting:altera_avalon_st_adapter "submodules/c4e_dvp_core_uart_to_avmm_bridge_avalon_st_adapter"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>3</b> modules, <b>3</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Debug" culprit="avalon_st_adapter"><![CDATA["<b>avalon_st_adapter</b>" reuses <b>channel_adapter</b> "<b>submodules/c4e_dvp_core_uart_to_avmm_bridge_avalon_st_adapter_channel_adapter_0</b>"]]></message>
   <message level="Info" culprit="avalon_st_adapter"><![CDATA["<b>uart_to_avmm_bridge</b>" instantiated <b>altera_avalon_st_adapter</b> "<b>avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="c4e_dvp_core">queue size: 3 starting:channel_adapter "submodules/c4e_dvp_core_uart_to_avmm_bridge_avalon_st_adapter_channel_adapter_0"</message>
   <message level="Info" culprit="channel_adapter_0"><![CDATA["<b>avalon_st_adapter</b>" instantiated <b>channel_adapter</b> "<b>channel_adapter_0</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_avalon_st_adapter:20.1:AUTO_DEVICE=EP4CE6E22C8,AUTO_DEVICE_FAMILY=Cyclone IV E,AUTO_DEVICE_SPEEDGRADE=,inBitsPerSymbol=8,inChannelWidth=0,inDataWidth=8,inEmptyWidth=1,inErrorDescriptor=,inErrorWidth=0,inMaxChannel=0,inReadyLatency=0,inUseEmptyPort=0,inUsePackets=1,inUseReady=1,inUseValid=1,outChannelWidth=8,outDataWidth=8,outEmptyWidth=1,outErrorDescriptor=,outErrorWidth=0,outMaxChannel=255,outReadyLatency=0,outUseEmptyPort=0,outUseReady=1,outUseValid=1(altera_clock_bridge:20.1:DERIVED_CLOCK_RATE=0,EXPLICIT_CLOCK_RATE=0,NUM_CLOCK_OUTPUTS=1)(altera_reset_bridge:20.1:ACTIVE_LOW_RESET=0,AUTO_CLK_CLOCK_RATE=0,NUM_RESET_OUTPUTS=1,SYNCHRONOUS_EDGES=deassert,USE_RESET_REQUEST=0)(channel_adapter:20.1:inBitsPerSymbol=8,inChannelWidth=0,inErrorDescriptor=,inErrorWidth=0,inMaxChannel=0,inReadyLatency=0,inSymbolsPerBeat=1,inUseEmpty=false,inUseEmptyPort=NO,inUsePackets=true,inUseReady=true,outChannelWidth=8,outMaxChannel=255)(clock:20.1:)(clock:20.1:)(reset:20.1:)"
   instancePathKey="c4e_dvp_core:.:uart_to_avmm_bridge:.:avalon_st_adapter_001"
   kind="altera_avalon_st_adapter"
   version="20.1"
   name="c4e_dvp_core_uart_to_avmm_bridge_avalon_st_adapter_001">
  <parameter name="inUseValid" value="1" />
  <parameter name="inBitsPerSymbol" value="8" />
  <parameter name="outUseEmptyPort" value="0" />
  <parameter name="inChannelWidth" value="0" />
  <parameter name="outErrorWidth" value="0" />
  <parameter name="outUseValid" value="1" />
  <parameter name="outMaxChannel" value="255" />
  <parameter name="inErrorDescriptor" value="" />
  <parameter name="inUsePackets" value="1" />
  <parameter name="inErrorWidth" value="0" />
  <parameter name="inEmptyWidth" value="1" />
  <parameter name="inUseReady" value="1" />
  <parameter name="outReadyLatency" value="0" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone IV E" />
  <parameter name="outDataWidth" value="8" />
  <parameter name="AUTO_DEVICE_SPEEDGRADE" value="" />
  <parameter name="inUseEmptyPort" value="0" />
  <parameter name="outChannelWidth" value="8" />
  <parameter name="inMaxChannel" value="0" />
  <parameter name="outUseReady" value="1" />
  <parameter name="inReadyLatency" value="0" />
  <parameter name="AUTO_DEVICE" value="EP4CE6E22C8" />
  <parameter name="inDataWidth" value="8" />
  <parameter name="outErrorDescriptor" value="" />
  <parameter name="outEmptyWidth" value="1" />
  <generatedFiles>
   <file
       path="C:/PROJECT/PERIDOT/c72_ubshield/fpga/dvp_capture/c4e_dvp_core/synthesis/submodules/c4e_dvp_core_uart_to_avmm_bridge_avalon_st_adapter_001.v"
       type="VERILOG" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="C:/PROJECT/PERIDOT/c72_ubshield/fpga/dvp_capture/c4e_dvp_core/synthesis/submodules/c4e_dvp_core_uart_to_avmm_bridge_avalon_st_adapter_001_channel_adapter_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="C:/develop/quartus/20.1le/ip/altera/avalon_st/altera_avalon_st_adapter/altera_avalon_st_adapter_hw.tcl" />
  </sourceFiles>
  <childSourceFiles>
   <file
       path="C:/develop/quartus/20.1le/ip/altera/avalon_st/altera_avalon_st_channel_adapter/avalon-st_channel_adapter_hw.tcl" />
  </childSourceFiles>
  <instantiator
     instantiator="c4e_dvp_core_uart_to_avmm_bridge"
     as="avalon_st_adapter_001" />
  <messages>
   <message level="Debug" culprit="c4e_dvp_core">queue size: 72 starting:altera_avalon_st_adapter "submodules/c4e_dvp_core_uart_to_avmm_bridge_avalon_st_adapter_001"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>3</b> modules, <b>3</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Debug" culprit="avalon_st_adapter_001"><![CDATA["<b>avalon_st_adapter_001</b>" reuses <b>channel_adapter</b> "<b>submodules/c4e_dvp_core_uart_to_avmm_bridge_avalon_st_adapter_001_channel_adapter_0</b>"]]></message>
   <message level="Info" culprit="avalon_st_adapter_001"><![CDATA["<b>uart_to_avmm_bridge</b>" instantiated <b>altera_avalon_st_adapter</b> "<b>avalon_st_adapter_001</b>"]]></message>
   <message level="Debug" culprit="c4e_dvp_core">queue size: 2 starting:channel_adapter "submodules/c4e_dvp_core_uart_to_avmm_bridge_avalon_st_adapter_001_channel_adapter_0"</message>
   <message level="Info" culprit="channel_adapter_0"><![CDATA["<b>avalon_st_adapter_001</b>" instantiated <b>channel_adapter</b> "<b>channel_adapter_0</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_master_translator:20.1:AV_ADDRESSGROUP=0,AV_ADDRESS_SYMBOLS=1,AV_ADDRESS_W=32,AV_ALWAYSBURSTMAXBURST=0,AV_BITS_PER_SYMBOL=8,AV_BURSTBOUNDARIES=0,AV_BURSTCOUNT_SYMBOLS=0,AV_BURSTCOUNT_W=1,AV_BYTEENABLE_W=4,AV_CONSTANT_BURST_BEHAVIOR=0,AV_DATA_HOLD=0,AV_DATA_W=32,AV_INTERLEAVEBURSTS=0,AV_ISBIGENDIAN=0,AV_LINEWRAPBURSTS=0,AV_MAX_PENDING_READ_TRANSACTIONS=64,AV_READLATENCY=0,AV_READ_WAIT=1,AV_REGISTERINCOMINGSIGNALS=0,AV_REGISTEROUTGOINGSIGNALS=0,AV_SETUP_WAIT=0,AV_SYMBOLS_PER_WORD=4,AV_WRITE_WAIT=0,SYNC_RESET=0,UAV_ADDRESSGROUP=0,UAV_ADDRESS_W=32,UAV_BURSTCOUNT_W=3,UAV_CONSTANT_BURST_BEHAVIOR=0,USE_ADDRESS=1,USE_BEGINBURSTTRANSFER=0,USE_BEGINTRANSFER=0,USE_BURSTCOUNT=0,USE_BYTEENABLE=1,USE_CHIPSELECT=0,USE_CLKEN=0,USE_DEBUGACCESS=0,USE_LOCK=0,USE_READ=1,USE_READDATA=1,USE_READDATAVALID=1,USE_READRESPONSE=0,USE_WAITREQUEST=1,USE_WRITE=1,USE_WRITEDATA=1,USE_WRITERESPONSE=0"
   instancePathKey="c4e_dvp_core:.:mm_interconnect_0:.:uart_to_avmm_bridge_avm_translator"
   kind="altera_merlin_master_translator"
   version="20.1"
   name="altera_merlin_master_translator">
  <parameter name="SYNC_RESET" value="0" />
  <generatedFiles>
   <file
       path="C:/PROJECT/PERIDOT/c72_ubshield/fpga/dvp_capture/c4e_dvp_core/synthesis/submodules/altera_merlin_master_translator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/develop/quartus/20.1le/ip/altera/merlin/altera_merlin_master_translator/altera_merlin_master_translator_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="c4e_dvp_core_mm_interconnect_0"
     as="uart_to_avmm_bridge_avm_translator,vga_m1_translator,cam_m1_translator" />
  <instantiator
     instantiator="c4e_dvp_core_mm_interconnect_1"
     as="peripheral_bridge_m0_translator" />
  <messages>
   <message level="Debug" culprit="c4e_dvp_core">queue size: 72 starting:altera_merlin_master_translator "submodules/altera_merlin_master_translator"</message>
   <message level="Info" culprit="uart_to_avmm_bridge_avm_translator"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_master_translator</b> "<b>uart_to_avmm_bridge_avm_translator</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_slave_translator:20.1:AV_ADDRESSGROUP=0,AV_ADDRESS_SYMBOLS=1,AV_ADDRESS_W=10,AV_ALWAYSBURSTMAXBURST=0,AV_BITS_PER_SYMBOL=8,AV_BURSTBOUNDARIES=0,AV_BURSTCOUNT_SYMBOLS=0,AV_BURSTCOUNT_W=1,AV_BYTEENABLE_W=4,AV_CONSTANT_BURST_BEHAVIOR=0,AV_DATA_HOLD=0,AV_DATA_HOLD_CYCLES=0,AV_DATA_W=32,AV_INTERLEAVEBURSTS=0,AV_ISBIGENDIAN=0,AV_LINEWRAPBURSTS=0,AV_MAX_PENDING_READ_TRANSACTIONS=1,AV_MAX_PENDING_WRITE_TRANSACTIONS=0,AV_READLATENCY=0,AV_READ_WAIT=0,AV_READ_WAIT_CYCLES=0,AV_REGISTERINCOMINGSIGNALS=0,AV_REGISTEROUTGOINGSIGNALS=0,AV_REQUIRE_UNALIGNED_ADDRESSES=0,AV_SETUP_WAIT=0,AV_SETUP_WAIT_CYCLES=0,AV_SYMBOLS_PER_WORD=4,AV_TIMING_UNITS=1,AV_WRITE_WAIT=0,AV_WRITE_WAIT_CYCLES=0,CHIPSELECT_THROUGH_READLATENCY=0,CLOCK_RATE=25000000,UAV_ADDRESSGROUP=0,UAV_ADDRESS_W=32,UAV_BURSTCOUNT_W=3,UAV_BYTEENABLE_W=4,UAV_CONSTANT_BURST_BEHAVIOR=0,UAV_DATA_W=32,USE_ADDRESS=1,USE_AV_CLKEN=0,USE_BEGINBURSTTRANSFER=0,USE_BEGINTRANSFER=0,USE_BURSTCOUNT=1,USE_BYTEENABLE=1,USE_CHIPSELECT=0,USE_DEBUGACCESS=1,USE_LOCK=0,USE_OUTPUTENABLE=0,USE_READ=1,USE_READDATA=1,USE_READDATAVALID=1,USE_READRESPONSE=0,USE_UAV_CLKEN=0,USE_WAITREQUEST=1,USE_WRITE=1,USE_WRITEBYTEENABLE=0,USE_WRITEDATA=1,USE_WRITERESPONSE=0"
   instancePathKey="c4e_dvp_core:.:mm_interconnect_0:.:peripheral_bridge_s0_translator"
   kind="altera_merlin_slave_translator"
   version="20.1"
   name="altera_merlin_slave_translator">
  <generatedFiles>
   <file
       path="C:/PROJECT/PERIDOT/c72_ubshield/fpga/dvp_capture/c4e_dvp_core/synthesis/submodules/altera_merlin_slave_translator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/develop/quartus/20.1le/ip/altera/merlin/altera_merlin_slave_translator/altera_merlin_slave_translator_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="c4e_dvp_core_mm_interconnect_0"
     as="peripheral_bridge_s0_translator,sdram_s1_translator" />
  <instantiator
     instantiator="c4e_dvp_core_mm_interconnect_1"
     as="sysid_control_slave_translator,vga_csr_translator,led_s1_translator,cam_s1_translator" />
  <messages>
   <message level="Debug" culprit="c4e_dvp_core">queue size: 69 starting:altera_merlin_slave_translator "submodules/altera_merlin_slave_translator"</message>
   <message level="Info" culprit="peripheral_bridge_s0_translator"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_slave_translator</b> "<b>peripheral_bridge_s0_translator</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_master_agent:20.1:ADDR_MAP=&lt;?xml version=&quot;1.0&quot; encoding=&quot;UTF-8&quot;?&gt;
&lt;address_map&gt;
 &lt;slave
   id=&quot;0&quot;
   name=&quot;peripheral_bridge_s0_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000010000000&quot;
   end=&quot;0x00000000010000400&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;1&quot;
   name=&quot;sdram_s1_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000000000&quot;
   end=&quot;0x00000000002000000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
&lt;/address_map&gt;
,AV_BURSTBOUNDARIES=0,AV_BURSTCOUNT_W=3,AV_LINEWRAPBURSTS=0,BURSTWRAP_VALUE=1,CACHE_VALUE=0,ID=1,MERLIN_PACKET_FORMAT=ori_burst_size(111:109) response_status(108:107) cache(106:103) protection(102:100) thread_id(99) dest_id(98:97) src_id(96:95) qos(94) begin_burst(93) data_sideband(92) addr_sideband(91) burst_type(90:89) burst_size(88:86) burstwrap(85) byte_cnt(84:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),PKT_ADDR_H=67,PKT_ADDR_L=36,PKT_ADDR_SIDEBAND_H=91,PKT_ADDR_SIDEBAND_L=91,PKT_BEGIN_BURST=93,PKT_BURSTWRAP_H=85,PKT_BURSTWRAP_L=85,PKT_BURST_SIZE_H=88,PKT_BURST_SIZE_L=86,PKT_BURST_TYPE_H=90,PKT_BURST_TYPE_L=89,PKT_BYTEEN_H=35,PKT_BYTEEN_L=32,PKT_BYTE_CNT_H=84,PKT_BYTE_CNT_L=74,PKT_CACHE_H=106,PKT_CACHE_L=103,PKT_DATA_H=31,PKT_DATA_L=0,PKT_DATA_SIDEBAND_H=92,PKT_DATA_SIDEBAND_L=92,PKT_DEST_ID_H=98,PKT_DEST_ID_L=97,PKT_ORI_BURST_SIZE_H=111,PKT_ORI_BURST_SIZE_L=109,PKT_PROTECTION_H=102,PKT_PROTECTION_L=100,PKT_QOS_H=94,PKT_QOS_L=94,PKT_RESPONSE_STATUS_H=108,PKT_RESPONSE_STATUS_L=107,PKT_SRC_ID_H=96,PKT_SRC_ID_L=95,PKT_THREAD_ID_H=99,PKT_THREAD_ID_L=99,PKT_TRANS_COMPRESSED_READ=68,PKT_TRANS_EXCLUSIVE=73,PKT_TRANS_LOCK=72,PKT_TRANS_POSTED=69,PKT_TRANS_READ=71,PKT_TRANS_WRITE=70,SECURE_ACCESS_BIT=1,ST_CHANNEL_W=3,ST_DATA_W=112,SUPPRESS_0_BYTEEN_RSP=0,USE_READRESPONSE=0,USE_WRITERESPONSE=0"
   instancePathKey="c4e_dvp_core:.:mm_interconnect_0:.:uart_to_avmm_bridge_avm_agent"
   kind="altera_merlin_master_agent"
   version="20.1"
   name="altera_merlin_master_agent">
  <generatedFiles>
   <file
       path="C:/PROJECT/PERIDOT/c72_ubshield/fpga/dvp_capture/c4e_dvp_core/synthesis/submodules/altera_merlin_master_agent.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/develop/quartus/20.1le/ip/altera/merlin/altera_merlin_master_agent/altera_merlin_master_agent_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="c4e_dvp_core_mm_interconnect_0"
     as="uart_to_avmm_bridge_avm_agent,vga_m1_agent,cam_m1_agent" />
  <instantiator
     instantiator="c4e_dvp_core_mm_interconnect_1"
     as="peripheral_bridge_m0_agent" />
  <messages>
   <message level="Debug" culprit="c4e_dvp_core">queue size: 67 starting:altera_merlin_master_agent "submodules/altera_merlin_master_agent"</message>
   <message level="Info" culprit="uart_to_avmm_bridge_avm_agent"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_master_agent</b> "<b>uart_to_avmm_bridge_avm_agent</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_slave_agent:20.1:AVS_BURSTCOUNT_SYMBOLS=0,AVS_BURSTCOUNT_W=3,AV_LINEWRAPBURSTS=0,ECC_ENABLE=0,ID=0,MAX_BURSTWRAP=1,MAX_BYTE_CNT=4,MERLIN_PACKET_FORMAT=ori_burst_size(111:109) response_status(108:107) cache(106:103) protection(102:100) thread_id(99) dest_id(98:97) src_id(96:95) qos(94) begin_burst(93) data_sideband(92) addr_sideband(91) burst_type(90:89) burst_size(88:86) burstwrap(85) byte_cnt(84:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),PKT_ADDR_H=67,PKT_ADDR_L=36,PKT_BEGIN_BURST=93,PKT_BURSTWRAP_H=85,PKT_BURSTWRAP_L=85,PKT_BURST_SIZE_H=88,PKT_BURST_SIZE_L=86,PKT_BYTEEN_H=35,PKT_BYTEEN_L=32,PKT_BYTE_CNT_H=84,PKT_BYTE_CNT_L=74,PKT_DATA_H=31,PKT_DATA_L=0,PKT_DEST_ID_H=98,PKT_DEST_ID_L=97,PKT_ORI_BURST_SIZE_H=111,PKT_ORI_BURST_SIZE_L=109,PKT_PROTECTION_H=102,PKT_PROTECTION_L=100,PKT_RESPONSE_STATUS_H=108,PKT_RESPONSE_STATUS_L=107,PKT_SRC_ID_H=96,PKT_SRC_ID_L=95,PKT_SYMBOL_W=8,PKT_TRANS_COMPRESSED_READ=68,PKT_TRANS_LOCK=72,PKT_TRANS_POSTED=69,PKT_TRANS_READ=71,PKT_TRANS_WRITE=70,PREVENT_FIFO_OVERFLOW=1,ST_CHANNEL_W=3,ST_DATA_W=112,SUPPRESS_0_BYTEEN_CMD=0,USE_READRESPONSE=0,USE_WRITERESPONSE=0"
   instancePathKey="c4e_dvp_core:.:mm_interconnect_0:.:peripheral_bridge_s0_agent"
   kind="altera_merlin_slave_agent"
   version="20.1"
   name="altera_merlin_slave_agent">
  <generatedFiles>
   <file
       path="C:/PROJECT/PERIDOT/c72_ubshield/fpga/dvp_capture/c4e_dvp_core/synthesis/submodules/altera_merlin_slave_agent.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/PROJECT/PERIDOT/c72_ubshield/fpga/dvp_capture/c4e_dvp_core/synthesis/submodules/altera_merlin_burst_uncompressor.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/develop/quartus/20.1le/ip/altera/merlin/altera_merlin_slave_agent/altera_merlin_slave_agent_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="c4e_dvp_core_mm_interconnect_0"
     as="peripheral_bridge_s0_agent,sdram_s1_agent" />
  <instantiator
     instantiator="c4e_dvp_core_mm_interconnect_1"
     as="sysid_control_slave_agent,vga_csr_agent,led_s1_agent,cam_s1_agent" />
  <messages>
   <message level="Debug" culprit="c4e_dvp_core">queue size: 64 starting:altera_merlin_slave_agent "submodules/altera_merlin_slave_agent"</message>
   <message level="Info" culprit="peripheral_bridge_s0_agent"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_slave_agent</b> "<b>peripheral_bridge_s0_agent</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_router:20.1:CHANNEL_ID=10,01,DECODER_TYPE=0,DEFAULT_CHANNEL=1,DEFAULT_DESTID=1,DEFAULT_RD_CHANNEL=-1,DEFAULT_WR_CHANNEL=-1,DESTINATION_ID=1,0,END_ADDRESS=0x2000000,0x10000400,MEMORY_ALIASING_DECODE=0,MERLIN_PACKET_FORMAT=ori_burst_size(111:109) response_status(108:107) cache(106:103) protection(102:100) thread_id(99) dest_id(98:97) src_id(96:95) qos(94) begin_burst(93) data_sideband(92) addr_sideband(91) burst_type(90:89) burst_size(88:86) burstwrap(85) byte_cnt(84:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NON_SECURED_TAG=1,1,PKT_ADDR_H=67,PKT_ADDR_L=36,PKT_DEST_ID_H=98,PKT_DEST_ID_L=97,PKT_PROTECTION_H=102,PKT_PROTECTION_L=100,PKT_TRANS_READ=71,PKT_TRANS_WRITE=70,SECURED_RANGE_LIST=0,0,SECURED_RANGE_PAIRS=0,0,SLAVES_INFO=1:10:0x0:0x2000000:both:1:0:0:1,0:01:0x10000000:0x10000400:both:1:0:0:1,SPAN_OFFSET=,START_ADDRESS=0x0,0x10000000,ST_CHANNEL_W=3,ST_DATA_W=112,TYPE_OF_TRANSACTION=both,both"
   instancePathKey="c4e_dvp_core:.:mm_interconnect_0:.:router"
   kind="altera_merlin_router"
   version="20.1"
   name="c4e_dvp_core_mm_interconnect_0_router">
  <parameter name="ST_CHANNEL_W" value="3" />
  <parameter name="DEFAULT_WR_CHANNEL" value="-1" />
  <parameter name="PKT_TRANS_READ" value="71" />
  <parameter name="START_ADDRESS" value="0x0,0x10000000" />
  <parameter name="DEFAULT_CHANNEL" value="1" />
  <parameter name="MEMORY_ALIASING_DECODE" value="0" />
  <parameter
     name="SLAVES_INFO"
     value="1:10:0x0:0x2000000:both:1:0:0:1,0:01:0x10000000:0x10000400:both:1:0:0:1" />
  <parameter name="DEFAULT_RD_CHANNEL" value="-1" />
  <parameter name="PKT_ADDR_H" value="67" />
  <parameter name="PKT_DEST_ID_H" value="98" />
  <parameter name="PKT_ADDR_L" value="36" />
  <parameter name="PKT_DEST_ID_L" value="97" />
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="ori_burst_size(111:109) response_status(108:107) cache(106:103) protection(102:100) thread_id(99) dest_id(98:97) src_id(96:95) qos(94) begin_burst(93) data_sideband(92) addr_sideband(91) burst_type(90:89) burst_size(88:86) burstwrap(85) byte_cnt(84:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)" />
  <parameter name="CHANNEL_ID" value="10,01" />
  <parameter name="TYPE_OF_TRANSACTION" value="both,both" />
  <parameter name="SECURED_RANGE_PAIRS" value="0,0" />
  <parameter name="SPAN_OFFSET" value="" />
  <parameter name="ST_DATA_W" value="112" />
  <parameter name="SECURED_RANGE_LIST" value="0,0" />
  <parameter name="DECODER_TYPE" value="0" />
  <parameter name="PKT_PROTECTION_H" value="102" />
  <parameter name="END_ADDRESS" value="0x2000000,0x10000400" />
  <parameter name="PKT_PROTECTION_L" value="100" />
  <parameter name="PKT_TRANS_WRITE" value="70" />
  <parameter name="DEFAULT_DESTID" value="1" />
  <parameter name="DESTINATION_ID" value="1,0" />
  <parameter name="NON_SECURED_TAG" value="1,1" />
  <generatedFiles>
   <file
       path="C:/PROJECT/PERIDOT/c72_ubshield/fpga/dvp_capture/c4e_dvp_core/synthesis/submodules/c4e_dvp_core_mm_interconnect_0_router.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/develop/quartus/20.1le/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="c4e_dvp_core_mm_interconnect_0" as="router" />
  <messages>
   <message level="Debug" culprit="c4e_dvp_core">queue size: 58 starting:altera_merlin_router "submodules/c4e_dvp_core_mm_interconnect_0_router"</message>
   <message level="Info" culprit="router"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_router</b> "<b>router</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_router:20.1:CHANNEL_ID=1,DECODER_TYPE=0,DEFAULT_CHANNEL=0,DEFAULT_DESTID=1,DEFAULT_RD_CHANNEL=-1,DEFAULT_WR_CHANNEL=-1,DESTINATION_ID=1,END_ADDRESS=0x2000000,MEMORY_ALIASING_DECODE=0,MERLIN_PACKET_FORMAT=ori_burst_size(111:109) response_status(108:107) cache(106:103) protection(102:100) thread_id(99) dest_id(98:97) src_id(96:95) qos(94) begin_burst(93) data_sideband(92) addr_sideband(91) burst_type(90:89) burst_size(88:86) burstwrap(85) byte_cnt(84:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NON_SECURED_TAG=1,PKT_ADDR_H=67,PKT_ADDR_L=36,PKT_DEST_ID_H=98,PKT_DEST_ID_L=97,PKT_PROTECTION_H=102,PKT_PROTECTION_L=100,PKT_TRANS_READ=71,PKT_TRANS_WRITE=70,SECURED_RANGE_LIST=0,SECURED_RANGE_PAIRS=0,SLAVES_INFO=1:1:0x0:0x2000000:both:1:0:0:1,SPAN_OFFSET=,START_ADDRESS=0x0,ST_CHANNEL_W=3,ST_DATA_W=112,TYPE_OF_TRANSACTION=both"
   instancePathKey="c4e_dvp_core:.:mm_interconnect_0:.:router_001"
   kind="altera_merlin_router"
   version="20.1"
   name="c4e_dvp_core_mm_interconnect_0_router_001">
  <parameter name="ST_CHANNEL_W" value="3" />
  <parameter name="DEFAULT_WR_CHANNEL" value="-1" />
  <parameter name="PKT_TRANS_READ" value="71" />
  <parameter name="START_ADDRESS" value="0x0" />
  <parameter name="DEFAULT_CHANNEL" value="0" />
  <parameter name="MEMORY_ALIASING_DECODE" value="0" />
  <parameter name="SLAVES_INFO" value="1:1:0x0:0x2000000:both:1:0:0:1" />
  <parameter name="DEFAULT_RD_CHANNEL" value="-1" />
  <parameter name="PKT_ADDR_H" value="67" />
  <parameter name="PKT_DEST_ID_H" value="98" />
  <parameter name="PKT_ADDR_L" value="36" />
  <parameter name="PKT_DEST_ID_L" value="97" />
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="ori_burst_size(111:109) response_status(108:107) cache(106:103) protection(102:100) thread_id(99) dest_id(98:97) src_id(96:95) qos(94) begin_burst(93) data_sideband(92) addr_sideband(91) burst_type(90:89) burst_size(88:86) burstwrap(85) byte_cnt(84:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)" />
  <parameter name="CHANNEL_ID" value="1" />
  <parameter name="TYPE_OF_TRANSACTION" value="both" />
  <parameter name="SECURED_RANGE_PAIRS" value="0" />
  <parameter name="SPAN_OFFSET" value="" />
  <parameter name="ST_DATA_W" value="112" />
  <parameter name="SECURED_RANGE_LIST" value="0" />
  <parameter name="DECODER_TYPE" value="0" />
  <parameter name="PKT_PROTECTION_H" value="102" />
  <parameter name="END_ADDRESS" value="0x2000000" />
  <parameter name="PKT_PROTECTION_L" value="100" />
  <parameter name="PKT_TRANS_WRITE" value="70" />
  <parameter name="DEFAULT_DESTID" value="1" />
  <parameter name="DESTINATION_ID" value="1" />
  <parameter name="NON_SECURED_TAG" value="1" />
  <generatedFiles>
   <file
       path="C:/PROJECT/PERIDOT/c72_ubshield/fpga/dvp_capture/c4e_dvp_core/synthesis/submodules/c4e_dvp_core_mm_interconnect_0_router_001.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/develop/quartus/20.1le/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="c4e_dvp_core_mm_interconnect_0"
     as="router_001,router_002" />
  <messages>
   <message level="Debug" culprit="c4e_dvp_core">queue size: 57 starting:altera_merlin_router "submodules/c4e_dvp_core_mm_interconnect_0_router_001"</message>
   <message level="Info" culprit="router_001"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_router</b> "<b>router_001</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_router:20.1:CHANNEL_ID=1,DECODER_TYPE=1,DEFAULT_CHANNEL=0,DEFAULT_DESTID=1,DEFAULT_RD_CHANNEL=-1,DEFAULT_WR_CHANNEL=-1,DESTINATION_ID=1,END_ADDRESS=0x0,MEMORY_ALIASING_DECODE=0,MERLIN_PACKET_FORMAT=ori_burst_size(111:109) response_status(108:107) cache(106:103) protection(102:100) thread_id(99) dest_id(98:97) src_id(96:95) qos(94) begin_burst(93) data_sideband(92) addr_sideband(91) burst_type(90:89) burst_size(88:86) burstwrap(85) byte_cnt(84:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NON_SECURED_TAG=1,PKT_ADDR_H=67,PKT_ADDR_L=36,PKT_DEST_ID_H=98,PKT_DEST_ID_L=97,PKT_PROTECTION_H=102,PKT_PROTECTION_L=100,PKT_TRANS_READ=71,PKT_TRANS_WRITE=70,SECURED_RANGE_LIST=0,SECURED_RANGE_PAIRS=0,SLAVES_INFO=1:1:0x0:0x0:both:1:0:0:1,SPAN_OFFSET=,START_ADDRESS=0x0,ST_CHANNEL_W=3,ST_DATA_W=112,TYPE_OF_TRANSACTION=both"
   instancePathKey="c4e_dvp_core:.:mm_interconnect_0:.:router_003"
   kind="altera_merlin_router"
   version="20.1"
   name="c4e_dvp_core_mm_interconnect_0_router_003">
  <parameter name="ST_CHANNEL_W" value="3" />
  <parameter name="DEFAULT_WR_CHANNEL" value="-1" />
  <parameter name="PKT_TRANS_READ" value="71" />
  <parameter name="START_ADDRESS" value="0x0" />
  <parameter name="DEFAULT_CHANNEL" value="0" />
  <parameter name="MEMORY_ALIASING_DECODE" value="0" />
  <parameter name="SLAVES_INFO" value="1:1:0x0:0x0:both:1:0:0:1" />
  <parameter name="DEFAULT_RD_CHANNEL" value="-1" />
  <parameter name="PKT_ADDR_H" value="67" />
  <parameter name="PKT_DEST_ID_H" value="98" />
  <parameter name="PKT_ADDR_L" value="36" />
  <parameter name="PKT_DEST_ID_L" value="97" />
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="ori_burst_size(111:109) response_status(108:107) cache(106:103) protection(102:100) thread_id(99) dest_id(98:97) src_id(96:95) qos(94) begin_burst(93) data_sideband(92) addr_sideband(91) burst_type(90:89) burst_size(88:86) burstwrap(85) byte_cnt(84:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)" />
  <parameter name="CHANNEL_ID" value="1" />
  <parameter name="TYPE_OF_TRANSACTION" value="both" />
  <parameter name="SECURED_RANGE_PAIRS" value="0" />
  <parameter name="SPAN_OFFSET" value="" />
  <parameter name="ST_DATA_W" value="112" />
  <parameter name="SECURED_RANGE_LIST" value="0" />
  <parameter name="DECODER_TYPE" value="1" />
  <parameter name="PKT_PROTECTION_H" value="102" />
  <parameter name="END_ADDRESS" value="0x0" />
  <parameter name="PKT_PROTECTION_L" value="100" />
  <parameter name="PKT_TRANS_WRITE" value="70" />
  <parameter name="DEFAULT_DESTID" value="1" />
  <parameter name="DESTINATION_ID" value="1" />
  <parameter name="NON_SECURED_TAG" value="1" />
  <generatedFiles>
   <file
       path="C:/PROJECT/PERIDOT/c72_ubshield/fpga/dvp_capture/c4e_dvp_core/synthesis/submodules/c4e_dvp_core_mm_interconnect_0_router_003.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/develop/quartus/20.1le/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="c4e_dvp_core_mm_interconnect_0" as="router_003" />
  <messages>
   <message level="Debug" culprit="c4e_dvp_core">queue size: 55 starting:altera_merlin_router "submodules/c4e_dvp_core_mm_interconnect_0_router_003"</message>
   <message level="Info" culprit="router_003"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_router</b> "<b>router_003</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_router:20.1:CHANNEL_ID=001,010,100,DECODER_TYPE=1,DEFAULT_CHANNEL=0,DEFAULT_DESTID=1,DEFAULT_RD_CHANNEL=-1,DEFAULT_WR_CHANNEL=-1,DESTINATION_ID=1,2,0,END_ADDRESS=0x0,0x0,0x0,MEMORY_ALIASING_DECODE=0,MERLIN_PACKET_FORMAT=ori_burst_size(93:91) response_status(90:89) cache(88:85) protection(84:82) thread_id(81) dest_id(80:79) src_id(78:77) qos(76) begin_burst(75) data_sideband(74) addr_sideband(73) burst_type(72:71) burst_size(70:68) burstwrap(67) byte_cnt(66:56) trans_exclusive(55) trans_lock(54) trans_read(53) trans_write(52) trans_posted(51) trans_compressed_read(50) addr(49:18) byteen(17:16) data(15:0),NON_SECURED_TAG=1,1,1,PKT_ADDR_H=49,PKT_ADDR_L=18,PKT_DEST_ID_H=80,PKT_DEST_ID_L=79,PKT_PROTECTION_H=84,PKT_PROTECTION_L=82,PKT_TRANS_READ=53,PKT_TRANS_WRITE=52,SECURED_RANGE_LIST=0,0,0,SECURED_RANGE_PAIRS=0,0,0,SLAVES_INFO=1:001:0x0:0x0:both:1:0:0:1,2:010:0x0:0x0:read:1:0:0:1,0:100:0x0:0x0:write:1:0:0:1,SPAN_OFFSET=,START_ADDRESS=0x0,0x0,0x0,ST_CHANNEL_W=3,ST_DATA_W=94,TYPE_OF_TRANSACTION=both,read,write"
   instancePathKey="c4e_dvp_core:.:mm_interconnect_0:.:router_004"
   kind="altera_merlin_router"
   version="20.1"
   name="c4e_dvp_core_mm_interconnect_0_router_004">
  <parameter name="ST_CHANNEL_W" value="3" />
  <parameter name="DEFAULT_WR_CHANNEL" value="-1" />
  <parameter name="PKT_TRANS_READ" value="53" />
  <parameter name="START_ADDRESS" value="0x0,0x0,0x0" />
  <parameter name="DEFAULT_CHANNEL" value="0" />
  <parameter name="MEMORY_ALIASING_DECODE" value="0" />
  <parameter
     name="SLAVES_INFO"
     value="1:001:0x0:0x0:both:1:0:0:1,2:010:0x0:0x0:read:1:0:0:1,0:100:0x0:0x0:write:1:0:0:1" />
  <parameter name="DEFAULT_RD_CHANNEL" value="-1" />
  <parameter name="PKT_ADDR_H" value="49" />
  <parameter name="PKT_DEST_ID_H" value="80" />
  <parameter name="PKT_ADDR_L" value="18" />
  <parameter name="PKT_DEST_ID_L" value="79" />
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="ori_burst_size(93:91) response_status(90:89) cache(88:85) protection(84:82) thread_id(81) dest_id(80:79) src_id(78:77) qos(76) begin_burst(75) data_sideband(74) addr_sideband(73) burst_type(72:71) burst_size(70:68) burstwrap(67) byte_cnt(66:56) trans_exclusive(55) trans_lock(54) trans_read(53) trans_write(52) trans_posted(51) trans_compressed_read(50) addr(49:18) byteen(17:16) data(15:0)" />
  <parameter name="CHANNEL_ID" value="001,010,100" />
  <parameter name="TYPE_OF_TRANSACTION" value="both,read,write" />
  <parameter name="SECURED_RANGE_PAIRS" value="0,0,0" />
  <parameter name="SPAN_OFFSET" value="" />
  <parameter name="ST_DATA_W" value="94" />
  <parameter name="SECURED_RANGE_LIST" value="0,0,0" />
  <parameter name="DECODER_TYPE" value="1" />
  <parameter name="PKT_PROTECTION_H" value="84" />
  <parameter name="END_ADDRESS" value="0x0,0x0,0x0" />
  <parameter name="PKT_PROTECTION_L" value="82" />
  <parameter name="PKT_TRANS_WRITE" value="52" />
  <parameter name="DEFAULT_DESTID" value="1" />
  <parameter name="DESTINATION_ID" value="1,2,0" />
  <parameter name="NON_SECURED_TAG" value="1,1,1" />
  <generatedFiles>
   <file
       path="C:/PROJECT/PERIDOT/c72_ubshield/fpga/dvp_capture/c4e_dvp_core/synthesis/submodules/c4e_dvp_core_mm_interconnect_0_router_004.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/develop/quartus/20.1le/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="c4e_dvp_core_mm_interconnect_0" as="router_004" />
  <messages>
   <message level="Debug" culprit="c4e_dvp_core">queue size: 54 starting:altera_merlin_router "submodules/c4e_dvp_core_mm_interconnect_0_router_004"</message>
   <message level="Info" culprit="router_004"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_router</b> "<b>router_004</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_traffic_limiter:20.1:ENFORCE_ORDER=1,MAX_BURST_LENGTH=1,MAX_OUTSTANDING_RESPONSES=9,MERLIN_PACKET_FORMAT=ori_burst_size(111:109) response_status(108:107) cache(106:103) protection(102:100) thread_id(99) dest_id(98:97) src_id(96:95) qos(94) begin_burst(93) data_sideband(92) addr_sideband(91) burst_type(90:89) burst_size(88:86) burstwrap(85) byte_cnt(84:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),PIPELINED=0,PKT_BYTEEN_H=35,PKT_BYTEEN_L=32,PKT_BYTE_CNT_H=84,PKT_BYTE_CNT_L=74,PKT_DEST_ID_H=98,PKT_DEST_ID_L=97,PKT_SRC_ID_H=96,PKT_SRC_ID_L=95,PKT_THREAD_ID_H=99,PKT_THREAD_ID_L=99,PKT_TRANS_POSTED=69,PKT_TRANS_WRITE=70,PREVENT_HAZARDS=0,REORDER=0,ST_CHANNEL_W=3,ST_DATA_W=112,SUPPORTS_NONPOSTED_WRITES=0,SUPPORTS_POSTED_WRITES=1,VALID_WIDTH=3"
   instancePathKey="c4e_dvp_core:.:mm_interconnect_0:.:uart_to_avmm_bridge_avm_limiter"
   kind="altera_merlin_traffic_limiter"
   version="20.1"
   name="altera_merlin_traffic_limiter">
  <generatedFiles>
   <file
       path="C:/PROJECT/PERIDOT/c72_ubshield/fpga/dvp_capture/c4e_dvp_core/synthesis/submodules/altera_merlin_traffic_limiter.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/PROJECT/PERIDOT/c72_ubshield/fpga/dvp_capture/c4e_dvp_core/synthesis/submodules/altera_merlin_reorder_memory.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/PROJECT/PERIDOT/c72_ubshield/fpga/dvp_capture/c4e_dvp_core/synthesis/submodules/altera_avalon_sc_fifo.v"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/PROJECT/PERIDOT/c72_ubshield/fpga/dvp_capture/c4e_dvp_core/synthesis/submodules/altera_avalon_st_pipeline_base.v"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/develop/quartus/20.1le/ip/altera/merlin/altera_merlin_traffic_limiter/altera_merlin_traffic_limiter_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="c4e_dvp_core_mm_interconnect_0"
     as="uart_to_avmm_bridge_avm_limiter" />
  <instantiator
     instantiator="c4e_dvp_core_mm_interconnect_1"
     as="peripheral_bridge_m0_limiter" />
  <messages>
   <message level="Debug" culprit="c4e_dvp_core">queue size: 53 starting:altera_merlin_traffic_limiter "submodules/altera_merlin_traffic_limiter"</message>
   <message level="Info" culprit="uart_to_avmm_bridge_avm_limiter"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_traffic_limiter</b> "<b>uart_to_avmm_bridge_avm_limiter</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>C:/PROJECT/PERIDOT/c72_ubshield/fpga/dvp_capture/c4e_dvp_core/synthesis/submodules/altera_avalon_sc_fifo.v</b>]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_burst_adapter:20.1:ADAPTER_VERSION=13.1,BURSTWRAP_CONST_MASK=1,BURSTWRAP_CONST_VALUE=1,BYTEENABLE_SYNTHESIS=1,COMPRESSED_READ_SUPPORT=1,INCOMPLETE_WRAP_SUPPORT=0,IN_NARROW_SIZE=0,MERLIN_PACKET_FORMAT=ori_burst_size(93:91) response_status(90:89) cache(88:85) protection(84:82) thread_id(81) dest_id(80:79) src_id(78:77) qos(76) begin_burst(75) data_sideband(74) addr_sideband(73) burst_type(72:71) burst_size(70:68) burstwrap(67) byte_cnt(66:56) trans_exclusive(55) trans_lock(54) trans_read(53) trans_write(52) trans_posted(51) trans_compressed_read(50) addr(49:18) byteen(17:16) data(15:0),NO_WRAP_SUPPORT=0,OUT_BURSTWRAP_H=67,OUT_BYTE_CNT_H=57,OUT_COMPLETE_WRAP=0,OUT_FIXED=0,OUT_NARROW_SIZE=0,PIPE_INPUTS=0,PKT_ADDR_H=49,PKT_ADDR_L=18,PKT_BEGIN_BURST=75,PKT_BURSTWRAP_H=67,PKT_BURSTWRAP_L=67,PKT_BURST_SIZE_H=70,PKT_BURST_SIZE_L=68,PKT_BURST_TYPE_H=72,PKT_BURST_TYPE_L=71,PKT_BYTEEN_H=17,PKT_BYTEEN_L=16,PKT_BYTE_CNT_H=66,PKT_BYTE_CNT_L=56,PKT_TRANS_COMPRESSED_READ=50,PKT_TRANS_READ=53,PKT_TRANS_WRITE=52,ST_CHANNEL_W=3,ST_DATA_W=94"
   instancePathKey="c4e_dvp_core:.:mm_interconnect_0:.:sdram_s1_burst_adapter"
   kind="altera_merlin_burst_adapter"
   version="20.1"
   name="altera_merlin_burst_adapter">
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="ori_burst_size(93:91) response_status(90:89) cache(88:85) protection(84:82) thread_id(81) dest_id(80:79) src_id(78:77) qos(76) begin_burst(75) data_sideband(74) addr_sideband(73) burst_type(72:71) burst_size(70:68) burstwrap(67) byte_cnt(66:56) trans_exclusive(55) trans_lock(54) trans_read(53) trans_write(52) trans_posted(51) trans_compressed_read(50) addr(49:18) byteen(17:16) data(15:0)" />
  <parameter name="PKT_TRANS_COMPRESSED_READ" value="50" />
  <generatedFiles>
   <file
       path="C:/PROJECT/PERIDOT/c72_ubshield/fpga/dvp_capture/c4e_dvp_core/synthesis/submodules/altera_merlin_burst_adapter.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/PROJECT/PERIDOT/c72_ubshield/fpga/dvp_capture/c4e_dvp_core/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/PROJECT/PERIDOT/c72_ubshield/fpga/dvp_capture/c4e_dvp_core/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/PROJECT/PERIDOT/c72_ubshield/fpga/dvp_capture/c4e_dvp_core/synthesis/submodules/altera_merlin_burst_adapter_new.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/PROJECT/PERIDOT/c72_ubshield/fpga/dvp_capture/c4e_dvp_core/synthesis/submodules/altera_incr_burst_converter.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/PROJECT/PERIDOT/c72_ubshield/fpga/dvp_capture/c4e_dvp_core/synthesis/submodules/altera_wrap_burst_converter.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/PROJECT/PERIDOT/c72_ubshield/fpga/dvp_capture/c4e_dvp_core/synthesis/submodules/altera_default_burst_converter.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/PROJECT/PERIDOT/c72_ubshield/fpga/dvp_capture/c4e_dvp_core/synthesis/submodules/altera_merlin_address_alignment.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/PROJECT/PERIDOT/c72_ubshield/fpga/dvp_capture/c4e_dvp_core/synthesis/submodules/altera_avalon_st_pipeline_stage.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/PROJECT/PERIDOT/c72_ubshield/fpga/dvp_capture/c4e_dvp_core/synthesis/submodules/altera_avalon_st_pipeline_base.v"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/develop/quartus/20.1le/ip/altera/merlin/altera_merlin_burst_adapter/altera_merlin_burst_adapter_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="c4e_dvp_core_mm_interconnect_0"
     as="sdram_s1_burst_adapter" />
  <messages>
   <message level="Debug" culprit="c4e_dvp_core">queue size: 52 starting:altera_merlin_burst_adapter "submodules/altera_merlin_burst_adapter"</message>
   <message level="Info" culprit="sdram_s1_burst_adapter"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_burst_adapter</b> "<b>sdram_s1_burst_adapter</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>C:/PROJECT/PERIDOT/c72_ubshield/fpga/dvp_capture/c4e_dvp_core/synthesis/submodules/altera_avalon_st_pipeline_base.v</b>]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_demultiplexer:20.1:AUTO_CLK_CLOCK_RATE=100000000,AUTO_DEVICE_FAMILY=Cyclone IV E,MERLIN_PACKET_FORMAT=ori_burst_size(111:109) response_status(108:107) cache(106:103) protection(102:100) thread_id(99) dest_id(98:97) src_id(96:95) qos(94) begin_burst(93) data_sideband(92) addr_sideband(91) burst_type(90:89) burst_size(88:86) burstwrap(85) byte_cnt(84:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NUM_OUTPUTS=2,ST_CHANNEL_W=3,ST_DATA_W=112,VALID_WIDTH=3"
   instancePathKey="c4e_dvp_core:.:mm_interconnect_0:.:cmd_demux"
   kind="altera_merlin_demultiplexer"
   version="20.1"
   name="c4e_dvp_core_mm_interconnect_0_cmd_demux">
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="ori_burst_size(111:109) response_status(108:107) cache(106:103) protection(102:100) thread_id(99) dest_id(98:97) src_id(96:95) qos(94) begin_burst(93) data_sideband(92) addr_sideband(91) burst_type(90:89) burst_size(88:86) burstwrap(85) byte_cnt(84:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)" />
  <parameter name="ST_CHANNEL_W" value="3" />
  <parameter name="AUTO_CLK_CLOCK_RATE" value="100000000" />
  <parameter name="VALID_WIDTH" value="3" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone IV E" />
  <parameter name="ST_DATA_W" value="112" />
  <parameter name="NUM_OUTPUTS" value="2" />
  <generatedFiles>
   <file
       path="C:/PROJECT/PERIDOT/c72_ubshield/fpga/dvp_capture/c4e_dvp_core/synthesis/submodules/c4e_dvp_core_mm_interconnect_0_cmd_demux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/develop/quartus/20.1le/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="c4e_dvp_core_mm_interconnect_0" as="cmd_demux" />
  <messages>
   <message level="Debug" culprit="c4e_dvp_core">queue size: 51 starting:altera_merlin_demultiplexer "submodules/c4e_dvp_core_mm_interconnect_0_cmd_demux"</message>
   <message level="Info" culprit="cmd_demux"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_demultiplexer</b> "<b>cmd_demux</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_demultiplexer:20.1:AUTO_CLK_CLOCK_RATE=100000000,AUTO_DEVICE_FAMILY=Cyclone IV E,MERLIN_PACKET_FORMAT=ori_burst_size(111:109) response_status(108:107) cache(106:103) protection(102:100) thread_id(99) dest_id(98:97) src_id(96:95) qos(94) begin_burst(93) data_sideband(92) addr_sideband(91) burst_type(90:89) burst_size(88:86) burstwrap(85) byte_cnt(84:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NUM_OUTPUTS=1,ST_CHANNEL_W=3,ST_DATA_W=112,VALID_WIDTH=1"
   instancePathKey="c4e_dvp_core:.:mm_interconnect_0:.:cmd_demux_001"
   kind="altera_merlin_demultiplexer"
   version="20.1"
   name="c4e_dvp_core_mm_interconnect_0_cmd_demux_001">
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="ori_burst_size(111:109) response_status(108:107) cache(106:103) protection(102:100) thread_id(99) dest_id(98:97) src_id(96:95) qos(94) begin_burst(93) data_sideband(92) addr_sideband(91) burst_type(90:89) burst_size(88:86) burstwrap(85) byte_cnt(84:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)" />
  <parameter name="ST_CHANNEL_W" value="3" />
  <parameter name="AUTO_CLK_CLOCK_RATE" value="100000000" />
  <parameter name="VALID_WIDTH" value="1" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone IV E" />
  <parameter name="ST_DATA_W" value="112" />
  <parameter name="NUM_OUTPUTS" value="1" />
  <generatedFiles>
   <file
       path="C:/PROJECT/PERIDOT/c72_ubshield/fpga/dvp_capture/c4e_dvp_core/synthesis/submodules/c4e_dvp_core_mm_interconnect_0_cmd_demux_001.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/develop/quartus/20.1le/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="c4e_dvp_core_mm_interconnect_0"
     as="cmd_demux_001,cmd_demux_002" />
  <messages>
   <message level="Debug" culprit="c4e_dvp_core">queue size: 50 starting:altera_merlin_demultiplexer "submodules/c4e_dvp_core_mm_interconnect_0_cmd_demux_001"</message>
   <message level="Info" culprit="cmd_demux_001"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_demultiplexer</b> "<b>cmd_demux_001</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_multiplexer:20.1:ARBITRATION_SCHEME=round-robin,ARBITRATION_SHARES=1,MERLIN_PACKET_FORMAT=ori_burst_size(111:109) response_status(108:107) cache(106:103) protection(102:100) thread_id(99) dest_id(98:97) src_id(96:95) qos(94) begin_burst(93) data_sideband(92) addr_sideband(91) burst_type(90:89) burst_size(88:86) burstwrap(85) byte_cnt(84:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NUM_INPUTS=1,PIPELINE_ARB=1,PKT_TRANS_LOCK=72,ST_CHANNEL_W=3,ST_DATA_W=112,USE_EXTERNAL_ARB=0"
   instancePathKey="c4e_dvp_core:.:mm_interconnect_0:.:cmd_mux"
   kind="altera_merlin_multiplexer"
   version="20.1"
   name="c4e_dvp_core_mm_interconnect_0_cmd_mux">
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="ori_burst_size(111:109) response_status(108:107) cache(106:103) protection(102:100) thread_id(99) dest_id(98:97) src_id(96:95) qos(94) begin_burst(93) data_sideband(92) addr_sideband(91) burst_type(90:89) burst_size(88:86) burstwrap(85) byte_cnt(84:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)" />
  <parameter name="ST_CHANNEL_W" value="3" />
  <parameter name="ARBITRATION_SHARES" value="1" />
  <parameter name="NUM_INPUTS" value="1" />
  <parameter name="PIPELINE_ARB" value="1" />
  <parameter name="ARBITRATION_SCHEME" value="round-robin" />
  <parameter name="ST_DATA_W" value="112" />
  <parameter name="USE_EXTERNAL_ARB" value="0" />
  <parameter name="PKT_TRANS_LOCK" value="72" />
  <generatedFiles>
   <file
       path="C:/PROJECT/PERIDOT/c72_ubshield/fpga/dvp_capture/c4e_dvp_core/synthesis/submodules/c4e_dvp_core_mm_interconnect_0_cmd_mux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/PROJECT/PERIDOT/c72_ubshield/fpga/dvp_capture/c4e_dvp_core/synthesis/submodules/altera_merlin_arbitrator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/develop/quartus/20.1le/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="c4e_dvp_core_mm_interconnect_0" as="cmd_mux" />
  <messages>
   <message level="Debug" culprit="c4e_dvp_core">queue size: 48 starting:altera_merlin_multiplexer "submodules/c4e_dvp_core_mm_interconnect_0_cmd_mux"</message>
   <message level="Info" culprit="cmd_mux"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_multiplexer</b> "<b>cmd_mux</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_multiplexer:20.1:ARBITRATION_SCHEME=round-robin,ARBITRATION_SHARES=1,1,1,MERLIN_PACKET_FORMAT=ori_burst_size(111:109) response_status(108:107) cache(106:103) protection(102:100) thread_id(99) dest_id(98:97) src_id(96:95) qos(94) begin_burst(93) data_sideband(92) addr_sideband(91) burst_type(90:89) burst_size(88:86) burstwrap(85) byte_cnt(84:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NUM_INPUTS=3,PIPELINE_ARB=1,PKT_TRANS_LOCK=72,ST_CHANNEL_W=3,ST_DATA_W=112,USE_EXTERNAL_ARB=0"
   instancePathKey="c4e_dvp_core:.:mm_interconnect_0:.:cmd_mux_001"
   kind="altera_merlin_multiplexer"
   version="20.1"
   name="c4e_dvp_core_mm_interconnect_0_cmd_mux_001">
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="ori_burst_size(111:109) response_status(108:107) cache(106:103) protection(102:100) thread_id(99) dest_id(98:97) src_id(96:95) qos(94) begin_burst(93) data_sideband(92) addr_sideband(91) burst_type(90:89) burst_size(88:86) burstwrap(85) byte_cnt(84:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)" />
  <parameter name="ST_CHANNEL_W" value="3" />
  <parameter name="ARBITRATION_SHARES" value="1,1,1" />
  <parameter name="NUM_INPUTS" value="3" />
  <parameter name="PIPELINE_ARB" value="1" />
  <parameter name="ARBITRATION_SCHEME" value="round-robin" />
  <parameter name="ST_DATA_W" value="112" />
  <parameter name="USE_EXTERNAL_ARB" value="0" />
  <parameter name="PKT_TRANS_LOCK" value="72" />
  <generatedFiles>
   <file
       path="C:/PROJECT/PERIDOT/c72_ubshield/fpga/dvp_capture/c4e_dvp_core/synthesis/submodules/c4e_dvp_core_mm_interconnect_0_cmd_mux_001.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/PROJECT/PERIDOT/c72_ubshield/fpga/dvp_capture/c4e_dvp_core/synthesis/submodules/altera_merlin_arbitrator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/develop/quartus/20.1le/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="c4e_dvp_core_mm_interconnect_0" as="cmd_mux_001" />
  <messages>
   <message level="Debug" culprit="c4e_dvp_core">queue size: 47 starting:altera_merlin_multiplexer "submodules/c4e_dvp_core_mm_interconnect_0_cmd_mux_001"</message>
   <message level="Info" culprit="cmd_mux_001"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_multiplexer</b> "<b>cmd_mux_001</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>C:/PROJECT/PERIDOT/c72_ubshield/fpga/dvp_capture/c4e_dvp_core/synthesis/submodules/altera_merlin_arbitrator.sv</b>]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_demultiplexer:20.1:AUTO_CLK_CLOCK_RATE=25000000,AUTO_DEVICE_FAMILY=Cyclone IV E,MERLIN_PACKET_FORMAT=ori_burst_size(111:109) response_status(108:107) cache(106:103) protection(102:100) thread_id(99) dest_id(98:97) src_id(96:95) qos(94) begin_burst(93) data_sideband(92) addr_sideband(91) burst_type(90:89) burst_size(88:86) burstwrap(85) byte_cnt(84:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NUM_OUTPUTS=1,ST_CHANNEL_W=3,ST_DATA_W=112,VALID_WIDTH=1"
   instancePathKey="c4e_dvp_core:.:mm_interconnect_0:.:rsp_demux"
   kind="altera_merlin_demultiplexer"
   version="20.1"
   name="c4e_dvp_core_mm_interconnect_0_rsp_demux">
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="ori_burst_size(111:109) response_status(108:107) cache(106:103) protection(102:100) thread_id(99) dest_id(98:97) src_id(96:95) qos(94) begin_burst(93) data_sideband(92) addr_sideband(91) burst_type(90:89) burst_size(88:86) burstwrap(85) byte_cnt(84:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)" />
  <parameter name="ST_CHANNEL_W" value="3" />
  <parameter name="AUTO_CLK_CLOCK_RATE" value="25000000" />
  <parameter name="VALID_WIDTH" value="1" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone IV E" />
  <parameter name="ST_DATA_W" value="112" />
  <parameter name="NUM_OUTPUTS" value="1" />
  <generatedFiles>
   <file
       path="C:/PROJECT/PERIDOT/c72_ubshield/fpga/dvp_capture/c4e_dvp_core/synthesis/submodules/c4e_dvp_core_mm_interconnect_0_rsp_demux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/develop/quartus/20.1le/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="c4e_dvp_core_mm_interconnect_0" as="rsp_demux" />
  <messages>
   <message level="Debug" culprit="c4e_dvp_core">queue size: 46 starting:altera_merlin_demultiplexer "submodules/c4e_dvp_core_mm_interconnect_0_rsp_demux"</message>
   <message level="Info" culprit="rsp_demux"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_demultiplexer</b> "<b>rsp_demux</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_demultiplexer:20.1:AUTO_CLK_CLOCK_RATE=100000000,AUTO_DEVICE_FAMILY=Cyclone IV E,MERLIN_PACKET_FORMAT=ori_burst_size(111:109) response_status(108:107) cache(106:103) protection(102:100) thread_id(99) dest_id(98:97) src_id(96:95) qos(94) begin_burst(93) data_sideband(92) addr_sideband(91) burst_type(90:89) burst_size(88:86) burstwrap(85) byte_cnt(84:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NUM_OUTPUTS=3,ST_CHANNEL_W=3,ST_DATA_W=112,VALID_WIDTH=1"
   instancePathKey="c4e_dvp_core:.:mm_interconnect_0:.:rsp_demux_001"
   kind="altera_merlin_demultiplexer"
   version="20.1"
   name="c4e_dvp_core_mm_interconnect_0_rsp_demux_001">
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="ori_burst_size(111:109) response_status(108:107) cache(106:103) protection(102:100) thread_id(99) dest_id(98:97) src_id(96:95) qos(94) begin_burst(93) data_sideband(92) addr_sideband(91) burst_type(90:89) burst_size(88:86) burstwrap(85) byte_cnt(84:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)" />
  <parameter name="ST_CHANNEL_W" value="3" />
  <parameter name="AUTO_CLK_CLOCK_RATE" value="100000000" />
  <parameter name="VALID_WIDTH" value="1" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone IV E" />
  <parameter name="ST_DATA_W" value="112" />
  <parameter name="NUM_OUTPUTS" value="3" />
  <generatedFiles>
   <file
       path="C:/PROJECT/PERIDOT/c72_ubshield/fpga/dvp_capture/c4e_dvp_core/synthesis/submodules/c4e_dvp_core_mm_interconnect_0_rsp_demux_001.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/develop/quartus/20.1le/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="c4e_dvp_core_mm_interconnect_0" as="rsp_demux_001" />
  <messages>
   <message level="Debug" culprit="c4e_dvp_core">queue size: 45 starting:altera_merlin_demultiplexer "submodules/c4e_dvp_core_mm_interconnect_0_rsp_demux_001"</message>
   <message level="Info" culprit="rsp_demux_001"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_demultiplexer</b> "<b>rsp_demux_001</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_multiplexer:20.1:ARBITRATION_SCHEME=no-arb,ARBITRATION_SHARES=1,1,MERLIN_PACKET_FORMAT=ori_burst_size(111:109) response_status(108:107) cache(106:103) protection(102:100) thread_id(99) dest_id(98:97) src_id(96:95) qos(94) begin_burst(93) data_sideband(92) addr_sideband(91) burst_type(90:89) burst_size(88:86) burstwrap(85) byte_cnt(84:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NUM_INPUTS=2,PIPELINE_ARB=0,PKT_TRANS_LOCK=72,ST_CHANNEL_W=3,ST_DATA_W=112,USE_EXTERNAL_ARB=0"
   instancePathKey="c4e_dvp_core:.:mm_interconnect_0:.:rsp_mux"
   kind="altera_merlin_multiplexer"
   version="20.1"
   name="c4e_dvp_core_mm_interconnect_0_rsp_mux">
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="ori_burst_size(111:109) response_status(108:107) cache(106:103) protection(102:100) thread_id(99) dest_id(98:97) src_id(96:95) qos(94) begin_burst(93) data_sideband(92) addr_sideband(91) burst_type(90:89) burst_size(88:86) burstwrap(85) byte_cnt(84:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)" />
  <parameter name="ST_CHANNEL_W" value="3" />
  <parameter name="ARBITRATION_SHARES" value="1,1" />
  <parameter name="NUM_INPUTS" value="2" />
  <parameter name="PIPELINE_ARB" value="0" />
  <parameter name="ARBITRATION_SCHEME" value="no-arb" />
  <parameter name="ST_DATA_W" value="112" />
  <parameter name="USE_EXTERNAL_ARB" value="0" />
  <parameter name="PKT_TRANS_LOCK" value="72" />
  <generatedFiles>
   <file
       path="C:/PROJECT/PERIDOT/c72_ubshield/fpga/dvp_capture/c4e_dvp_core/synthesis/submodules/c4e_dvp_core_mm_interconnect_0_rsp_mux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/PROJECT/PERIDOT/c72_ubshield/fpga/dvp_capture/c4e_dvp_core/synthesis/submodules/altera_merlin_arbitrator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/develop/quartus/20.1le/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="c4e_dvp_core_mm_interconnect_0" as="rsp_mux" />
  <messages>
   <message level="Debug" culprit="c4e_dvp_core">queue size: 44 starting:altera_merlin_multiplexer "submodules/c4e_dvp_core_mm_interconnect_0_rsp_mux"</message>
   <message level="Info" culprit="rsp_mux"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_multiplexer</b> "<b>rsp_mux</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>C:/PROJECT/PERIDOT/c72_ubshield/fpga/dvp_capture/c4e_dvp_core/synthesis/submodules/altera_merlin_arbitrator.sv</b>]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_multiplexer:20.1:ARBITRATION_SCHEME=no-arb,ARBITRATION_SHARES=1,MERLIN_PACKET_FORMAT=ori_burst_size(111:109) response_status(108:107) cache(106:103) protection(102:100) thread_id(99) dest_id(98:97) src_id(96:95) qos(94) begin_burst(93) data_sideband(92) addr_sideband(91) burst_type(90:89) burst_size(88:86) burstwrap(85) byte_cnt(84:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NUM_INPUTS=1,PIPELINE_ARB=0,PKT_TRANS_LOCK=72,ST_CHANNEL_W=3,ST_DATA_W=112,USE_EXTERNAL_ARB=0"
   instancePathKey="c4e_dvp_core:.:mm_interconnect_0:.:rsp_mux_001"
   kind="altera_merlin_multiplexer"
   version="20.1"
   name="c4e_dvp_core_mm_interconnect_0_rsp_mux_001">
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="ori_burst_size(111:109) response_status(108:107) cache(106:103) protection(102:100) thread_id(99) dest_id(98:97) src_id(96:95) qos(94) begin_burst(93) data_sideband(92) addr_sideband(91) burst_type(90:89) burst_size(88:86) burstwrap(85) byte_cnt(84:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)" />
  <parameter name="ST_CHANNEL_W" value="3" />
  <parameter name="ARBITRATION_SHARES" value="1" />
  <parameter name="NUM_INPUTS" value="1" />
  <parameter name="PIPELINE_ARB" value="0" />
  <parameter name="ARBITRATION_SCHEME" value="no-arb" />
  <parameter name="ST_DATA_W" value="112" />
  <parameter name="USE_EXTERNAL_ARB" value="0" />
  <parameter name="PKT_TRANS_LOCK" value="72" />
  <generatedFiles>
   <file
       path="C:/PROJECT/PERIDOT/c72_ubshield/fpga/dvp_capture/c4e_dvp_core/synthesis/submodules/c4e_dvp_core_mm_interconnect_0_rsp_mux_001.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/PROJECT/PERIDOT/c72_ubshield/fpga/dvp_capture/c4e_dvp_core/synthesis/submodules/altera_merlin_arbitrator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/develop/quartus/20.1le/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="c4e_dvp_core_mm_interconnect_0"
     as="rsp_mux_001,rsp_mux_002" />
  <messages>
   <message level="Debug" culprit="c4e_dvp_core">queue size: 43 starting:altera_merlin_multiplexer "submodules/c4e_dvp_core_mm_interconnect_0_rsp_mux_001"</message>
   <message level="Info" culprit="rsp_mux_001"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_multiplexer</b> "<b>rsp_mux_001</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>C:/PROJECT/PERIDOT/c72_ubshield/fpga/dvp_capture/c4e_dvp_core/synthesis/submodules/altera_merlin_arbitrator.sv</b>]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_width_adapter:20.1:COMMAND_SIZE_W=3,CONSTANT_BURST_SIZE=1,ENABLE_ADDRESS_ALIGNMENT=0,IN_MERLIN_PACKET_FORMAT=ori_burst_size(93:91) response_status(90:89) cache(88:85) protection(84:82) thread_id(81) dest_id(80:79) src_id(78:77) qos(76) begin_burst(75) data_sideband(74) addr_sideband(73) burst_type(72:71) burst_size(70:68) burstwrap(67) byte_cnt(66:56) trans_exclusive(55) trans_lock(54) trans_read(53) trans_write(52) trans_posted(51) trans_compressed_read(50) addr(49:18) byteen(17:16) data(15:0),IN_PKT_ADDR_H=49,IN_PKT_ADDR_L=18,IN_PKT_BURSTWRAP_H=67,IN_PKT_BURSTWRAP_L=67,IN_PKT_BURST_SIZE_H=70,IN_PKT_BURST_SIZE_L=68,IN_PKT_BURST_TYPE_H=72,IN_PKT_BURST_TYPE_L=71,IN_PKT_BYTEEN_H=17,IN_PKT_BYTEEN_L=16,IN_PKT_BYTE_CNT_H=66,IN_PKT_BYTE_CNT_L=56,IN_PKT_DATA_H=15,IN_PKT_DATA_L=0,IN_PKT_ORI_BURST_SIZE_H=93,IN_PKT_ORI_BURST_SIZE_L=91,IN_PKT_RESPONSE_STATUS_H=90,IN_PKT_RESPONSE_STATUS_L=89,IN_PKT_TRANS_COMPRESSED_READ=50,IN_PKT_TRANS_EXCLUSIVE=55,IN_PKT_TRANS_WRITE=52,IN_ST_DATA_W=94,OPTIMIZE_FOR_RSP=0,OUT_MERLIN_PACKET_FORMAT=ori_burst_size(111:109) response_status(108:107) cache(106:103) protection(102:100) thread_id(99) dest_id(98:97) src_id(96:95) qos(94) begin_burst(93) data_sideband(92) addr_sideband(91) burst_type(90:89) burst_size(88:86) burstwrap(85) byte_cnt(84:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),OUT_PKT_ADDR_H=67,OUT_PKT_ADDR_L=36,OUT_PKT_BURST_SIZE_H=88,OUT_PKT_BURST_SIZE_L=86,OUT_PKT_BURST_TYPE_H=90,OUT_PKT_BURST_TYPE_L=89,OUT_PKT_BYTEEN_H=35,OUT_PKT_BYTEEN_L=32,OUT_PKT_BYTE_CNT_H=84,OUT_PKT_BYTE_CNT_L=74,OUT_PKT_DATA_H=31,OUT_PKT_DATA_L=0,OUT_PKT_ORI_BURST_SIZE_H=111,OUT_PKT_ORI_BURST_SIZE_L=109,OUT_PKT_RESPONSE_STATUS_H=108,OUT_PKT_RESPONSE_STATUS_L=107,OUT_PKT_TRANS_COMPRESSED_READ=68,OUT_PKT_TRANS_EXCLUSIVE=73,OUT_ST_DATA_W=112,PACKING=1,RESPONSE_PATH=1,ST_CHANNEL_W=3"
   instancePathKey="c4e_dvp_core:.:mm_interconnect_0:.:sdram_s1_rsp_width_adapter"
   kind="altera_merlin_width_adapter"
   version="20.1"
   name="altera_merlin_width_adapter">
  <parameter name="OUT_PKT_ORI_BURST_SIZE_H" value="111" />
  <parameter name="OUT_PKT_ORI_BURST_SIZE_L" value="109" />
  <parameter name="IN_PKT_ORI_BURST_SIZE_H" value="93" />
  <parameter
     name="OUT_MERLIN_PACKET_FORMAT"
     value="ori_burst_size(111:109) response_status(108:107) cache(106:103) protection(102:100) thread_id(99) dest_id(98:97) src_id(96:95) qos(94) begin_burst(93) data_sideband(92) addr_sideband(91) burst_type(90:89) burst_size(88:86) burstwrap(85) byte_cnt(84:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)" />
  <parameter
     name="IN_MERLIN_PACKET_FORMAT"
     value="ori_burst_size(93:91) response_status(90:89) cache(88:85) protection(84:82) thread_id(81) dest_id(80:79) src_id(78:77) qos(76) begin_burst(75) data_sideband(74) addr_sideband(73) burst_type(72:71) burst_size(70:68) burstwrap(67) byte_cnt(66:56) trans_exclusive(55) trans_lock(54) trans_read(53) trans_write(52) trans_posted(51) trans_compressed_read(50) addr(49:18) byteen(17:16) data(15:0)" />
  <parameter name="IN_PKT_ORI_BURST_SIZE_L" value="91" />
  <generatedFiles>
   <file
       path="C:/PROJECT/PERIDOT/c72_ubshield/fpga/dvp_capture/c4e_dvp_core/synthesis/submodules/altera_merlin_width_adapter.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/PROJECT/PERIDOT/c72_ubshield/fpga/dvp_capture/c4e_dvp_core/synthesis/submodules/altera_merlin_address_alignment.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/PROJECT/PERIDOT/c72_ubshield/fpga/dvp_capture/c4e_dvp_core/synthesis/submodules/altera_merlin_burst_uncompressor.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/develop/quartus/20.1le/ip/altera/merlin/altera_merlin_width_adapter/altera_merlin_width_adapter_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="c4e_dvp_core_mm_interconnect_0"
     as="sdram_s1_rsp_width_adapter,sdram_s1_cmd_width_adapter" />
  <messages>
   <message level="Debug" culprit="c4e_dvp_core">queue size: 41 starting:altera_merlin_width_adapter "submodules/altera_merlin_width_adapter"</message>
   <message level="Info" culprit="sdram_s1_rsp_width_adapter"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_width_adapter</b> "<b>sdram_s1_rsp_width_adapter</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>C:/PROJECT/PERIDOT/c72_ubshield/fpga/dvp_capture/c4e_dvp_core/synthesis/submodules/altera_merlin_address_alignment.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>C:/PROJECT/PERIDOT/c72_ubshield/fpga/dvp_capture/c4e_dvp_core/synthesis/submodules/altera_merlin_burst_uncompressor.sv</b>]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_avalon_st_handshake_clock_crosser:20.1:AUTO_IN_CLK_CLOCK_RATE=100000000,AUTO_OUT_CLK_CLOCK_RATE=25000000,BITS_PER_SYMBOL=112,CHANNEL_WIDTH=3,DATA_WIDTH=112,ERROR_WIDTH=1,MAX_CHANNEL=0,READY_SYNC_DEPTH=2,USE_CHANNEL=1,USE_ERROR=0,USE_OUTPUT_PIPELINE=0,USE_PACKETS=1,VALID_SYNC_DEPTH=2"
   instancePathKey="c4e_dvp_core:.:mm_interconnect_0:.:crosser"
   kind="altera_avalon_st_handshake_clock_crosser"
   version="20.1"
   name="altera_avalon_st_handshake_clock_crosser">
  <parameter name="AUTO_OUT_CLK_CLOCK_RATE" value="25000000" />
  <parameter name="USE_PACKETS" value="1" />
  <parameter name="BITS_PER_SYMBOL" value="112" />
  <parameter name="MAX_CHANNEL" value="0" />
  <parameter name="ERROR_WIDTH" value="1" />
  <parameter name="AUTO_IN_CLK_CLOCK_RATE" value="100000000" />
  <parameter name="USE_ERROR" value="0" />
  <parameter name="CHANNEL_WIDTH" value="3" />
  <parameter name="USE_CHANNEL" value="1" />
  <generatedFiles>
   <file
       path="C:/PROJECT/PERIDOT/c72_ubshield/fpga/dvp_capture/c4e_dvp_core/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/PROJECT/PERIDOT/c72_ubshield/fpga/dvp_capture/c4e_dvp_core/synthesis/submodules/altera_avalon_st_clock_crosser.v"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/PROJECT/PERIDOT/c72_ubshield/fpga/dvp_capture/c4e_dvp_core/synthesis/submodules/altera_avalon_st_pipeline_base.v"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/PROJECT/PERIDOT/c72_ubshield/fpga/dvp_capture/c4e_dvp_core/synthesis/submodules/altera_std_synchronizer_nocut.v"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/PROJECT/PERIDOT/c72_ubshield/fpga/dvp_capture/c4e_dvp_core/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.sdc"
       type="SDC"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/develop/quartus/20.1le/ip/altera/avalon_st/altera_avalon_st_handshake_clock_crosser/altera_avalon_st_handshake_clock_crosser_hw.tcl" />
   <file
       path="C:/develop/quartus/20.1le/ip/altera/avalon_st/altera_avalon_st_handshake_clock_crosser/altera_avalon_st_handshake_clock_crosser.v" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="c4e_dvp_core_mm_interconnect_0"
     as="crosser,crosser_001" />
  <messages>
   <message level="Debug" culprit="c4e_dvp_core">queue size: 39 starting:altera_avalon_st_handshake_clock_crosser "submodules/altera_avalon_st_handshake_clock_crosser"</message>
   <message level="Info" culprit="crosser"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_avalon_st_handshake_clock_crosser</b> "<b>crosser</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>C:/PROJECT/PERIDOT/c72_ubshield/fpga/dvp_capture/c4e_dvp_core/synthesis/submodules/altera_avalon_st_pipeline_base.v</b>]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_avalon_st_adapter:20.1:AUTO_DEVICE=EP4CE6E22C8,AUTO_DEVICE_FAMILY=Cyclone IV E,AUTO_DEVICE_SPEEDGRADE=,inBitsPerSymbol=34,inChannelWidth=0,inDataWidth=34,inEmptyWidth=1,inErrorDescriptor=,inErrorWidth=0,inMaxChannel=0,inReadyLatency=0,inUseEmptyPort=0,inUsePackets=0,inUseReady=1,inUseValid=1,outChannelWidth=0,outDataWidth=34,outEmptyWidth=1,outErrorDescriptor=,outErrorWidth=1,outMaxChannel=0,outReadyLatency=0,outUseEmptyPort=0,outUseReady=1,outUseValid=1(altera_clock_bridge:20.1:DERIVED_CLOCK_RATE=0,EXPLICIT_CLOCK_RATE=0,NUM_CLOCK_OUTPUTS=1)(altera_reset_bridge:20.1:ACTIVE_LOW_RESET=0,AUTO_CLK_CLOCK_RATE=0,NUM_RESET_OUTPUTS=1,SYNCHRONOUS_EDGES=deassert,USE_RESET_REQUEST=0)(error_adapter:20.1:inBitsPerSymbol=34,inChannelWidth=0,inErrorDescriptor=,inErrorWidth=0,inMaxChannel=0,inReadyLatency=0,inSymbolsPerBeat=1,inUseEmpty=false,inUseEmptyPort=NO,inUsePackets=false,inUseReady=true,outErrorDescriptor=,outErrorWidth=1)(clock:20.1:)(clock:20.1:)(reset:20.1:)"
   instancePathKey="c4e_dvp_core:.:mm_interconnect_0:.:avalon_st_adapter"
   kind="altera_avalon_st_adapter"
   version="20.1"
   name="c4e_dvp_core_mm_interconnect_0_avalon_st_adapter">
  <parameter name="inUseValid" value="1" />
  <parameter name="inBitsPerSymbol" value="34" />
  <parameter name="outUseEmptyPort" value="0" />
  <parameter name="inChannelWidth" value="0" />
  <parameter name="outErrorWidth" value="1" />
  <parameter name="outUseValid" value="1" />
  <parameter name="outMaxChannel" value="0" />
  <parameter name="inErrorDescriptor" value="" />
  <parameter name="inUsePackets" value="0" />
  <parameter name="inErrorWidth" value="0" />
  <parameter name="inEmptyWidth" value="1" />
  <parameter name="inUseReady" value="1" />
  <parameter name="outReadyLatency" value="0" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone IV E" />
  <parameter name="outDataWidth" value="34" />
  <parameter name="AUTO_DEVICE_SPEEDGRADE" value="" />
  <parameter name="inUseEmptyPort" value="0" />
  <parameter name="outChannelWidth" value="0" />
  <parameter name="inMaxChannel" value="0" />
  <parameter name="outUseReady" value="1" />
  <parameter name="inReadyLatency" value="0" />
  <parameter name="AUTO_DEVICE" value="EP4CE6E22C8" />
  <parameter name="inDataWidth" value="34" />
  <parameter name="outErrorDescriptor" value="" />
  <parameter name="outEmptyWidth" value="1" />
  <generatedFiles>
   <file
       path="C:/PROJECT/PERIDOT/c72_ubshield/fpga/dvp_capture/c4e_dvp_core/synthesis/submodules/c4e_dvp_core_mm_interconnect_0_avalon_st_adapter.v"
       type="VERILOG" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="C:/PROJECT/PERIDOT/c72_ubshield/fpga/dvp_capture/c4e_dvp_core/synthesis/submodules/c4e_dvp_core_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="C:/develop/quartus/20.1le/ip/altera/avalon_st/altera_avalon_st_adapter/altera_avalon_st_adapter_hw.tcl" />
  </sourceFiles>
  <childSourceFiles>
   <file
       path="C:/develop/quartus/20.1le/ip/altera/avalon_st/altera_avalon_st_error_adapter/avalon-st_error_adapter_hw.tcl" />
  </childSourceFiles>
  <instantiator instantiator="c4e_dvp_core_mm_interconnect_0" as="avalon_st_adapter" />
  <instantiator
     instantiator="c4e_dvp_core_mm_interconnect_1"
     as="avalon_st_adapter,avalon_st_adapter_001,avalon_st_adapter_002,avalon_st_adapter_003" />
  <messages>
   <message level="Debug" culprit="c4e_dvp_core">queue size: 37 starting:altera_avalon_st_adapter "submodules/c4e_dvp_core_mm_interconnect_0_avalon_st_adapter"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>3</b> modules, <b>3</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Debug" culprit="avalon_st_adapter"><![CDATA["<b>avalon_st_adapter</b>" reuses <b>error_adapter</b> "<b>submodules/c4e_dvp_core_mm_interconnect_0_avalon_st_adapter_error_adapter_0</b>"]]></message>
   <message level="Info" culprit="avalon_st_adapter"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_avalon_st_adapter</b> "<b>avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="c4e_dvp_core">queue size: 1 starting:error_adapter "submodules/c4e_dvp_core_mm_interconnect_0_avalon_st_adapter_error_adapter_0"</message>
   <message level="Info" culprit="error_adapter_0"><![CDATA["<b>avalon_st_adapter</b>" instantiated <b>error_adapter</b> "<b>error_adapter_0</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_avalon_st_adapter:20.1:AUTO_DEVICE=EP4CE6E22C8,AUTO_DEVICE_FAMILY=Cyclone IV E,AUTO_DEVICE_SPEEDGRADE=,inBitsPerSymbol=18,inChannelWidth=0,inDataWidth=18,inEmptyWidth=1,inErrorDescriptor=,inErrorWidth=0,inMaxChannel=0,inReadyLatency=0,inUseEmptyPort=0,inUsePackets=0,inUseReady=1,inUseValid=1,outChannelWidth=0,outDataWidth=18,outEmptyWidth=1,outErrorDescriptor=,outErrorWidth=1,outMaxChannel=0,outReadyLatency=0,outUseEmptyPort=0,outUseReady=1,outUseValid=1(altera_clock_bridge:20.1:DERIVED_CLOCK_RATE=0,EXPLICIT_CLOCK_RATE=0,NUM_CLOCK_OUTPUTS=1)(altera_reset_bridge:20.1:ACTIVE_LOW_RESET=0,AUTO_CLK_CLOCK_RATE=0,NUM_RESET_OUTPUTS=1,SYNCHRONOUS_EDGES=deassert,USE_RESET_REQUEST=0)(error_adapter:20.1:inBitsPerSymbol=18,inChannelWidth=0,inErrorDescriptor=,inErrorWidth=0,inMaxChannel=0,inReadyLatency=0,inSymbolsPerBeat=1,inUseEmpty=false,inUseEmptyPort=NO,inUsePackets=false,inUseReady=true,outErrorDescriptor=,outErrorWidth=1)(clock:20.1:)(clock:20.1:)(reset:20.1:)"
   instancePathKey="c4e_dvp_core:.:mm_interconnect_0:.:avalon_st_adapter_001"
   kind="altera_avalon_st_adapter"
   version="20.1"
   name="c4e_dvp_core_mm_interconnect_0_avalon_st_adapter_001">
  <parameter name="inUseValid" value="1" />
  <parameter name="inBitsPerSymbol" value="18" />
  <parameter name="outUseEmptyPort" value="0" />
  <parameter name="inChannelWidth" value="0" />
  <parameter name="outErrorWidth" value="1" />
  <parameter name="outUseValid" value="1" />
  <parameter name="outMaxChannel" value="0" />
  <parameter name="inErrorDescriptor" value="" />
  <parameter name="inUsePackets" value="0" />
  <parameter name="inErrorWidth" value="0" />
  <parameter name="inEmptyWidth" value="1" />
  <parameter name="inUseReady" value="1" />
  <parameter name="outReadyLatency" value="0" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone IV E" />
  <parameter name="outDataWidth" value="18" />
  <parameter name="AUTO_DEVICE_SPEEDGRADE" value="" />
  <parameter name="inUseEmptyPort" value="0" />
  <parameter name="outChannelWidth" value="0" />
  <parameter name="inMaxChannel" value="0" />
  <parameter name="outUseReady" value="1" />
  <parameter name="inReadyLatency" value="0" />
  <parameter name="AUTO_DEVICE" value="EP4CE6E22C8" />
  <parameter name="inDataWidth" value="18" />
  <parameter name="outErrorDescriptor" value="" />
  <parameter name="outEmptyWidth" value="1" />
  <generatedFiles>
   <file
       path="C:/PROJECT/PERIDOT/c72_ubshield/fpga/dvp_capture/c4e_dvp_core/synthesis/submodules/c4e_dvp_core_mm_interconnect_0_avalon_st_adapter_001.v"
       type="VERILOG" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="C:/PROJECT/PERIDOT/c72_ubshield/fpga/dvp_capture/c4e_dvp_core/synthesis/submodules/c4e_dvp_core_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="C:/develop/quartus/20.1le/ip/altera/avalon_st/altera_avalon_st_adapter/altera_avalon_st_adapter_hw.tcl" />
  </sourceFiles>
  <childSourceFiles>
   <file
       path="C:/develop/quartus/20.1le/ip/altera/avalon_st/altera_avalon_st_error_adapter/avalon-st_error_adapter_hw.tcl" />
  </childSourceFiles>
  <instantiator
     instantiator="c4e_dvp_core_mm_interconnect_0"
     as="avalon_st_adapter_001" />
  <messages>
   <message level="Debug" culprit="c4e_dvp_core">queue size: 37 starting:altera_avalon_st_adapter "submodules/c4e_dvp_core_mm_interconnect_0_avalon_st_adapter_001"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>3</b> modules, <b>3</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Debug" culprit="avalon_st_adapter_001"><![CDATA["<b>avalon_st_adapter_001</b>" reuses <b>error_adapter</b> "<b>submodules/c4e_dvp_core_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0</b>"]]></message>
   <message level="Info" culprit="avalon_st_adapter_001"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_avalon_st_adapter</b> "<b>avalon_st_adapter_001</b>"]]></message>
   <message level="Debug" culprit="c4e_dvp_core">queue size: 0 starting:error_adapter "submodules/c4e_dvp_core_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0"</message>
   <message level="Info" culprit="error_adapter_0"><![CDATA["<b>avalon_st_adapter_001</b>" instantiated <b>error_adapter</b> "<b>error_adapter_0</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_router:20.1:CHANNEL_ID=0001,0100,0010,1000,DECODER_TYPE=0,DEFAULT_CHANNEL=2,DEFAULT_DESTID=1,DEFAULT_RD_CHANNEL=-1,DEFAULT_WR_CHANNEL=-1,DESTINATION_ID=2,1,3,0,END_ADDRESS=0x8,0x50,0x110,0x210,MEMORY_ALIASING_DECODE=0,MERLIN_PACKET_FORMAT=ori_burst_size(81:79) response_status(78:77) cache(76:73) protection(72:70) thread_id(69) dest_id(68:67) src_id(66:65) qos(64) begin_burst(63) data_sideband(62) addr_sideband(61) burst_type(60:59) burst_size(58:56) burstwrap(55) byte_cnt(54:52) trans_exclusive(51) trans_lock(50) trans_read(49) trans_write(48) trans_posted(47) trans_compressed_read(46) addr(45:36) byteen(35:32) data(31:0),NON_SECURED_TAG=1,1,1,1,PKT_ADDR_H=45,PKT_ADDR_L=36,PKT_DEST_ID_H=68,PKT_DEST_ID_L=67,PKT_PROTECTION_H=72,PKT_PROTECTION_L=70,PKT_TRANS_READ=49,PKT_TRANS_WRITE=48,SECURED_RANGE_LIST=0,0,0,0,SECURED_RANGE_PAIRS=0,0,0,0,SLAVES_INFO=2:0001:0x0:0x8:read:1:0:0:1,1:0100:0x40:0x50:both:1:0:0:1,3:0010:0x100:0x110:both:1:0:0:1,0:1000:0x200:0x210:both:1:0:0:1,SPAN_OFFSET=,START_ADDRESS=0x0,0x40,0x100,0x200,ST_CHANNEL_W=4,ST_DATA_W=82,TYPE_OF_TRANSACTION=read,both,both,both"
   instancePathKey="c4e_dvp_core:.:mm_interconnect_1:.:router"
   kind="altera_merlin_router"
   version="20.1"
   name="c4e_dvp_core_mm_interconnect_1_router">
  <parameter name="ST_CHANNEL_W" value="4" />
  <parameter name="DEFAULT_WR_CHANNEL" value="-1" />
  <parameter name="PKT_TRANS_READ" value="49" />
  <parameter name="START_ADDRESS" value="0x0,0x40,0x100,0x200" />
  <parameter name="DEFAULT_CHANNEL" value="2" />
  <parameter name="MEMORY_ALIASING_DECODE" value="0" />
  <parameter
     name="SLAVES_INFO"
     value="2:0001:0x0:0x8:read:1:0:0:1,1:0100:0x40:0x50:both:1:0:0:1,3:0010:0x100:0x110:both:1:0:0:1,0:1000:0x200:0x210:both:1:0:0:1" />
  <parameter name="DEFAULT_RD_CHANNEL" value="-1" />
  <parameter name="PKT_ADDR_H" value="45" />
  <parameter name="PKT_DEST_ID_H" value="68" />
  <parameter name="PKT_ADDR_L" value="36" />
  <parameter name="PKT_DEST_ID_L" value="67" />
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="ori_burst_size(81:79) response_status(78:77) cache(76:73) protection(72:70) thread_id(69) dest_id(68:67) src_id(66:65) qos(64) begin_burst(63) data_sideband(62) addr_sideband(61) burst_type(60:59) burst_size(58:56) burstwrap(55) byte_cnt(54:52) trans_exclusive(51) trans_lock(50) trans_read(49) trans_write(48) trans_posted(47) trans_compressed_read(46) addr(45:36) byteen(35:32) data(31:0)" />
  <parameter name="CHANNEL_ID" value="0001,0100,0010,1000" />
  <parameter name="TYPE_OF_TRANSACTION" value="read,both,both,both" />
  <parameter name="SECURED_RANGE_PAIRS" value="0,0,0,0" />
  <parameter name="SPAN_OFFSET" value="" />
  <parameter name="ST_DATA_W" value="82" />
  <parameter name="SECURED_RANGE_LIST" value="0,0,0,0" />
  <parameter name="DECODER_TYPE" value="0" />
  <parameter name="PKT_PROTECTION_H" value="72" />
  <parameter name="END_ADDRESS" value="0x8,0x50,0x110,0x210" />
  <parameter name="PKT_PROTECTION_L" value="70" />
  <parameter name="PKT_TRANS_WRITE" value="48" />
  <parameter name="DEFAULT_DESTID" value="1" />
  <parameter name="DESTINATION_ID" value="2,1,3,0" />
  <parameter name="NON_SECURED_TAG" value="1,1,1,1" />
  <generatedFiles>
   <file
       path="C:/PROJECT/PERIDOT/c72_ubshield/fpga/dvp_capture/c4e_dvp_core/synthesis/submodules/c4e_dvp_core_mm_interconnect_1_router.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/develop/quartus/20.1le/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="c4e_dvp_core_mm_interconnect_1" as="router" />
  <messages>
   <message level="Debug" culprit="c4e_dvp_core">queue size: 23 starting:altera_merlin_router "submodules/c4e_dvp_core_mm_interconnect_1_router"</message>
   <message level="Info" culprit="router"><![CDATA["<b>mm_interconnect_1</b>" instantiated <b>altera_merlin_router</b> "<b>router</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_router:20.1:CHANNEL_ID=1,DECODER_TYPE=1,DEFAULT_CHANNEL=0,DEFAULT_DESTID=0,DEFAULT_RD_CHANNEL=-1,DEFAULT_WR_CHANNEL=-1,DESTINATION_ID=0,END_ADDRESS=0x0,MEMORY_ALIASING_DECODE=0,MERLIN_PACKET_FORMAT=ori_burst_size(81:79) response_status(78:77) cache(76:73) protection(72:70) thread_id(69) dest_id(68:67) src_id(66:65) qos(64) begin_burst(63) data_sideband(62) addr_sideband(61) burst_type(60:59) burst_size(58:56) burstwrap(55) byte_cnt(54:52) trans_exclusive(51) trans_lock(50) trans_read(49) trans_write(48) trans_posted(47) trans_compressed_read(46) addr(45:36) byteen(35:32) data(31:0),NON_SECURED_TAG=1,PKT_ADDR_H=45,PKT_ADDR_L=36,PKT_DEST_ID_H=68,PKT_DEST_ID_L=67,PKT_PROTECTION_H=72,PKT_PROTECTION_L=70,PKT_TRANS_READ=49,PKT_TRANS_WRITE=48,SECURED_RANGE_LIST=0,SECURED_RANGE_PAIRS=0,SLAVES_INFO=0:1:0x0:0x0:both:1:0:0:1,SPAN_OFFSET=,START_ADDRESS=0x0,ST_CHANNEL_W=4,ST_DATA_W=82,TYPE_OF_TRANSACTION=both"
   instancePathKey="c4e_dvp_core:.:mm_interconnect_1:.:router_001"
   kind="altera_merlin_router"
   version="20.1"
   name="c4e_dvp_core_mm_interconnect_1_router_001">
  <parameter name="ST_CHANNEL_W" value="4" />
  <parameter name="DEFAULT_WR_CHANNEL" value="-1" />
  <parameter name="PKT_TRANS_READ" value="49" />
  <parameter name="START_ADDRESS" value="0x0" />
  <parameter name="DEFAULT_CHANNEL" value="0" />
  <parameter name="MEMORY_ALIASING_DECODE" value="0" />
  <parameter name="SLAVES_INFO" value="0:1:0x0:0x0:both:1:0:0:1" />
  <parameter name="DEFAULT_RD_CHANNEL" value="-1" />
  <parameter name="PKT_ADDR_H" value="45" />
  <parameter name="PKT_DEST_ID_H" value="68" />
  <parameter name="PKT_ADDR_L" value="36" />
  <parameter name="PKT_DEST_ID_L" value="67" />
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="ori_burst_size(81:79) response_status(78:77) cache(76:73) protection(72:70) thread_id(69) dest_id(68:67) src_id(66:65) qos(64) begin_burst(63) data_sideband(62) addr_sideband(61) burst_type(60:59) burst_size(58:56) burstwrap(55) byte_cnt(54:52) trans_exclusive(51) trans_lock(50) trans_read(49) trans_write(48) trans_posted(47) trans_compressed_read(46) addr(45:36) byteen(35:32) data(31:0)" />
  <parameter name="CHANNEL_ID" value="1" />
  <parameter name="TYPE_OF_TRANSACTION" value="both" />
  <parameter name="SECURED_RANGE_PAIRS" value="0" />
  <parameter name="SPAN_OFFSET" value="" />
  <parameter name="ST_DATA_W" value="82" />
  <parameter name="SECURED_RANGE_LIST" value="0" />
  <parameter name="DECODER_TYPE" value="1" />
  <parameter name="PKT_PROTECTION_H" value="72" />
  <parameter name="END_ADDRESS" value="0x0" />
  <parameter name="PKT_PROTECTION_L" value="70" />
  <parameter name="PKT_TRANS_WRITE" value="48" />
  <parameter name="DEFAULT_DESTID" value="0" />
  <parameter name="DESTINATION_ID" value="0" />
  <parameter name="NON_SECURED_TAG" value="1" />
  <generatedFiles>
   <file
       path="C:/PROJECT/PERIDOT/c72_ubshield/fpga/dvp_capture/c4e_dvp_core/synthesis/submodules/c4e_dvp_core_mm_interconnect_1_router_001.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/develop/quartus/20.1le/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="c4e_dvp_core_mm_interconnect_1"
     as="router_001,router_002,router_003,router_004" />
  <messages>
   <message level="Debug" culprit="c4e_dvp_core">queue size: 22 starting:altera_merlin_router "submodules/c4e_dvp_core_mm_interconnect_1_router_001"</message>
   <message level="Info" culprit="router_001"><![CDATA["<b>mm_interconnect_1</b>" instantiated <b>altera_merlin_router</b> "<b>router_001</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_demultiplexer:20.1:AUTO_CLK_CLOCK_RATE=25000000,AUTO_DEVICE_FAMILY=Cyclone IV E,MERLIN_PACKET_FORMAT=ori_burst_size(81:79) response_status(78:77) cache(76:73) protection(72:70) thread_id(69) dest_id(68:67) src_id(66:65) qos(64) begin_burst(63) data_sideband(62) addr_sideband(61) burst_type(60:59) burst_size(58:56) burstwrap(55) byte_cnt(54:52) trans_exclusive(51) trans_lock(50) trans_read(49) trans_write(48) trans_posted(47) trans_compressed_read(46) addr(45:36) byteen(35:32) data(31:0),NUM_OUTPUTS=4,ST_CHANNEL_W=4,ST_DATA_W=82,VALID_WIDTH=4"
   instancePathKey="c4e_dvp_core:.:mm_interconnect_1:.:cmd_demux"
   kind="altera_merlin_demultiplexer"
   version="20.1"
   name="c4e_dvp_core_mm_interconnect_1_cmd_demux">
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="ori_burst_size(81:79) response_status(78:77) cache(76:73) protection(72:70) thread_id(69) dest_id(68:67) src_id(66:65) qos(64) begin_burst(63) data_sideband(62) addr_sideband(61) burst_type(60:59) burst_size(58:56) burstwrap(55) byte_cnt(54:52) trans_exclusive(51) trans_lock(50) trans_read(49) trans_write(48) trans_posted(47) trans_compressed_read(46) addr(45:36) byteen(35:32) data(31:0)" />
  <parameter name="ST_CHANNEL_W" value="4" />
  <parameter name="AUTO_CLK_CLOCK_RATE" value="25000000" />
  <parameter name="VALID_WIDTH" value="4" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone IV E" />
  <parameter name="ST_DATA_W" value="82" />
  <parameter name="NUM_OUTPUTS" value="4" />
  <generatedFiles>
   <file
       path="C:/PROJECT/PERIDOT/c72_ubshield/fpga/dvp_capture/c4e_dvp_core/synthesis/submodules/c4e_dvp_core_mm_interconnect_1_cmd_demux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/develop/quartus/20.1le/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="c4e_dvp_core_mm_interconnect_1" as="cmd_demux" />
  <messages>
   <message level="Debug" culprit="c4e_dvp_core">queue size: 17 starting:altera_merlin_demultiplexer "submodules/c4e_dvp_core_mm_interconnect_1_cmd_demux"</message>
   <message level="Info" culprit="cmd_demux"><![CDATA["<b>mm_interconnect_1</b>" instantiated <b>altera_merlin_demultiplexer</b> "<b>cmd_demux</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_multiplexer:20.1:ARBITRATION_SCHEME=round-robin,ARBITRATION_SHARES=1,MERLIN_PACKET_FORMAT=ori_burst_size(81:79) response_status(78:77) cache(76:73) protection(72:70) thread_id(69) dest_id(68:67) src_id(66:65) qos(64) begin_burst(63) data_sideband(62) addr_sideband(61) burst_type(60:59) burst_size(58:56) burstwrap(55) byte_cnt(54:52) trans_exclusive(51) trans_lock(50) trans_read(49) trans_write(48) trans_posted(47) trans_compressed_read(46) addr(45:36) byteen(35:32) data(31:0),NUM_INPUTS=1,PIPELINE_ARB=1,PKT_TRANS_LOCK=50,ST_CHANNEL_W=4,ST_DATA_W=82,USE_EXTERNAL_ARB=0"
   instancePathKey="c4e_dvp_core:.:mm_interconnect_1:.:cmd_mux"
   kind="altera_merlin_multiplexer"
   version="20.1"
   name="c4e_dvp_core_mm_interconnect_1_cmd_mux">
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="ori_burst_size(81:79) response_status(78:77) cache(76:73) protection(72:70) thread_id(69) dest_id(68:67) src_id(66:65) qos(64) begin_burst(63) data_sideband(62) addr_sideband(61) burst_type(60:59) burst_size(58:56) burstwrap(55) byte_cnt(54:52) trans_exclusive(51) trans_lock(50) trans_read(49) trans_write(48) trans_posted(47) trans_compressed_read(46) addr(45:36) byteen(35:32) data(31:0)" />
  <parameter name="ST_CHANNEL_W" value="4" />
  <parameter name="ARBITRATION_SHARES" value="1" />
  <parameter name="NUM_INPUTS" value="1" />
  <parameter name="PIPELINE_ARB" value="1" />
  <parameter name="ARBITRATION_SCHEME" value="round-robin" />
  <parameter name="ST_DATA_W" value="82" />
  <parameter name="USE_EXTERNAL_ARB" value="0" />
  <parameter name="PKT_TRANS_LOCK" value="50" />
  <generatedFiles>
   <file
       path="C:/PROJECT/PERIDOT/c72_ubshield/fpga/dvp_capture/c4e_dvp_core/synthesis/submodules/c4e_dvp_core_mm_interconnect_1_cmd_mux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/PROJECT/PERIDOT/c72_ubshield/fpga/dvp_capture/c4e_dvp_core/synthesis/submodules/altera_merlin_arbitrator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/develop/quartus/20.1le/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="c4e_dvp_core_mm_interconnect_1"
     as="cmd_mux,cmd_mux_001,cmd_mux_002,cmd_mux_003" />
  <messages>
   <message level="Debug" culprit="c4e_dvp_core">queue size: 16 starting:altera_merlin_multiplexer "submodules/c4e_dvp_core_mm_interconnect_1_cmd_mux"</message>
   <message level="Info" culprit="cmd_mux"><![CDATA["<b>mm_interconnect_1</b>" instantiated <b>altera_merlin_multiplexer</b> "<b>cmd_mux</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>C:/PROJECT/PERIDOT/c72_ubshield/fpga/dvp_capture/c4e_dvp_core/synthesis/submodules/altera_merlin_arbitrator.sv</b>]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_demultiplexer:20.1:AUTO_CLK_CLOCK_RATE=25000000,AUTO_DEVICE_FAMILY=Cyclone IV E,MERLIN_PACKET_FORMAT=ori_burst_size(81:79) response_status(78:77) cache(76:73) protection(72:70) thread_id(69) dest_id(68:67) src_id(66:65) qos(64) begin_burst(63) data_sideband(62) addr_sideband(61) burst_type(60:59) burst_size(58:56) burstwrap(55) byte_cnt(54:52) trans_exclusive(51) trans_lock(50) trans_read(49) trans_write(48) trans_posted(47) trans_compressed_read(46) addr(45:36) byteen(35:32) data(31:0),NUM_OUTPUTS=1,ST_CHANNEL_W=4,ST_DATA_W=82,VALID_WIDTH=1"
   instancePathKey="c4e_dvp_core:.:mm_interconnect_1:.:rsp_demux"
   kind="altera_merlin_demultiplexer"
   version="20.1"
   name="c4e_dvp_core_mm_interconnect_1_rsp_demux">
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="ori_burst_size(81:79) response_status(78:77) cache(76:73) protection(72:70) thread_id(69) dest_id(68:67) src_id(66:65) qos(64) begin_burst(63) data_sideband(62) addr_sideband(61) burst_type(60:59) burst_size(58:56) burstwrap(55) byte_cnt(54:52) trans_exclusive(51) trans_lock(50) trans_read(49) trans_write(48) trans_posted(47) trans_compressed_read(46) addr(45:36) byteen(35:32) data(31:0)" />
  <parameter name="ST_CHANNEL_W" value="4" />
  <parameter name="AUTO_CLK_CLOCK_RATE" value="25000000" />
  <parameter name="VALID_WIDTH" value="1" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone IV E" />
  <parameter name="ST_DATA_W" value="82" />
  <parameter name="NUM_OUTPUTS" value="1" />
  <generatedFiles>
   <file
       path="C:/PROJECT/PERIDOT/c72_ubshield/fpga/dvp_capture/c4e_dvp_core/synthesis/submodules/c4e_dvp_core_mm_interconnect_1_rsp_demux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/develop/quartus/20.1le/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="c4e_dvp_core_mm_interconnect_1"
     as="rsp_demux,rsp_demux_001,rsp_demux_002,rsp_demux_003" />
  <messages>
   <message level="Debug" culprit="c4e_dvp_core">queue size: 12 starting:altera_merlin_demultiplexer "submodules/c4e_dvp_core_mm_interconnect_1_rsp_demux"</message>
   <message level="Info" culprit="rsp_demux"><![CDATA["<b>mm_interconnect_1</b>" instantiated <b>altera_merlin_demultiplexer</b> "<b>rsp_demux</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_multiplexer:20.1:ARBITRATION_SCHEME=no-arb,ARBITRATION_SHARES=1,1,1,1,MERLIN_PACKET_FORMAT=ori_burst_size(81:79) response_status(78:77) cache(76:73) protection(72:70) thread_id(69) dest_id(68:67) src_id(66:65) qos(64) begin_burst(63) data_sideband(62) addr_sideband(61) burst_type(60:59) burst_size(58:56) burstwrap(55) byte_cnt(54:52) trans_exclusive(51) trans_lock(50) trans_read(49) trans_write(48) trans_posted(47) trans_compressed_read(46) addr(45:36) byteen(35:32) data(31:0),NUM_INPUTS=4,PIPELINE_ARB=0,PKT_TRANS_LOCK=50,ST_CHANNEL_W=4,ST_DATA_W=82,USE_EXTERNAL_ARB=0"
   instancePathKey="c4e_dvp_core:.:mm_interconnect_1:.:rsp_mux"
   kind="altera_merlin_multiplexer"
   version="20.1"
   name="c4e_dvp_core_mm_interconnect_1_rsp_mux">
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="ori_burst_size(81:79) response_status(78:77) cache(76:73) protection(72:70) thread_id(69) dest_id(68:67) src_id(66:65) qos(64) begin_burst(63) data_sideband(62) addr_sideband(61) burst_type(60:59) burst_size(58:56) burstwrap(55) byte_cnt(54:52) trans_exclusive(51) trans_lock(50) trans_read(49) trans_write(48) trans_posted(47) trans_compressed_read(46) addr(45:36) byteen(35:32) data(31:0)" />
  <parameter name="ST_CHANNEL_W" value="4" />
  <parameter name="ARBITRATION_SHARES" value="1,1,1,1" />
  <parameter name="NUM_INPUTS" value="4" />
  <parameter name="PIPELINE_ARB" value="0" />
  <parameter name="ARBITRATION_SCHEME" value="no-arb" />
  <parameter name="ST_DATA_W" value="82" />
  <parameter name="USE_EXTERNAL_ARB" value="0" />
  <parameter name="PKT_TRANS_LOCK" value="50" />
  <generatedFiles>
   <file
       path="C:/PROJECT/PERIDOT/c72_ubshield/fpga/dvp_capture/c4e_dvp_core/synthesis/submodules/c4e_dvp_core_mm_interconnect_1_rsp_mux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/PROJECT/PERIDOT/c72_ubshield/fpga/dvp_capture/c4e_dvp_core/synthesis/submodules/altera_merlin_arbitrator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/develop/quartus/20.1le/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="c4e_dvp_core_mm_interconnect_1" as="rsp_mux" />
  <messages>
   <message level="Debug" culprit="c4e_dvp_core">queue size: 8 starting:altera_merlin_multiplexer "submodules/c4e_dvp_core_mm_interconnect_1_rsp_mux"</message>
   <message level="Info" culprit="rsp_mux"><![CDATA["<b>mm_interconnect_1</b>" instantiated <b>altera_merlin_multiplexer</b> "<b>rsp_mux</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>C:/PROJECT/PERIDOT/c72_ubshield/fpga/dvp_capture/c4e_dvp_core/synthesis/submodules/altera_merlin_arbitrator.sv</b>]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="channel_adapter:20.1:inBitsPerSymbol=8,inChannelWidth=8,inErrorDescriptor=,inErrorWidth=0,inMaxChannel=255,inReadyLatency=0,inSymbolsPerBeat=1,inUseEmpty=false,inUseEmptyPort=NO,inUsePackets=true,inUseReady=true,outChannelWidth=0,outMaxChannel=0"
   instancePathKey="c4e_dvp_core:.:uart_to_avmm_bridge:.:avalon_st_adapter:.:channel_adapter_0"
   kind="channel_adapter"
   version="20.1"
   name="c4e_dvp_core_uart_to_avmm_bridge_avalon_st_adapter_channel_adapter_0">
  <parameter name="inErrorWidth" value="0" />
  <parameter name="inUseReady" value="true" />
  <parameter name="inBitsPerSymbol" value="8" />
  <parameter name="inChannelWidth" value="8" />
  <parameter name="inSymbolsPerBeat" value="1" />
  <parameter name="outChannelWidth" value="0" />
  <parameter name="inUseEmptyPort" value="NO" />
  <parameter name="inMaxChannel" value="255" />
  <parameter name="inReadyLatency" value="0" />
  <parameter name="outMaxChannel" value="0" />
  <parameter name="inUseEmpty" value="false" />
  <parameter name="inErrorDescriptor" value="" />
  <parameter name="inUsePackets" value="true" />
  <generatedFiles>
   <file
       path="C:/PROJECT/PERIDOT/c72_ubshield/fpga/dvp_capture/c4e_dvp_core/synthesis/submodules/c4e_dvp_core_uart_to_avmm_bridge_avalon_st_adapter_channel_adapter_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/develop/quartus/20.1le/ip/altera/avalon_st/altera_avalon_st_channel_adapter/avalon-st_channel_adapter_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="c4e_dvp_core_uart_to_avmm_bridge_avalon_st_adapter"
     as="channel_adapter_0" />
  <messages>
   <message level="Debug" culprit="c4e_dvp_core">queue size: 3 starting:channel_adapter "submodules/c4e_dvp_core_uart_to_avmm_bridge_avalon_st_adapter_channel_adapter_0"</message>
   <message level="Info" culprit="channel_adapter_0"><![CDATA["<b>avalon_st_adapter</b>" instantiated <b>channel_adapter</b> "<b>channel_adapter_0</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="channel_adapter:20.1:inBitsPerSymbol=8,inChannelWidth=0,inErrorDescriptor=,inErrorWidth=0,inMaxChannel=0,inReadyLatency=0,inSymbolsPerBeat=1,inUseEmpty=false,inUseEmptyPort=NO,inUsePackets=true,inUseReady=true,outChannelWidth=8,outMaxChannel=255"
   instancePathKey="c4e_dvp_core:.:uart_to_avmm_bridge:.:avalon_st_adapter_001:.:channel_adapter_0"
   kind="channel_adapter"
   version="20.1"
   name="c4e_dvp_core_uart_to_avmm_bridge_avalon_st_adapter_001_channel_adapter_0">
  <parameter name="inErrorWidth" value="0" />
  <parameter name="inUseReady" value="true" />
  <parameter name="inBitsPerSymbol" value="8" />
  <parameter name="inChannelWidth" value="0" />
  <parameter name="inSymbolsPerBeat" value="1" />
  <parameter name="outChannelWidth" value="8" />
  <parameter name="inUseEmptyPort" value="NO" />
  <parameter name="inMaxChannel" value="0" />
  <parameter name="inReadyLatency" value="0" />
  <parameter name="outMaxChannel" value="255" />
  <parameter name="inUseEmpty" value="false" />
  <parameter name="inErrorDescriptor" value="" />
  <parameter name="inUsePackets" value="true" />
  <generatedFiles>
   <file
       path="C:/PROJECT/PERIDOT/c72_ubshield/fpga/dvp_capture/c4e_dvp_core/synthesis/submodules/c4e_dvp_core_uart_to_avmm_bridge_avalon_st_adapter_001_channel_adapter_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/develop/quartus/20.1le/ip/altera/avalon_st/altera_avalon_st_channel_adapter/avalon-st_channel_adapter_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="c4e_dvp_core_uart_to_avmm_bridge_avalon_st_adapter_001"
     as="channel_adapter_0" />
  <messages>
   <message level="Debug" culprit="c4e_dvp_core">queue size: 2 starting:channel_adapter "submodules/c4e_dvp_core_uart_to_avmm_bridge_avalon_st_adapter_001_channel_adapter_0"</message>
   <message level="Info" culprit="channel_adapter_0"><![CDATA["<b>avalon_st_adapter_001</b>" instantiated <b>channel_adapter</b> "<b>channel_adapter_0</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="error_adapter:20.1:inBitsPerSymbol=34,inChannelWidth=0,inErrorDescriptor=,inErrorWidth=0,inMaxChannel=0,inReadyLatency=0,inSymbolsPerBeat=1,inUseEmpty=false,inUseEmptyPort=NO,inUsePackets=false,inUseReady=true,outErrorDescriptor=,outErrorWidth=1"
   instancePathKey="c4e_dvp_core:.:mm_interconnect_0:.:avalon_st_adapter:.:error_adapter_0"
   kind="error_adapter"
   version="20.1"
   name="c4e_dvp_core_mm_interconnect_0_avalon_st_adapter_error_adapter_0">
  <parameter name="inErrorWidth" value="0" />
  <parameter name="inUseReady" value="true" />
  <parameter name="inBitsPerSymbol" value="34" />
  <parameter name="inChannelWidth" value="0" />
  <parameter name="inSymbolsPerBeat" value="1" />
  <parameter name="inUseEmptyPort" value="NO" />
  <parameter name="outErrorWidth" value="1" />
  <parameter name="inMaxChannel" value="0" />
  <parameter name="inReadyLatency" value="0" />
  <parameter name="outErrorDescriptor" value="" />
  <parameter name="inUseEmpty" value="false" />
  <parameter name="inErrorDescriptor" value="" />
  <parameter name="inUsePackets" value="false" />
  <generatedFiles>
   <file
       path="C:/PROJECT/PERIDOT/c72_ubshield/fpga/dvp_capture/c4e_dvp_core/synthesis/submodules/c4e_dvp_core_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/develop/quartus/20.1le/ip/altera/avalon_st/altera_avalon_st_error_adapter/avalon-st_error_adapter_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="c4e_dvp_core_mm_interconnect_0_avalon_st_adapter"
     as="error_adapter_0" />
  <messages>
   <message level="Debug" culprit="c4e_dvp_core">queue size: 1 starting:error_adapter "submodules/c4e_dvp_core_mm_interconnect_0_avalon_st_adapter_error_adapter_0"</message>
   <message level="Info" culprit="error_adapter_0"><![CDATA["<b>avalon_st_adapter</b>" instantiated <b>error_adapter</b> "<b>error_adapter_0</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="error_adapter:20.1:inBitsPerSymbol=18,inChannelWidth=0,inErrorDescriptor=,inErrorWidth=0,inMaxChannel=0,inReadyLatency=0,inSymbolsPerBeat=1,inUseEmpty=false,inUseEmptyPort=NO,inUsePackets=false,inUseReady=true,outErrorDescriptor=,outErrorWidth=1"
   instancePathKey="c4e_dvp_core:.:mm_interconnect_0:.:avalon_st_adapter_001:.:error_adapter_0"
   kind="error_adapter"
   version="20.1"
   name="c4e_dvp_core_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0">
  <parameter name="inErrorWidth" value="0" />
  <parameter name="inUseReady" value="true" />
  <parameter name="inBitsPerSymbol" value="18" />
  <parameter name="inChannelWidth" value="0" />
  <parameter name="inSymbolsPerBeat" value="1" />
  <parameter name="inUseEmptyPort" value="NO" />
  <parameter name="outErrorWidth" value="1" />
  <parameter name="inMaxChannel" value="0" />
  <parameter name="inReadyLatency" value="0" />
  <parameter name="outErrorDescriptor" value="" />
  <parameter name="inUseEmpty" value="false" />
  <parameter name="inErrorDescriptor" value="" />
  <parameter name="inUsePackets" value="false" />
  <generatedFiles>
   <file
       path="C:/PROJECT/PERIDOT/c72_ubshield/fpga/dvp_capture/c4e_dvp_core/synthesis/submodules/c4e_dvp_core_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/develop/quartus/20.1le/ip/altera/avalon_st/altera_avalon_st_error_adapter/avalon-st_error_adapter_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="c4e_dvp_core_mm_interconnect_0_avalon_st_adapter_001"
     as="error_adapter_0" />
  <messages>
   <message level="Debug" culprit="c4e_dvp_core">queue size: 0 starting:error_adapter "submodules/c4e_dvp_core_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0"</message>
   <message level="Info" culprit="error_adapter_0"><![CDATA["<b>avalon_st_adapter_001</b>" instantiated <b>error_adapter</b> "<b>error_adapter_0</b>"]]></message>
  </messages>
 </entity>
</deploy>
