[{'role': 'system', 'content': 'You are a technical specialist with expertise in electronics. Your task is to analyze datasheets for electronic components and provide a concise summary of the product’s key characteristics and specifications. In addition, you need to gather textual information about the component, including its description and typical applications.Instructions:    Identify the correct component in the datasheet using the provided product code.    Summarize key parameters, including:        Voltage ratings        Current ratings        Power consumption        Operating temperature range        Package type        Special features or notes (if applicable)        Moisture Sensetive Level JEDEC J-STD-020E    Provide a short description of the component, including what it is (e.g., transistor, microcontroller, sensor) and its primary function.    Explain typical applications for the component (e.g., power management, signal processing, data storage, etc.).    Be thorough and accurate: Ensure the information corresponds specifically to the product code, as some datasheets cover multiple variants.Your goal is to create a clear and accurate technical summary that includes both key specifications and a description of what the component is used for.'}, {'role': 'user', 'content': 'Give me information about the component of ISO7631FCDWR production of TEXAS INSTRUMENTS from the text:OUTx\nGNDO GNDIINxVCCO VCCIIsolation \nCapacitor\nENx\nCopyright © 2016, Texas Instruments Incorporated\nProduct\nFolder\nSample &\nBuy\nTechnical\nDocuments\nTools &\nSoftware\nSupport &\nCommunity\nAnIMPORTANT NOTICE attheend ofthisdata sheet addresses availability, warranty, changes, useinsafety-critical applications,\nintellectual property matters andother important disclaimers. PRODUCTION DATA.ISO7631FM ,ISO7631FC ,ISO7641FC\nSLLSEC3F –SEPTEMBER 2012 –REVISED APRIL 2016\nISO76x1 Low-Power TripleandQuad-Channels Digital Isolators\n11Features\n1•Signaling Rate: 150Mbps (M-Grade), 25Mbps\n(C-Grade)\n•Robust Design with Integrated Noise Filter\n(C-Grade)\n•Low Power Consumption, Typical ICCperChannel\n(3.3-V Supplies):\n–ISO7631FM: 2mAat10Mbps\n–ISO7631FC: 1.5mAat10Mbps\n–ISO7641FC: 1.3mAat10Mbps\n•Extremely-Low ICC_disable (C-Grade)\n•Low Propagation Delay: 7nsTypical (M-Grade)\n•Output Defaults toLow-State inFail-Safe Mode\n•Wide Temperature Range: –40°Cto125°C\n•50KV/µsTransient Immunity, Typical\n•Long LifeWith SiO 2Isolation Barrier\n•Operates From 2.7-V (M-Grade), 3.3-V and5-V\nSupply andLogic Levels\n•2.7-V (M-Grade), 3.3-V and5-VLevel Translation\n•Wide Body SOIC-16 Package\n•Safety andRegulatory Approvals\n–2500 VRMSIsolation for1Minute perUL1577\n–4242 VPKBasic Insulation perDINVVDE V\n0884-10 andDINEN61010-1\n–CSA Component Acceptance Notice 5A,IEC\n60950-1 andIEC61010-1 End Equipment\nStandards\n–CQC Certification perGB4943.1-2011\n–TUV 3000 VRMSReinforced Insulation\naccording toEN/UL/CSA 60950-1 and\nEN/UL/CSA 61010-1\n2Applications\n•Optocoupler Replacement in:\n–Industrial Fieldbus\n–Profibus\n–Modbus\n–DeviceNet ™Data Buses\n–Servo Control Interface\n–Motor Control\n–Power Supplies\n–Battery Packs3Description\nThe ISO7631F and ISO7641F devices provide\ngalvanic isolation upto4242 VPKper VDE. The\nISO7631F device has three channels, twoofwhich\noperate inthe forward direction and one which\noperates inthe reverse direction. The ISO7641F\ndevice has4channels, three ofwhich operate inthe\nforward direction and one ofwhich operates inthe\nreverse direction. Suffix Findicates that output\ndefaults tolow-state infail-safe conditions (see ).M-\nGrade devices arehigh-speed isolators capable ofup\nto150-Mbps data rates with fast propagation delays,\nwhereas C-Grade devices arecapable ofupto25-\nMbps data rates with low power consumption and\nintegrated filters fornoise-prone applications. C-\nGrade devices are recommended forlower-speed\napplications where input noise pulses ofless than 6\nnsduration must besuppressed, orwhen low-power\nconsumption iscritical.\nEach isolation channel has alogic input and output\nbuffer separated byasilicon dioxide (SiO 2)insulation\nbarrier. Used inconjunction with isolated power\nsupplies, these devices prevent noise currents ona\ndata bus orother circuits from entering thelocal\nground and interfering with ordamaging sensitive\ncircuitry. The devices have TTL input thresholds and\ncan operate from 2.7-V (M-Grade), 3.3-V and 5-V\nsupplies. Allinputs are5-V tolerant when supplied\nfrom 3.3-V or2.7-V supplies.\nDevice Information(1)\nPART NUMBER PACKAGE BODY SIZE (NOM)\nISO7631FM\nSOIC (16) 10.30 mm×7.50 mm ISO7631FC\nISO7641FC\n(1)Forallavailable packages, see theorderable addendum at\ntheendofthedatasheet.\nSimplified Schematic\n(1) VCCIand GNDI are supply and ground\nconnections respectively for the input\nchannels.\n(2) VCCO and GNDO aresupply and ground\nconnections respectively forthe output\nchannels.\n2ISO7631FM ,ISO7631FC ,ISO7641FC\nSLLSEC3F –SEPTEMBER 2012 –REVISED APRIL 2016 www.ti.com\nProduct Folder Links: ISO7631FM ISO7631FC ISO7641FCSubmit Documentation Feedback Copyright ©2012 –2016, Texas Instruments IncorporatedTable ofContents\n1Features .................................................................. 1\n2Applications ........................................................... 1\n3Description ............................................................. 1\n4Revision History ..................................................... 2\n5Available Options ................................................... 4\n6PinConfiguration andFunctions ......................... 4\n7Specifications ......................................................... 5\n7.1 Absolute Maximum Ratings ...................................... 5\n7.2 ESD Ratings .............................................................. 5\n7.3 Recommended Operating Conditions ....................... 5\n7.4 Thermal Information ................................................. 6\n7.5 Electrical Characteristics: VCC1andVCC2at5V±\n10% ............................................................................ 6\n7.6 Electrical Characteristics: VCC1at5V±10% and\nVCC2at3.3V±10% .................................................. 6\n7.7 Electrical Characteristics: VCC1at3.3V±10% and\nVCC2at5V±10% ..................................................... 7\n7.8 Electrical Characteristics: VCC1andVCC2at3.3V±\n10% ............................................................................ 7\n7.9 Electrical Characteristics: VCC1andVCC2at2.7V\n(ISO7631FM Only) ..................................................... 7\n7.10 Power Dissipation Characteristics .......................... 7\n7.11 Supply Current Characteristics: VCC1andVCC2at5\nV±10% ..................................................................... 8\n7.12 Supply Current Characteristics: VCC1at5V±10%\nandVCC2at3.3V±10% ........................................... 9\n7.13 Supply Current Characteristics: VCC1at3.3V±10%\nandVCC2at5V±10% .............................................. 9\n7.14 Supply Current Characteristics: VCC1andVCC2at\n3.3V±10% ............................................................. 10\n7.15 Supply Current Characteristics: VCC1andVCC2at\n2.7V(ISO7631FM Only) ........................................ 10\n7.16 Switching Characteristics: VCC1andVCC2at5V±\n10% .......................................................................... 117.17 Switching Characteristics: VCC1at5V±10% and\nVCC2at3.3V±10% ................................................ 11\n7.18 Switching Characteristics: VCC1at3.3V±10% and\nVCC2at5V±10% ................................................... 12\n7.19 Switching Characteristics: VCC1andVCC2at3.3V±\n10% .......................................................................... 12\n7.20 Switching Characteristics: VCC1andVCC2at2.7V\n................................................................................. 13\n7.21 Typical Characteristics .......................................... 14\n8Parameter Measurement Information ................ 17\n9Detailed Description ............................................ 19\n9.1 Overview ................................................................. 19\n9.2 Functional Block Diagram ....................................... 19\n9.3 Feature Description ................................................. 20\n9.4 Device Functional Modes ........................................ 23\n10Application andImplementation ........................ 24\n10.1 Application Information .......................................... 24\n10.2 Typical Application ............................................... 24\n11Power Supply Recommendations ..................... 27\n12Layout ................................................................... 27\n12.1 Layout Guidelines ................................................. 27\n12.2 Layout Example .................................................... 27\n13Device andDocumentation Support ................. 28\n13.1 Documentation Support ........................................ 28\n13.2 Related Links ........................................................ 28\n13.3 Community Resources .......................................... 28\n13.4 Trademarks ........................................................... 28\n13.5 Electrostatic Discharge Caution ............................ 28\n13.6 Glossary ................................................................ 28\n14Mechanical, Packaging, andOrderable\nInformation ........................................................... 28\n4Revision History\nNOTE: Page numbers forprevious revisions may differ from page numbers inthecurrent version.\nChanges from Revision E(August 2015) toRevision F Page\n•Changed theISO7631 pinimage inthePinConfiguration andFunctions section ............................................................... 4\nChanges from Revision D(September 2013) toRevision E Page\n•Added PinConfiguration andFunctions section, ESD Ratings table, Feature Description section, Device Functional\nModes ,Application andImplementation section, Power Supply Recommendations section, Layout section, Device\nandDocumentation Support section, andMechanical, Packaging, andOrderable Information section. ............................. 1\n•Added 2.7-V (M-Grade), 3.3-V and5-VLevel Translation toFeatures section ..................................................................... 1\n•Deleted marked ascolumn from Available Options table....................................................................................................... 4\n•Added Footnote 3toAbsolute Maximum Ratings table. ........................................................................................................ 5\n•Changed thermal metric values intheThermal Information table. ........................................................................................ 6\n•Changed VCCXtoVCCOinElectrical Characteristics: VCC1andVCC2at5V±10% table. ........................................................ 6\n•Added cross-reference toVI=VCCIintheElectrical Characteristics: VCC1 andVCC2 at5V±10% table. ....................... 6\n•Changed Footnote 1oftheElectrical Characteristics: VCC1 andVCC2 at5V±10% table forclarification. ..................... 6\n3ISO7631FM ,ISO7631FC ,ISO7641FC\nwww.ti.com SLLSEC3F –SEPTEMBER 2012 –REVISED APRIL 2016\nProduct Folder Links: ISO7631FM ISO7631FC ISO7641FCSubmit Documentation Feedback Copyright ©2012 –2016, Texas Instruments Incorporated•Added cross-reference toVI=VCCIintheElectrical Characteristics: VCC1 at5V±10% andVCC2 at3.3V±10%\ntable. ....................................................................................................................................................................................... 6\n•Added footnote totheElectrical Characteristics: VCC1 at3.3V±10% andVCC2 at5V±10% table. .............................. 7\n•Changed VCCXtoVCCOintheElectrical Characteristics: VCC1 andVCC2 at3.3V±10% table. ........................................ 7\n•Changed footnote 1intheElectrical Characteristics: VCC1 andVCC2 at3.3V±10% table forclarification. ..................... 7\n•Changed VCCXtoVCCOintheElectrical Characteristics: VCC1 andVCC2 at2.7Vtable. ................................................... 7\n•Deleted IECandforDW-16 Package from IECPackage Insulation andSafety-Related Specifications forDW-16\nPackage section. .................................................................................................................................................................. 20\n•Changed L(I01) MIN from 8.3mmto8mm, L(IO2) MIN from 8.1mmto8mm, andDINIEC60112 /VDE 0303 Part\n1toDINEN60112 (VDE 0303-11); IEC60112 inthePackage Insulation andSafety-Related Specifications table. ....... 20\n•Deleted footnote 2from Package Insulation andSafety-Related Specifications IECandforDW-16 Package from\nIECPackage Insulation andSafety-Related Specifications forDW-16 Package section.. .................................................. 20\n•Changed VDE Standard toDINVVDE V0884-10 (VDE V0084-10): 2006-12. ................................................................ 21\n•Changed thevalue forθJAfrom 72°C/W to77.5 °C/W fortheTest Conditions andthevalues forSafety input,\noutput, orsupply current max from 316, 482, and643to293, 448and597intheSafety Limiting Values table. ............. 22\n•Changed safety temperature tocase temperature inSafety Limiting Values ...................................................................... 22\n•Changed name ofDW-16θJCThermal Derating Curve perIEC64747-5-2 toThermal Derating Curve forSafety\nLimiting Current perVDE ...................................................................................................................................................... 22\n•Changed Figure 22intheSafety Limiting Values section. .................................................................................................. 22\n•Changed I/Oschematics figure inFeature Description section. ......................................................................................... 23\nChanges from Revision C(August 2013) toRevision D Page\n•Deleted 2500 VRMSfrom Rated Isolation Data ....................................................................................................................... 4\n•Changed theTable 3,TUV column From: Certificate Number: U8V 130777311 009To:Certificate Number: U8V\n130977311 010................................................................................................................................................................... 21\nChanges from Revision B(April 2013) toRevision C Page\n•Changed theDescription ........................................................................................................................................................ 1\n•Deleted ISO7640FC from theAvailable Options table ........................................................................................................... 4\n•Changed TheISO7631FC Rated Isolation values intheAvailable Options table ................................................................. 4\n•Deleted Graph ISO7640FC Supply Current PerChannel vsData Rate .............................................................................. 14\n•Deleted Graph ISO7640FC Supply Current ForAllChannels vsData Rate ....................................................................... 14\n•Added theTUV column toTable 3....................................................................................................................................... 21\n•Deleted ISO7640FC from theTYPICAL SUPPLY CURRENT EQUATIONS section .......................................................... 25\n•Deleted theISO7640 circuit from theAPPLICATION INFORMATION section .................................................................... 27\nChanges from Revision A(September 2012) toRevision B Page\n•Changed theVIOTMSPECIFICATION From: 4000 VPEAK to4242 VPEAK............................................................................... 21\n•Changed Table 3:4242 VPKTo:4000 VPK.......................................................................................................................... 21\nChanges from Original (September 2012) toRevision A Page\n•Changed Description textFrom: "applications where input noise pulses ofless than 10nsduration... "\nTo:"applications where input noise pulses ofless than 6nsduration... "................................................................................ 1\n•Added note Product Preview toISO7640FC intheAvailable Options table .......................................................................... 4\n•Changed Input PUintheFunction table From: ZTo:\'Undetermined .................................................................................. 23\n1\n2\n3\n4\n5\n6\n7\n8 910111213141516\nEN1INAGND1\nINB\nOUTC\nNC\nGND1VCC1\nGND2GND2\nOUTA\nINCOUTB\nEN2NCVCC2\n1\n2\n3\n4\n5\n6\n7\n8 910111213141516\nEN1INAGND1\nINB\nINC\nOUTD\nGND1VCC1\nGND2GND2\nOUTA\nOUTCOUTB\nEN2INDVCC2\n4ISO7631FM ,ISO7631FC ,ISO7641FC\nSLLSEC3F –SEPTEMBER 2012 –REVISED APRIL 2016 www.ti.com\nProduct Folder Links: ISO7631FM ISO7631FC ISO7641FCSubmit Documentation Feedback Copyright ©2012 –2016, Texas Instruments Incorporated(1) See theTable 3table fordetailed isolation ratings.5Available Options\nPRODUCT RATED ISOLATION(1)PACKAGEINPUT\nTHRESHOLDDATA RATEINTEGRATED NOISE\nFILTERCHANNEL\nDIRECTION\nISO631FM 4242 VPK DW-16 ~1.5 VTTL 150Mbps No2Forward,\n1Reverse\nISO7631FC 4242 VPK DW-16 ~1.5 VTTL 25Mbps Yes2Forward,\n1Reverse\nISO7641FC 4242 VPK DW-16 ~1.5 VTTL 25Mbps Yes3Forward,\n1Reverse\n6PinConfiguration andFunctions\nISO7641 DWPackage\n16-Pin SOIC\nTopViewISO7631 DWPackage\n16-Pin SOIC\nTopView\nPinFunctions\nPIN\nI/O DESCRIPTION\nNAME ISO7641 ISO7631\nEN1 7 7 IEnables (when input isHigh orOpen) orDisables (when input isLow) OUTD ofISO7641 and\nOUTC ofISO7631\nEN2 10 10 IEnables (when input isHigh orOpen) orDisables (when input isLow) OUTA, OUTB, and\nOUTC ofISO7641\nEnables (when input isHigh orOpen) orDisables (when input isLow) OUTA andOUTB of\nISO7631\nGND1 2,8 2,8 – Ground connection forVCC1\nGND2 9,15 9,15 – Ground connection forVCC2\nINA 3 3 I Input, channel A\nINB 4 4 I Input, channel B\nINC 5 12 I Input, channel C\nIND 11 – I Input, channel D\nNC – 6,11 – NoConnect pins arefloating with nointernal connection\nOUTA 14 14 O Output, channel A\nOUTB 13 13 O Output, channel B\nOUTC 12 5 O Output, channel C\nOUTD 6 – O Output, channel D\nVCC1 1 1 – Power supply, VCC1\nVCC2 16 16 – Power supply, VCC2\n5ISO7631FM ,ISO7631FC ,ISO7641FC\nwww.ti.com SLLSEC3F –SEPTEMBER 2012 –REVISED APRIL 2016\nProduct Folder Links: ISO7631FM ISO7631FC ISO7641FCSubmit Documentation Feedback Copyright ©2012 –2016, Texas Instruments Incorporated(1) Stresses beyond those listed under absolute maximum ratings may cause permanent damage tothedevice. These arestress ratings\nonly andfunctional operation ofthedevice atthese oranyother conditions beyond those indicated under Recommended Operating\nConditions isnotimplied. Exposure toabsolute-maximum-rated conditions forextended periods may affect device reliability.\n(2) Allvoltage values except differential I/Obusvoltages arewith respect tothelocal ground terminal (GND1 orGND2) andarepeak\nvoltage values.\n(3) Maximum voltage must notexceed 6V.7Specifications\n7.1 Absolute Maximum Ratings\nSee(1)\nMIN MAX UNIT\nVCC1\nVCC2(2) Supply voltage –0.5 6 V\nVoltage INx, OUTx, ENx –0.5 6(3)V\nIO Output current ±15 mA\nTJ Maximum junction temperature 150 °C\nTSTG Storage temperature –65 150 °C\n(1) JEDEC document JEP155 states that500-V HBM allows safe manufacturing with astandard ESD control process.\n(2) JEDEC document JEP157 states that250-V CDM allows safe manufacturing with astandard ESD control process.7.2 ESD Ratings\nVALUE UNIT\nV(ESD) Electrostatic dischargeHuman body model (HBM), perANSI/ESDA/JEDEC JS-001(1)±4000\nVCharged-device model (CDM), perJEDEC specification JESD22-\nC101(2)±1500\nMachine model (MM), JEDEC JESD22-A115-A ±200\n7.3 Recommended Operating Conditions\nMIN NOM MAX UNIT\nVCC1,VCC2 Supply voltageM-Grade 2.7 5.5\nV\nC-Grade 3 5.5\nIOH High-level output current –4 mA\nIOL Low-level output current 4 mA\nVIH High-level input voltage 2 5.5 V\nVIL Low-level input voltage 0 0.8 V\ntui Input pulse durationM-Grade: ≥3-VOperation 6.67\nns M-Grade: <3-VOperation 10\nC-Grade: ≥3-VOperation 40\n1/tui Signaling rateM-Grade: ≥3-VOperation 0 150\nMbps M-Grade: <3-VOperation 0 100\nC-Grade: ≥3-VOperation 0 25\nTJ Junction temperature –40 136 °C\nTA Ambient temperature –40 25 125 °C\n6ISO7631FM ,ISO7631FC ,ISO7641FC\nSLLSEC3F –SEPTEMBER 2012 –REVISED APRIL 2016 www.ti.com\nProduct Folder Links: ISO7631FM ISO7631FC ISO7641FCSubmit Documentation Feedback Copyright ©2012 –2016, Texas Instruments Incorporated(1) Formore information about traditional andnew thermal metrics, seetheSemiconductor andICPackage Thermal Metrics application\nreport, SPRA953 .7.4 Thermal Information\nTHERMAL METRIC(1)ISO76x1Fx\nUNIT DW(SOIC)\n16PINS\nRθJA Junction-to-ambient thermal resistance 77.5 °C/W\nRθJC(top) Junction-to-case (top) thermal resistance 40.4 °C/W\nRθJB Junction-to-board thermal resistance 42.2 °C/W\nψJT Junction-to-top characterization parameter 15 °C/W\nψJB Junction-to-board characterization parameter 41.6 °C/W\n(1) VCCI=Input-side supply voltage; VCCO=Output-side supply voltage7.5 Electrical Characteristics: VCC1andVCC2at5V±10%\nVCC1andVCC2at5V±10% (over recommended operating conditions unless otherwise noted)\nPARAMETER TEST CONDITIONSM-Grade C-Grade\nUNIT\nMIN TYP MAX MIN TYP MAX\nVOH High-level output voltageIOH=–4mA; seeFigure 16 VCCO(1)–0.8 4.8 VCCO–0.8 4.7\nV\nIOH=–20μA;seeFigure 16 VCCO–0.1 5 VCCO–0.1 5\nVOL Low-level output voltageIOL=4mA; seeFigure 16 0.2 0.4 0.3 0.5\nV\nIOL=20μA;seeFigure 16 0 0.1 00.1\nVI(HYS)Input threshold voltage\nhysteresis450 450 mV\nIIH High-level input current VIH=VCCatINxorENx 10 10 μA\nIIL Low-level input current VIL=0VatINxorENx –10 -10 μA\nCMTICommon-mode transient\nimmunityVI=VCCI(1)or0V;seeFigure 19 25 75 25 75 kV/μs\n(1) VCCI=Input-side supply voltage7.6 Electrical Characteristics: VCC1at5V±10% andVCC2at3.3V±10%\nVCC1at5V±10% andVCC2at3.3V±10% (over recommended operating conditions unless otherwise noted)\nPARAMETER TEST CONDITIONSM-Grade C-Grade\nUNIT\nMIN TYP MAX MIN TYP MAX\nVOHHigh-level output\nvoltageIOH=–4mA; see\nFigure 16OUTx onVCC1(5V)side VCC1–0.8 4.8 VCC1–0.8 4.7\nVOUTx onVCC2(3.3V)side VCC2-0.4 3 VCC2-0.6 2.9\nIOH=–20μA;\nseeFigure 16OUTx onVCC1(5V)side VCC1–0.1 5 VCC1–0.1 5\nOUTx onVCC2(3.3V)side VCC2–0.1 3.3 VCC2–0.1 3.3\nVOLLow-level output\nvoltageIOL=4mA; seeFigure 16 0.2 0.4 0.3 0.5\nV\nIOL=20μA;seeFigure 16 0 0.1 0 0.1\nVI(HYS)Input threshold voltage\nhysteresis430 430 mV\nIIH High-level input current VIH=VCCatINxorENx 10 10μA\nIIL Low-level input current VIL=0VatINxorENx -10 -10 μA\nCMTICommon-mode\ntransient immunityVI=VCCI(1)or0V;seeFigure 19 25 50 25 50 kV/μs\n7ISO7631FM ,ISO7631FC ,ISO7641FC\nwww.ti.com SLLSEC3F –SEPTEMBER 2012 –REVISED APRIL 2016\nProduct Folder Links: ISO7631FM ISO7631FC ISO7641FCSubmit Documentation Feedback Copyright ©2012 –2016, Texas Instruments Incorporated(1) VCCI=Input-side supply voltage7.7 Electrical Characteristics: VCC1at3.3V±10% andVCC2at5V±10%\nVCC1at3.3V±10% andVCC2at5V±10% (over recommended operating conditions unless otherwise noted)\nPARAMETER TEST CONDITIONSM-Grade C-Grade\nUNIT\nMIN TYP MAX MIN TYP MAX\nVOH High-level output voltageIOH=–4mA; see\nFigure 16OUTx onVCC1(3.3V)side VCC1–0.4 3 VCC1-0.6 2.9\nVOUTx onVCC2(5V)side VCC2–0.8 4.8 VCC2–0.8 4.7\nIOH=–20μA;see\nFigure 16OUTx onVCC1(3.3V)side VCC1–0.1 3.3 VCC1–0.1 3.3\nOUTx onVCC2(5V)side VCC2–0.1 5 VCC2–0.1 5\nVOL Low-level output voltageIOL=4mA; seeFigure 16 0.2 0.4 0.3 0.5\nV\nIOL=20μA;seeFigure 16 0 0.1 0 0.1\nVI(HYS)Input threshold voltage\nhysteresis430 430 mV\nIIH High-level input current VIH=VCCatINxorENx 10 10μA\nIIL Low-level input current VIL=0VatINxorENx -10 -10 μA\nCMTICommon-mode transient\nimmunityVI=VCCI(1)or0V;seeFigure 19 25 50 25 50 kV/μs\n(1) VCCI=Input-side supply voltage; VCCO=Output-side supply voltage7.8 Electrical Characteristics: VCC1andVCC2at3.3V±10%\nVCC1andVCC2at3.3V±10% (over recommended operating conditions unless otherwise noted)\nPARAMETER TEST CONDITIONSM-Grade C-Grade\nUNIT\nMIN TYP MAX MIN TYP MAX\nVOHHigh-level output\nvoltageIOH=–4mA; seeFigure 16 VCCO(1)–0.4 3 VCCO–0.6 2.9\nV\nIOH=–20μA;seeFigure 16 VCCO–0.1 3.3 VCCO–0.1 3.3\nVOL Low-level output voltageIOL=4mA; seeFigure 16 0.2 0.4 0.3 0.5\nV\nIOL=20μA;seeFigure 16 0 0.1 0 0.1\nVI(HYS)Input threshold voltage\nhysteresis425 425 mV\nIIH High-level input current VIH=VCCatINxorENx 10 10μA\nIIL Low-level input current VIL=0VatINxorENx -10 -10 μA\nCMTICommon-mode transient\nimmunityVI=VCCI(1)or0V;seeFigure 19 25 50 25 50 kV/μs\n(1) Only M-Grade devices arerecommended foroperation down to2.7Vsupplies. For2.7V-operation, max data rateis100Mbps.\n(2) VCCI=Input-side supply voltage; VCCO=Output-side supply voltage7.9 Electrical Characteristics: VCC1andVCC2at2.7V(ISO7631FM Only)\nVCC1andVCC2at2.7V(1)(over recommended operating conditions unless otherwise noted)\nPARAMETER TEST CONDITIONS MIN TYP MAX UNIT\nVOH High-level output voltageIOH=–4mA; seeFigure 16 VCCO(2)–0.5 2.4\nV\nIOH=–20μA;seeFigure 16 VCCO–0.1 2.7\nVOL Low-level output voltageIOL=4mA; seeFigure 16 0.2 0.4\nV\nIOL=20μA;seeFigure 16 0 0.1\nVI(HYS) Input threshold voltage hysteresis 350 mV\nIIH High-level input current VIH=VCCatINxorENx 10μA\nIIL Low-level input current VIL=0VatINxorENx -10 μA\nCMTI Common-mode transient immunity VI=VCCI(2)or0V;seeFigure 19 25 50 kV/μs\n7.10 Power Dissipation Characteristics\nPARAMETER TEST CONDITIONS MIN TYP MAX UNIT\nPD Maximum Device Power DissipationVCC1=VCC2=5.5V,TJ=150°C,\nCL=15pF\nInput a75MHz 50% duty cycle\nsquare wave399 mW\n8ISO7631FM ,ISO7631FC ,ISO7641FC\nSLLSEC3F –SEPTEMBER 2012 –REVISED APRIL 2016 www.ti.com\nProduct Folder Links: ISO7631FM ISO7631FC ISO7641FCSubmit Documentation Feedback Copyright ©2012 –2016, Texas Instruments Incorporated7.11 Supply Current Characteristics: VCC1andVCC2at5V±10%\nVCC1andVCC2at5V±10% (over recommended operating conditions unless otherwise noted)\nPARAMETER TEST CONDITIONSM-Grade C-Grade\nUNIT\nMIN TYP MAX MIN TYP MAX\nISO7631F\nICC1Disable EN1 =EN2 =0V2.5 4 1.1 1.9 mA\nICC2 3.7 5.4 1.5 2.6 mA\nICC1DCto1Mbps\nDCSignal: VI=VCCor0V\nACSignal: Allchannels switching with square\nwave clock input; CL=15pF2.6 4.1 1.8 2.7 mA\nICC2 3.8 5.5 2.6 3.9 mA\nICC110Mbps3.3 4.5 2.7 3.7 mA\nICC2 4.9 6.6 3.9 5.3 mA\nICC125Mbps4.5 6 4.1 5.4 mA\nICC2 6.8 9 5.9 7.8 mA\nICC1150Mbps15 19.5 NotApplicable mA\nICC2 22 30 NotApplicable mA\nISO7641F\nICC1Disable EN1 =EN2 =0V1.2 2.1 mA\nICC2 1.6 2.6 mA\nICC1DCto1Mbps\nDCSignal: VI=VCCor0V,\nACSignal: Allchannels switching with square\nwave clock input; CL=15pF1.8 2.8 mA\nICC2 3.1 4.2 mA\nICC110Mbps3 4mA\nICC2 4.9 6.1 mA\nICC125Mbps4.8 6mA\nICC2 7.7 9.5 mA\n9ISO7631FM ,ISO7631FC ,ISO7641FC\nwww.ti.com SLLSEC3F –SEPTEMBER 2012 –REVISED APRIL 2016\nProduct Folder Links: ISO7631FM ISO7631FC ISO7641FCSubmit Documentation Feedback Copyright ©2012 –2016, Texas Instruments Incorporated7.12 Supply Current Characteristics: VCC1at5V±10% andVCC2at3.3V±10%\nVCC1at5V±10% andVCC2at3.3V±10% (over recommended operating conditions unless otherwise noted)\nPARAMETER TEST CONDITIONSM-Grade C-Grade\nUNIT\nMIN TYP MAX MIN TYP MAX\nISO7631F\nICC1Disable EN1 =EN2 =0V2.5 4 1.1 1.9 mA\nICC2 2.7 3.7 0.7 1.3 mA\nICC1DCto1Mbps\nDCSignal: VI=VCCor0V\nACSignal: Allchannels switching with square\nwave clock input; CL=15pF2.6 4.1 1.8 2.7 mA\nICC2 2.8 3.8 1.8 2.6 mA\nICC110Mbps3.3 4.5 2.7 3.7 mA\nICC2 3.5 4.6 2.6 3.5 mA\nICC125Mbps4.5 6 4.1 5.4 mA\nICC2 4.7 5.9 3.8 5mA\nICC1150Mbps15 19.5 NotApplicable mA\nICC2 14.6 19 NotApplicable mA\nISO7641F\nICC1Disable EN1 =EN2 =0V1.2 2.1 mA\nICC2 0.8 1.3 mA\nICC1DCto1Mbps\nDCSignal: VI=VCCor0V,\nACSignal: Allchannels switching with square\nwave clock input; CL=15pF1.8 2.8 mA\nICC2 2 2.9 mA\nICC110Mbps3 4mA\nICC2 3.2 4.1 mA\nICC125Mbps4.8 6mA\nICC2 5.1 7mA\n7.13 Supply Current Characteristics: VCC1at3.3V±10% andVCC2at5V±10%\nVCC1at3.3V±10% andVCC2at5V±10% (over recommended operating conditions unless otherwise noted)\nPARAMETER TEST CONDITIONSM-Grade C-Grade\nUNIT\nMIN TYP MAX MIN TYP MAX\nISO7631F\nICC1Disable EN1 =EN2 =0V1.8 2.8 0.6 1.1 mA\nICC2 3.7 5.4 1.5 2.6 mA\nICC1DCto1Mbps\nDCSignal: VI=VCCor0V\nACSignal: Allchannels switching with square\nwave clock input; CL=15pF1.9 2.9 1.2 1.8 mA\nICC2 3.8 5.5 2.6 3.9 mA\nICC110Mbps2.4 3.4 1.8 2.6 mA\nICC2 4.9 6.6 3.9 5.3 mA\nICC125Mbps3.2 4.2 2.7 3.6 mA\nICC2 6.8 9 5.9 7.8 mA\nICC1150Mbps9.3 12.5 NotApplicable mA\nICC2 22 30 NotApplicable mA\nISO7641F\nICC1Disable EN1 =EN2 =0V0.7 1.1 mA\nICC2 1.6 2.6 mA\nICC1DCto1Mbps\nDCSignal: VI=VCCor0V,\nACSignal: Allchannels switching with square\nwave clock input; CL=15pF1.2 1.9 mA\nICC2 3.1 4.2 mA\nICC110Mbps2 2.8 mA\nICC2 4.9 6.1 mA\nICC125Mbps3.1 4mA\nICC2 7.7 9.5 mA\n10ISO7631FM ,ISO7631FC ,ISO7641FC\nSLLSEC3F –SEPTEMBER 2012 –REVISED APRIL 2016 www.ti.com\nProduct Folder Links: ISO7631FM ISO7631FC ISO7641FCSubmit Documentation Feedback Copyright ©2012 –2016, Texas Instruments Incorporated7.14 Supply Current Characteristics: VCC1andVCC2at3.3V±10%\nVCC1andVCC2at3.3V±10% (over recommended operating conditions unless otherwise noted)\nPARAMETER TEST CONDITIONSM-Grade C-Grade\nUNIT\nMIN TYP MAX MIN TYP MAX\nISO7631F\nICC1Disable EN1 =EN2 =0V1.8 2.8 0.6 1.1 mA\nICC2 2.7 3.7 0.7 1.3 mA\nICC1DCto1Mbps\nDCSignal: VI=VCCor0V\nACSignal: Allchannels switching with square\nwave clock input; CL=15pF1.9 2.9 1.2 1.8 mA\nICC2 2.8 3.8 1.8 2.6 mA\nICC110Mbps2.4 3.4 1.8 2.6 mA\nICC2 3.5 4.6 2.6 3.5 mA\nICC125Mbps3.2 4.2 2.7 3.6 mA\nICC2 4.7 5.9 3.8 5mA\nICC1150Mbps9.3 12.5 NotApplicable mA\nICC2 14.6 19 NotApplicable mA\nISO7641F\nICC1Disable EN1 =EN2 =0V0.7 1.1 mA\nICC2 0.8 1.3 mA\nICC1DCto1Mbps\nDCSignal: VI=VCCor0V,\nACSignal: Allchannels switching with square\nwave clock input; CL=15pF1.2 1.9 mA\nICC2 2 2.9 mA\nICC110Mbps2 2.8 mA\nICC2 3.2 4.1 mA\nICC125Mbps3.1 4mA\nICC2 5.1 7mA\n(1) Only M-Grade devices arerecommended foroperation down to2.7Vsupplies. For2.7V-operation, max data rateis100Mbps.7.15 Supply Current Characteristics: VCC1andVCC2at2.7V(ISO7631FM Only)(1)\nVCC1andVCC2at2.7V(over recommended operating conditions unless otherwise noted)\nPARAMETER TEST CONDITIONSM-Grade\nUNIT\nMIN TYP MAX\nISO7631F\nICC1Disable EN1 =EN2 =0V1.5 2.4 mA\nICC2 2.2 3.2 mA\nICC1DCto1Mbps\nDCSignal: VI=VCCor0V\nACSignal: Allchannels switching with square wave clock input; CL=15pF1.6 2.5 mA\nICC2 2.3 3.2 mA\nICC110Mbps2 2.9 mA\nICC2 3 3.9 mA\nICC125Mbps2.7 3.7 mA\nICC2 3.9 4.9 mA\nICC1100Mbps5.7 6.8 mA\nICC2 8.6 12 mA\n11ISO7631FM ,ISO7631FC ,ISO7641FC\nwww.ti.com SLLSEC3F –SEPTEMBER 2012 –REVISED APRIL 2016\nProduct Folder Links: ISO7631FM ISO7631FC ISO7641FCSubmit Documentation Feedback Copyright ©2012 –2016, Texas Instruments Incorporated(1) Also known asPulse Skew.\n(2) tsk(o)istheskew between outputs ofasingle device with alldriving inputs connected together andtheoutputs switching inthesame\ndirection while driving identical loads.\n(3) tsk(pp) isthemagnitude ofthedifference inpropagation delay times between anyterminals ofdifferent devices switching inthesame\ndirection while operating atidentical supply voltages, temperature, input signals andloads.\n(4) Theenable signal rateforC-grade devices should be≤45Kbps.7.16 Switching Characteristics: VCC1andVCC2at5V±10%\nVCC1andVCC2at5V±10% (over recommended operating conditions unless otherwise noted)\nPARAMETER TEST CONDITIONSM-Grade C-Grade\nUNIT\nMIN TYP MAX MIN TYP MAX\nISO7631F, ISO7641F\ntPLH,tPHL Propagation delay time See Figure 16 3.5 7 10.5 11 17 28 ns\nPWD(1)Pulse width distortion |tPHL–tPLH| See Figure 16 2 3 ns\ntsk(o)(2)Channel-to-channel output skew timeSame-direction Channels 2 3\nns\nOpposite-direction Channels 3 4\ntsk(pp)(3)Part-to-part skew time 4.5 13 ns\ntr Output signal risetime See Figure 16 1.6 2.8 ns\ntf Output signal falltime See Figure 16 1 2.9 ns\ntPHZDisable Propagation Delay, high-to-high\nimpedance outputSee Figure 17 5 16 8 20 ns\ntPLZDisable Propagation Delay, low-to-high\nimpedance outputSee Figure 17 5 16 7 20 ns\ntPZHEnable Propagation Delay, high\nimpedance-to-high outputSee Figure 17 4 16 11000 22000(4)ns\ntPZLEnable Propagation Delay, high\nimpedance-to-low outputSee Figure 17 4 16 8 20 ns\ntfsFail-safe output delay time from input\ndata orpower lossSee Figure 18 9.5 9 μs\n(1) Also known asPulse Skew.\n(2) tsk(o)istheskew between outputs ofasingle device with alldriving inputs connected together andtheoutputs switching inthesame\ndirection while driving identical loads.\n(3) tsk(pp) isthemagnitude ofthedifference inpropagation delay times between anyterminals ofdifferent devices switching inthesame\ndirection while operating atidentical supply voltages, temperature, input signals andloads.\n(4) Theenable signal rateforC-grade devices should be≤45Kbps.7.17 Switching Characteristics: VCC1at5V±10% andVCC2at3.3V±10%\nVCC1at5V±10% andVCC2at3.3V±10% (over recommended operating conditions unless otherwise noted)\nPARAMETER TEST CONDITIONSM-Grade C-Grade\nUNIT\nMIN TYP MAX MIN TYP MAX\nISO7631F, ISO7641F\ntPLH,tPHL Propagation delay time See Figure 16 4 8 13 11 18 32 ns\nPWD(1)Pulse width distortion |tPHL–tPLH| See Figure 16 2 3.5 ns\ntsk(o)(2)Channel-to-channel output skew timeSame-direction Channels 2.5 4.5\nns\nOpposite-direction Channels 3.5 5.5\ntsk(pp)(3)Part-to-part skew time 6 15 ns\ntr Output signal risetime See Figure 16 2 3.6 ns\ntf Output signal falltime See Figure 16 1.2 3.3 ns\ntPHZDisable Propagation Delay, high-to-\nhigh impedance outputSee Figure 17 6.5 17 9 20 ns\ntPLZDisable Propagation Delay, low-to-\nhigh impedance outputSee Figure 17 6.5 17 8 20 ns\ntPZHEnable Propagation Delay, high\nimpedance-to-high outputSee Figure 17 5.5 17 11000 22000(4)ns\ntPZLEnable Propagation Delay, high\nimpedance-to-low outputSee Figure 17 5.5 17 10 30 ns\ntfsFail-safe output delay time from input\ndata orpower lossSee Figure 18 9.5 8.5 μs\n12ISO7631FM ,ISO7631FC ,ISO7641FC\nSLLSEC3F –SEPTEMBER 2012 –REVISED APRIL 2016 www.ti.com\nProduct Folder Links: ISO7631FM ISO7631FC ISO7641FCSubmit Documentation Feedback Copyright ©2012 –2016, Texas Instruments Incorporated(1) Also known asPulse Skew.\n(2) tsk(o)istheskew between outputs ofasingle device with alldriving inputs connected together andtheoutputs switching inthesame\ndirection while driving identical loads.\n(3) tsk(pp) isthemagnitude ofthedifference inpropagation delay times between anyterminals ofdifferent devices switching inthesame\ndirection while operating atidentical supply voltages, temperature, input signals andloads.\n(4) Theenable signal rateforC-grade devices should be≤45Kbps.7.18 Switching Characteristics: VCC1at3.3V±10% andVCC2at5V±10%\nVCC1at3.3V±10% andVCC2at5V±10% (over recommended operating conditions unless otherwise noted)\nPARAMETER TEST CONDITIONSM-Grade C-Grade\nUNIT\nMIN TYP MAX MIN TYP MAX\nISO7631F, ISO7641F\ntPLH,tPHL Propagation delay time See Figure 16 4 7.5 12.5 11 18.5 32 ns\nPWD(1)Pulse width distortion |tPHL–tPLH| See Figure 16 2 2.5 ns\ntsk(o)(2)Channel-to-channel output skew timeSame-direction Channels 2.5 4.5\nns\nOpposite-direction Channels 3.5 5.5\ntsk(pp)(3)Part-to-part skew time 6 15 ns\ntr Output signal risetime See Figure 16 1.7 2.9 ns\ntf Output signal falltime See Figure 16 1.1 2.9 ns\ntPHZDisable Propagation Delay, high-to-high\nimpedance outputSee Figure 17 5.5 17 8 20 ns\ntPLZDisable Propagation Delay, low-to-high\nimpedance outputSee Figure 17 5.5 17 7 20 ns\ntPZHEnable Propagation Delay, high\nimpedance-to-high outputSee Figure 17 4.5 17 11000 22000(4)ns\ntPZLEnable Propagation Delay, high\nimpedance-to-low outputSee Figure 17 4.5 17 8 30 ns\ntfsFail-safe output delay time from input data\norpower lossSee Figure 18 9.5 7.5 μs\n(1) Also known asPulse Skew.\n(2) tsk(o)istheskew between outputs ofasingle device with alldriving inputs connected together andtheoutputs switching inthesame\ndirection while driving identical loads.\n(3) tsk(pp) isthemagnitude ofthedifference inpropagation delay times between anyterminals ofdifferent devices switching inthesame\ndirection while operating atidentical supply voltages, temperature, input signals andloads.\n(4) Theenable signal rateforC-grade devices should be≤45Kbps.7.19 Switching Characteristics: VCC1andVCC2at3.3V±10%\nVCC1andVCC2at3.3V±10% (over recommended operating conditions unless otherwise noted)\nPARAMETER TEST CONDITIONSM-Grade C-Grade\nUNIT\nMIN TYP MAX MIN TYP MAX\nISO7631F, ISO7641F\ntPLH,tPHL Propagation delay time See Figure 16 4 8.5 14 12 23 35 ns\nPWD(1)Pulse width distortion |tPHL–tPLH| See Figure 16 2 3 ns\ntsk(o)(2)Channel-to-channel output skew timeSame-direction Channels 3 5\nns\nOpposite-direction Channels 4 6\ntsk(pp)(3)Part-to-part skew time 6.5 16 ns\ntr Output signal risetime See Figure 16 2 3.7 ns\ntf Output signal falltime See Figure 16 1.3 3.4 ns\ntPHZDisable Propagation Delay, high-to-high\nimpedance outputSee Figure 17 6.5 17 9 20 ns\ntPLZDisable Propagation Delay, low-to-high\nimpedance outputSee Figure 17 6.5 17 8 20 ns\ntPZHEnable Propagation Delay, high\nimpedance-to-high outputSee Figure 17 5.5 17 11000 22000(4)ns\ntPZLEnable Propagation Delay, high\nimpedance-to-low outputSee Figure 17 5.5 17 10 30 ns\ntfsFail-safe output delay time from input\ndata orpower lossSee Figure 18 9.2 7.5 μs\n13ISO7631FM ,ISO7631FC ,ISO7641FC\nwww.ti.com SLLSEC3F –SEPTEMBER 2012 –REVISED APRIL 2016\nProduct Folder Links: ISO7631FM ISO7631FC ISO7641FCSubmit Documentation Feedback Copyright ©2012 –2016, Texas Instruments Incorporated(1) Only M-Grade devices arerecommended foroperation down to2.7Vsupplies. For2.7V-operation, max data rateis100Mbps.\n(2) Also known asPulse Skew.\n(3) tsk(o)istheskew between outputs ofasingle device with alldriving inputs connected together andtheoutputs switching inthesame\ndirection while driving identical loads.\n(4) tsk(pp) isthemagnitude ofthedifference inpropagation delay times between anyterminals ofdifferent devices switching inthesame\ndirection while operating atidentical supply voltages, temperature, input signals andloads.7.20 Switching Characteristics: VCC1andVCC2at2.7V(1)\nVCC1andVCC2at2.7V(over recommended operating conditions unless otherwise noted)\nPARAMETER TEST CONDITIONSM-Grade\nMIN TYP MAX UNIT\nISO7631F, ISO7641F\ntPLH,tPHL Propagation delay time See Figure 16 5 8 16 ns\nPWD(2)Pulse width distortion |tPHL–tPLH| See Figure 16 2.5 ns\ntsk(o)(3)Channel-to-channel output skew timeSame-direction Channels 4\nns\nOpposite-direction Channels 5\ntsk(pp)(4)Part-to-part skew time 8 ns\ntr Output signal risetime See Figure 16 2.3 ns\ntf Output signal falltime See Figure 16 1.8 ns\ntPHZDisable Propagation Delay, high-to-high\nimpedance outputSee Figure 17 8 18 ns\ntPLZDisable Propagation Delay, low-to-high\nimpedance outputSee Figure 17 8 18 ns\ntPZHEnable Propagation Delay, high impedance-to-\nhigh outputSee Figure 17 7 18 ns\ntPZLEnable Propagation Delay, high impedance-to-\nlowoutputSee Figure 17 7 18 ns\ntfsFail-safe output delay time from input data or\npower lossSee Figure 18 8.5 μs\n00.511.522.5\n0 5 10 15 20 25\nData Rate (Mbps)Supply Current (mA)ICC1 at 3.3 V\nICC1 at 5 V\nICC2 at 3.3 V\nICC2 at 5 VTA = 25°C\nCL = 15 pF\nG102 \n012345678\n0 5 10 15 20 25\nData Rate (Mbps)Supply Current (mA)ICC1 at 3.3 V\nICC1 at 5 V\nICC2 at 3.3 V\nICC2 at 5 V\nTA = 25°C\nCL = 15 pF\nG103 \n00.511.522.5\n0 5 10 15 20 25\nData Rate (Mbps)Supply Current (mA)ICC1 at 3.3 V\nICC1 at 5 V\nICC2 at 3.3 V\nICC2 at 5 V\nTA = 25°C\nCL = 15 pF\nG202 \n01234567\n0 5 10 15 20 25\nData Rate (Mbps)Supply Current (mA)ICC1 at 3.3 V\nICC1 at 5 V\nICC2 at 3.3 V\nICC2 at 5 V\nTA = 25°C\nCL = 15 pF\nG203 \n012345678\n0 20 40 60 80 100 120 140 160\nData Rate (Mbps)Supply Current (mA)ICC1 at 3.3 V\nICC1 at 5 V\nICC2 at 3.3 V\nICC2 at 5 V\nTA = 25°C\nCL = 15 pF\nG200 \n04812162024\n0 20 40 60 80 100 120 140 160\nData Rate (Mbps)Supply Current (mA)ICC1 at 3.3 V\nICC1 at 5 V\nICC2 at 3.3 V\nICC2 at 5 V\nTA = 25°C\nCL = 15 pF\nG201 \n14ISO7631FM ,ISO7631FC ,ISO7641FC\nSLLSEC3F –SEPTEMBER 2012 –REVISED APRIL 2016 www.ti.com\nProduct Folder Links: ISO7631FM ISO7631FC ISO7641FCSubmit Documentation Feedback Copyright ©2012 –2016, Texas Instruments Incorporated7.21 Typical Characteristics\nFigure 1.ISO7631FM Supply Current PerChannel\nvsData RateFigure 2.ISO7631FM Supply Current ForAllChannels\nvsData Rate\nFigure 3.ISO7631FC Supply Current PerChannel\nvsData RateFigure 4.ISO7631FC Supply Current ForAllChannels\nvsData Rate\nFigure 5.ISO7641FC Supply Current PerChannel\nvsData RateFigure 6.ISO7641FC Supply Current ForAllChannels\nvsData Rate\n2.362.382.42.422.442.462.482.52.52\n−40 −20 0 20 40 60 80 100 120\nFree−Air Temperature (°C)Power Supply \nUnder Voltage Threshold (V)VCC Rising\nVCC Falling\nG007 \n67891011\n−40 −15 10 35 60 85 110 135 150\nFree−Air Temperature (°C)Propagation Delay Time (ns)tPLH at 3.3 V\ntPHL at 3.3 V\ntPHL at 5 V\ntPLH at 5 V\nCL = 15 pF\nG008 \n0123456\n−30 −25 −20 −15 −10 −5 0\nHigh−Level Output Current (mA)High−Level Output Voltage (V)VCC = 3.3 V\nVCC = 5 VTA = 25°C\nG104 \n0123456\n0 5 10 15 20 25 30 35 40 45\nLow−Level Output Current (mA)Low−Level Output Voltage (V)VCC = 3.3 V\nVCC = 5 VTA = 25°C\nG105 \n0123456\n−70 −60 −50 −40 −30 −20 −10 0\nHigh−Level Output Current (mA)High−Level Output Voltage (V)VCC = 5 V\nVCC = 3.3 VTA = 25°C\nG005 \n0123456\n0 10 20 30 40 50 60 70\nLow−Level Output Current (mA)Low−Level Output Voltage (V)VCC = 3.3 V\nVCC = 5 VTA = 25°C\nG006 \n15ISO7631FM ,ISO7631FC ,ISO7641FC\nwww.ti.com SLLSEC3F –SEPTEMBER 2012 –REVISED APRIL 2016\nProduct Folder Links: ISO7631FM ISO7631FC ISO7641FCSubmit Documentation Feedback Copyright ©2012 –2016, Texas Instruments IncorporatedTypical Characteristics (continued)\nFigure 7.M-Grade High-Level Output Voltage\nvsHigh-Level Output CurrentFigure 8.M-Grade Low-Level Output Voltage\nvsLow-Level Output Current\nFigure 9.C-Grade High-Level Output Voltage\nvsHigh-Level Output CurrentFigure 10.C-Grade Low-Level Output Voltage\nvsLow-Level Output Current\nFigure 11.VCCUndervoltage Threshold\nvsFree AirTemperatureFigure 12.M-Grade Propagation Delay Time\nvsFree AirTemperature\n00.20.40.60.811.21.4\n0 5 10 15 20 25\nData Rate (Mbps)Pk-Pk Output Jitter (ns)\nVCC = 3.3 V\nVCC = 5 VTA = 25°C\nCL = 15 pF\nAll Channels Switching\nTyp Jitter on output pin shown\nG107 \n00.10.20.30.40.50.60.70.80.91\n0 20 40 60 80 100 120 140 160 180\nData Rate (Mbps)Pk-Pk Output Jitter (ns)\nVCC= 5 V\nVCC= 3.3 VTA= 25°C\nCL= 15 pF\nAll Channels Switching\nTyp Jitter on output pin shown\nG009\n16182022242628\n−40 −20 0 20 40 60 80 100 120 140\nFree−Air Temperature (°C)Propagation Delay Time (ns)tPLH at 3.3 V\ntPHL at 3.3 V\ntPLH at 5 V\ntPHL at 5 V\nCL = 15 pF\nG106 \n16ISO7631FM ,ISO7631FC ,ISO7641FC\nSLLSEC3F –SEPTEMBER 2012 –REVISED APRIL 2016 www.ti.com\nProduct Folder Links: ISO7631FM ISO7631FC ISO7641FCSubmit Documentation Feedback Copyright ©2012 –2016, Texas Instruments IncorporatedTypical Characteristics (continued)\nFigure 13.C-Grade Propagation Delay Time\nvsFree AirTemperatureFigure 14.M-Grade Output Jitter vsData Rate\nFigure 15.C-Grade Output Jitter vsData Rate\nInput\nGenerator50OUTRL= 1 k\nENVO\nVIIN\n0V\nISOLA TION B A RRIERCL/c87\n/c871%/c177\nNOTE ANOTE\nB0 V\nVOVI\n0.5 V50%\nInput\nGenerator50OUT\nRL= 1 kENVO\nVIIN\n3V\nISOLA TION B A RRIER CL /c87\n/c871%/c177\nNOTE ANOTE\nB\n0 V0 VVI\n50%0.5 VtPZH\nVOVOH\ntPHZV /2CCV /2CCVCCtPZLVCC\nV /2CC\nVCCOtPLZVCCO\nV /2CC\nVOL\nCopyright © 2016, Texas Instruments Incorporated\nIN\nISOLATION BARRIEROUT\nVO\nCLInput\nGenerator 50VI/c87\nNOTE ANOTE\nB10%90%\n50%0 V\n50%VI V /2CC\nVOtPLH\nVOHtPHL\ntrtfVCCI\nVOLV /2CC\nCopyright © 2016, Texas Instruments Incorporated\n17ISO7631FM ,ISO7631FC ,ISO7641FC\nwww.ti.com SLLSEC3F –SEPTEMBER 2012 –REVISED APRIL 2016\nProduct Folder Links: ISO7631FM ISO7631FC ISO7641FCSubmit Documentation Feedback Copyright ©2012 –2016, Texas Instruments Incorporated8Parameter Measurement Information\nA. The input pulse issupplied byagenerator having thefollowing characteristics: PRR≤50kHz, 50% duty cycle, tr≤3\nns,tf≤3ns, ZO=50Ω.Attheinput, 50Ωresistor isrequired toterminate Input Generator signal. Itisnotneeded in\nactual application.\nB. CL=15pFandincludes instrumentation andfixture capacitance within ±20%.\nFigure 16.Switching Characteristics Test Circuit andVoltage Waveforms\nA. The input pulse issupplied byagenerator having thefollowing characteristics: PRR≤10kHz, 50% duty cycle,\ntr≤3ns,tf≤3ns,ZO=50Ω.\nB. CL=15pFandincludes instrumentation andfixture capacitance within ±20%.\nFigure 17.Enable/Disable Propagation Delay Time Test Circuit andWaveform\nIsolation BarrierC = 0.1 F ±1%\nIN\nVOHor VOLOUTVCCI\n+ – VCMVCCOC = 0.1 F ±1% μ\nGNDO GNDIS1\n+\n–Pass-fail criteria –\noutput must remain\nstable.\nCLμ\nNote A\nCopyright © 2016, Texas Instruments Incorporated\nVOOUTISOL A TIONB A RRIER\nNOTE ACLVI\nIN = VCCI0 V\ntfs\nfs lowVOVI 2.7 V\n50%VCCIVCCI\nVOLVOH\nCopyright © 2016, Texas Instruments Incorporated\n18ISO7631FM ,ISO7631FC ,ISO7641FC\nSLLSEC3F –SEPTEMBER 2012 –REVISED APRIL 2016 www.ti.com\nProduct Folder Links: ISO7631FM ISO7631FC ISO7641FCSubmit Documentation Feedback Copyright ©2012 –2016, Texas Instruments IncorporatedParameter Measurement Information (continued)\nA. CL=15pFandincludes instrumentation andfixture capacitance within ±20%.\nFigure 18.Failsafe Delay Time Test Circuit andVoltage Waveforms\nA. CL=15pFandincludes instrumentation andfixture capacitance within ±20%.\nFigure 19.Common-Mode Transient Immunity Test Circuit\nOSC\nPWM VREFLPF\nVREFDCLOUT\nIN0\n1SIsolation Barrier\nLow t Frequency\nChannel\n(DC...100 kbps)\nHigh t Frequency\nChannel\n(100 kbps...150 Mbps)\nCopyright © 2016, Texas Instruments Incorporated\n19ISO7631FM ,ISO7631FC ,ISO7641FC\nwww.ti.com SLLSEC3F –SEPTEMBER 2012 –REVISED APRIL 2016\nProduct Folder Links: ISO7631FM ISO7631FC ISO7641FCSubmit Documentation Feedback Copyright ©2012 –2016, Texas Instruments Incorporated9Detailed Description\n9.1 Overview\nThe isolator inFigure 20isbased onacapacitive, isolation-barrier technique. The I/Ochannel ofthedevice\nconsists oftwointernal data channels, ahigh-frequency channel (HF) with abandwidth from 100 kbps upto\n150 Mbps, and alow-frequency channel (LF) covering therange from 100 kbps down toDC. Inprinciple, a\nsingle-ended input signal entering theHF-channel issplit into adifferential signal viatheinverter gate atthe\ninput. The following capacitor-resistor networks differentiate thesignal intotransients, which then areconverted\ninto differential pulses bytwocomparators. The comparator outputs drive aNOR-gate flip-flop whose output\nfeeds anoutput multiplexer. Adecision logic (DCL) atthedriving output oftheflip-flop measures thedurations\nbetween signal transients. Iftheduration between twoconsecutive transients exceeds acertain time limit, (asin\nthecase ofalow-frequency signal), theDCL forces theoutput-multiplexer toswitch from thehigh- tothelow-\nfrequency channel.\nBecause low-frequency input signals require theinternal capacitors toassume prohibitively large values, these\nsignals arepulse-width modulated (PWM) with thecarrier frequency ofaninternal oscillator, thus creating a\nsufficiently high frequency signal, capable ofpassing thecapacitive barrier. Astheinput ismodulated, alow-pass\nfilter (LPF) isneeded toremove thehigh-frequency carrier from theactual data before passing itontotheoutput\nmultiplexer.\n9.2 Functional Block Diagram\nFigure 20.ISO7631FM Conceptual Block Diagram\nOSC\nPWM VREF LPF\nVREF DCLOUT IN0\n1SIsolation Barrier\nLow t Frequency\nChannel\n(DC...100 kbps)\nHigh t Frequency\nChannel\n(100 kbps...25 Mbps)Polarity and \nThreshold Selection\nPolarity and Threshold Selection\nCopyright © 2016, Texas Instruments Incorporated\n20ISO7631FM ,ISO7631FC ,ISO7641FC\nSLLSEC3F –SEPTEMBER 2012 –REVISED APRIL 2016 www.ti.com\nProduct Folder Links: ISO7631FM ISO7631FC ISO7641FCSubmit Documentation Feedback Copyright ©2012 –2016, Texas Instruments IncorporatedFunctional Block Diagram (continued)\n(1) PerJEDEC package dimensions.\n(2) Measured from input pintoground.Figure 21.ISO7631FC andISO7641FC Conceptual Block Diagram\n9.3 Feature Description\n9.3.1 Package Insulation andSafety-Related Specifications\nPARAMETER TEST CONDITIONS MIN TYP MAX UNIT\nL(I01) Minimum airgap(Clearance) Shortest terminal toterminal distance through air 8 mm\nL(I02)(1) Minimum external tracking\n(Creepage)Shortest terminal toterminal distance across the\npackage surface8 mm\nCTITracking resistance (Comparative\nTracking Index)DINEN60112 (VDE 0303-11); IEC60112 ≥400 V\nDTIMinimum Internal Gap (Internal\nClearance)Distance through theinsulation 0.014 mm\nCI(2)Input capacitance VI=VCC/2+0.4sin(2πft),f=1MHz, VCC=5V 2 pF\nspacer\nNOTE\nCreepage and clearance requirements should beapplied according tothe specific\nequipment isolation standards ofanapplication. Care should betaken tomaintain the\ncreepage and clearance distance ofaboard design toensure that themounting pads of\ntheisolator ontheprinted circuit board donotreduce thisdistance.\nCreepage and clearance onaprinted circuit board become equal according tothe\nmeasurement techniques shown intheIsolation Glossary. Techniques such asinserting\ngrooves and/or ribs onaprinted circuit board are used tohelp increase these\nspecifications.\n21ISO7631FM ,ISO7631FC ,ISO7641FC\nwww.ti.com SLLSEC3F –SEPTEMBER 2012 –REVISED APRIL 2016\nProduct Folder Links: ISO7631FM ISO7631FC ISO7641FCSubmit Documentation Feedback Copyright ©2012 –2016, Texas Instruments Incorporated(1) Climatic Classification 40/125/21\n(2) Allpins oneach side ofthebarrier tiedtogether creating atwo-terminal device.Table 1.DINVVDE V0884-10 (VDE V0884-10):2006-12 Insulation Characteristics(1)\nPARAMETER TEST CONDITIONS SPECIFICATION UNIT\nVIORM Maximum working insulation voltage 1414 VPEAK\nVPR Input-to-output testvoltageAfter Input/Output safety testsubgroup 2/3,\nVPR=VIORM x1.2,t=10s,\nPartial discharge <5pC1697\nVPEAKMethod a,After environmental tests subgroup 1,\nVPR=VIORM x1.6,t=10s,\nPartial Discharge <5pC2262\nMethod b1,100% Production test\nVPR=VIORM x1.875, t=1s\nPartial discharge <5pC2652\nVIOTM Maximum transient overvoltageVTEST =VIOTM\nt=60sec(Qualification)\nt=1sec(100% Production)4242 VPEAK\nRIO(2)Isolation resistance, Input toOutputVIO=500V,TA=25°C >1012\nΩ VIO=500V,100°C≤TA≤125°C >1011\nVIO=500VatTS=150°C >109\nCIO(2)Barrier capacitance, Input toOutput VI=0.4sin(2πft),f=1MHz 2 pF\nPollution degree 2\nTable 2.IEC60664-1 Ratings Table\nPARAMETER TEST CONDITIONS SPECIFICATION\nMaterial Group II\nInstallation classification /Overvoltage\ncategory forbasic insulationRated mains voltage≤300VRMS I–IV\nRated mains voltage≤600VRMS I–III\nRated mains voltage≤1000 VRMS I–II\n(1) Production tested≥3000 VRMSfor1second inaccordance with UL1577.Table 3.Regulatory Information\nVDE TUV CSA UL CQC\nCertified according to\nDINVVDE V0884-10\n(VDE V0884-10):2006-\n12andDINEN61010-\n1(VDE 0411-1):2011-\n07Certified according to\nEN/UL/CSA 60950-1 and61010-\n1Approved under CSA\nComponent Acceptance Notice\n5A,IEC60950-1 andIEC\n61010-1Recognized under 1577\nComponent Recognition\nProgramCertified according to\nGB4943.1-2011\nBasic Insulation\nMaximum Transient\nOvervoltage, 4242 VPK\nMaximum Working\nVoltage, 1414 VPK3000 VRMSReinforced Insulation,\n400VRMSmaximum working\nvoltage\n3000 VRMSBasic Insulation, 600\nVRMSmaximum working voltage3000 VRMSIsolation RatingSingle Protection, 2500\nVRMS(1)Reinforced Insulation, Altitude≤\n5000 m,Tropical Climate, 250\nVRMSMaximum Working\nVoltage\nCertificate number:\n40016131Certificate number:\nU8V 130977311 010Master contract number:\n220991Filenumber: E181974 Certificate number:\nCQC14001109542\nAmbient Temperature - ( qC)Safety Limiting Current - mA\n0 50 100 150 2000100200300400500600700\nD001 D001VCC1 = VCC2 = 2.7 V\nVCC1 = VCC2 = 3.6 V\nVCC1 = VCC2 = 5.5 V\n22ISO7631FM ,ISO7631FC ,ISO7641FC\nSLLSEC3F –SEPTEMBER 2012 –REVISED APRIL 2016 www.ti.com\nProduct Folder Links: ISO7631FM ISO7631FC ISO7641FCSubmit Documentation Feedback Copyright ©2012 –2016, Texas Instruments Incorporated9.3.1.1 Safety Limiting Values\nSafety limiting intends toprevent potential damage totheisolation barrier upon failure ofinput oroutput circuitry.\nAfailure oftheIOcan allow lowresistance toground orthesupply and, without current limiting, dissipate\nsufficient power tooverheat thedieand damage theisolation barrier potentially leading tosecondary system\nfailures.\nPARAMETER TEST CONDITIONS MIN TYP MAX UNIT\nISSafety input, output, orsupply\ncurrentDW-16θJA=77.5 °C/W, VI=5.5V, TJ=150°C,TA=25°C 293\nmA θJA=77.5 °C/W, VI=3.6V, TJ=150°C,TA=25°C 448\nθJA=77.5 °C/W, VI=2.7V, TJ=150°C,TA=25°C 597\nTSMaximum safety temperature 150 °C\nThe safety-limiting constraint istheabsolute maximum junction temperature specified intheabsolute maximum\nratings table. The power dissipation and junction-to-air thermal impedance ofthedevice installed inthe\napplication hardware determines thejunction temperature. The assumed junction-to-air thermal resistance inthe\nThermal Information table isthat ofadevice installed onaHigh-K Test Board forLeaded Surface Mount\nPackages. Thepower istherecommended maximum input voltage times thecurrent. Thejunction temperature is\nthen theambient temperature plus thepower times thejunction-to-air thermal resistance.\nFigure 22.Thermal Derating Curve forSafety Limiting Current perVDE\nOUT8/c87\n13/c87IN\n7.5 µA500 /c87Input Output\nVCCIVCCIVCCO\nEN1 M/c87\n500 /c87Enable\nVCCOVCCOVCCO\nOUT8/c87\n13/c87IN\n7.5 µA500 /c87Input Output\nVCCIVCCIVCCO\nEN1 M/c87\n500 /c87Enable\nVCCOVCCOVCCO\nCopyright © 2016, Texas Instruments Incorporated\n23ISO7631FM ,ISO7631FC ,ISO7641FC\nwww.ti.com SLLSEC3F –SEPTEMBER 2012 –REVISED APRIL 2016\nProduct Folder Links: ISO7631FM ISO7631FC ISO7641FCSubmit Documentation Feedback Copyright ©2012 –2016, Texas Instruments Incorporated9.4 Device Functional Modes\n(1) PU=Powered Up(V CC≥2.7V);PD=Powered Down (VCC≤2.1V);X=Irrelevant; H=High Level; L\n=Low Level; Z=High ImpedanceTable 4.Function Table(1)\nINPUT\nVCCOUTPUT\nVCCINPUT\n(INx)OUTPUT ENABLE\n(ENx)OUTPUT\n(OUTx)\nPU PUH HorOpen H\nL HorOpen L\nX L Z\nOpen HorOpen L\nPD PU X HorOpen L\nPD PU X L Z\nPU PD X X Undetermined\nFigure 23.Device I/OSchematics\n14\n13INA\nOUTD3\n4\n5\n60.1 F\nEN1 EN27 10\nINB\n12\n11OUTC\nINDINCDVDD\nDGND\n2GAIN124\n25\n26GAIN0\nSPEED\nPWDNAIN3+\nAIN3-\nAIN4+A0\nA1AIN1+\nAIN1-\nAIN2+SCLK\nDOUT\nREF+\nREF-\nAIN4-1VCC116VCC2\n2,8 9,15GND1 GND2\n2320\n19288\n7\n270.1 F\nP3.1P3.0\nCLK\nSOMI1311\n12\n14\n42\nMSP430\nF2132\nDVssDVcc0.1 F\n14\n13\nOUTD3\n4\n5\n60.1 F\nNC EN7 10\n12\n11OUTC\nINDINC1VCC116VCC2\n2,8 9,15GND1 GND20.1 F\nISO7640ISO76415VISO\n5VISO3.3V\n3.3VP3.7\nP3.618\n173.3V\n22\nAVDD\nAGND\n215VISO\n0.1 FAIN2-\n13\n1417\n16\n1511\n12\n18\nINA\nINB OUTBOUTAOUTA\nOUTB10.1 F 0.1 F5VISO 5VISO\nThermo\ncouple\nCurrent\nshuntRTD\nBridgeXOUT\nXIN5\n6\nP3.415P3.516ADS1234ISO-BARRIER\nCopyright © 2016, Texas Instruments Incorporated\n24ISO7631FM ,ISO7631FC ,ISO7641FC\nSLLSEC3F –SEPTEMBER 2012 –REVISED APRIL 2016 www.ti.com\nProduct Folder Links: ISO7631FM ISO7631FC ISO7641FCSubmit Documentation Feedback Copyright ©2012 –2016, Texas Instruments Incorporated10Application andImplementation\nNOTE\nInformation inthe following applications sections isnot part ofthe TIcomponent\nspecification, and TIdoes notwarrant itsaccuracy orcompleteness. TI’scustomers are\nresponsible fordetermining suitability ofcomponents fortheir purposes. Customers should\nvalidate andtesttheir design implementation toconfirm system functionality.\n10.1 Application Information\nISO7641FC uses single-ended TTL-logic switching technology. Ithasasupply voltage range from 3Vto5.5\nVforboth supplies, VCC1andVCC2.When designing with digital isolators, itisimportant tonote thatdueto\nthesingle-ended design structure, digital isolators donotconform toanyspecific interface standard andare\nonly intended forisolating single-ended CMOS orTTL digital signal lines. The isolator istypically placed\nbetween thedata controller (that is,μCorUART), andadata converter oralinetransceiver, regardless of\ntheinterface type orstandard.\n10.2 Typical Application\nFigure 24.Isolated Data Acquisition System forProcess Control\n10.2.1 Design Requirements\nUnlike optocouplers, which require external components toimprove performance, provide bias, orlimit current,\ntheISO76xx device only requires twoexternal bypass capacitors tooperate.\nISO7641\n1\n2\n3\n4\n5\n6\n7\n816\n15\n14\n13\n12\n11\n10\n9INA\nINB\nINC\nOUTDOUTA\nOUTB\nOUTC\nINDGND2VCC20.1 µF\nEN2\nGND2EN1GND1\nGND10.1 µF\nVCC1\nCopyright © 2016, Texas Instruments Incorporated\n25ISO7631FM ,ISO7631FC ,ISO7641FC\nwww.ti.com SLLSEC3F –SEPTEMBER 2012 –REVISED APRIL 2016\nProduct Folder Links: ISO7631FM ISO7631FC ISO7641FCSubmit Documentation Feedback Copyright ©2012 –2016, Texas Instruments IncorporatedTypical Application (continued)\n10.2.2 Detailed Design Procedure\nFigure 25.Typical ISO7641FC Circuit Hookup\n10.2.2.1 Typical Supply Current Equations\n(Calculated based onroom temperature andtypical Silicon process)\nISO7631FM:\nAtVCC1=VCC2=3.3V\nICC1=1.8072 +0.0244 ×f+0.0016 ×f×CL (1)\nICC2=2.4625 +0.0252 ×f+0.0033 ×f×CL (2)\nAtVCC1=VCC2=5V\nICC1=2.3183 +0.04 ×f+0.0025 ×f×CL (3)\nICC2=3.2582 +0.0403 ×f+0.0049 ×f×CL (4)\nISO7631FC:\nAtVCC1=VCC2=3.3V\nICC1=1.1762 +0.0325 ×f+0.0017 ×f×CL (5)\nICC2=1.5285 +0.0299 ×f+0.0033 ×f×CL (6)\nAtVCC1=VCC2=5V\nICC1=1.6001 +0.0528 ×f+0.0025 ×f×CL (7)\nICC2=2.2032 +0.0475 ×f+0.005 ×f×CL (8)\nISO7641FC:\nAtVCC1=VCC2=3.3V\nICC1=1.2162 +0.0462 ×f+0.0017 ×f×CL (9)\nTA= 25oC, C L= 15 pF\nVCC1= V CC2= 5 V\nPattern: NRZ 216-1\nTA= 25oC, C L= 15 pF\nVCC1= V CC2= 3.3 V\nPattern: NRZ 216-1\nTA= 25oC, C L= 15 pF\nVCC1= V CC2= 5 V\nPattern: NRZ 216-1\nTA= 25oC, C L= 15 pF\nVCC1= V CC2= 3.3 V\nPattern: NRZ 216-1\n26ISO7631FM ,ISO7631FC ,ISO7641FC\nSLLSEC3F –SEPTEMBER 2012 –REVISED APRIL 2016 www.ti.com\nProduct Folder Links: ISO7631FM ISO7631FC ISO7641FCSubmit Documentation Feedback Copyright ©2012 –2016, Texas Instruments IncorporatedTypical Application (continued)\n(Calculated based onroom temperature andtypical Silicon process)\nICC2=1.8054 +0.0411 ×f+0.005 ×f×CL (10)\nAtVCC1=VCC2=5V\nICC1=1.6583 +0.0757 ×f+0.0025 ×f×CL (11)\nICC2=2.5008 +0.0655 ×f+0.0076 ×f×CL (12)\nICC1andICC2aretypical supply currents measured inmA; fisdata rate measured inMbps; CListhecapacitive\nload oneach channel measured inpF.\n10.2.3 Application Curves\nFigure 26.M-Grade Typical EyeDiagram at150Mbps,\n5VOperationFigure 27.M-Grade Typical EyeDiagram at150Mbps,\n3.3VOperation\nFigure 28.C-Grade Typical EyeDiagram at25Mbps, 5V\nOperationFigure 29.C-Grade Typical EyeDiagram at25Mbps, 3.3V\nOperation\n10 mils\n10 mils40 milsFR-4\n0r ~ 4.5Keep this \nspace free \nfrom planes,\ntraces, pads, \nand viasGround plane\nPower plane\nLow-speed tracesHigh-speed traces\n27ISO7631FM ,ISO7631FC ,ISO7641FC\nwww.ti.com SLLSEC3F –SEPTEMBER 2012 –REVISED APRIL 2016\nProduct Folder Links: ISO7631FM ISO7631FC ISO7641FCSubmit Documentation Feedback Copyright ©2012 –2016, Texas Instruments Incorporated11Power Supply Recommendations\nToensure reliable operation atalldata rates andsupply voltages, a0.1-μFbypass capacitor isrecommended at\ninput and output supply pins (VCC1and VCC2).The capacitors should beplaced asclose tothesupply pins as\npossible. Ifonly asingle primary-side power supply isavailable inanapplication, isolated power can be\ngenerated forthesecondary-side with thehelp ofatransformer driver such asTexas Instruments\' SN6501 .For\nsuch applications, detailed power supply design and transformer selection recommendations areavailable in\nSN6501 data sheet (SLLSEA0 ).\n12Layout\n12.1 Layout Guidelines\nAminimum offourlayers isrequired toaccomplish alowEMI PCB design (see Figure 30).Layer stacking should\nbeinthefollowing order (top-to-bottom): high-speed signal layer, ground plane, power plane andlow-frequency\nsignal layer.\n•Routing thehigh-speed traces onthetoplayer avoids theuse ofvias (and theintroduction oftheir\ninductances) andallows forclean interconnects between theisolator andthetransmitter andreceiver circuits\nofthedata link.\n•Placing asolid ground plane next tothehigh-speed signal layer establishes controlled impedance for\ntransmission lineinterconnects andprovides anexcellent low-inductance path forthereturn current flow.\n•Placing thepower plane next totheground plane creates additional high-frequency bypass capacitance of\napproximately 100pF/in2.\n•Routing theslower speed control signals onthebottom layer allows forgreater flexibility asthese signal links\nusually have margin totolerate discontinuities such asvias.\nIfanadditional supply voltage plane orsignal layer isneeded, addasecond power andground plane system to\nthestack tokeep itsymmetrical. This makes thestack mechanically stable andprevents itfrom warping. Also the\npower andground plane ofeach power system canbeplaced closer together, thus increasing thehigh-frequency\nbypass capacitance significantly.\nNOTE\nFordetailed layout recommendations, seeDigital Isolator Design Guide ,SLLA284 .\n12.2 Layout Example\nFigure 30.Recommended Layer Stack\n28ISO7631FM ,ISO7631FC ,ISO7641FC\nSLLSEC3F –SEPTEMBER 2012 –REVISED APRIL 2016 www.ti.com\nProduct Folder Links: ISO7631FM ISO7631FC ISO7641FCSubmit Documentation Feedback Copyright ©2012 –2016, Texas Instruments Incorporated13Device andDocumentation Support\n13.1 Documentation Support\n13.1.1 Related Documentation\nForrelated documentation, seethefollowing:\n•Digital Isolator Design Guide ,SLLA284\n•Transformer Driver forIsolated Power Supplies ,SLLSEA0\n•Isolation Glossary, SLLA353\n13.2 Related Links\nThe table below lists quick access links. Categories include technical documents, support and community\nresources, tools andsoftware, andquick access tosample orbuy.\nTable 5.Related Links\nPARTS PRODUCT FOLDER SAMPLE &BUYTECHNICAL\nDOCUMENTSTOOLS &\nSOFTWARESUPPORT &\nCOMMUNITY\nISO7631FM Click here Click here Click here Click here Click here\nISO7631FC Click here Click here Click here Click here Click here\nISO7641FC Click here Click here Click here Click here Click here\n13.3 Community Resources\nThe following links connect toTIcommunity resources. Linked contents areprovided "AS IS"bytherespective\ncontributors. They donotconstitute TIspecifications anddonotnecessarily reflect TI\'sviews; seeTI\'sTerms of\nUse.\nTIE2E™Online Community TI\'s Engineer-to-Engineer (E2E) Community. Created tofoster collaboration\namong engineers. Ate2e.ti.com, youcanaskquestions, share knowledge, explore ideas andhelp\nsolve problems with fellow engineers.\nDesign Support TI\'s Design Support Quickly findhelpful E2E forums along with design support tools and\ncontact information fortechnical support.\n13.4 Trademarks\nDeviceNet, E2E aretrademarks ofTexas Instruments.\nAllother trademarks aretheproperty oftheir respective owners.\n13.5 Electrostatic Discharge Caution\nThese devices have limited built-in ESD protection. The leads should beshorted together orthedevice placed inconductive foam\nduring storage orhandling toprevent electrostatic damage totheMOS gates.\n13.6 Glossary\nSLYZ022 —TIGlossary .\nThis glossary listsandexplains terms, acronyms, anddefinitions.\n14Mechanical, Packaging, andOrderable Information\nThe following pages include mechanical, packaging, and orderable information. This information isthemost\ncurrent data available forthedesignated devices. This data issubject tochange without notice and revision of\nthisdocument. Forbrowser-based versions ofthisdata sheet, refer totheleft-hand navigation.\nwww.ti.comPACKAGE OUTLINE\nC\nTYP10.63\n9.97\n2.65 MAX14X 1.27\n16X0.51\n0.312X\n8.89\nTYP0.38\n0.25\n0- 80.3\n0.1\n(1.4)0.25\nGAGE PLANE\n1.27\n0.40A\nNOTE 310.5\n10.1\nB\nNOTE 47.6\n7.4\n4221009/A 08/2013SOIC - 2.65 mm max height DW0016B\nSOIC\nNOTES:\n1. All linear dimensions are in millimeters. Dimensions in parenthesis are for reference only. Dimensioning and tolerancing\nper ASME Y14.5M.\n2. This drawing is subject to change without notice.\n3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not\nexceed 0.15 mm, per side.\n4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm, per side.\n5. Reference JEDEC registration MO-013, variation AA.116\n0.25 C A B98PIN 1 ID\nAREASEATING PLANE\n0.1 C\nSEE DETAIL A\nTYPICALDETAIL ASCALE  1.500\n29ISO7631FM ,ISO7631FC ,ISO7641FC\nwww.ti.com SLLSEC3F –SEPTEMBER 2012 –REVISED APRIL 2016\nProduct Folder Links: ISO7631FM ISO7631FC ISO7641FCSubmit Documentation Feedback Copyright ©2012 –2016, Texas Instruments Incorporated\nwww.ti.comEXAMPLE BOARD LAYOUT\n(9.75)\n0.07 MAX\nALL AROUND0.07 MIN\nALL AROUND(9.3)14X (1.27)16X (1.65)\n16X (0.6)\n14X (1.27)16X (2)\n16X (0.6)\n4221009/A 08/2013SYMMSOIC - 2.65 mm max height DW0016B\nSOIC\nSYMMSEE\nDETAILS\n1\n8 916\nSYMM\nHV / ISOLATION OPTION\n8.1 mm CLEARANCE/CREEPAGE\nNOTES: (continued)\n6. Publication IPC-7351 may have alternate designs.\n7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.METALSOLDER MASK\nOPENING\nNON SOLDER MASK\nDEFINEDOPENING\nSOLDER MASK DETAILSSOLDER MASKMETAL\nSOLDER MASK\nDEFINEDSCALE:4XLAND PATTERN EXAMPLESYMM\n1\n8 916\nIPC-7351 NOMINAL\n7.3 mm CLEARANCE/CREEPAGESEE\nDETAILS\n30ISO7631FM ,ISO7631FC ,ISO7641FC\nSLLSEC3F –SEPTEMBER 2012 –REVISED APRIL 2016 www.ti.com\nProduct Folder Links: ISO7631FM ISO7631FC ISO7641FCSubmit Documentation Feedback Copyright ©2012 –2016, Texas Instruments Incorporated\nwww.ti.comEXAMPLE STENCIL DESIGN\n16X (1.65)\n16X (0.6)\n14X (1.27)\n(9.75)16X (2)\n16X (0.6)\n14X (1.27)\n(9.3)\n4221009/A 08/2013SOIC - 2.65 mm max height DW0016B\nSOIC\nNOTES: (continued)\n8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate\ndesign recommendations.\n9. Board assembly site may have different recommendations for stencil design.SYMM\nSYMM1\n8 916\nHV / ISOLATION OPTION\n8.1 mm CLEARANCE/CREEPAGE\nBASED ON 0.125 mm THICK STENCILSOLDER PASTE EXAMPLE\nSCALE:4XSYMM\nSYMM1\n8 916\nIPC-7351 NOMINAL\n7.3 mm CLEARANCE/CREEPAGE\n31ISO7631FM ,ISO7631FC ,ISO7641FC\nwww.ti.com SLLSEC3F –SEPTEMBER 2012 –REVISED APRIL 2016\nProduct Folder Links: ISO7631FM ISO7631FC ISO7641FCSubmit Documentation Feedback Copyright ©2012 –2016, Texas Instruments Incorporated\nPACKAGE OPTION ADDENDUM\nwww.ti.com 10-Dec-2020\nAddendum-Page 1PACKAGING INFORMATION\nOrderable Device Status\n(1)Package Type Package\nDrawingPinsPackage\nQtyEco Plan\n(2)Lead finish/\nBall material\n(6)MSL Peak Temp\n(3)Op Temp (°C) Device Marking\n(4/5)Samples\nISO7631FCDW ACTIVE SOIC DW1640RoHS & Green NIPDAU Level-3-260C-168 HR -40 to 125 ISO7631FC\nISO7631FCDWR ACTIVE SOIC DW162000RoHS & Green NIPDAU Level-3-260C-168 HR -40 to 125 ISO7631FC\nISO7631FMDW ACTIVE SOIC DW1640RoHS & Green NIPDAU Level-3-260C-168 HR -40 to 125 ISO7631FM\nISO7631FMDWR ACTIVE SOIC DW162000RoHS & Green NIPDAU Level-3-260C-168 HR -40 to 125 ISO7631FM\nISO7641FCDW ACTIVE SOIC DW1640RoHS & Green NIPDAU Level-3-260C-168 HR -40 to 125 ISO7641FC\nISO7641FCDWR ACTIVE SOIC DW162000RoHS & Green NIPDAU Level-3-260C-168 HR -40 to 125 ISO7641FC\n \n(1) The marketing status values are defined as follows:\nACTIVE: Product device recommended for new designs.\nLIFEBUY:  TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.\nNRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.\nPREVIEW:  Device has been announced but is not in production. Samples may or may not be available.\nOBSOLETE:  TI has discontinued the production of the device.\n \n(2) RoHS:  TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances,  including the requirement that RoHS substance\ndo not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may\nreference these types of products as "Pb-Free".\nRoHS Exempt:  TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.\nGreen: TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold.  Antimony trioxide based\nflame retardants must also meet the <=1000ppm threshold requirement.\n \n(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.\n \n(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.\n \n(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation\nof the previous line and the two combined represent the entire Device Marking for that device.\n \n(6) Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two\nlines if the finish value exceeds the maximum column width.\nPACKAGE OPTION ADDENDUM\nwww.ti.com 10-Dec-2020\nAddendum-Page 2 \nImportant Information and Disclaimer: The information provided on this page represents TI\'s knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information\nprovided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and\ncontinues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals.\nTI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.\n \nIn no event shall TI\'s liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.\n \nTAPE AND REEL INFORMATION\n*All dimensions are nominal\nDevice Package\nTypePackage\nDrawingPinsSPQ Reel\nDiameter\n(mm)Reel\nWidth\nW1 (mm)A0\n(mm)B0\n(mm)K0\n(mm)P1\n(mm)W\n(mm)Pin1\nQuadrant\nISO7631FCDWR SOIC DW162000 330.0 16.410.7510.72.712.016.0 Q1\nISO7631FMDWR SOIC DW162000 330.0 16.410.7510.72.712.016.0 Q1\nISO7641FCDWR SOIC DW162000 330.0 16.410.7510.72.712.016.0 Q1PACKAGE MATERIALS INFORMATION\nwww.ti.com 5-Jan-2022\nPack Materials-Page 1\n*All dimensions are nominal\nDevice Package Type Package Drawing Pins SPQ Length (mm) Width (mm) Height (mm)\nISO7631FCDWR SOIC DW 162000 350.0 350.0 43.0\nISO7631FMDWR SOIC DW 162000 350.0 350.0 43.0\nISO7641FCDWR SOIC DW 162000 350.0 350.0 43.0PACKAGE MATERIALS INFORMATION\nwww.ti.com 5-Jan-2022\nPack Materials-Page 2\nTUBE\n*All dimensions are nominal\nDevice Package Name Package Type Pins SPQ L (mm) W (mm) T (µm) B (mm)\nISO7631FCDW DW SOIC 16 40 506.98 12.7 4826 6.6\nISO7631FMDW DW SOIC 16 40 506.98 12.7 4826 6.6\nISO7641FCDW DW SOIC 16 40 506.98 12.7 4826 6.6PACKAGE MATERIALS INFORMATION\nwww.ti.com 5-Jan-2022\nPack Materials-Page 3\nIMPORTANT NOTICE AND DISCLAIMER\nTI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE \nDESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES “AS IS” \nAND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY \nIMPLIED WARRANTIES OF MERCHANTABILIT Y, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD \nPARTY INTELLECTUAL PROPERTY RIGHTS.\nThese resources are intended for skilled developers designing with TI products. Y ou are solely responsible for (1) selecting the appropriate \nTI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable \nstandards, and any other safety, security, regulatory or other requirements.\nThese resources are subject to change without notice. TI grants you permission to use these resources only for development of an \napplication that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license \nis granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for , and you \nwill fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these \nresources.\nTI’s products are provided subject to TI’s Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with \nsuch TI products. TI’s provision of these resources does not expand or otherwise alter TI’s applicable warranties or warranty disclaimers for \nTI products.\nTI objects to and rejects any additional or different terms you may have proposed. IMPORTANT NOTICE\nMailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265\nCopyright © 202 2, Texas Instruments Incorporated\n'}]
!==============================================================================!
### Component Summary: ISO7631FCDWR (Texas Instruments)

#### Key Specifications:
- **Voltage Ratings**: 
  - Supply Voltage (VCC1, VCC2): 2.7V to 5.5V (M-Grade), 3V to 5.5V (C-Grade)
  - Isolation Voltage: 4242 VPK
- **Current Ratings**: 
  - Typical ICC per Channel at 3.3V: 
    - ISO7631FM: 2mA at 10Mbps
    - ISO7631FC: 1.5mA at 10Mbps
    - ISO7641FC: 1.3mA at 10Mbps
- **Power Consumption**: 
  - Varies by grade and data rate; up to 19.5mA for ISO7631F at 150Mbps.
- **Operating Temperature Range**: 
  - -40°C to 125°C
- **Package Type**: 
  - SOIC-16 (Wide Body)
- **Special Features**: 
  - Fail-Safe Mode: Output defaults to low-state in fail-safe conditions.
  - Integrated Noise Filter (C-Grade).
  - Low Propagation Delay: 7ns typical (M-Grade).
  - 50kV/µs Transient Immunity.
- **Moisture Sensitive Level**: 
  - MSL Level 3 (JEDEC J-STD-020E).

#### Description:
The ISO7631FCDWR is a low-power digital isolator from Texas Instruments, designed to provide galvanic isolation between different parts of a system. It features three channels, with two channels operating in the forward direction and one in the reverse direction. The device is capable of high-speed data transmission, with M-Grade devices supporting data rates up to 150 Mbps and C-Grade devices supporting up to 25 Mbps. The isolation barrier is made of silicon dioxide (SiO2), ensuring long life and reliability.

#### Typical Applications:
- **Optocoupler Replacement**: Used in applications where traditional optocouplers are employed, such as:
  - Industrial Fieldbus
  - Profibus
  - Modbus
  - DeviceNet™ Data Buses
- **Motor Control**: Provides isolation in motor control systems to protect sensitive components from high voltages.
- **Power Supplies**: Used in isolated power supply designs to prevent noise from affecting sensitive circuits.
- **Battery Packs**: Ensures safe communication and control in battery management systems.

This component is ideal for applications requiring robust isolation and low power consumption, making it suitable for industrial automation, data acquisition systems, and other critical electronic systems.