Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Tue Dec 31 21:34:12 2024
| Host         : DESKTOP-7CFQ9ND running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_VGA_CAMERA_timing_summary_routed.rpt -pb top_VGA_CAMERA_timing_summary_routed.pb -rpx top_VGA_CAMERA_timing_summary_routed.rpx -warn_on_violation
| Design       : top_VGA_CAMERA
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (96)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (600)
5. checking no_input_delay (21)
6. checking no_output_delay (16)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (96)
-------------------------
 There are 48 register/latch pins with no clock driven by root clock pin: ov7670_pclk1 (HIGH)

 There are 48 register/latch pins with no clock driven by root clock pin: ov7670_pclk2 (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (600)
--------------------------------------------------
 There are 600 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (21)
-------------------------------
 There are 21 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (16)
--------------------------------
 There are 16 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -3.341      -85.161                     28                  719        0.141        0.000                      0                  719        3.000        0.000                       0                   196  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                    Waveform(ns)       Period(ns)      Frequency(MHz)
-----                    ------------       ----------      --------------
U_clk_wiz_0/inst/clk     {0.000 5.000}      10.000          100.000         
  clkfbout_clk_wiz_0     {0.000 5.000}      10.000          100.000         
  ov7670_clk1_clk_wiz_0  {0.000 20.833}     41.667          24.000          
  ov7670_clk2_clk_wiz_0  {0.000 20.833}     41.667          24.000          
  vga_clk_clk_wiz_0      {0.000 20.000}     40.000          25.000          
sys_clk_pin              {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                        WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                        -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
U_clk_wiz_0/inst/clk                                                                                                                                                       3.000        0.000                       0                     1  
  clkfbout_clk_wiz_0                                                                                                                                                       7.845        0.000                       0                     3  
  ov7670_clk1_clk_wiz_0                                                                                                                                                   39.511        0.000                       0                     2  
  ov7670_clk2_clk_wiz_0                                                                                                                                                   39.511        0.000                       0                     2  
  vga_clk_clk_wiz_0           29.184        0.000                      0                  478        0.146        0.000                      0                  478       19.500        0.000                       0                    50  
sys_clk_pin                   -3.341      -85.161                     28                  241        0.141        0.000                      0                  241        4.500        0.000                       0                   138  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  U_clk_wiz_0/inst/clk
  To Clock:  U_clk_wiz_0/inst/clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         U_clk_wiz_0/inst/clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { U_clk_wiz_0/inst/clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  U_clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  U_clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  U_clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  U_clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  U_clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  U_clk_wiz_0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { U_clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y6    U_clk_wiz_0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  U_clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  U_clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  U_clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  U_clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  ov7670_clk1_clk_wiz_0
  To Clock:  ov7670_clk1_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       39.511ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ov7670_clk1_clk_wiz_0
Waveform(ns):       { 0.000 20.833 }
Period(ns):         41.667
Sources:            { U_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I              n/a            2.155         41.667      39.511     BUFGCTRL_X0Y0    U_clk_wiz_0/inst/clkout2_buf/I
Min Period  n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         41.667      40.418     MMCME2_ADV_X1Y0  U_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
Max Period  n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       41.667      171.693    MMCME2_ADV_X1Y0  U_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1



---------------------------------------------------------------------------------------------------
From Clock:  ov7670_clk2_clk_wiz_0
  To Clock:  ov7670_clk2_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       39.511ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ov7670_clk2_clk_wiz_0
Waveform(ns):       { 0.000 20.833 }
Period(ns):         41.667
Sources:            { U_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I              n/a            2.155         41.667      39.511     BUFGCTRL_X0Y1    U_clk_wiz_0/inst/clkout3_buf/I
Min Period  n/a     MMCME2_ADV/CLKOUT2  n/a            1.249         41.667      40.418     MMCME2_ADV_X1Y0  U_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
Max Period  n/a     MMCME2_ADV/CLKOUT2  n/a            213.360       41.667      171.693    MMCME2_ADV_X1Y0  U_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2



---------------------------------------------------------------------------------------------------
From Clock:  vga_clk_clk_wiz_0
  To Clock:  vga_clk_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       29.184ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.146ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             29.184ns  (required time - arrival time)
  Source:                 U_vga_controller/U_Pixel_Counter/v_counter_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_FrameBufferRight/mem_reg_0_12/ADDRBWRADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (vga_clk_clk_wiz_0 rise@40.000ns - vga_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.869ns  (logic 3.016ns (30.560%)  route 6.853ns (69.440%))
  Logic Levels:           6  (CARRY4=3 LUT2=1 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.480ns = ( 41.480 - 40.000 ) 
    Source Clock Delay      (SCD):    1.554ns
    Clock Pessimism Removal (CPR):    0.007ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=138, routed)         1.575     1.575    U_clk_wiz_0/inst/clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  U_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    U_clk_wiz_0/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  U_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=48, routed)          1.554     1.554    U_vga_controller/U_Pixel_Counter/vga_clk
    SLICE_X30Y50         FDCE                                         r  U_vga_controller/U_Pixel_Counter/v_counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y50         FDCE (Prop_fdce_C_Q)         0.478     2.032 f  U_vga_controller/U_Pixel_Counter/v_counter_reg[5]/Q
                         net (fo=23, routed)          1.091     3.123    U_vga_controller/U_Pixel_Counter/v_counter_reg[9]_0[4]
    SLICE_X30Y52         LUT5 (Prop_lut5_I2_O)        0.317     3.440 r  U_vga_controller/U_Pixel_Counter/vgaRed_OBUF[3]_inst_i_4/O
                         net (fo=18, routed)          0.841     4.281    U_qvga_addr_decoder/y_pixel1__0
    SLICE_X31Y51         LUT3 (Prop_lut3_I2_O)        0.328     4.609 r  U_qvga_addr_decoder/mem_reg_0_1_i_58/O
                         net (fo=1, routed)           0.000     4.609    U_vga_controller/U_Pixel_Counter/S[1]
    SLICE_X31Y51         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     5.007 r  U_vga_controller/U_Pixel_Counter/mem_reg_0_1_i_40/CO[3]
                         net (fo=1, routed)           0.000     5.007    U_vga_controller/U_Pixel_Counter/mem_reg_0_1_i_40_n_0
    SLICE_X31Y52         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     5.229 r  U_vga_controller/U_Pixel_Counter/mem_reg_0_1_i_39/O[0]
                         net (fo=1, routed)           0.452     5.682    U_vga_controller/U_Pixel_Counter/qvga_addr11[10]
    SLICE_X32Y52         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.939     6.621 r  U_vga_controller/U_Pixel_Counter/mem_reg_0_1_i_30/O[3]
                         net (fo=3, routed)           1.141     7.761    U_vga_controller/U_Pixel_Counter/mem_reg_0_1_i_30_n_4
    SLICE_X36Y55         LUT2 (Prop_lut2_I1_O)        0.334     8.095 r  U_vga_controller/U_Pixel_Counter/mem_reg_0_1_i_8__0/O
                         net (fo=12, routed)          3.328    11.423    U_FrameBufferRight/ADDRBWRADDR[12]
    RAMB36_X2Y17         RAMB36E1                                     r  U_FrameBufferRight/mem_reg_0_12/ADDRBWRADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    40.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=138, routed)         1.457    41.457    U_clk_wiz_0/inst/clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    38.328 r  U_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    39.909    U_clk_wiz_0/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    40.000 r  U_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=48, routed)          1.480    41.480    U_FrameBufferRight/vga_clk
    RAMB36_X2Y17         RAMB36E1                                     r  U_FrameBufferRight/mem_reg_0_12/CLKBWRCLK
                         clock pessimism              0.007    41.487    
                         clock uncertainty           -0.106    41.381    
    RAMB36_X2Y17         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[12])
                                                     -0.774    40.607    U_FrameBufferRight/mem_reg_0_12
  -------------------------------------------------------------------
                         required time                         40.607    
                         arrival time                         -11.423    
  -------------------------------------------------------------------
                         slack                                 29.184    

Slack (MET) :             29.517ns  (required time - arrival time)
  Source:                 U_vga_controller/U_Pixel_Counter/v_counter_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_FrameBufferRight/mem_reg_0_9/ADDRBWRADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (vga_clk_clk_wiz_0 rise@40.000ns - vga_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.531ns  (logic 3.016ns (31.643%)  route 6.515ns (68.357%))
  Logic Levels:           6  (CARRY4=3 LUT2=1 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.072ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.475ns = ( 41.475 - 40.000 ) 
    Source Clock Delay      (SCD):    1.554ns
    Clock Pessimism Removal (CPR):    0.007ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=138, routed)         1.575     1.575    U_clk_wiz_0/inst/clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  U_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    U_clk_wiz_0/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  U_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=48, routed)          1.554     1.554    U_vga_controller/U_Pixel_Counter/vga_clk
    SLICE_X30Y50         FDCE                                         r  U_vga_controller/U_Pixel_Counter/v_counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y50         FDCE (Prop_fdce_C_Q)         0.478     2.032 f  U_vga_controller/U_Pixel_Counter/v_counter_reg[5]/Q
                         net (fo=23, routed)          1.091     3.123    U_vga_controller/U_Pixel_Counter/v_counter_reg[9]_0[4]
    SLICE_X30Y52         LUT5 (Prop_lut5_I2_O)        0.317     3.440 r  U_vga_controller/U_Pixel_Counter/vgaRed_OBUF[3]_inst_i_4/O
                         net (fo=18, routed)          0.841     4.281    U_qvga_addr_decoder/y_pixel1__0
    SLICE_X31Y51         LUT3 (Prop_lut3_I2_O)        0.328     4.609 r  U_qvga_addr_decoder/mem_reg_0_1_i_58/O
                         net (fo=1, routed)           0.000     4.609    U_vga_controller/U_Pixel_Counter/S[1]
    SLICE_X31Y51         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     5.007 r  U_vga_controller/U_Pixel_Counter/mem_reg_0_1_i_40/CO[3]
                         net (fo=1, routed)           0.000     5.007    U_vga_controller/U_Pixel_Counter/mem_reg_0_1_i_40_n_0
    SLICE_X31Y52         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     5.229 r  U_vga_controller/U_Pixel_Counter/mem_reg_0_1_i_39/O[0]
                         net (fo=1, routed)           0.452     5.682    U_vga_controller/U_Pixel_Counter/qvga_addr11[10]
    SLICE_X32Y52         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.939     6.621 r  U_vga_controller/U_Pixel_Counter/mem_reg_0_1_i_30/O[3]
                         net (fo=3, routed)           1.141     7.761    U_vga_controller/U_Pixel_Counter/mem_reg_0_1_i_30_n_4
    SLICE_X36Y55         LUT2 (Prop_lut2_I1_O)        0.334     8.095 r  U_vga_controller/U_Pixel_Counter/mem_reg_0_1_i_8__0/O
                         net (fo=12, routed)          2.990    11.085    U_FrameBufferRight/ADDRBWRADDR[12]
    RAMB36_X2Y16         RAMB36E1                                     r  U_FrameBufferRight/mem_reg_0_9/ADDRBWRADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    40.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=138, routed)         1.457    41.457    U_clk_wiz_0/inst/clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    38.328 r  U_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    39.909    U_clk_wiz_0/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    40.000 r  U_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=48, routed)          1.475    41.475    U_FrameBufferRight/vga_clk
    RAMB36_X2Y16         RAMB36E1                                     r  U_FrameBufferRight/mem_reg_0_9/CLKBWRCLK
                         clock pessimism              0.007    41.482    
                         clock uncertainty           -0.106    41.376    
    RAMB36_X2Y16         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[12])
                                                     -0.774    40.602    U_FrameBufferRight/mem_reg_0_9
  -------------------------------------------------------------------
                         required time                         40.602    
                         arrival time                         -11.085    
  -------------------------------------------------------------------
                         slack                                 29.517    

Slack (MET) :             29.609ns  (required time - arrival time)
  Source:                 U_vga_controller/U_Pixel_Counter/v_counter_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_FrameBufferRight/mem_reg_0_12/ADDRBWRADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (vga_clk_clk_wiz_0 rise@40.000ns - vga_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.652ns  (logic 2.455ns (25.436%)  route 7.197ns (74.564%))
  Logic Levels:           6  (CARRY4=3 LUT2=1 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.480ns = ( 41.480 - 40.000 ) 
    Source Clock Delay      (SCD):    1.554ns
    Clock Pessimism Removal (CPR):    0.007ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=138, routed)         1.575     1.575    U_clk_wiz_0/inst/clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  U_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    U_clk_wiz_0/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  U_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=48, routed)          1.554     1.554    U_vga_controller/U_Pixel_Counter/vga_clk
    SLICE_X30Y50         FDCE                                         r  U_vga_controller/U_Pixel_Counter/v_counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y50         FDCE (Prop_fdce_C_Q)         0.478     2.032 f  U_vga_controller/U_Pixel_Counter/v_counter_reg[5]/Q
                         net (fo=23, routed)          1.091     3.123    U_vga_controller/U_Pixel_Counter/v_counter_reg[9]_0[4]
    SLICE_X30Y52         LUT5 (Prop_lut5_I2_O)        0.317     3.440 r  U_vga_controller/U_Pixel_Counter/vgaRed_OBUF[3]_inst_i_4/O
                         net (fo=18, routed)          0.841     4.281    U_qvga_addr_decoder/y_pixel1__0
    SLICE_X31Y51         LUT3 (Prop_lut3_I2_O)        0.328     4.609 r  U_qvga_addr_decoder/mem_reg_0_1_i_58/O
                         net (fo=1, routed)           0.000     4.609    U_vga_controller/U_Pixel_Counter/S[1]
    SLICE_X31Y51         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248     4.857 r  U_vga_controller/U_Pixel_Counter/mem_reg_0_1_i_40/O[2]
                         net (fo=2, routed)           0.529     5.386    U_vga_controller/U_Pixel_Counter/O[2]
    SLICE_X32Y51         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.563     5.949 r  U_vga_controller/U_Pixel_Counter/mem_reg_0_1_i_31/CO[3]
                         net (fo=1, routed)           0.000     5.949    U_vga_controller/U_Pixel_Counter/mem_reg_0_1_i_31_n_0
    SLICE_X32Y52         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     6.171 r  U_vga_controller/U_Pixel_Counter/mem_reg_0_1_i_30/O[0]
                         net (fo=3, routed)           1.405     7.576    U_vga_controller/U_Pixel_Counter/mem_reg_0_1_i_30_n_7
    SLICE_X36Y55         LUT2 (Prop_lut2_I1_O)        0.299     7.875 r  U_vga_controller/U_Pixel_Counter/mem_reg_0_1_i_11__0/O
                         net (fo=12, routed)          3.331    11.206    U_FrameBufferRight/ADDRBWRADDR[9]
    RAMB36_X2Y17         RAMB36E1                                     r  U_FrameBufferRight/mem_reg_0_12/ADDRBWRADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    40.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=138, routed)         1.457    41.457    U_clk_wiz_0/inst/clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    38.328 r  U_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    39.909    U_clk_wiz_0/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    40.000 r  U_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=48, routed)          1.480    41.480    U_FrameBufferRight/vga_clk
    RAMB36_X2Y17         RAMB36E1                                     r  U_FrameBufferRight/mem_reg_0_12/CLKBWRCLK
                         clock pessimism              0.007    41.487    
                         clock uncertainty           -0.106    41.381    
    RAMB36_X2Y17         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[9])
                                                     -0.566    40.815    U_FrameBufferRight/mem_reg_0_12
  -------------------------------------------------------------------
                         required time                         40.815    
                         arrival time                         -11.206    
  -------------------------------------------------------------------
                         slack                                 29.609    

Slack (MET) :             29.649ns  (required time - arrival time)
  Source:                 U_vga_controller/U_Pixel_Counter/v_counter_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_FrameBufferRight/mem_reg_0_12/ADDRBWRADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (vga_clk_clk_wiz_0 rise@40.000ns - vga_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.410ns  (logic 2.950ns (31.350%)  route 6.460ns (68.650%))
  Logic Levels:           6  (CARRY4=3 LUT2=1 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.480ns = ( 41.480 - 40.000 ) 
    Source Clock Delay      (SCD):    1.554ns
    Clock Pessimism Removal (CPR):    0.007ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=138, routed)         1.575     1.575    U_clk_wiz_0/inst/clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  U_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    U_clk_wiz_0/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  U_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=48, routed)          1.554     1.554    U_vga_controller/U_Pixel_Counter/vga_clk
    SLICE_X30Y50         FDCE                                         r  U_vga_controller/U_Pixel_Counter/v_counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y50         FDCE (Prop_fdce_C_Q)         0.478     2.032 f  U_vga_controller/U_Pixel_Counter/v_counter_reg[5]/Q
                         net (fo=23, routed)          1.091     3.123    U_vga_controller/U_Pixel_Counter/v_counter_reg[9]_0[4]
    SLICE_X30Y52         LUT5 (Prop_lut5_I2_O)        0.317     3.440 r  U_vga_controller/U_Pixel_Counter/vgaRed_OBUF[3]_inst_i_4/O
                         net (fo=18, routed)          0.841     4.281    U_qvga_addr_decoder/y_pixel1__0
    SLICE_X31Y51         LUT3 (Prop_lut3_I2_O)        0.328     4.609 r  U_qvga_addr_decoder/mem_reg_0_1_i_58/O
                         net (fo=1, routed)           0.000     4.609    U_vga_controller/U_Pixel_Counter/S[1]
    SLICE_X31Y51         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     5.007 r  U_vga_controller/U_Pixel_Counter/mem_reg_0_1_i_40/CO[3]
                         net (fo=1, routed)           0.000     5.007    U_vga_controller/U_Pixel_Counter/mem_reg_0_1_i_40_n_0
    SLICE_X31Y52         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     5.229 r  U_vga_controller/U_Pixel_Counter/mem_reg_0_1_i_39/O[0]
                         net (fo=1, routed)           0.452     5.682    U_vga_controller/U_Pixel_Counter/qvga_addr11[10]
    SLICE_X32Y52         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.879     6.561 r  U_vga_controller/U_Pixel_Counter/mem_reg_0_1_i_30/O[2]
                         net (fo=3, routed)           1.129     7.689    U_vga_controller/U_Pixel_Counter/mem_reg_0_1_i_30_n_5
    SLICE_X36Y54         LUT2 (Prop_lut2_I1_O)        0.328     8.017 r  U_vga_controller/U_Pixel_Counter/mem_reg_0_1_i_9__0/O
                         net (fo=12, routed)          2.947    10.964    U_FrameBufferRight/ADDRBWRADDR[11]
    RAMB36_X2Y17         RAMB36E1                                     r  U_FrameBufferRight/mem_reg_0_12/ADDRBWRADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    40.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=138, routed)         1.457    41.457    U_clk_wiz_0/inst/clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    38.328 r  U_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    39.909    U_clk_wiz_0/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    40.000 r  U_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=48, routed)          1.480    41.480    U_FrameBufferRight/vga_clk
    RAMB36_X2Y17         RAMB36E1                                     r  U_FrameBufferRight/mem_reg_0_12/CLKBWRCLK
                         clock pessimism              0.007    41.487    
                         clock uncertainty           -0.106    41.381    
    RAMB36_X2Y17         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[11])
                                                     -0.768    40.613    U_FrameBufferRight/mem_reg_0_12
  -------------------------------------------------------------------
                         required time                         40.613    
                         arrival time                         -10.964    
  -------------------------------------------------------------------
                         slack                                 29.649    

Slack (MET) :             29.671ns  (required time - arrival time)
  Source:                 U_vga_controller/U_Pixel_Counter/v_counter_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_FrameBufferRight/mem_reg_0_12/ADDRBWRADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (vga_clk_clk_wiz_0 rise@40.000ns - vga_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.387ns  (logic 3.258ns (34.707%)  route 6.129ns (65.293%))
  Logic Levels:           7  (CARRY4=4 LUT2=1 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.480ns = ( 41.480 - 40.000 ) 
    Source Clock Delay      (SCD):    1.554ns
    Clock Pessimism Removal (CPR):    0.007ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=138, routed)         1.575     1.575    U_clk_wiz_0/inst/clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  U_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    U_clk_wiz_0/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  U_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=48, routed)          1.554     1.554    U_vga_controller/U_Pixel_Counter/vga_clk
    SLICE_X30Y50         FDCE                                         r  U_vga_controller/U_Pixel_Counter/v_counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y50         FDCE (Prop_fdce_C_Q)         0.478     2.032 f  U_vga_controller/U_Pixel_Counter/v_counter_reg[5]/Q
                         net (fo=23, routed)          1.091     3.123    U_vga_controller/U_Pixel_Counter/v_counter_reg[9]_0[4]
    SLICE_X30Y52         LUT5 (Prop_lut5_I2_O)        0.317     3.440 r  U_vga_controller/U_Pixel_Counter/vgaRed_OBUF[3]_inst_i_4/O
                         net (fo=18, routed)          0.841     4.281    U_qvga_addr_decoder/y_pixel1__0
    SLICE_X31Y51         LUT3 (Prop_lut3_I2_O)        0.328     4.609 r  U_qvga_addr_decoder/mem_reg_0_1_i_58/O
                         net (fo=1, routed)           0.000     4.609    U_vga_controller/U_Pixel_Counter/S[1]
    SLICE_X31Y51         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     5.007 r  U_vga_controller/U_Pixel_Counter/mem_reg_0_1_i_40/CO[3]
                         net (fo=1, routed)           0.000     5.007    U_vga_controller/U_Pixel_Counter/mem_reg_0_1_i_40_n_0
    SLICE_X31Y52         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     5.229 r  U_vga_controller/U_Pixel_Counter/mem_reg_0_1_i_39/O[0]
                         net (fo=1, routed)           0.452     5.682    U_vga_controller/U_Pixel_Counter/qvga_addr11[10]
    SLICE_X32Y52         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.849     6.531 r  U_vga_controller/U_Pixel_Counter/mem_reg_0_1_i_30/CO[3]
                         net (fo=1, routed)           0.000     6.531    U_vga_controller/U_Pixel_Counter/mem_reg_0_1_i_30_n_0
    SLICE_X32Y53         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.865 r  U_vga_controller/U_Pixel_Counter/mem_reg_0_1_i_29/O[1]
                         net (fo=3, routed)           0.923     7.788    U_vga_controller/U_Pixel_Counter/mem_reg_0_1_i_29_n_6
    SLICE_X36Y55         LUT2 (Prop_lut2_I1_O)        0.332     8.120 r  U_vga_controller/U_Pixel_Counter/mem_reg_0_1_i_6__0/O
                         net (fo=12, routed)          2.821    10.941    U_FrameBufferRight/ADDRBWRADDR[14]
    RAMB36_X2Y17         RAMB36E1                                     r  U_FrameBufferRight/mem_reg_0_12/ADDRBWRADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    40.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=138, routed)         1.457    41.457    U_clk_wiz_0/inst/clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    38.328 r  U_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    39.909    U_clk_wiz_0/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    40.000 r  U_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=48, routed)          1.480    41.480    U_FrameBufferRight/vga_clk
    RAMB36_X2Y17         RAMB36E1                                     r  U_FrameBufferRight/mem_reg_0_12/CLKBWRCLK
                         clock pessimism              0.007    41.487    
                         clock uncertainty           -0.106    41.381    
    RAMB36_X2Y17         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[14])
                                                     -0.769    40.612    U_FrameBufferRight/mem_reg_0_12
  -------------------------------------------------------------------
                         required time                         40.612    
                         arrival time                         -10.941    
  -------------------------------------------------------------------
                         slack                                 29.671    

Slack (MET) :             29.676ns  (required time - arrival time)
  Source:                 U_vga_controller/U_Pixel_Counter/v_counter_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_FrameBufferRight/mem_reg_0_2/ADDRBWRADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (vga_clk_clk_wiz_0 rise@40.000ns - vga_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.387ns  (logic 3.258ns (34.707%)  route 6.129ns (65.293%))
  Logic Levels:           7  (CARRY4=4 LUT2=1 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.485ns = ( 41.485 - 40.000 ) 
    Source Clock Delay      (SCD):    1.554ns
    Clock Pessimism Removal (CPR):    0.007ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=138, routed)         1.575     1.575    U_clk_wiz_0/inst/clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  U_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    U_clk_wiz_0/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  U_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=48, routed)          1.554     1.554    U_vga_controller/U_Pixel_Counter/vga_clk
    SLICE_X30Y50         FDCE                                         r  U_vga_controller/U_Pixel_Counter/v_counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y50         FDCE (Prop_fdce_C_Q)         0.478     2.032 f  U_vga_controller/U_Pixel_Counter/v_counter_reg[5]/Q
                         net (fo=23, routed)          1.091     3.123    U_vga_controller/U_Pixel_Counter/v_counter_reg[9]_0[4]
    SLICE_X30Y52         LUT5 (Prop_lut5_I2_O)        0.317     3.440 r  U_vga_controller/U_Pixel_Counter/vgaRed_OBUF[3]_inst_i_4/O
                         net (fo=18, routed)          0.841     4.281    U_qvga_addr_decoder/y_pixel1__0
    SLICE_X31Y51         LUT3 (Prop_lut3_I2_O)        0.328     4.609 r  U_qvga_addr_decoder/mem_reg_0_1_i_58/O
                         net (fo=1, routed)           0.000     4.609    U_vga_controller/U_Pixel_Counter/S[1]
    SLICE_X31Y51         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     5.007 r  U_vga_controller/U_Pixel_Counter/mem_reg_0_1_i_40/CO[3]
                         net (fo=1, routed)           0.000     5.007    U_vga_controller/U_Pixel_Counter/mem_reg_0_1_i_40_n_0
    SLICE_X31Y52         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     5.229 r  U_vga_controller/U_Pixel_Counter/mem_reg_0_1_i_39/O[0]
                         net (fo=1, routed)           0.452     5.682    U_vga_controller/U_Pixel_Counter/qvga_addr11[10]
    SLICE_X32Y52         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.849     6.531 r  U_vga_controller/U_Pixel_Counter/mem_reg_0_1_i_30/CO[3]
                         net (fo=1, routed)           0.000     6.531    U_vga_controller/U_Pixel_Counter/mem_reg_0_1_i_30_n_0
    SLICE_X32Y53         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.865 r  U_vga_controller/U_Pixel_Counter/mem_reg_0_1_i_29/O[1]
                         net (fo=3, routed)           0.923     7.788    U_vga_controller/U_Pixel_Counter/mem_reg_0_1_i_29_n_6
    SLICE_X36Y55         LUT2 (Prop_lut2_I1_O)        0.332     8.120 r  U_vga_controller/U_Pixel_Counter/mem_reg_0_1_i_6__0/O
                         net (fo=12, routed)          2.821    10.941    U_FrameBufferRight/ADDRBWRADDR[14]
    RAMB36_X2Y11         RAMB36E1                                     r  U_FrameBufferRight/mem_reg_0_2/ADDRBWRADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    40.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=138, routed)         1.457    41.457    U_clk_wiz_0/inst/clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    38.328 r  U_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    39.909    U_clk_wiz_0/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    40.000 r  U_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=48, routed)          1.485    41.485    U_FrameBufferRight/vga_clk
    RAMB36_X2Y11         RAMB36E1                                     r  U_FrameBufferRight/mem_reg_0_2/CLKBWRCLK
                         clock pessimism              0.007    41.492    
                         clock uncertainty           -0.106    41.386    
    RAMB36_X2Y11         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[14])
                                                     -0.769    40.617    U_FrameBufferRight/mem_reg_0_2
  -------------------------------------------------------------------
                         required time                         40.617    
                         arrival time                         -10.941    
  -------------------------------------------------------------------
                         slack                                 29.676    

Slack (MET) :             29.850ns  (required time - arrival time)
  Source:                 U_vga_controller/U_Pixel_Counter/v_counter_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_FrameBufferRight/mem_reg_0_7/ADDRBWRADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (vga_clk_clk_wiz_0 rise@40.000ns - vga_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.193ns  (logic 3.016ns (32.807%)  route 6.177ns (67.193%))
  Logic Levels:           6  (CARRY4=3 LUT2=1 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.077ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.470ns = ( 41.470 - 40.000 ) 
    Source Clock Delay      (SCD):    1.554ns
    Clock Pessimism Removal (CPR):    0.007ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=138, routed)         1.575     1.575    U_clk_wiz_0/inst/clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  U_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    U_clk_wiz_0/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  U_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=48, routed)          1.554     1.554    U_vga_controller/U_Pixel_Counter/vga_clk
    SLICE_X30Y50         FDCE                                         r  U_vga_controller/U_Pixel_Counter/v_counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y50         FDCE (Prop_fdce_C_Q)         0.478     2.032 f  U_vga_controller/U_Pixel_Counter/v_counter_reg[5]/Q
                         net (fo=23, routed)          1.091     3.123    U_vga_controller/U_Pixel_Counter/v_counter_reg[9]_0[4]
    SLICE_X30Y52         LUT5 (Prop_lut5_I2_O)        0.317     3.440 r  U_vga_controller/U_Pixel_Counter/vgaRed_OBUF[3]_inst_i_4/O
                         net (fo=18, routed)          0.841     4.281    U_qvga_addr_decoder/y_pixel1__0
    SLICE_X31Y51         LUT3 (Prop_lut3_I2_O)        0.328     4.609 r  U_qvga_addr_decoder/mem_reg_0_1_i_58/O
                         net (fo=1, routed)           0.000     4.609    U_vga_controller/U_Pixel_Counter/S[1]
    SLICE_X31Y51         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     5.007 r  U_vga_controller/U_Pixel_Counter/mem_reg_0_1_i_40/CO[3]
                         net (fo=1, routed)           0.000     5.007    U_vga_controller/U_Pixel_Counter/mem_reg_0_1_i_40_n_0
    SLICE_X31Y52         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     5.229 r  U_vga_controller/U_Pixel_Counter/mem_reg_0_1_i_39/O[0]
                         net (fo=1, routed)           0.452     5.682    U_vga_controller/U_Pixel_Counter/qvga_addr11[10]
    SLICE_X32Y52         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.939     6.621 r  U_vga_controller/U_Pixel_Counter/mem_reg_0_1_i_30/O[3]
                         net (fo=3, routed)           1.141     7.761    U_vga_controller/U_Pixel_Counter/mem_reg_0_1_i_30_n_4
    SLICE_X36Y55         LUT2 (Prop_lut2_I1_O)        0.334     8.095 r  U_vga_controller/U_Pixel_Counter/mem_reg_0_1_i_8__0/O
                         net (fo=12, routed)          2.652    10.747    U_FrameBufferRight/ADDRBWRADDR[12]
    RAMB36_X2Y15         RAMB36E1                                     r  U_FrameBufferRight/mem_reg_0_7/ADDRBWRADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    40.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=138, routed)         1.457    41.457    U_clk_wiz_0/inst/clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    38.328 r  U_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    39.909    U_clk_wiz_0/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    40.000 r  U_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=48, routed)          1.470    41.470    U_FrameBufferRight/vga_clk
    RAMB36_X2Y15         RAMB36E1                                     r  U_FrameBufferRight/mem_reg_0_7/CLKBWRCLK
                         clock pessimism              0.007    41.477    
                         clock uncertainty           -0.106    41.371    
    RAMB36_X2Y15         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[12])
                                                     -0.774    40.597    U_FrameBufferRight/mem_reg_0_7
  -------------------------------------------------------------------
                         required time                         40.597    
                         arrival time                         -10.747    
  -------------------------------------------------------------------
                         slack                                 29.850    

Slack (MET) :             29.850ns  (required time - arrival time)
  Source:                 U_vga_controller/U_Pixel_Counter/v_counter_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_FrameBufferRight/mem_reg_0_8/ADDRBWRADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (vga_clk_clk_wiz_0 rise@40.000ns - vga_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.206ns  (logic 3.258ns (35.389%)  route 5.948ns (64.611%))
  Logic Levels:           7  (CARRY4=4 LUT2=1 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.069ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.478ns = ( 41.478 - 40.000 ) 
    Source Clock Delay      (SCD):    1.554ns
    Clock Pessimism Removal (CPR):    0.007ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=138, routed)         1.575     1.575    U_clk_wiz_0/inst/clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  U_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    U_clk_wiz_0/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  U_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=48, routed)          1.554     1.554    U_vga_controller/U_Pixel_Counter/vga_clk
    SLICE_X30Y50         FDCE                                         r  U_vga_controller/U_Pixel_Counter/v_counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y50         FDCE (Prop_fdce_C_Q)         0.478     2.032 f  U_vga_controller/U_Pixel_Counter/v_counter_reg[5]/Q
                         net (fo=23, routed)          1.091     3.123    U_vga_controller/U_Pixel_Counter/v_counter_reg[9]_0[4]
    SLICE_X30Y52         LUT5 (Prop_lut5_I2_O)        0.317     3.440 r  U_vga_controller/U_Pixel_Counter/vgaRed_OBUF[3]_inst_i_4/O
                         net (fo=18, routed)          0.841     4.281    U_qvga_addr_decoder/y_pixel1__0
    SLICE_X31Y51         LUT3 (Prop_lut3_I2_O)        0.328     4.609 r  U_qvga_addr_decoder/mem_reg_0_1_i_58/O
                         net (fo=1, routed)           0.000     4.609    U_vga_controller/U_Pixel_Counter/S[1]
    SLICE_X31Y51         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     5.007 r  U_vga_controller/U_Pixel_Counter/mem_reg_0_1_i_40/CO[3]
                         net (fo=1, routed)           0.000     5.007    U_vga_controller/U_Pixel_Counter/mem_reg_0_1_i_40_n_0
    SLICE_X31Y52         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     5.229 r  U_vga_controller/U_Pixel_Counter/mem_reg_0_1_i_39/O[0]
                         net (fo=1, routed)           0.452     5.682    U_vga_controller/U_Pixel_Counter/qvga_addr11[10]
    SLICE_X32Y52         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.849     6.531 r  U_vga_controller/U_Pixel_Counter/mem_reg_0_1_i_30/CO[3]
                         net (fo=1, routed)           0.000     6.531    U_vga_controller/U_Pixel_Counter/mem_reg_0_1_i_30_n_0
    SLICE_X32Y53         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.865 r  U_vga_controller/U_Pixel_Counter/mem_reg_0_1_i_29/O[1]
                         net (fo=3, routed)           0.923     7.788    U_vga_controller/U_Pixel_Counter/mem_reg_0_1_i_29_n_6
    SLICE_X36Y55         LUT2 (Prop_lut2_I1_O)        0.332     8.120 r  U_vga_controller/U_Pixel_Counter/mem_reg_0_1_i_6__0/O
                         net (fo=12, routed)          2.640    10.760    U_FrameBufferRight/ADDRBWRADDR[14]
    RAMB36_X1Y17         RAMB36E1                                     r  U_FrameBufferRight/mem_reg_0_8/ADDRBWRADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    40.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=138, routed)         1.457    41.457    U_clk_wiz_0/inst/clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    38.328 r  U_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    39.909    U_clk_wiz_0/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    40.000 r  U_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=48, routed)          1.478    41.478    U_FrameBufferRight/vga_clk
    RAMB36_X1Y17         RAMB36E1                                     r  U_FrameBufferRight/mem_reg_0_8/CLKBWRCLK
                         clock pessimism              0.007    41.485    
                         clock uncertainty           -0.106    41.379    
    RAMB36_X1Y17         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[14])
                                                     -0.769    40.610    U_FrameBufferRight/mem_reg_0_8
  -------------------------------------------------------------------
                         required time                         40.610    
                         arrival time                         -10.760    
  -------------------------------------------------------------------
                         slack                                 29.850    

Slack (MET) :             29.865ns  (required time - arrival time)
  Source:                 U_vga_controller/U_Pixel_Counter/v_counter_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_FrameBufferRight/mem_reg_0_2/ADDRBWRADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (vga_clk_clk_wiz_0 rise@40.000ns - vga_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.193ns  (logic 3.016ns (32.807%)  route 6.177ns (67.193%))
  Logic Levels:           6  (CARRY4=3 LUT2=1 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.485ns = ( 41.485 - 40.000 ) 
    Source Clock Delay      (SCD):    1.554ns
    Clock Pessimism Removal (CPR):    0.007ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=138, routed)         1.575     1.575    U_clk_wiz_0/inst/clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  U_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    U_clk_wiz_0/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  U_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=48, routed)          1.554     1.554    U_vga_controller/U_Pixel_Counter/vga_clk
    SLICE_X30Y50         FDCE                                         r  U_vga_controller/U_Pixel_Counter/v_counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y50         FDCE (Prop_fdce_C_Q)         0.478     2.032 f  U_vga_controller/U_Pixel_Counter/v_counter_reg[5]/Q
                         net (fo=23, routed)          1.091     3.123    U_vga_controller/U_Pixel_Counter/v_counter_reg[9]_0[4]
    SLICE_X30Y52         LUT5 (Prop_lut5_I2_O)        0.317     3.440 r  U_vga_controller/U_Pixel_Counter/vgaRed_OBUF[3]_inst_i_4/O
                         net (fo=18, routed)          0.841     4.281    U_qvga_addr_decoder/y_pixel1__0
    SLICE_X31Y51         LUT3 (Prop_lut3_I2_O)        0.328     4.609 r  U_qvga_addr_decoder/mem_reg_0_1_i_58/O
                         net (fo=1, routed)           0.000     4.609    U_vga_controller/U_Pixel_Counter/S[1]
    SLICE_X31Y51         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     5.007 r  U_vga_controller/U_Pixel_Counter/mem_reg_0_1_i_40/CO[3]
                         net (fo=1, routed)           0.000     5.007    U_vga_controller/U_Pixel_Counter/mem_reg_0_1_i_40_n_0
    SLICE_X31Y52         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     5.229 r  U_vga_controller/U_Pixel_Counter/mem_reg_0_1_i_39/O[0]
                         net (fo=1, routed)           0.452     5.682    U_vga_controller/U_Pixel_Counter/qvga_addr11[10]
    SLICE_X32Y52         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.939     6.621 r  U_vga_controller/U_Pixel_Counter/mem_reg_0_1_i_30/O[3]
                         net (fo=3, routed)           1.141     7.761    U_vga_controller/U_Pixel_Counter/mem_reg_0_1_i_30_n_4
    SLICE_X36Y55         LUT2 (Prop_lut2_I1_O)        0.334     8.095 r  U_vga_controller/U_Pixel_Counter/mem_reg_0_1_i_8__0/O
                         net (fo=12, routed)          2.652    10.747    U_FrameBufferRight/ADDRBWRADDR[12]
    RAMB36_X2Y11         RAMB36E1                                     r  U_FrameBufferRight/mem_reg_0_2/ADDRBWRADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    40.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=138, routed)         1.457    41.457    U_clk_wiz_0/inst/clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    38.328 r  U_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    39.909    U_clk_wiz_0/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    40.000 r  U_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=48, routed)          1.485    41.485    U_FrameBufferRight/vga_clk
    RAMB36_X2Y11         RAMB36E1                                     r  U_FrameBufferRight/mem_reg_0_2/CLKBWRCLK
                         clock pessimism              0.007    41.492    
                         clock uncertainty           -0.106    41.386    
    RAMB36_X2Y11         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[12])
                                                     -0.774    40.612    U_FrameBufferRight/mem_reg_0_2
  -------------------------------------------------------------------
                         required time                         40.612    
                         arrival time                         -10.747    
  -------------------------------------------------------------------
                         slack                                 29.865    

Slack (MET) :             29.877ns  (required time - arrival time)
  Source:                 U_vga_controller/U_Pixel_Counter/v_counter_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_FrameBufferRight/mem_reg_0_8/ADDRBWRADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (vga_clk_clk_wiz_0 rise@40.000ns - vga_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.174ns  (logic 3.016ns (32.877%)  route 6.158ns (67.123%))
  Logic Levels:           6  (CARRY4=3 LUT2=1 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.069ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.478ns = ( 41.478 - 40.000 ) 
    Source Clock Delay      (SCD):    1.554ns
    Clock Pessimism Removal (CPR):    0.007ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=138, routed)         1.575     1.575    U_clk_wiz_0/inst/clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  U_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    U_clk_wiz_0/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  U_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=48, routed)          1.554     1.554    U_vga_controller/U_Pixel_Counter/vga_clk
    SLICE_X30Y50         FDCE                                         r  U_vga_controller/U_Pixel_Counter/v_counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y50         FDCE (Prop_fdce_C_Q)         0.478     2.032 f  U_vga_controller/U_Pixel_Counter/v_counter_reg[5]/Q
                         net (fo=23, routed)          1.091     3.123    U_vga_controller/U_Pixel_Counter/v_counter_reg[9]_0[4]
    SLICE_X30Y52         LUT5 (Prop_lut5_I2_O)        0.317     3.440 r  U_vga_controller/U_Pixel_Counter/vgaRed_OBUF[3]_inst_i_4/O
                         net (fo=18, routed)          0.841     4.281    U_qvga_addr_decoder/y_pixel1__0
    SLICE_X31Y51         LUT3 (Prop_lut3_I2_O)        0.328     4.609 r  U_qvga_addr_decoder/mem_reg_0_1_i_58/O
                         net (fo=1, routed)           0.000     4.609    U_vga_controller/U_Pixel_Counter/S[1]
    SLICE_X31Y51         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     5.007 r  U_vga_controller/U_Pixel_Counter/mem_reg_0_1_i_40/CO[3]
                         net (fo=1, routed)           0.000     5.007    U_vga_controller/U_Pixel_Counter/mem_reg_0_1_i_40_n_0
    SLICE_X31Y52         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     5.229 r  U_vga_controller/U_Pixel_Counter/mem_reg_0_1_i_39/O[0]
                         net (fo=1, routed)           0.452     5.682    U_vga_controller/U_Pixel_Counter/qvga_addr11[10]
    SLICE_X32Y52         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.939     6.621 r  U_vga_controller/U_Pixel_Counter/mem_reg_0_1_i_30/O[3]
                         net (fo=3, routed)           1.141     7.761    U_vga_controller/U_Pixel_Counter/mem_reg_0_1_i_30_n_4
    SLICE_X36Y55         LUT2 (Prop_lut2_I1_O)        0.334     8.095 r  U_vga_controller/U_Pixel_Counter/mem_reg_0_1_i_8__0/O
                         net (fo=12, routed)          2.632    10.728    U_FrameBufferRight/ADDRBWRADDR[12]
    RAMB36_X1Y17         RAMB36E1                                     r  U_FrameBufferRight/mem_reg_0_8/ADDRBWRADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    40.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=138, routed)         1.457    41.457    U_clk_wiz_0/inst/clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    38.328 r  U_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    39.909    U_clk_wiz_0/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    40.000 r  U_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=48, routed)          1.478    41.478    U_FrameBufferRight/vga_clk
    RAMB36_X1Y17         RAMB36E1                                     r  U_FrameBufferRight/mem_reg_0_8/CLKBWRCLK
                         clock pessimism              0.007    41.485    
                         clock uncertainty           -0.106    41.379    
    RAMB36_X1Y17         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[12])
                                                     -0.774    40.605    U_FrameBufferRight/mem_reg_0_8
  -------------------------------------------------------------------
                         required time                         40.605    
                         arrival time                         -10.728    
  -------------------------------------------------------------------
                         slack                                 29.877    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.146ns  (arrival time - required time)
  Source:                 U_vga_controller/U_Pixel_Counter/v_counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_vga_controller/U_Pixel_Counter/v_counter_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_clk_clk_wiz_0 rise@0.000ns - vga_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.533ns  (logic 0.209ns (39.237%)  route 0.324ns (60.763%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.830ns
    Source Clock Delay      (SCD):    0.564ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=138, routed)         0.549     0.549    U_clk_wiz_0/inst/clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  U_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    U_clk_wiz_0/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.000 r  U_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=48, routed)          0.564     0.564    U_vga_controller/U_Pixel_Counter/vga_clk
    SLICE_X30Y49         FDCE                                         r  U_vga_controller/U_Pixel_Counter/v_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y49         FDCE (Prop_fdce_C_Q)         0.164     0.728 r  U_vga_controller/U_Pixel_Counter/v_counter_reg[0]/Q
                         net (fo=7, routed)           0.324     1.051    U_vga_controller/U_Pixel_Counter/v_counter[0]
    SLICE_X30Y50         LUT3 (Prop_lut3_I2_O)        0.045     1.096 r  U_vga_controller/U_Pixel_Counter/v_counter[1]_i_1/O
                         net (fo=1, routed)           0.000     1.096    U_vga_controller/U_Pixel_Counter/v_counter[1]_i_1_n_0
    SLICE_X30Y50         FDCE                                         r  U_vga_controller/U_Pixel_Counter/v_counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=138, routed)         0.817     0.817    U_clk_wiz_0/inst/clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  U_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    U_clk_wiz_0/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.000 r  U_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=48, routed)          0.830     0.830    U_vga_controller/U_Pixel_Counter/vga_clk
    SLICE_X30Y50         FDCE                                         r  U_vga_controller/U_Pixel_Counter/v_counter_reg[1]/C
                         clock pessimism              0.000     0.830    
    SLICE_X30Y50         FDCE (Hold_fdce_C_D)         0.120     0.950    U_vga_controller/U_Pixel_Counter/v_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.951    
                         arrival time                           1.096    
  -------------------------------------------------------------------
                         slack                                  0.146    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 U_vga_controller/U_Pixel_Counter/v_counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_vga_controller/U_Pixel_Counter/v_counter_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_clk_clk_wiz_0 rise@0.000ns - vga_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.585ns  (logic 0.210ns (35.913%)  route 0.375ns (64.087%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.830ns
    Source Clock Delay      (SCD):    0.564ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=138, routed)         0.549     0.549    U_clk_wiz_0/inst/clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  U_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    U_clk_wiz_0/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.000 r  U_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=48, routed)          0.564     0.564    U_vga_controller/U_Pixel_Counter/vga_clk
    SLICE_X30Y49         FDCE                                         r  U_vga_controller/U_Pixel_Counter/v_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y49         FDCE (Prop_fdce_C_Q)         0.164     0.728 r  U_vga_controller/U_Pixel_Counter/v_counter_reg[0]/Q
                         net (fo=7, routed)           0.375     1.102    U_vga_controller/U_Pixel_Counter/v_counter[0]
    SLICE_X30Y51         LUT5 (Prop_lut5_I2_O)        0.046     1.148 r  U_vga_controller/U_Pixel_Counter/v_counter[3]_i_1/O
                         net (fo=1, routed)           0.000     1.148    U_vga_controller/U_Pixel_Counter/v_counter[3]_i_1_n_0
    SLICE_X30Y51         FDCE                                         r  U_vga_controller/U_Pixel_Counter/v_counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=138, routed)         0.817     0.817    U_clk_wiz_0/inst/clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  U_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    U_clk_wiz_0/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.000 r  U_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=48, routed)          0.830     0.830    U_vga_controller/U_Pixel_Counter/vga_clk
    SLICE_X30Y51         FDCE                                         r  U_vga_controller/U_Pixel_Counter/v_counter_reg[3]/C
                         clock pessimism              0.000     0.830    
    SLICE_X30Y51         FDCE (Hold_fdce_C_D)         0.131     0.961    U_vga_controller/U_Pixel_Counter/v_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.961    
                         arrival time                           1.148    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.197ns  (arrival time - required time)
  Source:                 U_vga_controller/U_Pixel_Counter/v_counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_vga_controller/U_Pixel_Counter/v_counter_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_clk_clk_wiz_0 rise@0.000ns - vga_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.584ns  (logic 0.209ns (35.803%)  route 0.375ns (64.197%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.830ns
    Source Clock Delay      (SCD):    0.564ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=138, routed)         0.549     0.549    U_clk_wiz_0/inst/clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  U_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    U_clk_wiz_0/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.000 r  U_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=48, routed)          0.564     0.564    U_vga_controller/U_Pixel_Counter/vga_clk
    SLICE_X30Y49         FDCE                                         r  U_vga_controller/U_Pixel_Counter/v_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y49         FDCE (Prop_fdce_C_Q)         0.164     0.728 r  U_vga_controller/U_Pixel_Counter/v_counter_reg[0]/Q
                         net (fo=7, routed)           0.375     1.102    U_vga_controller/U_Pixel_Counter/v_counter[0]
    SLICE_X30Y51         LUT4 (Prop_lut4_I3_O)        0.045     1.147 r  U_vga_controller/U_Pixel_Counter/v_counter[2]_i_1/O
                         net (fo=1, routed)           0.000     1.147    U_vga_controller/U_Pixel_Counter/v_counter[2]_i_1_n_0
    SLICE_X30Y51         FDCE                                         r  U_vga_controller/U_Pixel_Counter/v_counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=138, routed)         0.817     0.817    U_clk_wiz_0/inst/clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  U_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    U_clk_wiz_0/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.000 r  U_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=48, routed)          0.830     0.830    U_vga_controller/U_Pixel_Counter/vga_clk
    SLICE_X30Y51         FDCE                                         r  U_vga_controller/U_Pixel_Counter/v_counter_reg[2]/C
                         clock pessimism              0.000     0.830    
    SLICE_X30Y51         FDCE (Hold_fdce_C_D)         0.120     0.950    U_vga_controller/U_Pixel_Counter/v_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.951    
                         arrival time                           1.147    
  -------------------------------------------------------------------
                         slack                                  0.197    

Slack (MET) :             0.250ns  (arrival time - required time)
  Source:                 U_vga_controller/U_Pixel_Counter/h_counter_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_vga_controller/U_Pixel_Counter/h_counter_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_clk_clk_wiz_0 rise@0.000ns - vga_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.342ns  (logic 0.227ns (66.399%)  route 0.115ns (33.601%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.830ns
    Source Clock Delay      (SCD):    0.562ns
    Clock Pessimism Removal (CPR):    0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=138, routed)         0.549     0.549    U_clk_wiz_0/inst/clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  U_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    U_clk_wiz_0/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.000 r  U_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=48, routed)          0.562     0.562    U_vga_controller/U_Pixel_Counter/vga_clk
    SLICE_X33Y51         FDCE                                         r  U_vga_controller/U_Pixel_Counter/h_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y51         FDCE (Prop_fdce_C_Q)         0.128     0.690 r  U_vga_controller/U_Pixel_Counter/h_counter_reg[3]/Q
                         net (fo=9, routed)           0.115     0.805    U_vga_controller/U_Pixel_Counter/h_counter[3]
    SLICE_X33Y51         LUT6 (Prop_lut6_I2_O)        0.099     0.904 r  U_vga_controller/U_Pixel_Counter/h_counter[5]_i_1/O
                         net (fo=1, routed)           0.000     0.904    U_vga_controller/U_Pixel_Counter/h_counter_0[5]
    SLICE_X33Y51         FDCE                                         r  U_vga_controller/U_Pixel_Counter/h_counter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=138, routed)         0.817     0.817    U_clk_wiz_0/inst/clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  U_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    U_clk_wiz_0/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.000 r  U_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=48, routed)          0.830     0.830    U_vga_controller/U_Pixel_Counter/vga_clk
    SLICE_X33Y51         FDCE                                         r  U_vga_controller/U_Pixel_Counter/h_counter_reg[5]/C
                         clock pessimism             -0.269     0.562    
    SLICE_X33Y51         FDCE (Hold_fdce_C_D)         0.092     0.654    U_vga_controller/U_Pixel_Counter/h_counter_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.654    
                         arrival time                           0.904    
  -------------------------------------------------------------------
                         slack                                  0.250    

Slack (MET) :             0.258ns  (arrival time - required time)
  Source:                 U_vga_controller/U_Pixel_Counter/v_counter_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_vga_controller/U_Pixel_Counter/v_counter_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_clk_clk_wiz_0 rise@0.000ns - vga_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.379ns  (logic 0.246ns (64.978%)  route 0.133ns (35.022%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.830ns
    Source Clock Delay      (SCD):    0.562ns
    Clock Pessimism Removal (CPR):    0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=138, routed)         0.549     0.549    U_clk_wiz_0/inst/clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  U_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    U_clk_wiz_0/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.000 r  U_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=48, routed)          0.562     0.562    U_vga_controller/U_Pixel_Counter/vga_clk
    SLICE_X30Y51         FDCE                                         r  U_vga_controller/U_Pixel_Counter/v_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y51         FDCE (Prop_fdce_C_Q)         0.148     0.710 r  U_vga_controller/U_Pixel_Counter/v_counter_reg[3]/Q
                         net (fo=8, routed)           0.133     0.842    U_vga_controller/U_Pixel_Counter/v_counter_reg[9]_0[2]
    SLICE_X30Y51         LUT6 (Prop_lut6_I3_O)        0.098     0.940 r  U_vga_controller/U_Pixel_Counter/v_counter[4]_i_1/O
                         net (fo=1, routed)           0.000     0.940    U_vga_controller/U_Pixel_Counter/v_counter[4]_i_1_n_0
    SLICE_X30Y51         FDCE                                         r  U_vga_controller/U_Pixel_Counter/v_counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=138, routed)         0.817     0.817    U_clk_wiz_0/inst/clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  U_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    U_clk_wiz_0/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.000 r  U_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=48, routed)          0.830     0.830    U_vga_controller/U_Pixel_Counter/vga_clk
    SLICE_X30Y51         FDCE                                         r  U_vga_controller/U_Pixel_Counter/v_counter_reg[4]/C
                         clock pessimism             -0.269     0.562    
    SLICE_X30Y51         FDCE (Hold_fdce_C_D)         0.121     0.683    U_vga_controller/U_Pixel_Counter/v_counter_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.683    
                         arrival time                           0.940    
  -------------------------------------------------------------------
                         slack                                  0.258    

Slack (MET) :             0.260ns  (arrival time - required time)
  Source:                 U_vga_controller/U_Pixel_Counter/h_counter_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_FrameBufferLeft/mem_reg_0_10/ADDRBWRADDR[3]
                            (rising edge-triggered cell RAMB36E1 clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_clk_clk_wiz_0 rise@0.000ns - vga_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.754ns  (logic 0.209ns (27.712%)  route 0.545ns (72.288%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.311ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.877ns
    Source Clock Delay      (SCD):    0.561ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=138, routed)         0.549     0.549    U_clk_wiz_0/inst/clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  U_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    U_clk_wiz_0/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.000 r  U_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=48, routed)          0.561     0.561    U_vga_controller/U_Pixel_Counter/vga_clk
    SLICE_X34Y51         FDCE                                         r  U_vga_controller/U_Pixel_Counter/h_counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y51         FDCE (Prop_fdce_C_Q)         0.164     0.725 f  U_vga_controller/U_Pixel_Counter/h_counter_reg[7]/Q
                         net (fo=28, routed)          0.129     0.853    U_vga_controller/U_Pixel_Counter/Q[1]
    SLICE_X35Y51         LUT5 (Prop_lut5_I1_O)        0.045     0.898 r  U_vga_controller/U_Pixel_Counter/mem_reg_0_1_i_17__0/O
                         net (fo=12, routed)          0.417     1.315    U_FrameBufferLeft/ADDRBWRADDR[3]
    RAMB36_X1Y10         RAMB36E1                                     r  U_FrameBufferLeft/mem_reg_0_10/ADDRBWRADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=138, routed)         0.817     0.817    U_clk_wiz_0/inst/clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  U_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    U_clk_wiz_0/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.000 r  U_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=48, routed)          0.877     0.877    U_FrameBufferLeft/vga_clk
    RAMB36_X1Y10         RAMB36E1                                     r  U_FrameBufferLeft/mem_reg_0_10/CLKBWRCLK
                         clock pessimism             -0.005     0.872    
    RAMB36_X1Y10         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[3])
                                                      0.183     1.055    U_FrameBufferLeft/mem_reg_0_10
  -------------------------------------------------------------------
                         required time                         -1.055    
                         arrival time                           1.315    
  -------------------------------------------------------------------
                         slack                                  0.260    

Slack (MET) :             0.276ns  (arrival time - required time)
  Source:                 U_vga_controller/U_Pixel_Counter/h_counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_vga_controller/U_Pixel_Counter/h_counter_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_clk_clk_wiz_0 rise@0.000ns - vga_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.407ns  (logic 0.207ns (50.914%)  route 0.200ns (49.086%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.829ns
    Source Clock Delay      (SCD):    0.561ns
    Clock Pessimism Removal (CPR):    0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=138, routed)         0.549     0.549    U_clk_wiz_0/inst/clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  U_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    U_clk_wiz_0/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.000 r  U_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=48, routed)          0.561     0.561    U_vga_controller/U_Pixel_Counter/vga_clk
    SLICE_X34Y50         FDCE                                         r  U_vga_controller/U_Pixel_Counter/h_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y50         FDCE (Prop_fdce_C_Q)         0.164     0.725 r  U_vga_controller/U_Pixel_Counter/h_counter_reg[0]/Q
                         net (fo=9, routed)           0.200     0.924    U_vga_controller/U_Pixel_Counter/h_counter[0]
    SLICE_X34Y50         LUT3 (Prop_lut3_I2_O)        0.043     0.967 r  U_vga_controller/U_Pixel_Counter/h_counter[1]_i_1/O
                         net (fo=1, routed)           0.000     0.967    U_vga_controller/U_Pixel_Counter/h_counter_0[1]
    SLICE_X34Y50         FDCE                                         r  U_vga_controller/U_Pixel_Counter/h_counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=138, routed)         0.817     0.817    U_clk_wiz_0/inst/clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  U_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    U_clk_wiz_0/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.000 r  U_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=48, routed)          0.829     0.829    U_vga_controller/U_Pixel_Counter/vga_clk
    SLICE_X34Y50         FDCE                                         r  U_vga_controller/U_Pixel_Counter/h_counter_reg[1]/C
                         clock pessimism             -0.269     0.561    
    SLICE_X34Y50         FDCE (Hold_fdce_C_D)         0.131     0.692    U_vga_controller/U_Pixel_Counter/h_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.692    
                         arrival time                           0.967    
  -------------------------------------------------------------------
                         slack                                  0.276    

Slack (MET) :             0.284ns  (arrival time - required time)
  Source:                 U_vga_controller/U_Pixel_Counter/h_counter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_vga_controller/U_Pixel_Counter/h_counter_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_clk_clk_wiz_0 rise@0.000ns - vga_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.420ns  (logic 0.246ns (58.526%)  route 0.174ns (41.474%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.829ns
    Source Clock Delay      (SCD):    0.561ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=138, routed)         0.549     0.549    U_clk_wiz_0/inst/clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  U_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    U_clk_wiz_0/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.000 r  U_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=48, routed)          0.561     0.561    U_vga_controller/U_Pixel_Counter/vga_clk
    SLICE_X34Y50         FDCE                                         r  U_vga_controller/U_Pixel_Counter/h_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y50         FDCE (Prop_fdce_C_Q)         0.148     0.709 r  U_vga_controller/U_Pixel_Counter/h_counter_reg[1]/Q
                         net (fo=11, routed)          0.174     0.883    U_vga_controller/U_Pixel_Counter/h_counter[1]
    SLICE_X34Y52         LUT6 (Prop_lut6_I4_O)        0.098     0.981 r  U_vga_controller/U_Pixel_Counter/h_counter[4]_i_1/O
                         net (fo=1, routed)           0.000     0.981    U_vga_controller/U_Pixel_Counter/h_counter_0[4]
    SLICE_X34Y52         FDCE                                         r  U_vga_controller/U_Pixel_Counter/h_counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=138, routed)         0.817     0.817    U_clk_wiz_0/inst/clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  U_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    U_clk_wiz_0/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.000 r  U_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=48, routed)          0.829     0.829    U_vga_controller/U_Pixel_Counter/vga_clk
    SLICE_X34Y52         FDCE                                         r  U_vga_controller/U_Pixel_Counter/h_counter_reg[4]/C
                         clock pessimism             -0.253     0.577    
    SLICE_X34Y52         FDCE (Hold_fdce_C_D)         0.120     0.697    U_vga_controller/U_Pixel_Counter/h_counter_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.697    
                         arrival time                           0.981    
  -------------------------------------------------------------------
                         slack                                  0.284    

Slack (MET) :             0.285ns  (arrival time - required time)
  Source:                 U_vga_controller/U_Pixel_Counter/h_counter_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_vga_controller/U_Pixel_Counter/h_counter_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_clk_clk_wiz_0 rise@0.000ns - vga_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.416ns  (logic 0.207ns (49.813%)  route 0.209ns (50.187%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.829ns
    Source Clock Delay      (SCD):    0.561ns
    Clock Pessimism Removal (CPR):    0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=138, routed)         0.549     0.549    U_clk_wiz_0/inst/clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  U_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    U_clk_wiz_0/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.000 r  U_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=48, routed)          0.561     0.561    U_vga_controller/U_Pixel_Counter/vga_clk
    SLICE_X34Y51         FDCE                                         r  U_vga_controller/U_Pixel_Counter/h_counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y51         FDCE (Prop_fdce_C_Q)         0.164     0.725 r  U_vga_controller/U_Pixel_Counter/h_counter_reg[7]/Q
                         net (fo=28, routed)          0.209     0.933    U_vga_controller/U_Pixel_Counter/Q[1]
    SLICE_X34Y51         LUT5 (Prop_lut5_I2_O)        0.043     0.976 r  U_vga_controller/U_Pixel_Counter/h_counter[9]_i_1/O
                         net (fo=1, routed)           0.000     0.976    U_vga_controller/U_Pixel_Counter/h_counter_0[9]
    SLICE_X34Y51         FDCE                                         r  U_vga_controller/U_Pixel_Counter/h_counter_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=138, routed)         0.817     0.817    U_clk_wiz_0/inst/clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  U_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    U_clk_wiz_0/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.000 r  U_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=48, routed)          0.829     0.829    U_vga_controller/U_Pixel_Counter/vga_clk
    SLICE_X34Y51         FDCE                                         r  U_vga_controller/U_Pixel_Counter/h_counter_reg[9]/C
                         clock pessimism             -0.269     0.561    
    SLICE_X34Y51         FDCE (Hold_fdce_C_D)         0.131     0.692    U_vga_controller/U_Pixel_Counter/h_counter_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.692    
                         arrival time                           0.976    
  -------------------------------------------------------------------
                         slack                                  0.285    

Slack (MET) :             0.289ns  (arrival time - required time)
  Source:                 U_vga_controller/U_Pixel_Counter/h_counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_vga_controller/U_Pixel_Counter/h_counter_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_clk_clk_wiz_0 rise@0.000ns - vga_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.409ns  (logic 0.209ns (51.154%)  route 0.200ns (48.846%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.829ns
    Source Clock Delay      (SCD):    0.561ns
    Clock Pessimism Removal (CPR):    0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=138, routed)         0.549     0.549    U_clk_wiz_0/inst/clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  U_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    U_clk_wiz_0/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.000 r  U_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=48, routed)          0.561     0.561    U_vga_controller/U_Pixel_Counter/vga_clk
    SLICE_X34Y50         FDCE                                         r  U_vga_controller/U_Pixel_Counter/h_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y50         FDCE (Prop_fdce_C_Q)         0.164     0.725 f  U_vga_controller/U_Pixel_Counter/h_counter_reg[0]/Q
                         net (fo=9, routed)           0.200     0.924    U_vga_controller/U_Pixel_Counter/h_counter[0]
    SLICE_X34Y50         LUT2 (Prop_lut2_I1_O)        0.045     0.969 r  U_vga_controller/U_Pixel_Counter/h_counter[0]_i_1/O
                         net (fo=1, routed)           0.000     0.969    U_vga_controller/U_Pixel_Counter/h_counter_0[0]
    SLICE_X34Y50         FDCE                                         r  U_vga_controller/U_Pixel_Counter/h_counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=138, routed)         0.817     0.817    U_clk_wiz_0/inst/clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  U_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    U_clk_wiz_0/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.000 r  U_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=48, routed)          0.829     0.829    U_vga_controller/U_Pixel_Counter/vga_clk
    SLICE_X34Y50         FDCE                                         r  U_vga_controller/U_Pixel_Counter/h_counter_reg[0]/C
                         clock pessimism             -0.269     0.561    
    SLICE_X34Y50         FDCE (Hold_fdce_C_D)         0.120     0.681    U_vga_controller/U_Pixel_Counter/h_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.681    
                         arrival time                           0.969    
  -------------------------------------------------------------------
                         slack                                  0.289    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         vga_clk_clk_wiz_0
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { U_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X0Y12     U_FrameBufferDisparity/mem_reg_0_4/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X2Y9      U_FrameBufferLeft/mem_reg_0_13/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X0Y7      U_FrameBufferLeft/mem_reg_0_3/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X0Y10     U_FrameBufferLeft/mem_reg_0_9/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X1Y13     U_FrameBufferRight/mem_reg_0_13/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X2Y12     U_FrameBufferRight/mem_reg_0_3/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X2Y16     U_FrameBufferRight/mem_reg_0_9/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X2Y7      U_FrameBufferLeft/mem_reg_0_1/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X2Y8      U_FrameBufferLeft/mem_reg_0_14/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X1Y9      U_FrameBufferLeft/mem_reg_0_4/CLKBWRCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       40.000      173.360    MMCME2_ADV_X1Y0  U_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X30Y49     U_vga_controller/U_Pixel_Counter/v_counter_reg[0]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X30Y49     U_vga_controller/U_Pixel_Counter/v_counter_reg[9]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X34Y50     U_vga_controller/U_Pixel_Counter/h_counter_reg[0]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X34Y50     U_vga_controller/U_Pixel_Counter/h_counter_reg[0]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X34Y50     U_vga_controller/U_Pixel_Counter/h_counter_reg[1]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X34Y50     U_vga_controller/U_Pixel_Counter/h_counter_reg[1]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X34Y52     U_vga_controller/U_Pixel_Counter/h_counter_reg[4]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X34Y52     U_vga_controller/U_Pixel_Counter/h_counter_reg[4]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X34Y52     U_vga_controller/U_Pixel_Counter/h_counter_reg[6]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X34Y52     U_vga_controller/U_Pixel_Counter/h_counter_reg[6]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X34Y50     U_vga_controller/U_Pixel_Counter/h_counter_reg[0]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X34Y50     U_vga_controller/U_Pixel_Counter/h_counter_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X34Y50     U_vga_controller/U_Pixel_Counter/h_counter_reg[1]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X34Y50     U_vga_controller/U_Pixel_Counter/h_counter_reg[1]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X33Y51     U_vga_controller/U_Pixel_Counter/h_counter_reg[2]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X33Y51     U_vga_controller/U_Pixel_Counter/h_counter_reg[2]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X33Y51     U_vga_controller/U_Pixel_Counter/h_counter_reg[3]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X33Y51     U_vga_controller/U_Pixel_Counter/h_counter_reg[3]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X34Y52     U_vga_controller/U_Pixel_Counter/h_counter_reg[4]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X34Y52     U_vga_controller/U_Pixel_Counter/h_counter_reg[4]/C



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           28  Failing Endpoints,  Worst Slack       -3.341ns,  Total Violation      -85.161ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.141ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -3.341ns  (required time - arrival time)
  Source:                 U_Disparity/current_data2_reg[0]_replica/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Disparity/data_reg0/A[15]
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.452ns  (logic 5.079ns (53.736%)  route 4.373ns (46.264%))
  Logic Levels:           15  (CARRY4=10 LUT2=2 LUT4=1 LUT5=2)
  Clock Path Skew:        0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.865ns = ( 14.865 - 10.000 ) 
    Source Clock Delay      (SCD):    5.073ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=138, routed)         1.552     5.073    U_Disparity/clk
    SLICE_X57Y65         FDCE                                         r  U_Disparity/current_data2_reg[0]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y65         FDCE (Prop_fdce_C_Q)         0.456     5.529 r  U_Disparity/current_data2_reg[0]_replica/Q
                         net (fo=11, routed)          1.005     6.533    U_Disparity/current_data2_reg_n_0_[0]_repN
    SLICE_X57Y64         LUT5 (Prop_lut5_I2_O)        0.124     6.657 r  U_Disparity/data_reg5__0_carry_i_5/O
                         net (fo=1, routed)           0.000     6.657    U_Disparity/data_reg5__0_carry_i_5_n_0
    SLICE_X57Y64         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     7.055 r  U_Disparity/data_reg5__0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.055    U_Disparity/data_reg5__0_carry_n_0
    SLICE_X57Y65         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.277 r  U_Disparity/data_reg5__0_carry__0/O[0]
                         net (fo=2, routed)           0.593     7.870    U_Disparity/data_reg5__0_carry__0_n_7
    SLICE_X55Y65         LUT2 (Prop_lut2_I0_O)        0.299     8.169 r  U_Disparity/data_reg3__0_carry_i_43/O
                         net (fo=1, routed)           0.000     8.169    U_Disparity/data_reg3__0_carry_i_43_n_0
    SLICE_X55Y65         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.719 r  U_Disparity/data_reg3__0_carry_i_31/CO[3]
                         net (fo=1, routed)           0.000     8.719    U_Disparity/data_reg3__0_carry_i_31_n_0
    SLICE_X55Y66         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.941 r  U_Disparity/data_reg3__0_carry__0_i_22/O[0]
                         net (fo=1, routed)           0.448     9.389    U_Disparity/C__2[10]
    SLICE_X54Y65         LUT2 (Prop_lut2_I1_O)        0.299     9.688 r  U_Disparity/data_reg3__0_carry__0_i_19/O
                         net (fo=1, routed)           0.000     9.688    U_Disparity/data_reg3__0_carry__0_i_19_n_0
    SLICE_X54Y65         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643    10.331 r  U_Disparity/data_reg3__0_carry__0_i_12/O[3]
                         net (fo=4, routed)           0.845    11.176    U_Disparity/data_reg3__0_carry__0_i_12_n_4
    SLICE_X53Y65         LUT4 (Prop_lut4_I1_O)        0.307    11.483 r  U_Disparity/data_reg3__0_carry__0_i_6/O
                         net (fo=1, routed)           0.000    11.483    U_Disparity/data_reg3__0_carry__0_i_6_n_0
    SLICE_X53Y65         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    11.881 r  U_Disparity/data_reg3__0_carry__0/CO[3]
                         net (fo=14, routed)          0.923    12.803    U_Disparity/data_reg3
    SLICE_X53Y66         LUT5 (Prop_lut5_I4_O)        0.150    12.953 r  U_Disparity/i__carry_i_3/O
                         net (fo=1, routed)           0.000    12.953    U_Disparity/p_1_in[1]
    SLICE_X53Y66         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.470    13.423 r  U_Disparity/_inferred__3/i__carry/CO[3]
                         net (fo=1, routed)           0.000    13.423    U_Disparity/_inferred__3/i__carry_n_0
    SLICE_X53Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.537 r  U_Disparity/_inferred__3/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    13.537    U_Disparity/_inferred__3/i__carry__0_n_0
    SLICE_X53Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.651 r  U_Disparity/_inferred__3/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    13.651    U_Disparity/_inferred__3/i__carry__1_n_0
    SLICE_X53Y69         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    13.964 r  U_Disparity/_inferred__3/i__carry__2/O[3]
                         net (fo=2, routed)           0.560    14.525    U_Disparity/_inferred__3/i__carry__2_n_4
    DSP48_X1Y26          DSP48E1                                      r  U_Disparity/data_reg0/A[15]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=138, routed)         1.524    14.865    U_Disparity/clk
    DSP48_X1Y26          DSP48E1                                      r  U_Disparity/data_reg0/CLK
                         clock pessimism              0.258    15.123    
                         clock uncertainty           -0.035    15.088    
    DSP48_X1Y26          DSP48E1 (Setup_dsp48e1_CLK_A[15])
                                                     -3.904    11.184    U_Disparity/data_reg0
  -------------------------------------------------------------------
                         required time                         11.184    
                         arrival time                         -14.525    
  -------------------------------------------------------------------
                         slack                                 -3.341    

Slack (VIOLATED) :        -3.309ns  (required time - arrival time)
  Source:                 U_Disparity/current_data2_reg[0]_replica/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Disparity/data_reg0/A[9]
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.423ns  (logic 4.986ns (52.914%)  route 4.437ns (47.086%))
  Logic Levels:           14  (CARRY4=9 LUT2=2 LUT4=1 LUT5=2)
  Clock Path Skew:        0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.865ns = ( 14.865 - 10.000 ) 
    Source Clock Delay      (SCD):    5.073ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=138, routed)         1.552     5.073    U_Disparity/clk
    SLICE_X57Y65         FDCE                                         r  U_Disparity/current_data2_reg[0]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y65         FDCE (Prop_fdce_C_Q)         0.456     5.529 r  U_Disparity/current_data2_reg[0]_replica/Q
                         net (fo=11, routed)          1.005     6.533    U_Disparity/current_data2_reg_n_0_[0]_repN
    SLICE_X57Y64         LUT5 (Prop_lut5_I2_O)        0.124     6.657 r  U_Disparity/data_reg5__0_carry_i_5/O
                         net (fo=1, routed)           0.000     6.657    U_Disparity/data_reg5__0_carry_i_5_n_0
    SLICE_X57Y64         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     7.055 r  U_Disparity/data_reg5__0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.055    U_Disparity/data_reg5__0_carry_n_0
    SLICE_X57Y65         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.277 r  U_Disparity/data_reg5__0_carry__0/O[0]
                         net (fo=2, routed)           0.593     7.870    U_Disparity/data_reg5__0_carry__0_n_7
    SLICE_X55Y65         LUT2 (Prop_lut2_I0_O)        0.299     8.169 r  U_Disparity/data_reg3__0_carry_i_43/O
                         net (fo=1, routed)           0.000     8.169    U_Disparity/data_reg3__0_carry_i_43_n_0
    SLICE_X55Y65         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.719 r  U_Disparity/data_reg3__0_carry_i_31/CO[3]
                         net (fo=1, routed)           0.000     8.719    U_Disparity/data_reg3__0_carry_i_31_n_0
    SLICE_X55Y66         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.941 r  U_Disparity/data_reg3__0_carry__0_i_22/O[0]
                         net (fo=1, routed)           0.448     9.389    U_Disparity/C__2[10]
    SLICE_X54Y65         LUT2 (Prop_lut2_I1_O)        0.299     9.688 r  U_Disparity/data_reg3__0_carry__0_i_19/O
                         net (fo=1, routed)           0.000     9.688    U_Disparity/data_reg3__0_carry__0_i_19_n_0
    SLICE_X54Y65         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643    10.331 r  U_Disparity/data_reg3__0_carry__0_i_12/O[3]
                         net (fo=4, routed)           0.845    11.176    U_Disparity/data_reg3__0_carry__0_i_12_n_4
    SLICE_X53Y65         LUT4 (Prop_lut4_I1_O)        0.307    11.483 r  U_Disparity/data_reg3__0_carry__0_i_6/O
                         net (fo=1, routed)           0.000    11.483    U_Disparity/data_reg3__0_carry__0_i_6_n_0
    SLICE_X53Y65         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    11.881 r  U_Disparity/data_reg3__0_carry__0/CO[3]
                         net (fo=14, routed)          0.923    12.803    U_Disparity/data_reg3
    SLICE_X53Y66         LUT5 (Prop_lut5_I4_O)        0.150    12.953 r  U_Disparity/i__carry_i_3/O
                         net (fo=1, routed)           0.000    12.953    U_Disparity/p_1_in[1]
    SLICE_X53Y66         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.470    13.423 r  U_Disparity/_inferred__3/i__carry/CO[3]
                         net (fo=1, routed)           0.000    13.423    U_Disparity/_inferred__3/i__carry_n_0
    SLICE_X53Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.537 r  U_Disparity/_inferred__3/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    13.537    U_Disparity/_inferred__3/i__carry__0_n_0
    SLICE_X53Y68         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.871 r  U_Disparity/_inferred__3/i__carry__1/O[1]
                         net (fo=2, routed)           0.624    14.496    U_Disparity/_inferred__3/i__carry__1_n_6
    DSP48_X1Y26          DSP48E1                                      r  U_Disparity/data_reg0/A[9]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=138, routed)         1.524    14.865    U_Disparity/clk
    DSP48_X1Y26          DSP48E1                                      r  U_Disparity/data_reg0/CLK
                         clock pessimism              0.258    15.123    
                         clock uncertainty           -0.035    15.088    
    DSP48_X1Y26          DSP48E1 (Setup_dsp48e1_CLK_A[9])
                                                     -3.901    11.187    U_Disparity/data_reg0
  -------------------------------------------------------------------
                         required time                         11.187    
                         arrival time                         -14.496    
  -------------------------------------------------------------------
                         slack                                 -3.309    

Slack (VIOLATED) :        -3.243ns  (required time - arrival time)
  Source:                 U_Disparity/current_data2_reg[0]_replica/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Disparity/data_reg0/A[12]
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.361ns  (logic 4.988ns (53.283%)  route 4.373ns (46.717%))
  Logic Levels:           15  (CARRY4=10 LUT2=2 LUT4=1 LUT5=2)
  Clock Path Skew:        0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.865ns = ( 14.865 - 10.000 ) 
    Source Clock Delay      (SCD):    5.073ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=138, routed)         1.552     5.073    U_Disparity/clk
    SLICE_X57Y65         FDCE                                         r  U_Disparity/current_data2_reg[0]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y65         FDCE (Prop_fdce_C_Q)         0.456     5.529 r  U_Disparity/current_data2_reg[0]_replica/Q
                         net (fo=11, routed)          1.005     6.533    U_Disparity/current_data2_reg_n_0_[0]_repN
    SLICE_X57Y64         LUT5 (Prop_lut5_I2_O)        0.124     6.657 r  U_Disparity/data_reg5__0_carry_i_5/O
                         net (fo=1, routed)           0.000     6.657    U_Disparity/data_reg5__0_carry_i_5_n_0
    SLICE_X57Y64         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     7.055 r  U_Disparity/data_reg5__0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.055    U_Disparity/data_reg5__0_carry_n_0
    SLICE_X57Y65         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.277 r  U_Disparity/data_reg5__0_carry__0/O[0]
                         net (fo=2, routed)           0.593     7.870    U_Disparity/data_reg5__0_carry__0_n_7
    SLICE_X55Y65         LUT2 (Prop_lut2_I0_O)        0.299     8.169 r  U_Disparity/data_reg3__0_carry_i_43/O
                         net (fo=1, routed)           0.000     8.169    U_Disparity/data_reg3__0_carry_i_43_n_0
    SLICE_X55Y65         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.719 r  U_Disparity/data_reg3__0_carry_i_31/CO[3]
                         net (fo=1, routed)           0.000     8.719    U_Disparity/data_reg3__0_carry_i_31_n_0
    SLICE_X55Y66         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.941 r  U_Disparity/data_reg3__0_carry__0_i_22/O[0]
                         net (fo=1, routed)           0.448     9.389    U_Disparity/C__2[10]
    SLICE_X54Y65         LUT2 (Prop_lut2_I1_O)        0.299     9.688 r  U_Disparity/data_reg3__0_carry__0_i_19/O
                         net (fo=1, routed)           0.000     9.688    U_Disparity/data_reg3__0_carry__0_i_19_n_0
    SLICE_X54Y65         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643    10.331 r  U_Disparity/data_reg3__0_carry__0_i_12/O[3]
                         net (fo=4, routed)           0.845    11.176    U_Disparity/data_reg3__0_carry__0_i_12_n_4
    SLICE_X53Y65         LUT4 (Prop_lut4_I1_O)        0.307    11.483 r  U_Disparity/data_reg3__0_carry__0_i_6/O
                         net (fo=1, routed)           0.000    11.483    U_Disparity/data_reg3__0_carry__0_i_6_n_0
    SLICE_X53Y65         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    11.881 r  U_Disparity/data_reg3__0_carry__0/CO[3]
                         net (fo=14, routed)          0.923    12.803    U_Disparity/data_reg3
    SLICE_X53Y66         LUT5 (Prop_lut5_I4_O)        0.150    12.953 r  U_Disparity/i__carry_i_3/O
                         net (fo=1, routed)           0.000    12.953    U_Disparity/p_1_in[1]
    SLICE_X53Y66         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.470    13.423 r  U_Disparity/_inferred__3/i__carry/CO[3]
                         net (fo=1, routed)           0.000    13.423    U_Disparity/_inferred__3/i__carry_n_0
    SLICE_X53Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.537 r  U_Disparity/_inferred__3/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    13.537    U_Disparity/_inferred__3/i__carry__0_n_0
    SLICE_X53Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.651 r  U_Disparity/_inferred__3/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    13.651    U_Disparity/_inferred__3/i__carry__1_n_0
    SLICE_X53Y69         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    13.873 r  U_Disparity/_inferred__3/i__carry__2/O[0]
                         net (fo=2, routed)           0.561    14.434    U_Disparity/_inferred__3/i__carry__2_n_7
    DSP48_X1Y26          DSP48E1                                      r  U_Disparity/data_reg0/A[12]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=138, routed)         1.524    14.865    U_Disparity/clk
    DSP48_X1Y26          DSP48E1                                      r  U_Disparity/data_reg0/CLK
                         clock pessimism              0.258    15.123    
                         clock uncertainty           -0.035    15.088    
    DSP48_X1Y26          DSP48E1 (Setup_dsp48e1_CLK_A[12])
                                                     -3.897    11.191    U_Disparity/data_reg0
  -------------------------------------------------------------------
                         required time                         11.191    
                         arrival time                         -14.434    
  -------------------------------------------------------------------
                         slack                                 -3.243    

Slack (VIOLATED) :        -3.231ns  (required time - arrival time)
  Source:                 U_Disparity/current_data2_reg[0]_replica/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Disparity/data_reg0/B[13]
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.531ns  (logic 5.100ns (53.510%)  route 4.431ns (46.490%))
  Logic Levels:           15  (CARRY4=10 LUT2=2 LUT4=1 LUT5=2)
  Clock Path Skew:        0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.865ns = ( 14.865 - 10.000 ) 
    Source Clock Delay      (SCD):    5.073ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=138, routed)         1.552     5.073    U_Disparity/clk
    SLICE_X57Y65         FDCE                                         r  U_Disparity/current_data2_reg[0]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y65         FDCE (Prop_fdce_C_Q)         0.456     5.529 r  U_Disparity/current_data2_reg[0]_replica/Q
                         net (fo=11, routed)          1.005     6.533    U_Disparity/current_data2_reg_n_0_[0]_repN
    SLICE_X57Y64         LUT5 (Prop_lut5_I2_O)        0.124     6.657 r  U_Disparity/data_reg5__0_carry_i_5/O
                         net (fo=1, routed)           0.000     6.657    U_Disparity/data_reg5__0_carry_i_5_n_0
    SLICE_X57Y64         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     7.055 r  U_Disparity/data_reg5__0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.055    U_Disparity/data_reg5__0_carry_n_0
    SLICE_X57Y65         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.277 r  U_Disparity/data_reg5__0_carry__0/O[0]
                         net (fo=2, routed)           0.593     7.870    U_Disparity/data_reg5__0_carry__0_n_7
    SLICE_X55Y65         LUT2 (Prop_lut2_I0_O)        0.299     8.169 r  U_Disparity/data_reg3__0_carry_i_43/O
                         net (fo=1, routed)           0.000     8.169    U_Disparity/data_reg3__0_carry_i_43_n_0
    SLICE_X55Y65         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.719 r  U_Disparity/data_reg3__0_carry_i_31/CO[3]
                         net (fo=1, routed)           0.000     8.719    U_Disparity/data_reg3__0_carry_i_31_n_0
    SLICE_X55Y66         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.941 r  U_Disparity/data_reg3__0_carry__0_i_22/O[0]
                         net (fo=1, routed)           0.448     9.389    U_Disparity/C__2[10]
    SLICE_X54Y65         LUT2 (Prop_lut2_I1_O)        0.299     9.688 r  U_Disparity/data_reg3__0_carry__0_i_19/O
                         net (fo=1, routed)           0.000     9.688    U_Disparity/data_reg3__0_carry__0_i_19_n_0
    SLICE_X54Y65         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643    10.331 r  U_Disparity/data_reg3__0_carry__0_i_12/O[3]
                         net (fo=4, routed)           0.845    11.176    U_Disparity/data_reg3__0_carry__0_i_12_n_4
    SLICE_X53Y65         LUT4 (Prop_lut4_I1_O)        0.307    11.483 r  U_Disparity/data_reg3__0_carry__0_i_6/O
                         net (fo=1, routed)           0.000    11.483    U_Disparity/data_reg3__0_carry__0_i_6_n_0
    SLICE_X53Y65         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    11.881 r  U_Disparity/data_reg3__0_carry__0/CO[3]
                         net (fo=14, routed)          0.923    12.803    U_Disparity/data_reg3
    SLICE_X53Y66         LUT5 (Prop_lut5_I4_O)        0.150    12.953 r  U_Disparity/i__carry_i_3/O
                         net (fo=1, routed)           0.000    12.953    U_Disparity/p_1_in[1]
    SLICE_X53Y66         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.470    13.423 r  U_Disparity/_inferred__3/i__carry/CO[3]
                         net (fo=1, routed)           0.000    13.423    U_Disparity/_inferred__3/i__carry_n_0
    SLICE_X53Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.537 r  U_Disparity/_inferred__3/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    13.537    U_Disparity/_inferred__3/i__carry__0_n_0
    SLICE_X53Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.651 r  U_Disparity/_inferred__3/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    13.651    U_Disparity/_inferred__3/i__carry__1_n_0
    SLICE_X53Y69         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.985 r  U_Disparity/_inferred__3/i__carry__2/O[1]
                         net (fo=2, routed)           0.618    14.604    U_Disparity/_inferred__3/i__carry__2_n_6
    DSP48_X1Y26          DSP48E1                                      r  U_Disparity/data_reg0/B[13]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=138, routed)         1.524    14.865    U_Disparity/clk
    DSP48_X1Y26          DSP48E1                                      r  U_Disparity/data_reg0/CLK
                         clock pessimism              0.258    15.123    
                         clock uncertainty           -0.035    15.088    
    DSP48_X1Y26          DSP48E1 (Setup_dsp48e1_CLK_B[13])
                                                     -3.715    11.373    U_Disparity/data_reg0
  -------------------------------------------------------------------
                         required time                         11.373    
                         arrival time                         -14.604    
  -------------------------------------------------------------------
                         slack                                 -3.231    

Slack (VIOLATED) :        -3.227ns  (required time - arrival time)
  Source:                 U_Disparity/current_data2_reg[0]_replica/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Disparity/data_reg0/A[13]
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.341ns  (logic 5.100ns (54.595%)  route 4.241ns (45.405%))
  Logic Levels:           15  (CARRY4=10 LUT2=2 LUT4=1 LUT5=2)
  Clock Path Skew:        0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.865ns = ( 14.865 - 10.000 ) 
    Source Clock Delay      (SCD):    5.073ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=138, routed)         1.552     5.073    U_Disparity/clk
    SLICE_X57Y65         FDCE                                         r  U_Disparity/current_data2_reg[0]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y65         FDCE (Prop_fdce_C_Q)         0.456     5.529 r  U_Disparity/current_data2_reg[0]_replica/Q
                         net (fo=11, routed)          1.005     6.533    U_Disparity/current_data2_reg_n_0_[0]_repN
    SLICE_X57Y64         LUT5 (Prop_lut5_I2_O)        0.124     6.657 r  U_Disparity/data_reg5__0_carry_i_5/O
                         net (fo=1, routed)           0.000     6.657    U_Disparity/data_reg5__0_carry_i_5_n_0
    SLICE_X57Y64         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     7.055 r  U_Disparity/data_reg5__0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.055    U_Disparity/data_reg5__0_carry_n_0
    SLICE_X57Y65         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.277 r  U_Disparity/data_reg5__0_carry__0/O[0]
                         net (fo=2, routed)           0.593     7.870    U_Disparity/data_reg5__0_carry__0_n_7
    SLICE_X55Y65         LUT2 (Prop_lut2_I0_O)        0.299     8.169 r  U_Disparity/data_reg3__0_carry_i_43/O
                         net (fo=1, routed)           0.000     8.169    U_Disparity/data_reg3__0_carry_i_43_n_0
    SLICE_X55Y65         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.719 r  U_Disparity/data_reg3__0_carry_i_31/CO[3]
                         net (fo=1, routed)           0.000     8.719    U_Disparity/data_reg3__0_carry_i_31_n_0
    SLICE_X55Y66         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.941 r  U_Disparity/data_reg3__0_carry__0_i_22/O[0]
                         net (fo=1, routed)           0.448     9.389    U_Disparity/C__2[10]
    SLICE_X54Y65         LUT2 (Prop_lut2_I1_O)        0.299     9.688 r  U_Disparity/data_reg3__0_carry__0_i_19/O
                         net (fo=1, routed)           0.000     9.688    U_Disparity/data_reg3__0_carry__0_i_19_n_0
    SLICE_X54Y65         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643    10.331 r  U_Disparity/data_reg3__0_carry__0_i_12/O[3]
                         net (fo=4, routed)           0.845    11.176    U_Disparity/data_reg3__0_carry__0_i_12_n_4
    SLICE_X53Y65         LUT4 (Prop_lut4_I1_O)        0.307    11.483 r  U_Disparity/data_reg3__0_carry__0_i_6/O
                         net (fo=1, routed)           0.000    11.483    U_Disparity/data_reg3__0_carry__0_i_6_n_0
    SLICE_X53Y65         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    11.881 r  U_Disparity/data_reg3__0_carry__0/CO[3]
                         net (fo=14, routed)          0.923    12.803    U_Disparity/data_reg3
    SLICE_X53Y66         LUT5 (Prop_lut5_I4_O)        0.150    12.953 r  U_Disparity/i__carry_i_3/O
                         net (fo=1, routed)           0.000    12.953    U_Disparity/p_1_in[1]
    SLICE_X53Y66         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.470    13.423 r  U_Disparity/_inferred__3/i__carry/CO[3]
                         net (fo=1, routed)           0.000    13.423    U_Disparity/_inferred__3/i__carry_n_0
    SLICE_X53Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.537 r  U_Disparity/_inferred__3/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    13.537    U_Disparity/_inferred__3/i__carry__0_n_0
    SLICE_X53Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.651 r  U_Disparity/_inferred__3/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    13.651    U_Disparity/_inferred__3/i__carry__1_n_0
    SLICE_X53Y69         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.985 r  U_Disparity/_inferred__3/i__carry__2/O[1]
                         net (fo=2, routed)           0.429    14.414    U_Disparity/_inferred__3/i__carry__2_n_6
    DSP48_X1Y26          DSP48E1                                      r  U_Disparity/data_reg0/A[13]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=138, routed)         1.524    14.865    U_Disparity/clk
    DSP48_X1Y26          DSP48E1                                      r  U_Disparity/data_reg0/CLK
                         clock pessimism              0.258    15.123    
                         clock uncertainty           -0.035    15.088    
    DSP48_X1Y26          DSP48E1 (Setup_dsp48e1_CLK_A[13])
                                                     -3.901    11.187    U_Disparity/data_reg0
  -------------------------------------------------------------------
                         required time                         11.187    
                         arrival time                         -14.414    
  -------------------------------------------------------------------
                         slack                                 -3.227    

Slack (VIOLATED) :        -3.220ns  (required time - arrival time)
  Source:                 U_Disparity/current_data2_reg[0]_replica/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Disparity/data_reg0/A[11]
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.332ns  (logic 4.965ns (53.206%)  route 4.367ns (46.794%))
  Logic Levels:           14  (CARRY4=9 LUT2=2 LUT4=1 LUT5=2)
  Clock Path Skew:        0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.865ns = ( 14.865 - 10.000 ) 
    Source Clock Delay      (SCD):    5.073ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=138, routed)         1.552     5.073    U_Disparity/clk
    SLICE_X57Y65         FDCE                                         r  U_Disparity/current_data2_reg[0]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y65         FDCE (Prop_fdce_C_Q)         0.456     5.529 r  U_Disparity/current_data2_reg[0]_replica/Q
                         net (fo=11, routed)          1.005     6.533    U_Disparity/current_data2_reg_n_0_[0]_repN
    SLICE_X57Y64         LUT5 (Prop_lut5_I2_O)        0.124     6.657 r  U_Disparity/data_reg5__0_carry_i_5/O
                         net (fo=1, routed)           0.000     6.657    U_Disparity/data_reg5__0_carry_i_5_n_0
    SLICE_X57Y64         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     7.055 r  U_Disparity/data_reg5__0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.055    U_Disparity/data_reg5__0_carry_n_0
    SLICE_X57Y65         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.277 r  U_Disparity/data_reg5__0_carry__0/O[0]
                         net (fo=2, routed)           0.593     7.870    U_Disparity/data_reg5__0_carry__0_n_7
    SLICE_X55Y65         LUT2 (Prop_lut2_I0_O)        0.299     8.169 r  U_Disparity/data_reg3__0_carry_i_43/O
                         net (fo=1, routed)           0.000     8.169    U_Disparity/data_reg3__0_carry_i_43_n_0
    SLICE_X55Y65         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.719 r  U_Disparity/data_reg3__0_carry_i_31/CO[3]
                         net (fo=1, routed)           0.000     8.719    U_Disparity/data_reg3__0_carry_i_31_n_0
    SLICE_X55Y66         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.941 r  U_Disparity/data_reg3__0_carry__0_i_22/O[0]
                         net (fo=1, routed)           0.448     9.389    U_Disparity/C__2[10]
    SLICE_X54Y65         LUT2 (Prop_lut2_I1_O)        0.299     9.688 r  U_Disparity/data_reg3__0_carry__0_i_19/O
                         net (fo=1, routed)           0.000     9.688    U_Disparity/data_reg3__0_carry__0_i_19_n_0
    SLICE_X54Y65         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643    10.331 r  U_Disparity/data_reg3__0_carry__0_i_12/O[3]
                         net (fo=4, routed)           0.845    11.176    U_Disparity/data_reg3__0_carry__0_i_12_n_4
    SLICE_X53Y65         LUT4 (Prop_lut4_I1_O)        0.307    11.483 r  U_Disparity/data_reg3__0_carry__0_i_6/O
                         net (fo=1, routed)           0.000    11.483    U_Disparity/data_reg3__0_carry__0_i_6_n_0
    SLICE_X53Y65         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    11.881 r  U_Disparity/data_reg3__0_carry__0/CO[3]
                         net (fo=14, routed)          0.923    12.803    U_Disparity/data_reg3
    SLICE_X53Y66         LUT5 (Prop_lut5_I4_O)        0.150    12.953 r  U_Disparity/i__carry_i_3/O
                         net (fo=1, routed)           0.000    12.953    U_Disparity/p_1_in[1]
    SLICE_X53Y66         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.470    13.423 r  U_Disparity/_inferred__3/i__carry/CO[3]
                         net (fo=1, routed)           0.000    13.423    U_Disparity/_inferred__3/i__carry_n_0
    SLICE_X53Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.537 r  U_Disparity/_inferred__3/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    13.537    U_Disparity/_inferred__3/i__carry__0_n_0
    SLICE_X53Y68         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    13.850 r  U_Disparity/_inferred__3/i__carry__1/O[3]
                         net (fo=2, routed)           0.554    14.404    U_Disparity/_inferred__3/i__carry__1_n_4
    DSP48_X1Y26          DSP48E1                                      r  U_Disparity/data_reg0/A[11]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=138, routed)         1.524    14.865    U_Disparity/clk
    DSP48_X1Y26          DSP48E1                                      r  U_Disparity/data_reg0/CLK
                         clock pessimism              0.258    15.123    
                         clock uncertainty           -0.035    15.088    
    DSP48_X1Y26          DSP48E1 (Setup_dsp48e1_CLK_A[11])
                                                     -3.904    11.184    U_Disparity/data_reg0
  -------------------------------------------------------------------
                         required time                         11.184    
                         arrival time                         -14.404    
  -------------------------------------------------------------------
                         slack                                 -3.220    

Slack (VIOLATED) :        -3.195ns  (required time - arrival time)
  Source:                 U_Disparity/current_data2_reg[0]_replica/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Disparity/data_reg0/A[5]
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.309ns  (logic 4.872ns (52.337%)  route 4.437ns (47.663%))
  Logic Levels:           13  (CARRY4=8 LUT2=2 LUT4=1 LUT5=2)
  Clock Path Skew:        0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.865ns = ( 14.865 - 10.000 ) 
    Source Clock Delay      (SCD):    5.073ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=138, routed)         1.552     5.073    U_Disparity/clk
    SLICE_X57Y65         FDCE                                         r  U_Disparity/current_data2_reg[0]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y65         FDCE (Prop_fdce_C_Q)         0.456     5.529 r  U_Disparity/current_data2_reg[0]_replica/Q
                         net (fo=11, routed)          1.005     6.533    U_Disparity/current_data2_reg_n_0_[0]_repN
    SLICE_X57Y64         LUT5 (Prop_lut5_I2_O)        0.124     6.657 r  U_Disparity/data_reg5__0_carry_i_5/O
                         net (fo=1, routed)           0.000     6.657    U_Disparity/data_reg5__0_carry_i_5_n_0
    SLICE_X57Y64         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     7.055 r  U_Disparity/data_reg5__0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.055    U_Disparity/data_reg5__0_carry_n_0
    SLICE_X57Y65         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.277 r  U_Disparity/data_reg5__0_carry__0/O[0]
                         net (fo=2, routed)           0.593     7.870    U_Disparity/data_reg5__0_carry__0_n_7
    SLICE_X55Y65         LUT2 (Prop_lut2_I0_O)        0.299     8.169 r  U_Disparity/data_reg3__0_carry_i_43/O
                         net (fo=1, routed)           0.000     8.169    U_Disparity/data_reg3__0_carry_i_43_n_0
    SLICE_X55Y65         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.719 r  U_Disparity/data_reg3__0_carry_i_31/CO[3]
                         net (fo=1, routed)           0.000     8.719    U_Disparity/data_reg3__0_carry_i_31_n_0
    SLICE_X55Y66         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.941 r  U_Disparity/data_reg3__0_carry__0_i_22/O[0]
                         net (fo=1, routed)           0.448     9.389    U_Disparity/C__2[10]
    SLICE_X54Y65         LUT2 (Prop_lut2_I1_O)        0.299     9.688 r  U_Disparity/data_reg3__0_carry__0_i_19/O
                         net (fo=1, routed)           0.000     9.688    U_Disparity/data_reg3__0_carry__0_i_19_n_0
    SLICE_X54Y65         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643    10.331 r  U_Disparity/data_reg3__0_carry__0_i_12/O[3]
                         net (fo=4, routed)           0.845    11.176    U_Disparity/data_reg3__0_carry__0_i_12_n_4
    SLICE_X53Y65         LUT4 (Prop_lut4_I1_O)        0.307    11.483 r  U_Disparity/data_reg3__0_carry__0_i_6/O
                         net (fo=1, routed)           0.000    11.483    U_Disparity/data_reg3__0_carry__0_i_6_n_0
    SLICE_X53Y65         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    11.881 r  U_Disparity/data_reg3__0_carry__0/CO[3]
                         net (fo=14, routed)          0.923    12.803    U_Disparity/data_reg3
    SLICE_X53Y66         LUT5 (Prop_lut5_I4_O)        0.150    12.953 r  U_Disparity/i__carry_i_3/O
                         net (fo=1, routed)           0.000    12.953    U_Disparity/p_1_in[1]
    SLICE_X53Y66         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.470    13.423 r  U_Disparity/_inferred__3/i__carry/CO[3]
                         net (fo=1, routed)           0.000    13.423    U_Disparity/_inferred__3/i__carry_n_0
    SLICE_X53Y67         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.757 r  U_Disparity/_inferred__3/i__carry__0/O[1]
                         net (fo=2, routed)           0.624    14.382    U_Disparity/_inferred__3/i__carry__0_n_6
    DSP48_X1Y26          DSP48E1                                      r  U_Disparity/data_reg0/A[5]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=138, routed)         1.524    14.865    U_Disparity/clk
    DSP48_X1Y26          DSP48E1                                      r  U_Disparity/data_reg0/CLK
                         clock pessimism              0.258    15.123    
                         clock uncertainty           -0.035    15.088    
    DSP48_X1Y26          DSP48E1 (Setup_dsp48e1_CLK_A[5])
                                                     -3.901    11.187    U_Disparity/data_reg0
  -------------------------------------------------------------------
                         required time                         11.187    
                         arrival time                         -14.382    
  -------------------------------------------------------------------
                         slack                                 -3.195    

Slack (VIOLATED) :        -3.144ns  (required time - arrival time)
  Source:                 U_Disparity/current_data2_reg[0]_replica/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Disparity/data_reg0/A[10]
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.259ns  (logic 4.891ns (52.824%)  route 4.368ns (47.176%))
  Logic Levels:           14  (CARRY4=9 LUT2=2 LUT4=1 LUT5=2)
  Clock Path Skew:        0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.865ns = ( 14.865 - 10.000 ) 
    Source Clock Delay      (SCD):    5.073ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=138, routed)         1.552     5.073    U_Disparity/clk
    SLICE_X57Y65         FDCE                                         r  U_Disparity/current_data2_reg[0]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y65         FDCE (Prop_fdce_C_Q)         0.456     5.529 r  U_Disparity/current_data2_reg[0]_replica/Q
                         net (fo=11, routed)          1.005     6.533    U_Disparity/current_data2_reg_n_0_[0]_repN
    SLICE_X57Y64         LUT5 (Prop_lut5_I2_O)        0.124     6.657 r  U_Disparity/data_reg5__0_carry_i_5/O
                         net (fo=1, routed)           0.000     6.657    U_Disparity/data_reg5__0_carry_i_5_n_0
    SLICE_X57Y64         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     7.055 r  U_Disparity/data_reg5__0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.055    U_Disparity/data_reg5__0_carry_n_0
    SLICE_X57Y65         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.277 r  U_Disparity/data_reg5__0_carry__0/O[0]
                         net (fo=2, routed)           0.593     7.870    U_Disparity/data_reg5__0_carry__0_n_7
    SLICE_X55Y65         LUT2 (Prop_lut2_I0_O)        0.299     8.169 r  U_Disparity/data_reg3__0_carry_i_43/O
                         net (fo=1, routed)           0.000     8.169    U_Disparity/data_reg3__0_carry_i_43_n_0
    SLICE_X55Y65         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.719 r  U_Disparity/data_reg3__0_carry_i_31/CO[3]
                         net (fo=1, routed)           0.000     8.719    U_Disparity/data_reg3__0_carry_i_31_n_0
    SLICE_X55Y66         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.941 r  U_Disparity/data_reg3__0_carry__0_i_22/O[0]
                         net (fo=1, routed)           0.448     9.389    U_Disparity/C__2[10]
    SLICE_X54Y65         LUT2 (Prop_lut2_I1_O)        0.299     9.688 r  U_Disparity/data_reg3__0_carry__0_i_19/O
                         net (fo=1, routed)           0.000     9.688    U_Disparity/data_reg3__0_carry__0_i_19_n_0
    SLICE_X54Y65         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643    10.331 r  U_Disparity/data_reg3__0_carry__0_i_12/O[3]
                         net (fo=4, routed)           0.845    11.176    U_Disparity/data_reg3__0_carry__0_i_12_n_4
    SLICE_X53Y65         LUT4 (Prop_lut4_I1_O)        0.307    11.483 r  U_Disparity/data_reg3__0_carry__0_i_6/O
                         net (fo=1, routed)           0.000    11.483    U_Disparity/data_reg3__0_carry__0_i_6_n_0
    SLICE_X53Y65         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    11.881 r  U_Disparity/data_reg3__0_carry__0/CO[3]
                         net (fo=14, routed)          0.923    12.803    U_Disparity/data_reg3
    SLICE_X53Y66         LUT5 (Prop_lut5_I4_O)        0.150    12.953 r  U_Disparity/i__carry_i_3/O
                         net (fo=1, routed)           0.000    12.953    U_Disparity/p_1_in[1]
    SLICE_X53Y66         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.470    13.423 r  U_Disparity/_inferred__3/i__carry/CO[3]
                         net (fo=1, routed)           0.000    13.423    U_Disparity/_inferred__3/i__carry_n_0
    SLICE_X53Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.537 r  U_Disparity/_inferred__3/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    13.537    U_Disparity/_inferred__3/i__carry__0_n_0
    SLICE_X53Y68         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    13.776 r  U_Disparity/_inferred__3/i__carry__1/O[2]
                         net (fo=2, routed)           0.555    14.332    U_Disparity/_inferred__3/i__carry__1_n_5
    DSP48_X1Y26          DSP48E1                                      r  U_Disparity/data_reg0/A[10]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=138, routed)         1.524    14.865    U_Disparity/clk
    DSP48_X1Y26          DSP48E1                                      r  U_Disparity/data_reg0/CLK
                         clock pessimism              0.258    15.123    
                         clock uncertainty           -0.035    15.088    
    DSP48_X1Y26          DSP48E1 (Setup_dsp48e1_CLK_A[10])
                                                     -3.900    11.188    U_Disparity/data_reg0
  -------------------------------------------------------------------
                         required time                         11.188    
                         arrival time                         -14.332    
  -------------------------------------------------------------------
                         slack                                 -3.144    

Slack (VIOLATED) :        -3.129ns  (required time - arrival time)
  Source:                 U_Disparity/current_data2_reg[0]_replica/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Disparity/data_reg0/A[8]
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.247ns  (logic 4.874ns (52.708%)  route 4.373ns (47.292%))
  Logic Levels:           14  (CARRY4=9 LUT2=2 LUT4=1 LUT5=2)
  Clock Path Skew:        0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.865ns = ( 14.865 - 10.000 ) 
    Source Clock Delay      (SCD):    5.073ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=138, routed)         1.552     5.073    U_Disparity/clk
    SLICE_X57Y65         FDCE                                         r  U_Disparity/current_data2_reg[0]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y65         FDCE (Prop_fdce_C_Q)         0.456     5.529 r  U_Disparity/current_data2_reg[0]_replica/Q
                         net (fo=11, routed)          1.005     6.533    U_Disparity/current_data2_reg_n_0_[0]_repN
    SLICE_X57Y64         LUT5 (Prop_lut5_I2_O)        0.124     6.657 r  U_Disparity/data_reg5__0_carry_i_5/O
                         net (fo=1, routed)           0.000     6.657    U_Disparity/data_reg5__0_carry_i_5_n_0
    SLICE_X57Y64         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     7.055 r  U_Disparity/data_reg5__0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.055    U_Disparity/data_reg5__0_carry_n_0
    SLICE_X57Y65         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.277 r  U_Disparity/data_reg5__0_carry__0/O[0]
                         net (fo=2, routed)           0.593     7.870    U_Disparity/data_reg5__0_carry__0_n_7
    SLICE_X55Y65         LUT2 (Prop_lut2_I0_O)        0.299     8.169 r  U_Disparity/data_reg3__0_carry_i_43/O
                         net (fo=1, routed)           0.000     8.169    U_Disparity/data_reg3__0_carry_i_43_n_0
    SLICE_X55Y65         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.719 r  U_Disparity/data_reg3__0_carry_i_31/CO[3]
                         net (fo=1, routed)           0.000     8.719    U_Disparity/data_reg3__0_carry_i_31_n_0
    SLICE_X55Y66         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.941 r  U_Disparity/data_reg3__0_carry__0_i_22/O[0]
                         net (fo=1, routed)           0.448     9.389    U_Disparity/C__2[10]
    SLICE_X54Y65         LUT2 (Prop_lut2_I1_O)        0.299     9.688 r  U_Disparity/data_reg3__0_carry__0_i_19/O
                         net (fo=1, routed)           0.000     9.688    U_Disparity/data_reg3__0_carry__0_i_19_n_0
    SLICE_X54Y65         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643    10.331 r  U_Disparity/data_reg3__0_carry__0_i_12/O[3]
                         net (fo=4, routed)           0.845    11.176    U_Disparity/data_reg3__0_carry__0_i_12_n_4
    SLICE_X53Y65         LUT4 (Prop_lut4_I1_O)        0.307    11.483 r  U_Disparity/data_reg3__0_carry__0_i_6/O
                         net (fo=1, routed)           0.000    11.483    U_Disparity/data_reg3__0_carry__0_i_6_n_0
    SLICE_X53Y65         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    11.881 r  U_Disparity/data_reg3__0_carry__0/CO[3]
                         net (fo=14, routed)          0.923    12.803    U_Disparity/data_reg3
    SLICE_X53Y66         LUT5 (Prop_lut5_I4_O)        0.150    12.953 r  U_Disparity/i__carry_i_3/O
                         net (fo=1, routed)           0.000    12.953    U_Disparity/p_1_in[1]
    SLICE_X53Y66         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.470    13.423 r  U_Disparity/_inferred__3/i__carry/CO[3]
                         net (fo=1, routed)           0.000    13.423    U_Disparity/_inferred__3/i__carry_n_0
    SLICE_X53Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.537 r  U_Disparity/_inferred__3/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    13.537    U_Disparity/_inferred__3/i__carry__0_n_0
    SLICE_X53Y68         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    13.759 r  U_Disparity/_inferred__3/i__carry__1/O[0]
                         net (fo=2, routed)           0.561    14.320    U_Disparity/_inferred__3/i__carry__1_n_7
    DSP48_X1Y26          DSP48E1                                      r  U_Disparity/data_reg0/A[8]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=138, routed)         1.524    14.865    U_Disparity/clk
    DSP48_X1Y26          DSP48E1                                      r  U_Disparity/data_reg0/CLK
                         clock pessimism              0.258    15.123    
                         clock uncertainty           -0.035    15.088    
    DSP48_X1Y26          DSP48E1 (Setup_dsp48e1_CLK_A[8])
                                                     -3.897    11.191    U_Disparity/data_reg0
  -------------------------------------------------------------------
                         required time                         11.191    
                         arrival time                         -14.320    
  -------------------------------------------------------------------
                         slack                                 -3.129    

Slack (VIOLATED) :        -3.121ns  (required time - arrival time)
  Source:                 U_Disparity/current_data2_reg[0]_replica/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Disparity/data_reg0/A[14]
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.236ns  (logic 5.005ns (54.189%)  route 4.231ns (45.811%))
  Logic Levels:           15  (CARRY4=10 LUT2=2 LUT4=1 LUT5=2)
  Clock Path Skew:        0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.865ns = ( 14.865 - 10.000 ) 
    Source Clock Delay      (SCD):    5.073ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=138, routed)         1.552     5.073    U_Disparity/clk
    SLICE_X57Y65         FDCE                                         r  U_Disparity/current_data2_reg[0]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y65         FDCE (Prop_fdce_C_Q)         0.456     5.529 r  U_Disparity/current_data2_reg[0]_replica/Q
                         net (fo=11, routed)          1.005     6.533    U_Disparity/current_data2_reg_n_0_[0]_repN
    SLICE_X57Y64         LUT5 (Prop_lut5_I2_O)        0.124     6.657 r  U_Disparity/data_reg5__0_carry_i_5/O
                         net (fo=1, routed)           0.000     6.657    U_Disparity/data_reg5__0_carry_i_5_n_0
    SLICE_X57Y64         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     7.055 r  U_Disparity/data_reg5__0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.055    U_Disparity/data_reg5__0_carry_n_0
    SLICE_X57Y65         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.277 r  U_Disparity/data_reg5__0_carry__0/O[0]
                         net (fo=2, routed)           0.593     7.870    U_Disparity/data_reg5__0_carry__0_n_7
    SLICE_X55Y65         LUT2 (Prop_lut2_I0_O)        0.299     8.169 r  U_Disparity/data_reg3__0_carry_i_43/O
                         net (fo=1, routed)           0.000     8.169    U_Disparity/data_reg3__0_carry_i_43_n_0
    SLICE_X55Y65         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.719 r  U_Disparity/data_reg3__0_carry_i_31/CO[3]
                         net (fo=1, routed)           0.000     8.719    U_Disparity/data_reg3__0_carry_i_31_n_0
    SLICE_X55Y66         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.941 r  U_Disparity/data_reg3__0_carry__0_i_22/O[0]
                         net (fo=1, routed)           0.448     9.389    U_Disparity/C__2[10]
    SLICE_X54Y65         LUT2 (Prop_lut2_I1_O)        0.299     9.688 r  U_Disparity/data_reg3__0_carry__0_i_19/O
                         net (fo=1, routed)           0.000     9.688    U_Disparity/data_reg3__0_carry__0_i_19_n_0
    SLICE_X54Y65         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643    10.331 r  U_Disparity/data_reg3__0_carry__0_i_12/O[3]
                         net (fo=4, routed)           0.845    11.176    U_Disparity/data_reg3__0_carry__0_i_12_n_4
    SLICE_X53Y65         LUT4 (Prop_lut4_I1_O)        0.307    11.483 r  U_Disparity/data_reg3__0_carry__0_i_6/O
                         net (fo=1, routed)           0.000    11.483    U_Disparity/data_reg3__0_carry__0_i_6_n_0
    SLICE_X53Y65         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    11.881 r  U_Disparity/data_reg3__0_carry__0/CO[3]
                         net (fo=14, routed)          0.923    12.803    U_Disparity/data_reg3
    SLICE_X53Y66         LUT5 (Prop_lut5_I4_O)        0.150    12.953 r  U_Disparity/i__carry_i_3/O
                         net (fo=1, routed)           0.000    12.953    U_Disparity/p_1_in[1]
    SLICE_X53Y66         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.470    13.423 r  U_Disparity/_inferred__3/i__carry/CO[3]
                         net (fo=1, routed)           0.000    13.423    U_Disparity/_inferred__3/i__carry_n_0
    SLICE_X53Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.537 r  U_Disparity/_inferred__3/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    13.537    U_Disparity/_inferred__3/i__carry__0_n_0
    SLICE_X53Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.651 r  U_Disparity/_inferred__3/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    13.651    U_Disparity/_inferred__3/i__carry__1_n_0
    SLICE_X53Y69         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    13.890 r  U_Disparity/_inferred__3/i__carry__2/O[2]
                         net (fo=2, routed)           0.419    14.309    U_Disparity/_inferred__3/i__carry__2_n_5
    DSP48_X1Y26          DSP48E1                                      r  U_Disparity/data_reg0/A[14]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=138, routed)         1.524    14.865    U_Disparity/clk
    DSP48_X1Y26          DSP48E1                                      r  U_Disparity/data_reg0/CLK
                         clock pessimism              0.258    15.123    
                         clock uncertainty           -0.035    15.088    
    DSP48_X1Y26          DSP48E1 (Setup_dsp48e1_CLK_A[14])
                                                     -3.900    11.188    U_Disparity/data_reg0
  -------------------------------------------------------------------
                         required time                         11.188    
                         arrival time                         -14.309    
  -------------------------------------------------------------------
                         slack                                 -3.121    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.141ns  (arrival time - required time)
  Source:                 U_Disparity/rAddr_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_FrameBufferDisparity/mem_reg_0_2/ADDRARDADDR[2]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.631ns  (logic 0.141ns (22.353%)  route 0.490ns (77.647%))
  Logic Levels:           0  
  Clock Path Skew:        0.306ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.999ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=138, routed)         0.560     1.443    U_Disparity/clk
    SLICE_X31Y57         FDCE                                         r  U_Disparity/rAddr_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y57         FDCE (Prop_fdce_C_Q)         0.141     1.584 r  U_Disparity/rAddr_reg_reg[2]/Q
                         net (fo=6, routed)           0.490     2.074    U_FrameBufferDisparity/Q[2]
    RAMB36_X1Y12         RAMB36E1                                     r  U_FrameBufferDisparity/mem_reg_0_2/ADDRARDADDR[2]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=138, routed)         0.871     1.999    U_FrameBufferDisparity/clk
    RAMB36_X1Y12         RAMB36E1                                     r  U_FrameBufferDisparity/mem_reg_0_2/CLKARDCLK
                         clock pessimism             -0.249     1.750    
    RAMB36_X1Y12         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[2])
                                                      0.183     1.933    U_FrameBufferDisparity/mem_reg_0_2
  -------------------------------------------------------------------
                         required time                         -1.933    
                         arrival time                           2.074    
  -------------------------------------------------------------------
                         slack                                  0.141    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 U_Disparity/rAddr_reg_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_FrameBufferDisparity/mem_reg_0_2/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.650ns  (logic 0.141ns (21.708%)  route 0.509ns (78.292%))
  Logic Levels:           0  
  Clock Path Skew:        0.306ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.999ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=138, routed)         0.560     1.443    U_Disparity/clk
    SLICE_X31Y57         FDCE                                         r  U_Disparity/rAddr_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y57         FDCE (Prop_fdce_C_Q)         0.141     1.584 r  U_Disparity/rAddr_reg_reg[5]/Q
                         net (fo=6, routed)           0.509     2.093    U_FrameBufferDisparity/Q[5]
    RAMB36_X1Y12         RAMB36E1                                     r  U_FrameBufferDisparity/mem_reg_0_2/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=138, routed)         0.871     1.999    U_FrameBufferDisparity/clk
    RAMB36_X1Y12         RAMB36E1                                     r  U_FrameBufferDisparity/mem_reg_0_2/CLKARDCLK
                         clock pessimism             -0.249     1.750    
    RAMB36_X1Y12         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[5])
                                                      0.183     1.933    U_FrameBufferDisparity/mem_reg_0_2
  -------------------------------------------------------------------
                         required time                         -1.933    
                         arrival time                           2.093    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 U_SCCB/counter_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_SCCB/counter_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.186ns (62.765%)  route 0.110ns (37.235%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.076ns
    Source Clock Delay      (SCD):    1.557ns
    Clock Pessimism Removal (CPR):    0.506ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=138, routed)         0.673     1.557    U_SCCB/clk
    SLICE_X3Y138         FDCE                                         r  U_SCCB/counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y138         FDCE (Prop_fdce_C_Q)         0.141     1.698 r  U_SCCB/counter_reg[5]/Q
                         net (fo=5, routed)           0.110     1.808    U_SCCB/counter[5]
    SLICE_X2Y138         LUT6 (Prop_lut6_I4_O)        0.045     1.853 r  U_SCCB/counter[8]_i_1/O
                         net (fo=1, routed)           0.000     1.853    U_SCCB/counter[8]_i_1_n_0
    SLICE_X2Y138         FDCE                                         r  U_SCCB/counter_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=138, routed)         0.948     2.076    U_SCCB/clk
    SLICE_X2Y138         FDCE                                         r  U_SCCB/counter_reg[8]/C
                         clock pessimism             -0.506     1.570    
    SLICE_X2Y138         FDCE (Hold_fdce_C_D)         0.120     1.690    U_SCCB/counter_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.690    
                         arrival time                           1.853    
  -------------------------------------------------------------------
                         slack                                  0.163    

Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 U_SCCB/counter_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_SCCB/counter_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.269ns  (logic 0.186ns (69.216%)  route 0.083ns (30.784%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.076ns
    Source Clock Delay      (SCD):    1.557ns
    Clock Pessimism Removal (CPR):    0.506ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=138, routed)         0.673     1.557    U_SCCB/clk
    SLICE_X1Y138         FDCE                                         r  U_SCCB/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y138         FDCE (Prop_fdce_C_Q)         0.141     1.698 r  U_SCCB/counter_reg[3]/Q
                         net (fo=6, routed)           0.083     1.780    U_SCCB/counter[3]
    SLICE_X0Y138         LUT6 (Prop_lut6_I0_O)        0.045     1.825 r  U_SCCB/counter[4]_i_1/O
                         net (fo=1, routed)           0.000     1.825    U_SCCB/counter_0[4]
    SLICE_X0Y138         FDCE                                         r  U_SCCB/counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=138, routed)         0.948     2.076    U_SCCB/clk
    SLICE_X0Y138         FDCE                                         r  U_SCCB/counter_reg[4]/C
                         clock pessimism             -0.506     1.570    
    SLICE_X0Y138         FDCE (Hold_fdce_C_D)         0.092     1.662    U_SCCB/counter_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.662    
                         arrival time                           1.825    
  -------------------------------------------------------------------
                         slack                                  0.164    

Slack (MET) :             0.175ns  (arrival time - required time)
  Source:                 U_Disparity/rAddr_reg_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_FrameBufferDisparity/mem_reg_0_2/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.665ns  (logic 0.141ns (21.218%)  route 0.524ns (78.782%))
  Logic Levels:           0  
  Clock Path Skew:        0.306ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.999ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=138, routed)         0.560     1.443    U_Disparity/clk
    SLICE_X31Y57         FDCE                                         r  U_Disparity/rAddr_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y57         FDCE (Prop_fdce_C_Q)         0.141     1.584 r  U_Disparity/rAddr_reg_reg[6]/Q
                         net (fo=6, routed)           0.524     2.108    U_FrameBufferDisparity/Q[6]
    RAMB36_X1Y12         RAMB36E1                                     r  U_FrameBufferDisparity/mem_reg_0_2/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=138, routed)         0.871     1.999    U_FrameBufferDisparity/clk
    RAMB36_X1Y12         RAMB36E1                                     r  U_FrameBufferDisparity/mem_reg_0_2/CLKARDCLK
                         clock pessimism             -0.249     1.750    
    RAMB36_X1Y12         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[6])
                                                      0.183     1.933    U_FrameBufferDisparity/mem_reg_0_2
  -------------------------------------------------------------------
                         required time                         -1.933    
                         arrival time                           2.108    
  -------------------------------------------------------------------
                         slack                                  0.175    

Slack (MET) :             0.182ns  (arrival time - required time)
  Source:                 U_Disparity/rAddr_reg_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_FrameBufferDisparity/mem_reg_0_2/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.618ns  (logic 0.128ns (20.715%)  route 0.490ns (79.285%))
  Logic Levels:           0  
  Clock Path Skew:        0.306ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.999ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=138, routed)         0.560     1.443    U_Disparity/clk
    SLICE_X31Y57         FDCE                                         r  U_Disparity/rAddr_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y57         FDCE (Prop_fdce_C_Q)         0.128     1.571 r  U_Disparity/rAddr_reg_reg[7]/Q
                         net (fo=6, routed)           0.490     2.061    U_FrameBufferDisparity/Q[7]
    RAMB36_X1Y12         RAMB36E1                                     r  U_FrameBufferDisparity/mem_reg_0_2/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=138, routed)         0.871     1.999    U_FrameBufferDisparity/clk
    RAMB36_X1Y12         RAMB36E1                                     r  U_FrameBufferDisparity/mem_reg_0_2/CLKARDCLK
                         clock pessimism             -0.249     1.750    
    RAMB36_X1Y12         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[7])
                                                      0.130     1.880    U_FrameBufferDisparity/mem_reg_0_2
  -------------------------------------------------------------------
                         required time                         -1.880    
                         arrival time                           2.061    
  -------------------------------------------------------------------
                         slack                                  0.182    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 U_Disparity/rAddr_reg_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_FrameBufferDisparity/mem_reg_0_2/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.677ns  (logic 0.141ns (20.839%)  route 0.536ns (79.161%))
  Logic Levels:           0  
  Clock Path Skew:        0.306ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.999ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=138, routed)         0.560     1.443    U_Disparity/clk
    SLICE_X31Y58         FDCE                                         r  U_Disparity/rAddr_reg_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y58         FDCE (Prop_fdce_C_Q)         0.141     1.584 r  U_Disparity/rAddr_reg_reg[13]/Q
                         net (fo=6, routed)           0.536     2.120    U_FrameBufferDisparity/Q[13]
    RAMB36_X1Y12         RAMB36E1                                     r  U_FrameBufferDisparity/mem_reg_0_2/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=138, routed)         0.871     1.999    U_FrameBufferDisparity/clk
    RAMB36_X1Y12         RAMB36E1                                     r  U_FrameBufferDisparity/mem_reg_0_2/CLKARDCLK
                         clock pessimism             -0.249     1.750    
    RAMB36_X1Y12         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[13])
                                                      0.183     1.933    U_FrameBufferDisparity/mem_reg_0_2
  -------------------------------------------------------------------
                         required time                         -1.933    
                         arrival time                           2.120    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 U_Disparity/rAddr_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_FrameBufferDisparity/mem_reg_0_2/ADDRARDADDR[1]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.677ns  (logic 0.141ns (20.829%)  route 0.536ns (79.171%))
  Logic Levels:           0  
  Clock Path Skew:        0.306ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.999ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=138, routed)         0.560     1.443    U_Disparity/clk
    SLICE_X31Y57         FDCE                                         r  U_Disparity/rAddr_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y57         FDCE (Prop_fdce_C_Q)         0.141     1.584 r  U_Disparity/rAddr_reg_reg[1]/Q
                         net (fo=6, routed)           0.536     2.120    U_FrameBufferDisparity/Q[1]
    RAMB36_X1Y12         RAMB36E1                                     r  U_FrameBufferDisparity/mem_reg_0_2/ADDRARDADDR[1]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=138, routed)         0.871     1.999    U_FrameBufferDisparity/clk
    RAMB36_X1Y12         RAMB36E1                                     r  U_FrameBufferDisparity/mem_reg_0_2/CLKARDCLK
                         clock pessimism             -0.249     1.750    
    RAMB36_X1Y12         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[1])
                                                      0.183     1.933    U_FrameBufferDisparity/mem_reg_0_2
  -------------------------------------------------------------------
                         required time                         -1.933    
                         arrival time                           2.120    
  -------------------------------------------------------------------
                         slack                                  0.188    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 U_Disparity/rAddr_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_FrameBufferDisparity/mem_reg_0_3/ADDRARDADDR[0]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.684ns  (logic 0.141ns (20.601%)  route 0.543ns (79.399%))
  Logic Levels:           0  
  Clock Path Skew:        0.310ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.003ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=138, routed)         0.560     1.443    U_Disparity/clk
    SLICE_X29Y58         FDCE                                         r  U_Disparity/rAddr_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y58         FDCE (Prop_fdce_C_Q)         0.141     1.584 r  U_Disparity/rAddr_reg_reg[0]/Q
                         net (fo=7, routed)           0.543     2.128    U_FrameBufferDisparity/Q[0]
    RAMB36_X1Y11         RAMB36E1                                     r  U_FrameBufferDisparity/mem_reg_0_3/ADDRARDADDR[0]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=138, routed)         0.875     2.003    U_FrameBufferDisparity/clk
    RAMB36_X1Y11         RAMB36E1                                     r  U_FrameBufferDisparity/mem_reg_0_3/CLKARDCLK
                         clock pessimism             -0.249     1.754    
    RAMB36_X1Y11         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[0])
                                                      0.183     1.937    U_FrameBufferDisparity/mem_reg_0_3
  -------------------------------------------------------------------
                         required time                         -1.937    
                         arrival time                           2.128    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.201ns  (arrival time - required time)
  Source:                 U_Disparity/rAddr_reg_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_FrameBufferDisparity/mem_reg_0_2/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.690ns  (logic 0.141ns (20.430%)  route 0.549ns (79.570%))
  Logic Levels:           0  
  Clock Path Skew:        0.306ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.999ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=138, routed)         0.560     1.443    U_Disparity/clk
    SLICE_X31Y58         FDCE                                         r  U_Disparity/rAddr_reg_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y58         FDCE (Prop_fdce_C_Q)         0.141     1.584 r  U_Disparity/rAddr_reg_reg[10]/Q
                         net (fo=6, routed)           0.549     2.133    U_FrameBufferDisparity/Q[10]
    RAMB36_X1Y12         RAMB36E1                                     r  U_FrameBufferDisparity/mem_reg_0_2/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=138, routed)         0.871     1.999    U_FrameBufferDisparity/clk
    RAMB36_X1Y12         RAMB36E1                                     r  U_FrameBufferDisparity/mem_reg_0_2/CLKARDCLK
                         clock pessimism             -0.249     1.750    
    RAMB36_X1Y12         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                      0.183     1.933    U_FrameBufferDisparity/mem_reg_0_2
  -------------------------------------------------------------------
                         required time                         -1.933    
                         arrival time                           2.133    
  -------------------------------------------------------------------
                         slack                                  0.201    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y12   U_FrameBufferDisparity/mem_reg_0_4/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y11   U_FrameBufferDisparity/mem_reg_0_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y12   U_FrameBufferDisparity/mem_reg_0_2/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y11   U_FrameBufferDisparity/mem_reg_0_3/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y2  clk_IBUF_BUFG_inst/I
Min Period        n/a     DSP48E1/CLK         n/a            2.154         10.000      7.846      DSP48_X1Y26    U_Disparity/data_reg0/CLK
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X49Y61   U_Disparity/current_data1_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X53Y65   U_Disparity/current_data1_reg[10]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X51Y64   U_Disparity/current_data1_reg[11]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X48Y65   U_Disparity/current_data1_reg[12]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X57Y65   U_Disparity/current_data2_reg[0]_replica/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X51Y62   U_Disparity/current_data1_reg[2]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X57Y65   U_Disparity/current_data2_reg[12]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X57Y65   U_Disparity/current_data2_reg[15]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X56Y65   U_Disparity/current_data2_reg[4]/C
Low Pulse Width   Fast    FDPE/C              n/a            0.500         5.000       4.500      SLICE_X2Y136   U_SCCB/FSM_onehot_state_reg_reg[0]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X2Y135   U_SCCB/FSM_onehot_state_reg_reg[10]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X2Y135   U_SCCB/FSM_onehot_state_reg_reg[11]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X1Y135   U_SCCB/FSM_onehot_state_reg_reg[12]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X2Y136   U_SCCB/FSM_onehot_state_reg_reg[1]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X49Y61   U_Disparity/current_data1_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X51Y64   U_Disparity/current_data1_reg[11]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X53Y63   U_Disparity/current_data1_reg[6]_replica/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X54Y60   U_Disparity/current_data2_reg[5]_replica/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X49Y64   U_Disparity/current_data1_reg[13]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X49Y64   U_Disparity/current_data1_reg[14]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X49Y61   U_Disparity/current_data1_reg[1]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X51Y62   U_Disparity/current_data1_reg[2]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X48Y62   U_Disparity/current_data1_reg[3]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X49Y61   U_Disparity/current_data1_reg[4]/C



