# SPDX-License-Identifier: Apache-2.0
# Copyright 2020 Blue Cheetah Analog Design Inc.
#
# Licensed under the Apache License, Version 2.0 (the "License");
# you may not use this file except in compliance with the License.
# You may obtain a copy of the License at
#
#     http://www.apache.org/licenses/LICENSE-2.0
#
# Unless required by applicable law or agreed to in writing, software
# distributed under the License is distributed on an "AS IS" BASIS,
# WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
# See the License for the specific language governing permissions and
# limitations under the License.

gen_specs_file: 'data/aib_ams/specs_ip/DIFF_CLK_RCVR.yaml'

props:
  cell_description: "AIB clock receiver."
  pin_opposite:
    - [[v_inn], [v_inp]]

pwr_pins:
  VDDIO: VDDIO
  VDD: VDDCORE
gnd_pins:
  VSS: VSS
stdcell_pwr_pins: [VDD, VSS]

input_pins_defaults:
  pwr_pin: VDDIO
  gnd_pin: VSS
  dw_rise: driver_waveform
  dw_fall: driver_waveform

input_pins:
  - name: v_inn
    cap_guess: 400.0e-15
  - name: v_inp
    cap_guess: 400.0e-15

cond_defaults:
  v_inn: 1
  v_inp: 0

output_pins_defaults:
  pwr_pin: VDD
  gnd_pin: VSS
  max_fanout: 20

output_pins:
  - name: v_out
    func: ""
    cap_info:
      max_cap: 20.0e-15
    timing_info:
      - related: v_inp
        sense: positive_unate
      - related: v_inn
        sense: negative_unate

min_fanout: 0.5
input_cap_min: 1.0e-15
input_cap_range_scale: 0.2
