Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2018.1 (win64) Build 2188600 Wed Apr  4 18:40:38 MDT 2018
| Date              : Wed Aug 15 17:56:30 2018
| Host              : PK8W2TV3U66VGZI running 64-bit Service Pack 1  (build 7601)
| Command           : report_timing_summary -max_paths 10 -file opt_report_timing_summary_0.rpt -pb opt_report_timing_summary_0.pb -rpx opt_report_timing_summary_0.rpx
| Design            : top
| Device            : xczu3eg-sfva625
| Speed File        : -2  PRODUCTION 1.19 03-17-2018
| Temperature Grade : I
------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -2.104     -488.789                   3592               120678       -0.357    -3047.596                  56668               120500        0.373        0.000                       0                 56905  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                          Waveform(ns)         Period(ns)      Frequency(MHz)
-----                          ------------         ----------      --------------
clk_pl_0                       {0.000 1.875}        3.750           266.667         
clk_pl_1                       {0.000 1.875}        3.750           266.667         
pl_top_m1/PLL_m1/inst/clk_in1  {0.000 1.875}        3.750           266.667         
  clk_out1_PLL                 {0.000 1.875}        3.750           266.667         
  clk_out2_PLL                 {0.000 1.500}        3.000           333.333         
  clkfbout_PLL                 {0.000 1.875}        3.750           266.667         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                              WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                              -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_pl_0                            -0.347       -1.548                      8                 6685       -0.086     -118.468                   2682                 6685        0.373        0.000                       0                  1703  
clk_pl_1                             1.865        0.000                      0                 1271       -0.079      -29.761                    542                 1271        0.373        0.000                       0                   652  
pl_top_m1/PLL_m1/inst/clk_in1                                                                                                                                                    1.425        0.000                       0                     1  
  clk_out1_PLL                       3.313        0.000                      0                    2       -0.061       -0.123                      2                    2        1.600        0.000                       0                     6  
  clk_out2_PLL                      -0.023       -0.234                     10               108397       -0.083    -2706.159                  50392               108397        0.958        0.000                       0                 54540  
  clkfbout_PLL                                                                                                                                                                   2.460        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_pl_1      clk_pl_0            3.198        0.000                      0                    1       -0.201       -0.201                      1                    1  
clk_out2_PLL  clk_pl_0           -0.604       -7.850                     13                  142       -0.357      -16.749                     53                   53  
clk_pl_1      clk_out1_PLL        3.213        0.000                      0                    1       -0.229       -0.229                      1                    1  
clk_out2_PLL  clk_out1_PLL       -0.016       -0.016                      1                    1       -0.153       -0.153                      1                    1  
clk_pl_0      clk_out2_PLL       -2.104      -60.225                    161                  283       -0.237      -10.869                     78                  194  
clk_out1_PLL  clk_out2_PLL        0.174        0.000                      0                    1       -0.257       -0.257                      1                    1  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_out2_PLL       clk_out2_PLL             2.345        0.000                      0                  241        0.042        0.000                      0                  241  
**async_default**  clk_pl_0           clk_out2_PLL            -0.322     -418.915                   3399                 3399       -0.056     -165.544                   2939                 3399  
**async_default**  clk_pl_0           clk_pl_0                 2.696        0.000                      0                  392        0.042        0.000                      0                  392  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_pl_0
  To Clock:  clk_pl_0

Setup :            8  Failing Endpoints,  Worst Slack       -0.347ns,  Total Violation       -1.548ns
Hold  :         2682  Failing Endpoints,  Worst Slack       -0.086ns,  Total Violation     -118.468ns
PW    :            0  Failing Endpoints,  Worst Slack        0.373ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.347ns  (required time - arrival time)
  Source:                 pl_top_m1/axi_interface_control_m1/information_read_write_m1/inf_write_read_control_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@1.875ns period=3.750ns})
  Destination:            pl_top_m1/axi_interface_control_m1/information_read_write_m1/multiplier_3x_m1/operand_result_reg/DSP_A_B_DATA_INST/A[13]
                            (rising edge-triggered cell DSP_A_B_DATA clocked by clk_pl_0  {rise@0.000ns fall@1.875ns period=3.750ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.750ns  (clk_pl_0 rise@3.750ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        3.561ns  (logic 1.015ns (28.503%)  route 2.546ns (71.497%))
  Logic Levels:           15  (CARRY8=5 LUT2=2 LUT3=2 LUT4=5 LUT6=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.599ns = ( 6.349 - 3.750 ) 
    Source Clock Delay      (SCD):    2.783ns
    Clock Pessimism Removal (CPR):    0.039ns
  Clock Uncertainty:      0.119ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.226ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
                         PS8                          0.000     0.000 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, unplaced)         0.171     0.171    system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
                         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.199 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1710, unplaced)      2.584     2.783    pl_top_m1/axi_interface_control_m1/information_read_write_m1/AXI_CLK
                         FDCE                                         r  pl_top_m1/axi_interface_control_m1/information_read_write_m1/inf_write_read_control_reg[3]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_FDCE_C_Q)         0.077     2.860 f  pl_top_m1/axi_interface_control_m1/information_read_write_m1/inf_write_read_control_reg[3]/Q
                         net (fo=15, unplaced)        0.179     3.039    pl_top_m1/axi_interface_control_m1/information_read_write_m1/multiplier_3x_m1/out[3]
                         LUT2 (Prop_LUT2_I1_O)        0.038     3.077 r  pl_top_m1/axi_interface_control_m1/information_read_write_m1/multiplier_3x_m1/multiplier_3x_LUT2_2/O
                         net (fo=5, unplaced)         0.203     3.280    pl_top_m1/axi_interface_control_m1/information_read_write_m1/multiplier_3x_m1/multiplier_3x_net_19
                         LUT3 (Prop_LUT3_I2_O)        0.038     3.318 r  pl_top_m1/axi_interface_control_m1/information_read_write_m1/multiplier_3x_m1/multiplier_3x_LUT3_17/O
                         net (fo=2, unplaced)         0.185     3.503    pl_top_m1/axi_interface_control_m1/information_read_write_m1/multiplier_3x_m1/multiplier_3x_net_22
                         LUT4 (Prop_LUT4_I3_O)        0.038     3.541 r  pl_top_m1/axi_interface_control_m1/information_read_write_m1/multiplier_3x_m1/multiplier_3x_LUT4_7/O
                         net (fo=57, unplaced)        0.258     3.799    pl_top_m1/axi_interface_control_m1/information_read_write_m1/iterate_head_m1/information_operation_temp[1]
                         LUT4 (Prop_LUT4_I2_O)        0.038     3.837 f  pl_top_m1/axi_interface_control_m1/information_read_write_m1/iterate_head_m1/iterate_head_LUT4_5/O
                         net (fo=10, unplaced)        0.218     4.055    pl_top_m1/axi_interface_control_m1/information_read_write_m1/iterate_head_m1/iterate_head_net
                         LUT3 (Prop_LUT3_I2_O)        0.038     4.093 f  pl_top_m1/axi_interface_control_m1/information_read_write_m1/iterate_head_m1/iterate_head_LUT3/O
                         net (fo=8, unplaced)         0.213     4.306    pl_top_m1/axi_interface_control_m1/information_read_write_m1/iterate_head_m1/iterate_head_net_1
                         LUT2 (Prop_LUT2_I0_O)        0.038     4.344 r  pl_top_m1/axi_interface_control_m1/information_read_write_m1/iterate_head_m1/iterate_head_LUT2/O
                         net (fo=6, unplaced)         0.207     4.551    pl_top_m1/axi_interface_control_m1/information_read_write_m1/iterate_head_m1/iterate_head_net_26
                         LUT4 (Prop_LUT4_I0_O)        0.038     4.589 r  pl_top_m1/axi_interface_control_m1/information_read_write_m1/iterate_head_m1/iterate_head_LUT4_28/O
                         net (fo=1, unplaced)         0.117     4.706    pl_top_m1/axi_interface_control_m1/information_read_write_m1/multiplier_3x_m1/qsdpo_int_reg[16][4]
                         CARRY8 (Prop_CARRY8_DI[5]_CO[7])
                                                      0.097     4.803 r  pl_top_m1/axi_interface_control_m1/information_read_write_m1/multiplier_3x_m1/operand_bc1__0_carry/CO[7]
                         net (fo=1, unplaced)         0.005     4.808    pl_top_m1/axi_interface_control_m1/information_read_write_m1/multiplier_3x_m1/operand_bc1__0_carry_n_0
                         CARRY8 (Prop_CARRY8_CI_O[0])
                                                      0.056     4.864 r  pl_top_m1/axi_interface_control_m1/information_read_write_m1/multiplier_3x_m1/operand_bc1__0_carry__0/O[0]
                         net (fo=3, unplaced)         0.191     5.055    pl_top_m1/axi_interface_control_m1/information_read_write_m1/iterate_head_m1/image_toaxi_size_r1_reg[7][0]
                         LUT4 (Prop_LUT4_I0_O)        0.038     5.093 r  pl_top_m1/axi_interface_control_m1/information_read_write_m1/iterate_head_m1/iterate_head_LUT4_22/O
                         net (fo=2, unplaced)         0.185     5.278    pl_top_m1/axi_interface_control_m1/information_read_write_m1/iterate_head_m1/iterate_head_net_33
                         LUT6 (Prop_LUT6_I5_O)        0.038     5.316 r  pl_top_m1/axi_interface_control_m1/information_read_write_m1/iterate_head_m1/iterate_head_LUT6_21/O
                         net (fo=2, unplaced)         0.185     5.501    pl_top_m1/axi_interface_control_m1/information_read_write_m1/iterate_head_m1/iterate_head_net_34
                         LUT4 (Prop_LUT4_I3_O)        0.037     5.538 r  pl_top_m1/axi_interface_control_m1/information_read_write_m1/iterate_head_m1/iterate_head_LUT4_23/O
                         net (fo=1, unplaced)         0.029     5.567    pl_top_m1/axi_interface_control_m1/information_read_write_m1/multiplier_3x_m1/image_toaxi_size_r1_reg[1]_0[0]
                         CARRY8 (Prop_CARRY8_S[5]_CO[7])
                                                      0.166     5.733 r  pl_top_m1/axi_interface_control_m1/information_read_write_m1/multiplier_3x_m1/operand_bc1__60_carry/CO[7]
                         net (fo=1, unplaced)         0.005     5.738    pl_top_m1/axi_interface_control_m1/information_read_write_m1/multiplier_3x_m1/operand_bc1__60_carry_n_0
                         CARRY8 (Prop_CARRY8_CI_O[0])
                                                      0.056     5.794 r  pl_top_m1/axi_interface_control_m1/information_read_write_m1/multiplier_3x_m1/operand_bc1__60_carry__0/O[0]
                         net (fo=1, unplaced)         0.187     5.981    pl_top_m1/axi_interface_control_m1/information_read_write_m1/multiplier_3x_m1/operand_bc1[11]
                         CARRY8 (Prop_CARRY8_S[3]_O[5])
                                                      0.184     6.165 r  pl_top_m1/axi_interface_control_m1/information_read_write_m1/multiplier_3x_m1/operand_result_reg_i_14/O[5]
                         net (fo=1, unplaced)         0.179     6.344    pl_top_m1/axi_interface_control_m1/information_read_write_m1/multiplier_3x_m1/operand_result_reg/A[13]
                         DSP_A_B_DATA                                 r  pl_top_m1/axi_interface_control_m1/information_read_write_m1/multiplier_3x_m1/operand_result_reg/DSP_A_B_DATA_INST/A[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      3.750     3.750 r  
                         PS8                          0.000     3.750 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, unplaced)         0.135     3.885    system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
                         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     3.910 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1710, unplaced)      2.439     6.349    pl_top_m1/axi_interface_control_m1/information_read_write_m1/multiplier_3x_m1/operand_result_reg/CLK
                         DSP_A_B_DATA                                 r  pl_top_m1/axi_interface_control_m1/information_read_write_m1/multiplier_3x_m1/operand_result_reg/DSP_A_B_DATA_INST/CLK
                         clock pessimism              0.039     6.388    
                         clock uncertainty           -0.119     6.269    
                         DSP_A_B_DATA (Setup_DSP_A_B_DATA_CLK_A[13])
                                                     -0.272     5.997    pl_top_m1/axi_interface_control_m1/information_read_write_m1/multiplier_3x_m1/operand_result_reg/DSP_A_B_DATA_INST
  -------------------------------------------------------------------
                         required time                          5.997    
                         arrival time                          -6.344    
  -------------------------------------------------------------------
                         slack                                 -0.347    

Slack (VIOLATED) :        -0.344ns  (required time - arrival time)
  Source:                 pl_top_m1/axi_interface_control_m1/information_read_write_m1/inf_write_read_control_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@1.875ns period=3.750ns})
  Destination:            pl_top_m1/axi_interface_control_m1/information_read_write_m1/multiplier_3x_m1/operand_result_reg/DSP_A_B_DATA_INST/A[15]
                            (rising edge-triggered cell DSP_A_B_DATA clocked by clk_pl_0  {rise@0.000ns fall@1.875ns period=3.750ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.750ns  (clk_pl_0 rise@3.750ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        3.559ns  (logic 1.018ns (28.604%)  route 2.541ns (71.396%))
  Logic Levels:           15  (CARRY8=5 LUT2=2 LUT3=2 LUT4=5 LUT6=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.599ns = ( 6.349 - 3.750 ) 
    Source Clock Delay      (SCD):    2.783ns
    Clock Pessimism Removal (CPR):    0.039ns
  Clock Uncertainty:      0.119ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.226ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
                         PS8                          0.000     0.000 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, unplaced)         0.171     0.171    system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
                         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.199 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1710, unplaced)      2.584     2.783    pl_top_m1/axi_interface_control_m1/information_read_write_m1/AXI_CLK
                         FDCE                                         r  pl_top_m1/axi_interface_control_m1/information_read_write_m1/inf_write_read_control_reg[3]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_FDCE_C_Q)         0.077     2.860 f  pl_top_m1/axi_interface_control_m1/information_read_write_m1/inf_write_read_control_reg[3]/Q
                         net (fo=15, unplaced)        0.179     3.039    pl_top_m1/axi_interface_control_m1/information_read_write_m1/multiplier_3x_m1/out[3]
                         LUT2 (Prop_LUT2_I1_O)        0.038     3.077 r  pl_top_m1/axi_interface_control_m1/information_read_write_m1/multiplier_3x_m1/multiplier_3x_LUT2_2/O
                         net (fo=5, unplaced)         0.203     3.280    pl_top_m1/axi_interface_control_m1/information_read_write_m1/multiplier_3x_m1/multiplier_3x_net_19
                         LUT3 (Prop_LUT3_I2_O)        0.038     3.318 r  pl_top_m1/axi_interface_control_m1/information_read_write_m1/multiplier_3x_m1/multiplier_3x_LUT3_17/O
                         net (fo=2, unplaced)         0.185     3.503    pl_top_m1/axi_interface_control_m1/information_read_write_m1/multiplier_3x_m1/multiplier_3x_net_22
                         LUT4 (Prop_LUT4_I3_O)        0.038     3.541 r  pl_top_m1/axi_interface_control_m1/information_read_write_m1/multiplier_3x_m1/multiplier_3x_LUT4_7/O
                         net (fo=57, unplaced)        0.258     3.799    pl_top_m1/axi_interface_control_m1/information_read_write_m1/iterate_head_m1/information_operation_temp[1]
                         LUT4 (Prop_LUT4_I2_O)        0.038     3.837 f  pl_top_m1/axi_interface_control_m1/information_read_write_m1/iterate_head_m1/iterate_head_LUT4_5/O
                         net (fo=10, unplaced)        0.218     4.055    pl_top_m1/axi_interface_control_m1/information_read_write_m1/iterate_head_m1/iterate_head_net
                         LUT3 (Prop_LUT3_I2_O)        0.038     4.093 f  pl_top_m1/axi_interface_control_m1/information_read_write_m1/iterate_head_m1/iterate_head_LUT3/O
                         net (fo=8, unplaced)         0.213     4.306    pl_top_m1/axi_interface_control_m1/information_read_write_m1/iterate_head_m1/iterate_head_net_1
                         LUT2 (Prop_LUT2_I0_O)        0.038     4.344 r  pl_top_m1/axi_interface_control_m1/information_read_write_m1/iterate_head_m1/iterate_head_LUT2/O
                         net (fo=6, unplaced)         0.207     4.551    pl_top_m1/axi_interface_control_m1/information_read_write_m1/iterate_head_m1/iterate_head_net_26
                         LUT4 (Prop_LUT4_I0_O)        0.038     4.589 r  pl_top_m1/axi_interface_control_m1/information_read_write_m1/iterate_head_m1/iterate_head_LUT4_28/O
                         net (fo=1, unplaced)         0.117     4.706    pl_top_m1/axi_interface_control_m1/information_read_write_m1/multiplier_3x_m1/qsdpo_int_reg[16][4]
                         CARRY8 (Prop_CARRY8_DI[5]_CO[7])
                                                      0.097     4.803 r  pl_top_m1/axi_interface_control_m1/information_read_write_m1/multiplier_3x_m1/operand_bc1__0_carry/CO[7]
                         net (fo=1, unplaced)         0.005     4.808    pl_top_m1/axi_interface_control_m1/information_read_write_m1/multiplier_3x_m1/operand_bc1__0_carry_n_0
                         CARRY8 (Prop_CARRY8_CI_O[0])
                                                      0.056     4.864 r  pl_top_m1/axi_interface_control_m1/information_read_write_m1/multiplier_3x_m1/operand_bc1__0_carry__0/O[0]
                         net (fo=3, unplaced)         0.191     5.055    pl_top_m1/axi_interface_control_m1/information_read_write_m1/iterate_head_m1/image_toaxi_size_r1_reg[7][0]
                         LUT4 (Prop_LUT4_I0_O)        0.038     5.093 r  pl_top_m1/axi_interface_control_m1/information_read_write_m1/iterate_head_m1/iterate_head_LUT4_22/O
                         net (fo=2, unplaced)         0.185     5.278    pl_top_m1/axi_interface_control_m1/information_read_write_m1/iterate_head_m1/iterate_head_net_33
                         LUT6 (Prop_LUT6_I5_O)        0.038     5.316 r  pl_top_m1/axi_interface_control_m1/information_read_write_m1/iterate_head_m1/iterate_head_LUT6_21/O
                         net (fo=2, unplaced)         0.185     5.501    pl_top_m1/axi_interface_control_m1/information_read_write_m1/iterate_head_m1/iterate_head_net_34
                         LUT4 (Prop_LUT4_I3_O)        0.037     5.538 r  pl_top_m1/axi_interface_control_m1/information_read_write_m1/iterate_head_m1/iterate_head_LUT4_23/O
                         net (fo=1, unplaced)         0.029     5.567    pl_top_m1/axi_interface_control_m1/information_read_write_m1/multiplier_3x_m1/image_toaxi_size_r1_reg[1]_0[0]
                         CARRY8 (Prop_CARRY8_S[5]_CO[7])
                                                      0.166     5.733 r  pl_top_m1/axi_interface_control_m1/information_read_write_m1/multiplier_3x_m1/operand_bc1__60_carry/CO[7]
                         net (fo=1, unplaced)         0.005     5.738    pl_top_m1/axi_interface_control_m1/information_read_write_m1/multiplier_3x_m1/operand_bc1__60_carry_n_0
                         CARRY8 (Prop_CARRY8_CI_O[0])
                                                      0.056     5.794 r  pl_top_m1/axi_interface_control_m1/information_read_write_m1/multiplier_3x_m1/operand_bc1__60_carry__0/O[0]
                         net (fo=1, unplaced)         0.187     5.981    pl_top_m1/axi_interface_control_m1/information_read_write_m1/multiplier_3x_m1/operand_bc1[11]
                         CARRY8 (Prop_CARRY8_S[3]_O[7])
                                                      0.187     6.168 r  pl_top_m1/axi_interface_control_m1/information_read_write_m1/multiplier_3x_m1/operand_result_reg_i_14/O[7]
                         net (fo=1, unplaced)         0.174     6.342    pl_top_m1/axi_interface_control_m1/information_read_write_m1/multiplier_3x_m1/operand_result_reg/A[15]
                         DSP_A_B_DATA                                 r  pl_top_m1/axi_interface_control_m1/information_read_write_m1/multiplier_3x_m1/operand_result_reg/DSP_A_B_DATA_INST/A[15]
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      3.750     3.750 r  
                         PS8                          0.000     3.750 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, unplaced)         0.135     3.885    system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
                         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     3.910 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1710, unplaced)      2.439     6.349    pl_top_m1/axi_interface_control_m1/information_read_write_m1/multiplier_3x_m1/operand_result_reg/CLK
                         DSP_A_B_DATA                                 r  pl_top_m1/axi_interface_control_m1/information_read_write_m1/multiplier_3x_m1/operand_result_reg/DSP_A_B_DATA_INST/CLK
                         clock pessimism              0.039     6.388    
                         clock uncertainty           -0.119     6.269    
                         DSP_A_B_DATA (Setup_DSP_A_B_DATA_CLK_A[15])
                                                     -0.271     5.998    pl_top_m1/axi_interface_control_m1/information_read_write_m1/multiplier_3x_m1/operand_result_reg/DSP_A_B_DATA_INST
  -------------------------------------------------------------------
                         required time                          5.998    
                         arrival time                          -6.342    
  -------------------------------------------------------------------
                         slack                                 -0.344    

Slack (VIOLATED) :        -0.316ns  (required time - arrival time)
  Source:                 pl_top_m1/axi_interface_control_m1/information_read_write_m1/inf_write_read_control_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@1.875ns period=3.750ns})
  Destination:            pl_top_m1/axi_interface_control_m1/information_read_write_m1/multiplier_3x_m1/operand_result_reg/DSP_A_B_DATA_INST/A[14]
                            (rising edge-triggered cell DSP_A_B_DATA clocked by clk_pl_0  {rise@0.000ns fall@1.875ns period=3.750ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.750ns  (clk_pl_0 rise@3.750ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        3.538ns  (logic 1.003ns (28.349%)  route 2.535ns (71.651%))
  Logic Levels:           15  (CARRY8=5 LUT2=2 LUT3=2 LUT4=5 LUT6=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.599ns = ( 6.349 - 3.750 ) 
    Source Clock Delay      (SCD):    2.783ns
    Clock Pessimism Removal (CPR):    0.039ns
  Clock Uncertainty:      0.119ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.226ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
                         PS8                          0.000     0.000 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, unplaced)         0.171     0.171    system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
                         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.199 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1710, unplaced)      2.584     2.783    pl_top_m1/axi_interface_control_m1/information_read_write_m1/AXI_CLK
                         FDCE                                         r  pl_top_m1/axi_interface_control_m1/information_read_write_m1/inf_write_read_control_reg[3]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_FDCE_C_Q)         0.077     2.860 f  pl_top_m1/axi_interface_control_m1/information_read_write_m1/inf_write_read_control_reg[3]/Q
                         net (fo=15, unplaced)        0.179     3.039    pl_top_m1/axi_interface_control_m1/information_read_write_m1/multiplier_3x_m1/out[3]
                         LUT2 (Prop_LUT2_I1_O)        0.038     3.077 r  pl_top_m1/axi_interface_control_m1/information_read_write_m1/multiplier_3x_m1/multiplier_3x_LUT2_2/O
                         net (fo=5, unplaced)         0.203     3.280    pl_top_m1/axi_interface_control_m1/information_read_write_m1/multiplier_3x_m1/multiplier_3x_net_19
                         LUT3 (Prop_LUT3_I2_O)        0.038     3.318 r  pl_top_m1/axi_interface_control_m1/information_read_write_m1/multiplier_3x_m1/multiplier_3x_LUT3_17/O
                         net (fo=2, unplaced)         0.185     3.503    pl_top_m1/axi_interface_control_m1/information_read_write_m1/multiplier_3x_m1/multiplier_3x_net_22
                         LUT4 (Prop_LUT4_I3_O)        0.038     3.541 r  pl_top_m1/axi_interface_control_m1/information_read_write_m1/multiplier_3x_m1/multiplier_3x_LUT4_7/O
                         net (fo=57, unplaced)        0.258     3.799    pl_top_m1/axi_interface_control_m1/information_read_write_m1/iterate_head_m1/information_operation_temp[1]
                         LUT4 (Prop_LUT4_I2_O)        0.038     3.837 f  pl_top_m1/axi_interface_control_m1/information_read_write_m1/iterate_head_m1/iterate_head_LUT4_5/O
                         net (fo=10, unplaced)        0.218     4.055    pl_top_m1/axi_interface_control_m1/information_read_write_m1/iterate_head_m1/iterate_head_net
                         LUT3 (Prop_LUT3_I2_O)        0.038     4.093 f  pl_top_m1/axi_interface_control_m1/information_read_write_m1/iterate_head_m1/iterate_head_LUT3/O
                         net (fo=8, unplaced)         0.213     4.306    pl_top_m1/axi_interface_control_m1/information_read_write_m1/iterate_head_m1/iterate_head_net_1
                         LUT2 (Prop_LUT2_I0_O)        0.038     4.344 r  pl_top_m1/axi_interface_control_m1/information_read_write_m1/iterate_head_m1/iterate_head_LUT2/O
                         net (fo=6, unplaced)         0.207     4.551    pl_top_m1/axi_interface_control_m1/information_read_write_m1/iterate_head_m1/iterate_head_net_26
                         LUT4 (Prop_LUT4_I0_O)        0.038     4.589 r  pl_top_m1/axi_interface_control_m1/information_read_write_m1/iterate_head_m1/iterate_head_LUT4_28/O
                         net (fo=1, unplaced)         0.117     4.706    pl_top_m1/axi_interface_control_m1/information_read_write_m1/multiplier_3x_m1/qsdpo_int_reg[16][4]
                         CARRY8 (Prop_CARRY8_DI[5]_CO[7])
                                                      0.097     4.803 r  pl_top_m1/axi_interface_control_m1/information_read_write_m1/multiplier_3x_m1/operand_bc1__0_carry/CO[7]
                         net (fo=1, unplaced)         0.005     4.808    pl_top_m1/axi_interface_control_m1/information_read_write_m1/multiplier_3x_m1/operand_bc1__0_carry_n_0
                         CARRY8 (Prop_CARRY8_CI_O[0])
                                                      0.056     4.864 r  pl_top_m1/axi_interface_control_m1/information_read_write_m1/multiplier_3x_m1/operand_bc1__0_carry__0/O[0]
                         net (fo=3, unplaced)         0.191     5.055    pl_top_m1/axi_interface_control_m1/information_read_write_m1/iterate_head_m1/image_toaxi_size_r1_reg[7][0]
                         LUT4 (Prop_LUT4_I0_O)        0.038     5.093 r  pl_top_m1/axi_interface_control_m1/information_read_write_m1/iterate_head_m1/iterate_head_LUT4_22/O
                         net (fo=2, unplaced)         0.185     5.278    pl_top_m1/axi_interface_control_m1/information_read_write_m1/iterate_head_m1/iterate_head_net_33
                         LUT6 (Prop_LUT6_I5_O)        0.038     5.316 r  pl_top_m1/axi_interface_control_m1/information_read_write_m1/iterate_head_m1/iterate_head_LUT6_21/O
                         net (fo=2, unplaced)         0.185     5.501    pl_top_m1/axi_interface_control_m1/information_read_write_m1/iterate_head_m1/iterate_head_net_34
                         LUT4 (Prop_LUT4_I3_O)        0.037     5.538 r  pl_top_m1/axi_interface_control_m1/information_read_write_m1/iterate_head_m1/iterate_head_LUT4_23/O
                         net (fo=1, unplaced)         0.029     5.567    pl_top_m1/axi_interface_control_m1/information_read_write_m1/multiplier_3x_m1/image_toaxi_size_r1_reg[1]_0[0]
                         CARRY8 (Prop_CARRY8_S[5]_CO[7])
                                                      0.166     5.733 r  pl_top_m1/axi_interface_control_m1/information_read_write_m1/multiplier_3x_m1/operand_bc1__60_carry/CO[7]
                         net (fo=1, unplaced)         0.005     5.738    pl_top_m1/axi_interface_control_m1/information_read_write_m1/multiplier_3x_m1/operand_bc1__60_carry_n_0
                         CARRY8 (Prop_CARRY8_CI_O[0])
                                                      0.056     5.794 r  pl_top_m1/axi_interface_control_m1/information_read_write_m1/multiplier_3x_m1/operand_bc1__60_carry__0/O[0]
                         net (fo=1, unplaced)         0.187     5.981    pl_top_m1/axi_interface_control_m1/information_read_write_m1/multiplier_3x_m1/operand_bc1[11]
                         CARRY8 (Prop_CARRY8_S[3]_O[6])
                                                      0.172     6.153 r  pl_top_m1/axi_interface_control_m1/information_read_write_m1/multiplier_3x_m1/operand_result_reg_i_14/O[6]
                         net (fo=1, unplaced)         0.168     6.321    pl_top_m1/axi_interface_control_m1/information_read_write_m1/multiplier_3x_m1/operand_result_reg/A[14]
                         DSP_A_B_DATA                                 r  pl_top_m1/axi_interface_control_m1/information_read_write_m1/multiplier_3x_m1/operand_result_reg/DSP_A_B_DATA_INST/A[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      3.750     3.750 r  
                         PS8                          0.000     3.750 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, unplaced)         0.135     3.885    system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
                         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     3.910 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1710, unplaced)      2.439     6.349    pl_top_m1/axi_interface_control_m1/information_read_write_m1/multiplier_3x_m1/operand_result_reg/CLK
                         DSP_A_B_DATA                                 r  pl_top_m1/axi_interface_control_m1/information_read_write_m1/multiplier_3x_m1/operand_result_reg/DSP_A_B_DATA_INST/CLK
                         clock pessimism              0.039     6.388    
                         clock uncertainty           -0.119     6.269    
                         DSP_A_B_DATA (Setup_DSP_A_B_DATA_CLK_A[14])
                                                     -0.264     6.005    pl_top_m1/axi_interface_control_m1/information_read_write_m1/multiplier_3x_m1/operand_result_reg/DSP_A_B_DATA_INST
  -------------------------------------------------------------------
                         required time                          6.005    
                         arrival time                          -6.321    
  -------------------------------------------------------------------
                         slack                                 -0.316    

Slack (VIOLATED) :        -0.243ns  (required time - arrival time)
  Source:                 pl_top_m1/axi_interface_control_m1/information_read_write_m1/inf_write_read_control_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@1.875ns period=3.750ns})
  Destination:            pl_top_m1/axi_interface_control_m1/information_read_write_m1/multiplier_3x_m1/operand_result_reg/DSP_A_B_DATA_INST/A[12]
                            (rising edge-triggered cell DSP_A_B_DATA clocked by clk_pl_0  {rise@0.000ns fall@1.875ns period=3.750ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.750ns  (clk_pl_0 rise@3.750ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        3.471ns  (logic 0.980ns (28.234%)  route 2.491ns (71.766%))
  Logic Levels:           15  (CARRY8=5 LUT2=2 LUT3=2 LUT4=5 LUT6=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.599ns = ( 6.349 - 3.750 ) 
    Source Clock Delay      (SCD):    2.783ns
    Clock Pessimism Removal (CPR):    0.039ns
  Clock Uncertainty:      0.119ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.226ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
                         PS8                          0.000     0.000 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, unplaced)         0.171     0.171    system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
                         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.199 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1710, unplaced)      2.584     2.783    pl_top_m1/axi_interface_control_m1/information_read_write_m1/AXI_CLK
                         FDCE                                         r  pl_top_m1/axi_interface_control_m1/information_read_write_m1/inf_write_read_control_reg[3]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_FDCE_C_Q)         0.077     2.860 f  pl_top_m1/axi_interface_control_m1/information_read_write_m1/inf_write_read_control_reg[3]/Q
                         net (fo=15, unplaced)        0.179     3.039    pl_top_m1/axi_interface_control_m1/information_read_write_m1/multiplier_3x_m1/out[3]
                         LUT2 (Prop_LUT2_I1_O)        0.038     3.077 r  pl_top_m1/axi_interface_control_m1/information_read_write_m1/multiplier_3x_m1/multiplier_3x_LUT2_2/O
                         net (fo=5, unplaced)         0.203     3.280    pl_top_m1/axi_interface_control_m1/information_read_write_m1/multiplier_3x_m1/multiplier_3x_net_19
                         LUT3 (Prop_LUT3_I2_O)        0.038     3.318 r  pl_top_m1/axi_interface_control_m1/information_read_write_m1/multiplier_3x_m1/multiplier_3x_LUT3_17/O
                         net (fo=2, unplaced)         0.185     3.503    pl_top_m1/axi_interface_control_m1/information_read_write_m1/multiplier_3x_m1/multiplier_3x_net_22
                         LUT4 (Prop_LUT4_I3_O)        0.038     3.541 r  pl_top_m1/axi_interface_control_m1/information_read_write_m1/multiplier_3x_m1/multiplier_3x_LUT4_7/O
                         net (fo=57, unplaced)        0.258     3.799    pl_top_m1/axi_interface_control_m1/information_read_write_m1/iterate_head_m1/information_operation_temp[1]
                         LUT4 (Prop_LUT4_I2_O)        0.038     3.837 f  pl_top_m1/axi_interface_control_m1/information_read_write_m1/iterate_head_m1/iterate_head_LUT4_5/O
                         net (fo=10, unplaced)        0.218     4.055    pl_top_m1/axi_interface_control_m1/information_read_write_m1/iterate_head_m1/iterate_head_net
                         LUT3 (Prop_LUT3_I2_O)        0.038     4.093 f  pl_top_m1/axi_interface_control_m1/information_read_write_m1/iterate_head_m1/iterate_head_LUT3/O
                         net (fo=8, unplaced)         0.213     4.306    pl_top_m1/axi_interface_control_m1/information_read_write_m1/iterate_head_m1/iterate_head_net_1
                         LUT2 (Prop_LUT2_I0_O)        0.038     4.344 r  pl_top_m1/axi_interface_control_m1/information_read_write_m1/iterate_head_m1/iterate_head_LUT2/O
                         net (fo=6, unplaced)         0.207     4.551    pl_top_m1/axi_interface_control_m1/information_read_write_m1/iterate_head_m1/iterate_head_net_26
                         LUT4 (Prop_LUT4_I0_O)        0.038     4.589 r  pl_top_m1/axi_interface_control_m1/information_read_write_m1/iterate_head_m1/iterate_head_LUT4_28/O
                         net (fo=1, unplaced)         0.117     4.706    pl_top_m1/axi_interface_control_m1/information_read_write_m1/multiplier_3x_m1/qsdpo_int_reg[16][4]
                         CARRY8 (Prop_CARRY8_DI[5]_CO[7])
                                                      0.097     4.803 r  pl_top_m1/axi_interface_control_m1/information_read_write_m1/multiplier_3x_m1/operand_bc1__0_carry/CO[7]
                         net (fo=1, unplaced)         0.005     4.808    pl_top_m1/axi_interface_control_m1/information_read_write_m1/multiplier_3x_m1/operand_bc1__0_carry_n_0
                         CARRY8 (Prop_CARRY8_CI_O[0])
                                                      0.056     4.864 r  pl_top_m1/axi_interface_control_m1/information_read_write_m1/multiplier_3x_m1/operand_bc1__0_carry__0/O[0]
                         net (fo=3, unplaced)         0.191     5.055    pl_top_m1/axi_interface_control_m1/information_read_write_m1/iterate_head_m1/image_toaxi_size_r1_reg[7][0]
                         LUT4 (Prop_LUT4_I0_O)        0.038     5.093 r  pl_top_m1/axi_interface_control_m1/information_read_write_m1/iterate_head_m1/iterate_head_LUT4_22/O
                         net (fo=2, unplaced)         0.185     5.278    pl_top_m1/axi_interface_control_m1/information_read_write_m1/iterate_head_m1/iterate_head_net_33
                         LUT6 (Prop_LUT6_I5_O)        0.038     5.316 r  pl_top_m1/axi_interface_control_m1/information_read_write_m1/iterate_head_m1/iterate_head_LUT6_21/O
                         net (fo=2, unplaced)         0.185     5.501    pl_top_m1/axi_interface_control_m1/information_read_write_m1/iterate_head_m1/iterate_head_net_34
                         LUT4 (Prop_LUT4_I3_O)        0.037     5.538 r  pl_top_m1/axi_interface_control_m1/information_read_write_m1/iterate_head_m1/iterate_head_LUT4_23/O
                         net (fo=1, unplaced)         0.029     5.567    pl_top_m1/axi_interface_control_m1/information_read_write_m1/multiplier_3x_m1/image_toaxi_size_r1_reg[1]_0[0]
                         CARRY8 (Prop_CARRY8_S[5]_CO[7])
                                                      0.166     5.733 r  pl_top_m1/axi_interface_control_m1/information_read_write_m1/multiplier_3x_m1/operand_bc1__60_carry/CO[7]
                         net (fo=1, unplaced)         0.005     5.738    pl_top_m1/axi_interface_control_m1/information_read_write_m1/multiplier_3x_m1/operand_bc1__60_carry_n_0
                         CARRY8 (Prop_CARRY8_CI_O[0])
                                                      0.056     5.794 r  pl_top_m1/axi_interface_control_m1/information_read_write_m1/multiplier_3x_m1/operand_bc1__60_carry__0/O[0]
                         net (fo=1, unplaced)         0.187     5.981    pl_top_m1/axi_interface_control_m1/information_read_write_m1/multiplier_3x_m1/operand_bc1[11]
                         CARRY8 (Prop_CARRY8_S[3]_O[4])
                                                      0.149     6.130 r  pl_top_m1/axi_interface_control_m1/information_read_write_m1/multiplier_3x_m1/operand_result_reg_i_14/O[4]
                         net (fo=1, unplaced)         0.124     6.254    pl_top_m1/axi_interface_control_m1/information_read_write_m1/multiplier_3x_m1/operand_result_reg/A[12]
                         DSP_A_B_DATA                                 r  pl_top_m1/axi_interface_control_m1/information_read_write_m1/multiplier_3x_m1/operand_result_reg/DSP_A_B_DATA_INST/A[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      3.750     3.750 r  
                         PS8                          0.000     3.750 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, unplaced)         0.135     3.885    system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
                         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     3.910 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1710, unplaced)      2.439     6.349    pl_top_m1/axi_interface_control_m1/information_read_write_m1/multiplier_3x_m1/operand_result_reg/CLK
                         DSP_A_B_DATA                                 r  pl_top_m1/axi_interface_control_m1/information_read_write_m1/multiplier_3x_m1/operand_result_reg/DSP_A_B_DATA_INST/CLK
                         clock pessimism              0.039     6.388    
                         clock uncertainty           -0.119     6.269    
                         DSP_A_B_DATA (Setup_DSP_A_B_DATA_CLK_A[12])
                                                     -0.258     6.011    pl_top_m1/axi_interface_control_m1/information_read_write_m1/multiplier_3x_m1/operand_result_reg/DSP_A_B_DATA_INST
  -------------------------------------------------------------------
                         required time                          6.011    
                         arrival time                          -6.254    
  -------------------------------------------------------------------
                         slack                                 -0.243    

Slack (VIOLATED) :        -0.206ns  (required time - arrival time)
  Source:                 pl_top_m1/axi_interface_control_m1/information_read_write_m1/inf_write_read_control_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@1.875ns period=3.750ns})
  Destination:            pl_top_m1/axi_interface_control_m1/information_read_write_m1/multiplier_3x_m1/operand_result_reg/DSP_A_B_DATA_INST/A[11]
                            (rising edge-triggered cell DSP_A_B_DATA clocked by clk_pl_0  {rise@0.000ns fall@1.875ns period=3.750ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.750ns  (clk_pl_0 rise@3.750ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        3.431ns  (logic 0.892ns (25.998%)  route 2.539ns (74.002%))
  Logic Levels:           15  (CARRY8=5 LUT2=2 LUT3=2 LUT4=5 LUT6=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.599ns = ( 6.349 - 3.750 ) 
    Source Clock Delay      (SCD):    2.783ns
    Clock Pessimism Removal (CPR):    0.039ns
  Clock Uncertainty:      0.119ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.226ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
                         PS8                          0.000     0.000 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, unplaced)         0.171     0.171    system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
                         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.199 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1710, unplaced)      2.584     2.783    pl_top_m1/axi_interface_control_m1/information_read_write_m1/AXI_CLK
                         FDCE                                         r  pl_top_m1/axi_interface_control_m1/information_read_write_m1/inf_write_read_control_reg[3]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_FDCE_C_Q)         0.077     2.860 f  pl_top_m1/axi_interface_control_m1/information_read_write_m1/inf_write_read_control_reg[3]/Q
                         net (fo=15, unplaced)        0.179     3.039    pl_top_m1/axi_interface_control_m1/information_read_write_m1/multiplier_3x_m1/out[3]
                         LUT2 (Prop_LUT2_I1_O)        0.038     3.077 r  pl_top_m1/axi_interface_control_m1/information_read_write_m1/multiplier_3x_m1/multiplier_3x_LUT2_2/O
                         net (fo=5, unplaced)         0.203     3.280    pl_top_m1/axi_interface_control_m1/information_read_write_m1/multiplier_3x_m1/multiplier_3x_net_19
                         LUT3 (Prop_LUT3_I2_O)        0.038     3.318 r  pl_top_m1/axi_interface_control_m1/information_read_write_m1/multiplier_3x_m1/multiplier_3x_LUT3_17/O
                         net (fo=2, unplaced)         0.185     3.503    pl_top_m1/axi_interface_control_m1/information_read_write_m1/multiplier_3x_m1/multiplier_3x_net_22
                         LUT4 (Prop_LUT4_I3_O)        0.038     3.541 r  pl_top_m1/axi_interface_control_m1/information_read_write_m1/multiplier_3x_m1/multiplier_3x_LUT4_7/O
                         net (fo=57, unplaced)        0.258     3.799    pl_top_m1/axi_interface_control_m1/information_read_write_m1/iterate_head_m1/information_operation_temp[1]
                         LUT4 (Prop_LUT4_I2_O)        0.038     3.837 f  pl_top_m1/axi_interface_control_m1/information_read_write_m1/iterate_head_m1/iterate_head_LUT4_5/O
                         net (fo=10, unplaced)        0.218     4.055    pl_top_m1/axi_interface_control_m1/information_read_write_m1/iterate_head_m1/iterate_head_net
                         LUT3 (Prop_LUT3_I2_O)        0.038     4.093 f  pl_top_m1/axi_interface_control_m1/information_read_write_m1/iterate_head_m1/iterate_head_LUT3/O
                         net (fo=8, unplaced)         0.213     4.306    pl_top_m1/axi_interface_control_m1/information_read_write_m1/iterate_head_m1/iterate_head_net_1
                         LUT2 (Prop_LUT2_I0_O)        0.038     4.344 r  pl_top_m1/axi_interface_control_m1/information_read_write_m1/iterate_head_m1/iterate_head_LUT2/O
                         net (fo=6, unplaced)         0.207     4.551    pl_top_m1/axi_interface_control_m1/information_read_write_m1/iterate_head_m1/iterate_head_net_26
                         LUT4 (Prop_LUT4_I0_O)        0.038     4.589 r  pl_top_m1/axi_interface_control_m1/information_read_write_m1/iterate_head_m1/iterate_head_LUT4_28/O
                         net (fo=1, unplaced)         0.117     4.706    pl_top_m1/axi_interface_control_m1/information_read_write_m1/multiplier_3x_m1/qsdpo_int_reg[16][4]
                         CARRY8 (Prop_CARRY8_DI[5]_CO[7])
                                                      0.097     4.803 r  pl_top_m1/axi_interface_control_m1/information_read_write_m1/multiplier_3x_m1/operand_bc1__0_carry/CO[7]
                         net (fo=1, unplaced)         0.005     4.808    pl_top_m1/axi_interface_control_m1/information_read_write_m1/multiplier_3x_m1/operand_bc1__0_carry_n_0
                         CARRY8 (Prop_CARRY8_CI_O[0])
                                                      0.056     4.864 r  pl_top_m1/axi_interface_control_m1/information_read_write_m1/multiplier_3x_m1/operand_bc1__0_carry__0/O[0]
                         net (fo=3, unplaced)         0.191     5.055    pl_top_m1/axi_interface_control_m1/information_read_write_m1/iterate_head_m1/image_toaxi_size_r1_reg[7][0]
                         LUT4 (Prop_LUT4_I0_O)        0.038     5.093 r  pl_top_m1/axi_interface_control_m1/information_read_write_m1/iterate_head_m1/iterate_head_LUT4_22/O
                         net (fo=2, unplaced)         0.185     5.278    pl_top_m1/axi_interface_control_m1/information_read_write_m1/iterate_head_m1/iterate_head_net_33
                         LUT6 (Prop_LUT6_I5_O)        0.038     5.316 r  pl_top_m1/axi_interface_control_m1/information_read_write_m1/iterate_head_m1/iterate_head_LUT6_21/O
                         net (fo=2, unplaced)         0.185     5.501    pl_top_m1/axi_interface_control_m1/information_read_write_m1/iterate_head_m1/iterate_head_net_34
                         LUT4 (Prop_LUT4_I3_O)        0.037     5.538 r  pl_top_m1/axi_interface_control_m1/information_read_write_m1/iterate_head_m1/iterate_head_LUT4_23/O
                         net (fo=1, unplaced)         0.029     5.567    pl_top_m1/axi_interface_control_m1/information_read_write_m1/multiplier_3x_m1/image_toaxi_size_r1_reg[1]_0[0]
                         CARRY8 (Prop_CARRY8_S[5]_CO[7])
                                                      0.166     5.733 r  pl_top_m1/axi_interface_control_m1/information_read_write_m1/multiplier_3x_m1/operand_bc1__60_carry/CO[7]
                         net (fo=1, unplaced)         0.005     5.738    pl_top_m1/axi_interface_control_m1/information_read_write_m1/multiplier_3x_m1/operand_bc1__60_carry_n_0
                         CARRY8 (Prop_CARRY8_CI_O[0])
                                                      0.056     5.794 r  pl_top_m1/axi_interface_control_m1/information_read_write_m1/multiplier_3x_m1/operand_bc1__60_carry__0/O[0]
                         net (fo=1, unplaced)         0.187     5.981    pl_top_m1/axi_interface_control_m1/information_read_write_m1/multiplier_3x_m1/operand_bc1[11]
                         CARRY8 (Prop_CARRY8_S[3]_O[3])
                                                      0.061     6.042 r  pl_top_m1/axi_interface_control_m1/information_read_write_m1/multiplier_3x_m1/operand_result_reg_i_14/O[3]
                         net (fo=1, unplaced)         0.172     6.214    pl_top_m1/axi_interface_control_m1/information_read_write_m1/multiplier_3x_m1/operand_result_reg/A[11]
                         DSP_A_B_DATA                                 r  pl_top_m1/axi_interface_control_m1/information_read_write_m1/multiplier_3x_m1/operand_result_reg/DSP_A_B_DATA_INST/A[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      3.750     3.750 r  
                         PS8                          0.000     3.750 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, unplaced)         0.135     3.885    system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
                         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     3.910 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1710, unplaced)      2.439     6.349    pl_top_m1/axi_interface_control_m1/information_read_write_m1/multiplier_3x_m1/operand_result_reg/CLK
                         DSP_A_B_DATA                                 r  pl_top_m1/axi_interface_control_m1/information_read_write_m1/multiplier_3x_m1/operand_result_reg/DSP_A_B_DATA_INST/CLK
                         clock pessimism              0.039     6.388    
                         clock uncertainty           -0.119     6.269    
                         DSP_A_B_DATA (Setup_DSP_A_B_DATA_CLK_A[11])
                                                     -0.261     6.008    pl_top_m1/axi_interface_control_m1/information_read_write_m1/multiplier_3x_m1/operand_result_reg/DSP_A_B_DATA_INST
  -------------------------------------------------------------------
                         required time                          6.008    
                         arrival time                          -6.214    
  -------------------------------------------------------------------
                         slack                                 -0.206    

Slack (VIOLATED) :        -0.083ns  (required time - arrival time)
  Source:                 pl_top_m1/axi_interface_control_m1/information_read_write_m1/inf_write_read_control_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@1.875ns period=3.750ns})
  Destination:            pl_top_m1/axi_interface_control_m1/information_read_write_m1/multiplier_3x_m1/operand_result_reg/DSP_A_B_DATA_INST/A[10]
                            (rising edge-triggered cell DSP_A_B_DATA clocked by clk_pl_0  {rise@0.000ns fall@1.875ns period=3.750ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.750ns  (clk_pl_0 rise@3.750ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        3.289ns  (logic 0.857ns (26.057%)  route 2.432ns (73.943%))
  Logic Levels:           14  (CARRY8=4 LUT2=2 LUT3=2 LUT4=5 LUT6=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.599ns = ( 6.349 - 3.750 ) 
    Source Clock Delay      (SCD):    2.783ns
    Clock Pessimism Removal (CPR):    0.039ns
  Clock Uncertainty:      0.119ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.226ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
                         PS8                          0.000     0.000 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, unplaced)         0.171     0.171    system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
                         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.199 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1710, unplaced)      2.584     2.783    pl_top_m1/axi_interface_control_m1/information_read_write_m1/AXI_CLK
                         FDCE                                         r  pl_top_m1/axi_interface_control_m1/information_read_write_m1/inf_write_read_control_reg[3]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_FDCE_C_Q)         0.077     2.860 f  pl_top_m1/axi_interface_control_m1/information_read_write_m1/inf_write_read_control_reg[3]/Q
                         net (fo=15, unplaced)        0.179     3.039    pl_top_m1/axi_interface_control_m1/information_read_write_m1/multiplier_3x_m1/out[3]
                         LUT2 (Prop_LUT2_I1_O)        0.038     3.077 r  pl_top_m1/axi_interface_control_m1/information_read_write_m1/multiplier_3x_m1/multiplier_3x_LUT2_2/O
                         net (fo=5, unplaced)         0.203     3.280    pl_top_m1/axi_interface_control_m1/information_read_write_m1/multiplier_3x_m1/multiplier_3x_net_19
                         LUT3 (Prop_LUT3_I2_O)        0.038     3.318 r  pl_top_m1/axi_interface_control_m1/information_read_write_m1/multiplier_3x_m1/multiplier_3x_LUT3_17/O
                         net (fo=2, unplaced)         0.185     3.503    pl_top_m1/axi_interface_control_m1/information_read_write_m1/multiplier_3x_m1/multiplier_3x_net_22
                         LUT4 (Prop_LUT4_I3_O)        0.038     3.541 r  pl_top_m1/axi_interface_control_m1/information_read_write_m1/multiplier_3x_m1/multiplier_3x_LUT4_7/O
                         net (fo=57, unplaced)        0.258     3.799    pl_top_m1/axi_interface_control_m1/information_read_write_m1/iterate_head_m1/information_operation_temp[1]
                         LUT4 (Prop_LUT4_I2_O)        0.038     3.837 f  pl_top_m1/axi_interface_control_m1/information_read_write_m1/iterate_head_m1/iterate_head_LUT4_5/O
                         net (fo=10, unplaced)        0.218     4.055    pl_top_m1/axi_interface_control_m1/information_read_write_m1/iterate_head_m1/iterate_head_net
                         LUT3 (Prop_LUT3_I2_O)        0.038     4.093 f  pl_top_m1/axi_interface_control_m1/information_read_write_m1/iterate_head_m1/iterate_head_LUT3/O
                         net (fo=8, unplaced)         0.213     4.306    pl_top_m1/axi_interface_control_m1/information_read_write_m1/iterate_head_m1/iterate_head_net_1
                         LUT2 (Prop_LUT2_I0_O)        0.038     4.344 r  pl_top_m1/axi_interface_control_m1/information_read_write_m1/iterate_head_m1/iterate_head_LUT2/O
                         net (fo=6, unplaced)         0.207     4.551    pl_top_m1/axi_interface_control_m1/information_read_write_m1/iterate_head_m1/iterate_head_net_26
                         LUT4 (Prop_LUT4_I0_O)        0.038     4.589 r  pl_top_m1/axi_interface_control_m1/information_read_write_m1/iterate_head_m1/iterate_head_LUT4_28/O
                         net (fo=1, unplaced)         0.117     4.706    pl_top_m1/axi_interface_control_m1/information_read_write_m1/multiplier_3x_m1/qsdpo_int_reg[16][4]
                         CARRY8 (Prop_CARRY8_DI[5]_CO[7])
                                                      0.097     4.803 r  pl_top_m1/axi_interface_control_m1/information_read_write_m1/multiplier_3x_m1/operand_bc1__0_carry/CO[7]
                         net (fo=1, unplaced)         0.005     4.808    pl_top_m1/axi_interface_control_m1/information_read_write_m1/multiplier_3x_m1/operand_bc1__0_carry_n_0
                         CARRY8 (Prop_CARRY8_CI_O[0])
                                                      0.056     4.864 r  pl_top_m1/axi_interface_control_m1/information_read_write_m1/multiplier_3x_m1/operand_bc1__0_carry__0/O[0]
                         net (fo=3, unplaced)         0.191     5.055    pl_top_m1/axi_interface_control_m1/information_read_write_m1/iterate_head_m1/image_toaxi_size_r1_reg[7][0]
                         LUT4 (Prop_LUT4_I0_O)        0.038     5.093 r  pl_top_m1/axi_interface_control_m1/information_read_write_m1/iterate_head_m1/iterate_head_LUT4_22/O
                         net (fo=2, unplaced)         0.185     5.278    pl_top_m1/axi_interface_control_m1/information_read_write_m1/iterate_head_m1/iterate_head_net_33
                         LUT6 (Prop_LUT6_I5_O)        0.038     5.316 r  pl_top_m1/axi_interface_control_m1/information_read_write_m1/iterate_head_m1/iterate_head_LUT6_21/O
                         net (fo=2, unplaced)         0.185     5.501    pl_top_m1/axi_interface_control_m1/information_read_write_m1/iterate_head_m1/iterate_head_net_34
                         LUT4 (Prop_LUT4_I3_O)        0.037     5.538 r  pl_top_m1/axi_interface_control_m1/information_read_write_m1/iterate_head_m1/iterate_head_LUT4_23/O
                         net (fo=1, unplaced)         0.029     5.567    pl_top_m1/axi_interface_control_m1/information_read_write_m1/multiplier_3x_m1/image_toaxi_size_r1_reg[1]_0[0]
                         CARRY8 (Prop_CARRY8_S[5]_O[6])
                                                      0.131     5.698 r  pl_top_m1/axi_interface_control_m1/information_read_write_m1/multiplier_3x_m1/operand_bc1__60_carry/O[6]
                         net (fo=1, unplaced)         0.090     5.788    pl_top_m1/axi_interface_control_m1/information_read_write_m1/multiplier_3x_m1/operand_bc1[9]
                         CARRY8 (Prop_CARRY8_S[1]_O[2])
                                                      0.117     5.905 r  pl_top_m1/axi_interface_control_m1/information_read_write_m1/multiplier_3x_m1/operand_result_reg_i_14/O[2]
                         net (fo=1, unplaced)         0.167     6.072    pl_top_m1/axi_interface_control_m1/information_read_write_m1/multiplier_3x_m1/operand_result_reg/A[10]
                         DSP_A_B_DATA                                 r  pl_top_m1/axi_interface_control_m1/information_read_write_m1/multiplier_3x_m1/operand_result_reg/DSP_A_B_DATA_INST/A[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      3.750     3.750 r  
                         PS8                          0.000     3.750 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, unplaced)         0.135     3.885    system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
                         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     3.910 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1710, unplaced)      2.439     6.349    pl_top_m1/axi_interface_control_m1/information_read_write_m1/multiplier_3x_m1/operand_result_reg/CLK
                         DSP_A_B_DATA                                 r  pl_top_m1/axi_interface_control_m1/information_read_write_m1/multiplier_3x_m1/operand_result_reg/DSP_A_B_DATA_INST/CLK
                         clock pessimism              0.039     6.388    
                         clock uncertainty           -0.119     6.269    
                         DSP_A_B_DATA (Setup_DSP_A_B_DATA_CLK_A[10])
                                                     -0.280     5.989    pl_top_m1/axi_interface_control_m1/information_read_write_m1/multiplier_3x_m1/operand_result_reg/DSP_A_B_DATA_INST
  -------------------------------------------------------------------
                         required time                          5.989    
                         arrival time                          -6.072    
  -------------------------------------------------------------------
                         slack                                 -0.083    

Slack (VIOLATED) :        -0.009ns  (required time - arrival time)
  Source:                 pl_top_m1/axi_interface_control_m1/information_read_write_m1/inf_write_read_control_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@1.875ns period=3.750ns})
  Destination:            pl_top_m1/axi_interface_control_m1/information_read_write_m1/multiplier_3x_m1/operand_result_reg/DSP_A_B_DATA_INST/A[9]
                            (rising edge-triggered cell DSP_A_B_DATA clocked by clk_pl_0  {rise@0.000ns fall@1.875ns period=3.750ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.750ns  (clk_pl_0 rise@3.750ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        3.222ns  (logic 0.796ns (24.705%)  route 2.426ns (75.295%))
  Logic Levels:           14  (CARRY8=4 LUT2=2 LUT3=2 LUT4=5 LUT6=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.599ns = ( 6.349 - 3.750 ) 
    Source Clock Delay      (SCD):    2.783ns
    Clock Pessimism Removal (CPR):    0.039ns
  Clock Uncertainty:      0.119ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.226ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
                         PS8                          0.000     0.000 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, unplaced)         0.171     0.171    system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
                         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.199 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1710, unplaced)      2.584     2.783    pl_top_m1/axi_interface_control_m1/information_read_write_m1/AXI_CLK
                         FDCE                                         r  pl_top_m1/axi_interface_control_m1/information_read_write_m1/inf_write_read_control_reg[3]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_FDCE_C_Q)         0.077     2.860 f  pl_top_m1/axi_interface_control_m1/information_read_write_m1/inf_write_read_control_reg[3]/Q
                         net (fo=15, unplaced)        0.179     3.039    pl_top_m1/axi_interface_control_m1/information_read_write_m1/multiplier_3x_m1/out[3]
                         LUT2 (Prop_LUT2_I1_O)        0.038     3.077 r  pl_top_m1/axi_interface_control_m1/information_read_write_m1/multiplier_3x_m1/multiplier_3x_LUT2_2/O
                         net (fo=5, unplaced)         0.203     3.280    pl_top_m1/axi_interface_control_m1/information_read_write_m1/multiplier_3x_m1/multiplier_3x_net_19
                         LUT3 (Prop_LUT3_I2_O)        0.038     3.318 r  pl_top_m1/axi_interface_control_m1/information_read_write_m1/multiplier_3x_m1/multiplier_3x_LUT3_17/O
                         net (fo=2, unplaced)         0.185     3.503    pl_top_m1/axi_interface_control_m1/information_read_write_m1/multiplier_3x_m1/multiplier_3x_net_22
                         LUT4 (Prop_LUT4_I3_O)        0.038     3.541 r  pl_top_m1/axi_interface_control_m1/information_read_write_m1/multiplier_3x_m1/multiplier_3x_LUT4_7/O
                         net (fo=57, unplaced)        0.258     3.799    pl_top_m1/axi_interface_control_m1/information_read_write_m1/iterate_head_m1/information_operation_temp[1]
                         LUT4 (Prop_LUT4_I2_O)        0.038     3.837 f  pl_top_m1/axi_interface_control_m1/information_read_write_m1/iterate_head_m1/iterate_head_LUT4_5/O
                         net (fo=10, unplaced)        0.218     4.055    pl_top_m1/axi_interface_control_m1/information_read_write_m1/iterate_head_m1/iterate_head_net
                         LUT3 (Prop_LUT3_I2_O)        0.038     4.093 f  pl_top_m1/axi_interface_control_m1/information_read_write_m1/iterate_head_m1/iterate_head_LUT3/O
                         net (fo=8, unplaced)         0.213     4.306    pl_top_m1/axi_interface_control_m1/information_read_write_m1/iterate_head_m1/iterate_head_net_1
                         LUT2 (Prop_LUT2_I0_O)        0.038     4.344 r  pl_top_m1/axi_interface_control_m1/information_read_write_m1/iterate_head_m1/iterate_head_LUT2/O
                         net (fo=6, unplaced)         0.207     4.551    pl_top_m1/axi_interface_control_m1/information_read_write_m1/iterate_head_m1/iterate_head_net_26
                         LUT4 (Prop_LUT4_I0_O)        0.038     4.589 r  pl_top_m1/axi_interface_control_m1/information_read_write_m1/iterate_head_m1/iterate_head_LUT4_28/O
                         net (fo=1, unplaced)         0.117     4.706    pl_top_m1/axi_interface_control_m1/information_read_write_m1/multiplier_3x_m1/qsdpo_int_reg[16][4]
                         CARRY8 (Prop_CARRY8_DI[5]_CO[7])
                                                      0.097     4.803 r  pl_top_m1/axi_interface_control_m1/information_read_write_m1/multiplier_3x_m1/operand_bc1__0_carry/CO[7]
                         net (fo=1, unplaced)         0.005     4.808    pl_top_m1/axi_interface_control_m1/information_read_write_m1/multiplier_3x_m1/operand_bc1__0_carry_n_0
                         CARRY8 (Prop_CARRY8_CI_O[0])
                                                      0.056     4.864 r  pl_top_m1/axi_interface_control_m1/information_read_write_m1/multiplier_3x_m1/operand_bc1__0_carry__0/O[0]
                         net (fo=3, unplaced)         0.191     5.055    pl_top_m1/axi_interface_control_m1/information_read_write_m1/iterate_head_m1/image_toaxi_size_r1_reg[7][0]
                         LUT4 (Prop_LUT4_I0_O)        0.038     5.093 r  pl_top_m1/axi_interface_control_m1/information_read_write_m1/iterate_head_m1/iterate_head_LUT4_22/O
                         net (fo=2, unplaced)         0.185     5.278    pl_top_m1/axi_interface_control_m1/information_read_write_m1/iterate_head_m1/iterate_head_net_33
                         LUT6 (Prop_LUT6_I5_O)        0.038     5.316 r  pl_top_m1/axi_interface_control_m1/information_read_write_m1/iterate_head_m1/iterate_head_LUT6_21/O
                         net (fo=2, unplaced)         0.185     5.501    pl_top_m1/axi_interface_control_m1/information_read_write_m1/iterate_head_m1/iterate_head_net_34
                         LUT4 (Prop_LUT4_I3_O)        0.037     5.538 r  pl_top_m1/axi_interface_control_m1/information_read_write_m1/iterate_head_m1/iterate_head_LUT4_23/O
                         net (fo=1, unplaced)         0.029     5.567    pl_top_m1/axi_interface_control_m1/information_read_write_m1/multiplier_3x_m1/image_toaxi_size_r1_reg[1]_0[0]
                         CARRY8 (Prop_CARRY8_S[5]_O[6])
                                                      0.131     5.698 r  pl_top_m1/axi_interface_control_m1/information_read_write_m1/multiplier_3x_m1/operand_bc1__60_carry/O[6]
                         net (fo=1, unplaced)         0.090     5.788    pl_top_m1/axi_interface_control_m1/information_read_write_m1/multiplier_3x_m1/operand_bc1[9]
                         CARRY8 (Prop_CARRY8_S[1]_O[1])
                                                      0.056     5.844 r  pl_top_m1/axi_interface_control_m1/information_read_write_m1/multiplier_3x_m1/operand_result_reg_i_14/O[1]
                         net (fo=1, unplaced)         0.161     6.005    pl_top_m1/axi_interface_control_m1/information_read_write_m1/multiplier_3x_m1/operand_result_reg/A[9]
                         DSP_A_B_DATA                                 r  pl_top_m1/axi_interface_control_m1/information_read_write_m1/multiplier_3x_m1/operand_result_reg/DSP_A_B_DATA_INST/A[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      3.750     3.750 r  
                         PS8                          0.000     3.750 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, unplaced)         0.135     3.885    system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
                         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     3.910 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1710, unplaced)      2.439     6.349    pl_top_m1/axi_interface_control_m1/information_read_write_m1/multiplier_3x_m1/operand_result_reg/CLK
                         DSP_A_B_DATA                                 r  pl_top_m1/axi_interface_control_m1/information_read_write_m1/multiplier_3x_m1/operand_result_reg/DSP_A_B_DATA_INST/CLK
                         clock pessimism              0.039     6.388    
                         clock uncertainty           -0.119     6.269    
                         DSP_A_B_DATA (Setup_DSP_A_B_DATA_CLK_A[9])
                                                     -0.273     5.996    pl_top_m1/axi_interface_control_m1/information_read_write_m1/multiplier_3x_m1/operand_result_reg/DSP_A_B_DATA_INST
  -------------------------------------------------------------------
                         required time                          5.996    
                         arrival time                          -6.005    
  -------------------------------------------------------------------
                         slack                                 -0.009    

Slack (VIOLATED) :        -0.003ns  (required time - arrival time)
  Source:                 pl_top_m1/axi_interface_control_m1/information_read_write_m1/inf_write_read_control_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@1.875ns period=3.750ns})
  Destination:            pl_top_m1/axi_interface_control_m1/information_read_write_m1/multiplier_3x_m1/operand_result_reg/DSP_A_B_DATA_INST/A[8]
                            (rising edge-triggered cell DSP_A_B_DATA clocked by clk_pl_0  {rise@0.000ns fall@1.875ns period=3.750ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.750ns  (clk_pl_0 rise@3.750ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        3.223ns  (logic 0.732ns (22.712%)  route 2.491ns (77.288%))
  Logic Levels:           14  (CARRY8=4 LUT2=2 LUT3=2 LUT4=5 LUT6=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.599ns = ( 6.349 - 3.750 ) 
    Source Clock Delay      (SCD):    2.783ns
    Clock Pessimism Removal (CPR):    0.039ns
  Clock Uncertainty:      0.119ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.226ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
                         PS8                          0.000     0.000 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, unplaced)         0.171     0.171    system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
                         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.199 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1710, unplaced)      2.584     2.783    pl_top_m1/axi_interface_control_m1/information_read_write_m1/AXI_CLK
                         FDCE                                         r  pl_top_m1/axi_interface_control_m1/information_read_write_m1/inf_write_read_control_reg[3]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_FDCE_C_Q)         0.077     2.860 f  pl_top_m1/axi_interface_control_m1/information_read_write_m1/inf_write_read_control_reg[3]/Q
                         net (fo=15, unplaced)        0.179     3.039    pl_top_m1/axi_interface_control_m1/information_read_write_m1/multiplier_3x_m1/out[3]
                         LUT2 (Prop_LUT2_I1_O)        0.038     3.077 r  pl_top_m1/axi_interface_control_m1/information_read_write_m1/multiplier_3x_m1/multiplier_3x_LUT2_2/O
                         net (fo=5, unplaced)         0.203     3.280    pl_top_m1/axi_interface_control_m1/information_read_write_m1/multiplier_3x_m1/multiplier_3x_net_19
                         LUT3 (Prop_LUT3_I2_O)        0.038     3.318 r  pl_top_m1/axi_interface_control_m1/information_read_write_m1/multiplier_3x_m1/multiplier_3x_LUT3_17/O
                         net (fo=2, unplaced)         0.185     3.503    pl_top_m1/axi_interface_control_m1/information_read_write_m1/multiplier_3x_m1/multiplier_3x_net_22
                         LUT4 (Prop_LUT4_I3_O)        0.038     3.541 r  pl_top_m1/axi_interface_control_m1/information_read_write_m1/multiplier_3x_m1/multiplier_3x_LUT4_7/O
                         net (fo=57, unplaced)        0.258     3.799    pl_top_m1/axi_interface_control_m1/information_read_write_m1/iterate_head_m1/information_operation_temp[1]
                         LUT4 (Prop_LUT4_I2_O)        0.038     3.837 f  pl_top_m1/axi_interface_control_m1/information_read_write_m1/iterate_head_m1/iterate_head_LUT4_5/O
                         net (fo=10, unplaced)        0.218     4.055    pl_top_m1/axi_interface_control_m1/information_read_write_m1/iterate_head_m1/iterate_head_net
                         LUT3 (Prop_LUT3_I2_O)        0.038     4.093 f  pl_top_m1/axi_interface_control_m1/information_read_write_m1/iterate_head_m1/iterate_head_LUT3/O
                         net (fo=8, unplaced)         0.213     4.306    pl_top_m1/axi_interface_control_m1/information_read_write_m1/iterate_head_m1/iterate_head_net_1
                         LUT2 (Prop_LUT2_I0_O)        0.038     4.344 r  pl_top_m1/axi_interface_control_m1/information_read_write_m1/iterate_head_m1/iterate_head_LUT2/O
                         net (fo=6, unplaced)         0.207     4.551    pl_top_m1/axi_interface_control_m1/information_read_write_m1/iterate_head_m1/iterate_head_net_26
                         LUT4 (Prop_LUT4_I0_O)        0.038     4.589 r  pl_top_m1/axi_interface_control_m1/information_read_write_m1/iterate_head_m1/iterate_head_LUT4_28/O
                         net (fo=1, unplaced)         0.117     4.706    pl_top_m1/axi_interface_control_m1/information_read_write_m1/multiplier_3x_m1/qsdpo_int_reg[16][4]
                         CARRY8 (Prop_CARRY8_DI[5]_CO[7])
                                                      0.097     4.803 r  pl_top_m1/axi_interface_control_m1/information_read_write_m1/multiplier_3x_m1/operand_bc1__0_carry/CO[7]
                         net (fo=1, unplaced)         0.005     4.808    pl_top_m1/axi_interface_control_m1/information_read_write_m1/multiplier_3x_m1/operand_bc1__0_carry_n_0
                         CARRY8 (Prop_CARRY8_CI_O[0])
                                                      0.056     4.864 r  pl_top_m1/axi_interface_control_m1/information_read_write_m1/multiplier_3x_m1/operand_bc1__0_carry__0/O[0]
                         net (fo=3, unplaced)         0.191     5.055    pl_top_m1/axi_interface_control_m1/information_read_write_m1/iterate_head_m1/image_toaxi_size_r1_reg[7][0]
                         LUT4 (Prop_LUT4_I0_O)        0.038     5.093 r  pl_top_m1/axi_interface_control_m1/information_read_write_m1/iterate_head_m1/iterate_head_LUT4_22/O
                         net (fo=2, unplaced)         0.185     5.278    pl_top_m1/axi_interface_control_m1/information_read_write_m1/iterate_head_m1/iterate_head_net_33
                         LUT6 (Prop_LUT6_I5_O)        0.038     5.316 r  pl_top_m1/axi_interface_control_m1/information_read_write_m1/iterate_head_m1/iterate_head_LUT6_21/O
                         net (fo=2, unplaced)         0.185     5.501    pl_top_m1/axi_interface_control_m1/information_read_write_m1/iterate_head_m1/iterate_head_net_34
                         LUT4 (Prop_LUT4_I3_O)        0.037     5.538 r  pl_top_m1/axi_interface_control_m1/information_read_write_m1/iterate_head_m1/iterate_head_LUT4_23/O
                         net (fo=1, unplaced)         0.029     5.567    pl_top_m1/axi_interface_control_m1/information_read_write_m1/multiplier_3x_m1/image_toaxi_size_r1_reg[1]_0[0]
                         CARRY8 (Prop_CARRY8_S[5]_O[5])
                                                      0.058     5.625 r  pl_top_m1/axi_interface_control_m1/information_read_write_m1/multiplier_3x_m1/operand_bc1__60_carry/O[5]
                         net (fo=1, unplaced)         0.094     5.719    pl_top_m1/axi_interface_control_m1/information_read_write_m1/multiplier_3x_m1/operand_bc1[8]
                         CARRY8 (Prop_CARRY8_S[0]_O[0])
                                                      0.065     5.784 r  pl_top_m1/axi_interface_control_m1/information_read_write_m1/multiplier_3x_m1/operand_result_reg_i_14/O[0]
                         net (fo=1, unplaced)         0.222     6.006    pl_top_m1/axi_interface_control_m1/information_read_write_m1/multiplier_3x_m1/operand_result_reg/A[8]
                         DSP_A_B_DATA                                 r  pl_top_m1/axi_interface_control_m1/information_read_write_m1/multiplier_3x_m1/operand_result_reg/DSP_A_B_DATA_INST/A[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      3.750     3.750 r  
                         PS8                          0.000     3.750 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, unplaced)         0.135     3.885    system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
                         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     3.910 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1710, unplaced)      2.439     6.349    pl_top_m1/axi_interface_control_m1/information_read_write_m1/multiplier_3x_m1/operand_result_reg/CLK
                         DSP_A_B_DATA                                 r  pl_top_m1/axi_interface_control_m1/information_read_write_m1/multiplier_3x_m1/operand_result_reg/DSP_A_B_DATA_INST/CLK
                         clock pessimism              0.039     6.388    
                         clock uncertainty           -0.119     6.269    
                         DSP_A_B_DATA (Setup_DSP_A_B_DATA_CLK_A[8])
                                                     -0.266     6.003    pl_top_m1/axi_interface_control_m1/information_read_write_m1/multiplier_3x_m1/operand_result_reg/DSP_A_B_DATA_INST
  -------------------------------------------------------------------
                         required time                          6.003    
                         arrival time                          -6.006    
  -------------------------------------------------------------------
                         slack                                 -0.003    

Slack (MET) :             0.474ns  (required time - arrival time)
  Source:                 pl_top_m1/axi_interface_control_m1/information_read_write_m1/inf_write_read_control_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@1.875ns period=3.750ns})
  Destination:            pl_top_m1/axi_interface_control_m1/information_read_write_m1/multiplier_3x_m1/operand_result_reg/DSP_A_B_DATA_INST/A[7]
                            (rising edge-triggered cell DSP_A_B_DATA clocked by clk_pl_0  {rise@0.000ns fall@1.875ns period=3.750ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.750ns  (clk_pl_0 rise@3.750ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        2.756ns  (logic 0.705ns (25.581%)  route 2.051ns (74.419%))
  Logic Levels:           11  (CARRY8=3 LUT2=2 LUT3=2 LUT4=4)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.599ns = ( 6.349 - 3.750 ) 
    Source Clock Delay      (SCD):    2.783ns
    Clock Pessimism Removal (CPR):    0.039ns
  Clock Uncertainty:      0.119ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.226ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
                         PS8                          0.000     0.000 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, unplaced)         0.171     0.171    system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
                         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.199 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1710, unplaced)      2.584     2.783    pl_top_m1/axi_interface_control_m1/information_read_write_m1/AXI_CLK
                         FDCE                                         r  pl_top_m1/axi_interface_control_m1/information_read_write_m1/inf_write_read_control_reg[3]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_FDCE_C_Q)         0.077     2.860 f  pl_top_m1/axi_interface_control_m1/information_read_write_m1/inf_write_read_control_reg[3]/Q
                         net (fo=15, unplaced)        0.179     3.039    pl_top_m1/axi_interface_control_m1/information_read_write_m1/multiplier_3x_m1/out[3]
                         LUT2 (Prop_LUT2_I1_O)        0.038     3.077 r  pl_top_m1/axi_interface_control_m1/information_read_write_m1/multiplier_3x_m1/multiplier_3x_LUT2_2/O
                         net (fo=5, unplaced)         0.203     3.280    pl_top_m1/axi_interface_control_m1/information_read_write_m1/multiplier_3x_m1/multiplier_3x_net_19
                         LUT3 (Prop_LUT3_I2_O)        0.038     3.318 r  pl_top_m1/axi_interface_control_m1/information_read_write_m1/multiplier_3x_m1/multiplier_3x_LUT3_17/O
                         net (fo=2, unplaced)         0.185     3.503    pl_top_m1/axi_interface_control_m1/information_read_write_m1/multiplier_3x_m1/multiplier_3x_net_22
                         LUT4 (Prop_LUT4_I3_O)        0.038     3.541 r  pl_top_m1/axi_interface_control_m1/information_read_write_m1/multiplier_3x_m1/multiplier_3x_LUT4_7/O
                         net (fo=57, unplaced)        0.258     3.799    pl_top_m1/axi_interface_control_m1/information_read_write_m1/iterate_head_m1/information_operation_temp[1]
                         LUT4 (Prop_LUT4_I2_O)        0.038     3.837 f  pl_top_m1/axi_interface_control_m1/information_read_write_m1/iterate_head_m1/iterate_head_LUT4_5/O
                         net (fo=10, unplaced)        0.218     4.055    pl_top_m1/axi_interface_control_m1/information_read_write_m1/iterate_head_m1/iterate_head_net
                         LUT3 (Prop_LUT3_I2_O)        0.038     4.093 f  pl_top_m1/axi_interface_control_m1/information_read_write_m1/iterate_head_m1/iterate_head_LUT3/O
                         net (fo=8, unplaced)         0.213     4.306    pl_top_m1/axi_interface_control_m1/information_read_write_m1/iterate_head_m1/iterate_head_net_1
                         LUT2 (Prop_LUT2_I0_O)        0.038     4.344 r  pl_top_m1/axi_interface_control_m1/information_read_write_m1/iterate_head_m1/iterate_head_LUT2/O
                         net (fo=6, unplaced)         0.207     4.551    pl_top_m1/axi_interface_control_m1/information_read_write_m1/iterate_head_m1/iterate_head_net_26
                         LUT4 (Prop_LUT4_I0_O)        0.038     4.589 r  pl_top_m1/axi_interface_control_m1/information_read_write_m1/iterate_head_m1/iterate_head_LUT4_28/O
                         net (fo=1, unplaced)         0.117     4.706    pl_top_m1/axi_interface_control_m1/information_read_write_m1/multiplier_3x_m1/qsdpo_int_reg[16][4]
                         CARRY8 (Prop_CARRY8_DI[5]_O[6])
                                                      0.106     4.812 r  pl_top_m1/axi_interface_control_m1/information_read_write_m1/multiplier_3x_m1/operand_bc1__0_carry/O[6]
                         net (fo=4, unplaced)         0.101     4.913    pl_top_m1/axi_interface_control_m1/information_read_write_m1/multiplier_3x_m1/O[1]
                         LUT4 (Prop_LUT4_I2_O)        0.051     4.964 r  pl_top_m1/axi_interface_control_m1/information_read_write_m1/multiplier_3x_m1/multiplier_3x_LUT4_9/O
                         net (fo=1, unplaced)         0.032     4.996    pl_top_m1/axi_interface_control_m1/information_read_write_m1/multiplier_3x_m1/operand_bc1__60_carry_i_10_n_0
                         CARRY8 (Prop_CARRY8_S[3]_O[4])
                                                      0.149     5.145 r  pl_top_m1/axi_interface_control_m1/information_read_write_m1/multiplier_3x_m1/operand_bc1__60_carry/O[4]
                         net (fo=1, unplaced)         0.138     5.283    pl_top_m1/axi_interface_control_m1/information_read_write_m1/multiplier_3x_m1/operand_bc1[7]
                         CARRY8 (Prop_CARRY8_S[7]_O[7])
                                                      0.056     5.339 r  pl_top_m1/axi_interface_control_m1/information_read_write_m1/multiplier_3x_m1/operand_result_reg_i_15/O[7]
                         net (fo=1, unplaced)         0.200     5.539    pl_top_m1/axi_interface_control_m1/information_read_write_m1/multiplier_3x_m1/operand_result_reg/A[7]
                         DSP_A_B_DATA                                 r  pl_top_m1/axi_interface_control_m1/information_read_write_m1/multiplier_3x_m1/operand_result_reg/DSP_A_B_DATA_INST/A[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      3.750     3.750 r  
                         PS8                          0.000     3.750 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, unplaced)         0.135     3.885    system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
                         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     3.910 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1710, unplaced)      2.439     6.349    pl_top_m1/axi_interface_control_m1/information_read_write_m1/multiplier_3x_m1/operand_result_reg/CLK
                         DSP_A_B_DATA                                 r  pl_top_m1/axi_interface_control_m1/information_read_write_m1/multiplier_3x_m1/operand_result_reg/DSP_A_B_DATA_INST/CLK
                         clock pessimism              0.039     6.388    
                         clock uncertainty           -0.119     6.269    
                         DSP_A_B_DATA (Setup_DSP_A_B_DATA_CLK_A[7])
                                                     -0.256     6.013    pl_top_m1/axi_interface_control_m1/information_read_write_m1/multiplier_3x_m1/operand_result_reg/DSP_A_B_DATA_INST
  -------------------------------------------------------------------
                         required time                          6.013    
                         arrival time                          -5.539    
  -------------------------------------------------------------------
                         slack                                  0.474    

Slack (MET) :             0.574ns  (required time - arrival time)
  Source:                 pl_top_m1/axi_interface_control_m1/information_read_write_m1/inf_write_read_control_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@1.875ns period=3.750ns})
  Destination:            pl_top_m1/axi_interface_control_m1/information_read_write_m1/multiplier_3x_m1/operand_result_reg/DSP_A_B_DATA_INST/A[6]
                            (rising edge-triggered cell DSP_A_B_DATA clocked by clk_pl_0  {rise@0.000ns fall@1.875ns period=3.750ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.750ns  (clk_pl_0 rise@3.750ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        2.640ns  (logic 0.617ns (23.371%)  route 2.023ns (76.629%))
  Logic Levels:           11  (CARRY8=3 LUT2=2 LUT3=2 LUT4=4)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.599ns = ( 6.349 - 3.750 ) 
    Source Clock Delay      (SCD):    2.783ns
    Clock Pessimism Removal (CPR):    0.039ns
  Clock Uncertainty:      0.119ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.226ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
                         PS8                          0.000     0.000 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, unplaced)         0.171     0.171    system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
                         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.199 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1710, unplaced)      2.584     2.783    pl_top_m1/axi_interface_control_m1/information_read_write_m1/AXI_CLK
                         FDCE                                         r  pl_top_m1/axi_interface_control_m1/information_read_write_m1/inf_write_read_control_reg[3]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_FDCE_C_Q)         0.077     2.860 f  pl_top_m1/axi_interface_control_m1/information_read_write_m1/inf_write_read_control_reg[3]/Q
                         net (fo=15, unplaced)        0.179     3.039    pl_top_m1/axi_interface_control_m1/information_read_write_m1/multiplier_3x_m1/out[3]
                         LUT2 (Prop_LUT2_I1_O)        0.038     3.077 r  pl_top_m1/axi_interface_control_m1/information_read_write_m1/multiplier_3x_m1/multiplier_3x_LUT2_2/O
                         net (fo=5, unplaced)         0.203     3.280    pl_top_m1/axi_interface_control_m1/information_read_write_m1/multiplier_3x_m1/multiplier_3x_net_19
                         LUT3 (Prop_LUT3_I2_O)        0.038     3.318 r  pl_top_m1/axi_interface_control_m1/information_read_write_m1/multiplier_3x_m1/multiplier_3x_LUT3_17/O
                         net (fo=2, unplaced)         0.185     3.503    pl_top_m1/axi_interface_control_m1/information_read_write_m1/multiplier_3x_m1/multiplier_3x_net_22
                         LUT4 (Prop_LUT4_I3_O)        0.038     3.541 r  pl_top_m1/axi_interface_control_m1/information_read_write_m1/multiplier_3x_m1/multiplier_3x_LUT4_7/O
                         net (fo=57, unplaced)        0.258     3.799    pl_top_m1/axi_interface_control_m1/information_read_write_m1/iterate_head_m1/information_operation_temp[1]
                         LUT4 (Prop_LUT4_I2_O)        0.038     3.837 f  pl_top_m1/axi_interface_control_m1/information_read_write_m1/iterate_head_m1/iterate_head_LUT4_5/O
                         net (fo=10, unplaced)        0.218     4.055    pl_top_m1/axi_interface_control_m1/information_read_write_m1/iterate_head_m1/iterate_head_net
                         LUT3 (Prop_LUT3_I2_O)        0.038     4.093 f  pl_top_m1/axi_interface_control_m1/information_read_write_m1/iterate_head_m1/iterate_head_LUT3/O
                         net (fo=8, unplaced)         0.213     4.306    pl_top_m1/axi_interface_control_m1/information_read_write_m1/iterate_head_m1/iterate_head_net_1
                         LUT2 (Prop_LUT2_I0_O)        0.038     4.344 r  pl_top_m1/axi_interface_control_m1/information_read_write_m1/iterate_head_m1/iterate_head_LUT2/O
                         net (fo=6, unplaced)         0.207     4.551    pl_top_m1/axi_interface_control_m1/information_read_write_m1/iterate_head_m1/iterate_head_net_26
                         LUT4 (Prop_LUT4_I0_O)        0.038     4.589 r  pl_top_m1/axi_interface_control_m1/information_read_write_m1/iterate_head_m1/iterate_head_LUT4_28/O
                         net (fo=1, unplaced)         0.117     4.706    pl_top_m1/axi_interface_control_m1/information_read_write_m1/multiplier_3x_m1/qsdpo_int_reg[16][4]
                         CARRY8 (Prop_CARRY8_DI[5]_O[6])
                                                      0.106     4.812 r  pl_top_m1/axi_interface_control_m1/information_read_write_m1/multiplier_3x_m1/operand_bc1__0_carry/O[6]
                         net (fo=4, unplaced)         0.101     4.913    pl_top_m1/axi_interface_control_m1/information_read_write_m1/multiplier_3x_m1/O[1]
                         LUT4 (Prop_LUT4_I2_O)        0.051     4.964 r  pl_top_m1/axi_interface_control_m1/information_read_write_m1/multiplier_3x_m1/multiplier_3x_LUT4_9/O
                         net (fo=1, unplaced)         0.032     4.996    pl_top_m1/axi_interface_control_m1/information_read_write_m1/multiplier_3x_m1/operand_bc1__60_carry_i_10_n_0
                         CARRY8 (Prop_CARRY8_S[3]_O[3])
                                                      0.061     5.057 r  pl_top_m1/axi_interface_control_m1/information_read_write_m1/multiplier_3x_m1/operand_bc1__60_carry/O[3]
                         net (fo=1, unplaced)         0.144     5.201    pl_top_m1/axi_interface_control_m1/information_read_write_m1/multiplier_3x_m1/operand_bc1[6]
                         CARRY8 (Prop_CARRY8_S[6]_O[6])
                                                      0.056     5.257 r  pl_top_m1/axi_interface_control_m1/information_read_write_m1/multiplier_3x_m1/operand_result_reg_i_15/O[6]
                         net (fo=1, unplaced)         0.166     5.423    pl_top_m1/axi_interface_control_m1/information_read_write_m1/multiplier_3x_m1/operand_result_reg/A[6]
                         DSP_A_B_DATA                                 r  pl_top_m1/axi_interface_control_m1/information_read_write_m1/multiplier_3x_m1/operand_result_reg/DSP_A_B_DATA_INST/A[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      3.750     3.750 r  
                         PS8                          0.000     3.750 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, unplaced)         0.135     3.885    system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
                         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     3.910 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1710, unplaced)      2.439     6.349    pl_top_m1/axi_interface_control_m1/information_read_write_m1/multiplier_3x_m1/operand_result_reg/CLK
                         DSP_A_B_DATA                                 r  pl_top_m1/axi_interface_control_m1/information_read_write_m1/multiplier_3x_m1/operand_result_reg/DSP_A_B_DATA_INST/CLK
                         clock pessimism              0.039     6.388    
                         clock uncertainty           -0.119     6.269    
                         DSP_A_B_DATA (Setup_DSP_A_B_DATA_CLK_A[6])
                                                     -0.272     5.997    pl_top_m1/axi_interface_control_m1/information_read_write_m1/multiplier_3x_m1/operand_result_reg/DSP_A_B_DATA_INST
  -------------------------------------------------------------------
                         required time                          5.997    
                         arrival time                          -5.423    
  -------------------------------------------------------------------
                         slack                                  0.574    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.086ns  (arrival time - required time)
  Source:                 pl_top_m1/axi_interface_control_m1/information_read_write_m1/iterate_head_m1/head_for_interate_dram_m1/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/a_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@1.875ns period=3.750ns})
  Destination:            pl_top_m1/axi_interface_control_m1/information_read_write_m1/iterate_head_m1/head_for_interate_dram_m1/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_0_63_0_2/RAMA/WADR3
                            (rising edge-triggered cell RAMD64E clocked by clk_pl_0  {rise@0.000ns fall@1.875ns period=3.750ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.121ns  (logic 0.038ns (31.324%)  route 0.083ns (68.676%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.397ns
    Source Clock Delay      (SCD):    1.225ns
    Clock Pessimism Removal (CPR):    0.027ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
                         PS8                          0.000     0.000 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, unplaced)         0.094     0.094    system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
                         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1710, unplaced)      1.114     1.225    pl_top_m1/axi_interface_control_m1/information_read_write_m1/iterate_head_m1/head_for_interate_dram_m1/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/clk
                         FDRE                                         r  pl_top_m1/axi_interface_control_m1/information_read_write_m1/iterate_head_m1/head_for_interate_dram_m1/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/a_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.038     1.263 r  pl_top_m1/axi_interface_control_m1/information_read_write_m1/iterate_head_m1/head_for_interate_dram_m1/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/a_reg_reg[3]/Q
                         net (fo=63, unplaced)        0.083     1.346    pl_top_m1/axi_interface_control_m1/information_read_write_m1/iterate_head_m1/head_for_interate_dram_m1/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_0_63_0_2/ADDRH3
                         RAMD64E                                      r  pl_top_m1/axi_interface_control_m1/information_read_write_m1/iterate_head_m1/head_for_interate_dram_m1/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_0_63_0_2/RAMA/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
                         PS8                          0.000     0.000 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, unplaced)         0.120     0.120    system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
                         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1710, unplaced)      1.259     1.397    pl_top_m1/axi_interface_control_m1/information_read_write_m1/iterate_head_m1/head_for_interate_dram_m1/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_0_63_0_2/WCLK
                         RAMD64E                                      r  pl_top_m1/axi_interface_control_m1/information_read_write_m1/iterate_head_m1/head_for_interate_dram_m1/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_0_63_0_2/RAMA/CLK
                         clock pessimism             -0.027     1.370    
                         RAMD64E (Hold_RAMD64E_CLK_WADR3)
                                                      0.062     1.432    pl_top_m1/axi_interface_control_m1/information_read_write_m1/iterate_head_m1/head_for_interate_dram_m1/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_0_63_0_2/RAMA
  -------------------------------------------------------------------
                         required time                         -1.432    
                         arrival time                           1.346    
  -------------------------------------------------------------------
                         slack                                 -0.086    

Slack (VIOLATED) :        -0.086ns  (arrival time - required time)
  Source:                 pl_top_m1/axi_interface_control_m1/information_read_write_m1/iterate_head_m1/head_for_interate_dram_m1/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/a_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@1.875ns period=3.750ns})
  Destination:            pl_top_m1/axi_interface_control_m1/information_read_write_m1/iterate_head_m1/head_for_interate_dram_m1/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_0_63_0_2/RAMB/WADR3
                            (rising edge-triggered cell RAMD64E clocked by clk_pl_0  {rise@0.000ns fall@1.875ns period=3.750ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.121ns  (logic 0.038ns (31.324%)  route 0.083ns (68.676%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.397ns
    Source Clock Delay      (SCD):    1.225ns
    Clock Pessimism Removal (CPR):    0.027ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
                         PS8                          0.000     0.000 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, unplaced)         0.094     0.094    system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
                         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1710, unplaced)      1.114     1.225    pl_top_m1/axi_interface_control_m1/information_read_write_m1/iterate_head_m1/head_for_interate_dram_m1/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/clk
                         FDRE                                         r  pl_top_m1/axi_interface_control_m1/information_read_write_m1/iterate_head_m1/head_for_interate_dram_m1/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/a_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.038     1.263 r  pl_top_m1/axi_interface_control_m1/information_read_write_m1/iterate_head_m1/head_for_interate_dram_m1/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/a_reg_reg[3]/Q
                         net (fo=63, unplaced)        0.083     1.346    pl_top_m1/axi_interface_control_m1/information_read_write_m1/iterate_head_m1/head_for_interate_dram_m1/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_0_63_0_2/ADDRH3
                         RAMD64E                                      r  pl_top_m1/axi_interface_control_m1/information_read_write_m1/iterate_head_m1/head_for_interate_dram_m1/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_0_63_0_2/RAMB/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
                         PS8                          0.000     0.000 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, unplaced)         0.120     0.120    system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
                         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1710, unplaced)      1.259     1.397    pl_top_m1/axi_interface_control_m1/information_read_write_m1/iterate_head_m1/head_for_interate_dram_m1/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_0_63_0_2/WCLK
                         RAMD64E                                      r  pl_top_m1/axi_interface_control_m1/information_read_write_m1/iterate_head_m1/head_for_interate_dram_m1/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_0_63_0_2/RAMB/CLK
                         clock pessimism             -0.027     1.370    
                         RAMD64E (Hold_RAMD64E_CLK_WADR3)
                                                      0.062     1.432    pl_top_m1/axi_interface_control_m1/information_read_write_m1/iterate_head_m1/head_for_interate_dram_m1/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_0_63_0_2/RAMB
  -------------------------------------------------------------------
                         required time                         -1.432    
                         arrival time                           1.346    
  -------------------------------------------------------------------
                         slack                                 -0.086    

Slack (VIOLATED) :        -0.086ns  (arrival time - required time)
  Source:                 pl_top_m1/axi_interface_control_m1/information_read_write_m1/iterate_head_m1/head_for_interate_dram_m1/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/a_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@1.875ns period=3.750ns})
  Destination:            pl_top_m1/axi_interface_control_m1/information_read_write_m1/iterate_head_m1/head_for_interate_dram_m1/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_0_63_0_2/RAMC/WADR3
                            (rising edge-triggered cell RAMD64E clocked by clk_pl_0  {rise@0.000ns fall@1.875ns period=3.750ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.121ns  (logic 0.038ns (31.324%)  route 0.083ns (68.676%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.397ns
    Source Clock Delay      (SCD):    1.225ns
    Clock Pessimism Removal (CPR):    0.027ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
                         PS8                          0.000     0.000 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, unplaced)         0.094     0.094    system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
                         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1710, unplaced)      1.114     1.225    pl_top_m1/axi_interface_control_m1/information_read_write_m1/iterate_head_m1/head_for_interate_dram_m1/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/clk
                         FDRE                                         r  pl_top_m1/axi_interface_control_m1/information_read_write_m1/iterate_head_m1/head_for_interate_dram_m1/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/a_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.038     1.263 r  pl_top_m1/axi_interface_control_m1/information_read_write_m1/iterate_head_m1/head_for_interate_dram_m1/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/a_reg_reg[3]/Q
                         net (fo=63, unplaced)        0.083     1.346    pl_top_m1/axi_interface_control_m1/information_read_write_m1/iterate_head_m1/head_for_interate_dram_m1/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_0_63_0_2/ADDRH3
                         RAMD64E                                      r  pl_top_m1/axi_interface_control_m1/information_read_write_m1/iterate_head_m1/head_for_interate_dram_m1/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_0_63_0_2/RAMC/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
                         PS8                          0.000     0.000 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, unplaced)         0.120     0.120    system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
                         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1710, unplaced)      1.259     1.397    pl_top_m1/axi_interface_control_m1/information_read_write_m1/iterate_head_m1/head_for_interate_dram_m1/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_0_63_0_2/WCLK
                         RAMD64E                                      r  pl_top_m1/axi_interface_control_m1/information_read_write_m1/iterate_head_m1/head_for_interate_dram_m1/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_0_63_0_2/RAMC/CLK
                         clock pessimism             -0.027     1.370    
                         RAMD64E (Hold_RAMD64E_CLK_WADR3)
                                                      0.062     1.432    pl_top_m1/axi_interface_control_m1/information_read_write_m1/iterate_head_m1/head_for_interate_dram_m1/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_0_63_0_2/RAMC
  -------------------------------------------------------------------
                         required time                         -1.432    
                         arrival time                           1.346    
  -------------------------------------------------------------------
                         slack                                 -0.086    

Slack (VIOLATED) :        -0.086ns  (arrival time - required time)
  Source:                 pl_top_m1/axi_interface_control_m1/information_read_write_m1/iterate_head_m1/head_for_interate_dram_m1/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/a_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@1.875ns period=3.750ns})
  Destination:            pl_top_m1/axi_interface_control_m1/information_read_write_m1/iterate_head_m1/head_for_interate_dram_m1/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_0_63_0_2/RAMD/WADR3
                            (rising edge-triggered cell RAMD64E clocked by clk_pl_0  {rise@0.000ns fall@1.875ns period=3.750ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.121ns  (logic 0.038ns (31.324%)  route 0.083ns (68.676%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.397ns
    Source Clock Delay      (SCD):    1.225ns
    Clock Pessimism Removal (CPR):    0.027ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
                         PS8                          0.000     0.000 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, unplaced)         0.094     0.094    system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
                         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1710, unplaced)      1.114     1.225    pl_top_m1/axi_interface_control_m1/information_read_write_m1/iterate_head_m1/head_for_interate_dram_m1/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/clk
                         FDRE                                         r  pl_top_m1/axi_interface_control_m1/information_read_write_m1/iterate_head_m1/head_for_interate_dram_m1/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/a_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.038     1.263 r  pl_top_m1/axi_interface_control_m1/information_read_write_m1/iterate_head_m1/head_for_interate_dram_m1/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/a_reg_reg[3]/Q
                         net (fo=63, unplaced)        0.083     1.346    pl_top_m1/axi_interface_control_m1/information_read_write_m1/iterate_head_m1/head_for_interate_dram_m1/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_0_63_0_2/ADDRH3
                         RAMD64E                                      r  pl_top_m1/axi_interface_control_m1/information_read_write_m1/iterate_head_m1/head_for_interate_dram_m1/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_0_63_0_2/RAMD/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
                         PS8                          0.000     0.000 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, unplaced)         0.120     0.120    system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
                         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1710, unplaced)      1.259     1.397    pl_top_m1/axi_interface_control_m1/information_read_write_m1/iterate_head_m1/head_for_interate_dram_m1/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_0_63_0_2/WCLK
                         RAMD64E                                      r  pl_top_m1/axi_interface_control_m1/information_read_write_m1/iterate_head_m1/head_for_interate_dram_m1/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_0_63_0_2/RAMD/CLK
                         clock pessimism             -0.027     1.370    
                         RAMD64E (Hold_RAMD64E_CLK_WADR3)
                                                      0.062     1.432    pl_top_m1/axi_interface_control_m1/information_read_write_m1/iterate_head_m1/head_for_interate_dram_m1/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_0_63_0_2/RAMD
  -------------------------------------------------------------------
                         required time                         -1.432    
                         arrival time                           1.346    
  -------------------------------------------------------------------
                         slack                                 -0.086    

Slack (VIOLATED) :        -0.086ns  (arrival time - required time)
  Source:                 pl_top_m1/axi_interface_control_m1/information_read_write_m1/iterate_head_m1/head_for_interate_dram_m1/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/a_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@1.875ns period=3.750ns})
  Destination:            pl_top_m1/axi_interface_control_m1/information_read_write_m1/iterate_head_m1/head_for_interate_dram_m1/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_0_63_0_2/RAME/WADR3
                            (rising edge-triggered cell RAMD64E clocked by clk_pl_0  {rise@0.000ns fall@1.875ns period=3.750ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.121ns  (logic 0.038ns (31.324%)  route 0.083ns (68.676%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.397ns
    Source Clock Delay      (SCD):    1.225ns
    Clock Pessimism Removal (CPR):    0.027ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
                         PS8                          0.000     0.000 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, unplaced)         0.094     0.094    system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
                         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1710, unplaced)      1.114     1.225    pl_top_m1/axi_interface_control_m1/information_read_write_m1/iterate_head_m1/head_for_interate_dram_m1/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/clk
                         FDRE                                         r  pl_top_m1/axi_interface_control_m1/information_read_write_m1/iterate_head_m1/head_for_interate_dram_m1/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/a_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.038     1.263 r  pl_top_m1/axi_interface_control_m1/information_read_write_m1/iterate_head_m1/head_for_interate_dram_m1/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/a_reg_reg[3]/Q
                         net (fo=63, unplaced)        0.083     1.346    pl_top_m1/axi_interface_control_m1/information_read_write_m1/iterate_head_m1/head_for_interate_dram_m1/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_0_63_0_2/ADDRH3
                         RAMD64E                                      r  pl_top_m1/axi_interface_control_m1/information_read_write_m1/iterate_head_m1/head_for_interate_dram_m1/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_0_63_0_2/RAME/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
                         PS8                          0.000     0.000 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, unplaced)         0.120     0.120    system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
                         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1710, unplaced)      1.259     1.397    pl_top_m1/axi_interface_control_m1/information_read_write_m1/iterate_head_m1/head_for_interate_dram_m1/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_0_63_0_2/WCLK
                         RAMD64E                                      r  pl_top_m1/axi_interface_control_m1/information_read_write_m1/iterate_head_m1/head_for_interate_dram_m1/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_0_63_0_2/RAME/CLK
                         clock pessimism             -0.027     1.370    
                         RAMD64E (Hold_RAMD64E_CLK_WADR3)
                                                      0.062     1.432    pl_top_m1/axi_interface_control_m1/information_read_write_m1/iterate_head_m1/head_for_interate_dram_m1/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_0_63_0_2/RAME
  -------------------------------------------------------------------
                         required time                         -1.432    
                         arrival time                           1.346    
  -------------------------------------------------------------------
                         slack                                 -0.086    

Slack (VIOLATED) :        -0.086ns  (arrival time - required time)
  Source:                 pl_top_m1/axi_interface_control_m1/information_read_write_m1/iterate_head_m1/head_for_interate_dram_m1/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/a_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@1.875ns period=3.750ns})
  Destination:            pl_top_m1/axi_interface_control_m1/information_read_write_m1/iterate_head_m1/head_for_interate_dram_m1/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_0_63_0_2/RAMF/WADR3
                            (rising edge-triggered cell RAMD64E clocked by clk_pl_0  {rise@0.000ns fall@1.875ns period=3.750ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.121ns  (logic 0.038ns (31.324%)  route 0.083ns (68.676%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.397ns
    Source Clock Delay      (SCD):    1.225ns
    Clock Pessimism Removal (CPR):    0.027ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
                         PS8                          0.000     0.000 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, unplaced)         0.094     0.094    system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
                         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1710, unplaced)      1.114     1.225    pl_top_m1/axi_interface_control_m1/information_read_write_m1/iterate_head_m1/head_for_interate_dram_m1/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/clk
                         FDRE                                         r  pl_top_m1/axi_interface_control_m1/information_read_write_m1/iterate_head_m1/head_for_interate_dram_m1/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/a_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.038     1.263 r  pl_top_m1/axi_interface_control_m1/information_read_write_m1/iterate_head_m1/head_for_interate_dram_m1/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/a_reg_reg[3]/Q
                         net (fo=63, unplaced)        0.083     1.346    pl_top_m1/axi_interface_control_m1/information_read_write_m1/iterate_head_m1/head_for_interate_dram_m1/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_0_63_0_2/ADDRH3
                         RAMD64E                                      r  pl_top_m1/axi_interface_control_m1/information_read_write_m1/iterate_head_m1/head_for_interate_dram_m1/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_0_63_0_2/RAMF/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
                         PS8                          0.000     0.000 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, unplaced)         0.120     0.120    system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
                         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1710, unplaced)      1.259     1.397    pl_top_m1/axi_interface_control_m1/information_read_write_m1/iterate_head_m1/head_for_interate_dram_m1/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_0_63_0_2/WCLK
                         RAMD64E                                      r  pl_top_m1/axi_interface_control_m1/information_read_write_m1/iterate_head_m1/head_for_interate_dram_m1/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_0_63_0_2/RAMF/CLK
                         clock pessimism             -0.027     1.370    
                         RAMD64E (Hold_RAMD64E_CLK_WADR3)
                                                      0.062     1.432    pl_top_m1/axi_interface_control_m1/information_read_write_m1/iterate_head_m1/head_for_interate_dram_m1/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_0_63_0_2/RAMF
  -------------------------------------------------------------------
                         required time                         -1.432    
                         arrival time                           1.346    
  -------------------------------------------------------------------
                         slack                                 -0.086    

Slack (VIOLATED) :        -0.086ns  (arrival time - required time)
  Source:                 pl_top_m1/axi_interface_control_m1/information_read_write_m1/iterate_head_m1/head_for_interate_dram_m1/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/a_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@1.875ns period=3.750ns})
  Destination:            pl_top_m1/axi_interface_control_m1/information_read_write_m1/iterate_head_m1/head_for_interate_dram_m1/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_0_63_0_2/RAMG/WADR3
                            (rising edge-triggered cell RAMD64E clocked by clk_pl_0  {rise@0.000ns fall@1.875ns period=3.750ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.121ns  (logic 0.038ns (31.324%)  route 0.083ns (68.676%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.397ns
    Source Clock Delay      (SCD):    1.225ns
    Clock Pessimism Removal (CPR):    0.027ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
                         PS8                          0.000     0.000 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, unplaced)         0.094     0.094    system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
                         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1710, unplaced)      1.114     1.225    pl_top_m1/axi_interface_control_m1/information_read_write_m1/iterate_head_m1/head_for_interate_dram_m1/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/clk
                         FDRE                                         r  pl_top_m1/axi_interface_control_m1/information_read_write_m1/iterate_head_m1/head_for_interate_dram_m1/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/a_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.038     1.263 r  pl_top_m1/axi_interface_control_m1/information_read_write_m1/iterate_head_m1/head_for_interate_dram_m1/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/a_reg_reg[3]/Q
                         net (fo=63, unplaced)        0.083     1.346    pl_top_m1/axi_interface_control_m1/information_read_write_m1/iterate_head_m1/head_for_interate_dram_m1/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_0_63_0_2/ADDRH3
                         RAMD64E                                      r  pl_top_m1/axi_interface_control_m1/information_read_write_m1/iterate_head_m1/head_for_interate_dram_m1/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_0_63_0_2/RAMG/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
                         PS8                          0.000     0.000 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, unplaced)         0.120     0.120    system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
                         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1710, unplaced)      1.259     1.397    pl_top_m1/axi_interface_control_m1/information_read_write_m1/iterate_head_m1/head_for_interate_dram_m1/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_0_63_0_2/WCLK
                         RAMD64E                                      r  pl_top_m1/axi_interface_control_m1/information_read_write_m1/iterate_head_m1/head_for_interate_dram_m1/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_0_63_0_2/RAMG/CLK
                         clock pessimism             -0.027     1.370    
                         RAMD64E (Hold_RAMD64E_CLK_WADR3)
                                                      0.062     1.432    pl_top_m1/axi_interface_control_m1/information_read_write_m1/iterate_head_m1/head_for_interate_dram_m1/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_0_63_0_2/RAMG
  -------------------------------------------------------------------
                         required time                         -1.432    
                         arrival time                           1.346    
  -------------------------------------------------------------------
                         slack                                 -0.086    

Slack (VIOLATED) :        -0.086ns  (arrival time - required time)
  Source:                 pl_top_m1/axi_interface_control_m1/information_read_write_m1/iterate_head_m1/head_for_interate_dram_m1/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/a_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@1.875ns period=3.750ns})
  Destination:            pl_top_m1/axi_interface_control_m1/information_read_write_m1/iterate_head_m1/head_for_interate_dram_m1/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_0_63_0_2/RAMH/WADR3
                            (rising edge-triggered cell RAMD64E clocked by clk_pl_0  {rise@0.000ns fall@1.875ns period=3.750ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.121ns  (logic 0.038ns (31.324%)  route 0.083ns (68.676%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.397ns
    Source Clock Delay      (SCD):    1.225ns
    Clock Pessimism Removal (CPR):    0.027ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
                         PS8                          0.000     0.000 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, unplaced)         0.094     0.094    system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
                         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1710, unplaced)      1.114     1.225    pl_top_m1/axi_interface_control_m1/information_read_write_m1/iterate_head_m1/head_for_interate_dram_m1/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/clk
                         FDRE                                         r  pl_top_m1/axi_interface_control_m1/information_read_write_m1/iterate_head_m1/head_for_interate_dram_m1/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/a_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.038     1.263 r  pl_top_m1/axi_interface_control_m1/information_read_write_m1/iterate_head_m1/head_for_interate_dram_m1/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/a_reg_reg[3]/Q
                         net (fo=63, unplaced)        0.083     1.346    pl_top_m1/axi_interface_control_m1/information_read_write_m1/iterate_head_m1/head_for_interate_dram_m1/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_0_63_0_2/ADDRH3
                         RAMD64E                                      r  pl_top_m1/axi_interface_control_m1/information_read_write_m1/iterate_head_m1/head_for_interate_dram_m1/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_0_63_0_2/RAMH/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
                         PS8                          0.000     0.000 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, unplaced)         0.120     0.120    system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
                         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1710, unplaced)      1.259     1.397    pl_top_m1/axi_interface_control_m1/information_read_write_m1/iterate_head_m1/head_for_interate_dram_m1/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_0_63_0_2/WCLK
                         RAMD64E                                      r  pl_top_m1/axi_interface_control_m1/information_read_write_m1/iterate_head_m1/head_for_interate_dram_m1/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_0_63_0_2/RAMH/CLK
                         clock pessimism             -0.027     1.370    
                         RAMD64E (Hold_RAMD64E_CLK_WADR3)
                                                      0.062     1.432    pl_top_m1/axi_interface_control_m1/information_read_write_m1/iterate_head_m1/head_for_interate_dram_m1/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_0_63_0_2/RAMH
  -------------------------------------------------------------------
                         required time                         -1.432    
                         arrival time                           1.346    
  -------------------------------------------------------------------
                         slack                                 -0.086    

Slack (VIOLATED) :        -0.086ns  (arrival time - required time)
  Source:                 pl_top_m1/axi_interface_control_m1/information_read_write_m1/iterate_head_m1/head_for_interate_dram_m1/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/a_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@1.875ns period=3.750ns})
  Destination:            pl_top_m1/axi_interface_control_m1/information_read_write_m1/iterate_head_m1/head_for_interate_dram_m1/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_0_63_12_14/RAMA/WADR3
                            (rising edge-triggered cell RAMD64E clocked by clk_pl_0  {rise@0.000ns fall@1.875ns period=3.750ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.121ns  (logic 0.038ns (31.324%)  route 0.083ns (68.676%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.397ns
    Source Clock Delay      (SCD):    1.225ns
    Clock Pessimism Removal (CPR):    0.027ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
                         PS8                          0.000     0.000 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, unplaced)         0.094     0.094    system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
                         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1710, unplaced)      1.114     1.225    pl_top_m1/axi_interface_control_m1/information_read_write_m1/iterate_head_m1/head_for_interate_dram_m1/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/clk
                         FDRE                                         r  pl_top_m1/axi_interface_control_m1/information_read_write_m1/iterate_head_m1/head_for_interate_dram_m1/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/a_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.038     1.263 r  pl_top_m1/axi_interface_control_m1/information_read_write_m1/iterate_head_m1/head_for_interate_dram_m1/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/a_reg_reg[3]/Q
                         net (fo=63, unplaced)        0.083     1.346    pl_top_m1/axi_interface_control_m1/information_read_write_m1/iterate_head_m1/head_for_interate_dram_m1/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_0_63_12_14/ADDRH3
                         RAMD64E                                      r  pl_top_m1/axi_interface_control_m1/information_read_write_m1/iterate_head_m1/head_for_interate_dram_m1/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_0_63_12_14/RAMA/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
                         PS8                          0.000     0.000 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, unplaced)         0.120     0.120    system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
                         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1710, unplaced)      1.259     1.397    pl_top_m1/axi_interface_control_m1/information_read_write_m1/iterate_head_m1/head_for_interate_dram_m1/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_0_63_12_14/WCLK
                         RAMD64E                                      r  pl_top_m1/axi_interface_control_m1/information_read_write_m1/iterate_head_m1/head_for_interate_dram_m1/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_0_63_12_14/RAMA/CLK
                         clock pessimism             -0.027     1.370    
                         RAMD64E (Hold_RAMD64E_CLK_WADR3)
                                                      0.062     1.432    pl_top_m1/axi_interface_control_m1/information_read_write_m1/iterate_head_m1/head_for_interate_dram_m1/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_0_63_12_14/RAMA
  -------------------------------------------------------------------
                         required time                         -1.432    
                         arrival time                           1.346    
  -------------------------------------------------------------------
                         slack                                 -0.086    

Slack (VIOLATED) :        -0.086ns  (arrival time - required time)
  Source:                 pl_top_m1/axi_interface_control_m1/information_read_write_m1/iterate_head_m1/head_for_interate_dram_m1/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/a_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@1.875ns period=3.750ns})
  Destination:            pl_top_m1/axi_interface_control_m1/information_read_write_m1/iterate_head_m1/head_for_interate_dram_m1/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_0_63_12_14/RAMB/WADR3
                            (rising edge-triggered cell RAMD64E clocked by clk_pl_0  {rise@0.000ns fall@1.875ns period=3.750ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.121ns  (logic 0.038ns (31.324%)  route 0.083ns (68.676%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.397ns
    Source Clock Delay      (SCD):    1.225ns
    Clock Pessimism Removal (CPR):    0.027ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
                         PS8                          0.000     0.000 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, unplaced)         0.094     0.094    system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
                         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1710, unplaced)      1.114     1.225    pl_top_m1/axi_interface_control_m1/information_read_write_m1/iterate_head_m1/head_for_interate_dram_m1/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/clk
                         FDRE                                         r  pl_top_m1/axi_interface_control_m1/information_read_write_m1/iterate_head_m1/head_for_interate_dram_m1/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/a_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.038     1.263 r  pl_top_m1/axi_interface_control_m1/information_read_write_m1/iterate_head_m1/head_for_interate_dram_m1/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/a_reg_reg[3]/Q
                         net (fo=63, unplaced)        0.083     1.346    pl_top_m1/axi_interface_control_m1/information_read_write_m1/iterate_head_m1/head_for_interate_dram_m1/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_0_63_12_14/ADDRH3
                         RAMD64E                                      r  pl_top_m1/axi_interface_control_m1/information_read_write_m1/iterate_head_m1/head_for_interate_dram_m1/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_0_63_12_14/RAMB/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
                         PS8                          0.000     0.000 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, unplaced)         0.120     0.120    system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
                         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1710, unplaced)      1.259     1.397    pl_top_m1/axi_interface_control_m1/information_read_write_m1/iterate_head_m1/head_for_interate_dram_m1/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_0_63_12_14/WCLK
                         RAMD64E                                      r  pl_top_m1/axi_interface_control_m1/information_read_write_m1/iterate_head_m1/head_for_interate_dram_m1/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_0_63_12_14/RAMB/CLK
                         clock pessimism             -0.027     1.370    
                         RAMD64E (Hold_RAMD64E_CLK_WADR3)
                                                      0.062     1.432    pl_top_m1/axi_interface_control_m1/information_read_write_m1/iterate_head_m1/head_for_interate_dram_m1/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_0_63_12_14/RAMB
  -------------------------------------------------------------------
                         required time                         -1.432    
                         arrival time                           1.346    
  -------------------------------------------------------------------
                         slack                                 -0.086    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_pl_0
Waveform(ns):       { 0.000 1.875 }
Period(ns):         3.750
Sources:            { system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0] }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin
Min Period        n/a     PS8/SAXIGP3RCLK     n/a            3.003         3.750       0.747                system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP3RCLK
Min Period        n/a     PS8/SAXIGP3WCLK     n/a            3.003         3.750       0.747                system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP3WCLK
Min Period        n/a     RAMB36E2/CLKBWRCLK  n/a            1.355         3.750       2.395                pl_top_m1/buffer_control_m1/head_bufer_control_m1/head_fifo_m1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKBWRCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.355         3.750       2.395                pl_top_m1/buffer_control_m1/image_read_buffer_control_m1/image_ram_loop[0].image_ram_m1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.355         3.750       2.395                pl_top_m1/buffer_control_m1/image_read_buffer_control_m1/image_ram_loop[0].image_ram_m1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.355         3.750       2.395                pl_top_m1/buffer_control_m1/image_read_buffer_control_m1/image_ram_loop[0].image_ram_m1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.355         3.750       2.395                pl_top_m1/buffer_control_m1/image_read_buffer_control_m1/image_ram_loop[0].image_ram_m1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.355         3.750       2.395                pl_top_m1/buffer_control_m1/image_read_buffer_control_m1/image_ram_loop[0].image_ram_m1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.355         3.750       2.395                pl_top_m1/buffer_control_m1/image_read_buffer_control_m1/image_ram_loop[0].image_ram_m1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.355         3.750       2.395                pl_top_m1/buffer_control_m1/image_read_buffer_control_m1/image_ram_loop[0].image_ram_m1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Low Pulse Width   Slow    PS8/SAXIGP3RCLK     n/a            1.502         1.875       0.373                system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP3RCLK
Low Pulse Width   Slow    PS8/SAXIGP3WCLK     n/a            1.502         1.875       0.373                system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP3WCLK
Low Pulse Width   Fast    PS8/SAXIGP3RCLK     n/a            1.502         1.875       0.373                system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP3RCLK
Low Pulse Width   Fast    PS8/SAXIGP3WCLK     n/a            1.502         1.875       0.373                system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP3WCLK
Low Pulse Width   Slow    RAMB36E2/CLKBWRCLK  n/a            0.542         1.875       1.333                pl_top_m1/buffer_control_m1/head_bufer_control_m1/head_fifo_m1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKBWRCLK
Low Pulse Width   Slow    RAMB36E2/CLKARDCLK  n/a            0.542         1.875       1.333                pl_top_m1/buffer_control_m1/image_read_buffer_control_m1/image_ram_loop[0].image_ram_m1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Low Pulse Width   Slow    RAMB36E2/CLKARDCLK  n/a            0.542         1.875       1.333                pl_top_m1/buffer_control_m1/image_read_buffer_control_m1/image_ram_loop[0].image_ram_m1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Low Pulse Width   Slow    RAMB36E2/CLKARDCLK  n/a            0.542         1.875       1.333                pl_top_m1/buffer_control_m1/image_read_buffer_control_m1/image_ram_loop[0].image_ram_m1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Low Pulse Width   Slow    RAMB36E2/CLKARDCLK  n/a            0.542         1.875       1.333                pl_top_m1/buffer_control_m1/image_read_buffer_control_m1/image_ram_loop[0].image_ram_m1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Low Pulse Width   Slow    RAMB36E2/CLKARDCLK  n/a            0.542         1.875       1.333                pl_top_m1/buffer_control_m1/image_read_buffer_control_m1/image_ram_loop[0].image_ram_m1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
High Pulse Width  Fast    PS8/SAXIGP3RCLK     n/a            1.502         1.875       0.373                system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP3RCLK
High Pulse Width  Fast    PS8/SAXIGP3WCLK     n/a            1.502         1.875       0.373                system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP3WCLK
High Pulse Width  Slow    PS8/SAXIGP3RCLK     n/a            1.502         1.875       0.373                system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP3RCLK
High Pulse Width  Slow    PS8/SAXIGP3WCLK     n/a            1.502         1.875       0.373                system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP3WCLK
High Pulse Width  Fast    RAMB36E2/CLKBWRCLK  n/a            0.542         1.875       1.333                pl_top_m1/buffer_control_m1/head_bufer_control_m1/head_fifo_m1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKBWRCLK
High Pulse Width  Fast    RAMB36E2/CLKARDCLK  n/a            0.542         1.875       1.333                pl_top_m1/buffer_control_m1/image_read_buffer_control_m1/image_ram_loop[0].image_ram_m1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
High Pulse Width  Fast    RAMB36E2/CLKARDCLK  n/a            0.542         1.875       1.333                pl_top_m1/buffer_control_m1/image_read_buffer_control_m1/image_ram_loop[0].image_ram_m1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
High Pulse Width  Fast    RAMB36E2/CLKARDCLK  n/a            0.542         1.875       1.333                pl_top_m1/buffer_control_m1/image_read_buffer_control_m1/image_ram_loop[0].image_ram_m1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
High Pulse Width  Fast    RAMB36E2/CLKARDCLK  n/a            0.542         1.875       1.333                pl_top_m1/buffer_control_m1/image_read_buffer_control_m1/image_ram_loop[0].image_ram_m1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
High Pulse Width  Fast    RAMB36E2/CLKARDCLK  n/a            0.542         1.875       1.333                pl_top_m1/buffer_control_m1/image_read_buffer_control_m1/image_ram_loop[0].image_ram_m1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_pl_1
  To Clock:  clk_pl_1

Setup :            0  Failing Endpoints,  Worst Slack        1.865ns,  Total Violation        0.000ns
Hold  :          542  Failing Endpoints,  Worst Slack       -0.079ns,  Total Violation      -29.761ns
PW    :            0  Failing Endpoints,  Worst Slack        0.373ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.865ns  (required time - arrival time)
  Source:                 system_wrapper_m1/system_i/axi_gpio_0/U0/ip2bus_rdack_i_D1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@1.875ns period=3.750ns})
  Destination:            system_wrapper_m1/system_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@1.875ns period=3.750ns})
  Path Group:             clk_pl_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.750ns  (clk_pl_1 rise@3.750ns - clk_pl_1 rise@0.000ns)
  Data Path Delay:        1.646ns  (logic 0.417ns (25.334%)  route 1.229ns (74.666%))
  Logic Levels:           6  (LUT3=1 LUT4=2 LUT6=3)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.599ns = ( 6.349 - 3.750 ) 
    Source Clock Delay      (SCD):    2.783ns
    Clock Pessimism Removal (CPR):    0.039ns
  Clock Uncertainty:      0.119ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.226ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
                         PS8                          0.000     0.000 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, unplaced)         0.171     0.171    system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[1]
                         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.199 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=652, unplaced)       2.584     2.783    system_wrapper_m1/system_i/axi_gpio_0/U0/s_axi_aclk
                         FDRE                                         r  system_wrapper_m1/system_i/axi_gpio_0/U0/ip2bus_rdack_i_D1_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.077     2.860 r  system_wrapper_m1/system_i/axi_gpio_0/U0/ip2bus_rdack_i_D1_reg/Q
                         net (fo=1, unplaced)         0.154     3.014    system_wrapper_m1/system_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ip2bus_rdack_i_D1
                         LUT6 (Prop_LUT6_I0_O)        0.150     3.164 r  system_wrapper_m1/system_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_arready_INST_0/O
                         net (fo=11, unplaced)        0.220     3.384    system_wrapper_m1/system_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_axi_arready
                         LUT3 (Prop_LUT3_I2_O)        0.038     3.422 r  system_wrapper_m1/system_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/r_push_r_i_1/O
                         net (fo=20, unplaced)        0.234     3.656    system_wrapper_m1/system_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/state_reg[1]_rep
                         LUT6 (Prop_LUT6_I0_O)        0.038     3.694 r  system_wrapper_m1/system_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/axi_register_sl_LUT6_2/O
                         net (fo=3, unplaced)         0.191     3.885    system_wrapper_m1/system_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/axi_register_sl_net_1
                         LUT6 (Prop_LUT6_I5_O)        0.038     3.923 r  system_wrapper_m1/system_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/axi_register_sl_LUT6_3/O
                         net (fo=4, unplaced)         0.197     4.120    system_wrapper_m1/system_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/axi_register_sl_net_2
                         LUT4 (Prop_LUT4_I3_O)        0.038     4.158 r  system_wrapper_m1/system_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/axi_register_sl_LUT4_1/O
                         net (fo=1, unplaced)         0.185     4.343    system_wrapper_m1/system_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/m_payload_i_reg[7]
                         LUT4 (Prop_LUT4_I1_O)        0.038     4.381 r  system_wrapper_m1/system_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axi_protocol_co2_LUT4_1/O
                         net (fo=1, unplaced)         0.048     4.429    system_wrapper_m1/system_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[8]_i_1__0_n_0
                         FDRE                                         r  system_wrapper_m1/system_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      3.750     3.750 r  
                         PS8                          0.000     3.750 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, unplaced)         0.135     3.885    system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[1]
                         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     3.910 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=652, unplaced)       2.439     6.349    system_wrapper_m1/system_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/aclk
                         FDRE                                         r  system_wrapper_m1/system_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[8]/C
                         clock pessimism              0.039     6.388    
                         clock uncertainty           -0.119     6.269    
                         FDRE (Setup_FDRE_C_D)        0.025     6.294    system_wrapper_m1/system_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[8]
  -------------------------------------------------------------------
                         required time                          6.294    
                         arrival time                          -4.429    
  -------------------------------------------------------------------
                         slack                                  1.865    

Slack (MET) :             1.879ns  (required time - arrival time)
  Source:                 system_wrapper_m1/system_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@1.875ns period=3.750ns})
  Destination:            system_wrapper_m1/system_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/wrap_cnt_r_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@1.875ns period=3.750ns})
  Path Group:             clk_pl_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.750ns  (clk_pl_1 rise@3.750ns - clk_pl_1 rise@0.000ns)
  Data Path Delay:        1.632ns  (logic 0.469ns (28.738%)  route 1.163ns (71.262%))
  Logic Levels:           6  (LUT3=1 LUT6=5)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.599ns = ( 6.349 - 3.750 ) 
    Source Clock Delay      (SCD):    2.783ns
    Clock Pessimism Removal (CPR):    0.039ns
  Clock Uncertainty:      0.119ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.226ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
                         PS8                          0.000     0.000 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, unplaced)         0.171     0.171    system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[1]
                         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.199 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=652, unplaced)       2.584     2.783    system_wrapper_m1/system_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
                         FDRE                                         r  system_wrapper_m1/system_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[4]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.077     2.860 r  system_wrapper_m1/system_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[4]/Q
                         net (fo=9, unplaced)         0.185     3.045    system_wrapper_m1/system_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/Q[4]
                         LUT6 (Prop_LUT6_I0_O)        0.150     3.195 r  system_wrapper_m1/system_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_offset_r[1]_i_2/O
                         net (fo=1, unplaced)         0.185     3.380    system_wrapper_m1/system_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_payload_i_reg[4]
                         LUT6 (Prop_LUT6_I5_O)        0.038     3.418 r  system_wrapper_m1/system_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axaddr_offset_r[1]_i_1/O
                         net (fo=6, unplaced)         0.162     3.580    system_wrapper_m1/system_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axaddr_offset[1]
                         LUT3 (Prop_LUT3_I0_O)        0.090     3.670 f  system_wrapper_m1/system_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/wrap_second_len_r[3]_i_2/O
                         net (fo=3, unplaced)         0.191     3.861    system_wrapper_m1/system_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/wrap_second_len_r[3]_i_2_n_0
                         LUT6 (Prop_LUT6_I0_O)        0.038     3.899 f  system_wrapper_m1/system_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/wrap_second_len_r[1]_i_2/O
                         net (fo=6, unplaced)         0.207     4.106    system_wrapper_m1/system_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/wrap_second_len_r[1]_i_2_n_0
                         LUT6 (Prop_LUT6_I0_O)        0.038     4.144 r  system_wrapper_m1/system_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/wrap_second_len_r[1]_i_1/O
                         net (fo=2, unplaced)         0.185     4.329    system_wrapper_m1/system_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/D[1]
                         LUT6 (Prop_LUT6_I5_O)        0.038     4.367 r  system_wrapper_m1/system_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/wrap_cnt_r[2]_i_1/O
                         net (fo=1, unplaced)         0.048     4.415    system_wrapper_m1/system_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/wrap_second_len_r_reg[3]_0[2]
                         FDRE                                         r  system_wrapper_m1/system_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/wrap_cnt_r_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      3.750     3.750 r  
                         PS8                          0.000     3.750 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, unplaced)         0.135     3.885    system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[1]
                         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     3.910 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=652, unplaced)       2.439     6.349    system_wrapper_m1/system_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/aclk
                         FDRE                                         r  system_wrapper_m1/system_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/wrap_cnt_r_reg[2]/C
                         clock pessimism              0.039     6.388    
                         clock uncertainty           -0.119     6.269    
                         FDRE (Setup_FDRE_C_D)        0.025     6.294    system_wrapper_m1/system_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/wrap_cnt_r_reg[2]
  -------------------------------------------------------------------
                         required time                          6.294    
                         arrival time                          -4.415    
  -------------------------------------------------------------------
                         slack                                  1.879    

Slack (MET) :             1.879ns  (required time - arrival time)
  Source:                 system_wrapper_m1/system_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@1.875ns period=3.750ns})
  Destination:            system_wrapper_m1/system_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/wrap_cnt_r_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@1.875ns period=3.750ns})
  Path Group:             clk_pl_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.750ns  (clk_pl_1 rise@3.750ns - clk_pl_1 rise@0.000ns)
  Data Path Delay:        1.632ns  (logic 0.469ns (28.738%)  route 1.163ns (71.262%))
  Logic Levels:           6  (LUT3=1 LUT6=5)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.599ns = ( 6.349 - 3.750 ) 
    Source Clock Delay      (SCD):    2.783ns
    Clock Pessimism Removal (CPR):    0.039ns
  Clock Uncertainty:      0.119ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.226ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
                         PS8                          0.000     0.000 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, unplaced)         0.171     0.171    system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[1]
                         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.199 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=652, unplaced)       2.584     2.783    system_wrapper_m1/system_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
                         FDRE                                         r  system_wrapper_m1/system_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[4]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.077     2.860 r  system_wrapper_m1/system_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[4]/Q
                         net (fo=9, unplaced)         0.185     3.045    system_wrapper_m1/system_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/Q[4]
                         LUT6 (Prop_LUT6_I0_O)        0.150     3.195 r  system_wrapper_m1/system_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_offset_r[1]_i_2/O
                         net (fo=1, unplaced)         0.185     3.380    system_wrapper_m1/system_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_payload_i_reg[4]
                         LUT6 (Prop_LUT6_I5_O)        0.038     3.418 r  system_wrapper_m1/system_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axaddr_offset_r[1]_i_1/O
                         net (fo=6, unplaced)         0.162     3.580    system_wrapper_m1/system_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axaddr_offset[1]
                         LUT3 (Prop_LUT3_I0_O)        0.090     3.670 f  system_wrapper_m1/system_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/wrap_second_len_r[3]_i_2/O
                         net (fo=3, unplaced)         0.191     3.861    system_wrapper_m1/system_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/wrap_second_len_r[3]_i_2_n_0
                         LUT6 (Prop_LUT6_I0_O)        0.038     3.899 f  system_wrapper_m1/system_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/wrap_second_len_r[1]_i_2/O
                         net (fo=6, unplaced)         0.207     4.106    system_wrapper_m1/system_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/wrap_second_len_r[1]_i_2_n_0
                         LUT6 (Prop_LUT6_I2_O)        0.038     4.144 r  system_wrapper_m1/system_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/wrap_cnt_r[3]_i_2/O
                         net (fo=1, unplaced)         0.185     4.329    system_wrapper_m1/system_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/wrap_cnt_r[3]_i_2_n_0
                         LUT6 (Prop_LUT6_I4_O)        0.038     4.367 r  system_wrapper_m1/system_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/wrap_cnt_r[3]_i_1/O
                         net (fo=1, unplaced)         0.048     4.415    system_wrapper_m1/system_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/wrap_second_len_r_reg[3]_0[3]
                         FDRE                                         r  system_wrapper_m1/system_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/wrap_cnt_r_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      3.750     3.750 r  
                         PS8                          0.000     3.750 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, unplaced)         0.135     3.885    system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[1]
                         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     3.910 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=652, unplaced)       2.439     6.349    system_wrapper_m1/system_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/aclk
                         FDRE                                         r  system_wrapper_m1/system_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/wrap_cnt_r_reg[3]/C
                         clock pessimism              0.039     6.388    
                         clock uncertainty           -0.119     6.269    
                         FDRE (Setup_FDRE_C_D)        0.025     6.294    system_wrapper_m1/system_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/wrap_cnt_r_reg[3]
  -------------------------------------------------------------------
                         required time                          6.294    
                         arrival time                          -4.415    
  -------------------------------------------------------------------
                         slack                                  1.879    

Slack (MET) :             1.885ns  (required time - arrival time)
  Source:                 system_wrapper_m1/system_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@1.875ns period=3.750ns})
  Destination:            system_wrapper_m1/system_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/wrap_cnt_r_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@1.875ns period=3.750ns})
  Path Group:             clk_pl_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.750ns  (clk_pl_1 rise@3.750ns - clk_pl_1 rise@0.000ns)
  Data Path Delay:        1.626ns  (logic 0.469ns (28.844%)  route 1.157ns (71.156%))
  Logic Levels:           6  (LUT3=1 LUT6=5)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.599ns = ( 6.349 - 3.750 ) 
    Source Clock Delay      (SCD):    2.783ns
    Clock Pessimism Removal (CPR):    0.039ns
  Clock Uncertainty:      0.119ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.226ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
                         PS8                          0.000     0.000 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, unplaced)         0.171     0.171    system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[1]
                         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.199 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=652, unplaced)       2.584     2.783    system_wrapper_m1/system_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aclk
                         FDRE                                         r  system_wrapper_m1/system_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.077     2.860 r  system_wrapper_m1/system_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[1]/Q
                         net (fo=7, unplaced)         0.179     3.039    system_wrapper_m1/system_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/Q[1]
                         LUT6 (Prop_LUT6_I0_O)        0.150     3.189 r  system_wrapper_m1/system_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/axi_register_sl_LUT6_8/O
                         net (fo=1, unplaced)         0.185     3.374    system_wrapper_m1/system_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_payload_i_reg[4]
                         LUT6 (Prop_LUT6_I5_O)        0.038     3.412 r  system_wrapper_m1/system_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axaddr_offset_r[1]_i_1__0/O
                         net (fo=6, unplaced)         0.162     3.574    system_wrapper_m1/system_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axaddr_offset[1]
                         LUT3 (Prop_LUT3_I0_O)        0.090     3.664 f  system_wrapper_m1/system_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/wrap_second_len_r[3]_i_2__0/O
                         net (fo=3, unplaced)         0.191     3.855    system_wrapper_m1/system_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/wrap_second_len_r[3]_i_2__0_n_0
                         LUT6 (Prop_LUT6_I0_O)        0.038     3.893 f  system_wrapper_m1/system_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/wrap_second_len_r[1]_i_2__0/O
                         net (fo=6, unplaced)         0.207     4.100    system_wrapper_m1/system_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/wrap_second_len_r[1]_i_2__0_n_0
                         LUT6 (Prop_LUT6_I0_O)        0.038     4.138 r  system_wrapper_m1/system_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/wrap_second_len_r[1]_i_1__0/O
                         net (fo=2, unplaced)         0.185     4.323    system_wrapper_m1/system_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/D[1]
                         LUT6 (Prop_LUT6_I5_O)        0.038     4.361 r  system_wrapper_m1/system_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/wrap_cnt_r[2]_i_1__0/O
                         net (fo=1, unplaced)         0.048     4.409    system_wrapper_m1/system_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/wrap_second_len_r_reg[3]_0[2]
                         FDRE                                         r  system_wrapper_m1/system_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/wrap_cnt_r_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      3.750     3.750 r  
                         PS8                          0.000     3.750 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, unplaced)         0.135     3.885    system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[1]
                         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     3.910 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=652, unplaced)       2.439     6.349    system_wrapper_m1/system_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/aclk
                         FDRE                                         r  system_wrapper_m1/system_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/wrap_cnt_r_reg[2]/C
                         clock pessimism              0.039     6.388    
                         clock uncertainty           -0.119     6.269    
                         FDRE (Setup_FDRE_C_D)        0.025     6.294    system_wrapper_m1/system_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/wrap_cnt_r_reg[2]
  -------------------------------------------------------------------
                         required time                          6.294    
                         arrival time                          -4.409    
  -------------------------------------------------------------------
                         slack                                  1.885    

Slack (MET) :             1.885ns  (required time - arrival time)
  Source:                 system_wrapper_m1/system_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@1.875ns period=3.750ns})
  Destination:            system_wrapper_m1/system_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/wrap_cnt_r_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@1.875ns period=3.750ns})
  Path Group:             clk_pl_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.750ns  (clk_pl_1 rise@3.750ns - clk_pl_1 rise@0.000ns)
  Data Path Delay:        1.626ns  (logic 0.469ns (28.844%)  route 1.157ns (71.156%))
  Logic Levels:           6  (LUT3=1 LUT6=5)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.599ns = ( 6.349 - 3.750 ) 
    Source Clock Delay      (SCD):    2.783ns
    Clock Pessimism Removal (CPR):    0.039ns
  Clock Uncertainty:      0.119ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.226ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
                         PS8                          0.000     0.000 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, unplaced)         0.171     0.171    system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[1]
                         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.199 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=652, unplaced)       2.584     2.783    system_wrapper_m1/system_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aclk
                         FDRE                                         r  system_wrapper_m1/system_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.077     2.860 r  system_wrapper_m1/system_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[1]/Q
                         net (fo=7, unplaced)         0.179     3.039    system_wrapper_m1/system_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/Q[1]
                         LUT6 (Prop_LUT6_I0_O)        0.150     3.189 r  system_wrapper_m1/system_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/axi_register_sl_LUT6_8/O
                         net (fo=1, unplaced)         0.185     3.374    system_wrapper_m1/system_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_payload_i_reg[4]
                         LUT6 (Prop_LUT6_I5_O)        0.038     3.412 r  system_wrapper_m1/system_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axaddr_offset_r[1]_i_1__0/O
                         net (fo=6, unplaced)         0.162     3.574    system_wrapper_m1/system_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axaddr_offset[1]
                         LUT3 (Prop_LUT3_I0_O)        0.090     3.664 f  system_wrapper_m1/system_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/wrap_second_len_r[3]_i_2__0/O
                         net (fo=3, unplaced)         0.191     3.855    system_wrapper_m1/system_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/wrap_second_len_r[3]_i_2__0_n_0
                         LUT6 (Prop_LUT6_I0_O)        0.038     3.893 f  system_wrapper_m1/system_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/wrap_second_len_r[1]_i_2__0/O
                         net (fo=6, unplaced)         0.207     4.100    system_wrapper_m1/system_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/wrap_second_len_r[1]_i_2__0_n_0
                         LUT6 (Prop_LUT6_I2_O)        0.038     4.138 r  system_wrapper_m1/system_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/wrap_cnt_r[3]_i_2__0/O
                         net (fo=1, unplaced)         0.185     4.323    system_wrapper_m1/system_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/wrap_cnt_r[3]_i_2__0_n_0
                         LUT6 (Prop_LUT6_I4_O)        0.038     4.361 r  system_wrapper_m1/system_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/wrap_cnt_r[3]_i_1__0/O
                         net (fo=1, unplaced)         0.048     4.409    system_wrapper_m1/system_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/wrap_second_len_r_reg[3]_0[3]
                         FDRE                                         r  system_wrapper_m1/system_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/wrap_cnt_r_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      3.750     3.750 r  
                         PS8                          0.000     3.750 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, unplaced)         0.135     3.885    system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[1]
                         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     3.910 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=652, unplaced)       2.439     6.349    system_wrapper_m1/system_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/aclk
                         FDRE                                         r  system_wrapper_m1/system_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/wrap_cnt_r_reg[3]/C
                         clock pessimism              0.039     6.388    
                         clock uncertainty           -0.119     6.269    
                         FDRE (Setup_FDRE_C_D)        0.025     6.294    system_wrapper_m1/system_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/wrap_cnt_r_reg[3]
  -------------------------------------------------------------------
                         required time                          6.294    
                         arrival time                          -4.409    
  -------------------------------------------------------------------
                         slack                                  1.885    

Slack (MET) :             1.892ns  (required time - arrival time)
  Source:                 system_wrapper_m1/system_i/axi_gpio_0/U0/ip2bus_wrack_i_D1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@1.875ns period=3.750ns})
  Destination:            system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP2WREADY
                            (rising edge-triggered cell PS8 clocked by clk_pl_1  {rise@0.000ns fall@1.875ns period=3.750ns})
  Path Group:             clk_pl_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.750ns  (clk_pl_1 rise@3.750ns - clk_pl_1 rise@0.000ns)
  Data Path Delay:        0.646ns  (logic 0.227ns (35.139%)  route 0.419ns (64.861%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.599ns = ( 6.349 - 3.750 ) 
    Source Clock Delay      (SCD):    2.783ns
    Clock Pessimism Removal (CPR):    0.039ns
  Clock Uncertainty:      0.119ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.226ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
                         PS8                          0.000     0.000 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, unplaced)         0.171     0.171    system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[1]
                         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.199 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=652, unplaced)       2.584     2.783    system_wrapper_m1/system_i/axi_gpio_0/U0/s_axi_aclk
                         FDRE                                         r  system_wrapper_m1/system_i/axi_gpio_0/U0/ip2bus_wrack_i_D1_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.077     2.860 r  system_wrapper_m1/system_i/axi_gpio_0/U0/ip2bus_wrack_i_D1_reg/Q
                         net (fo=1, unplaced)         0.154     3.014    system_wrapper_m1/system_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ip2bus_wrack_i_D1
                         LUT6 (Prop_LUT6_I0_O)        0.150     3.164 r  system_wrapper_m1/system_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_wready_INST_0/O
                         net (fo=11, unplaced)        0.265     3.429    system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/maxigp2_wready
                         PS8                                          r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP2WREADY
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      3.750     3.750 r  
                         PS8                          0.000     3.750 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, unplaced)         0.135     3.885    system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[1]
                         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     3.910 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=652, unplaced)       2.439     6.349    system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/maxihpm0_lpd_aclk
                         PS8                                          r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP2ACLK
                         clock pessimism              0.039     6.388    
                         clock uncertainty           -0.119     6.269    
                         PS8 (Setup_PS8_MAXIGP2ACLK_MAXIGP2WREADY)
                                                     -0.948     5.321    system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/PS8_i
  -------------------------------------------------------------------
                         required time                          5.321    
                         arrival time                          -3.429    
  -------------------------------------------------------------------
                         slack                                  1.892    

Slack (MET) :             2.026ns  (required time - arrival time)
  Source:                 system_wrapper_m1/system_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read_reg[0]_rep__1/C
                            (rising edge-triggered cell FDSE clocked by clk_pl_1  {rise@0.000ns fall@1.875ns period=3.750ns})
  Destination:            system_wrapper_m1/system_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[4]/D
                            (rising edge-triggered cell FDSE clocked by clk_pl_1  {rise@0.000ns fall@1.875ns period=3.750ns})
  Path Group:             clk_pl_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.750ns  (clk_pl_1 rise@3.750ns - clk_pl_1 rise@0.000ns)
  Data Path Delay:        1.485ns  (logic 0.357ns (24.040%)  route 1.128ns (75.960%))
  Logic Levels:           6  (LUT2=1 LUT3=3 LUT6=2)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.599ns = ( 6.349 - 3.750 ) 
    Source Clock Delay      (SCD):    2.783ns
    Clock Pessimism Removal (CPR):    0.039ns
  Clock Uncertainty:      0.119ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.226ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
                         PS8                          0.000     0.000 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, unplaced)         0.171     0.171    system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[1]
                         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.199 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=652, unplaced)       2.584     2.783    system_wrapper_m1/system_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/aclk
                         FDSE                                         r  system_wrapper_m1/system_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read_reg[0]_rep__1/C
  -------------------------------------------------------------------    -------------------
                         FDSE (Prop_FDSE_C_Q)         0.077     2.860 f  system_wrapper_m1/system_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read_reg[0]_rep__1/Q
                         net (fo=7, unplaced)         0.116     2.976    system_wrapper_m1/system_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read_reg[0]_rep__1_n_0
                         LUT3 (Prop_LUT3_I0_O)        0.090     3.066 f  system_wrapper_m1/system_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/m_valid_i_i_3/O
                         net (fo=1, unplaced)         0.185     3.251    system_wrapper_m1/system_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[0]_rep__1_0
                         LUT3 (Prop_LUT3_I0_O)        0.038     3.289 f  system_wrapper_m1/system_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/axi_protocol_co5_LUT3/O
                         net (fo=1, unplaced)         0.185     3.474    system_wrapper_m1/system_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/axi_protocol_co5_net
                         LUT6 (Prop_LUT6_I5_O)        0.038     3.512 r  system_wrapper_m1/system_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/axi_protocol_co5_LUT6/O
                         net (fo=3, unplaced)         0.191     3.703    system_wrapper_m1/system_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/cnt_read_reg[3]_rep__2
                         LUT2 (Prop_LUT2_I1_O)        0.038     3.741 r  system_wrapper_m1/system_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/cnt_read[4]_i_2__0/O
                         net (fo=10, unplaced)        0.218     3.959    system_wrapper_m1/system_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/s_ready_i_reg
                         LUT3 (Prop_LUT3_I0_O)        0.038     3.997 r  system_wrapper_m1/system_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/axi_protocol_co5_LUT3_2/O
                         net (fo=1, unplaced)         0.185     4.182    system_wrapper_m1/system_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/axi_protocol_co5_net_2
                         LUT6 (Prop_LUT6_I5_O)        0.038     4.220 r  system_wrapper_m1/system_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/axi_protocol_co5_LUT6_3/O
                         net (fo=1, unplaced)         0.048     4.268    system_wrapper_m1/system_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read[4]_i_1__0_n_0
                         FDSE                                         r  system_wrapper_m1/system_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      3.750     3.750 r  
                         PS8                          0.000     3.750 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, unplaced)         0.135     3.885    system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[1]
                         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     3.910 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=652, unplaced)       2.439     6.349    system_wrapper_m1/system_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
                         FDSE                                         r  system_wrapper_m1/system_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[4]/C
                         clock pessimism              0.039     6.388    
                         clock uncertainty           -0.119     6.269    
                         FDSE (Setup_FDSE_C_D)        0.025     6.294    system_wrapper_m1/system_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[4]
  -------------------------------------------------------------------
                         required time                          6.294    
                         arrival time                          -4.268    
  -------------------------------------------------------------------
                         slack                                  2.026    

Slack (MET) :             2.026ns  (required time - arrival time)
  Source:                 system_wrapper_m1/system_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read_reg[0]_rep__1/C
                            (rising edge-triggered cell FDSE clocked by clk_pl_1  {rise@0.000ns fall@1.875ns period=3.750ns})
  Destination:            system_wrapper_m1/system_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read_reg[4]/D
                            (rising edge-triggered cell FDSE clocked by clk_pl_1  {rise@0.000ns fall@1.875ns period=3.750ns})
  Path Group:             clk_pl_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.750ns  (clk_pl_1 rise@3.750ns - clk_pl_1 rise@0.000ns)
  Data Path Delay:        1.485ns  (logic 0.357ns (24.040%)  route 1.128ns (75.960%))
  Logic Levels:           6  (LUT2=2 LUT3=2 LUT6=2)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.599ns = ( 6.349 - 3.750 ) 
    Source Clock Delay      (SCD):    2.783ns
    Clock Pessimism Removal (CPR):    0.039ns
  Clock Uncertainty:      0.119ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.226ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
                         PS8                          0.000     0.000 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, unplaced)         0.171     0.171    system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[1]
                         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.199 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=652, unplaced)       2.584     2.783    system_wrapper_m1/system_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/aclk
                         FDSE                                         r  system_wrapper_m1/system_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read_reg[0]_rep__1/C
  -------------------------------------------------------------------    -------------------
                         FDSE (Prop_FDSE_C_Q)         0.077     2.860 f  system_wrapper_m1/system_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read_reg[0]_rep__1/Q
                         net (fo=7, unplaced)         0.116     2.976    system_wrapper_m1/system_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read_reg[0]_rep__1_n_0
                         LUT3 (Prop_LUT3_I0_O)        0.090     3.066 f  system_wrapper_m1/system_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/m_valid_i_i_3/O
                         net (fo=1, unplaced)         0.185     3.251    system_wrapper_m1/system_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[0]_rep__1_0
                         LUT3 (Prop_LUT3_I0_O)        0.038     3.289 f  system_wrapper_m1/system_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/axi_protocol_co5_LUT3/O
                         net (fo=1, unplaced)         0.185     3.474    system_wrapper_m1/system_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/axi_protocol_co5_net
                         LUT6 (Prop_LUT6_I5_O)        0.038     3.512 r  system_wrapper_m1/system_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/axi_protocol_co5_LUT6/O
                         net (fo=3, unplaced)         0.191     3.703    system_wrapper_m1/system_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/cnt_read_reg[3]_rep__2
                         LUT2 (Prop_LUT2_I1_O)        0.038     3.741 r  system_wrapper_m1/system_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/cnt_read[4]_i_2__0/O
                         net (fo=10, unplaced)        0.218     3.959    system_wrapper_m1/system_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/s_ready_i_reg
                         LUT6 (Prop_LUT6_I4_O)        0.038     3.997 r  system_wrapper_m1/system_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read[4]_i_2/O
                         net (fo=1, unplaced)         0.185     4.182    system_wrapper_m1/system_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read[4]_i_2_n_0
                         LUT2 (Prop_LUT2_I1_O)        0.038     4.220 r  system_wrapper_m1/system_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read[4]_i_1/O
                         net (fo=3, unplaced)         0.048     4.268    system_wrapper_m1/system_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read[4]_i_1_n_0
                         FDSE                                         r  system_wrapper_m1/system_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      3.750     3.750 r  
                         PS8                          0.000     3.750 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, unplaced)         0.135     3.885    system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[1]
                         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     3.910 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=652, unplaced)       2.439     6.349    system_wrapper_m1/system_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/aclk
                         FDSE                                         r  system_wrapper_m1/system_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read_reg[4]/C
                         clock pessimism              0.039     6.388    
                         clock uncertainty           -0.119     6.269    
                         FDSE (Setup_FDSE_C_D)        0.025     6.294    system_wrapper_m1/system_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read_reg[4]
  -------------------------------------------------------------------
                         required time                          6.294    
                         arrival time                          -4.268    
  -------------------------------------------------------------------
                         slack                                  2.026    

Slack (MET) :             2.026ns  (required time - arrival time)
  Source:                 system_wrapper_m1/system_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read_reg[0]_rep__1/C
                            (rising edge-triggered cell FDSE clocked by clk_pl_1  {rise@0.000ns fall@1.875ns period=3.750ns})
  Destination:            system_wrapper_m1/system_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read_reg[4]_rep/D
                            (rising edge-triggered cell FDSE clocked by clk_pl_1  {rise@0.000ns fall@1.875ns period=3.750ns})
  Path Group:             clk_pl_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.750ns  (clk_pl_1 rise@3.750ns - clk_pl_1 rise@0.000ns)
  Data Path Delay:        1.485ns  (logic 0.357ns (24.040%)  route 1.128ns (75.960%))
  Logic Levels:           6  (LUT2=2 LUT3=2 LUT6=2)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.599ns = ( 6.349 - 3.750 ) 
    Source Clock Delay      (SCD):    2.783ns
    Clock Pessimism Removal (CPR):    0.039ns
  Clock Uncertainty:      0.119ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.226ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
                         PS8                          0.000     0.000 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, unplaced)         0.171     0.171    system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[1]
                         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.199 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=652, unplaced)       2.584     2.783    system_wrapper_m1/system_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/aclk
                         FDSE                                         r  system_wrapper_m1/system_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read_reg[0]_rep__1/C
  -------------------------------------------------------------------    -------------------
                         FDSE (Prop_FDSE_C_Q)         0.077     2.860 f  system_wrapper_m1/system_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read_reg[0]_rep__1/Q
                         net (fo=7, unplaced)         0.116     2.976    system_wrapper_m1/system_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read_reg[0]_rep__1_n_0
                         LUT3 (Prop_LUT3_I0_O)        0.090     3.066 f  system_wrapper_m1/system_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/m_valid_i_i_3/O
                         net (fo=1, unplaced)         0.185     3.251    system_wrapper_m1/system_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[0]_rep__1_0
                         LUT3 (Prop_LUT3_I0_O)        0.038     3.289 f  system_wrapper_m1/system_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/axi_protocol_co5_LUT3/O
                         net (fo=1, unplaced)         0.185     3.474    system_wrapper_m1/system_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/axi_protocol_co5_net
                         LUT6 (Prop_LUT6_I5_O)        0.038     3.512 r  system_wrapper_m1/system_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/axi_protocol_co5_LUT6/O
                         net (fo=3, unplaced)         0.191     3.703    system_wrapper_m1/system_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/cnt_read_reg[3]_rep__2
                         LUT2 (Prop_LUT2_I1_O)        0.038     3.741 r  system_wrapper_m1/system_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/cnt_read[4]_i_2__0/O
                         net (fo=10, unplaced)        0.218     3.959    system_wrapper_m1/system_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/s_ready_i_reg
                         LUT6 (Prop_LUT6_I4_O)        0.038     3.997 r  system_wrapper_m1/system_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read[4]_i_2/O
                         net (fo=1, unplaced)         0.185     4.182    system_wrapper_m1/system_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read[4]_i_2_n_0
                         LUT2 (Prop_LUT2_I1_O)        0.038     4.220 r  system_wrapper_m1/system_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read[4]_i_1/O
                         net (fo=3, unplaced)         0.048     4.268    system_wrapper_m1/system_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read[4]_i_1_n_0
                         FDSE                                         r  system_wrapper_m1/system_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read_reg[4]_rep/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      3.750     3.750 r  
                         PS8                          0.000     3.750 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, unplaced)         0.135     3.885    system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[1]
                         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     3.910 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=652, unplaced)       2.439     6.349    system_wrapper_m1/system_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/aclk
                         FDSE                                         r  system_wrapper_m1/system_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read_reg[4]_rep/C
                         clock pessimism              0.039     6.388    
                         clock uncertainty           -0.119     6.269    
                         FDSE (Setup_FDSE_C_D)        0.025     6.294    system_wrapper_m1/system_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read_reg[4]_rep
  -------------------------------------------------------------------
                         required time                          6.294    
                         arrival time                          -4.268    
  -------------------------------------------------------------------
                         slack                                  2.026    

Slack (MET) :             2.026ns  (required time - arrival time)
  Source:                 system_wrapper_m1/system_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read_reg[0]_rep__1/C
                            (rising edge-triggered cell FDSE clocked by clk_pl_1  {rise@0.000ns fall@1.875ns period=3.750ns})
  Destination:            system_wrapper_m1/system_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read_reg[4]_rep__0/D
                            (rising edge-triggered cell FDSE clocked by clk_pl_1  {rise@0.000ns fall@1.875ns period=3.750ns})
  Path Group:             clk_pl_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.750ns  (clk_pl_1 rise@3.750ns - clk_pl_1 rise@0.000ns)
  Data Path Delay:        1.485ns  (logic 0.357ns (24.040%)  route 1.128ns (75.960%))
  Logic Levels:           6  (LUT2=2 LUT3=2 LUT6=2)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.599ns = ( 6.349 - 3.750 ) 
    Source Clock Delay      (SCD):    2.783ns
    Clock Pessimism Removal (CPR):    0.039ns
  Clock Uncertainty:      0.119ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.226ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
                         PS8                          0.000     0.000 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, unplaced)         0.171     0.171    system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[1]
                         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.199 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=652, unplaced)       2.584     2.783    system_wrapper_m1/system_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/aclk
                         FDSE                                         r  system_wrapper_m1/system_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read_reg[0]_rep__1/C
  -------------------------------------------------------------------    -------------------
                         FDSE (Prop_FDSE_C_Q)         0.077     2.860 f  system_wrapper_m1/system_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read_reg[0]_rep__1/Q
                         net (fo=7, unplaced)         0.116     2.976    system_wrapper_m1/system_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read_reg[0]_rep__1_n_0
                         LUT3 (Prop_LUT3_I0_O)        0.090     3.066 f  system_wrapper_m1/system_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/m_valid_i_i_3/O
                         net (fo=1, unplaced)         0.185     3.251    system_wrapper_m1/system_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[0]_rep__1_0
                         LUT3 (Prop_LUT3_I0_O)        0.038     3.289 f  system_wrapper_m1/system_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/axi_protocol_co5_LUT3/O
                         net (fo=1, unplaced)         0.185     3.474    system_wrapper_m1/system_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/axi_protocol_co5_net
                         LUT6 (Prop_LUT6_I5_O)        0.038     3.512 r  system_wrapper_m1/system_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/axi_protocol_co5_LUT6/O
                         net (fo=3, unplaced)         0.191     3.703    system_wrapper_m1/system_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/cnt_read_reg[3]_rep__2
                         LUT2 (Prop_LUT2_I1_O)        0.038     3.741 r  system_wrapper_m1/system_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/cnt_read[4]_i_2__0/O
                         net (fo=10, unplaced)        0.218     3.959    system_wrapper_m1/system_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/s_ready_i_reg
                         LUT6 (Prop_LUT6_I4_O)        0.038     3.997 r  system_wrapper_m1/system_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read[4]_i_2/O
                         net (fo=1, unplaced)         0.185     4.182    system_wrapper_m1/system_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read[4]_i_2_n_0
                         LUT2 (Prop_LUT2_I1_O)        0.038     4.220 r  system_wrapper_m1/system_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read[4]_i_1/O
                         net (fo=3, unplaced)         0.048     4.268    system_wrapper_m1/system_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read[4]_i_1_n_0
                         FDSE                                         r  system_wrapper_m1/system_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read_reg[4]_rep__0/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      3.750     3.750 r  
                         PS8                          0.000     3.750 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, unplaced)         0.135     3.885    system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[1]
                         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     3.910 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=652, unplaced)       2.439     6.349    system_wrapper_m1/system_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/aclk
                         FDSE                                         r  system_wrapper_m1/system_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read_reg[4]_rep__0/C
                         clock pessimism              0.039     6.388    
                         clock uncertainty           -0.119     6.269    
                         FDSE (Setup_FDSE_C_D)        0.025     6.294    system_wrapper_m1/system_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read_reg[4]_rep__0
  -------------------------------------------------------------------
                         required time                          6.294    
                         arrival time                          -4.268    
  -------------------------------------------------------------------
                         slack                                  2.026    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.079ns  (arrival time - required time)
  Source:                 system_wrapper_m1/system_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/sel_first_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@1.875ns period=3.750ns})
  Destination:            system_wrapper_m1/system_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/sel_first_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@1.875ns period=3.750ns})
  Path Group:             clk_pl_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_1 rise@0.000ns - clk_pl_1 rise@0.000ns)
  Data Path Delay:        0.112ns  (logic 0.052ns (46.578%)  route 0.060ns (53.422%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.397ns
    Source Clock Delay      (SCD):    1.225ns
    Clock Pessimism Removal (CPR):    0.027ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
                         PS8                          0.000     0.000 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, unplaced)         0.094     0.094    system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[1]
                         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=652, unplaced)       1.114     1.225    system_wrapper_m1/system_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/aclk
                         FDRE                                         r  system_wrapper_m1/system_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/sel_first_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.038     1.263 r  system_wrapper_m1/system_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/sel_first_reg/Q
                         net (fo=1, unplaced)         0.044     1.307    system_wrapper_m1/system_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/sel_first_reg_3
                         LUT6 (Prop_LUT6_I5_O)        0.014     1.321 r  system_wrapper_m1/system_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/sel_first_i_1__0/O
                         net (fo=3, unplaced)         0.016     1.337    system_wrapper_m1/system_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/sel_first_i
                         FDRE                                         r  system_wrapper_m1/system_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/sel_first_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
                         PS8                          0.000     0.000 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, unplaced)         0.120     0.120    system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[1]
                         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=652, unplaced)       1.259     1.397    system_wrapper_m1/system_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/aclk
                         FDRE                                         r  system_wrapper_m1/system_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/sel_first_reg/C
                         clock pessimism             -0.027     1.370    
                         FDRE (Hold_FDRE_C_D)         0.046     1.416    system_wrapper_m1/system_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/sel_first_reg
  -------------------------------------------------------------------
                         required time                         -1.416    
                         arrival time                           1.337    
  -------------------------------------------------------------------
                         slack                                 -0.079    

Slack (VIOLATED) :        -0.079ns  (arrival time - required time)
  Source:                 system_wrapper_m1/system_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/sel_first_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@1.875ns period=3.750ns})
  Destination:            system_wrapper_m1/system_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/sel_first_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@1.875ns period=3.750ns})
  Path Group:             clk_pl_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_1 rise@0.000ns - clk_pl_1 rise@0.000ns)
  Data Path Delay:        0.112ns  (logic 0.052ns (46.578%)  route 0.060ns (53.422%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.397ns
    Source Clock Delay      (SCD):    1.225ns
    Clock Pessimism Removal (CPR):    0.027ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
                         PS8                          0.000     0.000 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, unplaced)         0.094     0.094    system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[1]
                         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=652, unplaced)       1.114     1.225    system_wrapper_m1/system_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/aclk
                         FDRE                                         r  system_wrapper_m1/system_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/sel_first_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.038     1.263 r  system_wrapper_m1/system_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/sel_first_reg/Q
                         net (fo=1, unplaced)         0.044     1.307    system_wrapper_m1/system_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/sel_first_reg_4
                         LUT6 (Prop_LUT6_I5_O)        0.014     1.321 r  system_wrapper_m1/system_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/sel_first_i_1/O
                         net (fo=3, unplaced)         0.016     1.337    system_wrapper_m1/system_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/sel_first_i
                         FDRE                                         r  system_wrapper_m1/system_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/sel_first_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
                         PS8                          0.000     0.000 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, unplaced)         0.120     0.120    system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[1]
                         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=652, unplaced)       1.259     1.397    system_wrapper_m1/system_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/aclk
                         FDRE                                         r  system_wrapper_m1/system_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/sel_first_reg/C
                         clock pessimism             -0.027     1.370    
                         FDRE (Hold_FDRE_C_D)         0.046     1.416    system_wrapper_m1/system_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/sel_first_reg
  -------------------------------------------------------------------
                         required time                         -1.416    
                         arrival time                           1.337    
  -------------------------------------------------------------------
                         slack                                 -0.079    

Slack (VIOLATED) :        -0.078ns  (arrival time - required time)
  Source:                 system_wrapper_m1/system_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axlen_cnt_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@1.875ns period=3.750ns})
  Destination:            system_wrapper_m1/system_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axlen_cnt_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@1.875ns period=3.750ns})
  Path Group:             clk_pl_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_1 rise@0.000ns - clk_pl_1 rise@0.000ns)
  Data Path Delay:        0.113ns  (logic 0.052ns (45.966%)  route 0.061ns (54.034%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.397ns
    Source Clock Delay      (SCD):    1.225ns
    Clock Pessimism Removal (CPR):    0.027ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
                         PS8                          0.000     0.000 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, unplaced)         0.094     0.094    system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[1]
                         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=652, unplaced)       1.114     1.225    system_wrapper_m1/system_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/aclk
                         FDRE                                         r  system_wrapper_m1/system_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axlen_cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.038     1.263 r  system_wrapper_m1/system_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axlen_cnt_reg[7]/Q
                         net (fo=2, unplaced)         0.045     1.308    system_wrapper_m1/system_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axlen_cnt_reg_n_0_[7]
                         LUT6 (Prop_LUT6_I4_O)        0.014     1.322 r  system_wrapper_m1/system_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axi_protocol_co2_LUT6_10/O
                         net (fo=1, unplaced)         0.016     1.338    system_wrapper_m1/system_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axlen_cnt[7]_i_2__0_n_0
                         FDRE                                         r  system_wrapper_m1/system_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axlen_cnt_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
                         PS8                          0.000     0.000 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, unplaced)         0.120     0.120    system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[1]
                         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=652, unplaced)       1.259     1.397    system_wrapper_m1/system_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/aclk
                         FDRE                                         r  system_wrapper_m1/system_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axlen_cnt_reg[7]/C
                         clock pessimism             -0.027     1.370    
                         FDRE (Hold_FDRE_C_D)         0.046     1.416    system_wrapper_m1/system_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axlen_cnt_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.416    
                         arrival time                           1.338    
  -------------------------------------------------------------------
                         slack                                 -0.078    

Slack (VIOLATED) :        -0.078ns  (arrival time - required time)
  Source:                 system_wrapper_m1/system_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/wrap_second_len_r_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@1.875ns period=3.750ns})
  Destination:            system_wrapper_m1/system_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/wrap_second_len_r_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@1.875ns period=3.750ns})
  Path Group:             clk_pl_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_1 rise@0.000ns - clk_pl_1 rise@0.000ns)
  Data Path Delay:        0.113ns  (logic 0.052ns (45.966%)  route 0.061ns (54.034%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.397ns
    Source Clock Delay      (SCD):    1.225ns
    Clock Pessimism Removal (CPR):    0.027ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
                         PS8                          0.000     0.000 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, unplaced)         0.094     0.094    system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[1]
                         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=652, unplaced)       1.114     1.225    system_wrapper_m1/system_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/aclk
                         FDRE                                         r  system_wrapper_m1/system_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/wrap_second_len_r_reg[3]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.038     1.263 r  system_wrapper_m1/system_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/wrap_second_len_r_reg[3]/Q
                         net (fo=2, unplaced)         0.045     1.308    system_wrapper_m1/system_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/Q[3]
                         LUT6 (Prop_LUT6_I3_O)        0.014     1.322 r  system_wrapper_m1/system_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/wrap_second_len_r[3]_i_1__0/O
                         net (fo=1, unplaced)         0.016     1.338    system_wrapper_m1/system_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/state_reg[1]_0[3]
                         FDRE                                         r  system_wrapper_m1/system_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/wrap_second_len_r_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
                         PS8                          0.000     0.000 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, unplaced)         0.120     0.120    system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[1]
                         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=652, unplaced)       1.259     1.397    system_wrapper_m1/system_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/aclk
                         FDRE                                         r  system_wrapper_m1/system_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/wrap_second_len_r_reg[3]/C
                         clock pessimism             -0.027     1.370    
                         FDRE (Hold_FDRE_C_D)         0.046     1.416    system_wrapper_m1/system_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/wrap_second_len_r_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.416    
                         arrival time                           1.338    
  -------------------------------------------------------------------
                         slack                                 -0.078    

Slack (VIOLATED) :        -0.078ns  (arrival time - required time)
  Source:                 system_wrapper_m1/system_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@1.875ns period=3.750ns})
  Destination:            system_wrapper_m1/system_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@1.875ns period=3.750ns})
  Path Group:             clk_pl_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_1 rise@0.000ns - clk_pl_1 rise@0.000ns)
  Data Path Delay:        0.113ns  (logic 0.052ns (45.966%)  route 0.061ns (54.034%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.397ns
    Source Clock Delay      (SCD):    1.225ns
    Clock Pessimism Removal (CPR):    0.027ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
                         PS8                          0.000     0.000 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, unplaced)         0.094     0.094    system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[1]
                         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=652, unplaced)       1.114     1.225    system_wrapper_m1/system_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
                         FDRE                                         r  system_wrapper_m1/system_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[7]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.038     1.263 r  system_wrapper_m1/system_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[7]/Q
                         net (fo=2, unplaced)         0.045     1.308    system_wrapper_m1/system_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[8][2]
                         LUT6 (Prop_LUT6_I4_O)        0.014     1.322 r  system_wrapper_m1/system_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr[7]_i_1/O
                         net (fo=1, unplaced)         0.016     1.338    system_wrapper_m1/system_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/m_payload_i_reg[8][2]
                         FDRE                                         r  system_wrapper_m1/system_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
                         PS8                          0.000     0.000 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, unplaced)         0.120     0.120    system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[1]
                         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=652, unplaced)       1.259     1.397    system_wrapper_m1/system_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
                         FDRE                                         r  system_wrapper_m1/system_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[7]/C
                         clock pessimism             -0.027     1.370    
                         FDRE (Hold_FDRE_C_D)         0.046     1.416    system_wrapper_m1/system_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.416    
                         arrival time                           1.338    
  -------------------------------------------------------------------
                         slack                                 -0.078    

Slack (VIOLATED) :        -0.078ns  (arrival time - required time)
  Source:                 system_wrapper_m1/system_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@1.875ns period=3.750ns})
  Destination:            system_wrapper_m1/system_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@1.875ns period=3.750ns})
  Path Group:             clk_pl_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_1 rise@0.000ns - clk_pl_1 rise@0.000ns)
  Data Path Delay:        0.113ns  (logic 0.052ns (45.966%)  route 0.061ns (54.034%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.397ns
    Source Clock Delay      (SCD):    1.225ns
    Clock Pessimism Removal (CPR):    0.027ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
                         PS8                          0.000     0.000 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, unplaced)         0.094     0.094    system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[1]
                         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=652, unplaced)       1.114     1.225    system_wrapper_m1/system_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
                         FDRE                                         r  system_wrapper_m1/system_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[8]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.038     1.263 r  system_wrapper_m1/system_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[8]/Q
                         net (fo=2, unplaced)         0.045     1.308    system_wrapper_m1/system_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[8][3]
                         LUT6 (Prop_LUT6_I4_O)        0.014     1.322 r  system_wrapper_m1/system_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr[8]_i_1/O
                         net (fo=1, unplaced)         0.016     1.338    system_wrapper_m1/system_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/m_payload_i_reg[8][3]
                         FDRE                                         r  system_wrapper_m1/system_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
                         PS8                          0.000     0.000 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, unplaced)         0.120     0.120    system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[1]
                         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=652, unplaced)       1.259     1.397    system_wrapper_m1/system_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
                         FDRE                                         r  system_wrapper_m1/system_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[8]/C
                         clock pessimism             -0.027     1.370    
                         FDRE (Hold_FDRE_C_D)         0.046     1.416    system_wrapper_m1/system_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.416    
                         arrival time                           1.338    
  -------------------------------------------------------------------
                         slack                                 -0.078    

Slack (VIOLATED) :        -0.078ns  (arrival time - required time)
  Source:                 system_wrapper_m1/system_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/wrap_second_len_r_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@1.875ns period=3.750ns})
  Destination:            system_wrapper_m1/system_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/wrap_second_len_r_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@1.875ns period=3.750ns})
  Path Group:             clk_pl_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_1 rise@0.000ns - clk_pl_1 rise@0.000ns)
  Data Path Delay:        0.113ns  (logic 0.052ns (45.966%)  route 0.061ns (54.034%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.397ns
    Source Clock Delay      (SCD):    1.225ns
    Clock Pessimism Removal (CPR):    0.027ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
                         PS8                          0.000     0.000 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, unplaced)         0.094     0.094    system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[1]
                         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=652, unplaced)       1.114     1.225    system_wrapper_m1/system_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/aclk
                         FDRE                                         r  system_wrapper_m1/system_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/wrap_second_len_r_reg[3]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.038     1.263 r  system_wrapper_m1/system_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/wrap_second_len_r_reg[3]/Q
                         net (fo=2, unplaced)         0.045     1.308    system_wrapper_m1/system_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/wrap_second_len_r_reg[3][3]
                         LUT6 (Prop_LUT6_I3_O)        0.014     1.322 r  system_wrapper_m1/system_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/wrap_second_len_r[3]_i_1/O
                         net (fo=1, unplaced)         0.016     1.338    system_wrapper_m1/system_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/state_reg[0]_0[3]
                         FDRE                                         r  system_wrapper_m1/system_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/wrap_second_len_r_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
                         PS8                          0.000     0.000 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, unplaced)         0.120     0.120    system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[1]
                         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=652, unplaced)       1.259     1.397    system_wrapper_m1/system_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/aclk
                         FDRE                                         r  system_wrapper_m1/system_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/wrap_second_len_r_reg[3]/C
                         clock pessimism             -0.027     1.370    
                         FDRE (Hold_FDRE_C_D)         0.046     1.416    system_wrapper_m1/system_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/wrap_second_len_r_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.416    
                         arrival time                           1.338    
  -------------------------------------------------------------------
                         slack                                 -0.078    

Slack (VIOLATED) :        -0.077ns  (arrival time - required time)
  Source:                 system_wrapper_m1/system_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/FSM_onehot_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@1.875ns period=3.750ns})
  Destination:            system_wrapper_m1/system_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/FSM_onehot_state_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@1.875ns period=3.750ns})
  Path Group:             clk_pl_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_1 rise@0.000ns - clk_pl_1 rise@0.000ns)
  Data Path Delay:        0.114ns  (logic 0.052ns (45.765%)  route 0.062ns (54.235%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.397ns
    Source Clock Delay      (SCD):    1.225ns
    Clock Pessimism Removal (CPR):    0.027ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
                         PS8                          0.000     0.000 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, unplaced)         0.094     0.094    system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[1]
                         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=652, unplaced)       1.114     1.225    system_wrapper_m1/system_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
                         FDRE                                         r  system_wrapper_m1/system_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/FSM_onehot_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.038     1.263 r  system_wrapper_m1/system_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/FSM_onehot_state_reg[2]/Q
                         net (fo=2, unplaced)         0.046     1.309    system_wrapper_m1/system_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_bresp_i
                         LUT6 (Prop_LUT6_I5_O)        0.014     1.323 r  system_wrapper_m1/system_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/slave_attachmen_LUT6_1/O
                         net (fo=1, unplaced)         0.016     1.339    system_wrapper_m1/system_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/FSM_onehot_state[2]_i_1_n_0
                         FDRE                                         r  system_wrapper_m1/system_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/FSM_onehot_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
                         PS8                          0.000     0.000 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, unplaced)         0.120     0.120    system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[1]
                         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=652, unplaced)       1.259     1.397    system_wrapper_m1/system_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
                         FDRE                                         r  system_wrapper_m1/system_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/FSM_onehot_state_reg[2]/C
                         clock pessimism             -0.027     1.370    
                         FDRE (Hold_FDRE_C_D)         0.046     1.416    system_wrapper_m1/system_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/FSM_onehot_state_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.416    
                         arrival time                           1.339    
  -------------------------------------------------------------------
                         slack                                 -0.077    

Slack (VIOLATED) :        -0.077ns  (arrival time - required time)
  Source:                 system_wrapper_m1/system_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/wrap_boundary_axaddr_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@1.875ns period=3.750ns})
  Destination:            system_wrapper_m1/system_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@1.875ns period=3.750ns})
  Path Group:             clk_pl_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_1 rise@0.000ns - clk_pl_1 rise@0.000ns)
  Data Path Delay:        0.114ns  (logic 0.052ns (45.765%)  route 0.062ns (54.235%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.397ns
    Source Clock Delay      (SCD):    1.225ns
    Clock Pessimism Removal (CPR):    0.027ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
                         PS8                          0.000     0.000 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, unplaced)         0.094     0.094    system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[1]
                         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=652, unplaced)       1.114     1.225    system_wrapper_m1/system_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/aclk
                         FDRE                                         r  system_wrapper_m1/system_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/wrap_boundary_axaddr_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.038     1.263 r  system_wrapper_m1/system_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/wrap_boundary_axaddr_r_reg[0]/Q
                         net (fo=1, unplaced)         0.046     1.309    system_wrapper_m1/system_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/wrap_boundary_axaddr_r_reg_n_0_[0]
                         LUT6 (Prop_LUT6_I4_O)        0.014     1.323 r  system_wrapper_m1/system_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/axi_protocol_co3_LUT6/O
                         net (fo=1, unplaced)         0.016     1.339    system_wrapper_m1/system_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap[0]_i_1__0_n_0
                         FDRE                                         r  system_wrapper_m1/system_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
                         PS8                          0.000     0.000 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, unplaced)         0.120     0.120    system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[1]
                         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=652, unplaced)       1.259     1.397    system_wrapper_m1/system_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/aclk
                         FDRE                                         r  system_wrapper_m1/system_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap_reg[0]/C
                         clock pessimism             -0.027     1.370    
                         FDRE (Hold_FDRE_C_D)         0.046     1.416    system_wrapper_m1/system_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.416    
                         arrival time                           1.339    
  -------------------------------------------------------------------
                         slack                                 -0.077    

Slack (VIOLATED) :        -0.077ns  (arrival time - required time)
  Source:                 system_wrapper_m1/system_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/wrap_boundary_axaddr_r_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@1.875ns period=3.750ns})
  Destination:            system_wrapper_m1/system_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@1.875ns period=3.750ns})
  Path Group:             clk_pl_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_1 rise@0.000ns - clk_pl_1 rise@0.000ns)
  Data Path Delay:        0.114ns  (logic 0.052ns (45.765%)  route 0.062ns (54.235%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.397ns
    Source Clock Delay      (SCD):    1.225ns
    Clock Pessimism Removal (CPR):    0.027ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
                         PS8                          0.000     0.000 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, unplaced)         0.094     0.094    system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[1]
                         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=652, unplaced)       1.114     1.225    system_wrapper_m1/system_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/aclk
                         FDRE                                         r  system_wrapper_m1/system_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/wrap_boundary_axaddr_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.038     1.263 r  system_wrapper_m1/system_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/wrap_boundary_axaddr_r_reg[1]/Q
                         net (fo=1, unplaced)         0.046     1.309    system_wrapper_m1/system_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/wrap_boundary_axaddr_r_reg_n_0_[1]
                         LUT6 (Prop_LUT6_I4_O)        0.014     1.323 r  system_wrapper_m1/system_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/axi_protocol_co3_LUT6_1/O
                         net (fo=1, unplaced)         0.016     1.339    system_wrapper_m1/system_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap[1]_i_1__0_n_0
                         FDRE                                         r  system_wrapper_m1/system_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
                         PS8                          0.000     0.000 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, unplaced)         0.120     0.120    system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[1]
                         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=652, unplaced)       1.259     1.397    system_wrapper_m1/system_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/aclk
                         FDRE                                         r  system_wrapper_m1/system_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap_reg[1]/C
                         clock pessimism             -0.027     1.370    
                         FDRE (Hold_FDRE_C_D)         0.046     1.416    system_wrapper_m1/system_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.416    
                         arrival time                           1.339    
  -------------------------------------------------------------------
                         slack                                 -0.077    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_pl_1
Waveform(ns):       { 0.000 1.875 }
Period(ns):         3.750
Sources:            { system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1] }

Check Type        Corner  Lib Pin          Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin
Min Period        n/a     PS8/MAXIGP2ACLK  n/a            3.003         3.750       0.747                system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP2ACLK
Min Period        n/a     SRLC32E/CLK      n/a            1.064         3.750       2.686                system_wrapper_m1/system_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
Min Period        n/a     SRLC32E/CLK      n/a            1.064         3.750       2.686                system_wrapper_m1/system_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
Min Period        n/a     SRLC32E/CLK      n/a            1.064         3.750       2.686                system_wrapper_m1/system_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
Min Period        n/a     SRLC32E/CLK      n/a            1.064         3.750       2.686                system_wrapper_m1/system_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
Min Period        n/a     SRLC32E/CLK      n/a            1.064         3.750       2.686                system_wrapper_m1/system_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK
Min Period        n/a     SRLC32E/CLK      n/a            1.064         3.750       2.686                system_wrapper_m1/system_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][14]_srl32/CLK
Min Period        n/a     SRLC32E/CLK      n/a            1.064         3.750       2.686                system_wrapper_m1/system_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][15]_srl32/CLK
Min Period        n/a     SRLC32E/CLK      n/a            1.064         3.750       2.686                system_wrapper_m1/system_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][16]_srl32/CLK
Min Period        n/a     SRLC32E/CLK      n/a            1.064         3.750       2.686                system_wrapper_m1/system_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][17]_srl32/CLK
Low Pulse Width   Slow    PS8/MAXIGP2ACLK  n/a            1.502         1.875       0.373                system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP2ACLK
Low Pulse Width   Fast    PS8/MAXIGP2ACLK  n/a            1.502         1.875       0.373                system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP2ACLK
Low Pulse Width   Slow    SRLC32E/CLK      n/a            0.532         1.875       1.343                system_wrapper_m1/system_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK      n/a            0.532         1.875       1.343                system_wrapper_m1/system_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK      n/a            0.532         1.875       1.343                system_wrapper_m1/system_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK      n/a            0.532         1.875       1.343                system_wrapper_m1/system_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK      n/a            0.532         1.875       1.343                system_wrapper_m1/system_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK      n/a            0.532         1.875       1.343                system_wrapper_m1/system_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][14]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK      n/a            0.532         1.875       1.343                system_wrapper_m1/system_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][15]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK      n/a            0.532         1.875       1.343                system_wrapper_m1/system_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][16]_srl32/CLK
High Pulse Width  Fast    PS8/MAXIGP2ACLK  n/a            1.502         1.875       0.373                system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP2ACLK
High Pulse Width  Slow    PS8/MAXIGP2ACLK  n/a            1.502         1.875       0.373                system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP2ACLK
High Pulse Width  Fast    SRLC32E/CLK      n/a            0.532         1.875       1.343                system_wrapper_m1/system_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK      n/a            0.532         1.875       1.343                system_wrapper_m1/system_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK      n/a            0.532         1.875       1.343                system_wrapper_m1/system_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK      n/a            0.532         1.875       1.343                system_wrapper_m1/system_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK      n/a            0.532         1.875       1.343                system_wrapper_m1/system_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK      n/a            0.532         1.875       1.343                system_wrapper_m1/system_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][14]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK      n/a            0.532         1.875       1.343                system_wrapper_m1/system_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][15]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK      n/a            0.532         1.875       1.343                system_wrapper_m1/system_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][16]_srl32/CLK



---------------------------------------------------------------------------------------------------
From Clock:  pl_top_m1/PLL_m1/inst/clk_in1
  To Clock:  pl_top_m1/PLL_m1/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        1.425ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         pl_top_m1/PLL_m1/inst/clk_in1
Waveform(ns):       { 0.000 1.875 }
Period(ns):         3.750
Sources:            { pl_top_m1/PLL_m1/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin
Min Period        n/a     MMCME4_ADV/CLKIN1  n/a            1.071         3.750       2.679                pl_top_m1/PLL_m1/inst/mmcme4_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME4_ADV/CLKIN1  n/a            0.450         1.875       1.425                pl_top_m1/PLL_m1/inst/mmcme4_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME4_ADV/CLKIN1  n/a            0.450         1.875       1.425                pl_top_m1/PLL_m1/inst/mmcme4_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME4_ADV/CLKIN1  n/a            0.450         1.875       1.425                pl_top_m1/PLL_m1/inst/mmcme4_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME4_ADV/CLKIN1  n/a            0.450         1.875       1.425                pl_top_m1/PLL_m1/inst/mmcme4_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_PLL
  To Clock:  clk_out1_PLL

Setup :            0  Failing Endpoints,  Worst Slack        3.313ns,  Total Violation        0.000ns
Hold  :            2  Failing Endpoints,  Worst Slack       -0.061ns,  Total Violation       -0.123ns
PW    :            0  Failing Endpoints,  Worst Slack        1.600ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.313ns  (required time - arrival time)
  Source:                 pl_top_m1/interrupt_m1/image_finish_inter_in_slow_clk_domain_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_PLL  {rise@0.000ns fall@1.875ns period=3.750ns})
  Destination:            pl_top_m1/interrupt_m1/image_finish_inter_in_slow_clk_domain_r_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_PLL  {rise@0.000ns fall@1.875ns period=3.750ns})
  Path Group:             clk_out1_PLL
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.750ns  (clk_out1_PLL rise@3.750ns - clk_out1_PLL rise@0.000ns)
  Data Path Delay:        0.262ns  (logic 0.077ns (29.389%)  route 0.185ns (70.611%))
  Logic Levels:           0  
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.629ns = ( 6.379 - 3.750 ) 
    Source Clock Delay      (SCD):    2.739ns
    Clock Pessimism Removal (CPR):    -0.035ns
  Clock Uncertainty:      0.055ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.084ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PLL rise edge)
                                                      0.000     0.000 r  
                         BUFG_PS                      0.000     0.000 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1710, unplaced)      2.584     2.584    pl_top_m1/PLL_m1/inst/clk_in1
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT0)
                                                     -2.655    -0.071 r  pl_top_m1/PLL_m1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.198     0.127    pl_top_m1/PLL_m1/inst/clk_out1_PLL
                         BUFGCE (Prop_BUFGCE_I_O)     0.028     0.155 r  pl_top_m1/PLL_m1/inst/clkout1_buf/O
                         net (fo=4, unplaced)         2.584     2.739    pl_top_m1/interrupt_m1/clk_out1
                         FDSE                                         r  pl_top_m1/interrupt_m1/image_finish_inter_in_slow_clk_domain_reg/C
  -------------------------------------------------------------------    -------------------
                         FDSE (Prop_FDSE_C_Q)         0.077     2.816 r  pl_top_m1/interrupt_m1/image_finish_inter_in_slow_clk_domain_reg/Q
                         net (fo=1, unplaced)         0.185     3.001    pl_top_m1/interrupt_m1/image_finish_inter_in_slow_clk_domain
                         FDRE                                         r  pl_top_m1/interrupt_m1/image_finish_inter_in_slow_clk_domain_r_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PLL rise edge)
                                                      3.750     3.750 r  
                         BUFG_PS                      0.000     3.750 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1710, unplaced)      2.439     6.189    pl_top_m1/PLL_m1/inst/clk_in1
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT0)
                                                     -2.450     3.739 r  pl_top_m1/PLL_m1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.177     3.916    pl_top_m1/PLL_m1/inst/clk_out1_PLL
                         BUFGCE (Prop_BUFGCE_I_O)     0.024     3.940 r  pl_top_m1/PLL_m1/inst/clkout1_buf/O
                         net (fo=4, unplaced)         2.439     6.379    pl_top_m1/interrupt_m1/clk_out1
                         FDRE                                         r  pl_top_m1/interrupt_m1/image_finish_inter_in_slow_clk_domain_r_reg/C
                         clock pessimism             -0.035     6.344    
                         clock uncertainty           -0.055     6.289    
                         FDRE (Setup_FDRE_C_D)        0.025     6.314    pl_top_m1/interrupt_m1/image_finish_inter_in_slow_clk_domain_r_reg
  -------------------------------------------------------------------
                         required time                          6.314    
                         arrival time                          -3.001    
  -------------------------------------------------------------------
                         slack                                  3.313    

Slack (MET) :             3.313ns  (required time - arrival time)
  Source:                 pl_top_m1/interrupt_m1/image_finish_inter_in_slow_clk_domain_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_PLL  {rise@0.000ns fall@1.875ns period=3.750ns})
  Destination:            pl_top_m1/interrupt_m1/image_finish_inter_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_PLL  {rise@0.000ns fall@1.875ns period=3.750ns})
  Path Group:             clk_out1_PLL
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.750ns  (clk_out1_PLL rise@3.750ns - clk_out1_PLL rise@0.000ns)
  Data Path Delay:        0.262ns  (logic 0.077ns (29.389%)  route 0.185ns (70.611%))
  Logic Levels:           0  
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.629ns = ( 6.379 - 3.750 ) 
    Source Clock Delay      (SCD):    2.739ns
    Clock Pessimism Removal (CPR):    -0.035ns
  Clock Uncertainty:      0.055ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.084ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PLL rise edge)
                                                      0.000     0.000 r  
                         BUFG_PS                      0.000     0.000 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1710, unplaced)      2.584     2.584    pl_top_m1/PLL_m1/inst/clk_in1
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT0)
                                                     -2.655    -0.071 r  pl_top_m1/PLL_m1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.198     0.127    pl_top_m1/PLL_m1/inst/clk_out1_PLL
                         BUFGCE (Prop_BUFGCE_I_O)     0.028     0.155 r  pl_top_m1/PLL_m1/inst/clkout1_buf/O
                         net (fo=4, unplaced)         2.584     2.739    pl_top_m1/interrupt_m1/clk_out1
                         FDRE                                         r  pl_top_m1/interrupt_m1/image_finish_inter_in_slow_clk_domain_r_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.077     2.816 r  pl_top_m1/interrupt_m1/image_finish_inter_in_slow_clk_domain_r_reg/Q
                         net (fo=1, unplaced)         0.185     3.001    pl_top_m1/interrupt_m1/image_finish_inter_in_slow_clk_domain_r
                         FDRE                                         r  pl_top_m1/interrupt_m1/image_finish_inter_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PLL rise edge)
                                                      3.750     3.750 r  
                         BUFG_PS                      0.000     3.750 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1710, unplaced)      2.439     6.189    pl_top_m1/PLL_m1/inst/clk_in1
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT0)
                                                     -2.450     3.739 r  pl_top_m1/PLL_m1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.177     3.916    pl_top_m1/PLL_m1/inst/clk_out1_PLL
                         BUFGCE (Prop_BUFGCE_I_O)     0.024     3.940 r  pl_top_m1/PLL_m1/inst/clkout1_buf/O
                         net (fo=4, unplaced)         2.439     6.379    pl_top_m1/interrupt_m1/clk_out1
                         FDRE                                         r  pl_top_m1/interrupt_m1/image_finish_inter_reg/C
                         clock pessimism             -0.035     6.344    
                         clock uncertainty           -0.055     6.289    
                         FDRE (Setup_FDRE_C_D)        0.025     6.314    pl_top_m1/interrupt_m1/image_finish_inter_reg
  -------------------------------------------------------------------
                         required time                          6.314    
                         arrival time                          -3.001    
  -------------------------------------------------------------------
                         slack                                  3.313    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.061ns  (arrival time - required time)
  Source:                 pl_top_m1/interrupt_m1/image_finish_inter_in_slow_clk_domain_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_PLL  {rise@0.000ns fall@1.875ns period=3.750ns})
  Destination:            pl_top_m1/interrupt_m1/image_finish_inter_in_slow_clk_domain_r_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_PLL  {rise@0.000ns fall@1.875ns period=3.750ns})
  Path Group:             clk_out1_PLL
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_PLL rise@0.000ns - clk_out1_PLL rise@0.000ns)
  Data Path Delay:        0.130ns  (logic 0.038ns (29.289%)  route 0.092ns (70.711%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.409ns
    Source Clock Delay      (SCD):    1.148ns
    Clock Pessimism Removal (CPR):    0.116ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PLL rise edge)
                                                      0.000     0.000 r  
                         BUFG_PS                      0.000     0.000 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1710, unplaced)      1.114     1.114    pl_top_m1/PLL_m1/inst/clk_in1
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT0)
                                                     -1.215    -0.101 r  pl_top_m1/PLL_m1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.118     0.017    pl_top_m1/PLL_m1/inst/clk_out1_PLL
                         BUFGCE (Prop_BUFGCE_I_O)     0.017     0.034 r  pl_top_m1/PLL_m1/inst/clkout1_buf/O
                         net (fo=4, unplaced)         1.114     1.148    pl_top_m1/interrupt_m1/clk_out1
                         FDSE                                         r  pl_top_m1/interrupt_m1/image_finish_inter_in_slow_clk_domain_reg/C
  -------------------------------------------------------------------    -------------------
                         FDSE (Prop_FDSE_C_Q)         0.038     1.186 r  pl_top_m1/interrupt_m1/image_finish_inter_in_slow_clk_domain_reg/Q
                         net (fo=1, unplaced)         0.092     1.278    pl_top_m1/interrupt_m1/image_finish_inter_in_slow_clk_domain
                         FDRE                                         r  pl_top_m1/interrupt_m1/image_finish_inter_in_slow_clk_domain_r_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PLL rise edge)
                                                      0.000     0.000 r  
                         BUFG_PS                      0.000     0.000 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1710, unplaced)      1.259     1.259    pl_top_m1/PLL_m1/inst/clk_in1
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT0)
                                                     -1.261    -0.002 r  pl_top_m1/PLL_m1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.133     0.131    pl_top_m1/PLL_m1/inst/clk_out1_PLL
                         BUFGCE (Prop_BUFGCE_I_O)     0.019     0.150 r  pl_top_m1/PLL_m1/inst/clkout1_buf/O
                         net (fo=4, unplaced)         1.259     1.409    pl_top_m1/interrupt_m1/clk_out1
                         FDRE                                         r  pl_top_m1/interrupt_m1/image_finish_inter_in_slow_clk_domain_r_reg/C
                         clock pessimism             -0.116     1.293    
                         FDRE (Hold_FDRE_C_D)         0.046     1.339    pl_top_m1/interrupt_m1/image_finish_inter_in_slow_clk_domain_r_reg
  -------------------------------------------------------------------
                         required time                         -1.339    
                         arrival time                           1.278    
  -------------------------------------------------------------------
                         slack                                 -0.061    

Slack (VIOLATED) :        -0.061ns  (arrival time - required time)
  Source:                 pl_top_m1/interrupt_m1/image_finish_inter_in_slow_clk_domain_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_PLL  {rise@0.000ns fall@1.875ns period=3.750ns})
  Destination:            pl_top_m1/interrupt_m1/image_finish_inter_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_PLL  {rise@0.000ns fall@1.875ns period=3.750ns})
  Path Group:             clk_out1_PLL
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_PLL rise@0.000ns - clk_out1_PLL rise@0.000ns)
  Data Path Delay:        0.130ns  (logic 0.038ns (29.289%)  route 0.092ns (70.711%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.409ns
    Source Clock Delay      (SCD):    1.148ns
    Clock Pessimism Removal (CPR):    0.116ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PLL rise edge)
                                                      0.000     0.000 r  
                         BUFG_PS                      0.000     0.000 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1710, unplaced)      1.114     1.114    pl_top_m1/PLL_m1/inst/clk_in1
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT0)
                                                     -1.215    -0.101 r  pl_top_m1/PLL_m1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.118     0.017    pl_top_m1/PLL_m1/inst/clk_out1_PLL
                         BUFGCE (Prop_BUFGCE_I_O)     0.017     0.034 r  pl_top_m1/PLL_m1/inst/clkout1_buf/O
                         net (fo=4, unplaced)         1.114     1.148    pl_top_m1/interrupt_m1/clk_out1
                         FDRE                                         r  pl_top_m1/interrupt_m1/image_finish_inter_in_slow_clk_domain_r_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.038     1.186 r  pl_top_m1/interrupt_m1/image_finish_inter_in_slow_clk_domain_r_reg/Q
                         net (fo=1, unplaced)         0.092     1.278    pl_top_m1/interrupt_m1/image_finish_inter_in_slow_clk_domain_r
                         FDRE                                         r  pl_top_m1/interrupt_m1/image_finish_inter_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PLL rise edge)
                                                      0.000     0.000 r  
                         BUFG_PS                      0.000     0.000 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1710, unplaced)      1.259     1.259    pl_top_m1/PLL_m1/inst/clk_in1
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT0)
                                                     -1.261    -0.002 r  pl_top_m1/PLL_m1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.133     0.131    pl_top_m1/PLL_m1/inst/clk_out1_PLL
                         BUFGCE (Prop_BUFGCE_I_O)     0.019     0.150 r  pl_top_m1/PLL_m1/inst/clkout1_buf/O
                         net (fo=4, unplaced)         1.259     1.409    pl_top_m1/interrupt_m1/clk_out1
                         FDRE                                         r  pl_top_m1/interrupt_m1/image_finish_inter_reg/C
                         clock pessimism             -0.116     1.293    
                         FDRE (Hold_FDRE_C_D)         0.046     1.339    pl_top_m1/interrupt_m1/image_finish_inter_reg
  -------------------------------------------------------------------
                         required time                         -1.339    
                         arrival time                           1.278    
  -------------------------------------------------------------------
                         slack                                 -0.061    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_PLL
Waveform(ns):       { 0.000 1.875 }
Period(ns):         3.750
Sources:            { pl_top_m1/PLL_m1/inst/mmcme4_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin
Min Period        n/a     BUFGCE/I            n/a            1.290         3.750       2.460                pl_top_m1/PLL_m1/inst/clkout1_buf/I
Min Period        n/a     MMCME4_ADV/CLKOUT0  n/a            1.071         3.750       2.679                pl_top_m1/PLL_m1/inst/mmcme4_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            0.550         3.750       3.200                pl_top_m1/interrupt_m1/image_begin_inter_r_reg/C
Min Period        n/a     FDRE/C              n/a            0.550         3.750       3.200                pl_top_m1/interrupt_m1/image_finish_inter_in_slow_clk_domain_r_reg/C
Min Period        n/a     FDSE/C              n/a            0.550         3.750       3.200                pl_top_m1/interrupt_m1/image_finish_inter_in_slow_clk_domain_reg/C
Min Period        n/a     FDRE/C              n/a            0.550         3.750       3.200                pl_top_m1/interrupt_m1/image_finish_inter_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.275         1.875       1.600                pl_top_m1/interrupt_m1/image_begin_inter_r_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.275         1.875       1.600                pl_top_m1/interrupt_m1/image_finish_inter_in_slow_clk_domain_r_reg/C
Low Pulse Width   Fast    FDSE/C              n/a            0.275         1.875       1.600                pl_top_m1/interrupt_m1/image_finish_inter_in_slow_clk_domain_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.275         1.875       1.600                pl_top_m1/interrupt_m1/image_finish_inter_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.275         1.875       1.600                pl_top_m1/interrupt_m1/image_begin_inter_r_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.275         1.875       1.600                pl_top_m1/interrupt_m1/image_finish_inter_in_slow_clk_domain_r_reg/C
Low Pulse Width   Slow    FDSE/C              n/a            0.275         1.875       1.600                pl_top_m1/interrupt_m1/image_finish_inter_in_slow_clk_domain_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.275         1.875       1.600                pl_top_m1/interrupt_m1/image_finish_inter_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.275         1.875       1.600                pl_top_m1/interrupt_m1/image_begin_inter_r_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.275         1.875       1.600                pl_top_m1/interrupt_m1/image_finish_inter_in_slow_clk_domain_r_reg/C
High Pulse Width  Slow    FDSE/C              n/a            0.275         1.875       1.600                pl_top_m1/interrupt_m1/image_finish_inter_in_slow_clk_domain_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.275         1.875       1.600                pl_top_m1/interrupt_m1/image_finish_inter_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.275         1.875       1.600                pl_top_m1/interrupt_m1/image_begin_inter_r_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.275         1.875       1.600                pl_top_m1/interrupt_m1/image_finish_inter_in_slow_clk_domain_r_reg/C
High Pulse Width  Fast    FDSE/C              n/a            0.275         1.875       1.600                pl_top_m1/interrupt_m1/image_finish_inter_in_slow_clk_domain_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.275         1.875       1.600                pl_top_m1/interrupt_m1/image_finish_inter_reg/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_PLL
  To Clock:  clk_out2_PLL

Setup :           10  Failing Endpoints,  Worst Slack       -0.023ns,  Total Violation       -0.234ns
Hold  :        50392  Failing Endpoints,  Worst Slack       -0.083ns,  Total Violation    -2706.159ns
PW    :            0  Failing Endpoints,  Worst Slack        0.958ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.023ns  (required time - arrival time)
  Source:                 pl_top_m1/cal_image_m1/shift_window_loop[7].shift_window_m/fifo_shift_window_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/gpf1.prog_full_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_PLL  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            pl_top_m1/interrupt_m1/FSM_onehot_process_control_state_reg[0]/CE
                            (rising edge-triggered cell FDPE clocked by clk_out2_PLL  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             clk_out2_PLL
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.000ns  (clk_out2_PLL rise@3.000ns - clk_out2_PLL rise@0.000ns)
  Data Path Delay:        2.764ns  (logic 0.557ns (20.152%)  route 2.207ns (79.848%))
  Logic Levels:           11  (LUT4=2 LUT5=1 LUT6=8)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.634ns = ( 5.634 - 3.000 ) 
    Source Clock Delay      (SCD):    2.744ns
    Clock Pessimism Removal (CPR):    -0.035ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.080ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_PLL rise edge)
                                                      0.000     0.000 r  
                         BUFG_PS                      0.000     0.000 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1710, unplaced)      2.584     2.584    pl_top_m1/PLL_m1/inst/clk_in1
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT1)
                                                     -2.655    -0.071 r  pl_top_m1/PLL_m1/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, unplaced)         0.203     0.132    pl_top_m1/PLL_m1/inst/clk_out2_PLL
                         BUFGCE (Prop_BUFGCE_I_O)     0.028     0.160 r  pl_top_m1/PLL_m1/inst/clkout2_buf/O
                         net (fo=56210, unplaced)     2.584     2.744    pl_top_m1/cal_image_m1/shift_window_loop[7].shift_window_m/fifo_shift_window_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/wr_clk
                         FDRE                                         r  pl_top_m1/cal_image_m1/shift_window_loop[7].shift_window_m/fifo_shift_window_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/gpf1.prog_full_i_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.077     2.821 f  pl_top_m1/cal_image_m1/shift_window_loop[7].shift_window_m/fifo_shift_window_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/gpf1.prog_full_i_reg/Q
                         net (fo=2, unplaced)         0.092     2.913    pl_top_m1/cal_image_m1/shift_window_loop[7].shift_window_m/image_fifo_prog_full
                         LUT4 (Prop_LUT4_I0_O)        0.100     3.013 f  pl_top_m1/cal_image_m1/shift_window_loop[7].shift_window_m/col_cnt[7]_i_14/O
                         net (fo=1, unplaced)         0.185     3.198    pl_top_m1/cal_image_m1/shift_window_loop[3].shift_window_m/gpf1.prog_full_i_reg_1
                         LUT5 (Prop_LUT5_I4_O)        0.038     3.236 r  pl_top_m1/cal_image_m1/shift_window_loop[3].shift_window_m/col_cnt[7]_i_7__0/O
                         net (fo=4, unplaced)         0.197     3.433    pl_top_m1/load_data_m1/load_image_m1/image_shift_rc_noaddzero_cnt_m1/cal_image_need
                         LUT6 (Prop_LUT6_I3_O)        0.038     3.471 f  pl_top_m1/load_data_m1/load_image_m1/image_shift_rc_noaddzero_cnt_m1/col_cnt[7]_i_15/O
                         net (fo=1, unplaced)         0.185     3.656    pl_top_m1/load_data_m1/load_image_m1/image_shift_rc_noaddzero_cnt_m1/col_cnt[7]_i_15_n_0
                         LUT6 (Prop_LUT6_I0_O)        0.038     3.694 f  pl_top_m1/load_data_m1/load_image_m1/image_shift_rc_noaddzero_cnt_m1/col_cnt[7]_i_12/O
                         net (fo=1, unplaced)         0.185     3.879    pl_top_m1/load_data_m1/load_head_m1/col_cnt_reg[1]
                         LUT6 (Prop_LUT6_I0_O)        0.038     3.917 r  pl_top_m1/load_data_m1/load_head_m1/load_head_LUT6_48/O
                         net (fo=1, unplaced)         0.185     4.102    pl_top_m1/load_data_m1/load_head_m1/load_head_net_51
                         LUT6 (Prop_LUT6_I5_O)        0.038     4.140 r  pl_top_m1/load_data_m1/load_head_m1/load_head_LUT6_49/O
                         net (fo=17, unplaced)        0.230     4.370    pl_top_m1/load_data_m1/load_head_m1/load_head_net_52
                         LUT6 (Prop_LUT6_I4_O)        0.038     4.408 r  pl_top_m1/load_data_m1/load_head_m1/load_head_LUT6_51/O
                         net (fo=1, unplaced)         0.185     4.593    pl_top_m1/load_data_m1/load_head_m1/load_head_net_55
                         LUT4 (Prop_LUT4_I3_O)        0.038     4.631 r  pl_top_m1/load_data_m1/load_head_m1/load_head_LUT4_7/O
                         net (fo=11, unplaced)        0.220     4.851    pl_top_m1/interrupt_m1/load_image_finish2
                         LUT6 (Prop_LUT6_I1_O)        0.038     4.889 f  pl_top_m1/interrupt_m1/interrupt_LUT6/O
                         net (fo=1, unplaced)         0.185     5.074    pl_top_m1/interrupt_m1/interrupt_net
                         LUT6 (Prop_LUT6_I4_O)        0.038     5.112 f  pl_top_m1/interrupt_m1/interrupt_LUT6_2/O
                         net (fo=1, unplaced)         0.185     5.297    pl_top_m1/interrupt_m1/interrupt_net_3
                         LUT6 (Prop_LUT6_I4_O)        0.038     5.335 r  pl_top_m1/interrupt_m1/interrupt_LUT6_4/O
                         net (fo=10, unplaced)        0.173     5.508    pl_top_m1/interrupt_m1/FSM_onehot_process_control_state[9]_i_1_n_0
                         FDPE                                         r  pl_top_m1/interrupt_m1/FSM_onehot_process_control_state_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_PLL rise edge)
                                                      3.000     3.000 r  
                         BUFG_PS                      0.000     3.000 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1710, unplaced)      2.439     5.439    pl_top_m1/PLL_m1/inst/clk_in1
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT1)
                                                     -2.450     2.989 r  pl_top_m1/PLL_m1/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, unplaced)         0.182     3.171    pl_top_m1/PLL_m1/inst/clk_out2_PLL
                         BUFGCE (Prop_BUFGCE_I_O)     0.024     3.195 r  pl_top_m1/PLL_m1/inst/clkout2_buf/O
                         net (fo=56210, unplaced)     2.439     5.634    pl_top_m1/interrupt_m1/clk_out2
                         FDPE                                         r  pl_top_m1/interrupt_m1/FSM_onehot_process_control_state_reg[0]/C
                         clock pessimism             -0.035     5.599    
                         clock uncertainty           -0.053     5.546    
                         FDPE (Setup_FDPE_C_CE)      -0.061     5.485    pl_top_m1/interrupt_m1/FSM_onehot_process_control_state_reg[0]
  -------------------------------------------------------------------
                         required time                          5.485    
                         arrival time                          -5.508    
  -------------------------------------------------------------------
                         slack                                 -0.023    

Slack (VIOLATED) :        -0.023ns  (required time - arrival time)
  Source:                 pl_top_m1/cal_image_m1/shift_window_loop[7].shift_window_m/fifo_shift_window_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/gpf1.prog_full_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_PLL  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            pl_top_m1/interrupt_m1/FSM_onehot_process_control_state_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out2_PLL  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             clk_out2_PLL
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.000ns  (clk_out2_PLL rise@3.000ns - clk_out2_PLL rise@0.000ns)
  Data Path Delay:        2.764ns  (logic 0.557ns (20.152%)  route 2.207ns (79.848%))
  Logic Levels:           11  (LUT4=2 LUT5=1 LUT6=8)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.634ns = ( 5.634 - 3.000 ) 
    Source Clock Delay      (SCD):    2.744ns
    Clock Pessimism Removal (CPR):    -0.035ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.080ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_PLL rise edge)
                                                      0.000     0.000 r  
                         BUFG_PS                      0.000     0.000 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1710, unplaced)      2.584     2.584    pl_top_m1/PLL_m1/inst/clk_in1
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT1)
                                                     -2.655    -0.071 r  pl_top_m1/PLL_m1/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, unplaced)         0.203     0.132    pl_top_m1/PLL_m1/inst/clk_out2_PLL
                         BUFGCE (Prop_BUFGCE_I_O)     0.028     0.160 r  pl_top_m1/PLL_m1/inst/clkout2_buf/O
                         net (fo=56210, unplaced)     2.584     2.744    pl_top_m1/cal_image_m1/shift_window_loop[7].shift_window_m/fifo_shift_window_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/wr_clk
                         FDRE                                         r  pl_top_m1/cal_image_m1/shift_window_loop[7].shift_window_m/fifo_shift_window_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/gpf1.prog_full_i_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.077     2.821 f  pl_top_m1/cal_image_m1/shift_window_loop[7].shift_window_m/fifo_shift_window_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/gpf1.prog_full_i_reg/Q
                         net (fo=2, unplaced)         0.092     2.913    pl_top_m1/cal_image_m1/shift_window_loop[7].shift_window_m/image_fifo_prog_full
                         LUT4 (Prop_LUT4_I0_O)        0.100     3.013 f  pl_top_m1/cal_image_m1/shift_window_loop[7].shift_window_m/col_cnt[7]_i_14/O
                         net (fo=1, unplaced)         0.185     3.198    pl_top_m1/cal_image_m1/shift_window_loop[3].shift_window_m/gpf1.prog_full_i_reg_1
                         LUT5 (Prop_LUT5_I4_O)        0.038     3.236 r  pl_top_m1/cal_image_m1/shift_window_loop[3].shift_window_m/col_cnt[7]_i_7__0/O
                         net (fo=4, unplaced)         0.197     3.433    pl_top_m1/load_data_m1/load_image_m1/image_shift_rc_noaddzero_cnt_m1/cal_image_need
                         LUT6 (Prop_LUT6_I3_O)        0.038     3.471 f  pl_top_m1/load_data_m1/load_image_m1/image_shift_rc_noaddzero_cnt_m1/col_cnt[7]_i_15/O
                         net (fo=1, unplaced)         0.185     3.656    pl_top_m1/load_data_m1/load_image_m1/image_shift_rc_noaddzero_cnt_m1/col_cnt[7]_i_15_n_0
                         LUT6 (Prop_LUT6_I0_O)        0.038     3.694 f  pl_top_m1/load_data_m1/load_image_m1/image_shift_rc_noaddzero_cnt_m1/col_cnt[7]_i_12/O
                         net (fo=1, unplaced)         0.185     3.879    pl_top_m1/load_data_m1/load_head_m1/col_cnt_reg[1]
                         LUT6 (Prop_LUT6_I0_O)        0.038     3.917 r  pl_top_m1/load_data_m1/load_head_m1/load_head_LUT6_48/O
                         net (fo=1, unplaced)         0.185     4.102    pl_top_m1/load_data_m1/load_head_m1/load_head_net_51
                         LUT6 (Prop_LUT6_I5_O)        0.038     4.140 r  pl_top_m1/load_data_m1/load_head_m1/load_head_LUT6_49/O
                         net (fo=17, unplaced)        0.230     4.370    pl_top_m1/load_data_m1/load_head_m1/load_head_net_52
                         LUT6 (Prop_LUT6_I4_O)        0.038     4.408 r  pl_top_m1/load_data_m1/load_head_m1/load_head_LUT6_51/O
                         net (fo=1, unplaced)         0.185     4.593    pl_top_m1/load_data_m1/load_head_m1/load_head_net_55
                         LUT4 (Prop_LUT4_I3_O)        0.038     4.631 r  pl_top_m1/load_data_m1/load_head_m1/load_head_LUT4_7/O
                         net (fo=11, unplaced)        0.220     4.851    pl_top_m1/interrupt_m1/load_image_finish2
                         LUT6 (Prop_LUT6_I1_O)        0.038     4.889 f  pl_top_m1/interrupt_m1/interrupt_LUT6/O
                         net (fo=1, unplaced)         0.185     5.074    pl_top_m1/interrupt_m1/interrupt_net
                         LUT6 (Prop_LUT6_I4_O)        0.038     5.112 f  pl_top_m1/interrupt_m1/interrupt_LUT6_2/O
                         net (fo=1, unplaced)         0.185     5.297    pl_top_m1/interrupt_m1/interrupt_net_3
                         LUT6 (Prop_LUT6_I4_O)        0.038     5.335 r  pl_top_m1/interrupt_m1/interrupt_LUT6_4/O
                         net (fo=10, unplaced)        0.173     5.508    pl_top_m1/interrupt_m1/FSM_onehot_process_control_state[9]_i_1_n_0
                         FDCE                                         r  pl_top_m1/interrupt_m1/FSM_onehot_process_control_state_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_PLL rise edge)
                                                      3.000     3.000 r  
                         BUFG_PS                      0.000     3.000 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1710, unplaced)      2.439     5.439    pl_top_m1/PLL_m1/inst/clk_in1
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT1)
                                                     -2.450     2.989 r  pl_top_m1/PLL_m1/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, unplaced)         0.182     3.171    pl_top_m1/PLL_m1/inst/clk_out2_PLL
                         BUFGCE (Prop_BUFGCE_I_O)     0.024     3.195 r  pl_top_m1/PLL_m1/inst/clkout2_buf/O
                         net (fo=56210, unplaced)     2.439     5.634    pl_top_m1/interrupt_m1/clk_out2
                         FDCE                                         r  pl_top_m1/interrupt_m1/FSM_onehot_process_control_state_reg[1]/C
                         clock pessimism             -0.035     5.599    
                         clock uncertainty           -0.053     5.546    
                         FDCE (Setup_FDCE_C_CE)      -0.061     5.485    pl_top_m1/interrupt_m1/FSM_onehot_process_control_state_reg[1]
  -------------------------------------------------------------------
                         required time                          5.485    
                         arrival time                          -5.508    
  -------------------------------------------------------------------
                         slack                                 -0.023    

Slack (VIOLATED) :        -0.023ns  (required time - arrival time)
  Source:                 pl_top_m1/cal_image_m1/shift_window_loop[7].shift_window_m/fifo_shift_window_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/gpf1.prog_full_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_PLL  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            pl_top_m1/interrupt_m1/FSM_onehot_process_control_state_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out2_PLL  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             clk_out2_PLL
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.000ns  (clk_out2_PLL rise@3.000ns - clk_out2_PLL rise@0.000ns)
  Data Path Delay:        2.764ns  (logic 0.557ns (20.152%)  route 2.207ns (79.848%))
  Logic Levels:           11  (LUT4=2 LUT5=1 LUT6=8)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.634ns = ( 5.634 - 3.000 ) 
    Source Clock Delay      (SCD):    2.744ns
    Clock Pessimism Removal (CPR):    -0.035ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.080ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_PLL rise edge)
                                                      0.000     0.000 r  
                         BUFG_PS                      0.000     0.000 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1710, unplaced)      2.584     2.584    pl_top_m1/PLL_m1/inst/clk_in1
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT1)
                                                     -2.655    -0.071 r  pl_top_m1/PLL_m1/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, unplaced)         0.203     0.132    pl_top_m1/PLL_m1/inst/clk_out2_PLL
                         BUFGCE (Prop_BUFGCE_I_O)     0.028     0.160 r  pl_top_m1/PLL_m1/inst/clkout2_buf/O
                         net (fo=56210, unplaced)     2.584     2.744    pl_top_m1/cal_image_m1/shift_window_loop[7].shift_window_m/fifo_shift_window_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/wr_clk
                         FDRE                                         r  pl_top_m1/cal_image_m1/shift_window_loop[7].shift_window_m/fifo_shift_window_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/gpf1.prog_full_i_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.077     2.821 f  pl_top_m1/cal_image_m1/shift_window_loop[7].shift_window_m/fifo_shift_window_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/gpf1.prog_full_i_reg/Q
                         net (fo=2, unplaced)         0.092     2.913    pl_top_m1/cal_image_m1/shift_window_loop[7].shift_window_m/image_fifo_prog_full
                         LUT4 (Prop_LUT4_I0_O)        0.100     3.013 f  pl_top_m1/cal_image_m1/shift_window_loop[7].shift_window_m/col_cnt[7]_i_14/O
                         net (fo=1, unplaced)         0.185     3.198    pl_top_m1/cal_image_m1/shift_window_loop[3].shift_window_m/gpf1.prog_full_i_reg_1
                         LUT5 (Prop_LUT5_I4_O)        0.038     3.236 r  pl_top_m1/cal_image_m1/shift_window_loop[3].shift_window_m/col_cnt[7]_i_7__0/O
                         net (fo=4, unplaced)         0.197     3.433    pl_top_m1/load_data_m1/load_image_m1/image_shift_rc_noaddzero_cnt_m1/cal_image_need
                         LUT6 (Prop_LUT6_I3_O)        0.038     3.471 f  pl_top_m1/load_data_m1/load_image_m1/image_shift_rc_noaddzero_cnt_m1/col_cnt[7]_i_15/O
                         net (fo=1, unplaced)         0.185     3.656    pl_top_m1/load_data_m1/load_image_m1/image_shift_rc_noaddzero_cnt_m1/col_cnt[7]_i_15_n_0
                         LUT6 (Prop_LUT6_I0_O)        0.038     3.694 f  pl_top_m1/load_data_m1/load_image_m1/image_shift_rc_noaddzero_cnt_m1/col_cnt[7]_i_12/O
                         net (fo=1, unplaced)         0.185     3.879    pl_top_m1/load_data_m1/load_head_m1/col_cnt_reg[1]
                         LUT6 (Prop_LUT6_I0_O)        0.038     3.917 r  pl_top_m1/load_data_m1/load_head_m1/load_head_LUT6_48/O
                         net (fo=1, unplaced)         0.185     4.102    pl_top_m1/load_data_m1/load_head_m1/load_head_net_51
                         LUT6 (Prop_LUT6_I5_O)        0.038     4.140 r  pl_top_m1/load_data_m1/load_head_m1/load_head_LUT6_49/O
                         net (fo=17, unplaced)        0.230     4.370    pl_top_m1/load_data_m1/load_head_m1/load_head_net_52
                         LUT6 (Prop_LUT6_I4_O)        0.038     4.408 r  pl_top_m1/load_data_m1/load_head_m1/load_head_LUT6_51/O
                         net (fo=1, unplaced)         0.185     4.593    pl_top_m1/load_data_m1/load_head_m1/load_head_net_55
                         LUT4 (Prop_LUT4_I3_O)        0.038     4.631 r  pl_top_m1/load_data_m1/load_head_m1/load_head_LUT4_7/O
                         net (fo=11, unplaced)        0.220     4.851    pl_top_m1/interrupt_m1/load_image_finish2
                         LUT6 (Prop_LUT6_I1_O)        0.038     4.889 f  pl_top_m1/interrupt_m1/interrupt_LUT6/O
                         net (fo=1, unplaced)         0.185     5.074    pl_top_m1/interrupt_m1/interrupt_net
                         LUT6 (Prop_LUT6_I4_O)        0.038     5.112 f  pl_top_m1/interrupt_m1/interrupt_LUT6_2/O
                         net (fo=1, unplaced)         0.185     5.297    pl_top_m1/interrupt_m1/interrupt_net_3
                         LUT6 (Prop_LUT6_I4_O)        0.038     5.335 r  pl_top_m1/interrupt_m1/interrupt_LUT6_4/O
                         net (fo=10, unplaced)        0.173     5.508    pl_top_m1/interrupt_m1/FSM_onehot_process_control_state[9]_i_1_n_0
                         FDCE                                         r  pl_top_m1/interrupt_m1/FSM_onehot_process_control_state_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_PLL rise edge)
                                                      3.000     3.000 r  
                         BUFG_PS                      0.000     3.000 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1710, unplaced)      2.439     5.439    pl_top_m1/PLL_m1/inst/clk_in1
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT1)
                                                     -2.450     2.989 r  pl_top_m1/PLL_m1/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, unplaced)         0.182     3.171    pl_top_m1/PLL_m1/inst/clk_out2_PLL
                         BUFGCE (Prop_BUFGCE_I_O)     0.024     3.195 r  pl_top_m1/PLL_m1/inst/clkout2_buf/O
                         net (fo=56210, unplaced)     2.439     5.634    pl_top_m1/interrupt_m1/clk_out2
                         FDCE                                         r  pl_top_m1/interrupt_m1/FSM_onehot_process_control_state_reg[2]/C
                         clock pessimism             -0.035     5.599    
                         clock uncertainty           -0.053     5.546    
                         FDCE (Setup_FDCE_C_CE)      -0.061     5.485    pl_top_m1/interrupt_m1/FSM_onehot_process_control_state_reg[2]
  -------------------------------------------------------------------
                         required time                          5.485    
                         arrival time                          -5.508    
  -------------------------------------------------------------------
                         slack                                 -0.023    

Slack (VIOLATED) :        -0.023ns  (required time - arrival time)
  Source:                 pl_top_m1/cal_image_m1/shift_window_loop[7].shift_window_m/fifo_shift_window_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/gpf1.prog_full_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_PLL  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            pl_top_m1/interrupt_m1/FSM_onehot_process_control_state_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out2_PLL  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             clk_out2_PLL
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.000ns  (clk_out2_PLL rise@3.000ns - clk_out2_PLL rise@0.000ns)
  Data Path Delay:        2.764ns  (logic 0.557ns (20.152%)  route 2.207ns (79.848%))
  Logic Levels:           11  (LUT4=2 LUT5=1 LUT6=8)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.634ns = ( 5.634 - 3.000 ) 
    Source Clock Delay      (SCD):    2.744ns
    Clock Pessimism Removal (CPR):    -0.035ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.080ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_PLL rise edge)
                                                      0.000     0.000 r  
                         BUFG_PS                      0.000     0.000 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1710, unplaced)      2.584     2.584    pl_top_m1/PLL_m1/inst/clk_in1
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT1)
                                                     -2.655    -0.071 r  pl_top_m1/PLL_m1/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, unplaced)         0.203     0.132    pl_top_m1/PLL_m1/inst/clk_out2_PLL
                         BUFGCE (Prop_BUFGCE_I_O)     0.028     0.160 r  pl_top_m1/PLL_m1/inst/clkout2_buf/O
                         net (fo=56210, unplaced)     2.584     2.744    pl_top_m1/cal_image_m1/shift_window_loop[7].shift_window_m/fifo_shift_window_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/wr_clk
                         FDRE                                         r  pl_top_m1/cal_image_m1/shift_window_loop[7].shift_window_m/fifo_shift_window_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/gpf1.prog_full_i_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.077     2.821 f  pl_top_m1/cal_image_m1/shift_window_loop[7].shift_window_m/fifo_shift_window_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/gpf1.prog_full_i_reg/Q
                         net (fo=2, unplaced)         0.092     2.913    pl_top_m1/cal_image_m1/shift_window_loop[7].shift_window_m/image_fifo_prog_full
                         LUT4 (Prop_LUT4_I0_O)        0.100     3.013 f  pl_top_m1/cal_image_m1/shift_window_loop[7].shift_window_m/col_cnt[7]_i_14/O
                         net (fo=1, unplaced)         0.185     3.198    pl_top_m1/cal_image_m1/shift_window_loop[3].shift_window_m/gpf1.prog_full_i_reg_1
                         LUT5 (Prop_LUT5_I4_O)        0.038     3.236 r  pl_top_m1/cal_image_m1/shift_window_loop[3].shift_window_m/col_cnt[7]_i_7__0/O
                         net (fo=4, unplaced)         0.197     3.433    pl_top_m1/load_data_m1/load_image_m1/image_shift_rc_noaddzero_cnt_m1/cal_image_need
                         LUT6 (Prop_LUT6_I3_O)        0.038     3.471 f  pl_top_m1/load_data_m1/load_image_m1/image_shift_rc_noaddzero_cnt_m1/col_cnt[7]_i_15/O
                         net (fo=1, unplaced)         0.185     3.656    pl_top_m1/load_data_m1/load_image_m1/image_shift_rc_noaddzero_cnt_m1/col_cnt[7]_i_15_n_0
                         LUT6 (Prop_LUT6_I0_O)        0.038     3.694 f  pl_top_m1/load_data_m1/load_image_m1/image_shift_rc_noaddzero_cnt_m1/col_cnt[7]_i_12/O
                         net (fo=1, unplaced)         0.185     3.879    pl_top_m1/load_data_m1/load_head_m1/col_cnt_reg[1]
                         LUT6 (Prop_LUT6_I0_O)        0.038     3.917 r  pl_top_m1/load_data_m1/load_head_m1/load_head_LUT6_48/O
                         net (fo=1, unplaced)         0.185     4.102    pl_top_m1/load_data_m1/load_head_m1/load_head_net_51
                         LUT6 (Prop_LUT6_I5_O)        0.038     4.140 r  pl_top_m1/load_data_m1/load_head_m1/load_head_LUT6_49/O
                         net (fo=17, unplaced)        0.230     4.370    pl_top_m1/load_data_m1/load_head_m1/load_head_net_52
                         LUT6 (Prop_LUT6_I4_O)        0.038     4.408 r  pl_top_m1/load_data_m1/load_head_m1/load_head_LUT6_51/O
                         net (fo=1, unplaced)         0.185     4.593    pl_top_m1/load_data_m1/load_head_m1/load_head_net_55
                         LUT4 (Prop_LUT4_I3_O)        0.038     4.631 r  pl_top_m1/load_data_m1/load_head_m1/load_head_LUT4_7/O
                         net (fo=11, unplaced)        0.220     4.851    pl_top_m1/interrupt_m1/load_image_finish2
                         LUT6 (Prop_LUT6_I1_O)        0.038     4.889 f  pl_top_m1/interrupt_m1/interrupt_LUT6/O
                         net (fo=1, unplaced)         0.185     5.074    pl_top_m1/interrupt_m1/interrupt_net
                         LUT6 (Prop_LUT6_I4_O)        0.038     5.112 f  pl_top_m1/interrupt_m1/interrupt_LUT6_2/O
                         net (fo=1, unplaced)         0.185     5.297    pl_top_m1/interrupt_m1/interrupt_net_3
                         LUT6 (Prop_LUT6_I4_O)        0.038     5.335 r  pl_top_m1/interrupt_m1/interrupt_LUT6_4/O
                         net (fo=10, unplaced)        0.173     5.508    pl_top_m1/interrupt_m1/FSM_onehot_process_control_state[9]_i_1_n_0
                         FDCE                                         r  pl_top_m1/interrupt_m1/FSM_onehot_process_control_state_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_PLL rise edge)
                                                      3.000     3.000 r  
                         BUFG_PS                      0.000     3.000 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1710, unplaced)      2.439     5.439    pl_top_m1/PLL_m1/inst/clk_in1
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT1)
                                                     -2.450     2.989 r  pl_top_m1/PLL_m1/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, unplaced)         0.182     3.171    pl_top_m1/PLL_m1/inst/clk_out2_PLL
                         BUFGCE (Prop_BUFGCE_I_O)     0.024     3.195 r  pl_top_m1/PLL_m1/inst/clkout2_buf/O
                         net (fo=56210, unplaced)     2.439     5.634    pl_top_m1/interrupt_m1/clk_out2
                         FDCE                                         r  pl_top_m1/interrupt_m1/FSM_onehot_process_control_state_reg[3]/C
                         clock pessimism             -0.035     5.599    
                         clock uncertainty           -0.053     5.546    
                         FDCE (Setup_FDCE_C_CE)      -0.061     5.485    pl_top_m1/interrupt_m1/FSM_onehot_process_control_state_reg[3]
  -------------------------------------------------------------------
                         required time                          5.485    
                         arrival time                          -5.508    
  -------------------------------------------------------------------
                         slack                                 -0.023    

Slack (VIOLATED) :        -0.023ns  (required time - arrival time)
  Source:                 pl_top_m1/cal_image_m1/shift_window_loop[7].shift_window_m/fifo_shift_window_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/gpf1.prog_full_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_PLL  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            pl_top_m1/interrupt_m1/FSM_onehot_process_control_state_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out2_PLL  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             clk_out2_PLL
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.000ns  (clk_out2_PLL rise@3.000ns - clk_out2_PLL rise@0.000ns)
  Data Path Delay:        2.764ns  (logic 0.557ns (20.152%)  route 2.207ns (79.848%))
  Logic Levels:           11  (LUT4=2 LUT5=1 LUT6=8)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.634ns = ( 5.634 - 3.000 ) 
    Source Clock Delay      (SCD):    2.744ns
    Clock Pessimism Removal (CPR):    -0.035ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.080ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_PLL rise edge)
                                                      0.000     0.000 r  
                         BUFG_PS                      0.000     0.000 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1710, unplaced)      2.584     2.584    pl_top_m1/PLL_m1/inst/clk_in1
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT1)
                                                     -2.655    -0.071 r  pl_top_m1/PLL_m1/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, unplaced)         0.203     0.132    pl_top_m1/PLL_m1/inst/clk_out2_PLL
                         BUFGCE (Prop_BUFGCE_I_O)     0.028     0.160 r  pl_top_m1/PLL_m1/inst/clkout2_buf/O
                         net (fo=56210, unplaced)     2.584     2.744    pl_top_m1/cal_image_m1/shift_window_loop[7].shift_window_m/fifo_shift_window_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/wr_clk
                         FDRE                                         r  pl_top_m1/cal_image_m1/shift_window_loop[7].shift_window_m/fifo_shift_window_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/gpf1.prog_full_i_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.077     2.821 f  pl_top_m1/cal_image_m1/shift_window_loop[7].shift_window_m/fifo_shift_window_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/gpf1.prog_full_i_reg/Q
                         net (fo=2, unplaced)         0.092     2.913    pl_top_m1/cal_image_m1/shift_window_loop[7].shift_window_m/image_fifo_prog_full
                         LUT4 (Prop_LUT4_I0_O)        0.100     3.013 f  pl_top_m1/cal_image_m1/shift_window_loop[7].shift_window_m/col_cnt[7]_i_14/O
                         net (fo=1, unplaced)         0.185     3.198    pl_top_m1/cal_image_m1/shift_window_loop[3].shift_window_m/gpf1.prog_full_i_reg_1
                         LUT5 (Prop_LUT5_I4_O)        0.038     3.236 r  pl_top_m1/cal_image_m1/shift_window_loop[3].shift_window_m/col_cnt[7]_i_7__0/O
                         net (fo=4, unplaced)         0.197     3.433    pl_top_m1/load_data_m1/load_image_m1/image_shift_rc_noaddzero_cnt_m1/cal_image_need
                         LUT6 (Prop_LUT6_I3_O)        0.038     3.471 f  pl_top_m1/load_data_m1/load_image_m1/image_shift_rc_noaddzero_cnt_m1/col_cnt[7]_i_15/O
                         net (fo=1, unplaced)         0.185     3.656    pl_top_m1/load_data_m1/load_image_m1/image_shift_rc_noaddzero_cnt_m1/col_cnt[7]_i_15_n_0
                         LUT6 (Prop_LUT6_I0_O)        0.038     3.694 f  pl_top_m1/load_data_m1/load_image_m1/image_shift_rc_noaddzero_cnt_m1/col_cnt[7]_i_12/O
                         net (fo=1, unplaced)         0.185     3.879    pl_top_m1/load_data_m1/load_head_m1/col_cnt_reg[1]
                         LUT6 (Prop_LUT6_I0_O)        0.038     3.917 r  pl_top_m1/load_data_m1/load_head_m1/load_head_LUT6_48/O
                         net (fo=1, unplaced)         0.185     4.102    pl_top_m1/load_data_m1/load_head_m1/load_head_net_51
                         LUT6 (Prop_LUT6_I5_O)        0.038     4.140 r  pl_top_m1/load_data_m1/load_head_m1/load_head_LUT6_49/O
                         net (fo=17, unplaced)        0.230     4.370    pl_top_m1/load_data_m1/load_head_m1/load_head_net_52
                         LUT6 (Prop_LUT6_I4_O)        0.038     4.408 r  pl_top_m1/load_data_m1/load_head_m1/load_head_LUT6_51/O
                         net (fo=1, unplaced)         0.185     4.593    pl_top_m1/load_data_m1/load_head_m1/load_head_net_55
                         LUT4 (Prop_LUT4_I3_O)        0.038     4.631 r  pl_top_m1/load_data_m1/load_head_m1/load_head_LUT4_7/O
                         net (fo=11, unplaced)        0.220     4.851    pl_top_m1/interrupt_m1/load_image_finish2
                         LUT6 (Prop_LUT6_I1_O)        0.038     4.889 f  pl_top_m1/interrupt_m1/interrupt_LUT6/O
                         net (fo=1, unplaced)         0.185     5.074    pl_top_m1/interrupt_m1/interrupt_net
                         LUT6 (Prop_LUT6_I4_O)        0.038     5.112 f  pl_top_m1/interrupt_m1/interrupt_LUT6_2/O
                         net (fo=1, unplaced)         0.185     5.297    pl_top_m1/interrupt_m1/interrupt_net_3
                         LUT6 (Prop_LUT6_I4_O)        0.038     5.335 r  pl_top_m1/interrupt_m1/interrupt_LUT6_4/O
                         net (fo=10, unplaced)        0.173     5.508    pl_top_m1/interrupt_m1/FSM_onehot_process_control_state[9]_i_1_n_0
                         FDCE                                         r  pl_top_m1/interrupt_m1/FSM_onehot_process_control_state_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_PLL rise edge)
                                                      3.000     3.000 r  
                         BUFG_PS                      0.000     3.000 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1710, unplaced)      2.439     5.439    pl_top_m1/PLL_m1/inst/clk_in1
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT1)
                                                     -2.450     2.989 r  pl_top_m1/PLL_m1/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, unplaced)         0.182     3.171    pl_top_m1/PLL_m1/inst/clk_out2_PLL
                         BUFGCE (Prop_BUFGCE_I_O)     0.024     3.195 r  pl_top_m1/PLL_m1/inst/clkout2_buf/O
                         net (fo=56210, unplaced)     2.439     5.634    pl_top_m1/interrupt_m1/clk_out2
                         FDCE                                         r  pl_top_m1/interrupt_m1/FSM_onehot_process_control_state_reg[4]/C
                         clock pessimism             -0.035     5.599    
                         clock uncertainty           -0.053     5.546    
                         FDCE (Setup_FDCE_C_CE)      -0.061     5.485    pl_top_m1/interrupt_m1/FSM_onehot_process_control_state_reg[4]
  -------------------------------------------------------------------
                         required time                          5.485    
                         arrival time                          -5.508    
  -------------------------------------------------------------------
                         slack                                 -0.023    

Slack (VIOLATED) :        -0.023ns  (required time - arrival time)
  Source:                 pl_top_m1/cal_image_m1/shift_window_loop[7].shift_window_m/fifo_shift_window_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/gpf1.prog_full_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_PLL  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            pl_top_m1/interrupt_m1/FSM_onehot_process_control_state_reg[5]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out2_PLL  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             clk_out2_PLL
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.000ns  (clk_out2_PLL rise@3.000ns - clk_out2_PLL rise@0.000ns)
  Data Path Delay:        2.764ns  (logic 0.557ns (20.152%)  route 2.207ns (79.848%))
  Logic Levels:           11  (LUT4=2 LUT5=1 LUT6=8)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.634ns = ( 5.634 - 3.000 ) 
    Source Clock Delay      (SCD):    2.744ns
    Clock Pessimism Removal (CPR):    -0.035ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.080ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_PLL rise edge)
                                                      0.000     0.000 r  
                         BUFG_PS                      0.000     0.000 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1710, unplaced)      2.584     2.584    pl_top_m1/PLL_m1/inst/clk_in1
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT1)
                                                     -2.655    -0.071 r  pl_top_m1/PLL_m1/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, unplaced)         0.203     0.132    pl_top_m1/PLL_m1/inst/clk_out2_PLL
                         BUFGCE (Prop_BUFGCE_I_O)     0.028     0.160 r  pl_top_m1/PLL_m1/inst/clkout2_buf/O
                         net (fo=56210, unplaced)     2.584     2.744    pl_top_m1/cal_image_m1/shift_window_loop[7].shift_window_m/fifo_shift_window_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/wr_clk
                         FDRE                                         r  pl_top_m1/cal_image_m1/shift_window_loop[7].shift_window_m/fifo_shift_window_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/gpf1.prog_full_i_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.077     2.821 f  pl_top_m1/cal_image_m1/shift_window_loop[7].shift_window_m/fifo_shift_window_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/gpf1.prog_full_i_reg/Q
                         net (fo=2, unplaced)         0.092     2.913    pl_top_m1/cal_image_m1/shift_window_loop[7].shift_window_m/image_fifo_prog_full
                         LUT4 (Prop_LUT4_I0_O)        0.100     3.013 f  pl_top_m1/cal_image_m1/shift_window_loop[7].shift_window_m/col_cnt[7]_i_14/O
                         net (fo=1, unplaced)         0.185     3.198    pl_top_m1/cal_image_m1/shift_window_loop[3].shift_window_m/gpf1.prog_full_i_reg_1
                         LUT5 (Prop_LUT5_I4_O)        0.038     3.236 r  pl_top_m1/cal_image_m1/shift_window_loop[3].shift_window_m/col_cnt[7]_i_7__0/O
                         net (fo=4, unplaced)         0.197     3.433    pl_top_m1/load_data_m1/load_image_m1/image_shift_rc_noaddzero_cnt_m1/cal_image_need
                         LUT6 (Prop_LUT6_I3_O)        0.038     3.471 f  pl_top_m1/load_data_m1/load_image_m1/image_shift_rc_noaddzero_cnt_m1/col_cnt[7]_i_15/O
                         net (fo=1, unplaced)         0.185     3.656    pl_top_m1/load_data_m1/load_image_m1/image_shift_rc_noaddzero_cnt_m1/col_cnt[7]_i_15_n_0
                         LUT6 (Prop_LUT6_I0_O)        0.038     3.694 f  pl_top_m1/load_data_m1/load_image_m1/image_shift_rc_noaddzero_cnt_m1/col_cnt[7]_i_12/O
                         net (fo=1, unplaced)         0.185     3.879    pl_top_m1/load_data_m1/load_head_m1/col_cnt_reg[1]
                         LUT6 (Prop_LUT6_I0_O)        0.038     3.917 r  pl_top_m1/load_data_m1/load_head_m1/load_head_LUT6_48/O
                         net (fo=1, unplaced)         0.185     4.102    pl_top_m1/load_data_m1/load_head_m1/load_head_net_51
                         LUT6 (Prop_LUT6_I5_O)        0.038     4.140 r  pl_top_m1/load_data_m1/load_head_m1/load_head_LUT6_49/O
                         net (fo=17, unplaced)        0.230     4.370    pl_top_m1/load_data_m1/load_head_m1/load_head_net_52
                         LUT6 (Prop_LUT6_I4_O)        0.038     4.408 r  pl_top_m1/load_data_m1/load_head_m1/load_head_LUT6_51/O
                         net (fo=1, unplaced)         0.185     4.593    pl_top_m1/load_data_m1/load_head_m1/load_head_net_55
                         LUT4 (Prop_LUT4_I3_O)        0.038     4.631 r  pl_top_m1/load_data_m1/load_head_m1/load_head_LUT4_7/O
                         net (fo=11, unplaced)        0.220     4.851    pl_top_m1/interrupt_m1/load_image_finish2
                         LUT6 (Prop_LUT6_I1_O)        0.038     4.889 f  pl_top_m1/interrupt_m1/interrupt_LUT6/O
                         net (fo=1, unplaced)         0.185     5.074    pl_top_m1/interrupt_m1/interrupt_net
                         LUT6 (Prop_LUT6_I4_O)        0.038     5.112 f  pl_top_m1/interrupt_m1/interrupt_LUT6_2/O
                         net (fo=1, unplaced)         0.185     5.297    pl_top_m1/interrupt_m1/interrupt_net_3
                         LUT6 (Prop_LUT6_I4_O)        0.038     5.335 r  pl_top_m1/interrupt_m1/interrupt_LUT6_4/O
                         net (fo=10, unplaced)        0.173     5.508    pl_top_m1/interrupt_m1/FSM_onehot_process_control_state[9]_i_1_n_0
                         FDCE                                         r  pl_top_m1/interrupt_m1/FSM_onehot_process_control_state_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_PLL rise edge)
                                                      3.000     3.000 r  
                         BUFG_PS                      0.000     3.000 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1710, unplaced)      2.439     5.439    pl_top_m1/PLL_m1/inst/clk_in1
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT1)
                                                     -2.450     2.989 r  pl_top_m1/PLL_m1/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, unplaced)         0.182     3.171    pl_top_m1/PLL_m1/inst/clk_out2_PLL
                         BUFGCE (Prop_BUFGCE_I_O)     0.024     3.195 r  pl_top_m1/PLL_m1/inst/clkout2_buf/O
                         net (fo=56210, unplaced)     2.439     5.634    pl_top_m1/interrupt_m1/clk_out2
                         FDCE                                         r  pl_top_m1/interrupt_m1/FSM_onehot_process_control_state_reg[5]/C
                         clock pessimism             -0.035     5.599    
                         clock uncertainty           -0.053     5.546    
                         FDCE (Setup_FDCE_C_CE)      -0.061     5.485    pl_top_m1/interrupt_m1/FSM_onehot_process_control_state_reg[5]
  -------------------------------------------------------------------
                         required time                          5.485    
                         arrival time                          -5.508    
  -------------------------------------------------------------------
                         slack                                 -0.023    

Slack (VIOLATED) :        -0.023ns  (required time - arrival time)
  Source:                 pl_top_m1/cal_image_m1/shift_window_loop[7].shift_window_m/fifo_shift_window_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/gpf1.prog_full_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_PLL  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            pl_top_m1/interrupt_m1/FSM_onehot_process_control_state_reg[6]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out2_PLL  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             clk_out2_PLL
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.000ns  (clk_out2_PLL rise@3.000ns - clk_out2_PLL rise@0.000ns)
  Data Path Delay:        2.764ns  (logic 0.557ns (20.152%)  route 2.207ns (79.848%))
  Logic Levels:           11  (LUT4=2 LUT5=1 LUT6=8)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.634ns = ( 5.634 - 3.000 ) 
    Source Clock Delay      (SCD):    2.744ns
    Clock Pessimism Removal (CPR):    -0.035ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.080ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_PLL rise edge)
                                                      0.000     0.000 r  
                         BUFG_PS                      0.000     0.000 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1710, unplaced)      2.584     2.584    pl_top_m1/PLL_m1/inst/clk_in1
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT1)
                                                     -2.655    -0.071 r  pl_top_m1/PLL_m1/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, unplaced)         0.203     0.132    pl_top_m1/PLL_m1/inst/clk_out2_PLL
                         BUFGCE (Prop_BUFGCE_I_O)     0.028     0.160 r  pl_top_m1/PLL_m1/inst/clkout2_buf/O
                         net (fo=56210, unplaced)     2.584     2.744    pl_top_m1/cal_image_m1/shift_window_loop[7].shift_window_m/fifo_shift_window_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/wr_clk
                         FDRE                                         r  pl_top_m1/cal_image_m1/shift_window_loop[7].shift_window_m/fifo_shift_window_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/gpf1.prog_full_i_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.077     2.821 f  pl_top_m1/cal_image_m1/shift_window_loop[7].shift_window_m/fifo_shift_window_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/gpf1.prog_full_i_reg/Q
                         net (fo=2, unplaced)         0.092     2.913    pl_top_m1/cal_image_m1/shift_window_loop[7].shift_window_m/image_fifo_prog_full
                         LUT4 (Prop_LUT4_I0_O)        0.100     3.013 f  pl_top_m1/cal_image_m1/shift_window_loop[7].shift_window_m/col_cnt[7]_i_14/O
                         net (fo=1, unplaced)         0.185     3.198    pl_top_m1/cal_image_m1/shift_window_loop[3].shift_window_m/gpf1.prog_full_i_reg_1
                         LUT5 (Prop_LUT5_I4_O)        0.038     3.236 r  pl_top_m1/cal_image_m1/shift_window_loop[3].shift_window_m/col_cnt[7]_i_7__0/O
                         net (fo=4, unplaced)         0.197     3.433    pl_top_m1/load_data_m1/load_image_m1/image_shift_rc_noaddzero_cnt_m1/cal_image_need
                         LUT6 (Prop_LUT6_I3_O)        0.038     3.471 f  pl_top_m1/load_data_m1/load_image_m1/image_shift_rc_noaddzero_cnt_m1/col_cnt[7]_i_15/O
                         net (fo=1, unplaced)         0.185     3.656    pl_top_m1/load_data_m1/load_image_m1/image_shift_rc_noaddzero_cnt_m1/col_cnt[7]_i_15_n_0
                         LUT6 (Prop_LUT6_I0_O)        0.038     3.694 f  pl_top_m1/load_data_m1/load_image_m1/image_shift_rc_noaddzero_cnt_m1/col_cnt[7]_i_12/O
                         net (fo=1, unplaced)         0.185     3.879    pl_top_m1/load_data_m1/load_head_m1/col_cnt_reg[1]
                         LUT6 (Prop_LUT6_I0_O)        0.038     3.917 r  pl_top_m1/load_data_m1/load_head_m1/load_head_LUT6_48/O
                         net (fo=1, unplaced)         0.185     4.102    pl_top_m1/load_data_m1/load_head_m1/load_head_net_51
                         LUT6 (Prop_LUT6_I5_O)        0.038     4.140 r  pl_top_m1/load_data_m1/load_head_m1/load_head_LUT6_49/O
                         net (fo=17, unplaced)        0.230     4.370    pl_top_m1/load_data_m1/load_head_m1/load_head_net_52
                         LUT6 (Prop_LUT6_I4_O)        0.038     4.408 r  pl_top_m1/load_data_m1/load_head_m1/load_head_LUT6_51/O
                         net (fo=1, unplaced)         0.185     4.593    pl_top_m1/load_data_m1/load_head_m1/load_head_net_55
                         LUT4 (Prop_LUT4_I3_O)        0.038     4.631 r  pl_top_m1/load_data_m1/load_head_m1/load_head_LUT4_7/O
                         net (fo=11, unplaced)        0.220     4.851    pl_top_m1/interrupt_m1/load_image_finish2
                         LUT6 (Prop_LUT6_I1_O)        0.038     4.889 f  pl_top_m1/interrupt_m1/interrupt_LUT6/O
                         net (fo=1, unplaced)         0.185     5.074    pl_top_m1/interrupt_m1/interrupt_net
                         LUT6 (Prop_LUT6_I4_O)        0.038     5.112 f  pl_top_m1/interrupt_m1/interrupt_LUT6_2/O
                         net (fo=1, unplaced)         0.185     5.297    pl_top_m1/interrupt_m1/interrupt_net_3
                         LUT6 (Prop_LUT6_I4_O)        0.038     5.335 r  pl_top_m1/interrupt_m1/interrupt_LUT6_4/O
                         net (fo=10, unplaced)        0.173     5.508    pl_top_m1/interrupt_m1/FSM_onehot_process_control_state[9]_i_1_n_0
                         FDCE                                         r  pl_top_m1/interrupt_m1/FSM_onehot_process_control_state_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_PLL rise edge)
                                                      3.000     3.000 r  
                         BUFG_PS                      0.000     3.000 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1710, unplaced)      2.439     5.439    pl_top_m1/PLL_m1/inst/clk_in1
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT1)
                                                     -2.450     2.989 r  pl_top_m1/PLL_m1/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, unplaced)         0.182     3.171    pl_top_m1/PLL_m1/inst/clk_out2_PLL
                         BUFGCE (Prop_BUFGCE_I_O)     0.024     3.195 r  pl_top_m1/PLL_m1/inst/clkout2_buf/O
                         net (fo=56210, unplaced)     2.439     5.634    pl_top_m1/interrupt_m1/clk_out2
                         FDCE                                         r  pl_top_m1/interrupt_m1/FSM_onehot_process_control_state_reg[6]/C
                         clock pessimism             -0.035     5.599    
                         clock uncertainty           -0.053     5.546    
                         FDCE (Setup_FDCE_C_CE)      -0.061     5.485    pl_top_m1/interrupt_m1/FSM_onehot_process_control_state_reg[6]
  -------------------------------------------------------------------
                         required time                          5.485    
                         arrival time                          -5.508    
  -------------------------------------------------------------------
                         slack                                 -0.023    

Slack (VIOLATED) :        -0.023ns  (required time - arrival time)
  Source:                 pl_top_m1/cal_image_m1/shift_window_loop[7].shift_window_m/fifo_shift_window_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/gpf1.prog_full_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_PLL  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            pl_top_m1/interrupt_m1/FSM_onehot_process_control_state_reg[7]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out2_PLL  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             clk_out2_PLL
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.000ns  (clk_out2_PLL rise@3.000ns - clk_out2_PLL rise@0.000ns)
  Data Path Delay:        2.764ns  (logic 0.557ns (20.152%)  route 2.207ns (79.848%))
  Logic Levels:           11  (LUT4=2 LUT5=1 LUT6=8)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.634ns = ( 5.634 - 3.000 ) 
    Source Clock Delay      (SCD):    2.744ns
    Clock Pessimism Removal (CPR):    -0.035ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.080ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_PLL rise edge)
                                                      0.000     0.000 r  
                         BUFG_PS                      0.000     0.000 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1710, unplaced)      2.584     2.584    pl_top_m1/PLL_m1/inst/clk_in1
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT1)
                                                     -2.655    -0.071 r  pl_top_m1/PLL_m1/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, unplaced)         0.203     0.132    pl_top_m1/PLL_m1/inst/clk_out2_PLL
                         BUFGCE (Prop_BUFGCE_I_O)     0.028     0.160 r  pl_top_m1/PLL_m1/inst/clkout2_buf/O
                         net (fo=56210, unplaced)     2.584     2.744    pl_top_m1/cal_image_m1/shift_window_loop[7].shift_window_m/fifo_shift_window_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/wr_clk
                         FDRE                                         r  pl_top_m1/cal_image_m1/shift_window_loop[7].shift_window_m/fifo_shift_window_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/gpf1.prog_full_i_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.077     2.821 f  pl_top_m1/cal_image_m1/shift_window_loop[7].shift_window_m/fifo_shift_window_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/gpf1.prog_full_i_reg/Q
                         net (fo=2, unplaced)         0.092     2.913    pl_top_m1/cal_image_m1/shift_window_loop[7].shift_window_m/image_fifo_prog_full
                         LUT4 (Prop_LUT4_I0_O)        0.100     3.013 f  pl_top_m1/cal_image_m1/shift_window_loop[7].shift_window_m/col_cnt[7]_i_14/O
                         net (fo=1, unplaced)         0.185     3.198    pl_top_m1/cal_image_m1/shift_window_loop[3].shift_window_m/gpf1.prog_full_i_reg_1
                         LUT5 (Prop_LUT5_I4_O)        0.038     3.236 r  pl_top_m1/cal_image_m1/shift_window_loop[3].shift_window_m/col_cnt[7]_i_7__0/O
                         net (fo=4, unplaced)         0.197     3.433    pl_top_m1/load_data_m1/load_image_m1/image_shift_rc_noaddzero_cnt_m1/cal_image_need
                         LUT6 (Prop_LUT6_I3_O)        0.038     3.471 f  pl_top_m1/load_data_m1/load_image_m1/image_shift_rc_noaddzero_cnt_m1/col_cnt[7]_i_15/O
                         net (fo=1, unplaced)         0.185     3.656    pl_top_m1/load_data_m1/load_image_m1/image_shift_rc_noaddzero_cnt_m1/col_cnt[7]_i_15_n_0
                         LUT6 (Prop_LUT6_I0_O)        0.038     3.694 f  pl_top_m1/load_data_m1/load_image_m1/image_shift_rc_noaddzero_cnt_m1/col_cnt[7]_i_12/O
                         net (fo=1, unplaced)         0.185     3.879    pl_top_m1/load_data_m1/load_head_m1/col_cnt_reg[1]
                         LUT6 (Prop_LUT6_I0_O)        0.038     3.917 r  pl_top_m1/load_data_m1/load_head_m1/load_head_LUT6_48/O
                         net (fo=1, unplaced)         0.185     4.102    pl_top_m1/load_data_m1/load_head_m1/load_head_net_51
                         LUT6 (Prop_LUT6_I5_O)        0.038     4.140 r  pl_top_m1/load_data_m1/load_head_m1/load_head_LUT6_49/O
                         net (fo=17, unplaced)        0.230     4.370    pl_top_m1/load_data_m1/load_head_m1/load_head_net_52
                         LUT6 (Prop_LUT6_I4_O)        0.038     4.408 r  pl_top_m1/load_data_m1/load_head_m1/load_head_LUT6_51/O
                         net (fo=1, unplaced)         0.185     4.593    pl_top_m1/load_data_m1/load_head_m1/load_head_net_55
                         LUT4 (Prop_LUT4_I3_O)        0.038     4.631 r  pl_top_m1/load_data_m1/load_head_m1/load_head_LUT4_7/O
                         net (fo=11, unplaced)        0.220     4.851    pl_top_m1/interrupt_m1/load_image_finish2
                         LUT6 (Prop_LUT6_I1_O)        0.038     4.889 f  pl_top_m1/interrupt_m1/interrupt_LUT6/O
                         net (fo=1, unplaced)         0.185     5.074    pl_top_m1/interrupt_m1/interrupt_net
                         LUT6 (Prop_LUT6_I4_O)        0.038     5.112 f  pl_top_m1/interrupt_m1/interrupt_LUT6_2/O
                         net (fo=1, unplaced)         0.185     5.297    pl_top_m1/interrupt_m1/interrupt_net_3
                         LUT6 (Prop_LUT6_I4_O)        0.038     5.335 r  pl_top_m1/interrupt_m1/interrupt_LUT6_4/O
                         net (fo=10, unplaced)        0.173     5.508    pl_top_m1/interrupt_m1/FSM_onehot_process_control_state[9]_i_1_n_0
                         FDCE                                         r  pl_top_m1/interrupt_m1/FSM_onehot_process_control_state_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_PLL rise edge)
                                                      3.000     3.000 r  
                         BUFG_PS                      0.000     3.000 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1710, unplaced)      2.439     5.439    pl_top_m1/PLL_m1/inst/clk_in1
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT1)
                                                     -2.450     2.989 r  pl_top_m1/PLL_m1/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, unplaced)         0.182     3.171    pl_top_m1/PLL_m1/inst/clk_out2_PLL
                         BUFGCE (Prop_BUFGCE_I_O)     0.024     3.195 r  pl_top_m1/PLL_m1/inst/clkout2_buf/O
                         net (fo=56210, unplaced)     2.439     5.634    pl_top_m1/interrupt_m1/clk_out2
                         FDCE                                         r  pl_top_m1/interrupt_m1/FSM_onehot_process_control_state_reg[7]/C
                         clock pessimism             -0.035     5.599    
                         clock uncertainty           -0.053     5.546    
                         FDCE (Setup_FDCE_C_CE)      -0.061     5.485    pl_top_m1/interrupt_m1/FSM_onehot_process_control_state_reg[7]
  -------------------------------------------------------------------
                         required time                          5.485    
                         arrival time                          -5.508    
  -------------------------------------------------------------------
                         slack                                 -0.023    

Slack (VIOLATED) :        -0.023ns  (required time - arrival time)
  Source:                 pl_top_m1/cal_image_m1/shift_window_loop[7].shift_window_m/fifo_shift_window_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/gpf1.prog_full_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_PLL  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            pl_top_m1/interrupt_m1/FSM_onehot_process_control_state_reg[8]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out2_PLL  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             clk_out2_PLL
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.000ns  (clk_out2_PLL rise@3.000ns - clk_out2_PLL rise@0.000ns)
  Data Path Delay:        2.764ns  (logic 0.557ns (20.152%)  route 2.207ns (79.848%))
  Logic Levels:           11  (LUT4=2 LUT5=1 LUT6=8)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.634ns = ( 5.634 - 3.000 ) 
    Source Clock Delay      (SCD):    2.744ns
    Clock Pessimism Removal (CPR):    -0.035ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.080ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_PLL rise edge)
                                                      0.000     0.000 r  
                         BUFG_PS                      0.000     0.000 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1710, unplaced)      2.584     2.584    pl_top_m1/PLL_m1/inst/clk_in1
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT1)
                                                     -2.655    -0.071 r  pl_top_m1/PLL_m1/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, unplaced)         0.203     0.132    pl_top_m1/PLL_m1/inst/clk_out2_PLL
                         BUFGCE (Prop_BUFGCE_I_O)     0.028     0.160 r  pl_top_m1/PLL_m1/inst/clkout2_buf/O
                         net (fo=56210, unplaced)     2.584     2.744    pl_top_m1/cal_image_m1/shift_window_loop[7].shift_window_m/fifo_shift_window_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/wr_clk
                         FDRE                                         r  pl_top_m1/cal_image_m1/shift_window_loop[7].shift_window_m/fifo_shift_window_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/gpf1.prog_full_i_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.077     2.821 f  pl_top_m1/cal_image_m1/shift_window_loop[7].shift_window_m/fifo_shift_window_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/gpf1.prog_full_i_reg/Q
                         net (fo=2, unplaced)         0.092     2.913    pl_top_m1/cal_image_m1/shift_window_loop[7].shift_window_m/image_fifo_prog_full
                         LUT4 (Prop_LUT4_I0_O)        0.100     3.013 f  pl_top_m1/cal_image_m1/shift_window_loop[7].shift_window_m/col_cnt[7]_i_14/O
                         net (fo=1, unplaced)         0.185     3.198    pl_top_m1/cal_image_m1/shift_window_loop[3].shift_window_m/gpf1.prog_full_i_reg_1
                         LUT5 (Prop_LUT5_I4_O)        0.038     3.236 r  pl_top_m1/cal_image_m1/shift_window_loop[3].shift_window_m/col_cnt[7]_i_7__0/O
                         net (fo=4, unplaced)         0.197     3.433    pl_top_m1/load_data_m1/load_image_m1/image_shift_rc_noaddzero_cnt_m1/cal_image_need
                         LUT6 (Prop_LUT6_I3_O)        0.038     3.471 f  pl_top_m1/load_data_m1/load_image_m1/image_shift_rc_noaddzero_cnt_m1/col_cnt[7]_i_15/O
                         net (fo=1, unplaced)         0.185     3.656    pl_top_m1/load_data_m1/load_image_m1/image_shift_rc_noaddzero_cnt_m1/col_cnt[7]_i_15_n_0
                         LUT6 (Prop_LUT6_I0_O)        0.038     3.694 f  pl_top_m1/load_data_m1/load_image_m1/image_shift_rc_noaddzero_cnt_m1/col_cnt[7]_i_12/O
                         net (fo=1, unplaced)         0.185     3.879    pl_top_m1/load_data_m1/load_head_m1/col_cnt_reg[1]
                         LUT6 (Prop_LUT6_I0_O)        0.038     3.917 r  pl_top_m1/load_data_m1/load_head_m1/load_head_LUT6_48/O
                         net (fo=1, unplaced)         0.185     4.102    pl_top_m1/load_data_m1/load_head_m1/load_head_net_51
                         LUT6 (Prop_LUT6_I5_O)        0.038     4.140 r  pl_top_m1/load_data_m1/load_head_m1/load_head_LUT6_49/O
                         net (fo=17, unplaced)        0.230     4.370    pl_top_m1/load_data_m1/load_head_m1/load_head_net_52
                         LUT6 (Prop_LUT6_I4_O)        0.038     4.408 r  pl_top_m1/load_data_m1/load_head_m1/load_head_LUT6_51/O
                         net (fo=1, unplaced)         0.185     4.593    pl_top_m1/load_data_m1/load_head_m1/load_head_net_55
                         LUT4 (Prop_LUT4_I3_O)        0.038     4.631 r  pl_top_m1/load_data_m1/load_head_m1/load_head_LUT4_7/O
                         net (fo=11, unplaced)        0.220     4.851    pl_top_m1/interrupt_m1/load_image_finish2
                         LUT6 (Prop_LUT6_I1_O)        0.038     4.889 f  pl_top_m1/interrupt_m1/interrupt_LUT6/O
                         net (fo=1, unplaced)         0.185     5.074    pl_top_m1/interrupt_m1/interrupt_net
                         LUT6 (Prop_LUT6_I4_O)        0.038     5.112 f  pl_top_m1/interrupt_m1/interrupt_LUT6_2/O
                         net (fo=1, unplaced)         0.185     5.297    pl_top_m1/interrupt_m1/interrupt_net_3
                         LUT6 (Prop_LUT6_I4_O)        0.038     5.335 r  pl_top_m1/interrupt_m1/interrupt_LUT6_4/O
                         net (fo=10, unplaced)        0.173     5.508    pl_top_m1/interrupt_m1/FSM_onehot_process_control_state[9]_i_1_n_0
                         FDCE                                         r  pl_top_m1/interrupt_m1/FSM_onehot_process_control_state_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_PLL rise edge)
                                                      3.000     3.000 r  
                         BUFG_PS                      0.000     3.000 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1710, unplaced)      2.439     5.439    pl_top_m1/PLL_m1/inst/clk_in1
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT1)
                                                     -2.450     2.989 r  pl_top_m1/PLL_m1/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, unplaced)         0.182     3.171    pl_top_m1/PLL_m1/inst/clk_out2_PLL
                         BUFGCE (Prop_BUFGCE_I_O)     0.024     3.195 r  pl_top_m1/PLL_m1/inst/clkout2_buf/O
                         net (fo=56210, unplaced)     2.439     5.634    pl_top_m1/interrupt_m1/clk_out2
                         FDCE                                         r  pl_top_m1/interrupt_m1/FSM_onehot_process_control_state_reg[8]/C
                         clock pessimism             -0.035     5.599    
                         clock uncertainty           -0.053     5.546    
                         FDCE (Setup_FDCE_C_CE)      -0.061     5.485    pl_top_m1/interrupt_m1/FSM_onehot_process_control_state_reg[8]
  -------------------------------------------------------------------
                         required time                          5.485    
                         arrival time                          -5.508    
  -------------------------------------------------------------------
                         slack                                 -0.023    

Slack (VIOLATED) :        -0.023ns  (required time - arrival time)
  Source:                 pl_top_m1/cal_image_m1/shift_window_loop[7].shift_window_m/fifo_shift_window_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/gpf1.prog_full_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_PLL  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            pl_top_m1/interrupt_m1/FSM_onehot_process_control_state_reg[9]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out2_PLL  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             clk_out2_PLL
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.000ns  (clk_out2_PLL rise@3.000ns - clk_out2_PLL rise@0.000ns)
  Data Path Delay:        2.764ns  (logic 0.557ns (20.152%)  route 2.207ns (79.848%))
  Logic Levels:           11  (LUT4=2 LUT5=1 LUT6=8)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.634ns = ( 5.634 - 3.000 ) 
    Source Clock Delay      (SCD):    2.744ns
    Clock Pessimism Removal (CPR):    -0.035ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.080ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_PLL rise edge)
                                                      0.000     0.000 r  
                         BUFG_PS                      0.000     0.000 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1710, unplaced)      2.584     2.584    pl_top_m1/PLL_m1/inst/clk_in1
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT1)
                                                     -2.655    -0.071 r  pl_top_m1/PLL_m1/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, unplaced)         0.203     0.132    pl_top_m1/PLL_m1/inst/clk_out2_PLL
                         BUFGCE (Prop_BUFGCE_I_O)     0.028     0.160 r  pl_top_m1/PLL_m1/inst/clkout2_buf/O
                         net (fo=56210, unplaced)     2.584     2.744    pl_top_m1/cal_image_m1/shift_window_loop[7].shift_window_m/fifo_shift_window_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/wr_clk
                         FDRE                                         r  pl_top_m1/cal_image_m1/shift_window_loop[7].shift_window_m/fifo_shift_window_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/gpf1.prog_full_i_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.077     2.821 f  pl_top_m1/cal_image_m1/shift_window_loop[7].shift_window_m/fifo_shift_window_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/gpf1.prog_full_i_reg/Q
                         net (fo=2, unplaced)         0.092     2.913    pl_top_m1/cal_image_m1/shift_window_loop[7].shift_window_m/image_fifo_prog_full
                         LUT4 (Prop_LUT4_I0_O)        0.100     3.013 f  pl_top_m1/cal_image_m1/shift_window_loop[7].shift_window_m/col_cnt[7]_i_14/O
                         net (fo=1, unplaced)         0.185     3.198    pl_top_m1/cal_image_m1/shift_window_loop[3].shift_window_m/gpf1.prog_full_i_reg_1
                         LUT5 (Prop_LUT5_I4_O)        0.038     3.236 r  pl_top_m1/cal_image_m1/shift_window_loop[3].shift_window_m/col_cnt[7]_i_7__0/O
                         net (fo=4, unplaced)         0.197     3.433    pl_top_m1/load_data_m1/load_image_m1/image_shift_rc_noaddzero_cnt_m1/cal_image_need
                         LUT6 (Prop_LUT6_I3_O)        0.038     3.471 f  pl_top_m1/load_data_m1/load_image_m1/image_shift_rc_noaddzero_cnt_m1/col_cnt[7]_i_15/O
                         net (fo=1, unplaced)         0.185     3.656    pl_top_m1/load_data_m1/load_image_m1/image_shift_rc_noaddzero_cnt_m1/col_cnt[7]_i_15_n_0
                         LUT6 (Prop_LUT6_I0_O)        0.038     3.694 f  pl_top_m1/load_data_m1/load_image_m1/image_shift_rc_noaddzero_cnt_m1/col_cnt[7]_i_12/O
                         net (fo=1, unplaced)         0.185     3.879    pl_top_m1/load_data_m1/load_head_m1/col_cnt_reg[1]
                         LUT6 (Prop_LUT6_I0_O)        0.038     3.917 r  pl_top_m1/load_data_m1/load_head_m1/load_head_LUT6_48/O
                         net (fo=1, unplaced)         0.185     4.102    pl_top_m1/load_data_m1/load_head_m1/load_head_net_51
                         LUT6 (Prop_LUT6_I5_O)        0.038     4.140 r  pl_top_m1/load_data_m1/load_head_m1/load_head_LUT6_49/O
                         net (fo=17, unplaced)        0.230     4.370    pl_top_m1/load_data_m1/load_head_m1/load_head_net_52
                         LUT6 (Prop_LUT6_I4_O)        0.038     4.408 r  pl_top_m1/load_data_m1/load_head_m1/load_head_LUT6_51/O
                         net (fo=1, unplaced)         0.185     4.593    pl_top_m1/load_data_m1/load_head_m1/load_head_net_55
                         LUT4 (Prop_LUT4_I3_O)        0.038     4.631 r  pl_top_m1/load_data_m1/load_head_m1/load_head_LUT4_7/O
                         net (fo=11, unplaced)        0.220     4.851    pl_top_m1/interrupt_m1/load_image_finish2
                         LUT6 (Prop_LUT6_I1_O)        0.038     4.889 f  pl_top_m1/interrupt_m1/interrupt_LUT6/O
                         net (fo=1, unplaced)         0.185     5.074    pl_top_m1/interrupt_m1/interrupt_net
                         LUT6 (Prop_LUT6_I4_O)        0.038     5.112 f  pl_top_m1/interrupt_m1/interrupt_LUT6_2/O
                         net (fo=1, unplaced)         0.185     5.297    pl_top_m1/interrupt_m1/interrupt_net_3
                         LUT6 (Prop_LUT6_I4_O)        0.038     5.335 r  pl_top_m1/interrupt_m1/interrupt_LUT6_4/O
                         net (fo=10, unplaced)        0.173     5.508    pl_top_m1/interrupt_m1/FSM_onehot_process_control_state[9]_i_1_n_0
                         FDCE                                         r  pl_top_m1/interrupt_m1/FSM_onehot_process_control_state_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_PLL rise edge)
                                                      3.000     3.000 r  
                         BUFG_PS                      0.000     3.000 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1710, unplaced)      2.439     5.439    pl_top_m1/PLL_m1/inst/clk_in1
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT1)
                                                     -2.450     2.989 r  pl_top_m1/PLL_m1/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, unplaced)         0.182     3.171    pl_top_m1/PLL_m1/inst/clk_out2_PLL
                         BUFGCE (Prop_BUFGCE_I_O)     0.024     3.195 r  pl_top_m1/PLL_m1/inst/clkout2_buf/O
                         net (fo=56210, unplaced)     2.439     5.634    pl_top_m1/interrupt_m1/clk_out2
                         FDCE                                         r  pl_top_m1/interrupt_m1/FSM_onehot_process_control_state_reg[9]/C
                         clock pessimism             -0.035     5.599    
                         clock uncertainty           -0.053     5.546    
                         FDCE (Setup_FDCE_C_CE)      -0.061     5.485    pl_top_m1/interrupt_m1/FSM_onehot_process_control_state_reg[9]
  -------------------------------------------------------------------
                         required time                          5.485    
                         arrival time                          -5.508    
  -------------------------------------------------------------------
                         slack                                 -0.023    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.083ns  (arrival time - required time)
  Source:                 pl_top_m1/deal_PostImage_m1/update_m1/update_fifo_loop[1].user_update_fifo_m/wr_cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_PLL  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            pl_top_m1/deal_PostImage_m1/update_m1/update_fifo_loop[1].user_update_fifo_m/ram_reg_0_15_0_5/RAMA/WADR3
                            (rising edge-triggered cell RAMD32 clocked by clk_out2_PLL  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             clk_out2_PLL
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_PLL rise@0.000ns - clk_out2_PLL rise@0.000ns)
  Data Path Delay:        0.124ns  (logic 0.038ns (30.574%)  route 0.086ns (69.426%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.413ns
    Source Clock Delay      (SCD):    1.151ns
    Clock Pessimism Removal (CPR):    0.117ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_PLL rise edge)
                                                      0.000     0.000 r  
                         BUFG_PS                      0.000     0.000 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1710, unplaced)      1.114     1.114    pl_top_m1/PLL_m1/inst/clk_in1
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT1)
                                                     -1.215    -0.101 r  pl_top_m1/PLL_m1/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, unplaced)         0.121     0.020    pl_top_m1/PLL_m1/inst/clk_out2_PLL
                         BUFGCE (Prop_BUFGCE_I_O)     0.017     0.037 r  pl_top_m1/PLL_m1/inst/clkout2_buf/O
                         net (fo=56210, unplaced)     1.114     1.151    pl_top_m1/deal_PostImage_m1/update_m1/update_fifo_loop[1].user_update_fifo_m/clk_out2
                         FDRE                                         r  pl_top_m1/deal_PostImage_m1/update_m1/update_fifo_loop[1].user_update_fifo_m/wr_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.038     1.189 r  pl_top_m1/deal_PostImage_m1/update_m1/update_fifo_loop[1].user_update_fifo_m/wr_cnt_reg[3]/Q
                         net (fo=83, unplaced)        0.086     1.275    pl_top_m1/deal_PostImage_m1/update_m1/update_fifo_loop[1].user_update_fifo_m/ram_reg_0_15_0_5/ADDRH3
                         RAMD32                                       r  pl_top_m1/deal_PostImage_m1/update_m1/update_fifo_loop[1].user_update_fifo_m/ram_reg_0_15_0_5/RAMA/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_PLL rise edge)
                                                      0.000     0.000 r  
                         BUFG_PS                      0.000     0.000 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1710, unplaced)      1.259     1.259    pl_top_m1/PLL_m1/inst/clk_in1
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT1)
                                                     -1.261    -0.002 r  pl_top_m1/PLL_m1/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, unplaced)         0.137     0.135    pl_top_m1/PLL_m1/inst/clk_out2_PLL
                         BUFGCE (Prop_BUFGCE_I_O)     0.019     0.154 r  pl_top_m1/PLL_m1/inst/clkout2_buf/O
                         net (fo=56210, unplaced)     1.259     1.413    pl_top_m1/deal_PostImage_m1/update_m1/update_fifo_loop[1].user_update_fifo_m/ram_reg_0_15_0_5/WCLK
                         RAMD32                                       r  pl_top_m1/deal_PostImage_m1/update_m1/update_fifo_loop[1].user_update_fifo_m/ram_reg_0_15_0_5/RAMA/CLK
                         clock pessimism             -0.117     1.296    
                         RAMD32 (Hold_RAMD32_CLK_WADR3)
                                                      0.062     1.358    pl_top_m1/deal_PostImage_m1/update_m1/update_fifo_loop[1].user_update_fifo_m/ram_reg_0_15_0_5/RAMA
  -------------------------------------------------------------------
                         required time                         -1.358    
                         arrival time                           1.275    
  -------------------------------------------------------------------
                         slack                                 -0.083    

Slack (VIOLATED) :        -0.083ns  (arrival time - required time)
  Source:                 pl_top_m1/deal_PostImage_m1/update_m1/update_fifo_loop[1].user_update_fifo_m/wr_cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_PLL  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            pl_top_m1/deal_PostImage_m1/update_m1/update_fifo_loop[1].user_update_fifo_m/ram_reg_0_15_0_5/RAMA_D1/WADR3
                            (rising edge-triggered cell RAMD32 clocked by clk_out2_PLL  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             clk_out2_PLL
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_PLL rise@0.000ns - clk_out2_PLL rise@0.000ns)
  Data Path Delay:        0.124ns  (logic 0.038ns (30.574%)  route 0.086ns (69.426%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.413ns
    Source Clock Delay      (SCD):    1.151ns
    Clock Pessimism Removal (CPR):    0.117ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_PLL rise edge)
                                                      0.000     0.000 r  
                         BUFG_PS                      0.000     0.000 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1710, unplaced)      1.114     1.114    pl_top_m1/PLL_m1/inst/clk_in1
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT1)
                                                     -1.215    -0.101 r  pl_top_m1/PLL_m1/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, unplaced)         0.121     0.020    pl_top_m1/PLL_m1/inst/clk_out2_PLL
                         BUFGCE (Prop_BUFGCE_I_O)     0.017     0.037 r  pl_top_m1/PLL_m1/inst/clkout2_buf/O
                         net (fo=56210, unplaced)     1.114     1.151    pl_top_m1/deal_PostImage_m1/update_m1/update_fifo_loop[1].user_update_fifo_m/clk_out2
                         FDRE                                         r  pl_top_m1/deal_PostImage_m1/update_m1/update_fifo_loop[1].user_update_fifo_m/wr_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.038     1.189 r  pl_top_m1/deal_PostImage_m1/update_m1/update_fifo_loop[1].user_update_fifo_m/wr_cnt_reg[3]/Q
                         net (fo=83, unplaced)        0.086     1.275    pl_top_m1/deal_PostImage_m1/update_m1/update_fifo_loop[1].user_update_fifo_m/ram_reg_0_15_0_5/ADDRH3
                         RAMD32                                       r  pl_top_m1/deal_PostImage_m1/update_m1/update_fifo_loop[1].user_update_fifo_m/ram_reg_0_15_0_5/RAMA_D1/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_PLL rise edge)
                                                      0.000     0.000 r  
                         BUFG_PS                      0.000     0.000 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1710, unplaced)      1.259     1.259    pl_top_m1/PLL_m1/inst/clk_in1
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT1)
                                                     -1.261    -0.002 r  pl_top_m1/PLL_m1/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, unplaced)         0.137     0.135    pl_top_m1/PLL_m1/inst/clk_out2_PLL
                         BUFGCE (Prop_BUFGCE_I_O)     0.019     0.154 r  pl_top_m1/PLL_m1/inst/clkout2_buf/O
                         net (fo=56210, unplaced)     1.259     1.413    pl_top_m1/deal_PostImage_m1/update_m1/update_fifo_loop[1].user_update_fifo_m/ram_reg_0_15_0_5/WCLK
                         RAMD32                                       r  pl_top_m1/deal_PostImage_m1/update_m1/update_fifo_loop[1].user_update_fifo_m/ram_reg_0_15_0_5/RAMA_D1/CLK
                         clock pessimism             -0.117     1.296    
                         RAMD32 (Hold_RAMD32_CLK_WADR3)
                                                      0.062     1.358    pl_top_m1/deal_PostImage_m1/update_m1/update_fifo_loop[1].user_update_fifo_m/ram_reg_0_15_0_5/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -1.358    
                         arrival time                           1.275    
  -------------------------------------------------------------------
                         slack                                 -0.083    

Slack (VIOLATED) :        -0.083ns  (arrival time - required time)
  Source:                 pl_top_m1/deal_PostImage_m1/update_m1/update_fifo_loop[1].user_update_fifo_m/wr_cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_PLL  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            pl_top_m1/deal_PostImage_m1/update_m1/update_fifo_loop[1].user_update_fifo_m/ram_reg_0_15_0_5/RAMB/WADR3
                            (rising edge-triggered cell RAMD32 clocked by clk_out2_PLL  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             clk_out2_PLL
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_PLL rise@0.000ns - clk_out2_PLL rise@0.000ns)
  Data Path Delay:        0.124ns  (logic 0.038ns (30.574%)  route 0.086ns (69.426%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.413ns
    Source Clock Delay      (SCD):    1.151ns
    Clock Pessimism Removal (CPR):    0.117ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_PLL rise edge)
                                                      0.000     0.000 r  
                         BUFG_PS                      0.000     0.000 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1710, unplaced)      1.114     1.114    pl_top_m1/PLL_m1/inst/clk_in1
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT1)
                                                     -1.215    -0.101 r  pl_top_m1/PLL_m1/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, unplaced)         0.121     0.020    pl_top_m1/PLL_m1/inst/clk_out2_PLL
                         BUFGCE (Prop_BUFGCE_I_O)     0.017     0.037 r  pl_top_m1/PLL_m1/inst/clkout2_buf/O
                         net (fo=56210, unplaced)     1.114     1.151    pl_top_m1/deal_PostImage_m1/update_m1/update_fifo_loop[1].user_update_fifo_m/clk_out2
                         FDRE                                         r  pl_top_m1/deal_PostImage_m1/update_m1/update_fifo_loop[1].user_update_fifo_m/wr_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.038     1.189 r  pl_top_m1/deal_PostImage_m1/update_m1/update_fifo_loop[1].user_update_fifo_m/wr_cnt_reg[3]/Q
                         net (fo=83, unplaced)        0.086     1.275    pl_top_m1/deal_PostImage_m1/update_m1/update_fifo_loop[1].user_update_fifo_m/ram_reg_0_15_0_5/ADDRH3
                         RAMD32                                       r  pl_top_m1/deal_PostImage_m1/update_m1/update_fifo_loop[1].user_update_fifo_m/ram_reg_0_15_0_5/RAMB/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_PLL rise edge)
                                                      0.000     0.000 r  
                         BUFG_PS                      0.000     0.000 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1710, unplaced)      1.259     1.259    pl_top_m1/PLL_m1/inst/clk_in1
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT1)
                                                     -1.261    -0.002 r  pl_top_m1/PLL_m1/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, unplaced)         0.137     0.135    pl_top_m1/PLL_m1/inst/clk_out2_PLL
                         BUFGCE (Prop_BUFGCE_I_O)     0.019     0.154 r  pl_top_m1/PLL_m1/inst/clkout2_buf/O
                         net (fo=56210, unplaced)     1.259     1.413    pl_top_m1/deal_PostImage_m1/update_m1/update_fifo_loop[1].user_update_fifo_m/ram_reg_0_15_0_5/WCLK
                         RAMD32                                       r  pl_top_m1/deal_PostImage_m1/update_m1/update_fifo_loop[1].user_update_fifo_m/ram_reg_0_15_0_5/RAMB/CLK
                         clock pessimism             -0.117     1.296    
                         RAMD32 (Hold_RAMD32_CLK_WADR3)
                                                      0.062     1.358    pl_top_m1/deal_PostImage_m1/update_m1/update_fifo_loop[1].user_update_fifo_m/ram_reg_0_15_0_5/RAMB
  -------------------------------------------------------------------
                         required time                         -1.358    
                         arrival time                           1.275    
  -------------------------------------------------------------------
                         slack                                 -0.083    

Slack (VIOLATED) :        -0.083ns  (arrival time - required time)
  Source:                 pl_top_m1/deal_PostImage_m1/update_m1/update_fifo_loop[1].user_update_fifo_m/wr_cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_PLL  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            pl_top_m1/deal_PostImage_m1/update_m1/update_fifo_loop[1].user_update_fifo_m/ram_reg_0_15_0_5/RAMB_D1/WADR3
                            (rising edge-triggered cell RAMD32 clocked by clk_out2_PLL  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             clk_out2_PLL
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_PLL rise@0.000ns - clk_out2_PLL rise@0.000ns)
  Data Path Delay:        0.124ns  (logic 0.038ns (30.574%)  route 0.086ns (69.426%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.413ns
    Source Clock Delay      (SCD):    1.151ns
    Clock Pessimism Removal (CPR):    0.117ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_PLL rise edge)
                                                      0.000     0.000 r  
                         BUFG_PS                      0.000     0.000 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1710, unplaced)      1.114     1.114    pl_top_m1/PLL_m1/inst/clk_in1
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT1)
                                                     -1.215    -0.101 r  pl_top_m1/PLL_m1/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, unplaced)         0.121     0.020    pl_top_m1/PLL_m1/inst/clk_out2_PLL
                         BUFGCE (Prop_BUFGCE_I_O)     0.017     0.037 r  pl_top_m1/PLL_m1/inst/clkout2_buf/O
                         net (fo=56210, unplaced)     1.114     1.151    pl_top_m1/deal_PostImage_m1/update_m1/update_fifo_loop[1].user_update_fifo_m/clk_out2
                         FDRE                                         r  pl_top_m1/deal_PostImage_m1/update_m1/update_fifo_loop[1].user_update_fifo_m/wr_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.038     1.189 r  pl_top_m1/deal_PostImage_m1/update_m1/update_fifo_loop[1].user_update_fifo_m/wr_cnt_reg[3]/Q
                         net (fo=83, unplaced)        0.086     1.275    pl_top_m1/deal_PostImage_m1/update_m1/update_fifo_loop[1].user_update_fifo_m/ram_reg_0_15_0_5/ADDRH3
                         RAMD32                                       r  pl_top_m1/deal_PostImage_m1/update_m1/update_fifo_loop[1].user_update_fifo_m/ram_reg_0_15_0_5/RAMB_D1/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_PLL rise edge)
                                                      0.000     0.000 r  
                         BUFG_PS                      0.000     0.000 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1710, unplaced)      1.259     1.259    pl_top_m1/PLL_m1/inst/clk_in1
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT1)
                                                     -1.261    -0.002 r  pl_top_m1/PLL_m1/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, unplaced)         0.137     0.135    pl_top_m1/PLL_m1/inst/clk_out2_PLL
                         BUFGCE (Prop_BUFGCE_I_O)     0.019     0.154 r  pl_top_m1/PLL_m1/inst/clkout2_buf/O
                         net (fo=56210, unplaced)     1.259     1.413    pl_top_m1/deal_PostImage_m1/update_m1/update_fifo_loop[1].user_update_fifo_m/ram_reg_0_15_0_5/WCLK
                         RAMD32                                       r  pl_top_m1/deal_PostImage_m1/update_m1/update_fifo_loop[1].user_update_fifo_m/ram_reg_0_15_0_5/RAMB_D1/CLK
                         clock pessimism             -0.117     1.296    
                         RAMD32 (Hold_RAMD32_CLK_WADR3)
                                                      0.062     1.358    pl_top_m1/deal_PostImage_m1/update_m1/update_fifo_loop[1].user_update_fifo_m/ram_reg_0_15_0_5/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -1.358    
                         arrival time                           1.275    
  -------------------------------------------------------------------
                         slack                                 -0.083    

Slack (VIOLATED) :        -0.083ns  (arrival time - required time)
  Source:                 pl_top_m1/deal_PostImage_m1/update_m1/update_fifo_loop[1].user_update_fifo_m/wr_cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_PLL  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            pl_top_m1/deal_PostImage_m1/update_m1/update_fifo_loop[1].user_update_fifo_m/ram_reg_0_15_0_5/RAMC/WADR3
                            (rising edge-triggered cell RAMD32 clocked by clk_out2_PLL  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             clk_out2_PLL
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_PLL rise@0.000ns - clk_out2_PLL rise@0.000ns)
  Data Path Delay:        0.124ns  (logic 0.038ns (30.574%)  route 0.086ns (69.426%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.413ns
    Source Clock Delay      (SCD):    1.151ns
    Clock Pessimism Removal (CPR):    0.117ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_PLL rise edge)
                                                      0.000     0.000 r  
                         BUFG_PS                      0.000     0.000 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1710, unplaced)      1.114     1.114    pl_top_m1/PLL_m1/inst/clk_in1
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT1)
                                                     -1.215    -0.101 r  pl_top_m1/PLL_m1/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, unplaced)         0.121     0.020    pl_top_m1/PLL_m1/inst/clk_out2_PLL
                         BUFGCE (Prop_BUFGCE_I_O)     0.017     0.037 r  pl_top_m1/PLL_m1/inst/clkout2_buf/O
                         net (fo=56210, unplaced)     1.114     1.151    pl_top_m1/deal_PostImage_m1/update_m1/update_fifo_loop[1].user_update_fifo_m/clk_out2
                         FDRE                                         r  pl_top_m1/deal_PostImage_m1/update_m1/update_fifo_loop[1].user_update_fifo_m/wr_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.038     1.189 r  pl_top_m1/deal_PostImage_m1/update_m1/update_fifo_loop[1].user_update_fifo_m/wr_cnt_reg[3]/Q
                         net (fo=83, unplaced)        0.086     1.275    pl_top_m1/deal_PostImage_m1/update_m1/update_fifo_loop[1].user_update_fifo_m/ram_reg_0_15_0_5/ADDRH3
                         RAMD32                                       r  pl_top_m1/deal_PostImage_m1/update_m1/update_fifo_loop[1].user_update_fifo_m/ram_reg_0_15_0_5/RAMC/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_PLL rise edge)
                                                      0.000     0.000 r  
                         BUFG_PS                      0.000     0.000 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1710, unplaced)      1.259     1.259    pl_top_m1/PLL_m1/inst/clk_in1
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT1)
                                                     -1.261    -0.002 r  pl_top_m1/PLL_m1/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, unplaced)         0.137     0.135    pl_top_m1/PLL_m1/inst/clk_out2_PLL
                         BUFGCE (Prop_BUFGCE_I_O)     0.019     0.154 r  pl_top_m1/PLL_m1/inst/clkout2_buf/O
                         net (fo=56210, unplaced)     1.259     1.413    pl_top_m1/deal_PostImage_m1/update_m1/update_fifo_loop[1].user_update_fifo_m/ram_reg_0_15_0_5/WCLK
                         RAMD32                                       r  pl_top_m1/deal_PostImage_m1/update_m1/update_fifo_loop[1].user_update_fifo_m/ram_reg_0_15_0_5/RAMC/CLK
                         clock pessimism             -0.117     1.296    
                         RAMD32 (Hold_RAMD32_CLK_WADR3)
                                                      0.062     1.358    pl_top_m1/deal_PostImage_m1/update_m1/update_fifo_loop[1].user_update_fifo_m/ram_reg_0_15_0_5/RAMC
  -------------------------------------------------------------------
                         required time                         -1.358    
                         arrival time                           1.275    
  -------------------------------------------------------------------
                         slack                                 -0.083    

Slack (VIOLATED) :        -0.083ns  (arrival time - required time)
  Source:                 pl_top_m1/deal_PostImage_m1/update_m1/update_fifo_loop[1].user_update_fifo_m/wr_cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_PLL  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            pl_top_m1/deal_PostImage_m1/update_m1/update_fifo_loop[1].user_update_fifo_m/ram_reg_0_15_0_5/RAMC_D1/WADR3
                            (rising edge-triggered cell RAMD32 clocked by clk_out2_PLL  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             clk_out2_PLL
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_PLL rise@0.000ns - clk_out2_PLL rise@0.000ns)
  Data Path Delay:        0.124ns  (logic 0.038ns (30.574%)  route 0.086ns (69.426%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.413ns
    Source Clock Delay      (SCD):    1.151ns
    Clock Pessimism Removal (CPR):    0.117ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_PLL rise edge)
                                                      0.000     0.000 r  
                         BUFG_PS                      0.000     0.000 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1710, unplaced)      1.114     1.114    pl_top_m1/PLL_m1/inst/clk_in1
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT1)
                                                     -1.215    -0.101 r  pl_top_m1/PLL_m1/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, unplaced)         0.121     0.020    pl_top_m1/PLL_m1/inst/clk_out2_PLL
                         BUFGCE (Prop_BUFGCE_I_O)     0.017     0.037 r  pl_top_m1/PLL_m1/inst/clkout2_buf/O
                         net (fo=56210, unplaced)     1.114     1.151    pl_top_m1/deal_PostImage_m1/update_m1/update_fifo_loop[1].user_update_fifo_m/clk_out2
                         FDRE                                         r  pl_top_m1/deal_PostImage_m1/update_m1/update_fifo_loop[1].user_update_fifo_m/wr_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.038     1.189 r  pl_top_m1/deal_PostImage_m1/update_m1/update_fifo_loop[1].user_update_fifo_m/wr_cnt_reg[3]/Q
                         net (fo=83, unplaced)        0.086     1.275    pl_top_m1/deal_PostImage_m1/update_m1/update_fifo_loop[1].user_update_fifo_m/ram_reg_0_15_0_5/ADDRH3
                         RAMD32                                       r  pl_top_m1/deal_PostImage_m1/update_m1/update_fifo_loop[1].user_update_fifo_m/ram_reg_0_15_0_5/RAMC_D1/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_PLL rise edge)
                                                      0.000     0.000 r  
                         BUFG_PS                      0.000     0.000 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1710, unplaced)      1.259     1.259    pl_top_m1/PLL_m1/inst/clk_in1
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT1)
                                                     -1.261    -0.002 r  pl_top_m1/PLL_m1/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, unplaced)         0.137     0.135    pl_top_m1/PLL_m1/inst/clk_out2_PLL
                         BUFGCE (Prop_BUFGCE_I_O)     0.019     0.154 r  pl_top_m1/PLL_m1/inst/clkout2_buf/O
                         net (fo=56210, unplaced)     1.259     1.413    pl_top_m1/deal_PostImage_m1/update_m1/update_fifo_loop[1].user_update_fifo_m/ram_reg_0_15_0_5/WCLK
                         RAMD32                                       r  pl_top_m1/deal_PostImage_m1/update_m1/update_fifo_loop[1].user_update_fifo_m/ram_reg_0_15_0_5/RAMC_D1/CLK
                         clock pessimism             -0.117     1.296    
                         RAMD32 (Hold_RAMD32_CLK_WADR3)
                                                      0.062     1.358    pl_top_m1/deal_PostImage_m1/update_m1/update_fifo_loop[1].user_update_fifo_m/ram_reg_0_15_0_5/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -1.358    
                         arrival time                           1.275    
  -------------------------------------------------------------------
                         slack                                 -0.083    

Slack (VIOLATED) :        -0.083ns  (arrival time - required time)
  Source:                 pl_top_m1/deal_PostImage_m1/update_m1/update_fifo_loop[1].user_update_fifo_m/wr_cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_PLL  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            pl_top_m1/deal_PostImage_m1/update_m1/update_fifo_loop[1].user_update_fifo_m/ram_reg_0_15_0_5/RAMD/WADR3
                            (rising edge-triggered cell RAMD32 clocked by clk_out2_PLL  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             clk_out2_PLL
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_PLL rise@0.000ns - clk_out2_PLL rise@0.000ns)
  Data Path Delay:        0.124ns  (logic 0.038ns (30.574%)  route 0.086ns (69.426%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.413ns
    Source Clock Delay      (SCD):    1.151ns
    Clock Pessimism Removal (CPR):    0.117ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_PLL rise edge)
                                                      0.000     0.000 r  
                         BUFG_PS                      0.000     0.000 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1710, unplaced)      1.114     1.114    pl_top_m1/PLL_m1/inst/clk_in1
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT1)
                                                     -1.215    -0.101 r  pl_top_m1/PLL_m1/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, unplaced)         0.121     0.020    pl_top_m1/PLL_m1/inst/clk_out2_PLL
                         BUFGCE (Prop_BUFGCE_I_O)     0.017     0.037 r  pl_top_m1/PLL_m1/inst/clkout2_buf/O
                         net (fo=56210, unplaced)     1.114     1.151    pl_top_m1/deal_PostImage_m1/update_m1/update_fifo_loop[1].user_update_fifo_m/clk_out2
                         FDRE                                         r  pl_top_m1/deal_PostImage_m1/update_m1/update_fifo_loop[1].user_update_fifo_m/wr_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.038     1.189 r  pl_top_m1/deal_PostImage_m1/update_m1/update_fifo_loop[1].user_update_fifo_m/wr_cnt_reg[3]/Q
                         net (fo=83, unplaced)        0.086     1.275    pl_top_m1/deal_PostImage_m1/update_m1/update_fifo_loop[1].user_update_fifo_m/ram_reg_0_15_0_5/ADDRH3
                         RAMD32                                       r  pl_top_m1/deal_PostImage_m1/update_m1/update_fifo_loop[1].user_update_fifo_m/ram_reg_0_15_0_5/RAMD/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_PLL rise edge)
                                                      0.000     0.000 r  
                         BUFG_PS                      0.000     0.000 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1710, unplaced)      1.259     1.259    pl_top_m1/PLL_m1/inst/clk_in1
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT1)
                                                     -1.261    -0.002 r  pl_top_m1/PLL_m1/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, unplaced)         0.137     0.135    pl_top_m1/PLL_m1/inst/clk_out2_PLL
                         BUFGCE (Prop_BUFGCE_I_O)     0.019     0.154 r  pl_top_m1/PLL_m1/inst/clkout2_buf/O
                         net (fo=56210, unplaced)     1.259     1.413    pl_top_m1/deal_PostImage_m1/update_m1/update_fifo_loop[1].user_update_fifo_m/ram_reg_0_15_0_5/WCLK
                         RAMD32                                       r  pl_top_m1/deal_PostImage_m1/update_m1/update_fifo_loop[1].user_update_fifo_m/ram_reg_0_15_0_5/RAMD/CLK
                         clock pessimism             -0.117     1.296    
                         RAMD32 (Hold_RAMD32_CLK_WADR3)
                                                      0.062     1.358    pl_top_m1/deal_PostImage_m1/update_m1/update_fifo_loop[1].user_update_fifo_m/ram_reg_0_15_0_5/RAMD
  -------------------------------------------------------------------
                         required time                         -1.358    
                         arrival time                           1.275    
  -------------------------------------------------------------------
                         slack                                 -0.083    

Slack (VIOLATED) :        -0.083ns  (arrival time - required time)
  Source:                 pl_top_m1/deal_PostImage_m1/update_m1/update_fifo_loop[1].user_update_fifo_m/wr_cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_PLL  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            pl_top_m1/deal_PostImage_m1/update_m1/update_fifo_loop[1].user_update_fifo_m/ram_reg_0_15_0_5/RAMD_D1/WADR3
                            (rising edge-triggered cell RAMD32 clocked by clk_out2_PLL  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             clk_out2_PLL
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_PLL rise@0.000ns - clk_out2_PLL rise@0.000ns)
  Data Path Delay:        0.124ns  (logic 0.038ns (30.574%)  route 0.086ns (69.426%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.413ns
    Source Clock Delay      (SCD):    1.151ns
    Clock Pessimism Removal (CPR):    0.117ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_PLL rise edge)
                                                      0.000     0.000 r  
                         BUFG_PS                      0.000     0.000 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1710, unplaced)      1.114     1.114    pl_top_m1/PLL_m1/inst/clk_in1
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT1)
                                                     -1.215    -0.101 r  pl_top_m1/PLL_m1/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, unplaced)         0.121     0.020    pl_top_m1/PLL_m1/inst/clk_out2_PLL
                         BUFGCE (Prop_BUFGCE_I_O)     0.017     0.037 r  pl_top_m1/PLL_m1/inst/clkout2_buf/O
                         net (fo=56210, unplaced)     1.114     1.151    pl_top_m1/deal_PostImage_m1/update_m1/update_fifo_loop[1].user_update_fifo_m/clk_out2
                         FDRE                                         r  pl_top_m1/deal_PostImage_m1/update_m1/update_fifo_loop[1].user_update_fifo_m/wr_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.038     1.189 r  pl_top_m1/deal_PostImage_m1/update_m1/update_fifo_loop[1].user_update_fifo_m/wr_cnt_reg[3]/Q
                         net (fo=83, unplaced)        0.086     1.275    pl_top_m1/deal_PostImage_m1/update_m1/update_fifo_loop[1].user_update_fifo_m/ram_reg_0_15_0_5/ADDRH3
                         RAMD32                                       r  pl_top_m1/deal_PostImage_m1/update_m1/update_fifo_loop[1].user_update_fifo_m/ram_reg_0_15_0_5/RAMD_D1/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_PLL rise edge)
                                                      0.000     0.000 r  
                         BUFG_PS                      0.000     0.000 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1710, unplaced)      1.259     1.259    pl_top_m1/PLL_m1/inst/clk_in1
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT1)
                                                     -1.261    -0.002 r  pl_top_m1/PLL_m1/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, unplaced)         0.137     0.135    pl_top_m1/PLL_m1/inst/clk_out2_PLL
                         BUFGCE (Prop_BUFGCE_I_O)     0.019     0.154 r  pl_top_m1/PLL_m1/inst/clkout2_buf/O
                         net (fo=56210, unplaced)     1.259     1.413    pl_top_m1/deal_PostImage_m1/update_m1/update_fifo_loop[1].user_update_fifo_m/ram_reg_0_15_0_5/WCLK
                         RAMD32                                       r  pl_top_m1/deal_PostImage_m1/update_m1/update_fifo_loop[1].user_update_fifo_m/ram_reg_0_15_0_5/RAMD_D1/CLK
                         clock pessimism             -0.117     1.296    
                         RAMD32 (Hold_RAMD32_CLK_WADR3)
                                                      0.062     1.358    pl_top_m1/deal_PostImage_m1/update_m1/update_fifo_loop[1].user_update_fifo_m/ram_reg_0_15_0_5/RAMD_D1
  -------------------------------------------------------------------
                         required time                         -1.358    
                         arrival time                           1.275    
  -------------------------------------------------------------------
                         slack                                 -0.083    

Slack (VIOLATED) :        -0.083ns  (arrival time - required time)
  Source:                 pl_top_m1/deal_PostImage_m1/update_m1/update_fifo_loop[1].user_update_fifo_m/wr_cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_PLL  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            pl_top_m1/deal_PostImage_m1/update_m1/update_fifo_loop[1].user_update_fifo_m/ram_reg_0_15_0_5/RAME/WADR3
                            (rising edge-triggered cell RAMD32 clocked by clk_out2_PLL  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             clk_out2_PLL
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_PLL rise@0.000ns - clk_out2_PLL rise@0.000ns)
  Data Path Delay:        0.124ns  (logic 0.038ns (30.574%)  route 0.086ns (69.426%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.413ns
    Source Clock Delay      (SCD):    1.151ns
    Clock Pessimism Removal (CPR):    0.117ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_PLL rise edge)
                                                      0.000     0.000 r  
                         BUFG_PS                      0.000     0.000 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1710, unplaced)      1.114     1.114    pl_top_m1/PLL_m1/inst/clk_in1
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT1)
                                                     -1.215    -0.101 r  pl_top_m1/PLL_m1/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, unplaced)         0.121     0.020    pl_top_m1/PLL_m1/inst/clk_out2_PLL
                         BUFGCE (Prop_BUFGCE_I_O)     0.017     0.037 r  pl_top_m1/PLL_m1/inst/clkout2_buf/O
                         net (fo=56210, unplaced)     1.114     1.151    pl_top_m1/deal_PostImage_m1/update_m1/update_fifo_loop[1].user_update_fifo_m/clk_out2
                         FDRE                                         r  pl_top_m1/deal_PostImage_m1/update_m1/update_fifo_loop[1].user_update_fifo_m/wr_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.038     1.189 r  pl_top_m1/deal_PostImage_m1/update_m1/update_fifo_loop[1].user_update_fifo_m/wr_cnt_reg[3]/Q
                         net (fo=83, unplaced)        0.086     1.275    pl_top_m1/deal_PostImage_m1/update_m1/update_fifo_loop[1].user_update_fifo_m/ram_reg_0_15_0_5/ADDRH3
                         RAMD32                                       r  pl_top_m1/deal_PostImage_m1/update_m1/update_fifo_loop[1].user_update_fifo_m/ram_reg_0_15_0_5/RAME/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_PLL rise edge)
                                                      0.000     0.000 r  
                         BUFG_PS                      0.000     0.000 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1710, unplaced)      1.259     1.259    pl_top_m1/PLL_m1/inst/clk_in1
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT1)
                                                     -1.261    -0.002 r  pl_top_m1/PLL_m1/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, unplaced)         0.137     0.135    pl_top_m1/PLL_m1/inst/clk_out2_PLL
                         BUFGCE (Prop_BUFGCE_I_O)     0.019     0.154 r  pl_top_m1/PLL_m1/inst/clkout2_buf/O
                         net (fo=56210, unplaced)     1.259     1.413    pl_top_m1/deal_PostImage_m1/update_m1/update_fifo_loop[1].user_update_fifo_m/ram_reg_0_15_0_5/WCLK
                         RAMD32                                       r  pl_top_m1/deal_PostImage_m1/update_m1/update_fifo_loop[1].user_update_fifo_m/ram_reg_0_15_0_5/RAME/CLK
                         clock pessimism             -0.117     1.296    
                         RAMD32 (Hold_RAMD32_CLK_WADR3)
                                                      0.062     1.358    pl_top_m1/deal_PostImage_m1/update_m1/update_fifo_loop[1].user_update_fifo_m/ram_reg_0_15_0_5/RAME
  -------------------------------------------------------------------
                         required time                         -1.358    
                         arrival time                           1.275    
  -------------------------------------------------------------------
                         slack                                 -0.083    

Slack (VIOLATED) :        -0.083ns  (arrival time - required time)
  Source:                 pl_top_m1/deal_PostImage_m1/update_m1/update_fifo_loop[1].user_update_fifo_m/wr_cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_PLL  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            pl_top_m1/deal_PostImage_m1/update_m1/update_fifo_loop[1].user_update_fifo_m/ram_reg_0_15_0_5/RAME_D1/WADR3
                            (rising edge-triggered cell RAMD32 clocked by clk_out2_PLL  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             clk_out2_PLL
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_PLL rise@0.000ns - clk_out2_PLL rise@0.000ns)
  Data Path Delay:        0.124ns  (logic 0.038ns (30.574%)  route 0.086ns (69.426%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.413ns
    Source Clock Delay      (SCD):    1.151ns
    Clock Pessimism Removal (CPR):    0.117ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_PLL rise edge)
                                                      0.000     0.000 r  
                         BUFG_PS                      0.000     0.000 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1710, unplaced)      1.114     1.114    pl_top_m1/PLL_m1/inst/clk_in1
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT1)
                                                     -1.215    -0.101 r  pl_top_m1/PLL_m1/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, unplaced)         0.121     0.020    pl_top_m1/PLL_m1/inst/clk_out2_PLL
                         BUFGCE (Prop_BUFGCE_I_O)     0.017     0.037 r  pl_top_m1/PLL_m1/inst/clkout2_buf/O
                         net (fo=56210, unplaced)     1.114     1.151    pl_top_m1/deal_PostImage_m1/update_m1/update_fifo_loop[1].user_update_fifo_m/clk_out2
                         FDRE                                         r  pl_top_m1/deal_PostImage_m1/update_m1/update_fifo_loop[1].user_update_fifo_m/wr_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.038     1.189 r  pl_top_m1/deal_PostImage_m1/update_m1/update_fifo_loop[1].user_update_fifo_m/wr_cnt_reg[3]/Q
                         net (fo=83, unplaced)        0.086     1.275    pl_top_m1/deal_PostImage_m1/update_m1/update_fifo_loop[1].user_update_fifo_m/ram_reg_0_15_0_5/ADDRH3
                         RAMD32                                       r  pl_top_m1/deal_PostImage_m1/update_m1/update_fifo_loop[1].user_update_fifo_m/ram_reg_0_15_0_5/RAME_D1/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_PLL rise edge)
                                                      0.000     0.000 r  
                         BUFG_PS                      0.000     0.000 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1710, unplaced)      1.259     1.259    pl_top_m1/PLL_m1/inst/clk_in1
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT1)
                                                     -1.261    -0.002 r  pl_top_m1/PLL_m1/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, unplaced)         0.137     0.135    pl_top_m1/PLL_m1/inst/clk_out2_PLL
                         BUFGCE (Prop_BUFGCE_I_O)     0.019     0.154 r  pl_top_m1/PLL_m1/inst/clkout2_buf/O
                         net (fo=56210, unplaced)     1.259     1.413    pl_top_m1/deal_PostImage_m1/update_m1/update_fifo_loop[1].user_update_fifo_m/ram_reg_0_15_0_5/WCLK
                         RAMD32                                       r  pl_top_m1/deal_PostImage_m1/update_m1/update_fifo_loop[1].user_update_fifo_m/ram_reg_0_15_0_5/RAME_D1/CLK
                         clock pessimism             -0.117     1.296    
                         RAMD32 (Hold_RAMD32_CLK_WADR3)
                                                      0.062     1.358    pl_top_m1/deal_PostImage_m1/update_m1/update_fifo_loop[1].user_update_fifo_m/ram_reg_0_15_0_5/RAME_D1
  -------------------------------------------------------------------
                         required time                         -1.358    
                         arrival time                           1.275    
  -------------------------------------------------------------------
                         slack                                 -0.083    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_PLL
Waveform(ns):       { 0.000 1.500 }
Period(ns):         3.000
Sources:            { pl_top_m1/PLL_m1/inst/mmcme4_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.569         3.000       1.431                pl_top_m1/deal_PostImage_m1/max_pooling_loop[5].max_pooling_m/user_maxpooling_fifo_max1/ram_reg_reg/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKBWRCLK  n/a            1.569         3.000       1.431                pl_top_m1/deal_PostImage_m1/max_pooling_loop[5].max_pooling_m/user_maxpooling_fifo_max1/ram_reg_reg/CLKBWRCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.569         3.000       1.431                pl_top_m1/deal_PostImage_m1/max_pooling_loop[5].max_pooling_m/user_maxpooling_fifo_max2/ram_reg_reg/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKBWRCLK  n/a            1.569         3.000       1.431                pl_top_m1/deal_PostImage_m1/max_pooling_loop[5].max_pooling_m/user_maxpooling_fifo_max2/ram_reg_reg/CLKBWRCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.569         3.000       1.431                pl_top_m1/deal_PostImage_m1/max_pooling_loop[5].max_pooling_m/user_maxpooling_fifo_nomax1/ram_reg_reg/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKBWRCLK  n/a            1.569         3.000       1.431                pl_top_m1/deal_PostImage_m1/max_pooling_loop[5].max_pooling_m/user_maxpooling_fifo_nomax1/ram_reg_reg/CLKBWRCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.569         3.000       1.431                pl_top_m1/deal_PostImage_m1/max_pooling_loop[6].max_pooling_m/user_maxpooling_fifo_max1/ram_reg_reg/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKBWRCLK  n/a            1.569         3.000       1.431                pl_top_m1/deal_PostImage_m1/max_pooling_loop[6].max_pooling_m/user_maxpooling_fifo_max1/ram_reg_reg/CLKBWRCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.569         3.000       1.431                pl_top_m1/deal_PostImage_m1/max_pooling_loop[6].max_pooling_m/user_maxpooling_fifo_max2/ram_reg_reg/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKBWRCLK  n/a            1.569         3.000       1.431                pl_top_m1/deal_PostImage_m1/max_pooling_loop[6].max_pooling_m/user_maxpooling_fifo_max2/ram_reg_reg/CLKBWRCLK
Low Pulse Width   Fast    RAMB36E2/CLKARDCLK  n/a            0.542         1.500       0.958                pl_top_m1/deal_PostImage_m1/max_pooling_loop[5].max_pooling_m/user_maxpooling_fifo_max1/ram_reg_reg/CLKARDCLK
Low Pulse Width   Fast    RAMB36E2/CLKBWRCLK  n/a            0.542         1.500       0.958                pl_top_m1/deal_PostImage_m1/max_pooling_loop[5].max_pooling_m/user_maxpooling_fifo_max1/ram_reg_reg/CLKBWRCLK
Low Pulse Width   Fast    RAMB36E2/CLKARDCLK  n/a            0.542         1.500       0.958                pl_top_m1/deal_PostImage_m1/max_pooling_loop[5].max_pooling_m/user_maxpooling_fifo_max2/ram_reg_reg/CLKARDCLK
Low Pulse Width   Fast    RAMB36E2/CLKBWRCLK  n/a            0.542         1.500       0.958                pl_top_m1/deal_PostImage_m1/max_pooling_loop[5].max_pooling_m/user_maxpooling_fifo_max2/ram_reg_reg/CLKBWRCLK
Low Pulse Width   Fast    RAMB36E2/CLKARDCLK  n/a            0.542         1.500       0.958                pl_top_m1/deal_PostImage_m1/max_pooling_loop[5].max_pooling_m/user_maxpooling_fifo_nomax1/ram_reg_reg/CLKARDCLK
Low Pulse Width   Fast    RAMB36E2/CLKBWRCLK  n/a            0.542         1.500       0.958                pl_top_m1/deal_PostImage_m1/max_pooling_loop[5].max_pooling_m/user_maxpooling_fifo_nomax1/ram_reg_reg/CLKBWRCLK
Low Pulse Width   Fast    RAMB36E2/CLKARDCLK  n/a            0.542         1.500       0.958                pl_top_m1/deal_PostImage_m1/max_pooling_loop[6].max_pooling_m/combine2data_fifo_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC_SP.ram/CLKARDCLK
Low Pulse Width   Fast    RAMB36E2/CLKBWRCLK  n/a            0.542         1.500       0.958                pl_top_m1/deal_PostImage_m1/max_pooling_loop[6].max_pooling_m/combine2data_fifo_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC_SP.ram/CLKBWRCLK
Low Pulse Width   Fast    RAMB36E2/CLKARDCLK  n/a            0.542         1.500       0.958                pl_top_m1/buffer_control_m1/head_bufer_control_m1/head_fifo_m1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKARDCLK
Low Pulse Width   Fast    RAMB36E2/CLKBWRCLK  n/a            0.542         1.500       0.958                pl_top_m1/buffer_control_m1/image_read_buffer_control_m1/image_ram_loop[0].image_ram_m1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
High Pulse Width  Slow    RAMB36E2/CLKARDCLK  n/a            0.542         1.500       0.958                pl_top_m1/deal_PostImage_m1/max_pooling_loop[5].max_pooling_m/user_maxpooling_fifo_max1/ram_reg_reg/CLKARDCLK
High Pulse Width  Slow    RAMB36E2/CLKBWRCLK  n/a            0.542         1.500       0.958                pl_top_m1/deal_PostImage_m1/max_pooling_loop[5].max_pooling_m/user_maxpooling_fifo_max1/ram_reg_reg/CLKBWRCLK
High Pulse Width  Slow    RAMB36E2/CLKARDCLK  n/a            0.542         1.500       0.958                pl_top_m1/deal_PostImage_m1/max_pooling_loop[5].max_pooling_m/user_maxpooling_fifo_max2/ram_reg_reg/CLKARDCLK
High Pulse Width  Slow    RAMB36E2/CLKBWRCLK  n/a            0.542         1.500       0.958                pl_top_m1/deal_PostImage_m1/max_pooling_loop[5].max_pooling_m/user_maxpooling_fifo_max2/ram_reg_reg/CLKBWRCLK
High Pulse Width  Slow    RAMB36E2/CLKARDCLK  n/a            0.542         1.500       0.958                pl_top_m1/deal_PostImage_m1/max_pooling_loop[5].max_pooling_m/user_maxpooling_fifo_nomax1/ram_reg_reg/CLKARDCLK
High Pulse Width  Slow    RAMB36E2/CLKBWRCLK  n/a            0.542         1.500       0.958                pl_top_m1/deal_PostImage_m1/max_pooling_loop[5].max_pooling_m/user_maxpooling_fifo_nomax1/ram_reg_reg/CLKBWRCLK
High Pulse Width  Slow    RAMB36E2/CLKARDCLK  n/a            0.542         1.500       0.958                pl_top_m1/deal_PostImage_m1/max_pooling_loop[6].max_pooling_m/combine2data_fifo_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC_SP.ram/CLKARDCLK
High Pulse Width  Slow    RAMB36E2/CLKBWRCLK  n/a            0.542         1.500       0.958                pl_top_m1/deal_PostImage_m1/max_pooling_loop[6].max_pooling_m/combine2data_fifo_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC_SP.ram/CLKBWRCLK
High Pulse Width  Slow    RAMB36E2/CLKARDCLK  n/a            0.542         1.500       0.958                pl_top_m1/buffer_control_m1/head_bufer_control_m1/head_fifo_m1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKARDCLK
High Pulse Width  Slow    RAMB36E2/CLKBWRCLK  n/a            0.542         1.500       0.958                pl_top_m1/buffer_control_m1/image_read_buffer_control_m1/image_ram_loop[0].image_ram_m1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_PLL
  To Clock:  clkfbout_PLL

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.460ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_PLL
Waveform(ns):       { 0.000 1.875 }
Period(ns):         3.750
Sources:            { pl_top_m1/PLL_m1/inst/mmcme4_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin
Min Period  n/a     BUFGCE/I             n/a            1.290         3.750       2.460                pl_top_m1/PLL_m1/inst/clkf_buf/I
Min Period  n/a     MMCME4_ADV/CLKFBOUT  n/a            1.071         3.750       2.679                pl_top_m1/PLL_m1/inst/mmcme4_adv_inst/CLKFBOUT
Min Period  n/a     MMCME4_ADV/CLKFBIN   n/a            1.071         3.750       2.679                pl_top_m1/PLL_m1/inst/mmcme4_adv_inst/CLKFBIN



---------------------------------------------------------------------------------------------------
From Clock:  clk_pl_1
  To Clock:  clk_pl_0

Setup :            0  Failing Endpoints,  Worst Slack        3.198ns,  Total Violation        0.000ns
Hold  :            1  Failing Endpoint ,  Worst Slack       -0.201ns,  Total Violation       -0.201ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.198ns  (required time - arrival time)
  Source:                 system_wrapper_m1/system_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@1.875ns period=3.750ns})
  Destination:            pl_top_m1/axi_interface_control_m1/information_read_write_m1/image_begin_temp_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@1.875ns period=3.750ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.750ns  (clk_pl_0 rise@3.750ns - clk_pl_1 rise@0.000ns)
  Data Path Delay:        0.274ns  (logic 0.077ns (28.102%)  route 0.197ns (71.898%))
  Logic Levels:           0  
  Clock Path Skew:        -0.184ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.599ns = ( 6.349 - 3.750 ) 
    Source Clock Delay      (SCD):    2.783ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.119ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.226ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
                         PS8                          0.000     0.000 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, unplaced)         0.171     0.171    system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[1]
                         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.199 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=652, unplaced)       2.584     2.783    system_wrapper_m1/system_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
                         FDRE                                         r  system_wrapper_m1/system_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.077     2.860 r  system_wrapper_m1/system_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=4, unplaced)         0.197     3.057    pl_top_m1/axi_interface_control_m1/information_read_write_m1/image_begin
                         FDRE                                         r  pl_top_m1/axi_interface_control_m1/information_read_write_m1/image_begin_temp_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      3.750     3.750 r  
                         PS8                          0.000     3.750 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, unplaced)         0.135     3.885    system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
                         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     3.910 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1710, unplaced)      2.439     6.349    pl_top_m1/axi_interface_control_m1/information_read_write_m1/AXI_CLK
                         FDRE                                         r  pl_top_m1/axi_interface_control_m1/information_read_write_m1/image_begin_temp_reg/C
                         clock pessimism              0.000     6.349    
                         clock uncertainty           -0.119     6.230    
                         FDRE (Setup_FDRE_C_D)        0.025     6.255    pl_top_m1/axi_interface_control_m1/information_read_write_m1/image_begin_temp_reg
  -------------------------------------------------------------------
                         required time                          6.255    
                         arrival time                          -3.057    
  -------------------------------------------------------------------
                         slack                                  3.198    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.201ns  (arrival time - required time)
  Source:                 system_wrapper_m1/system_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@1.875ns period=3.750ns})
  Destination:            pl_top_m1/axi_interface_control_m1/information_read_write_m1/image_begin_temp_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@1.875ns period=3.750ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_1 rise@0.000ns)
  Data Path Delay:        0.136ns  (logic 0.038ns (28.004%)  route 0.098ns (71.996%))
  Logic Levels:           0  
  Clock Path Skew:        0.172ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.397ns
    Source Clock Delay      (SCD):    1.225ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.119ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.226ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
                         PS8                          0.000     0.000 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, unplaced)         0.094     0.094    system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[1]
                         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=652, unplaced)       1.114     1.225    system_wrapper_m1/system_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
                         FDRE                                         r  system_wrapper_m1/system_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.038     1.263 r  system_wrapper_m1/system_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=4, unplaced)         0.098     1.361    pl_top_m1/axi_interface_control_m1/information_read_write_m1/image_begin
                         FDRE                                         r  pl_top_m1/axi_interface_control_m1/information_read_write_m1/image_begin_temp_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
                         PS8                          0.000     0.000 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, unplaced)         0.120     0.120    system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
                         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1710, unplaced)      1.259     1.397    pl_top_m1/axi_interface_control_m1/information_read_write_m1/AXI_CLK
                         FDRE                                         r  pl_top_m1/axi_interface_control_m1/information_read_write_m1/image_begin_temp_reg/C
                         clock pessimism              0.000     1.397    
                         clock uncertainty            0.119     1.516    
                         FDRE (Hold_FDRE_C_D)         0.046     1.562    pl_top_m1/axi_interface_control_m1/information_read_write_m1/image_begin_temp_reg
  -------------------------------------------------------------------
                         required time                         -1.562    
                         arrival time                           1.361    
  -------------------------------------------------------------------
                         slack                                 -0.201    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_PLL
  To Clock:  clk_pl_0

Setup :           13  Failing Endpoints,  Worst Slack       -0.604ns,  Total Violation       -7.850ns
Hold  :           53  Failing Endpoints,  Worst Slack       -0.357ns,  Total Violation      -16.749ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.604ns  (required time - arrival time)
  Source:                 pl_top_m1/load_data_m1/load_head_m1/image_num_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_PLL  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            pl_top_m1/axi_interface_control_m1/information_read_write_m1/image_toaxi_num_r_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by clk_pl_0  {rise@0.000ns fall@1.875ns period=3.750ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.750ns  (clk_pl_0 rise@3.750ns - clk_out2_PLL rise@3.000ns)
  Data Path Delay:        0.940ns  (logic 0.253ns (26.915%)  route 0.687ns (73.085%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.599ns = ( 6.349 - 3.750 ) 
    Source Clock Delay      (SCD):    2.744ns = ( 5.744 - 3.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.226ns
    Phase Error              (PE):    0.076ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_PLL rise edge)
                                                      3.000     3.000 r  
                         BUFG_PS                      0.000     3.000 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1710, unplaced)      2.584     5.584    pl_top_m1/PLL_m1/inst/clk_in1
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT1)
                                                     -2.655     2.929 r  pl_top_m1/PLL_m1/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, unplaced)         0.203     3.132    pl_top_m1/PLL_m1/inst/clk_out2_PLL
                         BUFGCE (Prop_BUFGCE_I_O)     0.028     3.160 r  pl_top_m1/PLL_m1/inst/clkout2_buf/O
                         net (fo=56210, unplaced)     2.584     5.744    pl_top_m1/load_data_m1/load_head_m1/clk_out2
                         FDRE                                         r  pl_top_m1/load_data_m1/load_head_m1/image_num_reg[10]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.077     5.821 f  pl_top_m1/load_data_m1/load_head_m1/image_num_reg[10]/Q
                         net (fo=2, unplaced)         0.092     5.913    pl_top_m1/axi_interface_control_m1/information_read_write_m1/image_num_reg[12][10]
                         LUT4 (Prop_LUT4_I0_O)        0.100     6.013 r  pl_top_m1/axi_interface_control_m1/information_read_write_m1/information_rea_LUT4_9/O
                         net (fo=1, unplaced)         0.185     6.198    pl_top_m1/axi_interface_control_m1/information_read_write_m1/information_rea_net_5
                         LUT6 (Prop_LUT6_I5_O)        0.038     6.236 r  pl_top_m1/axi_interface_control_m1/information_read_write_m1/information_rea_LUT6_1/O
                         net (fo=1, unplaced)         0.185     6.421    pl_top_m1/axi_interface_control_m1/information_read_write_m1/information_rea_net_6
                         LUT5 (Prop_LUT5_I4_O)        0.038     6.459 r  pl_top_m1/axi_interface_control_m1/information_read_write_m1/information_rea_LUT5_5/O
                         net (fo=13, unplaced)        0.225     6.684    pl_top_m1/axi_interface_control_m1/information_read_write_m1/information_rea_net_12
                         FDSE                                         r  pl_top_m1/axi_interface_control_m1/information_read_write_m1/image_toaxi_num_r_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      3.750     3.750 r  
                         PS8                          0.000     3.750 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, unplaced)         0.135     3.885    system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
                         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     3.910 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1710, unplaced)      2.439     6.349    pl_top_m1/axi_interface_control_m1/information_read_write_m1/AXI_CLK
                         FDSE                                         r  pl_top_m1/axi_interface_control_m1/information_read_write_m1/image_toaxi_num_r_reg[0]/C
                         clock pessimism              0.000     6.349    
                         clock uncertainty           -0.195     6.154    
                         FDSE (Setup_FDSE_C_S)       -0.074     6.080    pl_top_m1/axi_interface_control_m1/information_read_write_m1/image_toaxi_num_r_reg[0]
  -------------------------------------------------------------------
                         required time                          6.080    
                         arrival time                          -6.684    
  -------------------------------------------------------------------
                         slack                                 -0.604    

Slack (VIOLATED) :        -0.604ns  (required time - arrival time)
  Source:                 pl_top_m1/load_data_m1/load_head_m1/image_num_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_PLL  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            pl_top_m1/axi_interface_control_m1/information_read_write_m1/image_toaxi_num_r_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@1.875ns period=3.750ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.750ns  (clk_pl_0 rise@3.750ns - clk_out2_PLL rise@3.000ns)
  Data Path Delay:        0.940ns  (logic 0.253ns (26.915%)  route 0.687ns (73.085%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.599ns = ( 6.349 - 3.750 ) 
    Source Clock Delay      (SCD):    2.744ns = ( 5.744 - 3.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.226ns
    Phase Error              (PE):    0.076ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_PLL rise edge)
                                                      3.000     3.000 r  
                         BUFG_PS                      0.000     3.000 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1710, unplaced)      2.584     5.584    pl_top_m1/PLL_m1/inst/clk_in1
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT1)
                                                     -2.655     2.929 r  pl_top_m1/PLL_m1/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, unplaced)         0.203     3.132    pl_top_m1/PLL_m1/inst/clk_out2_PLL
                         BUFGCE (Prop_BUFGCE_I_O)     0.028     3.160 r  pl_top_m1/PLL_m1/inst/clkout2_buf/O
                         net (fo=56210, unplaced)     2.584     5.744    pl_top_m1/load_data_m1/load_head_m1/clk_out2
                         FDRE                                         r  pl_top_m1/load_data_m1/load_head_m1/image_num_reg[10]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.077     5.821 f  pl_top_m1/load_data_m1/load_head_m1/image_num_reg[10]/Q
                         net (fo=2, unplaced)         0.092     5.913    pl_top_m1/axi_interface_control_m1/information_read_write_m1/image_num_reg[12][10]
                         LUT4 (Prop_LUT4_I0_O)        0.100     6.013 r  pl_top_m1/axi_interface_control_m1/information_read_write_m1/information_rea_LUT4_9/O
                         net (fo=1, unplaced)         0.185     6.198    pl_top_m1/axi_interface_control_m1/information_read_write_m1/information_rea_net_5
                         LUT6 (Prop_LUT6_I5_O)        0.038     6.236 r  pl_top_m1/axi_interface_control_m1/information_read_write_m1/information_rea_LUT6_1/O
                         net (fo=1, unplaced)         0.185     6.421    pl_top_m1/axi_interface_control_m1/information_read_write_m1/information_rea_net_6
                         LUT5 (Prop_LUT5_I4_O)        0.038     6.459 r  pl_top_m1/axi_interface_control_m1/information_read_write_m1/information_rea_LUT5_5/O
                         net (fo=13, unplaced)        0.225     6.684    pl_top_m1/axi_interface_control_m1/information_read_write_m1/information_rea_net_12
                         FDRE                                         r  pl_top_m1/axi_interface_control_m1/information_read_write_m1/image_toaxi_num_r_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      3.750     3.750 r  
                         PS8                          0.000     3.750 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, unplaced)         0.135     3.885    system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
                         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     3.910 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1710, unplaced)      2.439     6.349    pl_top_m1/axi_interface_control_m1/information_read_write_m1/AXI_CLK
                         FDRE                                         r  pl_top_m1/axi_interface_control_m1/information_read_write_m1/image_toaxi_num_r_reg[10]/C
                         clock pessimism              0.000     6.349    
                         clock uncertainty           -0.195     6.154    
                         FDRE (Setup_FDRE_C_R)       -0.074     6.080    pl_top_m1/axi_interface_control_m1/information_read_write_m1/image_toaxi_num_r_reg[10]
  -------------------------------------------------------------------
                         required time                          6.080    
                         arrival time                          -6.684    
  -------------------------------------------------------------------
                         slack                                 -0.604    

Slack (VIOLATED) :        -0.604ns  (required time - arrival time)
  Source:                 pl_top_m1/load_data_m1/load_head_m1/image_num_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_PLL  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            pl_top_m1/axi_interface_control_m1/information_read_write_m1/image_toaxi_num_r_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@1.875ns period=3.750ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.750ns  (clk_pl_0 rise@3.750ns - clk_out2_PLL rise@3.000ns)
  Data Path Delay:        0.940ns  (logic 0.253ns (26.915%)  route 0.687ns (73.085%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.599ns = ( 6.349 - 3.750 ) 
    Source Clock Delay      (SCD):    2.744ns = ( 5.744 - 3.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.226ns
    Phase Error              (PE):    0.076ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_PLL rise edge)
                                                      3.000     3.000 r  
                         BUFG_PS                      0.000     3.000 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1710, unplaced)      2.584     5.584    pl_top_m1/PLL_m1/inst/clk_in1
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT1)
                                                     -2.655     2.929 r  pl_top_m1/PLL_m1/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, unplaced)         0.203     3.132    pl_top_m1/PLL_m1/inst/clk_out2_PLL
                         BUFGCE (Prop_BUFGCE_I_O)     0.028     3.160 r  pl_top_m1/PLL_m1/inst/clkout2_buf/O
                         net (fo=56210, unplaced)     2.584     5.744    pl_top_m1/load_data_m1/load_head_m1/clk_out2
                         FDRE                                         r  pl_top_m1/load_data_m1/load_head_m1/image_num_reg[10]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.077     5.821 f  pl_top_m1/load_data_m1/load_head_m1/image_num_reg[10]/Q
                         net (fo=2, unplaced)         0.092     5.913    pl_top_m1/axi_interface_control_m1/information_read_write_m1/image_num_reg[12][10]
                         LUT4 (Prop_LUT4_I0_O)        0.100     6.013 r  pl_top_m1/axi_interface_control_m1/information_read_write_m1/information_rea_LUT4_9/O
                         net (fo=1, unplaced)         0.185     6.198    pl_top_m1/axi_interface_control_m1/information_read_write_m1/information_rea_net_5
                         LUT6 (Prop_LUT6_I5_O)        0.038     6.236 r  pl_top_m1/axi_interface_control_m1/information_read_write_m1/information_rea_LUT6_1/O
                         net (fo=1, unplaced)         0.185     6.421    pl_top_m1/axi_interface_control_m1/information_read_write_m1/information_rea_net_6
                         LUT5 (Prop_LUT5_I4_O)        0.038     6.459 r  pl_top_m1/axi_interface_control_m1/information_read_write_m1/information_rea_LUT5_5/O
                         net (fo=13, unplaced)        0.225     6.684    pl_top_m1/axi_interface_control_m1/information_read_write_m1/information_rea_net_12
                         FDRE                                         r  pl_top_m1/axi_interface_control_m1/information_read_write_m1/image_toaxi_num_r_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      3.750     3.750 r  
                         PS8                          0.000     3.750 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, unplaced)         0.135     3.885    system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
                         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     3.910 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1710, unplaced)      2.439     6.349    pl_top_m1/axi_interface_control_m1/information_read_write_m1/AXI_CLK
                         FDRE                                         r  pl_top_m1/axi_interface_control_m1/information_read_write_m1/image_toaxi_num_r_reg[11]/C
                         clock pessimism              0.000     6.349    
                         clock uncertainty           -0.195     6.154    
                         FDRE (Setup_FDRE_C_R)       -0.074     6.080    pl_top_m1/axi_interface_control_m1/information_read_write_m1/image_toaxi_num_r_reg[11]
  -------------------------------------------------------------------
                         required time                          6.080    
                         arrival time                          -6.684    
  -------------------------------------------------------------------
                         slack                                 -0.604    

Slack (VIOLATED) :        -0.604ns  (required time - arrival time)
  Source:                 pl_top_m1/load_data_m1/load_head_m1/image_num_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_PLL  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            pl_top_m1/axi_interface_control_m1/information_read_write_m1/image_toaxi_num_r_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@1.875ns period=3.750ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.750ns  (clk_pl_0 rise@3.750ns - clk_out2_PLL rise@3.000ns)
  Data Path Delay:        0.940ns  (logic 0.253ns (26.915%)  route 0.687ns (73.085%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.599ns = ( 6.349 - 3.750 ) 
    Source Clock Delay      (SCD):    2.744ns = ( 5.744 - 3.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.226ns
    Phase Error              (PE):    0.076ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_PLL rise edge)
                                                      3.000     3.000 r  
                         BUFG_PS                      0.000     3.000 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1710, unplaced)      2.584     5.584    pl_top_m1/PLL_m1/inst/clk_in1
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT1)
                                                     -2.655     2.929 r  pl_top_m1/PLL_m1/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, unplaced)         0.203     3.132    pl_top_m1/PLL_m1/inst/clk_out2_PLL
                         BUFGCE (Prop_BUFGCE_I_O)     0.028     3.160 r  pl_top_m1/PLL_m1/inst/clkout2_buf/O
                         net (fo=56210, unplaced)     2.584     5.744    pl_top_m1/load_data_m1/load_head_m1/clk_out2
                         FDRE                                         r  pl_top_m1/load_data_m1/load_head_m1/image_num_reg[10]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.077     5.821 f  pl_top_m1/load_data_m1/load_head_m1/image_num_reg[10]/Q
                         net (fo=2, unplaced)         0.092     5.913    pl_top_m1/axi_interface_control_m1/information_read_write_m1/image_num_reg[12][10]
                         LUT4 (Prop_LUT4_I0_O)        0.100     6.013 r  pl_top_m1/axi_interface_control_m1/information_read_write_m1/information_rea_LUT4_9/O
                         net (fo=1, unplaced)         0.185     6.198    pl_top_m1/axi_interface_control_m1/information_read_write_m1/information_rea_net_5
                         LUT6 (Prop_LUT6_I5_O)        0.038     6.236 r  pl_top_m1/axi_interface_control_m1/information_read_write_m1/information_rea_LUT6_1/O
                         net (fo=1, unplaced)         0.185     6.421    pl_top_m1/axi_interface_control_m1/information_read_write_m1/information_rea_net_6
                         LUT5 (Prop_LUT5_I4_O)        0.038     6.459 r  pl_top_m1/axi_interface_control_m1/information_read_write_m1/information_rea_LUT5_5/O
                         net (fo=13, unplaced)        0.225     6.684    pl_top_m1/axi_interface_control_m1/information_read_write_m1/information_rea_net_12
                         FDRE                                         r  pl_top_m1/axi_interface_control_m1/information_read_write_m1/image_toaxi_num_r_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      3.750     3.750 r  
                         PS8                          0.000     3.750 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, unplaced)         0.135     3.885    system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
                         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     3.910 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1710, unplaced)      2.439     6.349    pl_top_m1/axi_interface_control_m1/information_read_write_m1/AXI_CLK
                         FDRE                                         r  pl_top_m1/axi_interface_control_m1/information_read_write_m1/image_toaxi_num_r_reg[12]/C
                         clock pessimism              0.000     6.349    
                         clock uncertainty           -0.195     6.154    
                         FDRE (Setup_FDRE_C_R)       -0.074     6.080    pl_top_m1/axi_interface_control_m1/information_read_write_m1/image_toaxi_num_r_reg[12]
  -------------------------------------------------------------------
                         required time                          6.080    
                         arrival time                          -6.684    
  -------------------------------------------------------------------
                         slack                                 -0.604    

Slack (VIOLATED) :        -0.604ns  (required time - arrival time)
  Source:                 pl_top_m1/load_data_m1/load_head_m1/image_num_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_PLL  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            pl_top_m1/axi_interface_control_m1/information_read_write_m1/image_toaxi_num_r_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@1.875ns period=3.750ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.750ns  (clk_pl_0 rise@3.750ns - clk_out2_PLL rise@3.000ns)
  Data Path Delay:        0.940ns  (logic 0.253ns (26.915%)  route 0.687ns (73.085%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.599ns = ( 6.349 - 3.750 ) 
    Source Clock Delay      (SCD):    2.744ns = ( 5.744 - 3.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.226ns
    Phase Error              (PE):    0.076ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_PLL rise edge)
                                                      3.000     3.000 r  
                         BUFG_PS                      0.000     3.000 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1710, unplaced)      2.584     5.584    pl_top_m1/PLL_m1/inst/clk_in1
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT1)
                                                     -2.655     2.929 r  pl_top_m1/PLL_m1/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, unplaced)         0.203     3.132    pl_top_m1/PLL_m1/inst/clk_out2_PLL
                         BUFGCE (Prop_BUFGCE_I_O)     0.028     3.160 r  pl_top_m1/PLL_m1/inst/clkout2_buf/O
                         net (fo=56210, unplaced)     2.584     5.744    pl_top_m1/load_data_m1/load_head_m1/clk_out2
                         FDRE                                         r  pl_top_m1/load_data_m1/load_head_m1/image_num_reg[10]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.077     5.821 f  pl_top_m1/load_data_m1/load_head_m1/image_num_reg[10]/Q
                         net (fo=2, unplaced)         0.092     5.913    pl_top_m1/axi_interface_control_m1/information_read_write_m1/image_num_reg[12][10]
                         LUT4 (Prop_LUT4_I0_O)        0.100     6.013 r  pl_top_m1/axi_interface_control_m1/information_read_write_m1/information_rea_LUT4_9/O
                         net (fo=1, unplaced)         0.185     6.198    pl_top_m1/axi_interface_control_m1/information_read_write_m1/information_rea_net_5
                         LUT6 (Prop_LUT6_I5_O)        0.038     6.236 r  pl_top_m1/axi_interface_control_m1/information_read_write_m1/information_rea_LUT6_1/O
                         net (fo=1, unplaced)         0.185     6.421    pl_top_m1/axi_interface_control_m1/information_read_write_m1/information_rea_net_6
                         LUT5 (Prop_LUT5_I4_O)        0.038     6.459 r  pl_top_m1/axi_interface_control_m1/information_read_write_m1/information_rea_LUT5_5/O
                         net (fo=13, unplaced)        0.225     6.684    pl_top_m1/axi_interface_control_m1/information_read_write_m1/information_rea_net_12
                         FDRE                                         r  pl_top_m1/axi_interface_control_m1/information_read_write_m1/image_toaxi_num_r_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      3.750     3.750 r  
                         PS8                          0.000     3.750 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, unplaced)         0.135     3.885    system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
                         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     3.910 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1710, unplaced)      2.439     6.349    pl_top_m1/axi_interface_control_m1/information_read_write_m1/AXI_CLK
                         FDRE                                         r  pl_top_m1/axi_interface_control_m1/information_read_write_m1/image_toaxi_num_r_reg[1]/C
                         clock pessimism              0.000     6.349    
                         clock uncertainty           -0.195     6.154    
                         FDRE (Setup_FDRE_C_R)       -0.074     6.080    pl_top_m1/axi_interface_control_m1/information_read_write_m1/image_toaxi_num_r_reg[1]
  -------------------------------------------------------------------
                         required time                          6.080    
                         arrival time                          -6.684    
  -------------------------------------------------------------------
                         slack                                 -0.604    

Slack (VIOLATED) :        -0.604ns  (required time - arrival time)
  Source:                 pl_top_m1/load_data_m1/load_head_m1/image_num_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_PLL  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            pl_top_m1/axi_interface_control_m1/information_read_write_m1/image_toaxi_num_r_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@1.875ns period=3.750ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.750ns  (clk_pl_0 rise@3.750ns - clk_out2_PLL rise@3.000ns)
  Data Path Delay:        0.940ns  (logic 0.253ns (26.915%)  route 0.687ns (73.085%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.599ns = ( 6.349 - 3.750 ) 
    Source Clock Delay      (SCD):    2.744ns = ( 5.744 - 3.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.226ns
    Phase Error              (PE):    0.076ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_PLL rise edge)
                                                      3.000     3.000 r  
                         BUFG_PS                      0.000     3.000 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1710, unplaced)      2.584     5.584    pl_top_m1/PLL_m1/inst/clk_in1
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT1)
                                                     -2.655     2.929 r  pl_top_m1/PLL_m1/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, unplaced)         0.203     3.132    pl_top_m1/PLL_m1/inst/clk_out2_PLL
                         BUFGCE (Prop_BUFGCE_I_O)     0.028     3.160 r  pl_top_m1/PLL_m1/inst/clkout2_buf/O
                         net (fo=56210, unplaced)     2.584     5.744    pl_top_m1/load_data_m1/load_head_m1/clk_out2
                         FDRE                                         r  pl_top_m1/load_data_m1/load_head_m1/image_num_reg[10]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.077     5.821 f  pl_top_m1/load_data_m1/load_head_m1/image_num_reg[10]/Q
                         net (fo=2, unplaced)         0.092     5.913    pl_top_m1/axi_interface_control_m1/information_read_write_m1/image_num_reg[12][10]
                         LUT4 (Prop_LUT4_I0_O)        0.100     6.013 r  pl_top_m1/axi_interface_control_m1/information_read_write_m1/information_rea_LUT4_9/O
                         net (fo=1, unplaced)         0.185     6.198    pl_top_m1/axi_interface_control_m1/information_read_write_m1/information_rea_net_5
                         LUT6 (Prop_LUT6_I5_O)        0.038     6.236 r  pl_top_m1/axi_interface_control_m1/information_read_write_m1/information_rea_LUT6_1/O
                         net (fo=1, unplaced)         0.185     6.421    pl_top_m1/axi_interface_control_m1/information_read_write_m1/information_rea_net_6
                         LUT5 (Prop_LUT5_I4_O)        0.038     6.459 r  pl_top_m1/axi_interface_control_m1/information_read_write_m1/information_rea_LUT5_5/O
                         net (fo=13, unplaced)        0.225     6.684    pl_top_m1/axi_interface_control_m1/information_read_write_m1/information_rea_net_12
                         FDRE                                         r  pl_top_m1/axi_interface_control_m1/information_read_write_m1/image_toaxi_num_r_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      3.750     3.750 r  
                         PS8                          0.000     3.750 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, unplaced)         0.135     3.885    system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
                         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     3.910 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1710, unplaced)      2.439     6.349    pl_top_m1/axi_interface_control_m1/information_read_write_m1/AXI_CLK
                         FDRE                                         r  pl_top_m1/axi_interface_control_m1/information_read_write_m1/image_toaxi_num_r_reg[2]/C
                         clock pessimism              0.000     6.349    
                         clock uncertainty           -0.195     6.154    
                         FDRE (Setup_FDRE_C_R)       -0.074     6.080    pl_top_m1/axi_interface_control_m1/information_read_write_m1/image_toaxi_num_r_reg[2]
  -------------------------------------------------------------------
                         required time                          6.080    
                         arrival time                          -6.684    
  -------------------------------------------------------------------
                         slack                                 -0.604    

Slack (VIOLATED) :        -0.604ns  (required time - arrival time)
  Source:                 pl_top_m1/load_data_m1/load_head_m1/image_num_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_PLL  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            pl_top_m1/axi_interface_control_m1/information_read_write_m1/image_toaxi_num_r_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@1.875ns period=3.750ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.750ns  (clk_pl_0 rise@3.750ns - clk_out2_PLL rise@3.000ns)
  Data Path Delay:        0.940ns  (logic 0.253ns (26.915%)  route 0.687ns (73.085%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.599ns = ( 6.349 - 3.750 ) 
    Source Clock Delay      (SCD):    2.744ns = ( 5.744 - 3.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.226ns
    Phase Error              (PE):    0.076ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_PLL rise edge)
                                                      3.000     3.000 r  
                         BUFG_PS                      0.000     3.000 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1710, unplaced)      2.584     5.584    pl_top_m1/PLL_m1/inst/clk_in1
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT1)
                                                     -2.655     2.929 r  pl_top_m1/PLL_m1/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, unplaced)         0.203     3.132    pl_top_m1/PLL_m1/inst/clk_out2_PLL
                         BUFGCE (Prop_BUFGCE_I_O)     0.028     3.160 r  pl_top_m1/PLL_m1/inst/clkout2_buf/O
                         net (fo=56210, unplaced)     2.584     5.744    pl_top_m1/load_data_m1/load_head_m1/clk_out2
                         FDRE                                         r  pl_top_m1/load_data_m1/load_head_m1/image_num_reg[10]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.077     5.821 f  pl_top_m1/load_data_m1/load_head_m1/image_num_reg[10]/Q
                         net (fo=2, unplaced)         0.092     5.913    pl_top_m1/axi_interface_control_m1/information_read_write_m1/image_num_reg[12][10]
                         LUT4 (Prop_LUT4_I0_O)        0.100     6.013 r  pl_top_m1/axi_interface_control_m1/information_read_write_m1/information_rea_LUT4_9/O
                         net (fo=1, unplaced)         0.185     6.198    pl_top_m1/axi_interface_control_m1/information_read_write_m1/information_rea_net_5
                         LUT6 (Prop_LUT6_I5_O)        0.038     6.236 r  pl_top_m1/axi_interface_control_m1/information_read_write_m1/information_rea_LUT6_1/O
                         net (fo=1, unplaced)         0.185     6.421    pl_top_m1/axi_interface_control_m1/information_read_write_m1/information_rea_net_6
                         LUT5 (Prop_LUT5_I4_O)        0.038     6.459 r  pl_top_m1/axi_interface_control_m1/information_read_write_m1/information_rea_LUT5_5/O
                         net (fo=13, unplaced)        0.225     6.684    pl_top_m1/axi_interface_control_m1/information_read_write_m1/information_rea_net_12
                         FDRE                                         r  pl_top_m1/axi_interface_control_m1/information_read_write_m1/image_toaxi_num_r_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      3.750     3.750 r  
                         PS8                          0.000     3.750 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, unplaced)         0.135     3.885    system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
                         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     3.910 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1710, unplaced)      2.439     6.349    pl_top_m1/axi_interface_control_m1/information_read_write_m1/AXI_CLK
                         FDRE                                         r  pl_top_m1/axi_interface_control_m1/information_read_write_m1/image_toaxi_num_r_reg[3]/C
                         clock pessimism              0.000     6.349    
                         clock uncertainty           -0.195     6.154    
                         FDRE (Setup_FDRE_C_R)       -0.074     6.080    pl_top_m1/axi_interface_control_m1/information_read_write_m1/image_toaxi_num_r_reg[3]
  -------------------------------------------------------------------
                         required time                          6.080    
                         arrival time                          -6.684    
  -------------------------------------------------------------------
                         slack                                 -0.604    

Slack (VIOLATED) :        -0.604ns  (required time - arrival time)
  Source:                 pl_top_m1/load_data_m1/load_head_m1/image_num_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_PLL  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            pl_top_m1/axi_interface_control_m1/information_read_write_m1/image_toaxi_num_r_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@1.875ns period=3.750ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.750ns  (clk_pl_0 rise@3.750ns - clk_out2_PLL rise@3.000ns)
  Data Path Delay:        0.940ns  (logic 0.253ns (26.915%)  route 0.687ns (73.085%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.599ns = ( 6.349 - 3.750 ) 
    Source Clock Delay      (SCD):    2.744ns = ( 5.744 - 3.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.226ns
    Phase Error              (PE):    0.076ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_PLL rise edge)
                                                      3.000     3.000 r  
                         BUFG_PS                      0.000     3.000 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1710, unplaced)      2.584     5.584    pl_top_m1/PLL_m1/inst/clk_in1
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT1)
                                                     -2.655     2.929 r  pl_top_m1/PLL_m1/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, unplaced)         0.203     3.132    pl_top_m1/PLL_m1/inst/clk_out2_PLL
                         BUFGCE (Prop_BUFGCE_I_O)     0.028     3.160 r  pl_top_m1/PLL_m1/inst/clkout2_buf/O
                         net (fo=56210, unplaced)     2.584     5.744    pl_top_m1/load_data_m1/load_head_m1/clk_out2
                         FDRE                                         r  pl_top_m1/load_data_m1/load_head_m1/image_num_reg[10]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.077     5.821 f  pl_top_m1/load_data_m1/load_head_m1/image_num_reg[10]/Q
                         net (fo=2, unplaced)         0.092     5.913    pl_top_m1/axi_interface_control_m1/information_read_write_m1/image_num_reg[12][10]
                         LUT4 (Prop_LUT4_I0_O)        0.100     6.013 r  pl_top_m1/axi_interface_control_m1/information_read_write_m1/information_rea_LUT4_9/O
                         net (fo=1, unplaced)         0.185     6.198    pl_top_m1/axi_interface_control_m1/information_read_write_m1/information_rea_net_5
                         LUT6 (Prop_LUT6_I5_O)        0.038     6.236 r  pl_top_m1/axi_interface_control_m1/information_read_write_m1/information_rea_LUT6_1/O
                         net (fo=1, unplaced)         0.185     6.421    pl_top_m1/axi_interface_control_m1/information_read_write_m1/information_rea_net_6
                         LUT5 (Prop_LUT5_I4_O)        0.038     6.459 r  pl_top_m1/axi_interface_control_m1/information_read_write_m1/information_rea_LUT5_5/O
                         net (fo=13, unplaced)        0.225     6.684    pl_top_m1/axi_interface_control_m1/information_read_write_m1/information_rea_net_12
                         FDRE                                         r  pl_top_m1/axi_interface_control_m1/information_read_write_m1/image_toaxi_num_r_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      3.750     3.750 r  
                         PS8                          0.000     3.750 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, unplaced)         0.135     3.885    system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
                         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     3.910 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1710, unplaced)      2.439     6.349    pl_top_m1/axi_interface_control_m1/information_read_write_m1/AXI_CLK
                         FDRE                                         r  pl_top_m1/axi_interface_control_m1/information_read_write_m1/image_toaxi_num_r_reg[4]/C
                         clock pessimism              0.000     6.349    
                         clock uncertainty           -0.195     6.154    
                         FDRE (Setup_FDRE_C_R)       -0.074     6.080    pl_top_m1/axi_interface_control_m1/information_read_write_m1/image_toaxi_num_r_reg[4]
  -------------------------------------------------------------------
                         required time                          6.080    
                         arrival time                          -6.684    
  -------------------------------------------------------------------
                         slack                                 -0.604    

Slack (VIOLATED) :        -0.604ns  (required time - arrival time)
  Source:                 pl_top_m1/load_data_m1/load_head_m1/image_num_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_PLL  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            pl_top_m1/axi_interface_control_m1/information_read_write_m1/image_toaxi_num_r_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@1.875ns period=3.750ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.750ns  (clk_pl_0 rise@3.750ns - clk_out2_PLL rise@3.000ns)
  Data Path Delay:        0.940ns  (logic 0.253ns (26.915%)  route 0.687ns (73.085%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.599ns = ( 6.349 - 3.750 ) 
    Source Clock Delay      (SCD):    2.744ns = ( 5.744 - 3.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.226ns
    Phase Error              (PE):    0.076ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_PLL rise edge)
                                                      3.000     3.000 r  
                         BUFG_PS                      0.000     3.000 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1710, unplaced)      2.584     5.584    pl_top_m1/PLL_m1/inst/clk_in1
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT1)
                                                     -2.655     2.929 r  pl_top_m1/PLL_m1/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, unplaced)         0.203     3.132    pl_top_m1/PLL_m1/inst/clk_out2_PLL
                         BUFGCE (Prop_BUFGCE_I_O)     0.028     3.160 r  pl_top_m1/PLL_m1/inst/clkout2_buf/O
                         net (fo=56210, unplaced)     2.584     5.744    pl_top_m1/load_data_m1/load_head_m1/clk_out2
                         FDRE                                         r  pl_top_m1/load_data_m1/load_head_m1/image_num_reg[10]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.077     5.821 f  pl_top_m1/load_data_m1/load_head_m1/image_num_reg[10]/Q
                         net (fo=2, unplaced)         0.092     5.913    pl_top_m1/axi_interface_control_m1/information_read_write_m1/image_num_reg[12][10]
                         LUT4 (Prop_LUT4_I0_O)        0.100     6.013 r  pl_top_m1/axi_interface_control_m1/information_read_write_m1/information_rea_LUT4_9/O
                         net (fo=1, unplaced)         0.185     6.198    pl_top_m1/axi_interface_control_m1/information_read_write_m1/information_rea_net_5
                         LUT6 (Prop_LUT6_I5_O)        0.038     6.236 r  pl_top_m1/axi_interface_control_m1/information_read_write_m1/information_rea_LUT6_1/O
                         net (fo=1, unplaced)         0.185     6.421    pl_top_m1/axi_interface_control_m1/information_read_write_m1/information_rea_net_6
                         LUT5 (Prop_LUT5_I4_O)        0.038     6.459 r  pl_top_m1/axi_interface_control_m1/information_read_write_m1/information_rea_LUT5_5/O
                         net (fo=13, unplaced)        0.225     6.684    pl_top_m1/axi_interface_control_m1/information_read_write_m1/information_rea_net_12
                         FDRE                                         r  pl_top_m1/axi_interface_control_m1/information_read_write_m1/image_toaxi_num_r_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      3.750     3.750 r  
                         PS8                          0.000     3.750 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, unplaced)         0.135     3.885    system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
                         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     3.910 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1710, unplaced)      2.439     6.349    pl_top_m1/axi_interface_control_m1/information_read_write_m1/AXI_CLK
                         FDRE                                         r  pl_top_m1/axi_interface_control_m1/information_read_write_m1/image_toaxi_num_r_reg[5]/C
                         clock pessimism              0.000     6.349    
                         clock uncertainty           -0.195     6.154    
                         FDRE (Setup_FDRE_C_R)       -0.074     6.080    pl_top_m1/axi_interface_control_m1/information_read_write_m1/image_toaxi_num_r_reg[5]
  -------------------------------------------------------------------
                         required time                          6.080    
                         arrival time                          -6.684    
  -------------------------------------------------------------------
                         slack                                 -0.604    

Slack (VIOLATED) :        -0.604ns  (required time - arrival time)
  Source:                 pl_top_m1/load_data_m1/load_head_m1/image_num_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_PLL  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            pl_top_m1/axi_interface_control_m1/information_read_write_m1/image_toaxi_num_r_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@1.875ns period=3.750ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.750ns  (clk_pl_0 rise@3.750ns - clk_out2_PLL rise@3.000ns)
  Data Path Delay:        0.940ns  (logic 0.253ns (26.915%)  route 0.687ns (73.085%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.599ns = ( 6.349 - 3.750 ) 
    Source Clock Delay      (SCD):    2.744ns = ( 5.744 - 3.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.226ns
    Phase Error              (PE):    0.076ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_PLL rise edge)
                                                      3.000     3.000 r  
                         BUFG_PS                      0.000     3.000 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1710, unplaced)      2.584     5.584    pl_top_m1/PLL_m1/inst/clk_in1
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT1)
                                                     -2.655     2.929 r  pl_top_m1/PLL_m1/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, unplaced)         0.203     3.132    pl_top_m1/PLL_m1/inst/clk_out2_PLL
                         BUFGCE (Prop_BUFGCE_I_O)     0.028     3.160 r  pl_top_m1/PLL_m1/inst/clkout2_buf/O
                         net (fo=56210, unplaced)     2.584     5.744    pl_top_m1/load_data_m1/load_head_m1/clk_out2
                         FDRE                                         r  pl_top_m1/load_data_m1/load_head_m1/image_num_reg[10]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.077     5.821 f  pl_top_m1/load_data_m1/load_head_m1/image_num_reg[10]/Q
                         net (fo=2, unplaced)         0.092     5.913    pl_top_m1/axi_interface_control_m1/information_read_write_m1/image_num_reg[12][10]
                         LUT4 (Prop_LUT4_I0_O)        0.100     6.013 r  pl_top_m1/axi_interface_control_m1/information_read_write_m1/information_rea_LUT4_9/O
                         net (fo=1, unplaced)         0.185     6.198    pl_top_m1/axi_interface_control_m1/information_read_write_m1/information_rea_net_5
                         LUT6 (Prop_LUT6_I5_O)        0.038     6.236 r  pl_top_m1/axi_interface_control_m1/information_read_write_m1/information_rea_LUT6_1/O
                         net (fo=1, unplaced)         0.185     6.421    pl_top_m1/axi_interface_control_m1/information_read_write_m1/information_rea_net_6
                         LUT5 (Prop_LUT5_I4_O)        0.038     6.459 r  pl_top_m1/axi_interface_control_m1/information_read_write_m1/information_rea_LUT5_5/O
                         net (fo=13, unplaced)        0.225     6.684    pl_top_m1/axi_interface_control_m1/information_read_write_m1/information_rea_net_12
                         FDRE                                         r  pl_top_m1/axi_interface_control_m1/information_read_write_m1/image_toaxi_num_r_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      3.750     3.750 r  
                         PS8                          0.000     3.750 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, unplaced)         0.135     3.885    system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
                         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     3.910 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1710, unplaced)      2.439     6.349    pl_top_m1/axi_interface_control_m1/information_read_write_m1/AXI_CLK
                         FDRE                                         r  pl_top_m1/axi_interface_control_m1/information_read_write_m1/image_toaxi_num_r_reg[6]/C
                         clock pessimism              0.000     6.349    
                         clock uncertainty           -0.195     6.154    
                         FDRE (Setup_FDRE_C_R)       -0.074     6.080    pl_top_m1/axi_interface_control_m1/information_read_write_m1/image_toaxi_num_r_reg[6]
  -------------------------------------------------------------------
                         required time                          6.080    
                         arrival time                          -6.684    
  -------------------------------------------------------------------
                         slack                                 -0.604    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.357ns  (arrival time - required time)
  Source:                 pl_top_m1/axi_interface_control_m1/information_read_write_m1/algorithm_finish_req_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_PLL  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            pl_top_m1/axi_interface_control_m1/information_read_write_m1/algorithm_finish_req_r_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@1.875ns period=3.750ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_out2_PLL rise@0.000ns)
  Data Path Delay:        0.130ns  (logic 0.038ns (29.289%)  route 0.092ns (70.711%))
  Logic Levels:           0  
  Clock Path Skew:        0.246ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.397ns
    Source Clock Delay      (SCD):    1.151ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.226ns
    Phase Error              (PE):    0.076ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_PLL rise edge)
                                                      0.000     0.000 r  
                         BUFG_PS                      0.000     0.000 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1710, unplaced)      1.114     1.114    pl_top_m1/PLL_m1/inst/clk_in1
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT1)
                                                     -1.215    -0.101 r  pl_top_m1/PLL_m1/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, unplaced)         0.121     0.020    pl_top_m1/PLL_m1/inst/clk_out2_PLL
                         BUFGCE (Prop_BUFGCE_I_O)     0.017     0.037 r  pl_top_m1/PLL_m1/inst/clkout2_buf/O
                         net (fo=56210, unplaced)     1.114     1.151    pl_top_m1/axi_interface_control_m1/information_read_write_m1/clk_out2
                         FDRE                                         r  pl_top_m1/axi_interface_control_m1/information_read_write_m1/algorithm_finish_req_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.038     1.189 r  pl_top_m1/axi_interface_control_m1/information_read_write_m1/algorithm_finish_req_reg/Q
                         net (fo=2, unplaced)         0.092     1.281    pl_top_m1/axi_interface_control_m1/information_read_write_m1/algorithm_finish_req
                         FDRE                                         r  pl_top_m1/axi_interface_control_m1/information_read_write_m1/algorithm_finish_req_r_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
                         PS8                          0.000     0.000 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, unplaced)         0.120     0.120    system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
                         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1710, unplaced)      1.259     1.397    pl_top_m1/axi_interface_control_m1/information_read_write_m1/AXI_CLK
                         FDRE                                         r  pl_top_m1/axi_interface_control_m1/information_read_write_m1/algorithm_finish_req_r_reg/C
                         clock pessimism              0.000     1.397    
                         clock uncertainty            0.195     1.592    
                         FDRE (Hold_FDRE_C_D)         0.046     1.638    pl_top_m1/axi_interface_control_m1/information_read_write_m1/algorithm_finish_req_r_reg
  -------------------------------------------------------------------
                         required time                         -1.638    
                         arrival time                           1.281    
  -------------------------------------------------------------------
                         slack                                 -0.357    

Slack (VIOLATED) :        -0.357ns  (arrival time - required time)
  Source:                 pl_top_m1/load_data_m1/load_head_m1/image_num_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_out2_PLL  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            pl_top_m1/axi_interface_control_m1/information_read_write_m1/image_toaxi_num_r_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by clk_pl_0  {rise@0.000ns fall@1.875ns period=3.750ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_out2_PLL rise@0.000ns)
  Data Path Delay:        0.130ns  (logic 0.038ns (29.289%)  route 0.092ns (70.711%))
  Logic Levels:           0  
  Clock Path Skew:        0.246ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.397ns
    Source Clock Delay      (SCD):    1.151ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.226ns
    Phase Error              (PE):    0.076ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_PLL rise edge)
                                                      0.000     0.000 r  
                         BUFG_PS                      0.000     0.000 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1710, unplaced)      1.114     1.114    pl_top_m1/PLL_m1/inst/clk_in1
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT1)
                                                     -1.215    -0.101 r  pl_top_m1/PLL_m1/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, unplaced)         0.121     0.020    pl_top_m1/PLL_m1/inst/clk_out2_PLL
                         BUFGCE (Prop_BUFGCE_I_O)     0.017     0.037 r  pl_top_m1/PLL_m1/inst/clkout2_buf/O
                         net (fo=56210, unplaced)     1.114     1.151    pl_top_m1/load_data_m1/load_head_m1/clk_out2
                         FDSE                                         r  pl_top_m1/load_data_m1/load_head_m1/image_num_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDSE (Prop_FDSE_C_Q)         0.038     1.189 r  pl_top_m1/load_data_m1/load_head_m1/image_num_reg[0]/Q
                         net (fo=2, unplaced)         0.092     1.281    pl_top_m1/axi_interface_control_m1/information_read_write_m1/image_num_reg[12][0]
                         FDSE                                         r  pl_top_m1/axi_interface_control_m1/information_read_write_m1/image_toaxi_num_r_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
                         PS8                          0.000     0.000 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, unplaced)         0.120     0.120    system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
                         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1710, unplaced)      1.259     1.397    pl_top_m1/axi_interface_control_m1/information_read_write_m1/AXI_CLK
                         FDSE                                         r  pl_top_m1/axi_interface_control_m1/information_read_write_m1/image_toaxi_num_r_reg[0]/C
                         clock pessimism              0.000     1.397    
                         clock uncertainty            0.195     1.592    
                         FDSE (Hold_FDSE_C_D)         0.046     1.638    pl_top_m1/axi_interface_control_m1/information_read_write_m1/image_toaxi_num_r_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.638    
                         arrival time                           1.281    
  -------------------------------------------------------------------
                         slack                                 -0.357    

Slack (VIOLATED) :        -0.357ns  (arrival time - required time)
  Source:                 pl_top_m1/load_data_m1/load_head_m1/image_num_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_PLL  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            pl_top_m1/axi_interface_control_m1/information_read_write_m1/image_toaxi_num_r_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@1.875ns period=3.750ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_out2_PLL rise@0.000ns)
  Data Path Delay:        0.130ns  (logic 0.038ns (29.289%)  route 0.092ns (70.711%))
  Logic Levels:           0  
  Clock Path Skew:        0.246ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.397ns
    Source Clock Delay      (SCD):    1.151ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.226ns
    Phase Error              (PE):    0.076ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_PLL rise edge)
                                                      0.000     0.000 r  
                         BUFG_PS                      0.000     0.000 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1710, unplaced)      1.114     1.114    pl_top_m1/PLL_m1/inst/clk_in1
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT1)
                                                     -1.215    -0.101 r  pl_top_m1/PLL_m1/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, unplaced)         0.121     0.020    pl_top_m1/PLL_m1/inst/clk_out2_PLL
                         BUFGCE (Prop_BUFGCE_I_O)     0.017     0.037 r  pl_top_m1/PLL_m1/inst/clkout2_buf/O
                         net (fo=56210, unplaced)     1.114     1.151    pl_top_m1/load_data_m1/load_head_m1/clk_out2
                         FDRE                                         r  pl_top_m1/load_data_m1/load_head_m1/image_num_reg[10]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.038     1.189 r  pl_top_m1/load_data_m1/load_head_m1/image_num_reg[10]/Q
                         net (fo=2, unplaced)         0.092     1.281    pl_top_m1/axi_interface_control_m1/information_read_write_m1/image_num_reg[12][10]
                         FDRE                                         r  pl_top_m1/axi_interface_control_m1/information_read_write_m1/image_toaxi_num_r_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
                         PS8                          0.000     0.000 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, unplaced)         0.120     0.120    system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
                         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1710, unplaced)      1.259     1.397    pl_top_m1/axi_interface_control_m1/information_read_write_m1/AXI_CLK
                         FDRE                                         r  pl_top_m1/axi_interface_control_m1/information_read_write_m1/image_toaxi_num_r_reg[10]/C
                         clock pessimism              0.000     1.397    
                         clock uncertainty            0.195     1.592    
                         FDRE (Hold_FDRE_C_D)         0.046     1.638    pl_top_m1/axi_interface_control_m1/information_read_write_m1/image_toaxi_num_r_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.638    
                         arrival time                           1.281    
  -------------------------------------------------------------------
                         slack                                 -0.357    

Slack (VIOLATED) :        -0.357ns  (arrival time - required time)
  Source:                 pl_top_m1/load_data_m1/load_head_m1/image_num_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_PLL  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            pl_top_m1/axi_interface_control_m1/information_read_write_m1/image_toaxi_num_r_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@1.875ns period=3.750ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_out2_PLL rise@0.000ns)
  Data Path Delay:        0.130ns  (logic 0.038ns (29.289%)  route 0.092ns (70.711%))
  Logic Levels:           0  
  Clock Path Skew:        0.246ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.397ns
    Source Clock Delay      (SCD):    1.151ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.226ns
    Phase Error              (PE):    0.076ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_PLL rise edge)
                                                      0.000     0.000 r  
                         BUFG_PS                      0.000     0.000 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1710, unplaced)      1.114     1.114    pl_top_m1/PLL_m1/inst/clk_in1
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT1)
                                                     -1.215    -0.101 r  pl_top_m1/PLL_m1/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, unplaced)         0.121     0.020    pl_top_m1/PLL_m1/inst/clk_out2_PLL
                         BUFGCE (Prop_BUFGCE_I_O)     0.017     0.037 r  pl_top_m1/PLL_m1/inst/clkout2_buf/O
                         net (fo=56210, unplaced)     1.114     1.151    pl_top_m1/load_data_m1/load_head_m1/clk_out2
                         FDRE                                         r  pl_top_m1/load_data_m1/load_head_m1/image_num_reg[11]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.038     1.189 r  pl_top_m1/load_data_m1/load_head_m1/image_num_reg[11]/Q
                         net (fo=2, unplaced)         0.092     1.281    pl_top_m1/axi_interface_control_m1/information_read_write_m1/image_num_reg[12][11]
                         FDRE                                         r  pl_top_m1/axi_interface_control_m1/information_read_write_m1/image_toaxi_num_r_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
                         PS8                          0.000     0.000 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, unplaced)         0.120     0.120    system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
                         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1710, unplaced)      1.259     1.397    pl_top_m1/axi_interface_control_m1/information_read_write_m1/AXI_CLK
                         FDRE                                         r  pl_top_m1/axi_interface_control_m1/information_read_write_m1/image_toaxi_num_r_reg[11]/C
                         clock pessimism              0.000     1.397    
                         clock uncertainty            0.195     1.592    
                         FDRE (Hold_FDRE_C_D)         0.046     1.638    pl_top_m1/axi_interface_control_m1/information_read_write_m1/image_toaxi_num_r_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.638    
                         arrival time                           1.281    
  -------------------------------------------------------------------
                         slack                                 -0.357    

Slack (VIOLATED) :        -0.357ns  (arrival time - required time)
  Source:                 pl_top_m1/load_data_m1/load_head_m1/image_num_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_PLL  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            pl_top_m1/axi_interface_control_m1/information_read_write_m1/image_toaxi_num_r_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@1.875ns period=3.750ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_out2_PLL rise@0.000ns)
  Data Path Delay:        0.130ns  (logic 0.038ns (29.289%)  route 0.092ns (70.711%))
  Logic Levels:           0  
  Clock Path Skew:        0.246ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.397ns
    Source Clock Delay      (SCD):    1.151ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.226ns
    Phase Error              (PE):    0.076ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_PLL rise edge)
                                                      0.000     0.000 r  
                         BUFG_PS                      0.000     0.000 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1710, unplaced)      1.114     1.114    pl_top_m1/PLL_m1/inst/clk_in1
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT1)
                                                     -1.215    -0.101 r  pl_top_m1/PLL_m1/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, unplaced)         0.121     0.020    pl_top_m1/PLL_m1/inst/clk_out2_PLL
                         BUFGCE (Prop_BUFGCE_I_O)     0.017     0.037 r  pl_top_m1/PLL_m1/inst/clkout2_buf/O
                         net (fo=56210, unplaced)     1.114     1.151    pl_top_m1/load_data_m1/load_head_m1/clk_out2
                         FDRE                                         r  pl_top_m1/load_data_m1/load_head_m1/image_num_reg[12]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.038     1.189 r  pl_top_m1/load_data_m1/load_head_m1/image_num_reg[12]/Q
                         net (fo=2, unplaced)         0.092     1.281    pl_top_m1/axi_interface_control_m1/information_read_write_m1/image_num_reg[12][12]
                         FDRE                                         r  pl_top_m1/axi_interface_control_m1/information_read_write_m1/image_toaxi_num_r_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
                         PS8                          0.000     0.000 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, unplaced)         0.120     0.120    system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
                         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1710, unplaced)      1.259     1.397    pl_top_m1/axi_interface_control_m1/information_read_write_m1/AXI_CLK
                         FDRE                                         r  pl_top_m1/axi_interface_control_m1/information_read_write_m1/image_toaxi_num_r_reg[12]/C
                         clock pessimism              0.000     1.397    
                         clock uncertainty            0.195     1.592    
                         FDRE (Hold_FDRE_C_D)         0.046     1.638    pl_top_m1/axi_interface_control_m1/information_read_write_m1/image_toaxi_num_r_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.638    
                         arrival time                           1.281    
  -------------------------------------------------------------------
                         slack                                 -0.357    

Slack (VIOLATED) :        -0.357ns  (arrival time - required time)
  Source:                 pl_top_m1/load_data_m1/load_head_m1/image_num_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_PLL  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            pl_top_m1/axi_interface_control_m1/information_read_write_m1/image_toaxi_num_r_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@1.875ns period=3.750ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_out2_PLL rise@0.000ns)
  Data Path Delay:        0.130ns  (logic 0.038ns (29.289%)  route 0.092ns (70.711%))
  Logic Levels:           0  
  Clock Path Skew:        0.246ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.397ns
    Source Clock Delay      (SCD):    1.151ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.226ns
    Phase Error              (PE):    0.076ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_PLL rise edge)
                                                      0.000     0.000 r  
                         BUFG_PS                      0.000     0.000 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1710, unplaced)      1.114     1.114    pl_top_m1/PLL_m1/inst/clk_in1
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT1)
                                                     -1.215    -0.101 r  pl_top_m1/PLL_m1/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, unplaced)         0.121     0.020    pl_top_m1/PLL_m1/inst/clk_out2_PLL
                         BUFGCE (Prop_BUFGCE_I_O)     0.017     0.037 r  pl_top_m1/PLL_m1/inst/clkout2_buf/O
                         net (fo=56210, unplaced)     1.114     1.151    pl_top_m1/load_data_m1/load_head_m1/clk_out2
                         FDRE                                         r  pl_top_m1/load_data_m1/load_head_m1/image_num_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.038     1.189 r  pl_top_m1/load_data_m1/load_head_m1/image_num_reg[1]/Q
                         net (fo=2, unplaced)         0.092     1.281    pl_top_m1/axi_interface_control_m1/information_read_write_m1/image_num_reg[12][1]
                         FDRE                                         r  pl_top_m1/axi_interface_control_m1/information_read_write_m1/image_toaxi_num_r_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
                         PS8                          0.000     0.000 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, unplaced)         0.120     0.120    system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
                         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1710, unplaced)      1.259     1.397    pl_top_m1/axi_interface_control_m1/information_read_write_m1/AXI_CLK
                         FDRE                                         r  pl_top_m1/axi_interface_control_m1/information_read_write_m1/image_toaxi_num_r_reg[1]/C
                         clock pessimism              0.000     1.397    
                         clock uncertainty            0.195     1.592    
                         FDRE (Hold_FDRE_C_D)         0.046     1.638    pl_top_m1/axi_interface_control_m1/information_read_write_m1/image_toaxi_num_r_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.638    
                         arrival time                           1.281    
  -------------------------------------------------------------------
                         slack                                 -0.357    

Slack (VIOLATED) :        -0.357ns  (arrival time - required time)
  Source:                 pl_top_m1/load_data_m1/load_head_m1/image_num_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_PLL  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            pl_top_m1/axi_interface_control_m1/information_read_write_m1/image_toaxi_num_r_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@1.875ns period=3.750ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_out2_PLL rise@0.000ns)
  Data Path Delay:        0.130ns  (logic 0.038ns (29.289%)  route 0.092ns (70.711%))
  Logic Levels:           0  
  Clock Path Skew:        0.246ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.397ns
    Source Clock Delay      (SCD):    1.151ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.226ns
    Phase Error              (PE):    0.076ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_PLL rise edge)
                                                      0.000     0.000 r  
                         BUFG_PS                      0.000     0.000 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1710, unplaced)      1.114     1.114    pl_top_m1/PLL_m1/inst/clk_in1
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT1)
                                                     -1.215    -0.101 r  pl_top_m1/PLL_m1/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, unplaced)         0.121     0.020    pl_top_m1/PLL_m1/inst/clk_out2_PLL
                         BUFGCE (Prop_BUFGCE_I_O)     0.017     0.037 r  pl_top_m1/PLL_m1/inst/clkout2_buf/O
                         net (fo=56210, unplaced)     1.114     1.151    pl_top_m1/load_data_m1/load_head_m1/clk_out2
                         FDRE                                         r  pl_top_m1/load_data_m1/load_head_m1/image_num_reg[2]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.038     1.189 r  pl_top_m1/load_data_m1/load_head_m1/image_num_reg[2]/Q
                         net (fo=2, unplaced)         0.092     1.281    pl_top_m1/axi_interface_control_m1/information_read_write_m1/image_num_reg[12][2]
                         FDRE                                         r  pl_top_m1/axi_interface_control_m1/information_read_write_m1/image_toaxi_num_r_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
                         PS8                          0.000     0.000 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, unplaced)         0.120     0.120    system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
                         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1710, unplaced)      1.259     1.397    pl_top_m1/axi_interface_control_m1/information_read_write_m1/AXI_CLK
                         FDRE                                         r  pl_top_m1/axi_interface_control_m1/information_read_write_m1/image_toaxi_num_r_reg[2]/C
                         clock pessimism              0.000     1.397    
                         clock uncertainty            0.195     1.592    
                         FDRE (Hold_FDRE_C_D)         0.046     1.638    pl_top_m1/axi_interface_control_m1/information_read_write_m1/image_toaxi_num_r_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.638    
                         arrival time                           1.281    
  -------------------------------------------------------------------
                         slack                                 -0.357    

Slack (VIOLATED) :        -0.357ns  (arrival time - required time)
  Source:                 pl_top_m1/load_data_m1/load_head_m1/image_num_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_PLL  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            pl_top_m1/axi_interface_control_m1/information_read_write_m1/image_toaxi_num_r_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@1.875ns period=3.750ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_out2_PLL rise@0.000ns)
  Data Path Delay:        0.130ns  (logic 0.038ns (29.289%)  route 0.092ns (70.711%))
  Logic Levels:           0  
  Clock Path Skew:        0.246ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.397ns
    Source Clock Delay      (SCD):    1.151ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.226ns
    Phase Error              (PE):    0.076ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_PLL rise edge)
                                                      0.000     0.000 r  
                         BUFG_PS                      0.000     0.000 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1710, unplaced)      1.114     1.114    pl_top_m1/PLL_m1/inst/clk_in1
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT1)
                                                     -1.215    -0.101 r  pl_top_m1/PLL_m1/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, unplaced)         0.121     0.020    pl_top_m1/PLL_m1/inst/clk_out2_PLL
                         BUFGCE (Prop_BUFGCE_I_O)     0.017     0.037 r  pl_top_m1/PLL_m1/inst/clkout2_buf/O
                         net (fo=56210, unplaced)     1.114     1.151    pl_top_m1/load_data_m1/load_head_m1/clk_out2
                         FDRE                                         r  pl_top_m1/load_data_m1/load_head_m1/image_num_reg[3]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.038     1.189 r  pl_top_m1/load_data_m1/load_head_m1/image_num_reg[3]/Q
                         net (fo=2, unplaced)         0.092     1.281    pl_top_m1/axi_interface_control_m1/information_read_write_m1/image_num_reg[12][3]
                         FDRE                                         r  pl_top_m1/axi_interface_control_m1/information_read_write_m1/image_toaxi_num_r_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
                         PS8                          0.000     0.000 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, unplaced)         0.120     0.120    system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
                         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1710, unplaced)      1.259     1.397    pl_top_m1/axi_interface_control_m1/information_read_write_m1/AXI_CLK
                         FDRE                                         r  pl_top_m1/axi_interface_control_m1/information_read_write_m1/image_toaxi_num_r_reg[3]/C
                         clock pessimism              0.000     1.397    
                         clock uncertainty            0.195     1.592    
                         FDRE (Hold_FDRE_C_D)         0.046     1.638    pl_top_m1/axi_interface_control_m1/information_read_write_m1/image_toaxi_num_r_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.638    
                         arrival time                           1.281    
  -------------------------------------------------------------------
                         slack                                 -0.357    

Slack (VIOLATED) :        -0.357ns  (arrival time - required time)
  Source:                 pl_top_m1/load_data_m1/load_head_m1/image_num_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_PLL  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            pl_top_m1/axi_interface_control_m1/information_read_write_m1/image_toaxi_num_r_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@1.875ns period=3.750ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_out2_PLL rise@0.000ns)
  Data Path Delay:        0.130ns  (logic 0.038ns (29.289%)  route 0.092ns (70.711%))
  Logic Levels:           0  
  Clock Path Skew:        0.246ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.397ns
    Source Clock Delay      (SCD):    1.151ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.226ns
    Phase Error              (PE):    0.076ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_PLL rise edge)
                                                      0.000     0.000 r  
                         BUFG_PS                      0.000     0.000 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1710, unplaced)      1.114     1.114    pl_top_m1/PLL_m1/inst/clk_in1
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT1)
                                                     -1.215    -0.101 r  pl_top_m1/PLL_m1/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, unplaced)         0.121     0.020    pl_top_m1/PLL_m1/inst/clk_out2_PLL
                         BUFGCE (Prop_BUFGCE_I_O)     0.017     0.037 r  pl_top_m1/PLL_m1/inst/clkout2_buf/O
                         net (fo=56210, unplaced)     1.114     1.151    pl_top_m1/load_data_m1/load_head_m1/clk_out2
                         FDRE                                         r  pl_top_m1/load_data_m1/load_head_m1/image_num_reg[4]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.038     1.189 r  pl_top_m1/load_data_m1/load_head_m1/image_num_reg[4]/Q
                         net (fo=2, unplaced)         0.092     1.281    pl_top_m1/axi_interface_control_m1/information_read_write_m1/image_num_reg[12][4]
                         FDRE                                         r  pl_top_m1/axi_interface_control_m1/information_read_write_m1/image_toaxi_num_r_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
                         PS8                          0.000     0.000 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, unplaced)         0.120     0.120    system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
                         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1710, unplaced)      1.259     1.397    pl_top_m1/axi_interface_control_m1/information_read_write_m1/AXI_CLK
                         FDRE                                         r  pl_top_m1/axi_interface_control_m1/information_read_write_m1/image_toaxi_num_r_reg[4]/C
                         clock pessimism              0.000     1.397    
                         clock uncertainty            0.195     1.592    
                         FDRE (Hold_FDRE_C_D)         0.046     1.638    pl_top_m1/axi_interface_control_m1/information_read_write_m1/image_toaxi_num_r_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.638    
                         arrival time                           1.281    
  -------------------------------------------------------------------
                         slack                                 -0.357    

Slack (VIOLATED) :        -0.357ns  (arrival time - required time)
  Source:                 pl_top_m1/load_data_m1/load_head_m1/image_num_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_PLL  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            pl_top_m1/axi_interface_control_m1/information_read_write_m1/image_toaxi_num_r_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@1.875ns period=3.750ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_out2_PLL rise@0.000ns)
  Data Path Delay:        0.130ns  (logic 0.038ns (29.289%)  route 0.092ns (70.711%))
  Logic Levels:           0  
  Clock Path Skew:        0.246ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.397ns
    Source Clock Delay      (SCD):    1.151ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.226ns
    Phase Error              (PE):    0.076ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_PLL rise edge)
                                                      0.000     0.000 r  
                         BUFG_PS                      0.000     0.000 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1710, unplaced)      1.114     1.114    pl_top_m1/PLL_m1/inst/clk_in1
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT1)
                                                     -1.215    -0.101 r  pl_top_m1/PLL_m1/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, unplaced)         0.121     0.020    pl_top_m1/PLL_m1/inst/clk_out2_PLL
                         BUFGCE (Prop_BUFGCE_I_O)     0.017     0.037 r  pl_top_m1/PLL_m1/inst/clkout2_buf/O
                         net (fo=56210, unplaced)     1.114     1.151    pl_top_m1/load_data_m1/load_head_m1/clk_out2
                         FDRE                                         r  pl_top_m1/load_data_m1/load_head_m1/image_num_reg[5]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.038     1.189 r  pl_top_m1/load_data_m1/load_head_m1/image_num_reg[5]/Q
                         net (fo=2, unplaced)         0.092     1.281    pl_top_m1/axi_interface_control_m1/information_read_write_m1/image_num_reg[12][5]
                         FDRE                                         r  pl_top_m1/axi_interface_control_m1/information_read_write_m1/image_toaxi_num_r_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
                         PS8                          0.000     0.000 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, unplaced)         0.120     0.120    system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
                         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1710, unplaced)      1.259     1.397    pl_top_m1/axi_interface_control_m1/information_read_write_m1/AXI_CLK
                         FDRE                                         r  pl_top_m1/axi_interface_control_m1/information_read_write_m1/image_toaxi_num_r_reg[5]/C
                         clock pessimism              0.000     1.397    
                         clock uncertainty            0.195     1.592    
                         FDRE (Hold_FDRE_C_D)         0.046     1.638    pl_top_m1/axi_interface_control_m1/information_read_write_m1/image_toaxi_num_r_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.638    
                         arrival time                           1.281    
  -------------------------------------------------------------------
                         slack                                 -0.357    





---------------------------------------------------------------------------------------------------
From Clock:  clk_pl_1
  To Clock:  clk_out1_PLL

Setup :            0  Failing Endpoints,  Worst Slack        3.213ns,  Total Violation        0.000ns
Hold  :            1  Failing Endpoint ,  Worst Slack       -0.229ns,  Total Violation       -0.229ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.213ns  (required time - arrival time)
  Source:                 system_wrapper_m1/system_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@1.875ns period=3.750ns})
  Destination:            pl_top_m1/interrupt_m1/image_begin_inter_r_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_PLL  {rise@0.000ns fall@1.875ns period=3.750ns})
  Path Group:             clk_out1_PLL
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.750ns  (clk_out1_PLL rise@3.750ns - clk_pl_1 rise@0.000ns)
  Data Path Delay:        0.274ns  (logic 0.077ns (28.102%)  route 0.197ns (71.898%))
  Logic Levels:           0  
  Clock Path Skew:        -0.154ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.629ns = ( 6.379 - 3.750 ) 
    Source Clock Delay      (SCD):    2.783ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.092ns
    Phase Error              (PE):    0.076ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
                         PS8                          0.000     0.000 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, unplaced)         0.171     0.171    system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[1]
                         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.199 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=652, unplaced)       2.584     2.783    system_wrapper_m1/system_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
                         FDRE                                         r  system_wrapper_m1/system_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.077     2.860 r  system_wrapper_m1/system_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=4, unplaced)         0.197     3.057    pl_top_m1/interrupt_m1/image_begin
                         FDRE                                         r  pl_top_m1/interrupt_m1/image_begin_inter_r_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PLL rise edge)
                                                      3.750     3.750 r  
                         BUFG_PS                      0.000     3.750 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1710, unplaced)      2.439     6.189    pl_top_m1/PLL_m1/inst/clk_in1
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT0)
                                                     -2.450     3.739 r  pl_top_m1/PLL_m1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.177     3.916    pl_top_m1/PLL_m1/inst/clk_out1_PLL
                         BUFGCE (Prop_BUFGCE_I_O)     0.024     3.940 r  pl_top_m1/PLL_m1/inst/clkout1_buf/O
                         net (fo=4, unplaced)         2.439     6.379    pl_top_m1/interrupt_m1/clk_out1
                         FDRE                                         r  pl_top_m1/interrupt_m1/image_begin_inter_r_reg/C
                         clock pessimism              0.000     6.379    
                         clock uncertainty           -0.134     6.245    
                         FDRE (Setup_FDRE_C_D)        0.025     6.270    pl_top_m1/interrupt_m1/image_begin_inter_r_reg
  -------------------------------------------------------------------
                         required time                          6.270    
                         arrival time                          -3.057    
  -------------------------------------------------------------------
                         slack                                  3.213    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.229ns  (arrival time - required time)
  Source:                 system_wrapper_m1/system_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@1.875ns period=3.750ns})
  Destination:            pl_top_m1/interrupt_m1/image_begin_inter_r_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_PLL  {rise@0.000ns fall@1.875ns period=3.750ns})
  Path Group:             clk_out1_PLL
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_PLL rise@0.000ns - clk_pl_1 rise@0.000ns)
  Data Path Delay:        0.136ns  (logic 0.038ns (28.004%)  route 0.098ns (71.996%))
  Logic Levels:           0  
  Clock Path Skew:        0.184ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.409ns
    Source Clock Delay      (SCD):    1.225ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.092ns
    Phase Error              (PE):    0.076ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
                         PS8                          0.000     0.000 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, unplaced)         0.094     0.094    system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[1]
                         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=652, unplaced)       1.114     1.225    system_wrapper_m1/system_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
                         FDRE                                         r  system_wrapper_m1/system_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.038     1.263 r  system_wrapper_m1/system_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=4, unplaced)         0.098     1.361    pl_top_m1/interrupt_m1/image_begin
                         FDRE                                         r  pl_top_m1/interrupt_m1/image_begin_inter_r_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PLL rise edge)
                                                      0.000     0.000 r  
                         BUFG_PS                      0.000     0.000 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1710, unplaced)      1.259     1.259    pl_top_m1/PLL_m1/inst/clk_in1
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT0)
                                                     -1.261    -0.002 r  pl_top_m1/PLL_m1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.133     0.131    pl_top_m1/PLL_m1/inst/clk_out1_PLL
                         BUFGCE (Prop_BUFGCE_I_O)     0.019     0.150 r  pl_top_m1/PLL_m1/inst/clkout1_buf/O
                         net (fo=4, unplaced)         1.259     1.409    pl_top_m1/interrupt_m1/clk_out1
                         FDRE                                         r  pl_top_m1/interrupt_m1/image_begin_inter_r_reg/C
                         clock pessimism              0.000     1.409    
                         clock uncertainty            0.134     1.543    
                         FDRE (Hold_FDRE_C_D)         0.046     1.589    pl_top_m1/interrupt_m1/image_begin_inter_r_reg
  -------------------------------------------------------------------
                         required time                         -1.589    
                         arrival time                           1.361    
  -------------------------------------------------------------------
                         slack                                 -0.229    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_PLL
  To Clock:  clk_out1_PLL

Setup :            1  Failing Endpoint ,  Worst Slack       -0.016ns,  Total Violation       -0.016ns
Hold  :            1  Failing Endpoint ,  Worst Slack       -0.153ns,  Total Violation       -0.153ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.016ns  (required time - arrival time)
  Source:                 pl_top_m1/interrupt_m1/FSM_onehot_process_control_state_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_PLL  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            pl_top_m1/interrupt_m1/image_finish_inter_in_slow_clk_domain_reg/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_PLL  {rise@0.000ns fall@1.875ns period=3.750ns})
  Path Group:             clk_out1_PLL
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.750ns  (clk_out1_PLL rise@3.750ns - clk_out2_PLL rise@3.000ns)
  Data Path Delay:        0.343ns  (logic 0.077ns (22.449%)  route 0.266ns (77.551%))
  Logic Levels:           0  
  Clock Path Skew:        -0.175ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.629ns = ( 6.379 - 3.750 ) 
    Source Clock Delay      (SCD):    2.744ns = ( 5.744 - 3.000 ) 
    Clock Pessimism Removal (CPR):    -0.060ns
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.082ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_PLL rise edge)
                                                      3.000     3.000 r  
                         BUFG_PS                      0.000     3.000 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1710, unplaced)      2.584     5.584    pl_top_m1/PLL_m1/inst/clk_in1
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT1)
                                                     -2.655     2.929 r  pl_top_m1/PLL_m1/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, unplaced)         0.203     3.132    pl_top_m1/PLL_m1/inst/clk_out2_PLL
                         BUFGCE (Prop_BUFGCE_I_O)     0.028     3.160 r  pl_top_m1/PLL_m1/inst/clkout2_buf/O
                         net (fo=56210, unplaced)     2.584     5.744    pl_top_m1/interrupt_m1/clk_out2
                         FDCE                                         r  pl_top_m1/interrupt_m1/FSM_onehot_process_control_state_reg[9]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_FDCE_C_Q)         0.077     5.821 r  pl_top_m1/interrupt_m1/FSM_onehot_process_control_state_reg[9]/Q
                         net (fo=4, unplaced)         0.266     6.087    pl_top_m1/interrupt_m1/inter_cnt
                         FDSE                                         r  pl_top_m1/interrupt_m1/image_finish_inter_in_slow_clk_domain_reg/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PLL rise edge)
                                                      3.750     3.750 r  
                         BUFG_PS                      0.000     3.750 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1710, unplaced)      2.439     6.189    pl_top_m1/PLL_m1/inst/clk_in1
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT0)
                                                     -2.450     3.739 r  pl_top_m1/PLL_m1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.177     3.916    pl_top_m1/PLL_m1/inst/clk_out1_PLL
                         BUFGCE (Prop_BUFGCE_I_O)     0.024     3.940 r  pl_top_m1/PLL_m1/inst/clkout1_buf/O
                         net (fo=4, unplaced)         2.439     6.379    pl_top_m1/interrupt_m1/clk_out1
                         FDSE                                         r  pl_top_m1/interrupt_m1/image_finish_inter_in_slow_clk_domain_reg/C
                         clock pessimism             -0.060     6.319    
                         clock uncertainty           -0.174     6.145    
                         FDSE (Setup_FDSE_C_S)       -0.074     6.071    pl_top_m1/interrupt_m1/image_finish_inter_in_slow_clk_domain_reg
  -------------------------------------------------------------------
                         required time                          6.071    
                         arrival time                          -6.087    
  -------------------------------------------------------------------
                         slack                                 -0.016    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.153ns  (arrival time - required time)
  Source:                 pl_top_m1/interrupt_m1/FSM_onehot_process_control_state_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_PLL  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            pl_top_m1/interrupt_m1/image_finish_inter_in_slow_clk_domain_reg/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_PLL  {rise@0.000ns fall@1.875ns period=3.750ns})
  Path Group:             clk_out1_PLL
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_PLL rise@0.000ns - clk_out2_PLL rise@0.000ns)
  Data Path Delay:        0.170ns  (logic 0.038ns (22.365%)  route 0.132ns (77.635%))
  Logic Levels:           0  
  Clock Path Skew:        0.159ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.409ns
    Source Clock Delay      (SCD):    1.151ns
    Clock Pessimism Removal (CPR):    0.099ns
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.082ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_PLL rise edge)
                                                      0.000     0.000 r  
                         BUFG_PS                      0.000     0.000 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1710, unplaced)      1.114     1.114    pl_top_m1/PLL_m1/inst/clk_in1
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT1)
                                                     -1.215    -0.101 r  pl_top_m1/PLL_m1/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, unplaced)         0.121     0.020    pl_top_m1/PLL_m1/inst/clk_out2_PLL
                         BUFGCE (Prop_BUFGCE_I_O)     0.017     0.037 r  pl_top_m1/PLL_m1/inst/clkout2_buf/O
                         net (fo=56210, unplaced)     1.114     1.151    pl_top_m1/interrupt_m1/clk_out2
                         FDCE                                         r  pl_top_m1/interrupt_m1/FSM_onehot_process_control_state_reg[9]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_FDCE_C_Q)         0.038     1.189 r  pl_top_m1/interrupt_m1/FSM_onehot_process_control_state_reg[9]/Q
                         net (fo=4, unplaced)         0.132     1.321    pl_top_m1/interrupt_m1/inter_cnt
                         FDSE                                         r  pl_top_m1/interrupt_m1/image_finish_inter_in_slow_clk_domain_reg/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PLL rise edge)
                                                      0.000     0.000 r  
                         BUFG_PS                      0.000     0.000 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1710, unplaced)      1.259     1.259    pl_top_m1/PLL_m1/inst/clk_in1
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT0)
                                                     -1.261    -0.002 r  pl_top_m1/PLL_m1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.133     0.131    pl_top_m1/PLL_m1/inst/clk_out1_PLL
                         BUFGCE (Prop_BUFGCE_I_O)     0.019     0.150 r  pl_top_m1/PLL_m1/inst/clkout1_buf/O
                         net (fo=4, unplaced)         1.259     1.409    pl_top_m1/interrupt_m1/clk_out1
                         FDSE                                         r  pl_top_m1/interrupt_m1/image_finish_inter_in_slow_clk_domain_reg/C
                         clock pessimism             -0.099     1.310    
                         clock uncertainty            0.174     1.484    
                         FDSE (Hold_FDSE_C_S)        -0.010     1.474    pl_top_m1/interrupt_m1/image_finish_inter_in_slow_clk_domain_reg
  -------------------------------------------------------------------
                         required time                         -1.474    
                         arrival time                           1.321    
  -------------------------------------------------------------------
                         slack                                 -0.153    





---------------------------------------------------------------------------------------------------
From Clock:  clk_pl_0
  To Clock:  clk_out2_PLL

Setup :          161  Failing Endpoints,  Worst Slack       -2.104ns,  Total Violation      -60.225ns
Hold  :           78  Failing Endpoints,  Worst Slack       -0.237ns,  Total Violation      -10.869ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -2.104ns  (required time - arrival time)
  Source:                 pl_top_m1/buffer_control_m1/image_write_buffer_control_m1/or_maxpooling_image_size_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@1.875ns period=3.750ns})
  Destination:            pl_top_m1/buffer_control_m1/image_write_buffer_control_m1/PostImage_wr_location_in_filter_change_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_PLL  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             clk_out2_PLL
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.750ns  (clk_out2_PLL rise@12.000ns - clk_pl_0 rise@11.250ns)
  Data Path Delay:        2.597ns  (logic 1.069ns (41.163%)  route 1.528ns (58.837%))
  Logic Levels:           12  (CARRY8=5 LUT3=1 LUT4=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.149ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.634ns = ( 14.634 - 12.000 ) 
    Source Clock Delay      (SCD):    2.783ns = ( 14.033 - 11.250 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.133ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.076ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                     11.250    11.250 r  
                         PS8                          0.000    11.250 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, unplaced)         0.171    11.421    system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
                         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028    11.449 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1710, unplaced)      2.584    14.033    pl_top_m1/buffer_control_m1/image_write_buffer_control_m1/AXI_CLK
                         FDRE                                         r  pl_top_m1/buffer_control_m1/image_write_buffer_control_m1/or_maxpooling_image_size_reg[2]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.077    14.110 r  pl_top_m1/buffer_control_m1/image_write_buffer_control_m1/or_maxpooling_image_size_reg[2]/Q
                         net (fo=16, unplaced)        0.198    14.308    pl_top_m1/buffer_control_m1/image_write_buffer_control_m1/image_ram_multi_addr_m2/Q[2]
                         LUT6 (Prop_LUT6_I0_O)        0.150    14.458 r  pl_top_m1/buffer_control_m1/image_write_buffer_control_m1/image_ram_multi_addr_m2/result_temp0__0_carry_i_3__0/O
                         net (fo=2, unplaced)         0.137    14.595    pl_top_m1/buffer_control_m1/image_write_buffer_control_m1_n_146
                         LUT6 (Prop_LUT6_I0_O)        0.037    14.632 r  pl_top_m1/buffer_control_m1/i___176/O
                         net (fo=1, unplaced)         0.029    14.661    pl_top_m1/buffer_control_m1/image_write_buffer_control_m1/image_ram_multi_addr_m2/or_maxpooling_image_size_reg[1][5]
                         CARRY8 (Prop_CARRY8_S[5]_CO[7])
                                                      0.166    14.827 r  pl_top_m1/buffer_control_m1/image_write_buffer_control_m1/image_ram_multi_addr_m2/result_temp0__0_carry/CO[7]
                         net (fo=1, unplaced)         0.005    14.832    pl_top_m1/buffer_control_m1/image_write_buffer_control_m1/image_ram_multi_addr_m2/result_temp0__0_carry_n_0
                         CARRY8 (Prop_CARRY8_CI_O[0])
                                                      0.056    14.888 r  pl_top_m1/buffer_control_m1/image_write_buffer_control_m1/image_ram_multi_addr_m2/result_temp0__0_carry__0/O[0]
                         net (fo=2, unplaced)         0.185    15.073    pl_top_m1/buffer_control_m1/image_write_buffer_control_m1/image_ram_multi_addr_m2/result_temp0__0_carry__0_n_15
                         LUT4 (Prop_LUT4_I3_O)        0.038    15.111 r  pl_top_m1/buffer_control_m1/image_write_buffer_control_m1/image_ram_multi_addr_m2/result_temp0__60_carry_i_9__0/O
                         net (fo=3, unplaced)         0.191    15.302    pl_top_m1/buffer_control_m1/image_write_buffer_control_m1/image_ram_multi_addr_m2/result_temp0__60_carry_i_9__0_n_0
                         LUT6 (Prop_LUT6_I5_O)        0.038    15.340 r  pl_top_m1/buffer_control_m1/image_write_buffer_control_m1/image_ram_multi_addr_m2/i___188_i_1/O
                         net (fo=1, unplaced)         0.185    15.525    pl_top_m1/buffer_control_m1/image_write_buffer_control_m1_n_185
                         LUT5 (Prop_LUT5_I0_O)        0.037    15.562 r  pl_top_m1/buffer_control_m1/i___188/O
                         net (fo=1, unplaced)         0.029    15.591    pl_top_m1/buffer_control_m1/image_write_buffer_control_m1/image_ram_multi_addr_m2/or_maxpooling_image_size_reg[6][2]
                         CARRY8 (Prop_CARRY8_S[5]_CO[7])
                                                      0.166    15.757 r  pl_top_m1/buffer_control_m1/image_write_buffer_control_m1/image_ram_multi_addr_m2/result_temp0__60_carry/CO[7]
                         net (fo=1, unplaced)         0.005    15.762    pl_top_m1/buffer_control_m1/image_write_buffer_control_m1/image_ram_multi_addr_m2/result_temp0__60_carry_n_0
                         CARRY8 (Prop_CARRY8_CI_O[0])
                                                      0.056    15.818 r  pl_top_m1/buffer_control_m1/image_write_buffer_control_m1/image_ram_multi_addr_m2/result_temp0__60_carry__0/O[0]
                         net (fo=1, unplaced)         0.187    16.005    pl_top_m1/buffer_control_m1/image_write_buffer_control_m1/image_ram_multi_addr_m2/result_temp0__60_carry__0_n_15
                         CARRY8 (Prop_CARRY8_S[3]_O[6])
                                                      0.172    16.177 r  pl_top_m1/buffer_control_m1/image_write_buffer_control_m1/image_ram_multi_addr_m2/PostImage_wr_location_in_filter_r_reg[2]_i_1/O[6]
                         net (fo=3, unplaced)         0.144    16.321    pl_top_m1/buffer_control_m1/image_write_buffer_control_m1/PostImage_wr_location_in_filter[1]
                         LUT6 (Prop_LUT6_I4_O)        0.038    16.359 r  pl_top_m1/buffer_control_m1/image_write_buffer_control_m1/PostImage_wr_location_in_filter_change_i_2/O
                         net (fo=1, unplaced)         0.185    16.544    pl_top_m1/buffer_control_m1/image_write_buffer_control_m1/PostImage_wr_location_in_filter_change0
                         LUT3 (Prop_LUT3_I1_O)        0.038    16.582 r  pl_top_m1/buffer_control_m1/image_write_buffer_control_m1/PostImage_wr_location_in_filter_change_i_1/O
                         net (fo=1, unplaced)         0.048    16.630    pl_top_m1/buffer_control_m1/image_write_buffer_control_m1/PostImage_wr_location_in_filter_change_i_1_n_0
                         FDCE                                         r  pl_top_m1/buffer_control_m1/image_write_buffer_control_m1/PostImage_wr_location_in_filter_change_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_PLL rise edge)
                                                     12.000    12.000 r  
                         BUFG_PS                      0.000    12.000 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1710, unplaced)      2.439    14.439    pl_top_m1/PLL_m1/inst/clk_in1
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT1)
                                                     -2.450    11.989 r  pl_top_m1/PLL_m1/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, unplaced)         0.182    12.171    pl_top_m1/PLL_m1/inst/clk_out2_PLL
                         BUFGCE (Prop_BUFGCE_I_O)     0.024    12.195 r  pl_top_m1/PLL_m1/inst/clkout2_buf/O
                         net (fo=56210, unplaced)     2.439    14.634    pl_top_m1/buffer_control_m1/image_write_buffer_control_m1/clk_out2
                         FDCE                                         r  pl_top_m1/buffer_control_m1/image_write_buffer_control_m1/PostImage_wr_location_in_filter_change_reg/C
                         clock pessimism              0.000    14.634    
                         clock uncertainty           -0.133    14.501    
                         FDCE (Setup_FDCE_C_D)        0.025    14.526    pl_top_m1/buffer_control_m1/image_write_buffer_control_m1/PostImage_wr_location_in_filter_change_reg
  -------------------------------------------------------------------
                         required time                         14.526    
                         arrival time                         -16.630    
  -------------------------------------------------------------------
                         slack                                 -2.104    

Slack (VIOLATED) :        -1.896ns  (required time - arrival time)
  Source:                 pl_top_m1/buffer_control_m1/image_write_buffer_control_m1/or_maxpooling_image_size_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@1.875ns period=3.750ns})
  Destination:            pl_top_m1/buffer_control_m1/image_write_buffer_control_m1/PostImage_wr_location_in_filter_change_edge_mask_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_PLL  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             clk_out2_PLL
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.750ns  (clk_out2_PLL rise@12.000ns - clk_pl_0 rise@11.250ns)
  Data Path Delay:        2.389ns  (logic 1.043ns (43.658%)  route 1.346ns (56.342%))
  Logic Levels:           11  (CARRY8=5 LUT4=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.149ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.634ns = ( 14.634 - 12.000 ) 
    Source Clock Delay      (SCD):    2.783ns = ( 14.033 - 11.250 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.133ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.076ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                     11.250    11.250 r  
                         PS8                          0.000    11.250 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, unplaced)         0.171    11.421    system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
                         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028    11.449 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1710, unplaced)      2.584    14.033    pl_top_m1/buffer_control_m1/image_write_buffer_control_m1/AXI_CLK
                         FDRE                                         r  pl_top_m1/buffer_control_m1/image_write_buffer_control_m1/or_maxpooling_image_size_reg[2]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.077    14.110 r  pl_top_m1/buffer_control_m1/image_write_buffer_control_m1/or_maxpooling_image_size_reg[2]/Q
                         net (fo=16, unplaced)        0.198    14.308    pl_top_m1/buffer_control_m1/image_write_buffer_control_m1/image_ram_multi_addr_m2/Q[2]
                         LUT6 (Prop_LUT6_I0_O)        0.150    14.458 r  pl_top_m1/buffer_control_m1/image_write_buffer_control_m1/image_ram_multi_addr_m2/result_temp0__0_carry_i_3__0/O
                         net (fo=2, unplaced)         0.137    14.595    pl_top_m1/buffer_control_m1/image_write_buffer_control_m1_n_146
                         LUT6 (Prop_LUT6_I0_O)        0.037    14.632 r  pl_top_m1/buffer_control_m1/i___176/O
                         net (fo=1, unplaced)         0.029    14.661    pl_top_m1/buffer_control_m1/image_write_buffer_control_m1/image_ram_multi_addr_m2/or_maxpooling_image_size_reg[1][5]
                         CARRY8 (Prop_CARRY8_S[5]_CO[7])
                                                      0.166    14.827 r  pl_top_m1/buffer_control_m1/image_write_buffer_control_m1/image_ram_multi_addr_m2/result_temp0__0_carry/CO[7]
                         net (fo=1, unplaced)         0.005    14.832    pl_top_m1/buffer_control_m1/image_write_buffer_control_m1/image_ram_multi_addr_m2/result_temp0__0_carry_n_0
                         CARRY8 (Prop_CARRY8_CI_O[0])
                                                      0.056    14.888 r  pl_top_m1/buffer_control_m1/image_write_buffer_control_m1/image_ram_multi_addr_m2/result_temp0__0_carry__0/O[0]
                         net (fo=2, unplaced)         0.185    15.073    pl_top_m1/buffer_control_m1/image_write_buffer_control_m1/image_ram_multi_addr_m2/result_temp0__0_carry__0_n_15
                         LUT4 (Prop_LUT4_I3_O)        0.038    15.111 r  pl_top_m1/buffer_control_m1/image_write_buffer_control_m1/image_ram_multi_addr_m2/result_temp0__60_carry_i_9__0/O
                         net (fo=3, unplaced)         0.191    15.302    pl_top_m1/buffer_control_m1/image_write_buffer_control_m1/image_ram_multi_addr_m2/result_temp0__60_carry_i_9__0_n_0
                         LUT6 (Prop_LUT6_I5_O)        0.038    15.340 r  pl_top_m1/buffer_control_m1/image_write_buffer_control_m1/image_ram_multi_addr_m2/i___188_i_1/O
                         net (fo=1, unplaced)         0.185    15.525    pl_top_m1/buffer_control_m1/image_write_buffer_control_m1_n_185
                         LUT5 (Prop_LUT5_I0_O)        0.037    15.562 r  pl_top_m1/buffer_control_m1/i___188/O
                         net (fo=1, unplaced)         0.029    15.591    pl_top_m1/buffer_control_m1/image_write_buffer_control_m1/image_ram_multi_addr_m2/or_maxpooling_image_size_reg[6][2]
                         CARRY8 (Prop_CARRY8_S[5]_CO[7])
                                                      0.166    15.757 r  pl_top_m1/buffer_control_m1/image_write_buffer_control_m1/image_ram_multi_addr_m2/result_temp0__60_carry/CO[7]
                         net (fo=1, unplaced)         0.005    15.762    pl_top_m1/buffer_control_m1/image_write_buffer_control_m1/image_ram_multi_addr_m2/result_temp0__60_carry_n_0
                         CARRY8 (Prop_CARRY8_CI_O[0])
                                                      0.056    15.818 r  pl_top_m1/buffer_control_m1/image_write_buffer_control_m1/image_ram_multi_addr_m2/result_temp0__60_carry__0/O[0]
                         net (fo=1, unplaced)         0.187    16.005    pl_top_m1/buffer_control_m1/image_write_buffer_control_m1/image_ram_multi_addr_m2/result_temp0__60_carry__0_n_15
                         CARRY8 (Prop_CARRY8_S[3]_O[5])
                                                      0.184    16.189 f  pl_top_m1/buffer_control_m1/image_write_buffer_control_m1/image_ram_multi_addr_m2/PostImage_wr_location_in_filter_r_reg[2]_i_1/O[5]
                         net (fo=3, unplaced)         0.147    16.336    pl_top_m1/buffer_control_m1/image_write_buffer_control_m1/PostImage_wr_location_in_filter[0]
                         LUT5 (Prop_LUT5_I2_O)        0.038    16.374 r  pl_top_m1/buffer_control_m1/image_write_buffer_control_m1/PostImage_wr_location_in_filter_change_edge_mask_i_1/O
                         net (fo=1, unplaced)         0.048    16.422    pl_top_m1/buffer_control_m1/image_write_buffer_control_m1/PostImage_wr_location_in_filter_change_edge_mask0
                         FDRE                                         r  pl_top_m1/buffer_control_m1/image_write_buffer_control_m1/PostImage_wr_location_in_filter_change_edge_mask_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_PLL rise edge)
                                                     12.000    12.000 r  
                         BUFG_PS                      0.000    12.000 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1710, unplaced)      2.439    14.439    pl_top_m1/PLL_m1/inst/clk_in1
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT1)
                                                     -2.450    11.989 r  pl_top_m1/PLL_m1/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, unplaced)         0.182    12.171    pl_top_m1/PLL_m1/inst/clk_out2_PLL
                         BUFGCE (Prop_BUFGCE_I_O)     0.024    12.195 r  pl_top_m1/PLL_m1/inst/clkout2_buf/O
                         net (fo=56210, unplaced)     2.439    14.634    pl_top_m1/buffer_control_m1/image_write_buffer_control_m1/clk_out2
                         FDRE                                         r  pl_top_m1/buffer_control_m1/image_write_buffer_control_m1/PostImage_wr_location_in_filter_change_edge_mask_reg/C
                         clock pessimism              0.000    14.634    
                         clock uncertainty           -0.133    14.501    
                         FDRE (Setup_FDRE_C_D)        0.025    14.526    pl_top_m1/buffer_control_m1/image_write_buffer_control_m1/PostImage_wr_location_in_filter_change_edge_mask_reg
  -------------------------------------------------------------------
                         required time                         14.526    
                         arrival time                         -16.422    
  -------------------------------------------------------------------
                         slack                                 -1.896    

Slack (VIOLATED) :        -1.692ns  (required time - arrival time)
  Source:                 pl_top_m1/buffer_control_m1/image_write_buffer_control_m1/or_maxpooling_image_size_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@1.875ns period=3.750ns})
  Destination:            pl_top_m1/buffer_control_m1/image_write_buffer_control_m1/PostImage_wr_location_in_filter_r_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_PLL  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             clk_out2_PLL
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.750ns  (clk_out2_PLL rise@12.000ns - clk_pl_0 rise@11.250ns)
  Data Path Delay:        2.185ns  (logic 1.008ns (46.133%)  route 1.177ns (53.867%))
  Logic Levels:           10  (CARRY8=5 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.149ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.634ns = ( 14.634 - 12.000 ) 
    Source Clock Delay      (SCD):    2.783ns = ( 14.033 - 11.250 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.133ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.076ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                     11.250    11.250 r  
                         PS8                          0.000    11.250 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, unplaced)         0.171    11.421    system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
                         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028    11.449 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1710, unplaced)      2.584    14.033    pl_top_m1/buffer_control_m1/image_write_buffer_control_m1/AXI_CLK
                         FDRE                                         r  pl_top_m1/buffer_control_m1/image_write_buffer_control_m1/or_maxpooling_image_size_reg[2]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.077    14.110 r  pl_top_m1/buffer_control_m1/image_write_buffer_control_m1/or_maxpooling_image_size_reg[2]/Q
                         net (fo=16, unplaced)        0.198    14.308    pl_top_m1/buffer_control_m1/image_write_buffer_control_m1/image_ram_multi_addr_m2/Q[2]
                         LUT6 (Prop_LUT6_I0_O)        0.150    14.458 r  pl_top_m1/buffer_control_m1/image_write_buffer_control_m1/image_ram_multi_addr_m2/result_temp0__0_carry_i_3__0/O
                         net (fo=2, unplaced)         0.137    14.595    pl_top_m1/buffer_control_m1/image_write_buffer_control_m1_n_146
                         LUT6 (Prop_LUT6_I0_O)        0.037    14.632 r  pl_top_m1/buffer_control_m1/i___176/O
                         net (fo=1, unplaced)         0.029    14.661    pl_top_m1/buffer_control_m1/image_write_buffer_control_m1/image_ram_multi_addr_m2/or_maxpooling_image_size_reg[1][5]
                         CARRY8 (Prop_CARRY8_S[5]_CO[7])
                                                      0.166    14.827 r  pl_top_m1/buffer_control_m1/image_write_buffer_control_m1/image_ram_multi_addr_m2/result_temp0__0_carry/CO[7]
                         net (fo=1, unplaced)         0.005    14.832    pl_top_m1/buffer_control_m1/image_write_buffer_control_m1/image_ram_multi_addr_m2/result_temp0__0_carry_n_0
                         CARRY8 (Prop_CARRY8_CI_O[0])
                                                      0.056    14.888 r  pl_top_m1/buffer_control_m1/image_write_buffer_control_m1/image_ram_multi_addr_m2/result_temp0__0_carry__0/O[0]
                         net (fo=2, unplaced)         0.185    15.073    pl_top_m1/buffer_control_m1/image_write_buffer_control_m1/image_ram_multi_addr_m2/result_temp0__0_carry__0_n_15
                         LUT4 (Prop_LUT4_I3_O)        0.038    15.111 r  pl_top_m1/buffer_control_m1/image_write_buffer_control_m1/image_ram_multi_addr_m2/result_temp0__60_carry_i_9__0/O
                         net (fo=3, unplaced)         0.191    15.302    pl_top_m1/buffer_control_m1/image_write_buffer_control_m1/image_ram_multi_addr_m2/result_temp0__60_carry_i_9__0_n_0
                         LUT6 (Prop_LUT6_I5_O)        0.038    15.340 r  pl_top_m1/buffer_control_m1/image_write_buffer_control_m1/image_ram_multi_addr_m2/i___188_i_1/O
                         net (fo=1, unplaced)         0.185    15.525    pl_top_m1/buffer_control_m1/image_write_buffer_control_m1_n_185
                         LUT5 (Prop_LUT5_I0_O)        0.037    15.562 r  pl_top_m1/buffer_control_m1/i___188/O
                         net (fo=1, unplaced)         0.029    15.591    pl_top_m1/buffer_control_m1/image_write_buffer_control_m1/image_ram_multi_addr_m2/or_maxpooling_image_size_reg[6][2]
                         CARRY8 (Prop_CARRY8_S[5]_CO[7])
                                                      0.166    15.757 r  pl_top_m1/buffer_control_m1/image_write_buffer_control_m1/image_ram_multi_addr_m2/result_temp0__60_carry/CO[7]
                         net (fo=1, unplaced)         0.005    15.762    pl_top_m1/buffer_control_m1/image_write_buffer_control_m1/image_ram_multi_addr_m2/result_temp0__60_carry_n_0
                         CARRY8 (Prop_CARRY8_CI_O[0])
                                                      0.056    15.818 r  pl_top_m1/buffer_control_m1/image_write_buffer_control_m1/image_ram_multi_addr_m2/result_temp0__60_carry__0/O[0]
                         net (fo=1, unplaced)         0.187    16.005    pl_top_m1/buffer_control_m1/image_write_buffer_control_m1/image_ram_multi_addr_m2/result_temp0__60_carry__0_n_15
                         CARRY8 (Prop_CARRY8_S[3]_O[7])
                                                      0.187    16.192 r  pl_top_m1/buffer_control_m1/image_write_buffer_control_m1/image_ram_multi_addr_m2/PostImage_wr_location_in_filter_r_reg[2]_i_1/O[7]
                         net (fo=3, unplaced)         0.026    16.218    pl_top_m1/buffer_control_m1/image_write_buffer_control_m1/PostImage_wr_location_in_filter[2]
                         FDRE                                         r  pl_top_m1/buffer_control_m1/image_write_buffer_control_m1/PostImage_wr_location_in_filter_r_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_PLL rise edge)
                                                     12.000    12.000 r  
                         BUFG_PS                      0.000    12.000 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1710, unplaced)      2.439    14.439    pl_top_m1/PLL_m1/inst/clk_in1
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT1)
                                                     -2.450    11.989 r  pl_top_m1/PLL_m1/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, unplaced)         0.182    12.171    pl_top_m1/PLL_m1/inst/clk_out2_PLL
                         BUFGCE (Prop_BUFGCE_I_O)     0.024    12.195 r  pl_top_m1/PLL_m1/inst/clkout2_buf/O
                         net (fo=56210, unplaced)     2.439    14.634    pl_top_m1/buffer_control_m1/image_write_buffer_control_m1/clk_out2
                         FDRE                                         r  pl_top_m1/buffer_control_m1/image_write_buffer_control_m1/PostImage_wr_location_in_filter_r_reg[2]/C
                         clock pessimism              0.000    14.634    
                         clock uncertainty           -0.133    14.501    
                         FDRE (Setup_FDRE_C_D)        0.025    14.526    pl_top_m1/buffer_control_m1/image_write_buffer_control_m1/PostImage_wr_location_in_filter_r_reg[2]
  -------------------------------------------------------------------
                         required time                         14.526    
                         arrival time                         -16.218    
  -------------------------------------------------------------------
                         slack                                 -1.692    

Slack (VIOLATED) :        -1.688ns  (required time - arrival time)
  Source:                 pl_top_m1/buffer_control_m1/image_write_buffer_control_m1/or_maxpooling_image_size_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@1.875ns period=3.750ns})
  Destination:            pl_top_m1/buffer_control_m1/image_write_buffer_control_m1/PostImage_wr_location_in_filter_r_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_PLL  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             clk_out2_PLL
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.750ns  (clk_out2_PLL rise@12.000ns - clk_pl_0 rise@11.250ns)
  Data Path Delay:        2.181ns  (logic 1.005ns (46.080%)  route 1.176ns (53.920%))
  Logic Levels:           10  (CARRY8=5 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.149ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.634ns = ( 14.634 - 12.000 ) 
    Source Clock Delay      (SCD):    2.783ns = ( 14.033 - 11.250 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.133ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.076ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                     11.250    11.250 r  
                         PS8                          0.000    11.250 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, unplaced)         0.171    11.421    system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
                         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028    11.449 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1710, unplaced)      2.584    14.033    pl_top_m1/buffer_control_m1/image_write_buffer_control_m1/AXI_CLK
                         FDRE                                         r  pl_top_m1/buffer_control_m1/image_write_buffer_control_m1/or_maxpooling_image_size_reg[2]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.077    14.110 r  pl_top_m1/buffer_control_m1/image_write_buffer_control_m1/or_maxpooling_image_size_reg[2]/Q
                         net (fo=16, unplaced)        0.198    14.308    pl_top_m1/buffer_control_m1/image_write_buffer_control_m1/image_ram_multi_addr_m2/Q[2]
                         LUT6 (Prop_LUT6_I0_O)        0.150    14.458 r  pl_top_m1/buffer_control_m1/image_write_buffer_control_m1/image_ram_multi_addr_m2/result_temp0__0_carry_i_3__0/O
                         net (fo=2, unplaced)         0.137    14.595    pl_top_m1/buffer_control_m1/image_write_buffer_control_m1_n_146
                         LUT6 (Prop_LUT6_I0_O)        0.037    14.632 r  pl_top_m1/buffer_control_m1/i___176/O
                         net (fo=1, unplaced)         0.029    14.661    pl_top_m1/buffer_control_m1/image_write_buffer_control_m1/image_ram_multi_addr_m2/or_maxpooling_image_size_reg[1][5]
                         CARRY8 (Prop_CARRY8_S[5]_CO[7])
                                                      0.166    14.827 r  pl_top_m1/buffer_control_m1/image_write_buffer_control_m1/image_ram_multi_addr_m2/result_temp0__0_carry/CO[7]
                         net (fo=1, unplaced)         0.005    14.832    pl_top_m1/buffer_control_m1/image_write_buffer_control_m1/image_ram_multi_addr_m2/result_temp0__0_carry_n_0
                         CARRY8 (Prop_CARRY8_CI_O[0])
                                                      0.056    14.888 r  pl_top_m1/buffer_control_m1/image_write_buffer_control_m1/image_ram_multi_addr_m2/result_temp0__0_carry__0/O[0]
                         net (fo=2, unplaced)         0.185    15.073    pl_top_m1/buffer_control_m1/image_write_buffer_control_m1/image_ram_multi_addr_m2/result_temp0__0_carry__0_n_15
                         LUT4 (Prop_LUT4_I3_O)        0.038    15.111 r  pl_top_m1/buffer_control_m1/image_write_buffer_control_m1/image_ram_multi_addr_m2/result_temp0__60_carry_i_9__0/O
                         net (fo=3, unplaced)         0.191    15.302    pl_top_m1/buffer_control_m1/image_write_buffer_control_m1/image_ram_multi_addr_m2/result_temp0__60_carry_i_9__0_n_0
                         LUT6 (Prop_LUT6_I5_O)        0.038    15.340 r  pl_top_m1/buffer_control_m1/image_write_buffer_control_m1/image_ram_multi_addr_m2/i___188_i_1/O
                         net (fo=1, unplaced)         0.185    15.525    pl_top_m1/buffer_control_m1/image_write_buffer_control_m1_n_185
                         LUT5 (Prop_LUT5_I0_O)        0.037    15.562 r  pl_top_m1/buffer_control_m1/i___188/O
                         net (fo=1, unplaced)         0.029    15.591    pl_top_m1/buffer_control_m1/image_write_buffer_control_m1/image_ram_multi_addr_m2/or_maxpooling_image_size_reg[6][2]
                         CARRY8 (Prop_CARRY8_S[5]_CO[7])
                                                      0.166    15.757 r  pl_top_m1/buffer_control_m1/image_write_buffer_control_m1/image_ram_multi_addr_m2/result_temp0__60_carry/CO[7]
                         net (fo=1, unplaced)         0.005    15.762    pl_top_m1/buffer_control_m1/image_write_buffer_control_m1/image_ram_multi_addr_m2/result_temp0__60_carry_n_0
                         CARRY8 (Prop_CARRY8_CI_O[0])
                                                      0.056    15.818 r  pl_top_m1/buffer_control_m1/image_write_buffer_control_m1/image_ram_multi_addr_m2/result_temp0__60_carry__0/O[0]
                         net (fo=1, unplaced)         0.187    16.005    pl_top_m1/buffer_control_m1/image_write_buffer_control_m1/image_ram_multi_addr_m2/result_temp0__60_carry__0_n_15
                         CARRY8 (Prop_CARRY8_S[3]_O[5])
                                                      0.184    16.189 r  pl_top_m1/buffer_control_m1/image_write_buffer_control_m1/image_ram_multi_addr_m2/PostImage_wr_location_in_filter_r_reg[2]_i_1/O[5]
                         net (fo=3, unplaced)         0.025    16.214    pl_top_m1/buffer_control_m1/image_write_buffer_control_m1/PostImage_wr_location_in_filter[0]
                         FDRE                                         r  pl_top_m1/buffer_control_m1/image_write_buffer_control_m1/PostImage_wr_location_in_filter_r_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_PLL rise edge)
                                                     12.000    12.000 r  
                         BUFG_PS                      0.000    12.000 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1710, unplaced)      2.439    14.439    pl_top_m1/PLL_m1/inst/clk_in1
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT1)
                                                     -2.450    11.989 r  pl_top_m1/PLL_m1/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, unplaced)         0.182    12.171    pl_top_m1/PLL_m1/inst/clk_out2_PLL
                         BUFGCE (Prop_BUFGCE_I_O)     0.024    12.195 r  pl_top_m1/PLL_m1/inst/clkout2_buf/O
                         net (fo=56210, unplaced)     2.439    14.634    pl_top_m1/buffer_control_m1/image_write_buffer_control_m1/clk_out2
                         FDRE                                         r  pl_top_m1/buffer_control_m1/image_write_buffer_control_m1/PostImage_wr_location_in_filter_r_reg[0]/C
                         clock pessimism              0.000    14.634    
                         clock uncertainty           -0.133    14.501    
                         FDRE (Setup_FDRE_C_D)        0.025    14.526    pl_top_m1/buffer_control_m1/image_write_buffer_control_m1/PostImage_wr_location_in_filter_r_reg[0]
  -------------------------------------------------------------------
                         required time                         14.526    
                         arrival time                         -16.214    
  -------------------------------------------------------------------
                         slack                                 -1.688    

Slack (VIOLATED) :        -1.677ns  (required time - arrival time)
  Source:                 pl_top_m1/buffer_control_m1/image_write_buffer_control_m1/or_maxpooling_image_size_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@1.875ns period=3.750ns})
  Destination:            pl_top_m1/buffer_control_m1/image_write_buffer_control_m1/PostImage_wr_location_in_filter_r_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_PLL  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             clk_out2_PLL
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.750ns  (clk_out2_PLL rise@12.000ns - clk_pl_0 rise@11.250ns)
  Data Path Delay:        2.170ns  (logic 0.993ns (45.760%)  route 1.177ns (54.240%))
  Logic Levels:           10  (CARRY8=5 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.149ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.634ns = ( 14.634 - 12.000 ) 
    Source Clock Delay      (SCD):    2.783ns = ( 14.033 - 11.250 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.133ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.076ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                     11.250    11.250 r  
                         PS8                          0.000    11.250 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, unplaced)         0.171    11.421    system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
                         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028    11.449 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1710, unplaced)      2.584    14.033    pl_top_m1/buffer_control_m1/image_write_buffer_control_m1/AXI_CLK
                         FDRE                                         r  pl_top_m1/buffer_control_m1/image_write_buffer_control_m1/or_maxpooling_image_size_reg[2]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.077    14.110 r  pl_top_m1/buffer_control_m1/image_write_buffer_control_m1/or_maxpooling_image_size_reg[2]/Q
                         net (fo=16, unplaced)        0.198    14.308    pl_top_m1/buffer_control_m1/image_write_buffer_control_m1/image_ram_multi_addr_m2/Q[2]
                         LUT6 (Prop_LUT6_I0_O)        0.150    14.458 r  pl_top_m1/buffer_control_m1/image_write_buffer_control_m1/image_ram_multi_addr_m2/result_temp0__0_carry_i_3__0/O
                         net (fo=2, unplaced)         0.137    14.595    pl_top_m1/buffer_control_m1/image_write_buffer_control_m1_n_146
                         LUT6 (Prop_LUT6_I0_O)        0.037    14.632 r  pl_top_m1/buffer_control_m1/i___176/O
                         net (fo=1, unplaced)         0.029    14.661    pl_top_m1/buffer_control_m1/image_write_buffer_control_m1/image_ram_multi_addr_m2/or_maxpooling_image_size_reg[1][5]
                         CARRY8 (Prop_CARRY8_S[5]_CO[7])
                                                      0.166    14.827 r  pl_top_m1/buffer_control_m1/image_write_buffer_control_m1/image_ram_multi_addr_m2/result_temp0__0_carry/CO[7]
                         net (fo=1, unplaced)         0.005    14.832    pl_top_m1/buffer_control_m1/image_write_buffer_control_m1/image_ram_multi_addr_m2/result_temp0__0_carry_n_0
                         CARRY8 (Prop_CARRY8_CI_O[0])
                                                      0.056    14.888 r  pl_top_m1/buffer_control_m1/image_write_buffer_control_m1/image_ram_multi_addr_m2/result_temp0__0_carry__0/O[0]
                         net (fo=2, unplaced)         0.185    15.073    pl_top_m1/buffer_control_m1/image_write_buffer_control_m1/image_ram_multi_addr_m2/result_temp0__0_carry__0_n_15
                         LUT4 (Prop_LUT4_I3_O)        0.038    15.111 r  pl_top_m1/buffer_control_m1/image_write_buffer_control_m1/image_ram_multi_addr_m2/result_temp0__60_carry_i_9__0/O
                         net (fo=3, unplaced)         0.191    15.302    pl_top_m1/buffer_control_m1/image_write_buffer_control_m1/image_ram_multi_addr_m2/result_temp0__60_carry_i_9__0_n_0
                         LUT6 (Prop_LUT6_I5_O)        0.038    15.340 r  pl_top_m1/buffer_control_m1/image_write_buffer_control_m1/image_ram_multi_addr_m2/i___188_i_1/O
                         net (fo=1, unplaced)         0.185    15.525    pl_top_m1/buffer_control_m1/image_write_buffer_control_m1_n_185
                         LUT5 (Prop_LUT5_I0_O)        0.037    15.562 r  pl_top_m1/buffer_control_m1/i___188/O
                         net (fo=1, unplaced)         0.029    15.591    pl_top_m1/buffer_control_m1/image_write_buffer_control_m1/image_ram_multi_addr_m2/or_maxpooling_image_size_reg[6][2]
                         CARRY8 (Prop_CARRY8_S[5]_CO[7])
                                                      0.166    15.757 r  pl_top_m1/buffer_control_m1/image_write_buffer_control_m1/image_ram_multi_addr_m2/result_temp0__60_carry/CO[7]
                         net (fo=1, unplaced)         0.005    15.762    pl_top_m1/buffer_control_m1/image_write_buffer_control_m1/image_ram_multi_addr_m2/result_temp0__60_carry_n_0
                         CARRY8 (Prop_CARRY8_CI_O[0])
                                                      0.056    15.818 r  pl_top_m1/buffer_control_m1/image_write_buffer_control_m1/image_ram_multi_addr_m2/result_temp0__60_carry__0/O[0]
                         net (fo=1, unplaced)         0.187    16.005    pl_top_m1/buffer_control_m1/image_write_buffer_control_m1/image_ram_multi_addr_m2/result_temp0__60_carry__0_n_15
                         CARRY8 (Prop_CARRY8_S[3]_O[6])
                                                      0.172    16.177 r  pl_top_m1/buffer_control_m1/image_write_buffer_control_m1/image_ram_multi_addr_m2/PostImage_wr_location_in_filter_r_reg[2]_i_1/O[6]
                         net (fo=3, unplaced)         0.026    16.203    pl_top_m1/buffer_control_m1/image_write_buffer_control_m1/PostImage_wr_location_in_filter[1]
                         FDRE                                         r  pl_top_m1/buffer_control_m1/image_write_buffer_control_m1/PostImage_wr_location_in_filter_r_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_PLL rise edge)
                                                     12.000    12.000 r  
                         BUFG_PS                      0.000    12.000 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1710, unplaced)      2.439    14.439    pl_top_m1/PLL_m1/inst/clk_in1
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT1)
                                                     -2.450    11.989 r  pl_top_m1/PLL_m1/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, unplaced)         0.182    12.171    pl_top_m1/PLL_m1/inst/clk_out2_PLL
                         BUFGCE (Prop_BUFGCE_I_O)     0.024    12.195 r  pl_top_m1/PLL_m1/inst/clkout2_buf/O
                         net (fo=56210, unplaced)     2.439    14.634    pl_top_m1/buffer_control_m1/image_write_buffer_control_m1/clk_out2
                         FDRE                                         r  pl_top_m1/buffer_control_m1/image_write_buffer_control_m1/PostImage_wr_location_in_filter_r_reg[1]/C
                         clock pessimism              0.000    14.634    
                         clock uncertainty           -0.133    14.501    
                         FDRE (Setup_FDRE_C_D)        0.025    14.526    pl_top_m1/buffer_control_m1/image_write_buffer_control_m1/PostImage_wr_location_in_filter_r_reg[1]
  -------------------------------------------------------------------
                         required time                         14.526    
                         arrival time                         -16.203    
  -------------------------------------------------------------------
                         slack                                 -1.677    

Slack (VIOLATED) :        -1.653ns  (required time - arrival time)
  Source:                 pl_top_m1/buffer_control_m1/image_write_buffer_control_m1/or_maxpooling_image_size_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@1.875ns period=3.750ns})
  Destination:            pl_top_m1/buffer_control_m1/image_write_buffer_control_m1/PostImage_wr_addr_r_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_PLL  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             clk_out2_PLL
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.750ns  (clk_out2_PLL rise@12.000ns - clk_pl_0 rise@11.250ns)
  Data Path Delay:        2.146ns  (logic 0.970ns (45.200%)  route 1.176ns (54.800%))
  Logic Levels:           10  (CARRY8=5 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.149ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.634ns = ( 14.634 - 12.000 ) 
    Source Clock Delay      (SCD):    2.783ns = ( 14.033 - 11.250 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.133ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.076ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                     11.250    11.250 r  
                         PS8                          0.000    11.250 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, unplaced)         0.171    11.421    system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
                         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028    11.449 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1710, unplaced)      2.584    14.033    pl_top_m1/buffer_control_m1/image_write_buffer_control_m1/AXI_CLK
                         FDRE                                         r  pl_top_m1/buffer_control_m1/image_write_buffer_control_m1/or_maxpooling_image_size_reg[2]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.077    14.110 r  pl_top_m1/buffer_control_m1/image_write_buffer_control_m1/or_maxpooling_image_size_reg[2]/Q
                         net (fo=16, unplaced)        0.198    14.308    pl_top_m1/buffer_control_m1/image_write_buffer_control_m1/image_ram_multi_addr_m2/Q[2]
                         LUT6 (Prop_LUT6_I0_O)        0.150    14.458 r  pl_top_m1/buffer_control_m1/image_write_buffer_control_m1/image_ram_multi_addr_m2/result_temp0__0_carry_i_3__0/O
                         net (fo=2, unplaced)         0.137    14.595    pl_top_m1/buffer_control_m1/image_write_buffer_control_m1_n_146
                         LUT6 (Prop_LUT6_I0_O)        0.037    14.632 r  pl_top_m1/buffer_control_m1/i___176/O
                         net (fo=1, unplaced)         0.029    14.661    pl_top_m1/buffer_control_m1/image_write_buffer_control_m1/image_ram_multi_addr_m2/or_maxpooling_image_size_reg[1][5]
                         CARRY8 (Prop_CARRY8_S[5]_CO[7])
                                                      0.166    14.827 r  pl_top_m1/buffer_control_m1/image_write_buffer_control_m1/image_ram_multi_addr_m2/result_temp0__0_carry/CO[7]
                         net (fo=1, unplaced)         0.005    14.832    pl_top_m1/buffer_control_m1/image_write_buffer_control_m1/image_ram_multi_addr_m2/result_temp0__0_carry_n_0
                         CARRY8 (Prop_CARRY8_CI_O[0])
                                                      0.056    14.888 r  pl_top_m1/buffer_control_m1/image_write_buffer_control_m1/image_ram_multi_addr_m2/result_temp0__0_carry__0/O[0]
                         net (fo=2, unplaced)         0.185    15.073    pl_top_m1/buffer_control_m1/image_write_buffer_control_m1/image_ram_multi_addr_m2/result_temp0__0_carry__0_n_15
                         LUT4 (Prop_LUT4_I3_O)        0.038    15.111 r  pl_top_m1/buffer_control_m1/image_write_buffer_control_m1/image_ram_multi_addr_m2/result_temp0__60_carry_i_9__0/O
                         net (fo=3, unplaced)         0.191    15.302    pl_top_m1/buffer_control_m1/image_write_buffer_control_m1/image_ram_multi_addr_m2/result_temp0__60_carry_i_9__0_n_0
                         LUT6 (Prop_LUT6_I5_O)        0.038    15.340 r  pl_top_m1/buffer_control_m1/image_write_buffer_control_m1/image_ram_multi_addr_m2/i___188_i_1/O
                         net (fo=1, unplaced)         0.185    15.525    pl_top_m1/buffer_control_m1/image_write_buffer_control_m1_n_185
                         LUT5 (Prop_LUT5_I0_O)        0.037    15.562 r  pl_top_m1/buffer_control_m1/i___188/O
                         net (fo=1, unplaced)         0.029    15.591    pl_top_m1/buffer_control_m1/image_write_buffer_control_m1/image_ram_multi_addr_m2/or_maxpooling_image_size_reg[6][2]
                         CARRY8 (Prop_CARRY8_S[5]_CO[7])
                                                      0.166    15.757 r  pl_top_m1/buffer_control_m1/image_write_buffer_control_m1/image_ram_multi_addr_m2/result_temp0__60_carry/CO[7]
                         net (fo=1, unplaced)         0.005    15.762    pl_top_m1/buffer_control_m1/image_write_buffer_control_m1/image_ram_multi_addr_m2/result_temp0__60_carry_n_0
                         CARRY8 (Prop_CARRY8_CI_O[0])
                                                      0.056    15.818 r  pl_top_m1/buffer_control_m1/image_write_buffer_control_m1/image_ram_multi_addr_m2/result_temp0__60_carry__0/O[0]
                         net (fo=1, unplaced)         0.187    16.005    pl_top_m1/buffer_control_m1/image_write_buffer_control_m1/image_ram_multi_addr_m2/result_temp0__60_carry__0_n_15
                         CARRY8 (Prop_CARRY8_S[3]_O[4])
                                                      0.149    16.154 r  pl_top_m1/buffer_control_m1/image_write_buffer_control_m1/image_ram_multi_addr_m2/PostImage_wr_location_in_filter_r_reg[2]_i_1/O[4]
                         net (fo=1, unplaced)         0.025    16.179    pl_top_m1/buffer_control_m1/image_write_buffer_control_m1/PostImage_wr_addr[11]
                         FDRE                                         r  pl_top_m1/buffer_control_m1/image_write_buffer_control_m1/PostImage_wr_addr_r_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_PLL rise edge)
                                                     12.000    12.000 r  
                         BUFG_PS                      0.000    12.000 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1710, unplaced)      2.439    14.439    pl_top_m1/PLL_m1/inst/clk_in1
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT1)
                                                     -2.450    11.989 r  pl_top_m1/PLL_m1/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, unplaced)         0.182    12.171    pl_top_m1/PLL_m1/inst/clk_out2_PLL
                         BUFGCE (Prop_BUFGCE_I_O)     0.024    12.195 r  pl_top_m1/PLL_m1/inst/clkout2_buf/O
                         net (fo=56210, unplaced)     2.439    14.634    pl_top_m1/buffer_control_m1/image_write_buffer_control_m1/clk_out2
                         FDRE                                         r  pl_top_m1/buffer_control_m1/image_write_buffer_control_m1/PostImage_wr_addr_r_reg[11]/C
                         clock pessimism              0.000    14.634    
                         clock uncertainty           -0.133    14.501    
                         FDRE (Setup_FDRE_C_D)        0.025    14.526    pl_top_m1/buffer_control_m1/image_write_buffer_control_m1/PostImage_wr_addr_r_reg[11]
  -------------------------------------------------------------------
                         required time                         14.526    
                         arrival time                         -16.179    
  -------------------------------------------------------------------
                         slack                                 -1.653    

Slack (VIOLATED) :        -1.566ns  (required time - arrival time)
  Source:                 pl_top_m1/buffer_control_m1/image_write_buffer_control_m1/or_maxpooling_image_size_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@1.875ns period=3.750ns})
  Destination:            pl_top_m1/buffer_control_m1/image_write_buffer_control_m1/PostImage_wr_addr_r_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_PLL  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             clk_out2_PLL
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.750ns  (clk_out2_PLL rise@12.000ns - clk_pl_0 rise@11.250ns)
  Data Path Delay:        2.059ns  (logic 0.882ns (42.836%)  route 1.177ns (57.164%))
  Logic Levels:           10  (CARRY8=5 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.149ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.634ns = ( 14.634 - 12.000 ) 
    Source Clock Delay      (SCD):    2.783ns = ( 14.033 - 11.250 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.133ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.076ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                     11.250    11.250 r  
                         PS8                          0.000    11.250 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, unplaced)         0.171    11.421    system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
                         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028    11.449 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1710, unplaced)      2.584    14.033    pl_top_m1/buffer_control_m1/image_write_buffer_control_m1/AXI_CLK
                         FDRE                                         r  pl_top_m1/buffer_control_m1/image_write_buffer_control_m1/or_maxpooling_image_size_reg[2]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.077    14.110 r  pl_top_m1/buffer_control_m1/image_write_buffer_control_m1/or_maxpooling_image_size_reg[2]/Q
                         net (fo=16, unplaced)        0.198    14.308    pl_top_m1/buffer_control_m1/image_write_buffer_control_m1/image_ram_multi_addr_m2/Q[2]
                         LUT6 (Prop_LUT6_I0_O)        0.150    14.458 r  pl_top_m1/buffer_control_m1/image_write_buffer_control_m1/image_ram_multi_addr_m2/result_temp0__0_carry_i_3__0/O
                         net (fo=2, unplaced)         0.137    14.595    pl_top_m1/buffer_control_m1/image_write_buffer_control_m1_n_146
                         LUT6 (Prop_LUT6_I0_O)        0.037    14.632 r  pl_top_m1/buffer_control_m1/i___176/O
                         net (fo=1, unplaced)         0.029    14.661    pl_top_m1/buffer_control_m1/image_write_buffer_control_m1/image_ram_multi_addr_m2/or_maxpooling_image_size_reg[1][5]
                         CARRY8 (Prop_CARRY8_S[5]_CO[7])
                                                      0.166    14.827 r  pl_top_m1/buffer_control_m1/image_write_buffer_control_m1/image_ram_multi_addr_m2/result_temp0__0_carry/CO[7]
                         net (fo=1, unplaced)         0.005    14.832    pl_top_m1/buffer_control_m1/image_write_buffer_control_m1/image_ram_multi_addr_m2/result_temp0__0_carry_n_0
                         CARRY8 (Prop_CARRY8_CI_O[0])
                                                      0.056    14.888 r  pl_top_m1/buffer_control_m1/image_write_buffer_control_m1/image_ram_multi_addr_m2/result_temp0__0_carry__0/O[0]
                         net (fo=2, unplaced)         0.185    15.073    pl_top_m1/buffer_control_m1/image_write_buffer_control_m1/image_ram_multi_addr_m2/result_temp0__0_carry__0_n_15
                         LUT4 (Prop_LUT4_I3_O)        0.038    15.111 r  pl_top_m1/buffer_control_m1/image_write_buffer_control_m1/image_ram_multi_addr_m2/result_temp0__60_carry_i_9__0/O
                         net (fo=3, unplaced)         0.191    15.302    pl_top_m1/buffer_control_m1/image_write_buffer_control_m1/image_ram_multi_addr_m2/result_temp0__60_carry_i_9__0_n_0
                         LUT6 (Prop_LUT6_I5_O)        0.038    15.340 r  pl_top_m1/buffer_control_m1/image_write_buffer_control_m1/image_ram_multi_addr_m2/i___188_i_1/O
                         net (fo=1, unplaced)         0.185    15.525    pl_top_m1/buffer_control_m1/image_write_buffer_control_m1_n_185
                         LUT5 (Prop_LUT5_I0_O)        0.037    15.562 r  pl_top_m1/buffer_control_m1/i___188/O
                         net (fo=1, unplaced)         0.029    15.591    pl_top_m1/buffer_control_m1/image_write_buffer_control_m1/image_ram_multi_addr_m2/or_maxpooling_image_size_reg[6][2]
                         CARRY8 (Prop_CARRY8_S[5]_CO[7])
                                                      0.166    15.757 r  pl_top_m1/buffer_control_m1/image_write_buffer_control_m1/image_ram_multi_addr_m2/result_temp0__60_carry/CO[7]
                         net (fo=1, unplaced)         0.005    15.762    pl_top_m1/buffer_control_m1/image_write_buffer_control_m1/image_ram_multi_addr_m2/result_temp0__60_carry_n_0
                         CARRY8 (Prop_CARRY8_CI_O[0])
                                                      0.056    15.818 r  pl_top_m1/buffer_control_m1/image_write_buffer_control_m1/image_ram_multi_addr_m2/result_temp0__60_carry__0/O[0]
                         net (fo=1, unplaced)         0.187    16.005    pl_top_m1/buffer_control_m1/image_write_buffer_control_m1/image_ram_multi_addr_m2/result_temp0__60_carry__0_n_15
                         CARRY8 (Prop_CARRY8_S[3]_O[3])
                                                      0.061    16.066 r  pl_top_m1/buffer_control_m1/image_write_buffer_control_m1/image_ram_multi_addr_m2/PostImage_wr_location_in_filter_r_reg[2]_i_1/O[3]
                         net (fo=1, unplaced)         0.026    16.092    pl_top_m1/buffer_control_m1/image_write_buffer_control_m1/PostImage_wr_addr[10]
                         FDRE                                         r  pl_top_m1/buffer_control_m1/image_write_buffer_control_m1/PostImage_wr_addr_r_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_PLL rise edge)
                                                     12.000    12.000 r  
                         BUFG_PS                      0.000    12.000 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1710, unplaced)      2.439    14.439    pl_top_m1/PLL_m1/inst/clk_in1
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT1)
                                                     -2.450    11.989 r  pl_top_m1/PLL_m1/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, unplaced)         0.182    12.171    pl_top_m1/PLL_m1/inst/clk_out2_PLL
                         BUFGCE (Prop_BUFGCE_I_O)     0.024    12.195 r  pl_top_m1/PLL_m1/inst/clkout2_buf/O
                         net (fo=56210, unplaced)     2.439    14.634    pl_top_m1/buffer_control_m1/image_write_buffer_control_m1/clk_out2
                         FDRE                                         r  pl_top_m1/buffer_control_m1/image_write_buffer_control_m1/PostImage_wr_addr_r_reg[10]/C
                         clock pessimism              0.000    14.634    
                         clock uncertainty           -0.133    14.501    
                         FDRE (Setup_FDRE_C_D)        0.025    14.526    pl_top_m1/buffer_control_m1/image_write_buffer_control_m1/PostImage_wr_addr_r_reg[10]
  -------------------------------------------------------------------
                         required time                         14.526    
                         arrival time                         -16.092    
  -------------------------------------------------------------------
                         slack                                 -1.566    

Slack (VIOLATED) :        -1.429ns  (required time - arrival time)
  Source:                 pl_top_m1/buffer_control_m1/image_write_buffer_control_m1/or_maxpooling_image_size_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@1.875ns period=3.750ns})
  Destination:            pl_top_m1/buffer_control_m1/image_write_buffer_control_m1/PostImage_wr_addr_r_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_PLL  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             clk_out2_PLL
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.750ns  (clk_out2_PLL rise@12.000ns - clk_pl_0 rise@11.250ns)
  Data Path Delay:        1.922ns  (logic 0.847ns (44.069%)  route 1.075ns (55.931%))
  Logic Levels:           9  (CARRY8=4 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.149ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.634ns = ( 14.634 - 12.000 ) 
    Source Clock Delay      (SCD):    2.783ns = ( 14.033 - 11.250 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.133ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.076ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                     11.250    11.250 r  
                         PS8                          0.000    11.250 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, unplaced)         0.171    11.421    system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
                         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028    11.449 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1710, unplaced)      2.584    14.033    pl_top_m1/buffer_control_m1/image_write_buffer_control_m1/AXI_CLK
                         FDRE                                         r  pl_top_m1/buffer_control_m1/image_write_buffer_control_m1/or_maxpooling_image_size_reg[2]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.077    14.110 r  pl_top_m1/buffer_control_m1/image_write_buffer_control_m1/or_maxpooling_image_size_reg[2]/Q
                         net (fo=16, unplaced)        0.198    14.308    pl_top_m1/buffer_control_m1/image_write_buffer_control_m1/image_ram_multi_addr_m2/Q[2]
                         LUT6 (Prop_LUT6_I0_O)        0.150    14.458 r  pl_top_m1/buffer_control_m1/image_write_buffer_control_m1/image_ram_multi_addr_m2/result_temp0__0_carry_i_3__0/O
                         net (fo=2, unplaced)         0.137    14.595    pl_top_m1/buffer_control_m1/image_write_buffer_control_m1_n_146
                         LUT6 (Prop_LUT6_I0_O)        0.037    14.632 r  pl_top_m1/buffer_control_m1/i___176/O
                         net (fo=1, unplaced)         0.029    14.661    pl_top_m1/buffer_control_m1/image_write_buffer_control_m1/image_ram_multi_addr_m2/or_maxpooling_image_size_reg[1][5]
                         CARRY8 (Prop_CARRY8_S[5]_CO[7])
                                                      0.166    14.827 r  pl_top_m1/buffer_control_m1/image_write_buffer_control_m1/image_ram_multi_addr_m2/result_temp0__0_carry/CO[7]
                         net (fo=1, unplaced)         0.005    14.832    pl_top_m1/buffer_control_m1/image_write_buffer_control_m1/image_ram_multi_addr_m2/result_temp0__0_carry_n_0
                         CARRY8 (Prop_CARRY8_CI_O[0])
                                                      0.056    14.888 r  pl_top_m1/buffer_control_m1/image_write_buffer_control_m1/image_ram_multi_addr_m2/result_temp0__0_carry__0/O[0]
                         net (fo=2, unplaced)         0.185    15.073    pl_top_m1/buffer_control_m1/image_write_buffer_control_m1/image_ram_multi_addr_m2/result_temp0__0_carry__0_n_15
                         LUT4 (Prop_LUT4_I3_O)        0.038    15.111 r  pl_top_m1/buffer_control_m1/image_write_buffer_control_m1/image_ram_multi_addr_m2/result_temp0__60_carry_i_9__0/O
                         net (fo=3, unplaced)         0.191    15.302    pl_top_m1/buffer_control_m1/image_write_buffer_control_m1/image_ram_multi_addr_m2/result_temp0__60_carry_i_9__0_n_0
                         LUT6 (Prop_LUT6_I5_O)        0.038    15.340 r  pl_top_m1/buffer_control_m1/image_write_buffer_control_m1/image_ram_multi_addr_m2/i___188_i_1/O
                         net (fo=1, unplaced)         0.185    15.525    pl_top_m1/buffer_control_m1/image_write_buffer_control_m1_n_185
                         LUT5 (Prop_LUT5_I0_O)        0.037    15.562 r  pl_top_m1/buffer_control_m1/i___188/O
                         net (fo=1, unplaced)         0.029    15.591    pl_top_m1/buffer_control_m1/image_write_buffer_control_m1/image_ram_multi_addr_m2/or_maxpooling_image_size_reg[6][2]
                         CARRY8 (Prop_CARRY8_S[5]_O[6])
                                                      0.131    15.722 r  pl_top_m1/buffer_control_m1/image_write_buffer_control_m1/image_ram_multi_addr_m2/result_temp0__60_carry/O[6]
                         net (fo=1, unplaced)         0.090    15.812    pl_top_m1/buffer_control_m1/image_write_buffer_control_m1/image_ram_multi_addr_m2/result_temp0__60_carry_n_9
                         CARRY8 (Prop_CARRY8_S[1]_O[2])
                                                      0.117    15.929 r  pl_top_m1/buffer_control_m1/image_write_buffer_control_m1/image_ram_multi_addr_m2/PostImage_wr_location_in_filter_r_reg[2]_i_1/O[2]
                         net (fo=1, unplaced)         0.026    15.955    pl_top_m1/buffer_control_m1/image_write_buffer_control_m1/PostImage_wr_addr[9]
                         FDRE                                         r  pl_top_m1/buffer_control_m1/image_write_buffer_control_m1/PostImage_wr_addr_r_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_PLL rise edge)
                                                     12.000    12.000 r  
                         BUFG_PS                      0.000    12.000 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1710, unplaced)      2.439    14.439    pl_top_m1/PLL_m1/inst/clk_in1
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT1)
                                                     -2.450    11.989 r  pl_top_m1/PLL_m1/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, unplaced)         0.182    12.171    pl_top_m1/PLL_m1/inst/clk_out2_PLL
                         BUFGCE (Prop_BUFGCE_I_O)     0.024    12.195 r  pl_top_m1/PLL_m1/inst/clkout2_buf/O
                         net (fo=56210, unplaced)     2.439    14.634    pl_top_m1/buffer_control_m1/image_write_buffer_control_m1/clk_out2
                         FDRE                                         r  pl_top_m1/buffer_control_m1/image_write_buffer_control_m1/PostImage_wr_addr_r_reg[9]/C
                         clock pessimism              0.000    14.634    
                         clock uncertainty           -0.133    14.501    
                         FDRE (Setup_FDRE_C_D)        0.025    14.526    pl_top_m1/buffer_control_m1/image_write_buffer_control_m1/PostImage_wr_addr_r_reg[9]
  -------------------------------------------------------------------
                         required time                         14.526    
                         arrival time                         -15.955    
  -------------------------------------------------------------------
                         slack                                 -1.429    

Slack (VIOLATED) :        -1.367ns  (required time - arrival time)
  Source:                 pl_top_m1/buffer_control_m1/image_write_buffer_control_m1/or_maxpooling_image_size_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@1.875ns period=3.750ns})
  Destination:            pl_top_m1/buffer_control_m1/image_write_buffer_control_m1/PostImage_wr_addr_r_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_PLL  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             clk_out2_PLL
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.750ns  (clk_out2_PLL rise@12.000ns - clk_pl_0 rise@11.250ns)
  Data Path Delay:        1.860ns  (logic 0.786ns (42.258%)  route 1.074ns (57.742%))
  Logic Levels:           9  (CARRY8=4 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.149ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.634ns = ( 14.634 - 12.000 ) 
    Source Clock Delay      (SCD):    2.783ns = ( 14.033 - 11.250 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.133ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.076ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                     11.250    11.250 r  
                         PS8                          0.000    11.250 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, unplaced)         0.171    11.421    system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
                         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028    11.449 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1710, unplaced)      2.584    14.033    pl_top_m1/buffer_control_m1/image_write_buffer_control_m1/AXI_CLK
                         FDRE                                         r  pl_top_m1/buffer_control_m1/image_write_buffer_control_m1/or_maxpooling_image_size_reg[2]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.077    14.110 r  pl_top_m1/buffer_control_m1/image_write_buffer_control_m1/or_maxpooling_image_size_reg[2]/Q
                         net (fo=16, unplaced)        0.198    14.308    pl_top_m1/buffer_control_m1/image_write_buffer_control_m1/image_ram_multi_addr_m2/Q[2]
                         LUT6 (Prop_LUT6_I0_O)        0.150    14.458 r  pl_top_m1/buffer_control_m1/image_write_buffer_control_m1/image_ram_multi_addr_m2/result_temp0__0_carry_i_3__0/O
                         net (fo=2, unplaced)         0.137    14.595    pl_top_m1/buffer_control_m1/image_write_buffer_control_m1_n_146
                         LUT6 (Prop_LUT6_I0_O)        0.037    14.632 r  pl_top_m1/buffer_control_m1/i___176/O
                         net (fo=1, unplaced)         0.029    14.661    pl_top_m1/buffer_control_m1/image_write_buffer_control_m1/image_ram_multi_addr_m2/or_maxpooling_image_size_reg[1][5]
                         CARRY8 (Prop_CARRY8_S[5]_CO[7])
                                                      0.166    14.827 r  pl_top_m1/buffer_control_m1/image_write_buffer_control_m1/image_ram_multi_addr_m2/result_temp0__0_carry/CO[7]
                         net (fo=1, unplaced)         0.005    14.832    pl_top_m1/buffer_control_m1/image_write_buffer_control_m1/image_ram_multi_addr_m2/result_temp0__0_carry_n_0
                         CARRY8 (Prop_CARRY8_CI_O[0])
                                                      0.056    14.888 r  pl_top_m1/buffer_control_m1/image_write_buffer_control_m1/image_ram_multi_addr_m2/result_temp0__0_carry__0/O[0]
                         net (fo=2, unplaced)         0.185    15.073    pl_top_m1/buffer_control_m1/image_write_buffer_control_m1/image_ram_multi_addr_m2/result_temp0__0_carry__0_n_15
                         LUT4 (Prop_LUT4_I3_O)        0.038    15.111 r  pl_top_m1/buffer_control_m1/image_write_buffer_control_m1/image_ram_multi_addr_m2/result_temp0__60_carry_i_9__0/O
                         net (fo=3, unplaced)         0.191    15.302    pl_top_m1/buffer_control_m1/image_write_buffer_control_m1/image_ram_multi_addr_m2/result_temp0__60_carry_i_9__0_n_0
                         LUT6 (Prop_LUT6_I5_O)        0.038    15.340 r  pl_top_m1/buffer_control_m1/image_write_buffer_control_m1/image_ram_multi_addr_m2/i___188_i_1/O
                         net (fo=1, unplaced)         0.185    15.525    pl_top_m1/buffer_control_m1/image_write_buffer_control_m1_n_185
                         LUT5 (Prop_LUT5_I0_O)        0.037    15.562 r  pl_top_m1/buffer_control_m1/i___188/O
                         net (fo=1, unplaced)         0.029    15.591    pl_top_m1/buffer_control_m1/image_write_buffer_control_m1/image_ram_multi_addr_m2/or_maxpooling_image_size_reg[6][2]
                         CARRY8 (Prop_CARRY8_S[5]_O[6])
                                                      0.131    15.722 r  pl_top_m1/buffer_control_m1/image_write_buffer_control_m1/image_ram_multi_addr_m2/result_temp0__60_carry/O[6]
                         net (fo=1, unplaced)         0.090    15.812    pl_top_m1/buffer_control_m1/image_write_buffer_control_m1/image_ram_multi_addr_m2/result_temp0__60_carry_n_9
                         CARRY8 (Prop_CARRY8_S[1]_O[1])
                                                      0.056    15.868 r  pl_top_m1/buffer_control_m1/image_write_buffer_control_m1/image_ram_multi_addr_m2/PostImage_wr_location_in_filter_r_reg[2]_i_1/O[1]
                         net (fo=1, unplaced)         0.025    15.893    pl_top_m1/buffer_control_m1/image_write_buffer_control_m1/PostImage_wr_addr[8]
                         FDRE                                         r  pl_top_m1/buffer_control_m1/image_write_buffer_control_m1/PostImage_wr_addr_r_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_PLL rise edge)
                                                     12.000    12.000 r  
                         BUFG_PS                      0.000    12.000 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1710, unplaced)      2.439    14.439    pl_top_m1/PLL_m1/inst/clk_in1
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT1)
                                                     -2.450    11.989 r  pl_top_m1/PLL_m1/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, unplaced)         0.182    12.171    pl_top_m1/PLL_m1/inst/clk_out2_PLL
                         BUFGCE (Prop_BUFGCE_I_O)     0.024    12.195 r  pl_top_m1/PLL_m1/inst/clkout2_buf/O
                         net (fo=56210, unplaced)     2.439    14.634    pl_top_m1/buffer_control_m1/image_write_buffer_control_m1/clk_out2
                         FDRE                                         r  pl_top_m1/buffer_control_m1/image_write_buffer_control_m1/PostImage_wr_addr_r_reg[8]/C
                         clock pessimism              0.000    14.634    
                         clock uncertainty           -0.133    14.501    
                         FDRE (Setup_FDRE_C_D)        0.025    14.526    pl_top_m1/buffer_control_m1/image_write_buffer_control_m1/PostImage_wr_addr_r_reg[8]
  -------------------------------------------------------------------
                         required time                         14.526    
                         arrival time                         -15.893    
  -------------------------------------------------------------------
                         slack                                 -1.367    

Slack (VIOLATED) :        -1.307ns  (required time - arrival time)
  Source:                 pl_top_m1/buffer_control_m1/image_write_buffer_control_m1/or_maxpooling_image_size_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@1.875ns period=3.750ns})
  Destination:            pl_top_m1/buffer_control_m1/image_write_buffer_control_m1/PostImage_wr_addr_r_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_PLL  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             clk_out2_PLL
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.750ns  (clk_out2_PLL rise@12.000ns - clk_pl_0 rise@11.250ns)
  Data Path Delay:        1.800ns  (logic 0.722ns (40.111%)  route 1.078ns (59.889%))
  Logic Levels:           9  (CARRY8=4 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.149ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.634ns = ( 14.634 - 12.000 ) 
    Source Clock Delay      (SCD):    2.783ns = ( 14.033 - 11.250 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.133ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.076ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                     11.250    11.250 r  
                         PS8                          0.000    11.250 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, unplaced)         0.171    11.421    system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
                         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028    11.449 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1710, unplaced)      2.584    14.033    pl_top_m1/buffer_control_m1/image_write_buffer_control_m1/AXI_CLK
                         FDRE                                         r  pl_top_m1/buffer_control_m1/image_write_buffer_control_m1/or_maxpooling_image_size_reg[2]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.077    14.110 r  pl_top_m1/buffer_control_m1/image_write_buffer_control_m1/or_maxpooling_image_size_reg[2]/Q
                         net (fo=16, unplaced)        0.198    14.308    pl_top_m1/buffer_control_m1/image_write_buffer_control_m1/image_ram_multi_addr_m2/Q[2]
                         LUT6 (Prop_LUT6_I0_O)        0.150    14.458 r  pl_top_m1/buffer_control_m1/image_write_buffer_control_m1/image_ram_multi_addr_m2/result_temp0__0_carry_i_3__0/O
                         net (fo=2, unplaced)         0.137    14.595    pl_top_m1/buffer_control_m1/image_write_buffer_control_m1_n_146
                         LUT6 (Prop_LUT6_I0_O)        0.037    14.632 r  pl_top_m1/buffer_control_m1/i___176/O
                         net (fo=1, unplaced)         0.029    14.661    pl_top_m1/buffer_control_m1/image_write_buffer_control_m1/image_ram_multi_addr_m2/or_maxpooling_image_size_reg[1][5]
                         CARRY8 (Prop_CARRY8_S[5]_CO[7])
                                                      0.166    14.827 r  pl_top_m1/buffer_control_m1/image_write_buffer_control_m1/image_ram_multi_addr_m2/result_temp0__0_carry/CO[7]
                         net (fo=1, unplaced)         0.005    14.832    pl_top_m1/buffer_control_m1/image_write_buffer_control_m1/image_ram_multi_addr_m2/result_temp0__0_carry_n_0
                         CARRY8 (Prop_CARRY8_CI_O[0])
                                                      0.056    14.888 r  pl_top_m1/buffer_control_m1/image_write_buffer_control_m1/image_ram_multi_addr_m2/result_temp0__0_carry__0/O[0]
                         net (fo=2, unplaced)         0.185    15.073    pl_top_m1/buffer_control_m1/image_write_buffer_control_m1/image_ram_multi_addr_m2/result_temp0__0_carry__0_n_15
                         LUT4 (Prop_LUT4_I3_O)        0.038    15.111 r  pl_top_m1/buffer_control_m1/image_write_buffer_control_m1/image_ram_multi_addr_m2/result_temp0__60_carry_i_9__0/O
                         net (fo=3, unplaced)         0.191    15.302    pl_top_m1/buffer_control_m1/image_write_buffer_control_m1/image_ram_multi_addr_m2/result_temp0__60_carry_i_9__0_n_0
                         LUT6 (Prop_LUT6_I5_O)        0.038    15.340 r  pl_top_m1/buffer_control_m1/image_write_buffer_control_m1/image_ram_multi_addr_m2/i___188_i_1/O
                         net (fo=1, unplaced)         0.185    15.525    pl_top_m1/buffer_control_m1/image_write_buffer_control_m1_n_185
                         LUT5 (Prop_LUT5_I0_O)        0.037    15.562 r  pl_top_m1/buffer_control_m1/i___188/O
                         net (fo=1, unplaced)         0.029    15.591    pl_top_m1/buffer_control_m1/image_write_buffer_control_m1/image_ram_multi_addr_m2/or_maxpooling_image_size_reg[6][2]
                         CARRY8 (Prop_CARRY8_S[5]_O[5])
                                                      0.058    15.649 r  pl_top_m1/buffer_control_m1/image_write_buffer_control_m1/image_ram_multi_addr_m2/result_temp0__60_carry/O[5]
                         net (fo=1, unplaced)         0.094    15.743    pl_top_m1/buffer_control_m1/image_write_buffer_control_m1/image_ram_multi_addr_m2/result_temp0__60_carry_n_10
                         CARRY8 (Prop_CARRY8_S[0]_O[0])
                                                      0.065    15.808 r  pl_top_m1/buffer_control_m1/image_write_buffer_control_m1/image_ram_multi_addr_m2/PostImage_wr_location_in_filter_r_reg[2]_i_1/O[0]
                         net (fo=1, unplaced)         0.025    15.833    pl_top_m1/buffer_control_m1/image_write_buffer_control_m1/PostImage_wr_addr[7]
                         FDRE                                         r  pl_top_m1/buffer_control_m1/image_write_buffer_control_m1/PostImage_wr_addr_r_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_PLL rise edge)
                                                     12.000    12.000 r  
                         BUFG_PS                      0.000    12.000 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1710, unplaced)      2.439    14.439    pl_top_m1/PLL_m1/inst/clk_in1
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT1)
                                                     -2.450    11.989 r  pl_top_m1/PLL_m1/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, unplaced)         0.182    12.171    pl_top_m1/PLL_m1/inst/clk_out2_PLL
                         BUFGCE (Prop_BUFGCE_I_O)     0.024    12.195 r  pl_top_m1/PLL_m1/inst/clkout2_buf/O
                         net (fo=56210, unplaced)     2.439    14.634    pl_top_m1/buffer_control_m1/image_write_buffer_control_m1/clk_out2
                         FDRE                                         r  pl_top_m1/buffer_control_m1/image_write_buffer_control_m1/PostImage_wr_addr_r_reg[7]/C
                         clock pessimism              0.000    14.634    
                         clock uncertainty           -0.133    14.501    
                         FDRE (Setup_FDRE_C_D)        0.025    14.526    pl_top_m1/buffer_control_m1/image_write_buffer_control_m1/PostImage_wr_addr_r_reg[7]
  -------------------------------------------------------------------
                         required time                         14.526    
                         arrival time                         -15.833    
  -------------------------------------------------------------------
                         slack                                 -1.307    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.237ns  (arrival time - required time)
  Source:                 pl_top_m1/axi_interface_control_m1/information_read_write_m1/algorithm_finish_ack_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@1.875ns period=3.750ns})
  Destination:            pl_top_m1/axi_interface_control_m1/information_read_write_m1/algorithm_finish_ack_r_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_PLL  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             clk_out2_PLL
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_PLL rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.130ns  (logic 0.038ns (29.289%)  route 0.092ns (70.711%))
  Logic Levels:           0  
  Clock Path Skew:        0.188ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.413ns
    Source Clock Delay      (SCD):    1.225ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.133ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.076ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
                         PS8                          0.000     0.000 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, unplaced)         0.094     0.094    system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
                         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1710, unplaced)      1.114     1.225    pl_top_m1/axi_interface_control_m1/information_read_write_m1/AXI_CLK
                         FDRE                                         r  pl_top_m1/axi_interface_control_m1/information_read_write_m1/algorithm_finish_ack_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.038     1.263 r  pl_top_m1/axi_interface_control_m1/information_read_write_m1/algorithm_finish_ack_reg/Q
                         net (fo=1, unplaced)         0.092     1.355    pl_top_m1/axi_interface_control_m1/information_read_write_m1/algorithm_finish_ack
                         FDRE                                         r  pl_top_m1/axi_interface_control_m1/information_read_write_m1/algorithm_finish_ack_r_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_PLL rise edge)
                                                      0.000     0.000 r  
                         BUFG_PS                      0.000     0.000 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1710, unplaced)      1.259     1.259    pl_top_m1/PLL_m1/inst/clk_in1
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT1)
                                                     -1.261    -0.002 r  pl_top_m1/PLL_m1/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, unplaced)         0.137     0.135    pl_top_m1/PLL_m1/inst/clk_out2_PLL
                         BUFGCE (Prop_BUFGCE_I_O)     0.019     0.154 r  pl_top_m1/PLL_m1/inst/clkout2_buf/O
                         net (fo=56210, unplaced)     1.259     1.413    pl_top_m1/axi_interface_control_m1/information_read_write_m1/clk_out2
                         FDRE                                         r  pl_top_m1/axi_interface_control_m1/information_read_write_m1/algorithm_finish_ack_r_reg/C
                         clock pessimism              0.000     1.413    
                         clock uncertainty            0.133     1.546    
                         FDRE (Hold_FDRE_C_D)         0.046     1.592    pl_top_m1/axi_interface_control_m1/information_read_write_m1/algorithm_finish_ack_r_reg
  -------------------------------------------------------------------
                         required time                         -1.592    
                         arrival time                           1.355    
  -------------------------------------------------------------------
                         slack                                 -0.237    

Slack (VIOLATED) :        -0.237ns  (arrival time - required time)
  Source:                 pl_top_m1/axi_interface_control_m1/information_read_write_m1/maxpooling_finish_ack_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@1.875ns period=3.750ns})
  Destination:            pl_top_m1/axi_interface_control_m1/information_read_write_m1/maxpooling_finish_ack_r_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_PLL  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             clk_out2_PLL
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_PLL rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.130ns  (logic 0.038ns (29.289%)  route 0.092ns (70.711%))
  Logic Levels:           0  
  Clock Path Skew:        0.188ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.413ns
    Source Clock Delay      (SCD):    1.225ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.133ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.076ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
                         PS8                          0.000     0.000 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, unplaced)         0.094     0.094    system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
                         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1710, unplaced)      1.114     1.225    pl_top_m1/axi_interface_control_m1/information_read_write_m1/AXI_CLK
                         FDRE                                         r  pl_top_m1/axi_interface_control_m1/information_read_write_m1/maxpooling_finish_ack_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.038     1.263 r  pl_top_m1/axi_interface_control_m1/information_read_write_m1/maxpooling_finish_ack_reg/Q
                         net (fo=1, unplaced)         0.092     1.355    pl_top_m1/axi_interface_control_m1/information_read_write_m1/maxpooling_finish_ack
                         FDRE                                         r  pl_top_m1/axi_interface_control_m1/information_read_write_m1/maxpooling_finish_ack_r_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_PLL rise edge)
                                                      0.000     0.000 r  
                         BUFG_PS                      0.000     0.000 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1710, unplaced)      1.259     1.259    pl_top_m1/PLL_m1/inst/clk_in1
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT1)
                                                     -1.261    -0.002 r  pl_top_m1/PLL_m1/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, unplaced)         0.137     0.135    pl_top_m1/PLL_m1/inst/clk_out2_PLL
                         BUFGCE (Prop_BUFGCE_I_O)     0.019     0.154 r  pl_top_m1/PLL_m1/inst/clkout2_buf/O
                         net (fo=56210, unplaced)     1.259     1.413    pl_top_m1/axi_interface_control_m1/information_read_write_m1/clk_out2
                         FDRE                                         r  pl_top_m1/axi_interface_control_m1/information_read_write_m1/maxpooling_finish_ack_r_reg/C
                         clock pessimism              0.000     1.413    
                         clock uncertainty            0.133     1.546    
                         FDRE (Hold_FDRE_C_D)         0.046     1.592    pl_top_m1/axi_interface_control_m1/information_read_write_m1/maxpooling_finish_ack_r_reg
  -------------------------------------------------------------------
                         required time                         -1.592    
                         arrival time                           1.355    
  -------------------------------------------------------------------
                         slack                                 -0.237    

Slack (VIOLATED) :        -0.237ns  (arrival time - required time)
  Source:                 pl_top_m1/buffer_control_m1/head_bufer_control_m1/algorithm_finish_ack_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@1.875ns period=3.750ns})
  Destination:            pl_top_m1/buffer_control_m1/head_bufer_control_m1/algorithm_finish_ack_r_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_PLL  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             clk_out2_PLL
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_PLL rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.130ns  (logic 0.038ns (29.289%)  route 0.092ns (70.711%))
  Logic Levels:           0  
  Clock Path Skew:        0.188ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.413ns
    Source Clock Delay      (SCD):    1.225ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.133ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.076ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
                         PS8                          0.000     0.000 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, unplaced)         0.094     0.094    system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
                         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1710, unplaced)      1.114     1.225    pl_top_m1/buffer_control_m1/head_bufer_control_m1/AXI_CLK
                         FDRE                                         r  pl_top_m1/buffer_control_m1/head_bufer_control_m1/algorithm_finish_ack_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.038     1.263 r  pl_top_m1/buffer_control_m1/head_bufer_control_m1/algorithm_finish_ack_reg/Q
                         net (fo=1, unplaced)         0.092     1.355    pl_top_m1/buffer_control_m1/head_bufer_control_m1/algorithm_finish_ack
                         FDRE                                         r  pl_top_m1/buffer_control_m1/head_bufer_control_m1/algorithm_finish_ack_r_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_PLL rise edge)
                                                      0.000     0.000 r  
                         BUFG_PS                      0.000     0.000 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1710, unplaced)      1.259     1.259    pl_top_m1/PLL_m1/inst/clk_in1
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT1)
                                                     -1.261    -0.002 r  pl_top_m1/PLL_m1/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, unplaced)         0.137     0.135    pl_top_m1/PLL_m1/inst/clk_out2_PLL
                         BUFGCE (Prop_BUFGCE_I_O)     0.019     0.154 r  pl_top_m1/PLL_m1/inst/clkout2_buf/O
                         net (fo=56210, unplaced)     1.259     1.413    pl_top_m1/buffer_control_m1/head_bufer_control_m1/clk_out2
                         FDRE                                         r  pl_top_m1/buffer_control_m1/head_bufer_control_m1/algorithm_finish_ack_r_reg/C
                         clock pessimism              0.000     1.413    
                         clock uncertainty            0.133     1.546    
                         FDRE (Hold_FDRE_C_D)         0.046     1.592    pl_top_m1/buffer_control_m1/head_bufer_control_m1/algorithm_finish_ack_r_reg
  -------------------------------------------------------------------
                         required time                         -1.592    
                         arrival time                           1.355    
  -------------------------------------------------------------------
                         slack                                 -0.237    

Slack (VIOLATED) :        -0.237ns  (arrival time - required time)
  Source:                 pl_top_m1/buffer_control_m1/image_read_buffer_control_m1/algorithm_finish_ack_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@1.875ns period=3.750ns})
  Destination:            pl_top_m1/buffer_control_m1/image_read_buffer_control_m1/algorithm_finish_ack_r_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_PLL  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             clk_out2_PLL
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_PLL rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.130ns  (logic 0.038ns (29.289%)  route 0.092ns (70.711%))
  Logic Levels:           0  
  Clock Path Skew:        0.188ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.413ns
    Source Clock Delay      (SCD):    1.225ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.133ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.076ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
                         PS8                          0.000     0.000 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, unplaced)         0.094     0.094    system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
                         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1710, unplaced)      1.114     1.225    pl_top_m1/buffer_control_m1/image_read_buffer_control_m1/AXI_CLK
                         FDRE                                         r  pl_top_m1/buffer_control_m1/image_read_buffer_control_m1/algorithm_finish_ack_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.038     1.263 r  pl_top_m1/buffer_control_m1/image_read_buffer_control_m1/algorithm_finish_ack_reg/Q
                         net (fo=1, unplaced)         0.092     1.355    pl_top_m1/buffer_control_m1/image_read_buffer_control_m1/algorithm_finish_ack
                         FDRE                                         r  pl_top_m1/buffer_control_m1/image_read_buffer_control_m1/algorithm_finish_ack_r_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_PLL rise edge)
                                                      0.000     0.000 r  
                         BUFG_PS                      0.000     0.000 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1710, unplaced)      1.259     1.259    pl_top_m1/PLL_m1/inst/clk_in1
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT1)
                                                     -1.261    -0.002 r  pl_top_m1/PLL_m1/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, unplaced)         0.137     0.135    pl_top_m1/PLL_m1/inst/clk_out2_PLL
                         BUFGCE (Prop_BUFGCE_I_O)     0.019     0.154 r  pl_top_m1/PLL_m1/inst/clkout2_buf/O
                         net (fo=56210, unplaced)     1.259     1.413    pl_top_m1/buffer_control_m1/image_read_buffer_control_m1/clk_out2
                         FDRE                                         r  pl_top_m1/buffer_control_m1/image_read_buffer_control_m1/algorithm_finish_ack_r_reg/C
                         clock pessimism              0.000     1.413    
                         clock uncertainty            0.133     1.546    
                         FDRE (Hold_FDRE_C_D)         0.046     1.592    pl_top_m1/buffer_control_m1/image_read_buffer_control_m1/algorithm_finish_ack_r_reg
  -------------------------------------------------------------------
                         required time                         -1.592    
                         arrival time                           1.355    
  -------------------------------------------------------------------
                         slack                                 -0.237    

Slack (VIOLATED) :        -0.237ns  (arrival time - required time)
  Source:                 pl_top_m1/buffer_control_m1/image_read_buffer_control_m1/image_wr_ram_number_record_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@1.875ns period=3.750ns})
  Destination:            pl_top_m1/buffer_control_m1/image_read_buffer_control_m1/image_wr_ram_number_record_in_load_image_clk_domain_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_PLL  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             clk_out2_PLL
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_PLL rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.130ns  (logic 0.038ns (29.289%)  route 0.092ns (70.711%))
  Logic Levels:           0  
  Clock Path Skew:        0.188ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.413ns
    Source Clock Delay      (SCD):    1.225ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.133ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.076ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
                         PS8                          0.000     0.000 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, unplaced)         0.094     0.094    system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
                         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1710, unplaced)      1.114     1.225    pl_top_m1/buffer_control_m1/image_read_buffer_control_m1/AXI_CLK
                         FDRE                                         r  pl_top_m1/buffer_control_m1/image_read_buffer_control_m1/image_wr_ram_number_record_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.038     1.263 r  pl_top_m1/buffer_control_m1/image_read_buffer_control_m1/image_wr_ram_number_record_reg[0]/Q
                         net (fo=1, unplaced)         0.092     1.355    pl_top_m1/buffer_control_m1/image_read_buffer_control_m1/image_wr_ram_number_record[0]
                         FDRE                                         r  pl_top_m1/buffer_control_m1/image_read_buffer_control_m1/image_wr_ram_number_record_in_load_image_clk_domain_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_PLL rise edge)
                                                      0.000     0.000 r  
                         BUFG_PS                      0.000     0.000 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1710, unplaced)      1.259     1.259    pl_top_m1/PLL_m1/inst/clk_in1
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT1)
                                                     -1.261    -0.002 r  pl_top_m1/PLL_m1/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, unplaced)         0.137     0.135    pl_top_m1/PLL_m1/inst/clk_out2_PLL
                         BUFGCE (Prop_BUFGCE_I_O)     0.019     0.154 r  pl_top_m1/PLL_m1/inst/clkout2_buf/O
                         net (fo=56210, unplaced)     1.259     1.413    pl_top_m1/buffer_control_m1/image_read_buffer_control_m1/clk_out2
                         FDRE                                         r  pl_top_m1/buffer_control_m1/image_read_buffer_control_m1/image_wr_ram_number_record_in_load_image_clk_domain_reg[0]/C
                         clock pessimism              0.000     1.413    
                         clock uncertainty            0.133     1.546    
                         FDRE (Hold_FDRE_C_D)         0.046     1.592    pl_top_m1/buffer_control_m1/image_read_buffer_control_m1/image_wr_ram_number_record_in_load_image_clk_domain_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.592    
                         arrival time                           1.355    
  -------------------------------------------------------------------
                         slack                                 -0.237    

Slack (VIOLATED) :        -0.237ns  (arrival time - required time)
  Source:                 pl_top_m1/buffer_control_m1/image_read_buffer_control_m1/image_wr_ram_number_record_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@1.875ns period=3.750ns})
  Destination:            pl_top_m1/buffer_control_m1/image_read_buffer_control_m1/image_wr_ram_number_record_in_load_image_clk_domain_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_PLL  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             clk_out2_PLL
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_PLL rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.130ns  (logic 0.038ns (29.289%)  route 0.092ns (70.711%))
  Logic Levels:           0  
  Clock Path Skew:        0.188ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.413ns
    Source Clock Delay      (SCD):    1.225ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.133ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.076ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
                         PS8                          0.000     0.000 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, unplaced)         0.094     0.094    system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
                         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1710, unplaced)      1.114     1.225    pl_top_m1/buffer_control_m1/image_read_buffer_control_m1/AXI_CLK
                         FDRE                                         r  pl_top_m1/buffer_control_m1/image_read_buffer_control_m1/image_wr_ram_number_record_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.038     1.263 r  pl_top_m1/buffer_control_m1/image_read_buffer_control_m1/image_wr_ram_number_record_reg[1]/Q
                         net (fo=1, unplaced)         0.092     1.355    pl_top_m1/buffer_control_m1/image_read_buffer_control_m1/image_wr_ram_number_record[1]
                         FDRE                                         r  pl_top_m1/buffer_control_m1/image_read_buffer_control_m1/image_wr_ram_number_record_in_load_image_clk_domain_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_PLL rise edge)
                                                      0.000     0.000 r  
                         BUFG_PS                      0.000     0.000 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1710, unplaced)      1.259     1.259    pl_top_m1/PLL_m1/inst/clk_in1
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT1)
                                                     -1.261    -0.002 r  pl_top_m1/PLL_m1/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, unplaced)         0.137     0.135    pl_top_m1/PLL_m1/inst/clk_out2_PLL
                         BUFGCE (Prop_BUFGCE_I_O)     0.019     0.154 r  pl_top_m1/PLL_m1/inst/clkout2_buf/O
                         net (fo=56210, unplaced)     1.259     1.413    pl_top_m1/buffer_control_m1/image_read_buffer_control_m1/clk_out2
                         FDRE                                         r  pl_top_m1/buffer_control_m1/image_read_buffer_control_m1/image_wr_ram_number_record_in_load_image_clk_domain_reg[1]/C
                         clock pessimism              0.000     1.413    
                         clock uncertainty            0.133     1.546    
                         FDRE (Hold_FDRE_C_D)         0.046     1.592    pl_top_m1/buffer_control_m1/image_read_buffer_control_m1/image_wr_ram_number_record_in_load_image_clk_domain_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.592    
                         arrival time                           1.355    
  -------------------------------------------------------------------
                         slack                                 -0.237    

Slack (VIOLATED) :        -0.237ns  (arrival time - required time)
  Source:                 pl_top_m1/buffer_control_m1/image_read_buffer_control_m1/image_wr_ram_number_record_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@1.875ns period=3.750ns})
  Destination:            pl_top_m1/buffer_control_m1/image_read_buffer_control_m1/image_wr_ram_number_record_in_load_image_clk_domain_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_PLL  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             clk_out2_PLL
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_PLL rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.130ns  (logic 0.038ns (29.289%)  route 0.092ns (70.711%))
  Logic Levels:           0  
  Clock Path Skew:        0.188ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.413ns
    Source Clock Delay      (SCD):    1.225ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.133ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.076ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
                         PS8                          0.000     0.000 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, unplaced)         0.094     0.094    system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
                         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1710, unplaced)      1.114     1.225    pl_top_m1/buffer_control_m1/image_read_buffer_control_m1/AXI_CLK
                         FDRE                                         r  pl_top_m1/buffer_control_m1/image_read_buffer_control_m1/image_wr_ram_number_record_reg[2]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.038     1.263 r  pl_top_m1/buffer_control_m1/image_read_buffer_control_m1/image_wr_ram_number_record_reg[2]/Q
                         net (fo=1, unplaced)         0.092     1.355    pl_top_m1/buffer_control_m1/image_read_buffer_control_m1/image_wr_ram_number_record[2]
                         FDRE                                         r  pl_top_m1/buffer_control_m1/image_read_buffer_control_m1/image_wr_ram_number_record_in_load_image_clk_domain_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_PLL rise edge)
                                                      0.000     0.000 r  
                         BUFG_PS                      0.000     0.000 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1710, unplaced)      1.259     1.259    pl_top_m1/PLL_m1/inst/clk_in1
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT1)
                                                     -1.261    -0.002 r  pl_top_m1/PLL_m1/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, unplaced)         0.137     0.135    pl_top_m1/PLL_m1/inst/clk_out2_PLL
                         BUFGCE (Prop_BUFGCE_I_O)     0.019     0.154 r  pl_top_m1/PLL_m1/inst/clkout2_buf/O
                         net (fo=56210, unplaced)     1.259     1.413    pl_top_m1/buffer_control_m1/image_read_buffer_control_m1/clk_out2
                         FDRE                                         r  pl_top_m1/buffer_control_m1/image_read_buffer_control_m1/image_wr_ram_number_record_in_load_image_clk_domain_reg[2]/C
                         clock pessimism              0.000     1.413    
                         clock uncertainty            0.133     1.546    
                         FDRE (Hold_FDRE_C_D)         0.046     1.592    pl_top_m1/buffer_control_m1/image_read_buffer_control_m1/image_wr_ram_number_record_in_load_image_clk_domain_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.592    
                         arrival time                           1.355    
  -------------------------------------------------------------------
                         slack                                 -0.237    

Slack (VIOLATED) :        -0.237ns  (arrival time - required time)
  Source:                 pl_top_m1/buffer_control_m1/image_read_buffer_control_m1/image_wr_ram_number_record_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@1.875ns period=3.750ns})
  Destination:            pl_top_m1/buffer_control_m1/image_read_buffer_control_m1/image_wr_ram_number_record_in_load_image_clk_domain_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_PLL  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             clk_out2_PLL
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_PLL rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.130ns  (logic 0.038ns (29.289%)  route 0.092ns (70.711%))
  Logic Levels:           0  
  Clock Path Skew:        0.188ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.413ns
    Source Clock Delay      (SCD):    1.225ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.133ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.076ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
                         PS8                          0.000     0.000 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, unplaced)         0.094     0.094    system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
                         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1710, unplaced)      1.114     1.225    pl_top_m1/buffer_control_m1/image_read_buffer_control_m1/AXI_CLK
                         FDRE                                         r  pl_top_m1/buffer_control_m1/image_read_buffer_control_m1/image_wr_ram_number_record_reg[3]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.038     1.263 r  pl_top_m1/buffer_control_m1/image_read_buffer_control_m1/image_wr_ram_number_record_reg[3]/Q
                         net (fo=1, unplaced)         0.092     1.355    pl_top_m1/buffer_control_m1/image_read_buffer_control_m1/image_wr_ram_number_record[3]
                         FDRE                                         r  pl_top_m1/buffer_control_m1/image_read_buffer_control_m1/image_wr_ram_number_record_in_load_image_clk_domain_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_PLL rise edge)
                                                      0.000     0.000 r  
                         BUFG_PS                      0.000     0.000 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1710, unplaced)      1.259     1.259    pl_top_m1/PLL_m1/inst/clk_in1
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT1)
                                                     -1.261    -0.002 r  pl_top_m1/PLL_m1/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, unplaced)         0.137     0.135    pl_top_m1/PLL_m1/inst/clk_out2_PLL
                         BUFGCE (Prop_BUFGCE_I_O)     0.019     0.154 r  pl_top_m1/PLL_m1/inst/clkout2_buf/O
                         net (fo=56210, unplaced)     1.259     1.413    pl_top_m1/buffer_control_m1/image_read_buffer_control_m1/clk_out2
                         FDRE                                         r  pl_top_m1/buffer_control_m1/image_read_buffer_control_m1/image_wr_ram_number_record_in_load_image_clk_domain_reg[3]/C
                         clock pessimism              0.000     1.413    
                         clock uncertainty            0.133     1.546    
                         FDRE (Hold_FDRE_C_D)         0.046     1.592    pl_top_m1/buffer_control_m1/image_read_buffer_control_m1/image_wr_ram_number_record_in_load_image_clk_domain_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.592    
                         arrival time                           1.355    
  -------------------------------------------------------------------
                         slack                                 -0.237    

Slack (VIOLATED) :        -0.237ns  (arrival time - required time)
  Source:                 pl_top_m1/buffer_control_m1/image_read_buffer_control_m1/oneimage_wr_ram_number_record_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@1.875ns period=3.750ns})
  Destination:            pl_top_m1/buffer_control_m1/image_read_buffer_control_m1/oneimage_wr_ram_number_record_in_load_image_clk_domain_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_PLL  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             clk_out2_PLL
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_PLL rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.130ns  (logic 0.038ns (29.289%)  route 0.092ns (70.711%))
  Logic Levels:           0  
  Clock Path Skew:        0.188ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.413ns
    Source Clock Delay      (SCD):    1.225ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.133ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.076ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
                         PS8                          0.000     0.000 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, unplaced)         0.094     0.094    system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
                         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1710, unplaced)      1.114     1.225    pl_top_m1/buffer_control_m1/image_read_buffer_control_m1/AXI_CLK
                         FDRE                                         r  pl_top_m1/buffer_control_m1/image_read_buffer_control_m1/oneimage_wr_ram_number_record_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.038     1.263 r  pl_top_m1/buffer_control_m1/image_read_buffer_control_m1/oneimage_wr_ram_number_record_reg[0]/Q
                         net (fo=1, unplaced)         0.092     1.355    pl_top_m1/buffer_control_m1/image_read_buffer_control_m1/oneimage_wr_ram_number_record_reg_n_0_[0]
                         FDRE                                         r  pl_top_m1/buffer_control_m1/image_read_buffer_control_m1/oneimage_wr_ram_number_record_in_load_image_clk_domain_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_PLL rise edge)
                                                      0.000     0.000 r  
                         BUFG_PS                      0.000     0.000 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1710, unplaced)      1.259     1.259    pl_top_m1/PLL_m1/inst/clk_in1
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT1)
                                                     -1.261    -0.002 r  pl_top_m1/PLL_m1/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, unplaced)         0.137     0.135    pl_top_m1/PLL_m1/inst/clk_out2_PLL
                         BUFGCE (Prop_BUFGCE_I_O)     0.019     0.154 r  pl_top_m1/PLL_m1/inst/clkout2_buf/O
                         net (fo=56210, unplaced)     1.259     1.413    pl_top_m1/buffer_control_m1/image_read_buffer_control_m1/clk_out2
                         FDRE                                         r  pl_top_m1/buffer_control_m1/image_read_buffer_control_m1/oneimage_wr_ram_number_record_in_load_image_clk_domain_reg[0]/C
                         clock pessimism              0.000     1.413    
                         clock uncertainty            0.133     1.546    
                         FDRE (Hold_FDRE_C_D)         0.046     1.592    pl_top_m1/buffer_control_m1/image_read_buffer_control_m1/oneimage_wr_ram_number_record_in_load_image_clk_domain_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.592    
                         arrival time                           1.355    
  -------------------------------------------------------------------
                         slack                                 -0.237    

Slack (VIOLATED) :        -0.237ns  (arrival time - required time)
  Source:                 pl_top_m1/buffer_control_m1/image_read_buffer_control_m1/oneimage_wr_ram_number_record_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@1.875ns period=3.750ns})
  Destination:            pl_top_m1/buffer_control_m1/image_read_buffer_control_m1/oneimage_wr_ram_number_record_in_load_image_clk_domain_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_PLL  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             clk_out2_PLL
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_PLL rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.130ns  (logic 0.038ns (29.289%)  route 0.092ns (70.711%))
  Logic Levels:           0  
  Clock Path Skew:        0.188ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.413ns
    Source Clock Delay      (SCD):    1.225ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.133ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.076ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
                         PS8                          0.000     0.000 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, unplaced)         0.094     0.094    system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
                         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1710, unplaced)      1.114     1.225    pl_top_m1/buffer_control_m1/image_read_buffer_control_m1/AXI_CLK
                         FDRE                                         r  pl_top_m1/buffer_control_m1/image_read_buffer_control_m1/oneimage_wr_ram_number_record_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.038     1.263 r  pl_top_m1/buffer_control_m1/image_read_buffer_control_m1/oneimage_wr_ram_number_record_reg[1]/Q
                         net (fo=1, unplaced)         0.092     1.355    pl_top_m1/buffer_control_m1/image_read_buffer_control_m1/oneimage_wr_ram_number_record_reg_n_0_[1]
                         FDRE                                         r  pl_top_m1/buffer_control_m1/image_read_buffer_control_m1/oneimage_wr_ram_number_record_in_load_image_clk_domain_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_PLL rise edge)
                                                      0.000     0.000 r  
                         BUFG_PS                      0.000     0.000 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1710, unplaced)      1.259     1.259    pl_top_m1/PLL_m1/inst/clk_in1
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT1)
                                                     -1.261    -0.002 r  pl_top_m1/PLL_m1/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, unplaced)         0.137     0.135    pl_top_m1/PLL_m1/inst/clk_out2_PLL
                         BUFGCE (Prop_BUFGCE_I_O)     0.019     0.154 r  pl_top_m1/PLL_m1/inst/clkout2_buf/O
                         net (fo=56210, unplaced)     1.259     1.413    pl_top_m1/buffer_control_m1/image_read_buffer_control_m1/clk_out2
                         FDRE                                         r  pl_top_m1/buffer_control_m1/image_read_buffer_control_m1/oneimage_wr_ram_number_record_in_load_image_clk_domain_reg[1]/C
                         clock pessimism              0.000     1.413    
                         clock uncertainty            0.133     1.546    
                         FDRE (Hold_FDRE_C_D)         0.046     1.592    pl_top_m1/buffer_control_m1/image_read_buffer_control_m1/oneimage_wr_ram_number_record_in_load_image_clk_domain_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.592    
                         arrival time                           1.355    
  -------------------------------------------------------------------
                         slack                                 -0.237    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_PLL
  To Clock:  clk_out2_PLL

Setup :            0  Failing Endpoints,  Worst Slack        0.174ns,  Total Violation        0.000ns
Hold  :            1  Failing Endpoint ,  Worst Slack       -0.257ns,  Total Violation       -0.257ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.174ns  (required time - arrival time)
  Source:                 pl_top_m1/interrupt_m1/image_begin_inter_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_PLL  {rise@0.000ns fall@1.875ns period=3.750ns})
  Destination:            pl_top_m1/interrupt_m1/image_begin_inter_r1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_PLL  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             clk_out2_PLL
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.750ns  (clk_out2_PLL rise@12.000ns - clk_out1_PLL rise@11.250ns)
  Data Path Delay:        0.262ns  (logic 0.077ns (29.389%)  route 0.185ns (70.611%))
  Logic Levels:           0  
  Clock Path Skew:        -0.165ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.634ns = ( 14.634 - 12.000 ) 
    Source Clock Delay      (SCD):    2.739ns = ( 13.989 - 11.250 ) 
    Clock Pessimism Removal (CPR):    -0.060ns
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.082ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PLL rise edge)
                                                     11.250    11.250 r  
                         BUFG_PS                      0.000    11.250 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1710, unplaced)      2.584    13.834    pl_top_m1/PLL_m1/inst/clk_in1
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT0)
                                                     -2.655    11.179 r  pl_top_m1/PLL_m1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.198    11.377    pl_top_m1/PLL_m1/inst/clk_out1_PLL
                         BUFGCE (Prop_BUFGCE_I_O)     0.028    11.405 r  pl_top_m1/PLL_m1/inst/clkout1_buf/O
                         net (fo=4, unplaced)         2.584    13.989    pl_top_m1/interrupt_m1/clk_out1
                         FDRE                                         r  pl_top_m1/interrupt_m1/image_begin_inter_r_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.077    14.066 r  pl_top_m1/interrupt_m1/image_begin_inter_r_reg/Q
                         net (fo=1, unplaced)         0.185    14.251    pl_top_m1/interrupt_m1/image_begin_inter_r
                         FDRE                                         r  pl_top_m1/interrupt_m1/image_begin_inter_r1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_PLL rise edge)
                                                     12.000    12.000 r  
                         BUFG_PS                      0.000    12.000 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1710, unplaced)      2.439    14.439    pl_top_m1/PLL_m1/inst/clk_in1
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT1)
                                                     -2.450    11.989 r  pl_top_m1/PLL_m1/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, unplaced)         0.182    12.171    pl_top_m1/PLL_m1/inst/clk_out2_PLL
                         BUFGCE (Prop_BUFGCE_I_O)     0.024    12.195 r  pl_top_m1/PLL_m1/inst/clkout2_buf/O
                         net (fo=56210, unplaced)     2.439    14.634    pl_top_m1/interrupt_m1/clk_out2
                         FDRE                                         r  pl_top_m1/interrupt_m1/image_begin_inter_r1_reg/C
                         clock pessimism             -0.060    14.574    
                         clock uncertainty           -0.174    14.400    
                         FDRE (Setup_FDRE_C_D)        0.025    14.425    pl_top_m1/interrupt_m1/image_begin_inter_r1_reg
  -------------------------------------------------------------------
                         required time                         14.425    
                         arrival time                         -14.251    
  -------------------------------------------------------------------
                         slack                                  0.174    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.257ns  (arrival time - required time)
  Source:                 pl_top_m1/interrupt_m1/image_begin_inter_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_PLL  {rise@0.000ns fall@1.875ns period=3.750ns})
  Destination:            pl_top_m1/interrupt_m1/image_begin_inter_r1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_PLL  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             clk_out2_PLL
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_PLL rise@0.000ns - clk_out1_PLL rise@0.000ns)
  Data Path Delay:        0.130ns  (logic 0.038ns (29.289%)  route 0.092ns (70.711%))
  Logic Levels:           0  
  Clock Path Skew:        0.166ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.413ns
    Source Clock Delay      (SCD):    1.148ns
    Clock Pessimism Removal (CPR):    0.099ns
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.082ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PLL rise edge)
                                                      0.000     0.000 r  
                         BUFG_PS                      0.000     0.000 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1710, unplaced)      1.114     1.114    pl_top_m1/PLL_m1/inst/clk_in1
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT0)
                                                     -1.215    -0.101 r  pl_top_m1/PLL_m1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.118     0.017    pl_top_m1/PLL_m1/inst/clk_out1_PLL
                         BUFGCE (Prop_BUFGCE_I_O)     0.017     0.034 r  pl_top_m1/PLL_m1/inst/clkout1_buf/O
                         net (fo=4, unplaced)         1.114     1.148    pl_top_m1/interrupt_m1/clk_out1
                         FDRE                                         r  pl_top_m1/interrupt_m1/image_begin_inter_r_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.038     1.186 r  pl_top_m1/interrupt_m1/image_begin_inter_r_reg/Q
                         net (fo=1, unplaced)         0.092     1.278    pl_top_m1/interrupt_m1/image_begin_inter_r
                         FDRE                                         r  pl_top_m1/interrupt_m1/image_begin_inter_r1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_PLL rise edge)
                                                      0.000     0.000 r  
                         BUFG_PS                      0.000     0.000 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1710, unplaced)      1.259     1.259    pl_top_m1/PLL_m1/inst/clk_in1
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT1)
                                                     -1.261    -0.002 r  pl_top_m1/PLL_m1/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, unplaced)         0.137     0.135    pl_top_m1/PLL_m1/inst/clk_out2_PLL
                         BUFGCE (Prop_BUFGCE_I_O)     0.019     0.154 r  pl_top_m1/PLL_m1/inst/clkout2_buf/O
                         net (fo=56210, unplaced)     1.259     1.413    pl_top_m1/interrupt_m1/clk_out2
                         FDRE                                         r  pl_top_m1/interrupt_m1/image_begin_inter_r1_reg/C
                         clock pessimism             -0.099     1.314    
                         clock uncertainty            0.174     1.488    
                         FDRE (Hold_FDRE_C_D)         0.046     1.534    pl_top_m1/interrupt_m1/image_begin_inter_r1_reg
  -------------------------------------------------------------------
                         required time                         -1.534    
                         arrival time                           1.278    
  -------------------------------------------------------------------
                         slack                                 -0.257    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out2_PLL
  To Clock:  clk_out2_PLL

Setup :            0  Failing Endpoints,  Worst Slack        2.345ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.042ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.345ns  (required time - arrival time)
  Source:                 pl_top_m1/buffer_control_m1/image_write_buffer_control_m1/image_prerd_toaxi_fifo_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_PLL  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            pl_top_m1/buffer_control_m1/image_write_buffer_control_m1/image_prerd_toaxi_fifo_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/gdiff.diff_pntr_pad_reg[5]/CLR
                            (recovery check against rising-edge clock clk_out2_PLL  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            3.000ns  (clk_out2_PLL rise@3.000ns - clk_out2_PLL rise@0.000ns)
  Data Path Delay:        0.391ns  (logic 0.077ns (19.693%)  route 0.314ns (80.307%))
  Logic Levels:           0  
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.634ns = ( 5.634 - 3.000 ) 
    Source Clock Delay      (SCD):    2.744ns
    Clock Pessimism Removal (CPR):    -0.035ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.080ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_PLL rise edge)
                                                      0.000     0.000 r  
                         BUFG_PS                      0.000     0.000 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1710, unplaced)      2.584     2.584    pl_top_m1/PLL_m1/inst/clk_in1
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT1)
                                                     -2.655    -0.071 r  pl_top_m1/PLL_m1/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, unplaced)         0.203     0.132    pl_top_m1/PLL_m1/inst/clk_out2_PLL
                         BUFGCE (Prop_BUFGCE_I_O)     0.028     0.160 r  pl_top_m1/PLL_m1/inst/clkout2_buf/O
                         net (fo=56210, unplaced)     2.584     2.744    pl_top_m1/buffer_control_m1/image_write_buffer_control_m1/image_prerd_toaxi_fifo_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
                         FDPE                                         r  pl_top_m1/buffer_control_m1/image_write_buffer_control_m1/image_prerd_toaxi_fifo_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
                         FDPE (Prop_FDPE_C_Q)         0.077     2.821 f  pl_top_m1/buffer_control_m1/image_write_buffer_control_m1/image_prerd_toaxi_fifo_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=33, unplaced)        0.314     3.135    pl_top_m1/buffer_control_m1/image_write_buffer_control_m1/image_prerd_toaxi_fifo_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/AR[0]
                         FDCE                                         f  pl_top_m1/buffer_control_m1/image_write_buffer_control_m1/image_prerd_toaxi_fifo_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/gdiff.diff_pntr_pad_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_PLL rise edge)
                                                      3.000     3.000 r  
                         BUFG_PS                      0.000     3.000 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1710, unplaced)      2.439     5.439    pl_top_m1/PLL_m1/inst/clk_in1
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT1)
                                                     -2.450     2.989 r  pl_top_m1/PLL_m1/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, unplaced)         0.182     3.171    pl_top_m1/PLL_m1/inst/clk_out2_PLL
                         BUFGCE (Prop_BUFGCE_I_O)     0.024     3.195 r  pl_top_m1/PLL_m1/inst/clkout2_buf/O
                         net (fo=56210, unplaced)     2.439     5.634    pl_top_m1/buffer_control_m1/image_write_buffer_control_m1/image_prerd_toaxi_fifo_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/wr_clk
                         FDCE                                         r  pl_top_m1/buffer_control_m1/image_write_buffer_control_m1/image_prerd_toaxi_fifo_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/gdiff.diff_pntr_pad_reg[5]/C
                         clock pessimism             -0.035     5.599    
                         clock uncertainty           -0.053     5.546    
                         FDCE (Recov_FDCE_C_CLR)     -0.066     5.480    pl_top_m1/buffer_control_m1/image_write_buffer_control_m1/image_prerd_toaxi_fifo_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/gdiff.diff_pntr_pad_reg[5]
  -------------------------------------------------------------------
                         required time                          5.480    
                         arrival time                          -3.135    
  -------------------------------------------------------------------
                         slack                                  2.345    

Slack (MET) :             2.345ns  (required time - arrival time)
  Source:                 pl_top_m1/buffer_control_m1/image_write_buffer_control_m1/image_prerd_toaxi_fifo_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_PLL  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            pl_top_m1/buffer_control_m1/image_write_buffer_control_m1/image_prerd_toaxi_fifo_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/gdiff.diff_pntr_pad_reg[6]/CLR
                            (recovery check against rising-edge clock clk_out2_PLL  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            3.000ns  (clk_out2_PLL rise@3.000ns - clk_out2_PLL rise@0.000ns)
  Data Path Delay:        0.391ns  (logic 0.077ns (19.693%)  route 0.314ns (80.307%))
  Logic Levels:           0  
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.634ns = ( 5.634 - 3.000 ) 
    Source Clock Delay      (SCD):    2.744ns
    Clock Pessimism Removal (CPR):    -0.035ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.080ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_PLL rise edge)
                                                      0.000     0.000 r  
                         BUFG_PS                      0.000     0.000 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1710, unplaced)      2.584     2.584    pl_top_m1/PLL_m1/inst/clk_in1
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT1)
                                                     -2.655    -0.071 r  pl_top_m1/PLL_m1/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, unplaced)         0.203     0.132    pl_top_m1/PLL_m1/inst/clk_out2_PLL
                         BUFGCE (Prop_BUFGCE_I_O)     0.028     0.160 r  pl_top_m1/PLL_m1/inst/clkout2_buf/O
                         net (fo=56210, unplaced)     2.584     2.744    pl_top_m1/buffer_control_m1/image_write_buffer_control_m1/image_prerd_toaxi_fifo_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
                         FDPE                                         r  pl_top_m1/buffer_control_m1/image_write_buffer_control_m1/image_prerd_toaxi_fifo_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
                         FDPE (Prop_FDPE_C_Q)         0.077     2.821 f  pl_top_m1/buffer_control_m1/image_write_buffer_control_m1/image_prerd_toaxi_fifo_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=33, unplaced)        0.314     3.135    pl_top_m1/buffer_control_m1/image_write_buffer_control_m1/image_prerd_toaxi_fifo_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/AR[0]
                         FDCE                                         f  pl_top_m1/buffer_control_m1/image_write_buffer_control_m1/image_prerd_toaxi_fifo_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/gdiff.diff_pntr_pad_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_PLL rise edge)
                                                      3.000     3.000 r  
                         BUFG_PS                      0.000     3.000 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1710, unplaced)      2.439     5.439    pl_top_m1/PLL_m1/inst/clk_in1
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT1)
                                                     -2.450     2.989 r  pl_top_m1/PLL_m1/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, unplaced)         0.182     3.171    pl_top_m1/PLL_m1/inst/clk_out2_PLL
                         BUFGCE (Prop_BUFGCE_I_O)     0.024     3.195 r  pl_top_m1/PLL_m1/inst/clkout2_buf/O
                         net (fo=56210, unplaced)     2.439     5.634    pl_top_m1/buffer_control_m1/image_write_buffer_control_m1/image_prerd_toaxi_fifo_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/wr_clk
                         FDCE                                         r  pl_top_m1/buffer_control_m1/image_write_buffer_control_m1/image_prerd_toaxi_fifo_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/gdiff.diff_pntr_pad_reg[6]/C
                         clock pessimism             -0.035     5.599    
                         clock uncertainty           -0.053     5.546    
                         FDCE (Recov_FDCE_C_CLR)     -0.066     5.480    pl_top_m1/buffer_control_m1/image_write_buffer_control_m1/image_prerd_toaxi_fifo_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/gdiff.diff_pntr_pad_reg[6]
  -------------------------------------------------------------------
                         required time                          5.480    
                         arrival time                          -3.135    
  -------------------------------------------------------------------
                         slack                                  2.345    

Slack (MET) :             2.345ns  (required time - arrival time)
  Source:                 pl_top_m1/buffer_control_m1/image_write_buffer_control_m1/image_prerd_toaxi_fifo_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_PLL  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            pl_top_m1/buffer_control_m1/image_write_buffer_control_m1/image_prerd_toaxi_fifo_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/gdiff.diff_pntr_pad_reg[7]/CLR
                            (recovery check against rising-edge clock clk_out2_PLL  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            3.000ns  (clk_out2_PLL rise@3.000ns - clk_out2_PLL rise@0.000ns)
  Data Path Delay:        0.391ns  (logic 0.077ns (19.693%)  route 0.314ns (80.307%))
  Logic Levels:           0  
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.634ns = ( 5.634 - 3.000 ) 
    Source Clock Delay      (SCD):    2.744ns
    Clock Pessimism Removal (CPR):    -0.035ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.080ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_PLL rise edge)
                                                      0.000     0.000 r  
                         BUFG_PS                      0.000     0.000 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1710, unplaced)      2.584     2.584    pl_top_m1/PLL_m1/inst/clk_in1
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT1)
                                                     -2.655    -0.071 r  pl_top_m1/PLL_m1/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, unplaced)         0.203     0.132    pl_top_m1/PLL_m1/inst/clk_out2_PLL
                         BUFGCE (Prop_BUFGCE_I_O)     0.028     0.160 r  pl_top_m1/PLL_m1/inst/clkout2_buf/O
                         net (fo=56210, unplaced)     2.584     2.744    pl_top_m1/buffer_control_m1/image_write_buffer_control_m1/image_prerd_toaxi_fifo_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
                         FDPE                                         r  pl_top_m1/buffer_control_m1/image_write_buffer_control_m1/image_prerd_toaxi_fifo_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
                         FDPE (Prop_FDPE_C_Q)         0.077     2.821 f  pl_top_m1/buffer_control_m1/image_write_buffer_control_m1/image_prerd_toaxi_fifo_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=33, unplaced)        0.314     3.135    pl_top_m1/buffer_control_m1/image_write_buffer_control_m1/image_prerd_toaxi_fifo_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/AR[0]
                         FDCE                                         f  pl_top_m1/buffer_control_m1/image_write_buffer_control_m1/image_prerd_toaxi_fifo_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/gdiff.diff_pntr_pad_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_PLL rise edge)
                                                      3.000     3.000 r  
                         BUFG_PS                      0.000     3.000 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1710, unplaced)      2.439     5.439    pl_top_m1/PLL_m1/inst/clk_in1
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT1)
                                                     -2.450     2.989 r  pl_top_m1/PLL_m1/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, unplaced)         0.182     3.171    pl_top_m1/PLL_m1/inst/clk_out2_PLL
                         BUFGCE (Prop_BUFGCE_I_O)     0.024     3.195 r  pl_top_m1/PLL_m1/inst/clkout2_buf/O
                         net (fo=56210, unplaced)     2.439     5.634    pl_top_m1/buffer_control_m1/image_write_buffer_control_m1/image_prerd_toaxi_fifo_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/wr_clk
                         FDCE                                         r  pl_top_m1/buffer_control_m1/image_write_buffer_control_m1/image_prerd_toaxi_fifo_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/gdiff.diff_pntr_pad_reg[7]/C
                         clock pessimism             -0.035     5.599    
                         clock uncertainty           -0.053     5.546    
                         FDCE (Recov_FDCE_C_CLR)     -0.066     5.480    pl_top_m1/buffer_control_m1/image_write_buffer_control_m1/image_prerd_toaxi_fifo_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/gdiff.diff_pntr_pad_reg[7]
  -------------------------------------------------------------------
                         required time                          5.480    
                         arrival time                          -3.135    
  -------------------------------------------------------------------
                         slack                                  2.345    

Slack (MET) :             2.345ns  (required time - arrival time)
  Source:                 pl_top_m1/buffer_control_m1/image_write_buffer_control_m1/image_prerd_toaxi_fifo_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_PLL  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            pl_top_m1/buffer_control_m1/image_write_buffer_control_m1/image_prerd_toaxi_fifo_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/gdiff.diff_pntr_pad_reg[8]/CLR
                            (recovery check against rising-edge clock clk_out2_PLL  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            3.000ns  (clk_out2_PLL rise@3.000ns - clk_out2_PLL rise@0.000ns)
  Data Path Delay:        0.391ns  (logic 0.077ns (19.693%)  route 0.314ns (80.307%))
  Logic Levels:           0  
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.634ns = ( 5.634 - 3.000 ) 
    Source Clock Delay      (SCD):    2.744ns
    Clock Pessimism Removal (CPR):    -0.035ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.080ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_PLL rise edge)
                                                      0.000     0.000 r  
                         BUFG_PS                      0.000     0.000 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1710, unplaced)      2.584     2.584    pl_top_m1/PLL_m1/inst/clk_in1
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT1)
                                                     -2.655    -0.071 r  pl_top_m1/PLL_m1/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, unplaced)         0.203     0.132    pl_top_m1/PLL_m1/inst/clk_out2_PLL
                         BUFGCE (Prop_BUFGCE_I_O)     0.028     0.160 r  pl_top_m1/PLL_m1/inst/clkout2_buf/O
                         net (fo=56210, unplaced)     2.584     2.744    pl_top_m1/buffer_control_m1/image_write_buffer_control_m1/image_prerd_toaxi_fifo_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
                         FDPE                                         r  pl_top_m1/buffer_control_m1/image_write_buffer_control_m1/image_prerd_toaxi_fifo_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
                         FDPE (Prop_FDPE_C_Q)         0.077     2.821 f  pl_top_m1/buffer_control_m1/image_write_buffer_control_m1/image_prerd_toaxi_fifo_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=33, unplaced)        0.314     3.135    pl_top_m1/buffer_control_m1/image_write_buffer_control_m1/image_prerd_toaxi_fifo_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/AR[0]
                         FDCE                                         f  pl_top_m1/buffer_control_m1/image_write_buffer_control_m1/image_prerd_toaxi_fifo_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/gdiff.diff_pntr_pad_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_PLL rise edge)
                                                      3.000     3.000 r  
                         BUFG_PS                      0.000     3.000 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1710, unplaced)      2.439     5.439    pl_top_m1/PLL_m1/inst/clk_in1
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT1)
                                                     -2.450     2.989 r  pl_top_m1/PLL_m1/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, unplaced)         0.182     3.171    pl_top_m1/PLL_m1/inst/clk_out2_PLL
                         BUFGCE (Prop_BUFGCE_I_O)     0.024     3.195 r  pl_top_m1/PLL_m1/inst/clkout2_buf/O
                         net (fo=56210, unplaced)     2.439     5.634    pl_top_m1/buffer_control_m1/image_write_buffer_control_m1/image_prerd_toaxi_fifo_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/wr_clk
                         FDCE                                         r  pl_top_m1/buffer_control_m1/image_write_buffer_control_m1/image_prerd_toaxi_fifo_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/gdiff.diff_pntr_pad_reg[8]/C
                         clock pessimism             -0.035     5.599    
                         clock uncertainty           -0.053     5.546    
                         FDCE (Recov_FDCE_C_CLR)     -0.066     5.480    pl_top_m1/buffer_control_m1/image_write_buffer_control_m1/image_prerd_toaxi_fifo_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/gdiff.diff_pntr_pad_reg[8]
  -------------------------------------------------------------------
                         required time                          5.480    
                         arrival time                          -3.135    
  -------------------------------------------------------------------
                         slack                                  2.345    

Slack (MET) :             2.345ns  (required time - arrival time)
  Source:                 pl_top_m1/buffer_control_m1/image_write_buffer_control_m1/image_prerd_toaxi_fifo_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_PLL  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            pl_top_m1/buffer_control_m1/image_write_buffer_control_m1/image_prerd_toaxi_fifo_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/gpf1.prog_full_i_reg/CLR
                            (recovery check against rising-edge clock clk_out2_PLL  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            3.000ns  (clk_out2_PLL rise@3.000ns - clk_out2_PLL rise@0.000ns)
  Data Path Delay:        0.391ns  (logic 0.077ns (19.693%)  route 0.314ns (80.307%))
  Logic Levels:           0  
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.634ns = ( 5.634 - 3.000 ) 
    Source Clock Delay      (SCD):    2.744ns
    Clock Pessimism Removal (CPR):    -0.035ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.080ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_PLL rise edge)
                                                      0.000     0.000 r  
                         BUFG_PS                      0.000     0.000 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1710, unplaced)      2.584     2.584    pl_top_m1/PLL_m1/inst/clk_in1
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT1)
                                                     -2.655    -0.071 r  pl_top_m1/PLL_m1/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, unplaced)         0.203     0.132    pl_top_m1/PLL_m1/inst/clk_out2_PLL
                         BUFGCE (Prop_BUFGCE_I_O)     0.028     0.160 r  pl_top_m1/PLL_m1/inst/clkout2_buf/O
                         net (fo=56210, unplaced)     2.584     2.744    pl_top_m1/buffer_control_m1/image_write_buffer_control_m1/image_prerd_toaxi_fifo_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
                         FDPE                                         r  pl_top_m1/buffer_control_m1/image_write_buffer_control_m1/image_prerd_toaxi_fifo_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
                         FDPE (Prop_FDPE_C_Q)         0.077     2.821 f  pl_top_m1/buffer_control_m1/image_write_buffer_control_m1/image_prerd_toaxi_fifo_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=33, unplaced)        0.314     3.135    pl_top_m1/buffer_control_m1/image_write_buffer_control_m1/image_prerd_toaxi_fifo_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/AR[0]
                         FDCE                                         f  pl_top_m1/buffer_control_m1/image_write_buffer_control_m1/image_prerd_toaxi_fifo_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/gpf1.prog_full_i_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_PLL rise edge)
                                                      3.000     3.000 r  
                         BUFG_PS                      0.000     3.000 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1710, unplaced)      2.439     5.439    pl_top_m1/PLL_m1/inst/clk_in1
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT1)
                                                     -2.450     2.989 r  pl_top_m1/PLL_m1/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, unplaced)         0.182     3.171    pl_top_m1/PLL_m1/inst/clk_out2_PLL
                         BUFGCE (Prop_BUFGCE_I_O)     0.024     3.195 r  pl_top_m1/PLL_m1/inst/clkout2_buf/O
                         net (fo=56210, unplaced)     2.439     5.634    pl_top_m1/buffer_control_m1/image_write_buffer_control_m1/image_prerd_toaxi_fifo_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/wr_clk
                         FDCE                                         r  pl_top_m1/buffer_control_m1/image_write_buffer_control_m1/image_prerd_toaxi_fifo_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/gpf1.prog_full_i_reg/C
                         clock pessimism             -0.035     5.599    
                         clock uncertainty           -0.053     5.546    
                         FDCE (Recov_FDCE_C_CLR)     -0.066     5.480    pl_top_m1/buffer_control_m1/image_write_buffer_control_m1/image_prerd_toaxi_fifo_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/gpf1.prog_full_i_reg
  -------------------------------------------------------------------
                         required time                          5.480    
                         arrival time                          -3.135    
  -------------------------------------------------------------------
                         slack                                  2.345    

Slack (MET) :             2.345ns  (required time - arrival time)
  Source:                 pl_top_m1/buffer_control_m1/image_write_buffer_control_m1/image_prerd_toaxi_fifo_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_PLL  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            pl_top_m1/buffer_control_m1/image_write_buffer_control_m1/image_prerd_toaxi_fifo_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/CLR
                            (recovery check against rising-edge clock clk_out2_PLL  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            3.000ns  (clk_out2_PLL rise@3.000ns - clk_out2_PLL rise@0.000ns)
  Data Path Delay:        0.391ns  (logic 0.077ns (19.693%)  route 0.314ns (80.307%))
  Logic Levels:           0  
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.634ns = ( 5.634 - 3.000 ) 
    Source Clock Delay      (SCD):    2.744ns
    Clock Pessimism Removal (CPR):    -0.035ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.080ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_PLL rise edge)
                                                      0.000     0.000 r  
                         BUFG_PS                      0.000     0.000 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1710, unplaced)      2.584     2.584    pl_top_m1/PLL_m1/inst/clk_in1
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT1)
                                                     -2.655    -0.071 r  pl_top_m1/PLL_m1/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, unplaced)         0.203     0.132    pl_top_m1/PLL_m1/inst/clk_out2_PLL
                         BUFGCE (Prop_BUFGCE_I_O)     0.028     0.160 r  pl_top_m1/PLL_m1/inst/clkout2_buf/O
                         net (fo=56210, unplaced)     2.584     2.744    pl_top_m1/buffer_control_m1/image_write_buffer_control_m1/image_prerd_toaxi_fifo_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
                         FDPE                                         r  pl_top_m1/buffer_control_m1/image_write_buffer_control_m1/image_prerd_toaxi_fifo_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
                         FDPE (Prop_FDPE_C_Q)         0.077     2.821 f  pl_top_m1/buffer_control_m1/image_write_buffer_control_m1/image_prerd_toaxi_fifo_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=33, unplaced)        0.314     3.135    pl_top_m1/buffer_control_m1/image_write_buffer_control_m1/image_prerd_toaxi_fifo_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/AR[0]
                         FDCE                                         f  pl_top_m1/buffer_control_m1/image_write_buffer_control_m1/image_prerd_toaxi_fifo_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_PLL rise edge)
                                                      3.000     3.000 r  
                         BUFG_PS                      0.000     3.000 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1710, unplaced)      2.439     5.439    pl_top_m1/PLL_m1/inst/clk_in1
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT1)
                                                     -2.450     2.989 r  pl_top_m1/PLL_m1/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, unplaced)         0.182     3.171    pl_top_m1/PLL_m1/inst/clk_out2_PLL
                         BUFGCE (Prop_BUFGCE_I_O)     0.024     3.195 r  pl_top_m1/PLL_m1/inst/clkout2_buf/O
                         net (fo=56210, unplaced)     2.439     5.634    pl_top_m1/buffer_control_m1/image_write_buffer_control_m1/image_prerd_toaxi_fifo_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_clk
                         FDCE                                         r  pl_top_m1/buffer_control_m1/image_write_buffer_control_m1/image_prerd_toaxi_fifo_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/C
                         clock pessimism             -0.035     5.599    
                         clock uncertainty           -0.053     5.546    
                         FDCE (Recov_FDCE_C_CLR)     -0.066     5.480    pl_top_m1/buffer_control_m1/image_write_buffer_control_m1/image_prerd_toaxi_fifo_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg
  -------------------------------------------------------------------
                         required time                          5.480    
                         arrival time                          -3.135    
  -------------------------------------------------------------------
                         slack                                  2.345    

Slack (MET) :             2.345ns  (required time - arrival time)
  Source:                 pl_top_m1/buffer_control_m1/image_write_buffer_control_m1/image_prerd_toaxi_fifo_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_PLL  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            pl_top_m1/buffer_control_m1/image_write_buffer_control_m1/image_prerd_toaxi_fifo_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/CLR
                            (recovery check against rising-edge clock clk_out2_PLL  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            3.000ns  (clk_out2_PLL rise@3.000ns - clk_out2_PLL rise@0.000ns)
  Data Path Delay:        0.391ns  (logic 0.077ns (19.693%)  route 0.314ns (80.307%))
  Logic Levels:           0  
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.634ns = ( 5.634 - 3.000 ) 
    Source Clock Delay      (SCD):    2.744ns
    Clock Pessimism Removal (CPR):    -0.035ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.080ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_PLL rise edge)
                                                      0.000     0.000 r  
                         BUFG_PS                      0.000     0.000 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1710, unplaced)      2.584     2.584    pl_top_m1/PLL_m1/inst/clk_in1
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT1)
                                                     -2.655    -0.071 r  pl_top_m1/PLL_m1/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, unplaced)         0.203     0.132    pl_top_m1/PLL_m1/inst/clk_out2_PLL
                         BUFGCE (Prop_BUFGCE_I_O)     0.028     0.160 r  pl_top_m1/PLL_m1/inst/clkout2_buf/O
                         net (fo=56210, unplaced)     2.584     2.744    pl_top_m1/buffer_control_m1/image_write_buffer_control_m1/image_prerd_toaxi_fifo_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
                         FDPE                                         r  pl_top_m1/buffer_control_m1/image_write_buffer_control_m1/image_prerd_toaxi_fifo_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
                         FDPE (Prop_FDPE_C_Q)         0.077     2.821 f  pl_top_m1/buffer_control_m1/image_write_buffer_control_m1/image_prerd_toaxi_fifo_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=33, unplaced)        0.314     3.135    pl_top_m1/buffer_control_m1/image_write_buffer_control_m1/image_prerd_toaxi_fifo_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/AR[0]
                         FDCE                                         f  pl_top_m1/buffer_control_m1/image_write_buffer_control_m1/image_prerd_toaxi_fifo_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_PLL rise edge)
                                                      3.000     3.000 r  
                         BUFG_PS                      0.000     3.000 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1710, unplaced)      2.439     5.439    pl_top_m1/PLL_m1/inst/clk_in1
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT1)
                                                     -2.450     2.989 r  pl_top_m1/PLL_m1/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, unplaced)         0.182     3.171    pl_top_m1/PLL_m1/inst/clk_out2_PLL
                         BUFGCE (Prop_BUFGCE_I_O)     0.024     3.195 r  pl_top_m1/PLL_m1/inst/clkout2_buf/O
                         net (fo=56210, unplaced)     2.439     5.634    pl_top_m1/buffer_control_m1/image_write_buffer_control_m1/image_prerd_toaxi_fifo_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_clk
                         FDCE                                         r  pl_top_m1/buffer_control_m1/image_write_buffer_control_m1/image_prerd_toaxi_fifo_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/C
                         clock pessimism             -0.035     5.599    
                         clock uncertainty           -0.053     5.546    
                         FDCE (Recov_FDCE_C_CLR)     -0.066     5.480    pl_top_m1/buffer_control_m1/image_write_buffer_control_m1/image_prerd_toaxi_fifo_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg
  -------------------------------------------------------------------
                         required time                          5.480    
                         arrival time                          -3.135    
  -------------------------------------------------------------------
                         slack                                  2.345    

Slack (MET) :             2.345ns  (required time - arrival time)
  Source:                 pl_top_m1/buffer_control_m1/image_write_buffer_control_m1/image_prerd_toaxi_fifo_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_PLL  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            pl_top_m1/buffer_control_m1/image_write_buffer_control_m1/image_prerd_toaxi_fifo_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[0]/PRE
                            (recovery check against rising-edge clock clk_out2_PLL  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            3.000ns  (clk_out2_PLL rise@3.000ns - clk_out2_PLL rise@0.000ns)
  Data Path Delay:        0.391ns  (logic 0.077ns (19.693%)  route 0.314ns (80.307%))
  Logic Levels:           0  
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.634ns = ( 5.634 - 3.000 ) 
    Source Clock Delay      (SCD):    2.744ns
    Clock Pessimism Removal (CPR):    -0.035ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.080ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_PLL rise edge)
                                                      0.000     0.000 r  
                         BUFG_PS                      0.000     0.000 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1710, unplaced)      2.584     2.584    pl_top_m1/PLL_m1/inst/clk_in1
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT1)
                                                     -2.655    -0.071 r  pl_top_m1/PLL_m1/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, unplaced)         0.203     0.132    pl_top_m1/PLL_m1/inst/clk_out2_PLL
                         BUFGCE (Prop_BUFGCE_I_O)     0.028     0.160 r  pl_top_m1/PLL_m1/inst/clkout2_buf/O
                         net (fo=56210, unplaced)     2.584     2.744    pl_top_m1/buffer_control_m1/image_write_buffer_control_m1/image_prerd_toaxi_fifo_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
                         FDPE                                         r  pl_top_m1/buffer_control_m1/image_write_buffer_control_m1/image_prerd_toaxi_fifo_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
                         FDPE (Prop_FDPE_C_Q)         0.077     2.821 f  pl_top_m1/buffer_control_m1/image_write_buffer_control_m1/image_prerd_toaxi_fifo_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=33, unplaced)        0.314     3.135    pl_top_m1/buffer_control_m1/image_write_buffer_control_m1/image_prerd_toaxi_fifo_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
                         FDPE                                         f  pl_top_m1/buffer_control_m1/image_write_buffer_control_m1/image_prerd_toaxi_fifo_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_PLL rise edge)
                                                      3.000     3.000 r  
                         BUFG_PS                      0.000     3.000 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1710, unplaced)      2.439     5.439    pl_top_m1/PLL_m1/inst/clk_in1
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT1)
                                                     -2.450     2.989 r  pl_top_m1/PLL_m1/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, unplaced)         0.182     3.171    pl_top_m1/PLL_m1/inst/clk_out2_PLL
                         BUFGCE (Prop_BUFGCE_I_O)     0.024     3.195 r  pl_top_m1/PLL_m1/inst/clkout2_buf/O
                         net (fo=56210, unplaced)     2.439     5.634    pl_top_m1/buffer_control_m1/image_write_buffer_control_m1/image_prerd_toaxi_fifo_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
                         FDPE                                         r  pl_top_m1/buffer_control_m1/image_write_buffer_control_m1/image_prerd_toaxi_fifo_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[0]/C
                         clock pessimism             -0.035     5.599    
                         clock uncertainty           -0.053     5.546    
                         FDPE (Recov_FDPE_C_PRE)     -0.066     5.480    pl_top_m1/buffer_control_m1/image_write_buffer_control_m1/image_prerd_toaxi_fifo_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[0]
  -------------------------------------------------------------------
                         required time                          5.480    
                         arrival time                          -3.135    
  -------------------------------------------------------------------
                         slack                                  2.345    

Slack (MET) :             2.345ns  (required time - arrival time)
  Source:                 pl_top_m1/buffer_control_m1/image_write_buffer_control_m1/image_prerd_toaxi_fifo_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_PLL  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            pl_top_m1/buffer_control_m1/image_write_buffer_control_m1/image_prerd_toaxi_fifo_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out2_PLL  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            3.000ns  (clk_out2_PLL rise@3.000ns - clk_out2_PLL rise@0.000ns)
  Data Path Delay:        0.391ns  (logic 0.077ns (19.693%)  route 0.314ns (80.307%))
  Logic Levels:           0  
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.634ns = ( 5.634 - 3.000 ) 
    Source Clock Delay      (SCD):    2.744ns
    Clock Pessimism Removal (CPR):    -0.035ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.080ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_PLL rise edge)
                                                      0.000     0.000 r  
                         BUFG_PS                      0.000     0.000 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1710, unplaced)      2.584     2.584    pl_top_m1/PLL_m1/inst/clk_in1
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT1)
                                                     -2.655    -0.071 r  pl_top_m1/PLL_m1/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, unplaced)         0.203     0.132    pl_top_m1/PLL_m1/inst/clk_out2_PLL
                         BUFGCE (Prop_BUFGCE_I_O)     0.028     0.160 r  pl_top_m1/PLL_m1/inst/clkout2_buf/O
                         net (fo=56210, unplaced)     2.584     2.744    pl_top_m1/buffer_control_m1/image_write_buffer_control_m1/image_prerd_toaxi_fifo_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
                         FDPE                                         r  pl_top_m1/buffer_control_m1/image_write_buffer_control_m1/image_prerd_toaxi_fifo_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
                         FDPE (Prop_FDPE_C_Q)         0.077     2.821 f  pl_top_m1/buffer_control_m1/image_write_buffer_control_m1/image_prerd_toaxi_fifo_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=33, unplaced)        0.314     3.135    pl_top_m1/buffer_control_m1/image_write_buffer_control_m1/image_prerd_toaxi_fifo_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
                         FDCE                                         f  pl_top_m1/buffer_control_m1/image_write_buffer_control_m1/image_prerd_toaxi_fifo_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_PLL rise edge)
                                                      3.000     3.000 r  
                         BUFG_PS                      0.000     3.000 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1710, unplaced)      2.439     5.439    pl_top_m1/PLL_m1/inst/clk_in1
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT1)
                                                     -2.450     2.989 r  pl_top_m1/PLL_m1/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, unplaced)         0.182     3.171    pl_top_m1/PLL_m1/inst/clk_out2_PLL
                         BUFGCE (Prop_BUFGCE_I_O)     0.024     3.195 r  pl_top_m1/PLL_m1/inst/clkout2_buf/O
                         net (fo=56210, unplaced)     2.439     5.634    pl_top_m1/buffer_control_m1/image_write_buffer_control_m1/image_prerd_toaxi_fifo_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
                         FDCE                                         r  pl_top_m1/buffer_control_m1/image_write_buffer_control_m1/image_prerd_toaxi_fifo_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/C
                         clock pessimism             -0.035     5.599    
                         clock uncertainty           -0.053     5.546    
                         FDCE (Recov_FDCE_C_CLR)     -0.066     5.480    pl_top_m1/buffer_control_m1/image_write_buffer_control_m1/image_prerd_toaxi_fifo_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]
  -------------------------------------------------------------------
                         required time                          5.480    
                         arrival time                          -3.135    
  -------------------------------------------------------------------
                         slack                                  2.345    

Slack (MET) :             2.345ns  (required time - arrival time)
  Source:                 pl_top_m1/buffer_control_m1/image_write_buffer_control_m1/image_prerd_toaxi_fifo_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_PLL  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            pl_top_m1/buffer_control_m1/image_write_buffer_control_m1/image_prerd_toaxi_fifo_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out2_PLL  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            3.000ns  (clk_out2_PLL rise@3.000ns - clk_out2_PLL rise@0.000ns)
  Data Path Delay:        0.391ns  (logic 0.077ns (19.693%)  route 0.314ns (80.307%))
  Logic Levels:           0  
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.634ns = ( 5.634 - 3.000 ) 
    Source Clock Delay      (SCD):    2.744ns
    Clock Pessimism Removal (CPR):    -0.035ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.080ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_PLL rise edge)
                                                      0.000     0.000 r  
                         BUFG_PS                      0.000     0.000 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1710, unplaced)      2.584     2.584    pl_top_m1/PLL_m1/inst/clk_in1
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT1)
                                                     -2.655    -0.071 r  pl_top_m1/PLL_m1/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, unplaced)         0.203     0.132    pl_top_m1/PLL_m1/inst/clk_out2_PLL
                         BUFGCE (Prop_BUFGCE_I_O)     0.028     0.160 r  pl_top_m1/PLL_m1/inst/clkout2_buf/O
                         net (fo=56210, unplaced)     2.584     2.744    pl_top_m1/buffer_control_m1/image_write_buffer_control_m1/image_prerd_toaxi_fifo_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
                         FDPE                                         r  pl_top_m1/buffer_control_m1/image_write_buffer_control_m1/image_prerd_toaxi_fifo_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
                         FDPE (Prop_FDPE_C_Q)         0.077     2.821 f  pl_top_m1/buffer_control_m1/image_write_buffer_control_m1/image_prerd_toaxi_fifo_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=33, unplaced)        0.314     3.135    pl_top_m1/buffer_control_m1/image_write_buffer_control_m1/image_prerd_toaxi_fifo_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
                         FDCE                                         f  pl_top_m1/buffer_control_m1/image_write_buffer_control_m1/image_prerd_toaxi_fifo_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_PLL rise edge)
                                                      3.000     3.000 r  
                         BUFG_PS                      0.000     3.000 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1710, unplaced)      2.439     5.439    pl_top_m1/PLL_m1/inst/clk_in1
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT1)
                                                     -2.450     2.989 r  pl_top_m1/PLL_m1/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, unplaced)         0.182     3.171    pl_top_m1/PLL_m1/inst/clk_out2_PLL
                         BUFGCE (Prop_BUFGCE_I_O)     0.024     3.195 r  pl_top_m1/PLL_m1/inst/clkout2_buf/O
                         net (fo=56210, unplaced)     2.439     5.634    pl_top_m1/buffer_control_m1/image_write_buffer_control_m1/image_prerd_toaxi_fifo_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
                         FDCE                                         r  pl_top_m1/buffer_control_m1/image_write_buffer_control_m1/image_prerd_toaxi_fifo_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/C
                         clock pessimism             -0.035     5.599    
                         clock uncertainty           -0.053     5.546    
                         FDCE (Recov_FDCE_C_CLR)     -0.066     5.480    pl_top_m1/buffer_control_m1/image_write_buffer_control_m1/image_prerd_toaxi_fifo_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]
  -------------------------------------------------------------------
                         required time                          5.480    
                         arrival time                          -3.135    
  -------------------------------------------------------------------
                         slack                                  2.345    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 pl_top_m1/buffer_control_m1/head_bufer_control_m1/head_fifo_m1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_PLL  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            pl_top_m1/buffer_control_m1/head_bufer_control_m1/head_fifo_m1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/PRE
                            (removal check against rising-edge clock clk_out2_PLL  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_PLL rise@0.000ns - clk_out2_PLL rise@0.000ns)
  Data Path Delay:        0.167ns  (logic 0.038ns (22.763%)  route 0.129ns (77.237%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.413ns
    Source Clock Delay      (SCD):    1.151ns
    Clock Pessimism Removal (CPR):    0.117ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_PLL rise edge)
                                                      0.000     0.000 r  
                         BUFG_PS                      0.000     0.000 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1710, unplaced)      1.114     1.114    pl_top_m1/PLL_m1/inst/clk_in1
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT1)
                                                     -1.215    -0.101 r  pl_top_m1/PLL_m1/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, unplaced)         0.121     0.020    pl_top_m1/PLL_m1/inst/clk_out2_PLL
                         BUFGCE (Prop_BUFGCE_I_O)     0.017     0.037 r  pl_top_m1/PLL_m1/inst/clkout2_buf/O
                         net (fo=56210, unplaced)     1.114     1.151    pl_top_m1/buffer_control_m1/head_bufer_control_m1/head_fifo_m1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/dest_clk
                         FDPE                                         r  pl_top_m1/buffer_control_m1/head_bufer_control_m1/head_fifo_m1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDPE (Prop_FDPE_C_Q)         0.038     1.189 f  pl_top_m1/buffer_control_m1/head_bufer_control_m1/head_fifo_m1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, unplaced)         0.129     1.318    pl_top_m1/buffer_control_m1/head_bufer_control_m1/head_fifo_m1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2
                         FDPE                                         f  pl_top_m1/buffer_control_m1/head_bufer_control_m1/head_fifo_m1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_PLL rise edge)
                                                      0.000     0.000 r  
                         BUFG_PS                      0.000     0.000 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1710, unplaced)      1.259     1.259    pl_top_m1/PLL_m1/inst/clk_in1
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT1)
                                                     -1.261    -0.002 r  pl_top_m1/PLL_m1/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, unplaced)         0.137     0.135    pl_top_m1/PLL_m1/inst/clk_out2_PLL
                         BUFGCE (Prop_BUFGCE_I_O)     0.019     0.154 r  pl_top_m1/PLL_m1/inst/clkout2_buf/O
                         net (fo=56210, unplaced)     1.259     1.413    pl_top_m1/buffer_control_m1/head_bufer_control_m1/head_fifo_m1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
                         FDPE                                         r  pl_top_m1/buffer_control_m1/head_bufer_control_m1/head_fifo_m1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                         clock pessimism             -0.117     1.296    
                         FDPE (Remov_FDPE_C_PRE)     -0.020     1.276    pl_top_m1/buffer_control_m1/head_bufer_control_m1/head_fifo_m1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg
  -------------------------------------------------------------------
                         required time                         -1.276    
                         arrival time                           1.318    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 pl_top_m1/buffer_control_m1/head_bufer_control_m1/head_fifo_m1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_PLL  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            pl_top_m1/buffer_control_m1/head_bufer_control_m1/head_fifo_m1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg[0]/CLR
                            (removal check against rising-edge clock clk_out2_PLL  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_PLL rise@0.000ns - clk_out2_PLL rise@0.000ns)
  Data Path Delay:        0.167ns  (logic 0.038ns (22.763%)  route 0.129ns (77.237%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.413ns
    Source Clock Delay      (SCD):    1.151ns
    Clock Pessimism Removal (CPR):    0.117ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_PLL rise edge)
                                                      0.000     0.000 r  
                         BUFG_PS                      0.000     0.000 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1710, unplaced)      1.114     1.114    pl_top_m1/PLL_m1/inst/clk_in1
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT1)
                                                     -1.215    -0.101 r  pl_top_m1/PLL_m1/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, unplaced)         0.121     0.020    pl_top_m1/PLL_m1/inst/clk_out2_PLL
                         BUFGCE (Prop_BUFGCE_I_O)     0.017     0.037 r  pl_top_m1/PLL_m1/inst/clkout2_buf/O
                         net (fo=56210, unplaced)     1.114     1.151    pl_top_m1/buffer_control_m1/head_bufer_control_m1/head_fifo_m1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/dest_clk
                         FDPE                                         r  pl_top_m1/buffer_control_m1/head_bufer_control_m1/head_fifo_m1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDPE (Prop_FDPE_C_Q)         0.038     1.189 f  pl_top_m1/buffer_control_m1/head_bufer_control_m1/head_fifo_m1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, unplaced)         0.129     1.318    pl_top_m1/buffer_control_m1/head_bufer_control_m1/head_fifo_m1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2
                         FDCE                                         f  pl_top_m1/buffer_control_m1/head_bufer_control_m1/head_fifo_m1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_PLL rise edge)
                                                      0.000     0.000 r  
                         BUFG_PS                      0.000     0.000 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1710, unplaced)      1.259     1.259    pl_top_m1/PLL_m1/inst/clk_in1
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT1)
                                                     -1.261    -0.002 r  pl_top_m1/PLL_m1/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, unplaced)         0.137     0.135    pl_top_m1/PLL_m1/inst/clk_out2_PLL
                         BUFGCE (Prop_BUFGCE_I_O)     0.019     0.154 r  pl_top_m1/PLL_m1/inst/clkout2_buf/O
                         net (fo=56210, unplaced)     1.259     1.413    pl_top_m1/buffer_control_m1/head_bufer_control_m1/head_fifo_m1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
                         FDCE                                         r  pl_top_m1/buffer_control_m1/head_bufer_control_m1/head_fifo_m1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg[0]/C
                         clock pessimism             -0.117     1.296    
                         FDCE (Remov_FDCE_C_CLR)     -0.020     1.276    pl_top_m1/buffer_control_m1/head_bufer_control_m1/head_fifo_m1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.276    
                         arrival time                           1.318    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 pl_top_m1/buffer_control_m1/head_bufer_control_m1/head_fifo_m1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_PLL  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            pl_top_m1/buffer_control_m1/head_bufer_control_m1/head_fifo_m1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg[1]/CLR
                            (removal check against rising-edge clock clk_out2_PLL  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_PLL rise@0.000ns - clk_out2_PLL rise@0.000ns)
  Data Path Delay:        0.167ns  (logic 0.038ns (22.763%)  route 0.129ns (77.237%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.413ns
    Source Clock Delay      (SCD):    1.151ns
    Clock Pessimism Removal (CPR):    0.117ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_PLL rise edge)
                                                      0.000     0.000 r  
                         BUFG_PS                      0.000     0.000 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1710, unplaced)      1.114     1.114    pl_top_m1/PLL_m1/inst/clk_in1
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT1)
                                                     -1.215    -0.101 r  pl_top_m1/PLL_m1/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, unplaced)         0.121     0.020    pl_top_m1/PLL_m1/inst/clk_out2_PLL
                         BUFGCE (Prop_BUFGCE_I_O)     0.017     0.037 r  pl_top_m1/PLL_m1/inst/clkout2_buf/O
                         net (fo=56210, unplaced)     1.114     1.151    pl_top_m1/buffer_control_m1/head_bufer_control_m1/head_fifo_m1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/dest_clk
                         FDPE                                         r  pl_top_m1/buffer_control_m1/head_bufer_control_m1/head_fifo_m1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDPE (Prop_FDPE_C_Q)         0.038     1.189 f  pl_top_m1/buffer_control_m1/head_bufer_control_m1/head_fifo_m1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, unplaced)         0.129     1.318    pl_top_m1/buffer_control_m1/head_bufer_control_m1/head_fifo_m1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2
                         FDCE                                         f  pl_top_m1/buffer_control_m1/head_bufer_control_m1/head_fifo_m1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_PLL rise edge)
                                                      0.000     0.000 r  
                         BUFG_PS                      0.000     0.000 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1710, unplaced)      1.259     1.259    pl_top_m1/PLL_m1/inst/clk_in1
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT1)
                                                     -1.261    -0.002 r  pl_top_m1/PLL_m1/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, unplaced)         0.137     0.135    pl_top_m1/PLL_m1/inst/clk_out2_PLL
                         BUFGCE (Prop_BUFGCE_I_O)     0.019     0.154 r  pl_top_m1/PLL_m1/inst/clkout2_buf/O
                         net (fo=56210, unplaced)     1.259     1.413    pl_top_m1/buffer_control_m1/head_bufer_control_m1/head_fifo_m1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
                         FDCE                                         r  pl_top_m1/buffer_control_m1/head_bufer_control_m1/head_fifo_m1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg[1]/C
                         clock pessimism             -0.117     1.296    
                         FDCE (Remov_FDCE_C_CLR)     -0.020     1.276    pl_top_m1/buffer_control_m1/head_bufer_control_m1/head_fifo_m1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.276    
                         arrival time                           1.318    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 pl_top_m1/buffer_control_m1/image_write_buffer_control_m1/image_prerd_toaxi_fifo_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_PLL  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            pl_top_m1/buffer_control_m1/image_write_buffer_control_m1/image_prerd_toaxi_fifo_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[0]/CLR
                            (removal check against rising-edge clock clk_out2_PLL  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_PLL rise@0.000ns - clk_out2_PLL rise@0.000ns)
  Data Path Delay:        0.167ns  (logic 0.038ns (22.763%)  route 0.129ns (77.237%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.413ns
    Source Clock Delay      (SCD):    1.151ns
    Clock Pessimism Removal (CPR):    0.117ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_PLL rise edge)
                                                      0.000     0.000 r  
                         BUFG_PS                      0.000     0.000 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1710, unplaced)      1.114     1.114    pl_top_m1/PLL_m1/inst/clk_in1
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT1)
                                                     -1.215    -0.101 r  pl_top_m1/PLL_m1/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, unplaced)         0.121     0.020    pl_top_m1/PLL_m1/inst/clk_out2_PLL
                         BUFGCE (Prop_BUFGCE_I_O)     0.017     0.037 r  pl_top_m1/PLL_m1/inst/clkout2_buf/O
                         net (fo=56210, unplaced)     1.114     1.151    pl_top_m1/buffer_control_m1/image_write_buffer_control_m1/image_prerd_toaxi_fifo_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
                         FDPE                                         r  pl_top_m1/buffer_control_m1/image_write_buffer_control_m1/image_prerd_toaxi_fifo_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDPE (Prop_FDPE_C_Q)         0.038     1.189 f  pl_top_m1/buffer_control_m1/image_write_buffer_control_m1/image_prerd_toaxi_fifo_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, unplaced)         0.129     1.318    pl_top_m1/buffer_control_m1/image_write_buffer_control_m1/image_prerd_toaxi_fifo_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
                         FDCE                                         f  pl_top_m1/buffer_control_m1/image_write_buffer_control_m1/image_prerd_toaxi_fifo_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_PLL rise edge)
                                                      0.000     0.000 r  
                         BUFG_PS                      0.000     0.000 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1710, unplaced)      1.259     1.259    pl_top_m1/PLL_m1/inst/clk_in1
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT1)
                                                     -1.261    -0.002 r  pl_top_m1/PLL_m1/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, unplaced)         0.137     0.135    pl_top_m1/PLL_m1/inst/clk_out2_PLL
                         BUFGCE (Prop_BUFGCE_I_O)     0.019     0.154 r  pl_top_m1/PLL_m1/inst/clkout2_buf/O
                         net (fo=56210, unplaced)     1.259     1.413    pl_top_m1/buffer_control_m1/image_write_buffer_control_m1/image_prerd_toaxi_fifo_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
                         FDCE                                         r  pl_top_m1/buffer_control_m1/image_write_buffer_control_m1/image_prerd_toaxi_fifo_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[0]/C
                         clock pessimism             -0.117     1.296    
                         FDCE (Remov_FDCE_C_CLR)     -0.020     1.276    pl_top_m1/buffer_control_m1/image_write_buffer_control_m1/image_prerd_toaxi_fifo_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.276    
                         arrival time                           1.318    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 pl_top_m1/buffer_control_m1/image_write_buffer_control_m1/image_prerd_toaxi_fifo_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_PLL  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            pl_top_m1/buffer_control_m1/image_write_buffer_control_m1/image_prerd_toaxi_fifo_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[1]/CLR
                            (removal check against rising-edge clock clk_out2_PLL  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_PLL rise@0.000ns - clk_out2_PLL rise@0.000ns)
  Data Path Delay:        0.167ns  (logic 0.038ns (22.763%)  route 0.129ns (77.237%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.413ns
    Source Clock Delay      (SCD):    1.151ns
    Clock Pessimism Removal (CPR):    0.117ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_PLL rise edge)
                                                      0.000     0.000 r  
                         BUFG_PS                      0.000     0.000 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1710, unplaced)      1.114     1.114    pl_top_m1/PLL_m1/inst/clk_in1
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT1)
                                                     -1.215    -0.101 r  pl_top_m1/PLL_m1/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, unplaced)         0.121     0.020    pl_top_m1/PLL_m1/inst/clk_out2_PLL
                         BUFGCE (Prop_BUFGCE_I_O)     0.017     0.037 r  pl_top_m1/PLL_m1/inst/clkout2_buf/O
                         net (fo=56210, unplaced)     1.114     1.151    pl_top_m1/buffer_control_m1/image_write_buffer_control_m1/image_prerd_toaxi_fifo_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
                         FDPE                                         r  pl_top_m1/buffer_control_m1/image_write_buffer_control_m1/image_prerd_toaxi_fifo_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDPE (Prop_FDPE_C_Q)         0.038     1.189 f  pl_top_m1/buffer_control_m1/image_write_buffer_control_m1/image_prerd_toaxi_fifo_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, unplaced)         0.129     1.318    pl_top_m1/buffer_control_m1/image_write_buffer_control_m1/image_prerd_toaxi_fifo_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
                         FDCE                                         f  pl_top_m1/buffer_control_m1/image_write_buffer_control_m1/image_prerd_toaxi_fifo_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_PLL rise edge)
                                                      0.000     0.000 r  
                         BUFG_PS                      0.000     0.000 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1710, unplaced)      1.259     1.259    pl_top_m1/PLL_m1/inst/clk_in1
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT1)
                                                     -1.261    -0.002 r  pl_top_m1/PLL_m1/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, unplaced)         0.137     0.135    pl_top_m1/PLL_m1/inst/clk_out2_PLL
                         BUFGCE (Prop_BUFGCE_I_O)     0.019     0.154 r  pl_top_m1/PLL_m1/inst/clkout2_buf/O
                         net (fo=56210, unplaced)     1.259     1.413    pl_top_m1/buffer_control_m1/image_write_buffer_control_m1/image_prerd_toaxi_fifo_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
                         FDCE                                         r  pl_top_m1/buffer_control_m1/image_write_buffer_control_m1/image_prerd_toaxi_fifo_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[1]/C
                         clock pessimism             -0.117     1.296    
                         FDCE (Remov_FDCE_C_CLR)     -0.020     1.276    pl_top_m1/buffer_control_m1/image_write_buffer_control_m1/image_prerd_toaxi_fifo_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.276    
                         arrival time                           1.318    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 pl_top_m1/buffer_control_m1/image_write_buffer_control_m1/image_prerd_toaxi_fifo_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_PLL  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            pl_top_m1/buffer_control_m1/image_write_buffer_control_m1/image_prerd_toaxi_fifo_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/PRE
                            (removal check against rising-edge clock clk_out2_PLL  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_PLL rise@0.000ns - clk_out2_PLL rise@0.000ns)
  Data Path Delay:        0.167ns  (logic 0.038ns (22.763%)  route 0.129ns (77.237%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.413ns
    Source Clock Delay      (SCD):    1.151ns
    Clock Pessimism Removal (CPR):    0.117ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_PLL rise edge)
                                                      0.000     0.000 r  
                         BUFG_PS                      0.000     0.000 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1710, unplaced)      1.114     1.114    pl_top_m1/PLL_m1/inst/clk_in1
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT1)
                                                     -1.215    -0.101 r  pl_top_m1/PLL_m1/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, unplaced)         0.121     0.020    pl_top_m1/PLL_m1/inst/clk_out2_PLL
                         BUFGCE (Prop_BUFGCE_I_O)     0.017     0.037 r  pl_top_m1/PLL_m1/inst/clkout2_buf/O
                         net (fo=56210, unplaced)     1.114     1.151    pl_top_m1/buffer_control_m1/image_write_buffer_control_m1/image_prerd_toaxi_fifo_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
                         FDPE                                         r  pl_top_m1/buffer_control_m1/image_write_buffer_control_m1/image_prerd_toaxi_fifo_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDPE (Prop_FDPE_C_Q)         0.038     1.189 f  pl_top_m1/buffer_control_m1/image_write_buffer_control_m1/image_prerd_toaxi_fifo_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, unplaced)         0.129     1.318    pl_top_m1/buffer_control_m1/image_write_buffer_control_m1/image_prerd_toaxi_fifo_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
                         FDPE                                         f  pl_top_m1/buffer_control_m1/image_write_buffer_control_m1/image_prerd_toaxi_fifo_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_PLL rise edge)
                                                      0.000     0.000 r  
                         BUFG_PS                      0.000     0.000 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1710, unplaced)      1.259     1.259    pl_top_m1/PLL_m1/inst/clk_in1
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT1)
                                                     -1.261    -0.002 r  pl_top_m1/PLL_m1/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, unplaced)         0.137     0.135    pl_top_m1/PLL_m1/inst/clk_out2_PLL
                         BUFGCE (Prop_BUFGCE_I_O)     0.019     0.154 r  pl_top_m1/PLL_m1/inst/clkout2_buf/O
                         net (fo=56210, unplaced)     1.259     1.413    pl_top_m1/buffer_control_m1/image_write_buffer_control_m1/image_prerd_toaxi_fifo_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
                         FDPE                                         r  pl_top_m1/buffer_control_m1/image_write_buffer_control_m1/image_prerd_toaxi_fifo_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                         clock pessimism             -0.117     1.296    
                         FDPE (Remov_FDPE_C_PRE)     -0.020     1.276    pl_top_m1/buffer_control_m1/image_write_buffer_control_m1/image_prerd_toaxi_fifo_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg
  -------------------------------------------------------------------
                         required time                         -1.276    
                         arrival time                           1.318    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 pl_top_m1/buffer_control_m1/kernel_buffer_control_m1/kernel_fifo_loop[0].kernel_fifo1_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_PLL  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            pl_top_m1/buffer_control_m1/kernel_buffer_control_m1/kernel_fifo_loop[0].kernel_fifo1_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/PRE
                            (removal check against rising-edge clock clk_out2_PLL  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_PLL rise@0.000ns - clk_out2_PLL rise@0.000ns)
  Data Path Delay:        0.167ns  (logic 0.038ns (22.763%)  route 0.129ns (77.237%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.413ns
    Source Clock Delay      (SCD):    1.151ns
    Clock Pessimism Removal (CPR):    0.117ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_PLL rise edge)
                                                      0.000     0.000 r  
                         BUFG_PS                      0.000     0.000 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1710, unplaced)      1.114     1.114    pl_top_m1/PLL_m1/inst/clk_in1
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT1)
                                                     -1.215    -0.101 r  pl_top_m1/PLL_m1/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, unplaced)         0.121     0.020    pl_top_m1/PLL_m1/inst/clk_out2_PLL
                         BUFGCE (Prop_BUFGCE_I_O)     0.017     0.037 r  pl_top_m1/PLL_m1/inst/clkout2_buf/O
                         net (fo=56210, unplaced)     1.114     1.151    pl_top_m1/buffer_control_m1/kernel_buffer_control_m1/kernel_fifo_loop[0].kernel_fifo1_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/dest_clk
                         FDPE                                         r  pl_top_m1/buffer_control_m1/kernel_buffer_control_m1/kernel_fifo_loop[0].kernel_fifo1_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDPE (Prop_FDPE_C_Q)         0.038     1.189 f  pl_top_m1/buffer_control_m1/kernel_buffer_control_m1/kernel_fifo_loop[0].kernel_fifo1_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, unplaced)         0.129     1.318    pl_top_m1/buffer_control_m1/kernel_buffer_control_m1/kernel_fifo_loop[0].kernel_fifo1_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2
                         FDPE                                         f  pl_top_m1/buffer_control_m1/kernel_buffer_control_m1/kernel_fifo_loop[0].kernel_fifo1_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_PLL rise edge)
                                                      0.000     0.000 r  
                         BUFG_PS                      0.000     0.000 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1710, unplaced)      1.259     1.259    pl_top_m1/PLL_m1/inst/clk_in1
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT1)
                                                     -1.261    -0.002 r  pl_top_m1/PLL_m1/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, unplaced)         0.137     0.135    pl_top_m1/PLL_m1/inst/clk_out2_PLL
                         BUFGCE (Prop_BUFGCE_I_O)     0.019     0.154 r  pl_top_m1/PLL_m1/inst/clkout2_buf/O
                         net (fo=56210, unplaced)     1.259     1.413    pl_top_m1/buffer_control_m1/kernel_buffer_control_m1/kernel_fifo_loop[0].kernel_fifo1_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
                         FDPE                                         r  pl_top_m1/buffer_control_m1/kernel_buffer_control_m1/kernel_fifo_loop[0].kernel_fifo1_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                         clock pessimism             -0.117     1.296    
                         FDPE (Remov_FDPE_C_PRE)     -0.020     1.276    pl_top_m1/buffer_control_m1/kernel_buffer_control_m1/kernel_fifo_loop[0].kernel_fifo1_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg
  -------------------------------------------------------------------
                         required time                         -1.276    
                         arrival time                           1.318    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 pl_top_m1/buffer_control_m1/kernel_buffer_control_m1/kernel_fifo_loop[0].kernel_fifo1_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_PLL  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            pl_top_m1/buffer_control_m1/kernel_buffer_control_m1/kernel_fifo_loop[0].kernel_fifo1_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg[0]/CLR
                            (removal check against rising-edge clock clk_out2_PLL  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_PLL rise@0.000ns - clk_out2_PLL rise@0.000ns)
  Data Path Delay:        0.167ns  (logic 0.038ns (22.763%)  route 0.129ns (77.237%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.413ns
    Source Clock Delay      (SCD):    1.151ns
    Clock Pessimism Removal (CPR):    0.117ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_PLL rise edge)
                                                      0.000     0.000 r  
                         BUFG_PS                      0.000     0.000 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1710, unplaced)      1.114     1.114    pl_top_m1/PLL_m1/inst/clk_in1
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT1)
                                                     -1.215    -0.101 r  pl_top_m1/PLL_m1/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, unplaced)         0.121     0.020    pl_top_m1/PLL_m1/inst/clk_out2_PLL
                         BUFGCE (Prop_BUFGCE_I_O)     0.017     0.037 r  pl_top_m1/PLL_m1/inst/clkout2_buf/O
                         net (fo=56210, unplaced)     1.114     1.151    pl_top_m1/buffer_control_m1/kernel_buffer_control_m1/kernel_fifo_loop[0].kernel_fifo1_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/dest_clk
                         FDPE                                         r  pl_top_m1/buffer_control_m1/kernel_buffer_control_m1/kernel_fifo_loop[0].kernel_fifo1_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDPE (Prop_FDPE_C_Q)         0.038     1.189 f  pl_top_m1/buffer_control_m1/kernel_buffer_control_m1/kernel_fifo_loop[0].kernel_fifo1_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, unplaced)         0.129     1.318    pl_top_m1/buffer_control_m1/kernel_buffer_control_m1/kernel_fifo_loop[0].kernel_fifo1_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2
                         FDCE                                         f  pl_top_m1/buffer_control_m1/kernel_buffer_control_m1/kernel_fifo_loop[0].kernel_fifo1_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_PLL rise edge)
                                                      0.000     0.000 r  
                         BUFG_PS                      0.000     0.000 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1710, unplaced)      1.259     1.259    pl_top_m1/PLL_m1/inst/clk_in1
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT1)
                                                     -1.261    -0.002 r  pl_top_m1/PLL_m1/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, unplaced)         0.137     0.135    pl_top_m1/PLL_m1/inst/clk_out2_PLL
                         BUFGCE (Prop_BUFGCE_I_O)     0.019     0.154 r  pl_top_m1/PLL_m1/inst/clkout2_buf/O
                         net (fo=56210, unplaced)     1.259     1.413    pl_top_m1/buffer_control_m1/kernel_buffer_control_m1/kernel_fifo_loop[0].kernel_fifo1_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
                         FDCE                                         r  pl_top_m1/buffer_control_m1/kernel_buffer_control_m1/kernel_fifo_loop[0].kernel_fifo1_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg[0]/C
                         clock pessimism             -0.117     1.296    
                         FDCE (Remov_FDCE_C_CLR)     -0.020     1.276    pl_top_m1/buffer_control_m1/kernel_buffer_control_m1/kernel_fifo_loop[0].kernel_fifo1_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.276    
                         arrival time                           1.318    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 pl_top_m1/buffer_control_m1/kernel_buffer_control_m1/kernel_fifo_loop[0].kernel_fifo1_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_PLL  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            pl_top_m1/buffer_control_m1/kernel_buffer_control_m1/kernel_fifo_loop[0].kernel_fifo1_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg[1]/CLR
                            (removal check against rising-edge clock clk_out2_PLL  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_PLL rise@0.000ns - clk_out2_PLL rise@0.000ns)
  Data Path Delay:        0.167ns  (logic 0.038ns (22.763%)  route 0.129ns (77.237%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.413ns
    Source Clock Delay      (SCD):    1.151ns
    Clock Pessimism Removal (CPR):    0.117ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_PLL rise edge)
                                                      0.000     0.000 r  
                         BUFG_PS                      0.000     0.000 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1710, unplaced)      1.114     1.114    pl_top_m1/PLL_m1/inst/clk_in1
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT1)
                                                     -1.215    -0.101 r  pl_top_m1/PLL_m1/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, unplaced)         0.121     0.020    pl_top_m1/PLL_m1/inst/clk_out2_PLL
                         BUFGCE (Prop_BUFGCE_I_O)     0.017     0.037 r  pl_top_m1/PLL_m1/inst/clkout2_buf/O
                         net (fo=56210, unplaced)     1.114     1.151    pl_top_m1/buffer_control_m1/kernel_buffer_control_m1/kernel_fifo_loop[0].kernel_fifo1_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/dest_clk
                         FDPE                                         r  pl_top_m1/buffer_control_m1/kernel_buffer_control_m1/kernel_fifo_loop[0].kernel_fifo1_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDPE (Prop_FDPE_C_Q)         0.038     1.189 f  pl_top_m1/buffer_control_m1/kernel_buffer_control_m1/kernel_fifo_loop[0].kernel_fifo1_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, unplaced)         0.129     1.318    pl_top_m1/buffer_control_m1/kernel_buffer_control_m1/kernel_fifo_loop[0].kernel_fifo1_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2
                         FDCE                                         f  pl_top_m1/buffer_control_m1/kernel_buffer_control_m1/kernel_fifo_loop[0].kernel_fifo1_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_PLL rise edge)
                                                      0.000     0.000 r  
                         BUFG_PS                      0.000     0.000 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1710, unplaced)      1.259     1.259    pl_top_m1/PLL_m1/inst/clk_in1
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT1)
                                                     -1.261    -0.002 r  pl_top_m1/PLL_m1/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, unplaced)         0.137     0.135    pl_top_m1/PLL_m1/inst/clk_out2_PLL
                         BUFGCE (Prop_BUFGCE_I_O)     0.019     0.154 r  pl_top_m1/PLL_m1/inst/clkout2_buf/O
                         net (fo=56210, unplaced)     1.259     1.413    pl_top_m1/buffer_control_m1/kernel_buffer_control_m1/kernel_fifo_loop[0].kernel_fifo1_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
                         FDCE                                         r  pl_top_m1/buffer_control_m1/kernel_buffer_control_m1/kernel_fifo_loop[0].kernel_fifo1_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg[1]/C
                         clock pessimism             -0.117     1.296    
                         FDCE (Remov_FDCE_C_CLR)     -0.020     1.276    pl_top_m1/buffer_control_m1/kernel_buffer_control_m1/kernel_fifo_loop[0].kernel_fifo1_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.276    
                         arrival time                           1.318    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 pl_top_m1/buffer_control_m1/kernel_buffer_control_m1/kernel_fifo_loop[1].kernel_fifo1_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_PLL  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            pl_top_m1/buffer_control_m1/kernel_buffer_control_m1/kernel_fifo_loop[1].kernel_fifo1_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/PRE
                            (removal check against rising-edge clock clk_out2_PLL  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_PLL rise@0.000ns - clk_out2_PLL rise@0.000ns)
  Data Path Delay:        0.167ns  (logic 0.038ns (22.763%)  route 0.129ns (77.237%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.413ns
    Source Clock Delay      (SCD):    1.151ns
    Clock Pessimism Removal (CPR):    0.117ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_PLL rise edge)
                                                      0.000     0.000 r  
                         BUFG_PS                      0.000     0.000 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1710, unplaced)      1.114     1.114    pl_top_m1/PLL_m1/inst/clk_in1
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT1)
                                                     -1.215    -0.101 r  pl_top_m1/PLL_m1/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, unplaced)         0.121     0.020    pl_top_m1/PLL_m1/inst/clk_out2_PLL
                         BUFGCE (Prop_BUFGCE_I_O)     0.017     0.037 r  pl_top_m1/PLL_m1/inst/clkout2_buf/O
                         net (fo=56210, unplaced)     1.114     1.151    pl_top_m1/buffer_control_m1/kernel_buffer_control_m1/kernel_fifo_loop[1].kernel_fifo1_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/dest_clk
                         FDPE                                         r  pl_top_m1/buffer_control_m1/kernel_buffer_control_m1/kernel_fifo_loop[1].kernel_fifo1_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDPE (Prop_FDPE_C_Q)         0.038     1.189 f  pl_top_m1/buffer_control_m1/kernel_buffer_control_m1/kernel_fifo_loop[1].kernel_fifo1_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, unplaced)         0.129     1.318    pl_top_m1/buffer_control_m1/kernel_buffer_control_m1/kernel_fifo_loop[1].kernel_fifo1_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2
                         FDPE                                         f  pl_top_m1/buffer_control_m1/kernel_buffer_control_m1/kernel_fifo_loop[1].kernel_fifo1_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_PLL rise edge)
                                                      0.000     0.000 r  
                         BUFG_PS                      0.000     0.000 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1710, unplaced)      1.259     1.259    pl_top_m1/PLL_m1/inst/clk_in1
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT1)
                                                     -1.261    -0.002 r  pl_top_m1/PLL_m1/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, unplaced)         0.137     0.135    pl_top_m1/PLL_m1/inst/clk_out2_PLL
                         BUFGCE (Prop_BUFGCE_I_O)     0.019     0.154 r  pl_top_m1/PLL_m1/inst/clkout2_buf/O
                         net (fo=56210, unplaced)     1.259     1.413    pl_top_m1/buffer_control_m1/kernel_buffer_control_m1/kernel_fifo_loop[1].kernel_fifo1_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
                         FDPE                                         r  pl_top_m1/buffer_control_m1/kernel_buffer_control_m1/kernel_fifo_loop[1].kernel_fifo1_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                         clock pessimism             -0.117     1.296    
                         FDPE (Remov_FDPE_C_PRE)     -0.020     1.276    pl_top_m1/buffer_control_m1/kernel_buffer_control_m1/kernel_fifo_loop[1].kernel_fifo1_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg
  -------------------------------------------------------------------
                         required time                         -1.276    
                         arrival time                           1.318    
  -------------------------------------------------------------------
                         slack                                  0.042    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_pl_0
  To Clock:  clk_out2_PLL

Setup :         3399  Failing Endpoints,  Worst Slack       -0.322ns,  Total Violation     -418.915ns
Hold  :         2939  Failing Endpoints,  Worst Slack       -0.056ns,  Total Violation     -165.544ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.322ns  (required time - arrival time)
  Source:                 pl_top_m1/reset_m1/soft_rstArray_n_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@1.875ns period=3.750ns})
  Destination:            pl_top_m1/buffer_control_m1/image_write_buffer_control_m1/axi_read_image_cnt_m1/result_high_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out2_PLL  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            0.750ns  (clk_out2_PLL rise@12.000ns - clk_pl_0 rise@11.250ns)
  Data Path Delay:        0.724ns  (logic 0.115ns (15.884%)  route 0.609ns (84.116%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.149ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.634ns = ( 14.634 - 12.000 ) 
    Source Clock Delay      (SCD):    2.783ns = ( 14.033 - 11.250 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.133ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.076ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                     11.250    11.250 r  
                         PS8                          0.000    11.250 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, unplaced)         0.171    11.421    system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
                         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028    11.449 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1710, unplaced)      2.584    14.033    pl_top_m1/reset_m1/AXI_CLK
                         FDRE                                         r  pl_top_m1/reset_m1/soft_rstArray_n_reg[4]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.077    14.110 r  pl_top_m1/reset_m1/soft_rstArray_n_reg[4]/Q
                         net (fo=3012, unplaced)      0.300    14.410    pl_top_m1/reset_m1/soft_rstArray_n[0]
                         LUT1 (Prop_LUT1_I0_O)        0.038    14.448 f  pl_top_m1/reset_m1/reset_LUT1/O
                         net (fo=513, unplaced)       0.309    14.757    pl_top_m1/buffer_control_m1/image_write_buffer_control_m1/axi_read_image_cnt_m1/lopt
                         FDCE                                         f  pl_top_m1/buffer_control_m1/image_write_buffer_control_m1/axi_read_image_cnt_m1/result_high_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_PLL rise edge)
                                                     12.000    12.000 r  
                         BUFG_PS                      0.000    12.000 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1710, unplaced)      2.439    14.439    pl_top_m1/PLL_m1/inst/clk_in1
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT1)
                                                     -2.450    11.989 r  pl_top_m1/PLL_m1/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, unplaced)         0.182    12.171    pl_top_m1/PLL_m1/inst/clk_out2_PLL
                         BUFGCE (Prop_BUFGCE_I_O)     0.024    12.195 r  pl_top_m1/PLL_m1/inst/clkout2_buf/O
                         net (fo=56210, unplaced)     2.439    14.634    pl_top_m1/buffer_control_m1/image_write_buffer_control_m1/axi_read_image_cnt_m1/clk_out2
                         FDCE                                         r  pl_top_m1/buffer_control_m1/image_write_buffer_control_m1/axi_read_image_cnt_m1/result_high_reg[0]/C
                         clock pessimism              0.000    14.634    
                         clock uncertainty           -0.133    14.501    
                         FDCE (Recov_FDCE_C_CLR)     -0.066    14.435    pl_top_m1/buffer_control_m1/image_write_buffer_control_m1/axi_read_image_cnt_m1/result_high_reg[0]
  -------------------------------------------------------------------
                         required time                         14.435    
                         arrival time                         -14.757    
  -------------------------------------------------------------------
                         slack                                 -0.322    

Slack (VIOLATED) :        -0.322ns  (required time - arrival time)
  Source:                 pl_top_m1/reset_m1/soft_rstArray_n_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@1.875ns period=3.750ns})
  Destination:            pl_top_m1/buffer_control_m1/image_write_buffer_control_m1/axi_read_image_cnt_m1/result_high_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out2_PLL  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            0.750ns  (clk_out2_PLL rise@12.000ns - clk_pl_0 rise@11.250ns)
  Data Path Delay:        0.724ns  (logic 0.115ns (15.884%)  route 0.609ns (84.116%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.149ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.634ns = ( 14.634 - 12.000 ) 
    Source Clock Delay      (SCD):    2.783ns = ( 14.033 - 11.250 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.133ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.076ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                     11.250    11.250 r  
                         PS8                          0.000    11.250 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, unplaced)         0.171    11.421    system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
                         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028    11.449 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1710, unplaced)      2.584    14.033    pl_top_m1/reset_m1/AXI_CLK
                         FDRE                                         r  pl_top_m1/reset_m1/soft_rstArray_n_reg[4]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.077    14.110 r  pl_top_m1/reset_m1/soft_rstArray_n_reg[4]/Q
                         net (fo=3012, unplaced)      0.300    14.410    pl_top_m1/reset_m1/soft_rstArray_n[0]
                         LUT1 (Prop_LUT1_I0_O)        0.038    14.448 f  pl_top_m1/reset_m1/reset_LUT1/O
                         net (fo=513, unplaced)       0.309    14.757    pl_top_m1/buffer_control_m1/image_write_buffer_control_m1/axi_read_image_cnt_m1/lopt
                         FDCE                                         f  pl_top_m1/buffer_control_m1/image_write_buffer_control_m1/axi_read_image_cnt_m1/result_high_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_PLL rise edge)
                                                     12.000    12.000 r  
                         BUFG_PS                      0.000    12.000 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1710, unplaced)      2.439    14.439    pl_top_m1/PLL_m1/inst/clk_in1
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT1)
                                                     -2.450    11.989 r  pl_top_m1/PLL_m1/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, unplaced)         0.182    12.171    pl_top_m1/PLL_m1/inst/clk_out2_PLL
                         BUFGCE (Prop_BUFGCE_I_O)     0.024    12.195 r  pl_top_m1/PLL_m1/inst/clkout2_buf/O
                         net (fo=56210, unplaced)     2.439    14.634    pl_top_m1/buffer_control_m1/image_write_buffer_control_m1/axi_read_image_cnt_m1/clk_out2
                         FDCE                                         r  pl_top_m1/buffer_control_m1/image_write_buffer_control_m1/axi_read_image_cnt_m1/result_high_reg[1]/C
                         clock pessimism              0.000    14.634    
                         clock uncertainty           -0.133    14.501    
                         FDCE (Recov_FDCE_C_CLR)     -0.066    14.435    pl_top_m1/buffer_control_m1/image_write_buffer_control_m1/axi_read_image_cnt_m1/result_high_reg[1]
  -------------------------------------------------------------------
                         required time                         14.435    
                         arrival time                         -14.757    
  -------------------------------------------------------------------
                         slack                                 -0.322    

Slack (VIOLATED) :        -0.322ns  (required time - arrival time)
  Source:                 pl_top_m1/reset_m1/soft_rstArray_n_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@1.875ns period=3.750ns})
  Destination:            pl_top_m1/buffer_control_m1/image_write_buffer_control_m1/axi_read_image_cnt_m1/result_high_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out2_PLL  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            0.750ns  (clk_out2_PLL rise@12.000ns - clk_pl_0 rise@11.250ns)
  Data Path Delay:        0.724ns  (logic 0.115ns (15.884%)  route 0.609ns (84.116%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.149ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.634ns = ( 14.634 - 12.000 ) 
    Source Clock Delay      (SCD):    2.783ns = ( 14.033 - 11.250 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.133ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.076ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                     11.250    11.250 r  
                         PS8                          0.000    11.250 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, unplaced)         0.171    11.421    system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
                         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028    11.449 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1710, unplaced)      2.584    14.033    pl_top_m1/reset_m1/AXI_CLK
                         FDRE                                         r  pl_top_m1/reset_m1/soft_rstArray_n_reg[4]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.077    14.110 r  pl_top_m1/reset_m1/soft_rstArray_n_reg[4]/Q
                         net (fo=3012, unplaced)      0.300    14.410    pl_top_m1/reset_m1/soft_rstArray_n[0]
                         LUT1 (Prop_LUT1_I0_O)        0.038    14.448 f  pl_top_m1/reset_m1/reset_LUT1/O
                         net (fo=513, unplaced)       0.309    14.757    pl_top_m1/buffer_control_m1/image_write_buffer_control_m1/axi_read_image_cnt_m1/lopt
                         FDCE                                         f  pl_top_m1/buffer_control_m1/image_write_buffer_control_m1/axi_read_image_cnt_m1/result_high_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_PLL rise edge)
                                                     12.000    12.000 r  
                         BUFG_PS                      0.000    12.000 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1710, unplaced)      2.439    14.439    pl_top_m1/PLL_m1/inst/clk_in1
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT1)
                                                     -2.450    11.989 r  pl_top_m1/PLL_m1/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, unplaced)         0.182    12.171    pl_top_m1/PLL_m1/inst/clk_out2_PLL
                         BUFGCE (Prop_BUFGCE_I_O)     0.024    12.195 r  pl_top_m1/PLL_m1/inst/clkout2_buf/O
                         net (fo=56210, unplaced)     2.439    14.634    pl_top_m1/buffer_control_m1/image_write_buffer_control_m1/axi_read_image_cnt_m1/clk_out2
                         FDCE                                         r  pl_top_m1/buffer_control_m1/image_write_buffer_control_m1/axi_read_image_cnt_m1/result_high_reg[2]/C
                         clock pessimism              0.000    14.634    
                         clock uncertainty           -0.133    14.501    
                         FDCE (Recov_FDCE_C_CLR)     -0.066    14.435    pl_top_m1/buffer_control_m1/image_write_buffer_control_m1/axi_read_image_cnt_m1/result_high_reg[2]
  -------------------------------------------------------------------
                         required time                         14.435    
                         arrival time                         -14.757    
  -------------------------------------------------------------------
                         slack                                 -0.322    

Slack (VIOLATED) :        -0.322ns  (required time - arrival time)
  Source:                 pl_top_m1/reset_m1/soft_rstArray_n_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@1.875ns period=3.750ns})
  Destination:            pl_top_m1/buffer_control_m1/image_write_buffer_control_m1/axi_read_image_cnt_m1/result_high_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out2_PLL  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            0.750ns  (clk_out2_PLL rise@12.000ns - clk_pl_0 rise@11.250ns)
  Data Path Delay:        0.724ns  (logic 0.115ns (15.884%)  route 0.609ns (84.116%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.149ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.634ns = ( 14.634 - 12.000 ) 
    Source Clock Delay      (SCD):    2.783ns = ( 14.033 - 11.250 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.133ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.076ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                     11.250    11.250 r  
                         PS8                          0.000    11.250 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, unplaced)         0.171    11.421    system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
                         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028    11.449 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1710, unplaced)      2.584    14.033    pl_top_m1/reset_m1/AXI_CLK
                         FDRE                                         r  pl_top_m1/reset_m1/soft_rstArray_n_reg[4]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.077    14.110 r  pl_top_m1/reset_m1/soft_rstArray_n_reg[4]/Q
                         net (fo=3012, unplaced)      0.300    14.410    pl_top_m1/reset_m1/soft_rstArray_n[0]
                         LUT1 (Prop_LUT1_I0_O)        0.038    14.448 f  pl_top_m1/reset_m1/reset_LUT1/O
                         net (fo=513, unplaced)       0.309    14.757    pl_top_m1/buffer_control_m1/image_write_buffer_control_m1/axi_read_image_cnt_m1/lopt
                         FDCE                                         f  pl_top_m1/buffer_control_m1/image_write_buffer_control_m1/axi_read_image_cnt_m1/result_high_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_PLL rise edge)
                                                     12.000    12.000 r  
                         BUFG_PS                      0.000    12.000 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1710, unplaced)      2.439    14.439    pl_top_m1/PLL_m1/inst/clk_in1
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT1)
                                                     -2.450    11.989 r  pl_top_m1/PLL_m1/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, unplaced)         0.182    12.171    pl_top_m1/PLL_m1/inst/clk_out2_PLL
                         BUFGCE (Prop_BUFGCE_I_O)     0.024    12.195 r  pl_top_m1/PLL_m1/inst/clkout2_buf/O
                         net (fo=56210, unplaced)     2.439    14.634    pl_top_m1/buffer_control_m1/image_write_buffer_control_m1/axi_read_image_cnt_m1/clk_out2
                         FDCE                                         r  pl_top_m1/buffer_control_m1/image_write_buffer_control_m1/axi_read_image_cnt_m1/result_high_reg[3]/C
                         clock pessimism              0.000    14.634    
                         clock uncertainty           -0.133    14.501    
                         FDCE (Recov_FDCE_C_CLR)     -0.066    14.435    pl_top_m1/buffer_control_m1/image_write_buffer_control_m1/axi_read_image_cnt_m1/result_high_reg[3]
  -------------------------------------------------------------------
                         required time                         14.435    
                         arrival time                         -14.757    
  -------------------------------------------------------------------
                         slack                                 -0.322    

Slack (VIOLATED) :        -0.322ns  (required time - arrival time)
  Source:                 pl_top_m1/reset_m1/soft_rstArray_n_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@1.875ns period=3.750ns})
  Destination:            pl_top_m1/buffer_control_m1/image_write_buffer_control_m1/ramdata_cnt_loop[0].ramdata_cnt_reg[0][0]/CLR
                            (recovery check against rising-edge clock clk_out2_PLL  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            0.750ns  (clk_out2_PLL rise@12.000ns - clk_pl_0 rise@11.250ns)
  Data Path Delay:        0.724ns  (logic 0.115ns (15.884%)  route 0.609ns (84.116%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.149ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.634ns = ( 14.634 - 12.000 ) 
    Source Clock Delay      (SCD):    2.783ns = ( 14.033 - 11.250 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.133ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.076ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                     11.250    11.250 r  
                         PS8                          0.000    11.250 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, unplaced)         0.171    11.421    system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
                         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028    11.449 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1710, unplaced)      2.584    14.033    pl_top_m1/reset_m1/AXI_CLK
                         FDRE                                         r  pl_top_m1/reset_m1/soft_rstArray_n_reg[4]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.077    14.110 r  pl_top_m1/reset_m1/soft_rstArray_n_reg[4]/Q
                         net (fo=3012, unplaced)      0.300    14.410    pl_top_m1/reset_m1/soft_rstArray_n[0]
                         LUT1 (Prop_LUT1_I0_O)        0.038    14.448 f  pl_top_m1/reset_m1/reset_LUT1/O
                         net (fo=513, unplaced)       0.309    14.757    pl_top_m1/buffer_control_m1/image_write_buffer_control_m1/lopt
                         FDCE                                         f  pl_top_m1/buffer_control_m1/image_write_buffer_control_m1/ramdata_cnt_loop[0].ramdata_cnt_reg[0][0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_PLL rise edge)
                                                     12.000    12.000 r  
                         BUFG_PS                      0.000    12.000 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1710, unplaced)      2.439    14.439    pl_top_m1/PLL_m1/inst/clk_in1
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT1)
                                                     -2.450    11.989 r  pl_top_m1/PLL_m1/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, unplaced)         0.182    12.171    pl_top_m1/PLL_m1/inst/clk_out2_PLL
                         BUFGCE (Prop_BUFGCE_I_O)     0.024    12.195 r  pl_top_m1/PLL_m1/inst/clkout2_buf/O
                         net (fo=56210, unplaced)     2.439    14.634    pl_top_m1/buffer_control_m1/image_write_buffer_control_m1/clk_out2
                         FDCE                                         r  pl_top_m1/buffer_control_m1/image_write_buffer_control_m1/ramdata_cnt_loop[0].ramdata_cnt_reg[0][0]/C
                         clock pessimism              0.000    14.634    
                         clock uncertainty           -0.133    14.501    
                         FDCE (Recov_FDCE_C_CLR)     -0.066    14.435    pl_top_m1/buffer_control_m1/image_write_buffer_control_m1/ramdata_cnt_loop[0].ramdata_cnt_reg[0][0]
  -------------------------------------------------------------------
                         required time                         14.435    
                         arrival time                         -14.757    
  -------------------------------------------------------------------
                         slack                                 -0.322    

Slack (VIOLATED) :        -0.322ns  (required time - arrival time)
  Source:                 pl_top_m1/reset_m1/soft_rstArray_n_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@1.875ns period=3.750ns})
  Destination:            pl_top_m1/buffer_control_m1/image_write_buffer_control_m1/ramdata_cnt_loop[0].ramdata_cnt_reg[0][10]/CLR
                            (recovery check against rising-edge clock clk_out2_PLL  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            0.750ns  (clk_out2_PLL rise@12.000ns - clk_pl_0 rise@11.250ns)
  Data Path Delay:        0.724ns  (logic 0.115ns (15.884%)  route 0.609ns (84.116%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.149ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.634ns = ( 14.634 - 12.000 ) 
    Source Clock Delay      (SCD):    2.783ns = ( 14.033 - 11.250 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.133ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.076ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                     11.250    11.250 r  
                         PS8                          0.000    11.250 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, unplaced)         0.171    11.421    system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
                         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028    11.449 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1710, unplaced)      2.584    14.033    pl_top_m1/reset_m1/AXI_CLK
                         FDRE                                         r  pl_top_m1/reset_m1/soft_rstArray_n_reg[4]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.077    14.110 r  pl_top_m1/reset_m1/soft_rstArray_n_reg[4]/Q
                         net (fo=3012, unplaced)      0.300    14.410    pl_top_m1/reset_m1/soft_rstArray_n[0]
                         LUT1 (Prop_LUT1_I0_O)        0.038    14.448 f  pl_top_m1/reset_m1/reset_LUT1/O
                         net (fo=513, unplaced)       0.309    14.757    pl_top_m1/buffer_control_m1/image_write_buffer_control_m1/lopt
                         FDCE                                         f  pl_top_m1/buffer_control_m1/image_write_buffer_control_m1/ramdata_cnt_loop[0].ramdata_cnt_reg[0][10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_PLL rise edge)
                                                     12.000    12.000 r  
                         BUFG_PS                      0.000    12.000 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1710, unplaced)      2.439    14.439    pl_top_m1/PLL_m1/inst/clk_in1
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT1)
                                                     -2.450    11.989 r  pl_top_m1/PLL_m1/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, unplaced)         0.182    12.171    pl_top_m1/PLL_m1/inst/clk_out2_PLL
                         BUFGCE (Prop_BUFGCE_I_O)     0.024    12.195 r  pl_top_m1/PLL_m1/inst/clkout2_buf/O
                         net (fo=56210, unplaced)     2.439    14.634    pl_top_m1/buffer_control_m1/image_write_buffer_control_m1/clk_out2
                         FDCE                                         r  pl_top_m1/buffer_control_m1/image_write_buffer_control_m1/ramdata_cnt_loop[0].ramdata_cnt_reg[0][10]/C
                         clock pessimism              0.000    14.634    
                         clock uncertainty           -0.133    14.501    
                         FDCE (Recov_FDCE_C_CLR)     -0.066    14.435    pl_top_m1/buffer_control_m1/image_write_buffer_control_m1/ramdata_cnt_loop[0].ramdata_cnt_reg[0][10]
  -------------------------------------------------------------------
                         required time                         14.435    
                         arrival time                         -14.757    
  -------------------------------------------------------------------
                         slack                                 -0.322    

Slack (VIOLATED) :        -0.322ns  (required time - arrival time)
  Source:                 pl_top_m1/reset_m1/soft_rstArray_n_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@1.875ns period=3.750ns})
  Destination:            pl_top_m1/buffer_control_m1/image_write_buffer_control_m1/ramdata_cnt_loop[0].ramdata_cnt_reg[0][11]/CLR
                            (recovery check against rising-edge clock clk_out2_PLL  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            0.750ns  (clk_out2_PLL rise@12.000ns - clk_pl_0 rise@11.250ns)
  Data Path Delay:        0.724ns  (logic 0.115ns (15.884%)  route 0.609ns (84.116%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.149ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.634ns = ( 14.634 - 12.000 ) 
    Source Clock Delay      (SCD):    2.783ns = ( 14.033 - 11.250 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.133ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.076ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                     11.250    11.250 r  
                         PS8                          0.000    11.250 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, unplaced)         0.171    11.421    system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
                         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028    11.449 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1710, unplaced)      2.584    14.033    pl_top_m1/reset_m1/AXI_CLK
                         FDRE                                         r  pl_top_m1/reset_m1/soft_rstArray_n_reg[4]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.077    14.110 r  pl_top_m1/reset_m1/soft_rstArray_n_reg[4]/Q
                         net (fo=3012, unplaced)      0.300    14.410    pl_top_m1/reset_m1/soft_rstArray_n[0]
                         LUT1 (Prop_LUT1_I0_O)        0.038    14.448 f  pl_top_m1/reset_m1/reset_LUT1/O
                         net (fo=513, unplaced)       0.309    14.757    pl_top_m1/buffer_control_m1/image_write_buffer_control_m1/lopt
                         FDCE                                         f  pl_top_m1/buffer_control_m1/image_write_buffer_control_m1/ramdata_cnt_loop[0].ramdata_cnt_reg[0][11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_PLL rise edge)
                                                     12.000    12.000 r  
                         BUFG_PS                      0.000    12.000 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1710, unplaced)      2.439    14.439    pl_top_m1/PLL_m1/inst/clk_in1
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT1)
                                                     -2.450    11.989 r  pl_top_m1/PLL_m1/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, unplaced)         0.182    12.171    pl_top_m1/PLL_m1/inst/clk_out2_PLL
                         BUFGCE (Prop_BUFGCE_I_O)     0.024    12.195 r  pl_top_m1/PLL_m1/inst/clkout2_buf/O
                         net (fo=56210, unplaced)     2.439    14.634    pl_top_m1/buffer_control_m1/image_write_buffer_control_m1/clk_out2
                         FDCE                                         r  pl_top_m1/buffer_control_m1/image_write_buffer_control_m1/ramdata_cnt_loop[0].ramdata_cnt_reg[0][11]/C
                         clock pessimism              0.000    14.634    
                         clock uncertainty           -0.133    14.501    
                         FDCE (Recov_FDCE_C_CLR)     -0.066    14.435    pl_top_m1/buffer_control_m1/image_write_buffer_control_m1/ramdata_cnt_loop[0].ramdata_cnt_reg[0][11]
  -------------------------------------------------------------------
                         required time                         14.435    
                         arrival time                         -14.757    
  -------------------------------------------------------------------
                         slack                                 -0.322    

Slack (VIOLATED) :        -0.322ns  (required time - arrival time)
  Source:                 pl_top_m1/reset_m1/soft_rstArray_n_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@1.875ns period=3.750ns})
  Destination:            pl_top_m1/buffer_control_m1/image_write_buffer_control_m1/ramdata_cnt_loop[0].ramdata_cnt_reg[0][12]/CLR
                            (recovery check against rising-edge clock clk_out2_PLL  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            0.750ns  (clk_out2_PLL rise@12.000ns - clk_pl_0 rise@11.250ns)
  Data Path Delay:        0.724ns  (logic 0.115ns (15.884%)  route 0.609ns (84.116%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.149ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.634ns = ( 14.634 - 12.000 ) 
    Source Clock Delay      (SCD):    2.783ns = ( 14.033 - 11.250 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.133ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.076ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                     11.250    11.250 r  
                         PS8                          0.000    11.250 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, unplaced)         0.171    11.421    system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
                         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028    11.449 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1710, unplaced)      2.584    14.033    pl_top_m1/reset_m1/AXI_CLK
                         FDRE                                         r  pl_top_m1/reset_m1/soft_rstArray_n_reg[4]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.077    14.110 r  pl_top_m1/reset_m1/soft_rstArray_n_reg[4]/Q
                         net (fo=3012, unplaced)      0.300    14.410    pl_top_m1/reset_m1/soft_rstArray_n[0]
                         LUT1 (Prop_LUT1_I0_O)        0.038    14.448 f  pl_top_m1/reset_m1/reset_LUT1/O
                         net (fo=513, unplaced)       0.309    14.757    pl_top_m1/buffer_control_m1/image_write_buffer_control_m1/lopt
                         FDCE                                         f  pl_top_m1/buffer_control_m1/image_write_buffer_control_m1/ramdata_cnt_loop[0].ramdata_cnt_reg[0][12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_PLL rise edge)
                                                     12.000    12.000 r  
                         BUFG_PS                      0.000    12.000 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1710, unplaced)      2.439    14.439    pl_top_m1/PLL_m1/inst/clk_in1
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT1)
                                                     -2.450    11.989 r  pl_top_m1/PLL_m1/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, unplaced)         0.182    12.171    pl_top_m1/PLL_m1/inst/clk_out2_PLL
                         BUFGCE (Prop_BUFGCE_I_O)     0.024    12.195 r  pl_top_m1/PLL_m1/inst/clkout2_buf/O
                         net (fo=56210, unplaced)     2.439    14.634    pl_top_m1/buffer_control_m1/image_write_buffer_control_m1/clk_out2
                         FDCE                                         r  pl_top_m1/buffer_control_m1/image_write_buffer_control_m1/ramdata_cnt_loop[0].ramdata_cnt_reg[0][12]/C
                         clock pessimism              0.000    14.634    
                         clock uncertainty           -0.133    14.501    
                         FDCE (Recov_FDCE_C_CLR)     -0.066    14.435    pl_top_m1/buffer_control_m1/image_write_buffer_control_m1/ramdata_cnt_loop[0].ramdata_cnt_reg[0][12]
  -------------------------------------------------------------------
                         required time                         14.435    
                         arrival time                         -14.757    
  -------------------------------------------------------------------
                         slack                                 -0.322    

Slack (VIOLATED) :        -0.322ns  (required time - arrival time)
  Source:                 pl_top_m1/reset_m1/soft_rstArray_n_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@1.875ns period=3.750ns})
  Destination:            pl_top_m1/buffer_control_m1/image_write_buffer_control_m1/ramdata_cnt_loop[0].ramdata_cnt_reg[0][1]/CLR
                            (recovery check against rising-edge clock clk_out2_PLL  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            0.750ns  (clk_out2_PLL rise@12.000ns - clk_pl_0 rise@11.250ns)
  Data Path Delay:        0.724ns  (logic 0.115ns (15.884%)  route 0.609ns (84.116%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.149ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.634ns = ( 14.634 - 12.000 ) 
    Source Clock Delay      (SCD):    2.783ns = ( 14.033 - 11.250 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.133ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.076ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                     11.250    11.250 r  
                         PS8                          0.000    11.250 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, unplaced)         0.171    11.421    system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
                         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028    11.449 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1710, unplaced)      2.584    14.033    pl_top_m1/reset_m1/AXI_CLK
                         FDRE                                         r  pl_top_m1/reset_m1/soft_rstArray_n_reg[4]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.077    14.110 r  pl_top_m1/reset_m1/soft_rstArray_n_reg[4]/Q
                         net (fo=3012, unplaced)      0.300    14.410    pl_top_m1/reset_m1/soft_rstArray_n[0]
                         LUT1 (Prop_LUT1_I0_O)        0.038    14.448 f  pl_top_m1/reset_m1/reset_LUT1/O
                         net (fo=513, unplaced)       0.309    14.757    pl_top_m1/buffer_control_m1/image_write_buffer_control_m1/lopt
                         FDCE                                         f  pl_top_m1/buffer_control_m1/image_write_buffer_control_m1/ramdata_cnt_loop[0].ramdata_cnt_reg[0][1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_PLL rise edge)
                                                     12.000    12.000 r  
                         BUFG_PS                      0.000    12.000 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1710, unplaced)      2.439    14.439    pl_top_m1/PLL_m1/inst/clk_in1
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT1)
                                                     -2.450    11.989 r  pl_top_m1/PLL_m1/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, unplaced)         0.182    12.171    pl_top_m1/PLL_m1/inst/clk_out2_PLL
                         BUFGCE (Prop_BUFGCE_I_O)     0.024    12.195 r  pl_top_m1/PLL_m1/inst/clkout2_buf/O
                         net (fo=56210, unplaced)     2.439    14.634    pl_top_m1/buffer_control_m1/image_write_buffer_control_m1/clk_out2
                         FDCE                                         r  pl_top_m1/buffer_control_m1/image_write_buffer_control_m1/ramdata_cnt_loop[0].ramdata_cnt_reg[0][1]/C
                         clock pessimism              0.000    14.634    
                         clock uncertainty           -0.133    14.501    
                         FDCE (Recov_FDCE_C_CLR)     -0.066    14.435    pl_top_m1/buffer_control_m1/image_write_buffer_control_m1/ramdata_cnt_loop[0].ramdata_cnt_reg[0][1]
  -------------------------------------------------------------------
                         required time                         14.435    
                         arrival time                         -14.757    
  -------------------------------------------------------------------
                         slack                                 -0.322    

Slack (VIOLATED) :        -0.322ns  (required time - arrival time)
  Source:                 pl_top_m1/reset_m1/soft_rstArray_n_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@1.875ns period=3.750ns})
  Destination:            pl_top_m1/buffer_control_m1/image_write_buffer_control_m1/ramdata_cnt_loop[0].ramdata_cnt_reg[0][2]/CLR
                            (recovery check against rising-edge clock clk_out2_PLL  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            0.750ns  (clk_out2_PLL rise@12.000ns - clk_pl_0 rise@11.250ns)
  Data Path Delay:        0.724ns  (logic 0.115ns (15.884%)  route 0.609ns (84.116%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.149ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.634ns = ( 14.634 - 12.000 ) 
    Source Clock Delay      (SCD):    2.783ns = ( 14.033 - 11.250 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.133ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.076ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                     11.250    11.250 r  
                         PS8                          0.000    11.250 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, unplaced)         0.171    11.421    system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
                         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028    11.449 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1710, unplaced)      2.584    14.033    pl_top_m1/reset_m1/AXI_CLK
                         FDRE                                         r  pl_top_m1/reset_m1/soft_rstArray_n_reg[4]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.077    14.110 r  pl_top_m1/reset_m1/soft_rstArray_n_reg[4]/Q
                         net (fo=3012, unplaced)      0.300    14.410    pl_top_m1/reset_m1/soft_rstArray_n[0]
                         LUT1 (Prop_LUT1_I0_O)        0.038    14.448 f  pl_top_m1/reset_m1/reset_LUT1/O
                         net (fo=513, unplaced)       0.309    14.757    pl_top_m1/buffer_control_m1/image_write_buffer_control_m1/lopt
                         FDCE                                         f  pl_top_m1/buffer_control_m1/image_write_buffer_control_m1/ramdata_cnt_loop[0].ramdata_cnt_reg[0][2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_PLL rise edge)
                                                     12.000    12.000 r  
                         BUFG_PS                      0.000    12.000 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1710, unplaced)      2.439    14.439    pl_top_m1/PLL_m1/inst/clk_in1
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT1)
                                                     -2.450    11.989 r  pl_top_m1/PLL_m1/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, unplaced)         0.182    12.171    pl_top_m1/PLL_m1/inst/clk_out2_PLL
                         BUFGCE (Prop_BUFGCE_I_O)     0.024    12.195 r  pl_top_m1/PLL_m1/inst/clkout2_buf/O
                         net (fo=56210, unplaced)     2.439    14.634    pl_top_m1/buffer_control_m1/image_write_buffer_control_m1/clk_out2
                         FDCE                                         r  pl_top_m1/buffer_control_m1/image_write_buffer_control_m1/ramdata_cnt_loop[0].ramdata_cnt_reg[0][2]/C
                         clock pessimism              0.000    14.634    
                         clock uncertainty           -0.133    14.501    
                         FDCE (Recov_FDCE_C_CLR)     -0.066    14.435    pl_top_m1/buffer_control_m1/image_write_buffer_control_m1/ramdata_cnt_loop[0].ramdata_cnt_reg[0][2]
  -------------------------------------------------------------------
                         required time                         14.435    
                         arrival time                         -14.757    
  -------------------------------------------------------------------
                         slack                                 -0.322    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.056ns  (arrival time - required time)
  Source:                 pl_top_m1/reset_m1/soft_rstArray_n_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@1.875ns period=3.750ns})
  Destination:            pl_top_m1/buffer_control_m1/image_read_buffer_control_m1/load_image_valid_reg[0]/CLR
                            (removal check against rising-edge clock clk_out2_PLL  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_PLL rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.245ns  (logic 0.038ns (15.523%)  route 0.207ns (84.477%))
  Logic Levels:           0  
  Clock Path Skew:        0.188ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.413ns
    Source Clock Delay      (SCD):    1.225ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.133ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.076ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
                         PS8                          0.000     0.000 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, unplaced)         0.094     0.094    system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
                         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1710, unplaced)      1.114     1.225    pl_top_m1/reset_m1/AXI_CLK
                         FDRE                                         r  pl_top_m1/reset_m1/soft_rstArray_n_reg[4]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.038     1.263 r  pl_top_m1/reset_m1/soft_rstArray_n_reg[4]/Q
                         net (fo=3012, unplaced)      0.207     1.470    pl_top_m1/buffer_control_m1/image_read_buffer_control_m1/soft_rstArray_n_reg[4]
                         FDCE                                         f  pl_top_m1/buffer_control_m1/image_read_buffer_control_m1/load_image_valid_reg[0]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_PLL rise edge)
                                                      0.000     0.000 r  
                         BUFG_PS                      0.000     0.000 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1710, unplaced)      1.259     1.259    pl_top_m1/PLL_m1/inst/clk_in1
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT1)
                                                     -1.261    -0.002 r  pl_top_m1/PLL_m1/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, unplaced)         0.137     0.135    pl_top_m1/PLL_m1/inst/clk_out2_PLL
                         BUFGCE (Prop_BUFGCE_I_O)     0.019     0.154 r  pl_top_m1/PLL_m1/inst/clkout2_buf/O
                         net (fo=56210, unplaced)     1.259     1.413    pl_top_m1/buffer_control_m1/image_read_buffer_control_m1/clk_out2
                         FDCE                                         r  pl_top_m1/buffer_control_m1/image_read_buffer_control_m1/load_image_valid_reg[0]/C
                         clock pessimism              0.000     1.413    
                         clock uncertainty            0.133     1.546    
                         FDCE (Remov_FDCE_C_CLR)     -0.020     1.526    pl_top_m1/buffer_control_m1/image_read_buffer_control_m1/load_image_valid_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.526    
                         arrival time                           1.470    
  -------------------------------------------------------------------
                         slack                                 -0.056    

Slack (VIOLATED) :        -0.056ns  (arrival time - required time)
  Source:                 pl_top_m1/reset_m1/soft_rstArray_n_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@1.875ns period=3.750ns})
  Destination:            pl_top_m1/buffer_control_m1/image_read_buffer_control_m1/load_image_valid_reg[1]/CLR
                            (removal check against rising-edge clock clk_out2_PLL  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_PLL rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.245ns  (logic 0.038ns (15.523%)  route 0.207ns (84.477%))
  Logic Levels:           0  
  Clock Path Skew:        0.188ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.413ns
    Source Clock Delay      (SCD):    1.225ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.133ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.076ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
                         PS8                          0.000     0.000 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, unplaced)         0.094     0.094    system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
                         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1710, unplaced)      1.114     1.225    pl_top_m1/reset_m1/AXI_CLK
                         FDRE                                         r  pl_top_m1/reset_m1/soft_rstArray_n_reg[4]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.038     1.263 r  pl_top_m1/reset_m1/soft_rstArray_n_reg[4]/Q
                         net (fo=3012, unplaced)      0.207     1.470    pl_top_m1/buffer_control_m1/image_read_buffer_control_m1/soft_rstArray_n_reg[4]
                         FDCE                                         f  pl_top_m1/buffer_control_m1/image_read_buffer_control_m1/load_image_valid_reg[1]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_PLL rise edge)
                                                      0.000     0.000 r  
                         BUFG_PS                      0.000     0.000 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1710, unplaced)      1.259     1.259    pl_top_m1/PLL_m1/inst/clk_in1
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT1)
                                                     -1.261    -0.002 r  pl_top_m1/PLL_m1/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, unplaced)         0.137     0.135    pl_top_m1/PLL_m1/inst/clk_out2_PLL
                         BUFGCE (Prop_BUFGCE_I_O)     0.019     0.154 r  pl_top_m1/PLL_m1/inst/clkout2_buf/O
                         net (fo=56210, unplaced)     1.259     1.413    pl_top_m1/buffer_control_m1/image_read_buffer_control_m1/clk_out2
                         FDCE                                         r  pl_top_m1/buffer_control_m1/image_read_buffer_control_m1/load_image_valid_reg[1]/C
                         clock pessimism              0.000     1.413    
                         clock uncertainty            0.133     1.546    
                         FDCE (Remov_FDCE_C_CLR)     -0.020     1.526    pl_top_m1/buffer_control_m1/image_read_buffer_control_m1/load_image_valid_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.526    
                         arrival time                           1.470    
  -------------------------------------------------------------------
                         slack                                 -0.056    

Slack (VIOLATED) :        -0.056ns  (arrival time - required time)
  Source:                 pl_top_m1/reset_m1/soft_rstArray_n_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@1.875ns period=3.750ns})
  Destination:            pl_top_m1/buffer_control_m1/image_read_buffer_control_m1/load_image_valid_reg[2]/CLR
                            (removal check against rising-edge clock clk_out2_PLL  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_PLL rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.245ns  (logic 0.038ns (15.523%)  route 0.207ns (84.477%))
  Logic Levels:           0  
  Clock Path Skew:        0.188ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.413ns
    Source Clock Delay      (SCD):    1.225ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.133ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.076ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
                         PS8                          0.000     0.000 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, unplaced)         0.094     0.094    system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
                         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1710, unplaced)      1.114     1.225    pl_top_m1/reset_m1/AXI_CLK
                         FDRE                                         r  pl_top_m1/reset_m1/soft_rstArray_n_reg[4]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.038     1.263 r  pl_top_m1/reset_m1/soft_rstArray_n_reg[4]/Q
                         net (fo=3012, unplaced)      0.207     1.470    pl_top_m1/buffer_control_m1/image_read_buffer_control_m1/soft_rstArray_n_reg[4]
                         FDCE                                         f  pl_top_m1/buffer_control_m1/image_read_buffer_control_m1/load_image_valid_reg[2]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_PLL rise edge)
                                                      0.000     0.000 r  
                         BUFG_PS                      0.000     0.000 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1710, unplaced)      1.259     1.259    pl_top_m1/PLL_m1/inst/clk_in1
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT1)
                                                     -1.261    -0.002 r  pl_top_m1/PLL_m1/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, unplaced)         0.137     0.135    pl_top_m1/PLL_m1/inst/clk_out2_PLL
                         BUFGCE (Prop_BUFGCE_I_O)     0.019     0.154 r  pl_top_m1/PLL_m1/inst/clkout2_buf/O
                         net (fo=56210, unplaced)     1.259     1.413    pl_top_m1/buffer_control_m1/image_read_buffer_control_m1/clk_out2
                         FDCE                                         r  pl_top_m1/buffer_control_m1/image_read_buffer_control_m1/load_image_valid_reg[2]/C
                         clock pessimism              0.000     1.413    
                         clock uncertainty            0.133     1.546    
                         FDCE (Remov_FDCE_C_CLR)     -0.020     1.526    pl_top_m1/buffer_control_m1/image_read_buffer_control_m1/load_image_valid_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.526    
                         arrival time                           1.470    
  -------------------------------------------------------------------
                         slack                                 -0.056    

Slack (VIOLATED) :        -0.056ns  (arrival time - required time)
  Source:                 pl_top_m1/reset_m1/soft_rstArray_n_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@1.875ns period=3.750ns})
  Destination:            pl_top_m1/buffer_control_m1/image_read_buffer_control_m1/load_image_valid_reg[3]/CLR
                            (removal check against rising-edge clock clk_out2_PLL  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_PLL rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.245ns  (logic 0.038ns (15.523%)  route 0.207ns (84.477%))
  Logic Levels:           0  
  Clock Path Skew:        0.188ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.413ns
    Source Clock Delay      (SCD):    1.225ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.133ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.076ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
                         PS8                          0.000     0.000 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, unplaced)         0.094     0.094    system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
                         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1710, unplaced)      1.114     1.225    pl_top_m1/reset_m1/AXI_CLK
                         FDRE                                         r  pl_top_m1/reset_m1/soft_rstArray_n_reg[4]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.038     1.263 r  pl_top_m1/reset_m1/soft_rstArray_n_reg[4]/Q
                         net (fo=3012, unplaced)      0.207     1.470    pl_top_m1/buffer_control_m1/image_read_buffer_control_m1/soft_rstArray_n_reg[4]
                         FDCE                                         f  pl_top_m1/buffer_control_m1/image_read_buffer_control_m1/load_image_valid_reg[3]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_PLL rise edge)
                                                      0.000     0.000 r  
                         BUFG_PS                      0.000     0.000 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1710, unplaced)      1.259     1.259    pl_top_m1/PLL_m1/inst/clk_in1
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT1)
                                                     -1.261    -0.002 r  pl_top_m1/PLL_m1/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, unplaced)         0.137     0.135    pl_top_m1/PLL_m1/inst/clk_out2_PLL
                         BUFGCE (Prop_BUFGCE_I_O)     0.019     0.154 r  pl_top_m1/PLL_m1/inst/clkout2_buf/O
                         net (fo=56210, unplaced)     1.259     1.413    pl_top_m1/buffer_control_m1/image_read_buffer_control_m1/clk_out2
                         FDCE                                         r  pl_top_m1/buffer_control_m1/image_read_buffer_control_m1/load_image_valid_reg[3]/C
                         clock pessimism              0.000     1.413    
                         clock uncertainty            0.133     1.546    
                         FDCE (Remov_FDCE_C_CLR)     -0.020     1.526    pl_top_m1/buffer_control_m1/image_read_buffer_control_m1/load_image_valid_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.526    
                         arrival time                           1.470    
  -------------------------------------------------------------------
                         slack                                 -0.056    

Slack (VIOLATED) :        -0.056ns  (arrival time - required time)
  Source:                 pl_top_m1/reset_m1/soft_rstArray_n_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@1.875ns period=3.750ns})
  Destination:            pl_top_m1/buffer_control_m1/image_read_buffer_control_m1/load_image_valid_reg[4]/CLR
                            (removal check against rising-edge clock clk_out2_PLL  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_PLL rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.245ns  (logic 0.038ns (15.523%)  route 0.207ns (84.477%))
  Logic Levels:           0  
  Clock Path Skew:        0.188ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.413ns
    Source Clock Delay      (SCD):    1.225ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.133ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.076ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
                         PS8                          0.000     0.000 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, unplaced)         0.094     0.094    system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
                         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1710, unplaced)      1.114     1.225    pl_top_m1/reset_m1/AXI_CLK
                         FDRE                                         r  pl_top_m1/reset_m1/soft_rstArray_n_reg[4]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.038     1.263 r  pl_top_m1/reset_m1/soft_rstArray_n_reg[4]/Q
                         net (fo=3012, unplaced)      0.207     1.470    pl_top_m1/buffer_control_m1/image_read_buffer_control_m1/soft_rstArray_n_reg[4]
                         FDCE                                         f  pl_top_m1/buffer_control_m1/image_read_buffer_control_m1/load_image_valid_reg[4]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_PLL rise edge)
                                                      0.000     0.000 r  
                         BUFG_PS                      0.000     0.000 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1710, unplaced)      1.259     1.259    pl_top_m1/PLL_m1/inst/clk_in1
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT1)
                                                     -1.261    -0.002 r  pl_top_m1/PLL_m1/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, unplaced)         0.137     0.135    pl_top_m1/PLL_m1/inst/clk_out2_PLL
                         BUFGCE (Prop_BUFGCE_I_O)     0.019     0.154 r  pl_top_m1/PLL_m1/inst/clkout2_buf/O
                         net (fo=56210, unplaced)     1.259     1.413    pl_top_m1/buffer_control_m1/image_read_buffer_control_m1/clk_out2
                         FDCE                                         r  pl_top_m1/buffer_control_m1/image_read_buffer_control_m1/load_image_valid_reg[4]/C
                         clock pessimism              0.000     1.413    
                         clock uncertainty            0.133     1.546    
                         FDCE (Remov_FDCE_C_CLR)     -0.020     1.526    pl_top_m1/buffer_control_m1/image_read_buffer_control_m1/load_image_valid_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.526    
                         arrival time                           1.470    
  -------------------------------------------------------------------
                         slack                                 -0.056    

Slack (VIOLATED) :        -0.056ns  (arrival time - required time)
  Source:                 pl_top_m1/reset_m1/soft_rstArray_n_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@1.875ns period=3.750ns})
  Destination:            pl_top_m1/buffer_control_m1/image_read_buffer_control_m1/load_image_valid_reg[5]/CLR
                            (removal check against rising-edge clock clk_out2_PLL  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_PLL rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.245ns  (logic 0.038ns (15.523%)  route 0.207ns (84.477%))
  Logic Levels:           0  
  Clock Path Skew:        0.188ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.413ns
    Source Clock Delay      (SCD):    1.225ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.133ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.076ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
                         PS8                          0.000     0.000 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, unplaced)         0.094     0.094    system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
                         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1710, unplaced)      1.114     1.225    pl_top_m1/reset_m1/AXI_CLK
                         FDRE                                         r  pl_top_m1/reset_m1/soft_rstArray_n_reg[4]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.038     1.263 r  pl_top_m1/reset_m1/soft_rstArray_n_reg[4]/Q
                         net (fo=3012, unplaced)      0.207     1.470    pl_top_m1/buffer_control_m1/image_read_buffer_control_m1/soft_rstArray_n_reg[4]
                         FDCE                                         f  pl_top_m1/buffer_control_m1/image_read_buffer_control_m1/load_image_valid_reg[5]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_PLL rise edge)
                                                      0.000     0.000 r  
                         BUFG_PS                      0.000     0.000 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1710, unplaced)      1.259     1.259    pl_top_m1/PLL_m1/inst/clk_in1
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT1)
                                                     -1.261    -0.002 r  pl_top_m1/PLL_m1/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, unplaced)         0.137     0.135    pl_top_m1/PLL_m1/inst/clk_out2_PLL
                         BUFGCE (Prop_BUFGCE_I_O)     0.019     0.154 r  pl_top_m1/PLL_m1/inst/clkout2_buf/O
                         net (fo=56210, unplaced)     1.259     1.413    pl_top_m1/buffer_control_m1/image_read_buffer_control_m1/clk_out2
                         FDCE                                         r  pl_top_m1/buffer_control_m1/image_read_buffer_control_m1/load_image_valid_reg[5]/C
                         clock pessimism              0.000     1.413    
                         clock uncertainty            0.133     1.546    
                         FDCE (Remov_FDCE_C_CLR)     -0.020     1.526    pl_top_m1/buffer_control_m1/image_read_buffer_control_m1/load_image_valid_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.526    
                         arrival time                           1.470    
  -------------------------------------------------------------------
                         slack                                 -0.056    

Slack (VIOLATED) :        -0.056ns  (arrival time - required time)
  Source:                 pl_top_m1/reset_m1/soft_rstArray_n_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@1.875ns period=3.750ns})
  Destination:            pl_top_m1/buffer_control_m1/image_read_buffer_control_m1/load_image_valid_reg[6]/CLR
                            (removal check against rising-edge clock clk_out2_PLL  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_PLL rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.245ns  (logic 0.038ns (15.523%)  route 0.207ns (84.477%))
  Logic Levels:           0  
  Clock Path Skew:        0.188ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.413ns
    Source Clock Delay      (SCD):    1.225ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.133ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.076ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
                         PS8                          0.000     0.000 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, unplaced)         0.094     0.094    system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
                         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1710, unplaced)      1.114     1.225    pl_top_m1/reset_m1/AXI_CLK
                         FDRE                                         r  pl_top_m1/reset_m1/soft_rstArray_n_reg[4]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.038     1.263 r  pl_top_m1/reset_m1/soft_rstArray_n_reg[4]/Q
                         net (fo=3012, unplaced)      0.207     1.470    pl_top_m1/buffer_control_m1/image_read_buffer_control_m1/soft_rstArray_n_reg[4]
                         FDCE                                         f  pl_top_m1/buffer_control_m1/image_read_buffer_control_m1/load_image_valid_reg[6]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_PLL rise edge)
                                                      0.000     0.000 r  
                         BUFG_PS                      0.000     0.000 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1710, unplaced)      1.259     1.259    pl_top_m1/PLL_m1/inst/clk_in1
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT1)
                                                     -1.261    -0.002 r  pl_top_m1/PLL_m1/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, unplaced)         0.137     0.135    pl_top_m1/PLL_m1/inst/clk_out2_PLL
                         BUFGCE (Prop_BUFGCE_I_O)     0.019     0.154 r  pl_top_m1/PLL_m1/inst/clkout2_buf/O
                         net (fo=56210, unplaced)     1.259     1.413    pl_top_m1/buffer_control_m1/image_read_buffer_control_m1/clk_out2
                         FDCE                                         r  pl_top_m1/buffer_control_m1/image_read_buffer_control_m1/load_image_valid_reg[6]/C
                         clock pessimism              0.000     1.413    
                         clock uncertainty            0.133     1.546    
                         FDCE (Remov_FDCE_C_CLR)     -0.020     1.526    pl_top_m1/buffer_control_m1/image_read_buffer_control_m1/load_image_valid_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.526    
                         arrival time                           1.470    
  -------------------------------------------------------------------
                         slack                                 -0.056    

Slack (VIOLATED) :        -0.056ns  (arrival time - required time)
  Source:                 pl_top_m1/reset_m1/soft_rstArray_n_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@1.875ns period=3.750ns})
  Destination:            pl_top_m1/buffer_control_m1/image_read_buffer_control_m1/load_image_valid_reg[7]/CLR
                            (removal check against rising-edge clock clk_out2_PLL  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_PLL rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.245ns  (logic 0.038ns (15.523%)  route 0.207ns (84.477%))
  Logic Levels:           0  
  Clock Path Skew:        0.188ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.413ns
    Source Clock Delay      (SCD):    1.225ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.133ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.076ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
                         PS8                          0.000     0.000 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, unplaced)         0.094     0.094    system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
                         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1710, unplaced)      1.114     1.225    pl_top_m1/reset_m1/AXI_CLK
                         FDRE                                         r  pl_top_m1/reset_m1/soft_rstArray_n_reg[4]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.038     1.263 r  pl_top_m1/reset_m1/soft_rstArray_n_reg[4]/Q
                         net (fo=3012, unplaced)      0.207     1.470    pl_top_m1/buffer_control_m1/image_read_buffer_control_m1/soft_rstArray_n_reg[4]
                         FDCE                                         f  pl_top_m1/buffer_control_m1/image_read_buffer_control_m1/load_image_valid_reg[7]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_PLL rise edge)
                                                      0.000     0.000 r  
                         BUFG_PS                      0.000     0.000 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1710, unplaced)      1.259     1.259    pl_top_m1/PLL_m1/inst/clk_in1
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT1)
                                                     -1.261    -0.002 r  pl_top_m1/PLL_m1/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, unplaced)         0.137     0.135    pl_top_m1/PLL_m1/inst/clk_out2_PLL
                         BUFGCE (Prop_BUFGCE_I_O)     0.019     0.154 r  pl_top_m1/PLL_m1/inst/clkout2_buf/O
                         net (fo=56210, unplaced)     1.259     1.413    pl_top_m1/buffer_control_m1/image_read_buffer_control_m1/clk_out2
                         FDCE                                         r  pl_top_m1/buffer_control_m1/image_read_buffer_control_m1/load_image_valid_reg[7]/C
                         clock pessimism              0.000     1.413    
                         clock uncertainty            0.133     1.546    
                         FDCE (Remov_FDCE_C_CLR)     -0.020     1.526    pl_top_m1/buffer_control_m1/image_read_buffer_control_m1/load_image_valid_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.526    
                         arrival time                           1.470    
  -------------------------------------------------------------------
                         slack                                 -0.056    

Slack (VIOLATED) :        -0.056ns  (arrival time - required time)
  Source:                 pl_top_m1/reset_m1/soft_rstArray_n_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@1.875ns period=3.750ns})
  Destination:            pl_top_m1/buffer_control_m1/image_read_buffer_control_m1/multi_rd_addr_m1/result_temp_reg[0]/CLR
                            (removal check against rising-edge clock clk_out2_PLL  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_PLL rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.245ns  (logic 0.038ns (15.523%)  route 0.207ns (84.477%))
  Logic Levels:           0  
  Clock Path Skew:        0.188ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.413ns
    Source Clock Delay      (SCD):    1.225ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.133ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.076ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
                         PS8                          0.000     0.000 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, unplaced)         0.094     0.094    system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
                         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1710, unplaced)      1.114     1.225    pl_top_m1/reset_m1/AXI_CLK
                         FDRE                                         r  pl_top_m1/reset_m1/soft_rstArray_n_reg[4]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.038     1.263 r  pl_top_m1/reset_m1/soft_rstArray_n_reg[4]/Q
                         net (fo=3012, unplaced)      0.207     1.470    pl_top_m1/buffer_control_m1/image_read_buffer_control_m1/multi_rd_addr_m1/soft_rstArray_n_reg[4]
                         FDCE                                         f  pl_top_m1/buffer_control_m1/image_read_buffer_control_m1/multi_rd_addr_m1/result_temp_reg[0]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_PLL rise edge)
                                                      0.000     0.000 r  
                         BUFG_PS                      0.000     0.000 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1710, unplaced)      1.259     1.259    pl_top_m1/PLL_m1/inst/clk_in1
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT1)
                                                     -1.261    -0.002 r  pl_top_m1/PLL_m1/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, unplaced)         0.137     0.135    pl_top_m1/PLL_m1/inst/clk_out2_PLL
                         BUFGCE (Prop_BUFGCE_I_O)     0.019     0.154 r  pl_top_m1/PLL_m1/inst/clkout2_buf/O
                         net (fo=56210, unplaced)     1.259     1.413    pl_top_m1/buffer_control_m1/image_read_buffer_control_m1/multi_rd_addr_m1/clk_out2
                         FDCE                                         r  pl_top_m1/buffer_control_m1/image_read_buffer_control_m1/multi_rd_addr_m1/result_temp_reg[0]/C
                         clock pessimism              0.000     1.413    
                         clock uncertainty            0.133     1.546    
                         FDCE (Remov_FDCE_C_CLR)     -0.020     1.526    pl_top_m1/buffer_control_m1/image_read_buffer_control_m1/multi_rd_addr_m1/result_temp_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.526    
                         arrival time                           1.470    
  -------------------------------------------------------------------
                         slack                                 -0.056    

Slack (VIOLATED) :        -0.056ns  (arrival time - required time)
  Source:                 pl_top_m1/reset_m1/soft_rstArray_n_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@1.875ns period=3.750ns})
  Destination:            pl_top_m1/buffer_control_m1/image_read_buffer_control_m1/multi_rd_addr_m1/result_temp_reg[10]/CLR
                            (removal check against rising-edge clock clk_out2_PLL  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_PLL rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.245ns  (logic 0.038ns (15.523%)  route 0.207ns (84.477%))
  Logic Levels:           0  
  Clock Path Skew:        0.188ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.413ns
    Source Clock Delay      (SCD):    1.225ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.133ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.076ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
                         PS8                          0.000     0.000 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, unplaced)         0.094     0.094    system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
                         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1710, unplaced)      1.114     1.225    pl_top_m1/reset_m1/AXI_CLK
                         FDRE                                         r  pl_top_m1/reset_m1/soft_rstArray_n_reg[4]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.038     1.263 r  pl_top_m1/reset_m1/soft_rstArray_n_reg[4]/Q
                         net (fo=3012, unplaced)      0.207     1.470    pl_top_m1/buffer_control_m1/image_read_buffer_control_m1/multi_rd_addr_m1/soft_rstArray_n_reg[4]
                         FDCE                                         f  pl_top_m1/buffer_control_m1/image_read_buffer_control_m1/multi_rd_addr_m1/result_temp_reg[10]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_PLL rise edge)
                                                      0.000     0.000 r  
                         BUFG_PS                      0.000     0.000 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1710, unplaced)      1.259     1.259    pl_top_m1/PLL_m1/inst/clk_in1
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT1)
                                                     -1.261    -0.002 r  pl_top_m1/PLL_m1/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, unplaced)         0.137     0.135    pl_top_m1/PLL_m1/inst/clk_out2_PLL
                         BUFGCE (Prop_BUFGCE_I_O)     0.019     0.154 r  pl_top_m1/PLL_m1/inst/clkout2_buf/O
                         net (fo=56210, unplaced)     1.259     1.413    pl_top_m1/buffer_control_m1/image_read_buffer_control_m1/multi_rd_addr_m1/clk_out2
                         FDCE                                         r  pl_top_m1/buffer_control_m1/image_read_buffer_control_m1/multi_rd_addr_m1/result_temp_reg[10]/C
                         clock pessimism              0.000     1.413    
                         clock uncertainty            0.133     1.546    
                         FDCE (Remov_FDCE_C_CLR)     -0.020     1.526    pl_top_m1/buffer_control_m1/image_read_buffer_control_m1/multi_rd_addr_m1/result_temp_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.526    
                         arrival time                           1.470    
  -------------------------------------------------------------------
                         slack                                 -0.056    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_pl_0
  To Clock:  clk_pl_0

Setup :            0  Failing Endpoints,  Worst Slack        2.696ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.042ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.696ns  (required time - arrival time)
  Source:                 pl_top_m1/reset_m1/soft_rstArray_n_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@1.875ns period=3.750ns})
  Destination:            pl_top_m1/axi_interface_control_m1/information_read_write_m1/inf_write_read_control_reg[0]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@1.875ns period=3.750ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            3.750ns  (clk_pl_0 rise@3.750ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.724ns  (logic 0.115ns (15.884%)  route 0.609ns (84.116%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.599ns = ( 6.349 - 3.750 ) 
    Source Clock Delay      (SCD):    2.783ns
    Clock Pessimism Removal (CPR):    0.039ns
  Clock Uncertainty:      0.119ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.226ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
                         PS8                          0.000     0.000 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, unplaced)         0.171     0.171    system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
                         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.199 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1710, unplaced)      2.584     2.783    pl_top_m1/reset_m1/AXI_CLK
                         FDRE                                         r  pl_top_m1/reset_m1/soft_rstArray_n_reg[4]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.077     2.860 r  pl_top_m1/reset_m1/soft_rstArray_n_reg[4]/Q
                         net (fo=3012, unplaced)      0.300     3.160    pl_top_m1/reset_m1/soft_rstArray_n[0]
                         LUT1 (Prop_LUT1_I0_O)        0.038     3.198 f  pl_top_m1/reset_m1/reset_LUT1/O
                         net (fo=513, unplaced)       0.309     3.507    pl_top_m1/axi_interface_control_m1/information_read_write_m1/lopt
                         FDCE                                         f  pl_top_m1/axi_interface_control_m1/information_read_write_m1/inf_write_read_control_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      3.750     3.750 r  
                         PS8                          0.000     3.750 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, unplaced)         0.135     3.885    system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
                         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     3.910 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1710, unplaced)      2.439     6.349    pl_top_m1/axi_interface_control_m1/information_read_write_m1/AXI_CLK
                         FDCE                                         r  pl_top_m1/axi_interface_control_m1/information_read_write_m1/inf_write_read_control_reg[0]/C
                         clock pessimism              0.039     6.388    
                         clock uncertainty           -0.119     6.269    
                         FDCE (Recov_FDCE_C_CLR)     -0.066     6.203    pl_top_m1/axi_interface_control_m1/information_read_write_m1/inf_write_read_control_reg[0]
  -------------------------------------------------------------------
                         required time                          6.203    
                         arrival time                          -3.507    
  -------------------------------------------------------------------
                         slack                                  2.696    

Slack (MET) :             2.696ns  (required time - arrival time)
  Source:                 pl_top_m1/reset_m1/soft_rstArray_n_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@1.875ns period=3.750ns})
  Destination:            pl_top_m1/axi_interface_control_m1/information_read_write_m1/inf_write_read_control_reg[10]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@1.875ns period=3.750ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            3.750ns  (clk_pl_0 rise@3.750ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.724ns  (logic 0.115ns (15.884%)  route 0.609ns (84.116%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.599ns = ( 6.349 - 3.750 ) 
    Source Clock Delay      (SCD):    2.783ns
    Clock Pessimism Removal (CPR):    0.039ns
  Clock Uncertainty:      0.119ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.226ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
                         PS8                          0.000     0.000 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, unplaced)         0.171     0.171    system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
                         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.199 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1710, unplaced)      2.584     2.783    pl_top_m1/reset_m1/AXI_CLK
                         FDRE                                         r  pl_top_m1/reset_m1/soft_rstArray_n_reg[4]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.077     2.860 r  pl_top_m1/reset_m1/soft_rstArray_n_reg[4]/Q
                         net (fo=3012, unplaced)      0.300     3.160    pl_top_m1/reset_m1/soft_rstArray_n[0]
                         LUT1 (Prop_LUT1_I0_O)        0.038     3.198 f  pl_top_m1/reset_m1/reset_LUT1/O
                         net (fo=513, unplaced)       0.309     3.507    pl_top_m1/axi_interface_control_m1/information_read_write_m1/lopt
                         FDCE                                         f  pl_top_m1/axi_interface_control_m1/information_read_write_m1/inf_write_read_control_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      3.750     3.750 r  
                         PS8                          0.000     3.750 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, unplaced)         0.135     3.885    system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
                         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     3.910 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1710, unplaced)      2.439     6.349    pl_top_m1/axi_interface_control_m1/information_read_write_m1/AXI_CLK
                         FDCE                                         r  pl_top_m1/axi_interface_control_m1/information_read_write_m1/inf_write_read_control_reg[10]/C
                         clock pessimism              0.039     6.388    
                         clock uncertainty           -0.119     6.269    
                         FDCE (Recov_FDCE_C_CLR)     -0.066     6.203    pl_top_m1/axi_interface_control_m1/information_read_write_m1/inf_write_read_control_reg[10]
  -------------------------------------------------------------------
                         required time                          6.203    
                         arrival time                          -3.507    
  -------------------------------------------------------------------
                         slack                                  2.696    

Slack (MET) :             2.696ns  (required time - arrival time)
  Source:                 pl_top_m1/reset_m1/soft_rstArray_n_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@1.875ns period=3.750ns})
  Destination:            pl_top_m1/axi_interface_control_m1/information_read_write_m1/inf_write_read_control_reg[11]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@1.875ns period=3.750ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            3.750ns  (clk_pl_0 rise@3.750ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.724ns  (logic 0.115ns (15.884%)  route 0.609ns (84.116%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.599ns = ( 6.349 - 3.750 ) 
    Source Clock Delay      (SCD):    2.783ns
    Clock Pessimism Removal (CPR):    0.039ns
  Clock Uncertainty:      0.119ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.226ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
                         PS8                          0.000     0.000 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, unplaced)         0.171     0.171    system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
                         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.199 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1710, unplaced)      2.584     2.783    pl_top_m1/reset_m1/AXI_CLK
                         FDRE                                         r  pl_top_m1/reset_m1/soft_rstArray_n_reg[4]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.077     2.860 r  pl_top_m1/reset_m1/soft_rstArray_n_reg[4]/Q
                         net (fo=3012, unplaced)      0.300     3.160    pl_top_m1/reset_m1/soft_rstArray_n[0]
                         LUT1 (Prop_LUT1_I0_O)        0.038     3.198 f  pl_top_m1/reset_m1/reset_LUT1/O
                         net (fo=513, unplaced)       0.309     3.507    pl_top_m1/axi_interface_control_m1/information_read_write_m1/lopt
                         FDCE                                         f  pl_top_m1/axi_interface_control_m1/information_read_write_m1/inf_write_read_control_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      3.750     3.750 r  
                         PS8                          0.000     3.750 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, unplaced)         0.135     3.885    system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
                         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     3.910 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1710, unplaced)      2.439     6.349    pl_top_m1/axi_interface_control_m1/information_read_write_m1/AXI_CLK
                         FDCE                                         r  pl_top_m1/axi_interface_control_m1/information_read_write_m1/inf_write_read_control_reg[11]/C
                         clock pessimism              0.039     6.388    
                         clock uncertainty           -0.119     6.269    
                         FDCE (Recov_FDCE_C_CLR)     -0.066     6.203    pl_top_m1/axi_interface_control_m1/information_read_write_m1/inf_write_read_control_reg[11]
  -------------------------------------------------------------------
                         required time                          6.203    
                         arrival time                          -3.507    
  -------------------------------------------------------------------
                         slack                                  2.696    

Slack (MET) :             2.696ns  (required time - arrival time)
  Source:                 pl_top_m1/reset_m1/soft_rstArray_n_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@1.875ns period=3.750ns})
  Destination:            pl_top_m1/axi_interface_control_m1/information_read_write_m1/inf_write_read_control_reg[1]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@1.875ns period=3.750ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            3.750ns  (clk_pl_0 rise@3.750ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.724ns  (logic 0.115ns (15.884%)  route 0.609ns (84.116%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.599ns = ( 6.349 - 3.750 ) 
    Source Clock Delay      (SCD):    2.783ns
    Clock Pessimism Removal (CPR):    0.039ns
  Clock Uncertainty:      0.119ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.226ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
                         PS8                          0.000     0.000 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, unplaced)         0.171     0.171    system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
                         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.199 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1710, unplaced)      2.584     2.783    pl_top_m1/reset_m1/AXI_CLK
                         FDRE                                         r  pl_top_m1/reset_m1/soft_rstArray_n_reg[4]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.077     2.860 r  pl_top_m1/reset_m1/soft_rstArray_n_reg[4]/Q
                         net (fo=3012, unplaced)      0.300     3.160    pl_top_m1/reset_m1/soft_rstArray_n[0]
                         LUT1 (Prop_LUT1_I0_O)        0.038     3.198 f  pl_top_m1/reset_m1/reset_LUT1/O
                         net (fo=513, unplaced)       0.309     3.507    pl_top_m1/axi_interface_control_m1/information_read_write_m1/lopt
                         FDCE                                         f  pl_top_m1/axi_interface_control_m1/information_read_write_m1/inf_write_read_control_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      3.750     3.750 r  
                         PS8                          0.000     3.750 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, unplaced)         0.135     3.885    system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
                         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     3.910 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1710, unplaced)      2.439     6.349    pl_top_m1/axi_interface_control_m1/information_read_write_m1/AXI_CLK
                         FDCE                                         r  pl_top_m1/axi_interface_control_m1/information_read_write_m1/inf_write_read_control_reg[1]/C
                         clock pessimism              0.039     6.388    
                         clock uncertainty           -0.119     6.269    
                         FDCE (Recov_FDCE_C_CLR)     -0.066     6.203    pl_top_m1/axi_interface_control_m1/information_read_write_m1/inf_write_read_control_reg[1]
  -------------------------------------------------------------------
                         required time                          6.203    
                         arrival time                          -3.507    
  -------------------------------------------------------------------
                         slack                                  2.696    

Slack (MET) :             2.696ns  (required time - arrival time)
  Source:                 pl_top_m1/reset_m1/soft_rstArray_n_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@1.875ns period=3.750ns})
  Destination:            pl_top_m1/axi_interface_control_m1/information_read_write_m1/inf_write_read_control_reg[2]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@1.875ns period=3.750ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            3.750ns  (clk_pl_0 rise@3.750ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.724ns  (logic 0.115ns (15.884%)  route 0.609ns (84.116%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.599ns = ( 6.349 - 3.750 ) 
    Source Clock Delay      (SCD):    2.783ns
    Clock Pessimism Removal (CPR):    0.039ns
  Clock Uncertainty:      0.119ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.226ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
                         PS8                          0.000     0.000 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, unplaced)         0.171     0.171    system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
                         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.199 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1710, unplaced)      2.584     2.783    pl_top_m1/reset_m1/AXI_CLK
                         FDRE                                         r  pl_top_m1/reset_m1/soft_rstArray_n_reg[4]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.077     2.860 r  pl_top_m1/reset_m1/soft_rstArray_n_reg[4]/Q
                         net (fo=3012, unplaced)      0.300     3.160    pl_top_m1/reset_m1/soft_rstArray_n[0]
                         LUT1 (Prop_LUT1_I0_O)        0.038     3.198 f  pl_top_m1/reset_m1/reset_LUT1/O
                         net (fo=513, unplaced)       0.309     3.507    pl_top_m1/axi_interface_control_m1/information_read_write_m1/lopt
                         FDCE                                         f  pl_top_m1/axi_interface_control_m1/information_read_write_m1/inf_write_read_control_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      3.750     3.750 r  
                         PS8                          0.000     3.750 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, unplaced)         0.135     3.885    system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
                         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     3.910 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1710, unplaced)      2.439     6.349    pl_top_m1/axi_interface_control_m1/information_read_write_m1/AXI_CLK
                         FDCE                                         r  pl_top_m1/axi_interface_control_m1/information_read_write_m1/inf_write_read_control_reg[2]/C
                         clock pessimism              0.039     6.388    
                         clock uncertainty           -0.119     6.269    
                         FDCE (Recov_FDCE_C_CLR)     -0.066     6.203    pl_top_m1/axi_interface_control_m1/information_read_write_m1/inf_write_read_control_reg[2]
  -------------------------------------------------------------------
                         required time                          6.203    
                         arrival time                          -3.507    
  -------------------------------------------------------------------
                         slack                                  2.696    

Slack (MET) :             2.696ns  (required time - arrival time)
  Source:                 pl_top_m1/reset_m1/soft_rstArray_n_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@1.875ns period=3.750ns})
  Destination:            pl_top_m1/axi_interface_control_m1/information_read_write_m1/inf_write_read_control_reg[3]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@1.875ns period=3.750ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            3.750ns  (clk_pl_0 rise@3.750ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.724ns  (logic 0.115ns (15.884%)  route 0.609ns (84.116%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.599ns = ( 6.349 - 3.750 ) 
    Source Clock Delay      (SCD):    2.783ns
    Clock Pessimism Removal (CPR):    0.039ns
  Clock Uncertainty:      0.119ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.226ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
                         PS8                          0.000     0.000 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, unplaced)         0.171     0.171    system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
                         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.199 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1710, unplaced)      2.584     2.783    pl_top_m1/reset_m1/AXI_CLK
                         FDRE                                         r  pl_top_m1/reset_m1/soft_rstArray_n_reg[4]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.077     2.860 r  pl_top_m1/reset_m1/soft_rstArray_n_reg[4]/Q
                         net (fo=3012, unplaced)      0.300     3.160    pl_top_m1/reset_m1/soft_rstArray_n[0]
                         LUT1 (Prop_LUT1_I0_O)        0.038     3.198 f  pl_top_m1/reset_m1/reset_LUT1/O
                         net (fo=513, unplaced)       0.309     3.507    pl_top_m1/axi_interface_control_m1/information_read_write_m1/lopt
                         FDCE                                         f  pl_top_m1/axi_interface_control_m1/information_read_write_m1/inf_write_read_control_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      3.750     3.750 r  
                         PS8                          0.000     3.750 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, unplaced)         0.135     3.885    system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
                         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     3.910 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1710, unplaced)      2.439     6.349    pl_top_m1/axi_interface_control_m1/information_read_write_m1/AXI_CLK
                         FDCE                                         r  pl_top_m1/axi_interface_control_m1/information_read_write_m1/inf_write_read_control_reg[3]/C
                         clock pessimism              0.039     6.388    
                         clock uncertainty           -0.119     6.269    
                         FDCE (Recov_FDCE_C_CLR)     -0.066     6.203    pl_top_m1/axi_interface_control_m1/information_read_write_m1/inf_write_read_control_reg[3]
  -------------------------------------------------------------------
                         required time                          6.203    
                         arrival time                          -3.507    
  -------------------------------------------------------------------
                         slack                                  2.696    

Slack (MET) :             2.696ns  (required time - arrival time)
  Source:                 pl_top_m1/reset_m1/soft_rstArray_n_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@1.875ns period=3.750ns})
  Destination:            pl_top_m1/axi_interface_control_m1/information_read_write_m1/inf_write_read_control_reg[4]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@1.875ns period=3.750ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            3.750ns  (clk_pl_0 rise@3.750ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.724ns  (logic 0.115ns (15.884%)  route 0.609ns (84.116%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.599ns = ( 6.349 - 3.750 ) 
    Source Clock Delay      (SCD):    2.783ns
    Clock Pessimism Removal (CPR):    0.039ns
  Clock Uncertainty:      0.119ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.226ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
                         PS8                          0.000     0.000 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, unplaced)         0.171     0.171    system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
                         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.199 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1710, unplaced)      2.584     2.783    pl_top_m1/reset_m1/AXI_CLK
                         FDRE                                         r  pl_top_m1/reset_m1/soft_rstArray_n_reg[4]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.077     2.860 r  pl_top_m1/reset_m1/soft_rstArray_n_reg[4]/Q
                         net (fo=3012, unplaced)      0.300     3.160    pl_top_m1/reset_m1/soft_rstArray_n[0]
                         LUT1 (Prop_LUT1_I0_O)        0.038     3.198 f  pl_top_m1/reset_m1/reset_LUT1/O
                         net (fo=513, unplaced)       0.309     3.507    pl_top_m1/axi_interface_control_m1/information_read_write_m1/lopt
                         FDCE                                         f  pl_top_m1/axi_interface_control_m1/information_read_write_m1/inf_write_read_control_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      3.750     3.750 r  
                         PS8                          0.000     3.750 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, unplaced)         0.135     3.885    system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
                         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     3.910 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1710, unplaced)      2.439     6.349    pl_top_m1/axi_interface_control_m1/information_read_write_m1/AXI_CLK
                         FDCE                                         r  pl_top_m1/axi_interface_control_m1/information_read_write_m1/inf_write_read_control_reg[4]/C
                         clock pessimism              0.039     6.388    
                         clock uncertainty           -0.119     6.269    
                         FDCE (Recov_FDCE_C_CLR)     -0.066     6.203    pl_top_m1/axi_interface_control_m1/information_read_write_m1/inf_write_read_control_reg[4]
  -------------------------------------------------------------------
                         required time                          6.203    
                         arrival time                          -3.507    
  -------------------------------------------------------------------
                         slack                                  2.696    

Slack (MET) :             2.696ns  (required time - arrival time)
  Source:                 pl_top_m1/reset_m1/soft_rstArray_n_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@1.875ns period=3.750ns})
  Destination:            pl_top_m1/axi_interface_control_m1/information_read_write_m1/inf_write_read_control_reg[5]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@1.875ns period=3.750ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            3.750ns  (clk_pl_0 rise@3.750ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.724ns  (logic 0.115ns (15.884%)  route 0.609ns (84.116%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.599ns = ( 6.349 - 3.750 ) 
    Source Clock Delay      (SCD):    2.783ns
    Clock Pessimism Removal (CPR):    0.039ns
  Clock Uncertainty:      0.119ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.226ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
                         PS8                          0.000     0.000 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, unplaced)         0.171     0.171    system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
                         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.199 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1710, unplaced)      2.584     2.783    pl_top_m1/reset_m1/AXI_CLK
                         FDRE                                         r  pl_top_m1/reset_m1/soft_rstArray_n_reg[4]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.077     2.860 r  pl_top_m1/reset_m1/soft_rstArray_n_reg[4]/Q
                         net (fo=3012, unplaced)      0.300     3.160    pl_top_m1/reset_m1/soft_rstArray_n[0]
                         LUT1 (Prop_LUT1_I0_O)        0.038     3.198 f  pl_top_m1/reset_m1/reset_LUT1/O
                         net (fo=513, unplaced)       0.309     3.507    pl_top_m1/axi_interface_control_m1/information_read_write_m1/lopt
                         FDCE                                         f  pl_top_m1/axi_interface_control_m1/information_read_write_m1/inf_write_read_control_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      3.750     3.750 r  
                         PS8                          0.000     3.750 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, unplaced)         0.135     3.885    system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
                         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     3.910 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1710, unplaced)      2.439     6.349    pl_top_m1/axi_interface_control_m1/information_read_write_m1/AXI_CLK
                         FDCE                                         r  pl_top_m1/axi_interface_control_m1/information_read_write_m1/inf_write_read_control_reg[5]/C
                         clock pessimism              0.039     6.388    
                         clock uncertainty           -0.119     6.269    
                         FDCE (Recov_FDCE_C_CLR)     -0.066     6.203    pl_top_m1/axi_interface_control_m1/information_read_write_m1/inf_write_read_control_reg[5]
  -------------------------------------------------------------------
                         required time                          6.203    
                         arrival time                          -3.507    
  -------------------------------------------------------------------
                         slack                                  2.696    

Slack (MET) :             2.696ns  (required time - arrival time)
  Source:                 pl_top_m1/reset_m1/soft_rstArray_n_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@1.875ns period=3.750ns})
  Destination:            pl_top_m1/axi_interface_control_m1/information_read_write_m1/inf_write_read_control_reg[6]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@1.875ns period=3.750ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            3.750ns  (clk_pl_0 rise@3.750ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.724ns  (logic 0.115ns (15.884%)  route 0.609ns (84.116%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.599ns = ( 6.349 - 3.750 ) 
    Source Clock Delay      (SCD):    2.783ns
    Clock Pessimism Removal (CPR):    0.039ns
  Clock Uncertainty:      0.119ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.226ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
                         PS8                          0.000     0.000 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, unplaced)         0.171     0.171    system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
                         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.199 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1710, unplaced)      2.584     2.783    pl_top_m1/reset_m1/AXI_CLK
                         FDRE                                         r  pl_top_m1/reset_m1/soft_rstArray_n_reg[4]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.077     2.860 r  pl_top_m1/reset_m1/soft_rstArray_n_reg[4]/Q
                         net (fo=3012, unplaced)      0.300     3.160    pl_top_m1/reset_m1/soft_rstArray_n[0]
                         LUT1 (Prop_LUT1_I0_O)        0.038     3.198 f  pl_top_m1/reset_m1/reset_LUT1/O
                         net (fo=513, unplaced)       0.309     3.507    pl_top_m1/axi_interface_control_m1/information_read_write_m1/lopt
                         FDCE                                         f  pl_top_m1/axi_interface_control_m1/information_read_write_m1/inf_write_read_control_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      3.750     3.750 r  
                         PS8                          0.000     3.750 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, unplaced)         0.135     3.885    system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
                         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     3.910 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1710, unplaced)      2.439     6.349    pl_top_m1/axi_interface_control_m1/information_read_write_m1/AXI_CLK
                         FDCE                                         r  pl_top_m1/axi_interface_control_m1/information_read_write_m1/inf_write_read_control_reg[6]/C
                         clock pessimism              0.039     6.388    
                         clock uncertainty           -0.119     6.269    
                         FDCE (Recov_FDCE_C_CLR)     -0.066     6.203    pl_top_m1/axi_interface_control_m1/information_read_write_m1/inf_write_read_control_reg[6]
  -------------------------------------------------------------------
                         required time                          6.203    
                         arrival time                          -3.507    
  -------------------------------------------------------------------
                         slack                                  2.696    

Slack (MET) :             2.696ns  (required time - arrival time)
  Source:                 pl_top_m1/reset_m1/soft_rstArray_n_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@1.875ns period=3.750ns})
  Destination:            pl_top_m1/axi_interface_control_m1/information_read_write_m1/inf_write_read_control_reg[7]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@1.875ns period=3.750ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            3.750ns  (clk_pl_0 rise@3.750ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.724ns  (logic 0.115ns (15.884%)  route 0.609ns (84.116%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.599ns = ( 6.349 - 3.750 ) 
    Source Clock Delay      (SCD):    2.783ns
    Clock Pessimism Removal (CPR):    0.039ns
  Clock Uncertainty:      0.119ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.226ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
                         PS8                          0.000     0.000 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, unplaced)         0.171     0.171    system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
                         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.199 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1710, unplaced)      2.584     2.783    pl_top_m1/reset_m1/AXI_CLK
                         FDRE                                         r  pl_top_m1/reset_m1/soft_rstArray_n_reg[4]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.077     2.860 r  pl_top_m1/reset_m1/soft_rstArray_n_reg[4]/Q
                         net (fo=3012, unplaced)      0.300     3.160    pl_top_m1/reset_m1/soft_rstArray_n[0]
                         LUT1 (Prop_LUT1_I0_O)        0.038     3.198 f  pl_top_m1/reset_m1/reset_LUT1/O
                         net (fo=513, unplaced)       0.309     3.507    pl_top_m1/axi_interface_control_m1/information_read_write_m1/lopt
                         FDCE                                         f  pl_top_m1/axi_interface_control_m1/information_read_write_m1/inf_write_read_control_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      3.750     3.750 r  
                         PS8                          0.000     3.750 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, unplaced)         0.135     3.885    system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
                         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     3.910 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1710, unplaced)      2.439     6.349    pl_top_m1/axi_interface_control_m1/information_read_write_m1/AXI_CLK
                         FDCE                                         r  pl_top_m1/axi_interface_control_m1/information_read_write_m1/inf_write_read_control_reg[7]/C
                         clock pessimism              0.039     6.388    
                         clock uncertainty           -0.119     6.269    
                         FDCE (Recov_FDCE_C_CLR)     -0.066     6.203    pl_top_m1/axi_interface_control_m1/information_read_write_m1/inf_write_read_control_reg[7]
  -------------------------------------------------------------------
                         required time                          6.203    
                         arrival time                          -3.507    
  -------------------------------------------------------------------
                         slack                                  2.696    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 pl_top_m1/buffer_control_m1/head_bufer_control_m1/head_fifo_m1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_pl_0  {rise@0.000ns fall@1.875ns period=3.750ns})
  Destination:            pl_top_m1/buffer_control_m1/head_bufer_control_m1/head_fifo_m1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/PRE
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@1.875ns period=3.750ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.167ns  (logic 0.038ns (22.763%)  route 0.129ns (77.237%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.397ns
    Source Clock Delay      (SCD):    1.225ns
    Clock Pessimism Removal (CPR):    0.027ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
                         PS8                          0.000     0.000 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, unplaced)         0.094     0.094    system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
                         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1710, unplaced)      1.114     1.225    pl_top_m1/buffer_control_m1/head_bufer_control_m1/head_fifo_m1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
                         FDPE                                         r  pl_top_m1/buffer_control_m1/head_bufer_control_m1/head_fifo_m1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
  -------------------------------------------------------------------    -------------------
                         FDPE (Prop_FDPE_C_Q)         0.038     1.263 f  pl_top_m1/buffer_control_m1/head_bufer_control_m1/head_fifo_m1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/Q
                         net (fo=3, unplaced)         0.129     1.392    pl_top_m1/buffer_control_m1/head_bufer_control_m1/head_fifo_m1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/out
                         FDPE                                         f  pl_top_m1/buffer_control_m1/head_bufer_control_m1/head_fifo_m1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
                         PS8                          0.000     0.000 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, unplaced)         0.120     0.120    system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
                         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1710, unplaced)      1.259     1.397    pl_top_m1/buffer_control_m1/head_bufer_control_m1/head_fifo_m1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_clk
                         FDPE                                         r  pl_top_m1/buffer_control_m1/head_bufer_control_m1/head_fifo_m1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/C
                         clock pessimism             -0.027     1.370    
                         FDPE (Remov_FDPE_C_PRE)     -0.020     1.350    pl_top_m1/buffer_control_m1/head_bufer_control_m1/head_fifo_m1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -1.350    
                         arrival time                           1.392    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 pl_top_m1/buffer_control_m1/head_bufer_control_m1/head_fifo_m1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_pl_0  {rise@0.000ns fall@1.875ns period=3.750ns})
  Destination:            pl_top_m1/buffer_control_m1/head_bufer_control_m1/head_fifo_m1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/PRE
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@1.875ns period=3.750ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.167ns  (logic 0.038ns (22.763%)  route 0.129ns (77.237%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.397ns
    Source Clock Delay      (SCD):    1.225ns
    Clock Pessimism Removal (CPR):    0.027ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
                         PS8                          0.000     0.000 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, unplaced)         0.094     0.094    system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
                         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1710, unplaced)      1.114     1.225    pl_top_m1/buffer_control_m1/head_bufer_control_m1/head_fifo_m1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
                         FDPE                                         r  pl_top_m1/buffer_control_m1/head_bufer_control_m1/head_fifo_m1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
  -------------------------------------------------------------------    -------------------
                         FDPE (Prop_FDPE_C_Q)         0.038     1.263 f  pl_top_m1/buffer_control_m1/head_bufer_control_m1/head_fifo_m1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/Q
                         net (fo=3, unplaced)         0.129     1.392    pl_top_m1/buffer_control_m1/head_bufer_control_m1/head_fifo_m1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/out
                         FDPE                                         f  pl_top_m1/buffer_control_m1/head_bufer_control_m1/head_fifo_m1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
                         PS8                          0.000     0.000 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, unplaced)         0.120     0.120    system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
                         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1710, unplaced)      1.259     1.397    pl_top_m1/buffer_control_m1/head_bufer_control_m1/head_fifo_m1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_clk
                         FDPE                                         r  pl_top_m1/buffer_control_m1/head_bufer_control_m1/head_fifo_m1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/C
                         clock pessimism             -0.027     1.370    
                         FDPE (Remov_FDPE_C_PRE)     -0.020     1.350    pl_top_m1/buffer_control_m1/head_bufer_control_m1/head_fifo_m1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg
  -------------------------------------------------------------------
                         required time                         -1.350    
                         arrival time                           1.392    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 pl_top_m1/buffer_control_m1/image_write_buffer_control_m1/image_prerd_toaxi_fifo_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_pl_0  {rise@0.000ns fall@1.875ns period=3.750ns})
  Destination:            pl_top_m1/buffer_control_m1/image_write_buffer_control_m1/image_prerd_toaxi_fifo_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/PRE
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@1.875ns period=3.750ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.167ns  (logic 0.038ns (22.763%)  route 0.129ns (77.237%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.397ns
    Source Clock Delay      (SCD):    1.225ns
    Clock Pessimism Removal (CPR):    0.027ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
                         PS8                          0.000     0.000 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, unplaced)         0.094     0.094    system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
                         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1710, unplaced)      1.114     1.225    pl_top_m1/buffer_control_m1/image_write_buffer_control_m1/image_prerd_toaxi_fifo_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/dest_clk
                         FDPE                                         r  pl_top_m1/buffer_control_m1/image_write_buffer_control_m1/image_prerd_toaxi_fifo_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDPE (Prop_FDPE_C_Q)         0.038     1.263 f  pl_top_m1/buffer_control_m1/image_write_buffer_control_m1/image_prerd_toaxi_fifo_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, unplaced)         0.129     1.392    pl_top_m1/buffer_control_m1/image_write_buffer_control_m1/image_prerd_toaxi_fifo_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2
                         FDPE                                         f  pl_top_m1/buffer_control_m1/image_write_buffer_control_m1/image_prerd_toaxi_fifo_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
                         PS8                          0.000     0.000 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, unplaced)         0.120     0.120    system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
                         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1710, unplaced)      1.259     1.397    pl_top_m1/buffer_control_m1/image_write_buffer_control_m1/image_prerd_toaxi_fifo_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
                         FDPE                                         r  pl_top_m1/buffer_control_m1/image_write_buffer_control_m1/image_prerd_toaxi_fifo_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                         clock pessimism             -0.027     1.370    
                         FDPE (Remov_FDPE_C_PRE)     -0.020     1.350    pl_top_m1/buffer_control_m1/image_write_buffer_control_m1/image_prerd_toaxi_fifo_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg
  -------------------------------------------------------------------
                         required time                         -1.350    
                         arrival time                           1.392    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 pl_top_m1/buffer_control_m1/image_write_buffer_control_m1/image_prerd_toaxi_fifo_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_pl_0  {rise@0.000ns fall@1.875ns period=3.750ns})
  Destination:            pl_top_m1/buffer_control_m1/image_write_buffer_control_m1/image_prerd_toaxi_fifo_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg[0]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@1.875ns period=3.750ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.167ns  (logic 0.038ns (22.763%)  route 0.129ns (77.237%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.397ns
    Source Clock Delay      (SCD):    1.225ns
    Clock Pessimism Removal (CPR):    0.027ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
                         PS8                          0.000     0.000 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, unplaced)         0.094     0.094    system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
                         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1710, unplaced)      1.114     1.225    pl_top_m1/buffer_control_m1/image_write_buffer_control_m1/image_prerd_toaxi_fifo_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/dest_clk
                         FDPE                                         r  pl_top_m1/buffer_control_m1/image_write_buffer_control_m1/image_prerd_toaxi_fifo_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDPE (Prop_FDPE_C_Q)         0.038     1.263 f  pl_top_m1/buffer_control_m1/image_write_buffer_control_m1/image_prerd_toaxi_fifo_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, unplaced)         0.129     1.392    pl_top_m1/buffer_control_m1/image_write_buffer_control_m1/image_prerd_toaxi_fifo_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2
                         FDCE                                         f  pl_top_m1/buffer_control_m1/image_write_buffer_control_m1/image_prerd_toaxi_fifo_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
                         PS8                          0.000     0.000 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, unplaced)         0.120     0.120    system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
                         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1710, unplaced)      1.259     1.397    pl_top_m1/buffer_control_m1/image_write_buffer_control_m1/image_prerd_toaxi_fifo_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
                         FDCE                                         r  pl_top_m1/buffer_control_m1/image_write_buffer_control_m1/image_prerd_toaxi_fifo_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg[0]/C
                         clock pessimism             -0.027     1.370    
                         FDCE (Remov_FDCE_C_CLR)     -0.020     1.350    pl_top_m1/buffer_control_m1/image_write_buffer_control_m1/image_prerd_toaxi_fifo_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.350    
                         arrival time                           1.392    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 pl_top_m1/buffer_control_m1/image_write_buffer_control_m1/image_prerd_toaxi_fifo_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_pl_0  {rise@0.000ns fall@1.875ns period=3.750ns})
  Destination:            pl_top_m1/buffer_control_m1/image_write_buffer_control_m1/image_prerd_toaxi_fifo_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg[1]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@1.875ns period=3.750ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.167ns  (logic 0.038ns (22.763%)  route 0.129ns (77.237%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.397ns
    Source Clock Delay      (SCD):    1.225ns
    Clock Pessimism Removal (CPR):    0.027ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
                         PS8                          0.000     0.000 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, unplaced)         0.094     0.094    system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
                         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1710, unplaced)      1.114     1.225    pl_top_m1/buffer_control_m1/image_write_buffer_control_m1/image_prerd_toaxi_fifo_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/dest_clk
                         FDPE                                         r  pl_top_m1/buffer_control_m1/image_write_buffer_control_m1/image_prerd_toaxi_fifo_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDPE (Prop_FDPE_C_Q)         0.038     1.263 f  pl_top_m1/buffer_control_m1/image_write_buffer_control_m1/image_prerd_toaxi_fifo_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, unplaced)         0.129     1.392    pl_top_m1/buffer_control_m1/image_write_buffer_control_m1/image_prerd_toaxi_fifo_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2
                         FDCE                                         f  pl_top_m1/buffer_control_m1/image_write_buffer_control_m1/image_prerd_toaxi_fifo_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
                         PS8                          0.000     0.000 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, unplaced)         0.120     0.120    system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
                         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1710, unplaced)      1.259     1.397    pl_top_m1/buffer_control_m1/image_write_buffer_control_m1/image_prerd_toaxi_fifo_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
                         FDCE                                         r  pl_top_m1/buffer_control_m1/image_write_buffer_control_m1/image_prerd_toaxi_fifo_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg[1]/C
                         clock pessimism             -0.027     1.370    
                         FDCE (Remov_FDCE_C_CLR)     -0.020     1.350    pl_top_m1/buffer_control_m1/image_write_buffer_control_m1/image_prerd_toaxi_fifo_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.350    
                         arrival time                           1.392    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 pl_top_m1/buffer_control_m1/kernel_buffer_control_m1/kernel_fifo_loop[0].kernel_fifo1_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_pl_0  {rise@0.000ns fall@1.875ns period=3.750ns})
  Destination:            pl_top_m1/buffer_control_m1/kernel_buffer_control_m1/kernel_fifo_loop[0].kernel_fifo1_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[0]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@1.875ns period=3.750ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.167ns  (logic 0.038ns (22.763%)  route 0.129ns (77.237%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.397ns
    Source Clock Delay      (SCD):    1.225ns
    Clock Pessimism Removal (CPR):    0.027ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
                         PS8                          0.000     0.000 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, unplaced)         0.094     0.094    system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
                         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1710, unplaced)      1.114     1.225    pl_top_m1/buffer_control_m1/kernel_buffer_control_m1/kernel_fifo_loop[0].kernel_fifo1_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
                         FDPE                                         r  pl_top_m1/buffer_control_m1/kernel_buffer_control_m1/kernel_fifo_loop[0].kernel_fifo1_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDPE (Prop_FDPE_C_Q)         0.038     1.263 f  pl_top_m1/buffer_control_m1/kernel_buffer_control_m1/kernel_fifo_loop[0].kernel_fifo1_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, unplaced)         0.129     1.392    pl_top_m1/buffer_control_m1/kernel_buffer_control_m1/kernel_fifo_loop[0].kernel_fifo1_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
                         FDCE                                         f  pl_top_m1/buffer_control_m1/kernel_buffer_control_m1/kernel_fifo_loop[0].kernel_fifo1_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
                         PS8                          0.000     0.000 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, unplaced)         0.120     0.120    system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
                         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1710, unplaced)      1.259     1.397    pl_top_m1/buffer_control_m1/kernel_buffer_control_m1/kernel_fifo_loop[0].kernel_fifo1_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
                         FDCE                                         r  pl_top_m1/buffer_control_m1/kernel_buffer_control_m1/kernel_fifo_loop[0].kernel_fifo1_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[0]/C
                         clock pessimism             -0.027     1.370    
                         FDCE (Remov_FDCE_C_CLR)     -0.020     1.350    pl_top_m1/buffer_control_m1/kernel_buffer_control_m1/kernel_fifo_loop[0].kernel_fifo1_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.350    
                         arrival time                           1.392    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 pl_top_m1/buffer_control_m1/kernel_buffer_control_m1/kernel_fifo_loop[0].kernel_fifo1_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_pl_0  {rise@0.000ns fall@1.875ns period=3.750ns})
  Destination:            pl_top_m1/buffer_control_m1/kernel_buffer_control_m1/kernel_fifo_loop[0].kernel_fifo1_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[1]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@1.875ns period=3.750ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.167ns  (logic 0.038ns (22.763%)  route 0.129ns (77.237%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.397ns
    Source Clock Delay      (SCD):    1.225ns
    Clock Pessimism Removal (CPR):    0.027ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
                         PS8                          0.000     0.000 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, unplaced)         0.094     0.094    system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
                         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1710, unplaced)      1.114     1.225    pl_top_m1/buffer_control_m1/kernel_buffer_control_m1/kernel_fifo_loop[0].kernel_fifo1_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
                         FDPE                                         r  pl_top_m1/buffer_control_m1/kernel_buffer_control_m1/kernel_fifo_loop[0].kernel_fifo1_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDPE (Prop_FDPE_C_Q)         0.038     1.263 f  pl_top_m1/buffer_control_m1/kernel_buffer_control_m1/kernel_fifo_loop[0].kernel_fifo1_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, unplaced)         0.129     1.392    pl_top_m1/buffer_control_m1/kernel_buffer_control_m1/kernel_fifo_loop[0].kernel_fifo1_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
                         FDCE                                         f  pl_top_m1/buffer_control_m1/kernel_buffer_control_m1/kernel_fifo_loop[0].kernel_fifo1_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
                         PS8                          0.000     0.000 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, unplaced)         0.120     0.120    system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
                         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1710, unplaced)      1.259     1.397    pl_top_m1/buffer_control_m1/kernel_buffer_control_m1/kernel_fifo_loop[0].kernel_fifo1_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
                         FDCE                                         r  pl_top_m1/buffer_control_m1/kernel_buffer_control_m1/kernel_fifo_loop[0].kernel_fifo1_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[1]/C
                         clock pessimism             -0.027     1.370    
                         FDCE (Remov_FDCE_C_CLR)     -0.020     1.350    pl_top_m1/buffer_control_m1/kernel_buffer_control_m1/kernel_fifo_loop[0].kernel_fifo1_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.350    
                         arrival time                           1.392    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 pl_top_m1/buffer_control_m1/kernel_buffer_control_m1/kernel_fifo_loop[0].kernel_fifo1_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_pl_0  {rise@0.000ns fall@1.875ns period=3.750ns})
  Destination:            pl_top_m1/buffer_control_m1/kernel_buffer_control_m1/kernel_fifo_loop[0].kernel_fifo1_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/PRE
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@1.875ns period=3.750ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.167ns  (logic 0.038ns (22.763%)  route 0.129ns (77.237%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.397ns
    Source Clock Delay      (SCD):    1.225ns
    Clock Pessimism Removal (CPR):    0.027ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
                         PS8                          0.000     0.000 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, unplaced)         0.094     0.094    system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
                         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1710, unplaced)      1.114     1.225    pl_top_m1/buffer_control_m1/kernel_buffer_control_m1/kernel_fifo_loop[0].kernel_fifo1_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
                         FDPE                                         r  pl_top_m1/buffer_control_m1/kernel_buffer_control_m1/kernel_fifo_loop[0].kernel_fifo1_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDPE (Prop_FDPE_C_Q)         0.038     1.263 f  pl_top_m1/buffer_control_m1/kernel_buffer_control_m1/kernel_fifo_loop[0].kernel_fifo1_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, unplaced)         0.129     1.392    pl_top_m1/buffer_control_m1/kernel_buffer_control_m1/kernel_fifo_loop[0].kernel_fifo1_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
                         FDPE                                         f  pl_top_m1/buffer_control_m1/kernel_buffer_control_m1/kernel_fifo_loop[0].kernel_fifo1_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
                         PS8                          0.000     0.000 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, unplaced)         0.120     0.120    system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
                         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1710, unplaced)      1.259     1.397    pl_top_m1/buffer_control_m1/kernel_buffer_control_m1/kernel_fifo_loop[0].kernel_fifo1_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
                         FDPE                                         r  pl_top_m1/buffer_control_m1/kernel_buffer_control_m1/kernel_fifo_loop[0].kernel_fifo1_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                         clock pessimism             -0.027     1.370    
                         FDPE (Remov_FDPE_C_PRE)     -0.020     1.350    pl_top_m1/buffer_control_m1/kernel_buffer_control_m1/kernel_fifo_loop[0].kernel_fifo1_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg
  -------------------------------------------------------------------
                         required time                         -1.350    
                         arrival time                           1.392    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 pl_top_m1/buffer_control_m1/kernel_buffer_control_m1/kernel_fifo_loop[1].kernel_fifo1_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_pl_0  {rise@0.000ns fall@1.875ns period=3.750ns})
  Destination:            pl_top_m1/buffer_control_m1/kernel_buffer_control_m1/kernel_fifo_loop[1].kernel_fifo1_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[0]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@1.875ns period=3.750ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.167ns  (logic 0.038ns (22.763%)  route 0.129ns (77.237%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.397ns
    Source Clock Delay      (SCD):    1.225ns
    Clock Pessimism Removal (CPR):    0.027ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
                         PS8                          0.000     0.000 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, unplaced)         0.094     0.094    system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
                         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1710, unplaced)      1.114     1.225    pl_top_m1/buffer_control_m1/kernel_buffer_control_m1/kernel_fifo_loop[1].kernel_fifo1_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
                         FDPE                                         r  pl_top_m1/buffer_control_m1/kernel_buffer_control_m1/kernel_fifo_loop[1].kernel_fifo1_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDPE (Prop_FDPE_C_Q)         0.038     1.263 f  pl_top_m1/buffer_control_m1/kernel_buffer_control_m1/kernel_fifo_loop[1].kernel_fifo1_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, unplaced)         0.129     1.392    pl_top_m1/buffer_control_m1/kernel_buffer_control_m1/kernel_fifo_loop[1].kernel_fifo1_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
                         FDCE                                         f  pl_top_m1/buffer_control_m1/kernel_buffer_control_m1/kernel_fifo_loop[1].kernel_fifo1_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
                         PS8                          0.000     0.000 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, unplaced)         0.120     0.120    system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
                         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1710, unplaced)      1.259     1.397    pl_top_m1/buffer_control_m1/kernel_buffer_control_m1/kernel_fifo_loop[1].kernel_fifo1_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
                         FDCE                                         r  pl_top_m1/buffer_control_m1/kernel_buffer_control_m1/kernel_fifo_loop[1].kernel_fifo1_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[0]/C
                         clock pessimism             -0.027     1.370    
                         FDCE (Remov_FDCE_C_CLR)     -0.020     1.350    pl_top_m1/buffer_control_m1/kernel_buffer_control_m1/kernel_fifo_loop[1].kernel_fifo1_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.350    
                         arrival time                           1.392    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 pl_top_m1/buffer_control_m1/kernel_buffer_control_m1/kernel_fifo_loop[1].kernel_fifo1_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_pl_0  {rise@0.000ns fall@1.875ns period=3.750ns})
  Destination:            pl_top_m1/buffer_control_m1/kernel_buffer_control_m1/kernel_fifo_loop[1].kernel_fifo1_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[1]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@1.875ns period=3.750ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.167ns  (logic 0.038ns (22.763%)  route 0.129ns (77.237%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.397ns
    Source Clock Delay      (SCD):    1.225ns
    Clock Pessimism Removal (CPR):    0.027ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
                         PS8                          0.000     0.000 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, unplaced)         0.094     0.094    system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
                         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1710, unplaced)      1.114     1.225    pl_top_m1/buffer_control_m1/kernel_buffer_control_m1/kernel_fifo_loop[1].kernel_fifo1_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
                         FDPE                                         r  pl_top_m1/buffer_control_m1/kernel_buffer_control_m1/kernel_fifo_loop[1].kernel_fifo1_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDPE (Prop_FDPE_C_Q)         0.038     1.263 f  pl_top_m1/buffer_control_m1/kernel_buffer_control_m1/kernel_fifo_loop[1].kernel_fifo1_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, unplaced)         0.129     1.392    pl_top_m1/buffer_control_m1/kernel_buffer_control_m1/kernel_fifo_loop[1].kernel_fifo1_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
                         FDCE                                         f  pl_top_m1/buffer_control_m1/kernel_buffer_control_m1/kernel_fifo_loop[1].kernel_fifo1_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
                         PS8                          0.000     0.000 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, unplaced)         0.120     0.120    system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
                         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1710, unplaced)      1.259     1.397    pl_top_m1/buffer_control_m1/kernel_buffer_control_m1/kernel_fifo_loop[1].kernel_fifo1_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
                         FDCE                                         r  pl_top_m1/buffer_control_m1/kernel_buffer_control_m1/kernel_fifo_loop[1].kernel_fifo1_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[1]/C
                         clock pessimism             -0.027     1.370    
                         FDCE (Remov_FDCE_C_CLR)     -0.020     1.350    pl_top_m1/buffer_control_m1/kernel_buffer_control_m1/kernel_fifo_loop[1].kernel_fifo1_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.350    
                         arrival time                           1.392    
  -------------------------------------------------------------------
                         slack                                  0.042    





