# AG Report mp_ooo_comp 2024-12-03T20:12:53-06:00 
Report generated at 2024-12-03T20:12:53-06:00, using commit ``222591a57837529c753b95e9e3ace108434394c8``

Autograder Run ID: 3af8082b-49af-4a66-b027-0ede678da04a

Autograder Job ID: c48772b1-f2a2-42f1-9786-660cc5780515

Your team's pseudonym is Canmore.
|Tests|Result|IPC|Delay (μs)|Power (mW)|PD<sup>3</sup>A<sup>½</sup>|
|---|---|--:|--:|--:|--:|
|SRAM|✅|
|compile|✅|
|lint|✅|
|synth|✅|
Area (µm<sup>2</sup>)|```239686```|
f<sub>max</sub> (MHz)|```502.51```|
|coremark|✅|```0.4175```|```1389.67```|```33.214```|```43.64```|
|aes_sha|✅|```0.3497```|```3715.03```|```32.294```|```810.64```|
|cnn|✅|```0.3620```|```7590.49```|```33.306```|```7130.99```|
|compression|✅|```0.5498```|```1520.22```|```33.547```|```57.70```|
|fft|✅|```0.4995```|```2049.73```|```32.909```|```138.75```|
|mergesort|✅|```0.5001```|```1857.56```|```33.445```|```104.95```|
|raytracing|✅|```0.5054```|```2844.56```|```32.651```|```367.93```|
|rsa|✅|```0.2374```|```20622.87```|```32.423```|```139226.51```|

### Logs
<details><summary>SRAM ✅</summary> 

 ``` 
 make clean
make[1]: Entering directory '/srv/tmp/c48772b1-f2a2-42f1-9786-660cc5780515/dut/sram'
rm -rf output
mkdir output
touch output/.gitkeep
make[1]: Leaving directory '/srv/tmp/c48772b1-f2a2-42f1-9786-660cc5780515/dut/sram'
python3 sram.py
sync
make -j4 
make[1]: Entering directory '/srv/tmp/c48772b1-f2a2-42f1-9786-660cc5780515/dut/sram'
make clean
make[2]: Entering directory '/srv/tmp/c48772b1-f2a2-42f1-9786-660cc5780515/dut/sram'
rm -rf output
mkdir output
touch output/.gitkeep
make[2]: Leaving directory '/srv/tmp/c48772b1-f2a2-42f1-9786-660cc5780515/dut/sram'
python3 sram.py
sync
make -j4 mp_cache_tag_array mp_cache_data_array
make[2]: Entering directory '/srv/tmp/c48772b1-f2a2-42f1-9786-660cc5780515/dut/sram'
make[2]: warning: -j4 forced in submake: resetting jobserver mode.
source /srv/ece411ag/OpenRAM/miniconda/bin/activate ;\
python3 /srv/ece411ag/OpenRAM/compiler/../sram_compiler.py /srv/tmp/c48772b1-f2a2-42f1-9786-660cc5780515/dut/sram/output/mp_cache_tag_array/mp_cache_tag_array.py
source /srv/ece411ag/OpenRAM/miniconda/bin/activate ;\
python3 /srv/ece411ag/OpenRAM/compiler/../sram_compiler.py /srv/tmp/c48772b1-f2a2-42f1-9786-660cc5780515/dut/sram/output/mp_cache_data_array/mp_cache_data_array.py
|==============================================================================|
|=========                      OpenRAM v1.2.48                       =========|
|=========                                                            =========|
|=========               VLSI Design and Automation Lab               =========|
|=========        Computer Science and Engineering Department         =========|
|=========            University of California Santa Cruz             =========|
|=========                                                            =========|
|=========          Usage help: openram-user-group@ucsc.edu           =========|
|=========        Development help: openram-dev-group@ucsc.edu        =========|
|=========                See LICENSE for license info                =========|
|==============================================================================|
** Start: 12/03/2024 20:13:01
Technology: freepdk45
Total size: 4096 bits
Word size: 256
Words: 16
Banks: 1
Write size: 8
RW ports: 1
R-only ports: 0
W-only ports: 0
Design supply routing skipped. Supplies will have multiple must-connect pins. (route_supplies=True to enable supply routing).
DRC/LVS/PEX is only run on the top-level design to save run-time (inline_lvsdrc=True to do inline checking).
DRC/LVS/PEX is disabled (check_lvsdrc=True to enable).
Characterization is disabled (using analytical delay models) (analytical_delay=False to simulate).
Only generating nominal corner timing.
Words per row: None
Output files are: 
/srv/tmp/c48772b1-f2a2-42f1-9786-660cc5780515/dut/sram/output/mp_cache_data_array/mp_cache_data_array.lvs
/srv/tmp/c48772b1-f2a2-42f1-9786-660cc5780515/dut/sram/output/mp_cache_data_array/mp_cache_data_array.sp
/srv/tmp/c48772b1-f2a2-42f1-9786-660cc5780515/dut/sram/output/mp_cache_data_array/mp_cache_data_array.v
/srv/tmp/c48772b1-f2a2-42f1-9786-660cc5780515/dut/sram/output/mp_cache_data_array/mp_cache_data_array.lib
/srv/tmp/c48772b1-f2a2-42f1-9786-660cc5780515/dut/sram/output/mp_cache_data_array/mp_cache_data_array.py
/srv/tmp/c48772b1-f2a2-42f1-9786-660cc5780515/dut/sram/output/mp_cache_data_array/mp_cache_data_array.html
/srv/tmp/c48772b1-f2a2-42f1-9786-660cc5780515/dut/sram/output/mp_cache_data_array/mp_cache_data_array.log
/srv/tmp/c48772b1-f2a2-42f1-9786-660cc5780515/dut/sram/output/mp_cache_data_array/mp_cache_data_array.lef
/srv/tmp/c48772b1-f2a2-42f1-9786-660cc5780515/dut/sram/output/mp_cache_data_array/mp_cache_data_array.gds
|==============================================================================|
|=========                      OpenRAM v1.2.48                       =========|
|=========                                                            =========|
|=========               VLSI Design and Automation Lab               =========|
|=========        Computer Science and Engineering Department         =========|
|=========            University of California Santa Cruz             =========|
|=========                                                            =========|
|=========          Usage help: openram-user-group@ucsc.edu           =========|
|=========        Development help: openram-dev-group@ucsc.edu        =========|
|=========                See LICENSE for license info                =========|
|==============================================================================|
** Start: 12/03/2024 20:13:01
Technology: freepdk45
Total size: 384 bits
Word size: 24
Words: 16
Banks: 1
RW ports: 1
R-only ports: 0
W-only ports: 0
Design supply routing skipped. Supplies will have multiple must-connect pins. (route_supplies=True to enable supply routing).
DRC/LVS/PEX is only run on the top-level design to save run-time (inline_lvsdrc=True to do inline checking).
DRC/LVS/PEX is disabled (check_lvsdrc=True to enable).
Characterization is disabled (using analytical delay models) (analytical_delay=False to simulate).
Only generating nominal corner timing.
Words per row: None
Output files are: 
/srv/tmp/c48772b1-f2a2-42f1-9786-660cc5780515/dut/sram/output/mp_cache_tag_array/mp_cache_tag_array.lvs
/srv/tmp/c48772b1-f2a2-42f1-9786-660cc5780515/dut/sram/output/mp_cache_tag_array/mp_cache_tag_array.sp
/srv/tmp/c48772b1-f2a2-42f1-9786-660cc5780515/dut/sram/output/mp_cache_tag_array/mp_cache_tag_array.v
/srv/tmp/c48772b1-f2a2-42f1-9786-660cc5780515/dut/sram/output/mp_cache_tag_array/mp_cache_tag_array.lib
/srv/tmp/c48772b1-f2a2-42f1-9786-660cc5780515/dut/sram/output/mp_cache_tag_array/mp_cache_tag_array.py
/srv/tmp/c48772b1-f2a2-42f1-9786-660cc5780515/dut/sram/output/mp_cache_tag_array/mp_cache_tag_array.html
/srv/tmp/c48772b1-f2a2-42f1-9786-660cc5780515/dut/sram/output/mp_cache_tag_array/mp_cache_tag_array.log
/srv/tmp/c48772b1-f2a2-42f1-9786-660cc5780515/dut/sram/output/mp_cache_tag_array/mp_cache_tag_array.lef
/srv/tmp/c48772b1-f2a2-42f1-9786-660cc5780515/dut/sram/output/mp_cache_tag_array/mp_cache_tag_array.gds
** Submodules: 1.1 seconds
** Placement: 0.0 seconds
** Routing: 0.0 seconds
** Verification: 0.0 seconds
** SRAM creation: 1.2 seconds
SP: Writing to /srv/tmp/c48772b1-f2a2-42f1-9786-660cc5780515/dut/sram/output/mp_cache_tag_array/mp_cache_tag_array.sp
** Spice writing: 0.1 seconds
DELAY: Writing stimulus...
** DELAY: 0.1 seconds
GDS: Writing to /srv/tmp/c48772b1-f2a2-42f1-9786-660cc5780515/dut/sram/output/mp_cache_tag_array/mp_cache_tag_array.gds
** GDS: 0.4 seconds
LEF: Writing to /srv/tmp/c48772b1-f2a2-42f1-9786-660cc5780515/dut/sram/output/mp_cache_tag_array/mp_cache_tag_array.lef
** LEF: 0.0 seconds
LVS: Writing to /srv/tmp/c48772b1-f2a2-42f1-9786-660cc5780515/dut/sram/output/mp_cache_tag_array/mp_cache_tag_array.lvs.sp
** LVS writing: 0.0 seconds
LIB: Characterizing... 
** Characterization: 0.1 seconds
Config: Writing to /srv/tmp/c48772b1-f2a2-42f1-9786-660cc5780515/dut/sram/output/mp_cache_tag_array/mp_cache_tag_array.py
** Config: 0.0 seconds
Datasheet: Writing to /srv/tmp/c48772b1-f2a2-42f1-9786-660cc5780515/dut/sram/output/mp_cache_tag_array/mp_cache_tag_array.html
** Datasheet: 0.0 seconds
Verilog: Writing to /srv/tmp/c48772b1-f2a2-42f1-9786-660cc5780515/dut/sram/output/mp_cache_tag_array/mp_cache_tag_array.v
** Verilog: 0.0 seconds
Extended Config: Writing to /srv/tmp/c48772b1-f2a2-42f1-9786-660cc5780515/dut/sram/output/mp_cache_tag_array/mp_cache_tag_array_extended.py
** Extended Config: 0.0 seconds
** End: 1.9 seconds
sed -i -E 's/falling_edge/rising_edge/g' /srv/tmp/c48772b1-f2a2-42f1-9786-660cc5780515/dut/sram/output/mp_cache_tag_array/mp_cache_tag_array_TT_1p0V_25C.lib
source /srv/ece411ag/OpenRAM/miniconda/bin/activate ;\
python3 /srv/tmp/c48772b1-f2a2-42f1-9786-660cc5780515/dut/sram/area.py /srv/tmp/c48772b1-f2a2-42f1-9786-660cc5780515/dut/sram/output/mp_cache_tag_array/mp_cache_tag_array.gds > /srv/tmp/c48772b1-f2a2-42f1-9786-660cc5780515/dut/sram/output/mp_cache_tag_array/mp_cache_tag_array.area.txt
cat ./output/mp_cache_tag_array/mp_cache_tag_array.area.txt | xargs -I {} sed -i -E 's/area : .*/area : {}/g' output/mp_cache_tag_array/mp_cache_tag_array_TT_1p0V_25C.lib
cd /srv/tmp/c48772b1-f2a2-42f1-9786-660cc5780515/dut/sram/output/mp_cache_tag_array ;\
lc_shell -x 'read_lib /srv/tmp/c48772b1-f2a2-42f1-9786-660cc5780515/dut/sram/output/mp_cache_tag_array/mp_cache_tag_array_TT_1p0V_25C.lib; write_lib mp_cache_tag_array_TT_1p0V_25C_lib; exit' ;\
rm -f lc*.log lc*.txt

                             Library Compiler (TM)
                                 DesignWare (R)

               Version R-2020.09-SP5 for linux64 - Apr 14, 2021 

                    Copyright (c) 1988 - 2021 Synopsys, Inc.
   This software and the associated documentation are proprietary to Synopsys,
 Inc. This software may only be used in accordance with the terms and conditions
 of a written license agreement with Synopsys, Inc. All other use, reproduction,
            or distribution of this software is strictly prohibited.
 
Initializing...
Reading '/srv/tmp/c48772b1-f2a2-42f1-9786-660cc5780515/dut/sram/output/mp_cache_tag_array/mp_cache_tag_array_TT_1p0V_25C.lib' ...
Warning: Line 1, The 'internal_power_calculation' attribute in char_config group is required for NLPM library. 
	No default can be applied to this attribute. (LBDB-366)
Information: Line 74, Cell 'mp_cache_tag_array', The cell 'mp_cache_tag_array' contiains memory/memory_read/memory_write groups which are deprecated, use the is_memory_cell attribute instead. (LIBG-280)
Technology library 'mp_cache_tag_array_TT_1p0V_25C_lib' read successfully
Wrote the 'mp_cache_tag_array_TT_1p0V_25C_lib' library to 'mp_cache_tag_array_TT_1p0V_25C_lib.db' successfully
Maximum memory usage for this session: 84.32 MB
CPU usage for this session:      2 seconds (  0.00 hours)
Elapsed time for this session:      3 seconds (  0.00 hours)
Thank you for using Library Compiler.

Thank you...
** Submodules: 14.9 seconds
** Placement: 1.2 seconds
** Routing: 0.0 seconds
** Verification: 0.0 seconds
** SRAM creation: 16.0 seconds
SP: Writing to /srv/tmp/c48772b1-f2a2-42f1-9786-660cc5780515/dut/sram/output/mp_cache_data_array/mp_cache_data_array.sp
** Spice writing: 0.5 seconds
DELAY: Writing stimulus...
** DELAY: 0.6 seconds
GDS: Writing to /srv/tmp/c48772b1-f2a2-42f1-9786-660cc5780515/dut/sram/output/mp_cache_data_array/mp_cache_data_array.gds
** GDS: 2.8 seconds
LEF: Writing to /srv/tmp/c48772b1-f2a2-42f1-9786-660cc5780515/dut/sram/output/mp_cache_data_array/mp_cache_data_array.lef
** LEF: 0.0 seconds
LVS: Writing to /srv/tmp/c48772b1-f2a2-42f1-9786-660cc5780515/dut/sram/output/mp_cache_data_array/mp_cache_data_array.lvs.sp
** LVS writing: 0.1 seconds
LIB: Characterizing... 
** Characterization: 0.8 seconds
Config: Writing to /srv/tmp/c48772b1-f2a2-42f1-9786-660cc5780515/dut/sram/output/mp_cache_data_array/mp_cache_data_array.py
** Config: 0.0 seconds
Datasheet: Writing to /srv/tmp/c48772b1-f2a2-42f1-9786-660cc5780515/dut/sram/output/mp_cache_data_array/mp_cache_data_array.html
** Datasheet: 0.0 seconds
Verilog: Writing to /srv/tmp/c48772b1-f2a2-42f1-9786-660cc5780515/dut/sram/output/mp_cache_data_array/mp_cache_data_array.v
** Verilog: 0.0 seconds
Extended Config: Writing to /srv/tmp/c48772b1-f2a2-42f1-9786-660cc5780515/dut/sram/output/mp_cache_data_array/mp_cache_data_array_extended.py
** Extended Config: 0.0 seconds
** End: 21.0 seconds
sed -i -E 's/falling_edge/rising_edge/g' /srv/tmp/c48772b1-f2a2-42f1-9786-660cc5780515/dut/sram/output/mp_cache_data_array/mp_cache_data_array_TT_1p0V_25C.lib
source /srv/ece411ag/OpenRAM/miniconda/bin/activate ;\
python3 /srv/tmp/c48772b1-f2a2-42f1-9786-660cc5780515/dut/sram/area.py /srv/tmp/c48772b1-f2a2-42f1-9786-660cc5780515/dut/sram/output/mp_cache_data_array/mp_cache_data_array.gds > /srv/tmp/c48772b1-f2a2-42f1-9786-660cc5780515/dut/sram/output/mp_cache_data_array/mp_cache_data_array.area.txt
cat ./output/mp_cache_data_array/mp_cache_data_array.area.txt | xargs -I {} sed -i -E 's/area : .*/area : {}/g' output/mp_cache_data_array/mp_cache_data_array_TT_1p0V_25C.lib
cd /srv/tmp/c48772b1-f2a2-42f1-9786-660cc5780515/dut/sram/output/mp_cache_data_array ;\
lc_shell -x 'read_lib /srv/tmp/c48772b1-f2a2-42f1-9786-660cc5780515/dut/sram/output/mp_cache_data_array/mp_cache_data_array_TT_1p0V_25C.lib; write_lib mp_cache_data_array_TT_1p0V_25C_lib; exit' ;\
rm -f lc*.log lc*.txt

                             Library Compiler (TM)
                                 DesignWare (R)

               Version R-2020.09-SP5 for linux64 - Apr 14, 2021 

                    Copyright (c) 1988 - 2021 Synopsys, Inc.
   This software and the associated documentation are proprietary to Synopsys,
 Inc. This software may only be used in accordance with the terms and conditions
 of a written license agreement with Synopsys, Inc. All other use, reproduction,
            or distribution of this software is strictly prohibited.
 
Initializing...
Reading '/srv/tmp/c48772b1-f2a2-42f1-9786-660cc5780515/dut/sram/output/mp_cache_data_array/mp_cache_data_array_TT_1p0V_25C.lib' ...
Warning: Line 1, The 'internal_power_calculation' attribute in char_config group is required for NLPM library. 
	No default can be applied to this attribute. (LBDB-366)
Information: Line 82, Cell 'mp_cache_data_array', The cell 'mp_cache_data_array' contiains memory/memory_read/memory_write groups which are deprecated, use the is_memory_cell attribute instead. (LIBG-280)
Technology library 'mp_cache_data_array_TT_1p0V_25C_lib' read successfully
Wrote the 'mp_cache_data_array_TT_1p0V_25C_lib' library to 'mp_cache_data_array_TT_1p0V_25C_lib.db' successfully
Maximum memory usage for this session: 88.14 MB
CPU usage for this session:      3 seconds (  0.00 hours)
Elapsed time for this session:      3 seconds (  0.00 hours)
Thank you for using Library Compiler.

Thank you...
make[2]: Leaving directory '/srv/tmp/c48772b1-f2a2-42f1-9786-660cc5780515/dut/sram'
make[1]: Leaving directory '/srv/tmp/c48772b1-f2a2-42f1-9786-660cc5780515/dut/sram'
 
 ``` 

 </details> 
<details><summary>compile ✅</summary> 

 ``` 
 1990
0
mkdir -p vcs
python3 ../bin/rvfi_reference.py
cd vcs && vcs /srv/tmp/c48772b1-f2a2-42f1-9786-660cc5780515/dut/sim/../pkg/types.sv /srv/tmp/c48772b1-f2a2-42f1-9786-660cc5780515/dut/sim/../hdl/cache.sv /srv/tmp/c48772b1-f2a2-42f1-9786-660cc5780515/dut/sim/../hdl/cache_arbiter.sv /srv/tmp/c48772b1-f2a2-42f1-9786-660cc5780515/dut/sim/../hdl/cacheline_adapter.sv /srv/tmp/c48772b1-f2a2-42f1-9786-660cc5780515/dut/sim/../hdl/cpu.sv /srv/tmp/c48772b1-f2a2-42f1-9786-660cc5780515/dut/sim/../hdl/execute.sv /srv/tmp/c48772b1-f2a2-42f1-9786-660cc5780515/dut/sim/../hdl/free_list.sv /srv/tmp/c48772b1-f2a2-42f1-9786-660cc5780515/dut/sim/../hdl/fu_add.sv /srv/tmp/c48772b1-f2a2-42f1-9786-660cc5780515/dut/sim/../hdl/fu_br.sv /srv/tmp/c48772b1-f2a2-42f1-9786-660cc5780515/dut/sim/../hdl/fu_div_rem.sv /srv/tmp/c48772b1-f2a2-42f1-9786-660cc5780515/dut/sim/../hdl/fu_mem.sv /srv/tmp/c48772b1-f2a2-42f1-9786-660cc5780515/dut/sim/../hdl/fu_mult.sv /srv/tmp/c48772b1-f2a2-42f1-9786-660cc5780515/dut/sim/../hdl/lru_array.sv /srv/tmp/c48772b1-f2a2-42f1-9786-660cc5780515/dut/sim/../hdl/memory_queue.sv /srv/tmp/c48772b1-f2a2-42f1-9786-660cc5780515/dut/sim/../hdl/phys_regfile.sv /srv/tmp/c48772b1-f2a2-42f1-9786-660cc5780515/dut/sim/../hdl/provided_cache.sv /srv/tmp/c48772b1-f2a2-42f1-9786-660cc5780515/dut/sim/../hdl/queue.sv /srv/tmp/c48772b1-f2a2-42f1-9786-660cc5780515/dut/sim/../hdl/rat.sv /srv/tmp/c48772b1-f2a2-42f1-9786-660cc5780515/dut/sim/../hdl/rename_dispatch.sv /srv/tmp/c48772b1-f2a2-42f1-9786-660cc5780515/dut/sim/../hdl/reservation_station.sv /srv/tmp/c48772b1-f2a2-42f1-9786-660cc5780515/dut/sim/../hdl/rob.sv /srv/tmp/c48772b1-f2a2-42f1-9786-660cc5780515/dut/sim/../hdl/rrat.sv /srv/tmp/c48772b1-f2a2-42f1-9786-660cc5780515/dut/sim/../hdl/stage1.sv /srv/tmp/c48772b1-f2a2-42f1-9786-660cc5780515/dut/sim/../hdl/stage2.sv /srv/tmp/c48772b1-f2a2-42f1-9786-660cc5780515/dut/sim/../hdl/test.sv /srv/tmp/c48772b1-f2a2-42f1-9786-660cc5780515/dut/sim/../hdl/valid_array.sv /srv/tmp/c48772b1-f2a2-42f1-9786-660cc5780515/dut/sim/../hdl/split_lsq.sv /srv/tmp/c48772b1-f2a2-42f1-9786-660cc5780515/dut/sim/../hvl/common/dram_w_burst_frfcfs_controller.sv /srv/tmp/c48772b1-f2a2-42f1-9786-660cc5780515/dut/sim/../hvl/common/mem_itf.sv /srv/tmp/c48772b1-f2a2-42f1-9786-660cc5780515/dut/sim/../hvl/common/mon_itf.sv /srv/tmp/c48772b1-f2a2-42f1-9786-660cc5780515/dut/sim/../hvl/common/monitor.sv /srv/tmp/c48772b1-f2a2-42f1-9786-660cc5780515/dut/sim/../hvl/common/rvfimon.v /srv/tmp/c48772b1-f2a2-42f1-9786-660cc5780515/dut/sim/../hvl/vcs/top_tb.sv /srv/tmp/c48772b1-f2a2-42f1-9786-660cc5780515/dut/sim/../sram/output/mp_cache_data_array/mp_cache_data_array.v /srv/tmp/c48772b1-f2a2-42f1-9786-660cc5780515/dut/sim/../sram/output/mp_cache_tag_array/mp_cache_tag_array.v /srv/software/Synopsys-2021_x86_64/icc/R-2020.09-SP4/dw/sim_ver/DW_mult_seq.v /srv/software/Synopsys-2021_x86_64/icc/R-2020.09-SP4/dw/sim_ver/DW_div_seq.v -licqueue -full64 -lca -sverilog -timescale=1ps/1ps -debug_acc+all -kdb -fsdb -suppress=LCA_FEATURES_ENABLED -msg_config=../vcs_warn.config -xprop=../xprop.config -xprop=flowctrl +incdir+/srv/software/Synopsys-2021_x86_64/icc/R-2020.09-SP4/dw/sim_ver +define+DW_SUPPRESS_WARN +incdir+/srv/tmp/c48772b1-f2a2-42f1-9786-660cc5780515/dut/sim/../hvl/vcs +incdir+/srv/tmp/c48772b1-f2a2-42f1-9786-660cc5780515/dut/sim/../hvl/common -l compile.log -top top_tb -o top_tb
                         Chronologic VCS (TM)
      Version R-2020.12-SP1-1_Full64 -- Tue Dec  3 20:13:33 2024

                    Copyright (c) 1991 - 2021 Synopsys, Inc.
   This software and the associated documentation are proprietary to Synopsys,
 Inc. This software may only be used in accordance with the terms and conditions
 of a written license agreement with Synopsys, Inc. All other use, reproduction,
            or distribution of this software is strictly prohibited.

Reading Config file '../xprop.config'
Parsing design file '/srv/tmp/c48772b1-f2a2-42f1-9786-660cc5780515/dut/sim/../pkg/types.sv'
Parsing design file '/srv/tmp/c48772b1-f2a2-42f1-9786-660cc5780515/dut/sim/../hdl/cache.sv'
Parsing design file '/srv/tmp/c48772b1-f2a2-42f1-9786-660cc5780515/dut/sim/../hdl/cache_arbiter.sv'
Parsing design file '/srv/tmp/c48772b1-f2a2-42f1-9786-660cc5780515/dut/sim/../hdl/cacheline_adapter.sv'
Parsing design file '/srv/tmp/c48772b1-f2a2-42f1-9786-660cc5780515/dut/sim/../hdl/cpu.sv'
Parsing design file '/srv/tmp/c48772b1-f2a2-42f1-9786-660cc5780515/dut/sim/../hdl/execute.sv'
Parsing design file '/srv/tmp/c48772b1-f2a2-42f1-9786-660cc5780515/dut/sim/../hdl/free_list.sv'
Parsing design file '/srv/tmp/c48772b1-f2a2-42f1-9786-660cc5780515/dut/sim/../hdl/fu_add.sv'
Parsing design file '/srv/tmp/c48772b1-f2a2-42f1-9786-660cc5780515/dut/sim/../hdl/fu_br.sv'
Parsing design file '/srv/tmp/c48772b1-f2a2-42f1-9786-660cc5780515/dut/sim/../hdl/fu_div_rem.sv'
Parsing design file '/srv/tmp/c48772b1-f2a2-42f1-9786-660cc5780515/dut/sim/../hdl/fu_mem.sv'
Parsing design file '/srv/tmp/c48772b1-f2a2-42f1-9786-660cc5780515/dut/sim/../hdl/fu_mult.sv'
Parsing design file '/srv/tmp/c48772b1-f2a2-42f1-9786-660cc5780515/dut/sim/../hdl/lru_array.sv'
Parsing design file '/srv/tmp/c48772b1-f2a2-42f1-9786-660cc5780515/dut/sim/../hdl/memory_queue.sv'
Parsing design file '/srv/tmp/c48772b1-f2a2-42f1-9786-660cc5780515/dut/sim/../hdl/phys_regfile.sv'
Parsing design file '/srv/tmp/c48772b1-f2a2-42f1-9786-660cc5780515/dut/sim/../hdl/provided_cache.sv'
Parsing design file '/srv/tmp/c48772b1-f2a2-42f1-9786-660cc5780515/dut/sim/../hdl/queue.sv'
Parsing design file '/srv/tmp/c48772b1-f2a2-42f1-9786-660cc5780515/dut/sim/../hdl/rat.sv'
Parsing design file '/srv/tmp/c48772b1-f2a2-42f1-9786-660cc5780515/dut/sim/../hdl/rename_dispatch.sv'
Parsing design file '/srv/tmp/c48772b1-f2a2-42f1-9786-660cc5780515/dut/sim/../hdl/reservation_station.sv'
Parsing design file '/srv/tmp/c48772b1-f2a2-42f1-9786-660cc5780515/dut/sim/../hdl/rob.sv'
Parsing design file '/srv/tmp/c48772b1-f2a2-42f1-9786-660cc5780515/dut/sim/../hdl/rrat.sv'
Parsing design file '/srv/tmp/c48772b1-f2a2-42f1-9786-660cc5780515/dut/sim/../hdl/stage1.sv'
Parsing design file '/srv/tmp/c48772b1-f2a2-42f1-9786-660cc5780515/dut/sim/../hdl/stage2.sv'
Parsing design file '/srv/tmp/c48772b1-f2a2-42f1-9786-660cc5780515/dut/sim/../hdl/test.sv'
Parsing design file '/srv/tmp/c48772b1-f2a2-42f1-9786-660cc5780515/dut/sim/../hdl/valid_array.sv'
Parsing design file '/srv/tmp/c48772b1-f2a2-42f1-9786-660cc5780515/dut/sim/../hdl/split_lsq.sv'
Parsing design file '/srv/tmp/c48772b1-f2a2-42f1-9786-660cc5780515/dut/sim/../hvl/common/dram_w_burst_frfcfs_controller.sv'
Parsing design file '/srv/tmp/c48772b1-f2a2-42f1-9786-660cc5780515/dut/sim/../hvl/common/mem_itf.sv'
Parsing design file '/srv/tmp/c48772b1-f2a2-42f1-9786-660cc5780515/dut/sim/../hvl/common/mon_itf.sv'
Parsing design file '/srv/tmp/c48772b1-f2a2-42f1-9786-660cc5780515/dut/sim/../hvl/common/monitor.sv'
Parsing design file '/srv/tmp/c48772b1-f2a2-42f1-9786-660cc5780515/dut/sim/../hvl/common/rvfimon.v'
Parsing design file '/srv/tmp/c48772b1-f2a2-42f1-9786-660cc5780515/dut/sim/../hvl/vcs/top_tb.sv'
Parsing included file '/srv/tmp/c48772b1-f2a2-42f1-9786-660cc5780515/dut/sim/../hvl/common/rvfi_reference.svh'.
Back to file '/srv/tmp/c48772b1-f2a2-42f1-9786-660cc5780515/dut/sim/../hvl/vcs/top_tb.sv'.
Parsing design file '/srv/tmp/c48772b1-f2a2-42f1-9786-660cc5780515/dut/sim/../sram/output/mp_cache_data_array/mp_cache_data_array.v'
Parsing design file '/srv/tmp/c48772b1-f2a2-42f1-9786-660cc5780515/dut/sim/../sram/output/mp_cache_tag_array/mp_cache_tag_array.v'
Parsing design file '/srv/software/Synopsys-2021_x86_64/icc/R-2020.09-SP4/dw/sim_ver/DW_mult_seq.v'
Parsing design file '/srv/software/Synopsys-2021_x86_64/icc/R-2020.09-SP4/dw/sim_ver/DW_div_seq.v'
Parsing included file '/srv/software/Synopsys-2021_x86_64/icc/R-2020.09-SP4/dw/sim_ver/DW_div_function.inc'.
Back to file '/srv/software/Synopsys-2021_x86_64/icc/R-2020.09-SP4/dw/sim_ver/DW_div_seq.v'.
Top Level Modules:
       top_tb
TimeScale is 1 ps / 1 ps
Notice: Ports coerced to inout, use -notice for details
Starting vcs inline pass...
77 modules and 0 UDP read.
recompiling package rv32i_types
recompiling module cache
recompiling module cache_arbiter
recompiling module cacheline_adapter
recompiling module cpu
recompiling module execute
recompiling module free_list
recompiling module fu_br
recompiling module fu_div_rem
recompiling module fu_mem
recompiling module fu_mult
recompiling module phys_regfile
recompiling module queue
recompiling module rat
recompiling module rename_dispatch
recompiling module reservation_station
recompiling module rob
recompiling module rrat
recompiling module stage_1
recompiling module stage_2
recompiling module valid_array
recompiling module mem_itf_banked
recompiling module mon_itf
recompiling module riscv_formal_monitor_rv32imc
recompiling module riscv_formal_monitor_rv32imc_rob
recompiling module riscv_formal_monitor_rv32imc_isa_spec
recompiling module riscv_formal_monitor_rv32imc_insn_c_jr
recompiling module riscv_formal_monitor_rv32imc_insn_c_li
recompiling module riscv_formal_monitor_rv32imc_insn_c_lui
recompiling module riscv_formal_monitor_rv32imc_insn_c_lw
recompiling module riscv_formal_monitor_rv32imc_insn_c_lwsp
recompiling module riscv_formal_monitor_rv32imc_insn_c_mv
recompiling module riscv_formal_monitor_rv32imc_insn_c_or
recompiling module riscv_formal_monitor_rv32imc_insn_c_slli
recompiling module riscv_formal_monitor_rv32imc_insn_c_srai
recompiling module riscv_formal_monitor_rv32imc_insn_c_srli
recompiling module riscv_formal_monitor_rv32imc_insn_c_sub
recompiling module riscv_formal_monitor_rv32imc_insn_c_sw
recompiling module riscv_formal_monitor_rv32imc_insn_c_swsp
recompiling module riscv_formal_monitor_rv32imc_insn_c_xor
recompiling module riscv_formal_monitor_rv32imc_insn_divu
recompiling module riscv_formal_monitor_rv32imc_insn_jal
recompiling module riscv_formal_monitor_rv32imc_insn_jalr
recompiling module riscv_formal_monitor_rv32imc_insn_lb
recompiling module riscv_formal_monitor_rv32imc_insn_lbu
recompiling module riscv_formal_monitor_rv32imc_insn_lh
recompiling module riscv_formal_monitor_rv32imc_insn_lhu
recompiling module riscv_formal_monitor_rv32imc_insn_lui
recompiling module riscv_formal_monitor_rv32imc_insn_lw
recompiling module riscv_formal_monitor_rv32imc_insn_mul
50 of 77 modules done
recompiling module riscv_formal_monitor_rv32imc_insn_mulh
recompiling module riscv_formal_monitor_rv32imc_insn_mulhsu
recompiling module riscv_formal_monitor_rv32imc_insn_mulhu
recompiling module riscv_formal_monitor_rv32imc_insn_or
recompiling module riscv_formal_monitor_rv32imc_insn_ori
recompiling module riscv_formal_monitor_rv32imc_insn_remu
recompiling module riscv_formal_monitor_rv32imc_insn_sb
recompiling module riscv_formal_monitor_rv32imc_insn_sh
recompiling module riscv_formal_monitor_rv32imc_insn_sll
recompiling module riscv_formal_monitor_rv32imc_insn_slli
recompiling module riscv_formal_monitor_rv32imc_insn_slt
recompiling module riscv_formal_monitor_rv32imc_insn_slti
recompiling module riscv_formal_monitor_rv32imc_insn_sltiu
recompiling module riscv_formal_monitor_rv32imc_insn_sltu
recompiling module riscv_formal_monitor_rv32imc_insn_sra
recompiling module riscv_formal_monitor_rv32imc_insn_srai
recompiling module riscv_formal_monitor_rv32imc_insn_srl
recompiling module riscv_formal_monitor_rv32imc_insn_srli
recompiling module riscv_formal_monitor_rv32imc_insn_sub
recompiling module riscv_formal_monitor_rv32imc_insn_sw
recompiling module riscv_formal_monitor_rv32imc_insn_xor
recompiling module riscv_formal_monitor_rv32imc_insn_xori
recompiling module top_tb
recompiling module mp_cache_data_array
recompiling module mp_cache_tag_array
recompiling module DW_mult_seq
recompiling module DW_div_seq
All of 77 modules done
make[1]: Entering directory '/srv/tmp/c48772b1-f2a2-42f1-9786-660cc5780515/dut/sim/vcs/csrc'
make[1]: Leaving directory '/srv/tmp/c48772b1-f2a2-42f1-9786-660cc5780515/dut/sim/vcs/csrc'
/srv/software/Synopsys-2021_x86_64/vcs-mx/O-2018.09-SP2-3/bin/vcs: line 31361: 799284 Segmentation fault      (core dumped) ${TOOL_HOME}/bin/cfs_ident_exec -f ${XML_INPUT_EXE} -o "${fsearchDir}/idents_tapi.xml" -o_SrcFile "${dirSrcFiles}/src_files_c" ${all_dyn_libs} > tapi_xml_writer.log
make[1]: Entering directory '/srv/tmp/c48772b1-f2a2-42f1-9786-660cc5780515/dut/sim/vcs/csrc'
rm -f _cuarc*.so _csrc*.so pre_vcsobj_*.so share_vcsobj_*.so
if [ -x ../top_tb ]; then chmod a-x ../top_tb; fi
g++  -o ../top_tb      -rdynamic  -Wl,-rpath='$ORIGIN'/top_tb.daidir -Wl,-rpath=./top_tb.daidir -Wl,-rpath=/srv/software/Synopsys-2021_x86_64/vcs/R-2020.12-SP1-1/linux64/lib -L/srv/software/Synopsys-2021_x86_64/vcs/R-2020.12-SP1-1/linux64/lib  -Wl,-rpath-link=./  /usr/lib64/libnuma.so.1   objs/amcQw_d.o   _794927_archive_1.so  SIM_l.o      rmapats_mop.o rmapats.o rmar.o rmar_nd.o  rmar_llvm_0_1.o rmar_llvm_0_0.o           -lvirsim -lerrorinf -lsnpsmalloc -lvfs    -lvcsnew -lsimprofile -luclinative /srv/software/Synopsys-2021_x86_64/vcs/R-2020.12-SP1-1/linux64/lib/vcs_tls.o   -Wl,-whole-archive  -lvcsucli    -Wl,-no-whole-archive        _vcs_pli_stub_.o   /srv/software/Synopsys-2021_x86_64/vcs/R-2020.12-SP1-1/linux64/lib/vcs_save_restore_new.o /srv/software/Synopsys-2021_x86_64/verdi/R-2020.12-SP1-1/share/PLI/VCS/LINUX64/pli.a -ldl  -lc -lm -lpthread -ldl 
../top_tb up to date
make[1]: Leaving directory '/srv/tmp/c48772b1-f2a2-42f1-9786-660cc5780515/dut/sim/vcs/csrc'
CPU time: 5.606 seconds to compile + 1.375 seconds to elab + .603 seconds to link
Verdi KDB elaboration done and the database successfully generated: 0 error(s), 0 warning(s)
/srv/tmp/c48772b1-f2a2-42f1-9786-660cc5780515/dut/sim/../hdl/cache_arbiter.sv:55 YES
/srv/tmp/c48772b1-f2a2-42f1-9786-660cc5780515/dut/sim/../hdl/cache_arbiter.sv:136 YES
/srv/tmp/c48772b1-f2a2-42f1-9786-660cc5780515/dut/sim/../hdl/cacheline_adapter.sv:31 YES
/srv/tmp/c48772b1-f2a2-42f1-9786-660cc5780515/dut/sim/../hdl/cacheline_adapter.sv:52 YES
/srv/tmp/c48772b1-f2a2-42f1-9786-660cc5780515/dut/sim/../hdl/cacheline_adapter.sv:96 YES
/srv/tmp/c48772b1-f2a2-42f1-9786-660cc5780515/dut/sim/../hdl/cpu.sv:199 YES
/srv/tmp/c48772b1-f2a2-42f1-9786-660cc5780515/dut/sim/../hdl/cpu.sv:221 YES
/srv/tmp/c48772b1-f2a2-42f1-9786-660cc5780515/dut/sim/../hdl/execute.sv:81 YES
/srv/tmp/c48772b1-f2a2-42f1-9786-660cc5780515/dut/sim/../hdl/execute.sv:103 YES
/srv/tmp/c48772b1-f2a2-42f1-9786-660cc5780515/dut/sim/../hdl/execute.sv:115 YES
/srv/tmp/c48772b1-f2a2-42f1-9786-660cc5780515/dut/sim/../hdl/execute.sv:262 YES
/srv/tmp/c48772b1-f2a2-42f1-9786-660cc5780515/dut/sim/../hdl/free_list.sv:40 YES
/srv/tmp/c48772b1-f2a2-42f1-9786-660cc5780515/dut/sim/../hdl/free_list.sv:76 YES
/srv/tmp/c48772b1-f2a2-42f1-9786-660cc5780515/dut/sim/../hdl/free_list.sv:82 YES
/srv/tmp/c48772b1-f2a2-42f1-9786-660cc5780515/dut/sim/../hdl/free_list.sv:94 YES
/srv/tmp/c48772b1-f2a2-42f1-9786-660cc5780515/dut/sim/../hdl/fu_add.sv:35 YES
/srv/tmp/c48772b1-f2a2-42f1-9786-660cc5780515/dut/sim/../hdl/fu_add.sv:49 YES
/srv/tmp/c48772b1-f2a2-42f1-9786-660cc5780515/dut/sim/../hdl/fu_add.sv:68 YES
/srv/tmp/c48772b1-f2a2-42f1-9786-660cc5780515/dut/sim/../hdl/fu_br.sv:36 YES
/srv/tmp/c48772b1-f2a2-42f1-9786-660cc5780515/dut/sim/../hdl/fu_br.sv:56 YES
/srv/tmp/c48772b1-f2a2-42f1-9786-660cc5780515/dut/sim/../hdl/fu_div_rem.sv:32 YES
/srv/tmp/c48772b1-f2a2-42f1-9786-660cc5780515/dut/sim/../hdl/fu_div_rem.sv:83 YES
/srv/tmp/c48772b1-f2a2-42f1-9786-660cc5780515/dut/sim/../hdl/fu_div_rem.sv:117 YES
/srv/tmp/c48772b1-f2a2-42f1-9786-660cc5780515/dut/sim/../hdl/fu_mem.sv:27 YES
/srv/tmp/c48772b1-f2a2-42f1-9786-660cc5780515/dut/sim/../hdl/fu_mult.sv:46 YES
/srv/tmp/c48772b1-f2a2-42f1-9786-660cc5780515/dut/sim/../hdl/fu_mult.sv:76 YES
/srv/tmp/c48772b1-f2a2-42f1-9786-660cc5780515/dut/sim/../hdl/fu_mult.sv:110 YES
/srv/tmp/c48772b1-f2a2-42f1-9786-660cc5780515/dut/sim/../hdl/lru_array.sv:33 YES
/srv/tmp/c48772b1-f2a2-42f1-9786-660cc5780515/dut/sim/../hdl/lru_array.sv:55 YES
/srv/tmp/c48772b1-f2a2-42f1-9786-660cc5780515/dut/sim/../hdl/memory_queue.sv:76 YES
/srv/tmp/c48772b1-f2a2-42f1-9786-660cc5780515/dut/sim/../hdl/memory_queue.sv:143 YES
/srv/tmp/c48772b1-f2a2-42f1-9786-660cc5780515/dut/sim/../hdl/phys_regfile.sv:21 YES
/srv/tmp/c48772b1-f2a2-42f1-9786-660cc5780515/dut/sim/../hdl/phys_regfile.sv:69 YES
/srv/tmp/c48772b1-f2a2-42f1-9786-660cc5780515/dut/sim/../hdl/phys_regfile.sv:131 YES
/srv/tmp/c48772b1-f2a2-42f1-9786-660cc5780515/dut/sim/../hdl/queue.sv:42 YES
/srv/tmp/c48772b1-f2a2-42f1-9786-660cc5780515/dut/sim/../hdl/queue.sv:83 YES
/srv/tmp/c48772b1-f2a2-42f1-9786-660cc5780515/dut/sim/../hdl/queue.sv:91 YES
/srv/tmp/c48772b1-f2a2-42f1-9786-660cc5780515/dut/sim/../hdl/queue.sv:103 YES
/srv/tmp/c48772b1-f2a2-42f1-9786-660cc5780515/dut/sim/../hdl/rat.sv:45 YES
/srv/tmp/c48772b1-f2a2-42f1-9786-660cc5780515/dut/sim/../hdl/rat.sv:49 YES
/srv/tmp/c48772b1-f2a2-42f1-9786-660cc5780515/dut/sim/../hdl/rat.sv:53 YES
/srv/tmp/c48772b1-f2a2-42f1-9786-660cc5780515/dut/sim/../hdl/rat.sv:57 YES
/srv/tmp/c48772b1-f2a2-42f1-9786-660cc5780515/dut/sim/../hdl/rat.sv:61 YES
/srv/tmp/c48772b1-f2a2-42f1-9786-660cc5780515/dut/sim/../hdl/rat.sv:66 YES
/srv/tmp/c48772b1-f2a2-42f1-9786-660cc5780515/dut/sim/../hdl/rat.sv:74 YES
/srv/tmp/c48772b1-f2a2-42f1-9786-660cc5780515/dut/sim/../hdl/rat.sv:88 YES
/srv/tmp/c48772b1-f2a2-42f1-9786-660cc5780515/dut/sim/../hdl/rat.sv:99 YES
/srv/tmp/c48772b1-f2a2-42f1-9786-660cc5780515/dut/sim/../hdl/rename_dispatch.sv:52 YES
/srv/tmp/c48772b1-f2a2-42f1-9786-660cc5780515/dut/sim/../hdl/rename_dispatch.sv:91 YES
/srv/tmp/c48772b1-f2a2-42f1-9786-660cc5780515/dut/sim/../hdl/rename_dispatch.sv:103 YES
/srv/tmp/c48772b1-f2a2-42f1-9786-660cc5780515/dut/sim/../hdl/reservation_station.sv:108 YES
/srv/tmp/c48772b1-f2a2-42f1-9786-660cc5780515/dut/sim/../hdl/reservation_station.sv:193 YES
/srv/tmp/c48772b1-f2a2-42f1-9786-660cc5780515/dut/sim/../hdl/reservation_station.sv:401 YES
/srv/tmp/c48772b1-f2a2-42f1-9786-660cc5780515/dut/sim/../hdl/reservation_station.sv:607 YES
/srv/tmp/c48772b1-f2a2-42f1-9786-660cc5780515/dut/sim/../hdl/reservation_station.sv:631 YES
/srv/tmp/c48772b1-f2a2-42f1-9786-660cc5780515/dut/sim/../hdl/reservation_station.sv:654 YES
/srv/tmp/c48772b1-f2a2-42f1-9786-660cc5780515/dut/sim/../hdl/reservation_station.sv:677 YES
/srv/tmp/c48772b1-f2a2-42f1-9786-660cc5780515/dut/sim/../hdl/reservation_station.sv:700 YES
/srv/tmp/c48772b1-f2a2-42f1-9786-660cc5780515/dut/sim/../hdl/reservation_station.sv:~741 YES
/srv/tmp/c48772b1-f2a2-42f1-9786-660cc5780515/dut/sim/../hdl/reservation_station.sv:~745 YES
/srv/tmp/c48772b1-f2a2-42f1-9786-660cc5780515/dut/sim/../hdl/reservation_station.sv:~749 YES
/srv/tmp/c48772b1-f2a2-42f1-9786-660cc5780515/dut/sim/../hdl/reservation_station.sv:~753 YES
/srv/tmp/c48772b1-f2a2-42f1-9786-660cc5780515/dut/sim/../hdl/reservation_station.sv:~757 YES
/srv/tmp/c48772b1-f2a2-42f1-9786-660cc5780515/dut/sim/../hdl/reservation_station.sv:~761 YES
/srv/tmp/c48772b1-f2a2-42f1-9786-660cc5780515/dut/sim/../hdl/reservation_station.sv:~765 YES
/srv/tmp/c48772b1-f2a2-42f1-9786-660cc5780515/dut/sim/../hdl/reservation_station.sv:~769 YES
/srv/tmp/c48772b1-f2a2-42f1-9786-660cc5780515/dut/sim/../hdl/reservation_station.sv:~773 YES
/srv/tmp/c48772b1-f2a2-42f1-9786-660cc5780515/dut/sim/../hdl/reservation_station.sv:~777 YES
/srv/tmp/c48772b1-f2a2-42f1-9786-660cc5780515/dut/sim/../hdl/rob.sv:116 YES
/srv/tmp/c48772b1-f2a2-42f1-9786-660cc5780515/dut/sim/../hdl/rob.sv:269 YES
/srv/tmp/c48772b1-f2a2-42f1-9786-660cc5780515/dut/sim/../hdl/rrat.sv:39 YES
/srv/tmp/c48772b1-f2a2-42f1-9786-660cc5780515/dut/sim/../hdl/stage1.sv:54 YES
/srv/tmp/c48772b1-f2a2-42f1-9786-660cc5780515/dut/sim/../hdl/stage2.sv:51 YES
/srv/tmp/c48772b1-f2a2-42f1-9786-660cc5780515/dut/sim/../hdl/valid_array.sv:24 YES
/srv/tmp/c48772b1-f2a2-42f1-9786-660cc5780515/dut/sim/../hdl/valid_array.sv:38 YES
/srv/tmp/c48772b1-f2a2-42f1-9786-660cc5780515/dut/sim/../sram/output/mp_cache_data_array/mp_cache_data_array.v:41 YES
/srv/tmp/c48772b1-f2a2-42f1-9786-660cc5780515/dut/sim/../sram/output/mp_cache_data_array/mp_cache_data_array.v:52 YES
/srv/tmp/c48772b1-f2a2-42f1-9786-660cc5780515/dut/sim/../sram/output/mp_cache_tag_array/mp_cache_tag_array.v:37 YES
/srv/tmp/c48772b1-f2a2-42f1-9786-660cc5780515/dut/sim/../sram/output/mp_cache_tag_array/mp_cache_tag_array.v:47 YES
/srv/tmp/c48772b1-f2a2-42f1-9786-660cc5780515/dut/sim/../hdl/cache.sv:54 YES
==================================================
X P R O P   S T A T I S T I C S
instrumentable assignments:    1238
instrumented assignments:      1238
instrumentation success rate:  100%
[0;32mCompile Successful [0m
 
 ``` 

 </details> 
<details><summary>lint ✅</summary> 

 ``` 
 rm -rf spyglass-1 WORK *.log reports
mkdir -p reports
sg_shell -licqueue < lint.tcl |& tee reports/lint.log

                        SpyGlass Predictive Analyzer (R)
                              Synopsys TestMAX(TM)

              Version R-2020.12-SP1-1 for linux64 - Apr 27, 2021 

                    Copyright (c) 2001 - 2021 Synopsys, Inc.
   This software and the associated documentation are proprietary to Synopsys,
 Inc. This software may only be used in accordance with the terms and conditions
 of a written license agreement with Synopsys, Inc. All other use, reproduction,
            or distribution of this software is strictly prohibited.



To access quickstart manual, please use `man quickstart'


INFO:    It is recommended to set environment variable
         SNPSLMD_LICENSE_FILE for faster license checkout.
current_methodology: info: methodology is now `/srv/software/Synopsys-2021_x86_64/spyglass/R-2020.12-SP1-1/SPYGLASS_HOME/GuideWare/latest/block/rtl_handoff'
read_file: info: using default project `spyglass-1.prj'
current_goal: info: loading goal `Design_Read' with top `cpu' (in progress)
current_goal: info: finished loading goal `Design_Read' (ok)
current_goal: info: loading goal `lint/lint_turbo_rtl' with top `cpu' (in progress)
current_goal: info: finished loading goal `lint/lint_turbo_rtl' (ok)

INFO:    SpyGlass will run goal(s) 'lint/lint_turbo_rtl'.


 Auto-compiling gates libraries

        "/srv/tmp/c48772b1-f2a2-42f1-9786-660cc5780515/dut/lint/../sram/output/mp_cache_data_array/mp_cache_data_array_TT_1p0V_25C_lib.db"
        "/srv/tmp/c48772b1-f2a2-42f1-9786-660cc5780515/dut/lint/../sram/output/mp_cache_tag_array/mp_cache_tag_array_TT_1p0V_25C_lib.db"
    to
        "./spyglass-1/spyglass_cache/autogenerated_sglib/aggregate.sglib" ...done

 (Please refer to `./spyglass-1/spyglass_cache/autogenerated_sglib/lc/spyglass_lc_aggregate_reports/moresimple.rpt' for auto-compilation details)

 Using above compiled sglib for the current run ...

RULE-CHECKING IN MIXED MODE
Loading spyglass (SpyGlass_vR-2020.12-SP1-01) ... (picked from /srv/software/Synopsys-2021_x86_64/spyglass/R-2020.12-SP1-1/SPYGLASS_HOME/policies/spyglass)
Loading openmore (SpyGlass_vR-2020.12-SP1-01) ... (picked from /srv/software/Synopsys-2021_x86_64/spyglass/R-2020.12-SP1-1/SPYGLASS_HOME/policies/openmore)
Loading starc (SpyGlass_vR-2020.12-SP1-01) ... (picked from /srv/software/Synopsys-2021_x86_64/spyglass/R-2020.12-SP1-1/SPYGLASS_HOME/policies/starc)
Loading starc2005 (SpyGlass_vR-2020.12-SP1-01) ... (picked from /srv/software/Synopsys-2021_x86_64/spyglass/R-2020.12-SP1-1/SPYGLASS_HOME/policies/starc2005)
Loading erc (SpyGlass_vR-2020.12-SP1-01) ... (picked from /srv/software/Synopsys-2021_x86_64/spyglass/R-2020.12-SP1-1/SPYGLASS_HOME/policies/erc)
Loading simulation (SpyGlass_vR-2020.12-SP1-01) ... (picked from /srv/software/Synopsys-2021_x86_64/spyglass/R-2020.12-SP1-1/SPYGLASS_HOME/policies/simulation)
Loading lint (SpyGlass_vR-2020.12-SP1-01) ... (picked from /srv/software/Synopsys-2021_x86_64/spyglass/R-2020.12-SP1-1/SPYGLASS_HOME/policies/lint)
Loading latch (SpyGlass_vR-2020.12-SP1-01) ... (picked from /srv/software/Synopsys-2021_x86_64/spyglass/R-2020.12-SP1-1/SPYGLASS_HOME/policies/latch)
Loading morelint (SpyGlass_vR-2020.12-SP1-01) ... (picked from /srv/software/Synopsys-2021_x86_64/spyglass/R-2020.12-SP1-1/SPYGLASS_HOME/policies/morelint)
Loading timing (SpyGlass_vR-2020.12-SP1-01) ... (picked from /srv/software/Synopsys-2021_x86_64/spyglass/R-2020.12-SP1-1/SPYGLASS_HOME/policies/timing)
Loading auto-verify (SpyGlass_vR-2020.12-SP1-01) ... (picked from /srv/software/Synopsys-2021_x86_64/spyglass/R-2020.12-SP1-1/SPYGLASS_HOME/policies/auto-verify)
Loading starc2002 (SpyGlass_vR-2020.12-SP1-01) ... (picked from /srv/software/Synopsys-2021_x86_64/spyglass/R-2020.12-SP1-1/SPYGLASS_HOME/policies/starc2002)

WARNING [333]    Unable to open file /srv/software/Synopsys-2021_x86_64/spyglass/R-2020.12-SP1-1/SPYGLASS_HOME/auxi/policy_data/spyglass/sglib_version_summaryV2.txt in mode : 'r' (Reason: No such file or directory)
 Reading sgdc file "/srv/software/Synopsys-2021_x86_64/spyglass/R-2020.12-SP1-1/SPYGLASS_HOME/auxi/policy_data/auto-verify/verif.sgdc" ...
Performing unification checks on SGDC... done
Reading specified sglib files(s) ....
   Processing library: 'mp_cache_data_array_TT_1p0V_25C_lib' .... done
   Processing library: 'mp_cache_tag_array_TT_1p0V_25C_lib' .... done
Checking Rule AutoGenerateSglib (Rule 1 of total 325) .... done (Time = 0.00s, Memory = 0.0K)

INFO [76]    Using './WORK/64' as the Work Directory for 64bit precompiled dump.
Checking Rule PrecompileLibCheck01 (Rule 2 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule PrecompileLibCheck02 (Rule 3 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule PrecompileLibCheck03 (Rule 4 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule PrecompileLibCheck04 (Rule 5 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule ReportSglibVersionSummary (Rule 6 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule ReportIgnoredOverlappingRules (Rule 7 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule TurboModeStatus (Rule 8 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule AbstractInterface (Rule 9 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_assume_path01 (Rule 10 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_sdcschema02 (Rule 11 of total 325) .... done (Time = 0.00s, Memory = 32.0K)
Checking Rule SGDC_clock05 (Rule 12 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_clock09 (Rule 13 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_force_ta05 (Rule 14 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_require_path03 (Rule 15 of total 325) .... done (Time = 0.00s, Memory = 40.0K)
Checking Rule SGDC_require_value03 (Rule 16 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_voltagedomain05 (Rule 17 of total 325) .... done (Time = 0.00s, Memory = 32.0K)
Checking Rule SGDC_voltagedomain06 (Rule 18 of total 325) .... done (Time = 0.00s, Memory = 8.0K)
Checking Rule SGDC_voltagedomain07 (Rule 19 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_powerdomainoutputs02 (Rule 20 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_supply01 (Rule 21 of total 325) .... done (Time = 0.00s, Memory = 8.0K)
Checking Rule SGDC_waive01 (Rule 22 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_waive02 (Rule 23 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_waive03 (Rule 24 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_waive04 (Rule 25 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_waive05 (Rule 26 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_waive06 (Rule 27 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_waive07 (Rule 28 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_waive08 (Rule 29 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_waive09 (Rule 30 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_waive10 (Rule 31 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_waive11 (Rule 32 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_waive12 (Rule 33 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_waive13 (Rule 34 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_waive21 (Rule 35 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_waive22 (Rule 36 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_waive30 (Rule 37 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_waive32 (Rule 38 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_waive33 (Rule 39 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_waive36 (Rule 40 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_waive38 (Rule 41 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_fifo01 (Rule 42 of total 325) .... done (Time = 0.00s, Memory = -32.0K)
Checking Rule SGDC_libgroup01 (Rule 43 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_libgroup02 (Rule 44 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_libgroup04 (Rule 45 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_power_data01 (Rule 46 of total 325) .... done (Time = 0.00s, Memory = 32.0K)
Checking Rule SGDC_ungroup01 (Rule 47 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_abstract_port06 (Rule 48 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_abstract_port14 (Rule 49 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_abstract_port15 (Rule 50 of total 325) .... done (Time = 0.00s, Memory = 16.0K)
Checking Rule SGDC_abstract_port18 (Rule 51 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule sdc_init_rule (Rule 52 of total 325) .... done (Time = 0.00s, Memory = 32.0K)
Checking Rule CMD_ignorelibs01 (Rule 53 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule ReportRuleNotRun (Rule 54 of total 325) .... done (Time = 0.01s, Memory = 0.0K)
Checking Rule STARC05-2.3.1.2c (Rule 55 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule W442a (Rule 56 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule W442b (Rule 57 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule W442c (Rule 58 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule W442f (Rule 59 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule mixedsenselist (Rule 60 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule badimplicitSM1 (Rule 61 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule badimplicitSM2 (Rule 62 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule badimplicitSM4 (Rule 63 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule bothedges (Rule 64 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule BlockHeader (Rule 65 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule W421 (Rule 66 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule Av_license01 (Rule 67 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule Av_setup_checks01 (Rule 68 of total 325) .... done (Time = 0.00s, Memory = 16.0K)
Checking Rule Av_sanity01 (Rule 69 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule STARC05-2.1.6.5 (Rule 70 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule ReportStopSummary (Rule 71 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule ReportIgnoreSummary (Rule 72 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
 Analyzing source file "/srv/tmp/c48772b1-f2a2-42f1-9786-660cc5780515/dut/lint/../pkg/types.sv" ....
 Analyzing source file "/srv/tmp/c48772b1-f2a2-42f1-9786-660cc5780515/dut/lint/../hdl/cache.sv" ....
 Analyzing source file "/srv/tmp/c48772b1-f2a2-42f1-9786-660cc5780515/dut/lint/../hdl/cache_arbiter.sv" ....
 Analyzing source file "/srv/tmp/c48772b1-f2a2-42f1-9786-660cc5780515/dut/lint/../hdl/cacheline_adapter.sv" ....
 Analyzing source file "/srv/tmp/c48772b1-f2a2-42f1-9786-660cc5780515/dut/lint/../hdl/cpu.sv" ....
 Analyzing source file "/srv/tmp/c48772b1-f2a2-42f1-9786-660cc5780515/dut/lint/../hdl/execute.sv" ....
 Analyzing source file "/srv/tmp/c48772b1-f2a2-42f1-9786-660cc5780515/dut/lint/../hdl/free_list.sv" ....
 Analyzing source file "/srv/tmp/c48772b1-f2a2-42f1-9786-660cc5780515/dut/lint/../hdl/fu_add.sv" ....
 Analyzing source file "/srv/tmp/c48772b1-f2a2-42f1-9786-660cc5780515/dut/lint/../hdl/fu_br.sv" ....
 Analyzing source file "/srv/tmp/c48772b1-f2a2-42f1-9786-660cc5780515/dut/lint/../hdl/fu_div_rem.sv" ....
 Analyzing source file "/srv/tmp/c48772b1-f2a2-42f1-9786-660cc5780515/dut/lint/../hdl/fu_mem.sv" ....
 Analyzing source file "/srv/tmp/c48772b1-f2a2-42f1-9786-660cc5780515/dut/lint/../hdl/fu_mult.sv" ....
 Analyzing source file "/srv/tmp/c48772b1-f2a2-42f1-9786-660cc5780515/dut/lint/../hdl/lru_array.sv" ....
 Analyzing source file "/srv/tmp/c48772b1-f2a2-42f1-9786-660cc5780515/dut/lint/../hdl/memory_queue.sv" ....
 Analyzing source file "/srv/tmp/c48772b1-f2a2-42f1-9786-660cc5780515/dut/lint/../hdl/phys_regfile.sv" ....
 Analyzing source file "/srv/tmp/c48772b1-f2a2-42f1-9786-660cc5780515/dut/lint/../hdl/provided_cache.sv" ....
 Analyzing source file "/srv/tmp/c48772b1-f2a2-42f1-9786-660cc5780515/dut/lint/../hdl/queue.sv" ....
 Analyzing source file "/srv/tmp/c48772b1-f2a2-42f1-9786-660cc5780515/dut/lint/../hdl/rat.sv" ....
 Analyzing source file "/srv/tmp/c48772b1-f2a2-42f1-9786-660cc5780515/dut/lint/../hdl/rename_dispatch.sv" ....
 Analyzing source file "/srv/tmp/c48772b1-f2a2-42f1-9786-660cc5780515/dut/lint/../hdl/reservation_station.sv" ....
 Analyzing source file "/srv/tmp/c48772b1-f2a2-42f1-9786-660cc5780515/dut/lint/../hdl/rob.sv" ....
 Analyzing source file "/srv/tmp/c48772b1-f2a2-42f1-9786-660cc5780515/dut/lint/../hdl/rrat.sv" ....
 Analyzing source file "/srv/tmp/c48772b1-f2a2-42f1-9786-660cc5780515/dut/lint/../hdl/stage1.sv" ....
 Analyzing source file "/srv/tmp/c48772b1-f2a2-42f1-9786-660cc5780515/dut/lint/../hdl/stage2.sv" ....
 Analyzing source file "/srv/tmp/c48772b1-f2a2-42f1-9786-660cc5780515/dut/lint/../hdl/test.sv" ....
 Analyzing source file "/srv/tmp/c48772b1-f2a2-42f1-9786-660cc5780515/dut/lint/../hdl/valid_array.sv" ....
 Analyzing source file "/srv/tmp/c48772b1-f2a2-42f1-9786-660cc5780515/dut/lint/../hdl/split_lsq.sv" ....
 Elaborating Top Verilog Design Unit 'cpu' ..... done
Checking Rule ElabSummary (Rule 73 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule ReportCheckDataSummary (Rule 74 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule IgnoredLibCells (Rule 75 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
 Reading waiver file "./spyglass-1/cpu/lint/lint_turbo_rtl/spyglass_spysch/constraint/spg_autogenerated_waivers.sgdc" ...
 Generating WAIVER file "./spyglass-1/cpu/lint/lint_turbo_rtl/spyglass_spysch/waiver/pragma2Waiver.swl" from pragmas in HDL source files ....
Checking Rule DetectTopDesignUnits (Rule 76 of total 325)
 Detected 1 top level design units:
     cpu
 .... done (Time = 0.00s, Memory = 0.0K)
Performing semantic checks on SGDC contents
Checking Rule SGDC_testmode03 (Rule 77 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule ReportObsoletePragmas (Rule 78 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule GenerateConfMap (Rule 79 of total 325) .... done (Time = 0.00s, Memory = -32.0K)
Checking Rule HdlLibDuCheck (Rule 80 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule RtlDesignInfo (Rule 81 of total 325) .... done (Time = 0.01s, Memory = 8.0K)
Checking Rule W339a (Rule 82 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule W416 (Rule 83 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule mixedsenselist (Rule 84 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule W110a (Rule 85 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule preReq_ConsCase (Rule 86 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule CheckCelldefine (Rule 87 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_waive23 (Rule 88 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_waive26 (Rule 89 of total 325) .... done (Time = 0.00s, Memory = 24.0K)
Checking Rule SGDC_waive27 (Rule 90 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_waive29 (Rule 91 of total 325) .... done (Time = 0.00s, Memory = 8.0K)
Checking Rule STARC05-2.1.4.5 (Rule 92 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule STARC05-2.3.1.5b (Rule 93 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule STARC05-2.3.3.1 (Rule 94 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule STARC05-2.3.3.1 (Rule 95 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule STARC05-2.11.3.1 (Rule 96 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule W317 (Rule 97 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule W422 (Rule 98 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule W426 (Rule 99 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule W480 (Rule 100 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule W481a (Rule 101 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule W481b (Rule 102 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule W422 (Rule 103 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule W292 (Rule 104 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule W71 (Rule 105 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule W287b (Rule 106 of total 325) .... done (Time = 0.01s, Memory = 0.0K)
Checking Rule W293 (Rule 107 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule W398 (Rule 108 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule W421 (Rule 109 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule W424 (Rule 110 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule W467 (Rule 111 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule Prereqs_RegInputOutputs (Rule 112 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule PragmaComments-ML (Rule 113 of total 325) .... done (Time = 0.00s, Memory = 24.0K)
Checking Rule PragmaComments-ML (Rule 114 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule CheckDelayTimescale-ML (Rule 115 of total 325) .... done (Time = 0.01s, Memory = 0.0K)
Checking Rule Prereqs_CheckTimeUnitandPrecision-ML (Rule 116 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
Checking ELABDU Rules for designUnit cpu
    Checking Rule Prereqs_InferLatch (Rule 117 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule STARC05-2.1.5.3 (Rule 118 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule STARC05-2.2.3.3 (Rule 119 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule STARC05-2.3.1.6 (Rule 120 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule STARC05-2.10.2.3 (Rule 121 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule STARC05-2.10.3.2a (Rule 122 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule STARC05-2.11.3.1 (Rule 123 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule STARC05-2.1.3.1 (Rule 124 of total 325) .... done (Time = 0.01s, Memory = 0.0K)
    Checking Rule STARC05-2.10.1.4a (Rule 125 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule STARC05-2.10.1.4b (Rule 126 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule sim_race02 (Rule 127 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W110 (Rule 128 of total 325) .... done (Time = 0.00s, Memory = 264.0K)
    Checking Rule W122 (Rule 129 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W496a (Rule 130 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W496b (Rule 131 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W19 (Rule 132 of total 325) .... done (Time = 0.00s, Memory = 8.0K)
    Checking Rule W66 (Rule 133 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W116 (Rule 134 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W123 (Rule 135 of total 325) .... done (Time = 0.01s, Memory = 88.0K)
    Checking Rule W156 (Rule 136 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W215 (Rule 137 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W216 (Rule 138 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W218 (Rule 139 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W224 (Rule 140 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W263 (Rule 141 of total 325) .... done (Time = 0.01s, Memory = 0.0K)
    Checking Rule W289 (Rule 142 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W337 (Rule 143 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W416 (Rule 144 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W352 (Rule 145 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W362 (Rule 146 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W415a (Rule 147 of total 325) .... done (Time = 0.00s, Memory = 32.0K)
    Checking Rule W486 (Rule 148 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W499 (Rule 149 of total 325) .... done (Time = 0.00s, Memory = 32.0K)
    Checking Rule W502 (Rule 150 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W116 (Rule 151 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W122 (Rule 152 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W123 (Rule 153 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W156 (Rule 154 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W71 (Rule 155 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W240 (Rule 156 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W240 (Rule 157 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W287a (Rule 158 of total 325) .... done (Time = 0.01s, Memory = 264.0K)
    Checking Rule W293 (Rule 159 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W398 (Rule 160 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W424 (Rule 161 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W467 (Rule 162 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W505 (Rule 163 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W505 (Rule 164 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W528 (Rule 165 of total 325) .... done (Time = 0.02s, Memory = 104.0K)
    Checking Rule W528 (Rule 166 of total 325) .... done (Time = 0.00s, Memory = 608.0K)
    Checking Rule Prereqs_Usage (Rule 167 of total 325) .... done (Time = 0.00s, Memory = -56.0K)
    Checking Rule Prereqs_ConstantInput-ML (Rule 168 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule ReportPortInfo-ML (Rule 169 of total 325) .... done (Time = 0.01s, Memory = 0.0K)
    Checking Rule Prereqs_ReportPortInfo-ML (Rule 170 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule Prereqs_ReportPortInfo-ML (Rule 171 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule NoAssignX-ML (Rule 172 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule ParamWidthMismatch-ML (Rule 173 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule Postreqs_Usage_ML (Rule 174 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule NoXInCase-ML (Rule 175 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
Checking ELABDU Rules for designUnit cache
    Checking Rule Prereqs_InferLatch (Rule 117 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule STARC05-2.1.5.3 (Rule 118 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule STARC05-2.2.3.3 (Rule 119 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule STARC05-2.3.1.6 (Rule 120 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule STARC05-2.10.2.3 (Rule 121 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule STARC05-2.10.3.2a (Rule 122 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule STARC05-2.11.3.1 (Rule 123 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule STARC05-2.1.3.1 (Rule 124 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule STARC05-2.10.1.4a (Rule 125 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule STARC05-2.10.1.4b (Rule 126 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule sim_race02 (Rule 127 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W110 (Rule 128 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W122 (Rule 129 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W496a (Rule 130 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W496b (Rule 131 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W19 (Rule 132 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W66 (Rule 133 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W116 (Rule 134 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W123 (Rule 135 of total 325) .... done (Time = 0.00s, Memory = 16.0K)
    Checking Rule W156 (Rule 136 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W215 (Rule 137 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W216 (Rule 138 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W218 (Rule 139 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W224 (Rule 140 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W263 (Rule 141 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W289 (Rule 142 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W337 (Rule 143 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W416 (Rule 144 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W352 (Rule 145 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W362 (Rule 146 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W415a (Rule 147 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W486 (Rule 148 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W499 (Rule 149 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W502 (Rule 150 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W116 (Rule 151 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W122 (Rule 152 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W123 (Rule 153 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W156 (Rule 154 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W71 (Rule 155 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W240 (Rule 156 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W240 (Rule 157 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W287a (Rule 158 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W293 (Rule 159 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W398 (Rule 160 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W424 (Rule 161 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W467 (Rule 162 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W505 (Rule 163 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W505 (Rule 164 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W528 (Rule 165 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W528 (Rule 166 of total 325) .... done (Time = 0.00s, Memory = 608.0K)
    Checking Rule Prereqs_Usage (Rule 167 of total 325) .... done (Time = 0.00s, Memory = -16.0K)
    Checking Rule Prereqs_ConstantInput-ML (Rule 168 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule ReportPortInfo-ML (Rule 169 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule Prereqs_ReportPortInfo-ML (Rule 170 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule Prereqs_ReportPortInfo-ML (Rule 171 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule NoAssignX-ML (Rule 172 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule ParamWidthMismatch-ML (Rule 173 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule Postreqs_Usage_ML (Rule 174 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule NoXInCase-ML (Rule 175 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
Checking ELABDU Rules for designUnit stage_1
    Checking Rule Prereqs_InferLatch (Rule 117 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule STARC05-2.1.5.3 (Rule 118 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule STARC05-2.2.3.3 (Rule 119 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule STARC05-2.3.1.6 (Rule 120 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule STARC05-2.10.2.3 (Rule 121 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule STARC05-2.10.3.2a (Rule 122 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule STARC05-2.11.3.1 (Rule 123 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule STARC05-2.1.3.1 (Rule 124 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule STARC05-2.10.1.4a (Rule 125 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule STARC05-2.10.1.4b (Rule 126 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule sim_race02 (Rule 127 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W110 (Rule 128 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W122 (Rule 129 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W496a (Rule 130 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W496b (Rule 131 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W19 (Rule 132 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W66 (Rule 133 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W116 (Rule 134 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W123 (Rule 135 of total 325) .... done (Time = 0.01s, Memory = 16.0K)
    Checking Rule W156 (Rule 136 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W215 (Rule 137 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W216 (Rule 138 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W218 (Rule 139 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W224 (Rule 140 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W263 (Rule 141 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W289 (Rule 142 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W337 (Rule 143 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W416 (Rule 144 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W352 (Rule 145 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W362 (Rule 146 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W415a (Rule 147 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W486 (Rule 148 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W499 (Rule 149 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W502 (Rule 150 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W116 (Rule 151 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W122 (Rule 152 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W123 (Rule 153 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W156 (Rule 154 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W71 (Rule 155 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W240 (Rule 156 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W240 (Rule 157 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W287a (Rule 158 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W293 (Rule 159 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W398 (Rule 160 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W424 (Rule 161 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W467 (Rule 162 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W505 (Rule 163 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W505 (Rule 164 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W528 (Rule 165 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W528 (Rule 166 of total 325) .... done (Time = 0.00s, Memory = 608.0K)
    Checking Rule Prereqs_Usage (Rule 167 of total 325) .... done (Time = 0.00s, Memory = -16.0K)
    Checking Rule Prereqs_ConstantInput-ML (Rule 168 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule ReportPortInfo-ML (Rule 169 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule Prereqs_ReportPortInfo-ML (Rule 170 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule Prereqs_ReportPortInfo-ML (Rule 171 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule NoAssignX-ML (Rule 172 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule ParamWidthMismatch-ML (Rule 173 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule Postreqs_Usage_ML (Rule 174 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule NoXInCase-ML (Rule 175 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
Checking ELABDU Rules for designUnit stage_2
    Checking Rule Prereqs_InferLatch (Rule 117 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule STARC05-2.1.5.3 (Rule 118 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule STARC05-2.2.3.3 (Rule 119 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule STARC05-2.3.1.6 (Rule 120 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule STARC05-2.10.2.3 (Rule 121 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule STARC05-2.10.3.2a (Rule 122 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule STARC05-2.11.3.1 (Rule 123 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule STARC05-2.1.3.1 (Rule 124 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule STARC05-2.10.1.4a (Rule 125 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule STARC05-2.10.1.4b (Rule 126 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule sim_race02 (Rule 127 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W110 (Rule 128 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W122 (Rule 129 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W496a (Rule 130 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W496b (Rule 131 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W19 (Rule 132 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W66 (Rule 133 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W116 (Rule 134 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W123 (Rule 135 of total 325) .... done (Time = 0.00s, Memory = 16.0K)
    Checking Rule W156 (Rule 136 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W215 (Rule 137 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W216 (Rule 138 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W218 (Rule 139 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W224 (Rule 140 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W263 (Rule 141 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W289 (Rule 142 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W337 (Rule 143 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W416 (Rule 144 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W352 (Rule 145 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W362 (Rule 146 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W415a (Rule 147 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W486 (Rule 148 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W499 (Rule 149 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W502 (Rule 150 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W116 (Rule 151 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W122 (Rule 152 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W123 (Rule 153 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W156 (Rule 154 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W71 (Rule 155 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W240 (Rule 156 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W240 (Rule 157 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W287a (Rule 158 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W293 (Rule 159 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W398 (Rule 160 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W424 (Rule 161 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W467 (Rule 162 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W505 (Rule 163 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W505 (Rule 164 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W528 (Rule 165 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W528 (Rule 166 of total 325) .... done (Time = 0.00s, Memory = 608.0K)
    Checking Rule Prereqs_Usage (Rule 167 of total 325) .... done (Time = 0.00s, Memory = -16.0K)
    Checking Rule Prereqs_ConstantInput-ML (Rule 168 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule ReportPortInfo-ML (Rule 169 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule Prereqs_ReportPortInfo-ML (Rule 170 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule Prereqs_ReportPortInfo-ML (Rule 171 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule NoAssignX-ML (Rule 172 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule ParamWidthMismatch-ML (Rule 173 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule Postreqs_Usage_ML (Rule 174 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule NoXInCase-ML (Rule 175 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
Checking ELABDU Rules for designUnit lru_array
    Checking Rule Prereqs_InferLatch (Rule 117 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule STARC05-2.1.5.3 (Rule 118 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule STARC05-2.2.3.3 (Rule 119 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule STARC05-2.3.1.6 (Rule 120 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule STARC05-2.10.2.3 (Rule 121 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule STARC05-2.10.3.2a (Rule 122 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule STARC05-2.11.3.1 (Rule 123 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule STARC05-2.1.3.1 (Rule 124 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule STARC05-2.10.1.4a (Rule 125 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule STARC05-2.10.1.4b (Rule 126 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule sim_race02 (Rule 127 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W110 (Rule 128 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W122 (Rule 129 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W496a (Rule 130 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W496b (Rule 131 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W19 (Rule 132 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W66 (Rule 133 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W116 (Rule 134 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W123 (Rule 135 of total 325) .... done (Time = 0.00s, Memory = 16.0K)
    Checking Rule W156 (Rule 136 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W215 (Rule 137 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W216 (Rule 138 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W218 (Rule 139 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W224 (Rule 140 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W263 (Rule 141 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W289 (Rule 142 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W337 (Rule 143 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W416 (Rule 144 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W352 (Rule 145 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W362 (Rule 146 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W415a (Rule 147 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W486 (Rule 148 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W499 (Rule 149 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W502 (Rule 150 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W116 (Rule 151 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W122 (Rule 152 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W123 (Rule 153 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W156 (Rule 154 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W71 (Rule 155 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W240 (Rule 156 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W240 (Rule 157 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W287a (Rule 158 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W293 (Rule 159 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W398 (Rule 160 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W424 (Rule 161 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W467 (Rule 162 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W505 (Rule 163 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W505 (Rule 164 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W528 (Rule 165 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W528 (Rule 166 of total 325) .... done (Time = 0.00s, Memory = 608.0K)
    Checking Rule Prereqs_Usage (Rule 167 of total 325) .... done (Time = 0.00s, Memory = -16.0K)
    Checking Rule Prereqs_ConstantInput-ML (Rule 168 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule ReportPortInfo-ML (Rule 169 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule Prereqs_ReportPortInfo-ML (Rule 170 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule Prereqs_ReportPortInfo-ML (Rule 171 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule NoAssignX-ML (Rule 172 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule ParamWidthMismatch-ML (Rule 173 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule Postreqs_Usage_ML (Rule 174 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule NoXInCase-ML (Rule 175 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
Checking ELABDU Rules for designUnit valid_array
    Checking Rule Prereqs_InferLatch (Rule 117 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule STARC05-2.1.5.3 (Rule 118 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule STARC05-2.2.3.3 (Rule 119 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule STARC05-2.3.1.6 (Rule 120 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule STARC05-2.10.2.3 (Rule 121 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule STARC05-2.10.3.2a (Rule 122 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule STARC05-2.11.3.1 (Rule 123 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule STARC05-2.1.3.1 (Rule 124 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule STARC05-2.10.1.4a (Rule 125 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule STARC05-2.10.1.4b (Rule 126 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule sim_race02 (Rule 127 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W110 (Rule 128 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W122 (Rule 129 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W496a (Rule 130 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W496b (Rule 131 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W19 (Rule 132 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W66 (Rule 133 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W116 (Rule 134 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W123 (Rule 135 of total 325) .... done (Time = 0.00s, Memory = 16.0K)
    Checking Rule W156 (Rule 136 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W215 (Rule 137 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W216 (Rule 138 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W218 (Rule 139 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W224 (Rule 140 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W263 (Rule 141 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W289 (Rule 142 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W337 (Rule 143 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W416 (Rule 144 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W352 (Rule 145 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W362 (Rule 146 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W415a (Rule 147 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W486 (Rule 148 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W499 (Rule 149 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W502 (Rule 150 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W116 (Rule 151 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W122 (Rule 152 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W123 (Rule 153 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W156 (Rule 154 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W71 (Rule 155 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W240 (Rule 156 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W240 (Rule 157 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W287a (Rule 158 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W293 (Rule 159 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W398 (Rule 160 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W424 (Rule 161 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W467 (Rule 162 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W505 (Rule 163 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W505 (Rule 164 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W528 (Rule 165 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W528 (Rule 166 of total 325) .... done (Time = 0.00s, Memory = 608.0K)
    Checking Rule Prereqs_Usage (Rule 167 of total 325) .... done (Time = 0.00s, Memory = -16.0K)
    Checking Rule Prereqs_ConstantInput-ML (Rule 168 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule ReportPortInfo-ML (Rule 169 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule Prereqs_ReportPortInfo-ML (Rule 170 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule Prereqs_ReportPortInfo-ML (Rule 171 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule NoAssignX-ML (Rule 172 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule ParamWidthMismatch-ML (Rule 173 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule Postreqs_Usage_ML (Rule 174 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule NoXInCase-ML (Rule 175 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
Checking ELABDU Rules for designUnit memory_queue
    Checking Rule Prereqs_InferLatch (Rule 117 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule STARC05-2.1.5.3 (Rule 118 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule STARC05-2.2.3.3 (Rule 119 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule STARC05-2.3.1.6 (Rule 120 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule STARC05-2.10.2.3 (Rule 121 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule STARC05-2.10.3.2a (Rule 122 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule STARC05-2.11.3.1 (Rule 123 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule STARC05-2.1.3.1 (Rule 124 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule STARC05-2.10.1.4a (Rule 125 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule STARC05-2.10.1.4b (Rule 126 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule sim_race02 (Rule 127 of total 325) .... done (Time = 0.00s, Memory = 256.0K)
    Checking Rule W110 (Rule 128 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W122 (Rule 129 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W496a (Rule 130 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W496b (Rule 131 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W19 (Rule 132 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W66 (Rule 133 of total 325) .... done (Time = 0.01s, Memory = 0.0K)
    Checking Rule W116 (Rule 134 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W123 (Rule 135 of total 325) .... done (Time = 0.00s, Memory = 40.0K)
    Checking Rule W156 (Rule 136 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W215 (Rule 137 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W216 (Rule 138 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W218 (Rule 139 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W224 (Rule 140 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W263 (Rule 141 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W289 (Rule 142 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W337 (Rule 143 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W416 (Rule 144 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W352 (Rule 145 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W362 (Rule 146 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W415a (Rule 147 of total 325) .... done (Time = 0.01s, Memory = 64.0K)
    Checking Rule W486 (Rule 148 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W499 (Rule 149 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W502 (Rule 150 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W116 (Rule 151 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W122 (Rule 152 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W123 (Rule 153 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W156 (Rule 154 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W71 (Rule 155 of total 325) .... done (Time = 0.00s, Memory = 32.0K)
    Checking Rule W240 (Rule 156 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W240 (Rule 157 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W287a (Rule 158 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W293 (Rule 159 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W398 (Rule 160 of total 325) .... done (Time = 0.00s, Memory = 32.0K)
    Checking Rule W424 (Rule 161 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W467 (Rule 162 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W505 (Rule 163 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W505 (Rule 164 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W528 (Rule 165 of total 325) .... done (Time = 0.00s, Memory = 8.0K)
    Checking Rule W528 (Rule 166 of total 325) .... done (Time = 0.00s, Memory = 608.0K)
    Checking Rule Prereqs_Usage (Rule 167 of total 325) .... done (Time = 0.00s, Memory = -24.0K)
    Checking Rule Prereqs_ConstantInput-ML (Rule 168 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule ReportPortInfo-ML (Rule 169 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule Prereqs_ReportPortInfo-ML (Rule 170 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule Prereqs_ReportPortInfo-ML (Rule 171 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule NoAssignX-ML (Rule 172 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule ParamWidthMismatch-ML (Rule 173 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule Postreqs_Usage_ML (Rule 174 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule NoXInCase-ML (Rule 175 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
Checking ELABDU Rules for designUnit cache_arbiter
    Checking Rule Prereqs_InferLatch (Rule 117 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule STARC05-2.1.5.3 (Rule 118 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule STARC05-2.2.3.3 (Rule 119 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule STARC05-2.3.1.6 (Rule 120 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule STARC05-2.10.2.3 (Rule 121 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule STARC05-2.10.3.2a (Rule 122 of total 325) .... done (Time = 0.01s, Memory = 0.0K)
    Checking Rule STARC05-2.11.3.1 (Rule 123 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule STARC05-2.1.3.1 (Rule 124 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule STARC05-2.10.1.4a (Rule 125 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule STARC05-2.10.1.4b (Rule 126 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule sim_race02 (Rule 127 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W110 (Rule 128 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W122 (Rule 129 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W496a (Rule 130 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W496b (Rule 131 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W19 (Rule 132 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W66 (Rule 133 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W116 (Rule 134 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W123 (Rule 135 of total 325) .... done (Time = 0.00s, Memory = 16.0K)
    Checking Rule W156 (Rule 136 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W215 (Rule 137 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W216 (Rule 138 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W218 (Rule 139 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W224 (Rule 140 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W263 (Rule 141 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W289 (Rule 142 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W337 (Rule 143 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W416 (Rule 144 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W352 (Rule 145 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W362 (Rule 146 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W415a (Rule 147 of total 325) .... done (Time = 0.01s, Memory = 0.0K)
    Checking Rule W486 (Rule 148 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W499 (Rule 149 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W502 (Rule 150 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W116 (Rule 151 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W122 (Rule 152 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W123 (Rule 153 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W156 (Rule 154 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W71 (Rule 155 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W240 (Rule 156 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W240 (Rule 157 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W287a (Rule 158 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W293 (Rule 159 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W398 (Rule 160 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W424 (Rule 161 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W467 (Rule 162 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W505 (Rule 163 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W505 (Rule 164 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W528 (Rule 165 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W528 (Rule 166 of total 325) .... done (Time = 0.00s, Memory = 608.0K)
    Checking Rule Prereqs_Usage (Rule 167 of total 325) .... done (Time = 0.00s, Memory = -16.0K)
    Checking Rule Prereqs_ConstantInput-ML (Rule 168 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule ReportPortInfo-ML (Rule 169 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule Prereqs_ReportPortInfo-ML (Rule 170 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule Prereqs_ReportPortInfo-ML (Rule 171 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule NoAssignX-ML (Rule 172 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule ParamWidthMismatch-ML (Rule 173 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule Postreqs_Usage_ML (Rule 174 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule NoXInCase-ML (Rule 175 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
Checking ELABDU Rules for designUnit cacheline_adapter
    Checking Rule Prereqs_InferLatch (Rule 117 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule STARC05-2.1.5.3 (Rule 118 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule STARC05-2.2.3.3 (Rule 119 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule STARC05-2.3.1.6 (Rule 120 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule STARC05-2.10.2.3 (Rule 121 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule STARC05-2.10.3.2a (Rule 122 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule STARC05-2.11.3.1 (Rule 123 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule STARC05-2.1.3.1 (Rule 124 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule STARC05-2.10.1.4a (Rule 125 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule STARC05-2.10.1.4b (Rule 126 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule sim_race02 (Rule 127 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W110 (Rule 128 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W122 (Rule 129 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W496a (Rule 130 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W496b (Rule 131 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W19 (Rule 132 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W66 (Rule 133 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W116 (Rule 134 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W123 (Rule 135 of total 325) .... done (Time = 0.00s, Memory = 16.0K)
    Checking Rule W156 (Rule 136 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W215 (Rule 137 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W216 (Rule 138 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W218 (Rule 139 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W224 (Rule 140 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W263 (Rule 141 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W289 (Rule 142 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W337 (Rule 143 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W416 (Rule 144 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W352 (Rule 145 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W362 (Rule 146 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W415a (Rule 147 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W486 (Rule 148 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W499 (Rule 149 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W502 (Rule 150 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W116 (Rule 151 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W122 (Rule 152 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W123 (Rule 153 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W156 (Rule 154 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W71 (Rule 155 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W240 (Rule 156 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W240 (Rule 157 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W287a (Rule 158 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W293 (Rule 159 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W398 (Rule 160 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W424 (Rule 161 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W467 (Rule 162 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W505 (Rule 163 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W505 (Rule 164 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W528 (Rule 165 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W528 (Rule 166 of total 325) .... done (Time = 0.00s, Memory = 608.0K)
    Checking Rule Prereqs_Usage (Rule 167 of total 325) .... done (Time = 0.00s, Memory = -16.0K)
    Checking Rule Prereqs_ConstantInput-ML (Rule 168 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule ReportPortInfo-ML (Rule 169 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule Prereqs_ReportPortInfo-ML (Rule 170 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule Prereqs_ReportPortInfo-ML (Rule 171 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule NoAssignX-ML (Rule 172 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule ParamWidthMismatch-ML (Rule 173 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule Postreqs_Usage_ML (Rule 174 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule NoXInCase-ML (Rule 175 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
Checking ELABDU Rules for designUnit queue
    Checking Rule Prereqs_InferLatch (Rule 117 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule STARC05-2.1.5.3 (Rule 118 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule STARC05-2.2.3.3 (Rule 119 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule STARC05-2.3.1.6 (Rule 120 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule STARC05-2.10.2.3 (Rule 121 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule STARC05-2.10.3.2a (Rule 122 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule STARC05-2.11.3.1 (Rule 123 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule STARC05-2.1.3.1 (Rule 124 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule STARC05-2.10.1.4a (Rule 125 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule STARC05-2.10.1.4b (Rule 126 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule sim_race02 (Rule 127 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W110 (Rule 128 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W122 (Rule 129 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W496a (Rule 130 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W496b (Rule 131 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W19 (Rule 132 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W66 (Rule 133 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W116 (Rule 134 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W123 (Rule 135 of total 325) .... done (Time = 0.00s, Memory = 16.0K)
    Checking Rule W156 (Rule 136 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W215 (Rule 137 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W216 (Rule 138 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W218 (Rule 139 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W224 (Rule 140 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W263 (Rule 141 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W289 (Rule 142 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W337 (Rule 143 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W416 (Rule 144 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W352 (Rule 145 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W362 (Rule 146 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W415a (Rule 147 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W486 (Rule 148 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W499 (Rule 149 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W502 (Rule 150 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W116 (Rule 151 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W122 (Rule 152 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W123 (Rule 153 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W156 (Rule 154 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W71 (Rule 155 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W240 (Rule 156 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W240 (Rule 157 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W287a (Rule 158 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W293 (Rule 159 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W398 (Rule 160 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W424 (Rule 161 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W467 (Rule 162 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W505 (Rule 163 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W505 (Rule 164 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W528 (Rule 165 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W528 (Rule 166 of total 325) .... done (Time = 0.00s, Memory = 608.0K)
    Checking Rule Prereqs_Usage (Rule 167 of total 325) .... done (Time = 0.00s, Memory = -16.0K)
    Checking Rule Prereqs_ConstantInput-ML (Rule 168 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule ReportPortInfo-ML (Rule 169 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule Prereqs_ReportPortInfo-ML (Rule 170 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule Prereqs_ReportPortInfo-ML (Rule 171 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule NoAssignX-ML (Rule 172 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule ParamWidthMismatch-ML (Rule 173 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule Postreqs_Usage_ML (Rule 174 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule NoXInCase-ML (Rule 175 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
Checking ELABDU Rules for designUnit rename_dispatch
    Checking Rule Prereqs_InferLatch (Rule 117 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule STARC05-2.1.5.3 (Rule 118 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule STARC05-2.2.3.3 (Rule 119 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule STARC05-2.3.1.6 (Rule 120 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule STARC05-2.10.2.3 (Rule 121 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule STARC05-2.10.3.2a (Rule 122 of total 325) .... done (Time = 0.00s, Memory = 8.0K)
    Checking Rule STARC05-2.11.3.1 (Rule 123 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule STARC05-2.1.3.1 (Rule 124 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule STARC05-2.10.1.4a (Rule 125 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule STARC05-2.10.1.4b (Rule 126 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule sim_race02 (Rule 127 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W110 (Rule 128 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W122 (Rule 129 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W496a (Rule 130 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W496b (Rule 131 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W19 (Rule 132 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W66 (Rule 133 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W116 (Rule 134 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W123 (Rule 135 of total 325) .... done (Time = 0.00s, Memory = 16.0K)
    Checking Rule W156 (Rule 136 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W215 (Rule 137 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W216 (Rule 138 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W218 (Rule 139 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W224 (Rule 140 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W263 (Rule 141 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W289 (Rule 142 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W337 (Rule 143 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W416 (Rule 144 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W352 (Rule 145 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W362 (Rule 146 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W415a (Rule 147 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W486 (Rule 148 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W499 (Rule 149 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W502 (Rule 150 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W116 (Rule 151 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W122 (Rule 152 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W123 (Rule 153 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W156 (Rule 154 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W71 (Rule 155 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W240 (Rule 156 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W240 (Rule 157 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W287a (Rule 158 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W293 (Rule 159 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W398 (Rule 160 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W424 (Rule 161 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W467 (Rule 162 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W505 (Rule 163 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W505 (Rule 164 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W528 (Rule 165 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W528 (Rule 166 of total 325) .... done (Time = 0.00s, Memory = 608.0K)
    Checking Rule Prereqs_Usage (Rule 167 of total 325) .... done (Time = 0.00s, Memory = -16.0K)
    Checking Rule Prereqs_ConstantInput-ML (Rule 168 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule ReportPortInfo-ML (Rule 169 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule Prereqs_ReportPortInfo-ML (Rule 170 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule Prereqs_ReportPortInfo-ML (Rule 171 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule NoAssignX-ML (Rule 172 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule ParamWidthMismatch-ML (Rule 173 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule Postreqs_Usage_ML (Rule 174 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule NoXInCase-ML (Rule 175 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
Checking ELABDU Rules for designUnit rat
    Checking Rule Prereqs_InferLatch (Rule 117 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule STARC05-2.1.5.3 (Rule 118 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule STARC05-2.2.3.3 (Rule 119 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule STARC05-2.3.1.6 (Rule 120 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule STARC05-2.10.2.3 (Rule 121 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule STARC05-2.10.3.2a (Rule 122 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule STARC05-2.11.3.1 (Rule 123 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule STARC05-2.1.3.1 (Rule 124 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule STARC05-2.10.1.4a (Rule 125 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule STARC05-2.10.1.4b (Rule 126 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule sim_race02 (Rule 127 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W110 (Rule 128 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W122 (Rule 129 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W496a (Rule 130 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W496b (Rule 131 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W19 (Rule 132 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W66 (Rule 133 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W116 (Rule 134 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W123 (Rule 135 of total 325) .... done (Time = 0.00s, Memory = 16.0K)
    Checking Rule W156 (Rule 136 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W215 (Rule 137 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W216 (Rule 138 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W218 (Rule 139 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W224 (Rule 140 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W263 (Rule 141 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W289 (Rule 142 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W337 (Rule 143 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W416 (Rule 144 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W352 (Rule 145 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W362 (Rule 146 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W415a (Rule 147 of total 325) .... done (Time = 0.01s, Memory = 8.0K)
    Checking Rule W486 (Rule 148 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W499 (Rule 149 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W502 (Rule 150 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W116 (Rule 151 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W122 (Rule 152 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W123 (Rule 153 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W156 (Rule 154 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W71 (Rule 155 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W240 (Rule 156 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W240 (Rule 157 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W287a (Rule 158 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W293 (Rule 159 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W398 (Rule 160 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W424 (Rule 161 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W467 (Rule 162 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W505 (Rule 163 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W505 (Rule 164 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W528 (Rule 165 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W528 (Rule 166 of total 325) .... done (Time = 0.00s, Memory = 608.0K)
    Checking Rule Prereqs_Usage (Rule 167 of total 325) .... done (Time = 0.00s, Memory = -16.0K)
    Checking Rule Prereqs_ConstantInput-ML (Rule 168 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule ReportPortInfo-ML (Rule 169 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule Prereqs_ReportPortInfo-ML (Rule 170 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule Prereqs_ReportPortInfo-ML (Rule 171 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule NoAssignX-ML (Rule 172 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule ParamWidthMismatch-ML (Rule 173 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule Postreqs_Usage_ML (Rule 174 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule NoXInCase-ML (Rule 175 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
Checking ELABDU Rules for designUnit rob
    Checking Rule Prereqs_InferLatch (Rule 117 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule STARC05-2.1.5.3 (Rule 118 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule STARC05-2.2.3.3 (Rule 119 of total 325) .... done (Time = 0.00s, Memory = 8.0K)
    Checking Rule STARC05-2.3.1.6 (Rule 120 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule STARC05-2.10.2.3 (Rule 121 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule STARC05-2.10.3.2a (Rule 122 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule STARC05-2.11.3.1 (Rule 123 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule STARC05-2.1.3.1 (Rule 124 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule STARC05-2.10.1.4a (Rule 125 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule STARC05-2.10.1.4b (Rule 126 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule sim_race02 (Rule 127 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W110 (Rule 128 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W122 (Rule 129 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W496a (Rule 130 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W496b (Rule 131 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W19 (Rule 132 of total 325) .... done (Time = 0.01s, Memory = 0.0K)
    Checking Rule W66 (Rule 133 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W116 (Rule 134 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W123 (Rule 135 of total 325) .... done (Time = 0.00s, Memory = 16.0K)
    Checking Rule W156 (Rule 136 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W215 (Rule 137 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W216 (Rule 138 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W218 (Rule 139 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W224 (Rule 140 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W263 (Rule 141 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W289 (Rule 142 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W337 (Rule 143 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W416 (Rule 144 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W352 (Rule 145 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W362 (Rule 146 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W415a (Rule 147 of total 325) .... done (Time = 0.02s, Memory = 256.0K)
    Checking Rule W486 (Rule 148 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W499 (Rule 149 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W502 (Rule 150 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W116 (Rule 151 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W122 (Rule 152 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W123 (Rule 153 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W156 (Rule 154 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W71 (Rule 155 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W240 (Rule 156 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W240 (Rule 157 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W287a (Rule 158 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W293 (Rule 159 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W398 (Rule 160 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W424 (Rule 161 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W467 (Rule 162 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W505 (Rule 163 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W505 (Rule 164 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W528 (Rule 165 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W528 (Rule 166 of total 325) .... done (Time = 0.00s, Memory = 608.0K)
    Checking Rule Prereqs_Usage (Rule 167 of total 325) .... done (Time = 0.00s, Memory = -24.0K)
    Checking Rule Prereqs_ConstantInput-ML (Rule 168 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule ReportPortInfo-ML (Rule 169 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule Prereqs_ReportPortInfo-ML (Rule 170 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule Prereqs_ReportPortInfo-ML (Rule 171 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule NoAssignX-ML (Rule 172 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule ParamWidthMismatch-ML (Rule 173 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule Postreqs_Usage_ML (Rule 174 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule NoXInCase-ML (Rule 175 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
Checking ELABDU Rules for designUnit rrat
    Checking Rule Prereqs_InferLatch (Rule 117 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule STARC05-2.1.5.3 (Rule 118 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule STARC05-2.2.3.3 (Rule 119 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule STARC05-2.3.1.6 (Rule 120 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule STARC05-2.10.2.3 (Rule 121 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule STARC05-2.10.3.2a (Rule 122 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule STARC05-2.11.3.1 (Rule 123 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule STARC05-2.1.3.1 (Rule 124 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule STARC05-2.10.1.4a (Rule 125 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule STARC05-2.10.1.4b (Rule 126 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule sim_race02 (Rule 127 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W110 (Rule 128 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W122 (Rule 129 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W496a (Rule 130 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W496b (Rule 131 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W19 (Rule 132 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W66 (Rule 133 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W116 (Rule 134 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W123 (Rule 135 of total 325) .... done (Time = 0.00s, Memory = 16.0K)
    Checking Rule W156 (Rule 136 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W215 (Rule 137 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W216 (Rule 138 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W218 (Rule 139 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W224 (Rule 140 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W263 (Rule 141 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W289 (Rule 142 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W337 (Rule 143 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W416 (Rule 144 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W352 (Rule 145 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W362 (Rule 146 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W415a (Rule 147 of total 325) .... done (Time = 0.01s, Memory = 264.0K)
    Checking Rule W486 (Rule 148 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W499 (Rule 149 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W502 (Rule 150 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W116 (Rule 151 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W122 (Rule 152 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W123 (Rule 153 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W156 (Rule 154 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W71 (Rule 155 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W240 (Rule 156 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W240 (Rule 157 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W287a (Rule 158 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W293 (Rule 159 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W398 (Rule 160 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W424 (Rule 161 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W467 (Rule 162 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W505 (Rule 163 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W505 (Rule 164 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W528 (Rule 165 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W528 (Rule 166 of total 325) .... done (Time = 0.00s, Memory = 608.0K)
    Checking Rule Prereqs_Usage (Rule 167 of total 325) .... done (Time = 0.00s, Memory = -16.0K)
    Checking Rule Prereqs_ConstantInput-ML (Rule 168 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule ReportPortInfo-ML (Rule 169 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule Prereqs_ReportPortInfo-ML (Rule 170 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule Prereqs_ReportPortInfo-ML (Rule 171 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule NoAssignX-ML (Rule 172 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule ParamWidthMismatch-ML (Rule 173 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule Postreqs_Usage_ML (Rule 174 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule NoXInCase-ML (Rule 175 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
Checking ELABDU Rules for designUnit free_list
    Checking Rule Prereqs_InferLatch (Rule 117 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule STARC05-2.1.5.3 (Rule 118 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule STARC05-2.2.3.3 (Rule 119 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule STARC05-2.3.1.6 (Rule 120 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule STARC05-2.10.2.3 (Rule 121 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule STARC05-2.10.3.2a (Rule 122 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule STARC05-2.11.3.1 (Rule 123 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule STARC05-2.1.3.1 (Rule 124 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule STARC05-2.10.1.4a (Rule 125 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule STARC05-2.10.1.4b (Rule 126 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule sim_race02 (Rule 127 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W110 (Rule 128 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W122 (Rule 129 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W496a (Rule 130 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W496b (Rule 131 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W19 (Rule 132 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W66 (Rule 133 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W116 (Rule 134 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W123 (Rule 135 of total 325) .... done (Time = 0.00s, Memory = 16.0K)
    Checking Rule W156 (Rule 136 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W215 (Rule 137 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W216 (Rule 138 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W218 (Rule 139 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W224 (Rule 140 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W263 (Rule 141 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W289 (Rule 142 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W337 (Rule 143 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W416 (Rule 144 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W352 (Rule 145 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W362 (Rule 146 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W415a (Rule 147 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W486 (Rule 148 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W499 (Rule 149 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W502 (Rule 150 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W116 (Rule 151 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W122 (Rule 152 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W123 (Rule 153 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W156 (Rule 154 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W71 (Rule 155 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W240 (Rule 156 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W240 (Rule 157 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W287a (Rule 158 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W293 (Rule 159 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W398 (Rule 160 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W424 (Rule 161 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W467 (Rule 162 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W505 (Rule 163 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W505 (Rule 164 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W528 (Rule 165 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W528 (Rule 166 of total 325) .... done (Time = 0.00s, Memory = 608.0K)
    Checking Rule Prereqs_Usage (Rule 167 of total 325) .... done (Time = 0.00s, Memory = -16.0K)
    Checking Rule Prereqs_ConstantInput-ML (Rule 168 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule ReportPortInfo-ML (Rule 169 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule Prereqs_ReportPortInfo-ML (Rule 170 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule Prereqs_ReportPortInfo-ML (Rule 171 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule NoAssignX-ML (Rule 172 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule ParamWidthMismatch-ML (Rule 173 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule Postreqs_Usage_ML (Rule 174 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule NoXInCase-ML (Rule 175 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
Checking ELABDU Rules for designUnit phys_regfile
    Checking Rule Prereqs_InferLatch (Rule 117 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule STARC05-2.1.5.3 (Rule 118 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule STARC05-2.2.3.3 (Rule 119 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule STARC05-2.3.1.6 (Rule 120 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule STARC05-2.10.2.3 (Rule 121 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule STARC05-2.10.3.2a (Rule 122 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule STARC05-2.11.3.1 (Rule 123 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule STARC05-2.1.3.1 (Rule 124 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule STARC05-2.10.1.4a (Rule 125 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule STARC05-2.10.1.4b (Rule 126 of total 325) .... done (Time = 0.01s, Memory = 0.0K)
    Checking Rule sim_race02 (Rule 127 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W110 (Rule 128 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W122 (Rule 129 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W496a (Rule 130 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W496b (Rule 131 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W19 (Rule 132 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W66 (Rule 133 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W116 (Rule 134 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W123 (Rule 135 of total 325) .... done (Time = 0.00s, Memory = 16.0K)
    Checking Rule W156 (Rule 136 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W215 (Rule 137 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W216 (Rule 138 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W218 (Rule 139 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W224 (Rule 140 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W263 (Rule 141 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W289 (Rule 142 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W337 (Rule 143 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W416 (Rule 144 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W352 (Rule 145 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W362 (Rule 146 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W415a (Rule 147 of total 325) .... done (Time = 0.00s, Memory = 8.0K)
    Checking Rule W486 (Rule 148 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W499 (Rule 149 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W502 (Rule 150 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W116 (Rule 151 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W122 (Rule 152 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W123 (Rule 153 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W156 (Rule 154 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W71 (Rule 155 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W240 (Rule 156 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W240 (Rule 157 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W287a (Rule 158 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W293 (Rule 159 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W398 (Rule 160 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W424 (Rule 161 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W467 (Rule 162 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W505 (Rule 163 of total 325) .... done (Time = 0.01s, Memory = 0.0K)
    Checking Rule W505 (Rule 164 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W528 (Rule 165 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W528 (Rule 166 of total 325) .... done (Time = 0.00s, Memory = 608.0K)
    Checking Rule Prereqs_Usage (Rule 167 of total 325) .... done (Time = 0.00s, Memory = -16.0K)
    Checking Rule Prereqs_ConstantInput-ML (Rule 168 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule ReportPortInfo-ML (Rule 169 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule Prereqs_ReportPortInfo-ML (Rule 170 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule Prereqs_ReportPortInfo-ML (Rule 171 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule NoAssignX-ML (Rule 172 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule ParamWidthMismatch-ML (Rule 173 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule Postreqs_Usage_ML (Rule 174 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule NoXInCase-ML (Rule 175 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
Checking ELABDU Rules for designUnit execute
    Checking Rule Prereqs_InferLatch (Rule 117 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule STARC05-2.1.5.3 (Rule 118 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule STARC05-2.2.3.3 (Rule 119 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule STARC05-2.3.1.6 (Rule 120 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule STARC05-2.10.2.3 (Rule 121 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule STARC05-2.10.3.2a (Rule 122 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule STARC05-2.11.3.1 (Rule 123 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule STARC05-2.1.3.1 (Rule 124 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule STARC05-2.10.1.4a (Rule 125 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule STARC05-2.10.1.4b (Rule 126 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule sim_race02 (Rule 127 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W110 (Rule 128 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W122 (Rule 129 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W496a (Rule 130 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W496b (Rule 131 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W19 (Rule 132 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W66 (Rule 133 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W116 (Rule 134 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W123 (Rule 135 of total 325) .... done (Time = 0.00s, Memory = 16.0K)
    Checking Rule W156 (Rule 136 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W215 (Rule 137 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W216 (Rule 138 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W218 (Rule 139 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W224 (Rule 140 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W263 (Rule 141 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W289 (Rule 142 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W337 (Rule 143 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W416 (Rule 144 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W352 (Rule 145 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W362 (Rule 146 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W415a (Rule 147 of total 325) .... done (Time = 0.01s, Memory = 16.0K)
    Checking Rule W486 (Rule 148 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W499 (Rule 149 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W502 (Rule 150 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W116 (Rule 151 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W122 (Rule 152 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W123 (Rule 153 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W156 (Rule 154 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W71 (Rule 155 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W240 (Rule 156 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W240 (Rule 157 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W287a (Rule 158 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W293 (Rule 159 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W398 (Rule 160 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W424 (Rule 161 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W467 (Rule 162 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W505 (Rule 163 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W505 (Rule 164 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W528 (Rule 165 of total 325) .... done (Time = 0.01s, Memory = 0.0K)
    Checking Rule W528 (Rule 166 of total 325) .... done (Time = 0.00s, Memory = 608.0K)
    Checking Rule Prereqs_Usage (Rule 167 of total 325) .... done (Time = 0.00s, Memory = -16.0K)
    Checking Rule Prereqs_ConstantInput-ML (Rule 168 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule ReportPortInfo-ML (Rule 169 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule Prereqs_ReportPortInfo-ML (Rule 170 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule Prereqs_ReportPortInfo-ML (Rule 171 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule NoAssignX-ML (Rule 172 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule ParamWidthMismatch-ML (Rule 173 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule Postreqs_Usage_ML (Rule 174 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule NoXInCase-ML (Rule 175 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
Checking ELABDU Rules for designUnit fu_add
    Checking Rule Prereqs_InferLatch (Rule 117 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule STARC05-2.1.5.3 (Rule 118 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule STARC05-2.2.3.3 (Rule 119 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule STARC05-2.3.1.6 (Rule 120 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule STARC05-2.10.2.3 (Rule 121 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule STARC05-2.10.3.2a (Rule 122 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule STARC05-2.11.3.1 (Rule 123 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule STARC05-2.1.3.1 (Rule 124 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule STARC05-2.10.1.4a (Rule 125 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule STARC05-2.10.1.4b (Rule 126 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule sim_race02 (Rule 127 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W110 (Rule 128 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W122 (Rule 129 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W496a (Rule 130 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W496b (Rule 131 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W19 (Rule 132 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W66 (Rule 133 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W116 (Rule 134 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W123 (Rule 135 of total 325) .... done (Time = 0.00s, Memory = 16.0K)
    Checking Rule W156 (Rule 136 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W215 (Rule 137 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W216 (Rule 138 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W218 (Rule 139 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W224 (Rule 140 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W263 (Rule 141 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W289 (Rule 142 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W337 (Rule 143 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W416 (Rule 144 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W352 (Rule 145 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W362 (Rule 146 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W415a (Rule 147 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W486 (Rule 148 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W499 (Rule 149 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W502 (Rule 150 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W116 (Rule 151 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W122 (Rule 152 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W123 (Rule 153 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W156 (Rule 154 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W71 (Rule 155 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W240 (Rule 156 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W240 (Rule 157 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W287a (Rule 158 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W293 (Rule 159 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W398 (Rule 160 of total 325) .... done (Time = 0.00s, Memory = 40.0K)
    Checking Rule W424 (Rule 161 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W467 (Rule 162 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W505 (Rule 163 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W505 (Rule 164 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W528 (Rule 165 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W528 (Rule 166 of total 325) .... done (Time = 0.00s, Memory = 608.0K)
    Checking Rule Prereqs_Usage (Rule 167 of total 325) .... done (Time = 0.00s, Memory = -16.0K)
    Checking Rule Prereqs_ConstantInput-ML (Rule 168 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule ReportPortInfo-ML (Rule 169 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule Prereqs_ReportPortInfo-ML (Rule 170 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule Prereqs_ReportPortInfo-ML (Rule 171 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule NoAssignX-ML (Rule 172 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule ParamWidthMismatch-ML (Rule 173 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule Postreqs_Usage_ML (Rule 174 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule NoXInCase-ML (Rule 175 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
Checking ELABDU Rules for designUnit fu_mult
    Checking Rule Prereqs_InferLatch (Rule 117 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule STARC05-2.1.5.3 (Rule 118 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule STARC05-2.2.3.3 (Rule 119 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule STARC05-2.3.1.6 (Rule 120 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule STARC05-2.10.2.3 (Rule 121 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule STARC05-2.10.3.2a (Rule 122 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule STARC05-2.11.3.1 (Rule 123 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule STARC05-2.1.3.1 (Rule 124 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule STARC05-2.10.1.4a (Rule 125 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule STARC05-2.10.1.4b (Rule 126 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule sim_race02 (Rule 127 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W110 (Rule 128 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W122 (Rule 129 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W496a (Rule 130 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W496b (Rule 131 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W19 (Rule 132 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W66 (Rule 133 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W116 (Rule 134 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W123 (Rule 135 of total 325) .... done (Time = 0.00s, Memory = 16.0K)
    Checking Rule W156 (Rule 136 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W215 (Rule 137 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W216 (Rule 138 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W218 (Rule 139 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W224 (Rule 140 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W263 (Rule 141 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W289 (Rule 142 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W337 (Rule 143 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W416 (Rule 144 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W352 (Rule 145 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W362 (Rule 146 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W415a (Rule 147 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W486 (Rule 148 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W499 (Rule 149 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W502 (Rule 150 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W116 (Rule 151 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W122 (Rule 152 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W123 (Rule 153 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W156 (Rule 154 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W71 (Rule 155 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W240 (Rule 156 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W240 (Rule 157 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W287a (Rule 158 of total 325) .... done (Time = 0.01s, Memory = 0.0K)
    Checking Rule W293 (Rule 159 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W398 (Rule 160 of total 325) .... done (Time = 0.00s, Memory = 16.0K)
    Checking Rule W424 (Rule 161 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W467 (Rule 162 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W505 (Rule 163 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W505 (Rule 164 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W528 (Rule 165 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W528 (Rule 166 of total 325) .... done (Time = 0.00s, Memory = 608.0K)
    Checking Rule Prereqs_Usage (Rule 167 of total 325) .... done (Time = 0.00s, Memory = -16.0K)
    Checking Rule Prereqs_ConstantInput-ML (Rule 168 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule ReportPortInfo-ML (Rule 169 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule Prereqs_ReportPortInfo-ML (Rule 170 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule Prereqs_ReportPortInfo-ML (Rule 171 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule NoAssignX-ML (Rule 172 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule ParamWidthMismatch-ML (Rule 173 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule Postreqs_Usage_ML (Rule 174 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule NoXInCase-ML (Rule 175 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
Checking ELABDU Rules for designUnit fu_div_rem
    Checking Rule Prereqs_InferLatch (Rule 117 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule STARC05-2.1.5.3 (Rule 118 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule STARC05-2.2.3.3 (Rule 119 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule STARC05-2.3.1.6 (Rule 120 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule STARC05-2.10.2.3 (Rule 121 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule STARC05-2.10.3.2a (Rule 122 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule STARC05-2.11.3.1 (Rule 123 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule STARC05-2.1.3.1 (Rule 124 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule STARC05-2.10.1.4a (Rule 125 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule STARC05-2.10.1.4b (Rule 126 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule sim_race02 (Rule 127 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W110 (Rule 128 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W122 (Rule 129 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W496a (Rule 130 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W496b (Rule 131 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W19 (Rule 132 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W66 (Rule 133 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W116 (Rule 134 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W123 (Rule 135 of total 325) .... done (Time = 0.00s, Memory = 16.0K)
    Checking Rule W156 (Rule 136 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W215 (Rule 137 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W216 (Rule 138 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W218 (Rule 139 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W224 (Rule 140 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W263 (Rule 141 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W289 (Rule 142 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W337 (Rule 143 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W416 (Rule 144 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W352 (Rule 145 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W362 (Rule 146 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W415a (Rule 147 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W486 (Rule 148 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W499 (Rule 149 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W502 (Rule 150 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W116 (Rule 151 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W122 (Rule 152 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W123 (Rule 153 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W156 (Rule 154 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W71 (Rule 155 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W240 (Rule 156 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W240 (Rule 157 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W287a (Rule 158 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W293 (Rule 159 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W398 (Rule 160 of total 325) .... done (Time = 0.00s, Memory = 16.0K)
    Checking Rule W424 (Rule 161 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W467 (Rule 162 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W505 (Rule 163 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W505 (Rule 164 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W528 (Rule 165 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W528 (Rule 166 of total 325) .... done (Time = 0.00s, Memory = 608.0K)
    Checking Rule Prereqs_Usage (Rule 167 of total 325) .... done (Time = 0.00s, Memory = -16.0K)
    Checking Rule Prereqs_ConstantInput-ML (Rule 168 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule ReportPortInfo-ML (Rule 169 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule Prereqs_ReportPortInfo-ML (Rule 170 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule Prereqs_ReportPortInfo-ML (Rule 171 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule NoAssignX-ML (Rule 172 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule ParamWidthMismatch-ML (Rule 173 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule Postreqs_Usage_ML (Rule 174 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule NoXInCase-ML (Rule 175 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
Checking ELABDU Rules for designUnit fu_br
    Checking Rule Prereqs_InferLatch (Rule 117 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule STARC05-2.1.5.3 (Rule 118 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule STARC05-2.2.3.3 (Rule 119 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule STARC05-2.3.1.6 (Rule 120 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule STARC05-2.10.2.3 (Rule 121 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule STARC05-2.10.3.2a (Rule 122 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule STARC05-2.11.3.1 (Rule 123 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule STARC05-2.1.3.1 (Rule 124 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule STARC05-2.10.1.4a (Rule 125 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule STARC05-2.10.1.4b (Rule 126 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule sim_race02 (Rule 127 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W110 (Rule 128 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W122 (Rule 129 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W496a (Rule 130 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W496b (Rule 131 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W19 (Rule 132 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W66 (Rule 133 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W116 (Rule 134 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W123 (Rule 135 of total 325) .... done (Time = 0.00s, Memory = 16.0K)
    Checking Rule W156 (Rule 136 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W215 (Rule 137 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W216 (Rule 138 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W218 (Rule 139 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W224 (Rule 140 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W263 (Rule 141 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W289 (Rule 142 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W337 (Rule 143 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W416 (Rule 144 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W352 (Rule 145 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W362 (Rule 146 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W415a (Rule 147 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W486 (Rule 148 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W499 (Rule 149 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W502 (Rule 150 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W116 (Rule 151 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W122 (Rule 152 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W123 (Rule 153 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W156 (Rule 154 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W71 (Rule 155 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W240 (Rule 156 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W240 (Rule 157 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W287a (Rule 158 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W293 (Rule 159 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W398 (Rule 160 of total 325) .... done (Time = 0.00s, Memory = 16.0K)
    Checking Rule W424 (Rule 161 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W467 (Rule 162 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W505 (Rule 163 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W505 (Rule 164 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W528 (Rule 165 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W528 (Rule 166 of total 325) .... done (Time = 0.00s, Memory = 608.0K)
    Checking Rule Prereqs_Usage (Rule 167 of total 325) .... done (Time = 0.00s, Memory = -16.0K)
    Checking Rule Prereqs_ConstantInput-ML (Rule 168 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule ReportPortInfo-ML (Rule 169 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule Prereqs_ReportPortInfo-ML (Rule 170 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule Prereqs_ReportPortInfo-ML (Rule 171 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule NoAssignX-ML (Rule 172 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule ParamWidthMismatch-ML (Rule 173 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule Postreqs_Usage_ML (Rule 174 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule NoXInCase-ML (Rule 175 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
Checking ELABDU Rules for designUnit fu_mem
    Checking Rule Prereqs_InferLatch (Rule 117 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule STARC05-2.1.5.3 (Rule 118 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule STARC05-2.2.3.3 (Rule 119 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule STARC05-2.3.1.6 (Rule 120 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule STARC05-2.10.2.3 (Rule 121 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule STARC05-2.10.3.2a (Rule 122 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule STARC05-2.11.3.1 (Rule 123 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule STARC05-2.1.3.1 (Rule 124 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule STARC05-2.10.1.4a (Rule 125 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule STARC05-2.10.1.4b (Rule 126 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule sim_race02 (Rule 127 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W110 (Rule 128 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W122 (Rule 129 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W496a (Rule 130 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W496b (Rule 131 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W19 (Rule 132 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W66 (Rule 133 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W116 (Rule 134 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W123 (Rule 135 of total 325) .... done (Time = 0.00s, Memory = 16.0K)
    Checking Rule W156 (Rule 136 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W215 (Rule 137 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W216 (Rule 138 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W218 (Rule 139 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W224 (Rule 140 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W263 (Rule 141 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W289 (Rule 142 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W337 (Rule 143 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W416 (Rule 144 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W352 (Rule 145 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W362 (Rule 146 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W415a (Rule 147 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W486 (Rule 148 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W499 (Rule 149 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W502 (Rule 150 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W116 (Rule 151 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W122 (Rule 152 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W123 (Rule 153 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W156 (Rule 154 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W71 (Rule 155 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W240 (Rule 156 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W240 (Rule 157 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W287a (Rule 158 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W293 (Rule 159 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W398 (Rule 160 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W424 (Rule 161 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W467 (Rule 162 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W505 (Rule 163 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W505 (Rule 164 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W528 (Rule 165 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W528 (Rule 166 of total 325) .... done (Time = 0.00s, Memory = 608.0K)
    Checking Rule Prereqs_Usage (Rule 167 of total 325) .... done (Time = 0.00s, Memory = -16.0K)
    Checking Rule Prereqs_ConstantInput-ML (Rule 168 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule ReportPortInfo-ML (Rule 169 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule Prereqs_ReportPortInfo-ML (Rule 170 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule Prereqs_ReportPortInfo-ML (Rule 171 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule NoAssignX-ML (Rule 172 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule ParamWidthMismatch-ML (Rule 173 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule Postreqs_Usage_ML (Rule 174 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule NoXInCase-ML (Rule 175 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
Checking ELABDU Rules for designUnit reservation_station
    Checking Rule Prereqs_InferLatch (Rule 117 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule STARC05-2.1.5.3 (Rule 118 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule STARC05-2.2.3.3 (Rule 119 of total 325) .... done (Time = 0.00s, Memory = 48.0K)
    Checking Rule STARC05-2.3.1.6 (Rule 120 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule STARC05-2.10.2.3 (Rule 121 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule STARC05-2.10.3.2a (Rule 122 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule STARC05-2.11.3.1 (Rule 123 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule STARC05-2.1.3.1 (Rule 124 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule STARC05-2.10.1.4a (Rule 125 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule STARC05-2.10.1.4b (Rule 126 of total 325) .... done (Time = 0.01s, Memory = 0.0K)
    Checking Rule sim_race02 (Rule 127 of total 325) .... done (Time = 0.00s, Memory = 8.0K)
    Checking Rule W110 (Rule 128 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W122 (Rule 129 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W496a (Rule 130 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W496b (Rule 131 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W19 (Rule 132 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W66 (Rule 133 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W116 (Rule 134 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W123 (Rule 135 of total 325) .... done (Time = 0.02s, Memory = 64.0K)
    Checking Rule W156 (Rule 136 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W215 (Rule 137 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W216 (Rule 138 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W218 (Rule 139 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W224 (Rule 140 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W263 (Rule 141 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W289 (Rule 142 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W337 (Rule 143 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W416 (Rule 144 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W352 (Rule 145 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W362 (Rule 146 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W415a (Rule 147 of total 325) .... done (Time = 0.01s, Memory = 32.0K)
    Checking Rule W486 (Rule 148 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W499 (Rule 149 of total 325) .... done (Time = 0.01s, Memory = 8.0K)
    Checking Rule W502 (Rule 150 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W116 (Rule 151 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W122 (Rule 152 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W123 (Rule 153 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W156 (Rule 154 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W71 (Rule 155 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W240 (Rule 156 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W240 (Rule 157 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W287a (Rule 158 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W293 (Rule 159 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W398 (Rule 160 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W424 (Rule 161 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W467 (Rule 162 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W505 (Rule 163 of total 325) .... done (Time = 0.01s, Memory = 8.0K)
    Checking Rule W505 (Rule 164 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W528 (Rule 165 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W528 (Rule 166 of total 325) .... done (Time = 0.00s, Memory = 608.0K)
    Checking Rule Prereqs_Usage (Rule 167 of total 325) .... done (Time = 0.00s, Memory = -64.0K)
    Checking Rule Prereqs_ConstantInput-ML (Rule 168 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule ReportPortInfo-ML (Rule 169 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule Prereqs_ReportPortInfo-ML (Rule 170 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule Prereqs_ReportPortInfo-ML (Rule 171 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule NoAssignX-ML (Rule 172 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule ParamWidthMismatch-ML (Rule 173 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule Postreqs_Usage_ML (Rule 174 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule NoXInCase-ML (Rule 175 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
Checking ELABDU Rules for designUnit cpu
    Checking Rule Av_multitop01 (Rule 176 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule Av_multitop01 (Rule 177 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule InitState (Rule 178 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule InitState (Rule 179 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule Av_fsmreq01 (Rule 180 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule Av_fsmreq01 (Rule 181 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule Av_rstreq01 (Rule 182 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule Av_rstreq01 (Rule 183 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule Av_casereq01 (Rule 184 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule Av_deadreq01 (Rule 185 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule Av_deadreq01 (Rule 186 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule AnalyzeABV (Rule 187 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule veOperatorPreReq (Rule 188 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule veShiftOperatorPreReq (Rule 189 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule Av_dcreq01 (Rule 190 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule Av_dcreq01 (Rule 191 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule _chk_signed_unsigned_prereq (Rule 192 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule _width01_prereq (Rule 193 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule _width02_prereq (Rule 194 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule _width03_prereq (Rule 195 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule _width04_prereq (Rule 196 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule _signunsign01_prereq (Rule 197 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule _width05_prereq (Rule 198 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule _width_expr02_mismatch_prereq (Rule 199 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule _width_expr03_mismatch_prereq (Rule 200 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule _dontcare_mismatch_prereq (Rule 201 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule _case_default_redundant_prereq (Rule 202 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule _case_default_missing_prereq (Rule 203 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule _formallint_preReq (Rule 204 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule _avAddSynthNet (Rule 205 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
Checking ELABDU Rules for designUnit cache
    Checking Rule Av_multitop01 (Rule 176 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule Av_multitop01 (Rule 177 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule InitState (Rule 178 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule InitState (Rule 179 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule Av_fsmreq01 (Rule 180 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule Av_fsmreq01 (Rule 181 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule Av_rstreq01 (Rule 182 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule Av_rstreq01 (Rule 183 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule Av_casereq01 (Rule 184 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule Av_deadreq01 (Rule 185 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule Av_deadreq01 (Rule 186 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule AnalyzeABV (Rule 187 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule veOperatorPreReq (Rule 188 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule veShiftOperatorPreReq (Rule 189 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule Av_dcreq01 (Rule 190 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule Av_dcreq01 (Rule 191 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule _chk_signed_unsigned_prereq (Rule 192 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule _width01_prereq (Rule 193 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule _width02_prereq (Rule 194 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule _width03_prereq (Rule 195 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule _width04_prereq (Rule 196 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule _signunsign01_prereq (Rule 197 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule _width05_prereq (Rule 198 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule _width_expr02_mismatch_prereq (Rule 199 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule _width_expr03_mismatch_prereq (Rule 200 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule _dontcare_mismatch_prereq (Rule 201 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule _case_default_redundant_prereq (Rule 202 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule _case_default_missing_prereq (Rule 203 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule _formallint_preReq (Rule 204 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule _avAddSynthNet (Rule 205 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
Checking ELABDU Rules for designUnit stage_1
    Checking Rule Av_multitop01 (Rule 176 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule Av_multitop01 (Rule 177 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule InitState (Rule 178 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule InitState (Rule 179 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule Av_fsmreq01 (Rule 180 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule Av_fsmreq01 (Rule 181 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule Av_rstreq01 (Rule 182 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule Av_rstreq01 (Rule 183 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule Av_casereq01 (Rule 184 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule Av_deadreq01 (Rule 185 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule Av_deadreq01 (Rule 186 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule AnalyzeABV (Rule 187 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule veOperatorPreReq (Rule 188 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule veShiftOperatorPreReq (Rule 189 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule Av_dcreq01 (Rule 190 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule Av_dcreq01 (Rule 191 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule _chk_signed_unsigned_prereq (Rule 192 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule _width01_prereq (Rule 193 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule _width02_prereq (Rule 194 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule _width03_prereq (Rule 195 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule _width04_prereq (Rule 196 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule _signunsign01_prereq (Rule 197 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule _width05_prereq (Rule 198 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule _width_expr02_mismatch_prereq (Rule 199 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule _width_expr03_mismatch_prereq (Rule 200 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule _dontcare_mismatch_prereq (Rule 201 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule _case_default_redundant_prereq (Rule 202 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule _case_default_missing_prereq (Rule 203 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule _formallint_preReq (Rule 204 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule _avAddSynthNet (Rule 205 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
Checking ELABDU Rules for designUnit stage_2
    Checking Rule Av_multitop01 (Rule 176 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule Av_multitop01 (Rule 177 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule InitState (Rule 178 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule InitState (Rule 179 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule Av_fsmreq01 (Rule 180 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule Av_fsmreq01 (Rule 181 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule Av_rstreq01 (Rule 182 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule Av_rstreq01 (Rule 183 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule Av_casereq01 (Rule 184 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule Av_deadreq01 (Rule 185 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule Av_deadreq01 (Rule 186 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule AnalyzeABV (Rule 187 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule veOperatorPreReq (Rule 188 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule veShiftOperatorPreReq (Rule 189 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule Av_dcreq01 (Rule 190 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule Av_dcreq01 (Rule 191 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule _chk_signed_unsigned_prereq (Rule 192 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule _width01_prereq (Rule 193 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule _width02_prereq (Rule 194 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule _width03_prereq (Rule 195 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule _width04_prereq (Rule 196 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule _signunsign01_prereq (Rule 197 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule _width05_prereq (Rule 198 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule _width_expr02_mismatch_prereq (Rule 199 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule _width_expr03_mismatch_prereq (Rule 200 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule _dontcare_mismatch_prereq (Rule 201 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule _case_default_redundant_prereq (Rule 202 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule _case_default_missing_prereq (Rule 203 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule _formallint_preReq (Rule 204 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule _avAddSynthNet (Rule 205 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
Checking ELABDU Rules for designUnit lru_array
    Checking Rule Av_multitop01 (Rule 176 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule Av_multitop01 (Rule 177 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule InitState (Rule 178 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule InitState (Rule 179 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule Av_fsmreq01 (Rule 180 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule Av_fsmreq01 (Rule 181 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule Av_rstreq01 (Rule 182 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule Av_rstreq01 (Rule 183 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule Av_casereq01 (Rule 184 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule Av_deadreq01 (Rule 185 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule Av_deadreq01 (Rule 186 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule AnalyzeABV (Rule 187 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule veOperatorPreReq (Rule 188 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule veShiftOperatorPreReq (Rule 189 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule Av_dcreq01 (Rule 190 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule Av_dcreq01 (Rule 191 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule _chk_signed_unsigned_prereq (Rule 192 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule _width01_prereq (Rule 193 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule _width02_prereq (Rule 194 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule _width03_prereq (Rule 195 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule _width04_prereq (Rule 196 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule _signunsign01_prereq (Rule 197 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule _width05_prereq (Rule 198 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule _width_expr02_mismatch_prereq (Rule 199 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule _width_expr03_mismatch_prereq (Rule 200 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule _dontcare_mismatch_prereq (Rule 201 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule _case_default_redundant_prereq (Rule 202 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule _case_default_missing_prereq (Rule 203 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule _formallint_preReq (Rule 204 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule _avAddSynthNet (Rule 205 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
Checking ELABDU Rules for designUnit valid_array
    Checking Rule Av_multitop01 (Rule 176 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule Av_multitop01 (Rule 177 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule InitState (Rule 178 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule InitState (Rule 179 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule Av_fsmreq01 (Rule 180 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule Av_fsmreq01 (Rule 181 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule Av_rstreq01 (Rule 182 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule Av_rstreq01 (Rule 183 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule Av_casereq01 (Rule 184 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule Av_deadreq01 (Rule 185 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule Av_deadreq01 (Rule 186 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule AnalyzeABV (Rule 187 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule veOperatorPreReq (Rule 188 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule veShiftOperatorPreReq (Rule 189 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule Av_dcreq01 (Rule 190 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule Av_dcreq01 (Rule 191 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule _chk_signed_unsigned_prereq (Rule 192 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule _width01_prereq (Rule 193 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule _width02_prereq (Rule 194 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule _width03_prereq (Rule 195 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule _width04_prereq (Rule 196 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule _signunsign01_prereq (Rule 197 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule _width05_prereq (Rule 198 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule _width_expr02_mismatch_prereq (Rule 199 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule _width_expr03_mismatch_prereq (Rule 200 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule _dontcare_mismatch_prereq (Rule 201 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule _case_default_redundant_prereq (Rule 202 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule _case_default_missing_prereq (Rule 203 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule _formallint_preReq (Rule 204 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule _avAddSynthNet (Rule 205 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
Checking ELABDU Rules for designUnit memory_queue
    Checking Rule Av_multitop01 (Rule 176 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule Av_multitop01 (Rule 177 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule InitState (Rule 178 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule InitState (Rule 179 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule Av_fsmreq01 (Rule 180 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule Av_fsmreq01 (Rule 181 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule Av_rstreq01 (Rule 182 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule Av_rstreq01 (Rule 183 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule Av_casereq01 (Rule 184 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule Av_deadreq01 (Rule 185 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule Av_deadreq01 (Rule 186 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule AnalyzeABV (Rule 187 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule veOperatorPreReq (Rule 188 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule veShiftOperatorPreReq (Rule 189 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule Av_dcreq01 (Rule 190 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule Av_dcreq01 (Rule 191 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule _chk_signed_unsigned_prereq (Rule 192 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule _width01_prereq (Rule 193 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule _width02_prereq (Rule 194 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule _width03_prereq (Rule 195 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule _width04_prereq (Rule 196 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule _signunsign01_prereq (Rule 197 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule _width05_prereq (Rule 198 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule _width_expr02_mismatch_prereq (Rule 199 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule _width_expr03_mismatch_prereq (Rule 200 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule _dontcare_mismatch_prereq (Rule 201 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule _case_default_redundant_prereq (Rule 202 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule _case_default_missing_prereq (Rule 203 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule _formallint_preReq (Rule 204 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule _avAddSynthNet (Rule 205 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
Checking ELABDU Rules for designUnit cache_arbiter
    Checking Rule Av_multitop01 (Rule 176 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule Av_multitop01 (Rule 177 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule InitState (Rule 178 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule InitState (Rule 179 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule Av_fsmreq01 (Rule 180 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule Av_fsmreq01 (Rule 181 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule Av_rstreq01 (Rule 182 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule Av_rstreq01 (Rule 183 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule Av_casereq01 (Rule 184 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule Av_deadreq01 (Rule 185 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule Av_deadreq01 (Rule 186 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule AnalyzeABV (Rule 187 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule veOperatorPreReq (Rule 188 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule veShiftOperatorPreReq (Rule 189 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule Av_dcreq01 (Rule 190 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule Av_dcreq01 (Rule 191 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule _chk_signed_unsigned_prereq (Rule 192 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule _width01_prereq (Rule 193 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule _width02_prereq (Rule 194 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule _width03_prereq (Rule 195 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule _width04_prereq (Rule 196 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule _signunsign01_prereq (Rule 197 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule _width05_prereq (Rule 198 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule _width_expr02_mismatch_prereq (Rule 199 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule _width_expr03_mismatch_prereq (Rule 200 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule _dontcare_mismatch_prereq (Rule 201 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule _case_default_redundant_prereq (Rule 202 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule _case_default_missing_prereq (Rule 203 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule _formallint_preReq (Rule 204 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule _avAddSynthNet (Rule 205 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
Checking ELABDU Rules for designUnit cacheline_adapter
    Checking Rule Av_multitop01 (Rule 176 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule Av_multitop01 (Rule 177 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule InitState (Rule 178 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule InitState (Rule 179 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule Av_fsmreq01 (Rule 180 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule Av_fsmreq01 (Rule 181 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule Av_rstreq01 (Rule 182 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule Av_rstreq01 (Rule 183 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule Av_casereq01 (Rule 184 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule Av_deadreq01 (Rule 185 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule Av_deadreq01 (Rule 186 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule AnalyzeABV (Rule 187 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule veOperatorPreReq (Rule 188 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule veShiftOperatorPreReq (Rule 189 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule Av_dcreq01 (Rule 190 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule Av_dcreq01 (Rule 191 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule _chk_signed_unsigned_prereq (Rule 192 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule _width01_prereq (Rule 193 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule _width02_prereq (Rule 194 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule _width03_prereq (Rule 195 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule _width04_prereq (Rule 196 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule _signunsign01_prereq (Rule 197 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule _width05_prereq (Rule 198 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule _width_expr02_mismatch_prereq (Rule 199 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule _width_expr03_mismatch_prereq (Rule 200 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule _dontcare_mismatch_prereq (Rule 201 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule _case_default_redundant_prereq (Rule 202 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule _case_default_missing_prereq (Rule 203 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule _formallint_preReq (Rule 204 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule _avAddSynthNet (Rule 205 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
Checking ELABDU Rules for designUnit queue
    Checking Rule Av_multitop01 (Rule 176 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule Av_multitop01 (Rule 177 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule InitState (Rule 178 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule InitState (Rule 179 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule Av_fsmreq01 (Rule 180 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule Av_fsmreq01 (Rule 181 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule Av_rstreq01 (Rule 182 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule Av_rstreq01 (Rule 183 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule Av_casereq01 (Rule 184 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule Av_deadreq01 (Rule 185 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule Av_deadreq01 (Rule 186 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule AnalyzeABV (Rule 187 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule veOperatorPreReq (Rule 188 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule veShiftOperatorPreReq (Rule 189 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule Av_dcreq01 (Rule 190 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule Av_dcreq01 (Rule 191 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule _chk_signed_unsigned_prereq (Rule 192 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule _width01_prereq (Rule 193 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule _width02_prereq (Rule 194 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule _width03_prereq (Rule 195 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule _width04_prereq (Rule 196 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule _signunsign01_prereq (Rule 197 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule _width05_prereq (Rule 198 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule _width_expr02_mismatch_prereq (Rule 199 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule _width_expr03_mismatch_prereq (Rule 200 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule _dontcare_mismatch_prereq (Rule 201 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule _case_default_redundant_prereq (Rule 202 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule _case_default_missing_prereq (Rule 203 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule _formallint_preReq (Rule 204 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule _avAddSynthNet (Rule 205 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
Checking ELABDU Rules for designUnit rename_dispatch
    Checking Rule Av_multitop01 (Rule 176 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule Av_multitop01 (Rule 177 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule InitState (Rule 178 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule InitState (Rule 179 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule Av_fsmreq01 (Rule 180 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule Av_fsmreq01 (Rule 181 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule Av_rstreq01 (Rule 182 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule Av_rstreq01 (Rule 183 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule Av_casereq01 (Rule 184 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule Av_deadreq01 (Rule 185 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule Av_deadreq01 (Rule 186 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule AnalyzeABV (Rule 187 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule veOperatorPreReq (Rule 188 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule veShiftOperatorPreReq (Rule 189 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule Av_dcreq01 (Rule 190 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule Av_dcreq01 (Rule 191 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule _chk_signed_unsigned_prereq (Rule 192 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule _width01_prereq (Rule 193 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule _width02_prereq (Rule 194 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule _width03_prereq (Rule 195 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule _width04_prereq (Rule 196 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule _signunsign01_prereq (Rule 197 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule _width05_prereq (Rule 198 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule _width_expr02_mismatch_prereq (Rule 199 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule _width_expr03_mismatch_prereq (Rule 200 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule _dontcare_mismatch_prereq (Rule 201 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule _case_default_redundant_prereq (Rule 202 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule _case_default_missing_prereq (Rule 203 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule _formallint_preReq (Rule 204 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule _avAddSynthNet (Rule 205 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
Checking ELABDU Rules for designUnit rat
    Checking Rule Av_multitop01 (Rule 176 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule Av_multitop01 (Rule 177 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule InitState (Rule 178 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule InitState (Rule 179 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule Av_fsmreq01 (Rule 180 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule Av_fsmreq01 (Rule 181 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule Av_rstreq01 (Rule 182 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule Av_rstreq01 (Rule 183 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule Av_casereq01 (Rule 184 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule Av_deadreq01 (Rule 185 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule Av_deadreq01 (Rule 186 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule AnalyzeABV (Rule 187 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule veOperatorPreReq (Rule 188 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule veShiftOperatorPreReq (Rule 189 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule Av_dcreq01 (Rule 190 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule Av_dcreq01 (Rule 191 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule _chk_signed_unsigned_prereq (Rule 192 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule _width01_prereq (Rule 193 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule _width02_prereq (Rule 194 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule _width03_prereq (Rule 195 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule _width04_prereq (Rule 196 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule _signunsign01_prereq (Rule 197 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule _width05_prereq (Rule 198 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule _width_expr02_mismatch_prereq (Rule 199 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule _width_expr03_mismatch_prereq (Rule 200 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule _dontcare_mismatch_prereq (Rule 201 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule _case_default_redundant_prereq (Rule 202 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule _case_default_missing_prereq (Rule 203 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule _formallint_preReq (Rule 204 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule _avAddSynthNet (Rule 205 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
Checking ELABDU Rules for designUnit rob
    Checking Rule Av_multitop01 (Rule 176 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule Av_multitop01 (Rule 177 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule InitState (Rule 178 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule InitState (Rule 179 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule Av_fsmreq01 (Rule 180 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule Av_fsmreq01 (Rule 181 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule Av_rstreq01 (Rule 182 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule Av_rstreq01 (Rule 183 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule Av_casereq01 (Rule 184 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule Av_deadreq01 (Rule 185 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule Av_deadreq01 (Rule 186 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule AnalyzeABV (Rule 187 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule veOperatorPreReq (Rule 188 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule veShiftOperatorPreReq (Rule 189 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule Av_dcreq01 (Rule 190 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule Av_dcreq01 (Rule 191 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule _chk_signed_unsigned_prereq (Rule 192 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule _width01_prereq (Rule 193 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule _width02_prereq (Rule 194 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule _width03_prereq (Rule 195 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule _width04_prereq (Rule 196 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule _signunsign01_prereq (Rule 197 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule _width05_prereq (Rule 198 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule _width_expr02_mismatch_prereq (Rule 199 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule _width_expr03_mismatch_prereq (Rule 200 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule _dontcare_mismatch_prereq (Rule 201 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule _case_default_redundant_prereq (Rule 202 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule _case_default_missing_prereq (Rule 203 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule _formallint_preReq (Rule 204 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule _avAddSynthNet (Rule 205 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
Checking ELABDU Rules for designUnit rrat
    Checking Rule Av_multitop01 (Rule 176 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule Av_multitop01 (Rule 177 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule InitState (Rule 178 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule InitState (Rule 179 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule Av_fsmreq01 (Rule 180 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule Av_fsmreq01 (Rule 181 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule Av_rstreq01 (Rule 182 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule Av_rstreq01 (Rule 183 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule Av_casereq01 (Rule 184 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule Av_deadreq01 (Rule 185 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule Av_deadreq01 (Rule 186 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule AnalyzeABV (Rule 187 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule veOperatorPreReq (Rule 188 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule veShiftOperatorPreReq (Rule 189 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule Av_dcreq01 (Rule 190 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule Av_dcreq01 (Rule 191 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule _chk_signed_unsigned_prereq (Rule 192 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule _width01_prereq (Rule 193 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule _width02_prereq (Rule 194 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule _width03_prereq (Rule 195 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule _width04_prereq (Rule 196 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule _signunsign01_prereq (Rule 197 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule _width05_prereq (Rule 198 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule _width_expr02_mismatch_prereq (Rule 199 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule _width_expr03_mismatch_prereq (Rule 200 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule _dontcare_mismatch_prereq (Rule 201 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule _case_default_redundant_prereq (Rule 202 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule _case_default_missing_prereq (Rule 203 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule _formallint_preReq (Rule 204 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule _avAddSynthNet (Rule 205 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
Checking ELABDU Rules for designUnit free_list
    Checking Rule Av_multitop01 (Rule 176 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule Av_multitop01 (Rule 177 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule InitState (Rule 178 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule InitState (Rule 179 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule Av_fsmreq01 (Rule 180 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule Av_fsmreq01 (Rule 181 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule Av_rstreq01 (Rule 182 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule Av_rstreq01 (Rule 183 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule Av_casereq01 (Rule 184 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule Av_deadreq01 (Rule 185 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule Av_deadreq01 (Rule 186 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule AnalyzeABV (Rule 187 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule veOperatorPreReq (Rule 188 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule veShiftOperatorPreReq (Rule 189 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule Av_dcreq01 (Rule 190 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule Av_dcreq01 (Rule 191 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule _chk_signed_unsigned_prereq (Rule 192 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule _width01_prereq (Rule 193 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule _width02_prereq (Rule 194 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule _width03_prereq (Rule 195 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule _width04_prereq (Rule 196 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule _signunsign01_prereq (Rule 197 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule _width05_prereq (Rule 198 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule _width_expr02_mismatch_prereq (Rule 199 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule _width_expr03_mismatch_prereq (Rule 200 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule _dontcare_mismatch_prereq (Rule 201 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule _case_default_redundant_prereq (Rule 202 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule _case_default_missing_prereq (Rule 203 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule _formallint_preReq (Rule 204 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule _avAddSynthNet (Rule 205 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
Checking ELABDU Rules for designUnit phys_regfile
    Checking Rule Av_multitop01 (Rule 176 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule Av_multitop01 (Rule 177 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule InitState (Rule 178 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule InitState (Rule 179 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule Av_fsmreq01 (Rule 180 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule Av_fsmreq01 (Rule 181 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule Av_rstreq01 (Rule 182 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule Av_rstreq01 (Rule 183 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule Av_casereq01 (Rule 184 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule Av_deadreq01 (Rule 185 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule Av_deadreq01 (Rule 186 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule AnalyzeABV (Rule 187 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule veOperatorPreReq (Rule 188 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule veShiftOperatorPreReq (Rule 189 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule Av_dcreq01 (Rule 190 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule Av_dcreq01 (Rule 191 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule _chk_signed_unsigned_prereq (Rule 192 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule _width01_prereq (Rule 193 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule _width02_prereq (Rule 194 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule _width03_prereq (Rule 195 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule _width04_prereq (Rule 196 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule _signunsign01_prereq (Rule 197 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule _width05_prereq (Rule 198 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule _width_expr02_mismatch_prereq (Rule 199 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule _width_expr03_mismatch_prereq (Rule 200 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule _dontcare_mismatch_prereq (Rule 201 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule _case_default_redundant_prereq (Rule 202 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule _case_default_missing_prereq (Rule 203 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule _formallint_preReq (Rule 204 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule _avAddSynthNet (Rule 205 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
Checking ELABDU Rules for designUnit execute
    Checking Rule Av_multitop01 (Rule 176 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule Av_multitop01 (Rule 177 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule InitState (Rule 178 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule InitState (Rule 179 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule Av_fsmreq01 (Rule 180 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule Av_fsmreq01 (Rule 181 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule Av_rstreq01 (Rule 182 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule Av_rstreq01 (Rule 183 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule Av_casereq01 (Rule 184 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule Av_deadreq01 (Rule 185 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule Av_deadreq01 (Rule 186 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule AnalyzeABV (Rule 187 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule veOperatorPreReq (Rule 188 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule veShiftOperatorPreReq (Rule 189 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule Av_dcreq01 (Rule 190 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule Av_dcreq01 (Rule 191 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule _chk_signed_unsigned_prereq (Rule 192 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule _width01_prereq (Rule 193 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule _width02_prereq (Rule 194 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule _width03_prereq (Rule 195 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule _width04_prereq (Rule 196 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule _signunsign01_prereq (Rule 197 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule _width05_prereq (Rule 198 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule _width_expr02_mismatch_prereq (Rule 199 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule _width_expr03_mismatch_prereq (Rule 200 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule _dontcare_mismatch_prereq (Rule 201 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule _case_default_redundant_prereq (Rule 202 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule _case_default_missing_prereq (Rule 203 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule _formallint_preReq (Rule 204 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule _avAddSynthNet (Rule 205 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
Checking ELABDU Rules for designUnit fu_add
    Checking Rule Av_multitop01 (Rule 176 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule Av_multitop01 (Rule 177 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule InitState (Rule 178 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule InitState (Rule 179 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule Av_fsmreq01 (Rule 180 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule Av_fsmreq01 (Rule 181 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule Av_rstreq01 (Rule 182 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule Av_rstreq01 (Rule 183 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule Av_casereq01 (Rule 184 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule Av_deadreq01 (Rule 185 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule Av_deadreq01 (Rule 186 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule AnalyzeABV (Rule 187 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule veOperatorPreReq (Rule 188 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule veShiftOperatorPreReq (Rule 189 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule Av_dcreq01 (Rule 190 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule Av_dcreq01 (Rule 191 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule _chk_signed_unsigned_prereq (Rule 192 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule _width01_prereq (Rule 193 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule _width02_prereq (Rule 194 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule _width03_prereq (Rule 195 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule _width04_prereq (Rule 196 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule _signunsign01_prereq (Rule 197 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule _width05_prereq (Rule 198 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule _width_expr02_mismatch_prereq (Rule 199 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule _width_expr03_mismatch_prereq (Rule 200 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule _dontcare_mismatch_prereq (Rule 201 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule _case_default_redundant_prereq (Rule 202 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule _case_default_missing_prereq (Rule 203 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule _formallint_preReq (Rule 204 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule _avAddSynthNet (Rule 205 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
Checking ELABDU Rules for designUnit fu_mult
    Checking Rule Av_multitop01 (Rule 176 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule Av_multitop01 (Rule 177 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule InitState (Rule 178 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule InitState (Rule 179 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule Av_fsmreq01 (Rule 180 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule Av_fsmreq01 (Rule 181 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule Av_rstreq01 (Rule 182 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule Av_rstreq01 (Rule 183 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule Av_casereq01 (Rule 184 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule Av_deadreq01 (Rule 185 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule Av_deadreq01 (Rule 186 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule AnalyzeABV (Rule 187 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule veOperatorPreReq (Rule 188 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule veShiftOperatorPreReq (Rule 189 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule Av_dcreq01 (Rule 190 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule Av_dcreq01 (Rule 191 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule _chk_signed_unsigned_prereq (Rule 192 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule _width01_prereq (Rule 193 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule _width02_prereq (Rule 194 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule _width03_prereq (Rule 195 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule _width04_prereq (Rule 196 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule _signunsign01_prereq (Rule 197 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule _width05_prereq (Rule 198 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule _width_expr02_mismatch_prereq (Rule 199 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule _width_expr03_mismatch_prereq (Rule 200 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule _dontcare_mismatch_prereq (Rule 201 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule _case_default_redundant_prereq (Rule 202 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule _case_default_missing_prereq (Rule 203 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule _formallint_preReq (Rule 204 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule _avAddSynthNet (Rule 205 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
Checking ELABDU Rules for designUnit fu_div_rem
    Checking Rule Av_multitop01 (Rule 176 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule Av_multitop01 (Rule 177 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule InitState (Rule 178 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule InitState (Rule 179 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule Av_fsmreq01 (Rule 180 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule Av_fsmreq01 (Rule 181 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule Av_rstreq01 (Rule 182 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule Av_rstreq01 (Rule 183 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule Av_casereq01 (Rule 184 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule Av_deadreq01 (Rule 185 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule Av_deadreq01 (Rule 186 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule AnalyzeABV (Rule 187 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule veOperatorPreReq (Rule 188 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule veShiftOperatorPreReq (Rule 189 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule Av_dcreq01 (Rule 190 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule Av_dcreq01 (Rule 191 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule _chk_signed_unsigned_prereq (Rule 192 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule _width01_prereq (Rule 193 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule _width02_prereq (Rule 194 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule _width03_prereq (Rule 195 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule _width04_prereq (Rule 196 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule _signunsign01_prereq (Rule 197 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule _width05_prereq (Rule 198 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule _width_expr02_mismatch_prereq (Rule 199 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule _width_expr03_mismatch_prereq (Rule 200 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule _dontcare_mismatch_prereq (Rule 201 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule _case_default_redundant_prereq (Rule 202 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule _case_default_missing_prereq (Rule 203 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule _formallint_preReq (Rule 204 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule _avAddSynthNet (Rule 205 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
Checking ELABDU Rules for designUnit fu_br
    Checking Rule Av_multitop01 (Rule 176 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule Av_multitop01 (Rule 177 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule InitState (Rule 178 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule InitState (Rule 179 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule Av_fsmreq01 (Rule 180 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule Av_fsmreq01 (Rule 181 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule Av_rstreq01 (Rule 182 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule Av_rstreq01 (Rule 183 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule Av_casereq01 (Rule 184 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule Av_deadreq01 (Rule 185 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule Av_deadreq01 (Rule 186 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule AnalyzeABV (Rule 187 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule veOperatorPreReq (Rule 188 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule veShiftOperatorPreReq (Rule 189 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule Av_dcreq01 (Rule 190 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule Av_dcreq01 (Rule 191 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule _chk_signed_unsigned_prereq (Rule 192 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule _width01_prereq (Rule 193 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule _width02_prereq (Rule 194 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule _width03_prereq (Rule 195 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule _width04_prereq (Rule 196 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule _signunsign01_prereq (Rule 197 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule _width05_prereq (Rule 198 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule _width_expr02_mismatch_prereq (Rule 199 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule _width_expr03_mismatch_prereq (Rule 200 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule _dontcare_mismatch_prereq (Rule 201 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule _case_default_redundant_prereq (Rule 202 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule _case_default_missing_prereq (Rule 203 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule _formallint_preReq (Rule 204 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule _avAddSynthNet (Rule 205 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
Checking ELABDU Rules for designUnit fu_mem
    Checking Rule Av_multitop01 (Rule 176 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule Av_multitop01 (Rule 177 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule InitState (Rule 178 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule InitState (Rule 179 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule Av_fsmreq01 (Rule 180 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule Av_fsmreq01 (Rule 181 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule Av_rstreq01 (Rule 182 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule Av_rstreq01 (Rule 183 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule Av_casereq01 (Rule 184 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule Av_deadreq01 (Rule 185 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule Av_deadreq01 (Rule 186 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule AnalyzeABV (Rule 187 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule veOperatorPreReq (Rule 188 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule veShiftOperatorPreReq (Rule 189 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule Av_dcreq01 (Rule 190 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule Av_dcreq01 (Rule 191 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule _chk_signed_unsigned_prereq (Rule 192 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule _width01_prereq (Rule 193 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule _width02_prereq (Rule 194 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule _width03_prereq (Rule 195 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule _width04_prereq (Rule 196 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule _signunsign01_prereq (Rule 197 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule _width05_prereq (Rule 198 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule _width_expr02_mismatch_prereq (Rule 199 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule _width_expr03_mismatch_prereq (Rule 200 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule _dontcare_mismatch_prereq (Rule 201 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule _case_default_redundant_prereq (Rule 202 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule _case_default_missing_prereq (Rule 203 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule _formallint_preReq (Rule 204 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule _avAddSynthNet (Rule 205 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
Checking ELABDU Rules for designUnit reservation_station
    Checking Rule Av_multitop01 (Rule 176 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule Av_multitop01 (Rule 177 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule InitState (Rule 178 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule InitState (Rule 179 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule Av_fsmreq01 (Rule 180 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule Av_fsmreq01 (Rule 181 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule Av_rstreq01 (Rule 182 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule Av_rstreq01 (Rule 183 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule Av_casereq01 (Rule 184 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule Av_deadreq01 (Rule 185 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule Av_deadreq01 (Rule 186 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule AnalyzeABV (Rule 187 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule veOperatorPreReq (Rule 188 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule veShiftOperatorPreReq (Rule 189 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule Av_dcreq01 (Rule 190 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule Av_dcreq01 (Rule 191 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule _chk_signed_unsigned_prereq (Rule 192 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule _width01_prereq (Rule 193 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule _width02_prereq (Rule 194 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule _width03_prereq (Rule 195 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule _width04_prereq (Rule 196 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule _signunsign01_prereq (Rule 197 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule _width05_prereq (Rule 198 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule _width_expr02_mismatch_prereq (Rule 199 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule _width_expr03_mismatch_prereq (Rule 200 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule _dontcare_mismatch_prereq (Rule 201 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule _case_default_redundant_prereq (Rule 202 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule _case_default_missing_prereq (Rule 203 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule _formallint_preReq (Rule 204 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule _avAddSynthNet (Rule 205 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
Checking Lexical Rules for file /srv/tmp/c48772b1-f2a2-42f1-9786-660cc5780515/dut/lint/../hdl/cache.sv
    Checking Rule Av_complexity_req01 (Rule 206 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
Checking Lexical Rules for file /srv/tmp/c48772b1-f2a2-42f1-9786-660cc5780515/dut/lint/../hdl/cache_arbiter.sv
    Checking Rule Av_complexity_req01 (Rule 206 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
Checking Lexical Rules for file /srv/tmp/c48772b1-f2a2-42f1-9786-660cc5780515/dut/lint/../hdl/cacheline_adapter.sv
    Checking Rule Av_complexity_req01 (Rule 206 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
Checking Lexical Rules for file /srv/tmp/c48772b1-f2a2-42f1-9786-660cc5780515/dut/lint/../hdl/cpu.sv
    Checking Rule Av_complexity_req01 (Rule 206 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
Checking Lexical Rules for file /srv/tmp/c48772b1-f2a2-42f1-9786-660cc5780515/dut/lint/../hdl/execute.sv
    Checking Rule Av_complexity_req01 (Rule 206 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
Checking Lexical Rules for file /srv/tmp/c48772b1-f2a2-42f1-9786-660cc5780515/dut/lint/../hdl/free_list.sv
    Checking Rule Av_complexity_req01 (Rule 206 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
Checking Lexical Rules for file /srv/tmp/c48772b1-f2a2-42f1-9786-660cc5780515/dut/lint/../hdl/fu_add.sv
    Checking Rule Av_complexity_req01 (Rule 206 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
Checking Lexical Rules for file /srv/tmp/c48772b1-f2a2-42f1-9786-660cc5780515/dut/lint/../hdl/fu_br.sv
    Checking Rule Av_complexity_req01 (Rule 206 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
Checking Lexical Rules for file /srv/tmp/c48772b1-f2a2-42f1-9786-660cc5780515/dut/lint/../hdl/fu_div_rem.sv
    Checking Rule Av_complexity_req01 (Rule 206 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
Checking Lexical Rules for file /srv/tmp/c48772b1-f2a2-42f1-9786-660cc5780515/dut/lint/../hdl/fu_mem.sv
    Checking Rule Av_complexity_req01 (Rule 206 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
Checking Lexical Rules for file /srv/tmp/c48772b1-f2a2-42f1-9786-660cc5780515/dut/lint/../hdl/fu_mult.sv
    Checking Rule Av_complexity_req01 (Rule 206 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
Checking Lexical Rules for file /srv/tmp/c48772b1-f2a2-42f1-9786-660cc5780515/dut/lint/../hdl/lru_array.sv
    Checking Rule Av_complexity_req01 (Rule 206 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
Checking Lexical Rules for file /srv/tmp/c48772b1-f2a2-42f1-9786-660cc5780515/dut/lint/../hdl/memory_queue.sv
    Checking Rule Av_complexity_req01 (Rule 206 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
Checking Lexical Rules for file /srv/tmp/c48772b1-f2a2-42f1-9786-660cc5780515/dut/lint/../hdl/phys_regfile.sv
    Checking Rule Av_complexity_req01 (Rule 206 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
Checking Lexical Rules for file /srv/tmp/c48772b1-f2a2-42f1-9786-660cc5780515/dut/lint/../hdl/queue.sv
    Checking Rule Av_complexity_req01 (Rule 206 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
Checking Lexical Rules for file /srv/tmp/c48772b1-f2a2-42f1-9786-660cc5780515/dut/lint/../hdl/rat.sv
    Checking Rule Av_complexity_req01 (Rule 206 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
Checking Lexical Rules for file /srv/tmp/c48772b1-f2a2-42f1-9786-660cc5780515/dut/lint/../hdl/rename_dispatch.sv
    Checking Rule Av_complexity_req01 (Rule 206 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
Checking Lexical Rules for file /srv/tmp/c48772b1-f2a2-42f1-9786-660cc5780515/dut/lint/../hdl/reservation_station.sv
    Checking Rule Av_complexity_req01 (Rule 206 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
Checking Lexical Rules for file /srv/tmp/c48772b1-f2a2-42f1-9786-660cc5780515/dut/lint/../hdl/rob.sv
    Checking Rule Av_complexity_req01 (Rule 206 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
Checking Lexical Rules for file /srv/tmp/c48772b1-f2a2-42f1-9786-660cc5780515/dut/lint/../hdl/rrat.sv
    Checking Rule Av_complexity_req01 (Rule 206 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
Checking Lexical Rules for file /srv/tmp/c48772b1-f2a2-42f1-9786-660cc5780515/dut/lint/../hdl/stage1.sv
    Checking Rule Av_complexity_req01 (Rule 206 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
Checking Lexical Rules for file /srv/tmp/c48772b1-f2a2-42f1-9786-660cc5780515/dut/lint/../hdl/stage2.sv
    Checking Rule Av_complexity_req01 (Rule 206 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
Checking Lexical Rules for file /srv/tmp/c48772b1-f2a2-42f1-9786-660cc5780515/dut/lint/../hdl/valid_array.sv
    Checking Rule Av_complexity_req01 (Rule 206 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
Checking Lexical Rules for file /srv/tmp/c48772b1-f2a2-42f1-9786-660cc5780515/dut/lint/../pkg/types.sv
    Checking Rule Av_complexity_req01 (Rule 206 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_waive24 (Rule 207 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_waive25 (Rule 208 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_waive31 (Rule 209 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_waive35 (Rule 210 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
 Synthesizing Library Cells specified through SgLib  ......
 Reading port Interface for .lib cell: mp_cache_data_array 
 Reading port Interface for .lib cell: mp_cache_tag_array 
 Synthesis of Library Cells specified through SgLib completed 
 Synthesizing module: reservation_station (elaborated name: reservation_station) ... (Module 1 of total 23)  done 
 Synthesizing module: fu_mem (elaborated name: fu_mem) ... (Module 2 of total 23)  done 
 Synthesizing module: fu_br (elaborated name: fu_br) ... (Module 3 of total 23)  done 
 Synthesizing module: fu_div_rem (elaborated name: fu_div_rem) ... (Module 4 of total 23)  done 
 Synthesizing module: fu_mult (elaborated name: fu_mult) ... (Module 5 of total 23)  done 
 Synthesizing module: fu_add (elaborated name: fu_add) ... (Module 6 of total 23)  done 
 Synthesizing module: execute (elaborated name: execute) ... (Module 7 of total 23)  done 
 Synthesizing module: phys_regfile (elaborated name: phys_regfile) ... (Module 8 of total 23)  done 
 Synthesizing module: free_list (elaborated name: free_list) ... (Module 9 of total 23)  done 
 Synthesizing module: rrat (elaborated name: rrat) ... (Module 10 of total 23)  done 
 Synthesizing module: rob (elaborated name: rob) ... (Module 11 of total 23)  done 
 Synthesizing module: rat (elaborated name: rat) ... (Module 12 of total 23)  done 
 Synthesizing module: rename_dispatch (elaborated name: rename_dispatch) ... (Module 13 of total 23)  done 
 Synthesizing module: queue (elaborated name: queue) ... (Module 14 of total 23)  done 
 Synthesizing module: cacheline_adapter (elaborated name: cacheline_adapter) ... (Module 15 of total 23)  done 
 Synthesizing module: cache_arbiter (elaborated name: cache_arbiter) ... (Module 16 of total 23)  done 
 Synthesizing module: memory_queue (elaborated name: memory_queue) ... (Module 17 of total 23)  done 
 Synthesizing module: valid_array (elaborated name: valid_array) ... (Module 18 of total 23)  done 
 Synthesizing module: lru_array (elaborated name: lru_array) ... (Module 19 of total 23)  done 
 Synthesizing module: stage_2 (elaborated name: stage_2) ... (Module 20 of total 23)  done 
 Synthesizing module: stage_1 (elaborated name: stage_1) ... (Module 21 of total 23)  done 
 Synthesizing module: cache (elaborated name: cache) ... (Module 22 of total 23)  done 
 Synthesizing module: cpu (elaborated name: cpu) ... (Module 23 of total 23)  done 
 Synthesis completed.
Checking Rule InferBlackBox (Rule 211 of total 325) .... done (Time = 0.07s, Memory = 0.0K)
Checking Rule checkCMD_mthresh (Rule 212 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_waive37 (Rule 213 of total 325) .... done (Time = 0.00s, Memory = -8192.0K)
Checking Rule ReportSglibSummary (Rule 214 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule Prereq_IntClock for module reservation_station (Rule 215 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule W336 for module reservation_station (Rule 216 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule W414 for module reservation_station (Rule 217 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule W450L for module reservation_station (Rule 218 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule HangingNetPreReq-ML for module reservation_station (Rule 219 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule RegInputOutput-ML for module reservation_station (Rule 220 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule Av_svasetup01 for module reservation_station (Rule 221 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule Av_casereq02 for module reservation_station (Rule 222 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule Av_deadfilter01 for module reservation_station (Rule 223 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule Av_dcreq02 for module reservation_station (Rule 224 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule Av_staticnetnreq01 for module reservation_station (Rule 225 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule STARC05-2.5.1.7 for module reservation_station (Rule 226 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule STARC05-2.5.1.9 for module reservation_station (Rule 227 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule Prereq_IntClock for module fu_mem (Rule 215 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule W336 for module fu_mem (Rule 216 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule W414 for module fu_mem (Rule 217 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule W450L for module fu_mem (Rule 218 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule HangingNetPreReq-ML for module fu_mem (Rule 219 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule RegInputOutput-ML for module fu_mem (Rule 220 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule Av_svasetup01 for module fu_mem (Rule 221 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule Av_casereq02 for module fu_mem (Rule 222 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule Av_deadfilter01 for module fu_mem (Rule 223 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule Av_dcreq02 for module fu_mem (Rule 224 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule Av_staticnetnreq01 for module fu_mem (Rule 225 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule STARC05-2.5.1.7 for module fu_mem (Rule 226 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule STARC05-2.5.1.9 for module fu_mem (Rule 227 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule Prereq_IntClock for module fu_br (Rule 215 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule W336 for module fu_br (Rule 216 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule W414 for module fu_br (Rule 217 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule W450L for module fu_br (Rule 218 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule HangingNetPreReq-ML for module fu_br (Rule 219 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule RegInputOutput-ML for module fu_br (Rule 220 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule Av_svasetup01 for module fu_br (Rule 221 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule Av_casereq02 for module fu_br (Rule 222 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule Av_deadfilter01 for module fu_br (Rule 223 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule Av_dcreq02 for module fu_br (Rule 224 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule Av_staticnetnreq01 for module fu_br (Rule 225 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule STARC05-2.5.1.7 for module fu_br (Rule 226 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule STARC05-2.5.1.9 for module fu_br (Rule 227 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule Prereq_IntClock for module fu_div_rem (Rule 215 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule W336 for module fu_div_rem (Rule 216 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule W414 for module fu_div_rem (Rule 217 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule W450L for module fu_div_rem (Rule 218 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule HangingNetPreReq-ML for module fu_div_rem (Rule 219 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule RegInputOutput-ML for module fu_div_rem (Rule 220 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule Av_svasetup01 for module fu_div_rem (Rule 221 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule Av_casereq02 for module fu_div_rem (Rule 222 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule Av_deadfilter01 for module fu_div_rem (Rule 223 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule Av_dcreq02 for module fu_div_rem (Rule 224 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule Av_staticnetnreq01 for module fu_div_rem (Rule 225 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule STARC05-2.5.1.7 for module fu_div_rem (Rule 226 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule STARC05-2.5.1.9 for module fu_div_rem (Rule 227 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule Prereq_IntClock for module fu_mult (Rule 215 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule W336 for module fu_mult (Rule 216 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule W414 for module fu_mult (Rule 217 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule W450L for module fu_mult (Rule 218 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule HangingNetPreReq-ML for module fu_mult (Rule 219 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule RegInputOutput-ML for module fu_mult (Rule 220 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule Av_svasetup01 for module fu_mult (Rule 221 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule Av_casereq02 for module fu_mult (Rule 222 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule Av_deadfilter01 for module fu_mult (Rule 223 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule Av_dcreq02 for module fu_mult (Rule 224 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule Av_staticnetnreq01 for module fu_mult (Rule 225 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule STARC05-2.5.1.7 for module fu_mult (Rule 226 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule STARC05-2.5.1.9 for module fu_mult (Rule 227 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule Prereq_IntClock for module fu_add (Rule 215 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule W336 for module fu_add (Rule 216 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule W414 for module fu_add (Rule 217 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule W450L for module fu_add (Rule 218 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule HangingNetPreReq-ML for module fu_add (Rule 219 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule RegInputOutput-ML for module fu_add (Rule 220 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule Av_svasetup01 for module fu_add (Rule 221 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule Av_casereq02 for module fu_add (Rule 222 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule Av_deadfilter01 for module fu_add (Rule 223 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule Av_dcreq02 for module fu_add (Rule 224 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule Av_staticnetnreq01 for module fu_add (Rule 225 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule STARC05-2.5.1.7 for module fu_add (Rule 226 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule STARC05-2.5.1.9 for module fu_add (Rule 227 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule Prereq_IntClock for module execute (Rule 215 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule W336 for module execute (Rule 216 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule W414 for module execute (Rule 217 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule W450L for module execute (Rule 218 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule HangingNetPreReq-ML for module execute (Rule 219 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule RegInputOutput-ML for module execute (Rule 220 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule Av_svasetup01 for module execute (Rule 221 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule Av_casereq02 for module execute (Rule 222 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule Av_deadfilter01 for module execute (Rule 223 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule Av_dcreq02 for module execute (Rule 224 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule Av_staticnetnreq01 for module execute (Rule 225 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule STARC05-2.5.1.7 for module execute (Rule 226 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule STARC05-2.5.1.9 for module execute (Rule 227 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule Prereq_IntClock for module phys_regfile (Rule 215 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule W336 for module phys_regfile (Rule 216 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule W414 for module phys_regfile (Rule 217 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule W450L for module phys_regfile (Rule 218 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule HangingNetPreReq-ML for module phys_regfile (Rule 219 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule RegInputOutput-ML for module phys_regfile (Rule 220 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule Av_svasetup01 for module phys_regfile (Rule 221 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule Av_casereq02 for module phys_regfile (Rule 222 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule Av_deadfilter01 for module phys_regfile (Rule 223 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule Av_dcreq02 for module phys_regfile (Rule 224 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule Av_staticnetnreq01 for module phys_regfile (Rule 225 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule STARC05-2.5.1.7 for module phys_regfile (Rule 226 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule STARC05-2.5.1.9 for module phys_regfile (Rule 227 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule Prereq_IntClock for module free_list (Rule 215 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule W336 for module free_list (Rule 216 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule W414 for module free_list (Rule 217 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule W450L for module free_list (Rule 218 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule HangingNetPreReq-ML for module free_list (Rule 219 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule RegInputOutput-ML for module free_list (Rule 220 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule Av_svasetup01 for module free_list (Rule 221 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule Av_casereq02 for module free_list (Rule 222 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule Av_deadfilter01 for module free_list (Rule 223 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule Av_dcreq02 for module free_list (Rule 224 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule Av_staticnetnreq01 for module free_list (Rule 225 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule STARC05-2.5.1.7 for module free_list (Rule 226 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule STARC05-2.5.1.9 for module free_list (Rule 227 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule Prereq_IntClock for module rrat (Rule 215 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule W336 for module rrat (Rule 216 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule W414 for module rrat (Rule 217 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule W450L for module rrat (Rule 218 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule HangingNetPreReq-ML for module rrat (Rule 219 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule RegInputOutput-ML for module rrat (Rule 220 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule Av_svasetup01 for module rrat (Rule 221 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule Av_casereq02 for module rrat (Rule 222 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule Av_deadfilter01 for module rrat (Rule 223 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule Av_dcreq02 for module rrat (Rule 224 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule Av_staticnetnreq01 for module rrat (Rule 225 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule STARC05-2.5.1.7 for module rrat (Rule 226 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule STARC05-2.5.1.9 for module rrat (Rule 227 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule Prereq_IntClock for module rob (Rule 215 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule W336 for module rob (Rule 216 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule W414 for module rob (Rule 217 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule W450L for module rob (Rule 218 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule HangingNetPreReq-ML for module rob (Rule 219 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule RegInputOutput-ML for module rob (Rule 220 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule Av_svasetup01 for module rob (Rule 221 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule Av_casereq02 for module rob (Rule 222 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule Av_deadfilter01 for module rob (Rule 223 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule Av_dcreq02 for module rob (Rule 224 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule Av_staticnetnreq01 for module rob (Rule 225 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule STARC05-2.5.1.7 for module rob (Rule 226 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule STARC05-2.5.1.9 for module rob (Rule 227 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule Prereq_IntClock for module rat (Rule 215 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule W336 for module rat (Rule 216 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule W414 for module rat (Rule 217 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule W450L for module rat (Rule 218 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule HangingNetPreReq-ML for module rat (Rule 219 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule RegInputOutput-ML for module rat (Rule 220 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule Av_svasetup01 for module rat (Rule 221 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule Av_casereq02 for module rat (Rule 222 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule Av_deadfilter01 for module rat (Rule 223 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule Av_dcreq02 for module rat (Rule 224 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule Av_staticnetnreq01 for module rat (Rule 225 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule STARC05-2.5.1.7 for module rat (Rule 226 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule STARC05-2.5.1.9 for module rat (Rule 227 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule Prereq_IntClock for module rename_dispatch (Rule 215 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule W336 for module rename_dispatch (Rule 216 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule W414 for module rename_dispatch (Rule 217 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule W450L for module rename_dispatch (Rule 218 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule HangingNetPreReq-ML for module rename_dispatch (Rule 219 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule RegInputOutput-ML for module rename_dispatch (Rule 220 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule Av_svasetup01 for module rename_dispatch (Rule 221 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule Av_casereq02 for module rename_dispatch (Rule 222 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule Av_deadfilter01 for module rename_dispatch (Rule 223 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule Av_dcreq02 for module rename_dispatch (Rule 224 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule Av_staticnetnreq01 for module rename_dispatch (Rule 225 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule STARC05-2.5.1.7 for module rename_dispatch (Rule 226 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule STARC05-2.5.1.9 for module rename_dispatch (Rule 227 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule Prereq_IntClock for module queue (Rule 215 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule W336 for module queue (Rule 216 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule W414 for module queue (Rule 217 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule W450L for module queue (Rule 218 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule HangingNetPreReq-ML for module queue (Rule 219 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule RegInputOutput-ML for module queue (Rule 220 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule Av_svasetup01 for module queue (Rule 221 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule Av_casereq02 for module queue (Rule 222 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule Av_deadfilter01 for module queue (Rule 223 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule Av_dcreq02 for module queue (Rule 224 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule Av_staticnetnreq01 for module queue (Rule 225 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule STARC05-2.5.1.7 for module queue (Rule 226 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule STARC05-2.5.1.9 for module queue (Rule 227 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule Prereq_IntClock for module cacheline_adapter (Rule 215 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule W336 for module cacheline_adapter (Rule 216 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule W414 for module cacheline_adapter (Rule 217 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule W450L for module cacheline_adapter (Rule 218 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule HangingNetPreReq-ML for module cacheline_adapter (Rule 219 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule RegInputOutput-ML for module cacheline_adapter (Rule 220 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule Av_svasetup01 for module cacheline_adapter (Rule 221 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule Av_casereq02 for module cacheline_adapter (Rule 222 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule Av_deadfilter01 for module cacheline_adapter (Rule 223 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule Av_dcreq02 for module cacheline_adapter (Rule 224 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule Av_staticnetnreq01 for module cacheline_adapter (Rule 225 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule STARC05-2.5.1.7 for module cacheline_adapter (Rule 226 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule STARC05-2.5.1.9 for module cacheline_adapter (Rule 227 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule Prereq_IntClock for module cache_arbiter (Rule 215 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule W336 for module cache_arbiter (Rule 216 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule W414 for module cache_arbiter (Rule 217 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule W450L for module cache_arbiter (Rule 218 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule HangingNetPreReq-ML for module cache_arbiter (Rule 219 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule RegInputOutput-ML for module cache_arbiter (Rule 220 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule Av_svasetup01 for module cache_arbiter (Rule 221 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule Av_casereq02 for module cache_arbiter (Rule 222 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule Av_deadfilter01 for module cache_arbiter (Rule 223 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule Av_dcreq02 for module cache_arbiter (Rule 224 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule Av_staticnetnreq01 for module cache_arbiter (Rule 225 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule STARC05-2.5.1.7 for module cache_arbiter (Rule 226 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule STARC05-2.5.1.9 for module cache_arbiter (Rule 227 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule Prereq_IntClock for module memory_queue (Rule 215 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule W336 for module memory_queue (Rule 216 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule W414 for module memory_queue (Rule 217 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule W450L for module memory_queue (Rule 218 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule HangingNetPreReq-ML for module memory_queue (Rule 219 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule RegInputOutput-ML for module memory_queue (Rule 220 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule Av_svasetup01 for module memory_queue (Rule 221 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule Av_casereq02 for module memory_queue (Rule 222 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule Av_deadfilter01 for module memory_queue (Rule 223 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule Av_dcreq02 for module memory_queue (Rule 224 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule Av_staticnetnreq01 for module memory_queue (Rule 225 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule STARC05-2.5.1.7 for module memory_queue (Rule 226 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule STARC05-2.5.1.9 for module memory_queue (Rule 227 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule Prereq_IntClock for module valid_array (Rule 215 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule W336 for module valid_array (Rule 216 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule W414 for module valid_array (Rule 217 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule W450L for module valid_array (Rule 218 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule HangingNetPreReq-ML for module valid_array (Rule 219 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule RegInputOutput-ML for module valid_array (Rule 220 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule Av_svasetup01 for module valid_array (Rule 221 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule Av_casereq02 for module valid_array (Rule 222 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule Av_deadfilter01 for module valid_array (Rule 223 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule Av_dcreq02 for module valid_array (Rule 224 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule Av_staticnetnreq01 for module valid_array (Rule 225 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule STARC05-2.5.1.7 for module valid_array (Rule 226 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule STARC05-2.5.1.9 for module valid_array (Rule 227 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule Prereq_IntClock for module lru_array (Rule 215 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule W336 for module lru_array (Rule 216 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule W414 for module lru_array (Rule 217 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule W450L for module lru_array (Rule 218 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule HangingNetPreReq-ML for module lru_array (Rule 219 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule RegInputOutput-ML for module lru_array (Rule 220 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule Av_svasetup01 for module lru_array (Rule 221 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule Av_casereq02 for module lru_array (Rule 222 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule Av_deadfilter01 for module lru_array (Rule 223 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule Av_dcreq02 for module lru_array (Rule 224 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule Av_staticnetnreq01 for module lru_array (Rule 225 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule STARC05-2.5.1.7 for module lru_array (Rule 226 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule STARC05-2.5.1.9 for module lru_array (Rule 227 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule Prereq_IntClock for module stage_2 (Rule 215 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule W336 for module stage_2 (Rule 216 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule W414 for module stage_2 (Rule 217 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule W450L for module stage_2 (Rule 218 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule HangingNetPreReq-ML for module stage_2 (Rule 219 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule RegInputOutput-ML for module stage_2 (Rule 220 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule Av_svasetup01 for module stage_2 (Rule 221 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule Av_casereq02 for module stage_2 (Rule 222 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule Av_deadfilter01 for module stage_2 (Rule 223 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule Av_dcreq02 for module stage_2 (Rule 224 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule Av_staticnetnreq01 for module stage_2 (Rule 225 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule STARC05-2.5.1.7 for module stage_2 (Rule 226 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule STARC05-2.5.1.9 for module stage_2 (Rule 227 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule Prereq_IntClock for module stage_1 (Rule 215 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule W336 for module stage_1 (Rule 216 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule W414 for module stage_1 (Rule 217 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule W450L for module stage_1 (Rule 218 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule HangingNetPreReq-ML for module stage_1 (Rule 219 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule RegInputOutput-ML for module stage_1 (Rule 220 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule Av_svasetup01 for module stage_1 (Rule 221 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule Av_casereq02 for module stage_1 (Rule 222 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule Av_deadfilter01 for module stage_1 (Rule 223 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule Av_dcreq02 for module stage_1 (Rule 224 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule Av_staticnetnreq01 for module stage_1 (Rule 225 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule STARC05-2.5.1.7 for module stage_1 (Rule 226 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule STARC05-2.5.1.9 for module stage_1 (Rule 227 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule Prereq_IntClock for module cache (Rule 215 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule W336 for module cache (Rule 216 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule W414 for module cache (Rule 217 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule W450L for module cache (Rule 218 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule HangingNetPreReq-ML for module cache (Rule 219 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule RegInputOutput-ML for module cache (Rule 220 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule Av_svasetup01 for module cache (Rule 221 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule Av_casereq02 for module cache (Rule 222 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule Av_deadfilter01 for module cache (Rule 223 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule Av_dcreq02 for module cache (Rule 224 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule Av_staticnetnreq01 for module cache (Rule 225 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule STARC05-2.5.1.7 for module cache (Rule 226 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule STARC05-2.5.1.9 for module cache (Rule 227 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule Prereq_IntClock for module cpu (Rule 215 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule W336 for module cpu (Rule 216 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule W414 for module cpu (Rule 217 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule W450L for module cpu (Rule 218 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule HangingNetPreReq-ML for module cpu (Rule 219 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule RegInputOutput-ML for module cpu (Rule 220 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule Av_svasetup01 for module cpu (Rule 221 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule Av_casereq02 for module cpu (Rule 222 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule Av_deadfilter01 for module cpu (Rule 223 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule Av_dcreq02 for module cpu (Rule 224 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule Av_staticnetnreq01 for module cpu (Rule 225 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule STARC05-2.5.1.7 for module cpu (Rule 226 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule STARC05-2.5.1.9 for module cpu (Rule 227 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
Performing semantic checks on SGDC contents
Checking Rule SGDC_testmode03 (Rule 77 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule checkSGDC_01 (Rule 228 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule checkSGDC_03 (Rule 229 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule checkSGDC_08 (Rule 230 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_memorywritepin04 (Rule 231 of total 325) .... done (Time = 0.00s, Memory = -32.0K)
Checking Rule SGDC_reset02 (Rule 232 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_reset03 (Rule 233 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_libgroup03 (Rule 234 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_ungroup02 (Rule 235 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule _abstractPortSGDC (Rule 236 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_abstract_port03 (Rule 237 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_abstract_port04 (Rule 238 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_abstract_port05 (Rule 239 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_abstract_port07 (Rule 240 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_abstract_port08 (Rule 241 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_abstract_port10 (Rule 242 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_abstract_port11 (Rule 243 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_abstract_port12 (Rule 244 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_abstract_port13 (Rule 245 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule Av_complexity_req02 (Rule 246 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule ReportUngroup (Rule 247 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule LINT_portReten (Rule 248 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_abstract_port21 (Rule 249 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule InferLatch (Rule 250 of total 325) .... done (Time = 0.05s, Memory = 32.0K)
Checking Rule UndrivenInTerm-ML (Rule 251 of total 325) .... done (Time = 1.12s, Memory = 32.0K)
Checking Rule Av_casereq03 (Rule 252 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_fsm_setup01 (Rule 253 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule Av_PortRetention (Rule 254 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_assume_path05 (Rule 255 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
 Flattening cpu (.lib instances separately flattened) ....
    22% completed (50000 instances created)
    45% completed (100000 instances created)
    67% completed (150000 instances created)
    90% completed (200000 instances created)
 Flattening completed
Checking Rule SGDC_set_case_analysis_LC (Rule 256 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule Av_IpblockTaggedNet (Rule 257 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule BufClock (Rule 258 of total 325) .... done (Time = 0.53s, Memory = 3224.0K)
Checking Rule CombLoop (Rule 259 of total 325) .... done (Time = 0.28s, Memory = 912.0K)
Checking Rule STARC05-2.5.1.2 (Rule 260 of total 325) .... done (Time = 0.01s, Memory = 0.0K)
Checking Rule STARC05-1.3.1.3 (Rule 261 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule STARC05-1.4.3.4 (Rule 262 of total 325) .... done (Time = 0.02s, Memory = 8.0K)
Checking Rule FlopClockConstant (Rule 263 of total 325) .... done (Time = 0.04s, Memory = 16.0K)
Checking Rule FlopSRConst (Rule 264 of total 325) .... done (Time = 0.03s, Memory = 0.0K)
Checking Rule FlopEConst (Rule 265 of total 325) .... done (Time = 0.03s, Memory = 24.0K)
Checking Rule checkPinConnectedToSupply (Rule 266 of total 325) .... done (Time = 0.06s, Memory = 0.0K)
Checking Rule W392 (Rule 267 of total 325) .... done (Time = 0.02s, Memory = 1384.0K)
Checking Rule W415 (Rule 268 of total 325) .... done (Time = 0.14s, Memory = 0.0K)
Checking Rule LatchFeedback (Rule 269 of total 325) .... done (Time = 0.28s, Memory = 8.0K)
Checking Rule Av_initseq01 (Rule 270 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule Av_init01 (Rule 271 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_av_meta_design_hier01 (Rule 272 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule Av_initstate01 (Rule 273 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule Av_sanity02 (Rule 274 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule Av_sanity06 (Rule 275 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule _formal_anlysis_filter_prereq (Rule 276 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule Av_fsmreq02 (Rule 277 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule _fsm03_prereq (Rule 278 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule _fsm_contr01 (Rule 279 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule Av_report01 (Rule 280 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule _advLintReport01 (Rule 281 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule STARC05-2.4.1.5 (Rule 282 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule STARC05-1.2.1.2 (Rule 283 of total 325) .... done (Time = 0.08s, Memory = 912.0K)
Checking Rule AnalyzeBBox (Rule 284 of total 325) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule ReportCheckDataSummary (Rule 74 of total 325) .... done (Time = 0.00s, Memory = 0.0K)

Generating data for Console...

SpyGlass Rule Checking Complete.

Generating moresimple report from './spyglass-1/cpu/lint/lint_turbo_rtl/spyglass.vdb' to './spyglass-1/cpu/lint/lint_turbo_rtl/spyglass_reports/moresimple.rpt' ....

Generating runsummary report from './spyglass-1/cpu/lint/lint_turbo_rtl/spyglass.vdb' ....

Generating moresimple_turbo report from './spyglass-1/cpu/lint/lint_turbo_rtl/spyglass.vdb' to './spyglass-1/cpu/lint/lint_turbo_rtl/spyglass_reports/moresimple_turbo.rpt' ....

Generating no_msg_reporting_rules report from './spyglass-1/cpu/lint/lint_turbo_rtl/spyglass.vdb' to './spyglass-1/cpu/lint/lint_turbo_rtl/spyglass_reports/no_msg_reporting_rules.rpt' ....

Generating ADV-LINT report from './spyglass-1/cpu/lint/lint_turbo_rtl/spyglass.vdb' to './spyglass-1/cpu/lint/lint_turbo_rtl/spyglass_reports/ADV-LINT.rpt' ....

Generating auto_verify report from './spyglass-1/cpu/lint/lint_turbo_rtl/spyglass.vdb' to './spyglass-1/cpu/lint/lint_turbo_rtl/spyglass_reports/auto_verify.rpt' ....

Generating W415_Report report from './spyglass-1/cpu/lint/lint_turbo_rtl/spyglass.vdb' to './spyglass-1/cpu/lint/lint_turbo_rtl/spyglass_reports/lint/W415_Report.rpt' ....

Generating waiver report from './spyglass-1/cpu/lint/lint_turbo_rtl/spyglass.vdb' to './spyglass-1/cpu/lint/lint_turbo_rtl/spyglass_reports/waiver.rpt' ....

Policy specific data (reports) are present in the directory './spyglass-1/cpu/lint/lint_turbo_rtl/spyglass_reports'.

SpyGlass critical reports for the current run are present in directory './spyglass-1/consolidated_reports/cpu_lint_lint_turbo_rtl/'.

---------------------------------------------------------------------------------------------
Results Summary:
---------------------------------------------------------------------------------------------
   Goal Run           :      lint/lint_turbo_rtl
   Command-line read  :      0 error,      0 warning,      0 information message 
   Design Read        :      0 error,      0 warning,      5 information messages
      Found 1 top module:
         cpu   (file: /srv/tmp/c48772b1-f2a2-42f1-9786-660cc5780515/dut/lint/../hdl/cpu.sv)

   Blackbox Resolution:      0 error,      0 warning,      0 information message 
   SGDC Checks        :      0 error,      0 warning,      0 information message 
   Policy starc2005   :      0 error,      0 warning,      0 information message 
   Policy lint        :      0 error,      0 warning,      0 information message 
   Policy morelint    :      0 error,      0 warning,      0 information message 
   Policy erc         :      0 error,      0 warning,      0 information message 
   -------------------------------------------------------------------------------------
   Total              :      0 error,      0 warning,      5 information messages

  Total Number of Generated Primary Messages          :       167 (2 errors, 159 warnings, 6 Infos, 0 Data)
  Total Number of Generated Secondary Messages        :        27 (0 error, 0 warning, 0 Info, 27 Data)
  Number of Waived Primary Messages                   :       162 (2 errors, 159 warnings, 1 Info, 0 Data)
  Number of Waived Secondary Messages                 :        27 (0 error, 0 warning, 0 Info, 27 Data)
  Number of Reported Primary Messages                 :         5 (0 error, 0 warning, 5 Infos, 0 Data)

---------------------------------------------------------------------------------------------


run_goal: info: updating spyglass.log with goal summary
---------------------------------------------------------------------------------------------------
Results Summary:
---------------------------------------------------------------------------------------------------
   Goal Run           :      lint/lint_turbo_rtl
   Top Module         :      cpu
---------------------------------------------------------------------------------------------------
   Reports Directory: 
   /srv/tmp/c48772b1-f2a2-42f1-9786-660cc5780515/dut/lint/spyglass-1/consolidated_reports/cpu_lint_lint_turbo_rtl/ 

   SpyGlass LogFile: 
    /srv/tmp/c48772b1-f2a2-42f1-9786-660cc5780515/dut/lint/spyglass-1/cpu/lint/lint_turbo_rtl/spyglass.log 

   Standard Reports: 
     waiver.rpt          moresimple.rpt          no_msg_reporting_rules.rpt       

   HTML report:
    /srv/tmp/c48772b1-f2a2-42f1-9786-660cc5780515/dut/lint/spyglass-1/html_reports/goals_summary.html
  

   Technology Reports:  
     auto_verify.rpt          ADV-LINT.rpt          moresimple_turbo.rpt        
   
---------------------------------------------------------------------------------------------------
   Goal Violation Summary:
       Waived   Messages:                      2 Errors,    159 Warnings,      1 Infos
       Reported Messages:         0 Fatals,    0 Errors,      0 Warnings,      5 Infos
---------------------------------------------------------------------------------------------------
   
---------------------------------------------------------------------------------------------------
 
run_goal: info: spyglass.log successfully updated with goal summary
run_goal: info: setting design top `cpu' as current_design
run_goal: warning: save/restore disabled for the currently selected goal, design query data is not saved
mv spyglass-1/consolidated_reports/*_lint_lint_turbo_rtl/*.rpt reports/
mv reports/moresimple_turbo.rpt reports/lint.rpt
rm -rf spyglass-1 WORK *.log

################################################################################
#
# This file has been generated by SpyGlass:
#     Report Name      : moresimple_turbo
#     Report Created by: root
#     Report Created on: Tue Dec  3 20:13:55 2024
#     Working Directory: /srv/tmp/c48772b1-f2a2-42f1-9786-660cc5780515/dut/lint
#     SpyGlass Version : SpyGlass_vR-2020.12-SP1-1
#     Policy Name      : SpyGlass(SpyGlass_vR-2020.12-SP1-01)
#                        auto-verify(SpyGlass_vR-2020.12-SP1-01)
#                        erc(SpyGlass_vR-2020.12-SP1-01)
#                        latch(SpyGlass_vR-2020.12-SP1-01)
#                        lint(SpyGlass_vR-2020.12-SP1-01)
#                        morelint(SpyGlass_vR-2020.12-SP1-01)
#                        openmore(SpyGlass_vR-2020.12-SP1-01)
#                        simulation(SpyGlass_vR-2020.12-SP1-01)
#                        starc(SpyGlass_vR-2020.12-SP1-01)
#                        starc2005(SpyGlass_vR-2020.12-SP1-01)
#
#     Total Number of Generated Primary Messages   :        167
#     Total Number of Generated Secondary Messages :         27
#     Number of Waived Primary Messages            :        162
#     Number of Waived Secondary Messages          :         27
#     Number of Reported Primary Messages          :          5
#     Number of Reported Secondary Messages        :          0
#     Number of Overlimit Messages                 :          0
#
#
################################################################################

++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
MORESIMPLE_TURBO REPORT:


############### BuiltIn -> RuleGroup=Design Read ###############
++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
ID       ParentID   Rule                    Alias                   Severity    File                                                                                               Line    Wt    Message
========================================================================================================================
[3]      N.A        DetectTopDesignUnits    DetectTopDesignUnits    Info        /srv/tmp/c48772b1-f2a2-42f1-9786-660cc5780515/dut/lint/../hdl/cpu.sv                               1       2     Module cpu is a top level design unit
[0]      N.A        AutoGenerateSglib       AutoGenerateSglib       Info        ./spyglass-1/spyglass_cache/autogenerated_sglib/lc/spyglass_lc_aggregate_reports/moresimple.rpt    0       2     Sglib './spyglass-1/spyglass_cache/autogenerated_sglib/aggregate.sglib' has been auto-generated successfully
[2]      N.A        ElabSummary             ElabSummary             Info        ./spyglass-1/cpu/lint/lint_turbo_rtl/spyglass_reports/SpyGlass/elab_summary.rpt                    0       2     Please refer file './spyglass-1/cpu/lint/lint_turbo_rtl/spyglass_reports/SpyGlass/elab_summary.rpt' for elab summary report
[B2]     N.A        InferBlackBox           inferblackbox           Info        N.A.                                                                                               0       10    Interfaces for blackbox modules have been inferred. Please refer to AnalyzeBBox violations for more details
[1]      N.A        TurboModeStatus         TurboModeStatus         Info        N.A.                                                                                               0       10    Turbo-Mode is enabled in the current run as turbo_struct license feature successfully checked out
+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
[0;32mLint Passed [0m
 
 ``` 

 </details> 
<details><summary>synth ✅</summary> 

 ``` 
 1990
0
compile_ultra -no_autoungroup -gate_clock -retime
compile_ultra -incremental -no_autoungroup -gate_clock -retime
4
rm -f  *.log
rm -f  default.svf
rm -rf work
rm -rf reports
rm -rf outputs
make outputs/synth.ddc
make[1]: Entering directory '/srv/tmp/c48772b1-f2a2-42f1-9786-660cc5780515/dut/synth'
mkdir -p reports outputs
export ECE411_CLOCK_PERIOD_PS=1990 ;\
export ECE411_MIN_POWER=0 ;\
export ECE411_COMPILE_CMD="compile_ultra -no_autoungroup -gate_clock -retime" ;\
export ECE411_COMPILE_CMD_INC="compile_ultra -incremental -no_autoungroup -gate_clock -retime" ;\
export ECE411_COMPILE_ITER="4" ;\
export ECE411_DC_CORES=3 ;\
dc_shell -f synthesis.tcl |& tee reports/synthesis.log
/srv/software/Synopsys-2021_x86_64/syn/R-2020.09-SP4/bin/dc_shell: /srv/software/Synopsys-2021_x86_64/syn/R-2020.09-SP4/bin/snps_platform: /bin/csh: bad interpreter: No such file or directory
Information: License queuing is enabled. (DCSH-18)

                           Design Compiler Graphical 
                                 DC Ultra (TM)
                                  DFTMAX (TM)
                              Power Compiler (TM)
                                 DesignWare (R)
                                 DC Expert (TM)
                               Design Vision (TM)
                               HDL Compiler (TM)
                               VHDL Compiler (TM)
                                  DFT Compiler
                               Design Compiler(R)

               Version R-2020.09-SP4 for linux64 - Mar 02, 2021 

                    Copyright (c) 1988 - 2021 Synopsys, Inc.
   This software and the associated documentation are proprietary to Synopsys,
 Inc. This software may only be used in accordance with the terms and conditions
 of a written license agreement with Synopsys, Inc. All other use, reproduction,
            or distribution of this software is strictly prohibited.
Initializing...
source dc_warn.tcl
if {[getenv ECE411_MIN_POWER] eq "1"} {
   set power_enable_minpower true
}
set hdlin_ff_always_sync_set_reset true
true
set hdlin_ff_always_async_set_reset true
true
set hdlin_infer_multibit default_all
default_all
set hdlin_check_no_latch true
true
set hdlin_while_loop_iterations 2000000000
2000000000
set_host_options -max_cores [getenv ECE411_DC_CORES]
1
set_app_var report_default_significant_digits 6
6
set design_toplevel [getenv DESIGN_TOP]
cpu
define_design_lib WORK -path ./work
1
set alib_library_analysis_path [getenv STD_CELL_ALIB]
/srv/ece411ag/freepdk-45nm/alib
set symbol_library [list generic.sdb]
generic.sdb
set synthetic_library [list dw_foundation.sldb]
dw_foundation.sldb
set target_library [getenv STD_CELL_LIB]
/srv/ece411ag/freepdk-45nm/stdcells.db
set sram_library [getenv SRAM_LIB]
/srv/tmp/c48772b1-f2a2-42f1-9786-660cc5780515/dut/synth/../sram/output/mp_cache_data_array/mp_cache_data_array_TT_1p0V_25C_lib.db /srv/tmp/c48772b1-f2a2-42f1-9786-660cc5780515/dut/synth/../sram/output/mp_cache_tag_array/mp_cache_tag_array_TT_1p0V_25C_lib.db
if {$sram_library eq ""} {
   set link_library [list "*" $target_library $synthetic_library]
} else {
   set link_library [list "*" $target_library $synthetic_library $sram_library]
}
* /srv/ece411ag/freepdk-45nm/stdcells.db dw_foundation.sldb {/srv/tmp/c48772b1-f2a2-42f1-9786-660cc5780515/dut/synth/../sram/output/mp_cache_data_array/mp_cache_data_array_TT_1p0V_25C_lib.db /srv/tmp/c48772b1-f2a2-42f1-9786-660cc5780515/dut/synth/../sram/output/mp_cache_tag_array/mp_cache_tag_array_TT_1p0V_25C_lib.db}
get_license DC-Ultra-Features
1
get_license DC-Ultra-Opt
1
set pkg_src [getenv PKG_SRCS]
/srv/tmp/c48772b1-f2a2-42f1-9786-660cc5780515/dut/synth/../pkg/types.sv
if {$pkg_src ne ""} {
   analyze -library WORK -format sverilog $pkg_src
}
Running PRESTO HDLC
Compiling source file /srv/tmp/c48772b1-f2a2-42f1-9786-660cc5780515/dut/synth/../pkg/types.sv
Presto compilation completed successfully.
Loading db file '/srv/ece411ag/freepdk-45nm/stdcells.db'
Loading db file '/srv/software/Synopsys-2021_x86_64/syn/R-2020.09-SP4/libraries/syn/dw_foundation.sldb'
1
set modules [split [getenv HDL_SRCS] " "]
/srv/tmp/c48772b1-f2a2-42f1-9786-660cc5780515/dut/synth/../hdl/cache.sv /srv/tmp/c48772b1-f2a2-42f1-9786-660cc5780515/dut/synth/../hdl/cache_arbiter.sv /srv/tmp/c48772b1-f2a2-42f1-9786-660cc5780515/dut/synth/../hdl/cacheline_adapter.sv /srv/tmp/c48772b1-f2a2-42f1-9786-660cc5780515/dut/synth/../hdl/cpu.sv /srv/tmp/c48772b1-f2a2-42f1-9786-660cc5780515/dut/synth/../hdl/execute.sv /srv/tmp/c48772b1-f2a2-42f1-9786-660cc5780515/dut/synth/../hdl/free_list.sv /srv/tmp/c48772b1-f2a2-42f1-9786-660cc5780515/dut/synth/../hdl/fu_add.sv /srv/tmp/c48772b1-f2a2-42f1-9786-660cc5780515/dut/synth/../hdl/fu_br.sv /srv/tmp/c48772b1-f2a2-42f1-9786-660cc5780515/dut/synth/../hdl/fu_div_rem.sv /srv/tmp/c48772b1-f2a2-42f1-9786-660cc5780515/dut/synth/../hdl/fu_mem.sv /srv/tmp/c48772b1-f2a2-42f1-9786-660cc5780515/dut/synth/../hdl/fu_mult.sv /srv/tmp/c48772b1-f2a2-42f1-9786-660cc5780515/dut/synth/../hdl/lru_array.sv /srv/tmp/c48772b1-f2a2-42f1-9786-660cc5780515/dut/synth/../hdl/memory_queue.sv /srv/tmp/c48772b1-f2a2-42f1-9786-660cc5780515/dut/synth/../hdl/phys_regfile.sv /srv/tmp/c48772b1-f2a2-42f1-9786-660cc5780515/dut/synth/../hdl/provided_cache.sv /srv/tmp/c48772b1-f2a2-42f1-9786-660cc5780515/dut/synth/../hdl/queue.sv /srv/tmp/c48772b1-f2a2-42f1-9786-660cc5780515/dut/synth/../hdl/rat.sv /srv/tmp/c48772b1-f2a2-42f1-9786-660cc5780515/dut/synth/../hdl/rename_dispatch.sv /srv/tmp/c48772b1-f2a2-42f1-9786-660cc5780515/dut/synth/../hdl/reservation_station.sv /srv/tmp/c48772b1-f2a2-42f1-9786-660cc5780515/dut/synth/../hdl/rob.sv /srv/tmp/c48772b1-f2a2-42f1-9786-660cc5780515/dut/synth/../hdl/rrat.sv /srv/tmp/c48772b1-f2a2-42f1-9786-660cc5780515/dut/synth/../hdl/stage1.sv /srv/tmp/c48772b1-f2a2-42f1-9786-660cc5780515/dut/synth/../hdl/stage2.sv /srv/tmp/c48772b1-f2a2-42f1-9786-660cc5780515/dut/synth/../hdl/test.sv /srv/tmp/c48772b1-f2a2-42f1-9786-660cc5780515/dut/synth/../hdl/valid_array.sv /srv/tmp/c48772b1-f2a2-42f1-9786-660cc5780515/dut/synth/../hdl/split_lsq.sv
foreach module $modules {
   analyze -library WORK -format sverilog "${module}"
}
Running PRESTO HDLC
Compiling source file /srv/tmp/c48772b1-f2a2-42f1-9786-660cc5780515/dut/synth/../hdl/cache.sv
Presto compilation completed successfully.
Running PRESTO HDLC
Compiling source file /srv/tmp/c48772b1-f2a2-42f1-9786-660cc5780515/dut/synth/../hdl/cache_arbiter.sv
Presto compilation completed successfully.
Running PRESTO HDLC
Compiling source file /srv/tmp/c48772b1-f2a2-42f1-9786-660cc5780515/dut/synth/../hdl/cacheline_adapter.sv
Presto compilation completed successfully.
Running PRESTO HDLC
Compiling source file /srv/tmp/c48772b1-f2a2-42f1-9786-660cc5780515/dut/synth/../hdl/cpu.sv
Presto compilation completed successfully.
Running PRESTO HDLC
Compiling source file /srv/tmp/c48772b1-f2a2-42f1-9786-660cc5780515/dut/synth/../hdl/execute.sv
Presto compilation completed successfully.
Running PRESTO HDLC
Compiling source file /srv/tmp/c48772b1-f2a2-42f1-9786-660cc5780515/dut/synth/../hdl/free_list.sv
Presto compilation completed successfully.
Running PRESTO HDLC
Compiling source file /srv/tmp/c48772b1-f2a2-42f1-9786-660cc5780515/dut/synth/../hdl/fu_add.sv
Presto compilation completed successfully.
Running PRESTO HDLC
Compiling source file /srv/tmp/c48772b1-f2a2-42f1-9786-660cc5780515/dut/synth/../hdl/fu_br.sv
Presto compilation completed successfully.
Running PRESTO HDLC
Compiling source file /srv/tmp/c48772b1-f2a2-42f1-9786-660cc5780515/dut/synth/../hdl/fu_div_rem.sv
Presto compilation completed successfully.
Running PRESTO HDLC
Compiling source file /srv/tmp/c48772b1-f2a2-42f1-9786-660cc5780515/dut/synth/../hdl/fu_mem.sv
Presto compilation completed successfully.
Running PRESTO HDLC
Compiling source file /srv/tmp/c48772b1-f2a2-42f1-9786-660cc5780515/dut/synth/../hdl/fu_mult.sv
Presto compilation completed successfully.
Running PRESTO HDLC
Compiling source file /srv/tmp/c48772b1-f2a2-42f1-9786-660cc5780515/dut/synth/../hdl/lru_array.sv
Presto compilation completed successfully.
Running PRESTO HDLC
Compiling source file /srv/tmp/c48772b1-f2a2-42f1-9786-660cc5780515/dut/synth/../hdl/memory_queue.sv
Presto compilation completed successfully.
Running PRESTO HDLC
Compiling source file /srv/tmp/c48772b1-f2a2-42f1-9786-660cc5780515/dut/synth/../hdl/phys_regfile.sv
Presto compilation completed successfully.
Running PRESTO HDLC
Compiling source file /srv/tmp/c48772b1-f2a2-42f1-9786-660cc5780515/dut/synth/../hdl/provided_cache.sv
Presto compilation completed successfully.
Running PRESTO HDLC
Compiling source file /srv/tmp/c48772b1-f2a2-42f1-9786-660cc5780515/dut/synth/../hdl/queue.sv
Presto compilation completed successfully.
Running PRESTO HDLC
Compiling source file /srv/tmp/c48772b1-f2a2-42f1-9786-660cc5780515/dut/synth/../hdl/rat.sv
Presto compilation completed successfully.
Running PRESTO HDLC
Compiling source file /srv/tmp/c48772b1-f2a2-42f1-9786-660cc5780515/dut/synth/../hdl/rename_dispatch.sv
Presto compilation completed successfully.
Running PRESTO HDLC
Compiling source file /srv/tmp/c48772b1-f2a2-42f1-9786-660cc5780515/dut/synth/../hdl/reservation_station.sv
Presto compilation completed successfully.
Running PRESTO HDLC
Compiling source file /srv/tmp/c48772b1-f2a2-42f1-9786-660cc5780515/dut/synth/../hdl/rob.sv
Presto compilation completed successfully.
Running PRESTO HDLC
Compiling source file /srv/tmp/c48772b1-f2a2-42f1-9786-660cc5780515/dut/synth/../hdl/rrat.sv
Presto compilation completed successfully.
Running PRESTO HDLC
Compiling source file /srv/tmp/c48772b1-f2a2-42f1-9786-660cc5780515/dut/synth/../hdl/stage1.sv
Presto compilation completed successfully.
Running PRESTO HDLC
Compiling source file /srv/tmp/c48772b1-f2a2-42f1-9786-660cc5780515/dut/synth/../hdl/stage2.sv
Presto compilation completed successfully.
Running PRESTO HDLC
Compiling source file /srv/tmp/c48772b1-f2a2-42f1-9786-660cc5780515/dut/synth/../hdl/test.sv
Presto compilation completed successfully.
Running PRESTO HDLC
Compiling source file /srv/tmp/c48772b1-f2a2-42f1-9786-660cc5780515/dut/synth/../hdl/valid_array.sv
Presto compilation completed successfully.
Running PRESTO HDLC
Compiling source file /srv/tmp/c48772b1-f2a2-42f1-9786-660cc5780515/dut/synth/../hdl/split_lsq.sv
Presto compilation completed successfully.
elaborate $design_toplevel
Loading db file '/srv/tmp/c48772b1-f2a2-42f1-9786-660cc5780515/dut/sram/output/mp_cache_data_array/mp_cache_data_array_TT_1p0V_25C_lib.db'
Loading db file '/srv/tmp/c48772b1-f2a2-42f1-9786-660cc5780515/dut/sram/output/mp_cache_tag_array/mp_cache_tag_array_TT_1p0V_25C_lib.db'
Loading db file '/srv/software/Synopsys-2021_x86_64/syn/R-2020.09-SP4/libraries/syn/gtech.db'
Loading db file '/srv/software/Synopsys-2021_x86_64/syn/R-2020.09-SP4/libraries/syn/standard.sldb'
  Loading link library 'NangateOpenCellLibrary'
  Loading link library 'mp_cache_data_array_TT_1p0V_25C_lib'
  Loading link library 'mp_cache_tag_array_TT_1p0V_25C_lib'
  Loading link library 'gtech'
Running PRESTO HDLC

Inferred memory devices in process
	in routine cpu line 199 in file
		'/srv/tmp/c48772b1-f2a2-42f1-9786-660cc5780515/dut/synth/../hdl/cpu.sv'.
========================================================================================
|        Register Name         |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
========================================================================================
| global_branch_signal_reg_reg | Flip-flop |   1   |  N  | N  | N  | N  | Y  | N  | N  |
|            pc_reg            | Flip-flop |  20   |  Y  | Y  | N  | N  | Y  | N  | N  |
|            pc_reg            | Flip-flop |  12   |  Y  | Y  | N  | N  | N  | Y  | N  |
|     initial_flag_reg_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | Y  | N  |
|          order_reg           | Flip-flop |  64   |  Y  | Y  | N  | N  | Y  | N  | N  |
========================================================================================
Presto compilation completed successfully. (cpu)
Elaborated 1 design.
Current design is now 'cpu'.
Information: Building the design 'cache'. (HDL-193)

Inferred memory devices in process
	in routine cache line 54 in file
		'/srv/tmp/c48772b1-f2a2-42f1-9786-660cc5780515/dut/synth/../hdl/cache.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
| dfp_write_read_reg  | Flip-flop |   1   |  N  | N  | N  | N  | Y  | N  | N  |
|    stage_reg_reg    | Flip-flop |  104  |  Y  | Y  | N  | N  | Y  | N  | N  |
|  dfp_resp_reg_reg   | Flip-flop |   1   |  N  | N  | N  | N  | Y  | N  | N  |
| write_done_reg_reg  | Flip-flop |   1   |  N  | N  | N  | N  | Y  | N  | N  |
| dfp_switch_reg_reg  | Flip-flop |   1   |  N  | N  | N  | N  | Y  | N  | N  |
===============================================================================
Presto compilation completed successfully. (cache)
Information: Building the design 'memory_queue'. (HDL-193)

Statistics for case statements in always block at line 118 in file
	'/srv/tmp/c48772b1-f2a2-42f1-9786-660cc5780515/dut/synth/../hdl/memory_queue.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           166            |    user/user     |
|           185            |    user/user     |
|           193            |    user/user     |
|           200            |    user/user     |
===============================================

Inferred memory devices in process
	in routine memory_queue line 76 in file
		'/srv/tmp/c48772b1-f2a2-42f1-9786-660cc5780515/dut/synth/../hdl/memory_queue.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    tail_reg_reg     | Flip-flop |   5   |  Y  | Y  | N  | N  | N  | Y  | N  |
|    head_reg_reg     | Flip-flop |   5   |  Y  | Y  | N  | N  | N  | Y  | N  |
|       mem_reg       | Flip-flop | 4176  |  Y  | Y  | N  | N  | Y  | N  | N  |
===============================================================================
Statistics for MUX_OPs
======================================================
| block name/line  | Inputs | Outputs | # sel inputs |
======================================================
| memory_queue/181 |   16   |    1    |      4       |
| memory_queue/181 |   16   |    1    |      4       |
| memory_queue/149 |   16   |   260   |      4       |
| memory_queue/166 |   16   |    3    |      4       |
| memory_queue/168 |   16   |    2    |      4       |
| memory_queue/168 |   16   |    2    |      4       |
| memory_queue/169 |   16   |    2    |      4       |
| memory_queue/170 |   16   |    1    |      4       |
| memory_queue/170 |   16   |    1    |      4       |
| memory_queue/171 |   16   |    1    |      4       |
| memory_queue/182 |   16   |   32    |      4       |
| memory_queue/184 |   16   |    7    |      4       |
| memory_queue/184 |   16   |    4    |      4       |
| memory_queue/185 |   16   |    3    |      4       |
| memory_queue/192 |   16   |    4    |      4       |
| memory_queue/193 |   16   |    3    |      4       |
| memory_queue/200 |   16   |    3    |      4       |
| memory_queue/201 |   16   |    8    |      4       |
| memory_queue/202 |   16   |   16    |      4       |
| memory_queue/203 |   16   |   32    |      4       |
| memory_queue/233 |   16   |   261   |      4       |
======================================================
Presto compilation completed successfully. (memory_queue)
Information: Building the design 'cache_arbiter'. (HDL-193)

Statistics for case statements in always block at line 112 in file
	'/srv/tmp/c48772b1-f2a2-42f1-9786-660cc5780515/dut/synth/../hdl/cache_arbiter.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           136            |     no/auto      |
===============================================

Inferred memory devices in process
	in routine cache_arbiter line 55 in file
		'/srv/tmp/c48772b1-f2a2-42f1-9786-660cc5780515/dut/synth/../hdl/cache_arbiter.sv'.
=================================================================================
|     Register Name     |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
=================================================================================
|   missed_rw_reg_reg   | Flip-flop |   1   |  N  | N  | N  | N  | Y  | N  | N  |
|       state_reg       | Flip-flop |  32   |  Y  | Y  | N  | N  | Y  | N  | N  |
|  d_dfp_read_reg_reg   | Flip-flop |   1   |  N  | N  | N  | N  | Y  | N  | N  |
|  d_dfp_read_reg2_reg  | Flip-flop |   1   |  N  | N  | N  | N  | Y  | N  | N  |
|  d_dfp_write_reg_reg  | Flip-flop |   1   |  N  | N  | N  | N  | Y  | N  | N  |
| d_dfp_write_reg2_reg  | Flip-flop |   1   |  N  | N  | N  | N  | Y  | N  | N  |
|  i_dfp_read_reg_reg   | Flip-flop |   1   |  N  | N  | N  | N  | Y  | N  | N  |
|  i_dfp_read_reg2_reg  | Flip-flop |   1   |  N  | N  | N  | N  | Y  | N  | N  |
|  i_dfp_addr_reg_reg   | Flip-flop |  20   |  Y  | Y  | N  | N  | Y  | N  | N  |
|  i_dfp_addr_reg_reg   | Flip-flop |  12   |  Y  | Y  | N  | N  | N  | Y  | N  |
|  d_dfp_addr_reg_reg   | Flip-flop |  32   |  Y  | Y  | N  | N  | Y  | N  | N  |
|  full_burst_reg_reg   | Flip-flop |  256  |  Y  | Y  | N  | N  | Y  | N  | N  |
|   missed_i_reg_reg    | Flip-flop |   1   |  N  | N  | N  | N  | Y  | N  | N  |
|   missed_d_reg_reg    | Flip-flop |   1   |  N  | N  | N  | N  | Y  | N  | N  |
| missed_i_addr_reg_reg | Flip-flop |  32   |  Y  | Y  | N  | N  | Y  | N  | N  |
| missed_d_addr_reg_reg | Flip-flop |  32   |  Y  | Y  | N  | N  | Y  | N  | N  |
=================================================================================
Presto compilation completed successfully. (cache_arbiter)
Information: Building the design 'cacheline_adapter'. (HDL-193)

Statistics for case statements in always block at line 45 in file
	'/srv/tmp/c48772b1-f2a2-42f1-9786-660cc5780515/dut/synth/../hdl/cacheline_adapter.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            52            |    auto/auto     |
===============================================

Inferred memory devices in process
	in routine cacheline_adapter line 31 in file
		'/srv/tmp/c48772b1-f2a2-42f1-9786-660cc5780515/dut/synth/../hdl/cacheline_adapter.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|  mem_wdata_reg_reg  | Flip-flop |  192  |  Y  | Y  | N  | N  | Y  | N  | N  |
|  burst_num_reg_reg  | Flip-flop |   2   |  Y  | Y  | N  | N  | Y  | N  | N  |
| cache_wdata_reg_reg | Flip-flop |  256  |  Y  | Y  | N  | N  | Y  | N  | N  |
|      state_reg      | Flip-flop |  32   |  Y  | Y  | N  | N  | Y  | N  | N  |
===============================================================================
Presto compilation completed successfully. (cacheline_adapter)
Information: Building the design 'queue' instantiated from design 'cpu' with
	the parameters "DATA_WIDTH=32,QUEUE_DEPTH=32". (HDL-193)

Inferred memory devices in process
	in routine queue_DATA_WIDTH32_QUEUE_DEPTH32 line 42 in file
		'/srv/tmp/c48772b1-f2a2-42f1-9786-660cc5780515/dut/synth/../hdl/queue.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|       mem_reg       | Flip-flop | 1056  |  Y  | Y  | N  | N  | Y  | N  | N  |
|    tail_reg_reg     | Flip-flop |   6   |  Y  | Y  | N  | N  | N  | Y  | N  |
|    head_reg_reg     | Flip-flop |   6   |  Y  | Y  | N  | N  | N  | Y  | N  |
===============================================================================
Statistics for MUX_OPs
==========================================================================
|           block name/line            | Inputs | Outputs | # sel inputs |
==========================================================================
| queue_DATA_WIDTH32_QUEUE_DEPTH32/77  |   32   |   32    |      5       |
| queue_DATA_WIDTH32_QUEUE_DEPTH32/94  |   32   |   32    |      5       |
| queue_DATA_WIDTH32_QUEUE_DEPTH32/99  |   32   |   33    |      5       |
| queue_DATA_WIDTH32_QUEUE_DEPTH32/108 |   32   |   33    |      5       |
==========================================================================
Presto compilation completed successfully. (queue_DATA_WIDTH32_QUEUE_DEPTH32)
Information: Building the design 'rename_dispatch'. (HDL-193)

Inferred memory devices in process
	in routine rename_dispatch line 52 in file
		'/srv/tmp/c48772b1-f2a2-42f1-9786-660cc5780515/dut/synth/../hdl/rename_dispatch.sv'.
======================================================================================
|       Register Name        |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
======================================================================================
|  is_iqueue_empty_reg_reg   | Flip-flop |   1   |  N  | N  | N  | N  | N  | Y  | N  |
|      rob_full_reg_reg      | Flip-flop |   1   |  N  | N  | N  | N  | Y  | N  | N  |
| is_free_list_empty_reg_reg | Flip-flop |   1   |  N  | N  | N  | N  | N  | Y  | N  |
======================================================================================
Presto compilation completed successfully. (rename_dispatch)
Information: Building the design 'rat'. (HDL-193)

Inferred memory devices in process
	in routine rat line 99 in file
		'/srv/tmp/c48772b1-f2a2-42f1-9786-660cc5780515/dut/synth/../hdl/rat.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|       rat_reg       | Flip-flop |  112  |  Y  | Y  | N  | N  | Y  | N  | N  |
|       rat_reg       | Flip-flop |  80   |  Y  | Y  | N  | N  | N  | Y  | N  |
|      valid_reg      | Flip-flop |   1   |  N  | Y  | N  | N  | Y  | N  | N  |
|      valid_reg      | Flip-flop |  31   |  Y  | Y  | N  | N  | Y  | Y  | N  |
===============================================================================
Statistics for MUX_OPs
======================================================
| block name/line  | Inputs | Outputs | # sel inputs |
======================================================
|      rat/45      |   32   |    6    |      5       |
|      rat/49      |   32   |    6    |      5       |
|      rat/53      |   32   |    6    |      5       |
|      rat/57      |   32   |    6    |      5       |
|      rat/61      |   32   |    6    |      5       |
|      rat/67      |   32   |    6    |      5       |
|      rat/68      |   32   |    1    |      5       |
|      rat/80      |   32   |    6    |      5       |
|      rat/81      |   32   |    6    |      5       |
|      rat/82      |   32   |    1    |      5       |
|      rat/83      |   32   |    1    |      5       |
======================================================
Presto compilation completed successfully. (rat)
Information: Building the design 'rob'. (HDL-193)

Inferred memory devices in process
	in routine rob line 116 in file
		'/srv/tmp/c48772b1-f2a2-42f1-9786-660cc5780515/dut/synth/../hdl/rob.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|       mem_reg       | Flip-flop | 6688  |  Y  | Y  | N  | N  | Y  | N  | N  |
|    tail_reg_reg     | Flip-flop |   5   |  Y  | Y  | N  | N  | N  | Y  | N  |
|    head_reg_reg     | Flip-flop |   5   |  Y  | Y  | N  | N  | N  | Y  | N  |
===============================================================================
Statistics for MUX_OPs
======================================================
| block name/line  | Inputs | Outputs | # sel inputs |
======================================================
|     rob/203      |   16   |   32    |      4       |
|     rob/272      |   16   |    1    |      4       |
|     rob/272      |   16   |    1    |      4       |
|     rob/277      |   16   |   352   |      4       |
|     rob/308      |   16   |   418   |      4       |
======================================================
Presto compilation completed successfully. (rob)
Information: Building the design 'rrat'. (HDL-193)

Inferred memory devices in process
	in routine rrat line 39 in file
		'/srv/tmp/c48772b1-f2a2-42f1-9786-660cc5780515/dut/synth/../hdl/rrat.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      rrat_reg       | Flip-flop |  112  |  Y  | Y  | N  | N  | Y  | N  | N  |
|      rrat_reg       | Flip-flop |  80   |  Y  | Y  | N  | N  | N  | Y  | N  |
===============================================================================
Statistics for MUX_OPs
======================================================
| block name/line  | Inputs | Outputs | # sel inputs |
======================================================
|     rrat/30      |   32   |    6    |      5       |
======================================================
Presto compilation completed successfully. (rrat)
Information: Building the design 'free_list'. (HDL-193)

Inferred memory devices in process
	in routine free_list line 40 in file
		'/srv/tmp/c48772b1-f2a2-42f1-9786-660cc5780515/dut/synth/../hdl/free_list.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|       mem_reg       | Flip-flop |  112  |  Y  | Y  | N  | N  | Y  | N  | N  |
|       mem_reg       | Flip-flop |  112  |  Y  | Y  | N  | N  | N  | Y  | N  |
|    tail_reg_reg     | Flip-flop |   1   |  N  | Y  | N  | N  | Y  | N  | N  |
|    tail_reg_reg     | Flip-flop |   5   |  Y  | Y  | N  | N  | N  | Y  | N  |
|    head_reg_reg     | Flip-flop |   6   |  Y  | Y  | N  | N  | N  | Y  | N  |
===============================================================================
Statistics for MUX_OPs
======================================================
| block name/line  | Inputs | Outputs | # sel inputs |
======================================================
|   free_list/85   |   32   |    6    |      5       |
|   free_list/90   |   32   |    7    |      5       |
======================================================
Presto compilation completed successfully. (free_list)
Information: Building the design 'phys_regfile'. (HDL-193)

Inferred memory devices in process
	in routine phys_regfile line 21 in file
		'/srv/tmp/c48772b1-f2a2-42f1-9786-660cc5780515/dut/synth/../hdl/phys_regfile.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      data_reg       | Flip-flop | 2048  |  Y  | Y  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine phys_regfile line 69 in file
		'/srv/tmp/c48772b1-f2a2-42f1-9786-660cc5780515/dut/synth/../hdl/phys_regfile.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    rs1_divs_reg     | Flip-flop |  78   |  Y  | Y  | N  | N  | Y  | N  | N  |
|    rs1_mul_1_reg    | Flip-flop |   6   |  Y  | Y  | N  | N  | Y  | N  | N  |
|    rs1_mul_2_reg    | Flip-flop |   6   |  Y  | Y  | N  | N  | Y  | N  | N  |
|    rs1_mul_3_reg    | Flip-flop |   6   |  Y  | Y  | N  | N  | Y  | N  | N  |
|    rs1_mul_4_reg    | Flip-flop |   6   |  Y  | Y  | N  | N  | Y  | N  | N  |
|    rs2_mul_1_reg    | Flip-flop |   6   |  Y  | Y  | N  | N  | Y  | N  | N  |
|    rs2_mul_2_reg    | Flip-flop |   6   |  Y  | Y  | N  | N  | Y  | N  | N  |
|    rs2_mul_3_reg    | Flip-flop |   6   |  Y  | Y  | N  | N  | Y  | N  | N  |
|    rs2_mul_4_reg    | Flip-flop |   6   |  Y  | Y  | N  | N  | Y  | N  | N  |
|    rs2_divs_reg     | Flip-flop |  78   |  Y  | Y  | N  | N  | Y  | N  | N  |
===============================================================================
Statistics for MUX_OPs
======================================================
| block name/line  | Inputs | Outputs | # sel inputs |
======================================================
| phys_regfile/150 |   64   |   32    |      6       |
| phys_regfile/151 |   64   |   32    |      6       |
| phys_regfile/153 |   64   |   32    |      6       |
| phys_regfile/154 |   64   |   32    |      6       |
| phys_regfile/156 |   64   |   32    |      6       |
| phys_regfile/157 |   64   |   32    |      6       |
| phys_regfile/159 |   64   |   32    |      6       |
| phys_regfile/160 |   64   |   32    |      6       |
| phys_regfile/162 |   64   |   32    |      6       |
| phys_regfile/163 |   64   |   32    |      6       |
======================================================
Presto compilation completed successfully. (phys_regfile)
Information: Building the design 'execute'. (HDL-193)

Inferred memory devices in process
	in routine execute line 81 in file
		'/srv/tmp/c48772b1-f2a2-42f1-9786-660cc5780515/dut/synth/../hdl/execute.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|   rd_mul_reg_reg    | Flip-flop |   5   |  Y  | Y  | N  | N  | Y  | N  | N  |
|   rob_mul_reg_reg   | Flip-flop |   4   |  Y  | Y  | N  | N  | Y  | N  | N  |
|   pd_mul_reg_reg    | Flip-flop |   6   |  Y  | Y  | N  | N  | Y  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine execute line 103 in file
		'/srv/tmp/c48772b1-f2a2-42f1-9786-660cc5780515/dut/synth/../hdl/execute.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|   rd_div_reg_reg    | Flip-flop |   5   |  Y  | Y  | N  | N  | Y  | N  | N  |
|   rob_div_reg_reg   | Flip-flop |   4   |  Y  | Y  | N  | N  | Y  | N  | N  |
|   pd_div_reg_reg    | Flip-flop |   6   |  Y  | Y  | N  | N  | Y  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine execute line 115 in file
		'/srv/tmp/c48772b1-f2a2-42f1-9786-660cc5780515/dut/synth/../hdl/execute.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      divs_reg       | Flip-flop |  13   |  Y  | Y  | N  | N  | Y  | N  | N  |
|      mul_1_reg      | Flip-flop |   1   |  N  | N  | N  | N  | Y  | N  | N  |
|      mul_2_reg      | Flip-flop |   1   |  N  | N  | N  | N  | Y  | N  | N  |
|      mul_3_reg      | Flip-flop |   1   |  N  | N  | N  | N  | Y  | N  | N  |
|      mul_4_reg      | Flip-flop |   1   |  N  | N  | N  | N  | Y  | N  | N  |
===============================================================================
Presto compilation completed successfully. (execute)
Information: Building the design 'reservation_station'. (HDL-193)

Inferred memory devices in process
	in routine reservation_station line 108 in file
		'/srv/tmp/c48772b1-f2a2-42f1-9786-660cc5780515/dut/synth/../hdl/reservation_station.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
| regf_we_div_reg_reg | Flip-flop |   1   |  N  | N  | N  | N  | Y  | N  | N  |
| regf_we_mul_reg_reg | Flip-flop |   1   |  N  | N  | N  | N  | Y  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine reservation_station line 192 in file
		'/srv/tmp/c48772b1-f2a2-42f1-9786-660cc5780515/dut/synth/../hdl/reservation_station.sv'.
============================================================================================
|          Register Name           |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
============================================================================================
|      cdb_ps_id_add_reg_reg       | Flip-flop |   6   |  Y  | Y  | N  | N  | N  | N  | N  |
|    cdb_ps_id_multiply_reg_reg    | Flip-flop |   6   |  Y  | Y  | N  | N  | N  | N  | N  |
|     cdb_ps_id_divide_reg_reg     | Flip-flop |   6   |  Y  | Y  | N  | N  | N  | N  | N  |
|     cdb_ps_id_branch_reg_reg     | Flip-flop |   6   |  Y  | Y  | N  | N  | N  | N  | N  |
|      cdb_ps_id_mem_reg_reg       | Flip-flop |   6   |  Y  | Y  | N  | N  | N  | N  | N  |
|   mem_reservation_station_reg    | Flip-flop | 1160  |  Y  | Y  | N  | N  | Y  | N  | N  |
|   add_reservation_station_reg    | Flip-flop | 1144  |  Y  | Y  | N  | N  | Y  | N  | N  |
| multiply_reservation_station_reg | Flip-flop |  572  |  Y  | Y  | N  | N  | Y  | N  | N  |
|  divide_reservation_station_reg  | Flip-flop |  572  |  Y  | Y  | N  | N  | Y  | N  | N  |
|  branch_reservation_station_reg  | Flip-flop | 1144  |  Y  | Y  | N  | N  | Y  | N  | N  |
============================================================================================
Presto compilation completed successfully. (reservation_station)
Information: Building the design 'stage_1'. (HDL-193)
Presto compilation completed successfully. (stage_1)
Information: Building the design 'stage_2'. (HDL-193)
Statistics for MUX_OPs
======================================================
| block name/line  | Inputs | Outputs | # sel inputs |
======================================================
|   stage_2/114    |   4    |    2    |      2       |
|   stage_2/116    |   4    |   23    |      2       |
|   stage_2/118    |   4    |   256   |      2       |
======================================================
Presto compilation completed successfully. (stage_2)
Information: Building the design 'valid_array'. (HDL-193)

Inferred memory devices in process
	in routine valid_array line 24 in file
		'/srv/tmp/c48772b1-f2a2-42f1-9786-660cc5780515/dut/synth/../hdl/valid_array.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    din0_reg_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|    web0_reg_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | Y  | N  |
|    addr0_reg_reg    | Flip-flop |   4   |  Y  | Y  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine valid_array line 38 in file
		'/srv/tmp/c48772b1-f2a2-42f1-9786-660cc5780515/dut/synth/../hdl/valid_array.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
| internal_array_reg  | Flip-flop |  16   |  Y  | Y  | N  | N  | Y  | N  | N  |
===============================================================================
Statistics for MUX_OPs
======================================================
| block name/line  | Inputs | Outputs | # sel inputs |
======================================================
|  valid_array/51  |   16   |    1    |      4       |
======================================================
Presto compilation completed successfully. (valid_array)
Information: Building the design 'lru_array'. (HDL-193)

Inferred memory devices in process
	in routine lru_array line 33 in file
		'/srv/tmp/c48772b1-f2a2-42f1-9786-660cc5780515/dut/synth/../hdl/lru_array.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    din1_reg_reg     | Flip-flop |   3   |  Y  | Y  | N  | N  | N  | N  | N  |
|    web0_reg_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | Y  | N  |
|    addr0_reg_reg    | Flip-flop |   4   |  Y  | Y  | N  | N  | N  | N  | N  |
|    din0_reg_reg     | Flip-flop |   3   |  Y  | Y  | N  | N  | N  | N  | N  |
|    web1_reg_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | Y  | N  |
|    addr1_reg_reg    | Flip-flop |   4   |  Y  | Y  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine lru_array line 55 in file
		'/srv/tmp/c48772b1-f2a2-42f1-9786-660cc5780515/dut/synth/../hdl/lru_array.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
| internal_array_reg  | Flip-flop |  48   |  Y  | Y  | N  | N  | Y  | N  | N  |
===============================================================================
Statistics for MUX_OPs
======================================================
| block name/line  | Inputs | Outputs | # sel inputs |
======================================================
|   lru_array/71   |   16   |    3    |      4       |
|   lru_array/72   |   16   |    3    |      4       |
======================================================
Presto compilation completed successfully. (lru_array)
Information: Building the design 'fu_add'. (HDL-193)

Statistics for case statements in always block at line 34 in file
	'/srv/tmp/c48772b1-f2a2-42f1-9786-660cc5780515/dut/synth/../hdl/fu_add.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            35            |    user/user     |
===============================================

Statistics for case statements in always block at line 48 in file
	'/srv/tmp/c48772b1-f2a2-42f1-9786-660cc5780515/dut/synth/../hdl/fu_add.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            49            |    user/user     |
===============================================

Statistics for case statements in always block at line 60 in file
	'/srv/tmp/c48772b1-f2a2-42f1-9786-660cc5780515/dut/synth/../hdl/fu_add.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            71            |    user/user     |
|            75            |    user/user     |
|           101            |    user/user     |
===============================================
Presto compilation completed successfully. (fu_add)
Information: Building the design 'fu_mult'. (HDL-193)

Statistics for case statements in always block at line 62 in file
	'/srv/tmp/c48772b1-f2a2-42f1-9786-660cc5780515/dut/synth/../hdl/fu_mult.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            76            |    user/user     |
|           110            |    user/user     |
===============================================

Inferred memory devices in process
	in routine fu_mult line 46 in file
		'/srv/tmp/c48772b1-f2a2-42f1-9786-660cc5780515/dut/synth/../hdl/fu_mult.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      flush_reg      | Flip-flop |   1   |  N  | N  | N  | N  | Y  | N  | N  |
|  complete_prev_reg  | Flip-flop |   1   |  N  | N  | N  | N  | Y  | N  | N  |
| decode_info_reg_reg | Flip-flop |   3   |  Y  | Y  | N  | N  | Y  | N  | N  |
===============================================================================
Presto compilation completed successfully. (fu_mult)
Information: Building the design 'fu_div_rem'. (HDL-193)

Statistics for case statements in always block at line 69 in file
	'/srv/tmp/c48772b1-f2a2-42f1-9786-660cc5780515/dut/synth/../hdl/fu_div_rem.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            83            |    user/user     |
|           117            |    user/user     |
===============================================

Inferred memory devices in process
	in routine fu_div_rem line 32 in file
		'/srv/tmp/c48772b1-f2a2-42f1-9786-660cc5780515/dut/synth/../hdl/fu_div_rem.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      flush_reg      | Flip-flop |   1   |  N  | N  | N  | N  | Y  | N  | N  |
|  complete_prev_reg  | Flip-flop |   1   |  N  | N  | N  | N  | Y  | N  | N  |
| decode_info_reg_reg | Flip-flop |   3   |  Y  | Y  | N  | N  | Y  | N  | N  |
===============================================================================
Presto compilation completed successfully. (fu_div_rem)
Information: Building the design 'fu_br'. (HDL-193)

Statistics for case statements in always block at line 35 in file
	'/srv/tmp/c48772b1-f2a2-42f1-9786-660cc5780515/dut/synth/../hdl/fu_br.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            36            |    user/user     |
===============================================

Statistics for case statements in always block at line 47 in file
	'/srv/tmp/c48772b1-f2a2-42f1-9786-660cc5780515/dut/synth/../hdl/fu_br.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            59            |    user/user     |
===============================================
Presto compilation completed successfully. (fu_br)
Information: Building the design 'fu_mem'. (HDL-193)
Presto compilation completed successfully. (fu_mem)
1
current_design $design_toplevel
Current design is 'cpu'.
{cpu}
change_names -rules verilog -hierarchy
1
check_design
 
****************************************
check_design summary:
Version:     R-2020.09-SP4
Date:        Tue Dec  3 20:14:36 2024
****************************************

                   Name                                            Total
--------------------------------------------------------------------------------
No issues found.
--------------------------------------------------------------------------------

1
set_wire_load_model -name "5K_hvratio_1_1"
1
set_wire_load_mode enclosed
1
source constraints.sdc
1
link

  Linking design 'cpu'
  Using the following designs and libraries:
  --------------------------------------------------------------------------
  * (23 designs)              /srv/tmp/c48772b1-f2a2-42f1-9786-660cc5780515/dut/synth/cpu.db, etc
  NangateOpenCellLibrary (library)
                              /srv/ece411ag/freepdk-45nm/stdcells.db
  dw_foundation.sldb (library)
                              /srv/software/Synopsys-2021_x86_64/syn/R-2020.09-SP4/libraries/syn/dw_foundation.sldb
  mp_cache_data_array_TT_1p0V_25C_lib (library)
                              /srv/tmp/c48772b1-f2a2-42f1-9786-660cc5780515/dut/sram/output/mp_cache_data_array/mp_cache_data_array_TT_1p0V_25C_lib.db
  mp_cache_tag_array_TT_1p0V_25C_lib (library)
                              /srv/tmp/c48772b1-f2a2-42f1-9786-660cc5780515/dut/sram/output/mp_cache_tag_array/mp_cache_tag_array_TT_1p0V_25C_lib.db

1
eval [getenv ECE411_COMPILE_CMD]
Information: Performing power optimization. (PWR-850)
Alib files are up-to-date.
Information: Running optimization using a maximum of 3 cores. (OPT-1500)
Information: Evaluating DesignWare library utilization. (UISN-27)

============================================================================
| DesignWare Building Block Library  |         Version         | Available |
============================================================================
| Basic DW Building Blocks           | R-2020.09-DWBB_202009.4 |     *     |
| Licensed DW Building Blocks        | R-2020.09-DWBB_202009.4 |     *     |
============================================================================

Information: Sequential output inversion is enabled.  SVF file must be used for formal verification. (OPT-1208)
Information: Retiming is enabled. SVF file must be used for formal verification. (OPT-1210)


Information: Uniquified 2 instances of design 'cache'. (OPT-1056)
Information: Uniquified 2 instances of design 'queue_DATA_WIDTH32_QUEUE_DEPTH32'. (OPT-1056)
Information: Uniquified 2 instances of design 'stage_1'. (OPT-1056)
Information: Uniquified 2 instances of design 'stage_2'. (OPT-1056)
Information: Uniquified 8 instances of design 'valid_array'. (OPT-1056)
Information: Uniquified 2 instances of design 'lru_array'. (OPT-1056)
  Simplifying Design 'cpu'
Information: Performing clock-gating with positive edge logic: 'integrated' and negative edge logic: 'or'. (PWR-1047)
Information: propagating constant for register pc_reg_31_
Information: propagating constant for register pc_reg_30_
Information: propagating constant for register pc_reg_29_
Information: propagating constant for register pc_reg_28_
Information: propagating constant for register pc_reg_27_
Information: propagating constant for register pc_reg_26_
Information: propagating constant for register pc_reg_25_
Information: propagating constant for register pc_reg_24_
Information: propagating constant for register pc_reg_23_
Information: propagating constant for register pc_reg_22_
Information: propagating constant for register pc_reg_21_
Information: propagating constant for register pc_reg_20_
Information: propagating constant for register pc_reg_19_
Information: propagating constant for register pc_reg_18_
Information: propagating constant for register pc_reg_17_
Information: propagating constant for register pc_reg_16_
Information: propagating constant for register pc_reg_15_
Information: propagating constant for register pc_reg_14_
Information: propagating constant for register pc_reg_13_
Information: propagating constant for register pc_reg_12_
Information: propagating constant for register pc_reg_11_
Information: propagating constant for register pc_reg_10_
Information: propagating constant for register pc_reg_9_
Information: propagating constant for register pc_reg_8_
Information: propagating constant for register pc_reg_7_
Information: propagating constant for register pc_reg_6_
Information: propagating constant for register pc_reg_5_
Information: propagating constant for register pc_reg_4_
Information: propagating constant for register pc_reg_3_
Information: propagating constant for register pc_reg_2_
Information: propagating constant for register pc_reg_1_
Information: propagating constant for register pc_reg_0_
Information: propagating constant for register rob_i/tail_reg_reg_4_
Information: propagating constant for register rob_i/head_reg_reg_4_
Information: propagating constant for register memory_queue_i/tail_reg_reg_4_
Information: propagating constant for register memory_queue_i/head_reg_reg_4_
Information: propagating constant for register cache_d/lru_array/din1_reg_reg_2_
Information: propagating constant for register cache_d/lru_array/din1_reg_reg_1_
Information: propagating constant for register cache_d/lru_array/din1_reg_reg_0_
Information: propagating constant for register cache_d/lru_array/addr0_reg_reg_3_
Information: propagating constant for register cache_d/lru_array/addr0_reg_reg_2_
Information: propagating constant for register cache_d/lru_array/addr0_reg_reg_1_
Information: propagating constant for register cache_d/lru_array/addr0_reg_reg_0_
Information: propagating constant for register cache_d/lru_array/din0_reg_reg_2_
Information: propagating constant for register cache_d/lru_array/din0_reg_reg_1_
Information: propagating constant for register cache_d/lru_array/din0_reg_reg_0_
Information: propagating constant for register cache_d/lru_array/addr1_reg_reg_3_
Information: propagating constant for register cache_d/lru_array/addr1_reg_reg_2_
Information: propagating constant for register cache_d/lru_array/addr1_reg_reg_1_
Information: propagating constant for register cache_d/lru_array/addr1_reg_reg_0_
Information: propagating constant for register cache_d/arrays_3__valid_array/din0_reg_reg_0_
Information: propagating constant for register cache_d/arrays_3__valid_array/web0_reg_reg
Information: propagating constant for register cache_d/arrays_3__valid_array/addr0_reg_reg_3_
Information: propagating constant for register cache_d/arrays_3__valid_array/addr0_reg_reg_2_
Information: propagating constant for register cache_d/arrays_3__valid_array/addr0_reg_reg_1_
Information: propagating constant for register cache_d/arrays_3__valid_array/addr0_reg_reg_0_
Information: propagating constant for register cache_i/arrays_3__valid_array/din0_reg_reg_0_
Information: propagating constant for register cache_i/arrays_3__valid_array/web0_reg_reg
Information: propagating constant for register cache_i/arrays_3__valid_array/addr0_reg_reg_3_
Information: propagating constant for register cache_i/arrays_3__valid_array/addr0_reg_reg_2_
Information: propagating constant for register cache_i/arrays_3__valid_array/addr0_reg_reg_1_
Information: propagating constant for register cache_i/arrays_3__valid_array/addr0_reg_reg_0_

Loaded alib file '/srv/ece411ag/freepdk-45nm/alib/alib-52/stdcells.db.alib'
Information: State dependent leakage is now switched from on to off.

  Beginning Pass 1 Mapping
  ------------------------
......
  Processing 'rob'
Information: Added key list 'DesignWare' to design 'rob'. (DDB-72)
 Implement Synthetic for 'rob'.
  Processing 'reservation_station'
Information: Added key list 'DesignWare' to design 'reservation_station'. (DDB-72)
  Processing 'memory_queue'
Information: Added key list 'DesignWare' to design 'memory_queue'. (DDB-72)
 Implement Synthetic for 'memory_queue'.
  Processing 'phys_regfile'
Information: Added key list 'DesignWare' to design 'phys_regfile'. (DDB-72)
  Processing 'stage_1_0'
  Processing 'stage_1_1'
  Processing 'queue_DATA_WIDTH32_QUEUE_DEPTH32_1'
Information: Added key list 'DesignWare' to design 'queue_DATA_WIDTH32_QUEUE_DEPTH32_1'. (DDB-72)
 Implement Synthetic for 'queue_DATA_WIDTH32_QUEUE_DEPTH32_1'.
  Processing 'queue_DATA_WIDTH32_QUEUE_DEPTH32_0'
Information: Added key list 'DesignWare' to design 'queue_DATA_WIDTH32_QUEUE_DEPTH32_0'. (DDB-72)
 Implement Synthetic for 'queue_DATA_WIDTH32_QUEUE_DEPTH32_0'.
  Processing 'cache_arbiter'
  Processing 'cpu'
 Implement Synthetic for 'cpu'.
  Processing 'stage_2_0'
Information: Added key list 'DesignWare' to design 'stage_2_0'. (DDB-72)
  Processing 'cacheline_adapter'
Information: Added key list 'DesignWare' to design 'cacheline_adapter'. (DDB-72)
  Processing 'rat'
Information: Added key list 'DesignWare' to design 'rat'. (DDB-72)
  Processing 'cache_0'
  Processing 'cache_1'
  Processing 'stage_2_1'
Information: Added key list 'DesignWare' to design 'stage_2_1'. (DDB-72)
  Processing 'free_list'
Information: Added key list 'DesignWare' to design 'free_list'. (DDB-72)
 Implement Synthetic for 'free_list'.
  Processing 'fu_add'
Information: Added key list 'DesignWare' to design 'fu_add'. (DDB-72)
 Implement Synthetic for 'fu_add'.
  Processing 'lru_array_0'
Information: Added key list 'DesignWare' to design 'lru_array_0'. (DDB-72)
  Processing 'fu_mem'
 Implement Synthetic for 'fu_mem'.
  Processing 'rrat'
  Processing 'fu_div_rem'
 Implement Synthetic for 'fu_div_rem'.
Information: Performing clock-gating on design fu_div_rem_DW_div_seq_J19_0. (PWR-730)
  Processing 'fu_div_rem_DW_div_seq_J19_0'
  Processing 'fu_div_rem_DW01_absval_J19_0'
Information: Performing clock-gating on design fu_div_rem_DW_cntr_scnto_J19_0. (PWR-730)
  Processing 'fu_div_rem_DW_cntr_scnto_J19_0'
  Processing 'SNPS_CLOCK_GATE_HIGH_reservation_station_0'
  Mapping integrated clock gating circuitry
  Processing 'SNPS_CLOCK_GATE_HIGH_execute_0'
  Mapping integrated clock gating circuitry
  Processing 'SNPS_CLOCK_GATE_HIGH_fu_div_rem'
  Mapping integrated clock gating circuitry
  Processing 'SNPS_CLOCK_GATE_HIGH_fu_mult'
  Mapping integrated clock gating circuitry
  Processing 'SNPS_CLOCK_GATE_HIGH_phys_regfile_0'
  Mapping integrated clock gating circuitry
  Processing 'SNPS_CLOCK_GATE_HIGH_free_list_0'
  Mapping integrated clock gating circuitry
  Processing 'SNPS_CLOCK_GATE_HIGH_rrat_0'
  Mapping integrated clock gating circuitry
  Processing 'SNPS_CLOCK_GATE_HIGH_rat_0'
  Mapping integrated clock gating circuitry
  Processing 'SNPS_CLOCK_GATE_HIGH_queue_DATA_WIDTH32_QUEUE_DEPTH32_1_0'
  Mapping integrated clock gating circuitry
  Processing 'SNPS_CLOCK_GATE_HIGH_cache_arbiter_0'
  Mapping integrated clock gating circuitry
  Processing 'SNPS_CLOCK_GATE_HIGH_lru_array_0_0'
  Mapping integrated clock gating circuitry
  Processing 'SNPS_CLOCK_GATE_HIGH_valid_array_4_0'
  Mapping integrated clock gating circuitry
  Processing 'fu_br'
Information: Added key list 'DesignWare' to design 'fu_br'. (DDB-72)
 Implement Synthetic for 'fu_br'.
  Processing 'rename_dispatch'
 Implement Synthetic for 'rename_dispatch'.
  Processing 'valid_array_0'
  Processing 'valid_array_4'
  Processing 'SNPS_CLOCK_GATE_HIGH_rob_0'
  Mapping integrated clock gating circuitry
  Processing 'SNPS_CLOCK_GATE_HIGH_queue_DATA_WIDTH32_QUEUE_DEPTH32_0_0'
  Mapping integrated clock gating circuitry
  Processing 'SNPS_CLOCK_GATE_HIGH_cacheline_adapter_0'
  Mapping integrated clock gating circuitry
  Processing 'SNPS_CLOCK_GATE_HIGH_memory_queue_0'
  Mapping integrated clock gating circuitry
  Processing 'SNPS_CLOCK_GATE_HIGH_valid_array_0_0'
  Mapping integrated clock gating circuitry
  Processing 'execute'
  Processing 'fu_mult'
 Implement Synthetic for 'fu_mult'.
Information: Performing clock-gating on design fu_mult_DW_mult_seq_J21_0. (PWR-730)
  Processing 'fu_mult_DW_mult_seq_J21_0'
Information: Performing clock-gating on design fu_mult_DW_cntr_scnto_J21_0. (PWR-730)
  Processing 'fu_mult_DW_cntr_scnto_J21_0'
Information: Added key list 'DesignWare' to design 'fu_mult'. (DDB-72)

  Updating timing information
Information: Updating design information... (UID-85)
Information: Performing clock-gating on design phys_regfile. (PWR-730)
Information: Performing clock-gating on design cache_1. (PWR-730)
Information: Performing clock-gating on design cache_0. (PWR-730)
Information: Performing clock-gating on design cpu. (PWR-730)
Information: Performing clock-gating on design rat. (PWR-730)
Information: Performing clock-gating on design valid_array_5. (PWR-730)
Information: Performing clock-gating on design valid_array_2. (PWR-730)
Information: Performing clock-gating on design fu_div_rem. (PWR-730)
Information: Performing clock-gating on design reservation_station. (PWR-730)
Information: Performing clock-gating on design valid_array_6. (PWR-730)
Information: Performing clock-gating on design cacheline_adapter. (PWR-730)
Information: Performing clock-gating on design rename_dispatch. (PWR-730)
Information: Performing clock-gating on design execute. (PWR-730)
Information: Performing clock-gating on design fu_div_rem_DW_div_seq_J19_0. (PWR-730)
Information: Performing clock-gating on design valid_array_3. (PWR-730)
Information: Performing clock-gating on design valid_array_4. (PWR-730)
Information: Performing clock-gating on design valid_array_1. (PWR-730)
Information: Performing clock-gating on design rob. (PWR-730)
Information: Performing clock-gating on design lru_array_1. (PWR-730)
Information: Performing clock-gating on design lru_array_0. (PWR-730)
Information: Performing clock-gating on design valid_array_7. (PWR-730)
Information: Performing clock-gating on design fu_mult. (PWR-730)
Information: Performing clock-gating on design valid_array_0. (PWR-730)
Information: Performing clock-gating on design memory_queue. (PWR-730)
Information: Performing clock-gating on design cache_arbiter. (PWR-730)
Information: Performing clock-gating on design queue_DATA_WIDTH32_QUEUE_DEPTH32_1. (PWR-730)
Information: Performing clock-gating on design queue_DATA_WIDTH32_QUEUE_DEPTH32_0. (PWR-730)
Information: Performing clock-gating on design rrat. (PWR-730)
Information: Performing clock-gating on design free_list. (PWR-730)
Information: Converting capacitance units for library 'mp_cache_data_array_TT_1p0V_25C_lib' since those in library 'NangateOpenCellLibrary' differ. (TIM-106)
Information: Converting capacitance units for library 'mp_cache_tag_array_TT_1p0V_25C_lib' since those in library 'NangateOpenCellLibrary' differ. (TIM-106)
Information: Complementing port 'bmem_ready' in design 'cache_arbiter'.
	 The new name of the port is 'bmem_ready_BAR'. (OPT-319)
Information: Complementing port 'regf_we_mem' in design 'rat'.
	 The new name of the port is 'regf_we_mem_BAR'. (OPT-319)
Information: Complementing port 'mem_cdb_valid' in design 'rob'.
	 The new name of the port is 'mem_cdb_valid_BAR'. (OPT-319)
Information: Complementing port 'regf_we_mem' in design 'phys_regfile'.
	 The new name of the port is 'regf_we_mem_BAR'. (OPT-319)
Information: Complementing port 'regf_we_mem' in design 'reservation_station'.
	 The new name of the port is 'regf_we_mem_BAR'. (OPT-319)
Information: Complementing port 'cdb_mem[233]' in design 'memory_queue'.
	 The new name of the port is 'cdb_mem[233]_BAR'. (OPT-319)
Information: Complementing port 'regf_we_dispatch' in design 'rat'.
	 The new name of the port is 'regf_we_dispatch_BAR'. (OPT-319)
Information: Complementing port 'enqueue_valid' in design 'rob'.
	 The new name of the port is 'enqueue_valid_BAR'. (OPT-319)
Information: Complementing port 'dispatch_valid' in design 'reservation_station'.
	 The new name of the port is 'dispatch_valid_BAR'. (OPT-319)
Information: Complementing port 'dequeue_in' in design 'queue_DATA_WIDTH32_QUEUE_DEPTH32_1'.
	 The new name of the port is 'dequeue_in_BAR'. (OPT-319)
Information: Complementing port 'dequeue_in' in design 'queue_DATA_WIDTH32_QUEUE_DEPTH32_0'.
	 The new name of the port is 'dequeue_in_BAR'. (OPT-319)
Information: Complementing port 'dequeue' in design 'rename_dispatch'.
	 The new name of the port is 'dequeue_BAR'. (OPT-319)
Information: Complementing port 'regf_we' in design 'rename_dispatch'.
	 The new name of the port is 'regf_we_BAR'. (OPT-319)
Information: Complementing port 'dispatch_regf_we' in design 'rename_dispatch'.
	 The new name of the port is 'dispatch_regf_we_BAR'. (OPT-319)
Information: Complementing port 'regf_we' in design 'rob'.
	 The new name of the port is 'regf_we_BAR'. (OPT-319)
Information: Complementing port 'tag_in[95]' in design 'stage_1_1'.
	 The new name of the port is 'tag_in[95]_BAR'. (OPT-319)
Information: Complementing port 'tag_in[71]' in design 'stage_1_1'.
	 The new name of the port is 'tag_in[71]_BAR'. (OPT-319)
Information: Complementing port 'tag_in[47]' in design 'stage_1_1'.
	 The new name of the port is 'tag_in[47]_BAR'. (OPT-319)
Information: Complementing port 'tag_in[23]' in design 'stage_1_1'.
	 The new name of the port is 'tag_in[23]_BAR'. (OPT-319)
Information: Complementing port 'dirty_halt' in design 'stage_1_1'.
	 The new name of the port is 'dirty_halt_BAR'. (OPT-319)
Information: Complementing port 'dirty_halt' in design 'stage_2_1'.
	 The new name of the port is 'dirty_halt_BAR'. (OPT-319)

                                  TOTAL                                                            
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE   MIN DELAY 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER      COST    
  --------- --------- --------- --------- --------- ------------------------- --------- -----------
    0:02:21  304023.1  13694.39 102757616.0 16665564.6                           4547322.5000      0.00  
    0:02:21  304023.1  13694.39 102757616.0 16665564.6                           4547322.5000      0.00  
Information: Complementing port 'tag_in[95]' in design 'stage_1_0'.
	 The new name of the port is 'tag_in[95]_BAR'. (OPT-319)
Information: Complementing port 'tag_in[71]' in design 'stage_1_0'.
	 The new name of the port is 'tag_in[71]_BAR'. (OPT-319)
Information: Complementing port 'tag_in[47]' in design 'stage_1_0'.
	 The new name of the port is 'tag_in[47]_BAR'. (OPT-319)
Information: Complementing port 'tag_in[23]' in design 'stage_1_0'.
	 The new name of the port is 'tag_in[23]_BAR'. (OPT-319)
Information: Complementing port 'dirty_halt' in design 'stage_1_0'.
	 The new name of the port is 'dirty_halt_BAR'. (OPT-319)
Information: Complementing port 'dirty_halt' in design 'stage_2_0'.
	 The new name of the port is 'dirty_halt_BAR'. (OPT-319)
    0:02:23  304035.1  13694.39 102757616.0 16665567.3                           4547767.5000      0.00  

  Beginning Mapping Optimizations  (Ultra High effort)
  -------------------------------
Information: Updating design information... (UID-85)
.
  Building model 'DW01_NAND2'
  Building model 'DW_and_tree_width5'
  Building model 'DW_cntr_scnto_width5_count_to12_rst_mode0_dcod_mode0'
Information: Performing clock-gating on design fu_div_rem_DW_div_seq_0. (PWR-730)
    0:03:21  293803.1      1.86    3061.0 6699886.4                           4334727.0000      0.00  
  Structuring 'fu_div_rem_DW_div_seq_0'
  Mapping 'fu_div_rem_DW_div_seq_0'
Information: Performing clock-gating on design DW_cntr_scnto_width5_count_to12_rst_mode0_dcod_mode0. (PWR-730)
  Structuring 'DW_cntr_scnto_width5_count_to12_rst_mode0_dcod_mode0'
  Mapping 'DW_cntr_scnto_width5_count_to12_rst_mode0_dcod_mode0'
  Building model 'DW_cntr_scnto_width5_count_to12_rst_mode0_dcod_mode0'
Information: Performing clock-gating on design fu_div_rem_DW_div_seq_1. (PWR-730)
  Structuring 'fu_div_rem_DW_div_seq_1'
  Mapping 'fu_div_rem_DW_div_seq_1'
Information: Performing clock-gating on design DW_cntr_scnto_width5_count_to12_rst_mode0_dcod_mode0. (PWR-730)
  Structuring 'DW_cntr_scnto_width5_count_to12_rst_mode0_dcod_mode0'
  Mapping 'DW_cntr_scnto_width5_count_to12_rst_mode0_dcod_mode0'
  Mapping Optimization (Phase 1)
Information: Added key list 'DesignWare' to design 'rename_dispatch'. (DDB-72)
Information: Added key list 'DesignWare' to design 'fu_div_rem'. (DDB-72)

                                  TOTAL                                                            
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE   MIN DELAY 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER      COST    
  --------- --------- --------- --------- --------- ------------------------- --------- -----------
    0:05:15  392150.2      7.14   53805.2   12872.2                           11268967.0000      0.00  
    0:05:19  391068.1      7.49   60309.8   13521.3                           11221875.0000      0.00  

  Beginning Constant Register Removal
  -----------------------------------
    0:05:33  391073.2      7.18   53868.3   13381.2                           11221865.0000      0.00  

  Beginning Global Optimizations
  ------------------------------
  Numerical Synthesis (Phase 1)
  Numerical Synthesis (Phase 2)
  Global Optimization (Phase 1)
  Global Optimization (Phase 2)
  Global Optimization (Phase 3)
  Global Optimization (Phase 4)
  Global Optimization (Phase 5)
  Global Optimization (Phase 6)
  Global Optimization (Phase 7)
  Global Optimization (Phase 8)
  Global Optimization (Phase 9)
  Global Optimization (Phase 10)
  Global Optimization (Phase 11)
  Global Optimization (Phase 12)
  Global Optimization (Phase 13)
  Global Optimization (Phase 14)
  Global Optimization (Phase 15)
  Global Optimization (Phase 16)
  Global Optimization (Phase 17)
  Global Optimization (Phase 18)
  Global Optimization (Phase 19)
  Global Optimization (Phase 20)
  Global Optimization (Phase 21)
  Global Optimization (Phase 22)
  Global Optimization (Phase 23)
  Global Optimization (Phase 24)
  Global Optimization (Phase 25)
  Global Optimization (Phase 26)
  Global Optimization (Phase 27)
  Global Optimization (Phase 28)
  Global Optimization (Phase 29)
  Global Optimization (Phase 30)
  Global Optimization (Phase 31)
  Global Optimization (Phase 32)
  Selecting critical implementations
  Mapping 'fu_div_rem_DW01_add_0'
  Mapping 'fu_div_rem_DW01_add_1'
  Mapping 'fu_div_rem_DW01_add_2'
  Mapping 'fu_div_rem_DW01_add_3'
  Mapping 'fu_br_DP_OP_50J20_122_7443_0'
  Mapping 'fu_add_DP_OP_75J18_122_1547_0'
  Mapping 'fu_div_rem_DW01_add_4'
  Mapping 'fu_div_rem_DW01_add_5'
  Mapping 'fu_mult_DW01_add_0'
  Mapping 'fu_mult_DW01_add_1'
  Mapping 'fu_mem_DW01_add_0'
  Mapping 'fu_mem_DW01_add_1'
  Mapping 'fu_br_DW_cmp_0'
  Mapping 'fu_br_DW_cmp_1'
  Mapping 'fu_br_DP_OP_50J20_122_7443_1'
Information: Added key list 'DesignWare' to design 'cpu'. (DDB-72)
Information: Added key list 'DesignWare' to design 'fu_mem'. (DDB-72)

  Beginning Isolate Ports
  -----------------------

  Beginning Delay Optimization
  ----------------------------
    0:06:19  243643.0      2.20   12443.9    9641.6                           3770159.2500      0.00  
    0:06:33  243677.5      0.60    2659.1    9401.8                           3770161.5000      0.00  
    0:06:33  243677.5      0.60    2659.1    9401.8                           3770161.5000      0.00  
    0:06:37  243692.2      0.65    2899.0    9401.8                           3771224.5000      0.00  
    0:06:48  243428.6      0.66    2991.9    9485.4                           3763069.7500      0.00  
    0:06:53  243061.5      0.65    2981.8    9401.8                           3752998.5000      0.00  

  Beginning WLM Backend Optimization
  --------------------------------------
    0:07:08  242521.0      0.64    2300.7    9359.7                           3718575.7500      0.00  
    0:07:12  241916.3      0.64    2231.3    9289.0                           3682785.5000      0.00  
    0:07:15  241220.5      0.61    2122.0    9261.2                           3651399.2500      0.00  
    0:07:19  240623.9      0.61    1920.1    9261.1                           3627521.0000      0.00  
    0:07:23  239734.3      0.60    2044.1    9243.6                           3591438.2500      0.00  
    0:07:26  239200.0      0.60    2044.4    9241.2                           3571090.5000      0.00  
    0:07:29  238981.8      0.60    1955.2    9222.8                           3562555.7500      0.00  
    0:07:33  238668.2      0.55    1645.5    9163.2                           3548414.5000      0.00  
    0:07:34  238597.2      0.55    1623.5    9090.7                           3545153.7500      0.00  
    0:07:34  238597.2      0.55    1623.5    9090.7                           3545153.7500      0.00  
    0:07:41  235636.4      0.55    1535.5    8926.1                           3342658.5000      0.00  
    0:07:41  235636.4      0.55    1535.5    8926.1                           3342658.5000      0.00  
    0:07:52  236272.6      0.46    1347.0    8937.1                           3365658.0000      0.00  
    0:07:52  236272.6      0.46    1347.0    8937.1                           3365658.0000      0.00  
    0:07:52  236256.7      0.44    1306.0    8904.7                           3365549.2500      0.00  
    0:07:52  236256.7      0.44    1306.0    8904.7                           3365549.2500      0.00  
    0:07:53  236264.9      0.44    1287.0    8904.7                           3365743.0000      0.00  
    0:07:53  236264.9      0.44    1287.0    8904.7                           3365743.0000      0.00  
    0:07:59  236241.8      0.40    1092.9    8887.8                           3364346.0000      0.00  
    0:07:59  236241.8      0.40    1092.9    8887.8                           3364346.0000      0.00  
    0:07:59  236241.8      0.40    1092.9    8887.8                           3364346.0000      0.00  
    0:07:59  236241.8      0.40    1092.9    8887.8                           3364346.0000      0.00  
    0:07:59  236241.8      0.40    1092.9    8887.8                           3364346.0000      0.00  
    0:07:59  236241.8      0.40    1092.9    8887.8                           3364346.0000      0.00  
    0:08:00  236241.8      0.40    1092.9    8887.8                           3364346.0000      0.00  
    0:08:00  236241.8      0.40    1092.9    8887.8                           3364346.0000      0.00  
    0:08:00  236241.8      0.40    1092.9    8887.8                           3364346.0000      0.00  
    0:08:00  236241.8      0.40    1092.9    8887.8                           3364346.0000      0.00  
    0:08:00  236241.8      0.40    1092.9    8887.8                           3364346.0000      0.00  


  Beginning Design Rule Fixing  (max_transition)  (max_fanout)  (max_capacitance)
  ----------------------------

                                  TOTAL                                                            
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE   MIN DELAY 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER      COST    
  --------- --------- --------- --------- --------- ------------------------- --------- -----------
    0:08:00  236241.8      0.40    1092.9    8887.8                           3364346.0000      0.00  
  Global Optimization (Phase 33)
  Global Optimization (Phase 34)
  Global Optimization (Phase 35)
    0:08:03  236561.0      0.40    1092.2    7317.9 cache_d/stage_1_i/net705502 3374435.7500      0.00  
    0:08:06  236608.3      0.38     908.4    7261.4 rob_i/mem_reg_13__pc_branch__29_/SE 3374288.2500      0.00  
    0:08:09  236556.7      0.35     783.0    7261.0 rob_i/mem_reg_9__pc_branch__30_/SE 3371620.7500      0.00  
    0:08:11  236500.6      0.34     722.9    7261.0 rob_i/mem_reg_15__pc_branch__21_/SE 3368235.2500      0.00  
    0:08:14  236514.2      0.32     674.2    7261.0 rob_i/mem_reg_4__pc_branch__21_/SE 3367982.5000      0.00  
    0:08:15  236502.4      0.31     662.3    7261.0 reservation_stations_i/mem_reservation_station_reg_3__ps2_v_/SE 3367310.7500      0.00  
    0:08:17  236487.0      0.31     632.9    7261.0 rob_i/mem_reg_9__pc_branch__30_/SE 3366299.7500      0.00  
    0:08:19  236498.7      0.30     621.8    7261.0 rob_i/mem_reg_4__pc_branch__21_/SE 3366613.7500      0.00  
    0:08:21  236472.9      0.29     595.7    7258.2 reservation_stations_i/mem_reservation_station_reg_3__ps2_v_/SE 3364780.5000      0.00  
    0:08:24  236468.1      0.35     785.8    6919.6 phys_regfile_i/data_reg_31__15_/D 3362947.7500      0.00  
    0:08:25  236476.1      0.29     613.6    6919.6 free_list_i/mem_reg_26__0_/SE 3362900.0000      0.00  
    0:08:27  236472.7      0.28     588.0    6919.6 reservation_stations_i/mem_reservation_station_reg_0__ps2_v_/SE 3362615.5000      0.00  
    0:08:29  236457.8      0.27     583.1    6919.6 rob_i/mem_reg_4__pc_branch__21_/SE 3361380.2500      0.00  
    0:08:31  236449.8      0.27     541.8    6919.6 rob_i/mem_reg_4__pc_branch__21_/SE 3360821.2500      0.00  
    0:08:32  236486.8      0.27     539.7    6635.8 rob_i/mem_reg_4__pc_branch__21_/SE 3361099.5000      0.00  
    0:08:34  236466.0      0.26     527.5    6635.8 rob_i/mem_reg_4__pc_branch__21_/SE 3360144.2500      0.00  
    0:08:35  236473.2      0.26     525.5    6635.8                           3360259.5000      0.00  
    0:08:36  236490.2      0.26     523.7    6637.9                           3361077.2500      0.00  


  Beginning Leakage Power Optimization  (max_leakage_power 0)
  ------------------------------------

                                  TOTAL                                                            
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE   MIN DELAY 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER      COST    
  --------- --------- --------- --------- --------- ------------------------- --------- -----------
    0:08:36  236490.2      0.26     523.7    6637.9                           3361077.2500      0.00  
  Global Optimization (Phase 36)
  Global Optimization (Phase 37)
  Global Optimization (Phase 38)
  Global Optimization (Phase 39)
  Global Optimization (Phase 40)
  Global Optimization (Phase 41)
  Global Optimization (Phase 42)
  Global Optimization (Phase 43)
  Global Optimization (Phase 44)
  Global Optimization (Phase 45)
  Global Optimization (Phase 46)
  Global Optimization (Phase 47)
  Global Optimization (Phase 48)
  Global Optimization (Phase 49)
  Global Optimization (Phase 50)
  Global Optimization (Phase 51)
Information: Complementing port 'global_branch_addr[1]' in design 'rob'.
	 The new name of the port is 'global_branch_addr[1]_BAR'. (OPT-319)
Information: Complementing port 'global_branch_addr[0]' in design 'rob'.
	 The new name of the port is 'global_branch_addr[0]_BAR'. (OPT-319)
Information: Complementing port 'mem_cdb_valid_BAR' in design 'rob'.
	 The new name of the port is 'mem_cdb_valid'. (OPT-319)
Information: Complementing port 'regf_we_mem_BAR' in design 'phys_regfile'.
	 The new name of the port is 'regf_we_mem'. (OPT-319)
Information: Complementing port 'regf_we_mem_BAR' in design 'reservation_station'.
	 The new name of the port is 'regf_we_mem'. (OPT-319)
Information: Complementing port 'regf_we_mem_BAR' in design 'rat'.
	 The new name of the port is 'regf_we_mem'. (OPT-319)
Information: Complementing port 'cdb_mem[233]_BAR' in design 'memory_queue'.
	 The new name of the port is 'cdb_mem[233]'. (OPT-319)
Information: Complementing port 'din0[0]' in design 'valid_array_7'.
	 The new name of the port is 'din0[0]_BAR'. (OPT-319)
Information: Complementing port 'valid_in[0]' in design 'stage_1_1'.
	 The new name of the port is 'valid_in[0]_BAR'. (OPT-319)
Information: Complementing port 'din0[0]' in design 'valid_array_6'.
	 The new name of the port is 'din0[0]_BAR'. (OPT-319)
Information: Complementing port 'valid_in[1]' in design 'stage_1_1'.
	 The new name of the port is 'valid_in[1]_BAR'. (OPT-319)
Information: Complementing port 'din0[0]' in design 'valid_array_5'.
	 The new name of the port is 'din0[0]_BAR'. (OPT-319)
Information: Complementing port 'valid_in[2]' in design 'stage_1_1'.
	 The new name of the port is 'valid_in[2]_BAR'. (OPT-319)
    0:08:57  232839.1      0.30     586.8    6256.4                           3174998.0000      0.00  
Information: Complementing port 'read_halt' in design 'stage_1_0'.
	 The new name of the port is 'read_halt_BAR'. (OPT-319)
Information: Complementing port 'read_halt' in design 'stage_2_0'.
	 The new name of the port is 'read_halt_BAR'. (OPT-319)
Information: Complementing port 'tag_in[95]_BAR' in design 'stage_1_0'.
	 The new name of the port is 'tag_in[95]'. (OPT-319)
Information: Complementing port 'tag_in[71]_BAR' in design 'stage_1_0'.
	 The new name of the port is 'tag_in[71]'. (OPT-319)
Information: Complementing port 'tag_in[47]_BAR' in design 'stage_1_0'.
	 The new name of the port is 'tag_in[47]'. (OPT-319)
Information: Complementing port 'tag_in[23]_BAR' in design 'stage_1_0'.
	 The new name of the port is 'tag_in[23]'. (OPT-319)
    0:09:10  234044.6      0.28     735.2    6256.4 free_list_i/mem_reg_17__1_/SE 3236772.7500      0.00  
    0:09:12  234066.2      0.26     698.6    6256.4 rob_i/mem_reg_9__pc_branch__21_/SE 3237141.0000      0.00  
    0:09:12  234065.6      0.26     698.6    6256.4                           3237091.5000      0.00  
    0:09:14  234132.4      0.26     651.1    6256.4                           3239480.5000      0.00  
    0:09:14  234132.4      0.26     651.1    6256.4                           3239480.5000      0.00  
    0:09:19  233615.8      0.26     551.8    6257.1                           3209245.5000      0.00  
    0:09:19  233615.8      0.26     551.8    6257.1                           3209245.5000      0.00  
    0:09:19  233615.8      0.26     551.8    6257.1                           3209245.5000      0.00  
    0:09:20  233615.8      0.26     551.8    6257.1                           3209245.5000      0.00  
    0:09:20  233617.1      0.26     551.3    6257.1                           3209336.5000      0.00  
    0:09:20  233617.1      0.26     551.3    6257.1                           3209336.5000      0.00  
    0:09:20  233619.3      0.26     551.2    6257.8                           3209397.2500      0.00  
    0:09:20  233619.3      0.26     551.2    6257.8                           3209397.2500      0.00  
    0:09:27  233739.0      0.24     486.9    6257.8                           3215014.0000      0.00  
    0:09:27  233739.0      0.24     486.9    6257.8                           3215014.0000      0.00  
    0:09:28  233745.9      0.24     486.6    6257.8                           3215371.0000      0.00  
    0:09:28  233745.9      0.24     486.6    6257.8                           3215371.0000      0.00  
    0:09:28  233745.9      0.24     486.6    6257.8                           3215371.0000      0.00  
    0:09:28  233745.9      0.24     486.6    6257.8                           3215371.0000      0.00  
    0:09:28  233745.9      0.24     486.6    6257.8                           3215371.0000      0.00  
    0:09:28  233745.9      0.24     486.6    6257.8                           3215371.0000      0.00  
    0:09:28  233745.9      0.24     486.6    6257.8                           3215371.0000      0.00  
    0:09:28  233745.9      0.24     486.6    6257.8                           3215371.0000      0.00  
    0:09:28  233745.9      0.24     486.6    6257.8                           3215371.0000      0.00  

                                  TOTAL                                                            
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE   MIN DELAY 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER      COST    
  --------- --------- --------- --------- --------- ------------------------- --------- -----------
    0:09:34  233745.9      0.24     486.6    6257.8                           3215371.0000      0.00  
    0:09:44  231360.1      0.27     718.5    6311.3                           3095756.2500      0.00  
    0:09:46  231380.4      0.25     709.8    6311.3                           3096661.5000      0.00  
    0:09:48  231376.9      0.25     709.8    6311.3                           3096570.2500      0.00  
    0:09:50  231366.3      0.25     709.6    6311.3                           3096405.0000      0.00  
    0:09:51  231363.9      0.25     709.5    6311.3                           3096348.0000      0.00  
    0:09:53  231360.9      0.25     709.4    6311.3                           3096339.2500      0.00  
    0:09:54  231357.7      0.25     707.3    6311.3                           3096263.0000      0.00  
    0:09:54  231357.7      0.25     707.3    6311.3                           3096263.0000      0.00  
    0:09:59  231474.5      0.25     678.9    6311.3                           3104438.7500      0.00  
    0:10:03  231404.3      0.25     668.8    6311.3                           3102146.5000      0.00  
    0:10:07  231341.5      0.25     645.0    6311.3                           3099986.0000      0.00  
    0:10:11  231444.5      0.25     632.2    6004.9 cache_d/data_out[561]     3101107.2500      0.00  
    0:10:13  232069.6      0.25     631.4    5017.9 rob_i/mem_reg_14__pc_branch__28_/SE 3117695.7500      0.00  
    0:10:15  232112.4      0.24     599.1    5017.9 rob_i/mem_reg_14__pc_branch__28_/SE 3120122.2500      0.00  
    0:10:17  232167.7      0.23     584.0    5017.9 rob_i/mem_reg_14__pc_branch__18_/SE 3122416.2500      0.00  
    0:10:19  232180.5      0.23     580.0    5017.9 rob_i/mem_reg_9__pc_branch__17_/SE 3123202.0000      0.00  
    0:10:21  232209.2      0.23     570.3    5050.7 memory_queue_i/C48381_S0/net220711 3124748.5000      0.00  
    0:10:22  232204.2      0.23     538.0    5017.9 rob_i/mem_reg_4__pc_branch__29_/SE 3124483.0000      0.00  
    0:10:24  232265.3      0.22     537.5    4737.0 cache_d/stage_2_i/data_out[312] 3125440.7500      0.00  
    0:10:24  232285.3      0.22     537.5    4643.4                           3125721.0000      0.00  
    0:10:31  232454.7      0.20     446.6    4654.3                           3133577.2500      0.00  
    0:10:31  232454.7      0.20     446.6    4654.3                           3133577.2500      0.00  
    0:10:32  232460.6      0.20     414.6    4654.3                           3133913.7500      0.00  
    0:10:32  232460.6      0.20     414.6    4654.3                           3133913.7500      0.00  
    0:10:32  232460.8      0.20     414.6    4654.3                           3133935.2500      0.00  
    0:10:40  232226.0      0.20     390.2    4665.8                           3124324.5000      0.00  
Loading db file '/srv/ece411ag/freepdk-45nm/stdcells.db'
Loading db file '/srv/tmp/c48772b1-f2a2-42f1-9786-660cc5780515/dut/sram/output/mp_cache_data_array/mp_cache_data_array_TT_1p0V_25C_lib.db'
Loading db file '/srv/tmp/c48772b1-f2a2-42f1-9786-660cc5780515/dut/sram/output/mp_cache_tag_array/mp_cache_tag_array_TT_1p0V_25C_lib.db'


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
Information: State dependent leakage is now switched from off to on.
Information: Propagating switching activity (low effort zero delay simulation). (PWR-6)
1
for {set i 0} {$i < [getenv ECE411_COMPILE_ITER]} {incr i} {
    eval [getenv ECE411_COMPILE_CMD_INC]
}
Information: Starting from 2013.12 release, constant propagation is enabled even when boundary optimization is disabled. (OPT-1318)
Information: Performing power optimization. (PWR-850)
Alib files are up-to-date.
Information: Running optimization using a maximum of 3 cores. (OPT-1500)
Information: Retiming is enabled. SVF file must be used for formal verification. (OPT-1210)



Information: State dependent leakage is now switched from on to off.

  Beginning Pass 1 Mapping  (Incremental)
  ------------------------

  Updating timing information
Information: Updating design information... (UID-85)
Information: Performing clock-gating on design phys_regfile. (PWR-730)
Information: Performing clock-gating on design cache_0. (PWR-730)
Information: Performing clock-gating on design cache_1. (PWR-730)
Information: Performing clock-gating on design rat. (PWR-730)
Information: Performing clock-gating on design reservation_station. (PWR-730)
Information: Performing clock-gating on design execute. (PWR-730)
Information: Performing clock-gating on design fu_mult. (PWR-730)
Information: Performing clock-gating on design valid_array_7. (PWR-730)
Information: Performing clock-gating on design valid_array_4. (PWR-730)
Information: Performing clock-gating on design valid_array_1. (PWR-730)
Information: Performing clock-gating on design rob. (PWR-730)
Information: Performing clock-gating on design lru_array_1. (PWR-730)
Information: Performing clock-gating on design fu_div_rem. (PWR-730)
Information: Performing clock-gating on design valid_array_6. (PWR-730)
Information: Performing clock-gating on design valid_array_3. (PWR-730)
Information: Performing clock-gating on design valid_array_0. (PWR-730)
Information: Performing clock-gating on design lru_array_0. (PWR-730)
Information: Performing clock-gating on design cacheline_adapter. (PWR-730)
Information: Performing clock-gating on design rename_dispatch. (PWR-730)
Information: Performing clock-gating on design cpu. (PWR-730)
Information: Performing clock-gating on design valid_array_5. (PWR-730)
Information: Performing clock-gating on design valid_array_2. (PWR-730)
Information: Performing clock-gating on design memory_queue. (PWR-730)
Information: Performing clock-gating on design cache_arbiter. (PWR-730)
Information: Performing clock-gating on design queue_DATA_WIDTH32_QUEUE_DEPTH32_1. (PWR-730)
Information: Performing clock-gating on design queue_DATA_WIDTH32_QUEUE_DEPTH32_0. (PWR-730)
Information: Performing clock-gating on design rrat. (PWR-730)
Information: Performing clock-gating on design free_list. (PWR-730)

                                  TOTAL                                                            
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE   MIN DELAY 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER      COST    
  --------- --------- --------- --------- --------- ------------------------- --------- -----------
    0:00:16  232225.4      0.20     390.2    4665.8                           3124313.7500      0.00  
    0:00:18  232340.6      0.20     351.6    4666.3                           3133681.7500      0.00  
    0:00:19  232335.3      0.20     351.6    4666.3                           3133488.5000      0.00  
    0:00:21  232330.0      0.20     352.6    4666.3                           3133345.7500      0.00  
    0:00:22  232318.8      0.20     352.6    4666.3                           3132921.5000      0.00  
    0:00:29  232311.9      0.20     356.1    4665.3                           3132701.5000      0.00  
Information: Complementing port 'rst' in design 'cache_1'.
	 The new name of the port is 'rst_BAR'. (OPT-319)

  Beginning Mapping Optimizations  (Ultra High effort)  (Incremental)
  -------------------------------

  Beginning Incremental Implementation Selection
  ----------------------------------------------

  Beginning Delay Optimization Phase
  ----------------------------------

                                  TOTAL                                                            
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE   MIN DELAY 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER      COST    
  --------- --------- --------- --------- --------- ------------------------- --------- -----------
    0:01:37  241170.2      0.11     235.4    4742.9                           3289625.2500      0.00  
    0:01:46  243395.3      0.58    1527.5    4911.3                           3419403.2500      0.00  
    0:01:53  241690.2      0.57    1528.0    4744.4                           3328533.0000      0.00  
    0:01:53  241690.2      0.57    1528.0    4744.4                           3328533.0000      0.00  
    0:01:53  241696.9      0.51    1437.6    4744.4                           3328865.7500      0.00  
    0:01:53  241696.9      0.51    1437.6    4744.4                           3328865.7500      0.00  
    0:01:57  241749.6      0.11     273.8    4797.0                           3329600.2500      0.00  

  Beginning Delay Optimization
  ----------------------------
    0:01:57  241749.6      0.11     273.8    4797.0                           3329600.2500      0.00  
    0:01:57  241749.6      0.11     273.8    4797.0                           3329600.2500      0.00  
    0:01:57  241749.6      0.11     273.8    4797.0                           3329600.2500      0.00  
    0:01:57  241749.6      0.11     273.8    4797.0                           3329600.2500      0.00  
    0:01:58  241749.6      0.11     273.8    4797.0                           3329600.2500      0.00  
    0:02:01  241798.2      0.11     274.2    4831.3                           3332105.0000      0.00  


  Beginning Design Rule Fixing  (max_transition)  (max_fanout)  (max_capacitance)
  ----------------------------

                                  TOTAL                                                            
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE   MIN DELAY 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER      COST    
  --------- --------- --------- --------- --------- ------------------------- --------- -----------
    0:02:02  241798.2      0.11     274.2    4831.3                           3332105.0000      0.00  
    0:02:05  242124.4      0.11     267.3    4031.2 rob_i/R_1453/D            3339396.0000      0.00  
    0:02:07  242123.6      0.11     241.6    4031.2 rob_i/R_1453/D            3338500.7500      0.00  
    0:02:10  242166.1      0.10     227.1    3926.4 cache_i/stage_2_i/data_out[214] 3339495.7500      0.00  
    0:02:13  242238.2      0.10     238.8    3651.2 rob_i/R_1433/D            3340799.7500      0.00  
    0:02:15  242288.2      0.10     229.9    3473.8 cache_d/stage_2_i/data_out[198] 3341744.7500      0.00  
    0:02:15  242289.8      0.10     229.9    3466.4                           3341767.0000      0.00  
    0:02:21  242073.8      0.10     223.4    3467.7                           3330820.7500      0.00  
    0:02:22  242073.8      0.10     223.4    3467.7                           3330820.7500      0.00  
    0:02:22  242077.3      0.10     219.8    3467.7                           3331093.7500      0.00  
    0:02:22  242077.3      0.10     219.8    3467.7                           3331093.7500      0.00  
    0:02:24  242120.1      0.09     202.9    3467.7                           3332827.0000      0.00  
    0:02:25  242120.1      0.09     202.9    3467.7                           3332827.0000      0.00  
    0:02:26  242147.5      0.09     196.3    3468.1                           3333972.7500      0.00  
    0:02:26  242147.5      0.09     196.3    3468.1                           3333972.7500      0.00  
    0:02:26  242147.5      0.09     196.3    3468.1                           3333972.7500      0.00  
    0:02:28  242154.1      0.09     194.6    3468.1                           3333971.5000      0.00  
    0:02:30  242173.6      0.09     179.1    3468.1                           3334420.5000      0.00  
    0:02:32  242190.9      0.09     150.3    3468.1                           3335079.7500      0.00  
    0:02:34  242216.1      0.09     107.7    3468.1                           3335824.2500      0.00  
    0:02:36  242220.1      0.09     106.9    3468.1                           3336074.7500      0.00  
    0:02:41  242104.9      0.09      85.3    3468.8                           3330137.2500      0.00  
    0:02:41  242104.9      0.09      85.3    3468.8                           3330137.2500      0.00  
    0:02:41  242107.3      0.08      85.1    3468.8                           3330409.2500      0.00  
    0:02:41  242107.3      0.08      85.1    3468.8                           3330409.2500      0.00  
    0:02:44  242132.9      0.08      82.7    3468.8                           3331617.2500      0.00  
    0:02:44  242132.9      0.08      82.7    3468.8                           3331617.2500      0.00  
    0:02:44  242132.9      0.08      82.7    3468.8                           3331617.2500      0.00  
    0:02:44  242132.9      0.08      82.7    3468.8                           3331617.2500      0.00  
    0:02:44  242132.9      0.08      82.7    3468.8                           3331617.2500      0.00  
    0:02:46  242132.9      0.08      82.7    3468.8                           3331617.2500      0.00  

                                  TOTAL                                                            
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE   MIN DELAY 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER      COST    
  --------- --------- --------- --------- --------- ------------------------- --------- -----------
    0:02:46  242132.9      0.08      82.7    3468.8                           3331617.2500      0.00  
    0:02:51  242050.7      0.08      84.5    3468.0                           3327613.2500      0.00  
    0:02:53  241768.4      0.08      81.7    3468.0                           3319596.7500      0.00  
    0:02:55  241229.0      0.08      81.6    3468.0                           3305077.5000      0.00  
    0:02:59  240852.3      0.08      81.1    3467.9                           3290017.7500      0.00  
    0:03:05  240695.4      0.08      77.8    3445.7 cache_d/data_out[772]     3280989.0000      0.00  
    0:03:06  241035.4      0.08      77.5    2797.6 cache_i/stage_2_i/data_out[400] 3288488.0000      0.00  
    0:03:07  241114.4      0.08      77.5    2434.0                           3289598.0000      0.00  
    0:03:12  240708.2      0.10     199.9    2447.2                           3271627.0000      0.00  
    0:03:15  240732.6      0.08     144.5    2447.2                           3271734.7500      0.00  
    0:03:17  240730.0      0.08     143.2    2447.2                           3271690.5000      0.00  
    0:03:18  240722.5      0.08     143.2    2447.2                           3271479.7500      0.00  
    0:03:21  240719.3      0.08     143.2    2447.2                           3271404.0000      0.00  
    0:03:21  240719.3      0.08     143.2    2447.2                           3271404.0000      0.00  
    0:03:24  240758.2      0.08     140.2    2450.6                           3273013.0000      0.00  
    0:03:24  240758.2      0.08     140.2    2450.6                           3273013.0000      0.00  
    0:03:24  240758.2      0.08     140.2    2450.6                           3273013.0000      0.00  
    0:03:24  240758.2      0.08     140.2    2450.6                           3273013.0000      0.00  
    0:03:24  240758.2      0.08     140.2    2450.6                           3273013.0000      0.00  
    0:03:24  240758.2      0.08     140.2    2450.6                           3273013.0000      0.00  
    0:03:26  240752.3      0.08     131.9    2450.6                           3272721.0000      0.00  
    0:03:28  240745.7      0.08     130.6    2450.6                           3272405.5000      0.00  
    0:03:30  240740.1      0.08     127.9    2450.6                           3272205.0000      0.00  
    0:03:32  240734.2      0.08     120.8    2450.6                           3272029.5000      0.00  
    0:03:32  240734.2      0.08     120.8    2450.6                           3272029.5000      0.00  
    0:03:32  240734.2      0.08     120.8    2450.6                           3272029.5000      0.00  
    0:03:39  240606.8      0.08     119.6    2447.2                           3266929.5000      0.00  
Loading db file '/srv/ece411ag/freepdk-45nm/stdcells.db'
Loading db file '/srv/tmp/c48772b1-f2a2-42f1-9786-660cc5780515/dut/sram/output/mp_cache_data_array/mp_cache_data_array_TT_1p0V_25C_lib.db'
Loading db file '/srv/tmp/c48772b1-f2a2-42f1-9786-660cc5780515/dut/sram/output/mp_cache_tag_array/mp_cache_tag_array_TT_1p0V_25C_lib.db'


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
Information: State dependent leakage is now switched from off to on.
Information: Propagating switching activity (low effort zero delay simulation). (PWR-6)
Information: Starting from 2013.12 release, constant propagation is enabled even when boundary optimization is disabled. (OPT-1318)
Information: Performing power optimization. (PWR-850)
Alib files are up-to-date.
Information: Running optimization using a maximum of 3 cores. (OPT-1500)
Information: Retiming is enabled. SVF file must be used for formal verification. (OPT-1210)



Information: State dependent leakage is now switched from on to off.

  Beginning Pass 1 Mapping  (Incremental)
  ------------------------

  Updating timing information
Information: Updating design information... (UID-85)
Information: Performing clock-gating on design phys_regfile. (PWR-730)
Information: Performing clock-gating on design cache_0. (PWR-730)
Information: Performing clock-gating on design cache_1. (PWR-730)
Information: Performing clock-gating on design rat. (PWR-730)
Information: Performing clock-gating on design reservation_station. (PWR-730)
Information: Performing clock-gating on design lru_array_1. (PWR-730)
Information: Performing clock-gating on design cacheline_adapter. (PWR-730)
Information: Performing clock-gating on design cpu. (PWR-730)
Information: Performing clock-gating on design valid_array_7. (PWR-730)
Information: Performing clock-gating on design valid_array_4. (PWR-730)
Information: Performing clock-gating on design valid_array_1. (PWR-730)
Information: Performing clock-gating on design lru_array_0. (PWR-730)
Information: Performing clock-gating on design fu_mult. (PWR-730)
Information: Performing clock-gating on design fu_div_rem. (PWR-730)
Information: Performing clock-gating on design valid_array_6. (PWR-730)
Information: Performing clock-gating on design valid_array_3. (PWR-730)
Information: Performing clock-gating on design valid_array_0. (PWR-730)
Information: Performing clock-gating on design execute. (PWR-730)
Information: Performing clock-gating on design rename_dispatch. (PWR-730)
Information: Performing clock-gating on design valid_array_5. (PWR-730)
Information: Performing clock-gating on design valid_array_2. (PWR-730)
Information: Performing clock-gating on design memory_queue. (PWR-730)
Information: Performing clock-gating on design cache_arbiter. (PWR-730)
Information: Performing clock-gating on design queue_DATA_WIDTH32_QUEUE_DEPTH32_1. (PWR-730)
Information: Performing clock-gating on design queue_DATA_WIDTH32_QUEUE_DEPTH32_0. (PWR-730)
Information: Performing clock-gating on design rob. (PWR-730)
Information: Performing clock-gating on design rrat. (PWR-730)
Information: Performing clock-gating on design free_list. (PWR-730)

                                  TOTAL                                                            
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE   MIN DELAY 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER      COST    
  --------- --------- --------- --------- --------- ------------------------- --------- -----------
    0:00:17  240606.8      0.08     119.4    2447.2                           3266929.5000      0.00  
    0:00:19  240780.5      0.08      72.5    2451.0                           3278580.7500      0.00  
    0:00:21  240780.3      0.08      72.5    2451.0                           3278580.7500      0.00  
    0:00:22  240778.4      0.08      72.6    2451.0                           3278541.0000      0.00  
    0:00:24  240774.1      0.08      72.6    2451.0                           3278432.0000      0.00  
Information: Complementing port 'din0[0]_BAR' in design 'valid_array_5'.
	 The new name of the port is 'din0[0]'. (OPT-319)
Information: Complementing port 'valid_in[2]_BAR' in design 'stage_1_1'.
	 The new name of the port is 'valid_in[2]'. (OPT-319)
    0:00:31  240772.3      0.08      72.6    2451.0                           3278392.0000      0.00  
Information: Complementing port 'din0[0]_BAR' in design 'valid_array_7'.
	 The new name of the port is 'din0[0]'. (OPT-319)
Information: Complementing port 'valid_in[0]_BAR' in design 'stage_1_1'.
	 The new name of the port is 'valid_in[0]'. (OPT-319)
Information: Complementing port 'read_halt_BAR' in design 'stage_1_0'.
	 The new name of the port is 'read_halt'. (OPT-319)
Information: Complementing port 'read_halt_BAR' in design 'stage_2_0'.
	 The new name of the port is 'read_halt'. (OPT-319)

  Beginning Mapping Optimizations  (Ultra High effort)  (Incremental)
  -------------------------------

  Beginning Incremental Implementation Selection
  ----------------------------------------------
    0:01:15  238957.1      0.05      56.9    2755.2                           3246924.5000      0.00  

  Beginning Delay Optimization Phase
  ----------------------------------

                                  TOTAL                                                            
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE   MIN DELAY 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER      COST    
  --------- --------- --------- --------- --------- ------------------------- --------- -----------
    0:01:15  238957.1      0.05      56.9    2755.2                           3246924.5000      0.00  
    0:01:20  240369.6      0.71     653.8    2755.2                           3322721.0000      0.00  
    0:01:26  239936.5      0.71     373.5    2646.2                           3299373.0000      0.00  
    0:01:26  239936.5      0.71     373.5    2646.2                           3299373.0000      0.00  
    0:01:26  239910.2      0.39     292.9    2646.6                           3302442.7500      0.00  
    0:01:26  239910.2      0.39     292.9    2646.6                           3302442.7500      0.00  
    0:01:30  239854.6      0.05      30.8    2675.1                           3298682.7500      0.00  

  Beginning Delay Optimization
  ----------------------------
    0:01:30  239854.6      0.05      30.8    2675.1                           3298682.7500      0.00  
    0:01:30  239854.6      0.05      30.8    2675.1                           3298682.7500      0.00  
    0:01:30  239854.6      0.05      30.8    2675.1                           3298682.7500      0.00  
    0:01:30  239854.6      0.05      30.8    2675.1                           3298682.7500      0.00  
    0:01:31  239854.6      0.05      30.8    2675.1                           3298682.7500      0.00  
    0:01:33  239773.4      0.05      30.7    2675.1                           3295821.0000      0.00  


  Beginning Design Rule Fixing  (max_transition)  (max_fanout)  (max_capacitance)
  ----------------------------

                                  TOTAL                                                            
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE   MIN DELAY 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER      COST    
  --------- --------- --------- --------- --------- ------------------------- --------- -----------
    0:01:34  239773.4      0.05      30.7    2675.1                           3295821.0000      0.00  
    0:01:37  240080.4      0.05      24.0    2096.0 rob_i/R_6408/D            3304051.0000      0.00  
    0:01:38  240128.3      0.05      22.6    1912.7 rob_i/R_3131/D            3304758.2500      0.00  
    0:01:40  240159.7      0.04      20.6    1808.0 cache_d/stage_2_i/data_out[931] 3305217.2500      0.00  
    0:01:41  240223.8      0.04      30.6    1547.6                           3306217.5000      0.00  
    0:01:47  239948.7      0.04      30.4    1544.6                           3292309.0000      0.00  
    0:01:47  239948.7      0.04      30.4    1544.6                           3292309.0000      0.00  
    0:01:47  239949.0      0.04      30.3    1544.6                           3292309.0000      0.00  
    0:01:47  239949.0      0.04      30.3    1544.6                           3292309.0000      0.00  
    0:01:51  240046.4      0.03       8.7    1554.2                           3293962.5000      0.00  
    0:01:51  240046.4      0.03       8.7    1554.2                           3293962.5000      0.00  
    0:01:53  240067.9      0.02       8.1    1554.2                           3294789.5000      0.00  
    0:01:53  240067.9      0.02       8.1    1554.2                           3294789.5000      0.00  
    0:01:53  240067.9      0.02       8.1    1554.2                           3294789.5000      0.00  
    0:01:55  240071.9      0.02       7.5    1554.2                           3294808.7500      0.00  
    0:01:57  240077.5      0.02       6.5    1554.2                           3294760.2500      0.00  
    0:02:03  239930.9      0.02       6.8    1552.1                           3285823.2500      0.00  
    0:02:03  239930.9      0.02       6.8    1552.1                           3285823.2500      0.00  
    0:02:03  239931.2      0.02       6.8    1552.1                           3285845.0000      0.00  
    0:02:03  239931.2      0.02       6.8    1552.1                           3285845.0000      0.00  
    0:02:04  239942.9      0.02       6.7    1552.1                           3286218.0000      0.00  
    0:02:04  239942.9      0.02       6.7    1552.1                           3286218.0000      0.00  
    0:02:04  239942.9      0.02       6.7    1552.1                           3286218.0000      0.00  
    0:02:05  239942.9      0.02       6.7    1552.1                           3286218.0000      0.00  
    0:02:05  239942.9      0.02       6.7    1552.1                           3286218.0000      0.00  
    0:02:06  239942.9      0.02       6.7    1552.1                           3286218.0000      0.00  

                                  TOTAL                                                            
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE   MIN DELAY 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER      COST    
  --------- --------- --------- --------- --------- ------------------------- --------- -----------
    0:02:06  239942.9      0.02       6.7    1552.1                           3286218.0000      0.00  
    0:02:11  239903.0      0.02       6.7    1552.2                           3284201.7500      0.00  
    0:02:14  239698.7      0.02       6.6    1552.2                           3276858.0000      0.00  
    0:02:16  239409.6      0.02       7.0    1550.7                           3270352.7500      0.00  
    0:02:19  239304.2      0.02       7.0    1550.7                           3267818.2500      0.00  
    0:02:25  239059.2      0.02       7.3    1425.6 cache_i/data_out[5]       3251777.7500      0.00  
    0:02:27  239122.8      0.02       7.0    1348.3 rob_i/R_6846/D            3253038.7500      0.00  
    0:02:30  239126.8      0.02       6.9    1345.9 cache_d/tag_out[44]       3253078.5000      0.00  
    0:02:31  239222.3      0.02      12.2    1227.4                           3255033.2500      0.00  
    0:02:36  238884.2      0.04      38.7    1241.9                           3240938.7500      0.00  
    0:02:41  238938.7      0.03      19.1    1241.9                           3242422.5000      0.00  
    0:02:42  238933.4      0.03      19.0    1241.9                           3242325.0000      0.00  
    0:02:44  238929.2      0.03      19.0    1241.9                           3242219.5000      0.00  
    0:02:45  238928.4      0.03      19.0    1241.9                           3242217.5000      0.00  
    0:02:45  238928.4      0.03      19.0    1241.9                           3242217.5000      0.00  
    0:02:45  238928.4      0.03      19.0    1241.9                           3242217.5000      0.00  
    0:02:48  239000.5      0.02      11.5    1249.4                           3245001.2500      0.00  
    0:02:48  239000.5      0.02      11.5    1249.4                           3245001.2500      0.00  
    0:02:49  239000.5      0.02      11.5    1249.4                           3245001.2500      0.00  
    0:02:49  239000.5      0.02      11.5    1249.4                           3245001.2500      0.00  
    0:02:49  239000.5      0.02      11.5    1249.4                           3245001.2500      0.00  
    0:02:49  239000.5      0.02      11.5    1249.4                           3245001.2500      0.00  
    0:02:50  238996.5      0.02      10.9    1249.4                           3244799.7500      0.00  
    0:02:52  238991.4      0.02      10.3    1249.4                           3244647.2500      0.00  
    0:02:52  238991.4      0.02      10.3    1249.4                           3244647.2500      0.00  
    0:02:52  238992.2      0.02      10.3    1249.4                           3244690.5000      0.00  
    0:02:59  238823.3      0.02      10.0    1249.9                           3232927.2500      0.00  
Loading db file '/srv/ece411ag/freepdk-45nm/stdcells.db'
Loading db file '/srv/tmp/c48772b1-f2a2-42f1-9786-660cc5780515/dut/sram/output/mp_cache_data_array/mp_cache_data_array_TT_1p0V_25C_lib.db'
Loading db file '/srv/tmp/c48772b1-f2a2-42f1-9786-660cc5780515/dut/sram/output/mp_cache_tag_array/mp_cache_tag_array_TT_1p0V_25C_lib.db'


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
Information: State dependent leakage is now switched from off to on.
Information: Propagating switching activity (low effort zero delay simulation). (PWR-6)
Information: Starting from 2013.12 release, constant propagation is enabled even when boundary optimization is disabled. (OPT-1318)
Information: Performing power optimization. (PWR-850)
Alib files are up-to-date.
Information: Running optimization using a maximum of 3 cores. (OPT-1500)
Information: Retiming is enabled. SVF file must be used for formal verification. (OPT-1210)



Information: State dependent leakage is now switched from on to off.

  Beginning Pass 1 Mapping  (Incremental)
  ------------------------

  Updating timing information
Information: Updating design information... (UID-85)
Information: Performing clock-gating on design phys_regfile. (PWR-730)
Information: Performing clock-gating on design cache_0. (PWR-730)
Information: Performing clock-gating on design cache_1. (PWR-730)
Information: Performing clock-gating on design rat. (PWR-730)
Information: Performing clock-gating on design reservation_station. (PWR-730)
Information: Performing clock-gating on design lru_array_1. (PWR-730)
Information: Performing clock-gating on design cacheline_adapter. (PWR-730)
Information: Performing clock-gating on design cpu. (PWR-730)
Information: Performing clock-gating on design valid_array_7. (PWR-730)
Information: Performing clock-gating on design valid_array_4. (PWR-730)
Information: Performing clock-gating on design valid_array_1. (PWR-730)
Information: Performing clock-gating on design lru_array_0. (PWR-730)
Information: Performing clock-gating on design fu_mult. (PWR-730)
Information: Performing clock-gating on design fu_div_rem. (PWR-730)
Information: Performing clock-gating on design valid_array_6. (PWR-730)
Information: Performing clock-gating on design valid_array_3. (PWR-730)
Information: Performing clock-gating on design valid_array_0. (PWR-730)
Information: Performing clock-gating on design execute. (PWR-730)
Information: Performing clock-gating on design rename_dispatch. (PWR-730)
Information: Performing clock-gating on design valid_array_5. (PWR-730)
Information: Performing clock-gating on design valid_array_2. (PWR-730)
Information: Performing clock-gating on design memory_queue. (PWR-730)
Information: Performing clock-gating on design cache_arbiter. (PWR-730)
Information: Performing clock-gating on design queue_DATA_WIDTH32_QUEUE_DEPTH32_1. (PWR-730)
Information: Performing clock-gating on design queue_DATA_WIDTH32_QUEUE_DEPTH32_0. (PWR-730)
Information: Performing clock-gating on design rob. (PWR-730)
Information: Performing clock-gating on design rrat. (PWR-730)
Information: Performing clock-gating on design free_list. (PWR-730)

                                  TOTAL                                                            
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE   MIN DELAY 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER      COST    
  --------- --------- --------- --------- --------- ------------------------- --------- -----------
    0:00:16  238823.3      0.02      10.0    1249.9                           3232927.2500      0.00  
    0:00:20  239021.5      0.02       4.5    1250.4                           3246112.7500      0.00  
    0:00:21  239020.7      0.02       4.5    1250.4                           3246091.5000      0.00  
    0:00:22  239019.1      0.02       4.5    1250.4                           3246052.0000      0.00  
    0:00:23  239015.1      0.02       4.5    1250.4                           3245950.7500      0.00  
    0:00:32  239014.8      0.02       4.5    1250.4                           3245985.7500      0.00  
Information: Complementing port 'global_branch_signal' in design 'fu_mult'.
	 The new name of the port is 'global_branch_signal_BAR'. (OPT-319)
Information: Complementing port 'global_branch_signal' in design 'fu_div_rem'.
	 The new name of the port is 'global_branch_signal_BAR'. (OPT-319)
Information: Complementing port 'global_branch_signal_BAR' in design 'fu_div_rem'.
	 The new name of the port is 'global_branch_signal'. (OPT-319)
Information: Complementing port 'global_branch_signal_BAR' in design 'fu_mult'.
	 The new name of the port is 'global_branch_signal'. (OPT-319)

  Beginning Mapping Optimizations  (Ultra High effort)  (Incremental)
  -------------------------------

  Beginning Incremental Implementation Selection
  ----------------------------------------------
    0:00:53  239608.5      0.01       2.5    1303.5                           3260159.0000      0.00  

  Beginning Delay Optimization Phase
  ----------------------------------

                                  TOTAL                                                            
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE   MIN DELAY 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER      COST    
  --------- --------- --------- --------- --------- ------------------------- --------- -----------
    0:00:53  239608.5      0.01       2.5    1303.5                           3260159.0000      0.00  
    0:00:59  242020.6      1.35    3731.7    1303.5                           3388320.0000      0.00  
    0:01:04  240838.2      1.31    3148.2    1302.3                           3320944.7500      0.00  
    0:01:04  240838.2      1.31    3148.2    1302.3                           3320944.7500      0.00  
    0:01:04  240779.2      0.93    2087.3    1302.3                           3317768.7500      0.00  
    0:01:04  240779.2      0.93    2087.3    1302.3                           3317768.7500      0.00  
    0:01:07  240527.3      0.02       8.2    1323.9                           3304071.0000      0.00  

  Beginning Delay Optimization
  ----------------------------
    0:01:07  240527.3      0.02       8.2    1323.9                           3304071.0000      0.00  
    0:01:07  240527.3      0.02       8.2    1323.9                           3304071.0000      0.00  
    0:01:07  240527.3      0.02       8.2    1323.9                           3304071.0000      0.00  
    0:01:07  240527.3      0.02       8.2    1323.9                           3304071.0000      0.00  
    0:01:08  240527.3      0.02       8.2    1323.9                           3304071.0000      0.00  
    0:01:09  240530.0      0.02       8.1    1323.9                           3304394.5000      0.00  


  Beginning Design Rule Fixing  (max_transition)  (max_fanout)  (max_capacitance)
  ----------------------------

                                  TOTAL                                                            
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE   MIN DELAY 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER      COST    
  --------- --------- --------- --------- --------- ------------------------- --------- -----------
    0:01:10  240530.0      0.02       8.1    1323.9                           3304394.5000      0.00  
    0:01:12  240643.0      0.02       4.7    1079.3 rob_i/R_3142/D            3305290.0000      0.00  
    0:01:14  240653.1      0.01       3.6    1079.3 rob_i/R_3142/D            3305607.5000      0.00  
    0:01:16  240698.9      0.01       2.7    1024.2 rob_i/R_5955/D            3306258.0000      0.00  
    0:01:18  240696.2      0.01       0.5    1024.2 rob_i/R_6271/D            3305770.0000      0.00  
    0:01:22  240746.2      0.01       0.7     966.2 rob_i/R_6271/D            3306837.5000      0.00  
    0:01:24  240750.5      0.00       0.5     966.2 rob_i/R_6488/D            3306840.7500      0.00  
    0:01:25  240761.9      0.00       0.1     966.2 reservation_stations_i/branch_reservation_station_reg_1__ps2_v_/SE 3307394.2500      0.00  
    0:01:27  240773.6      0.00       0.0     966.2 execute_i/fu_div_i/U1/part_rem_reg_reg[25]/SE 3307848.0000      0.00  
    0:01:28  240815.4      0.00       0.0     912.1                           3308416.2500      0.00  
    0:01:33  240531.0      0.00       0.0     912.4                           3291134.5000      0.00  
    0:01:34  240531.0      0.00       0.0     912.4                           3291134.5000      0.00  
    0:01:34  240531.0      0.00       0.0     912.4                           3291134.5000      0.00  
    0:01:34  240531.0      0.00       0.0     912.4                           3291134.5000      0.00  
    0:01:34  240532.3      0.00       0.0     912.4                           3291347.0000      0.00  
    0:01:34  240532.3      0.00       0.0     912.4                           3291347.0000      0.00  
    0:01:34  240532.3      0.00       0.0     912.4                           3291347.0000      0.00  
    0:01:34  240532.3      0.00       0.0     912.4                           3291347.0000      0.00  
    0:01:34  240532.3      0.00       0.0     912.4                           3291347.0000      0.00  
    0:01:35  240532.3      0.00       0.0     912.4                           3291347.0000      0.00  
    0:01:40  240396.4      0.00       0.0     912.4                           3283877.7500      0.00  
    0:01:40  240396.4      0.00       0.0     912.4                           3283877.7500      0.00  
    0:01:40  240396.7      0.00       0.0     912.4                           3283900.7500      0.00  
    0:01:40  240396.7      0.00       0.0     912.4                           3283900.7500      0.00  
    0:01:41  240397.0      0.00       0.0     912.4                           3283930.7500      0.00  
    0:01:41  240397.0      0.00       0.0     912.4                           3283930.7500      0.00  
    0:01:41  240397.0      0.00       0.0     912.4                           3283930.7500      0.00  
    0:01:41  240397.0      0.00       0.0     912.4                           3283930.7500      0.00  
    0:01:41  240397.0      0.00       0.0     912.4                           3283930.7500      0.00  
    0:01:42  240397.0      0.00       0.0     912.4                           3283930.7500      0.00  

                                  TOTAL                                                            
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE   MIN DELAY 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER      COST    
  --------- --------- --------- --------- --------- ------------------------- --------- -----------
    0:01:43  240397.0      0.00       0.0     912.4                           3283930.7500      0.00  
    0:01:47  240341.1      0.00       0.0     912.4                           3280781.7500      0.00  
    0:01:51  240274.1      0.00       0.0     912.4                           3278975.0000      0.00  
    0:01:53  239984.1      0.00       0.0     912.4                           3265283.7500      0.00  
    0:01:56  239915.8      0.00       0.0     912.4                           3263879.7500      0.00  
    0:02:01  239919.2      0.00       0.0     765.3 cache_i/data_out[1018]    3258443.0000      0.00  
    0:02:07  239711.7      0.00       0.0     727.6                           3245458.2500      0.00  
    0:02:07  239711.7      0.00       0.0     727.6                           3245458.2500      0.00  
    0:02:07  239711.7      0.00       0.0     727.6                           3245458.2500      0.00  
    0:02:07  239711.7      0.00       0.0     727.6                           3245458.2500      0.00  
    0:02:14  239700.0      0.00       0.0     727.6                           3245155.2500      0.00  
Loading db file '/srv/ece411ag/freepdk-45nm/stdcells.db'
Loading db file '/srv/tmp/c48772b1-f2a2-42f1-9786-660cc5780515/dut/sram/output/mp_cache_data_array/mp_cache_data_array_TT_1p0V_25C_lib.db'
Loading db file '/srv/tmp/c48772b1-f2a2-42f1-9786-660cc5780515/dut/sram/output/mp_cache_tag_array/mp_cache_tag_array_TT_1p0V_25C_lib.db'


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
Information: State dependent leakage is now switched from off to on.
Information: Propagating switching activity (low effort zero delay simulation). (PWR-6)
Information: Starting from 2013.12 release, constant propagation is enabled even when boundary optimization is disabled. (OPT-1318)
Information: Performing power optimization. (PWR-850)
Alib files are up-to-date.
Information: Running optimization using a maximum of 3 cores. (OPT-1500)
Information: Retiming is enabled. SVF file must be used for formal verification. (OPT-1210)



Information: State dependent leakage is now switched from on to off.

  Beginning Pass 1 Mapping  (Incremental)
  ------------------------

  Updating timing information
Information: Updating design information... (UID-85)
Information: Performing clock-gating on design phys_regfile. (PWR-730)
Information: Performing clock-gating on design cache_0. (PWR-730)
Information: Performing clock-gating on design cache_1. (PWR-730)
Information: Performing clock-gating on design rat. (PWR-730)
Information: Performing clock-gating on design reservation_station. (PWR-730)
Information: Performing clock-gating on design lru_array_1. (PWR-730)
Information: Performing clock-gating on design cacheline_adapter. (PWR-730)
Information: Performing clock-gating on design cpu. (PWR-730)
Information: Performing clock-gating on design valid_array_7. (PWR-730)
Information: Performing clock-gating on design valid_array_4. (PWR-730)
Information: Performing clock-gating on design valid_array_1. (PWR-730)
Information: Performing clock-gating on design lru_array_0. (PWR-730)
Information: Performing clock-gating on design fu_mult. (PWR-730)
Information: Performing clock-gating on design fu_div_rem. (PWR-730)
Information: Performing clock-gating on design valid_array_6. (PWR-730)
Information: Performing clock-gating on design valid_array_3. (PWR-730)
Information: Performing clock-gating on design valid_array_0. (PWR-730)
Information: Performing clock-gating on design execute. (PWR-730)
Information: Performing clock-gating on design rename_dispatch. (PWR-730)
Information: Performing clock-gating on design valid_array_5. (PWR-730)
Information: Performing clock-gating on design valid_array_2. (PWR-730)
Information: Performing clock-gating on design memory_queue. (PWR-730)
Information: Performing clock-gating on design cache_arbiter. (PWR-730)
Information: Performing clock-gating on design queue_DATA_WIDTH32_QUEUE_DEPTH32_1. (PWR-730)
Information: Performing clock-gating on design queue_DATA_WIDTH32_QUEUE_DEPTH32_0. (PWR-730)
Information: Performing clock-gating on design rob. (PWR-730)
Information: Performing clock-gating on design rrat. (PWR-730)
Information: Performing clock-gating on design free_list. (PWR-730)

                                  TOTAL                                                            
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE   MIN DELAY 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER      COST    
  --------- --------- --------- --------- --------- ------------------------- --------- -----------
    0:00:17  239700.0      0.00       0.0     727.6                           3245155.2500      0.00  
    0:00:17  239700.0      0.00       0.0     727.6                           3245155.2500      0.00  

  Beginning Mapping Optimizations  (Ultra High effort)  (Incremental)
  -------------------------------

  Beginning Incremental Implementation Selection
  ----------------------------------------------

  Beginning Delay Optimization Phase
  ----------------------------------

                                  TOTAL                                                            
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE   MIN DELAY 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER      COST    
  --------- --------- --------- --------- --------- ------------------------- --------- -----------
    0:00:39  239695.5      0.00       0.0     729.7                           3245076.0000      0.00  
    0:00:45  240301.5      0.51     947.9     729.7                           3277067.5000      0.00  
    0:00:49  239869.7      0.50     932.7     730.4                           3251173.7500      0.00  
    0:00:49  239869.7      0.50     932.7     730.4                           3251173.7500      0.00  
    0:00:50  239864.2      0.30     521.8     730.4                           3251088.7500      0.00  
    0:00:50  239864.2      0.30     521.8     730.4                           3251088.7500      0.00  
    0:00:52  239882.2      0.00       0.0     745.8                           3252141.0000      0.00  

  Beginning Delay Optimization
  ----------------------------
    0:00:52  239882.2      0.00       0.0     745.8                           3252141.0000      0.00  
    0:00:52  239882.2      0.00       0.0     745.8                           3252141.0000      0.00  
    0:00:52  239882.2      0.00       0.0     745.8                           3252141.0000      0.00  
    0:00:52  239882.2      0.00       0.0     745.8                           3252141.0000      0.00  
    0:00:52  239882.2      0.00       0.0     745.8                           3252141.0000      0.00  
    0:00:52  239877.5      0.00       0.0     745.8                           3252078.2500      0.00  


  Beginning Design Rule Fixing  (max_transition)  (max_capacitance)
  ----------------------------

                                  TOTAL                                                            
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE   MIN DELAY 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER      COST    
  --------- --------- --------- --------- --------- ------------------------- --------- -----------
    0:00:54  239877.5      0.00       0.0     745.8                           3252078.2500      0.00  
    0:00:55  239895.8      0.00       0.0     727.2                           3252831.7500      0.00  
    0:01:00  239821.9      0.00       0.0     727.5                           3249103.2500      0.00  
    0:01:00  239821.9      0.00       0.0     727.5                           3249103.2500      0.00  
    0:01:00  239821.9      0.00       0.0     727.5                           3249143.5000      0.00  
    0:01:00  239821.9      0.00       0.0     727.5                           3249143.5000      0.00  
    0:01:00  239821.9      0.00       0.0     727.5                           3249143.5000      0.00  
    0:01:00  239821.9      0.00       0.0     727.5                           3249143.5000      0.00  
    0:01:00  239821.9      0.00       0.0     727.5                           3249143.5000      0.00  
    0:01:00  239821.9      0.00       0.0     727.5                           3249143.5000      0.00  
    0:01:00  239821.9      0.00       0.0     727.5                           3249143.5000      0.00  
    0:01:02  239821.9      0.00       0.0     727.5                           3249143.5000      0.00  
    0:01:06  239816.5      0.00       0.0     728.0                           3248959.7500      0.00  
    0:01:06  239816.5      0.00       0.0     728.0                           3248959.7500      0.00  
    0:01:06  239817.3      0.00       0.0     728.0                           3249029.5000      0.00  
    0:01:06  239817.3      0.00       0.0     728.0                           3249029.5000      0.00  
    0:01:06  239822.1      0.00       0.0     728.0                           3249147.7500      0.00  
    0:01:06  239822.1      0.00       0.0     728.0                           3249147.7500      0.00  
    0:01:06  239822.1      0.00       0.0     728.0                           3249147.7500      0.00  
    0:01:07  239822.1      0.00       0.0     728.0                           3249147.7500      0.00  
    0:01:07  239822.1      0.00       0.0     728.0                           3249147.7500      0.00  
    0:01:08  239822.1      0.00       0.0     728.0                           3249147.7500      0.00  

                                  TOTAL                                                            
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE   MIN DELAY 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER      COST    
  --------- --------- --------- --------- --------- ------------------------- --------- -----------
    0:01:08  239822.1      0.00       0.0     728.0                           3249147.7500      0.00  
    0:01:12  239814.1      0.00       0.0     728.0                           3248821.7500      0.00  
    0:01:15  239797.4      0.00       0.0     728.0                           3248505.7500      0.00  
    0:01:18  239735.9      0.00       0.0     728.0                           3246456.5000      0.00  
    0:01:23  239732.5      0.00       0.0     727.2                           3245435.0000      0.00  
    0:01:25  239690.7      0.00       0.0     727.3                           3244211.7500      0.00  
    0:01:25  239690.7      0.00       0.0     727.3                           3244211.7500      0.00  
    0:01:25  239690.7      0.00       0.0     727.3                           3244211.7500      0.00  
    0:01:25  239690.7      0.00       0.0     727.3                           3244211.7500      0.00  
    0:01:32  239686.7      0.00       0.0     727.3                           3244147.0000      0.00  
Loading db file '/srv/ece411ag/freepdk-45nm/stdcells.db'
Loading db file '/srv/tmp/c48772b1-f2a2-42f1-9786-660cc5780515/dut/sram/output/mp_cache_data_array/mp_cache_data_array_TT_1p0V_25C_lib.db'
Loading db file '/srv/tmp/c48772b1-f2a2-42f1-9786-660cc5780515/dut/sram/output/mp_cache_tag_array/mp_cache_tag_array_TT_1p0V_25C_lib.db'


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
Information: State dependent leakage is now switched from off to on.
Information: Propagating switching activity (low effort zero delay simulation). (PWR-6)
current_design $design_toplevel
Current design is 'cpu'.
{cpu}
report_area -hier > reports/area.rpt
report_timing -delay max > reports/timing.rpt
check_design
 
****************************************
check_design summary:
Version:     R-2020.09-SP4
Date:        Tue Dec  3 20:36:35 2024
****************************************

                   Name                                            Total
--------------------------------------------------------------------------------
No issues found.
--------------------------------------------------------------------------------

1
write_file -format ddc -hierarchy -output outputs/synth.ddc
Writing ddc file 'outputs/synth.ddc'.
1
write_file -format verilog -hierarchy -output [format "outputs/%s.gate.v" $design_toplevel]
Writing verilog file '/srv/tmp/c48772b1-f2a2-42f1-9786-660cc5780515/dut/synth/outputs/cpu.gate.v'.
1
exit

Memory usage for this session 704 Mbytes.
Memory usage for this session including child processes 1116 Mbytes.
CPU usage for this session 2422 seconds ( 0.67 hours ).
Elapsed time for this session 1344 seconds ( 0.37 hours ).

Thank you...
rm -f  *.log
rm -f  default.svf
rm -rf work
make[1]: Leaving directory '/srv/tmp/c48772b1-f2a2-42f1-9786-660cc5780515/dut/synth'
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : cpu
Version: R-2020.09-SP4
Date   : Tue Dec  3 20:36:35 2024
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: typical   Library: NangateOpenCellLibrary
Wire Load Model Mode: enclosed

  Startpoint: execute_i/fu_div_i/R_4730
              (rising edge-triggered flip-flop clocked by my_clk)
  Endpoint: execute_i/fu_div_i/U1/part_rem_reg_reg[1]
            (rising edge-triggered flip-flop clocked by my_clk)
  Path Group: my_clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fu_div_rem         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock my_clk (rise edge)                            0.000000   0.000000
  clock network delay (ideal)                         0.000000   0.000000
  execute_i/fu_div_i/R_4730/CK (DFFR_X1)              0.000000   0.000000 r
  execute_i/fu_div_i/R_4730/Q (DFFR_X1)               0.109807   0.109807 r
  execute_i/fu_div_i/U279/Z (BUF_X1)                  0.057567   0.167374 r
  execute_i/fu_div_i/U951/ZN (XNOR2_X1)               0.094984   0.262358 r
  execute_i/fu_div_i/U161/ZN (NOR2_X2)                0.050790   0.313148 f
  execute_i/fu_div_i/U369/ZN (NOR2_X1)                0.054554   0.367702 r
  execute_i/fu_div_i/U599/ZN (NAND2_X1)               0.040693   0.408395 f
  execute_i/fu_div_i/U99/ZN (NOR2_X1)                 0.068623   0.477017 r
  execute_i/fu_div_i/U970/ZN (NAND2_X1)               0.033639   0.510656 f
  execute_i/fu_div_i/U971/ZN (OAI21_X1)               0.054914   0.565570 r
  execute_i/fu_div_i/U34/ZN (OR2_X4)                  0.071697   0.637267 r
  execute_i/fu_div_i/U1101/Z (MUX2_X1)                0.097809   0.735076 f
  execute_i/fu_div_i/U287/ZN (NAND2_X1)               0.037075   0.772152 r
  execute_i/fu_div_i/U479/ZN (INV_X1)                 0.023773   0.795925 f
  execute_i/fu_div_i/U621/ZN (AOI21_X1)               0.063772   0.859697 r
  execute_i/fu_div_i/U1103/ZN (OAI21_X1)              0.036719   0.896415 f
  execute_i/fu_div_i/U301/ZN (INV_X1)                 0.034239   0.930654 r
  execute_i/fu_div_i/U411/ZN (OAI21_X1)               0.035314   0.965968 f
  execute_i/fu_div_i/U428/ZN (AOI21_X1)               0.056792   1.022760 r
  execute_i/fu_div_i/U82/ZN (OAI21_X1)                0.041547   1.064307 f
  execute_i/fu_div_i/U353/ZN (NAND2_X1)               0.032044   1.096351 r
  execute_i/fu_div_i/U46/ZN (AND2_X2)                 0.073792   1.170143 r
  execute_i/fu_div_i/U652/ZN (OAI21_X1)               0.065052   1.235195 f
  execute_i/fu_div_i/U49/Z (BUF_X2)                   0.072272   1.307467 f
  execute_i/fu_div_i/U1153/Z (MUX2_X1)                0.092063   1.399531 r
  execute_i/fu_div_i/U767/ZN (NOR2_X1)                0.036458   1.435988 f
  execute_i/fu_div_i/U768/ZN (NOR2_X1)                0.062036   1.498024 r
  execute_i/fu_div_i/U271/ZN (NAND2_X1)               0.044714   1.542739 f
  execute_i/fu_div_i/U494/ZN (NOR2_X2)                0.066042   1.608780 r
  execute_i/fu_div_i/U707/ZN (NAND2_X1)               0.031543   1.640323 f
  execute_i/fu_div_i/U772/ZN (OAI21_X1)               0.055281   1.695604 r
  execute_i/fu_div_i/U1259/ZN (INV_X1)                0.030260   1.725864 f
  execute_i/fu_div_i/U55/ZN (OAI21_X1)                0.054529   1.780393 r
  execute_i/fu_div_i/U41/Z (BUF_X1)                   0.098221   1.878614 r
  execute_i/fu_div_i/U1/part_rem_reg_reg[1]/SE (SDFFR_X1)
                                                      0.021387   1.900001 r
  data arrival time                                              1.900001

  clock my_clk (rise edge)                            1.990000   1.990000
  clock network delay (ideal)                         0.000000   1.990000
  execute_i/fu_div_i/U1/part_rem_reg_reg[1]/CK (SDFFR_X1)
                                                      0.000000   1.990000 r
  library setup time                                  -0.089982  1.900018
  data required time                                             1.900018
  --------------------------------------------------------------------------
  data required time                                             1.900018
  data arrival time                                              -1.900001
  --------------------------------------------------------------------------
  slack (MET)                                                    0.000017


1
 
****************************************
Report : area
Design : cpu
Version: R-2020.09-SP4
Date   : Tue Dec  3 20:36:30 2024
****************************************

Information: Updating design information... (UID-85)
Library(s) Used:

    NangateOpenCellLibrary (File: /srv/ece411ag/freepdk-45nm/stdcells.db)
    mp_cache_tag_array_TT_1p0V_25C_lib (File: /srv/tmp/c48772b1-f2a2-42f1-9786-660cc5780515/dut/sram/output/mp_cache_tag_array/mp_cache_tag_array_TT_1p0V_25C_lib.db)
    mp_cache_data_array_TT_1p0V_25C_lib (File: /srv/tmp/c48772b1-f2a2-42f1-9786-660cc5780515/dut/sram/output/mp_cache_data_array/mp_cache_data_array_TT_1p0V_25C_lib.db)

Number of ports:                        22388
Number of nets:                        115636
Number of cells:                        97095
Number of combinational cells:          82761
Number of sequential cells:             12362
Number of macros/black boxes:              16
Number of buf/inv:                      10549
Number of references:                      35

Combinational area:              92028.552794
Buf/Inv area:                     7185.723960
Noncombinational area:           67817.497539
Macro/Black Box area:            79840.682617
Net Interconnect area:      undefined  (Wire load has zero net area)

Total cell area:                239686.732951
Total area:                 undefined

Hierarchical area distribution
------------------------------

                                  Global cell area               Local cell area
                                  --------------------  ---------------------------------- 
Hierarchical cell                 Absolute     Percent  Combi-      Noncombi-   Black-
                                  Total        Total    national    national    boxes       Design
--------------------------------  -----------  -------  ----------  ----------  ----------  ----------------------------------------------------------
cpu                               239686.7330    100.0    286.2160    205.3520      0.0000  cpu
arbiter                             3446.8280      1.4   1145.3960   2281.4820      0.0000  cache_arbiter
arbiter/clk_gate_d_dfp_read_reg_reg
                                       3.9900      0.0      0.0000      3.9900      0.0000  SNPS_CLOCK_GATE_HIGH_cache_arbiter_3
arbiter/clk_gate_full_burst_reg_reg_255_
                                       3.9900      0.0      0.0000      3.9900      0.0000  SNPS_CLOCK_GATE_HIGH_cache_arbiter_2
arbiter/clk_gate_missed_i_addr_reg_reg_31_
                                       3.9900      0.0      0.0000      3.9900      0.0000  SNPS_CLOCK_GATE_HIGH_cache_arbiter_1
arbiter/clk_gate_missed_rw_reg_reg
                                       3.9900      0.0      0.0000      3.9900      0.0000  SNPS_CLOCK_GATE_HIGH_cache_arbiter_0
arbiter/clk_gate_state_reg_31_         3.9900      0.0      0.0000      3.9900      0.0000  SNPS_CLOCK_GATE_HIGH_cache_arbiter_4
cache_adapter_i                     3626.9100      1.5    841.6240   2765.3360      0.0000  cacheline_adapter
cache_adapter_i/clk_gate_cache_wdata_reg_reg_127_
                                       3.9900      0.0      0.0000      3.9900      0.0000  SNPS_CLOCK_GATE_HIGH_cacheline_adapter_2
cache_adapter_i/clk_gate_cache_wdata_reg_reg_191_
                                       3.9900      0.0      0.0000      3.9900      0.0000  SNPS_CLOCK_GATE_HIGH_cacheline_adapter_3
cache_adapter_i/clk_gate_cache_wdata_reg_reg_255_
                                       3.9900      0.0      0.0000      3.9900      0.0000  SNPS_CLOCK_GATE_HIGH_cacheline_adapter_4
cache_adapter_i/clk_gate_cache_wdata_reg_reg_63_
                                       3.9900      0.0      0.0000      3.9900      0.0000  SNPS_CLOCK_GATE_HIGH_cacheline_adapter_1
cache_adapter_i/clk_gate_mem_wdata_reg_reg_255_
                                       3.9900      0.0      0.0000      3.9900      0.0000  SNPS_CLOCK_GATE_HIGH_cacheline_adapter_0
cache_d                            47230.0214     19.7    528.0100    631.2180  39920.3413  cache_0
cache_d/arrays_0__valid_array        185.4020      0.1     72.8840    108.5280      0.0000  valid_array_3
cache_d/arrays_0__valid_array/clk_gate_internal_array_reg_0__0_
                                       3.9900      0.0      0.0000      3.9900      0.0000  SNPS_CLOCK_GATE_HIGH_valid_array_0_3
cache_d/arrays_1__valid_array        184.8700      0.1     73.9480    106.9320      0.0000  valid_array_2
cache_d/arrays_1__valid_array/clk_gate_internal_array_reg_0__0_
                                       3.9900      0.0      0.0000      3.9900      0.0000  SNPS_CLOCK_GATE_HIGH_valid_array_0_2
cache_d/arrays_2__valid_array        185.4020      0.1     72.8840    108.5280      0.0000  valid_array_1
cache_d/arrays_2__valid_array/clk_gate_internal_array_reg_0__0_
                                       3.9900      0.0      0.0000      3.9900      0.0000  SNPS_CLOCK_GATE_HIGH_valid_array_0_1
cache_d/arrays_3__valid_array        185.4020      0.1     72.8840    108.5280      0.0000  valid_array_0
cache_d/arrays_3__valid_array/clk_gate_internal_array_reg_0__0_
                                       3.9900      0.0      0.0000      3.9900      0.0000  SNPS_CLOCK_GATE_HIGH_valid_array_0_0
cache_d/lru_array                    573.7620      0.2    160.3980    349.5240      0.0000  lru_array_0
cache_d/lru_array/clk_gate_internal_array_reg_0__2_
                                       3.9900      0.0      0.0000      3.9900      0.0000  SNPS_CLOCK_GATE_HIGH_lru_array_0_0
cache_d/lru_array/clk_gate_internal_array_reg_10__2_
                                       3.9900      0.0      0.0000      3.9900      0.0000  SNPS_CLOCK_GATE_HIGH_lru_array_0_6
cache_d/lru_array/clk_gate_internal_array_reg_11__2_
                                       3.9900      0.0      0.0000      3.9900      0.0000  SNPS_CLOCK_GATE_HIGH_lru_array_0_5
cache_d/lru_array/clk_gate_internal_array_reg_12__2_
                                       3.9900      0.0      0.0000      3.9900      0.0000  SNPS_CLOCK_GATE_HIGH_lru_array_0_4
cache_d/lru_array/clk_gate_internal_array_reg_13__2_
                                       3.9900      0.0      0.0000      3.9900      0.0000  SNPS_CLOCK_GATE_HIGH_lru_array_0_3
cache_d/lru_array/clk_gate_internal_array_reg_14__2_
                                       3.9900      0.0      0.0000      3.9900      0.0000  SNPS_CLOCK_GATE_HIGH_lru_array_0_2
cache_d/lru_array/clk_gate_internal_array_reg_15__2_
                                       3.9900      0.0      0.0000      3.9900      0.0000  SNPS_CLOCK_GATE_HIGH_lru_array_0_1
cache_d/lru_array/clk_gate_internal_array_reg_1__2_
                                       3.9900      0.0      0.0000      3.9900      0.0000  SNPS_CLOCK_GATE_HIGH_lru_array_0_15
cache_d/lru_array/clk_gate_internal_array_reg_2__2_
                                       3.9900      0.0      0.0000      3.9900      0.0000  SNPS_CLOCK_GATE_HIGH_lru_array_0_14
cache_d/lru_array/clk_gate_internal_array_reg_3__2_
                                       3.9900      0.0      0.0000      3.9900      0.0000  SNPS_CLOCK_GATE_HIGH_lru_array_0_13
cache_d/lru_array/clk_gate_internal_array_reg_4__2_
                                       3.9900      0.0      0.0000      3.9900      0.0000  SNPS_CLOCK_GATE_HIGH_lru_array_0_12
cache_d/lru_array/clk_gate_internal_array_reg_5__2_
                                       3.9900      0.0      0.0000      3.9900      0.0000  SNPS_CLOCK_GATE_HIGH_lru_array_0_11
cache_d/lru_array/clk_gate_internal_array_reg_6__2_
                                       3.9900      0.0      0.0000      3.9900      0.0000  SNPS_CLOCK_GATE_HIGH_lru_array_0_10
cache_d/lru_array/clk_gate_internal_array_reg_7__2_
                                       3.9900      0.0      0.0000      3.9900      0.0000  SNPS_CLOCK_GATE_HIGH_lru_array_0_9
cache_d/lru_array/clk_gate_internal_array_reg_8__2_
                                       3.9900      0.0      0.0000      3.9900      0.0000  SNPS_CLOCK_GATE_HIGH_lru_array_0_8
cache_d/lru_array/clk_gate_internal_array_reg_9__2_
                                       3.9900      0.0      0.0000      3.9900      0.0000  SNPS_CLOCK_GATE_HIGH_lru_array_0_7
cache_d/stage_1_i                   2109.1140      0.9   2109.1140      0.0000      0.0000  stage_1_0
cache_d/stage_2_i                   2726.5000      1.1   2726.5000      0.0000      0.0000  stage_2_0
cache_i                            45991.7913     19.2    762.3560    417.0880  39920.3413  cache_1
cache_i/arrays_0__valid_array        185.4020      0.1     72.8840    108.5280      0.0000  valid_array_7
cache_i/arrays_0__valid_array/clk_gate_internal_array_reg_0__0_
                                       3.9900      0.0      0.0000      3.9900      0.0000  SNPS_CLOCK_GATE_HIGH_valid_array_4_3
cache_i/arrays_1__valid_array        185.9340      0.1     75.0120    106.9320      0.0000  valid_array_6
cache_i/arrays_1__valid_array/clk_gate_internal_array_reg_0__0_
                                       3.9900      0.0      0.0000      3.9900      0.0000  SNPS_CLOCK_GATE_HIGH_valid_array_4_2
cache_i/arrays_2__valid_array        185.4020      0.1     72.8840    108.5280      0.0000  valid_array_5
cache_i/arrays_2__valid_array/clk_gate_internal_array_reg_0__0_
                                       3.9900      0.0      0.0000      3.9900      0.0000  SNPS_CLOCK_GATE_HIGH_valid_array_4_1
cache_i/arrays_3__valid_array        185.4020      0.1     72.8840    108.5280      0.0000  valid_array_4
cache_i/arrays_3__valid_array/clk_gate_internal_array_reg_0__0_
                                       3.9900      0.0      0.0000      3.9900      0.0000  SNPS_CLOCK_GATE_HIGH_valid_array_4_0
cache_i/lru_array                    569.2400      0.2    155.8760    349.5240      0.0000  lru_array_1
cache_i/lru_array/clk_gate_internal_array_reg_0__2_
                                       3.9900      0.0      0.0000      3.9900      0.0000  SNPS_CLOCK_GATE_HIGH_lru_array_0_31
cache_i/lru_array/clk_gate_internal_array_reg_10__2_
                                       3.9900      0.0      0.0000      3.9900      0.0000  SNPS_CLOCK_GATE_HIGH_lru_array_0_21
cache_i/lru_array/clk_gate_internal_array_reg_11__2_
                                       3.9900      0.0      0.0000      3.9900      0.0000  SNPS_CLOCK_GATE_HIGH_lru_array_0_20
cache_i/lru_array/clk_gate_internal_array_reg_12__2_
                                       3.9900      0.0      0.0000      3.9900      0.0000  SNPS_CLOCK_GATE_HIGH_lru_array_0_19
cache_i/lru_array/clk_gate_internal_array_reg_13__2_
                                       3.9900      0.0      0.0000      3.9900      0.0000  SNPS_CLOCK_GATE_HIGH_lru_array_0_18
cache_i/lru_array/clk_gate_internal_array_reg_14__2_
                                       3.9900      0.0      0.0000      3.9900      0.0000  SNPS_CLOCK_GATE_HIGH_lru_array_0_17
cache_i/lru_array/clk_gate_internal_array_reg_15__2_
                                       3.9900      0.0      0.0000      3.9900      0.0000  SNPS_CLOCK_GATE_HIGH_lru_array_0_16
cache_i/lru_array/clk_gate_internal_array_reg_1__2_
                                       3.9900      0.0      0.0000      3.9900      0.0000  SNPS_CLOCK_GATE_HIGH_lru_array_0_30
cache_i/lru_array/clk_gate_internal_array_reg_2__2_
                                       3.9900      0.0      0.0000      3.9900      0.0000  SNPS_CLOCK_GATE_HIGH_lru_array_0_29
cache_i/lru_array/clk_gate_internal_array_reg_3__2_
                                       3.9900      0.0      0.0000      3.9900      0.0000  SNPS_CLOCK_GATE_HIGH_lru_array_0_28
cache_i/lru_array/clk_gate_internal_array_reg_4__2_
                                       3.9900      0.0      0.0000      3.9900      0.0000  SNPS_CLOCK_GATE_HIGH_lru_array_0_27
cache_i/lru_array/clk_gate_internal_array_reg_5__2_
                                       3.9900      0.0      0.0000      3.9900      0.0000  SNPS_CLOCK_GATE_HIGH_lru_array_0_26
cache_i/lru_array/clk_gate_internal_array_reg_6__2_
                                       3.9900      0.0      0.0000      3.9900      0.0000  SNPS_CLOCK_GATE_HIGH_lru_array_0_25
cache_i/lru_array/clk_gate_internal_array_reg_7__2_
                                       3.9900      0.0      0.0000      3.9900      0.0000  SNPS_CLOCK_GATE_HIGH_lru_array_0_24
cache_i/lru_array/clk_gate_internal_array_reg_8__2_
                                       3.9900      0.0      0.0000      3.9900      0.0000  SNPS_CLOCK_GATE_HIGH_lru_array_0_23
cache_i/lru_array/clk_gate_internal_array_reg_9__2_
                                       3.9900      0.0      0.0000      3.9900      0.0000  SNPS_CLOCK_GATE_HIGH_lru_array_0_22
cache_i/stage_1_i                   1186.6260      0.5   1186.6260      0.0000      0.0000  stage_1_1
cache_i/stage_2_i                   2394.0000      1.0   2394.0000      0.0000      0.0000  stage_2_1
clk_gate_pc_reg_31_                    3.9900      0.0      0.0000      3.9900      0.0000  SNPS_CLOCK_GATE_HIGH_cpu_0
execute_i                           9441.9360      3.9    287.8120    285.9500      0.0000  execute
execute_i/clk_gate_rd_div_reg_reg_4_
                                       3.9900      0.0      0.0000      3.9900      0.0000  SNPS_CLOCK_GATE_HIGH_execute_1
execute_i/clk_gate_rd_mul_reg_reg_4_
                                       3.9900      0.0      0.0000      3.9900      0.0000  SNPS_CLOCK_GATE_HIGH_execute_0
execute_i/fu_add_i                  1853.2220      0.8   1853.2220      0.0000      0.0000  fu_add
execute_i/fu_br_i                   1088.2060      0.5   1088.2060      0.0000      0.0000  fu_br
execute_i/fu_div_i                  2621.9620      1.1   1785.1260    824.8660      0.0000  fu_div_rem
execute_i/fu_div_i/U1/clk_gate_b_reg_reg
                                       3.9900      0.0      0.0000      3.9900      0.0000  SNPS_CLOCK_GATE_HIGH_fu_div_rem_DW_div_seq_J19_0_0
execute_i/fu_div_i/U1/clk_gate_shf_reg_reg[0]
                                       3.9900      0.0      0.0000      3.9900      0.0000  SNPS_CLOCK_GATE_HIGH_fu_div_rem_DW_div_seq_J19_0_1
execute_i/fu_div_i/clk_gate_decode_info_reg_reg_funct3__2_
                                       3.9900      0.0      0.0000      3.9900      0.0000  SNPS_CLOCK_GATE_HIGH_fu_div_rem
execute_i/fu_mem_i                   302.1760      0.1    302.1760      0.0000      0.0000  fu_mem
execute_i/fu_mul_i                  2994.6280      1.2   2320.8500    661.8080      0.0000  fu_mult
execute_i/fu_mul_i/U1/clk_gate_b_reg_reg
                                       3.9900      0.0      0.0000      3.9900      0.0000  SNPS_CLOCK_GATE_HIGH_fu_mult_DW_mult_seq_J21_0_1
execute_i/fu_mul_i/U1/clk_gate_mac_reg_reg
                                       3.9900      0.0      0.0000      3.9900      0.0000  SNPS_CLOCK_GATE_HIGH_fu_mult_DW_mult_seq_J21_0_0
execute_i/fu_mul_i/clk_gate_decode_info_reg_reg_funct3__2_
                                       3.9900      0.0      0.0000      3.9900      0.0000  SNPS_CLOCK_GATE_HIGH_fu_mult
free_list_i                         2582.3280      1.1    983.9340   1462.7340      0.0000  free_list
free_list_i/clk_gate_head_reg_reg_5_
                                       3.9900      0.0      0.0000      3.9900      0.0000  SNPS_CLOCK_GATE_HIGH_free_list_1
free_list_i/clk_gate_mem_reg_0__6_
                                       3.9900      0.0      0.0000      3.9900      0.0000  SNPS_CLOCK_GATE_HIGH_free_list_0
free_list_i/clk_gate_mem_reg_10__6_
                                       3.9900      0.0      0.0000      3.9900      0.0000  SNPS_CLOCK_GATE_HIGH_free_list_24
free_list_i/clk_gate_mem_reg_11__6_
                                       3.9900      0.0      0.0000      3.9900      0.0000  SNPS_CLOCK_GATE_HIGH_free_list_23
free_list_i/clk_gate_mem_reg_12__6_
                                       3.9900      0.0      0.0000      3.9900      0.0000  SNPS_CLOCK_GATE_HIGH_free_list_22
free_list_i/clk_gate_mem_reg_13__6_
                                       3.9900      0.0      0.0000      3.9900      0.0000  SNPS_CLOCK_GATE_HIGH_free_list_21
free_list_i/clk_gate_mem_reg_14__6_
                                       3.9900      0.0      0.0000      3.9900      0.0000  SNPS_CLOCK_GATE_HIGH_free_list_20
free_list_i/clk_gate_mem_reg_15__6_
                                       3.9900      0.0      0.0000      3.9900      0.0000  SNPS_CLOCK_GATE_HIGH_free_list_19
free_list_i/clk_gate_mem_reg_16__6_
                                       3.9900      0.0      0.0000      3.9900      0.0000  SNPS_CLOCK_GATE_HIGH_free_list_18
free_list_i/clk_gate_mem_reg_17__6_
                                       3.9900      0.0      0.0000      3.9900      0.0000  SNPS_CLOCK_GATE_HIGH_free_list_17
free_list_i/clk_gate_mem_reg_18__6_
                                       3.9900      0.0      0.0000      3.9900      0.0000  SNPS_CLOCK_GATE_HIGH_free_list_16
free_list_i/clk_gate_mem_reg_19__6_
                                       3.9900      0.0      0.0000      3.9900      0.0000  SNPS_CLOCK_GATE_HIGH_free_list_15
free_list_i/clk_gate_mem_reg_1__6_
                                       3.9900      0.0      0.0000      3.9900      0.0000  SNPS_CLOCK_GATE_HIGH_free_list_33
free_list_i/clk_gate_mem_reg_20__6_
                                       3.9900      0.0      0.0000      3.9900      0.0000  SNPS_CLOCK_GATE_HIGH_free_list_14
free_list_i/clk_gate_mem_reg_21__6_
                                       3.9900      0.0      0.0000      3.9900      0.0000  SNPS_CLOCK_GATE_HIGH_free_list_13
free_list_i/clk_gate_mem_reg_22__6_
                                       3.9900      0.0      0.0000      3.9900      0.0000  SNPS_CLOCK_GATE_HIGH_free_list_12
free_list_i/clk_gate_mem_reg_23__6_
                                       3.9900      0.0      0.0000      3.9900      0.0000  SNPS_CLOCK_GATE_HIGH_free_list_11
free_list_i/clk_gate_mem_reg_24__6_
                                       3.9900      0.0      0.0000      3.9900      0.0000  SNPS_CLOCK_GATE_HIGH_free_list_10
free_list_i/clk_gate_mem_reg_25__6_
                                       3.9900      0.0      0.0000      3.9900      0.0000  SNPS_CLOCK_GATE_HIGH_free_list_9
free_list_i/clk_gate_mem_reg_26__6_
                                       3.9900      0.0      0.0000      3.9900      0.0000  SNPS_CLOCK_GATE_HIGH_free_list_8
free_list_i/clk_gate_mem_reg_27__6_
                                       3.9900      0.0      0.0000      3.9900      0.0000  SNPS_CLOCK_GATE_HIGH_free_list_7
free_list_i/clk_gate_mem_reg_28__6_
                                       3.9900      0.0      0.0000      3.9900      0.0000  SNPS_CLOCK_GATE_HIGH_free_list_6
free_list_i/clk_gate_mem_reg_29__6_
                                       3.9900      0.0      0.0000      3.9900      0.0000  SNPS_CLOCK_GATE_HIGH_free_list_5
free_list_i/clk_gate_mem_reg_2__6_
                                       3.9900      0.0      0.0000      3.9900      0.0000  SNPS_CLOCK_GATE_HIGH_free_list_32
free_list_i/clk_gate_mem_reg_30__6_
                                       3.9900      0.0      0.0000      3.9900      0.0000  SNPS_CLOCK_GATE_HIGH_free_list_4
free_list_i/clk_gate_mem_reg_31__6_
                                       3.9900      0.0      0.0000      3.9900      0.0000  SNPS_CLOCK_GATE_HIGH_free_list_3
free_list_i/clk_gate_mem_reg_3__6_
                                       3.9900      0.0      0.0000      3.9900      0.0000  SNPS_CLOCK_GATE_HIGH_free_list_31
free_list_i/clk_gate_mem_reg_4__6_
                                       3.9900      0.0      0.0000      3.9900      0.0000  SNPS_CLOCK_GATE_HIGH_free_list_30
free_list_i/clk_gate_mem_reg_5__6_
                                       3.9900      0.0      0.0000      3.9900      0.0000  SNPS_CLOCK_GATE_HIGH_free_list_29
free_list_i/clk_gate_mem_reg_6__6_
                                       3.9900      0.0      0.0000      3.9900      0.0000  SNPS_CLOCK_GATE_HIGH_free_list_28
free_list_i/clk_gate_mem_reg_7__6_
                                       3.9900      0.0      0.0000      3.9900      0.0000  SNPS_CLOCK_GATE_HIGH_free_list_27
free_list_i/clk_gate_mem_reg_8__6_
                                       3.9900      0.0      0.0000      3.9900      0.0000  SNPS_CLOCK_GATE_HIGH_free_list_26
free_list_i/clk_gate_mem_reg_9__6_
                                       3.9900      0.0      0.0000      3.9900      0.0000  SNPS_CLOCK_GATE_HIGH_free_list_25
free_list_i/clk_gate_tail_reg_reg_5_
                                       3.9900      0.0      0.0000      3.9900      0.0000  SNPS_CLOCK_GATE_HIGH_free_list_2
memory_queue_i                     16929.5701      7.1   7788.7461   9005.1640      0.0000  memory_queue
memory_queue_i/clk_gate_head_reg_reg_3_
                                       3.9900      0.0      0.0000      3.9900      0.0000  SNPS_CLOCK_GATE_HIGH_memory_queue_49
memory_queue_i/clk_gate_mem_reg_0__addr_ready_
                                       3.9900      0.0      0.0000      3.9900      0.0000  SNPS_CLOCK_GATE_HIGH_memory_queue_47
memory_queue_i/clk_gate_mem_reg_0__valid_
                                       3.9900      0.0      0.0000      3.9900      0.0000  SNPS_CLOCK_GATE_HIGH_memory_queue_48
memory_queue_i/clk_gate_mem_reg_10__addr_ready_
                                       3.9900      0.0      0.0000      3.9900      0.0000  SNPS_CLOCK_GATE_HIGH_memory_queue_17
memory_queue_i/clk_gate_mem_reg_10__valid_
                                       3.9900      0.0      0.0000      3.9900      0.0000  SNPS_CLOCK_GATE_HIGH_memory_queue_18
memory_queue_i/clk_gate_mem_reg_11__addr_ready_
                                       3.9900      0.0      0.0000      3.9900      0.0000  SNPS_CLOCK_GATE_HIGH_memory_queue_14
memory_queue_i/clk_gate_mem_reg_11__valid_
                                       3.9900      0.0      0.0000      3.9900      0.0000  SNPS_CLOCK_GATE_HIGH_memory_queue_15
memory_queue_i/clk_gate_mem_reg_12__addr_ready_
                                       3.9900      0.0      0.0000      3.9900      0.0000  SNPS_CLOCK_GATE_HIGH_memory_queue_11
memory_queue_i/clk_gate_mem_reg_12__valid_
                                       3.9900      0.0      0.0000      3.9900      0.0000  SNPS_CLOCK_GATE_HIGH_memory_queue_12
memory_queue_i/clk_gate_mem_reg_13__addr_ready_
                                       3.9900      0.0      0.0000      3.9900      0.0000  SNPS_CLOCK_GATE_HIGH_memory_queue_8
memory_queue_i/clk_gate_mem_reg_13__valid_
                                       3.9900      0.0      0.0000      3.9900      0.0000  SNPS_CLOCK_GATE_HIGH_memory_queue_9
memory_queue_i/clk_gate_mem_reg_14__addr_ready_
                                       3.9900      0.0      0.0000      3.9900      0.0000  SNPS_CLOCK_GATE_HIGH_memory_queue_5
memory_queue_i/clk_gate_mem_reg_14__valid_
                                       3.9900      0.0      0.0000      3.9900      0.0000  SNPS_CLOCK_GATE_HIGH_memory_queue_6
memory_queue_i/clk_gate_mem_reg_15__addr_ready_
                                       3.9900      0.0      0.0000      3.9900      0.0000  SNPS_CLOCK_GATE_HIGH_memory_queue_2
memory_queue_i/clk_gate_mem_reg_15__valid_
                                       3.9900      0.0      0.0000      3.9900      0.0000  SNPS_CLOCK_GATE_HIGH_memory_queue_3
memory_queue_i/clk_gate_mem_reg_1__addr_ready_
                                       3.9900      0.0      0.0000      3.9900      0.0000  SNPS_CLOCK_GATE_HIGH_memory_queue_44
memory_queue_i/clk_gate_mem_reg_1__valid_
                                       3.9900      0.0      0.0000      3.9900      0.0000  SNPS_CLOCK_GATE_HIGH_memory_queue_45
memory_queue_i/clk_gate_mem_reg_2__addr_ready_
                                       3.9900      0.0      0.0000      3.9900      0.0000  SNPS_CLOCK_GATE_HIGH_memory_queue_41
memory_queue_i/clk_gate_mem_reg_2__valid_
                                       3.9900      0.0      0.0000      3.9900      0.0000  SNPS_CLOCK_GATE_HIGH_memory_queue_42
memory_queue_i/clk_gate_mem_reg_3__addr_ready_
                                       3.9900      0.0      0.0000      3.9900      0.0000  SNPS_CLOCK_GATE_HIGH_memory_queue_38
memory_queue_i/clk_gate_mem_reg_3__valid_
                                       3.9900      0.0      0.0000      3.9900      0.0000  SNPS_CLOCK_GATE_HIGH_memory_queue_39
memory_queue_i/clk_gate_mem_reg_4__addr_ready_
                                       3.9900      0.0      0.0000      3.9900      0.0000  SNPS_CLOCK_GATE_HIGH_memory_queue_35
memory_queue_i/clk_gate_mem_reg_4__valid_
                                       3.9900      0.0      0.0000      3.9900      0.0000  SNPS_CLOCK_GATE_HIGH_memory_queue_36
memory_queue_i/clk_gate_mem_reg_5__addr_ready_
                                       3.9900      0.0      0.0000      3.9900      0.0000  SNPS_CLOCK_GATE_HIGH_memory_queue_32
memory_queue_i/clk_gate_mem_reg_5__valid_
                                       3.9900      0.0      0.0000      3.9900      0.0000  SNPS_CLOCK_GATE_HIGH_memory_queue_33
memory_queue_i/clk_gate_mem_reg_6__addr_ready_
                                       3.9900      0.0      0.0000      3.9900      0.0000  SNPS_CLOCK_GATE_HIGH_memory_queue_29
memory_queue_i/clk_gate_mem_reg_6__valid_
                                       3.9900      0.0      0.0000      3.9900      0.0000  SNPS_CLOCK_GATE_HIGH_memory_queue_30
memory_queue_i/clk_gate_mem_reg_7__addr_ready_
                                       3.9900      0.0      0.0000      3.9900      0.0000  SNPS_CLOCK_GATE_HIGH_memory_queue_26
memory_queue_i/clk_gate_mem_reg_7__valid_
                                       3.9900      0.0      0.0000      3.9900      0.0000  SNPS_CLOCK_GATE_HIGH_memory_queue_27
memory_queue_i/clk_gate_mem_reg_8__addr_ready_
                                       3.9900      0.0      0.0000      3.9900      0.0000  SNPS_CLOCK_GATE_HIGH_memory_queue_23
memory_queue_i/clk_gate_mem_reg_8__valid_
                                       3.9900      0.0      0.0000      3.9900      0.0000  SNPS_CLOCK_GATE_HIGH_memory_queue_24
memory_queue_i/clk_gate_mem_reg_9__addr_ready_
                                       3.9900      0.0      0.0000      3.9900      0.0000  SNPS_CLOCK_GATE_HIGH_memory_queue_20
memory_queue_i/clk_gate_mem_reg_9__valid_
                                       3.9900      0.0      0.0000      3.9900      0.0000  SNPS_CLOCK_GATE_HIGH_memory_queue_21
memory_queue_i/clk_gate_tail_reg_reg_3_
                                       3.9900      0.0      0.0000      3.9900      0.0000  SNPS_CLOCK_GATE_HIGH_memory_queue_0
phys_regfile_i                     51833.2919     21.6  36738.3243  14843.5975      0.0000  phys_regfile
phys_regfile_i/clk_gate_data_reg_10__31_
                                       3.9900      0.0      0.0000      3.9900      0.0000  SNPS_CLOCK_GATE_HIGH_phys_regfile_54
phys_regfile_i/clk_gate_data_reg_11__31_
                                       3.9900      0.0      0.0000      3.9900      0.0000  SNPS_CLOCK_GATE_HIGH_phys_regfile_53
phys_regfile_i/clk_gate_data_reg_12__31_
                                       3.9900      0.0      0.0000      3.9900      0.0000  SNPS_CLOCK_GATE_HIGH_phys_regfile_52
phys_regfile_i/clk_gate_data_reg_13__31_
                                       3.9900      0.0      0.0000      3.9900      0.0000  SNPS_CLOCK_GATE_HIGH_phys_regfile_51
phys_regfile_i/clk_gate_data_reg_14__31_
                                       3.9900      0.0      0.0000      3.9900      0.0000  SNPS_CLOCK_GATE_HIGH_phys_regfile_50
phys_regfile_i/clk_gate_data_reg_15__31_
                                       3.9900      0.0      0.0000      3.9900      0.0000  SNPS_CLOCK_GATE_HIGH_phys_regfile_49
phys_regfile_i/clk_gate_data_reg_16__31_
                                       3.9900      0.0      0.0000      3.9900      0.0000  SNPS_CLOCK_GATE_HIGH_phys_regfile_48
phys_regfile_i/clk_gate_data_reg_17__31_
                                       3.9900      0.0      0.0000      3.9900      0.0000  SNPS_CLOCK_GATE_HIGH_phys_regfile_47
phys_regfile_i/clk_gate_data_reg_18__31_
                                       3.9900      0.0      0.0000      3.9900      0.0000  SNPS_CLOCK_GATE_HIGH_phys_regfile_46
phys_regfile_i/clk_gate_data_reg_19__31_
                                       3.9900      0.0      0.0000      3.9900      0.0000  SNPS_CLOCK_GATE_HIGH_phys_regfile_45
phys_regfile_i/clk_gate_data_reg_1__31_
                                       3.9900      0.0      0.0000      3.9900      0.0000  SNPS_CLOCK_GATE_HIGH_phys_regfile_63
phys_regfile_i/clk_gate_data_reg_20__31_
                                       3.9900      0.0      0.0000      3.9900      0.0000  SNPS_CLOCK_GATE_HIGH_phys_regfile_44
phys_regfile_i/clk_gate_data_reg_21__31_
                                       3.9900      0.0      0.0000      3.9900      0.0000  SNPS_CLOCK_GATE_HIGH_phys_regfile_43
phys_regfile_i/clk_gate_data_reg_22__31_
                                       3.9900      0.0      0.0000      3.9900      0.0000  SNPS_CLOCK_GATE_HIGH_phys_regfile_42
phys_regfile_i/clk_gate_data_reg_23__31_
                                       3.9900      0.0      0.0000      3.9900      0.0000  SNPS_CLOCK_GATE_HIGH_phys_regfile_41
phys_regfile_i/clk_gate_data_reg_24__31_
                                       3.9900      0.0      0.0000      3.9900      0.0000  SNPS_CLOCK_GATE_HIGH_phys_regfile_40
phys_regfile_i/clk_gate_data_reg_25__31_
                                       3.9900      0.0      0.0000      3.9900      0.0000  SNPS_CLOCK_GATE_HIGH_phys_regfile_39
phys_regfile_i/clk_gate_data_reg_26__31_
                                       3.9900      0.0      0.0000      3.9900      0.0000  SNPS_CLOCK_GATE_HIGH_phys_regfile_38
phys_regfile_i/clk_gate_data_reg_27__31_
                                       3.9900      0.0      0.0000      3.9900      0.0000  SNPS_CLOCK_GATE_HIGH_phys_regfile_37
phys_regfile_i/clk_gate_data_reg_28__31_
                                       3.9900      0.0      0.0000      3.9900      0.0000  SNPS_CLOCK_GATE_HIGH_phys_regfile_36
phys_regfile_i/clk_gate_data_reg_29__31_
                                       3.9900      0.0      0.0000      3.9900      0.0000  SNPS_CLOCK_GATE_HIGH_phys_regfile_35
phys_regfile_i/clk_gate_data_reg_2__31_
                                       3.9900      0.0      0.0000      3.9900      0.0000  SNPS_CLOCK_GATE_HIGH_phys_regfile_62
phys_regfile_i/clk_gate_data_reg_30__31_
                                       3.9900      0.0      0.0000      3.9900      0.0000  SNPS_CLOCK_GATE_HIGH_phys_regfile_34
phys_regfile_i/clk_gate_data_reg_31__31_
                                       3.9900      0.0      0.0000      3.9900      0.0000  SNPS_CLOCK_GATE_HIGH_phys_regfile_33
phys_regfile_i/clk_gate_data_reg_32__31_
                                       3.9900      0.0      0.0000      3.9900      0.0000  SNPS_CLOCK_GATE_HIGH_phys_regfile_32
phys_regfile_i/clk_gate_data_reg_33__31_
                                       3.9900      0.0      0.0000      3.9900      0.0000  SNPS_CLOCK_GATE_HIGH_phys_regfile_31
phys_regfile_i/clk_gate_data_reg_34__31_
                                       3.9900      0.0      0.0000      3.9900      0.0000  SNPS_CLOCK_GATE_HIGH_phys_regfile_30
phys_regfile_i/clk_gate_data_reg_35__31_
                                       3.9900      0.0      0.0000      3.9900      0.0000  SNPS_CLOCK_GATE_HIGH_phys_regfile_29
phys_regfile_i/clk_gate_data_reg_36__31_
                                       3.9900      0.0      0.0000      3.9900      0.0000  SNPS_CLOCK_GATE_HIGH_phys_regfile_28
phys_regfile_i/clk_gate_data_reg_37__31_
                                       3.9900      0.0      0.0000      3.9900      0.0000  SNPS_CLOCK_GATE_HIGH_phys_regfile_27
phys_regfile_i/clk_gate_data_reg_38__31_
                                       3.9900      0.0      0.0000      3.9900      0.0000  SNPS_CLOCK_GATE_HIGH_phys_regfile_26
phys_regfile_i/clk_gate_data_reg_39__31_
                                       3.9900      0.0      0.0000      3.9900      0.0000  SNPS_CLOCK_GATE_HIGH_phys_regfile_25
phys_regfile_i/clk_gate_data_reg_3__31_
                                       3.9900      0.0      0.0000      3.9900      0.0000  SNPS_CLOCK_GATE_HIGH_phys_regfile_61
phys_regfile_i/clk_gate_data_reg_40__31_
                                       3.9900      0.0      0.0000      3.9900      0.0000  SNPS_CLOCK_GATE_HIGH_phys_regfile_24
phys_regfile_i/clk_gate_data_reg_41__31_
                                       3.9900      0.0      0.0000      3.9900      0.0000  SNPS_CLOCK_GATE_HIGH_phys_regfile_23
phys_regfile_i/clk_gate_data_reg_42__31_
                                       3.9900      0.0      0.0000      3.9900      0.0000  SNPS_CLOCK_GATE_HIGH_phys_regfile_22
phys_regfile_i/clk_gate_data_reg_43__31_
                                       3.9900      0.0      0.0000      3.9900      0.0000  SNPS_CLOCK_GATE_HIGH_phys_regfile_21
phys_regfile_i/clk_gate_data_reg_44__31_
                                       3.9900      0.0      0.0000      3.9900      0.0000  SNPS_CLOCK_GATE_HIGH_phys_regfile_20
phys_regfile_i/clk_gate_data_reg_45__31_
                                       3.9900      0.0      0.0000      3.9900      0.0000  SNPS_CLOCK_GATE_HIGH_phys_regfile_19
phys_regfile_i/clk_gate_data_reg_46__31_
                                       3.9900      0.0      0.0000      3.9900      0.0000  SNPS_CLOCK_GATE_HIGH_phys_regfile_18
phys_regfile_i/clk_gate_data_reg_47__31_
                                       3.9900      0.0      0.0000      3.9900      0.0000  SNPS_CLOCK_GATE_HIGH_phys_regfile_17
phys_regfile_i/clk_gate_data_reg_48__31_
                                       3.9900      0.0      0.0000      3.9900      0.0000  SNPS_CLOCK_GATE_HIGH_phys_regfile_16
phys_regfile_i/clk_gate_data_reg_49__31_
                                       3.9900      0.0      0.0000      3.9900      0.0000  SNPS_CLOCK_GATE_HIGH_phys_regfile_15
phys_regfile_i/clk_gate_data_reg_4__31_
                                       3.9900      0.0      0.0000      3.9900      0.0000  SNPS_CLOCK_GATE_HIGH_phys_regfile_60
phys_regfile_i/clk_gate_data_reg_50__31_
                                       3.9900      0.0      0.0000      3.9900      0.0000  SNPS_CLOCK_GATE_HIGH_phys_regfile_14
phys_regfile_i/clk_gate_data_reg_51__31_
                                       3.9900      0.0      0.0000      3.9900      0.0000  SNPS_CLOCK_GATE_HIGH_phys_regfile_13
phys_regfile_i/clk_gate_data_reg_52__31_
                                       3.9900      0.0      0.0000      3.9900      0.0000  SNPS_CLOCK_GATE_HIGH_phys_regfile_12
phys_regfile_i/clk_gate_data_reg_53__31_
                                       3.9900      0.0      0.0000      3.9900      0.0000  SNPS_CLOCK_GATE_HIGH_phys_regfile_11
phys_regfile_i/clk_gate_data_reg_54__31_
                                       3.9900      0.0      0.0000      3.9900      0.0000  SNPS_CLOCK_GATE_HIGH_phys_regfile_10
phys_regfile_i/clk_gate_data_reg_55__31_
                                       3.9900      0.0      0.0000      3.9900      0.0000  SNPS_CLOCK_GATE_HIGH_phys_regfile_9
phys_regfile_i/clk_gate_data_reg_56__31_
                                       3.9900      0.0      0.0000      3.9900      0.0000  SNPS_CLOCK_GATE_HIGH_phys_regfile_8
phys_regfile_i/clk_gate_data_reg_57__31_
                                       3.9900      0.0      0.0000      3.9900      0.0000  SNPS_CLOCK_GATE_HIGH_phys_regfile_7
phys_regfile_i/clk_gate_data_reg_58__31_
                                       3.9900      0.0      0.0000      3.9900      0.0000  SNPS_CLOCK_GATE_HIGH_phys_regfile_6
phys_regfile_i/clk_gate_data_reg_59__31_
                                       3.9900      0.0      0.0000      3.9900      0.0000  SNPS_CLOCK_GATE_HIGH_phys_regfile_5
phys_regfile_i/clk_gate_data_reg_5__31_
                                       3.9900      0.0      0.0000      3.9900      0.0000  SNPS_CLOCK_GATE_HIGH_phys_regfile_59
phys_regfile_i/clk_gate_data_reg_60__31_
                                       3.9900      0.0      0.0000      3.9900      0.0000  SNPS_CLOCK_GATE_HIGH_phys_regfile_4
phys_regfile_i/clk_gate_data_reg_61__31_
                                       3.9900      0.0      0.0000      3.9900      0.0000  SNPS_CLOCK_GATE_HIGH_phys_regfile_3
phys_regfile_i/clk_gate_data_reg_62__31_
                                       3.9900      0.0      0.0000      3.9900      0.0000  SNPS_CLOCK_GATE_HIGH_phys_regfile_2
phys_regfile_i/clk_gate_data_reg_63__31_
                                       3.9900      0.0      0.0000      3.9900      0.0000  SNPS_CLOCK_GATE_HIGH_phys_regfile_1
phys_regfile_i/clk_gate_data_reg_6__31_
                                       3.9900      0.0      0.0000      3.9900      0.0000  SNPS_CLOCK_GATE_HIGH_phys_regfile_58
phys_regfile_i/clk_gate_data_reg_7__31_
                                       3.9900      0.0      0.0000      3.9900      0.0000  SNPS_CLOCK_GATE_HIGH_phys_regfile_57
phys_regfile_i/clk_gate_data_reg_8__31_
                                       3.9900      0.0      0.0000      3.9900      0.0000  SNPS_CLOCK_GATE_HIGH_phys_regfile_56
phys_regfile_i/clk_gate_data_reg_9__31_
                                       3.9900      0.0      0.0000      3.9900      0.0000  SNPS_CLOCK_GATE_HIGH_phys_regfile_55
queue_i                            11364.5841      4.7   4784.5421   6444.3820      0.0000  queue_DATA_WIDTH32_QUEUE_DEPTH32_1
queue_i/clk_gate_head_reg_reg_5_       3.9900      0.0      0.0000      3.9900      0.0000  SNPS_CLOCK_GATE_HIGH_queue_DATA_WIDTH32_QUEUE_DEPTH32_1_1
queue_i/clk_gate_mem_reg_0__32_        3.9900      0.0      0.0000      3.9900      0.0000  SNPS_CLOCK_GATE_HIGH_queue_DATA_WIDTH32_QUEUE_DEPTH32_1_0
queue_i/clk_gate_mem_reg_10__32_       3.9900      0.0      0.0000      3.9900      0.0000  SNPS_CLOCK_GATE_HIGH_queue_DATA_WIDTH32_QUEUE_DEPTH32_1_24
queue_i/clk_gate_mem_reg_11__32_       3.9900      0.0      0.0000      3.9900      0.0000  SNPS_CLOCK_GATE_HIGH_queue_DATA_WIDTH32_QUEUE_DEPTH32_1_23
queue_i/clk_gate_mem_reg_12__32_       3.9900      0.0      0.0000      3.9900      0.0000  SNPS_CLOCK_GATE_HIGH_queue_DATA_WIDTH32_QUEUE_DEPTH32_1_22
queue_i/clk_gate_mem_reg_13__32_       3.9900      0.0      0.0000      3.9900      0.0000  SNPS_CLOCK_GATE_HIGH_queue_DATA_WIDTH32_QUEUE_DEPTH32_1_21
queue_i/clk_gate_mem_reg_14__32_       3.9900      0.0      0.0000      3.9900      0.0000  SNPS_CLOCK_GATE_HIGH_queue_DATA_WIDTH32_QUEUE_DEPTH32_1_20
queue_i/clk_gate_mem_reg_15__32_       3.9900      0.0      0.0000      3.9900      0.0000  SNPS_CLOCK_GATE_HIGH_queue_DATA_WIDTH32_QUEUE_DEPTH32_1_19
queue_i/clk_gate_mem_reg_16__32_       3.9900      0.0      0.0000      3.9900      0.0000  SNPS_CLOCK_GATE_HIGH_queue_DATA_WIDTH32_QUEUE_DEPTH32_1_18
queue_i/clk_gate_mem_reg_17__32_       3.9900      0.0      0.0000      3.9900      0.0000  SNPS_CLOCK_GATE_HIGH_queue_DATA_WIDTH32_QUEUE_DEPTH32_1_17
queue_i/clk_gate_mem_reg_18__32_       3.9900      0.0      0.0000      3.9900      0.0000  SNPS_CLOCK_GATE_HIGH_queue_DATA_WIDTH32_QUEUE_DEPTH32_1_16
queue_i/clk_gate_mem_reg_19__32_       3.9900      0.0      0.0000      3.9900      0.0000  SNPS_CLOCK_GATE_HIGH_queue_DATA_WIDTH32_QUEUE_DEPTH32_1_15
queue_i/clk_gate_mem_reg_1__32_        3.9900      0.0      0.0000      3.9900      0.0000  SNPS_CLOCK_GATE_HIGH_queue_DATA_WIDTH32_QUEUE_DEPTH32_1_33
queue_i/clk_gate_mem_reg_20__32_       3.9900      0.0      0.0000      3.9900      0.0000  SNPS_CLOCK_GATE_HIGH_queue_DATA_WIDTH32_QUEUE_DEPTH32_1_14
queue_i/clk_gate_mem_reg_21__32_       3.9900      0.0      0.0000      3.9900      0.0000  SNPS_CLOCK_GATE_HIGH_queue_DATA_WIDTH32_QUEUE_DEPTH32_1_13
queue_i/clk_gate_mem_reg_22__32_       3.9900      0.0      0.0000      3.9900      0.0000  SNPS_CLOCK_GATE_HIGH_queue_DATA_WIDTH32_QUEUE_DEPTH32_1_12
queue_i/clk_gate_mem_reg_23__32_       3.9900      0.0      0.0000      3.9900      0.0000  SNPS_CLOCK_GATE_HIGH_queue_DATA_WIDTH32_QUEUE_DEPTH32_1_11
queue_i/clk_gate_mem_reg_24__32_       3.9900      0.0      0.0000      3.9900      0.0000  SNPS_CLOCK_GATE_HIGH_queue_DATA_WIDTH32_QUEUE_DEPTH32_1_10
queue_i/clk_gate_mem_reg_25__32_       3.9900      0.0      0.0000      3.9900      0.0000  SNPS_CLOCK_GATE_HIGH_queue_DATA_WIDTH32_QUEUE_DEPTH32_1_9
queue_i/clk_gate_mem_reg_26__32_       3.9900      0.0      0.0000      3.9900      0.0000  SNPS_CLOCK_GATE_HIGH_queue_DATA_WIDTH32_QUEUE_DEPTH32_1_8
queue_i/clk_gate_mem_reg_27__32_       3.9900      0.0      0.0000      3.9900      0.0000  SNPS_CLOCK_GATE_HIGH_queue_DATA_WIDTH32_QUEUE_DEPTH32_1_7
queue_i/clk_gate_mem_reg_28__32_       3.9900      0.0      0.0000      3.9900      0.0000  SNPS_CLOCK_GATE_HIGH_queue_DATA_WIDTH32_QUEUE_DEPTH32_1_6
queue_i/clk_gate_mem_reg_29__32_       3.9900      0.0      0.0000      3.9900      0.0000  SNPS_CLOCK_GATE_HIGH_queue_DATA_WIDTH32_QUEUE_DEPTH32_1_5
queue_i/clk_gate_mem_reg_2__32_        3.9900      0.0      0.0000      3.9900      0.0000  SNPS_CLOCK_GATE_HIGH_queue_DATA_WIDTH32_QUEUE_DEPTH32_1_32
queue_i/clk_gate_mem_reg_30__32_       3.9900      0.0      0.0000      3.9900      0.0000  SNPS_CLOCK_GATE_HIGH_queue_DATA_WIDTH32_QUEUE_DEPTH32_1_4
queue_i/clk_gate_mem_reg_31__32_       3.9900      0.0      0.0000      3.9900      0.0000  SNPS_CLOCK_GATE_HIGH_queue_DATA_WIDTH32_QUEUE_DEPTH32_1_3
queue_i/clk_gate_mem_reg_3__32_        3.9900      0.0      0.0000      3.9900      0.0000  SNPS_CLOCK_GATE_HIGH_queue_DATA_WIDTH32_QUEUE_DEPTH32_1_31
queue_i/clk_gate_mem_reg_4__32_        3.9900      0.0      0.0000      3.9900      0.0000  SNPS_CLOCK_GATE_HIGH_queue_DATA_WIDTH32_QUEUE_DEPTH32_1_30
queue_i/clk_gate_mem_reg_5__32_        3.9900      0.0      0.0000      3.9900      0.0000  SNPS_CLOCK_GATE_HIGH_queue_DATA_WIDTH32_QUEUE_DEPTH32_1_29
queue_i/clk_gate_mem_reg_6__32_        3.9900      0.0      0.0000      3.9900      0.0000  SNPS_CLOCK_GATE_HIGH_queue_DATA_WIDTH32_QUEUE_DEPTH32_1_28
queue_i/clk_gate_mem_reg_7__32_        3.9900      0.0      0.0000      3.9900      0.0000  SNPS_CLOCK_GATE_HIGH_queue_DATA_WIDTH32_QUEUE_DEPTH32_1_27
queue_i/clk_gate_mem_reg_8__32_        3.9900      0.0      0.0000      3.9900      0.0000  SNPS_CLOCK_GATE_HIGH_queue_DATA_WIDTH32_QUEUE_DEPTH32_1_26
queue_i/clk_gate_mem_reg_9__32_        3.9900      0.0      0.0000      3.9900      0.0000  SNPS_CLOCK_GATE_HIGH_queue_DATA_WIDTH32_QUEUE_DEPTH32_1_25
queue_i/clk_gate_tail_reg_reg_5_       3.9900      0.0      0.0000      3.9900      0.0000  SNPS_CLOCK_GATE_HIGH_queue_DATA_WIDTH32_QUEUE_DEPTH32_1_2
queue_pc                           11126.2482      4.6   4652.3401   6338.2480      0.0000  queue_DATA_WIDTH32_QUEUE_DEPTH32_0
queue_pc/clk_gate_head_reg_reg_5_      3.9900      0.0      0.0000      3.9900      0.0000  SNPS_CLOCK_GATE_HIGH_queue_DATA_WIDTH32_QUEUE_DEPTH32_0_1
queue_pc/clk_gate_mem_reg_0__32_       3.9900      0.0      0.0000      3.9900      0.0000  SNPS_CLOCK_GATE_HIGH_queue_DATA_WIDTH32_QUEUE_DEPTH32_0_0
queue_pc/clk_gate_mem_reg_10__32_      3.9900      0.0      0.0000      3.9900      0.0000  SNPS_CLOCK_GATE_HIGH_queue_DATA_WIDTH32_QUEUE_DEPTH32_0_24
queue_pc/clk_gate_mem_reg_11__32_      3.9900      0.0      0.0000      3.9900      0.0000  SNPS_CLOCK_GATE_HIGH_queue_DATA_WIDTH32_QUEUE_DEPTH32_0_23
queue_pc/clk_gate_mem_reg_12__32_      3.9900      0.0      0.0000      3.9900      0.0000  SNPS_CLOCK_GATE_HIGH_queue_DATA_WIDTH32_QUEUE_DEPTH32_0_22
queue_pc/clk_gate_mem_reg_13__32_      3.9900      0.0      0.0000      3.9900      0.0000  SNPS_CLOCK_GATE_HIGH_queue_DATA_WIDTH32_QUEUE_DEPTH32_0_21
queue_pc/clk_gate_mem_reg_14__32_      3.9900      0.0      0.0000      3.9900      0.0000  SNPS_CLOCK_GATE_HIGH_queue_DATA_WIDTH32_QUEUE_DEPTH32_0_20
queue_pc/clk_gate_mem_reg_15__32_      3.9900      0.0      0.0000      3.9900      0.0000  SNPS_CLOCK_GATE_HIGH_queue_DATA_WIDTH32_QUEUE_DEPTH32_0_19
queue_pc/clk_gate_mem_reg_16__32_      3.9900      0.0      0.0000      3.9900      0.0000  SNPS_CLOCK_GATE_HIGH_queue_DATA_WIDTH32_QUEUE_DEPTH32_0_18
queue_pc/clk_gate_mem_reg_17__32_      3.9900      0.0      0.0000      3.9900      0.0000  SNPS_CLOCK_GATE_HIGH_queue_DATA_WIDTH32_QUEUE_DEPTH32_0_17
queue_pc/clk_gate_mem_reg_18__32_      3.9900      0.0      0.0000      3.9900      0.0000  SNPS_CLOCK_GATE_HIGH_queue_DATA_WIDTH32_QUEUE_DEPTH32_0_16
queue_pc/clk_gate_mem_reg_19__32_      3.9900      0.0      0.0000      3.9900      0.0000  SNPS_CLOCK_GATE_HIGH_queue_DATA_WIDTH32_QUEUE_DEPTH32_0_15
queue_pc/clk_gate_mem_reg_1__32_       3.9900      0.0      0.0000      3.9900      0.0000  SNPS_CLOCK_GATE_HIGH_queue_DATA_WIDTH32_QUEUE_DEPTH32_0_33
queue_pc/clk_gate_mem_reg_20__32_      3.9900      0.0      0.0000      3.9900      0.0000  SNPS_CLOCK_GATE_HIGH_queue_DATA_WIDTH32_QUEUE_DEPTH32_0_14
queue_pc/clk_gate_mem_reg_21__32_      3.9900      0.0      0.0000      3.9900      0.0000  SNPS_CLOCK_GATE_HIGH_queue_DATA_WIDTH32_QUEUE_DEPTH32_0_13
queue_pc/clk_gate_mem_reg_22__32_      3.9900      0.0      0.0000      3.9900      0.0000  SNPS_CLOCK_GATE_HIGH_queue_DATA_WIDTH32_QUEUE_DEPTH32_0_12
queue_pc/clk_gate_mem_reg_23__32_      3.9900      0.0      0.0000      3.9900      0.0000  SNPS_CLOCK_GATE_HIGH_queue_DATA_WIDTH32_QUEUE_DEPTH32_0_11
queue_pc/clk_gate_mem_reg_24__32_      3.9900      0.0      0.0000      3.9900      0.0000  SNPS_CLOCK_GATE_HIGH_queue_DATA_WIDTH32_QUEUE_DEPTH32_0_10
queue_pc/clk_gate_mem_reg_25__32_      3.9900      0.0      0.0000      3.9900      0.0000  SNPS_CLOCK_GATE_HIGH_queue_DATA_WIDTH32_QUEUE_DEPTH32_0_9
queue_pc/clk_gate_mem_reg_26__32_      3.9900      0.0      0.0000      3.9900      0.0000  SNPS_CLOCK_GATE_HIGH_queue_DATA_WIDTH32_QUEUE_DEPTH32_0_8
queue_pc/clk_gate_mem_reg_27__32_      3.9900      0.0      0.0000      3.9900      0.0000  SNPS_CLOCK_GATE_HIGH_queue_DATA_WIDTH32_QUEUE_DEPTH32_0_7
queue_pc/clk_gate_mem_reg_28__32_      3.9900      0.0      0.0000      3.9900      0.0000  SNPS_CLOCK_GATE_HIGH_queue_DATA_WIDTH32_QUEUE_DEPTH32_0_6
queue_pc/clk_gate_mem_reg_29__32_      3.9900      0.0      0.0000      3.9900      0.0000  SNPS_CLOCK_GATE_HIGH_queue_DATA_WIDTH32_QUEUE_DEPTH32_0_5
queue_pc/clk_gate_mem_reg_2__32_       3.9900      0.0      0.0000      3.9900      0.0000  SNPS_CLOCK_GATE_HIGH_queue_DATA_WIDTH32_QUEUE_DEPTH32_0_32
queue_pc/clk_gate_mem_reg_30__32_      3.9900      0.0      0.0000      3.9900      0.0000  SNPS_CLOCK_GATE_HIGH_queue_DATA_WIDTH32_QUEUE_DEPTH32_0_4
queue_pc/clk_gate_mem_reg_31__32_      3.9900      0.0      0.0000      3.9900      0.0000  SNPS_CLOCK_GATE_HIGH_queue_DATA_WIDTH32_QUEUE_DEPTH32_0_3
queue_pc/clk_gate_mem_reg_3__32_       3.9900      0.0      0.0000      3.9900      0.0000  SNPS_CLOCK_GATE_HIGH_queue_DATA_WIDTH32_QUEUE_DEPTH32_0_31
queue_pc/clk_gate_mem_reg_4__32_       3.9900      0.0      0.0000      3.9900      0.0000  SNPS_CLOCK_GATE_HIGH_queue_DATA_WIDTH32_QUEUE_DEPTH32_0_30
queue_pc/clk_gate_mem_reg_5__32_       3.9900      0.0      0.0000      3.9900      0.0000  SNPS_CLOCK_GATE_HIGH_queue_DATA_WIDTH32_QUEUE_DEPTH32_0_29
queue_pc/clk_gate_mem_reg_6__32_       3.9900      0.0      0.0000      3.9900      0.0000  SNPS_CLOCK_GATE_HIGH_queue_DATA_WIDTH32_QUEUE_DEPTH32_0_28
queue_pc/clk_gate_mem_reg_7__32_       3.9900      0.0      0.0000      3.9900      0.0000  SNPS_CLOCK_GATE_HIGH_queue_DATA_WIDTH32_QUEUE_DEPTH32_0_27
queue_pc/clk_gate_mem_reg_8__32_       3.9900      0.0      0.0000      3.9900      0.0000  SNPS_CLOCK_GATE_HIGH_queue_DATA_WIDTH32_QUEUE_DEPTH32_0_26
queue_pc/clk_gate_mem_reg_9__32_       3.9900      0.0      0.0000      3.9900      0.0000  SNPS_CLOCK_GATE_HIGH_queue_DATA_WIDTH32_QUEUE_DEPTH32_0_25
queue_pc/clk_gate_tail_reg_reg_5_      3.9900      0.0      0.0000      3.9900      0.0000  SNPS_CLOCK_GATE_HIGH_queue_DATA_WIDTH32_QUEUE_DEPTH32_0_2
rat_i                               4570.4120      1.9   3058.2020   1384.5300      0.0000  rat
rat_i/clk_gate_rat_reg_0__5_           3.9900      0.0      0.0000      3.9900      0.0000  SNPS_CLOCK_GATE_HIGH_rat_0
rat_i/clk_gate_rat_reg_10__5_          3.9900      0.0      0.0000      3.9900      0.0000  SNPS_CLOCK_GATE_HIGH_rat_22
rat_i/clk_gate_rat_reg_11__5_          3.9900      0.0      0.0000      3.9900      0.0000  SNPS_CLOCK_GATE_HIGH_rat_21
rat_i/clk_gate_rat_reg_12__5_          3.9900      0.0      0.0000      3.9900      0.0000  SNPS_CLOCK_GATE_HIGH_rat_20
rat_i/clk_gate_rat_reg_13__5_          3.9900      0.0      0.0000      3.9900      0.0000  SNPS_CLOCK_GATE_HIGH_rat_19
rat_i/clk_gate_rat_reg_14__5_          3.9900      0.0      0.0000      3.9900      0.0000  SNPS_CLOCK_GATE_HIGH_rat_18
rat_i/clk_gate_rat_reg_15__5_          3.9900      0.0      0.0000      3.9900      0.0000  SNPS_CLOCK_GATE_HIGH_rat_17
rat_i/clk_gate_rat_reg_16__5_          3.9900      0.0      0.0000      3.9900      0.0000  SNPS_CLOCK_GATE_HIGH_rat_16
rat_i/clk_gate_rat_reg_17__5_          3.9900      0.0      0.0000      3.9900      0.0000  SNPS_CLOCK_GATE_HIGH_rat_15
rat_i/clk_gate_rat_reg_18__5_          3.9900      0.0      0.0000      3.9900      0.0000  SNPS_CLOCK_GATE_HIGH_rat_14
rat_i/clk_gate_rat_reg_19__5_          3.9900      0.0      0.0000      3.9900      0.0000  SNPS_CLOCK_GATE_HIGH_rat_13
rat_i/clk_gate_rat_reg_1__5_           3.9900      0.0      0.0000      3.9900      0.0000  SNPS_CLOCK_GATE_HIGH_rat_31
rat_i/clk_gate_rat_reg_20__5_          3.9900      0.0      0.0000      3.9900      0.0000  SNPS_CLOCK_GATE_HIGH_rat_12
rat_i/clk_gate_rat_reg_21__5_          3.9900      0.0      0.0000      3.9900      0.0000  SNPS_CLOCK_GATE_HIGH_rat_11
rat_i/clk_gate_rat_reg_22__5_          3.9900      0.0      0.0000      3.9900      0.0000  SNPS_CLOCK_GATE_HIGH_rat_10
rat_i/clk_gate_rat_reg_23__5_          3.9900      0.0      0.0000      3.9900      0.0000  SNPS_CLOCK_GATE_HIGH_rat_9
rat_i/clk_gate_rat_reg_24__5_          3.9900      0.0      0.0000      3.9900      0.0000  SNPS_CLOCK_GATE_HIGH_rat_8
rat_i/clk_gate_rat_reg_25__5_          3.9900      0.0      0.0000      3.9900      0.0000  SNPS_CLOCK_GATE_HIGH_rat_7
rat_i/clk_gate_rat_reg_26__5_          3.9900      0.0      0.0000      3.9900      0.0000  SNPS_CLOCK_GATE_HIGH_rat_6
rat_i/clk_gate_rat_reg_27__5_          3.9900      0.0      0.0000      3.9900      0.0000  SNPS_CLOCK_GATE_HIGH_rat_5
rat_i/clk_gate_rat_reg_28__5_          3.9900      0.0      0.0000      3.9900      0.0000  SNPS_CLOCK_GATE_HIGH_rat_4
rat_i/clk_gate_rat_reg_29__5_          3.9900      0.0      0.0000      3.9900      0.0000  SNPS_CLOCK_GATE_HIGH_rat_3
rat_i/clk_gate_rat_reg_2__5_           3.9900      0.0      0.0000      3.9900      0.0000  SNPS_CLOCK_GATE_HIGH_rat_30
rat_i/clk_gate_rat_reg_30__5_          3.9900      0.0      0.0000      3.9900      0.0000  SNPS_CLOCK_GATE_HIGH_rat_2
rat_i/clk_gate_rat_reg_31__5_          3.9900      0.0      0.0000      3.9900      0.0000  SNPS_CLOCK_GATE_HIGH_rat_1
rat_i/clk_gate_rat_reg_3__5_           3.9900      0.0      0.0000      3.9900      0.0000  SNPS_CLOCK_GATE_HIGH_rat_29
rat_i/clk_gate_rat_reg_4__5_           3.9900      0.0      0.0000      3.9900      0.0000  SNPS_CLOCK_GATE_HIGH_rat_28
rat_i/clk_gate_rat_reg_5__5_           3.9900      0.0      0.0000      3.9900      0.0000  SNPS_CLOCK_GATE_HIGH_rat_27
rat_i/clk_gate_rat_reg_6__5_           3.9900      0.0      0.0000      3.9900      0.0000  SNPS_CLOCK_GATE_HIGH_rat_26
rat_i/clk_gate_rat_reg_7__5_           3.9900      0.0      0.0000      3.9900      0.0000  SNPS_CLOCK_GATE_HIGH_rat_25
rat_i/clk_gate_rat_reg_8__5_           3.9900      0.0      0.0000      3.9900      0.0000  SNPS_CLOCK_GATE_HIGH_rat_24
rat_i/clk_gate_rat_reg_9__5_           3.9900      0.0      0.0000      3.9900      0.0000  SNPS_CLOCK_GATE_HIGH_rat_23
rename_dispatch_i                    263.3400      0.1    252.7000     10.6400      0.0000  rename_dispatch
reservation_stations_i             18769.4920      7.8   8600.0460  10089.6460      0.0000  reservation_station
reservation_stations_i/clk_gate_add_reservation_station_reg_0__busy_
                                       3.9900      0.0      0.0000      3.9900      0.0000  SNPS_CLOCK_GATE_HIGH_reservation_station_16
reservation_stations_i/clk_gate_add_reservation_station_reg_1__busy_
                                       3.9900      0.0      0.0000      3.9900      0.0000  SNPS_CLOCK_GATE_HIGH_reservation_station_15
reservation_stations_i/clk_gate_add_reservation_station_reg_2__busy_
                                       3.9900      0.0      0.0000      3.9900      0.0000  SNPS_CLOCK_GATE_HIGH_reservation_station_14
reservation_stations_i/clk_gate_add_reservation_station_reg_3__busy_
                                       3.9900      0.0      0.0000      3.9900      0.0000  SNPS_CLOCK_GATE_HIGH_reservation_station_13
reservation_stations_i/clk_gate_branch_reservation_station_reg_0__busy_
                                       3.9900      0.0      0.0000      3.9900      0.0000  SNPS_CLOCK_GATE_HIGH_reservation_station_8
reservation_stations_i/clk_gate_branch_reservation_station_reg_1__busy_
                                       3.9900      0.0      0.0000      3.9900      0.0000  SNPS_CLOCK_GATE_HIGH_reservation_station_7
reservation_stations_i/clk_gate_branch_reservation_station_reg_2__busy_
                                       3.9900      0.0      0.0000      3.9900      0.0000  SNPS_CLOCK_GATE_HIGH_reservation_station_6
reservation_stations_i/clk_gate_branch_reservation_station_reg_3__busy_
                                       3.9900      0.0      0.0000      3.9900      0.0000  SNPS_CLOCK_GATE_HIGH_reservation_station_5
reservation_stations_i/clk_gate_divide_reservation_station_reg_0__busy_
                                       3.9900      0.0      0.0000      3.9900      0.0000  SNPS_CLOCK_GATE_HIGH_reservation_station_10
reservation_stations_i/clk_gate_divide_reservation_station_reg_1__busy_
                                       3.9900      0.0      0.0000      3.9900      0.0000  SNPS_CLOCK_GATE_HIGH_reservation_station_9
reservation_stations_i/clk_gate_mem_reservation_station_reg_0__busy_
                                       3.9900      0.0      0.0000      3.9900      0.0000  SNPS_CLOCK_GATE_HIGH_reservation_station_0
reservation_stations_i/clk_gate_mem_reservation_station_reg_0__ps1_v_
                                       3.9900      0.0      0.0000      3.9900      0.0000  SNPS_CLOCK_GATE_HIGH_reservation_station_3
reservation_stations_i/clk_gate_mem_reservation_station_reg_1__busy_
                                       3.9900      0.0      0.0000      3.9900      0.0000  SNPS_CLOCK_GATE_HIGH_reservation_station_19
reservation_stations_i/clk_gate_mem_reservation_station_reg_1__ps1_v_
                                       3.9900      0.0      0.0000      3.9900      0.0000  SNPS_CLOCK_GATE_HIGH_reservation_station_4
reservation_stations_i/clk_gate_mem_reservation_station_reg_2__busy_
                                       3.9900      0.0      0.0000      3.9900      0.0000  SNPS_CLOCK_GATE_HIGH_reservation_station_18
reservation_stations_i/clk_gate_mem_reservation_station_reg_2__ps1_v_
                                       3.9900      0.0      0.0000      3.9900      0.0000  SNPS_CLOCK_GATE_HIGH_reservation_station_1
reservation_stations_i/clk_gate_mem_reservation_station_reg_3__busy_
                                       3.9900      0.0      0.0000      3.9900      0.0000  SNPS_CLOCK_GATE_HIGH_reservation_station_17
reservation_stations_i/clk_gate_mem_reservation_station_reg_3__ps1_v_
                                       3.9900      0.0      0.0000      3.9900      0.0000  SNPS_CLOCK_GATE_HIGH_reservation_station_2
reservation_stations_i/clk_gate_multiply_reservation_station_reg_0__busy_
                                       3.9900      0.0      0.0000      3.9900      0.0000  SNPS_CLOCK_GATE_HIGH_reservation_station_12
reservation_stations_i/clk_gate_multiply_reservation_station_reg_1__busy_
                                       3.9900      0.0      0.0000      3.9900      0.0000  SNPS_CLOCK_GATE_HIGH_reservation_station_11
rob_i                              10119.4378      4.2   4016.6000   5967.1779      0.0000  rob
rob_i/clk_gate_head_reg_reg_3_         3.9900      0.0      0.0000      3.9900      0.0000  SNPS_CLOCK_GATE_HIGH_rob_1
rob_i/clk_gate_mem_reg_0__commit_      3.9900      0.0      0.0000      3.9900      0.0000  SNPS_CLOCK_GATE_HIGH_rob_49
rob_i/clk_gate_mem_reg_0__valid_       3.9900      0.0      0.0000      3.9900      0.0000  SNPS_CLOCK_GATE_HIGH_rob_0
rob_i/clk_gate_mem_reg_10__commit_
                                       3.9900      0.0      0.0000      3.9900      0.0000  SNPS_CLOCK_GATE_HIGH_rob_19
rob_i/clk_gate_mem_reg_10__valid_      3.9900      0.0      0.0000      3.9900      0.0000  SNPS_CLOCK_GATE_HIGH_rob_20
rob_i/clk_gate_mem_reg_11__commit_
                                       3.9900      0.0      0.0000      3.9900      0.0000  SNPS_CLOCK_GATE_HIGH_rob_16
rob_i/clk_gate_mem_reg_11__valid_      3.9900      0.0      0.0000      3.9900      0.0000  SNPS_CLOCK_GATE_HIGH_rob_17
rob_i/clk_gate_mem_reg_12__commit_
                                       3.9900      0.0      0.0000      3.9900      0.0000  SNPS_CLOCK_GATE_HIGH_rob_13
rob_i/clk_gate_mem_reg_12__valid_      3.9900      0.0      0.0000      3.9900      0.0000  SNPS_CLOCK_GATE_HIGH_rob_14
rob_i/clk_gate_mem_reg_13__commit_
                                       3.9900      0.0      0.0000      3.9900      0.0000  SNPS_CLOCK_GATE_HIGH_rob_10
rob_i/clk_gate_mem_reg_13__valid_      3.9900      0.0      0.0000      3.9900      0.0000  SNPS_CLOCK_GATE_HIGH_rob_11
rob_i/clk_gate_mem_reg_14__commit_
                                       3.9900      0.0      0.0000      3.9900      0.0000  SNPS_CLOCK_GATE_HIGH_rob_7
rob_i/clk_gate_mem_reg_14__valid_      3.9900      0.0      0.0000      3.9900      0.0000  SNPS_CLOCK_GATE_HIGH_rob_8
rob_i/clk_gate_mem_reg_15__commit_
                                       3.9900      0.0      0.0000      3.9900      0.0000  SNPS_CLOCK_GATE_HIGH_rob_4
rob_i/clk_gate_mem_reg_15__valid_      3.9900      0.0      0.0000      3.9900      0.0000  SNPS_CLOCK_GATE_HIGH_rob_5
rob_i/clk_gate_mem_reg_1__commit_      3.9900      0.0      0.0000      3.9900      0.0000  SNPS_CLOCK_GATE_HIGH_rob_46
rob_i/clk_gate_mem_reg_1__valid_       3.9900      0.0      0.0000      3.9900      0.0000  SNPS_CLOCK_GATE_HIGH_rob_47
rob_i/clk_gate_mem_reg_2__commit_      3.9900      0.0      0.0000      3.9900      0.0000  SNPS_CLOCK_GATE_HIGH_rob_43
rob_i/clk_gate_mem_reg_2__valid_       3.9900      0.0      0.0000      3.9900      0.0000  SNPS_CLOCK_GATE_HIGH_rob_44
rob_i/clk_gate_mem_reg_3__commit_      3.9900      0.0      0.0000      3.9900      0.0000  SNPS_CLOCK_GATE_HIGH_rob_40
rob_i/clk_gate_mem_reg_3__valid_       3.9900      0.0      0.0000      3.9900      0.0000  SNPS_CLOCK_GATE_HIGH_rob_41
rob_i/clk_gate_mem_reg_4__commit_      3.9900      0.0      0.0000      3.9900      0.0000  SNPS_CLOCK_GATE_HIGH_rob_37
rob_i/clk_gate_mem_reg_4__valid_       3.9900      0.0      0.0000      3.9900      0.0000  SNPS_CLOCK_GATE_HIGH_rob_38
rob_i/clk_gate_mem_reg_5__commit_      3.9900      0.0      0.0000      3.9900      0.0000  SNPS_CLOCK_GATE_HIGH_rob_34
rob_i/clk_gate_mem_reg_5__valid_       3.9900      0.0      0.0000      3.9900      0.0000  SNPS_CLOCK_GATE_HIGH_rob_35
rob_i/clk_gate_mem_reg_6__commit_      3.9900      0.0      0.0000      3.9900      0.0000  SNPS_CLOCK_GATE_HIGH_rob_31
rob_i/clk_gate_mem_reg_6__valid_       3.9900      0.0      0.0000      3.9900      0.0000  SNPS_CLOCK_GATE_HIGH_rob_32
rob_i/clk_gate_mem_reg_7__commit_      3.9900      0.0      0.0000      3.9900      0.0000  SNPS_CLOCK_GATE_HIGH_rob_28
rob_i/clk_gate_mem_reg_7__valid_       3.9900      0.0      0.0000      3.9900      0.0000  SNPS_CLOCK_GATE_HIGH_rob_29
rob_i/clk_gate_mem_reg_8__commit_      3.9900      0.0      0.0000      3.9900      0.0000  SNPS_CLOCK_GATE_HIGH_rob_25
rob_i/clk_gate_mem_reg_8__valid_       3.9900      0.0      0.0000      3.9900      0.0000  SNPS_CLOCK_GATE_HIGH_rob_26
rob_i/clk_gate_mem_reg_9__commit_      3.9900      0.0      0.0000      3.9900      0.0000  SNPS_CLOCK_GATE_HIGH_rob_22
rob_i/clk_gate_mem_reg_9__valid_       3.9900      0.0      0.0000      3.9900      0.0000  SNPS_CLOCK_GATE_HIGH_rob_23
rob_i/clk_gate_tail_reg_reg_3_         3.9900      0.0      0.0000      3.9900      0.0000  SNPS_CLOCK_GATE_HIGH_rob_2
rrat_i                              1894.9840      0.8    633.3460   1137.9480      0.0000  rrat
rrat_i/clk_gate_rrat_reg_10__5_        3.9900      0.0      0.0000      3.9900      0.0000  SNPS_CLOCK_GATE_HIGH_rrat_22
rrat_i/clk_gate_rrat_reg_11__5_        3.9900      0.0      0.0000      3.9900      0.0000  SNPS_CLOCK_GATE_HIGH_rrat_21
rrat_i/clk_gate_rrat_reg_12__5_        3.9900      0.0      0.0000      3.9900      0.0000  SNPS_CLOCK_GATE_HIGH_rrat_20
rrat_i/clk_gate_rrat_reg_13__5_        3.9900      0.0      0.0000      3.9900      0.0000  SNPS_CLOCK_GATE_HIGH_rrat_19
rrat_i/clk_gate_rrat_reg_14__5_        3.9900      0.0      0.0000      3.9900      0.0000  SNPS_CLOCK_GATE_HIGH_rrat_18
rrat_i/clk_gate_rrat_reg_15__5_        3.9900      0.0      0.0000      3.9900      0.0000  SNPS_CLOCK_GATE_HIGH_rrat_17
rrat_i/clk_gate_rrat_reg_16__5_        3.9900      0.0      0.0000      3.9900      0.0000  SNPS_CLOCK_GATE_HIGH_rrat_16
rrat_i/clk_gate_rrat_reg_17__5_        3.9900      0.0      0.0000      3.9900      0.0000  SNPS_CLOCK_GATE_HIGH_rrat_15
rrat_i/clk_gate_rrat_reg_18__5_        3.9900      0.0      0.0000      3.9900      0.0000  SNPS_CLOCK_GATE_HIGH_rrat_14
rrat_i/clk_gate_rrat_reg_19__5_        3.9900      0.0      0.0000      3.9900      0.0000  SNPS_CLOCK_GATE_HIGH_rrat_13
rrat_i/clk_gate_rrat_reg_1__5_         3.9900      0.0      0.0000      3.9900      0.0000  SNPS_CLOCK_GATE_HIGH_rrat_0
rrat_i/clk_gate_rrat_reg_20__5_        3.9900      0.0      0.0000      3.9900      0.0000  SNPS_CLOCK_GATE_HIGH_rrat_12
rrat_i/clk_gate_rrat_reg_21__5_        3.9900      0.0      0.0000      3.9900      0.0000  SNPS_CLOCK_GATE_HIGH_rrat_11
rrat_i/clk_gate_rrat_reg_22__5_        3.9900      0.0      0.0000      3.9900      0.0000  SNPS_CLOCK_GATE_HIGH_rrat_10
rrat_i/clk_gate_rrat_reg_23__5_        3.9900      0.0      0.0000      3.9900      0.0000  SNPS_CLOCK_GATE_HIGH_rrat_9
rrat_i/clk_gate_rrat_reg_24__5_        3.9900      0.0      0.0000      3.9900      0.0000  SNPS_CLOCK_GATE_HIGH_rrat_8
rrat_i/clk_gate_rrat_reg_25__5_        3.9900      0.0      0.0000      3.9900      0.0000  SNPS_CLOCK_GATE_HIGH_rrat_7
rrat_i/clk_gate_rrat_reg_26__5_        3.9900      0.0      0.0000      3.9900      0.0000  SNPS_CLOCK_GATE_HIGH_rrat_6
rrat_i/clk_gate_rrat_reg_27__5_        3.9900      0.0      0.0000      3.9900      0.0000  SNPS_CLOCK_GATE_HIGH_rrat_5
rrat_i/clk_gate_rrat_reg_28__5_        3.9900      0.0      0.0000      3.9900      0.0000  SNPS_CLOCK_GATE_HIGH_rrat_4
rrat_i/clk_gate_rrat_reg_29__5_        3.9900      0.0      0.0000      3.9900      0.0000  SNPS_CLOCK_GATE_HIGH_rrat_3
rrat_i/clk_gate_rrat_reg_2__5_         3.9900      0.0      0.0000      3.9900      0.0000  SNPS_CLOCK_GATE_HIGH_rrat_30
rrat_i/clk_gate_rrat_reg_30__5_        3.9900      0.0      0.0000      3.9900      0.0000  SNPS_CLOCK_GATE_HIGH_rrat_2
rrat_i/clk_gate_rrat_reg_31__5_        3.9900      0.0      0.0000      3.9900      0.0000  SNPS_CLOCK_GATE_HIGH_rrat_1
rrat_i/clk_gate_rrat_reg_3__5_         3.9900      0.0      0.0000      3.9900      0.0000  SNPS_CLOCK_GATE_HIGH_rrat_29
rrat_i/clk_gate_rrat_reg_4__5_         3.9900      0.0      0.0000      3.9900      0.0000  SNPS_CLOCK_GATE_HIGH_rrat_28
rrat_i/clk_gate_rrat_reg_5__5_         3.9900      0.0      0.0000      3.9900      0.0000  SNPS_CLOCK_GATE_HIGH_rrat_27
rrat_i/clk_gate_rrat_reg_6__5_         3.9900      0.0      0.0000      3.9900      0.0000  SNPS_CLOCK_GATE_HIGH_rrat_26
rrat_i/clk_gate_rrat_reg_7__5_         3.9900      0.0      0.0000      3.9900      0.0000  SNPS_CLOCK_GATE_HIGH_rrat_25
rrat_i/clk_gate_rrat_reg_8__5_         3.9900      0.0      0.0000      3.9900      0.0000  SNPS_CLOCK_GATE_HIGH_rrat_24
rrat_i/clk_gate_rrat_reg_9__5_         3.9900      0.0      0.0000      3.9900      0.0000  SNPS_CLOCK_GATE_HIGH_rrat_23
--------------------------------  -----------  -------  ----------  ----------  ----------  ----------------------------------------------------------
Total                                                   92028.5528  67817.4975  79840.6826

1
239686
0.000017
[0;32mTiming Met [0m
[0;32mSynthesis Successful [0m
 
 ``` 

 </details> 
<details><summary>coremark ✅</summary> 

 ``` 
 mkdir -p spike
rm -f vcs/dump.fsdb
cd vcs && ./top_tb -l simulation.log -exitstatus +NO_DUMP_ALL_ECE411 \
	+TIMEOUT_ECE411=3000000 \
	+CLOCK_PERIOD_PS_ECE411=1990 \
	+MEMLST_ECE411="/srv/ece411ag/ag/given/mp_ooo/testcode/comp/im/coremark/memory_32.lst" \
	+BRAM_0_ON_X_ECE411=0
Chronologic VCS simulator copyright 1991-2020
Contains Synopsys proprietary information.
Compiler version R-2020.12-SP1-1_Full64; Runtime version R-2020.12-SP1-1_Full64;  Dec  3 20:36 2024
*Verdi* Loading libsscore_vcs202012.so
FSDB Dumper for VCS, Release Verdi_R-2020.12-SP1-1, Linux x86_64/64bit, 04/20/2021
(C) 1996 - 2021 by Synopsys, Inc.
*Verdi* : Create FSDB file 'dump.fsdb'
*Verdi* : Begin traversing the scope (top_tb.dut), layer (0).
*Verdi* : Enable +all dumping.
*Verdi* : End of traversing.
*Verdi* : fsdbDumpoff - All FSDB files at 0 ps.
using memory file /srv/ece411ag/ag/given/mp_ooo/testcode/comp/im/coremark/memory_32.lst
using memory file /srv/ece411ag/ag/given/mp_ooo/testcode/comp/im/coremark/memory_32.lst
dut commit No.                   0, rd_s: x00, rd: 0x00000000
dut commit No.                1000, rd_s: x00, rd: 0x00000000
dut commit No.                2000, rd_s: x00, rd: 0x00000000
dut commit No.                3000, rd_s: x00, rd: 0x00000000
dut commit No.                4000, rd_s: x00, rd: 0x00000000
dut commit No.                5000, rd_s: x00, rd: 0x00000000
dut commit No.                6000, rd_s: x15, rd: 0x1ecf2038
dut commit No.                7000, rd_s: x15, rd: 0x000002d0
dut commit No.                8000, rd_s: x12, rd: 0x1ecf23aa
dut commit No.                9000, rd_s: x09, rd: 0x1ecf1098
dut commit No.               10000, rd_s: x07, rd: 0x1ecf0a18
dut commit No.               11000, rd_s: x07, rd: 0x0000fffd
dut commit No.               12000, rd_s: x15, rd: 0x00001771
Monitor: Segment Start time is             58952755
Monitor: Power Start time is             58954745
*Verdi* : fsdbDumpon - All FSDB files at 58,954,745 ps.
dut commit No.               13000, rd_s: x00, rd: 0x00000000
dut commit No.               14000, rd_s: x00, rd: 0x00000000
dut commit No.               15000, rd_s: x15, rd: 0x1ecf2050
dut commit No.               16000, rd_s: x00, rd: 0x00000000
dut commit No.               17000, rd_s: x00, rd: 0x00000000
dut commit No.               18000, rd_s: x13, rd: 0x1ecf20a8
dut commit No.               19000, rd_s: x00, rd: 0x00000000
dut commit No.               20000, rd_s: x24, rd: 0x00000019
dut commit No.               21000, rd_s: x00, rd: 0x00000000
dut commit No.               22000, rd_s: x12, rd: 0x00007fff
dut commit No.               23000, rd_s: x14, rd: 0x1ecf2168
dut commit No.               24000, rd_s: x00, rd: 0x00000000
dut commit No.               25000, rd_s: x15, rd: 0x1ecf20b0
dut commit No.               26000, rd_s: x00, rd: 0x00000000
dut commit No.               27000, rd_s: x12, rd: 0x00000110
dut commit No.               28000, rd_s: x14, rd: 0x1ecf216c
dut commit No.               29000, rd_s: x00, rd: 0x00000000
dut commit No.               30000, rd_s: x15, rd: 0x1ecf2040
dut commit No.               31000, rd_s: x00, rd: 0x00000000
dut commit No.               32000, rd_s: x12, rd: 0x0000070e
dut commit No.               33000, rd_s: x14, rd: 0x1ecf2148
dut commit No.               34000, rd_s: x00, rd: 0x00000000
dut commit No.               35000, rd_s: x15, rd: 0x1ecf2020
dut commit No.               36000, rd_s: x00, rd: 0x00000000
dut commit No.               37000, rd_s: x12, rd: 0x0000040b
dut commit No.               38000, rd_s: x14, rd: 0x1ecf2120
dut commit No.               39000, rd_s: x00, rd: 0x00000000
dut commit No.               40000, rd_s: x15, rd: 0x1ecf2018
dut commit No.               41000, rd_s: x00, rd: 0x00000000
dut commit No.               42000, rd_s: x12, rd: 0x00000413
dut commit No.               43000, rd_s: x14, rd: 0x1ecf2100
dut commit No.               44000, rd_s: x00, rd: 0x00000000
dut commit No.               45000, rd_s: x15, rd: 0x1ecf2048
dut commit No.               46000, rd_s: x00, rd: 0x00000000
dut commit No.               47000, rd_s: x10, rd: 0x1ecf212c
dut commit No.               48000, rd_s: x00, rd: 0x00000000
dut commit No.               49000, rd_s: x13, rd: 0x1ecf24e0
dut commit No.               50000, rd_s: x00, rd: 0x00000000
dut commit No.               51000, rd_s: x13, rd: 0x00000095
dut commit No.               52000, rd_s: x16, rd: 0x00000001
dut commit No.               53000, rd_s: x15, rd: 0x1ecf229c
dut commit No.               54000, rd_s: x13, rd: 0x1ecf239a
dut commit No.               55000, rd_s: x14, rd: 0x00000049
dut commit No.               56000, rd_s: x12, rd: 0x000948b2
dut commit No.               57000, rd_s: x15, rd: 0x1ecf230a
dut commit No.               58000, rd_s: x14, rd: 0x000000ad
dut commit No.               59000, rd_s: x12, rd: 0x001c42de
dut commit No.               60000, rd_s: x12, rd: 0x00000000
dut commit No.               61000, rd_s: x24, rd: 0x00000005
dut commit No.               62000, rd_s: x15, rd: 0x00000084
dut commit No.               63000, rd_s: x24, rd: 0x0000000f
dut commit No.               64000, rd_s: x15, rd: 0x000000a2
dut commit No.               65000, rd_s: x24, rd: 0x00000003
dut commit No.               66000, rd_s: x15, rd: 0x00000099
dut commit No.               67000, rd_s: x24, rd: 0x00000ac0
dut commit No.               68000, rd_s: x15, rd: 0x0000006b
dut commit No.               69000, rd_s: x24, rd: 0x000009e9
dut commit No.               70000, rd_s: x11, rd: 0x00000000
dut commit No.               71000, rd_s: x14, rd: 0x00000014
dut commit No.               72000, rd_s: x14, rd: 0x00000044
dut commit No.               73000, rd_s: x14, rd: 0x005a0000
dut commit No.               74000, rd_s: x30, rd: 0x0000b77b
dut commit No.               75000, rd_s: x14, rd: 0x00010000
dut commit No.               76000, rd_s: x13, rd: 0x00000040
dut commit No.               77000, rd_s: x14, rd: 0x000000b7
dut commit No.               78000, rd_s: x14, rd: 0x00021daa
dut commit No.               79000, rd_s: x15, rd: 0x1ecf22f0
dut commit No.               80000, rd_s: x00, rd: 0x00000000
dut commit No.               81000, rd_s: x14, rd: 0x0000344a
dut commit No.               82000, rd_s: x11, rd: 0x0000580f
dut commit No.               83000, rd_s: x17, rd: 0x1ecf24b8
dut commit No.               84000, rd_s: x14, rd: 0x1ecf22a2
dut commit No.               85000, rd_s: x15, rd: 0x000000b9
dut commit No.               86000, rd_s: x14, rd: 0x1ecf22c2
dut commit No.               87000, rd_s: x15, rd: 0x000000d9
dut commit No.               88000, rd_s: x15, rd: 0x000002ac
dut commit No.               89000, rd_s: x12, rd: 0x000003b8
dut commit No.               90000, rd_s: x15, rd: 0x0000069f
dut commit No.               91000, rd_s: x12, rd: 0x000002e6
dut commit No.               92000, rd_s: x15, rd: 0x00000008
dut commit No.               93000, rd_s: x15, rd: 0x0000007f
dut commit No.               94000, rd_s: x11, rd: 0x00000c4c
dut commit No.               95000, rd_s: x00, rd: 0x00000000
dut commit No.               96000, rd_s: x14, rd: 0x00000094
dut commit No.               97000, rd_s: x15, rd: 0x00000104
dut commit No.               98000, rd_s: x13, rd: 0x0000005c
dut commit No.               99000, rd_s: x13, rd: 0x00000010
dut commit No.              100000, rd_s: x17, rd: 0x000019dc
dut commit No.              101000, rd_s: x15, rd: 0x1ecf22be
dut commit No.              102000, rd_s: x00, rd: 0x00000000
dut commit No.              103000, rd_s: x14, rd: 0x00001b7b
dut commit No.              104000, rd_s: x11, rd: 0x00000024
dut commit No.              105000, rd_s: x00, rd: 0x00000000
dut commit No.              106000, rd_s: x13, rd: 0x1ecf2396
dut commit No.              107000, rd_s: x15, rd: 0x004a0000
dut commit No.              108000, rd_s: x13, rd: 0x1ecf237c
dut commit No.              109000, rd_s: x14, rd: 0x1ecf22bc
dut commit No.              110000, rd_s: x13, rd: 0x1ecf2356
dut commit No.              111000, rd_s: x14, rd: 0x1ecf22dc
dut commit No.              112000, rd_s: x15, rd: 0x0000006b
dut commit No.              113000, rd_s: x14, rd: 0x1ecf22fc
dut commit No.              114000, rd_s: x15, rd: 0x0000008b
dut commit No.              115000, rd_s: x14, rd: 0x1ecf231c
dut commit No.              116000, rd_s: x12, rd: 0x00000ea1
dut commit No.              117000, rd_s: x15, rd: 0x000002f4
dut commit No.              118000, rd_s: x13, rd: 0x1ecf24c8
dut commit No.              119000, rd_s: x11, rd: 0x00002b9e
dut commit No.              120000, rd_s: x00, rd: 0x00000000
dut commit No.              121000, rd_s: x13, rd: 0x1ecf25a6
dut commit No.              122000, rd_s: x14, rd: 0x0000002e
dut commit No.              123000, rd_s: x15, rd: 0x1ecf262d
dut commit No.              124000, rd_s: x15, rd: 0x0000002e
dut commit No.              125000, rd_s: x10, rd: 0x00000045
dut commit No.              126000, rd_s: x00, rd: 0x00000000
dut commit No.              127000, rd_s: x13, rd: 0x1ecf273f
dut commit No.              128000, rd_s: x14, rd: 0x0000002c
dut commit No.              129000, rd_s: x15, rd: 0x0000004a
dut commit No.              130000, rd_s: x15, rd: 0xeffffeb4
dut commit No.              131000, rd_s: x14, rd: 0x0000002c
dut commit No.              132000, rd_s: x10, rd: 0x00000004
dut commit No.              133000, rd_s: x15, rd: 0x1ecf2633
dut commit No.              134000, rd_s: x00, rd: 0x00000000
dut commit No.              135000, rd_s: x14, rd: 0x0000002e
dut commit No.              136000, rd_s: x00, rd: 0x00000000
dut commit No.              137000, rd_s: x01, rd: 0x1ecec9b8
dut commit No.              138000, rd_s: x00, rd: 0x00000000
dut commit No.              139000, rd_s: x13, rd: 0x00000002
dut commit No.              140000, rd_s: x12, rd: 0x00000000
dut commit No.              141000, rd_s: x05, rd: 0xffffffff
dut commit No.              142000, rd_s: x17, rd: 0x00000000
dut commit No.              143000, rd_s: x05, rd: 0x00000001
dut commit No.              144000, rd_s: x13, rd: 0x00000002
dut commit No.              145000, rd_s: x15, rd: 0x1ecf2571
dut commit No.              146000, rd_s: x00, rd: 0x00000000
dut commit No.              147000, rd_s: x14, rd: 0x0000002e
dut commit No.              148000, rd_s: x14, rd: 0x0000002c
dut commit No.              149000, rd_s: x13, rd: 0x1ecf2683
dut commit No.              150000, rd_s: x10, rd: 0x00000020
dut commit No.              151000, rd_s: x10, rd: 0x00000009
dut commit No.              152000, rd_s: x00, rd: 0x00000000
dut commit No.              153000, rd_s: x01, rd: 0x1ecec950
dut commit No.              154000, rd_s: x14, rd: 0x00000009
dut commit No.              155000, rd_s: x14, rd: 0x00000009
dut commit No.              156000, rd_s: x15, rd: 0x0000002d
dut commit No.              157000, rd_s: x15, rd: 0x1ecf2602
dut commit No.              158000, rd_s: x11, rd: 0xeffffed0
dut commit No.              159000, rd_s: x10, rd: 0x000000af
dut commit No.              160000, rd_s: x10, rd: 0x00000009
dut commit No.              161000, rd_s: x13, rd: 0x00000031
dut commit No.              162000, rd_s: x14, rd: 0x00000009
dut commit No.              163000, rd_s: x15, rd: 0x1ecf2798
dut commit No.              164000, rd_s: x05, rd: 0x00007354
dut commit No.              165000, rd_s: x17, rd: 0x000002f6
dut commit No.              166000, rd_s: x13, rd: 0x00007f7e
dut commit No.              167000, rd_s: x12, rd: 0x00002932
dut commit No.              168000, rd_s: x30, rd: 0x00005bcc
dut commit No.              169000, rd_s: x13, rd: 0x00000005
dut commit No.              170000, rd_s: x13, rd: 0x00000002
dut commit No.              171000, rd_s: x13, rd: 0x1ecf25d1
dut commit No.              172000, rd_s: x00, rd: 0x00000000
dut commit No.              173000, rd_s: x00, rd: 0x00000000
dut commit No.              174000, rd_s: x14, rd: 0x0000002c
dut commit No.              175000, rd_s: x00, rd: 0x00000000
dut commit No.              176000, rd_s: x14, rd: 0x0000002c
dut commit No.              177000, rd_s: x00, rd: 0x00000000
dut commit No.              178000, rd_s: x14, rd: 0x0000002e
dut commit No.              179000, rd_s: x00, rd: 0x00000000
dut commit No.              180000, rd_s: x00, rd: 0x00000000
dut commit No.              181000, rd_s: x13, rd: 0x1ecf25d5
dut commit No.              182000, rd_s: x00, rd: 0x00000000
dut commit No.              183000, rd_s: x15, rd: 0x1ecf265e
dut commit No.              184000, rd_s: x00, rd: 0x00000000
dut commit No.              185000, rd_s: x13, rd: 0x1ecf26e2
dut commit No.              186000, rd_s: x15, rd: 0x1ecf2728
dut commit No.              187000, rd_s: x13, rd: 0x00000032
dut commit No.              188000, rd_s: x00, rd: 0x00000000
dut commit No.              189000, rd_s: x13, rd: 0x00001f9a
dut commit No.              190000, rd_s: x12, rd: 0x00002f06
dut commit No.              191000, rd_s: x29, rd: 0x00000000
dut commit No.              192000, rd_s: x31, rd: 0x0000588a
dut commit No.              193000, rd_s: x29, rd: 0x00000000
dut commit No.              194000, rd_s: x12, rd: 0x00000000
dut commit No.              195000, rd_s: x14, rd: 0x00000060
dut commit No.              196000, rd_s: x14, rd: 0x00960000
dut commit No.              197000, rd_s: x14, rd: 0x0000a00b
dut commit No.              198000, rd_s: x00, rd: 0x00000000
dut commit No.              199000, rd_s: x12, rd: 0x1ecf2518
dut commit No.              200000, rd_s: x14, rd: 0x00002878
dut commit No.              201000, rd_s: x11, rd: 0x00000019
dut commit No.              202000, rd_s: x00, rd: 0x00000000
dut commit No.              203000, rd_s: x13, rd: 0x1ecf2380
dut commit No.              204000, rd_s: x11, rd: 0x00000041
dut commit No.              205000, rd_s: x12, rd: 0xff80b724
dut commit No.              206000, rd_s: x14, rd: 0x00320000
dut commit No.              207000, rd_s: x17, rd: 0x1ecf23ec
dut commit No.              208000, rd_s: x13, rd: 0x1ecf238a
dut commit No.              209000, rd_s: x14, rd: 0x1ecf22d0
dut commit No.              210000, rd_s: x13, rd: 0x1ecf2364
dut commit No.              211000, rd_s: x14, rd: 0x1ecf22f0
dut commit No.              212000, rd_s: x22, rd: 0x00000005
dut commit No.              213000, rd_s: x00, rd: 0x00000000
dut commit No.              214000, rd_s: x12, rd: 0x00000a54
dut commit No.              215000, rd_s: x00, rd: 0x00000000
dut commit No.              216000, rd_s: x12, rd: 0x00000675
dut commit No.              217000, rd_s: x15, rd: 0x01e00000
dut commit No.              218000, rd_s: x00, rd: 0x00000000
dut commit No.              219000, rd_s: x00, rd: 0x00000000
dut commit No.              220000, rd_s: x12, rd: 0xeffffeac
dut commit No.              221000, rd_s: x01, rd: 0x1ecec950
dut commit No.              222000, rd_s: x00, rd: 0x00000000
dut commit No.              223000, rd_s: x15, rd: 0x00000001
dut commit No.              224000, rd_s: x15, rd: 0x1ecf26a7
dut commit No.              225000, rd_s: x00, rd: 0x00000000
dut commit No.              226000, rd_s: x15, rd: 0x00000005
dut commit No.              227000, rd_s: x00, rd: 0x00000000
dut commit No.              228000, rd_s: x10, rd: 0x00000035
dut commit No.              229000, rd_s: x01, rd: 0x1ecec9c0
dut commit No.              230000, rd_s: x00, rd: 0x00000000
dut commit No.              231000, rd_s: x14, rd: 0x00000009
dut commit No.              232000, rd_s: x14, rd: 0x0000002e
dut commit No.              233000, rd_s: x00, rd: 0x00000000
dut commit No.              234000, rd_s: x00, rd: 0x00000000
dut commit No.              235000, rd_s: x14, rd: 0x00000048
dut commit No.              236000, rd_s: x14, rd: 0x0000002c
dut commit No.              237000, rd_s: x10, rd: 0xeffffeac
dut commit No.              238000, rd_s: x00, rd: 0x00000000
dut commit No.              239000, rd_s: x31, rd: 0x00007430
dut commit No.              240000, rd_s: x05, rd: 0x00000000
dut commit No.              241000, rd_s: x13, rd: 0x000060b3
dut commit No.              242000, rd_s: x05, rd: 0x00005f65
dut commit No.              243000, rd_s: x13, rd: 0x00000003
dut commit No.              244000, rd_s: x15, rd: 0x00000093
dut commit No.              245000, rd_s: x00, rd: 0x00000000
dut commit No.              246000, rd_s: x00, rd: 0x00000000
dut commit No.              247000, rd_s: x00, rd: 0x00000000
dut commit No.              248000, rd_s: x02, rd: 0xeffffea0
dut commit No.              249000, rd_s: x14, rd: 0x0000798a
dut commit No.              250000, rd_s: x14, rd: 0x00000001
dut commit No.              251000, rd_s: x18, rd: 0x00000000
dut commit No.              252000, rd_s: x14, rd: 0x00007126
dut commit No.              253000, rd_s: x00, rd: 0x00000000
dut commit No.              254000, rd_s: x12, rd: 0x00001b1b
dut commit No.              255000, rd_s: x00, rd: 0x00000000
dut commit No.              256000, rd_s: x10, rd: 0x1ecf2128
dut commit No.              257000, rd_s: x13, rd: 0x00000001
dut commit No.              258000, rd_s: x14, rd: 0x00000001
dut commit No.              259000, rd_s: x13, rd: 0xffffd359
dut commit No.              260000, rd_s: x14, rd: 0xffff98cb
dut commit No.              261000, rd_s: x00, rd: 0x00000000
dut commit No.              262000, rd_s: x11, rd: 0x00000005
dut commit No.              263000, rd_s: x00, rd: 0x00000000
dut commit No.              264000, rd_s: x08, rd: 0x1ecf2088
dut commit No.              265000, rd_s: x08, rd: 0x1ecf20b0
dut commit No.              266000, rd_s: x08, rd: 0x1ecf2068
dut commit No.              267000, rd_s: x15, rd: 0x00150000
dut commit No.              268000, rd_s: x00, rd: 0x00000000
dut commit No.              269000, rd_s: x08, rd: 0x1ecf2010
dut commit No.              270000, rd_s: x00, rd: 0x00000000
dut commit No.              271000, rd_s: x00, rd: 0x00000000
dut commit No.              272000, rd_s: x24, rd: 0x00000036
dut commit No.              273000, rd_s: x24, rd: 0x0000006d
dut commit No.              274000, rd_s: x24, rd: 0x00000012
dut commit No.              275000, rd_s: x00, rd: 0x00000000
dut commit No.              276000, rd_s: x00, rd: 0x00000000
dut commit No.              277000, rd_s: x00, rd: 0x00000000
dut commit No.              278000, rd_s: x15, rd: 0x1ecf2000
dut commit No.              279000, rd_s: x15, rd: 0x1ecf2088
dut commit No.              280000, rd_s: x15, rd: 0x1ecf2078
dut commit No.              281000, rd_s: x15, rd: 0x00000042
dut commit No.              282000, rd_s: x14, rd: 0x1ecf2138
dut commit No.              283000, rd_s: x14, rd: 0x1ecf215c
dut commit No.              284000, rd_s: x13, rd: 0x1ecf2098
dut commit No.              285000, rd_s: x13, rd: 0x1ecf2030
dut commit No.              286000, rd_s: x13, rd: 0x1ecf20b8
dut commit No.              287000, rd_s: x00, rd: 0x00000000
dut commit No.              288000, rd_s: x00, rd: 0x00000000
dut commit No.              289000, rd_s: x13, rd: 0x1ecf20b8
dut commit No.              290000, rd_s: x08, rd: 0x1ecf2010
dut commit No.              291000, rd_s: x08, rd: 0x1ecf2000
dut commit No.              292000, rd_s: x00, rd: 0x00000000
dut commit No.              293000, rd_s: x14, rd: 0x0000499c
dut commit No.              294000, rd_s: x14, rd: 0x00000000
dut commit No.              295000, rd_s: x18, rd: 0x00000001
dut commit No.              296000, rd_s: x14, rd: 0x00000000
dut commit No.              297000, rd_s: x00, rd: 0x00000000
dut commit No.              298000, rd_s: x00, rd: 0x00000000
dut commit No.              299000, rd_s: x15, rd: 0x00000002
dut commit No.              300000, rd_s: x00, rd: 0x00000000
dut commit No.              301000, rd_s: x13, rd: 0xbf5a0000
dut commit No.              302000, rd_s: x18, rd: 0x00000000
dut commit No.              303000, rd_s: x14, rd: 0x00000000
dut commit No.              304000, rd_s: x10, rd: 0x00005c57
Monitor: Power Stop time is           1448623485
*Verdi* : fsdbDumpoff - All FSDB files at 1,448,623,485 ps.
Monitor: Segment Stop time is           1448625475
Monitor: Segment IPC: 0.417516
Monitor: Segment Time:           1389672720
$finish called from file "/srv/tmp/c48772b1-f2a2-42f1-9786-660cc5780515/dut/sim/../hvl/vcs/top_tb.sv", line 57.
$finish at simulation time           1448858305
           V C S   S i m u l a t i o n   R e p o r t 
Time: 1448858305 ps
CPU Time:    225.860 seconds;       Data structure size:   1.2Mb
Tue Dec  3 20:39:05 2024
[0;32mSpike diff Passed [0m
0.417516
1389672720
cd ../coremark/vcs && fsdb2saif dump.fsdb -bt 58954745ps -et 1448623485ps -s top_tb/dut
fsdb2saif - FSDB to backward SAIF converter, Release Verdi_R-2020.12-SP1-1 (RH Linux x86_64/64bit) -- Tue Apr 20 04:17:41 PDT 2021

Copyright (c) 1996 - 2021 Synopsys, Inc.
This software and the associated documentation are proprietary to Synopsys, Inc. 
This software may only be used in accordance with the terms and conditions of a written license agreement with Synopsys, Inc. 
All other use, reproduction, or distribution of this software is strictly prohibited.

done
dump.fsdb.saif is generated successfully.
logDir = /srv/tmp/c48772b1-f2a2-42f1-9786-660cc5780515/dut/coremark/vcs/fsdb2saifLog
mkdir -p ../coremark/reports outputs
dc_shell -f power.tcl |& tee ../coremark/reports/power.log
/srv/software/Synopsys-2021_x86_64/syn/R-2020.09-SP4/bin/dc_shell: /srv/software/Synopsys-2021_x86_64/syn/R-2020.09-SP4/bin/snps_platform: /bin/csh: bad interpreter: No such file or directory
Information: License queuing is enabled. (DCSH-18)

                           Design Compiler Graphical 
                                 DC Ultra (TM)
                                  DFTMAX (TM)
                              Power Compiler (TM)
                                 DesignWare (R)
                                 DC Expert (TM)
                               Design Vision (TM)
                               HDL Compiler (TM)
                               VHDL Compiler (TM)
                                  DFT Compiler
                               Design Compiler(R)

               Version R-2020.09-SP4 for linux64 - Mar 02, 2021 

                    Copyright (c) 1988 - 2021 Synopsys, Inc.
   This software and the associated documentation are proprietary to Synopsys,
 Inc. This software may only be used in accordance with the terms and conditions
 of a written license agreement with Synopsys, Inc. All other use, reproduction,
            or distribution of this software is strictly prohibited.
Initializing...
set symbol_library [list generic.sdb]
generic.sdb
set synthetic_library [list dw_foundation.sldb]
dw_foundation.sldb
set target_library [getenv STD_CELL_LIB]
/srv/ece411ag/freepdk-45nm/stdcells.db
set sram_library [getenv SRAM_LIB]
/srv/tmp/c48772b1-f2a2-42f1-9786-660cc5780515/dut/synth/../sram/output/mp_cache_data_array/mp_cache_data_array_TT_1p0V_25C_lib.db /srv/tmp/c48772b1-f2a2-42f1-9786-660cc5780515/dut/synth/../sram/output/mp_cache_tag_array/mp_cache_tag_array_TT_1p0V_25C_lib.db
if {$sram_library eq ""} {
   set link_library [list "*" $target_library $synthetic_library]
} else {
   set link_library [list "*" $target_library $synthetic_library $sram_library]
}
* /srv/ece411ag/freepdk-45nm/stdcells.db dw_foundation.sldb {/srv/tmp/c48772b1-f2a2-42f1-9786-660cc5780515/dut/synth/../sram/output/mp_cache_data_array/mp_cache_data_array_TT_1p0V_25C_lib.db /srv/tmp/c48772b1-f2a2-42f1-9786-660cc5780515/dut/synth/../sram/output/mp_cache_tag_array/mp_cache_tag_array_TT_1p0V_25C_lib.db}
get_license DC-Ultra-Features
1
get_license DC-Ultra-Opt
1
read_file -format ddc outputs/synth.ddc
Loading db file '/srv/ece411ag/freepdk-45nm/stdcells.db'
Loading db file '/srv/software/Synopsys-2021_x86_64/syn/R-2020.09-SP4/libraries/syn/dw_foundation.sldb'
Loading db file '/srv/tmp/c48772b1-f2a2-42f1-9786-660cc5780515/dut/sram/output/mp_cache_data_array/mp_cache_data_array_TT_1p0V_25C_lib.db'
Loading db file '/srv/tmp/c48772b1-f2a2-42f1-9786-660cc5780515/dut/sram/output/mp_cache_tag_array/mp_cache_tag_array_TT_1p0V_25C_lib.db'
Loading db file '/srv/software/Synopsys-2021_x86_64/syn/R-2020.09-SP4/libraries/syn/gtech.db'
Loading db file '/srv/software/Synopsys-2021_x86_64/syn/R-2020.09-SP4/libraries/syn/standard.sldb'
  Loading link library 'NangateOpenCellLibrary'
  Loading link library 'mp_cache_data_array_TT_1p0V_25C_lib'
  Loading link library 'mp_cache_tag_array_TT_1p0V_25C_lib'
  Loading link library 'gtech'
Reading ddc file '/srv/tmp/c48772b1-f2a2-42f1-9786-660cc5780515/dut/synth/outputs/synth.ddc'.
Information: Checking out the license 'DesignWare'. (SEC-104)
Loaded 410 designs.
Current design is 'cpu'.
cpu cache_1 cache_0 memory_queue cache_arbiter cacheline_adapter queue_DATA_WIDTH32_QUEUE_DEPTH32_1 queue_DATA_WIDTH32_QUEUE_DEPTH32_0 rename_dispatch rat rob rrat free_list phys_regfile execute reservation_station SNPS_CLOCK_GATE_HIGH_cpu_0 stage_1_1 stage_2_1 valid_array_7 valid_array_6 valid_array_5 valid_array_4 lru_array_1 stage_1_0 stage_2_0 valid_array_3 valid_array_2 valid_array_1 valid_array_0 lru_array_0 SNPS_CLOCK_GATE_HIGH_memory_queue_0 SNPS_CLOCK_GATE_HIGH_memory_queue_49 SNPS_CLOCK_GATE_HIGH_memory_queue_48 SNPS_CLOCK_GATE_HIGH_memory_queue_47 SNPS_CLOCK_GATE_HIGH_memory_queue_45 SNPS_CLOCK_GATE_HIGH_memory_queue_44 SNPS_CLOCK_GATE_HIGH_memory_queue_42 SNPS_CLOCK_GATE_HIGH_memory_queue_41 SNPS_CLOCK_GATE_HIGH_memory_queue_39 SNPS_CLOCK_GATE_HIGH_memory_queue_38 SNPS_CLOCK_GATE_HIGH_memory_queue_36 SNPS_CLOCK_GATE_HIGH_memory_queue_35 SNPS_CLOCK_GATE_HIGH_memory_queue_33 SNPS_CLOCK_GATE_HIGH_memory_queue_32 SNPS_CLOCK_GATE_HIGH_memory_queue_30 SNPS_CLOCK_GATE_HIGH_memory_queue_29 SNPS_CLOCK_GATE_HIGH_memory_queue_27 SNPS_CLOCK_GATE_HIGH_memory_queue_26 SNPS_CLOCK_GATE_HIGH_memory_queue_24 SNPS_CLOCK_GATE_HIGH_memory_queue_23 SNPS_CLOCK_GATE_HIGH_memory_queue_21 SNPS_CLOCK_GATE_HIGH_memory_queue_20 SNPS_CLOCK_GATE_HIGH_memory_queue_18 SNPS_CLOCK_GATE_HIGH_memory_queue_17 SNPS_CLOCK_GATE_HIGH_memory_queue_15 SNPS_CLOCK_GATE_HIGH_memory_queue_14 SNPS_CLOCK_GATE_HIGH_memory_queue_12 SNPS_CLOCK_GATE_HIGH_memory_queue_11 SNPS_CLOCK_GATE_HIGH_memory_queue_9 SNPS_CLOCK_GATE_HIGH_memory_queue_8 SNPS_CLOCK_GATE_HIGH_memory_queue_6 SNPS_CLOCK_GATE_HIGH_memory_queue_5 SNPS_CLOCK_GATE_HIGH_memory_queue_3 SNPS_CLOCK_GATE_HIGH_memory_queue_2 SNPS_CLOCK_GATE_HIGH_cache_arbiter_0 SNPS_CLOCK_GATE_HIGH_cache_arbiter_4 SNPS_CLOCK_GATE_HIGH_cache_arbiter_3 SNPS_CLOCK_GATE_HIGH_cache_arbiter_2 SNPS_CLOCK_GATE_HIGH_cache_arbiter_1 SNPS_CLOCK_GATE_HIGH_cacheline_adapter_0 SNPS_CLOCK_GATE_HIGH_cacheline_adapter_4 SNPS_CLOCK_GATE_HIGH_cacheline_adapter_3 SNPS_CLOCK_GATE_HIGH_cacheline_adapter_2 SNPS_CLOCK_GATE_HIGH_cacheline_adapter_1 SNPS_CLOCK_GATE_HIGH_queue_DATA_WIDTH32_QUEUE_DEPTH32_1_0 SNPS_CLOCK_GATE_HIGH_queue_DATA_WIDTH32_QUEUE_DEPTH32_1_33 SNPS_CLOCK_GATE_HIGH_queue_DATA_WIDTH32_QUEUE_DEPTH32_1_32 SNPS_CLOCK_GATE_HIGH_queue_DATA_WIDTH32_QUEUE_DEPTH32_1_31 SNPS_CLOCK_GATE_HIGH_queue_DATA_WIDTH32_QUEUE_DEPTH32_1_30 SNPS_CLOCK_GATE_HIGH_queue_DATA_WIDTH32_QUEUE_DEPTH32_1_29 SNPS_CLOCK_GATE_HIGH_queue_DATA_WIDTH32_QUEUE_DEPTH32_1_28 SNPS_CLOCK_GATE_HIGH_queue_DATA_WIDTH32_QUEUE_DEPTH32_1_27 SNPS_CLOCK_GATE_HIGH_queue_DATA_WIDTH32_QUEUE_DEPTH32_1_26 SNPS_CLOCK_GATE_HIGH_queue_DATA_WIDTH32_QUEUE_DEPTH32_1_25 SNPS_CLOCK_GATE_HIGH_queue_DATA_WIDTH32_QUEUE_DEPTH32_1_24 SNPS_CLOCK_GATE_HIGH_queue_DATA_WIDTH32_QUEUE_DEPTH32_1_23 SNPS_CLOCK_GATE_HIGH_queue_DATA_WIDTH32_QUEUE_DEPTH32_1_22 SNPS_CLOCK_GATE_HIGH_queue_DATA_WIDTH32_QUEUE_DEPTH32_1_21 SNPS_CLOCK_GATE_HIGH_queue_DATA_WIDTH32_QUEUE_DEPTH32_1_20 SNPS_CLOCK_GATE_HIGH_queue_DATA_WIDTH32_QUEUE_DEPTH32_1_19 SNPS_CLOCK_GATE_HIGH_queue_DATA_WIDTH32_QUEUE_DEPTH32_1_18 SNPS_CLOCK_GATE_HIGH_queue_DATA_WIDTH32_QUEUE_DEPTH32_1_17 SNPS_CLOCK_GATE_HIGH_queue_DATA_WIDTH32_QUEUE_DEPTH32_1_16 SNPS_CLOCK_GATE_HIGH_queue_DATA_WIDTH32_QUEUE_DEPTH32_1_15 SNPS_CLOCK_GATE_HIGH_queue_DATA_WIDTH32_QUEUE_DEPTH32_1_14 SNPS_CLOCK_GATE_HIGH_queue_DATA_WIDTH32_QUEUE_DEPTH32_1_13 SNPS_CLOCK_GATE_HIGH_queue_DATA_WIDTH32_QUEUE_DEPTH32_1_12 SNPS_CLOCK_GATE_HIGH_queue_DATA_WIDTH32_QUEUE_DEPTH32_1_11 SNPS_CLOCK_GATE_HIGH_queue_DATA_WIDTH32_QUEUE_DEPTH32_1_10 SNPS_CLOCK_GATE_HIGH_queue_DATA_WIDTH32_QUEUE_DEPTH32_1_9 SNPS_CLOCK_GATE_HIGH_queue_DATA_WIDTH32_QUEUE_DEPTH32_1_8 SNPS_CLOCK_GATE_HIGH_queue_DATA_WIDTH32_QUEUE_DEPTH32_1_7 SNPS_CLOCK_GATE_HIGH_queue_DATA_WIDTH32_QUEUE_DEPTH32_1_6 SNPS_CLOCK_GATE_HIGH_queue_DATA_WIDTH32_QUEUE_DEPTH32_1_5 SNPS_CLOCK_GATE_HIGH_queue_DATA_WIDTH32_QUEUE_DEPTH32_1_4 SNPS_CLOCK_GATE_HIGH_queue_DATA_WIDTH32_QUEUE_DEPTH32_1_3 SNPS_CLOCK_GATE_HIGH_queue_DATA_WIDTH32_QUEUE_DEPTH32_1_2 SNPS_CLOCK_GATE_HIGH_queue_DATA_WIDTH32_QUEUE_DEPTH32_1_1 SNPS_CLOCK_GATE_HIGH_queue_DATA_WIDTH32_QUEUE_DEPTH32_0_0 SNPS_CLOCK_GATE_HIGH_queue_DATA_WIDTH32_QUEUE_DEPTH32_0_33 SNPS_CLOCK_GATE_HIGH_queue_DATA_WIDTH32_QUEUE_DEPTH32_0_32 SNPS_CLOCK_GATE_HIGH_queue_DATA_WIDTH32_QUEUE_DEPTH32_0_31 SNPS_CLOCK_GATE_HIGH_queue_DATA_WIDTH32_QUEUE_DEPTH32_0_30 SNPS_CLOCK_GATE_HIGH_queue_DATA_WIDTH32_QUEUE_DEPTH32_0_29 SNPS_CLOCK_GATE_HIGH_queue_DATA_WIDTH32_QUEUE_DEPTH32_0_28 SNPS_CLOCK_GATE_HIGH_queue_DATA_WIDTH32_QUEUE_DEPTH32_0_27 SNPS_CLOCK_GATE_HIGH_queue_DATA_WIDTH32_QUEUE_DEPTH32_0_26 SNPS_CLOCK_GATE_HIGH_queue_DATA_WIDTH32_QUEUE_DEPTH32_0_25 SNPS_CLOCK_GATE_HIGH_queue_DATA_WIDTH32_QUEUE_DEPTH32_0_24 SNPS_CLOCK_GATE_HIGH_queue_DATA_WIDTH32_QUEUE_DEPTH32_0_23 SNPS_CLOCK_GATE_HIGH_queue_DATA_WIDTH32_QUEUE_DEPTH32_0_22 SNPS_CLOCK_GATE_HIGH_queue_DATA_WIDTH32_QUEUE_DEPTH32_0_21 SNPS_CLOCK_GATE_HIGH_queue_DATA_WIDTH32_QUEUE_DEPTH32_0_20 SNPS_CLOCK_GATE_HIGH_queue_DATA_WIDTH32_QUEUE_DEPTH32_0_19 SNPS_CLOCK_GATE_HIGH_queue_DATA_WIDTH32_QUEUE_DEPTH32_0_18 SNPS_CLOCK_GATE_HIGH_queue_DATA_WIDTH32_QUEUE_DEPTH32_0_17 SNPS_CLOCK_GATE_HIGH_queue_DATA_WIDTH32_QUEUE_DEPTH32_0_16 SNPS_CLOCK_GATE_HIGH_queue_DATA_WIDTH32_QUEUE_DEPTH32_0_15 SNPS_CLOCK_GATE_HIGH_queue_DATA_WIDTH32_QUEUE_DEPTH32_0_14 SNPS_CLOCK_GATE_HIGH_queue_DATA_WIDTH32_QUEUE_DEPTH32_0_13 SNPS_CLOCK_GATE_HIGH_queue_DATA_WIDTH32_QUEUE_DEPTH32_0_12 SNPS_CLOCK_GATE_HIGH_queue_DATA_WIDTH32_QUEUE_DEPTH32_0_11 SNPS_CLOCK_GATE_HIGH_queue_DATA_WIDTH32_QUEUE_DEPTH32_0_10 SNPS_CLOCK_GATE_HIGH_queue_DATA_WIDTH32_QUEUE_DEPTH32_0_9 SNPS_CLOCK_GATE_HIGH_queue_DATA_WIDTH32_QUEUE_DEPTH32_0_8 SNPS_CLOCK_GATE_HIGH_queue_DATA_WIDTH32_QUEUE_DEPTH32_0_7 SNPS_CLOCK_GATE_HIGH_queue_DATA_WIDTH32_QUEUE_DEPTH32_0_6 SNPS_CLOCK_GATE_HIGH_queue_DATA_WIDTH32_QUEUE_DEPTH32_0_5 SNPS_CLOCK_GATE_HIGH_queue_DATA_WIDTH32_QUEUE_DEPTH32_0_4 SNPS_CLOCK_GATE_HIGH_queue_DATA_WIDTH32_QUEUE_DEPTH32_0_3 SNPS_CLOCK_GATE_HIGH_queue_DATA_WIDTH32_QUEUE_DEPTH32_0_2 SNPS_CLOCK_GATE_HIGH_queue_DATA_WIDTH32_QUEUE_DEPTH32_0_1 SNPS_CLOCK_GATE_HIGH_rat_0 SNPS_CLOCK_GATE_HIGH_rat_31 SNPS_CLOCK_GATE_HIGH_rat_30 SNPS_CLOCK_GATE_HIGH_rat_29 SNPS_CLOCK_GATE_HIGH_rat_28 SNPS_CLOCK_GATE_HIGH_rat_27 SNPS_CLOCK_GATE_HIGH_rat_26 SNPS_CLOCK_GATE_HIGH_rat_25 SNPS_CLOCK_GATE_HIGH_rat_24 SNPS_CLOCK_GATE_HIGH_rat_23 SNPS_CLOCK_GATE_HIGH_rat_22 SNPS_CLOCK_GATE_HIGH_rat_21 SNPS_CLOCK_GATE_HIGH_rat_20 SNPS_CLOCK_GATE_HIGH_rat_19 SNPS_CLOCK_GATE_HIGH_rat_18 SNPS_CLOCK_GATE_HIGH_rat_17 SNPS_CLOCK_GATE_HIGH_rat_16 SNPS_CLOCK_GATE_HIGH_rat_15 SNPS_CLOCK_GATE_HIGH_rat_14 SNPS_CLOCK_GATE_HIGH_rat_13 SNPS_CLOCK_GATE_HIGH_rat_12 SNPS_CLOCK_GATE_HIGH_rat_11 SNPS_CLOCK_GATE_HIGH_rat_10 SNPS_CLOCK_GATE_HIGH_rat_9 SNPS_CLOCK_GATE_HIGH_rat_8 SNPS_CLOCK_GATE_HIGH_rat_7 SNPS_CLOCK_GATE_HIGH_rat_6 SNPS_CLOCK_GATE_HIGH_rat_5 SNPS_CLOCK_GATE_HIGH_rat_4 SNPS_CLOCK_GATE_HIGH_rat_3 SNPS_CLOCK_GATE_HIGH_rat_2 SNPS_CLOCK_GATE_HIGH_rat_1 SNPS_CLOCK_GATE_HIGH_rob_0 SNPS_CLOCK_GATE_HIGH_rob_49 SNPS_CLOCK_GATE_HIGH_rob_47 SNPS_CLOCK_GATE_HIGH_rob_46 SNPS_CLOCK_GATE_HIGH_rob_44 SNPS_CLOCK_GATE_HIGH_rob_43 SNPS_CLOCK_GATE_HIGH_rob_41 SNPS_CLOCK_GATE_HIGH_rob_40 SNPS_CLOCK_GATE_HIGH_rob_38 SNPS_CLOCK_GATE_HIGH_rob_37 SNPS_CLOCK_GATE_HIGH_rob_35 SNPS_CLOCK_GATE_HIGH_rob_34 SNPS_CLOCK_GATE_HIGH_rob_32 SNPS_CLOCK_GATE_HIGH_rob_31 SNPS_CLOCK_GATE_HIGH_rob_29 SNPS_CLOCK_GATE_HIGH_rob_28 SNPS_CLOCK_GATE_HIGH_rob_26 SNPS_CLOCK_GATE_HIGH_rob_25 SNPS_CLOCK_GATE_HIGH_rob_23 SNPS_CLOCK_GATE_HIGH_rob_22 SNPS_CLOCK_GATE_HIGH_rob_20 SNPS_CLOCK_GATE_HIGH_rob_19 SNPS_CLOCK_GATE_HIGH_rob_17 SNPS_CLOCK_GATE_HIGH_rob_16 SNPS_CLOCK_GATE_HIGH_rob_14 SNPS_CLOCK_GATE_HIGH_rob_13 SNPS_CLOCK_GATE_HIGH_rob_11 SNPS_CLOCK_GATE_HIGH_rob_10 SNPS_CLOCK_GATE_HIGH_rob_8 SNPS_CLOCK_GATE_HIGH_rob_7 SNPS_CLOCK_GATE_HIGH_rob_5 SNPS_CLOCK_GATE_HIGH_rob_4 SNPS_CLOCK_GATE_HIGH_rob_2 SNPS_CLOCK_GATE_HIGH_rob_1 SNPS_CLOCK_GATE_HIGH_rrat_0 SNPS_CLOCK_GATE_HIGH_rrat_30 SNPS_CLOCK_GATE_HIGH_rrat_29 SNPS_CLOCK_GATE_HIGH_rrat_28 SNPS_CLOCK_GATE_HIGH_rrat_27 SNPS_CLOCK_GATE_HIGH_rrat_26 SNPS_CLOCK_GATE_HIGH_rrat_25 SNPS_CLOCK_GATE_HIGH_rrat_24 SNPS_CLOCK_GATE_HIGH_rrat_23 SNPS_CLOCK_GATE_HIGH_rrat_22 SNPS_CLOCK_GATE_HIGH_rrat_21 SNPS_CLOCK_GATE_HIGH_rrat_20 SNPS_CLOCK_GATE_HIGH_rrat_19 SNPS_CLOCK_GATE_HIGH_rrat_18 SNPS_CLOCK_GATE_HIGH_rrat_17 SNPS_CLOCK_GATE_HIGH_rrat_16 SNPS_CLOCK_GATE_HIGH_rrat_15 SNPS_CLOCK_GATE_HIGH_rrat_14 SNPS_CLOCK_GATE_HIGH_rrat_13 SNPS_CLOCK_GATE_HIGH_rrat_12 SNPS_CLOCK_GATE_HIGH_rrat_11 SNPS_CLOCK_GATE_HIGH_rrat_10 SNPS_CLOCK_GATE_HIGH_rrat_9 SNPS_CLOCK_GATE_HIGH_rrat_8 SNPS_CLOCK_GATE_HIGH_rrat_7 SNPS_CLOCK_GATE_HIGH_rrat_6 SNPS_CLOCK_GATE_HIGH_rrat_5 SNPS_CLOCK_GATE_HIGH_rrat_4 SNPS_CLOCK_GATE_HIGH_rrat_3 SNPS_CLOCK_GATE_HIGH_rrat_2 SNPS_CLOCK_GATE_HIGH_rrat_1 SNPS_CLOCK_GATE_HIGH_free_list_0 SNPS_CLOCK_GATE_HIGH_free_list_33 SNPS_CLOCK_GATE_HIGH_free_list_32 SNPS_CLOCK_GATE_HIGH_free_list_31 SNPS_CLOCK_GATE_HIGH_free_list_30 SNPS_CLOCK_GATE_HIGH_free_list_29 SNPS_CLOCK_GATE_HIGH_free_list_28 SNPS_CLOCK_GATE_HIGH_free_list_27 SNPS_CLOCK_GATE_HIGH_free_list_26 SNPS_CLOCK_GATE_HIGH_free_list_25 SNPS_CLOCK_GATE_HIGH_free_list_24 SNPS_CLOCK_GATE_HIGH_free_list_23 SNPS_CLOCK_GATE_HIGH_free_list_22 SNPS_CLOCK_GATE_HIGH_free_list_21 SNPS_CLOCK_GATE_HIGH_free_list_20 SNPS_CLOCK_GATE_HIGH_free_list_19 SNPS_CLOCK_GATE_HIGH_free_list_18 SNPS_CLOCK_GATE_HIGH_free_list_17 SNPS_CLOCK_GATE_HIGH_free_list_16 SNPS_CLOCK_GATE_HIGH_free_list_15 SNPS_CLOCK_GATE_HIGH_free_list_14 SNPS_CLOCK_GATE_HIGH_free_list_13 SNPS_CLOCK_GATE_HIGH_free_list_12 SNPS_CLOCK_GATE_HIGH_free_list_11 SNPS_CLOCK_GATE_HIGH_free_list_10 SNPS_CLOCK_GATE_HIGH_free_list_9 SNPS_CLOCK_GATE_HIGH_free_list_8 SNPS_CLOCK_GATE_HIGH_free_list_7 SNPS_CLOCK_GATE_HIGH_free_list_6 SNPS_CLOCK_GATE_HIGH_free_list_5 SNPS_CLOCK_GATE_HIGH_free_list_4 SNPS_CLOCK_GATE_HIGH_free_list_3 SNPS_CLOCK_GATE_HIGH_free_list_2 SNPS_CLOCK_GATE_HIGH_free_list_1 SNPS_CLOCK_GATE_HIGH_phys_regfile_63 SNPS_CLOCK_GATE_HIGH_phys_regfile_62 
SNPS_CLOCK_GATE_HIGH_phys_regfile_61 SNPS_CLOCK_GATE_HIGH_phys_regfile_60 SNPS_CLOCK_GATE_HIGH_phys_regfile_59 SNPS_CLOCK_GATE_HIGH_phys_regfile_58 SNPS_CLOCK_GATE_HIGH_phys_regfile_57 SNPS_CLOCK_GATE_HIGH_phys_regfile_56 SNPS_CLOCK_GATE_HIGH_phys_regfile_55 SNPS_CLOCK_GATE_HIGH_phys_regfile_54 SNPS_CLOCK_GATE_HIGH_phys_regfile_53 SNPS_CLOCK_GATE_HIGH_phys_regfile_52 SNPS_CLOCK_GATE_HIGH_phys_regfile_51 SNPS_CLOCK_GATE_HIGH_phys_regfile_50 SNPS_CLOCK_GATE_HIGH_phys_regfile_49 SNPS_CLOCK_GATE_HIGH_phys_regfile_48 SNPS_CLOCK_GATE_HIGH_phys_regfile_47 SNPS_CLOCK_GATE_HIGH_phys_regfile_46 SNPS_CLOCK_GATE_HIGH_phys_regfile_45 SNPS_CLOCK_GATE_HIGH_phys_regfile_44 SNPS_CLOCK_GATE_HIGH_phys_regfile_43 SNPS_CLOCK_GATE_HIGH_phys_regfile_42 SNPS_CLOCK_GATE_HIGH_phys_regfile_41 SNPS_CLOCK_GATE_HIGH_phys_regfile_40 SNPS_CLOCK_GATE_HIGH_phys_regfile_39 SNPS_CLOCK_GATE_HIGH_phys_regfile_38 SNPS_CLOCK_GATE_HIGH_phys_regfile_37 SNPS_CLOCK_GATE_HIGH_phys_regfile_36 SNPS_CLOCK_GATE_HIGH_phys_regfile_35 SNPS_CLOCK_GATE_HIGH_phys_regfile_34 SNPS_CLOCK_GATE_HIGH_phys_regfile_33 SNPS_CLOCK_GATE_HIGH_phys_regfile_32 SNPS_CLOCK_GATE_HIGH_phys_regfile_31 SNPS_CLOCK_GATE_HIGH_phys_regfile_30 SNPS_CLOCK_GATE_HIGH_phys_regfile_29 SNPS_CLOCK_GATE_HIGH_phys_regfile_28 SNPS_CLOCK_GATE_HIGH_phys_regfile_27 SNPS_CLOCK_GATE_HIGH_phys_regfile_26 SNPS_CLOCK_GATE_HIGH_phys_regfile_25 SNPS_CLOCK_GATE_HIGH_phys_regfile_24 SNPS_CLOCK_GATE_HIGH_phys_regfile_23 SNPS_CLOCK_GATE_HIGH_phys_regfile_22 SNPS_CLOCK_GATE_HIGH_phys_regfile_21 SNPS_CLOCK_GATE_HIGH_phys_regfile_20 SNPS_CLOCK_GATE_HIGH_phys_regfile_19 SNPS_CLOCK_GATE_HIGH_phys_regfile_18 SNPS_CLOCK_GATE_HIGH_phys_regfile_17 SNPS_CLOCK_GATE_HIGH_phys_regfile_16 SNPS_CLOCK_GATE_HIGH_phys_regfile_15 SNPS_CLOCK_GATE_HIGH_phys_regfile_14 SNPS_CLOCK_GATE_HIGH_phys_regfile_13 SNPS_CLOCK_GATE_HIGH_phys_regfile_12 SNPS_CLOCK_GATE_HIGH_phys_regfile_11 SNPS_CLOCK_GATE_HIGH_phys_regfile_10 SNPS_CLOCK_GATE_HIGH_phys_regfile_9 SNPS_CLOCK_GATE_HIGH_phys_regfile_8 SNPS_CLOCK_GATE_HIGH_phys_regfile_7 SNPS_CLOCK_GATE_HIGH_phys_regfile_6 SNPS_CLOCK_GATE_HIGH_phys_regfile_5 SNPS_CLOCK_GATE_HIGH_phys_regfile_4 SNPS_CLOCK_GATE_HIGH_phys_regfile_3 SNPS_CLOCK_GATE_HIGH_phys_regfile_2 SNPS_CLOCK_GATE_HIGH_phys_regfile_1 fu_add fu_mult fu_div_rem fu_br fu_mem SNPS_CLOCK_GATE_HIGH_execute_0 SNPS_CLOCK_GATE_HIGH_execute_1 SNPS_CLOCK_GATE_HIGH_reservation_station_0 SNPS_CLOCK_GATE_HIGH_reservation_station_19 SNPS_CLOCK_GATE_HIGH_reservation_station_18 SNPS_CLOCK_GATE_HIGH_reservation_station_17 SNPS_CLOCK_GATE_HIGH_reservation_station_16 SNPS_CLOCK_GATE_HIGH_reservation_station_15 SNPS_CLOCK_GATE_HIGH_reservation_station_14 SNPS_CLOCK_GATE_HIGH_reservation_station_13 SNPS_CLOCK_GATE_HIGH_reservation_station_12 SNPS_CLOCK_GATE_HIGH_reservation_station_11 SNPS_CLOCK_GATE_HIGH_reservation_station_10 SNPS_CLOCK_GATE_HIGH_reservation_station_9 SNPS_CLOCK_GATE_HIGH_reservation_station_8 SNPS_CLOCK_GATE_HIGH_reservation_station_7 SNPS_CLOCK_GATE_HIGH_reservation_station_6 SNPS_CLOCK_GATE_HIGH_reservation_station_5 SNPS_CLOCK_GATE_HIGH_reservation_station_4 SNPS_CLOCK_GATE_HIGH_reservation_station_3 SNPS_CLOCK_GATE_HIGH_reservation_station_2 SNPS_CLOCK_GATE_HIGH_reservation_station_1 SNPS_CLOCK_GATE_HIGH_valid_array_4_3 SNPS_CLOCK_GATE_HIGH_valid_array_4_2 SNPS_CLOCK_GATE_HIGH_valid_array_4_1 SNPS_CLOCK_GATE_HIGH_valid_array_4_0 SNPS_CLOCK_GATE_HIGH_lru_array_0_31 SNPS_CLOCK_GATE_HIGH_lru_array_0_30 SNPS_CLOCK_GATE_HIGH_lru_array_0_29 SNPS_CLOCK_GATE_HIGH_lru_array_0_28 SNPS_CLOCK_GATE_HIGH_lru_array_0_27 SNPS_CLOCK_GATE_HIGH_lru_array_0_26 SNPS_CLOCK_GATE_HIGH_lru_array_0_25 SNPS_CLOCK_GATE_HIGH_lru_array_0_24 SNPS_CLOCK_GATE_HIGH_lru_array_0_23 SNPS_CLOCK_GATE_HIGH_lru_array_0_22 SNPS_CLOCK_GATE_HIGH_lru_array_0_21 SNPS_CLOCK_GATE_HIGH_lru_array_0_20 SNPS_CLOCK_GATE_HIGH_lru_array_0_19 SNPS_CLOCK_GATE_HIGH_lru_array_0_18 SNPS_CLOCK_GATE_HIGH_lru_array_0_17 SNPS_CLOCK_GATE_HIGH_lru_array_0_16 SNPS_CLOCK_GATE_HIGH_valid_array_0_3 SNPS_CLOCK_GATE_HIGH_valid_array_0_2 SNPS_CLOCK_GATE_HIGH_valid_array_0_1 SNPS_CLOCK_GATE_HIGH_valid_array_0_0 SNPS_CLOCK_GATE_HIGH_lru_array_0_0 SNPS_CLOCK_GATE_HIGH_lru_array_0_15 SNPS_CLOCK_GATE_HIGH_lru_array_0_14 SNPS_CLOCK_GATE_HIGH_lru_array_0_13 SNPS_CLOCK_GATE_HIGH_lru_array_0_12 SNPS_CLOCK_GATE_HIGH_lru_array_0_11 SNPS_CLOCK_GATE_HIGH_lru_array_0_10 SNPS_CLOCK_GATE_HIGH_lru_array_0_9 SNPS_CLOCK_GATE_HIGH_lru_array_0_8 SNPS_CLOCK_GATE_HIGH_lru_array_0_7 SNPS_CLOCK_GATE_HIGH_lru_array_0_6 SNPS_CLOCK_GATE_HIGH_lru_array_0_5 SNPS_CLOCK_GATE_HIGH_lru_array_0_4 SNPS_CLOCK_GATE_HIGH_lru_array_0_3 SNPS_CLOCK_GATE_HIGH_lru_array_0_2 SNPS_CLOCK_GATE_HIGH_lru_array_0_1 SNPS_CLOCK_GATE_HIGH_fu_mult SNPS_CLOCK_GATE_HIGH_fu_mult_DW_mult_seq_J21_0_1 SNPS_CLOCK_GATE_HIGH_fu_mult_DW_mult_seq_J21_0_0 SNPS_CLOCK_GATE_HIGH_fu_div_rem SNPS_CLOCK_GATE_HIGH_fu_div_rem_DW_div_seq_J19_0_1 SNPS_CLOCK_GATE_HIGH_fu_div_rem_DW_div_seq_J19_0_0
read_saif -input ../[getenv ECE411_CASE]/vcs/dump.fsdb.saif -instance top_tb/dut
Warning: There are 95590 objects not found during annotation. (PWR-452)
1
report_power -analysis_effort high -hierarchy > ../[getenv ECE411_CASE]/reports/power.rpt
report_power -analysis_effort high > ../[getenv ECE411_CASE]/reports/power2.rpt
exit

Memory usage for this session 301 Mbytes.
Memory usage for this session including child processes 301 Mbytes.
CPU usage for this session 20 seconds ( 0.01 hours ).
Elapsed time for this session 21 seconds ( 0.01 hours ).

Thank you...
 
****************************************
Report : power
        -analysis_effort high
Design : cpu
Version: R-2020.09-SP4
Date   : Tue Dec  3 20:40:42 2024
****************************************


Library(s) Used:

    NangateOpenCellLibrary (File: /srv/ece411ag/freepdk-45nm/stdcells.db)
    mp_cache_tag_array_TT_1p0V_25C_lib (File: /srv/tmp/c48772b1-f2a2-42f1-9786-660cc5780515/dut/sram/output/mp_cache_tag_array/mp_cache_tag_array_TT_1p0V_25C_lib.db)
    mp_cache_data_array_TT_1p0V_25C_lib (File: /srv/tmp/c48772b1-f2a2-42f1-9786-660cc5780515/dut/sram/output/mp_cache_data_array/mp_cache_data_array_TT_1p0V_25C_lib.db)


Operating Conditions: typical   Library: NangateOpenCellLibrary
Wire Load Model Mode: enclosed

Design        Wire Load Model            Library
------------------------------------------------
cpu                    5K_hvratio_1_1    NangateOpenCellLibrary
cache_1                5K_hvratio_1_1    NangateOpenCellLibrary
cache_0                5K_hvratio_1_1    NangateOpenCellLibrary
memory_queue           5K_hvratio_1_1    NangateOpenCellLibrary
cache_arbiter          5K_hvratio_1_1    NangateOpenCellLibrary
cacheline_adapter      5K_hvratio_1_1    NangateOpenCellLibrary
queue_DATA_WIDTH32_QUEUE_DEPTH32_1
                       5K_hvratio_1_1    NangateOpenCellLibrary
queue_DATA_WIDTH32_QUEUE_DEPTH32_0
                       5K_hvratio_1_1    NangateOpenCellLibrary
rename_dispatch        5K_hvratio_1_1    NangateOpenCellLibrary
rat                    5K_hvratio_1_1    NangateOpenCellLibrary
rob                    5K_hvratio_1_1    NangateOpenCellLibrary
rrat                   5K_hvratio_1_1    NangateOpenCellLibrary
free_list              5K_hvratio_1_1    NangateOpenCellLibrary
phys_regfile           5K_hvratio_1_1    NangateOpenCellLibrary
execute                5K_hvratio_1_1    NangateOpenCellLibrary
reservation_station    5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_cpu_0
                       5K_hvratio_1_1    NangateOpenCellLibrary
stage_1_1              5K_hvratio_1_1    NangateOpenCellLibrary
stage_2_1              5K_hvratio_1_1    NangateOpenCellLibrary
valid_array_7          5K_hvratio_1_1    NangateOpenCellLibrary
valid_array_6          5K_hvratio_1_1    NangateOpenCellLibrary
valid_array_5          5K_hvratio_1_1    NangateOpenCellLibrary
valid_array_4          5K_hvratio_1_1    NangateOpenCellLibrary
lru_array_1            5K_hvratio_1_1    NangateOpenCellLibrary
stage_1_0              5K_hvratio_1_1    NangateOpenCellLibrary
stage_2_0              5K_hvratio_1_1    NangateOpenCellLibrary
valid_array_3          5K_hvratio_1_1    NangateOpenCellLibrary
valid_array_2          5K_hvratio_1_1    NangateOpenCellLibrary
valid_array_1          5K_hvratio_1_1    NangateOpenCellLibrary
valid_array_0          5K_hvratio_1_1    NangateOpenCellLibrary
lru_array_0            5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_queue_0
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_queue_49
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_queue_48
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_queue_47
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_queue_45
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_queue_44
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_queue_42
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_queue_41
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_queue_39
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_queue_38
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_queue_36
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_queue_35
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_queue_33
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_queue_32
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_queue_30
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_queue_29
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_queue_27
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_queue_26
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_queue_24
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_queue_23
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_queue_21
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_queue_20
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_queue_18
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_queue_17
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_queue_15
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_queue_14
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_queue_12
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_queue_11
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_queue_9
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_queue_8
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_queue_6
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_queue_5
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_queue_3
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_queue_2
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_cache_arbiter_0
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_cache_arbiter_4
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_cache_arbiter_3
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_cache_arbiter_2
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_cache_arbiter_1
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_cacheline_adapter_0
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_cacheline_adapter_4
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_cacheline_adapter_3
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_cacheline_adapter_2
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_cacheline_adapter_1
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_queue_DATA_WIDTH32_QUEUE_DEPTH32_1_0
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_queue_DATA_WIDTH32_QUEUE_DEPTH32_1_33
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_queue_DATA_WIDTH32_QUEUE_DEPTH32_1_32
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_queue_DATA_WIDTH32_QUEUE_DEPTH32_1_31
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_queue_DATA_WIDTH32_QUEUE_DEPTH32_1_30
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_queue_DATA_WIDTH32_QUEUE_DEPTH32_1_29
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_queue_DATA_WIDTH32_QUEUE_DEPTH32_1_28
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_queue_DATA_WIDTH32_QUEUE_DEPTH32_1_27
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_queue_DATA_WIDTH32_QUEUE_DEPTH32_1_26
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_queue_DATA_WIDTH32_QUEUE_DEPTH32_1_25
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_queue_DATA_WIDTH32_QUEUE_DEPTH32_1_24
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_queue_DATA_WIDTH32_QUEUE_DEPTH32_1_23
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_queue_DATA_WIDTH32_QUEUE_DEPTH32_1_22
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_queue_DATA_WIDTH32_QUEUE_DEPTH32_1_21
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_queue_DATA_WIDTH32_QUEUE_DEPTH32_1_20
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_queue_DATA_WIDTH32_QUEUE_DEPTH32_1_19
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_queue_DATA_WIDTH32_QUEUE_DEPTH32_1_18
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_queue_DATA_WIDTH32_QUEUE_DEPTH32_1_17
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_queue_DATA_WIDTH32_QUEUE_DEPTH32_1_16
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_queue_DATA_WIDTH32_QUEUE_DEPTH32_1_15
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_queue_DATA_WIDTH32_QUEUE_DEPTH32_1_14
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_queue_DATA_WIDTH32_QUEUE_DEPTH32_1_13
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_queue_DATA_WIDTH32_QUEUE_DEPTH32_1_12
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_queue_DATA_WIDTH32_QUEUE_DEPTH32_1_11
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_queue_DATA_WIDTH32_QUEUE_DEPTH32_1_10
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_queue_DATA_WIDTH32_QUEUE_DEPTH32_1_9
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_queue_DATA_WIDTH32_QUEUE_DEPTH32_1_8
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_queue_DATA_WIDTH32_QUEUE_DEPTH32_1_7
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_queue_DATA_WIDTH32_QUEUE_DEPTH32_1_6
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_queue_DATA_WIDTH32_QUEUE_DEPTH32_1_5
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_queue_DATA_WIDTH32_QUEUE_DEPTH32_1_4
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_queue_DATA_WIDTH32_QUEUE_DEPTH32_1_3
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_queue_DATA_WIDTH32_QUEUE_DEPTH32_1_2
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_queue_DATA_WIDTH32_QUEUE_DEPTH32_1_1
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_queue_DATA_WIDTH32_QUEUE_DEPTH32_0_0
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_queue_DATA_WIDTH32_QUEUE_DEPTH32_0_33
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_queue_DATA_WIDTH32_QUEUE_DEPTH32_0_32
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_queue_DATA_WIDTH32_QUEUE_DEPTH32_0_31
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_queue_DATA_WIDTH32_QUEUE_DEPTH32_0_30
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_queue_DATA_WIDTH32_QUEUE_DEPTH32_0_29
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_queue_DATA_WIDTH32_QUEUE_DEPTH32_0_28
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_queue_DATA_WIDTH32_QUEUE_DEPTH32_0_27
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_queue_DATA_WIDTH32_QUEUE_DEPTH32_0_26
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_queue_DATA_WIDTH32_QUEUE_DEPTH32_0_25
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_queue_DATA_WIDTH32_QUEUE_DEPTH32_0_24
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_queue_DATA_WIDTH32_QUEUE_DEPTH32_0_23
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_queue_DATA_WIDTH32_QUEUE_DEPTH32_0_22
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_queue_DATA_WIDTH32_QUEUE_DEPTH32_0_21
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_queue_DATA_WIDTH32_QUEUE_DEPTH32_0_20
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_queue_DATA_WIDTH32_QUEUE_DEPTH32_0_19
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_queue_DATA_WIDTH32_QUEUE_DEPTH32_0_18
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_queue_DATA_WIDTH32_QUEUE_DEPTH32_0_17
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_queue_DATA_WIDTH32_QUEUE_DEPTH32_0_16
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_queue_DATA_WIDTH32_QUEUE_DEPTH32_0_15
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_queue_DATA_WIDTH32_QUEUE_DEPTH32_0_14
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_queue_DATA_WIDTH32_QUEUE_DEPTH32_0_13
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_queue_DATA_WIDTH32_QUEUE_DEPTH32_0_12
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_queue_DATA_WIDTH32_QUEUE_DEPTH32_0_11
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_queue_DATA_WIDTH32_QUEUE_DEPTH32_0_10
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_queue_DATA_WIDTH32_QUEUE_DEPTH32_0_9
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_queue_DATA_WIDTH32_QUEUE_DEPTH32_0_8
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_queue_DATA_WIDTH32_QUEUE_DEPTH32_0_7
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_queue_DATA_WIDTH32_QUEUE_DEPTH32_0_6
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_queue_DATA_WIDTH32_QUEUE_DEPTH32_0_5
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_queue_DATA_WIDTH32_QUEUE_DEPTH32_0_4
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_queue_DATA_WIDTH32_QUEUE_DEPTH32_0_3
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_queue_DATA_WIDTH32_QUEUE_DEPTH32_0_2
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_queue_DATA_WIDTH32_QUEUE_DEPTH32_0_1
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_rat_0
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_rat_31
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_rat_30
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_rat_29
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_rat_28
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_rat_27
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_rat_26
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_rat_25
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_rat_24
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_rat_23
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_rat_22
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_rat_21
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_rat_20
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_rat_19
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_rat_18
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_rat_17
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_rat_16
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_rat_15
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_rat_14
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_rat_13
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_rat_12
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_rat_11
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_rat_10
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_rat_9
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_rat_8
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_rat_7
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_rat_6
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_rat_5
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_rat_4
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_rat_3
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_rat_2
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_rat_1
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_rob_0
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_rob_49
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_rob_47
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_rob_46
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_rob_44
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_rob_43
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_rob_41
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_rob_40
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_rob_38
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_rob_37
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_rob_35
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_rob_34
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_rob_32
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_rob_31
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_rob_29
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_rob_28
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_rob_26
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_rob_25
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_rob_23
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_rob_22
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_rob_20
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_rob_19
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_rob_17
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_rob_16
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_rob_14
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_rob_13
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_rob_11
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_rob_10
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_rob_8
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_rob_7
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_rob_5
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_rob_4
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_rob_2
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_rob_1
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_rrat_0
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_rrat_30
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_rrat_29
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_rrat_28
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_rrat_27
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_rrat_26
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_rrat_25
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_rrat_24
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_rrat_23
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_rrat_22
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_rrat_21
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_rrat_20
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_rrat_19
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_rrat_18
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_rrat_17
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_rrat_16
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_rrat_15
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_rrat_14
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_rrat_13
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_rrat_12
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_rrat_11
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_rrat_10
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_rrat_9
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_rrat_8
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_rrat_7
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_rrat_6
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_rrat_5
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_rrat_4
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_rrat_3
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_rrat_2
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_rrat_1
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_free_list_0
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_free_list_33
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_free_list_32
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_free_list_31
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_free_list_30
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_free_list_29
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_free_list_28
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_free_list_27
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_free_list_26
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_free_list_25
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_free_list_24
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_free_list_23
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_free_list_22
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_free_list_21
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_free_list_20
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_free_list_19
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_free_list_18
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_free_list_17
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_free_list_16
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_free_list_15
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_free_list_14
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_free_list_13
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_free_list_12
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_free_list_11
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_free_list_10
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_free_list_9
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_free_list_8
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_free_list_7
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_free_list_6
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_free_list_5
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_free_list_4
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_free_list_3
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_free_list_2
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_free_list_1
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_phys_regfile_63
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_phys_regfile_62
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_phys_regfile_61
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_phys_regfile_60
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_phys_regfile_59
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_phys_regfile_58
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_phys_regfile_57
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_phys_regfile_56
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_phys_regfile_55
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_phys_regfile_54
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_phys_regfile_53
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_phys_regfile_52
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_phys_regfile_51
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_phys_regfile_50
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_phys_regfile_49
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_phys_regfile_48
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_phys_regfile_47
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_phys_regfile_46
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_phys_regfile_45
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_phys_regfile_44
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_phys_regfile_43
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_phys_regfile_42
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_phys_regfile_41
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_phys_regfile_40
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_phys_regfile_39
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_phys_regfile_38
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_phys_regfile_37
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_phys_regfile_36
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_phys_regfile_35
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_phys_regfile_34
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_phys_regfile_33
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_phys_regfile_32
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_phys_regfile_31
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_phys_regfile_30
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_phys_regfile_29
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_phys_regfile_28
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_phys_regfile_27
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_phys_regfile_26
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_phys_regfile_25
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_phys_regfile_24
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_phys_regfile_23
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_phys_regfile_22
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_phys_regfile_21
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_phys_regfile_20
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_phys_regfile_19
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_phys_regfile_18
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_phys_regfile_17
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_phys_regfile_16
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_phys_regfile_15
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_phys_regfile_14
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_phys_regfile_13
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_phys_regfile_12
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_phys_regfile_11
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_phys_regfile_10
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_phys_regfile_9
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_phys_regfile_8
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_phys_regfile_7
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_phys_regfile_6
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_phys_regfile_5
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_phys_regfile_4
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_phys_regfile_3
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_phys_regfile_2
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_phys_regfile_1
                       5K_hvratio_1_1    NangateOpenCellLibrary
fu_add                 5K_hvratio_1_1    NangateOpenCellLibrary
fu_mult                5K_hvratio_1_1    NangateOpenCellLibrary
fu_div_rem             5K_hvratio_1_1    NangateOpenCellLibrary
fu_br                  5K_hvratio_1_1    NangateOpenCellLibrary
fu_mem                 5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_execute_0
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_execute_1
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reservation_station_0
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reservation_station_19
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reservation_station_18
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reservation_station_17
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reservation_station_16
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reservation_station_15
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reservation_station_14
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reservation_station_13
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reservation_station_12
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reservation_station_11
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reservation_station_10
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reservation_station_9
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reservation_station_8
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reservation_station_7
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reservation_station_6
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reservation_station_5
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reservation_station_4
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reservation_station_3
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reservation_station_2
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reservation_station_1
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_valid_array_4_3
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_valid_array_4_2
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_valid_array_4_1
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_valid_array_4_0
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_lru_array_0_31
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_lru_array_0_30
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_lru_array_0_29
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_lru_array_0_28
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_lru_array_0_27
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_lru_array_0_26
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_lru_array_0_25
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_lru_array_0_24
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_lru_array_0_23
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_lru_array_0_22
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_lru_array_0_21
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_lru_array_0_20
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_lru_array_0_19
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_lru_array_0_18
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_lru_array_0_17
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_lru_array_0_16
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_valid_array_0_3
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_valid_array_0_2
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_valid_array_0_1
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_valid_array_0_0
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_lru_array_0_0
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_lru_array_0_15
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_lru_array_0_14
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_lru_array_0_13
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_lru_array_0_12
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_lru_array_0_11
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_lru_array_0_10
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_lru_array_0_9
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_lru_array_0_8
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_lru_array_0_7
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_lru_array_0_6
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_lru_array_0_5
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_lru_array_0_4
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_lru_array_0_3
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_lru_array_0_2
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_lru_array_0_1
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_fu_mult
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_fu_mult_DW_mult_seq_J21_0_1
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_fu_mult_DW_mult_seq_J21_0_0
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_fu_div_rem
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_fu_div_rem_DW_div_seq_J19_0_1
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_fu_div_rem_DW_div_seq_J19_0_0
                       5K_hvratio_1_1    NangateOpenCellLibrary


Global Operating Voltage = 1.1  
Power-specific unit information :
    Voltage Units = 1V
    Capacitance Units = 1.000000ff
    Time Units = 1ns
    Dynamic Power Units = 1uW    (derived from V,C,T units)
    Leakage Power Units = 1nW


  Cell Internal Power  =  24.9598 mW   (83%)
  Net Switching Power  =   5.1094 mW   (17%)
                         ---------
Total Dynamic Power    =  30.0693 mW  (100%)

Cell Leakage Power     =   3.1443 mW


                 Internal         Switching           Leakage            Total
Power Group      Power            Power               Power              Power   (   %    )  Attrs
--------------------------------------------------------------------------------------------------
io_pad             0.0000            0.0000            0.0000            0.0000  (   0.00%)
memory         1.1230e+04           74.1104        4.1536e+04        1.1346e+04  (  34.16%)
black_box          0.0000            0.0000            0.0000            0.0000  (   0.00%)
clock_network  1.4911e+03        3.0375e+03        2.2493e+04        4.5511e+03  (  13.70%)
register       1.1173e+04          164.4302        1.0755e+06        1.2413e+04  (  37.37%)
sequential         0.0000            0.0000            0.0000            0.0000  (   0.00%)
combinational  1.0654e+03        1.8332e+03        2.0048e+06        4.9034e+03  (  14.76%)
--------------------------------------------------------------------------------------------------
Total          2.4960e+04 uW     5.1093e+03 uW     3.1443e+06 nW     3.3213e+04 uW
1
33.2136
 
 ``` 

 </details> 
<details><summary>aes_sha ✅</summary> 

 ``` 
 mkdir -p spike
rm -f vcs/dump.fsdb
cd vcs && ./top_tb -l simulation.log -exitstatus +NO_DUMP_ALL_ECE411 \
	+TIMEOUT_ECE411=6500000 \
	+CLOCK_PERIOD_PS_ECE411=1990 \
	+MEMLST_ECE411="/srv/ece411ag/ag/given/mp_ooo/testcode/comp/im/aes_sha/memory_32.lst" \
	+BRAM_0_ON_X_ECE411=0
Chronologic VCS simulator copyright 1991-2020
Contains Synopsys proprietary information.
Compiler version R-2020.12-SP1-1_Full64; Runtime version R-2020.12-SP1-1_Full64;  Dec  3 20:36 2024
*Verdi* Loading libsscore_vcs202012.so
FSDB Dumper for VCS, Release Verdi_R-2020.12-SP1-1, Linux x86_64/64bit, 04/20/2021
(C) 1996 - 2021 by Synopsys, Inc.
*Verdi* : Create FSDB file 'dump.fsdb'
*Verdi* : Begin traversing the scope (top_tb.dut), layer (0).
*Verdi* : Enable +all dumping.
*Verdi* : End of traversing.
*Verdi* : fsdbDumpoff - All FSDB files at 0 ps.
using memory file /srv/ece411ag/ag/given/mp_ooo/testcode/comp/im/aes_sha/memory_32.lst
using memory file /srv/ece411ag/ag/given/mp_ooo/testcode/comp/im/aes_sha/memory_32.lst
dut commit No.                   0, rd_s: x00, rd: 0x00000000
Monitor: Segment Start time is               731325
Monitor: Power Start time is               733315
*Verdi* : fsdbDumpon - All FSDB files at 733,315 ps.
dut commit No.                1000, rd_s: x14, rd: 0x005b6c43
dut commit No.                2000, rd_s: x00, rd: 0x00000000
dut commit No.                3000, rd_s: x15, rd: 0x00000023
dut commit No.                4000, rd_s: x00, rd: 0x00000000
dut commit No.                5000, rd_s: x00, rd: 0x00000000
dut commit No.                6000, rd_s: x06, rd: 0x0000005c
dut commit No.                7000, rd_s: x06, rd: 0x000000ea
dut commit No.                8000, rd_s: x00, rd: 0x00000000
dut commit No.                9000, rd_s: x15, rd: 0x00000024
dut commit No.               10000, rd_s: x11, rd: 0x000000e0
dut commit No.               11000, rd_s: x29, rd: 0x004e0000
dut commit No.               12000, rd_s: x00, rd: 0x00000000
dut commit No.               13000, rd_s: x13, rd: 0x000000d2
dut commit No.               14000, rd_s: x31, rd: 0x000000a4
dut commit No.               15000, rd_s: x14, rd: 0x1ecf034b
dut commit No.               16000, rd_s: x14, rd: 0x000003ba
dut commit No.               17000, rd_s: x17, rd: 0x0ab16ae1
dut commit No.               18000, rd_s: x00, rd: 0x00000000
dut commit No.               19000, rd_s: x16, rd: 0x000000f0
dut commit No.               20000, rd_s: x11, rd: 0x000000a4
dut commit No.               21000, rd_s: x14, rd: 0x000000dd
dut commit No.               22000, rd_s: x29, rd: 0x00000023
dut commit No.               23000, rd_s: x06, rd: 0x0000000b
dut commit No.               24000, rd_s: x16, rd: 0x000000cc
dut commit No.               25000, rd_s: x11, rd: 0x000000a5
dut commit No.               26000, rd_s: x16, rd: 0x2626bd2d
dut commit No.               27000, rd_s: x12, rd: 0x00cd0000
dut commit No.               28000, rd_s: x15, rd: 0x1ecf03d3
dut commit No.               29000, rd_s: x05, rd: 0x0000008a
dut commit No.               30000, rd_s: x16, rd: 0x00000096
dut commit No.               31000, rd_s: x08, rd: 0x00000068
dut commit No.               32000, rd_s: x12, rd: 0x1ecf0714
dut commit No.               33000, rd_s: x00, rd: 0x00000000
dut commit No.               34000, rd_s: x30, rd: 0x0000005b
dut commit No.               35000, rd_s: x13, rd: 0xb77545b3
dut commit No.               36000, rd_s: x09, rd: 0x00000060
dut commit No.               37000, rd_s: x12, rd: 0x0000007f
dut commit No.               38000, rd_s: x16, rd: 0x00000005
dut commit No.               39000, rd_s: x00, rd: 0x00000000
dut commit No.               40000, rd_s: x05, rd: 0x00000044
dut commit No.               41000, rd_s: x30, rd: 0x1ecf0366
dut commit No.               42000, rd_s: x29, rd: 0x0000008d
dut commit No.               43000, rd_s: x29, rd: 0x00000008
dut commit No.               44000, rd_s: x01, rd: 0x1ecebb00
dut commit No.               45000, rd_s: x06, rd: 0x00000068
dut commit No.               46000, rd_s: x11, rd: 0x00000034
dut commit No.               47000, rd_s: x15, rd: 0x1ecf0310
dut commit No.               48000, rd_s: x09, rd: 0x0000001c
dut commit No.               49000, rd_s: x30, rd: 0x0000007c
dut commit No.               50000, rd_s: x12, rd: 0x0000004a
dut commit No.               51000, rd_s: x08, rd: 0x00000079
dut commit No.               52000, rd_s: x08, rd: 0x00000041
dut commit No.               53000, rd_s: x20, rd: 0x000000f7
dut commit No.               54000, rd_s: x29, rd: 0x2031266c
dut commit No.               55000, rd_s: x12, rd: 0x000000c9
dut commit No.               56000, rd_s: x10, rd: 0xeffffe40
dut commit No.               57000, rd_s: x14, rd: 0x000000c0
dut commit No.               58000, rd_s: x05, rd: 0x00000010
dut commit No.               59000, rd_s: x00, rd: 0x00000000
dut commit No.               60000, rd_s: x25, rd: 0xa0000000
dut commit No.               61000, rd_s: x26, rd: 0x6a09e667
dut commit No.               62000, rd_s: x16, rd: 0x40000000
dut commit No.               63000, rd_s: x16, rd: 0xc0000000
dut commit No.               64000, rd_s: x16, rd: 0x00000000
dut commit No.               65000, rd_s: x15, rd: 0x1ecf0300
dut commit No.               66000, rd_s: x20, rd: 0x00000037
dut commit No.               67000, rd_s: x14, rd: 0x8664ff36
dut commit No.               68000, rd_s: x29, rd: 0x0000000b
dut commit No.               69000, rd_s: x12, rd: 0x000000f0
dut commit No.               70000, rd_s: x06, rd: 0x00000024
dut commit No.               71000, rd_s: x14, rd: 0xf69864c9
dut commit No.               72000, rd_s: x16, rd: 0x000000f2
dut commit No.               73000, rd_s: x07, rd: 0x0066e151
dut commit No.               74000, rd_s: x30, rd: 0x1ecf0732
dut commit No.               75000, rd_s: x12, rd: 0x008bde6a
dut commit No.               76000, rd_s: x00, rd: 0x00000000
dut commit No.               77000, rd_s: x14, rd: 0x00000087
dut commit No.               78000, rd_s: x30, rd: 0x000000a9
dut commit No.               79000, rd_s: x12, rd: 0x00000043
dut commit No.               80000, rd_s: x08, rd: 0x00000020
dut commit No.               81000, rd_s: x00, rd: 0x00000000
dut commit No.               82000, rd_s: x21, rd: 0x00000086
dut commit No.               83000, rd_s: x18, rd: 0x1aa05359
dut commit No.               84000, rd_s: x12, rd: 0x00000080
dut commit No.               85000, rd_s: x17, rd: 0x0000010a
dut commit No.               86000, rd_s: x13, rd: 0x000002ee
dut commit No.               87000, rd_s: x29, rd: 0x000000e2
dut commit No.               88000, rd_s: x17, rd: 0x000000c6
dut commit No.               89000, rd_s: x13, rd: 0x000000b6
dut commit No.               90000, rd_s: x14, rd: 0x1ecf03ad
dut commit No.               91000, rd_s: x13, rd: 0x00362335
dut commit No.               92000, rd_s: x00, rd: 0x00000000
dut commit No.               93000, rd_s: x05, rd: 0x00000062
dut commit No.               94000, rd_s: x13, rd: 0x00000097
dut commit No.               95000, rd_s: x12, rd: 0x1ecf036f
dut commit No.               96000, rd_s: x30, rd: 0x1ecf0462
dut commit No.               97000, rd_s: x12, rd: 0x000000f8
dut commit No.               98000, rd_s: x15, rd: 0x13443bd7
dut commit No.               99000, rd_s: x15, rd: 0x1ecf000c
dut commit No.              100000, rd_s: x17, rd: 0x0000004f
dut commit No.              101000, rd_s: x29, rd: 0x00000049
dut commit No.              102000, rd_s: x15, rd: 0x0000008c
dut commit No.              103000, rd_s: x07, rd: 0x00000073
dut commit No.              104000, rd_s: x17, rd: 0x00000023
dut commit No.              105000, rd_s: x14, rd: 0x00000031
dut commit No.              106000, rd_s: x02, rd: 0xeffffd20
dut commit No.              107000, rd_s: x29, rd: 0x00000017
dut commit No.              108000, rd_s: x12, rd: 0x00000023
dut commit No.              109000, rd_s: x12, rd: 0x00000052
dut commit No.              110000, rd_s: x00, rd: 0x00000000
dut commit No.              111000, rd_s: x00, rd: 0x00000000
dut commit No.              112000, rd_s: x00, rd: 0x00000000
dut commit No.              113000, rd_s: x17, rd: 0x00000069
dut commit No.              114000, rd_s: x01, rd: 0x1eceef0c
dut commit No.              115000, rd_s: x14, rd: 0x00000020
dut commit No.              116000, rd_s: x07, rd: 0x00000074
dut commit No.              117000, rd_s: x28, rd: 0x1ecf0391
dut commit No.              118000, rd_s: x11, rd: 0x00000096
dut commit No.              119000, rd_s: x17, rd: 0x25000000
dut commit No.              120000, rd_s: x00, rd: 0x00000000
dut commit No.              121000, rd_s: x13, rd: 0x0000039c
dut commit No.              122000, rd_s: x28, rd: 0x1ecf03de
dut commit No.              123000, rd_s: x00, rd: 0x00000000
dut commit No.              124000, rd_s: x11, rd: 0x000000af
dut commit No.              125000, rd_s: x31, rd: 0x1c000000
dut commit No.              126000, rd_s: x00, rd: 0x00000000
dut commit No.              127000, rd_s: x12, rd: 0x0000007b
dut commit No.              128000, rd_s: x06, rd: 0x0000005f
dut commit No.              129000, rd_s: x10, rd: 0x127ce466
dut commit No.              130000, rd_s: x06, rd: 0x00000039
dut commit No.              131000, rd_s: x11, rd: 0x0000001e
dut commit No.              132000, rd_s: x13, rd: 0x1ecf0380
dut commit No.              133000, rd_s: x00, rd: 0x00000000
dut commit No.              134000, rd_s: x13, rd: 0x00000000
dut commit No.              135000, rd_s: x17, rd: 0x00000118
dut commit No.              136000, rd_s: x06, rd: 0x00000005
dut commit No.              137000, rd_s: x12, rd: 0x1ecf0320
dut commit No.              138000, rd_s: x08, rd: 0x0000007a
dut commit No.              139000, rd_s: x13, rd: 0x00000060
dut commit No.              140000, rd_s: x17, rd: 0x0000006f
dut commit No.              141000, rd_s: x00, rd: 0x00000000
dut commit No.              142000, rd_s: x27, rd: 0x08201051
dut commit No.              143000, rd_s: x27, rd: 0x88405224
dut commit No.              144000, rd_s: x27, rd: 0x018cc184
dut commit No.              145000, rd_s: x12, rd: 0x1ecf0316
dut commit No.              146000, rd_s: x07, rd: 0x1ecf0780
dut commit No.              147000, rd_s: x12, rd: 0x00000006
dut commit No.              148000, rd_s: x07, rd: 0x1ecf0516
dut commit No.              149000, rd_s: x14, rd: 0x0000009c
dut commit No.              150000, rd_s: x06, rd: 0x00000058
dut commit No.              151000, rd_s: x07, rd: 0x000000f2
dut commit No.              152000, rd_s: x12, rd: 0x00000007
dut commit No.              153000, rd_s: x00, rd: 0x00000000
dut commit No.              154000, rd_s: x14, rd: 0x000000ae
dut commit No.              155000, rd_s: x00, rd: 0x00000000
dut commit No.              156000, rd_s: x13, rd: 0x0000042c
dut commit No.              157000, rd_s: x09, rd: 0x1de269c9
dut commit No.              158000, rd_s: x12, rd: 0x00000068
dut commit No.              159000, rd_s: x01, rd: 0x1ececb48
dut commit No.              160000, rd_s: x00, rd: 0x00000000
dut commit No.              161000, rd_s: x13, rd: 0x00000088
dut commit No.              162000, rd_s: x06, rd: 0x6c7aace4
dut commit No.              163000, rd_s: x08, rd: 0x00000085
dut commit No.              164000, rd_s: x11, rd: 0x00000073
dut commit No.              165000, rd_s: x05, rd: 0x000001f2
dut commit No.              166000, rd_s: x00, rd: 0x00000000
dut commit No.              167000, rd_s: x14, rd: 0x000000f4
dut commit No.              168000, rd_s: x30, rd: 0x00000073
dut commit No.              169000, rd_s: x11, rd: 0x00000048
dut commit No.              170000, rd_s: x00, rd: 0x00000000
dut commit No.              171000, rd_s: x07, rd: 0x0000006b
dut commit No.              172000, rd_s: x30, rd: 0x000000a6
dut commit No.              173000, rd_s: x12, rd: 0x000000a6
dut commit No.              174000, rd_s: x16, rd: 0x02b523d0
dut commit No.              175000, rd_s: x30, rd: 0x000000c4
dut commit No.              176000, rd_s: x30, rd: 0x00000029
dut commit No.              177000, rd_s: x07, rd: 0x1ecf0330
dut commit No.              178000, rd_s: x16, rd: 0x000004aa
dut commit No.              179000, rd_s: x00, rd: 0x00000000
dut commit No.              180000, rd_s: x06, rd: 0x0000000e
dut commit No.              181000, rd_s: x05, rd: 0x00000162
dut commit No.              182000, rd_s: x17, rd: 0x000000f7
dut commit No.              183000, rd_s: x07, rd: 0x1ecf0370
dut commit No.              184000, rd_s: x29, rd: 0x00000081
dut commit No.              185000, rd_s: x14, rd: 0x0000000c
dut commit No.              186000, rd_s: x29, rd: 0x000000c8
dut commit No.              187000, rd_s: x15, rd: 0xfa000000
dut commit No.              188000, rd_s: x00, rd: 0x00000000
dut commit No.              189000, rd_s: x14, rd: 0x0000001e
dut commit No.              190000, rd_s: x00, rd: 0x00000000
dut commit No.              191000, rd_s: x00, rd: 0x00000000
dut commit No.              192000, rd_s: x05, rd: 0x00000065
dut commit No.              193000, rd_s: x17, rd: 0x0000007e
dut commit No.              194000, rd_s: x00, rd: 0x00000000
dut commit No.              195000, rd_s: x08, rd: 0x000000e7
dut commit No.              196000, rd_s: x13, rd: 0x000000ee
dut commit No.              197000, rd_s: x10, rd: 0x000000b0
dut commit No.              198000, rd_s: x00, rd: 0x00000000
dut commit No.              199000, rd_s: x18, rd: 0x1ecf0588
dut commit No.              200000, rd_s: x08, rd: 0x000000a2
dut commit No.              201000, rd_s: x15, rd: 0x1ecf0353
dut commit No.              202000, rd_s: x11, rd: 0x00000384
dut commit No.              203000, rd_s: x18, rd: 0x92be786b
dut commit No.              204000, rd_s: x16, rd: 0xd9351567
dut commit No.              205000, rd_s: x00, rd: 0x00000000
dut commit No.              206000, rd_s: x13, rd: 0x1ecf06cc
dut commit No.              207000, rd_s: x09, rd: 0x24af94ce
dut commit No.              208000, rd_s: x12, rd: 0x1ecf0369
dut commit No.              209000, rd_s: x19, rd: 0x000000aa
dut commit No.              210000, rd_s: x08, rd: 0x000000cc
dut commit No.              211000, rd_s: x29, rd: 0x00000008
dut commit No.              212000, rd_s: x31, rd: 0x00000097
dut commit No.              213000, rd_s: x29, rd: 0xbe000000
dut commit No.              214000, rd_s: x31, rd: 0xeffffc2c
dut commit No.              215000, rd_s: x31, rd: 0xeffffc7c
dut commit No.              216000, rd_s: x31, rd: 0xeffffccc
dut commit No.              217000, rd_s: x13, rd: 0x80000000
dut commit No.              218000, rd_s: x10, rd: 0x0000d902
dut commit No.              219000, rd_s: x16, rd: 0x00000000
dut commit No.              220000, rd_s: x16, rd: 0x00000123
dut commit No.              221000, rd_s: x13, rd: 0x00000070
dut commit No.              222000, rd_s: x00, rd: 0x00000000
dut commit No.              223000, rd_s: x31, rd: 0x000000a1
dut commit No.              224000, rd_s: x16, rd: 0x00000005
dut commit No.              225000, rd_s: x12, rd: 0x1ecf0360
dut commit No.              226000, rd_s: x31, rd: 0x00000014
dut commit No.              227000, rd_s: x11, rd: 0x00000024
dut commit No.              228000, rd_s: x12, rd: 0x000000c2
dut commit No.              229000, rd_s: x29, rd: 0x00000012
dut commit No.              230000, rd_s: x30, rd: 0x000000c0
dut commit No.              231000, rd_s: x14, rd: 0x00000114
dut commit No.              232000, rd_s: x14, rd: 0xc3787ac1
dut commit No.              233000, rd_s: x13, rd: 0x00000098
dut commit No.              234000, rd_s: x07, rd: 0x000000f0
dut commit No.              235000, rd_s: x06, rd: 0x0000009e
dut commit No.              236000, rd_s: x13, rd: 0x0046365b
dut commit No.              237000, rd_s: x00, rd: 0x00000000
dut commit No.              238000, rd_s: x13, rd: 0x000000aa
dut commit No.              239000, rd_s: x08, rd: 0x00000067
dut commit No.              240000, rd_s: x00, rd: 0x00000000
dut commit No.              241000, rd_s: x00, rd: 0x00000000
dut commit No.              242000, rd_s: x14, rd: 0x00001600
dut commit No.              243000, rd_s: x00, rd: 0x00000000
dut commit No.              244000, rd_s: x28, rd: 0x000000dc
dut commit No.              245000, rd_s: x14, rd: 0x00000040
dut commit No.              246000, rd_s: x13, rd: 0x00000087
dut commit No.              247000, rd_s: x29, rd: 0x0000004e
dut commit No.              248000, rd_s: x13, rd: 0x0000003a
dut commit No.              249000, rd_s: x31, rd: 0x00000062
dut commit No.              250000, rd_s: x15, rd: 0x1ecf0323
dut commit No.              251000, rd_s: x30, rd: 0x00000090
dut commit No.              252000, rd_s: x06, rd: 0x00000106
dut commit No.              253000, rd_s: x05, rd: 0x1ecf0370
dut commit No.              254000, rd_s: x06, rd: 0x000005c4
dut commit No.              255000, rd_s: x17, rd: 0x000000ff
dut commit No.              256000, rd_s: x15, rd: 0x1ecf01f0
dut commit No.              257000, rd_s: x17, rd: 0x1ecf07f8
dut commit No.              258000, rd_s: x05, rd: 0x1ecf0380
dut commit No.              259000, rd_s: x17, rd: 0xa4580eec
dut commit No.              260000, rd_s: x15, rd: 0x00000085
dut commit No.              261000, rd_s: x29, rd: 0x000000eb
dut commit No.              262000, rd_s: x11, rd: 0x00000037
dut commit No.              263000, rd_s: x30, rd: 0x0000006b
dut commit No.              264000, rd_s: x29, rd: 0x1ecf0309
dut commit No.              265000, rd_s: x00, rd: 0x00000000
dut commit No.              266000, rd_s: x29, rd: 0x000000ea
dut commit No.              267000, rd_s: x00, rd: 0x00000000
dut commit No.              268000, rd_s: x12, rd: 0x1ecf07d4
dut commit No.              269000, rd_s: x15, rd: 0x1ecf0300
dut commit No.              270000, rd_s: x19, rd: 0x1ecf0612
dut commit No.              271000, rd_s: x13, rd: 0x00009f00
dut commit No.              272000, rd_s: x06, rd: 0x0000006b
dut commit No.              273000, rd_s: x15, rd: 0x1ecf0300
dut commit No.              274000, rd_s: x12, rd: 0x00000020
dut commit No.              275000, rd_s: x11, rd: 0x0000001c
dut commit No.              276000, rd_s: x00, rd: 0x00000000
dut commit No.              277000, rd_s: x14, rd: 0x3bd3d359
dut commit No.              278000, rd_s: x14, rd: 0x42ce2e8a
dut commit No.              279000, rd_s: x14, rd: 0xd00c681c
dut commit No.              280000, rd_s: x14, rd: 0xccc00172
dut commit No.              281000, rd_s: x12, rd: 0x000000e7
dut commit No.              282000, rd_s: x18, rd: 0x2bdd48e4
dut commit No.              283000, rd_s: x13, rd: 0x00000015
dut commit No.              284000, rd_s: x09, rd: 0x000000cf
dut commit No.              285000, rd_s: x00, rd: 0x00000000
dut commit No.              286000, rd_s: x09, rd: 0x000000c4
dut commit No.              287000, rd_s: x31, rd: 0x000000a9
dut commit No.              288000, rd_s: x00, rd: 0x00000000
dut commit No.              289000, rd_s: x12, rd: 0x00000060
dut commit No.              290000, rd_s: x17, rd: 0x000000a2
dut commit No.              291000, rd_s: x12, rd: 0x0000001b
dut commit No.              292000, rd_s: x29, rd: 0x00000032
dut commit No.              293000, rd_s: x07, rd: 0x1ecf03e0
dut commit No.              294000, rd_s: x02, rd: 0xeffffd10
dut commit No.              295000, rd_s: x13, rd: 0x000002ca
dut commit No.              296000, rd_s: x12, rd: 0x0000007f
dut commit No.              297000, rd_s: x15, rd: 0x1ecf0300
dut commit No.              298000, rd_s: x06, rd: 0x1ecf06ea
dut commit No.              299000, rd_s: x05, rd: 0x1ecf0370
dut commit No.              300000, rd_s: x11, rd: 0x000000dc
dut commit No.              301000, rd_s: x29, rd: 0x006e0000
dut commit No.              302000, rd_s: x00, rd: 0x00000000
dut commit No.              303000, rd_s: x07, rd: 0x0000004b
dut commit No.              304000, rd_s: x28, rd: 0x000000a3
dut commit No.              305000, rd_s: x31, rd: 0x00000076
dut commit No.              306000, rd_s: x00, rd: 0x00000000
dut commit No.              307000, rd_s: x16, rd: 0x00000009
dut commit No.              308000, rd_s: x14, rd: 0x000000e1
dut commit No.              309000, rd_s: x00, rd: 0x00000000
dut commit No.              310000, rd_s: x28, rd: 0x0000986c
dut commit No.              311000, rd_s: x29, rd: 0x00000033
dut commit No.              312000, rd_s: x17, rd: 0x00000016
dut commit No.              313000, rd_s: x00, rd: 0x00000000
dut commit No.              314000, rd_s: x05, rd: 0x00000004
dut commit No.              315000, rd_s: x06, rd: 0x000000ed
dut commit No.              316000, rd_s: x08, rd: 0x1ecf05a0
dut commit No.              317000, rd_s: x28, rd: 0x0000fdea
dut commit No.              318000, rd_s: x02, rd: 0xeffffd20
dut commit No.              319000, rd_s: x17, rd: 0xd5e6c205
dut commit No.              320000, rd_s: x16, rd: 0x00000060
dut commit No.              321000, rd_s: x15, rd: 0x1ecf0700
dut commit No.              322000, rd_s: x13, rd: 0x00000024
dut commit No.              323000, rd_s: x09, rd: 0x41d2530f
dut commit No.              324000, rd_s: x15, rd: 0xda615a89
dut commit No.              325000, rd_s: x15, rd: 0x872ab411
dut commit No.              326000, rd_s: x15, rd: 0xf6dbdf42
dut commit No.              327000, rd_s: x12, rd: 0x1ecf03b0
dut commit No.              328000, rd_s: x22, rd: 0x5a000000
dut commit No.              329000, rd_s: x00, rd: 0x00000000
dut commit No.              330000, rd_s: x28, rd: 0x00000057
dut commit No.              331000, rd_s: x00, rd: 0x00000000
dut commit No.              332000, rd_s: x16, rd: 0x00000081
dut commit No.              333000, rd_s: x14, rd: 0x00000081
dut commit No.              334000, rd_s: x00, rd: 0x00000000
dut commit No.              335000, rd_s: x13, rd: 0x000000ed
dut commit No.              336000, rd_s: x19, rd: 0x000000fe
dut commit No.              337000, rd_s: x00, rd: 0x00000000
dut commit No.              338000, rd_s: x16, rd: 0x00000480
dut commit No.              339000, rd_s: x05, rd: 0x1ecf03e0
dut commit No.              340000, rd_s: x15, rd: 0x1ecf0300
dut commit No.              341000, rd_s: x31, rd: 0x0000007d
dut commit No.              342000, rd_s: x13, rd: 0x00000010
dut commit No.              343000, rd_s: x30, rd: 0x000000b3
dut commit No.              344000, rd_s: x05, rd: 0x00000022
dut commit No.              345000, rd_s: x05, rd: 0x000000d0
dut commit No.              346000, rd_s: x06, rd: 0x00000071
dut commit No.              347000, rd_s: x11, rd: 0x00000030
dut commit No.              348000, rd_s: x00, rd: 0x00000000
dut commit No.              349000, rd_s: x15, rd: 0x000000e0
dut commit No.              350000, rd_s: x15, rd: 0x00000003
dut commit No.              351000, rd_s: x00, rd: 0x00000000
dut commit No.              352000, rd_s: x31, rd: 0x000000a3
dut commit No.              353000, rd_s: x16, rd: 0x0000009b
dut commit No.              354000, rd_s: x00, rd: 0x00000000
dut commit No.              355000, rd_s: x15, rd: 0x1ecf0300
dut commit No.              356000, rd_s: x19, rd: 0x1ecf069c
dut commit No.              357000, rd_s: x06, rd: 0x0000013b
dut commit No.              358000, rd_s: x00, rd: 0x00000000
dut commit No.              359000, rd_s: x16, rd: 0x00000054
dut commit No.              360000, rd_s: x07, rd: 0x00000090
dut commit No.              361000, rd_s: x15, rd: 0x03340343
dut commit No.              362000, rd_s: x12, rd: 0x000000d5
dut commit No.              363000, rd_s: x24, rd: 0xd52c2953
dut commit No.              364000, rd_s: x29, rd: 0x000000ef
dut commit No.              365000, rd_s: x11, rd: 0x00000051
dut commit No.              366000, rd_s: x09, rd: 0x0000007f
dut commit No.              367000, rd_s: x10, rd: 0x000000c6
dut commit No.              368000, rd_s: x05, rd: 0x00000055
dut commit No.              369000, rd_s: x11, rd: 0x00000016
dut commit No.              370000, rd_s: x08, rd: 0xf3930000
dut commit No.              371000, rd_s: x30, rd: 0x0c3040d0
dut commit No.              372000, rd_s: x30, rd: 0x20000880
dut commit No.              373000, rd_s: x30, rd: 0x891a1ac8
dut commit No.              374000, rd_s: x17, rd: 0x912153e8
dut commit No.              375000, rd_s: x12, rd: 0x000000f9
dut commit No.              376000, rd_s: x14, rd: 0x0000008f
dut commit No.              377000, rd_s: x00, rd: 0x00000000
dut commit No.              378000, rd_s: x16, rd: 0x0000007e
dut commit No.              379000, rd_s: x12, rd: 0x1ecf0360
dut commit No.              380000, rd_s: x00, rd: 0x00000000
dut commit No.              381000, rd_s: x30, rd: 0x000000a1
dut commit No.              382000, rd_s: x00, rd: 0x00000000
dut commit No.              383000, rd_s: x07, rd: 0x000001fe
dut commit No.              384000, rd_s: x29, rd: 0xbf000000
dut commit No.              385000, rd_s: x02, rd: 0xeffffd20
dut commit No.              386000, rd_s: x28, rd: 0x000000d3
dut commit No.              387000, rd_s: x31, rd: 0x00000017
dut commit No.              388000, rd_s: x14, rd: 0x0000008f
dut commit No.              389000, rd_s: x18, rd: 0x00000016
dut commit No.              390000, rd_s: x17, rd: 0xb2871001
dut commit No.              391000, rd_s: x00, rd: 0x00000000
dut commit No.              392000, rd_s: x00, rd: 0x00000000
dut commit No.              393000, rd_s: x00, rd: 0x00000000
dut commit No.              394000, rd_s: x21, rd: 0x000000da
dut commit No.              395000, rd_s: x11, rd: 0x00000078
dut commit No.              396000, rd_s: x19, rd: 0x000000a8
dut commit No.              397000, rd_s: x05, rd: 0x0000000b
dut commit No.              398000, rd_s: x06, rd: 0x0000001a
dut commit No.              399000, rd_s: x13, rd: 0xeffffcd8
dut commit No.              400000, rd_s: x07, rd: 0x1ecf03f3
dut commit No.              401000, rd_s: x30, rd: 0x000005dc
dut commit No.              402000, rd_s: x08, rd: 0x00170000
dut commit No.              403000, rd_s: x01, rd: 0x1ecec634
dut commit No.              404000, rd_s: x11, rd: 0x0000015e
dut commit No.              405000, rd_s: x00, rd: 0x00000000
dut commit No.              406000, rd_s: x29, rd: 0x000000ca
dut commit No.              407000, rd_s: x07, rd: 0x00000090
dut commit No.              408000, rd_s: x12, rd: 0x000000b0
dut commit No.              409000, rd_s: x16, rd: 0x000001e9
dut commit No.              410000, rd_s: x05, rd: 0x000000d0
dut commit No.              411000, rd_s: x06, rd: 0x000002ee
dut commit No.              412000, rd_s: x28, rd: 0x00000093
dut commit No.              413000, rd_s: x30, rd: 0x00000059
dut commit No.              414000, rd_s: x11, rd: 0x000000d8
dut commit No.              415000, rd_s: x07, rd: 0x1ecf0330
dut commit No.              416000, rd_s: x10, rd: 0xb6cc0e16
dut commit No.              417000, rd_s: x30, rd: 0x0000007c
dut commit No.              418000, rd_s: x15, rd: 0x00000059
dut commit No.              419000, rd_s: x13, rd: 0x000000f8
dut commit No.              420000, rd_s: x13, rd: 0x000000c8
dut commit No.              421000, rd_s: x15, rd: 0x1ecf06f6
dut commit No.              422000, rd_s: x13, rd: 0x0000006f
dut commit No.              423000, rd_s: x14, rd: 0x00000094
dut commit No.              424000, rd_s: x00, rd: 0x00000000
dut commit No.              425000, rd_s: x16, rd: 0x00000000
dut commit No.              426000, rd_s: x31, rd: 0x0000007c
dut commit No.              427000, rd_s: x06, rd: 0x00000096
dut commit No.              428000, rd_s: x13, rd: 0x0000003b
dut commit No.              429000, rd_s: x09, rd: 0x0000007c
dut commit No.              430000, rd_s: x31, rd: 0x000002ac
dut commit No.              431000, rd_s: x11, rd: 0x00003fe3
dut commit No.              432000, rd_s: x12, rd: 0x1ecf06fc
dut commit No.              433000, rd_s: x16, rd: 0x19df51ea
dut commit No.              434000, rd_s: x11, rd: 0x00006700
dut commit No.              435000, rd_s: x13, rd: 0x000000f8
dut commit No.              436000, rd_s: x20, rd: 0x0000000a
dut commit No.              437000, rd_s: x08, rd: 0x000000f8
dut commit No.              438000, rd_s: x29, rd: 0x0000000e
dut commit No.              439000, rd_s: x17, rd: 0x000000d6
dut commit No.              440000, rd_s: x13, rd: 0x0000002c
dut commit No.              441000, rd_s: x15, rd: 0x000000bc
dut commit No.              442000, rd_s: x07, rd: 0x62ee2888
dut commit No.              443000, rd_s: x09, rd: 0x00000168
dut commit No.              444000, rd_s: x00, rd: 0x00000000
dut commit No.              445000, rd_s: x11, rd: 0x00000060
dut commit No.              446000, rd_s: x17, rd: 0x00000002
dut commit No.              447000, rd_s: x30, rd: 0x1ecf030c
dut commit No.              448000, rd_s: x11, rd: 0x00000074
dut commit No.              449000, rd_s: x07, rd: 0x00000047
dut commit No.              450000, rd_s: x22, rd: 0x000000e2
dut commit No.              451000, rd_s: x15, rd: 0x1ecf0380
dut commit No.              452000, rd_s: x06, rd: 0x1ecf07c2
dut commit No.              453000, rd_s: x11, rd: 0x0000000d
dut commit No.              454000, rd_s: x28, rd: 0x00000001
dut commit No.              455000, rd_s: x16, rd: 0x00000180
dut commit No.              456000, rd_s: x13, rd: 0x1ecf03c7
dut commit No.              457000, rd_s: x07, rd: 0x0000007f
dut commit No.              458000, rd_s: x15, rd: 0xaed21664
dut commit No.              459000, rd_s: x01, rd: 0x1ececb5c
dut commit No.              460000, rd_s: x12, rd: 0x0000007e
dut commit No.              461000, rd_s: x00, rd: 0x00000000
dut commit No.              462000, rd_s: x14, rd: 0x000000ac
dut commit No.              463000, rd_s: x09, rd: 0x0000003a
dut commit No.              464000, rd_s: x00, rd: 0x00000000
dut commit No.              465000, rd_s: x00, rd: 0x00000000
dut commit No.              466000, rd_s: x00, rd: 0x00000000
dut commit No.              467000, rd_s: x05, rd: 0x00000072
dut commit No.              468000, rd_s: x28, rd: 0x009c06b8
dut commit No.              469000, rd_s: x00, rd: 0x00000000
dut commit No.              470000, rd_s: x28, rd: 0x00000060
dut commit No.              471000, rd_s: x17, rd: 0x0000003a
dut commit No.              472000, rd_s: x12, rd: 0x00000066
dut commit No.              473000, rd_s: x05, rd: 0x000000f5
dut commit No.              474000, rd_s: x05, rd: 0x0000002b
dut commit No.              475000, rd_s: x21, rd: 0x268fd9a2
dut commit No.              476000, rd_s: x13, rd: 0xd554b5c4
dut commit No.              477000, rd_s: x13, rd: 0x366dc389
dut commit No.              478000, rd_s: x13, rd: 0x1b88bbc9
dut commit No.              479000, rd_s: x13, rd: 0xaeb3acc0
dut commit No.              480000, rd_s: x13, rd: 0x000001ee
dut commit No.              481000, rd_s: x12, rd: 0x00000023
dut commit No.              482000, rd_s: x00, rd: 0x00000000
dut commit No.              483000, rd_s: x00, rd: 0x00000000
dut commit No.              484000, rd_s: x00, rd: 0x00000000
dut commit No.              485000, rd_s: x13, rd: 0x1ecf0317
dut commit No.              486000, rd_s: x07, rd: 0x0000004b
dut commit No.              487000, rd_s: x14, rd: 0x00000040
dut commit No.              488000, rd_s: x00, rd: 0x00000000
dut commit No.              489000, rd_s: x08, rd: 0x00c20000
dut commit No.              490000, rd_s: x00, rd: 0x00000000
dut commit No.              491000, rd_s: x11, rd: 0x000000c8
dut commit No.              492000, rd_s: x29, rd: 0x00000036
dut commit No.              493000, rd_s: x00, rd: 0x00000000
dut commit No.              494000, rd_s: x00, rd: 0x00000000
dut commit No.              495000, rd_s: x00, rd: 0x00000000
dut commit No.              496000, rd_s: x13, rd: 0x01000000
dut commit No.              497000, rd_s: x00, rd: 0x00000000
dut commit No.              498000, rd_s: x17, rd: 0x00000092
dut commit No.              499000, rd_s: x00, rd: 0x00000000
dut commit No.              500000, rd_s: x11, rd: 0x1ecf0370
dut commit No.              501000, rd_s: x13, rd: 0x1ecf0361
dut commit No.              502000, rd_s: x05, rd: 0x000000dd
dut commit No.              503000, rd_s: x10, rd: 0x0000003d
dut commit No.              504000, rd_s: x11, rd: 0x0000000d
dut commit No.              505000, rd_s: x06, rd: 0x000000b0
dut commit No.              506000, rd_s: x05, rd: 0x1ecf04b0
dut commit No.              507000, rd_s: x13, rd: 0x000000c7
dut commit No.              508000, rd_s: x15, rd: 0x0000003b
dut commit No.              509000, rd_s: x10, rd: 0x0000008d
dut commit No.              510000, rd_s: x06, rd: 0x000000df
dut commit No.              511000, rd_s: x11, rd: 0x00000075
dut commit No.              512000, rd_s: x17, rd: 0x00000080
dut commit No.              513000, rd_s: x15, rd: 0x36f3b035
dut commit No.              514000, rd_s: x30, rd: 0x000000af
dut commit No.              515000, rd_s: x15, rd: 0x1ecf0300
dut commit No.              516000, rd_s: x28, rd: 0x0000003b
dut commit No.              517000, rd_s: x10, rd: 0x000000d9
dut commit No.              518000, rd_s: x18, rd: 0x000000df
dut commit No.              519000, rd_s: x13, rd: 0x000001f8
dut commit No.              520000, rd_s: x15, rd: 0x1ecf0300
dut commit No.              521000, rd_s: x15, rd: 0x00000040
dut commit No.              522000, rd_s: x05, rd: 0x00000078
dut commit No.              523000, rd_s: x13, rd: 0x000000f4
dut commit No.              524000, rd_s: x29, rd: 0x000000b3
dut commit No.              525000, rd_s: x06, rd: 0x0000001c
dut commit No.              526000, rd_s: x17, rd: 0x0000007a
dut commit No.              527000, rd_s: x00, rd: 0x00000000
dut commit No.              528000, rd_s: x11, rd: 0x0000003e
dut commit No.              529000, rd_s: x00, rd: 0x00000000
dut commit No.              530000, rd_s: x14, rd: 0x00f90397
dut commit No.              531000, rd_s: x13, rd: 0x0000005a
dut commit No.              532000, rd_s: x00, rd: 0x00000000
dut commit No.              533000, rd_s: x00, rd: 0x00000000
dut commit No.              534000, rd_s: x30, rd: 0x1ecf0322
dut commit No.              535000, rd_s: x16, rd: 0x00000050
dut commit No.              536000, rd_s: x13, rd: 0x000000f8
dut commit No.              537000, rd_s: x00, rd: 0x00000000
dut commit No.              538000, rd_s: x10, rd: 0x3c350000
dut commit No.              539000, rd_s: x05, rd: 0x000000ff
dut commit No.              540000, rd_s: x00, rd: 0x00000000
dut commit No.              541000, rd_s: x13, rd: 0x000000a6
dut commit No.              542000, rd_s: x12, rd: 0x000000e0
dut commit No.              543000, rd_s: x13, rd: 0x1ecf03ff
dut commit No.              544000, rd_s: x06, rd: 0x0000006a
dut commit No.              545000, rd_s: x13, rd: 0x1ecf0330
dut commit No.              546000, rd_s: x14, rd: 0x00000048
dut commit No.              547000, rd_s: x19, rd: 0x00000018
dut commit No.              548000, rd_s: x17, rd: 0x000000f6
dut commit No.              549000, rd_s: x13, rd: 0x000000b4
dut commit No.              550000, rd_s: x00, rd: 0x00000000
dut commit No.              551000, rd_s: x00, rd: 0x00000000
dut commit No.              552000, rd_s: x08, rd: 0x00000041
dut commit No.              553000, rd_s: x12, rd: 0x00000098
dut commit No.              554000, rd_s: x13, rd: 0x000000fa
dut commit No.              555000, rd_s: x05, rd: 0x002c0000
dut commit No.              556000, rd_s: x13, rd: 0x965f5771
dut commit No.              557000, rd_s: x30, rd: 0x8f5efda2
dut commit No.              558000, rd_s: x30, rd: 0xaf5ac290
dut commit No.              559000, rd_s: x30, rd: 0xe20316b5
dut commit No.              560000, rd_s: x05, rd: 0x000000d0
dut commit No.              561000, rd_s: x30, rd: 0x1ecf0382
dut commit No.              562000, rd_s: x08, rd: 0x1ecf0582
dut commit No.              563000, rd_s: x28, rd: 0x00ce6662
dut commit No.              564000, rd_s: x10, rd: 0x0000006b
dut commit No.              565000, rd_s: x30, rd: 0x0000000f
dut commit No.              566000, rd_s: x09, rd: 0x0000004a
dut commit No.              567000, rd_s: x09, rd: 0x000000d5
dut commit No.              568000, rd_s: x14, rd: 0x004a7928
dut commit No.              569000, rd_s: x31, rd: 0x0000009d
dut commit No.              570000, rd_s: x00, rd: 0x00000000
dut commit No.              571000, rd_s: x10, rd: 0xeffffe50
dut commit No.              572000, rd_s: x00, rd: 0x00000000
dut commit No.              573000, rd_s: x30, rd: 0x0000001d
dut commit No.              574000, rd_s: x00, rd: 0x00000000
dut commit No.              575000, rd_s: x07, rd: 0x000000f5
dut commit No.              576000, rd_s: x29, rd: 0x1ecf039a
dut commit No.              577000, rd_s: x05, rd: 0x1ecf0310
dut commit No.              578000, rd_s: x13, rd: 0x00000079
dut commit No.              579000, rd_s: x11, rd: 0x0000ab00
dut commit No.              580000, rd_s: x13, rd: 0x1ecf0325
dut commit No.              581000, rd_s: x29, rd: 0x00000008
dut commit No.              582000, rd_s: x11, rd: 0x0000015c
dut commit No.              583000, rd_s: x16, rd: 0xd50435dd
dut commit No.              584000, rd_s: x31, rd: 0x0000005e
dut commit No.              585000, rd_s: x12, rd: 0x1ecf0300
dut commit No.              586000, rd_s: x30, rd: 0x0000001e
dut commit No.              587000, rd_s: x17, rd: 0x0000003d
dut commit No.              588000, rd_s: x13, rd: 0x000000dc
dut commit No.              589000, rd_s: x00, rd: 0x00000000
dut commit No.              590000, rd_s: x08, rd: 0x000000ab
dut commit No.              591000, rd_s: x29, rd: 0x0000003f
dut commit No.              592000, rd_s: x06, rd: 0x000000fe
dut commit No.              593000, rd_s: x00, rd: 0x00000000
dut commit No.              594000, rd_s: x19, rd: 0x1ecf0624
dut commit No.              595000, rd_s: x13, rd: 0xf40098e0
dut commit No.              596000, rd_s: x29, rd: 0x0000000b
dut commit No.              597000, rd_s: x08, rd: 0x00000249
dut commit No.              598000, rd_s: x30, rd: 0x00000006
dut commit No.              599000, rd_s: x11, rd: 0x00000060
dut commit No.              600000, rd_s: x14, rd: 0x00000088
dut commit No.              601000, rd_s: x00, rd: 0x00000000
dut commit No.              602000, rd_s: x05, rd: 0x0000000a
dut commit No.              603000, rd_s: x05, rd: 0x0000005d
dut commit No.              604000, rd_s: x00, rd: 0x00000000
dut commit No.              605000, rd_s: x18, rd: 0x00000099
dut commit No.              606000, rd_s: x00, rd: 0x00000000
dut commit No.              607000, rd_s: x15, rd: 0x0000000c
dut commit No.              608000, rd_s: x29, rd: 0x000000f3
dut commit No.              609000, rd_s: x15, rd: 0x0000008b
dut commit No.              610000, rd_s: x13, rd: 0x0000001f
dut commit No.              611000, rd_s: x19, rd: 0x864a0945
dut commit No.              612000, rd_s: x12, rd: 0x00000050
dut commit No.              613000, rd_s: x17, rd: 0x0000009c
dut commit No.              614000, rd_s: x05, rd: 0x1ecf03d0
dut commit No.              615000, rd_s: x07, rd: 0x1ecf03ae
dut commit No.              616000, rd_s: x11, rd: 0x1ecf044a
dut commit No.              617000, rd_s: x00, rd: 0x00000000
dut commit No.              618000, rd_s: x06, rd: 0x000000f8
dut commit No.              619000, rd_s: x30, rd: 0x00000064
dut commit No.              620000, rd_s: x00, rd: 0x00000000
dut commit No.              621000, rd_s: x07, rd: 0x00000091
dut commit No.              622000, rd_s: x13, rd: 0x1ecf030f
dut commit No.              623000, rd_s: x08, rd: 0x0000001f
dut commit No.              624000, rd_s: x17, rd: 0x0000000e
dut commit No.              625000, rd_s: x11, rd: 0x1ecf03d0
dut commit No.              626000, rd_s: x30, rd: 0x00000162
dut commit No.              627000, rd_s: x23, rd: 0x00001ed8
dut commit No.              628000, rd_s: x10, rd: 0xce3a43d3
dut commit No.              629000, rd_s: x14, rd: 0x9cc07209
dut commit No.              630000, rd_s: x14, rd: 0x16cd9052
dut commit No.              631000, rd_s: x14, rd: 0x06370647
dut commit No.              632000, rd_s: x19, rd: 0x00000082
dut commit No.              633000, rd_s: x00, rd: 0x00000000
dut commit No.              634000, rd_s: x16, rd: 0x0000011a
dut commit No.              635000, rd_s: x05, rd: 0x1ecf0370
dut commit No.              636000, rd_s: x15, rd: 0x1ecf0300
dut commit No.              637000, rd_s: x31, rd: 0x00000086
dut commit No.              638000, rd_s: x13, rd: 0x000000f0
dut commit No.              639000, rd_s: x30, rd: 0x0000001f
dut commit No.              640000, rd_s: x05, rd: 0x0000000e
dut commit No.              641000, rd_s: x16, rd: 0x0000462e
dut commit No.              642000, rd_s: x11, rd: 0x0000002c
dut commit No.              643000, rd_s: x28, rd: 0x00000036
dut commit No.              644000, rd_s: x13, rd: 0x000000fc
dut commit No.              645000, rd_s: x11, rd: 0x1ecf04e6
dut commit No.              646000, rd_s: x00, rd: 0x00000000
dut commit No.              647000, rd_s: x06, rd: 0x0000000d
dut commit No.              648000, rd_s: x06, rd: 0x00000008
dut commit No.              649000, rd_s: x05, rd: 0xa62264e3
dut commit No.              650000, rd_s: x13, rd: 0x0088c8a1
dut commit No.              651000, rd_s: x13, rd: 0x0138d0a5
dut commit No.              652000, rd_s: x13, rd: 0x00714e4a
Monitor: Power Stop time is           3715762825
*Verdi* : fsdbDumpoff - All FSDB files at 3,715,762,825 ps.
Monitor: Segment Stop time is           3715764815
Monitor: Segment IPC: 0.349732
Monitor: Segment Time:           3715033490
$finish called from file "/srv/tmp/c48772b1-f2a2-42f1-9786-660cc5780515/dut/sim/../hvl/vcs/top_tb.sv", line 57.
$finish at simulation time           3716079235
           V C S   S i m u l a t i o n   R e p o r t 
Time: 3716079235 ps
CPU Time:    471.480 seconds;       Data structure size:   1.2Mb
Tue Dec  3 20:41:35 2024
[0;32mSpike diff Passed [0m
0.349732
3715033490
cd ../aes_sha/vcs && fsdb2saif dump.fsdb -bt 733315ps -et 3715762825ps -s top_tb/dut
fsdb2saif - FSDB to backward SAIF converter, Release Verdi_R-2020.12-SP1-1 (RH Linux x86_64/64bit) -- Tue Apr 20 04:17:41 PDT 2021

Copyright (c) 1996 - 2021 Synopsys, Inc.
This software and the associated documentation are proprietary to Synopsys, Inc. 
This software may only be used in accordance with the terms and conditions of a written license agreement with Synopsys, Inc. 
All other use, reproduction, or distribution of this software is strictly prohibited.

done
dump.fsdb.saif is generated successfully.
logDir = /srv/tmp/c48772b1-f2a2-42f1-9786-660cc5780515/dut/aes_sha/vcs/fsdb2saifLog
mkdir -p ../aes_sha/reports outputs
dc_shell -f power.tcl |& tee ../aes_sha/reports/power.log
/srv/software/Synopsys-2021_x86_64/syn/R-2020.09-SP4/bin/dc_shell: /srv/software/Synopsys-2021_x86_64/syn/R-2020.09-SP4/bin/snps_platform: /bin/csh: bad interpreter: No such file or directory
Information: License queuing is enabled. (DCSH-18)

                           Design Compiler Graphical 
                                 DC Ultra (TM)
                                  DFTMAX (TM)
                              Power Compiler (TM)
                                 DesignWare (R)
                                 DC Expert (TM)
                               Design Vision (TM)
                               HDL Compiler (TM)
                               VHDL Compiler (TM)
                                  DFT Compiler
                               Design Compiler(R)

               Version R-2020.09-SP4 for linux64 - Mar 02, 2021 

                    Copyright (c) 1988 - 2021 Synopsys, Inc.
   This software and the associated documentation are proprietary to Synopsys,
 Inc. This software may only be used in accordance with the terms and conditions
 of a written license agreement with Synopsys, Inc. All other use, reproduction,
            or distribution of this software is strictly prohibited.
Initializing...
set symbol_library [list generic.sdb]
generic.sdb
set synthetic_library [list dw_foundation.sldb]
dw_foundation.sldb
set target_library [getenv STD_CELL_LIB]
/srv/ece411ag/freepdk-45nm/stdcells.db
set sram_library [getenv SRAM_LIB]
/srv/tmp/c48772b1-f2a2-42f1-9786-660cc5780515/dut/synth/../sram/output/mp_cache_data_array/mp_cache_data_array_TT_1p0V_25C_lib.db /srv/tmp/c48772b1-f2a2-42f1-9786-660cc5780515/dut/synth/../sram/output/mp_cache_tag_array/mp_cache_tag_array_TT_1p0V_25C_lib.db
if {$sram_library eq ""} {
   set link_library [list "*" $target_library $synthetic_library]
} else {
   set link_library [list "*" $target_library $synthetic_library $sram_library]
}
* /srv/ece411ag/freepdk-45nm/stdcells.db dw_foundation.sldb {/srv/tmp/c48772b1-f2a2-42f1-9786-660cc5780515/dut/synth/../sram/output/mp_cache_data_array/mp_cache_data_array_TT_1p0V_25C_lib.db /srv/tmp/c48772b1-f2a2-42f1-9786-660cc5780515/dut/synth/../sram/output/mp_cache_tag_array/mp_cache_tag_array_TT_1p0V_25C_lib.db}
get_license DC-Ultra-Features
1
get_license DC-Ultra-Opt
1
read_file -format ddc outputs/synth.ddc
Loading db file '/srv/ece411ag/freepdk-45nm/stdcells.db'
Loading db file '/srv/software/Synopsys-2021_x86_64/syn/R-2020.09-SP4/libraries/syn/dw_foundation.sldb'
Loading db file '/srv/tmp/c48772b1-f2a2-42f1-9786-660cc5780515/dut/sram/output/mp_cache_data_array/mp_cache_data_array_TT_1p0V_25C_lib.db'
Loading db file '/srv/tmp/c48772b1-f2a2-42f1-9786-660cc5780515/dut/sram/output/mp_cache_tag_array/mp_cache_tag_array_TT_1p0V_25C_lib.db'
Loading db file '/srv/software/Synopsys-2021_x86_64/syn/R-2020.09-SP4/libraries/syn/gtech.db'
Loading db file '/srv/software/Synopsys-2021_x86_64/syn/R-2020.09-SP4/libraries/syn/standard.sldb'
  Loading link library 'NangateOpenCellLibrary'
  Loading link library 'mp_cache_data_array_TT_1p0V_25C_lib'
  Loading link library 'mp_cache_tag_array_TT_1p0V_25C_lib'
  Loading link library 'gtech'
Reading ddc file '/srv/tmp/c48772b1-f2a2-42f1-9786-660cc5780515/dut/synth/outputs/synth.ddc'.
Information: Checking out the license 'DesignWare'. (SEC-104)
Loaded 410 designs.
Current design is 'cpu'.
cpu cache_1 cache_0 memory_queue cache_arbiter cacheline_adapter queue_DATA_WIDTH32_QUEUE_DEPTH32_1 queue_DATA_WIDTH32_QUEUE_DEPTH32_0 rename_dispatch rat rob rrat free_list phys_regfile execute reservation_station SNPS_CLOCK_GATE_HIGH_cpu_0 stage_1_1 stage_2_1 valid_array_7 valid_array_6 valid_array_5 valid_array_4 lru_array_1 stage_1_0 stage_2_0 valid_array_3 valid_array_2 valid_array_1 valid_array_0 lru_array_0 SNPS_CLOCK_GATE_HIGH_memory_queue_0 SNPS_CLOCK_GATE_HIGH_memory_queue_49 SNPS_CLOCK_GATE_HIGH_memory_queue_48 SNPS_CLOCK_GATE_HIGH_memory_queue_47 SNPS_CLOCK_GATE_HIGH_memory_queue_45 SNPS_CLOCK_GATE_HIGH_memory_queue_44 SNPS_CLOCK_GATE_HIGH_memory_queue_42 SNPS_CLOCK_GATE_HIGH_memory_queue_41 SNPS_CLOCK_GATE_HIGH_memory_queue_39 SNPS_CLOCK_GATE_HIGH_memory_queue_38 SNPS_CLOCK_GATE_HIGH_memory_queue_36 SNPS_CLOCK_GATE_HIGH_memory_queue_35 SNPS_CLOCK_GATE_HIGH_memory_queue_33 SNPS_CLOCK_GATE_HIGH_memory_queue_32 SNPS_CLOCK_GATE_HIGH_memory_queue_30 SNPS_CLOCK_GATE_HIGH_memory_queue_29 SNPS_CLOCK_GATE_HIGH_memory_queue_27 SNPS_CLOCK_GATE_HIGH_memory_queue_26 SNPS_CLOCK_GATE_HIGH_memory_queue_24 SNPS_CLOCK_GATE_HIGH_memory_queue_23 SNPS_CLOCK_GATE_HIGH_memory_queue_21 SNPS_CLOCK_GATE_HIGH_memory_queue_20 SNPS_CLOCK_GATE_HIGH_memory_queue_18 SNPS_CLOCK_GATE_HIGH_memory_queue_17 SNPS_CLOCK_GATE_HIGH_memory_queue_15 SNPS_CLOCK_GATE_HIGH_memory_queue_14 SNPS_CLOCK_GATE_HIGH_memory_queue_12 SNPS_CLOCK_GATE_HIGH_memory_queue_11 SNPS_CLOCK_GATE_HIGH_memory_queue_9 SNPS_CLOCK_GATE_HIGH_memory_queue_8 SNPS_CLOCK_GATE_HIGH_memory_queue_6 SNPS_CLOCK_GATE_HIGH_memory_queue_5 SNPS_CLOCK_GATE_HIGH_memory_queue_3 SNPS_CLOCK_GATE_HIGH_memory_queue_2 SNPS_CLOCK_GATE_HIGH_cache_arbiter_0 SNPS_CLOCK_GATE_HIGH_cache_arbiter_4 SNPS_CLOCK_GATE_HIGH_cache_arbiter_3 SNPS_CLOCK_GATE_HIGH_cache_arbiter_2 SNPS_CLOCK_GATE_HIGH_cache_arbiter_1 SNPS_CLOCK_GATE_HIGH_cacheline_adapter_0 SNPS_CLOCK_GATE_HIGH_cacheline_adapter_4 SNPS_CLOCK_GATE_HIGH_cacheline_adapter_3 SNPS_CLOCK_GATE_HIGH_cacheline_adapter_2 SNPS_CLOCK_GATE_HIGH_cacheline_adapter_1 SNPS_CLOCK_GATE_HIGH_queue_DATA_WIDTH32_QUEUE_DEPTH32_1_0 SNPS_CLOCK_GATE_HIGH_queue_DATA_WIDTH32_QUEUE_DEPTH32_1_33 SNPS_CLOCK_GATE_HIGH_queue_DATA_WIDTH32_QUEUE_DEPTH32_1_32 SNPS_CLOCK_GATE_HIGH_queue_DATA_WIDTH32_QUEUE_DEPTH32_1_31 SNPS_CLOCK_GATE_HIGH_queue_DATA_WIDTH32_QUEUE_DEPTH32_1_30 SNPS_CLOCK_GATE_HIGH_queue_DATA_WIDTH32_QUEUE_DEPTH32_1_29 SNPS_CLOCK_GATE_HIGH_queue_DATA_WIDTH32_QUEUE_DEPTH32_1_28 SNPS_CLOCK_GATE_HIGH_queue_DATA_WIDTH32_QUEUE_DEPTH32_1_27 SNPS_CLOCK_GATE_HIGH_queue_DATA_WIDTH32_QUEUE_DEPTH32_1_26 SNPS_CLOCK_GATE_HIGH_queue_DATA_WIDTH32_QUEUE_DEPTH32_1_25 SNPS_CLOCK_GATE_HIGH_queue_DATA_WIDTH32_QUEUE_DEPTH32_1_24 SNPS_CLOCK_GATE_HIGH_queue_DATA_WIDTH32_QUEUE_DEPTH32_1_23 SNPS_CLOCK_GATE_HIGH_queue_DATA_WIDTH32_QUEUE_DEPTH32_1_22 SNPS_CLOCK_GATE_HIGH_queue_DATA_WIDTH32_QUEUE_DEPTH32_1_21 SNPS_CLOCK_GATE_HIGH_queue_DATA_WIDTH32_QUEUE_DEPTH32_1_20 SNPS_CLOCK_GATE_HIGH_queue_DATA_WIDTH32_QUEUE_DEPTH32_1_19 SNPS_CLOCK_GATE_HIGH_queue_DATA_WIDTH32_QUEUE_DEPTH32_1_18 SNPS_CLOCK_GATE_HIGH_queue_DATA_WIDTH32_QUEUE_DEPTH32_1_17 SNPS_CLOCK_GATE_HIGH_queue_DATA_WIDTH32_QUEUE_DEPTH32_1_16 SNPS_CLOCK_GATE_HIGH_queue_DATA_WIDTH32_QUEUE_DEPTH32_1_15 SNPS_CLOCK_GATE_HIGH_queue_DATA_WIDTH32_QUEUE_DEPTH32_1_14 SNPS_CLOCK_GATE_HIGH_queue_DATA_WIDTH32_QUEUE_DEPTH32_1_13 SNPS_CLOCK_GATE_HIGH_queue_DATA_WIDTH32_QUEUE_DEPTH32_1_12 SNPS_CLOCK_GATE_HIGH_queue_DATA_WIDTH32_QUEUE_DEPTH32_1_11 SNPS_CLOCK_GATE_HIGH_queue_DATA_WIDTH32_QUEUE_DEPTH32_1_10 SNPS_CLOCK_GATE_HIGH_queue_DATA_WIDTH32_QUEUE_DEPTH32_1_9 SNPS_CLOCK_GATE_HIGH_queue_DATA_WIDTH32_QUEUE_DEPTH32_1_8 SNPS_CLOCK_GATE_HIGH_queue_DATA_WIDTH32_QUEUE_DEPTH32_1_7 SNPS_CLOCK_GATE_HIGH_queue_DATA_WIDTH32_QUEUE_DEPTH32_1_6 SNPS_CLOCK_GATE_HIGH_queue_DATA_WIDTH32_QUEUE_DEPTH32_1_5 SNPS_CLOCK_GATE_HIGH_queue_DATA_WIDTH32_QUEUE_DEPTH32_1_4 SNPS_CLOCK_GATE_HIGH_queue_DATA_WIDTH32_QUEUE_DEPTH32_1_3 SNPS_CLOCK_GATE_HIGH_queue_DATA_WIDTH32_QUEUE_DEPTH32_1_2 SNPS_CLOCK_GATE_HIGH_queue_DATA_WIDTH32_QUEUE_DEPTH32_1_1 SNPS_CLOCK_GATE_HIGH_queue_DATA_WIDTH32_QUEUE_DEPTH32_0_0 SNPS_CLOCK_GATE_HIGH_queue_DATA_WIDTH32_QUEUE_DEPTH32_0_33 SNPS_CLOCK_GATE_HIGH_queue_DATA_WIDTH32_QUEUE_DEPTH32_0_32 SNPS_CLOCK_GATE_HIGH_queue_DATA_WIDTH32_QUEUE_DEPTH32_0_31 SNPS_CLOCK_GATE_HIGH_queue_DATA_WIDTH32_QUEUE_DEPTH32_0_30 SNPS_CLOCK_GATE_HIGH_queue_DATA_WIDTH32_QUEUE_DEPTH32_0_29 SNPS_CLOCK_GATE_HIGH_queue_DATA_WIDTH32_QUEUE_DEPTH32_0_28 SNPS_CLOCK_GATE_HIGH_queue_DATA_WIDTH32_QUEUE_DEPTH32_0_27 SNPS_CLOCK_GATE_HIGH_queue_DATA_WIDTH32_QUEUE_DEPTH32_0_26 SNPS_CLOCK_GATE_HIGH_queue_DATA_WIDTH32_QUEUE_DEPTH32_0_25 SNPS_CLOCK_GATE_HIGH_queue_DATA_WIDTH32_QUEUE_DEPTH32_0_24 SNPS_CLOCK_GATE_HIGH_queue_DATA_WIDTH32_QUEUE_DEPTH32_0_23 SNPS_CLOCK_GATE_HIGH_queue_DATA_WIDTH32_QUEUE_DEPTH32_0_22 SNPS_CLOCK_GATE_HIGH_queue_DATA_WIDTH32_QUEUE_DEPTH32_0_21 SNPS_CLOCK_GATE_HIGH_queue_DATA_WIDTH32_QUEUE_DEPTH32_0_20 SNPS_CLOCK_GATE_HIGH_queue_DATA_WIDTH32_QUEUE_DEPTH32_0_19 SNPS_CLOCK_GATE_HIGH_queue_DATA_WIDTH32_QUEUE_DEPTH32_0_18 SNPS_CLOCK_GATE_HIGH_queue_DATA_WIDTH32_QUEUE_DEPTH32_0_17 SNPS_CLOCK_GATE_HIGH_queue_DATA_WIDTH32_QUEUE_DEPTH32_0_16 SNPS_CLOCK_GATE_HIGH_queue_DATA_WIDTH32_QUEUE_DEPTH32_0_15 SNPS_CLOCK_GATE_HIGH_queue_DATA_WIDTH32_QUEUE_DEPTH32_0_14 SNPS_CLOCK_GATE_HIGH_queue_DATA_WIDTH32_QUEUE_DEPTH32_0_13 SNPS_CLOCK_GATE_HIGH_queue_DATA_WIDTH32_QUEUE_DEPTH32_0_12 SNPS_CLOCK_GATE_HIGH_queue_DATA_WIDTH32_QUEUE_DEPTH32_0_11 SNPS_CLOCK_GATE_HIGH_queue_DATA_WIDTH32_QUEUE_DEPTH32_0_10 SNPS_CLOCK_GATE_HIGH_queue_DATA_WIDTH32_QUEUE_DEPTH32_0_9 SNPS_CLOCK_GATE_HIGH_queue_DATA_WIDTH32_QUEUE_DEPTH32_0_8 SNPS_CLOCK_GATE_HIGH_queue_DATA_WIDTH32_QUEUE_DEPTH32_0_7 SNPS_CLOCK_GATE_HIGH_queue_DATA_WIDTH32_QUEUE_DEPTH32_0_6 SNPS_CLOCK_GATE_HIGH_queue_DATA_WIDTH32_QUEUE_DEPTH32_0_5 SNPS_CLOCK_GATE_HIGH_queue_DATA_WIDTH32_QUEUE_DEPTH32_0_4 SNPS_CLOCK_GATE_HIGH_queue_DATA_WIDTH32_QUEUE_DEPTH32_0_3 SNPS_CLOCK_GATE_HIGH_queue_DATA_WIDTH32_QUEUE_DEPTH32_0_2 SNPS_CLOCK_GATE_HIGH_queue_DATA_WIDTH32_QUEUE_DEPTH32_0_1 SNPS_CLOCK_GATE_HIGH_rat_0 SNPS_CLOCK_GATE_HIGH_rat_31 SNPS_CLOCK_GATE_HIGH_rat_30 SNPS_CLOCK_GATE_HIGH_rat_29 SNPS_CLOCK_GATE_HIGH_rat_28 SNPS_CLOCK_GATE_HIGH_rat_27 SNPS_CLOCK_GATE_HIGH_rat_26 SNPS_CLOCK_GATE_HIGH_rat_25 SNPS_CLOCK_GATE_HIGH_rat_24 SNPS_CLOCK_GATE_HIGH_rat_23 SNPS_CLOCK_GATE_HIGH_rat_22 SNPS_CLOCK_GATE_HIGH_rat_21 SNPS_CLOCK_GATE_HIGH_rat_20 SNPS_CLOCK_GATE_HIGH_rat_19 SNPS_CLOCK_GATE_HIGH_rat_18 SNPS_CLOCK_GATE_HIGH_rat_17 SNPS_CLOCK_GATE_HIGH_rat_16 SNPS_CLOCK_GATE_HIGH_rat_15 SNPS_CLOCK_GATE_HIGH_rat_14 SNPS_CLOCK_GATE_HIGH_rat_13 SNPS_CLOCK_GATE_HIGH_rat_12 SNPS_CLOCK_GATE_HIGH_rat_11 SNPS_CLOCK_GATE_HIGH_rat_10 SNPS_CLOCK_GATE_HIGH_rat_9 SNPS_CLOCK_GATE_HIGH_rat_8 SNPS_CLOCK_GATE_HIGH_rat_7 SNPS_CLOCK_GATE_HIGH_rat_6 SNPS_CLOCK_GATE_HIGH_rat_5 SNPS_CLOCK_GATE_HIGH_rat_4 SNPS_CLOCK_GATE_HIGH_rat_3 SNPS_CLOCK_GATE_HIGH_rat_2 SNPS_CLOCK_GATE_HIGH_rat_1 SNPS_CLOCK_GATE_HIGH_rob_0 SNPS_CLOCK_GATE_HIGH_rob_49 SNPS_CLOCK_GATE_HIGH_rob_47 SNPS_CLOCK_GATE_HIGH_rob_46 SNPS_CLOCK_GATE_HIGH_rob_44 SNPS_CLOCK_GATE_HIGH_rob_43 SNPS_CLOCK_GATE_HIGH_rob_41 SNPS_CLOCK_GATE_HIGH_rob_40 SNPS_CLOCK_GATE_HIGH_rob_38 SNPS_CLOCK_GATE_HIGH_rob_37 SNPS_CLOCK_GATE_HIGH_rob_35 SNPS_CLOCK_GATE_HIGH_rob_34 SNPS_CLOCK_GATE_HIGH_rob_32 SNPS_CLOCK_GATE_HIGH_rob_31 SNPS_CLOCK_GATE_HIGH_rob_29 SNPS_CLOCK_GATE_HIGH_rob_28 SNPS_CLOCK_GATE_HIGH_rob_26 SNPS_CLOCK_GATE_HIGH_rob_25 SNPS_CLOCK_GATE_HIGH_rob_23 SNPS_CLOCK_GATE_HIGH_rob_22 SNPS_CLOCK_GATE_HIGH_rob_20 SNPS_CLOCK_GATE_HIGH_rob_19 SNPS_CLOCK_GATE_HIGH_rob_17 SNPS_CLOCK_GATE_HIGH_rob_16 SNPS_CLOCK_GATE_HIGH_rob_14 SNPS_CLOCK_GATE_HIGH_rob_13 SNPS_CLOCK_GATE_HIGH_rob_11 SNPS_CLOCK_GATE_HIGH_rob_10 SNPS_CLOCK_GATE_HIGH_rob_8 SNPS_CLOCK_GATE_HIGH_rob_7 SNPS_CLOCK_GATE_HIGH_rob_5 SNPS_CLOCK_GATE_HIGH_rob_4 SNPS_CLOCK_GATE_HIGH_rob_2 SNPS_CLOCK_GATE_HIGH_rob_1 SNPS_CLOCK_GATE_HIGH_rrat_0 SNPS_CLOCK_GATE_HIGH_rrat_30 SNPS_CLOCK_GATE_HIGH_rrat_29 SNPS_CLOCK_GATE_HIGH_rrat_28 SNPS_CLOCK_GATE_HIGH_rrat_27 SNPS_CLOCK_GATE_HIGH_rrat_26 SNPS_CLOCK_GATE_HIGH_rrat_25 SNPS_CLOCK_GATE_HIGH_rrat_24 SNPS_CLOCK_GATE_HIGH_rrat_23 SNPS_CLOCK_GATE_HIGH_rrat_22 SNPS_CLOCK_GATE_HIGH_rrat_21 SNPS_CLOCK_GATE_HIGH_rrat_20 SNPS_CLOCK_GATE_HIGH_rrat_19 SNPS_CLOCK_GATE_HIGH_rrat_18 SNPS_CLOCK_GATE_HIGH_rrat_17 SNPS_CLOCK_GATE_HIGH_rrat_16 SNPS_CLOCK_GATE_HIGH_rrat_15 SNPS_CLOCK_GATE_HIGH_rrat_14 SNPS_CLOCK_GATE_HIGH_rrat_13 SNPS_CLOCK_GATE_HIGH_rrat_12 SNPS_CLOCK_GATE_HIGH_rrat_11 SNPS_CLOCK_GATE_HIGH_rrat_10 SNPS_CLOCK_GATE_HIGH_rrat_9 SNPS_CLOCK_GATE_HIGH_rrat_8 SNPS_CLOCK_GATE_HIGH_rrat_7 SNPS_CLOCK_GATE_HIGH_rrat_6 SNPS_CLOCK_GATE_HIGH_rrat_5 SNPS_CLOCK_GATE_HIGH_rrat_4 SNPS_CLOCK_GATE_HIGH_rrat_3 SNPS_CLOCK_GATE_HIGH_rrat_2 SNPS_CLOCK_GATE_HIGH_rrat_1 SNPS_CLOCK_GATE_HIGH_free_list_0 SNPS_CLOCK_GATE_HIGH_free_list_33 SNPS_CLOCK_GATE_HIGH_free_list_32 SNPS_CLOCK_GATE_HIGH_free_list_31 SNPS_CLOCK_GATE_HIGH_free_list_30 SNPS_CLOCK_GATE_HIGH_free_list_29 SNPS_CLOCK_GATE_HIGH_free_list_28 SNPS_CLOCK_GATE_HIGH_free_list_27 SNPS_CLOCK_GATE_HIGH_free_list_26 SNPS_CLOCK_GATE_HIGH_free_list_25 SNPS_CLOCK_GATE_HIGH_free_list_24 SNPS_CLOCK_GATE_HIGH_free_list_23 SNPS_CLOCK_GATE_HIGH_free_list_22 SNPS_CLOCK_GATE_HIGH_free_list_21 SNPS_CLOCK_GATE_HIGH_free_list_20 SNPS_CLOCK_GATE_HIGH_free_list_19 SNPS_CLOCK_GATE_HIGH_free_list_18 SNPS_CLOCK_GATE_HIGH_free_list_17 SNPS_CLOCK_GATE_HIGH_free_list_16 SNPS_CLOCK_GATE_HIGH_free_list_15 SNPS_CLOCK_GATE_HIGH_free_list_14 SNPS_CLOCK_GATE_HIGH_free_list_13 SNPS_CLOCK_GATE_HIGH_free_list_12 SNPS_CLOCK_GATE_HIGH_free_list_11 SNPS_CLOCK_GATE_HIGH_free_list_10 SNPS_CLOCK_GATE_HIGH_free_list_9 SNPS_CLOCK_GATE_HIGH_free_list_8 SNPS_CLOCK_GATE_HIGH_free_list_7 SNPS_CLOCK_GATE_HIGH_free_list_6 SNPS_CLOCK_GATE_HIGH_free_list_5 SNPS_CLOCK_GATE_HIGH_free_list_4 SNPS_CLOCK_GATE_HIGH_free_list_3 SNPS_CLOCK_GATE_HIGH_free_list_2 SNPS_CLOCK_GATE_HIGH_free_list_1 SNPS_CLOCK_GATE_HIGH_phys_regfile_63 SNPS_CLOCK_GATE_HIGH_phys_regfile_62 
SNPS_CLOCK_GATE_HIGH_phys_regfile_61 SNPS_CLOCK_GATE_HIGH_phys_regfile_60 SNPS_CLOCK_GATE_HIGH_phys_regfile_59 SNPS_CLOCK_GATE_HIGH_phys_regfile_58 SNPS_CLOCK_GATE_HIGH_phys_regfile_57 SNPS_CLOCK_GATE_HIGH_phys_regfile_56 SNPS_CLOCK_GATE_HIGH_phys_regfile_55 SNPS_CLOCK_GATE_HIGH_phys_regfile_54 SNPS_CLOCK_GATE_HIGH_phys_regfile_53 SNPS_CLOCK_GATE_HIGH_phys_regfile_52 SNPS_CLOCK_GATE_HIGH_phys_regfile_51 SNPS_CLOCK_GATE_HIGH_phys_regfile_50 SNPS_CLOCK_GATE_HIGH_phys_regfile_49 SNPS_CLOCK_GATE_HIGH_phys_regfile_48 SNPS_CLOCK_GATE_HIGH_phys_regfile_47 SNPS_CLOCK_GATE_HIGH_phys_regfile_46 SNPS_CLOCK_GATE_HIGH_phys_regfile_45 SNPS_CLOCK_GATE_HIGH_phys_regfile_44 SNPS_CLOCK_GATE_HIGH_phys_regfile_43 SNPS_CLOCK_GATE_HIGH_phys_regfile_42 SNPS_CLOCK_GATE_HIGH_phys_regfile_41 SNPS_CLOCK_GATE_HIGH_phys_regfile_40 SNPS_CLOCK_GATE_HIGH_phys_regfile_39 SNPS_CLOCK_GATE_HIGH_phys_regfile_38 SNPS_CLOCK_GATE_HIGH_phys_regfile_37 SNPS_CLOCK_GATE_HIGH_phys_regfile_36 SNPS_CLOCK_GATE_HIGH_phys_regfile_35 SNPS_CLOCK_GATE_HIGH_phys_regfile_34 SNPS_CLOCK_GATE_HIGH_phys_regfile_33 SNPS_CLOCK_GATE_HIGH_phys_regfile_32 SNPS_CLOCK_GATE_HIGH_phys_regfile_31 SNPS_CLOCK_GATE_HIGH_phys_regfile_30 SNPS_CLOCK_GATE_HIGH_phys_regfile_29 SNPS_CLOCK_GATE_HIGH_phys_regfile_28 SNPS_CLOCK_GATE_HIGH_phys_regfile_27 SNPS_CLOCK_GATE_HIGH_phys_regfile_26 SNPS_CLOCK_GATE_HIGH_phys_regfile_25 SNPS_CLOCK_GATE_HIGH_phys_regfile_24 SNPS_CLOCK_GATE_HIGH_phys_regfile_23 SNPS_CLOCK_GATE_HIGH_phys_regfile_22 SNPS_CLOCK_GATE_HIGH_phys_regfile_21 SNPS_CLOCK_GATE_HIGH_phys_regfile_20 SNPS_CLOCK_GATE_HIGH_phys_regfile_19 SNPS_CLOCK_GATE_HIGH_phys_regfile_18 SNPS_CLOCK_GATE_HIGH_phys_regfile_17 SNPS_CLOCK_GATE_HIGH_phys_regfile_16 SNPS_CLOCK_GATE_HIGH_phys_regfile_15 SNPS_CLOCK_GATE_HIGH_phys_regfile_14 SNPS_CLOCK_GATE_HIGH_phys_regfile_13 SNPS_CLOCK_GATE_HIGH_phys_regfile_12 SNPS_CLOCK_GATE_HIGH_phys_regfile_11 SNPS_CLOCK_GATE_HIGH_phys_regfile_10 SNPS_CLOCK_GATE_HIGH_phys_regfile_9 SNPS_CLOCK_GATE_HIGH_phys_regfile_8 SNPS_CLOCK_GATE_HIGH_phys_regfile_7 SNPS_CLOCK_GATE_HIGH_phys_regfile_6 SNPS_CLOCK_GATE_HIGH_phys_regfile_5 SNPS_CLOCK_GATE_HIGH_phys_regfile_4 SNPS_CLOCK_GATE_HIGH_phys_regfile_3 SNPS_CLOCK_GATE_HIGH_phys_regfile_2 SNPS_CLOCK_GATE_HIGH_phys_regfile_1 fu_add fu_mult fu_div_rem fu_br fu_mem SNPS_CLOCK_GATE_HIGH_execute_0 SNPS_CLOCK_GATE_HIGH_execute_1 SNPS_CLOCK_GATE_HIGH_reservation_station_0 SNPS_CLOCK_GATE_HIGH_reservation_station_19 SNPS_CLOCK_GATE_HIGH_reservation_station_18 SNPS_CLOCK_GATE_HIGH_reservation_station_17 SNPS_CLOCK_GATE_HIGH_reservation_station_16 SNPS_CLOCK_GATE_HIGH_reservation_station_15 SNPS_CLOCK_GATE_HIGH_reservation_station_14 SNPS_CLOCK_GATE_HIGH_reservation_station_13 SNPS_CLOCK_GATE_HIGH_reservation_station_12 SNPS_CLOCK_GATE_HIGH_reservation_station_11 SNPS_CLOCK_GATE_HIGH_reservation_station_10 SNPS_CLOCK_GATE_HIGH_reservation_station_9 SNPS_CLOCK_GATE_HIGH_reservation_station_8 SNPS_CLOCK_GATE_HIGH_reservation_station_7 SNPS_CLOCK_GATE_HIGH_reservation_station_6 SNPS_CLOCK_GATE_HIGH_reservation_station_5 SNPS_CLOCK_GATE_HIGH_reservation_station_4 SNPS_CLOCK_GATE_HIGH_reservation_station_3 SNPS_CLOCK_GATE_HIGH_reservation_station_2 SNPS_CLOCK_GATE_HIGH_reservation_station_1 SNPS_CLOCK_GATE_HIGH_valid_array_4_3 SNPS_CLOCK_GATE_HIGH_valid_array_4_2 SNPS_CLOCK_GATE_HIGH_valid_array_4_1 SNPS_CLOCK_GATE_HIGH_valid_array_4_0 SNPS_CLOCK_GATE_HIGH_lru_array_0_31 SNPS_CLOCK_GATE_HIGH_lru_array_0_30 SNPS_CLOCK_GATE_HIGH_lru_array_0_29 SNPS_CLOCK_GATE_HIGH_lru_array_0_28 SNPS_CLOCK_GATE_HIGH_lru_array_0_27 SNPS_CLOCK_GATE_HIGH_lru_array_0_26 SNPS_CLOCK_GATE_HIGH_lru_array_0_25 SNPS_CLOCK_GATE_HIGH_lru_array_0_24 SNPS_CLOCK_GATE_HIGH_lru_array_0_23 SNPS_CLOCK_GATE_HIGH_lru_array_0_22 SNPS_CLOCK_GATE_HIGH_lru_array_0_21 SNPS_CLOCK_GATE_HIGH_lru_array_0_20 SNPS_CLOCK_GATE_HIGH_lru_array_0_19 SNPS_CLOCK_GATE_HIGH_lru_array_0_18 SNPS_CLOCK_GATE_HIGH_lru_array_0_17 SNPS_CLOCK_GATE_HIGH_lru_array_0_16 SNPS_CLOCK_GATE_HIGH_valid_array_0_3 SNPS_CLOCK_GATE_HIGH_valid_array_0_2 SNPS_CLOCK_GATE_HIGH_valid_array_0_1 SNPS_CLOCK_GATE_HIGH_valid_array_0_0 SNPS_CLOCK_GATE_HIGH_lru_array_0_0 SNPS_CLOCK_GATE_HIGH_lru_array_0_15 SNPS_CLOCK_GATE_HIGH_lru_array_0_14 SNPS_CLOCK_GATE_HIGH_lru_array_0_13 SNPS_CLOCK_GATE_HIGH_lru_array_0_12 SNPS_CLOCK_GATE_HIGH_lru_array_0_11 SNPS_CLOCK_GATE_HIGH_lru_array_0_10 SNPS_CLOCK_GATE_HIGH_lru_array_0_9 SNPS_CLOCK_GATE_HIGH_lru_array_0_8 SNPS_CLOCK_GATE_HIGH_lru_array_0_7 SNPS_CLOCK_GATE_HIGH_lru_array_0_6 SNPS_CLOCK_GATE_HIGH_lru_array_0_5 SNPS_CLOCK_GATE_HIGH_lru_array_0_4 SNPS_CLOCK_GATE_HIGH_lru_array_0_3 SNPS_CLOCK_GATE_HIGH_lru_array_0_2 SNPS_CLOCK_GATE_HIGH_lru_array_0_1 SNPS_CLOCK_GATE_HIGH_fu_mult SNPS_CLOCK_GATE_HIGH_fu_mult_DW_mult_seq_J21_0_1 SNPS_CLOCK_GATE_HIGH_fu_mult_DW_mult_seq_J21_0_0 SNPS_CLOCK_GATE_HIGH_fu_div_rem SNPS_CLOCK_GATE_HIGH_fu_div_rem_DW_div_seq_J19_0_1 SNPS_CLOCK_GATE_HIGH_fu_div_rem_DW_div_seq_J19_0_0
read_saif -input ../[getenv ECE411_CASE]/vcs/dump.fsdb.saif -instance top_tb/dut
Warning: There are 95590 objects not found during annotation. (PWR-452)
1
report_power -analysis_effort high -hierarchy > ../[getenv ECE411_CASE]/reports/power.rpt
report_power -analysis_effort high > ../[getenv ECE411_CASE]/reports/power2.rpt
exit

Memory usage for this session 301 Mbytes.
Memory usage for this session including child processes 301 Mbytes.
CPU usage for this session 22 seconds ( 0.01 hours ).
Elapsed time for this session 23 seconds ( 0.01 hours ).

Thank you...
 
****************************************
Report : power
        -analysis_effort high
Design : cpu
Version: R-2020.09-SP4
Date   : Tue Dec  3 20:44:28 2024
****************************************


Library(s) Used:

    NangateOpenCellLibrary (File: /srv/ece411ag/freepdk-45nm/stdcells.db)
    mp_cache_tag_array_TT_1p0V_25C_lib (File: /srv/tmp/c48772b1-f2a2-42f1-9786-660cc5780515/dut/sram/output/mp_cache_tag_array/mp_cache_tag_array_TT_1p0V_25C_lib.db)
    mp_cache_data_array_TT_1p0V_25C_lib (File: /srv/tmp/c48772b1-f2a2-42f1-9786-660cc5780515/dut/sram/output/mp_cache_data_array/mp_cache_data_array_TT_1p0V_25C_lib.db)


Operating Conditions: typical   Library: NangateOpenCellLibrary
Wire Load Model Mode: enclosed

Design        Wire Load Model            Library
------------------------------------------------
cpu                    5K_hvratio_1_1    NangateOpenCellLibrary
cache_1                5K_hvratio_1_1    NangateOpenCellLibrary
cache_0                5K_hvratio_1_1    NangateOpenCellLibrary
memory_queue           5K_hvratio_1_1    NangateOpenCellLibrary
cache_arbiter          5K_hvratio_1_1    NangateOpenCellLibrary
cacheline_adapter      5K_hvratio_1_1    NangateOpenCellLibrary
queue_DATA_WIDTH32_QUEUE_DEPTH32_1
                       5K_hvratio_1_1    NangateOpenCellLibrary
queue_DATA_WIDTH32_QUEUE_DEPTH32_0
                       5K_hvratio_1_1    NangateOpenCellLibrary
rename_dispatch        5K_hvratio_1_1    NangateOpenCellLibrary
rat                    5K_hvratio_1_1    NangateOpenCellLibrary
rob                    5K_hvratio_1_1    NangateOpenCellLibrary
rrat                   5K_hvratio_1_1    NangateOpenCellLibrary
free_list              5K_hvratio_1_1    NangateOpenCellLibrary
phys_regfile           5K_hvratio_1_1    NangateOpenCellLibrary
execute                5K_hvratio_1_1    NangateOpenCellLibrary
reservation_station    5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_cpu_0
                       5K_hvratio_1_1    NangateOpenCellLibrary
stage_1_1              5K_hvratio_1_1    NangateOpenCellLibrary
stage_2_1              5K_hvratio_1_1    NangateOpenCellLibrary
valid_array_7          5K_hvratio_1_1    NangateOpenCellLibrary
valid_array_6          5K_hvratio_1_1    NangateOpenCellLibrary
valid_array_5          5K_hvratio_1_1    NangateOpenCellLibrary
valid_array_4          5K_hvratio_1_1    NangateOpenCellLibrary
lru_array_1            5K_hvratio_1_1    NangateOpenCellLibrary
stage_1_0              5K_hvratio_1_1    NangateOpenCellLibrary
stage_2_0              5K_hvratio_1_1    NangateOpenCellLibrary
valid_array_3          5K_hvratio_1_1    NangateOpenCellLibrary
valid_array_2          5K_hvratio_1_1    NangateOpenCellLibrary
valid_array_1          5K_hvratio_1_1    NangateOpenCellLibrary
valid_array_0          5K_hvratio_1_1    NangateOpenCellLibrary
lru_array_0            5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_queue_0
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_queue_49
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_queue_48
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_queue_47
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_queue_45
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_queue_44
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_queue_42
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_queue_41
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_queue_39
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_queue_38
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_queue_36
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_queue_35
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_queue_33
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_queue_32
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_queue_30
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_queue_29
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_queue_27
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_queue_26
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_queue_24
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_queue_23
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_queue_21
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_queue_20
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_queue_18
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_queue_17
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_queue_15
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_queue_14
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_queue_12
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_queue_11
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_queue_9
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_queue_8
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_queue_6
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_queue_5
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_queue_3
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_queue_2
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_cache_arbiter_0
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_cache_arbiter_4
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_cache_arbiter_3
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_cache_arbiter_2
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_cache_arbiter_1
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_cacheline_adapter_0
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_cacheline_adapter_4
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_cacheline_adapter_3
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_cacheline_adapter_2
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_cacheline_adapter_1
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_queue_DATA_WIDTH32_QUEUE_DEPTH32_1_0
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_queue_DATA_WIDTH32_QUEUE_DEPTH32_1_33
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_queue_DATA_WIDTH32_QUEUE_DEPTH32_1_32
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_queue_DATA_WIDTH32_QUEUE_DEPTH32_1_31
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_queue_DATA_WIDTH32_QUEUE_DEPTH32_1_30
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_queue_DATA_WIDTH32_QUEUE_DEPTH32_1_29
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_queue_DATA_WIDTH32_QUEUE_DEPTH32_1_28
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_queue_DATA_WIDTH32_QUEUE_DEPTH32_1_27
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_queue_DATA_WIDTH32_QUEUE_DEPTH32_1_26
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_queue_DATA_WIDTH32_QUEUE_DEPTH32_1_25
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_queue_DATA_WIDTH32_QUEUE_DEPTH32_1_24
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_queue_DATA_WIDTH32_QUEUE_DEPTH32_1_23
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_queue_DATA_WIDTH32_QUEUE_DEPTH32_1_22
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_queue_DATA_WIDTH32_QUEUE_DEPTH32_1_21
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_queue_DATA_WIDTH32_QUEUE_DEPTH32_1_20
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_queue_DATA_WIDTH32_QUEUE_DEPTH32_1_19
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_queue_DATA_WIDTH32_QUEUE_DEPTH32_1_18
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_queue_DATA_WIDTH32_QUEUE_DEPTH32_1_17
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_queue_DATA_WIDTH32_QUEUE_DEPTH32_1_16
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_queue_DATA_WIDTH32_QUEUE_DEPTH32_1_15
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_queue_DATA_WIDTH32_QUEUE_DEPTH32_1_14
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_queue_DATA_WIDTH32_QUEUE_DEPTH32_1_13
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_queue_DATA_WIDTH32_QUEUE_DEPTH32_1_12
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_queue_DATA_WIDTH32_QUEUE_DEPTH32_1_11
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_queue_DATA_WIDTH32_QUEUE_DEPTH32_1_10
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_queue_DATA_WIDTH32_QUEUE_DEPTH32_1_9
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_queue_DATA_WIDTH32_QUEUE_DEPTH32_1_8
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_queue_DATA_WIDTH32_QUEUE_DEPTH32_1_7
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_queue_DATA_WIDTH32_QUEUE_DEPTH32_1_6
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_queue_DATA_WIDTH32_QUEUE_DEPTH32_1_5
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_queue_DATA_WIDTH32_QUEUE_DEPTH32_1_4
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_queue_DATA_WIDTH32_QUEUE_DEPTH32_1_3
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_queue_DATA_WIDTH32_QUEUE_DEPTH32_1_2
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_queue_DATA_WIDTH32_QUEUE_DEPTH32_1_1
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_queue_DATA_WIDTH32_QUEUE_DEPTH32_0_0
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_queue_DATA_WIDTH32_QUEUE_DEPTH32_0_33
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_queue_DATA_WIDTH32_QUEUE_DEPTH32_0_32
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_queue_DATA_WIDTH32_QUEUE_DEPTH32_0_31
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_queue_DATA_WIDTH32_QUEUE_DEPTH32_0_30
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_queue_DATA_WIDTH32_QUEUE_DEPTH32_0_29
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_queue_DATA_WIDTH32_QUEUE_DEPTH32_0_28
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_queue_DATA_WIDTH32_QUEUE_DEPTH32_0_27
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_queue_DATA_WIDTH32_QUEUE_DEPTH32_0_26
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_queue_DATA_WIDTH32_QUEUE_DEPTH32_0_25
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_queue_DATA_WIDTH32_QUEUE_DEPTH32_0_24
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_queue_DATA_WIDTH32_QUEUE_DEPTH32_0_23
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_queue_DATA_WIDTH32_QUEUE_DEPTH32_0_22
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_queue_DATA_WIDTH32_QUEUE_DEPTH32_0_21
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_queue_DATA_WIDTH32_QUEUE_DEPTH32_0_20
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_queue_DATA_WIDTH32_QUEUE_DEPTH32_0_19
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_queue_DATA_WIDTH32_QUEUE_DEPTH32_0_18
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_queue_DATA_WIDTH32_QUEUE_DEPTH32_0_17
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_queue_DATA_WIDTH32_QUEUE_DEPTH32_0_16
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_queue_DATA_WIDTH32_QUEUE_DEPTH32_0_15
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_queue_DATA_WIDTH32_QUEUE_DEPTH32_0_14
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_queue_DATA_WIDTH32_QUEUE_DEPTH32_0_13
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_queue_DATA_WIDTH32_QUEUE_DEPTH32_0_12
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_queue_DATA_WIDTH32_QUEUE_DEPTH32_0_11
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_queue_DATA_WIDTH32_QUEUE_DEPTH32_0_10
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_queue_DATA_WIDTH32_QUEUE_DEPTH32_0_9
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_queue_DATA_WIDTH32_QUEUE_DEPTH32_0_8
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_queue_DATA_WIDTH32_QUEUE_DEPTH32_0_7
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_queue_DATA_WIDTH32_QUEUE_DEPTH32_0_6
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_queue_DATA_WIDTH32_QUEUE_DEPTH32_0_5
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_queue_DATA_WIDTH32_QUEUE_DEPTH32_0_4
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_queue_DATA_WIDTH32_QUEUE_DEPTH32_0_3
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_queue_DATA_WIDTH32_QUEUE_DEPTH32_0_2
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_queue_DATA_WIDTH32_QUEUE_DEPTH32_0_1
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_rat_0
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_rat_31
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_rat_30
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_rat_29
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_rat_28
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_rat_27
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_rat_26
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_rat_25
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_rat_24
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_rat_23
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_rat_22
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_rat_21
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_rat_20
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_rat_19
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_rat_18
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_rat_17
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_rat_16
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_rat_15
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_rat_14
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_rat_13
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_rat_12
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_rat_11
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_rat_10
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_rat_9
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_rat_8
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_rat_7
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_rat_6
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_rat_5
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_rat_4
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_rat_3
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_rat_2
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_rat_1
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_rob_0
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_rob_49
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_rob_47
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_rob_46
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_rob_44
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_rob_43
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_rob_41
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_rob_40
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_rob_38
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_rob_37
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_rob_35
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_rob_34
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_rob_32
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_rob_31
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_rob_29
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_rob_28
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_rob_26
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_rob_25
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_rob_23
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_rob_22
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_rob_20
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_rob_19
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_rob_17
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_rob_16
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_rob_14
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_rob_13
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_rob_11
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_rob_10
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_rob_8
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_rob_7
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_rob_5
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_rob_4
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_rob_2
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_rob_1
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_rrat_0
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_rrat_30
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_rrat_29
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_rrat_28
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_rrat_27
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_rrat_26
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_rrat_25
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_rrat_24
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_rrat_23
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_rrat_22
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_rrat_21
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_rrat_20
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_rrat_19
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_rrat_18
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_rrat_17
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_rrat_16
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_rrat_15
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_rrat_14
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_rrat_13
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_rrat_12
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_rrat_11
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_rrat_10
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_rrat_9
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_rrat_8
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_rrat_7
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_rrat_6
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_rrat_5
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_rrat_4
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_rrat_3
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_rrat_2
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_rrat_1
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_free_list_0
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_free_list_33
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_free_list_32
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_free_list_31
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_free_list_30
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_free_list_29
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_free_list_28
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_free_list_27
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_free_list_26
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_free_list_25
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_free_list_24
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_free_list_23
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_free_list_22
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_free_list_21
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_free_list_20
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_free_list_19
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_free_list_18
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_free_list_17
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_free_list_16
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_free_list_15
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_free_list_14
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_free_list_13
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_free_list_12
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_free_list_11
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_free_list_10
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_free_list_9
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_free_list_8
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_free_list_7
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_free_list_6
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_free_list_5
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_free_list_4
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_free_list_3
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_free_list_2
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_free_list_1
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_phys_regfile_63
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_phys_regfile_62
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_phys_regfile_61
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_phys_regfile_60
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_phys_regfile_59
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_phys_regfile_58
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_phys_regfile_57
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_phys_regfile_56
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_phys_regfile_55
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_phys_regfile_54
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_phys_regfile_53
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_phys_regfile_52
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_phys_regfile_51
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_phys_regfile_50
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_phys_regfile_49
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_phys_regfile_48
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_phys_regfile_47
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_phys_regfile_46
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_phys_regfile_45
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_phys_regfile_44
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_phys_regfile_43
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_phys_regfile_42
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_phys_regfile_41
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_phys_regfile_40
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_phys_regfile_39
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_phys_regfile_38
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_phys_regfile_37
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_phys_regfile_36
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_phys_regfile_35
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_phys_regfile_34
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_phys_regfile_33
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_phys_regfile_32
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_phys_regfile_31
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_phys_regfile_30
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_phys_regfile_29
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_phys_regfile_28
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_phys_regfile_27
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_phys_regfile_26
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_phys_regfile_25
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_phys_regfile_24
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_phys_regfile_23
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_phys_regfile_22
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_phys_regfile_21
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_phys_regfile_20
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_phys_regfile_19
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_phys_regfile_18
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_phys_regfile_17
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_phys_regfile_16
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_phys_regfile_15
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_phys_regfile_14
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_phys_regfile_13
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_phys_regfile_12
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_phys_regfile_11
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_phys_regfile_10
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_phys_regfile_9
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_phys_regfile_8
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_phys_regfile_7
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_phys_regfile_6
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_phys_regfile_5
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_phys_regfile_4
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_phys_regfile_3
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_phys_regfile_2
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_phys_regfile_1
                       5K_hvratio_1_1    NangateOpenCellLibrary
fu_add                 5K_hvratio_1_1    NangateOpenCellLibrary
fu_mult                5K_hvratio_1_1    NangateOpenCellLibrary
fu_div_rem             5K_hvratio_1_1    NangateOpenCellLibrary
fu_br                  5K_hvratio_1_1    NangateOpenCellLibrary
fu_mem                 5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_execute_0
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_execute_1
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reservation_station_0
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reservation_station_19
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reservation_station_18
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reservation_station_17
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reservation_station_16
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reservation_station_15
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reservation_station_14
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reservation_station_13
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reservation_station_12
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reservation_station_11
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reservation_station_10
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reservation_station_9
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reservation_station_8
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reservation_station_7
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reservation_station_6
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reservation_station_5
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reservation_station_4
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reservation_station_3
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reservation_station_2
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reservation_station_1
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_valid_array_4_3
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_valid_array_4_2
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_valid_array_4_1
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_valid_array_4_0
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_lru_array_0_31
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_lru_array_0_30
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_lru_array_0_29
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_lru_array_0_28
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_lru_array_0_27
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_lru_array_0_26
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_lru_array_0_25
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_lru_array_0_24
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_lru_array_0_23
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_lru_array_0_22
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_lru_array_0_21
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_lru_array_0_20
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_lru_array_0_19
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_lru_array_0_18
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_lru_array_0_17
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_lru_array_0_16
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_valid_array_0_3
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_valid_array_0_2
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_valid_array_0_1
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_valid_array_0_0
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_lru_array_0_0
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_lru_array_0_15
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_lru_array_0_14
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_lru_array_0_13
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_lru_array_0_12
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_lru_array_0_11
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_lru_array_0_10
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_lru_array_0_9
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_lru_array_0_8
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_lru_array_0_7
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_lru_array_0_6
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_lru_array_0_5
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_lru_array_0_4
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_lru_array_0_3
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_lru_array_0_2
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_lru_array_0_1
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_fu_mult
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_fu_mult_DW_mult_seq_J21_0_1
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_fu_mult_DW_mult_seq_J21_0_0
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_fu_div_rem
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_fu_div_rem_DW_div_seq_J19_0_1
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_fu_div_rem_DW_div_seq_J19_0_0
                       5K_hvratio_1_1    NangateOpenCellLibrary


Global Operating Voltage = 1.1  
Power-specific unit information :
    Voltage Units = 1V
    Capacitance Units = 1.000000ff
    Time Units = 1ns
    Dynamic Power Units = 1uW    (derived from V,C,T units)
    Leakage Power Units = 1nW


  Cell Internal Power  =  24.4551 mW   (84%)
  Net Switching Power  =   4.6931 mW   (16%)
                         ---------
Total Dynamic Power    =  29.1482 mW  (100%)

Cell Leakage Power     =   3.1456 mW


                 Internal         Switching           Leakage            Total
Power Group      Power            Power               Power              Power   (   %    )  Attrs
--------------------------------------------------------------------------------------------------
io_pad             0.0000            0.0000            0.0000            0.0000  (   0.00%)
memory         1.1230e+04           74.1104        4.1536e+04        1.1346e+04  (  35.13%)
black_box          0.0000            0.0000            0.0000            0.0000  (   0.00%)
clock_network  1.4745e+03        2.9855e+03        2.2505e+04        4.4825e+03  (  13.88%)
register       1.0903e+04          126.7714        1.0756e+06        1.2106e+04  (  37.49%)
sequential         0.0000            0.0000            0.0000            0.0000  (   0.00%)
combinational    847.3721        1.5066e+03        2.0060e+06        4.3599e+03  (  13.50%)
--------------------------------------------------------------------------------------------------
Total          2.4455e+04 uW     4.6930e+03 uW     3.1456e+06 nW     3.2294e+04 uW
1
32.2938
 
 ``` 

 </details> 
<details><summary>cnn ✅</summary> 

 ``` 
 mkdir -p spike
rm -f vcs/dump.fsdb
cd vcs && ./top_tb -l simulation.log -exitstatus +NO_DUMP_ALL_ECE411 \
	+TIMEOUT_ECE411=14000000 \
	+CLOCK_PERIOD_PS_ECE411=1990 \
	+MEMLST_ECE411="/srv/ece411ag/ag/given/mp_ooo/testcode/comp/im/cnn/memory_32.lst" \
	+BRAM_0_ON_X_ECE411=0
Chronologic VCS simulator copyright 1991-2020
Contains Synopsys proprietary information.
Compiler version R-2020.12-SP1-1_Full64; Runtime version R-2020.12-SP1-1_Full64;  Dec  3 20:36 2024
*Verdi* Loading libsscore_vcs202012.so
FSDB Dumper for VCS, Release Verdi_R-2020.12-SP1-1, Linux x86_64/64bit, 04/20/2021
(C) 1996 - 2021 by Synopsys, Inc.
*Verdi* : Create FSDB file 'dump.fsdb'
*Verdi* : Begin traversing the scope (top_tb.dut), layer (0).
*Verdi* : Enable +all dumping.
*Verdi* : End of traversing.
*Verdi* : fsdbDumpoff - All FSDB files at 0 ps.
using memory file /srv/ece411ag/ag/given/mp_ooo/testcode/comp/im/cnn/memory_32.lst
using memory file /srv/ece411ag/ag/given/mp_ooo/testcode/comp/im/cnn/memory_32.lst
dut commit No.                   0, rd_s: x00, rd: 0x00000000
dut commit No.                1000, rd_s: x00, rd: 0x00000000
dut commit No.                2000, rd_s: x06, rd: 0x00000046
dut commit No.                3000, rd_s: x00, rd: 0x00000000
dut commit No.                4000, rd_s: x29, rd: 0x000000c0
dut commit No.                5000, rd_s: x00, rd: 0x00000000
dut commit No.                6000, rd_s: x31, rd: 0x0000007c
dut commit No.                7000, rd_s: x00, rd: 0x00000000
dut commit No.                8000, rd_s: x00, rd: 0x00000000
dut commit No.                9000, rd_s: x14, rd: 0xefffb820
dut commit No.               10000, rd_s: x00, rd: 0x00000000
dut commit No.               11000, rd_s: x00, rd: 0x00000000
dut commit No.               12000, rd_s: x14, rd: 0xefffd760
dut commit No.               13000, rd_s: x00, rd: 0x00000000
dut commit No.               14000, rd_s: x00, rd: 0x00000000
dut commit No.               15000, rd_s: x14, rd: 0xeffff6a0
dut commit No.               16000, rd_s: x00, rd: 0x00000000
dut commit No.               17000, rd_s: x00, rd: 0x00000000
Monitor: Segment Start time is            188501755
dut commit No.               18000, rd_s: x16, rd: 0xefffab98
dut commit No.               19000, rd_s: x16, rd: 0xefffaf98
dut commit No.               20000, rd_s: x10, rd: 0x0000000d
dut commit No.               21000, rd_s: x00, rd: 0x00000000
dut commit No.               22000, rd_s: x00, rd: 0x00000000
dut commit No.               23000, rd_s: x00, rd: 0x00000000
dut commit No.               24000, rd_s: x00, rd: 0x00000000
dut commit No.               25000, rd_s: x16, rd: 0xefffc974
dut commit No.               26000, rd_s: x16, rd: 0xefffcd74
dut commit No.               27000, rd_s: x10, rd: 0x00000004
dut commit No.               28000, rd_s: x10, rd: 0x00000012
dut commit No.               29000, rd_s: x00, rd: 0x00000000
dut commit No.               30000, rd_s: x00, rd: 0x00000000
dut commit No.               31000, rd_s: x00, rd: 0x00000000
dut commit No.               32000, rd_s: x00, rd: 0x00000000
dut commit No.               33000, rd_s: x16, rd: 0xefffeb50
dut commit No.               34000, rd_s: x16, rd: 0xefffef50
dut commit No.               35000, rd_s: x10, rd: 0x00000009
dut commit No.               36000, rd_s: x10, rd: 0x00000019
dut commit No.               37000, rd_s: x00, rd: 0x00000000
dut commit No.               38000, rd_s: x19, rd: 0x0000073b
dut commit No.               39000, rd_s: x00, rd: 0x00000000
dut commit No.               40000, rd_s: x18, rd: 0x00000000
dut commit No.               41000, rd_s: x19, rd: 0xfffff71d
dut commit No.               42000, rd_s: x08, rd: 0x00000003
dut commit No.               43000, rd_s: x09, rd: 0xefff65ec
dut commit No.               44000, rd_s: x19, rd: 0x0000cfc0
dut commit No.               45000, rd_s: x18, rd: 0x00007d84
dut commit No.               46000, rd_s: x09, rd: 0xefff6634
dut commit No.               47000, rd_s: x00, rd: 0x00000000
dut commit No.               48000, rd_s: x18, rd: 0x000d26b4
dut commit No.               49000, rd_s: x06, rd: 0xf00002d4
dut commit No.               50000, rd_s: x11, rd: 0x00000008
dut commit No.               51000, rd_s: x19, rd: 0x0000073b
dut commit No.               52000, rd_s: x08, rd: 0x00000001
dut commit No.               53000, rd_s: x18, rd: 0x00000000
dut commit No.               54000, rd_s: x19, rd: 0xfff94d00
dut commit No.               55000, rd_s: x08, rd: 0x00000003
dut commit No.               56000, rd_s: x09, rd: 0xefff65ec
dut commit No.               57000, rd_s: x00, rd: 0x00000000
dut commit No.               58000, rd_s: x18, rd: 0x0001c674
dut commit No.               59000, rd_s: x06, rd: 0xefffe968
dut commit No.               60000, rd_s: x00, rd: 0x00000000
dut commit No.               61000, rd_s: x00, rd: 0x00000000
dut commit No.               62000, rd_s: x06, rd: 0xf0000650
dut commit No.               63000, rd_s: x11, rd: 0x0000003c
dut commit No.               64000, rd_s: x06, rd: 0xefff82fc
dut commit No.               65000, rd_s: x08, rd: 0x00000001
dut commit No.               66000, rd_s: x09, rd: 0xefff65a4
dut commit No.               67000, rd_s: x19, rd: 0xfffedd10
dut commit No.               68000, rd_s: x18, rd: 0xfff22ed0
dut commit No.               69000, rd_s: x09, rd: 0xefff65ec
dut commit No.               70000, rd_s: x00, rd: 0x00000000
dut commit No.               71000, rd_s: x00, rd: 0x00000000
dut commit No.               72000, rd_s: x06, rd: 0xefffece4
dut commit No.               73000, rd_s: x19, rd: 0x00000134
dut commit No.               74000, rd_s: x00, rd: 0x00000000
dut commit No.               75000, rd_s: x18, rd: 0x00000000
dut commit No.               76000, rd_s: x11, rd: 0x00000070
dut commit No.               77000, rd_s: x06, rd: 0xefff86b0
dut commit No.               78000, rd_s: x09, rd: 0xefff6580
dut commit No.               79000, rd_s: x09, rd: 0xefff65a4
dut commit No.               80000, rd_s: x00, rd: 0x00000000
dut commit No.               81000, rd_s: x18, rd: 0xfffb92e0
dut commit No.               82000, rd_s: x06, rd: 0xefffd378
dut commit No.               83000, rd_s: x19, rd: 0xfffff71d
dut commit No.               84000, rd_s: x00, rd: 0x00000000
dut commit No.               85000, rd_s: x18, rd: 0x00000000
dut commit No.               86000, rd_s: x19, rd: 0x00000134
dut commit No.               87000, rd_s: x19, rd: 0x00004f68
dut commit No.               88000, rd_s: x08, rd: 0x00000005
dut commit No.               89000, rd_s: x09, rd: 0xefff6658
dut commit No.               90000, rd_s: x00, rd: 0x00000000
dut commit No.               91000, rd_s: x18, rd: 0x00123fc6
dut commit No.               92000, rd_s: x06, rd: 0xf0000148
dut commit No.               93000, rd_s: x08, rd: 0x00000000
dut commit No.               94000, rd_s: x19, rd: 0xfffff0b0
dut commit No.               95000, rd_s: x00, rd: 0x00000000
dut commit No.               96000, rd_s: x18, rd: 0xfff0cea0
dut commit No.               97000, rd_s: x19, rd: 0xffff9e3f
dut commit No.               98000, rd_s: x08, rd: 0x00000003
dut commit No.               99000, rd_s: x09, rd: 0xefff6610
dut commit No.              100000, rd_s: x19, rd: 0x00011d24
dut commit No.              101000, rd_s: x18, rd: 0x0002ed9c
dut commit No.              102000, rd_s: x09, rd: 0xefff6658
dut commit No.              103000, rd_s: x00, rd: 0x00000000
dut commit No.              104000, rd_s: x00, rd: 0x00000000
dut commit No.              105000, rd_s: x06, rd: 0xf00004c4
dut commit No.              106000, rd_s: x11, rd: 0x00000018
dut commit No.              107000, rd_s: x19, rd: 0xfffff0b0
dut commit No.              108000, rd_s: x08, rd: 0x00000001
dut commit No.              109000, rd_s: x18, rd: 0xfff23e20
dut commit No.              110000, rd_s: x19, rd: 0xfff88078
dut commit No.              111000, rd_s: x18, rd: 0xfff85288
dut commit No.              112000, rd_s: x09, rd: 0xefff6610
dut commit No.              113000, rd_s: x00, rd: 0x00000000
dut commit No.              114000, rd_s: x18, rd: 0x0003f62c
dut commit No.              115000, rd_s: x06, rd: 0xefffeb58
dut commit No.              116000, rd_s: x00, rd: 0x00000000
dut commit No.              117000, rd_s: x00, rd: 0x00000000
dut commit No.              118000, rd_s: x18, rd: 0x0007e7ce
dut commit No.              119000, rd_s: x11, rd: 0x0000004c
dut commit No.              120000, rd_s: x06, rd: 0xefff950c
dut commit No.              121000, rd_s: x08, rd: 0x00000001
dut commit No.              122000, rd_s: x09, rd: 0xefff65c8
dut commit No.              123000, rd_s: x19, rd: 0xfffc9037
dut commit No.              124000, rd_s: x18, rd: 0xfff20bf3
dut commit No.              125000, rd_s: x06, rd: 0xefffd1ec
dut commit No.              126000, rd_s: x00, rd: 0x00000000
dut commit No.              127000, rd_s: x00, rd: 0x00000000
dut commit No.              128000, rd_s: x06, rd: 0xefffeed4
dut commit No.              129000, rd_s: x19, rd: 0x000012ea
dut commit No.              130000, rd_s: x00, rd: 0x00000000
dut commit No.              131000, rd_s: x18, rd: 0x000c6990
dut commit No.              132000, rd_s: x19, rd: 0x00000000
dut commit No.              133000, rd_s: x06, rd: 0xefff98c0
dut commit No.              134000, rd_s: x09, rd: 0xefff65a4
dut commit No.              135000, rd_s: x09, rd: 0xefff65c8
dut commit No.              136000, rd_s: x08, rd: 0x00000000
dut commit No.              137000, rd_s: x19, rd: 0xfffff71d
dut commit No.              138000, rd_s: x00, rd: 0x00000000
dut commit No.              139000, rd_s: x18, rd: 0xfff5eb06
dut commit No.              140000, rd_s: x19, rd: 0x00000134
dut commit No.              141000, rd_s: x08, rd: 0x00000003
dut commit No.              142000, rd_s: x18, rd: 0x0004efb4
dut commit No.              143000, rd_s: x19, rd: 0x0001675e
dut commit No.              144000, rd_s: x18, rd: 0x00127768
dut commit No.              145000, rd_s: x09, rd: 0xefff667c
dut commit No.              146000, rd_s: x00, rd: 0x00000000
dut commit No.              147000, rd_s: x18, rd: 0x000eff8e
dut commit No.              148000, rd_s: x06, rd: 0xf0000338
dut commit No.              149000, rd_s: x08, rd: 0x00000000
dut commit No.              150000, rd_s: x19, rd: 0xfffff71d
dut commit No.              151000, rd_s: x08, rd: 0x00000001
dut commit No.              152000, rd_s: x18, rd: 0xfff27214
dut commit No.              153000, rd_s: x19, rd: 0x0002b8d4
dut commit No.              154000, rd_s: x08, rd: 0x00000003
dut commit No.              155000, rd_s: x09, rd: 0xefff6634
dut commit No.              156000, rd_s: x19, rd: 0x00096216
dut commit No.              157000, rd_s: x18, rd: 0x00046a44
dut commit No.              158000, rd_s: x06, rd: 0xefffe9cc
dut commit No.              159000, rd_s: x00, rd: 0x00000000
dut commit No.              160000, rd_s: x00, rd: 0x00000000
dut commit No.              161000, rd_s: x06, rd: 0xf00006b4
dut commit No.              162000, rd_s: x11, rd: 0x00000028
dut commit No.              163000, rd_s: x19, rd: 0xfffff71d
dut commit No.              164000, rd_s: x08, rd: 0x00000001
dut commit No.              165000, rd_s: x09, rd: 0xefff65ec
dut commit No.              166000, rd_s: x19, rd: 0x00012ef8
dut commit No.              167000, rd_s: x18, rd: 0xffebe77c
dut commit No.              168000, rd_s: x09, rd: 0xefff6634
dut commit No.              169000, rd_s: x00, rd: 0x00000000
dut commit No.              170000, rd_s: x18, rd: 0x0008a7ee
dut commit No.              171000, rd_s: x06, rd: 0xefffed48
dut commit No.              172000, rd_s: x19, rd: 0x00000000
dut commit No.              173000, rd_s: x00, rd: 0x00000000
dut commit No.              174000, rd_s: x18, rd: 0x0001418a
dut commit No.              175000, rd_s: x11, rd: 0x0000005c
dut commit No.              176000, rd_s: x06, rd: 0xefffa71c
dut commit No.              177000, rd_s: x08, rd: 0x00000001
dut commit No.              178000, rd_s: x09, rd: 0xefff65ec
dut commit No.              179000, rd_s: x00, rd: 0x00000000
dut commit No.              180000, rd_s: x18, rd: 0xffeeff70
dut commit No.              181000, rd_s: x06, rd: 0xefffd3dc
dut commit No.              182000, rd_s: x00, rd: 0x00000000
dut commit No.              183000, rd_s: x00, rd: 0x00000000
dut commit No.              184000, rd_s: x06, rd: 0xeffff0c4
dut commit No.              185000, rd_s: x19, rd: 0xfffdb778
dut commit No.              186000, rd_s: x18, rd: 0xffeda208
dut commit No.              187000, rd_s: x09, rd: 0xefff6614
dut commit No.              188000, rd_s: x00, rd: 0x00000000
dut commit No.              189000, rd_s: x18, rd: 0xfff572d6
dut commit No.              190000, rd_s: x06, rd: 0xeffff354
dut commit No.              191000, rd_s: x00, rd: 0x00000000
dut commit No.              192000, rd_s: x00, rd: 0x00000000
dut commit No.              193000, rd_s: x00, rd: 0x00000000
dut commit No.              194000, rd_s: x18, rd: 0xfff38a49
dut commit No.              195000, rd_s: x19, rd: 0xffff9d90
dut commit No.              196000, rd_s: x08, rd: 0x00000002
dut commit No.              197000, rd_s: x09, rd: 0xefff65cc
dut commit No.              198000, rd_s: x00, rd: 0x00000000
dut commit No.              199000, rd_s: x18, rd: 0xfffcd9a7
dut commit No.              200000, rd_s: x06, rd: 0xefffd9e8
dut commit No.              201000, rd_s: x00, rd: 0x00000000
dut commit No.              202000, rd_s: x00, rd: 0x00000000
dut commit No.              203000, rd_s: x06, rd: 0xeffff6d0
dut commit No.              204000, rd_s: x19, rd: 0xffffed00
dut commit No.              205000, rd_s: x08, rd: 0x00000006
dut commit No.              206000, rd_s: x00, rd: 0x00000000
dut commit No.              207000, rd_s: x26, rd: 0x00000074
dut commit No.              208000, rd_s: x19, rd: 0xfffe6e0c
dut commit No.              209000, rd_s: x18, rd: 0xffeb8884
dut commit No.              210000, rd_s: x09, rd: 0xefff65cc
dut commit No.              211000, rd_s: x00, rd: 0x00000000
dut commit No.              212000, rd_s: x00, rd: 0x00000000
dut commit No.              213000, rd_s: x06, rd: 0xefffdd64
dut commit No.              214000, rd_s: x19, rd: 0x00000c30
dut commit No.              215000, rd_s: x00, rd: 0x00000000
dut commit No.              216000, rd_s: x18, rd: 0x00083aa0
dut commit No.              217000, rd_s: x19, rd: 0xffffed00
dut commit No.              218000, rd_s: x08, rd: 0x00000006
dut commit No.              219000, rd_s: x09, rd: 0xefff665c
dut commit No.              220000, rd_s: x26, rd: 0x0000007a
dut commit No.              221000, rd_s: x06, rd: 0xefffb560
dut commit No.              222000, rd_s: x18, rd: 0xffef3c61
dut commit No.              223000, rd_s: x06, rd: 0xefffc3f8
dut commit No.              224000, rd_s: x00, rd: 0x00000000
dut commit No.              225000, rd_s: x00, rd: 0x00000000
dut commit No.              226000, rd_s: x18, rd: 0xfffd2bea
dut commit No.              227000, rd_s: x19, rd: 0x00000c30
dut commit No.              228000, rd_s: x08, rd: 0x00000004
dut commit No.              229000, rd_s: x18, rd: 0x0006b160
dut commit No.              230000, rd_s: x19, rd: 0xfff61150
dut commit No.              231000, rd_s: x08, rd: 0x00000006
dut commit No.              232000, rd_s: x09, rd: 0xefff665c
dut commit No.              233000, rd_s: x06, rd: 0xeffff1c8
dut commit No.              234000, rd_s: x00, rd: 0x00000000
dut commit No.              235000, rd_s: x00, rd: 0x00000000
dut commit No.              236000, rd_s: x00, rd: 0x00000000
dut commit No.              237000, rd_s: x18, rd: 0xfff1c1ef
dut commit No.              238000, rd_s: x19, rd: 0xfffff163
dut commit No.              239000, rd_s: x08, rd: 0x00000002
dut commit No.              240000, rd_s: x09, rd: 0xefff65f0
dut commit No.              241000, rd_s: x19, rd: 0x000348f0
dut commit No.              242000, rd_s: x18, rd: 0x00074c44
dut commit No.              243000, rd_s: x09, rd: 0xefff6638
dut commit No.              244000, rd_s: x00, rd: 0x00000000
dut commit No.              245000, rd_s: x18, rd: 0xfff5d198
dut commit No.              246000, rd_s: x06, rd: 0xeffff544
dut commit No.              247000, rd_s: x19, rd: 0x00000000
dut commit No.              248000, rd_s: x00, rd: 0x00000000
dut commit No.              249000, rd_s: x00, rd: 0x00000000
dut commit No.              250000, rd_s: x18, rd: 0xfff0bde0
dut commit No.              251000, rd_s: x19, rd: 0xfffc432a
dut commit No.              252000, rd_s: x18, rd: 0xfff60576
dut commit No.              253000, rd_s: x09, rd: 0xefff65f0
dut commit No.              254000, rd_s: x00, rd: 0x00000000
dut commit No.              255000, rd_s: x18, rd: 0xfff8d760
dut commit No.              256000, rd_s: x06, rd: 0xefffdbd8
dut commit No.              257000, rd_s: x00, rd: 0x00000000
dut commit No.              258000, rd_s: x00, rd: 0x00000000
dut commit No.              259000, rd_s: x18, rd: 0xffff65ec
dut commit No.              260000, rd_s: x19, rd: 0x00000000
dut commit No.              261000, rd_s: x08, rd: 0x00000006
dut commit No.              262000, rd_s: x00, rd: 0x00000000
dut commit No.              263000, rd_s: x26, rd: 0x00000086
dut commit No.              264000, rd_s: x19, rd: 0xfffbebcd
dut commit No.              265000, rd_s: x18, rd: 0xfff6dcb2
dut commit No.              266000, rd_s: x06, rd: 0xefffc26c
dut commit No.              267000, rd_s: x00, rd: 0x00000000
dut commit No.              268000, rd_s: x00, rd: 0x00000000
dut commit No.              269000, rd_s: x06, rd: 0xefffdf54
dut commit No.              270000, rd_s: x19, rd: 0xffffee18
dut commit No.              271000, rd_s: x00, rd: 0x00000000
dut commit No.              272000, rd_s: x18, rd: 0xfffc33be
dut commit No.              273000, rd_s: x19, rd: 0xffffb400
dut commit No.              274000, rd_s: x08, rd: 0x00000006
dut commit No.              275000, rd_s: x09, rd: 0xefff6680
dut commit No.              276000, rd_s: x26, rd: 0x000000a4
dut commit No.              277000, rd_s: x06, rd: 0xefffb750
dut commit No.              278000, rd_s: x18, rd: 0xfff8794a
dut commit No.              279000, rd_s: x06, rd: 0xefffc5e8
dut commit No.              280000, rd_s: x19, rd: 0xfffff163
dut commit No.              281000, rd_s: x00, rd: 0x00000000
dut commit No.              282000, rd_s: x08, rd: 0x00000002
dut commit No.              283000, rd_s: x18, rd: 0xfffda239
dut commit No.              284000, rd_s: x19, rd: 0xffff1738
dut commit No.              285000, rd_s: x08, rd: 0x00000004
dut commit No.              286000, rd_s: x09, rd: 0xefff665c
dut commit No.              287000, rd_s: x00, rd: 0x00000000
dut commit No.              288000, rd_s: x18, rd: 0xfffadaea
dut commit No.              289000, rd_s: x06, rd: 0xeffff3b8
dut commit No.              290000, rd_s: x00, rd: 0x00000000
dut commit No.              291000, rd_s: x00, rd: 0x00000000
dut commit No.              292000, rd_s: x00, rd: 0x00000000
dut commit No.              293000, rd_s: x18, rd: 0xffefa1a7
dut commit No.              294000, rd_s: x19, rd: 0xfff5277a
dut commit No.              295000, rd_s: x08, rd: 0x00000002
dut commit No.              296000, rd_s: x09, rd: 0xefff6614
dut commit No.              297000, rd_s: x19, rd: 0xfff01f48
dut commit No.              298000, rd_s: x18, rd: 0xffe50955
dut commit No.              299000, rd_s: x09, rd: 0xefff665c
dut commit No.              300000, rd_s: x00, rd: 0x00000000
dut commit No.              301000, rd_s: x00, rd: 0x00000000
dut commit No.              302000, rd_s: x06, rd: 0xeffff734
dut commit No.              303000, rd_s: x19, rd: 0x00000000
dut commit No.              304000, rd_s: x00, rd: 0x00000000
dut commit No.              305000, rd_s: x00, rd: 0x00000000
dut commit No.              306000, rd_s: x26, rd: 0x00000025
dut commit No.              307000, rd_s: x19, rd: 0xfff2ed8f
dut commit No.              308000, rd_s: x18, rd: 0xfff3eedb
dut commit No.              309000, rd_s: x09, rd: 0xefff6614
dut commit No.              310000, rd_s: x00, rd: 0x00000000
dut commit No.              311000, rd_s: x18, rd: 0xffeca697
dut commit No.              312000, rd_s: x06, rd: 0xefffddc8
dut commit No.              313000, rd_s: x19, rd: 0xffffed00
dut commit No.              314000, rd_s: x00, rd: 0x00000000
dut commit No.              315000, rd_s: x18, rd: 0x0005c0f4
dut commit No.              316000, rd_s: x19, rd: 0x00000000
dut commit No.              317000, rd_s: x08, rd: 0x00000006
dut commit No.              318000, rd_s: x00, rd: 0x00000000
dut commit No.              319000, rd_s: x26, rd: 0x000000e2
dut commit No.              320000, rd_s: x06, rd: 0xefffb5c4
dut commit No.              321000, rd_s: x18, rd: 0xffe461d1
dut commit No.              322000, rd_s: x06, rd: 0xefffc45c
dut commit No.              323000, rd_s: x00, rd: 0x00000000
dut commit No.              324000, rd_s: x00, rd: 0x00000000
dut commit No.              325000, rd_s: x06, rd: 0xefffe144
dut commit No.              326000, rd_s: x19, rd: 0xffffed00
dut commit No.              327000, rd_s: x08, rd: 0x00000004
dut commit No.              328000, rd_s: x18, rd: 0xfff1d736
dut commit No.              329000, rd_s: x19, rd: 0x00000000
dut commit No.              330000, rd_s: x08, rd: 0x00000006
dut commit No.              331000, rd_s: x06, rd: 0xefffe3d4
dut commit No.              332000, rd_s: x00, rd: 0x00000000
dut commit No.              333000, rd_s: x00, rd: 0x00000000
dut commit No.              334000, rd_s: x18, rd: 0x0005770a
dut commit No.              335000, rd_s: x11, rd: 0x00000048
dut commit No.              336000, rd_s: x06, rd: 0xefff7d10
dut commit No.              337000, rd_s: x08, rd: 0x00000001
dut commit No.              338000, rd_s: x09, rd: 0xefff65ac
dut commit No.              339000, rd_s: x19, rd: 0xfffb5f0c
dut commit No.              340000, rd_s: x18, rd: 0xffefb65b
dut commit No.              341000, rd_s: x06, rd: 0xefffca68
dut commit No.              342000, rd_s: x00, rd: 0x00000000
dut commit No.              343000, rd_s: x00, rd: 0x00000000
dut commit No.              344000, rd_s: x06, rd: 0xefffe750
dut commit No.              345000, rd_s: x19, rd: 0xffffedb1
dut commit No.              346000, rd_s: x00, rd: 0x00000000
dut commit No.              347000, rd_s: x18, rd: 0x00109ee4
dut commit No.              348000, rd_s: x19, rd: 0xfff76ec1
dut commit No.              349000, rd_s: x06, rd: 0xefff80c4
dut commit No.              350000, rd_s: x09, rd: 0xefff6588
dut commit No.              351000, rd_s: x09, rd: 0xefff65ac
dut commit No.              352000, rd_s: x00, rd: 0x00000000
dut commit No.              353000, rd_s: x18, rd: 0xfff49e59
dut commit No.              354000, rd_s: x06, rd: 0xefffcde4
dut commit No.              355000, rd_s: x19, rd: 0xfffff7b3
dut commit No.              356000, rd_s: x00, rd: 0x00000000
dut commit No.              357000, rd_s: x18, rd: 0x00162682
dut commit No.              358000, rd_s: x19, rd: 0xffffedb1
dut commit No.              359000, rd_s: x08, rd: 0x00000005
dut commit No.              360000, rd_s: x18, rd: 0xfff98abe
dut commit No.              361000, rd_s: x19, rd: 0xffff59b0
dut commit No.              362000, rd_s: x18, rd: 0xfff78a57
dut commit No.              363000, rd_s: x09, rd: 0xefff6588
dut commit No.              364000, rd_s: x08, rd: 0x00000000
dut commit No.              365000, rd_s: x00, rd: 0x00000000
dut commit No.              366000, rd_s: x00, rd: 0x00000000
dut commit No.              367000, rd_s: x18, rd: 0xffe50d40
dut commit No.              368000, rd_s: x19, rd: 0xfffff7b3
dut commit No.              369000, rd_s: x08, rd: 0x00000003
dut commit No.              370000, rd_s: x18, rd: 0x0008e8b6
dut commit No.              371000, rd_s: x19, rd: 0x00154248
dut commit No.              372000, rd_s: x08, rd: 0x00000005
dut commit No.              373000, rd_s: x09, rd: 0xefff663c
dut commit No.              374000, rd_s: x00, rd: 0x00000000
dut commit No.              375000, rd_s: x18, rd: 0xfff60913
dut commit No.              376000, rd_s: x06, rd: 0xf0000c10
dut commit No.              377000, rd_s: x08, rd: 0x00000000
dut commit No.              378000, rd_s: x19, rd: 0x0000085e
dut commit No.              379000, rd_s: x00, rd: 0x00000000
dut commit No.              380000, rd_s: x08, rd: 0x00000001
dut commit No.              381000, rd_s: x09, rd: 0xefff65d0
dut commit No.              382000, rd_s: x19, rd: 0xfffd8924
dut commit No.              383000, rd_s: x18, rd: 0xfff3b1ee
dut commit No.              384000, rd_s: x09, rd: 0xefff6618
dut commit No.              385000, rd_s: x00, rd: 0x00000000
dut commit No.              386000, rd_s: x18, rd: 0xfff4ae57
dut commit No.              387000, rd_s: x06, rd: 0xefffe5c4
dut commit No.              388000, rd_s: x19, rd: 0xfffff59b
dut commit No.              389000, rd_s: x00, rd: 0x00000000
dut commit No.              390000, rd_s: x18, rd: 0x00002cf5
dut commit No.              391000, rd_s: x11, rd: 0x00000058
dut commit No.              392000, rd_s: x06, rd: 0xefff8f20
dut commit No.              393000, rd_s: x08, rd: 0x00000001
dut commit No.              394000, rd_s: x09, rd: 0xefff65d0
dut commit No.              395000, rd_s: x00, rd: 0x00000000
dut commit No.              396000, rd_s: x18, rd: 0xffe328ac
dut commit No.              397000, rd_s: x06, rd: 0xefffcc58
dut commit No.              398000, rd_s: x00, rd: 0x00000000
dut commit No.              399000, rd_s: x00, rd: 0x00000000
dut commit No.              400000, rd_s: x06, rd: 0xefffe940
dut commit No.              401000, rd_s: x19, rd: 0xfffff59b
dut commit No.              402000, rd_s: x08, rd: 0x00000005
dut commit No.              403000, rd_s: x18, rd: 0xfff66cd0
dut commit No.              404000, rd_s: x19, rd: 0x00000000
dut commit No.              405000, rd_s: x06, rd: 0xefff92d4
dut commit No.              406000, rd_s: x09, rd: 0xefff65ac
dut commit No.              407000, rd_s: x09, rd: 0xefff65d0
dut commit No.              408000, rd_s: x00, rd: 0x00000000
dut commit No.              409000, rd_s: x00, rd: 0x00000000
dut commit No.              410000, rd_s: x06, rd: 0xefffcfd4
dut commit No.              411000, rd_s: x19, rd: 0x00002065
dut commit No.              412000, rd_s: x00, rd: 0x00000000
dut commit No.              413000, rd_s: x18, rd: 0x0019462b
dut commit No.              414000, rd_s: x19, rd: 0xfffff59b
dut commit No.              415000, rd_s: x08, rd: 0x00000005
dut commit No.              416000, rd_s: x09, rd: 0xefff6660
dut commit No.              417000, rd_s: x19, rd: 0x00000000
dut commit No.              418000, rd_s: x18, rd: 0xffef1d5e
dut commit No.              419000, rd_s: x09, rd: 0xefff65ac
dut commit No.              420000, rd_s: x08, rd: 0x00000000
dut commit No.              421000, rd_s: x19, rd: 0xfffff462
dut commit No.              422000, rd_s: x00, rd: 0x00000000
dut commit No.              423000, rd_s: x18, rd: 0xfff4e70a
dut commit No.              424000, rd_s: x19, rd: 0x00002065
dut commit No.              425000, rd_s: x08, rd: 0x00000003
dut commit No.              426000, rd_s: x18, rd: 0x00127aca
dut commit No.              427000, rd_s: x19, rd: 0xfffa3501
dut commit No.              428000, rd_s: x00, rd: 0x00000000
dut commit No.              429000, rd_s: x18, rd: 0x001554db
dut commit No.              430000, rd_s: x06, rd: 0xefffe438
dut commit No.              431000, rd_s: x00, rd: 0x00000000
dut commit No.              432000, rd_s: x00, rd: 0x00000000
dut commit No.              433000, rd_s: x06, rd: 0xf0000120
dut commit No.              434000, rd_s: x11, rd: 0x00000034
dut commit No.              435000, rd_s: x06, rd: 0xefff9d7c
dut commit No.              436000, rd_s: x08, rd: 0x00000001
dut commit No.              437000, rd_s: x09, rd: 0xefff65f4
dut commit No.              438000, rd_s: x19, rd: 0x00046dcf
dut commit No.              439000, rd_s: x18, rd: 0x000014de
dut commit No.              440000, rd_s: x09, rd: 0xefff663c
dut commit No.              441000, rd_s: x00, rd: 0x00000000
dut commit No.              442000, rd_s: x00, rd: 0x00000000
dut commit No.              443000, rd_s: x06, rd: 0xefffe7b4
dut commit No.              444000, rd_s: x19, rd: 0x00000000
dut commit No.              445000, rd_s: x00, rd: 0x00000000
dut commit No.              446000, rd_s: x18, rd: 0xffeae079
dut commit No.              447000, rd_s: x11, rd: 0x00000068
dut commit No.              448000, rd_s: x06, rd: 0xefffa130
dut commit No.              449000, rd_s: x09, rd: 0xefff65d0
dut commit No.              450000, rd_s: x09, rd: 0xefff65f4
dut commit No.              451000, rd_s: x00, rd: 0x00000000
dut commit No.              452000, rd_s: x18, rd: 0xfffed003
dut commit No.              453000, rd_s: x06, rd: 0xefffce48
dut commit No.              454000, rd_s: x00, rd: 0x00000000
dut commit No.              455000, rd_s: x00, rd: 0x00000000
dut commit No.              456000, rd_s: x18, rd: 0x00073632
dut commit No.              457000, rd_s: x19, rd: 0x00000000
dut commit No.              458000, rd_s: x08, rd: 0x00000005
dut commit No.              459000, rd_s: x18, rd: 0x0002f15c
dut commit No.              460000, rd_s: x19, rd: 0x00000000
dut commit No.              461000, rd_s: x06, rd: 0xefffa4e4
dut commit No.              462000, rd_s: x09, rd: 0xefff65d0
dut commit No.              463000, rd_s: x08, rd: 0x00000000
dut commit No.              464000, rd_s: x00, rd: 0x00000000
dut commit No.              465000, rd_s: x00, rd: 0x00000000
dut commit No.              466000, rd_s: x06, rd: 0xefffd1c4
dut commit No.              467000, rd_s: x19, rd: 0xffffedb1
dut commit No.              468000, rd_s: x00, rd: 0x00000000
dut commit No.              469000, rd_s: x18, rd: 0x0001319f
dut commit No.              470000, rd_s: x19, rd: 0xfffda51e
dut commit No.              471000, rd_s: x08, rd: 0x00000005
dut commit No.              472000, rd_s: x09, rd: 0xefff6684
dut commit No.              473000, rd_s: x19, rd: 0x00000000
dut commit No.              474000, rd_s: x18, rd: 0xfff38053
dut commit No.              475000, rd_s: x07, rd: 0xefffb818
dut commit No.              476000, rd_s: x08, rd: 0x00000000
dut commit No.              477000, rd_s: x09, rd: 0xefff6640
dut commit No.              478000, rd_s: x19, rd: 0x0000114c
dut commit No.              479000, rd_s: x18, rd: 0xfff9acbe
dut commit No.              480000, rd_s: x09, rd: 0xefff658c
dut commit No.              481000, rd_s: x08, rd: 0x00000000
dut commit No.              482000, rd_s: x19, rd: 0xfffff6c3
dut commit No.              483000, rd_s: x00, rd: 0x00000000
dut commit No.              484000, rd_s: x18, rd: 0xfffda5e1
dut commit No.              485000, rd_s: x19, rd: 0x0000107a
dut commit No.              486000, rd_s: x08, rd: 0x00000003
dut commit No.              487000, rd_s: x18, rd: 0xfffb9788
dut commit No.              488000, rd_s: x19, rd: 0x0011d71e
dut commit No.              489000, rd_s: x18, rd: 0x0010493b
dut commit No.              490000, rd_s: x09, rd: 0xefff6640
dut commit No.              491000, rd_s: x00, rd: 0x00000000
dut commit No.              492000, rd_s: x18, rd: 0x0012212e
dut commit No.              493000, rd_s: x06, rd: 0xf0000428
dut commit No.              494000, rd_s: x08, rd: 0x00000000
dut commit No.              495000, rd_s: x19, rd: 0xfffff6c3
dut commit No.              496000, rd_s: x08, rd: 0x00000001
dut commit No.              497000, rd_s: x18, rd: 0xfffb5ea0
dut commit No.              498000, rd_s: x19, rd: 0x00025e7b
dut commit No.              499000, rd_s: x08, rd: 0x00000003
dut commit No.              500000, rd_s: x09, rd: 0xefff65f8
dut commit No.              501000, rd_s: x19, rd: 0x000f2e4e
dut commit No.              502000, rd_s: x18, rd: 0x001d461b
dut commit No.              503000, rd_s: x06, rd: 0xefffeabc
dut commit No.              504000, rd_s: x00, rd: 0x00000000
dut commit No.              505000, rd_s: x00, rd: 0x00000000
dut commit No.              506000, rd_s: x06, rd: 0xf00007a4
dut commit No.              507000, rd_s: x11, rd: 0x00000028
dut commit No.              508000, rd_s: x19, rd: 0xfffff6c3
dut commit No.              509000, rd_s: x08, rd: 0x00000001
dut commit No.              510000, rd_s: x09, rd: 0xefff65b0
dut commit No.              511000, rd_s: x19, rd: 0x000cb21d
dut commit No.              512000, rd_s: x18, rd: 0x00001b51
dut commit No.              513000, rd_s: x09, rd: 0xefff65f8
dut commit No.              514000, rd_s: x00, rd: 0x00000000
dut commit No.              515000, rd_s: x18, rd: 0x000e95d8
dut commit No.              516000, rd_s: x06, rd: 0xefffee38
dut commit No.              517000, rd_s: x19, rd: 0x000006dc
dut commit No.              518000, rd_s: x00, rd: 0x00000000
dut commit No.              519000, rd_s: x18, rd: 0x00012211
dut commit No.              520000, rd_s: x11, rd: 0x0000005c
dut commit No.              521000, rd_s: x06, rd: 0xefff889c
dut commit No.              522000, rd_s: x08, rd: 0x00000001
dut commit No.              523000, rd_s: x09, rd: 0xefff65b0
dut commit No.              524000, rd_s: x00, rd: 0x00000000
dut commit No.              525000, rd_s: x18, rd: 0x00129dd0
dut commit No.              526000, rd_s: x00, rd: 0x00000000
dut commit No.              527000, rd_s: x06, rd: 0xefffc7ec
dut commit No.              528000, rd_s: x19, rd: 0x00001c5e
dut commit No.              529000, rd_s: x00, rd: 0x00000000
dut commit No.              530000, rd_s: x18, rd: 0x001f989f
dut commit No.              531000, rd_s: x19, rd: 0x0004d2b0
dut commit No.              532000, rd_s: x08, rd: 0x00000005
dut commit No.              533000, rd_s: x09, rd: 0xefff6664
dut commit No.              534000, rd_s: x19, rd: 0x00000000
dut commit No.              535000, rd_s: x18, rd: 0xffee840c
dut commit No.              536000, rd_s: x07, rd: 0xefffae40
dut commit No.              537000, rd_s: x08, rd: 0x00000000
dut commit No.              538000, rd_s: x19, rd: 0x00000f8d
dut commit No.              539000, rd_s: x00, rd: 0x00000000
dut commit No.              540000, rd_s: x18, rd: 0xfffc2f45
dut commit No.              541000, rd_s: x19, rd: 0x00001c5e
dut commit No.              542000, rd_s: x08, rd: 0x00000003
dut commit No.              543000, rd_s: x09, rd: 0xefff661c
dut commit No.              544000, rd_s: x19, rd: 0x0004a2ac
dut commit No.              545000, rd_s: x18, rd: 0x000b8e0e
dut commit No.              546000, rd_s: x09, rd: 0xefff6664
dut commit No.              547000, rd_s: x00, rd: 0x00000000
dut commit No.              548000, rd_s: x18, rd: 0x000a2af8
dut commit No.              549000, rd_s: x06, rd: 0xf0000618
dut commit No.              550000, rd_s: x11, rd: 0x00000004
dut commit No.              551000, rd_s: x19, rd: 0x00000f8d
dut commit No.              552000, rd_s: x08, rd: 0x00000001
dut commit No.              553000, rd_s: x18, rd: 0xfffc327c
dut commit No.              554000, rd_s: x19, rd: 0x000fc4c2
dut commit No.              555000, rd_s: x08, rd: 0x00000003
dut commit No.              556000, rd_s: x09, rd: 0xefff661c
dut commit No.              557000, rd_s: x00, rd: 0x00000000
dut commit No.              558000, rd_s: x18, rd: 0x00243449
dut commit No.              559000, rd_s: x06, rd: 0xefffecac
dut commit No.              560000, rd_s: x00, rd: 0x00000000
dut commit No.              561000, rd_s: x00, rd: 0x00000000
dut commit No.              562000, rd_s: x06, rd: 0xf0000994
dut commit No.              563000, rd_s: x11, rd: 0x00000038
dut commit No.              564000, rd_s: x06, rd: 0xefff96f8
dut commit No.              565000, rd_s: x08, rd: 0x00000001
dut commit No.              566000, rd_s: x09, rd: 0xefff65d4
dut commit No.              567000, rd_s: x19, rd: 0x000515a6
dut commit No.              568000, rd_s: x18, rd: 0xfffddea4
dut commit No.              569000, rd_s: x09, rd: 0xefff661c
dut commit No.              570000, rd_s: x00, rd: 0x00000000
dut commit No.              571000, rd_s: x00, rd: 0x00000000
dut commit No.              572000, rd_s: x06, rd: 0xeffff028
dut commit No.              573000, rd_s: x19, rd: 0x0000114c
dut commit No.              574000, rd_s: x00, rd: 0x00000000
dut commit No.              575000, rd_s: x08, rd: 0x00000005
dut commit No.              576000, rd_s: x18, rd: 0x00049617
dut commit No.              577000, rd_s: x19, rd: 0x00000000
dut commit No.              578000, rd_s: x18, rd: 0xfff579dd
dut commit No.              579000, rd_s: x09, rd: 0xefff65d4
dut commit No.              580000, rd_s: x08, rd: 0x00000000
dut commit No.              581000, rd_s: x00, rd: 0x00000000
dut commit No.              582000, rd_s: x00, rd: 0x00000000
dut commit No.              583000, rd_s: x06, rd: 0xefffc9dc
dut commit No.              584000, rd_s: x19, rd: 0x000006dc
dut commit No.              585000, rd_s: x08, rd: 0x00000003
dut commit No.              586000, rd_s: x18, rd: 0x00249d73
dut commit No.              587000, rd_s: x19, rd: 0x0006b064
dut commit No.              588000, rd_s: x08, rd: 0x00000005
dut commit No.              589000, rd_s: x09, rd: 0xefff6688
dut commit No.              590000, rd_s: x19, rd: 0x00000000
dut commit No.              591000, rd_s: x18, rd: 0x0005fbc5
dut commit No.              592000, rd_s: x06, rd: 0xf000048c
dut commit No.              593000, rd_s: x08, rd: 0x00000000
dut commit No.              594000, rd_s: x19, rd: 0x0000107a
dut commit No.              595000, rd_s: x00, rd: 0x00000000
dut commit No.              596000, rd_s: x18, rd: 0x00044dad
dut commit No.              597000, rd_s: x19, rd: 0x000ff4e0
dut commit No.              598000, rd_s: x08, rd: 0x00000003
dut commit No.              599000, rd_s: x09, rd: 0xefff6640
dut commit No.              600000, rd_s: x19, rd: 0x000394bc
dut commit No.              601000, rd_s: x18, rd: 0x00474772
dut commit No.              602000, rd_s: x09, rd: 0xefff6688
dut commit No.              603000, rd_s: x00, rd: 0x00000000
dut commit No.              604000, rd_s: x00, rd: 0x00000000
dut commit No.              605000, rd_s: x06, rd: 0xf0000808
dut commit No.              606000, rd_s: x11, rd: 0x00000014
dut commit No.              607000, rd_s: x19, rd: 0x0000107a
dut commit No.              608000, rd_s: x08, rd: 0x00000001
dut commit No.              609000, rd_s: x18, rd: 0x001a0dde
dut commit No.              610000, rd_s: x19, rd: 0x00109f14
dut commit No.              611000, rd_s: x18, rd: 0x000bf42c
dut commit No.              612000, rd_s: x09, rd: 0xefff6640
dut commit No.              613000, rd_s: x00, rd: 0x00000000
dut commit No.              614000, rd_s: x18, rd: 0x002a2329
dut commit No.              615000, rd_s: x06, rd: 0xefffee9c
dut commit No.              616000, rd_s: x00, rd: 0x00000000
dut commit No.              617000, rd_s: x00, rd: 0x00000000
dut commit No.              618000, rd_s: x18, rd: 0x00147c40
dut commit No.              619000, rd_s: x11, rd: 0x00000048
dut commit No.              620000, rd_s: x06, rd: 0xefffa908
dut commit No.              621000, rd_s: x08, rd: 0x00000001
dut commit No.              622000, rd_s: x09, rd: 0xefff65f8
dut commit No.              623000, rd_s: x19, rd: 0x0008332c
dut commit No.              624000, rd_s: x00, rd: 0x00000000
dut commit No.              625000, rd_s: x18, rd: 0xffea4796
dut commit No.              626000, rd_s: x19, rd: 0xfffffc04
dut commit No.              627000, rd_s: x08, rd: 0x00000002
dut commit No.              628000, rd_s: x18, rd: 0x001cc141
dut commit No.              629000, rd_s: x19, rd: 0x00084420
dut commit No.              630000, rd_s: x08, rd: 0x00000004
dut commit No.              631000, rd_s: x09, rd: 0xefff6620
dut commit No.              632000, rd_s: x00, rd: 0x00000000
dut commit No.              633000, rd_s: x18, rd: 0x0018fa6c
dut commit No.              634000, rd_s: x06, rd: 0xeffff4a8
dut commit No.              635000, rd_s: x00, rd: 0x00000000
dut commit No.              636000, rd_s: x00, rd: 0x00000000
dut commit No.              637000, rd_s: x00, rd: 0x00000000
dut commit No.              638000, rd_s: x18, rd: 0xffecfe7e
dut commit No.              639000, rd_s: x19, rd: 0x000d5863
dut commit No.              640000, rd_s: x08, rd: 0x00000002
dut commit No.              641000, rd_s: x09, rd: 0xefff65d8
dut commit No.              642000, rd_s: x19, rd: 0x00094ca4
dut commit No.              643000, rd_s: x18, rd: 0xffff1e33
dut commit No.              644000, rd_s: x09, rd: 0xefff6620
dut commit No.              645000, rd_s: x00, rd: 0x00000000
dut commit No.              646000, rd_s: x00, rd: 0x00000000
dut commit No.              647000, rd_s: x06, rd: 0xeffff824
dut commit No.              648000, rd_s: x19, rd: 0xfffff228
dut commit No.              649000, rd_s: x00, rd: 0x00000000
dut commit No.              650000, rd_s: x00, rd: 0x00000000
dut commit No.              651000, rd_s: x26, rd: 0x000000ec
dut commit No.              652000, rd_s: x19, rd: 0x00010310
dut commit No.              653000, rd_s: x18, rd: 0xfff63914
dut commit No.              654000, rd_s: x09, rd: 0xefff65d8
dut commit No.              655000, rd_s: x00, rd: 0x00000000
dut commit No.              656000, rd_s: x18, rd: 0x0013b173
dut commit No.              657000, rd_s: x06, rd: 0xefffdeb8
dut commit No.              658000, rd_s: x19, rd: 0xfffff850
dut commit No.              659000, rd_s: x00, rd: 0x00000000
dut commit No.              660000, rd_s: x18, rd: 0xffee4b30
dut commit No.              661000, rd_s: x19, rd: 0xfffff228
dut commit No.              662000, rd_s: x08, rd: 0x00000006
dut commit No.              663000, rd_s: x00, rd: 0x00000000
dut commit No.              664000, rd_s: x26, rd: 0x0000006d
dut commit No.              665000, rd_s: x06, rd: 0xefffb6b4
dut commit No.              666000, rd_s: x18, rd: 0xffe2ea4c
dut commit No.              667000, rd_s: x06, rd: 0xefffc54c
dut commit No.              668000, rd_s: x00, rd: 0x00000000
dut commit No.              669000, rd_s: x00, rd: 0x00000000
dut commit No.              670000, rd_s: x06, rd: 0xefffe234
dut commit No.              671000, rd_s: x19, rd: 0xfffff850
dut commit No.              672000, rd_s: x19, rd: 0xffff5e90
dut commit No.              673000, rd_s: x08, rd: 0x00000004
dut commit No.              674000, rd_s: x09, rd: 0xefff6644
dut commit No.              675000, rd_s: x19, rd: 0xfff7ac10
dut commit No.              676000, rd_s: x18, rd: 0xfff68117
dut commit No.              677000, rd_s: x09, rd: 0xefff668c
dut commit No.              678000, rd_s: x00, rd: 0x00000000
dut commit No.              679000, rd_s: x00, rd: 0x00000000
dut commit No.              680000, rd_s: x00, rd: 0x00000000
dut commit No.              681000, rd_s: x18, rd: 0xffebae5d
dut commit No.              682000, rd_s: x19, rd: 0x000009cc
dut commit No.              683000, rd_s: x08, rd: 0x00000002
dut commit No.              684000, rd_s: x18, rd: 0x000853f7
dut commit No.              685000, rd_s: x19, rd: 0xfff85f60
dut commit No.              686000, rd_s: x18, rd: 0x0001e84d
dut commit No.              687000, rd_s: x09, rd: 0xefff6644
dut commit No.              688000, rd_s: x00, rd: 0x00000000
dut commit No.              689000, rd_s: x18, rd: 0xffefa7c0
dut commit No.              690000, rd_s: x06, rd: 0xeffff698
dut commit No.              691000, rd_s: x00, rd: 0x00000000
dut commit No.              692000, rd_s: x00, rd: 0x00000000
dut commit No.              693000, rd_s: x00, rd: 0x00000000
dut commit No.              694000, rd_s: x18, rd: 0x000e7470
dut commit No.              695000, rd_s: x19, rd: 0xfffe9d64
dut commit No.              696000, rd_s: x08, rd: 0x00000002
dut commit No.              697000, rd_s: x09, rd: 0xefff65fc
dut commit No.              698000, rd_s: x19, rd: 0xfff92ef0
dut commit No.              699000, rd_s: x18, rd: 0x00399cf8
dut commit No.              700000, rd_s: x06, rd: 0xefffdd2c
dut commit No.              701000, rd_s: x00, rd: 0x00000000
dut commit No.              702000, rd_s: x00, rd: 0x00000000
dut commit No.              703000, rd_s: x06, rd: 0xeffffa14
dut commit No.              704000, rd_s: x19, rd: 0x00000000
dut commit No.              705000, rd_s: x00, rd: 0x00000000
dut commit No.              706000, rd_s: x00, rd: 0x00000000
dut commit No.              707000, rd_s: x26, rd: 0x000000ca
dut commit No.              708000, rd_s: x19, rd: 0xfffe9968
dut commit No.              709000, rd_s: x18, rd: 0xfffd1e50
dut commit No.              710000, rd_s: x09, rd: 0xefff65fc
dut commit No.              711000, rd_s: x00, rd: 0x00000000
dut commit No.              712000, rd_s: x00, rd: 0x00000000
dut commit No.              713000, rd_s: x06, rd: 0xefffe0a8
dut commit No.              714000, rd_s: x19, rd: 0x0000183a
dut commit No.              715000, rd_s: x00, rd: 0x00000000
dut commit No.              716000, rd_s: x18, rd: 0xffeef3ef
dut commit No.              717000, rd_s: x19, rd: 0x00000000
dut commit No.              718000, rd_s: x08, rd: 0x00000006
dut commit No.              719000, rd_s: x09, rd: 0xefff668c
dut commit No.              720000, rd_s: x26, rd: 0x00000032
dut commit No.              721000, rd_s: x00, rd: 0x00000000
dut commit No.              722000, rd_s: x06, rd: 0xefffabc4
dut commit No.              723000, rd_s: x00, rd: 0x00000000
dut commit No.              724000, rd_s: x06, rd: 0xefffba5c
dut commit No.              725000, rd_s: x19, rd: 0xfffff850
dut commit No.              726000, rd_s: x08, rd: 0x00000002
dut commit No.              727000, rd_s: x18, rd: 0x000a56bb
dut commit No.              728000, rd_s: x19, rd: 0x000d702c
dut commit No.              729000, rd_s: x08, rd: 0x00000004
dut commit No.              730000, rd_s: x09, rd: 0xefff6668
dut commit No.              731000, rd_s: x19, rd: 0x00000000
dut commit No.              732000, rd_s: x18, rd: 0x00182f5c
dut commit No.              733000, rd_s: x06, rd: 0xeffff50c
dut commit No.              734000, rd_s: x00, rd: 0x00000000
dut commit No.              735000, rd_s: x00, rd: 0x00000000
dut commit No.              736000, rd_s: x00, rd: 0x00000000
dut commit No.              737000, rd_s: x18, rd: 0xfff18f51
dut commit No.              738000, rd_s: x19, rd: 0xfffff850
dut commit No.              739000, rd_s: x08, rd: 0x00000002
dut commit No.              740000, rd_s: x09, rd: 0xefff6620
dut commit No.              741000, rd_s: x19, rd: 0x00034fee
dut commit No.              742000, rd_s: x18, rd: 0x0021755b
dut commit No.              743000, rd_s: x09, rd: 0xefff6668
dut commit No.              744000, rd_s: x00, rd: 0x00000000
dut commit No.              745000, rd_s: x18, rd: 0xffec25a9
dut commit No.              746000, rd_s: x06, rd: 0xeffff888
dut commit No.              747000, rd_s: x19, rd: 0x00000000
dut commit No.              748000, rd_s: x00, rd: 0x00000000
dut commit No.              749000, rd_s: x00, rd: 0x00000000
dut commit No.              750000, rd_s: x18, rd: 0xffeeb8cd
dut commit No.              751000, rd_s: x19, rd: 0x0001cc74
dut commit No.              752000, rd_s: x08, rd: 0x00000002
dut commit No.              753000, rd_s: x09, rd: 0xefff6620
dut commit No.              754000, rd_s: x00, rd: 0x00000000
dut commit No.              755000, rd_s: x18, rd: 0x0009d43b
dut commit No.              756000, rd_s: x06, rd: 0xefffdf1c
dut commit No.              757000, rd_s: x00, rd: 0x00000000
dut commit No.              758000, rd_s: x00, rd: 0x00000000
dut commit No.              759000, rd_s: x06, rd: 0xeffffc04
dut commit No.              760000, rd_s: x19, rd: 0x00000000
dut commit No.              761000, rd_s: x08, rd: 0x00000006
dut commit No.              762000, rd_s: x00, rd: 0x00000000
dut commit No.              763000, rd_s: x26, rd: 0x00000024
dut commit No.              764000, rd_s: x19, rd: 0x00087ee8
dut commit No.              765000, rd_s: x18, rd: 0xfff56b8d
dut commit No.              766000, rd_s: x06, rd: 0xefffc5b0
dut commit No.              767000, rd_s: x00, rd: 0x00000000
dut commit No.              768000, rd_s: x00, rd: 0x00000000
dut commit No.              769000, rd_s: x06, rd: 0xefffe298
dut commit No.              770000, rd_s: x19, rd: 0xffff3301
dut commit No.              771000, rd_s: x08, rd: 0x00000003
dut commit No.              772000, rd_s: x09, rd: 0xefff6600
dut commit No.              773000, rd_s: x00, rd: 0x00000000
dut commit No.              774000, rd_s: x18, rd: 0x0019691d
dut commit No.              775000, rd_s: x06, rd: 0xefffe528
dut commit No.              776000, rd_s: x00, rd: 0x00000000
dut commit No.              777000, rd_s: x00, rd: 0x00000000
dut commit No.              778000, rd_s: x06, rd: 0xf0000210
dut commit No.              779000, rd_s: x11, rd: 0x00000034
dut commit No.              780000, rd_s: x06, rd: 0xefff7efc
dut commit No.              781000, rd_s: x08, rd: 0x00000001
dut commit No.              782000, rd_s: x09, rd: 0xefff65b8
dut commit No.              783000, rd_s: x19, rd: 0xfff6ecb6
dut commit No.              784000, rd_s: x18, rd: 0x0014fa04
dut commit No.              785000, rd_s: x09, rd: 0xefff6600
dut commit No.              786000, rd_s: x00, rd: 0x00000000
dut commit No.              787000, rd_s: x00, rd: 0x00000000
dut commit No.              788000, rd_s: x06, rd: 0xefffe8a4
dut commit No.              789000, rd_s: x19, rd: 0x000001b2
dut commit No.              790000, rd_s: x00, rd: 0x00000000
dut commit No.              791000, rd_s: x18, rd: 0xfffcaaeb
dut commit No.              792000, rd_s: x11, rd: 0x00000068
dut commit No.              793000, rd_s: x06, rd: 0xefff82b0
dut commit No.              794000, rd_s: x09, rd: 0xefff6594
dut commit No.              795000, rd_s: x09, rd: 0xefff65b8
dut commit No.              796000, rd_s: x00, rd: 0x00000000
dut commit No.              797000, rd_s: x18, rd: 0x00032d63
dut commit No.              798000, rd_s: x06, rd: 0xefffcf38
dut commit No.              799000, rd_s: x00, rd: 0x00000000
dut commit No.              800000, rd_s: x00, rd: 0x00000000
dut commit No.              801000, rd_s: x18, rd: 0x001076b5
dut commit No.              802000, rd_s: x19, rd: 0x000001b2
dut commit No.              803000, rd_s: x08, rd: 0x00000005
dut commit No.              804000, rd_s: x18, rd: 0xfffd4642
dut commit No.              805000, rd_s: x19, rd: 0x00082e78
dut commit No.              806000, rd_s: x06, rd: 0xefff8664
dut commit No.              807000, rd_s: x09, rd: 0xefff6594
dut commit No.              808000, rd_s: x08, rd: 0x00000000
dut commit No.              809000, rd_s: x00, rd: 0x00000000
dut commit No.              810000, rd_s: x00, rd: 0x00000000
dut commit No.              811000, rd_s: x06, rd: 0xefffd2b4
dut commit No.              812000, rd_s: x19, rd: 0x00000403
dut commit No.              813000, rd_s: x00, rd: 0x00000000
dut commit No.              814000, rd_s: x18, rd: 0x0035ef83
dut commit No.              815000, rd_s: x19, rd: 0x00037fb3
dut commit No.              816000, rd_s: x08, rd: 0x00000005
dut commit No.              817000, rd_s: x09, rd: 0xefff6648
dut commit No.              818000, rd_s: x19, rd: 0x001a9706
dut commit No.              819000, rd_s: x00, rd: 0x00000000
dut commit No.              820000, rd_s: x18, rd: 0x0023d026
dut commit No.              821000, rd_s: x06, rd: 0xf0000084
dut commit No.              822000, rd_s: x11, rd: 0x00000010
dut commit No.              823000, rd_s: x19, rd: 0xfffff63d
dut commit No.              824000, rd_s: x08, rd: 0x00000001
dut commit No.              825000, rd_s: x18, rd: 0x001fd391
dut commit No.              826000, rd_s: x19, rd: 0x00033264
dut commit No.              827000, rd_s: x18, rd: 0xfffda583
dut commit No.              828000, rd_s: x09, rd: 0xefff6624
dut commit No.              829000, rd_s: x00, rd: 0x00000000
dut commit No.              830000, rd_s: x18, rd: 0x003f7f9d
dut commit No.              831000, rd_s: x06, rd: 0xefffe718
dut commit No.              832000, rd_s: x00, rd: 0x00000000
dut commit No.              833000, rd_s: x00, rd: 0x00000000
dut commit No.              834000, rd_s: x18, rd: 0x0000b69c
dut commit No.              835000, rd_s: x11, rd: 0x00000044
dut commit No.              836000, rd_s: x06, rd: 0xefff910c
dut commit No.              837000, rd_s: x08, rd: 0x00000001
dut commit No.              838000, rd_s: x09, rd: 0xefff65dc
dut commit No.              839000, rd_s: x19, rd: 0x0001a53b
dut commit No.              840000, rd_s: x18, rd: 0x000a9673
dut commit No.              841000, rd_s: x06, rd: 0xefffcdac
dut commit No.              842000, rd_s: x00, rd: 0x00000000
dut commit No.              843000, rd_s: x00, rd: 0x00000000
dut commit No.              844000, rd_s: x06, rd: 0xefffea94
dut commit No.              845000, rd_s: x19, rd: 0x00001d17
dut commit No.              846000, rd_s: x00, rd: 0x00000000
dut commit No.              847000, rd_s: x18, rd: 0x00062da6
dut commit No.              848000, rd_s: x19, rd: 0x00000000
dut commit No.              849000, rd_s: x06, rd: 0xefff94c0
dut commit No.              850000, rd_s: x09, rd: 0xefff65b8
dut commit No.              851000, rd_s: x09, rd: 0xefff65dc
dut commit No.              852000, rd_s: x00, rd: 0x00000000
dut commit No.              853000, rd_s: x18, rd: 0x00218927
dut commit No.              854000, rd_s: x06, rd: 0xefffd128
dut commit No.              855000, rd_s: x19, rd: 0x000004e5
dut commit No.              856000, rd_s: x00, rd: 0x00000000
dut commit No.              857000, rd_s: x18, rd: 0x002a0692
dut commit No.              858000, rd_s: x19, rd: 0x00001d17
dut commit No.              859000, rd_s: x08, rd: 0x00000005
dut commit No.              860000, rd_s: x18, rd: 0x00003c7f
dut commit No.              861000, rd_s: x19, rd: 0x00000000
dut commit No.              862000, rd_s: x18, rd: 0x0003d161
dut commit No.              863000, rd_s: x09, rd: 0xefff65b8
dut commit No.              864000, rd_s: x08, rd: 0x00000000
dut commit No.              865000, rd_s: x00, rd: 0x00000000
dut commit No.              866000, rd_s: x00, rd: 0x00000000
dut commit No.              867000, rd_s: x06, rd: 0xefffd4a4
dut commit No.              868000, rd_s: x18, rd: 0x0013d62a
dut commit No.              869000, rd_s: x19, rd: 0x00047952
dut commit No.              870000, rd_s: x08, rd: 0x00000003
dut commit No.              871000, rd_s: x09, rd: 0xefff6648
dut commit No.              872000, rd_s: x19, rd: 0x00183423
dut commit No.              873000, rd_s: x18, rd: 0x002c3fca
dut commit No.              874000, rd_s: x09, rd: 0xefff6690
dut commit No.              875000, rd_s: x00, rd: 0x00000000
dut commit No.              876000, rd_s: x00, rd: 0x00000000
dut commit No.              877000, rd_s: x06, rd: 0xf0000274
dut commit No.              878000, rd_s: x11, rd: 0x00000020
dut commit No.              879000, rd_s: x19, rd: 0x00000403
dut commit No.              880000, rd_s: x08, rd: 0x00000001
dut commit No.              881000, rd_s: x09, rd: 0xefff6600
dut commit No.              882000, rd_s: x19, rd: 0x00018c75
dut commit No.              883000, rd_s: x18, rd: 0x000f7b73
dut commit No.              884000, rd_s: x09, rd: 0xefff6648
dut commit No.              885000, rd_s: x00, rd: 0x00000000
dut commit No.              886000, rd_s: x18, rd: 0x0037528a
dut commit No.              887000, rd_s: x06, rd: 0xefffe908
dut commit No.              888000, rd_s: x19, rd: 0x00000000
dut commit No.              889000, rd_s: x00, rd: 0x00000000
dut commit No.              890000, rd_s: x18, rd: 0x0018ffa2
dut commit No.              891000, rd_s: x11, rd: 0x00000054
dut commit No.              892000, rd_s: x06, rd: 0xefffa31c
dut commit No.              893000, rd_s: x08, rd: 0x00000001
dut commit No.              894000, rd_s: x09, rd: 0xefff6600
dut commit No.              895000, rd_s: x00, rd: 0x00000000
dut commit No.              896000, rd_s: x18, rd: 0x00151ad7
dut commit No.              897000, rd_s: x06, rd: 0xefffcf9c
dut commit No.              898000, rd_s: x00, rd: 0x00000000
dut commit No.              899000, rd_s: x00, rd: 0x00000000
dut commit No.              900000, rd_s: x06, rd: 0xefffec84
dut commit No.              901000, rd_s: x19, rd: 0x00000000
dut commit No.              902000, rd_s: x08, rd: 0x00000005
dut commit No.              903000, rd_s: x18, rd: 0x00108a7b
dut commit No.              904000, rd_s: x19, rd: 0x00000000
dut commit No.              905000, rd_s: x06, rd: 0xefffa6d0
dut commit No.              906000, rd_s: x09, rd: 0xefff65dc
dut commit No.              907000, rd_s: x09, rd: 0xefff6600
dut commit No.              908000, rd_s: x00, rd: 0x00000000
dut commit No.              909000, rd_s: x00, rd: 0x00000000
dut commit No.              910000, rd_s: x06, rd: 0xefffd318
dut commit No.              911000, rd_s: x19, rd: 0x000001b2
dut commit No.              912000, rd_s: x00, rd: 0x00000000
dut commit No.              913000, rd_s: x18, rd: 0x0023070f
dut commit No.              914000, rd_s: x19, rd: 0x00000000
dut commit No.              915000, rd_s: x08, rd: 0x00000005
Monitor: Power Start time is           5116221345
*Verdi* : fsdbDumpon - All FSDB files at 5,116,221,345 ps.
dut commit No.              916000, rd_s: x00, rd: 0x00000000
dut commit No.              917000, rd_s: x06, rd: 0xefffd5e8
dut commit No.              918000, rd_s: x19, rd: 0x0000167a
dut commit No.              919000, rd_s: x00, rd: 0x00000000
dut commit No.              920000, rd_s: x18, rd: 0x00148bb4
dut commit No.              921000, rd_s: x19, rd: 0x000026b5
dut commit No.              922000, rd_s: x08, rd: 0x00000006
dut commit No.              923000, rd_s: x09, rd: 0xefff6670
dut commit No.              924000, rd_s: x26, rd: 0x000000a4
dut commit No.              925000, rd_s: x06, rd: 0xefffade4
dut commit No.              926000, rd_s: x18, rd: 0xfff72747
dut commit No.              927000, rd_s: x06, rd: 0xefffbc7c
dut commit No.              928000, rd_s: x00, rd: 0x00000000
dut commit No.              929000, rd_s: x00, rd: 0x00000000
dut commit No.              930000, rd_s: x18, rd: 0x002e557c
dut commit No.              931000, rd_s: x19, rd: 0x0000167a
dut commit No.              932000, rd_s: x08, rd: 0x00000004
dut commit No.              933000, rd_s: x18, rd: 0x002578e5
dut commit No.              934000, rd_s: x19, rd: 0x000f64a5
dut commit No.              935000, rd_s: x08, rd: 0x00000006
dut commit No.              936000, rd_s: x09, rd: 0xefff6670
dut commit No.              937000, rd_s: x00, rd: 0x00000000
dut commit No.              938000, rd_s: x06, rd: 0xefffb160
dut commit No.              939000, rd_s: x00, rd: 0x00000000
dut commit No.              940000, rd_s: x06, rd: 0xefffbff8
dut commit No.              941000, rd_s: x19, rd: 0xfffff448
dut commit No.              942000, rd_s: x08, rd: 0x00000002
dut commit No.              943000, rd_s: x18, rd: 0x00500499
dut commit No.              944000, rd_s: x19, rd: 0x000b43e4
dut commit No.              945000, rd_s: x08, rd: 0x00000004
dut commit No.              946000, rd_s: x09, rd: 0xefff6628
dut commit No.              947000, rd_s: x19, rd: 0x000528a6
dut commit No.              948000, rd_s: x18, rd: 0x0003f731
dut commit No.              949000, rd_s: x06, rd: 0xeffffaa8
dut commit No.              950000, rd_s: x00, rd: 0x00000000
dut commit No.              951000, rd_s: x00, rd: 0x00000000
dut commit No.              952000, rd_s: x00, rd: 0x00000000
dut commit No.              953000, rd_s: x18, rd: 0x0003cf52
dut commit No.              954000, rd_s: x19, rd: 0xfffff448
dut commit No.              955000, rd_s: x08, rd: 0x00000002
dut commit No.              956000, rd_s: x09, rd: 0xefff65e0
dut commit No.              957000, rd_s: x19, rd: 0x0016dc9a
dut commit No.              958000, rd_s: x18, rd: 0x0033c461
dut commit No.              959000, rd_s: x09, rd: 0xefff6628
dut commit No.              960000, rd_s: x00, rd: 0x00000000
dut commit No.              961000, rd_s: x18, rd: 0xfff68164
dut commit No.              962000, rd_s: x06, rd: 0xeffffe24
dut commit No.              963000, rd_s: x19, rd: 0x000026b5
dut commit No.              964000, rd_s: x00, rd: 0x00000000
dut commit No.              965000, rd_s: x08, rd: 0x00000006
dut commit No.              966000, rd_s: x00, rd: 0x00000000
dut commit No.              967000, rd_s: x26, rd: 0x00000038
dut commit No.              968000, rd_s: x19, rd: 0xfff48298
dut commit No.              969000, rd_s: x18, rd: 0xffec9ad7
dut commit No.              970000, rd_s: x06, rd: 0xefffbaf0
dut commit No.              971000, rd_s: x00, rd: 0x00000000
dut commit No.              972000, rd_s: x00, rd: 0x00000000
dut commit No.              973000, rd_s: x06, rd: 0xefffd7d8
dut commit No.              974000, rd_s: x19, rd: 0x0000154d
dut commit No.              975000, rd_s: x00, rd: 0x00000000
dut commit No.              976000, rd_s: x18, rd: 0x003534fb
dut commit No.              977000, rd_s: x19, rd: 0x000e83e0
dut commit No.              978000, rd_s: x08, rd: 0x00000006
dut commit No.              979000, rd_s: x09, rd: 0xefff6694
dut commit No.              980000, rd_s: x26, rd: 0x0000008c
dut commit No.              981000, rd_s: x06, rd: 0xefffafd4
dut commit No.              982000, rd_s: x18, rd: 0xffd7584c
dut commit No.              983000, rd_s: x06, rd: 0xefffbe6c
dut commit No.              984000, rd_s: x19, rd: 0x00001c46
dut commit No.              985000, rd_s: x00, rd: 0x00000000
dut commit No.              986000, rd_s: x18, rd: 0x004180ef
dut commit No.              987000, rd_s: x19, rd: 0x0000154d
dut commit No.              988000, rd_s: x08, rd: 0x00000004
dut commit No.              989000, rd_s: x18, rd: 0x000036b6
dut commit No.              990000, rd_s: x19, rd: 0x0017e3b6
dut commit No.              991000, rd_s: x18, rd: 0x00014d77
dut commit No.              992000, rd_s: x09, rd: 0xefff6694
dut commit No.              993000, rd_s: x00, rd: 0x00000000
dut commit No.              994000, rd_s: x06, rd: 0xefffb350
dut commit No.              995000, rd_s: x00, rd: 0x00000000
dut commit No.              996000, rd_s: x18, rd: 0x0008d51d
dut commit No.              997000, rd_s: x19, rd: 0x00001c46
dut commit No.              998000, rd_s: x08, rd: 0x00000002
dut commit No.              999000, rd_s: x18, rd: 0x00329bca
dut commit No.             1000000, rd_s: x19, rd: 0x0008f49c
dut commit No.             1001000, rd_s: x08, rd: 0x00000004
dut commit No.             1002000, rd_s: x09, rd: 0xefff664c
dut commit No.             1003000, rd_s: x00, rd: 0x00000000
dut commit No.             1004000, rd_s: x18, rd: 0xfffc2842
dut commit No.             1005000, rd_s: x06, rd: 0xeffffc98
dut commit No.             1006000, rd_s: x00, rd: 0x00000000
dut commit No.             1007000, rd_s: x00, rd: 0x00000000
dut commit No.             1008000, rd_s: x00, rd: 0x00000000
dut commit No.             1009000, rd_s: x18, rd: 0xfff81cc6
dut commit No.             1010000, rd_s: x19, rd: 0xfff6c0d0
dut commit No.             1011000, rd_s: x08, rd: 0x00000002
dut commit No.             1012000, rd_s: x09, rd: 0xefff6604
dut commit No.             1013000, rd_s: x19, rd: 0x000059e8
dut commit No.             1014000, rd_s: x00, rd: 0x00000000
dut commit No.             1015000, rd_s: x18, rd: 0x005349bf
dut commit No.             1016000, rd_s: x06, rd: 0xefffd64c
dut commit No.             1017000, rd_s: x19, rd: 0x000026b5
dut commit No.             1018000, rd_s: x00, rd: 0x00000000
dut commit No.             1019000, rd_s: x18, rd: 0x001124db
dut commit No.             1020000, rd_s: x19, rd: 0x00000000
dut commit No.             1021000, rd_s: x08, rd: 0x00000006
dut commit No.             1022000, rd_s: x00, rd: 0x00000000
dut commit No.             1023000, rd_s: x26, rd: 0x00000027
dut commit No.             1024000, rd_s: x06, rd: 0xefffae48
dut commit No.             1025000, rd_s: x18, rd: 0xfff10db7
dut commit No.             1026000, rd_s: x06, rd: 0xefffbce0
dut commit No.             1027000, rd_s: x00, rd: 0x00000000
dut commit No.             1028000, rd_s: x00, rd: 0x00000000
dut commit No.             1029000, rd_s: x06, rd: 0xefffd9c8
dut commit No.             1030000, rd_s: x19, rd: 0x000026b5
dut commit No.             1031000, rd_s: x08, rd: 0x00000004
dut commit No.             1032000, rd_s: x18, rd: 0x00299ff4
dut commit No.             1033000, rd_s: x19, rd: 0x00000000
dut commit No.             1034000, rd_s: x08, rd: 0x00000006
dut commit No.             1035000, rd_s: x09, rd: 0xefff66b8
dut commit No.             1036000, rd_s: x26, rd: 0x0000004e
dut commit No.             1037000, rd_s: x06, rd: 0xefffb1c4
dut commit No.             1038000, rd_s: x00, rd: 0x00000000
dut commit No.             1039000, rd_s: x06, rd: 0xefffc05c
dut commit No.             1040000, rd_s: x19, rd: 0x0000167a
dut commit No.             1041000, rd_s: x00, rd: 0x00000000
dut commit No.             1042000, rd_s: x18, rd: 0x001413ea
dut commit No.             1043000, rd_s: x19, rd: 0x000026b5
dut commit No.             1044000, rd_s: x08, rd: 0x00000004
dut commit No.             1045000, rd_s: x09, rd: 0xefff6670
dut commit No.             1046000, rd_s: x19, rd: 0x00000000
dut commit No.             1047000, rd_s: x18, rd: 0x000da0b5
dut commit No.             1048000, rd_s: x09, rd: 0xefff66b8
dut commit No.             1049000, rd_s: x00, rd: 0x00000000
dut commit No.             1050000, rd_s: x00, rd: 0x00000000
dut commit No.             1051000, rd_s: x00, rd: 0x00000000
dut commit No.             1052000, rd_s: x18, rd: 0xffe29e32
dut commit No.             1053000, rd_s: x19, rd: 0x0000167a
dut commit No.             1054000, rd_s: x08, rd: 0x00000002
dut commit No.             1055000, rd_s: x18, rd: 0x003a64f3
dut commit No.             1056000, rd_s: x19, rd: 0x0012b8ad
dut commit No.             1057000, rd_s: x18, rd: 0x00375fb8
dut commit No.             1058000, rd_s: x09, rd: 0xefff6670
dut commit No.             1059000, rd_s: x00, rd: 0x00000000
dut commit No.             1060000, rd_s: x18, rd: 0x002c8b41
dut commit No.             1061000, rd_s: x06, rd: 0xeffffe88
dut commit No.             1062000, rd_s: x00, rd: 0x00000000
dut commit No.             1063000, rd_s: x08, rd: 0x00000005
dut commit No.             1064000, rd_s: x09, rd: 0xefff6650
dut commit No.             1065000, rd_s: x19, rd: 0x0002c940
dut commit No.             1066000, rd_s: x18, rd: 0x0025cc0b
dut commit No.             1067000, rd_s: x09, rd: 0xefff659c
dut commit No.             1068000, rd_s: x08, rd: 0x00000000
dut commit No.             1069000, rd_s: x00, rd: 0x00000000
dut commit No.             1070000, rd_s: x00, rd: 0x00000000
dut commit No.             1071000, rd_s: x18, rd: 0x001877e5
dut commit No.             1072000, rd_s: x19, rd: 0x00001e92
dut commit No.             1073000, rd_s: x08, rd: 0x00000003
dut commit No.             1074000, rd_s: x18, rd: 0x003e4817
dut commit No.             1075000, rd_s: x19, rd: 0xfff83570
dut commit No.             1076000, rd_s: x08, rd: 0x00000005
dut commit No.             1077000, rd_s: x09, rd: 0xefff6650
dut commit No.             1078000, rd_s: x00, rd: 0x00000000
dut commit No.             1079000, rd_s: x18, rd: 0x003b8b08
dut commit No.             1080000, rd_s: x06, rd: 0xf0000494
dut commit No.             1081000, rd_s: x08, rd: 0x00000000
dut commit No.             1082000, rd_s: x19, rd: 0x00001422
dut commit No.             1083000, rd_s: x00, rd: 0x00000000
dut commit No.             1084000, rd_s: x18, rd: 0x001d988b
dut commit No.             1085000, rd_s: x19, rd: 0x00004532
dut commit No.             1086000, rd_s: x08, rd: 0x00000003
dut commit No.             1087000, rd_s: x09, rd: 0xefff6608
dut commit No.             1088000, rd_s: x19, rd: 0xfffeada3
dut commit No.             1089000, rd_s: x18, rd: 0x006c6d35
dut commit No.             1090000, rd_s: x09, rd: 0xefff6650
dut commit No.             1091000, rd_s: x00, rd: 0x00000000
dut commit No.             1092000, rd_s: x00, rd: 0x00000000
dut commit No.             1093000, rd_s: x06, rd: 0xf0000810
dut commit No.             1094000, rd_s: x11, rd: 0x0000001c
dut commit No.             1095000, rd_s: x19, rd: 0x00001422
dut commit No.             1096000, rd_s: x08, rd: 0x00000001
dut commit No.             1097000, rd_s: x18, rd: 0x0016030c
dut commit No.             1098000, rd_s: x19, rd: 0x0000cd8d
dut commit No.             1099000, rd_s: x18, rd: 0x0030b361
dut commit No.             1100000, rd_s: x09, rd: 0xefff6608
dut commit No.             1101000, rd_s: x00, rd: 0x00000000
dut commit No.             1102000, rd_s: x18, rd: 0x00653fdd
dut commit No.             1103000, rd_s: x06, rd: 0xefffeea4
dut commit No.             1104000, rd_s: x00, rd: 0x00000000
dut commit No.             1105000, rd_s: x00, rd: 0x00000000
dut commit No.             1106000, rd_s: x18, rd: 0x002dd7e5
dut commit No.             1107000, rd_s: x11, rd: 0x00000050
dut commit No.             1108000, rd_s: x06, rd: 0xefff8994
dut commit No.             1109000, rd_s: x08, rd: 0x00000001
dut commit No.             1110000, rd_s: x09, rd: 0xefff65c0
dut commit No.             1111000, rd_s: x08, rd: 0x00000000
dut commit No.             1112000, rd_s: x00, rd: 0x00000000
dut commit No.             1113000, rd_s: x00, rd: 0x00000000
dut commit No.             1114000, rd_s: x06, rd: 0xefffc858
dut commit No.             1115000, rd_s: x19, rd: 0xffffee31
dut commit No.             1116000, rd_s: x00, rd: 0x00000000
dut commit No.             1117000, rd_s: x18, rd: 0x00349daf
dut commit No.             1118000, rd_s: x19, rd: 0x00006ab1
dut commit No.             1119000, rd_s: x08, rd: 0x00000005
dut commit No.             1120000, rd_s: x09, rd: 0xefff6674
dut commit No.             1121000, rd_s: x19, rd: 0x00000000
dut commit No.             1122000, rd_s: x18, rd: 0x00224ddf
dut commit No.             1123000, rd_s: x09, rd: 0xefff65c0
dut commit No.             1124000, rd_s: x08, rd: 0x00000000
dut commit No.             1125000, rd_s: x19, rd: 0x00000209
dut commit No.             1126000, rd_s: x00, rd: 0x00000000
dut commit No.             1127000, rd_s: x18, rd: 0x0026b6f6
dut commit No.             1128000, rd_s: x19, rd: 0xffffee31
dut commit No.             1129000, rd_s: x08, rd: 0x00000003
dut commit No.             1130000, rd_s: x18, rd: 0x0059f197
dut commit No.             1131000, rd_s: x19, rd: 0x00082f08
dut commit No.             1132000, rd_s: x18, rd: 0x003e3857
dut commit No.             1133000, rd_s: x09, rd: 0xefff6674
dut commit No.             1134000, rd_s: x00, rd: 0x00000000
dut commit No.             1135000, rd_s: x18, rd: 0x003bc5cb
dut commit No.             1136000, rd_s: x06, rd: 0xf0000684
dut commit No.             1137000, rd_s: x08, rd: 0x00000000
dut commit No.             1138000, rd_s: x19, rd: 0x00000209
dut commit No.             1139000, rd_s: x08, rd: 0x00000001
dut commit No.             1140000, rd_s: x18, rd: 0x00272f3a
dut commit No.             1141000, rd_s: x19, rd: 0x001a26e6
dut commit No.             1142000, rd_s: x08, rd: 0x00000003
dut commit No.             1143000, rd_s: x09, rd: 0xefff662c
dut commit No.             1144000, rd_s: x19, rd: 0x0003c039
dut commit No.             1145000, rd_s: x18, rd: 0x007bbbcd
dut commit No.             1146000, rd_s: x06, rd: 0xefffed18
dut commit No.             1147000, rd_s: x00, rd: 0x00000000
dut commit No.             1148000, rd_s: x00, rd: 0x00000000
dut commit No.             1149000, rd_s: x06, rd: 0xf0000a00
dut commit No.             1150000, rd_s: x11, rd: 0x0000002c
dut commit No.             1151000, rd_s: x19, rd: 0x00000209
dut commit No.             1152000, rd_s: x08, rd: 0x00000001
dut commit No.             1153000, rd_s: x09, rd: 0xefff65e4
dut commit No.             1154000, rd_s: x19, rd: 0x000672cc
dut commit No.             1155000, rd_s: x18, rd: 0x003d95d1
dut commit No.             1156000, rd_s: x09, rd: 0xefff662c
dut commit No.             1157000, rd_s: x00, rd: 0x00000000
dut commit No.             1158000, rd_s: x18, rd: 0x004b3ed8
dut commit No.             1159000, rd_s: x06, rd: 0xeffff094
dut commit No.             1160000, rd_s: x18, rd: 0x00649508
dut commit No.             1161000, rd_s: x19, rd: 0x00000000
dut commit No.             1162000, rd_s: x08, rd: 0x00000005
dut commit No.             1163000, rd_s: x18, rd: 0x00099544
dut commit No.             1164000, rd_s: x19, rd: 0x00000000
dut commit No.             1165000, rd_s: x31, rd: 0x0000005a
dut commit No.             1166000, rd_s: x09, rd: 0xefff65e4
dut commit No.             1167000, rd_s: x08, rd: 0x00000000
dut commit No.             1168000, rd_s: x00, rd: 0x00000000
dut commit No.             1169000, rd_s: x00, rd: 0x00000000
dut commit No.             1170000, rd_s: x06, rd: 0xefffca48
dut commit No.             1171000, rd_s: x19, rd: 0x000009b3
dut commit No.             1172000, rd_s: x08, rd: 0x00000003
dut commit No.             1173000, rd_s: x18, rd: 0x004d82e0
dut commit No.             1174000, rd_s: x19, rd: 0x0009585c
dut commit No.             1175000, rd_s: x08, rd: 0x00000005
dut commit No.             1176000, rd_s: x09, rd: 0xefff6698
dut commit No.             1177000, rd_s: x19, rd: 0x00000000
dut commit No.             1178000, rd_s: x18, rd: 0x0029cc8a
dut commit No.             1179000, rd_s: x06, rd: 0xf00004f8
dut commit No.             1180000, rd_s: x08, rd: 0x00000000
dut commit No.             1181000, rd_s: x19, rd: 0x00001e92
dut commit No.             1182000, rd_s: x00, rd: 0x00000000
dut commit No.             1183000, rd_s: x18, rd: 0x001e3d35
dut commit No.             1184000, rd_s: x19, rd: 0x000009b3
dut commit No.             1185000, rd_s: x08, rd: 0x00000003
dut commit No.             1186000, rd_s: x09, rd: 0xefff6650
dut commit No.             1187000, rd_s: x19, rd: 0x00041028
dut commit No.             1188000, rd_s: x18, rd: 0x0052e6ca
dut commit No.             1189000, rd_s: x09, rd: 0xefff6698
dut commit No.             1190000, rd_s: x00, rd: 0x00000000
dut commit No.             1191000, rd_s: x18, rd: 0x00140db3
dut commit No.             1192000, rd_s: x06, rd: 0xf0000874
dut commit No.             1193000, rd_s: x11, rd: 0x00000008
dut commit No.             1194000, rd_s: x19, rd: 0x00001e92
dut commit No.             1195000, rd_s: x08, rd: 0x00000001
dut commit No.             1196000, rd_s: x18, rd: 0x00261376
dut commit No.             1197000, rd_s: x19, rd: 0xfffee310
dut commit No.             1198000, rd_s: x08, rd: 0x00000003
dut commit No.             1199000, rd_s: x09, rd: 0xefff6650
dut commit No.             1200000, rd_s: x00, rd: 0x00000000
dut commit No.             1201000, rd_s: x18, rd: 0x003ac413
dut commit No.             1202000, rd_s: x06, rd: 0xefffef08
dut commit No.             1203000, rd_s: x00, rd: 0x00000000
dut commit No.             1204000, rd_s: x00, rd: 0x00000000
dut commit No.             1205000, rd_s: x06, rd: 0xf0000bf0
dut commit No.             1206000, rd_s: x11, rd: 0x0000003c
dut commit No.             1207000, rd_s: x06, rd: 0xefffaa00
dut commit No.             1208000, rd_s: x08, rd: 0x00000001
dut commit No.             1209000, rd_s: x00, rd: 0x00000000
dut commit No.             1210000, rd_s: x06, rd: 0xefffabcc
dut commit No.             1211000, rd_s: x00, rd: 0x00000000
dut commit No.             1212000, rd_s: x06, rd: 0xefffba64
dut commit No.             1213000, rd_s: x19, rd: 0x00001fb2
dut commit No.             1214000, rd_s: x08, rd: 0x00000002
dut commit No.             1215000, rd_s: x18, rd: 0x002cda82
dut commit No.             1216000, rd_s: x19, rd: 0x000161f4
dut commit No.             1217000, rd_s: x08, rd: 0x00000004
dut commit No.             1218000, rd_s: x09, rd: 0xefff6630
dut commit No.             1219000, rd_s: x19, rd: 0x00108fba
dut commit No.             1220000, rd_s: x18, rd: 0x003f913f
dut commit No.             1221000, rd_s: x06, rd: 0xeffff514
dut commit No.             1222000, rd_s: x00, rd: 0x00000000
dut commit No.             1223000, rd_s: x00, rd: 0x00000000
dut commit No.             1224000, rd_s: x00, rd: 0x00000000
dut commit No.             1225000, rd_s: x18, rd: 0x0014c5d3
dut commit No.             1226000, rd_s: x19, rd: 0x0001f1b2
dut commit No.             1227000, rd_s: x08, rd: 0x00000002
dut commit No.             1228000, rd_s: x09, rd: 0xefff65e8
dut commit No.             1229000, rd_s: x19, rd: 0x0005a54f
dut commit No.             1230000, rd_s: x18, rd: 0x0070fbee
dut commit No.             1231000, rd_s: x09, rd: 0xefff6630
dut commit No.             1232000, rd_s: x00, rd: 0x00000000
dut commit No.             1233000, rd_s: x00, rd: 0x00000000
dut commit No.             1234000, rd_s: x06, rd: 0xeffff890
dut commit No.             1235000, rd_s: x19, rd: 0x0000108a
dut commit No.             1236000, rd_s: x00, rd: 0x00000000
dut commit No.             1237000, rd_s: x00, rd: 0x00000000
dut commit No.             1238000, rd_s: x18, rd: 0x0027cd93
dut commit No.             1239000, rd_s: x19, rd: 0x000493fe
dut commit No.             1240000, rd_s: x18, rd: 0xfff1d34f
dut commit No.             1241000, rd_s: x09, rd: 0xefff65e8
dut commit No.             1242000, rd_s: x00, rd: 0x00000000
dut commit No.             1243000, rd_s: x18, rd: 0x000bfbb5
dut commit No.             1244000, rd_s: x06, rd: 0xefffdf24
dut commit No.             1245000, rd_s: x00, rd: 0x00000000
dut commit No.             1246000, rd_s: x00, rd: 0x00000000
dut commit No.             1247000, rd_s: x18, rd: 0x001caadb
dut commit No.             1248000, rd_s: x19, rd: 0x0000108a
dut commit No.             1249000, rd_s: x08, rd: 0x00000006
dut commit No.             1250000, rd_s: x00, rd: 0x00000000
dut commit No.             1251000, rd_s: x26, rd: 0x000000ed
dut commit No.             1252000, rd_s: x19, rd: 0x0001915e
dut commit No.             1253000, rd_s: x18, rd: 0x00133db1
dut commit No.             1254000, rd_s: x06, rd: 0xefffc5b8
dut commit No.             1255000, rd_s: x00, rd: 0x00000000
dut commit No.             1256000, rd_s: x00, rd: 0x00000000
dut commit No.             1257000, rd_s: x06, rd: 0xefffe2a0
dut commit No.             1258000, rd_s: x18, rd: 0x00572574
dut commit No.             1259000, rd_s: x19, rd: 0x0000230a
dut commit No.             1260000, rd_s: x08, rd: 0x00000004
dut commit No.             1261000, rd_s: x09, rd: 0xefff6654
dut commit No.             1262000, rd_s: x19, rd: 0x00047532
dut commit No.             1263000, rd_s: x18, rd: 0x005621ca
dut commit No.             1264000, rd_s: x09, rd: 0xefff669c
dut commit No.             1265000, rd_s: x00, rd: 0x00000000
dut commit No.             1266000, rd_s: x06, rd: 0xefffadbc
dut commit No.             1267000, rd_s: x00, rd: 0x00000000
dut commit No.             1268000, rd_s: x18, rd: 0x002133a7
dut commit No.             1269000, rd_s: x19, rd: 0x00001d7f
dut commit No.             1270000, rd_s: x08, rd: 0x00000002
dut commit No.             1271000, rd_s: x18, rd: 0x009491bc
dut commit No.             1272000, rd_s: x19, rd: 0x0013360c
dut commit No.             1273000, rd_s: x08, rd: 0x00000004
dut commit No.             1274000, rd_s: x09, rd: 0xefff6654
dut commit No.             1275000, rd_s: x00, rd: 0x00000000
dut commit No.             1276000, rd_s: x18, rd: 0x00424848
dut commit No.             1277000, rd_s: x06, rd: 0xeffff704
dut commit No.             1278000, rd_s: x00, rd: 0x00000000
dut commit No.             1279000, rd_s: x00, rd: 0x00000000
dut commit No.             1280000, rd_s: x00, rd: 0x00000000
dut commit No.             1281000, rd_s: x18, rd: 0x001838a7
dut commit No.             1282000, rd_s: x19, rd: 0x000357c6
dut commit No.             1283000, rd_s: x08, rd: 0x00000002
dut commit No.             1284000, rd_s: x09, rd: 0xefff660c
dut commit No.             1285000, rd_s: x19, rd: 0x0014f716
dut commit No.             1286000, rd_s: x18, rd: 0x00450848
dut commit No.             1287000, rd_s: x06, rd: 0xefffdd98
dut commit No.             1288000, rd_s: x00, rd: 0x00000000
dut commit No.             1289000, rd_s: x00, rd: 0x00000000
dut commit No.             1290000, rd_s: x06, rd: 0xeffffa80
dut commit No.             1291000, rd_s: x19, rd: 0x00000000
dut commit No.             1292000, rd_s: x00, rd: 0x00000000
dut commit No.             1293000, rd_s: x00, rd: 0x00000000
dut commit No.             1294000, rd_s: x26, rd: 0x000000ce
dut commit No.             1295000, rd_s: x19, rd: 0x001941d8
dut commit No.             1296000, rd_s: x18, rd: 0x00163fcb
dut commit No.             1297000, rd_s: x09, rd: 0xefff660c
dut commit No.             1298000, rd_s: x00, rd: 0x00000000
dut commit No.             1299000, rd_s: x18, rd: 0x00651882
dut commit No.             1300000, rd_s: x06, rd: 0xefffe114
dut commit No.             1301000, rd_s: x19, rd: 0x0000230a
dut commit No.             1302000, rd_s: x00, rd: 0x00000000
dut commit No.             1303000, rd_s: x18, rd: 0x006af503
dut commit No.             1304000, rd_s: x19, rd: 0x00000000
dut commit No.             1305000, rd_s: x08, rd: 0x00000006
dut commit No.             1306000, rd_s: x00, rd: 0x00000000
dut commit No.             1307000, rd_s: x09, rd: 0xefff66c0
dut commit No.             1308000, rd_s: x00, rd: 0x00000000
dut commit No.             1309000, rd_s: x06, rd: 0xefffac30
dut commit No.             1310000, rd_s: x00, rd: 0x00000000
dut commit No.             1311000, rd_s: x06, rd: 0xefffbac8
dut commit No.             1312000, rd_s: x19, rd: 0x00001562
dut commit No.             1313000, rd_s: x00, rd: 0x00000000
dut commit No.             1314000, rd_s: x18, rd: 0x00690676
dut commit No.             1315000, rd_s: x19, rd: 0x001a016c
dut commit No.             1316000, rd_s: x08, rd: 0x00000004
dut commit No.             1317000, rd_s: x09, rd: 0xefff6678
dut commit No.             1318000, rd_s: x19, rd: 0x00000000
dut commit No.             1319000, rd_s: x18, rd: 0x0060be89
dut commit No.             1320000, rd_s: x09, rd: 0xefff66c0
dut commit No.             1321000, rd_s: x00, rd: 0x00000000
dut commit No.             1322000, rd_s: x00, rd: 0x00000000
dut commit No.             1323000, rd_s: x00, rd: 0x00000000
dut commit No.             1324000, rd_s: x18, rd: 0x002a6a7f
dut commit No.             1325000, rd_s: x19, rd: 0x00001562
dut commit No.             1326000, rd_s: x08, rd: 0x00000002
dut commit No.             1327000, rd_s: x18, rd: 0x00553ef5
dut commit No.             1328000, rd_s: x19, rd: 0x001f57f2
dut commit No.             1329000, rd_s: x18, rd: 0x00896410
dut commit No.             1330000, rd_s: x09, rd: 0xefff6678
dut commit No.             1331000, rd_s: x00, rd: 0x00000000
dut commit No.             1332000, rd_s: x18, rd: 0x00417fce
dut commit No.             1333000, rd_s: x06, rd: 0xeffff8f4
dut commit No.             1334000, rd_s: x00, rd: 0x00000000
dut commit No.             1335000, rd_s: x00, rd: 0x00000000
dut commit No.             1336000, rd_s: x00, rd: 0x00000000
dut commit No.             1337000, rd_s: x18, rd: 0x004d7b1d
dut commit No.             1338000, rd_s: x19, rd: 0x000c3696
dut commit No.             1339000, rd_s: x08, rd: 0x00000002
dut commit No.             1340000, rd_s: x09, rd: 0xefff6630
dut commit No.             1341000, rd_s: x00, rd: 0x00000000
dut commit No.             1342000, rd_s: x18, rd: 0x0045c604
dut commit No.             1343000, rd_s: x06, rd: 0xefffdf88
dut commit No.             1344000, rd_s: x00, rd: 0x00000000
dut commit No.             1345000, rd_s: x00, rd: 0x00000000
dut commit No.             1346000, rd_s: x06, rd: 0xeffffc70
dut commit No.             1347000, rd_s: x19, rd: 0x00000000
dut commit No.             1348000, rd_s: x08, rd: 0x00000006
dut commit No.             1349000, rd_s: x00, rd: 0x00000000
dut commit No.             1350000, rd_s: x26, rd: 0x000000af
dut commit No.             1351000, rd_s: x19, rd: 0x00069147
dut commit No.             1352000, rd_s: x18, rd: 0x003a208e
dut commit No.             1353000, rd_s: x09, rd: 0xefff6630
dut commit No.             1354000, rd_s: x00, rd: 0x00000000
dut commit No.             1355000, rd_s: x00, rd: 0x00000000
dut commit No.             1356000, rd_s: x28, rd: 0x00330388
dut commit No.             1357000, rd_s: x13, rd: 0xefffb21c
dut commit No.             1358000, rd_s: x13, rd: 0xefffb554
dut commit No.             1359000, rd_s: x14, rd: 0x0000a000
dut commit No.             1360000, rd_s: x00, rd: 0x00000000
dut commit No.             1361000, rd_s: x00, rd: 0x00000000
dut commit No.             1362000, rd_s: x00, rd: 0x00000000
dut commit No.             1363000, rd_s: x00, rd: 0x00000000
dut commit No.             1364000, rd_s: x00, rd: 0x00000000
dut commit No.             1365000, rd_s: x00, rd: 0x00000000
dut commit No.             1366000, rd_s: x00, rd: 0x00000000
dut commit No.             1367000, rd_s: x00, rd: 0x00000000
dut commit No.             1368000, rd_s: x13, rd: 0xefffd860
dut commit No.             1369000, rd_s: x13, rd: 0xefffdb9c
dut commit No.             1370000, rd_s: x13, rd: 0xefffded8
dut commit No.             1371000, rd_s: x13, rd: 0xefffe214
dut commit No.             1372000, rd_s: x28, rd: 0x004eb168
dut commit No.             1373000, rd_s: x28, rd: 0x006ffef1
dut commit No.             1374000, rd_s: x28, rd: 0x00248b83
dut commit No.             1375000, rd_s: x28, rd: 0x0034413f
dut commit No.             1376000, rd_s: x16, rd: 0x0000001c
dut commit No.             1377000, rd_s: x16, rd: 0x00000019
dut commit No.             1378000, rd_s: x16, rd: 0x00000016
dut commit No.             1379000, rd_s: x28, rd: 0x00238c93
dut commit No.             1380000, rd_s: x00, rd: 0x00000000
dut commit No.             1381000, rd_s: x10, rd: 0x00000024
dut commit No.             1382000, rd_s: x08, rd: 0xefff6934
Monitor: Power Stop time is           7664716835
*Verdi* : fsdbDumpoff - All FSDB files at 7,664,716,835 ps.
dut commit No.             1383000, rd_s: x00, rd: 0x00000000
dut commit No.             1384000, rd_s: x10, rd: 0x00000018
dut commit No.             1385000, rd_s: x08, rd: 0xefff6c70
dut commit No.             1386000, rd_s: x00, rd: 0x00000000
dut commit No.             1387000, rd_s: x00, rd: 0x00000000
dut commit No.             1388000, rd_s: x00, rd: 0x00000000
dut commit No.             1389000, rd_s: x29, rd: 0x0083ee8d
dut commit No.             1390000, rd_s: x28, rd: 0xefff71d4
dut commit No.             1391000, rd_s: x29, rd: 0x007baedf
dut commit No.             1392000, rd_s: x00, rd: 0x00000000
dut commit No.             1393000, rd_s: x00, rd: 0x00000000
dut commit No.             1394000, rd_s: x08, rd: 0xefff7624
dut commit No.             1395000, rd_s: x16, rd: 0xefffe950
dut commit No.             1396000, rd_s: x29, rd: 0x00563602
dut commit No.             1397000, rd_s: x13, rd: 0xeffff49c
dut commit No.             1398000, rd_s: x00, rd: 0x00000000
Monitor: Segment Stop time is           7778988605
Monitor: Segment IPC: 0.362044
Monitor: Segment Time:           7590486850
$finish called from file "/srv/tmp/c48772b1-f2a2-42f1-9786-660cc5780515/dut/sim/../hvl/vcs/top_tb.sv", line 57.
$finish at simulation time           7779344815
           V C S   S i m u l a t i o n   R e p o r t 
Time: 7779344815 ps
CPU Time:    922.630 seconds;       Data structure size:   1.2Mb
Tue Dec  3 20:48:25 2024
[0;32mSpike diff Passed [0m
0.362044
7590486850
cd ../cnn/vcs && fsdb2saif dump.fsdb -bt 5116221345ps -et 7664716835ps -s top_tb/dut
fsdb2saif - FSDB to backward SAIF converter, Release Verdi_R-2020.12-SP1-1 (RH Linux x86_64/64bit) -- Tue Apr 20 04:17:41 PDT 2021

Copyright (c) 1996 - 2021 Synopsys, Inc.
This software and the associated documentation are proprietary to Synopsys, Inc. 
This software may only be used in accordance with the terms and conditions of a written license agreement with Synopsys, Inc. 
All other use, reproduction, or distribution of this software is strictly prohibited.

done
dump.fsdb.saif is generated successfully.
logDir = /srv/tmp/c48772b1-f2a2-42f1-9786-660cc5780515/dut/cnn/vcs/fsdb2saifLog
mkdir -p ../cnn/reports outputs
dc_shell -f power.tcl |& tee ../cnn/reports/power.log
/srv/software/Synopsys-2021_x86_64/syn/R-2020.09-SP4/bin/dc_shell: /srv/software/Synopsys-2021_x86_64/syn/R-2020.09-SP4/bin/snps_platform: /bin/csh: bad interpreter: No such file or directory
Information: License queuing is enabled. (DCSH-18)

                           Design Compiler Graphical 
                                 DC Ultra (TM)
                                  DFTMAX (TM)
                              Power Compiler (TM)
                                 DesignWare (R)
                                 DC Expert (TM)
                               Design Vision (TM)
                               HDL Compiler (TM)
                               VHDL Compiler (TM)
                                  DFT Compiler
                               Design Compiler(R)

               Version R-2020.09-SP4 for linux64 - Mar 02, 2021 

                    Copyright (c) 1988 - 2021 Synopsys, Inc.
   This software and the associated documentation are proprietary to Synopsys,
 Inc. This software may only be used in accordance with the terms and conditions
 of a written license agreement with Synopsys, Inc. All other use, reproduction,
            or distribution of this software is strictly prohibited.
Initializing...
set symbol_library [list generic.sdb]
generic.sdb
set synthetic_library [list dw_foundation.sldb]
dw_foundation.sldb
set target_library [getenv STD_CELL_LIB]
/srv/ece411ag/freepdk-45nm/stdcells.db
set sram_library [getenv SRAM_LIB]
/srv/tmp/c48772b1-f2a2-42f1-9786-660cc5780515/dut/synth/../sram/output/mp_cache_data_array/mp_cache_data_array_TT_1p0V_25C_lib.db /srv/tmp/c48772b1-f2a2-42f1-9786-660cc5780515/dut/synth/../sram/output/mp_cache_tag_array/mp_cache_tag_array_TT_1p0V_25C_lib.db
if {$sram_library eq ""} {
   set link_library [list "*" $target_library $synthetic_library]
} else {
   set link_library [list "*" $target_library $synthetic_library $sram_library]
}
* /srv/ece411ag/freepdk-45nm/stdcells.db dw_foundation.sldb {/srv/tmp/c48772b1-f2a2-42f1-9786-660cc5780515/dut/synth/../sram/output/mp_cache_data_array/mp_cache_data_array_TT_1p0V_25C_lib.db /srv/tmp/c48772b1-f2a2-42f1-9786-660cc5780515/dut/synth/../sram/output/mp_cache_tag_array/mp_cache_tag_array_TT_1p0V_25C_lib.db}
get_license DC-Ultra-Features
1
get_license DC-Ultra-Opt
1
read_file -format ddc outputs/synth.ddc
Loading db file '/srv/ece411ag/freepdk-45nm/stdcells.db'
Loading db file '/srv/software/Synopsys-2021_x86_64/syn/R-2020.09-SP4/libraries/syn/dw_foundation.sldb'
Loading db file '/srv/tmp/c48772b1-f2a2-42f1-9786-660cc5780515/dut/sram/output/mp_cache_data_array/mp_cache_data_array_TT_1p0V_25C_lib.db'
Loading db file '/srv/tmp/c48772b1-f2a2-42f1-9786-660cc5780515/dut/sram/output/mp_cache_tag_array/mp_cache_tag_array_TT_1p0V_25C_lib.db'
Loading db file '/srv/software/Synopsys-2021_x86_64/syn/R-2020.09-SP4/libraries/syn/gtech.db'
Loading db file '/srv/software/Synopsys-2021_x86_64/syn/R-2020.09-SP4/libraries/syn/standard.sldb'
  Loading link library 'NangateOpenCellLibrary'
  Loading link library 'mp_cache_data_array_TT_1p0V_25C_lib'
  Loading link library 'mp_cache_tag_array_TT_1p0V_25C_lib'
  Loading link library 'gtech'
Reading ddc file '/srv/tmp/c48772b1-f2a2-42f1-9786-660cc5780515/dut/synth/outputs/synth.ddc'.
Information: Checking out the license 'DesignWare'. (SEC-104)
Loaded 410 designs.
Current design is 'cpu'.
cpu cache_1 cache_0 memory_queue cache_arbiter cacheline_adapter queue_DATA_WIDTH32_QUEUE_DEPTH32_1 queue_DATA_WIDTH32_QUEUE_DEPTH32_0 rename_dispatch rat rob rrat free_list phys_regfile execute reservation_station SNPS_CLOCK_GATE_HIGH_cpu_0 stage_1_1 stage_2_1 valid_array_7 valid_array_6 valid_array_5 valid_array_4 lru_array_1 stage_1_0 stage_2_0 valid_array_3 valid_array_2 valid_array_1 valid_array_0 lru_array_0 SNPS_CLOCK_GATE_HIGH_memory_queue_0 SNPS_CLOCK_GATE_HIGH_memory_queue_49 SNPS_CLOCK_GATE_HIGH_memory_queue_48 SNPS_CLOCK_GATE_HIGH_memory_queue_47 SNPS_CLOCK_GATE_HIGH_memory_queue_45 SNPS_CLOCK_GATE_HIGH_memory_queue_44 SNPS_CLOCK_GATE_HIGH_memory_queue_42 SNPS_CLOCK_GATE_HIGH_memory_queue_41 SNPS_CLOCK_GATE_HIGH_memory_queue_39 SNPS_CLOCK_GATE_HIGH_memory_queue_38 SNPS_CLOCK_GATE_HIGH_memory_queue_36 SNPS_CLOCK_GATE_HIGH_memory_queue_35 SNPS_CLOCK_GATE_HIGH_memory_queue_33 SNPS_CLOCK_GATE_HIGH_memory_queue_32 SNPS_CLOCK_GATE_HIGH_memory_queue_30 SNPS_CLOCK_GATE_HIGH_memory_queue_29 SNPS_CLOCK_GATE_HIGH_memory_queue_27 SNPS_CLOCK_GATE_HIGH_memory_queue_26 SNPS_CLOCK_GATE_HIGH_memory_queue_24 SNPS_CLOCK_GATE_HIGH_memory_queue_23 SNPS_CLOCK_GATE_HIGH_memory_queue_21 SNPS_CLOCK_GATE_HIGH_memory_queue_20 SNPS_CLOCK_GATE_HIGH_memory_queue_18 SNPS_CLOCK_GATE_HIGH_memory_queue_17 SNPS_CLOCK_GATE_HIGH_memory_queue_15 SNPS_CLOCK_GATE_HIGH_memory_queue_14 SNPS_CLOCK_GATE_HIGH_memory_queue_12 SNPS_CLOCK_GATE_HIGH_memory_queue_11 SNPS_CLOCK_GATE_HIGH_memory_queue_9 SNPS_CLOCK_GATE_HIGH_memory_queue_8 SNPS_CLOCK_GATE_HIGH_memory_queue_6 SNPS_CLOCK_GATE_HIGH_memory_queue_5 SNPS_CLOCK_GATE_HIGH_memory_queue_3 SNPS_CLOCK_GATE_HIGH_memory_queue_2 SNPS_CLOCK_GATE_HIGH_cache_arbiter_0 SNPS_CLOCK_GATE_HIGH_cache_arbiter_4 SNPS_CLOCK_GATE_HIGH_cache_arbiter_3 SNPS_CLOCK_GATE_HIGH_cache_arbiter_2 SNPS_CLOCK_GATE_HIGH_cache_arbiter_1 SNPS_CLOCK_GATE_HIGH_cacheline_adapter_0 SNPS_CLOCK_GATE_HIGH_cacheline_adapter_4 SNPS_CLOCK_GATE_HIGH_cacheline_adapter_3 SNPS_CLOCK_GATE_HIGH_cacheline_adapter_2 SNPS_CLOCK_GATE_HIGH_cacheline_adapter_1 SNPS_CLOCK_GATE_HIGH_queue_DATA_WIDTH32_QUEUE_DEPTH32_1_0 SNPS_CLOCK_GATE_HIGH_queue_DATA_WIDTH32_QUEUE_DEPTH32_1_33 SNPS_CLOCK_GATE_HIGH_queue_DATA_WIDTH32_QUEUE_DEPTH32_1_32 SNPS_CLOCK_GATE_HIGH_queue_DATA_WIDTH32_QUEUE_DEPTH32_1_31 SNPS_CLOCK_GATE_HIGH_queue_DATA_WIDTH32_QUEUE_DEPTH32_1_30 SNPS_CLOCK_GATE_HIGH_queue_DATA_WIDTH32_QUEUE_DEPTH32_1_29 SNPS_CLOCK_GATE_HIGH_queue_DATA_WIDTH32_QUEUE_DEPTH32_1_28 SNPS_CLOCK_GATE_HIGH_queue_DATA_WIDTH32_QUEUE_DEPTH32_1_27 SNPS_CLOCK_GATE_HIGH_queue_DATA_WIDTH32_QUEUE_DEPTH32_1_26 SNPS_CLOCK_GATE_HIGH_queue_DATA_WIDTH32_QUEUE_DEPTH32_1_25 SNPS_CLOCK_GATE_HIGH_queue_DATA_WIDTH32_QUEUE_DEPTH32_1_24 SNPS_CLOCK_GATE_HIGH_queue_DATA_WIDTH32_QUEUE_DEPTH32_1_23 SNPS_CLOCK_GATE_HIGH_queue_DATA_WIDTH32_QUEUE_DEPTH32_1_22 SNPS_CLOCK_GATE_HIGH_queue_DATA_WIDTH32_QUEUE_DEPTH32_1_21 SNPS_CLOCK_GATE_HIGH_queue_DATA_WIDTH32_QUEUE_DEPTH32_1_20 SNPS_CLOCK_GATE_HIGH_queue_DATA_WIDTH32_QUEUE_DEPTH32_1_19 SNPS_CLOCK_GATE_HIGH_queue_DATA_WIDTH32_QUEUE_DEPTH32_1_18 SNPS_CLOCK_GATE_HIGH_queue_DATA_WIDTH32_QUEUE_DEPTH32_1_17 SNPS_CLOCK_GATE_HIGH_queue_DATA_WIDTH32_QUEUE_DEPTH32_1_16 SNPS_CLOCK_GATE_HIGH_queue_DATA_WIDTH32_QUEUE_DEPTH32_1_15 SNPS_CLOCK_GATE_HIGH_queue_DATA_WIDTH32_QUEUE_DEPTH32_1_14 SNPS_CLOCK_GATE_HIGH_queue_DATA_WIDTH32_QUEUE_DEPTH32_1_13 SNPS_CLOCK_GATE_HIGH_queue_DATA_WIDTH32_QUEUE_DEPTH32_1_12 SNPS_CLOCK_GATE_HIGH_queue_DATA_WIDTH32_QUEUE_DEPTH32_1_11 SNPS_CLOCK_GATE_HIGH_queue_DATA_WIDTH32_QUEUE_DEPTH32_1_10 SNPS_CLOCK_GATE_HIGH_queue_DATA_WIDTH32_QUEUE_DEPTH32_1_9 SNPS_CLOCK_GATE_HIGH_queue_DATA_WIDTH32_QUEUE_DEPTH32_1_8 SNPS_CLOCK_GATE_HIGH_queue_DATA_WIDTH32_QUEUE_DEPTH32_1_7 SNPS_CLOCK_GATE_HIGH_queue_DATA_WIDTH32_QUEUE_DEPTH32_1_6 SNPS_CLOCK_GATE_HIGH_queue_DATA_WIDTH32_QUEUE_DEPTH32_1_5 SNPS_CLOCK_GATE_HIGH_queue_DATA_WIDTH32_QUEUE_DEPTH32_1_4 SNPS_CLOCK_GATE_HIGH_queue_DATA_WIDTH32_QUEUE_DEPTH32_1_3 SNPS_CLOCK_GATE_HIGH_queue_DATA_WIDTH32_QUEUE_DEPTH32_1_2 SNPS_CLOCK_GATE_HIGH_queue_DATA_WIDTH32_QUEUE_DEPTH32_1_1 SNPS_CLOCK_GATE_HIGH_queue_DATA_WIDTH32_QUEUE_DEPTH32_0_0 SNPS_CLOCK_GATE_HIGH_queue_DATA_WIDTH32_QUEUE_DEPTH32_0_33 SNPS_CLOCK_GATE_HIGH_queue_DATA_WIDTH32_QUEUE_DEPTH32_0_32 SNPS_CLOCK_GATE_HIGH_queue_DATA_WIDTH32_QUEUE_DEPTH32_0_31 SNPS_CLOCK_GATE_HIGH_queue_DATA_WIDTH32_QUEUE_DEPTH32_0_30 SNPS_CLOCK_GATE_HIGH_queue_DATA_WIDTH32_QUEUE_DEPTH32_0_29 SNPS_CLOCK_GATE_HIGH_queue_DATA_WIDTH32_QUEUE_DEPTH32_0_28 SNPS_CLOCK_GATE_HIGH_queue_DATA_WIDTH32_QUEUE_DEPTH32_0_27 SNPS_CLOCK_GATE_HIGH_queue_DATA_WIDTH32_QUEUE_DEPTH32_0_26 SNPS_CLOCK_GATE_HIGH_queue_DATA_WIDTH32_QUEUE_DEPTH32_0_25 SNPS_CLOCK_GATE_HIGH_queue_DATA_WIDTH32_QUEUE_DEPTH32_0_24 SNPS_CLOCK_GATE_HIGH_queue_DATA_WIDTH32_QUEUE_DEPTH32_0_23 SNPS_CLOCK_GATE_HIGH_queue_DATA_WIDTH32_QUEUE_DEPTH32_0_22 SNPS_CLOCK_GATE_HIGH_queue_DATA_WIDTH32_QUEUE_DEPTH32_0_21 SNPS_CLOCK_GATE_HIGH_queue_DATA_WIDTH32_QUEUE_DEPTH32_0_20 SNPS_CLOCK_GATE_HIGH_queue_DATA_WIDTH32_QUEUE_DEPTH32_0_19 SNPS_CLOCK_GATE_HIGH_queue_DATA_WIDTH32_QUEUE_DEPTH32_0_18 SNPS_CLOCK_GATE_HIGH_queue_DATA_WIDTH32_QUEUE_DEPTH32_0_17 SNPS_CLOCK_GATE_HIGH_queue_DATA_WIDTH32_QUEUE_DEPTH32_0_16 SNPS_CLOCK_GATE_HIGH_queue_DATA_WIDTH32_QUEUE_DEPTH32_0_15 SNPS_CLOCK_GATE_HIGH_queue_DATA_WIDTH32_QUEUE_DEPTH32_0_14 SNPS_CLOCK_GATE_HIGH_queue_DATA_WIDTH32_QUEUE_DEPTH32_0_13 SNPS_CLOCK_GATE_HIGH_queue_DATA_WIDTH32_QUEUE_DEPTH32_0_12 SNPS_CLOCK_GATE_HIGH_queue_DATA_WIDTH32_QUEUE_DEPTH32_0_11 SNPS_CLOCK_GATE_HIGH_queue_DATA_WIDTH32_QUEUE_DEPTH32_0_10 SNPS_CLOCK_GATE_HIGH_queue_DATA_WIDTH32_QUEUE_DEPTH32_0_9 SNPS_CLOCK_GATE_HIGH_queue_DATA_WIDTH32_QUEUE_DEPTH32_0_8 SNPS_CLOCK_GATE_HIGH_queue_DATA_WIDTH32_QUEUE_DEPTH32_0_7 SNPS_CLOCK_GATE_HIGH_queue_DATA_WIDTH32_QUEUE_DEPTH32_0_6 SNPS_CLOCK_GATE_HIGH_queue_DATA_WIDTH32_QUEUE_DEPTH32_0_5 SNPS_CLOCK_GATE_HIGH_queue_DATA_WIDTH32_QUEUE_DEPTH32_0_4 SNPS_CLOCK_GATE_HIGH_queue_DATA_WIDTH32_QUEUE_DEPTH32_0_3 SNPS_CLOCK_GATE_HIGH_queue_DATA_WIDTH32_QUEUE_DEPTH32_0_2 SNPS_CLOCK_GATE_HIGH_queue_DATA_WIDTH32_QUEUE_DEPTH32_0_1 SNPS_CLOCK_GATE_HIGH_rat_0 SNPS_CLOCK_GATE_HIGH_rat_31 SNPS_CLOCK_GATE_HIGH_rat_30 SNPS_CLOCK_GATE_HIGH_rat_29 SNPS_CLOCK_GATE_HIGH_rat_28 SNPS_CLOCK_GATE_HIGH_rat_27 SNPS_CLOCK_GATE_HIGH_rat_26 SNPS_CLOCK_GATE_HIGH_rat_25 SNPS_CLOCK_GATE_HIGH_rat_24 SNPS_CLOCK_GATE_HIGH_rat_23 SNPS_CLOCK_GATE_HIGH_rat_22 SNPS_CLOCK_GATE_HIGH_rat_21 SNPS_CLOCK_GATE_HIGH_rat_20 SNPS_CLOCK_GATE_HIGH_rat_19 SNPS_CLOCK_GATE_HIGH_rat_18 SNPS_CLOCK_GATE_HIGH_rat_17 SNPS_CLOCK_GATE_HIGH_rat_16 SNPS_CLOCK_GATE_HIGH_rat_15 SNPS_CLOCK_GATE_HIGH_rat_14 SNPS_CLOCK_GATE_HIGH_rat_13 SNPS_CLOCK_GATE_HIGH_rat_12 SNPS_CLOCK_GATE_HIGH_rat_11 SNPS_CLOCK_GATE_HIGH_rat_10 SNPS_CLOCK_GATE_HIGH_rat_9 SNPS_CLOCK_GATE_HIGH_rat_8 SNPS_CLOCK_GATE_HIGH_rat_7 SNPS_CLOCK_GATE_HIGH_rat_6 SNPS_CLOCK_GATE_HIGH_rat_5 SNPS_CLOCK_GATE_HIGH_rat_4 SNPS_CLOCK_GATE_HIGH_rat_3 SNPS_CLOCK_GATE_HIGH_rat_2 SNPS_CLOCK_GATE_HIGH_rat_1 SNPS_CLOCK_GATE_HIGH_rob_0 SNPS_CLOCK_GATE_HIGH_rob_49 SNPS_CLOCK_GATE_HIGH_rob_47 SNPS_CLOCK_GATE_HIGH_rob_46 SNPS_CLOCK_GATE_HIGH_rob_44 SNPS_CLOCK_GATE_HIGH_rob_43 SNPS_CLOCK_GATE_HIGH_rob_41 SNPS_CLOCK_GATE_HIGH_rob_40 SNPS_CLOCK_GATE_HIGH_rob_38 SNPS_CLOCK_GATE_HIGH_rob_37 SNPS_CLOCK_GATE_HIGH_rob_35 SNPS_CLOCK_GATE_HIGH_rob_34 SNPS_CLOCK_GATE_HIGH_rob_32 SNPS_CLOCK_GATE_HIGH_rob_31 SNPS_CLOCK_GATE_HIGH_rob_29 SNPS_CLOCK_GATE_HIGH_rob_28 SNPS_CLOCK_GATE_HIGH_rob_26 SNPS_CLOCK_GATE_HIGH_rob_25 SNPS_CLOCK_GATE_HIGH_rob_23 SNPS_CLOCK_GATE_HIGH_rob_22 SNPS_CLOCK_GATE_HIGH_rob_20 SNPS_CLOCK_GATE_HIGH_rob_19 SNPS_CLOCK_GATE_HIGH_rob_17 SNPS_CLOCK_GATE_HIGH_rob_16 SNPS_CLOCK_GATE_HIGH_rob_14 SNPS_CLOCK_GATE_HIGH_rob_13 SNPS_CLOCK_GATE_HIGH_rob_11 SNPS_CLOCK_GATE_HIGH_rob_10 SNPS_CLOCK_GATE_HIGH_rob_8 SNPS_CLOCK_GATE_HIGH_rob_7 SNPS_CLOCK_GATE_HIGH_rob_5 SNPS_CLOCK_GATE_HIGH_rob_4 SNPS_CLOCK_GATE_HIGH_rob_2 SNPS_CLOCK_GATE_HIGH_rob_1 SNPS_CLOCK_GATE_HIGH_rrat_0 SNPS_CLOCK_GATE_HIGH_rrat_30 SNPS_CLOCK_GATE_HIGH_rrat_29 SNPS_CLOCK_GATE_HIGH_rrat_28 SNPS_CLOCK_GATE_HIGH_rrat_27 SNPS_CLOCK_GATE_HIGH_rrat_26 SNPS_CLOCK_GATE_HIGH_rrat_25 SNPS_CLOCK_GATE_HIGH_rrat_24 SNPS_CLOCK_GATE_HIGH_rrat_23 SNPS_CLOCK_GATE_HIGH_rrat_22 SNPS_CLOCK_GATE_HIGH_rrat_21 SNPS_CLOCK_GATE_HIGH_rrat_20 SNPS_CLOCK_GATE_HIGH_rrat_19 SNPS_CLOCK_GATE_HIGH_rrat_18 SNPS_CLOCK_GATE_HIGH_rrat_17 SNPS_CLOCK_GATE_HIGH_rrat_16 SNPS_CLOCK_GATE_HIGH_rrat_15 SNPS_CLOCK_GATE_HIGH_rrat_14 SNPS_CLOCK_GATE_HIGH_rrat_13 SNPS_CLOCK_GATE_HIGH_rrat_12 SNPS_CLOCK_GATE_HIGH_rrat_11 SNPS_CLOCK_GATE_HIGH_rrat_10 SNPS_CLOCK_GATE_HIGH_rrat_9 SNPS_CLOCK_GATE_HIGH_rrat_8 SNPS_CLOCK_GATE_HIGH_rrat_7 SNPS_CLOCK_GATE_HIGH_rrat_6 SNPS_CLOCK_GATE_HIGH_rrat_5 SNPS_CLOCK_GATE_HIGH_rrat_4 SNPS_CLOCK_GATE_HIGH_rrat_3 SNPS_CLOCK_GATE_HIGH_rrat_2 SNPS_CLOCK_GATE_HIGH_rrat_1 SNPS_CLOCK_GATE_HIGH_free_list_0 SNPS_CLOCK_GATE_HIGH_free_list_33 SNPS_CLOCK_GATE_HIGH_free_list_32 SNPS_CLOCK_GATE_HIGH_free_list_31 SNPS_CLOCK_GATE_HIGH_free_list_30 SNPS_CLOCK_GATE_HIGH_free_list_29 SNPS_CLOCK_GATE_HIGH_free_list_28 SNPS_CLOCK_GATE_HIGH_free_list_27 SNPS_CLOCK_GATE_HIGH_free_list_26 SNPS_CLOCK_GATE_HIGH_free_list_25 SNPS_CLOCK_GATE_HIGH_free_list_24 SNPS_CLOCK_GATE_HIGH_free_list_23 SNPS_CLOCK_GATE_HIGH_free_list_22 SNPS_CLOCK_GATE_HIGH_free_list_21 SNPS_CLOCK_GATE_HIGH_free_list_20 SNPS_CLOCK_GATE_HIGH_free_list_19 SNPS_CLOCK_GATE_HIGH_free_list_18 SNPS_CLOCK_GATE_HIGH_free_list_17 SNPS_CLOCK_GATE_HIGH_free_list_16 SNPS_CLOCK_GATE_HIGH_free_list_15 SNPS_CLOCK_GATE_HIGH_free_list_14 SNPS_CLOCK_GATE_HIGH_free_list_13 SNPS_CLOCK_GATE_HIGH_free_list_12 SNPS_CLOCK_GATE_HIGH_free_list_11 SNPS_CLOCK_GATE_HIGH_free_list_10 SNPS_CLOCK_GATE_HIGH_free_list_9 SNPS_CLOCK_GATE_HIGH_free_list_8 SNPS_CLOCK_GATE_HIGH_free_list_7 SNPS_CLOCK_GATE_HIGH_free_list_6 SNPS_CLOCK_GATE_HIGH_free_list_5 SNPS_CLOCK_GATE_HIGH_free_list_4 SNPS_CLOCK_GATE_HIGH_free_list_3 SNPS_CLOCK_GATE_HIGH_free_list_2 SNPS_CLOCK_GATE_HIGH_free_list_1 SNPS_CLOCK_GATE_HIGH_phys_regfile_63 SNPS_CLOCK_GATE_HIGH_phys_regfile_62 
SNPS_CLOCK_GATE_HIGH_phys_regfile_61 SNPS_CLOCK_GATE_HIGH_phys_regfile_60 SNPS_CLOCK_GATE_HIGH_phys_regfile_59 SNPS_CLOCK_GATE_HIGH_phys_regfile_58 SNPS_CLOCK_GATE_HIGH_phys_regfile_57 SNPS_CLOCK_GATE_HIGH_phys_regfile_56 SNPS_CLOCK_GATE_HIGH_phys_regfile_55 SNPS_CLOCK_GATE_HIGH_phys_regfile_54 SNPS_CLOCK_GATE_HIGH_phys_regfile_53 SNPS_CLOCK_GATE_HIGH_phys_regfile_52 SNPS_CLOCK_GATE_HIGH_phys_regfile_51 SNPS_CLOCK_GATE_HIGH_phys_regfile_50 SNPS_CLOCK_GATE_HIGH_phys_regfile_49 SNPS_CLOCK_GATE_HIGH_phys_regfile_48 SNPS_CLOCK_GATE_HIGH_phys_regfile_47 SNPS_CLOCK_GATE_HIGH_phys_regfile_46 SNPS_CLOCK_GATE_HIGH_phys_regfile_45 SNPS_CLOCK_GATE_HIGH_phys_regfile_44 SNPS_CLOCK_GATE_HIGH_phys_regfile_43 SNPS_CLOCK_GATE_HIGH_phys_regfile_42 SNPS_CLOCK_GATE_HIGH_phys_regfile_41 SNPS_CLOCK_GATE_HIGH_phys_regfile_40 SNPS_CLOCK_GATE_HIGH_phys_regfile_39 SNPS_CLOCK_GATE_HIGH_phys_regfile_38 SNPS_CLOCK_GATE_HIGH_phys_regfile_37 SNPS_CLOCK_GATE_HIGH_phys_regfile_36 SNPS_CLOCK_GATE_HIGH_phys_regfile_35 SNPS_CLOCK_GATE_HIGH_phys_regfile_34 SNPS_CLOCK_GATE_HIGH_phys_regfile_33 SNPS_CLOCK_GATE_HIGH_phys_regfile_32 SNPS_CLOCK_GATE_HIGH_phys_regfile_31 SNPS_CLOCK_GATE_HIGH_phys_regfile_30 SNPS_CLOCK_GATE_HIGH_phys_regfile_29 SNPS_CLOCK_GATE_HIGH_phys_regfile_28 SNPS_CLOCK_GATE_HIGH_phys_regfile_27 SNPS_CLOCK_GATE_HIGH_phys_regfile_26 SNPS_CLOCK_GATE_HIGH_phys_regfile_25 SNPS_CLOCK_GATE_HIGH_phys_regfile_24 SNPS_CLOCK_GATE_HIGH_phys_regfile_23 SNPS_CLOCK_GATE_HIGH_phys_regfile_22 SNPS_CLOCK_GATE_HIGH_phys_regfile_21 SNPS_CLOCK_GATE_HIGH_phys_regfile_20 SNPS_CLOCK_GATE_HIGH_phys_regfile_19 SNPS_CLOCK_GATE_HIGH_phys_regfile_18 SNPS_CLOCK_GATE_HIGH_phys_regfile_17 SNPS_CLOCK_GATE_HIGH_phys_regfile_16 SNPS_CLOCK_GATE_HIGH_phys_regfile_15 SNPS_CLOCK_GATE_HIGH_phys_regfile_14 SNPS_CLOCK_GATE_HIGH_phys_regfile_13 SNPS_CLOCK_GATE_HIGH_phys_regfile_12 SNPS_CLOCK_GATE_HIGH_phys_regfile_11 SNPS_CLOCK_GATE_HIGH_phys_regfile_10 SNPS_CLOCK_GATE_HIGH_phys_regfile_9 SNPS_CLOCK_GATE_HIGH_phys_regfile_8 SNPS_CLOCK_GATE_HIGH_phys_regfile_7 SNPS_CLOCK_GATE_HIGH_phys_regfile_6 SNPS_CLOCK_GATE_HIGH_phys_regfile_5 SNPS_CLOCK_GATE_HIGH_phys_regfile_4 SNPS_CLOCK_GATE_HIGH_phys_regfile_3 SNPS_CLOCK_GATE_HIGH_phys_regfile_2 SNPS_CLOCK_GATE_HIGH_phys_regfile_1 fu_add fu_mult fu_div_rem fu_br fu_mem SNPS_CLOCK_GATE_HIGH_execute_0 SNPS_CLOCK_GATE_HIGH_execute_1 SNPS_CLOCK_GATE_HIGH_reservation_station_0 SNPS_CLOCK_GATE_HIGH_reservation_station_19 SNPS_CLOCK_GATE_HIGH_reservation_station_18 SNPS_CLOCK_GATE_HIGH_reservation_station_17 SNPS_CLOCK_GATE_HIGH_reservation_station_16 SNPS_CLOCK_GATE_HIGH_reservation_station_15 SNPS_CLOCK_GATE_HIGH_reservation_station_14 SNPS_CLOCK_GATE_HIGH_reservation_station_13 SNPS_CLOCK_GATE_HIGH_reservation_station_12 SNPS_CLOCK_GATE_HIGH_reservation_station_11 SNPS_CLOCK_GATE_HIGH_reservation_station_10 SNPS_CLOCK_GATE_HIGH_reservation_station_9 SNPS_CLOCK_GATE_HIGH_reservation_station_8 SNPS_CLOCK_GATE_HIGH_reservation_station_7 SNPS_CLOCK_GATE_HIGH_reservation_station_6 SNPS_CLOCK_GATE_HIGH_reservation_station_5 SNPS_CLOCK_GATE_HIGH_reservation_station_4 SNPS_CLOCK_GATE_HIGH_reservation_station_3 SNPS_CLOCK_GATE_HIGH_reservation_station_2 SNPS_CLOCK_GATE_HIGH_reservation_station_1 SNPS_CLOCK_GATE_HIGH_valid_array_4_3 SNPS_CLOCK_GATE_HIGH_valid_array_4_2 SNPS_CLOCK_GATE_HIGH_valid_array_4_1 SNPS_CLOCK_GATE_HIGH_valid_array_4_0 SNPS_CLOCK_GATE_HIGH_lru_array_0_31 SNPS_CLOCK_GATE_HIGH_lru_array_0_30 SNPS_CLOCK_GATE_HIGH_lru_array_0_29 SNPS_CLOCK_GATE_HIGH_lru_array_0_28 SNPS_CLOCK_GATE_HIGH_lru_array_0_27 SNPS_CLOCK_GATE_HIGH_lru_array_0_26 SNPS_CLOCK_GATE_HIGH_lru_array_0_25 SNPS_CLOCK_GATE_HIGH_lru_array_0_24 SNPS_CLOCK_GATE_HIGH_lru_array_0_23 SNPS_CLOCK_GATE_HIGH_lru_array_0_22 SNPS_CLOCK_GATE_HIGH_lru_array_0_21 SNPS_CLOCK_GATE_HIGH_lru_array_0_20 SNPS_CLOCK_GATE_HIGH_lru_array_0_19 SNPS_CLOCK_GATE_HIGH_lru_array_0_18 SNPS_CLOCK_GATE_HIGH_lru_array_0_17 SNPS_CLOCK_GATE_HIGH_lru_array_0_16 SNPS_CLOCK_GATE_HIGH_valid_array_0_3 SNPS_CLOCK_GATE_HIGH_valid_array_0_2 SNPS_CLOCK_GATE_HIGH_valid_array_0_1 SNPS_CLOCK_GATE_HIGH_valid_array_0_0 SNPS_CLOCK_GATE_HIGH_lru_array_0_0 SNPS_CLOCK_GATE_HIGH_lru_array_0_15 SNPS_CLOCK_GATE_HIGH_lru_array_0_14 SNPS_CLOCK_GATE_HIGH_lru_array_0_13 SNPS_CLOCK_GATE_HIGH_lru_array_0_12 SNPS_CLOCK_GATE_HIGH_lru_array_0_11 SNPS_CLOCK_GATE_HIGH_lru_array_0_10 SNPS_CLOCK_GATE_HIGH_lru_array_0_9 SNPS_CLOCK_GATE_HIGH_lru_array_0_8 SNPS_CLOCK_GATE_HIGH_lru_array_0_7 SNPS_CLOCK_GATE_HIGH_lru_array_0_6 SNPS_CLOCK_GATE_HIGH_lru_array_0_5 SNPS_CLOCK_GATE_HIGH_lru_array_0_4 SNPS_CLOCK_GATE_HIGH_lru_array_0_3 SNPS_CLOCK_GATE_HIGH_lru_array_0_2 SNPS_CLOCK_GATE_HIGH_lru_array_0_1 SNPS_CLOCK_GATE_HIGH_fu_mult SNPS_CLOCK_GATE_HIGH_fu_mult_DW_mult_seq_J21_0_1 SNPS_CLOCK_GATE_HIGH_fu_mult_DW_mult_seq_J21_0_0 SNPS_CLOCK_GATE_HIGH_fu_div_rem SNPS_CLOCK_GATE_HIGH_fu_div_rem_DW_div_seq_J19_0_1 SNPS_CLOCK_GATE_HIGH_fu_div_rem_DW_div_seq_J19_0_0
read_saif -input ../[getenv ECE411_CASE]/vcs/dump.fsdb.saif -instance top_tb/dut
Warning: There are 95590 objects not found during annotation. (PWR-452)
1
report_power -analysis_effort high -hierarchy > ../[getenv ECE411_CASE]/reports/power.rpt
report_power -analysis_effort high > ../[getenv ECE411_CASE]/reports/power2.rpt
exit

Memory usage for this session 301 Mbytes.
Memory usage for this session including child processes 301 Mbytes.
CPU usage for this session 19 seconds ( 0.01 hours ).
Elapsed time for this session 20 seconds ( 0.01 hours ).

Thank you...
 
****************************************
Report : power
        -analysis_effort high
Design : cpu
Version: R-2020.09-SP4
Date   : Tue Dec  3 20:51:07 2024
****************************************


Library(s) Used:

    NangateOpenCellLibrary (File: /srv/ece411ag/freepdk-45nm/stdcells.db)
    mp_cache_tag_array_TT_1p0V_25C_lib (File: /srv/tmp/c48772b1-f2a2-42f1-9786-660cc5780515/dut/sram/output/mp_cache_tag_array/mp_cache_tag_array_TT_1p0V_25C_lib.db)
    mp_cache_data_array_TT_1p0V_25C_lib (File: /srv/tmp/c48772b1-f2a2-42f1-9786-660cc5780515/dut/sram/output/mp_cache_data_array/mp_cache_data_array_TT_1p0V_25C_lib.db)


Operating Conditions: typical   Library: NangateOpenCellLibrary
Wire Load Model Mode: enclosed

Design        Wire Load Model            Library
------------------------------------------------
cpu                    5K_hvratio_1_1    NangateOpenCellLibrary
cache_1                5K_hvratio_1_1    NangateOpenCellLibrary
cache_0                5K_hvratio_1_1    NangateOpenCellLibrary
memory_queue           5K_hvratio_1_1    NangateOpenCellLibrary
cache_arbiter          5K_hvratio_1_1    NangateOpenCellLibrary
cacheline_adapter      5K_hvratio_1_1    NangateOpenCellLibrary
queue_DATA_WIDTH32_QUEUE_DEPTH32_1
                       5K_hvratio_1_1    NangateOpenCellLibrary
queue_DATA_WIDTH32_QUEUE_DEPTH32_0
                       5K_hvratio_1_1    NangateOpenCellLibrary
rename_dispatch        5K_hvratio_1_1    NangateOpenCellLibrary
rat                    5K_hvratio_1_1    NangateOpenCellLibrary
rob                    5K_hvratio_1_1    NangateOpenCellLibrary
rrat                   5K_hvratio_1_1    NangateOpenCellLibrary
free_list              5K_hvratio_1_1    NangateOpenCellLibrary
phys_regfile           5K_hvratio_1_1    NangateOpenCellLibrary
execute                5K_hvratio_1_1    NangateOpenCellLibrary
reservation_station    5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_cpu_0
                       5K_hvratio_1_1    NangateOpenCellLibrary
stage_1_1              5K_hvratio_1_1    NangateOpenCellLibrary
stage_2_1              5K_hvratio_1_1    NangateOpenCellLibrary
valid_array_7          5K_hvratio_1_1    NangateOpenCellLibrary
valid_array_6          5K_hvratio_1_1    NangateOpenCellLibrary
valid_array_5          5K_hvratio_1_1    NangateOpenCellLibrary
valid_array_4          5K_hvratio_1_1    NangateOpenCellLibrary
lru_array_1            5K_hvratio_1_1    NangateOpenCellLibrary
stage_1_0              5K_hvratio_1_1    NangateOpenCellLibrary
stage_2_0              5K_hvratio_1_1    NangateOpenCellLibrary
valid_array_3          5K_hvratio_1_1    NangateOpenCellLibrary
valid_array_2          5K_hvratio_1_1    NangateOpenCellLibrary
valid_array_1          5K_hvratio_1_1    NangateOpenCellLibrary
valid_array_0          5K_hvratio_1_1    NangateOpenCellLibrary
lru_array_0            5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_queue_0
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_queue_49
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_queue_48
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_queue_47
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_queue_45
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_queue_44
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_queue_42
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_queue_41
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_queue_39
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_queue_38
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_queue_36
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_queue_35
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_queue_33
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_queue_32
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_queue_30
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_queue_29
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_queue_27
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_queue_26
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_queue_24
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_queue_23
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_queue_21
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_queue_20
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_queue_18
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_queue_17
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_queue_15
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_queue_14
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_queue_12
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_queue_11
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_queue_9
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_queue_8
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_queue_6
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_queue_5
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_queue_3
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_queue_2
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_cache_arbiter_0
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_cache_arbiter_4
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_cache_arbiter_3
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_cache_arbiter_2
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_cache_arbiter_1
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_cacheline_adapter_0
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_cacheline_adapter_4
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_cacheline_adapter_3
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_cacheline_adapter_2
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_cacheline_adapter_1
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_queue_DATA_WIDTH32_QUEUE_DEPTH32_1_0
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_queue_DATA_WIDTH32_QUEUE_DEPTH32_1_33
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_queue_DATA_WIDTH32_QUEUE_DEPTH32_1_32
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_queue_DATA_WIDTH32_QUEUE_DEPTH32_1_31
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_queue_DATA_WIDTH32_QUEUE_DEPTH32_1_30
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_queue_DATA_WIDTH32_QUEUE_DEPTH32_1_29
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_queue_DATA_WIDTH32_QUEUE_DEPTH32_1_28
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_queue_DATA_WIDTH32_QUEUE_DEPTH32_1_27
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_queue_DATA_WIDTH32_QUEUE_DEPTH32_1_26
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_queue_DATA_WIDTH32_QUEUE_DEPTH32_1_25
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_queue_DATA_WIDTH32_QUEUE_DEPTH32_1_24
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_queue_DATA_WIDTH32_QUEUE_DEPTH32_1_23
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_queue_DATA_WIDTH32_QUEUE_DEPTH32_1_22
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_queue_DATA_WIDTH32_QUEUE_DEPTH32_1_21
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_queue_DATA_WIDTH32_QUEUE_DEPTH32_1_20
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_queue_DATA_WIDTH32_QUEUE_DEPTH32_1_19
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_queue_DATA_WIDTH32_QUEUE_DEPTH32_1_18
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_queue_DATA_WIDTH32_QUEUE_DEPTH32_1_17
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_queue_DATA_WIDTH32_QUEUE_DEPTH32_1_16
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_queue_DATA_WIDTH32_QUEUE_DEPTH32_1_15
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_queue_DATA_WIDTH32_QUEUE_DEPTH32_1_14
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_queue_DATA_WIDTH32_QUEUE_DEPTH32_1_13
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_queue_DATA_WIDTH32_QUEUE_DEPTH32_1_12
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_queue_DATA_WIDTH32_QUEUE_DEPTH32_1_11
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_queue_DATA_WIDTH32_QUEUE_DEPTH32_1_10
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_queue_DATA_WIDTH32_QUEUE_DEPTH32_1_9
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_queue_DATA_WIDTH32_QUEUE_DEPTH32_1_8
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_queue_DATA_WIDTH32_QUEUE_DEPTH32_1_7
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_queue_DATA_WIDTH32_QUEUE_DEPTH32_1_6
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_queue_DATA_WIDTH32_QUEUE_DEPTH32_1_5
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_queue_DATA_WIDTH32_QUEUE_DEPTH32_1_4
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_queue_DATA_WIDTH32_QUEUE_DEPTH32_1_3
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_queue_DATA_WIDTH32_QUEUE_DEPTH32_1_2
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_queue_DATA_WIDTH32_QUEUE_DEPTH32_1_1
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_queue_DATA_WIDTH32_QUEUE_DEPTH32_0_0
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_queue_DATA_WIDTH32_QUEUE_DEPTH32_0_33
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_queue_DATA_WIDTH32_QUEUE_DEPTH32_0_32
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_queue_DATA_WIDTH32_QUEUE_DEPTH32_0_31
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_queue_DATA_WIDTH32_QUEUE_DEPTH32_0_30
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_queue_DATA_WIDTH32_QUEUE_DEPTH32_0_29
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_queue_DATA_WIDTH32_QUEUE_DEPTH32_0_28
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_queue_DATA_WIDTH32_QUEUE_DEPTH32_0_27
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_queue_DATA_WIDTH32_QUEUE_DEPTH32_0_26
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_queue_DATA_WIDTH32_QUEUE_DEPTH32_0_25
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_queue_DATA_WIDTH32_QUEUE_DEPTH32_0_24
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_queue_DATA_WIDTH32_QUEUE_DEPTH32_0_23
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_queue_DATA_WIDTH32_QUEUE_DEPTH32_0_22
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_queue_DATA_WIDTH32_QUEUE_DEPTH32_0_21
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_queue_DATA_WIDTH32_QUEUE_DEPTH32_0_20
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_queue_DATA_WIDTH32_QUEUE_DEPTH32_0_19
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_queue_DATA_WIDTH32_QUEUE_DEPTH32_0_18
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_queue_DATA_WIDTH32_QUEUE_DEPTH32_0_17
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_queue_DATA_WIDTH32_QUEUE_DEPTH32_0_16
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_queue_DATA_WIDTH32_QUEUE_DEPTH32_0_15
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_queue_DATA_WIDTH32_QUEUE_DEPTH32_0_14
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_queue_DATA_WIDTH32_QUEUE_DEPTH32_0_13
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_queue_DATA_WIDTH32_QUEUE_DEPTH32_0_12
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_queue_DATA_WIDTH32_QUEUE_DEPTH32_0_11
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_queue_DATA_WIDTH32_QUEUE_DEPTH32_0_10
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_queue_DATA_WIDTH32_QUEUE_DEPTH32_0_9
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_queue_DATA_WIDTH32_QUEUE_DEPTH32_0_8
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_queue_DATA_WIDTH32_QUEUE_DEPTH32_0_7
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_queue_DATA_WIDTH32_QUEUE_DEPTH32_0_6
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_queue_DATA_WIDTH32_QUEUE_DEPTH32_0_5
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_queue_DATA_WIDTH32_QUEUE_DEPTH32_0_4
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_queue_DATA_WIDTH32_QUEUE_DEPTH32_0_3
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_queue_DATA_WIDTH32_QUEUE_DEPTH32_0_2
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_queue_DATA_WIDTH32_QUEUE_DEPTH32_0_1
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_rat_0
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_rat_31
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_rat_30
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_rat_29
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_rat_28
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_rat_27
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_rat_26
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_rat_25
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_rat_24
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_rat_23
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_rat_22
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_rat_21
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_rat_20
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_rat_19
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_rat_18
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_rat_17
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_rat_16
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_rat_15
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_rat_14
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_rat_13
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_rat_12
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_rat_11
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_rat_10
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_rat_9
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_rat_8
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_rat_7
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_rat_6
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_rat_5
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_rat_4
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_rat_3
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_rat_2
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_rat_1
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_rob_0
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_rob_49
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_rob_47
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_rob_46
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_rob_44
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_rob_43
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_rob_41
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_rob_40
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_rob_38
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_rob_37
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_rob_35
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_rob_34
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_rob_32
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_rob_31
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_rob_29
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_rob_28
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_rob_26
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_rob_25
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_rob_23
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_rob_22
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_rob_20
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_rob_19
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_rob_17
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_rob_16
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_rob_14
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_rob_13
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_rob_11
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_rob_10
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_rob_8
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_rob_7
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_rob_5
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_rob_4
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_rob_2
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_rob_1
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_rrat_0
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_rrat_30
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_rrat_29
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_rrat_28
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_rrat_27
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_rrat_26
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_rrat_25
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_rrat_24
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_rrat_23
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_rrat_22
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_rrat_21
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_rrat_20
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_rrat_19
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_rrat_18
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_rrat_17
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_rrat_16
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_rrat_15
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_rrat_14
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_rrat_13
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_rrat_12
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_rrat_11
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_rrat_10
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_rrat_9
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_rrat_8
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_rrat_7
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_rrat_6
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_rrat_5
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_rrat_4
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_rrat_3
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_rrat_2
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_rrat_1
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_free_list_0
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_free_list_33
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_free_list_32
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_free_list_31
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_free_list_30
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_free_list_29
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_free_list_28
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_free_list_27
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_free_list_26
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_free_list_25
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_free_list_24
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_free_list_23
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_free_list_22
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_free_list_21
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_free_list_20
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_free_list_19
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_free_list_18
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_free_list_17
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_free_list_16
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_free_list_15
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_free_list_14
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_free_list_13
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_free_list_12
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_free_list_11
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_free_list_10
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_free_list_9
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_free_list_8
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_free_list_7
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_free_list_6
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_free_list_5
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_free_list_4
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_free_list_3
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_free_list_2
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_free_list_1
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_phys_regfile_63
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_phys_regfile_62
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_phys_regfile_61
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_phys_regfile_60
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_phys_regfile_59
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_phys_regfile_58
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_phys_regfile_57
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_phys_regfile_56
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_phys_regfile_55
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_phys_regfile_54
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_phys_regfile_53
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_phys_regfile_52
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_phys_regfile_51
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_phys_regfile_50
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_phys_regfile_49
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_phys_regfile_48
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_phys_regfile_47
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_phys_regfile_46
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_phys_regfile_45
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_phys_regfile_44
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_phys_regfile_43
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_phys_regfile_42
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_phys_regfile_41
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_phys_regfile_40
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_phys_regfile_39
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_phys_regfile_38
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_phys_regfile_37
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_phys_regfile_36
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_phys_regfile_35
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_phys_regfile_34
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_phys_regfile_33
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_phys_regfile_32
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_phys_regfile_31
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_phys_regfile_30
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_phys_regfile_29
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_phys_regfile_28
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_phys_regfile_27
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_phys_regfile_26
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_phys_regfile_25
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_phys_regfile_24
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_phys_regfile_23
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_phys_regfile_22
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_phys_regfile_21
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_phys_regfile_20
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_phys_regfile_19
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_phys_regfile_18
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_phys_regfile_17
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_phys_regfile_16
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_phys_regfile_15
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_phys_regfile_14
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_phys_regfile_13
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_phys_regfile_12
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_phys_regfile_11
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_phys_regfile_10
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_phys_regfile_9
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_phys_regfile_8
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_phys_regfile_7
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_phys_regfile_6
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_phys_regfile_5
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_phys_regfile_4
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_phys_regfile_3
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_phys_regfile_2
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_phys_regfile_1
                       5K_hvratio_1_1    NangateOpenCellLibrary
fu_add                 5K_hvratio_1_1    NangateOpenCellLibrary
fu_mult                5K_hvratio_1_1    NangateOpenCellLibrary
fu_div_rem             5K_hvratio_1_1    NangateOpenCellLibrary
fu_br                  5K_hvratio_1_1    NangateOpenCellLibrary
fu_mem                 5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_execute_0
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_execute_1
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reservation_station_0
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reservation_station_19
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reservation_station_18
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reservation_station_17
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reservation_station_16
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reservation_station_15
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reservation_station_14
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reservation_station_13
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reservation_station_12
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reservation_station_11
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reservation_station_10
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reservation_station_9
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reservation_station_8
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reservation_station_7
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reservation_station_6
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reservation_station_5
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reservation_station_4
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reservation_station_3
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reservation_station_2
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reservation_station_1
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_valid_array_4_3
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_valid_array_4_2
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_valid_array_4_1
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_valid_array_4_0
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_lru_array_0_31
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_lru_array_0_30
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_lru_array_0_29
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_lru_array_0_28
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_lru_array_0_27
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_lru_array_0_26
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_lru_array_0_25
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_lru_array_0_24
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_lru_array_0_23
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_lru_array_0_22
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_lru_array_0_21
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_lru_array_0_20
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_lru_array_0_19
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_lru_array_0_18
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_lru_array_0_17
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_lru_array_0_16
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_valid_array_0_3
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_valid_array_0_2
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_valid_array_0_1
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_valid_array_0_0
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_lru_array_0_0
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_lru_array_0_15
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_lru_array_0_14
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_lru_array_0_13
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_lru_array_0_12
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_lru_array_0_11
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_lru_array_0_10
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_lru_array_0_9
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_lru_array_0_8
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_lru_array_0_7
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_lru_array_0_6
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_lru_array_0_5
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_lru_array_0_4
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_lru_array_0_3
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_lru_array_0_2
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_lru_array_0_1
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_fu_mult
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_fu_mult_DW_mult_seq_J21_0_1
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_fu_mult_DW_mult_seq_J21_0_0
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_fu_div_rem
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_fu_div_rem_DW_div_seq_J19_0_1
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_fu_div_rem_DW_div_seq_J19_0_0
                       5K_hvratio_1_1    NangateOpenCellLibrary


Global Operating Voltage = 1.1  
Power-specific unit information :
    Voltage Units = 1V
    Capacitance Units = 1.000000ff
    Time Units = 1ns
    Dynamic Power Units = 1uW    (derived from V,C,T units)
    Leakage Power Units = 1nW


  Cell Internal Power  =  25.0212 mW   (83%)
  Net Switching Power  =   5.1386 mW   (17%)
                         ---------
Total Dynamic Power    =  30.1598 mW  (100%)

Cell Leakage Power     =   3.1460 mW


                 Internal         Switching           Leakage            Total
Power Group      Power            Power               Power              Power   (   %    )  Attrs
--------------------------------------------------------------------------------------------------
io_pad             0.0000            0.0000            0.0000            0.0000  (   0.00%)
memory         1.1230e+04           74.1104        4.1536e+04        1.1346e+04  (  34.06%)
black_box          0.0000            0.0000            0.0000            0.0000  (   0.00%)
clock_network  1.4891e+03        3.0322e+03        2.2494e+04        4.5438e+03  (  13.64%)
register       1.1195e+04          169.8449        1.0757e+06        1.2440e+04  (  37.35%)
sequential         0.0000            0.0000            0.0000            0.0000  (   0.00%)
combinational  1.1075e+03        1.8622e+03        2.0063e+06        4.9760e+03  (  14.94%)
--------------------------------------------------------------------------------------------------
Total          2.5021e+04 uW     5.1384e+03 uW     3.1460e+06 nW     3.3306e+04 uW
1
33.3058
 
 ``` 

 </details> 
<details><summary>compression ✅</summary> 

 ``` 
 mkdir -p spike
rm -f vcs/dump.fsdb
cd vcs && ./top_tb -l simulation.log -exitstatus +NO_DUMP_ALL_ECE411 \
	+TIMEOUT_ECE411=4250000 \
	+CLOCK_PERIOD_PS_ECE411=1990 \
	+MEMLST_ECE411="/srv/ece411ag/ag/given/mp_ooo/testcode/comp/im/compression/memory_32.lst" \
	+BRAM_0_ON_X_ECE411=0
Chronologic VCS simulator copyright 1991-2020
Contains Synopsys proprietary information.
Compiler version R-2020.12-SP1-1_Full64; Runtime version R-2020.12-SP1-1_Full64;  Dec  3 20:36 2024
*Verdi* Loading libsscore_vcs202012.so
FSDB Dumper for VCS, Release Verdi_R-2020.12-SP1-1, Linux x86_64/64bit, 04/20/2021
(C) 1996 - 2021 by Synopsys, Inc.
*Verdi* : Create FSDB file 'dump.fsdb'
*Verdi* : Begin traversing the scope (top_tb.dut), layer (0).
*Verdi* : Enable +all dumping.
*Verdi* : End of traversing.
*Verdi* : fsdbDumpoff - All FSDB files at 0 ps.
using memory file /srv/ece411ag/ag/given/mp_ooo/testcode/comp/im/compression/memory_32.lst
using memory file /srv/ece411ag/ag/given/mp_ooo/testcode/comp/im/compression/memory_32.lst
dut commit No.                   0, rd_s: x00, rd: 0x00000000
dut commit No.                1000, rd_s: x14, rd: 0xeffff274
dut commit No.                2000, rd_s: x00, rd: 0x00000000
dut commit No.                3000, rd_s: x06, rd: 0x616e6f69
dut commit No.                4000, rd_s: x00, rd: 0x00000000
dut commit No.                5000, rd_s: x00, rd: 0x00000000
Monitor: Segment Start time is             53928005
Monitor: Power Start time is             53929995
*Verdi* : fsdbDumpon - All FSDB files at 53,929,995 ps.
dut commit No.                6000, rd_s: x11, rd: 0x0000000d
dut commit No.                7000, rd_s: x29, rd: 0x00000020
dut commit No.                8000, rd_s: x14, rd: 0x00000023
dut commit No.                9000, rd_s: x06, rd: 0x00000000
dut commit No.               10000, rd_s: x06, rd: 0x00000001
dut commit No.               11000, rd_s: x11, rd: 0x0000007c
dut commit No.               12000, rd_s: x11, rd: 0x00000004
dut commit No.               13000, rd_s: x00, rd: 0x00000000
dut commit No.               14000, rd_s: x17, rd: 0x00000003
dut commit No.               15000, rd_s: x15, rd: 0xefffd952
dut commit No.               16000, rd_s: x00, rd: 0x00000000
dut commit No.               17000, rd_s: x11, rd: 0x0000000c
dut commit No.               18000, rd_s: x15, rd: 0x00000000
dut commit No.               19000, rd_s: x00, rd: 0x00000000
dut commit No.               20000, rd_s: x17, rd: 0x00000007
dut commit No.               21000, rd_s: x15, rd: 0xefffd99e
dut commit No.               22000, rd_s: x00, rd: 0x00000000
dut commit No.               23000, rd_s: x11, rd: 0x00000001
dut commit No.               24000, rd_s: x06, rd: 0x0000000e
dut commit No.               25000, rd_s: x06, rd: 0x00000000
dut commit No.               26000, rd_s: x11, rd: 0x00000000
dut commit No.               27000, rd_s: x11, rd: 0x00000012
dut commit No.               28000, rd_s: x29, rd: 0x00000069
dut commit No.               29000, rd_s: x14, rd: 0x0000011d
dut commit No.               30000, rd_s: x06, rd: 0x00000000
dut commit No.               31000, rd_s: x06, rd: 0x00000001
dut commit No.               32000, rd_s: x11, rd: 0x00000000
dut commit No.               33000, rd_s: x11, rd: 0x00000002
dut commit No.               34000, rd_s: x00, rd: 0x00000000
dut commit No.               35000, rd_s: x17, rd: 0x00000003
dut commit No.               36000, rd_s: x15, rd: 0xefffda52
dut commit No.               37000, rd_s: x00, rd: 0x00000000
dut commit No.               38000, rd_s: x11, rd: 0x00000000
dut commit No.               39000, rd_s: x15, rd: 0x00000000
dut commit No.               40000, rd_s: x00, rd: 0x00000000
dut commit No.               41000, rd_s: x17, rd: 0x00000007
dut commit No.               42000, rd_s: x15, rd: 0xefffda96
dut commit No.               43000, rd_s: x00, rd: 0x00000000
dut commit No.               44000, rd_s: x11, rd: 0x00000051
dut commit No.               45000, rd_s: x06, rd: 0x0000000c
dut commit No.               46000, rd_s: x06, rd: 0x00000001
dut commit No.               47000, rd_s: x11, rd: 0x00000004
dut commit No.               48000, rd_s: x11, rd: 0x00000012
dut commit No.               49000, rd_s: x29, rd: 0x00000020
dut commit No.               50000, rd_s: x14, rd: 0x00000217
dut commit No.               51000, rd_s: x06, rd: 0x00000000
dut commit No.               52000, rd_s: x06, rd: 0x00000000
dut commit No.               53000, rd_s: x11, rd: 0x00000006
dut commit No.               54000, rd_s: x11, rd: 0x00000030
dut commit No.               55000, rd_s: x00, rd: 0x00000000
dut commit No.               56000, rd_s: x17, rd: 0x00000003
dut commit No.               57000, rd_s: x15, rd: 0xefffdb4a
dut commit No.               58000, rd_s: x00, rd: 0x00000000
dut commit No.               59000, rd_s: x11, rd: 0x00000000
dut commit No.               60000, rd_s: x15, rd: 0x00000000
dut commit No.               61000, rd_s: x00, rd: 0x00000000
dut commit No.               62000, rd_s: x17, rd: 0x00000007
dut commit No.               63000, rd_s: x15, rd: 0xefffdb96
dut commit No.               64000, rd_s: x00, rd: 0x00000000
dut commit No.               65000, rd_s: x11, rd: 0x00000000
dut commit No.               66000, rd_s: x06, rd: 0x00000004
dut commit No.               67000, rd_s: x06, rd: 0x00000000
dut commit No.               68000, rd_s: x11, rd: 0x00000000
dut commit No.               69000, rd_s: x11, rd: 0x00000002
dut commit No.               70000, rd_s: x29, rd: 0x00000021
dut commit No.               71000, rd_s: x14, rd: 0x00000311
dut commit No.               72000, rd_s: x06, rd: 0x00000000
dut commit No.               73000, rd_s: x06, rd: 0x00000001
dut commit No.               74000, rd_s: x11, rd: 0x0000001e
dut commit No.               75000, rd_s: x11, rd: 0x00000000
dut commit No.               76000, rd_s: x00, rd: 0x00000000
dut commit No.               77000, rd_s: x17, rd: 0x00000003
dut commit No.               78000, rd_s: x15, rd: 0xefffdc42
dut commit No.               79000, rd_s: x00, rd: 0x00000000
dut commit No.               80000, rd_s: x11, rd: 0x00000008
dut commit No.               81000, rd_s: x15, rd: 0x00000001
dut commit No.               82000, rd_s: x00, rd: 0x00000000
dut commit No.               83000, rd_s: x17, rd: 0x00000007
dut commit No.               84000, rd_s: x15, rd: 0xefffdc8e
dut commit No.               85000, rd_s: x00, rd: 0x00000000
dut commit No.               86000, rd_s: x11, rd: 0x00000000
dut commit No.               87000, rd_s: x06, rd: 0x0000000c
dut commit No.               88000, rd_s: x06, rd: 0x00000000
dut commit No.               89000, rd_s: x11, rd: 0x000000a4
dut commit No.               90000, rd_s: x11, rd: 0x00000009
dut commit No.               91000, rd_s: x29, rd: 0x00000061
dut commit No.               92000, rd_s: x14, rd: 0x0000040b
dut commit No.               93000, rd_s: x06, rd: 0x00000000
dut commit No.               94000, rd_s: x06, rd: 0x00000001
dut commit No.               95000, rd_s: x11, rd: 0x0000007e
dut commit No.               96000, rd_s: x11, rd: 0x00000006
dut commit No.               97000, rd_s: x00, rd: 0x00000000
dut commit No.               98000, rd_s: x17, rd: 0x00000003
dut commit No.               99000, rd_s: x15, rd: 0xefffdd3a
dut commit No.              100000, rd_s: x00, rd: 0x00000000
dut commit No.              101000, rd_s: x11, rd: 0x00000029
dut commit No.              102000, rd_s: x15, rd: 0x00000000
dut commit No.              103000, rd_s: x00, rd: 0x00000000
dut commit No.              104000, rd_s: x17, rd: 0x00000007
dut commit No.              105000, rd_s: x15, rd: 0xefffdd86
dut commit No.              106000, rd_s: x00, rd: 0x00000000
dut commit No.              107000, rd_s: x11, rd: 0x00000000
dut commit No.              108000, rd_s: x06, rd: 0x00000005
dut commit No.              109000, rd_s: x06, rd: 0x00000001
dut commit No.              110000, rd_s: x11, rd: 0x00000000
dut commit No.              111000, rd_s: x11, rd: 0x00000004
dut commit No.              112000, rd_s: x29, rd: 0x00000020
dut commit No.              113000, rd_s: x14, rd: 0x00000505
dut commit No.              114000, rd_s: x06, rd: 0x00000000
dut commit No.              115000, rd_s: x06, rd: 0x00000001
dut commit No.              116000, rd_s: x11, rd: 0x00000000
dut commit No.              117000, rd_s: x11, rd: 0x00000018
dut commit No.              118000, rd_s: x00, rd: 0x00000000
dut commit No.              119000, rd_s: x17, rd: 0x00000003
dut commit No.              120000, rd_s: x15, rd: 0xefffde3a
dut commit No.              121000, rd_s: x00, rd: 0x00000000
dut commit No.              122000, rd_s: x11, rd: 0x00000000
dut commit No.              123000, rd_s: x15, rd: 0x00000000
dut commit No.              124000, rd_s: x00, rd: 0x00000000
dut commit No.              125000, rd_s: x17, rd: 0x00000007
dut commit No.              126000, rd_s: x15, rd: 0xefffde7e
dut commit No.              127000, rd_s: x00, rd: 0x00000000
dut commit No.              128000, rd_s: x11, rd: 0x00000020
dut commit No.              129000, rd_s: x06, rd: 0x0000000d
dut commit No.              130000, rd_s: x06, rd: 0x00000000
dut commit No.              131000, rd_s: x11, rd: 0x0000000a
dut commit No.              132000, rd_s: x11, rd: 0x000000cd
dut commit No.              133000, rd_s: x29, rd: 0x00000063
dut commit No.              134000, rd_s: x14, rd: 0x000005ff
dut commit No.              135000, rd_s: x06, rd: 0x00000000
dut commit No.              136000, rd_s: x06, rd: 0x00000001
dut commit No.              137000, rd_s: x11, rd: 0x00000006
dut commit No.              138000, rd_s: x11, rd: 0x00000020
dut commit No.              139000, rd_s: x00, rd: 0x00000000
dut commit No.              140000, rd_s: x17, rd: 0x00000003
dut commit No.              141000, rd_s: x15, rd: 0xefffdf32
dut commit No.              142000, rd_s: x00, rd: 0x00000000
dut commit No.              143000, rd_s: x11, rd: 0x00000002
dut commit No.              144000, rd_s: x15, rd: 0x00000000
dut commit No.              145000, rd_s: x00, rd: 0x00000000
dut commit No.              146000, rd_s: x17, rd: 0x00000007
dut commit No.              147000, rd_s: x15, rd: 0xefffdf7e
dut commit No.              148000, rd_s: x00, rd: 0x00000000
dut commit No.              149000, rd_s: x11, rd: 0x00000000
dut commit No.              150000, rd_s: x06, rd: 0x0000000e
dut commit No.              151000, rd_s: x06, rd: 0x00000000
dut commit No.              152000, rd_s: x11, rd: 0x00000026
dut commit No.              153000, rd_s: x11, rd: 0x00000001
dut commit No.              154000, rd_s: x29, rd: 0x00000020
dut commit No.              155000, rd_s: x14, rd: 0x000006f9
dut commit No.              156000, rd_s: x06, rd: 0x00000000
dut commit No.              157000, rd_s: x06, rd: 0x00000001
dut commit No.              158000, rd_s: x11, rd: 0x0000001e
dut commit No.              159000, rd_s: x11, rd: 0x00000000
dut commit No.              160000, rd_s: x00, rd: 0x00000000
dut commit No.              161000, rd_s: x17, rd: 0x00000003
dut commit No.              162000, rd_s: x15, rd: 0xefffe02a
dut commit No.              163000, rd_s: x00, rd: 0x00000000
dut commit No.              164000, rd_s: x11, rd: 0x00000002
dut commit No.              165000, rd_s: x15, rd: 0x00000001
dut commit No.              166000, rd_s: x00, rd: 0x00000000
dut commit No.              167000, rd_s: x17, rd: 0x00000007
dut commit No.              168000, rd_s: x15, rd: 0xefffe076
dut commit No.              169000, rd_s: x00, rd: 0x00000000
dut commit No.              170000, rd_s: x11, rd: 0x00000000
dut commit No.              171000, rd_s: x06, rd: 0x0000000e
dut commit No.              172000, rd_s: x06, rd: 0x00000000
dut commit No.              173000, rd_s: x11, rd: 0x000000dc
dut commit No.              174000, rd_s: x11, rd: 0x0000000a
dut commit No.              175000, rd_s: x29, rd: 0x00000020
dut commit No.              176000, rd_s: x14, rd: 0x000007f3
dut commit No.              177000, rd_s: x06, rd: 0x00000000
dut commit No.              178000, rd_s: x06, rd: 0x00000000
dut commit No.              179000, rd_s: x11, rd: 0x0000007e
dut commit No.              180000, rd_s: x11, rd: 0x00000000
dut commit No.              181000, rd_s: x00, rd: 0x00000000
dut commit No.              182000, rd_s: x17, rd: 0x00000003
dut commit No.              183000, rd_s: x15, rd: 0xefffe122
dut commit No.              184000, rd_s: x00, rd: 0x00000000
dut commit No.              185000, rd_s: x11, rd: 0x00000004
dut commit No.              186000, rd_s: x15, rd: 0x00000000
dut commit No.              187000, rd_s: x00, rd: 0x00000000
dut commit No.              188000, rd_s: x17, rd: 0x00000007
dut commit No.              189000, rd_s: x15, rd: 0xefffe16e
dut commit No.              190000, rd_s: x00, rd: 0x00000000
dut commit No.              191000, rd_s: x11, rd: 0x00000004
dut commit No.              192000, rd_s: x06, rd: 0x0000000c
dut commit No.              193000, rd_s: x06, rd: 0x00000001
dut commit No.              194000, rd_s: x11, rd: 0x00000002
dut commit No.              195000, rd_s: x11, rd: 0x00000013
dut commit No.              196000, rd_s: x29, rd: 0x0000006d
dut commit No.              197000, rd_s: x14, rd: 0x000008ed
dut commit No.              198000, rd_s: x06, rd: 0x00000000
dut commit No.              199000, rd_s: x06, rd: 0x00000001
dut commit No.              200000, rd_s: x11, rd: 0x00000000
dut commit No.              201000, rd_s: x11, rd: 0x00000008
dut commit No.              202000, rd_s: x00, rd: 0x00000000
dut commit No.              203000, rd_s: x17, rd: 0x00000003
dut commit No.              204000, rd_s: x15, rd: 0xefffe222
dut commit No.              205000, rd_s: x00, rd: 0x00000000
dut commit No.              206000, rd_s: x11, rd: 0x00000000
dut commit No.              207000, rd_s: x15, rd: 0x00000000
dut commit No.              208000, rd_s: x00, rd: 0x00000000
dut commit No.              209000, rd_s: x17, rd: 0x00000007
dut commit No.              210000, rd_s: x15, rd: 0xefffe266
dut commit No.              211000, rd_s: x00, rd: 0x00000000
dut commit No.              212000, rd_s: x11, rd: 0x00000000
dut commit No.              213000, rd_s: x06, rd: 0x0000000d
dut commit No.              214000, rd_s: x06, rd: 0x00000001
dut commit No.              215000, rd_s: x11, rd: 0x0000000e
dut commit No.              216000, rd_s: x11, rd: 0x0000002a
dut commit No.              217000, rd_s: x29, rd: 0x00000063
dut commit No.              218000, rd_s: x14, rd: 0x000009e7
dut commit No.              219000, rd_s: x06, rd: 0x00000000
dut commit No.              220000, rd_s: x06, rd: 0x00000001
dut commit No.              221000, rd_s: x11, rd: 0x00000006
dut commit No.              222000, rd_s: x11, rd: 0x00000002
dut commit No.              223000, rd_s: x00, rd: 0x00000000
dut commit No.              224000, rd_s: x17, rd: 0x00000003
dut commit No.              225000, rd_s: x15, rd: 0xefffe31a
dut commit No.              226000, rd_s: x00, rd: 0x00000000
dut commit No.              227000, rd_s: x11, rd: 0x00000000
dut commit No.              228000, rd_s: x15, rd: 0x00000000
dut commit No.              229000, rd_s: x00, rd: 0x00000000
dut commit No.              230000, rd_s: x17, rd: 0x00000007
dut commit No.              231000, rd_s: x15, rd: 0xefffe366
dut commit No.              232000, rd_s: x00, rd: 0x00000000
dut commit No.              233000, rd_s: x11, rd: 0x00000000
dut commit No.              234000, rd_s: x06, rd: 0x0000000e
dut commit No.              235000, rd_s: x06, rd: 0x00000000
dut commit No.              236000, rd_s: x11, rd: 0x00000000
dut commit No.              237000, rd_s: x11, rd: 0x00000002
dut commit No.              238000, rd_s: x29, rd: 0x0000006f
dut commit No.              239000, rd_s: x14, rd: 0x00000ae1
dut commit No.              240000, rd_s: x06, rd: 0x00000000
dut commit No.              241000, rd_s: x06, rd: 0x00000000
dut commit No.              242000, rd_s: x11, rd: 0x0000001e
dut commit No.              243000, rd_s: x11, rd: 0x00000001
dut commit No.              244000, rd_s: x00, rd: 0x00000000
dut commit No.              245000, rd_s: x17, rd: 0x00000003
dut commit No.              246000, rd_s: x15, rd: 0xefffe412
dut commit No.              247000, rd_s: x00, rd: 0x00000000
dut commit No.              248000, rd_s: x11, rd: 0x0000000a
dut commit No.              249000, rd_s: x15, rd: 0x00000001
dut commit No.              250000, rd_s: x00, rd: 0x00000000
dut commit No.              251000, rd_s: x17, rd: 0x00000007
dut commit No.              252000, rd_s: x15, rd: 0xefffe45e
dut commit No.              253000, rd_s: x00, rd: 0x00000000
dut commit No.              254000, rd_s: x11, rd: 0x00000001
dut commit No.              255000, rd_s: x06, rd: 0x0000000e
dut commit No.              256000, rd_s: x06, rd: 0x00000000
dut commit No.              257000, rd_s: x11, rd: 0x00000018
dut commit No.              258000, rd_s: x11, rd: 0x0000000c
dut commit No.              259000, rd_s: x29, rd: 0x00000074
dut commit No.              260000, rd_s: x14, rd: 0x00000bdb
dut commit No.              261000, rd_s: x06, rd: 0x00000000
dut commit No.              262000, rd_s: x06, rd: 0x00000001
dut commit No.              263000, rd_s: x11, rd: 0x0000007e
dut commit No.              264000, rd_s: x11, rd: 0x00000000
dut commit No.              265000, rd_s: x00, rd: 0x00000000
dut commit No.              266000, rd_s: x17, rd: 0x00000003
dut commit No.              267000, rd_s: x15, rd: 0xefffe50a
dut commit No.              268000, rd_s: x00, rd: 0x00000000
dut commit No.              269000, rd_s: x11, rd: 0x0000000c
dut commit No.              270000, rd_s: x15, rd: 0x00000000
dut commit No.              271000, rd_s: x00, rd: 0x00000000
dut commit No.              272000, rd_s: x17, rd: 0x00000007
dut commit No.              273000, rd_s: x15, rd: 0xefffe556
dut commit No.              274000, rd_s: x00, rd: 0x00000000
dut commit No.              275000, rd_s: x11, rd: 0x00000010
dut commit No.              276000, rd_s: x06, rd: 0x0000000e
dut commit No.              277000, rd_s: x06, rd: 0x00000001
dut commit No.              278000, rd_s: x11, rd: 0x00000000
dut commit No.              279000, rd_s: x11, rd: 0x00000007
dut commit No.              280000, rd_s: x29, rd: 0x0000006f
dut commit No.              281000, rd_s: x14, rd: 0x00000cd5
dut commit No.              282000, rd_s: x06, rd: 0x00000000
dut commit No.              283000, rd_s: x06, rd: 0x00000001
dut commit No.              284000, rd_s: x11, rd: 0x00000000
dut commit No.              285000, rd_s: x11, rd: 0x0000001a
dut commit No.              286000, rd_s: x00, rd: 0x00000000
dut commit No.              287000, rd_s: x17, rd: 0x00000003
dut commit No.              288000, rd_s: x15, rd: 0xefffe60a
dut commit No.              289000, rd_s: x00, rd: 0x00000000
dut commit No.              290000, rd_s: x11, rd: 0x00000000
dut commit No.              291000, rd_s: x15, rd: 0x00000000
dut commit No.              292000, rd_s: x00, rd: 0x00000000
dut commit No.              293000, rd_s: x17, rd: 0x00000007
dut commit No.              294000, rd_s: x15, rd: 0xefffe64e
dut commit No.              295000, rd_s: x00, rd: 0x00000000
dut commit No.              296000, rd_s: x11, rd: 0x00000008
dut commit No.              297000, rd_s: x06, rd: 0x0000000f
dut commit No.              298000, rd_s: x06, rd: 0x00000001
dut commit No.              299000, rd_s: x11, rd: 0x00000002
dut commit No.              300000, rd_s: x11, rd: 0x000000e1
dut commit No.              301000, rd_s: x29, rd: 0x0000006f
dut commit No.              302000, rd_s: x14, rd: 0x00000dcf
dut commit No.              303000, rd_s: x06, rd: 0x00000000
dut commit No.              304000, rd_s: x06, rd: 0x00000001
dut commit No.              305000, rd_s: x11, rd: 0x00000006
dut commit No.              306000, rd_s: x11, rd: 0x00000000
dut commit No.              307000, rd_s: x00, rd: 0x00000000
dut commit No.              308000, rd_s: x17, rd: 0x00000003
dut commit No.              309000, rd_s: x15, rd: 0xefffe702
dut commit No.              310000, rd_s: x00, rd: 0x00000000
dut commit No.              311000, rd_s: x11, rd: 0x00000002
dut commit No.              312000, rd_s: x15, rd: 0x00000000
dut commit No.              313000, rd_s: x00, rd: 0x00000000
dut commit No.              314000, rd_s: x17, rd: 0x00000007
dut commit No.              315000, rd_s: x15, rd: 0xefffe74e
dut commit No.              316000, rd_s: x00, rd: 0x00000000
dut commit No.              317000, rd_s: x11, rd: 0x00000000
dut commit No.              318000, rd_s: x06, rd: 0x0000000c
dut commit No.              319000, rd_s: x06, rd: 0x00000000
dut commit No.              320000, rd_s: x11, rd: 0x00000034
dut commit No.              321000, rd_s: x11, rd: 0x00000002
dut commit No.              322000, rd_s: x29, rd: 0x00000068
dut commit No.              323000, rd_s: x14, rd: 0x00000ec9
dut commit No.              324000, rd_s: x06, rd: 0x00000000
dut commit No.              325000, rd_s: x06, rd: 0x00000001
dut commit No.              326000, rd_s: x11, rd: 0x0000001e
dut commit No.              327000, rd_s: x11, rd: 0x00000001
dut commit No.              328000, rd_s: x00, rd: 0x00000000
dut commit No.              329000, rd_s: x17, rd: 0x00000003
dut commit No.              330000, rd_s: x15, rd: 0xefffe7fa
dut commit No.              331000, rd_s: x00, rd: 0x00000000
dut commit No.              332000, rd_s: x11, rd: 0x00000002
dut commit No.              333000, rd_s: x15, rd: 0x00000001
dut commit No.              334000, rd_s: x00, rd: 0x00000000
dut commit No.              335000, rd_s: x17, rd: 0x00000007
dut commit No.              336000, rd_s: x15, rd: 0xefffe846
dut commit No.              337000, rd_s: x00, rd: 0x00000000
dut commit No.              338000, rd_s: x11, rd: 0x00000000
dut commit No.              339000, rd_s: x06, rd: 0x0000000e
dut commit No.              340000, rd_s: x06, rd: 0x00000000
dut commit No.              341000, rd_s: x11, rd: 0x00000042
dut commit No.              342000, rd_s: x11, rd: 0x00000002
dut commit No.              343000, rd_s: x29, rd: 0x00000065
dut commit No.              344000, rd_s: x14, rd: 0x00000fc3
dut commit No.              345000, rd_s: x06, rd: 0x00000000
dut commit No.              346000, rd_s: x06, rd: 0x00000000
dut commit No.              347000, rd_s: x11, rd: 0x0000003e
dut commit No.              348000, rd_s: x11, rd: 0x00000005
dut commit No.              349000, rd_s: x00, rd: 0x00000000
dut commit No.              350000, rd_s: x17, rd: 0x00000003
dut commit No.              351000, rd_s: x15, rd: 0xefffe8f2
dut commit No.              352000, rd_s: x00, rd: 0x00000000
dut commit No.              353000, rd_s: x11, rd: 0x00000023
dut commit No.              354000, rd_s: x15, rd: 0x00000000
dut commit No.              355000, rd_s: x00, rd: 0x00000000
dut commit No.              356000, rd_s: x17, rd: 0x00000007
dut commit No.              357000, rd_s: x15, rd: 0xefffe93e
dut commit No.              358000, rd_s: x00, rd: 0x00000000
dut commit No.              359000, rd_s: x11, rd: 0x00000004
dut commit No.              360000, rd_s: x06, rd: 0x0000000e
dut commit No.              361000, rd_s: x06, rd: 0x00000001
dut commit No.              362000, rd_s: x11, rd: 0x00000000
dut commit No.              363000, rd_s: x11, rd: 0x00000039
dut commit No.              364000, rd_s: x29, rd: 0x00000065
dut commit No.              365000, rd_s: x14, rd: 0x000010bd
dut commit No.              366000, rd_s: x06, rd: 0x00000000
dut commit No.              367000, rd_s: x06, rd: 0x00000001
dut commit No.              368000, rd_s: x11, rd: 0x00000000
dut commit No.              369000, rd_s: x11, rd: 0x00000015
dut commit No.              370000, rd_s: x00, rd: 0x00000000
dut commit No.              371000, rd_s: x17, rd: 0x00000003
dut commit No.              372000, rd_s: x15, rd: 0xefffe9f2
dut commit No.              373000, rd_s: x00, rd: 0x00000000
dut commit No.              374000, rd_s: x11, rd: 0x00000000
dut commit No.              375000, rd_s: x15, rd: 0x00000000
dut commit No.              376000, rd_s: x00, rd: 0x00000000
dut commit No.              377000, rd_s: x17, rd: 0x00000007
dut commit No.              378000, rd_s: x15, rd: 0xefffea36
dut commit No.              379000, rd_s: x00, rd: 0x00000000
dut commit No.              380000, rd_s: x11, rd: 0x00000002
dut commit No.              381000, rd_s: x06, rd: 0x0000000e
dut commit No.              382000, rd_s: x06, rd: 0x00000001
dut commit No.              383000, rd_s: x11, rd: 0x00000000
dut commit No.              384000, rd_s: x11, rd: 0x00000021
dut commit No.              385000, rd_s: x29, rd: 0x00000065
dut commit No.              386000, rd_s: x14, rd: 0x000011b7
dut commit No.              387000, rd_s: x06, rd: 0x00000000
dut commit No.              388000, rd_s: x06, rd: 0x00000001
dut commit No.              389000, rd_s: x11, rd: 0x00000006
dut commit No.              390000, rd_s: x11, rd: 0x00000005
dut commit No.              391000, rd_s: x00, rd: 0x00000000
dut commit No.              392000, rd_s: x17, rd: 0x00000003
dut commit No.              393000, rd_s: x15, rd: 0xefffeaea
dut commit No.              394000, rd_s: x00, rd: 0x00000000
dut commit No.              395000, rd_s: x11, rd: 0x00000000
dut commit No.              396000, rd_s: x15, rd: 0x00000000
dut commit No.              397000, rd_s: x00, rd: 0x00000000
dut commit No.              398000, rd_s: x17, rd: 0x00000007
dut commit No.              399000, rd_s: x15, rd: 0xefffeb36
dut commit No.              400000, rd_s: x00, rd: 0x00000000
dut commit No.              401000, rd_s: x11, rd: 0x00000001
dut commit No.              402000, rd_s: x06, rd: 0x0000000e
dut commit No.              403000, rd_s: x06, rd: 0x00000000
dut commit No.              404000, rd_s: x11, rd: 0x00000000
dut commit No.              405000, rd_s: x11, rd: 0x00000001
dut commit No.              406000, rd_s: x29, rd: 0x0000006e
dut commit No.              407000, rd_s: x14, rd: 0x000012b1
dut commit No.              408000, rd_s: x06, rd: 0x00000000
dut commit No.              409000, rd_s: x06, rd: 0x00000001
dut commit No.              410000, rd_s: x11, rd: 0x0000001e
dut commit No.              411000, rd_s: x11, rd: 0x00000000
dut commit No.              412000, rd_s: x00, rd: 0x00000000
dut commit No.              413000, rd_s: x17, rd: 0x00000003
dut commit No.              414000, rd_s: x15, rd: 0xefffebe2
dut commit No.              415000, rd_s: x00, rd: 0x00000000
dut commit No.              416000, rd_s: x11, rd: 0x0000000c
dut commit No.              417000, rd_s: x15, rd: 0x00000001
dut commit No.              418000, rd_s: x00, rd: 0x00000000
dut commit No.              419000, rd_s: x17, rd: 0x00000007
dut commit No.              420000, rd_s: x15, rd: 0xefffec2e
dut commit No.              421000, rd_s: x00, rd: 0x00000000
dut commit No.              422000, rd_s: x11, rd: 0x00000007
dut commit No.              423000, rd_s: x06, rd: 0x0000000c
dut commit No.              424000, rd_s: x06, rd: 0x00000000
dut commit No.              425000, rd_s: x11, rd: 0x00000030
Monitor: Power Stop time is           1574150695
*Verdi* : fsdbDumpoff - All FSDB files at 1,574,150,695 ps.
Monitor: Segment Stop time is           1574152685
Monitor: Segment IPC: 0.549800
Monitor: Segment Time:           1520224680
$finish called from file "/srv/tmp/c48772b1-f2a2-42f1-9786-660cc5780515/dut/sim/../hvl/vcs/top_tb.sv", line 57.
$finish at simulation time           1574188505
           V C S   S i m u l a t i o n   R e p o r t 
Time: 1574188505 ps
CPU Time:    256.900 seconds;       Data structure size:   1.2Mb
Tue Dec  3 20:39:25 2024
[0;32mSpike diff Passed [0m
0.549800
1520224680
cd ../compression/vcs && fsdb2saif dump.fsdb -bt 53929995ps -et 1574150695ps -s top_tb/dut
fsdb2saif - FSDB to backward SAIF converter, Release Verdi_R-2020.12-SP1-1 (RH Linux x86_64/64bit) -- Tue Apr 20 04:17:41 PDT 2021

Copyright (c) 1996 - 2021 Synopsys, Inc.
This software and the associated documentation are proprietary to Synopsys, Inc. 
This software may only be used in accordance with the terms and conditions of a written license agreement with Synopsys, Inc. 
All other use, reproduction, or distribution of this software is strictly prohibited.

done
dump.fsdb.saif is generated successfully.
logDir = /srv/tmp/c48772b1-f2a2-42f1-9786-660cc5780515/dut/compression/vcs/fsdb2saifLog
mkdir -p ../compression/reports outputs
dc_shell -f power.tcl |& tee ../compression/reports/power.log
/srv/software/Synopsys-2021_x86_64/syn/R-2020.09-SP4/bin/dc_shell: /srv/software/Synopsys-2021_x86_64/syn/R-2020.09-SP4/bin/snps_platform: /bin/csh: bad interpreter: No such file or directory
Information: License queuing is enabled. (DCSH-18)

                           Design Compiler Graphical 
                                 DC Ultra (TM)
                                  DFTMAX (TM)
                              Power Compiler (TM)
                                 DesignWare (R)
                                 DC Expert (TM)
                               Design Vision (TM)
                               HDL Compiler (TM)
                               VHDL Compiler (TM)
                                  DFT Compiler
                               Design Compiler(R)

               Version R-2020.09-SP4 for linux64 - Mar 02, 2021 

                    Copyright (c) 1988 - 2021 Synopsys, Inc.
   This software and the associated documentation are proprietary to Synopsys,
 Inc. This software may only be used in accordance with the terms and conditions
 of a written license agreement with Synopsys, Inc. All other use, reproduction,
            or distribution of this software is strictly prohibited.
Initializing...
set symbol_library [list generic.sdb]
generic.sdb
set synthetic_library [list dw_foundation.sldb]
dw_foundation.sldb
set target_library [getenv STD_CELL_LIB]
/srv/ece411ag/freepdk-45nm/stdcells.db
set sram_library [getenv SRAM_LIB]
/srv/tmp/c48772b1-f2a2-42f1-9786-660cc5780515/dut/synth/../sram/output/mp_cache_data_array/mp_cache_data_array_TT_1p0V_25C_lib.db /srv/tmp/c48772b1-f2a2-42f1-9786-660cc5780515/dut/synth/../sram/output/mp_cache_tag_array/mp_cache_tag_array_TT_1p0V_25C_lib.db
if {$sram_library eq ""} {
   set link_library [list "*" $target_library $synthetic_library]
} else {
   set link_library [list "*" $target_library $synthetic_library $sram_library]
}
* /srv/ece411ag/freepdk-45nm/stdcells.db dw_foundation.sldb {/srv/tmp/c48772b1-f2a2-42f1-9786-660cc5780515/dut/synth/../sram/output/mp_cache_data_array/mp_cache_data_array_TT_1p0V_25C_lib.db /srv/tmp/c48772b1-f2a2-42f1-9786-660cc5780515/dut/synth/../sram/output/mp_cache_tag_array/mp_cache_tag_array_TT_1p0V_25C_lib.db}
get_license DC-Ultra-Features
1
get_license DC-Ultra-Opt
1
read_file -format ddc outputs/synth.ddc
Loading db file '/srv/ece411ag/freepdk-45nm/stdcells.db'
Loading db file '/srv/software/Synopsys-2021_x86_64/syn/R-2020.09-SP4/libraries/syn/dw_foundation.sldb'
Loading db file '/srv/tmp/c48772b1-f2a2-42f1-9786-660cc5780515/dut/sram/output/mp_cache_data_array/mp_cache_data_array_TT_1p0V_25C_lib.db'
Loading db file '/srv/tmp/c48772b1-f2a2-42f1-9786-660cc5780515/dut/sram/output/mp_cache_tag_array/mp_cache_tag_array_TT_1p0V_25C_lib.db'
Loading db file '/srv/software/Synopsys-2021_x86_64/syn/R-2020.09-SP4/libraries/syn/gtech.db'
Loading db file '/srv/software/Synopsys-2021_x86_64/syn/R-2020.09-SP4/libraries/syn/standard.sldb'
  Loading link library 'NangateOpenCellLibrary'
  Loading link library 'mp_cache_data_array_TT_1p0V_25C_lib'
  Loading link library 'mp_cache_tag_array_TT_1p0V_25C_lib'
  Loading link library 'gtech'
Reading ddc file '/srv/tmp/c48772b1-f2a2-42f1-9786-660cc5780515/dut/synth/outputs/synth.ddc'.
Information: Checking out the license 'DesignWare'. (SEC-104)
Loaded 410 designs.
Current design is 'cpu'.
cpu cache_1 cache_0 memory_queue cache_arbiter cacheline_adapter queue_DATA_WIDTH32_QUEUE_DEPTH32_1 queue_DATA_WIDTH32_QUEUE_DEPTH32_0 rename_dispatch rat rob rrat free_list phys_regfile execute reservation_station SNPS_CLOCK_GATE_HIGH_cpu_0 stage_1_1 stage_2_1 valid_array_7 valid_array_6 valid_array_5 valid_array_4 lru_array_1 stage_1_0 stage_2_0 valid_array_3 valid_array_2 valid_array_1 valid_array_0 lru_array_0 SNPS_CLOCK_GATE_HIGH_memory_queue_0 SNPS_CLOCK_GATE_HIGH_memory_queue_49 SNPS_CLOCK_GATE_HIGH_memory_queue_48 SNPS_CLOCK_GATE_HIGH_memory_queue_47 SNPS_CLOCK_GATE_HIGH_memory_queue_45 SNPS_CLOCK_GATE_HIGH_memory_queue_44 SNPS_CLOCK_GATE_HIGH_memory_queue_42 SNPS_CLOCK_GATE_HIGH_memory_queue_41 SNPS_CLOCK_GATE_HIGH_memory_queue_39 SNPS_CLOCK_GATE_HIGH_memory_queue_38 SNPS_CLOCK_GATE_HIGH_memory_queue_36 SNPS_CLOCK_GATE_HIGH_memory_queue_35 SNPS_CLOCK_GATE_HIGH_memory_queue_33 SNPS_CLOCK_GATE_HIGH_memory_queue_32 SNPS_CLOCK_GATE_HIGH_memory_queue_30 SNPS_CLOCK_GATE_HIGH_memory_queue_29 SNPS_CLOCK_GATE_HIGH_memory_queue_27 SNPS_CLOCK_GATE_HIGH_memory_queue_26 SNPS_CLOCK_GATE_HIGH_memory_queue_24 SNPS_CLOCK_GATE_HIGH_memory_queue_23 SNPS_CLOCK_GATE_HIGH_memory_queue_21 SNPS_CLOCK_GATE_HIGH_memory_queue_20 SNPS_CLOCK_GATE_HIGH_memory_queue_18 SNPS_CLOCK_GATE_HIGH_memory_queue_17 SNPS_CLOCK_GATE_HIGH_memory_queue_15 SNPS_CLOCK_GATE_HIGH_memory_queue_14 SNPS_CLOCK_GATE_HIGH_memory_queue_12 SNPS_CLOCK_GATE_HIGH_memory_queue_11 SNPS_CLOCK_GATE_HIGH_memory_queue_9 SNPS_CLOCK_GATE_HIGH_memory_queue_8 SNPS_CLOCK_GATE_HIGH_memory_queue_6 SNPS_CLOCK_GATE_HIGH_memory_queue_5 SNPS_CLOCK_GATE_HIGH_memory_queue_3 SNPS_CLOCK_GATE_HIGH_memory_queue_2 SNPS_CLOCK_GATE_HIGH_cache_arbiter_0 SNPS_CLOCK_GATE_HIGH_cache_arbiter_4 SNPS_CLOCK_GATE_HIGH_cache_arbiter_3 SNPS_CLOCK_GATE_HIGH_cache_arbiter_2 SNPS_CLOCK_GATE_HIGH_cache_arbiter_1 SNPS_CLOCK_GATE_HIGH_cacheline_adapter_0 SNPS_CLOCK_GATE_HIGH_cacheline_adapter_4 SNPS_CLOCK_GATE_HIGH_cacheline_adapter_3 SNPS_CLOCK_GATE_HIGH_cacheline_adapter_2 SNPS_CLOCK_GATE_HIGH_cacheline_adapter_1 SNPS_CLOCK_GATE_HIGH_queue_DATA_WIDTH32_QUEUE_DEPTH32_1_0 SNPS_CLOCK_GATE_HIGH_queue_DATA_WIDTH32_QUEUE_DEPTH32_1_33 SNPS_CLOCK_GATE_HIGH_queue_DATA_WIDTH32_QUEUE_DEPTH32_1_32 SNPS_CLOCK_GATE_HIGH_queue_DATA_WIDTH32_QUEUE_DEPTH32_1_31 SNPS_CLOCK_GATE_HIGH_queue_DATA_WIDTH32_QUEUE_DEPTH32_1_30 SNPS_CLOCK_GATE_HIGH_queue_DATA_WIDTH32_QUEUE_DEPTH32_1_29 SNPS_CLOCK_GATE_HIGH_queue_DATA_WIDTH32_QUEUE_DEPTH32_1_28 SNPS_CLOCK_GATE_HIGH_queue_DATA_WIDTH32_QUEUE_DEPTH32_1_27 SNPS_CLOCK_GATE_HIGH_queue_DATA_WIDTH32_QUEUE_DEPTH32_1_26 SNPS_CLOCK_GATE_HIGH_queue_DATA_WIDTH32_QUEUE_DEPTH32_1_25 SNPS_CLOCK_GATE_HIGH_queue_DATA_WIDTH32_QUEUE_DEPTH32_1_24 SNPS_CLOCK_GATE_HIGH_queue_DATA_WIDTH32_QUEUE_DEPTH32_1_23 SNPS_CLOCK_GATE_HIGH_queue_DATA_WIDTH32_QUEUE_DEPTH32_1_22 SNPS_CLOCK_GATE_HIGH_queue_DATA_WIDTH32_QUEUE_DEPTH32_1_21 SNPS_CLOCK_GATE_HIGH_queue_DATA_WIDTH32_QUEUE_DEPTH32_1_20 SNPS_CLOCK_GATE_HIGH_queue_DATA_WIDTH32_QUEUE_DEPTH32_1_19 SNPS_CLOCK_GATE_HIGH_queue_DATA_WIDTH32_QUEUE_DEPTH32_1_18 SNPS_CLOCK_GATE_HIGH_queue_DATA_WIDTH32_QUEUE_DEPTH32_1_17 SNPS_CLOCK_GATE_HIGH_queue_DATA_WIDTH32_QUEUE_DEPTH32_1_16 SNPS_CLOCK_GATE_HIGH_queue_DATA_WIDTH32_QUEUE_DEPTH32_1_15 SNPS_CLOCK_GATE_HIGH_queue_DATA_WIDTH32_QUEUE_DEPTH32_1_14 SNPS_CLOCK_GATE_HIGH_queue_DATA_WIDTH32_QUEUE_DEPTH32_1_13 SNPS_CLOCK_GATE_HIGH_queue_DATA_WIDTH32_QUEUE_DEPTH32_1_12 SNPS_CLOCK_GATE_HIGH_queue_DATA_WIDTH32_QUEUE_DEPTH32_1_11 SNPS_CLOCK_GATE_HIGH_queue_DATA_WIDTH32_QUEUE_DEPTH32_1_10 SNPS_CLOCK_GATE_HIGH_queue_DATA_WIDTH32_QUEUE_DEPTH32_1_9 SNPS_CLOCK_GATE_HIGH_queue_DATA_WIDTH32_QUEUE_DEPTH32_1_8 SNPS_CLOCK_GATE_HIGH_queue_DATA_WIDTH32_QUEUE_DEPTH32_1_7 SNPS_CLOCK_GATE_HIGH_queue_DATA_WIDTH32_QUEUE_DEPTH32_1_6 SNPS_CLOCK_GATE_HIGH_queue_DATA_WIDTH32_QUEUE_DEPTH32_1_5 SNPS_CLOCK_GATE_HIGH_queue_DATA_WIDTH32_QUEUE_DEPTH32_1_4 SNPS_CLOCK_GATE_HIGH_queue_DATA_WIDTH32_QUEUE_DEPTH32_1_3 SNPS_CLOCK_GATE_HIGH_queue_DATA_WIDTH32_QUEUE_DEPTH32_1_2 SNPS_CLOCK_GATE_HIGH_queue_DATA_WIDTH32_QUEUE_DEPTH32_1_1 SNPS_CLOCK_GATE_HIGH_queue_DATA_WIDTH32_QUEUE_DEPTH32_0_0 SNPS_CLOCK_GATE_HIGH_queue_DATA_WIDTH32_QUEUE_DEPTH32_0_33 SNPS_CLOCK_GATE_HIGH_queue_DATA_WIDTH32_QUEUE_DEPTH32_0_32 SNPS_CLOCK_GATE_HIGH_queue_DATA_WIDTH32_QUEUE_DEPTH32_0_31 SNPS_CLOCK_GATE_HIGH_queue_DATA_WIDTH32_QUEUE_DEPTH32_0_30 SNPS_CLOCK_GATE_HIGH_queue_DATA_WIDTH32_QUEUE_DEPTH32_0_29 SNPS_CLOCK_GATE_HIGH_queue_DATA_WIDTH32_QUEUE_DEPTH32_0_28 SNPS_CLOCK_GATE_HIGH_queue_DATA_WIDTH32_QUEUE_DEPTH32_0_27 SNPS_CLOCK_GATE_HIGH_queue_DATA_WIDTH32_QUEUE_DEPTH32_0_26 SNPS_CLOCK_GATE_HIGH_queue_DATA_WIDTH32_QUEUE_DEPTH32_0_25 SNPS_CLOCK_GATE_HIGH_queue_DATA_WIDTH32_QUEUE_DEPTH32_0_24 SNPS_CLOCK_GATE_HIGH_queue_DATA_WIDTH32_QUEUE_DEPTH32_0_23 SNPS_CLOCK_GATE_HIGH_queue_DATA_WIDTH32_QUEUE_DEPTH32_0_22 SNPS_CLOCK_GATE_HIGH_queue_DATA_WIDTH32_QUEUE_DEPTH32_0_21 SNPS_CLOCK_GATE_HIGH_queue_DATA_WIDTH32_QUEUE_DEPTH32_0_20 SNPS_CLOCK_GATE_HIGH_queue_DATA_WIDTH32_QUEUE_DEPTH32_0_19 SNPS_CLOCK_GATE_HIGH_queue_DATA_WIDTH32_QUEUE_DEPTH32_0_18 SNPS_CLOCK_GATE_HIGH_queue_DATA_WIDTH32_QUEUE_DEPTH32_0_17 SNPS_CLOCK_GATE_HIGH_queue_DATA_WIDTH32_QUEUE_DEPTH32_0_16 SNPS_CLOCK_GATE_HIGH_queue_DATA_WIDTH32_QUEUE_DEPTH32_0_15 SNPS_CLOCK_GATE_HIGH_queue_DATA_WIDTH32_QUEUE_DEPTH32_0_14 SNPS_CLOCK_GATE_HIGH_queue_DATA_WIDTH32_QUEUE_DEPTH32_0_13 SNPS_CLOCK_GATE_HIGH_queue_DATA_WIDTH32_QUEUE_DEPTH32_0_12 SNPS_CLOCK_GATE_HIGH_queue_DATA_WIDTH32_QUEUE_DEPTH32_0_11 SNPS_CLOCK_GATE_HIGH_queue_DATA_WIDTH32_QUEUE_DEPTH32_0_10 SNPS_CLOCK_GATE_HIGH_queue_DATA_WIDTH32_QUEUE_DEPTH32_0_9 SNPS_CLOCK_GATE_HIGH_queue_DATA_WIDTH32_QUEUE_DEPTH32_0_8 SNPS_CLOCK_GATE_HIGH_queue_DATA_WIDTH32_QUEUE_DEPTH32_0_7 SNPS_CLOCK_GATE_HIGH_queue_DATA_WIDTH32_QUEUE_DEPTH32_0_6 SNPS_CLOCK_GATE_HIGH_queue_DATA_WIDTH32_QUEUE_DEPTH32_0_5 SNPS_CLOCK_GATE_HIGH_queue_DATA_WIDTH32_QUEUE_DEPTH32_0_4 SNPS_CLOCK_GATE_HIGH_queue_DATA_WIDTH32_QUEUE_DEPTH32_0_3 SNPS_CLOCK_GATE_HIGH_queue_DATA_WIDTH32_QUEUE_DEPTH32_0_2 SNPS_CLOCK_GATE_HIGH_queue_DATA_WIDTH32_QUEUE_DEPTH32_0_1 SNPS_CLOCK_GATE_HIGH_rat_0 SNPS_CLOCK_GATE_HIGH_rat_31 SNPS_CLOCK_GATE_HIGH_rat_30 SNPS_CLOCK_GATE_HIGH_rat_29 SNPS_CLOCK_GATE_HIGH_rat_28 SNPS_CLOCK_GATE_HIGH_rat_27 SNPS_CLOCK_GATE_HIGH_rat_26 SNPS_CLOCK_GATE_HIGH_rat_25 SNPS_CLOCK_GATE_HIGH_rat_24 SNPS_CLOCK_GATE_HIGH_rat_23 SNPS_CLOCK_GATE_HIGH_rat_22 SNPS_CLOCK_GATE_HIGH_rat_21 SNPS_CLOCK_GATE_HIGH_rat_20 SNPS_CLOCK_GATE_HIGH_rat_19 SNPS_CLOCK_GATE_HIGH_rat_18 SNPS_CLOCK_GATE_HIGH_rat_17 SNPS_CLOCK_GATE_HIGH_rat_16 SNPS_CLOCK_GATE_HIGH_rat_15 SNPS_CLOCK_GATE_HIGH_rat_14 SNPS_CLOCK_GATE_HIGH_rat_13 SNPS_CLOCK_GATE_HIGH_rat_12 SNPS_CLOCK_GATE_HIGH_rat_11 SNPS_CLOCK_GATE_HIGH_rat_10 SNPS_CLOCK_GATE_HIGH_rat_9 SNPS_CLOCK_GATE_HIGH_rat_8 SNPS_CLOCK_GATE_HIGH_rat_7 SNPS_CLOCK_GATE_HIGH_rat_6 SNPS_CLOCK_GATE_HIGH_rat_5 SNPS_CLOCK_GATE_HIGH_rat_4 SNPS_CLOCK_GATE_HIGH_rat_3 SNPS_CLOCK_GATE_HIGH_rat_2 SNPS_CLOCK_GATE_HIGH_rat_1 SNPS_CLOCK_GATE_HIGH_rob_0 SNPS_CLOCK_GATE_HIGH_rob_49 SNPS_CLOCK_GATE_HIGH_rob_47 SNPS_CLOCK_GATE_HIGH_rob_46 SNPS_CLOCK_GATE_HIGH_rob_44 SNPS_CLOCK_GATE_HIGH_rob_43 SNPS_CLOCK_GATE_HIGH_rob_41 SNPS_CLOCK_GATE_HIGH_rob_40 SNPS_CLOCK_GATE_HIGH_rob_38 SNPS_CLOCK_GATE_HIGH_rob_37 SNPS_CLOCK_GATE_HIGH_rob_35 SNPS_CLOCK_GATE_HIGH_rob_34 SNPS_CLOCK_GATE_HIGH_rob_32 SNPS_CLOCK_GATE_HIGH_rob_31 SNPS_CLOCK_GATE_HIGH_rob_29 SNPS_CLOCK_GATE_HIGH_rob_28 SNPS_CLOCK_GATE_HIGH_rob_26 SNPS_CLOCK_GATE_HIGH_rob_25 SNPS_CLOCK_GATE_HIGH_rob_23 SNPS_CLOCK_GATE_HIGH_rob_22 SNPS_CLOCK_GATE_HIGH_rob_20 SNPS_CLOCK_GATE_HIGH_rob_19 SNPS_CLOCK_GATE_HIGH_rob_17 SNPS_CLOCK_GATE_HIGH_rob_16 SNPS_CLOCK_GATE_HIGH_rob_14 SNPS_CLOCK_GATE_HIGH_rob_13 SNPS_CLOCK_GATE_HIGH_rob_11 SNPS_CLOCK_GATE_HIGH_rob_10 SNPS_CLOCK_GATE_HIGH_rob_8 SNPS_CLOCK_GATE_HIGH_rob_7 SNPS_CLOCK_GATE_HIGH_rob_5 SNPS_CLOCK_GATE_HIGH_rob_4 SNPS_CLOCK_GATE_HIGH_rob_2 SNPS_CLOCK_GATE_HIGH_rob_1 SNPS_CLOCK_GATE_HIGH_rrat_0 SNPS_CLOCK_GATE_HIGH_rrat_30 SNPS_CLOCK_GATE_HIGH_rrat_29 SNPS_CLOCK_GATE_HIGH_rrat_28 SNPS_CLOCK_GATE_HIGH_rrat_27 SNPS_CLOCK_GATE_HIGH_rrat_26 SNPS_CLOCK_GATE_HIGH_rrat_25 SNPS_CLOCK_GATE_HIGH_rrat_24 SNPS_CLOCK_GATE_HIGH_rrat_23 SNPS_CLOCK_GATE_HIGH_rrat_22 SNPS_CLOCK_GATE_HIGH_rrat_21 SNPS_CLOCK_GATE_HIGH_rrat_20 SNPS_CLOCK_GATE_HIGH_rrat_19 SNPS_CLOCK_GATE_HIGH_rrat_18 SNPS_CLOCK_GATE_HIGH_rrat_17 SNPS_CLOCK_GATE_HIGH_rrat_16 SNPS_CLOCK_GATE_HIGH_rrat_15 SNPS_CLOCK_GATE_HIGH_rrat_14 SNPS_CLOCK_GATE_HIGH_rrat_13 SNPS_CLOCK_GATE_HIGH_rrat_12 SNPS_CLOCK_GATE_HIGH_rrat_11 SNPS_CLOCK_GATE_HIGH_rrat_10 SNPS_CLOCK_GATE_HIGH_rrat_9 SNPS_CLOCK_GATE_HIGH_rrat_8 SNPS_CLOCK_GATE_HIGH_rrat_7 SNPS_CLOCK_GATE_HIGH_rrat_6 SNPS_CLOCK_GATE_HIGH_rrat_5 SNPS_CLOCK_GATE_HIGH_rrat_4 SNPS_CLOCK_GATE_HIGH_rrat_3 SNPS_CLOCK_GATE_HIGH_rrat_2 SNPS_CLOCK_GATE_HIGH_rrat_1 SNPS_CLOCK_GATE_HIGH_free_list_0 SNPS_CLOCK_GATE_HIGH_free_list_33 SNPS_CLOCK_GATE_HIGH_free_list_32 SNPS_CLOCK_GATE_HIGH_free_list_31 SNPS_CLOCK_GATE_HIGH_free_list_30 SNPS_CLOCK_GATE_HIGH_free_list_29 SNPS_CLOCK_GATE_HIGH_free_list_28 SNPS_CLOCK_GATE_HIGH_free_list_27 SNPS_CLOCK_GATE_HIGH_free_list_26 SNPS_CLOCK_GATE_HIGH_free_list_25 SNPS_CLOCK_GATE_HIGH_free_list_24 SNPS_CLOCK_GATE_HIGH_free_list_23 SNPS_CLOCK_GATE_HIGH_free_list_22 SNPS_CLOCK_GATE_HIGH_free_list_21 SNPS_CLOCK_GATE_HIGH_free_list_20 SNPS_CLOCK_GATE_HIGH_free_list_19 SNPS_CLOCK_GATE_HIGH_free_list_18 SNPS_CLOCK_GATE_HIGH_free_list_17 SNPS_CLOCK_GATE_HIGH_free_list_16 SNPS_CLOCK_GATE_HIGH_free_list_15 SNPS_CLOCK_GATE_HIGH_free_list_14 SNPS_CLOCK_GATE_HIGH_free_list_13 SNPS_CLOCK_GATE_HIGH_free_list_12 SNPS_CLOCK_GATE_HIGH_free_list_11 SNPS_CLOCK_GATE_HIGH_free_list_10 SNPS_CLOCK_GATE_HIGH_free_list_9 SNPS_CLOCK_GATE_HIGH_free_list_8 SNPS_CLOCK_GATE_HIGH_free_list_7 SNPS_CLOCK_GATE_HIGH_free_list_6 SNPS_CLOCK_GATE_HIGH_free_list_5 SNPS_CLOCK_GATE_HIGH_free_list_4 SNPS_CLOCK_GATE_HIGH_free_list_3 SNPS_CLOCK_GATE_HIGH_free_list_2 SNPS_CLOCK_GATE_HIGH_free_list_1 SNPS_CLOCK_GATE_HIGH_phys_regfile_63 SNPS_CLOCK_GATE_HIGH_phys_regfile_62 
SNPS_CLOCK_GATE_HIGH_phys_regfile_61 SNPS_CLOCK_GATE_HIGH_phys_regfile_60 SNPS_CLOCK_GATE_HIGH_phys_regfile_59 SNPS_CLOCK_GATE_HIGH_phys_regfile_58 SNPS_CLOCK_GATE_HIGH_phys_regfile_57 SNPS_CLOCK_GATE_HIGH_phys_regfile_56 SNPS_CLOCK_GATE_HIGH_phys_regfile_55 SNPS_CLOCK_GATE_HIGH_phys_regfile_54 SNPS_CLOCK_GATE_HIGH_phys_regfile_53 SNPS_CLOCK_GATE_HIGH_phys_regfile_52 SNPS_CLOCK_GATE_HIGH_phys_regfile_51 SNPS_CLOCK_GATE_HIGH_phys_regfile_50 SNPS_CLOCK_GATE_HIGH_phys_regfile_49 SNPS_CLOCK_GATE_HIGH_phys_regfile_48 SNPS_CLOCK_GATE_HIGH_phys_regfile_47 SNPS_CLOCK_GATE_HIGH_phys_regfile_46 SNPS_CLOCK_GATE_HIGH_phys_regfile_45 SNPS_CLOCK_GATE_HIGH_phys_regfile_44 SNPS_CLOCK_GATE_HIGH_phys_regfile_43 SNPS_CLOCK_GATE_HIGH_phys_regfile_42 SNPS_CLOCK_GATE_HIGH_phys_regfile_41 SNPS_CLOCK_GATE_HIGH_phys_regfile_40 SNPS_CLOCK_GATE_HIGH_phys_regfile_39 SNPS_CLOCK_GATE_HIGH_phys_regfile_38 SNPS_CLOCK_GATE_HIGH_phys_regfile_37 SNPS_CLOCK_GATE_HIGH_phys_regfile_36 SNPS_CLOCK_GATE_HIGH_phys_regfile_35 SNPS_CLOCK_GATE_HIGH_phys_regfile_34 SNPS_CLOCK_GATE_HIGH_phys_regfile_33 SNPS_CLOCK_GATE_HIGH_phys_regfile_32 SNPS_CLOCK_GATE_HIGH_phys_regfile_31 SNPS_CLOCK_GATE_HIGH_phys_regfile_30 SNPS_CLOCK_GATE_HIGH_phys_regfile_29 SNPS_CLOCK_GATE_HIGH_phys_regfile_28 SNPS_CLOCK_GATE_HIGH_phys_regfile_27 SNPS_CLOCK_GATE_HIGH_phys_regfile_26 SNPS_CLOCK_GATE_HIGH_phys_regfile_25 SNPS_CLOCK_GATE_HIGH_phys_regfile_24 SNPS_CLOCK_GATE_HIGH_phys_regfile_23 SNPS_CLOCK_GATE_HIGH_phys_regfile_22 SNPS_CLOCK_GATE_HIGH_phys_regfile_21 SNPS_CLOCK_GATE_HIGH_phys_regfile_20 SNPS_CLOCK_GATE_HIGH_phys_regfile_19 SNPS_CLOCK_GATE_HIGH_phys_regfile_18 SNPS_CLOCK_GATE_HIGH_phys_regfile_17 SNPS_CLOCK_GATE_HIGH_phys_regfile_16 SNPS_CLOCK_GATE_HIGH_phys_regfile_15 SNPS_CLOCK_GATE_HIGH_phys_regfile_14 SNPS_CLOCK_GATE_HIGH_phys_regfile_13 SNPS_CLOCK_GATE_HIGH_phys_regfile_12 SNPS_CLOCK_GATE_HIGH_phys_regfile_11 SNPS_CLOCK_GATE_HIGH_phys_regfile_10 SNPS_CLOCK_GATE_HIGH_phys_regfile_9 SNPS_CLOCK_GATE_HIGH_phys_regfile_8 SNPS_CLOCK_GATE_HIGH_phys_regfile_7 SNPS_CLOCK_GATE_HIGH_phys_regfile_6 SNPS_CLOCK_GATE_HIGH_phys_regfile_5 SNPS_CLOCK_GATE_HIGH_phys_regfile_4 SNPS_CLOCK_GATE_HIGH_phys_regfile_3 SNPS_CLOCK_GATE_HIGH_phys_regfile_2 SNPS_CLOCK_GATE_HIGH_phys_regfile_1 fu_add fu_mult fu_div_rem fu_br fu_mem SNPS_CLOCK_GATE_HIGH_execute_0 SNPS_CLOCK_GATE_HIGH_execute_1 SNPS_CLOCK_GATE_HIGH_reservation_station_0 SNPS_CLOCK_GATE_HIGH_reservation_station_19 SNPS_CLOCK_GATE_HIGH_reservation_station_18 SNPS_CLOCK_GATE_HIGH_reservation_station_17 SNPS_CLOCK_GATE_HIGH_reservation_station_16 SNPS_CLOCK_GATE_HIGH_reservation_station_15 SNPS_CLOCK_GATE_HIGH_reservation_station_14 SNPS_CLOCK_GATE_HIGH_reservation_station_13 SNPS_CLOCK_GATE_HIGH_reservation_station_12 SNPS_CLOCK_GATE_HIGH_reservation_station_11 SNPS_CLOCK_GATE_HIGH_reservation_station_10 SNPS_CLOCK_GATE_HIGH_reservation_station_9 SNPS_CLOCK_GATE_HIGH_reservation_station_8 SNPS_CLOCK_GATE_HIGH_reservation_station_7 SNPS_CLOCK_GATE_HIGH_reservation_station_6 SNPS_CLOCK_GATE_HIGH_reservation_station_5 SNPS_CLOCK_GATE_HIGH_reservation_station_4 SNPS_CLOCK_GATE_HIGH_reservation_station_3 SNPS_CLOCK_GATE_HIGH_reservation_station_2 SNPS_CLOCK_GATE_HIGH_reservation_station_1 SNPS_CLOCK_GATE_HIGH_valid_array_4_3 SNPS_CLOCK_GATE_HIGH_valid_array_4_2 SNPS_CLOCK_GATE_HIGH_valid_array_4_1 SNPS_CLOCK_GATE_HIGH_valid_array_4_0 SNPS_CLOCK_GATE_HIGH_lru_array_0_31 SNPS_CLOCK_GATE_HIGH_lru_array_0_30 SNPS_CLOCK_GATE_HIGH_lru_array_0_29 SNPS_CLOCK_GATE_HIGH_lru_array_0_28 SNPS_CLOCK_GATE_HIGH_lru_array_0_27 SNPS_CLOCK_GATE_HIGH_lru_array_0_26 SNPS_CLOCK_GATE_HIGH_lru_array_0_25 SNPS_CLOCK_GATE_HIGH_lru_array_0_24 SNPS_CLOCK_GATE_HIGH_lru_array_0_23 SNPS_CLOCK_GATE_HIGH_lru_array_0_22 SNPS_CLOCK_GATE_HIGH_lru_array_0_21 SNPS_CLOCK_GATE_HIGH_lru_array_0_20 SNPS_CLOCK_GATE_HIGH_lru_array_0_19 SNPS_CLOCK_GATE_HIGH_lru_array_0_18 SNPS_CLOCK_GATE_HIGH_lru_array_0_17 SNPS_CLOCK_GATE_HIGH_lru_array_0_16 SNPS_CLOCK_GATE_HIGH_valid_array_0_3 SNPS_CLOCK_GATE_HIGH_valid_array_0_2 SNPS_CLOCK_GATE_HIGH_valid_array_0_1 SNPS_CLOCK_GATE_HIGH_valid_array_0_0 SNPS_CLOCK_GATE_HIGH_lru_array_0_0 SNPS_CLOCK_GATE_HIGH_lru_array_0_15 SNPS_CLOCK_GATE_HIGH_lru_array_0_14 SNPS_CLOCK_GATE_HIGH_lru_array_0_13 SNPS_CLOCK_GATE_HIGH_lru_array_0_12 SNPS_CLOCK_GATE_HIGH_lru_array_0_11 SNPS_CLOCK_GATE_HIGH_lru_array_0_10 SNPS_CLOCK_GATE_HIGH_lru_array_0_9 SNPS_CLOCK_GATE_HIGH_lru_array_0_8 SNPS_CLOCK_GATE_HIGH_lru_array_0_7 SNPS_CLOCK_GATE_HIGH_lru_array_0_6 SNPS_CLOCK_GATE_HIGH_lru_array_0_5 SNPS_CLOCK_GATE_HIGH_lru_array_0_4 SNPS_CLOCK_GATE_HIGH_lru_array_0_3 SNPS_CLOCK_GATE_HIGH_lru_array_0_2 SNPS_CLOCK_GATE_HIGH_lru_array_0_1 SNPS_CLOCK_GATE_HIGH_fu_mult SNPS_CLOCK_GATE_HIGH_fu_mult_DW_mult_seq_J21_0_1 SNPS_CLOCK_GATE_HIGH_fu_mult_DW_mult_seq_J21_0_0 SNPS_CLOCK_GATE_HIGH_fu_div_rem SNPS_CLOCK_GATE_HIGH_fu_div_rem_DW_div_seq_J19_0_1 SNPS_CLOCK_GATE_HIGH_fu_div_rem_DW_div_seq_J19_0_0
read_saif -input ../[getenv ECE411_CASE]/vcs/dump.fsdb.saif -instance top_tb/dut
Warning: There are 95590 objects not found during annotation. (PWR-452)
1
report_power -analysis_effort high -hierarchy > ../[getenv ECE411_CASE]/reports/power.rpt
report_power -analysis_effort high > ../[getenv ECE411_CASE]/reports/power2.rpt
exit

Memory usage for this session 301 Mbytes.
Memory usage for this session including child processes 301 Mbytes.
CPU usage for this session 19 seconds ( 0.01 hours ).
Elapsed time for this session 20 seconds ( 0.01 hours ).

Thank you...
 
****************************************
Report : power
        -analysis_effort high
Design : cpu
Version: R-2020.09-SP4
Date   : Tue Dec  3 20:41:12 2024
****************************************


Library(s) Used:

    NangateOpenCellLibrary (File: /srv/ece411ag/freepdk-45nm/stdcells.db)
    mp_cache_tag_array_TT_1p0V_25C_lib (File: /srv/tmp/c48772b1-f2a2-42f1-9786-660cc5780515/dut/sram/output/mp_cache_tag_array/mp_cache_tag_array_TT_1p0V_25C_lib.db)
    mp_cache_data_array_TT_1p0V_25C_lib (File: /srv/tmp/c48772b1-f2a2-42f1-9786-660cc5780515/dut/sram/output/mp_cache_data_array/mp_cache_data_array_TT_1p0V_25C_lib.db)


Operating Conditions: typical   Library: NangateOpenCellLibrary
Wire Load Model Mode: enclosed

Design        Wire Load Model            Library
------------------------------------------------
cpu                    5K_hvratio_1_1    NangateOpenCellLibrary
cache_1                5K_hvratio_1_1    NangateOpenCellLibrary
cache_0                5K_hvratio_1_1    NangateOpenCellLibrary
memory_queue           5K_hvratio_1_1    NangateOpenCellLibrary
cache_arbiter          5K_hvratio_1_1    NangateOpenCellLibrary
cacheline_adapter      5K_hvratio_1_1    NangateOpenCellLibrary
queue_DATA_WIDTH32_QUEUE_DEPTH32_1
                       5K_hvratio_1_1    NangateOpenCellLibrary
queue_DATA_WIDTH32_QUEUE_DEPTH32_0
                       5K_hvratio_1_1    NangateOpenCellLibrary
rename_dispatch        5K_hvratio_1_1    NangateOpenCellLibrary
rat                    5K_hvratio_1_1    NangateOpenCellLibrary
rob                    5K_hvratio_1_1    NangateOpenCellLibrary
rrat                   5K_hvratio_1_1    NangateOpenCellLibrary
free_list              5K_hvratio_1_1    NangateOpenCellLibrary
phys_regfile           5K_hvratio_1_1    NangateOpenCellLibrary
execute                5K_hvratio_1_1    NangateOpenCellLibrary
reservation_station    5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_cpu_0
                       5K_hvratio_1_1    NangateOpenCellLibrary
stage_1_1              5K_hvratio_1_1    NangateOpenCellLibrary
stage_2_1              5K_hvratio_1_1    NangateOpenCellLibrary
valid_array_7          5K_hvratio_1_1    NangateOpenCellLibrary
valid_array_6          5K_hvratio_1_1    NangateOpenCellLibrary
valid_array_5          5K_hvratio_1_1    NangateOpenCellLibrary
valid_array_4          5K_hvratio_1_1    NangateOpenCellLibrary
lru_array_1            5K_hvratio_1_1    NangateOpenCellLibrary
stage_1_0              5K_hvratio_1_1    NangateOpenCellLibrary
stage_2_0              5K_hvratio_1_1    NangateOpenCellLibrary
valid_array_3          5K_hvratio_1_1    NangateOpenCellLibrary
valid_array_2          5K_hvratio_1_1    NangateOpenCellLibrary
valid_array_1          5K_hvratio_1_1    NangateOpenCellLibrary
valid_array_0          5K_hvratio_1_1    NangateOpenCellLibrary
lru_array_0            5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_queue_0
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_queue_49
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_queue_48
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_queue_47
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_queue_45
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_queue_44
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_queue_42
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_queue_41
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_queue_39
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_queue_38
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_queue_36
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_queue_35
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_queue_33
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_queue_32
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_queue_30
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_queue_29
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_queue_27
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_queue_26
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_queue_24
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_queue_23
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_queue_21
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_queue_20
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_queue_18
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_queue_17
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_queue_15
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_queue_14
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_queue_12
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_queue_11
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_queue_9
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_queue_8
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_queue_6
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_queue_5
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_queue_3
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_queue_2
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_cache_arbiter_0
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_cache_arbiter_4
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_cache_arbiter_3
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_cache_arbiter_2
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_cache_arbiter_1
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_cacheline_adapter_0
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_cacheline_adapter_4
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_cacheline_adapter_3
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_cacheline_adapter_2
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_cacheline_adapter_1
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_queue_DATA_WIDTH32_QUEUE_DEPTH32_1_0
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_queue_DATA_WIDTH32_QUEUE_DEPTH32_1_33
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_queue_DATA_WIDTH32_QUEUE_DEPTH32_1_32
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_queue_DATA_WIDTH32_QUEUE_DEPTH32_1_31
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_queue_DATA_WIDTH32_QUEUE_DEPTH32_1_30
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_queue_DATA_WIDTH32_QUEUE_DEPTH32_1_29
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_queue_DATA_WIDTH32_QUEUE_DEPTH32_1_28
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_queue_DATA_WIDTH32_QUEUE_DEPTH32_1_27
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_queue_DATA_WIDTH32_QUEUE_DEPTH32_1_26
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_queue_DATA_WIDTH32_QUEUE_DEPTH32_1_25
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_queue_DATA_WIDTH32_QUEUE_DEPTH32_1_24
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_queue_DATA_WIDTH32_QUEUE_DEPTH32_1_23
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_queue_DATA_WIDTH32_QUEUE_DEPTH32_1_22
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_queue_DATA_WIDTH32_QUEUE_DEPTH32_1_21
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_queue_DATA_WIDTH32_QUEUE_DEPTH32_1_20
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_queue_DATA_WIDTH32_QUEUE_DEPTH32_1_19
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_queue_DATA_WIDTH32_QUEUE_DEPTH32_1_18
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_queue_DATA_WIDTH32_QUEUE_DEPTH32_1_17
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_queue_DATA_WIDTH32_QUEUE_DEPTH32_1_16
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_queue_DATA_WIDTH32_QUEUE_DEPTH32_1_15
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_queue_DATA_WIDTH32_QUEUE_DEPTH32_1_14
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_queue_DATA_WIDTH32_QUEUE_DEPTH32_1_13
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_queue_DATA_WIDTH32_QUEUE_DEPTH32_1_12
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_queue_DATA_WIDTH32_QUEUE_DEPTH32_1_11
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_queue_DATA_WIDTH32_QUEUE_DEPTH32_1_10
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_queue_DATA_WIDTH32_QUEUE_DEPTH32_1_9
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_queue_DATA_WIDTH32_QUEUE_DEPTH32_1_8
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_queue_DATA_WIDTH32_QUEUE_DEPTH32_1_7
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_queue_DATA_WIDTH32_QUEUE_DEPTH32_1_6
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_queue_DATA_WIDTH32_QUEUE_DEPTH32_1_5
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_queue_DATA_WIDTH32_QUEUE_DEPTH32_1_4
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_queue_DATA_WIDTH32_QUEUE_DEPTH32_1_3
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_queue_DATA_WIDTH32_QUEUE_DEPTH32_1_2
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_queue_DATA_WIDTH32_QUEUE_DEPTH32_1_1
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_queue_DATA_WIDTH32_QUEUE_DEPTH32_0_0
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_queue_DATA_WIDTH32_QUEUE_DEPTH32_0_33
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_queue_DATA_WIDTH32_QUEUE_DEPTH32_0_32
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_queue_DATA_WIDTH32_QUEUE_DEPTH32_0_31
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_queue_DATA_WIDTH32_QUEUE_DEPTH32_0_30
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_queue_DATA_WIDTH32_QUEUE_DEPTH32_0_29
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_queue_DATA_WIDTH32_QUEUE_DEPTH32_0_28
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_queue_DATA_WIDTH32_QUEUE_DEPTH32_0_27
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_queue_DATA_WIDTH32_QUEUE_DEPTH32_0_26
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_queue_DATA_WIDTH32_QUEUE_DEPTH32_0_25
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_queue_DATA_WIDTH32_QUEUE_DEPTH32_0_24
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_queue_DATA_WIDTH32_QUEUE_DEPTH32_0_23
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_queue_DATA_WIDTH32_QUEUE_DEPTH32_0_22
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_queue_DATA_WIDTH32_QUEUE_DEPTH32_0_21
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_queue_DATA_WIDTH32_QUEUE_DEPTH32_0_20
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_queue_DATA_WIDTH32_QUEUE_DEPTH32_0_19
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_queue_DATA_WIDTH32_QUEUE_DEPTH32_0_18
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_queue_DATA_WIDTH32_QUEUE_DEPTH32_0_17
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_queue_DATA_WIDTH32_QUEUE_DEPTH32_0_16
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_queue_DATA_WIDTH32_QUEUE_DEPTH32_0_15
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_queue_DATA_WIDTH32_QUEUE_DEPTH32_0_14
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_queue_DATA_WIDTH32_QUEUE_DEPTH32_0_13
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_queue_DATA_WIDTH32_QUEUE_DEPTH32_0_12
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_queue_DATA_WIDTH32_QUEUE_DEPTH32_0_11
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_queue_DATA_WIDTH32_QUEUE_DEPTH32_0_10
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_queue_DATA_WIDTH32_QUEUE_DEPTH32_0_9
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_queue_DATA_WIDTH32_QUEUE_DEPTH32_0_8
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_queue_DATA_WIDTH32_QUEUE_DEPTH32_0_7
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_queue_DATA_WIDTH32_QUEUE_DEPTH32_0_6
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_queue_DATA_WIDTH32_QUEUE_DEPTH32_0_5
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_queue_DATA_WIDTH32_QUEUE_DEPTH32_0_4
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_queue_DATA_WIDTH32_QUEUE_DEPTH32_0_3
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_queue_DATA_WIDTH32_QUEUE_DEPTH32_0_2
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_queue_DATA_WIDTH32_QUEUE_DEPTH32_0_1
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_rat_0
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_rat_31
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_rat_30
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_rat_29
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_rat_28
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_rat_27
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_rat_26
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_rat_25
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_rat_24
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_rat_23
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_rat_22
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_rat_21
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_rat_20
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_rat_19
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_rat_18
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_rat_17
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_rat_16
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_rat_15
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_rat_14
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_rat_13
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_rat_12
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_rat_11
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_rat_10
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_rat_9
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_rat_8
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_rat_7
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_rat_6
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_rat_5
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_rat_4
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_rat_3
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_rat_2
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_rat_1
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_rob_0
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_rob_49
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_rob_47
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_rob_46
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_rob_44
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_rob_43
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_rob_41
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_rob_40
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_rob_38
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_rob_37
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_rob_35
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_rob_34
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_rob_32
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_rob_31
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_rob_29
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_rob_28
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_rob_26
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_rob_25
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_rob_23
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_rob_22
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_rob_20
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_rob_19
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_rob_17
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_rob_16
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_rob_14
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_rob_13
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_rob_11
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_rob_10
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_rob_8
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_rob_7
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_rob_5
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_rob_4
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_rob_2
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_rob_1
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_rrat_0
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_rrat_30
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_rrat_29
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_rrat_28
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_rrat_27
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_rrat_26
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_rrat_25
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_rrat_24
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_rrat_23
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_rrat_22
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_rrat_21
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_rrat_20
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_rrat_19
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_rrat_18
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_rrat_17
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_rrat_16
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_rrat_15
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_rrat_14
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_rrat_13
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_rrat_12
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_rrat_11
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_rrat_10
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_rrat_9
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_rrat_8
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_rrat_7
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_rrat_6
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_rrat_5
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_rrat_4
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_rrat_3
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_rrat_2
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_rrat_1
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_free_list_0
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_free_list_33
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_free_list_32
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_free_list_31
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_free_list_30
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_free_list_29
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_free_list_28
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_free_list_27
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_free_list_26
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_free_list_25
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_free_list_24
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_free_list_23
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_free_list_22
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_free_list_21
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_free_list_20
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_free_list_19
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_free_list_18
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_free_list_17
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_free_list_16
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_free_list_15
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_free_list_14
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_free_list_13
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_free_list_12
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_free_list_11
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_free_list_10
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_free_list_9
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_free_list_8
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_free_list_7
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_free_list_6
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_free_list_5
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_free_list_4
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_free_list_3
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_free_list_2
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_free_list_1
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_phys_regfile_63
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_phys_regfile_62
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_phys_regfile_61
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_phys_regfile_60
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_phys_regfile_59
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_phys_regfile_58
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_phys_regfile_57
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_phys_regfile_56
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_phys_regfile_55
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_phys_regfile_54
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_phys_regfile_53
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_phys_regfile_52
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_phys_regfile_51
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_phys_regfile_50
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_phys_regfile_49
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_phys_regfile_48
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_phys_regfile_47
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_phys_regfile_46
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_phys_regfile_45
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_phys_regfile_44
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_phys_regfile_43
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_phys_regfile_42
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_phys_regfile_41
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_phys_regfile_40
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_phys_regfile_39
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_phys_regfile_38
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_phys_regfile_37
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_phys_regfile_36
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_phys_regfile_35
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_phys_regfile_34
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_phys_regfile_33
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_phys_regfile_32
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_phys_regfile_31
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_phys_regfile_30
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_phys_regfile_29
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_phys_regfile_28
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_phys_regfile_27
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_phys_regfile_26
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_phys_regfile_25
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_phys_regfile_24
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_phys_regfile_23
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_phys_regfile_22
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_phys_regfile_21
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_phys_regfile_20
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_phys_regfile_19
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_phys_regfile_18
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_phys_regfile_17
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_phys_regfile_16
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_phys_regfile_15
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_phys_regfile_14
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_phys_regfile_13
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_phys_regfile_12
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_phys_regfile_11
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_phys_regfile_10
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_phys_regfile_9
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_phys_regfile_8
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_phys_regfile_7
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_phys_regfile_6
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_phys_regfile_5
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_phys_regfile_4
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_phys_regfile_3
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_phys_regfile_2
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_phys_regfile_1
                       5K_hvratio_1_1    NangateOpenCellLibrary
fu_add                 5K_hvratio_1_1    NangateOpenCellLibrary
fu_mult                5K_hvratio_1_1    NangateOpenCellLibrary
fu_div_rem             5K_hvratio_1_1    NangateOpenCellLibrary
fu_br                  5K_hvratio_1_1    NangateOpenCellLibrary
fu_mem                 5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_execute_0
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_execute_1
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reservation_station_0
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reservation_station_19
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reservation_station_18
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reservation_station_17
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reservation_station_16
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reservation_station_15
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reservation_station_14
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reservation_station_13
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reservation_station_12
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reservation_station_11
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reservation_station_10
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reservation_station_9
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reservation_station_8
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reservation_station_7
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reservation_station_6
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reservation_station_5
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reservation_station_4
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reservation_station_3
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reservation_station_2
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reservation_station_1
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_valid_array_4_3
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_valid_array_4_2
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_valid_array_4_1
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_valid_array_4_0
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_lru_array_0_31
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_lru_array_0_30
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_lru_array_0_29
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_lru_array_0_28
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_lru_array_0_27
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_lru_array_0_26
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_lru_array_0_25
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_lru_array_0_24
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_lru_array_0_23
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_lru_array_0_22
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_lru_array_0_21
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_lru_array_0_20
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_lru_array_0_19
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_lru_array_0_18
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_lru_array_0_17
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_lru_array_0_16
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_valid_array_0_3
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_valid_array_0_2
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_valid_array_0_1
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_valid_array_0_0
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_lru_array_0_0
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_lru_array_0_15
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_lru_array_0_14
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_lru_array_0_13
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_lru_array_0_12
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_lru_array_0_11
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_lru_array_0_10
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_lru_array_0_9
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_lru_array_0_8
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_lru_array_0_7
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_lru_array_0_6
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_lru_array_0_5
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_lru_array_0_4
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_lru_array_0_3
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_lru_array_0_2
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_lru_array_0_1
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_fu_mult
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_fu_mult_DW_mult_seq_J21_0_1
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_fu_mult_DW_mult_seq_J21_0_0
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_fu_div_rem
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_fu_div_rem_DW_div_seq_J19_0_1
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_fu_div_rem_DW_div_seq_J19_0_0
                       5K_hvratio_1_1    NangateOpenCellLibrary


Global Operating Voltage = 1.1  
Power-specific unit information :
    Voltage Units = 1V
    Capacitance Units = 1.000000ff
    Time Units = 1ns
    Dynamic Power Units = 1uW    (derived from V,C,T units)
    Leakage Power Units = 1nW


  Cell Internal Power  =  25.1650 mW   (83%)
  Net Switching Power  =   5.2375 mW   (17%)
                         ---------
Total Dynamic Power    =  30.4025 mW  (100%)

Cell Leakage Power     =   3.1450 mW


                 Internal         Switching           Leakage            Total
Power Group      Power            Power               Power              Power   (   %    )  Attrs
--------------------------------------------------------------------------------------------------
io_pad             0.0000            0.0000            0.0000            0.0000  (   0.00%)
memory         1.1230e+04           74.1104        4.1536e+04        1.1346e+04  (  33.82%)
black_box          0.0000            0.0000            0.0000            0.0000  (   0.00%)
clock_network  1.4970e+03        3.0713e+03        2.2486e+04        4.5908e+03  (  13.68%)
register       1.1327e+04          170.6495        1.0752e+06        1.2573e+04  (  37.48%)
sequential         0.0000            0.0000            0.0000            0.0000  (   0.00%)
combinational  1.1112e+03        1.9213e+03        2.0057e+06        5.0383e+03  (  15.02%)
--------------------------------------------------------------------------------------------------
Total          2.5165e+04 uW     5.2374e+03 uW     3.1450e+06 nW     3.3548e+04 uW
1
33.5475
 
 ``` 

 </details> 
<details><summary>fft ✅</summary> 

 ``` 
 mkdir -p spike
rm -f vcs/dump.fsdb
cd vcs && ./top_tb -l simulation.log -exitstatus +NO_DUMP_ALL_ECE411 \
	+TIMEOUT_ECE411=5200000 \
	+CLOCK_PERIOD_PS_ECE411=1990 \
	+MEMLST_ECE411="/srv/ece411ag/ag/given/mp_ooo/testcode/comp/im/fft/memory_32.lst" \
	+BRAM_0_ON_X_ECE411=0
Chronologic VCS simulator copyright 1991-2020
Contains Synopsys proprietary information.
Compiler version R-2020.12-SP1-1_Full64; Runtime version R-2020.12-SP1-1_Full64;  Dec  3 20:36 2024
*Verdi* Loading libsscore_vcs202012.so
FSDB Dumper for VCS, Release Verdi_R-2020.12-SP1-1, Linux x86_64/64bit, 04/20/2021
(C) 1996 - 2021 by Synopsys, Inc.
*Verdi* : Create FSDB file 'dump.fsdb'
*Verdi* : Begin traversing the scope (top_tb.dut), layer (0).
*Verdi* : Enable +all dumping.
*Verdi* : End of traversing.
*Verdi* : fsdbDumpoff - All FSDB files at 0 ps.
using memory file /srv/ece411ag/ag/given/mp_ooo/testcode/comp/im/fft/memory_32.lst
using memory file /srv/ece411ag/ag/given/mp_ooo/testcode/comp/im/fft/memory_32.lst
dut commit No.                   0, rd_s: x00, rd: 0x00000000
dut commit No.                1000, rd_s: x00, rd: 0x00000000
dut commit No.                2000, rd_s: x11, rd: 0x00aa03c3
dut commit No.                3000, rd_s: x00, rd: 0x00000000
dut commit No.                4000, rd_s: x00, rd: 0x00000000
dut commit No.                5000, rd_s: x00, rd: 0x00000000
Monitor: Segment Start time is             67189365
Monitor: Power Start time is             67191355
*Verdi* : fsdbDumpon - All FSDB files at 67,191,355 ps.
dut commit No.                6000, rd_s: x11, rd: 0x0000019e
dut commit No.                7000, rd_s: x15, rd: 0xeffff8d0
dut commit No.                8000, rd_s: x11, rd: 0x00000cd9
dut commit No.                9000, rd_s: x15, rd: 0xeffffb2e
dut commit No.               10000, rd_s: x11, rd: 0x00001814
dut commit No.               11000, rd_s: x15, rd: 0xeffff98c
dut commit No.               12000, rd_s: x11, rd: 0x0000234f
dut commit No.               13000, rd_s: x15, rd: 0xeffffbea
dut commit No.               14000, rd_s: x14, rd: 0xeffff0d6
dut commit No.               15000, rd_s: x00, rd: 0x00000000
dut commit No.               16000, rd_s: x14, rd: 0xeffff34c
dut commit No.               17000, rd_s: x00, rd: 0x00000000
dut commit No.               18000, rd_s: x14, rd: 0xeffff1c2
dut commit No.               19000, rd_s: x00, rd: 0x00000000
dut commit No.               20000, rd_s: x14, rd: 0xeffff038
dut commit No.               21000, rd_s: x00, rd: 0x00000000
dut commit No.               22000, rd_s: x14, rd: 0xeffff2ae
dut commit No.               23000, rd_s: x15, rd: 0x0000039a
dut commit No.               24000, rd_s: x00, rd: 0x00000000
dut commit No.               25000, rd_s: x15, rd: 0x000001f8
dut commit No.               26000, rd_s: x00, rd: 0x00000000
dut commit No.               27000, rd_s: x15, rd: 0x00000056
dut commit No.               28000, rd_s: x00, rd: 0x00000000
dut commit No.               29000, rd_s: x15, rd: 0x000002b4
dut commit No.               30000, rd_s: x00, rd: 0x00000000
dut commit No.               31000, rd_s: x00, rd: 0x00000000
dut commit No.               32000, rd_s: x14, rd: 0xefffd2ce
dut commit No.               33000, rd_s: x00, rd: 0x00000000
dut commit No.               34000, rd_s: x14, rd: 0xefffd144
dut commit No.               35000, rd_s: x00, rd: 0x00000000
dut commit No.               36000, rd_s: x14, rd: 0xefffd3ba
dut commit No.               37000, rd_s: x00, rd: 0x00000000
dut commit No.               38000, rd_s: x14, rd: 0xefffd230
dut commit No.               39000, rd_s: x17, rd: 0x00008000
dut commit No.               40000, rd_s: x00, rd: 0x00000000
dut commit No.               41000, rd_s: x14, rd: 0xefffbf08
dut commit No.               42000, rd_s: x16, rd: 0x00008000
dut commit No.               43000, rd_s: x00, rd: 0x00000000
dut commit No.               44000, rd_s: x00, rd: 0x00000000
dut commit No.               45000, rd_s: x15, rd: 0x00000001
dut commit No.               46000, rd_s: x16, rd: 0x00000000
dut commit No.               47000, rd_s: x13, rd: 0x00000000
dut commit No.               48000, rd_s: x16, rd: 0x00000000
dut commit No.               49000, rd_s: x00, rd: 0x00000000
dut commit No.               50000, rd_s: x00, rd: 0x00000000
dut commit No.               51000, rd_s: x15, rd: 0x00000000
dut commit No.               52000, rd_s: x00, rd: 0x00000000
dut commit No.               53000, rd_s: x10, rd: 0xefffaf58
dut commit No.               54000, rd_s: x17, rd: 0x00000000
dut commit No.               55000, rd_s: x13, rd: 0x00000000
dut commit No.               56000, rd_s: x28, rd: 0x00000000
dut commit No.               57000, rd_s: x10, rd: 0xefffb008
dut commit No.               58000, rd_s: x11, rd: 0x00000000
dut commit No.               59000, rd_s: x15, rd: 0x00000000
dut commit No.               60000, rd_s: x15, rd: 0x00000000
dut commit No.               61000, rd_s: x15, rd: 0x00000000
dut commit No.               62000, rd_s: x28, rd: 0x00000000
dut commit No.               63000, rd_s: x10, rd: 0x00000000
dut commit No.               64000, rd_s: x00, rd: 0x00000000
dut commit No.               65000, rd_s: x14, rd: 0xefffb0f8
dut commit No.               66000, rd_s: x16, rd: 0x00000000
dut commit No.               67000, rd_s: x15, rd: 0xefffb080
dut commit No.               68000, rd_s: x00, rd: 0x00000000
dut commit No.               69000, rd_s: x12, rd: 0x00000000
dut commit No.               70000, rd_s: x15, rd: 0x00000000
dut commit No.               71000, rd_s: x15, rd: 0x00000000
dut commit No.               72000, rd_s: x17, rd: 0x00000000
dut commit No.               73000, rd_s: x15, rd: 0xefffb378
dut commit No.               74000, rd_s: x14, rd: 0x00000000
dut commit No.               75000, rd_s: x14, rd: 0x00000000
dut commit No.               76000, rd_s: x02, rd: 0xefffafb0
dut commit No.               77000, rd_s: x01, rd: 0x1ecec35c
dut commit No.               78000, rd_s: x15, rd: 0x00000000
dut commit No.               79000, rd_s: x15, rd: 0x00000000
dut commit No.               80000, rd_s: x28, rd: 0x00000000
dut commit No.               81000, rd_s: x16, rd: 0x00000000
dut commit No.               82000, rd_s: x15, rd: 0x00000000
dut commit No.               83000, rd_s: x15, rd: 0x00000000
dut commit No.               84000, rd_s: x00, rd: 0x00000000
dut commit No.               85000, rd_s: x14, rd: 0x00000000
dut commit No.               86000, rd_s: x15, rd: 0x00000000
dut commit No.               87000, rd_s: x13, rd: 0x00000000
dut commit No.               88000, rd_s: x13, rd: 0x00000000
dut commit No.               89000, rd_s: x29, rd: 0x00000000
dut commit No.               90000, rd_s: x00, rd: 0x00000000
dut commit No.               91000, rd_s: x06, rd: 0x00000000
dut commit No.               92000, rd_s: x15, rd: 0x00000000
dut commit No.               93000, rd_s: x13, rd: 0xefffb460
dut commit No.               94000, rd_s: x11, rd: 0x00008000
dut commit No.               95000, rd_s: x11, rd: 0x00008000
dut commit No.               96000, rd_s: x12, rd: 0x00000000
dut commit No.               97000, rd_s: x10, rd: 0xefffb004
dut commit No.               98000, rd_s: x28, rd: 0x00000000
dut commit No.               99000, rd_s: x17, rd: 0x00008000
dut commit No.              100000, rd_s: x15, rd: 0x00000000
dut commit No.              101000, rd_s: x15, rd: 0x00000000
dut commit No.              102000, rd_s: x17, rd: 0x00000000
dut commit No.              103000, rd_s: x12, rd: 0x00000000
dut commit No.              104000, rd_s: x11, rd: 0x00000000
dut commit No.              105000, rd_s: x14, rd: 0x00000000
dut commit No.              106000, rd_s: x00, rd: 0x00000000
dut commit No.              107000, rd_s: x00, rd: 0x00000000
dut commit No.              108000, rd_s: x28, rd: 0x00000000
dut commit No.              109000, rd_s: x06, rd: 0x00000000
dut commit No.              110000, rd_s: x14, rd: 0x00000000
dut commit No.              111000, rd_s: x13, rd: 0x00000000
dut commit No.              112000, rd_s: x10, rd: 0x00000000
dut commit No.              113000, rd_s: x00, rd: 0x00000000
dut commit No.              114000, rd_s: x09, rd: 0xefffb374
dut commit No.              115000, rd_s: x12, rd: 0x00008000
dut commit No.              116000, rd_s: x28, rd: 0x00000000
dut commit No.              117000, rd_s: x00, rd: 0x00000000
dut commit No.              118000, rd_s: x15, rd: 0x00000000
dut commit No.              119000, rd_s: x01, rd: 0x1ecec30c
dut commit No.              120000, rd_s: x06, rd: 0x00000000
dut commit No.              121000, rd_s: x15, rd: 0x00000000
dut commit No.              122000, rd_s: x10, rd: 0x00000000
dut commit No.              123000, rd_s: x15, rd: 0x00000000
dut commit No.              124000, rd_s: x00, rd: 0x00000000
dut commit No.              125000, rd_s: x17, rd: 0x80008000
dut commit No.              126000, rd_s: x17, rd: 0x00000000
dut commit No.              127000, rd_s: x00, rd: 0x00000000
dut commit No.              128000, rd_s: x11, rd: 0x00000000
dut commit No.              129000, rd_s: x00, rd: 0x00000000
dut commit No.              130000, rd_s: x00, rd: 0x00000000
dut commit No.              131000, rd_s: x13, rd: 0x00000000
dut commit No.              132000, rd_s: x14, rd: 0x00000000
dut commit No.              133000, rd_s: x08, rd: 0xefffb414
dut commit No.              134000, rd_s: x15, rd: 0x00000000
dut commit No.              135000, rd_s: x15, rd: 0x00000000
dut commit No.              136000, rd_s: x29, rd: 0x00000000
dut commit No.              137000, rd_s: x00, rd: 0x00000000
dut commit No.              138000, rd_s: x15, rd: 0x00000000
dut commit No.              139000, rd_s: x15, rd: 0x00000000
dut commit No.              140000, rd_s: x17, rd: 0x00000000
dut commit No.              141000, rd_s: x28, rd: 0x00000000
dut commit No.              142000, rd_s: x14, rd: 0x00000000
dut commit No.              143000, rd_s: x15, rd: 0x00000000
dut commit No.              144000, rd_s: x15, rd: 0x00000000
dut commit No.              145000, rd_s: x15, rd: 0x00000000
dut commit No.              146000, rd_s: x15, rd: 0x00000000
dut commit No.              147000, rd_s: x28, rd: 0x00000000
dut commit No.              148000, rd_s: x14, rd: 0x00000000
dut commit No.              149000, rd_s: x15, rd: 0x00000000
dut commit No.              150000, rd_s: x13, rd: 0x00000000
dut commit No.              151000, rd_s: x13, rd: 0x00000000
dut commit No.              152000, rd_s: x29, rd: 0x00000000
dut commit No.              153000, rd_s: x00, rd: 0x00000000
dut commit No.              154000, rd_s: x06, rd: 0x00000000
dut commit No.              155000, rd_s: x15, rd: 0x00000000
dut commit No.              156000, rd_s: x10, rd: 0xeffff334
dut commit No.              157000, rd_s: x28, rd: 0x00000000
dut commit No.              158000, rd_s: x00, rd: 0x00000000
dut commit No.              159000, rd_s: x17, rd: 0x00000000
dut commit No.              160000, rd_s: x00, rd: 0x00000000
dut commit No.              161000, rd_s: x14, rd: 0xefffbe7c
dut commit No.              162000, rd_s: x17, rd: 0x00000000
dut commit No.              163000, rd_s: x00, rd: 0x00000000
dut commit No.              164000, rd_s: x00, rd: 0x00000000
dut commit No.              165000, rd_s: x00, rd: 0x00000000
dut commit No.              166000, rd_s: x11, rd: 0x00000000
dut commit No.              167000, rd_s: x14, rd: 0x00000000
dut commit No.              168000, rd_s: x07, rd: 0x00000000
dut commit No.              169000, rd_s: x01, rd: 0x1ecec364
dut commit No.              170000, rd_s: x15, rd: 0x00000000
dut commit No.              171000, rd_s: x15, rd: 0x00000000
dut commit No.              172000, rd_s: x15, rd: 0x00000000
dut commit No.              173000, rd_s: x01, rd: 0x1ecec434
dut commit No.              174000, rd_s: x11, rd: 0x00000000
dut commit No.              175000, rd_s: x15, rd: 0x00000000
dut commit No.              176000, rd_s: x06, rd: 0x00000000
dut commit No.              177000, rd_s: x08, rd: 0xefffafd0
dut commit No.              178000, rd_s: x29, rd: 0x00000000
dut commit No.              179000, rd_s: x16, rd: 0x00000000
dut commit No.              180000, rd_s: x16, rd: 0x00000000
dut commit No.              181000, rd_s: x06, rd: 0x00000000
dut commit No.              182000, rd_s: x14, rd: 0x00000000
dut commit No.              183000, rd_s: x13, rd: 0x00000000
dut commit No.              184000, rd_s: x13, rd: 0x00000000
dut commit No.              185000, rd_s: x13, rd: 0xefffb380
dut commit No.              186000, rd_s: x18, rd: 0xefffb090
dut commit No.              187000, rd_s: x11, rd: 0x00000001
dut commit No.              188000, rd_s: x30, rd: 0x00000000
dut commit No.              189000, rd_s: x12, rd: 0x00000000
dut commit No.              190000, rd_s: x11, rd: 0x00000000
dut commit No.              191000, rd_s: x30, rd: 0x00000000
dut commit No.              192000, rd_s: x17, rd: 0x00000000
dut commit No.              193000, rd_s: x13, rd: 0x00000000
dut commit No.              194000, rd_s: x30, rd: 0x00008000
dut commit No.              195000, rd_s: x15, rd: 0x00000001
dut commit No.              196000, rd_s: x28, rd: 0x00000000
dut commit No.              197000, rd_s: x12, rd: 0x00000000
dut commit No.              198000, rd_s: x16, rd: 0x00000000
dut commit No.              199000, rd_s: x13, rd: 0x00000000
dut commit No.              200000, rd_s: x14, rd: 0x00000000
dut commit No.              201000, rd_s: x00, rd: 0x00000000
dut commit No.              202000, rd_s: x00, rd: 0x00000000
dut commit No.              203000, rd_s: x13, rd: 0x00000000
dut commit No.              204000, rd_s: x14, rd: 0x00000000
dut commit No.              205000, rd_s: x15, rd: 0x00000000
dut commit No.              206000, rd_s: x29, rd: 0x00000000
dut commit No.              207000, rd_s: x00, rd: 0x00000000
dut commit No.              208000, rd_s: x15, rd: 0x00000000
dut commit No.              209000, rd_s: x15, rd: 0x00000000
dut commit No.              210000, rd_s: x17, rd: 0x00000000
dut commit No.              211000, rd_s: x28, rd: 0x00000000
dut commit No.              212000, rd_s: x14, rd: 0x00000000
dut commit No.              213000, rd_s: x13, rd: 0xefffb3d4
dut commit No.              214000, rd_s: x11, rd: 0x00000000
dut commit No.              215000, rd_s: x00, rd: 0x00000000
dut commit No.              216000, rd_s: x01, rd: 0x1ecec448
dut commit No.              217000, rd_s: x16, rd: 0x00000000
dut commit No.              218000, rd_s: x29, rd: 0x00000000
dut commit No.              219000, rd_s: x15, rd: 0x80000000
dut commit No.              220000, rd_s: x14, rd: 0x00000000
dut commit No.              221000, rd_s: x14, rd: 0x00000000
dut commit No.              222000, rd_s: x15, rd: 0x00000000
dut commit No.              223000, rd_s: x14, rd: 0x00000000
dut commit No.              224000, rd_s: x11, rd: 0x00000000
dut commit No.              225000, rd_s: x00, rd: 0x00000000
dut commit No.              226000, rd_s: x15, rd: 0x00000000
dut commit No.              227000, rd_s: x11, rd: 0x00000001
dut commit No.              228000, rd_s: x16, rd: 0x00000000
dut commit No.              229000, rd_s: x00, rd: 0x00000000
dut commit No.              230000, rd_s: x15, rd: 0xefffb190
dut commit No.              231000, rd_s: x16, rd: 0x00000000
dut commit No.              232000, rd_s: x17, rd: 0x00000000
dut commit No.              233000, rd_s: x13, rd: 0x00000000
dut commit No.              234000, rd_s: x14, rd: 0x00000000
dut commit No.              235000, rd_s: x15, rd: 0x00000000
dut commit No.              236000, rd_s: x00, rd: 0x00000000
dut commit No.              237000, rd_s: x15, rd: 0x00000001
dut commit No.              238000, rd_s: x16, rd: 0x00000000
dut commit No.              239000, rd_s: x13, rd: 0x00000000
dut commit No.              240000, rd_s: x16, rd: 0x00000000
dut commit No.              241000, rd_s: x00, rd: 0x00000000
dut commit No.              242000, rd_s: x00, rd: 0x00000000
dut commit No.              243000, rd_s: x15, rd: 0x00000000
dut commit No.              244000, rd_s: x00, rd: 0x00000000
dut commit No.              245000, rd_s: x10, rd: 0xefffaf58
dut commit No.              246000, rd_s: x17, rd: 0x00000000
dut commit No.              247000, rd_s: x13, rd: 0x00000000
dut commit No.              248000, rd_s: x28, rd: 0x00000000
dut commit No.              249000, rd_s: x10, rd: 0xefffb008
dut commit No.              250000, rd_s: x11, rd: 0x00000000
dut commit No.              251000, rd_s: x15, rd: 0x00000000
dut commit No.              252000, rd_s: x15, rd: 0x00000000
dut commit No.              253000, rd_s: x15, rd: 0x00000000
dut commit No.              254000, rd_s: x28, rd: 0x00000000
dut commit No.              255000, rd_s: x10, rd: 0x00000000
dut commit No.              256000, rd_s: x17, rd: 0x00000000
dut commit No.              257000, rd_s: x14, rd: 0x00000000
dut commit No.              258000, rd_s: x15, rd: 0x00000000
dut commit No.              259000, rd_s: x14, rd: 0x00000000
dut commit No.              260000, rd_s: x13, rd: 0x00000000
dut commit No.              261000, rd_s: x06, rd: 0x00000000
dut commit No.              262000, rd_s: x13, rd: 0x00000000
dut commit No.              263000, rd_s: x15, rd: 0x00000000
dut commit No.              264000, rd_s: x28, rd: 0x00000000
dut commit No.              265000, rd_s: x00, rd: 0x00000000
dut commit No.              266000, rd_s: x14, rd: 0x00000000
dut commit No.              267000, rd_s: x13, rd: 0x00000000
dut commit No.              268000, rd_s: x18, rd: 0xefffb8ec
dut commit No.              269000, rd_s: x29, rd: 0x00000000
dut commit No.              270000, rd_s: x00, rd: 0x00000000
dut commit No.              271000, rd_s: x15, rd: 0x00000000
dut commit No.              272000, rd_s: x15, rd: 0x00000000
dut commit No.              273000, rd_s: x17, rd: 0x00000000
dut commit No.              274000, rd_s: x28, rd: 0x00000000
dut commit No.              275000, rd_s: x14, rd: 0x00000000
dut commit No.              276000, rd_s: x15, rd: 0x00000000
dut commit No.              277000, rd_s: x13, rd: 0x00000000
dut commit No.              278000, rd_s: x15, rd: 0x00000000
dut commit No.              279000, rd_s: x15, rd: 0x00000000
dut commit No.              280000, rd_s: x00, rd: 0x00000000
dut commit No.              281000, rd_s: x15, rd: 0xefffd434
dut commit No.              282000, rd_s: x16, rd: 0x00000000
dut commit No.              283000, rd_s: x00, rd: 0x00000000
dut commit No.              284000, rd_s: x13, rd: 0xefffb5b0
dut commit No.              285000, rd_s: x13, rd: 0xefffb154
dut commit No.              286000, rd_s: x13, rd: 0x00000000
dut commit No.              287000, rd_s: x15, rd: 0x00000000
dut commit No.              288000, rd_s: x00, rd: 0x00000000
dut commit No.              289000, rd_s: x00, rd: 0x00000000
dut commit No.              290000, rd_s: x30, rd: 0x00000000
dut commit No.              291000, rd_s: x17, rd: 0x00000000
dut commit No.              292000, rd_s: x13, rd: 0x00000000
dut commit No.              293000, rd_s: x00, rd: 0x00000000
dut commit No.              294000, rd_s: x14, rd: 0x00000000
dut commit No.              295000, rd_s: x15, rd: 0x00000000
dut commit No.              296000, rd_s: x00, rd: 0x00000000
dut commit No.              297000, rd_s: x00, rd: 0x00000000
dut commit No.              298000, rd_s: x13, rd: 0x00000000
dut commit No.              299000, rd_s: x14, rd: 0x00000000
dut commit No.              300000, rd_s: x13, rd: 0x00000000
dut commit No.              301000, rd_s: x10, rd: 0x00000000
dut commit No.              302000, rd_s: x00, rd: 0x00000000
dut commit No.              303000, rd_s: x09, rd: 0xefffb334
dut commit No.              304000, rd_s: x15, rd: 0x00000000
dut commit No.              305000, rd_s: x00, rd: 0x00000000
dut commit No.              306000, rd_s: x14, rd: 0x00008000
dut commit No.              307000, rd_s: x02, rd: 0xefffaf50
dut commit No.              308000, rd_s: x06, rd: 0x00000000
dut commit No.              309000, rd_s: x00, rd: 0x00000000
dut commit No.              310000, rd_s: x28, rd: 0x00000000
dut commit No.              311000, rd_s: x15, rd: 0x00000000
dut commit No.              312000, rd_s: x15, rd: 0x00000000
dut commit No.              313000, rd_s: x15, rd: 0xefffb190
dut commit No.              314000, rd_s: x00, rd: 0x00000000
dut commit No.              315000, rd_s: x00, rd: 0x00000000
dut commit No.              316000, rd_s: x17, rd: 0x00000000
dut commit No.              317000, rd_s: x01, rd: 0x1ecec34c
dut commit No.              318000, rd_s: x16, rd: 0x00000000
dut commit No.              319000, rd_s: x14, rd: 0x00000000
dut commit No.              320000, rd_s: x13, rd: 0x00000000
dut commit No.              321000, rd_s: x14, rd: 0x00000000
dut commit No.              322000, rd_s: x08, rd: 0xefffb3d4
dut commit No.              323000, rd_s: x15, rd: 0x00000000
dut commit No.              324000, rd_s: x15, rd: 0x00000000
dut commit No.              325000, rd_s: x06, rd: 0x00000000
dut commit No.              326000, rd_s: x16, rd: 0x00000000
dut commit No.              327000, rd_s: x13, rd: 0x00000000
dut commit No.              328000, rd_s: x15, rd: 0x00000000
dut commit No.              329000, rd_s: x15, rd: 0x00000000
dut commit No.              330000, rd_s: x15, rd: 0x00000000
dut commit No.              331000, rd_s: x28, rd: 0x00000000
dut commit No.              332000, rd_s: x14, rd: 0x00000000
dut commit No.              333000, rd_s: x15, rd: 0x00000000
dut commit No.              334000, rd_s: x12, rd: 0x00000000
dut commit No.              335000, rd_s: x00, rd: 0x00000000
dut commit No.              336000, rd_s: x00, rd: 0x00000000
dut commit No.              337000, rd_s: x00, rd: 0x00000000
dut commit No.              338000, rd_s: x13, rd: 0x00000000
dut commit No.              339000, rd_s: x15, rd: 0x00008000
dut commit No.              340000, rd_s: x00, rd: 0x00000000
dut commit No.              341000, rd_s: x00, rd: 0x00000000
dut commit No.              342000, rd_s: x13, rd: 0x00000000
dut commit No.              343000, rd_s: x18, rd: 0xefffb0ec
dut commit No.              344000, rd_s: x14, rd: 0xefffb10c
dut commit No.              345000, rd_s: x00, rd: 0x00000000
dut commit No.              346000, rd_s: x00, rd: 0x00000000
dut commit No.              347000, rd_s: x00, rd: 0x00000000
dut commit No.              348000, rd_s: x00, rd: 0x00000000
dut commit No.              349000, rd_s: x13, rd: 0x00000000
dut commit No.              350000, rd_s: x13, rd: 0x00000000
dut commit No.              351000, rd_s: x14, rd: 0x00000000
dut commit No.              352000, rd_s: x28, rd: 0x00000000
dut commit No.              353000, rd_s: x15, rd: 0x00000000
dut commit No.              354000, rd_s: x28, rd: 0x00000000
dut commit No.              355000, rd_s: x10, rd: 0x00000000
dut commit No.              356000, rd_s: x14, rd: 0xefffb228
dut commit No.              357000, rd_s: x00, rd: 0x00000000
dut commit No.              358000, rd_s: x12, rd: 0x00000000
dut commit No.              359000, rd_s: x14, rd: 0x00000000
dut commit No.              360000, rd_s: x05, rd: 0x00000000
dut commit No.              361000, rd_s: x15, rd: 0x00000001
dut commit No.              362000, rd_s: x15, rd: 0x00000000
dut commit No.              363000, rd_s: x15, rd: 0x00000000
dut commit No.              364000, rd_s: x15, rd: 0x00000000
dut commit No.              365000, rd_s: x01, rd: 0x1ecec43c
dut commit No.              366000, rd_s: x12, rd: 0x00000000
dut commit No.              367000, rd_s: x15, rd: 0x00000000
dut commit No.              368000, rd_s: x17, rd: 0x00000000
dut commit No.              369000, rd_s: x09, rd: 0xefffb110
dut commit No.              370000, rd_s: x06, rd: 0x00000000
dut commit No.              371000, rd_s: x28, rd: 0x00000000
dut commit No.              372000, rd_s: x10, rd: 0x00000000
dut commit No.              373000, rd_s: x16, rd: 0x00000000
dut commit No.              374000, rd_s: x15, rd: 0x00000000
dut commit No.              375000, rd_s: x14, rd: 0x00000000
dut commit No.              376000, rd_s: x14, rd: 0x00000000
dut commit No.              377000, rd_s: x10, rd: 0xefffb800
dut commit No.              378000, rd_s: x28, rd: 0x00000000
dut commit No.              379000, rd_s: x00, rd: 0x00000000
dut commit No.              380000, rd_s: x14, rd: 0x00000000
dut commit No.              381000, rd_s: x13, rd: 0x00000000
dut commit No.              382000, rd_s: x18, rd: 0xefffb528
dut commit No.              383000, rd_s: x29, rd: 0x00000000
dut commit No.              384000, rd_s: x00, rd: 0x00000000
dut commit No.              385000, rd_s: x06, rd: 0x00000000
dut commit No.              386000, rd_s: x15, rd: 0x00000000
dut commit No.              387000, rd_s: x13, rd: 0x00000000
dut commit No.              388000, rd_s: x15, rd: 0x00000000
dut commit No.              389000, rd_s: x16, rd: 0x00000000
dut commit No.              390000, rd_s: x13, rd: 0x00000000
dut commit No.              391000, rd_s: x15, rd: 0x00000000
dut commit No.              392000, rd_s: x15, rd: 0x00000000
dut commit No.              393000, rd_s: x15, rd: 0x00000000
dut commit No.              394000, rd_s: x28, rd: 0x00000000
dut commit No.              395000, rd_s: x14, rd: 0x00000000
dut commit No.              396000, rd_s: x15, rd: 0x00000000
dut commit No.              397000, rd_s: x13, rd: 0x00000000
dut commit No.              398000, rd_s: x13, rd: 0x00000000
dut commit No.              399000, rd_s: x29, rd: 0x00000000
dut commit No.              400000, rd_s: x00, rd: 0x00000000
dut commit No.              401000, rd_s: x13, rd: 0xefffb964
dut commit No.              402000, rd_s: x11, rd: 0x00008000
dut commit No.              403000, rd_s: x00, rd: 0x00000000
dut commit No.              404000, rd_s: x00, rd: 0x00000000
dut commit No.              405000, rd_s: x10, rd: 0x00000000
dut commit No.              406000, rd_s: x08, rd: 0xefffafb0
dut commit No.              407000, rd_s: x09, rd: 0x80008000
dut commit No.              408000, rd_s: x06, rd: 0x00000000
dut commit No.              409000, rd_s: x00, rd: 0x00000000
dut commit No.              410000, rd_s: x14, rd: 0x00000000
dut commit No.              411000, rd_s: x14, rd: 0x00000000
dut commit No.              412000, rd_s: x00, rd: 0x00000000
dut commit No.              413000, rd_s: x14, rd: 0x00000000
dut commit No.              414000, rd_s: x15, rd: 0x00007fff
dut commit No.              415000, rd_s: x00, rd: 0x00000000
dut commit No.              416000, rd_s: x15, rd: 0x00000000
dut commit No.              417000, rd_s: x00, rd: 0x00000000
dut commit No.              418000, rd_s: x17, rd: 0x00000000
dut commit No.              419000, rd_s: x06, rd: 0x00000000
dut commit No.              420000, rd_s: x09, rd: 0xefffb148
dut commit No.              421000, rd_s: x15, rd: 0x00000000
dut commit No.              422000, rd_s: x15, rd: 0x00000000
dut commit No.              423000, rd_s: x14, rd: 0x00000000
dut commit No.              424000, rd_s: x06, rd: 0x00000000
dut commit No.              425000, rd_s: x06, rd: 0x00000000
dut commit No.              426000, rd_s: x11, rd: 0x00000000
dut commit No.              427000, rd_s: x15, rd: 0x00000001
dut commit No.              428000, rd_s: x06, rd: 0x00000000
dut commit No.              429000, rd_s: x00, rd: 0x00000000
dut commit No.              430000, rd_s: x28, rd: 0x00000000
dut commit No.              431000, rd_s: x15, rd: 0x00000000
dut commit No.              432000, rd_s: x17, rd: 0x00000000
dut commit No.              433000, rd_s: x13, rd: 0x00000000
dut commit No.              434000, rd_s: x12, rd: 0x00008000
dut commit No.              435000, rd_s: x00, rd: 0x00000000
dut commit No.              436000, rd_s: x13, rd: 0x00000000
dut commit No.              437000, rd_s: x16, rd: 0x00000000
dut commit No.              438000, rd_s: x14, rd: 0x00000000
dut commit No.              439000, rd_s: x15, rd: 0x00000000
dut commit No.              440000, rd_s: x15, rd: 0x00000000
dut commit No.              441000, rd_s: x15, rd: 0x00000000
dut commit No.              442000, rd_s: x15, rd: 0x00000000
dut commit No.              443000, rd_s: x17, rd: 0x00000000
dut commit No.              444000, rd_s: x13, rd: 0x00000000
dut commit No.              445000, rd_s: x13, rd: 0x00000000
dut commit No.              446000, rd_s: x16, rd: 0x00000000
dut commit No.              447000, rd_s: x14, rd: 0x00000000
dut commit No.              448000, rd_s: x17, rd: 0x00000000
dut commit No.              449000, rd_s: x00, rd: 0x00000000
dut commit No.              450000, rd_s: x14, rd: 0x00000000
dut commit No.              451000, rd_s: x14, rd: 0x00000000
dut commit No.              452000, rd_s: x11, rd: 0x00000000
dut commit No.              453000, rd_s: x06, rd: 0x00000000
dut commit No.              454000, rd_s: x00, rd: 0x00000000
dut commit No.              455000, rd_s: x14, rd: 0xefffb758
dut commit No.              456000, rd_s: x13, rd: 0xefffb390
dut commit No.              457000, rd_s: x15, rd: 0x00008000
dut commit No.              458000, rd_s: x14, rd: 0x00000000
dut commit No.              459000, rd_s: x06, rd: 0x00000000
dut commit No.              460000, rd_s: x29, rd: 0x00000000
dut commit No.              461000, rd_s: x17, rd: 0x00000000
dut commit No.              462000, rd_s: x14, rd: 0x00000000
dut commit No.              463000, rd_s: x17, rd: 0x00000000
dut commit No.              464000, rd_s: x16, rd: 0x00000000
dut commit No.              465000, rd_s: x00, rd: 0x00000000
dut commit No.              466000, rd_s: x10, rd: 0x00000000
dut commit No.              467000, rd_s: x15, rd: 0x00000000
dut commit No.              468000, rd_s: x15, rd: 0x00000000
dut commit No.              469000, rd_s: x16, rd: 0x00000000
dut commit No.              470000, rd_s: x06, rd: 0x00000000
dut commit No.              471000, rd_s: x28, rd: 0x00000000
dut commit No.              472000, rd_s: x10, rd: 0x00000000
dut commit No.              473000, rd_s: x15, rd: 0x00000000
dut commit No.              474000, rd_s: x15, rd: 0x00000000
dut commit No.              475000, rd_s: x00, rd: 0x00000000
dut commit No.              476000, rd_s: x00, rd: 0x00000000
dut commit No.              477000, rd_s: x00, rd: 0x00000000
dut commit No.              478000, rd_s: x17, rd: 0x00000000
dut commit No.              479000, rd_s: x15, rd: 0x00000000
dut commit No.              480000, rd_s: x15, rd: 0x00000000
dut commit No.              481000, rd_s: x00, rd: 0x00000000
dut commit No.              482000, rd_s: x28, rd: 0x00000000
dut commit No.              483000, rd_s: x06, rd: 0x00000000
dut commit No.              484000, rd_s: x14, rd: 0x00000000
dut commit No.              485000, rd_s: x16, rd: 0x00000000
dut commit No.              486000, rd_s: x10, rd: 0x00000000
dut commit No.              487000, rd_s: x29, rd: 0x00000000
dut commit No.              488000, rd_s: x00, rd: 0x00000000
dut commit No.              489000, rd_s: x00, rd: 0x00000000
dut commit No.              490000, rd_s: x14, rd: 0x00000000
dut commit No.              491000, rd_s: x15, rd: 0x00000000
dut commit No.              492000, rd_s: x14, rd: 0x00000000
dut commit No.              493000, rd_s: x13, rd: 0x00000000
dut commit No.              494000, rd_s: x13, rd: 0x00000000
dut commit No.              495000, rd_s: x18, rd: 0xefffb234
dut commit No.              496000, rd_s: x15, rd: 0x00000000
dut commit No.              497000, rd_s: x15, rd: 0x00000000
dut commit No.              498000, rd_s: x14, rd: 0x00000000
dut commit No.              499000, rd_s: x06, rd: 0x00000000
dut commit No.              500000, rd_s: x15, rd: 0x00000000
dut commit No.              501000, rd_s: x13, rd: 0x00000000
dut commit No.              502000, rd_s: x15, rd: 0x00000000
dut commit No.              503000, rd_s: x16, rd: 0x00000000
dut commit No.              504000, rd_s: x13, rd: 0x00000000
dut commit No.              505000, rd_s: x13, rd: 0x00000000
dut commit No.              506000, rd_s: x06, rd: 0x00000000
dut commit No.              507000, rd_s: x13, rd: 0x00000000
dut commit No.              508000, rd_s: x15, rd: 0x00000000
dut commit No.              509000, rd_s: x16, rd: 0x00000000
dut commit No.              510000, rd_s: x14, rd: 0x00000000
dut commit No.              511000, rd_s: x17, rd: 0x00000000
dut commit No.              512000, rd_s: x00, rd: 0x00000000
dut commit No.              513000, rd_s: x14, rd: 0x00000000
dut commit No.              514000, rd_s: x14, rd: 0x00000000
dut commit No.              515000, rd_s: x11, rd: 0x00000000
dut commit No.              516000, rd_s: x06, rd: 0x00000000
dut commit No.              517000, rd_s: x00, rd: 0x00000000
dut commit No.              518000, rd_s: x29, rd: 0x00000000
dut commit No.              519000, rd_s: x16, rd: 0x00000000
dut commit No.              520000, rd_s: x09, rd: 0xefffbfc8
Monitor: Power Stop time is           2116913245
*Verdi* : fsdbDumpoff - All FSDB files at 2,116,913,245 ps.
Monitor: Segment Stop time is           2116915235
Monitor: Segment IPC: 0.499488
Monitor: Segment Time:           2049725870
$finish called from file "/srv/tmp/c48772b1-f2a2-42f1-9786-660cc5780515/dut/sim/../hvl/vcs/top_tb.sv", line 57.
$finish at simulation time           2117169955
           V C S   S i m u l a t i o n   R e p o r t 
Time: 2117169955 ps
CPU Time:    309.140 seconds;       Data structure size:   1.2Mb
Tue Dec  3 20:39:59 2024
[0;32mSpike diff Passed [0m
0.499488
2049725870
cd ../fft/vcs && fsdb2saif dump.fsdb -bt 67191355ps -et 2116913245ps -s top_tb/dut
fsdb2saif - FSDB to backward SAIF converter, Release Verdi_R-2020.12-SP1-1 (RH Linux x86_64/64bit) -- Tue Apr 20 04:17:41 PDT 2021

Copyright (c) 1996 - 2021 Synopsys, Inc.
This software and the associated documentation are proprietary to Synopsys, Inc. 
This software may only be used in accordance with the terms and conditions of a written license agreement with Synopsys, Inc. 
All other use, reproduction, or distribution of this software is strictly prohibited.

done
dump.fsdb.saif is generated successfully.
logDir = /srv/tmp/c48772b1-f2a2-42f1-9786-660cc5780515/dut/fft/vcs/fsdb2saifLog
mkdir -p ../fft/reports outputs
dc_shell -f power.tcl |& tee ../fft/reports/power.log
/srv/software/Synopsys-2021_x86_64/syn/R-2020.09-SP4/bin/dc_shell: /srv/software/Synopsys-2021_x86_64/syn/R-2020.09-SP4/bin/snps_platform: /bin/csh: bad interpreter: No such file or directory
Information: License queuing is enabled. (DCSH-18)

                           Design Compiler Graphical 
                                 DC Ultra (TM)
                                  DFTMAX (TM)
                              Power Compiler (TM)
                                 DesignWare (R)
                                 DC Expert (TM)
                               Design Vision (TM)
                               HDL Compiler (TM)
                               VHDL Compiler (TM)
                                  DFT Compiler
                               Design Compiler(R)

               Version R-2020.09-SP4 for linux64 - Mar 02, 2021 

                    Copyright (c) 1988 - 2021 Synopsys, Inc.
   This software and the associated documentation are proprietary to Synopsys,
 Inc. This software may only be used in accordance with the terms and conditions
 of a written license agreement with Synopsys, Inc. All other use, reproduction,
            or distribution of this software is strictly prohibited.
Initializing...
set symbol_library [list generic.sdb]
generic.sdb
set synthetic_library [list dw_foundation.sldb]
dw_foundation.sldb
set target_library [getenv STD_CELL_LIB]
/srv/ece411ag/freepdk-45nm/stdcells.db
set sram_library [getenv SRAM_LIB]
/srv/tmp/c48772b1-f2a2-42f1-9786-660cc5780515/dut/synth/../sram/output/mp_cache_data_array/mp_cache_data_array_TT_1p0V_25C_lib.db /srv/tmp/c48772b1-f2a2-42f1-9786-660cc5780515/dut/synth/../sram/output/mp_cache_tag_array/mp_cache_tag_array_TT_1p0V_25C_lib.db
if {$sram_library eq ""} {
   set link_library [list "*" $target_library $synthetic_library]
} else {
   set link_library [list "*" $target_library $synthetic_library $sram_library]
}
* /srv/ece411ag/freepdk-45nm/stdcells.db dw_foundation.sldb {/srv/tmp/c48772b1-f2a2-42f1-9786-660cc5780515/dut/synth/../sram/output/mp_cache_data_array/mp_cache_data_array_TT_1p0V_25C_lib.db /srv/tmp/c48772b1-f2a2-42f1-9786-660cc5780515/dut/synth/../sram/output/mp_cache_tag_array/mp_cache_tag_array_TT_1p0V_25C_lib.db}
get_license DC-Ultra-Features
1
get_license DC-Ultra-Opt
1
read_file -format ddc outputs/synth.ddc
Loading db file '/srv/ece411ag/freepdk-45nm/stdcells.db'
Loading db file '/srv/software/Synopsys-2021_x86_64/syn/R-2020.09-SP4/libraries/syn/dw_foundation.sldb'
Loading db file '/srv/tmp/c48772b1-f2a2-42f1-9786-660cc5780515/dut/sram/output/mp_cache_data_array/mp_cache_data_array_TT_1p0V_25C_lib.db'
Loading db file '/srv/tmp/c48772b1-f2a2-42f1-9786-660cc5780515/dut/sram/output/mp_cache_tag_array/mp_cache_tag_array_TT_1p0V_25C_lib.db'
Loading db file '/srv/software/Synopsys-2021_x86_64/syn/R-2020.09-SP4/libraries/syn/gtech.db'
Loading db file '/srv/software/Synopsys-2021_x86_64/syn/R-2020.09-SP4/libraries/syn/standard.sldb'
  Loading link library 'NangateOpenCellLibrary'
  Loading link library 'mp_cache_data_array_TT_1p0V_25C_lib'
  Loading link library 'mp_cache_tag_array_TT_1p0V_25C_lib'
  Loading link library 'gtech'
Reading ddc file '/srv/tmp/c48772b1-f2a2-42f1-9786-660cc5780515/dut/synth/outputs/synth.ddc'.
Information: Checking out the license 'DesignWare'. (SEC-104)
Loaded 410 designs.
Current design is 'cpu'.
cpu cache_1 cache_0 memory_queue cache_arbiter cacheline_adapter queue_DATA_WIDTH32_QUEUE_DEPTH32_1 queue_DATA_WIDTH32_QUEUE_DEPTH32_0 rename_dispatch rat rob rrat free_list phys_regfile execute reservation_station SNPS_CLOCK_GATE_HIGH_cpu_0 stage_1_1 stage_2_1 valid_array_7 valid_array_6 valid_array_5 valid_array_4 lru_array_1 stage_1_0 stage_2_0 valid_array_3 valid_array_2 valid_array_1 valid_array_0 lru_array_0 SNPS_CLOCK_GATE_HIGH_memory_queue_0 SNPS_CLOCK_GATE_HIGH_memory_queue_49 SNPS_CLOCK_GATE_HIGH_memory_queue_48 SNPS_CLOCK_GATE_HIGH_memory_queue_47 SNPS_CLOCK_GATE_HIGH_memory_queue_45 SNPS_CLOCK_GATE_HIGH_memory_queue_44 SNPS_CLOCK_GATE_HIGH_memory_queue_42 SNPS_CLOCK_GATE_HIGH_memory_queue_41 SNPS_CLOCK_GATE_HIGH_memory_queue_39 SNPS_CLOCK_GATE_HIGH_memory_queue_38 SNPS_CLOCK_GATE_HIGH_memory_queue_36 SNPS_CLOCK_GATE_HIGH_memory_queue_35 SNPS_CLOCK_GATE_HIGH_memory_queue_33 SNPS_CLOCK_GATE_HIGH_memory_queue_32 SNPS_CLOCK_GATE_HIGH_memory_queue_30 SNPS_CLOCK_GATE_HIGH_memory_queue_29 SNPS_CLOCK_GATE_HIGH_memory_queue_27 SNPS_CLOCK_GATE_HIGH_memory_queue_26 SNPS_CLOCK_GATE_HIGH_memory_queue_24 SNPS_CLOCK_GATE_HIGH_memory_queue_23 SNPS_CLOCK_GATE_HIGH_memory_queue_21 SNPS_CLOCK_GATE_HIGH_memory_queue_20 SNPS_CLOCK_GATE_HIGH_memory_queue_18 SNPS_CLOCK_GATE_HIGH_memory_queue_17 SNPS_CLOCK_GATE_HIGH_memory_queue_15 SNPS_CLOCK_GATE_HIGH_memory_queue_14 SNPS_CLOCK_GATE_HIGH_memory_queue_12 SNPS_CLOCK_GATE_HIGH_memory_queue_11 SNPS_CLOCK_GATE_HIGH_memory_queue_9 SNPS_CLOCK_GATE_HIGH_memory_queue_8 SNPS_CLOCK_GATE_HIGH_memory_queue_6 SNPS_CLOCK_GATE_HIGH_memory_queue_5 SNPS_CLOCK_GATE_HIGH_memory_queue_3 SNPS_CLOCK_GATE_HIGH_memory_queue_2 SNPS_CLOCK_GATE_HIGH_cache_arbiter_0 SNPS_CLOCK_GATE_HIGH_cache_arbiter_4 SNPS_CLOCK_GATE_HIGH_cache_arbiter_3 SNPS_CLOCK_GATE_HIGH_cache_arbiter_2 SNPS_CLOCK_GATE_HIGH_cache_arbiter_1 SNPS_CLOCK_GATE_HIGH_cacheline_adapter_0 SNPS_CLOCK_GATE_HIGH_cacheline_adapter_4 SNPS_CLOCK_GATE_HIGH_cacheline_adapter_3 SNPS_CLOCK_GATE_HIGH_cacheline_adapter_2 SNPS_CLOCK_GATE_HIGH_cacheline_adapter_1 SNPS_CLOCK_GATE_HIGH_queue_DATA_WIDTH32_QUEUE_DEPTH32_1_0 SNPS_CLOCK_GATE_HIGH_queue_DATA_WIDTH32_QUEUE_DEPTH32_1_33 SNPS_CLOCK_GATE_HIGH_queue_DATA_WIDTH32_QUEUE_DEPTH32_1_32 SNPS_CLOCK_GATE_HIGH_queue_DATA_WIDTH32_QUEUE_DEPTH32_1_31 SNPS_CLOCK_GATE_HIGH_queue_DATA_WIDTH32_QUEUE_DEPTH32_1_30 SNPS_CLOCK_GATE_HIGH_queue_DATA_WIDTH32_QUEUE_DEPTH32_1_29 SNPS_CLOCK_GATE_HIGH_queue_DATA_WIDTH32_QUEUE_DEPTH32_1_28 SNPS_CLOCK_GATE_HIGH_queue_DATA_WIDTH32_QUEUE_DEPTH32_1_27 SNPS_CLOCK_GATE_HIGH_queue_DATA_WIDTH32_QUEUE_DEPTH32_1_26 SNPS_CLOCK_GATE_HIGH_queue_DATA_WIDTH32_QUEUE_DEPTH32_1_25 SNPS_CLOCK_GATE_HIGH_queue_DATA_WIDTH32_QUEUE_DEPTH32_1_24 SNPS_CLOCK_GATE_HIGH_queue_DATA_WIDTH32_QUEUE_DEPTH32_1_23 SNPS_CLOCK_GATE_HIGH_queue_DATA_WIDTH32_QUEUE_DEPTH32_1_22 SNPS_CLOCK_GATE_HIGH_queue_DATA_WIDTH32_QUEUE_DEPTH32_1_21 SNPS_CLOCK_GATE_HIGH_queue_DATA_WIDTH32_QUEUE_DEPTH32_1_20 SNPS_CLOCK_GATE_HIGH_queue_DATA_WIDTH32_QUEUE_DEPTH32_1_19 SNPS_CLOCK_GATE_HIGH_queue_DATA_WIDTH32_QUEUE_DEPTH32_1_18 SNPS_CLOCK_GATE_HIGH_queue_DATA_WIDTH32_QUEUE_DEPTH32_1_17 SNPS_CLOCK_GATE_HIGH_queue_DATA_WIDTH32_QUEUE_DEPTH32_1_16 SNPS_CLOCK_GATE_HIGH_queue_DATA_WIDTH32_QUEUE_DEPTH32_1_15 SNPS_CLOCK_GATE_HIGH_queue_DATA_WIDTH32_QUEUE_DEPTH32_1_14 SNPS_CLOCK_GATE_HIGH_queue_DATA_WIDTH32_QUEUE_DEPTH32_1_13 SNPS_CLOCK_GATE_HIGH_queue_DATA_WIDTH32_QUEUE_DEPTH32_1_12 SNPS_CLOCK_GATE_HIGH_queue_DATA_WIDTH32_QUEUE_DEPTH32_1_11 SNPS_CLOCK_GATE_HIGH_queue_DATA_WIDTH32_QUEUE_DEPTH32_1_10 SNPS_CLOCK_GATE_HIGH_queue_DATA_WIDTH32_QUEUE_DEPTH32_1_9 SNPS_CLOCK_GATE_HIGH_queue_DATA_WIDTH32_QUEUE_DEPTH32_1_8 SNPS_CLOCK_GATE_HIGH_queue_DATA_WIDTH32_QUEUE_DEPTH32_1_7 SNPS_CLOCK_GATE_HIGH_queue_DATA_WIDTH32_QUEUE_DEPTH32_1_6 SNPS_CLOCK_GATE_HIGH_queue_DATA_WIDTH32_QUEUE_DEPTH32_1_5 SNPS_CLOCK_GATE_HIGH_queue_DATA_WIDTH32_QUEUE_DEPTH32_1_4 SNPS_CLOCK_GATE_HIGH_queue_DATA_WIDTH32_QUEUE_DEPTH32_1_3 SNPS_CLOCK_GATE_HIGH_queue_DATA_WIDTH32_QUEUE_DEPTH32_1_2 SNPS_CLOCK_GATE_HIGH_queue_DATA_WIDTH32_QUEUE_DEPTH32_1_1 SNPS_CLOCK_GATE_HIGH_queue_DATA_WIDTH32_QUEUE_DEPTH32_0_0 SNPS_CLOCK_GATE_HIGH_queue_DATA_WIDTH32_QUEUE_DEPTH32_0_33 SNPS_CLOCK_GATE_HIGH_queue_DATA_WIDTH32_QUEUE_DEPTH32_0_32 SNPS_CLOCK_GATE_HIGH_queue_DATA_WIDTH32_QUEUE_DEPTH32_0_31 SNPS_CLOCK_GATE_HIGH_queue_DATA_WIDTH32_QUEUE_DEPTH32_0_30 SNPS_CLOCK_GATE_HIGH_queue_DATA_WIDTH32_QUEUE_DEPTH32_0_29 SNPS_CLOCK_GATE_HIGH_queue_DATA_WIDTH32_QUEUE_DEPTH32_0_28 SNPS_CLOCK_GATE_HIGH_queue_DATA_WIDTH32_QUEUE_DEPTH32_0_27 SNPS_CLOCK_GATE_HIGH_queue_DATA_WIDTH32_QUEUE_DEPTH32_0_26 SNPS_CLOCK_GATE_HIGH_queue_DATA_WIDTH32_QUEUE_DEPTH32_0_25 SNPS_CLOCK_GATE_HIGH_queue_DATA_WIDTH32_QUEUE_DEPTH32_0_24 SNPS_CLOCK_GATE_HIGH_queue_DATA_WIDTH32_QUEUE_DEPTH32_0_23 SNPS_CLOCK_GATE_HIGH_queue_DATA_WIDTH32_QUEUE_DEPTH32_0_22 SNPS_CLOCK_GATE_HIGH_queue_DATA_WIDTH32_QUEUE_DEPTH32_0_21 SNPS_CLOCK_GATE_HIGH_queue_DATA_WIDTH32_QUEUE_DEPTH32_0_20 SNPS_CLOCK_GATE_HIGH_queue_DATA_WIDTH32_QUEUE_DEPTH32_0_19 SNPS_CLOCK_GATE_HIGH_queue_DATA_WIDTH32_QUEUE_DEPTH32_0_18 SNPS_CLOCK_GATE_HIGH_queue_DATA_WIDTH32_QUEUE_DEPTH32_0_17 SNPS_CLOCK_GATE_HIGH_queue_DATA_WIDTH32_QUEUE_DEPTH32_0_16 SNPS_CLOCK_GATE_HIGH_queue_DATA_WIDTH32_QUEUE_DEPTH32_0_15 SNPS_CLOCK_GATE_HIGH_queue_DATA_WIDTH32_QUEUE_DEPTH32_0_14 SNPS_CLOCK_GATE_HIGH_queue_DATA_WIDTH32_QUEUE_DEPTH32_0_13 SNPS_CLOCK_GATE_HIGH_queue_DATA_WIDTH32_QUEUE_DEPTH32_0_12 SNPS_CLOCK_GATE_HIGH_queue_DATA_WIDTH32_QUEUE_DEPTH32_0_11 SNPS_CLOCK_GATE_HIGH_queue_DATA_WIDTH32_QUEUE_DEPTH32_0_10 SNPS_CLOCK_GATE_HIGH_queue_DATA_WIDTH32_QUEUE_DEPTH32_0_9 SNPS_CLOCK_GATE_HIGH_queue_DATA_WIDTH32_QUEUE_DEPTH32_0_8 SNPS_CLOCK_GATE_HIGH_queue_DATA_WIDTH32_QUEUE_DEPTH32_0_7 SNPS_CLOCK_GATE_HIGH_queue_DATA_WIDTH32_QUEUE_DEPTH32_0_6 SNPS_CLOCK_GATE_HIGH_queue_DATA_WIDTH32_QUEUE_DEPTH32_0_5 SNPS_CLOCK_GATE_HIGH_queue_DATA_WIDTH32_QUEUE_DEPTH32_0_4 SNPS_CLOCK_GATE_HIGH_queue_DATA_WIDTH32_QUEUE_DEPTH32_0_3 SNPS_CLOCK_GATE_HIGH_queue_DATA_WIDTH32_QUEUE_DEPTH32_0_2 SNPS_CLOCK_GATE_HIGH_queue_DATA_WIDTH32_QUEUE_DEPTH32_0_1 SNPS_CLOCK_GATE_HIGH_rat_0 SNPS_CLOCK_GATE_HIGH_rat_31 SNPS_CLOCK_GATE_HIGH_rat_30 SNPS_CLOCK_GATE_HIGH_rat_29 SNPS_CLOCK_GATE_HIGH_rat_28 SNPS_CLOCK_GATE_HIGH_rat_27 SNPS_CLOCK_GATE_HIGH_rat_26 SNPS_CLOCK_GATE_HIGH_rat_25 SNPS_CLOCK_GATE_HIGH_rat_24 SNPS_CLOCK_GATE_HIGH_rat_23 SNPS_CLOCK_GATE_HIGH_rat_22 SNPS_CLOCK_GATE_HIGH_rat_21 SNPS_CLOCK_GATE_HIGH_rat_20 SNPS_CLOCK_GATE_HIGH_rat_19 SNPS_CLOCK_GATE_HIGH_rat_18 SNPS_CLOCK_GATE_HIGH_rat_17 SNPS_CLOCK_GATE_HIGH_rat_16 SNPS_CLOCK_GATE_HIGH_rat_15 SNPS_CLOCK_GATE_HIGH_rat_14 SNPS_CLOCK_GATE_HIGH_rat_13 SNPS_CLOCK_GATE_HIGH_rat_12 SNPS_CLOCK_GATE_HIGH_rat_11 SNPS_CLOCK_GATE_HIGH_rat_10 SNPS_CLOCK_GATE_HIGH_rat_9 SNPS_CLOCK_GATE_HIGH_rat_8 SNPS_CLOCK_GATE_HIGH_rat_7 SNPS_CLOCK_GATE_HIGH_rat_6 SNPS_CLOCK_GATE_HIGH_rat_5 SNPS_CLOCK_GATE_HIGH_rat_4 SNPS_CLOCK_GATE_HIGH_rat_3 SNPS_CLOCK_GATE_HIGH_rat_2 SNPS_CLOCK_GATE_HIGH_rat_1 SNPS_CLOCK_GATE_HIGH_rob_0 SNPS_CLOCK_GATE_HIGH_rob_49 SNPS_CLOCK_GATE_HIGH_rob_47 SNPS_CLOCK_GATE_HIGH_rob_46 SNPS_CLOCK_GATE_HIGH_rob_44 SNPS_CLOCK_GATE_HIGH_rob_43 SNPS_CLOCK_GATE_HIGH_rob_41 SNPS_CLOCK_GATE_HIGH_rob_40 SNPS_CLOCK_GATE_HIGH_rob_38 SNPS_CLOCK_GATE_HIGH_rob_37 SNPS_CLOCK_GATE_HIGH_rob_35 SNPS_CLOCK_GATE_HIGH_rob_34 SNPS_CLOCK_GATE_HIGH_rob_32 SNPS_CLOCK_GATE_HIGH_rob_31 SNPS_CLOCK_GATE_HIGH_rob_29 SNPS_CLOCK_GATE_HIGH_rob_28 SNPS_CLOCK_GATE_HIGH_rob_26 SNPS_CLOCK_GATE_HIGH_rob_25 SNPS_CLOCK_GATE_HIGH_rob_23 SNPS_CLOCK_GATE_HIGH_rob_22 SNPS_CLOCK_GATE_HIGH_rob_20 SNPS_CLOCK_GATE_HIGH_rob_19 SNPS_CLOCK_GATE_HIGH_rob_17 SNPS_CLOCK_GATE_HIGH_rob_16 SNPS_CLOCK_GATE_HIGH_rob_14 SNPS_CLOCK_GATE_HIGH_rob_13 SNPS_CLOCK_GATE_HIGH_rob_11 SNPS_CLOCK_GATE_HIGH_rob_10 SNPS_CLOCK_GATE_HIGH_rob_8 SNPS_CLOCK_GATE_HIGH_rob_7 SNPS_CLOCK_GATE_HIGH_rob_5 SNPS_CLOCK_GATE_HIGH_rob_4 SNPS_CLOCK_GATE_HIGH_rob_2 SNPS_CLOCK_GATE_HIGH_rob_1 SNPS_CLOCK_GATE_HIGH_rrat_0 SNPS_CLOCK_GATE_HIGH_rrat_30 SNPS_CLOCK_GATE_HIGH_rrat_29 SNPS_CLOCK_GATE_HIGH_rrat_28 SNPS_CLOCK_GATE_HIGH_rrat_27 SNPS_CLOCK_GATE_HIGH_rrat_26 SNPS_CLOCK_GATE_HIGH_rrat_25 SNPS_CLOCK_GATE_HIGH_rrat_24 SNPS_CLOCK_GATE_HIGH_rrat_23 SNPS_CLOCK_GATE_HIGH_rrat_22 SNPS_CLOCK_GATE_HIGH_rrat_21 SNPS_CLOCK_GATE_HIGH_rrat_20 SNPS_CLOCK_GATE_HIGH_rrat_19 SNPS_CLOCK_GATE_HIGH_rrat_18 SNPS_CLOCK_GATE_HIGH_rrat_17 SNPS_CLOCK_GATE_HIGH_rrat_16 SNPS_CLOCK_GATE_HIGH_rrat_15 SNPS_CLOCK_GATE_HIGH_rrat_14 SNPS_CLOCK_GATE_HIGH_rrat_13 SNPS_CLOCK_GATE_HIGH_rrat_12 SNPS_CLOCK_GATE_HIGH_rrat_11 SNPS_CLOCK_GATE_HIGH_rrat_10 SNPS_CLOCK_GATE_HIGH_rrat_9 SNPS_CLOCK_GATE_HIGH_rrat_8 SNPS_CLOCK_GATE_HIGH_rrat_7 SNPS_CLOCK_GATE_HIGH_rrat_6 SNPS_CLOCK_GATE_HIGH_rrat_5 SNPS_CLOCK_GATE_HIGH_rrat_4 SNPS_CLOCK_GATE_HIGH_rrat_3 SNPS_CLOCK_GATE_HIGH_rrat_2 SNPS_CLOCK_GATE_HIGH_rrat_1 SNPS_CLOCK_GATE_HIGH_free_list_0 SNPS_CLOCK_GATE_HIGH_free_list_33 SNPS_CLOCK_GATE_HIGH_free_list_32 SNPS_CLOCK_GATE_HIGH_free_list_31 SNPS_CLOCK_GATE_HIGH_free_list_30 SNPS_CLOCK_GATE_HIGH_free_list_29 SNPS_CLOCK_GATE_HIGH_free_list_28 SNPS_CLOCK_GATE_HIGH_free_list_27 SNPS_CLOCK_GATE_HIGH_free_list_26 SNPS_CLOCK_GATE_HIGH_free_list_25 SNPS_CLOCK_GATE_HIGH_free_list_24 SNPS_CLOCK_GATE_HIGH_free_list_23 SNPS_CLOCK_GATE_HIGH_free_list_22 SNPS_CLOCK_GATE_HIGH_free_list_21 SNPS_CLOCK_GATE_HIGH_free_list_20 SNPS_CLOCK_GATE_HIGH_free_list_19 SNPS_CLOCK_GATE_HIGH_free_list_18 SNPS_CLOCK_GATE_HIGH_free_list_17 SNPS_CLOCK_GATE_HIGH_free_list_16 SNPS_CLOCK_GATE_HIGH_free_list_15 SNPS_CLOCK_GATE_HIGH_free_list_14 SNPS_CLOCK_GATE_HIGH_free_list_13 SNPS_CLOCK_GATE_HIGH_free_list_12 SNPS_CLOCK_GATE_HIGH_free_list_11 SNPS_CLOCK_GATE_HIGH_free_list_10 SNPS_CLOCK_GATE_HIGH_free_list_9 SNPS_CLOCK_GATE_HIGH_free_list_8 SNPS_CLOCK_GATE_HIGH_free_list_7 SNPS_CLOCK_GATE_HIGH_free_list_6 SNPS_CLOCK_GATE_HIGH_free_list_5 SNPS_CLOCK_GATE_HIGH_free_list_4 SNPS_CLOCK_GATE_HIGH_free_list_3 SNPS_CLOCK_GATE_HIGH_free_list_2 SNPS_CLOCK_GATE_HIGH_free_list_1 SNPS_CLOCK_GATE_HIGH_phys_regfile_63 SNPS_CLOCK_GATE_HIGH_phys_regfile_62 
SNPS_CLOCK_GATE_HIGH_phys_regfile_61 SNPS_CLOCK_GATE_HIGH_phys_regfile_60 SNPS_CLOCK_GATE_HIGH_phys_regfile_59 SNPS_CLOCK_GATE_HIGH_phys_regfile_58 SNPS_CLOCK_GATE_HIGH_phys_regfile_57 SNPS_CLOCK_GATE_HIGH_phys_regfile_56 SNPS_CLOCK_GATE_HIGH_phys_regfile_55 SNPS_CLOCK_GATE_HIGH_phys_regfile_54 SNPS_CLOCK_GATE_HIGH_phys_regfile_53 SNPS_CLOCK_GATE_HIGH_phys_regfile_52 SNPS_CLOCK_GATE_HIGH_phys_regfile_51 SNPS_CLOCK_GATE_HIGH_phys_regfile_50 SNPS_CLOCK_GATE_HIGH_phys_regfile_49 SNPS_CLOCK_GATE_HIGH_phys_regfile_48 SNPS_CLOCK_GATE_HIGH_phys_regfile_47 SNPS_CLOCK_GATE_HIGH_phys_regfile_46 SNPS_CLOCK_GATE_HIGH_phys_regfile_45 SNPS_CLOCK_GATE_HIGH_phys_regfile_44 SNPS_CLOCK_GATE_HIGH_phys_regfile_43 SNPS_CLOCK_GATE_HIGH_phys_regfile_42 SNPS_CLOCK_GATE_HIGH_phys_regfile_41 SNPS_CLOCK_GATE_HIGH_phys_regfile_40 SNPS_CLOCK_GATE_HIGH_phys_regfile_39 SNPS_CLOCK_GATE_HIGH_phys_regfile_38 SNPS_CLOCK_GATE_HIGH_phys_regfile_37 SNPS_CLOCK_GATE_HIGH_phys_regfile_36 SNPS_CLOCK_GATE_HIGH_phys_regfile_35 SNPS_CLOCK_GATE_HIGH_phys_regfile_34 SNPS_CLOCK_GATE_HIGH_phys_regfile_33 SNPS_CLOCK_GATE_HIGH_phys_regfile_32 SNPS_CLOCK_GATE_HIGH_phys_regfile_31 SNPS_CLOCK_GATE_HIGH_phys_regfile_30 SNPS_CLOCK_GATE_HIGH_phys_regfile_29 SNPS_CLOCK_GATE_HIGH_phys_regfile_28 SNPS_CLOCK_GATE_HIGH_phys_regfile_27 SNPS_CLOCK_GATE_HIGH_phys_regfile_26 SNPS_CLOCK_GATE_HIGH_phys_regfile_25 SNPS_CLOCK_GATE_HIGH_phys_regfile_24 SNPS_CLOCK_GATE_HIGH_phys_regfile_23 SNPS_CLOCK_GATE_HIGH_phys_regfile_22 SNPS_CLOCK_GATE_HIGH_phys_regfile_21 SNPS_CLOCK_GATE_HIGH_phys_regfile_20 SNPS_CLOCK_GATE_HIGH_phys_regfile_19 SNPS_CLOCK_GATE_HIGH_phys_regfile_18 SNPS_CLOCK_GATE_HIGH_phys_regfile_17 SNPS_CLOCK_GATE_HIGH_phys_regfile_16 SNPS_CLOCK_GATE_HIGH_phys_regfile_15 SNPS_CLOCK_GATE_HIGH_phys_regfile_14 SNPS_CLOCK_GATE_HIGH_phys_regfile_13 SNPS_CLOCK_GATE_HIGH_phys_regfile_12 SNPS_CLOCK_GATE_HIGH_phys_regfile_11 SNPS_CLOCK_GATE_HIGH_phys_regfile_10 SNPS_CLOCK_GATE_HIGH_phys_regfile_9 SNPS_CLOCK_GATE_HIGH_phys_regfile_8 SNPS_CLOCK_GATE_HIGH_phys_regfile_7 SNPS_CLOCK_GATE_HIGH_phys_regfile_6 SNPS_CLOCK_GATE_HIGH_phys_regfile_5 SNPS_CLOCK_GATE_HIGH_phys_regfile_4 SNPS_CLOCK_GATE_HIGH_phys_regfile_3 SNPS_CLOCK_GATE_HIGH_phys_regfile_2 SNPS_CLOCK_GATE_HIGH_phys_regfile_1 fu_add fu_mult fu_div_rem fu_br fu_mem SNPS_CLOCK_GATE_HIGH_execute_0 SNPS_CLOCK_GATE_HIGH_execute_1 SNPS_CLOCK_GATE_HIGH_reservation_station_0 SNPS_CLOCK_GATE_HIGH_reservation_station_19 SNPS_CLOCK_GATE_HIGH_reservation_station_18 SNPS_CLOCK_GATE_HIGH_reservation_station_17 SNPS_CLOCK_GATE_HIGH_reservation_station_16 SNPS_CLOCK_GATE_HIGH_reservation_station_15 SNPS_CLOCK_GATE_HIGH_reservation_station_14 SNPS_CLOCK_GATE_HIGH_reservation_station_13 SNPS_CLOCK_GATE_HIGH_reservation_station_12 SNPS_CLOCK_GATE_HIGH_reservation_station_11 SNPS_CLOCK_GATE_HIGH_reservation_station_10 SNPS_CLOCK_GATE_HIGH_reservation_station_9 SNPS_CLOCK_GATE_HIGH_reservation_station_8 SNPS_CLOCK_GATE_HIGH_reservation_station_7 SNPS_CLOCK_GATE_HIGH_reservation_station_6 SNPS_CLOCK_GATE_HIGH_reservation_station_5 SNPS_CLOCK_GATE_HIGH_reservation_station_4 SNPS_CLOCK_GATE_HIGH_reservation_station_3 SNPS_CLOCK_GATE_HIGH_reservation_station_2 SNPS_CLOCK_GATE_HIGH_reservation_station_1 SNPS_CLOCK_GATE_HIGH_valid_array_4_3 SNPS_CLOCK_GATE_HIGH_valid_array_4_2 SNPS_CLOCK_GATE_HIGH_valid_array_4_1 SNPS_CLOCK_GATE_HIGH_valid_array_4_0 SNPS_CLOCK_GATE_HIGH_lru_array_0_31 SNPS_CLOCK_GATE_HIGH_lru_array_0_30 SNPS_CLOCK_GATE_HIGH_lru_array_0_29 SNPS_CLOCK_GATE_HIGH_lru_array_0_28 SNPS_CLOCK_GATE_HIGH_lru_array_0_27 SNPS_CLOCK_GATE_HIGH_lru_array_0_26 SNPS_CLOCK_GATE_HIGH_lru_array_0_25 SNPS_CLOCK_GATE_HIGH_lru_array_0_24 SNPS_CLOCK_GATE_HIGH_lru_array_0_23 SNPS_CLOCK_GATE_HIGH_lru_array_0_22 SNPS_CLOCK_GATE_HIGH_lru_array_0_21 SNPS_CLOCK_GATE_HIGH_lru_array_0_20 SNPS_CLOCK_GATE_HIGH_lru_array_0_19 SNPS_CLOCK_GATE_HIGH_lru_array_0_18 SNPS_CLOCK_GATE_HIGH_lru_array_0_17 SNPS_CLOCK_GATE_HIGH_lru_array_0_16 SNPS_CLOCK_GATE_HIGH_valid_array_0_3 SNPS_CLOCK_GATE_HIGH_valid_array_0_2 SNPS_CLOCK_GATE_HIGH_valid_array_0_1 SNPS_CLOCK_GATE_HIGH_valid_array_0_0 SNPS_CLOCK_GATE_HIGH_lru_array_0_0 SNPS_CLOCK_GATE_HIGH_lru_array_0_15 SNPS_CLOCK_GATE_HIGH_lru_array_0_14 SNPS_CLOCK_GATE_HIGH_lru_array_0_13 SNPS_CLOCK_GATE_HIGH_lru_array_0_12 SNPS_CLOCK_GATE_HIGH_lru_array_0_11 SNPS_CLOCK_GATE_HIGH_lru_array_0_10 SNPS_CLOCK_GATE_HIGH_lru_array_0_9 SNPS_CLOCK_GATE_HIGH_lru_array_0_8 SNPS_CLOCK_GATE_HIGH_lru_array_0_7 SNPS_CLOCK_GATE_HIGH_lru_array_0_6 SNPS_CLOCK_GATE_HIGH_lru_array_0_5 SNPS_CLOCK_GATE_HIGH_lru_array_0_4 SNPS_CLOCK_GATE_HIGH_lru_array_0_3 SNPS_CLOCK_GATE_HIGH_lru_array_0_2 SNPS_CLOCK_GATE_HIGH_lru_array_0_1 SNPS_CLOCK_GATE_HIGH_fu_mult SNPS_CLOCK_GATE_HIGH_fu_mult_DW_mult_seq_J21_0_1 SNPS_CLOCK_GATE_HIGH_fu_mult_DW_mult_seq_J21_0_0 SNPS_CLOCK_GATE_HIGH_fu_div_rem SNPS_CLOCK_GATE_HIGH_fu_div_rem_DW_div_seq_J19_0_1 SNPS_CLOCK_GATE_HIGH_fu_div_rem_DW_div_seq_J19_0_0
read_saif -input ../[getenv ECE411_CASE]/vcs/dump.fsdb.saif -instance top_tb/dut
Warning: There are 95590 objects not found during annotation. (PWR-452)
1
report_power -analysis_effort high -hierarchy > ../[getenv ECE411_CASE]/reports/power.rpt
report_power -analysis_effort high > ../[getenv ECE411_CASE]/reports/power2.rpt
exit

Memory usage for this session 301 Mbytes.
Memory usage for this session including child processes 301 Mbytes.
CPU usage for this session 20 seconds ( 0.01 hours ).
Elapsed time for this session 23 seconds ( 0.01 hours ).

Thank you...
 
****************************************
Report : power
        -analysis_effort high
Design : cpu
Version: R-2020.09-SP4
Date   : Tue Dec  3 20:41:58 2024
****************************************


Library(s) Used:

    NangateOpenCellLibrary (File: /srv/ece411ag/freepdk-45nm/stdcells.db)
    mp_cache_tag_array_TT_1p0V_25C_lib (File: /srv/tmp/c48772b1-f2a2-42f1-9786-660cc5780515/dut/sram/output/mp_cache_tag_array/mp_cache_tag_array_TT_1p0V_25C_lib.db)
    mp_cache_data_array_TT_1p0V_25C_lib (File: /srv/tmp/c48772b1-f2a2-42f1-9786-660cc5780515/dut/sram/output/mp_cache_data_array/mp_cache_data_array_TT_1p0V_25C_lib.db)


Operating Conditions: typical   Library: NangateOpenCellLibrary
Wire Load Model Mode: enclosed

Design        Wire Load Model            Library
------------------------------------------------
cpu                    5K_hvratio_1_1    NangateOpenCellLibrary
cache_1                5K_hvratio_1_1    NangateOpenCellLibrary
cache_0                5K_hvratio_1_1    NangateOpenCellLibrary
memory_queue           5K_hvratio_1_1    NangateOpenCellLibrary
cache_arbiter          5K_hvratio_1_1    NangateOpenCellLibrary
cacheline_adapter      5K_hvratio_1_1    NangateOpenCellLibrary
queue_DATA_WIDTH32_QUEUE_DEPTH32_1
                       5K_hvratio_1_1    NangateOpenCellLibrary
queue_DATA_WIDTH32_QUEUE_DEPTH32_0
                       5K_hvratio_1_1    NangateOpenCellLibrary
rename_dispatch        5K_hvratio_1_1    NangateOpenCellLibrary
rat                    5K_hvratio_1_1    NangateOpenCellLibrary
rob                    5K_hvratio_1_1    NangateOpenCellLibrary
rrat                   5K_hvratio_1_1    NangateOpenCellLibrary
free_list              5K_hvratio_1_1    NangateOpenCellLibrary
phys_regfile           5K_hvratio_1_1    NangateOpenCellLibrary
execute                5K_hvratio_1_1    NangateOpenCellLibrary
reservation_station    5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_cpu_0
                       5K_hvratio_1_1    NangateOpenCellLibrary
stage_1_1              5K_hvratio_1_1    NangateOpenCellLibrary
stage_2_1              5K_hvratio_1_1    NangateOpenCellLibrary
valid_array_7          5K_hvratio_1_1    NangateOpenCellLibrary
valid_array_6          5K_hvratio_1_1    NangateOpenCellLibrary
valid_array_5          5K_hvratio_1_1    NangateOpenCellLibrary
valid_array_4          5K_hvratio_1_1    NangateOpenCellLibrary
lru_array_1            5K_hvratio_1_1    NangateOpenCellLibrary
stage_1_0              5K_hvratio_1_1    NangateOpenCellLibrary
stage_2_0              5K_hvratio_1_1    NangateOpenCellLibrary
valid_array_3          5K_hvratio_1_1    NangateOpenCellLibrary
valid_array_2          5K_hvratio_1_1    NangateOpenCellLibrary
valid_array_1          5K_hvratio_1_1    NangateOpenCellLibrary
valid_array_0          5K_hvratio_1_1    NangateOpenCellLibrary
lru_array_0            5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_queue_0
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_queue_49
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_queue_48
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_queue_47
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_queue_45
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_queue_44
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_queue_42
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_queue_41
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_queue_39
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_queue_38
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_queue_36
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_queue_35
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_queue_33
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_queue_32
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_queue_30
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_queue_29
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_queue_27
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_queue_26
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_queue_24
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_queue_23
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_queue_21
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_queue_20
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_queue_18
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_queue_17
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_queue_15
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_queue_14
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_queue_12
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_queue_11
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_queue_9
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_queue_8
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_queue_6
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_queue_5
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_queue_3
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_queue_2
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_cache_arbiter_0
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_cache_arbiter_4
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_cache_arbiter_3
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_cache_arbiter_2
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_cache_arbiter_1
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_cacheline_adapter_0
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_cacheline_adapter_4
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_cacheline_adapter_3
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_cacheline_adapter_2
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_cacheline_adapter_1
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_queue_DATA_WIDTH32_QUEUE_DEPTH32_1_0
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_queue_DATA_WIDTH32_QUEUE_DEPTH32_1_33
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_queue_DATA_WIDTH32_QUEUE_DEPTH32_1_32
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_queue_DATA_WIDTH32_QUEUE_DEPTH32_1_31
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_queue_DATA_WIDTH32_QUEUE_DEPTH32_1_30
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_queue_DATA_WIDTH32_QUEUE_DEPTH32_1_29
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_queue_DATA_WIDTH32_QUEUE_DEPTH32_1_28
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_queue_DATA_WIDTH32_QUEUE_DEPTH32_1_27
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_queue_DATA_WIDTH32_QUEUE_DEPTH32_1_26
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_queue_DATA_WIDTH32_QUEUE_DEPTH32_1_25
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_queue_DATA_WIDTH32_QUEUE_DEPTH32_1_24
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_queue_DATA_WIDTH32_QUEUE_DEPTH32_1_23
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_queue_DATA_WIDTH32_QUEUE_DEPTH32_1_22
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_queue_DATA_WIDTH32_QUEUE_DEPTH32_1_21
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_queue_DATA_WIDTH32_QUEUE_DEPTH32_1_20
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_queue_DATA_WIDTH32_QUEUE_DEPTH32_1_19
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_queue_DATA_WIDTH32_QUEUE_DEPTH32_1_18
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_queue_DATA_WIDTH32_QUEUE_DEPTH32_1_17
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_queue_DATA_WIDTH32_QUEUE_DEPTH32_1_16
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_queue_DATA_WIDTH32_QUEUE_DEPTH32_1_15
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_queue_DATA_WIDTH32_QUEUE_DEPTH32_1_14
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_queue_DATA_WIDTH32_QUEUE_DEPTH32_1_13
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_queue_DATA_WIDTH32_QUEUE_DEPTH32_1_12
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_queue_DATA_WIDTH32_QUEUE_DEPTH32_1_11
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_queue_DATA_WIDTH32_QUEUE_DEPTH32_1_10
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_queue_DATA_WIDTH32_QUEUE_DEPTH32_1_9
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_queue_DATA_WIDTH32_QUEUE_DEPTH32_1_8
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_queue_DATA_WIDTH32_QUEUE_DEPTH32_1_7
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_queue_DATA_WIDTH32_QUEUE_DEPTH32_1_6
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_queue_DATA_WIDTH32_QUEUE_DEPTH32_1_5
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_queue_DATA_WIDTH32_QUEUE_DEPTH32_1_4
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_queue_DATA_WIDTH32_QUEUE_DEPTH32_1_3
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_queue_DATA_WIDTH32_QUEUE_DEPTH32_1_2
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_queue_DATA_WIDTH32_QUEUE_DEPTH32_1_1
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_queue_DATA_WIDTH32_QUEUE_DEPTH32_0_0
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_queue_DATA_WIDTH32_QUEUE_DEPTH32_0_33
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_queue_DATA_WIDTH32_QUEUE_DEPTH32_0_32
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_queue_DATA_WIDTH32_QUEUE_DEPTH32_0_31
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_queue_DATA_WIDTH32_QUEUE_DEPTH32_0_30
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_queue_DATA_WIDTH32_QUEUE_DEPTH32_0_29
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_queue_DATA_WIDTH32_QUEUE_DEPTH32_0_28
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_queue_DATA_WIDTH32_QUEUE_DEPTH32_0_27
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_queue_DATA_WIDTH32_QUEUE_DEPTH32_0_26
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_queue_DATA_WIDTH32_QUEUE_DEPTH32_0_25
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_queue_DATA_WIDTH32_QUEUE_DEPTH32_0_24
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_queue_DATA_WIDTH32_QUEUE_DEPTH32_0_23
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_queue_DATA_WIDTH32_QUEUE_DEPTH32_0_22
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_queue_DATA_WIDTH32_QUEUE_DEPTH32_0_21
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_queue_DATA_WIDTH32_QUEUE_DEPTH32_0_20
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_queue_DATA_WIDTH32_QUEUE_DEPTH32_0_19
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_queue_DATA_WIDTH32_QUEUE_DEPTH32_0_18
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_queue_DATA_WIDTH32_QUEUE_DEPTH32_0_17
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_queue_DATA_WIDTH32_QUEUE_DEPTH32_0_16
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_queue_DATA_WIDTH32_QUEUE_DEPTH32_0_15
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_queue_DATA_WIDTH32_QUEUE_DEPTH32_0_14
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_queue_DATA_WIDTH32_QUEUE_DEPTH32_0_13
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_queue_DATA_WIDTH32_QUEUE_DEPTH32_0_12
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_queue_DATA_WIDTH32_QUEUE_DEPTH32_0_11
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_queue_DATA_WIDTH32_QUEUE_DEPTH32_0_10
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_queue_DATA_WIDTH32_QUEUE_DEPTH32_0_9
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_queue_DATA_WIDTH32_QUEUE_DEPTH32_0_8
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_queue_DATA_WIDTH32_QUEUE_DEPTH32_0_7
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_queue_DATA_WIDTH32_QUEUE_DEPTH32_0_6
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_queue_DATA_WIDTH32_QUEUE_DEPTH32_0_5
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_queue_DATA_WIDTH32_QUEUE_DEPTH32_0_4
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_queue_DATA_WIDTH32_QUEUE_DEPTH32_0_3
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_queue_DATA_WIDTH32_QUEUE_DEPTH32_0_2
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_queue_DATA_WIDTH32_QUEUE_DEPTH32_0_1
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_rat_0
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_rat_31
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_rat_30
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_rat_29
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_rat_28
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_rat_27
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_rat_26
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_rat_25
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_rat_24
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_rat_23
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_rat_22
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_rat_21
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_rat_20
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_rat_19
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_rat_18
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_rat_17
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_rat_16
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_rat_15
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_rat_14
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_rat_13
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_rat_12
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_rat_11
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_rat_10
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_rat_9
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_rat_8
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_rat_7
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_rat_6
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_rat_5
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_rat_4
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_rat_3
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_rat_2
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_rat_1
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_rob_0
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_rob_49
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_rob_47
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_rob_46
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_rob_44
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_rob_43
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_rob_41
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_rob_40
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_rob_38
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_rob_37
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_rob_35
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_rob_34
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_rob_32
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_rob_31
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_rob_29
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_rob_28
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_rob_26
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_rob_25
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_rob_23
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_rob_22
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_rob_20
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_rob_19
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_rob_17
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_rob_16
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_rob_14
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_rob_13
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_rob_11
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_rob_10
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_rob_8
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_rob_7
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_rob_5
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_rob_4
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_rob_2
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_rob_1
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_rrat_0
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_rrat_30
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_rrat_29
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_rrat_28
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_rrat_27
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_rrat_26
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_rrat_25
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_rrat_24
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_rrat_23
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_rrat_22
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_rrat_21
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_rrat_20
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_rrat_19
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_rrat_18
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_rrat_17
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_rrat_16
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_rrat_15
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_rrat_14
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_rrat_13
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_rrat_12
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_rrat_11
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_rrat_10
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_rrat_9
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_rrat_8
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_rrat_7
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_rrat_6
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_rrat_5
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_rrat_4
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_rrat_3
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_rrat_2
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_rrat_1
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_free_list_0
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_free_list_33
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_free_list_32
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_free_list_31
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_free_list_30
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_free_list_29
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_free_list_28
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_free_list_27
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_free_list_26
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_free_list_25
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_free_list_24
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_free_list_23
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_free_list_22
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_free_list_21
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_free_list_20
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_free_list_19
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_free_list_18
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_free_list_17
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_free_list_16
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_free_list_15
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_free_list_14
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_free_list_13
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_free_list_12
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_free_list_11
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_free_list_10
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_free_list_9
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_free_list_8
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_free_list_7
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_free_list_6
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_free_list_5
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_free_list_4
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_free_list_3
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_free_list_2
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_free_list_1
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_phys_regfile_63
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_phys_regfile_62
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_phys_regfile_61
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_phys_regfile_60
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_phys_regfile_59
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_phys_regfile_58
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_phys_regfile_57
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_phys_regfile_56
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_phys_regfile_55
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_phys_regfile_54
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_phys_regfile_53
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_phys_regfile_52
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_phys_regfile_51
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_phys_regfile_50
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_phys_regfile_49
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_phys_regfile_48
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_phys_regfile_47
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_phys_regfile_46
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_phys_regfile_45
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_phys_regfile_44
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_phys_regfile_43
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_phys_regfile_42
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_phys_regfile_41
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_phys_regfile_40
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_phys_regfile_39
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_phys_regfile_38
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_phys_regfile_37
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_phys_regfile_36
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_phys_regfile_35
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_phys_regfile_34
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_phys_regfile_33
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_phys_regfile_32
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_phys_regfile_31
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_phys_regfile_30
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_phys_regfile_29
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_phys_regfile_28
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_phys_regfile_27
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_phys_regfile_26
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_phys_regfile_25
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_phys_regfile_24
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_phys_regfile_23
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_phys_regfile_22
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_phys_regfile_21
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_phys_regfile_20
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_phys_regfile_19
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_phys_regfile_18
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_phys_regfile_17
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_phys_regfile_16
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_phys_regfile_15
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_phys_regfile_14
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_phys_regfile_13
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_phys_regfile_12
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_phys_regfile_11
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_phys_regfile_10
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_phys_regfile_9
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_phys_regfile_8
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_phys_regfile_7
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_phys_regfile_6
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_phys_regfile_5
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_phys_regfile_4
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_phys_regfile_3
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_phys_regfile_2
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_phys_regfile_1
                       5K_hvratio_1_1    NangateOpenCellLibrary
fu_add                 5K_hvratio_1_1    NangateOpenCellLibrary
fu_mult                5K_hvratio_1_1    NangateOpenCellLibrary
fu_div_rem             5K_hvratio_1_1    NangateOpenCellLibrary
fu_br                  5K_hvratio_1_1    NangateOpenCellLibrary
fu_mem                 5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_execute_0
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_execute_1
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reservation_station_0
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reservation_station_19
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reservation_station_18
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reservation_station_17
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reservation_station_16
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reservation_station_15
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reservation_station_14
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reservation_station_13
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reservation_station_12
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reservation_station_11
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reservation_station_10
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reservation_station_9
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reservation_station_8
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reservation_station_7
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reservation_station_6
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reservation_station_5
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reservation_station_4
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reservation_station_3
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reservation_station_2
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reservation_station_1
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_valid_array_4_3
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_valid_array_4_2
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_valid_array_4_1
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_valid_array_4_0
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_lru_array_0_31
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_lru_array_0_30
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_lru_array_0_29
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_lru_array_0_28
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_lru_array_0_27
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_lru_array_0_26
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_lru_array_0_25
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_lru_array_0_24
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_lru_array_0_23
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_lru_array_0_22
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_lru_array_0_21
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_lru_array_0_20
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_lru_array_0_19
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_lru_array_0_18
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_lru_array_0_17
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_lru_array_0_16
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_valid_array_0_3
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_valid_array_0_2
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_valid_array_0_1
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_valid_array_0_0
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_lru_array_0_0
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_lru_array_0_15
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_lru_array_0_14
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_lru_array_0_13
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_lru_array_0_12
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_lru_array_0_11
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_lru_array_0_10
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_lru_array_0_9
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_lru_array_0_8
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_lru_array_0_7
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_lru_array_0_6
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_lru_array_0_5
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_lru_array_0_4
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_lru_array_0_3
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_lru_array_0_2
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_lru_array_0_1
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_fu_mult
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_fu_mult_DW_mult_seq_J21_0_1
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_fu_mult_DW_mult_seq_J21_0_0
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_fu_div_rem
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_fu_div_rem_DW_div_seq_J19_0_1
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_fu_div_rem_DW_div_seq_J19_0_0
                       5K_hvratio_1_1    NangateOpenCellLibrary


Global Operating Voltage = 1.1  
Power-specific unit information :
    Voltage Units = 1V
    Capacitance Units = 1.000000ff
    Time Units = 1ns
    Dynamic Power Units = 1uW    (derived from V,C,T units)
    Leakage Power Units = 1nW


  Cell Internal Power  =  24.8010 mW   (83%)
  Net Switching Power  =   4.9618 mW   (17%)
                         ---------
Total Dynamic Power    =  29.7628 mW  (100%)

Cell Leakage Power     =   3.1463 mW


                 Internal         Switching           Leakage            Total
Power Group      Power            Power               Power              Power   (   %    )  Attrs
--------------------------------------------------------------------------------------------------
io_pad             0.0000            0.0000            0.0000            0.0000  (   0.00%)
memory         1.1230e+04           74.1104        4.1536e+04        1.1346e+04  (  34.48%)
black_box          0.0000            0.0000            0.0000            0.0000  (   0.00%)
clock_network  1.4864e+03        3.0260e+03        2.2494e+04        4.5349e+03  (  13.78%)
register       1.1096e+04          160.0729        1.0755e+06        1.2331e+04  (  37.47%)
sequential         0.0000            0.0000            0.0000            0.0000  (   0.00%)
combinational    989.1031        1.7015e+03        2.0068e+06        4.6974e+03  (  14.27%)
--------------------------------------------------------------------------------------------------
Total          2.4801e+04 uW     4.9617e+03 uW     3.1463e+06 nW     3.2909e+04 uW
1
32.909099999999995
 
 ``` 

 </details> 
<details><summary>mergesort ✅</summary> 

 ``` 
 mkdir -p spike
rm -f vcs/dump.fsdb
cd vcs && ./top_tb -l simulation.log -exitstatus +NO_DUMP_ALL_ECE411 \
	+TIMEOUT_ECE411=4800000 \
	+CLOCK_PERIOD_PS_ECE411=1990 \
	+MEMLST_ECE411="/srv/ece411ag/ag/given/mp_ooo/testcode/comp/im/mergesort/memory_32.lst" \
	+BRAM_0_ON_X_ECE411=0
Chronologic VCS simulator copyright 1991-2020
Contains Synopsys proprietary information.
Compiler version R-2020.12-SP1-1_Full64; Runtime version R-2020.12-SP1-1_Full64;  Dec  3 20:36 2024
*Verdi* Loading libsscore_vcs202012.so
FSDB Dumper for VCS, Release Verdi_R-2020.12-SP1-1, Linux x86_64/64bit, 04/20/2021
(C) 1996 - 2021 by Synopsys, Inc.
*Verdi* : Create FSDB file 'dump.fsdb'
*Verdi* : Begin traversing the scope (top_tb.dut), layer (0).
*Verdi* : Enable +all dumping.
*Verdi* : End of traversing.
*Verdi* : fsdbDumpoff - All FSDB files at 0 ps.
using memory file /srv/ece411ag/ag/given/mp_ooo/testcode/comp/im/mergesort/memory_32.lst
using memory file /srv/ece411ag/ag/given/mp_ooo/testcode/comp/im/mergesort/memory_32.lst
dut commit No.                   0, rd_s: x00, rd: 0x00000000
dut commit No.                1000, rd_s: x11, rd: 0x00000102
dut commit No.                2000, rd_s: x10, rd: 0x000001b0
dut commit No.                3000, rd_s: x00, rd: 0x00000000
dut commit No.                4000, rd_s: x00, rd: 0x00000000
dut commit No.                5000, rd_s: x12, rd: 0x00000136
dut commit No.                6000, rd_s: x00, rd: 0x00000000
dut commit No.                7000, rd_s: x00, rd: 0x00000000
dut commit No.                8000, rd_s: x00, rd: 0x00000000
dut commit No.                9000, rd_s: x00, rd: 0x00000000
dut commit No.               10000, rd_s: x15, rd: 0xefffc860
dut commit No.               11000, rd_s: x14, rd: 0x1ecf0e20
Monitor: Segment Start time is            153149405
Monitor: Power Start time is            153151395
*Verdi* : fsdbDumpon - All FSDB files at 153,151,395 ps.
dut commit No.               12000, rd_s: x13, rd: 0xefffbec0
dut commit No.               13000, rd_s: x02, rd: 0xefffbef0
dut commit No.               14000, rd_s: x13, rd: 0x00000130
dut commit No.               15000, rd_s: x00, rd: 0x00000000
dut commit No.               16000, rd_s: x13, rd: 0xefffbf20
dut commit No.               17000, rd_s: x16, rd: 0x00000001
dut commit No.               18000, rd_s: x00, rd: 0x00000000
dut commit No.               19000, rd_s: x14, rd: 0xefffbeb0
dut commit No.               20000, rd_s: x14, rd: 0xeffff0e8
dut commit No.               21000, rd_s: x10, rd: 0xeffff0bc
dut commit No.               22000, rd_s: x16, rd: 0x0000000f
dut commit No.               23000, rd_s: x14, rd: 0xefffbeb0
dut commit No.               24000, rd_s: x14, rd: 0x00000008
dut commit No.               25000, rd_s: x16, rd: 0x00000001
dut commit No.               26000, rd_s: x00, rd: 0x00000000
dut commit No.               27000, rd_s: x15, rd: 0x00000005
dut commit No.               28000, rd_s: x15, rd: 0xeffff174
dut commit No.               29000, rd_s: x13, rd: 0xefffbf0c
dut commit No.               30000, rd_s: x00, rd: 0x00000000
dut commit No.               31000, rd_s: x00, rd: 0x00000000
dut commit No.               32000, rd_s: x10, rd: 0xeffff1d4
dut commit No.               33000, rd_s: x10, rd: 0xeffff190
dut commit No.               34000, rd_s: x13, rd: 0xefffbe70
dut commit No.               35000, rd_s: x15, rd: 0x00000026
dut commit No.               36000, rd_s: x15, rd: 0x00000000
dut commit No.               37000, rd_s: x13, rd: 0xefffbee0
dut commit No.               38000, rd_s: x14, rd: 0xefffeff4
dut commit No.               39000, rd_s: x13, rd: 0x00000154
dut commit No.               40000, rd_s: x02, rd: 0xefffbed0
dut commit No.               41000, rd_s: x08, rd: 0xefffbf30
dut commit No.               42000, rd_s: x19, rd: 0x000000ac
dut commit No.               43000, rd_s: x00, rd: 0x00000000
dut commit No.               44000, rd_s: x14, rd: 0x00000316
dut commit No.               45000, rd_s: x15, rd: 0xeffff2b0
dut commit No.               46000, rd_s: x13, rd: 0x0000009e
dut commit No.               47000, rd_s: x16, rd: 0x0000013b
dut commit No.               48000, rd_s: x14, rd: 0x00000197
dut commit No.               49000, rd_s: x14, rd: 0x00000010
dut commit No.               50000, rd_s: x13, rd: 0x0000005b
dut commit No.               51000, rd_s: x13, rd: 0xefffbf28
dut commit No.               52000, rd_s: x14, rd: 0x00000000
dut commit No.               53000, rd_s: x14, rd: 0x00000013
dut commit No.               54000, rd_s: x06, rd: 0x00000001
dut commit No.               55000, rd_s: x00, rd: 0x00000000
dut commit No.               56000, rd_s: x14, rd: 0xefffbf38
dut commit No.               57000, rd_s: x13, rd: 0xefffbef8
dut commit No.               58000, rd_s: x13, rd: 0x0000021e
dut commit No.               59000, rd_s: x13, rd: 0x0000004c
dut commit No.               60000, rd_s: x00, rd: 0x00000000
dut commit No.               61000, rd_s: x14, rd: 0x00000019
dut commit No.               62000, rd_s: x00, rd: 0x00000000
dut commit No.               63000, rd_s: x00, rd: 0x00000000
dut commit No.               64000, rd_s: x14, rd: 0x000002d9
dut commit No.               65000, rd_s: x02, rd: 0xefffbf70
dut commit No.               66000, rd_s: x12, rd: 0xefffbec0
dut commit No.               67000, rd_s: x16, rd: 0x00000001
dut commit No.               68000, rd_s: x10, rd: 0xeffff444
dut commit No.               69000, rd_s: x14, rd: 0x00000000
dut commit No.               70000, rd_s: x16, rd: 0x00000000
dut commit No.               71000, rd_s: x21, rd: 0x00000001
dut commit No.               72000, rd_s: x19, rd: 0x00000130
dut commit No.               73000, rd_s: x00, rd: 0x00000000
dut commit No.               74000, rd_s: x13, rd: 0xefffbf24
dut commit No.               75000, rd_s: x00, rd: 0x00000000
dut commit No.               76000, rd_s: x28, rd: 0x00000007
dut commit No.               77000, rd_s: x13, rd: 0x00000123
dut commit No.               78000, rd_s: x00, rd: 0x00000000
dut commit No.               79000, rd_s: x09, rd: 0xefffeff0
dut commit No.               80000, rd_s: x00, rd: 0x00000000
dut commit No.               81000, rd_s: x00, rd: 0x00000000
dut commit No.               82000, rd_s: x15, rd: 0xeffff598
dut commit No.               83000, rd_s: x13, rd: 0x00000018
dut commit No.               84000, rd_s: x16, rd: 0x000005e0
dut commit No.               85000, rd_s: x13, rd: 0x0000013f
dut commit No.               86000, rd_s: x00, rd: 0x00000000
dut commit No.               87000, rd_s: x17, rd: 0x00000100
dut commit No.               88000, rd_s: x10, rd: 0xeffff444
dut commit No.               89000, rd_s: x19, rd: 0x00000162
dut commit No.               90000, rd_s: x15, rd: 0x00000000
dut commit No.               91000, rd_s: x00, rd: 0x00000000
dut commit No.               92000, rd_s: x02, rd: 0xefffbec0
dut commit No.               93000, rd_s: x16, rd: 0x000003b6
dut commit No.               94000, rd_s: x00, rd: 0x00000000
dut commit No.               95000, rd_s: x18, rd: 0x000001a3
dut commit No.               96000, rd_s: x14, rd: 0x0000035f
dut commit No.               97000, rd_s: x15, rd: 0xeffff6c4
dut commit No.               98000, rd_s: x13, rd: 0x0000027a
dut commit No.               99000, rd_s: x00, rd: 0x00000000
dut commit No.              100000, rd_s: x00, rd: 0x00000000
dut commit No.              101000, rd_s: x16, rd: 0x00000714
dut commit No.              102000, rd_s: x15, rd: 0x00000010
dut commit No.              103000, rd_s: x13, rd: 0x00000000
dut commit No.              104000, rd_s: x01, rd: 0x1ecec1f4
dut commit No.              105000, rd_s: x00, rd: 0x00000000
dut commit No.              106000, rd_s: x15, rd: 0x0000001f
dut commit No.              107000, rd_s: x10, rd: 0xeffff7a4
dut commit No.              108000, rd_s: x00, rd: 0x00000000
dut commit No.              109000, rd_s: x15, rd: 0x000007ec
dut commit No.              110000, rd_s: x10, rd: 0xeffff7cc
dut commit No.              111000, rd_s: x15, rd: 0x00000014
dut commit No.              112000, rd_s: x15, rd: 0xeffff7b4
dut commit No.              113000, rd_s: x19, rd: 0x000001c6
dut commit No.              114000, rd_s: x15, rd: 0xeffff4a0
dut commit No.              115000, rd_s: x14, rd: 0x00000060
dut commit No.              116000, rd_s: x13, rd: 0x000000ea
dut commit No.              117000, rd_s: x00, rd: 0x00000000
dut commit No.              118000, rd_s: x14, rd: 0xefffbd60
dut commit No.              119000, rd_s: x15, rd: 0xeffff15c
dut commit No.              120000, rd_s: x13, rd: 0xefffb840
dut commit No.              121000, rd_s: x15, rd: 0xeffff6f8
dut commit No.              122000, rd_s: x14, rd: 0x00000064
dut commit No.              123000, rd_s: x13, rd: 0x000000f4
dut commit No.              124000, rd_s: x00, rd: 0x00000000
dut commit No.              125000, rd_s: x10, rd: 0xeffff44c
dut commit No.              126000, rd_s: x19, rd: 0x00000164
dut commit No.              127000, rd_s: x16, rd: 0x000000d8
dut commit No.              128000, rd_s: x00, rd: 0x00000000
dut commit No.              129000, rd_s: x00, rd: 0x00000000
dut commit No.              130000, rd_s: x00, rd: 0x00000000
dut commit No.              131000, rd_s: x00, rd: 0x00000000
dut commit No.              132000, rd_s: x00, rd: 0x00000000
dut commit No.              133000, rd_s: x00, rd: 0x00000000
dut commit No.              134000, rd_s: x15, rd: 0x00000000
dut commit No.              135000, rd_s: x13, rd: 0x00000014
dut commit No.              136000, rd_s: x21, rd: 0x00000007
dut commit No.              137000, rd_s: x00, rd: 0x00000000
dut commit No.              138000, rd_s: x14, rd: 0xefffbf64
dut commit No.              139000, rd_s: x13, rd: 0x00000078
dut commit No.              140000, rd_s: x01, rd: 0x1ecec1d4
dut commit No.              141000, rd_s: x19, rd: 0x00000041
dut commit No.              142000, rd_s: x16, rd: 0x00000000
dut commit No.              143000, rd_s: x15, rd: 0xefffe138
dut commit No.              144000, rd_s: x00, rd: 0x00000000
dut commit No.              145000, rd_s: x01, rd: 0x1ecec1dc
dut commit No.              146000, rd_s: x16, rd: 0x00000006
dut commit No.              147000, rd_s: x20, rd: 0x0000007b
dut commit No.              148000, rd_s: x00, rd: 0x00000000
dut commit No.              149000, rd_s: x00, rd: 0x00000000
dut commit No.              150000, rd_s: x14, rd: 0xefffbeec
dut commit No.              151000, rd_s: x13, rd: 0x00000059
dut commit No.              152000, rd_s: x00, rd: 0x00000000
dut commit No.              153000, rd_s: x14, rd: 0xefffbec4
dut commit No.              154000, rd_s: x14, rd: 0xefffdff4
dut commit No.              155000, rd_s: x00, rd: 0x00000000
dut commit No.              156000, rd_s: x19, rd: 0x0000009c
dut commit No.              157000, rd_s: x00, rd: 0x00000000
dut commit No.              158000, rd_s: x00, rd: 0x00000000
dut commit No.              159000, rd_s: x16, rd: 0x000001b8
dut commit No.              160000, rd_s: x16, rd: 0x000002d8
dut commit No.              161000, rd_s: x13, rd: 0x00000000
dut commit No.              162000, rd_s: x13, rd: 0x00000024
dut commit No.              163000, rd_s: x13, rd: 0x00000048
dut commit No.              164000, rd_s: x10, rd: 0xefffe308
dut commit No.              165000, rd_s: x14, rd: 0x000002e2
dut commit No.              166000, rd_s: x12, rd: 0xefffbec0
dut commit No.              167000, rd_s: x16, rd: 0x000001b4
dut commit No.              168000, rd_s: x00, rd: 0x00000000
dut commit No.              169000, rd_s: x08, rd: 0xefffbf30
dut commit No.              170000, rd_s: x00, rd: 0x00000000
dut commit No.              171000, rd_s: x19, rd: 0x000000f4
dut commit No.              172000, rd_s: x00, rd: 0x00000000
dut commit No.              173000, rd_s: x00, rd: 0x00000000
dut commit No.              174000, rd_s: x00, rd: 0x00000000
dut commit No.              175000, rd_s: x15, rd: 0xefffe3b4
dut commit No.              176000, rd_s: x19, rd: 0x000000c6
dut commit No.              177000, rd_s: x15, rd: 0xefffe0a0
dut commit No.              178000, rd_s: x14, rd: 0x00000060
dut commit No.              179000, rd_s: x13, rd: 0x000000f6
dut commit No.              180000, rd_s: x00, rd: 0x00000000
dut commit No.              181000, rd_s: x14, rd: 0xefffbd54
dut commit No.              182000, rd_s: x12, rd: 0x00000107
dut commit No.              183000, rd_s: x16, rd: 0x00000438
dut commit No.              184000, rd_s: x00, rd: 0x00000000
dut commit No.              185000, rd_s: x15, rd: 0xefffe460
dut commit No.              186000, rd_s: x13, rd: 0x00000004
dut commit No.              187000, rd_s: x28, rd: 0x00000128
dut commit No.              188000, rd_s: x18, rd: 0x0000012b
dut commit No.              189000, rd_s: x00, rd: 0x00000000
dut commit No.              190000, rd_s: x00, rd: 0x00000000
dut commit No.              191000, rd_s: x13, rd: 0x00000010
dut commit No.              192000, rd_s: x14, rd: 0xefffbea4
dut commit No.              193000, rd_s: x00, rd: 0x00000000
dut commit No.              194000, rd_s: x06, rd: 0x00000002
dut commit No.              195000, rd_s: x18, rd: 0x00000153
dut commit No.              196000, rd_s: x29, rd: 0xefffbec4
dut commit No.              197000, rd_s: x13, rd: 0x00000041
dut commit No.              198000, rd_s: x14, rd: 0xefffe590
dut commit No.              199000, rd_s: x02, rd: 0xefffbf10
dut commit No.              200000, rd_s: x10, rd: 0xefffe5c4
dut commit No.              201000, rd_s: x01, rd: 0x1ecec1f4
dut commit No.              202000, rd_s: x00, rd: 0x00000000
dut commit No.              203000, rd_s: x13, rd: 0xefffbf24
dut commit No.              204000, rd_s: x15, rd: 0xefffe568
dut commit No.              205000, rd_s: x13, rd: 0x00000074
dut commit No.              206000, rd_s: x28, rd: 0x00000001
dut commit No.              207000, rd_s: x14, rd: 0x00000010
dut commit No.              208000, rd_s: x10, rd: 0xefffe628
dut commit No.              209000, rd_s: x14, rd: 0x00000013
dut commit No.              210000, rd_s: x14, rd: 0xefffbef8
dut commit No.              211000, rd_s: x16, rd: 0x00000688
dut commit No.              212000, rd_s: x00, rd: 0x00000000
dut commit No.              213000, rd_s: x00, rd: 0x00000000
dut commit No.              214000, rd_s: x16, rd: 0x00000000
dut commit No.              215000, rd_s: x11, rd: 0xefffbf10
dut commit No.              216000, rd_s: x00, rd: 0x00000000
dut commit No.              217000, rd_s: x11, rd: 0xefffbeb0
dut commit No.              218000, rd_s: x15, rd: 0xefffe71c
dut commit No.              219000, rd_s: x19, rd: 0x000001d0
dut commit No.              220000, rd_s: x12, rd: 0xefffbec0
dut commit No.              221000, rd_s: x10, rd: 0xefffe748
dut commit No.              222000, rd_s: x14, rd: 0xefffdff4
dut commit No.              223000, rd_s: x14, rd: 0x00000004
dut commit No.              224000, rd_s: x16, rd: 0x000007c0
dut commit No.              225000, rd_s: x16, rd: 0x00000000
dut commit No.              226000, rd_s: x15, rd: 0x0000004f
dut commit No.              227000, rd_s: x00, rd: 0x00000000
dut commit No.              228000, rd_s: x13, rd: 0x00000192
dut commit No.              229000, rd_s: x00, rd: 0x00000000
dut commit No.              230000, rd_s: x00, rd: 0x00000000
dut commit No.              231000, rd_s: x00, rd: 0x00000000
dut commit No.              232000, rd_s: x14, rd: 0x0000004b
dut commit No.              233000, rd_s: x13, rd: 0x000001a6
dut commit No.              234000, rd_s: x00, rd: 0x00000000
dut commit No.              235000, rd_s: x14, rd: 0xefffbda8
dut commit No.              236000, rd_s: x14, rd: 0xefffbeb8
dut commit No.              237000, rd_s: x16, rd: 0x000001cd
dut commit No.              238000, rd_s: x19, rd: 0x00000008
dut commit No.              239000, rd_s: x16, rd: 0x0000002e
dut commit No.              240000, rd_s: x00, rd: 0x00000000
dut commit No.              241000, rd_s: x00, rd: 0x00000000
dut commit No.              242000, rd_s: x14, rd: 0x00000263
dut commit No.              243000, rd_s: x13, rd: 0x00000302
dut commit No.              244000, rd_s: x00, rd: 0x00000000
dut commit No.              245000, rd_s: x13, rd: 0xefffcff8
dut commit No.              246000, rd_s: x29, rd: 0xefffbec4
dut commit No.              247000, rd_s: x00, rd: 0x00000000
dut commit No.              248000, rd_s: x14, rd: 0xefffd05c
dut commit No.              249000, rd_s: x14, rd: 0xefffbf50
dut commit No.              250000, rd_s: x13, rd: 0x0000017c
dut commit No.              251000, rd_s: x10, rd: 0xefffd0ac
dut commit No.              252000, rd_s: x10, rd: 0xefffd0b8
dut commit No.              253000, rd_s: x00, rd: 0x00000000
dut commit No.              254000, rd_s: x14, rd: 0x0000005d
dut commit No.              255000, rd_s: x14, rd: 0x00000020
dut commit No.              256000, rd_s: x14, rd: 0xefffbee4
dut commit No.              257000, rd_s: x14, rd: 0xefffbec4
dut commit No.              258000, rd_s: x13, rd: 0xefffbeb4
dut commit No.              259000, rd_s: x13, rd: 0x000002a9
dut commit No.              260000, rd_s: x00, rd: 0x00000000
dut commit No.              261000, rd_s: x14, rd: 0xefffcff4
dut commit No.              262000, rd_s: x00, rd: 0x00000000
dut commit No.              263000, rd_s: x00, rd: 0x00000000
dut commit No.              264000, rd_s: x00, rd: 0x00000000
dut commit No.              265000, rd_s: x16, rd: 0x00000335
dut commit No.              266000, rd_s: x16, rd: 0x00000007
dut commit No.              267000, rd_s: x00, rd: 0x00000000
dut commit No.              268000, rd_s: x19, rd: 0x0000002e
dut commit No.              269000, rd_s: x15, rd: 0x0000003f
dut commit No.              270000, rd_s: x13, rd: 0x0000000c
dut commit No.              271000, rd_s: x14, rd: 0x00000004
dut commit No.              272000, rd_s: x15, rd: 0xefffd23c
dut commit No.              273000, rd_s: x00, rd: 0x00000000
dut commit No.              274000, rd_s: x00, rd: 0x00000000
dut commit No.              275000, rd_s: x14, rd: 0xefffbec4
dut commit No.              276000, rd_s: x00, rd: 0x00000000
dut commit No.              277000, rd_s: x00, rd: 0x00000000
dut commit No.              278000, rd_s: x14, rd: 0x000000a2
dut commit No.              279000, rd_s: x15, rd: 0xefffd268
dut commit No.              280000, rd_s: x00, rd: 0x00000000
dut commit No.              281000, rd_s: x00, rd: 0x00000000
dut commit No.              282000, rd_s: x13, rd: 0xefffbf14
dut commit No.              283000, rd_s: x13, rd: 0x000001ae
dut commit No.              284000, rd_s: x00, rd: 0x00000000
dut commit No.              285000, rd_s: x09, rd: 0xefffcff0
dut commit No.              286000, rd_s: x00, rd: 0x00000000
dut commit No.              287000, rd_s: x00, rd: 0x00000000
dut commit No.              288000, rd_s: x12, rd: 0x000000f9
dut commit No.              289000, rd_s: x00, rd: 0x00000000
dut commit No.              290000, rd_s: x14, rd: 0x00000005
dut commit No.              291000, rd_s: x15, rd: 0xefffd1f4
dut commit No.              292000, rd_s: x14, rd: 0x00000030
dut commit No.              293000, rd_s: x13, rd: 0x000000cc
dut commit No.              294000, rd_s: x14, rd: 0xefffbf9c
dut commit No.              295000, rd_s: x00, rd: 0x00000000
dut commit No.              296000, rd_s: x10, rd: 0xefffd160
dut commit No.              297000, rd_s: x19, rd: 0x000000a9
dut commit No.              298000, rd_s: x15, rd: 0x0000007e
dut commit No.              299000, rd_s: x10, rd: 0xefffd3f0
dut commit No.              300000, rd_s: x16, rd: 0x0000041c
dut commit No.              301000, rd_s: x14, rd: 0x00000361
dut commit No.              302000, rd_s: x00, rd: 0x00000000
dut commit No.              303000, rd_s: x14, rd: 0xefffd470
dut commit No.              304000, rd_s: x00, rd: 0x00000000
dut commit No.              305000, rd_s: x13, rd: 0xefffbf18
dut commit No.              306000, rd_s: x14, rd: 0x00000241
dut commit No.              307000, rd_s: x00, rd: 0x00000000
dut commit No.              308000, rd_s: x00, rd: 0x00000000
dut commit No.              309000, rd_s: x00, rd: 0x00000000
dut commit No.              310000, rd_s: x13, rd: 0xefffbf0c
dut commit No.              311000, rd_s: x13, rd: 0xefffbf10
dut commit No.              312000, rd_s: x15, rd: 0xefffd54c
dut commit No.              313000, rd_s: x14, rd: 0x00000020
dut commit No.              314000, rd_s: x01, rd: 0x1ecec1d4
dut commit No.              315000, rd_s: x14, rd: 0x00000000
dut commit No.              316000, rd_s: x00, rd: 0x00000000
dut commit No.              317000, rd_s: x15, rd: 0x00000004
dut commit No.              318000, rd_s: x00, rd: 0x00000000
dut commit No.              319000, rd_s: x13, rd: 0x0000021c
dut commit No.              320000, rd_s: x13, rd: 0x00000070
dut commit No.              321000, rd_s: x00, rd: 0x00000000
dut commit No.              322000, rd_s: x10, rd: 0xefffd554
dut commit No.              323000, rd_s: x14, rd: 0x00000010
dut commit No.              324000, rd_s: x00, rd: 0x00000000
dut commit No.              325000, rd_s: x00, rd: 0x00000000
dut commit No.              326000, rd_s: x18, rd: 0x0000019c
dut commit No.              327000, rd_s: x16, rd: 0x000003ad
dut commit No.              328000, rd_s: x14, rd: 0xefffcff4
dut commit No.              329000, rd_s: x00, rd: 0x00000000
dut commit No.              330000, rd_s: x11, rd: 0xefffbeb0
dut commit No.              331000, rd_s: x13, rd: 0xefffbeb4
dut commit No.              332000, rd_s: x00, rd: 0x00000000
dut commit No.              333000, rd_s: x00, rd: 0x00000000
dut commit No.              334000, rd_s: x08, rd: 0xefffbef0
dut commit No.              335000, rd_s: x16, rd: 0x00000738
dut commit No.              336000, rd_s: x15, rd: 0xefffd738
dut commit No.              337000, rd_s: x02, rd: 0xefffbef0
dut commit No.              338000, rd_s: x13, rd: 0xefffbefc
dut commit No.              339000, rd_s: x21, rd: 0x00000001
dut commit No.              340000, rd_s: x14, rd: 0xefffbee4
dut commit No.              341000, rd_s: x01, rd: 0x1ecec1ec
dut commit No.              342000, rd_s: x13, rd: 0xefffbec0
dut commit No.              343000, rd_s: x14, rd: 0x00000008
dut commit No.              344000, rd_s: x16, rd: 0x0000000a
dut commit No.              345000, rd_s: x15, rd: 0xefffd718
dut commit No.              346000, rd_s: x19, rd: 0x000001b4
dut commit No.              347000, rd_s: x01, rd: 0x1ecec1f4
dut commit No.              348000, rd_s: x00, rd: 0x00000000
dut commit No.              349000, rd_s: x00, rd: 0x00000000
dut commit No.              350000, rd_s: x00, rd: 0x00000000
dut commit No.              351000, rd_s: x14, rd: 0x000002f0
dut commit No.              352000, rd_s: x00, rd: 0x00000000
dut commit No.              353000, rd_s: x00, rd: 0x00000000
dut commit No.              354000, rd_s: x15, rd: 0xefffd650
dut commit No.              355000, rd_s: x15, rd: 0x00000011
dut commit No.              356000, rd_s: x00, rd: 0x00000000
dut commit No.              357000, rd_s: x00, rd: 0x00000000
dut commit No.              358000, rd_s: x14, rd: 0x0000020a
dut commit No.              359000, rd_s: x13, rd: 0x000002a9
dut commit No.              360000, rd_s: x00, rd: 0x00000000
dut commit No.              361000, rd_s: x14, rd: 0xefffbbb4
dut commit No.              362000, rd_s: x15, rd: 0xefffc004
dut commit No.              363000, rd_s: x14, rd: 0xefffbf04
dut commit No.              364000, rd_s: x12, rd: 0x00000017
dut commit No.              365000, rd_s: x18, rd: 0x0000001d
dut commit No.              366000, rd_s: x13, rd: 0xefffbf20
dut commit No.              367000, rd_s: x14, rd: 0xefffbf04
dut commit No.              368000, rd_s: x00, rd: 0x00000000
dut commit No.              369000, rd_s: x14, rd: 0xefffbee0
dut commit No.              370000, rd_s: x06, rd: 0x00000004
dut commit No.              371000, rd_s: x10, rd: 0xefffc0c0
dut commit No.              372000, rd_s: x14, rd: 0x00000050
dut commit No.              373000, rd_s: x13, rd: 0x00000000
dut commit No.              374000, rd_s: x14, rd: 0xefffc130
dut commit No.              375000, rd_s: x13, rd: 0xefffbec0
dut commit No.              376000, rd_s: x14, rd: 0x000000f8
dut commit No.              377000, rd_s: x00, rd: 0x00000000
dut commit No.              378000, rd_s: x15, rd: 0x00000002
dut commit No.              379000, rd_s: x00, rd: 0x00000000
dut commit No.              380000, rd_s: x14, rd: 0x00000001
dut commit No.              381000, rd_s: x16, rd: 0x00000001
dut commit No.              382000, rd_s: x14, rd: 0x000001df
dut commit No.              383000, rd_s: x14, rd: 0x0000022f
dut commit No.              384000, rd_s: x00, rd: 0x00000000
dut commit No.              385000, rd_s: x00, rd: 0x00000000
dut commit No.              386000, rd_s: x19, rd: 0x00000082
dut commit No.              387000, rd_s: x00, rd: 0x00000000
dut commit No.              388000, rd_s: x00, rd: 0x00000000
dut commit No.              389000, rd_s: x13, rd: 0x00000000
dut commit No.              390000, rd_s: x13, rd: 0x00000334
dut commit No.              391000, rd_s: x02, rd: 0xefffbef0
dut commit No.              392000, rd_s: x28, rd: 0x00000003
dut commit No.              393000, rd_s: x00, rd: 0x00000000
dut commit No.              394000, rd_s: x15, rd: 0x000002e4
dut commit No.              395000, rd_s: x14, rd: 0xefffbf3c
dut commit No.              396000, rd_s: x00, rd: 0x00000000
dut commit No.              397000, rd_s: x29, rd: 0x00000004
dut commit No.              398000, rd_s: x13, rd: 0xefffbed0
dut commit No.              399000, rd_s: x20, rd: 0x000000d7
dut commit No.              400000, rd_s: x00, rd: 0x00000000
dut commit No.              401000, rd_s: x00, rd: 0x00000000
dut commit No.              402000, rd_s: x10, rd: 0x00000380
dut commit No.              403000, rd_s: x10, rd: 0xefffbff0
dut commit No.              404000, rd_s: x13, rd: 0xefffc3b8
dut commit No.              405000, rd_s: x13, rd: 0x000001a1
dut commit No.              406000, rd_s: x00, rd: 0x00000000
dut commit No.              407000, rd_s: x13, rd: 0x00000067
dut commit No.              408000, rd_s: x00, rd: 0x00000000
dut commit No.              409000, rd_s: x14, rd: 0x00000133
dut commit No.              410000, rd_s: x13, rd: 0x00000369
dut commit No.              411000, rd_s: x16, rd: 0x000000b7
dut commit No.              412000, rd_s: x14, rd: 0x00000040
dut commit No.              413000, rd_s: x13, rd: 0x000000c4
dut commit No.              414000, rd_s: x00, rd: 0x00000000
dut commit No.              415000, rd_s: x00, rd: 0x00000000
dut commit No.              416000, rd_s: x28, rd: 0x00000001
dut commit No.              417000, rd_s: x13, rd: 0xefffbf20
dut commit No.              418000, rd_s: x00, rd: 0x00000000
dut commit No.              419000, rd_s: x13, rd: 0xefffbefc
dut commit No.              420000, rd_s: x00, rd: 0x00000000
dut commit No.              421000, rd_s: x14, rd: 0x00000001
dut commit No.              422000, rd_s: x14, rd: 0xefffbf0c
dut commit No.              423000, rd_s: x17, rd: 0x00000004
dut commit No.              424000, rd_s: x00, rd: 0x00000000
dut commit No.              425000, rd_s: x13, rd: 0xefffbe74
dut commit No.              426000, rd_s: x14, rd: 0x0000007c
dut commit No.              427000, rd_s: x19, rd: 0x00000148
dut commit No.              428000, rd_s: x00, rd: 0x00000000
dut commit No.              429000, rd_s: x13, rd: 0xefffbf00
dut commit No.              430000, rd_s: x15, rd: 0x00000020
dut commit No.              431000, rd_s: x02, rd: 0xefffbf10
dut commit No.              432000, rd_s: x00, rd: 0x00000000
dut commit No.              433000, rd_s: x13, rd: 0x000002ec
dut commit No.              434000, rd_s: x00, rd: 0x00000000
dut commit No.              435000, rd_s: x13, rd: 0x00000004
dut commit No.              436000, rd_s: x14, rd: 0xefffbf68
dut commit No.              437000, rd_s: x13, rd: 0x000003c7
dut commit No.              438000, rd_s: x13, rd: 0xefffbeb8
dut commit No.              439000, rd_s: x14, rd: 0x000000b4
dut commit No.              440000, rd_s: x14, rd: 0x00000004
dut commit No.              441000, rd_s: x13, rd: 0xefffc630
dut commit No.              442000, rd_s: x00, rd: 0x00000000
dut commit No.              443000, rd_s: x00, rd: 0x00000000
dut commit No.              444000, rd_s: x00, rd: 0x00000000
dut commit No.              445000, rd_s: x10, rd: 0x00000698
dut commit No.              446000, rd_s: x16, rd: 0x00000000
dut commit No.              447000, rd_s: x02, rd: 0xefffbeb0
dut commit No.              448000, rd_s: x13, rd: 0x00000000
dut commit No.              449000, rd_s: x14, rd: 0x00000014
dut commit No.              450000, rd_s: x00, rd: 0x00000000
dut commit No.              451000, rd_s: x11, rd: 0x000001c5
dut commit No.              452000, rd_s: x00, rd: 0x00000000
dut commit No.              453000, rd_s: x10, rd: 0xefffc730
dut commit No.              454000, rd_s: x00, rd: 0x00000000
dut commit No.              455000, rd_s: x00, rd: 0x00000000
dut commit No.              456000, rd_s: x20, rd: 0x000001e7
dut commit No.              457000, rd_s: x14, rd: 0x00000000
dut commit No.              458000, rd_s: x00, rd: 0x00000000
dut commit No.              459000, rd_s: x14, rd: 0xefffbed0
dut commit No.              460000, rd_s: x00, rd: 0x00000000
dut commit No.              461000, rd_s: x10, rd: 0xefffc764
dut commit No.              462000, rd_s: x14, rd: 0x0000001f
dut commit No.              463000, rd_s: x00, rd: 0x00000000
dut commit No.              464000, rd_s: x15, rd: 0xefffc43c
dut commit No.              465000, rd_s: x15, rd: 0xefffc718
dut commit No.              466000, rd_s: x19, rd: 0x00000134
dut commit No.              467000, rd_s: x16, rd: 0x00000044
dut commit No.              468000, rd_s: x00, rd: 0x00000000
dut commit No.              469000, rd_s: x00, rd: 0x00000000
dut commit No.              470000, rd_s: x14, rd: 0x00000009
dut commit No.              471000, rd_s: x00, rd: 0x00000000
dut commit No.              472000, rd_s: x14, rd: 0x0000004c
dut commit No.              473000, rd_s: x13, rd: 0x000000d4
dut commit No.              474000, rd_s: x00, rd: 0x00000000
dut commit No.              475000, rd_s: x10, rd: 0xefffc428
dut commit No.              476000, rd_s: x19, rd: 0x0000015b
dut commit No.              477000, rd_s: x15, rd: 0x000000d7
dut commit No.              478000, rd_s: x00, rd: 0x00000000
Monitor: Power Stop time is           2010704955
*Verdi* : fsdbDumpoff - All FSDB files at 2,010,704,955 ps.
Monitor: Segment Stop time is           2010706945
Monitor: Segment IPC: 0.500100
Monitor: Segment Time:           1857557540
$finish called from file "/srv/tmp/c48772b1-f2a2-42f1-9786-660cc5780515/dut/sim/../hvl/vcs/top_tb.sv", line 57.
$finish at simulation time           2010886045
           V C S   S i m u l a t i o n   R e p o r t 
Time: 2010886045 ps
CPU Time:    331.810 seconds;       Data structure size:   1.2Mb
Tue Dec  3 20:40:08 2024
[0;32mSpike diff Passed [0m
0.500100
1857557540
cd ../mergesort/vcs && fsdb2saif dump.fsdb -bt 153151395ps -et 2010704955ps -s top_tb/dut
fsdb2saif - FSDB to backward SAIF converter, Release Verdi_R-2020.12-SP1-1 (RH Linux x86_64/64bit) -- Tue Apr 20 04:17:41 PDT 2021

Copyright (c) 1996 - 2021 Synopsys, Inc.
This software and the associated documentation are proprietary to Synopsys, Inc. 
This software may only be used in accordance with the terms and conditions of a written license agreement with Synopsys, Inc. 
All other use, reproduction, or distribution of this software is strictly prohibited.

done
dump.fsdb.saif is generated successfully.
logDir = /srv/tmp/c48772b1-f2a2-42f1-9786-660cc5780515/dut/mergesort/vcs/fsdb2saifLog
mkdir -p ../mergesort/reports outputs
dc_shell -f power.tcl |& tee ../mergesort/reports/power.log
/srv/software/Synopsys-2021_x86_64/syn/R-2020.09-SP4/bin/dc_shell: /srv/software/Synopsys-2021_x86_64/syn/R-2020.09-SP4/bin/snps_platform: /bin/csh: bad interpreter: No such file or directory
Information: License queuing is enabled. (DCSH-18)

                           Design Compiler Graphical 
                                 DC Ultra (TM)
                                  DFTMAX (TM)
                              Power Compiler (TM)
                                 DesignWare (R)
                                 DC Expert (TM)
                               Design Vision (TM)
                               HDL Compiler (TM)
                               VHDL Compiler (TM)
                                  DFT Compiler
                               Design Compiler(R)

               Version R-2020.09-SP4 for linux64 - Mar 02, 2021 

                    Copyright (c) 1988 - 2021 Synopsys, Inc.
   This software and the associated documentation are proprietary to Synopsys,
 Inc. This software may only be used in accordance with the terms and conditions
 of a written license agreement with Synopsys, Inc. All other use, reproduction,
            or distribution of this software is strictly prohibited.
Initializing...
set symbol_library [list generic.sdb]
generic.sdb
set synthetic_library [list dw_foundation.sldb]
dw_foundation.sldb
set target_library [getenv STD_CELL_LIB]
/srv/ece411ag/freepdk-45nm/stdcells.db
set sram_library [getenv SRAM_LIB]
/srv/tmp/c48772b1-f2a2-42f1-9786-660cc5780515/dut/synth/../sram/output/mp_cache_data_array/mp_cache_data_array_TT_1p0V_25C_lib.db /srv/tmp/c48772b1-f2a2-42f1-9786-660cc5780515/dut/synth/../sram/output/mp_cache_tag_array/mp_cache_tag_array_TT_1p0V_25C_lib.db
if {$sram_library eq ""} {
   set link_library [list "*" $target_library $synthetic_library]
} else {
   set link_library [list "*" $target_library $synthetic_library $sram_library]
}
* /srv/ece411ag/freepdk-45nm/stdcells.db dw_foundation.sldb {/srv/tmp/c48772b1-f2a2-42f1-9786-660cc5780515/dut/synth/../sram/output/mp_cache_data_array/mp_cache_data_array_TT_1p0V_25C_lib.db /srv/tmp/c48772b1-f2a2-42f1-9786-660cc5780515/dut/synth/../sram/output/mp_cache_tag_array/mp_cache_tag_array_TT_1p0V_25C_lib.db}
get_license DC-Ultra-Features
1
get_license DC-Ultra-Opt
1
read_file -format ddc outputs/synth.ddc
Loading db file '/srv/ece411ag/freepdk-45nm/stdcells.db'
Loading db file '/srv/software/Synopsys-2021_x86_64/syn/R-2020.09-SP4/libraries/syn/dw_foundation.sldb'
Loading db file '/srv/tmp/c48772b1-f2a2-42f1-9786-660cc5780515/dut/sram/output/mp_cache_data_array/mp_cache_data_array_TT_1p0V_25C_lib.db'
Loading db file '/srv/tmp/c48772b1-f2a2-42f1-9786-660cc5780515/dut/sram/output/mp_cache_tag_array/mp_cache_tag_array_TT_1p0V_25C_lib.db'
Loading db file '/srv/software/Synopsys-2021_x86_64/syn/R-2020.09-SP4/libraries/syn/gtech.db'
Loading db file '/srv/software/Synopsys-2021_x86_64/syn/R-2020.09-SP4/libraries/syn/standard.sldb'
  Loading link library 'NangateOpenCellLibrary'
  Loading link library 'mp_cache_data_array_TT_1p0V_25C_lib'
  Loading link library 'mp_cache_tag_array_TT_1p0V_25C_lib'
  Loading link library 'gtech'
Reading ddc file '/srv/tmp/c48772b1-f2a2-42f1-9786-660cc5780515/dut/synth/outputs/synth.ddc'.
Information: Checking out the license 'DesignWare'. (SEC-104)
Loaded 410 designs.
Current design is 'cpu'.
cpu cache_1 cache_0 memory_queue cache_arbiter cacheline_adapter queue_DATA_WIDTH32_QUEUE_DEPTH32_1 queue_DATA_WIDTH32_QUEUE_DEPTH32_0 rename_dispatch rat rob rrat free_list phys_regfile execute reservation_station SNPS_CLOCK_GATE_HIGH_cpu_0 stage_1_1 stage_2_1 valid_array_7 valid_array_6 valid_array_5 valid_array_4 lru_array_1 stage_1_0 stage_2_0 valid_array_3 valid_array_2 valid_array_1 valid_array_0 lru_array_0 SNPS_CLOCK_GATE_HIGH_memory_queue_0 SNPS_CLOCK_GATE_HIGH_memory_queue_49 SNPS_CLOCK_GATE_HIGH_memory_queue_48 SNPS_CLOCK_GATE_HIGH_memory_queue_47 SNPS_CLOCK_GATE_HIGH_memory_queue_45 SNPS_CLOCK_GATE_HIGH_memory_queue_44 SNPS_CLOCK_GATE_HIGH_memory_queue_42 SNPS_CLOCK_GATE_HIGH_memory_queue_41 SNPS_CLOCK_GATE_HIGH_memory_queue_39 SNPS_CLOCK_GATE_HIGH_memory_queue_38 SNPS_CLOCK_GATE_HIGH_memory_queue_36 SNPS_CLOCK_GATE_HIGH_memory_queue_35 SNPS_CLOCK_GATE_HIGH_memory_queue_33 SNPS_CLOCK_GATE_HIGH_memory_queue_32 SNPS_CLOCK_GATE_HIGH_memory_queue_30 SNPS_CLOCK_GATE_HIGH_memory_queue_29 SNPS_CLOCK_GATE_HIGH_memory_queue_27 SNPS_CLOCK_GATE_HIGH_memory_queue_26 SNPS_CLOCK_GATE_HIGH_memory_queue_24 SNPS_CLOCK_GATE_HIGH_memory_queue_23 SNPS_CLOCK_GATE_HIGH_memory_queue_21 SNPS_CLOCK_GATE_HIGH_memory_queue_20 SNPS_CLOCK_GATE_HIGH_memory_queue_18 SNPS_CLOCK_GATE_HIGH_memory_queue_17 SNPS_CLOCK_GATE_HIGH_memory_queue_15 SNPS_CLOCK_GATE_HIGH_memory_queue_14 SNPS_CLOCK_GATE_HIGH_memory_queue_12 SNPS_CLOCK_GATE_HIGH_memory_queue_11 SNPS_CLOCK_GATE_HIGH_memory_queue_9 SNPS_CLOCK_GATE_HIGH_memory_queue_8 SNPS_CLOCK_GATE_HIGH_memory_queue_6 SNPS_CLOCK_GATE_HIGH_memory_queue_5 SNPS_CLOCK_GATE_HIGH_memory_queue_3 SNPS_CLOCK_GATE_HIGH_memory_queue_2 SNPS_CLOCK_GATE_HIGH_cache_arbiter_0 SNPS_CLOCK_GATE_HIGH_cache_arbiter_4 SNPS_CLOCK_GATE_HIGH_cache_arbiter_3 SNPS_CLOCK_GATE_HIGH_cache_arbiter_2 SNPS_CLOCK_GATE_HIGH_cache_arbiter_1 SNPS_CLOCK_GATE_HIGH_cacheline_adapter_0 SNPS_CLOCK_GATE_HIGH_cacheline_adapter_4 SNPS_CLOCK_GATE_HIGH_cacheline_adapter_3 SNPS_CLOCK_GATE_HIGH_cacheline_adapter_2 SNPS_CLOCK_GATE_HIGH_cacheline_adapter_1 SNPS_CLOCK_GATE_HIGH_queue_DATA_WIDTH32_QUEUE_DEPTH32_1_0 SNPS_CLOCK_GATE_HIGH_queue_DATA_WIDTH32_QUEUE_DEPTH32_1_33 SNPS_CLOCK_GATE_HIGH_queue_DATA_WIDTH32_QUEUE_DEPTH32_1_32 SNPS_CLOCK_GATE_HIGH_queue_DATA_WIDTH32_QUEUE_DEPTH32_1_31 SNPS_CLOCK_GATE_HIGH_queue_DATA_WIDTH32_QUEUE_DEPTH32_1_30 SNPS_CLOCK_GATE_HIGH_queue_DATA_WIDTH32_QUEUE_DEPTH32_1_29 SNPS_CLOCK_GATE_HIGH_queue_DATA_WIDTH32_QUEUE_DEPTH32_1_28 SNPS_CLOCK_GATE_HIGH_queue_DATA_WIDTH32_QUEUE_DEPTH32_1_27 SNPS_CLOCK_GATE_HIGH_queue_DATA_WIDTH32_QUEUE_DEPTH32_1_26 SNPS_CLOCK_GATE_HIGH_queue_DATA_WIDTH32_QUEUE_DEPTH32_1_25 SNPS_CLOCK_GATE_HIGH_queue_DATA_WIDTH32_QUEUE_DEPTH32_1_24 SNPS_CLOCK_GATE_HIGH_queue_DATA_WIDTH32_QUEUE_DEPTH32_1_23 SNPS_CLOCK_GATE_HIGH_queue_DATA_WIDTH32_QUEUE_DEPTH32_1_22 SNPS_CLOCK_GATE_HIGH_queue_DATA_WIDTH32_QUEUE_DEPTH32_1_21 SNPS_CLOCK_GATE_HIGH_queue_DATA_WIDTH32_QUEUE_DEPTH32_1_20 SNPS_CLOCK_GATE_HIGH_queue_DATA_WIDTH32_QUEUE_DEPTH32_1_19 SNPS_CLOCK_GATE_HIGH_queue_DATA_WIDTH32_QUEUE_DEPTH32_1_18 SNPS_CLOCK_GATE_HIGH_queue_DATA_WIDTH32_QUEUE_DEPTH32_1_17 SNPS_CLOCK_GATE_HIGH_queue_DATA_WIDTH32_QUEUE_DEPTH32_1_16 SNPS_CLOCK_GATE_HIGH_queue_DATA_WIDTH32_QUEUE_DEPTH32_1_15 SNPS_CLOCK_GATE_HIGH_queue_DATA_WIDTH32_QUEUE_DEPTH32_1_14 SNPS_CLOCK_GATE_HIGH_queue_DATA_WIDTH32_QUEUE_DEPTH32_1_13 SNPS_CLOCK_GATE_HIGH_queue_DATA_WIDTH32_QUEUE_DEPTH32_1_12 SNPS_CLOCK_GATE_HIGH_queue_DATA_WIDTH32_QUEUE_DEPTH32_1_11 SNPS_CLOCK_GATE_HIGH_queue_DATA_WIDTH32_QUEUE_DEPTH32_1_10 SNPS_CLOCK_GATE_HIGH_queue_DATA_WIDTH32_QUEUE_DEPTH32_1_9 SNPS_CLOCK_GATE_HIGH_queue_DATA_WIDTH32_QUEUE_DEPTH32_1_8 SNPS_CLOCK_GATE_HIGH_queue_DATA_WIDTH32_QUEUE_DEPTH32_1_7 SNPS_CLOCK_GATE_HIGH_queue_DATA_WIDTH32_QUEUE_DEPTH32_1_6 SNPS_CLOCK_GATE_HIGH_queue_DATA_WIDTH32_QUEUE_DEPTH32_1_5 SNPS_CLOCK_GATE_HIGH_queue_DATA_WIDTH32_QUEUE_DEPTH32_1_4 SNPS_CLOCK_GATE_HIGH_queue_DATA_WIDTH32_QUEUE_DEPTH32_1_3 SNPS_CLOCK_GATE_HIGH_queue_DATA_WIDTH32_QUEUE_DEPTH32_1_2 SNPS_CLOCK_GATE_HIGH_queue_DATA_WIDTH32_QUEUE_DEPTH32_1_1 SNPS_CLOCK_GATE_HIGH_queue_DATA_WIDTH32_QUEUE_DEPTH32_0_0 SNPS_CLOCK_GATE_HIGH_queue_DATA_WIDTH32_QUEUE_DEPTH32_0_33 SNPS_CLOCK_GATE_HIGH_queue_DATA_WIDTH32_QUEUE_DEPTH32_0_32 SNPS_CLOCK_GATE_HIGH_queue_DATA_WIDTH32_QUEUE_DEPTH32_0_31 SNPS_CLOCK_GATE_HIGH_queue_DATA_WIDTH32_QUEUE_DEPTH32_0_30 SNPS_CLOCK_GATE_HIGH_queue_DATA_WIDTH32_QUEUE_DEPTH32_0_29 SNPS_CLOCK_GATE_HIGH_queue_DATA_WIDTH32_QUEUE_DEPTH32_0_28 SNPS_CLOCK_GATE_HIGH_queue_DATA_WIDTH32_QUEUE_DEPTH32_0_27 SNPS_CLOCK_GATE_HIGH_queue_DATA_WIDTH32_QUEUE_DEPTH32_0_26 SNPS_CLOCK_GATE_HIGH_queue_DATA_WIDTH32_QUEUE_DEPTH32_0_25 SNPS_CLOCK_GATE_HIGH_queue_DATA_WIDTH32_QUEUE_DEPTH32_0_24 SNPS_CLOCK_GATE_HIGH_queue_DATA_WIDTH32_QUEUE_DEPTH32_0_23 SNPS_CLOCK_GATE_HIGH_queue_DATA_WIDTH32_QUEUE_DEPTH32_0_22 SNPS_CLOCK_GATE_HIGH_queue_DATA_WIDTH32_QUEUE_DEPTH32_0_21 SNPS_CLOCK_GATE_HIGH_queue_DATA_WIDTH32_QUEUE_DEPTH32_0_20 SNPS_CLOCK_GATE_HIGH_queue_DATA_WIDTH32_QUEUE_DEPTH32_0_19 SNPS_CLOCK_GATE_HIGH_queue_DATA_WIDTH32_QUEUE_DEPTH32_0_18 SNPS_CLOCK_GATE_HIGH_queue_DATA_WIDTH32_QUEUE_DEPTH32_0_17 SNPS_CLOCK_GATE_HIGH_queue_DATA_WIDTH32_QUEUE_DEPTH32_0_16 SNPS_CLOCK_GATE_HIGH_queue_DATA_WIDTH32_QUEUE_DEPTH32_0_15 SNPS_CLOCK_GATE_HIGH_queue_DATA_WIDTH32_QUEUE_DEPTH32_0_14 SNPS_CLOCK_GATE_HIGH_queue_DATA_WIDTH32_QUEUE_DEPTH32_0_13 SNPS_CLOCK_GATE_HIGH_queue_DATA_WIDTH32_QUEUE_DEPTH32_0_12 SNPS_CLOCK_GATE_HIGH_queue_DATA_WIDTH32_QUEUE_DEPTH32_0_11 SNPS_CLOCK_GATE_HIGH_queue_DATA_WIDTH32_QUEUE_DEPTH32_0_10 SNPS_CLOCK_GATE_HIGH_queue_DATA_WIDTH32_QUEUE_DEPTH32_0_9 SNPS_CLOCK_GATE_HIGH_queue_DATA_WIDTH32_QUEUE_DEPTH32_0_8 SNPS_CLOCK_GATE_HIGH_queue_DATA_WIDTH32_QUEUE_DEPTH32_0_7 SNPS_CLOCK_GATE_HIGH_queue_DATA_WIDTH32_QUEUE_DEPTH32_0_6 SNPS_CLOCK_GATE_HIGH_queue_DATA_WIDTH32_QUEUE_DEPTH32_0_5 SNPS_CLOCK_GATE_HIGH_queue_DATA_WIDTH32_QUEUE_DEPTH32_0_4 SNPS_CLOCK_GATE_HIGH_queue_DATA_WIDTH32_QUEUE_DEPTH32_0_3 SNPS_CLOCK_GATE_HIGH_queue_DATA_WIDTH32_QUEUE_DEPTH32_0_2 SNPS_CLOCK_GATE_HIGH_queue_DATA_WIDTH32_QUEUE_DEPTH32_0_1 SNPS_CLOCK_GATE_HIGH_rat_0 SNPS_CLOCK_GATE_HIGH_rat_31 SNPS_CLOCK_GATE_HIGH_rat_30 SNPS_CLOCK_GATE_HIGH_rat_29 SNPS_CLOCK_GATE_HIGH_rat_28 SNPS_CLOCK_GATE_HIGH_rat_27 SNPS_CLOCK_GATE_HIGH_rat_26 SNPS_CLOCK_GATE_HIGH_rat_25 SNPS_CLOCK_GATE_HIGH_rat_24 SNPS_CLOCK_GATE_HIGH_rat_23 SNPS_CLOCK_GATE_HIGH_rat_22 SNPS_CLOCK_GATE_HIGH_rat_21 SNPS_CLOCK_GATE_HIGH_rat_20 SNPS_CLOCK_GATE_HIGH_rat_19 SNPS_CLOCK_GATE_HIGH_rat_18 SNPS_CLOCK_GATE_HIGH_rat_17 SNPS_CLOCK_GATE_HIGH_rat_16 SNPS_CLOCK_GATE_HIGH_rat_15 SNPS_CLOCK_GATE_HIGH_rat_14 SNPS_CLOCK_GATE_HIGH_rat_13 SNPS_CLOCK_GATE_HIGH_rat_12 SNPS_CLOCK_GATE_HIGH_rat_11 SNPS_CLOCK_GATE_HIGH_rat_10 SNPS_CLOCK_GATE_HIGH_rat_9 SNPS_CLOCK_GATE_HIGH_rat_8 SNPS_CLOCK_GATE_HIGH_rat_7 SNPS_CLOCK_GATE_HIGH_rat_6 SNPS_CLOCK_GATE_HIGH_rat_5 SNPS_CLOCK_GATE_HIGH_rat_4 SNPS_CLOCK_GATE_HIGH_rat_3 SNPS_CLOCK_GATE_HIGH_rat_2 SNPS_CLOCK_GATE_HIGH_rat_1 SNPS_CLOCK_GATE_HIGH_rob_0 SNPS_CLOCK_GATE_HIGH_rob_49 SNPS_CLOCK_GATE_HIGH_rob_47 SNPS_CLOCK_GATE_HIGH_rob_46 SNPS_CLOCK_GATE_HIGH_rob_44 SNPS_CLOCK_GATE_HIGH_rob_43 SNPS_CLOCK_GATE_HIGH_rob_41 SNPS_CLOCK_GATE_HIGH_rob_40 SNPS_CLOCK_GATE_HIGH_rob_38 SNPS_CLOCK_GATE_HIGH_rob_37 SNPS_CLOCK_GATE_HIGH_rob_35 SNPS_CLOCK_GATE_HIGH_rob_34 SNPS_CLOCK_GATE_HIGH_rob_32 SNPS_CLOCK_GATE_HIGH_rob_31 SNPS_CLOCK_GATE_HIGH_rob_29 SNPS_CLOCK_GATE_HIGH_rob_28 SNPS_CLOCK_GATE_HIGH_rob_26 SNPS_CLOCK_GATE_HIGH_rob_25 SNPS_CLOCK_GATE_HIGH_rob_23 SNPS_CLOCK_GATE_HIGH_rob_22 SNPS_CLOCK_GATE_HIGH_rob_20 SNPS_CLOCK_GATE_HIGH_rob_19 SNPS_CLOCK_GATE_HIGH_rob_17 SNPS_CLOCK_GATE_HIGH_rob_16 SNPS_CLOCK_GATE_HIGH_rob_14 SNPS_CLOCK_GATE_HIGH_rob_13 SNPS_CLOCK_GATE_HIGH_rob_11 SNPS_CLOCK_GATE_HIGH_rob_10 SNPS_CLOCK_GATE_HIGH_rob_8 SNPS_CLOCK_GATE_HIGH_rob_7 SNPS_CLOCK_GATE_HIGH_rob_5 SNPS_CLOCK_GATE_HIGH_rob_4 SNPS_CLOCK_GATE_HIGH_rob_2 SNPS_CLOCK_GATE_HIGH_rob_1 SNPS_CLOCK_GATE_HIGH_rrat_0 SNPS_CLOCK_GATE_HIGH_rrat_30 SNPS_CLOCK_GATE_HIGH_rrat_29 SNPS_CLOCK_GATE_HIGH_rrat_28 SNPS_CLOCK_GATE_HIGH_rrat_27 SNPS_CLOCK_GATE_HIGH_rrat_26 SNPS_CLOCK_GATE_HIGH_rrat_25 SNPS_CLOCK_GATE_HIGH_rrat_24 SNPS_CLOCK_GATE_HIGH_rrat_23 SNPS_CLOCK_GATE_HIGH_rrat_22 SNPS_CLOCK_GATE_HIGH_rrat_21 SNPS_CLOCK_GATE_HIGH_rrat_20 SNPS_CLOCK_GATE_HIGH_rrat_19 SNPS_CLOCK_GATE_HIGH_rrat_18 SNPS_CLOCK_GATE_HIGH_rrat_17 SNPS_CLOCK_GATE_HIGH_rrat_16 SNPS_CLOCK_GATE_HIGH_rrat_15 SNPS_CLOCK_GATE_HIGH_rrat_14 SNPS_CLOCK_GATE_HIGH_rrat_13 SNPS_CLOCK_GATE_HIGH_rrat_12 SNPS_CLOCK_GATE_HIGH_rrat_11 SNPS_CLOCK_GATE_HIGH_rrat_10 SNPS_CLOCK_GATE_HIGH_rrat_9 SNPS_CLOCK_GATE_HIGH_rrat_8 SNPS_CLOCK_GATE_HIGH_rrat_7 SNPS_CLOCK_GATE_HIGH_rrat_6 SNPS_CLOCK_GATE_HIGH_rrat_5 SNPS_CLOCK_GATE_HIGH_rrat_4 SNPS_CLOCK_GATE_HIGH_rrat_3 SNPS_CLOCK_GATE_HIGH_rrat_2 SNPS_CLOCK_GATE_HIGH_rrat_1 SNPS_CLOCK_GATE_HIGH_free_list_0 SNPS_CLOCK_GATE_HIGH_free_list_33 SNPS_CLOCK_GATE_HIGH_free_list_32 SNPS_CLOCK_GATE_HIGH_free_list_31 SNPS_CLOCK_GATE_HIGH_free_list_30 SNPS_CLOCK_GATE_HIGH_free_list_29 SNPS_CLOCK_GATE_HIGH_free_list_28 SNPS_CLOCK_GATE_HIGH_free_list_27 SNPS_CLOCK_GATE_HIGH_free_list_26 SNPS_CLOCK_GATE_HIGH_free_list_25 SNPS_CLOCK_GATE_HIGH_free_list_24 SNPS_CLOCK_GATE_HIGH_free_list_23 SNPS_CLOCK_GATE_HIGH_free_list_22 SNPS_CLOCK_GATE_HIGH_free_list_21 SNPS_CLOCK_GATE_HIGH_free_list_20 SNPS_CLOCK_GATE_HIGH_free_list_19 SNPS_CLOCK_GATE_HIGH_free_list_18 SNPS_CLOCK_GATE_HIGH_free_list_17 SNPS_CLOCK_GATE_HIGH_free_list_16 SNPS_CLOCK_GATE_HIGH_free_list_15 SNPS_CLOCK_GATE_HIGH_free_list_14 SNPS_CLOCK_GATE_HIGH_free_list_13 SNPS_CLOCK_GATE_HIGH_free_list_12 SNPS_CLOCK_GATE_HIGH_free_list_11 SNPS_CLOCK_GATE_HIGH_free_list_10 SNPS_CLOCK_GATE_HIGH_free_list_9 SNPS_CLOCK_GATE_HIGH_free_list_8 SNPS_CLOCK_GATE_HIGH_free_list_7 SNPS_CLOCK_GATE_HIGH_free_list_6 SNPS_CLOCK_GATE_HIGH_free_list_5 SNPS_CLOCK_GATE_HIGH_free_list_4 SNPS_CLOCK_GATE_HIGH_free_list_3 SNPS_CLOCK_GATE_HIGH_free_list_2 SNPS_CLOCK_GATE_HIGH_free_list_1 SNPS_CLOCK_GATE_HIGH_phys_regfile_63 SNPS_CLOCK_GATE_HIGH_phys_regfile_62 
SNPS_CLOCK_GATE_HIGH_phys_regfile_61 SNPS_CLOCK_GATE_HIGH_phys_regfile_60 SNPS_CLOCK_GATE_HIGH_phys_regfile_59 SNPS_CLOCK_GATE_HIGH_phys_regfile_58 SNPS_CLOCK_GATE_HIGH_phys_regfile_57 SNPS_CLOCK_GATE_HIGH_phys_regfile_56 SNPS_CLOCK_GATE_HIGH_phys_regfile_55 SNPS_CLOCK_GATE_HIGH_phys_regfile_54 SNPS_CLOCK_GATE_HIGH_phys_regfile_53 SNPS_CLOCK_GATE_HIGH_phys_regfile_52 SNPS_CLOCK_GATE_HIGH_phys_regfile_51 SNPS_CLOCK_GATE_HIGH_phys_regfile_50 SNPS_CLOCK_GATE_HIGH_phys_regfile_49 SNPS_CLOCK_GATE_HIGH_phys_regfile_48 SNPS_CLOCK_GATE_HIGH_phys_regfile_47 SNPS_CLOCK_GATE_HIGH_phys_regfile_46 SNPS_CLOCK_GATE_HIGH_phys_regfile_45 SNPS_CLOCK_GATE_HIGH_phys_regfile_44 SNPS_CLOCK_GATE_HIGH_phys_regfile_43 SNPS_CLOCK_GATE_HIGH_phys_regfile_42 SNPS_CLOCK_GATE_HIGH_phys_regfile_41 SNPS_CLOCK_GATE_HIGH_phys_regfile_40 SNPS_CLOCK_GATE_HIGH_phys_regfile_39 SNPS_CLOCK_GATE_HIGH_phys_regfile_38 SNPS_CLOCK_GATE_HIGH_phys_regfile_37 SNPS_CLOCK_GATE_HIGH_phys_regfile_36 SNPS_CLOCK_GATE_HIGH_phys_regfile_35 SNPS_CLOCK_GATE_HIGH_phys_regfile_34 SNPS_CLOCK_GATE_HIGH_phys_regfile_33 SNPS_CLOCK_GATE_HIGH_phys_regfile_32 SNPS_CLOCK_GATE_HIGH_phys_regfile_31 SNPS_CLOCK_GATE_HIGH_phys_regfile_30 SNPS_CLOCK_GATE_HIGH_phys_regfile_29 SNPS_CLOCK_GATE_HIGH_phys_regfile_28 SNPS_CLOCK_GATE_HIGH_phys_regfile_27 SNPS_CLOCK_GATE_HIGH_phys_regfile_26 SNPS_CLOCK_GATE_HIGH_phys_regfile_25 SNPS_CLOCK_GATE_HIGH_phys_regfile_24 SNPS_CLOCK_GATE_HIGH_phys_regfile_23 SNPS_CLOCK_GATE_HIGH_phys_regfile_22 SNPS_CLOCK_GATE_HIGH_phys_regfile_21 SNPS_CLOCK_GATE_HIGH_phys_regfile_20 SNPS_CLOCK_GATE_HIGH_phys_regfile_19 SNPS_CLOCK_GATE_HIGH_phys_regfile_18 SNPS_CLOCK_GATE_HIGH_phys_regfile_17 SNPS_CLOCK_GATE_HIGH_phys_regfile_16 SNPS_CLOCK_GATE_HIGH_phys_regfile_15 SNPS_CLOCK_GATE_HIGH_phys_regfile_14 SNPS_CLOCK_GATE_HIGH_phys_regfile_13 SNPS_CLOCK_GATE_HIGH_phys_regfile_12 SNPS_CLOCK_GATE_HIGH_phys_regfile_11 SNPS_CLOCK_GATE_HIGH_phys_regfile_10 SNPS_CLOCK_GATE_HIGH_phys_regfile_9 SNPS_CLOCK_GATE_HIGH_phys_regfile_8 SNPS_CLOCK_GATE_HIGH_phys_regfile_7 SNPS_CLOCK_GATE_HIGH_phys_regfile_6 SNPS_CLOCK_GATE_HIGH_phys_regfile_5 SNPS_CLOCK_GATE_HIGH_phys_regfile_4 SNPS_CLOCK_GATE_HIGH_phys_regfile_3 SNPS_CLOCK_GATE_HIGH_phys_regfile_2 SNPS_CLOCK_GATE_HIGH_phys_regfile_1 fu_add fu_mult fu_div_rem fu_br fu_mem SNPS_CLOCK_GATE_HIGH_execute_0 SNPS_CLOCK_GATE_HIGH_execute_1 SNPS_CLOCK_GATE_HIGH_reservation_station_0 SNPS_CLOCK_GATE_HIGH_reservation_station_19 SNPS_CLOCK_GATE_HIGH_reservation_station_18 SNPS_CLOCK_GATE_HIGH_reservation_station_17 SNPS_CLOCK_GATE_HIGH_reservation_station_16 SNPS_CLOCK_GATE_HIGH_reservation_station_15 SNPS_CLOCK_GATE_HIGH_reservation_station_14 SNPS_CLOCK_GATE_HIGH_reservation_station_13 SNPS_CLOCK_GATE_HIGH_reservation_station_12 SNPS_CLOCK_GATE_HIGH_reservation_station_11 SNPS_CLOCK_GATE_HIGH_reservation_station_10 SNPS_CLOCK_GATE_HIGH_reservation_station_9 SNPS_CLOCK_GATE_HIGH_reservation_station_8 SNPS_CLOCK_GATE_HIGH_reservation_station_7 SNPS_CLOCK_GATE_HIGH_reservation_station_6 SNPS_CLOCK_GATE_HIGH_reservation_station_5 SNPS_CLOCK_GATE_HIGH_reservation_station_4 SNPS_CLOCK_GATE_HIGH_reservation_station_3 SNPS_CLOCK_GATE_HIGH_reservation_station_2 SNPS_CLOCK_GATE_HIGH_reservation_station_1 SNPS_CLOCK_GATE_HIGH_valid_array_4_3 SNPS_CLOCK_GATE_HIGH_valid_array_4_2 SNPS_CLOCK_GATE_HIGH_valid_array_4_1 SNPS_CLOCK_GATE_HIGH_valid_array_4_0 SNPS_CLOCK_GATE_HIGH_lru_array_0_31 SNPS_CLOCK_GATE_HIGH_lru_array_0_30 SNPS_CLOCK_GATE_HIGH_lru_array_0_29 SNPS_CLOCK_GATE_HIGH_lru_array_0_28 SNPS_CLOCK_GATE_HIGH_lru_array_0_27 SNPS_CLOCK_GATE_HIGH_lru_array_0_26 SNPS_CLOCK_GATE_HIGH_lru_array_0_25 SNPS_CLOCK_GATE_HIGH_lru_array_0_24 SNPS_CLOCK_GATE_HIGH_lru_array_0_23 SNPS_CLOCK_GATE_HIGH_lru_array_0_22 SNPS_CLOCK_GATE_HIGH_lru_array_0_21 SNPS_CLOCK_GATE_HIGH_lru_array_0_20 SNPS_CLOCK_GATE_HIGH_lru_array_0_19 SNPS_CLOCK_GATE_HIGH_lru_array_0_18 SNPS_CLOCK_GATE_HIGH_lru_array_0_17 SNPS_CLOCK_GATE_HIGH_lru_array_0_16 SNPS_CLOCK_GATE_HIGH_valid_array_0_3 SNPS_CLOCK_GATE_HIGH_valid_array_0_2 SNPS_CLOCK_GATE_HIGH_valid_array_0_1 SNPS_CLOCK_GATE_HIGH_valid_array_0_0 SNPS_CLOCK_GATE_HIGH_lru_array_0_0 SNPS_CLOCK_GATE_HIGH_lru_array_0_15 SNPS_CLOCK_GATE_HIGH_lru_array_0_14 SNPS_CLOCK_GATE_HIGH_lru_array_0_13 SNPS_CLOCK_GATE_HIGH_lru_array_0_12 SNPS_CLOCK_GATE_HIGH_lru_array_0_11 SNPS_CLOCK_GATE_HIGH_lru_array_0_10 SNPS_CLOCK_GATE_HIGH_lru_array_0_9 SNPS_CLOCK_GATE_HIGH_lru_array_0_8 SNPS_CLOCK_GATE_HIGH_lru_array_0_7 SNPS_CLOCK_GATE_HIGH_lru_array_0_6 SNPS_CLOCK_GATE_HIGH_lru_array_0_5 SNPS_CLOCK_GATE_HIGH_lru_array_0_4 SNPS_CLOCK_GATE_HIGH_lru_array_0_3 SNPS_CLOCK_GATE_HIGH_lru_array_0_2 SNPS_CLOCK_GATE_HIGH_lru_array_0_1 SNPS_CLOCK_GATE_HIGH_fu_mult SNPS_CLOCK_GATE_HIGH_fu_mult_DW_mult_seq_J21_0_1 SNPS_CLOCK_GATE_HIGH_fu_mult_DW_mult_seq_J21_0_0 SNPS_CLOCK_GATE_HIGH_fu_div_rem SNPS_CLOCK_GATE_HIGH_fu_div_rem_DW_div_seq_J19_0_1 SNPS_CLOCK_GATE_HIGH_fu_div_rem_DW_div_seq_J19_0_0
read_saif -input ../[getenv ECE411_CASE]/vcs/dump.fsdb.saif -instance top_tb/dut
Warning: There are 95590 objects not found during annotation. (PWR-452)
1
report_power -analysis_effort high -hierarchy > ../[getenv ECE411_CASE]/reports/power.rpt
report_power -analysis_effort high > ../[getenv ECE411_CASE]/reports/power2.rpt
exit

Memory usage for this session 301 Mbytes.
Memory usage for this session including child processes 301 Mbytes.
CPU usage for this session 19 seconds ( 0.01 hours ).
Elapsed time for this session 21 seconds ( 0.01 hours ).

Thank you...
 
****************************************
Report : power
        -analysis_effort high
Design : cpu
Version: R-2020.09-SP4
Date   : Tue Dec  3 20:42:12 2024
****************************************


Library(s) Used:

    NangateOpenCellLibrary (File: /srv/ece411ag/freepdk-45nm/stdcells.db)
    mp_cache_tag_array_TT_1p0V_25C_lib (File: /srv/tmp/c48772b1-f2a2-42f1-9786-660cc5780515/dut/sram/output/mp_cache_tag_array/mp_cache_tag_array_TT_1p0V_25C_lib.db)
    mp_cache_data_array_TT_1p0V_25C_lib (File: /srv/tmp/c48772b1-f2a2-42f1-9786-660cc5780515/dut/sram/output/mp_cache_data_array/mp_cache_data_array_TT_1p0V_25C_lib.db)


Operating Conditions: typical   Library: NangateOpenCellLibrary
Wire Load Model Mode: enclosed

Design        Wire Load Model            Library
------------------------------------------------
cpu                    5K_hvratio_1_1    NangateOpenCellLibrary
cache_1                5K_hvratio_1_1    NangateOpenCellLibrary
cache_0                5K_hvratio_1_1    NangateOpenCellLibrary
memory_queue           5K_hvratio_1_1    NangateOpenCellLibrary
cache_arbiter          5K_hvratio_1_1    NangateOpenCellLibrary
cacheline_adapter      5K_hvratio_1_1    NangateOpenCellLibrary
queue_DATA_WIDTH32_QUEUE_DEPTH32_1
                       5K_hvratio_1_1    NangateOpenCellLibrary
queue_DATA_WIDTH32_QUEUE_DEPTH32_0
                       5K_hvratio_1_1    NangateOpenCellLibrary
rename_dispatch        5K_hvratio_1_1    NangateOpenCellLibrary
rat                    5K_hvratio_1_1    NangateOpenCellLibrary
rob                    5K_hvratio_1_1    NangateOpenCellLibrary
rrat                   5K_hvratio_1_1    NangateOpenCellLibrary
free_list              5K_hvratio_1_1    NangateOpenCellLibrary
phys_regfile           5K_hvratio_1_1    NangateOpenCellLibrary
execute                5K_hvratio_1_1    NangateOpenCellLibrary
reservation_station    5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_cpu_0
                       5K_hvratio_1_1    NangateOpenCellLibrary
stage_1_1              5K_hvratio_1_1    NangateOpenCellLibrary
stage_2_1              5K_hvratio_1_1    NangateOpenCellLibrary
valid_array_7          5K_hvratio_1_1    NangateOpenCellLibrary
valid_array_6          5K_hvratio_1_1    NangateOpenCellLibrary
valid_array_5          5K_hvratio_1_1    NangateOpenCellLibrary
valid_array_4          5K_hvratio_1_1    NangateOpenCellLibrary
lru_array_1            5K_hvratio_1_1    NangateOpenCellLibrary
stage_1_0              5K_hvratio_1_1    NangateOpenCellLibrary
stage_2_0              5K_hvratio_1_1    NangateOpenCellLibrary
valid_array_3          5K_hvratio_1_1    NangateOpenCellLibrary
valid_array_2          5K_hvratio_1_1    NangateOpenCellLibrary
valid_array_1          5K_hvratio_1_1    NangateOpenCellLibrary
valid_array_0          5K_hvratio_1_1    NangateOpenCellLibrary
lru_array_0            5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_queue_0
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_queue_49
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_queue_48
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_queue_47
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_queue_45
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_queue_44
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_queue_42
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_queue_41
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_queue_39
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_queue_38
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_queue_36
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_queue_35
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_queue_33
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_queue_32
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_queue_30
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_queue_29
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_queue_27
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_queue_26
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_queue_24
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_queue_23
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_queue_21
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_queue_20
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_queue_18
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_queue_17
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_queue_15
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_queue_14
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_queue_12
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_queue_11
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_queue_9
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_queue_8
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_queue_6
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_queue_5
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_queue_3
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_queue_2
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_cache_arbiter_0
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_cache_arbiter_4
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_cache_arbiter_3
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_cache_arbiter_2
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_cache_arbiter_1
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_cacheline_adapter_0
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_cacheline_adapter_4
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_cacheline_adapter_3
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_cacheline_adapter_2
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_cacheline_adapter_1
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_queue_DATA_WIDTH32_QUEUE_DEPTH32_1_0
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_queue_DATA_WIDTH32_QUEUE_DEPTH32_1_33
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_queue_DATA_WIDTH32_QUEUE_DEPTH32_1_32
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_queue_DATA_WIDTH32_QUEUE_DEPTH32_1_31
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_queue_DATA_WIDTH32_QUEUE_DEPTH32_1_30
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_queue_DATA_WIDTH32_QUEUE_DEPTH32_1_29
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_queue_DATA_WIDTH32_QUEUE_DEPTH32_1_28
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_queue_DATA_WIDTH32_QUEUE_DEPTH32_1_27
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_queue_DATA_WIDTH32_QUEUE_DEPTH32_1_26
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_queue_DATA_WIDTH32_QUEUE_DEPTH32_1_25
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_queue_DATA_WIDTH32_QUEUE_DEPTH32_1_24
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_queue_DATA_WIDTH32_QUEUE_DEPTH32_1_23
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_queue_DATA_WIDTH32_QUEUE_DEPTH32_1_22
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_queue_DATA_WIDTH32_QUEUE_DEPTH32_1_21
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_queue_DATA_WIDTH32_QUEUE_DEPTH32_1_20
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_queue_DATA_WIDTH32_QUEUE_DEPTH32_1_19
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_queue_DATA_WIDTH32_QUEUE_DEPTH32_1_18
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_queue_DATA_WIDTH32_QUEUE_DEPTH32_1_17
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_queue_DATA_WIDTH32_QUEUE_DEPTH32_1_16
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_queue_DATA_WIDTH32_QUEUE_DEPTH32_1_15
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_queue_DATA_WIDTH32_QUEUE_DEPTH32_1_14
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_queue_DATA_WIDTH32_QUEUE_DEPTH32_1_13
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_queue_DATA_WIDTH32_QUEUE_DEPTH32_1_12
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_queue_DATA_WIDTH32_QUEUE_DEPTH32_1_11
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_queue_DATA_WIDTH32_QUEUE_DEPTH32_1_10
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_queue_DATA_WIDTH32_QUEUE_DEPTH32_1_9
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_queue_DATA_WIDTH32_QUEUE_DEPTH32_1_8
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_queue_DATA_WIDTH32_QUEUE_DEPTH32_1_7
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_queue_DATA_WIDTH32_QUEUE_DEPTH32_1_6
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_queue_DATA_WIDTH32_QUEUE_DEPTH32_1_5
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_queue_DATA_WIDTH32_QUEUE_DEPTH32_1_4
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_queue_DATA_WIDTH32_QUEUE_DEPTH32_1_3
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_queue_DATA_WIDTH32_QUEUE_DEPTH32_1_2
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_queue_DATA_WIDTH32_QUEUE_DEPTH32_1_1
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_queue_DATA_WIDTH32_QUEUE_DEPTH32_0_0
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_queue_DATA_WIDTH32_QUEUE_DEPTH32_0_33
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_queue_DATA_WIDTH32_QUEUE_DEPTH32_0_32
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_queue_DATA_WIDTH32_QUEUE_DEPTH32_0_31
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_queue_DATA_WIDTH32_QUEUE_DEPTH32_0_30
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_queue_DATA_WIDTH32_QUEUE_DEPTH32_0_29
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_queue_DATA_WIDTH32_QUEUE_DEPTH32_0_28
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_queue_DATA_WIDTH32_QUEUE_DEPTH32_0_27
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_queue_DATA_WIDTH32_QUEUE_DEPTH32_0_26
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_queue_DATA_WIDTH32_QUEUE_DEPTH32_0_25
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_queue_DATA_WIDTH32_QUEUE_DEPTH32_0_24
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_queue_DATA_WIDTH32_QUEUE_DEPTH32_0_23
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_queue_DATA_WIDTH32_QUEUE_DEPTH32_0_22
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_queue_DATA_WIDTH32_QUEUE_DEPTH32_0_21
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_queue_DATA_WIDTH32_QUEUE_DEPTH32_0_20
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_queue_DATA_WIDTH32_QUEUE_DEPTH32_0_19
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_queue_DATA_WIDTH32_QUEUE_DEPTH32_0_18
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_queue_DATA_WIDTH32_QUEUE_DEPTH32_0_17
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_queue_DATA_WIDTH32_QUEUE_DEPTH32_0_16
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_queue_DATA_WIDTH32_QUEUE_DEPTH32_0_15
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_queue_DATA_WIDTH32_QUEUE_DEPTH32_0_14
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_queue_DATA_WIDTH32_QUEUE_DEPTH32_0_13
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_queue_DATA_WIDTH32_QUEUE_DEPTH32_0_12
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_queue_DATA_WIDTH32_QUEUE_DEPTH32_0_11
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_queue_DATA_WIDTH32_QUEUE_DEPTH32_0_10
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_queue_DATA_WIDTH32_QUEUE_DEPTH32_0_9
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_queue_DATA_WIDTH32_QUEUE_DEPTH32_0_8
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_queue_DATA_WIDTH32_QUEUE_DEPTH32_0_7
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_queue_DATA_WIDTH32_QUEUE_DEPTH32_0_6
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_queue_DATA_WIDTH32_QUEUE_DEPTH32_0_5
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_queue_DATA_WIDTH32_QUEUE_DEPTH32_0_4
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_queue_DATA_WIDTH32_QUEUE_DEPTH32_0_3
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_queue_DATA_WIDTH32_QUEUE_DEPTH32_0_2
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_queue_DATA_WIDTH32_QUEUE_DEPTH32_0_1
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_rat_0
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_rat_31
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_rat_30
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_rat_29
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_rat_28
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_rat_27
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_rat_26
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_rat_25
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_rat_24
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_rat_23
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_rat_22
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_rat_21
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_rat_20
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_rat_19
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_rat_18
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_rat_17
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_rat_16
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_rat_15
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_rat_14
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_rat_13
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_rat_12
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_rat_11
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_rat_10
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_rat_9
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_rat_8
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_rat_7
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_rat_6
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_rat_5
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_rat_4
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_rat_3
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_rat_2
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_rat_1
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_rob_0
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_rob_49
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_rob_47
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_rob_46
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_rob_44
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_rob_43
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_rob_41
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_rob_40
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_rob_38
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_rob_37
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_rob_35
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_rob_34
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_rob_32
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_rob_31
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_rob_29
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_rob_28
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_rob_26
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_rob_25
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_rob_23
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_rob_22
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_rob_20
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_rob_19
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_rob_17
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_rob_16
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_rob_14
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_rob_13
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_rob_11
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_rob_10
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_rob_8
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_rob_7
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_rob_5
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_rob_4
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_rob_2
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_rob_1
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_rrat_0
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_rrat_30
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_rrat_29
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_rrat_28
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_rrat_27
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_rrat_26
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_rrat_25
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_rrat_24
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_rrat_23
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_rrat_22
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_rrat_21
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_rrat_20
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_rrat_19
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_rrat_18
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_rrat_17
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_rrat_16
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_rrat_15
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_rrat_14
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_rrat_13
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_rrat_12
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_rrat_11
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_rrat_10
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_rrat_9
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_rrat_8
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_rrat_7
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_rrat_6
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_rrat_5
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_rrat_4
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_rrat_3
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_rrat_2
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_rrat_1
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_free_list_0
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_free_list_33
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_free_list_32
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_free_list_31
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_free_list_30
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_free_list_29
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_free_list_28
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_free_list_27
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_free_list_26
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_free_list_25
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_free_list_24
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_free_list_23
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_free_list_22
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_free_list_21
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_free_list_20
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_free_list_19
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_free_list_18
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_free_list_17
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_free_list_16
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_free_list_15
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_free_list_14
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_free_list_13
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_free_list_12
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_free_list_11
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_free_list_10
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_free_list_9
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_free_list_8
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_free_list_7
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_free_list_6
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_free_list_5
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_free_list_4
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_free_list_3
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_free_list_2
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_free_list_1
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_phys_regfile_63
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_phys_regfile_62
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_phys_regfile_61
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_phys_regfile_60
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_phys_regfile_59
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_phys_regfile_58
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_phys_regfile_57
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_phys_regfile_56
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_phys_regfile_55
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_phys_regfile_54
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_phys_regfile_53
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_phys_regfile_52
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_phys_regfile_51
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_phys_regfile_50
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_phys_regfile_49
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_phys_regfile_48
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_phys_regfile_47
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_phys_regfile_46
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_phys_regfile_45
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_phys_regfile_44
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_phys_regfile_43
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_phys_regfile_42
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_phys_regfile_41
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_phys_regfile_40
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_phys_regfile_39
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_phys_regfile_38
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_phys_regfile_37
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_phys_regfile_36
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_phys_regfile_35
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_phys_regfile_34
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_phys_regfile_33
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_phys_regfile_32
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_phys_regfile_31
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_phys_regfile_30
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_phys_regfile_29
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_phys_regfile_28
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_phys_regfile_27
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_phys_regfile_26
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_phys_regfile_25
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_phys_regfile_24
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_phys_regfile_23
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_phys_regfile_22
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_phys_regfile_21
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_phys_regfile_20
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_phys_regfile_19
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_phys_regfile_18
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_phys_regfile_17
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_phys_regfile_16
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_phys_regfile_15
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_phys_regfile_14
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_phys_regfile_13
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_phys_regfile_12
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_phys_regfile_11
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_phys_regfile_10
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_phys_regfile_9
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_phys_regfile_8
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_phys_regfile_7
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_phys_regfile_6
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_phys_regfile_5
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_phys_regfile_4
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_phys_regfile_3
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_phys_regfile_2
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_phys_regfile_1
                       5K_hvratio_1_1    NangateOpenCellLibrary
fu_add                 5K_hvratio_1_1    NangateOpenCellLibrary
fu_mult                5K_hvratio_1_1    NangateOpenCellLibrary
fu_div_rem             5K_hvratio_1_1    NangateOpenCellLibrary
fu_br                  5K_hvratio_1_1    NangateOpenCellLibrary
fu_mem                 5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_execute_0
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_execute_1
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reservation_station_0
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reservation_station_19
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reservation_station_18
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reservation_station_17
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reservation_station_16
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reservation_station_15
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reservation_station_14
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reservation_station_13
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reservation_station_12
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reservation_station_11
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reservation_station_10
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reservation_station_9
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reservation_station_8
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reservation_station_7
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reservation_station_6
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reservation_station_5
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reservation_station_4
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reservation_station_3
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reservation_station_2
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reservation_station_1
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_valid_array_4_3
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_valid_array_4_2
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_valid_array_4_1
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_valid_array_4_0
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_lru_array_0_31
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_lru_array_0_30
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_lru_array_0_29
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_lru_array_0_28
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_lru_array_0_27
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_lru_array_0_26
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_lru_array_0_25
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_lru_array_0_24
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_lru_array_0_23
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_lru_array_0_22
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_lru_array_0_21
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_lru_array_0_20
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_lru_array_0_19
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_lru_array_0_18
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_lru_array_0_17
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_lru_array_0_16
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_valid_array_0_3
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_valid_array_0_2
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_valid_array_0_1
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_valid_array_0_0
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_lru_array_0_0
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_lru_array_0_15
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_lru_array_0_14
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_lru_array_0_13
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_lru_array_0_12
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_lru_array_0_11
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_lru_array_0_10
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_lru_array_0_9
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_lru_array_0_8
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_lru_array_0_7
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_lru_array_0_6
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_lru_array_0_5
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_lru_array_0_4
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_lru_array_0_3
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_lru_array_0_2
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_lru_array_0_1
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_fu_mult
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_fu_mult_DW_mult_seq_J21_0_1
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_fu_mult_DW_mult_seq_J21_0_0
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_fu_div_rem
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_fu_div_rem_DW_div_seq_J19_0_1
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_fu_div_rem_DW_div_seq_J19_0_0
                       5K_hvratio_1_1    NangateOpenCellLibrary


Global Operating Voltage = 1.1  
Power-specific unit information :
    Voltage Units = 1V
    Capacitance Units = 1.000000ff
    Time Units = 1ns
    Dynamic Power Units = 1uW    (derived from V,C,T units)
    Leakage Power Units = 1nW


  Cell Internal Power  =  25.1086 mW   (83%)
  Net Switching Power  =   5.1908 mW   (17%)
                         ---------
Total Dynamic Power    =  30.2994 mW  (100%)

Cell Leakage Power     =   3.1460 mW


                 Internal         Switching           Leakage            Total
Power Group      Power            Power               Power              Power   (   %    )  Attrs
--------------------------------------------------------------------------------------------------
io_pad             0.0000            0.0000            0.0000            0.0000  (   0.00%)
memory         1.1230e+04           74.1104        4.1536e+04        1.1346e+04  (  33.92%)
black_box          0.0000            0.0000            0.0000            0.0000  (   0.00%)
clock_network  1.4936e+03        3.0607e+03        2.2490e+04        4.5767e+03  (  13.68%)
register       1.1275e+04          170.7828        1.0753e+06        1.2521e+04  (  37.44%)
sequential         0.0000            0.0000            0.0000            0.0000  (   0.00%)
combinational  1.1105e+03        1.8851e+03        2.0066e+06        5.0023e+03  (  14.96%)
--------------------------------------------------------------------------------------------------
Total          2.5109e+04 uW     5.1907e+03 uW     3.1460e+06 nW     3.3445e+04 uW
1
33.4454
 
 ``` 

 </details> 
<details><summary>raytracing ✅</summary> 

 ``` 
 mkdir -p spike
rm -f vcs/dump.fsdb
cd vcs && ./top_tb -l simulation.log -exitstatus +NO_DUMP_ALL_ECE411 \
	+TIMEOUT_ECE411=7300000 \
	+CLOCK_PERIOD_PS_ECE411=1990 \
	+MEMLST_ECE411="/srv/ece411ag/ag/given/mp_ooo/testcode/comp/im/raytracing/memory_32.lst" \
	+BRAM_0_ON_X_ECE411=0
Chronologic VCS simulator copyright 1991-2020
Contains Synopsys proprietary information.
Compiler version R-2020.12-SP1-1_Full64; Runtime version R-2020.12-SP1-1_Full64;  Dec  3 20:36 2024
*Verdi* Loading libsscore_vcs202012.so
FSDB Dumper for VCS, Release Verdi_R-2020.12-SP1-1, Linux x86_64/64bit, 04/20/2021
(C) 1996 - 2021 by Synopsys, Inc.
*Verdi* : Create FSDB file 'dump.fsdb'
*Verdi* : Begin traversing the scope (top_tb.dut), layer (0).
*Verdi* : Enable +all dumping.
*Verdi* : End of traversing.
*Verdi* : fsdbDumpoff - All FSDB files at 0 ps.
using memory file /srv/ece411ag/ag/given/mp_ooo/testcode/comp/im/raytracing/memory_32.lst
using memory file /srv/ece411ag/ag/given/mp_ooo/testcode/comp/im/raytracing/memory_32.lst
dut commit No.                   0, rd_s: x00, rd: 0x00000000
Monitor: Segment Start time is               697495
Monitor: Power Start time is               699485
*Verdi* : fsdbDumpon - All FSDB files at 699,485 ps.
dut commit No.                1000, rd_s: x17, rd: 0x00000bf9
dut commit No.                2000, rd_s: x28, rd: 0x00000899
dut commit No.                3000, rd_s: x14, rd: 0xfffffff6
dut commit No.                4000, rd_s: x28, rd: 0x000388ed
dut commit No.                5000, rd_s: x24, rd: 0x017121a0
dut commit No.                6000, rd_s: x23, rd: 0xffffd8ae
dut commit No.                7000, rd_s: x28, rd: 0x001301db
dut commit No.                8000, rd_s: x20, rd: 0x00744800
dut commit No.                9000, rd_s: x06, rd: 0x03e22dd6
dut commit No.               10000, rd_s: x10, rd: 0xffffffe9
dut commit No.               11000, rd_s: x05, rd: 0xffff3fa3
dut commit No.               12000, rd_s: x09, rd: 0x00000637
dut commit No.               13000, rd_s: x08, rd: 0x00000761
dut commit No.               14000, rd_s: x23, rd: 0x00000017
dut commit No.               15000, rd_s: x07, rd: 0x0000011c
dut commit No.               16000, rd_s: x23, rd: 0xffffffc4
dut commit No.               17000, rd_s: x30, rd: 0x0006252a
dut commit No.               18000, rd_s: x07, rd: 0xfffffe40
dut commit No.               19000, rd_s: x12, rd: 0x00004fc3
dut commit No.               20000, rd_s: x06, rd: 0xffbf3198
dut commit No.               21000, rd_s: x17, rd: 0x007e7d6a
dut commit No.               22000, rd_s: x06, rd: 0x00000a24
dut commit No.               23000, rd_s: x27, rd: 0x000ac1f4
dut commit No.               24000, rd_s: x13, rd: 0x00000474
dut commit No.               25000, rd_s: x20, rd: 0xff81f000
dut commit No.               26000, rd_s: x31, rd: 0x00000c6f
dut commit No.               27000, rd_s: x23, rd: 0xfffcaf16
dut commit No.               28000, rd_s: x07, rd: 0x00001dbe
dut commit No.               29000, rd_s: x12, rd: 0xffe8cbd4
dut commit No.               30000, rd_s: x20, rd: 0x00fc5000
dut commit No.               31000, rd_s: x13, rd: 0xfe9b9000
dut commit No.               32000, rd_s: x31, rd: 0xffffee51
dut commit No.               33000, rd_s: x08, rd: 0xffffe4b9
dut commit No.               34000, rd_s: x17, rd: 0xffcc4155
dut commit No.               35000, rd_s: x12, rd: 0x01810c40
dut commit No.               36000, rd_s: x24, rd: 0x00001285
dut commit No.               37000, rd_s: x13, rd: 0x0000027d
dut commit No.               38000, rd_s: x16, rd: 0x000010a7
dut commit No.               39000, rd_s: x17, rd: 0x00000722
dut commit No.               40000, rd_s: x30, rd: 0x00000000
dut commit No.               41000, rd_s: x05, rd: 0xfffffff6
dut commit No.               42000, rd_s: x29, rd: 0x00001558
dut commit No.               43000, rd_s: x06, rd: 0xfffffc2c
dut commit No.               44000, rd_s: x09, rd: 0x001ff455
dut commit No.               45000, rd_s: x17, rd: 0x00000716
dut commit No.               46000, rd_s: x30, rd: 0xfffff21c
dut commit No.               47000, rd_s: x05, rd: 0x000cf0ab
dut commit No.               48000, rd_s: x10, rd: 0xfffe90cc
dut commit No.               49000, rd_s: x21, rd: 0x000001f0
dut commit No.               50000, rd_s: x07, rd: 0x00002ca7
dut commit No.               51000, rd_s: x07, rd: 0x001e8ac0
dut commit No.               52000, rd_s: x20, rd: 0x000003ac
dut commit No.               53000, rd_s: x23, rd: 0x00000d6c
dut commit No.               54000, rd_s: x24, rd: 0x0026a2b8
dut commit No.               55000, rd_s: x17, rd: 0xffffed6d
dut commit No.               56000, rd_s: x20, rd: 0x00000281
dut commit No.               57000, rd_s: x31, rd: 0xfffff5bf
dut commit No.               58000, rd_s: x08, rd: 0x000008af
dut commit No.               59000, rd_s: x21, rd: 0x0000069a
dut commit No.               60000, rd_s: x31, rd: 0x00123646
dut commit No.               61000, rd_s: x13, rd: 0xffffefa3
dut commit No.               62000, rd_s: x08, rd: 0x00d55bce
dut commit No.               63000, rd_s: x06, rd: 0x00000002
dut commit No.               64000, rd_s: x10, rd: 0x00000dd5
dut commit No.               65000, rd_s: x11, rd: 0x022531ea
dut commit No.               66000, rd_s: x14, rd: 0x1ecee2dc
dut commit No.               67000, rd_s: x13, rd: 0xfffffeb6
dut commit No.               68000, rd_s: x29, rd: 0xffdffdcd
dut commit No.               69000, rd_s: x20, rd: 0xfffff3b3
dut commit No.               70000, rd_s: x31, rd: 0x000005a9
dut commit No.               71000, rd_s: x09, rd: 0x0000065d
dut commit No.               72000, rd_s: x08, rd: 0x00fd2ff0
dut commit No.               73000, rd_s: x24, rd: 0xfffffde0
dut commit No.               74000, rd_s: x17, rd: 0xfffbc3e1
dut commit No.               75000, rd_s: x13, rd: 0x01ad4962
dut commit No.               76000, rd_s: x14, rd: 0x00002bdd
dut commit No.               77000, rd_s: x06, rd: 0xff19ff00
dut commit No.               78000, rd_s: x13, rd: 0x0000011c
dut commit No.               79000, rd_s: x27, rd: 0x00000bb3
dut commit No.               80000, rd_s: x09, rd: 0x00000d64
dut commit No.               81000, rd_s: x27, rd: 0xfffff7e8
dut commit No.               82000, rd_s: x09, rd: 0x00000213
dut commit No.               83000, rd_s: x30, rd: 0xfffff750
dut commit No.               84000, rd_s: x28, rd: 0x00000671
dut commit No.               85000, rd_s: x05, rd: 0x000000c9
dut commit No.               86000, rd_s: x16, rd: 0x0000037d
dut commit No.               87000, rd_s: x07, rd: 0xfffff9d5
dut commit No.               88000, rd_s: x05, rd: 0xfffe30b8
dut commit No.               89000, rd_s: x06, rd: 0x000007ad
dut commit No.               90000, rd_s: x28, rd: 0x0033387c
dut commit No.               91000, rd_s: x12, rd: 0xffffff8b
dut commit No.               92000, rd_s: x13, rd: 0xffffecd8
dut commit No.               93000, rd_s: x12, rd: 0x00000e67
dut commit No.               94000, rd_s: x05, rd: 0xfffff35b
dut commit No.               95000, rd_s: x31, rd: 0x00000368
dut commit No.               96000, rd_s: x17, rd: 0xfffff0a6
dut commit No.               97000, rd_s: x07, rd: 0xffffdd80
dut commit No.               98000, rd_s: x06, rd: 0x00059200
dut commit No.               99000, rd_s: x13, rd: 0x003ceb40
dut commit No.              100000, rd_s: x24, rd: 0x0000003d
dut commit No.              101000, rd_s: x28, rd: 0x00000130
dut commit No.              102000, rd_s: x24, rd: 0x006c1f65
dut commit No.              103000, rd_s: x24, rd: 0x004b2a98
dut commit No.              104000, rd_s: x20, rd: 0x00001000
dut commit No.              105000, rd_s: x05, rd: 0x00000e8b
dut commit No.              106000, rd_s: x12, rd: 0x00001278
dut commit No.              107000, rd_s: x24, rd: 0x00000800
dut commit No.              108000, rd_s: x14, rd: 0x1ecee2dc
dut commit No.              109000, rd_s: x24, rd: 0x00000e8c
dut commit No.              110000, rd_s: x05, rd: 0x000ea975
dut commit No.              111000, rd_s: x10, rd: 0xffffe121
dut commit No.              112000, rd_s: x12, rd: 0x0000077e
dut commit No.              113000, rd_s: x13, rd: 0x001186da
dut commit No.              114000, rd_s: x20, rd: 0x000026a8
dut commit No.              115000, rd_s: x00, rd: 0x00000000
dut commit No.              116000, rd_s: x28, rd: 0xffc25300
dut commit No.              117000, rd_s: x07, rd: 0x00000115
dut commit No.              118000, rd_s: x23, rd: 0xffffb0b9
dut commit No.              119000, rd_s: x05, rd: 0x00ad8b40
dut commit No.              120000, rd_s: x12, rd: 0xfffff102
dut commit No.              121000, rd_s: x21, rd: 0xfffffb7d
dut commit No.              122000, rd_s: x13, rd: 0x00000421
dut commit No.              123000, rd_s: x28, rd: 0x000000b3
dut commit No.              124000, rd_s: x24, rd: 0x006c1f65
dut commit No.              125000, rd_s: x06, rd: 0x00000158
dut commit No.              126000, rd_s: x21, rd: 0x00004fb0
dut commit No.              127000, rd_s: x14, rd: 0x00000d3d
dut commit No.              128000, rd_s: x27, rd: 0xfffffaea
dut commit No.              129000, rd_s: x13, rd: 0x00000cfe
dut commit No.              130000, rd_s: x05, rd: 0xfffff844
dut commit No.              131000, rd_s: x09, rd: 0x00000783
dut commit No.              132000, rd_s: x07, rd: 0x001d8a80
dut commit No.              133000, rd_s: x07, rd: 0x00013cc8
dut commit No.              134000, rd_s: x31, rd: 0x009264c0
dut commit No.              135000, rd_s: x14, rd: 0x00002d70
dut commit No.              136000, rd_s: x29, rd: 0xfffff0c5
dut commit No.              137000, rd_s: x07, rd: 0xfffff279
dut commit No.              138000, rd_s: x28, rd: 0xffffff9a
dut commit No.              139000, rd_s: x12, rd: 0x000015a7
dut commit No.              140000, rd_s: x27, rd: 0xfffffcd2
dut commit No.              141000, rd_s: x00, rd: 0x00000000
dut commit No.              142000, rd_s: x22, rd: 0x00000800
dut commit No.              143000, rd_s: x29, rd: 0x00000880
dut commit No.              144000, rd_s: x10, rd: 0xfffffefa
dut commit No.              145000, rd_s: x14, rd: 0xfffffffc
dut commit No.              146000, rd_s: x16, rd: 0x00000c4d
dut commit No.              147000, rd_s: x20, rd: 0x000007e1
dut commit No.              148000, rd_s: x06, rd: 0x000011ab
dut commit No.              149000, rd_s: x17, rd: 0xfffffaff
dut commit No.              150000, rd_s: x24, rd: 0xfffffd58
dut commit No.              151000, rd_s: x14, rd: 0xfffff295
dut commit No.              152000, rd_s: x23, rd: 0x0000124f
dut commit No.              153000, rd_s: x10, rd: 0xfffff19b
dut commit No.              154000, rd_s: x06, rd: 0x00000437
dut commit No.              155000, rd_s: x28, rd: 0xfffff7d0
dut commit No.              156000, rd_s: x23, rd: 0xffe388e0
dut commit No.              157000, rd_s: x05, rd: 0xfffff9af
dut commit No.              158000, rd_s: x07, rd: 0xfffffe93
dut commit No.              159000, rd_s: x28, rd: 0x000000d3
dut commit No.              160000, rd_s: x15, rd: 0x1ecee04c
dut commit No.              161000, rd_s: x20, rd: 0xfeb47000
dut commit No.              162000, rd_s: x06, rd: 0xffffff42
dut commit No.              163000, rd_s: x09, rd: 0xff68637c
dut commit No.              164000, rd_s: x00, rd: 0x00000000
dut commit No.              165000, rd_s: x21, rd: 0x00000f88
dut commit No.              166000, rd_s: x06, rd: 0x0000006f
dut commit No.              167000, rd_s: x05, rd: 0x024c8f6e
dut commit No.              168000, rd_s: x14, rd: 0x00001611
dut commit No.              169000, rd_s: x13, rd: 0x000005c2
dut commit No.              170000, rd_s: x07, rd: 0xff922d00
dut commit No.              171000, rd_s: x16, rd: 0x00000220
dut commit No.              172000, rd_s: x21, rd: 0x00004b78
dut commit No.              173000, rd_s: x29, rd: 0x00001235
dut commit No.              174000, rd_s: x31, rd: 0x000012bb
dut commit No.              175000, rd_s: x12, rd: 0x00000315
dut commit No.              176000, rd_s: x12, rd: 0x00000000
dut commit No.              177000, rd_s: x20, rd: 0xfffffe12
dut commit No.              178000, rd_s: x21, rd: 0x01104730
dut commit No.              179000, rd_s: x21, rd: 0xfffff707
dut commit No.              180000, rd_s: x30, rd: 0xfffff915
dut commit No.              181000, rd_s: x20, rd: 0xfffff0b1
dut commit No.              182000, rd_s: x05, rd: 0xffd9ee9e
dut commit No.              183000, rd_s: x29, rd: 0x000001ed
dut commit No.              184000, rd_s: x06, rd: 0xfffffffe
dut commit No.              185000, rd_s: x11, rd: 0x0166acd0
dut commit No.              186000, rd_s: x12, rd: 0x00816e1b
dut commit No.              187000, rd_s: x12, rd: 0x00000542
dut commit No.              188000, rd_s: x14, rd: 0x0000d27c
dut commit No.              189000, rd_s: x16, rd: 0xfffff926
dut commit No.              190000, rd_s: x16, rd: 0x000001d7
dut commit No.              191000, rd_s: x29, rd: 0x001174ea
dut commit No.              192000, rd_s: x13, rd: 0x0000031f
dut commit No.              193000, rd_s: x20, rd: 0xfda09000
dut commit No.              194000, rd_s: x17, rd: 0x0000073c
dut commit No.              195000, rd_s: x24, rd: 0x00000300
dut commit No.              196000, rd_s: x05, rd: 0xffff939c
dut commit No.              197000, rd_s: x17, rd: 0x028ff2c0
dut commit No.              198000, rd_s: x21, rd: 0xfffffeba
dut commit No.              199000, rd_s: x28, rd: 0xfffff677
dut commit No.              200000, rd_s: x17, rd: 0xfffff28f
dut commit No.              201000, rd_s: x17, rd: 0x0000111a
dut commit No.              202000, rd_s: x07, rd: 0xffffebac
dut commit No.              203000, rd_s: x13, rd: 0xffffe8af
dut commit No.              204000, rd_s: x23, rd: 0x0000018e
dut commit No.              205000, rd_s: x11, rd: 0xfffff0b1
dut commit No.              206000, rd_s: x09, rd: 0xff936f58
dut commit No.              207000, rd_s: x10, rd: 0xffffc1ae
dut commit No.              208000, rd_s: x16, rd: 0x000020ba
dut commit No.              209000, rd_s: x21, rd: 0x00000658
dut commit No.              210000, rd_s: x30, rd: 0xe8997d00
dut commit No.              211000, rd_s: x14, rd: 0xffff79fd
dut commit No.              212000, rd_s: x00, rd: 0x00000000
dut commit No.              213000, rd_s: x13, rd: 0x0000027d
dut commit No.              214000, rd_s: x29, rd: 0x00a415a2
dut commit No.              215000, rd_s: x13, rd: 0x000007b7
dut commit No.              216000, rd_s: x23, rd: 0xfffcaf16
dut commit No.              217000, rd_s: x12, rd: 0xfffff54e
dut commit No.              218000, rd_s: x21, rd: 0x000005ed
dut commit No.              219000, rd_s: x05, rd: 0xffc0eb42
dut commit No.              220000, rd_s: x20, rd: 0xffe82400
dut commit No.              221000, rd_s: x08, rd: 0xfffff8e6
dut commit No.              222000, rd_s: x13, rd: 0xfffff637
dut commit No.              223000, rd_s: x20, rd: 0x00081000
dut commit No.              224000, rd_s: x13, rd: 0x01109000
dut commit No.              225000, rd_s: x20, rd: 0xfffffc54
dut commit No.              226000, rd_s: x13, rd: 0xffe68000
dut commit No.              227000, rd_s: x17, rd: 0x00000032
dut commit No.              228000, rd_s: x06, rd: 0xffffff87
dut commit No.              229000, rd_s: x20, rd: 0x00001000
dut commit No.              230000, rd_s: x14, rd: 0x1ecee2dc
dut commit No.              231000, rd_s: x31, rd: 0xfffff5fd
dut commit No.              232000, rd_s: x30, rd: 0xffd400dc
dut commit No.              233000, rd_s: x07, rd: 0x00001396
dut commit No.              234000, rd_s: x07, rd: 0xff6d4594
dut commit No.              235000, rd_s: x28, rd: 0xffffe7d7
dut commit No.              236000, rd_s: x14, rd: 0xffffffdd
dut commit No.              237000, rd_s: x29, rd: 0x0171ce7f
dut commit No.              238000, rd_s: x25, rd: 0x00000100
dut commit No.              239000, rd_s: x20, rd: 0x0000217e
dut commit No.              240000, rd_s: x20, rd: 0x049e7000
dut commit No.              241000, rd_s: x07, rd: 0xfffff846
dut commit No.              242000, rd_s: x28, rd: 0xff7207d0
dut commit No.              243000, rd_s: x06, rd: 0x00004663
dut commit No.              244000, rd_s: x11, rd: 0x00114f40
dut commit No.              245000, rd_s: x20, rd: 0xffc54000
dut commit No.              246000, rd_s: x05, rd: 0x00000745
dut commit No.              247000, rd_s: x06, rd: 0xfffffb8b
dut commit No.              248000, rd_s: x17, rd: 0xfffff900
dut commit No.              249000, rd_s: x13, rd: 0xffbb6864
dut commit No.              250000, rd_s: x23, rd: 0xea464fe9
dut commit No.              251000, rd_s: x10, rd: 0xffc11483
dut commit No.              252000, rd_s: x21, rd: 0x000003d0
dut commit No.              253000, rd_s: x20, rd: 0xffffffbd
dut commit No.              254000, rd_s: x13, rd: 0xfff451d9
dut commit No.              255000, rd_s: x07, rd: 0xfffffb2b
dut commit No.              256000, rd_s: x12, rd: 0x00000650
dut commit No.              257000, rd_s: x23, rd: 0xffe9d220
dut commit No.              258000, rd_s: x12, rd: 0xfffff6cf
dut commit No.              259000, rd_s: x12, rd: 0x00000000
dut commit No.              260000, rd_s: x23, rd: 0x0005354a
dut commit No.              261000, rd_s: x21, rd: 0x0005c8aa
dut commit No.              262000, rd_s: x31, rd: 0x0120592d
dut commit No.              263000, rd_s: x30, rd: 0x00c9e1bd
dut commit No.              264000, rd_s: x07, rd: 0x00001c81
dut commit No.              265000, rd_s: x23, rd: 0x0dcb703e
dut commit No.              266000, rd_s: x05, rd: 0xffffbb60
dut commit No.              267000, rd_s: x07, rd: 0xfffff968
dut commit No.              268000, rd_s: x10, rd: 0xffffefa3
dut commit No.              269000, rd_s: x31, rd: 0xfff708e0
dut commit No.              270000, rd_s: x13, rd: 0xfffff940
dut commit No.              271000, rd_s: x29, rd: 0x00a71e63
dut commit No.              272000, rd_s: x00, rd: 0x00000000
dut commit No.              273000, rd_s: x16, rd: 0x0000037d
dut commit No.              274000, rd_s: x14, rd: 0x00000442
dut commit No.              275000, rd_s: x16, rd: 0xfffff720
dut commit No.              276000, rd_s: x21, rd: 0x01378413
dut commit No.              277000, rd_s: x13, rd: 0x00001237
dut commit No.              278000, rd_s: x20, rd: 0x004b2000
dut commit No.              279000, rd_s: x29, rd: 0xfffffffb
dut commit No.              280000, rd_s: x05, rd: 0xffffe8e5
dut commit No.              281000, rd_s: x05, rd: 0x00000422
dut commit No.              282000, rd_s: x17, rd: 0x01d6663b
dut commit No.              283000, rd_s: x16, rd: 0x00001e9a
dut commit No.              284000, rd_s: x11, rd: 0x00002123
dut commit No.              285000, rd_s: x21, rd: 0xffff06fe
dut commit No.              286000, rd_s: x30, rd: 0x0000024a
dut commit No.              287000, rd_s: x07, rd: 0x00000eea
dut commit No.              288000, rd_s: x11, rd: 0xfffff02a
dut commit No.              289000, rd_s: x05, rd: 0x000b11bf
dut commit No.              290000, rd_s: x10, rd: 0x00000dd5
dut commit No.              291000, rd_s: x09, rd: 0xfffff3e9
dut commit No.              292000, rd_s: x31, rd: 0xfffffcfa
dut commit No.              293000, rd_s: x08, rd: 0x000012e6
dut commit No.              294000, rd_s: x06, rd: 0x00000826
dut commit No.              295000, rd_s: x31, rd: 0x0027d5a4
dut commit No.              296000, rd_s: x28, rd: 0xfffff42a
dut commit No.              297000, rd_s: x06, rd: 0xffb6f950
dut commit No.              298000, rd_s: x17, rd: 0x008ab4ae
dut commit No.              299000, rd_s: x06, rd: 0x00000a24
dut commit No.              300000, rd_s: x07, rd: 0xffffd4d6
dut commit No.              301000, rd_s: x07, rd: 0x00fb2ac6
dut commit No.              302000, rd_s: x00, rd: 0x00000000
dut commit No.              303000, rd_s: x00, rd: 0x00000000
dut commit No.              304000, rd_s: x24, rd: 0xfdb7e856
dut commit No.              305000, rd_s: x14, rd: 0xffffffc3
dut commit No.              306000, rd_s: x12, rd: 0x0065f10c
dut commit No.              307000, rd_s: x16, rd: 0xffffedde
dut commit No.              308000, rd_s: x11, rd: 0xffffe9f8
dut commit No.              309000, rd_s: x20, rd: 0xfff01300
dut commit No.              310000, rd_s: x16, rd: 0x000006cb
dut commit No.              311000, rd_s: x14, rd: 0x00000020
dut commit No.              312000, rd_s: x31, rd: 0x008587df
dut commit No.              313000, rd_s: x14, rd: 0x1ecee2dc
dut commit No.              314000, rd_s: x24, rd: 0x004b2a98
dut commit No.              315000, rd_s: x14, rd: 0x1ecee388
dut commit No.              316000, rd_s: x23, rd: 0x000025f7
dut commit No.              317000, rd_s: x10, rd: 0x0042c360
dut commit No.              318000, rd_s: x23, rd: 0xffffffbb
dut commit No.              319000, rd_s: x13, rd: 0x001b5bbc
dut commit No.              320000, rd_s: x06, rd: 0xffffef4d
dut commit No.              321000, rd_s: x09, rd: 0x00000637
dut commit No.              322000, rd_s: x07, rd: 0x000005ad
dut commit No.              323000, rd_s: x09, rd: 0xffffec8e
dut commit No.              324000, rd_s: x07, rd: 0x000005dd
dut commit No.              325000, rd_s: x24, rd: 0xfffffe00
dut commit No.              326000, rd_s: x10, rd: 0x00000c2f
dut commit No.              327000, rd_s: x18, rd: 0x00000a72
dut commit No.              328000, rd_s: x09, rd: 0xffe32060
dut commit No.              329000, rd_s: x17, rd: 0xfffff84e
dut commit No.              330000, rd_s: x20, rd: 0xfffab200
dut commit No.              331000, rd_s: x30, rd: 0x00000bdf
dut commit No.              332000, rd_s: x17, rd: 0x00000861
dut commit No.              333000, rd_s: x20, rd: 0x00987600
dut commit No.              334000, rd_s: x29, rd: 0xffed0850
dut commit No.              335000, rd_s: x28, rd: 0xfff9b680
dut commit No.              336000, rd_s: x20, rd: 0xfff2ec00
dut commit No.              337000, rd_s: x17, rd: 0x0000156f
dut commit No.              338000, rd_s: x16, rd: 0xfffffeeb
dut commit No.              339000, rd_s: x20, rd: 0x00000fd6
dut commit No.              340000, rd_s: x07, rd: 0xffffffed
dut commit No.              341000, rd_s: x16, rd: 0xff5887dc
dut commit No.              342000, rd_s: x14, rd: 0xffe1e62b
dut commit No.              343000, rd_s: x23, rd: 0xff3f5120
dut commit No.              344000, rd_s: x19, rd: 0x00000687
dut commit No.              345000, rd_s: x29, rd: 0x006d759b
dut commit No.              346000, rd_s: x12, rd: 0x00000554
dut commit No.              347000, rd_s: x27, rd: 0x00000200
dut commit No.              348000, rd_s: x31, rd: 0x0000004a
dut commit No.              349000, rd_s: x05, rd: 0x000009cf
dut commit No.              350000, rd_s: x29, rd: 0x000002df
dut commit No.              351000, rd_s: x00, rd: 0x00000000
dut commit No.              352000, rd_s: x13, rd: 0xfffffd45
dut commit No.              353000, rd_s: x05, rd: 0xffe4b1f4
dut commit No.              354000, rd_s: x17, rd: 0x000014bf
dut commit No.              355000, rd_s: x16, rd: 0x00000220
dut commit No.              356000, rd_s: x17, rd: 0xfffff28f
dut commit No.              357000, rd_s: x18, rd: 0xfffff776
dut commit No.              358000, rd_s: x07, rd: 0xffb94400
dut commit No.              359000, rd_s: x18, rd: 0x00001d22
dut commit No.              360000, rd_s: x13, rd: 0xffffff93
dut commit No.              361000, rd_s: x13, rd: 0x01501428
dut commit No.              362000, rd_s: x00, rd: 0x00000000
dut commit No.              363000, rd_s: x28, rd: 0xffffffff
dut commit No.              364000, rd_s: x16, rd: 0x00dd47dd
dut commit No.              365000, rd_s: x13, rd: 0xff69bcd4
dut commit No.              366000, rd_s: x12, rd: 0x0000ae67
dut commit No.              367000, rd_s: x14, rd: 0x1ecee2dc
dut commit No.              368000, rd_s: x17, rd: 0xffb65924
dut commit No.              369000, rd_s: x14, rd: 0x1ecee2dc
dut commit No.              370000, rd_s: x05, rd: 0x0017141d
dut commit No.              371000, rd_s: x11, rd: 0xfe9f8438
dut commit No.              372000, rd_s: x29, rd: 0xfffff569
dut commit No.              373000, rd_s: x29, rd: 0x00000f79
dut commit No.              374000, rd_s: x24, rd: 0x004921c8
dut commit No.              375000, rd_s: x17, rd: 0x00836052
dut commit No.              376000, rd_s: x24, rd: 0x006c1f65
dut commit No.              377000, rd_s: x11, rd: 0x003214d8
dut commit No.              378000, rd_s: x29, rd: 0xfffffd48
dut commit No.              379000, rd_s: x11, rd: 0x0005d8d6
dut commit No.              380000, rd_s: x17, rd: 0xffffff63
dut commit No.              381000, rd_s: x13, rd: 0x000014b8
dut commit No.              382000, rd_s: x07, rd: 0x03d3e642
dut commit No.              383000, rd_s: x00, rd: 0x00000000
dut commit No.              384000, rd_s: x13, rd: 0x00000569
dut commit No.              385000, rd_s: x13, rd: 0x016dc792
dut commit No.              386000, rd_s: x00, rd: 0x00000000
dut commit No.              387000, rd_s: x13, rd: 0x003665a0
dut commit No.              388000, rd_s: x13, rd: 0xfec06ee6
dut commit No.              389000, rd_s: x30, rd: 0xfffffd2c
dut commit No.              390000, rd_s: x07, rd: 0xfffffc91
dut commit No.              391000, rd_s: x07, rd: 0xffffe76d
dut commit No.              392000, rd_s: x23, rd: 0x0005354a
dut commit No.              393000, rd_s: x11, rd: 0x000007e1
dut commit No.              394000, rd_s: x31, rd: 0xff15cca6
dut commit No.              395000, rd_s: x29, rd: 0xfffff569
dut commit No.              396000, rd_s: x16, rd: 0x000005b3
dut commit No.              397000, rd_s: x21, rd: 0xfffffdfe
dut commit No.              398000, rd_s: x20, rd: 0x00000c4d
dut commit No.              399000, rd_s: x17, rd: 0xffffffe3
dut commit No.              400000, rd_s: x21, rd: 0x00000c46
dut commit No.              401000, rd_s: x14, rd: 0xfffff821
dut commit No.              402000, rd_s: x21, rd: 0x00000c7c
dut commit No.              403000, rd_s: x06, rd: 0x00000081
dut commit No.              404000, rd_s: x21, rd: 0xfffffff7
dut commit No.              405000, rd_s: x23, rd: 0xffffffca
dut commit No.              406000, rd_s: x05, rd: 0xffeea740
dut commit No.              407000, rd_s: x08, rd: 0xffffe4b9
dut commit No.              408000, rd_s: x14, rd: 0x1ecee388
dut commit No.              409000, rd_s: x08, rd: 0xfffff43f
dut commit No.              410000, rd_s: x20, rd: 0x00001000
dut commit No.              411000, rd_s: x19, rd: 0x000006ee
dut commit No.              412000, rd_s: x13, rd: 0x02f52000
dut commit No.              413000, rd_s: x07, rd: 0x00077e00
dut commit No.              414000, rd_s: x13, rd: 0xffc96000
dut commit No.              415000, rd_s: x07, rd: 0xffea0900
dut commit No.              416000, rd_s: x28, rd: 0x00000891
dut commit No.              417000, rd_s: x07, rd: 0x00000000
dut commit No.              418000, rd_s: x18, rd: 0xfffff946
dut commit No.              419000, rd_s: x17, rd: 0xfffffbaa
dut commit No.              420000, rd_s: x13, rd: 0x0000009b
dut commit No.              421000, rd_s: x13, rd: 0x00000000
dut commit No.              422000, rd_s: x13, rd: 0x000003ce
dut commit No.              423000, rd_s: x28, rd: 0x0ed0b3a8
dut commit No.              424000, rd_s: x13, rd: 0xfffff3aa
dut commit No.              425000, rd_s: x17, rd: 0xfffff42a
dut commit No.              426000, rd_s: x09, rd: 0xffeda3e4
dut commit No.              427000, rd_s: x15, rd: 0x1ecee148
dut commit No.              428000, rd_s: x13, rd: 0xfffffbe1
dut commit No.              429000, rd_s: x14, rd: 0xffffbe56
dut commit No.              430000, rd_s: x13, rd: 0x014b8000
dut commit No.              431000, rd_s: x27, rd: 0xffffec90
dut commit No.              432000, rd_s: x07, rd: 0x00000811
dut commit No.              433000, rd_s: x31, rd: 0xfffffd61
dut commit No.              434000, rd_s: x20, rd: 0x00fc5000
dut commit No.              435000, rd_s: x07, rd: 0xff5544e0
dut commit No.              436000, rd_s: x22, rd: 0x00000200
dut commit No.              437000, rd_s: x00, rd: 0x00000000
dut commit No.              438000, rd_s: x13, rd: 0x00000000
dut commit No.              439000, rd_s: x13, rd: 0x00000752
dut commit No.              440000, rd_s: x22, rd: 0x00000680
dut commit No.              441000, rd_s: x31, rd: 0x000010af
dut commit No.              442000, rd_s: x10, rd: 0xfffffefa
dut commit No.              443000, rd_s: x07, rd: 0x00003d3e
dut commit No.              444000, rd_s: x17, rd: 0xfffffbd6
dut commit No.              445000, rd_s: x07, rd: 0xfffff331
dut commit No.              446000, rd_s: x31, rd: 0x00000849
dut commit No.              447000, rd_s: x07, rd: 0x00000158
dut commit No.              448000, rd_s: x31, rd: 0x00000c5b
dut commit No.              449000, rd_s: x14, rd: 0xfffa6260
dut commit No.              450000, rd_s: x07, rd: 0xffffe98f
dut commit No.              451000, rd_s: x13, rd: 0xff637204
dut commit No.              452000, rd_s: x07, rd: 0xfffffd7d
dut commit No.              453000, rd_s: x05, rd: 0xffffb4ac
dut commit No.              454000, rd_s: x31, rd: 0x0012cdd4
dut commit No.              455000, rd_s: x23, rd: 0x0000122b
dut commit No.              456000, rd_s: x11, rd: 0xfffffeda
dut commit No.              457000, rd_s: x23, rd: 0xfffffb77
dut commit No.              458000, rd_s: x14, rd: 0xfffffc0d
dut commit No.              459000, rd_s: x30, rd: 0xffd50f98
dut commit No.              460000, rd_s: x07, rd: 0xfffff17c
dut commit No.              461000, rd_s: x31, rd: 0xffffed71
dut commit No.              462000, rd_s: x05, rd: 0xffffff95
dut commit No.              463000, rd_s: x23, rd: 0x0005354a
dut commit No.              464000, rd_s: x07, rd: 0xffffe867
dut commit No.              465000, rd_s: x05, rd: 0xebb28c08
dut commit No.              466000, rd_s: x31, rd: 0x00314fc8
dut commit No.              467000, rd_s: x12, rd: 0x000013f2
dut commit No.              468000, rd_s: x07, rd: 0x00000867
dut commit No.              469000, rd_s: x23, rd: 0xfffffb77
dut commit No.              470000, rd_s: x08, rd: 0x00001304
dut commit No.              471000, rd_s: x30, rd: 0xffd8cbc0
dut commit No.              472000, rd_s: x05, rd: 0xffffee3e
dut commit No.              473000, rd_s: x31, rd: 0xffffed66
dut commit No.              474000, rd_s: x28, rd: 0xffe46517
dut commit No.              475000, rd_s: x07, rd: 0x00000565
dut commit No.              476000, rd_s: x14, rd: 0x000c14a9
dut commit No.              477000, rd_s: x13, rd: 0x00000108
dut commit No.              478000, rd_s: x10, rd: 0x0000005a
dut commit No.              479000, rd_s: x13, rd: 0x000001ef
dut commit No.              480000, rd_s: x21, rd: 0x0037b800
dut commit No.              481000, rd_s: x13, rd: 0x000003ce
dut commit No.              482000, rd_s: x13, rd: 0x0088b000
dut commit No.              483000, rd_s: x13, rd: 0x0000fa00
dut commit No.              484000, rd_s: x24, rd: 0xffff3d96
dut commit No.              485000, rd_s: x12, rd: 0x0000101f
dut commit No.              486000, rd_s: x05, rd: 0xfe15182e
dut commit No.              487000, rd_s: x13, rd: 0x00000717
dut commit No.              488000, rd_s: x24, rd: 0xffebf2e5
dut commit No.              489000, rd_s: x13, rd: 0xfffff2a6
dut commit No.              490000, rd_s: x12, rd: 0x01382de4
dut commit No.              491000, rd_s: x10, rd: 0xfe92de90
dut commit No.              492000, rd_s: x29, rd: 0xffffffb6
dut commit No.              493000, rd_s: x10, rd: 0x000000df
dut commit No.              494000, rd_s: x28, rd: 0x000001b9
dut commit No.              495000, rd_s: x09, rd: 0xfffffb09
dut commit No.              496000, rd_s: x28, rd: 0x00003661
dut commit No.              497000, rd_s: x21, rd: 0x00000951
dut commit No.              498000, rd_s: x07, rd: 0x00000b2a
dut commit No.              499000, rd_s: x31, rd: 0x00e118b4
dut commit No.              500000, rd_s: x10, rd: 0xfffffbbd
dut commit No.              501000, rd_s: x07, rd: 0x00000000
dut commit No.              502000, rd_s: x10, rd: 0xfffff0ba
dut commit No.              503000, rd_s: x12, rd: 0x000004c8
dut commit No.              504000, rd_s: x07, rd: 0x00007118
dut commit No.              505000, rd_s: x31, rd: 0x00000046
dut commit No.              506000, rd_s: x07, rd: 0x02680d0d
dut commit No.              507000, rd_s: x09, rd: 0xfffffb09
dut commit No.              508000, rd_s: x00, rd: 0x00000000
dut commit No.              509000, rd_s: x10, rd: 0xff19bed8
dut commit No.              510000, rd_s: x00, rd: 0x00000000
dut commit No.              511000, rd_s: x17, rd: 0x0288a6a6
dut commit No.              512000, rd_s: x14, rd: 0xffffb3e3
dut commit No.              513000, rd_s: x10, rd: 0xfdcb6307
dut commit No.              514000, rd_s: x07, rd: 0x0000340d
dut commit No.              515000, rd_s: x10, rd: 0xfe92de90
dut commit No.              516000, rd_s: x00, rd: 0x00000000
dut commit No.              517000, rd_s: x10, rd: 0x000000df
dut commit No.              518000, rd_s: x14, rd: 0x000ddbdc
dut commit No.              519000, rd_s: x17, rd: 0xfffff16b
dut commit No.              520000, rd_s: x20, rd: 0xfffffea3
dut commit No.              521000, rd_s: x13, rd: 0xfffff411
dut commit No.              522000, rd_s: x17, rd: 0xfffffc5b
dut commit No.              523000, rd_s: x12, rd: 0x006f69f0
dut commit No.              524000, rd_s: x13, rd: 0xfffb2729
dut commit No.              525000, rd_s: x28, rd: 0xffffff2e
dut commit No.              526000, rd_s: x13, rd: 0xffeb6c8c
dut commit No.              527000, rd_s: x07, rd: 0x0000041e
dut commit No.              528000, rd_s: x12, rd: 0x000006ef
dut commit No.              529000, rd_s: x07, rd: 0x00000437
dut commit No.              530000, rd_s: x31, rd: 0x0082c74c
dut commit No.              531000, rd_s: x07, rd: 0x00000452
dut commit No.              532000, rd_s: x18, rd: 0x00001258
dut commit No.              533000, rd_s: x00, rd: 0x00000000
dut commit No.              534000, rd_s: x20, rd: 0xffffeb47
dut commit No.              535000, rd_s: x27, rd: 0xffffee62
dut commit No.              536000, rd_s: x21, rd: 0xf7cd414e
dut commit No.              537000, rd_s: x00, rd: 0x00000000
dut commit No.              538000, rd_s: x20, rd: 0xfffffdf5
dut commit No.              539000, rd_s: x06, rd: 0x00000f30
dut commit No.              540000, rd_s: x13, rd: 0x0000024a
dut commit No.              541000, rd_s: x18, rd: 0x00000807
dut commit No.              542000, rd_s: x10, rd: 0xfffff7a8
dut commit No.              543000, rd_s: x31, rd: 0xfffff526
dut commit No.              544000, rd_s: x10, rd: 0xffffdcb5
dut commit No.              545000, rd_s: x18, rd: 0x000005fd
dut commit No.              546000, rd_s: x07, rd: 0x00000510
dut commit No.              547000, rd_s: x09, rd: 0xfffff77c
dut commit No.              548000, rd_s: x07, rd: 0x00000536
dut commit No.              549000, rd_s: x23, rd: 0x06f39b1a
dut commit No.              550000, rd_s: x05, rd: 0x000000f7
dut commit No.              551000, rd_s: x13, rd: 0xff029b60
dut commit No.              552000, rd_s: x28, rd: 0x00000818
dut commit No.              553000, rd_s: x10, rd: 0xffdcc8fc
dut commit No.              554000, rd_s: x12, rd: 0xff26b363
dut commit No.              555000, rd_s: x10, rd: 0xff678758
dut commit No.              556000, rd_s: x23, rd: 0x000015c5
dut commit No.              557000, rd_s: x29, rd: 0xffffffa5
dut commit No.              558000, rd_s: x29, rd: 0x00000067
dut commit No.              559000, rd_s: x15, rd: 0x1ecee060
dut commit No.              560000, rd_s: x24, rd: 0x003d5708
dut commit No.              561000, rd_s: x11, rd: 0x007419a8
dut commit No.              562000, rd_s: x18, rd: 0x00000ea0
dut commit No.              563000, rd_s: x23, rd: 0x00000626
dut commit No.              564000, rd_s: x12, rd: 0x00000639
dut commit No.              565000, rd_s: x00, rd: 0x00000000
dut commit No.              566000, rd_s: x28, rd: 0x0a1c84a0
dut commit No.              567000, rd_s: x00, rd: 0x00000000
dut commit No.              568000, rd_s: x13, rd: 0x0000026b
dut commit No.              569000, rd_s: x13, rd: 0xfffff30a
dut commit No.              570000, rd_s: x13, rd: 0x00108bd0
dut commit No.              571000, rd_s: x16, rd: 0xff7209f4
dut commit No.              572000, rd_s: x24, rd: 0xfffffe1a
dut commit No.              573000, rd_s: x30, rd: 0xfa9fd314
dut commit No.              574000, rd_s: x13, rd: 0xffc2e800
dut commit No.              575000, rd_s: x30, rd: 0x000001be
dut commit No.              576000, rd_s: x14, rd: 0x1ecee2dc
dut commit No.              577000, rd_s: x24, rd: 0x0063b80b
dut commit No.              578000, rd_s: x07, rd: 0x02e80000
dut commit No.              579000, rd_s: x29, rd: 0xfffff9c0
dut commit No.              580000, rd_s: x07, rd: 0x00000b6e
dut commit No.              581000, rd_s: x24, rd: 0x015ee510
dut commit No.              582000, rd_s: x30, rd: 0xffffff7c
dut commit No.              583000, rd_s: x24, rd: 0xff3726a9
dut commit No.              584000, rd_s: x11, rd: 0xff088000
dut commit No.              585000, rd_s: x29, rd: 0x00001461
dut commit No.              586000, rd_s: x11, rd: 0x022531ea
dut commit No.              587000, rd_s: x17, rd: 0x0000074c
dut commit No.              588000, rd_s: x30, rd: 0x000000d7
dut commit No.              589000, rd_s: x05, rd: 0x06815c8e
dut commit No.              590000, rd_s: x14, rd: 0x1ecee2dc
dut commit No.              591000, rd_s: x31, rd: 0x0000009c
dut commit No.              592000, rd_s: x14, rd: 0x1ecee2dc
dut commit No.              593000, rd_s: x13, rd: 0x00000b46
dut commit No.              594000, rd_s: x21, rd: 0xfffff5b5
dut commit No.              595000, rd_s: x13, rd: 0xffffecd8
dut commit No.              596000, rd_s: x13, rd: 0xffeef400
dut commit No.              597000, rd_s: x16, rd: 0xff5887dc
dut commit No.              598000, rd_s: x07, rd: 0xffffff4c
dut commit No.              599000, rd_s: x16, rd: 0xffa9711a
dut commit No.              600000, rd_s: x17, rd: 0xfffda95c
dut commit No.              601000, rd_s: x28, rd: 0x00000055
dut commit No.              602000, rd_s: x00, rd: 0x00000000
dut commit No.              603000, rd_s: x09, rd: 0xffffe691
dut commit No.              604000, rd_s: x29, rd: 0xfffffef2
dut commit No.              605000, rd_s: x20, rd: 0xfffffe49
dut commit No.              606000, rd_s: x23, rd: 0xfffff067
dut commit No.              607000, rd_s: x18, rd: 0x000012c4
dut commit No.              608000, rd_s: x13, rd: 0x000001b5
dut commit No.              609000, rd_s: x18, rd: 0xfffff639
dut commit No.              610000, rd_s: x27, rd: 0x000003d5
dut commit No.              611000, rd_s: x16, rd: 0x000016f1
dut commit No.              612000, rd_s: x12, rd: 0x00000a7f
dut commit No.              613000, rd_s: x28, rd: 0xfff10b9a
dut commit No.              614000, rd_s: x24, rd: 0xfffffde0
dut commit No.              615000, rd_s: x19, rd: 0xffffef2e
dut commit No.              616000, rd_s: x16, rd: 0x00001a1b
dut commit No.              617000, rd_s: x20, rd: 0x000007e1
dut commit No.              618000, rd_s: x16, rd: 0xfffff6f8
dut commit No.              619000, rd_s: x21, rd: 0x0000103e
dut commit No.              620000, rd_s: x13, rd: 0x00000e3a
dut commit No.              621000, rd_s: x21, rd: 0x0000c36f
dut commit No.              622000, rd_s: x17, rd: 0xffc6b182
dut commit No.              623000, rd_s: x13, rd: 0x006a2c00
dut commit No.              624000, rd_s: x16, rd: 0xfedde36a
dut commit No.              625000, rd_s: x13, rd: 0xff8bf700
dut commit No.              626000, rd_s: x31, rd: 0xfffff7f2
dut commit No.              627000, rd_s: x14, rd: 0x1ecee2dc
dut commit No.              628000, rd_s: x31, rd: 0xffdf3be2
dut commit No.              629000, rd_s: x13, rd: 0x00357000
dut commit No.              630000, rd_s: x21, rd: 0x00000043
dut commit No.              631000, rd_s: x07, rd: 0x03f8b000
dut commit No.              632000, rd_s: x31, rd: 0x00000b3b
dut commit No.              633000, rd_s: x13, rd: 0x00688d00
dut commit No.              634000, rd_s: x17, rd: 0xffe26516
dut commit No.              635000, rd_s: x12, rd: 0x00000c8c
dut commit No.              636000, rd_s: x17, rd: 0xfffffb6a
dut commit No.              637000, rd_s: x12, rd: 0x000007f4
dut commit No.              638000, rd_s: x30, rd: 0x00e6f7b7
dut commit No.              639000, rd_s: x07, rd: 0x00000bb3
dut commit No.              640000, rd_s: x00, rd: 0x00000000
dut commit No.              641000, rd_s: x23, rd: 0xfffff81f
dut commit No.              642000, rd_s: x13, rd: 0xff029b60
dut commit No.              643000, rd_s: x07, rd: 0x00000397
dut commit No.              644000, rd_s: x09, rd: 0x00001694
dut commit No.              645000, rd_s: x30, rd: 0xffb33284
dut commit No.              646000, rd_s: x28, rd: 0x0000015f
dut commit No.              647000, rd_s: x27, rd: 0x00000268
dut commit No.              648000, rd_s: x20, rd: 0xfffff3b3
dut commit No.              649000, rd_s: x20, rd: 0x000005b5
dut commit No.              650000, rd_s: x29, rd: 0xfffffed3
dut commit No.              651000, rd_s: x06, rd: 0xfe71465c
dut commit No.              652000, rd_s: x08, rd: 0x00000dae
dut commit No.              653000, rd_s: x30, rd: 0x000032f7
dut commit No.              654000, rd_s: x13, rd: 0x00108bd0
dut commit No.              655000, rd_s: x16, rd: 0xff7209f4
dut commit No.              656000, rd_s: x13, rd: 0xffe66e00
dut commit No.              657000, rd_s: x24, rd: 0x017121a0
dut commit No.              658000, rd_s: x20, rd: 0x02123000
dut commit No.              659000, rd_s: x13, rd: 0x002a1000
dut commit No.              660000, rd_s: x14, rd: 0x00000d3d
dut commit No.              661000, rd_s: x13, rd: 0x006a1000
dut commit No.              662000, rd_s: x28, rd: 0x0000003d
dut commit No.              663000, rd_s: x13, rd: 0xfce80000
dut commit No.              664000, rd_s: x23, rd: 0x00001491
dut commit No.              665000, rd_s: x13, rd: 0xfffff3aa
dut commit No.              666000, rd_s: x23, rd: 0x0000be5f
dut commit No.              667000, rd_s: x31, rd: 0xffffff84
dut commit No.              668000, rd_s: x16, rd: 0xffffff62
dut commit No.              669000, rd_s: x13, rd: 0xfffffb8a
dut commit No.              670000, rd_s: x13, rd: 0x0000156c
dut commit No.              671000, rd_s: x21, rd: 0x0000094b
dut commit No.              672000, rd_s: x30, rd: 0xfff4bda4
dut commit No.              673000, rd_s: x05, rd: 0x000007ea
dut commit No.              674000, rd_s: x07, rd: 0xff43d180
dut commit No.              675000, rd_s: x07, rd: 0xfffff90b
dut commit No.              676000, rd_s: x07, rd: 0xff7162de
dut commit No.              677000, rd_s: x07, rd: 0x0000043e
dut commit No.              678000, rd_s: x23, rd: 0x0124f7e4
dut commit No.              679000, rd_s: x14, rd: 0xfffffa14
dut commit No.              680000, rd_s: x10, rd: 0xfffffdcc
dut commit No.              681000, rd_s: x21, rd: 0x000009a0
dut commit No.              682000, rd_s: x17, rd: 0x000002c5
dut commit No.              683000, rd_s: x13, rd: 0x000016dc
dut commit No.              684000, rd_s: x08, rd: 0xffffe1a3
dut commit No.              685000, rd_s: x05, rd: 0x0000088b
dut commit No.              686000, rd_s: x17, rd: 0x0000005e
dut commit No.              687000, rd_s: x17, rd: 0xfffffaf0
dut commit No.              688000, rd_s: x11, rd: 0xffffffd8
dut commit No.              689000, rd_s: x17, rd: 0xffef4754
dut commit No.              690000, rd_s: x09, rd: 0xffffffdf
dut commit No.              691000, rd_s: x23, rd: 0xffffffaa
dut commit No.              692000, rd_s: x28, rd: 0x0000011f
dut commit No.              693000, rd_s: x15, rd: 0x1ecee190
dut commit No.              694000, rd_s: x06, rd: 0xfffff501
dut commit No.              695000, rd_s: x13, rd: 0x00001bf8
dut commit No.              696000, rd_s: x05, rd: 0x0000055b
dut commit No.              697000, rd_s: x13, rd: 0x00001e77
dut commit No.              698000, rd_s: x14, rd: 0x1ecee388
dut commit No.              699000, rd_s: x14, rd: 0xfffffd80
dut commit No.              700000, rd_s: x13, rd: 0x00000417
dut commit No.              701000, rd_s: x14, rd: 0xfffff992
dut commit No.              702000, rd_s: x07, rd: 0xffffa7dd
dut commit No.              703000, rd_s: x14, rd: 0x00000161
dut commit No.              704000, rd_s: x13, rd: 0xfffffd95
dut commit No.              705000, rd_s: x07, rd: 0xffed0000
dut commit No.              706000, rd_s: x13, rd: 0xfffff493
dut commit No.              707000, rd_s: x14, rd: 0xffffffbf
dut commit No.              708000, rd_s: x24, rd: 0xfffff372
dut commit No.              709000, rd_s: x14, rd: 0xffffe7df
dut commit No.              710000, rd_s: x21, rd: 0x0000011b
dut commit No.              711000, rd_s: x00, rd: 0x00000000
dut commit No.              712000, rd_s: x14, rd: 0x033b0aa8
dut commit No.              713000, rd_s: x09, rd: 0xf82b7c60
dut commit No.              714000, rd_s: x13, rd: 0xffd26400
dut commit No.              715000, rd_s: x23, rd: 0x0000025c
dut commit No.              716000, rd_s: x13, rd: 0xfe312000
dut commit No.              717000, rd_s: x24, rd: 0xfdb7e856
dut commit No.              718000, rd_s: x14, rd: 0x1ecee2dc
dut commit No.              719000, rd_s: x12, rd: 0x00003965
dut commit No.              720000, rd_s: x17, rd: 0xfffffb46
dut commit No.              721000, rd_s: x12, rd: 0x000007f4
dut commit No.              722000, rd_s: x13, rd: 0x001f8f28
Monitor: Segment Stop time is           2845259215
Monitor: Segment IPC: 0.505388
Monitor: Segment Time:           2844561720
Monitor: Power Stop time is           2845261205
*Verdi* : fsdbDumpoff - All FSDB files at 2,845,261,205 ps.
$finish called from file "/srv/tmp/c48772b1-f2a2-42f1-9786-660cc5780515/dut/sim/../hvl/vcs/top_tb.sv", line 57.
$finish at simulation time           2845412445
           V C S   S i m u l a t i o n   R e p o r t 
Time: 2845412445 ps
CPU Time:    420.720 seconds;       Data structure size:   1.2Mb
Tue Dec  3 20:41:07 2024
[0;32mSpike diff Passed [0m
0.505388
2844561720
cd ../raytracing/vcs && fsdb2saif dump.fsdb -bt 699485ps -et 2845261205ps -s top_tb/dut
fsdb2saif - FSDB to backward SAIF converter, Release Verdi_R-2020.12-SP1-1 (RH Linux x86_64/64bit) -- Tue Apr 20 04:17:41 PDT 2021

Copyright (c) 1996 - 2021 Synopsys, Inc.
This software and the associated documentation are proprietary to Synopsys, Inc. 
This software may only be used in accordance with the terms and conditions of a written license agreement with Synopsys, Inc. 
All other use, reproduction, or distribution of this software is strictly prohibited.

done
dump.fsdb.saif is generated successfully.
logDir = /srv/tmp/c48772b1-f2a2-42f1-9786-660cc5780515/dut/raytracing/vcs/fsdb2saifLog
mkdir -p ../raytracing/reports outputs
dc_shell -f power.tcl |& tee ../raytracing/reports/power.log
/srv/software/Synopsys-2021_x86_64/syn/R-2020.09-SP4/bin/dc_shell: /srv/software/Synopsys-2021_x86_64/syn/R-2020.09-SP4/bin/snps_platform: /bin/csh: bad interpreter: No such file or directory
Information: License queuing is enabled. (DCSH-18)

                           Design Compiler Graphical 
                                 DC Ultra (TM)
                                  DFTMAX (TM)
                              Power Compiler (TM)
                                 DesignWare (R)
                                 DC Expert (TM)
                               Design Vision (TM)
                               HDL Compiler (TM)
                               VHDL Compiler (TM)
                                  DFT Compiler
                               Design Compiler(R)

               Version R-2020.09-SP4 for linux64 - Mar 02, 2021 

                    Copyright (c) 1988 - 2021 Synopsys, Inc.
   This software and the associated documentation are proprietary to Synopsys,
 Inc. This software may only be used in accordance with the terms and conditions
 of a written license agreement with Synopsys, Inc. All other use, reproduction,
            or distribution of this software is strictly prohibited.
Initializing...
set symbol_library [list generic.sdb]
generic.sdb
set synthetic_library [list dw_foundation.sldb]
dw_foundation.sldb
set target_library [getenv STD_CELL_LIB]
/srv/ece411ag/freepdk-45nm/stdcells.db
set sram_library [getenv SRAM_LIB]
/srv/tmp/c48772b1-f2a2-42f1-9786-660cc5780515/dut/synth/../sram/output/mp_cache_data_array/mp_cache_data_array_TT_1p0V_25C_lib.db /srv/tmp/c48772b1-f2a2-42f1-9786-660cc5780515/dut/synth/../sram/output/mp_cache_tag_array/mp_cache_tag_array_TT_1p0V_25C_lib.db
if {$sram_library eq ""} {
   set link_library [list "*" $target_library $synthetic_library]
} else {
   set link_library [list "*" $target_library $synthetic_library $sram_library]
}
* /srv/ece411ag/freepdk-45nm/stdcells.db dw_foundation.sldb {/srv/tmp/c48772b1-f2a2-42f1-9786-660cc5780515/dut/synth/../sram/output/mp_cache_data_array/mp_cache_data_array_TT_1p0V_25C_lib.db /srv/tmp/c48772b1-f2a2-42f1-9786-660cc5780515/dut/synth/../sram/output/mp_cache_tag_array/mp_cache_tag_array_TT_1p0V_25C_lib.db}
get_license DC-Ultra-Features
1
get_license DC-Ultra-Opt
1
read_file -format ddc outputs/synth.ddc
Loading db file '/srv/ece411ag/freepdk-45nm/stdcells.db'
Loading db file '/srv/software/Synopsys-2021_x86_64/syn/R-2020.09-SP4/libraries/syn/dw_foundation.sldb'
Loading db file '/srv/tmp/c48772b1-f2a2-42f1-9786-660cc5780515/dut/sram/output/mp_cache_data_array/mp_cache_data_array_TT_1p0V_25C_lib.db'
Loading db file '/srv/tmp/c48772b1-f2a2-42f1-9786-660cc5780515/dut/sram/output/mp_cache_tag_array/mp_cache_tag_array_TT_1p0V_25C_lib.db'
Loading db file '/srv/software/Synopsys-2021_x86_64/syn/R-2020.09-SP4/libraries/syn/gtech.db'
Loading db file '/srv/software/Synopsys-2021_x86_64/syn/R-2020.09-SP4/libraries/syn/standard.sldb'
  Loading link library 'NangateOpenCellLibrary'
  Loading link library 'mp_cache_data_array_TT_1p0V_25C_lib'
  Loading link library 'mp_cache_tag_array_TT_1p0V_25C_lib'
  Loading link library 'gtech'
Reading ddc file '/srv/tmp/c48772b1-f2a2-42f1-9786-660cc5780515/dut/synth/outputs/synth.ddc'.
Information: Checking out the license 'DesignWare'. (SEC-104)
Loaded 410 designs.
Current design is 'cpu'.
cpu cache_1 cache_0 memory_queue cache_arbiter cacheline_adapter queue_DATA_WIDTH32_QUEUE_DEPTH32_1 queue_DATA_WIDTH32_QUEUE_DEPTH32_0 rename_dispatch rat rob rrat free_list phys_regfile execute reservation_station SNPS_CLOCK_GATE_HIGH_cpu_0 stage_1_1 stage_2_1 valid_array_7 valid_array_6 valid_array_5 valid_array_4 lru_array_1 stage_1_0 stage_2_0 valid_array_3 valid_array_2 valid_array_1 valid_array_0 lru_array_0 SNPS_CLOCK_GATE_HIGH_memory_queue_0 SNPS_CLOCK_GATE_HIGH_memory_queue_49 SNPS_CLOCK_GATE_HIGH_memory_queue_48 SNPS_CLOCK_GATE_HIGH_memory_queue_47 SNPS_CLOCK_GATE_HIGH_memory_queue_45 SNPS_CLOCK_GATE_HIGH_memory_queue_44 SNPS_CLOCK_GATE_HIGH_memory_queue_42 SNPS_CLOCK_GATE_HIGH_memory_queue_41 SNPS_CLOCK_GATE_HIGH_memory_queue_39 SNPS_CLOCK_GATE_HIGH_memory_queue_38 SNPS_CLOCK_GATE_HIGH_memory_queue_36 SNPS_CLOCK_GATE_HIGH_memory_queue_35 SNPS_CLOCK_GATE_HIGH_memory_queue_33 SNPS_CLOCK_GATE_HIGH_memory_queue_32 SNPS_CLOCK_GATE_HIGH_memory_queue_30 SNPS_CLOCK_GATE_HIGH_memory_queue_29 SNPS_CLOCK_GATE_HIGH_memory_queue_27 SNPS_CLOCK_GATE_HIGH_memory_queue_26 SNPS_CLOCK_GATE_HIGH_memory_queue_24 SNPS_CLOCK_GATE_HIGH_memory_queue_23 SNPS_CLOCK_GATE_HIGH_memory_queue_21 SNPS_CLOCK_GATE_HIGH_memory_queue_20 SNPS_CLOCK_GATE_HIGH_memory_queue_18 SNPS_CLOCK_GATE_HIGH_memory_queue_17 SNPS_CLOCK_GATE_HIGH_memory_queue_15 SNPS_CLOCK_GATE_HIGH_memory_queue_14 SNPS_CLOCK_GATE_HIGH_memory_queue_12 SNPS_CLOCK_GATE_HIGH_memory_queue_11 SNPS_CLOCK_GATE_HIGH_memory_queue_9 SNPS_CLOCK_GATE_HIGH_memory_queue_8 SNPS_CLOCK_GATE_HIGH_memory_queue_6 SNPS_CLOCK_GATE_HIGH_memory_queue_5 SNPS_CLOCK_GATE_HIGH_memory_queue_3 SNPS_CLOCK_GATE_HIGH_memory_queue_2 SNPS_CLOCK_GATE_HIGH_cache_arbiter_0 SNPS_CLOCK_GATE_HIGH_cache_arbiter_4 SNPS_CLOCK_GATE_HIGH_cache_arbiter_3 SNPS_CLOCK_GATE_HIGH_cache_arbiter_2 SNPS_CLOCK_GATE_HIGH_cache_arbiter_1 SNPS_CLOCK_GATE_HIGH_cacheline_adapter_0 SNPS_CLOCK_GATE_HIGH_cacheline_adapter_4 SNPS_CLOCK_GATE_HIGH_cacheline_adapter_3 SNPS_CLOCK_GATE_HIGH_cacheline_adapter_2 SNPS_CLOCK_GATE_HIGH_cacheline_adapter_1 SNPS_CLOCK_GATE_HIGH_queue_DATA_WIDTH32_QUEUE_DEPTH32_1_0 SNPS_CLOCK_GATE_HIGH_queue_DATA_WIDTH32_QUEUE_DEPTH32_1_33 SNPS_CLOCK_GATE_HIGH_queue_DATA_WIDTH32_QUEUE_DEPTH32_1_32 SNPS_CLOCK_GATE_HIGH_queue_DATA_WIDTH32_QUEUE_DEPTH32_1_31 SNPS_CLOCK_GATE_HIGH_queue_DATA_WIDTH32_QUEUE_DEPTH32_1_30 SNPS_CLOCK_GATE_HIGH_queue_DATA_WIDTH32_QUEUE_DEPTH32_1_29 SNPS_CLOCK_GATE_HIGH_queue_DATA_WIDTH32_QUEUE_DEPTH32_1_28 SNPS_CLOCK_GATE_HIGH_queue_DATA_WIDTH32_QUEUE_DEPTH32_1_27 SNPS_CLOCK_GATE_HIGH_queue_DATA_WIDTH32_QUEUE_DEPTH32_1_26 SNPS_CLOCK_GATE_HIGH_queue_DATA_WIDTH32_QUEUE_DEPTH32_1_25 SNPS_CLOCK_GATE_HIGH_queue_DATA_WIDTH32_QUEUE_DEPTH32_1_24 SNPS_CLOCK_GATE_HIGH_queue_DATA_WIDTH32_QUEUE_DEPTH32_1_23 SNPS_CLOCK_GATE_HIGH_queue_DATA_WIDTH32_QUEUE_DEPTH32_1_22 SNPS_CLOCK_GATE_HIGH_queue_DATA_WIDTH32_QUEUE_DEPTH32_1_21 SNPS_CLOCK_GATE_HIGH_queue_DATA_WIDTH32_QUEUE_DEPTH32_1_20 SNPS_CLOCK_GATE_HIGH_queue_DATA_WIDTH32_QUEUE_DEPTH32_1_19 SNPS_CLOCK_GATE_HIGH_queue_DATA_WIDTH32_QUEUE_DEPTH32_1_18 SNPS_CLOCK_GATE_HIGH_queue_DATA_WIDTH32_QUEUE_DEPTH32_1_17 SNPS_CLOCK_GATE_HIGH_queue_DATA_WIDTH32_QUEUE_DEPTH32_1_16 SNPS_CLOCK_GATE_HIGH_queue_DATA_WIDTH32_QUEUE_DEPTH32_1_15 SNPS_CLOCK_GATE_HIGH_queue_DATA_WIDTH32_QUEUE_DEPTH32_1_14 SNPS_CLOCK_GATE_HIGH_queue_DATA_WIDTH32_QUEUE_DEPTH32_1_13 SNPS_CLOCK_GATE_HIGH_queue_DATA_WIDTH32_QUEUE_DEPTH32_1_12 SNPS_CLOCK_GATE_HIGH_queue_DATA_WIDTH32_QUEUE_DEPTH32_1_11 SNPS_CLOCK_GATE_HIGH_queue_DATA_WIDTH32_QUEUE_DEPTH32_1_10 SNPS_CLOCK_GATE_HIGH_queue_DATA_WIDTH32_QUEUE_DEPTH32_1_9 SNPS_CLOCK_GATE_HIGH_queue_DATA_WIDTH32_QUEUE_DEPTH32_1_8 SNPS_CLOCK_GATE_HIGH_queue_DATA_WIDTH32_QUEUE_DEPTH32_1_7 SNPS_CLOCK_GATE_HIGH_queue_DATA_WIDTH32_QUEUE_DEPTH32_1_6 SNPS_CLOCK_GATE_HIGH_queue_DATA_WIDTH32_QUEUE_DEPTH32_1_5 SNPS_CLOCK_GATE_HIGH_queue_DATA_WIDTH32_QUEUE_DEPTH32_1_4 SNPS_CLOCK_GATE_HIGH_queue_DATA_WIDTH32_QUEUE_DEPTH32_1_3 SNPS_CLOCK_GATE_HIGH_queue_DATA_WIDTH32_QUEUE_DEPTH32_1_2 SNPS_CLOCK_GATE_HIGH_queue_DATA_WIDTH32_QUEUE_DEPTH32_1_1 SNPS_CLOCK_GATE_HIGH_queue_DATA_WIDTH32_QUEUE_DEPTH32_0_0 SNPS_CLOCK_GATE_HIGH_queue_DATA_WIDTH32_QUEUE_DEPTH32_0_33 SNPS_CLOCK_GATE_HIGH_queue_DATA_WIDTH32_QUEUE_DEPTH32_0_32 SNPS_CLOCK_GATE_HIGH_queue_DATA_WIDTH32_QUEUE_DEPTH32_0_31 SNPS_CLOCK_GATE_HIGH_queue_DATA_WIDTH32_QUEUE_DEPTH32_0_30 SNPS_CLOCK_GATE_HIGH_queue_DATA_WIDTH32_QUEUE_DEPTH32_0_29 SNPS_CLOCK_GATE_HIGH_queue_DATA_WIDTH32_QUEUE_DEPTH32_0_28 SNPS_CLOCK_GATE_HIGH_queue_DATA_WIDTH32_QUEUE_DEPTH32_0_27 SNPS_CLOCK_GATE_HIGH_queue_DATA_WIDTH32_QUEUE_DEPTH32_0_26 SNPS_CLOCK_GATE_HIGH_queue_DATA_WIDTH32_QUEUE_DEPTH32_0_25 SNPS_CLOCK_GATE_HIGH_queue_DATA_WIDTH32_QUEUE_DEPTH32_0_24 SNPS_CLOCK_GATE_HIGH_queue_DATA_WIDTH32_QUEUE_DEPTH32_0_23 SNPS_CLOCK_GATE_HIGH_queue_DATA_WIDTH32_QUEUE_DEPTH32_0_22 SNPS_CLOCK_GATE_HIGH_queue_DATA_WIDTH32_QUEUE_DEPTH32_0_21 SNPS_CLOCK_GATE_HIGH_queue_DATA_WIDTH32_QUEUE_DEPTH32_0_20 SNPS_CLOCK_GATE_HIGH_queue_DATA_WIDTH32_QUEUE_DEPTH32_0_19 SNPS_CLOCK_GATE_HIGH_queue_DATA_WIDTH32_QUEUE_DEPTH32_0_18 SNPS_CLOCK_GATE_HIGH_queue_DATA_WIDTH32_QUEUE_DEPTH32_0_17 SNPS_CLOCK_GATE_HIGH_queue_DATA_WIDTH32_QUEUE_DEPTH32_0_16 SNPS_CLOCK_GATE_HIGH_queue_DATA_WIDTH32_QUEUE_DEPTH32_0_15 SNPS_CLOCK_GATE_HIGH_queue_DATA_WIDTH32_QUEUE_DEPTH32_0_14 SNPS_CLOCK_GATE_HIGH_queue_DATA_WIDTH32_QUEUE_DEPTH32_0_13 SNPS_CLOCK_GATE_HIGH_queue_DATA_WIDTH32_QUEUE_DEPTH32_0_12 SNPS_CLOCK_GATE_HIGH_queue_DATA_WIDTH32_QUEUE_DEPTH32_0_11 SNPS_CLOCK_GATE_HIGH_queue_DATA_WIDTH32_QUEUE_DEPTH32_0_10 SNPS_CLOCK_GATE_HIGH_queue_DATA_WIDTH32_QUEUE_DEPTH32_0_9 SNPS_CLOCK_GATE_HIGH_queue_DATA_WIDTH32_QUEUE_DEPTH32_0_8 SNPS_CLOCK_GATE_HIGH_queue_DATA_WIDTH32_QUEUE_DEPTH32_0_7 SNPS_CLOCK_GATE_HIGH_queue_DATA_WIDTH32_QUEUE_DEPTH32_0_6 SNPS_CLOCK_GATE_HIGH_queue_DATA_WIDTH32_QUEUE_DEPTH32_0_5 SNPS_CLOCK_GATE_HIGH_queue_DATA_WIDTH32_QUEUE_DEPTH32_0_4 SNPS_CLOCK_GATE_HIGH_queue_DATA_WIDTH32_QUEUE_DEPTH32_0_3 SNPS_CLOCK_GATE_HIGH_queue_DATA_WIDTH32_QUEUE_DEPTH32_0_2 SNPS_CLOCK_GATE_HIGH_queue_DATA_WIDTH32_QUEUE_DEPTH32_0_1 SNPS_CLOCK_GATE_HIGH_rat_0 SNPS_CLOCK_GATE_HIGH_rat_31 SNPS_CLOCK_GATE_HIGH_rat_30 SNPS_CLOCK_GATE_HIGH_rat_29 SNPS_CLOCK_GATE_HIGH_rat_28 SNPS_CLOCK_GATE_HIGH_rat_27 SNPS_CLOCK_GATE_HIGH_rat_26 SNPS_CLOCK_GATE_HIGH_rat_25 SNPS_CLOCK_GATE_HIGH_rat_24 SNPS_CLOCK_GATE_HIGH_rat_23 SNPS_CLOCK_GATE_HIGH_rat_22 SNPS_CLOCK_GATE_HIGH_rat_21 SNPS_CLOCK_GATE_HIGH_rat_20 SNPS_CLOCK_GATE_HIGH_rat_19 SNPS_CLOCK_GATE_HIGH_rat_18 SNPS_CLOCK_GATE_HIGH_rat_17 SNPS_CLOCK_GATE_HIGH_rat_16 SNPS_CLOCK_GATE_HIGH_rat_15 SNPS_CLOCK_GATE_HIGH_rat_14 SNPS_CLOCK_GATE_HIGH_rat_13 SNPS_CLOCK_GATE_HIGH_rat_12 SNPS_CLOCK_GATE_HIGH_rat_11 SNPS_CLOCK_GATE_HIGH_rat_10 SNPS_CLOCK_GATE_HIGH_rat_9 SNPS_CLOCK_GATE_HIGH_rat_8 SNPS_CLOCK_GATE_HIGH_rat_7 SNPS_CLOCK_GATE_HIGH_rat_6 SNPS_CLOCK_GATE_HIGH_rat_5 SNPS_CLOCK_GATE_HIGH_rat_4 SNPS_CLOCK_GATE_HIGH_rat_3 SNPS_CLOCK_GATE_HIGH_rat_2 SNPS_CLOCK_GATE_HIGH_rat_1 SNPS_CLOCK_GATE_HIGH_rob_0 SNPS_CLOCK_GATE_HIGH_rob_49 SNPS_CLOCK_GATE_HIGH_rob_47 SNPS_CLOCK_GATE_HIGH_rob_46 SNPS_CLOCK_GATE_HIGH_rob_44 SNPS_CLOCK_GATE_HIGH_rob_43 SNPS_CLOCK_GATE_HIGH_rob_41 SNPS_CLOCK_GATE_HIGH_rob_40 SNPS_CLOCK_GATE_HIGH_rob_38 SNPS_CLOCK_GATE_HIGH_rob_37 SNPS_CLOCK_GATE_HIGH_rob_35 SNPS_CLOCK_GATE_HIGH_rob_34 SNPS_CLOCK_GATE_HIGH_rob_32 SNPS_CLOCK_GATE_HIGH_rob_31 SNPS_CLOCK_GATE_HIGH_rob_29 SNPS_CLOCK_GATE_HIGH_rob_28 SNPS_CLOCK_GATE_HIGH_rob_26 SNPS_CLOCK_GATE_HIGH_rob_25 SNPS_CLOCK_GATE_HIGH_rob_23 SNPS_CLOCK_GATE_HIGH_rob_22 SNPS_CLOCK_GATE_HIGH_rob_20 SNPS_CLOCK_GATE_HIGH_rob_19 SNPS_CLOCK_GATE_HIGH_rob_17 SNPS_CLOCK_GATE_HIGH_rob_16 SNPS_CLOCK_GATE_HIGH_rob_14 SNPS_CLOCK_GATE_HIGH_rob_13 SNPS_CLOCK_GATE_HIGH_rob_11 SNPS_CLOCK_GATE_HIGH_rob_10 SNPS_CLOCK_GATE_HIGH_rob_8 SNPS_CLOCK_GATE_HIGH_rob_7 SNPS_CLOCK_GATE_HIGH_rob_5 SNPS_CLOCK_GATE_HIGH_rob_4 SNPS_CLOCK_GATE_HIGH_rob_2 SNPS_CLOCK_GATE_HIGH_rob_1 SNPS_CLOCK_GATE_HIGH_rrat_0 SNPS_CLOCK_GATE_HIGH_rrat_30 SNPS_CLOCK_GATE_HIGH_rrat_29 SNPS_CLOCK_GATE_HIGH_rrat_28 SNPS_CLOCK_GATE_HIGH_rrat_27 SNPS_CLOCK_GATE_HIGH_rrat_26 SNPS_CLOCK_GATE_HIGH_rrat_25 SNPS_CLOCK_GATE_HIGH_rrat_24 SNPS_CLOCK_GATE_HIGH_rrat_23 SNPS_CLOCK_GATE_HIGH_rrat_22 SNPS_CLOCK_GATE_HIGH_rrat_21 SNPS_CLOCK_GATE_HIGH_rrat_20 SNPS_CLOCK_GATE_HIGH_rrat_19 SNPS_CLOCK_GATE_HIGH_rrat_18 SNPS_CLOCK_GATE_HIGH_rrat_17 SNPS_CLOCK_GATE_HIGH_rrat_16 SNPS_CLOCK_GATE_HIGH_rrat_15 SNPS_CLOCK_GATE_HIGH_rrat_14 SNPS_CLOCK_GATE_HIGH_rrat_13 SNPS_CLOCK_GATE_HIGH_rrat_12 SNPS_CLOCK_GATE_HIGH_rrat_11 SNPS_CLOCK_GATE_HIGH_rrat_10 SNPS_CLOCK_GATE_HIGH_rrat_9 SNPS_CLOCK_GATE_HIGH_rrat_8 SNPS_CLOCK_GATE_HIGH_rrat_7 SNPS_CLOCK_GATE_HIGH_rrat_6 SNPS_CLOCK_GATE_HIGH_rrat_5 SNPS_CLOCK_GATE_HIGH_rrat_4 SNPS_CLOCK_GATE_HIGH_rrat_3 SNPS_CLOCK_GATE_HIGH_rrat_2 SNPS_CLOCK_GATE_HIGH_rrat_1 SNPS_CLOCK_GATE_HIGH_free_list_0 SNPS_CLOCK_GATE_HIGH_free_list_33 SNPS_CLOCK_GATE_HIGH_free_list_32 SNPS_CLOCK_GATE_HIGH_free_list_31 SNPS_CLOCK_GATE_HIGH_free_list_30 SNPS_CLOCK_GATE_HIGH_free_list_29 SNPS_CLOCK_GATE_HIGH_free_list_28 SNPS_CLOCK_GATE_HIGH_free_list_27 SNPS_CLOCK_GATE_HIGH_free_list_26 SNPS_CLOCK_GATE_HIGH_free_list_25 SNPS_CLOCK_GATE_HIGH_free_list_24 SNPS_CLOCK_GATE_HIGH_free_list_23 SNPS_CLOCK_GATE_HIGH_free_list_22 SNPS_CLOCK_GATE_HIGH_free_list_21 SNPS_CLOCK_GATE_HIGH_free_list_20 SNPS_CLOCK_GATE_HIGH_free_list_19 SNPS_CLOCK_GATE_HIGH_free_list_18 SNPS_CLOCK_GATE_HIGH_free_list_17 SNPS_CLOCK_GATE_HIGH_free_list_16 SNPS_CLOCK_GATE_HIGH_free_list_15 SNPS_CLOCK_GATE_HIGH_free_list_14 SNPS_CLOCK_GATE_HIGH_free_list_13 SNPS_CLOCK_GATE_HIGH_free_list_12 SNPS_CLOCK_GATE_HIGH_free_list_11 SNPS_CLOCK_GATE_HIGH_free_list_10 SNPS_CLOCK_GATE_HIGH_free_list_9 SNPS_CLOCK_GATE_HIGH_free_list_8 SNPS_CLOCK_GATE_HIGH_free_list_7 SNPS_CLOCK_GATE_HIGH_free_list_6 SNPS_CLOCK_GATE_HIGH_free_list_5 SNPS_CLOCK_GATE_HIGH_free_list_4 SNPS_CLOCK_GATE_HIGH_free_list_3 SNPS_CLOCK_GATE_HIGH_free_list_2 SNPS_CLOCK_GATE_HIGH_free_list_1 SNPS_CLOCK_GATE_HIGH_phys_regfile_63 SNPS_CLOCK_GATE_HIGH_phys_regfile_62 
SNPS_CLOCK_GATE_HIGH_phys_regfile_61 SNPS_CLOCK_GATE_HIGH_phys_regfile_60 SNPS_CLOCK_GATE_HIGH_phys_regfile_59 SNPS_CLOCK_GATE_HIGH_phys_regfile_58 SNPS_CLOCK_GATE_HIGH_phys_regfile_57 SNPS_CLOCK_GATE_HIGH_phys_regfile_56 SNPS_CLOCK_GATE_HIGH_phys_regfile_55 SNPS_CLOCK_GATE_HIGH_phys_regfile_54 SNPS_CLOCK_GATE_HIGH_phys_regfile_53 SNPS_CLOCK_GATE_HIGH_phys_regfile_52 SNPS_CLOCK_GATE_HIGH_phys_regfile_51 SNPS_CLOCK_GATE_HIGH_phys_regfile_50 SNPS_CLOCK_GATE_HIGH_phys_regfile_49 SNPS_CLOCK_GATE_HIGH_phys_regfile_48 SNPS_CLOCK_GATE_HIGH_phys_regfile_47 SNPS_CLOCK_GATE_HIGH_phys_regfile_46 SNPS_CLOCK_GATE_HIGH_phys_regfile_45 SNPS_CLOCK_GATE_HIGH_phys_regfile_44 SNPS_CLOCK_GATE_HIGH_phys_regfile_43 SNPS_CLOCK_GATE_HIGH_phys_regfile_42 SNPS_CLOCK_GATE_HIGH_phys_regfile_41 SNPS_CLOCK_GATE_HIGH_phys_regfile_40 SNPS_CLOCK_GATE_HIGH_phys_regfile_39 SNPS_CLOCK_GATE_HIGH_phys_regfile_38 SNPS_CLOCK_GATE_HIGH_phys_regfile_37 SNPS_CLOCK_GATE_HIGH_phys_regfile_36 SNPS_CLOCK_GATE_HIGH_phys_regfile_35 SNPS_CLOCK_GATE_HIGH_phys_regfile_34 SNPS_CLOCK_GATE_HIGH_phys_regfile_33 SNPS_CLOCK_GATE_HIGH_phys_regfile_32 SNPS_CLOCK_GATE_HIGH_phys_regfile_31 SNPS_CLOCK_GATE_HIGH_phys_regfile_30 SNPS_CLOCK_GATE_HIGH_phys_regfile_29 SNPS_CLOCK_GATE_HIGH_phys_regfile_28 SNPS_CLOCK_GATE_HIGH_phys_regfile_27 SNPS_CLOCK_GATE_HIGH_phys_regfile_26 SNPS_CLOCK_GATE_HIGH_phys_regfile_25 SNPS_CLOCK_GATE_HIGH_phys_regfile_24 SNPS_CLOCK_GATE_HIGH_phys_regfile_23 SNPS_CLOCK_GATE_HIGH_phys_regfile_22 SNPS_CLOCK_GATE_HIGH_phys_regfile_21 SNPS_CLOCK_GATE_HIGH_phys_regfile_20 SNPS_CLOCK_GATE_HIGH_phys_regfile_19 SNPS_CLOCK_GATE_HIGH_phys_regfile_18 SNPS_CLOCK_GATE_HIGH_phys_regfile_17 SNPS_CLOCK_GATE_HIGH_phys_regfile_16 SNPS_CLOCK_GATE_HIGH_phys_regfile_15 SNPS_CLOCK_GATE_HIGH_phys_regfile_14 SNPS_CLOCK_GATE_HIGH_phys_regfile_13 SNPS_CLOCK_GATE_HIGH_phys_regfile_12 SNPS_CLOCK_GATE_HIGH_phys_regfile_11 SNPS_CLOCK_GATE_HIGH_phys_regfile_10 SNPS_CLOCK_GATE_HIGH_phys_regfile_9 SNPS_CLOCK_GATE_HIGH_phys_regfile_8 SNPS_CLOCK_GATE_HIGH_phys_regfile_7 SNPS_CLOCK_GATE_HIGH_phys_regfile_6 SNPS_CLOCK_GATE_HIGH_phys_regfile_5 SNPS_CLOCK_GATE_HIGH_phys_regfile_4 SNPS_CLOCK_GATE_HIGH_phys_regfile_3 SNPS_CLOCK_GATE_HIGH_phys_regfile_2 SNPS_CLOCK_GATE_HIGH_phys_regfile_1 fu_add fu_mult fu_div_rem fu_br fu_mem SNPS_CLOCK_GATE_HIGH_execute_0 SNPS_CLOCK_GATE_HIGH_execute_1 SNPS_CLOCK_GATE_HIGH_reservation_station_0 SNPS_CLOCK_GATE_HIGH_reservation_station_19 SNPS_CLOCK_GATE_HIGH_reservation_station_18 SNPS_CLOCK_GATE_HIGH_reservation_station_17 SNPS_CLOCK_GATE_HIGH_reservation_station_16 SNPS_CLOCK_GATE_HIGH_reservation_station_15 SNPS_CLOCK_GATE_HIGH_reservation_station_14 SNPS_CLOCK_GATE_HIGH_reservation_station_13 SNPS_CLOCK_GATE_HIGH_reservation_station_12 SNPS_CLOCK_GATE_HIGH_reservation_station_11 SNPS_CLOCK_GATE_HIGH_reservation_station_10 SNPS_CLOCK_GATE_HIGH_reservation_station_9 SNPS_CLOCK_GATE_HIGH_reservation_station_8 SNPS_CLOCK_GATE_HIGH_reservation_station_7 SNPS_CLOCK_GATE_HIGH_reservation_station_6 SNPS_CLOCK_GATE_HIGH_reservation_station_5 SNPS_CLOCK_GATE_HIGH_reservation_station_4 SNPS_CLOCK_GATE_HIGH_reservation_station_3 SNPS_CLOCK_GATE_HIGH_reservation_station_2 SNPS_CLOCK_GATE_HIGH_reservation_station_1 SNPS_CLOCK_GATE_HIGH_valid_array_4_3 SNPS_CLOCK_GATE_HIGH_valid_array_4_2 SNPS_CLOCK_GATE_HIGH_valid_array_4_1 SNPS_CLOCK_GATE_HIGH_valid_array_4_0 SNPS_CLOCK_GATE_HIGH_lru_array_0_31 SNPS_CLOCK_GATE_HIGH_lru_array_0_30 SNPS_CLOCK_GATE_HIGH_lru_array_0_29 SNPS_CLOCK_GATE_HIGH_lru_array_0_28 SNPS_CLOCK_GATE_HIGH_lru_array_0_27 SNPS_CLOCK_GATE_HIGH_lru_array_0_26 SNPS_CLOCK_GATE_HIGH_lru_array_0_25 SNPS_CLOCK_GATE_HIGH_lru_array_0_24 SNPS_CLOCK_GATE_HIGH_lru_array_0_23 SNPS_CLOCK_GATE_HIGH_lru_array_0_22 SNPS_CLOCK_GATE_HIGH_lru_array_0_21 SNPS_CLOCK_GATE_HIGH_lru_array_0_20 SNPS_CLOCK_GATE_HIGH_lru_array_0_19 SNPS_CLOCK_GATE_HIGH_lru_array_0_18 SNPS_CLOCK_GATE_HIGH_lru_array_0_17 SNPS_CLOCK_GATE_HIGH_lru_array_0_16 SNPS_CLOCK_GATE_HIGH_valid_array_0_3 SNPS_CLOCK_GATE_HIGH_valid_array_0_2 SNPS_CLOCK_GATE_HIGH_valid_array_0_1 SNPS_CLOCK_GATE_HIGH_valid_array_0_0 SNPS_CLOCK_GATE_HIGH_lru_array_0_0 SNPS_CLOCK_GATE_HIGH_lru_array_0_15 SNPS_CLOCK_GATE_HIGH_lru_array_0_14 SNPS_CLOCK_GATE_HIGH_lru_array_0_13 SNPS_CLOCK_GATE_HIGH_lru_array_0_12 SNPS_CLOCK_GATE_HIGH_lru_array_0_11 SNPS_CLOCK_GATE_HIGH_lru_array_0_10 SNPS_CLOCK_GATE_HIGH_lru_array_0_9 SNPS_CLOCK_GATE_HIGH_lru_array_0_8 SNPS_CLOCK_GATE_HIGH_lru_array_0_7 SNPS_CLOCK_GATE_HIGH_lru_array_0_6 SNPS_CLOCK_GATE_HIGH_lru_array_0_5 SNPS_CLOCK_GATE_HIGH_lru_array_0_4 SNPS_CLOCK_GATE_HIGH_lru_array_0_3 SNPS_CLOCK_GATE_HIGH_lru_array_0_2 SNPS_CLOCK_GATE_HIGH_lru_array_0_1 SNPS_CLOCK_GATE_HIGH_fu_mult SNPS_CLOCK_GATE_HIGH_fu_mult_DW_mult_seq_J21_0_1 SNPS_CLOCK_GATE_HIGH_fu_mult_DW_mult_seq_J21_0_0 SNPS_CLOCK_GATE_HIGH_fu_div_rem SNPS_CLOCK_GATE_HIGH_fu_div_rem_DW_div_seq_J19_0_1 SNPS_CLOCK_GATE_HIGH_fu_div_rem_DW_div_seq_J19_0_0
read_saif -input ../[getenv ECE411_CASE]/vcs/dump.fsdb.saif -instance top_tb/dut
Warning: There are 95590 objects not found during annotation. (PWR-452)
1
report_power -analysis_effort high -hierarchy > ../[getenv ECE411_CASE]/reports/power.rpt
report_power -analysis_effort high > ../[getenv ECE411_CASE]/reports/power2.rpt
exit

Memory usage for this session 301 Mbytes.
Memory usage for this session including child processes 301 Mbytes.
CPU usage for this session 19 seconds ( 0.01 hours ).
Elapsed time for this session 20 seconds ( 0.01 hours ).

Thank you...
 
****************************************
Report : power
        -analysis_effort high
Design : cpu
Version: R-2020.09-SP4
Date   : Tue Dec  3 20:43:42 2024
****************************************


Library(s) Used:

    NangateOpenCellLibrary (File: /srv/ece411ag/freepdk-45nm/stdcells.db)
    mp_cache_tag_array_TT_1p0V_25C_lib (File: /srv/tmp/c48772b1-f2a2-42f1-9786-660cc5780515/dut/sram/output/mp_cache_tag_array/mp_cache_tag_array_TT_1p0V_25C_lib.db)
    mp_cache_data_array_TT_1p0V_25C_lib (File: /srv/tmp/c48772b1-f2a2-42f1-9786-660cc5780515/dut/sram/output/mp_cache_data_array/mp_cache_data_array_TT_1p0V_25C_lib.db)


Operating Conditions: typical   Library: NangateOpenCellLibrary
Wire Load Model Mode: enclosed

Design        Wire Load Model            Library
------------------------------------------------
cpu                    5K_hvratio_1_1    NangateOpenCellLibrary
cache_1                5K_hvratio_1_1    NangateOpenCellLibrary
cache_0                5K_hvratio_1_1    NangateOpenCellLibrary
memory_queue           5K_hvratio_1_1    NangateOpenCellLibrary
cache_arbiter          5K_hvratio_1_1    NangateOpenCellLibrary
cacheline_adapter      5K_hvratio_1_1    NangateOpenCellLibrary
queue_DATA_WIDTH32_QUEUE_DEPTH32_1
                       5K_hvratio_1_1    NangateOpenCellLibrary
queue_DATA_WIDTH32_QUEUE_DEPTH32_0
                       5K_hvratio_1_1    NangateOpenCellLibrary
rename_dispatch        5K_hvratio_1_1    NangateOpenCellLibrary
rat                    5K_hvratio_1_1    NangateOpenCellLibrary
rob                    5K_hvratio_1_1    NangateOpenCellLibrary
rrat                   5K_hvratio_1_1    NangateOpenCellLibrary
free_list              5K_hvratio_1_1    NangateOpenCellLibrary
phys_regfile           5K_hvratio_1_1    NangateOpenCellLibrary
execute                5K_hvratio_1_1    NangateOpenCellLibrary
reservation_station    5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_cpu_0
                       5K_hvratio_1_1    NangateOpenCellLibrary
stage_1_1              5K_hvratio_1_1    NangateOpenCellLibrary
stage_2_1              5K_hvratio_1_1    NangateOpenCellLibrary
valid_array_7          5K_hvratio_1_1    NangateOpenCellLibrary
valid_array_6          5K_hvratio_1_1    NangateOpenCellLibrary
valid_array_5          5K_hvratio_1_1    NangateOpenCellLibrary
valid_array_4          5K_hvratio_1_1    NangateOpenCellLibrary
lru_array_1            5K_hvratio_1_1    NangateOpenCellLibrary
stage_1_0              5K_hvratio_1_1    NangateOpenCellLibrary
stage_2_0              5K_hvratio_1_1    NangateOpenCellLibrary
valid_array_3          5K_hvratio_1_1    NangateOpenCellLibrary
valid_array_2          5K_hvratio_1_1    NangateOpenCellLibrary
valid_array_1          5K_hvratio_1_1    NangateOpenCellLibrary
valid_array_0          5K_hvratio_1_1    NangateOpenCellLibrary
lru_array_0            5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_queue_0
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_queue_49
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_queue_48
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_queue_47
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_queue_45
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_queue_44
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_queue_42
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_queue_41
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_queue_39
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_queue_38
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_queue_36
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_queue_35
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_queue_33
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_queue_32
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_queue_30
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_queue_29
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_queue_27
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_queue_26
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_queue_24
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_queue_23
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_queue_21
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_queue_20
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_queue_18
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_queue_17
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_queue_15
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_queue_14
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_queue_12
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_queue_11
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_queue_9
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_queue_8
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_queue_6
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_queue_5
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_queue_3
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_queue_2
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_cache_arbiter_0
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_cache_arbiter_4
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_cache_arbiter_3
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_cache_arbiter_2
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_cache_arbiter_1
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_cacheline_adapter_0
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_cacheline_adapter_4
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_cacheline_adapter_3
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_cacheline_adapter_2
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_cacheline_adapter_1
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_queue_DATA_WIDTH32_QUEUE_DEPTH32_1_0
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_queue_DATA_WIDTH32_QUEUE_DEPTH32_1_33
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_queue_DATA_WIDTH32_QUEUE_DEPTH32_1_32
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_queue_DATA_WIDTH32_QUEUE_DEPTH32_1_31
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_queue_DATA_WIDTH32_QUEUE_DEPTH32_1_30
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_queue_DATA_WIDTH32_QUEUE_DEPTH32_1_29
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_queue_DATA_WIDTH32_QUEUE_DEPTH32_1_28
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_queue_DATA_WIDTH32_QUEUE_DEPTH32_1_27
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_queue_DATA_WIDTH32_QUEUE_DEPTH32_1_26
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_queue_DATA_WIDTH32_QUEUE_DEPTH32_1_25
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_queue_DATA_WIDTH32_QUEUE_DEPTH32_1_24
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_queue_DATA_WIDTH32_QUEUE_DEPTH32_1_23
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_queue_DATA_WIDTH32_QUEUE_DEPTH32_1_22
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_queue_DATA_WIDTH32_QUEUE_DEPTH32_1_21
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_queue_DATA_WIDTH32_QUEUE_DEPTH32_1_20
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_queue_DATA_WIDTH32_QUEUE_DEPTH32_1_19
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_queue_DATA_WIDTH32_QUEUE_DEPTH32_1_18
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_queue_DATA_WIDTH32_QUEUE_DEPTH32_1_17
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_queue_DATA_WIDTH32_QUEUE_DEPTH32_1_16
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_queue_DATA_WIDTH32_QUEUE_DEPTH32_1_15
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_queue_DATA_WIDTH32_QUEUE_DEPTH32_1_14
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_queue_DATA_WIDTH32_QUEUE_DEPTH32_1_13
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_queue_DATA_WIDTH32_QUEUE_DEPTH32_1_12
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_queue_DATA_WIDTH32_QUEUE_DEPTH32_1_11
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_queue_DATA_WIDTH32_QUEUE_DEPTH32_1_10
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_queue_DATA_WIDTH32_QUEUE_DEPTH32_1_9
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_queue_DATA_WIDTH32_QUEUE_DEPTH32_1_8
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_queue_DATA_WIDTH32_QUEUE_DEPTH32_1_7
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_queue_DATA_WIDTH32_QUEUE_DEPTH32_1_6
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_queue_DATA_WIDTH32_QUEUE_DEPTH32_1_5
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_queue_DATA_WIDTH32_QUEUE_DEPTH32_1_4
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_queue_DATA_WIDTH32_QUEUE_DEPTH32_1_3
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_queue_DATA_WIDTH32_QUEUE_DEPTH32_1_2
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_queue_DATA_WIDTH32_QUEUE_DEPTH32_1_1
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_queue_DATA_WIDTH32_QUEUE_DEPTH32_0_0
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_queue_DATA_WIDTH32_QUEUE_DEPTH32_0_33
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_queue_DATA_WIDTH32_QUEUE_DEPTH32_0_32
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_queue_DATA_WIDTH32_QUEUE_DEPTH32_0_31
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_queue_DATA_WIDTH32_QUEUE_DEPTH32_0_30
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_queue_DATA_WIDTH32_QUEUE_DEPTH32_0_29
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_queue_DATA_WIDTH32_QUEUE_DEPTH32_0_28
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_queue_DATA_WIDTH32_QUEUE_DEPTH32_0_27
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_queue_DATA_WIDTH32_QUEUE_DEPTH32_0_26
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_queue_DATA_WIDTH32_QUEUE_DEPTH32_0_25
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_queue_DATA_WIDTH32_QUEUE_DEPTH32_0_24
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_queue_DATA_WIDTH32_QUEUE_DEPTH32_0_23
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_queue_DATA_WIDTH32_QUEUE_DEPTH32_0_22
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_queue_DATA_WIDTH32_QUEUE_DEPTH32_0_21
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_queue_DATA_WIDTH32_QUEUE_DEPTH32_0_20
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_queue_DATA_WIDTH32_QUEUE_DEPTH32_0_19
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_queue_DATA_WIDTH32_QUEUE_DEPTH32_0_18
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_queue_DATA_WIDTH32_QUEUE_DEPTH32_0_17
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_queue_DATA_WIDTH32_QUEUE_DEPTH32_0_16
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_queue_DATA_WIDTH32_QUEUE_DEPTH32_0_15
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_queue_DATA_WIDTH32_QUEUE_DEPTH32_0_14
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_queue_DATA_WIDTH32_QUEUE_DEPTH32_0_13
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_queue_DATA_WIDTH32_QUEUE_DEPTH32_0_12
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_queue_DATA_WIDTH32_QUEUE_DEPTH32_0_11
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_queue_DATA_WIDTH32_QUEUE_DEPTH32_0_10
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_queue_DATA_WIDTH32_QUEUE_DEPTH32_0_9
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_queue_DATA_WIDTH32_QUEUE_DEPTH32_0_8
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_queue_DATA_WIDTH32_QUEUE_DEPTH32_0_7
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_queue_DATA_WIDTH32_QUEUE_DEPTH32_0_6
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_queue_DATA_WIDTH32_QUEUE_DEPTH32_0_5
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_queue_DATA_WIDTH32_QUEUE_DEPTH32_0_4
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_queue_DATA_WIDTH32_QUEUE_DEPTH32_0_3
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_queue_DATA_WIDTH32_QUEUE_DEPTH32_0_2
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_queue_DATA_WIDTH32_QUEUE_DEPTH32_0_1
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_rat_0
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_rat_31
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_rat_30
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_rat_29
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_rat_28
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_rat_27
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_rat_26
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_rat_25
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_rat_24
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_rat_23
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_rat_22
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_rat_21
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_rat_20
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_rat_19
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_rat_18
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_rat_17
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_rat_16
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_rat_15
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_rat_14
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_rat_13
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_rat_12
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_rat_11
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_rat_10
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_rat_9
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_rat_8
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_rat_7
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_rat_6
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_rat_5
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_rat_4
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_rat_3
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_rat_2
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_rat_1
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_rob_0
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_rob_49
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_rob_47
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_rob_46
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_rob_44
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_rob_43
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_rob_41
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_rob_40
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_rob_38
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_rob_37
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_rob_35
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_rob_34
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_rob_32
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_rob_31
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_rob_29
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_rob_28
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_rob_26
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_rob_25
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_rob_23
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_rob_22
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_rob_20
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_rob_19
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_rob_17
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_rob_16
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_rob_14
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_rob_13
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_rob_11
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_rob_10
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_rob_8
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_rob_7
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_rob_5
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_rob_4
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_rob_2
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_rob_1
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_rrat_0
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_rrat_30
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_rrat_29
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_rrat_28
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_rrat_27
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_rrat_26
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_rrat_25
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_rrat_24
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_rrat_23
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_rrat_22
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_rrat_21
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_rrat_20
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_rrat_19
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_rrat_18
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_rrat_17
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_rrat_16
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_rrat_15
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_rrat_14
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_rrat_13
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_rrat_12
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_rrat_11
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_rrat_10
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_rrat_9
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_rrat_8
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_rrat_7
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_rrat_6
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_rrat_5
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_rrat_4
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_rrat_3
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_rrat_2
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_rrat_1
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_free_list_0
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_free_list_33
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_free_list_32
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_free_list_31
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_free_list_30
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_free_list_29
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_free_list_28
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_free_list_27
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_free_list_26
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_free_list_25
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_free_list_24
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_free_list_23
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_free_list_22
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_free_list_21
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_free_list_20
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_free_list_19
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_free_list_18
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_free_list_17
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_free_list_16
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_free_list_15
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_free_list_14
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_free_list_13
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_free_list_12
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_free_list_11
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_free_list_10
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_free_list_9
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_free_list_8
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_free_list_7
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_free_list_6
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_free_list_5
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_free_list_4
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_free_list_3
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_free_list_2
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_free_list_1
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_phys_regfile_63
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_phys_regfile_62
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_phys_regfile_61
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_phys_regfile_60
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_phys_regfile_59
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_phys_regfile_58
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_phys_regfile_57
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_phys_regfile_56
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_phys_regfile_55
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_phys_regfile_54
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_phys_regfile_53
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_phys_regfile_52
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_phys_regfile_51
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_phys_regfile_50
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_phys_regfile_49
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_phys_regfile_48
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_phys_regfile_47
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_phys_regfile_46
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_phys_regfile_45
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_phys_regfile_44
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_phys_regfile_43
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_phys_regfile_42
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_phys_regfile_41
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_phys_regfile_40
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_phys_regfile_39
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_phys_regfile_38
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_phys_regfile_37
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_phys_regfile_36
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_phys_regfile_35
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_phys_regfile_34
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_phys_regfile_33
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_phys_regfile_32
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_phys_regfile_31
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_phys_regfile_30
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_phys_regfile_29
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_phys_regfile_28
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_phys_regfile_27
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_phys_regfile_26
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_phys_regfile_25
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_phys_regfile_24
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_phys_regfile_23
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_phys_regfile_22
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_phys_regfile_21
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_phys_regfile_20
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_phys_regfile_19
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_phys_regfile_18
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_phys_regfile_17
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_phys_regfile_16
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_phys_regfile_15
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_phys_regfile_14
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_phys_regfile_13
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_phys_regfile_12
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_phys_regfile_11
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_phys_regfile_10
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_phys_regfile_9
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_phys_regfile_8
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_phys_regfile_7
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_phys_regfile_6
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_phys_regfile_5
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_phys_regfile_4
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_phys_regfile_3
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_phys_regfile_2
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_phys_regfile_1
                       5K_hvratio_1_1    NangateOpenCellLibrary
fu_add                 5K_hvratio_1_1    NangateOpenCellLibrary
fu_mult                5K_hvratio_1_1    NangateOpenCellLibrary
fu_div_rem             5K_hvratio_1_1    NangateOpenCellLibrary
fu_br                  5K_hvratio_1_1    NangateOpenCellLibrary
fu_mem                 5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_execute_0
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_execute_1
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reservation_station_0
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reservation_station_19
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reservation_station_18
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reservation_station_17
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reservation_station_16
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reservation_station_15
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reservation_station_14
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reservation_station_13
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reservation_station_12
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reservation_station_11
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reservation_station_10
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reservation_station_9
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reservation_station_8
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reservation_station_7
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reservation_station_6
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reservation_station_5
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reservation_station_4
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reservation_station_3
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reservation_station_2
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reservation_station_1
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_valid_array_4_3
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_valid_array_4_2
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_valid_array_4_1
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_valid_array_4_0
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_lru_array_0_31
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_lru_array_0_30
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_lru_array_0_29
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_lru_array_0_28
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_lru_array_0_27
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_lru_array_0_26
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_lru_array_0_25
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_lru_array_0_24
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_lru_array_0_23
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_lru_array_0_22
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_lru_array_0_21
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_lru_array_0_20
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_lru_array_0_19
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_lru_array_0_18
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_lru_array_0_17
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_lru_array_0_16
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_valid_array_0_3
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_valid_array_0_2
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_valid_array_0_1
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_valid_array_0_0
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_lru_array_0_0
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_lru_array_0_15
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_lru_array_0_14
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_lru_array_0_13
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_lru_array_0_12
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_lru_array_0_11
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_lru_array_0_10
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_lru_array_0_9
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_lru_array_0_8
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_lru_array_0_7
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_lru_array_0_6
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_lru_array_0_5
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_lru_array_0_4
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_lru_array_0_3
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_lru_array_0_2
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_lru_array_0_1
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_fu_mult
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_fu_mult_DW_mult_seq_J21_0_1
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_fu_mult_DW_mult_seq_J21_0_0
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_fu_div_rem
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_fu_div_rem_DW_div_seq_J19_0_1
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_fu_div_rem_DW_div_seq_J19_0_0
                       5K_hvratio_1_1    NangateOpenCellLibrary


Global Operating Voltage = 1.1  
Power-specific unit information :
    Voltage Units = 1V
    Capacitance Units = 1.000000ff
    Time Units = 1ns
    Dynamic Power Units = 1uW    (derived from V,C,T units)
    Leakage Power Units = 1nW


  Cell Internal Power  =  24.6492 mW   (84%)
  Net Switching Power  =   4.8559 mW   (16%)
                         ---------
Total Dynamic Power    =  29.5051 mW  (100%)

Cell Leakage Power     =   3.1457 mW


                 Internal         Switching           Leakage            Total
Power Group      Power            Power               Power              Power   (   %    )  Attrs
--------------------------------------------------------------------------------------------------
io_pad             0.0000            0.0000            0.0000            0.0000  (   0.00%)
memory         1.1230e+04           74.1104        4.1536e+04        1.1346e+04  (  34.75%)
black_box          0.0000            0.0000            0.0000            0.0000  (   0.00%)
clock_network  1.4799e+03        2.9918e+03        2.2503e+04        4.4942e+03  (  13.76%)
register       1.0957e+04          155.9587        1.0757e+06        1.2189e+04  (  37.33%)
sequential         0.0000            0.0000            0.0000            0.0000  (   0.00%)
combinational    982.4103        1.6339e+03        2.0060e+06        4.6223e+03  (  14.16%)
--------------------------------------------------------------------------------------------------
Total          2.4649e+04 uW     4.8558e+03 uW     3.1457e+06 nW     3.2651e+04 uW
1
32.6508
 
 ``` 

 </details> 
<details><summary>rsa ✅</summary> 

 ``` 
 mkdir -p spike
rm -f vcs/dump.fsdb
cd vcs && ./top_tb -l simulation.log -exitstatus +NO_DUMP_ALL_ECE411 \
	+TIMEOUT_ECE411=25000000 \
	+CLOCK_PERIOD_PS_ECE411=1990 \
	+MEMLST_ECE411="/srv/ece411ag/ag/given/mp_ooo/testcode/comp/im/rsa/memory_32.lst" \
	+BRAM_0_ON_X_ECE411=0
Chronologic VCS simulator copyright 1991-2020
Contains Synopsys proprietary information.
Compiler version R-2020.12-SP1-1_Full64; Runtime version R-2020.12-SP1-1_Full64;  Dec  3 20:36 2024
*Verdi* Loading libsscore_vcs202012.so
FSDB Dumper for VCS, Release Verdi_R-2020.12-SP1-1, Linux x86_64/64bit, 04/20/2021
(C) 1996 - 2021 by Synopsys, Inc.
*Verdi* : Create FSDB file 'dump.fsdb'
*Verdi* : Begin traversing the scope (top_tb.dut), layer (0).
*Verdi* : Enable +all dumping.
*Verdi* : End of traversing.
*Verdi* : fsdbDumpoff - All FSDB files at 0 ps.
using memory file /srv/ece411ag/ag/given/mp_ooo/testcode/comp/im/rsa/memory_32.lst
using memory file /srv/ece411ag/ag/given/mp_ooo/testcode/comp/im/rsa/memory_32.lst
dut commit No.                   0, rd_s: x00, rd: 0x00000000
dut commit No.                1000, rd_s: x00, rd: 0x00000000
dut commit No.                2000, rd_s: x06, rd: 0x1ee02a3c
dut commit No.                3000, rd_s: x00, rd: 0x00000000
dut commit No.                4000, rd_s: x00, rd: 0x00000000
dut commit No.                5000, rd_s: x06, rd: 0x1ee039dc
dut commit No.                6000, rd_s: x00, rd: 0x00000000
dut commit No.                7000, rd_s: x00, rd: 0x00000000
Monitor: Segment Start time is             59370655
dut commit No.                8000, rd_s: x08, rd: 0x0000001b
dut commit No.                9000, rd_s: x14, rd: 0x00000000
dut commit No.               10000, rd_s: x00, rd: 0x00000000
dut commit No.               11000, rd_s: x00, rd: 0x00000000
dut commit No.               12000, rd_s: x01, rd: 0x1edb0064
dut commit No.               13000, rd_s: x05, rd: 0x00000000
dut commit No.               14000, rd_s: x12, rd: 0x04b478d8
dut commit No.               15000, rd_s: x14, rd: 0xcd9a2fdb
dut commit No.               16000, rd_s: x00, rd: 0x00000000
dut commit No.               17000, rd_s: x00, rd: 0x00000000
dut commit No.               18000, rd_s: x11, rd: 0x5851f42d
dut commit No.               19000, rd_s: x07, rd: 0x00000020
dut commit No.               20000, rd_s: x14, rd: 0x0a84ea61
dut commit No.               21000, rd_s: x31, rd: 0x00000002
dut commit No.               22000, rd_s: x14, rd: 0x00000000
dut commit No.               23000, rd_s: x10, rd: 0x00000001
dut commit No.               24000, rd_s: x05, rd: 0x00000006
dut commit No.               25000, rd_s: x00, rd: 0x00000000
dut commit No.               26000, rd_s: x10, rd: 0x1ee05340
dut commit No.               27000, rd_s: x00, rd: 0x00000000
dut commit No.               28000, rd_s: x13, rd: 0x00000000
dut commit No.               29000, rd_s: x12, rd: 0x00000001
dut commit No.               30000, rd_s: x00, rd: 0x00000000
dut commit No.               31000, rd_s: x00, rd: 0x00000000
dut commit No.               32000, rd_s: x00, rd: 0x00000000
dut commit No.               33000, rd_s: x00, rd: 0x00000000
dut commit No.               34000, rd_s: x11, rd: 0x00000000
dut commit No.               35000, rd_s: x31, rd: 0x00000000
dut commit No.               36000, rd_s: x11, rd: 0x00000067
dut commit No.               37000, rd_s: x01, rd: 0x1eda1260
dut commit No.               38000, rd_s: x15, rd: 0x1ee05008
dut commit No.               39000, rd_s: x10, rd: 0x00000001
dut commit No.               40000, rd_s: x31, rd: 0x00000006
dut commit No.               41000, rd_s: x00, rd: 0x00000000
dut commit No.               42000, rd_s: x16, rd: 0x00000035
dut commit No.               43000, rd_s: x00, rd: 0x00000000
dut commit No.               44000, rd_s: x10, rd: 0x1ee05008
dut commit No.               45000, rd_s: x00, rd: 0x00000000
dut commit No.               46000, rd_s: x05, rd: 0x1ee003ac
dut commit No.               47000, rd_s: x01, rd: 0x1eda4278
dut commit No.               48000, rd_s: x00, rd: 0x00000000
dut commit No.               49000, rd_s: x15, rd: 0x1ee05340
dut commit No.               50000, rd_s: x22, rd: 0x00000014
dut commit No.               51000, rd_s: x01, rd: 0x1edaac78
dut commit No.               52000, rd_s: x17, rd: 0x0000cf00
dut commit No.               53000, rd_s: x00, rd: 0x00000000
dut commit No.               54000, rd_s: x12, rd: 0x16a72200
dut commit No.               55000, rd_s: x07, rd: 0x00000014
dut commit No.               56000, rd_s: x11, rd: 0x000000a3
dut commit No.               57000, rd_s: x16, rd: 0x00000002
dut commit No.               58000, rd_s: x13, rd: 0x00000001
dut commit No.               59000, rd_s: x00, rd: 0x00000000
dut commit No.               60000, rd_s: x15, rd: 0x1ee05020
dut commit No.               61000, rd_s: x00, rd: 0x00000000
dut commit No.               62000, rd_s: x06, rd: 0x0fffff00
dut commit No.               63000, rd_s: x00, rd: 0x00000000
dut commit No.               64000, rd_s: x11, rd: 0x1ee05328
dut commit No.               65000, rd_s: x15, rd: 0x00000000
dut commit No.               66000, rd_s: x00, rd: 0x00000000
dut commit No.               67000, rd_s: x17, rd: 0x1ee0532c
dut commit No.               68000, rd_s: x08, rd: 0x00000001
dut commit No.               69000, rd_s: x01, rd: 0x1ed98a1c
dut commit No.               70000, rd_s: x15, rd: 0xefffff00
dut commit No.               71000, rd_s: x13, rd: 0x1ee0532c
dut commit No.               72000, rd_s: x00, rd: 0x00000000
dut commit No.               73000, rd_s: x00, rd: 0x00000000
dut commit No.               74000, rd_s: x05, rd: 0x00000010
dut commit No.               75000, rd_s: x10, rd: 0x00000000
dut commit No.               76000, rd_s: x18, rd: 0x00000000
dut commit No.               77000, rd_s: x01, rd: 0x1eda9b1c
dut commit No.               78000, rd_s: x10, rd: 0xefffff10
dut commit No.               79000, rd_s: x06, rd: 0x00000002
dut commit No.               80000, rd_s: x05, rd: 0x00000002
dut commit No.               81000, rd_s: x29, rd: 0x000001ff
dut commit No.               82000, rd_s: x19, rd: 0xefffff10
dut commit No.               83000, rd_s: x10, rd: 0x00000000
dut commit No.               84000, rd_s: x07, rd: 0x00000000
dut commit No.               85000, rd_s: x01, rd: 0x1eda9b1c
dut commit No.               86000, rd_s: x08, rd: 0x00000000
dut commit No.               87000, rd_s: x11, rd: 0x5851f42d
dut commit No.               88000, rd_s: x00, rd: 0x00000000
dut commit No.               89000, rd_s: x00, rd: 0x00000000
dut commit No.               90000, rd_s: x15, rd: 0x00000000
dut commit No.               91000, rd_s: x06, rd: 0x00000000
dut commit No.               92000, rd_s: x12, rd: 0x1ee050a8
dut commit No.               93000, rd_s: x00, rd: 0x00000000
dut commit No.               94000, rd_s: x06, rd: 0x02f57e00
dut commit No.               95000, rd_s: x08, rd: 0x1ee050a8
dut commit No.               96000, rd_s: x11, rd: 0x5851f000
dut commit No.               97000, rd_s: x12, rd: 0xffffffff
dut commit No.               98000, rd_s: x00, rd: 0x00000000
dut commit No.               99000, rd_s: x14, rd: 0xf5fba438
dut commit No.              100000, rd_s: x14, rd: 0x0000001b
dut commit No.              101000, rd_s: x30, rd: 0x00000000
dut commit No.              102000, rd_s: x00, rd: 0x00000000
dut commit No.              103000, rd_s: x00, rd: 0x00000000
dut commit No.              104000, rd_s: x13, rd: 0x00000000
dut commit No.              105000, rd_s: x16, rd: 0x1ee00c90
dut commit No.              106000, rd_s: x00, rd: 0x00000000
dut commit No.              107000, rd_s: x31, rd: 0x0f867555
dut commit No.              108000, rd_s: x11, rd: 0x00000000
dut commit No.              109000, rd_s: x00, rd: 0x00000000
dut commit No.              110000, rd_s: x10, rd: 0x1ee050a8
dut commit No.              111000, rd_s: x11, rd: 0x000003c7
dut commit No.              112000, rd_s: x01, rd: 0x1eda1260
dut commit No.              113000, rd_s: x00, rd: 0x00000000
dut commit No.              114000, rd_s: x29, rd: 0x00000000
dut commit No.              115000, rd_s: x00, rd: 0x00000000
dut commit No.              116000, rd_s: x00, rd: 0x00000000
dut commit No.              117000, rd_s: x16, rd: 0x00000000
dut commit No.              118000, rd_s: x00, rd: 0x00000000
dut commit No.              119000, rd_s: x31, rd: 0x00000000
dut commit No.              120000, rd_s: x00, rd: 0x00000000
dut commit No.              121000, rd_s: x07, rd: 0x00000000
dut commit No.              122000, rd_s: x00, rd: 0x00000000
dut commit No.              123000, rd_s: x16, rd: 0x00000004
dut commit No.              124000, rd_s: x13, rd: 0x1ee05330
dut commit No.              125000, rd_s: x10, rd: 0x0fffffff
dut commit No.              126000, rd_s: x11, rd: 0x00000001
dut commit No.              127000, rd_s: x07, rd: 0x0fff7ff5
dut commit No.              128000, rd_s: x15, rd: 0x00000000
dut commit No.              129000, rd_s: x12, rd: 0x00000001
dut commit No.              130000, rd_s: x10, rd: 0x92492000
dut commit No.              131000, rd_s: x31, rd: 0x0fffffff
dut commit No.              132000, rd_s: x00, rd: 0x00000000
dut commit No.              133000, rd_s: x31, rd: 0x00000000
dut commit No.              134000, rd_s: x12, rd: 0x000007ff
dut commit No.              135000, rd_s: x07, rd: 0x00000003
dut commit No.              136000, rd_s: x14, rd: 0x03ffb001
dut commit No.              137000, rd_s: x10, rd: 0xefffff10
dut commit No.              138000, rd_s: x17, rd: 0x10000000
dut commit No.              139000, rd_s: x01, rd: 0x1ed989d0
dut commit No.              140000, rd_s: x08, rd: 0x07ffc005
dut commit No.              141000, rd_s: x11, rd: 0x0000001c
dut commit No.              142000, rd_s: x30, rd: 0x00000000
dut commit No.              143000, rd_s: x31, rd: 0x00000000
dut commit No.              144000, rd_s: x00, rd: 0x00000000
dut commit No.              145000, rd_s: x00, rd: 0x00000000
dut commit No.              146000, rd_s: x00, rd: 0x00000000
dut commit No.              147000, rd_s: x15, rd: 0x1ee05444
dut commit No.              148000, rd_s: x16, rd: 0xffffffff
dut commit No.              149000, rd_s: x09, rd: 0x00000000
dut commit No.              150000, rd_s: x01, rd: 0x1ed989fc
dut commit No.              151000, rd_s: x00, rd: 0x00000000
dut commit No.              152000, rd_s: x08, rd: 0x00000000
dut commit No.              153000, rd_s: x00, rd: 0x00000000
dut commit No.              154000, rd_s: x29, rd: 0x00000007
dut commit No.              155000, rd_s: x16, rd: 0x1ee05440
dut commit No.              156000, rd_s: x09, rd: 0xefffff00
dut commit No.              157000, rd_s: x00, rd: 0x00000000
dut commit No.              158000, rd_s: x00, rd: 0x00000000
dut commit No.              159000, rd_s: x00, rd: 0x00000000
dut commit No.              160000, rd_s: x06, rd: 0x1ee05438
dut commit No.              161000, rd_s: x14, rd: 0x1ee05448
dut commit No.              162000, rd_s: x11, rd: 0x1ee05438
dut commit No.              163000, rd_s: x20, rd: 0x00000000
dut commit No.              164000, rd_s: x10, rd: 0xeffffed0
dut commit No.              165000, rd_s: x15, rd: 0xffffffff
dut commit No.              166000, rd_s: x06, rd: 0x00000001
dut commit No.              167000, rd_s: x17, rd: 0x0fffffff
dut commit No.              168000, rd_s: x15, rd: 0x1ee05438
dut commit No.              169000, rd_s: x00, rd: 0x00000000
dut commit No.              170000, rd_s: x01, rd: 0x1ed97894
dut commit No.              171000, rd_s: x28, rd: 0x00000003
dut commit No.              172000, rd_s: x01, rd: 0x1ed989fc
dut commit No.              173000, rd_s: x13, rd: 0x00ffffff
dut commit No.              174000, rd_s: x06, rd: 0x1ee0543c
dut commit No.              175000, rd_s: x01, rd: 0x1ed98a1c
dut commit No.              176000, rd_s: x00, rd: 0x00000000
dut commit No.              177000, rd_s: x00, rd: 0x00000000
dut commit No.              178000, rd_s: x01, rd: 0x1ed989d0
dut commit No.              179000, rd_s: x00, rd: 0x00000000
dut commit No.              180000, rd_s: x10, rd: 0x00000001
dut commit No.              181000, rd_s: x08, rd: 0x00000000
dut commit No.              182000, rd_s: x29, rd: 0x00000001
dut commit No.              183000, rd_s: x13, rd: 0x92492493
dut commit No.              184000, rd_s: x00, rd: 0x00000000
dut commit No.              185000, rd_s: x15, rd: 0xeffffec0
dut commit No.              186000, rd_s: x13, rd: 0x00000001
dut commit No.              187000, rd_s: x18, rd: 0xeffffe80
dut commit No.              188000, rd_s: x17, rd: 0x00000006
dut commit No.              189000, rd_s: x00, rd: 0x00000000
dut commit No.              190000, rd_s: x14, rd: 0x00000003
dut commit No.              191000, rd_s: x14, rd: 0x0000001f
dut commit No.              192000, rd_s: x00, rd: 0x00000000
dut commit No.              193000, rd_s: x26, rd: 0x10000000
dut commit No.              194000, rd_s: x00, rd: 0x00000000
dut commit No.              195000, rd_s: x08, rd: 0x1ee05478
dut commit No.              196000, rd_s: x06, rd: 0x0000000f
dut commit No.              197000, rd_s: x00, rd: 0x00000000
dut commit No.              198000, rd_s: x01, rd: 0x1eda6398
dut commit No.              199000, rd_s: x15, rd: 0x00000088
dut commit No.              200000, rd_s: x12, rd: 0x1ee05b78
dut commit No.              201000, rd_s: x05, rd: 0xffffffff
dut commit No.              202000, rd_s: x30, rd: 0x0fff80dc
dut commit No.              203000, rd_s: x15, rd: 0x00000000
dut commit No.              204000, rd_s: x00, rd: 0x00000000
dut commit No.              205000, rd_s: x00, rd: 0x00000000
dut commit No.              206000, rd_s: x00, rd: 0x00000000
dut commit No.              207000, rd_s: x17, rd: 0x007fffff
dut commit No.              208000, rd_s: x29, rd: 0x07ffffff
dut commit No.              209000, rd_s: x14, rd: 0x1ee05be0
dut commit No.              210000, rd_s: x05, rd: 0x00000000
dut commit No.              211000, rd_s: x10, rd: 0x00000003
dut commit No.              212000, rd_s: x00, rd: 0x00000000
dut commit No.              213000, rd_s: x30, rd: 0x0ffc0fff
dut commit No.              214000, rd_s: x08, rd: 0x00000009
dut commit No.              215000, rd_s: x00, rd: 0x00000000
dut commit No.              216000, rd_s: x11, rd: 0x1ee05c6c
dut commit No.              217000, rd_s: x02, rd: 0xeffffe70
dut commit No.              218000, rd_s: x00, rd: 0x00000000
dut commit No.              219000, rd_s: x31, rd: 0x0fffffff
dut commit No.              220000, rd_s: x13, rd: 0x00000003
dut commit No.              221000, rd_s: x30, rd: 0x00000000
dut commit No.              222000, rd_s: x01, rd: 0x1ed93cb4
dut commit No.              223000, rd_s: x19, rd: 0xffffffff
dut commit No.              224000, rd_s: x00, rd: 0x00000000
dut commit No.              225000, rd_s: x01, rd: 0x1ed9f578
dut commit No.              226000, rd_s: x18, rd: 0xffffffff
dut commit No.              227000, rd_s: x15, rd: 0x07ffffff
dut commit No.              228000, rd_s: x07, rd: 0x00000000
dut commit No.              229000, rd_s: x00, rd: 0x00000000
dut commit No.              230000, rd_s: x13, rd: 0x1ee05b78
dut commit No.              231000, rd_s: x16, rd: 0x00000001
dut commit No.              232000, rd_s: x00, rd: 0x00000000
dut commit No.              233000, rd_s: x16, rd: 0x07ffffff
dut commit No.              234000, rd_s: x13, rd: 0x00000000
dut commit No.              235000, rd_s: x07, rd: 0x0fffffff
dut commit No.              236000, rd_s: x30, rd: 0x00000001
dut commit No.              237000, rd_s: x30, rd: 0x080007ff
dut commit No.              238000, rd_s: x00, rd: 0x00000000
dut commit No.              239000, rd_s: x11, rd: 0x0000000a
dut commit No.              240000, rd_s: x00, rd: 0x00000000
dut commit No.              241000, rd_s: x00, rd: 0x00000000
dut commit No.              242000, rd_s: x00, rd: 0x00000000
dut commit No.              243000, rd_s: x11, rd: 0x00000000
dut commit No.              244000, rd_s: x05, rd: 0x0001ffc2
dut commit No.              245000, rd_s: x00, rd: 0x00000000
dut commit No.              246000, rd_s: x00, rd: 0x00000000
dut commit No.              247000, rd_s: x22, rd: 0x0ffe0001
dut commit No.              248000, rd_s: x17, rd: 0xffffffff
dut commit No.              249000, rd_s: x05, rd: 0x0007dff8
dut commit No.              250000, rd_s: x06, rd: 0x00000000
dut commit No.              251000, rd_s: x15, rd: 0x00000000
dut commit No.              252000, rd_s: x06, rd: 0x1ed999a0
dut commit No.              253000, rd_s: x00, rd: 0x00000000
dut commit No.              254000, rd_s: x09, rd: 0x1ee05148
dut commit No.              255000, rd_s: x31, rd: 0x0007ffff
dut commit No.              256000, rd_s: x15, rd: 0x00000000
dut commit No.              257000, rd_s: x00, rd: 0x00000000
dut commit No.              258000, rd_s: x10, rd: 0x00000001
dut commit No.              259000, rd_s: x30, rd: 0x0fff03ff
dut commit No.              260000, rd_s: x07, rd: 0x0000001c
dut commit No.              261000, rd_s: x00, rd: 0x00000000
dut commit No.              262000, rd_s: x29, rd: 0x0001c002
dut commit No.              263000, rd_s: x14, rd: 0x00000001
dut commit No.              264000, rd_s: x20, rd: 0x00000000
dut commit No.              265000, rd_s: x16, rd: 0x00000001
dut commit No.              266000, rd_s: x14, rd: 0x00000000
dut commit No.              267000, rd_s: x00, rd: 0x00000000
dut commit No.              268000, rd_s: x00, rd: 0x00000000
dut commit No.              269000, rd_s: x07, rd: 0x00000000
dut commit No.              270000, rd_s: x22, rd: 0x1ffff820
dut commit No.              271000, rd_s: x11, rd: 0x00000007
dut commit No.              272000, rd_s: x17, rd: 0x00800000
dut commit No.              273000, rd_s: x11, rd: 0x1ee05938
dut commit No.              274000, rd_s: x30, rd: 0x00000000
dut commit No.              275000, rd_s: x05, rd: 0x00000001
dut commit No.              276000, rd_s: x14, rd: 0x003fffff
dut commit No.              277000, rd_s: x16, rd: 0x00000004
dut commit No.              278000, rd_s: x31, rd: 0x00000000
dut commit No.              279000, rd_s: x00, rd: 0x00000000
dut commit No.              280000, rd_s: x12, rd: 0x1ee05b78
dut commit No.              281000, rd_s: x08, rd: 0x00000000
dut commit No.              282000, rd_s: x13, rd: 0x1ee059d8
dut commit No.              283000, rd_s: x10, rd: 0x00000000
dut commit No.              284000, rd_s: x16, rd: 0x0f82007d
dut commit No.              285000, rd_s: x09, rd: 0xefffff00
dut commit No.              286000, rd_s: x12, rd: 0x1ee05be4
dut commit No.              287000, rd_s: x00, rd: 0x00000000
dut commit No.              288000, rd_s: x06, rd: 0x0ff80007
dut commit No.              289000, rd_s: x11, rd: 0x00000001
dut commit No.              290000, rd_s: x16, rd: 0x01f7fe08
dut commit No.              291000, rd_s: x14, rd: 0xfffffffe
dut commit No.              292000, rd_s: x07, rd: 0x00000000
dut commit No.              293000, rd_s: x06, rd: 0x0ffc0003
dut commit No.              294000, rd_s: x15, rd: 0x01ffffff
dut commit No.              295000, rd_s: x00, rd: 0x00000000
dut commit No.              296000, rd_s: x08, rd: 0x00000000
dut commit No.              297000, rd_s: x18, rd: 0x1ee053c8
dut commit No.              298000, rd_s: x05, rd: 0x0801f7fe
dut commit No.              299000, rd_s: x29, rd: 0x00010001
dut commit No.              300000, rd_s: x17, rd: 0x082007df
dut commit No.              301000, rd_s: x06, rd: 0x1ee059c0
dut commit No.              302000, rd_s: x00, rd: 0x00000000
dut commit No.              303000, rd_s: x17, rd: 0x1ee05b58
dut commit No.              304000, rd_s: x09, rd: 0xeffffed0
dut commit No.              305000, rd_s: x11, rd: 0x1ee05a4c
dut commit No.              306000, rd_s: x15, rd: 0x00000000
dut commit No.              307000, rd_s: x00, rd: 0x00000000
dut commit No.              308000, rd_s: x06, rd: 0x1ee05b5c
dut commit No.              309000, rd_s: x00, rd: 0x00000000
dut commit No.              310000, rd_s: x05, rd: 0x00000000
dut commit No.              311000, rd_s: x00, rd: 0x00000000
dut commit No.              312000, rd_s: x15, rd: 0x1ee05b84
dut commit No.              313000, rd_s: x05, rd: 0x0fbff040
dut commit No.              314000, rd_s: x01, rd: 0x1ed9f3c0
dut commit No.              315000, rd_s: x15, rd: 0x0ffc0003
dut commit No.              316000, rd_s: x16, rd: 0x1ee059cc
dut commit No.              317000, rd_s: x00, rd: 0x00000000
dut commit No.              318000, rd_s: x12, rd: 0x1ee05be4
dut commit No.              319000, rd_s: x00, rd: 0x00000000
dut commit No.              320000, rd_s: x00, rd: 0x00000000
dut commit No.              321000, rd_s: x00, rd: 0x00000000
dut commit No.              322000, rd_s: x08, rd: 0x00000000
dut commit No.              323000, rd_s: x17, rd: 0x03f3fc10
dut commit No.              324000, rd_s: x00, rd: 0x00000000
dut commit No.              325000, rd_s: x08, rd: 0x00000000
dut commit No.              326000, rd_s: x31, rd: 0x00000000
dut commit No.              327000, rd_s: x17, rd: 0x1ee05b5c
dut commit No.              328000, rd_s: x13, rd: 0x00000005
dut commit No.              329000, rd_s: x11, rd: 0x00000001
dut commit No.              330000, rd_s: x00, rd: 0x00000000
dut commit No.              331000, rd_s: x00, rd: 0x00000000
dut commit No.              332000, rd_s: x12, rd: 0x00000028
dut commit No.              333000, rd_s: x21, rd: 0xefffffb4
dut commit No.              334000, rd_s: x02, rd: 0xeffffe80
dut commit No.              335000, rd_s: x00, rd: 0x00000000
dut commit No.              336000, rd_s: x15, rd: 0x00000002
dut commit No.              337000, rd_s: x13, rd: 0x00000004
dut commit No.              338000, rd_s: x12, rd: 0x00000004
dut commit No.              339000, rd_s: x17, rd: 0xffffffff
dut commit No.              340000, rd_s: x01, rd: 0x1ed950ac
dut commit No.              341000, rd_s: x17, rd: 0x1ee05be0
dut commit No.              342000, rd_s: x21, rd: 0x00000000
dut commit No.              343000, rd_s: x16, rd: 0x1ee05b5c
dut commit No.              344000, rd_s: x12, rd: 0x0ffe06f0
dut commit No.              345000, rd_s: x00, rd: 0x00000000
dut commit No.              346000, rd_s: x12, rd: 0x1ee05b5c
dut commit No.              347000, rd_s: x05, rd: 0x00000000
dut commit No.              348000, rd_s: x09, rd: 0xefffff00
dut commit No.              349000, rd_s: x29, rd: 0x0000007f
dut commit No.              350000, rd_s: x01, rd: 0x1ed9f3c0
dut commit No.              351000, rd_s: x10, rd: 0x1ee05be0
dut commit No.              352000, rd_s: x01, rd: 0x1ed9f390
dut commit No.              353000, rd_s: x20, rd: 0xeffffec0
dut commit No.              354000, rd_s: x00, rd: 0x00000000
dut commit No.              355000, rd_s: x01, rd: 0x1eda9cac
dut commit No.              356000, rd_s: x00, rd: 0x00000000
dut commit No.              357000, rd_s: x00, rd: 0x00000000
dut commit No.              358000, rd_s: x12, rd: 0x07dff820
dut commit No.              359000, rd_s: x30, rd: 0x00000002
dut commit No.              360000, rd_s: x00, rd: 0x00000000
dut commit No.              361000, rd_s: x00, rd: 0x00000000
dut commit No.              362000, rd_s: x05, rd: 0x00000001
dut commit No.              363000, rd_s: x31, rd: 0x0fff789e
dut commit No.              364000, rd_s: x06, rd: 0x1ed94950
dut commit No.              365000, rd_s: x21, rd: 0x0802131e
dut commit No.              366000, rd_s: x00, rd: 0x00000000
dut commit No.              367000, rd_s: x14, rd: 0x1ee05b84
dut commit No.              368000, rd_s: x00, rd: 0x00000000
dut commit No.              369000, rd_s: x16, rd: 0x00000003
dut commit No.              370000, rd_s: x17, rd: 0x1ee05be4
dut commit No.              371000, rd_s: x00, rd: 0x00000000
dut commit No.              372000, rd_s: x12, rd: 0x0000002c
dut commit No.              373000, rd_s: x00, rd: 0x00000000
dut commit No.              374000, rd_s: x28, rd: 0x10fffeff
dut commit No.              375000, rd_s: x00, rd: 0x00000000
dut commit No.              376000, rd_s: x13, rd: 0x1ee059c0
dut commit No.              377000, rd_s: x14, rd: 0x00000001
dut commit No.              378000, rd_s: x09, rd: 0x00000000
dut commit No.              379000, rd_s: x08, rd: 0x00000000
dut commit No.              380000, rd_s: x06, rd: 0x00000002
dut commit No.              381000, rd_s: x30, rd: 0x00300fcf
dut commit No.              382000, rd_s: x07, rd: 0x00000008
dut commit No.              383000, rd_s: x28, rd: 0x0000000a
dut commit No.              384000, rd_s: x10, rd: 0x00000000
dut commit No.              385000, rd_s: x00, rd: 0x00000000
dut commit No.              386000, rd_s: x08, rd: 0x00000000
dut commit No.              387000, rd_s: x00, rd: 0x00000000
dut commit No.              388000, rd_s: x00, rd: 0x00000000
dut commit No.              389000, rd_s: x00, rd: 0x00000000
dut commit No.              390000, rd_s: x05, rd: 0x0000002c
dut commit No.              391000, rd_s: x12, rd: 0x0000007f
dut commit No.              392000, rd_s: x06, rd: 0x10000000
dut commit No.              393000, rd_s: x00, rd: 0x00000000
dut commit No.              394000, rd_s: x14, rd: 0x00000001
dut commit No.              395000, rd_s: x00, rd: 0x00000000
dut commit No.              396000, rd_s: x30, rd: 0x0fffffff
dut commit No.              397000, rd_s: x00, rd: 0x00000000
dut commit No.              398000, rd_s: x13, rd: 0x00000002
dut commit No.              399000, rd_s: x05, rd: 0x00000000
dut commit No.              400000, rd_s: x16, rd: 0x00000000
dut commit No.              401000, rd_s: x15, rd: 0x03ff90e0
dut commit No.              402000, rd_s: x00, rd: 0x00000000
dut commit No.              403000, rd_s: x00, rd: 0x00000000
dut commit No.              404000, rd_s: x10, rd: 0x1ee05be0
dut commit No.              405000, rd_s: x00, rd: 0x00000000
dut commit No.              406000, rd_s: x00, rd: 0x00000000
dut commit No.              407000, rd_s: x02, rd: 0xeffffe70
dut commit No.              408000, rd_s: x16, rd: 0x00ffff00
dut commit No.              409000, rd_s: x15, rd: 0x00000000
dut commit No.              410000, rd_s: x11, rd: 0x00000000
dut commit No.              411000, rd_s: x14, rd: 0x0f70008f
dut commit No.              412000, rd_s: x02, rd: 0xeffffe70
dut commit No.              413000, rd_s: x30, rd: 0x00000000
dut commit No.              414000, rd_s: x00, rd: 0x00000000
dut commit No.              415000, rd_s: x00, rd: 0x00000000
dut commit No.              416000, rd_s: x29, rd: 0x00000001
dut commit No.              417000, rd_s: x07, rd: 0x00000000
dut commit No.              418000, rd_s: x00, rd: 0x00000000
dut commit No.              419000, rd_s: x12, rd: 0x00aa5f55
dut commit No.              420000, rd_s: x11, rd: 0x0000000a
dut commit No.              421000, rd_s: x00, rd: 0x00000000
dut commit No.              422000, rd_s: x00, rd: 0x00000000
dut commit No.              423000, rd_s: x00, rd: 0x00000000
dut commit No.              424000, rd_s: x06, rd: 0x1ed94950
dut commit No.              425000, rd_s: x11, rd: 0x00000001
dut commit No.              426000, rd_s: x00, rd: 0x00000000
dut commit No.              427000, rd_s: x10, rd: 0x1ee05038
dut commit No.              428000, rd_s: x15, rd: 0xffffefff
dut commit No.              429000, rd_s: x15, rd: 0x0000000b
dut commit No.              430000, rd_s: x29, rd: 0x00000006
dut commit No.              431000, rd_s: x13, rd: 0x1ee059b4
dut commit No.              432000, rd_s: x11, rd: 0x026a2d97
dut commit No.              433000, rd_s: x11, rd: 0x1ee00770
dut commit No.              434000, rd_s: x12, rd: 0xeffffec0
dut commit No.              435000, rd_s: x17, rd: 0x0fffffff
dut commit No.              436000, rd_s: x30, rd: 0x00000006
dut commit No.              437000, rd_s: x00, rd: 0x00000000
dut commit No.              438000, rd_s: x08, rd: 0x1ee008a0
dut commit No.              439000, rd_s: x14, rd: 0x1ee01000
dut commit No.              440000, rd_s: x06, rd: 0x00000006
dut commit No.              441000, rd_s: x17, rd: 0x1ee05a48
dut commit No.              442000, rd_s: x16, rd: 0x1ee05a48
dut commit No.              443000, rd_s: x09, rd: 0xeffffee0
dut commit No.              444000, rd_s: x00, rd: 0x00000000
dut commit No.              445000, rd_s: x17, rd: 0x00000003
dut commit No.              446000, rd_s: x13, rd: 0x1ee00908
dut commit No.              447000, rd_s: x14, rd: 0x00000038
dut commit No.              448000, rd_s: x00, rd: 0x00000000
dut commit No.              449000, rd_s: x02, rd: 0xeffffec0
dut commit No.              450000, rd_s: x19, rd: 0x00000000
dut commit No.              451000, rd_s: x15, rd: 0x00000001
dut commit No.              452000, rd_s: x13, rd: 0x1ee059cc
dut commit No.              453000, rd_s: x15, rd: 0x00000001
dut commit No.              454000, rd_s: x09, rd: 0x00000000
dut commit No.              455000, rd_s: x08, rd: 0x00000006
dut commit No.              456000, rd_s: x05, rd: 0x00000018
dut commit No.              457000, rd_s: x19, rd: 0x00000000
dut commit No.              458000, rd_s: x15, rd: 0x00000001
dut commit No.              459000, rd_s: x11, rd: 0x00000005
dut commit No.              460000, rd_s: x01, rd: 0x1ed9db98
dut commit No.              461000, rd_s: x31, rd: 0x0fffffff
dut commit No.              462000, rd_s: x29, rd: 0x00001fff
dut commit No.              463000, rd_s: x16, rd: 0x00000001
dut commit No.              464000, rd_s: x06, rd: 0x1ee059c0
dut commit No.              465000, rd_s: x16, rd: 0x1ee05828
dut commit No.              466000, rd_s: x05, rd: 0x00000018
dut commit No.              467000, rd_s: x14, rd: 0x00000001
dut commit No.              468000, rd_s: x16, rd: 0x00000004
dut commit No.              469000, rd_s: x14, rd: 0x0fffffff
dut commit No.              470000, rd_s: x00, rd: 0x00000000
dut commit No.              471000, rd_s: x14, rd: 0x1ee059c0
dut commit No.              472000, rd_s: x07, rd: 0x0fffffff
dut commit No.              473000, rd_s: x08, rd: 0x00000000
dut commit No.              474000, rd_s: x01, rd: 0x1ed91970
dut commit No.              475000, rd_s: x00, rd: 0x00000000
dut commit No.              476000, rd_s: x00, rd: 0x00000000
dut commit No.              477000, rd_s: x10, rd: 0x00000005
dut commit No.              478000, rd_s: x14, rd: 0x0ffffff3
dut commit No.              479000, rd_s: x12, rd: 0x0fffffff
dut commit No.              480000, rd_s: x15, rd: 0x1ee05840
dut commit No.              481000, rd_s: x00, rd: 0x00000000
dut commit No.              482000, rd_s: x00, rd: 0x00000000
dut commit No.              483000, rd_s: x00, rd: 0x00000000
dut commit No.              484000, rd_s: x02, rd: 0xeffffec0
dut commit No.              485000, rd_s: x29, rd: 0x00000001
dut commit No.              486000, rd_s: x12, rd: 0x10000000
dut commit No.              487000, rd_s: x19, rd: 0x1ee05008
dut commit No.              488000, rd_s: x09, rd: 0xeffffef0
dut commit No.              489000, rd_s: x11, rd: 0x00000002
dut commit No.              490000, rd_s: x31, rd: 0x00000000
dut commit No.              491000, rd_s: x02, rd: 0xeffffea0
dut commit No.              492000, rd_s: x00, rd: 0x00000000
dut commit No.              493000, rd_s: x30, rd: 0x00000003
dut commit No.              494000, rd_s: x29, rd: 0xffffffde
dut commit No.              495000, rd_s: x07, rd: 0x00000018
dut commit No.              496000, rd_s: x10, rd: 0x00000004
dut commit No.              497000, rd_s: x11, rd: 0xefffff10
dut commit No.              498000, rd_s: x19, rd: 0x1ee05008
dut commit No.              499000, rd_s: x06, rd: 0x00000000
dut commit No.              500000, rd_s: x01, rd: 0x1eda9cac
dut commit No.              501000, rd_s: x12, rd: 0x0000000c
dut commit No.              502000, rd_s: x15, rd: 0x00000000
dut commit No.              503000, rd_s: x01, rd: 0x1ed91970
dut commit No.              504000, rd_s: x16, rd: 0x1ee05a80
dut commit No.              505000, rd_s: x10, rd: 0x00000001
dut commit No.              506000, rd_s: x12, rd: 0x00000000
dut commit No.              507000, rd_s: x02, rd: 0xeffffeb0
dut commit No.              508000, rd_s: x17, rd: 0x1ee05830
dut commit No.              509000, rd_s: x00, rd: 0x00000000
dut commit No.              510000, rd_s: x17, rd: 0x00000006
dut commit No.              511000, rd_s: x00, rd: 0x00000000
dut commit No.              512000, rd_s: x00, rd: 0x00000000
dut commit No.              513000, rd_s: x02, rd: 0xeffffec0
dut commit No.              514000, rd_s: x10, rd: 0x00000000
dut commit No.              515000, rd_s: x06, rd: 0x00000002
dut commit No.              516000, rd_s: x00, rd: 0x00000000
dut commit No.              517000, rd_s: x16, rd: 0x00000001
dut commit No.              518000, rd_s: x29, rd: 0x079e79e7
dut commit No.              519000, rd_s: x00, rd: 0x00000000
dut commit No.              520000, rd_s: x00, rd: 0x00000000
dut commit No.              521000, rd_s: x16, rd: 0x1ee05a84
dut commit No.              522000, rd_s: x00, rd: 0x00000000
dut commit No.              523000, rd_s: x31, rd: 0x01861861
dut commit No.              524000, rd_s: x00, rd: 0x00000000
dut commit No.              525000, rd_s: x29, rd: 0x09e79e79
dut commit No.              526000, rd_s: x00, rd: 0x00000000
dut commit No.              527000, rd_s: x31, rd: 0x0cf3cf3c
dut commit No.              528000, rd_s: x06, rd: 0x1ee059c4
dut commit No.              529000, rd_s: x14, rd: 0x09e79e79
dut commit No.              530000, rd_s: x10, rd: 0xeffffef0
dut commit No.              531000, rd_s: x05, rd: 0x00000001
dut commit No.              532000, rd_s: x12, rd: 0x10000000
dut commit No.              533000, rd_s: x00, rd: 0x00000000
dut commit No.              534000, rd_s: x06, rd: 0x1ee05524
dut commit No.              535000, rd_s: x16, rd: 0x00000004
dut commit No.              536000, rd_s: x00, rd: 0x00000000
dut commit No.              537000, rd_s: x12, rd: 0x00000001
dut commit No.              538000, rd_s: x18, rd: 0xefffff00
dut commit No.              539000, rd_s: x08, rd: 0x00c30c1b
dut commit No.              540000, rd_s: x00, rd: 0x00000000
dut commit No.              541000, rd_s: x02, rd: 0xefffff00
dut commit No.              542000, rd_s: x00, rd: 0x00000000
Monitor: Power Start time is           3993292205
*Verdi* : fsdbDumpon - All FSDB files at 3,993,292,205 ps.
dut commit No.              543000, rd_s: x14, rd: 0x1ee05320
dut commit No.              544000, rd_s: x12, rd: 0xc4771a83
dut commit No.              545000, rd_s: x11, rd: 0x8c2ddef6
dut commit No.              546000, rd_s: x00, rd: 0x00000000
dut commit No.              547000, rd_s: x15, rd: 0x8771f681
dut commit No.              548000, rd_s: x00, rd: 0x00000000
dut commit No.              549000, rd_s: x27, rd: 0xc3370000
dut commit No.              550000, rd_s: x19, rd: 0x1ee05008
dut commit No.              551000, rd_s: x14, rd: 0xeffffe38
dut commit No.              552000, rd_s: x00, rd: 0x00000000
dut commit No.              553000, rd_s: x14, rd: 0x00000016
dut commit No.              554000, rd_s: x00, rd: 0x00000000
dut commit No.              555000, rd_s: x11, rd: 0x0000001c
dut commit No.              556000, rd_s: x11, rd: 0x00000008
dut commit No.              557000, rd_s: x31, rd: 0x00000006
dut commit No.              558000, rd_s: x06, rd: 0x016d12d4
dut commit No.              559000, rd_s: x05, rd: 0x75e4ce00
dut commit No.              560000, rd_s: x11, rd: 0xf0000001
dut commit No.              561000, rd_s: x00, rd: 0x00000000
dut commit No.              562000, rd_s: x00, rd: 0x00000000
dut commit No.              563000, rd_s: x14, rd: 0x1fffffff
dut commit No.              564000, rd_s: x14, rd: 0x00000020
dut commit No.              565000, rd_s: x00, rd: 0x00000000
dut commit No.              566000, rd_s: x14, rd: 0x1ee05b08
dut commit No.              567000, rd_s: x00, rd: 0x00000000
dut commit No.              568000, rd_s: x14, rd: 0x00000049
dut commit No.              569000, rd_s: x14, rd: 0xf0000000
dut commit No.              570000, rd_s: x15, rd: 0x052b826c
dut commit No.              571000, rd_s: x29, rd: 0x00000000
dut commit No.              572000, rd_s: x18, rd: 0xefffed90
dut commit No.              573000, rd_s: x31, rd: 0x00000002
dut commit No.              574000, rd_s: x29, rd: 0x0ffffff8
dut commit No.              575000, rd_s: x15, rd: 0x1ee05c6c
dut commit No.              576000, rd_s: x13, rd: 0x00000318
dut commit No.              577000, rd_s: x10, rd: 0x0000000b
dut commit No.              578000, rd_s: x13, rd: 0x0157097e
dut commit No.              579000, rd_s: x16, rd: 0x00000000
dut commit No.              580000, rd_s: x05, rd: 0x20165436
dut commit No.              581000, rd_s: x06, rd: 0x00000000
dut commit No.              582000, rd_s: x23, rd: 0x09b083c2
dut commit No.              583000, rd_s: x02, rd: 0xefffee40
dut commit No.              584000, rd_s: x24, rd: 0x0022d769
dut commit No.              585000, rd_s: x07, rd: 0x89249cca
dut commit No.              586000, rd_s: x26, rd: 0x42e57069
dut commit No.              587000, rd_s: x16, rd: 0x092b6e10
dut commit No.              588000, rd_s: x20, rd: 0x0000003a
dut commit No.              589000, rd_s: x00, rd: 0x00000000
dut commit No.              590000, rd_s: x15, rd: 0xcb8c4412
dut commit No.              591000, rd_s: x25, rd: 0x001396df
dut commit No.              592000, rd_s: x13, rd: 0x0c0752fa
dut commit No.              593000, rd_s: x21, rd: 0xefffde90
dut commit No.              594000, rd_s: x00, rd: 0x00000000
dut commit No.              595000, rd_s: x17, rd: 0x17e37860
dut commit No.              596000, rd_s: x15, rd: 0x00156278
dut commit No.              597000, rd_s: x07, rd: 0xcb23bede
dut commit No.              598000, rd_s: x21, rd: 0x25918841
dut commit No.              599000, rd_s: x08, rd: 0x1ee05a80
dut commit No.              600000, rd_s: x10, rd: 0xefffeea0
dut commit No.              601000, rd_s: x00, rd: 0x00000000
dut commit No.              602000, rd_s: x25, rd: 0x000fa00f
dut commit No.              603000, rd_s: x31, rd: 0x0fffffff
dut commit No.              604000, rd_s: x00, rd: 0x00000000
dut commit No.              605000, rd_s: x00, rd: 0x00000000
dut commit No.              606000, rd_s: x00, rd: 0x00000000
dut commit No.              607000, rd_s: x11, rd: 0x0000000b
dut commit No.              608000, rd_s: x14, rd: 0x00000000
dut commit No.              609000, rd_s: x05, rd: 0x000000ff
dut commit No.              610000, rd_s: x17, rd: 0x00000001
dut commit No.              611000, rd_s: x15, rd: 0x00000011
dut commit No.              612000, rd_s: x22, rd: 0x00000000
dut commit No.              613000, rd_s: x30, rd: 0x00000000
dut commit No.              614000, rd_s: x12, rd: 0xc7526d80
dut commit No.              615000, rd_s: x20, rd: 0x00000002
dut commit No.              616000, rd_s: x21, rd: 0x0d154c9c
dut commit No.              617000, rd_s: x07, rd: 0x01a5ad9e
dut commit No.              618000, rd_s: x16, rd: 0x1ee05a8c
dut commit No.              619000, rd_s: x17, rd: 0x1ee05aa0
dut commit No.              620000, rd_s: x00, rd: 0x00000000
dut commit No.              621000, rd_s: x14, rd: 0x013d4a8f
dut commit No.              622000, rd_s: x19, rd: 0x7c3ed5b9
dut commit No.              623000, rd_s: x20, rd: 0xe6829135
dut commit No.              624000, rd_s: x00, rd: 0x00000000
dut commit No.              625000, rd_s: x00, rd: 0x00000000
dut commit No.              626000, rd_s: x25, rd: 0x9c8d0932
dut commit No.              627000, rd_s: x13, rd: 0x00000000
dut commit No.              628000, rd_s: x15, rd: 0x00000003
dut commit No.              629000, rd_s: x26, rd: 0x009d61c3
dut commit No.              630000, rd_s: x00, rd: 0x00000000
dut commit No.              631000, rd_s: x31, rd: 0x81634cdf
dut commit No.              632000, rd_s: x12, rd: 0x00000000
dut commit No.              633000, rd_s: x23, rd: 0x0fffffff
dut commit No.              634000, rd_s: x05, rd: 0x0fffffff
dut commit No.              635000, rd_s: x29, rd: 0x00000003
dut commit No.              636000, rd_s: x15, rd: 0x00000000
dut commit No.              637000, rd_s: x21, rd: 0x000002f0
dut commit No.              638000, rd_s: x00, rd: 0x00000000
dut commit No.              639000, rd_s: x27, rd: 0x0000000a
dut commit No.              640000, rd_s: x24, rd: 0x00000000
dut commit No.              641000, rd_s: x13, rd: 0x1ee054ac
dut commit No.              642000, rd_s: x25, rd: 0x03212249
dut commit No.              643000, rd_s: x30, rd: 0x00000003
dut commit No.              644000, rd_s: x14, rd: 0xc1343a2d
dut commit No.              645000, rd_s: x20, rd: 0x00000001
dut commit No.              646000, rd_s: x23, rd: 0x00000000
dut commit No.              647000, rd_s: x16, rd: 0x00fea3a8
dut commit No.              648000, rd_s: x00, rd: 0x00000000
dut commit No.              649000, rd_s: x15, rd: 0x00000000
dut commit No.              650000, rd_s: x00, rd: 0x00000000
dut commit No.              651000, rd_s: x00, rd: 0x00000000
dut commit No.              652000, rd_s: x19, rd: 0x00000000
dut commit No.              653000, rd_s: x30, rd: 0x00000008
dut commit No.              654000, rd_s: x07, rd: 0x6583d101
dut commit No.              655000, rd_s: x23, rd: 0x00f9da78
dut commit No.              656000, rd_s: x20, rd: 0x0000000b
dut commit No.              657000, rd_s: x15, rd: 0x0106ee98
dut commit No.              658000, rd_s: x00, rd: 0x00000000
dut commit No.              659000, rd_s: x16, rd: 0x0372a518
dut commit No.              660000, rd_s: x26, rd: 0x00000000
dut commit No.              661000, rd_s: x24, rd: 0x002e9ae3
dut commit No.              662000, rd_s: x00, rd: 0x00000000
dut commit No.              663000, rd_s: x22, rd: 0xe01260a9
dut commit No.              664000, rd_s: x24, rd: 0x001cc3ab
dut commit No.              665000, rd_s: x12, rd: 0x00000000
dut commit No.              666000, rd_s: x13, rd: 0x00000002
dut commit No.              667000, rd_s: x05, rd: 0x0fffffff
dut commit No.              668000, rd_s: x15, rd: 0xefffde90
dut commit No.              669000, rd_s: x29, rd: 0x00000002
dut commit No.              670000, rd_s: x16, rd: 0x1ee05a9c
dut commit No.              671000, rd_s: x24, rd: 0xbcbaab9b
dut commit No.              672000, rd_s: x23, rd: 0x0256781d
dut commit No.              673000, rd_s: x08, rd: 0x00000000
dut commit No.              674000, rd_s: x22, rd: 0x0fffffff
dut commit No.              675000, rd_s: x31, rd: 0x00000016
dut commit No.              676000, rd_s: x13, rd: 0x30000000
dut commit No.              677000, rd_s: x15, rd: 0xefffdee8
dut commit No.              678000, rd_s: x24, rd: 0x00ce92df
dut commit No.              679000, rd_s: x00, rd: 0x00000000
dut commit No.              680000, rd_s: x00, rd: 0x00000000
dut commit No.              681000, rd_s: x00, rd: 0x00000000
dut commit No.              682000, rd_s: x00, rd: 0x00000000
dut commit No.              683000, rd_s: x08, rd: 0x000000eb
dut commit No.              684000, rd_s: x00, rd: 0x00000000
dut commit No.              685000, rd_s: x08, rd: 0x000ccc6a
dut commit No.              686000, rd_s: x11, rd: 0x0000001c
dut commit No.              687000, rd_s: x00, rd: 0x00000000
Monitor: Power Stop time is           4824143075
*Verdi* : fsdbDumpoff - All FSDB files at 4,824,143,075 ps.
dut commit No.              688000, rd_s: x01, rd: 0x1ed5d410
dut commit No.              689000, rd_s: x15, rd: 0x0000008b
dut commit No.              690000, rd_s: x00, rd: 0x00000000
dut commit No.              691000, rd_s: x06, rd: 0x00000002
dut commit No.              692000, rd_s: x17, rd: 0x00000000
dut commit No.              693000, rd_s: x30, rd: 0x00000006
dut commit No.              694000, rd_s: x08, rd: 0x0c6a94bd
dut commit No.              695000, rd_s: x31, rd: 0x00000000
dut commit No.              696000, rd_s: x02, rd: 0xeffffde0
dut commit No.              697000, rd_s: x00, rd: 0x00000000
dut commit No.              698000, rd_s: x15, rd: 0x1ee00aa0
dut commit No.              699000, rd_s: x01, rd: 0x1ed8fea0
dut commit No.              700000, rd_s: x13, rd: 0x00000018
dut commit No.              701000, rd_s: x00, rd: 0x00000000
dut commit No.              702000, rd_s: x15, rd: 0x1ee05240
dut commit No.              703000, rd_s: x07, rd: 0x00000003
dut commit No.              704000, rd_s: x00, rd: 0x00000000
dut commit No.              705000, rd_s: x00, rd: 0x00000000
dut commit No.              706000, rd_s: x00, rd: 0x00000000
dut commit No.              707000, rd_s: x29, rd: 0x00000001
dut commit No.              708000, rd_s: x29, rd: 0x00000000
dut commit No.              709000, rd_s: x00, rd: 0x00000000
dut commit No.              710000, rd_s: x02, rd: 0xeffffe30
dut commit No.              711000, rd_s: x30, rd: 0x0fffffff
dut commit No.              712000, rd_s: x00, rd: 0x00000000
dut commit No.              713000, rd_s: x29, rd: 0x07408000
dut commit No.              714000, rd_s: x00, rd: 0x00000000
dut commit No.              715000, rd_s: x29, rd: 0x00000000
dut commit No.              716000, rd_s: x14, rd: 0x00001e49
dut commit No.              717000, rd_s: x31, rd: 0x00000000
dut commit No.              718000, rd_s: x07, rd: 0x00000028
dut commit No.              719000, rd_s: x00, rd: 0x00000000
dut commit No.              720000, rd_s: x00, rd: 0x00000000
dut commit No.              721000, rd_s: x29, rd: 0x055dbac7
dut commit No.              722000, rd_s: x28, rd: 0x0000000a
dut commit No.              723000, rd_s: x29, rd: 0x02ef05b6
dut commit No.              724000, rd_s: x30, rd: 0x1fffffff
dut commit No.              725000, rd_s: x00, rd: 0x00000000
dut commit No.              726000, rd_s: x10, rd: 0x00000002
dut commit No.              727000, rd_s: x31, rd: 0x00000002
dut commit No.              728000, rd_s: x00, rd: 0x00000000
dut commit No.              729000, rd_s: x13, rd: 0x00000004
dut commit No.              730000, rd_s: x14, rd: 0x00000001
dut commit No.              731000, rd_s: x00, rd: 0x00000000
dut commit No.              732000, rd_s: x17, rd: 0x1ee05090
dut commit No.              733000, rd_s: x15, rd: 0xeffffe70
dut commit No.              734000, rd_s: x17, rd: 0x1ee050b8
dut commit No.              735000, rd_s: x00, rd: 0x00000000
dut commit No.              736000, rd_s: x12, rd: 0x1ee051c0
dut commit No.              737000, rd_s: x00, rd: 0x00000000
dut commit No.              738000, rd_s: x15, rd: 0x00000000
dut commit No.              739000, rd_s: x15, rd: 0x1ee0513c
dut commit No.              740000, rd_s: x05, rd: 0xffffffff
dut commit No.              741000, rd_s: x02, rd: 0xeffffe50
dut commit No.              742000, rd_s: x28, rd: 0x00000009
dut commit No.              743000, rd_s: x30, rd: 0x00000000
dut commit No.              744000, rd_s: x29, rd: 0x0a639d4e
dut commit No.              745000, rd_s: x16, rd: 0x00000000
dut commit No.              746000, rd_s: x31, rd: 0x00000000
dut commit No.              747000, rd_s: x11, rd: 0x1ee050a4
dut commit No.              748000, rd_s: x01, rd: 0x1ed93cb4
dut commit No.              749000, rd_s: x08, rd: 0x00000000
dut commit No.              750000, rd_s: x17, rd: 0x0000000b
dut commit No.              751000, rd_s: x29, rd: 0x000000f2
dut commit No.              752000, rd_s: x00, rd: 0x00000000
dut commit No.              753000, rd_s: x00, rd: 0x00000000
dut commit No.              754000, rd_s: x07, rd: 0x00000003
dut commit No.              755000, rd_s: x00, rd: 0x00000000
dut commit No.              756000, rd_s: x00, rd: 0x00000000
dut commit No.              757000, rd_s: x10, rd: 0x00000007
dut commit No.              758000, rd_s: x14, rd: 0x00000001
dut commit No.              759000, rd_s: x28, rd: 0x03000000
dut commit No.              760000, rd_s: x20, rd: 0x00a029f6
dut commit No.              761000, rd_s: x00, rd: 0x00000000
dut commit No.              762000, rd_s: x11, rd: 0xeffffe80
dut commit No.              763000, rd_s: x30, rd: 0x0e5988c0
dut commit No.              764000, rd_s: x15, rd: 0x00000020
dut commit No.              765000, rd_s: x20, rd: 0xeffffe90
dut commit No.              766000, rd_s: x29, rd: 0x00000000
dut commit No.              767000, rd_s: x14, rd: 0x00000001
dut commit No.              768000, rd_s: x14, rd: 0x0fffffff
dut commit No.              769000, rd_s: x12, rd: 0x00000000
dut commit No.              770000, rd_s: x19, rd: 0x0e28ab3e
dut commit No.              771000, rd_s: x00, rd: 0x00000000
dut commit No.              772000, rd_s: x10, rd: 0x00000000
dut commit No.              773000, rd_s: x30, rd: 0x00000003
dut commit No.              774000, rd_s: x00, rd: 0x00000000
dut commit No.              775000, rd_s: x14, rd: 0x0b624625
dut commit No.              776000, rd_s: x31, rd: 0x04768b7e
dut commit No.              777000, rd_s: x14, rd: 0x08000000
dut commit No.              778000, rd_s: x00, rd: 0x00000000
dut commit No.              779000, rd_s: x10, rd: 0xeffffe90
dut commit No.              780000, rd_s: x10, rd: 0xeffffe80
dut commit No.              781000, rd_s: x00, rd: 0x00000000
dut commit No.              782000, rd_s: x07, rd: 0x00000008
dut commit No.              783000, rd_s: x00, rd: 0x00000000
dut commit No.              784000, rd_s: x20, rd: 0x0c800002
dut commit No.              785000, rd_s: x10, rd: 0x00000002
dut commit No.              786000, rd_s: x15, rd: 0x00000000
dut commit No.              787000, rd_s: x00, rd: 0x00000000
dut commit No.              788000, rd_s: x00, rd: 0x00000000
dut commit No.              789000, rd_s: x01, rd: 0x1ed9dc48
dut commit No.              790000, rd_s: x16, rd: 0x1ee050a8
dut commit No.              791000, rd_s: x12, rd: 0xeffffe80
dut commit No.              792000, rd_s: x12, rd: 0xeffffe80
dut commit No.              793000, rd_s: x12, rd: 0xeffffe80
dut commit No.              794000, rd_s: x11, rd: 0xeffffe80
dut commit No.              795000, rd_s: x06, rd: 0x0000001c
dut commit No.              796000, rd_s: x06, rd: 0x0000001c
dut commit No.              797000, rd_s: x06, rd: 0x0000001c
dut commit No.              798000, rd_s: x06, rd: 0x0000001c
dut commit No.              799000, rd_s: x06, rd: 0x0000001c
dut commit No.              800000, rd_s: x00, rd: 0x00000000
dut commit No.              801000, rd_s: x00, rd: 0x00000000
dut commit No.              802000, rd_s: x00, rd: 0x00000000
dut commit No.              803000, rd_s: x00, rd: 0x00000000
dut commit No.              804000, rd_s: x00, rd: 0x00000000
dut commit No.              805000, rd_s: x00, rd: 0x00000000
dut commit No.              806000, rd_s: x00, rd: 0x00000000
dut commit No.              807000, rd_s: x12, rd: 0x0000002c
dut commit No.              808000, rd_s: x12, rd: 0x0000002c
dut commit No.              809000, rd_s: x00, rd: 0x00000000
dut commit No.              810000, rd_s: x09, rd: 0xeffffea0
dut commit No.              811000, rd_s: x10, rd: 0xffffffff
dut commit No.              812000, rd_s: x14, rd: 0x08000000
dut commit No.              813000, rd_s: x15, rd: 0x1ee05130
dut commit No.              814000, rd_s: x10, rd: 0xeffffe90
dut commit No.              815000, rd_s: x31, rd: 0xffffffff
dut commit No.              816000, rd_s: x22, rd: 0xeffffe90
dut commit No.              817000, rd_s: x05, rd: 0xffffffff
dut commit No.              818000, rd_s: x00, rd: 0x00000000
dut commit No.              819000, rd_s: x15, rd: 0x00000001
dut commit No.              820000, rd_s: x00, rd: 0x00000000
dut commit No.              821000, rd_s: x16, rd: 0x0000000b
dut commit No.              822000, rd_s: x30, rd: 0x0128f452
dut commit No.              823000, rd_s: x28, rd: 0x00d12bc6
dut commit No.              824000, rd_s: x15, rd: 0x00000000
dut commit No.              825000, rd_s: x00, rd: 0x00000000
dut commit No.              826000, rd_s: x11, rd: 0x00000003
dut commit No.              827000, rd_s: x00, rd: 0x00000000
dut commit No.              828000, rd_s: x00, rd: 0x00000000
dut commit No.              829000, rd_s: x00, rd: 0x00000000
dut commit No.              830000, rd_s: x13, rd: 0x00000000
dut commit No.              831000, rd_s: x16, rd: 0x00000004
dut commit No.              832000, rd_s: x08, rd: 0x00000000
dut commit No.              833000, rd_s: x15, rd: 0x1ee051cc
dut commit No.              834000, rd_s: x00, rd: 0x00000000
dut commit No.              835000, rd_s: x00, rd: 0x00000000
dut commit No.              836000, rd_s: x17, rd: 0x00000006
dut commit No.              837000, rd_s: x18, rd: 0x1ee05b08
dut commit No.              838000, rd_s: x14, rd: 0x1ee050a4
dut commit No.              839000, rd_s: x00, rd: 0x00000000
dut commit No.              840000, rd_s: x00, rd: 0x00000000
dut commit No.              841000, rd_s: x06, rd: 0x10000000
dut commit No.              842000, rd_s: x00, rd: 0x00000000
dut commit No.              843000, rd_s: x08, rd: 0x00000000
dut commit No.              844000, rd_s: x06, rd: 0x00000002
dut commit No.              845000, rd_s: x29, rd: 0x00000152
dut commit No.              846000, rd_s: x22, rd: 0x1ee03a08
dut commit No.              847000, rd_s: x28, rd: 0x00000004
dut commit No.              848000, rd_s: x05, rd: 0x00000000
dut commit No.              849000, rd_s: x19, rd: 0x00000000
dut commit No.              850000, rd_s: x31, rd: 0x00000002
dut commit No.              851000, rd_s: x31, rd: 0x00000000
dut commit No.              852000, rd_s: x08, rd: 0x0000000b
dut commit No.              853000, rd_s: x07, rd: 0x07b956a4
dut commit No.              854000, rd_s: x16, rd: 0x1ee05254
dut commit No.              855000, rd_s: x28, rd: 0x0194b083
dut commit No.              856000, rd_s: x31, rd: 0x0000000a
dut commit No.              857000, rd_s: x00, rd: 0x00000000
dut commit No.              858000, rd_s: x30, rd: 0x0e56533e
dut commit No.              859000, rd_s: x01, rd: 0x1ed91970
dut commit No.              860000, rd_s: x09, rd: 0xeffffea0
dut commit No.              861000, rd_s: x12, rd: 0x1ee0519c
dut commit No.              862000, rd_s: x05, rd: 0x00000000
dut commit No.              863000, rd_s: x29, rd: 0x00000000
dut commit No.              864000, rd_s: x01, rd: 0x1eda9cac
dut commit No.              865000, rd_s: x13, rd: 0x0000000b
dut commit No.              866000, rd_s: x00, rd: 0x00000000
dut commit No.              867000, rd_s: x20, rd: 0xeffffe50
dut commit No.              868000, rd_s: x10, rd: 0xffffffff
dut commit No.              869000, rd_s: x12, rd: 0x00000000
dut commit No.              870000, rd_s: x00, rd: 0x00000000
dut commit No.              871000, rd_s: x00, rd: 0x00000000
dut commit No.              872000, rd_s: x12, rd: 0x00000001
dut commit No.              873000, rd_s: x12, rd: 0x0000000e
dut commit No.              874000, rd_s: x00, rd: 0x00000000
dut commit No.              875000, rd_s: x16, rd: 0x02a880ae
dut commit No.              876000, rd_s: x00, rd: 0x00000000
dut commit No.              877000, rd_s: x13, rd: 0x1ee05114
dut commit No.              878000, rd_s: x05, rd: 0x00000020
dut commit No.              879000, rd_s: x15, rd: 0x00000001
dut commit No.              880000, rd_s: x13, rd: 0x00000004
dut commit No.              881000, rd_s: x00, rd: 0x00000000
dut commit No.              882000, rd_s: x16, rd: 0x00000001
dut commit No.              883000, rd_s: x11, rd: 0x00000003
dut commit No.              884000, rd_s: x10, rd: 0x00000010
dut commit No.              885000, rd_s: x20, rd: 0x0f40d934
dut commit No.              886000, rd_s: x00, rd: 0x00000000
dut commit No.              887000, rd_s: x19, rd: 0xeffffea0
dut commit No.              888000, rd_s: x19, rd: 0x0e502e71
dut commit No.              889000, rd_s: x01, rd: 0x1ed93b24
dut commit No.              890000, rd_s: x31, rd: 0x00000000
dut commit No.              891000, rd_s: x00, rd: 0x00000000
dut commit No.              892000, rd_s: x00, rd: 0x00000000
dut commit No.              893000, rd_s: x28, rd: 0x00000003
dut commit No.              894000, rd_s: x06, rd: 0x1ed999a0
dut commit No.              895000, rd_s: x09, rd: 0x1ee05af0
dut commit No.              896000, rd_s: x31, rd: 0x0dd6e790
dut commit No.              897000, rd_s: x08, rd: 0x00000000
dut commit No.              898000, rd_s: x11, rd: 0x0000000b
dut commit No.              899000, rd_s: x00, rd: 0x00000000
dut commit No.              900000, rd_s: x14, rd: 0x1ee05228
dut commit No.              901000, rd_s: x00, rd: 0x00000000
dut commit No.              902000, rd_s: x00, rd: 0x00000000
dut commit No.              903000, rd_s: x31, rd: 0x0efbb9b1
dut commit No.              904000, rd_s: x12, rd: 0x1ee051ac
dut commit No.              905000, rd_s: x15, rd: 0x00000000
dut commit No.              906000, rd_s: x16, rd: 0x1ee051c8
dut commit No.              907000, rd_s: x13, rd: 0x1ee05090
dut commit No.              908000, rd_s: x07, rd: 0x08ea67e3
dut commit No.              909000, rd_s: x00, rd: 0x00000000
dut commit No.              910000, rd_s: x00, rd: 0x00000000
dut commit No.              911000, rd_s: x08, rd: 0x00000000
dut commit No.              912000, rd_s: x06, rd: 0x1ee051a0
dut commit No.              913000, rd_s: x10, rd: 0x00000002
dut commit No.              914000, rd_s: x29, rd: 0x00000001
dut commit No.              915000, rd_s: x00, rd: 0x00000000
dut commit No.              916000, rd_s: x11, rd: 0xeffffea0
dut commit No.              917000, rd_s: x08, rd: 0xeffffe70
dut commit No.              918000, rd_s: x30, rd: 0x0fe480e4
dut commit No.              919000, rd_s: x15, rd: 0x1ee051c8
dut commit No.              920000, rd_s: x00, rd: 0x00000000
dut commit No.              921000, rd_s: x15, rd: 0x00000001
dut commit No.              922000, rd_s: x00, rd: 0x00000000
dut commit No.              923000, rd_s: x00, rd: 0x00000000
dut commit No.              924000, rd_s: x31, rd: 0x0d30dc87
dut commit No.              925000, rd_s: x05, rd: 0x00000000
dut commit No.              926000, rd_s: x15, rd: 0x00000001
dut commit No.              927000, rd_s: x15, rd: 0x0000000b
dut commit No.              928000, rd_s: x22, rd: 0x1a8aefe9
dut commit No.              929000, rd_s: x06, rd: 0x0000000b
dut commit No.              930000, rd_s: x13, rd: 0x0000005e
dut commit No.              931000, rd_s: x13, rd: 0x1ee05094
dut commit No.              932000, rd_s: x11, rd: 0xeffffe90
dut commit No.              933000, rd_s: x21, rd: 0x13b54b19
dut commit No.              934000, rd_s: x14, rd: 0x00000001
dut commit No.              935000, rd_s: x00, rd: 0x00000000
dut commit No.              936000, rd_s: x19, rd: 0x1ee05468
dut commit No.              937000, rd_s: x14, rd: 0x0059ac21
dut commit No.              938000, rd_s: x02, rd: 0xeffffe40
dut commit No.              939000, rd_s: x00, rd: 0x00000000
dut commit No.              940000, rd_s: x00, rd: 0x00000000
dut commit No.              941000, rd_s: x12, rd: 0x01e6b91c
dut commit No.              942000, rd_s: x00, rd: 0x00000000
dut commit No.              943000, rd_s: x29, rd: 0x00000000
dut commit No.              944000, rd_s: x01, rd: 0x1ed9dc2c
dut commit No.              945000, rd_s: x19, rd: 0xfee74663
dut commit No.              946000, rd_s: x11, rd: 0xeffffea0
dut commit No.              947000, rd_s: x08, rd: 0x036cdf98
dut commit No.              948000, rd_s: x16, rd: 0x0af8f6d5
dut commit No.              949000, rd_s: x06, rd: 0x1ed999a0
dut commit No.              950000, rd_s: x10, rd: 0x1ee05234
dut commit No.              951000, rd_s: x30, rd: 0x00000002
dut commit No.              952000, rd_s: x11, rd: 0x0000000b
dut commit No.              953000, rd_s: x02, rd: 0xeffffe30
dut commit No.              954000, rd_s: x28, rd: 0x09a91f5e
dut commit No.              955000, rd_s: x00, rd: 0x00000000
dut commit No.              956000, rd_s: x29, rd: 0x00000000
dut commit No.              957000, rd_s: x14, rd: 0x00000220
dut commit No.              958000, rd_s: x16, rd: 0x10000000
dut commit No.              959000, rd_s: x14, rd: 0x00000000
dut commit No.              960000, rd_s: x14, rd: 0xffffffff
dut commit No.              961000, rd_s: x00, rd: 0x00000000
dut commit No.              962000, rd_s: x22, rd: 0x00000000
dut commit No.              963000, rd_s: x15, rd: 0xfffeffff
dut commit No.              964000, rd_s: x13, rd: 0x1ee05d40
dut commit No.              965000, rd_s: x00, rd: 0x00000000
dut commit No.              966000, rd_s: x10, rd: 0xefffed70
dut commit No.              967000, rd_s: x25, rd: 0x1ee05d68
dut commit No.              968000, rd_s: x15, rd: 0x0000000b
dut commit No.              969000, rd_s: x10, rd: 0x0443f000
dut commit No.              970000, rd_s: x00, rd: 0x00000000
dut commit No.              971000, rd_s: x00, rd: 0x00000000
dut commit No.              972000, rd_s: x24, rd: 0x00000000
dut commit No.              973000, rd_s: x00, rd: 0x00000000
dut commit No.              974000, rd_s: x07, rd: 0x0fffffff
dut commit No.              975000, rd_s: x12, rd: 0x3f4f9cb5
dut commit No.              976000, rd_s: x00, rd: 0x00000000
dut commit No.              977000, rd_s: x20, rd: 0x0017d14a
dut commit No.              978000, rd_s: x00, rd: 0x00000000
dut commit No.              979000, rd_s: x15, rd: 0x00109e62
dut commit No.              980000, rd_s: x00, rd: 0x00000000
dut commit No.              981000, rd_s: x23, rd: 0x00003625
dut commit No.              982000, rd_s: x22, rd: 0x96a85962
dut commit No.              983000, rd_s: x23, rd: 0x00781e0e
dut commit No.              984000, rd_s: x00, rd: 0x00000000
dut commit No.              985000, rd_s: x26, rd: 0x006dee94
dut commit No.              986000, rd_s: x00, rd: 0x00000000
dut commit No.              987000, rd_s: x14, rd: 0x00000000
dut commit No.              988000, rd_s: x00, rd: 0x00000000
dut commit No.              989000, rd_s: x13, rd: 0x1ee05484
dut commit No.              990000, rd_s: x25, rd: 0x05f1f00b
dut commit No.              991000, rd_s: x00, rd: 0x00000000
dut commit No.              992000, rd_s: x00, rd: 0x00000000
dut commit No.              993000, rd_s: x13, rd: 0x0000000b
dut commit No.              994000, rd_s: x14, rd: 0x1ee051c0
dut commit No.              995000, rd_s: x06, rd: 0x00000000
dut commit No.              996000, rd_s: x20, rd: 0x00000000
dut commit No.              997000, rd_s: x00, rd: 0x00000000
dut commit No.              998000, rd_s: x14, rd: 0x77500038
dut commit No.              999000, rd_s: x26, rd: 0x00000000
dut commit No.             1000000, rd_s: x23, rd: 0xd3625fa0
dut commit No.             1001000, rd_s: x10, rd: 0xffffffff
dut commit No.             1002000, rd_s: x23, rd: 0xefffe62c
dut commit No.             1003000, rd_s: x14, rd: 0x0765fcf1
dut commit No.             1004000, rd_s: x05, rd: 0x000000ff
dut commit No.             1005000, rd_s: x00, rd: 0x00000000
dut commit No.             1006000, rd_s: x21, rd: 0x004e0e60
dut commit No.             1007000, rd_s: x21, rd: 0xefffde48
dut commit No.             1008000, rd_s: x24, rd: 0x38ac3765
dut commit No.             1009000, rd_s: x12, rd: 0x0a087662
dut commit No.             1010000, rd_s: x31, rd: 0x00000005
dut commit No.             1011000, rd_s: x15, rd: 0x00000015
dut commit No.             1012000, rd_s: x23, rd: 0x01ee8e17
dut commit No.             1013000, rd_s: x00, rd: 0x00000000
dut commit No.             1014000, rd_s: x15, rd: 0x00000000
dut commit No.             1015000, rd_s: x22, rd: 0xefffe64c
dut commit No.             1016000, rd_s: x00, rd: 0x00000000
dut commit No.             1017000, rd_s: x00, rd: 0x00000000
dut commit No.             1018000, rd_s: x29, rd: 0x00e2d2e6
dut commit No.             1019000, rd_s: x30, rd: 0x0000000c
dut commit No.             1020000, rd_s: x00, rd: 0x00000000
dut commit No.             1021000, rd_s: x07, rd: 0x0ffff060
dut commit No.             1022000, rd_s: x30, rd: 0x00000000
dut commit No.             1023000, rd_s: x30, rd: 0x1ee051b8
dut commit No.             1024000, rd_s: x07, rd: 0xa0000000
dut commit No.             1025000, rd_s: x24, rd: 0x0000000b
dut commit No.             1026000, rd_s: x14, rd: 0xefffdeb0
dut commit No.             1027000, rd_s: x16, rd: 0xb4b9be32
dut commit No.             1028000, rd_s: x15, rd: 0xfffffff4
dut commit No.             1029000, rd_s: x16, rd: 0x00edaea0
dut commit No.             1030000, rd_s: x21, rd: 0x024901cb
dut commit No.             1031000, rd_s: x21, rd: 0x00000008
dut commit No.             1032000, rd_s: x14, rd: 0x22db25a2
dut commit No.             1033000, rd_s: x21, rd: 0x00000000
dut commit No.             1034000, rd_s: x13, rd: 0x1ee054ac
dut commit No.             1035000, rd_s: x00, rd: 0x00000000
dut commit No.             1036000, rd_s: x17, rd: 0x1ee051bc
dut commit No.             1037000, rd_s: x16, rd: 0x00000000
dut commit No.             1038000, rd_s: x05, rd: 0xd68fcac3
dut commit No.             1039000, rd_s: x00, rd: 0x00000000
dut commit No.             1040000, rd_s: x00, rd: 0x00000000
dut commit No.             1041000, rd_s: x30, rd: 0x0fffffff
dut commit No.             1042000, rd_s: x23, rd: 0x00f67af5
dut commit No.             1043000, rd_s: x16, rd: 0x00000003
dut commit No.             1044000, rd_s: x31, rd: 0x00000001
dut commit No.             1045000, rd_s: x12, rd: 0x00000000
dut commit No.             1046000, rd_s: x25, rd: 0xab8265b6
dut commit No.             1047000, rd_s: x07, rd: 0x6f502006
dut commit No.             1048000, rd_s: x15, rd: 0x011d14cb
dut commit No.             1049000, rd_s: x29, rd: 0x00000003
dut commit No.             1050000, rd_s: x16, rd: 0x00000000
dut commit No.             1051000, rd_s: x00, rd: 0x00000000
dut commit No.             1052000, rd_s: x13, rd: 0x00000000
dut commit No.             1053000, rd_s: x24, rd: 0xf8b82eac
dut commit No.             1054000, rd_s: x24, rd: 0xefffde48
dut commit No.             1055000, rd_s: x23, rd: 0x00003625
dut commit No.             1056000, rd_s: x05, rd: 0x1ee05480
dut commit No.             1057000, rd_s: x29, rd: 0x548948c5
dut commit No.             1058000, rd_s: x00, rd: 0x00000000
dut commit No.             1059000, rd_s: x23, rd: 0x0fffffff
dut commit No.             1060000, rd_s: x00, rd: 0x00000000
dut commit No.             1061000, rd_s: x29, rd: 0x00000005
dut commit No.             1062000, rd_s: x00, rd: 0x00000000
dut commit No.             1063000, rd_s: x00, rd: 0x00000000
dut commit No.             1064000, rd_s: x24, rd: 0x78d02389
dut commit No.             1065000, rd_s: x00, rd: 0x00000000
dut commit No.             1066000, rd_s: x29, rd: 0xefffe648
dut commit No.             1067000, rd_s: x13, rd: 0x0000000b
dut commit No.             1068000, rd_s: x00, rd: 0x00000000
dut commit No.             1069000, rd_s: x24, rd: 0x009d30d1
dut commit No.             1070000, rd_s: x26, rd: 0x00000000
dut commit No.             1071000, rd_s: x15, rd: 0x1ee051a0
dut commit No.             1072000, rd_s: x10, rd: 0x1ee00c90
dut commit No.             1073000, rd_s: x22, rd: 0x0fffffff
dut commit No.             1074000, rd_s: x00, rd: 0x00000000
dut commit No.             1075000, rd_s: x00, rd: 0x00000000
dut commit No.             1076000, rd_s: x00, rd: 0x00000000
dut commit No.             1077000, rd_s: x21, rd: 0x1ee05000
dut commit No.             1078000, rd_s: x15, rd: 0x00000003
dut commit No.             1079000, rd_s: x01, rd: 0x1ed94198
dut commit No.             1080000, rd_s: x07, rd: 0x016a181d
dut commit No.             1081000, rd_s: x00, rd: 0x00000000
dut commit No.             1082000, rd_s: x18, rd: 0x05a60c4f
dut commit No.             1083000, rd_s: x07, rd: 0x00000003
dut commit No.             1084000, rd_s: x00, rd: 0x00000000
dut commit No.             1085000, rd_s: x11, rd: 0xffffffff
dut commit No.             1086000, rd_s: x00, rd: 0x00000000
dut commit No.             1087000, rd_s: x05, rd: 0x00000001
dut commit No.             1088000, rd_s: x11, rd: 0x1ee055c0
dut commit No.             1089000, rd_s: x00, rd: 0x00000000
dut commit No.             1090000, rd_s: x00, rd: 0x00000000
dut commit No.             1091000, rd_s: x00, rd: 0x00000000
dut commit No.             1092000, rd_s: x00, rd: 0x00000000
dut commit No.             1093000, rd_s: x00, rd: 0x00000000
dut commit No.             1094000, rd_s: x00, rd: 0x00000000
dut commit No.             1095000, rd_s: x08, rd: 0x00000000
dut commit No.             1096000, rd_s: x00, rd: 0x00000000
dut commit No.             1097000, rd_s: x00, rd: 0x00000000
dut commit No.             1098000, rd_s: x07, rd: 0x1ee05b34
dut commit No.             1099000, rd_s: x02, rd: 0xefffed60
dut commit No.             1100000, rd_s: x00, rd: 0x00000000
dut commit No.             1101000, rd_s: x15, rd: 0x59a9bb63
dut commit No.             1102000, rd_s: x12, rd: 0x00101e05
dut commit No.             1103000, rd_s: x00, rd: 0x00000000
dut commit No.             1104000, rd_s: x00, rd: 0x00000000
dut commit No.             1105000, rd_s: x24, rd: 0x441a56bd
dut commit No.             1106000, rd_s: x13, rd: 0x009614f3
dut commit No.             1107000, rd_s: x11, rd: 0x0000001c
dut commit No.             1108000, rd_s: x27, rd: 0x00000001
dut commit No.             1109000, rd_s: x13, rd: 0x00000001
dut commit No.             1110000, rd_s: x00, rd: 0x00000000
dut commit No.             1111000, rd_s: x31, rd: 0x00000001
dut commit No.             1112000, rd_s: x07, rd: 0x00000000
dut commit No.             1113000, rd_s: x21, rd: 0x00350857
dut commit No.             1114000, rd_s: x00, rd: 0x00000000
dut commit No.             1115000, rd_s: x14, rd: 0x1ee055c0
dut commit No.             1116000, rd_s: x25, rd: 0x00000001
dut commit No.             1117000, rd_s: x12, rd: 0x00000008
dut commit No.             1118000, rd_s: x00, rd: 0x00000000
dut commit No.             1119000, rd_s: x29, rd: 0x08000000
dut commit No.             1120000, rd_s: x05, rd: 0x00000001
dut commit No.             1121000, rd_s: x13, rd: 0x00a44bdf
dut commit No.             1122000, rd_s: x11, rd: 0x92492493
dut commit No.             1123000, rd_s: x19, rd: 0xefffefb0
dut commit No.             1124000, rd_s: x16, rd: 0x00000004
dut commit No.             1125000, rd_s: x10, rd: 0x1ee00c90
dut commit No.             1126000, rd_s: x15, rd: 0x1ee05018
dut commit No.             1127000, rd_s: x30, rd: 0x05996028
dut commit No.             1128000, rd_s: x10, rd: 0x1ee05100
dut commit No.             1129000, rd_s: x13, rd: 0x00000000
dut commit No.             1130000, rd_s: x00, rd: 0x00000000
dut commit No.             1131000, rd_s: x24, rd: 0x00000002
dut commit No.             1132000, rd_s: x00, rd: 0x00000000
dut commit No.             1133000, rd_s: x00, rd: 0x00000000
dut commit No.             1134000, rd_s: x14, rd: 0x00000000
dut commit No.             1135000, rd_s: x10, rd: 0x1ee05008
dut commit No.             1136000, rd_s: x00, rd: 0x00000000
dut commit No.             1137000, rd_s: x00, rd: 0x00000000
dut commit No.             1138000, rd_s: x27, rd: 0x00000004
dut commit No.             1139000, rd_s: x17, rd: 0x0c045a6b
dut commit No.             1140000, rd_s: x25, rd: 0x00000000
dut commit No.             1141000, rd_s: x22, rd: 0x0643d27d
dut commit No.             1142000, rd_s: x00, rd: 0x00000000
dut commit No.             1143000, rd_s: x10, rd: 0x00000000
dut commit No.             1144000, rd_s: x16, rd: 0x1ee052b0
dut commit No.             1145000, rd_s: x00, rd: 0x00000000
dut commit No.             1146000, rd_s: x15, rd: 0xeffff020
dut commit No.             1147000, rd_s: x00, rd: 0x00000000
dut commit No.             1148000, rd_s: x11, rd: 0x00000020
dut commit No.             1149000, rd_s: x00, rd: 0x00000000
dut commit No.             1150000, rd_s: x02, rd: 0xefffee30
dut commit No.             1151000, rd_s: x25, rd: 0x00000009
dut commit No.             1152000, rd_s: x00, rd: 0x00000000
dut commit No.             1153000, rd_s: x00, rd: 0x00000000
dut commit No.             1154000, rd_s: x11, rd: 0xdb881b1a
dut commit No.             1155000, rd_s: x15, rd: 0x00000008
dut commit No.             1156000, rd_s: x15, rd: 0xffffffff
dut commit No.             1157000, rd_s: x00, rd: 0x00000000
dut commit No.             1158000, rd_s: x00, rd: 0x00000000
dut commit No.             1159000, rd_s: x02, rd: 0xefffee10
dut commit No.             1160000, rd_s: x00, rd: 0x00000000
dut commit No.             1161000, rd_s: x00, rd: 0x00000000
dut commit No.             1162000, rd_s: x25, rd: 0x00000004
dut commit No.             1163000, rd_s: x21, rd: 0x00000001
dut commit No.             1164000, rd_s: x10, rd: 0x10000000
dut commit No.             1165000, rd_s: x28, rd: 0x00000005
dut commit No.             1166000, rd_s: x00, rd: 0x00000000
dut commit No.             1167000, rd_s: x00, rd: 0x00000000
dut commit No.             1168000, rd_s: x13, rd: 0x1ee06244
dut commit No.             1169000, rd_s: x00, rd: 0x00000000
dut commit No.             1170000, rd_s: x09, rd: 0xefffee70
dut commit No.             1171000, rd_s: x18, rd: 0x1ee056e8
dut commit No.             1172000, rd_s: x25, rd: 0x00000002
dut commit No.             1173000, rd_s: x00, rd: 0x00000000
dut commit No.             1174000, rd_s: x08, rd: 0x00000000
dut commit No.             1175000, rd_s: x17, rd: 0x10000000
dut commit No.             1176000, rd_s: x00, rd: 0x00000000
dut commit No.             1177000, rd_s: x14, rd: 0x1ee0501c
dut commit No.             1178000, rd_s: x28, rd: 0xaa3ba356
dut commit No.             1179000, rd_s: x28, rd: 0x08385241
dut commit No.             1180000, rd_s: x20, rd: 0x00000090
dut commit No.             1181000, rd_s: x00, rd: 0x00000000
dut commit No.             1182000, rd_s: x00, rd: 0x00000000
dut commit No.             1183000, rd_s: x00, rd: 0x00000000
dut commit No.             1184000, rd_s: x00, rd: 0x00000000
dut commit No.             1185000, rd_s: x29, rd: 0x00000000
dut commit No.             1186000, rd_s: x23, rd: 0x00000001
dut commit No.             1187000, rd_s: x12, rd: 0x00000004
dut commit No.             1188000, rd_s: x14, rd: 0x30526d81
dut commit No.             1189000, rd_s: x14, rd: 0x1ee0624c
dut commit No.             1190000, rd_s: x17, rd: 0x00000002
dut commit No.             1191000, rd_s: x14, rd: 0x000dc1df
dut commit No.             1192000, rd_s: x02, rd: 0xefffee00
dut commit No.             1193000, rd_s: x18, rd: 0xffffffff
dut commit No.             1194000, rd_s: x14, rd: 0x00000020
dut commit No.             1195000, rd_s: x22, rd: 0x05d30c82
dut commit No.             1196000, rd_s: x23, rd: 0x00000004
dut commit No.             1197000, rd_s: x00, rd: 0x00000000
dut commit No.             1198000, rd_s: x22, rd: 0xefffe630
dut commit No.             1199000, rd_s: x02, rd: 0xefffee30
dut commit No.             1200000, rd_s: x30, rd: 0x00000023
dut commit No.             1201000, rd_s: x27, rd: 0x00000001
dut commit No.             1202000, rd_s: x00, rd: 0x00000000
dut commit No.             1203000, rd_s: x10, rd: 0xefffee70
dut commit No.             1204000, rd_s: x17, rd: 0x00000000
dut commit No.             1205000, rd_s: x00, rd: 0x00000000
dut commit No.             1206000, rd_s: x05, rd: 0x086aeb7a
dut commit No.             1207000, rd_s: x15, rd: 0xefffee70
dut commit No.             1208000, rd_s: x00, rd: 0x00000000
dut commit No.             1209000, rd_s: x24, rd: 0x00000000
dut commit No.             1210000, rd_s: x19, rd: 0x00000002
dut commit No.             1211000, rd_s: x23, rd: 0x06ffc593
dut commit No.             1212000, rd_s: x00, rd: 0x00000000
dut commit No.             1213000, rd_s: x01, rd: 0x1eda9bd8
dut commit No.             1214000, rd_s: x29, rd: 0x1ee05010
dut commit No.             1215000, rd_s: x14, rd: 0x0000000b
dut commit No.             1216000, rd_s: x11, rd: 0x1ee056e8
dut commit No.             1217000, rd_s: x00, rd: 0x00000000
dut commit No.             1218000, rd_s: x15, rd: 0x00000089
dut commit No.             1219000, rd_s: x19, rd: 0xefffee80
dut commit No.             1220000, rd_s: x15, rd: 0x0cd90918
dut commit No.             1221000, rd_s: x00, rd: 0x00000000
dut commit No.             1222000, rd_s: x15, rd: 0x0000004c
dut commit No.             1223000, rd_s: x15, rd: 0x00000000
dut commit No.             1224000, rd_s: x14, rd: 0x00000001
dut commit No.             1225000, rd_s: x05, rd: 0x04000000
dut commit No.             1226000, rd_s: x15, rd: 0x1ee06258
dut commit No.             1227000, rd_s: x11, rd: 0x00000000
dut commit No.             1228000, rd_s: x00, rd: 0x00000000
dut commit No.             1229000, rd_s: x13, rd: 0x1ee05020
dut commit No.             1230000, rd_s: x05, rd: 0x0000000c
dut commit No.             1231000, rd_s: x00, rd: 0x00000000
dut commit No.             1232000, rd_s: x00, rd: 0x00000000
dut commit No.             1233000, rd_s: x00, rd: 0x00000000
dut commit No.             1234000, rd_s: x14, rd: 0xefffe618
dut commit No.             1235000, rd_s: x25, rd: 0x00000003
dut commit No.             1236000, rd_s: x14, rd: 0x00000000
dut commit No.             1237000, rd_s: x30, rd: 0x00e0c5be
dut commit No.             1238000, rd_s: x08, rd: 0x0f7eff2a
dut commit No.             1239000, rd_s: x12, rd: 0x00000005
dut commit No.             1240000, rd_s: x14, rd: 0x3a495057
dut commit No.             1241000, rd_s: x31, rd: 0x066ba55e
dut commit No.             1242000, rd_s: x00, rd: 0x00000000
dut commit No.             1243000, rd_s: x13, rd: 0x00000d41
dut commit No.             1244000, rd_s: x00, rd: 0x00000000
dut commit No.             1245000, rd_s: x14, rd: 0x00000006
dut commit No.             1246000, rd_s: x15, rd: 0x0000000c
dut commit No.             1247000, rd_s: x00, rd: 0x00000000
dut commit No.             1248000, rd_s: x18, rd: 0x00000001
dut commit No.             1249000, rd_s: x24, rd: 0x0f8b7589
dut commit No.             1250000, rd_s: x14, rd: 0x1ee06258
dut commit No.             1251000, rd_s: x06, rd: 0x00000004
dut commit No.             1252000, rd_s: x14, rd: 0x80d973b1
dut commit No.             1253000, rd_s: x14, rd: 0x1ee0624c
dut commit No.             1254000, rd_s: x17, rd: 0x00000002
dut commit No.             1255000, rd_s: x14, rd: 0x002ca4cb
dut commit No.             1256000, rd_s: x02, rd: 0xefffee00
dut commit No.             1257000, rd_s: x18, rd: 0xffffffff
dut commit No.             1258000, rd_s: x14, rd: 0x00000020
dut commit No.             1259000, rd_s: x23, rd: 0x00000000
dut commit No.             1260000, rd_s: x10, rd: 0x1ee06254
dut commit No.             1261000, rd_s: x11, rd: 0x00000001
dut commit No.             1262000, rd_s: x05, rd: 0x00000001
dut commit No.             1263000, rd_s: x08, rd: 0x00000000
dut commit No.             1264000, rd_s: x00, rd: 0x00000000
dut commit No.             1265000, rd_s: x29, rd: 0x1ee05010
dut commit No.             1266000, rd_s: x06, rd: 0x00000003
dut commit No.             1267000, rd_s: x13, rd: 0x00000006
dut commit No.             1268000, rd_s: x15, rd: 0x00000002
dut commit No.             1269000, rd_s: x00, rd: 0x00000000
dut commit No.             1270000, rd_s: x07, rd: 0x00000003
dut commit No.             1271000, rd_s: x07, rd: 0x00000003
dut commit No.             1272000, rd_s: x16, rd: 0x00000000
dut commit No.             1273000, rd_s: x00, rd: 0x00000000
dut commit No.             1274000, rd_s: x20, rd: 0x1ee061bc
dut commit No.             1275000, rd_s: x20, rd: 0x00000003
dut commit No.             1276000, rd_s: x12, rd: 0xefffee30
dut commit No.             1277000, rd_s: x00, rd: 0x00000000
dut commit No.             1278000, rd_s: x29, rd: 0x021462dc
dut commit No.             1279000, rd_s: x14, rd: 0x1ee0502c
dut commit No.             1280000, rd_s: x16, rd: 0x1ee05020
dut commit No.             1281000, rd_s: x24, rd: 0xefffe610
dut commit No.             1282000, rd_s: x10, rd: 0x1ee06240
dut commit No.             1283000, rd_s: x00, rd: 0x00000000
dut commit No.             1284000, rd_s: x00, rd: 0x00000000
dut commit No.             1285000, rd_s: x15, rd: 0x1ee05018
dut commit No.             1286000, rd_s: x27, rd: 0x00000001
dut commit No.             1287000, rd_s: x14, rd: 0x00000000
dut commit No.             1288000, rd_s: x29, rd: 0x00000000
dut commit No.             1289000, rd_s: x13, rd: 0x92492493
dut commit No.             1290000, rd_s: x01, rd: 0x1eda989c
dut commit No.             1291000, rd_s: x21, rd: 0x00000004
dut commit No.             1292000, rd_s: x06, rd: 0xfffffff5
dut commit No.             1293000, rd_s: x00, rd: 0x00000000
dut commit No.             1294000, rd_s: x00, rd: 0x00000000
dut commit No.             1295000, rd_s: x00, rd: 0x00000000
dut commit No.             1296000, rd_s: x09, rd: 0xefffee70
dut commit No.             1297000, rd_s: x00, rd: 0x00000000
dut commit No.             1298000, rd_s: x00, rd: 0x00000000
dut commit No.             1299000, rd_s: x13, rd: 0x00000000
dut commit No.             1300000, rd_s: x17, rd: 0x00000001
dut commit No.             1301000, rd_s: x15, rd: 0x06dbb768
dut commit No.             1302000, rd_s: x11, rd: 0x06c54de8
dut commit No.             1303000, rd_s: x07, rd: 0x0000005e
dut commit No.             1304000, rd_s: x22, rd: 0x0a74bb44
dut commit No.             1305000, rd_s: x12, rd: 0x0000000b
dut commit No.             1306000, rd_s: x00, rd: 0x00000000
dut commit No.             1307000, rd_s: x00, rd: 0x00000000
dut commit No.             1308000, rd_s: x15, rd: 0x00000020
dut commit No.             1309000, rd_s: x13, rd: 0x00bc91d3
dut commit No.             1310000, rd_s: x10, rd: 0x1ee0501c
dut commit No.             1311000, rd_s: x23, rd: 0x0000000b
dut commit No.             1312000, rd_s: x00, rd: 0x00000000
dut commit No.             1313000, rd_s: x19, rd: 0xefffee80
dut commit No.             1314000, rd_s: x17, rd: 0x1ee05014
dut commit No.             1315000, rd_s: x10, rd: 0xfffffff0
dut commit No.             1316000, rd_s: x05, rd: 0x00000030
dut commit No.             1317000, rd_s: x14, rd: 0x00000004
dut commit No.             1318000, rd_s: x00, rd: 0x00000000
dut commit No.             1319000, rd_s: x06, rd: 0x1ee0500c
dut commit No.             1320000, rd_s: x10, rd: 0xefffee70
dut commit No.             1321000, rd_s: x00, rd: 0x00000000
dut commit No.             1322000, rd_s: x22, rd: 0xefffee70
dut commit No.             1323000, rd_s: x00, rd: 0x00000000
dut commit No.             1324000, rd_s: x00, rd: 0x00000000
dut commit No.             1325000, rd_s: x00, rd: 0x00000000
dut commit No.             1326000, rd_s: x15, rd: 0x00000583
dut commit No.             1327000, rd_s: x22, rd: 0xefffe628
dut commit No.             1328000, rd_s: x14, rd: 0x00000002
dut commit No.             1329000, rd_s: x01, rd: 0x1eda0e1c
dut commit No.             1330000, rd_s: x28, rd: 0x00000000
dut commit No.             1331000, rd_s: x08, rd: 0x00000090
dut commit No.             1332000, rd_s: x00, rd: 0x00000000
dut commit No.             1333000, rd_s: x12, rd: 0x00000dc9
dut commit No.             1334000, rd_s: x09, rd: 0x1ee062c0
dut commit No.             1335000, rd_s: x30, rd: 0x1ee0625c
dut commit No.             1336000, rd_s: x20, rd: 0x1ee05008
dut commit No.             1337000, rd_s: x00, rd: 0x00000000
dut commit No.             1338000, rd_s: x21, rd: 0x0fffffff
dut commit No.             1339000, rd_s: x06, rd: 0x1ee00368
dut commit No.             1340000, rd_s: x29, rd: 0x0590215c
dut commit No.             1341000, rd_s: x15, rd: 0x0000002a
dut commit No.             1342000, rd_s: x14, rd: 0x00000001
dut commit No.             1343000, rd_s: x00, rd: 0x00000000
dut commit No.             1344000, rd_s: x00, rd: 0x00000000
dut commit No.             1345000, rd_s: x25, rd: 0x0fffffff
dut commit No.             1346000, rd_s: x08, rd: 0xefffee30
dut commit No.             1347000, rd_s: x06, rd: 0x10000000
dut commit No.             1348000, rd_s: x14, rd: 0x1ee05020
dut commit No.             1349000, rd_s: x00, rd: 0x00000000
dut commit No.             1350000, rd_s: x26, rd: 0x00000000
dut commit No.             1351000, rd_s: x15, rd: 0x00000000
dut commit No.             1352000, rd_s: x29, rd: 0x00000000
dut commit No.             1353000, rd_s: x07, rd: 0x00000008
dut commit No.             1354000, rd_s: x00, rd: 0x00000000
dut commit No.             1355000, rd_s: x27, rd: 0x00000007
dut commit No.             1356000, rd_s: x00, rd: 0x00000000
dut commit No.             1357000, rd_s: x15, rd: 0x00000001
dut commit No.             1358000, rd_s: x18, rd: 0x00000001
dut commit No.             1359000, rd_s: x08, rd: 0x1ee00900
dut commit No.             1360000, rd_s: x15, rd: 0x1ee06248
dut commit No.             1361000, rd_s: x15, rd: 0x00000000
dut commit No.             1362000, rd_s: x29, rd: 0x00000000
dut commit No.             1363000, rd_s: x22, rd: 0x0fffffff
dut commit No.             1364000, rd_s: x10, rd: 0xefffee30
dut commit No.             1365000, rd_s: x27, rd: 0x00000006
dut commit No.             1366000, rd_s: x00, rd: 0x00000000
dut commit No.             1367000, rd_s: x14, rd: 0x1ee05014
dut commit No.             1368000, rd_s: x27, rd: 0x00000001
dut commit No.             1369000, rd_s: x06, rd: 0x00000002
dut commit No.             1370000, rd_s: x00, rd: 0x00000000
dut commit No.             1371000, rd_s: x00, rd: 0x00000000
dut commit No.             1372000, rd_s: x15, rd: 0x00000000
dut commit No.             1373000, rd_s: x25, rd: 0x00000007
dut commit No.             1374000, rd_s: x01, rd: 0x1ed94650
dut commit No.             1375000, rd_s: x27, rd: 0x00000005
dut commit No.             1376000, rd_s: x07, rd: 0x00000006
dut commit No.             1377000, rd_s: x12, rd: 0x00000001
dut commit No.             1378000, rd_s: x14, rd: 0x00000008
dut commit No.             1379000, rd_s: x06, rd: 0xffffffc2
dut commit No.             1380000, rd_s: x20, rd: 0x00000090
dut commit No.             1381000, rd_s: x24, rd: 0xefffe614
dut commit No.             1382000, rd_s: x14, rd: 0x00000005
dut commit No.             1383000, rd_s: x05, rd: 0x0a19c024
dut commit No.             1384000, rd_s: x00, rd: 0x00000000
dut commit No.             1385000, rd_s: x01, rd: 0x1edaa264
dut commit No.             1386000, rd_s: x14, rd: 0x00000000
dut commit No.             1387000, rd_s: x09, rd: 0xefffee70
dut commit No.             1388000, rd_s: x05, rd: 0x00000000
dut commit No.             1389000, rd_s: x12, rd: 0xefffee30
dut commit No.             1390000, rd_s: x14, rd: 0x00000000
dut commit No.             1391000, rd_s: x12, rd: 0x192aa684
dut commit No.             1392000, rd_s: x09, rd: 0xefffee70
dut commit No.             1393000, rd_s: x00, rd: 0x00000000
dut commit No.             1394000, rd_s: x00, rd: 0x00000000
dut commit No.             1395000, rd_s: x10, rd: 0xefffee70
dut commit No.             1396000, rd_s: x17, rd: 0x00000005
dut commit No.             1397000, rd_s: x00, rd: 0x00000000
dut commit No.             1398000, rd_s: x01, rd: 0x1edb0390
dut commit No.             1399000, rd_s: x25, rd: 0x00000000
dut commit No.             1400000, rd_s: x00, rd: 0x00000000
dut commit No.             1401000, rd_s: x13, rd: 0x009cadc2
dut commit No.             1402000, rd_s: x00, rd: 0x00000000
dut commit No.             1403000, rd_s: x07, rd: 0x00000000
dut commit No.             1404000, rd_s: x10, rd: 0x00000005
dut commit No.             1405000, rd_s: x15, rd: 0x1ee06254
dut commit No.             1406000, rd_s: x00, rd: 0x00000000
dut commit No.             1407000, rd_s: x00, rd: 0x00000000
dut commit No.             1408000, rd_s: x00, rd: 0x00000000
dut commit No.             1409000, rd_s: x01, rd: 0x1ed93658
dut commit No.             1410000, rd_s: x19, rd: 0x1ee05024
dut commit No.             1411000, rd_s: x00, rd: 0x00000000
dut commit No.             1412000, rd_s: x16, rd: 0x00000010
dut commit No.             1413000, rd_s: x17, rd: 0x00000000
dut commit No.             1414000, rd_s: x16, rd: 0x1ee05010
dut commit No.             1415000, rd_s: x07, rd: 0x0b000000
dut commit No.             1416000, rd_s: x15, rd: 0x00000006
dut commit No.             1417000, rd_s: x12, rd: 0x00000000
dut commit No.             1418000, rd_s: x16, rd: 0x00000001
dut commit No.             1419000, rd_s: x20, rd: 0xfda6aff5
dut commit No.             1420000, rd_s: x00, rd: 0x00000000
dut commit No.             1421000, rd_s: x00, rd: 0x00000000
dut commit No.             1422000, rd_s: x11, rd: 0x1ee06254
dut commit No.             1423000, rd_s: x10, rd: 0x00000000
dut commit No.             1424000, rd_s: x20, rd: 0x07e96444
dut commit No.             1425000, rd_s: x00, rd: 0x00000000
dut commit No.             1426000, rd_s: x20, rd: 0x00000000
dut commit No.             1427000, rd_s: x00, rd: 0x00000000
dut commit No.             1428000, rd_s: x30, rd: 0x00000023
dut commit No.             1429000, rd_s: x00, rd: 0x00000000
dut commit No.             1430000, rd_s: x14, rd: 0x00000001
dut commit No.             1431000, rd_s: x00, rd: 0x00000000
dut commit No.             1432000, rd_s: x12, rd: 0x00000001
dut commit No.             1433000, rd_s: x00, rd: 0x00000000
dut commit No.             1434000, rd_s: x00, rd: 0x00000000
dut commit No.             1435000, rd_s: x31, rd: 0xefffe5ec
dut commit No.             1436000, rd_s: x00, rd: 0x00000000
dut commit No.             1437000, rd_s: x24, rd: 0x00000001
dut commit No.             1438000, rd_s: x20, rd: 0x1ee061bc
dut commit No.             1439000, rd_s: x28, rd: 0x00000001
dut commit No.             1440000, rd_s: x25, rd: 0x00000000
dut commit No.             1441000, rd_s: x05, rd: 0x00000003
dut commit No.             1442000, rd_s: x14, rd: 0x1ee05018
dut commit No.             1443000, rd_s: x10, rd: 0x0c354520
dut commit No.             1444000, rd_s: x05, rd: 0x00000003
dut commit No.             1445000, rd_s: x07, rd: 0x00000003
dut commit No.             1446000, rd_s: x30, rd: 0x0000001f
dut commit No.             1447000, rd_s: x00, rd: 0x00000000
dut commit No.             1448000, rd_s: x15, rd: 0x30656554
dut commit No.             1449000, rd_s: x18, rd: 0x00000001
dut commit No.             1450000, rd_s: x24, rd: 0x0b363f1e
dut commit No.             1451000, rd_s: x14, rd: 0x1ee06258
dut commit No.             1452000, rd_s: x06, rd: 0x00000004
dut commit No.             1453000, rd_s: x21, rd: 0x00000006
dut commit No.             1454000, rd_s: x15, rd: 0x00000000
dut commit No.             1455000, rd_s: x00, rd: 0x00000000
dut commit No.             1456000, rd_s: x00, rd: 0x00000000
dut commit No.             1457000, rd_s: x08, rd: 0x00000000
dut commit No.             1458000, rd_s: x28, rd: 0x0ca714af
dut commit No.             1459000, rd_s: x02, rd: 0xefffee30
dut commit No.             1460000, rd_s: x00, rd: 0x00000000
dut commit No.             1461000, rd_s: x29, rd: 0xefffe5f0
dut commit No.             1462000, rd_s: x10, rd: 0x00000000
dut commit No.             1463000, rd_s: x22, rd: 0x00000000
dut commit No.             1464000, rd_s: x14, rd: 0x1ee06258
dut commit No.             1465000, rd_s: x02, rd: 0xefffee10
dut commit No.             1466000, rd_s: x05, rd: 0x00298358
dut commit No.             1467000, rd_s: x09, rd: 0x066a5809
dut commit No.             1468000, rd_s: x31, rd: 0x0ec6b51b
dut commit No.             1469000, rd_s: x14, rd: 0x1ee05014
dut commit No.             1470000, rd_s: x00, rd: 0x00000000
dut commit No.             1471000, rd_s: x00, rd: 0x00000000
dut commit No.             1472000, rd_s: x00, rd: 0x00000000
dut commit No.             1473000, rd_s: x10, rd: 0x00000000
dut commit No.             1474000, rd_s: x00, rd: 0x00000000
dut commit No.             1475000, rd_s: x12, rd: 0x001fd34a
dut commit No.             1476000, rd_s: x30, rd: 0x1ee06240
dut commit No.             1477000, rd_s: x00, rd: 0x00000000
dut commit No.             1478000, rd_s: x12, rd: 0x9c4243b0
dut commit No.             1479000, rd_s: x13, rd: 0x00000004
dut commit No.             1480000, rd_s: x15, rd: 0x00000020
dut commit No.             1481000, rd_s: x00, rd: 0x00000000
dut commit No.             1482000, rd_s: x18, rd: 0xefffee70
dut commit No.             1483000, rd_s: x07, rd: 0x00000014
dut commit No.             1484000, rd_s: x10, rd: 0xefffee70
dut commit No.             1485000, rd_s: x25, rd: 0x00000019
dut commit No.             1486000, rd_s: x25, rd: 0x00000001
dut commit No.             1487000, rd_s: x05, rd: 0x00000001
dut commit No.             1488000, rd_s: x14, rd: 0x810f55b0
dut commit No.             1489000, rd_s: x07, rd: 0x000001ff
dut commit No.             1490000, rd_s: x00, rd: 0x00000000
dut commit No.             1491000, rd_s: x13, rd: 0x00000000
dut commit No.             1492000, rd_s: x02, rd: 0xefffee10
dut commit No.             1493000, rd_s: x09, rd: 0xefffee70
dut commit No.             1494000, rd_s: x00, rd: 0x00000000
dut commit No.             1495000, rd_s: x19, rd: 0xefffee30
dut commit No.             1496000, rd_s: x13, rd: 0x00000006
dut commit No.             1497000, rd_s: x10, rd: 0xefffee70
dut commit No.             1498000, rd_s: x00, rd: 0x00000000
dut commit No.             1499000, rd_s: x09, rd: 0x00000001
dut commit No.             1500000, rd_s: x17, rd: 0xfffffffe
dut commit No.             1501000, rd_s: x10, rd: 0x00000008
dut commit No.             1502000, rd_s: x19, rd: 0xefffee80
dut commit No.             1503000, rd_s: x17, rd: 0x00000005
dut commit No.             1504000, rd_s: x31, rd: 0x00000003
dut commit No.             1505000, rd_s: x10, rd: 0xefffee30
dut commit No.             1506000, rd_s: x02, rd: 0xefffee30
dut commit No.             1507000, rd_s: x00, rd: 0x00000000
dut commit No.             1508000, rd_s: x00, rd: 0x00000000
dut commit No.             1509000, rd_s: x12, rd: 0xefffee70
dut commit No.             1510000, rd_s: x12, rd: 0x1ee05010
dut commit No.             1511000, rd_s: x00, rd: 0x00000000
dut commit No.             1512000, rd_s: x14, rd: 0x00000001
dut commit No.             1513000, rd_s: x10, rd: 0x1ee06244
dut commit No.             1514000, rd_s: x30, rd: 0x00d1a16c
dut commit No.             1515000, rd_s: x08, rd: 0x0e515c3c
dut commit No.             1516000, rd_s: x12, rd: 0x0000000c
dut commit No.             1517000, rd_s: x11, rd: 0x00000001
dut commit No.             1518000, rd_s: x00, rd: 0x00000000
dut commit No.             1519000, rd_s: x29, rd: 0x00000001
dut commit No.             1520000, rd_s: x00, rd: 0x00000000
dut commit No.             1521000, rd_s: x00, rd: 0x00000000
dut commit No.             1522000, rd_s: x00, rd: 0x00000000
dut commit No.             1523000, rd_s: x00, rd: 0x00000000
dut commit No.             1524000, rd_s: x00, rd: 0x00000000
dut commit No.             1525000, rd_s: x14, rd: 0x00000002
dut commit No.             1526000, rd_s: x10, rd: 0x1ee06244
dut commit No.             1527000, rd_s: x22, rd: 0x00000018
dut commit No.             1528000, rd_s: x28, rd: 0x00000005
dut commit No.             1529000, rd_s: x12, rd: 0x00000005
dut commit No.             1530000, rd_s: x27, rd: 0x00000000
dut commit No.             1531000, rd_s: x00, rd: 0x00000000
dut commit No.             1532000, rd_s: x19, rd: 0xefffee80
dut commit No.             1533000, rd_s: x00, rd: 0x00000000
dut commit No.             1534000, rd_s: x00, rd: 0x00000000
dut commit No.             1535000, rd_s: x19, rd: 0x00000007
dut commit No.             1536000, rd_s: x00, rd: 0x00000000
dut commit No.             1537000, rd_s: x30, rd: 0x1ee0501c
dut commit No.             1538000, rd_s: x10, rd: 0x00000000
dut commit No.             1539000, rd_s: x14, rd: 0x1ee06240
dut commit No.             1540000, rd_s: x16, rd: 0x288651a4
dut commit No.             1541000, rd_s: x00, rd: 0x00000000
dut commit No.             1542000, rd_s: x00, rd: 0x00000000
dut commit No.             1543000, rd_s: x22, rd: 0x004166d6
dut commit No.             1544000, rd_s: x00, rd: 0x00000000
dut commit No.             1545000, rd_s: x16, rd: 0x00000004
dut commit No.             1546000, rd_s: x00, rd: 0x00000000
dut commit No.             1547000, rd_s: x10, rd: 0xefffee30
dut commit No.             1548000, rd_s: x15, rd: 0x000001bf
dut commit No.             1549000, rd_s: x21, rd: 0xffffffff
dut commit No.             1550000, rd_s: x30, rd: 0x00000004
dut commit No.             1551000, rd_s: x00, rd: 0x00000000
dut commit No.             1552000, rd_s: x00, rd: 0x00000000
dut commit No.             1553000, rd_s: x00, rd: 0x00000000
dut commit No.             1554000, rd_s: x17, rd: 0x1ee06240
dut commit No.             1555000, rd_s: x00, rd: 0x00000000
dut commit No.             1556000, rd_s: x16, rd: 0x1ee05010
dut commit No.             1557000, rd_s: x05, rd: 0x00000003
dut commit No.             1558000, rd_s: x07, rd: 0x00000003
dut commit No.             1559000, rd_s: x00, rd: 0x00000000
dut commit No.             1560000, rd_s: x11, rd: 0x00000004
dut commit No.             1561000, rd_s: x29, rd: 0xefffe5f8
dut commit No.             1562000, rd_s: x01, rd: 0x1ed9363c
dut commit No.             1563000, rd_s: x14, rd: 0x00000000
dut commit No.             1564000, rd_s: x00, rd: 0x00000000
dut commit No.             1565000, rd_s: x28, rd: 0x00000005
dut commit No.             1566000, rd_s: x29, rd: 0x016d504a
dut commit No.             1567000, rd_s: x29, rd: 0x03000000
dut commit No.             1568000, rd_s: x00, rd: 0x00000000
dut commit No.             1569000, rd_s: x01, rd: 0x1eda98bc
dut commit No.             1570000, rd_s: x06, rd: 0x0000000f
dut commit No.             1571000, rd_s: x13, rd: 0x00000d41
dut commit No.             1572000, rd_s: x15, rd: 0x00000dc9
dut commit No.             1573000, rd_s: x00, rd: 0x00000000
dut commit No.             1574000, rd_s: x11, rd: 0x1ee06244
dut commit No.             1575000, rd_s: x16, rd: 0x1ee0501c
dut commit No.             1576000, rd_s: x21, rd: 0x00000004
dut commit No.             1577000, rd_s: x05, rd: 0x00000000
dut commit No.             1578000, rd_s: x16, rd: 0x1ee0500c
dut commit No.             1579000, rd_s: x14, rd: 0x00000001
dut commit No.             1580000, rd_s: x13, rd: 0x1ee06258
dut commit No.             1581000, rd_s: x10, rd: 0x1ee05008
dut commit No.             1582000, rd_s: x14, rd: 0x1ee05034
dut commit No.             1583000, rd_s: x06, rd: 0x0000000f
dut commit No.             1584000, rd_s: x08, rd: 0xefffee70
dut commit No.             1585000, rd_s: x14, rd: 0x1ee06260
dut commit No.             1586000, rd_s: x24, rd: 0xefffee70
dut commit No.             1587000, rd_s: x10, rd: 0x1ee0501c
dut commit No.             1588000, rd_s: x13, rd: 0x00000000
dut commit No.             1589000, rd_s: x11, rd: 0x00000001
dut commit No.             1590000, rd_s: x23, rd: 0x00000053
dut commit No.             1591000, rd_s: x20, rd: 0x00000004
dut commit No.             1592000, rd_s: x29, rd: 0x0a000000
dut commit No.             1593000, rd_s: x02, rd: 0xefffee10
dut commit No.             1594000, rd_s: x17, rd: 0x00000001
dut commit No.             1595000, rd_s: x00, rd: 0x00000000
dut commit No.             1596000, rd_s: x29, rd: 0x0fffffff
dut commit No.             1597000, rd_s: x10, rd: 0x00000003
dut commit No.             1598000, rd_s: x12, rd: 0x00000010
dut commit No.             1599000, rd_s: x00, rd: 0x00000000
dut commit No.             1600000, rd_s: x05, rd: 0x0d72e3a7
dut commit No.             1601000, rd_s: x22, rd: 0xefffe638
dut commit No.             1602000, rd_s: x00, rd: 0x00000000
dut commit No.             1603000, rd_s: x08, rd: 0x00000000
dut commit No.             1604000, rd_s: x21, rd: 0x00000004
dut commit No.             1605000, rd_s: x06, rd: 0x00000004
dut commit No.             1606000, rd_s: x13, rd: 0x1ee06250
dut commit No.             1607000, rd_s: x05, rd: 0x001605f5
dut commit No.             1608000, rd_s: x14, rd: 0x1ee05034
dut commit No.             1609000, rd_s: x06, rd: 0x0000000f
dut commit No.             1610000, rd_s: x13, rd: 0x00000d41
dut commit No.             1611000, rd_s: x15, rd: 0x00000dc9
dut commit No.             1612000, rd_s: x10, rd: 0x00000000
dut commit No.             1613000, rd_s: x10, rd: 0x1ee0501c
dut commit No.             1614000, rd_s: x02, rd: 0xefffe5e0
dut commit No.             1615000, rd_s: x05, rd: 0x00000004
dut commit No.             1616000, rd_s: x19, rd: 0x00000003
dut commit No.             1617000, rd_s: x07, rd: 0x00000052
dut commit No.             1618000, rd_s: x00, rd: 0x00000000
dut commit No.             1619000, rd_s: x14, rd: 0x00000000
dut commit No.             1620000, rd_s: x10, rd: 0x00000028
dut commit No.             1621000, rd_s: x10, rd: 0x1ee05010
dut commit No.             1622000, rd_s: x16, rd: 0x1ee05008
dut commit No.             1623000, rd_s: x08, rd: 0x1ee05038
dut commit No.             1624000, rd_s: x00, rd: 0x00000000
dut commit No.             1625000, rd_s: x29, rd: 0xefffe5e8
dut commit No.             1626000, rd_s: x13, rd: 0x00205b44
dut commit No.             1627000, rd_s: x09, rd: 0x0000001c
dut commit No.             1628000, rd_s: x28, rd: 0x00000052
dut commit No.             1629000, rd_s: x19, rd: 0x1fb1956e
dut commit No.             1630000, rd_s: x00, rd: 0x00000000
dut commit No.             1631000, rd_s: x00, rd: 0x00000000
dut commit No.             1632000, rd_s: x00, rd: 0x00000000
dut commit No.             1633000, rd_s: x22, rd: 0x00000020
dut commit No.             1634000, rd_s: x14, rd: 0x1ee0625c
dut commit No.             1635000, rd_s: x30, rd: 0x0fffffff
dut commit No.             1636000, rd_s: x12, rd: 0x00000018
dut commit No.             1637000, rd_s: x17, rd: 0x1ee06248
dut commit No.             1638000, rd_s: x00, rd: 0x00000000
dut commit No.             1639000, rd_s: x00, rd: 0x00000000
dut commit No.             1640000, rd_s: x30, rd: 0x00000023
dut commit No.             1641000, rd_s: x00, rd: 0x00000000
dut commit No.             1642000, rd_s: x10, rd: 0x1ee05010
dut commit No.             1643000, rd_s: x00, rd: 0x00000000
dut commit No.             1644000, rd_s: x00, rd: 0x00000000
dut commit No.             1645000, rd_s: x00, rd: 0x00000000
dut commit No.             1646000, rd_s: x01, rd: 0x1ed9379c
dut commit No.             1647000, rd_s: x10, rd: 0x00000006
dut commit No.             1648000, rd_s: x01, rd: 0x1eda9568
dut commit No.             1649000, rd_s: x30, rd: 0x1ee05018
dut commit No.             1650000, rd_s: x12, rd: 0x1ee00304
dut commit No.             1651000, rd_s: x00, rd: 0x00000000
dut commit No.             1652000, rd_s: x24, rd: 0xefffe624
dut commit No.             1653000, rd_s: x00, rd: 0x00000000
dut commit No.             1654000, rd_s: x01, rd: 0x1ed97894
dut commit No.             1655000, rd_s: x00, rd: 0x00000000
dut commit No.             1656000, rd_s: x08, rd: 0x00000090
dut commit No.             1657000, rd_s: x12, rd: 0x000001fe
dut commit No.             1658000, rd_s: x14, rd: 0x1ee06270
dut commit No.             1659000, rd_s: x00, rd: 0x00000000
dut commit No.             1660000, rd_s: x28, rd: 0x00000005
dut commit No.             1661000, rd_s: x10, rd: 0x1ee05020
dut commit No.             1662000, rd_s: x00, rd: 0x00000000
dut commit No.             1663000, rd_s: x31, rd: 0xefffe5e0
dut commit No.             1664000, rd_s: x31, rd: 0x0f47aea0
dut commit No.             1665000, rd_s: x00, rd: 0x00000000
dut commit No.             1666000, rd_s: x00, rd: 0x00000000
dut commit No.             1667000, rd_s: x16, rd: 0x1ee05010
dut commit No.             1668000, rd_s: x05, rd: 0x00000003
dut commit No.             1669000, rd_s: x07, rd: 0x00000003
dut commit No.             1670000, rd_s: x00, rd: 0x00000000
dut commit No.             1671000, rd_s: x11, rd: 0x00000004
dut commit No.             1672000, rd_s: x29, rd: 0xefffe5f8
dut commit No.             1673000, rd_s: x01, rd: 0x1ed9363c
dut commit No.             1674000, rd_s: x31, rd: 0x00000000
dut commit No.             1675000, rd_s: x05, rd: 0x00000007
dut commit No.             1676000, rd_s: x16, rd: 0xffffffff
dut commit No.             1677000, rd_s: x19, rd: 0x2129dfe0
dut commit No.             1678000, rd_s: x00, rd: 0x00000000
dut commit No.             1679000, rd_s: x00, rd: 0x00000000
dut commit No.             1680000, rd_s: x22, rd: 0x00000002
dut commit No.             1681000, rd_s: x00, rd: 0x00000000
dut commit No.             1682000, rd_s: x00, rd: 0x00000000
dut commit No.             1683000, rd_s: x00, rd: 0x00000000
dut commit No.             1684000, rd_s: x00, rd: 0x00000000
dut commit No.             1685000, rd_s: x11, rd: 0x00000001
dut commit No.             1686000, rd_s: x00, rd: 0x00000000
dut commit No.             1687000, rd_s: x16, rd: 0x00000010
dut commit No.             1688000, rd_s: x14, rd: 0x00000001
dut commit No.             1689000, rd_s: x13, rd: 0x00000008
dut commit No.             1690000, rd_s: x15, rd: 0x1ee0626c
dut commit No.             1691000, rd_s: x17, rd: 0xffffffff
dut commit No.             1692000, rd_s: x00, rd: 0x00000000
dut commit No.             1693000, rd_s: x00, rd: 0x00000000
dut commit No.             1694000, rd_s: x01, rd: 0x1ed99d60
dut commit No.             1695000, rd_s: x00, rd: 0x00000000
dut commit No.             1696000, rd_s: x14, rd: 0x1ee058d0
dut commit No.             1697000, rd_s: x00, rd: 0x00000000
dut commit No.             1698000, rd_s: x14, rd: 0x1ee05ff0
dut commit No.             1699000, rd_s: x00, rd: 0x00000000
dut commit No.             1700000, rd_s: x00, rd: 0x00000000
dut commit No.             1701000, rd_s: x28, rd: 0x0000000d
dut commit No.             1702000, rd_s: x12, rd: 0x1ee05948
dut commit No.             1703000, rd_s: x00, rd: 0x00000000
dut commit No.             1704000, rd_s: x11, rd: 0x1ee0626c
dut commit No.             1705000, rd_s: x30, rd: 0x09000000
dut commit No.             1706000, rd_s: x12, rd: 0x0000ffe0
dut commit No.             1707000, rd_s: x25, rd: 0x08b85f64
dut commit No.             1708000, rd_s: x00, rd: 0x00000000
dut commit No.             1709000, rd_s: x31, rd: 0x00000002
dut commit No.             1710000, rd_s: x17, rd: 0x0000000f
dut commit No.             1711000, rd_s: x12, rd: 0x00000018
dut commit No.             1712000, rd_s: x28, rd: 0xffbe0db6
dut commit No.             1713000, rd_s: x06, rd: 0x00000003
dut commit No.             1714000, rd_s: x13, rd: 0x00000006
dut commit No.             1715000, rd_s: x00, rd: 0x00000000
dut commit No.             1716000, rd_s: x00, rd: 0x00000000
dut commit No.             1717000, rd_s: x22, rd: 0x020bbc30
dut commit No.             1718000, rd_s: x00, rd: 0x00000000
dut commit No.             1719000, rd_s: x25, rd: 0x0040bd1a
dut commit No.             1720000, rd_s: x26, rd: 0x000000a7
dut commit No.             1721000, rd_s: x09, rd: 0x00000001
dut commit No.             1722000, rd_s: x16, rd: 0x1ee052b0
dut commit No.             1723000, rd_s: x00, rd: 0x00000000
dut commit No.             1724000, rd_s: x17, rd: 0x1ee05660
dut commit No.             1725000, rd_s: x10, rd: 0x0494c992
dut commit No.             1726000, rd_s: x00, rd: 0x00000000
dut commit No.             1727000, rd_s: x00, rd: 0x00000000
dut commit No.             1728000, rd_s: x12, rd: 0x00000006
dut commit No.             1729000, rd_s: x00, rd: 0x00000000
dut commit No.             1730000, rd_s: x28, rd: 0x00000001
dut commit No.             1731000, rd_s: x00, rd: 0x00000000
dut commit No.             1732000, rd_s: x15, rd: 0x1ee058b4
dut commit No.             1733000, rd_s: x22, rd: 0x00000001
dut commit No.             1734000, rd_s: x00, rd: 0x00000000
dut commit No.             1735000, rd_s: x11, rd: 0x001b4eaa
dut commit No.             1736000, rd_s: x09, rd: 0xefffefe0
dut commit No.             1737000, rd_s: x16, rd: 0x00000052
dut commit No.             1738000, rd_s: x11, rd: 0x00000001
dut commit No.             1739000, rd_s: x00, rd: 0x00000000
dut commit No.             1740000, rd_s: x09, rd: 0xefffeff0
dut commit No.             1741000, rd_s: x22, rd: 0x00000001
dut commit No.             1742000, rd_s: x12, rd: 0x00000018
dut commit No.             1743000, rd_s: x12, rd: 0x1ee05cf4
dut commit No.             1744000, rd_s: x10, rd: 0x1ee05660
dut commit No.             1745000, rd_s: x14, rd: 0x1ee05da4
dut commit No.             1746000, rd_s: x29, rd: 0xefffe5f4
dut commit No.             1747000, rd_s: x11, rd: 0xefffee30
dut commit No.             1748000, rd_s: x24, rd: 0x00000000
dut commit No.             1749000, rd_s: x00, rd: 0x00000000
dut commit No.             1750000, rd_s: x10, rd: 0xefffee30
dut commit No.             1751000, rd_s: x25, rd: 0x000d9b20
dut commit No.             1752000, rd_s: x00, rd: 0x00000000
dut commit No.             1753000, rd_s: x00, rd: 0x00000000
dut commit No.             1754000, rd_s: x17, rd: 0x00000001
dut commit No.             1755000, rd_s: x14, rd: 0x00000028
dut commit No.             1756000, rd_s: x08, rd: 0x00000006
dut commit No.             1757000, rd_s: x12, rd: 0x1ee00900
dut commit No.             1758000, rd_s: x00, rd: 0x00000000
dut commit No.             1759000, rd_s: x00, rd: 0x00000000
dut commit No.             1760000, rd_s: x19, rd: 0x00000004
dut commit No.             1761000, rd_s: x06, rd: 0x00000000
dut commit No.             1762000, rd_s: x20, rd: 0x00000000
dut commit No.             1763000, rd_s: x19, rd: 0x1ee061b8
dut commit No.             1764000, rd_s: x21, rd: 0x00000018
dut commit No.             1765000, rd_s: x10, rd: 0xfffffff0
dut commit No.             1766000, rd_s: x07, rd: 0x00000000
dut commit No.             1767000, rd_s: x10, rd: 0x0aed4ca4
dut commit No.             1768000, rd_s: x10, rd: 0x92492000
dut commit No.             1769000, rd_s: x08, rd: 0x00000006
dut commit No.             1770000, rd_s: x12, rd: 0x1ee00900
dut commit No.             1771000, rd_s: x15, rd: 0x1ee008f8
dut commit No.             1772000, rd_s: x08, rd: 0xefffee70
dut commit No.             1773000, rd_s: x22, rd: 0x00000004
dut commit No.             1774000, rd_s: x01, rd: 0x1ed9f794
dut commit No.             1775000, rd_s: x00, rd: 0x00000000
dut commit No.             1776000, rd_s: x22, rd: 0x00000020
dut commit No.             1777000, rd_s: x28, rd: 0x00000052
dut commit No.             1778000, rd_s: x29, rd: 0x1ee05668
dut commit No.             1779000, rd_s: x14, rd: 0x0000000b
dut commit No.             1780000, rd_s: x11, rd: 0x1ee05788
dut commit No.             1781000, rd_s: x00, rd: 0x00000000
dut commit No.             1782000, rd_s: x15, rd: 0x00000089
dut commit No.             1783000, rd_s: x23, rd: 0x0000001c
dut commit No.             1784000, rd_s: x00, rd: 0x00000000
dut commit No.             1785000, rd_s: x00, rd: 0x00000000
dut commit No.             1786000, rd_s: x06, rd: 0x00000000
dut commit No.             1787000, rd_s: x28, rd: 0x1ee06240
dut commit No.             1788000, rd_s: x05, rd: 0x001c8a8a
dut commit No.             1789000, rd_s: x25, rd: 0x00000000
dut commit No.             1790000, rd_s: x00, rd: 0x00000000
dut commit No.             1791000, rd_s: x15, rd: 0x00000001
dut commit No.             1792000, rd_s: x10, rd: 0xefffee30
dut commit No.             1793000, rd_s: x15, rd: 0x1ee06258
dut commit No.             1794000, rd_s: x26, rd: 0x677152e6
dut commit No.             1795000, rd_s: x00, rd: 0x00000000
dut commit No.             1796000, rd_s: x16, rd: 0x00000004
dut commit No.             1797000, rd_s: x01, rd: 0x1ed93af0
dut commit No.             1798000, rd_s: x00, rd: 0x00000000
dut commit No.             1799000, rd_s: x21, rd: 0xefffee30
dut commit No.             1800000, rd_s: x07, rd: 0x00000003
dut commit No.             1801000, rd_s: x01, rd: 0x1edabea8
dut commit No.             1802000, rd_s: x28, rd: 0x03af366f
dut commit No.             1803000, rd_s: x16, rd: 0x00000080
dut commit No.             1804000, rd_s: x00, rd: 0x00000000
dut commit No.             1805000, rd_s: x25, rd: 0x00000000
dut commit No.             1806000, rd_s: x06, rd: 0x00000002
dut commit No.             1807000, rd_s: x24, rd: 0x15fbcd98
dut commit No.             1808000, rd_s: x00, rd: 0x00000000
dut commit No.             1809000, rd_s: x15, rd: 0x1ee06254
dut commit No.             1810000, rd_s: x00, rd: 0x00000000
dut commit No.             1811000, rd_s: x00, rd: 0x00000000
dut commit No.             1812000, rd_s: x14, rd: 0x1ee05660
dut commit No.             1813000, rd_s: x17, rd: 0x0b65a6e1
dut commit No.             1814000, rd_s: x00, rd: 0x00000000
dut commit No.             1815000, rd_s: x11, rd: 0x00000006
dut commit No.             1816000, rd_s: x31, rd: 0x00000020
dut commit No.             1817000, rd_s: x00, rd: 0x00000000
dut commit No.             1818000, rd_s: x22, rd: 0x1d92b0f2
dut commit No.             1819000, rd_s: x00, rd: 0x00000000
dut commit No.             1820000, rd_s: x05, rd: 0x00000001
dut commit No.             1821000, rd_s: x08, rd: 0x00000000
dut commit No.             1822000, rd_s: x00, rd: 0x00000000
dut commit No.             1823000, rd_s: x16, rd: 0xa0eb42d9
dut commit No.             1824000, rd_s: x00, rd: 0x00000000
dut commit No.             1825000, rd_s: x05, rd: 0x00000001
dut commit No.             1826000, rd_s: x19, rd: 0x00000000
dut commit No.             1827000, rd_s: x00, rd: 0x00000000
dut commit No.             1828000, rd_s: x00, rd: 0x00000000
dut commit No.             1829000, rd_s: x00, rd: 0x00000000
dut commit No.             1830000, rd_s: x07, rd: 0x00000030
dut commit No.             1831000, rd_s: x25, rd: 0x00000004
dut commit No.             1832000, rd_s: x09, rd: 0x00000001
dut commit No.             1833000, rd_s: x17, rd: 0x05a2e32b
dut commit No.             1834000, rd_s: x07, rd: 0x0000000b
dut commit No.             1835000, rd_s: x00, rd: 0x00000000
dut commit No.             1836000, rd_s: x12, rd: 0x00000001
dut commit No.             1837000, rd_s: x16, rd: 0x00000001
dut commit No.             1838000, rd_s: x00, rd: 0x00000000
dut commit No.             1839000, rd_s: x00, rd: 0x00000000
dut commit No.             1840000, rd_s: x08, rd: 0xefffee30
dut commit No.             1841000, rd_s: x13, rd: 0x00000007
dut commit No.             1842000, rd_s: x06, rd: 0x00000005
dut commit No.             1843000, rd_s: x29, rd: 0x00000001
dut commit No.             1844000, rd_s: x19, rd: 0x1ee061b8
dut commit No.             1845000, rd_s: x14, rd: 0x00000000
dut commit No.             1846000, rd_s: x12, rd: 0xd4274357
dut commit No.             1847000, rd_s: x07, rd: 0x00000000
dut commit No.             1848000, rd_s: x29, rd: 0x00000005
dut commit No.             1849000, rd_s: x31, rd: 0x0c57236b
dut commit No.             1850000, rd_s: x00, rd: 0x00000000
dut commit No.             1851000, rd_s: x00, rd: 0x00000000
dut commit No.             1852000, rd_s: x09, rd: 0xefffee70
dut commit No.             1853000, rd_s: x10, rd: 0x1ee00c90
dut commit No.             1854000, rd_s: x17, rd: 0x00000000
dut commit No.             1855000, rd_s: x08, rd: 0x00000000
dut commit No.             1856000, rd_s: x12, rd: 0x054f78b9
dut commit No.             1857000, rd_s: x21, rd: 0x00000001
dut commit No.             1858000, rd_s: x11, rd: 0x0000048a
dut commit No.             1859000, rd_s: x31, rd: 0x07c326ee
dut commit No.             1860000, rd_s: x00, rd: 0x00000000
dut commit No.             1861000, rd_s: x15, rd: 0x00000020
dut commit No.             1862000, rd_s: x00, rd: 0x00000000
dut commit No.             1863000, rd_s: x18, rd: 0xefffee70
dut commit No.             1864000, rd_s: x07, rd: 0x00000014
dut commit No.             1865000, rd_s: x08, rd: 0xefffee30
dut commit No.             1866000, rd_s: x00, rd: 0x00000000
dut commit No.             1867000, rd_s: x17, rd: 0x1ee06258
dut commit No.             1868000, rd_s: x00, rd: 0x00000000
dut commit No.             1869000, rd_s: x00, rd: 0x00000000
dut commit No.             1870000, rd_s: x06, rd: 0x0000015e
dut commit No.             1871000, rd_s: x15, rd: 0x1ee0624c
dut commit No.             1872000, rd_s: x11, rd: 0x00000000
dut commit No.             1873000, rd_s: x00, rd: 0x00000000
dut commit No.             1874000, rd_s: x29, rd: 0x0fffffff
dut commit No.             1875000, rd_s: x00, rd: 0x00000000
dut commit No.             1876000, rd_s: x00, rd: 0x00000000
dut commit No.             1877000, rd_s: x10, rd: 0xefffee70
dut commit No.             1878000, rd_s: x18, rd: 0xffffffff
dut commit No.             1879000, rd_s: x29, rd: 0x00000001
dut commit No.             1880000, rd_s: x10, rd: 0x10000000
dut commit No.             1881000, rd_s: x00, rd: 0x00000000
dut commit No.             1882000, rd_s: x29, rd: 0x00000005
dut commit No.             1883000, rd_s: x00, rd: 0x00000000
dut commit No.             1884000, rd_s: x14, rd: 0x00000014
dut commit No.             1885000, rd_s: x12, rd: 0x00000000
dut commit No.             1886000, rd_s: x16, rd: 0x0a77adc1
dut commit No.             1887000, rd_s: x01, rd: 0x1ed93670
dut commit No.             1888000, rd_s: x00, rd: 0x00000000
dut commit No.             1889000, rd_s: x00, rd: 0x00000000
dut commit No.             1890000, rd_s: x00, rd: 0x00000000
dut commit No.             1891000, rd_s: x19, rd: 0x00000001
dut commit No.             1892000, rd_s: x05, rd: 0x00000000
dut commit No.             1893000, rd_s: x13, rd: 0x0972cf56
dut commit No.             1894000, rd_s: x00, rd: 0x00000000
dut commit No.             1895000, rd_s: x00, rd: 0x00000000
dut commit No.             1896000, rd_s: x00, rd: 0x00000000
dut commit No.             1897000, rd_s: x01, rd: 0x1ed97894
dut commit No.             1898000, rd_s: x09, rd: 0xefffee70
dut commit No.             1899000, rd_s: x00, rd: 0x00000000
dut commit No.             1900000, rd_s: x00, rd: 0x00000000
dut commit No.             1901000, rd_s: x13, rd: 0x00000007
dut commit No.             1902000, rd_s: x06, rd: 0x04d54c43
dut commit No.             1903000, rd_s: x25, rd: 0x00000003
dut commit No.             1904000, rd_s: x00, rd: 0x00000000
dut commit No.             1905000, rd_s: x00, rd: 0x00000000
dut commit No.             1906000, rd_s: x10, rd: 0x1ee0624c
dut commit No.             1907000, rd_s: x31, rd: 0x0a625b6f
dut commit No.             1908000, rd_s: x15, rd: 0x1ee06240
dut commit No.             1909000, rd_s: x07, rd: 0x00000002
dut commit No.             1910000, rd_s: x00, rd: 0x00000000
dut commit No.             1911000, rd_s: x15, rd: 0x00000009
dut commit No.             1912000, rd_s: x00, rd: 0x00000000
dut commit No.             1913000, rd_s: x10, rd: 0x00000000
dut commit No.             1914000, rd_s: x10, rd: 0x00000000
dut commit No.             1915000, rd_s: x06, rd: 0x05687f12
dut commit No.             1916000, rd_s: x18, rd: 0x1ee05788
dut commit No.             1917000, rd_s: x15, rd: 0x00000000
dut commit No.             1918000, rd_s: x14, rd: 0x00000007
dut commit No.             1919000, rd_s: x19, rd: 0xefffee80
dut commit No.             1920000, rd_s: x17, rd: 0x1ee0566c
dut commit No.             1921000, rd_s: x10, rd: 0xfffffff0
dut commit No.             1922000, rd_s: x00, rd: 0x00000000
dut commit No.             1923000, rd_s: x13, rd: 0x0099f512
dut commit No.             1924000, rd_s: x00, rd: 0x00000000
dut commit No.             1925000, rd_s: x06, rd: 0x1ee05678
dut commit No.             1926000, rd_s: x00, rd: 0x00000000
dut commit No.             1927000, rd_s: x00, rd: 0x00000000
dut commit No.             1928000, rd_s: x29, rd: 0x00000002
dut commit No.             1929000, rd_s: x01, rd: 0x1ed93658
dut commit No.             1930000, rd_s: x00, rd: 0x00000000
dut commit No.             1931000, rd_s: x00, rd: 0x00000000
dut commit No.             1932000, rd_s: x25, rd: 0x00000000
dut commit No.             1933000, rd_s: x25, rd: 0x00000004
dut commit No.             1934000, rd_s: x10, rd: 0xefffee30
dut commit No.             1935000, rd_s: x01, rd: 0x1eda98bc
dut commit No.             1936000, rd_s: x15, rd: 0x006bedd9
dut commit No.             1937000, rd_s: x01, rd: 0x1eda989c
dut commit No.             1938000, rd_s: x00, rd: 0x00000000
dut commit No.             1939000, rd_s: x08, rd: 0x1ee06240
dut commit No.             1940000, rd_s: x08, rd: 0x1ee00880
dut commit No.             1941000, rd_s: x00, rd: 0x00000000
dut commit No.             1942000, rd_s: x28, rd: 0x00000001
dut commit No.             1943000, rd_s: x00, rd: 0x00000000
dut commit No.             1944000, rd_s: x13, rd: 0x00000009
dut commit No.             1945000, rd_s: x02, rd: 0xefffee20
dut commit No.             1946000, rd_s: x20, rd: 0x00000001
dut commit No.             1947000, rd_s: x00, rd: 0x00000000
dut commit No.             1948000, rd_s: x00, rd: 0x00000000
dut commit No.             1949000, rd_s: x19, rd: 0xa2e3813a
dut commit No.             1950000, rd_s: x07, rd: 0x0ca9272f
dut commit No.             1951000, rd_s: x05, rd: 0x0000008c
dut commit No.             1952000, rd_s: x11, rd: 0x1ee00878
dut commit No.             1953000, rd_s: x08, rd: 0x1ee00880
dut commit No.             1954000, rd_s: x00, rd: 0x00000000
dut commit No.             1955000, rd_s: x28, rd: 0x00000001
dut commit No.             1956000, rd_s: x14, rd: 0x00000000
dut commit No.             1957000, rd_s: x15, rd: 0x0b710e43
dut commit No.             1958000, rd_s: x10, rd: 0x00000000
dut commit No.             1959000, rd_s: x28, rd: 0x00e50cd3
dut commit No.             1960000, rd_s: x07, rd: 0x0b7f88b3
dut commit No.             1961000, rd_s: x00, rd: 0x00000000
dut commit No.             1962000, rd_s: x15, rd: 0x069958ff
dut commit No.             1963000, rd_s: x00, rd: 0x00000000
dut commit No.             1964000, rd_s: x15, rd: 0x00000007
dut commit No.             1965000, rd_s: x28, rd: 0x1ee06240
dut commit No.             1966000, rd_s: x11, rd: 0x1ee05788
dut commit No.             1967000, rd_s: x16, rd: 0x1ee061b4
dut commit No.             1968000, rd_s: x08, rd: 0x00000000
dut commit No.             1969000, rd_s: x17, rd: 0x8f1970f8
dut commit No.             1970000, rd_s: x00, rd: 0x00000000
dut commit No.             1971000, rd_s: x13, rd: 0x92492493
dut commit No.             1972000, rd_s: x27, rd: 0x0000000d
dut commit No.             1973000, rd_s: x00, rd: 0x00000000
dut commit No.             1974000, rd_s: x15, rd: 0x00000001
dut commit No.             1975000, rd_s: x00, rd: 0x00000000
dut commit No.             1976000, rd_s: x00, rd: 0x00000000
dut commit No.             1977000, rd_s: x23, rd: 0x00000012
dut commit No.             1978000, rd_s: x05, rd: 0x0c417598
dut commit No.             1979000, rd_s: x09, rd: 0x0000002c
dut commit No.             1980000, rd_s: x24, rd: 0x00000000
dut commit No.             1981000, rd_s: x16, rd: 0x1ee061b8
dut commit No.             1982000, rd_s: x24, rd: 0x00000000
dut commit No.             1983000, rd_s: x06, rd: 0x00000004
dut commit No.             1984000, rd_s: x30, rd: 0x00000005
dut commit No.             1985000, rd_s: x27, rd: 0x00000009
dut commit No.             1986000, rd_s: x08, rd: 0x00000005
dut commit No.             1987000, rd_s: x26, rd: 0x0008a95c
dut commit No.             1988000, rd_s: x00, rd: 0x00000000
dut commit No.             1989000, rd_s: x00, rd: 0x00000000
dut commit No.             1990000, rd_s: x00, rd: 0x00000000
dut commit No.             1991000, rd_s: x18, rd: 0x00000000
dut commit No.             1992000, rd_s: x29, rd: 0xefffe5f4
dut commit No.             1993000, rd_s: x00, rd: 0x00000000
dut commit No.             1994000, rd_s: x00, rd: 0x00000000
dut commit No.             1995000, rd_s: x01, rd: 0x1ed9363c
dut commit No.             1996000, rd_s: x15, rd: 0x1ee06244
dut commit No.             1997000, rd_s: x00, rd: 0x00000000
dut commit No.             1998000, rd_s: x13, rd: 0x00000004
dut commit No.             1999000, rd_s: x00, rd: 0x00000000
dut commit No.             2000000, rd_s: x00, rd: 0x00000000
dut commit No.             2001000, rd_s: x15, rd: 0x00000000
dut commit No.             2002000, rd_s: x14, rd: 0x1ee06258
dut commit No.             2003000, rd_s: x15, rd: 0x00000000
dut commit No.             2004000, rd_s: x00, rd: 0x00000000
dut commit No.             2005000, rd_s: x14, rd: 0x00000001
dut commit No.             2006000, rd_s: x11, rd: 0x00000000
dut commit No.             2007000, rd_s: x00, rd: 0x00000000
dut commit No.             2008000, rd_s: x07, rd: 0x00000009
dut commit No.             2009000, rd_s: x14, rd: 0x1ee05678
dut commit No.             2010000, rd_s: x00, rd: 0x00000000
dut commit No.             2011000, rd_s: x00, rd: 0x00000000
dut commit No.             2012000, rd_s: x14, rd: 0x00000001
dut commit No.             2013000, rd_s: x00, rd: 0x00000000
dut commit No.             2014000, rd_s: x00, rd: 0x00000000
dut commit No.             2015000, rd_s: x19, rd: 0x00000006
dut commit No.             2016000, rd_s: x15, rd: 0x00000007
dut commit No.             2017000, rd_s: x17, rd: 0x1ee05674
dut commit No.             2018000, rd_s: x06, rd: 0x00000000
dut commit No.             2019000, rd_s: x08, rd: 0x00000000
dut commit No.             2020000, rd_s: x17, rd: 0x1ee05674
dut commit No.             2021000, rd_s: x15, rd: 0x1ee06264
dut commit No.             2022000, rd_s: x00, rd: 0x00000000
dut commit No.             2023000, rd_s: x28, rd: 0x010563d5
dut commit No.             2024000, rd_s: x00, rd: 0x00000000
dut commit No.             2025000, rd_s: x01, rd: 0x1ed9f668
dut commit No.             2026000, rd_s: x00, rd: 0x00000000
dut commit No.             2027000, rd_s: x00, rd: 0x00000000
dut commit No.             2028000, rd_s: x26, rd: 0x00000003
dut commit No.             2029000, rd_s: x20, rd: 0xefffee70
dut commit No.             2030000, rd_s: x14, rd: 0x233f7f7b
dut commit No.             2031000, rd_s: x00, rd: 0x00000000
dut commit No.             2032000, rd_s: x00, rd: 0x00000000
dut commit No.             2033000, rd_s: x22, rd: 0x0fffffff
dut commit No.             2034000, rd_s: x15, rd: 0x1ee06264
dut commit No.             2035000, rd_s: x00, rd: 0x00000000
dut commit No.             2036000, rd_s: x05, rd: 0x00000004
dut commit No.             2037000, rd_s: x10, rd: 0x00000090
dut commit No.             2038000, rd_s: x05, rd: 0x00000001
dut commit No.             2039000, rd_s: x11, rd: 0x00000003
dut commit No.             2040000, rd_s: x00, rd: 0x00000000
dut commit No.             2041000, rd_s: x14, rd: 0x0000000a
dut commit No.             2042000, rd_s: x00, rd: 0x00000000
dut commit No.             2043000, rd_s: x13, rd: 0x00000000
dut commit No.             2044000, rd_s: x01, rd: 0x1ed9e634
dut commit No.             2045000, rd_s: x13, rd: 0x00000005
dut commit No.             2046000, rd_s: x12, rd: 0x00000000
dut commit No.             2047000, rd_s: x00, rd: 0x00000000
dut commit No.             2048000, rd_s: x00, rd: 0x00000000
dut commit No.             2049000, rd_s: x12, rd: 0x00000000
dut commit No.             2050000, rd_s: x00, rd: 0x00000000
dut commit No.             2051000, rd_s: x00, rd: 0x00000000
dut commit No.             2052000, rd_s: x09, rd: 0xefffee70
dut commit No.             2053000, rd_s: x09, rd: 0x00000088
dut commit No.             2054000, rd_s: x00, rd: 0x00000000
dut commit No.             2055000, rd_s: x31, rd: 0x1ee05678
dut commit No.             2056000, rd_s: x20, rd: 0x00000002
dut commit No.             2057000, rd_s: x20, rd: 0xefffee30
dut commit No.             2058000, rd_s: x09, rd: 0x00000000
dut commit No.             2059000, rd_s: x15, rd: 0x00000000
dut commit No.             2060000, rd_s: x14, rd: 0x1ee06240
dut commit No.             2061000, rd_s: x19, rd: 0xefffee30
dut commit No.             2062000, rd_s: x27, rd: 0x00000001
dut commit No.             2063000, rd_s: x01, rd: 0x1eda96a4
dut commit No.             2064000, rd_s: x22, rd: 0x1059f5fc
dut commit No.             2065000, rd_s: x00, rd: 0x00000000
dut commit No.             2066000, rd_s: x18, rd: 0xefffee70
dut commit No.             2067000, rd_s: x10, rd: 0x0000000e
dut commit No.             2068000, rd_s: x14, rd: 0x00000002
dut commit No.             2069000, rd_s: x21, rd: 0x1ee0566c
dut commit No.             2070000, rd_s: x20, rd: 0x00000090
dut commit No.             2071000, rd_s: x29, rd: 0x00000028
dut commit No.             2072000, rd_s: x14, rd: 0x00246a85
dut commit No.             2073000, rd_s: x13, rd: 0x00000005
dut commit No.             2074000, rd_s: x00, rd: 0x00000000
dut commit No.             2075000, rd_s: x12, rd: 0x0641b07e
dut commit No.             2076000, rd_s: x10, rd: 0x00000001
dut commit No.             2077000, rd_s: x05, rd: 0x00000001
dut commit No.             2078000, rd_s: x00, rd: 0x00000000
dut commit No.             2079000, rd_s: x11, rd: 0x1ee05788
dut commit No.             2080000, rd_s: x10, rd: 0x1ee06258
dut commit No.             2081000, rd_s: x01, rd: 0x1ed9e3e4
dut commit No.             2082000, rd_s: x31, rd: 0x00000000
dut commit No.             2083000, rd_s: x15, rd: 0x00000001
dut commit No.             2084000, rd_s: x06, rd: 0x00000004
dut commit No.             2085000, rd_s: x13, rd: 0x002c97ac
dut commit No.             2086000, rd_s: x14, rd: 0x1ee05680
dut commit No.             2087000, rd_s: x10, rd: 0xefffee70
dut commit No.             2088000, rd_s: x25, rd: 0x0fffffff
dut commit No.             2089000, rd_s: x08, rd: 0xefffee30
dut commit No.             2090000, rd_s: x06, rd: 0x10000000
dut commit No.             2091000, rd_s: x14, rd: 0x1ee05678
dut commit No.             2092000, rd_s: x15, rd: 0x00000000
dut commit No.             2093000, rd_s: x14, rd: 0x00000005
dut commit No.             2094000, rd_s: x19, rd: 0xefffee80
dut commit No.             2095000, rd_s: x17, rd: 0x1ee0566c
dut commit No.             2096000, rd_s: x00, rd: 0x00000000
dut commit No.             2097000, rd_s: x19, rd: 0x00000001
dut commit No.             2098000, rd_s: x00, rd: 0x00000000
dut commit No.             2099000, rd_s: x01, rd: 0x1edaa0a4
dut commit No.             2100000, rd_s: x00, rd: 0x00000000
dut commit No.             2101000, rd_s: x00, rd: 0x00000000
dut commit No.             2102000, rd_s: x11, rd: 0x00000001
dut commit No.             2103000, rd_s: x00, rd: 0x00000000
dut commit No.             2104000, rd_s: x00, rd: 0x00000000
dut commit No.             2105000, rd_s: x28, rd: 0x1ee06254
dut commit No.             2106000, rd_s: x11, rd: 0x90a1b0ee
dut commit No.             2107000, rd_s: x07, rd: 0x0000000b
dut commit No.             2108000, rd_s: x30, rd: 0x00000014
dut commit No.             2109000, rd_s: x27, rd: 0x00292550
dut commit No.             2110000, rd_s: x10, rd: 0x92492000
dut commit No.             2111000, rd_s: x08, rd: 0x00000006
dut commit No.             2112000, rd_s: x00, rd: 0x00000000
dut commit No.             2113000, rd_s: x14, rd: 0x00000d41
dut commit No.             2114000, rd_s: x00, rd: 0x00000000
dut commit No.             2115000, rd_s: x19, rd: 0x00000004
dut commit No.             2116000, rd_s: x05, rd: 0x0000000e
dut commit No.             2117000, rd_s: x07, rd: 0x00000006
dut commit No.             2118000, rd_s: x13, rd: 0x00000018
dut commit No.             2119000, rd_s: x15, rd: 0x008f7e2d
dut commit No.             2120000, rd_s: x00, rd: 0x00000000
dut commit No.             2121000, rd_s: x16, rd: 0x1ee05668
dut commit No.             2122000, rd_s: x07, rd: 0x00000003
dut commit No.             2123000, rd_s: x07, rd: 0x000003aa
dut commit No.             2124000, rd_s: x06, rd: 0x00000014
dut commit No.             2125000, rd_s: x13, rd: 0x0000000b
dut commit No.             2126000, rd_s: x05, rd: 0x00000020
dut commit No.             2127000, rd_s: x07, rd: 0x00000003
dut commit No.             2128000, rd_s: x20, rd: 0x089b0726
dut commit No.             2129000, rd_s: x27, rd: 0x00000001
dut commit No.             2130000, rd_s: x14, rd: 0x00000000
dut commit No.             2131000, rd_s: x11, rd: 0x00e32b92
dut commit No.             2132000, rd_s: x15, rd: 0x1ee06244
dut commit No.             2133000, rd_s: x11, rd: 0x00000005
dut commit No.             2134000, rd_s: x12, rd: 0x00000000
dut commit No.             2135000, rd_s: x16, rd: 0x03bfbb35
dut commit No.             2136000, rd_s: x01, rd: 0x1ed93670
dut commit No.             2137000, rd_s: x00, rd: 0x00000000
dut commit No.             2138000, rd_s: x00, rd: 0x00000000
dut commit No.             2139000, rd_s: x00, rd: 0x00000000
dut commit No.             2140000, rd_s: x19, rd: 0x00000001
dut commit No.             2141000, rd_s: x05, rd: 0x00000000
dut commit No.             2142000, rd_s: x16, rd: 0x1ee061b4
dut commit No.             2143000, rd_s: x01, rd: 0x1ed936ac
dut commit No.             2144000, rd_s: x13, rd: 0x004a3b34
dut commit No.             2145000, rd_s: x14, rd: 0x1ee0624c
dut commit No.             2146000, rd_s: x00, rd: 0x00000000
dut commit No.             2147000, rd_s: x17, rd: 0x006385c9
dut commit No.             2148000, rd_s: x11, rd: 0xefffee30
dut commit No.             2149000, rd_s: x15, rd: 0x00000000
dut commit No.             2150000, rd_s: x02, rd: 0xefffee20
dut commit No.             2151000, rd_s: x23, rd: 0x0000001e
dut commit No.             2152000, rd_s: x15, rd: 0x00000018
dut commit No.             2153000, rd_s: x14, rd: 0x1ee06240
dut commit No.             2154000, rd_s: x29, rd: 0x00000004
dut commit No.             2155000, rd_s: x10, rd: 0x0064cfc8
dut commit No.             2156000, rd_s: x14, rd: 0x1ee05660
dut commit No.             2157000, rd_s: x13, rd: 0x007d5e6a
dut commit No.             2158000, rd_s: x29, rd: 0x00000002
dut commit No.             2159000, rd_s: x11, rd: 0x1ee057a4
dut commit No.             2160000, rd_s: x01, rd: 0x1ed93af0
dut commit No.             2161000, rd_s: x00, rd: 0x00000000
dut commit No.             2162000, rd_s: x21, rd: 0xefffee30
dut commit No.             2163000, rd_s: x05, rd: 0x00000001
dut commit No.             2164000, rd_s: x14, rd: 0xefffe620
dut commit No.             2165000, rd_s: x00, rd: 0x00000000
dut commit No.             2166000, rd_s: x20, rd: 0x1ee061bc
dut commit No.             2167000, rd_s: x00, rd: 0x00000000
dut commit No.             2168000, rd_s: x15, rd: 0x1ee06244
dut commit No.             2169000, rd_s: x11, rd: 0x00000005
dut commit No.             2170000, rd_s: x14, rd: 0x008ab6c5
dut commit No.             2171000, rd_s: x00, rd: 0x00000000
dut commit No.             2172000, rd_s: x29, rd: 0x00000001
dut commit No.             2173000, rd_s: x18, rd: 0x00000000
dut commit No.             2174000, rd_s: x00, rd: 0x00000000
dut commit No.             2175000, rd_s: x26, rd: 0x00000003
dut commit No.             2176000, rd_s: x11, rd: 0x1ee06240
dut commit No.             2177000, rd_s: x16, rd: 0x00000000
dut commit No.             2178000, rd_s: x11, rd: 0x00000000
dut commit No.             2179000, rd_s: x08, rd: 0x00000000
dut commit No.             2180000, rd_s: x00, rd: 0x00000000
dut commit No.             2181000, rd_s: x15, rd: 0x1ee06258
dut commit No.             2182000, rd_s: x13, rd: 0x1ee06248
dut commit No.             2183000, rd_s: x28, rd: 0x00000000
dut commit No.             2184000, rd_s: x00, rd: 0x00000000
dut commit No.             2185000, rd_s: x15, rd: 0x00000006
dut commit No.             2186000, rd_s: x00, rd: 0x00000000
dut commit No.             2187000, rd_s: x11, rd: 0x00000020
dut commit No.             2188000, rd_s: x16, rd: 0x00000000
dut commit No.             2189000, rd_s: x11, rd: 0xefffee30
dut commit No.             2190000, rd_s: x24, rd: 0x00134e82
dut commit No.             2191000, rd_s: x12, rd: 0x00000001
dut commit No.             2192000, rd_s: x07, rd: 0x00000001
dut commit No.             2193000, rd_s: x27, rd: 0x00000001
dut commit No.             2194000, rd_s: x00, rd: 0x00000000
dut commit No.             2195000, rd_s: x07, rd: 0x00000005
dut commit No.             2196000, rd_s: x27, rd: 0x0000000e
dut commit No.             2197000, rd_s: x00, rd: 0x00000000
dut commit No.             2198000, rd_s: x12, rd: 0x0000001c
dut commit No.             2199000, rd_s: x00, rd: 0x00000000
dut commit No.             2200000, rd_s: x01, rd: 0x1ed90620
dut commit No.             2201000, rd_s: x00, rd: 0x00000000
dut commit No.             2202000, rd_s: x14, rd: 0xefffe618
dut commit No.             2203000, rd_s: x25, rd: 0x00000003
dut commit No.             2204000, rd_s: x14, rd: 0x00000000
dut commit No.             2205000, rd_s: x05, rd: 0x00000007
dut commit No.             2206000, rd_s: x05, rd: 0x02000000
dut commit No.             2207000, rd_s: x10, rd: 0xffffffff
dut commit No.             2208000, rd_s: x11, rd: 0x00000001
dut commit No.             2209000, rd_s: x00, rd: 0x00000000
dut commit No.             2210000, rd_s: x08, rd: 0x00000000
dut commit No.             2211000, rd_s: x00, rd: 0x00000000
dut commit No.             2212000, rd_s: x14, rd: 0x00000016
dut commit No.             2213000, rd_s: x24, rd: 0x00000001
dut commit No.             2214000, rd_s: x09, rd: 0xefffee70
dut commit No.             2215000, rd_s: x31, rd: 0x0000000b
dut commit No.             2216000, rd_s: x17, rd: 0x00000001
dut commit No.             2217000, rd_s: x05, rd: 0x00000001
dut commit No.             2218000, rd_s: x12, rd: 0x1c6edcbe
dut commit No.             2219000, rd_s: x14, rd: 0x1ee06250
dut commit No.             2220000, rd_s: x00, rd: 0x00000000
dut commit No.             2221000, rd_s: x12, rd: 0x0193f75c
dut commit No.             2222000, rd_s: x10, rd: 0x00000001
dut commit No.             2223000, rd_s: x13, rd: 0x00000000
dut commit No.             2224000, rd_s: x08, rd: 0xefffee30
dut commit No.             2225000, rd_s: x25, rd: 0x00000011
dut commit No.             2226000, rd_s: x00, rd: 0x00000000
dut commit No.             2227000, rd_s: x13, rd: 0x00000002
dut commit No.             2228000, rd_s: x00, rd: 0x00000000
dut commit No.             2229000, rd_s: x02, rd: 0xefffee20
dut commit No.             2230000, rd_s: x15, rd: 0x1ee06254
dut commit No.             2231000, rd_s: x28, rd: 0x00000000
dut commit No.             2232000, rd_s: x07, rd: 0x04f01431
dut commit No.             2233000, rd_s: x31, rd: 0x0c73e385
dut commit No.             2234000, rd_s: x18, rd: 0x00000002
dut commit No.             2235000, rd_s: x22, rd: 0x00000dc8
dut commit No.             2236000, rd_s: x25, rd: 0x00000000
dut commit No.             2237000, rd_s: x15, rd: 0x00000000
dut commit No.             2238000, rd_s: x17, rd: 0x1ee05674
dut commit No.             2239000, rd_s: x06, rd: 0x00000000
dut commit No.             2240000, rd_s: x08, rd: 0x00000000
dut commit No.             2241000, rd_s: x17, rd: 0x1ee05674
dut commit No.             2242000, rd_s: x15, rd: 0x1ee06264
dut commit No.             2243000, rd_s: x00, rd: 0x00000000
dut commit No.             2244000, rd_s: x28, rd: 0x0064ef3e
dut commit No.             2245000, rd_s: x00, rd: 0x00000000
dut commit No.             2246000, rd_s: x01, rd: 0x1ed9f668
dut commit No.             2247000, rd_s: x00, rd: 0x00000000
dut commit No.             2248000, rd_s: x00, rd: 0x00000000
dut commit No.             2249000, rd_s: x26, rd: 0x00000003
dut commit No.             2250000, rd_s: x20, rd: 0xefffee70
dut commit No.             2251000, rd_s: x15, rd: 0x003f4871
dut commit No.             2252000, rd_s: x13, rd: 0x00000000
dut commit No.             2253000, rd_s: x00, rd: 0x00000000
dut commit No.             2254000, rd_s: x29, rd: 0x00bed4fa
dut commit No.             2255000, rd_s: x14, rd: 0x1ee05684
dut commit No.             2256000, rd_s: x16, rd: 0x1ee05678
dut commit No.             2257000, rd_s: x00, rd: 0x00000000
dut commit No.             2258000, rd_s: x00, rd: 0x00000000
dut commit No.             2259000, rd_s: x01, rd: 0x1ed936cc
dut commit No.             2260000, rd_s: x08, rd: 0x1ee06240
dut commit No.             2261000, rd_s: x00, rd: 0x00000000
dut commit No.             2262000, rd_s: x00, rd: 0x00000000
dut commit No.             2263000, rd_s: x30, rd: 0x00000000
dut commit No.             2264000, rd_s: x27, rd: 0x0e078892
dut commit No.             2265000, rd_s: x00, rd: 0x00000000
dut commit No.             2266000, rd_s: x24, rd: 0x00000000
dut commit No.             2267000, rd_s: x11, rd: 0x0000001c
dut commit No.             2268000, rd_s: x01, rd: 0x1eda98bc
dut commit No.             2269000, rd_s: x17, rd: 0x093fbd5c
dut commit No.             2270000, rd_s: x00, rd: 0x00000000
dut commit No.             2271000, rd_s: x10, rd: 0xffffffff
dut commit No.             2272000, rd_s: x00, rd: 0x00000000
dut commit No.             2273000, rd_s: x00, rd: 0x00000000
dut commit No.             2274000, rd_s: x23, rd: 0x1ee0625c
dut commit No.             2275000, rd_s: x00, rd: 0x00000000
dut commit No.             2276000, rd_s: x00, rd: 0x00000000
dut commit No.             2277000, rd_s: x15, rd: 0x00000000
dut commit No.             2278000, rd_s: x15, rd: 0x1ee0623c
dut commit No.             2279000, rd_s: x19, rd: 0xe89dde16
dut commit No.             2280000, rd_s: x15, rd: 0x1ee06258
dut commit No.             2281000, rd_s: x12, rd: 0x00000005
dut commit No.             2282000, rd_s: x16, rd: 0x1ee0566c
dut commit No.             2283000, rd_s: x11, rd: 0x00000090
dut commit No.             2284000, rd_s: x00, rd: 0x00000000
dut commit No.             2285000, rd_s: x12, rd: 0x1ee062c0
dut commit No.             2286000, rd_s: x08, rd: 0x1ee00880
dut commit No.             2287000, rd_s: x00, rd: 0x00000000
dut commit No.             2288000, rd_s: x28, rd: 0x00000001
dut commit No.             2289000, rd_s: x10, rd: 0x1ee00c90
dut commit No.             2290000, rd_s: x06, rd: 0x1ee00a10
dut commit No.             2291000, rd_s: x14, rd: 0x00000020
dut commit No.             2292000, rd_s: x11, rd: 0x00a6bb16
dut commit No.             2293000, rd_s: x00, rd: 0x00000000
dut commit No.             2294000, rd_s: x08, rd: 0xeffffea0
dut commit No.             2295000, rd_s: x07, rd: 0x40000005
dut commit No.             2296000, rd_s: x10, rd: 0xeffffe10
dut commit No.             2297000, rd_s: x18, rd: 0x007b5a97
dut commit No.             2298000, rd_s: x29, rd: 0x0a800000
dut commit No.             2299000, rd_s: x00, rd: 0x00000000
dut commit No.             2300000, rd_s: x11, rd: 0x083ab8fb
dut commit No.             2301000, rd_s: x11, rd: 0x1ee00878
dut commit No.             2302000, rd_s: x09, rd: 0xeffff680
dut commit No.             2303000, rd_s: x06, rd: 0x0fb9c9e7
dut commit No.             2304000, rd_s: x17, rd: 0x163730a0
dut commit No.             2305000, rd_s: x14, rd: 0x00000000
dut commit No.             2306000, rd_s: x01, rd: 0x1edafe3c
dut commit No.             2307000, rd_s: x01, rd: 0x1edb0568
dut commit No.             2308000, rd_s: x00, rd: 0x00000000
dut commit No.             2309000, rd_s: x14, rd: 0x00000002
dut commit No.             2310000, rd_s: x29, rd: 0x0ef25283
dut commit No.             2311000, rd_s: x00, rd: 0x00000000
dut commit No.             2312000, rd_s: x15, rd: 0x68fe2d6c
dut commit No.             2313000, rd_s: x00, rd: 0x00000000
dut commit No.             2314000, rd_s: x14, rd: 0x00000000
dut commit No.             2315000, rd_s: x01, rd: 0x1eda9970
dut commit No.             2316000, rd_s: x15, rd: 0x4b1b3f71
dut commit No.             2317000, rd_s: x30, rd: 0xf270e5b4
dut commit No.             2318000, rd_s: x09, rd: 0x00000034
dut commit No.             2319000, rd_s: x14, rd: 0x0baf2680
dut commit No.             2320000, rd_s: x10, rd: 0x00000000
dut commit No.             2321000, rd_s: x00, rd: 0x00000000
dut commit No.             2322000, rd_s: x00, rd: 0x00000000
dut commit No.             2323000, rd_s: x01, rd: 0x1edabea8
dut commit No.             2324000, rd_s: x15, rd: 0x1ee008f8
dut commit No.             2325000, rd_s: x00, rd: 0x00000000
dut commit No.             2326000, rd_s: x00, rd: 0x00000000
dut commit No.             2327000, rd_s: x00, rd: 0x00000000
dut commit No.             2328000, rd_s: x22, rd: 0x09ffffff
dut commit No.             2329000, rd_s: x11, rd: 0x0000000c
dut commit No.             2330000, rd_s: x08, rd: 0x1ee008c8
dut commit No.             2331000, rd_s: x28, rd: 0xfffffff7
dut commit No.             2332000, rd_s: x15, rd: 0x1ee05d30
dut commit No.             2333000, rd_s: x31, rd: 0x00000000
dut commit No.             2334000, rd_s: x09, rd: 0x00000010
dut commit No.             2335000, rd_s: x31, rd: 0x00000002
dut commit No.             2336000, rd_s: x00, rd: 0x00000000
dut commit No.             2337000, rd_s: x00, rd: 0x00000000
dut commit No.             2338000, rd_s: x00, rd: 0x00000000
dut commit No.             2339000, rd_s: x14, rd: 0x000001d7
dut commit No.             2340000, rd_s: x15, rd: 0x1ee05960
dut commit No.             2341000, rd_s: x27, rd: 0xb5173a00
dut commit No.             2342000, rd_s: x15, rd: 0x00000200
dut commit No.             2343000, rd_s: x00, rd: 0x00000000
dut commit No.             2344000, rd_s: x16, rd: 0x017f7a4f
dut commit No.             2345000, rd_s: x31, rd: 0x3a5b41c0
dut commit No.             2346000, rd_s: x00, rd: 0x00000000
dut commit No.             2347000, rd_s: x16, rd: 0x01163533
dut commit No.             2348000, rd_s: x21, rd: 0x016129d7
dut commit No.             2349000, rd_s: x13, rd: 0x00000010
dut commit No.             2350000, rd_s: x26, rd: 0x002b39d9
dut commit No.             2351000, rd_s: x26, rd: 0x00000000
dut commit No.             2352000, rd_s: x00, rd: 0x00000000
dut commit No.             2353000, rd_s: x15, rd: 0xefffde98
dut commit No.             2354000, rd_s: x15, rd: 0x00000000
dut commit No.             2355000, rd_s: x06, rd: 0x00000006
dut commit No.             2356000, rd_s: x00, rd: 0x00000000
dut commit No.             2357000, rd_s: x23, rd: 0x00468182
dut commit No.             2358000, rd_s: x11, rd: 0xc97b8e87
dut commit No.             2359000, rd_s: x22, rd: 0x0dd2bdb2
dut commit No.             2360000, rd_s: x23, rd: 0x00000000
dut commit No.             2361000, rd_s: x15, rd: 0xefffde68
dut commit No.             2362000, rd_s: x00, rd: 0x00000000
dut commit No.             2363000, rd_s: x30, rd: 0x1ee058c8
dut commit No.             2364000, rd_s: x26, rd: 0x00c9da3a
dut commit No.             2365000, rd_s: x23, rd: 0x93625fa2
dut commit No.             2366000, rd_s: x14, rd: 0x1fffffff
dut commit No.             2367000, rd_s: x26, rd: 0x0ffff963
dut commit No.             2368000, rd_s: x15, rd: 0xefffde88
dut commit No.             2369000, rd_s: x06, rd: 0x00000004
dut commit No.             2370000, rd_s: x12, rd: 0x00000000
dut commit No.             2371000, rd_s: x23, rd: 0x01c9daff
dut commit No.             2372000, rd_s: x00, rd: 0x00000000
dut commit No.             2373000, rd_s: x11, rd: 0x00000001
dut commit No.             2374000, rd_s: x00, rd: 0x00000000
dut commit No.             2375000, rd_s: x14, rd: 0x06e6ebdf
dut commit No.             2376000, rd_s: x07, rd: 0xe68cb927
dut commit No.             2377000, rd_s: x00, rd: 0x00000000
dut commit No.             2378000, rd_s: x30, rd: 0x1ee058d4
dut commit No.             2379000, rd_s: x00, rd: 0x00000000
dut commit No.             2380000, rd_s: x00, rd: 0x00000000
dut commit No.             2381000, rd_s: x31, rd: 0x0c978af0
dut commit No.             2382000, rd_s: x19, rd: 0x00000016
dut commit No.             2383000, rd_s: x23, rd: 0x00000000
dut commit No.             2384000, rd_s: x16, rd: 0x011e2ee5
dut commit No.             2385000, rd_s: x00, rd: 0x00000000
dut commit No.             2386000, rd_s: x25, rd: 0x0fffffff
dut commit No.             2387000, rd_s: x23, rd: 0x0282702e
dut commit No.             2388000, rd_s: x16, rd: 0x01718113
dut commit No.             2389000, rd_s: x07, rd: 0x02b2f96d
dut commit No.             2390000, rd_s: x23, rd: 0x00000000
dut commit No.             2391000, rd_s: x00, rd: 0x00000000
dut commit No.             2392000, rd_s: x22, rd: 0x1899fb25
dut commit No.             2393000, rd_s: x22, rd: 0x23eb6cbd
dut commit No.             2394000, rd_s: x11, rd: 0x1ee058b4
dut commit No.             2395000, rd_s: x13, rd: 0x00465be5
dut commit No.             2396000, rd_s: x23, rd: 0x00000000
dut commit No.             2397000, rd_s: x05, rd: 0x0cf97986
dut commit No.             2398000, rd_s: x27, rd: 0x00000001
dut commit No.             2399000, rd_s: x29, rd: 0x00000000
dut commit No.             2400000, rd_s: x21, rd: 0x00fc581e
dut commit No.             2401000, rd_s: x22, rd: 0xbdb9efe4
dut commit No.             2402000, rd_s: x22, rd: 0x0a9b462a
dut commit No.             2403000, rd_s: x14, rd: 0x00000001
dut commit No.             2404000, rd_s: x00, rd: 0x00000000
dut commit No.             2405000, rd_s: x00, rd: 0x00000000
dut commit No.             2406000, rd_s: x16, rd: 0x00000000
dut commit No.             2407000, rd_s: x19, rd: 0x040464cd
dut commit No.             2408000, rd_s: x00, rd: 0x00000000
dut commit No.             2409000, rd_s: x16, rd: 0x022f95b3
dut commit No.             2410000, rd_s: x24, rd: 0xefffde88
dut commit No.             2411000, rd_s: x05, rd: 0x126e9cd0
dut commit No.             2412000, rd_s: x14, rd: 0x6a2d3e5f
dut commit No.             2413000, rd_s: x07, rd: 0x00000000
dut commit No.             2414000, rd_s: x24, rd: 0x00000007
dut commit No.             2415000, rd_s: x15, rd: 0x0ab2bd44
dut commit No.             2416000, rd_s: x05, rd: 0x00000004
dut commit No.             2417000, rd_s: x05, rd: 0x000000ff
dut commit No.             2418000, rd_s: x22, rd: 0x00000000
dut commit No.             2419000, rd_s: x00, rd: 0x00000000
dut commit No.             2420000, rd_s: x16, rd: 0x91d9e7a0
dut commit No.             2421000, rd_s: x00, rd: 0x00000000
dut commit No.             2422000, rd_s: x24, rd: 0xc46ac5d6
dut commit No.             2423000, rd_s: x26, rd: 0x00000001
dut commit No.             2424000, rd_s: x00, rd: 0x00000000
dut commit No.             2425000, rd_s: x00, rd: 0x00000000
dut commit No.             2426000, rd_s: x25, rd: 0x18a55940
dut commit No.             2427000, rd_s: x20, rd: 0x0252f838
dut commit No.             2428000, rd_s: x12, rd: 0x699293bd
dut commit No.             2429000, rd_s: x00, rd: 0x00000000
dut commit No.             2430000, rd_s: x05, rd: 0x079848a7
dut commit No.             2431000, rd_s: x24, rd: 0x012c241c
dut commit No.             2432000, rd_s: x19, rd: 0x00000016
dut commit No.             2433000, rd_s: x11, rd: 0x010d9e8f
dut commit No.             2434000, rd_s: x05, rd: 0x0fffffff
dut commit No.             2435000, rd_s: x15, rd: 0xefffde58
dut commit No.             2436000, rd_s: x22, rd: 0x00000000
dut commit No.             2437000, rd_s: x00, rd: 0x00000000
dut commit No.             2438000, rd_s: x28, rd: 0x1ee058d8
dut commit No.             2439000, rd_s: x00, rd: 0x00000000
dut commit No.             2440000, rd_s: x16, rd: 0x02bdea1a
dut commit No.             2441000, rd_s: x13, rd: 0x1ee05484
dut commit No.             2442000, rd_s: x25, rd: 0xb6f060f1
dut commit No.             2443000, rd_s: x31, rd: 0x00000000
dut commit No.             2444000, rd_s: x00, rd: 0x00000000
dut commit No.             2445000, rd_s: x10, rd: 0x1ee05660
dut commit No.             2446000, rd_s: x17, rd: 0x00000045
dut commit No.             2447000, rd_s: x17, rd: 0x000000cc
dut commit No.             2448000, rd_s: x06, rd: 0xb7a45f6a
dut commit No.             2449000, rd_s: x05, rd: 0x00000000
dut commit No.             2450000, rd_s: x01, rd: 0x1ed90558
dut commit No.             2451000, rd_s: x00, rd: 0x00000000
dut commit No.             2452000, rd_s: x30, rd: 0x088a337c
dut commit No.             2453000, rd_s: x08, rd: 0x1ee05a80
dut commit No.             2454000, rd_s: x00, rd: 0x00000000
dut commit No.             2455000, rd_s: x12, rd: 0x00000008
dut commit No.             2456000, rd_s: x06, rd: 0x1edb0318
dut commit No.             2457000, rd_s: x15, rd: 0x00000001
dut commit No.             2458000, rd_s: x00, rd: 0x00000000
dut commit No.             2459000, rd_s: x25, rd: 0xf61e2562
dut commit No.             2460000, rd_s: x10, rd: 0x0000000c
dut commit No.             2461000, rd_s: x18, rd: 0x1ee0504c
dut commit No.             2462000, rd_s: x11, rd: 0x46345939
dut commit No.             2463000, rd_s: x16, rd: 0x00000000
dut commit No.             2464000, rd_s: x13, rd: 0x7f78817a
dut commit No.             2465000, rd_s: x00, rd: 0x00000000
dut commit No.             2466000, rd_s: x11, rd: 0x96647690
Monitor: Segment Stop time is          20682242135
Monitor: Segment IPC: 0.237354
Monitor: Segment Time:          20622871480
$finish called from file "/srv/tmp/c48772b1-f2a2-42f1-9786-660cc5780515/dut/sim/../hvl/vcs/top_tb.sv", line 57.
$finish at simulation time          20682246115
           V C S   S i m u l a t i o n   R e p o r t 
Time: 20682246115 ps
CPU Time:   1255.900 seconds;       Data structure size:   1.2Mb
Tue Dec  3 20:54:54 2024
[0;32mSpike diff Passed [0m
0.237354
20622871480
cd ../rsa/vcs && fsdb2saif dump.fsdb -bt 3993292205ps -et 4824143075ps -s top_tb/dut
fsdb2saif - FSDB to backward SAIF converter, Release Verdi_R-2020.12-SP1-1 (RH Linux x86_64/64bit) -- Tue Apr 20 04:17:41 PDT 2021

Copyright (c) 1996 - 2021 Synopsys, Inc.
This software and the associated documentation are proprietary to Synopsys, Inc. 
This software may only be used in accordance with the terms and conditions of a written license agreement with Synopsys, Inc. 
All other use, reproduction, or distribution of this software is strictly prohibited.

done
dump.fsdb.saif is generated successfully.
logDir = /srv/tmp/c48772b1-f2a2-42f1-9786-660cc5780515/dut/rsa/vcs/fsdb2saifLog
mkdir -p ../rsa/reports outputs
dc_shell -f power.tcl |& tee ../rsa/reports/power.log
/srv/software/Synopsys-2021_x86_64/syn/R-2020.09-SP4/bin/dc_shell: /srv/software/Synopsys-2021_x86_64/syn/R-2020.09-SP4/bin/snps_platform: /bin/csh: bad interpreter: No such file or directory
Information: License queuing is enabled. (DCSH-18)

                           Design Compiler Graphical 
                                 DC Ultra (TM)
                                  DFTMAX (TM)
                              Power Compiler (TM)
                                 DesignWare (R)
                                 DC Expert (TM)
                               Design Vision (TM)
                               HDL Compiler (TM)
                               VHDL Compiler (TM)
                                  DFT Compiler
                               Design Compiler(R)

               Version R-2020.09-SP4 for linux64 - Mar 02, 2021 

                    Copyright (c) 1988 - 2021 Synopsys, Inc.
   This software and the associated documentation are proprietary to Synopsys,
 Inc. This software may only be used in accordance with the terms and conditions
 of a written license agreement with Synopsys, Inc. All other use, reproduction,
            or distribution of this software is strictly prohibited.
Initializing...
set symbol_library [list generic.sdb]
generic.sdb
set synthetic_library [list dw_foundation.sldb]
dw_foundation.sldb
set target_library [getenv STD_CELL_LIB]
/srv/ece411ag/freepdk-45nm/stdcells.db
set sram_library [getenv SRAM_LIB]
/srv/tmp/c48772b1-f2a2-42f1-9786-660cc5780515/dut/synth/../sram/output/mp_cache_data_array/mp_cache_data_array_TT_1p0V_25C_lib.db /srv/tmp/c48772b1-f2a2-42f1-9786-660cc5780515/dut/synth/../sram/output/mp_cache_tag_array/mp_cache_tag_array_TT_1p0V_25C_lib.db
if {$sram_library eq ""} {
   set link_library [list "*" $target_library $synthetic_library]
} else {
   set link_library [list "*" $target_library $synthetic_library $sram_library]
}
* /srv/ece411ag/freepdk-45nm/stdcells.db dw_foundation.sldb {/srv/tmp/c48772b1-f2a2-42f1-9786-660cc5780515/dut/synth/../sram/output/mp_cache_data_array/mp_cache_data_array_TT_1p0V_25C_lib.db /srv/tmp/c48772b1-f2a2-42f1-9786-660cc5780515/dut/synth/../sram/output/mp_cache_tag_array/mp_cache_tag_array_TT_1p0V_25C_lib.db}
get_license DC-Ultra-Features
1
get_license DC-Ultra-Opt
1
read_file -format ddc outputs/synth.ddc
Loading db file '/srv/ece411ag/freepdk-45nm/stdcells.db'
Loading db file '/srv/software/Synopsys-2021_x86_64/syn/R-2020.09-SP4/libraries/syn/dw_foundation.sldb'
Loading db file '/srv/tmp/c48772b1-f2a2-42f1-9786-660cc5780515/dut/sram/output/mp_cache_data_array/mp_cache_data_array_TT_1p0V_25C_lib.db'
Loading db file '/srv/tmp/c48772b1-f2a2-42f1-9786-660cc5780515/dut/sram/output/mp_cache_tag_array/mp_cache_tag_array_TT_1p0V_25C_lib.db'
Loading db file '/srv/software/Synopsys-2021_x86_64/syn/R-2020.09-SP4/libraries/syn/gtech.db'
Loading db file '/srv/software/Synopsys-2021_x86_64/syn/R-2020.09-SP4/libraries/syn/standard.sldb'
  Loading link library 'NangateOpenCellLibrary'
  Loading link library 'mp_cache_data_array_TT_1p0V_25C_lib'
  Loading link library 'mp_cache_tag_array_TT_1p0V_25C_lib'
  Loading link library 'gtech'
Reading ddc file '/srv/tmp/c48772b1-f2a2-42f1-9786-660cc5780515/dut/synth/outputs/synth.ddc'.
Information: Checking out the license 'DesignWare'. (SEC-104)
Loaded 410 designs.
Current design is 'cpu'.
cpu cache_1 cache_0 memory_queue cache_arbiter cacheline_adapter queue_DATA_WIDTH32_QUEUE_DEPTH32_1 queue_DATA_WIDTH32_QUEUE_DEPTH32_0 rename_dispatch rat rob rrat free_list phys_regfile execute reservation_station SNPS_CLOCK_GATE_HIGH_cpu_0 stage_1_1 stage_2_1 valid_array_7 valid_array_6 valid_array_5 valid_array_4 lru_array_1 stage_1_0 stage_2_0 valid_array_3 valid_array_2 valid_array_1 valid_array_0 lru_array_0 SNPS_CLOCK_GATE_HIGH_memory_queue_0 SNPS_CLOCK_GATE_HIGH_memory_queue_49 SNPS_CLOCK_GATE_HIGH_memory_queue_48 SNPS_CLOCK_GATE_HIGH_memory_queue_47 SNPS_CLOCK_GATE_HIGH_memory_queue_45 SNPS_CLOCK_GATE_HIGH_memory_queue_44 SNPS_CLOCK_GATE_HIGH_memory_queue_42 SNPS_CLOCK_GATE_HIGH_memory_queue_41 SNPS_CLOCK_GATE_HIGH_memory_queue_39 SNPS_CLOCK_GATE_HIGH_memory_queue_38 SNPS_CLOCK_GATE_HIGH_memory_queue_36 SNPS_CLOCK_GATE_HIGH_memory_queue_35 SNPS_CLOCK_GATE_HIGH_memory_queue_33 SNPS_CLOCK_GATE_HIGH_memory_queue_32 SNPS_CLOCK_GATE_HIGH_memory_queue_30 SNPS_CLOCK_GATE_HIGH_memory_queue_29 SNPS_CLOCK_GATE_HIGH_memory_queue_27 SNPS_CLOCK_GATE_HIGH_memory_queue_26 SNPS_CLOCK_GATE_HIGH_memory_queue_24 SNPS_CLOCK_GATE_HIGH_memory_queue_23 SNPS_CLOCK_GATE_HIGH_memory_queue_21 SNPS_CLOCK_GATE_HIGH_memory_queue_20 SNPS_CLOCK_GATE_HIGH_memory_queue_18 SNPS_CLOCK_GATE_HIGH_memory_queue_17 SNPS_CLOCK_GATE_HIGH_memory_queue_15 SNPS_CLOCK_GATE_HIGH_memory_queue_14 SNPS_CLOCK_GATE_HIGH_memory_queue_12 SNPS_CLOCK_GATE_HIGH_memory_queue_11 SNPS_CLOCK_GATE_HIGH_memory_queue_9 SNPS_CLOCK_GATE_HIGH_memory_queue_8 SNPS_CLOCK_GATE_HIGH_memory_queue_6 SNPS_CLOCK_GATE_HIGH_memory_queue_5 SNPS_CLOCK_GATE_HIGH_memory_queue_3 SNPS_CLOCK_GATE_HIGH_memory_queue_2 SNPS_CLOCK_GATE_HIGH_cache_arbiter_0 SNPS_CLOCK_GATE_HIGH_cache_arbiter_4 SNPS_CLOCK_GATE_HIGH_cache_arbiter_3 SNPS_CLOCK_GATE_HIGH_cache_arbiter_2 SNPS_CLOCK_GATE_HIGH_cache_arbiter_1 SNPS_CLOCK_GATE_HIGH_cacheline_adapter_0 SNPS_CLOCK_GATE_HIGH_cacheline_adapter_4 SNPS_CLOCK_GATE_HIGH_cacheline_adapter_3 SNPS_CLOCK_GATE_HIGH_cacheline_adapter_2 SNPS_CLOCK_GATE_HIGH_cacheline_adapter_1 SNPS_CLOCK_GATE_HIGH_queue_DATA_WIDTH32_QUEUE_DEPTH32_1_0 SNPS_CLOCK_GATE_HIGH_queue_DATA_WIDTH32_QUEUE_DEPTH32_1_33 SNPS_CLOCK_GATE_HIGH_queue_DATA_WIDTH32_QUEUE_DEPTH32_1_32 SNPS_CLOCK_GATE_HIGH_queue_DATA_WIDTH32_QUEUE_DEPTH32_1_31 SNPS_CLOCK_GATE_HIGH_queue_DATA_WIDTH32_QUEUE_DEPTH32_1_30 SNPS_CLOCK_GATE_HIGH_queue_DATA_WIDTH32_QUEUE_DEPTH32_1_29 SNPS_CLOCK_GATE_HIGH_queue_DATA_WIDTH32_QUEUE_DEPTH32_1_28 SNPS_CLOCK_GATE_HIGH_queue_DATA_WIDTH32_QUEUE_DEPTH32_1_27 SNPS_CLOCK_GATE_HIGH_queue_DATA_WIDTH32_QUEUE_DEPTH32_1_26 SNPS_CLOCK_GATE_HIGH_queue_DATA_WIDTH32_QUEUE_DEPTH32_1_25 SNPS_CLOCK_GATE_HIGH_queue_DATA_WIDTH32_QUEUE_DEPTH32_1_24 SNPS_CLOCK_GATE_HIGH_queue_DATA_WIDTH32_QUEUE_DEPTH32_1_23 SNPS_CLOCK_GATE_HIGH_queue_DATA_WIDTH32_QUEUE_DEPTH32_1_22 SNPS_CLOCK_GATE_HIGH_queue_DATA_WIDTH32_QUEUE_DEPTH32_1_21 SNPS_CLOCK_GATE_HIGH_queue_DATA_WIDTH32_QUEUE_DEPTH32_1_20 SNPS_CLOCK_GATE_HIGH_queue_DATA_WIDTH32_QUEUE_DEPTH32_1_19 SNPS_CLOCK_GATE_HIGH_queue_DATA_WIDTH32_QUEUE_DEPTH32_1_18 SNPS_CLOCK_GATE_HIGH_queue_DATA_WIDTH32_QUEUE_DEPTH32_1_17 SNPS_CLOCK_GATE_HIGH_queue_DATA_WIDTH32_QUEUE_DEPTH32_1_16 SNPS_CLOCK_GATE_HIGH_queue_DATA_WIDTH32_QUEUE_DEPTH32_1_15 SNPS_CLOCK_GATE_HIGH_queue_DATA_WIDTH32_QUEUE_DEPTH32_1_14 SNPS_CLOCK_GATE_HIGH_queue_DATA_WIDTH32_QUEUE_DEPTH32_1_13 SNPS_CLOCK_GATE_HIGH_queue_DATA_WIDTH32_QUEUE_DEPTH32_1_12 SNPS_CLOCK_GATE_HIGH_queue_DATA_WIDTH32_QUEUE_DEPTH32_1_11 SNPS_CLOCK_GATE_HIGH_queue_DATA_WIDTH32_QUEUE_DEPTH32_1_10 SNPS_CLOCK_GATE_HIGH_queue_DATA_WIDTH32_QUEUE_DEPTH32_1_9 SNPS_CLOCK_GATE_HIGH_queue_DATA_WIDTH32_QUEUE_DEPTH32_1_8 SNPS_CLOCK_GATE_HIGH_queue_DATA_WIDTH32_QUEUE_DEPTH32_1_7 SNPS_CLOCK_GATE_HIGH_queue_DATA_WIDTH32_QUEUE_DEPTH32_1_6 SNPS_CLOCK_GATE_HIGH_queue_DATA_WIDTH32_QUEUE_DEPTH32_1_5 SNPS_CLOCK_GATE_HIGH_queue_DATA_WIDTH32_QUEUE_DEPTH32_1_4 SNPS_CLOCK_GATE_HIGH_queue_DATA_WIDTH32_QUEUE_DEPTH32_1_3 SNPS_CLOCK_GATE_HIGH_queue_DATA_WIDTH32_QUEUE_DEPTH32_1_2 SNPS_CLOCK_GATE_HIGH_queue_DATA_WIDTH32_QUEUE_DEPTH32_1_1 SNPS_CLOCK_GATE_HIGH_queue_DATA_WIDTH32_QUEUE_DEPTH32_0_0 SNPS_CLOCK_GATE_HIGH_queue_DATA_WIDTH32_QUEUE_DEPTH32_0_33 SNPS_CLOCK_GATE_HIGH_queue_DATA_WIDTH32_QUEUE_DEPTH32_0_32 SNPS_CLOCK_GATE_HIGH_queue_DATA_WIDTH32_QUEUE_DEPTH32_0_31 SNPS_CLOCK_GATE_HIGH_queue_DATA_WIDTH32_QUEUE_DEPTH32_0_30 SNPS_CLOCK_GATE_HIGH_queue_DATA_WIDTH32_QUEUE_DEPTH32_0_29 SNPS_CLOCK_GATE_HIGH_queue_DATA_WIDTH32_QUEUE_DEPTH32_0_28 SNPS_CLOCK_GATE_HIGH_queue_DATA_WIDTH32_QUEUE_DEPTH32_0_27 SNPS_CLOCK_GATE_HIGH_queue_DATA_WIDTH32_QUEUE_DEPTH32_0_26 SNPS_CLOCK_GATE_HIGH_queue_DATA_WIDTH32_QUEUE_DEPTH32_0_25 SNPS_CLOCK_GATE_HIGH_queue_DATA_WIDTH32_QUEUE_DEPTH32_0_24 SNPS_CLOCK_GATE_HIGH_queue_DATA_WIDTH32_QUEUE_DEPTH32_0_23 SNPS_CLOCK_GATE_HIGH_queue_DATA_WIDTH32_QUEUE_DEPTH32_0_22 SNPS_CLOCK_GATE_HIGH_queue_DATA_WIDTH32_QUEUE_DEPTH32_0_21 SNPS_CLOCK_GATE_HIGH_queue_DATA_WIDTH32_QUEUE_DEPTH32_0_20 SNPS_CLOCK_GATE_HIGH_queue_DATA_WIDTH32_QUEUE_DEPTH32_0_19 SNPS_CLOCK_GATE_HIGH_queue_DATA_WIDTH32_QUEUE_DEPTH32_0_18 SNPS_CLOCK_GATE_HIGH_queue_DATA_WIDTH32_QUEUE_DEPTH32_0_17 SNPS_CLOCK_GATE_HIGH_queue_DATA_WIDTH32_QUEUE_DEPTH32_0_16 SNPS_CLOCK_GATE_HIGH_queue_DATA_WIDTH32_QUEUE_DEPTH32_0_15 SNPS_CLOCK_GATE_HIGH_queue_DATA_WIDTH32_QUEUE_DEPTH32_0_14 SNPS_CLOCK_GATE_HIGH_queue_DATA_WIDTH32_QUEUE_DEPTH32_0_13 SNPS_CLOCK_GATE_HIGH_queue_DATA_WIDTH32_QUEUE_DEPTH32_0_12 SNPS_CLOCK_GATE_HIGH_queue_DATA_WIDTH32_QUEUE_DEPTH32_0_11 SNPS_CLOCK_GATE_HIGH_queue_DATA_WIDTH32_QUEUE_DEPTH32_0_10 SNPS_CLOCK_GATE_HIGH_queue_DATA_WIDTH32_QUEUE_DEPTH32_0_9 SNPS_CLOCK_GATE_HIGH_queue_DATA_WIDTH32_QUEUE_DEPTH32_0_8 SNPS_CLOCK_GATE_HIGH_queue_DATA_WIDTH32_QUEUE_DEPTH32_0_7 SNPS_CLOCK_GATE_HIGH_queue_DATA_WIDTH32_QUEUE_DEPTH32_0_6 SNPS_CLOCK_GATE_HIGH_queue_DATA_WIDTH32_QUEUE_DEPTH32_0_5 SNPS_CLOCK_GATE_HIGH_queue_DATA_WIDTH32_QUEUE_DEPTH32_0_4 SNPS_CLOCK_GATE_HIGH_queue_DATA_WIDTH32_QUEUE_DEPTH32_0_3 SNPS_CLOCK_GATE_HIGH_queue_DATA_WIDTH32_QUEUE_DEPTH32_0_2 SNPS_CLOCK_GATE_HIGH_queue_DATA_WIDTH32_QUEUE_DEPTH32_0_1 SNPS_CLOCK_GATE_HIGH_rat_0 SNPS_CLOCK_GATE_HIGH_rat_31 SNPS_CLOCK_GATE_HIGH_rat_30 SNPS_CLOCK_GATE_HIGH_rat_29 SNPS_CLOCK_GATE_HIGH_rat_28 SNPS_CLOCK_GATE_HIGH_rat_27 SNPS_CLOCK_GATE_HIGH_rat_26 SNPS_CLOCK_GATE_HIGH_rat_25 SNPS_CLOCK_GATE_HIGH_rat_24 SNPS_CLOCK_GATE_HIGH_rat_23 SNPS_CLOCK_GATE_HIGH_rat_22 SNPS_CLOCK_GATE_HIGH_rat_21 SNPS_CLOCK_GATE_HIGH_rat_20 SNPS_CLOCK_GATE_HIGH_rat_19 SNPS_CLOCK_GATE_HIGH_rat_18 SNPS_CLOCK_GATE_HIGH_rat_17 SNPS_CLOCK_GATE_HIGH_rat_16 SNPS_CLOCK_GATE_HIGH_rat_15 SNPS_CLOCK_GATE_HIGH_rat_14 SNPS_CLOCK_GATE_HIGH_rat_13 SNPS_CLOCK_GATE_HIGH_rat_12 SNPS_CLOCK_GATE_HIGH_rat_11 SNPS_CLOCK_GATE_HIGH_rat_10 SNPS_CLOCK_GATE_HIGH_rat_9 SNPS_CLOCK_GATE_HIGH_rat_8 SNPS_CLOCK_GATE_HIGH_rat_7 SNPS_CLOCK_GATE_HIGH_rat_6 SNPS_CLOCK_GATE_HIGH_rat_5 SNPS_CLOCK_GATE_HIGH_rat_4 SNPS_CLOCK_GATE_HIGH_rat_3 SNPS_CLOCK_GATE_HIGH_rat_2 SNPS_CLOCK_GATE_HIGH_rat_1 SNPS_CLOCK_GATE_HIGH_rob_0 SNPS_CLOCK_GATE_HIGH_rob_49 SNPS_CLOCK_GATE_HIGH_rob_47 SNPS_CLOCK_GATE_HIGH_rob_46 SNPS_CLOCK_GATE_HIGH_rob_44 SNPS_CLOCK_GATE_HIGH_rob_43 SNPS_CLOCK_GATE_HIGH_rob_41 SNPS_CLOCK_GATE_HIGH_rob_40 SNPS_CLOCK_GATE_HIGH_rob_38 SNPS_CLOCK_GATE_HIGH_rob_37 SNPS_CLOCK_GATE_HIGH_rob_35 SNPS_CLOCK_GATE_HIGH_rob_34 SNPS_CLOCK_GATE_HIGH_rob_32 SNPS_CLOCK_GATE_HIGH_rob_31 SNPS_CLOCK_GATE_HIGH_rob_29 SNPS_CLOCK_GATE_HIGH_rob_28 SNPS_CLOCK_GATE_HIGH_rob_26 SNPS_CLOCK_GATE_HIGH_rob_25 SNPS_CLOCK_GATE_HIGH_rob_23 SNPS_CLOCK_GATE_HIGH_rob_22 SNPS_CLOCK_GATE_HIGH_rob_20 SNPS_CLOCK_GATE_HIGH_rob_19 SNPS_CLOCK_GATE_HIGH_rob_17 SNPS_CLOCK_GATE_HIGH_rob_16 SNPS_CLOCK_GATE_HIGH_rob_14 SNPS_CLOCK_GATE_HIGH_rob_13 SNPS_CLOCK_GATE_HIGH_rob_11 SNPS_CLOCK_GATE_HIGH_rob_10 SNPS_CLOCK_GATE_HIGH_rob_8 SNPS_CLOCK_GATE_HIGH_rob_7 SNPS_CLOCK_GATE_HIGH_rob_5 SNPS_CLOCK_GATE_HIGH_rob_4 SNPS_CLOCK_GATE_HIGH_rob_2 SNPS_CLOCK_GATE_HIGH_rob_1 SNPS_CLOCK_GATE_HIGH_rrat_0 SNPS_CLOCK_GATE_HIGH_rrat_30 SNPS_CLOCK_GATE_HIGH_rrat_29 SNPS_CLOCK_GATE_HIGH_rrat_28 SNPS_CLOCK_GATE_HIGH_rrat_27 SNPS_CLOCK_GATE_HIGH_rrat_26 SNPS_CLOCK_GATE_HIGH_rrat_25 SNPS_CLOCK_GATE_HIGH_rrat_24 SNPS_CLOCK_GATE_HIGH_rrat_23 SNPS_CLOCK_GATE_HIGH_rrat_22 SNPS_CLOCK_GATE_HIGH_rrat_21 SNPS_CLOCK_GATE_HIGH_rrat_20 SNPS_CLOCK_GATE_HIGH_rrat_19 SNPS_CLOCK_GATE_HIGH_rrat_18 SNPS_CLOCK_GATE_HIGH_rrat_17 SNPS_CLOCK_GATE_HIGH_rrat_16 SNPS_CLOCK_GATE_HIGH_rrat_15 SNPS_CLOCK_GATE_HIGH_rrat_14 SNPS_CLOCK_GATE_HIGH_rrat_13 SNPS_CLOCK_GATE_HIGH_rrat_12 SNPS_CLOCK_GATE_HIGH_rrat_11 SNPS_CLOCK_GATE_HIGH_rrat_10 SNPS_CLOCK_GATE_HIGH_rrat_9 SNPS_CLOCK_GATE_HIGH_rrat_8 SNPS_CLOCK_GATE_HIGH_rrat_7 SNPS_CLOCK_GATE_HIGH_rrat_6 SNPS_CLOCK_GATE_HIGH_rrat_5 SNPS_CLOCK_GATE_HIGH_rrat_4 SNPS_CLOCK_GATE_HIGH_rrat_3 SNPS_CLOCK_GATE_HIGH_rrat_2 SNPS_CLOCK_GATE_HIGH_rrat_1 SNPS_CLOCK_GATE_HIGH_free_list_0 SNPS_CLOCK_GATE_HIGH_free_list_33 SNPS_CLOCK_GATE_HIGH_free_list_32 SNPS_CLOCK_GATE_HIGH_free_list_31 SNPS_CLOCK_GATE_HIGH_free_list_30 SNPS_CLOCK_GATE_HIGH_free_list_29 SNPS_CLOCK_GATE_HIGH_free_list_28 SNPS_CLOCK_GATE_HIGH_free_list_27 SNPS_CLOCK_GATE_HIGH_free_list_26 SNPS_CLOCK_GATE_HIGH_free_list_25 SNPS_CLOCK_GATE_HIGH_free_list_24 SNPS_CLOCK_GATE_HIGH_free_list_23 SNPS_CLOCK_GATE_HIGH_free_list_22 SNPS_CLOCK_GATE_HIGH_free_list_21 SNPS_CLOCK_GATE_HIGH_free_list_20 SNPS_CLOCK_GATE_HIGH_free_list_19 SNPS_CLOCK_GATE_HIGH_free_list_18 SNPS_CLOCK_GATE_HIGH_free_list_17 SNPS_CLOCK_GATE_HIGH_free_list_16 SNPS_CLOCK_GATE_HIGH_free_list_15 SNPS_CLOCK_GATE_HIGH_free_list_14 SNPS_CLOCK_GATE_HIGH_free_list_13 SNPS_CLOCK_GATE_HIGH_free_list_12 SNPS_CLOCK_GATE_HIGH_free_list_11 SNPS_CLOCK_GATE_HIGH_free_list_10 SNPS_CLOCK_GATE_HIGH_free_list_9 SNPS_CLOCK_GATE_HIGH_free_list_8 SNPS_CLOCK_GATE_HIGH_free_list_7 SNPS_CLOCK_GATE_HIGH_free_list_6 SNPS_CLOCK_GATE_HIGH_free_list_5 SNPS_CLOCK_GATE_HIGH_free_list_4 SNPS_CLOCK_GATE_HIGH_free_list_3 SNPS_CLOCK_GATE_HIGH_free_list_2 SNPS_CLOCK_GATE_HIGH_free_list_1 SNPS_CLOCK_GATE_HIGH_phys_regfile_63 SNPS_CLOCK_GATE_HIGH_phys_regfile_62 
SNPS_CLOCK_GATE_HIGH_phys_regfile_61 SNPS_CLOCK_GATE_HIGH_phys_regfile_60 SNPS_CLOCK_GATE_HIGH_phys_regfile_59 SNPS_CLOCK_GATE_HIGH_phys_regfile_58 SNPS_CLOCK_GATE_HIGH_phys_regfile_57 SNPS_CLOCK_GATE_HIGH_phys_regfile_56 SNPS_CLOCK_GATE_HIGH_phys_regfile_55 SNPS_CLOCK_GATE_HIGH_phys_regfile_54 SNPS_CLOCK_GATE_HIGH_phys_regfile_53 SNPS_CLOCK_GATE_HIGH_phys_regfile_52 SNPS_CLOCK_GATE_HIGH_phys_regfile_51 SNPS_CLOCK_GATE_HIGH_phys_regfile_50 SNPS_CLOCK_GATE_HIGH_phys_regfile_49 SNPS_CLOCK_GATE_HIGH_phys_regfile_48 SNPS_CLOCK_GATE_HIGH_phys_regfile_47 SNPS_CLOCK_GATE_HIGH_phys_regfile_46 SNPS_CLOCK_GATE_HIGH_phys_regfile_45 SNPS_CLOCK_GATE_HIGH_phys_regfile_44 SNPS_CLOCK_GATE_HIGH_phys_regfile_43 SNPS_CLOCK_GATE_HIGH_phys_regfile_42 SNPS_CLOCK_GATE_HIGH_phys_regfile_41 SNPS_CLOCK_GATE_HIGH_phys_regfile_40 SNPS_CLOCK_GATE_HIGH_phys_regfile_39 SNPS_CLOCK_GATE_HIGH_phys_regfile_38 SNPS_CLOCK_GATE_HIGH_phys_regfile_37 SNPS_CLOCK_GATE_HIGH_phys_regfile_36 SNPS_CLOCK_GATE_HIGH_phys_regfile_35 SNPS_CLOCK_GATE_HIGH_phys_regfile_34 SNPS_CLOCK_GATE_HIGH_phys_regfile_33 SNPS_CLOCK_GATE_HIGH_phys_regfile_32 SNPS_CLOCK_GATE_HIGH_phys_regfile_31 SNPS_CLOCK_GATE_HIGH_phys_regfile_30 SNPS_CLOCK_GATE_HIGH_phys_regfile_29 SNPS_CLOCK_GATE_HIGH_phys_regfile_28 SNPS_CLOCK_GATE_HIGH_phys_regfile_27 SNPS_CLOCK_GATE_HIGH_phys_regfile_26 SNPS_CLOCK_GATE_HIGH_phys_regfile_25 SNPS_CLOCK_GATE_HIGH_phys_regfile_24 SNPS_CLOCK_GATE_HIGH_phys_regfile_23 SNPS_CLOCK_GATE_HIGH_phys_regfile_22 SNPS_CLOCK_GATE_HIGH_phys_regfile_21 SNPS_CLOCK_GATE_HIGH_phys_regfile_20 SNPS_CLOCK_GATE_HIGH_phys_regfile_19 SNPS_CLOCK_GATE_HIGH_phys_regfile_18 SNPS_CLOCK_GATE_HIGH_phys_regfile_17 SNPS_CLOCK_GATE_HIGH_phys_regfile_16 SNPS_CLOCK_GATE_HIGH_phys_regfile_15 SNPS_CLOCK_GATE_HIGH_phys_regfile_14 SNPS_CLOCK_GATE_HIGH_phys_regfile_13 SNPS_CLOCK_GATE_HIGH_phys_regfile_12 SNPS_CLOCK_GATE_HIGH_phys_regfile_11 SNPS_CLOCK_GATE_HIGH_phys_regfile_10 SNPS_CLOCK_GATE_HIGH_phys_regfile_9 SNPS_CLOCK_GATE_HIGH_phys_regfile_8 SNPS_CLOCK_GATE_HIGH_phys_regfile_7 SNPS_CLOCK_GATE_HIGH_phys_regfile_6 SNPS_CLOCK_GATE_HIGH_phys_regfile_5 SNPS_CLOCK_GATE_HIGH_phys_regfile_4 SNPS_CLOCK_GATE_HIGH_phys_regfile_3 SNPS_CLOCK_GATE_HIGH_phys_regfile_2 SNPS_CLOCK_GATE_HIGH_phys_regfile_1 fu_add fu_mult fu_div_rem fu_br fu_mem SNPS_CLOCK_GATE_HIGH_execute_0 SNPS_CLOCK_GATE_HIGH_execute_1 SNPS_CLOCK_GATE_HIGH_reservation_station_0 SNPS_CLOCK_GATE_HIGH_reservation_station_19 SNPS_CLOCK_GATE_HIGH_reservation_station_18 SNPS_CLOCK_GATE_HIGH_reservation_station_17 SNPS_CLOCK_GATE_HIGH_reservation_station_16 SNPS_CLOCK_GATE_HIGH_reservation_station_15 SNPS_CLOCK_GATE_HIGH_reservation_station_14 SNPS_CLOCK_GATE_HIGH_reservation_station_13 SNPS_CLOCK_GATE_HIGH_reservation_station_12 SNPS_CLOCK_GATE_HIGH_reservation_station_11 SNPS_CLOCK_GATE_HIGH_reservation_station_10 SNPS_CLOCK_GATE_HIGH_reservation_station_9 SNPS_CLOCK_GATE_HIGH_reservation_station_8 SNPS_CLOCK_GATE_HIGH_reservation_station_7 SNPS_CLOCK_GATE_HIGH_reservation_station_6 SNPS_CLOCK_GATE_HIGH_reservation_station_5 SNPS_CLOCK_GATE_HIGH_reservation_station_4 SNPS_CLOCK_GATE_HIGH_reservation_station_3 SNPS_CLOCK_GATE_HIGH_reservation_station_2 SNPS_CLOCK_GATE_HIGH_reservation_station_1 SNPS_CLOCK_GATE_HIGH_valid_array_4_3 SNPS_CLOCK_GATE_HIGH_valid_array_4_2 SNPS_CLOCK_GATE_HIGH_valid_array_4_1 SNPS_CLOCK_GATE_HIGH_valid_array_4_0 SNPS_CLOCK_GATE_HIGH_lru_array_0_31 SNPS_CLOCK_GATE_HIGH_lru_array_0_30 SNPS_CLOCK_GATE_HIGH_lru_array_0_29 SNPS_CLOCK_GATE_HIGH_lru_array_0_28 SNPS_CLOCK_GATE_HIGH_lru_array_0_27 SNPS_CLOCK_GATE_HIGH_lru_array_0_26 SNPS_CLOCK_GATE_HIGH_lru_array_0_25 SNPS_CLOCK_GATE_HIGH_lru_array_0_24 SNPS_CLOCK_GATE_HIGH_lru_array_0_23 SNPS_CLOCK_GATE_HIGH_lru_array_0_22 SNPS_CLOCK_GATE_HIGH_lru_array_0_21 SNPS_CLOCK_GATE_HIGH_lru_array_0_20 SNPS_CLOCK_GATE_HIGH_lru_array_0_19 SNPS_CLOCK_GATE_HIGH_lru_array_0_18 SNPS_CLOCK_GATE_HIGH_lru_array_0_17 SNPS_CLOCK_GATE_HIGH_lru_array_0_16 SNPS_CLOCK_GATE_HIGH_valid_array_0_3 SNPS_CLOCK_GATE_HIGH_valid_array_0_2 SNPS_CLOCK_GATE_HIGH_valid_array_0_1 SNPS_CLOCK_GATE_HIGH_valid_array_0_0 SNPS_CLOCK_GATE_HIGH_lru_array_0_0 SNPS_CLOCK_GATE_HIGH_lru_array_0_15 SNPS_CLOCK_GATE_HIGH_lru_array_0_14 SNPS_CLOCK_GATE_HIGH_lru_array_0_13 SNPS_CLOCK_GATE_HIGH_lru_array_0_12 SNPS_CLOCK_GATE_HIGH_lru_array_0_11 SNPS_CLOCK_GATE_HIGH_lru_array_0_10 SNPS_CLOCK_GATE_HIGH_lru_array_0_9 SNPS_CLOCK_GATE_HIGH_lru_array_0_8 SNPS_CLOCK_GATE_HIGH_lru_array_0_7 SNPS_CLOCK_GATE_HIGH_lru_array_0_6 SNPS_CLOCK_GATE_HIGH_lru_array_0_5 SNPS_CLOCK_GATE_HIGH_lru_array_0_4 SNPS_CLOCK_GATE_HIGH_lru_array_0_3 SNPS_CLOCK_GATE_HIGH_lru_array_0_2 SNPS_CLOCK_GATE_HIGH_lru_array_0_1 SNPS_CLOCK_GATE_HIGH_fu_mult SNPS_CLOCK_GATE_HIGH_fu_mult_DW_mult_seq_J21_0_1 SNPS_CLOCK_GATE_HIGH_fu_mult_DW_mult_seq_J21_0_0 SNPS_CLOCK_GATE_HIGH_fu_div_rem SNPS_CLOCK_GATE_HIGH_fu_div_rem_DW_div_seq_J19_0_1 SNPS_CLOCK_GATE_HIGH_fu_div_rem_DW_div_seq_J19_0_0
read_saif -input ../[getenv ECE411_CASE]/vcs/dump.fsdb.saif -instance top_tb/dut
Warning: There are 95590 objects not found during annotation. (PWR-452)
1
report_power -analysis_effort high -hierarchy > ../[getenv ECE411_CASE]/reports/power.rpt
report_power -analysis_effort high > ../[getenv ECE411_CASE]/reports/power2.rpt
exit

Memory usage for this session 301 Mbytes.
Memory usage for this session including child processes 301 Mbytes.
CPU usage for this session 20 seconds ( 0.01 hours ).
Elapsed time for this session 21 seconds ( 0.01 hours ).

Thank you...
 
****************************************
Report : power
        -analysis_effort high
Design : cpu
Version: R-2020.09-SP4
Date   : Tue Dec  3 20:55:50 2024
****************************************


Library(s) Used:

    NangateOpenCellLibrary (File: /srv/ece411ag/freepdk-45nm/stdcells.db)
    mp_cache_tag_array_TT_1p0V_25C_lib (File: /srv/tmp/c48772b1-f2a2-42f1-9786-660cc5780515/dut/sram/output/mp_cache_tag_array/mp_cache_tag_array_TT_1p0V_25C_lib.db)
    mp_cache_data_array_TT_1p0V_25C_lib (File: /srv/tmp/c48772b1-f2a2-42f1-9786-660cc5780515/dut/sram/output/mp_cache_data_array/mp_cache_data_array_TT_1p0V_25C_lib.db)


Operating Conditions: typical   Library: NangateOpenCellLibrary
Wire Load Model Mode: enclosed

Design        Wire Load Model            Library
------------------------------------------------
cpu                    5K_hvratio_1_1    NangateOpenCellLibrary
cache_1                5K_hvratio_1_1    NangateOpenCellLibrary
cache_0                5K_hvratio_1_1    NangateOpenCellLibrary
memory_queue           5K_hvratio_1_1    NangateOpenCellLibrary
cache_arbiter          5K_hvratio_1_1    NangateOpenCellLibrary
cacheline_adapter      5K_hvratio_1_1    NangateOpenCellLibrary
queue_DATA_WIDTH32_QUEUE_DEPTH32_1
                       5K_hvratio_1_1    NangateOpenCellLibrary
queue_DATA_WIDTH32_QUEUE_DEPTH32_0
                       5K_hvratio_1_1    NangateOpenCellLibrary
rename_dispatch        5K_hvratio_1_1    NangateOpenCellLibrary
rat                    5K_hvratio_1_1    NangateOpenCellLibrary
rob                    5K_hvratio_1_1    NangateOpenCellLibrary
rrat                   5K_hvratio_1_1    NangateOpenCellLibrary
free_list              5K_hvratio_1_1    NangateOpenCellLibrary
phys_regfile           5K_hvratio_1_1    NangateOpenCellLibrary
execute                5K_hvratio_1_1    NangateOpenCellLibrary
reservation_station    5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_cpu_0
                       5K_hvratio_1_1    NangateOpenCellLibrary
stage_1_1              5K_hvratio_1_1    NangateOpenCellLibrary
stage_2_1              5K_hvratio_1_1    NangateOpenCellLibrary
valid_array_7          5K_hvratio_1_1    NangateOpenCellLibrary
valid_array_6          5K_hvratio_1_1    NangateOpenCellLibrary
valid_array_5          5K_hvratio_1_1    NangateOpenCellLibrary
valid_array_4          5K_hvratio_1_1    NangateOpenCellLibrary
lru_array_1            5K_hvratio_1_1    NangateOpenCellLibrary
stage_1_0              5K_hvratio_1_1    NangateOpenCellLibrary
stage_2_0              5K_hvratio_1_1    NangateOpenCellLibrary
valid_array_3          5K_hvratio_1_1    NangateOpenCellLibrary
valid_array_2          5K_hvratio_1_1    NangateOpenCellLibrary
valid_array_1          5K_hvratio_1_1    NangateOpenCellLibrary
valid_array_0          5K_hvratio_1_1    NangateOpenCellLibrary
lru_array_0            5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_queue_0
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_queue_49
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_queue_48
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_queue_47
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_queue_45
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_queue_44
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_queue_42
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_queue_41
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_queue_39
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_queue_38
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_queue_36
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_queue_35
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_queue_33
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_queue_32
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_queue_30
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_queue_29
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_queue_27
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_queue_26
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_queue_24
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_queue_23
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_queue_21
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_queue_20
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_queue_18
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_queue_17
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_queue_15
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_queue_14
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_queue_12
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_queue_11
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_queue_9
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_queue_8
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_queue_6
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_queue_5
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_queue_3
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_queue_2
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_cache_arbiter_0
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_cache_arbiter_4
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_cache_arbiter_3
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_cache_arbiter_2
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_cache_arbiter_1
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_cacheline_adapter_0
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_cacheline_adapter_4
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_cacheline_adapter_3
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_cacheline_adapter_2
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_cacheline_adapter_1
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_queue_DATA_WIDTH32_QUEUE_DEPTH32_1_0
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_queue_DATA_WIDTH32_QUEUE_DEPTH32_1_33
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_queue_DATA_WIDTH32_QUEUE_DEPTH32_1_32
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_queue_DATA_WIDTH32_QUEUE_DEPTH32_1_31
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_queue_DATA_WIDTH32_QUEUE_DEPTH32_1_30
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_queue_DATA_WIDTH32_QUEUE_DEPTH32_1_29
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_queue_DATA_WIDTH32_QUEUE_DEPTH32_1_28
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_queue_DATA_WIDTH32_QUEUE_DEPTH32_1_27
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_queue_DATA_WIDTH32_QUEUE_DEPTH32_1_26
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_queue_DATA_WIDTH32_QUEUE_DEPTH32_1_25
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_queue_DATA_WIDTH32_QUEUE_DEPTH32_1_24
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_queue_DATA_WIDTH32_QUEUE_DEPTH32_1_23
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_queue_DATA_WIDTH32_QUEUE_DEPTH32_1_22
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_queue_DATA_WIDTH32_QUEUE_DEPTH32_1_21
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_queue_DATA_WIDTH32_QUEUE_DEPTH32_1_20
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_queue_DATA_WIDTH32_QUEUE_DEPTH32_1_19
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_queue_DATA_WIDTH32_QUEUE_DEPTH32_1_18
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_queue_DATA_WIDTH32_QUEUE_DEPTH32_1_17
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_queue_DATA_WIDTH32_QUEUE_DEPTH32_1_16
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_queue_DATA_WIDTH32_QUEUE_DEPTH32_1_15
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_queue_DATA_WIDTH32_QUEUE_DEPTH32_1_14
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_queue_DATA_WIDTH32_QUEUE_DEPTH32_1_13
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_queue_DATA_WIDTH32_QUEUE_DEPTH32_1_12
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_queue_DATA_WIDTH32_QUEUE_DEPTH32_1_11
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_queue_DATA_WIDTH32_QUEUE_DEPTH32_1_10
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_queue_DATA_WIDTH32_QUEUE_DEPTH32_1_9
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_queue_DATA_WIDTH32_QUEUE_DEPTH32_1_8
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_queue_DATA_WIDTH32_QUEUE_DEPTH32_1_7
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_queue_DATA_WIDTH32_QUEUE_DEPTH32_1_6
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_queue_DATA_WIDTH32_QUEUE_DEPTH32_1_5
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_queue_DATA_WIDTH32_QUEUE_DEPTH32_1_4
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_queue_DATA_WIDTH32_QUEUE_DEPTH32_1_3
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_queue_DATA_WIDTH32_QUEUE_DEPTH32_1_2
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_queue_DATA_WIDTH32_QUEUE_DEPTH32_1_1
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_queue_DATA_WIDTH32_QUEUE_DEPTH32_0_0
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_queue_DATA_WIDTH32_QUEUE_DEPTH32_0_33
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_queue_DATA_WIDTH32_QUEUE_DEPTH32_0_32
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_queue_DATA_WIDTH32_QUEUE_DEPTH32_0_31
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_queue_DATA_WIDTH32_QUEUE_DEPTH32_0_30
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_queue_DATA_WIDTH32_QUEUE_DEPTH32_0_29
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_queue_DATA_WIDTH32_QUEUE_DEPTH32_0_28
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_queue_DATA_WIDTH32_QUEUE_DEPTH32_0_27
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_queue_DATA_WIDTH32_QUEUE_DEPTH32_0_26
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_queue_DATA_WIDTH32_QUEUE_DEPTH32_0_25
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_queue_DATA_WIDTH32_QUEUE_DEPTH32_0_24
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_queue_DATA_WIDTH32_QUEUE_DEPTH32_0_23
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_queue_DATA_WIDTH32_QUEUE_DEPTH32_0_22
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_queue_DATA_WIDTH32_QUEUE_DEPTH32_0_21
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_queue_DATA_WIDTH32_QUEUE_DEPTH32_0_20
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_queue_DATA_WIDTH32_QUEUE_DEPTH32_0_19
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_queue_DATA_WIDTH32_QUEUE_DEPTH32_0_18
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_queue_DATA_WIDTH32_QUEUE_DEPTH32_0_17
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_queue_DATA_WIDTH32_QUEUE_DEPTH32_0_16
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_queue_DATA_WIDTH32_QUEUE_DEPTH32_0_15
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_queue_DATA_WIDTH32_QUEUE_DEPTH32_0_14
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_queue_DATA_WIDTH32_QUEUE_DEPTH32_0_13
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_queue_DATA_WIDTH32_QUEUE_DEPTH32_0_12
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_queue_DATA_WIDTH32_QUEUE_DEPTH32_0_11
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_queue_DATA_WIDTH32_QUEUE_DEPTH32_0_10
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_queue_DATA_WIDTH32_QUEUE_DEPTH32_0_9
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_queue_DATA_WIDTH32_QUEUE_DEPTH32_0_8
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_queue_DATA_WIDTH32_QUEUE_DEPTH32_0_7
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_queue_DATA_WIDTH32_QUEUE_DEPTH32_0_6
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_queue_DATA_WIDTH32_QUEUE_DEPTH32_0_5
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_queue_DATA_WIDTH32_QUEUE_DEPTH32_0_4
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_queue_DATA_WIDTH32_QUEUE_DEPTH32_0_3
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_queue_DATA_WIDTH32_QUEUE_DEPTH32_0_2
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_queue_DATA_WIDTH32_QUEUE_DEPTH32_0_1
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_rat_0
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_rat_31
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_rat_30
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_rat_29
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_rat_28
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_rat_27
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_rat_26
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_rat_25
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_rat_24
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_rat_23
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_rat_22
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_rat_21
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_rat_20
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_rat_19
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_rat_18
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_rat_17
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_rat_16
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_rat_15
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_rat_14
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_rat_13
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_rat_12
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_rat_11
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_rat_10
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_rat_9
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_rat_8
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_rat_7
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_rat_6
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_rat_5
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_rat_4
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_rat_3
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_rat_2
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_rat_1
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_rob_0
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_rob_49
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_rob_47
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_rob_46
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_rob_44
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_rob_43
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_rob_41
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_rob_40
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_rob_38
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_rob_37
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_rob_35
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_rob_34
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_rob_32
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_rob_31
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_rob_29
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_rob_28
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_rob_26
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_rob_25
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_rob_23
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_rob_22
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_rob_20
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_rob_19
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_rob_17
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_rob_16
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_rob_14
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_rob_13
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_rob_11
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_rob_10
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_rob_8
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_rob_7
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_rob_5
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_rob_4
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_rob_2
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_rob_1
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_rrat_0
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_rrat_30
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_rrat_29
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_rrat_28
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_rrat_27
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_rrat_26
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_rrat_25
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_rrat_24
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_rrat_23
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_rrat_22
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_rrat_21
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_rrat_20
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_rrat_19
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_rrat_18
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_rrat_17
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_rrat_16
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_rrat_15
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_rrat_14
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_rrat_13
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_rrat_12
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_rrat_11
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_rrat_10
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_rrat_9
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_rrat_8
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_rrat_7
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_rrat_6
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_rrat_5
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_rrat_4
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_rrat_3
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_rrat_2
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_rrat_1
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_free_list_0
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_free_list_33
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_free_list_32
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_free_list_31
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_free_list_30
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_free_list_29
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_free_list_28
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_free_list_27
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_free_list_26
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_free_list_25
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_free_list_24
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_free_list_23
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_free_list_22
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_free_list_21
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_free_list_20
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_free_list_19
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_free_list_18
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_free_list_17
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_free_list_16
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_free_list_15
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_free_list_14
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_free_list_13
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_free_list_12
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_free_list_11
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_free_list_10
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_free_list_9
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_free_list_8
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_free_list_7
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_free_list_6
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_free_list_5
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_free_list_4
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_free_list_3
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_free_list_2
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_free_list_1
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_phys_regfile_63
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_phys_regfile_62
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_phys_regfile_61
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_phys_regfile_60
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_phys_regfile_59
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_phys_regfile_58
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_phys_regfile_57
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_phys_regfile_56
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_phys_regfile_55
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_phys_regfile_54
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_phys_regfile_53
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_phys_regfile_52
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_phys_regfile_51
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_phys_regfile_50
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_phys_regfile_49
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_phys_regfile_48
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_phys_regfile_47
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_phys_regfile_46
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_phys_regfile_45
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_phys_regfile_44
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_phys_regfile_43
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_phys_regfile_42
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_phys_regfile_41
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_phys_regfile_40
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_phys_regfile_39
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_phys_regfile_38
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_phys_regfile_37
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_phys_regfile_36
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_phys_regfile_35
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_phys_regfile_34
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_phys_regfile_33
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_phys_regfile_32
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_phys_regfile_31
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_phys_regfile_30
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_phys_regfile_29
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_phys_regfile_28
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_phys_regfile_27
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_phys_regfile_26
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_phys_regfile_25
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_phys_regfile_24
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_phys_regfile_23
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_phys_regfile_22
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_phys_regfile_21
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_phys_regfile_20
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_phys_regfile_19
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_phys_regfile_18
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_phys_regfile_17
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_phys_regfile_16
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_phys_regfile_15
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_phys_regfile_14
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_phys_regfile_13
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_phys_regfile_12
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_phys_regfile_11
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_phys_regfile_10
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_phys_regfile_9
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_phys_regfile_8
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_phys_regfile_7
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_phys_regfile_6
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_phys_regfile_5
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_phys_regfile_4
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_phys_regfile_3
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_phys_regfile_2
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_phys_regfile_1
                       5K_hvratio_1_1    NangateOpenCellLibrary
fu_add                 5K_hvratio_1_1    NangateOpenCellLibrary
fu_mult                5K_hvratio_1_1    NangateOpenCellLibrary
fu_div_rem             5K_hvratio_1_1    NangateOpenCellLibrary
fu_br                  5K_hvratio_1_1    NangateOpenCellLibrary
fu_mem                 5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_execute_0
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_execute_1
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reservation_station_0
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reservation_station_19
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reservation_station_18
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reservation_station_17
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reservation_station_16
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reservation_station_15
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reservation_station_14
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reservation_station_13
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reservation_station_12
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reservation_station_11
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reservation_station_10
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reservation_station_9
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reservation_station_8
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reservation_station_7
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reservation_station_6
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reservation_station_5
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reservation_station_4
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reservation_station_3
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reservation_station_2
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reservation_station_1
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_valid_array_4_3
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_valid_array_4_2
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_valid_array_4_1
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_valid_array_4_0
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_lru_array_0_31
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_lru_array_0_30
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_lru_array_0_29
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_lru_array_0_28
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_lru_array_0_27
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_lru_array_0_26
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_lru_array_0_25
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_lru_array_0_24
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_lru_array_0_23
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_lru_array_0_22
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_lru_array_0_21
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_lru_array_0_20
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_lru_array_0_19
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_lru_array_0_18
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_lru_array_0_17
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_lru_array_0_16
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_valid_array_0_3
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_valid_array_0_2
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_valid_array_0_1
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_valid_array_0_0
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_lru_array_0_0
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_lru_array_0_15
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_lru_array_0_14
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_lru_array_0_13
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_lru_array_0_12
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_lru_array_0_11
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_lru_array_0_10
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_lru_array_0_9
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_lru_array_0_8
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_lru_array_0_7
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_lru_array_0_6
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_lru_array_0_5
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_lru_array_0_4
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_lru_array_0_3
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_lru_array_0_2
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_lru_array_0_1
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_fu_mult
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_fu_mult_DW_mult_seq_J21_0_1
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_fu_mult_DW_mult_seq_J21_0_0
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_fu_div_rem
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_fu_div_rem_DW_div_seq_J19_0_1
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_fu_div_rem_DW_div_seq_J19_0_0
                       5K_hvratio_1_1    NangateOpenCellLibrary


Global Operating Voltage = 1.1  
Power-specific unit information :
    Voltage Units = 1V
    Capacitance Units = 1.000000ff
    Time Units = 1ns
    Dynamic Power Units = 1uW    (derived from V,C,T units)
    Leakage Power Units = 1nW


  Cell Internal Power  =  24.5401 mW   (84%)
  Net Switching Power  =   4.7381 mW   (16%)
                         ---------
Total Dynamic Power    =  29.2782 mW  (100%)

Cell Leakage Power     =   3.1448 mW


                 Internal         Switching           Leakage            Total
Power Group      Power            Power               Power              Power   (   %    )  Attrs
--------------------------------------------------------------------------------------------------
io_pad             0.0000            0.0000            0.0000            0.0000  (   0.00%)
memory         1.1230e+04           74.1104        4.1536e+04        1.1346e+04  (  34.99%)
black_box          0.0000            0.0000            0.0000            0.0000  (   0.00%)
clock_network  1.4779e+03        2.9958e+03        2.2503e+04        4.4962e+03  (  13.87%)
register       1.0948e+04          131.2468        1.0757e+06        1.2155e+04  (  37.49%)
sequential         0.0000            0.0000            0.0000            0.0000  (   0.00%)
combinational    884.6437        1.5368e+03        2.0051e+06        4.4266e+03  (  13.65%)
--------------------------------------------------------------------------------------------------
Total          2.4540e+04 uW     4.7380e+03 uW     3.1448e+06 nW     3.2423e+04 uW
1
32.423
 
 ``` 

 </details> 
