

================================================================
== Vitis HLS Report for 'dataflow_in_loop_right_height_loop'
================================================================
* Date:           Tue Jun  1 15:08:04 2021

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)
* Project:        background_loop
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+-----------+------------+
    |  Clock |  Target  | Estimated | Uncertainty|
    +--------+----------+-----------+------------+
    |ap_clk  |  10.00 ns|  10.166 ns|     2.70 ns|
    +--------+----------+-----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+-----------+-----+-----+----------+
    |  Latency (cycles) |  Latency (absolute)  |  Interval | Pipeline |
    |   min   |   max   |    min   |    max    | min | max |   Type   |
    +---------+---------+----------+-----------+-----+-----+----------+
    |       26|     1304|  0.264 us|  13.256 us|   14|  653|  dataflow|
    +---------+---------+----------+-----------+-----+-----+----------+

    + Detail: 
        * Instance: 
        +---------------------------+------------------------+---------+---------+----------+----------+-----+-----+---------+
        |                           |                        |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
        |          Instance         |         Module         |   min   |   max   |    min   |    max   | min | max |   Type  |
        +---------------------------+------------------------+---------+---------+----------+----------+-----+-----+---------+
        |right_copy_loop_proc_U0    |right_copy_loop_proc    |       12|      651|  0.122 us|  6.618 us|   12|  651|     none|
        |right_width_loop_proc8_U0  |right_width_loop_proc8  |       13|      652|  0.132 us|  6.628 us|   13|  652|     none|
        +---------------------------+------------------------+---------+---------+----------+----------+-----+-----+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|      2|    -|
|FIFO             |        -|    -|     396|    272|    -|
|Instance         |        -|    0|    1033|    839|    -|
|Memory           |        4|    -|       0|      0|    -|
|Multiplexer      |        -|    -|       -|      -|    -|
|Register         |        -|    -|       -|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        4|    0|    1429|   1113|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        1|    0|       1|      2|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +---------------------------+------------------------+---------+----+-----+-----+-----+
    |          Instance         |         Module         | BRAM_18K| DSP|  FF | LUT | URAM|
    +---------------------------+------------------------+---------+----+-----+-----+-----+
    |right_copy_loop_proc_U0    |right_copy_loop_proc    |        0|   0|  564|  448|    0|
    |right_width_loop_proc8_U0  |right_width_loop_proc8  |        0|   0|  469|  391|    0|
    +---------------------------+------------------------+---------+----+-----+-----+-----+
    |Total                      |                        |        0|   0| 1033|  839|    0|
    +---------------------------+------------------------+---------+----+-----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    +-----------+--------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |   Memory  |                   Module                   | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +-----------+--------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |xcopy_V_U  |dataflow_in_loop_right_height_loop_xcopy_V  |        4|  0|   0|    0|   640|   32|     1|        20480|
    +-----------+--------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total      |                                            |        4|  0|   0|    0|   640|   32|     1|        20480|
    +-----------+--------------------------------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    +----------------+---------+----+----+-----+------+-----+---------+
    |      Name      | BRAM_18K| FF | LUT| URAM| Depth| Bits| Size:D*B|
    +----------------+---------+----+----+-----+------+-----+---------+
    |ddr_update_c_U  |        0|  99|   0|    -|     2|   64|      128|
    |frame_size_c_U  |        0|  99|   0|    -|     2|   32|       64|
    |width_c_U       |        0|  99|   0|    -|     2|   32|       64|
    |y_1_c_U         |        0|  99|   0|    -|     2|   32|       64|
    +----------------+---------+----+----+-----+------+-----+---------+
    |Total           |        0| 396|   0|    0|     8|  160|      320|
    +----------------+---------+----+----+-----+------+-----+---------+

    * Expression: 
    +--------------+----------+----+---+----+------------+------------+
    | Variable Name| Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------+----------+----+---+----+------------+------------+
    |ap_idle       |       and|   0|  0|   2|           1|           1|
    +--------------+----------+----+---+----+------------+------------+
    |Total         |          |   0|  0|   2|           1|           1|
    +--------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    N/A

    * Register: 
    N/A



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+------------+------------------------------------+--------------+
|       RTL Ports       | Dir | Bits|  Protocol  |            Source Object           |    C Type    |
+-----------------------+-----+-----+------------+------------------------------------+--------------+
|ap_clk                 |   in|    1|  ap_ctrl_hs|  dataflow_in_loop_right_height_loop|  return value|
|ap_rst                 |   in|    1|  ap_ctrl_hs|  dataflow_in_loop_right_height_loop|  return value|
|ap_start               |   in|    1|  ap_ctrl_hs|  dataflow_in_loop_right_height_loop|  return value|
|ap_done                |  out|    1|  ap_ctrl_hs|  dataflow_in_loop_right_height_loop|  return value|
|ap_ready               |  out|    1|  ap_ctrl_hs|  dataflow_in_loop_right_height_loop|  return value|
|ap_idle                |  out|    1|  ap_ctrl_hs|  dataflow_in_loop_right_height_loop|  return value|
|ap_continue            |   in|    1|  ap_ctrl_hs|  dataflow_in_loop_right_height_loop|  return value|
|width                  |   in|   32|     ap_none|                               width|        scalar|
|width_ap_vld           |   in|    1|     ap_none|                               width|        scalar|
|y_1                    |   in|   32|     ap_none|                                 y_1|        scalar|
|y_1_ap_vld             |   in|    1|     ap_none|                                 y_1|        scalar|
|frame_size             |   in|   32|     ap_none|                          frame_size|        scalar|
|frame_size_ap_vld      |   in|    1|     ap_none|                          frame_size|        scalar|
|ddr_copy               |   in|   64|     ap_none|                            ddr_copy|        scalar|
|ddr_copy_ap_vld        |   in|    1|     ap_none|                            ddr_copy|        scalar|
|m_axi_copy_AWVALID     |  out|    1|       m_axi|                                copy|       pointer|
|m_axi_copy_AWREADY     |   in|    1|       m_axi|                                copy|       pointer|
|m_axi_copy_AWADDR      |  out|   64|       m_axi|                                copy|       pointer|
|m_axi_copy_AWID        |  out|    1|       m_axi|                                copy|       pointer|
|m_axi_copy_AWLEN       |  out|   32|       m_axi|                                copy|       pointer|
|m_axi_copy_AWSIZE      |  out|    3|       m_axi|                                copy|       pointer|
|m_axi_copy_AWBURST     |  out|    2|       m_axi|                                copy|       pointer|
|m_axi_copy_AWLOCK      |  out|    2|       m_axi|                                copy|       pointer|
|m_axi_copy_AWCACHE     |  out|    4|       m_axi|                                copy|       pointer|
|m_axi_copy_AWPROT      |  out|    3|       m_axi|                                copy|       pointer|
|m_axi_copy_AWQOS       |  out|    4|       m_axi|                                copy|       pointer|
|m_axi_copy_AWREGION    |  out|    4|       m_axi|                                copy|       pointer|
|m_axi_copy_AWUSER      |  out|    1|       m_axi|                                copy|       pointer|
|m_axi_copy_WVALID      |  out|    1|       m_axi|                                copy|       pointer|
|m_axi_copy_WREADY      |   in|    1|       m_axi|                                copy|       pointer|
|m_axi_copy_WDATA       |  out|   32|       m_axi|                                copy|       pointer|
|m_axi_copy_WSTRB       |  out|    4|       m_axi|                                copy|       pointer|
|m_axi_copy_WLAST       |  out|    1|       m_axi|                                copy|       pointer|
|m_axi_copy_WID         |  out|    1|       m_axi|                                copy|       pointer|
|m_axi_copy_WUSER       |  out|    1|       m_axi|                                copy|       pointer|
|m_axi_copy_ARVALID     |  out|    1|       m_axi|                                copy|       pointer|
|m_axi_copy_ARREADY     |   in|    1|       m_axi|                                copy|       pointer|
|m_axi_copy_ARADDR      |  out|   64|       m_axi|                                copy|       pointer|
|m_axi_copy_ARID        |  out|    1|       m_axi|                                copy|       pointer|
|m_axi_copy_ARLEN       |  out|   32|       m_axi|                                copy|       pointer|
|m_axi_copy_ARSIZE      |  out|    3|       m_axi|                                copy|       pointer|
|m_axi_copy_ARBURST     |  out|    2|       m_axi|                                copy|       pointer|
|m_axi_copy_ARLOCK      |  out|    2|       m_axi|                                copy|       pointer|
|m_axi_copy_ARCACHE     |  out|    4|       m_axi|                                copy|       pointer|
|m_axi_copy_ARPROT      |  out|    3|       m_axi|                                copy|       pointer|
|m_axi_copy_ARQOS       |  out|    4|       m_axi|                                copy|       pointer|
|m_axi_copy_ARREGION    |  out|    4|       m_axi|                                copy|       pointer|
|m_axi_copy_ARUSER      |  out|    1|       m_axi|                                copy|       pointer|
|m_axi_copy_RVALID      |   in|    1|       m_axi|                                copy|       pointer|
|m_axi_copy_RREADY      |  out|    1|       m_axi|                                copy|       pointer|
|m_axi_copy_RDATA       |   in|   32|       m_axi|                                copy|       pointer|
|m_axi_copy_RLAST       |   in|    1|       m_axi|                                copy|       pointer|
|m_axi_copy_RID         |   in|    1|       m_axi|                                copy|       pointer|
|m_axi_copy_RUSER       |   in|    1|       m_axi|                                copy|       pointer|
|m_axi_copy_RRESP       |   in|    2|       m_axi|                                copy|       pointer|
|m_axi_copy_BVALID      |   in|    1|       m_axi|                                copy|       pointer|
|m_axi_copy_BREADY      |  out|    1|       m_axi|                                copy|       pointer|
|m_axi_copy_BRESP       |   in|    2|       m_axi|                                copy|       pointer|
|m_axi_copy_BID         |   in|    1|       m_axi|                                copy|       pointer|
|m_axi_copy_BUSER       |   in|    1|       m_axi|                                copy|       pointer|
|ddr_update             |   in|   64|     ap_none|                          ddr_update|        scalar|
|ddr_update_ap_vld      |   in|    1|     ap_none|                          ddr_update|        scalar|
|m_axi_update_AWVALID   |  out|    1|       m_axi|                              update|       pointer|
|m_axi_update_AWREADY   |   in|    1|       m_axi|                              update|       pointer|
|m_axi_update_AWADDR    |  out|   64|       m_axi|                              update|       pointer|
|m_axi_update_AWID      |  out|    1|       m_axi|                              update|       pointer|
|m_axi_update_AWLEN     |  out|   32|       m_axi|                              update|       pointer|
|m_axi_update_AWSIZE    |  out|    3|       m_axi|                              update|       pointer|
|m_axi_update_AWBURST   |  out|    2|       m_axi|                              update|       pointer|
|m_axi_update_AWLOCK    |  out|    2|       m_axi|                              update|       pointer|
|m_axi_update_AWCACHE   |  out|    4|       m_axi|                              update|       pointer|
|m_axi_update_AWPROT    |  out|    3|       m_axi|                              update|       pointer|
|m_axi_update_AWQOS     |  out|    4|       m_axi|                              update|       pointer|
|m_axi_update_AWREGION  |  out|    4|       m_axi|                              update|       pointer|
|m_axi_update_AWUSER    |  out|    1|       m_axi|                              update|       pointer|
|m_axi_update_WVALID    |  out|    1|       m_axi|                              update|       pointer|
|m_axi_update_WREADY    |   in|    1|       m_axi|                              update|       pointer|
|m_axi_update_WDATA     |  out|   32|       m_axi|                              update|       pointer|
|m_axi_update_WSTRB     |  out|    4|       m_axi|                              update|       pointer|
|m_axi_update_WLAST     |  out|    1|       m_axi|                              update|       pointer|
|m_axi_update_WID       |  out|    1|       m_axi|                              update|       pointer|
|m_axi_update_WUSER     |  out|    1|       m_axi|                              update|       pointer|
|m_axi_update_ARVALID   |  out|    1|       m_axi|                              update|       pointer|
|m_axi_update_ARREADY   |   in|    1|       m_axi|                              update|       pointer|
|m_axi_update_ARADDR    |  out|   64|       m_axi|                              update|       pointer|
|m_axi_update_ARID      |  out|    1|       m_axi|                              update|       pointer|
|m_axi_update_ARLEN     |  out|   32|       m_axi|                              update|       pointer|
|m_axi_update_ARSIZE    |  out|    3|       m_axi|                              update|       pointer|
|m_axi_update_ARBURST   |  out|    2|       m_axi|                              update|       pointer|
|m_axi_update_ARLOCK    |  out|    2|       m_axi|                              update|       pointer|
|m_axi_update_ARCACHE   |  out|    4|       m_axi|                              update|       pointer|
|m_axi_update_ARPROT    |  out|    3|       m_axi|                              update|       pointer|
|m_axi_update_ARQOS     |  out|    4|       m_axi|                              update|       pointer|
|m_axi_update_ARREGION  |  out|    4|       m_axi|                              update|       pointer|
|m_axi_update_ARUSER    |  out|    1|       m_axi|                              update|       pointer|
|m_axi_update_RVALID    |   in|    1|       m_axi|                              update|       pointer|
|m_axi_update_RREADY    |  out|    1|       m_axi|                              update|       pointer|
|m_axi_update_RDATA     |   in|   32|       m_axi|                              update|       pointer|
|m_axi_update_RLAST     |   in|    1|       m_axi|                              update|       pointer|
|m_axi_update_RID       |   in|    1|       m_axi|                              update|       pointer|
|m_axi_update_RUSER     |   in|    1|       m_axi|                              update|       pointer|
|m_axi_update_RRESP     |   in|    2|       m_axi|                              update|       pointer|
|m_axi_update_BVALID    |   in|    1|       m_axi|                              update|       pointer|
|m_axi_update_BREADY    |  out|    1|       m_axi|                              update|       pointer|
|m_axi_update_BRESP     |   in|    2|       m_axi|                              update|       pointer|
|m_axi_update_BID       |   in|    1|       m_axi|                              update|       pointer|
|m_axi_update_BUSER     |   in|    1|       m_axi|                              update|       pointer|
+-----------------------+-----+-----+------------+------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 4
* Pipeline : 0
* Dataflow Pipeline: 1
  DF-Pipeline-0: Size = 4, States = { 1 2 3 4 }

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 10.1>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%ddr_update_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %ddr_update"   --->   Operation 5 'read' 'ddr_update_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%ddr_copy_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %ddr_copy"   --->   Operation 6 'read' 'ddr_copy_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%frame_size_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %frame_size"   --->   Operation 7 'read' 'frame_size_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%y_1_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %y_1"   --->   Operation 8 'read' 'y_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%width_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %width"   --->   Operation 9 'read' 'width_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%ddr_update_c = alloca i64 1"   --->   Operation 10 'alloca' 'ddr_update_c' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 2> <FIFO>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%frame_size_c = alloca i64 1"   --->   Operation 11 'alloca' 'frame_size_c' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%y_1_c = alloca i64 1"   --->   Operation 12 'alloca' 'y_1_c' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%width_c = alloca i64 1"   --->   Operation 13 'alloca' 'width_c' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 14 [1/1] (3.25ns)   --->   "%xcopy_V = alloca i64 1" [background_loop.cpp:23]   --->   Operation 14 'alloca' 'xcopy_V' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 15 [2/2] (6.91ns)   --->   "%call_ln0 = call void @right_width_loop_proc8, i32 %width_read, i32 %y_1_read, i32 %frame_size_read, i64 %ddr_copy_read, i32 %copy, i32 %xcopy_V, i64 %ddr_update_read, i32 %width_c, i32 %y_1_c, i32 %frame_size_c, i64 %ddr_update_c"   --->   Operation 15 'call' 'call_ln0' <Predicate = true> <Delay = 6.91> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 2 <SV = 1> <Delay = 0.00>
ST_2 : Operation 16 [1/2] (0.00ns)   --->   "%call_ln0 = call void @right_width_loop_proc8, i32 %width_read, i32 %y_1_read, i32 %frame_size_read, i64 %ddr_copy_read, i32 %copy, i32 %xcopy_V, i64 %ddr_update_read, i32 %width_c, i32 %y_1_c, i32 %frame_size_c, i64 %ddr_update_c"   --->   Operation 16 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 3 <SV = 2> <Delay = 0.00>
ST_3 : Operation 17 [2/2] (0.00ns)   --->   "%call_ln0 = call void @right_copy_loop_proc, i32 %width_c, i32 %y_1_c, i32 %frame_size_c, i32 %xcopy_V, i64 %ddr_update_c, i32 %update"   --->   Operation 17 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 0.00>
ST_4 : Operation 18 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %copy, void @empty_12, i32 0, i32 0, void @empty_8, i32 0, i32 307200, void @empty_14, void @empty_7, void @empty_8, i32 16, i32 16, i32 32, i32 16, void @empty_8, void @empty_8"   --->   Operation 18 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 19 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %update, void @empty_12, i32 0, i32 0, void @empty_8, i32 0, i32 307200, void @empty_15, void @empty_7, void @empty_8, i32 16, i32 16, i32 16, i32 32, void @empty_8, void @empty_8"   --->   Operation 19 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 20 [1/1] (0.00ns)   --->   "%specdataflowpipeline_ln37 = specdataflowpipeline void @_ssdm_op_SpecDataflowPipeline, i32 4294967295, i32 0, void @empty_8" [background_loop.cpp:37]   --->   Operation 20 'specdataflowpipeline' 'specdataflowpipeline_ln37' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 21 [1/1] (0.00ns)   --->   "%empty = specchannel i32 @_ssdm_op_SpecChannel, void @width_c_str, i32 1, void @p_str, void @p_str, i32 2, i32 0, i32 %width_c, i32 %width_c"   --->   Operation 21 'specchannel' 'empty' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 22 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %width_c, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 22 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 23 [1/1] (0.00ns)   --->   "%empty_26 = specchannel i32 @_ssdm_op_SpecChannel, void @y_OC_1_c_str, i32 1, void @p_str, void @p_str, i32 2, i32 0, i32 %y_1_c, i32 %y_1_c"   --->   Operation 23 'specchannel' 'empty_26' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 24 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %y_1_c, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 24 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 25 [1/1] (0.00ns)   --->   "%empty_27 = specchannel i32 @_ssdm_op_SpecChannel, void @frame_size_c_str, i32 1, void @p_str, void @p_str, i32 2, i32 0, i32 %frame_size_c, i32 %frame_size_c"   --->   Operation 25 'specchannel' 'empty_27' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 26 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %frame_size_c, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 26 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 27 [1/1] (0.00ns)   --->   "%empty_28 = specchannel i32 @_ssdm_op_SpecChannel, void @ddr_update_c_str, i32 1, void @p_str, void @p_str, i32 2, i32 0, i64 %ddr_update_c, i64 %ddr_update_c"   --->   Operation 27 'specchannel' 'empty_28' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 28 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %ddr_update_c, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 28 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 29 [1/2] (0.00ns)   --->   "%call_ln0 = call void @right_copy_loop_proc, i32 %width_c, i32 %y_1_c, i32 %frame_size_c, i32 %xcopy_V, i64 %ddr_update_c, i32 %update"   --->   Operation 29 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 30 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 30 'ret' 'ret_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ width]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ y_1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ frame_size]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ ddr_copy]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ copy]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ ddr_update]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ update]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
ddr_update_read           (read                ) [ 00100]
ddr_copy_read             (read                ) [ 00100]
frame_size_read           (read                ) [ 00100]
y_1_read                  (read                ) [ 00100]
width_read                (read                ) [ 00100]
ddr_update_c              (alloca              ) [ 01111]
frame_size_c              (alloca              ) [ 01111]
y_1_c                     (alloca              ) [ 01111]
width_c                   (alloca              ) [ 01111]
xcopy_V                   (alloca              ) [ 00111]
call_ln0                  (call                ) [ 00000]
specinterface_ln0         (specinterface       ) [ 00000]
specinterface_ln0         (specinterface       ) [ 00000]
specdataflowpipeline_ln37 (specdataflowpipeline) [ 00000]
empty                     (specchannel         ) [ 00000]
specinterface_ln0         (specinterface       ) [ 00000]
empty_26                  (specchannel         ) [ 00000]
specinterface_ln0         (specinterface       ) [ 00000]
empty_27                  (specchannel         ) [ 00000]
specinterface_ln0         (specinterface       ) [ 00000]
empty_28                  (specchannel         ) [ 00000]
specinterface_ln0         (specinterface       ) [ 00000]
call_ln0                  (call                ) [ 00000]
ret_ln0                   (ret                 ) [ 00000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="width">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="width"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="y_1">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="y_1"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="frame_size">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="frame_size"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="ddr_copy">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ddr_copy"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="copy">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="copy"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="ddr_update">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ddr_update"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="update">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="update"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i64"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="right_width_loop_proc8"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="right_copy_loop_proc"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_12"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_8"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_14"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_7"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_15"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecDataflowPipeline"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecChannel"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="width_c_str"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="y_OC_1_c_str"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="frame_size_c_str"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ddr_update_c_str"/></StgValue>
</bind>
</comp>

<comp id="66" class="1004" name="ddr_update_c_fu_66">
<pin_list>
<pin id="67" dir="0" index="0" bw="1" slack="0"/>
<pin id="68" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="ddr_update_c/1 "/>
</bind>
</comp>

<comp id="70" class="1004" name="frame_size_c_fu_70">
<pin_list>
<pin id="71" dir="0" index="0" bw="1" slack="0"/>
<pin id="72" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="frame_size_c/1 "/>
</bind>
</comp>

<comp id="74" class="1004" name="y_1_c_fu_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="1" slack="0"/>
<pin id="76" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="y_1_c/1 "/>
</bind>
</comp>

<comp id="78" class="1004" name="width_c_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="1" slack="0"/>
<pin id="80" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="width_c/1 "/>
</bind>
</comp>

<comp id="82" class="1004" name="xcopy_V_alloca_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="1" slack="0"/>
<pin id="84" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="xcopy_V/1 "/>
</bind>
</comp>

<comp id="86" class="1004" name="ddr_update_read_read_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="64" slack="0"/>
<pin id="88" dir="0" index="1" bw="64" slack="0"/>
<pin id="89" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="ddr_update_read/1 "/>
</bind>
</comp>

<comp id="92" class="1004" name="ddr_copy_read_read_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="64" slack="0"/>
<pin id="94" dir="0" index="1" bw="64" slack="0"/>
<pin id="95" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="ddr_copy_read/1 "/>
</bind>
</comp>

<comp id="98" class="1004" name="frame_size_read_read_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="32" slack="0"/>
<pin id="100" dir="0" index="1" bw="32" slack="0"/>
<pin id="101" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="frame_size_read/1 "/>
</bind>
</comp>

<comp id="104" class="1004" name="y_1_read_read_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="32" slack="0"/>
<pin id="106" dir="0" index="1" bw="32" slack="0"/>
<pin id="107" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="y_1_read/1 "/>
</bind>
</comp>

<comp id="110" class="1004" name="width_read_read_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="32" slack="0"/>
<pin id="112" dir="0" index="1" bw="32" slack="0"/>
<pin id="113" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="width_read/1 "/>
</bind>
</comp>

<comp id="116" class="1004" name="grp_right_copy_loop_proc_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="0" slack="0"/>
<pin id="118" dir="0" index="1" bw="32" slack="2"/>
<pin id="119" dir="0" index="2" bw="32" slack="2"/>
<pin id="120" dir="0" index="3" bw="32" slack="2"/>
<pin id="121" dir="0" index="4" bw="32" slack="2147483647"/>
<pin id="122" dir="0" index="5" bw="64" slack="2"/>
<pin id="123" dir="0" index="6" bw="32" slack="0"/>
<pin id="124" dir="1" index="7" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/3 "/>
</bind>
</comp>

<comp id="127" class="1004" name="grp_right_width_loop_proc8_fu_127">
<pin_list>
<pin id="128" dir="0" index="0" bw="0" slack="0"/>
<pin id="129" dir="0" index="1" bw="32" slack="0"/>
<pin id="130" dir="0" index="2" bw="32" slack="0"/>
<pin id="131" dir="0" index="3" bw="32" slack="0"/>
<pin id="132" dir="0" index="4" bw="64" slack="0"/>
<pin id="133" dir="0" index="5" bw="32" slack="0"/>
<pin id="134" dir="0" index="6" bw="32" slack="0"/>
<pin id="135" dir="0" index="7" bw="64" slack="0"/>
<pin id="136" dir="0" index="8" bw="32" slack="0"/>
<pin id="137" dir="0" index="9" bw="32" slack="0"/>
<pin id="138" dir="0" index="10" bw="32" slack="0"/>
<pin id="139" dir="0" index="11" bw="64" slack="0"/>
<pin id="140" dir="1" index="12" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/1 "/>
</bind>
</comp>

<comp id="149" class="1005" name="ddr_update_read_reg_149">
<pin_list>
<pin id="150" dir="0" index="0" bw="64" slack="1"/>
<pin id="151" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="ddr_update_read "/>
</bind>
</comp>

<comp id="154" class="1005" name="ddr_copy_read_reg_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="64" slack="1"/>
<pin id="156" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="ddr_copy_read "/>
</bind>
</comp>

<comp id="159" class="1005" name="frame_size_read_reg_159">
<pin_list>
<pin id="160" dir="0" index="0" bw="32" slack="1"/>
<pin id="161" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="frame_size_read "/>
</bind>
</comp>

<comp id="164" class="1005" name="y_1_read_reg_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="32" slack="1"/>
<pin id="166" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="y_1_read "/>
</bind>
</comp>

<comp id="169" class="1005" name="width_read_reg_169">
<pin_list>
<pin id="170" dir="0" index="0" bw="32" slack="1"/>
<pin id="171" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="width_read "/>
</bind>
</comp>

<comp id="174" class="1005" name="ddr_update_c_reg_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="64" slack="0"/>
<pin id="176" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opset="ddr_update_c "/>
</bind>
</comp>

<comp id="180" class="1005" name="frame_size_c_reg_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="32" slack="0"/>
<pin id="182" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="frame_size_c "/>
</bind>
</comp>

<comp id="186" class="1005" name="y_1_c_reg_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="32" slack="0"/>
<pin id="188" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="y_1_c "/>
</bind>
</comp>

<comp id="192" class="1005" name="width_c_reg_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="32" slack="0"/>
<pin id="194" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="width_c "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="69"><net_src comp="18" pin="0"/><net_sink comp="66" pin=0"/></net>

<net id="73"><net_src comp="18" pin="0"/><net_sink comp="70" pin=0"/></net>

<net id="77"><net_src comp="18" pin="0"/><net_sink comp="74" pin=0"/></net>

<net id="81"><net_src comp="18" pin="0"/><net_sink comp="78" pin=0"/></net>

<net id="85"><net_src comp="18" pin="0"/><net_sink comp="82" pin=0"/></net>

<net id="90"><net_src comp="14" pin="0"/><net_sink comp="86" pin=0"/></net>

<net id="91"><net_src comp="10" pin="0"/><net_sink comp="86" pin=1"/></net>

<net id="96"><net_src comp="14" pin="0"/><net_sink comp="92" pin=0"/></net>

<net id="97"><net_src comp="6" pin="0"/><net_sink comp="92" pin=1"/></net>

<net id="102"><net_src comp="16" pin="0"/><net_sink comp="98" pin=0"/></net>

<net id="103"><net_src comp="4" pin="0"/><net_sink comp="98" pin=1"/></net>

<net id="108"><net_src comp="16" pin="0"/><net_sink comp="104" pin=0"/></net>

<net id="109"><net_src comp="2" pin="0"/><net_sink comp="104" pin=1"/></net>

<net id="114"><net_src comp="16" pin="0"/><net_sink comp="110" pin=0"/></net>

<net id="115"><net_src comp="0" pin="0"/><net_sink comp="110" pin=1"/></net>

<net id="125"><net_src comp="22" pin="0"/><net_sink comp="116" pin=0"/></net>

<net id="126"><net_src comp="12" pin="0"/><net_sink comp="116" pin=6"/></net>

<net id="141"><net_src comp="20" pin="0"/><net_sink comp="127" pin=0"/></net>

<net id="142"><net_src comp="110" pin="2"/><net_sink comp="127" pin=1"/></net>

<net id="143"><net_src comp="104" pin="2"/><net_sink comp="127" pin=2"/></net>

<net id="144"><net_src comp="98" pin="2"/><net_sink comp="127" pin=3"/></net>

<net id="145"><net_src comp="92" pin="2"/><net_sink comp="127" pin=4"/></net>

<net id="146"><net_src comp="8" pin="0"/><net_sink comp="127" pin=5"/></net>

<net id="147"><net_src comp="82" pin="1"/><net_sink comp="127" pin=6"/></net>

<net id="148"><net_src comp="86" pin="2"/><net_sink comp="127" pin=7"/></net>

<net id="152"><net_src comp="86" pin="2"/><net_sink comp="149" pin=0"/></net>

<net id="153"><net_src comp="149" pin="1"/><net_sink comp="127" pin=7"/></net>

<net id="157"><net_src comp="92" pin="2"/><net_sink comp="154" pin=0"/></net>

<net id="158"><net_src comp="154" pin="1"/><net_sink comp="127" pin=4"/></net>

<net id="162"><net_src comp="98" pin="2"/><net_sink comp="159" pin=0"/></net>

<net id="163"><net_src comp="159" pin="1"/><net_sink comp="127" pin=3"/></net>

<net id="167"><net_src comp="104" pin="2"/><net_sink comp="164" pin=0"/></net>

<net id="168"><net_src comp="164" pin="1"/><net_sink comp="127" pin=2"/></net>

<net id="172"><net_src comp="110" pin="2"/><net_sink comp="169" pin=0"/></net>

<net id="173"><net_src comp="169" pin="1"/><net_sink comp="127" pin=1"/></net>

<net id="177"><net_src comp="66" pin="1"/><net_sink comp="174" pin=0"/></net>

<net id="178"><net_src comp="174" pin="1"/><net_sink comp="127" pin=11"/></net>

<net id="179"><net_src comp="174" pin="1"/><net_sink comp="116" pin=5"/></net>

<net id="183"><net_src comp="70" pin="1"/><net_sink comp="180" pin=0"/></net>

<net id="184"><net_src comp="180" pin="1"/><net_sink comp="127" pin=10"/></net>

<net id="185"><net_src comp="180" pin="1"/><net_sink comp="116" pin=3"/></net>

<net id="189"><net_src comp="74" pin="1"/><net_sink comp="186" pin=0"/></net>

<net id="190"><net_src comp="186" pin="1"/><net_sink comp="127" pin=9"/></net>

<net id="191"><net_src comp="186" pin="1"/><net_sink comp="116" pin=2"/></net>

<net id="195"><net_src comp="78" pin="1"/><net_sink comp="192" pin=0"/></net>

<net id="196"><net_src comp="192" pin="1"/><net_sink comp="127" pin=8"/></net>

<net id="197"><net_src comp="192" pin="1"/><net_sink comp="116" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: copy | {}
	Port: update | {3 4 }
 - Input state : 
	Port: dataflow_in_loop_right_height_loop : width | {1 }
	Port: dataflow_in_loop_right_height_loop : y_1 | {1 }
	Port: dataflow_in_loop_right_height_loop : frame_size | {1 }
	Port: dataflow_in_loop_right_height_loop : ddr_copy | {1 }
	Port: dataflow_in_loop_right_height_loop : copy | {1 2 }
	Port: dataflow_in_loop_right_height_loop : ddr_update | {1 }
	Port: dataflow_in_loop_right_height_loop : update | {}
  - Chain level:
	State 1
		call_ln0 : 1
	State 2
	State 3
	State 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------------------|---------|---------|---------|---------|
| Operation|          Functional Unit          |   DSP   |  Delay  |    FF   |   LUT   |
|----------|-----------------------------------|---------|---------|---------|---------|
|   call   |  grp_right_copy_loop_proc_fu_116  |    0    |  6.352  |   682   |   301   |
|          | grp_right_width_loop_proc8_fu_127 |    0    |  4.764  |   544   |   244   |
|----------|-----------------------------------|---------|---------|---------|---------|
|          |     ddr_update_read_read_fu_86    |    0    |    0    |    0    |    0    |
|          |      ddr_copy_read_read_fu_92     |    0    |    0    |    0    |    0    |
|   read   |     frame_size_read_read_fu_98    |    0    |    0    |    0    |    0    |
|          |        y_1_read_read_fu_104       |    0    |    0    |    0    |    0    |
|          |       width_read_read_fu_110      |    0    |    0    |    0    |    0    |
|----------|-----------------------------------|---------|---------|---------|---------|
|   Total  |                                   |    0    |  11.116 |   1226  |   545   |
|----------|-----------------------------------|---------|---------|---------|---------|

Memories:
+-------+--------+--------+--------+
|       |  BRAM  |   FF   |   LUT  |
+-------+--------+--------+--------+
|xcopy_V|    4   |    0   |    0   |
+-------+--------+--------+--------+
| Total |    4   |    0   |    0   |
+-------+--------+--------+--------+

* Register list:
+-----------------------+--------+
|                       |   FF   |
+-----------------------+--------+
| ddr_copy_read_reg_154 |   64   |
|  ddr_update_c_reg_174 |   64   |
|ddr_update_read_reg_149|   64   |
|  frame_size_c_reg_180 |   32   |
|frame_size_read_reg_159|   32   |
|    width_c_reg_192    |   32   |
|   width_read_reg_169  |   32   |
|     y_1_c_reg_186     |   32   |
|    y_1_read_reg_164   |   32   |
+-----------------------+--------+
|         Total         |   384  |
+-----------------------+--------+

* Multiplexer (MUX) list: 
|-----------------------------------|------|------|------|--------||---------||---------|
|                Comp               |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-----------------------------------|------|------|------|--------||---------||---------|
| grp_right_width_loop_proc8_fu_127 |  p1  |   2  |  32  |   64   ||    9    |
| grp_right_width_loop_proc8_fu_127 |  p2  |   2  |  32  |   64   ||    9    |
| grp_right_width_loop_proc8_fu_127 |  p3  |   2  |  32  |   64   ||    9    |
| grp_right_width_loop_proc8_fu_127 |  p4  |   2  |  64  |   128  ||    9    |
| grp_right_width_loop_proc8_fu_127 |  p7  |   2  |  64  |   128  ||    9    |
|-----------------------------------|------|------|------|--------||---------||---------|
|               Total               |      |      |      |   448  ||   7.94  ||    45   |
|-----------------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+
|           |  BRAM  |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+--------+
|  Function |    -   |    0   |   11   |  1226  |   545  |
|   Memory  |    4   |    -   |    -   |    0   |    0   |
|Multiplexer|    -   |    -   |    7   |    -   |   45   |
|  Register |    -   |    -   |    -   |   384  |    -   |
+-----------+--------+--------+--------+--------+--------+
|   Total   |    4   |    0   |   19   |  1610  |   590  |
+-----------+--------+--------+--------+--------+--------+
