QUESTION

Write an synthesizable RTL and TB for a Single port ram 16 x 8
