Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (lin64) Build 3671981 Fri Oct 14 04:59:54 MDT 2022
| Date         : Fri Nov 28 15:49:34 2025
| Host         : claudio-z790prors running 64-bit Ubuntu 22.04.5 LTS
| Command      : report_utilization -file top_block_wrapper_utilization_synth.rpt -pb top_block_wrapper_utilization_synth.pb
| Design       : top_block_wrapper
| Device       : xcau15p-sbvb484-1-i
| Speed File   : -1
| Design State : Synthesized
-----------------------------------------------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. CLB Logic
1.1 Summary of Registers by Type
2. BLOCKRAM
3. ARITHMETIC
4. I/O
5. CLOCK
6. ADVANCED
7. CONFIGURATION
8. Primitives
9. Black Boxes
10. Instantiated Netlists

1. CLB Logic
------------

+----------------------------+-------+-------+------------+-----------+-------+
|          Site Type         |  Used | Fixed | Prohibited | Available | Util% |
+----------------------------+-------+-------+------------+-----------+-------+
| CLB LUTs*                  | 20108 |     0 |          0 |     77760 | 25.86 |
|   LUT as Logic             | 19916 |     0 |          0 |     77760 | 25.61 |
|   LUT as Memory            |   192 |     0 |          0 |     40320 |  0.48 |
|     LUT as Distributed RAM |   148 |     0 |            |           |       |
|     LUT as Shift Register  |    44 |     0 |            |           |       |
| CLB Registers              | 35506 |     0 |          0 |    155520 | 22.83 |
|   Register as Flip Flop    | 35506 |     0 |          0 |    155520 | 22.83 |
|   Register as Latch        |     0 |     0 |          0 |    155520 |  0.00 |
| CARRY8                     |   202 |     0 |          0 |      9720 |  2.08 |
| F7 Muxes                   |  2764 |     0 |          0 |     38880 |  7.11 |
| F8 Muxes                   |   975 |     0 |          0 |     19440 |  5.02 |
| F9 Muxes                   |     0 |     0 |          0 |      9720 |  0.00 |
+----------------------------+-------+-------+------------+-----------+-------+
* Warning! The Final LUT count, after physical optimizations and full implementation, is typically lower. Run opt_design after synthesis, if not already completed, for a more realistic count.
Warning! LUT value is adjusted to account for LUT combining.


1.1 Summary of Registers by Type
--------------------------------

+-------+--------------+-------------+--------------+
| Total | Clock Enable | Synchronous | Asynchronous |
+-------+--------------+-------------+--------------+
| 0     |            _ |           - |            - |
| 0     |            _ |           - |          Set |
| 0     |            _ |           - |        Reset |
| 0     |            _ |         Set |            - |
| 0     |            _ |       Reset |            - |
| 0     |          Yes |           - |            - |
| 112   |          Yes |           - |          Set |
| 3525  |          Yes |           - |        Reset |
| 189   |          Yes |         Set |            - |
| 31680 |          Yes |       Reset |            - |
+-------+--------------+-------------+--------------+


2. BLOCKRAM
-----------

+-------------------+------+-------+------------+-----------+-------+
|     Site Type     | Used | Fixed | Prohibited | Available | Util% |
+-------------------+------+-------+------------+-----------+-------+
| Block RAM Tile    | 98.5 |     0 |          0 |       144 | 68.40 |
|   RAMB36/FIFO*    |   93 |     0 |          0 |       144 | 64.58 |
|     FIFO36E2 only |   48 |       |            |           |       |
|     RAMB36E2 only |   45 |       |            |           |       |
|   RAMB18          |   11 |     0 |          0 |       288 |  3.82 |
|     RAMB18E2 only |   11 |       |            |           |       |
+-------------------+------+-------+------------+-----------+-------+
* Note: Each Block RAM Tile only has one FIFO logic available and therefore can accommodate only one FIFO36E2 or one FIFO18E2. However, if a FIFO18E2 occupies a Block RAM Tile, that tile can still accommodate a RAMB18E2


3. ARITHMETIC
-------------

+-----------+------+-------+------------+-----------+-------+
| Site Type | Used | Fixed | Prohibited | Available | Util% |
+-----------+------+-------+------------+-----------+-------+
| DSPs      |    0 |     0 |          0 |       576 |  0.00 |
+-----------+------+-------+------------+-----------+-------+


4. I/O
------

+------------+------+-------+------------+-----------+-------+
|  Site Type | Used | Fixed | Prohibited | Available | Util% |
+------------+------+-------+------------+-----------+-------+
| Bonded IOB |  154 |     0 |          0 |       204 | 75.49 |
+------------+------+-------+------------+-----------+-------+


5. CLOCK
--------

+----------------------+------+-------+------------+-----------+-------+
|       Site Type      | Used | Fixed | Prohibited | Available | Util% |
+----------------------+------+-------+------------+-----------+-------+
| GLOBAL CLOCK BUFFERs |   14 |     0 |          0 |       192 |  7.29 |
|   BUFGCE             |   10 |     0 |          0 |        84 | 11.90 |
|   BUFGCE_DIV         |    0 |     0 |          0 |        12 |  0.00 |
|   BUFG_GT            |    4 |     0 |          0 |        72 |  5.56 |
|   BUFGCTRL*          |    0 |     0 |          0 |        24 |  0.00 |
| PLL                  |    1 |     0 |          0 |         6 | 16.67 |
| MMCM                 |    2 |     0 |          0 |         3 | 66.67 |
+----------------------+------+-------+------------+-----------+-------+
* Note: Each used BUFGCTRL counts as two GLOBAL CLOCK BUFFERs. This table does not include global clocking resources, only buffer cell usage. See the Clock Utilization Report (report_clock_utilization) for detailed accounting of global clocking resource availability.


6. ADVANCED
-----------

+-----------------+------+-------+------------+-----------+-------+
|    Site Type    | Used | Fixed | Prohibited | Available | Util% |
+-----------------+------+-------+------------+-----------+-------+
| GTHE4_CHANNEL   |    1 |     0 |          0 |        12 |  8.33 |
| GTHE4_COMMON    |    0 |     0 |          0 |         3 |  0.00 |
| OBUFDS_GTE4     |    0 |     0 |          0 |         6 |  0.00 |
| OBUFDS_GTE4_ADV |    0 |     0 |          0 |         6 |  0.00 |
| PCIE4CE4        |    0 |     0 |          0 |         1 |  0.00 |
| SYSMONE4        |    0 |     0 |          0 |         1 |  0.00 |
+-----------------+------+-------+------------+-----------+-------+


7. CONFIGURATION
----------------

+-------------+------+-------+------------+-----------+--------+
|  Site Type  | Used | Fixed | Prohibited | Available |  Util% |
+-------------+------+-------+------------+-----------+--------+
| BSCANE2     |    0 |     0 |          0 |         4 |   0.00 |
| DNA_PORTE2  |    1 |     0 |          0 |         1 | 100.00 |
| EFUSE_USR   |    0 |     0 |          0 |         1 |   0.00 |
| FRAME_ECCE4 |    0 |     0 |          0 |         1 |   0.00 |
| ICAPE3      |    0 |     0 |          0 |         2 |   0.00 |
| MASTER_JTAG |    0 |     0 |          0 |         1 |   0.00 |
| STARTUPE3   |    0 |     0 |          0 |         1 |   0.00 |
+-------------+------+-------+------------+-----------+--------+


8. Primitives
-------------

+---------------+-------+---------------------+
|    Ref Name   |  Used | Functional Category |
+---------------+-------+---------------------+
| FDRE          | 31680 |            Register |
| LUT6          | 11824 |                 CLB |
| LUT5          |  3536 |                 CLB |
| FDCE          |  3525 |            Register |
| MUXF7         |  2764 |                 CLB |
| LUT4          |  2185 |                 CLB |
| LUT3          |  2015 |                 CLB |
| LUT2          |  1404 |                 CLB |
| MUXF8         |   975 |                 CLB |
| LUT1          |   627 |                 CLB |
| CARRY8        |   202 |                 CLB |
| FDSE          |   189 |            Register |
| FDPE          |   112 |            Register |
| RAMD64E       |   104 |                 CLB |
| RAMD32        |    60 |                 CLB |
| IBUFCTRL      |    57 |              Others |
| DIFFINBUF     |    52 |                 I/O |
| IDELAYE3      |    48 |                 I/O |
| FIFO36E2      |    48 |            BLOCKRAM |
| RAMB36E2      |    45 |            BLOCKRAM |
| OBUF          |    45 |                 I/O |
| SRL16E        |    44 |                 CLB |
| ODELAYE3      |    44 |                 I/O |
| INV           |    14 |                 CLB |
| RAMB18E2      |    11 |            BLOCKRAM |
| BUFGCE        |    10 |               Clock |
| RAMS32        |     8 |                 CLB |
| INBUF         |     5 |                 I/O |
| BUFG_GT       |     4 |               Clock |
| OBUFT         |     2 |                 I/O |
| MMCME4_ADV    |     2 |               Clock |
| BUFG_GT_SYNC  |     2 |               Clock |
| PLLE4_ADV     |     1 |               Clock |
| OSERDESE3     |     1 |                 I/O |
| IBUFDS_GTE4   |     1 |                 I/O |
| GTHE4_CHANNEL |     1 |            Advanced |
| DNA_PORTE2    |     1 |       Configuration |
+---------------+-------+---------------------+


9. Black Boxes
--------------

+------------------------+------+
|        Ref Name        | Used |
+------------------------+------+
| gig_ethernet_pcs_pma_0 |    1 |
| dbg_hub_CV             |    1 |
+------------------------+------+


10. Instantiated Netlists
-------------------------

+----------+------+
| Ref Name | Used |
+----------+------+


