Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3.1 (win64) Build 2489853 Tue Mar 26 04:20:25 MDT 2019
| Date         : Wed Mar 31 05:55:44 2021
| Host         : BA3145WS01 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file tri_mode_ethernet_mac_2_example_design_control_sets_placed.rpt
| Design       : tri_mode_ethernet_mac_2_example_design
| Device       : xc7a100t
-------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |   406 |
| Unused register locations in slices containing registers |  1468 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      1 |           71 |
|      2 |           13 |
|      3 |           26 |
|      4 |           73 |
|      5 |           14 |
|      6 |           15 |
|      7 |            9 |
|      8 |           17 |
|      9 |            5 |
|     10 |           11 |
|     11 |            3 |
|     12 |           11 |
|     13 |            1 |
|     14 |            4 |
|     15 |            4 |
|    16+ |          129 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |            2202 |          607 |
| No           | No                    | Yes                    |             201 |           58 |
| No           | Yes                   | No                     |            1165 |          382 |
| Yes          | No                    | No                     |            1126 |          415 |
| Yes          | No                    | Yes                    |             102 |           23 |
| Yes          | Yes                   | No                     |            1544 |          459 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+---------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|                                         Clock Signal                                        |                                                                                                                       Enable Signal                                                                                                                      |                                                                                                             Set/Reset Signal                                                                                                            | Slice Load Count | Bel Load Count |
+---------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                     |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_reset                                                                                                                                                             |                1 |              1 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                     |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2                                                    |                1 |              1 |
|  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_tx_clk_0 | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/no_avb_tx_axi_intf.tx_axi_shim/E[3]                                                                                                                         |                                                                                                                                                                                                                                         |                1 |              1 |
|  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_tx_clk_0 | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/no_avb_tx_axi_intf.tx_axi_shim/E[2]                                                                                                                         | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/txgen/TX_SM1/DATA_REG[2]_2                                                                                                                 |                1 |              1 |
|  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_tx_clk_0 | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/no_avb_tx_axi_intf.tx_axi_shim/E[2]                                                                                                                         | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/no_avb_tx_axi_intf.tx_axi_shim/SR[0]                                                                                                       |                1 |              1 |
|  sys_clock_IBUF                                                                             | vio/inst/PROBE_OUT_ALL_INST/Committ_2                                                                                                                                                                                                                    | vio/inst/DECODER_INST/SR[0]                                                                                                                                                                                                             |                1 |              1 |
|  example_clocks/inst/saxi_aclk                                                              | axi_lite_controller/mdio_wr_data[19]_i_1_n_0                                                                                                                                                                                                             | axi_lite_controller/mdio_wr_data[14]_i_1_n_0                                                                                                                                                                                            |                1 |              1 |
|  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_tx_clk_0 | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/txgen/CAPTURE2_out                                                                                                                                          | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/tx_reset_out                                                                                                                               |                1 |              1 |
|  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_tx_clk_0 | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/no_avb_tx_axi_intf.tx_axi_shim/E[2]                                                                                                                         | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/no_avb_tx_axi_intf.tx_axi_shim/DATA_REG[1]_0[0]                                                                                            |                1 |              1 |
|  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_rx_clk_0 |                                                                                                                                                                                                                                                          | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/stats_block.statistics_counters/rx_fragment_counter/SYNC_STATS_RESET/async_rst4                                                            |                1 |              1 |
|  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_tx_clk_0 | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/no_avb_tx_axi_intf.tx_axi_shim/E[2]                                                                                                                         |                                                                                                                                                                                                                                         |                1 |              1 |
|  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_tx_clk_0 | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/no_avb_tx_axi_intf.tx_axi_shim/tx_enable_reg                                                                                                                |                                                                                                                                                                                                                                         |                1 |              1 |
|  example_clocks/inst/gtx_clk                                                                |                                                                                                                                                                                                                                                          | vio/inst/DECODER_INST/SR[0]                                                                                                                                                                                                             |                1 |              1 |
|  example_clocks/inst/gtx_clk                                                                |                                                                                                                                                                                                                                                          | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/sync_stats_reset/async_rst4                                                                                                                |                1 |              1 |
|  example_clocks/inst/gtx_clk                                                                | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/stats_block.statistics_counters/enb2                                                                                                                        |                                                                                                                                                                                                                                         |                1 |              1 |
|  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_tx_clk_0 | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/no_avb_tx_axi_intf.tx_axi_shim/E[1]                                                                                                                         | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/txgen/TX_SM1/DATA_REG[2]_2                                                                                                                 |                1 |              1 |
|  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_tx_clk_0 | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/no_avb_tx_axi_intf.tx_axi_shim/E[1]                                                                                                                         | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/no_avb_tx_axi_intf.tx_axi_shim/SR[0]                                                                                                       |                1 |              1 |
|  example_clocks/inst/gtx_clk                                                                |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_rd_req                                                                                                                                                   |                1 |              1 |
|  example_clocks/inst/gtx_clk                                                                |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_abort_rd                                                                                                                                                 |                1 |              1 |
|  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_tx_clk_0 | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/no_avb_tx_axi_intf.tx_axi_shim/E[1]                                                                                                                         | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/no_avb_tx_axi_intf.tx_axi_shim/DATA_REG[1]_0[0]                                                                                            |                1 |              1 |
|  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_tx_clk_0 | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/no_avb_tx_axi_intf.tx_axi_shim/E[1]                                                                                                                         |                                                                                                                                                                                                                                         |                1 |              1 |
|  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_tx_clk_0 | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/no_avb_tx_axi_intf.tx_axi_shim/E[0]                                                                                                                         | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/txgen/TX_SM1/DATA_REG[2]_2                                                                                                                 |                1 |              1 |
|  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_tx_clk_0 | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/no_avb_tx_axi_intf.tx_axi_shim/tx_enable_reg_reg_rep__42_0[0]                                                                                               | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/txgen/TX_SM1/PREAMBLE_PIPE_reg_n_0_[2]                                                                                                     |                1 |              1 |
|  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_tx_clk_0 | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/no_avb_tx_axi_intf.tx_axi_shim/E[0]                                                                                                                         | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/no_avb_tx_axi_intf.tx_axi_shim/SR[0]                                                                                                       |                1 |              1 |
|  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_tx_clk_0 | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/no_avb_tx_axi_intf.tx_axi_shim/E[0]                                                                                                                         | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/no_avb_tx_axi_intf.tx_axi_shim/DATA_REG[1]_0[0]                                                                                            |                1 |              1 |
|  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_tx_clk_0 | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/no_avb_tx_axi_intf.tx_axi_shim/tx_enable_reg_reg_rep__38_0[0]                                                                                               | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/tx_reset_out                                                                                                                               |                1 |              1 |
|  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_tx_clk_0 | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/no_avb_tx_axi_intf.tx_axi_shim/E[7]                                                                                                                         | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/txgen/TX_SM1/DATA_REG[2]_2                                                                                                                 |                1 |              1 |
|  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_tx_clk_0 | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/no_avb_tx_axi_intf.tx_axi_shim/E[7]                                                                                                                         | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/tx_reset_out                                                                                                                               |                1 |              1 |
|  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_tx_clk_0 | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/no_avb_tx_axi_intf.tx_axi_shim/E[0]                                                                                                                         |                                                                                                                                                                                                                                         |                1 |              1 |
|  example_clocks/inst/gtx_clk                                                                |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2                                                    |                1 |              1 |
|  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_tx_clk_0 | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/no_avb_tx_axi_intf.tx_axi_shim/E[7]                                                                                                                         | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/no_avb_tx_axi_intf.tx_axi_shim/SR[0]                                                                                                       |                1 |              1 |
|  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_tx_clk_0 | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/no_avb_tx_axi_intf.tx_axi_shim/E[6]                                                                                                                         | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/txgen/TX_SM1/DATA_REG[2]_2                                                                                                                 |                1 |              1 |
|  example_clocks/inst/gtx_clk                                                                |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2                                                    |                1 |              1 |
|  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_tx_clk_0 | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/no_avb_tx_axi_intf.tx_axi_shim/E[7]                                                                                                                         |                                                                                                                                                                                                                                         |                1 |              1 |
|  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_tx_clk_0 | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/no_avb_tx_axi_intf.tx_axi_shim/E[6]                                                                                                                         | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/no_avb_tx_axi_intf.tx_axi_shim/SR[0]                                                                                                       |                1 |              1 |
|  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_tx_clk_0 | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/no_avb_tx_axi_intf.tx_axi_shim/tx_enable_reg_reg_rep__33_0[0]                                                                                               | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/tx_reset_out                                                                                                                               |                1 |              1 |
|  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_rx_clk_0 |                                                                                                                                                                                                                                                          | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/gmii_mii_rx_gen/sfd_enable                                                                                                                 |                1 |              1 |
|  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_tx_clk_0 | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/no_avb_tx_axi_intf.tx_axi_shim/E[6]                                                                                                                         |                                                                                                                                                                                                                                         |                1 |              1 |
|  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_tx_clk_0 | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/no_avb_tx_axi_intf.tx_axi_shim/tx_enable_reg_reg_rep__31_0[1]                                                                                               |                                                                                                                                                                                                                                         |                1 |              1 |
|  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_tx_clk_0 |                                                                                                                                                                                                                                                          | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/sync_int_tx_rst_mgmt_tx_clk/async_rst4                                                                                                     |                1 |              1 |
|  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_tx_clk_0 |                                                                                                                                                                                                                                                          | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/sync_glbl_rstn_tx_clk/sync_rst1_i_1__0_n_0                                                                                                 |                1 |              1 |
|  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_tx_clk_0 | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/no_avb_tx_axi_intf.tx_axi_shim/tx_enable_reg_reg_rep__14_0[0]                                                                                               |                                                                                                                                                                                                                                         |                1 |              1 |
|  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_tx_clk_0 | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/no_avb_tx_axi_intf.tx_axi_shim/E[4]                                                                                                                         |                                                                                                                                                                                                                                         |                1 |              1 |
|  example_clocks/inst/gtx_clk                                                                | u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCMPCE/scnt_cmp_ce                                                                                                                                                        | u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/cmp_reset                                                                                                                                                            |                1 |              1 |
|  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_tx_clk_0 | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/no_avb_tx_axi_intf.tx_axi_shim/tx_enable_reg_reg_rep__28_0[2]                                                                                               |                                                                                                                                                                                                                                         |                1 |              1 |
|  example_clocks/inst/gtx_clk                                                                | u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WHCMPCE/wcnt_hcmp_ce                                                                                                                                                      | u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/cmp_reset                                                                                                                                                            |                1 |              1 |
|  example_clocks/inst/gtx_clk                                                                | u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WLCMPCE/wcnt_lcmp_ce                                                                                                                                                      | u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/cmp_reset                                                                                                                                                            |                1 |              1 |
|  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_tx_clk_0 |                                                                                                                                                                                                                                                          | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/stats_block.statistics_counters/tx_byte_counter/SYNC_STATS_RESET/async_rst4                                                                |                1 |              1 |
|  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_rx_clk_0 |                                                                                                                                                                                                                                                          | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/sync_glbl_rstn_rx_clk/sync_rst1_i_1__2_n_0                                                                                                 |                1 |              1 |
|  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_tx_clk_0 | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/no_avb_tx_axi_intf.tx_axi_shim/tx_enable_reg_reg_rep__28_0[0]                                                                                               | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/no_avb_tx_axi_intf.tx_axi_shim/tx_enable_reg_reg_rep__73_0                                                                                 |                1 |              1 |
|  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_rx_clk_0 |                                                                                                                                                                                                                                                          | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/sync_int_rx_rst_mgmt_rx_clk/async_rst4                                                                                                     |                1 |              1 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[28]_i_1_n_0                                                                                                                                                                   |                                                                                                                                                                                                                                         |                1 |              1 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                     |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2                                                    |                1 |              1 |
|  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_tx_clk_0 | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/no_avb_tx_axi_intf.tx_axi_shim/tx_enable_reg_reg_rep__17_0[0]                                                                                               | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/no_avb_tx_axi_intf.tx_axi_shim/tx_enable_reg_reg_rep__73_1                                                                                 |                1 |              1 |
|  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_rx_clk_0 |                                                                                                                                                                                                                                                          | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/sync_axi_rx_rstn_rx_clk/sync_rst1_i_1__3_n_0                                                                                               |                1 |              1 |
|  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_tx_clk_0 | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/no_avb_tx_axi_intf.tx_axi_shim/E[6]                                                                                                                         | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/no_avb_tx_axi_intf.tx_axi_shim/DATA_REG[1]_0[0]                                                                                            |                1 |              1 |
|  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_tx_clk_0 |                                                                                                                                                                                                                                                          | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/sync_tx_axi_rstn_tx_clk/sync_rst1_i_1__1_n_0                                                                                               |                1 |              1 |
|  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_tx_clk_0 | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/no_avb_tx_axi_intf.tx_axi_shim/E[5]                                                                                                                         | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/txgen/TX_SM1/DATA_REG[2]_2                                                                                                                 |                1 |              1 |
|  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_tx_clk_0 | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/no_avb_tx_axi_intf.tx_axi_shim/E[5]                                                                                                                         | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/no_avb_tx_axi_intf.tx_axi_shim/SR[0]                                                                                                       |                1 |              1 |
|  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_tx_clk_0 | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/no_avb_tx_axi_intf.tx_axi_shim/E[5]                                                                                                                         | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/no_avb_tx_axi_intf.tx_axi_shim/DATA_REG[1]_0[0]                                                                                            |                1 |              1 |
|  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_tx_clk_0 | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/no_avb_tx_axi_intf.tx_axi_shim/E[5]                                                                                                                         |                                                                                                                                                                                                                                         |                1 |              1 |
|  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_tx_clk_0 | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/no_avb_tx_axi_intf.tx_axi_shim/E[4]                                                                                                                         | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/txgen/TX_SM1/DATA_REG[2]_2                                                                                                                 |                1 |              1 |
|  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_rx_clk_0 |                                                                                                                                                                                                                                                          | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/stats_block.statistics_counters/rx_undersized_counter/SYNC_STATS_RESET/async_rst4                                                          |                1 |              1 |
|  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_tx_clk_0 | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/no_avb_tx_axi_intf.tx_axi_shim/E[4]                                                                                                                         | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/no_avb_tx_axi_intf.tx_axi_shim/SR[0]                                                                                                       |                1 |              1 |
|  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_tx_clk_0 | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/no_avb_tx_axi_intf.tx_axi_shim/E[4]                                                                                                                         | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/no_avb_tx_axi_intf.tx_axi_shim/DATA_REG[1]_0[0]                                                                                            |                1 |              1 |
|  example_clocks/inst/saxi_aclk                                                              |                                                                                                                                                                                                                                                          | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/man_reset.sync_bus2ip_reset_bus2ip_clk/async_rst4                                                                                          |                1 |              1 |
|  example_clocks/inst/saxi_aclk                                                              |                                                                                                                                                                                                                                                          | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/man_reset.sync_glbl_rstn_bus2ip_clk/p_0_in                                                                                                 |                1 |              1 |
|  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_rx_clk_0 |                                                                                                                                                                                                                                                          | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/stats_block.statistics_counters/rx_byte_counter/SYNC_STATS_RESET/async_rst4                                                                |                1 |              1 |
|  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_tx_clk_0 | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/no_avb_tx_axi_intf.tx_axi_shim/E[3]                                                                                                                         | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/txgen/TX_SM1/DATA_REG[2]_2                                                                                                                 |                1 |              1 |
|  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_tx_clk_0 | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/no_avb_tx_axi_intf.tx_axi_shim/E[3]                                                                                                                         | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/no_avb_tx_axi_intf.tx_axi_shim/SR[0]                                                                                                       |                1 |              1 |
|  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_tx_clk_0 | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/no_avb_tx_axi_intf.tx_axi_shim/E[3]                                                                                                                         | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/no_avb_tx_axi_intf.tx_axi_shim/DATA_REG[1]_0[0]                                                                                            |                1 |              1 |
|  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_tx_clk_0 | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/no_avb_tx_axi_intf.tx_axi_shim/tx_enable_reg_reg_rep__31_0[1]                                                                                               | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/no_avb_tx_axi_intf.tx_axi_shim/tx_enable_reg_reg_rep__73_0                                                                                 |                1 |              2 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                     |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst                                                                                                                                                        |                1 |              2 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                     |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst                                                                                                                                                        |                1 |              2 |
|  sys_clock_IBUF                                                                             |                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                         |                1 |              2 |
|  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_tx_clk_0 | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/no_avb_tx_axi_intf.tx_axi_shim/tx_mac_tready_int                                                                                                            | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/tx_reset_out                                                                                                                               |                2 |              2 |
|  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_tx_clk_0 | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/no_avb_tx_axi_intf.tx_axi_shim/tx_enable_reg_reg_rep__12_0                                                                                                  |                                                                                                                                                                                                                                         |                1 |              2 |
|  example_clocks/inst/gtx_clk                                                                |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                  |                1 |              2 |
|  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_tx_clk_0 | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/no_avb_tx_axi_intf.tx_axi_shim/tx_enable_reg_reg_rep__12_0                                                                                                  | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/tx_reset_out                                                                                                                               |                1 |              2 |
|  example_clocks/inst/gtx_clk                                                                |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst                                                                                                                                                        |                1 |              2 |
|  example_clocks/inst/gtx_clk                                                                |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst                                                                                                                                                        |                1 |              2 |
|  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_tx_clk_0 | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/no_avb_tx_axi_intf.tx_axi_shim/tx_enable_reg_reg_rep__31_0[0]                                                                                               |                                                                                                                                                                                                                                         |                1 |              2 |
|  example_clocks/inst/gtx_clk                                                                |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_reset_ctrl/Q[2]                                                                                                                                                                                        |                1 |              2 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/id_state[1]_i_1_n_0                                                                                                                                                                      | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_reset                                                                                                                                                             |                1 |              2 |
|  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_tx_clk_0 | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/no_avb_tx_axi_intf.tx_axi_shim/tx_enable_reg_reg_rep__50_0[0]                                                                                               | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/flow/tx_pause/sync_good_rx/SR[0]                                                                                                           |                1 |              3 |
|  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_tx_clk_0 | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/no_avb_tx_axi_intf.tx_axi_shim/tx_enable_reg_reg_rep__42_0[0]                                                                                               | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/flow/tx_pause/sync_good_rx/SR[0]                                                                                                           |                1 |              3 |
|  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_tx_clk_0 | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/no_avb_tx_axi_intf.tx_axi_shim/tx_enable_reg_reg_rep__38_0[0]                                                                                               | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/txgen/TX_SM1/PREAMBLE_PIPE_reg_n_0_[2]                                                                                                     |                1 |              3 |
|  example_clocks/inst/gtx_clk                                                                |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/AS[0] |                2 |              3 |
|  example_clocks/inst/gtx_clk                                                                |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/AS[0] |                1 |              3 |
|  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_tx_clk_0 | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/no_avb_tx_axi_intf.tx_axi_shim/tx_enable_reg_reg_rep__33_0[0]                                                                                               |                                                                                                                                                                                                                                         |                1 |              3 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                     |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/AS[0] |                1 |              3 |
|  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_tx_clk_0 | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/no_avb_tx_axi_intf.tx_axi_shim/tx_data_hold[2]_i_1_n_0                                                                                                      | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/tx_reset_out                                                                                                                               |                2 |              3 |
|  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_tx_clk_0 | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/no_avb_tx_axi_intf.tx_axi_shim/tx_enable_reg_reg_rep__14_0[0]                                                                                               | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/tx_reset_out                                                                                                                               |                1 |              3 |
|  example_clocks/inst/gtx_clk                                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[2]_i_1_n_0                                                                                                                                                          |                                                                                                                                                                                                                                         |                1 |              3 |
|  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_tx_clk_0 | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/no_avb_tx_axi_intf.tx_axi_shim/tx_enable_reg_reg_rep__9_0                                                                                                   | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/tx_reset_out                                                                                                                               |                3 |              3 |
|  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_tx_clk_0 | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/no_avb_tx_axi_intf.tx_axi_shim/tx_enable_reg_reg_rep__28_0[0]                                                                                               |                                                                                                                                                                                                                                         |                2 |              3 |
|  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_tx_clk_0 | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/no_avb_tx_axi_intf.tx_axi_shim/tx_enable_reg                                                                                                                | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/tx_reset_out                                                                                                                               |                2 |              3 |
|  example_clocks/inst/gtx_clk                                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_ld_temp_1_reg_n_0                                                                                                                                             |                                                                                                                                                                                                                                         |                3 |              3 |
|  example_clocks/inst/saxi_aclk                                                              | axi_lite_controller/p_22_in                                                                                                                                                                                                                              | axi_lite_controller/s_axi_awaddr[11]_i_1_n_0                                                                                                                                                                                            |                1 |              3 |
|  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_tx_clk_0 | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/no_avb_tx_axi_intf.tx_axi_shim/tx_enable_reg_reg_rep__17_0[0]                                                                                               |                                                                                                                                                                                                                                         |                2 |              3 |
|  example_clocks/inst/saxi_aclk                                                              | axi_lite_controller/p_25_in                                                                                                                                                                                                                              | axi_lite_controller/s_axi_araddr[11]_i_1_n_0                                                                                                                                                                                            |                1 |              3 |
|  example_clocks/inst/saxi_aclk                                                              | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/man_block.managen/conf/int_tx_ifg_del_en_0                                                                                                                  | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/man_block.managen/conf/int_tx_ifg_del_en_i_1_n_0                                                                                           |                1 |              3 |
|  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_tx_clk_0 | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/no_avb_tx_axi_intf.tx_axi_shim/tx_enable_reg_reg_rep__14_0[2]                                                                                               | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/tx_reset_out                                                                                                                               |                1 |              3 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/icn_cmd_en_temp                                                                                                                                                             |                                                                                                                                                                                                                                         |                1 |              3 |
|  example_clocks/inst/gtx_clk                                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/ctl_reg[2]_i_1__0_n_0                                                                                                                                                   | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                1 |              3 |
|  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_tx_clk_0 | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/no_avb_tx_axi_intf.tx_axi_shim/tx_data_hold[5]_i_1_n_0                                                                                                      | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/tx_reset_out                                                                                                                               |                1 |              3 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/icn_cmd_en_temp                                                                                                                                                        |                                                                                                                                                                                                                                         |                1 |              3 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/icn_cmd_en_temp                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                1 |              3 |
|  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_tx_clk_0 | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/no_avb_tx_axi_intf.tx_axi_shim/tx_enable_reg_reg_rep__28_0[2]                                                                                               | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/no_avb_tx_axi_intf.tx_axi_shim/tx_enable_reg_reg_rep__73_1                                                                                 |                1 |              3 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                     |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/AS[0] |                1 |              3 |
|  example_clocks/inst/gtx_clk                                                                |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/cnt[3]_i_1__3_n_0                                                                                                                                                            |                1 |              4 |
|  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_tx_clk_0 | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/no_avb_tx_axi_intf.tx_axi_shim/tx_enable_reg_reg_rep__42_0[6]                                                                                               | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/txgen/TX_SM1/PREAMBLE_PIPE_reg_n_0_[2]                                                                                                     |                1 |              4 |
|  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_tx_clk_0 | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/no_avb_tx_axi_intf.tx_axi_shim/tx_enable_reg_reg_rep__38_0[1]                                                                                               | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/tx_reset_out                                                                                                                               |                1 |              4 |
|  example_clocks/inst/refclk                                                                 | mii_to_rmii/U0/RMII_FIXED.I_RX/RX_100_MBPS.I_SRL_FIFO/D[0]                                                                                                                                                                                               | mii_to_rmii/U0/RMII_FIXED.I_RX/RX_100_MBPS.I_SRL_FIFO/SR[0]                                                                                                                                                                             |                1 |              4 |
|  example_clocks/inst/refclk                                                                 | mii_to_rmii/U0/RMII_FIXED.I_RX/RX_100_MBPS.I_SRL_FIFO/CI                                                                                                                                                                                                 |                                                                                                                                                                                                                                         |                1 |              4 |
|  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_tx_clk_0 | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/no_avb_tx_axi_intf.tx_axi_shim/tx_enable_reg_reg_rep__38_0[2]                                                                                               | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/tx_reset_out                                                                                                                               |                1 |              4 |
|  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_tx_clk_0 | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/no_avb_tx_axi_intf.tx_axi_shim/tx_enable_reg_reg_rep__0_0                                                                                                   | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/tx_reset_out                                                                                                                               |                2 |              4 |
|  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_tx_clk_0 | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/no_avb_tx_axi_intf.tx_axi_shim/tx_enable_reg_reg_rep__11_0                                                                                                  | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/tx_reset_out                                                                                                                               |                2 |              4 |
|  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_tx_clk_0 | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/no_avb_tx_axi_intf.tx_axi_shim/tx_enable_reg_reg_rep__13_0                                                                                                  | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/tx_reset_out                                                                                                                               |                2 |              4 |
|  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_tx_clk_0 | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/no_avb_tx_axi_intf.tx_axi_shim/tx_enable_reg_reg_rep_0                                                                                                      | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/tx_reset_out                                                                                                                               |                2 |              4 |
|  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_tx_clk_0 | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/no_avb_tx_axi_intf.tx_axi_shim/tx_enable_reg_reg_rep__27_0                                                                                                  | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/no_avb_tx_axi_intf.tx_axi_shim/tx_enable_reg_reg_rep__73_1                                                                                 |                1 |              4 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                     |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/SYNC_reg                                                                                                                                                                         |                1 |              4 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                     |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en[3]_i_1_n_0                                                                                                                                             |                2 |              4 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                     |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/SR[0]                                                                                                                                                      |                1 |              4 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                     |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[17]_0[0]                                                                                                                                  |                1 |              4 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/icn_cmd_en_temp                                                                                                                                                             |                                                                                                                                                                                                                                         |                1 |              4 |
|  example_clocks/inst/gtx_clk                                                                |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[9].mu_srl_reg/cnt[3]_i_1__9_n_0                                                                                                                                                            |                1 |              4 |
|  example_clocks/inst/gtx_clk                                                                |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/cnt[3]_i_1__19_n_0                                                                                                                                                           |                1 |              4 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/icn_cmd_en_temp                                                                                                                                                             |                                                                                                                                                                                                                                         |                1 |              4 |
|  example_clocks/inst/gtx_clk                                                                |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[7].mu_srl_reg/cnt[3]_i_1__7_n_0                                                                                                                                                            |                1 |              4 |
|  example_clocks/inst/gtx_clk                                                                |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[8].mu_srl_reg/cnt[3]_i_1__8_n_0                                                                                                                                                            |                1 |              4 |
|  example_clocks/inst/gtx_clk                                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_ld_temp_1                                                                                                                                                          |                                                                                                                                                                                                                                         |                4 |              4 |
|  example_clocks/inst/gtx_clk                                                                | u_ila_0/inst/ila_core_inst/u_ila_regs/drdyCount[5]_i_2_n_0                                                                                                                                                                                               | u_ila_0/inst/ila_core_inst/u_ila_regs/drdyCount[5]_i_1_n_0                                                                                                                                                                              |                1 |              4 |
|  example_clocks/inst/saxi_aclk                                                              |                                                                                                                                                                                                                                                          | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/ipic_mux_inst/bus2ip_cs_int[3]_i_1_n_0                                                                                                     |                2 |              4 |
|  example_clocks/inst/gtx_clk                                                                |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[15].mu_srl_reg/cnt[3]_i_1__15_n_0                                                                                                                                                          |                1 |              4 |
|  example_clocks/inst/gtx_clk                                                                |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[16].mu_srl_reg/cnt[3]_i_1__16_n_0                                                                                                                                                          |                1 |              4 |
|  example_clocks/inst/gtx_clk                                                                |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[13].mu_srl_reg/cnt[3]_i_1__13_n_0                                                                                                                                                          |                1 |              4 |
|  example_clocks/inst/gtx_clk                                                                |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[14].mu_srl_reg/cnt[3]_i_1__14_n_0                                                                                                                                                          |                1 |              4 |
|  example_clocks/inst/gtx_clk                                                                |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[12].mu_srl_reg/cnt[3]_i_1__12_n_0                                                                                                                                                          |                1 |              4 |
|  example_clocks/inst/gtx_clk                                                                |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/cnt[3]_i_1__0_n_0                                                                                                                                                            |                1 |              4 |
|  example_clocks/inst/gtx_clk                                                                |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[10].mu_srl_reg/cnt[3]_i_1__10_n_0                                                                                                                                                          |                1 |              4 |
|  example_clocks/inst/gtx_clk                                                                |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[11].mu_srl_reg/cnt[3]_i_1__11_n_0                                                                                                                                                          |                1 |              4 |
|  example_clocks/inst/gtx_clk                                                                |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/cnt[3]_i_1__2_n_0                                                                                                                                                            |                1 |              4 |
|  example_clocks/inst/gtx_clk                                                                |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[17].mu_srl_reg/cnt[3]_i_1__17_n_0                                                                                                                                                          |                1 |              4 |
|  example_clocks/inst/gtx_clk                                                                |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[18].mu_srl_reg/cnt[3]_i_1__18_n_0                                                                                                                                                          |                1 |              4 |
|  example_clocks/inst/gtx_clk                                                                |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/cnt[3]_i_1__1_n_0                                                                                                                                                            |                1 |              4 |
|  example_clocks/inst/gtx_clk                                                                |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[4].mu_srl_reg/cnt[3]_i_1__4_n_0                                                                                                                                                            |                1 |              4 |
|  example_clocks/inst/gtx_clk                                                                |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[5].mu_srl_reg/cnt[3]_i_1__5_n_0                                                                                                                                                            |                1 |              4 |
|  example_clocks/inst/gtx_clk                                                                |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[6].mu_srl_reg/cnt[3]_i_1__6_n_0                                                                                                                                                            |                1 |              4 |
|  example_clocks/inst/saxi_aclk                                                              | axi_lite_controller/FSM_onehot_mdio_access_sm[3]_i_2_n_0                                                                                                                                                                                                 | axi_lite_controller/FSM_onehot_mdio_access_sm[3]_i_1_n_0                                                                                                                                                                                |                1 |              4 |
|  example_clocks/inst/saxi_aclk                                                              | axi_lite_controller/s_axi_araddr[10]_i_2_n_0                                                                                                                                                                                                             | axi_lite_controller/s_axi_araddr[10]_i_1_n_0                                                                                                                                                                                            |                1 |              4 |
|  example_clocks/inst/gtx_clk                                                                |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_srl_fff/cnt[3]_i_1_n_0                                                                                                                                                                        |                1 |              4 |
|  example_clocks/inst/saxi_aclk                                                              | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/addr_filter_top/address_filter_inst/ram_addr_reg0                                                                                                           | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/int_mgmt_host_reset                                                                                                                        |                2 |              4 |
|  example_clocks/inst/gtx_clk                                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_ld_temp_1_reg_n_0                                                                                                                                                  |                                                                                                                                                                                                                                         |                4 |              4 |
|  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_rx_clk_0 |                                                                                                                                                                                                                                                          | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/rxgen/SR[0]                                                                                                                                |                1 |              4 |
|  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_rx_clk_0 | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/addr_filter_top/address_filter_inst/broadcastaddressmatch_int_0                                                                                             | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/addr_filter_top/address_filter_inst/address_match_i_1_n_0                                                                                  |                2 |              4 |
|  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_rx_clk_0 | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/rxgen/rx_enable_int_reg                                                                                                                                     | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/rxgen/rx_reset_reg                                                                                                                         |                1 |              4 |
|  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_rx_clk_0 | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rx_enable                                                                                                                                                                                | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/rxgen/RX_SM/rx_reset_reg[0]                                                                                                                |                1 |              4 |
|  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_tx_clk_0 | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/flow/pfc_tx/FSM_onehot_legacy_state[3]_i_1_n_0                                                                                                              | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/tx_reset_out                                                                                                                               |                1 |              4 |
|  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_tx_clk_0 | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/no_avb_tx_axi_intf.tx_axi_shim/tx_enable_reg_reg_rep__17_0[3]                                                                                               |                                                                                                                                                                                                                                         |                2 |              4 |
|  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_tx_clk_0 | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/no_avb_tx_axi_intf.tx_axi_shim/tx_enable_reg_reg_rep__17_0[4]                                                                                               |                                                                                                                                                                                                                                         |                2 |              4 |
|  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_tx_clk_0 | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/no_avb_tx_axi_intf.tx_axi_shim/tx_enable_reg_reg_rep__10_0[0]                                                                                               | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/tx_reset_out                                                                                                                               |                1 |              4 |
|  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_tx_clk_0 | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/no_avb_tx_axi_intf.tx_axi_shim/tx_enable_reg_reg_rep__17_0[6]                                                                                               |                                                                                                                                                                                                                                         |                2 |              4 |
|  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_tx_clk_0 | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/no_avb_tx_axi_intf.tx_axi_shim/tx_enable_reg_reg_rep__17_0[1]                                                                                               |                                                                                                                                                                                                                                         |                1 |              4 |
|  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_tx_clk_0 | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/no_avb_tx_axi_intf.tx_axi_shim/tx_enable_reg_reg_rep__17_0[7]                                                                                               |                                                                                                                                                                                                                                         |                2 |              4 |
|  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_tx_clk_0 | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/no_avb_tx_axi_intf.tx_axi_shim/tx_enable_reg_reg_rep__17_0[8]                                                                                               |                                                                                                                                                                                                                                         |                2 |              4 |
|  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_tx_clk_0 | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/no_avb_tx_axi_intf.tx_axi_shim/tx_enable_reg_reg_rep__28_0[1]                                                                                               |                                                                                                                                                                                                                                         |                1 |              4 |
|  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_tx_clk_0 | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/no_avb_tx_axi_intf.tx_axi_shim/tx_enable_reg_reg_rep__17_0[5]                                                                                               |                                                                                                                                                                                                                                         |                2 |              4 |
|  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_tx_clk_0 | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/no_avb_tx_axi_intf.tx_axi_shim/tx_enable_reg_reg_rep__17_0[2]                                                                                               |                                                                                                                                                                                                                                         |                2 |              4 |
|  example_clocks/inst/gtx_clk                                                                | trimac_fifo_block/user_side_FIFO/tx_fifo_i/data_count[3]_i_2_n_0                                                                                                                                                                                         | trimac_fifo_block/user_side_FIFO/tx_fifo_i/data_count[3]_i_1_n_0                                                                                                                                                                        |                1 |              4 |
|  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_tx_clk_0 | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/no_avb_tx_axi_intf.tx_axi_shim/tx_enable_reg_reg_rep__17_0[9]                                                                                               |                                                                                                                                                                                                                                         |                1 |              4 |
|  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_tx_clk_0 | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/no_avb_tx_axi_intf.tx_axi_shim/tx_enable_reg_reg_rep__33_0[1]                                                                                               |                                                                                                                                                                                                                                         |                1 |              4 |
|  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_tx_clk_0 | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/no_avb_tx_axi_intf.tx_axi_shim/tx_enable_reg_reg_rep__33_0[2]                                                                                               |                                                                                                                                                                                                                                         |                1 |              4 |
|  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_tx_clk_0 | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/no_avb_tx_axi_intf.tx_axi_shim/tx_enable_reg_reg_rep__14_0[1]                                                                                               | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/tx_reset_out                                                                                                                               |                1 |              4 |
|  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_tx_clk_0 | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/no_avb_tx_axi_intf.tx_axi_shim/tx_enable_reg_reg_rep__33_0[3]                                                                                               |                                                                                                                                                                                                                                         |                1 |              4 |
|  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_tx_clk_0 | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/no_avb_tx_axi_intf.tx_axi_shim/tx_enable_reg_reg_rep__33_0[4]                                                                                               |                                                                                                                                                                                                                                         |                1 |              4 |
|  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_tx_clk_0 | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/no_avb_tx_axi_intf.tx_axi_shim/tx_enable_reg_reg_rep__42_0[3]                                                                                               | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/txgen/TX_SM1/PREAMBLE_PIPE_reg_n_0_[2]                                                                                                     |                1 |              4 |
|  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_tx_clk_0 | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/no_avb_tx_axi_intf.tx_axi_shim/tx_enable_reg_reg_rep__42_0[2]                                                                                               | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/txgen/TX_SM1/PREAMBLE_PIPE_reg_n_0_[2]                                                                                                     |                2 |              4 |
|  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_tx_clk_0 | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/no_avb_tx_axi_intf.tx_axi_shim/tx_enable_reg_reg_rep__42_0[5]                                                                                               | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/txgen/TX_SM1/PREAMBLE_PIPE_reg_n_0_[2]                                                                                                     |                2 |              4 |
|  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_tx_clk_0 | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/no_avb_tx_axi_intf.tx_axi_shim/tx_enable_reg_reg_rep__42_0[7]                                                                                               | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/txgen/TX_SM1/PREAMBLE_PIPE_reg_n_0_[2]                                                                                                     |                2 |              4 |
|  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_tx_clk_0 | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/no_avb_tx_axi_intf.tx_axi_shim/tx_enable_reg_reg_rep__38_0[3]                                                                                               | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/tx_reset_out                                                                                                                               |                1 |              4 |
|  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_tx_clk_0 | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/no_avb_tx_axi_intf.tx_axi_shim/tx_enable_reg_reg_rep__42_0[4]                                                                                               | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/txgen/TX_SM1/PREAMBLE_PIPE_reg_n_0_[2]                                                                                                     |                2 |              4 |
|  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_tx_clk_0 | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/no_avb_tx_axi_intf.tx_axi_shim/tx_enable_reg_reg_rep__42_0[1]                                                                                               | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/txgen/TX_SM1/PREAMBLE_PIPE_reg_n_0_[2]                                                                                                     |                2 |              4 |
|  example_clocks/inst/saxi_aclk                                                              |                                                                                                                                                                                                                                                          | axi_lite_controller/s_axi_reset                                                                                                                                                                                                         |                1 |              5 |
|  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_tx_clk_0 |                                                                                                                                                                                                                                                          | example_resets/glbl_reset_gen/reset_out                                                                                                                                                                                                 |                1 |              5 |
|  example_clocks/inst/refclk                                                                 | mii_to_rmii/U0/RMII_FIXED.I_RX/Q[0]                                                                                                                                                                                                                      | mii_to_rmii/U0/RMII_FIXED.I_RX/RX_100_MBPS.I_SRL_FIFO/SR[0]                                                                                                                                                                             |                1 |              5 |
|  example_clocks/inst/saxi_aclk                                                              | example_resets/phy_resetn                                                                                                                                                                                                                                | vio/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/probe_out0[0]                                                                                                                                                                |                1 |              5 |
|  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_tx_clk_0 | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/txgen/TX_SM1/IFG_COUNT[7]_i_1_n_0                                                                                                                           |                                                                                                                                                                                                                                         |                2 |              5 |
|  example_clocks/inst/gtx_clk                                                                |                                                                                                                                                                                                                                                          | example_resets/glbl_reset_gen/reset_out                                                                                                                                                                                                 |                1 |              5 |
|  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_rx_clk_0 |                                                                                                                                                                                                                                                          | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/man_block.managen/conf/int_rx_rst_mgmt                                                                                                     |                1 |              5 |
|  example_clocks/inst/saxi_aclk                                                              |                                                                                                                                                                                                                                                          | example_resets/glbl_reset_gen/reset_out                                                                                                                                                                                                 |                1 |              5 |
|  example_clocks/inst/saxi_aclk                                                              |                                                                                                                                                                                                                                                          | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/axi4_lite_ipif/axi4_lite_ipif_top_wrapper/axi_lite_top/I_SLAVE_ATTACHMENT/bus2ip_reset                                                                                  |                1 |              5 |
|  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_tx_clk_0 |                                                                                                                                                                                                                                                          | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/sync_stats_reset/sync_rst1                                                                                                                 |                1 |              5 |
|  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_rx_clk_0 |                                                                                                                                                                                                                                                          | example_resets/glbl_reset_gen/reset_out                                                                                                                                                                                                 |                1 |              5 |
|  example_clocks/inst/saxi_aclk                                                              | axi_lite_controller/mdio_op[1]_i_1_n_0                                                                                                                                                                                                                   | axi_lite_controller/s_axi_reset                                                                                                                                                                                                         |                2 |              5 |
|  example_clocks/inst/gtx_clk                                                                | example_resets/dcm_sync/data_out                                                                                                                                                                                                                         | example_resets/reset_in00_out                                                                                                                                                                                                           |                1 |              5 |
|  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_tx_clk_0 |                                                                                                                                                                                                                                                          | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/man_block.managen/conf/int_tx_rst_mgmt                                                                                                     |                1 |              5 |
|  example_clocks/inst/gtx_clk                                                                | basic_pat_gen_inst/address_swap_inst/wr_slot1                                                                                                                                                                                                            | basic_pat_gen_inst/axi_pat_gen_inst/SR[0]                                                                                                                                                                                               |                2 |              6 |
|  example_clocks/inst/refclk                                                                 | mii_to_rmii/U0/RMII_FIXED.I_TX/tx_in_reg_en                                                                                                                                                                                                              | mii_to_rmii/U0/RMII_FIXED.I_RX/RX_100_MBPS.I_SRL_FIFO/SR[0]                                                                                                                                                                             |                3 |              6 |
|  example_clocks/inst/saxi_aclk                                                              | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/man_block.managen/mdio_enabled.phy/mdio_clk_fall                                                                                                            | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/man_block.managen/mdio_enabled.phy/state_count[5]_i_1_n_0                                                                                  |                2 |              6 |
|  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_rx_clk_0 | trimac_fifo_block/user_side_FIFO/rx_fifo_i/wr_rd_addr0                                                                                                                                                                                                   | trimac_fifo_block/rx_mac_reset_gen/reset_out                                                                                                                                                                                            |                1 |              6 |
|  example_clocks/inst/saxi_aclk                                                              |                                                                                                                                                                                                                                                          | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/man_block.managen/conf/SR[0]                                                                                                               |                1 |              6 |
|  example_clocks/inst/gtx_clk                                                                |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_iport0_o[0]                                                                                                                                               |                1 |              6 |
|  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_rx_clk_0 | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/flow/rx/data_count                                                                                                                                          | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/rxgen/SR[0]                                                                                                                                |                2 |              6 |
|  example_clocks/inst/gtx_clk                                                                | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/stats_block.statistics_counters/enb2                                                                                                                        | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/stats_block.statistics_counters/next_count_read                                                                                            |                2 |              6 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_sel                                                                                                                                                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_reset                                                                                                                                                             |                2 |              6 |
|  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_rx_clk_0 |                                                                                                                                                                                                                                                          | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/addr_filter_top/address_filter_inst/sync_update/SR[0]                                                                                      |                1 |              6 |
|  example_clocks/inst/saxi_aclk                                                              | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/ipic_mux_inst/bus2ip_cs_reg_reg[0]                                                                                                                          | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/int_mgmt_host_reset                                                                                                                        |                1 |              6 |
|  example_clocks/inst/gtx_clk                                                                | basic_pat_gen_inst/axi_pat_gen_inst/rx_axis_fifo_tvalid_reg                                                                                                                                                                                              | basic_pat_gen_inst/axi_pat_gen_inst/SR[0]                                                                                                                                                                                               |                1 |              6 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                     |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/SR[0]                                                                                                                                                                            |                1 |              6 |
|  example_clocks/inst/gtx_clk                                                                |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_reset_ctrl/halt_detection_inst/SS[0]                                                                                                                                                                   |                3 |              6 |
|  example_clocks/inst/gtx_clk                                                                | example_resets/sel                                                                                                                                                                                                                                       | example_resets/glbl_reset_gen/reset_out                                                                                                                                                                                                 |                2 |              6 |
|  example_clocks/inst/saxi_aclk                                                              |                                                                                                                                                                                                                                                          | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/axi4_lite_ipif/axi4_lite_ipif_top_wrapper/axi_lite_top/I_SLAVE_ATTACHMENT/clear                                                                                         |                2 |              7 |
|  example_clocks/inst/refclk                                                                 |                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                         |                2 |              7 |
|  example_clocks/inst/saxi_aclk                                                              | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/man_block.managen/conf/int_ma_miim_enable14_out                                                                                                             | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/int_mgmt_host_reset                                                                                                                        |                1 |              7 |
|  example_clocks/inst/saxi_aclk                                                              | axi_lite_controller/addr[11]_i_1_n_0                                                                                                                                                                                                                     | axi_lite_controller/s_axi_reset                                                                                                                                                                                                         |                2 |              7 |
|  example_clocks/inst/gtx_clk                                                                |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/SR[0]                                                                                                                                                                   |                3 |              7 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                     |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_STATIC_STATUS/clear                                                                                                                                             |                3 |              7 |
|  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_tx_clk_0 | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/vector_decode_inst/tx_stats_valid                                                                                                                                                        |                                                                                                                                                                                                                                         |                3 |              7 |
|  example_clocks/inst/gtx_clk                                                                | u_ila_0/inst/ila_core_inst/u_ila_regs/xsdb_rden_ff9                                                                                                                                                                                                      | u_ila_0/inst/ila_core_inst/u_ila_regs/count00                                                                                                                                                                                           |                3 |              7 |
|  example_clocks/inst/gtx_clk                                                                | u_ila_0/inst/ila_core_inst/u_ila_regs/xsdb_rden_ffa                                                                                                                                                                                                      | u_ila_0/inst/ila_core_inst/u_ila_regs/count10                                                                                                                                                                                           |                2 |              7 |
|  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_rx_clk_0 | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/flow/rx/pause_value[15]_i_1__0_n_0                                                                                                                          | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/rx_reset_out                                                                                                                               |                3 |              8 |
|  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_rx_clk_0 | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/flow/rx/pause_opcode_early[7]_i_1_n_0                                                                                                                       | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/rxgen/SR[0]                                                                                                                                |                1 |              8 |
|  example_clocks/inst/gtx_clk                                                                |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/timer_rst                                                                                                                                                    |                2 |              8 |
|  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_rx_clk_0 |                                                                                                                                                                                                                                                          | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/stats_block.statistics_counters/rx_undersized_counter/SYNC_STATS_RESET/sync_rst1                                                           |                2 |              8 |
|  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_rx_clk_0 |                                                                                                                                                                                                                                                          | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/stats_block.statistics_counters/rx_fragment_counter/SYNC_STATS_RESET/sync_rst1                                                             |                2 |              8 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                     |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_SYNC/iSYNC_WORD[6]_i_1_n_0                                                                                                                                                           |                2 |              8 |
|  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_rx_clk_0 |                                                                                                                                                                                                                                                          | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/stats_block.statistics_counters/rx_byte_counter/SYNC_STATS_RESET/sync_rst1                                                                 |                2 |              8 |
|  example_clocks/inst/gtx_clk                                                                | basic_pat_gen_inst/address_swap_inst/tx_axis_fifo_tdata[7]_i_1_n_0                                                                                                                                                                                       |                                                                                                                                                                                                                                         |                4 |              8 |
|  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_rx_clk_0 | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/flow/rx/pause_value[7]_i_1_n_0                                                                                                                              | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/rx_reset_out                                                                                                                               |                2 |              8 |
|  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_tx_clk_0 |                                                                                                                                                                                                                                                          | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/stats_block.statistics_counters/tx_byte_counter/SYNC_STATS_RESET/sync_rst1                                                                 |                2 |              8 |
|  example_clocks/inst/gtx_clk                                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/E[0]                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                  |                2 |              8 |
|  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_rx_clk_0 | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/rxgen/RX_SM/E[0]                                                                                                                                            | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/rxgen/RX_SM/rx_reset_reg_0                                                                                                                 |                1 |              8 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                     |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/counter[7]_i_1_n_0                                                                                                                                                      |                3 |              8 |
|  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_tx_clk_0 | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/no_avb_tx_axi_intf.tx_axi_shim/tx_data[7]_i_1_n_0                                                                                                           | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/tx_reset_out                                                                                                                               |                3 |              8 |
|  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_tx_clk_0 | trimac_fifo_block/user_side_FIFO/tx_fifo_i/tx_axis_mac_tdata_int[7]_i_1_n_0                                                                                                                                                                              |                                                                                                                                                                                                                                         |                5 |              8 |
|  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_rx_clk_0 | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/rx_axi_shim/rx_mac_tdata0                                                                                                                                   | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/rx_reset_out                                                                                                                               |                5 |              8 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                  |                2 |              8 |
|  example_clocks/inst/gtx_clk                                                                | trimac_fifo_block/user_side_FIFO/tx_fifo_i/gen_fd_count.wr_frames[8]_i_1_n_0                                                                                                                                                                             | trimac_fifo_block/user_side_FIFO/tx_fifo_i/tx_fifo_reset                                                                                                                                                                                |                3 |              9 |
|  example_clocks/inst/gtx_clk                                                                |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_2[15]_i_1_n_0                                                                                                                                                                      |                4 |              9 |
|  example_clocks/inst/gtx_clk                                                                | trimac_fifo_block/user_side_FIFO/rx_fifo_i/rd_frames[8]_i_1_n_0                                                                                                                                                                                          | trimac_fifo_block/user_side_FIFO/rx_fifo_i/rx_ramgen_i/SR[0]                                                                                                                                                                            |                3 |              9 |
|  example_clocks/inst/gtx_clk                                                                | u_ila_0/inst/ila_core_inst/u_ila_regs/sel                                                                                                                                                                                                                | u_ila_0/inst/ila_core_inst/u_ila_regs/clk_lost_cnt[8]_i_1_n_0                                                                                                                                                                           |                2 |              9 |
|  example_clocks/inst/gtx_clk                                                                | trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_accept_pipe_reg[1]__0                                                                                                                                                                                      |                                                                                                                                                                                                                                         |                2 |              9 |
|  example_clocks/inst/gtx_clk                                                                |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_0[14]_i_1_n_0                                                                                                                                                                      |                5 |             10 |
|  example_clocks/inst/gtx_clk                                                                | u_ila_0/inst/ila_core_inst/u_ila_reset_ctrl/reset_out_reg[0]_0[0]                                                                                                                                                                                        |                                                                                                                                                                                                                                         |                2 |             10 |
|  example_clocks/inst/gtx_clk                                                                | example_resets/dcm_sync/data_out                                                                                                                                                                                                                         | vio/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/probe_out0[0]                                                                                                                                                                |                2 |             10 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_CE                                                                                                                                                                                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n                                                                                                                                                                           |                2 |             10 |
|  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_rx_clk_0 | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/vector_decode_inst/rx_stats_valid__0                                                                                                                                                     |                                                                                                                                                                                                                                         |                6 |             10 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                     |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                  |                2 |             10 |
|  example_clocks/inst/gtx_clk                                                                | u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCE/E[0]                                                                                                                                                                  | u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/SR[0]                                                                                                                                              |                3 |             10 |
|  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_tx_clk_0 | trimac_fifo_block/user_side_FIFO/tx_fifo_i/tx_ramgen_i/rd_en                                                                                                                                                                                             |                                                                                                                                                                                                                                         |                3 |             10 |
|  example_clocks/inst/gtx_clk                                                                | u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WCE/E[0]                                                                                                                                                                  | u_ila_0/inst/ila_core_inst/u_ila_reset_ctrl/Q[0]                                                                                                                                                                                        |                3 |             10 |
|  example_clocks/inst/gtx_clk                                                                | u_ila_0/inst/ila_core_inst/xsdb_memory_read_inst/read_addr                                                                                                                                                                                               |                                                                                                                                                                                                                                         |                5 |             10 |
|  example_clocks/inst/gtx_clk                                                                | trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_accept_pipe_reg[0]__0                                                                                                                                                                                      |                                                                                                                                                                                                                                         |                3 |             10 |
|  example_clocks/inst/saxi_aclk                                                              |                                                                                                                                                                                                                                                          | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/axi4_lite_ipif/axi4_lite_ipif_top_wrapper/axi_lite_top/I_SLAVE_ATTACHMENT/rst                                                                                           |                4 |             11 |
|  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_rx_clk_0 | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/rxgen/RX_SM/rx_enable_int_reg_2[0]                                                                                                                          | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/rxgen/RX_SM/rx_reset_reg[0]                                                                                                                |                2 |             11 |
|  example_clocks/inst/gtx_clk                                                                |                                                                                                                                                                                                                                                          | basic_pat_gen_inst/axi_pat_gen_inst/SR[0]                                                                                                                                                                                               |                4 |             11 |
|  example_clocks/inst/gtx_clk                                                                | trimac_fifo_block/user_side_FIFO/rx_fifo_i/rd_addr[0]_i_1_n_0                                                                                                                                                                                            | trimac_fifo_block/user_side_FIFO/rx_fifo_i/rx_ramgen_i/SR[0]                                                                                                                                                                            |                3 |             12 |
|  example_clocks/inst/gtx_clk                                                                | trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_txfer_en                                                                                                                                                                                                   | trimac_fifo_block/user_side_FIFO/tx_fifo_i/tx_fifo_reset                                                                                                                                                                                |                3 |             12 |
|  example_clocks/inst/gtx_clk                                                                | trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_start_addr_load                                                                                                                                                                                            | trimac_fifo_block/user_side_FIFO/tx_fifo_i/tx_fifo_reset                                                                                                                                                                                |                4 |             12 |
|  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_tx_clk_0 | trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_txfer_en                                                                                                                                                                                                   | trimac_fifo_block/tx_mac_reset_gen/reset_out                                                                                                                                                                                            |                3 |             12 |
|  example_clocks/inst/gtx_clk                                                                | trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_addr[0]_i_1_n_0                                                                                                                                                                                            | trimac_fifo_block/user_side_FIFO/tx_fifo_i/tx_fifo_reset                                                                                                                                                                                |                3 |             12 |
|  example_clocks/inst/saxi_aclk                                                              | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/man_block.managen/conf/int_ma_mdio_regad[4]_i_1_n_0                                                                                                         | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/int_mgmt_host_reset                                                                                                                        |                5 |             12 |
|  example_clocks/inst/saxi_aclk                                                              | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/axi4_lite_ipif/axi4_lite_ipif_top_wrapper/axi_lite_top/I_SLAVE_ATTACHMENT/bus2ip_addr_i[10]_i_1_n_0                                                                                      | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/axi4_lite_ipif/axi4_lite_ipif_top_wrapper/axi_lite_top/I_SLAVE_ATTACHMENT/rst                                                                                           |                4 |             12 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[1]                                                  |                3 |             12 |
|  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_rx_clk_0 | trimac_fifo_block/user_side_FIFO/rx_fifo_i/wr_start_addr_load                                                                                                                                                                                            | trimac_fifo_block/rx_mac_reset_gen/reset_out                                                                                                                                                                                            |                2 |             12 |
|  example_clocks/inst/gtx_clk                                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[1]                                                  |                3 |             12 |
|  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_rx_clk_0 | trimac_fifo_block/user_side_FIFO/rx_fifo_i/wr_addr[0]_i_1__0_n_0                                                                                                                                                                                         | trimac_fifo_block/rx_mac_reset_gen/reset_out                                                                                                                                                                                            |                3 |             12 |
|  example_clocks/inst/saxi_aclk                                                              | axi_lite_controller/mdio_wr_data[19]_i_1_n_0                                                                                                                                                                                                             |                                                                                                                                                                                                                                         |                4 |             13 |
|  example_clocks/inst/saxi_aclk                                                              |                                                                                                                                                                                                                                                          | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/ipic_mux_inst/man_reset.int_mgmt_host_reset_reg[0]                                                                                         |                3 |             14 |
|  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_rx_clk_0 | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/rxgen/FRAME_DECODER/FRAME_COUNTER_0                                                                                                                         |                                                                                                                                                                                                                                         |                2 |             14 |
|  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_tx_clk_0 | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/txgen/TX_SM1/BYTE_COUNT[1][13]_i_1_n_0                                                                                                                      | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/tx_reset_out                                                                                                                               |                5 |             14 |
|  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_tx_clk_0 | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/txgen/TX_SM1/FRAME_COUNT                                                                                                                                    | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/txgen/TX_SM1/FRAME_COUNT[14]_i_1_n_0                                                                                                       |                5 |             14 |
|  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_rx_clk_0 |                                                                                                                                                                                                                                                          | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/sync_stats_reset/sync_rst1                                                                                                                 |                3 |             15 |
|  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_tx_clk_0 | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/txgen/TX_SM1/BYTE_COUNT[0]_1                                                                                                                                | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/tx_reset_out                                                                                                                               |                3 |             15 |
|  example_clocks/inst/gtx_clk                                                                |                                                                                                                                                                                                                                                          | vio/inst/DECODER_INST/xsdb_addr_8_p2                                                                                                                                                                                                    |                4 |             15 |
|  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_rx_clk_0 | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/rxgen/FRAME_DECODER/FRAME_COUNTER_0                                                                                                                         | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/rxgen/RX_SM/rx_reset_reg_0                                                                                                                 |                4 |             15 |
|  example_clocks/inst/gtx_clk                                                                | vio/inst/DECODER_INST/wr_probe_out_modified                                                                                                                                                                                                              | vio/inst/DECODER_INST/SR[0]                                                                                                                                                                                                             |                3 |             16 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/icn_cmd_en_reg[6][0]                                                                                                                                                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst                                                                                                                                                        |                3 |             16 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                        |                                                                                                                                                                                                                                         |                4 |             16 |
|  example_clocks/inst/gtx_clk                                                                | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_85/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__9_n_0                                                                                                                                                                  |                                                                                                                                                                                                                                         |                7 |             16 |
|  example_clocks/inst/gtx_clk                                                                | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/stats_block.statistics_counters/wepa                                                                                                                        |                                                                                                                                                                                                                                         |                4 |             16 |
|  example_clocks/inst/gtx_clk                                                                |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[1]                                                  |                3 |             16 |
|  example_clocks/inst/saxi_aclk                                                              | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/ipic_mux_inst/E[0]                                                                                                                                          | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/int_mgmt_host_reset                                                                                                                        |                3 |             16 |
|  example_clocks/inst/gtx_clk                                                                | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_83/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__10_n_0                                                                                                                                                                 |                                                                                                                                                                                                                                         |                5 |             16 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0][0] |                                                                                                                                                                                                                                         |                2 |             16 |
|  example_clocks/inst/gtx_clk                                                                |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_3[15]_i_1_n_0                                                                                                                                                                      |               10 |             16 |
|  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_tx_clk_0 | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/flow/tx_pause/sync_good_rx/E[0]                                                                                                                             | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/tx_reset_out                                                                                                                               |                4 |             16 |
|  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_rx_clk_0 | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/rxgen/FRAME_DECODER/GOOD_FRAME_INT_reg[0]                                                                                                                   | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/rx_reset_out                                                                                                                               |                5 |             16 |
|  example_clocks/inst/gtx_clk                                                                | trimac_fifo_block/user_side_FIFO/rx_fifo_i/rx_ramgen_i/E[0]                                                                                                                                                                                              |                                                                                                                                                                                                                                         |                5 |             16 |
|  example_clocks/inst/gtx_clk                                                                | vio/inst/U_XSDB_SLAVE/reg_test0                                                                                                                                                                                                                          |                                                                                                                                                                                                                                         |                4 |             16 |
|  example_clocks/inst/saxi_aclk                                                              | axi_lite_controller/axi_rd_data[31]_i_2_n_0                                                                                                                                                                                                              | axi_lite_controller/axi_rd_data[31]_i_1_n_0                                                                                                                                                                                             |                3 |             16 |
|  example_clocks/inst/gtx_clk                                                                | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_81/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__2_n_0                                                                                                                                                                  |                                                                                                                                                                                                                                         |                6 |             16 |
|  example_clocks/inst/gtx_clk                                                                | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_82/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__3_n_0                                                                                                                                                                  |                                                                                                                                                                                                                                         |                4 |             16 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                     |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[1]                                                  |                3 |             16 |
|  example_clocks/inst/gtx_clk                                                                | u_ila_0/inst/ila_core_inst/xsdb_memory_read_inst/E[0]                                                                                                                                                                                                    |                                                                                                                                                                                                                                         |                6 |             16 |
|  example_clocks/inst/saxi_aclk                                                              | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/addr_filter_top/address_filter_inst/ram_compare_wr[2]                                                                                                       |                                                                                                                                                                                                                                         |                4 |             16 |
|  example_clocks/inst/gtx_clk                                                                | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__11_n_0                                                                                                                                                         |                                                                                                                                                                                                                                         |                5 |             16 |
|  example_clocks/inst/saxi_aclk                                                              | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/addr_filter_top/address_filter_inst/ram_compare_wr[3]                                                                                                       |                                                                                                                                                                                                                                         |                4 |             16 |
|  example_clocks/inst/saxi_aclk                                                              | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/man_block.managen/conf/int_tx_frame_length[14]_i_1_n_0                                                                                                      | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/int_mgmt_host_reset                                                                                                                        |                5 |             16 |
|  example_clocks/inst/gtx_clk                                                                | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_7/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__5_n_0                                                                                                                                                                   |                                                                                                                                                                                                                                         |                8 |             16 |
|  example_clocks/inst/gtx_clk                                                                | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_80/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__1_n_0                                                                                                                                                                  |                                                                                                                                                                                                                                         |                5 |             16 |
|  example_clocks/inst/gtx_clk                                                                | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__6_n_0                                                                                                                                                                  |                                                                                                                                                                                                                                         |                7 |             16 |
|  example_clocks/inst/saxi_aclk                                                              | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/man_block.managen/conf/int_rx_frame_length[14]_i_1_n_0                                                                                                      | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/int_mgmt_host_reset                                                                                                                        |                5 |             16 |
|  example_clocks/inst/saxi_aclk                                                              | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/addr_filter_top/address_filter_inst/ram_field_wr[0]                                                                                                         |                                                                                                                                                                                                                                         |                4 |             16 |
|  example_clocks/inst/saxi_aclk                                                              | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/addr_filter_top/address_filter_inst/ram_field_wr[3]                                                                                                         |                                                                                                                                                                                                                                         |                4 |             16 |
|  example_clocks/inst/gtx_clk                                                                | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_16/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__13_n_0                                                                                                                                                                 |                                                                                                                                                                                                                                         |                4 |             16 |
|  example_clocks/inst/gtx_clk                                                                | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__8_n_0                                                                                                                                                                  |                                                                                                                                                                                                                                         |                8 |             16 |
|  example_clocks/inst/gtx_clk                                                                | u_ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_test0                                                                                                                                                                                             |                                                                                                                                                                                                                                         |                4 |             16 |
|  example_clocks/inst/gtx_clk                                                                | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_17/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__14_n_0                                                                                                                                                                 |                                                                                                                                                                                                                                         |                7 |             16 |
|  example_clocks/inst/saxi_aclk                                                              | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/addr_filter_top/address_filter_inst/ram_compare_wr[0]                                                                                                       |                                                                                                                                                                                                                                         |                4 |             16 |
|  example_clocks/inst/saxi_aclk                                                              | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/addr_filter_top/address_filter_inst/ram_compare_wr[1]                                                                                                       |                                                                                                                                                                                                                                         |                4 |             16 |
|  example_clocks/inst/saxi_aclk                                                              | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/addr_filter_top/address_filter_inst/ram_field_wr[1]                                                                                                         |                                                                                                                                                                                                                                         |                4 |             16 |
|  example_clocks/inst/saxi_aclk                                                              | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/addr_filter_top/address_filter_inst/ram_field_wr[2]                                                                                                         |                                                                                                                                                                                                                                         |                4 |             16 |
|  example_clocks/inst/gtx_clk                                                                | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_18/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__0_n_0                                                                                                                                                                  |                                                                                                                                                                                                                                         |                9 |             16 |
|  example_clocks/inst/gtx_clk                                                                | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_19/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__7_n_0                                                                                                                                                                  |                                                                                                                                                                                                                                         |                7 |             16 |
|  example_clocks/inst/saxi_aclk                                                              | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/man_block.managen/mdio_enabled.phy/gen_mdio.ma_miim_ready_d1_int_reg[0]                                                                                     | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/int_mgmt_host_reset                                                                                                                        |                3 |             16 |
|  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_tx_clk_0 | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/no_avb_tx_axi_intf.tx_axi_shim/tx_enable_reg_reg_rep__70_1[0]                                                                                               | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/tx_reset_out                                                                                                                               |                2 |             16 |
|  example_clocks/inst/saxi_aclk                                                              | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/addr_filter_top/address_filter_inst/ram_field_wr_uc                                                                                                         |                                                                                                                                                                                                                                         |                4 |             16 |
|  example_clocks/inst/gtx_clk                                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/E[0]                                                |                                                                                                                                                                                                                                         |                2 |             16 |
|  example_clocks/inst/gtx_clk                                                                | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_6/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                      |                                                                                                                                                                                                                                         |                5 |             16 |
|  example_clocks/inst/gtx_clk                                                                | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_84/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__4_n_0                                                                                                                                                                  |                                                                                                                                                                                                                                         |                3 |             16 |
|  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_rx_clk_0 | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/addr_filter_top/address_filter_inst/load_wr                                                                                                                 |                                                                                                                                                                                                                                         |                4 |             16 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/E[0]                                                                                                                                                                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst                                                                                                                                                        |                4 |             16 |
|  example_clocks/inst/gtx_clk                                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/inc_addr_r_reg_0                                                                                                                                                              | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                5 |             17 |
|  example_clocks/inst/gtx_clk                                                                |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_iport1_o[0]                                                                                                                                               |                7 |             17 |
|  example_clocks/inst/saxi_aclk                                                              | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/axi4_lite_ipif/axi4_lite_ipif_top_wrapper/axi_lite_top/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                  | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/axi4_lite_ipif/axi4_lite_ipif_top_wrapper/axi_lite_top/I_SLAVE_ATTACHMENT/rst                                                                                           |                3 |             17 |
|  example_clocks/inst/gtx_clk                                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/dec_wdc_r_reg_0                                                                                                                                                               | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                5 |             17 |
|  example_clocks/inst/gtx_clk                                                                |                                                                                                                                                                                                                                                          | trimac_fifo_block/user_side_FIFO/rx_fifo_i/rx_ramgen_i/SR[0]                                                                                                                                                                            |                7 |             17 |
|  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_rx_clk_0 |                                                                                                                                                                                                                                                          | trimac_fifo_block/rx_mac_reset_gen/reset_out                                                                                                                                                                                            |                5 |             17 |
|  example_clocks/inst/saxi_aclk                                                              |                                                                                                                                                                                                                                                          | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/ipic_mux_inst/SR[0]                                                                                                                        |                9 |             17 |
|  example_clocks/inst/saxi_aclk                                                              | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/stats_block.statistics_counters/ip2bus_rdack_reg_0[0]                                                                                                       | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/stats_block.statistics_counters/man_reset.int_mgmt_host_reset_reg[0]                                                                       |                6 |             17 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                     |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[0]                                                  |                4 |             18 |
|  example_clocks/inst/gtx_clk                                                                |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[0]                                                  |                4 |             18 |
|  example_clocks/inst/gtx_clk                                                                | basic_pat_gen_inst/address_swap_inst/ram_loop[0].RAM64X1D_inst_i_1__0_n_0                                                                                                                                                                                |                                                                                                                                                                                                                                         |                5 |             18 |
|  example_clocks/inst/gtx_clk                                                                | basic_pat_gen_inst/axi_pat_gen_inst/rx_axis_fifo_tvalid_reg                                                                                                                                                                                              |                                                                                                                                                                                                                                         |                5 |             18 |
|  example_clocks/inst/saxi_aclk                                                              | axi_lite_controller/mdio_wr_data[19]_i_1_n_0                                                                                                                                                                                                             | axi_lite_controller/mdio_wr_data[31]_i_1_n_0                                                                                                                                                                                            |                3 |             18 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/icn_cmd_en_temp                                                                                                                                                             | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                3 |             18 |
|  example_clocks/inst/gtx_clk                                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg[17]_i_1_n_0                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                3 |             18 |
|  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_tx_clk_0 | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/no_avb_tx_axi_intf.tx_axi_shim/tx_enable_reg_reg_rep__68_1[0]                                                                                               | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/tx_reset_out                                                                                                                               |                8 |             19 |
|  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_tx_clk_0 |                                                                                                                                                                                                                                                          | trimac_fifo_block/tx_mac_reset_gen/reset_out                                                                                                                                                                                            |                4 |             20 |
|  example_clocks/inst/gtx_clk                                                                | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/stats_block.statistics_counters/p_1_in                                                                                                                      | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/stats_block.statistics_counters/accum_upper                                                                                                |                5 |             20 |
|  example_clocks/inst/saxi_aclk                                                              | axi_lite_controller/FSM_onehot_axi_state[21]_i_2_n_0                                                                                                                                                                                                     | axi_lite_controller/s_axi_reset                                                                                                                                                                                                         |                4 |             21 |
|  example_clocks/inst/gtx_clk                                                                |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/G_1PIPE_IFACE.s_di_r_reg[15]                                                                                                                                                 |               19 |             21 |
|  example_clocks/inst/gtx_clk                                                                |                                                                                                                                                                                                                                                          | trimac_fifo_block/user_side_FIFO/tx_fifo_i/tx_fifo_reset                                                                                                                                                                                |               10 |             22 |
|  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_rx_clk_0 | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/rxgen/RX_SM/PREAMBLE_reg_0                                                                                                                                  | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/rx_reset_out                                                                                                                               |                8 |             22 |
|  example_clocks/inst/saxi_aclk                                                              | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/man_block.managen/conf/int_rx_ps_lt_disable_1                                                                                                               | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/int_mgmt_host_reset                                                                                                                        |                3 |             22 |
|  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_tx_clk_0 | trimac_fifo_block/user_side_FIFO/tx_fifo_i/tx_ramgen_i/rd_en                                                                                                                                                                                             | trimac_fifo_block/tx_mac_reset_gen/reset_out                                                                                                                                                                                            |                7 |             24 |
|  example_clocks/inst/gtx_clk                                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                |                                                                                                                                                                                                                                         |                3 |             24 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                |                                                                                                                                                                                                                                         |                3 |             24 |
|  example_clocks/inst/gtx_clk                                                                | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/E[0]                                                                                                                                                                                          |                                                                                                                                                                                                                                         |                9 |             25 |
|  example_clocks/inst/gtx_clk                                                                | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[17].mu_srl_reg/E[0]                                                                                                                                                                                         |                                                                                                                                                                                                                                         |                7 |             25 |
|  example_clocks/inst/gtx_clk                                                                | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[8].mu_srl_reg/E[0]                                                                                                                                                                                          |                                                                                                                                                                                                                                         |                9 |             25 |
|  example_clocks/inst/gtx_clk                                                                | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/E[0]                                                                                                                                                                                          |                                                                                                                                                                                                                                         |               10 |             25 |
|  example_clocks/inst/gtx_clk                                                                | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[11].mu_srl_reg/E[0]                                                                                                                                                                                         |                                                                                                                                                                                                                                         |                7 |             25 |
|  example_clocks/inst/gtx_clk                                                                | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[18].mu_srl_reg/E[0]                                                                                                                                                                                         |                                                                                                                                                                                                                                         |                7 |             25 |
|  example_clocks/inst/gtx_clk                                                                | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/E[0]                                                                                                                                                                                          |                                                                                                                                                                                                                                         |                8 |             25 |
|  example_clocks/inst/gtx_clk                                                                | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/E[0]                                                                                                                                                                                          |                                                                                                                                                                                                                                         |                6 |             25 |
|  example_clocks/inst/gtx_clk                                                                | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[4].mu_srl_reg/E[0]                                                                                                                                                                                          |                                                                                                                                                                                                                                         |               10 |             25 |
|  example_clocks/inst/gtx_clk                                                                | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[5].mu_srl_reg/E[0]                                                                                                                                                                                          |                                                                                                                                                                                                                                         |                7 |             25 |
|  example_clocks/inst/gtx_clk                                                                | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[6].mu_srl_reg/E[0]                                                                                                                                                                                          |                                                                                                                                                                                                                                         |               10 |             25 |
|  example_clocks/inst/gtx_clk                                                                | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[7].mu_srl_reg/E[0]                                                                                                                                                                                          |                                                                                                                                                                                                                                         |               10 |             25 |
|  example_clocks/inst/gtx_clk                                                                | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[9].mu_srl_reg/E[0]                                                                                                                                                                                          |                                                                                                                                                                                                                                         |               10 |             25 |
|  example_clocks/inst/gtx_clk                                                                | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[14].mu_srl_reg/E[0]                                                                                                                                                                                         |                                                                                                                                                                                                                                         |                8 |             25 |
|  example_clocks/inst/gtx_clk                                                                |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/use_probe_debug_circuit                                                                                                                                                                                      |               12 |             25 |
|  example_clocks/inst/gtx_clk                                                                | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[13].mu_srl_reg/E[0]                                                                                                                                                                                         |                                                                                                                                                                                                                                         |                7 |             25 |
|  example_clocks/inst/gtx_clk                                                                | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[12].mu_srl_reg/E[0]                                                                                                                                                                                         |                                                                                                                                                                                                                                         |                7 |             25 |
|  example_clocks/inst/gtx_clk                                                                | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[16].mu_srl_reg/E[0]                                                                                                                                                                                         |                                                                                                                                                                                                                                         |               11 |             25 |
|  example_clocks/inst/gtx_clk                                                                | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[10].mu_srl_reg/E[0]                                                                                                                                                                                         |                                                                                                                                                                                                                                         |                7 |             25 |
|  example_clocks/inst/gtx_clk                                                                | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[15].mu_srl_reg/E[0]                                                                                                                                                                                         |                                                                                                                                                                                                                                         |                7 |             25 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/icn_cmd_en_temp                                                                                                                                                             | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                4 |             28 |
|  example_clocks/inst/gtx_clk                                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg[27]_i_1_n_0                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                6 |             28 |
|  example_clocks/inst/gtx_clk                                                                | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/stats_block.statistics_counters/p_1_in                                                                                                                      | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/sync_stats_reset/SR[0]                                                                                                                     |               10 |             28 |
|  example_clocks/inst/saxi_aclk                                                              | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/man_block.managen/mdio_enabled.phy/mdio_data[29]_i_1_n_0                                                                                                    |                                                                                                                                                                                                                                         |                7 |             29 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[28]_i_1_n_0                                                                                                                                                                   | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[31]_i_1_n_0                                                                                                                                                  |                8 |             31 |
|  example_clocks/inst/saxi_aclk                                                              | axi_lite_controller/p_20_in                                                                                                                                                                                                                              | axi_lite_controller/s_axi_wdata[31]_i_1_n_0                                                                                                                                                                                             |                5 |             32 |
|  example_clocks/inst/saxi_aclk                                                              | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/addr_filter_top/address_filter_inst/cpu_data_shift[31]_i_1_n_0                                                                                              | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/int_mgmt_host_reset                                                                                                                        |                8 |             32 |
|  example_clocks/inst/saxi_aclk                                                              | axi_lite_controller/axi_wr_data[31]_i_1_n_0                                                                                                                                                                                                              | axi_lite_controller/s_axi_reset                                                                                                                                                                                                         |                8 |             32 |
|  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_rx_clk_0 | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/rxgen/FCS_CHECK/CALC[31]_i_2_n_0                                                                                                                            | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/rxgen/RX_SM/SR[0]                                                                                                                          |                8 |             32 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid[31]_i_1_n_0                                                                                                                                                                      | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_reset                                                                                                                                                             |                9 |             32 |
|  example_clocks/inst/saxi_aclk                                                              | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/man_block.managen/conf/int_rx_pause_ad[31]_i_1_n_0                                                                                                          | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/int_mgmt_host_reset                                                                                                                        |                7 |             32 |
|  example_clocks/inst/saxi_aclk                                                              |                                                                                                                                                                                                                                                          | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/addr_filter_top/address_filter_inst/ip2bus_data[31]_i_1__3_n_0                                                                             |                5 |             32 |
|  example_clocks/inst/gtx_clk                                                                | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/stats_block.statistics_counters/enb2                                                                                                                        | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/stats_block.statistics_counters/accum_lower[31]                                                                                            |                8 |             32 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                     |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg[31]_i_1_n_0                                                                                                                                                    |               13 |             32 |
|  example_clocks/inst/gtx_clk                                                                |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |               13 |             33 |
|  example_clocks/inst/gtx_clk                                                                | u_ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/s_den_o                                                                                                                                                                                               |                                                                                                                                                                                                                                         |               12 |             34 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.id_state[1]_i_1_n_0                                                                                                                                                                                   | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_reset                                                                                                                                                             |               11 |             34 |
|  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_rx_clk_0 | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rx_enable                                                                                                                                                                                | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/rxgen/rx_reset_reg_0                                                                                                                       |                6 |             38 |
|  example_clocks/inst/gtx_clk                                                                | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/E[0]                                                                                                                                                                                          |                                                                                                                                                                                                                                         |               10 |             41 |
|  example_clocks/inst/gtx_clk                                                                | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/stats_block.statistics_counters/enb                                                                                                                         | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/stats_block.statistics_counters/ipic_rd_clear                                                                                              |               15 |             49 |
|  example_clocks/inst/gtx_clk                                                                | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/stats_block.statistics_counters/p_1_in                                                                                                                      |                                                                                                                                                                                                                                         |               24 |             52 |
|  example_clocks/inst/refclk                                                                 |                                                                                                                                                                                                                                                          | mii_to_rmii/U0/RMII_FIXED.I_RX/RX_100_MBPS.I_SRL_FIFO/SR[0]                                                                                                                                                                             |               12 |             57 |
|  example_clocks/inst/gtx_clk                                                                |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_reset_ctrl/Q[0]                                                                                                                                                                                        |               26 |             64 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                     |                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                         |               28 |             65 |
|  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_rx_clk_0 |                                                                                                                                                                                                                                                          | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/rx_reset_out                                                                                                                               |               29 |             90 |
|  example_clocks/inst/gtx_clk                                                                | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/stats_block.statistics_counters/WE                                                                                                                          |                                                                                                                                                                                                                                         |               24 |             93 |
|  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_rx_clk_0 | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rx_enable                                                                                                                                                                                |                                                                                                                                                                                                                                         |               25 |            100 |
|  example_clocks/inst/gtx_clk                                                                | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_srl_fff/E[0]                                                                                                                                                                                                   |                                                                                                                                                                                                                                         |               27 |            103 |
|  example_clocks/inst/saxi_aclk                                                              |                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                         |               41 |            106 |
|  example_clocks/inst/gtx_clk                                                                |                                                                                                                                                                                                                                                          | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/sync_stats_reset/sync_rst1                                                                                                                 |               34 |            123 |
|  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_rx_clk_0 | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rx_enable                                                                                                                                                                                | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/rx_reset_out                                                                                                                               |               46 |            124 |
|  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_tx_clk_0 |                                                                                                                                                                                                                                                          | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/tx_reset_out                                                                                                                               |               43 |            139 |
|  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_rx_clk_0 |                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                         |               37 |            147 |
|  example_clocks/inst/saxi_aclk                                                              |                                                                                                                                                                                                                                                          | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_2_core/int_mgmt_host_reset                                                                                                                        |               38 |            155 |
|  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_tx_clk_0 |                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                         |               53 |            176 |
|  example_clocks/inst/gtx_clk                                                                |                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                         |              450 |           1774 |
+---------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+


