--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 3
-n 3 -fastpaths -xml BCD_COUNTER_4.twx BCD_COUNTER_4.ncd -o BCD_COUNTER_4.twr
BCD_COUNTER_4.pcf -ucf BCD_COUNTER.ucf

Design file:              BCD_COUNTER_4.ncd
Physical constraint file: BCD_COUNTER_4.pcf
Device,package,speed:     xc6slx9,csg324,C,-3 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: NET "clk_BUFGP/IBUFG" PERIOD = 10 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 351 paths analyzed, 85 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   1.998ns.
--------------------------------------------------------------------------------

Paths for end point divider_25 (SLICE_X22Y42.CIN), 24 paths
--------------------------------------------------------------------------------
Slack (setup path):     8.002ns (requirement - (data path - clock path skew + uncertainty))
  Source:               divider_0 (FF)
  Destination:          divider_25 (FF)
  Requirement:          10.000ns
  Data Path Delay:      1.946ns (Levels of Logic = 7)
  Clock Path Skew:      -0.017ns (0.241 - 0.258)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: divider_0 to divider_25
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y36.AQ      Tcko                  0.408   divider<3>
                                                       divider_0
    SLICE_X22Y36.A5      net (fanout=1)        0.337   divider<0>
    SLICE_X22Y36.COUT    Topcya                0.395   divider<3>
                                                       Mcount_divider_lut<0>_INV_0
                                                       Mcount_divider_cy<3>
    SLICE_X22Y37.CIN     net (fanout=1)        0.003   Mcount_divider_cy<3>
    SLICE_X22Y37.COUT    Tbyp                  0.076   divider<7>
                                                       Mcount_divider_cy<7>
    SLICE_X22Y38.CIN     net (fanout=1)        0.003   Mcount_divider_cy<7>
    SLICE_X22Y38.COUT    Tbyp                  0.076   divider<11>
                                                       Mcount_divider_cy<11>
    SLICE_X22Y39.CIN     net (fanout=1)        0.003   Mcount_divider_cy<11>
    SLICE_X22Y39.COUT    Tbyp                  0.076   divider<15>
                                                       Mcount_divider_cy<15>
    SLICE_X22Y40.CIN     net (fanout=1)        0.082   Mcount_divider_cy<15>
    SLICE_X22Y40.COUT    Tbyp                  0.076   divider<19>
                                                       Mcount_divider_cy<19>
    SLICE_X22Y41.CIN     net (fanout=1)        0.003   Mcount_divider_cy<19>
    SLICE_X22Y41.COUT    Tbyp                  0.076   divider<23>
                                                       Mcount_divider_cy<23>
    SLICE_X22Y42.CIN     net (fanout=1)        0.003   Mcount_divider_cy<23>
    SLICE_X22Y42.CLK     Tcinck                0.329   divider<25>
                                                       Mcount_divider_xor<25>
                                                       divider_25
    -------------------------------------------------  ---------------------------
    Total                                      1.946ns (1.512ns logic, 0.434ns route)
                                                       (77.7% logic, 22.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     8.084ns (requirement - (data path - clock path skew + uncertainty))
  Source:               divider_4 (FF)
  Destination:          divider_25 (FF)
  Requirement:          10.000ns
  Data Path Delay:      1.867ns (Levels of Logic = 6)
  Clock Path Skew:      -0.014ns (0.241 - 0.255)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: divider_4 to divider_25
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y37.AQ      Tcko                  0.408   divider<7>
                                                       divider_4
    SLICE_X22Y37.A5      net (fanout=1)        0.337   divider<4>
    SLICE_X22Y37.COUT    Topcya                0.395   divider<7>
                                                       divider<4>_rt
                                                       Mcount_divider_cy<7>
    SLICE_X22Y38.CIN     net (fanout=1)        0.003   Mcount_divider_cy<7>
    SLICE_X22Y38.COUT    Tbyp                  0.076   divider<11>
                                                       Mcount_divider_cy<11>
    SLICE_X22Y39.CIN     net (fanout=1)        0.003   Mcount_divider_cy<11>
    SLICE_X22Y39.COUT    Tbyp                  0.076   divider<15>
                                                       Mcount_divider_cy<15>
    SLICE_X22Y40.CIN     net (fanout=1)        0.082   Mcount_divider_cy<15>
    SLICE_X22Y40.COUT    Tbyp                  0.076   divider<19>
                                                       Mcount_divider_cy<19>
    SLICE_X22Y41.CIN     net (fanout=1)        0.003   Mcount_divider_cy<19>
    SLICE_X22Y41.COUT    Tbyp                  0.076   divider<23>
                                                       Mcount_divider_cy<23>
    SLICE_X22Y42.CIN     net (fanout=1)        0.003   Mcount_divider_cy<23>
    SLICE_X22Y42.CLK     Tcinck                0.329   divider<25>
                                                       Mcount_divider_xor<25>
                                                       divider_25
    -------------------------------------------------  ---------------------------
    Total                                      1.867ns (1.436ns logic, 0.431ns route)
                                                       (76.9% logic, 23.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     8.102ns (requirement - (data path - clock path skew + uncertainty))
  Source:               divider_3 (FF)
  Destination:          divider_25 (FF)
  Requirement:          10.000ns
  Data Path Delay:      1.846ns (Levels of Logic = 7)
  Clock Path Skew:      -0.017ns (0.241 - 0.258)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: divider_3 to divider_25
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y36.DQ      Tcko                  0.408   divider<3>
                                                       divider_3
    SLICE_X22Y36.D5      net (fanout=1)        0.372   divider<3>
    SLICE_X22Y36.COUT    Topcyd                0.260   divider<3>
                                                       divider<3>_rt
                                                       Mcount_divider_cy<3>
    SLICE_X22Y37.CIN     net (fanout=1)        0.003   Mcount_divider_cy<3>
    SLICE_X22Y37.COUT    Tbyp                  0.076   divider<7>
                                                       Mcount_divider_cy<7>
    SLICE_X22Y38.CIN     net (fanout=1)        0.003   Mcount_divider_cy<7>
    SLICE_X22Y38.COUT    Tbyp                  0.076   divider<11>
                                                       Mcount_divider_cy<11>
    SLICE_X22Y39.CIN     net (fanout=1)        0.003   Mcount_divider_cy<11>
    SLICE_X22Y39.COUT    Tbyp                  0.076   divider<15>
                                                       Mcount_divider_cy<15>
    SLICE_X22Y40.CIN     net (fanout=1)        0.082   Mcount_divider_cy<15>
    SLICE_X22Y40.COUT    Tbyp                  0.076   divider<19>
                                                       Mcount_divider_cy<19>
    SLICE_X22Y41.CIN     net (fanout=1)        0.003   Mcount_divider_cy<19>
    SLICE_X22Y41.COUT    Tbyp                  0.076   divider<23>
                                                       Mcount_divider_cy<23>
    SLICE_X22Y42.CIN     net (fanout=1)        0.003   Mcount_divider_cy<23>
    SLICE_X22Y42.CLK     Tcinck                0.329   divider<25>
                                                       Mcount_divider_xor<25>
                                                       divider_25
    -------------------------------------------------  ---------------------------
    Total                                      1.846ns (1.377ns logic, 0.469ns route)
                                                       (74.6% logic, 25.4% route)

--------------------------------------------------------------------------------

Paths for end point divider_22 (SLICE_X22Y41.CIN), 20 paths
--------------------------------------------------------------------------------
Slack (setup path):     8.067ns (requirement - (data path - clock path skew + uncertainty))
  Source:               divider_0 (FF)
  Destination:          divider_22 (FF)
  Requirement:          10.000ns
  Data Path Delay:      1.879ns (Levels of Logic = 6)
  Clock Path Skew:      -0.019ns (0.239 - 0.258)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: divider_0 to divider_22
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y36.AQ      Tcko                  0.408   divider<3>
                                                       divider_0
    SLICE_X22Y36.A5      net (fanout=1)        0.337   divider<0>
    SLICE_X22Y36.COUT    Topcya                0.395   divider<3>
                                                       Mcount_divider_lut<0>_INV_0
                                                       Mcount_divider_cy<3>
    SLICE_X22Y37.CIN     net (fanout=1)        0.003   Mcount_divider_cy<3>
    SLICE_X22Y37.COUT    Tbyp                  0.076   divider<7>
                                                       Mcount_divider_cy<7>
    SLICE_X22Y38.CIN     net (fanout=1)        0.003   Mcount_divider_cy<7>
    SLICE_X22Y38.COUT    Tbyp                  0.076   divider<11>
                                                       Mcount_divider_cy<11>
    SLICE_X22Y39.CIN     net (fanout=1)        0.003   Mcount_divider_cy<11>
    SLICE_X22Y39.COUT    Tbyp                  0.076   divider<15>
                                                       Mcount_divider_cy<15>
    SLICE_X22Y40.CIN     net (fanout=1)        0.082   Mcount_divider_cy<15>
    SLICE_X22Y40.COUT    Tbyp                  0.076   divider<19>
                                                       Mcount_divider_cy<19>
    SLICE_X22Y41.CIN     net (fanout=1)        0.003   Mcount_divider_cy<19>
    SLICE_X22Y41.CLK     Tcinck                0.341   divider<23>
                                                       Mcount_divider_cy<23>
                                                       divider_22
    -------------------------------------------------  ---------------------------
    Total                                      1.879ns (1.448ns logic, 0.431ns route)
                                                       (77.1% logic, 22.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     8.149ns (requirement - (data path - clock path skew + uncertainty))
  Source:               divider_4 (FF)
  Destination:          divider_22 (FF)
  Requirement:          10.000ns
  Data Path Delay:      1.800ns (Levels of Logic = 5)
  Clock Path Skew:      -0.016ns (0.239 - 0.255)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: divider_4 to divider_22
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y37.AQ      Tcko                  0.408   divider<7>
                                                       divider_4
    SLICE_X22Y37.A5      net (fanout=1)        0.337   divider<4>
    SLICE_X22Y37.COUT    Topcya                0.395   divider<7>
                                                       divider<4>_rt
                                                       Mcount_divider_cy<7>
    SLICE_X22Y38.CIN     net (fanout=1)        0.003   Mcount_divider_cy<7>
    SLICE_X22Y38.COUT    Tbyp                  0.076   divider<11>
                                                       Mcount_divider_cy<11>
    SLICE_X22Y39.CIN     net (fanout=1)        0.003   Mcount_divider_cy<11>
    SLICE_X22Y39.COUT    Tbyp                  0.076   divider<15>
                                                       Mcount_divider_cy<15>
    SLICE_X22Y40.CIN     net (fanout=1)        0.082   Mcount_divider_cy<15>
    SLICE_X22Y40.COUT    Tbyp                  0.076   divider<19>
                                                       Mcount_divider_cy<19>
    SLICE_X22Y41.CIN     net (fanout=1)        0.003   Mcount_divider_cy<19>
    SLICE_X22Y41.CLK     Tcinck                0.341   divider<23>
                                                       Mcount_divider_cy<23>
                                                       divider_22
    -------------------------------------------------  ---------------------------
    Total                                      1.800ns (1.372ns logic, 0.428ns route)
                                                       (76.2% logic, 23.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     8.167ns (requirement - (data path - clock path skew + uncertainty))
  Source:               divider_3 (FF)
  Destination:          divider_22 (FF)
  Requirement:          10.000ns
  Data Path Delay:      1.779ns (Levels of Logic = 6)
  Clock Path Skew:      -0.019ns (0.239 - 0.258)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: divider_3 to divider_22
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y36.DQ      Tcko                  0.408   divider<3>
                                                       divider_3
    SLICE_X22Y36.D5      net (fanout=1)        0.372   divider<3>
    SLICE_X22Y36.COUT    Topcyd                0.260   divider<3>
                                                       divider<3>_rt
                                                       Mcount_divider_cy<3>
    SLICE_X22Y37.CIN     net (fanout=1)        0.003   Mcount_divider_cy<3>
    SLICE_X22Y37.COUT    Tbyp                  0.076   divider<7>
                                                       Mcount_divider_cy<7>
    SLICE_X22Y38.CIN     net (fanout=1)        0.003   Mcount_divider_cy<7>
    SLICE_X22Y38.COUT    Tbyp                  0.076   divider<11>
                                                       Mcount_divider_cy<11>
    SLICE_X22Y39.CIN     net (fanout=1)        0.003   Mcount_divider_cy<11>
    SLICE_X22Y39.COUT    Tbyp                  0.076   divider<15>
                                                       Mcount_divider_cy<15>
    SLICE_X22Y40.CIN     net (fanout=1)        0.082   Mcount_divider_cy<15>
    SLICE_X22Y40.COUT    Tbyp                  0.076   divider<19>
                                                       Mcount_divider_cy<19>
    SLICE_X22Y41.CIN     net (fanout=1)        0.003   Mcount_divider_cy<19>
    SLICE_X22Y41.CLK     Tcinck                0.341   divider<23>
                                                       Mcount_divider_cy<23>
                                                       divider_22
    -------------------------------------------------  ---------------------------
    Total                                      1.779ns (1.313ns logic, 0.466ns route)
                                                       (73.8% logic, 26.2% route)

--------------------------------------------------------------------------------

Paths for end point divider_23 (SLICE_X22Y41.CIN), 20 paths
--------------------------------------------------------------------------------
Slack (setup path):     8.067ns (requirement - (data path - clock path skew + uncertainty))
  Source:               divider_0 (FF)
  Destination:          divider_23 (FF)
  Requirement:          10.000ns
  Data Path Delay:      1.879ns (Levels of Logic = 6)
  Clock Path Skew:      -0.019ns (0.239 - 0.258)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: divider_0 to divider_23
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y36.AQ      Tcko                  0.408   divider<3>
                                                       divider_0
    SLICE_X22Y36.A5      net (fanout=1)        0.337   divider<0>
    SLICE_X22Y36.COUT    Topcya                0.395   divider<3>
                                                       Mcount_divider_lut<0>_INV_0
                                                       Mcount_divider_cy<3>
    SLICE_X22Y37.CIN     net (fanout=1)        0.003   Mcount_divider_cy<3>
    SLICE_X22Y37.COUT    Tbyp                  0.076   divider<7>
                                                       Mcount_divider_cy<7>
    SLICE_X22Y38.CIN     net (fanout=1)        0.003   Mcount_divider_cy<7>
    SLICE_X22Y38.COUT    Tbyp                  0.076   divider<11>
                                                       Mcount_divider_cy<11>
    SLICE_X22Y39.CIN     net (fanout=1)        0.003   Mcount_divider_cy<11>
    SLICE_X22Y39.COUT    Tbyp                  0.076   divider<15>
                                                       Mcount_divider_cy<15>
    SLICE_X22Y40.CIN     net (fanout=1)        0.082   Mcount_divider_cy<15>
    SLICE_X22Y40.COUT    Tbyp                  0.076   divider<19>
                                                       Mcount_divider_cy<19>
    SLICE_X22Y41.CIN     net (fanout=1)        0.003   Mcount_divider_cy<19>
    SLICE_X22Y41.CLK     Tcinck                0.341   divider<23>
                                                       Mcount_divider_cy<23>
                                                       divider_23
    -------------------------------------------------  ---------------------------
    Total                                      1.879ns (1.448ns logic, 0.431ns route)
                                                       (77.1% logic, 22.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     8.149ns (requirement - (data path - clock path skew + uncertainty))
  Source:               divider_4 (FF)
  Destination:          divider_23 (FF)
  Requirement:          10.000ns
  Data Path Delay:      1.800ns (Levels of Logic = 5)
  Clock Path Skew:      -0.016ns (0.239 - 0.255)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: divider_4 to divider_23
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y37.AQ      Tcko                  0.408   divider<7>
                                                       divider_4
    SLICE_X22Y37.A5      net (fanout=1)        0.337   divider<4>
    SLICE_X22Y37.COUT    Topcya                0.395   divider<7>
                                                       divider<4>_rt
                                                       Mcount_divider_cy<7>
    SLICE_X22Y38.CIN     net (fanout=1)        0.003   Mcount_divider_cy<7>
    SLICE_X22Y38.COUT    Tbyp                  0.076   divider<11>
                                                       Mcount_divider_cy<11>
    SLICE_X22Y39.CIN     net (fanout=1)        0.003   Mcount_divider_cy<11>
    SLICE_X22Y39.COUT    Tbyp                  0.076   divider<15>
                                                       Mcount_divider_cy<15>
    SLICE_X22Y40.CIN     net (fanout=1)        0.082   Mcount_divider_cy<15>
    SLICE_X22Y40.COUT    Tbyp                  0.076   divider<19>
                                                       Mcount_divider_cy<19>
    SLICE_X22Y41.CIN     net (fanout=1)        0.003   Mcount_divider_cy<19>
    SLICE_X22Y41.CLK     Tcinck                0.341   divider<23>
                                                       Mcount_divider_cy<23>
                                                       divider_23
    -------------------------------------------------  ---------------------------
    Total                                      1.800ns (1.372ns logic, 0.428ns route)
                                                       (76.2% logic, 23.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     8.167ns (requirement - (data path - clock path skew + uncertainty))
  Source:               divider_3 (FF)
  Destination:          divider_23 (FF)
  Requirement:          10.000ns
  Data Path Delay:      1.779ns (Levels of Logic = 6)
  Clock Path Skew:      -0.019ns (0.239 - 0.258)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: divider_3 to divider_23
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y36.DQ      Tcko                  0.408   divider<3>
                                                       divider_3
    SLICE_X22Y36.D5      net (fanout=1)        0.372   divider<3>
    SLICE_X22Y36.COUT    Topcyd                0.260   divider<3>
                                                       divider<3>_rt
                                                       Mcount_divider_cy<3>
    SLICE_X22Y37.CIN     net (fanout=1)        0.003   Mcount_divider_cy<3>
    SLICE_X22Y37.COUT    Tbyp                  0.076   divider<7>
                                                       Mcount_divider_cy<7>
    SLICE_X22Y38.CIN     net (fanout=1)        0.003   Mcount_divider_cy<7>
    SLICE_X22Y38.COUT    Tbyp                  0.076   divider<11>
                                                       Mcount_divider_cy<11>
    SLICE_X22Y39.CIN     net (fanout=1)        0.003   Mcount_divider_cy<11>
    SLICE_X22Y39.COUT    Tbyp                  0.076   divider<15>
                                                       Mcount_divider_cy<15>
    SLICE_X22Y40.CIN     net (fanout=1)        0.082   Mcount_divider_cy<15>
    SLICE_X22Y40.COUT    Tbyp                  0.076   divider<19>
                                                       Mcount_divider_cy<19>
    SLICE_X22Y41.CIN     net (fanout=1)        0.003   Mcount_divider_cy<19>
    SLICE_X22Y41.CLK     Tcinck                0.341   divider<23>
                                                       Mcount_divider_cy<23>
                                                       divider_23
    -------------------------------------------------  ---------------------------
    Total                                      1.779ns (1.313ns logic, 0.466ns route)
                                                       (73.8% logic, 26.2% route)

--------------------------------------------------------------------------------

Hold Paths: NET "clk_BUFGP/IBUFG" PERIOD = 10 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point divider_1 (SLICE_X22Y36.B5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.504ns (requirement - (clock path skew + uncertainty - data path))
  Source:               divider_1 (FF)
  Destination:          divider_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.504ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 10.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: divider_1 to divider_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y36.BQ      Tcko                  0.200   divider<3>
                                                       divider_1
    SLICE_X22Y36.B5      net (fanout=1)        0.070   divider<1>
    SLICE_X22Y36.CLK     Tah         (-Th)    -0.234   divider<3>
                                                       divider<1>_rt
                                                       Mcount_divider_cy<3>
                                                       divider_1
    -------------------------------------------------  ---------------------------
    Total                                      0.504ns (0.434ns logic, 0.070ns route)
                                                       (86.1% logic, 13.9% route)

--------------------------------------------------------------------------------

Paths for end point divider_5 (SLICE_X22Y37.B5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.504ns (requirement - (clock path skew + uncertainty - data path))
  Source:               divider_5 (FF)
  Destination:          divider_5 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.504ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 10.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: divider_5 to divider_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y37.BQ      Tcko                  0.200   divider<7>
                                                       divider_5
    SLICE_X22Y37.B5      net (fanout=1)        0.070   divider<5>
    SLICE_X22Y37.CLK     Tah         (-Th)    -0.234   divider<7>
                                                       divider<5>_rt
                                                       Mcount_divider_cy<7>
                                                       divider_5
    -------------------------------------------------  ---------------------------
    Total                                      0.504ns (0.434ns logic, 0.070ns route)
                                                       (86.1% logic, 13.9% route)

--------------------------------------------------------------------------------

Paths for end point divider_9 (SLICE_X22Y38.B5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.504ns (requirement - (clock path skew + uncertainty - data path))
  Source:               divider_9 (FF)
  Destination:          divider_9 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.504ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 10.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: divider_9 to divider_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y38.BQ      Tcko                  0.200   divider<11>
                                                       divider_9
    SLICE_X22Y38.B5      net (fanout=1)        0.070   divider<9>
    SLICE_X22Y38.CLK     Tah         (-Th)    -0.234   divider<11>
                                                       divider<9>_rt
                                                       Mcount_divider_cy<11>
                                                       divider_9
    -------------------------------------------------  ---------------------------
    Total                                      0.504ns (0.434ns logic, 0.070ns route)
                                                       (86.1% logic, 13.9% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: NET "clk_BUFGP/IBUFG" PERIOD = 10 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 8.270ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.730ns (578.035MHz) (Tbcper_I)
  Physical resource: clk_BUFGP/BUFG/I0
  Logical resource: clk_BUFGP/BUFG/I0
  Location pin: BUFGMUX_X3Y13.I0
  Clock network: clk_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 9.570ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: divider<3>/CLK
  Logical resource: divider_0/CK
  Location pin: SLICE_X22Y36.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 9.570ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: divider<3>/CLK
  Logical resource: divider_1/CK
  Location pin: SLICE_X22Y36.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    1.998|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 351 paths, 0 nets, and 40 connections

Design statistics:
   Minimum period:   1.998ns{1}   (Maximum frequency: 500.500MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Thu Jan 05 10:35:30 2023 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 4550 MB



