// Seed: 1902724098
module module_0;
  timeprecision 1ps;
  assign module_2.id_4 = 0;
  assign module_1.id_1 = 0;
endmodule
module module_1 (
    output uwire id_0,
    output uwire id_1
);
  assign id_1 = 1;
  module_0 modCall_1 ();
endmodule
module module_2 (
    input  logic id_0,
    output logic id_1,
    input  wand  id_2,
    input  tri1  id_3,
    input  tri1  id_4,
    output logic id_5,
    input  wor   id_6,
    output wor   id_7
);
  initial begin : LABEL_0
    id_1 = id_0;
    id_5 <= id_0;
  end
  module_0 modCall_1 ();
endmodule
module module_3 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  input wire id_8;
  output wire id_7;
  output wire id_6;
  output wire id_5;
  input wire id_4;
  inout wire id_3;
  output wire id_2;
  input wire id_1;
  wire id_9;
  module_0 modCall_1 ();
endmodule
