

================================================================
== Vitis HLS Report for 'sparse_compute'
================================================================
* Date:           Thu Jan 30 18:49:29 2025

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        model_test_prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcvu13p-flga2577-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  4.187 ns|     0.62 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        6|        6|  30.000 ns|  30.000 ns|    6|    6|       no|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 7
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.30>
ST_1 : Operation 8 [1/1] (1.42ns)   --->   "%p_read = read i12 @_ssdm_op_Read.ap_auto.i12, i12 %p_read29" [firmware/model_test.cpp:105]   --->   Operation 8 'read' 'p_read' <Predicate = true> <Delay = 1.42> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 9 [1/1] (1.42ns)   --->   "%p_read_1 = read i12 @_ssdm_op_Read.ap_auto.i12, i12 %p_read28" [firmware/model_test.cpp:105]   --->   Operation 9 'read' 'p_read_1' <Predicate = true> <Delay = 1.42> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 10 [1/1] (1.42ns)   --->   "%p_read_2 = read i12 @_ssdm_op_Read.ap_auto.i12, i12 %p_read27" [firmware/model_test.cpp:105]   --->   Operation 10 'read' 'p_read_2' <Predicate = true> <Delay = 1.42> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 11 [1/1] (1.42ns)   --->   "%p_read_3 = read i12 @_ssdm_op_Read.ap_auto.i12, i12 %p_read26" [firmware/model_test.cpp:105]   --->   Operation 11 'read' 'p_read_3' <Predicate = true> <Delay = 1.42> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 12 [1/1] (1.42ns)   --->   "%p_read_4 = read i12 @_ssdm_op_Read.ap_auto.i12, i12 %p_read25" [firmware/model_test.cpp:105]   --->   Operation 12 'read' 'p_read_4' <Predicate = true> <Delay = 1.42> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 13 [1/1] (1.42ns)   --->   "%p_read_5 = read i12 @_ssdm_op_Read.ap_auto.i12, i12 %p_read24" [firmware/model_test.cpp:105]   --->   Operation 13 'read' 'p_read_5' <Predicate = true> <Delay = 1.42> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 14 [1/1] (1.42ns)   --->   "%p_read_6 = read i12 @_ssdm_op_Read.ap_auto.i12, i12 %p_read23" [firmware/model_test.cpp:105]   --->   Operation 14 'read' 'p_read_6' <Predicate = true> <Delay = 1.42> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 15 [1/1] (1.42ns)   --->   "%p_read_7 = read i12 @_ssdm_op_Read.ap_auto.i12, i12 %p_read22" [firmware/model_test.cpp:105]   --->   Operation 15 'read' 'p_read_7' <Predicate = true> <Delay = 1.42> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 16 [1/1] (1.42ns)   --->   "%p_read_8 = read i12 @_ssdm_op_Read.ap_auto.i12, i12 %p_read21" [firmware/model_test.cpp:105]   --->   Operation 16 'read' 'p_read_8' <Predicate = true> <Delay = 1.42> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 17 [1/1] (1.42ns)   --->   "%p_read_9 = read i12 @_ssdm_op_Read.ap_auto.i12, i12 %p_read20" [firmware/model_test.cpp:105]   --->   Operation 17 'read' 'p_read_9' <Predicate = true> <Delay = 1.42> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 18 [1/1] (1.42ns)   --->   "%p_read_10 = read i4 @_ssdm_op_Read.ap_auto.i4, i4 %p_read19" [firmware/model_test.cpp:105]   --->   Operation 18 'read' 'p_read_10' <Predicate = true> <Delay = 1.42> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 19 [1/1] (1.42ns)   --->   "%p_read_11 = read i2 @_ssdm_op_Read.ap_auto.i2, i2 %p_read18" [firmware/model_test.cpp:105]   --->   Operation 19 'read' 'p_read_11' <Predicate = true> <Delay = 1.42> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 20 [1/1] (1.42ns)   --->   "%p_read_12 = read i4 @_ssdm_op_Read.ap_auto.i4, i4 %p_read17" [firmware/model_test.cpp:105]   --->   Operation 20 'read' 'p_read_12' <Predicate = true> <Delay = 1.42> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 21 [1/1] (1.42ns)   --->   "%p_read_13 = read i4 @_ssdm_op_Read.ap_auto.i4, i4 %p_read15" [firmware/model_test.cpp:105]   --->   Operation 21 'read' 'p_read_13' <Predicate = true> <Delay = 1.42> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 22 [1/1] (1.42ns)   --->   "%p_read_14 = read i4 @_ssdm_op_Read.ap_auto.i4, i4 %p_read13" [firmware/model_test.cpp:105]   --->   Operation 22 'read' 'p_read_14' <Predicate = true> <Delay = 1.42> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 23 [1/1] (1.42ns)   --->   "%p_read_15 = read i2 @_ssdm_op_Read.ap_auto.i2, i2 %p_read11" [firmware/model_test.cpp:105]   --->   Operation 23 'read' 'p_read_15' <Predicate = true> <Delay = 1.42> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 24 [1/1] (1.42ns)   --->   "%p_read96 = read i3 @_ssdm_op_Read.ap_auto.i3, i3 %p_read9" [firmware/model_test.cpp:105]   --->   Operation 24 'read' 'p_read96' <Predicate = true> <Delay = 1.42> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 25 [1/1] (1.42ns)   --->   "%p_read75 = read i3 @_ssdm_op_Read.ap_auto.i3, i3 %p_read7" [firmware/model_test.cpp:105]   --->   Operation 25 'read' 'p_read75' <Predicate = true> <Delay = 1.42> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 26 [1/1] (1.42ns)   --->   "%p_read54 = read i3 @_ssdm_op_Read.ap_auto.i3, i3 %p_read5" [firmware/model_test.cpp:105]   --->   Operation 26 'read' 'p_read54' <Predicate = true> <Delay = 1.42> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 27 [1/1] (1.42ns)   --->   "%p_read33 = read i2 @_ssdm_op_Read.ap_auto.i2, i2 %p_read3" [firmware/model_test.cpp:105]   --->   Operation 27 'read' 'p_read33' <Predicate = true> <Delay = 1.42> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 28 [1/1] (1.42ns)   --->   "%p_read12 = read i2 @_ssdm_op_Read.ap_auto.i2, i2 %p_read1" [firmware/model_test.cpp:105]   --->   Operation 28 'read' 'p_read12' <Predicate = true> <Delay = 1.42> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 29 [1/1] (0.74ns)   --->   "%icmp_ln105 = icmp_ne  i12 %p_read_9, i12 0" [firmware/model_test.cpp:105]   --->   Operation 29 'icmp' 'icmp_ln105' <Predicate = true> <Delay = 0.74> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%zext_ln115 = zext i2 %p_read12" [firmware/model_test.cpp:115]   --->   Operation 30 'zext' 'zext_ln115' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%zext_ln115_1 = zext i2 %p_read12" [firmware/model_test.cpp:115]   --->   Operation 31 'zext' 'zext_ln115_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%zext_ln106 = zext i2 %p_read33" [firmware/model_test.cpp:106]   --->   Operation 32 'zext' 'zext_ln106' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%zext_ln106_1 = zext i3 %p_read54" [firmware/model_test.cpp:106]   --->   Operation 33 'zext' 'zext_ln106_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%zext_ln106_2 = zext i3 %p_read75" [firmware/model_test.cpp:106]   --->   Operation 34 'zext' 'zext_ln106_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%zext_ln106_3 = zext i3 %p_read96" [firmware/model_test.cpp:106]   --->   Operation 35 'zext' 'zext_ln106_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%sext_ln106_1 = sext i2 %p_read_15" [firmware/model_test.cpp:106]   --->   Operation 36 'sext' 'sext_ln106_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%zext_ln106_4 = zext i3 %sext_ln106_1" [firmware/model_test.cpp:106]   --->   Operation 37 'zext' 'zext_ln106_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.38ns)   --->   "%br_ln105 = br i1 %icmp_ln105, void %for.inc.93233, void %_ZNK13ap_fixed_baseILi12ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEmlILi8ELi1ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE4multERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit978" [firmware/model_test.cpp:105]   --->   Operation 38 'br' 'br_ln105' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%sext_ln106 = sext i12 %p_read_9" [firmware/model_test.cpp:106]   --->   Operation 39 'sext' 'sext_ln106' <Predicate = (icmp_ln105)> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (1.87ns)   --->   "%mul_ln106 = mul i19 %sext_ln106, i19 90" [firmware/model_test.cpp:106]   --->   Operation 40 'mul' 'mul_ln106' <Predicate = (icmp_ln105)> <Delay = 1.87> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%tmp_1 = partselect i18 @_ssdm_op_PartSelect.i18.i19.i32.i32, i19 %mul_ln106, i32 1, i32 18" [firmware/model_test.cpp:106]   --->   Operation 41 'partselect' 'tmp_1' <Predicate = (icmp_ln105)> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%add_ln = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i18.i1, i18 %tmp_1, i1 0" [firmware/model_test.cpp:106]   --->   Operation 42 'bitconcatenate' 'add_ln' <Predicate = (icmp_ln105)> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.38ns)   --->   "%br_ln113 = br void %for.inc.93233" [firmware/model_test.cpp:113]   --->   Operation 43 'br' 'br_ln113' <Predicate = (icmp_ln105)> <Delay = 0.38>

State 2 <SV = 1> <Delay = 2.53>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%feat_out_0_loc_78 = phi i19 0, void %entry, i19 %add_ln, void %_ZNK13ap_fixed_baseILi12ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEmlILi8ELi1ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE4multERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit978" [firmware/model_test.cpp:106]   --->   Operation 44 'phi' 'feat_out_0_loc_78' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%feat_out_0_flag_88 = phi i1 0, void %entry, i1 1, void %_ZNK13ap_fixed_baseILi12ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEmlILi8ELi1ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE4multERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit978"   --->   Operation 45 'phi' 'feat_out_0_flag_88' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%sext_ln113 = sext i19 %feat_out_0_loc_78" [firmware/model_test.cpp:113]   --->   Operation 46 'sext' 'sext_ln113' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (0.74ns)   --->   "%icmp_ln113 = icmp_eq  i12 %p_read_8, i12 0" [firmware/model_test.cpp:113]   --->   Operation 47 'icmp' 'icmp_ln113' <Predicate = true> <Delay = 0.74> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 48 [1/1] (0.12ns)   --->   "%xor_ln113 = xor i1 %icmp_ln105, i1 1" [firmware/model_test.cpp:113]   --->   Operation 48 'xor' 'xor_ln113' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 49 [1/1] (0.12ns)   --->   "%or_ln113 = or i1 %icmp_ln113, i1 %xor_ln113" [firmware/model_test.cpp:113]   --->   Operation 49 'or' 'or_ln113' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 50 [1/1] (0.41ns)   --->   "%br_ln113 = br i1 %or_ln113, void %if.then17.1, void %for.inc.1" [firmware/model_test.cpp:113]   --->   Operation 50 'br' 'br_ln113' <Predicate = true> <Delay = 0.41>
ST_2 : Operation 51 [1/1] (0.43ns)   --->   "%sub_ln115 = sub i3 %zext_ln115_1, i3 %zext_ln106" [firmware/model_test.cpp:115]   --->   Operation 51 'sub' 'sub_ln115' <Predicate = (!or_ln113)> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 52 [1/1] (0.57ns)   --->   "%icmp_ln117 = icmp_eq  i3 %sub_ln115, i3 1" [firmware/model_test.cpp:117]   --->   Operation 52 'icmp' 'icmp_ln117' <Predicate = (!or_ln113)> <Delay = 0.57> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 53 [1/1] (0.00ns)   --->   "%br_ln117 = br i1 %icmp_ln117, void %if.else.1, void %_ZNK13ap_fixed_baseILi12ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEmlILi8ELi1ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE4multERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit784.1" [firmware/model_test.cpp:117]   --->   Operation 53 'br' 'br_ln117' <Predicate = (!or_ln113)> <Delay = 0.00>
ST_2 : Operation 54 [1/1] (0.57ns)   --->   "%icmp_ln120 = icmp_eq  i3 %sub_ln115, i3 7" [firmware/model_test.cpp:120]   --->   Operation 54 'icmp' 'icmp_ln120' <Predicate = (!or_ln113 & !icmp_ln117)> <Delay = 0.57> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 55 [1/1] (0.41ns)   --->   "%br_ln120 = br i1 %icmp_ln120, void %for.inc.1, void %_ZNK13ap_fixed_baseILi12ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEmlILi8ELi1ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE4multERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit675.1" [firmware/model_test.cpp:120]   --->   Operation 55 'br' 'br_ln120' <Predicate = (!or_ln113 & !icmp_ln117)> <Delay = 0.41>
ST_2 : Operation 56 [1/1] (0.00ns)   --->   "%sext_ln121 = sext i12 %p_read_8" [firmware/model_test.cpp:121]   --->   Operation 56 'sext' 'sext_ln121' <Predicate = (!or_ln113 & !icmp_ln117 & icmp_ln120)> <Delay = 0.00>
ST_2 : Operation 57 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i12.i2, i12 %p_read_8, i2 0" [firmware/model_test.cpp:121]   --->   Operation 57 'bitconcatenate' 'shl_ln' <Predicate = (!or_ln113 & !icmp_ln117 & icmp_ln120)> <Delay = 0.00>
ST_2 : Operation 58 [1/1] (0.00ns)   --->   "%sext_ln121_1 = sext i14 %shl_ln" [firmware/model_test.cpp:121]   --->   Operation 58 'sext' 'sext_ln121_1' <Predicate = (!or_ln113 & !icmp_ln117 & icmp_ln120)> <Delay = 0.00>
ST_2 : Operation 59 [1/1] (0.76ns)   --->   "%sub_ln121 = sub i15 %sext_ln121_1, i15 %sext_ln121" [firmware/model_test.cpp:121]   --->   Operation 59 'sub' 'sub_ln121' <Predicate = (!or_ln113 & !icmp_ln117 & icmp_ln120)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 60 [1/1] (0.00ns)   --->   "%sext_ln121_2 = sext i15 %sub_ln121" [firmware/model_test.cpp:121]   --->   Operation 60 'sext' 'sext_ln121_2' <Predicate = (!or_ln113 & !icmp_ln117 & icmp_ln120)> <Delay = 0.00>
ST_2 : Operation 61 [1/1] (0.80ns)   --->   "%add_ln121 = add i19 %feat_out_0_loc_78, i19 %sext_ln121_2" [firmware/model_test.cpp:121]   --->   Operation 61 'add' 'add_ln121' <Predicate = (!or_ln113 & !icmp_ln117 & icmp_ln120)> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 62 [1/1] (0.00ns)   --->   "%sext_ln122 = sext i19 %add_ln121" [firmware/model_test.cpp:122]   --->   Operation 62 'sext' 'sext_ln122' <Predicate = (!or_ln113 & !icmp_ln117 & icmp_ln120)> <Delay = 0.00>
ST_2 : Operation 63 [1/1] (0.41ns)   --->   "%br_ln122 = br void %for.inc.1" [firmware/model_test.cpp:122]   --->   Operation 63 'br' 'br_ln122' <Predicate = (!or_ln113 & !icmp_ln117 & icmp_ln120)> <Delay = 0.41>
ST_2 : Operation 64 [1/1] (0.00ns)   --->   "%sext_ln118 = sext i12 %p_read_8" [firmware/model_test.cpp:118]   --->   Operation 64 'sext' 'sext_ln118' <Predicate = (!or_ln113 & icmp_ln117)> <Delay = 0.00>
ST_2 : Operation 65 [1/1] (0.49ns) (grouped into DSP with root node add_ln118)   --->   "%mul_ln118 = mul i19 %sext_ln118, i19 39" [firmware/model_test.cpp:118]   --->   Operation 65 'mul' 'mul_ln118' <Predicate = (!or_ln113 & icmp_ln117)> <Delay = 0.49> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 66 [1/1] (0.00ns) (grouped into DSP with root node add_ln118)   --->   "%sext_ln118_1 = sext i19 %mul_ln118" [firmware/model_test.cpp:118]   --->   Operation 66 'sext' 'sext_ln118_1' <Predicate = (!or_ln113 & icmp_ln117)> <Delay = 0.00>
ST_2 : Operation 67 [1/1] (2.03ns) (root node of the DSP)   --->   "%add_ln118 = add i20 %sext_ln113, i20 %sext_ln118_1" [firmware/model_test.cpp:118]   --->   Operation 67 'add' 'add_ln118' <Predicate = (!or_ln113 & icmp_ln117)> <Delay = 2.03> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 68 [1/1] (0.41ns)   --->   "%br_ln119 = br void %for.inc.1" [firmware/model_test.cpp:119]   --->   Operation 68 'br' 'br_ln119' <Predicate = (!or_ln113 & icmp_ln117)> <Delay = 0.41>

State 3 <SV = 2> <Delay = 2.53>
ST_3 : Operation 69 [1/1] (0.00ns)   --->   "%feat_out_0_loc_8 = phi i20 %sext_ln113, void %for.inc.93233, i20 %add_ln118, void %_ZNK13ap_fixed_baseILi12ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEmlILi8ELi1ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE4multERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit784.1, i20 %sext_ln122, void %_ZNK13ap_fixed_baseILi12ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEmlILi8ELi1ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE4multERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit675.1, i20 %sext_ln113, void %if.else.1" [firmware/model_test.cpp:113]   --->   Operation 69 'phi' 'feat_out_0_loc_8' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 70 [1/1] (0.00ns)   --->   "%feat_out_0_flag_8 = phi i1 %feat_out_0_flag_88, void %for.inc.93233, i1 1, void %_ZNK13ap_fixed_baseILi12ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEmlILi8ELi1ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE4multERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit784.1, i1 1, void %_ZNK13ap_fixed_baseILi12ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEmlILi8ELi1ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE4multERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit675.1, i1 %feat_out_0_flag_88, void %if.else.1"   --->   Operation 70 'phi' 'feat_out_0_flag_8' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 71 [1/1] (0.74ns)   --->   "%icmp_ln113_1 = icmp_eq  i12 %p_read_7, i12 0" [firmware/model_test.cpp:113]   --->   Operation 71 'icmp' 'icmp_ln113_1' <Predicate = true> <Delay = 0.74> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 72 [1/1] (0.12ns)   --->   "%or_ln113_1 = or i1 %icmp_ln113_1, i1 %xor_ln113" [firmware/model_test.cpp:113]   --->   Operation 72 'or' 'or_ln113_1' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 73 [1/1] (0.41ns)   --->   "%br_ln113 = br i1 %or_ln113_1, void %if.then17.2, void %for.inc.2" [firmware/model_test.cpp:113]   --->   Operation 73 'br' 'br_ln113' <Predicate = true> <Delay = 0.41>
ST_3 : Operation 74 [1/1] (0.57ns)   --->   "%sub_ln115_1 = sub i4 %zext_ln115, i4 %zext_ln106_1" [firmware/model_test.cpp:115]   --->   Operation 74 'sub' 'sub_ln115_1' <Predicate = (!or_ln113_1)> <Delay = 0.57> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 75 [1/1] (0.70ns)   --->   "%icmp_ln117_1 = icmp_eq  i4 %sub_ln115_1, i4 1" [firmware/model_test.cpp:117]   --->   Operation 75 'icmp' 'icmp_ln117_1' <Predicate = (!or_ln113_1)> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 76 [1/1] (0.00ns)   --->   "%br_ln117 = br i1 %icmp_ln117_1, void %if.else.2, void %_ZNK13ap_fixed_baseILi12ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEmlILi8ELi1ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE4multERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit784.2" [firmware/model_test.cpp:117]   --->   Operation 76 'br' 'br_ln117' <Predicate = (!or_ln113_1)> <Delay = 0.00>
ST_3 : Operation 77 [1/1] (0.70ns)   --->   "%icmp_ln120_1 = icmp_eq  i4 %sub_ln115_1, i4 15" [firmware/model_test.cpp:120]   --->   Operation 77 'icmp' 'icmp_ln120_1' <Predicate = (!or_ln113_1 & !icmp_ln117_1)> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 78 [1/1] (0.41ns)   --->   "%br_ln120 = br i1 %icmp_ln120_1, void %for.inc.2, void %_ZNK13ap_fixed_baseILi12ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEmlILi8ELi1ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE4multERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit675.2" [firmware/model_test.cpp:120]   --->   Operation 78 'br' 'br_ln120' <Predicate = (!or_ln113_1 & !icmp_ln117_1)> <Delay = 0.41>
ST_3 : Operation 79 [1/1] (0.00ns)   --->   "%sext_ln121_3 = sext i12 %p_read_7" [firmware/model_test.cpp:121]   --->   Operation 79 'sext' 'sext_ln121_3' <Predicate = (!or_ln113_1 & !icmp_ln117_1 & icmp_ln120_1)> <Delay = 0.00>
ST_3 : Operation 80 [1/1] (0.00ns)   --->   "%shl_ln121_1 = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i12.i2, i12 %p_read_7, i2 0" [firmware/model_test.cpp:121]   --->   Operation 80 'bitconcatenate' 'shl_ln121_1' <Predicate = (!or_ln113_1 & !icmp_ln117_1 & icmp_ln120_1)> <Delay = 0.00>
ST_3 : Operation 81 [1/1] (0.00ns)   --->   "%sext_ln121_4 = sext i14 %shl_ln121_1" [firmware/model_test.cpp:121]   --->   Operation 81 'sext' 'sext_ln121_4' <Predicate = (!or_ln113_1 & !icmp_ln117_1 & icmp_ln120_1)> <Delay = 0.00>
ST_3 : Operation 82 [1/1] (0.76ns)   --->   "%sub_ln121_1 = sub i15 %sext_ln121_4, i15 %sext_ln121_3" [firmware/model_test.cpp:121]   --->   Operation 82 'sub' 'sub_ln121_1' <Predicate = (!or_ln113_1 & !icmp_ln117_1 & icmp_ln120_1)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 83 [1/1] (0.00ns)   --->   "%sext_ln121_5 = sext i15 %sub_ln121_1" [firmware/model_test.cpp:121]   --->   Operation 83 'sext' 'sext_ln121_5' <Predicate = (!or_ln113_1 & !icmp_ln117_1 & icmp_ln120_1)> <Delay = 0.00>
ST_3 : Operation 84 [1/1] (0.80ns)   --->   "%add_ln121_1 = add i20 %feat_out_0_loc_8, i20 %sext_ln121_5" [firmware/model_test.cpp:121]   --->   Operation 84 'add' 'add_ln121_1' <Predicate = (!or_ln113_1 & !icmp_ln117_1 & icmp_ln120_1)> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 85 [1/1] (0.41ns)   --->   "%br_ln122 = br void %for.inc.2" [firmware/model_test.cpp:122]   --->   Operation 85 'br' 'br_ln122' <Predicate = (!or_ln113_1 & !icmp_ln117_1 & icmp_ln120_1)> <Delay = 0.41>
ST_3 : Operation 86 [1/1] (0.00ns)   --->   "%sext_ln118_2 = sext i12 %p_read_7" [firmware/model_test.cpp:118]   --->   Operation 86 'sext' 'sext_ln118_2' <Predicate = (!or_ln113_1 & icmp_ln117_1)> <Delay = 0.00>
ST_3 : Operation 87 [1/1] (0.49ns) (grouped into DSP with root node add_ln118_1)   --->   "%mul_ln118_1 = mul i19 %sext_ln118_2, i19 39" [firmware/model_test.cpp:118]   --->   Operation 87 'mul' 'mul_ln118_1' <Predicate = (!or_ln113_1 & icmp_ln117_1)> <Delay = 0.49> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 88 [1/1] (0.00ns) (grouped into DSP with root node add_ln118_1)   --->   "%sext_ln118_3 = sext i19 %mul_ln118_1" [firmware/model_test.cpp:118]   --->   Operation 88 'sext' 'sext_ln118_3' <Predicate = (!or_ln113_1 & icmp_ln117_1)> <Delay = 0.00>
ST_3 : Operation 89 [1/1] (2.03ns) (root node of the DSP)   --->   "%add_ln118_1 = add i20 %feat_out_0_loc_8, i20 %sext_ln118_3" [firmware/model_test.cpp:118]   --->   Operation 89 'add' 'add_ln118_1' <Predicate = (!or_ln113_1 & icmp_ln117_1)> <Delay = 2.03> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 90 [1/1] (0.41ns)   --->   "%br_ln119 = br void %for.inc.2" [firmware/model_test.cpp:119]   --->   Operation 90 'br' 'br_ln119' <Predicate = (!or_ln113_1 & icmp_ln117_1)> <Delay = 0.41>

State 4 <SV = 3> <Delay = 2.53>
ST_4 : Operation 91 [1/1] (0.00ns)   --->   "%feat_out_0_loc_17 = phi i20 %feat_out_0_loc_8, void %for.inc.1, i20 %add_ln118_1, void %_ZNK13ap_fixed_baseILi12ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEmlILi8ELi1ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE4multERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit784.2, i20 %add_ln121_1, void %_ZNK13ap_fixed_baseILi12ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEmlILi8ELi1ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE4multERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit675.2, i20 %feat_out_0_loc_8, void %if.else.2" [firmware/model_test.cpp:113]   --->   Operation 91 'phi' 'feat_out_0_loc_17' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 92 [1/1] (0.00ns)   --->   "%feat_out_0_flag_17 = phi i1 %feat_out_0_flag_8, void %for.inc.1, i1 1, void %_ZNK13ap_fixed_baseILi12ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEmlILi8ELi1ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE4multERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit784.2, i1 1, void %_ZNK13ap_fixed_baseILi12ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEmlILi8ELi1ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE4multERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit675.2, i1 %feat_out_0_flag_8, void %if.else.2"   --->   Operation 92 'phi' 'feat_out_0_flag_17' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 93 [1/1] (0.74ns)   --->   "%icmp_ln113_2 = icmp_eq  i12 %p_read_6, i12 0" [firmware/model_test.cpp:113]   --->   Operation 93 'icmp' 'icmp_ln113_2' <Predicate = true> <Delay = 0.74> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 94 [1/1] (0.41ns)   --->   "%br_ln105 = br i1 %icmp_ln113_2, void %_ZNK13ap_fixed_baseILi12ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEmlILi8ELi1ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE4multERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit978.3, void %for.inc.3.1" [firmware/model_test.cpp:105]   --->   Operation 94 'br' 'br_ln105' <Predicate = true> <Delay = 0.41>
ST_4 : Operation 95 [1/1] (0.00ns)   --->   "%sext_ln106_2 = sext i12 %p_read_6" [firmware/model_test.cpp:106]   --->   Operation 95 'sext' 'sext_ln106_2' <Predicate = (!icmp_ln113_2)> <Delay = 0.00>
ST_4 : Operation 96 [1/1] (0.00ns)   --->   "%sext_ln106_3 = sext i12 %p_read_6" [firmware/model_test.cpp:106]   --->   Operation 96 'sext' 'sext_ln106_3' <Predicate = (!icmp_ln113_2)> <Delay = 0.00>
ST_4 : Operation 97 [1/1] (0.74ns)   --->   "%icmp_ln113_3 = icmp_eq  i12 %p_read_9, i12 0" [firmware/model_test.cpp:113]   --->   Operation 97 'icmp' 'icmp_ln113_3' <Predicate = (!icmp_ln113_2)> <Delay = 0.74> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 98 [1/1] (0.41ns)   --->   "%br_ln113 = br i1 %icmp_ln113_3, void %if.then17.3, void %for.inc.3.1" [firmware/model_test.cpp:113]   --->   Operation 98 'br' 'br_ln113' <Predicate = (!icmp_ln113_2)> <Delay = 0.41>
ST_4 : Operation 99 [1/1] (0.57ns)   --->   "%sub_ln115_2 = sub i4 %zext_ln115, i4 %zext_ln106_2" [firmware/model_test.cpp:115]   --->   Operation 99 'sub' 'sub_ln115_2' <Predicate = (!icmp_ln113_2 & !icmp_ln113_3)> <Delay = 0.57> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 100 [1/1] (0.70ns)   --->   "%icmp_ln117_2 = icmp_eq  i4 %sub_ln115_2, i4 1" [firmware/model_test.cpp:117]   --->   Operation 100 'icmp' 'icmp_ln117_2' <Predicate = (!icmp_ln113_2 & !icmp_ln113_3)> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 101 [1/1] (0.00ns)   --->   "%br_ln117 = br i1 %icmp_ln117_2, void %if.else.3, void %_ZNK13ap_fixed_baseILi12ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEmlILi8ELi1ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE4multERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit784.3" [firmware/model_test.cpp:117]   --->   Operation 101 'br' 'br_ln117' <Predicate = (!icmp_ln113_2 & !icmp_ln113_3)> <Delay = 0.00>
ST_4 : Operation 102 [1/1] (0.70ns)   --->   "%icmp_ln120_2 = icmp_eq  i4 %sub_ln115_2, i4 15" [firmware/model_test.cpp:120]   --->   Operation 102 'icmp' 'icmp_ln120_2' <Predicate = (!icmp_ln113_2 & !icmp_ln113_3 & !icmp_ln117_2)> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 103 [1/1] (0.41ns)   --->   "%br_ln120 = br i1 %icmp_ln120_2, void %for.inc.3.1, void %_ZNK13ap_fixed_baseILi12ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEmlILi8ELi1ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE4multERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit675.3" [firmware/model_test.cpp:120]   --->   Operation 103 'br' 'br_ln120' <Predicate = (!icmp_ln113_2 & !icmp_ln113_3 & !icmp_ln117_2)> <Delay = 0.41>
ST_4 : Operation 104 [1/1] (0.00ns)   --->   "%shl_ln121_2 = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i12.i2, i12 %p_read_6, i2 0" [firmware/model_test.cpp:121]   --->   Operation 104 'bitconcatenate' 'shl_ln121_2' <Predicate = (!icmp_ln113_2 & !icmp_ln113_3 & !icmp_ln117_2 & icmp_ln120_2)> <Delay = 0.00>
ST_4 : Operation 105 [1/1] (0.00ns)   --->   "%sext_ln121_6 = sext i14 %shl_ln121_2" [firmware/model_test.cpp:121]   --->   Operation 105 'sext' 'sext_ln121_6' <Predicate = (!icmp_ln113_2 & !icmp_ln113_3 & !icmp_ln117_2 & icmp_ln120_2)> <Delay = 0.00>
ST_4 : Operation 106 [1/1] (0.76ns)   --->   "%sub_ln121_2 = sub i15 %sext_ln121_6, i15 %sext_ln106_2" [firmware/model_test.cpp:121]   --->   Operation 106 'sub' 'sub_ln121_2' <Predicate = (!icmp_ln113_2 & !icmp_ln113_3 & !icmp_ln117_2 & icmp_ln120_2)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 107 [1/1] (0.00ns)   --->   "%sext_ln121_7 = sext i15 %sub_ln121_2" [firmware/model_test.cpp:121]   --->   Operation 107 'sext' 'sext_ln121_7' <Predicate = (!icmp_ln113_2 & !icmp_ln113_3 & !icmp_ln117_2 & icmp_ln120_2)> <Delay = 0.00>
ST_4 : Operation 108 [1/1] (0.80ns)   --->   "%add_ln121_2 = add i20 %feat_out_0_loc_17, i20 %sext_ln121_7" [firmware/model_test.cpp:121]   --->   Operation 108 'add' 'add_ln121_2' <Predicate = (!icmp_ln113_2 & !icmp_ln113_3 & !icmp_ln117_2 & icmp_ln120_2)> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 109 [1/1] (0.41ns)   --->   "%br_ln122 = br void %for.inc.3.1" [firmware/model_test.cpp:122]   --->   Operation 109 'br' 'br_ln122' <Predicate = (!icmp_ln113_2 & !icmp_ln113_3 & !icmp_ln117_2 & icmp_ln120_2)> <Delay = 0.41>
ST_4 : Operation 110 [1/1] (0.49ns) (grouped into DSP with root node add_ln118_2)   --->   "%mul_ln118_2 = mul i19 %sext_ln106_3, i19 39" [firmware/model_test.cpp:118]   --->   Operation 110 'mul' 'mul_ln118_2' <Predicate = (!icmp_ln113_2 & !icmp_ln113_3 & icmp_ln117_2)> <Delay = 0.49> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 111 [1/1] (0.00ns) (grouped into DSP with root node add_ln118_2)   --->   "%sext_ln118_4 = sext i19 %mul_ln118_2" [firmware/model_test.cpp:118]   --->   Operation 111 'sext' 'sext_ln118_4' <Predicate = (!icmp_ln113_2 & !icmp_ln113_3 & icmp_ln117_2)> <Delay = 0.00>
ST_4 : Operation 112 [1/1] (2.03ns) (root node of the DSP)   --->   "%add_ln118_2 = add i20 %feat_out_0_loc_17, i20 %sext_ln118_4" [firmware/model_test.cpp:118]   --->   Operation 112 'add' 'add_ln118_2' <Predicate = (!icmp_ln113_2 & !icmp_ln113_3 & icmp_ln117_2)> <Delay = 2.03> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 113 [1/1] (0.41ns)   --->   "%br_ln119 = br void %for.inc.3.1" [firmware/model_test.cpp:119]   --->   Operation 113 'br' 'br_ln119' <Predicate = (!icmp_ln113_2 & !icmp_ln113_3 & icmp_ln117_2)> <Delay = 0.41>

State 5 <SV = 4> <Delay = 2.53>
ST_5 : Operation 114 [1/1] (0.00ns)   --->   "%feat_out_0_loc_77 = phi i20 %feat_out_0_loc_17, void %for.inc.2, i20 %feat_out_0_loc_17, void %_ZNK13ap_fixed_baseILi12ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEmlILi8ELi1ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE4multERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit978.3, i20 %add_ln118_2, void %_ZNK13ap_fixed_baseILi12ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEmlILi8ELi1ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE4multERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit784.3, i20 %add_ln121_2, void %_ZNK13ap_fixed_baseILi12ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEmlILi8ELi1ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE4multERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit675.3, i20 %feat_out_0_loc_17, void %if.else.3" [firmware/model_test.cpp:113]   --->   Operation 114 'phi' 'feat_out_0_loc_77' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 115 [1/1] (0.00ns)   --->   "%feat_out_0_flag_87 = phi i1 %feat_out_0_flag_17, void %for.inc.2, i1 %feat_out_0_flag_17, void %_ZNK13ap_fixed_baseILi12ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEmlILi8ELi1ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE4multERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit978.3, i1 1, void %_ZNK13ap_fixed_baseILi12ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEmlILi8ELi1ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE4multERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit784.3, i1 1, void %_ZNK13ap_fixed_baseILi12ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEmlILi8ELi1ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE4multERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit675.3, i1 %feat_out_0_flag_17, void %if.else.3"   --->   Operation 115 'phi' 'feat_out_0_flag_87' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 116 [1/1] (0.74ns)   --->   "%icmp_ln113_4 = icmp_eq  i12 %p_read_5, i12 0" [firmware/model_test.cpp:113]   --->   Operation 116 'icmp' 'icmp_ln113_4' <Predicate = true> <Delay = 0.74> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 117 [1/1] (0.41ns)   --->   "%br_ln105 = br i1 %icmp_ln113_4, void %_ZNK13ap_fixed_baseILi12ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEmlILi8ELi1ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE4multERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit978.4, void %for.inc.4.1" [firmware/model_test.cpp:105]   --->   Operation 117 'br' 'br_ln105' <Predicate = true> <Delay = 0.41>
ST_5 : Operation 118 [1/1] (0.00ns)   --->   "%sext_ln106_4 = sext i12 %p_read_5" [firmware/model_test.cpp:106]   --->   Operation 118 'sext' 'sext_ln106_4' <Predicate = (!icmp_ln113_4)> <Delay = 0.00>
ST_5 : Operation 119 [1/1] (0.00ns)   --->   "%sext_ln106_5 = sext i12 %p_read_5" [firmware/model_test.cpp:106]   --->   Operation 119 'sext' 'sext_ln106_5' <Predicate = (!icmp_ln113_4)> <Delay = 0.00>
ST_5 : Operation 120 [1/1] (0.74ns)   --->   "%icmp_ln113_5 = icmp_eq  i12 %p_read_9, i12 0" [firmware/model_test.cpp:113]   --->   Operation 120 'icmp' 'icmp_ln113_5' <Predicate = (!icmp_ln113_4)> <Delay = 0.74> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 121 [1/1] (0.41ns)   --->   "%br_ln113 = br i1 %icmp_ln113_5, void %if.then17.4, void %for.inc.4.1" [firmware/model_test.cpp:113]   --->   Operation 121 'br' 'br_ln113' <Predicate = (!icmp_ln113_4)> <Delay = 0.41>
ST_5 : Operation 122 [1/1] (0.57ns)   --->   "%sub_ln115_3 = sub i4 %zext_ln115, i4 %zext_ln106_3" [firmware/model_test.cpp:115]   --->   Operation 122 'sub' 'sub_ln115_3' <Predicate = (!icmp_ln113_4 & !icmp_ln113_5)> <Delay = 0.57> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 123 [1/1] (0.70ns)   --->   "%icmp_ln117_3 = icmp_eq  i4 %sub_ln115_3, i4 1" [firmware/model_test.cpp:117]   --->   Operation 123 'icmp' 'icmp_ln117_3' <Predicate = (!icmp_ln113_4 & !icmp_ln113_5)> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 124 [1/1] (0.00ns)   --->   "%br_ln117 = br i1 %icmp_ln117_3, void %if.else.4, void %_ZNK13ap_fixed_baseILi12ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEmlILi8ELi1ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE4multERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit784.4" [firmware/model_test.cpp:117]   --->   Operation 124 'br' 'br_ln117' <Predicate = (!icmp_ln113_4 & !icmp_ln113_5)> <Delay = 0.00>
ST_5 : Operation 125 [1/1] (0.70ns)   --->   "%icmp_ln120_3 = icmp_eq  i4 %sub_ln115_3, i4 15" [firmware/model_test.cpp:120]   --->   Operation 125 'icmp' 'icmp_ln120_3' <Predicate = (!icmp_ln113_4 & !icmp_ln113_5 & !icmp_ln117_3)> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 126 [1/1] (0.41ns)   --->   "%br_ln120 = br i1 %icmp_ln120_3, void %for.inc.4.1, void %_ZNK13ap_fixed_baseILi12ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEmlILi8ELi1ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE4multERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit675.4" [firmware/model_test.cpp:120]   --->   Operation 126 'br' 'br_ln120' <Predicate = (!icmp_ln113_4 & !icmp_ln113_5 & !icmp_ln117_3)> <Delay = 0.41>
ST_5 : Operation 127 [1/1] (0.00ns)   --->   "%shl_ln121_3 = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i12.i2, i12 %p_read_5, i2 0" [firmware/model_test.cpp:121]   --->   Operation 127 'bitconcatenate' 'shl_ln121_3' <Predicate = (!icmp_ln113_4 & !icmp_ln113_5 & !icmp_ln117_3 & icmp_ln120_3)> <Delay = 0.00>
ST_5 : Operation 128 [1/1] (0.00ns)   --->   "%sext_ln121_8 = sext i14 %shl_ln121_3" [firmware/model_test.cpp:121]   --->   Operation 128 'sext' 'sext_ln121_8' <Predicate = (!icmp_ln113_4 & !icmp_ln113_5 & !icmp_ln117_3 & icmp_ln120_3)> <Delay = 0.00>
ST_5 : Operation 129 [1/1] (0.76ns)   --->   "%sub_ln121_3 = sub i15 %sext_ln121_8, i15 %sext_ln106_4" [firmware/model_test.cpp:121]   --->   Operation 129 'sub' 'sub_ln121_3' <Predicate = (!icmp_ln113_4 & !icmp_ln113_5 & !icmp_ln117_3 & icmp_ln120_3)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 130 [1/1] (0.00ns)   --->   "%sext_ln121_9 = sext i15 %sub_ln121_3" [firmware/model_test.cpp:121]   --->   Operation 130 'sext' 'sext_ln121_9' <Predicate = (!icmp_ln113_4 & !icmp_ln113_5 & !icmp_ln117_3 & icmp_ln120_3)> <Delay = 0.00>
ST_5 : Operation 131 [1/1] (0.80ns)   --->   "%add_ln121_3 = add i20 %feat_out_0_loc_77, i20 %sext_ln121_9" [firmware/model_test.cpp:121]   --->   Operation 131 'add' 'add_ln121_3' <Predicate = (!icmp_ln113_4 & !icmp_ln113_5 & !icmp_ln117_3 & icmp_ln120_3)> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 132 [1/1] (0.41ns)   --->   "%br_ln122 = br void %for.inc.4.1" [firmware/model_test.cpp:122]   --->   Operation 132 'br' 'br_ln122' <Predicate = (!icmp_ln113_4 & !icmp_ln113_5 & !icmp_ln117_3 & icmp_ln120_3)> <Delay = 0.41>
ST_5 : Operation 133 [1/1] (0.49ns) (grouped into DSP with root node add_ln118_3)   --->   "%mul_ln118_3 = mul i19 %sext_ln106_5, i19 39" [firmware/model_test.cpp:118]   --->   Operation 133 'mul' 'mul_ln118_3' <Predicate = (!icmp_ln113_4 & !icmp_ln113_5 & icmp_ln117_3)> <Delay = 0.49> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 134 [1/1] (0.00ns) (grouped into DSP with root node add_ln118_3)   --->   "%sext_ln118_5 = sext i19 %mul_ln118_3" [firmware/model_test.cpp:118]   --->   Operation 134 'sext' 'sext_ln118_5' <Predicate = (!icmp_ln113_4 & !icmp_ln113_5 & icmp_ln117_3)> <Delay = 0.00>
ST_5 : Operation 135 [1/1] (2.03ns) (root node of the DSP)   --->   "%add_ln118_3 = add i20 %feat_out_0_loc_77, i20 %sext_ln118_5" [firmware/model_test.cpp:118]   --->   Operation 135 'add' 'add_ln118_3' <Predicate = (!icmp_ln113_4 & !icmp_ln113_5 & icmp_ln117_3)> <Delay = 2.03> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 136 [1/1] (0.41ns)   --->   "%br_ln119 = br void %for.inc.4.1" [firmware/model_test.cpp:119]   --->   Operation 136 'br' 'br_ln119' <Predicate = (!icmp_ln113_4 & !icmp_ln113_5 & icmp_ln117_3)> <Delay = 0.41>
ST_5 : Operation 137 [1/1] (0.74ns)   --->   "%icmp_ln105_1 = icmp_ne  i12 %p_read_4, i12 0" [firmware/model_test.cpp:105]   --->   Operation 137 'icmp' 'icmp_ln105_1' <Predicate = true> <Delay = 0.74> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 138 [1/1] (0.74ns)   --->   "%icmp_ln113_6 = icmp_eq  i12 %p_read_9, i12 0" [firmware/model_test.cpp:113]   --->   Operation 138 'icmp' 'icmp_ln113_6' <Predicate = true> <Delay = 0.74> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 139 [1/1] (0.57ns)   --->   "%sub_ln115_4 = sub i4 %zext_ln115, i4 %zext_ln106_4" [firmware/model_test.cpp:115]   --->   Operation 139 'sub' 'sub_ln115_4' <Predicate = true> <Delay = 0.57> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 140 [1/1] (0.70ns)   --->   "%icmp_ln117_4 = icmp_eq  i4 %sub_ln115_4, i4 1" [firmware/model_test.cpp:117]   --->   Operation 140 'icmp' 'icmp_ln117_4' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 141 [1/1] (0.70ns)   --->   "%icmp_ln120_4 = icmp_eq  i4 %sub_ln115_4, i4 15" [firmware/model_test.cpp:120]   --->   Operation 141 'icmp' 'icmp_ln120_4' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 142 [1/1] (0.12ns)   --->   "%xor_ln113_1 = xor i1 %icmp_ln113_6, i1 1" [firmware/model_test.cpp:113]   --->   Operation 142 'xor' 'xor_ln113_1' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 143 [1/1] (0.00ns) (grouped into LUT with out node and_ln120)   --->   "%xor_ln117 = xor i1 %icmp_ln117_4, i1 1" [firmware/model_test.cpp:117]   --->   Operation 143 'xor' 'xor_ln117' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 144 [1/1] (0.00ns) (grouped into LUT with out node and_ln120)   --->   "%and_ln117_1 = and i1 %xor_ln117, i1 %xor_ln113_1" [firmware/model_test.cpp:117]   --->   Operation 144 'and' 'and_ln117_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 145 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln120 = and i1 %and_ln117_1, i1 %icmp_ln120_4" [firmware/model_test.cpp:120]   --->   Operation 145 'and' 'and_ln120' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 146 [1/1] (0.74ns)   --->   "%icmp_ln105_2 = icmp_eq  i12 %p_read_3, i12 0" [firmware/model_test.cpp:105]   --->   Operation 146 'icmp' 'icmp_ln105_2' <Predicate = true> <Delay = 0.74> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 147 [1/1] (0.74ns)   --->   "%icmp_ln105_3 = icmp_ne  i12 %p_read_2, i12 0" [firmware/model_test.cpp:105]   --->   Operation 147 'icmp' 'icmp_ln105_3' <Predicate = true> <Delay = 0.74> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 148 [1/1] (0.00ns)   --->   "%zext_ln115_2 = zext i2 %p_read12" [firmware/model_test.cpp:115]   --->   Operation 148 'zext' 'zext_ln115_2' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 149 [1/1] (0.00ns)   --->   "%zext_ln115_3 = zext i4 %p_read_14" [firmware/model_test.cpp:115]   --->   Operation 149 'zext' 'zext_ln115_3' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 150 [1/1] (0.70ns)   --->   "%sub_ln115_5 = sub i5 %zext_ln115_2, i5 %zext_ln115_3" [firmware/model_test.cpp:115]   --->   Operation 150 'sub' 'sub_ln115_5' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 151 [1/1] (0.70ns)   --->   "%icmp_ln117_5 = icmp_eq  i5 %sub_ln115_5, i5 1" [firmware/model_test.cpp:117]   --->   Operation 151 'icmp' 'icmp_ln117_5' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 152 [1/1] (0.70ns)   --->   "%icmp_ln120_5 = icmp_eq  i5 %sub_ln115_5, i5 31" [firmware/model_test.cpp:120]   --->   Operation 152 'icmp' 'icmp_ln120_5' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 153 [1/1] (0.00ns) (grouped into LUT with out node and_ln120_1)   --->   "%xor_ln117_1 = xor i1 %icmp_ln117_5, i1 1" [firmware/model_test.cpp:117]   --->   Operation 153 'xor' 'xor_ln117_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 154 [1/1] (0.00ns) (grouped into LUT with out node and_ln120_1)   --->   "%and_ln117_3 = and i1 %xor_ln117_1, i1 %xor_ln113_1" [firmware/model_test.cpp:117]   --->   Operation 154 'and' 'and_ln117_3' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 155 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln120_1 = and i1 %and_ln117_3, i1 %icmp_ln120_5" [firmware/model_test.cpp:120]   --->   Operation 155 'and' 'and_ln120_1' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 156 [1/1] (0.00ns) (grouped into LUT with out node or_ln138_1)   --->   "%or_ln120_1 = or i1 %icmp_ln117_5, i1 %icmp_ln120_5" [firmware/model_test.cpp:120]   --->   Operation 156 'or' 'or_ln120_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 157 [1/1] (0.00ns) (grouped into LUT with out node or_ln138_1)   --->   "%xor_ln120_1 = xor i1 %or_ln120_1, i1 1" [firmware/model_test.cpp:120]   --->   Operation 157 'xor' 'xor_ln120_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 158 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln138_1 = or i1 %icmp_ln113_6, i1 %xor_ln120_1" [firmware/model_test.cpp:138]   --->   Operation 158 'or' 'or_ln138_1' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 159 [1/1] (0.00ns)   --->   "%zext_ln115_4 = zext i4 %p_read_13" [firmware/model_test.cpp:115]   --->   Operation 159 'zext' 'zext_ln115_4' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 160 [1/1] (0.70ns)   --->   "%sub_ln115_6 = sub i5 %zext_ln115_2, i5 %zext_ln115_4" [firmware/model_test.cpp:115]   --->   Operation 160 'sub' 'sub_ln115_6' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 161 [1/1] (0.70ns)   --->   "%icmp_ln117_6 = icmp_eq  i5 %sub_ln115_6, i5 1" [firmware/model_test.cpp:117]   --->   Operation 161 'icmp' 'icmp_ln117_6' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 162 [1/1] (0.70ns)   --->   "%icmp_ln120_6 = icmp_eq  i5 %sub_ln115_6, i5 31" [firmware/model_test.cpp:120]   --->   Operation 162 'icmp' 'icmp_ln120_6' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 163 [1/1] (0.00ns) (grouped into LUT with out node and_ln120_2)   --->   "%xor_ln117_2 = xor i1 %icmp_ln117_6, i1 1" [firmware/model_test.cpp:117]   --->   Operation 163 'xor' 'xor_ln117_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 164 [1/1] (0.00ns) (grouped into LUT with out node and_ln120_2)   --->   "%and_ln117_5 = and i1 %xor_ln117_2, i1 %xor_ln113_1" [firmware/model_test.cpp:117]   --->   Operation 164 'and' 'and_ln117_5' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 165 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln120_2 = and i1 %and_ln117_5, i1 %icmp_ln120_6" [firmware/model_test.cpp:120]   --->   Operation 165 'and' 'and_ln120_2' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 166 [1/1] (0.74ns)   --->   "%icmp_ln105_4 = icmp_ne  i12 %p_read_1, i12 0" [firmware/model_test.cpp:105]   --->   Operation 166 'icmp' 'icmp_ln105_4' <Predicate = true> <Delay = 0.74> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 167 [1/1] (0.00ns)   --->   "%zext_ln115_5 = zext i4 %p_read_12" [firmware/model_test.cpp:115]   --->   Operation 167 'zext' 'zext_ln115_5' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 168 [1/1] (0.70ns)   --->   "%sub_ln115_7 = sub i5 %zext_ln115_2, i5 %zext_ln115_5" [firmware/model_test.cpp:115]   --->   Operation 168 'sub' 'sub_ln115_7' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 169 [1/1] (0.70ns)   --->   "%icmp_ln117_7 = icmp_eq  i5 %sub_ln115_7, i5 1" [firmware/model_test.cpp:117]   --->   Operation 169 'icmp' 'icmp_ln117_7' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 170 [1/1] (0.70ns)   --->   "%icmp_ln120_7 = icmp_eq  i5 %sub_ln115_7, i5 31" [firmware/model_test.cpp:120]   --->   Operation 170 'icmp' 'icmp_ln120_7' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 171 [1/1] (0.00ns) (grouped into LUT with out node and_ln120_3)   --->   "%xor_ln117_3 = xor i1 %icmp_ln117_7, i1 1" [firmware/model_test.cpp:117]   --->   Operation 171 'xor' 'xor_ln117_3' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 172 [1/1] (0.00ns) (grouped into LUT with out node and_ln120_3)   --->   "%and_ln117_7 = and i1 %xor_ln117_3, i1 %xor_ln113_1" [firmware/model_test.cpp:117]   --->   Operation 172 'and' 'and_ln117_7' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 173 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln120_3 = and i1 %and_ln117_7, i1 %icmp_ln120_7" [firmware/model_test.cpp:120]   --->   Operation 173 'and' 'and_ln120_3' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 174 [1/1] (0.43ns)   --->   "%sub_ln114 = sub i2 1, i2 %p_read_11" [firmware/model_test.cpp:114]   --->   Operation 174 'sub' 'sub_ln114' <Predicate = true> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 175 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln138)   --->   "%sext_ln115 = sext i2 %sub_ln114" [firmware/model_test.cpp:115]   --->   Operation 175 'sext' 'sext_ln115' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 176 [1/1] (0.00ns)   --->   "%zext_ln115_6 = zext i4 %p_read_10" [firmware/model_test.cpp:115]   --->   Operation 176 'zext' 'zext_ln115_6' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 177 [1/1] (0.70ns)   --->   "%sub_ln115_8 = sub i5 %zext_ln115_2, i5 %zext_ln115_6" [firmware/model_test.cpp:115]   --->   Operation 177 'sub' 'sub_ln115_8' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 178 [1/1] (0.70ns)   --->   "%icmp_ln117_9 = icmp_eq  i5 %sub_ln115_8, i5 1" [firmware/model_test.cpp:117]   --->   Operation 178 'icmp' 'icmp_ln117_9' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 179 [1/1] (0.70ns)   --->   "%icmp_ln120_8 = icmp_eq  i5 %sub_ln115_8, i5 31" [firmware/model_test.cpp:120]   --->   Operation 179 'icmp' 'icmp_ln120_8' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 180 [1/1] (0.70ns)   --->   "%icmp_ln123_1 = icmp_eq  i4 %zext_ln115, i4 %p_read_10" [firmware/model_test.cpp:123]   --->   Operation 180 'icmp' 'icmp_ln123_1' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 181 [1/1] (0.43ns)   --->   "%icmp_ln132 = icmp_eq  i2 %sub_ln114, i2 3" [firmware/model_test.cpp:132]   --->   Operation 181 'icmp' 'icmp_ln132' <Predicate = true> <Delay = 0.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 182 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln138)   --->   "%and_ln138_3 = and i5 %sub_ln115_8, i5 %sext_ln115" [firmware/model_test.cpp:138]   --->   Operation 182 'and' 'and_ln138_3' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.10> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 183 [1/1] (0.70ns) (out node of the LUT)   --->   "%icmp_ln138 = icmp_eq  i5 %and_ln138_3, i5 31" [firmware/model_test.cpp:138]   --->   Operation 183 'icmp' 'icmp_ln138' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 4.14>
ST_6 : Operation 184 [1/1] (0.00ns)   --->   "%feat_out_0_loc_76 = phi i20 %feat_out_0_loc_77, void %for.inc.3.1, i20 %feat_out_0_loc_77, void %_ZNK13ap_fixed_baseILi12ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEmlILi8ELi1ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE4multERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit978.4, i20 %add_ln118_3, void %_ZNK13ap_fixed_baseILi12ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEmlILi8ELi1ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE4multERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit784.4, i20 %add_ln121_3, void %_ZNK13ap_fixed_baseILi12ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEmlILi8ELi1ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE4multERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit675.4, i20 %feat_out_0_loc_77, void %if.else.4" [firmware/model_test.cpp:113]   --->   Operation 184 'phi' 'feat_out_0_loc_76' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 185 [1/1] (0.00ns)   --->   "%feat_out_0_flag_86 = phi i1 %feat_out_0_flag_87, void %for.inc.3.1, i1 %feat_out_0_flag_87, void %_ZNK13ap_fixed_baseILi12ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEmlILi8ELi1ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE4multERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit978.4, i1 1, void %_ZNK13ap_fixed_baseILi12ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEmlILi8ELi1ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE4multERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit784.4, i1 1, void %_ZNK13ap_fixed_baseILi12ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEmlILi8ELi1ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE4multERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit675.4, i1 %feat_out_0_flag_87, void %if.else.4"   --->   Operation 185 'phi' 'feat_out_0_flag_86' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 186 [1/1] (0.00ns)   --->   "%sext_ln105 = sext i20 %feat_out_0_loc_76" [firmware/model_test.cpp:105]   --->   Operation 186 'sext' 'sext_ln105' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 187 [1/1] (0.00ns)   --->   "%sext_ln106_6 = sext i12 %p_read_4" [firmware/model_test.cpp:106]   --->   Operation 187 'sext' 'sext_ln106_6' <Predicate = (!and_ln120 & icmp_ln105_1)> <Delay = 0.00>
ST_6 : Operation 188 [1/1] (0.00ns)   --->   "%sext_ln106_7 = sext i12 %p_read_4" [firmware/model_test.cpp:106]   --->   Operation 188 'sext' 'sext_ln106_7' <Predicate = (and_ln120 & icmp_ln105_1)> <Delay = 0.00>
ST_6 : Operation 189 [1/1] (1.87ns)   --->   "%mul_ln120 = mul i18 %sext_ln106_6, i18 39" [firmware/model_test.cpp:120]   --->   Operation 189 'mul' 'mul_ln120' <Predicate = (!and_ln120 & icmp_ln105_1)> <Delay = 1.87> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 190 [1/1] (0.00ns)   --->   "%shl_ln121_4 = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i12.i2, i12 %p_read_4, i2 0" [firmware/model_test.cpp:121]   --->   Operation 190 'bitconcatenate' 'shl_ln121_4' <Predicate = (and_ln120 & icmp_ln105_1)> <Delay = 0.00>
ST_6 : Operation 191 [1/1] (0.00ns)   --->   "%sext_ln121_10 = sext i14 %shl_ln121_4" [firmware/model_test.cpp:121]   --->   Operation 191 'sext' 'sext_ln121_10' <Predicate = (and_ln120 & icmp_ln105_1)> <Delay = 0.00>
ST_6 : Operation 192 [1/1] (0.76ns)   --->   "%sub_ln121_4 = sub i15 %sext_ln121_10, i15 %sext_ln106_7" [firmware/model_test.cpp:121]   --->   Operation 192 'sub' 'sub_ln121_4' <Predicate = (and_ln120 & icmp_ln105_1)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 193 [1/1] (0.00ns)   --->   "%shl_ln139_4 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i12.i1, i12 %p_read_4, i1 0" [firmware/model_test.cpp:139]   --->   Operation 193 'bitconcatenate' 'shl_ln139_4' <Predicate = (!and_ln120 & icmp_ln105_1)> <Delay = 0.00>
ST_6 : Operation 194 [1/1] (0.00ns)   --->   "%sext_ln139 = sext i13 %shl_ln139_4" [firmware/model_test.cpp:139]   --->   Operation 194 'sext' 'sext_ln139' <Predicate = (!and_ln120 & icmp_ln105_1)> <Delay = 0.00>
ST_6 : Operation 195 [1/1] (0.75ns)   --->   "%sub_ln139 = sub i14 0, i14 %sext_ln139" [firmware/model_test.cpp:139]   --->   Operation 195 'sub' 'sub_ln139' <Predicate = (!and_ln120 & icmp_ln105_1)> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 196 [1/1] (0.00ns) (grouped into LUT with out node select_ln135_1)   --->   "%sext_ln113_1 = sext i14 %sub_ln139" [firmware/model_test.cpp:113]   --->   Operation 196 'sext' 'sext_ln113_1' <Predicate = (!and_ln120 & icmp_ln105_1)> <Delay = 0.00>
ST_6 : Operation 197 [1/1] (0.00ns) (grouped into LUT with out node select_ln135_1)   --->   "%and_ln117 = and i1 %icmp_ln117_4, i1 %xor_ln113_1" [firmware/model_test.cpp:117]   --->   Operation 197 'and' 'and_ln117' <Predicate = (!and_ln120 & icmp_ln105_1)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 198 [1/1] (0.00ns) (grouped into LUT with out node select_ln135_1)   --->   "%sext_ln135 = sext i15 %sub_ln121_4" [firmware/model_test.cpp:135]   --->   Operation 198 'sext' 'sext_ln135' <Predicate = (and_ln120 & icmp_ln105_1)> <Delay = 0.00>
ST_6 : Operation 199 [1/1] (0.00ns) (grouped into LUT with out node select_ln135_1)   --->   "%select_ln135 = select i1 %and_ln117, i18 %mul_ln120, i18 %sext_ln113_1" [firmware/model_test.cpp:135]   --->   Operation 199 'select' 'select_ln135' <Predicate = (!and_ln120 & icmp_ln105_1)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 200 [1/1] (0.29ns) (out node of the LUT)   --->   "%select_ln135_1 = select i1 %and_ln120, i18 %sext_ln135, i18 %select_ln135" [firmware/model_test.cpp:135]   --->   Operation 200 'select' 'select_ln135_1' <Predicate = (icmp_ln105_1)> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 201 [1/1] (0.00ns) (grouped into LUT with out node add_ln135)   --->   "%sext_ln135_1 = sext i18 %select_ln135_1" [firmware/model_test.cpp:135]   --->   Operation 201 'sext' 'sext_ln135_1' <Predicate = (icmp_ln105_1)> <Delay = 0.00>
ST_6 : Operation 202 [1/1] (0.80ns) (out node of the LUT)   --->   "%add_ln135 = add i21 %sext_ln105, i21 %sext_ln135_1" [firmware/model_test.cpp:135]   --->   Operation 202 'add' 'add_ln135' <Predicate = (icmp_ln105_1)> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 203 [1/1] (0.12ns)   --->   "%or_ln120 = or i1 %icmp_ln117_4, i1 %icmp_ln120_4" [firmware/model_test.cpp:120]   --->   Operation 203 'or' 'or_ln120' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 204 [1/1] (0.00ns) (grouped into LUT with out node select_ln105)   --->   "%xor_ln120 = xor i1 %or_ln120, i1 1" [firmware/model_test.cpp:120]   --->   Operation 204 'xor' 'xor_ln120' <Predicate = (icmp_ln105_1)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 205 [1/1] (0.00ns) (grouped into LUT with out node select_ln105)   --->   "%or_ln138 = or i1 %icmp_ln113_6, i1 %xor_ln120" [firmware/model_test.cpp:138]   --->   Operation 205 'or' 'or_ln138' <Predicate = (icmp_ln105_1)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 206 [1/1] (0.00ns) (grouped into LUT with out node select_ln105)   --->   "%select_ln138 = select i1 %or_ln138, i21 %sext_ln105, i21 %add_ln135" [firmware/model_test.cpp:138]   --->   Operation 206 'select' 'select_ln138' <Predicate = (icmp_ln105_1)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 207 [1/1] (0.00ns) (grouped into LUT with out node or_ln105_2)   --->   "%and_ln138 = and i1 %or_ln120, i1 %xor_ln113_1" [firmware/model_test.cpp:138]   --->   Operation 207 'and' 'and_ln138' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 208 [1/1] (0.34ns) (out node of the LUT)   --->   "%select_ln105 = select i1 %icmp_ln105_1, i21 %select_ln138, i21 %sext_ln105" [firmware/model_test.cpp:105]   --->   Operation 208 'select' 'select_ln105' <Predicate = true> <Delay = 0.34> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 209 [1/1] (0.00ns) (grouped into LUT with out node or_ln105_2)   --->   "%and_ln105 = and i1 %icmp_ln105_1, i1 %and_ln138" [firmware/model_test.cpp:105]   --->   Operation 209 'and' 'and_ln105' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 210 [1/1] (0.00ns)   --->   "%sext_ln106_8 = sext i12 %p_read_3" [firmware/model_test.cpp:106]   --->   Operation 210 'sext' 'sext_ln106_8' <Predicate = (!and_ln120_1 & !or_ln138_1 & !icmp_ln105_2)> <Delay = 0.00>
ST_6 : Operation 211 [1/1] (0.00ns)   --->   "%sext_ln106_9 = sext i12 %p_read_3" [firmware/model_test.cpp:106]   --->   Operation 211 'sext' 'sext_ln106_9' <Predicate = (and_ln120_1 & !or_ln138_1 & !icmp_ln105_2)> <Delay = 0.00>
ST_6 : Operation 212 [1/1] (1.87ns)   --->   "%mul_ln120_1 = mul i18 %sext_ln106_8, i18 39" [firmware/model_test.cpp:120]   --->   Operation 212 'mul' 'mul_ln120_1' <Predicate = (!and_ln120_1 & !or_ln138_1 & !icmp_ln105_2)> <Delay = 1.87> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 213 [1/1] (0.00ns)   --->   "%shl_ln121_5 = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i12.i2, i12 %p_read_3, i2 0" [firmware/model_test.cpp:121]   --->   Operation 213 'bitconcatenate' 'shl_ln121_5' <Predicate = (and_ln120_1 & !or_ln138_1 & !icmp_ln105_2)> <Delay = 0.00>
ST_6 : Operation 214 [1/1] (0.00ns)   --->   "%sext_ln121_11 = sext i14 %shl_ln121_5" [firmware/model_test.cpp:121]   --->   Operation 214 'sext' 'sext_ln121_11' <Predicate = (and_ln120_1 & !or_ln138_1 & !icmp_ln105_2)> <Delay = 0.00>
ST_6 : Operation 215 [1/1] (0.76ns)   --->   "%sub_ln121_5 = sub i15 %sext_ln121_11, i15 %sext_ln106_9" [firmware/model_test.cpp:121]   --->   Operation 215 'sub' 'sub_ln121_5' <Predicate = (and_ln120_1 & !or_ln138_1 & !icmp_ln105_2)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 216 [1/1] (0.00ns)   --->   "%shl_ln139_5 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i12.i1, i12 %p_read_3, i1 0" [firmware/model_test.cpp:139]   --->   Operation 216 'bitconcatenate' 'shl_ln139_5' <Predicate = (!and_ln120_1 & !or_ln138_1 & !icmp_ln105_2)> <Delay = 0.00>
ST_6 : Operation 217 [1/1] (0.00ns)   --->   "%sext_ln139_1 = sext i13 %shl_ln139_5" [firmware/model_test.cpp:139]   --->   Operation 217 'sext' 'sext_ln139_1' <Predicate = (!and_ln120_1 & !or_ln138_1 & !icmp_ln105_2)> <Delay = 0.00>
ST_6 : Operation 218 [1/1] (0.75ns)   --->   "%sub_ln139_1 = sub i14 0, i14 %sext_ln139_1" [firmware/model_test.cpp:139]   --->   Operation 218 'sub' 'sub_ln139_1' <Predicate = (!and_ln120_1 & !or_ln138_1 & !icmp_ln105_2)> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 219 [1/1] (0.00ns) (grouped into LUT with out node select_ln135_3)   --->   "%sext_ln117 = sext i14 %sub_ln139_1" [firmware/model_test.cpp:117]   --->   Operation 219 'sext' 'sext_ln117' <Predicate = (!and_ln120_1 & !or_ln138_1 & !icmp_ln105_2)> <Delay = 0.00>
ST_6 : Operation 220 [1/1] (0.00ns) (grouped into LUT with out node select_ln135_3)   --->   "%and_ln117_2 = and i1 %icmp_ln117_5, i1 %xor_ln113_1" [firmware/model_test.cpp:117]   --->   Operation 220 'and' 'and_ln117_2' <Predicate = (!and_ln120_1 & !or_ln138_1 & !icmp_ln105_2)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 221 [1/1] (0.00ns) (grouped into LUT with out node select_ln135_3)   --->   "%sext_ln135_2 = sext i15 %sub_ln121_5" [firmware/model_test.cpp:135]   --->   Operation 221 'sext' 'sext_ln135_2' <Predicate = (and_ln120_1 & !or_ln138_1 & !icmp_ln105_2)> <Delay = 0.00>
ST_6 : Operation 222 [1/1] (0.00ns) (grouped into LUT with out node select_ln135_3)   --->   "%select_ln135_2 = select i1 %and_ln117_2, i18 %mul_ln120_1, i18 %sext_ln117" [firmware/model_test.cpp:135]   --->   Operation 222 'select' 'select_ln135_2' <Predicate = (!and_ln120_1 & !or_ln138_1 & !icmp_ln105_2)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 223 [1/1] (0.29ns) (out node of the LUT)   --->   "%select_ln135_3 = select i1 %and_ln120_1, i18 %sext_ln135_2, i18 %select_ln135_2" [firmware/model_test.cpp:135]   --->   Operation 223 'select' 'select_ln135_3' <Predicate = (!or_ln138_1 & !icmp_ln105_2)> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 224 [1/1] (0.00ns) (grouped into LUT with out node add_ln135_1)   --->   "%sext_ln135_3 = sext i18 %select_ln135_3" [firmware/model_test.cpp:135]   --->   Operation 224 'sext' 'sext_ln135_3' <Predicate = (!or_ln138_1 & !icmp_ln105_2)> <Delay = 0.00>
ST_6 : Operation 225 [1/1] (0.81ns) (out node of the LUT)   --->   "%add_ln135_1 = add i21 %select_ln105, i21 %sext_ln135_3" [firmware/model_test.cpp:135]   --->   Operation 225 'add' 'add_ln135_1' <Predicate = (!or_ln138_1 & !icmp_ln105_2)> <Delay = 0.81> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 226 [1/1] (0.00ns) (grouped into LUT with out node or_ln105_2)   --->   "%or_ln105 = or i1 %icmp_ln105_2, i1 %or_ln138_1" [firmware/model_test.cpp:105]   --->   Operation 226 'or' 'or_ln105' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 227 [1/1] (0.00ns) (grouped into LUT with out node or_ln105_2)   --->   "%xor_ln105 = xor i1 %or_ln105, i1 1" [firmware/model_test.cpp:105]   --->   Operation 227 'xor' 'xor_ln105' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 228 [1/1] (0.00ns)   --->   "%sext_ln106_10 = sext i12 %p_read_2" [firmware/model_test.cpp:106]   --->   Operation 228 'sext' 'sext_ln106_10' <Predicate = (!and_ln120_2 & icmp_ln105_3)> <Delay = 0.00>
ST_6 : Operation 229 [1/1] (0.00ns)   --->   "%sext_ln106_11 = sext i12 %p_read_2" [firmware/model_test.cpp:106]   --->   Operation 229 'sext' 'sext_ln106_11' <Predicate = (and_ln120_2 & icmp_ln105_3)> <Delay = 0.00>
ST_6 : Operation 230 [1/1] (1.87ns)   --->   "%mul_ln120_2 = mul i18 %sext_ln106_10, i18 39" [firmware/model_test.cpp:120]   --->   Operation 230 'mul' 'mul_ln120_2' <Predicate = (!and_ln120_2 & icmp_ln105_3)> <Delay = 1.87> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 231 [1/1] (0.00ns)   --->   "%shl_ln121_6 = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i12.i2, i12 %p_read_2, i2 0" [firmware/model_test.cpp:121]   --->   Operation 231 'bitconcatenate' 'shl_ln121_6' <Predicate = (and_ln120_2 & icmp_ln105_3)> <Delay = 0.00>
ST_6 : Operation 232 [1/1] (0.00ns)   --->   "%sext_ln121_12 = sext i14 %shl_ln121_6" [firmware/model_test.cpp:121]   --->   Operation 232 'sext' 'sext_ln121_12' <Predicate = (and_ln120_2 & icmp_ln105_3)> <Delay = 0.00>
ST_6 : Operation 233 [1/1] (0.76ns)   --->   "%sub_ln121_6 = sub i15 %sext_ln121_12, i15 %sext_ln106_11" [firmware/model_test.cpp:121]   --->   Operation 233 'sub' 'sub_ln121_6' <Predicate = (and_ln120_2 & icmp_ln105_3)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 234 [1/1] (0.00ns)   --->   "%shl_ln139_6 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i12.i1, i12 %p_read_2, i1 0" [firmware/model_test.cpp:139]   --->   Operation 234 'bitconcatenate' 'shl_ln139_6' <Predicate = (!and_ln120_2 & icmp_ln105_3)> <Delay = 0.00>
ST_6 : Operation 235 [1/1] (0.00ns)   --->   "%sext_ln139_2 = sext i13 %shl_ln139_6" [firmware/model_test.cpp:139]   --->   Operation 235 'sext' 'sext_ln139_2' <Predicate = (!and_ln120_2 & icmp_ln105_3)> <Delay = 0.00>
ST_6 : Operation 236 [1/1] (0.75ns)   --->   "%sub_ln139_2 = sub i14 0, i14 %sext_ln139_2" [firmware/model_test.cpp:139]   --->   Operation 236 'sub' 'sub_ln139_2' <Predicate = (!and_ln120_2 & icmp_ln105_3)> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 237 [1/1] (0.00ns) (grouped into LUT with out node select_ln135_5)   --->   "%sext_ln117_1 = sext i14 %sub_ln139_2" [firmware/model_test.cpp:117]   --->   Operation 237 'sext' 'sext_ln117_1' <Predicate = (!and_ln120_2 & icmp_ln105_3)> <Delay = 0.00>
ST_6 : Operation 238 [1/1] (0.00ns) (grouped into LUT with out node select_ln135_5)   --->   "%and_ln117_4 = and i1 %icmp_ln117_6, i1 %xor_ln113_1" [firmware/model_test.cpp:117]   --->   Operation 238 'and' 'and_ln117_4' <Predicate = (!and_ln120_2 & icmp_ln105_3)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 239 [1/1] (0.00ns) (grouped into LUT with out node select_ln135_5)   --->   "%sext_ln135_4 = sext i15 %sub_ln121_6" [firmware/model_test.cpp:135]   --->   Operation 239 'sext' 'sext_ln135_4' <Predicate = (and_ln120_2 & icmp_ln105_3)> <Delay = 0.00>
ST_6 : Operation 240 [1/1] (0.00ns) (grouped into LUT with out node select_ln135_5)   --->   "%select_ln135_4 = select i1 %and_ln117_4, i18 %mul_ln120_2, i18 %sext_ln117_1" [firmware/model_test.cpp:135]   --->   Operation 240 'select' 'select_ln135_4' <Predicate = (!and_ln120_2 & icmp_ln105_3)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 241 [1/1] (0.29ns) (out node of the LUT)   --->   "%select_ln135_5 = select i1 %and_ln120_2, i18 %sext_ln135_4, i18 %select_ln135_4" [firmware/model_test.cpp:135]   --->   Operation 241 'select' 'select_ln135_5' <Predicate = (icmp_ln105_3)> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 242 [1/1] (0.12ns)   --->   "%or_ln120_2 = or i1 %icmp_ln117_6, i1 %icmp_ln120_6" [firmware/model_test.cpp:120]   --->   Operation 242 'or' 'or_ln120_2' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 243 [1/1] (0.00ns)   --->   "%sext_ln106_12 = sext i12 %p_read_1" [firmware/model_test.cpp:106]   --->   Operation 243 'sext' 'sext_ln106_12' <Predicate = (!and_ln120_3 & icmp_ln105_4)> <Delay = 0.00>
ST_6 : Operation 244 [1/1] (0.00ns)   --->   "%sext_ln106_13 = sext i12 %p_read_1" [firmware/model_test.cpp:106]   --->   Operation 244 'sext' 'sext_ln106_13' <Predicate = (and_ln120_3 & icmp_ln105_4)> <Delay = 0.00>
ST_6 : Operation 245 [1/1] (1.87ns)   --->   "%mul_ln120_3 = mul i18 %sext_ln106_12, i18 39" [firmware/model_test.cpp:120]   --->   Operation 245 'mul' 'mul_ln120_3' <Predicate = (!and_ln120_3 & icmp_ln105_4)> <Delay = 1.87> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 246 [1/1] (0.00ns)   --->   "%shl_ln121_7 = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i12.i2, i12 %p_read_1, i2 0" [firmware/model_test.cpp:121]   --->   Operation 246 'bitconcatenate' 'shl_ln121_7' <Predicate = (and_ln120_3 & icmp_ln105_4)> <Delay = 0.00>
ST_6 : Operation 247 [1/1] (0.00ns)   --->   "%sext_ln121_13 = sext i14 %shl_ln121_7" [firmware/model_test.cpp:121]   --->   Operation 247 'sext' 'sext_ln121_13' <Predicate = (and_ln120_3 & icmp_ln105_4)> <Delay = 0.00>
ST_6 : Operation 248 [1/1] (0.76ns)   --->   "%sub_ln121_7 = sub i15 %sext_ln121_13, i15 %sext_ln106_13" [firmware/model_test.cpp:121]   --->   Operation 248 'sub' 'sub_ln121_7' <Predicate = (and_ln120_3 & icmp_ln105_4)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 249 [1/1] (0.00ns)   --->   "%shl_ln139_7 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i12.i1, i12 %p_read_1, i1 0" [firmware/model_test.cpp:139]   --->   Operation 249 'bitconcatenate' 'shl_ln139_7' <Predicate = (!and_ln120_3 & icmp_ln105_4)> <Delay = 0.00>
ST_6 : Operation 250 [1/1] (0.00ns)   --->   "%sext_ln139_3 = sext i13 %shl_ln139_7" [firmware/model_test.cpp:139]   --->   Operation 250 'sext' 'sext_ln139_3' <Predicate = (!and_ln120_3 & icmp_ln105_4)> <Delay = 0.00>
ST_6 : Operation 251 [1/1] (0.75ns)   --->   "%sub_ln139_3 = sub i14 0, i14 %sext_ln139_3" [firmware/model_test.cpp:139]   --->   Operation 251 'sub' 'sub_ln139_3' <Predicate = (!and_ln120_3 & icmp_ln105_4)> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 252 [1/1] (0.00ns) (grouped into LUT with out node select_ln135_7)   --->   "%sext_ln117_2 = sext i14 %sub_ln139_3" [firmware/model_test.cpp:117]   --->   Operation 252 'sext' 'sext_ln117_2' <Predicate = (!and_ln120_3 & icmp_ln105_4)> <Delay = 0.00>
ST_6 : Operation 253 [1/1] (0.00ns) (grouped into LUT with out node select_ln135_7)   --->   "%and_ln117_6 = and i1 %icmp_ln117_7, i1 %xor_ln113_1" [firmware/model_test.cpp:117]   --->   Operation 253 'and' 'and_ln117_6' <Predicate = (!and_ln120_3 & icmp_ln105_4)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 254 [1/1] (0.00ns) (grouped into LUT with out node select_ln135_7)   --->   "%sext_ln135_6 = sext i15 %sub_ln121_7" [firmware/model_test.cpp:135]   --->   Operation 254 'sext' 'sext_ln135_6' <Predicate = (and_ln120_3 & icmp_ln105_4)> <Delay = 0.00>
ST_6 : Operation 255 [1/1] (0.00ns) (grouped into LUT with out node select_ln135_7)   --->   "%select_ln135_6 = select i1 %and_ln117_6, i18 %mul_ln120_3, i18 %sext_ln117_2" [firmware/model_test.cpp:135]   --->   Operation 255 'select' 'select_ln135_6' <Predicate = (!and_ln120_3 & icmp_ln105_4)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 256 [1/1] (0.29ns) (out node of the LUT)   --->   "%select_ln135_7 = select i1 %and_ln120_3, i18 %sext_ln135_6, i18 %select_ln135_6" [firmware/model_test.cpp:135]   --->   Operation 256 'select' 'select_ln135_7' <Predicate = (icmp_ln105_4)> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 257 [1/1] (0.12ns)   --->   "%or_ln120_3 = or i1 %icmp_ln117_7, i1 %icmp_ln120_7" [firmware/model_test.cpp:120]   --->   Operation 257 'or' 'or_ln120_3' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 258 [1/1] (0.74ns)   --->   "%icmp_ln105_5 = icmp_ne  i12 %p_read, i12 0" [firmware/model_test.cpp:105]   --->   Operation 258 'icmp' 'icmp_ln105_5' <Predicate = true> <Delay = 0.74> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 259 [1/1] (0.43ns)   --->   "%icmp_ln117_8 = icmp_eq  i2 %p_read_11, i2 1" [firmware/model_test.cpp:117]   --->   Operation 259 'icmp' 'icmp_ln117_8' <Predicate = true> <Delay = 0.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 260 [1/1] (0.12ns)   --->   "%and_ln117_8 = and i1 %icmp_ln117_8, i1 %icmp_ln117_9" [firmware/model_test.cpp:117]   --->   Operation 260 'and' 'and_ln117_8' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 261 [1/1] (0.12ns)   --->   "%and_ln120_4 = and i1 %icmp_ln117_8, i1 %icmp_ln120_8" [firmware/model_test.cpp:120]   --->   Operation 261 'and' 'and_ln120_4' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 262 [1/1] (0.43ns)   --->   "%icmp_ln123 = icmp_eq  i2 %p_read_11, i2 0" [firmware/model_test.cpp:123]   --->   Operation 262 'icmp' 'icmp_ln123' <Predicate = true> <Delay = 0.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 263 [1/1] (0.12ns)   --->   "%and_ln123 = and i1 %icmp_ln123, i1 %icmp_ln123_1" [firmware/model_test.cpp:123]   --->   Operation 263 'and' 'and_ln123' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 264 [1/1] (0.12ns)   --->   "%and_ln126 = and i1 %icmp_ln123, i1 %icmp_ln117_9" [firmware/model_test.cpp:126]   --->   Operation 264 'and' 'and_ln126' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 265 [1/1] (0.12ns)   --->   "%and_ln129 = and i1 %icmp_ln123, i1 %icmp_ln120_8" [firmware/model_test.cpp:129]   --->   Operation 265 'and' 'and_ln129' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 266 [1/1] (0.12ns)   --->   "%and_ln132 = and i1 %icmp_ln132, i1 %icmp_ln123_1" [firmware/model_test.cpp:132]   --->   Operation 266 'and' 'and_ln132' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 267 [1/1] (0.12ns)   --->   "%and_ln135 = and i1 %icmp_ln132, i1 %icmp_ln117_9" [firmware/model_test.cpp:135]   --->   Operation 267 'and' 'and_ln135' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 268 [1/1] (0.12ns)   --->   "%or_ln117 = or i1 %icmp_ln113_6, i1 %and_ln117_8" [firmware/model_test.cpp:117]   --->   Operation 268 'or' 'or_ln117' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 269 [1/1] (0.00ns) (grouped into LUT with out node or_ln135_2)   --->   "%xor_ln117_4 = xor i1 %or_ln117, i1 1" [firmware/model_test.cpp:117]   --->   Operation 269 'xor' 'xor_ln117_4' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 270 [1/1] (0.00ns) (grouped into LUT with out node or_ln135_2)   --->   "%and_ln120_5 = and i1 %and_ln120_4, i1 %xor_ln117_4" [firmware/model_test.cpp:120]   --->   Operation 270 'and' 'and_ln120_5' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 271 [1/1] (0.12ns)   --->   "%or_ln120_4 = or i1 %or_ln117, i1 %and_ln120_4" [firmware/model_test.cpp:120]   --->   Operation 271 'or' 'or_ln120_4' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 272 [1/1] (0.00ns) (grouped into LUT with out node and_ln123_1)   --->   "%xor_ln120_4 = xor i1 %or_ln120_4, i1 1" [firmware/model_test.cpp:120]   --->   Operation 272 'xor' 'xor_ln120_4' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 273 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln123_1 = and i1 %and_ln123, i1 %xor_ln120_4" [firmware/model_test.cpp:123]   --->   Operation 273 'and' 'and_ln123_1' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 274 [1/1] (0.12ns)   --->   "%or_ln123 = or i1 %or_ln120_4, i1 %and_ln123" [firmware/model_test.cpp:123]   --->   Operation 274 'or' 'or_ln123' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 275 [1/1] (0.00ns) (grouped into LUT with out node or_ln135_3)   --->   "%xor_ln123 = xor i1 %or_ln123, i1 1" [firmware/model_test.cpp:123]   --->   Operation 275 'xor' 'xor_ln123' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 276 [1/1] (0.00ns) (grouped into LUT with out node or_ln135_3)   --->   "%and_ln126_1 = and i1 %and_ln126, i1 %xor_ln123" [firmware/model_test.cpp:126]   --->   Operation 276 'and' 'and_ln126_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 277 [1/1] (0.12ns)   --->   "%or_ln126 = or i1 %or_ln123, i1 %and_ln126" [firmware/model_test.cpp:126]   --->   Operation 277 'or' 'or_ln126' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 278 [1/1] (0.00ns) (grouped into LUT with out node and_ln129_1)   --->   "%xor_ln126 = xor i1 %or_ln126, i1 1" [firmware/model_test.cpp:126]   --->   Operation 278 'xor' 'xor_ln126' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 279 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln129_1 = and i1 %and_ln129, i1 %xor_ln126" [firmware/model_test.cpp:129]   --->   Operation 279 'and' 'and_ln129_1' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 280 [1/1] (0.12ns)   --->   "%or_ln129 = or i1 %or_ln126, i1 %and_ln129" [firmware/model_test.cpp:129]   --->   Operation 280 'or' 'or_ln129' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 281 [1/1] (0.00ns) (grouped into LUT with out node or_ln135)   --->   "%xor_ln129 = xor i1 %or_ln129, i1 1" [firmware/model_test.cpp:129]   --->   Operation 281 'xor' 'xor_ln129' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 282 [1/1] (0.00ns) (grouped into LUT with out node or_ln135)   --->   "%and_ln132_1 = and i1 %and_ln132, i1 %xor_ln129" [firmware/model_test.cpp:132]   --->   Operation 282 'and' 'and_ln132_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 283 [1/1] (0.00ns) (grouped into LUT with out node and_ln135_1)   --->   "%or_ln132 = or i1 %or_ln129, i1 %and_ln132" [firmware/model_test.cpp:132]   --->   Operation 283 'or' 'or_ln132' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 284 [1/1] (0.00ns) (grouped into LUT with out node and_ln135_1)   --->   "%xor_ln132 = xor i1 %or_ln132, i1 1" [firmware/model_test.cpp:132]   --->   Operation 284 'xor' 'xor_ln132' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 285 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln135_1 = and i1 %and_ln135, i1 %xor_ln132" [firmware/model_test.cpp:135]   --->   Operation 285 'and' 'and_ln135_1' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 286 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln135 = or i1 %and_ln135_1, i1 %and_ln132_1" [firmware/model_test.cpp:135]   --->   Operation 286 'or' 'or_ln135' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 287 [1/1] (0.00ns) (grouped into LUT with out node or_ln135_3)   --->   "%or_ln135_1 = or i1 %and_ln129_1, i1 %and_ln126_1" [firmware/model_test.cpp:135]   --->   Operation 287 'or' 'or_ln135_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 288 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln135_2 = or i1 %and_ln123_1, i1 %and_ln120_5" [firmware/model_test.cpp:135]   --->   Operation 288 'or' 'or_ln135_2' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 289 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln135_3 = or i1 %or_ln135, i1 %or_ln135_1" [firmware/model_test.cpp:135]   --->   Operation 289 'or' 'or_ln135_3' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 290 [1/1] (0.00ns) (grouped into LUT with out node or_ln138_6)   --->   "%or_ln138_4 = or i1 %and_ln132, i1 %and_ln135" [firmware/model_test.cpp:138]   --->   Operation 290 'or' 'or_ln138_4' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 291 [1/1] (0.00ns) (grouped into LUT with out node or_ln138_6)   --->   "%or_ln138_5 = or i1 %and_ln129, i1 %and_ln126" [firmware/model_test.cpp:138]   --->   Operation 291 'or' 'or_ln138_5' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 292 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln138_6 = or i1 %or_ln138_5, i1 %or_ln138_4" [firmware/model_test.cpp:138]   --->   Operation 292 'or' 'or_ln138_6' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 293 [1/1] (0.00ns) (grouped into LUT with out node or_ln138_10)   --->   "%or_ln138_7 = or i1 %and_ln117_8, i1 %and_ln123" [firmware/model_test.cpp:138]   --->   Operation 293 'or' 'or_ln138_7' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 294 [1/1] (0.00ns) (grouped into LUT with out node or_ln138_10)   --->   "%or_ln138_8 = or i1 %and_ln120_4, i1 %icmp_ln138" [firmware/model_test.cpp:138]   --->   Operation 294 'or' 'or_ln138_8' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 295 [1/1] (0.00ns) (grouped into LUT with out node or_ln138_10)   --->   "%or_ln138_9 = or i1 %or_ln138_8, i1 %or_ln138_7" [firmware/model_test.cpp:138]   --->   Operation 295 'or' 'or_ln138_9' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 296 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln138_10 = or i1 %or_ln138_9, i1 %or_ln138_6" [firmware/model_test.cpp:138]   --->   Operation 296 'or' 'or_ln138_10' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 297 [1/1] (0.00ns) (grouped into LUT with out node or_ln105_2)   --->   "%or_ln105_1 = or i1 %and_ln105, i1 %xor_ln105" [firmware/model_test.cpp:105]   --->   Operation 297 'or' 'or_ln105_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 298 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln105_2 = or i1 %or_ln105_1, i1 %feat_out_0_flag_86" [firmware/model_test.cpp:105]   --->   Operation 298 'or' 'or_ln105_2' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 4.18>
ST_7 : Operation 299 [1/1] (0.00ns) (grouped into LUT with out node select_ln105_1)   --->   "%select_ln138_1 = select i1 %or_ln138_1, i21 %select_ln105, i21 %add_ln135_1" [firmware/model_test.cpp:138]   --->   Operation 299 'select' 'select_ln138_1' <Predicate = (!icmp_ln105_2)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 300 [1/1] (0.34ns) (out node of the LUT)   --->   "%select_ln105_1 = select i1 %icmp_ln105_2, i21 %select_ln105, i21 %select_ln138_1" [firmware/model_test.cpp:105]   --->   Operation 300 'select' 'select_ln105_1' <Predicate = true> <Delay = 0.34> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 301 [1/1] (0.00ns) (grouped into LUT with out node add_ln135_2)   --->   "%sext_ln135_5 = sext i18 %select_ln135_5" [firmware/model_test.cpp:135]   --->   Operation 301 'sext' 'sext_ln135_5' <Predicate = (icmp_ln105_3)> <Delay = 0.00>
ST_7 : Operation 302 [1/1] (0.81ns) (out node of the LUT)   --->   "%add_ln135_2 = add i21 %select_ln105_1, i21 %sext_ln135_5" [firmware/model_test.cpp:135]   --->   Operation 302 'add' 'add_ln135_2' <Predicate = (icmp_ln105_3)> <Delay = 0.81> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 303 [1/1] (0.00ns) (grouped into LUT with out node select_ln105_2)   --->   "%xor_ln120_2 = xor i1 %or_ln120_2, i1 1" [firmware/model_test.cpp:120]   --->   Operation 303 'xor' 'xor_ln120_2' <Predicate = (icmp_ln105_3)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 304 [1/1] (0.00ns) (grouped into LUT with out node select_ln105_2)   --->   "%or_ln138_2 = or i1 %icmp_ln113_6, i1 %xor_ln120_2" [firmware/model_test.cpp:138]   --->   Operation 304 'or' 'or_ln138_2' <Predicate = (icmp_ln105_3)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 305 [1/1] (0.00ns) (grouped into LUT with out node select_ln105_2)   --->   "%select_ln138_2 = select i1 %or_ln138_2, i21 %select_ln105_1, i21 %add_ln135_2" [firmware/model_test.cpp:138]   --->   Operation 305 'select' 'select_ln138_2' <Predicate = (icmp_ln105_3)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 306 [1/1] (0.00ns) (grouped into LUT with out node feat_out_0_out_0)   --->   "%and_ln138_1 = and i1 %or_ln120_2, i1 %xor_ln113_1" [firmware/model_test.cpp:138]   --->   Operation 306 'and' 'and_ln138_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 307 [1/1] (0.34ns) (out node of the LUT)   --->   "%select_ln105_2 = select i1 %icmp_ln105_3, i21 %select_ln138_2, i21 %select_ln105_1" [firmware/model_test.cpp:105]   --->   Operation 307 'select' 'select_ln105_2' <Predicate = true> <Delay = 0.34> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 308 [1/1] (0.00ns) (grouped into LUT with out node feat_out_0_out_0)   --->   "%and_ln105_1 = and i1 %icmp_ln105_3, i1 %and_ln138_1" [firmware/model_test.cpp:105]   --->   Operation 308 'and' 'and_ln105_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 309 [1/1] (0.00ns) (grouped into LUT with out node add_ln135_3)   --->   "%sext_ln135_7 = sext i18 %select_ln135_7" [firmware/model_test.cpp:135]   --->   Operation 309 'sext' 'sext_ln135_7' <Predicate = (icmp_ln105_4)> <Delay = 0.00>
ST_7 : Operation 310 [1/1] (0.81ns) (out node of the LUT)   --->   "%add_ln135_3 = add i21 %select_ln105_2, i21 %sext_ln135_7" [firmware/model_test.cpp:135]   --->   Operation 310 'add' 'add_ln135_3' <Predicate = (icmp_ln105_4)> <Delay = 0.81> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 311 [1/1] (0.00ns) (grouped into LUT with out node select_ln105_3)   --->   "%xor_ln120_3 = xor i1 %or_ln120_3, i1 1" [firmware/model_test.cpp:120]   --->   Operation 311 'xor' 'xor_ln120_3' <Predicate = (icmp_ln105_4)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 312 [1/1] (0.00ns) (grouped into LUT with out node select_ln105_3)   --->   "%or_ln138_3 = or i1 %icmp_ln113_6, i1 %xor_ln120_3" [firmware/model_test.cpp:138]   --->   Operation 312 'or' 'or_ln138_3' <Predicate = (icmp_ln105_4)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 313 [1/1] (0.00ns) (grouped into LUT with out node select_ln105_3)   --->   "%select_ln138_3 = select i1 %or_ln138_3, i21 %select_ln105_2, i21 %add_ln135_3" [firmware/model_test.cpp:138]   --->   Operation 313 'select' 'select_ln138_3' <Predicate = (icmp_ln105_4)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 314 [1/1] (0.00ns) (grouped into LUT with out node or_ln105_3)   --->   "%and_ln138_2 = and i1 %or_ln120_3, i1 %xor_ln113_1" [firmware/model_test.cpp:138]   --->   Operation 314 'and' 'and_ln138_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 315 [1/1] (0.34ns) (out node of the LUT)   --->   "%select_ln105_3 = select i1 %icmp_ln105_4, i21 %select_ln138_3, i21 %select_ln105_2" [firmware/model_test.cpp:105]   --->   Operation 315 'select' 'select_ln105_3' <Predicate = true> <Delay = 0.34> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 316 [1/1] (0.00ns) (grouped into LUT with out node or_ln105_3)   --->   "%and_ln105_2 = and i1 %icmp_ln105_4, i1 %and_ln138_2" [firmware/model_test.cpp:105]   --->   Operation 316 'and' 'and_ln105_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 317 [1/1] (0.00ns)   --->   "%sext_ln106_14 = sext i12 %p_read" [firmware/model_test.cpp:106]   --->   Operation 317 'sext' 'sext_ln106_14' <Predicate = (icmp_ln105_5)> <Delay = 0.00>
ST_7 : Operation 318 [1/1] (0.00ns)   --->   "%sext_ln106_15 = sext i12 %p_read" [firmware/model_test.cpp:106]   --->   Operation 318 'sext' 'sext_ln106_15' <Predicate = (icmp_ln105_5)> <Delay = 0.00>
ST_7 : Operation 319 [1/1] (0.00ns)   --->   "%sext_ln106_16 = sext i12 %p_read" [firmware/model_test.cpp:106]   --->   Operation 319 'sext' 'sext_ln106_16' <Predicate = (icmp_ln105_5)> <Delay = 0.00>
ST_7 : Operation 320 [1/1] (1.87ns)   --->   "%mul_ln120_4 = mul i18 %sext_ln106_15, i18 39" [firmware/model_test.cpp:120]   --->   Operation 320 'mul' 'mul_ln120_4' <Predicate = (!or_ln135_2 & !or_ln135_3 & icmp_ln105_5)> <Delay = 1.87> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 321 [1/1] (0.00ns)   --->   "%shl_ln121_8 = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i12.i2, i12 %p_read, i2 0" [firmware/model_test.cpp:121]   --->   Operation 321 'bitconcatenate' 'shl_ln121_8' <Predicate = (icmp_ln105_5)> <Delay = 0.00>
ST_7 : Operation 322 [1/1] (0.00ns)   --->   "%sext_ln121_14 = sext i14 %shl_ln121_8" [firmware/model_test.cpp:121]   --->   Operation 322 'sext' 'sext_ln121_14' <Predicate = (icmp_ln105_5)> <Delay = 0.00>
ST_7 : Operation 323 [1/1] (0.76ns)   --->   "%sub_ln121_8 = sub i15 %sext_ln121_14, i15 %sext_ln106_16" [firmware/model_test.cpp:121]   --->   Operation 323 'sub' 'sub_ln121_8' <Predicate = (icmp_ln105_5)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 324 [1/1] (0.00ns) (grouped into LUT with out node select_ln135_13)   --->   "%sext_ln123 = sext i15 %sub_ln121_8" [firmware/model_test.cpp:123]   --->   Operation 324 'sext' 'sext_ln123' <Predicate = (!and_ln123_1 & or_ln135_2 & !or_ln135_3 & icmp_ln105_5)> <Delay = 0.00>
ST_7 : Operation 325 [1/1] (0.00ns) (grouped into LUT with out node select_ln135_9)   --->   "%sext_ln123_1 = sext i15 %sub_ln121_8" [firmware/model_test.cpp:123]   --->   Operation 325 'sext' 'sext_ln123_1' <Predicate = (and_ln129_1 & !or_ln135 & or_ln135_3 & icmp_ln105_5)> <Delay = 0.00>
ST_7 : Operation 326 [1/1] (1.87ns)   --->   "%mul_ln126 = mul i17 %sext_ln106_14, i17 23" [firmware/model_test.cpp:126]   --->   Operation 326 'mul' 'mul_ln126' <Predicate = (and_ln123_1 & or_ln135_2 & !or_ln135_3 & icmp_ln105_5)> <Delay = 1.87> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 327 [1/1] (0.00ns)   --->   "%shl_ln127_8 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i12.i5, i12 %p_read, i5 0" [firmware/model_test.cpp:127]   --->   Operation 327 'bitconcatenate' 'shl_ln127_8' <Predicate = (!and_ln129_1 & !or_ln135 & or_ln135_3 & icmp_ln105_5)> <Delay = 0.00>
ST_7 : Operation 328 [1/1] (0.00ns)   --->   "%sext_ln127 = sext i17 %shl_ln127_8" [firmware/model_test.cpp:127]   --->   Operation 328 'sext' 'sext_ln127' <Predicate = (!and_ln129_1 & !or_ln135 & or_ln135_3 & icmp_ln105_5)> <Delay = 0.00>
ST_7 : Operation 329 [1/1] (0.79ns)   --->   "%sub_ln127 = sub i18 %sext_ln106_15, i18 %sext_ln127" [firmware/model_test.cpp:127]   --->   Operation 329 'sub' 'sub_ln127' <Predicate = (!and_ln129_1 & !or_ln135 & or_ln135_3 & icmp_ln105_5)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 330 [1/1] (0.00ns)   --->   "%shl_ln133_8 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i12.i4, i12 %p_read, i4 0" [firmware/model_test.cpp:133]   --->   Operation 330 'bitconcatenate' 'shl_ln133_8' <Predicate = (!and_ln135_1 & or_ln135 & or_ln135_3 & icmp_ln105_5)> <Delay = 0.00>
ST_7 : Operation 331 [1/1] (0.00ns)   --->   "%sext_ln133 = sext i16 %shl_ln133_8" [firmware/model_test.cpp:133]   --->   Operation 331 'sext' 'sext_ln133' <Predicate = (!and_ln135_1 & or_ln135 & or_ln135_3 & icmp_ln105_5)> <Delay = 0.00>
ST_7 : Operation 332 [1/1] (0.78ns)   --->   "%sub_ln133 = sub i17 %sext_ln133, i17 %sext_ln106_14" [firmware/model_test.cpp:133]   --->   Operation 332 'sub' 'sub_ln133' <Predicate = (!and_ln135_1 & or_ln135 & or_ln135_3 & icmp_ln105_5)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 333 [1/1] (1.87ns)   --->   "%mul_ln136 = mul i17 %sext_ln106_14, i17 131061" [firmware/model_test.cpp:136]   --->   Operation 333 'mul' 'mul_ln136' <Predicate = (and_ln135_1 & or_ln135 & or_ln135_3 & icmp_ln105_5)> <Delay = 1.87> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 334 [1/1] (0.00ns)   --->   "%shl_ln139_8 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i12.i1, i12 %p_read, i1 0" [firmware/model_test.cpp:139]   --->   Operation 334 'bitconcatenate' 'shl_ln139_8' <Predicate = (!or_ln135_2 & !or_ln135_3 & icmp_ln105_5)> <Delay = 0.00>
ST_7 : Operation 335 [1/1] (0.00ns)   --->   "%sext_ln139_4 = sext i13 %shl_ln139_8" [firmware/model_test.cpp:139]   --->   Operation 335 'sext' 'sext_ln139_4' <Predicate = (!or_ln135_2 & !or_ln135_3 & icmp_ln105_5)> <Delay = 0.00>
ST_7 : Operation 336 [1/1] (0.75ns)   --->   "%sub_ln139_4 = sub i14 0, i14 %sext_ln139_4" [firmware/model_test.cpp:139]   --->   Operation 336 'sub' 'sub_ln139_4' <Predicate = (!or_ln135_2 & !or_ln135_3 & icmp_ln105_5)> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 337 [1/1] (0.00ns) (grouped into LUT with out node select_ln135_11)   --->   "%sext_ln117_3 = sext i14 %sub_ln139_4" [firmware/model_test.cpp:117]   --->   Operation 337 'sext' 'sext_ln117_3' <Predicate = (!or_ln135_2 & !or_ln135_3 & icmp_ln105_5)> <Delay = 0.00>
ST_7 : Operation 338 [1/1] (0.00ns) (grouped into LUT with out node select_ln135_11)   --->   "%and_ln117_9 = and i1 %and_ln117_8, i1 %xor_ln113_1" [firmware/model_test.cpp:117]   --->   Operation 338 'and' 'and_ln117_9' <Predicate = (!or_ln135_2 & !or_ln135_3 & icmp_ln105_5)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 339 [1/1] (0.00ns) (grouped into LUT with out node select_ln135_12)   --->   "%select_ln135_8 = select i1 %and_ln135_1, i17 %mul_ln136, i17 %sub_ln133" [firmware/model_test.cpp:135]   --->   Operation 339 'select' 'select_ln135_8' <Predicate = (or_ln135 & or_ln135_3 & icmp_ln105_5)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.26> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 340 [1/1] (0.00ns) (grouped into LUT with out node select_ln135_12)   --->   "%sext_ln135_8 = sext i17 %select_ln135_8" [firmware/model_test.cpp:135]   --->   Operation 340 'sext' 'sext_ln135_8' <Predicate = (or_ln135 & or_ln135_3 & icmp_ln105_5)> <Delay = 0.00>
ST_7 : Operation 341 [1/1] (0.29ns) (out node of the LUT)   --->   "%select_ln135_9 = select i1 %and_ln129_1, i18 %sext_ln123_1, i18 %sub_ln127" [firmware/model_test.cpp:135]   --->   Operation 341 'select' 'select_ln135_9' <Predicate = (!or_ln135 & or_ln135_3 & icmp_ln105_5)> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 342 [1/1] (0.00ns) (grouped into LUT with out node select_ln135_13)   --->   "%select_ln135_10 = select i1 %and_ln123_1, i17 %mul_ln126, i17 %sext_ln123" [firmware/model_test.cpp:135]   --->   Operation 342 'select' 'select_ln135_10' <Predicate = (or_ln135_2 & !or_ln135_3 & icmp_ln105_5)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.26> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 343 [1/1] (0.00ns) (grouped into LUT with out node select_ln135_13)   --->   "%sext_ln135_9 = sext i17 %select_ln135_10" [firmware/model_test.cpp:135]   --->   Operation 343 'sext' 'sext_ln135_9' <Predicate = (or_ln135_2 & !or_ln135_3 & icmp_ln105_5)> <Delay = 0.00>
ST_7 : Operation 344 [1/1] (0.29ns) (out node of the LUT)   --->   "%select_ln135_11 = select i1 %and_ln117_9, i18 %mul_ln120_4, i18 %sext_ln117_3" [firmware/model_test.cpp:135]   --->   Operation 344 'select' 'select_ln135_11' <Predicate = (!or_ln135_2 & !or_ln135_3 & icmp_ln105_5)> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 345 [1/1] (0.29ns) (out node of the LUT)   --->   "%select_ln135_12 = select i1 %or_ln135, i18 %sext_ln135_8, i18 %select_ln135_9" [firmware/model_test.cpp:135]   --->   Operation 345 'select' 'select_ln135_12' <Predicate = (or_ln135_3 & icmp_ln105_5)> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 346 [1/1] (0.29ns) (out node of the LUT)   --->   "%select_ln135_13 = select i1 %or_ln135_2, i18 %sext_ln135_9, i18 %select_ln135_11" [firmware/model_test.cpp:135]   --->   Operation 346 'select' 'select_ln135_13' <Predicate = (!or_ln135_3 & icmp_ln105_5)> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 347 [1/1] (0.00ns) (grouped into LUT with out node add_ln135_4)   --->   "%select_ln135_14 = select i1 %or_ln135_3, i18 %select_ln135_12, i18 %select_ln135_13" [firmware/model_test.cpp:135]   --->   Operation 347 'select' 'select_ln135_14' <Predicate = (icmp_ln105_5)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 348 [1/1] (0.00ns) (grouped into LUT with out node add_ln135_4)   --->   "%sext_ln135_10 = sext i18 %select_ln135_14" [firmware/model_test.cpp:135]   --->   Operation 348 'sext' 'sext_ln135_10' <Predicate = (icmp_ln105_5)> <Delay = 0.00>
ST_7 : Operation 349 [1/1] (0.81ns) (out node of the LUT)   --->   "%add_ln135_4 = add i21 %select_ln105_3, i21 %sext_ln135_10" [firmware/model_test.cpp:135]   --->   Operation 349 'add' 'add_ln135_4' <Predicate = (icmp_ln105_5)> <Delay = 0.81> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 350 [1/1] (0.00ns) (grouped into LUT with out node select_ln105_4)   --->   "%xor_ln138 = xor i1 %or_ln138_10, i1 1" [firmware/model_test.cpp:138]   --->   Operation 350 'xor' 'xor_ln138' <Predicate = (icmp_ln105_5)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 351 [1/1] (0.00ns) (grouped into LUT with out node select_ln105_4)   --->   "%or_ln138_11 = or i1 %icmp_ln113_6, i1 %xor_ln138" [firmware/model_test.cpp:138]   --->   Operation 351 'or' 'or_ln138_11' <Predicate = (icmp_ln105_5)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 352 [1/1] (0.00ns) (grouped into LUT with out node select_ln105_4)   --->   "%select_ln138_4 = select i1 %or_ln138_11, i21 %select_ln105_3, i21 %add_ln135_4" [firmware/model_test.cpp:138]   --->   Operation 352 'select' 'select_ln138_4' <Predicate = (icmp_ln105_5)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 353 [1/1] (0.34ns) (out node of the LUT)   --->   "%select_ln105_4 = select i1 %icmp_ln105_5, i21 %select_ln138_4, i21 %select_ln105_3" [firmware/model_test.cpp:105]   --->   Operation 353 'select' 'select_ln105_4' <Predicate = true> <Delay = 0.34> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 354 [1/1] (0.00ns) (grouped into LUT with out node or_ln105_3)   --->   "%and_ln105_3 = and i1 %icmp_ln105_5, i1 %xor_ln113_1" [firmware/model_test.cpp:105]   --->   Operation 354 'and' 'and_ln105_3' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 355 [1/1] (0.00ns) (grouped into LUT with out node or_ln105_3)   --->   "%and_ln105_4 = and i1 %and_ln105_3, i1 %or_ln138_10" [firmware/model_test.cpp:105]   --->   Operation 355 'and' 'and_ln105_4' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 356 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln105_3 = or i1 %and_ln105_2, i1 %and_ln105_4" [firmware/model_test.cpp:105]   --->   Operation 356 'or' 'or_ln105_3' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 357 [1/1] (0.00ns) (grouped into LUT with out node feat_out_0_out_0)   --->   "%or_ln105_4 = or i1 %or_ln105_3, i1 %and_ln105_1" [firmware/model_test.cpp:105]   --->   Operation 357 'or' 'or_ln105_4' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 358 [1/1] (0.00ns) (grouped into LUT with out node feat_out_0_out_0)   --->   "%or_ln105_5 = or i1 %or_ln105_4, i1 %or_ln105_2" [firmware/model_test.cpp:105]   --->   Operation 358 'or' 'or_ln105_5' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 359 [1/1] (0.34ns) (out node of the LUT)   --->   "%feat_out_0_out_0 = select i1 %or_ln105_5, i21 %select_ln105_4, i21 0" [firmware/model_test.cpp:105]   --->   Operation 359 'select' 'feat_out_0_out_0' <Predicate = true> <Delay = 0.34> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 360 [1/1] (0.00ns)   --->   "%ret_ln144 = ret i21 %feat_out_0_out_0" [firmware/model_test.cpp:144]   --->   Operation 360 'ret' 'ret_ln144' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 5.000ns, clock uncertainty: 0.625ns.

 <State 1>: 3.305ns
The critical path consists of the following:
	wire read operation ('p_read_9', firmware/model_test.cpp:105) on port 'p_read20' (firmware/model_test.cpp:105) [31]  (1.429 ns)
	'mul' operation ('mul_ln106', firmware/model_test.cpp:106) [55]  (1.876 ns)

 <State 2>: 2.533ns
The critical path consists of the following:
	'mul' operation of DSP[87] ('mul_ln118', firmware/model_test.cpp:118) [85]  (0.494 ns)
	'add' operation of DSP[87] ('add_ln118', firmware/model_test.cpp:118) [87]  (2.039 ns)

 <State 3>: 2.533ns
The critical path consists of the following:
	'mul' operation of DSP[114] ('mul_ln118_1', firmware/model_test.cpp:118) [112]  (0.494 ns)
	'add' operation of DSP[114] ('add_ln118_1', firmware/model_test.cpp:118) [114]  (2.039 ns)

 <State 4>: 2.533ns
The critical path consists of the following:
	'mul' operation of DSP[143] ('mul_ln118_2', firmware/model_test.cpp:118) [141]  (0.494 ns)
	'add' operation of DSP[143] ('add_ln118_2', firmware/model_test.cpp:118) [143]  (2.039 ns)

 <State 5>: 2.533ns
The critical path consists of the following:
	'mul' operation of DSP[172] ('mul_ln118_3', firmware/model_test.cpp:118) [170]  (0.494 ns)
	'add' operation of DSP[172] ('add_ln118_3', firmware/model_test.cpp:118) [172]  (2.039 ns)

 <State 6>: 4.141ns
The critical path consists of the following:
	'mul' operation ('mul_ln120', firmware/model_test.cpp:120) [184]  (1.876 ns)
	'select' operation ('select_ln135', firmware/model_test.cpp:135) [199]  (0.000 ns)
	'select' operation ('select_ln135_1', firmware/model_test.cpp:135) [200]  (0.293 ns)
	'add' operation ('add_ln135', firmware/model_test.cpp:135) [202]  (0.809 ns)
	'select' operation ('select_ln138', firmware/model_test.cpp:138) [206]  (0.000 ns)
	'select' operation ('select_ln105', firmware/model_test.cpp:105) [208]  (0.348 ns)
	'add' operation ('add_ln135_1', firmware/model_test.cpp:135) [235]  (0.815 ns)

 <State 7>: 4.187ns
The critical path consists of the following:
	'select' operation ('select_ln138_1', firmware/model_test.cpp:138) [239]  (0.000 ns)
	'select' operation ('select_ln105_1', firmware/model_test.cpp:105) [240]  (0.348 ns)
	'add' operation ('add_ln135_2', firmware/model_test.cpp:135) [265]  (0.815 ns)
	'select' operation ('select_ln138_2', firmware/model_test.cpp:138) [269]  (0.000 ns)
	'select' operation ('select_ln105_2', firmware/model_test.cpp:105) [271]  (0.348 ns)
	'add' operation ('add_ln135_3', firmware/model_test.cpp:135) [296]  (0.815 ns)
	'select' operation ('select_ln138_3', firmware/model_test.cpp:138) [300]  (0.000 ns)
	'select' operation ('select_ln105_3', firmware/model_test.cpp:105) [302]  (0.348 ns)
	'add' operation ('add_ln135_4', firmware/model_test.cpp:135) [378]  (0.815 ns)
	'select' operation ('select_ln138_4', firmware/model_test.cpp:138) [388]  (0.000 ns)
	'select' operation ('select_ln105_4', firmware/model_test.cpp:105) [389]  (0.348 ns)
	'select' operation ('feat_out_0_out_0', firmware/model_test.cpp:105) [397]  (0.348 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
