#-----------------------------------------------------------
# Vivado v2023.2 (64-bit)
# SW Build 4029153 on Fri Oct 13 20:14:34 MDT 2023
# IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
# SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
# Start of session at: Thu May  9 14:11:39 2024
# Process ID: 19744
# Current directory: D:/University/CS/major-courses/dld/lab/reports/lab10/MyCounter/MyCounter.runs/synth_1
# Command line: vivado.exe -log Top.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source Top.tcl
# Log file: D:/University/CS/major-courses/dld/lab/reports/lab10/MyCounter/MyCounter.runs/synth_1/Top.vds
# Journal file: D:/University/CS/major-courses/dld/lab/reports/lab10/MyCounter/MyCounter.runs/synth_1\vivado.jou
# Running On: NULL, OS: Windows, CPU Frequency: 2918 MHz, CPU Physical cores: 14, Host memory: 16788 MB
#-----------------------------------------------------------
source Top.tcl -notrace
create_project: Time (s): cpu = 00:00:07 ; elapsed = 00:00:18 . Memory (MB): peak = 485.500 ; gain = 180.234
Command: read_checkpoint -auto_incremental -incremental D:/University/CS/major-courses/dld/lab/reports/lab10/MyCounter/MyCounter.srcs/utils_1/imports/synth_1/Top.dcp
INFO: [Vivado 12-5825] Read reference checkpoint from D:/University/CS/major-courses/dld/lab/reports/lab10/MyCounter/MyCounter.srcs/utils_1/imports/synth_1/Top.dcp for incremental synthesis
INFO: [Vivado 12-7989] Please ensure there are no constraint changes
Command: synth_design -top Top -part xc7k160tffg676-2L
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7k160t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7k160t'
INFO: [Device 21-403] Loading part xc7k160tffg676-2L
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 3580
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:17 . Memory (MB): peak = 1348.871 ; gain = 438.113
---------------------------------------------------------------------------------
CRITICAL WARNING: [Synth 8-9873] overwriting previous definition of module 'FD' [D:/University/CS/major-courses/dld/lab/reports/lab10/lab10/Counter4b/verilog/circuit/FD.v:16]
INFO: [Synth 8-9937] previous definition of design element 'FD' is here [D:/Vivado/2023.2/scripts/rt/data/unisim_comp.v:40773]
INFO: [Synth 8-11241] undeclared symbol 'clk_1s', assumed default net type 'wire' [D:/University/CS/major-courses/dld/lab/reports/lab10/MyCounter/MyCounter.srcs/sources_1/new/Top.v:15]
INFO: [Synth 8-6157] synthesizing module 'Top' [D:/University/CS/major-courses/dld/lab/reports/lab10/MyCounter/MyCounter.srcs/sources_1/new/Top.v:1]
INFO: [Synth 8-6157] synthesizing module 'clk_1s' [D:/University/CS/major-courses/dld/lab/reports/lab10/MyCounter/MyCounter.srcs/sources_1/new/clk_1s.v:3]
INFO: [Synth 8-6155] done synthesizing module 'clk_1s' (0#1) [D:/University/CS/major-courses/dld/lab/reports/lab10/MyCounter/MyCounter.srcs/sources_1/new/clk_1s.v:3]
INFO: [Synth 8-6157] synthesizing module 'Counter4b' [D:/University/CS/major-courses/dld/lab/reports/lab10/lab10/Counter4b/verilog/circuit/Counter4b.v:9]
INFO: [Synth 8-6157] synthesizing module 'NOR_GATE_3_INPUTS' [D:/University/CS/major-courses/dld/lab/reports/lab10/lab10/Counter4b/verilog/gates/NOR_GATE_3_INPUTS.v:9]
	Parameter BubblesMask bound to: 65'b00000000000000000000000000000000000000000000000000000000000000000 
INFO: [Synth 8-6155] done synthesizing module 'NOR_GATE_3_INPUTS' (0#1) [D:/University/CS/major-courses/dld/lab/reports/lab10/lab10/Counter4b/verilog/gates/NOR_GATE_3_INPUTS.v:9]
INFO: [Synth 8-6157] synthesizing module 'XOR_GATE_ONEHOT' [D:/University/CS/major-courses/dld/lab/reports/lab10/lab10/Counter4b/verilog/gates/XOR_GATE_ONEHOT.v:9]
	Parameter BubblesMask bound to: 65'b00000000000000000000000000000000000000000000000000000000000000000 
INFO: [Synth 8-6155] done synthesizing module 'XOR_GATE_ONEHOT' (0#1) [D:/University/CS/major-courses/dld/lab/reports/lab10/lab10/Counter4b/verilog/gates/XOR_GATE_ONEHOT.v:9]
INFO: [Synth 8-6157] synthesizing module 'NOR_GATE' [D:/University/CS/major-courses/dld/lab/reports/lab10/lab10/Counter4b/verilog/gates/NOR_GATE.v:9]
	Parameter BubblesMask bound to: 65'b00000000000000000000000000000000000000000000000000000000000000000 
INFO: [Synth 8-6155] done synthesizing module 'NOR_GATE' (0#1) [D:/University/CS/major-courses/dld/lab/reports/lab10/lab10/Counter4b/verilog/gates/NOR_GATE.v:9]
INFO: [Synth 8-6157] synthesizing module 'NOR_GATE_4_INPUTS' [D:/University/CS/major-courses/dld/lab/reports/lab10/lab10/Counter4b/verilog/gates/NOR_GATE_4_INPUTS.v:9]
	Parameter BubblesMask bound to: 65'b00000000000000000000000000000000000000000000000000000000000000000 
INFO: [Synth 8-6155] done synthesizing module 'NOR_GATE_4_INPUTS' (0#1) [D:/University/CS/major-courses/dld/lab/reports/lab10/lab10/Counter4b/verilog/gates/NOR_GATE_4_INPUTS.v:9]
INFO: [Synth 8-6157] synthesizing module 'FD' [D:/University/CS/major-courses/dld/lab/reports/lab10/lab10/Counter4b/verilog/circuit/FD.v:1]
INFO: [Synth 8-6155] done synthesizing module 'FD' (0#1) [D:/University/CS/major-courses/dld/lab/reports/lab10/lab10/Counter4b/verilog/circuit/FD.v:1]
INFO: [Synth 8-6155] done synthesizing module 'Counter4b' (0#1) [D:/University/CS/major-courses/dld/lab/reports/lab10/lab10/Counter4b/verilog/circuit/Counter4b.v:9]
INFO: [Synth 8-6157] synthesizing module 'DispNum' [D:/University/CS/major-courses/dld/lab/reports/lab7/lab7/DispNum/verilog/circuit/DispNum.v:9]
INFO: [Synth 8-6157] synthesizing module 'MyMC14495' [D:/University/CS/major-courses/dld/lab/reports/lab7/lab7/DisplayNumber/verilog/circuit/MyMC14495.v:9]
INFO: [Synth 8-6157] synthesizing module 'AND_GATE_3_INPUTS' [D:/University/CS/major-courses/dld/lab/reports/lab7/lab7/DisplayNumber/verilog/gates/AND_GATE_3_INPUTS.v:9]
	Parameter BubblesMask bound to: 65'b00000000000000000000000000000000000000000000000000000000000000000 
INFO: [Synth 8-6155] done synthesizing module 'AND_GATE_3_INPUTS' (0#1) [D:/University/CS/major-courses/dld/lab/reports/lab7/lab7/DisplayNumber/verilog/gates/AND_GATE_3_INPUTS.v:9]
INFO: [Synth 8-6157] synthesizing module 'OR_GATE_3_INPUTS' [D:/University/CS/major-courses/dld/lab/reports/lab7/lab7/DisplayNumber/verilog/gates/OR_GATE_3_INPUTS.v:9]
	Parameter BubblesMask bound to: 65'b00000000000000000000000000000000000000000000000000000000000000000 
INFO: [Synth 8-6155] done synthesizing module 'OR_GATE_3_INPUTS' (0#1) [D:/University/CS/major-courses/dld/lab/reports/lab7/lab7/DisplayNumber/verilog/gates/OR_GATE_3_INPUTS.v:9]
INFO: [Synth 8-6157] synthesizing module 'AND_GATE_4_INPUTS' [D:/University/CS/major-courses/dld/lab/reports/lab7/lab7/DisplayNumber/verilog/gates/AND_GATE_4_INPUTS.v:9]
	Parameter BubblesMask bound to: 65'b00000000000000000000000000000000000000000000000000000000000000000 
INFO: [Synth 8-6155] done synthesizing module 'AND_GATE_4_INPUTS' (0#1) [D:/University/CS/major-courses/dld/lab/reports/lab7/lab7/DisplayNumber/verilog/gates/AND_GATE_4_INPUTS.v:9]
INFO: [Synth 8-6157] synthesizing module 'OR_GATE' [D:/University/CS/major-courses/dld/lab/reports/lab7/lab7/DisplayNumber/verilog/gates/OR_GATE.v:9]
	Parameter BubblesMask bound to: 65'b00000000000000000000000000000000000000000000000000000000000000000 
INFO: [Synth 8-6155] done synthesizing module 'OR_GATE' (0#1) [D:/University/CS/major-courses/dld/lab/reports/lab7/lab7/DisplayNumber/verilog/gates/OR_GATE.v:9]
INFO: [Synth 8-6157] synthesizing module 'OR_GATE_4_INPUTS' [D:/University/CS/major-courses/dld/lab/reports/lab7/lab7/DisplayNumber/verilog/gates/OR_GATE_4_INPUTS.v:9]
	Parameter BubblesMask bound to: 65'b00000000000000000000000000000000000000000000000000000000000000000 
INFO: [Synth 8-6155] done synthesizing module 'OR_GATE_4_INPUTS' (0#1) [D:/University/CS/major-courses/dld/lab/reports/lab7/lab7/DisplayNumber/verilog/gates/OR_GATE_4_INPUTS.v:9]
INFO: [Synth 8-6157] synthesizing module 'AND_GATE' [D:/University/CS/major-courses/dld/lab/reports/lab7/lab7/DisplayNumber/verilog/gates/AND_GATE.v:9]
	Parameter BubblesMask bound to: 65'b00000000000000000000000000000000000000000000000000000000000000000 
INFO: [Synth 8-6155] done synthesizing module 'AND_GATE' (0#1) [D:/University/CS/major-courses/dld/lab/reports/lab7/lab7/DisplayNumber/verilog/gates/AND_GATE.v:9]
INFO: [Synth 8-6155] done synthesizing module 'MyMC14495' (0#1) [D:/University/CS/major-courses/dld/lab/reports/lab7/lab7/DisplayNumber/verilog/circuit/MyMC14495.v:9]
INFO: [Synth 8-6155] done synthesizing module 'DispNum' (0#1) [D:/University/CS/major-courses/dld/lab/reports/lab7/lab7/DispNum/verilog/circuit/DispNum.v:9]
WARNING: [Synth 8-7071] port 'BTN_X' of module 'DispNum' is unconnected for instance 'display' [D:/University/CS/major-courses/dld/lab/reports/lab10/MyCounter/MyCounter.srcs/sources_1/new/Top.v:30]
WARNING: [Synth 8-7023] instance 'display' of module 'DispNum' has 5 connections declared, but only 4 given [D:/University/CS/major-courses/dld/lab/reports/lab10/MyCounter/MyCounter.srcs/sources_1/new/Top.v:30]
INFO: [Synth 8-6155] done synthesizing module 'Top' (0#1) [D:/University/CS/major-courses/dld/lab/reports/lab10/MyCounter/MyCounter.srcs/sources_1/new/Top.v:1]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:10 ; elapsed = 00:00:23 . Memory (MB): peak = 1456.852 ; gain = 546.094
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:10 ; elapsed = 00:00:23 . Memory (MB): peak = 1456.852 ; gain = 546.094
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:10 ; elapsed = 00:00:23 . Memory (MB): peak = 1456.852 ; gain = 546.094
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1456.852 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [D:/University/CS/major-courses/dld/lab/reports/lab10/MyCounter/MyCounter.srcs/constrs_1/new/constraints1.xdc]
Finished Parsing XDC File [D:/University/CS/major-courses/dld/lab/reports/lab10/MyCounter/MyCounter.srcs/constrs_1/new/constraints1.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [D:/University/CS/major-courses/dld/lab/reports/lab10/MyCounter/MyCounter.srcs/constrs_1/new/constraints1.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/Top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/Top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1549.809 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 1549.809 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:22 ; elapsed = 00:00:46 . Memory (MB): peak = 1549.809 ; gain = 639.051
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7k160tffg676-2L
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:23 ; elapsed = 00:00:46 . Memory (MB): peak = 1549.809 ; gain = 639.051
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:23 ; elapsed = 00:00:46 . Memory (MB): peak = 1549.809 ; gain = 639.051
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Preparing Guide Design
---------------------------------------------------------------------------------
CRITICAL WARNING: [Synth 8-6895] The reference checkpoint D:/University/CS/major-courses/dld/lab/reports/lab10/MyCounter/MyCounter.srcs/utils_1/imports/synth_1/Top.dcp is not suitable for use with incremental synthesis for this design. Please regenerate the checkpoint for this design with -incremental_synth switch in the same Vivado session that synth_design has been run. Synthesis will continue with the default flow
---------------------------------------------------------------------------------
Finished Doing Graph Differ : Time (s): cpu = 00:00:23 ; elapsed = 00:00:47 . Memory (MB): peak = 1549.809 ; gain = 639.051
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Preparing Guide Design : Time (s): cpu = 00:00:23 ; elapsed = 00:00:47 . Memory (MB): peak = 1549.809 ; gain = 639.051
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:23 ; elapsed = 00:00:47 . Memory (MB): peak = 1549.809 ; gain = 639.051
---------------------------------------------------------------------------------


Incremental Synthesis Report Summary:

1. Incremental synthesis run: no

   Reason for not running incremental synthesis : 


INFO: [Synth 8-7130] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 5     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 600 (col length:100)
BRAMs: 650 (col length: RAMB18 100 RAMB36 50)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-3917] design Top has port SEGMENT[7] driven by constant 1
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:26 ; elapsed = 00:00:54 . Memory (MB): peak = 1549.809 ; gain = 639.051
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:33 ; elapsed = 00:01:11 . Memory (MB): peak = 1549.809 ; gain = 639.051
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:33 ; elapsed = 00:01:11 . Memory (MB): peak = 1549.809 ; gain = 639.051
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:33 ; elapsed = 00:01:11 . Memory (MB): peak = 1549.809 ; gain = 639.051
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:38 ; elapsed = 00:01:24 . Memory (MB): peak = 1549.809 ; gain = 639.051
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:38 ; elapsed = 00:01:24 . Memory (MB): peak = 1549.809 ; gain = 639.051
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:38 ; elapsed = 00:01:24 . Memory (MB): peak = 1549.809 ; gain = 639.051
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:38 ; elapsed = 00:01:24 . Memory (MB): peak = 1549.809 ; gain = 639.051
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:38 ; elapsed = 00:01:24 . Memory (MB): peak = 1549.809 ; gain = 639.051
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:38 ; elapsed = 00:01:24 . Memory (MB): peak = 1549.809 ; gain = 639.051
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |     7|
|3     |LUT1   |     2|
|4     |LUT2   |     1|
|5     |LUT3   |     1|
|6     |LUT4   |    11|
|7     |LUT5   |     2|
|8     |LUT6   |     3|
|9     |FDRE   |    31|
|10    |IBUF   |     1|
|11    |OBUF   |    13|
+------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:38 ; elapsed = 00:01:24 . Memory (MB): peak = 1549.809 ; gain = 639.051
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 1 critical warnings and 2 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:25 ; elapsed = 00:01:18 . Memory (MB): peak = 1549.809 ; gain = 546.094
Synthesis Optimization Complete : Time (s): cpu = 00:00:38 ; elapsed = 00:01:24 . Memory (MB): peak = 1549.809 ; gain = 639.051
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1549.809 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 7 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1549.809 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete | Checksum: db9a0854
INFO: [Common 17-83] Releasing license: Synthesis
52 Infos, 4 Warnings, 2 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:43 ; elapsed = 00:01:41 . Memory (MB): peak = 1549.809 ; gain = 1060.340
INFO: [runtcl-6] Synthesis results are not added to the cache due to CRITICAL_WARNING
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1549.809 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'D:/University/CS/major-courses/dld/lab/reports/lab10/MyCounter/MyCounter.runs/synth_1/Top.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file Top_utilization_synth.rpt -pb Top_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Thu May  9 14:13:45 2024...
