

================================================================
== Vitis HLS Report for 'clu'
================================================================
* Date:           Fri Dec 16 14:07:30 2022

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        clu
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu5ev-sfvc784-2-i


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.587 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +---------------------------------+----------------------+---------+---------+-----------+----------+-----+-----+---------+
        |                                 |                      |  Latency (cycles) |  Latency (absolute)  |  Interval | Pipeline|
        |             Instance            |        Module        |   min   |   max   |    min    |    max   | min | max |   Type  |
        +---------------------------------+----------------------+---------+---------+-----------+----------+-----+-----+---------+
        |grp_uart_data_read_1_fu_302      |uart_data_read_1      |        1|      385|  10.000 ns|  3.850 us|    1|  385|       no|
        |grp_single_lin_process_1_fu_332  |single_lin_process_1  |       38|        ?|   0.380 us|         ?|   38|    ?|       no|
        |grp_recvFrame_logic_1_fu_354     |recvFrame_logic_1     |        ?|        ?|          ?|         ?|    ?|    ?|       no|
        +---------------------------------+----------------------+---------+---------+-----------+----------+-----+-----+---------+

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_275_1  |        ?|        ?|         ?|          -|          -|    12|        no|
        |- VITIS_LOOP_240_1  |       24|     3096|   3 ~ 387|          -|          -|     8|        no|
        |- VITIS_LOOP_256_1  |       20|        ?|     2 ~ ?|          -|          -|    10|        no|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|     447|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        1|     2|    6952|   13921|    0|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|     546|    -|
|Register         |        -|     -|     726|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        1|     2|    7678|   14914|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |      288|  1248|  234240|  117120|   64|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |       ~0|    ~0|       3|      12|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +---------------------------------+----------------------+---------+----+------+------+-----+
    |             Instance            |        Module        | BRAM_18K| DSP|  FF  |  LUT | URAM|
    +---------------------------------+----------------------+---------+----+------+------+-----+
    |EN_s_axi_U                       |EN_s_axi              |        0|   0|   660|  1144|    0|
    |clu_addr_m_axi_U                 |clu_addr_m_axi        |        0|   0|   710|  1274|    0|
    |ps_ddr_m_axi_U                   |ps_ddr_m_axi          |        0|   0|   746|  1394|    0|
    |grp_recvFrame_logic_1_fu_354     |recvFrame_logic_1     |        0|   1|  1865|  4465|    0|
    |grp_single_lin_process_1_fu_332  |single_lin_process_1  |        0|   0|  1547|  2523|    0|
    |grp_uart_data_read_1_fu_302      |uart_data_read_1      |        1|   1|  1424|  3121|    0|
    +---------------------------------+----------------------+---------+----+------+------+-----+
    |Total                            |                      |        1|   2|  6952| 13921|    0|
    +---------------------------------+----------------------+---------+----+------+------+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |add_ln248_fu_555_p2               |         +|   0|  0|  71|          64|          64|
    |add_ln275_fu_501_p2               |         +|   0|  0|  12|           4|           1|
    |canaddr_mod_fu_540_p2             |         +|   0|  0|  71|          64|          64|
    |lin_nr_2_fu_441_p2                |         +|   0|  0|  12|           4|           1|
    |linbase_mod_fu_480_p2             |         +|   0|  0|  71|          64|          64|
    |uart_i_2_fu_409_p2                |         +|   0|  0|  12|           4|           1|
    |and_ln215_fu_457_p2               |       and|   0|  0|  10|          10|          10|
    |and_ln245_fu_517_p2               |       and|   0|  0|  12|          12|          12|
    |ap_block_state14_on_subcall_done  |       and|   0|  0|   2|           1|           1|
    |ap_block_state4_on_subcall_done   |       and|   0|  0|   2|           1|           1|
    |ap_condition_938                  |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op157_call_state14   |       and|   0|  0|   2|           1|           1|
    |icmp_ln215_fu_462_p2              |      icmp|   0|  0|  11|          10|           1|
    |icmp_ln240_fu_403_p2              |      icmp|   0|  0|   9|           4|           5|
    |icmp_ln245_fu_522_p2              |      icmp|   0|  0|  12|          12|           1|
    |icmp_ln250_1_fu_639_p2            |      icmp|   0|  0|  10|           7|           1|
    |icmp_ln250_2_fu_654_p2            |      icmp|   0|  0|  19|          31|           1|
    |icmp_ln250_fu_634_p2              |      icmp|   0|  0|  10|           7|           1|
    |icmp_ln256_fu_435_p2              |      icmp|   0|  0|   9|           4|           4|
    |icmp_ln275_fu_495_p2              |      icmp|   0|  0|   9|           4|           4|
    |or_ln248_fu_545_p2                |        or|   0|  0|  20|          20|           8|
    |readIndex_2_fu_686_p3             |    select|   0|  0|   8|           1|           8|
    |readIndex_fu_660_p3               |    select|   0|  0|   6|           1|           6|
    |shl_ln215_fu_451_p2               |       shl|   0|  0|  20|           1|          10|
    |shl_ln245_fu_511_p2               |       shl|   0|  0|  25|           1|          12|
    +----------------------------------+----------+----+---+----+------------+------------+
    |Total                             |          |   0|  0| 447|         333|         283|
    +----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------+----+-----------+-----+-----------+
    |        Name       | LUT| Input Size| Bits| Total Bits|
    +-------------------+----+-----------+-----+-----------+
    |ap_NS_fsm          |  65|         15|    1|         15|
    |clu_addr_ARADDR    |  26|          5|   64|        320|
    |clu_addr_ARLEN     |  26|          5|   32|        160|
    |clu_addr_ARVALID   |  26|          5|    1|          5|
    |clu_addr_AWADDR    |  14|          3|   64|        192|
    |clu_addr_AWLEN     |  14|          3|   32|         96|
    |clu_addr_AWVALID   |  14|          3|    1|          3|
    |clu_addr_BREADY    |  14|          3|    1|          3|
    |clu_addr_RREADY    |  26|          5|    1|          5|
    |clu_addr_WDATA     |  14|          3|   32|         96|
    |clu_addr_WSTRB     |  14|          3|    4|         12|
    |clu_addr_WVALID    |  14|          3|    1|          3|
    |clu_addr_blk_n_AR  |   9|          2|    1|          2|
    |clu_addr_blk_n_R   |   9|          2|    1|          2|
    |jj_fu_226          |   9|          2|    4|          8|
    |lin_nr_fu_222      |   9|          2|    4|          8|
    |mode_nr            |  14|          3|    2|          6|
    |ps_ddr_ARADDR      |  20|          4|   64|        256|
    |ps_ddr_ARLEN       |  20|          4|   32|        128|
    |ps_ddr_ARVALID     |  20|          4|    1|          4|
    |ps_ddr_AWADDR      |  20|          4|   64|        256|
    |ps_ddr_AWLEN       |  20|          4|   32|        128|
    |ps_ddr_AWVALID     |  20|          4|    1|          4|
    |ps_ddr_BREADY      |  20|          4|    1|          4|
    |ps_ddr_RREADY      |  20|          4|    1|          4|
    |ps_ddr_WDATA       |  20|          4|    8|         32|
    |ps_ddr_WSTRB       |  20|          4|    1|          4|
    |ps_ddr_WVALID      |  20|          4|    1|          4|
    |uart_i_fu_218      |   9|          2|    4|          8|
    +-------------------+----+-----------+-----+-----------+
    |Total              | 546|        113|  456|       1768|
    +-------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------------------+----+----+-----+-----------+
    |                     Name                     | FF | LUT| Bits| Const Bits|
    +----------------------------------------------+----+----+-----+-----------+
    |add_ln275_reg_811                             |   4|   0|    4|          0|
    |ap_CS_fsm                                     |  14|   0|   14|          0|
    |can_ddr_read_reg_716                          |  64|   0|   64|          0|
    |can_ptr_read_reg_731                          |  64|   0|   64|          0|
    |canaddr_mod_reg_820                           |  64|   0|   64|          0|
    |clu_addr_addr_reg_825                         |  64|   0|   64|          0|
    |grp_recvFrame_logic_1_fu_354_ap_start_reg     |   1|   0|    1|          0|
    |grp_single_lin_process_1_fu_332_ap_start_reg  |   1|   0|    1|          0|
    |grp_uart_data_read_1_fu_302_ap_start_reg      |   1|   0|    1|          0|
    |icmp_ln215_reg_796                            |   1|   0|    1|          0|
    |icmp_ln245_reg_816                            |   1|   0|    1|          0|
    |icmp_ln250_2_reg_861                          |   1|   0|    1|          0|
    |jj_fu_226                                     |   4|   0|    4|          0|
    |lin_ddr_read_reg_706                          |  64|   0|   64|          0|
    |lin_nr_2_reg_791                              |   4|   0|    4|          0|
    |lin_nr_fu_222                                 |   4|   0|    4|          0|
    |lin_ptr_read_reg_721                          |  64|   0|   64|          0|
    |linbase_mod_reg_800                           |  64|   0|   64|          0|
    |mode_nr                                       |   2|   0|    2|          0|
    |mode_nr_load_reg_737                          |   2|   0|    2|          0|
    |readIndex_2_reg_865                           |   7|   0|    8|          1|
    |result_reg_831                                |  32|   0|   32|          0|
    |tmp_10_reg_846                                |   7|   0|    7|          0|
    |tmp_8_reg_856                                 |   7|   0|    7|          0|
    |tmp_9_reg_841                                 |   7|   0|    7|          0|
    |tmp_reg_851                                   |   7|   0|    7|          0|
    |trunc_ln240_reg_775                           |   3|   0|    3|          0|
    |trunc_ln248_reg_836                           |   6|   0|    6|          0|
    |trunc_ln256_reg_755                           |  10|   0|   10|          0|
    |trunc_ln275_reg_767                           |  12|   0|   12|          0|
    |uart_ddr_read_reg_711                         |  64|   0|   64|          0|
    |uart_en_read_reg_780                          |   8|   0|    8|          0|
    |uart_i_fu_218                                 |   4|   0|    4|          0|
    |uart_ptr_read_reg_726                         |  64|   0|   64|          0|
    +----------------------------------------------+----+----+-----+-----------+
    |Total                                         | 726|   0|  727|          1|
    +----------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------------+-----+-----+------------+--------------+--------------+
|        RTL Ports        | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-------------------------+-----+-----+------------+--------------+--------------+
|s_axi_EN_AWVALID         |   in|    1|       s_axi|            EN|        scalar|
|s_axi_EN_AWREADY         |  out|    1|       s_axi|            EN|        scalar|
|s_axi_EN_AWADDR          |   in|    8|       s_axi|            EN|        scalar|
|s_axi_EN_WVALID          |   in|    1|       s_axi|            EN|        scalar|
|s_axi_EN_WREADY          |  out|    1|       s_axi|            EN|        scalar|
|s_axi_EN_WDATA           |   in|   32|       s_axi|            EN|        scalar|
|s_axi_EN_WSTRB           |   in|    4|       s_axi|            EN|        scalar|
|s_axi_EN_ARVALID         |   in|    1|       s_axi|            EN|        scalar|
|s_axi_EN_ARREADY         |  out|    1|       s_axi|            EN|        scalar|
|s_axi_EN_ARADDR          |   in|    8|       s_axi|            EN|        scalar|
|s_axi_EN_RVALID          |  out|    1|       s_axi|            EN|        scalar|
|s_axi_EN_RREADY          |   in|    1|       s_axi|            EN|        scalar|
|s_axi_EN_RDATA           |  out|   32|       s_axi|            EN|        scalar|
|s_axi_EN_RRESP           |  out|    2|       s_axi|            EN|        scalar|
|s_axi_EN_BVALID          |  out|    1|       s_axi|            EN|        scalar|
|s_axi_EN_BREADY          |   in|    1|       s_axi|            EN|        scalar|
|s_axi_EN_BRESP           |  out|    2|       s_axi|            EN|        scalar|
|ap_clk                   |   in|    1|  ap_ctrl_hs|           clu|  return value|
|ap_rst_n                 |   in|    1|  ap_ctrl_hs|           clu|  return value|
|interrupt                |  out|    1|  ap_ctrl_hs|           clu|  return value|
|m_axi_clu_addr_AWVALID   |  out|    1|       m_axi|      clu_addr|       pointer|
|m_axi_clu_addr_AWREADY   |   in|    1|       m_axi|      clu_addr|       pointer|
|m_axi_clu_addr_AWADDR    |  out|   64|       m_axi|      clu_addr|       pointer|
|m_axi_clu_addr_AWID      |  out|    1|       m_axi|      clu_addr|       pointer|
|m_axi_clu_addr_AWLEN     |  out|    8|       m_axi|      clu_addr|       pointer|
|m_axi_clu_addr_AWSIZE    |  out|    3|       m_axi|      clu_addr|       pointer|
|m_axi_clu_addr_AWBURST   |  out|    2|       m_axi|      clu_addr|       pointer|
|m_axi_clu_addr_AWLOCK    |  out|    2|       m_axi|      clu_addr|       pointer|
|m_axi_clu_addr_AWCACHE   |  out|    4|       m_axi|      clu_addr|       pointer|
|m_axi_clu_addr_AWPROT    |  out|    3|       m_axi|      clu_addr|       pointer|
|m_axi_clu_addr_AWQOS     |  out|    4|       m_axi|      clu_addr|       pointer|
|m_axi_clu_addr_AWREGION  |  out|    4|       m_axi|      clu_addr|       pointer|
|m_axi_clu_addr_AWUSER    |  out|    1|       m_axi|      clu_addr|       pointer|
|m_axi_clu_addr_WVALID    |  out|    1|       m_axi|      clu_addr|       pointer|
|m_axi_clu_addr_WREADY    |   in|    1|       m_axi|      clu_addr|       pointer|
|m_axi_clu_addr_WDATA     |  out|   32|       m_axi|      clu_addr|       pointer|
|m_axi_clu_addr_WSTRB     |  out|    4|       m_axi|      clu_addr|       pointer|
|m_axi_clu_addr_WLAST     |  out|    1|       m_axi|      clu_addr|       pointer|
|m_axi_clu_addr_WID       |  out|    1|       m_axi|      clu_addr|       pointer|
|m_axi_clu_addr_WUSER     |  out|    1|       m_axi|      clu_addr|       pointer|
|m_axi_clu_addr_ARVALID   |  out|    1|       m_axi|      clu_addr|       pointer|
|m_axi_clu_addr_ARREADY   |   in|    1|       m_axi|      clu_addr|       pointer|
|m_axi_clu_addr_ARADDR    |  out|   64|       m_axi|      clu_addr|       pointer|
|m_axi_clu_addr_ARID      |  out|    1|       m_axi|      clu_addr|       pointer|
|m_axi_clu_addr_ARLEN     |  out|    8|       m_axi|      clu_addr|       pointer|
|m_axi_clu_addr_ARSIZE    |  out|    3|       m_axi|      clu_addr|       pointer|
|m_axi_clu_addr_ARBURST   |  out|    2|       m_axi|      clu_addr|       pointer|
|m_axi_clu_addr_ARLOCK    |  out|    2|       m_axi|      clu_addr|       pointer|
|m_axi_clu_addr_ARCACHE   |  out|    4|       m_axi|      clu_addr|       pointer|
|m_axi_clu_addr_ARPROT    |  out|    3|       m_axi|      clu_addr|       pointer|
|m_axi_clu_addr_ARQOS     |  out|    4|       m_axi|      clu_addr|       pointer|
|m_axi_clu_addr_ARREGION  |  out|    4|       m_axi|      clu_addr|       pointer|
|m_axi_clu_addr_ARUSER    |  out|    1|       m_axi|      clu_addr|       pointer|
|m_axi_clu_addr_RVALID    |   in|    1|       m_axi|      clu_addr|       pointer|
|m_axi_clu_addr_RREADY    |  out|    1|       m_axi|      clu_addr|       pointer|
|m_axi_clu_addr_RDATA     |   in|   32|       m_axi|      clu_addr|       pointer|
|m_axi_clu_addr_RLAST     |   in|    1|       m_axi|      clu_addr|       pointer|
|m_axi_clu_addr_RID       |   in|    1|       m_axi|      clu_addr|       pointer|
|m_axi_clu_addr_RUSER     |   in|    1|       m_axi|      clu_addr|       pointer|
|m_axi_clu_addr_RRESP     |   in|    2|       m_axi|      clu_addr|       pointer|
|m_axi_clu_addr_BVALID    |   in|    1|       m_axi|      clu_addr|       pointer|
|m_axi_clu_addr_BREADY    |  out|    1|       m_axi|      clu_addr|       pointer|
|m_axi_clu_addr_BRESP     |   in|    2|       m_axi|      clu_addr|       pointer|
|m_axi_clu_addr_BID       |   in|    1|       m_axi|      clu_addr|       pointer|
|m_axi_clu_addr_BUSER     |   in|    1|       m_axi|      clu_addr|       pointer|
|m_axi_ps_ddr_AWVALID     |  out|    1|       m_axi|        ps_ddr|       pointer|
|m_axi_ps_ddr_AWREADY     |   in|    1|       m_axi|        ps_ddr|       pointer|
|m_axi_ps_ddr_AWADDR      |  out|   64|       m_axi|        ps_ddr|       pointer|
|m_axi_ps_ddr_AWID        |  out|    1|       m_axi|        ps_ddr|       pointer|
|m_axi_ps_ddr_AWLEN       |  out|    8|       m_axi|        ps_ddr|       pointer|
|m_axi_ps_ddr_AWSIZE      |  out|    3|       m_axi|        ps_ddr|       pointer|
|m_axi_ps_ddr_AWBURST     |  out|    2|       m_axi|        ps_ddr|       pointer|
|m_axi_ps_ddr_AWLOCK      |  out|    2|       m_axi|        ps_ddr|       pointer|
|m_axi_ps_ddr_AWCACHE     |  out|    4|       m_axi|        ps_ddr|       pointer|
|m_axi_ps_ddr_AWPROT      |  out|    3|       m_axi|        ps_ddr|       pointer|
|m_axi_ps_ddr_AWQOS       |  out|    4|       m_axi|        ps_ddr|       pointer|
|m_axi_ps_ddr_AWREGION    |  out|    4|       m_axi|        ps_ddr|       pointer|
|m_axi_ps_ddr_AWUSER      |  out|    1|       m_axi|        ps_ddr|       pointer|
|m_axi_ps_ddr_WVALID      |  out|    1|       m_axi|        ps_ddr|       pointer|
|m_axi_ps_ddr_WREADY      |   in|    1|       m_axi|        ps_ddr|       pointer|
|m_axi_ps_ddr_WDATA       |  out|   32|       m_axi|        ps_ddr|       pointer|
|m_axi_ps_ddr_WSTRB       |  out|    4|       m_axi|        ps_ddr|       pointer|
|m_axi_ps_ddr_WLAST       |  out|    1|       m_axi|        ps_ddr|       pointer|
|m_axi_ps_ddr_WID         |  out|    1|       m_axi|        ps_ddr|       pointer|
|m_axi_ps_ddr_WUSER       |  out|    1|       m_axi|        ps_ddr|       pointer|
|m_axi_ps_ddr_ARVALID     |  out|    1|       m_axi|        ps_ddr|       pointer|
|m_axi_ps_ddr_ARREADY     |   in|    1|       m_axi|        ps_ddr|       pointer|
|m_axi_ps_ddr_ARADDR      |  out|   64|       m_axi|        ps_ddr|       pointer|
|m_axi_ps_ddr_ARID        |  out|    1|       m_axi|        ps_ddr|       pointer|
|m_axi_ps_ddr_ARLEN       |  out|    8|       m_axi|        ps_ddr|       pointer|
|m_axi_ps_ddr_ARSIZE      |  out|    3|       m_axi|        ps_ddr|       pointer|
|m_axi_ps_ddr_ARBURST     |  out|    2|       m_axi|        ps_ddr|       pointer|
|m_axi_ps_ddr_ARLOCK      |  out|    2|       m_axi|        ps_ddr|       pointer|
|m_axi_ps_ddr_ARCACHE     |  out|    4|       m_axi|        ps_ddr|       pointer|
|m_axi_ps_ddr_ARPROT      |  out|    3|       m_axi|        ps_ddr|       pointer|
|m_axi_ps_ddr_ARQOS       |  out|    4|       m_axi|        ps_ddr|       pointer|
|m_axi_ps_ddr_ARREGION    |  out|    4|       m_axi|        ps_ddr|       pointer|
|m_axi_ps_ddr_ARUSER      |  out|    1|       m_axi|        ps_ddr|       pointer|
|m_axi_ps_ddr_RVALID      |   in|    1|       m_axi|        ps_ddr|       pointer|
|m_axi_ps_ddr_RREADY      |  out|    1|       m_axi|        ps_ddr|       pointer|
|m_axi_ps_ddr_RDATA       |   in|   32|       m_axi|        ps_ddr|       pointer|
|m_axi_ps_ddr_RLAST       |   in|    1|       m_axi|        ps_ddr|       pointer|
|m_axi_ps_ddr_RID         |   in|    1|       m_axi|        ps_ddr|       pointer|
|m_axi_ps_ddr_RUSER       |   in|    1|       m_axi|        ps_ddr|       pointer|
|m_axi_ps_ddr_RRESP       |   in|    2|       m_axi|        ps_ddr|       pointer|
|m_axi_ps_ddr_BVALID      |   in|    1|       m_axi|        ps_ddr|       pointer|
|m_axi_ps_ddr_BREADY      |  out|    1|       m_axi|        ps_ddr|       pointer|
|m_axi_ps_ddr_BRESP       |   in|    2|       m_axi|        ps_ddr|       pointer|
|m_axi_ps_ddr_BID         |   in|    1|       m_axi|        ps_ddr|       pointer|
|m_axi_ps_ddr_BUSER       |   in|    1|       m_axi|        ps_ddr|       pointer|
|timestamp                |   in|   64|     ap_none|     timestamp|        scalar|
+-------------------------+-----+-----+------------+--------------+--------------+

