# Overview
In this project, we designed and simulated NOR, NAND, and a 2-bit adder using Cadence Virtuoso in two techniques:

1. Psuedo-NMOS

2. Pass Transistor Logic

# 2-bit Adder
![image](https://user-images.githubusercontent.com/91927297/190832884-da44f8d9-4bd0-470d-920f-a5d462fe766d.png)
