architecture          	circuit        	vpr_revision 	vpr_min_W_exit_status	vpr_crit_path_exit_status	num_pre_packed_nets	num_pre_packed_blocks	num_post_packed_nets	num_post_packed_blocks	device_width	device_height	num_clb	num_io	num_outputs	num_memories	num_mult	placed_wirelength_est	placed_CPD_est	placed_setup_TNS_est	placed_setup_WNS_est	min_chan_width	routed_wirelength	min_chan_width_route_success_iteration	crit_path_routed_wirelength	crit_path_route_success_iteration	critical_path_delay	setup_TNS	setup_WNS	pack_time	place_time	min_chan_width_route_time	crit_path_route_time	max_vpr_mem	max_odin_mem	max_abc_mem
k6_N10_mem32K_40nm.xml	ch_intrinsics.v	8c2a6d4-dirty	0                    	0                        	765                	895                  	406                 	273                   	8           	8            	43     	99    	130        	1           	0       	2259                 	3.27577       	-670.951            	-3.27577            	40            	3563             	32                                    	3325                       	22                               	3.86703            	-766.931 	-3.86703 	0.372087 	0.849178  	1.41636                  	0.138642            	53676      	6004        	27616      
k6_N10_mem32K_40nm.xml	diffeq1.v      	8c2a6d4-dirty	0                    	0                        	1004               	941                  	721                 	313                   	14          	14           	50     	162   	96         	0           	5       	5686                 	20.1005       	-1855.68            	-20.1005            	46            	13694            	43                                    	10400                      	23                               	21.4909            	-2002.66 	-21.4909 	0.58008  	1.52197   	7.67556                  	0.542195            	53168      	4908        	28164      
