

================================================================
== Vitis HLS Report for 'Linear_layer_ds1'
================================================================
* Date:           Sun Sep  3 07:20:01 2023

* Version:        2022.1.2 (Build 3605665 on Fri Aug  5 22:52:02 MDT 2022)
* Project:        out.prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.157 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +----------+----------+-----------+-----------+----------+----------+---------+
    |   Latency (cycles)  |   Latency (absolute)  |       Interval      | Pipeline|
    |    min   |    max   |    min    |    max    |    min   |    max   |   Type  |
    +----------+----------+-----------+-----------+----------+----------+---------+
    |  28753933|  28753933|  0.288 sec|  0.288 sec|  28753933|  28753933|       no|
    +----------+----------+-----------+-----------+----------+----------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+----------+----------+----------+-----------+-----------+-------+----------+
        |                    |   Latency (cycles)  | Iteration|  Initiation Interval  |  Trip |          |
        |      Loop Name     |    min   |    max   |  Latency |  achieved |   target  | Count | Pipelined|
        +--------------------+----------+----------+----------+-----------+-----------+-------+----------+
        |- l_gemm_i15_l_j14  |  28680192|  28680192|       778|          -|          -|  36864|        no|
        +--------------------+----------+----------+----------+-----------+-----------+-------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 8
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 8 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 3 
8 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.58>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%j14 = alloca i32 1"   --->   Operation 9 'alloca' 'j14' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%i15 = alloca i32 1"   --->   Operation 10 'alloca' 'i15' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%indvar_flatten13 = alloca i32 1"   --->   Operation 11 'alloca' 'indvar_flatten13' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%outp1_V = alloca i64 1" [kernel.cpp:310]   --->   Operation 12 'alloca' 'outp1_V' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 36864> <RAM>
ST_1 : Operation 13 [2/2] (0.00ns)   --->   "%call_ln0 = call void @Linear_layer_ds1_Pipeline_VITIS_LOOP_311_1_VITIS_LOOP_312_2, i24 %outp1_V"   --->   Operation 13 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_1 : Operation 14 [2/2] (0.00ns)   --->   "%call_ln0 = call void @Linear_layer_ds1_Pipeline_VITIS_LOOP_316_3_VITIS_LOOP_317_4, i32 %v179"   --->   Operation 14 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_1 : Operation 15 [1/1] (1.58ns)   --->   "%store_ln321 = store i16 0, i16 %indvar_flatten13" [kernel.cpp:321]   --->   Operation 15 'store' 'store_ln321' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 16 [1/1] (1.58ns)   --->   "%store_ln321 = store i4 0, i4 %i15" [kernel.cpp:321]   --->   Operation 16 'store' 'store_ln321' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 17 [1/1] (1.58ns)   --->   "%store_ln321 = store i12 0, i12 %j14" [kernel.cpp:321]   --->   Operation 17 'store' 'store_ln321' <Predicate = true> <Delay = 1.58>

State 2 <SV = 1> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %v252, void @empty_14, i32 0, i32 0, void @empty_15, i32 4294967295, i32 0, void @empty_15, void @empty_15, void @empty_15, i32 0, i32 0, i32 0, i32 0, void @empty_15, void @empty_15, i32 4294967295, i32 0"   --->   Operation 18 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %v251, void @empty_14, i32 0, i32 0, void @empty_15, i32 4294967295, i32 0, void @empty_15, void @empty_15, void @empty_15, i32 0, i32 0, i32 0, i32 0, void @empty_15, void @empty_15, i32 4294967295, i32 0"   --->   Operation 19 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 20 [1/2] (0.00ns)   --->   "%call_ln0 = call void @Linear_layer_ds1_Pipeline_VITIS_LOOP_311_1_VITIS_LOOP_312_2, i24 %outp1_V"   --->   Operation 20 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 21 [1/2] (0.00ns)   --->   "%call_ln0 = call void @Linear_layer_ds1_Pipeline_VITIS_LOOP_316_3_VITIS_LOOP_317_4, i32 %v179"   --->   Operation 21 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%br_ln321 = br void %l_S_k_0_k4" [kernel.cpp:321]   --->   Operation 22 'br' 'br_ln321' <Predicate = true> <Delay = 0.00>

State 3 <SV = 2> <Delay = 5.82>
ST_3 : Operation 23 [1/1] (0.00ns)   --->   "%indvar_flatten13_load = load i16 %indvar_flatten13" [kernel.cpp:321]   --->   Operation 23 'load' 'indvar_flatten13_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 24 [1/1] (2.42ns)   --->   "%icmp_ln321 = icmp_eq  i16 %indvar_flatten13_load, i16 36864" [kernel.cpp:321]   --->   Operation 24 'icmp' 'icmp_ln321' <Predicate = true> <Delay = 2.42> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 25 [1/1] (2.07ns)   --->   "%add_ln321_1 = add i16 %indvar_flatten13_load, i16 1" [kernel.cpp:321]   --->   Operation 25 'add' 'add_ln321_1' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 26 [1/1] (0.00ns)   --->   "%br_ln321 = br i1 %icmp_ln321, void %for.inc71, void %for.body81.preheader" [kernel.cpp:321]   --->   Operation 26 'br' 'br_ln321' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 27 [1/1] (0.00ns)   --->   "%j14_load = load i12 %j14" [kernel.cpp:322]   --->   Operation 27 'load' 'j14_load' <Predicate = (!icmp_ln321)> <Delay = 0.00>
ST_3 : Operation 28 [1/1] (0.00ns)   --->   "%i15_load = load i4 %i15" [kernel.cpp:321]   --->   Operation 28 'load' 'i15_load' <Predicate = (!icmp_ln321)> <Delay = 0.00>
ST_3 : Operation 29 [1/1] (1.73ns)   --->   "%add_ln321 = add i4 %i15_load, i4 1" [kernel.cpp:321]   --->   Operation 29 'add' 'add_ln321' <Predicate = (!icmp_ln321)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 30 [1/1] (1.99ns)   --->   "%icmp_ln322 = icmp_eq  i12 %j14_load, i12 3072" [kernel.cpp:322]   --->   Operation 30 'icmp' 'icmp_ln322' <Predicate = (!icmp_ln321)> <Delay = 1.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 31 [1/1] (0.69ns)   --->   "%select_ln321 = select i1 %icmp_ln322, i12 0, i12 %j14_load" [kernel.cpp:321]   --->   Operation 31 'select' 'select_ln321' <Predicate = (!icmp_ln321)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 32 [1/1] (1.02ns)   --->   "%select_ln321_1 = select i1 %icmp_ln322, i4 %add_ln321, i4 %i15_load" [kernel.cpp:321]   --->   Operation 32 'select' 'select_ln321_1' <Predicate = (!icmp_ln321)> <Delay = 1.02> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 33 [1/1] (1.54ns)   --->   "%add_ln322 = add i12 %select_ln321, i12 1" [kernel.cpp:322]   --->   Operation 33 'add' 'add_ln322' <Predicate = (!icmp_ln321)> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 34 [1/1] (1.58ns)   --->   "%store_ln322 = store i16 %add_ln321_1, i16 %indvar_flatten13" [kernel.cpp:322]   --->   Operation 34 'store' 'store_ln322' <Predicate = (!icmp_ln321)> <Delay = 1.58>
ST_3 : Operation 35 [1/1] (1.58ns)   --->   "%store_ln322 = store i4 %select_ln321_1, i4 %i15" [kernel.cpp:322]   --->   Operation 35 'store' 'store_ln322' <Predicate = (!icmp_ln321)> <Delay = 1.58>
ST_3 : Operation 36 [1/1] (1.58ns)   --->   "%store_ln322 = store i12 %add_ln322, i12 %j14" [kernel.cpp:322]   --->   Operation 36 'store' 'store_ln322' <Predicate = (!icmp_ln321)> <Delay = 1.58>
ST_3 : Operation 37 [2/2] (0.00ns)   --->   "%call_ln0 = call void @Linear_layer_ds1_Pipeline_l_bias_i16_l_j15, i32 %v179, i24 %outp1_V, i24 %v252"   --->   Operation 37 'call' 'call_ln0' <Predicate = (icmp_ln321)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 7.15>
ST_4 : Operation 38 [1/1] (0.00ns)   --->   "%tmp_s = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i4.i10, i4 %select_ln321_1, i10 0" [kernel.cpp:324]   --->   Operation 38 'bitconcatenate' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 39 [1/1] (0.00ns)   --->   "%zext_ln324 = zext i14 %tmp_s" [kernel.cpp:324]   --->   Operation 39 'zext' 'zext_ln324' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 40 [1/1] (0.00ns)   --->   "%tmp_32 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i4.i8, i4 %select_ln321_1, i8 0" [kernel.cpp:324]   --->   Operation 40 'bitconcatenate' 'tmp_32' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 41 [1/1] (0.00ns)   --->   "%zext_ln324_3 = zext i12 %tmp_32" [kernel.cpp:324]   --->   Operation 41 'zext' 'zext_ln324_3' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 42 [1/1] (1.81ns)   --->   "%sub_ln324 = sub i14 %tmp_s, i14 %zext_ln324_3" [kernel.cpp:324]   --->   Operation 42 'sub' 'sub_ln324' <Predicate = true> <Delay = 1.81> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 43 [1/1] (0.00ns)   --->   "%tmp_33 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i4.i12, i4 %select_ln321_1, i12 0" [kernel.cpp:321]   --->   Operation 43 'bitconcatenate' 'tmp_33' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 44 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%empty_409 = sub i16 %tmp_33, i16 %zext_ln324" [kernel.cpp:321]   --->   Operation 44 'sub' 'empty_409' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 45 [1/1] (0.00ns)   --->   "%zext_ln325 = zext i12 %select_ln321" [kernel.cpp:325]   --->   Operation 45 'zext' 'zext_ln325' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 46 [1/1] (3.90ns) (root node of TernaryAdder)   --->   "%empty_410 = add i16 %empty_409, i16 %zext_ln325" [kernel.cpp:321]   --->   Operation 46 'add' 'empty_410' <Predicate = true> <Delay = 3.90> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 47 [1/1] (0.00ns)   --->   "%p_cast = zext i16 %empty_410" [kernel.cpp:321]   --->   Operation 47 'zext' 'p_cast' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 48 [1/1] (0.00ns)   --->   "%outp1_V_addr = getelementptr i24 %outp1_V, i64 0, i64 %p_cast" [kernel.cpp:321]   --->   Operation 48 'getelementptr' 'outp1_V_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 49 [2/2] (3.25ns)   --->   "%outp1_V_load = load i16 %outp1_V_addr" [kernel.cpp:329]   --->   Operation 49 'load' 'outp1_V_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 36864> <RAM>

State 5 <SV = 4> <Delay = 3.25>
ST_5 : Operation 50 [1/1] (0.00ns)   --->   "%tmp_34 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i12.i10, i12 %select_ln321, i10 0" [kernel.cpp:325]   --->   Operation 50 'bitconcatenate' 'tmp_34' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 51 [1/1] (0.00ns)   --->   "%tmp_35 = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i12.i8, i12 %select_ln321, i8 0" [kernel.cpp:325]   --->   Operation 51 'bitconcatenate' 'tmp_35' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 52 [1/1] (0.00ns)   --->   "%zext_ln325_1 = zext i20 %tmp_35" [kernel.cpp:325]   --->   Operation 52 'zext' 'zext_ln325_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 53 [1/1] (2.25ns)   --->   "%sub_ln325 = sub i22 %tmp_34, i22 %zext_ln325_1" [kernel.cpp:325]   --->   Operation 53 'sub' 'sub_ln325' <Predicate = true> <Delay = 2.25> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.25> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 54 [1/2] (3.25ns)   --->   "%outp1_V_load = load i16 %outp1_V_addr" [kernel.cpp:329]   --->   Operation 54 'load' 'outp1_V_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 36864> <RAM>

State 6 <SV = 5> <Delay = 5.50>
ST_6 : Operation 55 [2/2] (5.50ns)   --->   "%call_ln329 = call void @Linear_layer_ds1_Pipeline_l_S_k_0_k4, i24 %outp1_V_load, i24 %outp1_V, i16 %empty_410, i14 %sub_ln324, i24 %v176, i22 %sub_ln325, i24 %v251" [kernel.cpp:329]   --->   Operation 55 'call' 'call_ln329' <Predicate = true> <Delay = 5.50> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 7 <SV = 6> <Delay = 0.00>
ST_7 : Operation 56 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @l_gemm_i15_l_j14_str"   --->   Operation 56 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 57 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 36864, i64 36864, i64 36864"   --->   Operation 57 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 58 [1/1] (0.00ns)   --->   "%specloopname_ln322 = specloopname void @_ssdm_op_SpecLoopName, void @empty_4" [kernel.cpp:322]   --->   Operation 58 'specloopname' 'specloopname_ln322' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 59 [1/2] (0.00ns)   --->   "%call_ln329 = call void @Linear_layer_ds1_Pipeline_l_S_k_0_k4, i24 %outp1_V_load, i24 %outp1_V, i16 %empty_410, i14 %sub_ln324, i24 %v176, i22 %sub_ln325, i24 %v251" [kernel.cpp:329]   --->   Operation 59 'call' 'call_ln329' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_7 : Operation 60 [1/1] (0.00ns)   --->   "%br_ln322 = br void %l_S_k_0_k4" [kernel.cpp:322]   --->   Operation 60 'br' 'br_ln322' <Predicate = true> <Delay = 0.00>

State 8 <SV = 3> <Delay = 0.00>
ST_8 : Operation 61 [1/2] (0.00ns)   --->   "%call_ln0 = call void @Linear_layer_ds1_Pipeline_l_bias_i16_l_j15, i32 %v179, i24 %outp1_V, i24 %v252"   --->   Operation 61 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_8 : Operation 62 [1/1] (0.00ns)   --->   "%ret_ln347 = ret" [kernel.cpp:347]   --->   Operation 62 'ret' 'ret_ln347' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 1.59ns
The critical path consists of the following:
	'alloca' operation ('indvar_flatten13') [7]  (0 ns)
	'store' operation ('store_ln321', kernel.cpp:321) of constant 0 on local variable 'indvar_flatten13' [13]  (1.59 ns)

 <State 2>: 0ns
The critical path consists of the following:

 <State 3>: 5.82ns
The critical path consists of the following:
	'load' operation ('j14_load', kernel.cpp:322) on local variable 'j14' [23]  (0 ns)
	'icmp' operation ('icmp_ln322', kernel.cpp:322) [28]  (1.99 ns)
	'select' operation ('select_ln321', kernel.cpp:321) [29]  (0.697 ns)
	'add' operation ('add_ln322', kernel.cpp:322) [49]  (1.55 ns)
	'store' operation ('store_ln322', kernel.cpp:322) of variable 'add_ln322', kernel.cpp:322 on local variable 'j14' [52]  (1.59 ns)

 <State 4>: 7.16ns
The critical path consists of the following:
	'sub' operation ('empty_409', kernel.cpp:321) [37]  (0 ns)
	'add' operation ('empty_410', kernel.cpp:321) [43]  (3.9 ns)
	'getelementptr' operation ('outp1_V_addr', kernel.cpp:321) [45]  (0 ns)
	'load' operation ('outp1_V_load', kernel.cpp:329) on array 'outp1.V', kernel.cpp:310 [47]  (3.25 ns)

 <State 5>: 3.25ns
The critical path consists of the following:
	'load' operation ('outp1_V_load', kernel.cpp:329) on array 'outp1.V', kernel.cpp:310 [47]  (3.25 ns)

 <State 6>: 5.51ns
The critical path consists of the following:
	'call' operation ('call_ln329', kernel.cpp:329) to 'Linear_layer_ds1_Pipeline_l_S_k_0_k4' [48]  (5.51 ns)

 <State 7>: 0ns
The critical path consists of the following:

 <State 8>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
