begin_unit|revision:0.9.5;language:C;cregit-version:0.0.1
begin_comment
comment|/*-  * Copyright (c) 2007-2016 Solarflare Communications Inc.  * All rights reserved.  *  * Redistribution and use in source and binary forms, with or without  * modification, are permitted provided that the following conditions are met:  *  * 1. Redistributions of source code must retain the above copyright notice,  *    this list of conditions and the following disclaimer.  * 2. Redistributions in binary form must reproduce the above copyright notice,  *    this list of conditions and the following disclaimer in the documentation  *    and/or other materials provided with the distribution.  *  * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"  * AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO,  * THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR  * PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT OWNER OR  * CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL,  * EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO,  * PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS;  * OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY,  * WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR  * OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE,  * EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.  *  * The views and conclusions contained in the software and documentation are  * those of the authors and should not be interpreted as representing official  * policies, either expressed or implied, of the FreeBSD Project.  *  * $FreeBSD$  */
end_comment

begin_ifndef
ifndef|#
directive|ifndef
name|_SYS_EFX_REGS_PCI_H
end_ifndef

begin_define
define|#
directive|define
name|_SYS_EFX_REGS_PCI_H
end_define

begin_ifdef
ifdef|#
directive|ifdef
name|__cplusplus
end_ifdef

begin_extern
extern|extern
literal|"C"
block|{
endif|#
directive|endif
comment|/*  * PC_VEND_ID_REG(16bit):  * Vendor ID register  */
define|#
directive|define
name|PCR_AZ_VEND_ID_REG
value|0x00000000
comment|/* falcona0,falconb0,sienaa0,hunta0=pci_f0_config */
define|#
directive|define
name|PCRF_AZ_VEND_ID_LBN
value|0
define|#
directive|define
name|PCRF_AZ_VEND_ID_WIDTH
value|16
comment|/*  * PC_DEV_ID_REG(16bit):  * Device ID register  */
define|#
directive|define
name|PCR_AZ_DEV_ID_REG
value|0x00000002
comment|/* falcona0,falconb0,sienaa0,hunta0=pci_f0_config */
define|#
directive|define
name|PCRF_AZ_DEV_ID_LBN
value|0
define|#
directive|define
name|PCRF_AZ_DEV_ID_WIDTH
value|16
comment|/*  * PC_CMD_REG(16bit):  * Command register  */
define|#
directive|define
name|PCR_AZ_CMD_REG
value|0x00000004
comment|/* falcona0,falconb0,sienaa0,hunta0=pci_f0_config */
define|#
directive|define
name|PCRF_AZ_INTX_DIS_LBN
value|10
define|#
directive|define
name|PCRF_AZ_INTX_DIS_WIDTH
value|1
define|#
directive|define
name|PCRF_AZ_FB2B_EN_LBN
value|9
define|#
directive|define
name|PCRF_AZ_FB2B_EN_WIDTH
value|1
define|#
directive|define
name|PCRF_AZ_SERR_EN_LBN
value|8
define|#
directive|define
name|PCRF_AZ_SERR_EN_WIDTH
value|1
define|#
directive|define
name|PCRF_AZ_IDSEL_CTL_LBN
value|7
define|#
directive|define
name|PCRF_AZ_IDSEL_CTL_WIDTH
value|1
define|#
directive|define
name|PCRF_AZ_PERR_EN_LBN
value|6
define|#
directive|define
name|PCRF_AZ_PERR_EN_WIDTH
value|1
define|#
directive|define
name|PCRF_AZ_VGA_PAL_SNP_LBN
value|5
define|#
directive|define
name|PCRF_AZ_VGA_PAL_SNP_WIDTH
value|1
define|#
directive|define
name|PCRF_AZ_MWI_EN_LBN
value|4
define|#
directive|define
name|PCRF_AZ_MWI_EN_WIDTH
value|1
define|#
directive|define
name|PCRF_AZ_SPEC_CYC_LBN
value|3
define|#
directive|define
name|PCRF_AZ_SPEC_CYC_WIDTH
value|1
define|#
directive|define
name|PCRF_AZ_MST_EN_LBN
value|2
define|#
directive|define
name|PCRF_AZ_MST_EN_WIDTH
value|1
define|#
directive|define
name|PCRF_AZ_MEM_EN_LBN
value|1
define|#
directive|define
name|PCRF_AZ_MEM_EN_WIDTH
value|1
define|#
directive|define
name|PCRF_AZ_IO_EN_LBN
value|0
define|#
directive|define
name|PCRF_AZ_IO_EN_WIDTH
value|1
comment|/*  * PC_STAT_REG(16bit):  * Status register  */
define|#
directive|define
name|PCR_AZ_STAT_REG
value|0x00000006
comment|/* falcona0,falconb0,sienaa0,hunta0=pci_f0_config */
define|#
directive|define
name|PCRF_AZ_DET_PERR_LBN
value|15
define|#
directive|define
name|PCRF_AZ_DET_PERR_WIDTH
value|1
define|#
directive|define
name|PCRF_AZ_SIG_SERR_LBN
value|14
define|#
directive|define
name|PCRF_AZ_SIG_SERR_WIDTH
value|1
define|#
directive|define
name|PCRF_AZ_GOT_MABRT_LBN
value|13
define|#
directive|define
name|PCRF_AZ_GOT_MABRT_WIDTH
value|1
define|#
directive|define
name|PCRF_AZ_GOT_TABRT_LBN
value|12
define|#
directive|define
name|PCRF_AZ_GOT_TABRT_WIDTH
value|1
define|#
directive|define
name|PCRF_AZ_SIG_TABRT_LBN
value|11
define|#
directive|define
name|PCRF_AZ_SIG_TABRT_WIDTH
value|1
define|#
directive|define
name|PCRF_AZ_DEVSEL_TIM_LBN
value|9
define|#
directive|define
name|PCRF_AZ_DEVSEL_TIM_WIDTH
value|2
define|#
directive|define
name|PCRF_AZ_MDAT_PERR_LBN
value|8
define|#
directive|define
name|PCRF_AZ_MDAT_PERR_WIDTH
value|1
define|#
directive|define
name|PCRF_AZ_FB2B_CAP_LBN
value|7
define|#
directive|define
name|PCRF_AZ_FB2B_CAP_WIDTH
value|1
define|#
directive|define
name|PCRF_AZ_66MHZ_CAP_LBN
value|5
define|#
directive|define
name|PCRF_AZ_66MHZ_CAP_WIDTH
value|1
define|#
directive|define
name|PCRF_AZ_CAP_LIST_LBN
value|4
define|#
directive|define
name|PCRF_AZ_CAP_LIST_WIDTH
value|1
define|#
directive|define
name|PCRF_AZ_INTX_STAT_LBN
value|3
define|#
directive|define
name|PCRF_AZ_INTX_STAT_WIDTH
value|1
comment|/*  * PC_REV_ID_REG(8bit):  * Class code& revision ID register  */
define|#
directive|define
name|PCR_AZ_REV_ID_REG
value|0x00000008
comment|/* falcona0,falconb0,sienaa0,hunta0=pci_f0_config */
define|#
directive|define
name|PCRF_AZ_REV_ID_LBN
value|0
define|#
directive|define
name|PCRF_AZ_REV_ID_WIDTH
value|8
comment|/*  * PC_CC_REG(24bit):  * Class code register  */
define|#
directive|define
name|PCR_AZ_CC_REG
value|0x00000009
comment|/* falcona0,falconb0,sienaa0,hunta0=pci_f0_config */
define|#
directive|define
name|PCRF_AZ_BASE_CC_LBN
value|16
define|#
directive|define
name|PCRF_AZ_BASE_CC_WIDTH
value|8
define|#
directive|define
name|PCRF_AZ_SUB_CC_LBN
value|8
define|#
directive|define
name|PCRF_AZ_SUB_CC_WIDTH
value|8
define|#
directive|define
name|PCRF_AZ_PROG_IF_LBN
value|0
define|#
directive|define
name|PCRF_AZ_PROG_IF_WIDTH
value|8
comment|/*  * PC_CACHE_LSIZE_REG(8bit):  * Cache line size  */
define|#
directive|define
name|PCR_AZ_CACHE_LSIZE_REG
value|0x0000000c
comment|/* falcona0,falconb0,sienaa0,hunta0=pci_f0_config */
define|#
directive|define
name|PCRF_AZ_CACHE_LSIZE_LBN
value|0
define|#
directive|define
name|PCRF_AZ_CACHE_LSIZE_WIDTH
value|8
comment|/*  * PC_MST_LAT_REG(8bit):  * Master latency timer register  */
define|#
directive|define
name|PCR_AZ_MST_LAT_REG
value|0x0000000d
comment|/* falcona0,falconb0,sienaa0,hunta0=pci_f0_config */
define|#
directive|define
name|PCRF_AZ_MST_LAT_LBN
value|0
define|#
directive|define
name|PCRF_AZ_MST_LAT_WIDTH
value|8
comment|/*  * PC_HDR_TYPE_REG(8bit):  * Header type register  */
define|#
directive|define
name|PCR_AZ_HDR_TYPE_REG
value|0x0000000e
comment|/* falcona0,falconb0,sienaa0,hunta0=pci_f0_config */
define|#
directive|define
name|PCRF_AZ_MULT_FUNC_LBN
value|7
define|#
directive|define
name|PCRF_AZ_MULT_FUNC_WIDTH
value|1
define|#
directive|define
name|PCRF_AZ_TYPE_LBN
value|0
define|#
directive|define
name|PCRF_AZ_TYPE_WIDTH
value|7
comment|/*  * PC_BIST_REG(8bit):  * BIST register  */
define|#
directive|define
name|PCR_AZ_BIST_REG
value|0x0000000f
comment|/* falcona0,falconb0,sienaa0,hunta0=pci_f0_config */
define|#
directive|define
name|PCRF_AZ_BIST_LBN
value|0
define|#
directive|define
name|PCRF_AZ_BIST_WIDTH
value|8
comment|/*  * PC_BAR0_REG(32bit):  * Primary function base address register 0  */
define|#
directive|define
name|PCR_AZ_BAR0_REG
value|0x00000010
comment|/* falcona0,falconb0,sienaa0,hunta0=pci_f0_config */
define|#
directive|define
name|PCRF_AZ_BAR0_LBN
value|4
define|#
directive|define
name|PCRF_AZ_BAR0_WIDTH
value|28
define|#
directive|define
name|PCRF_AZ_BAR0_PREF_LBN
value|3
define|#
directive|define
name|PCRF_AZ_BAR0_PREF_WIDTH
value|1
define|#
directive|define
name|PCRF_AZ_BAR0_TYPE_LBN
value|1
define|#
directive|define
name|PCRF_AZ_BAR0_TYPE_WIDTH
value|2
define|#
directive|define
name|PCRF_AZ_BAR0_IOM_LBN
value|0
define|#
directive|define
name|PCRF_AZ_BAR0_IOM_WIDTH
value|1
comment|/*  * PC_BAR1_REG(32bit):  * Primary function base address register 1, BAR1 is not implemented so read only.  */
define|#
directive|define
name|PCR_DZ_BAR1_REG
value|0x00000014
comment|/* hunta0=pci_f0_config */
define|#
directive|define
name|PCRF_DZ_BAR1_LBN
value|0
define|#
directive|define
name|PCRF_DZ_BAR1_WIDTH
value|32
comment|/*  * PC_BAR2_LO_REG(32bit):  * Primary function base address register 2 low bits  */
define|#
directive|define
name|PCR_AZ_BAR2_LO_REG
value|0x00000018
comment|/* falcona0,falconb0,sienaa0,hunta0=pci_f0_config */
define|#
directive|define
name|PCRF_AZ_BAR2_LO_LBN
value|4
define|#
directive|define
name|PCRF_AZ_BAR2_LO_WIDTH
value|28
define|#
directive|define
name|PCRF_AZ_BAR2_PREF_LBN
value|3
define|#
directive|define
name|PCRF_AZ_BAR2_PREF_WIDTH
value|1
define|#
directive|define
name|PCRF_AZ_BAR2_TYPE_LBN
value|1
define|#
directive|define
name|PCRF_AZ_BAR2_TYPE_WIDTH
value|2
define|#
directive|define
name|PCRF_AZ_BAR2_IOM_LBN
value|0
define|#
directive|define
name|PCRF_AZ_BAR2_IOM_WIDTH
value|1
comment|/*  * PC_BAR2_HI_REG(32bit):  * Primary function base address register 2 high bits  */
define|#
directive|define
name|PCR_AZ_BAR2_HI_REG
value|0x0000001c
comment|/* falcona0,falconb0,sienaa0,hunta0=pci_f0_config */
define|#
directive|define
name|PCRF_AZ_BAR2_HI_LBN
value|0
define|#
directive|define
name|PCRF_AZ_BAR2_HI_WIDTH
value|32
comment|/*  * PC_BAR4_LO_REG(32bit):  * Primary function base address register 2 low bits  */
define|#
directive|define
name|PCR_CZ_BAR4_LO_REG
value|0x00000020
comment|/* sienaa0,hunta0=pci_f0_config */
define|#
directive|define
name|PCRF_CZ_BAR4_LO_LBN
value|4
define|#
directive|define
name|PCRF_CZ_BAR4_LO_WIDTH
value|28
define|#
directive|define
name|PCRF_CZ_BAR4_PREF_LBN
value|3
define|#
directive|define
name|PCRF_CZ_BAR4_PREF_WIDTH
value|1
define|#
directive|define
name|PCRF_CZ_BAR4_TYPE_LBN
value|1
define|#
directive|define
name|PCRF_CZ_BAR4_TYPE_WIDTH
value|2
define|#
directive|define
name|PCRF_CZ_BAR4_IOM_LBN
value|0
define|#
directive|define
name|PCRF_CZ_BAR4_IOM_WIDTH
value|1
comment|/*  * PC_BAR4_HI_REG(32bit):  * Primary function base address register 2 high bits  */
define|#
directive|define
name|PCR_CZ_BAR4_HI_REG
value|0x00000024
comment|/* sienaa0,hunta0=pci_f0_config */
define|#
directive|define
name|PCRF_CZ_BAR4_HI_LBN
value|0
define|#
directive|define
name|PCRF_CZ_BAR4_HI_WIDTH
value|32
comment|/*  * PC_SS_VEND_ID_REG(16bit):  * Sub-system vendor ID register  */
define|#
directive|define
name|PCR_AZ_SS_VEND_ID_REG
value|0x0000002c
comment|/* falcona0,falconb0,sienaa0,hunta0=pci_f0_config */
define|#
directive|define
name|PCRF_AZ_SS_VEND_ID_LBN
value|0
define|#
directive|define
name|PCRF_AZ_SS_VEND_ID_WIDTH
value|16
comment|/*  * PC_SS_ID_REG(16bit):  * Sub-system ID register  */
define|#
directive|define
name|PCR_AZ_SS_ID_REG
value|0x0000002e
comment|/* falcona0,falconb0,sienaa0,hunta0=pci_f0_config */
define|#
directive|define
name|PCRF_AZ_SS_ID_LBN
value|0
define|#
directive|define
name|PCRF_AZ_SS_ID_WIDTH
value|16
comment|/*  * PC_EXPROM_BAR_REG(32bit):  * Expansion ROM base address register  */
define|#
directive|define
name|PCR_AZ_EXPROM_BAR_REG
value|0x00000030
comment|/* falcona0,falconb0,sienaa0,hunta0=pci_f0_config */
define|#
directive|define
name|PCRF_AZ_EXPROM_BAR_LBN
value|11
define|#
directive|define
name|PCRF_AZ_EXPROM_BAR_WIDTH
value|21
define|#
directive|define
name|PCRF_AB_EXPROM_MIN_SIZE_LBN
value|2
define|#
directive|define
name|PCRF_AB_EXPROM_MIN_SIZE_WIDTH
value|9
define|#
directive|define
name|PCRF_CZ_EXPROM_MIN_SIZE_LBN
value|1
define|#
directive|define
name|PCRF_CZ_EXPROM_MIN_SIZE_WIDTH
value|10
define|#
directive|define
name|PCRF_AB_EXPROM_FEATURE_ENABLE_LBN
value|1
define|#
directive|define
name|PCRF_AB_EXPROM_FEATURE_ENABLE_WIDTH
value|1
define|#
directive|define
name|PCRF_AZ_EXPROM_EN_LBN
value|0
define|#
directive|define
name|PCRF_AZ_EXPROM_EN_WIDTH
value|1
comment|/*  * PC_CAP_PTR_REG(8bit):  * Capability pointer register  */
define|#
directive|define
name|PCR_AZ_CAP_PTR_REG
value|0x00000034
comment|/* falcona0,falconb0,sienaa0,hunta0=pci_f0_config */
define|#
directive|define
name|PCRF_AZ_CAP_PTR_LBN
value|0
define|#
directive|define
name|PCRF_AZ_CAP_PTR_WIDTH
value|8
comment|/*  * PC_INT_LINE_REG(8bit):  * Interrupt line register  */
define|#
directive|define
name|PCR_AZ_INT_LINE_REG
value|0x0000003c
comment|/* falcona0,falconb0,sienaa0,hunta0=pci_f0_config */
define|#
directive|define
name|PCRF_AZ_INT_LINE_LBN
value|0
define|#
directive|define
name|PCRF_AZ_INT_LINE_WIDTH
value|8
comment|/*  * PC_INT_PIN_REG(8bit):  * Interrupt pin register  */
define|#
directive|define
name|PCR_AZ_INT_PIN_REG
value|0x0000003d
comment|/* falcona0,falconb0,sienaa0,hunta0=pci_f0_config */
define|#
directive|define
name|PCRF_AZ_INT_PIN_LBN
value|0
define|#
directive|define
name|PCRF_AZ_INT_PIN_WIDTH
value|8
define|#
directive|define
name|PCFE_DZ_INTPIN_INTD
value|4
define|#
directive|define
name|PCFE_DZ_INTPIN_INTC
value|3
define|#
directive|define
name|PCFE_DZ_INTPIN_INTB
value|2
define|#
directive|define
name|PCFE_DZ_INTPIN_INTA
value|1
comment|/*  * PC_PM_CAP_ID_REG(8bit):  * Power management capability ID  */
define|#
directive|define
name|PCR_AZ_PM_CAP_ID_REG
value|0x00000040
comment|/* falcona0,falconb0,sienaa0,hunta0=pci_f0_config */
define|#
directive|define
name|PCRF_AZ_PM_CAP_ID_LBN
value|0
define|#
directive|define
name|PCRF_AZ_PM_CAP_ID_WIDTH
value|8
comment|/*  * PC_PM_NXT_PTR_REG(8bit):  * Power management next item pointer  */
define|#
directive|define
name|PCR_AZ_PM_NXT_PTR_REG
value|0x00000041
comment|/* falcona0,falconb0,sienaa0,hunta0=pci_f0_config */
define|#
directive|define
name|PCRF_AZ_PM_NXT_PTR_LBN
value|0
define|#
directive|define
name|PCRF_AZ_PM_NXT_PTR_WIDTH
value|8
comment|/*  * PC_PM_CAP_REG(16bit):  * Power management capabilities register  */
define|#
directive|define
name|PCR_AZ_PM_CAP_REG
value|0x00000042
comment|/* falcona0,falconb0,sienaa0,hunta0=pci_f0_config */
define|#
directive|define
name|PCRF_AZ_PM_PME_SUPT_LBN
value|11
define|#
directive|define
name|PCRF_AZ_PM_PME_SUPT_WIDTH
value|5
define|#
directive|define
name|PCRF_AZ_PM_D2_SUPT_LBN
value|10
define|#
directive|define
name|PCRF_AZ_PM_D2_SUPT_WIDTH
value|1
define|#
directive|define
name|PCRF_AZ_PM_D1_SUPT_LBN
value|9
define|#
directive|define
name|PCRF_AZ_PM_D1_SUPT_WIDTH
value|1
define|#
directive|define
name|PCRF_AZ_PM_AUX_CURR_LBN
value|6
define|#
directive|define
name|PCRF_AZ_PM_AUX_CURR_WIDTH
value|3
define|#
directive|define
name|PCRF_AZ_PM_DSI_LBN
value|5
define|#
directive|define
name|PCRF_AZ_PM_DSI_WIDTH
value|1
define|#
directive|define
name|PCRF_AZ_PM_PME_CLK_LBN
value|3
define|#
directive|define
name|PCRF_AZ_PM_PME_CLK_WIDTH
value|1
define|#
directive|define
name|PCRF_AZ_PM_PME_VER_LBN
value|0
define|#
directive|define
name|PCRF_AZ_PM_PME_VER_WIDTH
value|3
comment|/*  * PC_PM_CS_REG(16bit):  * Power management control& status register  */
define|#
directive|define
name|PCR_AZ_PM_CS_REG
value|0x00000044
comment|/* falcona0,falconb0,sienaa0,hunta0=pci_f0_config */
define|#
directive|define
name|PCRF_AZ_PM_PME_STAT_LBN
value|15
define|#
directive|define
name|PCRF_AZ_PM_PME_STAT_WIDTH
value|1
define|#
directive|define
name|PCRF_AZ_PM_DAT_SCALE_LBN
value|13
define|#
directive|define
name|PCRF_AZ_PM_DAT_SCALE_WIDTH
value|2
define|#
directive|define
name|PCRF_AZ_PM_DAT_SEL_LBN
value|9
define|#
directive|define
name|PCRF_AZ_PM_DAT_SEL_WIDTH
value|4
define|#
directive|define
name|PCRF_AZ_PM_PME_EN_LBN
value|8
define|#
directive|define
name|PCRF_AZ_PM_PME_EN_WIDTH
value|1
define|#
directive|define
name|PCRF_CZ_NO_SOFT_RESET_LBN
value|3
define|#
directive|define
name|PCRF_CZ_NO_SOFT_RESET_WIDTH
value|1
define|#
directive|define
name|PCRF_AZ_PM_PWR_ST_LBN
value|0
define|#
directive|define
name|PCRF_AZ_PM_PWR_ST_WIDTH
value|2
comment|/*  * PC_MSI_CAP_ID_REG(8bit):  * MSI capability ID  */
define|#
directive|define
name|PCR_AZ_MSI_CAP_ID_REG
value|0x00000050
comment|/* falcona0,falconb0,sienaa0,hunta0=pci_f0_config */
define|#
directive|define
name|PCRF_AZ_MSI_CAP_ID_LBN
value|0
define|#
directive|define
name|PCRF_AZ_MSI_CAP_ID_WIDTH
value|8
comment|/*  * PC_MSI_NXT_PTR_REG(8bit):  * MSI next item pointer  */
define|#
directive|define
name|PCR_AZ_MSI_NXT_PTR_REG
value|0x00000051
comment|/* falcona0,falconb0,sienaa0,hunta0=pci_f0_config */
define|#
directive|define
name|PCRF_AZ_MSI_NXT_PTR_LBN
value|0
define|#
directive|define
name|PCRF_AZ_MSI_NXT_PTR_WIDTH
value|8
comment|/*  * PC_MSI_CTL_REG(16bit):  * MSI control register  */
define|#
directive|define
name|PCR_AZ_MSI_CTL_REG
value|0x00000052
comment|/* falcona0,falconb0,sienaa0,hunta0=pci_f0_config */
define|#
directive|define
name|PCRF_AZ_MSI_64_EN_LBN
value|7
define|#
directive|define
name|PCRF_AZ_MSI_64_EN_WIDTH
value|1
define|#
directive|define
name|PCRF_AZ_MSI_MULT_MSG_EN_LBN
value|4
define|#
directive|define
name|PCRF_AZ_MSI_MULT_MSG_EN_WIDTH
value|3
define|#
directive|define
name|PCRF_AZ_MSI_MULT_MSG_CAP_LBN
value|1
define|#
directive|define
name|PCRF_AZ_MSI_MULT_MSG_CAP_WIDTH
value|3
define|#
directive|define
name|PCRF_AZ_MSI_EN_LBN
value|0
define|#
directive|define
name|PCRF_AZ_MSI_EN_WIDTH
value|1
comment|/*  * PC_MSI_ADR_LO_REG(32bit):  * MSI low 32 bits address register  */
define|#
directive|define
name|PCR_AZ_MSI_ADR_LO_REG
value|0x00000054
comment|/* falcona0,falconb0,sienaa0,hunta0=pci_f0_config */
define|#
directive|define
name|PCRF_AZ_MSI_ADR_LO_LBN
value|2
define|#
directive|define
name|PCRF_AZ_MSI_ADR_LO_WIDTH
value|30
comment|/*  * PC_MSI_ADR_HI_REG(32bit):  * MSI high 32 bits address register  */
define|#
directive|define
name|PCR_AZ_MSI_ADR_HI_REG
value|0x00000058
comment|/* falcona0,falconb0,sienaa0,hunta0=pci_f0_config */
define|#
directive|define
name|PCRF_AZ_MSI_ADR_HI_LBN
value|0
define|#
directive|define
name|PCRF_AZ_MSI_ADR_HI_WIDTH
value|32
comment|/*  * PC_MSI_DAT_REG(16bit):  * MSI data register  */
define|#
directive|define
name|PCR_AZ_MSI_DAT_REG
value|0x0000005c
comment|/* falcona0,falconb0,sienaa0,hunta0=pci_f0_config */
define|#
directive|define
name|PCRF_AZ_MSI_DAT_LBN
value|0
define|#
directive|define
name|PCRF_AZ_MSI_DAT_WIDTH
value|16
comment|/*  * PC_PCIE_CAP_LIST_REG(16bit):  * PCIe capability list register  */
define|#
directive|define
name|PCR_AB_PCIE_CAP_LIST_REG
value|0x00000060
comment|/* falcona0,falconb0=pci_f0_config */
define|#
directive|define
name|PCR_CZ_PCIE_CAP_LIST_REG
value|0x00000070
comment|/* sienaa0,hunta0=pci_f0_config */
define|#
directive|define
name|PCRF_AZ_PCIE_NXT_PTR_LBN
value|8
define|#
directive|define
name|PCRF_AZ_PCIE_NXT_PTR_WIDTH
value|8
define|#
directive|define
name|PCRF_AZ_PCIE_CAP_ID_LBN
value|0
define|#
directive|define
name|PCRF_AZ_PCIE_CAP_ID_WIDTH
value|8
comment|/*  * PC_PCIE_CAP_REG(16bit):  * PCIe capability register  */
define|#
directive|define
name|PCR_AB_PCIE_CAP_REG
value|0x00000062
comment|/* falcona0,falconb0=pci_f0_config */
define|#
directive|define
name|PCR_CZ_PCIE_CAP_REG
value|0x00000072
comment|/* sienaa0,hunta0=pci_f0_config */
define|#
directive|define
name|PCRF_AZ_PCIE_INT_MSG_NUM_LBN
value|9
define|#
directive|define
name|PCRF_AZ_PCIE_INT_MSG_NUM_WIDTH
value|5
define|#
directive|define
name|PCRF_AZ_PCIE_SLOT_IMP_LBN
value|8
define|#
directive|define
name|PCRF_AZ_PCIE_SLOT_IMP_WIDTH
value|1
define|#
directive|define
name|PCRF_AZ_PCIE_DEV_PORT_TYPE_LBN
value|4
define|#
directive|define
name|PCRF_AZ_PCIE_DEV_PORT_TYPE_WIDTH
value|4
define|#
directive|define
name|PCRF_AZ_PCIE_CAP_VER_LBN
value|0
define|#
directive|define
name|PCRF_AZ_PCIE_CAP_VER_WIDTH
value|4
comment|/*  * PC_DEV_CAP_REG(32bit):  * PCIe device capabilities register  */
define|#
directive|define
name|PCR_AB_DEV_CAP_REG
value|0x00000064
comment|/* falcona0,falconb0=pci_f0_config */
define|#
directive|define
name|PCR_CZ_DEV_CAP_REG
value|0x00000074
comment|/* sienaa0=pci_f0_config,hunta0=pci_f0_config */
define|#
directive|define
name|PCRF_CZ_CAP_FN_LEVEL_RESET_LBN
value|28
define|#
directive|define
name|PCRF_CZ_CAP_FN_LEVEL_RESET_WIDTH
value|1
define|#
directive|define
name|PCRF_AZ_CAP_SLOT_PWR_SCL_LBN
value|26
define|#
directive|define
name|PCRF_AZ_CAP_SLOT_PWR_SCL_WIDTH
value|2
define|#
directive|define
name|PCRF_AZ_CAP_SLOT_PWR_VAL_LBN
value|18
define|#
directive|define
name|PCRF_AZ_CAP_SLOT_PWR_VAL_WIDTH
value|8
define|#
directive|define
name|PCRF_CZ_ROLE_BASE_ERR_REPORTING_LBN
value|15
define|#
directive|define
name|PCRF_CZ_ROLE_BASE_ERR_REPORTING_WIDTH
value|1
define|#
directive|define
name|PCRF_AB_PWR_IND_LBN
value|14
define|#
directive|define
name|PCRF_AB_PWR_IND_WIDTH
value|1
define|#
directive|define
name|PCRF_AB_ATTN_IND_LBN
value|13
define|#
directive|define
name|PCRF_AB_ATTN_IND_WIDTH
value|1
define|#
directive|define
name|PCRF_AB_ATTN_BUTTON_LBN
value|12
define|#
directive|define
name|PCRF_AB_ATTN_BUTTON_WIDTH
value|1
define|#
directive|define
name|PCRF_AZ_ENDPT_L1_LAT_LBN
value|9
define|#
directive|define
name|PCRF_AZ_ENDPT_L1_LAT_WIDTH
value|3
define|#
directive|define
name|PCRF_AZ_ENDPT_L0_LAT_LBN
value|6
define|#
directive|define
name|PCRF_AZ_ENDPT_L0_LAT_WIDTH
value|3
define|#
directive|define
name|PCRF_AZ_TAG_FIELD_LBN
value|5
define|#
directive|define
name|PCRF_AZ_TAG_FIELD_WIDTH
value|1
define|#
directive|define
name|PCRF_AZ_PHAN_FUNC_LBN
value|3
define|#
directive|define
name|PCRF_AZ_PHAN_FUNC_WIDTH
value|2
define|#
directive|define
name|PCRF_AZ_MAX_PAYL_SIZE_SUPT_LBN
value|0
define|#
directive|define
name|PCRF_AZ_MAX_PAYL_SIZE_SUPT_WIDTH
value|3
comment|/*  * PC_DEV_CTL_REG(16bit):  * PCIe device control register  */
define|#
directive|define
name|PCR_AB_DEV_CTL_REG
value|0x00000068
comment|/* falcona0,falconb0=pci_f0_config */
define|#
directive|define
name|PCR_CZ_DEV_CTL_REG
value|0x00000078
comment|/* sienaa0,hunta0=pci_f0_config */
define|#
directive|define
name|PCRF_CZ_FN_LEVEL_RESET_LBN
value|15
define|#
directive|define
name|PCRF_CZ_FN_LEVEL_RESET_WIDTH
value|1
define|#
directive|define
name|PCRF_AZ_MAX_RD_REQ_SIZE_LBN
value|12
define|#
directive|define
name|PCRF_AZ_MAX_RD_REQ_SIZE_WIDTH
value|3
define|#
directive|define
name|PCFE_AZ_MAX_RD_REQ_SIZE_4096
value|5
define|#
directive|define
name|PCFE_AZ_MAX_RD_REQ_SIZE_2048
value|4
define|#
directive|define
name|PCFE_AZ_MAX_RD_REQ_SIZE_1024
value|3
define|#
directive|define
name|PCFE_AZ_MAX_RD_REQ_SIZE_512
value|2
define|#
directive|define
name|PCFE_AZ_MAX_RD_REQ_SIZE_256
value|1
define|#
directive|define
name|PCFE_AZ_MAX_RD_REQ_SIZE_128
value|0
define|#
directive|define
name|PCRF_AZ_EN_NO_SNOOP_LBN
value|11
define|#
directive|define
name|PCRF_AZ_EN_NO_SNOOP_WIDTH
value|1
define|#
directive|define
name|PCRF_AZ_AUX_PWR_PM_EN_LBN
value|10
define|#
directive|define
name|PCRF_AZ_AUX_PWR_PM_EN_WIDTH
value|1
define|#
directive|define
name|PCRF_AZ_PHAN_FUNC_EN_LBN
value|9
define|#
directive|define
name|PCRF_AZ_PHAN_FUNC_EN_WIDTH
value|1
define|#
directive|define
name|PCRF_AB_DEV_CAP_REG_RSVD0_LBN
value|8
define|#
directive|define
name|PCRF_AB_DEV_CAP_REG_RSVD0_WIDTH
value|1
define|#
directive|define
name|PCRF_CZ_EXTENDED_TAG_EN_LBN
value|8
define|#
directive|define
name|PCRF_CZ_EXTENDED_TAG_EN_WIDTH
value|1
define|#
directive|define
name|PCRF_AZ_MAX_PAYL_SIZE_LBN
value|5
define|#
directive|define
name|PCRF_AZ_MAX_PAYL_SIZE_WIDTH
value|3
define|#
directive|define
name|PCFE_AZ_MAX_PAYL_SIZE_4096
value|5
define|#
directive|define
name|PCFE_AZ_MAX_PAYL_SIZE_2048
value|4
define|#
directive|define
name|PCFE_AZ_MAX_PAYL_SIZE_1024
value|3
define|#
directive|define
name|PCFE_AZ_MAX_PAYL_SIZE_512
value|2
define|#
directive|define
name|PCFE_AZ_MAX_PAYL_SIZE_256
value|1
define|#
directive|define
name|PCFE_AZ_MAX_PAYL_SIZE_128
value|0
define|#
directive|define
name|PCRF_AZ_EN_RELAX_ORDER_LBN
value|4
define|#
directive|define
name|PCRF_AZ_EN_RELAX_ORDER_WIDTH
value|1
define|#
directive|define
name|PCRF_AZ_UNSUP_REQ_RPT_EN_LBN
value|3
define|#
directive|define
name|PCRF_AZ_UNSUP_REQ_RPT_EN_WIDTH
value|1
define|#
directive|define
name|PCRF_AZ_FATAL_ERR_RPT_EN_LBN
value|2
define|#
directive|define
name|PCRF_AZ_FATAL_ERR_RPT_EN_WIDTH
value|1
define|#
directive|define
name|PCRF_AZ_NONFATAL_ERR_RPT_EN_LBN
value|1
define|#
directive|define
name|PCRF_AZ_NONFATAL_ERR_RPT_EN_WIDTH
value|1
define|#
directive|define
name|PCRF_AZ_CORR_ERR_RPT_EN_LBN
value|0
define|#
directive|define
name|PCRF_AZ_CORR_ERR_RPT_EN_WIDTH
value|1
comment|/*  * PC_DEV_STAT_REG(16bit):  * PCIe device status register  */
define|#
directive|define
name|PCR_AB_DEV_STAT_REG
value|0x0000006a
comment|/* falcona0,falconb0=pci_f0_config */
define|#
directive|define
name|PCR_CZ_DEV_STAT_REG
value|0x0000007a
comment|/* sienaa0,hunta0=pci_f0_config */
define|#
directive|define
name|PCRF_AZ_TRNS_PEND_LBN
value|5
define|#
directive|define
name|PCRF_AZ_TRNS_PEND_WIDTH
value|1
define|#
directive|define
name|PCRF_AZ_AUX_PWR_DET_LBN
value|4
define|#
directive|define
name|PCRF_AZ_AUX_PWR_DET_WIDTH
value|1
define|#
directive|define
name|PCRF_AZ_UNSUP_REQ_DET_LBN
value|3
define|#
directive|define
name|PCRF_AZ_UNSUP_REQ_DET_WIDTH
value|1
define|#
directive|define
name|PCRF_AZ_FATAL_ERR_DET_LBN
value|2
define|#
directive|define
name|PCRF_AZ_FATAL_ERR_DET_WIDTH
value|1
define|#
directive|define
name|PCRF_AZ_NONFATAL_ERR_DET_LBN
value|1
define|#
directive|define
name|PCRF_AZ_NONFATAL_ERR_DET_WIDTH
value|1
define|#
directive|define
name|PCRF_AZ_CORR_ERR_DET_LBN
value|0
define|#
directive|define
name|PCRF_AZ_CORR_ERR_DET_WIDTH
value|1
comment|/*  * PC_LNK_CAP_REG(32bit):  * PCIe link capabilities register  */
define|#
directive|define
name|PCR_AB_LNK_CAP_REG
value|0x0000006c
comment|/* falcona0,falconb0=pci_f0_config */
define|#
directive|define
name|PCR_CZ_LNK_CAP_REG
value|0x0000007c
comment|/* sienaa0,hunta0=pci_f0_config */
define|#
directive|define
name|PCRF_AZ_PORT_NUM_LBN
value|24
define|#
directive|define
name|PCRF_AZ_PORT_NUM_WIDTH
value|8
define|#
directive|define
name|PCRF_DZ_ASPM_OPTIONALITY_CAP_LBN
value|22
define|#
directive|define
name|PCRF_DZ_ASPM_OPTIONALITY_CAP_WIDTH
value|1
define|#
directive|define
name|PCRF_CZ_LINK_BWDITH_NOTIF_CAP_LBN
value|21
define|#
directive|define
name|PCRF_CZ_LINK_BWDITH_NOTIF_CAP_WIDTH
value|1
define|#
directive|define
name|PCRF_CZ_DATA_LINK_ACTIVE_RPT_CAP_LBN
value|20
define|#
directive|define
name|PCRF_CZ_DATA_LINK_ACTIVE_RPT_CAP_WIDTH
value|1
define|#
directive|define
name|PCRF_CZ_SURPISE_DOWN_RPT_CAP_LBN
value|19
define|#
directive|define
name|PCRF_CZ_SURPISE_DOWN_RPT_CAP_WIDTH
value|1
define|#
directive|define
name|PCRF_CZ_CLOCK_PWR_MNGMNT_CAP_LBN
value|18
define|#
directive|define
name|PCRF_CZ_CLOCK_PWR_MNGMNT_CAP_WIDTH
value|1
define|#
directive|define
name|PCRF_AZ_DEF_L1_EXIT_LAT_LBN
value|15
define|#
directive|define
name|PCRF_AZ_DEF_L1_EXIT_LAT_WIDTH
value|3
define|#
directive|define
name|PCRF_AZ_DEF_L0_EXIT_LATPORT_NUM_LBN
value|12
define|#
directive|define
name|PCRF_AZ_DEF_L0_EXIT_LATPORT_NUM_WIDTH
value|3
define|#
directive|define
name|PCRF_AZ_AS_LNK_PM_SUPT_LBN
value|10
define|#
directive|define
name|PCRF_AZ_AS_LNK_PM_SUPT_WIDTH
value|2
define|#
directive|define
name|PCRF_AZ_MAX_LNK_WIDTH_LBN
value|4
define|#
directive|define
name|PCRF_AZ_MAX_LNK_WIDTH_WIDTH
value|6
define|#
directive|define
name|PCRF_AZ_MAX_LNK_SP_LBN
value|0
define|#
directive|define
name|PCRF_AZ_MAX_LNK_SP_WIDTH
value|4
comment|/*  * PC_LNK_CTL_REG(16bit):  * PCIe link control register  */
define|#
directive|define
name|PCR_AB_LNK_CTL_REG
value|0x00000070
comment|/* falcona0,falconb0=pci_f0_config */
define|#
directive|define
name|PCR_CZ_LNK_CTL_REG
value|0x00000080
comment|/* sienaa0,hunta0=pci_f0_config */
define|#
directive|define
name|PCRF_AZ_EXT_SYNC_LBN
value|7
define|#
directive|define
name|PCRF_AZ_EXT_SYNC_WIDTH
value|1
define|#
directive|define
name|PCRF_AZ_COMM_CLK_CFG_LBN
value|6
define|#
directive|define
name|PCRF_AZ_COMM_CLK_CFG_WIDTH
value|1
define|#
directive|define
name|PCRF_AB_LNK_CTL_REG_RSVD0_LBN
value|5
define|#
directive|define
name|PCRF_AB_LNK_CTL_REG_RSVD0_WIDTH
value|1
define|#
directive|define
name|PCRF_CZ_LNK_RETRAIN_LBN
value|5
define|#
directive|define
name|PCRF_CZ_LNK_RETRAIN_WIDTH
value|1
define|#
directive|define
name|PCRF_AZ_LNK_DIS_LBN
value|4
define|#
directive|define
name|PCRF_AZ_LNK_DIS_WIDTH
value|1
define|#
directive|define
name|PCRF_AZ_RD_COM_BDRY_LBN
value|3
define|#
directive|define
name|PCRF_AZ_RD_COM_BDRY_WIDTH
value|1
define|#
directive|define
name|PCRF_AZ_ACT_ST_LNK_PM_CTL_LBN
value|0
define|#
directive|define
name|PCRF_AZ_ACT_ST_LNK_PM_CTL_WIDTH
value|2
comment|/*  * PC_LNK_STAT_REG(16bit):  * PCIe link status register  */
define|#
directive|define
name|PCR_AB_LNK_STAT_REG
value|0x00000072
comment|/* falcona0,falconb0=pci_f0_config */
define|#
directive|define
name|PCR_CZ_LNK_STAT_REG
value|0x00000082
comment|/* sienaa0,hunta0=pci_f0_config */
define|#
directive|define
name|PCRF_AZ_SLOT_CLK_CFG_LBN
value|12
define|#
directive|define
name|PCRF_AZ_SLOT_CLK_CFG_WIDTH
value|1
define|#
directive|define
name|PCRF_AZ_LNK_TRAIN_LBN
value|11
define|#
directive|define
name|PCRF_AZ_LNK_TRAIN_WIDTH
value|1
define|#
directive|define
name|PCRF_AB_TRAIN_ERR_LBN
value|10
define|#
directive|define
name|PCRF_AB_TRAIN_ERR_WIDTH
value|1
define|#
directive|define
name|PCRF_AZ_LNK_WIDTH_LBN
value|4
define|#
directive|define
name|PCRF_AZ_LNK_WIDTH_WIDTH
value|6
define|#
directive|define
name|PCRF_AZ_LNK_SP_LBN
value|0
define|#
directive|define
name|PCRF_AZ_LNK_SP_WIDTH
value|4
comment|/*  * PC_SLOT_CAP_REG(32bit):  * PCIe slot capabilities register  */
define|#
directive|define
name|PCR_AB_SLOT_CAP_REG
value|0x00000074
comment|/* falcona0,falconb0=pci_f0_config */
define|#
directive|define
name|PCRF_AB_SLOT_NUM_LBN
value|19
define|#
directive|define
name|PCRF_AB_SLOT_NUM_WIDTH
value|13
define|#
directive|define
name|PCRF_AB_SLOT_PWR_LIM_SCL_LBN
value|15
define|#
directive|define
name|PCRF_AB_SLOT_PWR_LIM_SCL_WIDTH
value|2
define|#
directive|define
name|PCRF_AB_SLOT_PWR_LIM_VAL_LBN
value|7
define|#
directive|define
name|PCRF_AB_SLOT_PWR_LIM_VAL_WIDTH
value|8
define|#
directive|define
name|PCRF_AB_SLOT_HP_CAP_LBN
value|6
define|#
directive|define
name|PCRF_AB_SLOT_HP_CAP_WIDTH
value|1
define|#
directive|define
name|PCRF_AB_SLOT_HP_SURP_LBN
value|5
define|#
directive|define
name|PCRF_AB_SLOT_HP_SURP_WIDTH
value|1
define|#
directive|define
name|PCRF_AB_SLOT_PWR_IND_PRST_LBN
value|4
define|#
directive|define
name|PCRF_AB_SLOT_PWR_IND_PRST_WIDTH
value|1
define|#
directive|define
name|PCRF_AB_SLOT_ATTN_IND_PRST_LBN
value|3
define|#
directive|define
name|PCRF_AB_SLOT_ATTN_IND_PRST_WIDTH
value|1
define|#
directive|define
name|PCRF_AB_SLOT_MRL_SENS_PRST_LBN
value|2
define|#
directive|define
name|PCRF_AB_SLOT_MRL_SENS_PRST_WIDTH
value|1
define|#
directive|define
name|PCRF_AB_SLOT_PWR_CTL_PRST_LBN
value|1
define|#
directive|define
name|PCRF_AB_SLOT_PWR_CTL_PRST_WIDTH
value|1
define|#
directive|define
name|PCRF_AB_SLOT_ATTN_BUT_PRST_LBN
value|0
define|#
directive|define
name|PCRF_AB_SLOT_ATTN_BUT_PRST_WIDTH
value|1
comment|/*  * PC_SLOT_CTL_REG(16bit):  * PCIe slot control register  */
define|#
directive|define
name|PCR_AB_SLOT_CTL_REG
value|0x00000078
comment|/* falcona0,falconb0=pci_f0_config */
define|#
directive|define
name|PCRF_AB_SLOT_PWR_CTLR_CTL_LBN
value|10
define|#
directive|define
name|PCRF_AB_SLOT_PWR_CTLR_CTL_WIDTH
value|1
define|#
directive|define
name|PCRF_AB_SLOT_PWR_IND_CTL_LBN
value|8
define|#
directive|define
name|PCRF_AB_SLOT_PWR_IND_CTL_WIDTH
value|2
define|#
directive|define
name|PCRF_AB_SLOT_ATT_IND_CTL_LBN
value|6
define|#
directive|define
name|PCRF_AB_SLOT_ATT_IND_CTL_WIDTH
value|2
define|#
directive|define
name|PCRF_AB_SLOT_HP_INT_EN_LBN
value|5
define|#
directive|define
name|PCRF_AB_SLOT_HP_INT_EN_WIDTH
value|1
define|#
directive|define
name|PCRF_AB_SLOT_CMD_COMP_INT_EN_LBN
value|4
define|#
directive|define
name|PCRF_AB_SLOT_CMD_COMP_INT_EN_WIDTH
value|1
define|#
directive|define
name|PCRF_AB_SLOT_PRES_DET_CHG_EN_LBN
value|3
define|#
directive|define
name|PCRF_AB_SLOT_PRES_DET_CHG_EN_WIDTH
value|1
define|#
directive|define
name|PCRF_AB_SLOT_MRL_SENS_CHG_EN_LBN
value|2
define|#
directive|define
name|PCRF_AB_SLOT_MRL_SENS_CHG_EN_WIDTH
value|1
define|#
directive|define
name|PCRF_AB_SLOT_PWR_FLTDET_EN_LBN
value|1
define|#
directive|define
name|PCRF_AB_SLOT_PWR_FLTDET_EN_WIDTH
value|1
define|#
directive|define
name|PCRF_AB_SLOT_ATTN_BUT_EN_LBN
value|0
define|#
directive|define
name|PCRF_AB_SLOT_ATTN_BUT_EN_WIDTH
value|1
comment|/*  * PC_SLOT_STAT_REG(16bit):  * PCIe slot status register  */
define|#
directive|define
name|PCR_AB_SLOT_STAT_REG
value|0x0000007a
comment|/* falcona0,falconb0=pci_f0_config */
define|#
directive|define
name|PCRF_AB_PRES_DET_ST_LBN
value|6
define|#
directive|define
name|PCRF_AB_PRES_DET_ST_WIDTH
value|1
define|#
directive|define
name|PCRF_AB_MRL_SENS_ST_LBN
value|5
define|#
directive|define
name|PCRF_AB_MRL_SENS_ST_WIDTH
value|1
define|#
directive|define
name|PCRF_AB_SLOT_PWR_IND_LBN
value|4
define|#
directive|define
name|PCRF_AB_SLOT_PWR_IND_WIDTH
value|1
define|#
directive|define
name|PCRF_AB_SLOT_ATTN_IND_LBN
value|3
define|#
directive|define
name|PCRF_AB_SLOT_ATTN_IND_WIDTH
value|1
define|#
directive|define
name|PCRF_AB_SLOT_MRL_SENS_LBN
value|2
define|#
directive|define
name|PCRF_AB_SLOT_MRL_SENS_WIDTH
value|1
define|#
directive|define
name|PCRF_AB_PWR_FLTDET_LBN
value|1
define|#
directive|define
name|PCRF_AB_PWR_FLTDET_WIDTH
value|1
define|#
directive|define
name|PCRF_AB_ATTN_BUTDET_LBN
value|0
define|#
directive|define
name|PCRF_AB_ATTN_BUTDET_WIDTH
value|1
comment|/*  * PC_MSIX_CAP_ID_REG(8bit):  * MSIX Capability ID  */
define|#
directive|define
name|PCR_BB_MSIX_CAP_ID_REG
value|0x00000090
comment|/* falconb0=pci_f0_config */
define|#
directive|define
name|PCR_CZ_MSIX_CAP_ID_REG
value|0x000000b0
comment|/* sienaa0,hunta0=pci_f0_config */
define|#
directive|define
name|PCRF_BZ_MSIX_CAP_ID_LBN
value|0
define|#
directive|define
name|PCRF_BZ_MSIX_CAP_ID_WIDTH
value|8
comment|/*  * PC_MSIX_NXT_PTR_REG(8bit):  * MSIX Capability Next Capability Ptr  */
define|#
directive|define
name|PCR_BB_MSIX_NXT_PTR_REG
value|0x00000091
comment|/* falconb0=pci_f0_config */
define|#
directive|define
name|PCR_CZ_MSIX_NXT_PTR_REG
value|0x000000b1
comment|/* sienaa0,hunta0=pci_f0_config */
define|#
directive|define
name|PCRF_BZ_MSIX_NXT_PTR_LBN
value|0
define|#
directive|define
name|PCRF_BZ_MSIX_NXT_PTR_WIDTH
value|8
comment|/*  * PC_MSIX_CTL_REG(16bit):  * MSIX control register  */
define|#
directive|define
name|PCR_BB_MSIX_CTL_REG
value|0x00000092
comment|/* falconb0=pci_f0_config */
define|#
directive|define
name|PCR_CZ_MSIX_CTL_REG
value|0x000000b2
comment|/* sienaa0,hunta0=pci_f0_config */
define|#
directive|define
name|PCRF_BZ_MSIX_EN_LBN
value|15
define|#
directive|define
name|PCRF_BZ_MSIX_EN_WIDTH
value|1
define|#
directive|define
name|PCRF_BZ_MSIX_FUNC_MASK_LBN
value|14
define|#
directive|define
name|PCRF_BZ_MSIX_FUNC_MASK_WIDTH
value|1
define|#
directive|define
name|PCRF_BZ_MSIX_TBL_SIZE_LBN
value|0
define|#
directive|define
name|PCRF_BZ_MSIX_TBL_SIZE_WIDTH
value|11
comment|/*  * PC_MSIX_TBL_BASE_REG(32bit):  * MSIX Capability Vector Table Base  */
define|#
directive|define
name|PCR_BB_MSIX_TBL_BASE_REG
value|0x00000094
comment|/* falconb0=pci_f0_config */
define|#
directive|define
name|PCR_CZ_MSIX_TBL_BASE_REG
value|0x000000b4
comment|/* sienaa0,hunta0=pci_f0_config */
define|#
directive|define
name|PCRF_BZ_MSIX_TBL_OFF_LBN
value|3
define|#
directive|define
name|PCRF_BZ_MSIX_TBL_OFF_WIDTH
value|29
define|#
directive|define
name|PCRF_BZ_MSIX_TBL_BIR_LBN
value|0
define|#
directive|define
name|PCRF_BZ_MSIX_TBL_BIR_WIDTH
value|3
comment|/*  * PC_DEV_CAP2_REG(32bit):  * PCIe Device Capabilities 2  */
define|#
directive|define
name|PCR_CZ_DEV_CAP2_REG
value|0x00000094
comment|/* sienaa0=pci_f0_config,hunta0=pci_f0_config */
define|#
directive|define
name|PCRF_DZ_OBFF_SUPPORTED_LBN
value|18
define|#
directive|define
name|PCRF_DZ_OBFF_SUPPORTED_WIDTH
value|2
define|#
directive|define
name|PCRF_DZ_TPH_CMPL_SUPPORTED_LBN
value|12
define|#
directive|define
name|PCRF_DZ_TPH_CMPL_SUPPORTED_WIDTH
value|2
define|#
directive|define
name|PCRF_DZ_LTR_M_SUPPORTED_LBN
value|11
define|#
directive|define
name|PCRF_DZ_LTR_M_SUPPORTED_WIDTH
value|1
define|#
directive|define
name|PCRF_CC_CMPL_TIMEOUT_DIS_LBN
value|4
define|#
directive|define
name|PCRF_CC_CMPL_TIMEOUT_DIS_WIDTH
value|1
define|#
directive|define
name|PCRF_DZ_CMPL_TIMEOUT_DIS_SUPPORTED_LBN
value|4
define|#
directive|define
name|PCRF_DZ_CMPL_TIMEOUT_DIS_SUPPORTED_WIDTH
value|1
define|#
directive|define
name|PCRF_CZ_CMPL_TIMEOUT_LBN
value|0
define|#
directive|define
name|PCRF_CZ_CMPL_TIMEOUT_WIDTH
value|4
define|#
directive|define
name|PCFE_CZ_CMPL_TIMEOUT_17000_TO_6400MS
value|14
define|#
directive|define
name|PCFE_CZ_CMPL_TIMEOUT_4000_TO_1300MS
value|13
define|#
directive|define
name|PCFE_CZ_CMPL_TIMEOUT_1000_TO_3500MS
value|10
define|#
directive|define
name|PCFE_CZ_CMPL_TIMEOUT_260_TO_900MS
value|9
define|#
directive|define
name|PCFE_CZ_CMPL_TIMEOUT_65_TO_210MS
value|6
define|#
directive|define
name|PCFE_CZ_CMPL_TIMEOUT_16_TO_55MS
value|5
define|#
directive|define
name|PCFE_CZ_CMPL_TIMEOUT_1_TO_10MS
value|2
define|#
directive|define
name|PCFE_CZ_CMPL_TIMEOUT_50_TO_100US
value|1
define|#
directive|define
name|PCFE_CZ_CMPL_TIMEOUT_DEFAULT
value|0
comment|/*  * PC_DEV_CTL2_REG(16bit):  * PCIe Device Control 2  */
define|#
directive|define
name|PCR_CZ_DEV_CTL2_REG
value|0x00000098
comment|/* sienaa0,hunta0=pci_f0_config */
define|#
directive|define
name|PCRF_DZ_OBFF_ENABLE_LBN
value|13
define|#
directive|define
name|PCRF_DZ_OBFF_ENABLE_WIDTH
value|2
define|#
directive|define
name|PCRF_DZ_LTR_ENABLE_LBN
value|10
define|#
directive|define
name|PCRF_DZ_LTR_ENABLE_WIDTH
value|1
define|#
directive|define
name|PCRF_DZ_IDO_COMPLETION_ENABLE_LBN
value|9
define|#
directive|define
name|PCRF_DZ_IDO_COMPLETION_ENABLE_WIDTH
value|1
define|#
directive|define
name|PCRF_DZ_IDO_REQUEST_ENABLE_LBN
value|8
define|#
directive|define
name|PCRF_DZ_IDO_REQUEST_ENABLE_WIDTH
value|1
define|#
directive|define
name|PCRF_CZ_CMPL_TIMEOUT_DIS_CTL_LBN
value|4
define|#
directive|define
name|PCRF_CZ_CMPL_TIMEOUT_DIS_CTL_WIDTH
value|1
define|#
directive|define
name|PCRF_CZ_CMPL_TIMEOUT_CTL_LBN
value|0
define|#
directive|define
name|PCRF_CZ_CMPL_TIMEOUT_CTL_WIDTH
value|4
comment|/*  * PC_MSIX_PBA_BASE_REG(32bit):  * MSIX Capability PBA Base  */
define|#
directive|define
name|PCR_BB_MSIX_PBA_BASE_REG
value|0x00000098
comment|/* falconb0=pci_f0_config */
define|#
directive|define
name|PCR_CZ_MSIX_PBA_BASE_REG
value|0x000000b8
comment|/* sienaa0,hunta0=pci_f0_config */
define|#
directive|define
name|PCRF_BZ_MSIX_PBA_OFF_LBN
value|3
define|#
directive|define
name|PCRF_BZ_MSIX_PBA_OFF_WIDTH
value|29
define|#
directive|define
name|PCRF_BZ_MSIX_PBA_BIR_LBN
value|0
define|#
directive|define
name|PCRF_BZ_MSIX_PBA_BIR_WIDTH
value|3
comment|/*  * PC_LNK_CAP2_REG(32bit):  * PCIe Link Capability 2  */
define|#
directive|define
name|PCR_DZ_LNK_CAP2_REG
value|0x0000009c
comment|/* hunta0=pci_f0_config */
define|#
directive|define
name|PCRF_DZ_LNK_SPEED_SUP_LBN
value|1
define|#
directive|define
name|PCRF_DZ_LNK_SPEED_SUP_WIDTH
value|7
comment|/*  * PC_LNK_CTL2_REG(16bit):  * PCIe Link Control 2  */
define|#
directive|define
name|PCR_CZ_LNK_CTL2_REG
value|0x000000a0
comment|/* sienaa0,hunta0=pci_f0_config */
define|#
directive|define
name|PCRF_CZ_POLLING_DEEMPH_LVL_LBN
value|12
define|#
directive|define
name|PCRF_CZ_POLLING_DEEMPH_LVL_WIDTH
value|1
define|#
directive|define
name|PCRF_CZ_COMPLIANCE_SOS_CTL_LBN
value|11
define|#
directive|define
name|PCRF_CZ_COMPLIANCE_SOS_CTL_WIDTH
value|1
define|#
directive|define
name|PCRF_CZ_ENTER_MODIFIED_COMPLIANCE_CTL_LBN
value|10
define|#
directive|define
name|PCRF_CZ_ENTER_MODIFIED_COMPLIANCE_CTL_WIDTH
value|1
define|#
directive|define
name|PCRF_CZ_TRANSMIT_MARGIN_LBN
value|7
define|#
directive|define
name|PCRF_CZ_TRANSMIT_MARGIN_WIDTH
value|3
define|#
directive|define
name|PCRF_CZ_SELECT_DEEMPH_LBN
value|6
define|#
directive|define
name|PCRF_CZ_SELECT_DEEMPH_WIDTH
value|1
define|#
directive|define
name|PCRF_CZ_HW_AUTONOMOUS_SPEED_DIS_LBN
value|5
define|#
directive|define
name|PCRF_CZ_HW_AUTONOMOUS_SPEED_DIS_WIDTH
value|1
define|#
directive|define
name|PCRF_CZ_ENTER_COMPLIANCE_CTL_LBN
value|4
define|#
directive|define
name|PCRF_CZ_ENTER_COMPLIANCE_CTL_WIDTH
value|1
define|#
directive|define
name|PCRF_CZ_TGT_LNK_SPEED_CTL_LBN
value|0
define|#
directive|define
name|PCRF_CZ_TGT_LNK_SPEED_CTL_WIDTH
value|4
define|#
directive|define
name|PCFE_DZ_LCTL2_TGT_SPEED_GEN3
value|3
define|#
directive|define
name|PCFE_DZ_LCTL2_TGT_SPEED_GEN2
value|2
define|#
directive|define
name|PCFE_DZ_LCTL2_TGT_SPEED_GEN1
value|1
comment|/*  * PC_LNK_STAT2_REG(16bit):  * PCIe Link Status 2  */
define|#
directive|define
name|PCR_CZ_LNK_STAT2_REG
value|0x000000a2
comment|/* sienaa0,hunta0=pci_f0_config */
define|#
directive|define
name|PCRF_CZ_CURRENT_DEEMPH_LBN
value|0
define|#
directive|define
name|PCRF_CZ_CURRENT_DEEMPH_WIDTH
value|1
comment|/*  * PC_VPD_CAP_ID_REG(8bit):  * VPD data register  */
define|#
directive|define
name|PCR_AB_VPD_CAP_ID_REG
value|0x000000b0
comment|/* falcona0,falconb0=pci_f0_config */
define|#
directive|define
name|PCRF_AB_VPD_CAP_ID_LBN
value|0
define|#
directive|define
name|PCRF_AB_VPD_CAP_ID_WIDTH
value|8
comment|/*  * PC_VPD_NXT_PTR_REG(8bit):  * VPD next item pointer  */
define|#
directive|define
name|PCR_AB_VPD_NXT_PTR_REG
value|0x000000b1
comment|/* falcona0,falconb0=pci_f0_config */
define|#
directive|define
name|PCRF_AB_VPD_NXT_PTR_LBN
value|0
define|#
directive|define
name|PCRF_AB_VPD_NXT_PTR_WIDTH
value|8
comment|/*  * PC_VPD_ADDR_REG(16bit):  * VPD address register  */
define|#
directive|define
name|PCR_AB_VPD_ADDR_REG
value|0x000000b2
comment|/* falcona0,falconb0=pci_f0_config */
define|#
directive|define
name|PCRF_AB_VPD_FLAG_LBN
value|15
define|#
directive|define
name|PCRF_AB_VPD_FLAG_WIDTH
value|1
define|#
directive|define
name|PCRF_AB_VPD_ADDR_LBN
value|0
define|#
directive|define
name|PCRF_AB_VPD_ADDR_WIDTH
value|15
comment|/*  * PC_VPD_CAP_DATA_REG(32bit):  * documentation to be written for sum_PC_VPD_CAP_DATA_REG  */
define|#
directive|define
name|PCR_AB_VPD_CAP_DATA_REG
value|0x000000b4
comment|/* falcona0,falconb0=pci_f0_config */
define|#
directive|define
name|PCR_CZ_VPD_CAP_DATA_REG
value|0x000000d4
comment|/* sienaa0,hunta0=pci_f0_config */
define|#
directive|define
name|PCRF_AZ_VPD_DATA_LBN
value|0
define|#
directive|define
name|PCRF_AZ_VPD_DATA_WIDTH
value|32
comment|/*  * PC_VPD_CAP_CTL_REG(8bit):  * VPD control and capabilities register  */
define|#
directive|define
name|PCR_CZ_VPD_CAP_CTL_REG
value|0x000000d0
comment|/* sienaa0,hunta0=pci_f0_config */
define|#
directive|define
name|PCRF_CZ_VPD_FLAG_LBN
value|31
define|#
directive|define
name|PCRF_CZ_VPD_FLAG_WIDTH
value|1
define|#
directive|define
name|PCRF_CZ_VPD_ADDR_LBN
value|16
define|#
directive|define
name|PCRF_CZ_VPD_ADDR_WIDTH
value|15
define|#
directive|define
name|PCRF_CZ_VPD_NXT_PTR_LBN
value|8
define|#
directive|define
name|PCRF_CZ_VPD_NXT_PTR_WIDTH
value|8
define|#
directive|define
name|PCRF_CZ_VPD_CAP_ID_LBN
value|0
define|#
directive|define
name|PCRF_CZ_VPD_CAP_ID_WIDTH
value|8
comment|/*  * PC_AER_CAP_HDR_REG(32bit):  * AER capability header register  */
define|#
directive|define
name|PCR_AZ_AER_CAP_HDR_REG
value|0x00000100
comment|/* falcona0,falconb0,sienaa0,hunta0=pci_f0_config */
define|#
directive|define
name|PCRF_AZ_AERCAPHDR_NXT_PTR_LBN
value|20
define|#
directive|define
name|PCRF_AZ_AERCAPHDR_NXT_PTR_WIDTH
value|12
define|#
directive|define
name|PCRF_AZ_AERCAPHDR_VER_LBN
value|16
define|#
directive|define
name|PCRF_AZ_AERCAPHDR_VER_WIDTH
value|4
define|#
directive|define
name|PCRF_AZ_AERCAPHDR_ID_LBN
value|0
define|#
directive|define
name|PCRF_AZ_AERCAPHDR_ID_WIDTH
value|16
comment|/*  * PC_AER_UNCORR_ERR_STAT_REG(32bit):  * AER Uncorrectable error status register  */
define|#
directive|define
name|PCR_AZ_AER_UNCORR_ERR_STAT_REG
value|0x00000104
comment|/* falcona0,falconb0,sienaa0,hunta0=pci_f0_config */
define|#
directive|define
name|PCRF_AZ_UNSUPT_REQ_ERR_STAT_LBN
value|20
define|#
directive|define
name|PCRF_AZ_UNSUPT_REQ_ERR_STAT_WIDTH
value|1
define|#
directive|define
name|PCRF_AZ_ECRC_ERR_STAT_LBN
value|19
define|#
directive|define
name|PCRF_AZ_ECRC_ERR_STAT_WIDTH
value|1
define|#
directive|define
name|PCRF_AZ_MALF_TLP_STAT_LBN
value|18
define|#
directive|define
name|PCRF_AZ_MALF_TLP_STAT_WIDTH
value|1
define|#
directive|define
name|PCRF_AZ_RX_OVF_STAT_LBN
value|17
define|#
directive|define
name|PCRF_AZ_RX_OVF_STAT_WIDTH
value|1
define|#
directive|define
name|PCRF_AZ_UNEXP_COMP_STAT_LBN
value|16
define|#
directive|define
name|PCRF_AZ_UNEXP_COMP_STAT_WIDTH
value|1
define|#
directive|define
name|PCRF_AZ_COMP_ABRT_STAT_LBN
value|15
define|#
directive|define
name|PCRF_AZ_COMP_ABRT_STAT_WIDTH
value|1
define|#
directive|define
name|PCRF_AZ_COMP_TIMEOUT_STAT_LBN
value|14
define|#
directive|define
name|PCRF_AZ_COMP_TIMEOUT_STAT_WIDTH
value|1
define|#
directive|define
name|PCRF_AZ_FC_PROTO_ERR_STAT_LBN
value|13
define|#
directive|define
name|PCRF_AZ_FC_PROTO_ERR_STAT_WIDTH
value|1
define|#
directive|define
name|PCRF_AZ_PSON_TLP_STAT_LBN
value|12
define|#
directive|define
name|PCRF_AZ_PSON_TLP_STAT_WIDTH
value|1
define|#
directive|define
name|PCRF_AZ_DL_PROTO_ERR_STAT_LBN
value|4
define|#
directive|define
name|PCRF_AZ_DL_PROTO_ERR_STAT_WIDTH
value|1
define|#
directive|define
name|PCRF_AB_TRAIN_ERR_STAT_LBN
value|0
define|#
directive|define
name|PCRF_AB_TRAIN_ERR_STAT_WIDTH
value|1
comment|/*  * PC_AER_UNCORR_ERR_MASK_REG(32bit):  * AER Uncorrectable error mask register  */
define|#
directive|define
name|PCR_AZ_AER_UNCORR_ERR_MASK_REG
value|0x00000108
comment|/* falcona0,falconb0,sienaa0,hunta0=pci_f0_config */
define|#
directive|define
name|PCRF_DZ_ATOMIC_OP_EGR_BLOCKED_MASK_LBN
value|24
define|#
directive|define
name|PCRF_DZ_ATOMIC_OP_EGR_BLOCKED_MASK_WIDTH
value|1
define|#
directive|define
name|PCRF_DZ_UNCORR_INT_ERR_MASK_LBN
value|22
define|#
directive|define
name|PCRF_DZ_UNCORR_INT_ERR_MASK_WIDTH
value|1
define|#
directive|define
name|PCRF_AZ_UNSUPT_REQ_ERR_MASK_LBN
value|20
define|#
directive|define
name|PCRF_AZ_UNSUPT_REQ_ERR_MASK_WIDTH
value|1
define|#
directive|define
name|PCRF_AZ_ECRC_ERR_MASK_LBN
value|19
define|#
directive|define
name|PCRF_AZ_ECRC_ERR_MASK_WIDTH
value|1
define|#
directive|define
name|PCRF_AZ_MALF_TLP_MASK_LBN
value|18
define|#
directive|define
name|PCRF_AZ_MALF_TLP_MASK_WIDTH
value|1
define|#
directive|define
name|PCRF_AZ_RX_OVF_MASK_LBN
value|17
define|#
directive|define
name|PCRF_AZ_RX_OVF_MASK_WIDTH
value|1
define|#
directive|define
name|PCRF_AZ_UNEXP_COMP_MASK_LBN
value|16
define|#
directive|define
name|PCRF_AZ_UNEXP_COMP_MASK_WIDTH
value|1
define|#
directive|define
name|PCRF_AZ_COMP_ABRT_MASK_LBN
value|15
define|#
directive|define
name|PCRF_AZ_COMP_ABRT_MASK_WIDTH
value|1
define|#
directive|define
name|PCRF_AZ_COMP_TIMEOUT_MASK_LBN
value|14
define|#
directive|define
name|PCRF_AZ_COMP_TIMEOUT_MASK_WIDTH
value|1
define|#
directive|define
name|PCRF_AZ_FC_PROTO_ERR_MASK_LBN
value|13
define|#
directive|define
name|PCRF_AZ_FC_PROTO_ERR_MASK_WIDTH
value|1
define|#
directive|define
name|PCRF_AZ_PSON_TLP_MASK_LBN
value|12
define|#
directive|define
name|PCRF_AZ_PSON_TLP_MASK_WIDTH
value|1
define|#
directive|define
name|PCRF_AZ_DL_PROTO_ERR_MASK_LBN
value|4
define|#
directive|define
name|PCRF_AZ_DL_PROTO_ERR_MASK_WIDTH
value|1
define|#
directive|define
name|PCRF_AB_TRAIN_ERR_MASK_LBN
value|0
define|#
directive|define
name|PCRF_AB_TRAIN_ERR_MASK_WIDTH
value|1
comment|/*  * PC_AER_UNCORR_ERR_SEV_REG(32bit):  * AER Uncorrectable error severity register  */
define|#
directive|define
name|PCR_AZ_AER_UNCORR_ERR_SEV_REG
value|0x0000010c
comment|/* falcona0,falconb0,sienaa0,hunta0=pci_f0_config */
define|#
directive|define
name|PCRF_AZ_UNSUPT_REQ_ERR_SEV_LBN
value|20
define|#
directive|define
name|PCRF_AZ_UNSUPT_REQ_ERR_SEV_WIDTH
value|1
define|#
directive|define
name|PCRF_AZ_ECRC_ERR_SEV_LBN
value|19
define|#
directive|define
name|PCRF_AZ_ECRC_ERR_SEV_WIDTH
value|1
define|#
directive|define
name|PCRF_AZ_MALF_TLP_SEV_LBN
value|18
define|#
directive|define
name|PCRF_AZ_MALF_TLP_SEV_WIDTH
value|1
define|#
directive|define
name|PCRF_AZ_RX_OVF_SEV_LBN
value|17
define|#
directive|define
name|PCRF_AZ_RX_OVF_SEV_WIDTH
value|1
define|#
directive|define
name|PCRF_AZ_UNEXP_COMP_SEV_LBN
value|16
define|#
directive|define
name|PCRF_AZ_UNEXP_COMP_SEV_WIDTH
value|1
define|#
directive|define
name|PCRF_AZ_COMP_ABRT_SEV_LBN
value|15
define|#
directive|define
name|PCRF_AZ_COMP_ABRT_SEV_WIDTH
value|1
define|#
directive|define
name|PCRF_AZ_COMP_TIMEOUT_SEV_LBN
value|14
define|#
directive|define
name|PCRF_AZ_COMP_TIMEOUT_SEV_WIDTH
value|1
define|#
directive|define
name|PCRF_AZ_FC_PROTO_ERR_SEV_LBN
value|13
define|#
directive|define
name|PCRF_AZ_FC_PROTO_ERR_SEV_WIDTH
value|1
define|#
directive|define
name|PCRF_AZ_PSON_TLP_SEV_LBN
value|12
define|#
directive|define
name|PCRF_AZ_PSON_TLP_SEV_WIDTH
value|1
define|#
directive|define
name|PCRF_AZ_DL_PROTO_ERR_SEV_LBN
value|4
define|#
directive|define
name|PCRF_AZ_DL_PROTO_ERR_SEV_WIDTH
value|1
define|#
directive|define
name|PCRF_AB_TRAIN_ERR_SEV_LBN
value|0
define|#
directive|define
name|PCRF_AB_TRAIN_ERR_SEV_WIDTH
value|1
comment|/*  * PC_AER_CORR_ERR_STAT_REG(32bit):  * AER Correctable error status register  */
define|#
directive|define
name|PCR_AZ_AER_CORR_ERR_STAT_REG
value|0x00000110
comment|/* falcona0,falconb0,sienaa0,hunta0=pci_f0_config */
define|#
directive|define
name|PCRF_CZ_ADVSY_NON_FATAL_STAT_LBN
value|13
define|#
directive|define
name|PCRF_CZ_ADVSY_NON_FATAL_STAT_WIDTH
value|1
define|#
directive|define
name|PCRF_AZ_RPLY_TMR_TOUT_STAT_LBN
value|12
define|#
directive|define
name|PCRF_AZ_RPLY_TMR_TOUT_STAT_WIDTH
value|1
define|#
directive|define
name|PCRF_AZ_RPLAY_NUM_RO_STAT_LBN
value|8
define|#
directive|define
name|PCRF_AZ_RPLAY_NUM_RO_STAT_WIDTH
value|1
define|#
directive|define
name|PCRF_AZ_BAD_DLLP_STAT_LBN
value|7
define|#
directive|define
name|PCRF_AZ_BAD_DLLP_STAT_WIDTH
value|1
define|#
directive|define
name|PCRF_AZ_BAD_TLP_STAT_LBN
value|6
define|#
directive|define
name|PCRF_AZ_BAD_TLP_STAT_WIDTH
value|1
define|#
directive|define
name|PCRF_AZ_RX_ERR_STAT_LBN
value|0
define|#
directive|define
name|PCRF_AZ_RX_ERR_STAT_WIDTH
value|1
comment|/*  * PC_AER_CORR_ERR_MASK_REG(32bit):  * AER Correctable error status register  */
define|#
directive|define
name|PCR_AZ_AER_CORR_ERR_MASK_REG
value|0x00000114
comment|/* falcona0,falconb0,sienaa0,hunta0=pci_f0_config */
define|#
directive|define
name|PCRF_CZ_ADVSY_NON_FATAL_MASK_LBN
value|13
define|#
directive|define
name|PCRF_CZ_ADVSY_NON_FATAL_MASK_WIDTH
value|1
define|#
directive|define
name|PCRF_AZ_RPLY_TMR_TOUT_MASK_LBN
value|12
define|#
directive|define
name|PCRF_AZ_RPLY_TMR_TOUT_MASK_WIDTH
value|1
define|#
directive|define
name|PCRF_AZ_RPLAY_NUM_RO_MASK_LBN
value|8
define|#
directive|define
name|PCRF_AZ_RPLAY_NUM_RO_MASK_WIDTH
value|1
define|#
directive|define
name|PCRF_AZ_BAD_DLLP_MASK_LBN
value|7
define|#
directive|define
name|PCRF_AZ_BAD_DLLP_MASK_WIDTH
value|1
define|#
directive|define
name|PCRF_AZ_BAD_TLP_MASK_LBN
value|6
define|#
directive|define
name|PCRF_AZ_BAD_TLP_MASK_WIDTH
value|1
define|#
directive|define
name|PCRF_AZ_RX_ERR_MASK_LBN
value|0
define|#
directive|define
name|PCRF_AZ_RX_ERR_MASK_WIDTH
value|1
comment|/*  * PC_AER_CAP_CTL_REG(32bit):  * AER capability and control register  */
define|#
directive|define
name|PCR_AZ_AER_CAP_CTL_REG
value|0x00000118
comment|/* falcona0,falconb0,sienaa0,hunta0=pci_f0_config */
define|#
directive|define
name|PCRF_AZ_ECRC_CHK_EN_LBN
value|8
define|#
directive|define
name|PCRF_AZ_ECRC_CHK_EN_WIDTH
value|1
define|#
directive|define
name|PCRF_AZ_ECRC_CHK_CAP_LBN
value|7
define|#
directive|define
name|PCRF_AZ_ECRC_CHK_CAP_WIDTH
value|1
define|#
directive|define
name|PCRF_AZ_ECRC_GEN_EN_LBN
value|6
define|#
directive|define
name|PCRF_AZ_ECRC_GEN_EN_WIDTH
value|1
define|#
directive|define
name|PCRF_AZ_ECRC_GEN_CAP_LBN
value|5
define|#
directive|define
name|PCRF_AZ_ECRC_GEN_CAP_WIDTH
value|1
define|#
directive|define
name|PCRF_AZ_1ST_ERR_PTR_LBN
value|0
define|#
directive|define
name|PCRF_AZ_1ST_ERR_PTR_WIDTH
value|5
comment|/*  * PC_AER_HDR_LOG_REG(128bit):  * AER Header log register  */
define|#
directive|define
name|PCR_AZ_AER_HDR_LOG_REG
value|0x0000011c
comment|/* falcona0,falconb0,sienaa0,hunta0=pci_f0_config */
define|#
directive|define
name|PCRF_AZ_HDR_LOG_LBN
value|0
define|#
directive|define
name|PCRF_AZ_HDR_LOG_WIDTH
value|128
comment|/*  * PC_DEVSN_CAP_HDR_REG(32bit):  * Device serial number capability header register  */
define|#
directive|define
name|PCR_CZ_DEVSN_CAP_HDR_REG
value|0x00000140
comment|/* sienaa0,hunta0=pci_f0_config */
define|#
directive|define
name|PCRF_CZ_DEVSNCAPHDR_NXT_PTR_LBN
value|20
define|#
directive|define
name|PCRF_CZ_DEVSNCAPHDR_NXT_PTR_WIDTH
value|12
define|#
directive|define
name|PCRF_CZ_DEVSNCAPHDR_VER_LBN
value|16
define|#
directive|define
name|PCRF_CZ_DEVSNCAPHDR_VER_WIDTH
value|4
define|#
directive|define
name|PCRF_CZ_DEVSNCAPHDR_ID_LBN
value|0
define|#
directive|define
name|PCRF_CZ_DEVSNCAPHDR_ID_WIDTH
value|16
comment|/*  * PC_DEVSN_DWORD0_REG(32bit):  * Device serial number DWORD0  */
define|#
directive|define
name|PCR_CZ_DEVSN_DWORD0_REG
value|0x00000144
comment|/* sienaa0,hunta0=pci_f0_config */
define|#
directive|define
name|PCRF_CZ_DEVSN_DWORD0_LBN
value|0
define|#
directive|define
name|PCRF_CZ_DEVSN_DWORD0_WIDTH
value|32
comment|/*  * PC_DEVSN_DWORD1_REG(32bit):  * Device serial number DWORD0  */
define|#
directive|define
name|PCR_CZ_DEVSN_DWORD1_REG
value|0x00000148
comment|/* sienaa0,hunta0=pci_f0_config */
define|#
directive|define
name|PCRF_CZ_DEVSN_DWORD1_LBN
value|0
define|#
directive|define
name|PCRF_CZ_DEVSN_DWORD1_WIDTH
value|32
comment|/*  * PC_ARI_CAP_HDR_REG(32bit):  * ARI capability header register  */
define|#
directive|define
name|PCR_CZ_ARI_CAP_HDR_REG
value|0x00000150
comment|/* sienaa0,hunta0=pci_f0_config */
define|#
directive|define
name|PCRF_CZ_ARICAPHDR_NXT_PTR_LBN
value|20
define|#
directive|define
name|PCRF_CZ_ARICAPHDR_NXT_PTR_WIDTH
value|12
define|#
directive|define
name|PCRF_CZ_ARICAPHDR_VER_LBN
value|16
define|#
directive|define
name|PCRF_CZ_ARICAPHDR_VER_WIDTH
value|4
define|#
directive|define
name|PCRF_CZ_ARICAPHDR_ID_LBN
value|0
define|#
directive|define
name|PCRF_CZ_ARICAPHDR_ID_WIDTH
value|16
comment|/*  * PC_ARI_CAP_REG(16bit):  * ARI Capabilities  */
define|#
directive|define
name|PCR_CZ_ARI_CAP_REG
value|0x00000154
comment|/* sienaa0,hunta0=pci_f0_config */
define|#
directive|define
name|PCRF_CZ_ARI_NXT_FN_NUM_LBN
value|8
define|#
directive|define
name|PCRF_CZ_ARI_NXT_FN_NUM_WIDTH
value|8
define|#
directive|define
name|PCRF_CZ_ARI_ACS_FNGRP_CAP_LBN
value|1
define|#
directive|define
name|PCRF_CZ_ARI_ACS_FNGRP_CAP_WIDTH
value|1
define|#
directive|define
name|PCRF_CZ_ARI_MFVC_FNGRP_CAP_LBN
value|0
define|#
directive|define
name|PCRF_CZ_ARI_MFVC_FNGRP_CAP_WIDTH
value|1
comment|/*  * PC_ARI_CTL_REG(16bit):  * ARI Control  */
define|#
directive|define
name|PCR_CZ_ARI_CTL_REG
value|0x00000156
comment|/* sienaa0,hunta0=pci_f0_config */
define|#
directive|define
name|PCRF_CZ_ARI_FN_GRP_LBN
value|4
define|#
directive|define
name|PCRF_CZ_ARI_FN_GRP_WIDTH
value|3
define|#
directive|define
name|PCRF_CZ_ARI_ACS_FNGRP_EN_LBN
value|1
define|#
directive|define
name|PCRF_CZ_ARI_ACS_FNGRP_EN_WIDTH
value|1
define|#
directive|define
name|PCRF_CZ_ARI_MFVC_FNGRP_EN_LBN
value|0
define|#
directive|define
name|PCRF_CZ_ARI_MFVC_FNGRP_EN_WIDTH
value|1
comment|/*  * PC_SEC_PCIE_CAP_REG(32bit):  * Secondary PCIE Capability Register  */
define|#
directive|define
name|PCR_DZ_SEC_PCIE_CAP_REG
value|0x00000160
comment|/* hunta0=pci_f0_config */
define|#
directive|define
name|PCRF_DZ_SEC_NXT_PTR_LBN
value|20
define|#
directive|define
name|PCRF_DZ_SEC_NXT_PTR_WIDTH
value|12
define|#
directive|define
name|PCRF_DZ_SEC_VERSION_LBN
value|16
define|#
directive|define
name|PCRF_DZ_SEC_VERSION_WIDTH
value|4
define|#
directive|define
name|PCRF_DZ_SEC_EXT_CAP_ID_LBN
value|0
define|#
directive|define
name|PCRF_DZ_SEC_EXT_CAP_ID_WIDTH
value|16
comment|/*  * PC_SRIOV_CAP_HDR_REG(32bit):  * SRIOV capability header register  */
define|#
directive|define
name|PCR_CC_SRIOV_CAP_HDR_REG
value|0x00000160
comment|/* sienaa0=pci_f0_config */
define|#
directive|define
name|PCR_DZ_SRIOV_CAP_HDR_REG
value|0x00000180
comment|/* hunta0=pci_f0_config */
define|#
directive|define
name|PCRF_CZ_SRIOVCAPHDR_NXT_PTR_LBN
value|20
define|#
directive|define
name|PCRF_CZ_SRIOVCAPHDR_NXT_PTR_WIDTH
value|12
define|#
directive|define
name|PCRF_CZ_SRIOVCAPHDR_VER_LBN
value|16
define|#
directive|define
name|PCRF_CZ_SRIOVCAPHDR_VER_WIDTH
value|4
define|#
directive|define
name|PCRF_CZ_SRIOVCAPHDR_ID_LBN
value|0
define|#
directive|define
name|PCRF_CZ_SRIOVCAPHDR_ID_WIDTH
value|16
comment|/*  * PC_SRIOV_CAP_REG(32bit):  * SRIOV Capabilities  */
define|#
directive|define
name|PCR_CC_SRIOV_CAP_REG
value|0x00000164
comment|/* sienaa0=pci_f0_config */
define|#
directive|define
name|PCR_DZ_SRIOV_CAP_REG
value|0x00000184
comment|/* hunta0=pci_f0_config */
define|#
directive|define
name|PCRF_CZ_VF_MIGR_INT_MSG_NUM_LBN
value|21
define|#
directive|define
name|PCRF_CZ_VF_MIGR_INT_MSG_NUM_WIDTH
value|11
define|#
directive|define
name|PCRF_DZ_VF_ARI_CAP_PRESV_LBN
value|1
define|#
directive|define
name|PCRF_DZ_VF_ARI_CAP_PRESV_WIDTH
value|1
define|#
directive|define
name|PCRF_CZ_VF_MIGR_CAP_LBN
value|0
define|#
directive|define
name|PCRF_CZ_VF_MIGR_CAP_WIDTH
value|1
comment|/*  * PC_LINK_CONTROL3_REG(32bit):  * Link Control 3.  */
define|#
directive|define
name|PCR_DZ_LINK_CONTROL3_REG
value|0x00000164
comment|/* hunta0=pci_f0_config */
define|#
directive|define
name|PCRF_DZ_LINK_EQ_INT_EN_LBN
value|1
define|#
directive|define
name|PCRF_DZ_LINK_EQ_INT_EN_WIDTH
value|1
define|#
directive|define
name|PCRF_DZ_PERFORM_EQL_LBN
value|0
define|#
directive|define
name|PCRF_DZ_PERFORM_EQL_WIDTH
value|1
comment|/*  * PC_LANE_ERROR_STAT_REG(32bit):  * Lane Error Status Register.  */
define|#
directive|define
name|PCR_DZ_LANE_ERROR_STAT_REG
value|0x00000168
comment|/* hunta0=pci_f0_config */
define|#
directive|define
name|PCRF_DZ_LANE_STATUS_LBN
value|0
define|#
directive|define
name|PCRF_DZ_LANE_STATUS_WIDTH
value|8
comment|/*  * PC_SRIOV_CTL_REG(16bit):  * SRIOV Control  */
define|#
directive|define
name|PCR_CC_SRIOV_CTL_REG
value|0x00000168
comment|/* sienaa0=pci_f0_config */
define|#
directive|define
name|PCR_DZ_SRIOV_CTL_REG
value|0x00000188
comment|/* hunta0=pci_f0_config */
define|#
directive|define
name|PCRF_CZ_VF_ARI_CAP_HRCHY_LBN
value|4
define|#
directive|define
name|PCRF_CZ_VF_ARI_CAP_HRCHY_WIDTH
value|1
define|#
directive|define
name|PCRF_CZ_VF_MSE_LBN
value|3
define|#
directive|define
name|PCRF_CZ_VF_MSE_WIDTH
value|1
define|#
directive|define
name|PCRF_CZ_VF_MIGR_INT_EN_LBN
value|2
define|#
directive|define
name|PCRF_CZ_VF_MIGR_INT_EN_WIDTH
value|1
define|#
directive|define
name|PCRF_CZ_VF_MIGR_EN_LBN
value|1
define|#
directive|define
name|PCRF_CZ_VF_MIGR_EN_WIDTH
value|1
define|#
directive|define
name|PCRF_CZ_VF_EN_LBN
value|0
define|#
directive|define
name|PCRF_CZ_VF_EN_WIDTH
value|1
comment|/*  * PC_SRIOV_STAT_REG(16bit):  * SRIOV Status  */
define|#
directive|define
name|PCR_CC_SRIOV_STAT_REG
value|0x0000016a
comment|/* sienaa0=pci_f0_config */
define|#
directive|define
name|PCR_DZ_SRIOV_STAT_REG
value|0x0000018a
comment|/* hunta0=pci_f0_config */
define|#
directive|define
name|PCRF_CZ_VF_MIGR_STAT_LBN
value|0
define|#
directive|define
name|PCRF_CZ_VF_MIGR_STAT_WIDTH
value|1
comment|/*  * PC_LANE01_EQU_CONTROL_REG(32bit):  * Lanes 0,1 Equalization Control Register.  */
define|#
directive|define
name|PCR_DZ_LANE01_EQU_CONTROL_REG
value|0x0000016c
comment|/* hunta0=pci_f0_config */
define|#
directive|define
name|PCRF_DZ_LANE1_EQ_CTRL_LBN
value|16
define|#
directive|define
name|PCRF_DZ_LANE1_EQ_CTRL_WIDTH
value|16
define|#
directive|define
name|PCRF_DZ_LANE0_EQ_CTRL_LBN
value|0
define|#
directive|define
name|PCRF_DZ_LANE0_EQ_CTRL_WIDTH
value|16
comment|/*  * PC_SRIOV_INITIALVFS_REG(16bit):  * SRIOV Initial VFs  */
define|#
directive|define
name|PCR_CC_SRIOV_INITIALVFS_REG
value|0x0000016c
comment|/* sienaa0=pci_f0_config */
define|#
directive|define
name|PCR_DZ_SRIOV_INITIALVFS_REG
value|0x0000018c
comment|/* hunta0=pci_f0_config */
define|#
directive|define
name|PCRF_CZ_VF_INITIALVFS_LBN
value|0
define|#
directive|define
name|PCRF_CZ_VF_INITIALVFS_WIDTH
value|16
comment|/*  * PC_SRIOV_TOTALVFS_REG(10bit):  * SRIOV Total VFs  */
define|#
directive|define
name|PCR_CC_SRIOV_TOTALVFS_REG
value|0x0000016e
comment|/* sienaa0=pci_f0_config */
define|#
directive|define
name|PCR_DZ_SRIOV_TOTALVFS_REG
value|0x0000018e
comment|/* hunta0=pci_f0_config */
define|#
directive|define
name|PCRF_CZ_VF_TOTALVFS_LBN
value|0
define|#
directive|define
name|PCRF_CZ_VF_TOTALVFS_WIDTH
value|16
comment|/*  * PC_SRIOV_NUMVFS_REG(16bit):  * SRIOV Number of VFs  */
define|#
directive|define
name|PCR_CC_SRIOV_NUMVFS_REG
value|0x00000170
comment|/* sienaa0=pci_f0_config */
define|#
directive|define
name|PCR_DZ_SRIOV_NUMVFS_REG
value|0x00000190
comment|/* hunta0=pci_f0_config */
define|#
directive|define
name|PCRF_CZ_VF_NUMVFS_LBN
value|0
define|#
directive|define
name|PCRF_CZ_VF_NUMVFS_WIDTH
value|16
comment|/*  * PC_LANE23_EQU_CONTROL_REG(32bit):  * Lanes 2,3 Equalization Control Register.  */
define|#
directive|define
name|PCR_DZ_LANE23_EQU_CONTROL_REG
value|0x00000170
comment|/* hunta0=pci_f0_config */
define|#
directive|define
name|PCRF_DZ_LANE3_EQ_CTRL_LBN
value|16
define|#
directive|define
name|PCRF_DZ_LANE3_EQ_CTRL_WIDTH
value|16
define|#
directive|define
name|PCRF_DZ_LANE2_EQ_CTRL_LBN
value|0
define|#
directive|define
name|PCRF_DZ_LANE2_EQ_CTRL_WIDTH
value|16
comment|/*  * PC_SRIOV_FN_DPND_LNK_REG(16bit):  * SRIOV Function dependency link  */
define|#
directive|define
name|PCR_CC_SRIOV_FN_DPND_LNK_REG
value|0x00000172
comment|/* sienaa0=pci_f0_config */
define|#
directive|define
name|PCR_DZ_SRIOV_FN_DPND_LNK_REG
value|0x00000192
comment|/* hunta0=pci_f0_config */
define|#
directive|define
name|PCRF_CZ_SRIOV_FN_DPND_LNK_LBN
value|0
define|#
directive|define
name|PCRF_CZ_SRIOV_FN_DPND_LNK_WIDTH
value|8
comment|/*  * PC_SRIOV_1STVF_OFFSET_REG(16bit):  * SRIOV First VF Offset  */
define|#
directive|define
name|PCR_CC_SRIOV_1STVF_OFFSET_REG
value|0x00000174
comment|/* sienaa0=pci_f0_config */
define|#
directive|define
name|PCR_DZ_SRIOV_1STVF_OFFSET_REG
value|0x00000194
comment|/* hunta0=pci_f0_config */
define|#
directive|define
name|PCRF_CZ_VF_1STVF_OFFSET_LBN
value|0
define|#
directive|define
name|PCRF_CZ_VF_1STVF_OFFSET_WIDTH
value|16
comment|/*  * PC_LANE45_EQU_CONTROL_REG(32bit):  * Lanes 4,5 Equalization Control Register.  */
define|#
directive|define
name|PCR_DZ_LANE45_EQU_CONTROL_REG
value|0x00000174
comment|/* hunta0=pci_f0_config */
define|#
directive|define
name|PCRF_DZ_LANE5_EQ_CTRL_LBN
value|16
define|#
directive|define
name|PCRF_DZ_LANE5_EQ_CTRL_WIDTH
value|16
define|#
directive|define
name|PCRF_DZ_LANE4_EQ_CTRL_LBN
value|0
define|#
directive|define
name|PCRF_DZ_LANE4_EQ_CTRL_WIDTH
value|16
comment|/*  * PC_SRIOV_VFSTRIDE_REG(16bit):  * SRIOV VF Stride  */
define|#
directive|define
name|PCR_CC_SRIOV_VFSTRIDE_REG
value|0x00000176
comment|/* sienaa0=pci_f0_config */
define|#
directive|define
name|PCR_DZ_SRIOV_VFSTRIDE_REG
value|0x00000196
comment|/* hunta0=pci_f0_config */
define|#
directive|define
name|PCRF_CZ_VF_VFSTRIDE_LBN
value|0
define|#
directive|define
name|PCRF_CZ_VF_VFSTRIDE_WIDTH
value|16
comment|/*  * PC_LANE67_EQU_CONTROL_REG(32bit):  * Lanes 6,7 Equalization Control Register.  */
define|#
directive|define
name|PCR_DZ_LANE67_EQU_CONTROL_REG
value|0x00000178
comment|/* hunta0=pci_f0_config */
define|#
directive|define
name|PCRF_DZ_LANE7_EQ_CTRL_LBN
value|16
define|#
directive|define
name|PCRF_DZ_LANE7_EQ_CTRL_WIDTH
value|16
define|#
directive|define
name|PCRF_DZ_LANE6_EQ_CTRL_LBN
value|0
define|#
directive|define
name|PCRF_DZ_LANE6_EQ_CTRL_WIDTH
value|16
comment|/*  * PC_SRIOV_DEVID_REG(16bit):  * SRIOV VF Device ID  */
define|#
directive|define
name|PCR_CC_SRIOV_DEVID_REG
value|0x0000017a
comment|/* sienaa0=pci_f0_config */
define|#
directive|define
name|PCR_DZ_SRIOV_DEVID_REG
value|0x0000019a
comment|/* hunta0=pci_f0_config */
define|#
directive|define
name|PCRF_CZ_VF_DEVID_LBN
value|0
define|#
directive|define
name|PCRF_CZ_VF_DEVID_WIDTH
value|16
comment|/*  * PC_SRIOV_SUP_PAGESZ_REG(16bit):  * SRIOV Supported Page Sizes  */
define|#
directive|define
name|PCR_CC_SRIOV_SUP_PAGESZ_REG
value|0x0000017c
comment|/* sienaa0=pci_f0_config */
define|#
directive|define
name|PCR_DZ_SRIOV_SUP_PAGESZ_REG
value|0x0000019c
comment|/* hunta0=pci_f0_config */
define|#
directive|define
name|PCRF_CZ_VF_SUP_PAGESZ_LBN
value|0
define|#
directive|define
name|PCRF_CZ_VF_SUP_PAGESZ_WIDTH
value|16
comment|/*  * PC_SRIOV_SYS_PAGESZ_REG(32bit):  * SRIOV System Page Size  */
define|#
directive|define
name|PCR_CC_SRIOV_SYS_PAGESZ_REG
value|0x00000180
comment|/* sienaa0=pci_f0_config */
define|#
directive|define
name|PCR_DZ_SRIOV_SYS_PAGESZ_REG
value|0x000001a0
comment|/* hunta0=pci_f0_config */
define|#
directive|define
name|PCRF_CZ_VF_SYS_PAGESZ_LBN
value|0
define|#
directive|define
name|PCRF_CZ_VF_SYS_PAGESZ_WIDTH
value|16
comment|/*  * PC_SRIOV_BAR0_REG(32bit):  * SRIOV VF Bar0  */
define|#
directive|define
name|PCR_CC_SRIOV_BAR0_REG
value|0x00000184
comment|/* sienaa0=pci_f0_config */
define|#
directive|define
name|PCR_DZ_SRIOV_BAR0_REG
value|0x000001a4
comment|/* hunta0=pci_f0_config */
define|#
directive|define
name|PCRF_CC_VF_BAR_ADDRESS_LBN
value|0
define|#
directive|define
name|PCRF_CC_VF_BAR_ADDRESS_WIDTH
value|32
define|#
directive|define
name|PCRF_DZ_VF_BAR0_ADDRESS_LBN
value|4
define|#
directive|define
name|PCRF_DZ_VF_BAR0_ADDRESS_WIDTH
value|28
define|#
directive|define
name|PCRF_DZ_VF_BAR0_PREF_LBN
value|3
define|#
directive|define
name|PCRF_DZ_VF_BAR0_PREF_WIDTH
value|1
define|#
directive|define
name|PCRF_DZ_VF_BAR0_TYPE_LBN
value|1
define|#
directive|define
name|PCRF_DZ_VF_BAR0_TYPE_WIDTH
value|2
define|#
directive|define
name|PCRF_DZ_VF_BAR0_IOM_LBN
value|0
define|#
directive|define
name|PCRF_DZ_VF_BAR0_IOM_WIDTH
value|1
comment|/*  * PC_SRIOV_BAR1_REG(32bit):  * SRIOV Bar1  */
define|#
directive|define
name|PCR_CC_SRIOV_BAR1_REG
value|0x00000188
comment|/* sienaa0=pci_f0_config */
define|#
directive|define
name|PCR_DZ_SRIOV_BAR1_REG
value|0x000001a8
comment|/* hunta0=pci_f0_config */
comment|/* defined as PCRF_CC_VF_BAR_ADDRESS_LBN 0; */
comment|/* defined as PCRF_CC_VF_BAR_ADDRESS_WIDTH 32 */
define|#
directive|define
name|PCRF_DZ_VF_BAR1_ADDRESS_LBN
value|0
define|#
directive|define
name|PCRF_DZ_VF_BAR1_ADDRESS_WIDTH
value|32
comment|/*  * PC_SRIOV_BAR2_REG(32bit):  * SRIOV Bar2  */
define|#
directive|define
name|PCR_CC_SRIOV_BAR2_REG
value|0x0000018c
comment|/* sienaa0=pci_f0_config */
define|#
directive|define
name|PCR_DZ_SRIOV_BAR2_REG
value|0x000001ac
comment|/* hunta0=pci_f0_config */
comment|/* defined as PCRF_CC_VF_BAR_ADDRESS_LBN 0; */
comment|/* defined as PCRF_CC_VF_BAR_ADDRESS_WIDTH 32 */
define|#
directive|define
name|PCRF_DZ_VF_BAR2_ADDRESS_LBN
value|4
define|#
directive|define
name|PCRF_DZ_VF_BAR2_ADDRESS_WIDTH
value|28
define|#
directive|define
name|PCRF_DZ_VF_BAR2_PREF_LBN
value|3
define|#
directive|define
name|PCRF_DZ_VF_BAR2_PREF_WIDTH
value|1
define|#
directive|define
name|PCRF_DZ_VF_BAR2_TYPE_LBN
value|1
define|#
directive|define
name|PCRF_DZ_VF_BAR2_TYPE_WIDTH
value|2
define|#
directive|define
name|PCRF_DZ_VF_BAR2_IOM_LBN
value|0
define|#
directive|define
name|PCRF_DZ_VF_BAR2_IOM_WIDTH
value|1
comment|/*  * PC_SRIOV_BAR3_REG(32bit):  * SRIOV Bar3  */
define|#
directive|define
name|PCR_CC_SRIOV_BAR3_REG
value|0x00000190
comment|/* sienaa0=pci_f0_config */
define|#
directive|define
name|PCR_DZ_SRIOV_BAR3_REG
value|0x000001b0
comment|/* hunta0=pci_f0_config */
comment|/* defined as PCRF_CC_VF_BAR_ADDRESS_LBN 0; */
comment|/* defined as PCRF_CC_VF_BAR_ADDRESS_WIDTH 32 */
define|#
directive|define
name|PCRF_DZ_VF_BAR3_ADDRESS_LBN
value|0
define|#
directive|define
name|PCRF_DZ_VF_BAR3_ADDRESS_WIDTH
value|32
comment|/*  * PC_SRIOV_BAR4_REG(32bit):  * SRIOV Bar4  */
define|#
directive|define
name|PCR_CC_SRIOV_BAR4_REG
value|0x00000194
comment|/* sienaa0=pci_f0_config */
define|#
directive|define
name|PCR_DZ_SRIOV_BAR4_REG
value|0x000001b4
comment|/* hunta0=pci_f0_config */
comment|/* defined as PCRF_CC_VF_BAR_ADDRESS_LBN 0; */
comment|/* defined as PCRF_CC_VF_BAR_ADDRESS_WIDTH 32 */
define|#
directive|define
name|PCRF_DZ_VF_BAR4_ADDRESS_LBN
value|0
define|#
directive|define
name|PCRF_DZ_VF_BAR4_ADDRESS_WIDTH
value|32
comment|/*  * PC_SRIOV_BAR5_REG(32bit):  * SRIOV Bar5  */
define|#
directive|define
name|PCR_CC_SRIOV_BAR5_REG
value|0x00000198
comment|/* sienaa0=pci_f0_config */
define|#
directive|define
name|PCR_DZ_SRIOV_BAR5_REG
value|0x000001b8
comment|/* hunta0=pci_f0_config */
comment|/* defined as PCRF_CC_VF_BAR_ADDRESS_LBN 0; */
comment|/* defined as PCRF_CC_VF_BAR_ADDRESS_WIDTH 32 */
define|#
directive|define
name|PCRF_DZ_VF_BAR5_ADDRESS_LBN
value|0
define|#
directive|define
name|PCRF_DZ_VF_BAR5_ADDRESS_WIDTH
value|32
comment|/*  * PC_SRIOV_RSVD_REG(16bit):  * Reserved register  */
define|#
directive|define
name|PCR_DZ_SRIOV_RSVD_REG
value|0x00000198
comment|/* hunta0=pci_f0_config */
define|#
directive|define
name|PCRF_DZ_VF_RSVD_LBN
value|0
define|#
directive|define
name|PCRF_DZ_VF_RSVD_WIDTH
value|16
comment|/*  * PC_SRIOV_MIBR_SARRAY_OFFSET_REG(32bit):  * SRIOV VF Migration State Array Offset  */
define|#
directive|define
name|PCR_CC_SRIOV_MIBR_SARRAY_OFFSET_REG
value|0x0000019c
comment|/* sienaa0=pci_f0_config */
define|#
directive|define
name|PCR_DZ_SRIOV_MIBR_SARRAY_OFFSET_REG
value|0x000001bc
comment|/* hunta0=pci_f0_config */
define|#
directive|define
name|PCRF_CZ_VF_MIGR_OFFSET_LBN
value|3
define|#
directive|define
name|PCRF_CZ_VF_MIGR_OFFSET_WIDTH
value|29
define|#
directive|define
name|PCRF_CZ_VF_MIGR_BIR_LBN
value|0
define|#
directive|define
name|PCRF_CZ_VF_MIGR_BIR_WIDTH
value|3
comment|/*  * PC_TPH_CAP_HDR_REG(32bit):  * TPH Capability Header Register  */
define|#
directive|define
name|PCR_DZ_TPH_CAP_HDR_REG
value|0x000001c0
comment|/* hunta0=pci_f0_config */
define|#
directive|define
name|PCRF_DZ_TPH_NXT_PTR_LBN
value|20
define|#
directive|define
name|PCRF_DZ_TPH_NXT_PTR_WIDTH
value|12
define|#
directive|define
name|PCRF_DZ_TPH_VERSION_LBN
value|16
define|#
directive|define
name|PCRF_DZ_TPH_VERSION_WIDTH
value|4
define|#
directive|define
name|PCRF_DZ_TPH_EXT_CAP_ID_LBN
value|0
define|#
directive|define
name|PCRF_DZ_TPH_EXT_CAP_ID_WIDTH
value|16
comment|/*  * PC_TPH_REQ_CAP_REG(32bit):  * TPH Requester Capability Register  */
define|#
directive|define
name|PCR_DZ_TPH_REQ_CAP_REG
value|0x000001c4
comment|/* hunta0=pci_f0_config */
define|#
directive|define
name|PCRF_DZ_ST_TBLE_SIZE_LBN
value|16
define|#
directive|define
name|PCRF_DZ_ST_TBLE_SIZE_WIDTH
value|11
define|#
directive|define
name|PCRF_DZ_ST_TBLE_LOC_LBN
value|9
define|#
directive|define
name|PCRF_DZ_ST_TBLE_LOC_WIDTH
value|2
define|#
directive|define
name|PCRF_DZ_EXT_TPH_MODE_SUP_LBN
value|8
define|#
directive|define
name|PCRF_DZ_EXT_TPH_MODE_SUP_WIDTH
value|1
define|#
directive|define
name|PCRF_DZ_TPH_DEV_MODE_SUP_LBN
value|2
define|#
directive|define
name|PCRF_DZ_TPH_DEV_MODE_SUP_WIDTH
value|1
define|#
directive|define
name|PCRF_DZ_TPH_INT_MODE_SUP_LBN
value|1
define|#
directive|define
name|PCRF_DZ_TPH_INT_MODE_SUP_WIDTH
value|1
define|#
directive|define
name|PCRF_DZ_TPH_NOST_MODE_SUP_LBN
value|0
define|#
directive|define
name|PCRF_DZ_TPH_NOST_MODE_SUP_WIDTH
value|1
comment|/*  * PC_TPH_REQ_CTL_REG(32bit):  * TPH Requester Control Register  */
define|#
directive|define
name|PCR_DZ_TPH_REQ_CTL_REG
value|0x000001c8
comment|/* hunta0=pci_f0_config */
define|#
directive|define
name|PCRF_DZ_TPH_REQ_ENABLE_LBN
value|8
define|#
directive|define
name|PCRF_DZ_TPH_REQ_ENABLE_WIDTH
value|2
define|#
directive|define
name|PCRF_DZ_TPH_ST_MODE_LBN
value|0
define|#
directive|define
name|PCRF_DZ_TPH_ST_MODE_WIDTH
value|3
comment|/*  * PC_LTR_CAP_HDR_REG(32bit):  * Latency Tolerance Reporting Cap Header Reg  */
define|#
directive|define
name|PCR_DZ_LTR_CAP_HDR_REG
value|0x00000290
comment|/* hunta0=pci_f0_config */
define|#
directive|define
name|PCRF_DZ_LTR_NXT_PTR_LBN
value|20
define|#
directive|define
name|PCRF_DZ_LTR_NXT_PTR_WIDTH
value|12
define|#
directive|define
name|PCRF_DZ_LTR_VERSION_LBN
value|16
define|#
directive|define
name|PCRF_DZ_LTR_VERSION_WIDTH
value|4
define|#
directive|define
name|PCRF_DZ_LTR_EXT_CAP_ID_LBN
value|0
define|#
directive|define
name|PCRF_DZ_LTR_EXT_CAP_ID_WIDTH
value|16
comment|/*  * PC_LTR_MAX_SNOOP_REG(32bit):  * LTR Maximum Snoop/No Snoop Register  */
define|#
directive|define
name|PCR_DZ_LTR_MAX_SNOOP_REG
value|0x00000294
comment|/* hunta0=pci_f0_config */
define|#
directive|define
name|PCRF_DZ_LTR_MAX_NOSNOOP_SCALE_LBN
value|26
define|#
directive|define
name|PCRF_DZ_LTR_MAX_NOSNOOP_SCALE_WIDTH
value|3
define|#
directive|define
name|PCRF_DZ_LTR_MAX_NOSNOOP_LAT_LBN
value|16
define|#
directive|define
name|PCRF_DZ_LTR_MAX_NOSNOOP_LAT_WIDTH
value|10
define|#
directive|define
name|PCRF_DZ_LTR_MAX_SNOOP_SCALE_LBN
value|10
define|#
directive|define
name|PCRF_DZ_LTR_MAX_SNOOP_SCALE_WIDTH
value|3
define|#
directive|define
name|PCRF_DZ_LTR_MAX_SNOOP_LAT_LBN
value|0
define|#
directive|define
name|PCRF_DZ_LTR_MAX_SNOOP_LAT_WIDTH
value|10
comment|/*  * PC_ACK_LAT_TMR_REG(32bit):  * ACK latency timer& replay timer register  */
define|#
directive|define
name|PCR_AC_ACK_LAT_TMR_REG
value|0x00000700
comment|/* falcona0,falconb0,sienaa0=pci_f0_config */
define|#
directive|define
name|PCRF_AC_RT_LBN
value|16
define|#
directive|define
name|PCRF_AC_RT_WIDTH
value|16
define|#
directive|define
name|PCRF_AC_ALT_LBN
value|0
define|#
directive|define
name|PCRF_AC_ALT_WIDTH
value|16
comment|/*  * PC_OTHER_MSG_REG(32bit):  * Other message register  */
define|#
directive|define
name|PCR_AC_OTHER_MSG_REG
value|0x00000704
comment|/* falcona0,falconb0,sienaa0=pci_f0_config */
define|#
directive|define
name|PCRF_AC_OM_CRPT3_LBN
value|24
define|#
directive|define
name|PCRF_AC_OM_CRPT3_WIDTH
value|8
define|#
directive|define
name|PCRF_AC_OM_CRPT2_LBN
value|16
define|#
directive|define
name|PCRF_AC_OM_CRPT2_WIDTH
value|8
define|#
directive|define
name|PCRF_AC_OM_CRPT1_LBN
value|8
define|#
directive|define
name|PCRF_AC_OM_CRPT1_WIDTH
value|8
define|#
directive|define
name|PCRF_AC_OM_CRPT0_LBN
value|0
define|#
directive|define
name|PCRF_AC_OM_CRPT0_WIDTH
value|8
comment|/*  * PC_FORCE_LNK_REG(24bit):  * Port force link register  */
define|#
directive|define
name|PCR_AC_FORCE_LNK_REG
value|0x00000708
comment|/* falcona0,falconb0,sienaa0=pci_f0_config */
define|#
directive|define
name|PCRF_AC_LFS_LBN
value|16
define|#
directive|define
name|PCRF_AC_LFS_WIDTH
value|6
define|#
directive|define
name|PCRF_AC_FL_LBN
value|15
define|#
directive|define
name|PCRF_AC_FL_WIDTH
value|1
define|#
directive|define
name|PCRF_AC_LN_LBN
value|0
define|#
directive|define
name|PCRF_AC_LN_WIDTH
value|8
comment|/*  * PC_ACK_FREQ_REG(32bit):  * ACK frequency register  */
define|#
directive|define
name|PCR_AC_ACK_FREQ_REG
value|0x0000070c
comment|/* falcona0,falconb0,sienaa0=pci_f0_config */
define|#
directive|define
name|PCRF_CC_ALLOW_L1_WITHOUT_L0S_LBN
value|30
define|#
directive|define
name|PCRF_CC_ALLOW_L1_WITHOUT_L0S_WIDTH
value|1
define|#
directive|define
name|PCRF_AC_L1_ENTR_LAT_LBN
value|27
define|#
directive|define
name|PCRF_AC_L1_ENTR_LAT_WIDTH
value|3
define|#
directive|define
name|PCRF_AC_L0_ENTR_LAT_LBN
value|24
define|#
directive|define
name|PCRF_AC_L0_ENTR_LAT_WIDTH
value|3
define|#
directive|define
name|PCRF_CC_COMM_NFTS_LBN
value|16
define|#
directive|define
name|PCRF_CC_COMM_NFTS_WIDTH
value|8
define|#
directive|define
name|PCRF_AB_ACK_FREQ_REG_RSVD0_LBN
value|16
define|#
directive|define
name|PCRF_AB_ACK_FREQ_REG_RSVD0_WIDTH
value|3
define|#
directive|define
name|PCRF_AC_MAX_FTS_LBN
value|8
define|#
directive|define
name|PCRF_AC_MAX_FTS_WIDTH
value|8
define|#
directive|define
name|PCRF_AC_ACK_FREQ_LBN
value|0
define|#
directive|define
name|PCRF_AC_ACK_FREQ_WIDTH
value|8
comment|/*  * PC_PORT_LNK_CTL_REG(32bit):  * Port link control register  */
define|#
directive|define
name|PCR_AC_PORT_LNK_CTL_REG
value|0x00000710
comment|/* falcona0,falconb0,sienaa0=pci_f0_config */
define|#
directive|define
name|PCRF_AB_LRE_LBN
value|27
define|#
directive|define
name|PCRF_AB_LRE_WIDTH
value|1
define|#
directive|define
name|PCRF_AB_ESYNC_LBN
value|26
define|#
directive|define
name|PCRF_AB_ESYNC_WIDTH
value|1
define|#
directive|define
name|PCRF_AB_CRPT_LBN
value|25
define|#
directive|define
name|PCRF_AB_CRPT_WIDTH
value|1
define|#
directive|define
name|PCRF_AB_XB_LBN
value|24
define|#
directive|define
name|PCRF_AB_XB_WIDTH
value|1
define|#
directive|define
name|PCRF_AC_LC_LBN
value|16
define|#
directive|define
name|PCRF_AC_LC_WIDTH
value|6
define|#
directive|define
name|PCRF_AC_LDR_LBN
value|8
define|#
directive|define
name|PCRF_AC_LDR_WIDTH
value|4
define|#
directive|define
name|PCRF_AC_FLM_LBN
value|7
define|#
directive|define
name|PCRF_AC_FLM_WIDTH
value|1
define|#
directive|define
name|PCRF_AC_LKD_LBN
value|6
define|#
directive|define
name|PCRF_AC_LKD_WIDTH
value|1
define|#
directive|define
name|PCRF_AC_DLE_LBN
value|5
define|#
directive|define
name|PCRF_AC_DLE_WIDTH
value|1
define|#
directive|define
name|PCRF_AB_PORT_LNK_CTL_REG_RSVD0_LBN
value|4
define|#
directive|define
name|PCRF_AB_PORT_LNK_CTL_REG_RSVD0_WIDTH
value|1
define|#
directive|define
name|PCRF_AC_RA_LBN
value|3
define|#
directive|define
name|PCRF_AC_RA_WIDTH
value|1
define|#
directive|define
name|PCRF_AC_LE_LBN
value|2
define|#
directive|define
name|PCRF_AC_LE_WIDTH
value|1
define|#
directive|define
name|PCRF_AC_SD_LBN
value|1
define|#
directive|define
name|PCRF_AC_SD_WIDTH
value|1
define|#
directive|define
name|PCRF_AC_OMR_LBN
value|0
define|#
directive|define
name|PCRF_AC_OMR_WIDTH
value|1
comment|/*  * PC_LN_SKEW_REG(32bit):  * Lane skew register  */
define|#
directive|define
name|PCR_AC_LN_SKEW_REG
value|0x00000714
comment|/* falcona0,falconb0,sienaa0=pci_f0_config */
define|#
directive|define
name|PCRF_AC_DIS_LBN
value|31
define|#
directive|define
name|PCRF_AC_DIS_WIDTH
value|1
define|#
directive|define
name|PCRF_AB_RST_LBN
value|30
define|#
directive|define
name|PCRF_AB_RST_WIDTH
value|1
define|#
directive|define
name|PCRF_AC_AD_LBN
value|25
define|#
directive|define
name|PCRF_AC_AD_WIDTH
value|1
define|#
directive|define
name|PCRF_AC_FCD_LBN
value|24
define|#
directive|define
name|PCRF_AC_FCD_WIDTH
value|1
define|#
directive|define
name|PCRF_AC_LS2_LBN
value|16
define|#
directive|define
name|PCRF_AC_LS2_WIDTH
value|8
define|#
directive|define
name|PCRF_AC_LS1_LBN
value|8
define|#
directive|define
name|PCRF_AC_LS1_WIDTH
value|8
define|#
directive|define
name|PCRF_AC_LS0_LBN
value|0
define|#
directive|define
name|PCRF_AC_LS0_WIDTH
value|8
comment|/*  * PC_SYM_NUM_REG(16bit):  * Symbol number register  */
define|#
directive|define
name|PCR_AC_SYM_NUM_REG
value|0x00000718
comment|/* falcona0,falconb0,sienaa0=pci_f0_config */
define|#
directive|define
name|PCRF_CC_MAX_FUNCTIONS_LBN
value|29
define|#
directive|define
name|PCRF_CC_MAX_FUNCTIONS_WIDTH
value|3
define|#
directive|define
name|PCRF_CC_FC_WATCHDOG_TMR_LBN
value|24
define|#
directive|define
name|PCRF_CC_FC_WATCHDOG_TMR_WIDTH
value|5
define|#
directive|define
name|PCRF_CC_ACK_NAK_TMR_MOD_LBN
value|19
define|#
directive|define
name|PCRF_CC_ACK_NAK_TMR_MOD_WIDTH
value|5
define|#
directive|define
name|PCRF_CC_REPLAY_TMR_MOD_LBN
value|14
define|#
directive|define
name|PCRF_CC_REPLAY_TMR_MOD_WIDTH
value|5
define|#
directive|define
name|PCRF_AB_ES_LBN
value|12
define|#
directive|define
name|PCRF_AB_ES_WIDTH
value|3
define|#
directive|define
name|PCRF_AB_SYM_NUM_REG_RSVD0_LBN
value|11
define|#
directive|define
name|PCRF_AB_SYM_NUM_REG_RSVD0_WIDTH
value|1
define|#
directive|define
name|PCRF_CC_NUM_SKP_SYMS_LBN
value|8
define|#
directive|define
name|PCRF_CC_NUM_SKP_SYMS_WIDTH
value|3
define|#
directive|define
name|PCRF_AB_TS2_LBN
value|4
define|#
directive|define
name|PCRF_AB_TS2_WIDTH
value|4
define|#
directive|define
name|PCRF_AC_TS1_LBN
value|0
define|#
directive|define
name|PCRF_AC_TS1_WIDTH
value|4
comment|/*  * PC_SYM_TMR_FLT_MSK_REG(16bit):  * Symbol timer and Filter Mask Register  */
define|#
directive|define
name|PCR_CC_SYM_TMR_FLT_MSK_REG
value|0x0000071c
comment|/* sienaa0=pci_f0_config */
define|#
directive|define
name|PCRF_CC_DEFAULT_FLT_MSK1_LBN
value|16
define|#
directive|define
name|PCRF_CC_DEFAULT_FLT_MSK1_WIDTH
value|16
define|#
directive|define
name|PCRF_CC_FC_WDOG_TMR_DIS_LBN
value|15
define|#
directive|define
name|PCRF_CC_FC_WDOG_TMR_DIS_WIDTH
value|1
define|#
directive|define
name|PCRF_CC_SI1_LBN
value|8
define|#
directive|define
name|PCRF_CC_SI1_WIDTH
value|3
define|#
directive|define
name|PCRF_CC_SKIP_INT_VAL_LBN
value|0
define|#
directive|define
name|PCRF_CC_SKIP_INT_VAL_WIDTH
value|11
define|#
directive|define
name|PCRF_CC_SI0_LBN
value|0
define|#
directive|define
name|PCRF_CC_SI0_WIDTH
value|8
comment|/*  * PC_SYM_TMR_REG(16bit):  * Symbol timer register  */
define|#
directive|define
name|PCR_AB_SYM_TMR_REG
value|0x0000071c
comment|/* falcona0,falconb0=pci_f0_config */
define|#
directive|define
name|PCRF_AB_ET_LBN
value|11
define|#
directive|define
name|PCRF_AB_ET_WIDTH
value|4
define|#
directive|define
name|PCRF_AB_SI1_LBN
value|8
define|#
directive|define
name|PCRF_AB_SI1_WIDTH
value|3
define|#
directive|define
name|PCRF_AB_SI0_LBN
value|0
define|#
directive|define
name|PCRF_AB_SI0_WIDTH
value|8
comment|/*  * PC_FLT_MSK_REG(32bit):  * Filter Mask Register 2  */
define|#
directive|define
name|PCR_CC_FLT_MSK_REG
value|0x00000720
comment|/* sienaa0=pci_f0_config */
define|#
directive|define
name|PCRF_CC_DEFAULT_FLT_MSK2_LBN
value|0
define|#
directive|define
name|PCRF_CC_DEFAULT_FLT_MSK2_WIDTH
value|32
comment|/*  * PC_PHY_STAT_REG(32bit):  * PHY status register  */
define|#
directive|define
name|PCR_AB_PHY_STAT_REG
value|0x00000720
comment|/* falcona0,falconb0=pci_f0_config */
define|#
directive|define
name|PCR_CC_PHY_STAT_REG
value|0x00000810
comment|/* sienaa0=pci_f0_config */
define|#
directive|define
name|PCRF_AC_SSL_LBN
value|3
define|#
directive|define
name|PCRF_AC_SSL_WIDTH
value|1
define|#
directive|define
name|PCRF_AC_SSR_LBN
value|2
define|#
directive|define
name|PCRF_AC_SSR_WIDTH
value|1
define|#
directive|define
name|PCRF_AC_SSCL_LBN
value|1
define|#
directive|define
name|PCRF_AC_SSCL_WIDTH
value|1
define|#
directive|define
name|PCRF_AC_SSCD_LBN
value|0
define|#
directive|define
name|PCRF_AC_SSCD_WIDTH
value|1
comment|/*  * PC_PHY_CTL_REG(32bit):  * PHY control register  */
define|#
directive|define
name|PCR_AB_PHY_CTL_REG
value|0x00000724
comment|/* falcona0,falconb0=pci_f0_config */
define|#
directive|define
name|PCR_CC_PHY_CTL_REG
value|0x00000814
comment|/* sienaa0=pci_f0_config */
define|#
directive|define
name|PCRF_AC_BD_LBN
value|31
define|#
directive|define
name|PCRF_AC_BD_WIDTH
value|1
define|#
directive|define
name|PCRF_AC_CDS_LBN
value|30
define|#
directive|define
name|PCRF_AC_CDS_WIDTH
value|1
define|#
directive|define
name|PCRF_AC_DWRAP_LB_LBN
value|29
define|#
directive|define
name|PCRF_AC_DWRAP_LB_WIDTH
value|1
define|#
directive|define
name|PCRF_AC_EBD_LBN
value|28
define|#
directive|define
name|PCRF_AC_EBD_WIDTH
value|1
define|#
directive|define
name|PCRF_AC_SNR_LBN
value|27
define|#
directive|define
name|PCRF_AC_SNR_WIDTH
value|1
define|#
directive|define
name|PCRF_AC_RX_NOT_DET_LBN
value|2
define|#
directive|define
name|PCRF_AC_RX_NOT_DET_WIDTH
value|1
define|#
directive|define
name|PCRF_AC_FORCE_LOS_VAL_LBN
value|1
define|#
directive|define
name|PCRF_AC_FORCE_LOS_VAL_WIDTH
value|1
define|#
directive|define
name|PCRF_AC_FORCE_LOS_EN_LBN
value|0
define|#
directive|define
name|PCRF_AC_FORCE_LOS_EN_WIDTH
value|1
comment|/*  * PC_DEBUG0_REG(32bit):  * Debug register 0  */
define|#
directive|define
name|PCR_AC_DEBUG0_REG
value|0x00000728
comment|/* falcona0,falconb0,sienaa0=pci_f0_config */
define|#
directive|define
name|PCRF_AC_CDI03_LBN
value|24
define|#
directive|define
name|PCRF_AC_CDI03_WIDTH
value|8
define|#
directive|define
name|PCRF_AC_CDI0_LBN
value|0
define|#
directive|define
name|PCRF_AC_CDI0_WIDTH
value|32
define|#
directive|define
name|PCRF_AC_CDI02_LBN
value|16
define|#
directive|define
name|PCRF_AC_CDI02_WIDTH
value|8
define|#
directive|define
name|PCRF_AC_CDI01_LBN
value|8
define|#
directive|define
name|PCRF_AC_CDI01_WIDTH
value|8
define|#
directive|define
name|PCRF_AC_CDI00_LBN
value|0
define|#
directive|define
name|PCRF_AC_CDI00_WIDTH
value|8
comment|/*  * PC_DEBUG1_REG(32bit):  * Debug register 1  */
define|#
directive|define
name|PCR_AC_DEBUG1_REG
value|0x0000072c
comment|/* falcona0,falconb0,sienaa0=pci_f0_config */
define|#
directive|define
name|PCRF_AC_CDI13_LBN
value|24
define|#
directive|define
name|PCRF_AC_CDI13_WIDTH
value|8
define|#
directive|define
name|PCRF_AC_CDI1_LBN
value|0
define|#
directive|define
name|PCRF_AC_CDI1_WIDTH
value|32
define|#
directive|define
name|PCRF_AC_CDI12_LBN
value|16
define|#
directive|define
name|PCRF_AC_CDI12_WIDTH
value|8
define|#
directive|define
name|PCRF_AC_CDI11_LBN
value|8
define|#
directive|define
name|PCRF_AC_CDI11_WIDTH
value|8
define|#
directive|define
name|PCRF_AC_CDI10_LBN
value|0
define|#
directive|define
name|PCRF_AC_CDI10_WIDTH
value|8
comment|/*  * PC_XPFCC_STAT_REG(24bit):  * documentation to be written for sum_PC_XPFCC_STAT_REG  */
define|#
directive|define
name|PCR_AC_XPFCC_STAT_REG
value|0x00000730
comment|/* falcona0,falconb0,sienaa0=pci_f0_config */
define|#
directive|define
name|PCRF_AC_XPDC_LBN
value|12
define|#
directive|define
name|PCRF_AC_XPDC_WIDTH
value|8
define|#
directive|define
name|PCRF_AC_XPHC_LBN
value|0
define|#
directive|define
name|PCRF_AC_XPHC_WIDTH
value|12
comment|/*  * PC_XNPFCC_STAT_REG(24bit):  * documentation to be written for sum_PC_XNPFCC_STAT_REG  */
define|#
directive|define
name|PCR_AC_XNPFCC_STAT_REG
value|0x00000734
comment|/* falcona0,falconb0,sienaa0=pci_f0_config */
define|#
directive|define
name|PCRF_AC_XNPDC_LBN
value|12
define|#
directive|define
name|PCRF_AC_XNPDC_WIDTH
value|8
define|#
directive|define
name|PCRF_AC_XNPHC_LBN
value|0
define|#
directive|define
name|PCRF_AC_XNPHC_WIDTH
value|12
comment|/*  * PC_XCFCC_STAT_REG(24bit):  * documentation to be written for sum_PC_XCFCC_STAT_REG  */
define|#
directive|define
name|PCR_AC_XCFCC_STAT_REG
value|0x00000738
comment|/* falcona0,falconb0,sienaa0=pci_f0_config */
define|#
directive|define
name|PCRF_AC_XCDC_LBN
value|12
define|#
directive|define
name|PCRF_AC_XCDC_WIDTH
value|8
define|#
directive|define
name|PCRF_AC_XCHC_LBN
value|0
define|#
directive|define
name|PCRF_AC_XCHC_WIDTH
value|12
comment|/*  * PC_Q_STAT_REG(8bit):  * documentation to be written for sum_PC_Q_STAT_REG  */
define|#
directive|define
name|PCR_AC_Q_STAT_REG
value|0x0000073c
comment|/* falcona0,falconb0,sienaa0=pci_f0_config */
define|#
directive|define
name|PCRF_AC_RQNE_LBN
value|2
define|#
directive|define
name|PCRF_AC_RQNE_WIDTH
value|1
define|#
directive|define
name|PCRF_AC_XRNE_LBN
value|1
define|#
directive|define
name|PCRF_AC_XRNE_WIDTH
value|1
define|#
directive|define
name|PCRF_AC_RCNR_LBN
value|0
define|#
directive|define
name|PCRF_AC_RCNR_WIDTH
value|1
comment|/*  * PC_VC_XMIT_ARB1_REG(32bit):  * VC Transmit Arbitration Register 1  */
define|#
directive|define
name|PCR_CC_VC_XMIT_ARB1_REG
value|0x00000740
comment|/* sienaa0=pci_f0_config */
comment|/*  * PC_VC_XMIT_ARB2_REG(32bit):  * VC Transmit Arbitration Register 2  */
define|#
directive|define
name|PCR_CC_VC_XMIT_ARB2_REG
value|0x00000744
comment|/* sienaa0=pci_f0_config */
comment|/*  * PC_VC0_P_RQ_CTL_REG(32bit):  * VC0 Posted Receive Queue Control  */
define|#
directive|define
name|PCR_CC_VC0_P_RQ_CTL_REG
value|0x00000748
comment|/* sienaa0=pci_f0_config */
comment|/*  * PC_VC0_NP_RQ_CTL_REG(32bit):  * VC0 Non-Posted Receive Queue Control  */
define|#
directive|define
name|PCR_CC_VC0_NP_RQ_CTL_REG
value|0x0000074c
comment|/* sienaa0=pci_f0_config */
comment|/*  * PC_VC0_C_RQ_CTL_REG(32bit):  * VC0 Completion Receive Queue Control  */
define|#
directive|define
name|PCR_CC_VC0_C_RQ_CTL_REG
value|0x00000750
comment|/* sienaa0=pci_f0_config */
comment|/*  * PC_GEN2_REG(32bit):  * Gen2 Register  */
define|#
directive|define
name|PCR_CC_GEN2_REG
value|0x0000080c
comment|/* sienaa0=pci_f0_config */
define|#
directive|define
name|PCRF_CC_SET_DE_EMPHASIS_LBN
value|20
define|#
directive|define
name|PCRF_CC_SET_DE_EMPHASIS_WIDTH
value|1
define|#
directive|define
name|PCRF_CC_CFG_TX_COMPLIANCE_LBN
value|19
define|#
directive|define
name|PCRF_CC_CFG_TX_COMPLIANCE_WIDTH
value|1
define|#
directive|define
name|PCRF_CC_CFG_TX_SWING_LBN
value|18
define|#
directive|define
name|PCRF_CC_CFG_TX_SWING_WIDTH
value|1
define|#
directive|define
name|PCRF_CC_DIR_SPEED_CHANGE_LBN
value|17
define|#
directive|define
name|PCRF_CC_DIR_SPEED_CHANGE_WIDTH
value|1
define|#
directive|define
name|PCRF_CC_LANE_ENABLE_LBN
value|8
define|#
directive|define
name|PCRF_CC_LANE_ENABLE_WIDTH
value|9
define|#
directive|define
name|PCRF_CC_NUM_FTS_LBN
value|0
define|#
directive|define
name|PCRF_CC_NUM_FTS_WIDTH
value|8
ifdef|#
directive|ifdef
name|__cplusplus
block|}
end_extern

begin_endif
endif|#
directive|endif
end_endif

begin_endif
endif|#
directive|endif
end_endif

begin_comment
comment|/* _SYS_EFX_REGS_PCI_H */
end_comment

end_unit

