--------------- Build Started: 06/21/2017 12:12:45 Project: WW101-Shield, Configuration: ARM GCC 5.4-2016-q2-update Release ---------------
cydsfit.exe -.appdatapath "C:\Users\Greg\AppData\Local\Cypress Semiconductor\PSoC Creator\4.1" -.fdsnotice -.fdswarpdepfile=warp_dependencies.txt -.fdselabdepfile=elab_dependencies.txt -.fdsbldfile=generated_files.txt -.fdsreffile=referenced_files.txt -p Z:\Git\WA101\ww101-shield\firmware\WW101-Shield.cydsn\WW101-Shield.cyprj -d CY8C4A45AZI-483 -s Z:\Git\WA101\ww101-shield\firmware\WW101-Shield.cydsn\Generated_Source\PSoC4 -- -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE
Elaborating Design...
ADD: sdb.M0061: information: Info from component: VDAC. The UAB_VDAC_v1_10 component (VDAC) is a prototype component. It has not been tested to production quality and care should be taken if used in a shipping product.
 * Z:\Git\WA101\ww101-shield\firmware\WW101-Shield.cydsn\TopDesign\TopDesign.cysch (Instance:VDAC)
HDL Generation...
Synthesis...
Tech Mapping...
Analog Placement...
Info: plm.M0038: The pin named \CapSense:Sns(5)\ at location [IOP=(2)][IoId=(3)] prevents usage of special purposes: F(OA,1). (App=cydsfit)
Analog Routing...
Analog Code Generation...
Digital Placement...
Digital Routing...
Bitstream Generation...
Bitstream Verification...
Static timing analysis...
API Generation...
Dependency Generation...
Cleanup...
arm-none-eabi-gcc.exe -c main.c -o .\CortexM0p\ARM_GCC_541\Release\main.o -mcpu=cortex-m0plus -mthumb -I..\I2CRegMap -I. -IGenerated_Source\PSoC4 -Wa,-alh=.\CortexM0p\ARM_GCC_541\Release/main.lst -g -D NDEBUG -D CY_CORE_ID=0 -Wall -ffunction-sections -ffat-lto-objects -Os
arm-none-eabi-gcc.exe -c Generated_Source\PSoC4\CapSense_Control.c -o .\CortexM0p\ARM_GCC_541\Release\CapSense_Control.o -mcpu=cortex-m0plus -mthumb -I..\I2CRegMap -I. -IGenerated_Source\PSoC4 -Wa,-alh=.\CortexM0p\ARM_GCC_541\Release/CapSense_Control.lst -g -D NDEBUG -D CY_CORE_ID=0 -Wall -ffunction-sections -ffat-lto-objects -Os
arm-none-eabi-gcc.exe -c Generated_Source\PSoC4\CapSense_Processing.c -o .\CortexM0p\ARM_GCC_541\Release\CapSense_Processing.o -mcpu=cortex-m0plus -mthumb -I..\I2CRegMap -I. -IGenerated_Source\PSoC4 -Wa,-alh=.\CortexM0p\ARM_GCC_541\Release/CapSense_Processing.lst -g -D NDEBUG -D CY_CORE_ID=0 -Wall -ffunction-sections -ffat-lto-objects -Os
arm-none-eabi-gcc.exe -c Generated_Source\PSoC4\CapSense_Structure.c -o .\CortexM0p\ARM_GCC_541\Release\CapSense_Structure.o -mcpu=cortex-m0plus -mthumb -I..\I2CRegMap -I. -IGenerated_Source\PSoC4 -Wa,-alh=.\CortexM0p\ARM_GCC_541\Release/CapSense_Structure.lst -g -D NDEBUG -D CY_CORE_ID=0 -Wall -ffunction-sections -ffat-lto-objects -Os
arm-none-eabi-gcc.exe -c Generated_Source\PSoC4\CapSense_Tuner.c -o .\CortexM0p\ARM_GCC_541\Release\CapSense_Tuner.o -mcpu=cortex-m0plus -mthumb -I..\I2CRegMap -I. -IGenerated_Source\PSoC4 -Wa,-alh=.\CortexM0p\ARM_GCC_541\Release/CapSense_Tuner.lst -g -D NDEBUG -D CY_CORE_ID=0 -Wall -ffunction-sections -ffat-lto-objects -Os
arm-none-eabi-gcc.exe -c Generated_Source\PSoC4\CapSense_Filter.c -o .\CortexM0p\ARM_GCC_541\Release\CapSense_Filter.o -mcpu=cortex-m0plus -mthumb -I..\I2CRegMap -I. -IGenerated_Source\PSoC4 -Wa,-alh=.\CortexM0p\ARM_GCC_541\Release/CapSense_Filter.lst -g -D NDEBUG -D CY_CORE_ID=0 -Wall -ffunction-sections -ffat-lto-objects -Os
arm-none-eabi-gcc.exe -c Generated_Source\PSoC4\CapSense_Sensing.c -o .\CortexM0p\ARM_GCC_541\Release\CapSense_Sensing.o -mcpu=cortex-m0plus -mthumb -I..\I2CRegMap -I. -IGenerated_Source\PSoC4 -Wa,-alh=.\CortexM0p\ARM_GCC_541\Release/CapSense_Sensing.lst -g -D NDEBUG -D CY_CORE_ID=0 -Wall -ffunction-sections -ffat-lto-objects -Os
arm-none-eabi-gcc.exe -c Generated_Source\PSoC4\CapSense_INT.c -o .\CortexM0p\ARM_GCC_541\Release\CapSense_INT.o -mcpu=cortex-m0plus -mthumb -I..\I2CRegMap -I. -IGenerated_Source\PSoC4 -Wa,-alh=.\CortexM0p\ARM_GCC_541\Release/CapSense_INT.lst -g -D NDEBUG -D CY_CORE_ID=0 -Wall -ffunction-sections -ffat-lto-objects -Os
arm-none-eabi-gcc.exe -c Generated_Source\PSoC4\CapSense_SensingCSD_LL.c -o .\CortexM0p\ARM_GCC_541\Release\CapSense_SensingCSD_LL.o -mcpu=cortex-m0plus -mthumb -I..\I2CRegMap -I. -IGenerated_Source\PSoC4 -Wa,-alh=.\CortexM0p\ARM_GCC_541\Release/CapSense_SensingCSD_LL.lst -g -D NDEBUG -D CY_CORE_ID=0 -Wall -ffunction-sections -ffat-lto-objects -Os
arm-none-eabi-ar.exe -rs .\CortexM0p\ARM_GCC_541\Release\WW101-Shield.a .\CortexM0p\ARM_GCC_541\Release\D9.o .\CortexM0p\ARM_GCC_541\Release\D9_PM.o .\CortexM0p\ARM_GCC_541\Release\Thermistor.o .\CortexM0p\ARM_GCC_541\Release\MB0.o .\CortexM0p\ARM_GCC_541\Release\MB0_PM.o .\CortexM0p\ARM_GCC_541\Release\MB1.o .\CortexM0p\ARM_GCC_541\Release\MB1_PM.o .\CortexM0p\ARM_GCC_541\Release\LED1.o .\CortexM0p\ARM_GCC_541\Release\LED1_PM.o .\CortexM0p\ARM_GCC_541\Release\LED0.o .\CortexM0p\ARM_GCC_541\Release\LED0_PM.o .\CortexM0p\ARM_GCC_541\Release\VDAC_A1.o .\CortexM0p\ARM_GCC_541\Release\VDAC_A1_PM.o .\CortexM0p\ARM_GCC_541\Release\VDAC.o .\CortexM0p\ARM_GCC_541\Release\VDAC_PM.o .\CortexM0p\ARM_GCC_541\Release\CapSense_Control.o .\CortexM0p\ARM_GCC_541\Release\CapSense_Processing.o .\CortexM0p\ARM_GCC_541\Release\CapSense_Structure.o .\CortexM0p\ARM_GCC_541\Release\CapSense_Tuner.o .\CortexM0p\ARM_GCC_541\Release\CapSense_Filter.o .\CortexM0p\ARM_GCC_541\Release\CapSense_Sensing.o .\CortexM0p\ARM_GCC_541\Release\CapSense_INT.o .\CortexM0p\ARM_GCC_541\Release\CapSense_SensingCSD_LL.o .\CortexM0p\ARM_GCC_541\Release\CBLED3.o .\CortexM0p\ARM_GCC_541\Release\CBLED3_PM.o .\CortexM0p\ARM_GCC_541\Release\D5.o .\CortexM0p\ARM_GCC_541\Release\D5_PM.o .\CortexM0p\ARM_GCC_541\Release\D3.o .\CortexM0p\ARM_GCC_541\Release\D3_PM.o .\CortexM0p\ARM_GCC_541\Release\UART.o .\CortexM0p\ARM_GCC_541\Release\UART_SPI_UART.o .\CortexM0p\ARM_GCC_541\Release\UART_SPI_UART_INT.o .\CortexM0p\ARM_GCC_541\Release\UART_PM.o .\CortexM0p\ARM_GCC_541\Release\UART_UART.o .\CortexM0p\ARM_GCC_541\Release\UART_BOOT.o .\CortexM0p\ARM_GCC_541\Release\UART_UART_BOOT.o .\CortexM0p\ARM_GCC_541\Release\EZI2C.o .\CortexM0p\ARM_GCC_541\Release\EZI2C_PM.o .\CortexM0p\ARM_GCC_541\Release\EZI2C_BOOT.o .\CortexM0p\ARM_GCC_541\Release\EZI2C_EZI2C.o .\CortexM0p\ARM_GCC_541\Release\EZI2C_EZI2C_INT.o .\CortexM0p\ARM_GCC_541\Release\EZI2C_EZI2C_BOOT.o .\CortexM0p\ARM_GCC_541\Release\Bootloadable.o .\CortexM0p\ARM_GCC_541\Release\CBLED0.o .\CortexM0p\ARM_GCC_541\Release\CBLED0_PM.o .\CortexM0p\ARM_GCC_541\Release\D10.o .\CortexM0p\ARM_GCC_541\Release\D10_PM.o .\CortexM0p\ARM_GCC_541\Release\CBLED1.o .\CortexM0p\ARM_GCC_541\Release\CBLED1_PM.o .\CortexM0p\ARM_GCC_541\Release\CBLED2.o .\CortexM0p\ARM_GCC_541\Release\CBLED2_PM.o .\CortexM0p\ARM_GCC_541\Release\POT_A2.o .\CortexM0p\ARM_GCC_541\Release\POT_A2_PM.o .\CortexM0p\ARM_GCC_541\Release\PVref_ALS.o .\CortexM0p\ARM_GCC_541\Release\PVref_ALS_PM.o .\CortexM0p\ARM_GCC_541\Release\TIA_OUT_A0.o .\CortexM0p\ARM_GCC_541\Release\TIA_OUT_A0_PM.o .\CortexM0p\ARM_GCC_541\Release\TIA_IN.o .\CortexM0p\ARM_GCC_541\Release\TIA_IN_PM.o .\CortexM0p\ARM_GCC_541\Release\Opamp_ALS2.o .\CortexM0p\ARM_GCC_541\Release\Opamp_ALS2_PM.o .\CortexM0p\ARM_GCC_541\Release\Opamp_ALS1.o .\CortexM0p\ARM_GCC_541\Release\Opamp_ALS1_PM.o .\CortexM0p\ARM_GCC_541\Release\THERM_REF_LO.o .\CortexM0p\ARM_GCC_541\Release\THERM_REF_LO_PM.o .\CortexM0p\ARM_GCC_541\Release\THERM_REF_MID.o .\CortexM0p\ARM_GCC_541\Release\THERM_REF_MID_PM.o .\CortexM0p\ARM_GCC_541\Release\THERM_REF_HI.o .\CortexM0p\ARM_GCC_541\Release\THERM_REF_HI_PM.o .\CortexM0p\ARM_GCC_541\Release\THERM_BUF.o .\CortexM0p\ARM_GCC_541\Release\THERM_BUF_PM.o .\CortexM0p\ARM_GCC_541\Release\ADC.o .\CortexM0p\ARM_GCC_541\Release\ADC_PM.o .\CortexM0p\ARM_GCC_541\Release\ADC_INIT.o .\CortexM0p\ARM_GCC_541\Release\ADC_INT.o .\CortexM0p\ARM_GCC_541\Release\Opamp_Therm.o .\CortexM0p\ARM_GCC_541\Release\Opamp_Therm_PM.o .\CortexM0p\ARM_GCC_541\Release\PVref_Therm.o .\CortexM0p\ARM_GCC_541\Release\PVref_Therm_PM.o .\CortexM0p\ARM_GCC_541\Release\SmartIO.o .\CortexM0p\ARM_GCC_541\Release\VDAC_internalClock.o .\CortexM0p\ARM_GCC_541\Release\VDAC_UAB.o .\CortexM0p\ARM_GCC_541\Release\VDAC_UAB_CyUAB.o .\CortexM0p\ARM_GCC_541\Release\VDAC_OUTBUFFER.o .\CortexM0p\ARM_GCC_541\Release\VDAC_OUTBUFFER_PM.o .\CortexM0p\ARM_GCC_541\Release\CapSense_ISR.o .\CortexM0p\ARM_GCC_541\Release\UART_SCBCLK.o .\CortexM0p\ARM_GCC_541\Release\UART_tx.o .\CortexM0p\ARM_GCC_541\Release\UART_tx_PM.o .\CortexM0p\ARM_GCC_541\Release\UART_rx.o .\CortexM0p\ARM_GCC_541\Release\UART_rx_PM.o .\CortexM0p\ARM_GCC_541\Release\EZI2C_SCBCLK.o .\CortexM0p\ARM_GCC_541\Release\EZI2C_sda.o .\CortexM0p\ARM_GCC_541\Release\EZI2C_sda_PM.o .\CortexM0p\ARM_GCC_541\Release\EZI2C_scl.o .\CortexM0p\ARM_GCC_541\Release\EZI2C_scl_PM.o .\CortexM0p\ARM_GCC_541\Release\EZI2C_SCB_IRQ.o .\CortexM0p\ARM_GCC_541\Release\ADC_intSarClock.o .\CortexM0p\ARM_GCC_541\Release\ADC_IRQ.o .\CortexM0p\ARM_GCC_541\Release\ADC_intUabClock.o .\CortexM0p\ARM_GCC_541\Release\CyFlash.o .\CortexM0p\ARM_GCC_541\Release\CyLib.o .\CortexM0p\ARM_GCC_541\Release\cyPm.o .\CortexM0p\ARM_GCC_541\Release\cyutils.o .\CortexM0p\ARM_GCC_541\Release\CyDMA.o .\CortexM0p\ARM_GCC_541\Release\CyLFClk.o .\CortexM0p\ARM_GCC_541\Release\CyBootAsmGnu.o
arm-none-eabi-ar.exe: creating .\CortexM0p\ARM_GCC_541\Release\WW101-Shield.a
arm-none-eabi-gcc.exe -Wl,--start-group -o Z:\Git\WA101\ww101-shield\firmware\WW101-Shield.cydsn\CortexM0p\ARM_GCC_541\Release\WW101-Shield.elf .\CortexM0p\ARM_GCC_541\Release\main.o .\CortexM0p\ARM_GCC_541\Release\cyfitter_cfg.o .\CortexM0p\ARM_GCC_541\Release\cybootloader.o .\CortexM0p\ARM_GCC_541\Release\cymetadata.o .\CortexM0p\ARM_GCC_541\Release\Cm0plusStart.o .\CortexM0p\ARM_GCC_541\Release\WW101-Shield.a "C:\Program Files\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\CapSense_P4_v4_0\PSoC4\Library\Capsense_P4Library_GCCp.a" -mcpu=cortex-m0plus -mthumb -L Generated_Source\PSoC4 -Wl,-Map,.\CortexM0p\ARM_GCC_541\Release/WW101-Shield.map -T Generated_Source\PSoC4\cm0plusgcc.ld -specs=nano.specs -Wl,--gc-sections -g -ffunction-sections -Os -ffat-lto-objects -Wl,--end-group
cyelftool.exe -B Z:\Git\WA101\ww101-shield\firmware\WW101-Shield.cydsn\CortexM0p\ARM_GCC_541\Release\WW101-Shield.elf --flash_row_size 128 --flash_size 32768 --flash_offset 0x00000000 --flash_array_size 32768
cyelftool.exe -S Z:\Git\WA101\ww101-shield\firmware\WW101-Shield.cydsn\CortexM0p\ARM_GCC_541\Release\WW101-Shield.elf
Flash used: 29590 of 32768 bytes (90.3 %). Bootloader: 5760 bytes. Application: 23702 bytes. Metadata: 128 bytes.
SRAM used: 2064 of 4096 bytes (50.4 %). Stack: 1024 bytes. Heap: 128 bytes.
--------------- Build Succeeded: 06/21/2017 12:13:41 ---------------
