<!DOCTYPE html>

<html class="NDPage NDContentPage"><head><meta http-equiv="Content-Type" content="text/html; charset=UTF-8" /><meta http-equiv="X-UA-Compatible" content="IE=edge"><title>up_wishbone_classic.v</title><link rel="stylesheet" type="text/css" href="../styles/main.css" /><script type="text/javascript" src="../styles/main.js"></script><script type="text/javascript">NDLoader.LoadJS("Content", "../styles/");</script></head>

<!-- Generated by Natural Docs, version 2.3 -->

<!-- saved from url=(0016)http://localhost -->

<body onload="NDLoader.OnLoad('Content');">

<script type="text/javascript">var q = window.location.search;if (q.startsWith("?Theme=")){var t = q.slice(7);var e = t.indexOf(";");if (e != -1){  t = t.slice(0, e);  }document.documentElement.classList.add(t + "Theme")}</script>

<a name="up_wishbone_classic.v"></a><a name="Topic1"></a><div class="CTopic TFile LSystemVerilog first">
 <div class="CTitle">up_wishbone_classic.v</div>
</div>

<a name="Authors"></a><a name="Topic2"></a><div class="CTopic TGroup LSystemVerilog">
 <div class="CTitle">Authors</div>
</div>

<a name="JAY_CONVERTINO"></a><a name="Topic3"></a><div class="CTopic TAuthor LSystemVerilog">
 <div class="CTitle">JAY CONVERTINO</div>
</div>

<a name="Dates"></a><a name="Topic4"></a><div class="CTopic TGroup LSystemVerilog">
 <div class="CTitle">Dates</div>
</div>

<a name="2024/03/01"></a><a name="Topic5"></a><div class="CTopic TDate LSystemVerilog">
 <div class="CTitle">2024/03/01</div>
</div>

<a name="Information"></a><a name="Topic6"></a><div class="CTopic TGroup LSystemVerilog">
 <div class="CTitle">Information</div>
</div>

<a name="Brief"></a><a name="Topic7"></a><div class="CTopic TInformation LSystemVerilog">
 <div class="CTitle">Brief</div>
 <div class="CBody"><p>Wishbone Classic slave to uP interface</p></div>
</div>

<a name="License_MIT"></a><a name="Topic8"></a><div class="CTopic TInformation LSystemVerilog">
 <div class="CTitle">License MIT</div>
 <div class="CBody"><p>Copyright 2024 Jay Convertino</p><p>Permission is hereby granted, free of charge, to any person obtaining a copy of this software and associated documentation files (the &quot;Software&quot;), to deal in the Software without restriction, including without limitation the rights to use, copy, modify, merge, publish, distribute, sublicense, and/or sell copies of the Software, and to permit persons to whom the Software is furnished to do so, subject to the following conditions:</p><p>The above copyright notice and this permission notice shall be included in all copies or substantial portions of the Software.</p><p>THE SOFTWARE IS PROVIDED &quot;AS IS&quot;, WITHOUT WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL THE AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS IN THE SOFTWARE.</p></div>
</div>

<a name="up_wishbone_classic"></a><a name="Topic10"></a><div class="CTopic TModule LSystemVerilog">
 <div class="CTitle">up_wishbone_classic</div>
 <div id="NDPrototype10" class="NDPrototype WideForm"><div class="PSection PParameterSection CStyle"><div class="PParameterCells" data-WideColumnCount="6" data-NarrowColumnCount="5"><div class="PBeforeParameters" data-WideGridArea="1/1/3/2" data-NarrowGridArea="1/1/2/6" style="grid-area:1/1/3/2"><span class="SHKeyword">module</span> up_wishbone_classic #(</div><div class="PType InFirstParameterColumn" data-WideGridArea="1/2/2/3" data-NarrowGridArea="2/1/3/2" style="grid-area:1/2/2/3"><span class="SHKeyword">parameter</span>&nbsp;</div><div class="PName" data-WideGridArea="1/3/2/4" data-NarrowGridArea="2/2/3/3" style="grid-area:1/3/2/4">ADDRESS_WIDTH</div><div class="PDefaultValueSeparator" data-WideGridArea="1/4/2/5" data-NarrowGridArea="2/3/3/4" style="grid-area:1/4/2/5">&nbsp=&nbsp;</div><div class="PDefaultValue InLastParameterColumn" data-WideGridArea="1/5/2/6" data-NarrowGridArea="2/4/3/5" style="grid-area:1/5/2/6"><span class="SHNumber">16</span>,</div><div class="PType InFirstParameterColumn" data-WideGridArea="2/2/3/3" data-NarrowGridArea="3/1/4/2" style="grid-area:2/2/3/3"><span class="SHKeyword">parameter</span>&nbsp;</div><div class="PName" data-WideGridArea="2/3/3/4" data-NarrowGridArea="3/2/4/3" style="grid-area:2/3/3/4">BUS_WIDTH</div><div class="PDefaultValueSeparator" data-WideGridArea="2/4/3/5" data-NarrowGridArea="3/3/4/4" style="grid-area:2/4/3/5">&nbsp=&nbsp;</div><div class="PDefaultValue InLastParameterColumn" data-WideGridArea="2/5/3/6" data-NarrowGridArea="3/4/4/5" style="grid-area:2/5/3/6"><span class="SHNumber">4</span></div><div class="PAfterParameters NegativeLeftSpaceOnWide" data-WideGridArea="2/6/3/7" data-NarrowGridArea="4/1/5/6" style="grid-area:2/6/3/7">) ( <span class="SHKeyword">input</span> clk, <span class="SHKeyword">input</span> rst, <span class="SHKeyword">input</span> s_wb_cyc, <span class="SHKeyword">input</span> s_wb_stb, <span class="SHKeyword">input</span> s_wb_we, <span class="SHKeyword">input</span> [ADDRESS_WIDTH-<span class="SHNumber">1</span>:<span class="SHNumber">0</span>] s_wb_addr, <span class="SHKeyword">input</span> [BUS_WIDTH*<span class="SHNumber">8</span>-<span class="SHNumber">1</span>:<span class="SHNumber">0</span>] s_wb_data_i, <span class="SHKeyword">input</span> [BUS_WIDTH-<span class="SHNumber">1</span>:<span class="SHNumber">0</span>] s_wb_sel, <span class="SHKeyword">output</span> s_wb_ack, <span class="SHKeyword">output</span> [BUS_WIDTH*<span class="SHNumber">8</span>-<span class="SHNumber">1</span>:<span class="SHNumber">0</span>] s_wb_data_o, <span class="SHKeyword">output</span> s_wb_err, <span class="SHKeyword">output</span> up_rreq, <span class="SHKeyword">input</span> up_rack, <span class="SHKeyword">output</span> [ADDRESS_WIDTH-(BUS_WIDTH/<span class="SHNumber">2</span>)<span class="SHNumber">-1</span>:<span class="SHNumber">0</span>] up_raddr, <span class="SHKeyword">input</span> [BUS_WIDTH*<span class="SHNumber">8</span>-<span class="SHNumber">1</span>:<span class="SHNumber">0</span>] up_rdata, <span class="SHKeyword">output</span> up_wreq, <span class="SHKeyword">input</span> up_wack, <span class="SHKeyword">output</span> [ADDRESS_WIDTH-(BUS_WIDTH/<span class="SHNumber">2</span>)<span class="SHNumber">-1</span>:<span class="SHNumber">0</span>] up_waddr, <span class="SHKeyword">output</span> [BUS_WIDTH*<span class="SHNumber">8</span>-<span class="SHNumber">1</span>:<span class="SHNumber">0</span>] up_wdata )</div></div></div></div>
 <div class="CBody"><p>Wishbone Classic slave to uP up_wishbone_classic</p><div class="CHeading">Parameters</div><table class="CDefinitionList"><tr><td class="CDLEntry">ADDRESS_WIDTH<div class="CDLParameterType"><span class="SHKeyword">parameter</span></div></td><td class="CDLDefinition"><p>Width of the Wishbone address port in bits.</p></td></tr><tr><td class="CDLEntry">BUS_WIDTH<div class="CDLParameterType"><span class="SHKeyword">parameter</span></div></td><td class="CDLDefinition"><p>Width of the Wishbone bus data port in bytes.</p></td></tr></table><div class="CHeading">Ports</div><table class="CDefinitionList"><tr><td class="CDLEntry">clk</td><td class="CDLDefinition"><p>Clock</p></td></tr><tr><td class="CDLEntry">rst</td><td class="CDLDefinition"><p>Positive reset</p></td></tr><tr><td class="CDLEntry">s_wb_cyc</td><td class="CDLDefinition"><p>Bus Cycle in process</p></td></tr><tr><td class="CDLEntry">s_wb_stb</td><td class="CDLDefinition"><p>Valid data transfer cycle</p></td></tr><tr><td class="CDLEntry">s_wb_we</td><td class="CDLDefinition"><p>Active High write, low read</p></td></tr><tr><td class="CDLEntry">s_wb_addr</td><td class="CDLDefinition"><p>Bus address</p></td></tr><tr><td class="CDLEntry">s_wb_data_i</td><td class="CDLDefinition"><p>Input data</p></td></tr><tr><td class="CDLEntry">s_wb_sel</td><td class="CDLDefinition"><p>Device Select</p></td></tr><tr><td class="CDLEntry">s_wb_ack</td><td class="CDLDefinition"><p>Bus transaction terminated</p></td></tr><tr><td class="CDLEntry">s_wb_data_o</td><td class="CDLDefinition"><p>Output data</p></td></tr><tr><td class="CDLEntry">s_wb_err</td><td class="CDLDefinition"><p>Active high when a bus error is present</p></td></tr><tr><td class="CDLEntry">up_rreq</td><td class="CDLDefinition"><p>uP bus read request</p></td></tr><tr><td class="CDLEntry">up_rack</td><td class="CDLDefinition"><p>uP bus read ack</p></td></tr><tr><td class="CDLEntry">up_raddr</td><td class="CDLDefinition"><p>uP bus read address</p></td></tr><tr><td class="CDLEntry">up_rdata</td><td class="CDLDefinition"><p>uP bus read data</p></td></tr><tr><td class="CDLEntry">up_wreq</td><td class="CDLDefinition"><p>uP bus write request</p></td></tr><tr><td class="CDLEntry">up_wack</td><td class="CDLDefinition"><p>uP bus write ack</p></td></tr><tr><td class="CDLEntry">up_waddr</td><td class="CDLDefinition"><p>uP bus write address</p></td></tr><tr><td class="CDLEntry">up_wdata</td><td class="CDLDefinition"><p>uP bus write data</p></td></tr></table></div>
</div>

<a name="up_wishbone_classic.Variables"></a><a name="Topic21"></a><div class="CTopic TGroup LSystemVerilog">
 <div class="CTitle">Variables</div>
</div>

<a name="up_wishbone_classic.valid"></a><a name="Topic23"></a><div class="CTopic TVariable LSystemVerilog">
 <div class="CTitle">valid</div>
 <div id="NDPrototype23" class="NDPrototype"><div class="PSection PPlainSection"><span class="SHKeyword">assign</span> valid = s_wb_cyc &amp; s_wb_stb &amp; ~r_rst[<span class="SHNumber">0</span>]</div></div>
 <div class="CBody"><p>Indicate valid request from wishbone.</p></div>
</div>

<a name="up_wishbone_classic.up_rreq"></a><a name="Topic24"></a><div class="CTopic TVariable LSystemVerilog">
 <div class="CTitle">up_rreq</div>
 <div id="NDPrototype24" class="NDPrototype"><div class="PSection PPlainSection"><span class="SHKeyword">assign</span> up_rreq = ~s_wb_we &amp; r_req</div></div>
 <div class="CBody"><p>Convert wishbone read requests to up requests</p></div>
</div>

<a name="up_wishbone_classic.up_wreq"></a><a name="Topic25"></a><div class="CTopic TVariable LSystemVerilog">
 <div class="CTitle">up_wreq</div>
 <div id="NDPrototype25" class="NDPrototype"><div class="PSection PPlainSection"><span class="SHKeyword">assign</span> up_wreq = s_wb_we &amp; r_req</div></div>
 <div class="CBody"><p>Convert wishbone write requests to up requests</p></div>
</div>

<a name="up_wishbone_classic.s_wb_err"></a><a name="Topic11"></a><div class="CTopic TVariable LSystemVerilog">
 <div class="CTitle">s_wb_err</div>
 <div id="NDPrototype11" class="NDPrototype"><div class="PSection PPlainSection"><span class="SHKeyword">assign</span> s_wb_err = r_err</div></div>
 <div class="CBody"><p>check for errors</p></div>
</div>

<a name="up_wishbone_classic.up_raddr"></a><a name="Topic12"></a><div class="CTopic TVariable LSystemVerilog">
 <div class="CTitle">up_raddr</div>
 <div id="NDPrototype12" class="NDPrototype WideForm"><div class="PSection PParameterSection PascalStyle"><div class="PParameterCells" data-WideColumnCount="6" data-NarrowColumnCount="5"><div class="PBeforeParameters" data-WideGridArea="1/1/2/2" data-NarrowGridArea="1/1/2/6" style="grid-area:1/1/2/2"><span class="SHKeyword">assign</span> up_raddr = (</div><div class="PModifierQualifier InFirstParameterColumn" data-WideGridArea="1/2/2/3" data-NarrowGridArea="2/1/3/2" style="grid-area:1/2/2/3">~s_wb_we &amp; ~r_rst[<span class="SHNumber">0</span>] ?&nbsp;</div><div class="PName" data-WideGridArea="1/3/2/4" data-NarrowGridArea="2/2/3/3" style="grid-area:1/3/2/4">s_wb_addr[ADDRESS_WIDTH-<span class="SHNumber">1</span>:shift]</div><div class="PTypeNameSeparator" data-WideGridArea="1/4/2/5" data-NarrowGridArea="2/3/3/4" style="grid-area:1/4/2/5">:&nbsp;</div><div class="PType InLastParameterColumn" data-WideGridArea="1/5/2/6" data-NarrowGridArea="2/4/3/5" style="grid-area:1/5/2/6"><span class="SHNumber">0</span></div><div class="PAfterParameters" data-WideGridArea="1/6/2/7" data-NarrowGridArea="3/1/4/6" style="grid-area:1/6/2/7">)</div></div></div></div>
 <div class="CBody"><p>assign address to read address port if selected</p></div>
</div>

<a name="up_wishbone_classic.up_waddr"></a><a name="Topic13"></a><div class="CTopic TVariable LSystemVerilog">
 <div class="CTitle">up_waddr</div>
 <div id="NDPrototype13" class="NDPrototype WideForm"><div class="PSection PParameterSection PascalStyle"><div class="PParameterCells" data-WideColumnCount="6" data-NarrowColumnCount="5"><div class="PBeforeParameters" data-WideGridArea="1/1/2/2" data-NarrowGridArea="1/1/2/6" style="grid-area:1/1/2/2"><span class="SHKeyword">assign</span> up_waddr = (</div><div class="PModifierQualifier InFirstParameterColumn" data-WideGridArea="1/2/2/3" data-NarrowGridArea="2/1/3/2" style="grid-area:1/2/2/3">s_wb_we &amp; ~r_rst[<span class="SHNumber">0</span>] ?&nbsp;</div><div class="PName" data-WideGridArea="1/3/2/4" data-NarrowGridArea="2/2/3/3" style="grid-area:1/3/2/4">s_wb_addr[ADDRESS_WIDTH-<span class="SHNumber">1</span>:shift]</div><div class="PTypeNameSeparator" data-WideGridArea="1/4/2/5" data-NarrowGridArea="2/3/3/4" style="grid-area:1/4/2/5">:&nbsp;</div><div class="PType InLastParameterColumn" data-WideGridArea="1/5/2/6" data-NarrowGridArea="2/4/3/5" style="grid-area:1/5/2/6"><span class="SHNumber">0</span></div><div class="PAfterParameters" data-WideGridArea="1/6/2/7" data-NarrowGridArea="3/1/4/6" style="grid-area:1/6/2/7">)</div></div></div></div>
 <div class="CBody"><p>assign address to write address port if selected</p></div>
</div>

<a name="up_wishbone_classic.up_ack"></a><a name="Topic29"></a><div class="CTopic TVariable LSystemVerilog">
 <div class="CTitle">up_ack</div>
 <div id="NDPrototype29" class="NDPrototype WideForm"><div class="PSection PParameterSection CStyle"><div class="PParameterCells" data-WideColumnCount="4" data-NarrowColumnCount="3"><div class="PBeforeParameters" data-WideGridArea="1/1/2/2" data-NarrowGridArea="1/1/2/4" style="grid-area:1/1/2/2"><span class="SHKeyword">assign</span> up_ack = (</div><div class="PType InFirstParameterColumn" data-WideGridArea="1/2/2/3" data-NarrowGridArea="2/1/3/2" style="grid-area:1/2/2/3">up_rack |&nbsp;</div><div class="PName InLastParameterColumn" data-WideGridArea="1/3/2/4" data-NarrowGridArea="2/2/3/3" style="grid-area:1/3/2/4">up_wack</div><div class="PAfterParameters" data-WideGridArea="1/4/2/5" data-NarrowGridArea="3/1/4/4" style="grid-area:1/4/2/5">)</div></div></div></div>
 <div class="CBody"><p>ack is ack for both, or them so either may pass</p></div>
</div>

<a name="up_wishbone_classic.s_wb_ack"></a><a name="Topic30"></a><div class="CTopic TVariable LSystemVerilog last">
 <div class="CTitle">s_wb_ack</div>
 <div id="NDPrototype30" class="NDPrototype"><div class="PSection PPlainSection"><span class="SHKeyword">assign</span> s_wb_ack = up_ack</div></div>
 <div class="CBody"><p>combined uP ack is wishbone ack.</p></div>
</div>

</body></html>