// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
// Version: 2022.1
// Copyright (C) Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

(* CORE_GENERATION_INFO="hdc_maxi_hdc_maxi,hls_ip_2022_1,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=0,HLS_INPUT_PART=xc7z020-clg400-1,HLS_INPUT_CLOCK=10.000000,HLS_INPUT_ARCH=others,HLS_SYN_CLOCK=7.180000,HLS_SYN_LAT=91921,HLS_SYN_TPT=none,HLS_SYN_MEM=38,HLS_SYN_DSP=0,HLS_SYN_FF=35581,HLS_SYN_LUT=40555,HLS_VERSION=2022_1}" *)

module hdc_maxi (
        ap_clk,
        ap_rst_n,
        test_data_TDATA,
        test_data_TVALID,
        test_data_TREADY,
        test_data_TKEEP,
        test_data_TSTRB,
        test_data_TUSER,
        test_data_TLAST,
        test_data_TID,
        test_data_TDEST,
        test_label_out_TDATA,
        test_label_out_TVALID,
        test_label_out_TREADY,
        test_label_out_TKEEP,
        test_label_out_TSTRB,
        test_label_out_TUSER,
        test_label_out_TLAST,
        test_label_out_TID,
        test_label_out_TDEST,
        IM_TDATA,
        IM_TVALID,
        IM_TREADY,
        IM_TKEEP,
        IM_TSTRB,
        IM_TUSER,
        IM_TLAST,
        IM_TID,
        IM_TDEST,
        AM_out_TDATA,
        AM_out_TVALID,
        AM_out_TREADY,
        AM_out_TKEEP,
        AM_out_TSTRB,
        AM_out_TUSER,
        AM_out_TLAST,
        AM_out_TID,
        AM_out_TDEST,
        s_axi_control_AWVALID,
        s_axi_control_AWREADY,
        s_axi_control_AWADDR,
        s_axi_control_WVALID,
        s_axi_control_WREADY,
        s_axi_control_WDATA,
        s_axi_control_WSTRB,
        s_axi_control_ARVALID,
        s_axi_control_ARREADY,
        s_axi_control_ARADDR,
        s_axi_control_RVALID,
        s_axi_control_RREADY,
        s_axi_control_RDATA,
        s_axi_control_RRESP,
        s_axi_control_BVALID,
        s_axi_control_BREADY,
        s_axi_control_BRESP,
        interrupt
);

parameter    ap_ST_fsm_state1 = 66'd1;
parameter    ap_ST_fsm_state2 = 66'd2;
parameter    ap_ST_fsm_state3 = 66'd4;
parameter    ap_ST_fsm_state4 = 66'd8;
parameter    ap_ST_fsm_state5 = 66'd16;
parameter    ap_ST_fsm_state6 = 66'd32;
parameter    ap_ST_fsm_state7 = 66'd64;
parameter    ap_ST_fsm_state8 = 66'd128;
parameter    ap_ST_fsm_state9 = 66'd256;
parameter    ap_ST_fsm_state10 = 66'd512;
parameter    ap_ST_fsm_state11 = 66'd1024;
parameter    ap_ST_fsm_state12 = 66'd2048;
parameter    ap_ST_fsm_state13 = 66'd4096;
parameter    ap_ST_fsm_state14 = 66'd8192;
parameter    ap_ST_fsm_state15 = 66'd16384;
parameter    ap_ST_fsm_state16 = 66'd32768;
parameter    ap_ST_fsm_state17 = 66'd65536;
parameter    ap_ST_fsm_state18 = 66'd131072;
parameter    ap_ST_fsm_state19 = 66'd262144;
parameter    ap_ST_fsm_state20 = 66'd524288;
parameter    ap_ST_fsm_state21 = 66'd1048576;
parameter    ap_ST_fsm_state22 = 66'd2097152;
parameter    ap_ST_fsm_state23 = 66'd4194304;
parameter    ap_ST_fsm_state24 = 66'd8388608;
parameter    ap_ST_fsm_state25 = 66'd16777216;
parameter    ap_ST_fsm_state26 = 66'd33554432;
parameter    ap_ST_fsm_state27 = 66'd67108864;
parameter    ap_ST_fsm_state28 = 66'd134217728;
parameter    ap_ST_fsm_state29 = 66'd268435456;
parameter    ap_ST_fsm_state30 = 66'd536870912;
parameter    ap_ST_fsm_state31 = 66'd1073741824;
parameter    ap_ST_fsm_state32 = 66'd2147483648;
parameter    ap_ST_fsm_state33 = 66'd4294967296;
parameter    ap_ST_fsm_state34 = 66'd8589934592;
parameter    ap_ST_fsm_state35 = 66'd17179869184;
parameter    ap_ST_fsm_state36 = 66'd34359738368;
parameter    ap_ST_fsm_state37 = 66'd68719476736;
parameter    ap_ST_fsm_state38 = 66'd137438953472;
parameter    ap_ST_fsm_state39 = 66'd274877906944;
parameter    ap_ST_fsm_state40 = 66'd549755813888;
parameter    ap_ST_fsm_state41 = 66'd1099511627776;
parameter    ap_ST_fsm_state42 = 66'd2199023255552;
parameter    ap_ST_fsm_state43 = 66'd4398046511104;
parameter    ap_ST_fsm_state44 = 66'd8796093022208;
parameter    ap_ST_fsm_state45 = 66'd17592186044416;
parameter    ap_ST_fsm_state46 = 66'd35184372088832;
parameter    ap_ST_fsm_state47 = 66'd70368744177664;
parameter    ap_ST_fsm_state48 = 66'd140737488355328;
parameter    ap_ST_fsm_state49 = 66'd281474976710656;
parameter    ap_ST_fsm_state50 = 66'd562949953421312;
parameter    ap_ST_fsm_state51 = 66'd1125899906842624;
parameter    ap_ST_fsm_state52 = 66'd2251799813685248;
parameter    ap_ST_fsm_state53 = 66'd4503599627370496;
parameter    ap_ST_fsm_state54 = 66'd9007199254740992;
parameter    ap_ST_fsm_state55 = 66'd18014398509481984;
parameter    ap_ST_fsm_state56 = 66'd36028797018963968;
parameter    ap_ST_fsm_state57 = 66'd72057594037927936;
parameter    ap_ST_fsm_state58 = 66'd144115188075855872;
parameter    ap_ST_fsm_state59 = 66'd288230376151711744;
parameter    ap_ST_fsm_state60 = 66'd576460752303423488;
parameter    ap_ST_fsm_state61 = 66'd1152921504606846976;
parameter    ap_ST_fsm_state62 = 66'd2305843009213693952;
parameter    ap_ST_fsm_state63 = 66'd4611686018427387904;
parameter    ap_ST_fsm_state64 = 66'd9223372036854775808;
parameter    ap_ST_fsm_state65 = 66'd18446744073709551616;
parameter    ap_ST_fsm_state66 = 66'd36893488147419103232;
parameter    C_S_AXI_CONTROL_DATA_WIDTH = 32;
parameter    C_S_AXI_CONTROL_ADDR_WIDTH = 4;
parameter    C_S_AXI_DATA_WIDTH = 32;

parameter C_S_AXI_CONTROL_WSTRB_WIDTH = (32 / 8);
parameter C_S_AXI_WSTRB_WIDTH = (32 / 8);

input   ap_clk;
input   ap_rst_n;
input  [31:0] test_data_TDATA;
input   test_data_TVALID;
output   test_data_TREADY;
input  [3:0] test_data_TKEEP;
input  [3:0] test_data_TSTRB;
input  [0:0] test_data_TUSER;
input  [0:0] test_data_TLAST;
input  [0:0] test_data_TID;
input  [0:0] test_data_TDEST;
output  [31:0] test_label_out_TDATA;
output   test_label_out_TVALID;
input   test_label_out_TREADY;
output  [3:0] test_label_out_TKEEP;
output  [3:0] test_label_out_TSTRB;
output  [0:0] test_label_out_TUSER;
output  [0:0] test_label_out_TLAST;
output  [0:0] test_label_out_TID;
output  [0:0] test_label_out_TDEST;
input  [31:0] IM_TDATA;
input   IM_TVALID;
output   IM_TREADY;
input  [3:0] IM_TKEEP;
input  [3:0] IM_TSTRB;
input  [0:0] IM_TUSER;
input  [0:0] IM_TLAST;
input  [0:0] IM_TID;
input  [0:0] IM_TDEST;
input  [31:0] AM_out_TDATA;
input   AM_out_TVALID;
output   AM_out_TREADY;
input  [3:0] AM_out_TKEEP;
input  [3:0] AM_out_TSTRB;
input  [0:0] AM_out_TUSER;
input  [0:0] AM_out_TLAST;
input  [0:0] AM_out_TID;
input  [0:0] AM_out_TDEST;
input   s_axi_control_AWVALID;
output   s_axi_control_AWREADY;
input  [C_S_AXI_CONTROL_ADDR_WIDTH - 1:0] s_axi_control_AWADDR;
input   s_axi_control_WVALID;
output   s_axi_control_WREADY;
input  [C_S_AXI_CONTROL_DATA_WIDTH - 1:0] s_axi_control_WDATA;
input  [C_S_AXI_CONTROL_WSTRB_WIDTH - 1:0] s_axi_control_WSTRB;
input   s_axi_control_ARVALID;
output   s_axi_control_ARREADY;
input  [C_S_AXI_CONTROL_ADDR_WIDTH - 1:0] s_axi_control_ARADDR;
output   s_axi_control_RVALID;
input   s_axi_control_RREADY;
output  [C_S_AXI_CONTROL_DATA_WIDTH - 1:0] s_axi_control_RDATA;
output  [1:0] s_axi_control_RRESP;
output   s_axi_control_BVALID;
input   s_axi_control_BREADY;
output  [1:0] s_axi_control_BRESP;
output   interrupt;

 reg    ap_rst_n_inv;
wire    ap_start;
reg    ap_done;
reg    ap_idle;
(* fsm_encoding = "none" *) reg   [65:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg    ap_ready;
reg    test_label_out_TDATA_blk_n;
wire    ap_CS_fsm_state65;
wire    ap_CS_fsm_state66;
reg   [0:0] tmp_reg_1961;
wire   [0:0] tmp_fu_1234_p3;
wire    ap_CS_fsm_state8;
wire   [1:0] d_2_fu_1242_p2;
reg   [1:0] d_2_reg_1965;
reg   [0:0] tmp_last_V_loc_load_reg_1979;
wire    ap_CS_fsm_state55;
wire   [10:0] add_ln46_1_fu_1272_p2;
reg   [10:0] add_ln46_1_reg_1992;
wire    ap_CS_fsm_state56;
wire   [8:0] select_ln46_fu_1290_p3;
reg   [8:0] select_ln46_reg_1997;
wire   [0:0] icmp_ln46_fu_1266_p2;
wire   [2:0] select_ln46_1_fu_1298_p3;
reg   [2:0] select_ln46_1_reg_2005;
wire   [8:0] add_ln55_fu_1309_p2;
reg   [8:0] add_ln55_reg_2012;
wire    ap_CS_fsm_state57;
wire   [0:0] tmp_10_fu_1318_p3;
reg   [0:0] tmp_10_reg_2017;
wire    ap_CS_fsm_state59;
reg   [6:0] ngram_addr_1_reg_2021;
wire   [127:0] ngram_q1;
reg   [127:0] ngram_load_reg_2027;
wire    ap_CS_fsm_state60;
wire   [1:0] trunc_ln61_fu_1340_p1;
reg   [1:0] trunc_ln61_reg_2032;
wire    ap_CS_fsm_state61;
wire   [6:0] shl_ln6_fu_1343_p3;
reg   [6:0] shl_ln6_reg_2037;
wire   [31:0] sub_ln61_fu_1364_p2;
reg   [31:0] sub_ln61_reg_2042;
wire   [127:0] shl_ln61_fu_1376_p2;
reg   [127:0] shl_ln61_reg_2047;
wire    ap_CS_fsm_state62;
wire   [8:0] add_ln48_fu_1400_p2;
wire    ap_CS_fsm_state63;
reg   [10:0] AM_address0;
reg    AM_ce0;
reg   [15:0] AM_we0;
wire   [127:0] AM_q0;
reg   [6:0] ngram_address0;
reg    ngram_ce0;
reg   [15:0] ngram_we0;
reg   [127:0] ngram_d0;
wire   [127:0] ngram_q0;
reg   [6:0] ngram_address1;
reg    ngram_ce1;
reg   [15:0] ngram_we1;
reg   [4:0] test_data_d_address0;
reg    test_data_d_ce0;
reg   [63:0] test_data_d_we0;
wire   [511:0] test_data_d_q0;
wire    grp_hdc_maxi_Pipeline_VITIS_LOOP_15_1_fu_1139_ap_start;
wire    grp_hdc_maxi_Pipeline_VITIS_LOOP_15_1_fu_1139_ap_done;
wire    grp_hdc_maxi_Pipeline_VITIS_LOOP_15_1_fu_1139_ap_idle;
wire    grp_hdc_maxi_Pipeline_VITIS_LOOP_15_1_fu_1139_ap_ready;
wire    grp_hdc_maxi_Pipeline_VITIS_LOOP_15_1_fu_1139_IM_TREADY;
wire   [8191:0] grp_hdc_maxi_Pipeline_VITIS_LOOP_15_1_fu_1139_new_IM_1_02_out;
wire    grp_hdc_maxi_Pipeline_VITIS_LOOP_15_1_fu_1139_new_IM_1_02_out_ap_vld;
wire   [8191:0] grp_hdc_maxi_Pipeline_VITIS_LOOP_15_1_fu_1139_new_IM_0_01_out;
wire    grp_hdc_maxi_Pipeline_VITIS_LOOP_15_1_fu_1139_new_IM_0_01_out_ap_vld;
wire    grp_hdc_maxi_Pipeline_VITIS_LOOP_21_2_VITIS_LOOP_22_3_fu_1159_ap_start;
wire    grp_hdc_maxi_Pipeline_VITIS_LOOP_21_2_VITIS_LOOP_22_3_fu_1159_ap_done;
wire    grp_hdc_maxi_Pipeline_VITIS_LOOP_21_2_VITIS_LOOP_22_3_fu_1159_ap_idle;
wire    grp_hdc_maxi_Pipeline_VITIS_LOOP_21_2_VITIS_LOOP_22_3_fu_1159_ap_ready;
wire    grp_hdc_maxi_Pipeline_VITIS_LOOP_21_2_VITIS_LOOP_22_3_fu_1159_AM_out_TREADY;
wire   [10:0] grp_hdc_maxi_Pipeline_VITIS_LOOP_21_2_VITIS_LOOP_22_3_fu_1159_AM_address0;
wire    grp_hdc_maxi_Pipeline_VITIS_LOOP_21_2_VITIS_LOOP_22_3_fu_1159_AM_ce0;
wire   [15:0] grp_hdc_maxi_Pipeline_VITIS_LOOP_21_2_VITIS_LOOP_22_3_fu_1159_AM_we0;
wire   [127:0] grp_hdc_maxi_Pipeline_VITIS_LOOP_21_2_VITIS_LOOP_22_3_fu_1159_AM_d0;
wire    grp_hdc_maxi_Pipeline_VITIS_LOOP_40_5_fu_1178_ap_start;
wire    grp_hdc_maxi_Pipeline_VITIS_LOOP_40_5_fu_1178_ap_done;
wire    grp_hdc_maxi_Pipeline_VITIS_LOOP_40_5_fu_1178_ap_idle;
wire    grp_hdc_maxi_Pipeline_VITIS_LOOP_40_5_fu_1178_ap_ready;
wire    grp_hdc_maxi_Pipeline_VITIS_LOOP_40_5_fu_1178_test_data_TREADY;
wire   [4:0] grp_hdc_maxi_Pipeline_VITIS_LOOP_40_5_fu_1178_test_data_d_address0;
wire    grp_hdc_maxi_Pipeline_VITIS_LOOP_40_5_fu_1178_test_data_d_ce0;
wire   [63:0] grp_hdc_maxi_Pipeline_VITIS_LOOP_40_5_fu_1178_test_data_d_we0;
wire   [511:0] grp_hdc_maxi_Pipeline_VITIS_LOOP_40_5_fu_1178_test_data_d_d0;
wire   [3:0] grp_hdc_maxi_Pipeline_VITIS_LOOP_40_5_fu_1178_tmp_keep_V_out;
wire    grp_hdc_maxi_Pipeline_VITIS_LOOP_40_5_fu_1178_tmp_keep_V_out_ap_vld;
wire   [3:0] grp_hdc_maxi_Pipeline_VITIS_LOOP_40_5_fu_1178_tmp_strb_V_out;
wire    grp_hdc_maxi_Pipeline_VITIS_LOOP_40_5_fu_1178_tmp_strb_V_out_ap_vld;
wire   [0:0] grp_hdc_maxi_Pipeline_VITIS_LOOP_40_5_fu_1178_tmp_user_V_out;
wire    grp_hdc_maxi_Pipeline_VITIS_LOOP_40_5_fu_1178_tmp_user_V_out_ap_vld;
wire   [0:0] grp_hdc_maxi_Pipeline_VITIS_LOOP_40_5_fu_1178_tmp_last_V_out;
wire    grp_hdc_maxi_Pipeline_VITIS_LOOP_40_5_fu_1178_tmp_last_V_out_ap_vld;
wire   [0:0] grp_hdc_maxi_Pipeline_VITIS_LOOP_40_5_fu_1178_tmp_id_V_out;
wire    grp_hdc_maxi_Pipeline_VITIS_LOOP_40_5_fu_1178_tmp_id_V_out_ap_vld;
wire   [0:0] grp_hdc_maxi_Pipeline_VITIS_LOOP_40_5_fu_1178_tmp_dest_V_out;
wire    grp_hdc_maxi_Pipeline_VITIS_LOOP_40_5_fu_1178_tmp_dest_V_out_ap_vld;
wire    grp_hdc_maxi_Pipeline_VITIS_LOOP_68_9_VITIS_LOOP_70_10_fu_1203_ap_start;
wire    grp_hdc_maxi_Pipeline_VITIS_LOOP_68_9_VITIS_LOOP_70_10_fu_1203_ap_done;
wire    grp_hdc_maxi_Pipeline_VITIS_LOOP_68_9_VITIS_LOOP_70_10_fu_1203_ap_idle;
wire    grp_hdc_maxi_Pipeline_VITIS_LOOP_68_9_VITIS_LOOP_70_10_fu_1203_ap_ready;
wire   [10:0] grp_hdc_maxi_Pipeline_VITIS_LOOP_68_9_VITIS_LOOP_70_10_fu_1203_AM_address0;
wire    grp_hdc_maxi_Pipeline_VITIS_LOOP_68_9_VITIS_LOOP_70_10_fu_1203_AM_ce0;
wire   [6:0] grp_hdc_maxi_Pipeline_VITIS_LOOP_68_9_VITIS_LOOP_70_10_fu_1203_ngram_address0;
wire    grp_hdc_maxi_Pipeline_VITIS_LOOP_68_9_VITIS_LOOP_70_10_fu_1203_ngram_ce0;
wire   [31:0] grp_hdc_maxi_Pipeline_VITIS_LOOP_68_9_VITIS_LOOP_70_10_fu_1203_label_1_out;
wire    grp_hdc_maxi_Pipeline_VITIS_LOOP_68_9_VITIS_LOOP_70_10_fu_1203_label_1_out_ap_vld;
wire    grp_hdc_maxi_Pipeline_VITIS_LOOP_51_8_fu_1210_ap_start;
wire    grp_hdc_maxi_Pipeline_VITIS_LOOP_51_8_fu_1210_ap_done;
wire    grp_hdc_maxi_Pipeline_VITIS_LOOP_51_8_fu_1210_ap_idle;
wire    grp_hdc_maxi_Pipeline_VITIS_LOOP_51_8_fu_1210_ap_ready;
wire   [4:0] grp_hdc_maxi_Pipeline_VITIS_LOOP_51_8_fu_1210_test_data_d_address0;
wire    grp_hdc_maxi_Pipeline_VITIS_LOOP_51_8_fu_1210_test_data_d_ce0;
wire   [31:0] grp_hdc_maxi_Pipeline_VITIS_LOOP_51_8_fu_1210_tmp_out;
wire    grp_hdc_maxi_Pipeline_VITIS_LOOP_51_8_fu_1210_tmp_out_ap_vld;
reg   [10:0] indvar_flatten6_reg_1106;
reg   [2:0] t_reg_1117;
reg   [8:0] i_reg_1128;
reg    grp_hdc_maxi_Pipeline_VITIS_LOOP_15_1_fu_1139_ap_start_reg;
wire    ap_CS_fsm_state2;
wire    ap_CS_fsm_state3;
reg    grp_hdc_maxi_Pipeline_VITIS_LOOP_21_2_VITIS_LOOP_22_3_fu_1159_ap_start_reg;
wire    ap_CS_fsm_state5;
wire    ap_CS_fsm_state6;
reg    grp_hdc_maxi_Pipeline_VITIS_LOOP_40_5_fu_1178_ap_start_reg;
wire    ap_CS_fsm_state9;
reg    grp_hdc_maxi_Pipeline_VITIS_LOOP_68_9_VITIS_LOOP_70_10_fu_1203_ap_start_reg;
wire    ap_CS_fsm_state64;
reg   [31:0] label_1_loc_fu_348;
reg    grp_hdc_maxi_Pipeline_VITIS_LOOP_51_8_fu_1210_ap_start_reg;
wire    ap_CS_fsm_state58;
wire   [63:0] zext_ln61_fu_1335_p1;
reg   [1:0] d_fu_344;
wire    regslice_both_test_label_out_V_data_V_U_apdone_blk;
reg    ap_block_state66;
reg    ap_block_state66_io;
wire    ap_CS_fsm_state10;
wire    ap_CS_fsm_state11;
wire    ap_CS_fsm_state12;
wire    ap_CS_fsm_state13;
wire    ap_CS_fsm_state14;
wire    ap_CS_fsm_state15;
wire    ap_CS_fsm_state16;
wire    ap_CS_fsm_state17;
wire    ap_CS_fsm_state18;
wire    ap_CS_fsm_state19;
wire    ap_CS_fsm_state20;
wire    ap_CS_fsm_state21;
wire    ap_CS_fsm_state22;
wire    ap_CS_fsm_state23;
wire    ap_CS_fsm_state24;
wire    ap_CS_fsm_state25;
wire    ap_CS_fsm_state26;
wire    ap_CS_fsm_state27;
wire    ap_CS_fsm_state28;
wire    ap_CS_fsm_state29;
wire    ap_CS_fsm_state30;
wire    ap_CS_fsm_state31;
wire    ap_CS_fsm_state32;
wire    ap_CS_fsm_state33;
wire    ap_CS_fsm_state34;
wire    ap_CS_fsm_state35;
wire    ap_CS_fsm_state36;
wire    ap_CS_fsm_state37;
wire    ap_CS_fsm_state38;
wire    ap_CS_fsm_state39;
wire    ap_CS_fsm_state40;
wire    ap_CS_fsm_state41;
wire    ap_CS_fsm_state42;
wire    ap_CS_fsm_state43;
wire    ap_CS_fsm_state44;
wire    ap_CS_fsm_state45;
wire    ap_CS_fsm_state46;
wire    ap_CS_fsm_state47;
wire    ap_CS_fsm_state48;
wire    ap_CS_fsm_state49;
wire    ap_CS_fsm_state50;
wire    ap_CS_fsm_state51;
wire    ap_CS_fsm_state52;
wire    ap_CS_fsm_state53;
wire    ap_CS_fsm_state54;
wire   [15:0] shl_ln61_1_fu_1393_p2;
wire   [0:0] icmp_ln48_fu_1284_p2;
wire   [2:0] add_ln46_fu_1278_p2;
wire   [8:0] zext_ln46_fu_1306_p1;
wire   [6:0] lshr_ln3_fu_1326_p4;
wire   [127:0] zext_ln61_1_fu_1351_p1;
wire   [127:0] lshr_ln61_fu_1355_p2;
wire   [31:0] trunc_ln61_1_fu_1360_p1;
wire   [127:0] zext_ln61_3_fu_1373_p1;
wire   [127:0] zext_ln61_2_fu_1370_p1;
wire   [3:0] udiv_fu_1382_p3;
wire   [15:0] zext_ln61_4_fu_1389_p1;
reg   [65:0] ap_NS_fsm;
reg    ap_ST_fsm_state1_blk;
wire    ap_ST_fsm_state2_blk;
reg    ap_ST_fsm_state3_blk;
wire    ap_ST_fsm_state4_blk;
wire    ap_ST_fsm_state5_blk;
reg    ap_ST_fsm_state6_blk;
wire    ap_ST_fsm_state7_blk;
wire    ap_ST_fsm_state8_blk;
reg    ap_ST_fsm_state9_blk;
wire    ap_ST_fsm_state10_blk;
wire    ap_ST_fsm_state11_blk;
wire    ap_ST_fsm_state12_blk;
wire    ap_ST_fsm_state13_blk;
wire    ap_ST_fsm_state14_blk;
wire    ap_ST_fsm_state15_blk;
wire    ap_ST_fsm_state16_blk;
wire    ap_ST_fsm_state17_blk;
wire    ap_ST_fsm_state18_blk;
wire    ap_ST_fsm_state19_blk;
wire    ap_ST_fsm_state20_blk;
wire    ap_ST_fsm_state21_blk;
wire    ap_ST_fsm_state22_blk;
wire    ap_ST_fsm_state23_blk;
wire    ap_ST_fsm_state24_blk;
wire    ap_ST_fsm_state25_blk;
wire    ap_ST_fsm_state26_blk;
wire    ap_ST_fsm_state27_blk;
wire    ap_ST_fsm_state28_blk;
wire    ap_ST_fsm_state29_blk;
wire    ap_ST_fsm_state30_blk;
wire    ap_ST_fsm_state31_blk;
wire    ap_ST_fsm_state32_blk;
wire    ap_ST_fsm_state33_blk;
wire    ap_ST_fsm_state34_blk;
wire    ap_ST_fsm_state35_blk;
wire    ap_ST_fsm_state36_blk;
wire    ap_ST_fsm_state37_blk;
wire    ap_ST_fsm_state38_blk;
wire    ap_ST_fsm_state39_blk;
wire    ap_ST_fsm_state40_blk;
wire    ap_ST_fsm_state41_blk;
wire    ap_ST_fsm_state42_blk;
wire    ap_ST_fsm_state43_blk;
wire    ap_ST_fsm_state44_blk;
wire    ap_ST_fsm_state45_blk;
wire    ap_ST_fsm_state46_blk;
wire    ap_ST_fsm_state47_blk;
wire    ap_ST_fsm_state48_blk;
wire    ap_ST_fsm_state49_blk;
wire    ap_ST_fsm_state50_blk;
wire    ap_ST_fsm_state51_blk;
wire    ap_ST_fsm_state52_blk;
wire    ap_ST_fsm_state53_blk;
wire    ap_ST_fsm_state54_blk;
wire    ap_ST_fsm_state55_blk;
wire    ap_ST_fsm_state56_blk;
wire    ap_ST_fsm_state57_blk;
reg    ap_ST_fsm_state58_blk;
wire    ap_ST_fsm_state59_blk;
wire    ap_ST_fsm_state60_blk;
wire    ap_ST_fsm_state61_blk;
wire    ap_ST_fsm_state62_blk;
wire    ap_ST_fsm_state63_blk;
reg    ap_ST_fsm_state64_blk;
reg    ap_ST_fsm_state65_blk;
reg    ap_ST_fsm_state66_blk;
wire    regslice_both_test_data_V_data_V_U_apdone_blk;
wire   [31:0] test_data_TDATA_int_regslice;
wire    test_data_TVALID_int_regslice;
reg    test_data_TREADY_int_regslice;
wire    regslice_both_test_data_V_data_V_U_ack_in;
wire    regslice_both_test_data_V_keep_V_U_apdone_blk;
wire   [3:0] test_data_TKEEP_int_regslice;
wire    regslice_both_test_data_V_keep_V_U_vld_out;
wire    regslice_both_test_data_V_keep_V_U_ack_in;
wire    regslice_both_test_data_V_strb_V_U_apdone_blk;
wire   [3:0] test_data_TSTRB_int_regslice;
wire    regslice_both_test_data_V_strb_V_U_vld_out;
wire    regslice_both_test_data_V_strb_V_U_ack_in;
wire    regslice_both_test_data_V_user_V_U_apdone_blk;
wire   [0:0] test_data_TUSER_int_regslice;
wire    regslice_both_test_data_V_user_V_U_vld_out;
wire    regslice_both_test_data_V_user_V_U_ack_in;
wire    regslice_both_test_data_V_last_V_U_apdone_blk;
wire   [0:0] test_data_TLAST_int_regslice;
wire    regslice_both_test_data_V_last_V_U_vld_out;
wire    regslice_both_test_data_V_last_V_U_ack_in;
wire    regslice_both_test_data_V_id_V_U_apdone_blk;
wire   [0:0] test_data_TID_int_regslice;
wire    regslice_both_test_data_V_id_V_U_vld_out;
wire    regslice_both_test_data_V_id_V_U_ack_in;
wire    regslice_both_test_data_V_dest_V_U_apdone_blk;
wire   [0:0] test_data_TDEST_int_regslice;
wire    regslice_both_test_data_V_dest_V_U_vld_out;
wire    regslice_both_test_data_V_dest_V_U_ack_in;
reg    test_label_out_TVALID_int_regslice;
wire    test_label_out_TREADY_int_regslice;
wire    regslice_both_test_label_out_V_data_V_U_vld_out;
wire    regslice_both_test_label_out_V_keep_V_U_apdone_blk;
wire    regslice_both_test_label_out_V_keep_V_U_ack_in_dummy;
wire    regslice_both_test_label_out_V_keep_V_U_vld_out;
wire    regslice_both_test_label_out_V_strb_V_U_apdone_blk;
wire    regslice_both_test_label_out_V_strb_V_U_ack_in_dummy;
wire    regslice_both_test_label_out_V_strb_V_U_vld_out;
wire    regslice_both_test_label_out_V_user_V_U_apdone_blk;
wire    regslice_both_test_label_out_V_user_V_U_ack_in_dummy;
wire    regslice_both_test_label_out_V_user_V_U_vld_out;
wire    regslice_both_test_label_out_V_last_V_U_apdone_blk;
wire    regslice_both_test_label_out_V_last_V_U_ack_in_dummy;
wire    regslice_both_test_label_out_V_last_V_U_vld_out;
wire    regslice_both_test_label_out_V_id_V_U_apdone_blk;
wire    regslice_both_test_label_out_V_id_V_U_ack_in_dummy;
wire    regslice_both_test_label_out_V_id_V_U_vld_out;
wire    regslice_both_test_label_out_V_dest_V_U_apdone_blk;
wire    regslice_both_test_label_out_V_dest_V_U_ack_in_dummy;
wire    regslice_both_test_label_out_V_dest_V_U_vld_out;
wire    regslice_both_IM_V_data_V_U_apdone_blk;
wire   [31:0] IM_TDATA_int_regslice;
wire    IM_TVALID_int_regslice;
reg    IM_TREADY_int_regslice;
wire    regslice_both_IM_V_data_V_U_ack_in;
wire    regslice_both_IM_V_keep_V_U_apdone_blk;
wire   [3:0] IM_TKEEP_int_regslice;
wire    regslice_both_IM_V_keep_V_U_vld_out;
wire    regslice_both_IM_V_keep_V_U_ack_in;
wire    regslice_both_IM_V_strb_V_U_apdone_blk;
wire   [3:0] IM_TSTRB_int_regslice;
wire    regslice_both_IM_V_strb_V_U_vld_out;
wire    regslice_both_IM_V_strb_V_U_ack_in;
wire    regslice_both_IM_V_user_V_U_apdone_blk;
wire   [0:0] IM_TUSER_int_regslice;
wire    regslice_both_IM_V_user_V_U_vld_out;
wire    regslice_both_IM_V_user_V_U_ack_in;
wire    regslice_both_IM_V_last_V_U_apdone_blk;
wire   [0:0] IM_TLAST_int_regslice;
wire    regslice_both_IM_V_last_V_U_vld_out;
wire    regslice_both_IM_V_last_V_U_ack_in;
wire    regslice_both_IM_V_id_V_U_apdone_blk;
wire   [0:0] IM_TID_int_regslice;
wire    regslice_both_IM_V_id_V_U_vld_out;
wire    regslice_both_IM_V_id_V_U_ack_in;
wire    regslice_both_IM_V_dest_V_U_apdone_blk;
wire   [0:0] IM_TDEST_int_regslice;
wire    regslice_both_IM_V_dest_V_U_vld_out;
wire    regslice_both_IM_V_dest_V_U_ack_in;
wire    regslice_both_AM_out_V_data_V_U_apdone_blk;
wire   [31:0] AM_out_TDATA_int_regslice;
wire    AM_out_TVALID_int_regslice;
reg    AM_out_TREADY_int_regslice;
wire    regslice_both_AM_out_V_data_V_U_ack_in;
wire    regslice_both_AM_out_V_keep_V_U_apdone_blk;
wire   [3:0] AM_out_TKEEP_int_regslice;
wire    regslice_both_AM_out_V_keep_V_U_vld_out;
wire    regslice_both_AM_out_V_keep_V_U_ack_in;
wire    regslice_both_AM_out_V_strb_V_U_apdone_blk;
wire   [3:0] AM_out_TSTRB_int_regslice;
wire    regslice_both_AM_out_V_strb_V_U_vld_out;
wire    regslice_both_AM_out_V_strb_V_U_ack_in;
wire    regslice_both_AM_out_V_user_V_U_apdone_blk;
wire   [0:0] AM_out_TUSER_int_regslice;
wire    regslice_both_AM_out_V_user_V_U_vld_out;
wire    regslice_both_AM_out_V_user_V_U_ack_in;
wire    regslice_both_AM_out_V_last_V_U_apdone_blk;
wire   [0:0] AM_out_TLAST_int_regslice;
wire    regslice_both_AM_out_V_last_V_U_vld_out;
wire    regslice_both_AM_out_V_last_V_U_ack_in;
wire    regslice_both_AM_out_V_id_V_U_apdone_blk;
wire   [0:0] AM_out_TID_int_regslice;
wire    regslice_both_AM_out_V_id_V_U_vld_out;
wire    regslice_both_AM_out_V_id_V_U_ack_in;
wire    regslice_both_AM_out_V_dest_V_U_apdone_blk;
wire   [0:0] AM_out_TDEST_int_regslice;
wire    regslice_both_AM_out_V_dest_V_U_vld_out;
wire    regslice_both_AM_out_V_dest_V_U_ack_in;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 66'd1;
#0 grp_hdc_maxi_Pipeline_VITIS_LOOP_15_1_fu_1139_ap_start_reg = 1'b0;
#0 grp_hdc_maxi_Pipeline_VITIS_LOOP_21_2_VITIS_LOOP_22_3_fu_1159_ap_start_reg = 1'b0;
#0 grp_hdc_maxi_Pipeline_VITIS_LOOP_40_5_fu_1178_ap_start_reg = 1'b0;
#0 grp_hdc_maxi_Pipeline_VITIS_LOOP_68_9_VITIS_LOOP_70_10_fu_1203_ap_start_reg = 1'b0;
#0 grp_hdc_maxi_Pipeline_VITIS_LOOP_51_8_fu_1210_ap_start_reg = 1'b0;
end

hdc_maxi_AM_RAM_AUTO_1R1W #(
    .DataWidth( 128 ),
    .AddressRange( 1250 ),
    .AddressWidth( 11 ))
AM_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(AM_address0),
    .ce0(AM_ce0),
    .we0(AM_we0),
    .d0(grp_hdc_maxi_Pipeline_VITIS_LOOP_21_2_VITIS_LOOP_22_3_fu_1159_AM_d0),
    .q0(AM_q0)
);

hdc_maxi_ngram_RAM_AUTO_1R1W #(
    .DataWidth( 128 ),
    .AddressRange( 95 ),
    .AddressWidth( 7 ))
ngram_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(ngram_address0),
    .ce0(ngram_ce0),
    .we0(ngram_we0),
    .d0(ngram_d0),
    .q0(ngram_q0),
    .address1(ngram_address1),
    .ce1(ngram_ce1),
    .we1(ngram_we1),
    .d1(128'd79228162532711081671548469249),
    .q1(ngram_q1)
);

hdc_maxi_test_data_d_RAM_AUTO_1R1W #(
    .DataWidth( 512 ),
    .AddressRange( 20 ),
    .AddressWidth( 5 ))
test_data_d_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(test_data_d_address0),
    .ce0(test_data_d_ce0),
    .we0(test_data_d_we0),
    .d0(grp_hdc_maxi_Pipeline_VITIS_LOOP_40_5_fu_1178_test_data_d_d0),
    .q0(test_data_d_q0)
);

hdc_maxi_hdc_maxi_Pipeline_VITIS_LOOP_15_1 grp_hdc_maxi_Pipeline_VITIS_LOOP_15_1_fu_1139(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_hdc_maxi_Pipeline_VITIS_LOOP_15_1_fu_1139_ap_start),
    .ap_done(grp_hdc_maxi_Pipeline_VITIS_LOOP_15_1_fu_1139_ap_done),
    .ap_idle(grp_hdc_maxi_Pipeline_VITIS_LOOP_15_1_fu_1139_ap_idle),
    .ap_ready(grp_hdc_maxi_Pipeline_VITIS_LOOP_15_1_fu_1139_ap_ready),
    .IM_TVALID(IM_TVALID_int_regslice),
    .IM_TDATA(IM_TDATA_int_regslice),
    .IM_TREADY(grp_hdc_maxi_Pipeline_VITIS_LOOP_15_1_fu_1139_IM_TREADY),
    .IM_TKEEP(IM_TKEEP_int_regslice),
    .IM_TSTRB(IM_TSTRB_int_regslice),
    .IM_TUSER(IM_TUSER_int_regslice),
    .IM_TLAST(IM_TLAST_int_regslice),
    .IM_TID(IM_TID_int_regslice),
    .IM_TDEST(IM_TDEST_int_regslice),
    .new_IM_1_02_out(grp_hdc_maxi_Pipeline_VITIS_LOOP_15_1_fu_1139_new_IM_1_02_out),
    .new_IM_1_02_out_ap_vld(grp_hdc_maxi_Pipeline_VITIS_LOOP_15_1_fu_1139_new_IM_1_02_out_ap_vld),
    .new_IM_0_01_out(grp_hdc_maxi_Pipeline_VITIS_LOOP_15_1_fu_1139_new_IM_0_01_out),
    .new_IM_0_01_out_ap_vld(grp_hdc_maxi_Pipeline_VITIS_LOOP_15_1_fu_1139_new_IM_0_01_out_ap_vld)
);

hdc_maxi_hdc_maxi_Pipeline_VITIS_LOOP_21_2_VITIS_LOOP_22_3 grp_hdc_maxi_Pipeline_VITIS_LOOP_21_2_VITIS_LOOP_22_3_fu_1159(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_hdc_maxi_Pipeline_VITIS_LOOP_21_2_VITIS_LOOP_22_3_fu_1159_ap_start),
    .ap_done(grp_hdc_maxi_Pipeline_VITIS_LOOP_21_2_VITIS_LOOP_22_3_fu_1159_ap_done),
    .ap_idle(grp_hdc_maxi_Pipeline_VITIS_LOOP_21_2_VITIS_LOOP_22_3_fu_1159_ap_idle),
    .ap_ready(grp_hdc_maxi_Pipeline_VITIS_LOOP_21_2_VITIS_LOOP_22_3_fu_1159_ap_ready),
    .AM_out_TVALID(AM_out_TVALID_int_regslice),
    .AM_out_TDATA(AM_out_TDATA_int_regslice),
    .AM_out_TREADY(grp_hdc_maxi_Pipeline_VITIS_LOOP_21_2_VITIS_LOOP_22_3_fu_1159_AM_out_TREADY),
    .AM_out_TKEEP(AM_out_TKEEP_int_regslice),
    .AM_out_TSTRB(AM_out_TSTRB_int_regslice),
    .AM_out_TUSER(AM_out_TUSER_int_regslice),
    .AM_out_TLAST(AM_out_TLAST_int_regslice),
    .AM_out_TID(AM_out_TID_int_regslice),
    .AM_out_TDEST(AM_out_TDEST_int_regslice),
    .AM_address0(grp_hdc_maxi_Pipeline_VITIS_LOOP_21_2_VITIS_LOOP_22_3_fu_1159_AM_address0),
    .AM_ce0(grp_hdc_maxi_Pipeline_VITIS_LOOP_21_2_VITIS_LOOP_22_3_fu_1159_AM_ce0),
    .AM_we0(grp_hdc_maxi_Pipeline_VITIS_LOOP_21_2_VITIS_LOOP_22_3_fu_1159_AM_we0),
    .AM_d0(grp_hdc_maxi_Pipeline_VITIS_LOOP_21_2_VITIS_LOOP_22_3_fu_1159_AM_d0)
);

hdc_maxi_hdc_maxi_Pipeline_VITIS_LOOP_40_5 grp_hdc_maxi_Pipeline_VITIS_LOOP_40_5_fu_1178(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_hdc_maxi_Pipeline_VITIS_LOOP_40_5_fu_1178_ap_start),
    .ap_done(grp_hdc_maxi_Pipeline_VITIS_LOOP_40_5_fu_1178_ap_done),
    .ap_idle(grp_hdc_maxi_Pipeline_VITIS_LOOP_40_5_fu_1178_ap_idle),
    .ap_ready(grp_hdc_maxi_Pipeline_VITIS_LOOP_40_5_fu_1178_ap_ready),
    .test_data_TVALID(test_data_TVALID_int_regslice),
    .test_data_TDATA(test_data_TDATA_int_regslice),
    .test_data_TREADY(grp_hdc_maxi_Pipeline_VITIS_LOOP_40_5_fu_1178_test_data_TREADY),
    .test_data_TKEEP(test_data_TKEEP_int_regslice),
    .test_data_TSTRB(test_data_TSTRB_int_regslice),
    .test_data_TUSER(test_data_TUSER_int_regslice),
    .test_data_TLAST(test_data_TLAST_int_regslice),
    .test_data_TID(test_data_TID_int_regslice),
    .test_data_TDEST(test_data_TDEST_int_regslice),
    .test_data_d_address0(grp_hdc_maxi_Pipeline_VITIS_LOOP_40_5_fu_1178_test_data_d_address0),
    .test_data_d_ce0(grp_hdc_maxi_Pipeline_VITIS_LOOP_40_5_fu_1178_test_data_d_ce0),
    .test_data_d_we0(grp_hdc_maxi_Pipeline_VITIS_LOOP_40_5_fu_1178_test_data_d_we0),
    .test_data_d_d0(grp_hdc_maxi_Pipeline_VITIS_LOOP_40_5_fu_1178_test_data_d_d0),
    .tmp_keep_V_out(grp_hdc_maxi_Pipeline_VITIS_LOOP_40_5_fu_1178_tmp_keep_V_out),
    .tmp_keep_V_out_ap_vld(grp_hdc_maxi_Pipeline_VITIS_LOOP_40_5_fu_1178_tmp_keep_V_out_ap_vld),
    .tmp_strb_V_out(grp_hdc_maxi_Pipeline_VITIS_LOOP_40_5_fu_1178_tmp_strb_V_out),
    .tmp_strb_V_out_ap_vld(grp_hdc_maxi_Pipeline_VITIS_LOOP_40_5_fu_1178_tmp_strb_V_out_ap_vld),
    .tmp_user_V_out(grp_hdc_maxi_Pipeline_VITIS_LOOP_40_5_fu_1178_tmp_user_V_out),
    .tmp_user_V_out_ap_vld(grp_hdc_maxi_Pipeline_VITIS_LOOP_40_5_fu_1178_tmp_user_V_out_ap_vld),
    .tmp_last_V_out(grp_hdc_maxi_Pipeline_VITIS_LOOP_40_5_fu_1178_tmp_last_V_out),
    .tmp_last_V_out_ap_vld(grp_hdc_maxi_Pipeline_VITIS_LOOP_40_5_fu_1178_tmp_last_V_out_ap_vld),
    .tmp_id_V_out(grp_hdc_maxi_Pipeline_VITIS_LOOP_40_5_fu_1178_tmp_id_V_out),
    .tmp_id_V_out_ap_vld(grp_hdc_maxi_Pipeline_VITIS_LOOP_40_5_fu_1178_tmp_id_V_out_ap_vld),
    .tmp_dest_V_out(grp_hdc_maxi_Pipeline_VITIS_LOOP_40_5_fu_1178_tmp_dest_V_out),
    .tmp_dest_V_out_ap_vld(grp_hdc_maxi_Pipeline_VITIS_LOOP_40_5_fu_1178_tmp_dest_V_out_ap_vld)
);

hdc_maxi_hdc_maxi_Pipeline_VITIS_LOOP_68_9_VITIS_LOOP_70_10 grp_hdc_maxi_Pipeline_VITIS_LOOP_68_9_VITIS_LOOP_70_10_fu_1203(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_hdc_maxi_Pipeline_VITIS_LOOP_68_9_VITIS_LOOP_70_10_fu_1203_ap_start),
    .ap_done(grp_hdc_maxi_Pipeline_VITIS_LOOP_68_9_VITIS_LOOP_70_10_fu_1203_ap_done),
    .ap_idle(grp_hdc_maxi_Pipeline_VITIS_LOOP_68_9_VITIS_LOOP_70_10_fu_1203_ap_idle),
    .ap_ready(grp_hdc_maxi_Pipeline_VITIS_LOOP_68_9_VITIS_LOOP_70_10_fu_1203_ap_ready),
    .AM_address0(grp_hdc_maxi_Pipeline_VITIS_LOOP_68_9_VITIS_LOOP_70_10_fu_1203_AM_address0),
    .AM_ce0(grp_hdc_maxi_Pipeline_VITIS_LOOP_68_9_VITIS_LOOP_70_10_fu_1203_AM_ce0),
    .AM_q0(AM_q0),
    .ngram_address0(grp_hdc_maxi_Pipeline_VITIS_LOOP_68_9_VITIS_LOOP_70_10_fu_1203_ngram_address0),
    .ngram_ce0(grp_hdc_maxi_Pipeline_VITIS_LOOP_68_9_VITIS_LOOP_70_10_fu_1203_ngram_ce0),
    .ngram_q0(ngram_q0),
    .label_1_out(grp_hdc_maxi_Pipeline_VITIS_LOOP_68_9_VITIS_LOOP_70_10_fu_1203_label_1_out),
    .label_1_out_ap_vld(grp_hdc_maxi_Pipeline_VITIS_LOOP_68_9_VITIS_LOOP_70_10_fu_1203_label_1_out_ap_vld)
);

hdc_maxi_hdc_maxi_Pipeline_VITIS_LOOP_51_8 grp_hdc_maxi_Pipeline_VITIS_LOOP_51_8_fu_1210(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_hdc_maxi_Pipeline_VITIS_LOOP_51_8_fu_1210_ap_start),
    .ap_done(grp_hdc_maxi_Pipeline_VITIS_LOOP_51_8_fu_1210_ap_done),
    .ap_idle(grp_hdc_maxi_Pipeline_VITIS_LOOP_51_8_fu_1210_ap_idle),
    .ap_ready(grp_hdc_maxi_Pipeline_VITIS_LOOP_51_8_fu_1210_ap_ready),
    .add_ln55(add_ln55_reg_2012),
    .new_IM_1_02_reload(grp_hdc_maxi_Pipeline_VITIS_LOOP_15_1_fu_1139_new_IM_1_02_out),
    .new_IM_0_01_reload(grp_hdc_maxi_Pipeline_VITIS_LOOP_15_1_fu_1139_new_IM_0_01_out),
    .select_ln46_1(select_ln46_1_reg_2005),
    .test_data_d_address0(grp_hdc_maxi_Pipeline_VITIS_LOOP_51_8_fu_1210_test_data_d_address0),
    .test_data_d_ce0(grp_hdc_maxi_Pipeline_VITIS_LOOP_51_8_fu_1210_test_data_d_ce0),
    .test_data_d_q0(test_data_d_q0),
    .tmp_out(grp_hdc_maxi_Pipeline_VITIS_LOOP_51_8_fu_1210_tmp_out),
    .tmp_out_ap_vld(grp_hdc_maxi_Pipeline_VITIS_LOOP_51_8_fu_1210_tmp_out_ap_vld)
);

hdc_maxi_control_s_axi #(
    .C_S_AXI_ADDR_WIDTH( C_S_AXI_CONTROL_ADDR_WIDTH ),
    .C_S_AXI_DATA_WIDTH( C_S_AXI_CONTROL_DATA_WIDTH ))
control_s_axi_U(
    .AWVALID(s_axi_control_AWVALID),
    .AWREADY(s_axi_control_AWREADY),
    .AWADDR(s_axi_control_AWADDR),
    .WVALID(s_axi_control_WVALID),
    .WREADY(s_axi_control_WREADY),
    .WDATA(s_axi_control_WDATA),
    .WSTRB(s_axi_control_WSTRB),
    .ARVALID(s_axi_control_ARVALID),
    .ARREADY(s_axi_control_ARREADY),
    .ARADDR(s_axi_control_ARADDR),
    .RVALID(s_axi_control_RVALID),
    .RREADY(s_axi_control_RREADY),
    .RDATA(s_axi_control_RDATA),
    .RRESP(s_axi_control_RRESP),
    .BVALID(s_axi_control_BVALID),
    .BREADY(s_axi_control_BREADY),
    .BRESP(s_axi_control_BRESP),
    .ACLK(ap_clk),
    .ARESET(ap_rst_n_inv),
    .ACLK_EN(1'b1),
    .ap_start(ap_start),
    .interrupt(interrupt),
    .ap_ready(ap_ready),
    .ap_done(ap_done),
    .ap_idle(ap_idle)
);

hdc_maxi_regslice_both #(
    .DataWidth( 32 ))
regslice_both_test_data_V_data_V_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .data_in(test_data_TDATA),
    .vld_in(test_data_TVALID),
    .ack_in(regslice_both_test_data_V_data_V_U_ack_in),
    .data_out(test_data_TDATA_int_regslice),
    .vld_out(test_data_TVALID_int_regslice),
    .ack_out(test_data_TREADY_int_regslice),
    .apdone_blk(regslice_both_test_data_V_data_V_U_apdone_blk)
);

hdc_maxi_regslice_both #(
    .DataWidth( 4 ))
regslice_both_test_data_V_keep_V_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .data_in(test_data_TKEEP),
    .vld_in(test_data_TVALID),
    .ack_in(regslice_both_test_data_V_keep_V_U_ack_in),
    .data_out(test_data_TKEEP_int_regslice),
    .vld_out(regslice_both_test_data_V_keep_V_U_vld_out),
    .ack_out(test_data_TREADY_int_regslice),
    .apdone_blk(regslice_both_test_data_V_keep_V_U_apdone_blk)
);

hdc_maxi_regslice_both #(
    .DataWidth( 4 ))
regslice_both_test_data_V_strb_V_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .data_in(test_data_TSTRB),
    .vld_in(test_data_TVALID),
    .ack_in(regslice_both_test_data_V_strb_V_U_ack_in),
    .data_out(test_data_TSTRB_int_regslice),
    .vld_out(regslice_both_test_data_V_strb_V_U_vld_out),
    .ack_out(test_data_TREADY_int_regslice),
    .apdone_blk(regslice_both_test_data_V_strb_V_U_apdone_blk)
);

hdc_maxi_regslice_both #(
    .DataWidth( 1 ))
regslice_both_test_data_V_user_V_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .data_in(test_data_TUSER),
    .vld_in(test_data_TVALID),
    .ack_in(regslice_both_test_data_V_user_V_U_ack_in),
    .data_out(test_data_TUSER_int_regslice),
    .vld_out(regslice_both_test_data_V_user_V_U_vld_out),
    .ack_out(test_data_TREADY_int_regslice),
    .apdone_blk(regslice_both_test_data_V_user_V_U_apdone_blk)
);

hdc_maxi_regslice_both #(
    .DataWidth( 1 ))
regslice_both_test_data_V_last_V_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .data_in(test_data_TLAST),
    .vld_in(test_data_TVALID),
    .ack_in(regslice_both_test_data_V_last_V_U_ack_in),
    .data_out(test_data_TLAST_int_regslice),
    .vld_out(regslice_both_test_data_V_last_V_U_vld_out),
    .ack_out(test_data_TREADY_int_regslice),
    .apdone_blk(regslice_both_test_data_V_last_V_U_apdone_blk)
);

hdc_maxi_regslice_both #(
    .DataWidth( 1 ))
regslice_both_test_data_V_id_V_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .data_in(test_data_TID),
    .vld_in(test_data_TVALID),
    .ack_in(regslice_both_test_data_V_id_V_U_ack_in),
    .data_out(test_data_TID_int_regslice),
    .vld_out(regslice_both_test_data_V_id_V_U_vld_out),
    .ack_out(test_data_TREADY_int_regslice),
    .apdone_blk(regslice_both_test_data_V_id_V_U_apdone_blk)
);

hdc_maxi_regslice_both #(
    .DataWidth( 1 ))
regslice_both_test_data_V_dest_V_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .data_in(test_data_TDEST),
    .vld_in(test_data_TVALID),
    .ack_in(regslice_both_test_data_V_dest_V_U_ack_in),
    .data_out(test_data_TDEST_int_regslice),
    .vld_out(regslice_both_test_data_V_dest_V_U_vld_out),
    .ack_out(test_data_TREADY_int_regslice),
    .apdone_blk(regslice_both_test_data_V_dest_V_U_apdone_blk)
);

hdc_maxi_regslice_both #(
    .DataWidth( 32 ))
regslice_both_test_label_out_V_data_V_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .data_in(label_1_loc_fu_348),
    .vld_in(test_label_out_TVALID_int_regslice),
    .ack_in(test_label_out_TREADY_int_regslice),
    .data_out(test_label_out_TDATA),
    .vld_out(regslice_both_test_label_out_V_data_V_U_vld_out),
    .ack_out(test_label_out_TREADY),
    .apdone_blk(regslice_both_test_label_out_V_data_V_U_apdone_blk)
);

hdc_maxi_regslice_both #(
    .DataWidth( 4 ))
regslice_both_test_label_out_V_keep_V_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .data_in(grp_hdc_maxi_Pipeline_VITIS_LOOP_40_5_fu_1178_tmp_keep_V_out),
    .vld_in(test_label_out_TVALID_int_regslice),
    .ack_in(regslice_both_test_label_out_V_keep_V_U_ack_in_dummy),
    .data_out(test_label_out_TKEEP),
    .vld_out(regslice_both_test_label_out_V_keep_V_U_vld_out),
    .ack_out(test_label_out_TREADY),
    .apdone_blk(regslice_both_test_label_out_V_keep_V_U_apdone_blk)
);

hdc_maxi_regslice_both #(
    .DataWidth( 4 ))
regslice_both_test_label_out_V_strb_V_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .data_in(grp_hdc_maxi_Pipeline_VITIS_LOOP_40_5_fu_1178_tmp_strb_V_out),
    .vld_in(test_label_out_TVALID_int_regslice),
    .ack_in(regslice_both_test_label_out_V_strb_V_U_ack_in_dummy),
    .data_out(test_label_out_TSTRB),
    .vld_out(regslice_both_test_label_out_V_strb_V_U_vld_out),
    .ack_out(test_label_out_TREADY),
    .apdone_blk(regslice_both_test_label_out_V_strb_V_U_apdone_blk)
);

hdc_maxi_regslice_both #(
    .DataWidth( 1 ))
regslice_both_test_label_out_V_user_V_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .data_in(grp_hdc_maxi_Pipeline_VITIS_LOOP_40_5_fu_1178_tmp_user_V_out),
    .vld_in(test_label_out_TVALID_int_regslice),
    .ack_in(regslice_both_test_label_out_V_user_V_U_ack_in_dummy),
    .data_out(test_label_out_TUSER),
    .vld_out(regslice_both_test_label_out_V_user_V_U_vld_out),
    .ack_out(test_label_out_TREADY),
    .apdone_blk(regslice_both_test_label_out_V_user_V_U_apdone_blk)
);

hdc_maxi_regslice_both #(
    .DataWidth( 1 ))
regslice_both_test_label_out_V_last_V_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .data_in(grp_hdc_maxi_Pipeline_VITIS_LOOP_40_5_fu_1178_tmp_last_V_out),
    .vld_in(test_label_out_TVALID_int_regslice),
    .ack_in(regslice_both_test_label_out_V_last_V_U_ack_in_dummy),
    .data_out(test_label_out_TLAST),
    .vld_out(regslice_both_test_label_out_V_last_V_U_vld_out),
    .ack_out(test_label_out_TREADY),
    .apdone_blk(regslice_both_test_label_out_V_last_V_U_apdone_blk)
);

hdc_maxi_regslice_both #(
    .DataWidth( 1 ))
regslice_both_test_label_out_V_id_V_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .data_in(grp_hdc_maxi_Pipeline_VITIS_LOOP_40_5_fu_1178_tmp_id_V_out),
    .vld_in(test_label_out_TVALID_int_regslice),
    .ack_in(regslice_both_test_label_out_V_id_V_U_ack_in_dummy),
    .data_out(test_label_out_TID),
    .vld_out(regslice_both_test_label_out_V_id_V_U_vld_out),
    .ack_out(test_label_out_TREADY),
    .apdone_blk(regslice_both_test_label_out_V_id_V_U_apdone_blk)
);

hdc_maxi_regslice_both #(
    .DataWidth( 1 ))
regslice_both_test_label_out_V_dest_V_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .data_in(grp_hdc_maxi_Pipeline_VITIS_LOOP_40_5_fu_1178_tmp_dest_V_out),
    .vld_in(test_label_out_TVALID_int_regslice),
    .ack_in(regslice_both_test_label_out_V_dest_V_U_ack_in_dummy),
    .data_out(test_label_out_TDEST),
    .vld_out(regslice_both_test_label_out_V_dest_V_U_vld_out),
    .ack_out(test_label_out_TREADY),
    .apdone_blk(regslice_both_test_label_out_V_dest_V_U_apdone_blk)
);

hdc_maxi_regslice_both #(
    .DataWidth( 32 ))
regslice_both_IM_V_data_V_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .data_in(IM_TDATA),
    .vld_in(IM_TVALID),
    .ack_in(regslice_both_IM_V_data_V_U_ack_in),
    .data_out(IM_TDATA_int_regslice),
    .vld_out(IM_TVALID_int_regslice),
    .ack_out(IM_TREADY_int_regslice),
    .apdone_blk(regslice_both_IM_V_data_V_U_apdone_blk)
);

hdc_maxi_regslice_both #(
    .DataWidth( 4 ))
regslice_both_IM_V_keep_V_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .data_in(IM_TKEEP),
    .vld_in(IM_TVALID),
    .ack_in(regslice_both_IM_V_keep_V_U_ack_in),
    .data_out(IM_TKEEP_int_regslice),
    .vld_out(regslice_both_IM_V_keep_V_U_vld_out),
    .ack_out(IM_TREADY_int_regslice),
    .apdone_blk(regslice_both_IM_V_keep_V_U_apdone_blk)
);

hdc_maxi_regslice_both #(
    .DataWidth( 4 ))
regslice_both_IM_V_strb_V_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .data_in(IM_TSTRB),
    .vld_in(IM_TVALID),
    .ack_in(regslice_both_IM_V_strb_V_U_ack_in),
    .data_out(IM_TSTRB_int_regslice),
    .vld_out(regslice_both_IM_V_strb_V_U_vld_out),
    .ack_out(IM_TREADY_int_regslice),
    .apdone_blk(regslice_both_IM_V_strb_V_U_apdone_blk)
);

hdc_maxi_regslice_both #(
    .DataWidth( 1 ))
regslice_both_IM_V_user_V_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .data_in(IM_TUSER),
    .vld_in(IM_TVALID),
    .ack_in(regslice_both_IM_V_user_V_U_ack_in),
    .data_out(IM_TUSER_int_regslice),
    .vld_out(regslice_both_IM_V_user_V_U_vld_out),
    .ack_out(IM_TREADY_int_regslice),
    .apdone_blk(regslice_both_IM_V_user_V_U_apdone_blk)
);

hdc_maxi_regslice_both #(
    .DataWidth( 1 ))
regslice_both_IM_V_last_V_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .data_in(IM_TLAST),
    .vld_in(IM_TVALID),
    .ack_in(regslice_both_IM_V_last_V_U_ack_in),
    .data_out(IM_TLAST_int_regslice),
    .vld_out(regslice_both_IM_V_last_V_U_vld_out),
    .ack_out(IM_TREADY_int_regslice),
    .apdone_blk(regslice_both_IM_V_last_V_U_apdone_blk)
);

hdc_maxi_regslice_both #(
    .DataWidth( 1 ))
regslice_both_IM_V_id_V_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .data_in(IM_TID),
    .vld_in(IM_TVALID),
    .ack_in(regslice_both_IM_V_id_V_U_ack_in),
    .data_out(IM_TID_int_regslice),
    .vld_out(regslice_both_IM_V_id_V_U_vld_out),
    .ack_out(IM_TREADY_int_regslice),
    .apdone_blk(regslice_both_IM_V_id_V_U_apdone_blk)
);

hdc_maxi_regslice_both #(
    .DataWidth( 1 ))
regslice_both_IM_V_dest_V_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .data_in(IM_TDEST),
    .vld_in(IM_TVALID),
    .ack_in(regslice_both_IM_V_dest_V_U_ack_in),
    .data_out(IM_TDEST_int_regslice),
    .vld_out(regslice_both_IM_V_dest_V_U_vld_out),
    .ack_out(IM_TREADY_int_regslice),
    .apdone_blk(regslice_both_IM_V_dest_V_U_apdone_blk)
);

hdc_maxi_regslice_both #(
    .DataWidth( 32 ))
regslice_both_AM_out_V_data_V_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .data_in(AM_out_TDATA),
    .vld_in(AM_out_TVALID),
    .ack_in(regslice_both_AM_out_V_data_V_U_ack_in),
    .data_out(AM_out_TDATA_int_regslice),
    .vld_out(AM_out_TVALID_int_regslice),
    .ack_out(AM_out_TREADY_int_regslice),
    .apdone_blk(regslice_both_AM_out_V_data_V_U_apdone_blk)
);

hdc_maxi_regslice_both #(
    .DataWidth( 4 ))
regslice_both_AM_out_V_keep_V_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .data_in(AM_out_TKEEP),
    .vld_in(AM_out_TVALID),
    .ack_in(regslice_both_AM_out_V_keep_V_U_ack_in),
    .data_out(AM_out_TKEEP_int_regslice),
    .vld_out(regslice_both_AM_out_V_keep_V_U_vld_out),
    .ack_out(AM_out_TREADY_int_regslice),
    .apdone_blk(regslice_both_AM_out_V_keep_V_U_apdone_blk)
);

hdc_maxi_regslice_both #(
    .DataWidth( 4 ))
regslice_both_AM_out_V_strb_V_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .data_in(AM_out_TSTRB),
    .vld_in(AM_out_TVALID),
    .ack_in(regslice_both_AM_out_V_strb_V_U_ack_in),
    .data_out(AM_out_TSTRB_int_regslice),
    .vld_out(regslice_both_AM_out_V_strb_V_U_vld_out),
    .ack_out(AM_out_TREADY_int_regslice),
    .apdone_blk(regslice_both_AM_out_V_strb_V_U_apdone_blk)
);

hdc_maxi_regslice_both #(
    .DataWidth( 1 ))
regslice_both_AM_out_V_user_V_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .data_in(AM_out_TUSER),
    .vld_in(AM_out_TVALID),
    .ack_in(regslice_both_AM_out_V_user_V_U_ack_in),
    .data_out(AM_out_TUSER_int_regslice),
    .vld_out(regslice_both_AM_out_V_user_V_U_vld_out),
    .ack_out(AM_out_TREADY_int_regslice),
    .apdone_blk(regslice_both_AM_out_V_user_V_U_apdone_blk)
);

hdc_maxi_regslice_both #(
    .DataWidth( 1 ))
regslice_both_AM_out_V_last_V_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .data_in(AM_out_TLAST),
    .vld_in(AM_out_TVALID),
    .ack_in(regslice_both_AM_out_V_last_V_U_ack_in),
    .data_out(AM_out_TLAST_int_regslice),
    .vld_out(regslice_both_AM_out_V_last_V_U_vld_out),
    .ack_out(AM_out_TREADY_int_regslice),
    .apdone_blk(regslice_both_AM_out_V_last_V_U_apdone_blk)
);

hdc_maxi_regslice_both #(
    .DataWidth( 1 ))
regslice_both_AM_out_V_id_V_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .data_in(AM_out_TID),
    .vld_in(AM_out_TVALID),
    .ack_in(regslice_both_AM_out_V_id_V_U_ack_in),
    .data_out(AM_out_TID_int_regslice),
    .vld_out(regslice_both_AM_out_V_id_V_U_vld_out),
    .ack_out(AM_out_TREADY_int_regslice),
    .apdone_blk(regslice_both_AM_out_V_id_V_U_apdone_blk)
);

hdc_maxi_regslice_both #(
    .DataWidth( 1 ))
regslice_both_AM_out_V_dest_V_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .data_in(AM_out_TDEST),
    .vld_in(AM_out_TVALID),
    .ack_in(regslice_both_AM_out_V_dest_V_U_ack_in),
    .data_out(AM_out_TDEST_int_regslice),
    .vld_out(regslice_both_AM_out_V_dest_V_U_vld_out),
    .ack_out(AM_out_TREADY_int_regslice),
    .apdone_blk(regslice_both_AM_out_V_dest_V_U_apdone_blk)
);

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_hdc_maxi_Pipeline_VITIS_LOOP_15_1_fu_1139_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state2)) begin
            grp_hdc_maxi_Pipeline_VITIS_LOOP_15_1_fu_1139_ap_start_reg <= 1'b1;
        end else if ((grp_hdc_maxi_Pipeline_VITIS_LOOP_15_1_fu_1139_ap_ready == 1'b1)) begin
            grp_hdc_maxi_Pipeline_VITIS_LOOP_15_1_fu_1139_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_hdc_maxi_Pipeline_VITIS_LOOP_21_2_VITIS_LOOP_22_3_fu_1159_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state5)) begin
            grp_hdc_maxi_Pipeline_VITIS_LOOP_21_2_VITIS_LOOP_22_3_fu_1159_ap_start_reg <= 1'b1;
        end else if ((grp_hdc_maxi_Pipeline_VITIS_LOOP_21_2_VITIS_LOOP_22_3_fu_1159_ap_ready == 1'b1)) begin
            grp_hdc_maxi_Pipeline_VITIS_LOOP_21_2_VITIS_LOOP_22_3_fu_1159_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_hdc_maxi_Pipeline_VITIS_LOOP_40_5_fu_1178_ap_start_reg <= 1'b0;
    end else begin
        if (((tmp_fu_1234_p3 == 1'd0) & (1'b1 == ap_CS_fsm_state8))) begin
            grp_hdc_maxi_Pipeline_VITIS_LOOP_40_5_fu_1178_ap_start_reg <= 1'b1;
        end else if ((grp_hdc_maxi_Pipeline_VITIS_LOOP_40_5_fu_1178_ap_ready == 1'b1)) begin
            grp_hdc_maxi_Pipeline_VITIS_LOOP_40_5_fu_1178_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_hdc_maxi_Pipeline_VITIS_LOOP_51_8_fu_1210_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state57)) begin
            grp_hdc_maxi_Pipeline_VITIS_LOOP_51_8_fu_1210_ap_start_reg <= 1'b1;
        end else if ((grp_hdc_maxi_Pipeline_VITIS_LOOP_51_8_fu_1210_ap_ready == 1'b1)) begin
            grp_hdc_maxi_Pipeline_VITIS_LOOP_51_8_fu_1210_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_hdc_maxi_Pipeline_VITIS_LOOP_68_9_VITIS_LOOP_70_10_fu_1203_ap_start_reg <= 1'b0;
    end else begin
        if (((icmp_ln46_fu_1266_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state56))) begin
            grp_hdc_maxi_Pipeline_VITIS_LOOP_68_9_VITIS_LOOP_70_10_fu_1203_ap_start_reg <= 1'b1;
        end else if ((grp_hdc_maxi_Pipeline_VITIS_LOOP_68_9_VITIS_LOOP_70_10_fu_1203_ap_ready == 1'b1)) begin
            grp_hdc_maxi_Pipeline_VITIS_LOOP_68_9_VITIS_LOOP_70_10_fu_1203_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        d_fu_344 <= 2'd0;
    end else if ((~((1'b1 == ap_block_state66_io) | (regslice_both_test_label_out_V_data_V_U_apdone_blk == 1'b1) | ((test_label_out_TREADY_int_regslice == 1'b0) & (tmp_reg_1961 == 1'd0))) & (tmp_last_V_loc_load_reg_1979 == 1'd0) & (1'b1 == ap_CS_fsm_state66) & (tmp_reg_1961 == 1'd0))) begin
        d_fu_344 <= d_2_reg_1965;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state55)) begin
        i_reg_1128 <= 9'd0;
    end else if ((1'b1 == ap_CS_fsm_state63)) begin
        i_reg_1128 <= add_ln48_fu_1400_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state55)) begin
        indvar_flatten6_reg_1106 <= 11'd0;
    end else if ((1'b1 == ap_CS_fsm_state63)) begin
        indvar_flatten6_reg_1106 <= add_ln46_1_reg_1992;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state55)) begin
        t_reg_1117 <= 3'd0;
    end else if ((1'b1 == ap_CS_fsm_state63)) begin
        t_reg_1117 <= select_ln46_1_reg_2005;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state56)) begin
        add_ln46_1_reg_1992 <= add_ln46_1_fu_1272_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state57)) begin
        add_ln55_reg_2012 <= add_ln55_fu_1309_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        d_2_reg_1965 <= d_2_fu_1242_p2;
        tmp_reg_1961 <= d_fu_344[32'd1];
    end
end

always @ (posedge ap_clk) begin
    if (((grp_hdc_maxi_Pipeline_VITIS_LOOP_68_9_VITIS_LOOP_70_10_fu_1203_label_1_out_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state64))) begin
        label_1_loc_fu_348 <= grp_hdc_maxi_Pipeline_VITIS_LOOP_68_9_VITIS_LOOP_70_10_fu_1203_label_1_out;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_10_fu_1318_p3 == 1'd1) & (1'b1 == ap_CS_fsm_state59))) begin
        ngram_addr_1_reg_2021 <= zext_ln61_fu_1335_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state60)) begin
        ngram_load_reg_2027 <= ngram_q1;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln46_fu_1266_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state56))) begin
        select_ln46_1_reg_2005 <= select_ln46_1_fu_1298_p3;
        select_ln46_reg_1997 <= select_ln46_fu_1290_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state62)) begin
        shl_ln61_reg_2047 <= shl_ln61_fu_1376_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state61)) begin
        shl_ln6_reg_2037[6 : 5] <= shl_ln6_fu_1343_p3[6 : 5];
        sub_ln61_reg_2042 <= sub_ln61_fu_1364_p2;
        trunc_ln61_reg_2032 <= trunc_ln61_fu_1340_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state59)) begin
        tmp_10_reg_2017 <= grp_hdc_maxi_Pipeline_VITIS_LOOP_51_8_fu_1210_tmp_out[32'd31];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state55)) begin
        tmp_last_V_loc_load_reg_1979 <= grp_hdc_maxi_Pipeline_VITIS_LOOP_40_5_fu_1178_tmp_last_V_out;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state64)) begin
        AM_address0 = grp_hdc_maxi_Pipeline_VITIS_LOOP_68_9_VITIS_LOOP_70_10_fu_1203_AM_address0;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        AM_address0 = grp_hdc_maxi_Pipeline_VITIS_LOOP_21_2_VITIS_LOOP_22_3_fu_1159_AM_address0;
    end else begin
        AM_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state64)) begin
        AM_ce0 = grp_hdc_maxi_Pipeline_VITIS_LOOP_68_9_VITIS_LOOP_70_10_fu_1203_AM_ce0;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        AM_ce0 = grp_hdc_maxi_Pipeline_VITIS_LOOP_21_2_VITIS_LOOP_22_3_fu_1159_AM_ce0;
    end else begin
        AM_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        AM_out_TREADY_int_regslice = grp_hdc_maxi_Pipeline_VITIS_LOOP_21_2_VITIS_LOOP_22_3_fu_1159_AM_out_TREADY;
    end else begin
        AM_out_TREADY_int_regslice = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        AM_we0 = grp_hdc_maxi_Pipeline_VITIS_LOOP_21_2_VITIS_LOOP_22_3_fu_1159_AM_we0;
    end else begin
        AM_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        IM_TREADY_int_regslice = grp_hdc_maxi_Pipeline_VITIS_LOOP_15_1_fu_1139_IM_TREADY;
    end else begin
        IM_TREADY_int_regslice = 1'b0;
    end
end

assign ap_ST_fsm_state10_blk = 1'b0;

assign ap_ST_fsm_state11_blk = 1'b0;

assign ap_ST_fsm_state12_blk = 1'b0;

assign ap_ST_fsm_state13_blk = 1'b0;

assign ap_ST_fsm_state14_blk = 1'b0;

assign ap_ST_fsm_state15_blk = 1'b0;

assign ap_ST_fsm_state16_blk = 1'b0;

assign ap_ST_fsm_state17_blk = 1'b0;

assign ap_ST_fsm_state18_blk = 1'b0;

assign ap_ST_fsm_state19_blk = 1'b0;

always @ (*) begin
    if ((ap_start == 1'b0)) begin
        ap_ST_fsm_state1_blk = 1'b1;
    end else begin
        ap_ST_fsm_state1_blk = 1'b0;
    end
end

assign ap_ST_fsm_state20_blk = 1'b0;

assign ap_ST_fsm_state21_blk = 1'b0;

assign ap_ST_fsm_state22_blk = 1'b0;

assign ap_ST_fsm_state23_blk = 1'b0;

assign ap_ST_fsm_state24_blk = 1'b0;

assign ap_ST_fsm_state25_blk = 1'b0;

assign ap_ST_fsm_state26_blk = 1'b0;

assign ap_ST_fsm_state27_blk = 1'b0;

assign ap_ST_fsm_state28_blk = 1'b0;

assign ap_ST_fsm_state29_blk = 1'b0;

assign ap_ST_fsm_state2_blk = 1'b0;

assign ap_ST_fsm_state30_blk = 1'b0;

assign ap_ST_fsm_state31_blk = 1'b0;

assign ap_ST_fsm_state32_blk = 1'b0;

assign ap_ST_fsm_state33_blk = 1'b0;

assign ap_ST_fsm_state34_blk = 1'b0;

assign ap_ST_fsm_state35_blk = 1'b0;

assign ap_ST_fsm_state36_blk = 1'b0;

assign ap_ST_fsm_state37_blk = 1'b0;

assign ap_ST_fsm_state38_blk = 1'b0;

assign ap_ST_fsm_state39_blk = 1'b0;

always @ (*) begin
    if ((grp_hdc_maxi_Pipeline_VITIS_LOOP_15_1_fu_1139_ap_done == 1'b0)) begin
        ap_ST_fsm_state3_blk = 1'b1;
    end else begin
        ap_ST_fsm_state3_blk = 1'b0;
    end
end

assign ap_ST_fsm_state40_blk = 1'b0;

assign ap_ST_fsm_state41_blk = 1'b0;

assign ap_ST_fsm_state42_blk = 1'b0;

assign ap_ST_fsm_state43_blk = 1'b0;

assign ap_ST_fsm_state44_blk = 1'b0;

assign ap_ST_fsm_state45_blk = 1'b0;

assign ap_ST_fsm_state46_blk = 1'b0;

assign ap_ST_fsm_state47_blk = 1'b0;

assign ap_ST_fsm_state48_blk = 1'b0;

assign ap_ST_fsm_state49_blk = 1'b0;

assign ap_ST_fsm_state4_blk = 1'b0;

assign ap_ST_fsm_state50_blk = 1'b0;

assign ap_ST_fsm_state51_blk = 1'b0;

assign ap_ST_fsm_state52_blk = 1'b0;

assign ap_ST_fsm_state53_blk = 1'b0;

assign ap_ST_fsm_state54_blk = 1'b0;

assign ap_ST_fsm_state55_blk = 1'b0;

assign ap_ST_fsm_state56_blk = 1'b0;

assign ap_ST_fsm_state57_blk = 1'b0;

always @ (*) begin
    if ((grp_hdc_maxi_Pipeline_VITIS_LOOP_51_8_fu_1210_ap_done == 1'b0)) begin
        ap_ST_fsm_state58_blk = 1'b1;
    end else begin
        ap_ST_fsm_state58_blk = 1'b0;
    end
end

assign ap_ST_fsm_state59_blk = 1'b0;

assign ap_ST_fsm_state5_blk = 1'b0;

assign ap_ST_fsm_state60_blk = 1'b0;

assign ap_ST_fsm_state61_blk = 1'b0;

assign ap_ST_fsm_state62_blk = 1'b0;

assign ap_ST_fsm_state63_blk = 1'b0;

always @ (*) begin
    if ((grp_hdc_maxi_Pipeline_VITIS_LOOP_68_9_VITIS_LOOP_70_10_fu_1203_ap_done == 1'b0)) begin
        ap_ST_fsm_state64_blk = 1'b1;
    end else begin
        ap_ST_fsm_state64_blk = 1'b0;
    end
end

always @ (*) begin
    if ((test_label_out_TREADY_int_regslice == 1'b0)) begin
        ap_ST_fsm_state65_blk = 1'b1;
    end else begin
        ap_ST_fsm_state65_blk = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_block_state66_io) | (regslice_both_test_label_out_V_data_V_U_apdone_blk == 1'b1) | ((test_label_out_TREADY_int_regslice == 1'b0) & (tmp_reg_1961 == 1'd0)))) begin
        ap_ST_fsm_state66_blk = 1'b1;
    end else begin
        ap_ST_fsm_state66_blk = 1'b0;
    end
end

always @ (*) begin
    if ((grp_hdc_maxi_Pipeline_VITIS_LOOP_21_2_VITIS_LOOP_22_3_fu_1159_ap_done == 1'b0)) begin
        ap_ST_fsm_state6_blk = 1'b1;
    end else begin
        ap_ST_fsm_state6_blk = 1'b0;
    end
end

assign ap_ST_fsm_state7_blk = 1'b0;

assign ap_ST_fsm_state8_blk = 1'b0;

always @ (*) begin
    if ((grp_hdc_maxi_Pipeline_VITIS_LOOP_40_5_fu_1178_ap_done == 1'b0)) begin
        ap_ST_fsm_state9_blk = 1'b1;
    end else begin
        ap_ST_fsm_state9_blk = 1'b0;
    end
end

always @ (*) begin
    if ((~((1'b1 == ap_block_state66_io) | (regslice_both_test_label_out_V_data_V_U_apdone_blk == 1'b1) | ((test_label_out_TREADY_int_regslice == 1'b0) & (tmp_reg_1961 == 1'd0))) & (1'b1 == ap_CS_fsm_state66) & ((tmp_last_V_loc_load_reg_1979 == 1'd1) | (tmp_reg_1961 == 1'd1)))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if ((~((1'b1 == ap_block_state66_io) | (regslice_both_test_label_out_V_data_V_U_apdone_blk == 1'b1) | ((test_label_out_TREADY_int_regslice == 1'b0) & (tmp_reg_1961 == 1'd0))) & (1'b1 == ap_CS_fsm_state66) & ((tmp_last_V_loc_load_reg_1979 == 1'd1) | (tmp_reg_1961 == 1'd1)))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state63)) begin
        ngram_address0 = ngram_addr_1_reg_2021;
    end else if ((1'b1 == ap_CS_fsm_state55)) begin
        ngram_address0 = 64'd94;
    end else if ((1'b1 == ap_CS_fsm_state54)) begin
        ngram_address0 = 64'd93;
    end else if ((1'b1 == ap_CS_fsm_state53)) begin
        ngram_address0 = 64'd91;
    end else if ((1'b1 == ap_CS_fsm_state52)) begin
        ngram_address0 = 64'd89;
    end else if ((1'b1 == ap_CS_fsm_state51)) begin
        ngram_address0 = 64'd87;
    end else if ((1'b1 == ap_CS_fsm_state50)) begin
        ngram_address0 = 64'd85;
    end else if ((1'b1 == ap_CS_fsm_state49)) begin
        ngram_address0 = 64'd83;
    end else if ((1'b1 == ap_CS_fsm_state48)) begin
        ngram_address0 = 64'd81;
    end else if ((1'b1 == ap_CS_fsm_state47)) begin
        ngram_address0 = 64'd79;
    end else if ((1'b1 == ap_CS_fsm_state46)) begin
        ngram_address0 = 64'd77;
    end else if ((1'b1 == ap_CS_fsm_state45)) begin
        ngram_address0 = 64'd75;
    end else if ((1'b1 == ap_CS_fsm_state44)) begin
        ngram_address0 = 64'd73;
    end else if ((1'b1 == ap_CS_fsm_state43)) begin
        ngram_address0 = 64'd71;
    end else if ((1'b1 == ap_CS_fsm_state42)) begin
        ngram_address0 = 64'd69;
    end else if ((1'b1 == ap_CS_fsm_state41)) begin
        ngram_address0 = 64'd67;
    end else if ((1'b1 == ap_CS_fsm_state40)) begin
        ngram_address0 = 64'd65;
    end else if ((1'b1 == ap_CS_fsm_state39)) begin
        ngram_address0 = 64'd63;
    end else if ((1'b1 == ap_CS_fsm_state38)) begin
        ngram_address0 = 64'd61;
    end else if ((1'b1 == ap_CS_fsm_state37)) begin
        ngram_address0 = 64'd59;
    end else if ((1'b1 == ap_CS_fsm_state36)) begin
        ngram_address0 = 64'd57;
    end else if ((1'b1 == ap_CS_fsm_state35)) begin
        ngram_address0 = 64'd55;
    end else if ((1'b1 == ap_CS_fsm_state34)) begin
        ngram_address0 = 64'd53;
    end else if ((1'b1 == ap_CS_fsm_state33)) begin
        ngram_address0 = 64'd51;
    end else if ((1'b1 == ap_CS_fsm_state32)) begin
        ngram_address0 = 64'd49;
    end else if ((1'b1 == ap_CS_fsm_state31)) begin
        ngram_address0 = 64'd47;
    end else if ((1'b1 == ap_CS_fsm_state30)) begin
        ngram_address0 = 64'd45;
    end else if ((1'b1 == ap_CS_fsm_state29)) begin
        ngram_address0 = 64'd43;
    end else if ((1'b1 == ap_CS_fsm_state28)) begin
        ngram_address0 = 64'd41;
    end else if ((1'b1 == ap_CS_fsm_state27)) begin
        ngram_address0 = 64'd39;
    end else if ((1'b1 == ap_CS_fsm_state26)) begin
        ngram_address0 = 64'd37;
    end else if ((1'b1 == ap_CS_fsm_state25)) begin
        ngram_address0 = 64'd35;
    end else if ((1'b1 == ap_CS_fsm_state24)) begin
        ngram_address0 = 64'd33;
    end else if ((1'b1 == ap_CS_fsm_state23)) begin
        ngram_address0 = 64'd31;
    end else if ((1'b1 == ap_CS_fsm_state22)) begin
        ngram_address0 = 64'd29;
    end else if ((1'b1 == ap_CS_fsm_state21)) begin
        ngram_address0 = 64'd27;
    end else if ((1'b1 == ap_CS_fsm_state20)) begin
        ngram_address0 = 64'd25;
    end else if ((1'b1 == ap_CS_fsm_state19)) begin
        ngram_address0 = 64'd23;
    end else if ((1'b1 == ap_CS_fsm_state18)) begin
        ngram_address0 = 64'd21;
    end else if ((1'b1 == ap_CS_fsm_state17)) begin
        ngram_address0 = 64'd19;
    end else if ((1'b1 == ap_CS_fsm_state16)) begin
        ngram_address0 = 64'd17;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        ngram_address0 = 64'd15;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        ngram_address0 = 64'd13;
    end else if ((1'b1 == ap_CS_fsm_state13)) begin
        ngram_address0 = 64'd11;
    end else if ((1'b1 == ap_CS_fsm_state12)) begin
        ngram_address0 = 64'd9;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        ngram_address0 = 64'd7;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        ngram_address0 = 64'd5;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        ngram_address0 = 64'd3;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        ngram_address0 = 64'd1;
    end else if ((1'b1 == ap_CS_fsm_state64)) begin
        ngram_address0 = grp_hdc_maxi_Pipeline_VITIS_LOOP_68_9_VITIS_LOOP_70_10_fu_1203_ngram_address0;
    end else begin
        ngram_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state59)) begin
        ngram_address1 = zext_ln61_fu_1335_p1;
    end else if ((1'b1 == ap_CS_fsm_state54)) begin
        ngram_address1 = 64'd92;
    end else if ((1'b1 == ap_CS_fsm_state53)) begin
        ngram_address1 = 64'd90;
    end else if ((1'b1 == ap_CS_fsm_state52)) begin
        ngram_address1 = 64'd88;
    end else if ((1'b1 == ap_CS_fsm_state51)) begin
        ngram_address1 = 64'd86;
    end else if ((1'b1 == ap_CS_fsm_state50)) begin
        ngram_address1 = 64'd84;
    end else if ((1'b1 == ap_CS_fsm_state49)) begin
        ngram_address1 = 64'd82;
    end else if ((1'b1 == ap_CS_fsm_state48)) begin
        ngram_address1 = 64'd80;
    end else if ((1'b1 == ap_CS_fsm_state47)) begin
        ngram_address1 = 64'd78;
    end else if ((1'b1 == ap_CS_fsm_state46)) begin
        ngram_address1 = 64'd76;
    end else if ((1'b1 == ap_CS_fsm_state45)) begin
        ngram_address1 = 64'd74;
    end else if ((1'b1 == ap_CS_fsm_state44)) begin
        ngram_address1 = 64'd72;
    end else if ((1'b1 == ap_CS_fsm_state43)) begin
        ngram_address1 = 64'd70;
    end else if ((1'b1 == ap_CS_fsm_state42)) begin
        ngram_address1 = 64'd68;
    end else if ((1'b1 == ap_CS_fsm_state41)) begin
        ngram_address1 = 64'd66;
    end else if ((1'b1 == ap_CS_fsm_state40)) begin
        ngram_address1 = 64'd64;
    end else if ((1'b1 == ap_CS_fsm_state39)) begin
        ngram_address1 = 64'd62;
    end else if ((1'b1 == ap_CS_fsm_state38)) begin
        ngram_address1 = 64'd60;
    end else if ((1'b1 == ap_CS_fsm_state37)) begin
        ngram_address1 = 64'd58;
    end else if ((1'b1 == ap_CS_fsm_state36)) begin
        ngram_address1 = 64'd56;
    end else if ((1'b1 == ap_CS_fsm_state35)) begin
        ngram_address1 = 64'd54;
    end else if ((1'b1 == ap_CS_fsm_state34)) begin
        ngram_address1 = 64'd52;
    end else if ((1'b1 == ap_CS_fsm_state33)) begin
        ngram_address1 = 64'd50;
    end else if ((1'b1 == ap_CS_fsm_state32)) begin
        ngram_address1 = 64'd48;
    end else if ((1'b1 == ap_CS_fsm_state31)) begin
        ngram_address1 = 64'd46;
    end else if ((1'b1 == ap_CS_fsm_state30)) begin
        ngram_address1 = 64'd44;
    end else if ((1'b1 == ap_CS_fsm_state29)) begin
        ngram_address1 = 64'd42;
    end else if ((1'b1 == ap_CS_fsm_state28)) begin
        ngram_address1 = 64'd40;
    end else if ((1'b1 == ap_CS_fsm_state27)) begin
        ngram_address1 = 64'd38;
    end else if ((1'b1 == ap_CS_fsm_state26)) begin
        ngram_address1 = 64'd36;
    end else if ((1'b1 == ap_CS_fsm_state25)) begin
        ngram_address1 = 64'd34;
    end else if ((1'b1 == ap_CS_fsm_state24)) begin
        ngram_address1 = 64'd32;
    end else if ((1'b1 == ap_CS_fsm_state23)) begin
        ngram_address1 = 64'd30;
    end else if ((1'b1 == ap_CS_fsm_state22)) begin
        ngram_address1 = 64'd28;
    end else if ((1'b1 == ap_CS_fsm_state21)) begin
        ngram_address1 = 64'd26;
    end else if ((1'b1 == ap_CS_fsm_state20)) begin
        ngram_address1 = 64'd24;
    end else if ((1'b1 == ap_CS_fsm_state19)) begin
        ngram_address1 = 64'd22;
    end else if ((1'b1 == ap_CS_fsm_state18)) begin
        ngram_address1 = 64'd20;
    end else if ((1'b1 == ap_CS_fsm_state17)) begin
        ngram_address1 = 64'd18;
    end else if ((1'b1 == ap_CS_fsm_state16)) begin
        ngram_address1 = 64'd16;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        ngram_address1 = 64'd14;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        ngram_address1 = 64'd12;
    end else if ((1'b1 == ap_CS_fsm_state13)) begin
        ngram_address1 = 64'd10;
    end else if ((1'b1 == ap_CS_fsm_state12)) begin
        ngram_address1 = 64'd8;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        ngram_address1 = 64'd6;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        ngram_address1 = 64'd4;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        ngram_address1 = 64'd2;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        ngram_address1 = 64'd0;
    end else begin
        ngram_address1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state32) | (1'b1 == ap_CS_fsm_state31) | (1'b1 == ap_CS_fsm_state30) | (1'b1 == ap_CS_fsm_state29) | (1'b1 == ap_CS_fsm_state28) | (1'b1 == ap_CS_fsm_state27) | (1'b1 == ap_CS_fsm_state26) | (1'b1 == ap_CS_fsm_state25) | (1'b1 == ap_CS_fsm_state24) | (1'b1 == ap_CS_fsm_state23) | (1'b1 == ap_CS_fsm_state22) | (1'b1 == ap_CS_fsm_state21) | (1'b1 == ap_CS_fsm_state20) | (1'b1 == ap_CS_fsm_state19) | (1'b1 == ap_CS_fsm_state18) | (1'b1 == ap_CS_fsm_state17) | (1'b1 == ap_CS_fsm_state16) | (1'b1 == ap_CS_fsm_state15) | (1'b1 == ap_CS_fsm_state14) | (1'b1 == ap_CS_fsm_state13) | (1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state11) | (1'b1 == ap_CS_fsm_state10) | (1'b1 == ap_CS_fsm_state63) | (1'b1 == ap_CS_fsm_state55) | (1'b1 == ap_CS_fsm_state8) | (1'b1 == ap_CS_fsm_state54) | (1'b1 == ap_CS_fsm_state53) | (1'b1 == ap_CS_fsm_state52) | (1'b1 == ap_CS_fsm_state51) | (1'b1 == ap_CS_fsm_state50) | (1'b1 == ap_CS_fsm_state49) | (1'b1 == ap_CS_fsm_state48) | (1'b1 == ap_CS_fsm_state47) | (1'b1 == ap_CS_fsm_state46) | (1'b1 == ap_CS_fsm_state45) | (1'b1 == ap_CS_fsm_state44) | (1'b1 == ap_CS_fsm_state43) | (1'b1 == ap_CS_fsm_state42) | (1'b1 == ap_CS_fsm_state41) | (1'b1 == ap_CS_fsm_state40) | (1'b1 == ap_CS_fsm_state39) | (1'b1 == ap_CS_fsm_state38) | (1'b1 == ap_CS_fsm_state37) | (1'b1 == ap_CS_fsm_state36) | (1'b1 == ap_CS_fsm_state35) | (1'b1 == ap_CS_fsm_state34) | (1'b1 == ap_CS_fsm_state33) | ((grp_hdc_maxi_Pipeline_VITIS_LOOP_40_5_fu_1178_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state9)))) begin
        ngram_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state64)) begin
        ngram_ce0 = grp_hdc_maxi_Pipeline_VITIS_LOOP_68_9_VITIS_LOOP_70_10_fu_1203_ngram_ce0;
    end else begin
        ngram_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state32) | (1'b1 == ap_CS_fsm_state31) | (1'b1 == ap_CS_fsm_state30) | (1'b1 == ap_CS_fsm_state29) | (1'b1 == ap_CS_fsm_state28) | (1'b1 == ap_CS_fsm_state27) | (1'b1 == ap_CS_fsm_state26) | (1'b1 == ap_CS_fsm_state25) | (1'b1 == ap_CS_fsm_state24) | (1'b1 == ap_CS_fsm_state23) | (1'b1 == ap_CS_fsm_state22) | (1'b1 == ap_CS_fsm_state21) | (1'b1 == ap_CS_fsm_state20) | (1'b1 == ap_CS_fsm_state19) | (1'b1 == ap_CS_fsm_state18) | (1'b1 == ap_CS_fsm_state17) | (1'b1 == ap_CS_fsm_state16) | (1'b1 == ap_CS_fsm_state15) | (1'b1 == ap_CS_fsm_state14) | (1'b1 == ap_CS_fsm_state13) | (1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state11) | (1'b1 == ap_CS_fsm_state10) | (1'b1 == ap_CS_fsm_state59) | (1'b1 == ap_CS_fsm_state8) | (1'b1 == ap_CS_fsm_state54) | (1'b1 == ap_CS_fsm_state53) | (1'b1 == ap_CS_fsm_state52) | (1'b1 == ap_CS_fsm_state51) | (1'b1 == ap_CS_fsm_state50) | (1'b1 == ap_CS_fsm_state49) | (1'b1 == ap_CS_fsm_state48) | (1'b1 == ap_CS_fsm_state47) | (1'b1 == ap_CS_fsm_state46) | (1'b1 == ap_CS_fsm_state45) | (1'b1 == ap_CS_fsm_state44) | (1'b1 == ap_CS_fsm_state43) | (1'b1 == ap_CS_fsm_state42) | (1'b1 == ap_CS_fsm_state41) | (1'b1 == ap_CS_fsm_state40) | (1'b1 == ap_CS_fsm_state39) | (1'b1 == ap_CS_fsm_state38) | (1'b1 == ap_CS_fsm_state37) | (1'b1 == ap_CS_fsm_state36) | (1'b1 == ap_CS_fsm_state35) | (1'b1 == ap_CS_fsm_state34) | (1'b1 == ap_CS_fsm_state33) | ((grp_hdc_maxi_Pipeline_VITIS_LOOP_40_5_fu_1178_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state9)))) begin
        ngram_ce1 = 1'b1;
    end else begin
        ngram_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state63)) begin
        ngram_d0 = shl_ln61_reg_2047;
    end else if (((1'b1 == ap_CS_fsm_state32) | (1'b1 == ap_CS_fsm_state31) | (1'b1 == ap_CS_fsm_state30) | (1'b1 == ap_CS_fsm_state29) | (1'b1 == ap_CS_fsm_state28) | (1'b1 == ap_CS_fsm_state27) | (1'b1 == ap_CS_fsm_state26) | (1'b1 == ap_CS_fsm_state25) | (1'b1 == ap_CS_fsm_state24) | (1'b1 == ap_CS_fsm_state23) | (1'b1 == ap_CS_fsm_state22) | (1'b1 == ap_CS_fsm_state21) | (1'b1 == ap_CS_fsm_state20) | (1'b1 == ap_CS_fsm_state19) | (1'b1 == ap_CS_fsm_state18) | (1'b1 == ap_CS_fsm_state17) | (1'b1 == ap_CS_fsm_state16) | (1'b1 == ap_CS_fsm_state15) | (1'b1 == ap_CS_fsm_state14) | (1'b1 == ap_CS_fsm_state13) | (1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state11) | (1'b1 == ap_CS_fsm_state10) | (1'b1 == ap_CS_fsm_state9) | (1'b1 == ap_CS_fsm_state55) | (1'b1 == ap_CS_fsm_state8) | (1'b1 == ap_CS_fsm_state54) | (1'b1 == ap_CS_fsm_state53) | (1'b1 == ap_CS_fsm_state52) | (1'b1 == ap_CS_fsm_state51) | (1'b1 == ap_CS_fsm_state50) | (1'b1 == ap_CS_fsm_state49) | (1'b1 == ap_CS_fsm_state48) | (1'b1 == ap_CS_fsm_state47) | (1'b1 == ap_CS_fsm_state46) | (1'b1 == ap_CS_fsm_state45) | (1'b1 == ap_CS_fsm_state44) | (1'b1 == ap_CS_fsm_state43) | (1'b1 == ap_CS_fsm_state42) | (1'b1 == ap_CS_fsm_state41) | (1'b1 == ap_CS_fsm_state40) | (1'b1 == ap_CS_fsm_state39) | (1'b1 == ap_CS_fsm_state38) | (1'b1 == ap_CS_fsm_state37) | (1'b1 == ap_CS_fsm_state36) | (1'b1 == ap_CS_fsm_state35) | (1'b1 == ap_CS_fsm_state34) | (1'b1 == ap_CS_fsm_state33))) begin
        ngram_d0 = 128'd79228162532711081671548469249;
    end else begin
        ngram_d0 = 'bx;
    end
end

always @ (*) begin
    if (((tmp_10_reg_2017 == 1'd1) & (1'b1 == ap_CS_fsm_state63))) begin
        ngram_we0 = shl_ln61_1_fu_1393_p2;
    end else if (((1'b1 == ap_CS_fsm_state32) | (1'b1 == ap_CS_fsm_state31) | (1'b1 == ap_CS_fsm_state30) | (1'b1 == ap_CS_fsm_state29) | (1'b1 == ap_CS_fsm_state28) | (1'b1 == ap_CS_fsm_state27) | (1'b1 == ap_CS_fsm_state26) | (1'b1 == ap_CS_fsm_state25) | (1'b1 == ap_CS_fsm_state24) | (1'b1 == ap_CS_fsm_state23) | (1'b1 == ap_CS_fsm_state22) | (1'b1 == ap_CS_fsm_state21) | (1'b1 == ap_CS_fsm_state20) | (1'b1 == ap_CS_fsm_state19) | (1'b1 == ap_CS_fsm_state18) | (1'b1 == ap_CS_fsm_state17) | (1'b1 == ap_CS_fsm_state16) | (1'b1 == ap_CS_fsm_state15) | (1'b1 == ap_CS_fsm_state14) | (1'b1 == ap_CS_fsm_state13) | (1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state11) | (1'b1 == ap_CS_fsm_state10) | (1'b1 == ap_CS_fsm_state55) | (1'b1 == ap_CS_fsm_state54) | (1'b1 == ap_CS_fsm_state53) | (1'b1 == ap_CS_fsm_state52) | (1'b1 == ap_CS_fsm_state51) | (1'b1 == ap_CS_fsm_state50) | (1'b1 == ap_CS_fsm_state49) | (1'b1 == ap_CS_fsm_state48) | (1'b1 == ap_CS_fsm_state47) | (1'b1 == ap_CS_fsm_state46) | (1'b1 == ap_CS_fsm_state45) | (1'b1 == ap_CS_fsm_state44) | (1'b1 == ap_CS_fsm_state43) | (1'b1 == ap_CS_fsm_state42) | (1'b1 == ap_CS_fsm_state41) | (1'b1 == ap_CS_fsm_state40) | (1'b1 == ap_CS_fsm_state39) | (1'b1 == ap_CS_fsm_state38) | (1'b1 == ap_CS_fsm_state37) | (1'b1 == ap_CS_fsm_state36) | (1'b1 == ap_CS_fsm_state35) | (1'b1 == ap_CS_fsm_state34) | (1'b1 == ap_CS_fsm_state33) | ((grp_hdc_maxi_Pipeline_VITIS_LOOP_40_5_fu_1178_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state9)) | ((tmp_fu_1234_p3 == 1'd0) & (1'b1 == ap_CS_fsm_state8)))) begin
        ngram_we0 = 16'd65535;
    end else begin
        ngram_we0 = 16'd0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state32) | (1'b1 == ap_CS_fsm_state31) | (1'b1 == ap_CS_fsm_state30) | (1'b1 == ap_CS_fsm_state29) | (1'b1 == ap_CS_fsm_state28) | (1'b1 == ap_CS_fsm_state27) | (1'b1 == ap_CS_fsm_state26) | (1'b1 == ap_CS_fsm_state25) | (1'b1 == ap_CS_fsm_state24) | (1'b1 == ap_CS_fsm_state23) | (1'b1 == ap_CS_fsm_state22) | (1'b1 == ap_CS_fsm_state21) | (1'b1 == ap_CS_fsm_state20) | (1'b1 == ap_CS_fsm_state19) | (1'b1 == ap_CS_fsm_state18) | (1'b1 == ap_CS_fsm_state17) | (1'b1 == ap_CS_fsm_state16) | (1'b1 == ap_CS_fsm_state15) | (1'b1 == ap_CS_fsm_state14) | (1'b1 == ap_CS_fsm_state13) | (1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state11) | (1'b1 == ap_CS_fsm_state10) | (1'b1 == ap_CS_fsm_state54) | (1'b1 == ap_CS_fsm_state53) | (1'b1 == ap_CS_fsm_state52) | (1'b1 == ap_CS_fsm_state51) | (1'b1 == ap_CS_fsm_state50) | (1'b1 == ap_CS_fsm_state49) | (1'b1 == ap_CS_fsm_state48) | (1'b1 == ap_CS_fsm_state47) | (1'b1 == ap_CS_fsm_state46) | (1'b1 == ap_CS_fsm_state45) | (1'b1 == ap_CS_fsm_state44) | (1'b1 == ap_CS_fsm_state43) | (1'b1 == ap_CS_fsm_state42) | (1'b1 == ap_CS_fsm_state41) | (1'b1 == ap_CS_fsm_state40) | (1'b1 == ap_CS_fsm_state39) | (1'b1 == ap_CS_fsm_state38) | (1'b1 == ap_CS_fsm_state37) | (1'b1 == ap_CS_fsm_state36) | (1'b1 == ap_CS_fsm_state35) | (1'b1 == ap_CS_fsm_state34) | (1'b1 == ap_CS_fsm_state33) | ((grp_hdc_maxi_Pipeline_VITIS_LOOP_40_5_fu_1178_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state9)) | ((tmp_fu_1234_p3 == 1'd0) & (1'b1 == ap_CS_fsm_state8)))) begin
        ngram_we1 = 16'd65535;
    end else begin
        ngram_we1 = 16'd0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state9)) begin
        test_data_TREADY_int_regslice = grp_hdc_maxi_Pipeline_VITIS_LOOP_40_5_fu_1178_test_data_TREADY;
    end else begin
        test_data_TREADY_int_regslice = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state58)) begin
        test_data_d_address0 = grp_hdc_maxi_Pipeline_VITIS_LOOP_51_8_fu_1210_test_data_d_address0;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        test_data_d_address0 = grp_hdc_maxi_Pipeline_VITIS_LOOP_40_5_fu_1178_test_data_d_address0;
    end else begin
        test_data_d_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state58)) begin
        test_data_d_ce0 = grp_hdc_maxi_Pipeline_VITIS_LOOP_51_8_fu_1210_test_data_d_ce0;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        test_data_d_ce0 = grp_hdc_maxi_Pipeline_VITIS_LOOP_40_5_fu_1178_test_data_d_ce0;
    end else begin
        test_data_d_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state9)) begin
        test_data_d_we0 = grp_hdc_maxi_Pipeline_VITIS_LOOP_40_5_fu_1178_test_data_d_we0;
    end else begin
        test_data_d_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state65) | ((1'b1 == ap_CS_fsm_state66) & (tmp_reg_1961 == 1'd0)))) begin
        test_label_out_TDATA_blk_n = test_label_out_TREADY_int_regslice;
    end else begin
        test_label_out_TDATA_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state65) & (test_label_out_TREADY_int_regslice == 1'b1))) begin
        test_label_out_TVALID_int_regslice = 1'b1;
    end else begin
        test_label_out_TVALID_int_regslice = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            ap_NS_fsm = ap_ST_fsm_state3;
        end
        ap_ST_fsm_state3 : begin
            if (((grp_hdc_maxi_Pipeline_VITIS_LOOP_15_1_fu_1139_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state3))) begin
                ap_NS_fsm = ap_ST_fsm_state4;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end
        end
        ap_ST_fsm_state4 : begin
            ap_NS_fsm = ap_ST_fsm_state5;
        end
        ap_ST_fsm_state5 : begin
            ap_NS_fsm = ap_ST_fsm_state6;
        end
        ap_ST_fsm_state6 : begin
            if (((grp_hdc_maxi_Pipeline_VITIS_LOOP_21_2_VITIS_LOOP_22_3_fu_1159_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state6))) begin
                ap_NS_fsm = ap_ST_fsm_state7;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state6;
            end
        end
        ap_ST_fsm_state7 : begin
            ap_NS_fsm = ap_ST_fsm_state8;
        end
        ap_ST_fsm_state8 : begin
            if (((tmp_fu_1234_p3 == 1'd1) & (1'b1 == ap_CS_fsm_state8))) begin
                ap_NS_fsm = ap_ST_fsm_state66;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state9;
            end
        end
        ap_ST_fsm_state9 : begin
            if (((grp_hdc_maxi_Pipeline_VITIS_LOOP_40_5_fu_1178_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state9))) begin
                ap_NS_fsm = ap_ST_fsm_state10;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state9;
            end
        end
        ap_ST_fsm_state10 : begin
            ap_NS_fsm = ap_ST_fsm_state11;
        end
        ap_ST_fsm_state11 : begin
            ap_NS_fsm = ap_ST_fsm_state12;
        end
        ap_ST_fsm_state12 : begin
            ap_NS_fsm = ap_ST_fsm_state13;
        end
        ap_ST_fsm_state13 : begin
            ap_NS_fsm = ap_ST_fsm_state14;
        end
        ap_ST_fsm_state14 : begin
            ap_NS_fsm = ap_ST_fsm_state15;
        end
        ap_ST_fsm_state15 : begin
            ap_NS_fsm = ap_ST_fsm_state16;
        end
        ap_ST_fsm_state16 : begin
            ap_NS_fsm = ap_ST_fsm_state17;
        end
        ap_ST_fsm_state17 : begin
            ap_NS_fsm = ap_ST_fsm_state18;
        end
        ap_ST_fsm_state18 : begin
            ap_NS_fsm = ap_ST_fsm_state19;
        end
        ap_ST_fsm_state19 : begin
            ap_NS_fsm = ap_ST_fsm_state20;
        end
        ap_ST_fsm_state20 : begin
            ap_NS_fsm = ap_ST_fsm_state21;
        end
        ap_ST_fsm_state21 : begin
            ap_NS_fsm = ap_ST_fsm_state22;
        end
        ap_ST_fsm_state22 : begin
            ap_NS_fsm = ap_ST_fsm_state23;
        end
        ap_ST_fsm_state23 : begin
            ap_NS_fsm = ap_ST_fsm_state24;
        end
        ap_ST_fsm_state24 : begin
            ap_NS_fsm = ap_ST_fsm_state25;
        end
        ap_ST_fsm_state25 : begin
            ap_NS_fsm = ap_ST_fsm_state26;
        end
        ap_ST_fsm_state26 : begin
            ap_NS_fsm = ap_ST_fsm_state27;
        end
        ap_ST_fsm_state27 : begin
            ap_NS_fsm = ap_ST_fsm_state28;
        end
        ap_ST_fsm_state28 : begin
            ap_NS_fsm = ap_ST_fsm_state29;
        end
        ap_ST_fsm_state29 : begin
            ap_NS_fsm = ap_ST_fsm_state30;
        end
        ap_ST_fsm_state30 : begin
            ap_NS_fsm = ap_ST_fsm_state31;
        end
        ap_ST_fsm_state31 : begin
            ap_NS_fsm = ap_ST_fsm_state32;
        end
        ap_ST_fsm_state32 : begin
            ap_NS_fsm = ap_ST_fsm_state33;
        end
        ap_ST_fsm_state33 : begin
            ap_NS_fsm = ap_ST_fsm_state34;
        end
        ap_ST_fsm_state34 : begin
            ap_NS_fsm = ap_ST_fsm_state35;
        end
        ap_ST_fsm_state35 : begin
            ap_NS_fsm = ap_ST_fsm_state36;
        end
        ap_ST_fsm_state36 : begin
            ap_NS_fsm = ap_ST_fsm_state37;
        end
        ap_ST_fsm_state37 : begin
            ap_NS_fsm = ap_ST_fsm_state38;
        end
        ap_ST_fsm_state38 : begin
            ap_NS_fsm = ap_ST_fsm_state39;
        end
        ap_ST_fsm_state39 : begin
            ap_NS_fsm = ap_ST_fsm_state40;
        end
        ap_ST_fsm_state40 : begin
            ap_NS_fsm = ap_ST_fsm_state41;
        end
        ap_ST_fsm_state41 : begin
            ap_NS_fsm = ap_ST_fsm_state42;
        end
        ap_ST_fsm_state42 : begin
            ap_NS_fsm = ap_ST_fsm_state43;
        end
        ap_ST_fsm_state43 : begin
            ap_NS_fsm = ap_ST_fsm_state44;
        end
        ap_ST_fsm_state44 : begin
            ap_NS_fsm = ap_ST_fsm_state45;
        end
        ap_ST_fsm_state45 : begin
            ap_NS_fsm = ap_ST_fsm_state46;
        end
        ap_ST_fsm_state46 : begin
            ap_NS_fsm = ap_ST_fsm_state47;
        end
        ap_ST_fsm_state47 : begin
            ap_NS_fsm = ap_ST_fsm_state48;
        end
        ap_ST_fsm_state48 : begin
            ap_NS_fsm = ap_ST_fsm_state49;
        end
        ap_ST_fsm_state49 : begin
            ap_NS_fsm = ap_ST_fsm_state50;
        end
        ap_ST_fsm_state50 : begin
            ap_NS_fsm = ap_ST_fsm_state51;
        end
        ap_ST_fsm_state51 : begin
            ap_NS_fsm = ap_ST_fsm_state52;
        end
        ap_ST_fsm_state52 : begin
            ap_NS_fsm = ap_ST_fsm_state53;
        end
        ap_ST_fsm_state53 : begin
            ap_NS_fsm = ap_ST_fsm_state54;
        end
        ap_ST_fsm_state54 : begin
            ap_NS_fsm = ap_ST_fsm_state55;
        end
        ap_ST_fsm_state55 : begin
            ap_NS_fsm = ap_ST_fsm_state56;
        end
        ap_ST_fsm_state56 : begin
            if (((icmp_ln46_fu_1266_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state56))) begin
                ap_NS_fsm = ap_ST_fsm_state64;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state57;
            end
        end
        ap_ST_fsm_state57 : begin
            ap_NS_fsm = ap_ST_fsm_state58;
        end
        ap_ST_fsm_state58 : begin
            if (((grp_hdc_maxi_Pipeline_VITIS_LOOP_51_8_fu_1210_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state58))) begin
                ap_NS_fsm = ap_ST_fsm_state59;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state58;
            end
        end
        ap_ST_fsm_state59 : begin
            if (((tmp_10_fu_1318_p3 == 1'd0) & (1'b1 == ap_CS_fsm_state59))) begin
                ap_NS_fsm = ap_ST_fsm_state63;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state60;
            end
        end
        ap_ST_fsm_state60 : begin
            ap_NS_fsm = ap_ST_fsm_state61;
        end
        ap_ST_fsm_state61 : begin
            ap_NS_fsm = ap_ST_fsm_state62;
        end
        ap_ST_fsm_state62 : begin
            ap_NS_fsm = ap_ST_fsm_state63;
        end
        ap_ST_fsm_state63 : begin
            ap_NS_fsm = ap_ST_fsm_state56;
        end
        ap_ST_fsm_state64 : begin
            if (((grp_hdc_maxi_Pipeline_VITIS_LOOP_68_9_VITIS_LOOP_70_10_fu_1203_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state64))) begin
                ap_NS_fsm = ap_ST_fsm_state65;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state64;
            end
        end
        ap_ST_fsm_state65 : begin
            if (((1'b1 == ap_CS_fsm_state65) & (test_label_out_TREADY_int_regslice == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state66;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state65;
            end
        end
        ap_ST_fsm_state66 : begin
            if ((~((1'b1 == ap_block_state66_io) | (regslice_both_test_label_out_V_data_V_U_apdone_blk == 1'b1) | ((test_label_out_TREADY_int_regslice == 1'b0) & (tmp_reg_1961 == 1'd0))) & (1'b1 == ap_CS_fsm_state66) & ((tmp_last_V_loc_load_reg_1979 == 1'd1) | (tmp_reg_1961 == 1'd1)))) begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end else if ((~((1'b1 == ap_block_state66_io) | (regslice_both_test_label_out_V_data_V_U_apdone_blk == 1'b1) | ((test_label_out_TREADY_int_regslice == 1'b0) & (tmp_reg_1961 == 1'd0))) & (tmp_last_V_loc_load_reg_1979 == 1'd0) & (1'b1 == ap_CS_fsm_state66) & (tmp_reg_1961 == 1'd0))) begin
                ap_NS_fsm = ap_ST_fsm_state8;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state66;
            end
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign AM_out_TREADY = regslice_both_AM_out_V_data_V_U_ack_in;

assign IM_TREADY = regslice_both_IM_V_data_V_U_ack_in;

assign add_ln46_1_fu_1272_p2 = (indvar_flatten6_reg_1106 + 11'd1);

assign add_ln46_fu_1278_p2 = (t_reg_1117 + 3'd1);

assign add_ln48_fu_1400_p2 = (select_ln46_reg_1997 + 9'd1);

assign add_ln55_fu_1309_p2 = (select_ln46_reg_1997 + zext_ln46_fu_1306_p1);

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state10 = ap_CS_fsm[32'd9];

assign ap_CS_fsm_state11 = ap_CS_fsm[32'd10];

assign ap_CS_fsm_state12 = ap_CS_fsm[32'd11];

assign ap_CS_fsm_state13 = ap_CS_fsm[32'd12];

assign ap_CS_fsm_state14 = ap_CS_fsm[32'd13];

assign ap_CS_fsm_state15 = ap_CS_fsm[32'd14];

assign ap_CS_fsm_state16 = ap_CS_fsm[32'd15];

assign ap_CS_fsm_state17 = ap_CS_fsm[32'd16];

assign ap_CS_fsm_state18 = ap_CS_fsm[32'd17];

assign ap_CS_fsm_state19 = ap_CS_fsm[32'd18];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state20 = ap_CS_fsm[32'd19];

assign ap_CS_fsm_state21 = ap_CS_fsm[32'd20];

assign ap_CS_fsm_state22 = ap_CS_fsm[32'd21];

assign ap_CS_fsm_state23 = ap_CS_fsm[32'd22];

assign ap_CS_fsm_state24 = ap_CS_fsm[32'd23];

assign ap_CS_fsm_state25 = ap_CS_fsm[32'd24];

assign ap_CS_fsm_state26 = ap_CS_fsm[32'd25];

assign ap_CS_fsm_state27 = ap_CS_fsm[32'd26];

assign ap_CS_fsm_state28 = ap_CS_fsm[32'd27];

assign ap_CS_fsm_state29 = ap_CS_fsm[32'd28];

assign ap_CS_fsm_state3 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_state30 = ap_CS_fsm[32'd29];

assign ap_CS_fsm_state31 = ap_CS_fsm[32'd30];

assign ap_CS_fsm_state32 = ap_CS_fsm[32'd31];

assign ap_CS_fsm_state33 = ap_CS_fsm[32'd32];

assign ap_CS_fsm_state34 = ap_CS_fsm[32'd33];

assign ap_CS_fsm_state35 = ap_CS_fsm[32'd34];

assign ap_CS_fsm_state36 = ap_CS_fsm[32'd35];

assign ap_CS_fsm_state37 = ap_CS_fsm[32'd36];

assign ap_CS_fsm_state38 = ap_CS_fsm[32'd37];

assign ap_CS_fsm_state39 = ap_CS_fsm[32'd38];

assign ap_CS_fsm_state40 = ap_CS_fsm[32'd39];

assign ap_CS_fsm_state41 = ap_CS_fsm[32'd40];

assign ap_CS_fsm_state42 = ap_CS_fsm[32'd41];

assign ap_CS_fsm_state43 = ap_CS_fsm[32'd42];

assign ap_CS_fsm_state44 = ap_CS_fsm[32'd43];

assign ap_CS_fsm_state45 = ap_CS_fsm[32'd44];

assign ap_CS_fsm_state46 = ap_CS_fsm[32'd45];

assign ap_CS_fsm_state47 = ap_CS_fsm[32'd46];

assign ap_CS_fsm_state48 = ap_CS_fsm[32'd47];

assign ap_CS_fsm_state49 = ap_CS_fsm[32'd48];

assign ap_CS_fsm_state5 = ap_CS_fsm[32'd4];

assign ap_CS_fsm_state50 = ap_CS_fsm[32'd49];

assign ap_CS_fsm_state51 = ap_CS_fsm[32'd50];

assign ap_CS_fsm_state52 = ap_CS_fsm[32'd51];

assign ap_CS_fsm_state53 = ap_CS_fsm[32'd52];

assign ap_CS_fsm_state54 = ap_CS_fsm[32'd53];

assign ap_CS_fsm_state55 = ap_CS_fsm[32'd54];

assign ap_CS_fsm_state56 = ap_CS_fsm[32'd55];

assign ap_CS_fsm_state57 = ap_CS_fsm[32'd56];

assign ap_CS_fsm_state58 = ap_CS_fsm[32'd57];

assign ap_CS_fsm_state59 = ap_CS_fsm[32'd58];

assign ap_CS_fsm_state6 = ap_CS_fsm[32'd5];

assign ap_CS_fsm_state60 = ap_CS_fsm[32'd59];

assign ap_CS_fsm_state61 = ap_CS_fsm[32'd60];

assign ap_CS_fsm_state62 = ap_CS_fsm[32'd61];

assign ap_CS_fsm_state63 = ap_CS_fsm[32'd62];

assign ap_CS_fsm_state64 = ap_CS_fsm[32'd63];

assign ap_CS_fsm_state65 = ap_CS_fsm[32'd64];

assign ap_CS_fsm_state66 = ap_CS_fsm[32'd65];

assign ap_CS_fsm_state8 = ap_CS_fsm[32'd7];

assign ap_CS_fsm_state9 = ap_CS_fsm[32'd8];

always @ (*) begin
    ap_block_state66 = ((regslice_both_test_label_out_V_data_V_U_apdone_blk == 1'b1) | ((test_label_out_TREADY_int_regslice == 1'b0) & (tmp_reg_1961 == 1'd0)));
end

always @ (*) begin
    ap_block_state66_io = ((test_label_out_TREADY_int_regslice == 1'b0) & (tmp_reg_1961 == 1'd0));
end

always @ (*) begin
    ap_rst_n_inv = ~ap_rst_n;
end

assign d_2_fu_1242_p2 = (d_fu_344 + 2'd1);

assign grp_hdc_maxi_Pipeline_VITIS_LOOP_15_1_fu_1139_ap_start = grp_hdc_maxi_Pipeline_VITIS_LOOP_15_1_fu_1139_ap_start_reg;

assign grp_hdc_maxi_Pipeline_VITIS_LOOP_21_2_VITIS_LOOP_22_3_fu_1159_ap_start = grp_hdc_maxi_Pipeline_VITIS_LOOP_21_2_VITIS_LOOP_22_3_fu_1159_ap_start_reg;

assign grp_hdc_maxi_Pipeline_VITIS_LOOP_40_5_fu_1178_ap_start = grp_hdc_maxi_Pipeline_VITIS_LOOP_40_5_fu_1178_ap_start_reg;

assign grp_hdc_maxi_Pipeline_VITIS_LOOP_51_8_fu_1210_ap_start = grp_hdc_maxi_Pipeline_VITIS_LOOP_51_8_fu_1210_ap_start_reg;

assign grp_hdc_maxi_Pipeline_VITIS_LOOP_68_9_VITIS_LOOP_70_10_fu_1203_ap_start = grp_hdc_maxi_Pipeline_VITIS_LOOP_68_9_VITIS_LOOP_70_10_fu_1203_ap_start_reg;

assign icmp_ln46_fu_1266_p2 = ((indvar_flatten6_reg_1106 == 11'd1900) ? 1'b1 : 1'b0);

assign icmp_ln48_fu_1284_p2 = ((i_reg_1128 == 9'd380) ? 1'b1 : 1'b0);

assign lshr_ln3_fu_1326_p4 = {{select_ln46_reg_1997[8:2]}};

assign lshr_ln61_fu_1355_p2 = ngram_load_reg_2027 >> zext_ln61_1_fu_1351_p1;

assign select_ln46_1_fu_1298_p3 = ((icmp_ln48_fu_1284_p2[0:0] == 1'b1) ? add_ln46_fu_1278_p2 : t_reg_1117);

assign select_ln46_fu_1290_p3 = ((icmp_ln48_fu_1284_p2[0:0] == 1'b1) ? 9'd0 : i_reg_1128);

assign shl_ln61_1_fu_1393_p2 = 16'd15 << zext_ln61_4_fu_1389_p1;

assign shl_ln61_fu_1376_p2 = zext_ln61_3_fu_1373_p1 << zext_ln61_2_fu_1370_p1;

assign shl_ln6_fu_1343_p3 = {{trunc_ln61_fu_1340_p1}, {5'd0}};

assign sub_ln61_fu_1364_p2 = (32'd0 - trunc_ln61_1_fu_1360_p1);

assign test_data_TREADY = regslice_both_test_data_V_data_V_U_ack_in;

assign test_label_out_TVALID = regslice_both_test_label_out_V_data_V_U_vld_out;

assign tmp_10_fu_1318_p3 = grp_hdc_maxi_Pipeline_VITIS_LOOP_51_8_fu_1210_tmp_out[32'd31];

assign tmp_fu_1234_p3 = d_fu_344[32'd1];

assign trunc_ln61_1_fu_1360_p1 = lshr_ln61_fu_1355_p2[31:0];

assign trunc_ln61_fu_1340_p1 = select_ln46_reg_1997[1:0];

assign udiv_fu_1382_p3 = {{trunc_ln61_reg_2032}, {2'd0}};

assign zext_ln46_fu_1306_p1 = select_ln46_1_reg_2005;

assign zext_ln61_1_fu_1351_p1 = shl_ln6_fu_1343_p3;

assign zext_ln61_2_fu_1370_p1 = shl_ln6_reg_2037;

assign zext_ln61_3_fu_1373_p1 = sub_ln61_reg_2042;

assign zext_ln61_4_fu_1389_p1 = udiv_fu_1382_p3;

assign zext_ln61_fu_1335_p1 = lshr_ln3_fu_1326_p4;

always @ (posedge ap_clk) begin
    shl_ln6_reg_2037[4:0] <= 5'b00000;
end

endmodule //hdc_maxi
