read -sv run_verilog_mid/adder_32b_9_92_39f7d503fa7af9799b41a0134df27140.v
hierarchy -top main
flatten
proc; techmap; opt;
abc -fast -liberty NangateOpenCellLibrary_typical.lib
write_verilog run_yosys_mid/adder_32b_9_92_39f7d503fa7af9799b41a0134df27140_yosys.v
