
midterm242.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000024c  08000188  08000188  00010188  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000000  080003d4  080003d4  00020004  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  3 .ARM.extab    00000000  080003d4  080003d4  00020004  2**0
                  CONTENTS
  4 .ARM          00000000  080003d4  080003d4  00020004  2**0
                  CONTENTS
  5 .preinit_array 00000000  080003d4  080003d4  00020004  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080003d4  080003d4  000103d4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  080003d8  080003d8  000103d8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000004  20000000  080003dc  00020000  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  00020004  2**0
                  CONTENTS
 10 .bss          00000020  20000004  20000004  00020004  2**2
                  ALLOC
 11 ._user_heap_stack 00000604  20000024  20000024  00020004  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  00020004  2**0
                  CONTENTS, READONLY
 13 .debug_info   00001437  00000000  00000000  00020034  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00000458  00000000  00000000  0002146b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 000001c0  00000000  00000000  000218c8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_ranges 00000178  00000000  00000000  00021a88  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  0001861c  00000000  00000000  00021c00  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   00001c91  00000000  00000000  0003a21c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000bb4c5  00000000  00000000  0003bead  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000050  00000000  00000000  000f7372  2**0
                  CONTENTS, READONLY
 21 .debug_frame  00000524  00000000  00000000  000f73c4  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000188 <__do_global_dtors_aux>:
 8000188:	b510      	push	{r4, lr}
 800018a:	4c05      	ldr	r4, [pc, #20]	; (80001a0 <__do_global_dtors_aux+0x18>)
 800018c:	7823      	ldrb	r3, [r4, #0]
 800018e:	b933      	cbnz	r3, 800019e <__do_global_dtors_aux+0x16>
 8000190:	4b04      	ldr	r3, [pc, #16]	; (80001a4 <__do_global_dtors_aux+0x1c>)
 8000192:	b113      	cbz	r3, 800019a <__do_global_dtors_aux+0x12>
 8000194:	4804      	ldr	r0, [pc, #16]	; (80001a8 <__do_global_dtors_aux+0x20>)
 8000196:	f3af 8000 	nop.w
 800019a:	2301      	movs	r3, #1
 800019c:	7023      	strb	r3, [r4, #0]
 800019e:	bd10      	pop	{r4, pc}
 80001a0:	20000004 	.word	0x20000004
 80001a4:	00000000 	.word	0x00000000
 80001a8:	080003bc 	.word	0x080003bc

080001ac <frame_dummy>:
 80001ac:	b508      	push	{r3, lr}
 80001ae:	4b03      	ldr	r3, [pc, #12]	; (80001bc <frame_dummy+0x10>)
 80001b0:	b11b      	cbz	r3, 80001ba <frame_dummy+0xe>
 80001b2:	4903      	ldr	r1, [pc, #12]	; (80001c0 <frame_dummy+0x14>)
 80001b4:	4803      	ldr	r0, [pc, #12]	; (80001c4 <frame_dummy+0x18>)
 80001b6:	f3af 8000 	nop.w
 80001ba:	bd08      	pop	{r3, pc}
 80001bc:	00000000 	.word	0x00000000
 80001c0:	20000008 	.word	0x20000008
 80001c4:	080003bc 	.word	0x080003bc

080001c8 <main>:
// ARR NUMBER: 65535
// Duration: 22050
// Led Pin Number: 13

#include <stm32f407xx.h>
int main() {
 80001c8:	b480      	push	{r7}
 80001ca:	af00      	add	r7, sp, #0
//#define rccAPB1 *((int *)  0x40023840)
// rccAPB1= 0x00000100;

	// Enable the clock for Timer 14
RCC->APB1ENR |= RCC_APB1ENR_TIM14EN;
 80001cc:	4b29      	ldr	r3, [pc, #164]	; (8000274 <main+0xac>)
 80001ce:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80001d0:	4a28      	ldr	r2, [pc, #160]	; (8000274 <main+0xac>)
 80001d2:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80001d6:	6413      	str	r3, [r2, #64]	; 0x40

   // Enable the clock for Timer 14
RCC->APB1ENR |= RCC_APB1ENR_TIM14EN;
 80001d8:	4b26      	ldr	r3, [pc, #152]	; (8000274 <main+0xac>)
 80001da:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80001dc:	4a25      	ldr	r2, [pc, #148]	; (8000274 <main+0xac>)
 80001de:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80001e2:	6413      	str	r3, [r2, #64]	; 0x40

	// Set the prescaler to 2
TIM14->PSC = 1;
 80001e4:	4b24      	ldr	r3, [pc, #144]	; (8000278 <main+0xb0>)
 80001e6:	2201      	movs	r2, #1
 80001e8:	629a      	str	r2, [r3, #40]	; 0x28

	// Update the prescaler value
TIM14->EGR |= TIM_EGR_UG;
 80001ea:	4b23      	ldr	r3, [pc, #140]	; (8000278 <main+0xb0>)
 80001ec:	695b      	ldr	r3, [r3, #20]
 80001ee:	4a22      	ldr	r2, [pc, #136]	; (8000278 <main+0xb0>)
 80001f0:	f043 0301 	orr.w	r3, r3, #1
 80001f4:	6153      	str	r3, [r2, #20]

// Set the auto-reload value to 65535
TIM14->ARR = 0xFFFF;
 80001f6:	4b20      	ldr	r3, [pc, #128]	; (8000278 <main+0xb0>)
 80001f8:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80001fc:	62da      	str	r2, [r3, #44]	; 0x2c

// Stop the timer by clearing the control register to 0
TIM14->CR1 &= ~TIM_CR1_CEN;
 80001fe:	4b1e      	ldr	r3, [pc, #120]	; (8000278 <main+0xb0>)
 8000200:	681b      	ldr	r3, [r3, #0]
 8000202:	4a1d      	ldr	r2, [pc, #116]	; (8000278 <main+0xb0>)
 8000204:	f023 0301 	bic.w	r3, r3, #1
 8000208:	6013      	str	r3, [r2, #0]

// Set the control register to 1
TIM14->CR1 |= TIM_CR1_CEN;
 800020a:	4b1b      	ldr	r3, [pc, #108]	; (8000278 <main+0xb0>)
 800020c:	681b      	ldr	r3, [r3, #0]
 800020e:	4a1a      	ldr	r2, [pc, #104]	; (8000278 <main+0xb0>)
 8000210:	f043 0301 	orr.w	r3, r3, #1
 8000214:	6013      	str	r3, [r2, #0]

RCC->AHB1ENR |= RCC_AHB1ENR_GPIOAEN;
 8000216:	4b17      	ldr	r3, [pc, #92]	; (8000274 <main+0xac>)
 8000218:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800021a:	4a16      	ldr	r2, [pc, #88]	; (8000274 <main+0xac>)
 800021c:	f043 0301 	orr.w	r3, r3, #1
 8000220:	6313      	str	r3, [r2, #48]	; 0x30

RCC->AHB1ENR |= RCC_AHB1ENR_GPIOAEN;
 8000222:	4b14      	ldr	r3, [pc, #80]	; (8000274 <main+0xac>)
 8000224:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000226:	4a13      	ldr	r2, [pc, #76]	; (8000274 <main+0xac>)
 8000228:	f043 0301 	orr.w	r3, r3, #1
 800022c:	6313      	str	r3, [r2, #48]	; 0x30

// Set GPIOA pin 13 as output
GPIOA->MODER |= GPIO_MODER_MODE13_0;
 800022e:	4b13      	ldr	r3, [pc, #76]	; (800027c <main+0xb4>)
 8000230:	681b      	ldr	r3, [r3, #0]
 8000232:	4a12      	ldr	r2, [pc, #72]	; (800027c <main+0xb4>)
 8000234:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8000238:	6013      	str	r3, [r2, #0]

// Turn on the orange LED
GPIOA->BSRR |= GPIO_BSRR_BS13;
 800023a:	4b10      	ldr	r3, [pc, #64]	; (800027c <main+0xb4>)
 800023c:	699b      	ldr	r3, [r3, #24]
 800023e:	4a0f      	ldr	r2, [pc, #60]	; (800027c <main+0xb4>)
 8000240:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8000244:	6193      	str	r3, [r2, #24]

while(1)
{
   if(TIM14->CNT < 22050){
 8000246:	4b0c      	ldr	r3, [pc, #48]	; (8000278 <main+0xb0>)
 8000248:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800024a:	f245 6221 	movw	r2, #22049	; 0x5621
 800024e:	4293      	cmp	r3, r2
 8000250:	d8f9      	bhi.n	8000246 <main+0x7e>
      TIM14->CR1 &= ~TIM_CR1_CEN;
 8000252:	4b09      	ldr	r3, [pc, #36]	; (8000278 <main+0xb0>)
 8000254:	681b      	ldr	r3, [r3, #0]
 8000256:	4a08      	ldr	r2, [pc, #32]	; (8000278 <main+0xb0>)
 8000258:	f023 0301 	bic.w	r3, r3, #1
 800025c:	6013      	str	r3, [r2, #0]

        TIM14->CNT = 1;
 800025e:	4b06      	ldr	r3, [pc, #24]	; (8000278 <main+0xb0>)
 8000260:	2201      	movs	r2, #1
 8000262:	625a      	str	r2, [r3, #36]	; 0x24


        GPIOA->ODR ^= GPIO_ODR_OD13;
 8000264:	4b05      	ldr	r3, [pc, #20]	; (800027c <main+0xb4>)
 8000266:	695b      	ldr	r3, [r3, #20]
 8000268:	4a04      	ldr	r2, [pc, #16]	; (800027c <main+0xb4>)
 800026a:	f483 5300 	eor.w	r3, r3, #8192	; 0x2000
 800026e:	6153      	str	r3, [r2, #20]
   if(TIM14->CNT < 22050){
 8000270:	e7e9      	b.n	8000246 <main+0x7e>
 8000272:	bf00      	nop
 8000274:	40023800 	.word	0x40023800
 8000278:	40002000 	.word	0x40002000
 800027c:	40020000 	.word	0x40020000

08000280 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000280:	b480      	push	{r7}
 8000282:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8000284:	e7fe      	b.n	8000284 <NMI_Handler+0x4>

08000286 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000286:	b480      	push	{r7}
 8000288:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800028a:	e7fe      	b.n	800028a <HardFault_Handler+0x4>

0800028c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 800028c:	b480      	push	{r7}
 800028e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000290:	e7fe      	b.n	8000290 <MemManage_Handler+0x4>

08000292 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000292:	b480      	push	{r7}
 8000294:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000296:	e7fe      	b.n	8000296 <BusFault_Handler+0x4>

08000298 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000298:	b480      	push	{r7}
 800029a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 800029c:	e7fe      	b.n	800029c <UsageFault_Handler+0x4>

0800029e <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 800029e:	b480      	push	{r7}
 80002a0:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80002a2:	bf00      	nop
 80002a4:	46bd      	mov	sp, r7
 80002a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80002aa:	4770      	bx	lr

080002ac <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80002ac:	b480      	push	{r7}
 80002ae:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80002b0:	bf00      	nop
 80002b2:	46bd      	mov	sp, r7
 80002b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80002b8:	4770      	bx	lr

080002ba <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80002ba:	b480      	push	{r7}
 80002bc:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80002be:	bf00      	nop
 80002c0:	46bd      	mov	sp, r7
 80002c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80002c6:	4770      	bx	lr

080002c8 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80002c8:	b580      	push	{r7, lr}
 80002ca:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80002cc:	f000 f83e 	bl	800034c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80002d0:	bf00      	nop
 80002d2:	bd80      	pop	{r7, pc}

080002d4 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80002d4:	b480      	push	{r7}
 80002d6:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80002d8:	4b06      	ldr	r3, [pc, #24]	; (80002f4 <SystemInit+0x20>)
 80002da:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80002de:	4a05      	ldr	r2, [pc, #20]	; (80002f4 <SystemInit+0x20>)
 80002e0:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 80002e4:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80002e8:	bf00      	nop
 80002ea:	46bd      	mov	sp, r7
 80002ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80002f0:	4770      	bx	lr
 80002f2:	bf00      	nop
 80002f4:	e000ed00 	.word	0xe000ed00

080002f8 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 80002f8:	f8df d034 	ldr.w	sp, [pc, #52]	; 8000330 <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 80002fc:	480d      	ldr	r0, [pc, #52]	; (8000334 <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 80002fe:	490e      	ldr	r1, [pc, #56]	; (8000338 <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 8000300:	4a0e      	ldr	r2, [pc, #56]	; (800033c <LoopFillZerobss+0x1e>)
  movs r3, #0
 8000302:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000304:	e002      	b.n	800030c <LoopCopyDataInit>

08000306 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000306:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000308:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800030a:	3304      	adds	r3, #4

0800030c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 800030c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800030e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000310:	d3f9      	bcc.n	8000306 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000312:	4a0b      	ldr	r2, [pc, #44]	; (8000340 <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 8000314:	4c0b      	ldr	r4, [pc, #44]	; (8000344 <LoopFillZerobss+0x26>)
  movs r3, #0
 8000316:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000318:	e001      	b.n	800031e <LoopFillZerobss>

0800031a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800031a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 800031c:	3204      	adds	r2, #4

0800031e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800031e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000320:	d3fb      	bcc.n	800031a <FillZerobss>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 8000322:	f7ff ffd7 	bl	80002d4 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8000326:	f000 f825 	bl	8000374 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 800032a:	f7ff ff4d 	bl	80001c8 <main>
  bx  lr    
 800032e:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 8000330:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8000334:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000338:	20000004 	.word	0x20000004
  ldr r2, =_sidata
 800033c:	080003dc 	.word	0x080003dc
  ldr r2, =_sbss
 8000340:	20000004 	.word	0x20000004
  ldr r4, =_ebss
 8000344:	20000024 	.word	0x20000024

08000348 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8000348:	e7fe      	b.n	8000348 <ADC_IRQHandler>
	...

0800034c <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 800034c:	b480      	push	{r7}
 800034e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000350:	4b06      	ldr	r3, [pc, #24]	; (800036c <HAL_IncTick+0x20>)
 8000352:	781b      	ldrb	r3, [r3, #0]
 8000354:	461a      	mov	r2, r3
 8000356:	4b06      	ldr	r3, [pc, #24]	; (8000370 <HAL_IncTick+0x24>)
 8000358:	681b      	ldr	r3, [r3, #0]
 800035a:	4413      	add	r3, r2
 800035c:	4a04      	ldr	r2, [pc, #16]	; (8000370 <HAL_IncTick+0x24>)
 800035e:	6013      	str	r3, [r2, #0]
}
 8000360:	bf00      	nop
 8000362:	46bd      	mov	sp, r7
 8000364:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000368:	4770      	bx	lr
 800036a:	bf00      	nop
 800036c:	20000000 	.word	0x20000000
 8000370:	20000020 	.word	0x20000020

08000374 <__libc_init_array>:
 8000374:	b570      	push	{r4, r5, r6, lr}
 8000376:	4d0d      	ldr	r5, [pc, #52]	; (80003ac <__libc_init_array+0x38>)
 8000378:	4c0d      	ldr	r4, [pc, #52]	; (80003b0 <__libc_init_array+0x3c>)
 800037a:	1b64      	subs	r4, r4, r5
 800037c:	10a4      	asrs	r4, r4, #2
 800037e:	2600      	movs	r6, #0
 8000380:	42a6      	cmp	r6, r4
 8000382:	d109      	bne.n	8000398 <__libc_init_array+0x24>
 8000384:	4d0b      	ldr	r5, [pc, #44]	; (80003b4 <__libc_init_array+0x40>)
 8000386:	4c0c      	ldr	r4, [pc, #48]	; (80003b8 <__libc_init_array+0x44>)
 8000388:	f000 f818 	bl	80003bc <_init>
 800038c:	1b64      	subs	r4, r4, r5
 800038e:	10a4      	asrs	r4, r4, #2
 8000390:	2600      	movs	r6, #0
 8000392:	42a6      	cmp	r6, r4
 8000394:	d105      	bne.n	80003a2 <__libc_init_array+0x2e>
 8000396:	bd70      	pop	{r4, r5, r6, pc}
 8000398:	f855 3b04 	ldr.w	r3, [r5], #4
 800039c:	4798      	blx	r3
 800039e:	3601      	adds	r6, #1
 80003a0:	e7ee      	b.n	8000380 <__libc_init_array+0xc>
 80003a2:	f855 3b04 	ldr.w	r3, [r5], #4
 80003a6:	4798      	blx	r3
 80003a8:	3601      	adds	r6, #1
 80003aa:	e7f2      	b.n	8000392 <__libc_init_array+0x1e>
 80003ac:	080003d4 	.word	0x080003d4
 80003b0:	080003d4 	.word	0x080003d4
 80003b4:	080003d4 	.word	0x080003d4
 80003b8:	080003d8 	.word	0x080003d8

080003bc <_init>:
 80003bc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80003be:	bf00      	nop
 80003c0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80003c2:	bc08      	pop	{r3}
 80003c4:	469e      	mov	lr, r3
 80003c6:	4770      	bx	lr

080003c8 <_fini>:
 80003c8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80003ca:	bf00      	nop
 80003cc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80003ce:	bc08      	pop	{r3}
 80003d0:	469e      	mov	lr, r3
 80003d2:	4770      	bx	lr
