(S (NP (PRP We)) (VP (VBP propose) (NP (NP (JJ dynamic) (JJ resistive) (NN threshold-logic) (PRN (-LRB- -LRB-) (NNP DRTL) (-RRB- -RRB-)) (NN design)) (VP (VBN based) (PP (IN on) (NP (JJ non-volatile) (JJ resistive) (NN memory)))))) (. .))
(S (NP (NP (DT A) (JJ threshold) (NN logic) (NN gate)) (PRN (-LRB- -LRB-) (NP (NNP TLG)) (-RRB- -RRB-))) (VP (VP (VBZ performs) (NP (NP (NN summation)) (PP (IN of) (NP (NP (JJ multiple) (NNS inputs)) (VP (VBN multiplied) (PP (IN by) (NP (NP (DT a) (JJ fixed) (NN set)) (PP (IN of) (NP (NNS weights)))))))))) (CC and) (VP (VBZ compares) (NP (DT the) (NN sum)) (PP (IN with) (NP (DT a) (NN threshold))))) (. .))
(S (NP (NNP DRTL)) (VP (VBZ employs) (NP (JJ resistive) (NN memory) (NNS elements)) (S (VP (TO to) (VP (VB implement) (NP (NP (DT the) (NNS weights)) (CC and) (NP (DT the) (NNS thresholds)))))) (, ,) (SBAR (IN while) (S (NP (DT a) (JJ compact) (JJ dynamic) (NNP CMOS) (NN latch)) (VP (VBZ is) (VP (VBN used) (PP (IN for) (NP (DT the) (NN comparison) (NN operation)))))))) (. .))
(S (NP (DT The) (VBG resulting) (NNP DRTL) (NN gate)) (VP (VP (NNS acts) (PP (IN as) (NP (DT a) (NN low-power) (, ,) (JJ configurable) (JJ dynamic) (JJ logic) (NN unit)))) (CC and) (VP (MD can) (VP (VB be) (VP (VBN used) (S (VP (TO to) (VP (VB build) (NP (ADJP (RB fully) (VBN pipelined)) (, ,) (NN high-performance) (JJ programmable) (VBG computing) (NNS blocks))))))))) (. .))
(S (NP (NP (JJ Multiple) (NNS stages)) (PP (IN in) (NP (JJ such) (DT a) (NNP DRTL) (NN design)))) (VP (MD can) (VP (VB be) (VP (VBN connected) (S (VP (VBG using) (NP (NP (JJ energy-efficient) (ADJP (JJ low) (NN swing)) (JJ programmable) (NN interconnect) (NNS networks)) (VP (VBN based) (PP (IN on) (NP (JJ resistive) (NNS switches)))))))))) (. .))
(S (PP (VBG Owing) (PP (TO to) (NP (NP (JJ memory-based) (JJ compact) (NN logic) (CC and) (JJ interconnect) (NN design)) (CC and) (NP (VB highspeed) (JJ dynamic-pipelined) (NN operation))))) (, ,) (NP (NNP DRTL)) (VP (MD can) (VP (VB achieve) (NP (NP (NP (NP (QP (JJR more) (IN than) (CD two)) (NNS orders)) (PP (IN of) (NP (NN magnitude)))) (NN improvement)) (PP (IN in) (NP (JJ energy-delay) (NN product)))) (SBAR (IN as) (S (VP (VBN compared) (PP (TO to) (NP (ADJP (RBR look-up) (NN table) (VBN based)) (NNP CMOS) (NNP FPGA)))))))) (. .))
