{
  "Top": "predict",
  "RtlTop": "predict",
  "RtlPrefix": "",
  "RtlSubPrefix": "predict_",
  "SourceLanguage": "cpp",
  "HostMachineBits": "64",
  "FunctionProtocol": "ap_ctrl_hs",
  "ResetStyle": "control",
  "Target": {
    "Family": "zynquplus",
    "Device": "xck26",
    "Package": "-sfvc784",
    "Speed": "-2LV-c",
    "Triple": "fpga64-xilinx-none"
  },
  "Args": {
    "input": {
      "index": "0",
      "direction": "in",
      "srcType": "float const *",
      "srcSize": "32",
      "hwRefs": [{
          "type": "interface",
          "interface": "s_axi_BUS1",
          "name": "",
          "usage": "data",
          "direction": "in"
        }]
    },
    "outpad_23_a": {
      "index": "1",
      "direction": "out",
      "srcType": "float*",
      "srcSize": "32",
      "hwRefs": [{
          "type": "memory",
          "interface": "s_axi_BUS1",
          "name": "outpad_23_a",
          "usage": "data",
          "direction": "out"
        }]
    }
  },
  "HlsSolution": {
    "FlowTarget": "vivado",
    "ConfigTcl": [
      "config_export -format=ip_catalog",
      "config_export -rtl=verilog",
      "config_export -vivado_clock=10"
    ],
    "DirectiveTcl": ["set_directive_top predict -name predict"],
    "ProfileOption": "0",
    "ProfileType": "none",
    "KernelName": "predict"
  },
  "ClockInfo": {
    "ClockName": "ap_clk",
    "ClockPeriod": "10",
    "Uncertainty": "2.7",
    "IsCombinational": "0",
    "II": "4997382",
    "Latency": "4997381"
  },
  "Xdc": {"OocClocks": ["create_clock -name ap_clk -period 10.000 [get_ports ap_clk]"]},
  "Ipx": {
    "Vendor": "xilinx.com",
    "Library": "hls",
    "Name": "predict",
    "Version": "1.0",
    "DisplayName": "Predict",
    "Revision": "2113089958",
    "Description": "An IP generated by Vitis HLS",
    "Taxonomy": "\/VITIS_HLS_IP",
    "AutoFamilySupport": "",
    "ZipFile": "xilinx_com_hls_predict_1_0.zip"
  },
  "Files": {
    "CSource": ["source\/predict.cpp"],
    "Vhdl": [
      "impl\/vhdl\/predict_ama_addmuladd_11ns_7ns_4ns_4ns_15_4_1.vhd",
      "impl\/vhdl\/predict_ama_addmuladd_15ns_9ns_6ns_6ns_21_4_1.vhd",
      "impl\/vhdl\/predict_ama_addmuladd_16ns_9ns_5ns_5ns_20_4_1.vhd",
      "impl\/vhdl\/predict_beta_0_ROM_AUTO_1R.vhd",
      "impl\/vhdl\/predict_beta_1_ROM_AUTO_1R.vhd",
      "impl\/vhdl\/predict_bias_0_ROM_AUTO_1R.vhd",
      "impl\/vhdl\/predict_BUS1_s_axi.vhd",
      "impl\/vhdl\/predict_conv2d_433_42_433_42_1.vhd",
      "impl\/vhdl\/predict_conv2d_433_42_433_42_1_kernel_0_0_0_ROM_AUTO_1R.vhd",
      "impl\/vhdl\/predict_conv2d_433_42_433_42_1_kernel_0_0_1_ROM_AUTO_1R.vhd",
      "impl\/vhdl\/predict_conv2d_433_42_433_42_1_kernel_0_0_2_ROM_AUTO_1R.vhd",
      "impl\/vhdl\/predict_conv2d_433_42_433_42_1_kernel_0_1_0_ROM_AUTO_1R.vhd",
      "impl\/vhdl\/predict_conv2d_433_42_433_42_1_kernel_0_1_1_ROM_AUTO_1R.vhd",
      "impl\/vhdl\/predict_conv2d_433_42_433_42_1_kernel_0_1_2_ROM_AUTO_1R.vhd",
      "impl\/vhdl\/predict_conv2d_433_42_433_42_1_kernel_0_2_0_ROM_AUTO_1R.vhd",
      "impl\/vhdl\/predict_conv2d_433_42_433_42_1_kernel_0_2_1_ROM_AUTO_1R.vhd",
      "impl\/vhdl\/predict_conv2d_433_42_433_42_1_kernel_0_2_2_ROM_AUTO_1R.vhd",
      "impl\/vhdl\/predict_conv2d_433_42_433_42_1_Pipeline_CONV_loop_row_CONV_loop_col.vhd",
      "impl\/vhdl\/predict_conv2d_433_42_433_42_Pipeline_CONV_loop_row_CONV_loop_col.vhd",
      "impl\/vhdl\/predict_conv2d_433_42_433_42_s.vhd",
      "impl\/vhdl\/predict_dadd_64ns_64ns_64_5_full_dsp_1.vhd",
      "impl\/vhdl\/predict_ddiv_64ns_64ns_64_22_no_dsp_1.vhd",
      "impl\/vhdl\/predict_dsqrt_64ns_64ns_64_21_no_dsp_1.vhd",
      "impl\/vhdl\/predict_fadd_32ns_32ns_32_4_full_dsp_1.vhd",
      "impl\/vhdl\/predict_faddfsub_32ns_32ns_32_4_full_dsp_1.vhd",
      "impl\/vhdl\/predict_fcmp_32ns_32ns_1_2_no_dsp_1.vhd",
      "impl\/vhdl\/predict_flow_control_loop_pipe_sequential_init.vhd",
      "impl\/vhdl\/predict_fmul_32ns_32ns_32_3_max_dsp_1.vhd",
      "impl\/vhdl\/predict_fpext_32ns_64_2_no_dsp_1.vhd",
      "impl\/vhdl\/predict_fptrunc_64ns_32_2_no_dsp_1.vhd",
      "impl\/vhdl\/predict_gamma_0_ROM_AUTO_1R.vhd",
      "impl\/vhdl\/predict_gamma_1_ROM_AUTO_1R.vhd",
      "impl\/vhdl\/predict_inputpad_0_0_RAM_AUTO_1R1W.vhd",
      "impl\/vhdl\/predict_kernel_1_0_0_0_ROM_AUTO_1R.vhd",
      "impl\/vhdl\/predict_kernel_1_0_0_1_ROM_AUTO_1R.vhd",
      "impl\/vhdl\/predict_kernel_1_0_0_2_ROM_AUTO_1R.vhd",
      "impl\/vhdl\/predict_kernel_1_0_1_0_ROM_AUTO_1R.vhd",
      "impl\/vhdl\/predict_kernel_1_0_1_1_ROM_AUTO_1R.vhd",
      "impl\/vhdl\/predict_kernel_1_0_1_2_ROM_AUTO_1R.vhd",
      "impl\/vhdl\/predict_kernel_1_0_2_0_ROM_AUTO_1R.vhd",
      "impl\/vhdl\/predict_kernel_1_0_2_1_ROM_AUTO_1R.vhd",
      "impl\/vhdl\/predict_kernel_1_0_2_2_ROM_AUTO_1R.vhd",
      "impl\/vhdl\/predict_mac_muladd_4ns_7ns_7ns_11_4_1.vhd",
      "impl\/vhdl\/predict_mac_muladd_9ns_6ns_6ns_15_4_1.vhd",
      "impl\/vhdl\/predict_movingmean_0_ROM_AUTO_1R.vhd",
      "impl\/vhdl\/predict_movingmean_1_ROM_AUTO_1R.vhd",
      "impl\/vhdl\/predict_movingvariance_0_ROM_AUTO_1R.vhd",
      "impl\/vhdl\/predict_movingvariance_1_ROM_AUTO_1R.vhd",
      "impl\/vhdl\/predict_mul_4ns_8ns_11_1_1.vhd",
      "impl\/vhdl\/predict_mul_6ns_10ns_15_1_1.vhd",
      "impl\/vhdl\/predict_mul_7ns_5ns_11_1_1.vhd",
      "impl\/vhdl\/predict_mul_7ns_10ns_16_1_1.vhd",
      "impl\/vhdl\/predict_mul_11ns_5ns_15_1_1.vhd",
      "impl\/vhdl\/predict_mux_42_32_1_1.vhd",
      "impl\/vhdl\/predict_outpad_01_a_RAM_AUTO_1R1W.vhd",
      "impl\/vhdl\/predict_outpad_01_b_0_0_0_RAM_AUTO_1R1W.vhd",
      "impl\/vhdl\/predict_predict_Pipeline_BNORM_loop_row_BNORM_loop_col.vhd",
      "impl\/vhdl\/predict_predict_Pipeline_BNORM_loop_row_BNORM_loop_col3.vhd",
      "impl\/vhdl\/predict_predict_Pipeline_INPUT_loop_Lend.vhd",
      "impl\/vhdl\/predict_predict_Pipeline_INPUT_loop_Lstart.vhd",
      "impl\/vhdl\/predict_predict_Pipeline_INPUT_loop_W.vhd",
      "impl\/vhdl\/predict_predict_Pipeline_P_CONV_1_M_CONV_M_loop_row_CONV_M_loop_col.vhd",
      "impl\/vhdl\/predict_predict_Pipeline_P_MAXPOOL_0_MPOOL_loop_row_MPOOL_loop_col.vhd",
      "impl\/vhdl\/predict.vhd"
    ],
    "Verilog": [
      "impl\/verilog\/predict_ama_addmuladd_11ns_7ns_4ns_4ns_15_4_1.v",
      "impl\/verilog\/predict_ama_addmuladd_15ns_9ns_6ns_6ns_21_4_1.v",
      "impl\/verilog\/predict_ama_addmuladd_16ns_9ns_5ns_5ns_20_4_1.v",
      "impl\/verilog\/predict_beta_0_ROM_AUTO_1R.dat",
      "impl\/verilog\/predict_beta_0_ROM_AUTO_1R.v",
      "impl\/verilog\/predict_beta_1_ROM_AUTO_1R.dat",
      "impl\/verilog\/predict_beta_1_ROM_AUTO_1R.v",
      "impl\/verilog\/predict_bias_0_ROM_AUTO_1R.dat",
      "impl\/verilog\/predict_bias_0_ROM_AUTO_1R.v",
      "impl\/verilog\/predict_BUS1_s_axi.v",
      "impl\/verilog\/predict_conv2d_433_42_433_42_1.v",
      "impl\/verilog\/predict_conv2d_433_42_433_42_1_kernel_0_0_0_ROM_AUTO_1R.dat",
      "impl\/verilog\/predict_conv2d_433_42_433_42_1_kernel_0_0_0_ROM_AUTO_1R.v",
      "impl\/verilog\/predict_conv2d_433_42_433_42_1_kernel_0_0_1_ROM_AUTO_1R.dat",
      "impl\/verilog\/predict_conv2d_433_42_433_42_1_kernel_0_0_1_ROM_AUTO_1R.v",
      "impl\/verilog\/predict_conv2d_433_42_433_42_1_kernel_0_0_2_ROM_AUTO_1R.dat",
      "impl\/verilog\/predict_conv2d_433_42_433_42_1_kernel_0_0_2_ROM_AUTO_1R.v",
      "impl\/verilog\/predict_conv2d_433_42_433_42_1_kernel_0_1_0_ROM_AUTO_1R.dat",
      "impl\/verilog\/predict_conv2d_433_42_433_42_1_kernel_0_1_0_ROM_AUTO_1R.v",
      "impl\/verilog\/predict_conv2d_433_42_433_42_1_kernel_0_1_1_ROM_AUTO_1R.dat",
      "impl\/verilog\/predict_conv2d_433_42_433_42_1_kernel_0_1_1_ROM_AUTO_1R.v",
      "impl\/verilog\/predict_conv2d_433_42_433_42_1_kernel_0_1_2_ROM_AUTO_1R.dat",
      "impl\/verilog\/predict_conv2d_433_42_433_42_1_kernel_0_1_2_ROM_AUTO_1R.v",
      "impl\/verilog\/predict_conv2d_433_42_433_42_1_kernel_0_2_0_ROM_AUTO_1R.dat",
      "impl\/verilog\/predict_conv2d_433_42_433_42_1_kernel_0_2_0_ROM_AUTO_1R.v",
      "impl\/verilog\/predict_conv2d_433_42_433_42_1_kernel_0_2_1_ROM_AUTO_1R.dat",
      "impl\/verilog\/predict_conv2d_433_42_433_42_1_kernel_0_2_1_ROM_AUTO_1R.v",
      "impl\/verilog\/predict_conv2d_433_42_433_42_1_kernel_0_2_2_ROM_AUTO_1R.dat",
      "impl\/verilog\/predict_conv2d_433_42_433_42_1_kernel_0_2_2_ROM_AUTO_1R.v",
      "impl\/verilog\/predict_conv2d_433_42_433_42_1_Pipeline_CONV_loop_row_CONV_loop_col.v",
      "impl\/verilog\/predict_conv2d_433_42_433_42_Pipeline_CONV_loop_row_CONV_loop_col.v",
      "impl\/verilog\/predict_conv2d_433_42_433_42_s.v",
      "impl\/verilog\/predict_dadd_64ns_64ns_64_5_full_dsp_1.v",
      "impl\/verilog\/predict_ddiv_64ns_64ns_64_22_no_dsp_1.v",
      "impl\/verilog\/predict_dsqrt_64ns_64ns_64_21_no_dsp_1.v",
      "impl\/verilog\/predict_fadd_32ns_32ns_32_4_full_dsp_1.v",
      "impl\/verilog\/predict_faddfsub_32ns_32ns_32_4_full_dsp_1.v",
      "impl\/verilog\/predict_fcmp_32ns_32ns_1_2_no_dsp_1.v",
      "impl\/verilog\/predict_flow_control_loop_pipe_sequential_init.v",
      "impl\/verilog\/predict_fmul_32ns_32ns_32_3_max_dsp_1.v",
      "impl\/verilog\/predict_fpext_32ns_64_2_no_dsp_1.v",
      "impl\/verilog\/predict_fptrunc_64ns_32_2_no_dsp_1.v",
      "impl\/verilog\/predict_gamma_0_ROM_AUTO_1R.dat",
      "impl\/verilog\/predict_gamma_0_ROM_AUTO_1R.v",
      "impl\/verilog\/predict_gamma_1_ROM_AUTO_1R.dat",
      "impl\/verilog\/predict_gamma_1_ROM_AUTO_1R.v",
      "impl\/verilog\/predict_inputpad_0_0_RAM_AUTO_1R1W.dat",
      "impl\/verilog\/predict_inputpad_0_0_RAM_AUTO_1R1W.v",
      "impl\/verilog\/predict_kernel_1_0_0_0_ROM_AUTO_1R.dat",
      "impl\/verilog\/predict_kernel_1_0_0_0_ROM_AUTO_1R.v",
      "impl\/verilog\/predict_kernel_1_0_0_1_ROM_AUTO_1R.dat",
      "impl\/verilog\/predict_kernel_1_0_0_1_ROM_AUTO_1R.v",
      "impl\/verilog\/predict_kernel_1_0_0_2_ROM_AUTO_1R.dat",
      "impl\/verilog\/predict_kernel_1_0_0_2_ROM_AUTO_1R.v",
      "impl\/verilog\/predict_kernel_1_0_1_0_ROM_AUTO_1R.dat",
      "impl\/verilog\/predict_kernel_1_0_1_0_ROM_AUTO_1R.v",
      "impl\/verilog\/predict_kernel_1_0_1_1_ROM_AUTO_1R.dat",
      "impl\/verilog\/predict_kernel_1_0_1_1_ROM_AUTO_1R.v",
      "impl\/verilog\/predict_kernel_1_0_1_2_ROM_AUTO_1R.dat",
      "impl\/verilog\/predict_kernel_1_0_1_2_ROM_AUTO_1R.v",
      "impl\/verilog\/predict_kernel_1_0_2_0_ROM_AUTO_1R.dat",
      "impl\/verilog\/predict_kernel_1_0_2_0_ROM_AUTO_1R.v",
      "impl\/verilog\/predict_kernel_1_0_2_1_ROM_AUTO_1R.dat",
      "impl\/verilog\/predict_kernel_1_0_2_1_ROM_AUTO_1R.v",
      "impl\/verilog\/predict_kernel_1_0_2_2_ROM_AUTO_1R.dat",
      "impl\/verilog\/predict_kernel_1_0_2_2_ROM_AUTO_1R.v",
      "impl\/verilog\/predict_mac_muladd_4ns_7ns_7ns_11_4_1.v",
      "impl\/verilog\/predict_mac_muladd_9ns_6ns_6ns_15_4_1.v",
      "impl\/verilog\/predict_movingmean_0_ROM_AUTO_1R.dat",
      "impl\/verilog\/predict_movingmean_0_ROM_AUTO_1R.v",
      "impl\/verilog\/predict_movingmean_1_ROM_AUTO_1R.dat",
      "impl\/verilog\/predict_movingmean_1_ROM_AUTO_1R.v",
      "impl\/verilog\/predict_movingvariance_0_ROM_AUTO_1R.dat",
      "impl\/verilog\/predict_movingvariance_0_ROM_AUTO_1R.v",
      "impl\/verilog\/predict_movingvariance_1_ROM_AUTO_1R.dat",
      "impl\/verilog\/predict_movingvariance_1_ROM_AUTO_1R.v",
      "impl\/verilog\/predict_mul_4ns_8ns_11_1_1.v",
      "impl\/verilog\/predict_mul_6ns_10ns_15_1_1.v",
      "impl\/verilog\/predict_mul_7ns_5ns_11_1_1.v",
      "impl\/verilog\/predict_mul_7ns_10ns_16_1_1.v",
      "impl\/verilog\/predict_mul_11ns_5ns_15_1_1.v",
      "impl\/verilog\/predict_mux_42_32_1_1.v",
      "impl\/verilog\/predict_outpad_01_a_RAM_AUTO_1R1W.dat",
      "impl\/verilog\/predict_outpad_01_a_RAM_AUTO_1R1W.v",
      "impl\/verilog\/predict_outpad_01_b_0_0_0_RAM_AUTO_1R1W.dat",
      "impl\/verilog\/predict_outpad_01_b_0_0_0_RAM_AUTO_1R1W.v",
      "impl\/verilog\/predict_predict_Pipeline_BNORM_loop_row_BNORM_loop_col.v",
      "impl\/verilog\/predict_predict_Pipeline_BNORM_loop_row_BNORM_loop_col3.v",
      "impl\/verilog\/predict_predict_Pipeline_INPUT_loop_Lend.v",
      "impl\/verilog\/predict_predict_Pipeline_INPUT_loop_Lstart.v",
      "impl\/verilog\/predict_predict_Pipeline_INPUT_loop_W.v",
      "impl\/verilog\/predict_predict_Pipeline_P_CONV_1_M_CONV_M_loop_row_CONV_M_loop_col.v",
      "impl\/verilog\/predict_predict_Pipeline_P_MAXPOOL_0_MPOOL_loop_row_MPOOL_loop_col.v",
      "impl\/verilog\/predict.v"
    ],
    "SwDriver": [
      "impl\/misc\/drivers\/predict_v1_0\/data\/predict.mdd",
      "impl\/misc\/drivers\/predict_v1_0\/data\/predict.tcl",
      "impl\/misc\/drivers\/predict_v1_0\/src\/Makefile",
      "impl\/misc\/drivers\/predict_v1_0\/src\/xpredict.c",
      "impl\/misc\/drivers\/predict_v1_0\/src\/xpredict.h",
      "impl\/misc\/drivers\/predict_v1_0\/src\/xpredict_hw.h",
      "impl\/misc\/drivers\/predict_v1_0\/src\/xpredict_linux.c",
      "impl\/misc\/drivers\/predict_v1_0\/src\/xpredict_sinit.c"
    ],
    "IpMisc": ["impl\/misc\/logo.png"],
    "Subcore": [
      "impl\/misc\/predict_dadd_64ns_64ns_64_5_full_dsp_1_ip.tcl",
      "impl\/misc\/predict_ddiv_64ns_64ns_64_22_no_dsp_1_ip.tcl",
      "impl\/misc\/predict_dsqrt_64ns_64ns_64_21_no_dsp_1_ip.tcl",
      "impl\/misc\/predict_fadd_32ns_32ns_32_4_full_dsp_1_ip.tcl",
      "impl\/misc\/predict_faddfsub_32ns_32ns_32_4_full_dsp_1_ip.tcl",
      "impl\/misc\/predict_fcmp_32ns_32ns_1_2_no_dsp_1_ip.tcl",
      "impl\/misc\/predict_fmul_32ns_32ns_32_3_max_dsp_1_ip.tcl",
      "impl\/misc\/predict_fpext_32ns_64_2_no_dsp_1_ip.tcl",
      "impl\/misc\/predict_fptrunc_64ns_32_2_no_dsp_1_ip.tcl"
    ],
    "CsynthXml": "syn\/report\/csynth.xml",
    "DebugDir": ".debug",
    "KernelXml": ".autopilot\/db\/kernel.internal.xml",
    "Xo": "",
    "XoHlsDir": "",
    "ProtoInst": [
      ".debug\/gru.protoinst",
      ".debug\/input_preconv2d.protoinst",
      ".debug\/predict.protoinst",
      ".debug\/test_bnorm_0_c0.protoinst",
      ".debug\/test_conv2d_0_c0.protoinst",
      ".debug\/test_input_preconv2d.protoinst"
    ]
  },
  "SubcoreInfo": {
    "HasXpmMemory": false,
    "HasClockedDsp": false,
    "Ip": [
      {
        "Name": "predict_dadd_64ns_64ns_64_5_full_dsp_1_ip",
        "Vlnv": "xilinx.com:ip:floating_point:7.1",
        "Params": "CONFIG.a_precision_type Double CONFIG.a_tuser_width 1 CONFIG.add_sub_value Add CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 11 CONFIG.c_a_fraction_width 53 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 3 CONFIG.c_mult_usage Full_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 11 CONFIG.c_result_fraction_width 53 CONFIG.component_name predict_dadd_64ns_64ns_64_5_full_dsp_1_ip CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken true CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Add_Subtract CONFIG.result_precision_type Double CONFIG.result_tlast_behv Null"
      },
      {
        "Name": "predict_ddiv_64ns_64ns_64_22_no_dsp_1_ip",
        "Vlnv": "xilinx.com:ip:floating_point:7.1",
        "Params": "CONFIG.a_precision_type Double CONFIG.a_tuser_width 1 CONFIG.add_sub_value Both CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 11 CONFIG.c_a_fraction_width 53 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 20 CONFIG.c_mult_usage No_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 11 CONFIG.c_result_fraction_width 53 CONFIG.component_name predict_ddiv_64ns_64ns_64_22_no_dsp_1_ip CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken true CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Divide CONFIG.result_precision_type Double CONFIG.result_tlast_behv Null"
      },
      {
        "Name": "predict_dsqrt_64ns_64ns_64_21_no_dsp_1_ip",
        "Vlnv": "xilinx.com:ip:floating_point:7.1",
        "Params": "CONFIG.a_precision_type Double CONFIG.a_tuser_width 1 CONFIG.add_sub_value Both CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 11 CONFIG.c_a_fraction_width 53 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 19 CONFIG.c_mult_usage No_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 11 CONFIG.c_result_fraction_width 53 CONFIG.component_name predict_dsqrt_64ns_64ns_64_21_no_dsp_1_ip CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken true CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Square_Root CONFIG.result_precision_type Double CONFIG.result_tlast_behv Null"
      },
      {
        "Name": "predict_fadd_32ns_32ns_32_4_full_dsp_1_ip",
        "Vlnv": "xilinx.com:ip:floating_point:7.1",
        "Params": "CONFIG.a_precision_type Single CONFIG.a_tuser_width 1 CONFIG.add_sub_value Add CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 8 CONFIG.c_a_fraction_width 24 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 2 CONFIG.c_mult_usage Full_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 8 CONFIG.c_result_fraction_width 24 CONFIG.component_name predict_fadd_32ns_32ns_32_4_full_dsp_1_ip CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken true CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Add_Subtract CONFIG.result_precision_type Single CONFIG.result_tlast_behv Null"
      },
      {
        "Name": "predict_faddfsub_32ns_32ns_32_4_full_dsp_1_ip",
        "Vlnv": "xilinx.com:ip:floating_point:7.1",
        "Params": "CONFIG.a_precision_type Single CONFIG.a_tuser_width 1 CONFIG.add_sub_value Both CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 8 CONFIG.c_a_fraction_width 24 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 2 CONFIG.c_mult_usage Full_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 8 CONFIG.c_result_fraction_width 24 CONFIG.component_name predict_faddfsub_32ns_32ns_32_4_full_dsp_1_ip CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken true CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Add_Subtract CONFIG.result_precision_type Single CONFIG.result_tlast_behv Null"
      },
      {
        "Name": "predict_fcmp_32ns_32ns_1_2_no_dsp_1_ip",
        "Vlnv": "xilinx.com:ip:floating_point:7.1",
        "Params": "CONFIG.a_precision_type Single CONFIG.a_tuser_width 1 CONFIG.add_sub_value Both CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 8 CONFIG.c_a_fraction_width 24 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 0 CONFIG.c_mult_usage No_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 1 CONFIG.c_result_fraction_width 0 CONFIG.component_name predict_fcmp_32ns_32ns_1_2_no_dsp_1_ip CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken false CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Compare CONFIG.result_precision_type Single CONFIG.result_tlast_behv Null"
      },
      {
        "Name": "predict_fmul_32ns_32ns_32_3_max_dsp_1_ip",
        "Vlnv": "xilinx.com:ip:floating_point:7.1",
        "Params": "CONFIG.a_precision_type Single CONFIG.a_tuser_width 1 CONFIG.add_sub_value Both CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 8 CONFIG.c_a_fraction_width 24 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 1 CONFIG.c_mult_usage Max_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 8 CONFIG.c_result_fraction_width 24 CONFIG.component_name predict_fmul_32ns_32ns_32_3_max_dsp_1_ip CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken true CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Multiply CONFIG.result_precision_type Single CONFIG.result_tlast_behv Null"
      },
      {
        "Name": "predict_fpext_32ns_64_2_no_dsp_1_ip",
        "Vlnv": "xilinx.com:ip:floating_point:7.1",
        "Params": "CONFIG.a_precision_type Single CONFIG.a_tuser_width 1 CONFIG.add_sub_value Both CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 8 CONFIG.c_a_fraction_width 24 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 0 CONFIG.c_mult_usage No_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 11 CONFIG.c_result_fraction_width 53 CONFIG.component_name predict_fpext_32ns_64_2_no_dsp_1_ip CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken false CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Float_to_Float CONFIG.result_precision_type Double CONFIG.result_tlast_behv Null"
      },
      {
        "Name": "predict_fptrunc_64ns_32_2_no_dsp_1_ip",
        "Vlnv": "xilinx.com:ip:floating_point:7.1",
        "Params": "CONFIG.a_precision_type Double CONFIG.a_tuser_width 1 CONFIG.add_sub_value Both CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 11 CONFIG.c_a_fraction_width 53 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 0 CONFIG.c_mult_usage No_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 8 CONFIG.c_result_fraction_width 24 CONFIG.component_name predict_fptrunc_64ns_32_2_no_dsp_1_ip CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken false CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Float_to_Float CONFIG.result_precision_type Single CONFIG.result_tlast_behv Null"
      }
    ]
  },
  "Interfaces": {
    "s_axi_BUS1": {
      "type": "axi4lite",
      "busTypeName": "aximm",
      "mode": "slave",
      "dataWidth": "32",
      "addrWidth": "23",
      "portPrefix": "s_axi_BUS1_",
      "paramPrefix": "C_S_AXI_BUS1_",
      "ports": [
        "s_axi_BUS1_ARADDR",
        "s_axi_BUS1_ARREADY",
        "s_axi_BUS1_ARVALID",
        "s_axi_BUS1_AWADDR",
        "s_axi_BUS1_AWREADY",
        "s_axi_BUS1_AWVALID",
        "s_axi_BUS1_BREADY",
        "s_axi_BUS1_BRESP",
        "s_axi_BUS1_BVALID",
        "s_axi_BUS1_RDATA",
        "s_axi_BUS1_RREADY",
        "s_axi_BUS1_RRESP",
        "s_axi_BUS1_RVALID",
        "s_axi_BUS1_WDATA",
        "s_axi_BUS1_WREADY",
        "s_axi_BUS1_WSTRB",
        "s_axi_BUS1_WVALID"
      ],
      "memories": {
        "input_r": {
          "offset": "131072",
          "range": "131072"
        },
        "outpad_23_a": {
          "offset": "4194304",
          "range": "4194304"
        }
      },
      "registers": [
        {
          "offset": "0x00",
          "name": "CTRL",
          "access": "RW",
          "description": "Control signals",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "AP_START",
              "access": "RW",
              "description": "Control signal Register for 'ap_start'."
            },
            {
              "offset": "1",
              "width": "1",
              "name": "AP_DONE",
              "access": "R",
              "description": "Control signal Register for 'ap_done'."
            },
            {
              "offset": "2",
              "width": "1",
              "name": "AP_IDLE",
              "access": "R",
              "description": "Control signal Register for 'ap_idle'."
            },
            {
              "offset": "3",
              "width": "1",
              "name": "AP_READY",
              "access": "R",
              "description": "Control signal Register for 'ap_ready'."
            },
            {
              "offset": "4",
              "width": "3",
              "name": "RESERVED_1",
              "access": "R",
              "description": "Reserved.  0s on read."
            },
            {
              "offset": "7",
              "width": "1",
              "name": "AUTO_RESTART",
              "access": "RW",
              "description": "Control signal Register for 'auto_restart'."
            },
            {
              "offset": "8",
              "width": "1",
              "name": "RESERVED_2",
              "access": "R",
              "description": "Reserved.  0s on read."
            },
            {
              "offset": "9",
              "width": "1",
              "name": "INTERRUPT",
              "access": "R",
              "description": "Control signal Register for 'interrupt'."
            },
            {
              "offset": "10",
              "width": "22",
              "name": "RESERVED_3",
              "access": "R",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x04",
          "name": "GIER",
          "access": "RW",
          "description": "Global Interrupt Enable Register",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "Enable",
              "access": "RW",
              "description": "Master enable for the device interrupt output to the system interrupt controller: 0 = Disabled, 1 = Enabled"
            },
            {
              "offset": "1",
              "width": "31",
              "name": "RESERVED",
              "access": "R",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x08",
          "name": "IP_IER",
          "access": "RW",
          "description": "IP Interrupt Enable Register",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "CHAN0_INT_EN",
              "access": "RW",
              "description": "Enable Channel 0 (ap_done) Interrupt.  0 = Disabled, 1 = Enabled."
            },
            {
              "offset": "1",
              "width": "1",
              "name": "CHAN1_INT_EN",
              "access": "RW",
              "description": "Enable Channel 1 (ap_ready) Interrupt.  0 = Disabled, 1 = Enabled."
            },
            {
              "offset": "2",
              "width": "30",
              "name": "RESERVED_0",
              "access": "R",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x0c",
          "name": "IP_ISR",
          "access": "RW",
          "description": "IP Interrupt Status Register",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "CHAN0_INT_ST",
              "access": "RTOW",
              "description": "Channel 0 (ap_done) Interrupt Status. 0 = No Channel 0 interrupt, 1 = Channel 0 interrupt."
            },
            {
              "offset": "1",
              "width": "1",
              "name": "CHAN1_INT_ST",
              "access": "RTOW",
              "description": "Channel 1 (ap_ready) Interrupt Status. 0 = No Channel 1 interrupt, 1 = Channel 1 interrupt."
            },
            {
              "offset": "2",
              "width": "30",
              "name": "RESERVED_0",
              "access": "R",
              "description": "Reserved.  0s on read."
            }
          ]
        }
      ],
      "constraints": [
        {
          "constraint_type": "pragma interface",
          "mode": "s_axilite",
          "register_option": "0",
          "offset": "131072",
          "argName": "input"
        },
        {
          "constraint_type": "pragma interface",
          "mode": "s_axilite",
          "register_option": "0",
          "offset": "4194304",
          "argName": "outpad_23_a"
        }
      ]
    },
    "ap_clk": {
      "type": "clock",
      "busTypeName": "clock",
      "mode": "slave",
      "busParams": {
        "ASSOCIATED_BUSIF": "s_axi_BUS1",
        "ASSOCIATED_RESET": "ap_rst_n"
      },
      "portMap": {"ap_clk": "CLK"},
      "ports": ["ap_clk"]
    },
    "ap_rst_n": {
      "type": "reset",
      "busTypeName": "reset",
      "mode": "slave",
      "busParams": {"POLARITY": "ACTIVE_LOW"},
      "portMap": {"ap_rst_n": "RST"},
      "ports": ["ap_rst_n"]
    },
    "interrupt": {
      "type": "interrupt",
      "busTypeName": "interrupt",
      "mode": "master",
      "dataWidth": "1",
      "busParams": {"SENSITIVITY": "LEVEL_HIGH"},
      "portMap": {"interrupt": "INTERRUPT"},
      "ports": ["interrupt"]
    }
  },
  "RtlPorts": {
    "s_axi_BUS1_AWVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_BUS1_AWREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_BUS1_AWADDR": {
      "dir": "in",
      "width": "23"
    },
    "s_axi_BUS1_WVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_BUS1_WREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_BUS1_WDATA": {
      "dir": "in",
      "width": "32"
    },
    "s_axi_BUS1_WSTRB": {
      "dir": "in",
      "width": "4"
    },
    "s_axi_BUS1_ARVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_BUS1_ARREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_BUS1_ARADDR": {
      "dir": "in",
      "width": "23"
    },
    "s_axi_BUS1_RVALID": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_BUS1_RREADY": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_BUS1_RDATA": {
      "dir": "out",
      "width": "32"
    },
    "s_axi_BUS1_RRESP": {
      "dir": "out",
      "width": "2"
    },
    "s_axi_BUS1_BVALID": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_BUS1_BREADY": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_BUS1_BRESP": {
      "dir": "out",
      "width": "2"
    },
    "ap_clk": {
      "dir": "in",
      "width": "1"
    },
    "ap_rst_n": {
      "dir": "in",
      "width": "1"
    },
    "interrupt": {
      "dir": "out",
      "width": "1"
    }
  },
  "ModuleInfo": {
    "Hierarchy": {
      "ModuleName": "predict",
      "Instances": [
        {
          "ModuleName": "predict_Pipeline_INPUT_loop_Lstart",
          "InstanceName": "grp_predict_Pipeline_INPUT_loop_Lstart_fu_591"
        },
        {
          "ModuleName": "predict_Pipeline_INPUT_loop_W",
          "InstanceName": "grp_predict_Pipeline_INPUT_loop_W_fu_603"
        },
        {
          "ModuleName": "predict_Pipeline_INPUT_loop_Lend",
          "InstanceName": "grp_predict_Pipeline_INPUT_loop_Lend_fu_644"
        },
        {
          "ModuleName": "conv2d_433_42_433_42_1",
          "InstanceName": "grp_conv2d_433_42_433_42_1_fu_656",
          "Instances": [{
              "ModuleName": "conv2d_433_42_433_42_1_Pipeline_CONV_loop_row_CONV_loop_col",
              "InstanceName": "grp_conv2d_433_42_433_42_1_Pipeline_CONV_loop_row_CONV_loop_col_fu_195"
            }]
        },
        {
          "ModuleName": "conv2d_433_42_433_42_s",
          "InstanceName": "grp_conv2d_433_42_433_42_s_fu_715",
          "Instances": [{
              "ModuleName": "conv2d_433_42_433_42_Pipeline_CONV_loop_row_CONV_loop_col",
              "InstanceName": "grp_conv2d_433_42_433_42_Pipeline_CONV_loop_row_CONV_loop_col_fu_182"
            }]
        },
        {
          "ModuleName": "predict_Pipeline_BNORM_loop_row_BNORM_loop_col",
          "InstanceName": "grp_predict_Pipeline_BNORM_loop_row_BNORM_loop_col_fu_771"
        },
        {
          "ModuleName": "predict_Pipeline_P_CONV_1_M_CONV_M_loop_row_CONV_M_loop_col",
          "InstanceName": "grp_predict_Pipeline_P_CONV_1_M_CONV_M_loop_row_CONV_M_loop_col_fu_915"
        },
        {
          "ModuleName": "predict_Pipeline_P_MAXPOOL_0_MPOOL_loop_row_MPOOL_loop_col",
          "InstanceName": "grp_predict_Pipeline_P_MAXPOOL_0_MPOOL_loop_row_MPOOL_loop_col_fu_1067"
        },
        {
          "ModuleName": "predict_Pipeline_BNORM_loop_row_BNORM_loop_col3",
          "InstanceName": "grp_predict_Pipeline_BNORM_loop_row_BNORM_loop_col3_fu_1201"
        }
      ]
    },
    "Info": {
      "predict_Pipeline_INPUT_loop_Lstart": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "predict_Pipeline_INPUT_loop_W": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "predict_Pipeline_INPUT_loop_Lend": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "conv2d_433_42_433_42_1_Pipeline_CONV_loop_row_CONV_loop_col": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "conv2d_433_42_433_42_1": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "predict_Pipeline_BNORM_loop_row_BNORM_loop_col": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "conv2d_433_42_433_42_Pipeline_CONV_loop_row_CONV_loop_col": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "conv2d_433_42_433_42_s": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "predict_Pipeline_P_CONV_1_M_CONV_M_loop_row_CONV_M_loop_col": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "predict_Pipeline_BNORM_loop_row_BNORM_loop_col3": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "predict_Pipeline_P_MAXPOOL_0_MPOOL_loop_row_MPOOL_loop_col": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "predict": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      }
    },
    "Metrics": {
      "predict_Pipeline_INPUT_loop_Lstart": {
        "Latency": {
          "LatencyBest": "43",
          "LatencyAvg": "43",
          "LatencyWorst": "43",
          "PipelineII": "43",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "2.022"
        },
        "Loops": [{
            "Name": "INPUT_loop_Lstart",
            "TripCount": "41",
            "Latency": "41",
            "PipelineII": "1",
            "PipelineDepth": "1"
          }],
        "Area": {
          "FF": "8",
          "AVAIL_FF": "234240",
          "UTIL_FF": "~0",
          "LUT": "50",
          "AVAIL_LUT": "117120",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "288",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "1248",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "64",
          "UTIL_URAM": "0"
        }
      },
      "predict_Pipeline_INPUT_loop_W": {
        "Latency": {
          "LatencyBest": "42",
          "LatencyAvg": "42",
          "LatencyWorst": "42",
          "PipelineII": "42",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "2.474"
        },
        "Loops": [{
            "Name": "INPUT_loop_W",
            "TripCount": "40",
            "Latency": "40",
            "PipelineII": "1",
            "PipelineDepth": "2"
          }],
        "Area": {
          "FF": "21",
          "AVAIL_FF": "234240",
          "UTIL_FF": "~0",
          "LUT": "132",
          "AVAIL_LUT": "117120",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "288",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "1248",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "64",
          "UTIL_URAM": "0"
        }
      },
      "predict_Pipeline_INPUT_loop_Lend": {
        "Latency": {
          "LatencyBest": "43",
          "LatencyAvg": "43",
          "LatencyWorst": "43",
          "PipelineII": "43",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "2.035"
        },
        "Loops": [{
            "Name": "INPUT_loop_Lend",
            "TripCount": "41",
            "Latency": "41",
            "PipelineII": "1",
            "PipelineDepth": "1"
          }],
        "Area": {
          "FF": "8",
          "AVAIL_FF": "234240",
          "UTIL_FF": "~0",
          "LUT": "68",
          "AVAIL_LUT": "117120",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "288",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "1248",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "64",
          "UTIL_URAM": "0"
        }
      },
      "conv2d_433_42_433_42_1_Pipeline_CONV_loop_row_CONV_loop_col": {
        "Latency": {
          "LatencyBest": "17283",
          "LatencyAvg": "17283",
          "LatencyWorst": "17283",
          "PipelineII": "17283",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "7.016"
        },
        "Loops": [{
            "Name": "CONV_loop_row_CONV_loop_col",
            "TripCount": "17240",
            "Latency": "17281",
            "PipelineII": "1",
            "PipelineDepth": "43"
          }],
        "Area": {
          "DSP": "1",
          "AVAIL_DSP": "1248",
          "UTIL_DSP": "~0",
          "FF": "1671",
          "AVAIL_FF": "234240",
          "UTIL_FF": "~0",
          "LUT": "2680",
          "AVAIL_LUT": "117120",
          "UTIL_LUT": "2",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "288",
          "UTIL_BRAM": "0",
          "URAM": "0",
          "AVAIL_URAM": "64",
          "UTIL_URAM": "0"
        }
      },
      "conv2d_433_42_433_42_1": {
        "Latency": {
          "LatencyBest": "17285",
          "LatencyAvg": "17285",
          "LatencyWorst": "17285",
          "PipelineII": "17285",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "7.016"
        },
        "Area": {
          "BRAM_18K": "9",
          "AVAIL_BRAM": "288",
          "UTIL_BRAM": "3",
          "DSP": "1",
          "AVAIL_DSP": "1248",
          "UTIL_DSP": "~0",
          "FF": "1978",
          "AVAIL_FF": "234240",
          "UTIL_FF": "~0",
          "LUT": "2924",
          "AVAIL_LUT": "117120",
          "UTIL_LUT": "2",
          "URAM": "0",
          "AVAIL_URAM": "64",
          "UTIL_URAM": "0"
        }
      },
      "predict_Pipeline_BNORM_loop_row_BNORM_loop_col": {
        "Latency": {
          "LatencyBest": "17284",
          "LatencyAvg": "17284",
          "LatencyWorst": "17284",
          "PipelineII": "17284",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "7.016"
        },
        "Loops": [{
            "Name": "BNORM_loop_row_BNORM_loop_col",
            "TripCount": "17240",
            "Latency": "17282",
            "PipelineII": "1",
            "PipelineDepth": "44"
          }],
        "Area": {
          "DSP": "2",
          "AVAIL_DSP": "1248",
          "UTIL_DSP": "~0",
          "FF": "720",
          "AVAIL_FF": "234240",
          "UTIL_FF": "~0",
          "LUT": "353",
          "AVAIL_LUT": "117120",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "288",
          "UTIL_BRAM": "0",
          "URAM": "0",
          "AVAIL_URAM": "64",
          "UTIL_URAM": "0"
        }
      },
      "conv2d_433_42_433_42_Pipeline_CONV_loop_row_CONV_loop_col": {
        "Latency": {
          "LatencyBest": "17283",
          "LatencyAvg": "17283",
          "LatencyWorst": "17283",
          "PipelineII": "17283",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "7.016"
        },
        "Loops": [{
            "Name": "CONV_loop_row_CONV_loop_col",
            "TripCount": "17240",
            "Latency": "17281",
            "PipelineII": "1",
            "PipelineDepth": "43"
          }],
        "Area": {
          "DSP": "1",
          "AVAIL_DSP": "1248",
          "UTIL_DSP": "~0",
          "FF": "1671",
          "AVAIL_FF": "234240",
          "UTIL_FF": "~0",
          "LUT": "2680",
          "AVAIL_LUT": "117120",
          "UTIL_LUT": "2",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "288",
          "UTIL_BRAM": "0",
          "URAM": "0",
          "AVAIL_URAM": "64",
          "UTIL_URAM": "0"
        }
      },
      "conv2d_433_42_433_42_s": {
        "Latency": {
          "LatencyBest": "17285",
          "LatencyAvg": "17285",
          "LatencyWorst": "17285",
          "PipelineII": "17285",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "7.016"
        },
        "Area": {
          "DSP": "1",
          "AVAIL_DSP": "1248",
          "UTIL_DSP": "~0",
          "FF": "1963",
          "AVAIL_FF": "234240",
          "UTIL_FF": "~0",
          "LUT": "2862",
          "AVAIL_LUT": "117120",
          "UTIL_LUT": "2",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "288",
          "UTIL_BRAM": "0",
          "URAM": "0",
          "AVAIL_URAM": "64",
          "UTIL_URAM": "0"
        }
      },
      "predict_Pipeline_P_CONV_1_M_CONV_M_loop_row_CONV_M_loop_col": {
        "Latency": {
          "LatencyBest": "1086167",
          "LatencyAvg": "1086167",
          "LatencyWorst": "1086167",
          "PipelineII": "1086167",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "7.016"
        },
        "Loops": [{
            "Name": "P_CONV_1_M_CONV_M_loop_row_CONV_M_loop_col",
            "TripCount": "1086120",
            "Latency": "1086165",
            "PipelineII": "1",
            "PipelineDepth": "47"
          }],
        "Area": {
          "DSP": "6",
          "AVAIL_DSP": "1248",
          "UTIL_DSP": "~0",
          "FF": "2322",
          "AVAIL_FF": "234240",
          "UTIL_FF": "~0",
          "LUT": "8589",
          "AVAIL_LUT": "117120",
          "UTIL_LUT": "7",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "288",
          "UTIL_BRAM": "0",
          "URAM": "0",
          "AVAIL_URAM": "64",
          "UTIL_URAM": "0"
        }
      },
      "predict_Pipeline_BNORM_loop_row_BNORM_loop_col3": {
        "Latency": {
          "LatencyBest": "17284",
          "LatencyAvg": "17284",
          "LatencyWorst": "17284",
          "PipelineII": "17284",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "7.016"
        },
        "Loops": [{
            "Name": "BNORM_loop_row_BNORM_loop_col",
            "TripCount": "17240",
            "Latency": "17282",
            "PipelineII": "1",
            "PipelineDepth": "44"
          }],
        "Area": {
          "DSP": "2",
          "AVAIL_DSP": "1248",
          "UTIL_DSP": "~0",
          "FF": "720",
          "AVAIL_FF": "234240",
          "UTIL_FF": "~0",
          "LUT": "353",
          "AVAIL_LUT": "117120",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "288",
          "UTIL_BRAM": "0",
          "URAM": "0",
          "AVAIL_URAM": "64",
          "UTIL_URAM": "0"
        }
      },
      "predict_Pipeline_P_MAXPOOL_0_MPOOL_loop_row_MPOOL_loop_col": {
        "Latency": {
          "LatencyBest": "551686",
          "LatencyAvg": "551686",
          "LatencyWorst": "551686",
          "PipelineII": "551686",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "5.594"
        },
        "Loops": [{
            "Name": "P_MAXPOOL_0_MPOOL_loop_row_MPOOL_loop_col",
            "TripCount": "551680",
            "Latency": "551684",
            "PipelineII": "1",
            "PipelineDepth": "6"
          }],
        "Area": {
          "DSP": "3",
          "AVAIL_DSP": "1248",
          "UTIL_DSP": "~0",
          "FF": "301",
          "AVAIL_FF": "234240",
          "UTIL_FF": "~0",
          "LUT": "1417",
          "AVAIL_LUT": "117120",
          "UTIL_LUT": "1",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "288",
          "UTIL_BRAM": "0",
          "URAM": "0",
          "AVAIL_URAM": "64",
          "UTIL_URAM": "0"
        }
      },
      "predict": {
        "Latency": {
          "LatencyBest": "4997381",
          "LatencyAvg": "4997381",
          "LatencyWorst": "4997381",
          "PipelineII": "4997382",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "7.016"
        },
        "Loops": [
          {
            "Name": "INPUT_loop_H",
            "TripCount": "431",
            "Latency": "19395",
            "PipelineII": "",
            "PipelineDepth": "45"
          },
          {
            "Name": "P_CONV_0",
            "TripCount": "64",
            "Latency": "1106432",
            "PipelineII": "",
            "PipelineDepth": "17288"
          },
          {
            "Name": "P_BNORM_0",
            "TripCount": "64",
            "Latency": "1108160",
            "PipelineII": "",
            "PipelineDepth": "17315"
          },
          {
            "Name": "P_BNORM_1",
            "TripCount": "64",
            "Latency": "1108160",
            "PipelineII": "",
            "PipelineDepth": "17315"
          }
        ],
        "Area": {
          "BRAM_18K": "5707",
          "AVAIL_BRAM": "288",
          "UTIL_BRAM": "1981",
          "DSP": "63",
          "AVAIL_DSP": "1248",
          "UTIL_DSP": "5",
          "FF": "12652",
          "AVAIL_FF": "234240",
          "UTIL_FF": "5",
          "LUT": "30292",
          "AVAIL_LUT": "117120",
          "UTIL_LUT": "25",
          "URAM": "0",
          "AVAIL_URAM": "64",
          "UTIL_URAM": "0"
        }
      }
    }
  },
  "GenerateBdFiles": "0",
  "GenData": {
    "DataVersion": "0.2",
    "Time": "2023-06-25 00:58:42 +0100",
    "ToolName": "vitis_hls",
    "ToolVersion": "2022.2"
  }
}
