
ubuntu-preinstalled/dpkg-split:     file format elf32-littlearm


Disassembly of section .init:

00001780 <.init>:
    1780:	push	{r3, lr}
    1784:	bl	1d4c <fchmod@plt+0x110>
    1788:	pop	{r3, pc}

Disassembly of section .plt:

0000178c <calloc@plt-0x14>:
    178c:	push	{lr}		; (str lr, [sp, #-4]!)
    1790:	ldr	lr, [pc, #4]	; 179c <calloc@plt-0x4>
    1794:	add	lr, pc, lr
    1798:	ldr	pc, [lr, #8]!
    179c:	andeq	r0, r2, r4, asr r6

000017a0 <calloc@plt>:
    17a0:	add	ip, pc, #0, 12
    17a4:	add	ip, ip, #32, 20	; 0x20000
    17a8:	ldr	pc, [ip, #1620]!	; 0x654

000017ac <raise@plt>:
    17ac:	add	ip, pc, #0, 12
    17b0:	add	ip, ip, #32, 20	; 0x20000
    17b4:	ldr	pc, [ip, #1612]!	; 0x64c

000017b8 <fsync@plt>:
    17b8:	add	ip, pc, #0, 12
    17bc:	add	ip, ip, #32, 20	; 0x20000
    17c0:	ldr	pc, [ip, #1604]!	; 0x644

000017c4 <strcmp@plt>:
    17c4:			; <UNDEFINED> instruction: 0xe7fd4778
    17c8:	add	ip, pc, #0, 12
    17cc:	add	ip, ip, #32, 20	; 0x20000
    17d0:	ldr	pc, [ip, #1592]!	; 0x638

000017d4 <__cxa_finalize@plt>:
    17d4:	add	ip, pc, #0, 12
    17d8:	add	ip, ip, #32, 20	; 0x20000
    17dc:	ldr	pc, [ip, #1584]!	; 0x630

000017e0 <strtol@plt>:
    17e0:	add	ip, pc, #0, 12
    17e4:	add	ip, ip, #32, 20	; 0x20000
    17e8:	ldr	pc, [ip, #1576]!	; 0x628

000017ec <strcspn@plt>:
    17ec:	add	ip, pc, #0, 12
    17f0:	add	ip, ip, #32, 20	; 0x20000
    17f4:	ldr	pc, [ip, #1568]!	; 0x620

000017f8 <read@plt>:
    17f8:	add	ip, pc, #0, 12
    17fc:	add	ip, ip, #32, 20	; 0x20000
    1800:	ldr	pc, [ip, #1560]!	; 0x618

00001804 <fflush@plt>:
    1804:	add	ip, pc, #0, 12
    1808:	add	ip, ip, #32, 20	; 0x20000
    180c:	ldr	pc, [ip, #1552]!	; 0x610

00001810 <_setjmp@plt>:
    1810:	add	ip, pc, #0, 12
    1814:	add	ip, ip, #32, 20	; 0x20000
    1818:	ldr	pc, [ip, #1544]!	; 0x608

0000181c <free@plt>:
    181c:			; <UNDEFINED> instruction: 0xe7fd4778
    1820:	add	ip, pc, #0, 12
    1824:	add	ip, ip, #32, 20	; 0x20000
    1828:	ldr	pc, [ip, #1532]!	; 0x5fc

0000182c <fgets@plt>:
    182c:	add	ip, pc, #0, 12
    1830:	add	ip, ip, #32, 20	; 0x20000
    1834:	ldr	pc, [ip, #1524]!	; 0x5f4

00001838 <ferror@plt>:
    1838:	add	ip, pc, #0, 12
    183c:	add	ip, ip, #32, 20	; 0x20000
    1840:	ldr	pc, [ip, #1516]!	; 0x5ec

00001844 <strndup@plt>:
    1844:	add	ip, pc, #0, 12
    1848:	add	ip, ip, #32, 20	; 0x20000
    184c:	ldr	pc, [ip, #1508]!	; 0x5e4

00001850 <__vsnprintf_chk@plt>:
    1850:	add	ip, pc, #0, 12
    1854:	add	ip, ip, #32, 20	; 0x20000
    1858:	ldr	pc, [ip, #1500]!	; 0x5dc

0000185c <memcpy@plt>:
    185c:			; <UNDEFINED> instruction: 0xe7fd4778
    1860:	add	ip, pc, #0, 12
    1864:	add	ip, ip, #32, 20	; 0x20000
    1868:	ldr	pc, [ip, #1488]!	; 0x5d0

0000186c <execlp@plt>:
    186c:	add	ip, pc, #0, 12
    1870:	add	ip, ip, #32, 20	; 0x20000
    1874:	ldr	pc, [ip, #1480]!	; 0x5c8

00001878 <time@plt>:
    1878:	add	ip, pc, #0, 12
    187c:	add	ip, ip, #32, 20	; 0x20000
    1880:	ldr	pc, [ip, #1472]!	; 0x5c0

00001884 <memcmp@plt>:
    1884:	add	ip, pc, #0, 12
    1888:	add	ip, ip, #32, 20	; 0x20000
    188c:	ldr	pc, [ip, #1464]!	; 0x5b8

00001890 <_obstack_newchunk@plt>:
    1890:	add	ip, pc, #0, 12
    1894:	add	ip, ip, #32, 20	; 0x20000
    1898:	ldr	pc, [ip, #1456]!	; 0x5b0

0000189c <stpcpy@plt>:
    189c:	add	ip, pc, #0, 12
    18a0:	add	ip, ip, #32, 20	; 0x20000
    18a4:	ldr	pc, [ip, #1448]!	; 0x5a8

000018a8 <dcgettext@plt>:
    18a8:			; <UNDEFINED> instruction: 0xe7fd4778
    18ac:	add	ip, pc, #0, 12
    18b0:	add	ip, ip, #32, 20	; 0x20000
    18b4:	ldr	pc, [ip, #1436]!	; 0x59c

000018b8 <strdup@plt>:
    18b8:	add	ip, pc, #0, 12
    18bc:	add	ip, ip, #32, 20	; 0x20000
    18c0:	ldr	pc, [ip, #1428]!	; 0x594

000018c4 <__stack_chk_fail@plt>:
    18c4:	add	ip, pc, #0, 12
    18c8:	add	ip, ip, #32, 20	; 0x20000
    18cc:	ldr	pc, [ip, #1420]!	; 0x58c

000018d0 <obstack_free@plt>:
    18d0:	add	ip, pc, #0, 12
    18d4:	add	ip, ip, #32, 20	; 0x20000
    18d8:	ldr	pc, [ip, #1412]!	; 0x584

000018dc <_obstack_begin@plt>:
    18dc:	add	ip, pc, #0, 12
    18e0:	add	ip, ip, #32, 20	; 0x20000
    18e4:	ldr	pc, [ip, #1404]!	; 0x57c

000018e8 <unlink@plt>:
    18e8:			; <UNDEFINED> instruction: 0xe7fd4778
    18ec:	add	ip, pc, #0, 12
    18f0:	add	ip, ip, #32, 20	; 0x20000
    18f4:	ldr	pc, [ip, #1392]!	; 0x570

000018f8 <dup2@plt>:
    18f8:	add	ip, pc, #0, 12
    18fc:	add	ip, ip, #32, 20	; 0x20000
    1900:	ldr	pc, [ip, #1384]!	; 0x568

00001904 <realloc@plt>:
    1904:	add	ip, pc, #0, 12
    1908:	add	ip, ip, #32, 20	; 0x20000
    190c:	ldr	pc, [ip, #1376]!	; 0x560

00001910 <dup@plt>:
    1910:	add	ip, pc, #0, 12
    1914:	add	ip, ip, #32, 20	; 0x20000
    1918:	ldr	pc, [ip, #1368]!	; 0x558

0000191c <textdomain@plt>:
    191c:			; <UNDEFINED> instruction: 0xe7fd4778
    1920:	add	ip, pc, #0, 12
    1924:	add	ip, ip, #32, 20	; 0x20000
    1928:	ldr	pc, [ip, #1356]!	; 0x54c

0000192c <strcasecmp@plt>:
    192c:	add	ip, pc, #0, 12
    1930:	add	ip, ip, #32, 20	; 0x20000
    1934:	ldr	pc, [ip, #1348]!	; 0x544

00001938 <strsignal@plt>:
    1938:	add	ip, pc, #0, 12
    193c:	add	ip, ip, #32, 20	; 0x20000
    1940:	ldr	pc, [ip, #1340]!	; 0x53c

00001944 <__fxstat64@plt>:
    1944:	add	ip, pc, #0, 12
    1948:	add	ip, ip, #32, 20	; 0x20000
    194c:	ldr	pc, [ip, #1332]!	; 0x534

00001950 <sigaction@plt>:
    1950:	add	ip, pc, #0, 12
    1954:	add	ip, ip, #32, 20	; 0x20000
    1958:	ldr	pc, [ip, #1324]!	; 0x52c

0000195c <lseek64@plt>:
    195c:	add	ip, pc, #0, 12
    1960:	add	ip, ip, #32, 20	; 0x20000
    1964:	ldr	pc, [ip, #1316]!	; 0x524

00001968 <waitpid@plt>:
    1968:	add	ip, pc, #0, 12
    196c:	add	ip, ip, #32, 20	; 0x20000
    1970:	ldr	pc, [ip, #1308]!	; 0x51c

00001974 <creat64@plt>:
    1974:	add	ip, pc, #0, 12
    1978:	add	ip, ip, #32, 20	; 0x20000
    197c:	ldr	pc, [ip, #1300]!	; 0x514

00001980 <opendir@plt>:
    1980:	add	ip, pc, #0, 12
    1984:	add	ip, ip, #32, 20	; 0x20000
    1988:	ldr	pc, [ip, #1292]!	; 0x50c

0000198c <fnmatch@plt>:
    198c:	add	ip, pc, #0, 12
    1990:	add	ip, ip, #32, 20	; 0x20000
    1994:	ldr	pc, [ip, #1284]!	; 0x504

00001998 <open64@plt>:
    1998:	add	ip, pc, #0, 12
    199c:	add	ip, ip, #32, 20	; 0x20000
    19a0:	ldr	pc, [ip, #1276]!	; 0x4fc

000019a4 <__asprintf_chk@plt>:
    19a4:	add	ip, pc, #0, 12
    19a8:	add	ip, ip, #32, 20	; 0x20000
    19ac:	ldr	pc, [ip, #1268]!	; 0x4f4

000019b0 <getenv@plt>:
    19b0:	add	ip, pc, #0, 12
    19b4:	add	ip, ip, #32, 20	; 0x20000
    19b8:	ldr	pc, [ip, #1260]!	; 0x4ec

000019bc <puts@plt>:
    19bc:	add	ip, pc, #0, 12
    19c0:	add	ip, ip, #32, 20	; 0x20000
    19c4:	ldr	pc, [ip, #1252]!	; 0x4e4

000019c8 <malloc@plt>:
    19c8:	add	ip, pc, #0, 12
    19cc:	add	ip, ip, #32, 20	; 0x20000
    19d0:	ldr	pc, [ip, #1244]!	; 0x4dc

000019d4 <__libc_start_main@plt>:
    19d4:	add	ip, pc, #0, 12
    19d8:	add	ip, ip, #32, 20	; 0x20000
    19dc:	ldr	pc, [ip, #1236]!	; 0x4d4

000019e0 <strerror@plt>:
    19e0:	add	ip, pc, #0, 12
    19e4:	add	ip, ip, #32, 20	; 0x20000
    19e8:	ldr	pc, [ip, #1228]!	; 0x4cc

000019ec <dirname@plt>:
    19ec:	add	ip, pc, #0, 12
    19f0:	add	ip, ip, #32, 20	; 0x20000
    19f4:	ldr	pc, [ip, #1220]!	; 0x4c4

000019f8 <__gmon_start__@plt>:
    19f8:	add	ip, pc, #0, 12
    19fc:	add	ip, ip, #32, 20	; 0x20000
    1a00:	ldr	pc, [ip, #1212]!	; 0x4bc

00001a04 <rename@plt>:
    1a04:	add	ip, pc, #0, 12
    1a08:	add	ip, ip, #32, 20	; 0x20000
    1a0c:	ldr	pc, [ip, #1204]!	; 0x4b4

00001a10 <getpid@plt>:
    1a10:	add	ip, pc, #0, 12
    1a14:	add	ip, ip, #32, 20	; 0x20000
    1a18:	ldr	pc, [ip, #1196]!	; 0x4ac

00001a1c <exit@plt>:
    1a1c:	add	ip, pc, #0, 12
    1a20:	add	ip, ip, #32, 20	; 0x20000
    1a24:	ldr	pc, [ip, #1188]!	; 0x4a4

00001a28 <strlen@plt>:
    1a28:	add	ip, pc, #0, 12
    1a2c:	add	ip, ip, #32, 20	; 0x20000
    1a30:	ldr	pc, [ip, #1180]!	; 0x49c

00001a34 <strchr@plt>:
    1a34:	add	ip, pc, #0, 12
    1a38:	add	ip, ip, #32, 20	; 0x20000
    1a3c:	ldr	pc, [ip, #1172]!	; 0x494

00001a40 <__errno_location@plt>:
    1a40:	add	ip, pc, #0, 12
    1a44:	add	ip, ip, #32, 20	; 0x20000
    1a48:	ldr	pc, [ip, #1164]!	; 0x48c

00001a4c <strncasecmp@plt>:
    1a4c:	add	ip, pc, #0, 12
    1a50:	add	ip, ip, #32, 20	; 0x20000
    1a54:	ldr	pc, [ip, #1156]!	; 0x484

00001a58 <__sprintf_chk@plt>:
    1a58:	add	ip, pc, #0, 12
    1a5c:	add	ip, ip, #32, 20	; 0x20000
    1a60:	ldr	pc, [ip, #1148]!	; 0x47c

00001a64 <__vasprintf_chk@plt>:
    1a64:	add	ip, pc, #0, 12
    1a68:	add	ip, ip, #32, 20	; 0x20000
    1a6c:	ldr	pc, [ip, #1140]!	; 0x474

00001a70 <setvbuf@plt>:
    1a70:			; <UNDEFINED> instruction: 0xe7fd4778
    1a74:	add	ip, pc, #0, 12
    1a78:	add	ip, ip, #32, 20	; 0x20000
    1a7c:	ldr	pc, [ip, #1128]!	; 0x468

00001a80 <memset@plt>:
    1a80:			; <UNDEFINED> instruction: 0xe7fd4778
    1a84:	add	ip, pc, #0, 12
    1a88:	add	ip, ip, #32, 20	; 0x20000
    1a8c:	ldr	pc, [ip, #1116]!	; 0x45c

00001a90 <__printf_chk@plt>:
    1a90:	add	ip, pc, #0, 12
    1a94:	add	ip, ip, #32, 20	; 0x20000
    1a98:	ldr	pc, [ip, #1108]!	; 0x454

00001a9c <link@plt>:
    1a9c:	add	ip, pc, #0, 12
    1aa0:	add	ip, ip, #32, 20	; 0x20000
    1aa4:	ldr	pc, [ip, #1100]!	; 0x44c

00001aa8 <write@plt>:
    1aa8:	add	ip, pc, #0, 12
    1aac:	add	ip, ip, #32, 20	; 0x20000
    1ab0:	ldr	pc, [ip, #1092]!	; 0x444

00001ab4 <fileno@plt>:
    1ab4:	add	ip, pc, #0, 12
    1ab8:	add	ip, ip, #32, 20	; 0x20000
    1abc:	ldr	pc, [ip, #1084]!	; 0x43c

00001ac0 <__fprintf_chk@plt>:
    1ac0:	add	ip, pc, #0, 12
    1ac4:	add	ip, ip, #32, 20	; 0x20000
    1ac8:	ldr	pc, [ip, #1076]!	; 0x434

00001acc <memchr@plt>:
    1acc:	add	ip, pc, #0, 12
    1ad0:	add	ip, ip, #32, 20	; 0x20000
    1ad4:	ldr	pc, [ip, #1068]!	; 0x42c

00001ad8 <fclose@plt>:
    1ad8:			; <UNDEFINED> instruction: 0xe7fd4778
    1adc:	add	ip, pc, #0, 12
    1ae0:	add	ip, ip, #32, 20	; 0x20000
    1ae4:	ldr	pc, [ip, #1056]!	; 0x420

00001ae8 <pipe@plt>:
    1ae8:	add	ip, pc, #0, 12
    1aec:	add	ip, ip, #32, 20	; 0x20000
    1af0:	ldr	pc, [ip, #1048]!	; 0x418

00001af4 <__longjmp_chk@plt>:
    1af4:	add	ip, pc, #0, 12
    1af8:	add	ip, ip, #32, 20	; 0x20000
    1afc:	ldr	pc, [ip, #1040]!	; 0x410

00001b00 <fcntl64@plt>:
    1b00:	add	ip, pc, #0, 12
    1b04:	add	ip, ip, #32, 20	; 0x20000
    1b08:	ldr	pc, [ip, #1032]!	; 0x408

00001b0c <setlocale@plt>:
    1b0c:	add	ip, pc, #0, 12
    1b10:	add	ip, ip, #32, 20	; 0x20000
    1b14:	ldr	pc, [ip, #1024]!	; 0x400

00001b18 <sigemptyset@plt>:
    1b18:	add	ip, pc, #0, 12
    1b1c:	add	ip, ip, #32, 20	; 0x20000
    1b20:	ldr	pc, [ip, #1016]!	; 0x3f8

00001b24 <fork@plt>:
    1b24:	add	ip, pc, #0, 12
    1b28:	add	ip, ip, #32, 20	; 0x20000
    1b2c:	ldr	pc, [ip, #1008]!	; 0x3f0

00001b30 <strrchr@plt>:
    1b30:	add	ip, pc, #0, 12
    1b34:	add	ip, ip, #32, 20	; 0x20000
    1b38:	ldr	pc, [ip, #1000]!	; 0x3e8

00001b3c <readdir64@plt>:
    1b3c:	add	ip, pc, #0, 12
    1b40:	add	ip, ip, #32, 20	; 0x20000
    1b44:	ldr	pc, [ip, #992]!	; 0x3e0

00001b48 <putc@plt>:
    1b48:	add	ip, pc, #0, 12
    1b4c:	add	ip, ip, #32, 20	; 0x20000
    1b50:	ldr	pc, [ip, #984]!	; 0x3d8

00001b54 <dirfd@plt>:
    1b54:	add	ip, pc, #0, 12
    1b58:	add	ip, ip, #32, 20	; 0x20000
    1b5c:	ldr	pc, [ip, #976]!	; 0x3d0

00001b60 <__strtoll_internal@plt>:
    1b60:	add	ip, pc, #0, 12
    1b64:	add	ip, ip, #32, 20	; 0x20000
    1b68:	ldr	pc, [ip, #968]!	; 0x3c8

00001b6c <fopen64@plt>:
    1b6c:	add	ip, pc, #0, 12
    1b70:	add	ip, ip, #32, 20	; 0x20000
    1b74:	ldr	pc, [ip, #960]!	; 0x3c0

00001b78 <qsort@plt>:
    1b78:			; <UNDEFINED> instruction: 0xe7fd4778
    1b7c:	add	ip, pc, #0, 12
    1b80:	add	ip, ip, #32, 20	; 0x20000
    1b84:	ldr	pc, [ip, #948]!	; 0x3b4

00001b88 <strpbrk@plt>:
    1b88:	add	ip, pc, #0, 12
    1b8c:	add	ip, ip, #32, 20	; 0x20000
    1b90:	ldr	pc, [ip, #940]!	; 0x3ac

00001b94 <bindtextdomain@plt>:
    1b94:	add	ip, pc, #0, 12
    1b98:	add	ip, ip, #32, 20	; 0x20000
    1b9c:	ldr	pc, [ip, #932]!	; 0x3a4

00001ba0 <umask@plt>:
    1ba0:			; <UNDEFINED> instruction: 0xe7fd4778
    1ba4:	add	ip, pc, #0, 12
    1ba8:	add	ip, ip, #32, 20	; 0x20000
    1bac:	ldr	pc, [ip, #920]!	; 0x398

00001bb0 <scandir64@plt>:
    1bb0:	add	ip, pc, #0, 12
    1bb4:	add	ip, ip, #32, 20	; 0x20000
    1bb8:	ldr	pc, [ip, #912]!	; 0x390

00001bbc <isatty@plt>:
    1bbc:	add	ip, pc, #0, 12
    1bc0:	add	ip, ip, #32, 20	; 0x20000
    1bc4:	ldr	pc, [ip, #904]!	; 0x388

00001bc8 <fputs@plt>:
    1bc8:	add	ip, pc, #0, 12
    1bcc:	add	ip, ip, #32, 20	; 0x20000
    1bd0:	ldr	pc, [ip, #896]!	; 0x380

00001bd4 <strncmp@plt>:
    1bd4:	add	ip, pc, #0, 12
    1bd8:	add	ip, ip, #32, 20	; 0x20000
    1bdc:	ldr	pc, [ip, #888]!	; 0x378

00001be0 <abort@plt>:
    1be0:	add	ip, pc, #0, 12
    1be4:	add	ip, ip, #32, 20	; 0x20000
    1be8:	ldr	pc, [ip, #880]!	; 0x370

00001bec <close@plt>:
    1bec:			; <UNDEFINED> instruction: 0xe7fd4778
    1bf0:	add	ip, pc, #0, 12
    1bf4:	add	ip, ip, #32, 20	; 0x20000
    1bf8:	ldr	pc, [ip, #868]!	; 0x364

00001bfc <__lxstat64@plt>:
    1bfc:	add	ip, pc, #0, 12
    1c00:	add	ip, ip, #32, 20	; 0x20000
    1c04:	ldr	pc, [ip, #860]!	; 0x35c

00001c08 <dcngettext@plt>:
    1c08:	add	ip, pc, #0, 12
    1c0c:	add	ip, ip, #32, 20	; 0x20000
    1c10:	ldr	pc, [ip, #852]!	; 0x354

00001c14 <closedir@plt>:
    1c14:			; <UNDEFINED> instruction: 0xe7fd4778
    1c18:	add	ip, pc, #0, 12
    1c1c:	add	ip, ip, #32, 20	; 0x20000
    1c20:	ldr	pc, [ip, #840]!	; 0x348

00001c24 <__snprintf_chk@plt>:
    1c24:	add	ip, pc, #0, 12
    1c28:	add	ip, ip, #32, 20	; 0x20000
    1c2c:	ldr	pc, [ip, #832]!	; 0x340

00001c30 <strspn@plt>:
    1c30:	add	ip, pc, #0, 12
    1c34:	add	ip, ip, #32, 20	; 0x20000
    1c38:	ldr	pc, [ip, #824]!	; 0x338

00001c3c <fchmod@plt>:
    1c3c:	add	ip, pc, #0, 12
    1c40:	add	ip, ip, #32, 20	; 0x20000
    1c44:	ldr	pc, [ip, #816]!	; 0x330

Disassembly of section .text:

00001c48 <.text>:
    1c48:	ldrlt	r4, [r0, #-2082]!	; 0xfffff7de
    1c4c:	ldrbtmi	fp, [r8], #-131	; 0xffffff7d
    1c50:	tstls	r1, r1, lsr #26
    1c54:	stc2l	0, cr15, [r2, #-12]!
    1c58:	ldrbtmi	r4, [sp], #-2080	; 0xfffff7e0
    1c5c:	ldrbtmi	r4, [r8], #-3104	; 0xfffff3e0
    1c60:	ldc2	0, cr15, [r8, #-24]!	; 0xffffffe8
    1c64:	stmdbmi	r0!, {r0, r1, r2, r3, r4, r9, fp, lr}
    1c68:	ldrbtmi	sl, [sl], #-2049	; 0xfffff7ff
    1c6c:	ldrbtmi	r4, [r9], #-1148	; 0xfffffb84
    1c70:	blx	15bdc88 <fchmod@plt+0x15bc04c>
    1c74:			; <UNDEFINED> instruction: 0xf0026828
    1c78:	blmi	741224 <fchmod@plt+0x73f5e8>
    1c7c:	stmiapl	r5!, {r3, r5, sp, lr}^
    1c80:	biclt	r6, fp, fp, lsr #16
    1c84:	stmiapl	r3!, {r1, r3, r4, r8, r9, fp, lr}^
    1c88:	bicslt	r6, r8, r8, lsl r8
    1c8c:	stmdals	r1, {r0, r1, r9, fp, sp, lr}
    1c90:	blmi	613af8 <fchmod@plt+0x611ebc>
    1c94:	andcs	r4, r5, #24, 18	; 0x60000
    1c98:	ldrbtmi	r5, [r9], #-2275	; 0xfffff71d
    1c9c:			; <UNDEFINED> instruction: 0x4605681c
    1ca0:			; <UNDEFINED> instruction: 0xf7ff2000
    1ca4:	strmi	lr, [r1], -r4, lsl #28
    1ca8:			; <UNDEFINED> instruction: 0xf0034620
    1cac:			; <UNDEFINED> instruction: 0xf006fe79
    1cb0:	strtmi	pc, [r8], -r7, lsr #26
    1cb4:	ldclt	0, cr11, [r0, #-12]!
    1cb8:	ldrbtmi	r4, [r8], #-2064	; 0xfffff7f0
    1cbc:	stc2l	0, cr15, [ip, #-8]!
    1cc0:	ldrb	r6, [pc, r8, lsr #32]
    1cc4:	andcs	r4, r5, #229376	; 0x38000
    1cc8:			; <UNDEFINED> instruction: 0xf7ff4479
    1ccc:			; <UNDEFINED> instruction: 0xf004edf0
    1cd0:	svclt	0x0000f955
    1cd4:	andeq	sp, r0, r2, ror #20
    1cd8:	andeq	r0, r2, r6, asr r4
    1cdc:	andeq	fp, r0, sl, lsl #25
    1ce0:	andeq	r0, r2, r0, lsl #3
    1ce4:	andeq	ip, r0, r6, ror #3
    1ce8:	andeq	pc, r1, lr, lsl #23
    1cec:	andeq	r0, r0, r8, lsl #4
    1cf0:			; <UNDEFINED> instruction: 0x000001b0
    1cf4:			; <UNDEFINED> instruction: 0x000001b8
    1cf8:	andeq	ip, r0, sl, lsr r1
    1cfc:	andeq	ip, r0, r2, asr r0
    1d00:	strdeq	ip, [r0], -r4
    1d04:	bleq	3de48 <fchmod@plt+0x3c20c>
    1d08:	cdpeq	0, 0, cr15, cr0, cr15, {2}
    1d0c:	strbtmi	fp, [sl], -r2, lsl #24
    1d10:	strlt	fp, [r1], #-1028	; 0xfffffbfc
    1d14:	ldrdge	pc, [r4], -pc	; <UNPREDICTABLE>
    1d18:	ldrmi	sl, [sl], #776	; 0x308
    1d1c:	ldrdgt	pc, [r0], -pc	; <UNPREDICTABLE>
    1d20:	andgt	pc, ip, sl, asr r8	; <UNPREDICTABLE>
    1d24:	stcgt	8, cr15, [r4, #-308]	; 0xfffffecc
    1d28:			; <UNDEFINED> instruction: 0xf85a4b06
    1d2c:	stmdami	r6, {r0, r1, ip, sp}
    1d30:	andeq	pc, r0, sl, asr r8	; <UNPREDICTABLE>
    1d34:	mcr	7, 2, pc, cr14, cr15, {7}	; <UNPREDICTABLE>
    1d38:	svc	0x0052f7ff
    1d3c:	strheq	r0, [r2], -r4
    1d40:	andeq	r0, r0, r8, lsl #3
    1d44:	andeq	r0, r0, r0, ror #3
    1d48:	andeq	r0, r0, ip, ror #3
    1d4c:	ldr	r3, [pc, #20]	; 1d68 <fchmod@plt+0x12c>
    1d50:	ldr	r2, [pc, #20]	; 1d6c <fchmod@plt+0x130>
    1d54:	add	r3, pc, r3
    1d58:	ldr	r2, [r3, r2]
    1d5c:	cmp	r2, #0
    1d60:	bxeq	lr
    1d64:	b	19f8 <__gmon_start__@plt>
    1d68:	muleq	r2, r4, r0
    1d6c:	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    1d70:	blmi	1d3d90 <fchmod@plt+0x1d2154>
    1d74:	bmi	1d2f5c <fchmod@plt+0x1d1320>
    1d78:	addmi	r4, r3, #2063597568	; 0x7b000000
    1d7c:	andle	r4, r3, sl, ror r4
    1d80:	ldmpl	r3, {r0, r2, r8, r9, fp, lr}^
    1d84:	ldrmi	fp, [r8, -r3, lsl #2]
    1d88:	svclt	0x00004770
    1d8c:	andeq	r0, r2, r0, lsr r3
    1d90:	andeq	r0, r2, ip, lsr #6
    1d94:	andeq	r0, r2, r0, ror r0
    1d98:	muleq	r0, r0, r1
    1d9c:	stmdbmi	r9, {r3, fp, lr}
    1da0:	bmi	252f88 <fchmod@plt+0x25134c>
    1da4:	bne	252f90 <fchmod@plt+0x251354>
    1da8:	svceq	0x00cb447a
    1dac:			; <UNDEFINED> instruction: 0x01a1eb03
    1db0:	andle	r1, r3, r9, asr #32
    1db4:	ldmpl	r3, {r0, r2, r8, r9, fp, lr}^
    1db8:	ldrmi	fp, [r8, -r3, lsl #2]
    1dbc:	svclt	0x00004770
    1dc0:	andeq	r0, r2, r4, lsl #6
    1dc4:	andeq	r0, r2, r0, lsl #6
    1dc8:	andeq	r0, r2, r4, asr #32
    1dcc:	strdeq	r0, [r0], -ip
    1dd0:	blmi	2af1f8 <fchmod@plt+0x2ad5bc>
    1dd4:	ldrbtmi	r4, [fp], #-2570	; 0xfffff5f6
    1dd8:	ldmdavc	fp, {r1, r3, r4, r5, r6, sl, lr}
    1ddc:	blmi	270390 <fchmod@plt+0x26e754>
    1de0:	ldrdlt	r5, [r3, -r3]!
    1de4:	ldrbtmi	r4, [fp], #-2824	; 0xfffff4f8
    1de8:			; <UNDEFINED> instruction: 0xf7ff6818
    1dec:			; <UNDEFINED> instruction: 0xf7ffecf4
    1df0:	blmi	1c1cf4 <fchmod@plt+0x1c00b8>
    1df4:	ldrbtmi	r2, [fp], #-513	; 0xfffffdff
    1df8:	stclt	0, cr7, [r8, #-104]	; 0xffffff98
    1dfc:	andeq	r0, r2, lr, asr #5
    1e00:	andeq	r0, r2, r4, lsl r0
    1e04:	andeq	r0, r0, ip, lsl #3
    1e08:	andeq	r0, r2, sl, lsl r2
    1e0c:	andeq	r0, r2, lr, lsr #5
    1e10:	svclt	0x0000e7c4
    1e14:	mvnsmi	lr, #737280	; 0xb4000
    1e18:	bmi	893864 <fchmod@plt+0x891c28>
    1e1c:	blmi	8ae030 <fchmod@plt+0x8ac3f4>
    1e20:	ldrbtmi	r4, [sl], #-1540	; 0xfffff9fc
    1e24:	ldmpl	r3, {r3, r7, r9, sl, lr}^
    1e28:	movwls	r6, #6171	; 0x181b
    1e2c:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    1e30:	mcr	7, 0, pc, cr6, cr15, {7}	; <UNPREDICTABLE>
    1e34:	andcs	r2, sl, #0, 6
    1e38:	andvs	r4, r3, r9, ror #12
    1e3c:	strtmi	r4, [r0], -r5, lsl #12
    1e40:	mcr	7, 4, pc, cr14, cr15, {7}	; <UNPREDICTABLE>
    1e44:	adcmi	r9, r3, #0, 22
    1e48:	ldmdavc	fp, {r0, r1, r4, ip, lr, pc}
    1e4c:	stmdacs	r0, {r0, r1, r3, r7, r8, fp, ip, sp, pc}
    1e50:	movweq	pc, #369	; 0x171	; <UNPREDICTABLE>
    1e54:	stmdavs	fp!, {r0, r3, r4, r8, r9, fp, ip, lr, pc}
    1e58:	andsle	r2, r6, r2, lsr #22
    1e5c:	blmi	4946b0 <fchmod@plt+0x492a74>
    1e60:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    1e64:	blls	5bed4 <fchmod@plt+0x5a298>
    1e68:	tstle	r8, sl, asr r0
    1e6c:	pop	{r0, r1, ip, sp, pc}
    1e70:	stmdbmi	pc, {r4, r5, r6, r7, r8, r9, pc}	; <UNPREDICTABLE>
    1e74:	andcs	r2, r0, r5, lsl #4
    1e78:			; <UNDEFINED> instruction: 0xf7ff4479
    1e7c:	bls	3d2e4 <fchmod@plt+0x3b6a8>
    1e80:	strbmi	r4, [r1], -fp, asr #12
    1e84:			; <UNDEFINED> instruction: 0xf0037812
    1e88:	stmdbmi	sl, {r0, r3, r8, fp, ip, sp, lr, pc}
    1e8c:	andcs	r2, r0, r5, lsl #4
    1e90:			; <UNDEFINED> instruction: 0xf7ff4479
    1e94:	strbmi	lr, [sl], -ip, lsl #26
    1e98:			; <UNDEFINED> instruction: 0xf0034641
    1e9c:			; <UNDEFINED> instruction: 0xf7fff8ff
    1ea0:	svclt	0x0000ed12
    1ea4:	andeq	pc, r1, sl, asr #31
    1ea8:	andeq	r0, r0, ip, lsr #3
    1eac:	andeq	pc, r1, ip, lsl #31
    1eb0:	andeq	sl, r0, ip, lsl #31
    1eb4:	andeq	sl, r0, ip, lsr #31
    1eb8:	mvnsmi	lr, sp, lsr #18
    1ebc:	stmdavs	r6, {r0, r1, r2, r3, r9, sl, lr}
    1ec0:	cmnlt	r6, #144, 12	; 0x9000000
    1ec4:	tstcs	sl, r5, lsl #12
    1ec8:			; <UNDEFINED> instruction: 0xf7ff4630
    1ecc:			; <UNDEFINED> instruction: 0x4604edb4
    1ed0:	addmi	fp, r6, #224, 2	; 0x38
    1ed4:	movweq	pc, #4352	; 0x1100	; <UNPREDICTABLE>
    1ed8:	andle	r6, ip, #43	; 0x2b
    1edc:	and	r4, r1, r5, lsl #12
    1ee0:			; <UNDEFINED> instruction: 0xd00d42b5
    1ee4:	stceq	8, cr15, [r1], {21}
    1ee8:	strtmi	r2, [ip], -r4, lsl #2
    1eec:			; <UNDEFINED> instruction: 0xf0023d01
    1ef0:	stmdacs	r0, {r0, r5, sl, fp, ip, sp, lr, pc}
    1ef4:	movwcs	sp, #500	; 0x1f4
    1ef8:	eorvc	r4, r3, r0, lsr r6
    1efc:	ldrhhi	lr, [r0, #141]!	; 0x8d
    1f00:	movwcs	r4, #1588	; 0x634
    1f04:	eorvc	r4, r3, r0, lsr r6
    1f08:	ldrhhi	lr, [r0, #141]!	; 0x8d
    1f0c:	andcs	r4, r5, #147456	; 0x24000
    1f10:			; <UNDEFINED> instruction: 0xf7ff4479
    1f14:	strbmi	lr, [r2], -ip, asr #25
    1f18:			; <UNDEFINED> instruction: 0xf0034639
    1f1c:	stmdbmi	r6, {r0, r1, r2, r3, r4, r5, r7, fp, ip, sp, lr, pc}
    1f20:	ldrtmi	r2, [r0], -r5, lsl #4
    1f24:			; <UNDEFINED> instruction: 0xf7ff4479
    1f28:	strbmi	lr, [r2], -r2, asr #25
    1f2c:			; <UNDEFINED> instruction: 0xf0034639
    1f30:	svclt	0x0000f8b5
    1f34:	andeq	sl, r0, ip, lsl #31
    1f38:	andeq	sl, r0, ip, asr #30
    1f3c:	svcmi	0x00f0e92d
    1f40:	sfm	f2, 4, [sp, #-32]!	; 0xffffffe0
    1f44:	strmi	r8, [r4], -r2, lsl #22
    1f48:	strvc	pc, [ip, #2271]	; 0x8df
    1f4c:			; <UNDEFINED> instruction: 0xf8df460d
    1f50:	ldrbtmi	r3, [pc], #-1420	; 1f58 <fchmod@plt+0x31c>
    1f54:	adclt	r6, r1, r0, lsl #19
    1f58:	ldmpl	fp!, {r0, r2, r3, r4, r9, sl, fp, sp, pc}^
    1f5c:	ldmdavs	fp, {r0, r4, r5, r9, sl, lr}
    1f60:			; <UNDEFINED> instruction: 0xf04f931f
    1f64:			; <UNDEFINED> instruction: 0xf0030300
    1f68:	stmdacs	r8, {r0, r1, r3, r4, r5, r6, r8, r9, fp, ip, sp, lr, pc}
    1f6c:	stmdacs	r0, {r0, r1, r4, ip, lr, pc}
    1f70:	eorhi	pc, ip, #192, 4
    1f74:			; <UNDEFINED> instruction: 0xf8df2000
    1f78:			; <UNDEFINED> instruction: 0xf8df2568
    1f7c:	ldrbtmi	r3, [sl], #-1376	; 0xfffffaa0
    1f80:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    1f84:	subsmi	r9, sl, pc, lsl fp
    1f88:	andshi	pc, lr, #64	; 0x40
    1f8c:	ldc	0, cr11, [sp], #132	; 0x84
    1f90:	pop	{r1, r8, r9, fp, pc}
    1f94:	bls	765f5c <fchmod@plt+0x764320>
    1f98:	msrmi	CPSR_c, #70254592	; 0x4300000
    1f9c:	msrcs	SPSR_c, #1879048204	; 0x7000000c
    1fa0:			; <UNDEFINED> instruction: 0xd1e7429a
    1fa4:			; <UNDEFINED> instruction: 0xf6466872
    1fa8:			; <UNDEFINED> instruction: 0xf6c00363
    1fac:	addsmi	r2, sl, #-134217728	; 0xf8000000
    1fb0:			; <UNDEFINED> instruction: 0xf10dd1e0
    1fb4:	stmibvs	r0!, {r3, r4, r5, r9, fp}
    1fb8:			; <UNDEFINED> instruction: 0x4651223c
    1fbc:	blx	143dfd2 <fchmod@plt+0x143c396>
    1fc0:			; <UNDEFINED> instruction: 0xf040283c
    1fc4:			; <UNDEFINED> instruction: 0x46508211
    1fc8:			; <UNDEFINED> instruction: 0xff3af001
    1fcc:	vpmax.s8	d25, d6, d14
    1fd0:			; <UNDEFINED> instruction: 0xf6c65364
    1fd4:	addsmi	r1, sl, #-2013265919	; 0x88000001
    1fd8:	bls	3f6710 <fchmod@plt+0x3f4ad4>
    1fdc:	msrvs	SPSR_c, #73400320	; 0x4600000
    1fe0:	msrcc	CPSR_fsc, #1879048204	; 0x7000000c
    1fe4:			; <UNDEFINED> instruction: 0xd1c5429a
    1fe8:			; <UNDEFINED> instruction: 0xf6469a10
    1fec:	vbic.i32	q10, #28672	; 0x00007000
    1ff0:	addsmi	r4, sl, #-1543503871	; 0xa4000001
    1ff4:			; <UNDEFINED> instruction: 0xf89dd1be
    1ff8:	cdpcs	0, 0, cr6, cr0, cr4, {2}
    1ffc:			; <UNDEFINED> instruction: 0x4650d1ba
    2000:			; <UNDEFINED> instruction: 0xff7af001
    2004:			; <UNDEFINED> instruction: 0xf0402800
    2008:			; <UNDEFINED> instruction: 0x465181fd
    200c:			; <UNDEFINED> instruction: 0xf0014620
    2010:			; <UNDEFINED> instruction: 0xf8dfff2d
    2014:	ldrbtmi	r6, [lr], #-1232	; 0xfffffb30
    2018:	addsmi	r6, r8, #3342336	; 0x330000
    201c:			; <UNDEFINED> instruction: 0xf0804680
    2020:	ldmdavs	r1!, {r0, r1, r3, r4, r5, r7, r8, pc}^
    2024:	stmdbeq	r1, {r3, r8, ip, sp, lr, pc}
    2028:			; <UNDEFINED> instruction: 0xf02969a0
    202c:	movwls	r0, #17153	; 0x4301
    2030:			; <UNDEFINED> instruction: 0xf003461a
    2034:	blls	140c90 <fchmod@plt+0x13f054>
    2038:			; <UNDEFINED> instruction: 0xf0404298
    203c:			; <UNDEFINED> instruction: 0xf8df81f5
    2040:			; <UNDEFINED> instruction: 0xf01834a8
    2044:	ldrbtmi	r0, [fp], #-3841	; 0xfffff0ff
    2048:	andle	r6, r5, pc, asr r8
    204c:	andls	pc, r9, r7, lsl r8	; <UNPREDICTABLE>
    2050:	svceq	0x000af1b9
    2054:	eorshi	pc, r6, #64	; 0x40
    2058:	stmdbeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    205c:			; <UNDEFINED> instruction: 0xf8074642
    2060:	strbmi	r9, [r9], -r8
    2064:			; <UNDEFINED> instruction: 0xf7ff4638
    2068:			; <UNDEFINED> instruction: 0x4680ed32
    206c:			; <UNDEFINED> instruction: 0xf0402800
    2070:			; <UNDEFINED> instruction: 0xf8d481d2
    2074:	andcs	fp, r5, #0
    2078:	ldrbtne	pc, [r0], #-2271	; 0xfffff721	; <UNPREDICTABLE>
    207c:	ldmdbeq	r4!, {r0, r2, r3, r8, ip, sp, lr, pc}
    2080:	ldrbtmi	r9, [r9], #-1805	; 0xfffff8f3
    2084:	andlt	pc, r8, r5, asr #17
    2088:	ldc	7, cr15, [r0], {255}	; 0xff
    208c:			; <UNDEFINED> instruction: 0x46024659
    2090:			; <UNDEFINED> instruction: 0xf7ff4648
    2094:			; <UNDEFINED> instruction: 0x4601ff11
    2098:			; <UNDEFINED> instruction: 0xf0024628
    209c:	strmi	pc, [r7], -r9, lsl #23
    20a0:			; <UNDEFINED> instruction: 0xf0402800
    20a4:	stmdavs	fp!, {r0, r2, r9, pc}
    20a8:			; <UNDEFINED> instruction: 0xf0402b02
    20ac:			; <UNDEFINED> instruction: 0xf8df81f7
    20b0:	andcs	r1, r5, #64, 8	; 0x40000000
    20b4:	ldrdhi	pc, [r0], -r4
    20b8:			; <UNDEFINED> instruction: 0xf7ff4479
    20bc:			; <UNDEFINED> instruction: 0x4641ebf8
    20c0:	strbmi	r4, [r8], -r2, lsl #12
    20c4:	mrc2	7, 7, pc, cr8, cr15, {7}
    20c8:	stc2	0, cr15, [r8, #-12]
    20cc:	strtne	pc, [r4], #-2271	; 0xfffff721
    20d0:	ldrdhi	pc, [r0], -r4
    20d4:	ldrbtmi	r2, [r9], #-517	; 0xfffffdfb
    20d8:	ldrtmi	r6, [r8], -r8, ror #1
    20dc:	bl	ff9c00e0 <fchmod@plt+0xff9be4a4>
    20e0:	strmi	r4, [r2], -r1, asr #12
    20e4:			; <UNDEFINED> instruction: 0xf7ff4648
    20e8:			; <UNDEFINED> instruction: 0xf003fee7
    20ec:			; <UNDEFINED> instruction: 0xf8dffcf7
    20f0:			; <UNDEFINED> instruction: 0xf8d41408
    20f4:	andcs	r8, r5, #0
    20f8:			; <UNDEFINED> instruction: 0x61284479
    20fc:			; <UNDEFINED> instruction: 0xf7ff4638
    2100:			; <UNDEFINED> instruction: 0x4641ebd6
    2104:	strbmi	r4, [r8], -r2, lsl #12
    2108:	mrc2	7, 6, pc, cr6, cr15, {7}
    210c:	stc2l	0, cr15, [r6], #12
    2110:	strmi	r6, [r0], r8, lsr #3
    2114:	stc	7, cr15, [r8], {255}	; 0xff
    2118:			; <UNDEFINED> instruction: 0xf0402820
    211c:	ldmibmi	r7!, {r0, r2, r4, r5, r7, r8, pc}^
    2120:	ldrbtmi	r4, [r9], #-1600	; 0xfffff9c0
    2124:	stc	7, cr15, [r4, #1020]	; 0x3fc
    2128:			; <UNDEFINED> instruction: 0xf0402820
    212c:			; <UNDEFINED> instruction: 0xf8df81ad
    2130:	andcs	fp, r5, #208, 6	; 0x40000003
    2134:	ldrtmi	r6, [r8], -r3, lsr #16
    2138:			; <UNDEFINED> instruction: 0xf8df44fb
    213c:	ldrbmi	r8, [r9], -r8, asr #7
    2140:			; <UNDEFINED> instruction: 0xf7ff9305
    2144:	blls	17d01c <fchmod@plt+0x17b3e0>
    2148:			; <UNDEFINED> instruction: 0x461944f8
    214c:	strbmi	r4, [r8], -r2, lsl #12
    2150:	mrc2	7, 5, pc, cr2, cr15, {7}
    2154:	ldrbmi	r6, [r9], -r3, lsr #16
    2158:	movwls	r2, #20997	; 0x5205
    215c:	ldrtmi	r4, [r8], -r3, lsl #13
    2160:	bl	fe940164 <fchmod@plt+0xfe93e528>
    2164:	ldrmi	r9, [r9], -r5, lsl #22
    2168:	ldrbmi	r4, [r8], -r2, lsl #12
    216c:	mrc2	7, 2, pc, cr2, cr15, {7}
    2170:	ldrdlt	pc, [r0], -r4
    2174:	strmi	r4, [r2], -fp, lsl #12
    2178:	stmib	r5, {r0, r6, r9, sl, lr}^
    217c:	ldrtmi	r2, [r8], -r8, lsl #6
    2180:			; <UNDEFINED> instruction: 0xf7ff2205
    2184:			; <UNDEFINED> instruction: 0x4659eb94
    2188:	strbmi	r4, [r8], -r2, lsl #12
    218c:	mrc2	7, 4, pc, cr4, cr15, {7}
    2190:	andcs	r4, r5, #68157440	; 0x4100000
    2194:	ldrdlt	pc, [r0], -r4
    2198:	ldrtmi	r4, [r8], -r0, lsl #13
    219c:	bl	fe1c01a0 <fchmod@plt+0xfe1be564>
    21a0:			; <UNDEFINED> instruction: 0x46024659
    21a4:			; <UNDEFINED> instruction: 0xf7ff4640
    21a8:			; <UNDEFINED> instruction: 0xf8d4fe35
    21ac:	andcs	r8, r5, #0
    21b0:	smlabteq	ip, r5, r9, lr
    21b4:	ldmibmi	r4, {r3, r4, r5, r9, sl, lr}^
    21b8:			; <UNDEFINED> instruction: 0xf7ff4479
    21bc:			; <UNDEFINED> instruction: 0x4641eb78
    21c0:	strbmi	r4, [r8], -r2, lsl #12
    21c4:	mrc2	7, 3, pc, cr8, cr15, {7}
    21c8:	adfep	f2, f0, #10.0
    21cc:			; <UNDEFINED> instruction: 0xf7ff0a10
    21d0:	andcs	lr, r5, #12800	; 0x3200
    21d4:	stmdacs	r0, {r7, r9, sl, lr}
    21d8:	mrshi	pc, SPSR	; <UNPREDICTABLE>
    21dc:	blvc	80204 <fchmod@plt+0x7e5c8>
    21e0:	stmdavs	r3!, {r3, r4, r5, r9, sl, lr}
    21e4:	ldrbtmi	r4, [r9], #-2505	; 0xfffff637
    21e8:			; <UNDEFINED> instruction: 0xf7ff9305
    21ec:	blls	17cf74 <fchmod@plt+0x17b338>
    21f0:			; <UNDEFINED> instruction: 0x46024619
    21f4:			; <UNDEFINED> instruction: 0xf7ff4640
    21f8:			; <UNDEFINED> instruction: 0xf06ffe0d
    21fc:			; <UNDEFINED> instruction: 0xf1104200
    2200:	movwls	r3, #9215	; 0x23ff
    2204:	mvnscc	pc, #1073741840	; 0x40000010
    2208:	ldmib	sp, {r0, r1, r8, r9, ip, pc}^
    220c:	movwcs	fp, #3074	; 0xc02
    2210:	svclt	0x0008459c
    2214:			; <UNDEFINED> instruction: 0xf0804593
    2218:	ldmibmi	sp!, {r0, r1, r2, r5, r8, pc}
    221c:	rscvs	r2, r8, #1342177280	; 0x50000000
    2220:	ldrbtmi	r4, [r9], #-1592	; 0xfffff9c8
    2224:			; <UNDEFINED> instruction: 0xf7ff6827
    2228:	ldrtmi	lr, [r9], -r2, asr #22
    222c:	cfmsub32	mvax0, mvfx4, mvfx8, mvfx2
    2230:			; <UNDEFINED> instruction: 0xf7ff0a10
    2234:	stmdacs	r1, {r0, r1, r2, r3, r5, r6, r7, r8, sl, fp, ip, sp, lr, pc}
    2238:			; <UNDEFINED> instruction: 0xf1714607
    223c:	strmi	r0, [r8], r0, lsl #6
    2240:	smlabthi	r9, r0, r2, pc	; <UNPREDICTABLE>
    2244:	smlattcs	r0, r8, sl, r6
    2248:	bl	1c52d30 <fchmod@plt+0x1c510f4>
    224c:	vsubw.s8	q8, q0, d8
    2250:	blls	362660 <fchmod@plt+0x360a24>
    2254:	ldmdavc	fp, {r0, r1, r2, r3, r5, r7, r9, sp, lr}
    2258:			; <UNDEFINED> instruction: 0xf0402b00
    225c:	movwcs	r8, #165	; 0xa5
    2260:	stmibvs	r0!, {r0, r1, r3, r5, r6, r8, sp, lr}
    2264:			; <UNDEFINED> instruction: 0x4651223c
    2268:			; <UNDEFINED> instruction: 0xf9faf003
    226c:			; <UNDEFINED> instruction: 0xf040283c
    2270:			; <UNDEFINED> instruction: 0x465080b6
    2274:	stc2l	0, cr15, [r4, #4]!
    2278:			; <UNDEFINED> instruction: 0xf0014650
    227c:	andls	pc, r9, sp, lsr lr	; <UNPREDICTABLE>
    2280:			; <UNDEFINED> instruction: 0xf0402800
    2284:			; <UNDEFINED> instruction: 0xf8da80df
    2288:	vhadd.s8	d18, d6, d0
    228c:	vqdmlal.s<illegal width 8>	<illegal reg q8.5>, d6, d0[5]
    2290:	addsmi	r1, sl, #116, 6	; 0xd0000001
    2294:	ldmibmi	pc, {r0, r1, r2, ip, lr, pc}	; <UNPREDICTABLE>
    2298:	ldrbtmi	r2, [r9], #-517	; 0xfffffdfb
    229c:	bl	1c02a0 <fchmod@plt+0x1be664>
    22a0:			; <UNDEFINED> instruction: 0xf0026821
    22a4:			; <UNDEFINED> instruction: 0x4651fefb
    22a8:			; <UNDEFINED> instruction: 0xf0014620
    22ac:	bvs	feb01a30 <fchmod@plt+0xfeaffdf4>
    22b0:			; <UNDEFINED> instruction: 0x670ce9d5
    22b4:	ldfccp	f7, [pc], #12	; 22c8 <fchmod@plt+0x68c>
    22b8:	movwls	r6, #35434	; 0x8a6a
    22bc:	blge	1c1174 <fchmod@plt+0x1bf538>
    22c0:	stmib	sp, {r0, r1, r3, r5, r9, fp, sp, lr}^
    22c4:	andls	r6, fp, #524288	; 0x80000
    22c8:	stmib	sp, {r1, r3, r8, r9, ip, pc}^
    22cc:	strmi	sl, [r0], r6, lsl #22
    22d0:			; <UNDEFINED> instruction: 0x468918f0
    22d4:	bl	11dce88 <fchmod@plt+0x11db24c>
    22d8:	ldrtmi	r0, [r2], -r2, lsl #2
    22dc:			; <UNDEFINED> instruction: 0xf1109e03
    22e0:	movwls	r3, #20735	; 0x50ff
    22e4:			; <UNDEFINED> instruction: 0xf141463b
    22e8:	stmib	r5, {r0, r1, r2, r3, r4, r5, r6, r7, r8, ip, sp}^
    22ec:	blx	324736 <fchmod@plt+0x322afa>
    22f0:			; <UNDEFINED> instruction: 0xf04fb706
    22f4:	strls	r0, [r7, -r0, lsl #22]
    22f8:	ldrtmi	r9, [sl], r5, lsl #30
    22fc:	ldmib	sp, {r0, r1, r2, r3, r4, r6, r9, sl, lr}^
    2300:	stmib	r5, {r1, r2, sl, fp, ip, sp, pc}^
    2304:			; <UNDEFINED> instruction: 0xf00abc0e
    2308:	addmi	pc, pc, #29440	; 0x7300
    230c:	strmi	fp, [r2, #3848]	; 0xf08
    2310:	addhi	pc, pc, r0, asr #32
    2314:	bls	168f3c <fchmod@plt+0x167300>
    2318:			; <UNDEFINED> instruction: 0xd1084293
    231c:	ldrdeq	lr, [r6, -sp]
    2320:	bne	6e8f50 <fchmod@plt+0x6e7314>
    2324:	blls	2e6f34 <fchmod@plt+0x2e52f8>
    2328:	movweq	lr, #7011	; 0x1b63
    232c:	ldmib	sp, {r0, r1, r8, r9, ip, pc}^
    2330:	ldrmi	r2, [r9, #770]	; 0x302
    2334:	ldrmi	fp, [r0, #3848]	; 0xf08
    2338:	mcrls	1, 0, sp, cr4, cr11, {2}
    233c:	andeq	pc, r1, r8
    2340:	strcc	r6, [r0], r1, ror #16
    2344:	beq	1bcfac <fchmod@plt+0x1bb370>
    2348:	cmnmi	r0, r1, lsl #8	; <UNPREDICTABLE>
    234c:	bleq	3e878 <fchmod@plt+0x3cc3c>
    2350:	movweq	lr, #2842	; 0xb1a
    2354:	andeq	pc, r0, pc, asr #32
    2358:	bl	12e6f60 <fchmod@plt+0x12e5324>
    235c:	movwls	r0, #4864	; 0x1300
    2360:	movwcs	lr, #2525	; 0x9dd
    2364:	svcmi	0x0000f5b1
    2368:	stmib	r5, {r0, r1, r2, r9, sl, lr}^
    236c:	andle	r2, r3, r4, lsl r3
    2370:	strtvs	r4, [lr], #1576	; 0x628
    2374:	ldrb	r6, [lr, #1263]!	; 0x4ef
    2378:	movwcs	lr, #18900	; 0x49d4
    237c:	stmdbhi	r0, {r0, r2, r3, r4, r6, r7, r8, fp, sp, lr, pc}
    2380:	bl	1cd3890 <fchmod@plt+0x1cd1c54>
    2384:	ble	ffcc2fb0 <fchmod@plt+0xffcc1374>
    2388:	andcs	r4, r5, #1622016	; 0x18c000
    238c:			; <UNDEFINED> instruction: 0xf7ff4479
    2390:	stmdavs	r1!, {r1, r2, r3, r7, r9, fp, sp, lr, pc}
    2394:	cdp2	0, 8, cr15, cr2, cr2, {0}
    2398:	ldmdavs	r0!, {r0, r7, sl, fp, ip}^
    239c:			; <UNDEFINED> instruction: 0xf0036031
    23a0:	strmi	pc, [r1], -r5, lsl #20
    23a4:			; <UNDEFINED> instruction: 0xe63d6070
    23a8:	andcs	r4, r5, #92, 18	; 0x170000
    23ac:	stmdavs	r7!, {sp}
    23b0:			; <UNDEFINED> instruction: 0xf7ff4479
    23b4:			; <UNDEFINED> instruction: 0x4639ea7c
    23b8:	strbmi	r4, [r8], -r2, lsl #12
    23bc:	ldc2l	7, cr15, [ip, #-1020]!	; 0xfffffc04
    23c0:	blx	fe33e3d6 <fchmod@plt+0xfe33c79a>
    23c4:	strb	r6, [ip, -r8, ror #2]
    23c8:	b	1f403cc <fchmod@plt+0x1f3e790>
    23cc:	andcs	r4, r5, #84, 18	; 0x150000
    23d0:	ldrbtmi	r2, [r9], #-0
    23d4:	b	1ac03d8 <fchmod@plt+0x1abe79c>
    23d8:			; <UNDEFINED> instruction: 0xf0026821
    23dc:	bmi	1481dd8 <fchmod@plt+0x148019c>
    23e0:	ldrbtmi	r6, [sl], #-2081	; 0xfffff7df
    23e4:	ldc2	0, cr15, [r6], {0}
    23e8:	stmdavs	r1!, {r0, r1, r2, r3, r6, r9, fp, lr}
    23ec:			; <UNDEFINED> instruction: 0xf000447a
    23f0:	stmdbmi	lr, {r0, r4, r7, sl, fp, ip, sp, lr, pc}^
    23f4:	andcs	r2, r0, r5, lsl #4
    23f8:			; <UNDEFINED> instruction: 0xf7ff4479
    23fc:	stmdavs	r1!, {r3, r4, r6, r9, fp, sp, lr, pc}
    2400:	cdp2	0, 4, cr15, cr12, cr2, {0}
    2404:	ldrtmi	r4, [r0], -sl, asr #18
    2408:	ldrbtmi	r2, [r9], #-517	; 0xfffffdfb
    240c:	b	13c0410 <fchmod@plt+0x13be7d4>
    2410:			; <UNDEFINED> instruction: 0xf0026821
    2414:	stmdbmi	r7, {r0, r1, r6, r9, sl, fp, ip, sp, lr, pc}^
    2418:	andcs	r4, r5, #72, 12	; 0x4800000
    241c:			; <UNDEFINED> instruction: 0xf7ff4479
    2420:	stmdavs	r1!, {r1, r2, r6, r9, fp, sp, lr, pc}
    2424:	cdp2	0, 3, cr15, cr10, cr2, {0}
    2428:	stmdavs	r1!, {r0, r1, r6, r9, fp, lr}
    242c:			; <UNDEFINED> instruction: 0xf000447a
    2430:	stmdbmi	r2, {r0, r4, r5, r6, sl, fp, ip, sp, lr, pc}^
    2434:	stmdals	r9, {r0, r2, r9, sp}
    2438:			; <UNDEFINED> instruction: 0xf7ff4479
    243c:	stmdavs	r1!, {r3, r4, r5, r9, fp, sp, lr, pc}
    2440:	cdp2	0, 2, cr15, cr12, cr2, {0}
    2444:	andcs	r4, r5, #1015808	; 0xf8000
    2448:	ldrbtmi	r2, [r9], #-0
    244c:	b	bc0450 <fchmod@plt+0xbbe814>
    2450:			; <UNDEFINED> instruction: 0xf0026821
    2454:	ldmdbmi	fp!, {r0, r1, r5, r9, sl, fp, ip, sp, lr, pc}
    2458:	andcs	r2, r0, r5, lsl #4
    245c:			; <UNDEFINED> instruction: 0xf7ff4479
    2460:	stmdavs	r1!, {r1, r2, r5, r9, fp, sp, lr, pc}
    2464:	cdp2	0, 1, cr15, cr10, cr2, {0}
    2468:			; <UNDEFINED> instruction: 0x46384937
    246c:	ldrbtmi	r2, [r9], #-517	; 0xfffffdfb
    2470:	b	740474 <fchmod@plt+0x73e838>
    2474:			; <UNDEFINED> instruction: 0xf0026821
    2478:	ldmdbmi	r4!, {r0, r4, r9, sl, fp, ip, sp, lr, pc}
    247c:			; <UNDEFINED> instruction: 0xf7ff4479
    2480:	stmdavs	r1!, {r1, r2, r4, r9, fp, sp, lr, pc}
    2484:	cdp2	0, 0, cr15, cr10, cr2, {0}
    2488:	andcs	r4, r5, #802816	; 0xc4000
    248c:	ldrbtmi	r2, [r9], #-0
    2490:	b	340494 <fchmod@plt+0x33e858>
    2494:	stmdavs	r1!, {r1, r3, r5, r7, r8, fp, sp, lr}
    2498:	cdp2	0, 0, cr15, cr0, cr2, {0}
    249c:	andcs	r4, r5, #737280	; 0xb4000
    24a0:			; <UNDEFINED> instruction: 0xf7ff4479
    24a4:	stmdavs	r1!, {r2, r9, fp, sp, lr, pc}
    24a8:	movwcs	lr, #2517	; 0x9d5
    24ac:	ldc2l	0, cr15, [r6, #8]!
    24b0:	andcs	r4, r5, #671744	; 0xa4000
    24b4:	ldrbtmi	r4, [r9], #-1600	; 0xfffff9c0
    24b8:	ldmib	r8!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    24bc:	ldrtmi	r6, [sl], -r1, lsr #16
    24c0:	stc2l	0, cr15, [ip, #8]!
    24c4:	andcs	r4, r5, #606208	; 0x94000
    24c8:	ldrbtmi	r2, [r9], #-0
    24cc:	stmib	lr!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    24d0:	strbmi	r6, [sl], -r1, lsr #16
    24d4:	stc2l	0, cr15, [r2, #8]!
    24d8:	muleq	r1, sl, lr
    24dc:	andeq	r0, r0, ip, lsr #3
    24e0:	andeq	pc, r1, lr, ror #28
    24e4:	muleq	r2, r2, r0
    24e8:	andeq	r0, r2, r2, rrx
    24ec:	andeq	sl, r0, r6, asr pc
    24f0:	andeq	sl, r0, r8, lsr #31
    24f4:	muleq	r0, sl, pc	; <UNPREDICTABLE>
    24f8:	muleq	r0, r0, pc	; <UNPREDICTABLE>
    24fc:	andeq	sl, r0, r2, lsl #31
    2500:			; <UNDEFINED> instruction: 0x0000afb8
    2504:			; <UNDEFINED> instruction: 0x0000afbc
    2508:	andeq	sl, r0, ip, lsl #31
    250c:	andeq	sl, r0, r6, ror pc
    2510:	andeq	sl, r0, sl, lsl #31
    2514:	andeq	sl, r0, r2, ror #31
    2518:			; <UNDEFINED> instruction: 0x0000afb0
    251c:	andeq	sl, r0, r8, asr #28
    2520:	andeq	sl, r0, r2, lsl #22
    2524:	andeq	sl, r0, lr, lsr #28
    2528:	andeq	sl, r0, ip, lsl #22
    252c:	andeq	sl, r0, r4, lsl #30
    2530:	andeq	sl, r0, sl, lsl #22
    2534:	andeq	sl, r0, r8, lsl #23
    2538:	andeq	sl, r0, r4, lsr #22
    253c:	andeq	sl, r0, r0, lsl #29
    2540:	andeq	sl, r0, sl, ror #27
    2544:	andeq	sl, r0, r8, ror #26
    2548:	andeq	sl, r0, r6, lsl #26
    254c:	muleq	r0, ip, ip
    2550:	andeq	sl, r0, sl, lsr #24
    2554:	andeq	sl, r0, r0, lsl #23
    2558:	andeq	sl, r0, sl, lsr fp
    255c:	muleq	r0, lr, sl
    2560:			; <UNDEFINED> instruction: 0x460db570
    2564:			; <UNDEFINED> instruction: 0xf0014606
    2568:	cmplt	r8, r5, lsl ip	; <UNPREDICTABLE>
    256c:	strmi	r4, [r4], -r9, lsr #12
    2570:	stc2l	7, cr15, [r4], #1020	; 0x3fc
    2574:	strtmi	fp, [r0], -r0, ror #2
    2578:	ldrhtmi	lr, [r0], #-141	; 0xffffff73
    257c:	mcrrlt	0, 0, pc, r6, cr1	; <UNPREDICTABLE>
    2580:	andcs	r4, r5, #114688	; 0x1c000
    2584:			; <UNDEFINED> instruction: 0xf7ff4479
    2588:			; <UNDEFINED> instruction: 0x4631e992
    258c:	stc2	0, cr15, [r4, #8]!
    2590:	andcs	r4, r5, #4, 18	; 0x10000
    2594:			; <UNDEFINED> instruction: 0xf7ff4479
    2598:	ldrtmi	lr, [r1], -sl, lsl #19
    259c:	ldc2	0, cr15, [ip, #8]
    25a0:	andeq	sl, r0, r0, ror #27
    25a4:	strdeq	sl, [r0], -r8
    25a8:	andcs	r4, r5, #606208	; 0x94000
    25ac:	svcmi	0x00f0e92d
    25b0:			; <UNDEFINED> instruction: 0x46044479
    25b4:	mulcs	r0, r5, r0
    25b8:	ldmdb	r8!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    25bc:	ldm	r4, {r1, r5, r6, r8, fp, sp, lr}
    25c0:	ldmib	r4, {r3, r8, fp}^
    25c4:	strmi	r9, [r5], -r3, lsl #20
    25c8:	ldmib	r4, {r1, r4, r6, r8, r9, ip, sp, pc}^
    25cc:			; <UNDEFINED> instruction: 0x46296714
    25d0:	ldrbmi	r9, [sl], -r3, lsl #4
    25d4:			; <UNDEFINED> instruction: 0xf8cd6ae0
    25d8:	bvs	fe96a600 <fchmod@plt+0xfe9689c4>
    25dc:	andls	pc, r4, sp, asr #17
    25e0:			; <UNDEFINED> instruction: 0xc018f8d4
    25e4:	andhi	pc, r0, sp, asr #17
    25e8:	ldrvs	lr, [r0, -sp, asr #19]
    25ec:			; <UNDEFINED> instruction: 0x670ee9d4
    25f0:	andcs	r9, r1, fp
    25f4:	ldmib	r4, {r1, r3, r8, sl, ip, pc}^
    25f8:	stmib	sp, {r4, r8, fp, pc}^
    25fc:	ldmib	r4, {r1, r2, r3, r8, r9, sl, sp, lr}^
    2600:	stmib	sp, {r2, r3, r8, r9, sl, sp, lr}^
    2604:	ldmib	r4, {r2, r3, r8, fp, pc}^
    2608:	stmib	sp, {r3, r8, sl, lr}^
    260c:			; <UNDEFINED> instruction: 0xf8cd6708
    2610:	stmib	sp, {r4, lr, pc}^
    2614:			; <UNDEFINED> instruction: 0xf7ff4506
    2618:	andslt	lr, r5, ip, lsr sl
    261c:	svchi	0x00f0e8bd
    2620:	ldrmi	r4, [r0], -r8, lsl #28
    2624:	tstls	r3, #1342177280	; 0x50000000
    2628:			; <UNDEFINED> instruction: 0x4631447e
    262c:	ldmdb	lr!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    2630:	adcsmi	r9, r0, #19456	; 0x4c00
    2634:	bicle	r4, r8, r2, lsl #12
    2638:	ldrbtmi	r4, [sl], #-2563	; 0xfffff5fd
    263c:	svclt	0x0000e7c5
    2640:	andeq	sl, r0, r0, lsl lr
    2644:	andeq	sl, r0, r4, ror pc
    2648:	andeq	sl, r0, sl, ror sp
    264c:	blmi	d14f20 <fchmod@plt+0xd132e4>
    2650:	push	{r1, r3, r4, r5, r6, sl, lr}
    2654:			; <UNDEFINED> instruction: 0xb09b4ff0
    2658:	ldmpl	r3, {r0, r2, fp, sp, lr}^
    265c:	ldmdavs	fp, {r0, r4, r5, r8, r9, sl, fp, lr}
    2660:			; <UNDEFINED> instruction: 0xf04f9319
    2664:	ldrbtmi	r0, [pc], #-768	; 266c <fchmod@plt+0xa30>
    2668:	suble	r2, r9, r0, lsl #26
    266c:	ldrsbtge	pc, [r8], pc	; <UNPREDICTABLE>
    2670:			; <UNDEFINED> instruction: 0xf8df1d06
    2674:			; <UNDEFINED> instruction: 0xf10d80b8
    2678:	ldrbtmi	r0, [sl], #2312	; 0x908
    267c:			; <UNDEFINED> instruction: 0xe01044f8
    2680:			; <UNDEFINED> instruction: 0xff92f7ff
    2684:	andcs	r4, r5, #43008	; 0xa800
    2688:	andcs	r4, r0, r1, asr #12
    268c:	ldmdavs	ip, {r0, r1, r3, r4, r5, r6, r7, fp, ip, lr}
    2690:	stmdb	ip, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    2694:	strtmi	r4, [r0], -r1, lsl #12
    2698:			; <UNDEFINED> instruction: 0xf982f003
    269c:	blpl	1407fc <fchmod@plt+0x13ebc0>
    26a0:			; <UNDEFINED> instruction: 0x4628b1d5
    26a4:	blx	1dbe6b2 <fchmod@plt+0x1dbca76>
    26a8:	movwlt	r4, #34308	; 0x8604
    26ac:			; <UNDEFINED> instruction: 0xf7ff4649
    26b0:	strmi	pc, [r3], r5, asr #24
    26b4:	strtmi	r9, [r0], -r1
    26b8:	blx	fea3e6c6 <fchmod@plt+0xfea3ca8a>
    26bc:			; <UNDEFINED> instruction: 0xf1bb4658
    26c0:	bicsle	r0, sp, r0, lsl #30
    26c4:	andcs	r4, r5, #84934656	; 0x5100000
    26c8:	ldm	r0!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    26cc:	strmi	r4, [r1], -sl, lsr #12
    26d0:			; <UNDEFINED> instruction: 0xf7ff2001
    26d4:			; <UNDEFINED> instruction: 0xe7d5e9de
    26d8:	blmi	454f38 <fchmod@plt+0x4532fc>
    26dc:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    26e0:	blls	65c750 <fchmod@plt+0x65ab14>
    26e4:	tstle	r7, sl, asr r0
    26e8:	andslt	r4, fp, r8, lsr #12
    26ec:	svchi	0x00f0e8bd
    26f0:	andcs	r4, r5, #278528	; 0x44000
    26f4:			; <UNDEFINED> instruction: 0xf7ff4479
    26f8:			; <UNDEFINED> instruction: 0x4629e8da
    26fc:	stc2l	0, cr15, [ip], #8
    2700:	strtmi	r4, [r8], -lr, lsl #18
    2704:	ldrbtmi	r2, [r9], #-517	; 0xfffffdfb
    2708:	ldm	r0, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    270c:	ldmpl	fp!, {r2, r3, r8, r9, fp, lr}^
    2710:	ldmdavs	r9, {r0, r1, r3, r4, fp, sp, lr}
    2714:	ldc2	0, cr15, [r2], #-12
    2718:	ldm	r4, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    271c:	muleq	r1, ip, r7
    2720:	andeq	r0, r0, ip, lsr #3
    2724:	andeq	pc, r1, r6, lsl #15
    2728:	andeq	sl, r0, sl, ror #30
    272c:	andeq	sl, r0, ip, lsl #31
    2730:	andeq	r0, r0, r4, ror #3
    2734:	andeq	pc, r1, r0, lsl r7	; <UNPREDICTABLE>
    2738:	andeq	sl, r0, r0, ror ip
    273c:	andeq	sl, r0, lr, lsr #29
    2740:			; <UNDEFINED> instruction: 0x000001b0
    2744:	svcmi	0x00f0e92d
    2748:	svcmi	0x005d468a
    274c:	ldclmi	0, cr11, [sp, #-556]	; 0xfffffdd4
    2750:	ldrbtmi	r4, [pc], #-1542	; 2758 <fchmod@plt+0xb1c>
    2754:	bmi	171c768 <fchmod@plt+0x171ab2c>
    2758:	ldmdbpl	sp!, {r0, r2, sl, sp}^
    275c:	ldmdbmi	fp, {sp}^
    2760:	bvs	ff6d3950 <fchmod@plt+0xff6d1d14>
    2764:	strls	r6, [r9, #-2093]	; 0xfffff7d3
    2768:	streq	pc, [r0, #-79]	; 0xffffffb1
    276c:	strls	r4, [r0], #-1145	; 0xfffffb87
    2770:	b	12c0774 <fchmod@plt+0x12beb38>
    2774:	bvs	ff4dc844 <fchmod@plt+0xff4dac08>
    2778:			; <UNDEFINED> instruction: 0x460168d2
    277c:			; <UNDEFINED> instruction: 0xf7ff2001
    2780:	ldrbmi	lr, [r0], -r8, lsl #19
    2784:	bicsvc	pc, r2, pc, asr #8
    2788:	ldm	r4!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    278c:	stmdaeq	r0, {r4, r5, r7, r8, ip, sp, lr, pc}
    2790:	ldmdavs	r5!, {r3, r4, r5, r6, r8, r9, fp, ip, lr, pc}
    2794:	biclt	r6, r3, #962560	; 0xeb000
    2798:	teqls	r4, pc	; <illegal shifter operand>	; <UNPREDICTABLE>
    279c:	strcs	sl, [r0], #-3846	; 0xfffff0fa
    27a0:	strd	r4, [r1], -r9
    27a4:	eorpl	pc, r4, r6, asr r8	; <UNPREDICTABLE>
    27a8:	smlatbcs	r0, r8, r8, r6
    27ac:	ldm	r4!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    27b0:	bleq	3ee78 <fchmod@plt+0x3d23c>
    27b4:	ldmib	r5, {r3, r6, r8, r9, fp, ip, lr, pc}^
    27b8:	tstcs	r0, r2, lsl r3
    27bc:			; <UNDEFINED> instruction: 0xf0019700
    27c0:	stmdacs	r0, {r0, r1, r2, r3, r6, r8, r9, sl, fp, ip, sp, lr, pc}
    27c4:	movweq	pc, #369	; 0x171	; <UNPREDICTABLE>
    27c8:	smlsdls	r4, r2, fp, sp
    27cc:	ldmib	r5, {r9, sp}^
    27d0:	movwcs	r0, #8464	; 0x2110
    27d4:	andhi	pc, r0, sp, asr #17
    27d8:	movwcs	r9, #17153	; 0x4301
    27dc:	smlabteq	r2, sp, r9, lr
    27e0:			; <UNDEFINED> instruction: 0x46584611
    27e4:	cdp2	0, 13, cr15, cr0, cr1, {0}
    27e8:			; <UNDEFINED> instruction: 0xf1712800
    27ec:	blle	d033f4 <fchmod@plt+0xd017b8>
    27f0:	ldrbmi	r3, [r8], -r1, lsl #8
    27f4:	ldmib	ip!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    27f8:	strtmi	r4, [r2], -r9, asr #12
    27fc:			; <UNDEFINED> instruction: 0xf7ff2001
    2800:	ldmdavs	r3!, {r3, r6, r8, fp, sp, lr, pc}
    2804:	addsmi	r6, ip, #897024	; 0xdb000
    2808:	strbmi	sp, [r0], -ip, asr #7
    280c:	svc	0x00d4f7fe
    2810:	stmdacs	r0, {r2, r9, sl, lr}
    2814:	strbmi	sp, [r0], -sl, asr #2
    2818:	stmib	sl!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    281c:	teqle	ip, r0, lsl #16
    2820:	andcs	r4, r5, #44, 18	; 0xb0000
    2824:			; <UNDEFINED> instruction: 0xf7ff4479
    2828:	strmi	lr, [r1], -r2, asr #16
    282c:			; <UNDEFINED> instruction: 0xf7ff2001
    2830:	bmi	a7ccf8 <fchmod@plt+0xa7b0bc>
    2834:	ldrbtmi	r4, [sl], #-2851	; 0xfffff4dd
    2838:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    283c:	subsmi	r9, sl, r9, lsl #22
    2840:	andlt	sp, fp, r9, lsr #2
    2844:	svchi	0x00f0e8bd
    2848:	andcs	r4, r5, #36, 18	; 0x90000
    284c:	ldrbtmi	r2, [r9], #-0
    2850:	stmda	ip!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    2854:			; <UNDEFINED> instruction: 0xf00268a9
    2858:	stmdbmi	r1!, {r0, r1, r2, r3, r4, r5, sl, fp, ip, sp, lr, pc}
    285c:	andcs	r2, r0, r5, lsl #4
    2860:			; <UNDEFINED> instruction: 0xf7ff4479
    2864:	stmiavs	r9!, {r2, r5, fp, sp, lr, pc}
    2868:	ldrbmi	r9, [r2], -r8, lsl #22
    286c:	ldc2	0, cr15, [r6], {2}
    2870:	andcs	r4, r5, #28, 18	; 0x70000
    2874:	ldrbtmi	r2, [r9], #-0
    2878:	ldmda	r8, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    287c:	bls	21cb28 <fchmod@plt+0x21aeec>
    2880:	stc2	0, cr15, [ip], {2}
    2884:			; <UNDEFINED> instruction: 0x46224918
    2888:	ldrbtmi	r2, [r9], #-0
    288c:	stmda	lr, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    2890:			; <UNDEFINED> instruction: 0xf0024651
    2894:			; <UNDEFINED> instruction: 0xf7fffc21
    2898:	ldmdbmi	r4, {r1, r2, r4, fp, sp, lr, pc}
    289c:	andcs	r4, r5, #32, 12	; 0x2000000
    28a0:			; <UNDEFINED> instruction: 0xf7ff4479
    28a4:	ldrbmi	lr, [r1], -r4, lsl #16
    28a8:	ldc2	0, cr15, [r6], {2}
    28ac:	andcs	r4, r5, #16, 18	; 0x40000
    28b0:	ldrbtmi	r2, [r9], #-0
    28b4:	svc	0x00faf7fe
    28b8:			; <UNDEFINED> instruction: 0xf0024651
    28bc:	svclt	0x0000fc0d
    28c0:	muleq	r1, sl, r6
    28c4:	andeq	r0, r0, ip, lsr #3
    28c8:			; <UNDEFINED> instruction: 0x0000aebc
    28cc:	ldrdeq	sl, [r0], -ip
    28d0:	andeq	sl, r0, r8, lsl #31
    28d4:	andeq	sl, r0, r0, asr #30
    28d8:			; <UNDEFINED> instruction: 0x0001f5b6
    28dc:	andeq	sl, r0, sl, asr #28
    28e0:	muleq	r0, r4, lr
    28e4:	andeq	sl, r0, lr, asr #28
    28e8:	andeq	sl, r0, sl, ror #27
    28ec:	andeq	sl, r0, r8, lsr #29
    28f0:	andeq	sl, r0, sl, ror lr
    28f4:	mvnsmi	lr, sp, lsr #18
    28f8:	strmi	r4, [r0], lr, lsl #12
    28fc:	ldmvs	r0!, {r0, r4, r6, r7, fp, sp, lr}^
    2900:			; <UNDEFINED> instruction: 0xf7fe4617
    2904:	bllt	c3e694 <fchmod@plt+0xc3ca58>
    2908:	ldmdbvs	r0!, {r0, r3, r4, r5, r8, fp, sp, lr}
    290c:	svc	0x005cf7fe
    2910:	ldmibvs	r9!, {r3, r8, r9, fp, ip, sp, pc}
    2914:			; <UNDEFINED> instruction: 0xf7fe69b0
    2918:	stmiblt	r0!, {r3, r4, r6, r8, r9, sl, fp, sp, lr, pc}^
    291c:	strmi	lr, [r8, #-2518]	; 0xfffff62a
    2920:	movwcs	lr, #35287	; 0x89d7
    2924:	svclt	0x0008429d
    2928:			; <UNDEFINED> instruction: 0xd1144294
    292c:	bvs	ffedd4fc <fchmod@plt+0xffedb8c0>
    2930:			; <UNDEFINED> instruction: 0xd110429a
    2934:	strmi	lr, [ip, #-2518]	; 0xfffff62a
    2938:	movwcs	lr, #51671	; 0xc9d7
    293c:	svclt	0x0008429d
    2940:			; <UNDEFINED> instruction: 0xd1084294
    2944:			; <UNDEFINED> instruction: 0x3c016ab4
    2948:	eorcc	pc, r4, r8, asr r8	; <UNPREDICTABLE>
    294c:			; <UNDEFINED> instruction: 0xf848b99b
    2950:	pop	{r2, r5, sp, lr}
    2954:			; <UNDEFINED> instruction: 0x463081f0
    2958:	mcr2	7, 1, pc, cr6, cr15, {7}	; <UNPREDICTABLE>
    295c:			; <UNDEFINED> instruction: 0xf7ff4638
    2960:	stmdbmi	fp, {r0, r1, r5, r9, sl, fp, ip, sp, lr, pc}
    2964:	andcs	r2, r0, r5, lsl #4
    2968:			; <UNDEFINED> instruction: 0xf7fe4479
    296c:	ldmvs	sl!, {r5, r7, r8, r9, sl, fp, sp, lr, pc}
    2970:			; <UNDEFINED> instruction: 0xf00268b1
    2974:	stmdbmi	r7, {r0, r1, r4, r7, r8, r9, fp, ip, sp, lr, pc}
    2978:	ldrbtmi	r2, [r9], #-517	; 0xfffffdfb
    297c:	svc	0x0096f7fe
    2980:	eorcc	pc, r4, r8, asr r8	; <UNPREDICTABLE>
    2984:	bvs	fec5cc54 <fchmod@plt+0xfec5b018>
    2988:			; <UNDEFINED> instruction: 0xf002689b
    298c:	svclt	0x0000fb87
    2990:	andeq	sl, r0, r4, lsl #28
    2994:	andeq	sl, r0, lr, lsr #28
    2998:	mvnsmi	lr, sp, lsr #18
    299c:	stmdavs	r5, {r1, r7, ip, sp, pc}
    29a0:	ldrbtmi	r4, [pc], #-3917	; 29a8 <fchmod@plt+0xd6c>
    29a4:			; <UNDEFINED> instruction: 0xf0002d00
    29a8:			; <UNDEFINED> instruction: 0xf100808a
    29ac:	strcs	r0, [r0], #-2052	; 0xfffff7fc
    29b0:	strtmi	r2, [r6], -r0, rrx
    29b4:			; <UNDEFINED> instruction: 0xf840f003
    29b8:	mrseq	pc, (UNDEF: 24)	; <UNPREDICTABLE>
    29bc:	strtmi	r4, [r8], -r4, lsl #12
    29c0:			; <UNDEFINED> instruction: 0xf7ff9101
    29c4:			; <UNDEFINED> instruction: 0xf858fdcd
    29c8:	stmdbls	r1, {r2, r8, r9, fp, ip, lr}
    29cc:	stccs	0, cr6, [r0, #-152]	; 0xffffff68
    29d0:	strtmi	sp, [r3], -lr, ror #3
    29d4:	blvs	62ee50 <fchmod@plt+0x62d214>
    29d8:	addsmi	r6, r0, #696320	; 0xaa000
    29dc:			; <UNDEFINED> instruction: 0xf103d201
    29e0:	tstlt	r6, r8, lsl #10
    29e4:	ldmdavs	r6!, {r0, r1, r4, r5, r9, sl, lr}
    29e8:	bvs	ffa3c9c0 <fchmod@plt+0xffa3ad84>
    29ec:	addeq	r9, r0, r1, lsl #2
    29f0:			; <UNDEFINED> instruction: 0xf822f003
    29f4:	stmdbls	r1, {r1, r3, r5, r6, r7, r9, fp, sp, lr}
    29f8:	cmnlt	r2, r0, lsl #13
    29fc:	addeq	lr, r2, #0, 22
    2a00:			; <UNDEFINED> instruction: 0xf8434603
    2a04:	addsmi	r6, sl, #4, 22	; 0x1000
    2a08:			; <UNDEFINED> instruction: 0x462ad1fb
    2a0c:			; <UNDEFINED> instruction: 0xf7ff4640
    2a10:	stmdavs	r4!, {r0, r4, r5, r6, r8, r9, sl, fp, ip, sp, lr, pc}
    2a14:			; <UNDEFINED> instruction: 0xf104b144
    2a18:	strtmi	r0, [sl], -r8, lsl #2
    2a1c:			; <UNDEFINED> instruction: 0xf7ff4640
    2a20:	stmdavs	r4!, {r0, r3, r5, r6, r8, r9, sl, fp, ip, sp, lr, pc}
    2a24:	mvnsle	r2, r0, lsl #24
    2a28:			; <UNDEFINED> instruction: 0xf1a86ae9
    2a2c:	teqlt	r1, r4, lsl #6
    2a30:	svceq	0x0004f853
    2a34:	stmdacs	r0, {r0, sl, ip, sp}
    2a38:	addmi	sp, ip, #57	; 0x39
    2a3c:	blmi	9f7a24 <fchmod@plt+0x9f5de8>
    2a40:	ldmdavs	r4!, {r1, r2, r3, r4, r5, r6, r7, fp, ip, lr}
    2a44:			; <UNDEFINED> instruction: 0x4640b13c
    2a48:			; <UNDEFINED> instruction: 0xf7ff4621
    2a4c:	andcs	pc, r0, fp, ror lr	; <UNPREDICTABLE>
    2a50:	pop	{r1, ip, sp, pc}
    2a54:	stmiavs	r8!, {r4, r5, r6, r7, r8, pc}^
    2a58:	svc	0x00e6f7fe
    2a5c:	stmdbvs	r8!, {r2, r9, sl, lr}
    2a60:	svc	0x00e2f7fe
    2a64:	andcc	r4, r6, r0, lsr #8
    2a68:			; <UNDEFINED> instruction: 0xffe6f002
    2a6c:	strmi	r6, [r4], -r9, ror #17
    2a70:	svc	0x0014f7fe
    2a74:	ldrbtmi	r4, [sl], #-2586	; 0xfffff5e6
    2a78:			; <UNDEFINED> instruction: 0x46038817
    2a7c:	andshi	r3, pc, r1
    2a80:			; <UNDEFINED> instruction: 0xf7fe6929
    2a84:	andhi	lr, r7, ip, lsl #30
    2a88:	stmdbvs	r9!, {r0, r1, r8, r9, fp, ip}^
    2a8c:	ldfnep	f3, [r8], {97}	; 0x61
    2a90:			; <UNDEFINED> instruction: 0xf7fe4420
    2a94:	bmi	4fe6ac <fchmod@plt+0x4fca70>
    2a98:			; <UNDEFINED> instruction: 0x4603447a
    2a9c:	ldmdbvc	r2, {r4, fp, sp, lr}
    2aa0:	tstvc	sl, r8, lsl r0
    2aa4:			; <UNDEFINED> instruction: 0xe7ce6034
    2aa8:	ldrbtmi	r4, [r9], #-2319	; 0xfffff6f1
    2aac:	stmdbmi	pc, {r0, r1, r2, r3, r5, r6, r7, r8, r9, sl, sp, lr, pc}	; <UNPREDICTABLE>
    2ab0:	ldrbtmi	r2, [r9], #-517	; 0xfffffdfb
    2ab4:	mrc	7, 7, APSR_nzcv, cr10, cr14, {7}
    2ab8:			; <UNDEFINED> instruction: 0xf0024621
    2abc:	stmdbmi	ip, {r0, r1, r2, r3, r5, r6, r7, r9, fp, ip, sp, lr, pc}
    2ac0:	andcs	r4, r5, #40, 12	; 0x2800000
    2ac4:			; <UNDEFINED> instruction: 0xf7fe4479
    2ac8:	blmi	2be698 <fchmod@plt+0x2bca5c>
    2acc:	ldmdavs	fp, {r0, r1, r3, r4, r5, r6, r7, fp, ip, lr}
    2ad0:			; <UNDEFINED> instruction: 0xf0036819
    2ad4:	svclt	0x0000fa53
    2ad8:	andeq	pc, r1, sl, asr #8
    2adc:	andeq	r0, r0, r4, asr #3
    2ae0:	muleq	r0, r6, sp
    2ae4:	andeq	sl, r0, r8, ror sp
    2ae8:	andeq	sl, r0, r6, asr #26
    2aec:	andeq	sl, r0, r6, asr #26
    2af0:	strdeq	sl, [r0], -r0
    2af4:			; <UNDEFINED> instruction: 0x000001b0
    2af8:	blmi	c953c4 <fchmod@plt+0xc93788>
    2afc:	push	{r1, r3, r4, r5, r6, sl, lr}
    2b00:	strdlt	r4, [r3], r0
    2b04:			; <UNDEFINED> instruction: 0x460c58d3
    2b08:	ldmdavs	fp, {r7, r9, sl, lr}
    2b0c:			; <UNDEFINED> instruction: 0xf04f9301
    2b10:			; <UNDEFINED> instruction: 0xf7fe0300
    2b14:	movwcs	lr, #3990	; 0xf96
    2b18:	strbtmi	r2, [r9], -sl, lsl #4
    2b1c:	strmi	r6, [r5], -r3
    2b20:			; <UNDEFINED> instruction: 0xf7ff4620
    2b24:	bls	3cba4 <fchmod@plt+0x3af68>
    2b28:	eorle	r4, fp, r2, lsr #5
    2b2c:	ldmdavc	r0, {r0, r1, r9, sl, lr}
    2b30:			; <UNDEFINED> instruction: 0xf113bb40
    2b34:			; <UNDEFINED> instruction: 0xf64f36ff
    2b38:			; <UNDEFINED> instruction: 0xf14178fe
    2b3c:	vqshl.s64	<illegal reg q9.5>, <illegal reg q15.5>, #0
    2b40:			; <UNDEFINED> instruction: 0xf04f081f
    2b44:	ldrmi	r0, [r9, #2304]!	; 0x900
    2b48:	ldrmi	fp, [r0, #3848]!	; 0xf08
    2b4c:	stmdavs	sl!, {r0, r2, r5, r8, r9, ip, lr, pc}
    2b50:	eorle	r2, r2, r2, lsr #20
    2b54:	bmi	703590 <fchmod@plt+0x701954>
    2b58:	ldrpl	lr, [r3, #2629]	; 0xa45
    2b5c:	sfmcs	f0, 4, [r0, #-624]	; 0xfffffd90
    2b60:	svclt	0x0008447a
    2b64:	svcvs	0x0080f5b4
    2b68:	strmi	lr, [r0, #-2498]	; 0xfffff63e
    2b6c:	bmi	5f6bf0 <fchmod@plt+0x5f4fb4>
    2b70:	ldrbtmi	r4, [sl], #-2836	; 0xfffff4ec
    2b74:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    2b78:	subsmi	r9, sl, r1, lsl #22
    2b7c:	andlt	sp, r3, r5, lsl r1
    2b80:	mvnshi	lr, #12386304	; 0xbd0000
    2b84:	andcs	r4, r5, #294912	; 0x48000
    2b88:	ldrbtmi	r2, [r9], #-0
    2b8c:	mcr	7, 4, pc, cr14, cr14, {7}	; <UNPREDICTABLE>
    2b90:	ldrdne	pc, [r0], -r8
    2b94:			; <UNDEFINED> instruction: 0xf0034622
    2b98:	stmdbmi	lr, {r0, r4, r5, r6, r7, r8, fp, ip, sp, lr, pc}
    2b9c:	andcs	r2, r0, r5, lsl #4
    2ba0:			; <UNDEFINED> instruction: 0xf7fe4479
    2ba4:			; <UNDEFINED> instruction: 0xf003ee84
    2ba8:			; <UNDEFINED> instruction: 0xf7fef9e9
    2bac:	stmdbmi	sl, {r2, r3, r7, r9, sl, fp, sp, lr, pc}
    2bb0:	ldrbtmi	r2, [r9], #-517	; 0xfffffdfb
    2bb4:	mrc	7, 3, APSR_nzcv, cr10, cr14, {7}
    2bb8:			; <UNDEFINED> instruction: 0xf0032102
    2bbc:	svclt	0x0000f9df
    2bc0:	strdeq	pc, [r1], -r0
    2bc4:	andeq	r0, r0, ip, lsr #3
    2bc8:	andeq	pc, r1, r4, lsr #9
    2bcc:	andeq	pc, r1, sl, ror r2	; <UNPREDICTABLE>
    2bd0:	andeq	sl, r0, lr, lsl #25
    2bd4:	muleq	r0, ip, ip
    2bd8:			; <UNDEFINED> instruction: 0x0000acba
    2bdc:	andcs	r4, r5, #344064	; 0x54000
    2be0:	ldrbtmi	fp, [r9], #-1288	; 0xfffffaf8
    2be4:	ldcmi	0, cr2, [r4], {-0}
    2be8:	mcr	7, 3, pc, cr0, cr14, {7}	; <UNPREDICTABLE>
    2bec:	bmi	515840 <fchmod@plt+0x513c04>
    2bf0:	ldrbtmi	r4, [fp], #-1148	; 0xfffffb84
    2bf4:	ldrbtmi	r4, [sl], #-3347	; 0xfffff2ed
    2bf8:	andcs	r4, r1, r1, lsl #12
    2bfc:	svc	0x0048f7fe
    2c00:	andcs	r4, r5, #278528	; 0x44000
    2c04:	ldrbtmi	r2, [r9], #-0
    2c08:	mrc	7, 2, APSR_nzcv, cr0, cr14, {7}
    2c0c:	andcs	r4, r1, r1, lsl #12
    2c10:	svc	0x003ef7fe
    2c14:	stmdbmi	sp, {r0, r1, r5, r9, sl, lr}
    2c18:	stmdbpl	r3!, {r0, r2, r9, sp}^
    2c1c:	ldrbtmi	r2, [r9], #-0
    2c20:			; <UNDEFINED> instruction: 0xf7fe681c
    2c24:	strmi	lr, [r1], -r4, asr #28
    2c28:			; <UNDEFINED> instruction: 0xf0024620
    2c2c:			; <UNDEFINED> instruction: 0x2000feb9
    2c30:	mrc	7, 7, APSR_nzcv, cr4, cr14, {7}
    2c34:	andeq	sl, r0, r2, asr #25
    2c38:	strdeq	pc, [r1], -ip
    2c3c:	andeq	sl, r0, r6, ror #25
    2c40:	strdeq	sl, [r0], -r2
    2c44:	andeq	r0, r0, r4, ror #3
    2c48:	andeq	sl, r0, lr, ror #25
    2c4c:	andeq	sl, r0, sl, ror #19
    2c50:	andcs	r4, r5, #606208	; 0x94000
    2c54:	ldrbtmi	fp, [r9], #-1288	; 0xfffffaf8
    2c58:	stcmi	0, cr2, [r4], #-0
    2c5c:	mcr	7, 1, pc, cr6, cr14, {7}	; <UNPREDICTABLE>
    2c60:	ldrbtmi	r4, [ip], #-2595	; 0xfffff5dd
    2c64:			; <UNDEFINED> instruction: 0x4601447a
    2c68:			; <UNDEFINED> instruction: 0xf7fe2001
    2c6c:	stmdbmi	r1!, {r1, r4, r8, r9, sl, fp, sp, lr, pc}
    2c70:	andcs	r2, r0, r5, lsl #4
    2c74:			; <UNDEFINED> instruction: 0xf7fe4479
    2c78:			; <UNDEFINED> instruction: 0x4601ee1a
    2c7c:			; <UNDEFINED> instruction: 0xf7fe2001
    2c80:	ldmdbmi	sp, {r3, r8, r9, sl, fp, sp, lr, pc}
    2c84:	andcs	r2, r0, r5, lsl #4
    2c88:			; <UNDEFINED> instruction: 0xf7fe4479
    2c8c:			; <UNDEFINED> instruction: 0x4601ee10
    2c90:			; <UNDEFINED> instruction: 0xf7fe2001
    2c94:	ldmdbmi	r9, {r1, r2, r3, r4, r5, r6, r7, r9, sl, fp, sp, lr, pc}
    2c98:	andcs	r2, r0, r5, lsl #4
    2c9c:			; <UNDEFINED> instruction: 0xf7fe4479
    2ca0:	blmi	5fe4c0 <fchmod@plt+0x5fc884>
    2ca4:	ldrbtmi	r4, [fp], #-2583	; 0xfffff5e9
    2ca8:			; <UNDEFINED> instruction: 0x4601447a
    2cac:			; <UNDEFINED> instruction: 0xf7fe2001
    2cb0:	ldmdbmi	r5, {r4, r5, r6, r7, r9, sl, fp, sp, lr, pc}
    2cb4:	andcs	r2, r0, r5, lsl #4
    2cb8:			; <UNDEFINED> instruction: 0xf7fe4479
    2cbc:			; <UNDEFINED> instruction: 0x4601edf8
    2cc0:			; <UNDEFINED> instruction: 0xf7fe2001
    2cc4:	blmi	47e864 <fchmod@plt+0x47cc28>
    2cc8:	andcs	r4, r5, #278528	; 0x44000
    2ccc:	stmiapl	r3!, {sp}^
    2cd0:	ldmdavs	ip, {r0, r3, r4, r5, r6, sl, lr}
    2cd4:	stcl	7, cr15, [sl, #1016]!	; 0x3f8
    2cd8:	strtmi	r4, [r0], -r1, lsl #12
    2cdc:	cdp2	0, 6, cr15, cr0, cr2, {0}
    2ce0:			; <UNDEFINED> instruction: 0xf7fe2000
    2ce4:	svclt	0x0000ee9c
    2ce8:	andeq	sl, r0, sl, lsl sp
    2cec:	andeq	pc, r1, sl, lsl #3
    2cf0:	andeq	sl, r0, r4, lsl #25
    2cf4:	andeq	sl, r0, r4, lsr #26
    2cf8:	andeq	sl, r0, r8, ror lr
    2cfc:	ldrdeq	sl, [r0], -r8
    2d00:	andeq	fp, r0, r6, rrx
    2d04:	andeq	fp, r0, ip, rrx
    2d08:	andeq	fp, r0, ip, rrx
    2d0c:	andeq	r0, r0, r4, ror #3
    2d10:	andeq	sl, r0, r8, lsr r9
    2d14:	ldrmi	r2, [r4], -r0, lsl #16
    2d18:			; <UNDEFINED> instruction: 0xf04f460d
    2d1c:	strlt	r0, [r8, #-517]	; 0xfffffdfb
    2d20:	stmdbmi	r9, {r3, r8, r9, fp, ip, lr, pc}
    2d24:	ldrbtmi	r2, [r9], #-0
    2d28:	stcl	7, cr15, [r0, #1016]	; 0x3f8
    2d2c:	strtmi	r4, [r1], -sl, lsr #12
    2d30:			; <UNDEFINED> instruction: 0xf9b4f002
    2d34:	andcs	r4, r0, r5, lsl #18
    2d38:			; <UNDEFINED> instruction: 0xf7fe4479
    2d3c:			; <UNDEFINED> instruction: 0x462aedb8
    2d40:			; <UNDEFINED> instruction: 0xf0024621
    2d44:	svclt	0x0000f9c9
    2d48:	andeq	fp, r0, sl, asr #32
    2d4c:	andeq	fp, r0, r0, rrx
    2d50:	svcmi	0x00f0e92d
    2d54:			; <UNDEFINED> instruction: 0xed2d496a
    2d58:	bmi	1aa5968 <fchmod@plt+0x1aa3d2c>
    2d5c:	blmi	1a93f48 <fchmod@plt+0x1a9230c>
    2d60:	addlt	r5, r7, sl, lsl #17
    2d64:	ldmdavs	r2, {r0, r1, r3, r4, r5, r6, sl, lr}
    2d68:			; <UNDEFINED> instruction: 0xf04f9205
    2d6c:	bmi	19c3574 <fchmod@plt+0x19c1938>
    2d70:	andls	pc, r2, r3, asr r8	; <UNPREDICTABLE>
    2d74:	ldrdeq	pc, [r0], -r9
    2d78:	mcr	7, 0, pc, cr2, cr14, {7}	; <UNPREDICTABLE>
    2d7c:			; <UNDEFINED> instruction: 0xf0002800
    2d80:	blmi	18e3060 <fchmod@plt+0x18e1424>
    2d84:	beq	3eec8 <fchmod@plt+0x3d28c>
    2d88:	mcr	4, 0, r4, cr8, cr11, {3}
    2d8c:	blmi	18515d4 <fchmod@plt+0x184f998>
    2d90:	mcr	4, 0, r4, cr8, cr11, {3}
    2d94:			; <UNDEFINED> instruction: 0x464b3a90
    2d98:	pkhbtmi	r4, r1, r8, lsl #13
    2d9c:			; <UNDEFINED> instruction: 0xf7fe4648
    2da0:	strmi	lr, [r5], -lr, asr #29
    2da4:	suble	r2, pc, r0, lsl #16
    2da8:	blcs	ba215c <fchmod@plt+0xba0520>
    2dac:	strdcs	sp, [r0], #-6	; <UNPREDICTABLE>
    2db0:			; <UNDEFINED> instruction: 0xf0022600
    2db4:	andcs	pc, r0, #1040	; 0x410
    2db8:			; <UNDEFINED> instruction: 0xf1052300
    2dbc:	stmib	r0, {r0, r1, r4, r8, r9, fp}^
    2dc0:			; <UNDEFINED> instruction: 0x46042312
    2dc4:	tstcs	r0, #192, 18	; 0x300000
    2dc8:	movwcs	lr, #43456	; 0xa9c0
    2dcc:	tstcs	r4, #192, 18	; 0x300000
    2dd0:	strvs	lr, [r2], -r0, asr #19
    2dd4:	strvs	lr, [r5], -r0, asr #19
    2dd8:			; <UNDEFINED> instruction: 0xf8d861c6
    2ddc:			; <UNDEFINED> instruction: 0xf7fe0000
    2de0:	strmi	lr, [r7], -r4, lsr #28
    2de4:			; <UNDEFINED> instruction: 0xf7fe4658
    2de8:	ldrtmi	lr, [r8], #-3616	; 0xfffff1e0
    2dec:			; <UNDEFINED> instruction: 0xf0023002
    2df0:			; <UNDEFINED> instruction: 0xf8cdfe23
    2df4:			; <UNDEFINED> instruction: 0xf8d8b004
    2df8:			; <UNDEFINED> instruction: 0xf04f7000
    2dfc:	mrc	2, 0, r3, cr8, cr15, {7}
    2e00:	tstcs	r1, r0, lsl sl
    2e04:	andls	r9, r3, r0, lsl #14
    2e08:	mcr	7, 1, pc, cr6, cr14, {7}	; <UNPREDICTABLE>
    2e0c:	ldrbmi	r9, [r8], -r3, lsl #22
    2e10:	bne	fe43e678 <fchmod@plt+0xfe43ca3c>
    2e14:			; <UNDEFINED> instruction: 0xf7fe6123
    2e18:	stmdacs	r0!, {r2, r3, r8, r9, sl, fp, sp, lr, pc}
    2e1c:			; <UNDEFINED> instruction: 0xf895d103
    2e20:	blcs	b8eef4 <fchmod@plt+0xb8d2b8>
    2e24:	movwcs	sp, #33	; 0x21
    2e28:	stmib	r4, {r9, sp}^
    2e2c:	movwcs	r2, #782	; 0x30e
    2e30:	stmib	r4, {r0, r1, r5, r9, sp, lr}^
    2e34:			; <UNDEFINED> instruction: 0xf8c4330c
    2e38:	strbmi	sl, [r8], -r0
    2e3c:	mrc	7, 3, APSR_nzcv, cr14, cr14, {7}
    2e40:	strmi	r4, [r5], -r2, lsr #13
    2e44:			; <UNDEFINED> instruction: 0xd1af2800
    2e48:			; <UNDEFINED> instruction: 0xf7fe4648
    2e4c:	bmi	cbe9ec <fchmod@plt+0xcbcdb0>
    2e50:	ldrbtmi	r4, [sl], #-2860	; 0xfffff4d4
    2e54:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    2e58:	subsmi	r9, sl, r5, lsl #22
    2e5c:	ldrbmi	sp, [r0], -r5, asr #2
    2e60:	ldc	0, cr11, [sp], #28
    2e64:	pop	{r1, r8, r9, fp, pc}
    2e68:			; <UNDEFINED> instruction: 0x46018ff0
    2e6c:			; <UNDEFINED> instruction: 0xf0024658
    2e70:	ldrcc	pc, [r4, #-3735]!	; 0xfffff169
    2e74:	bleq	43f2b0 <fchmod@plt+0x43d674>
    2e78:			; <UNDEFINED> instruction: 0xf7fe6220
    2e7c:	ldrtmi	lr, [r3], -r2, ror #27
    2e80:	andscs	r4, r0, #93323264	; 0x5900000
    2e84:	strmi	r6, [r7], -r6
    2e88:			; <UNDEFINED> instruction: 0xf7fe4628
    2e8c:	blls	13e83c <fchmod@plt+0x13cc00>
    2e90:	stmib	r4, {r0, r2, r3, r4, r7, r9, lr}^
    2e94:	sbcle	r0, r6, lr, lsl #2
    2e98:	strls	r1, [r4, #-3165]	; 0xfffff3a3
    2e9c:	blcs	ba0f10 <fchmod@plt+0xb9f2d4>
    2ea0:	ldmdavs	fp!, {r0, r6, r7, r8, ip, lr, pc}
    2ea4:			; <UNDEFINED> instruction: 0xd1be2b00
    2ea8:			; <UNDEFINED> instruction: 0x46592210
    2eac:			; <UNDEFINED> instruction: 0xf7fe4628
    2eb0:	blls	13e118 <fchmod@plt+0x13c4dc>
    2eb4:			; <UNDEFINED> instruction: 0x6320429d
    2eb8:	mrrcne	0, 11, sp, sp, cr5	; <UNPREDICTABLE>
    2ebc:	ldmdavc	fp, {r2, r8, sl, ip, pc}
    2ec0:	lsrsle	r2, lr, #22
    2ec4:	blcs	1cfb8 <fchmod@plt+0x1b37c>
    2ec8:	ldrbmi	sp, [r9], -sp, lsr #3
    2ecc:			; <UNDEFINED> instruction: 0x46282210
    2ed0:	stc	7, cr15, [r6], {254}	; 0xfe
    2ed4:	addsmi	r9, sp, #4, 22	; 0x1000
    2ed8:	adcle	r6, r4, r0, ror #6
    2edc:	blcs	20f50 <fchmod@plt+0x1f314>
    2ee0:	ldmdavs	fp!, {r0, r5, r7, r8, ip, lr, pc}
    2ee4:	adcle	r2, r6, r0, lsl #22
    2ee8:			; <UNDEFINED> instruction: 0xf7fee79d
    2eec:	stmdbmi	fp, {r2, r3, r5, r6, r7, sl, fp, sp, lr, pc}
    2ef0:	ldrbtmi	r2, [r9], #-517	; 0xfffffdfb
    2ef4:	ldcl	7, cr15, [sl], {254}	; 0xfe
    2ef8:	ldrdne	pc, [r0], -r9
    2efc:			; <UNDEFINED> instruction: 0xf8ecf002
    2f00:	muleq	r1, r0, r0
    2f04:	andeq	r0, r0, ip, lsr #3
    2f08:	andeq	pc, r1, r8, lsl #1
    2f0c:	andeq	r0, r0, r8, lsl #4
    2f10:	andeq	fp, r0, r4, lsl r1
    2f14:	andeq	sl, r0, r4, lsl r3
    2f18:	muleq	r1, sl, pc	; <UNPREDICTABLE>
    2f1c:	andeq	sl, r0, r2, lsl #31
    2f20:			; <UNDEFINED> instruction: 0x4604b538
    2f24:	smlalbblt	r6, r0, r0, r9
    2f28:	stmibvs	r9, {r0, r2, r3, r9, sl, lr}
    2f2c:	mcrr	7, 15, pc, ip, cr14	; <UNPREDICTABLE>
    2f30:	bvs	ff8b13b8 <fchmod@plt+0xff8af77c>
    2f34:	addsmi	r6, sl, #962560	; 0xeb000
    2f38:	ldclt	0, cr13, [r8, #-8]!
    2f3c:	ldclt	0, cr2, [r8, #-0]
    2f40:	ldrdeq	lr, [ip, -r4]
    2f44:	movwcs	lr, #51669	; 0xc9d5
    2f48:	svclt	0x00064299
    2f4c:	mulcs	r1, r0, r2
    2f50:	ldclt	0, cr2, [r8, #-0]
    2f54:	ldrblt	fp, [r8, #840]!	; 0x348
    2f58:	cfmsub32mi	mvax0, mvfx4, mvfx8, mvfx13
    2f5c:			; <UNDEFINED> instruction: 0x46044617
    2f60:	and	r4, r3, lr, ror r4
    2f64:			; <UNDEFINED> instruction: 0xb12b6a23
    2f68:	orrslt	r6, ip, r4, lsr #16
    2f6c:	andsle	r2, r2, r1, lsl #26
    2f70:	mvnsle	r2, r2, lsl #26
    2f74:			; <UNDEFINED> instruction: 0xf7fe6920
    2f78:	andcs	lr, r5, #47616	; 0xba00
    2f7c:			; <UNDEFINED> instruction: 0x4631b9b0
    2f80:	ldc	7, cr15, [r4], {254}	; 0xfe
    2f84:	strmi	r6, [r1], -r2, lsr #18
    2f88:			; <UNDEFINED> instruction: 0xf7fe2001
    2f8c:	stmdavs	r4!, {r1, r7, r8, sl, fp, sp, lr, pc}
    2f90:	mvnle	r2, r0, lsl #24
    2f94:	bvs	8f277c <fchmod@plt+0x8f0b40>
    2f98:	rscle	r2, r5, r0, lsl #22
    2f9c:	ldrtmi	r6, [r9], -r0, ror #18
    2fa0:	stcl	7, cr15, [r4], {254}	; 0xfe
    2fa4:	rscle	r2, r5, r0, lsl #16
    2fa8:			; <UNDEFINED> instruction: 0x4770e7de
    2fac:	andcs	r4, r0, r4, lsl #18
    2fb0:			; <UNDEFINED> instruction: 0xf7fe4479
    2fb4:	stmdbvs	r1!, {r2, r3, r4, r5, r6, sl, fp, sp, lr, pc}
    2fb8:			; <UNDEFINED> instruction: 0xf88ef002
    2fbc:	andeq	sl, r0, r0, ror #30
    2fc0:	strdeq	sl, [r0], -r4
    2fc4:	svcmi	0x00f0e92d
    2fc8:	vpush	{s8-s251}
    2fcc:	blmi	ffd25bdc <fchmod@plt+0xffd23fa0>
    2fd0:			; <UNDEFINED> instruction: 0xf8df447a
    2fd4:	ldmpl	r3, {r4, r6, r7, r8, r9, pc}^
    2fd8:	ldrbtmi	fp, [r8], #141	; 0x8d
    2fdc:	movwls	r6, #47131	; 0xb81b
    2fe0:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    2fe4:			; <UNDEFINED> instruction: 0xf8584bf0
    2fe8:			; <UNDEFINED> instruction: 0xf8daa003
    2fec:	blcs	eff4 <fchmod@plt+0xd3b8>
    2ff0:	orrhi	pc, r5, r0
    2ff4:	ldrdls	pc, [r0], -r0
    2ff8:	svceq	0x0000f1b9
    2ffc:	cmnhi	r7, r0	; <UNPREDICTABLE>
    3000:	svccs	0x00006847
    3004:	cmnhi	r3, r0, asr #32	; <UNPREDICTABLE>
    3008:			; <UNDEFINED> instruction: 0xf0022058
    300c:			; <UNDEFINED> instruction: 0x4605fd15
    3010:			; <UNDEFINED> instruction: 0xf0004648
    3014:			; <UNDEFINED> instruction: 0x4604febf
    3018:			; <UNDEFINED> instruction: 0xf0002800
    301c:			; <UNDEFINED> instruction: 0x46298178
    3020:			; <UNDEFINED> instruction: 0xff8cf7fe
    3024:			; <UNDEFINED> instruction: 0xf0002800
    3028:	strtmi	r8, [r0], -r8, lsl #2
    302c:	cdp2	0, 14, cr15, cr14, cr0, {0}
    3030:	mcr2	7, 4, pc, cr14, cr15, {7}	; <UNPREDICTABLE>
    3034:	strmi	r6, [r6], -fp, ror #21
    3038:			; <UNDEFINED> instruction: 0xf0020098
    303c:	bvs	ffb02438 <fchmod@plt+0xffb007fc>
    3040:	bl	14858 <fchmod@plt+0x12c1c>
    3044:	strtmi	r0, [r2], -r3, lsl #1
    3048:			; <UNDEFINED> instruction: 0xf0002b00
    304c:			; <UNDEFINED> instruction: 0xf842810c
    3050:	addsmi	r7, r0, #4, 22	; 0x1000
    3054:			; <UNDEFINED> instruction: 0xb1b6d1fb
    3058:	andeq	pc, r8, r6, lsl #2
    305c:			; <UNDEFINED> instruction: 0xf7ff4629
    3060:	msrlt	SPSR_irq, pc
    3064:			; <UNDEFINED> instruction: 0xf0022058
    3068:	strmi	pc, [r1], -r7, ror #25
    306c:	tstls	r6, r0, lsr r9
    3070:	blx	1dc1074 <fchmod@plt+0x1dbf438>
    3074:	strtmi	r9, [sl], -r6, lsl #18
    3078:			; <UNDEFINED> instruction: 0xf7ff4620
    307c:	ldmdavs	r6!, {r0, r1, r3, r4, r5, sl, fp, ip, sp, lr, pc}
    3080:	mvnle	r2, r0, lsl #28
    3084:	bvs	fea9dc38 <fchmod@plt+0xfea9bffc>
    3088:			; <UNDEFINED> instruction: 0xf1021e5e
    308c:			; <UNDEFINED> instruction: 0xf1024280
    3090:			; <UNDEFINED> instruction: 0xf85432ff
    3094:			; <UNDEFINED> instruction: 0xf844b022
    3098:			; <UNDEFINED> instruction: 0xf1005022
    309c:	bl	123460 <fchmod@plt+0x121824>
    30a0:	and	r0, r2, r3, lsl #7
    30a4:			; <UNDEFINED> instruction: 0xf0c03e01
    30a8:			; <UNDEFINED> instruction: 0xf85380e9
    30ac:	svccs	0x00007d04
    30b0:	blmi	fefb7898 <fchmod@plt+0xfefb5c5c>
    30b4:	andcc	pc, r3, r8, asr r8	; <UNPREDICTABLE>
    30b8:	movwls	r6, #26649	; 0x6819
    30bc:			; <UNDEFINED> instruction: 0xf7fe9107
    30c0:	stmdbls	r7, {r3, r5, r7, sl, fp, sp, lr, pc}
    30c4:	ldmmi	sl!, {r1, r9, sl, lr}
    30c8:			; <UNDEFINED> instruction: 0xf0054478
    30cc:	bvs	ffb02478 <fchmod@plt+0xffb0083c>
    30d0:	stmibvs	sl!, {r1, r2, r8, fp, ip, pc}
    30d4:	movwls	r6, #14345	; 0x3809
    30d8:	movwls	r6, #10923	; 0x2aab
    30dc:	blge	33d838 <fchmod@plt+0x33bbfc>
    30e0:	blge	3d81c <fchmod@plt+0x3bbe0>
    30e4:	beq	43e90c <fchmod@plt+0x43ccd0>
    30e8:	ldrbtmi	r4, [r8], #-2226	; 0xfffff74e
    30ec:	ldc2l	0, cr15, [r8], {5}
    30f0:			; <UNDEFINED> instruction: 0x46034639
    30f4:	ldrmi	r4, [fp], r8, asr #12
    30f8:	mcrr	7, 15, pc, lr, cr14	; <UNPREDICTABLE>
    30fc:	cdp	14, 0, cr1, cr8, cr3, {0}
    3100:			; <UNDEFINED> instruction: 0xf2c03a90
    3104:	mnfe	f0, #0.5
    3108:	vst1.8	{d16-d17}, [pc :64], r0
    310c:			; <UNDEFINED> instruction: 0xf7fe71d2
    3110:			; <UNDEFINED> instruction: 0xf1b0ec32
    3114:	vmlsl.s8	q8, d0, d0
    3118:	blge	223554 <fchmod@plt+0x221918>
    311c:	ldmib	r5, {r2, r8, r9, ip, pc}^
    3120:	andcs	r0, r2, #20, 2
    3124:	andls	r2, r1, #4, 6	; 0x10000000
    3128:	andge	pc, r0, sp, asr #17
    312c:	stmib	sp, {r1, r3, r4, r5, r9, sl, lr}^
    3130:	ldrtmi	r0, [r9], -r2, lsl #2
    3134:	beq	fe43e99c <fchmod@plt+0xfe43cd60>
    3138:	blx	9bf144 <fchmod@plt+0x9bd508>
    313c:			; <UNDEFINED> instruction: 0xf1712800
    3140:	vsubw.s8	q8, q0, d0
    3144:	ldrbmi	r8, [r0], -r1, lsl #2
    3148:	bl	dc1148 <fchmod@plt+0xdbf50c>
    314c:	stmdacs	r0, {r0, r7, r9, sl, lr}
    3150:	tsthi	r4, r0, asr #32	; <UNPREDICTABLE>
    3154:			; <UNDEFINED> instruction: 0xf7fe4650
    3158:	strmi	lr, [r7], -ip, asr #26
    315c:			; <UNDEFINED> instruction: 0xf0402800
    3160:	mnfe	f0, f7
    3164:			; <UNDEFINED> instruction: 0xf7fe0a90
    3168:	cdp	13, 1, cr14, cr8, cr4, {2}
    316c:			; <UNDEFINED> instruction: 0x46590a10
    3170:	mcrr	7, 15, pc, r8, cr14	; <UNPREDICTABLE>
    3174:	stmdacs	r0, {r0, r7, r9, sl, lr}
    3178:	tsthi	r4, r0, asr #32	; <UNPREDICTABLE>
    317c:			; <UNDEFINED> instruction: 0xf7fe4658
    3180:			; <UNDEFINED> instruction: 0xee18eb50
    3184:			; <UNDEFINED> instruction: 0xf7fe0a10
    3188:	stmibmi	fp, {r2, r3, r6, r8, r9, fp, sp, lr, pc}
    318c:	strbmi	r2, [r8], -r5, lsl #4
    3190:			; <UNDEFINED> instruction: 0xf7fe4479
    3194:	bvs	feabdfcc <fchmod@plt+0xfeabc390>
    3198:	strmi	r6, [r1], -fp, ror #17
    319c:			; <UNDEFINED> instruction: 0xf7fe2001
    31a0:	bvs	ffabe388 <fchmod@plt+0xffabc74c>
    31a4:	blmi	fe16fe54 <fchmod@plt+0xfe16e218>
    31a8:			; <UNDEFINED> instruction: 0xf8df46cb
    31ac:	sfmcc	f2, 1, [r4], {20}
    31b0:	ldrbtmi	r4, [fp], #-2436	; 0xfffff67c
    31b4:	ldrbtmi	r4, [r9], #-1274	; 0xfffffb06
    31b8:	strbmi	r9, [r9], -r7, lsl #2
    31bc:	mul	r1, r9, r6
    31c0:	ldmdble	r6, {r1, r3, r4, r6, r8, sl, lr}
    31c4:	svceq	0x0004f854
    31c8:			; <UNDEFINED> instruction: 0xf10b465b
    31cc:	stmdacs	r0, {r0, r8, r9, fp}
    31d0:	stfnep	f5, [pc], {246}	; 0xf6
    31d4:	tstlt	r9, sl, asr #12
    31d8:	svclt	0x0018429e
    31dc:	rsbsle	r9, pc, r7, lsl #20
    31e0:			; <UNDEFINED> instruction: 0x465b4651
    31e4:			; <UNDEFINED> instruction: 0xf7fe2001
    31e8:	bvs	ffabe340 <fchmod@plt+0xffabc704>
    31ec:	ldrbmi	r4, [sl, #-1593]	; 0xfffff9c7
    31f0:	ldmdami	r5!, {r3, r5, r6, r7, fp, ip, lr, pc}^
    31f4:			; <UNDEFINED> instruction: 0xf7fe4478
    31f8:	blls	1be188 <fchmod@plt+0x1bc54c>
    31fc:			; <UNDEFINED> instruction: 0xf0016818
    3200:	blmi	1cc20ec <fchmod@plt+0x1cc04b0>
    3204:	ldmdbmi	r2!, {r0, r2, r9, sp}^
    3208:			; <UNDEFINED> instruction: 0xf8582000
    320c:	ldrbtmi	r3, [r9], #-3
    3210:			; <UNDEFINED> instruction: 0xf7fe681c
    3214:	strmi	lr, [r1], -ip, asr #22
    3218:			; <UNDEFINED> instruction: 0xf0024620
    321c:	andcs	pc, r0, r1, asr #23
    3220:	blmi	17d5bd8 <fchmod@plt+0x17d3f9c>
    3224:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    3228:	blls	2dd298 <fchmod@plt+0x2db65c>
    322c:	cmnle	r6, sl, asr r0
    3230:	ldc	0, cr11, [sp], #52	; 0x34
    3234:	pop	{r1, r8, r9, fp, pc}
    3238:	blmi	19e7200 <fchmod@plt+0x19e55c4>
    323c:	andcc	pc, r3, r8, asr r8	; <UNPREDICTABLE>
    3240:	blcs	1d2b4 <fchmod@plt+0x1b678>
    3244:	blmi	1977350 <fchmod@plt+0x1975714>
    3248:	stmdbmi	r5!, {r0, r2, r9, sp}^
    324c:			; <UNDEFINED> instruction: 0xf8582000
    3250:	ldrbtmi	r3, [r9], #-3
    3254:			; <UNDEFINED> instruction: 0xf7fe681c
    3258:	strmi	lr, [r1], -sl, lsr #22
    325c:			; <UNDEFINED> instruction: 0xf0024620
    3260:	mulcs	r1, pc, fp	; <UNPREDICTABLE>
    3264:	mcrcs	7, 0, lr, cr0, cr12, {6}
    3268:	mrcge	4, 7, APSR_nzcv, cr6, cr15, {3}
    326c:			; <UNDEFINED> instruction: 0xf1036aab
    3270:	blcc	54078 <fchmod@plt+0x5243c>
    3274:	eorlt	pc, r3, r4, asr r8	; <UNPREDICTABLE>
    3278:	eorpl	pc, r3, r4, asr #16
    327c:	ldrdne	pc, [r0], -sl
    3280:			; <UNDEFINED> instruction: 0xf7ff4620
    3284:	ldmib	r5, {r0, r1, r2, r3, r4, r6, r9, fp, ip, sp, lr, pc}^
    3288:	strcs	r3, [r0], -sl, lsl #4
    328c:	orrmi	pc, r0, #-1073741824	; 0xc0000000
    3290:			; <UNDEFINED> instruction: 0xf8443b01
    3294:	stmdblt	r2!, {r0, r1, r5, ip, sp, pc}
    3298:	bvs	ffabd16c <fchmod@plt+0xffabb530>
    329c:	adcsmi	r3, r2, #1048576	; 0x100000
    32a0:	strtmi	sp, [r7], -pc, lsr #19
    32a4:	blcc	1413fc <fchmod@plt+0x13f7c0>
    32a8:	rscsle	r2, r7, r0, lsl #22
    32ac:			; <UNDEFINED> instruction: 0xf7fe6898
    32b0:	stmdacs	r0, {r1, r2, r3, r4, r8, r9, fp, sp, lr, pc}
    32b4:	stmdbmi	fp, {r0, r4, r5, r6, r7, ip, lr, pc}^
    32b8:	andcs	r2, r0, r5, lsl #4
    32bc:			; <UNDEFINED> instruction: 0xf7fe4479
    32c0:	ldmdavs	fp!, {r1, r2, r4, r5, r6, r7, r9, fp, sp, lr, pc}
    32c4:			; <UNDEFINED> instruction: 0xf0016899
    32c8:	stmdbmi	r7, {r0, r1, r2, r8, r9, sl, fp, ip, sp, lr, pc}^
    32cc:	ldrbtmi	r2, [r9], #-517	; 0xfffffdfb
    32d0:	b	ffb412d0 <fchmod@plt+0xffb3f694>
    32d4:	strmi	r4, [r1], -sl, asr #12
    32d8:			; <UNDEFINED> instruction: 0xf7fe2001
    32dc:	sbfx	lr, sl, #23, #19
    32e0:	andcs	r4, r5, #1081344	; 0x108000
    32e4:			; <UNDEFINED> instruction: 0xf7fe4479
    32e8:	strmi	lr, [r2], -r2, ror #21
    32ec:	stmdbmi	r0, {r3, r4, r5, r6, r8, r9, sl, sp, lr, pc}^
    32f0:	andcs	r2, r0, r5, lsl #4
    32f4:			; <UNDEFINED> instruction: 0xf7fe4479
    32f8:			; <UNDEFINED> instruction: 0xf002eada
    32fc:	ldmdbmi	sp!, {r0, r1, r2, r3, r4, r5, r9, sl, fp, ip, sp, lr, pc}
    3300:	andcs	r4, r5, #24, 12	; 0x1800000
    3304:			; <UNDEFINED> instruction: 0xf7fe4479
    3308:			; <UNDEFINED> instruction: 0xf002ead2
    330c:	ldmdbmi	sl!, {r0, r1, r2, r4, r5, r9, sl, fp, ip, sp, lr, pc}
    3310:	ldrbtmi	r2, [r9], #-517	; 0xfffffdfb
    3314:	b	ff2c1314 <fchmod@plt+0xff2bf6d8>
    3318:			; <UNDEFINED> instruction: 0xf0014649
    331c:			; <UNDEFINED> instruction: 0xf7fefedd
    3320:	ldmdbmi	r6!, {r1, r4, r6, r7, r9, fp, sp, lr, pc}
    3324:	andcs	r4, r5, #56, 12	; 0x3800000
    3328:			; <UNDEFINED> instruction: 0xf7fe4479
    332c:	strbmi	lr, [r9], -r0, asr #21
    3330:	cdp2	0, 13, cr15, cr2, cr1, {0}
    3334:			; <UNDEFINED> instruction: 0x46384932
    3338:	ldrbtmi	r2, [r9], #-517	; 0xfffffdfb
    333c:	b	fedc133c <fchmod@plt+0xfedbf700>
    3340:	bne	43eba8 <fchmod@plt+0x43cf6c>
    3344:	cdp2	0, 12, cr15, cr8, cr1, {0}
    3348:	andcs	r4, r5, #753664	; 0xb8000
    334c:	ldrbtmi	r4, [r9], #-1592	; 0xfffff9c8
    3350:	b	feb41350 <fchmod@plt+0xfeb3f714>
    3354:	strbmi	r9, [r9], -sl, lsl #20
    3358:	cdp2	0, 10, cr15, cr0, cr1, {0}
    335c:	ldrtmi	r4, [r8], -sl, lsr #18
    3360:	ldrbtmi	r2, [r9], #-517	; 0xfffffdfb
    3364:	b	fe8c1364 <fchmod@plt+0xfe8bf728>
    3368:	bne	43ebd0 <fchmod@plt+0x43cf94>
    336c:	cdp2	0, 11, cr15, cr4, cr1, {0}
    3370:	strbmi	r4, [r8], -r6, lsr #18
    3374:	ldrbtmi	r2, [r9], #-517	; 0xfffffdfb
    3378:	b	fe641378 <fchmod@plt+0xfe63f73c>
    337c:	bne	43ebe4 <fchmod@plt+0x43cfa8>
    3380:	cdp2	0, 10, cr15, cr10, cr1, {0}
    3384:	andcs	r4, r5, #557056	; 0x88000
    3388:	ldrbtmi	r4, [r9], #-1592	; 0xfffff9c8
    338c:	b	fe3c138c <fchmod@plt+0xfe3bf750>
    3390:	bne	43ebf8 <fchmod@plt+0x43cfbc>
    3394:			; <UNDEFINED> instruction: 0xf001465a
    3398:	svclt	0x0000fe9f
    339c:	andeq	lr, r1, ip, lsl lr
    33a0:	andeq	r0, r0, ip, lsr #3
    33a4:	andeq	lr, r1, r2, lsl lr
    33a8:	andeq	r0, r0, r4, asr #3
    33ac:	andeq	r0, r0, r8, lsl #4
    33b0:	andeq	sl, r0, r4, ror #31
    33b4:	andeq	sl, r0, lr, asr #31
    33b8:	andeq	sl, r0, ip, lsr #29
    33bc:	andeq	sl, r0, r2, ror #15
    33c0:	andeq	sl, r0, r0, asr #29
    33c4:	andeq	sl, r0, sl, lsl sp
    33c8:	andeq	sl, r0, r4, ror lr
    33cc:			; <UNDEFINED> instruction: 0x000001b8
    33d0:	andeq	sl, r0, r6, asr #23
    33d4:	andeq	lr, r1, r8, asr #23
    33d8:	andeq	r0, r0, r0, lsl #4
    33dc:	andeq	r0, r0, r4, ror #3
    33e0:			; <UNDEFINED> instruction: 0x0000a3b6
    33e4:	andeq	sl, r0, r0, asr #27
    33e8:	andeq	sl, r0, sl, lsl #25
    33ec:	andeq	sl, r0, r8, lsl #27
    33f0:	andeq	sl, r0, r0, lsl ip
    33f4:	ldrdeq	sl, [r0], -r0
    33f8:	andeq	sl, r0, r2, lsr #24
    33fc:	andeq	sl, r0, r4, ror #24
    3400:	andeq	sl, r0, r6, ror ip
    3404:	andeq	sl, r0, sl, lsl #25
    3408:	andeq	sl, r0, sl, asr #7
    340c:	ldrdeq	sl, [r0], -r2
    3410:	andeq	sl, r0, sl, ror ip
    3414:	svcmi	0x00f0e92d
    3418:	vpush	{s8-s152}
    341c:	blmi	fe46602c <fchmod@plt+0xfe4643f0>
    3420:	cfldrsmi	mvf4, [r1, #488]	; 0x1e8
    3424:	ldrsbtlt	r5, [r7], r3
    3428:	ldmdavs	fp, {r0, r2, r3, r4, r5, r6, sl, lr}
    342c:			; <UNDEFINED> instruction: 0xf04f9335
    3430:	stmdavs	r3, {r8, r9}
    3434:			; <UNDEFINED> instruction: 0xf0402b00
    3438:			; <UNDEFINED> instruction: 0xf7ff8106
    343c:	blmi	fe302668 <fchmod@plt+0xfe300a2c>
    3440:	stmdacs	r0, {r7, r9, sl, lr}
    3444:	rschi	pc, r0, r0
    3448:	strmi	r5, [r4], -fp, ror #17
    344c:			; <UNDEFINED> instruction: 0xf8df4988
    3450:			; <UNDEFINED> instruction: 0xf8dfa224
    3454:	ldrbtmi	r9, [r9], #-548	; 0xfffffddc
    3458:	ldrbtmi	r4, [sl], #3464	; 0xd88
    345c:	movwls	r4, #13561	; 0x34f9
    3460:	and	r4, r1, sp, ror r4
    3464:	teqlt	r4, #36, 16	; 0x240000
    3468:	vmlacs.f32	s12, s0, s13
    346c:	andcs	sp, r5, #-2147483586	; 0x8000003e
    3470:			; <UNDEFINED> instruction: 0xf7fe4630
    3474:	blls	fdcec <fchmod@plt+0xfc0b0>
    3478:			; <UNDEFINED> instruction: 0xf7fe6819
    347c:	stmdbvs	r1!, {r1, r2, r5, r7, r8, r9, fp, sp, lr, pc}
    3480:	andcs	sl, r3, sl, lsl sl
    3484:	bl	feec1484 <fchmod@plt+0xfeebf848>
    3488:			; <UNDEFINED> instruction: 0xf0402800
    348c:	blls	7a37d8 <fchmod@plt+0x7a1b9c>
    3490:	vst1.8	{d2-d5}, [r3], r5
    3494:			; <UNDEFINED> instruction: 0xf5b34370
    3498:			; <UNDEFINED> instruction: 0xf0004f00
    349c:	ldrbmi	r8, [r1], -r8, lsl #1
    34a0:	b	1414a0 <fchmod@plt+0x13f864>
    34a4:	strmi	r6, [r1], -r2, lsr #18
    34a8:			; <UNDEFINED> instruction: 0xf7fe2001
    34ac:	stmdavs	r4!, {r1, r4, r5, r6, r7, r9, fp, sp, lr, pc}
    34b0:	stccs	6, cr4, [r0], {73}	; 0x49
    34b4:	stmdavc	fp, {r3, r4, r6, r7, r8, ip, lr, pc}
    34b8:	blls	f194c <fchmod@plt+0xefd10>
    34bc:	ldmdavs	r9, {r1, r3, sp}
    34c0:	bl	10c14c0 <fchmod@plt+0x10bf884>
    34c4:	vstmdbmi	pc!, {d20-<overflow reg d74>}
    34c8:	ldrbtmi	r4, [sp], #-1147	; 0xfffffb85
    34cc:	bcc	fe43ecf4 <fchmod@plt+0xfe43d0b8>
    34d0:	ldrbtmi	r4, [fp], #-2925	; 0xfffff493
    34d4:	bcc	43ecfc <fchmod@plt+0x43d0c0>
    34d8:			; <UNDEFINED> instruction: 0xf8d8e004
    34dc:			; <UNDEFINED> instruction: 0xf1b88000
    34e0:	suble	r0, sl, r0, lsl #30
    34e4:	ldrdcc	pc, [r0], -r8	; <UNPREDICTABLE>
    34e8:	rscsle	r2, r6, r0, lsl #22
    34ec:			; <UNDEFINED> instruction: 0xf8d8ac04
    34f0:			; <UNDEFINED> instruction: 0xf04f0010
    34f4:	strtmi	r0, [r1], -r0, lsl #22
    34f8:			; <UNDEFINED> instruction: 0xf7ff46d9
    34fc:	andcs	pc, r5, #3211264	; 0x310000
    3500:	andcs	r4, r0, r9, lsr #12
    3504:	ldmib	r2, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    3508:	ldmdavs	r9, {r0, r1, r8, r9, fp, ip, pc}
    350c:	bl	174150c <fchmod@plt+0x173f8d0>
    3510:	bne	fe43ed78 <fchmod@plt+0xfe43d13c>
    3514:	andcs	r2, r0, r5, lsl #4
    3518:	stmib	r8, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    351c:	strmi	r9, [r1], -r7, lsl #20
    3520:			; <UNDEFINED> instruction: 0xf7fe2001
    3524:			; <UNDEFINED> instruction: 0x9e0feab6
    3528:	strcs	fp, [r0, #-422]	; 0xfffffe5a
    352c:	beq	1a3f968 <fchmod@plt+0x1a3dd2c>
    3530:	strtmi	r4, [r9], fp, lsr #13
    3534:	strbmi	r3, [r7], -r1, lsl #10
    3538:	andeq	pc, r8, r7, lsl #2
    353c:			; <UNDEFINED> instruction: 0xf7ff4621
    3540:	tstlt	r0, pc, ror #25	; <UNPREDICTABLE>
    3544:	adcmi	r6, fp, #60416	; 0xec00
    3548:	ldmdavs	pc!, {r6, ip, lr, pc}	; <UNPREDICTABLE>
    354c:	mvnsle	r2, r0, lsl #30
    3550:	stmiale	pc!, {r1, r2, r3, r5, r7, r9, lr}^	; <UNPREDICTABLE>
    3554:	andcs	r4, r5, #1261568	; 0x134000
    3558:	stclmi	0, cr2, [sp, #-0]
    355c:			; <UNDEFINED> instruction: 0xf7fe4479
    3560:	ldrbmi	lr, [sl], -r6, lsr #19
    3564:	ldrbtmi	r4, [sp], #-1611	; 0xfffff9b5
    3568:	andcs	r4, r1, r1, lsl #12
    356c:	b	fe44156c <fchmod@plt+0xfe43f930>
    3570:	ldrdhi	pc, [r0], -r8
    3574:	svceq	0x0000f1b8
    3578:	blls	f7c50 <fchmod@plt+0xf6014>
    357c:	stmdbmi	r5, {r0, r2, r9, sp}^
    3580:	ldrbtmi	r2, [r9], #-0
    3584:			; <UNDEFINED> instruction: 0xf7fe681c
    3588:			; <UNDEFINED> instruction: 0x4601e992
    358c:			; <UNDEFINED> instruction: 0xf0024620
    3590:	bmi	1081db4 <fchmod@plt+0x1080178>
    3594:	ldrbtmi	r4, [sl], #-2867	; 0xfffff4cd
    3598:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    359c:	subsmi	r9, sl, r5, lsr fp
    35a0:	andcs	sp, r0, pc, asr #2
    35a4:	ldc	0, cr11, [sp], #220	; 0xdc
    35a8:	pop	{r1, r8, r9, fp, pc}
    35ac:	qsub8mi	r8, r9, r0
    35b0:			; <UNDEFINED> instruction: 0x6726e9dd
    35b4:	ldmdb	sl!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    35b8:	stmib	sp, {r1, r5, r8, fp, sp, lr}^
    35bc:	strmi	r6, [r1], -r0, lsl #14
    35c0:			; <UNDEFINED> instruction: 0xf7fe2001
    35c4:	ldmdbmi	r5!, {r1, r2, r5, r6, r9, fp, sp, lr, pc}
    35c8:	smlsldx	r4, fp, r9, r4
    35cc:	bne	43ee34 <fchmod@plt+0x43d1f8>
    35d0:	andcs	r4, r1, sl, lsr #12
    35d4:	b	17415d4 <fchmod@plt+0x173f998>
    35d8:	ldmdbvs	r9!, {r1, r4, r6, r9, sl, lr}
    35dc:			; <UNDEFINED> instruction: 0xf7fe2003
    35e0:	strmi	lr, [r2], -lr, lsl #22
    35e4:	ldmdbls	lr, {r3, r4, r7, r8, fp, ip, sp, pc}
    35e8:	cmnmi	r0, r1, lsl #8	; <UNPREDICTABLE>
    35ec:	svcmi	0x0000f5b1
    35f0:	ldmib	sp, {r1, r2, r4, r8, ip, lr, pc}^
    35f4:	cdpls	0, 0, cr1, cr15, cr6, {1}
    35f8:	bleq	7e26c <fchmod@plt+0x7c630>
    35fc:	bl	125beec <fchmod@plt+0x125a2b0>
    3600:	adcmi	r0, lr, #0, 18
    3604:			; <UNDEFINED> instruction: 0xe7a5d896
    3608:	movwls	r5, #14571	; 0x38eb
    360c:	stmdbmi	r4!, {r0, r2, r4, r5, r7, r8, r9, sl, sp, lr, pc}
    3610:	andcs	r2, r0, r5, lsl #4
    3614:			; <UNDEFINED> instruction: 0xf7fe4479
    3618:	ldmdbvs	r9!, {r1, r3, r6, r8, fp, sp, lr, pc}
    361c:	ldc2l	0, cr15, [ip, #-4]
    3620:	andcs	r4, r5, #32, 18	; 0x80000
    3624:			; <UNDEFINED> instruction: 0xf7fe4479
    3628:	ldmdbvs	r9!, {r1, r6, r8, fp, sp, lr, pc}
    362c:	ldc2	0, cr15, [r6, #-4]!
    3630:			; <UNDEFINED> instruction: 0x4630491d
    3634:	ldrbtmi	r2, [r9], #-517	; 0xfffffdfb
    3638:	ldmdb	r8!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    363c:			; <UNDEFINED> instruction: 0xf0016921
    3640:			; <UNDEFINED> instruction: 0xf7fefd2d
    3644:	ldmdbmi	r9, {r6, r8, fp, sp, lr, pc}
    3648:	andcs	r2, r0, r5, lsl #4
    364c:			; <UNDEFINED> instruction: 0xf7fe4479
    3650:	blmi	5fdb10 <fchmod@plt+0x5fbed4>
    3654:	ldmdavs	fp, {r0, r1, r3, r5, r6, r7, fp, ip, lr}
    3658:			; <UNDEFINED> instruction: 0xf0026819
    365c:	svclt	0x0000fc8f
    3660:	andeq	lr, r1, ip, asr #19
    3664:	andeq	r0, r0, ip, lsr #3
    3668:	andeq	lr, r1, r4, asr #19
    366c:	andeq	r0, r0, r4, ror #3
    3670:	andeq	sl, r0, r2, ror ip
    3674:	andeq	sl, r0, r2, lsl #26
    3678:	andeq	sl, r0, r8, lsr r5
    367c:	andeq	sl, r0, r8, ror #25
    3680:	andeq	sl, r0, ip, lsr #25
    3684:	andeq	sl, r0, lr, lsr #24
    3688:	strdeq	sl, [r0], -r6
    368c:	andeq	sl, r0, r8, asr ip
    3690:	andeq	sl, r0, lr, lsr #8
    3694:	andeq	sl, r0, r6, lsl #1
    3698:	andeq	lr, r1, r6, asr r8
    369c:	andeq	sl, r0, ip, asr #7
    36a0:	andeq	sl, r0, ip, lsl fp
    36a4:	andeq	sl, r0, r8, ror #22
    36a8:	strdeq	sl, [r0], -sl	; <UNPREDICTABLE>
    36ac:	andeq	sl, r0, ip, asr #21
    36b0:			; <UNDEFINED> instruction: 0x000001b0
    36b4:			; <UNDEFINED> instruction: 0x4605b570
    36b8:	blx	12c16be <fchmod@plt+0x12bfa82>
    36bc:	mvnslt	r6, sl, lsr #16
    36c0:	cmplt	r0, r6, lsl #12
    36c4:	bvs	8d4edc <fchmod@plt+0x8d32a0>
    36c8:	tsteq	r8, r4, lsl #2	; <UNPREDICTABLE>
    36cc:	stmdbvs	r0!, {r0, r1, r4, r8, ip, sp, pc}
    36d0:			; <UNDEFINED> instruction: 0xff46f7fe
    36d4:	stccs	8, cr6, [r0], {36}	; 0x24
    36d8:	andcs	sp, r0, #1073741885	; 0x4000003d
    36dc:			; <UNDEFINED> instruction: 0x46114630
    36e0:	ldc2	7, cr15, [r8], #-1020	; 0xfffffc04
    36e4:	blcs	141840 <fchmod@plt+0x13fc04>
    36e8:	tstcs	r1, sl, lsr r1
    36ec:			; <UNDEFINED> instruction: 0xf7ff4630
    36f0:			; <UNDEFINED> instruction: 0xf855fc31
    36f4:	bcs	e30c <fchmod@plt+0xc6d0>
    36f8:	strdcs	sp, [r0], -r7
    36fc:	tstcs	r2, r0, ror sp
    3700:	stc2	7, cr15, [r8], #-1020	; 0xfffffc04
    3704:	ldcllt	0, cr2, [r0, #-0]
    3708:	svcmi	0x00f0e92d
    370c:	ldrbcs	pc, [ip, #-2271]!	; 0xfffff721	; <UNPREDICTABLE>
    3710:	blhi	1bebcc <fchmod@plt+0x1bcf90>
    3714:	ldrbcc	pc, [r8, #-2271]!	; 0xfffff721	; <UNPREDICTABLE>
    3718:	stmdavs	r7, {r1, r3, r4, r5, r6, sl, lr}
    371c:	ldrbmi	pc, [r4, #-2271]!	; 0xfffff721	; <UNPREDICTABLE>
    3720:	ldrdlt	r5, [fp], #131	; 0x83
    3724:	ldmdavs	fp, {r2, r3, r4, r5, r6, sl, lr}
    3728:			; <UNDEFINED> instruction: 0xf04f9349
    372c:	svccs	0x00000300
    3730:	rsbhi	pc, r9, #0
    3734:	movwls	r6, #59459	; 0xe843
    3738:			; <UNDEFINED> instruction: 0xf0002b00
    373c:	stmvs	r3, {r5, r9, pc}
    3740:			; <UNDEFINED> instruction: 0xf0402b00
    3744:			; <UNDEFINED> instruction: 0xf8df829a
    3748:			; <UNDEFINED> instruction: 0x26002550
    374c:	strbcc	pc, [ip, #-2271]	; 0xfffff721	; <UNPREDICTABLE>
    3750:			; <UNDEFINED> instruction: 0x46384631
    3754:	stmiapl	r3!, {r1, r5, r7, fp, ip, lr}^
    3758:	ldmib	r2, {r0, r1, r3, r4, r9, sl, ip, pc}^
    375c:	ldmdavs	fp, {r8, sl, lr}
    3760:	ldrvs	lr, [ip], -sp, asr #19
    3764:	ldrmi	lr, [r0, #-2509]	; 0xfffff633
    3768:	stmib	sp, {r1, r4, r8, r9, ip, pc}^
    376c:	stmib	sp, {r1, r2, r3, r4, r9, sl, sp, lr}^
    3770:	stmib	sp, {r5, r9, sl, sp, lr}^
    3774:			; <UNDEFINED> instruction: 0xf7fe6622
    3778:	vmovne.f16	s10, lr	; <UNPREDICTABLE>
    377c:	subhi	pc, fp, #192, 4
    3780:	strtmi	sl, [r9], -r4, lsr #20
    3784:			; <UNDEFINED> instruction: 0xf7fe2003
    3788:			; <UNDEFINED> instruction: 0x4604e8de
    378c:			; <UNDEFINED> instruction: 0xf0402800
    3790:	blls	a24010 <fchmod@plt+0xa223d4>
    3794:	cmnmi	r0, #50331648	; 0x3000000	; <UNPREDICTABLE>
    3798:	svcmi	0x0000f5b3
    379c:	eorhi	pc, r9, #64	; 0x40
    37a0:			; <UNDEFINED> instruction: 0xf04fab40
    37a4:	tstls	r3, #-1073741761	; 0xc000003f
    37a8:	andls	r4, r0, sl, lsl r6
    37ac:			; <UNDEFINED> instruction: 0xf04fab18
    37b0:	movwls	r3, #16639	; 0x40ff
    37b4:	stmib	sp, {r0, r2, r8, r9, sp}^
    37b8:	tstcs	r3, r2, lsl #2
    37bc:	tstls	r1, r8, lsr #12
    37c0:			; <UNDEFINED> instruction: 0xf0004621
    37c4:	stmdacs	r0, {r0, r1, r2, r4, r8, r9, sl, fp, ip, sp, lr, pc}
    37c8:	movweq	pc, #369	; 0x171	; <UNPREDICTABLE>
    37cc:	andhi	pc, r7, #192, 4
    37d0:	movwcs	r2, #512	; 0x200
    37d4:	strls	r4, [r0], #-1576	; 0xfffff9d8
    37d8:	stmia	r0, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    37dc:			; <UNDEFINED> instruction: 0xf002a83e
    37e0:			; <UNDEFINED> instruction: 0xf005f8c1
    37e4:	strmi	pc, [r6], -sp, ror #21
    37e8:			; <UNDEFINED> instruction: 0xf0002800
    37ec:	ldmdals	pc!, {r0, r2, r3, r4, r9, pc}	; <UNPREDICTABLE>
    37f0:			; <UNDEFINED> instruction: 0xf7feaf17
    37f4:			; <UNDEFINED> instruction: 0xf8dfe9fe
    37f8:	andcs	r1, r5, #168, 8	; 0xa8000000
    37fc:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
    3800:	ldmda	r4, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    3804:	ldmdbls	lr!, {r0, r1, r2, r9, sp}
    3808:	cdp2	0, 12, cr15, cr10, cr2, {0}
    380c:			; <UNDEFINED> instruction: 0xf0024680
    3810:	ldrtmi	pc, [r9], -r1, lsr #30	; <UNPREDICTABLE>
    3814:			; <UNDEFINED> instruction: 0xf0034640
    3818:	strbmi	pc, [r0], -r7, lsl #19	; <UNPREDICTABLE>
    381c:			; <UNDEFINED> instruction: 0xf920f003
    3820:			; <UNDEFINED> instruction: 0xf7fe983e
    3824:			; <UNDEFINED> instruction: 0xf8dfe9e6
    3828:	andcs	r1, r5, #124, 8	; 0x7c000000
    382c:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
    3830:	ldmda	ip!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    3834:	strmi	r2, [r1], -r2, lsl #4
    3838:			; <UNDEFINED> instruction: 0xf0054630
    383c:			; <UNDEFINED> instruction: 0xf8ddfaef
    3840:	qaddcs	fp, ip, r1
    3844:	addseq	pc, r8, fp, lsl #2
    3848:			; <UNDEFINED> instruction: 0xff6ef003
    384c:			; <UNDEFINED> instruction: 0xf8df4603
    3850:	tstls	r4, #88, 8	; 0x58000000
    3854:			; <UNDEFINED> instruction: 0xf7fe4478
    3858:	strmi	lr, [r6], -ip, lsr #17
    385c:			; <UNDEFINED> instruction: 0xf0002800
    3860:			; <UNDEFINED> instruction: 0xf7fe817d
    3864:	ldrtmi	lr, [r9], -lr, ror #17
    3868:	andvs	r2, r4, sl, lsl #4
    386c:	ldrtmi	r4, [r0], -r0, lsl #13
    3870:	svc	0x00b6f7fd
    3874:	addsmi	r9, lr, #23552	; 0x5c00
    3878:	beq	43f0a4 <fchmod@plt+0x43d468>
    387c:	orrshi	pc, lr, r0
    3880:	blcs	218f4 <fchmod@plt+0x1fcb8>
    3884:	orrshi	pc, sl, r0, asr #32
    3888:	ldrdcc	pc, [r0], -r8
    388c:			; <UNDEFINED> instruction: 0xf0402b00
    3890:	ldmib	sp, {r0, r2, r4, r7, r8, pc}^
    3894:	ldmib	sp, {r4, r9, ip}^
    3898:			; <UNDEFINED> instruction: 0xf5b14630
    389c:			; <UNDEFINED> instruction: 0xf1426a80
    38a0:	movwls	r3, #62463	; 0xf3ff
    38a4:			; <UNDEFINED> instruction: 0x46204652
    38a8:			; <UNDEFINED> instruction: 0x461f4631
    38ac:			; <UNDEFINED> instruction: 0xf9a0f009
    38b0:	movwcs	lr, #43469	; 0xa9cd
    38b4:	movwcs	lr, #43485	; 0xa9dd
    38b8:			; <UNDEFINED> instruction: 0xf0004313
    38bc:	blls	3e3cd4 <fchmod@plt+0x3e2098>
    38c0:	andeq	lr, r4, sl, lsl fp
    38c4:	bl	10d5214 <fchmod@plt+0x10d35d8>
    38c8:			; <UNDEFINED> instruction: 0xf1100106
    38cc:			; <UNDEFINED> instruction: 0xf14130ff
    38d0:			; <UNDEFINED> instruction: 0xf00931ff
    38d4:	andcs	pc, r5, #2310144	; 0x234000
    38d8:	andls	r4, r0, #244, 18	; 0x3d0000
    38dc:	ldrbtmi	r4, [r9], #-2804	; 0xfffff50c
    38e0:			; <UNDEFINED> instruction: 0x4604447a
    38e4:	andcs	r4, r0, r3, lsl #12
    38e8:			; <UNDEFINED> instruction: 0xf7fe940c
    38ec:			; <UNDEFINED> instruction: 0xf8dbe98e
    38f0:	strtmi	r2, [r3], -r0
    38f4:			; <UNDEFINED> instruction: 0x46016852
    38f8:			; <UNDEFINED> instruction: 0xf7fe2001
    38fc:	blls	4bdc2c <fchmod@plt+0x4bbff0>
    3900:			; <UNDEFINED> instruction: 0xf0402b00
    3904:	blls	4a3c9c <fchmod@plt+0x4a2060>
    3908:	bcc	43f130 <fchmod@plt+0x43d4f4>
    390c:	stccs	3, cr9, [r0], {21}
    3910:	cmphi	r6, r0, asr #6	; <UNPREDICTABLE>
    3914:	vmls.f64	d4, d24, d23
    3918:			; <UNDEFINED> instruction: 0xf8dd5a90
    391c:	svcge	0x001b8030
    3920:	strcs	r4, [r1], #-1147	; 0xfffffb85
    3924:	mcr	6, 0, r4, cr9, cr5, {2}
    3928:	blmi	ff8d2370 <fchmod@plt+0xff8d0734>
    392c:	mcr	4, 0, r4, cr10, cr11, {3}
    3930:	blmi	ff892178 <fchmod@plt+0xff89053c>
    3934:	mcr	4, 0, r4, cr10, cr11, {3}
    3938:			; <UNDEFINED> instruction: 0xe07d3a90
    393c:	strtmi	r4, [r1], -r2, asr #12
    3940:	beq	43f1b0 <fchmod@plt+0x43d574>
    3944:			; <UNDEFINED> instruction: 0xf8acf005
    3948:			; <UNDEFINED> instruction: 0xf7fe4606
    394c:	bls	3bdb0c <fchmod@plt+0x3bbed0>
    3950:	bne	fe43f1c0 <fchmod@plt+0xfe43d584>
    3954:	andls	r9, r0, #1048576	; 0x100000
    3958:	bcs	43f1c0 <fchmod@plt+0x43d584>
    395c:	svclt	0x00182808
    3960:	movweq	pc, #33216	; 0x81c0	; <UNPREDICTABLE>
    3964:	svclt	0x00084638
    3968:			; <UNDEFINED> instruction: 0xf0052300
    396c:	ldrtmi	pc, [r0], -r5, lsl #24	; <UNPREDICTABLE>
    3970:	svc	0x0056f7fd
    3974:	rsbsle	r4, r1, r0, lsr #11
    3978:	strls	r9, [ip, #-2831]	; 0xfffff4f1
    397c:	ldmib	sp, {r0, r2, r3, r8, r9, ip, pc}^
    3980:	ldmib	sp, {r4, r8, r9, sp}^
    3984:	addmi	r0, r2, #12, 2
    3988:	vaddw.s8	q10, q8, d11
    398c:	vst4.8	{d24,d26,d28,d30}, [pc]
    3990:	ldmdals	sp, {r1, r4, r6, r7, r8, ip, sp, lr}
    3994:	blx	7bf99c <fchmod@plt+0x7bdd60>
    3998:	bne	43f204 <fchmod@plt+0x43d5c8>
    399c:	ldmdbeq	r8!, {r0, r2, r3, r8, ip, sp, lr, pc}^
    39a0:	beq	fe13fddc <fchmod@plt+0xfe13e1a0>
    39a4:			; <UNDEFINED> instruction: 0xf0004606
    39a8:	ldrtmi	pc, [r0], -pc, lsr #20	; <UNPREDICTABLE>
    39ac:	blx	fec3f9b4 <fchmod@plt+0xfec3dd78>
    39b0:	ldrsbtcs	pc, [r8], #-139	; 0xffffff75	; <UNPREDICTABLE>
    39b4:	ldrdcc	pc, [r0], -fp
    39b8:	ldmdavs	r2, {r3, r6, r9, sl, lr}^
    39bc:	stmib	sp, {r0, r1, r3, r4, r6, fp, sp, lr}^
    39c0:	andls	r4, r8, #393216	; 0x60000
    39c4:	strls	r9, [r4, #-2575]	; 0xfffff5f1
    39c8:	bls	4e81e4 <fchmod@plt+0x4e65a8>
    39cc:	bls	5281d8 <fchmod@plt+0x52659c>
    39d0:	ldmib	sp, {r9, ip, pc}^
    39d4:	stmib	sp, {r4, r5, r9, ip}^
    39d8:	bmi	fee481e8 <fchmod@plt+0xfee465ac>
    39dc:	ldrbtmi	r4, [sl], #-2489	; 0xfffff647
    39e0:			; <UNDEFINED> instruction: 0xf0054479
    39e4:	ldmibmi	r8!, {r0, r3, r6, r7, r8, r9, fp, ip, sp, lr, pc}
    39e8:			; <UNDEFINED> instruction: 0x46309b1e
    39ec:	ldrbtmi	r9, [r9], #-2592	; 0xfffff5e0
    39f0:	blx	dbf9fa <fchmod@plt+0xdbddbe>
    39f4:			; <UNDEFINED> instruction: 0xf0054648
    39f8:	ldmibmi	r4!, {r0, r3, r4, r8, r9, fp, ip, sp, lr, pc}
    39fc:	ldrbmi	r4, [r0], -r2, lsr #12
    3a00:			; <UNDEFINED> instruction: 0xf0054479
    3a04:	ldmib	sp, {r0, r3, r4, r5, r7, r8, r9, fp, ip, sp, lr, pc}^
    3a08:	stmdbls	r3!, {r2, r3, r8, r9, sp}
    3a0c:	stmib	sp, {r4, r5, r9, sl, lr}^
    3a10:	cdp	3, 1, cr2, cr8, cr0, {0}
    3a14:			; <UNDEFINED> instruction: 0xf0002a90
    3a18:			; <UNDEFINED> instruction: 0x4650fb7f
    3a1c:	blx	1bfa3a <fchmod@plt+0x1bddfe>
    3a20:			; <UNDEFINED> instruction: 0xf0004630
    3a24:	stmibmi	sl!, {r0, r1, r4, r5, r6, r7, r8, fp, ip, sp, lr, pc}
    3a28:	andcs	r4, r1, r2, lsr #12
    3a2c:	strcc	r4, [r1], #-1145	; 0xfffffb87
    3a30:	stmda	lr!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    3a34:	blle	5950bc <fchmod@plt+0x593480>
    3a38:			; <UNDEFINED> instruction: 0xf0054638
    3a3c:	blls	4c2620 <fchmod@plt+0x4c09e4>
    3a40:			; <UNDEFINED> instruction: 0xf47f2b00
    3a44:	mrc	15, 0, sl, cr9, cr11, {3}
    3a48:			; <UNDEFINED> instruction: 0x46231a90
    3a4c:	ldrtmi	r9, [r8], -lr, lsl #20
    3a50:	andhi	pc, r0, sp, asr #17
    3a54:	blx	fe43fa72 <fchmod@plt+0xfe43de36>
    3a58:	orrle	r4, sp, r0, lsr #11
    3a5c:	movwcs	lr, #43485	; 0xa9dd
    3a60:	movwcs	lr, #51661	; 0xc9cd
    3a64:	cdp	7, 1, cr14, cr8, cr11, {4}
    3a68:			; <UNDEFINED> instruction: 0x464c5a90
    3a6c:			; <UNDEFINED> instruction: 0x46384656
    3a70:	ldc2	0, cr15, [r4], {5}
    3a74:			; <UNDEFINED> instruction: 0xf0054630
    3a78:			; <UNDEFINED> instruction: 0x4620fc11
    3a7c:	stc2	0, cr15, [lr], {5}
    3a80:	beq	43f2e8 <fchmod@plt+0x43d6ac>
    3a84:	mcr	7, 6, pc, cr12, cr13, {7}	; <UNPREDICTABLE>
    3a88:			; <UNDEFINED> instruction: 0xf7fd9815
    3a8c:	strtmi	lr, [r8], -sl, asr #29
    3a90:	stmia	lr!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    3a94:	andcs	r4, r5, #2342912	; 0x23c000
    3a98:	ldrbtmi	r2, [r9], #-0
    3a9c:	svc	0x0006f7fd
    3aa0:	andcs	r4, r1, r1, lsl #12
    3aa4:	svc	0x00f4f7fd
    3aa8:	blmi	1e564dc <fchmod@plt+0x1e548a0>
    3aac:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    3ab0:	blls	125db20 <fchmod@plt+0x125bee4>
    3ab4:			; <UNDEFINED> instruction: 0xf040405a
    3ab8:	andcs	r8, r0, r4, lsr #1
    3abc:	ldc	0, cr11, [sp], #300	; 0x12c
    3ac0:	pop	{r1, r2, r8, r9, fp, pc}
    3ac4:			; <UNDEFINED> instruction: 0xf8cd8ff0
    3ac8:	strls	sl, [fp, -r8, lsr #32]
    3acc:	svcls	0x000ee6f7
    3ad0:			; <UNDEFINED> instruction: 0xf0014638
    3ad4:			; <UNDEFINED> instruction: 0x4606fe73
    3ad8:	svc	0x0088f7fd
    3adc:	cdp2	0, 6, cr15, cr14, cr1, {0}
    3ae0:	ldrtmi	r4, [r0], -r3, lsl #12
    3ae4:	bcc	43f30c <fchmod@plt+0x43d6d0>
    3ae8:	mrc	7, 4, APSR_nzcv, cr10, cr13, {7}
    3aec:			; <UNDEFINED> instruction: 0xf0044638
    3af0:			; <UNDEFINED> instruction: 0xf001f895
    3af4:	strmi	pc, [r3], -r3, ror #28
    3af8:	stmdavc	r0, {r1, r2, r3, ip, pc}
    3afc:			; <UNDEFINED> instruction: 0x4698b358
    3b00:	stmdacs	fp!, {r1, r2, r3, r4, r9, sl, lr}
    3b04:	stmdbeq	r1, {r3, r8, ip, sp, lr, pc}
    3b08:	cmncs	r8, #4, 30
    3b0c:	andle	r7, sp, r3, lsr r0
    3b10:			; <UNDEFINED> instruction: 0xf0002108
    3b14:	cmnlt	r8, pc, lsl #28	; <UNPREDICTABLE>
    3b18:	mulvc	r0, r8, r8
    3b1c:	ldrtmi	r2, [r8], -r8, lsl #2
    3b20:	cdp2	0, 0, cr15, cr8, cr0, {0}
    3b24:			; <UNDEFINED> instruction: 0xf047b108
    3b28:	eorsvc	r0, r7, r0, lsr #14
    3b2c:	muleq	r1, r8, r8
    3b30:	orrlt	r3, r0, r1, lsl #12
    3b34:	strb	r4, [r4, r8, asr #13]!
    3b38:	muleq	r0, r8, r8
    3b3c:			; <UNDEFINED> instruction: 0xf0002110
    3b40:	strdlt	pc, [r0, r9]
    3b44:	mulcc	r0, r8, r8
    3b48:			; <UNDEFINED> instruction: 0xf8063601
    3b4c:			; <UNDEFINED> instruction: 0xf8983c01
    3b50:	stmdacs	r0, {r0}
    3b54:	blls	3b8314 <fchmod@plt+0x3b66d8>
    3b58:			; <UNDEFINED> instruction: 0xe6d89315
    3b5c:	mcr	7, 4, pc, cr12, cr13, {7}	; <UNPREDICTABLE>
    3b60:	beq	43f38c <fchmod@plt+0x43d750>
    3b64:			; <UNDEFINED> instruction: 0xf898e695
    3b68:			; <UNDEFINED> instruction: 0x21200000
    3b6c:	stc2l	0, cr15, [r2]
    3b70:	mvnle	r2, r0, lsl #16
    3b74:	movweq	pc, #8456	; 0x2108	; <UNPREDICTABLE>
    3b78:	ldrmi	r4, [r9], r8, asr #13
    3b7c:			; <UNDEFINED> instruction: 0x4638e7d6
    3b80:	svc	0x0052f7fd
    3b84:	ldrbtmi	r4, [r9], #-2389	; 0xfffff6ab
    3b88:	ldrtmi	r4, [r8], -r5, lsl #12
    3b8c:			; <UNDEFINED> instruction: 0xff72f004
    3b90:	stfccd	f3, [r4, #-0]
    3b94:	ldrtmi	r4, [r8], -r9, lsr #12
    3b98:			; <UNDEFINED> instruction: 0xf802f002
    3b9c:	ldrb	r9, [r2, #14]
    3ba0:	svcge	0x001bab21
    3ba4:	blge	795424 <fchmod@plt+0x7937e8>
    3ba8:			; <UNDEFINED> instruction: 0xe760461c
    3bac:	andcs	r4, r5, #76, 18	; 0x130000
    3bb0:	ldrbtmi	r2, [r9], #-0
    3bb4:	mrc	7, 3, APSR_nzcv, cr10, cr13, {7}
    3bb8:	blx	1c3fbc4 <fchmod@plt+0x1c3df88>
    3bbc:	andcs	r4, r5, #1196032	; 0x124000
    3bc0:	ldrbtmi	r2, [r9], #-0
    3bc4:	mrc	7, 3, APSR_nzcv, cr2, cr13, {7}
    3bc8:			; <UNDEFINED> instruction: 0xf0014631
    3bcc:	stmdbmi	r6, {r0, r2, r7, r9, fp, ip, sp, lr, pc}^
    3bd0:	ldrtmi	r2, [r0], -r5, lsl #4
    3bd4:			; <UNDEFINED> instruction: 0xf7fd4479
    3bd8:			; <UNDEFINED> instruction: 0xf001ee6a
    3bdc:	stmdbmi	r3, {r0, r2, r3, r4, r5, r6, r9, fp, ip, sp, lr, pc}^
    3be0:	strtmi	r2, [r0], -r5, lsl #4
    3be4:			; <UNDEFINED> instruction: 0xf7fd4479
    3be8:	bls	6bf578 <fchmod@plt+0x6bd93c>
    3bec:			; <UNDEFINED> instruction: 0xf0014639
    3bf0:	ldmdbmi	pc!, {r0, r2, r4, r6, r9, fp, ip, sp, lr, pc}	; <UNPREDICTABLE>
    3bf4:	ldrbtmi	r2, [r9], #-517	; 0xfffffdfb
    3bf8:	mrc	7, 2, APSR_nzcv, cr8, cr13, {7}
    3bfc:			; <UNDEFINED> instruction: 0xf0014639
    3c00:			; <UNDEFINED> instruction: 0xf7fdfa4d
    3c04:	ldmdbmi	fp!, {r5, r6, r9, sl, fp, sp, lr, pc}
    3c08:	ldrtmi	r2, [r8], -r5, lsl #4
    3c0c:			; <UNDEFINED> instruction: 0xf7fd4479
    3c10:			; <UNDEFINED> instruction: 0xf002ee4e
    3c14:	ldmdbmi	r8!, {r0, r1, r4, r5, r7, r8, fp, ip, sp, lr, pc}
    3c18:	andcs	r4, r5, #48, 12	; 0x3000000
    3c1c:			; <UNDEFINED> instruction: 0xf7fd4479
    3c20:	ldrtmi	lr, [r9], -r6, asr #28
    3c24:	blx	163fc30 <fchmod@plt+0x163dff4>
    3c28:	ldmdals	pc!, {r0, r8, sp}	; <UNPREDICTABLE>
    3c2c:	cdp2	0, 3, cr15, cr14, cr1, {0}
    3c30:			; <UNDEFINED> instruction: 0xf7fd983e
    3c34:	ldmdals	pc!, {r1, r2, r3, r4, r6, r7, r8, r9, sl, fp, sp, lr, pc}	; <UNPREDICTABLE>
    3c38:	svc	0x00daf7fd
    3c3c:	bmi	c16d00 <fchmod@plt+0xc150c4>
    3c40:	ldrbtmi	r4, [ip], #-1595	; 0xfffff9c5
    3c44:	ldrbtmi	r9, [sl], #-1537	; 0xfffff9ff
    3c48:	bmi	ba8450 <fchmod@plt+0xba6814>
    3c4c:	strtmi	r4, [r0], -r1, lsr #12
    3c50:			; <UNDEFINED> instruction: 0xf7fd447a
    3c54:	stmdbmi	ip!, {r2, r3, r9, sl, fp, sp, lr, pc}
    3c58:	ldrtmi	r2, [r0], -r5, lsl #4
    3c5c:			; <UNDEFINED> instruction: 0xf7fd4479
    3c60:	stmdbmi	sl!, {r1, r2, r5, r9, sl, fp, sp, lr, pc}
    3c64:	ldrbtmi	r2, [r9], #-517	; 0xfffffdfb
    3c68:	ldrtmi	r4, [r0], -r5, lsl #12
    3c6c:	mrc	7, 0, APSR_nzcv, cr14, cr13, {7}
    3c70:	strmi	r4, [r1], -r2, lsr #12
    3c74:			; <UNDEFINED> instruction: 0xf0014628
    3c78:	stmdbmi	r5!, {r0, r1, r2, r3, r5, r9, fp, ip, sp, lr, pc}
    3c7c:	andcs	r2, r0, r5, lsl #4
    3c80:			; <UNDEFINED> instruction: 0xf7fd4479
    3c84:			; <UNDEFINED> instruction: 0xf002ee14
    3c88:	svclt	0x0000f979
    3c8c:	ldrdeq	lr, [r1], -r4
    3c90:	andeq	r0, r0, ip, lsr #3
    3c94:	andeq	lr, r1, r8, asr #13
    3c98:	strdeq	r0, [r0], -r4
    3c9c:			; <UNDEFINED> instruction: 0x000001b4
    3ca0:	andeq	sl, r0, r6, lsr #22
    3ca4:	ldrdeq	sl, [r0], -r6
    3ca8:	andeq	sl, r0, r8, ror #21
    3cac:			; <UNDEFINED> instruction: 0x0000aabe
    3cb0:	muleq	r0, r4, sl
    3cb4:			; <UNDEFINED> instruction: 0x0000aab8
    3cb8:	muleq	r0, r4, sl
    3cbc:	muleq	r0, r4, sl
    3cc0:	andeq	sl, r0, lr, lsl #21
    3cc4:	muleq	r0, r0, sl
    3cc8:	andeq	r9, r0, r6, lsl r5
    3ccc:	muleq	r0, r0, sl
    3cd0:	muleq	r0, ip, r7
    3cd4:	andeq	r9, r0, sl, asr #25
    3cd8:	andeq	lr, r1, r0, asr #6
    3cdc:	andeq	r9, r0, sl, lsl #25
    3ce0:	andeq	sl, r0, r6, lsr r8
    3ce4:	andeq	sl, r0, lr, lsl #15
    3ce8:	andeq	sl, r0, r8, lsl #13
    3cec:			; <UNDEFINED> instruction: 0x0000a6bc
    3cf0:	andeq	sl, r0, r2, lsl #13
    3cf4:	andeq	sl, r0, r0, asr #11
    3cf8:	andeq	sl, r0, ip, lsl r6
    3cfc:	muleq	r0, r2, r6
    3d00:	muleq	r0, sl, r6
    3d04:	andeq	sl, r0, ip, ror r6
    3d08:	andeq	sl, r0, ip, lsl #13
    3d0c:	muleq	r0, lr, r6
    3d10:	andeq	sl, r0, r8, ror r5
    3d14:	andeq	r0, r0, r0
    3d18:			; <UNDEFINED> instruction: 0xb09db5f0
    3d1c:			; <UNDEFINED> instruction: 0x46054c18
    3d20:			; <UNDEFINED> instruction: 0x466a4b18
    3d24:	andcs	r4, r3, ip, ror r4
    3d28:	strmi	r5, [ip], -r3, ror #17
    3d2c:	tstls	fp, #1769472	; 0x1b0000
    3d30:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    3d34:	mcr	7, 0, pc, cr6, cr13, {7}	; <UNPREDICTABLE>
    3d38:	strhtcs	fp, [r0], -r0
    3d3c:	stc2	0, cr15, [r6, #-4]!
    3d40:	ldmib	sp, {r2, r4, r9, fp, ip, pc}^
    3d44:	stmdbls	r4, {r2, r3, r8, r9, sl, sp, lr}
    3d48:	addvs	r4, r2, lr, lsl #22
    3d4c:	andvs	r4, r5, lr, lsl #20
    3d50:	subvs	r4, r1, sl, ror r4
    3d54:	strvs	lr, [r4, -r0, asr #19]
    3d58:	ldmpl	r3, {r2, r7, r8, sp, lr}^
    3d5c:	blls	6dddcc <fchmod@plt+0x6dc190>
    3d60:	qaddle	r4, sl, sl
    3d64:	ldcllt	0, cr11, [r0, #116]!	; 0x74
    3d68:	andcs	r4, r5, #8, 18	; 0x20000
    3d6c:	ldrbtmi	r4, [r9], #-2056	; 0xfffff7f8
    3d70:			; <UNDEFINED> instruction: 0xf7fd4478
    3d74:			; <UNDEFINED> instruction: 0xf001ed9c
    3d78:			; <UNDEFINED> instruction: 0xf7fdf9af
    3d7c:	svclt	0x0000eda4
    3d80:	andeq	lr, r1, r8, asr #1
    3d84:	andeq	r0, r0, ip, lsr #3
    3d88:	muleq	r1, ip, r0
    3d8c:	andeq	sl, r0, sl, lsr #14
    3d90:	andeq	fp, r0, r0, asr #18
    3d94:			; <UNDEFINED> instruction: 0x4604b510
    3d98:	blcs	b61dac <fchmod@plt+0xb60170>
    3d9c:	stmdavc	r1, {r1, r2, r8, ip, lr, pc}^
    3da0:	strtmi	fp, [r0], -r1, lsr #18
    3da4:			; <UNDEFINED> instruction: 0x4010e8bd
    3da8:	svclt	0x00b6f7ff
    3dac:	strtmi	r2, [r0], -r0, lsl #2
    3db0:	ldcl	7, cr15, [r2, #1012]!	; 0x3f4
    3db4:	ble	ffd0b5c0 <fchmod@plt+0xffd09984>
    3db8:	andcs	r4, r5, #4, 18	; 0x10000
    3dbc:	ldrbtmi	r4, [r9], #-2052	; 0xfffff7fc
    3dc0:			; <UNDEFINED> instruction: 0xf7fd4478
    3dc4:			; <UNDEFINED> instruction: 0x4621ed74
    3dc8:			; <UNDEFINED> instruction: 0xf986f001
    3dcc:	strdeq	sl, [r0], -r2
    3dd0:	strdeq	fp, [r0], -r0
    3dd4:			; <UNDEFINED> instruction: 0x4604b510
    3dd8:	stcl	7, cr15, [ip, #1012]	; 0x3f4
    3ddc:	blle	10b5e8 <fchmod@plt+0x1099ac>
    3de0:	pop	{r5, r9, sl, lr}
    3de4:			; <UNDEFINED> instruction: 0xf7ff4010
    3de8:	stmdbmi	r5, {r0, r1, r2, r4, r7, r8, r9, sl, fp, ip, sp, pc}
    3dec:	stmdami	r5, {r0, r2, r9, sp}
    3df0:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
    3df4:	ldcl	7, cr15, [sl, #-1012]	; 0xfffffc0c
    3df8:			; <UNDEFINED> instruction: 0xf0014621
    3dfc:	svclt	0x0000f96d
    3e00:	andeq	sl, r0, r0, ror #13
    3e04:			; <UNDEFINED> instruction: 0x0000b8be
    3e08:	ldrbmi	r6, [r0, -r1, lsl #1]!
    3e0c:			; <UNDEFINED> instruction: 0x4604b510
    3e10:			; <UNDEFINED> instruction: 0xf7fd6980
    3e14:	stmdblt	r0!, {r1, r2, r3, r5, r6, r7, r9, sl, fp, sp, lr, pc}
    3e18:	pop	{r5, r9, sl, lr}
    3e1c:			; <UNDEFINED> instruction: 0xf7fd4010
    3e20:	stmdbmi	r5, {r0, r2, r3, r4, r5, r6, r7, sl, fp, ip, sp, pc}
    3e24:	stmdami	r5, {r0, r2, r9, sp}
    3e28:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
    3e2c:	ldc	7, cr15, [lr, #-1012]!	; 0xfffffc0c
    3e30:			; <UNDEFINED> instruction: 0xf0016821
    3e34:	svclt	0x0000f951
    3e38:	andeq	r9, r0, r0, lsr #18
    3e3c:	andeq	fp, r0, r6, lsl #17
    3e40:	movweq	pc, #61696	; 0xf100	; <UNPREDICTABLE>
    3e44:	strcs	fp, [r0], #-1040	; 0xfffffbf0
    3e48:			; <UNDEFINED> instruction: 0xf8134619
    3e4c:	bcs	80e258 <fchmod@plt+0x80c61c>
    3e50:	addmi	sp, r1, #1073741825	; 0x40000001
    3e54:	mvnsle	r7, ip, asr r0
    3e58:	blmi	141fd4 <fchmod@plt+0x140398>
    3e5c:	bcs	bd5c24 <fchmod@plt+0xbd3fe8>
    3e60:	movwcs	sp, #506	; 0x1fa
    3e64:			; <UNDEFINED> instruction: 0xf85d700b
    3e68:	ldrbmi	r4, [r0, -r4, lsl #22]!
    3e6c:	teqeq	r0, #1073741824	; 0x40000000	; <UNPREDICTABLE>
    3e70:	push	{r1, r3, r9, sp}
    3e74:			; <UNDEFINED> instruction: 0x468841f0
    3e78:			; <UNDEFINED> instruction: 0xf8934605
    3e7c:	ldrmi	ip, [ip], -r0
    3e80:	movwcc	r3, #6657	; 0x1a01
    3e84:	svceq	0x0020f1bc
    3e88:	bcs	382a4 <fchmod@plt+0x36668>
    3e8c:	strdcs	sp, [r0], -r5
    3e90:	pop	{r8, sp}
    3e94:	bl	a465c <fchmod@plt+0xa2a20>
    3e98:	andcs	r0, r0, r4, lsl #28
    3e9c:	ands	r2, r5, r0, lsl #2
    3ea0:	bl	1049eb0 <fchmod@plt+0x1048274>
    3ea4:	ldmne	r2, {r0, r8, r9}
    3ea8:	ldmdane	r2, {r0, r1, r3, r4, r6, r8, lr}
    3eac:	movweq	lr, #15169	; 0x3b41
    3eb0:	bl	10ca110 <fchmod@plt+0x10c84d4>
    3eb4:	bl	585ac8 <fchmod@plt+0x583e8c>
    3eb8:	bl	11c3ef0 <fchmod@plt+0x11c22b4>
    3ebc:	strmi	r7, [r6, #492]!	; 0x1ec
    3ec0:			; <UNDEFINED> instruction: 0xf814d0e7
    3ec4:			; <UNDEFINED> instruction: 0xf1bccf01
    3ec8:	rscle	r0, r2, r0, lsr #30
    3ecc:	ldfeqd	f7, [r0], #-688	; 0xfffffd50
    3ed0:			; <UNDEFINED> instruction: 0xf38cfa5f
    3ed4:	stmible	r3!, {r0, r3, r8, r9, fp, sp}^
    3ed8:	andcs	r4, r5, #81920	; 0x14000
    3edc:	ldrbtmi	r4, [r9], #-2053	; 0xfffff7fb
    3ee0:			; <UNDEFINED> instruction: 0xf7fd4478
    3ee4:	stmdavs	sl!, {r2, r5, r6, r7, sl, fp, sp, lr, pc}
    3ee8:	strbmi	r7, [r3], -r1, lsr #16
    3eec:			; <UNDEFINED> instruction: 0xf8d6f001
    3ef0:	andeq	sl, r0, lr, lsl #12
    3ef4:	ldrdeq	fp, [r0], -r0
    3ef8:	mlascc	sl, r0, r8, pc	; <UNPREDICTABLE>
    3efc:	andle	r2, r1, r0, ror #22
    3f00:	ldrbmi	r2, [r0, -r1]!
    3f04:	mlascc	fp, r0, r8, pc	; <UNPREDICTABLE>
    3f08:	mvnsle	r2, sl, lsl #22
    3f0c:	ldrbmi	r2, [r0, -r0]!
    3f10:	andcs	r4, r8, #163840	; 0x28000
    3f14:	ldrbtmi	fp, [r9], #-1296	; 0xfffffaf0
    3f18:	stmibvs	r0, {r2, r9, sl, lr}
    3f1c:	blx	ff2bff2a <fchmod@plt+0xff2be2ee>
    3f20:	blle	df28 <fchmod@plt+0xc2ec>
    3f24:	stmdbmi	r6, {r4, r8, sl, fp, ip, sp, pc}
    3f28:	stmdami	r6, {r0, r2, r9, sp}
    3f2c:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
    3f30:	ldc	7, cr15, [ip], #1012	; 0x3f4
    3f34:			; <UNDEFINED> instruction: 0xf0016821
    3f38:	svclt	0x0000f8cf
    3f3c:	ldrdeq	r8, [r0], -r6
    3f40:	andeq	sl, r0, r0, lsl #12
    3f44:	andeq	fp, r0, r2, lsl #15
    3f48:	blmi	e96834 <fchmod@plt+0xe94bf8>
    3f4c:	ldrbtmi	fp, [sl], #-1520	; 0xfffffa10
    3f50:	addslt	r6, fp, lr, asr #16
    3f54:			; <UNDEFINED> instruction: 0x460558d3
    3f58:	ldrtmi	r4, [r0], -ip, lsl #12
    3f5c:	tstls	r9, #1769472	; 0x1b0000
    3f60:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    3f64:	stcl	7, cr15, [r0, #-1012]!	; 0xfffffc0c
    3f68:	ldmdale	r0!, {r0, r1, r2, r3, fp, sp}
    3f6c:	movwcs	lr, #18900	; 0x49d4
    3f70:	ldmib	r1, {r0, r2, r3, r5, r8, sp, pc}^
    3f74:	addsmi	r0, r0, #0, 2
    3f78:	blle	12145e4 <fchmod@plt+0x12129a8>
    3f7c:	svcge	0x00096a60
    3f80:			; <UNDEFINED> instruction: 0xc01cf8d4
    3f84:	movwcs	lr, #27085	; 0x69cd
    3f88:	bvs	84cc84 <fchmod@plt+0x84b048>
    3f8c:			; <UNDEFINED> instruction: 0x4c2a69a2
    3f90:			; <UNDEFINED> instruction: 0x0c04e9cd
    3f94:	tstls	r3, r8, lsr r6
    3f98:	andls	r4, r2, #124, 8	; 0x7c000000
    3f9c:	andcs	r4, r1, #26214400	; 0x1900000
    3fa0:	strls	r9, [r0], #-1537	; 0xfffff9ff
    3fa4:	mrc	7, 1, APSR_nzcv, cr14, cr13, {7}
    3fa8:			; <UNDEFINED> instruction: 0x4602283c
    3fac:	stmibvs	r8!, {r0, r2, r5, r8, ip, lr, pc}
    3fb0:			; <UNDEFINED> instruction: 0xf0014639
    3fb4:	stmdacs	r0, {r0, r1, r2, r3, r4, r5, r6, r8, r9, fp, ip, sp, lr, pc}
    3fb8:	bmi	83ac14 <fchmod@plt+0x838fd8>
    3fbc:	ldrbtmi	r4, [sl], #-2845	; 0xfffff4e3
    3fc0:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    3fc4:	subsmi	r9, sl, r9, lsl fp
    3fc8:	andslt	sp, fp, fp, lsl #2
    3fcc:	ldmdbmi	ip, {r4, r5, r6, r7, r8, sl, fp, ip, sp, pc}
    3fd0:	ldmdami	ip, {r0, r2, r9, sp}
    3fd4:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
    3fd8:	stcl	7, cr15, [r8], #-1012	; 0xfffffc0c
    3fdc:			; <UNDEFINED> instruction: 0xf0016861
    3fe0:			; <UNDEFINED> instruction: 0xf7fdf85d
    3fe4:	ldmdbmi	r8, {r4, r5, r6, sl, fp, sp, lr, pc}
    3fe8:	ldmdami	r8, {r0, r2, r9, sp}
    3fec:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
    3ff0:	mrrc	7, 15, pc, ip, cr13	; <UNPREDICTABLE>
    3ff4:			; <UNDEFINED> instruction: 0xf0016829
    3ff8:	ldmdbmi	r5, {r0, r1, r2, r3, r5, r6, fp, ip, sp, lr, pc}
    3ffc:	ldmdami	r5, {r0, r2, r9, sp}
    4000:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
    4004:	mrrc	7, 15, pc, r2, cr13	; <UNPREDICTABLE>
    4008:			; <UNDEFINED> instruction: 0xf0016829
    400c:	ldmdbmi	r2, {r0, r1, r2, r6, fp, ip, sp, lr, pc}
    4010:	ldmdami	r2, {r0, r2, r9, sp}
    4014:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
    4018:	mcrr	7, 15, pc, r8, cr13	; <UNPREDICTABLE>
    401c:	movwcs	lr, #18900	; 0x49d4
    4020:			; <UNDEFINED> instruction: 0xf83cf001
    4024:	andhi	pc, r0, pc, lsr #7
    4028:	strpl	lr, [fp], #-1023	; 0xfffffc01
    402c:	andeq	r0, r0, r2
    4030:	muleq	r1, lr, lr
    4034:	andeq	r0, r0, ip, lsr #3
    4038:	strdeq	sl, [r0], -r4
    403c:	andeq	sp, r1, lr, lsr #28
    4040:	andeq	sl, r0, r4, ror r5
    4044:	ldrdeq	fp, [r0], -sl
    4048:	andeq	sl, r0, r0, asr #10
    404c:	andeq	fp, r0, r2, asr #13
    4050:			; <UNDEFINED> instruction: 0x0000a5b0
    4054:	andeq	fp, r0, lr, lsr #13
    4058:	andeq	sl, r0, r8, asr r5
    405c:	muleq	r0, sl, r6
    4060:	strdlt	fp, [sp], r0
    4064:	bmi	9158c4 <fchmod@plt+0x913c88>
    4068:	ldrmi	r9, [ip], -r4, lsl #6
    406c:	ldrbtmi	r4, [sl], #-2851	; 0xfffff4dd
    4070:	strmi	r6, [r5], -r7, lsl #17
    4074:	vtst.8	<illegal reg q10.5>, q12, <illegal reg q1.5>
    4078:	ldmdavs	fp, {r2, r5, r7, r9, ip}
    407c:			; <UNDEFINED> instruction: 0xf04f930b
    4080:	mrsls	r0, SP_irq
    4084:	movwcs	r4, #1641	; 0x669
    4088:	movwls	r9, #20999	; 0x5207
    408c:	movwcc	lr, #35277	; 0x89cd
    4090:			; <UNDEFINED> instruction: 0xf7ff9706
    4094:	stmibvs	r8!, {r0, r3, r4, r6, r8, r9, sl, fp, ip, sp, lr, pc}
    4098:	ldrtmi	r4, [r1], -r2, lsr #12
    409c:	blx	2c00aa <fchmod@plt+0x2be46e>
    40a0:	blle	74e0a8 <fchmod@plt+0x74c46c>
    40a4:	strle	r0, [r9], #-2019	; 0xfffff81d
    40a8:	blmi	516904 <fchmod@plt+0x514cc8>
    40ac:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    40b0:	blls	2de120 <fchmod@plt+0x2dc4e4>
    40b4:	tstle	sp, sl, asr r0
    40b8:	ldcllt	0, cr11, [r0, #52]!	; 0x34
    40bc:	andcs	r4, r1, #278528	; 0x44000
    40c0:	ldrbtmi	r6, [r9], #-2472	; 0xfffff658
    40c4:	blx	ffdc00d0 <fchmod@plt+0xffdbe494>
    40c8:	ble	ffb4e0d0 <fchmod@plt+0xffb4c494>
    40cc:	andcs	r4, r5, #229376	; 0x38000
    40d0:	ldrbtmi	r4, [r9], #-2062	; 0xfffff7f2
    40d4:			; <UNDEFINED> instruction: 0xf7fd4478
    40d8:	stmdavs	r9!, {r1, r3, r5, r6, r7, r8, r9, fp, sp, lr, pc}
    40dc:			; <UNDEFINED> instruction: 0xfffcf000
    40e0:	andcs	r4, r5, #180224	; 0x2c000
    40e4:	ldrbtmi	r4, [r9], #-2059	; 0xfffff7f5
    40e8:			; <UNDEFINED> instruction: 0xf7fd4478
    40ec:	stmdavs	r9!, {r5, r6, r7, r8, r9, fp, sp, lr, pc}
    40f0:			; <UNDEFINED> instruction: 0xfff2f000
    40f4:	bl	ff9c20f0 <fchmod@plt+0xff9c04b4>
    40f8:	andeq	sp, r1, lr, ror sp
    40fc:	andeq	r0, r0, ip, lsr #3
    4100:	andeq	sp, r1, r0, asr #26
    4104:	andeq	r9, r0, lr, lsr #21
    4108:	andeq	sl, r0, sl, asr r4
    410c:	ldrdeq	fp, [r0], -ip
    4110:	andeq	sl, r0, r6, asr #8
    4114:	andeq	fp, r0, r8, asr #11
    4118:	mvnsmi	lr, #737280	; 0xb4000
    411c:	bmi	f15b64 <fchmod@plt+0xf13f28>
    4120:	blmi	f303c4 <fchmod@plt+0xf2e788>
    4124:	ldrbtmi	sl, [sl], #-3338	; 0xfffff2f6
    4128:			; <UNDEFINED> instruction: 0x672ee9dd
    412c:	strmi	r4, [r9], r4, lsl #12
    4130:	mcrcs	8, 0, r5, cr1, cr3, {6}
    4134:			; <UNDEFINED> instruction: 0x9325681b
    4138:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    413c:	movweq	pc, #375	; 0x177	; <UNPREDICTABLE>
    4140:	stmiavs	r3!, {r0, r1, r4, r5, r8, r9, fp, ip, lr, pc}
    4144:	strtmi	r4, [r0], -r9, lsr #12
    4148:	vrshl.s8	d18, d0, d8
    414c:			; <UNDEFINED> instruction: 0xf8cd12a4
    4150:	tstls	r0, #44	; 0x2c
    4154:	ldrcs	lr, [r1, #-2509]	; 0xfffff633
    4158:	strvs	lr, [lr, -sp, asr #19]
    415c:			; <UNDEFINED> instruction: 0xf7ff9513
    4160:	stmibvs	r3!, {r0, r1, r4, r5, r6, r7, r9, sl, fp, ip, sp, lr, pc}
    4164:	stceq	0, cr15, [r2], {79}	; 0x4f
    4168:	strtmi	r4, [sl], -r0, asr #12
    416c:	stmib	sp, {r0, r3, r5, r9, sl, lr}^
    4170:	movwls	r6, #1794	; 0x702
    4174:			; <UNDEFINED> instruction: 0xf8cdab07
    4178:	movwls	ip, #16388	; 0x4004
    417c:			; <UNDEFINED> instruction: 0xf0002304
    4180:	stmdacs	r0, {r0, r1, r9, fp, ip, sp, lr, pc}
    4184:	movweq	pc, #369	; 0x171	; <UNPREDICTABLE>
    4188:			; <UNDEFINED> instruction: 0xf006db36
    418c:	strtmi	r0, [fp], -r1, lsl #4
    4190:	tstle	sp, r3, lsl r3
    4194:	blmi	7d6a1c <fchmod@plt+0x7d4de0>
    4198:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    419c:	blls	95e20c <fchmod@plt+0x95c5d0>
    41a0:	qsuble	r4, sl, r7
    41a4:	pop	{r0, r1, r2, r5, ip, sp, pc}
    41a8:			; <UNDEFINED> instruction: 0x464183f0
    41ac:	strtmi	r2, [sl], -r3
    41b0:	bl	ff2421ac <fchmod@plt+0xff240570>
    41b4:			; <UNDEFINED> instruction: 0x6716e9dd
    41b8:	sbcle	r2, r2, r0, lsl #16
    41bc:	andcs	r4, r5, #376832	; 0x5c000
    41c0:	ldrbtmi	r4, [r9], #-2071	; 0xfffff7e9
    41c4:			; <UNDEFINED> instruction: 0xf7fd4478
    41c8:			; <UNDEFINED> instruction: 0x4649eb72
    41cc:			; <UNDEFINED> instruction: 0xff84f000
    41d0:	andcs	r4, r1, #20, 18	; 0x50000
    41d4:	ldrbtmi	r6, [r9], #-2464	; 0xfffff660
    41d8:	blx	1b401e4 <fchmod@plt+0x1b3e5a8>
    41dc:	ble	ff64e1e4 <fchmod@plt+0xff64c5a8>
    41e0:	andcs	r4, r5, #278528	; 0x44000
    41e4:	ldrbtmi	r4, [r9], #-2065	; 0xfffff7ef
    41e8:			; <UNDEFINED> instruction: 0xf7fd4478
    41ec:	stmdavs	r1!, {r5, r6, r8, r9, fp, sp, lr, pc}
    41f0:			; <UNDEFINED> instruction: 0xff72f000
    41f4:	bl	19c21f0 <fchmod@plt+0x19c05b4>
    41f8:	andcs	r4, r5, #212992	; 0x34000
    41fc:	ldrbtmi	r4, [r9], #-2061	; 0xfffff7f3
    4200:			; <UNDEFINED> instruction: 0xf7fd4478
    4204:	stmdavs	r2!, {r2, r4, r6, r8, r9, fp, sp, lr, pc}
    4208:	strbmi	r9, [r9], -r9, lsl #22
    420c:			; <UNDEFINED> instruction: 0xff46f000
    4210:	andeq	sp, r1, r6, asr #25
    4214:	andeq	r0, r0, ip, lsr #3
    4218:	andeq	sp, r1, r4, asr ip
    421c:	andeq	sl, r0, r6, lsl r4
    4220:	andeq	fp, r0, ip, ror #9
    4224:	muleq	r0, sl, r9
    4228:	andeq	sl, r0, r6, asr #6
    422c:	andeq	fp, r0, r8, asr #9
    4230:	strdeq	sl, [r0], -lr
    4234:			; <UNDEFINED> instruction: 0x0000b4b0
    4238:			; <UNDEFINED> instruction: 0x46014a1c
    423c:	push	{r2, r3, r4, r8, r9, fp, lr}
    4240:	ldrbtmi	r4, [sl], #-2032	; 0xfffff810
    4244:	strmi	fp, [r1], r8, lsl #1
    4248:	ldmpl	r3, {r0, r1, r8, sl, fp, sp, pc}^
    424c:	ldrsbge	pc, [r8], #-137	; 0xffffff77	; <UNPREDICTABLE>
    4250:	ldmdavs	fp, {r3, r5, r9, sl, lr}
    4254:			; <UNDEFINED> instruction: 0xf04f9307
    4258:			; <UNDEFINED> instruction: 0xf0050300
    425c:			; <UNDEFINED> instruction: 0xf8dffda1
    4260:			; <UNDEFINED> instruction: 0xf10a8054
    4264:	ldrbmi	r0, [r4], -r0, lsr #14
    4268:			; <UNDEFINED> instruction: 0xf81544f8
    426c:	strtmi	r6, [r0], -r1, lsl #22
    4270:	strcc	r4, [r2], #-1603	; 0xfffff9bd
    4274:	rscscc	pc, pc, #79	; 0x4f
    4278:	strls	r2, [r0], -r1, lsl #2
    427c:	bl	ffb42278 <fchmod@plt+0xffb4063c>
    4280:	ldrhle	r4, [r2, #44]!	; 0x2c
    4284:	movwcs	r4, #2572	; 0xa0c
    4288:	eorcc	pc, r0, sl, lsl #17
    428c:	ldrbtmi	r4, [sl], #-2824	; 0xfffff4f8
    4290:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    4294:	subsmi	r9, sl, r7, lsl #22
    4298:	strbmi	sp, [r8], -r5, lsl #2
    429c:	pop	{r3, ip, sp, pc}
    42a0:			; <UNDEFINED> instruction: 0xf7fd47f0
    42a4:			; <UNDEFINED> instruction: 0xf7fdbabb
    42a8:	svclt	0x0000eb0e
    42ac:	andeq	sp, r1, sl, lsr #23
    42b0:	andeq	r0, r0, ip, lsr #3
    42b4:	andeq	sl, r0, r4, asr #7
    42b8:	andeq	sp, r1, lr, asr fp
    42bc:	svcmi	0x00f0e92d
    42c0:	strmi	fp, [r3], r7, lsl #1
    42c4:	andmi	pc, r0, pc, asr #8
    42c8:	ldrmi	lr, [r0, #-2525]	; 0xfffff623
    42cc:	tstls	r3, r7, lsl #12
    42d0:	svcmi	0x0000f5b4
    42d4:	streq	lr, [r5], -r4, lsl #20
    42d8:	movweq	pc, #373	; 0x175	; <UNPREDICTABLE>
    42dc:	svclt	0x00b49205
    42e0:	movwcs	r2, #769	; 0x301
    42e4:	svccc	0x00fff1b6
    42e8:	movwcs	fp, #3852	; 0xf0c
    42ec:	movweq	pc, #4099	; 0x1003	; <UNPREDICTABLE>
    42f0:			; <UNDEFINED> instruction: 0xf0402b00
    42f4:			; <UNDEFINED> instruction: 0xf00180ba
    42f8:	blls	102c24 <fchmod@plt+0x100fe8>
    42fc:	blcs	15e470 <fchmod@plt+0x15c834>
    4300:			; <UNDEFINED> instruction: 0xf0004682
    4304:			; <UNDEFINED> instruction: 0x465180bd
    4308:	stmdaeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    430c:	stmdbeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    4310:			; <UNDEFINED> instruction: 0xf8cd46ba
    4314:			; <UNDEFINED> instruction: 0xf1bab010
    4318:	ldclle	15, cr0, [r7, #-0]
    431c:	ldmdavs	r3, {r2, r9, fp, ip, pc}^
    4320:	blcs	1e368 <fchmod@plt+0x1c72c>
    4324:	sbchi	pc, r1, r0, asr #32
    4328:	tstls	r2, r2, asr r6
    432c:			; <UNDEFINED> instruction: 0xf998f001
    4330:	stmdacs	r0, {r1, r8, fp, ip, pc}
    4334:	strbvc	lr, [r0, pc, asr #20]!
    4338:	strmi	r4, [r6], -r3, lsl #13
    433c:	b	15bb0b8 <fchmod@plt+0x15b947c>
    4340:	suble	r0, r3, r7, lsl #6
    4344:	stmdaeq	r6, {r3, r4, r8, r9, fp, sp, lr, pc}
    4348:	stmdbeq	r7, {r0, r3, r6, r8, r9, fp, sp, lr, pc}
    434c:	svclt	0x00081c6b
    4350:	svccc	0x00fff1b4
    4354:	blne	fe938380 <fchmod@plt+0xfe936744>
    4358:	bl	1955ca8 <fchmod@plt+0x195406c>
    435c:	ldrbne	r0, [r3, r7, lsl #10]
    4360:	bl	1d558b8 <fchmod@plt+0x1d53c7c>
    4364:	svclt	0x00b80303
    4368:	stmdals	r3, {r1, r5, r7, r9, sl, lr}
    436c:	blcs	11e480 <fchmod@plt+0x11c844>
    4370:	bls	1787c4 <fchmod@plt+0x176b88>
    4374:	ldmdavs	r0, {r0, r1, r4, r6, fp, sp, lr}
    4378:	andsle	r2, fp, r2, lsl #22
    437c:	sbcle	r2, sl, r3, lsl #22
    4380:	eorsle	r2, r4, r1, lsl #22
    4384:	orrcs	r4, sl, r6, asr sl
    4388:	movwls	r4, #2134	; 0x856
    438c:	blmi	159557c <fchmod@plt+0x1593940>
    4390:	ldrbtmi	r3, [r8], #-548	; 0xfffffddc
    4394:			; <UNDEFINED> instruction: 0xf000447b
    4398:	blcs	183a84 <fchmod@plt+0x181e48>
    439c:	stmdavs	r0, {r1, r3, r4, r5, r6, r8, ip, lr, pc}
    43a0:	tstls	r2, sl, asr r6
    43a4:	stc2l	0, cr15, [lr], #-20	; 0xffffffec
    43a8:	stmdbls	r2, {r0, r2, r9, fp, ip, pc}
    43ac:	ldmdavs	r0, {r0, r1, r4, r6, fp, sp, lr}
    43b0:	mvnle	r2, r2, lsl #22
    43b4:	tstls	r2, sl, asr r6
    43b8:			; <UNDEFINED> instruction: 0xf97cf001
    43bc:	stmdacs	r0, {r1, r8, fp, ip, pc}
    43c0:	mvnvc	lr, #323584	; 0x4f000
    43c4:	blle	c15bd4 <fchmod@plt+0xc13f98>
    43c8:			; <UNDEFINED> instruction: 0xd1a44313
    43cc:	strmi	r9, [sl], r3, lsl #22
    43d0:	blcs	15e544 <fchmod@plt+0x15c908>
    43d4:			; <UNDEFINED> instruction: 0x4650d073
    43d8:	b	8c23d4 <fchmod@plt+0x8c0798>
    43dc:			; <UNDEFINED> instruction: 0xf1752c01
    43e0:	ble	bc4fe8 <fchmod@plt+0xbc33ac>
    43e4:	strbmi	r4, [r9], -r0, asr #12
    43e8:	pop	{r0, r1, r2, ip, sp, pc}
    43ec:	usub8mi	r8, sl, r0
    43f0:			; <UNDEFINED> instruction: 0xf0049102
    43f4:	stmdbls	r2, {r0, r1, r2, r5, r6, r7, r9, sl, fp, ip, sp, lr, pc}
    43f8:	ldmdami	ip!, {r0, r2, r3, r7, r8, r9, sl, sp, lr, pc}
    43fc:	ldmdbmi	ip!, {r1, r3, r7, r9, sl, lr}
    4400:	ldrbtmi	r2, [r8], #-517	; 0xfffffdfb
    4404:			; <UNDEFINED> instruction: 0xf7fd4479
    4408:			; <UNDEFINED> instruction: 0x4601ea52
    440c:			; <UNDEFINED> instruction: 0xf0019812
    4410:	blls	10263c <fchmod@plt+0x100a00>
    4414:	blcs	15e588 <fchmod@plt+0x15c94c>
    4418:			; <UNDEFINED> instruction: 0x4650d056
    441c:	ldmcc	pc!, {r0, r1, r2, r3, r6, ip, sp, lr, pc}^	; <UNPREDICTABLE>
    4420:	ldmibcc	pc!, {r0, r1, r2, r3, r6, ip, sp, lr, pc}^	; <UNPREDICTABLE>
    4424:	ldmib	ip!, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    4428:	pkhtbmi	lr, sl, ip, asr #15
    442c:	ldmdbmi	r2!, {r0, r4, r5, fp, lr}
    4430:	ldrbtmi	r2, [r8], #-517	; 0xfffffdfb
    4434:			; <UNDEFINED> instruction: 0xf7fd4479
    4438:			; <UNDEFINED> instruction: 0x4601ea3a
    443c:			; <UNDEFINED> instruction: 0xf0019812
    4440:			; <UNDEFINED> instruction: 0xe7e6f871
    4444:	andcs	r4, r5, #737280	; 0xb4000
    4448:	ldrbtmi	r4, [r9], #-2093	; 0xfffff7d3
    444c:			; <UNDEFINED> instruction: 0xf7fd4478
    4450:	strmi	lr, [r1], -lr, lsr #20
    4454:			; <UNDEFINED> instruction: 0xf0019812
    4458:	b	1402524 <fchmod@plt+0x14008e8>
    445c:	strmi	r7, [r0], r0, ror #19
    4460:	strbmi	r4, [r9], -r0, asr #12
    4464:	pop	{r0, r1, r2, ip, sp, pc}
    4468:	qsub8mi	r8, r7, r0
    446c:	stccs	6, cr4, [r0], {32}
    4470:	svcge	0x0041f47f
    4474:	strtmi	r9, [r2], r3, lsl #22
    4478:	blcs	15e5ec <fchmod@plt+0x15c9b0>
    447c:	svcge	0x0043f47f
    4480:			; <UNDEFINED> instruction: 0xf0012060
    4484:	stmdbls	r3, {r0, r1, r7, r8, fp, ip, sp, lr, pc}
    4488:	strvs	r6, [r2, #2058]	; 0x80a
    448c:			; <UNDEFINED> instruction: 0xf0056008
    4490:	ldr	pc, [r8, -r9, lsl #16]!
    4494:	cmpcs	r2, fp, lsl sl
    4498:	movwls	r4, #2075	; 0x81b
    449c:	blmi	6d568c <fchmod@plt+0x6d3a50>
    44a0:	ldrbtmi	r3, [r8], #-524	; 0xfffffdf4
    44a4:			; <UNDEFINED> instruction: 0xf000447b
    44a8:	bmi	683974 <fchmod@plt+0x681d38>
    44ac:	ldmdami	r9, {r0, r2, r3, r4, r7, r8, sp}
    44b0:	ldrbtmi	r9, [sl], #-768	; 0xfffffd00
    44b4:	ldrbtmi	r4, [r8], #-2840	; 0xfffff4e8
    44b8:			; <UNDEFINED> instruction: 0xf000447b
    44bc:	blls	103960 <fchmod@plt+0x101d24>
    44c0:			; <UNDEFINED> instruction: 0xf7ff6818
    44c4:			; <UNDEFINED> instruction: 0xe786feb9
    44c8:			; <UNDEFINED> instruction: 0xf04f9b03
    44cc:			; <UNDEFINED> instruction: 0xf04f38ff
    44d0:	ldmdavs	r8, {r0, r1, r2, r3, r4, r5, r6, r7, r8, fp, ip, sp}
    44d4:	mrc2	7, 5, pc, cr0, cr15, {7}
    44d8:			; <UNDEFINED> instruction: 0xf7fd4650
    44dc:	str	lr, [r1, r2, lsr #19]
    44e0:	andeq	sl, r0, r0, lsr r3
    44e4:	andeq	sl, r0, sl, asr #5
    44e8:			; <UNDEFINED> instruction: 0x0000a2b0
    44ec:	andeq	fp, r0, lr, lsr #5
    44f0:	andeq	sl, r0, r0, lsr r2
    44f4:	andeq	fp, r0, lr, ror r2
    44f8:	andeq	sl, r0, r4, asr #4
    44fc:	andeq	sl, r0, lr, lsr r2
    4500:	andeq	fp, r0, r4, ror #4
    4504:	andeq	sl, r0, r0, lsr #4
    4508:			; <UNDEFINED> instruction: 0x0000a1ba
    450c:	andeq	sl, r0, r0, lsr #3
    4510:	andeq	sl, r0, sl, lsl #4
    4514:	andeq	sl, r0, r6, lsr #3
    4518:	andeq	sl, r0, ip, lsl #3
    451c:	mvnsmi	lr, sp, lsr #18
    4520:	addlt	r2, r2, r5, lsl #20
    4524:	stmdavc	r8, {r0, r2, r3, r4, r6, r7, r8, fp, sp, lr, pc}
    4528:	bcs	138548 <fchmod@plt+0x13690c>
    452c:			; <UNDEFINED> instruction: 0x4638d11a
    4530:	andlt	r4, r2, r1, asr #12
    4534:	ldrhhi	lr, [r0, #141]!	; 0x8d
    4538:	rsbcs	r4, r0, r4, lsl #12
    453c:			; <UNDEFINED> instruction: 0xf001460d
    4540:	strmi	pc, [r6], -r5, lsr #18
    4544:			; <UNDEFINED> instruction: 0xf0046585
    4548:	strtmi	pc, [r1], -sp, lsr #31
    454c:			; <UNDEFINED> instruction: 0x4630463a
    4550:	blx	fe64056e <fchmod@plt+0xfe63e932>
    4554:			; <UNDEFINED> instruction: 0xf7ff4630
    4558:	ldrtmi	pc, [r8], -pc, ror #28	; <UNPREDICTABLE>
    455c:	andlt	r4, r2, r1, asr #12
    4560:	ldrhhi	lr, [r0, #141]!	; 0x8d
    4564:	cmpcs	r2, r5, lsl #22
    4568:	ldrbtmi	r4, [fp], #-2053	; 0xfffff7fb
    456c:	ldrbtmi	r9, [r8], #-512	; 0xfffffe00
    4570:	blmi	115de0 <fchmod@plt+0x1141a4>
    4574:	ldrbtmi	r3, [fp], #-524	; 0xfffffdf4
    4578:	stc2l	0, cr15, [r8], {0}
    457c:	andeq	sl, r0, r2, asr r1
    4580:	andeq	sl, r0, lr, ror #1
    4584:	andeq	sl, r0, lr, asr #1
    4588:	mvnsmi	lr, #737280	; 0xb4000
    458c:			; <UNDEFINED> instruction: 0xf8dfb08d
    4590:			; <UNDEFINED> instruction: 0x460cc058
    4594:	ldrmi	r9, [r6], -r5
    4598:	ldrbtmi	r9, [ip], #3864	; 0xf18
    459c:	ldmdbhi	r6, {r0, r2, r3, r4, r6, r7, r8, fp, sp, lr, pc}
    45a0:	ldmdami	r2, {r0, r3, r9, fp, sp, pc}
    45a4:	strls	sl, [r2, -r7, lsl #18]
    45a8:	stmdbhi	r0, {r0, r2, r3, r6, r7, r8, fp, sp, lr, pc}
    45ac:			; <UNDEFINED> instruction: 0x5714e9dd
    45b0:	andeq	pc, r0, ip, asr r8	; <UNPREDICTABLE>
    45b4:	andls	r6, fp, r0, lsl #16
    45b8:	andeq	pc, r0, pc, asr #32
    45bc:	stmib	sp, {r0, r2, fp, sp, pc}^
    45c0:	strls	r6, [r6], #-775	; 0xfffffcf9
    45c4:	strpl	lr, [r9, -sp, asr #19]
    45c8:	mrc2	7, 3, pc, cr8, cr15, {7}
    45cc:	blmi	1d6df4 <fchmod@plt+0x1d51b8>
    45d0:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    45d4:	blls	2de644 <fchmod@plt+0x2dca08>
    45d8:	qaddle	r4, sl, r2
    45dc:	pop	{r0, r2, r3, ip, sp, pc}
    45e0:			; <UNDEFINED> instruction: 0xf7fd83f0
    45e4:	svclt	0x0000e970
    45e8:	andeq	sp, r1, r2, asr r8
    45ec:	andeq	r0, r0, ip, lsr #3
    45f0:	andeq	sp, r1, ip, lsl r8
    45f4:	mvnsmi	lr, #737280	; 0xb4000
    45f8:			; <UNDEFINED> instruction: 0xf8dfb08d
    45fc:			; <UNDEFINED> instruction: 0x460cc058
    4600:	ldrmi	r9, [r6], -r5
    4604:	ldrbtmi	r9, [ip], #3864	; 0xf18
    4608:	ldmdbhi	r6, {r0, r2, r3, r4, r6, r7, r8, fp, sp, lr, pc}
    460c:	ldmdami	r2, {r0, r3, r9, fp, sp, pc}
    4610:	strls	sl, [r2, -r7, lsl #18]
    4614:	stmdbhi	r0, {r0, r2, r3, r6, r7, r8, fp, sp, lr, pc}
    4618:			; <UNDEFINED> instruction: 0x5714e9dd
    461c:	andeq	pc, r0, ip, asr r8	; <UNPREDICTABLE>
    4620:	andls	r6, fp, r0, lsl #16
    4624:	andeq	pc, r0, pc, asr #32
    4628:	stmib	sp, {r0, r2, fp, sp, pc}^
    462c:	strls	r6, [r6], #-775	; 0xfffffcf9
    4630:	strpl	lr, [r9, -sp, asr #19]
    4634:	mcr2	7, 2, pc, cr2, cr15, {7}	; <UNPREDICTABLE>
    4638:	blmi	1d6e60 <fchmod@plt+0x1d5224>
    463c:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    4640:	blls	2de6b0 <fchmod@plt+0x2dca74>
    4644:	qaddle	r4, sl, r2
    4648:	pop	{r0, r2, r3, ip, sp, pc}
    464c:			; <UNDEFINED> instruction: 0xf7fd83f0
    4650:	svclt	0x0000e93a
    4654:	andeq	sp, r1, r6, ror #15
    4658:	andeq	r0, r0, ip, lsr #3
    465c:			; <UNDEFINED> instruction: 0x0001d7b0
    4660:	strdlt	fp, [sp], r0
    4664:	strmi	r4, [lr], -fp, lsr #30
    4668:	stmdbmi	fp!, {r1, r2, r8, ip, pc}
    466c:	ldmdapl	r9!, {r0, r1, r2, r3, r4, r5, r6, sl, lr}^
    4670:	stmdavs	r9, {r1, r4, r8, r9, sl, fp, ip, pc}
    4674:			; <UNDEFINED> instruction: 0xf04f910b
    4678:	andls	r0, r5, r0, lsl #2
    467c:	teqle	sl, r0, lsl #28
    4680:	tstls	r0, r1, lsl #2
    4684:			; <UNDEFINED> instruction: 0x461d4614
    4688:	stmdb	r8!, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    468c:	svclt	0x00083101
    4690:	svccc	0x00fff1b0
    4694:	bmi	8786c8 <fchmod@plt+0x876a8c>
    4698:	ldrbtmi	r4, [sl], #-2847	; 0xfffff4e1
    469c:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    46a0:	subsmi	r9, sl, fp, lsl #22
    46a4:			; <UNDEFINED> instruction: 0x4620d133
    46a8:	andlt	r4, sp, r9, lsr #12
    46ac:			; <UNDEFINED> instruction: 0xf7fdbdf0
    46b0:	stmdavs	r3, {r3, r6, r7, r8, fp, sp, lr, pc}
    46b4:	andle	r2, sp, sp, lsl fp
    46b8:	andcs	r4, r5, #409600	; 0x64000
    46bc:	ldrbtmi	r4, [r9], #-2073	; 0xfffff7e7
    46c0:			; <UNDEFINED> instruction: 0xf7fd4478
    46c4:			; <UNDEFINED> instruction: 0x4601e8f4
    46c8:			; <UNDEFINED> instruction: 0xf0004638
    46cc:	strbne	pc, [r5, fp, lsr #30]	; <UNPREDICTABLE>
    46d0:	strb	r4, [r0, r4, lsl #12]!
    46d4:	strmi	lr, [r0, #-2509]	; 0xfffff633
    46d8:	stmdbge	r9, {r0, r1, r2, r9, fp, sp, pc}
    46dc:	strls	sl, [r2, -r5, lsl #16]
    46e0:	movwcs	r2, #17411	; 0x4403
    46e4:	strls	r9, [r7], -r8, lsl #8
    46e8:	movwls	r9, #42505	; 0xa609
    46ec:	stc2l	7, cr15, [r6, #1020]!	; 0x3fc
    46f0:	strmi	r4, [sp], -r4, lsl #12
    46f4:	bmi	33e638 <fchmod@plt+0x33c9fc>
    46f8:	orrvc	pc, r9, pc, asr #8
    46fc:	stmdami	ip, {r0, r1, r3, r8, r9, fp, lr}
    4700:	eorscc	r4, r4, #2046820352	; 0x7a000000
    4704:	ldrbtmi	r4, [r8], #-1147	; 0xfffffb85
    4708:			; <UNDEFINED> instruction: 0xf0009600
    470c:			; <UNDEFINED> instruction: 0xf7fdfbff
    4710:	svclt	0x0000e8da
    4714:	andeq	sp, r1, r0, lsl #15
    4718:	andeq	r0, r0, ip, lsr #3
    471c:	andeq	sp, r1, r2, asr r7
    4720:	andeq	r9, r0, lr, ror #31
    4724:	strdeq	sl, [r0], -r0
    4728:			; <UNDEFINED> instruction: 0x00009fbc
    472c:	andeq	r9, r0, r0, asr #30
    4730:	andeq	r9, r0, r6, asr pc
    4734:	sbclt	r4, r0, #4, 22	; 0x1000
    4738:			; <UNDEFINED> instruction: 0xf833447b
    473c:	andmi	r3, fp, #16
    4740:	andcs	fp, r1, r4, lsl pc
    4744:	ldrbmi	r2, [r0, -r0]!
    4748:	andeq	r9, r0, r4, asr #31
    474c:	tstlt	r8, r8, lsl #10
    4750:	ldrbtmi	r4, [sl], #-2569	; 0xfffff5f7
    4754:	stclt	0, cr6, [r8, #-64]	; 0xffffffc0
    4758:	ldrbtmi	r4, [r8], #-2056	; 0xfffff7f8
    475c:	stmdb	r8!, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    4760:	blmi	1f0bc8 <fchmod@plt+0x1eef8c>
    4764:	andsvs	r4, r8, fp, ror r4
    4768:	blmi	1b3b90 <fchmod@plt+0x1b1f54>
    476c:	ldrbtmi	r4, [fp], #-2054	; 0xfffff7fa
    4770:	andsvs	r4, r8, r8, ror r4
    4774:	svclt	0x0000bd08
    4778:			; <UNDEFINED> instruction: 0x0001d8ba
    477c:	andeq	sl, r0, r2, lsr #3
    4780:	andeq	sp, r1, r8, lsr #17
    4784:	muleq	r1, lr, r8
    4788:	andeq	r9, r0, r4, lsr #11
    478c:	ldrbtmi	r4, [fp], #-2817	; 0xfffff4ff
    4790:			; <UNDEFINED> instruction: 0x47706818
    4794:	andeq	sp, r1, lr, ror r8
    4798:	strmi	r4, [r2], -r3, lsl #22
    479c:	ldrbtmi	r4, [fp], #-2051	; 0xfffff7fd
    47a0:	ldmdavs	r9, {r3, r4, r5, r6, sl, lr}
    47a4:	ldmdblt	ip!, {r2, ip, sp, lr, pc}^
    47a8:	andeq	sp, r1, lr, ror #16
    47ac:	strdeq	r9, [r0], -ip
    47b0:	ldrbmi	lr, [r0, sp, lsr #18]!
    47b4:	stmdavc	r8, {r1, r2, r9, sl, lr}
    47b8:	rsbsle	r2, fp, r0, lsl #16
    47bc:	strbmi	pc, [ip], #1612	; 0x64c	; <UNPREDICTABLE>
    47c0:			; <UNDEFINED> instruction: 0xf6c0460f
    47c4:	strmi	r4, [r9], ip, asr #9
    47c8:	stmdaeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    47cc:	ands	r2, r6, sl, lsl #10
    47d0:			; <UNDEFINED> instruction: 0xf89945a0
    47d4:	svclt	0x00083000
    47d8:			; <UNDEFINED> instruction: 0xf1a32201
    47dc:	svclt	0x00180330
    47e0:	ldmdale	r3, {r9, sp}^
    47e4:	svclt	0x00d42b07
    47e8:			; <UNDEFINED> instruction: 0xf0022200
    47ec:	blx	144ffa <fchmod@plt+0x1433be>
    47f0:	bcs	12818 <fchmod@plt+0x10bdc>
    47f4:			; <UNDEFINED> instruction: 0xf819d14a
    47f8:	stmdacs	r0, {r0, r8, r9, sl, fp}
    47fc:			; <UNDEFINED> instruction: 0x2120d04f
    4800:			; <UNDEFINED> instruction: 0xff98f7ff
    4804:	mvnle	r2, r0, lsl #16
    4808:	subsle	r4, r3, pc, asr #10
    480c:	mulcc	r0, r9, r8
    4810:	cmple	r6, lr, lsr #22
    4814:	mulcc	r1, r9, r8
    4818:	stmdbeq	r1, {r0, r3, r8, ip, sp, lr, pc}
    481c:	rsble	r2, r2, r0, lsl #22
    4820:	strbmi	pc, [ip, #1612]	; 0x64c	; <UNPREDICTABLE>
    4824:			; <UNDEFINED> instruction: 0xf6c04604
    4828:	strbmi	r4, [sl], ip, asr #11
    482c:	ands	r2, r6, sl, lsl #14
    4830:			; <UNDEFINED> instruction: 0xf89a42ac
    4834:	svclt	0x00083000
    4838:			; <UNDEFINED> instruction: 0xf1a32201
    483c:	svclt	0x00180330
    4840:	stmdale	r0, {r9, sp}^
    4844:	svclt	0x00d42b07
    4848:			; <UNDEFINED> instruction: 0xf0022200
    484c:	blx	1c505a <fchmod@plt+0x1c341e>
    4850:	bcs	11868 <fchmod@plt+0xfc2c>
    4854:			; <UNDEFINED> instruction: 0xf81ad137
    4858:	blcs	14464 <fchmod@plt+0x12828>
    485c:			; <UNDEFINED> instruction: 0x4618d03c
    4860:			; <UNDEFINED> instruction: 0xf7ff2120
    4864:	stmdacs	r0, {r0, r1, r2, r5, r6, r8, r9, sl, fp, ip, sp, lr, pc}
    4868:	ldrbmi	sp, [r1, #482]	; 0x1e2
    486c:			; <UNDEFINED> instruction: 0xf89ad03b
    4870:	blcs	290878 <fchmod@plt+0x28ec3c>
    4874:	blcs	344dc <fchmod@plt+0x328a0>
    4878:	ldmdbmi	pc, {r4, r5, ip, lr, pc}	; <UNPREDICTABLE>
    487c:	ldmdami	pc, {r0, r2, r9, sp}	; <UNPREDICTABLE>
    4880:			; <UNDEFINED> instruction: 0x47f0e8bd
    4884:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
    4888:	stmdalt	lr, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    488c:	andcs	r4, r5, #28, 18	; 0x70000
    4890:	pop	{r2, r3, r4, fp, lr}
    4894:	ldrbtmi	r4, [r9], #-2032	; 0xfffff810
    4898:			; <UNDEFINED> instruction: 0xf7fd4478
    489c:	strbmi	fp, [pc, #-2053]	; 409f <fchmod@plt+0x2463>
    48a0:	ldmdbmi	r9, {r3, ip, lr, pc}
    48a4:	ldmdami	r9, {r0, r2, r9, sp}
    48a8:			; <UNDEFINED> instruction: 0x47f0e8bd
    48ac:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
    48b0:	svclt	0x00faf7fc
    48b4:	andcs	r4, r5, #360448	; 0x58000
    48b8:	pop	{r1, r2, r4, fp, lr}
    48bc:	ldrbtmi	r4, [r9], #-2032	; 0xfffff810
    48c0:			; <UNDEFINED> instruction: 0xf7fc4478
    48c4:	ldmdbmi	r4, {r0, r4, r5, r6, r7, r8, r9, sl, fp, ip, sp, pc}
    48c8:	ldmdami	r4, {r0, r2, r9, sp}
    48cc:			; <UNDEFINED> instruction: 0x47f0e8bd
    48d0:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
    48d4:	svclt	0x00e8f7fc
    48d8:	ldrdle	r4, [r4], -r1
    48dc:	stmib	r6, {sp}^
    48e0:	pop	{sl, pc}
    48e4:	stmdbmi	lr, {r4, r5, r6, r7, r8, r9, sl, pc}
    48e8:	stmdami	lr, {r0, r2, r9, sp}
    48ec:			; <UNDEFINED> instruction: 0x47f0e8bd
    48f0:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
    48f4:	svclt	0x00d8f7fc
    48f8:	andeq	sl, r0, r4, asr r1
    48fc:	andeq	sl, r0, sl, lsr #28
    4900:	andeq	sl, r0, r2, lsr #1
    4904:	andeq	sl, r0, r8, lsl lr
    4908:	strheq	sl, [r0], -r8
    490c:	andeq	sl, r0, r2, lsl #28
    4910:	andeq	sl, r0, lr, asr #32
    4914:	strdeq	sl, [r0], -r0
    4918:	ldrdeq	sl, [r0], -ip
    491c:	ldrdeq	sl, [r0], -lr
    4920:	muleq	r0, r0, r0
    4924:			; <UNDEFINED> instruction: 0x0000adbe
    4928:			; <UNDEFINED> instruction: 0x460cb510
    492c:	ldmdb	r2, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    4930:	blle	ce938 <fchmod@plt+0xcccfc>
    4934:	svc	0x0040f7fc
    4938:	vldrlt.16	s22, [r0, #-160]	; 0xffffff60	; <UNPREDICTABLE>
    493c:	andcs	r4, r5, #147456	; 0x24000
    4940:	ldrbtmi	r4, [r9], #-2057	; 0xfffff7f7
    4944:			; <UNDEFINED> instruction: 0xf7fc4478
    4948:			; <UNDEFINED> instruction: 0x4621efb2
    494c:	blx	ff140956 <fchmod@plt+0xff13ed1a>
    4950:	andcs	r4, r5, #98304	; 0x18000
    4954:	ldrbtmi	r4, [r9], #-2054	; 0xfffff7fa
    4958:			; <UNDEFINED> instruction: 0xf7fc4478
    495c:	strtmi	lr, [r1], -r8, lsr #31
    4960:	blx	feec096a <fchmod@plt+0xfeebed2e>
    4964:	strheq	sl, [r0], -r6
    4968:	andeq	sl, r0, ip, ror #26
    496c:	ldrdeq	sl, [r0], -r6
    4970:	andeq	sl, r0, r8, asr sp
    4974:			; <UNDEFINED> instruction: 0x4605b538
    4978:	stmda	r2, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    497c:	strmi	fp, [r4], -r0, asr #2
    4980:			; <UNDEFINED> instruction: 0xf7ff4629
    4984:			; <UNDEFINED> instruction: 0x4620ffd1
    4988:	ldrhtmi	lr, [r8], -sp
    498c:	stmdblt	r2, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    4990:	andcs	r4, r5, #4, 18	; 0x10000
    4994:	ldrbtmi	r4, [r9], #-2052	; 0xfffff7fc
    4998:			; <UNDEFINED> instruction: 0xf7fc4478
    499c:	strtmi	lr, [r9], -r8, lsl #31
    49a0:	blx	fe6c09aa <fchmod@plt+0xfe6bed6e>
    49a4:	strheq	sl, [r0], -r6
    49a8:	andeq	sl, r0, r8, lsl sp
    49ac:			; <UNDEFINED> instruction: 0xf000b510
    49b0:	msrcs	SP_hyp, r5
    49b4:			; <UNDEFINED> instruction: 0xf7fd4604
    49b8:			; <UNDEFINED> instruction: 0xb128e8bc
    49bc:	andcs	r4, r0, #3145728	; 0x300000
    49c0:	andsvc	r4, sl, r0, lsr #12
    49c4:			; <UNDEFINED> instruction: 0xffd6f7ff
    49c8:	pop	{r5, r9, sl, lr}
    49cc:			; <UNDEFINED> instruction: 0xf7fc4010
    49d0:	svclt	0x0000bf25
    49d4:	mvnsmi	lr, sp, lsr #18
    49d8:			; <UNDEFINED> instruction: 0xf7fc4606
    49dc:	stmdacs	r0, {r1, r4, r6, r7, r8, r9, sl, fp, sp, lr, pc}
    49e0:	svcmi	0x0033d05c
    49e4:	ldrbtmi	r4, [pc], #-1541	; 49ec <fchmod@plt+0x2db0>
    49e8:			; <UNDEFINED> instruction: 0xf7fd4628
    49ec:	movwlt	lr, #34984	; 0x88a8
    49f0:			; <UNDEFINED> instruction: 0xf1007cc3
    49f4:	blcs	b85248 <fchmod@plt+0xb8360c>
    49f8:	stclvc	0, cr13, [r3], {37}	; 0x25
    49fc:	eorle	r2, r8, lr, lsr #22
    4a00:			; <UNDEFINED> instruction: 0x46384631
    4a04:			; <UNDEFINED> instruction: 0xf84cf004
    4a08:	strmi	r2, [r0], r1, lsl #2
    4a0c:	svc	0x00c4f7fc
    4a10:	blle	94c228 <fchmod@plt+0x94a5ec>
    4a14:	mrc	7, 6, APSR_nzcv, cr0, cr12, {7}
    4a18:	teqle	r5, r0, lsl #16
    4a1c:			; <UNDEFINED> instruction: 0xf7fd4620
    4a20:	bllt	e3edc8 <fchmod@plt+0xe3d18c>
    4a24:			; <UNDEFINED> instruction: 0xf7fc4640
    4a28:			; <UNDEFINED> instruction: 0x4628eefc
    4a2c:	stm	r6, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    4a30:	bicsle	r2, sp, r0, lsl #16
    4a34:	ldrtmi	r4, [r1], -r8, lsr #12
    4a38:			; <UNDEFINED> instruction: 0xff76f7ff
    4a3c:	pop	{r3, r5, r9, sl, lr}
    4a40:			; <UNDEFINED> instruction: 0xf7fd41f0
    4a44:	ldmdavc	r3, {r0, r1, r2, r5, r6, r7, fp, ip, sp, pc}^
    4a48:	sbcle	r2, sp, r0, lsl #22
    4a4c:	blcs	ba3d60 <fchmod@plt+0xba2124>
    4a50:	ldmdavc	r3, {r1, r2, r4, r6, r7, r8, ip, lr, pc}^
    4a54:	bicsle	r2, r3, lr, lsr #22
    4a58:	blcs	22cac <fchmod@plt+0x21070>
    4a5c:	strb	sp, [pc, r4, asr #1]
    4a60:	andcs	r4, r5, #20, 18	; 0x50000
    4a64:	ldrbtmi	r4, [r9], #-2068	; 0xfffff7ec
    4a68:			; <UNDEFINED> instruction: 0xf7fc4478
    4a6c:	strbmi	lr, [r1], -r0, lsr #30
    4a70:	blx	cc0a7a <fchmod@plt+0xcbee3e>
    4a74:	andcs	r4, r5, #278528	; 0x44000
    4a78:	ldrbtmi	r4, [r9], #-2065	; 0xfffff7ef
    4a7c:			; <UNDEFINED> instruction: 0xf7fc4478
    4a80:			; <UNDEFINED> instruction: 0x4641ef16
    4a84:	blx	a40a8e <fchmod@plt+0xa3ee52>
    4a88:	andcs	r4, r5, #229376	; 0x38000
    4a8c:	ldrbtmi	r4, [r9], #-2062	; 0xfffff7f2
    4a90:			; <UNDEFINED> instruction: 0xf7fc4478
    4a94:	strbmi	lr, [r1], -ip, lsl #30
    4a98:	blx	7c0aa2 <fchmod@plt+0x7bee66>
    4a9c:	andcs	r4, r5, #180224	; 0x2c000
    4aa0:	ldrbtmi	r4, [r9], #-2059	; 0xfffff7f5
    4aa4:			; <UNDEFINED> instruction: 0xf7fc4478
    4aa8:	ldrtmi	lr, [r1], -r2, lsl #30
    4aac:	blx	540ab6 <fchmod@plt+0x53ee7a>
    4ab0:			; <UNDEFINED> instruction: 0x000094b6
    4ab4:	andeq	sl, r0, lr
    4ab8:	andeq	sl, r0, r8, asr #24
    4abc:	andeq	r8, r0, lr, asr #25
    4ac0:	andeq	sl, r0, r4, lsr ip
    4ac4:	muleq	r0, lr, ip
    4ac8:	andeq	sl, r0, r0, lsr #24
    4acc:	andeq	r9, r0, sl, lsr #31
    4ad0:	andeq	sl, r0, ip, lsl #24
    4ad4:	bmi	797750 <fchmod@plt+0x795b14>
    4ad8:	push	{r0, r1, r3, r4, r5, r6, sl, lr}
    4adc:			; <UNDEFINED> instruction: 0x468043f0
    4ae0:	umulllt	r5, r9, fp, r8
    4ae4:	ldcmi	8, cr4, [ip], {27}
    4ae8:			; <UNDEFINED> instruction: 0xf8d34478
    4aec:			; <UNDEFINED> instruction: 0xf0059000
    4af0:	ldrbtmi	pc, [ip], #-3345	; 0xfffff2ef	; <UNPREDICTABLE>
    4af4:			; <UNDEFINED> instruction: 0xf0039007
    4af8:			; <UNDEFINED> instruction: 0x4605fddb
    4afc:			; <UNDEFINED> instruction: 0xf0054620
    4b00:	strmi	pc, [r6], -r9, lsl #26
    4b04:	ldrbtmi	r4, [r8], #-2069	; 0xfffff7eb
    4b08:	stc2	0, cr15, [r4, #-20]	; 0xffffffec
    4b0c:	andcs	r4, r5, #20, 18	; 0x50000
    4b10:			; <UNDEFINED> instruction: 0x46074479
    4b14:	ldrbtmi	r4, [r8], #-2067	; 0xfffff7ed
    4b18:	mcr	7, 6, pc, cr8, cr12, {7}	; <UNPREDICTABLE>
    4b1c:	strtmi	r4, [r0], -r2, lsl #12
    4b20:			; <UNDEFINED> instruction: 0xf0054614
    4b24:	blls	203f08 <fchmod@plt+0x2022cc>
    4b28:			; <UNDEFINED> instruction: 0xf8cd2101
    4b2c:	strls	r8, [r3], #-20	; 0xffffffec
    4b30:	stmib	sp, {r1, r8, r9, sl, ip, pc}^
    4b34:	strmi	r5, [r2], -r0, lsl #12
    4b38:	bmi	2e9350 <fchmod@plt+0x2e7714>
    4b3c:	ldrbtmi	r4, [sl], #-1608	; 0xfffff9b8
    4b40:	svc	0x00bef7fc
    4b44:	pop	{r0, r3, ip, sp, pc}
    4b48:	svclt	0x000083f0
    4b4c:	andeq	sp, r1, r4, lsl r3
    4b50:			; <UNDEFINED> instruction: 0x000001b8
    4b54:	andeq	r9, r0, r8, lsr #31
    4b58:	andeq	r9, r0, r6, lsr #31
    4b5c:	muleq	r0, sl, pc	; <UNPREDICTABLE>
    4b60:	muleq	r0, r8, pc	; <UNPREDICTABLE>
    4b64:	muleq	r0, sl, fp
    4b68:	andeq	r9, r0, r2, ror pc
    4b6c:	andcs	r4, r5, #30720	; 0x7800
    4b70:	mvnsmi	lr, #737280	; 0xb4000
    4b74:	cfldrsmi	mvf4, [sp], {123}	; 0x7b
    4b78:	strmi	r4, [r8], r7, lsl #12
    4b7c:	ldmdbmi	sp, {r2, r3, r4, fp, lr}
    4b80:	ldmdbpl	sp, {r0, r3, r7, ip, sp, pc}
    4b84:	ldrbtmi	r4, [r9], #-1144	; 0xfffffb88
    4b88:			; <UNDEFINED> instruction: 0xf8d54c1b
    4b8c:			; <UNDEFINED> instruction: 0xf7fc9000
    4b90:	ldrbtmi	lr, [ip], #-3726	; 0xfffff172
    4b94:	ldmdami	r9, {r1, r9, sl, lr}
    4b98:	ldrbtmi	r9, [r8], #-519	; 0xfffffdf9
    4b9c:	ldc2	0, cr15, [sl], #20
    4ba0:			; <UNDEFINED> instruction: 0xf0039006
    4ba4:	strmi	pc, [r5], -r5, lsl #27
    4ba8:			; <UNDEFINED> instruction: 0xf0054620
    4bac:			; <UNDEFINED> instruction: 0x4606fcb3
    4bb0:	ldrbtmi	r4, [r8], #-2067	; 0xfffff7ed
    4bb4:	stc2	0, cr15, [lr], #20
    4bb8:	strtmi	r4, [r0], -r1, lsl #12
    4bbc:			; <UNDEFINED> instruction: 0xf005460c
    4bc0:	blls	1c3e6c <fchmod@plt+0x1c2230>
    4bc4:	bls	1ccfd0 <fchmod@plt+0x1cb394>
    4bc8:	andshi	pc, r4, sp, asr #17
    4bcc:	strls	r9, [r2], #-1795	; 0xfffff8fd
    4bd0:	strls	r9, [r0, #-1537]	; 0xfffff9ff
    4bd4:	strbmi	r4, [r8], -r4, lsl #13
    4bd8:	andsgt	pc, r0, sp, asr #17
    4bdc:	svc	0x0070f7fc
    4be0:	pop	{r0, r3, ip, sp, pc}
    4be4:	svclt	0x000083f0
    4be8:	andeq	sp, r1, r8, ror r2
    4bec:			; <UNDEFINED> instruction: 0x000001b8
    4bf0:	andeq	sl, r0, ip, lsr #22
    4bf4:	andeq	r9, r0, lr, lsr pc
    4bf8:	andeq	r9, r0, r6, lsl #30
    4bfc:	strdeq	r9, [r0], -r6
    4c00:	andeq	r9, r0, lr, ror #29
    4c04:			; <UNDEFINED> instruction: 0x4604b510
    4c08:	andcs	r4, r5, #81920	; 0x14000
    4c0c:	ldrbtmi	r4, [r9], #-2053	; 0xfffff7fb
    4c10:			; <UNDEFINED> instruction: 0xf7fc4478
    4c14:	strtmi	lr, [r1], -ip, asr #28
    4c18:			; <UNDEFINED> instruction: 0x4010e8bd
    4c1c:	svclt	0x0000e7a6
    4c20:	andeq	r9, r0, lr, asr #29
    4c24:	andeq	sl, r0, r0, lsr #21
    4c28:	ldrdgt	pc, [r4], pc	; <UNPREDICTABLE>
    4c2c:	ldrblt	r4, [r0, #-1547]!	; 0xfffff9f5
    4c30:	mcrmi	4, 1, r4, cr8, cr12, {7}
    4c34:	strmi	fp, [ip], -r6, lsl #1
    4c38:	strls	r4, [r3], #-1538	; 0xfffff9fe
    4c3c:			; <UNDEFINED> instruction: 0xf85c4605
    4c40:	stmdage	r4, {r1, r2, sp, lr}
    4c44:	ldmdavs	r6!, {r0, r8, sp}
    4c48:			; <UNDEFINED> instruction: 0xf04f9605
    4c4c:	strcs	r0, [r0], -r0, lsl #12
    4c50:			; <UNDEFINED> instruction: 0xf7fc9604
    4c54:	cdpne	15, 0, cr14, cr6, cr8, {0}
    4c58:	bmi	7fb8bc <fchmod@plt+0x7f9c80>
    4c5c:	ldrbtmi	r4, [sl], #-2847	; 0xfffff4e1
    4c60:	ldrbtmi	r9, [fp], #-3332	; 0xfffff2fc
    4c64:	cmncc	r4, #20, 16	; 0x140000
    4c68:	addsmi	r6, r8, #160, 18	; 0x280000
    4c6c:			; <UNDEFINED> instruction: 0xf7fcd001
    4c70:	ldrdvs	lr, [r5, r8]!
    4c74:	blmi	5d74e4 <fchmod@plt+0x5d58a8>
    4c78:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    4c7c:	blls	15ecec <fchmod@plt+0x15d0b0>
    4c80:	qsuble	r4, sl, r2
    4c84:	andlt	r4, r6, r0, lsr r6
    4c88:	bmi	5b4250 <fchmod@plt+0x5b2614>
    4c8c:	orrpl	pc, r0, #1325400064	; 0x4f000000
    4c90:	ldrmi	r9, [r9], -r1, lsl #8
    4c94:	strls	r4, [r0, #-1146]	; 0xfffffb86
    4c98:	ldrbtcc	r4, [r4], #-1556	; 0xfffff9ec
    4c9c:	strtmi	r2, [r0], -r1, lsl #4
    4ca0:	ldcl	7, cr15, [r6, #1008]	; 0x3f0
    4ca4:	ldrbtmi	r4, [fp], #-2832	; 0xfffff4f0
    4ca8:			; <UNDEFINED> instruction: 0xf5b0681d
    4cac:	svclt	0x00b45f80
    4cb0:			; <UNDEFINED> instruction: 0xf04f4606
    4cb4:	stmibvs	r8!, {r0, r1, r2, r3, r4, r5, r6, r7, r9, sl, ip, sp}
    4cb8:	andle	r4, r1, r0, lsr #5
    4cbc:	ldc	7, cr15, [r0, #1008]!	; 0x3f0
    4cc0:	ldrbtmi	r4, [fp], #-2826	; 0xfffff4f6
    4cc4:			; <UNDEFINED> instruction: 0x61ab3374
    4cc8:			; <UNDEFINED> instruction: 0xf7fce7d4
    4ccc:	svclt	0x0000edfc
    4cd0:			; <UNDEFINED> instruction: 0x0001d1bc
    4cd4:	andeq	r0, r0, ip, lsr #3
    4cd8:	andeq	sp, r1, r2, ror #8
    4cdc:	andeq	sp, r1, sl, ror #8
    4ce0:	andeq	sp, r1, r4, ror r1
    4ce4:	andeq	sp, r1, r8, lsr r4
    4ce8:	andeq	sp, r1, sl, lsl r4
    4cec:	andeq	sp, r1, sl, lsl #8
    4cf0:			; <UNDEFINED> instruction: 0x460db570
    4cf4:	rscslt	r4, r4, pc, asr #18
    4cf8:	strmi	r4, [r4], -pc, asr #20
    4cfc:	stmiavs	r3, {r0, r3, r4, r5, r6, sl, lr}^
    4d00:	ldmdavs	r2, {r1, r3, r7, fp, ip, lr}
    4d04:			; <UNDEFINED> instruction: 0xf04f9273
    4d08:	tstlt	r3, r0, lsl #4
    4d0c:	stmibvs	r0, {r0, r8, fp, sp, lr}
    4d10:	mcrmi	7, 2, r4, cr10, cr8, {4}
    4d14:	ldmdavs	r3!, {r1, r2, r3, r4, r5, r6, sl, lr}^
    4d18:	rsbsvs	r3, r3, r1, lsl #6
    4d1c:	svclt	0x00d82b03
    4d20:	cfldr64le	mvdx9, [sp], {8}
    4d24:	stmdbvs	r1!, {r1, r2, r6, r8, r9, fp, lr}^
    4d28:	bmi	1195f1c <fchmod@plt+0x11942e0>
    4d2c:	ldrbtmi	r9, [sl], #-262	; 0xfffffefa
    4d30:	andls	r6, r4, #1769472	; 0x1b0000
    4d34:	movwls	r4, #10820	; 0x2a44
    4d38:	ldrbtmi	r4, [sl], #-2884	; 0xfffff4bc
    4d3c:	ldrbtmi	r9, [fp], #-517	; 0xfffffdfb
    4d40:	blmi	10e9954 <fchmod@plt+0x10e7d18>
    4d44:	movwls	r4, #5243	; 0x147b
    4d48:	mvnlt	r9, r6, lsl #22
    4d4c:	andls	r2, r7, #0, 4
    4d50:	blge	1eb574 <fchmod@plt+0x1e9938>
    4d54:	vstmdble	r5!, {s4}
    4d58:	stmdbls	r8, {r1, r2, fp, ip, pc}
    4d5c:	andmi	r6, r1, r0, asr #18
    4d60:	stmdals	r6, {r3, r8, ip, pc}
    4d64:	stmibvs	r0, {r3, r8, fp, ip, pc}
    4d68:	tstls	r8, r1, lsl #6
    4d6c:	blls	1ab18c <fchmod@plt+0x1a9550>
    4d70:	stmdbls	r1, {r2, r3, fp, sp, lr}
    4d74:	andle	r4, r2, fp, lsl #5
    4d78:			; <UNDEFINED> instruction: 0xf7fc9806
    4d7c:	strls	lr, [r6], #-3410	; 0xfffff2ae
    4d80:	blcs	2b9a0 <fchmod@plt+0x29d64>
    4d84:	bmi	cf9514 <fchmod@plt+0xcf78d8>
    4d88:	ldmdavs	r3, {r1, r3, r4, r5, r6, sl, lr}^
    4d8c:	subsvs	r3, r3, r1, lsl #22
    4d90:	blmi	a5765c <fchmod@plt+0xa55a20>
    4d94:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    4d98:	blls	1cdee08 <fchmod@plt+0x1cdd1cc>
    4d9c:	qdaddle	r4, sl, r7
    4da0:	ldcllt	0, cr11, [r0, #-464]!	; 0xfffffe30
    4da4:	ldmdavs	r8, {r1, r2, r9, fp, ip, pc}
    4da8:	sbceq	lr, r0, #2048	; 0x800
    4dac:			; <UNDEFINED> instruction: 0xb19a6892
    4db0:	ldmdavs	fp, {r1, r2, r9, fp, ip, pc}
    4db4:	bl	ab1dc <fchmod@plt+0xa95a0>
    4db8:	ldmdavs	fp, {r0, r1, r6, r7, r8, r9}^
    4dbc:	andle	r4, fp, r9, lsl r2
    4dc0:			; <UNDEFINED> instruction: 0xf7fca810
    4dc4:	bicslt	lr, r8, r6, lsr #26
    4dc8:	tstcs	r6, r9, lsl #16
    4dcc:			; <UNDEFINED> instruction: 0xff90f7ff
    4dd0:	ldrmi	r9, [sl], -r3, lsl #22
    4dd4:	andsvs	r9, r3, r2, lsl #22
    4dd8:	movwcc	r9, #6919	; 0x1b07
    4ddc:	ldr	r9, [r7, r7, lsl #6]!
    4de0:	andcs	r4, r5, #491520	; 0x78000
    4de4:	ldmvs	r3!, {r1, r2, r3, r4, fp, lr}
    4de8:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
    4dec:	adcsvs	r3, r3, r1, lsl #6
    4df0:	ldcl	7, cr15, [ip, #-1008]	; 0xfffffc10
    4df4:			; <UNDEFINED> instruction: 0xf7ff2100
    4df8:	andcs	pc, r0, #5, 30
    4dfc:	ldr	r9, [r1, r8, lsl #4]
    4e00:	blge	26b61c <fchmod@plt+0x2699e0>
    4e04:	stmib	sp, {r0, r2, r3, ip, pc}^
    4e08:	andsvs	r0, r3, lr
    4e0c:	sfmls	f2, 4, [r6], {1}
    4e10:	andls	r9, r9, r7, lsl #18
    4e14:	stmdals	r4, {r1, r2, r8, sl, fp, ip, pc}
    4e18:	strbeq	lr, [r1], #2820	; 0xb04
    4e1c:	stmiavs	r4!, {r1, r2, r8, fp, ip, pc}
    4e20:			; <UNDEFINED> instruction: 0x3120900c
    4e24:	bge	429654 <fchmod@plt+0x427a18>
    4e28:	andls	r6, fp, #232, 18	; 0x3a0000
    4e2c:	strb	r4, [pc, r0, lsr #15]
    4e30:	stcl	7, cr15, [r8, #-1008]	; 0xfffffc10
    4e34:	strdeq	sp, [r1], -r0
    4e38:	andeq	r0, r0, ip, lsr #3
    4e3c:	andeq	sp, r1, ip, lsr #7
    4e40:	muleq	r1, r8, r3
    4e44:			; <UNDEFINED> instruction: 0xfffffed3
    4e48:	andeq	sp, r1, r6, lsl #7
    4e4c:	andeq	sp, r1, r2, lsl #7
    4e50:	andeq	sp, r1, r8, lsl #7
    4e54:	andeq	sp, r1, r8, lsr r3
    4e58:	andeq	sp, r1, r8, asr r0
    4e5c:	andeq	r9, r0, ip, lsl #26
    4e60:	andeq	sl, r0, r6, asr #17
    4e64:			; <UNDEFINED> instruction: 0x4605b538
    4e68:	ldrbtmi	r4, [fp], #-2834	; 0xfffff4ee
    4e6c:	ldmdavs	sl, {r0, r3, r4, fp, sp, lr}
    4e70:	stmdavs	r1!, {r2, r3, r6, r8, fp, sp, lr}
    4e74:	cmpvs	r1, r3, lsr #17
    4e78:	stmdavs	r2!, {r0, r1, r4, r8, ip, sp, pc}^
    4e7c:	tstle	r2, r0, lsl r2
    4e80:	tstlt	r3, r3, lsr #18
    4e84:	andsmi	r6, r5, #14811136	; 0xe20000
    4e88:	blmi	2f92b0 <fchmod@plt+0x2f7674>
    4e8c:	addsmi	r4, ip, #2063597568	; 0x7b000000
    4e90:	strtmi	sp, [r0], -lr
    4e94:	ldrhtmi	lr, [r8], -sp
    4e98:	stcllt	7, cr15, [r0], {252}	; 0xfc
    4e9c:			; <UNDEFINED> instruction: 0xf10469e0
    4ea0:	ldrmi	r0, [r8, r0, lsr #2]
    4ea4:	stmibvs	r0!, {r0, r4, r5, r6, r7, r8, r9, sl, sp, lr, pc}^
    4ea8:	msreq	CPSR_, r4, lsl #2
    4eac:			; <UNDEFINED> instruction: 0xe7e74798
    4eb0:	svclt	0x0000bd38
    4eb4:	andeq	sp, r1, r6, asr r2
    4eb8:	andeq	sp, r1, r0, asr #4
    4ebc:	strmi	r4, [r1], -sp, lsl #22
    4ec0:	ldrbtmi	fp, [fp], #-1296	; 0xfffffaf0
    4ec4:	stmdavs	r2!, {r2, r3, r4, fp, sp, lr}
    4ec8:	bfieq	r6, sl, #0, #4
    4ecc:	svclt	0x00444620
    4ed0:	stmib	r4, {r8, r9, sp}^
    4ed4:			; <UNDEFINED> instruction: 0xf7ff3303
    4ed8:	blmi	204b0c <fchmod@plt+0x202ed0>
    4edc:	ldrbtmi	r6, [fp], #-2464	; 0xfffff660
    4ee0:	addsmi	r3, r8, #116, 6	; 0xd0000001
    4ee4:			; <UNDEFINED> instruction: 0xf7fcd001
    4ee8:			; <UNDEFINED> instruction: 0x4620ec9c
    4eec:			; <UNDEFINED> instruction: 0x4010e8bd
    4ef0:	ldclt	7, cr15, [r4], {252}	; 0xfc
    4ef4:	strdeq	sp, [r1], -lr
    4ef8:	andeq	sp, r1, lr, ror #3
    4efc:	strlt	r2, [r8, #-2]
    4f00:			; <UNDEFINED> instruction: 0xffdcf7ff
    4f04:			; <UNDEFINED> instruction: 0xf7fc2002
    4f08:	svclt	0x0000ed8a
    4f0c:	strmi	fp, [r5], -r8, lsl #8
    4f10:	stmmi	r0, {r0, r2, r3, r5, r8, fp, sp, lr, pc}
    4f14:	blge	471154 <fchmod@plt+0x46f518>
    4f18:	bmi	a5696c <fchmod@plt+0xa54d30>
    4f1c:			; <UNDEFINED> instruction: 0xf853460e
    4f20:			; <UNDEFINED> instruction: 0xf8df4b04
    4f24:	strtmi	sl, [r0], -r0, lsr #1
    4f28:	ldrmi	r4, [r9], -r7, lsr #24
    4f2c:	ldrbtmi	r4, [ip], #-1274	; 0xfffffb06
    4f30:	stcmi	8, cr5, [r6], #-648	; 0xfffffd78
    4f34:	andls	r6, sp, #1179648	; 0x120000
    4f38:	andeq	pc, r0, #79	; 0x4f
    4f3c:			; <UNDEFINED> instruction: 0xf7ff930c
    4f40:	bmi	904914 <fchmod@plt+0x902cd8>
    4f44:	stmdami	r3!, {r2, r3, r4, r5, r6, sl, lr}
    4f48:	stmiapl	r3!, {r0, r1, r5, r9, sl, lr}
    4f4c:	ldmdavs	pc, {r3, r4, r5, r6, sl, lr}	; <UNPREDICTABLE>
    4f50:	blx	ff840f6c <fchmod@plt+0xff83f330>
    4f54:			; <UNDEFINED> instruction: 0xf003900b
    4f58:	strmi	pc, [r4], -fp, lsr #23
    4f5c:			; <UNDEFINED> instruction: 0xf0054650
    4f60:	pkhtbmi	pc, r0, r9, asr #21	; <UNPREDICTABLE>
    4f64:	ldrbtmi	r4, [r8], #-2076	; 0xfffff7e4
    4f68:	blx	ff540f84 <fchmod@plt+0xff53f348>
    4f6c:	andcs	r4, r5, #442368	; 0x6c000
    4f70:	sxtab16mi	r4, r1, r9, ror #8
    4f74:	ldrbtmi	r4, [r8], #-2074	; 0xfffff7e6
    4f78:	ldc	7, cr15, [r8], {252}	; 0xfc
    4f7c:	ldrbmi	r4, [r0], -r2, lsl #12
    4f80:			; <UNDEFINED> instruction: 0xf0054692
    4f84:			; <UNDEFINED> instruction: 0xf8dffac7
    4f88:	qaddcs	ip, ip, r1
    4f8c:	ldrbtmi	r4, [ip], #2582	; 0xa16
    4f90:	ldrbtmi	r9, [sl], #-2827	; 0xfffff4f5
    4f94:	ldrtmi	r4, [r8], -r6, lsl #13
    4f98:	ldrdvc	pc, [r0], -ip
    4f9c:			; <UNDEFINED> instruction: 0xf8cd69bf
    4fa0:			; <UNDEFINED> instruction: 0xf8cde01c
    4fa4:			; <UNDEFINED> instruction: 0xf8cdb00c
    4fa8:	smladls	r8, r8, r0, sl
    4fac:	stmdbhi	r4, {r0, r2, r3, r6, r7, r8, fp, sp, lr, pc}
    4fb0:	strpl	lr, [r1], -sp, asr #19
    4fb4:			; <UNDEFINED> instruction: 0xf7fc9400
    4fb8:			; <UNDEFINED> instruction: 0xf7fced84
    4fbc:	svclt	0x0000ee12
    4fc0:	andeq	r0, r0, ip, lsr #3
    4fc4:	andeq	r9, r0, ip, ror #22
    4fc8:			; <UNDEFINED> instruction: 0x0001cebe
    4fcc:	andeq	ip, r1, r8, lsr #29
    4fd0:			; <UNDEFINED> instruction: 0x000001b8
    4fd4:	andeq	r9, r0, r4, asr #22
    4fd8:	andeq	r9, r0, sl, lsr fp
    4fdc:			; <UNDEFINED> instruction: 0x00009bb4
    4fe0:	andeq	sl, r0, sl, lsr r7
    4fe4:	andeq	sp, r1, r2, lsr r1
    4fe8:	andeq	r9, r0, r2, lsr #23
    4fec:	strlt	r4, [r0, #-3104]	; 0xfffff3e0
    4ff0:	addlt	r4, r3, ip, ror r4
    4ff4:	bllt	6df288 <fchmod@plt+0x6dd64c>
    4ff8:	blcs	1f08c <fchmod@plt+0x1d450>
    4ffc:	stmdavs	r3!, {r1, r4, r5, ip, lr, pc}
    5000:	stmdblt	r3!, {r0, r1, r3, r4, r6, fp, sp, lr}^
    5004:	ldmvs	fp, {r0, r1, r5, fp, sp, lr}
    5008:	blmi	696e70 <fchmod@plt+0x695234>
    500c:	vpmin.s8	d20, d0, d10
    5010:	ldmdami	sl, {r0, r1, r2, r4, r5, r7, r8, ip}
    5014:	ldrbtmi	r4, [sl], #-1147	; 0xfffffb85
    5018:			; <UNDEFINED> instruction: 0xf7ff4478
    501c:	stmdavs	r3!, {r0, r1, r2, r4, r5, r6, r8, r9, sl, fp, ip, sp, lr, pc}
    5020:	stmdbcs	r1, {r0, r3, r4, r6, fp, sp, lr}
    5024:	stmdavs	r0!, {r1, r3, r4, ip, lr, pc}
    5028:			; <UNDEFINED> instruction: 0x11bbf240
    502c:	bmi	557c84 <fchmod@plt+0x556048>
    5030:	ldrbtmi	r6, [fp], #-2116	; 0xfffff7bc
    5034:	ldrbtmi	r4, [sl], #-2068	; 0xfffff7ec
    5038:	strls	r4, [r0], #-1144	; 0xfffffb88
    503c:			; <UNDEFINED> instruction: 0xff66f7ff
    5040:	andcs	r4, r5, #294912	; 0x48000
    5044:	ldrbtmi	r4, [r9], #-2066	; 0xfffff7ee
    5048:			; <UNDEFINED> instruction: 0xf7fc4478
    504c:	stmdavs	r3!, {r4, r5, sl, fp, sp, lr, pc}
    5050:			; <UNDEFINED> instruction: 0xf7ff6999
    5054:	andcs	pc, r2, fp, lsl #27
    5058:	stcl	7, cr15, [r0], #1008	; 0x3f0
    505c:	ldmvs	r8, {r0, r1, r5, fp, sp, lr}
    5060:	stcl	7, cr15, [r8, #-1008]	; 0xfffffc10
    5064:	andcs	r4, r5, #180224	; 0x2c000
    5068:	ldrbtmi	r4, [r9], #-2059	; 0xfffff7f5
    506c:			; <UNDEFINED> instruction: 0xe7ec4478
    5070:	ldrdeq	sp, [r1], -r0
    5074:	andeq	r9, r0, r4, lsl #23
    5078:	andeq	r9, r0, lr, ror #24
    507c:	andeq	r9, r0, r8, lsr #23
    5080:	andeq	r9, r0, sl, lsr #23
    5084:	andeq	r9, r0, lr, asr #24
    5088:	andeq	r9, r0, r8, lsl #23
    508c:	andeq	r9, r0, lr, lsl #22
    5090:	andeq	sl, r0, r8, ror #12
    5094:	andeq	r9, r0, lr, lsl #22
    5098:	andeq	sl, r0, r4, asr #12
    509c:	bmi	2720e0 <fchmod@plt+0x2704a4>
    50a0:	addlt	fp, r3, r0, lsl #10
    50a4:	blmi	22f4bc <fchmod@plt+0x22d880>
    50a8:			; <UNDEFINED> instruction: 0xf851447a
    50ac:	ldmpl	r3, {r2, r8, r9, fp}^
    50b0:	movwls	r6, #6171	; 0x181b
    50b4:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    50b8:			; <UNDEFINED> instruction: 0xf7ff9100
    50bc:			; <UNDEFINED> instruction: 0xf7fffdb5
    50c0:	svclt	0x0000ff95
    50c4:	andeq	ip, r1, r4, asr #26
    50c8:	andeq	r0, r0, ip, lsr #3
    50cc:			; <UNDEFINED> instruction: 0xf7ffb508
    50d0:			; <UNDEFINED> instruction: 0xf7fffdab
    50d4:	svclt	0x0000ff8b
    50d8:	bmi	73211c <fchmod@plt+0x7304e0>
    50dc:	ldrbtmi	r4, [sl], #-2844	; 0xfffff4e4
    50e0:	addlt	fp, r9, r0, lsl #10
    50e4:	stcge	8, cr5, [sl], {211}	; 0xd3
    50e8:	movwls	r6, #30747	; 0x781b
    50ec:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    50f0:	stc	7, cr15, [r6], #1008	; 0x3f0
    50f4:	blpl	14324c <fchmod@plt+0x141610>
    50f8:	strls	r4, [r5], #-1569	; 0xfffff9df
    50fc:	strtmi	r6, [r8], -r6, lsl #16
    5100:	ldc2	7, cr15, [r2, #1020]	; 0x3fc
    5104:	stcle	8, cr2, [r1], {-0}
    5108:			; <UNDEFINED> instruction: 0xff70f7ff
    510c:	movwcs	r4, #3089	; 0xc11
    5110:	ldrtmi	r9, [r0], -r6, lsl #6
    5114:	stmdavs	r3!, {r2, r3, r4, r5, r6, sl, lr}
    5118:	movwls	r6, #14747	; 0x399b
    511c:	stcl	7, cr15, [r0], #-1008	; 0xfffffc10
    5120:	tstcs	r1, sp, lsl #20
    5124:	ldrbtmi	r9, [sl], #-2819	; 0xfffff4fd
    5128:	stmdage	r6, {ip, pc}
    512c:	ldc	7, cr15, [sl], #-1008	; 0xfffffc10
    5130:	stclle	8, cr2, [r9]
    5134:	blmi	25f1cc <fchmod@plt+0x25d590>
    5138:	stmibvs	r0!, {r1, r2, r8, sl, fp, ip, pc}
    513c:	cmncc	r4, #2063597568	; 0x7b000000
    5140:	mulle	r1, r8, r2
    5144:	bl	1b4313c <fchmod@plt+0x1b41500>
    5148:	ldrb	r6, [sp, r5, lsr #3]
    514c:	andeq	ip, r1, lr, lsl #26
    5150:	andeq	r0, r0, ip, lsr #3
    5154:	andeq	ip, r1, ip, lsr #31
    5158:	ldrdeq	r9, [r0], -r6
    515c:	muleq	r1, r0, pc	; <UNPREDICTABLE>
    5160:	andscs	fp, ip, r8, lsl #10
    5164:	ldc	7, cr15, [r0], #-1008	; 0xfffffc10
    5168:	bmi	271670 <fchmod@plt+0x26fa34>
    516c:	stmib	r0, {r8, sp}^
    5170:	ldrbtmi	r1, [sl], #-261	; 0xfffffefb
    5174:	andsvs	r6, r0, r1, lsl r8
    5178:	stclt	0, cr6, [r8, #-4]
    517c:	andcs	r4, r5, #81920	; 0x14000
    5180:	ldrbtmi	r4, [r9], #-2053	; 0xfffff7fb
    5184:			; <UNDEFINED> instruction: 0xf7fc4478
    5188:			; <UNDEFINED> instruction: 0xf7ffeb92
    518c:	svclt	0x0000ffa5
    5190:	andeq	ip, r1, lr, asr #30
    5194:	andeq	r9, r0, r2, lsl #21
    5198:	andeq	sl, r0, ip, lsr #10
    519c:			; <UNDEFINED> instruction: 0x4615b570
    51a0:	strmi	r4, [lr], -r4, lsl #12
    51a4:			; <UNDEFINED> instruction: 0xffdcf7ff
    51a8:	andcs	r4, r0, #4, 22	; 0x1000
    51ac:	addsvs	r4, sl, fp, ror r4
    51b0:	smlabtvs	r5, r6, r0, r6
    51b4:	strcs	lr, [r1], #-2496	; 0xfffff640
    51b8:	svclt	0x0000bd70
    51bc:	andeq	ip, r1, r4, lsl pc
    51c0:			; <UNDEFINED> instruction: 0xf7ffb510
    51c4:	andcs	pc, r0, #820	; 0x334
    51c8:			; <UNDEFINED> instruction: 0x4c064b05
    51cc:	ldrbtmi	r4, [fp], #-2310	; 0xfffff6fa
    51d0:	ldrbtmi	r4, [r9], #-1148	; 0xfffffb84
    51d4:	stmib	r0, {r1, r3, r4, r7, sp, lr}^
    51d8:	tstvs	r2, r2, lsl #8
    51dc:	ldclt	0, cr6, [r0, #-264]	; 0xfffffef8
    51e0:	strdeq	ip, [r1], -r2
    51e4:			; <UNDEFINED> instruction: 0xfffff901
    51e8:			; <UNDEFINED> instruction: 0xfffffd27
    51ec:	strdlt	fp, [r3], r0
    51f0:	ldrmi	r4, [r6], -pc, lsl #12
    51f4:			; <UNDEFINED> instruction: 0xf7ff4605
    51f8:	stcmi	15, cr15, [r6], {179}	; 0xb3
    51fc:	andcs	r2, r0, #1073741824	; 0x40000000
    5200:	adcvs	r4, r2, ip, ror r4
    5204:	sbcvs	r9, r7, r1
    5208:	stmib	r0, {r1, r2, r8, sp, lr}^
    520c:	andlt	r1, r3, r1, lsl #10
    5210:	svclt	0x0000bdf0
    5214:	andeq	ip, r1, r0, asr #29
    5218:			; <UNDEFINED> instruction: 0x4605b538
    521c:	strmi	r2, [ip], -r8, lsr #32
    5220:	bl	ff4c3218 <fchmod@plt+0xff4c15dc>
    5224:	bmi	3f182c <fchmod@plt+0x3efbf0>
    5228:	stmib	r0, {r8, r9, sp}^
    522c:	ldrbtmi	r5, [sl], #-1029	; 0xfffffbfb
    5230:	ldmdavs	r1, {r0, r1, r7, sp, lr}
    5234:	stmdbvs	r9, {r1, r4, fp, sp, lr}^
    5238:	tstvs	r3, r3, asr #32
    523c:	sbcvs	r6, r3, r1
    5240:	movwcc	lr, #31168	; 0x79c0
    5244:	ldflts	f6, [r8, #-320]!	; 0xfffffec0
    5248:	andcs	r4, r5, #7168	; 0x1c00
    524c:	ldrbtmi	r4, [fp], #-2311	; 0xfffff6f9
    5250:	ldrbtmi	r4, [r9], #-2055	; 0xfffff7f9
    5254:	ldrbtmi	r6, [r8], #-2204	; 0xfffff764
    5258:	addsvs	r3, ip, r1, lsl #8
    525c:	bl	9c3254 <fchmod@plt+0x9c1618>
    5260:			; <UNDEFINED> instruction: 0xff3af7ff
    5264:	muleq	r1, r2, lr
    5268:	andeq	ip, r1, r2, ror lr
    526c:	ldrdeq	r9, [r0], -r6
    5270:	andeq	sl, r0, sl, asr r4
    5274:	svcmi	0x00f0e92d
    5278:	ldcmi	0, cr11, [sp, #-524]!	; 0xfffffdf4
    527c:	ldcmi	6, cr4, [sp], #-524	; 0xfffffdf4
    5280:	ldrbtmi	r4, [sp], #-1673	; 0xfffff977
    5284:	ldrmi	r9, [r0], ip, lsl #28
    5288:	stmdbpl	ip!, {r0, r1, r2, r3, r4, r9, sl, lr}
    528c:	streq	pc, [sl, #-262]	; 0xfffffefa
    5290:	beq	413d4 <fchmod@plt+0x3f798>
    5294:	strls	r6, [r1], #-2084	; 0xfffff7dc
    5298:	streq	pc, [r0], #-79	; 0xffffffb1
    529c:	adceq	r4, sp, r6, lsr ip
    52a0:			; <UNDEFINED> instruction: 0x4628447c
    52a4:	ldrdgt	pc, [r8], -r4
    52a8:	movweq	pc, #4364	; 0x110c	; <UNPREDICTABLE>
    52ac:	stcls	0, cr6, [sp], {163}	; 0xa3
    52b0:	bl	fe2c32a8 <fchmod@plt+0xfe2c166c>
    52b4:	eorsle	r2, sl, r0, lsl #16
    52b8:	mvnscc	pc, pc, asr #32
    52bc:			; <UNDEFINED> instruction: 0xf1002300
    52c0:	ldmdane	r2!, {r5, sl, fp}^
    52c4:	andlt	pc, r8, r0, asr #17
    52c8:	andls	pc, r4, r0, asr #17
    52cc:	andshi	pc, r0, r0, asr #17
    52d0:	bicvs	r6, r6, r7, asr #1
    52d4:	stmib	r0, {sl, ip, pc}^
    52d8:	cmnlt	r6, r5, lsl #6
    52dc:	tsteq	ip, r0, lsl #2	; <UNPREDICTABLE>
    52e0:	strls	r3, [r0], #-1028	; 0xfffffbfc
    52e4:			; <UNDEFINED> instruction: 0xf8543a01
    52e8:			; <UNDEFINED> instruction: 0xf8413c04
    52ec:	mrrcne	15, 0, r3, r3, cr4	; <UNPREDICTABLE>
    52f0:	stfccd	f5, [r8, #-984]!	; 0xfffffc28
    52f4:	blmi	8565ac <fchmod@plt+0x854970>
    52f8:			; <UNDEFINED> instruction: 0xf8cc2200
    52fc:	ldrbtmi	r2, [fp], #-0
    5300:	ldmdavs	ip, {r0, r1, r2, r3, r4, r9, fp, lr}
    5304:	ldmdavs	r9, {r1, r3, r4, r5, r6, sl, lr}
    5308:	stmdbvs	r4!, {r4, r7, r9, lr}^
    530c:	cmpvs	r8, r4
    5310:	ldmvs	sl, {r3, r4, ip, lr, pc}
    5314:	addsvs	r3, sl, r1, lsl #20
    5318:	blmi	597b88 <fchmod@plt+0x595f4c>
    531c:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    5320:	blls	5f390 <fchmod@plt+0x5d754>
    5324:	qaddle	r4, sl, fp
    5328:	pop	{r0, r1, ip, sp, pc}
    532c:	mrccs	15, 0, r8, cr4, cr0, {7}
    5330:			; <UNDEFINED> instruction: 0xf7fcd815
    5334:			; <UNDEFINED> instruction: 0xf8d0eb86
    5338:	ldmdami	r3, {sp, pc}
    533c:			; <UNDEFINED> instruction: 0xe7bb4478
    5340:	b	ff043338 <fchmod@plt+0xff0416fc>
    5344:	bl	1f4333c <fchmod@plt+0x1f41700>
    5348:	andcs	r4, r5, #16, 18	; 0x40000
    534c:			; <UNDEFINED> instruction: 0xf8c04479
    5350:	stmdami	pc, {sp, pc}	; <UNPREDICTABLE>
    5354:			; <UNDEFINED> instruction: 0xf7fc4478
    5358:			; <UNDEFINED> instruction: 0xf7ffeaaa
    535c:	stmdbmi	sp, {r0, r2, r3, r4, r5, r7, r9, sl, fp, ip, sp, lr, pc}
    5360:	stmdami	sp, {r0, r2, r9, sp}
    5364:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
    5368:	b	fe843360 <fchmod@plt+0xfe841724>
    536c:	mrc2	7, 5, pc, cr4, cr15, {7}
    5370:	andeq	ip, r1, sl, ror #22
    5374:	andeq	r0, r0, ip, lsr #3
    5378:	andeq	ip, r1, r0, lsr #28
    537c:	andeq	ip, r1, r2, asr #27
    5380:	andeq	ip, r1, r8, asr #27
    5384:	ldrdeq	ip, [r1], -r0
    5388:	muleq	r1, r0, sp
    538c:	ldrdeq	r9, [r0], -ip
    5390:	andeq	sl, r0, ip, asr r3
    5394:	andeq	r9, r0, r8, ror #17
    5398:	andeq	sl, r0, sl, asr #6
    539c:	movwcs	fp, #1036	; 0x40c
    53a0:	addlt	fp, r5, r0, lsr r5
    53a4:	ldrd	pc, [r8], #-143	; 0xffffff71
    53a8:			; <UNDEFINED> instruction: 0xf8dfac08
    53ac:	ldrmi	ip, [sl], -r8, asr #32
    53b0:			; <UNDEFINED> instruction: 0xf85444fe
    53b4:			; <UNDEFINED> instruction: 0xf85e5b04
    53b8:			; <UNDEFINED> instruction: 0xf8dcc00c
    53bc:			; <UNDEFINED> instruction: 0xf8cdc000
    53c0:			; <UNDEFINED> instruction: 0xf04fc00c
    53c4:	stmib	sp, {sl, fp}^
    53c8:	strls	r5, [r2], #-1024	; 0xfffffc00
    53cc:			; <UNDEFINED> instruction: 0xff52f7ff
    53d0:	blmi	217bfc <fchmod@plt+0x215fc0>
    53d4:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    53d8:	blls	df448 <fchmod@plt+0xdd80c>
    53dc:	qaddle	r4, sl, r4
    53e0:	pop	{r0, r2, ip, sp, pc}
    53e4:	andlt	r4, r2, r0, lsr r0
    53e8:			; <UNDEFINED> instruction: 0xf7fc4770
    53ec:	svclt	0x0000ea6c
    53f0:	andeq	ip, r1, ip, lsr sl
    53f4:	andeq	r0, r0, ip, lsr #3
    53f8:	andeq	ip, r1, r8, lsl sl
    53fc:	ldrsbtgt	pc, [ip], -pc	; <UNPREDICTABLE>
    5400:	ldrbtmi	fp, [ip], #1328	; 0x530
    5404:	addlt	r4, r5, lr, lsl #26
    5408:			; <UNDEFINED> instruction: 0xf85cac08
    540c:	stmdavs	sp!, {r0, r2, ip, lr}
    5410:			; <UNDEFINED> instruction: 0xf04f9503
    5414:			; <UNDEFINED> instruction: 0xf8540500
    5418:	stmib	sp, {r2, r8, r9, fp, ip, lr}^
    541c:	strls	r5, [r2], #-1024	; 0xfffffc00
    5420:			; <UNDEFINED> instruction: 0xff28f7ff
    5424:	blmi	197c48 <fchmod@plt+0x19600c>
    5428:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    542c:	blls	df49c <fchmod@plt+0xdd860>
    5430:	qaddle	r4, sl, r1
    5434:	ldclt	0, cr11, [r0, #-20]!	; 0xffffffec
    5438:	b	1143430 <fchmod@plt+0x11417f4>
    543c:	andeq	ip, r1, sl, ror #19
    5440:	andeq	r0, r0, ip, lsr #3
    5444:	andeq	ip, r1, r4, asr #19
    5448:	stmdavs	r0, {r3, r4, r8, ip, sp, pc}
    544c:	svclt	0x00183800
    5450:	ldrbmi	r2, [r0, -r1]!
    5454:	ldrlt	fp, [r0, #-1038]	; 0xfffffbf2
    5458:	ldcmi	0, cr11, [r5], {135}	; 0x87
    545c:	blmi	56fc88 <fchmod@plt+0x56e04c>
    5460:			; <UNDEFINED> instruction: 0xf852447c
    5464:	stmiapl	r3!, {r2, r8, r9, fp, ip}^
    5468:	movwls	r6, #22555	; 0x581b
    546c:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    5470:	stmib	sp, {r8, r9, sp}^
    5474:	stmib	sp, {r0, r8, r9, sp}^
    5478:	cmplt	r0, r3, lsl #6
    547c:	subvs	r4, r3, r4, lsl #12
    5480:	stmdage	r2, {r0, r8, r9, sp}
    5484:			; <UNDEFINED> instruction: 0xf0036023
    5488:	blls	144cec <fchmod@plt+0x1430b0>
    548c:	bmi	29d720 <fchmod@plt+0x29bae4>
    5490:	ldrbtmi	r4, [sl], #-2824	; 0xfffff4f8
    5494:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    5498:	subsmi	r9, sl, r5, lsl #22
    549c:			; <UNDEFINED> instruction: 0xf04fd106
    54a0:	strdlt	r3, [r7], -pc	; <UNPREDICTABLE>
    54a4:			; <UNDEFINED> instruction: 0x4010e8bd
    54a8:	ldrbmi	fp, [r0, -r3]!
    54ac:	b	2c34a4 <fchmod@plt+0x2c1868>
    54b0:	andeq	ip, r1, ip, lsl #19
    54b4:	andeq	r0, r0, ip, lsr #3
    54b8:	andeq	ip, r1, sl, asr r9
    54bc:	ldrlt	fp, [r0, #-1038]	; 0xfffffbf2
    54c0:	ldcmi	0, cr11, [r5], {135}	; 0x87
    54c4:	blmi	56fcf0 <fchmod@plt+0x56e0b4>
    54c8:			; <UNDEFINED> instruction: 0xf852447c
    54cc:	stmiapl	r3!, {r2, r8, r9, fp, ip}^
    54d0:	movwls	r6, #22555	; 0x581b
    54d4:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    54d8:	stmib	sp, {r8, r9, sp}^
    54dc:	stmib	sp, {r0, r8, r9, sp}^
    54e0:	cmplt	r0, r3, lsl #6
    54e4:	subvs	r4, r3, r4, lsl #12
    54e8:	stmdage	r2, {r1, r8, r9, sp}
    54ec:			; <UNDEFINED> instruction: 0xf0036023
    54f0:	blls	144c84 <fchmod@plt+0x143048>
    54f4:	bmi	29d788 <fchmod@plt+0x29bb4c>
    54f8:	ldrbtmi	r4, [sl], #-2824	; 0xfffff4f8
    54fc:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    5500:	subsmi	r9, sl, r5, lsl #22
    5504:			; <UNDEFINED> instruction: 0xf04fd106
    5508:	strdlt	r3, [r7], -pc	; <UNPREDICTABLE>
    550c:			; <UNDEFINED> instruction: 0x4010e8bd
    5510:	ldrbmi	fp, [r0, -r3]!
    5514:	ldmib	r6, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    5518:	andeq	ip, r1, r4, lsr #18
    551c:	andeq	r0, r0, ip, lsr #3
    5520:	strdeq	ip, [r1], -r2
    5524:	bmi	832564 <fchmod@plt+0x830928>
    5528:	ldrbtmi	r4, [sl], #-2848	; 0xfffff4e0
    552c:	strdlt	fp, [r8], r0
    5530:			; <UNDEFINED> instruction: 0x460458d3
    5534:	ldmdavs	fp, {r0, r2, r3, r9, sl, fp, sp, pc}
    5538:			; <UNDEFINED> instruction: 0xf04f9307
    553c:			; <UNDEFINED> instruction: 0xf7fc0300
    5540:			; <UNDEFINED> instruction: 0xf856ea80
    5544:	tstls	r1, r4, lsl #22
    5548:	ldrtmi	r6, [r8], -r7, lsl #16
    554c:	b	1243544 <fchmod@plt+0x1241908>
    5550:	strmi	r9, [r2], -r1, lsl #18
    5554:	ldrbtmi	r4, [r8], #-2070	; 0xfffff7ea
    5558:	blx	fe8c156c <fchmod@plt+0xfe8bf930>
    555c:	strls	r2, [r3], -r0, lsl #6
    5560:	movwcc	lr, #18893	; 0x49cd
    5564:	strmi	r9, [r5], -r6, lsl #6
    5568:	movwcs	fp, #8524	; 0x214c
    556c:	eorvs	r4, r3, r1, lsl #12
    5570:	ldrtmi	sl, [r2], -r4, lsl #16
    5574:			; <UNDEFINED> instruction: 0xf0036067
    5578:	blls	1c4bfc <fchmod@plt+0x1c2fc0>
    557c:	strtmi	r6, [r8], -r3, lsr #1
    5580:	stmdb	lr, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    5584:	blmi	257db8 <fchmod@plt+0x25617c>
    5588:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    558c:	blls	1df5fc <fchmod@plt+0x1dd9c0>
    5590:	qaddle	r4, sl, r6
    5594:	rscscc	pc, pc, pc, asr #32
    5598:	pop	{r3, ip, sp, pc}
    559c:	strdlt	r4, [r3], -r0
    55a0:			; <UNDEFINED> instruction: 0xf7fc4770
    55a4:	svclt	0x0000e990
    55a8:	andeq	ip, r1, r2, asr #17
    55ac:	andeq	r0, r0, ip, lsr #3
    55b0:	andeq	r9, r0, r2, asr #14
    55b4:	andeq	ip, r1, r4, ror #16
    55b8:			; <UNDEFINED> instruction: 0xf8dfb40e
    55bc:	ldrlt	ip, [r0, #-100]	; 0xffffff9c
    55c0:	bge	1f17dc <fchmod@plt+0x1efba0>
    55c4:	ldrbtmi	r4, [ip], #2839	; 0xb17
    55c8:			; <UNDEFINED> instruction: 0xf8524604
    55cc:	stmdage	r2, {r2, r8, r9, fp, ip}
    55d0:	andcc	pc, r3, ip, asr r8	; <UNPREDICTABLE>
    55d4:	movwls	r6, #14363	; 0x381b
    55d8:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    55dc:			; <UNDEFINED> instruction: 0xf0009201
    55e0:	stmdavs	r3!, {r0, r2, r3, r4, r5, r6, r7, fp, ip, sp, lr, pc}
    55e4:	blcs	5f874 <fchmod@plt+0x5dc38>
    55e8:	tstle	r3, r2, lsl #18
    55ec:	ldrbtmi	r4, [r8], #-2062	; 0xfffff7f2
    55f0:			; <UNDEFINED> instruction: 0xf942f003
    55f4:			; <UNDEFINED> instruction: 0xf7fc9802
    55f8:	bmi	33fa50 <fchmod@plt+0x33de14>
    55fc:	ldrbtmi	r4, [sl], #-2825	; 0xfffff4f7
    5600:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    5604:	subsmi	r9, sl, r3, lsl #22
    5608:	andlt	sp, r5, r8, lsl #2
    560c:			; <UNDEFINED> instruction: 0x4010e8bd
    5610:	ldrbmi	fp, [r0, -r3]!
    5614:	ldrbtmi	r4, [r8], #-2054	; 0xfffff7fa
    5618:	stc2l	7, cr15, [r0, #-1020]	; 0xfffffc04
    561c:	ldmdb	r2, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    5620:	andeq	ip, r1, r6, lsr #16
    5624:	andeq	r0, r0, ip, lsr #3
    5628:	andeq	r9, r0, lr, lsl #12
    562c:	andeq	ip, r1, lr, ror #15
    5630:	andeq	r9, r0, r6, ror #11
    5634:	movwcs	r6, #2186	; 0x88a
    5638:	stmdavs	ip, {r4, sl, ip, sp, pc}
    563c:	andvs	r6, fp, r4
    5640:	blmi	1437bc <fchmod@plt+0x141b80>
    5644:	addvs	r6, fp, r2, lsl #1
    5648:	svclt	0x00004770
    564c:	strcs	fp, [r0, #-1336]	; 0xfffffac8
    5650:	stmib	r0, {r2, r9, sl, lr}^
    5654:	stmvs	r0, {r8, sl, ip, lr}
    5658:	stmia	r2!, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    565c:	ldclt	0, cr6, [r8, #-660]!	; 0xfffffd6c
    5660:	mvnsmi	lr, #737280	; 0xb4000
    5664:	tstlt	r2, #22020096	; 0x1500000
    5668:	strmi	r4, [r9], r0, lsl #13
    566c:	strmi	r2, [pc], -r0, lsl #12
    5670:	ldrtmi	r4, [r9], -sl, lsr #12
    5674:			; <UNDEFINED> instruction: 0xf7fc4640
    5678:	mcrrne	8, 12, lr, r3, cr0
    567c:	andle	r4, r9, r4, lsl #12
    5680:	bne	b71b08 <fchmod@plt+0xb6fecc>
    5684:	bl	2566a4 <fchmod@plt+0x254a68>
    5688:	mvnsle	r0, r6, lsl #14
    568c:			; <UNDEFINED> instruction: 0x46204634
    5690:	mvnshi	lr, #12386304	; 0xbd0000
    5694:	ldmib	r4, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    5698:	blcs	2df6ac <fchmod@plt+0x2dda70>
    569c:	blcs	135304 <fchmod@plt+0x1336c8>
    56a0:	cdpcs	0, 0, cr13, cr0, cr6, {7}
    56a4:	rsbsmi	sp, r4, #243	; 0xf3
    56a8:	pop	{r5, r9, sl, lr}
    56ac:			; <UNDEFINED> instruction: 0x461483f8
    56b0:	svclt	0x0000e7ed
    56b4:	mvnsmi	lr, #737280	; 0xb4000
    56b8:	tstlt	r2, #22020096	; 0x1500000
    56bc:	strmi	r4, [r9], r0, lsl #13
    56c0:	strmi	r2, [pc], -r0, lsl #12
    56c4:	ldrtmi	r4, [r9], -sl, lsr #12
    56c8:			; <UNDEFINED> instruction: 0xf7fc4640
    56cc:	mcrrne	9, 14, lr, r3, cr14	; <UNPREDICTABLE>
    56d0:	andle	r4, r9, r4, lsl #12
    56d4:	bne	b71b5c <fchmod@plt+0xb6ff20>
    56d8:	bl	2566f8 <fchmod@plt+0x254abc>
    56dc:	mvnsle	r0, r6, lsl #14
    56e0:			; <UNDEFINED> instruction: 0x46204634
    56e4:	mvnshi	lr, #12386304	; 0xbd0000
    56e8:	stmib	sl!, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    56ec:	blcs	2df700 <fchmod@plt+0x2ddac4>
    56f0:	blcs	135358 <fchmod@plt+0x13371c>
    56f4:	cdpcs	0, 0, cr13, cr0, cr6, {7}
    56f8:	rsbsmi	sp, r4, #243	; 0xf3
    56fc:	pop	{r5, r9, sl, lr}
    5700:			; <UNDEFINED> instruction: 0x461483f8
    5704:	svclt	0x0000e7ed
    5708:			; <UNDEFINED> instruction: 0xf7fcb508
    570c:	eorcs	lr, r6, #2523136	; 0x268000
    5710:			; <UNDEFINED> instruction: 0xf04f4603
    5714:	ldrshvs	r3, [sl], -pc	; <UNPREDICTABLE>
    5718:	svclt	0x0000bd08
    571c:			; <UNDEFINED> instruction: 0x4604b510
    5720:	ldrbtmi	r4, [r8], #-2058	; 0xfffff7f6
    5724:	stmdb	r4, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    5728:	stmdbmi	r9, {r3, r6, r8, ip, sp, pc}
    572c:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
    5730:	b	c43728 <fchmod@plt+0xc41aec>
    5734:	pop	{r5, r9, sl, lr}
    5738:			; <UNDEFINED> instruction: 0xf7fc4010
    573c:	stmdbmi	r5, {r0, r1, r2, r3, r5, r6, r7, fp, ip, sp, pc}
    5740:	ldrbtmi	r2, [r9], #-6
    5744:	stmib	r2!, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    5748:	svclt	0x0000e7ef
    574c:	andeq	r9, r0, lr, ror r5
    5750:	andeq	r9, r0, lr, lsl #11
    5754:	andeq	r8, r0, r2, asr r2
    5758:	andcs	fp, r5, #8, 10	; 0x2000000
    575c:			; <UNDEFINED> instruction: 0x4c084b07
    5760:	stmdbmi	r8, {r0, r1, r3, r4, r5, r6, sl, lr}
    5764:	ldmdbpl	ip, {r3, fp, lr}
    5768:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
    576c:	movwcc	r6, #6179	; 0x1823
    5770:			; <UNDEFINED> instruction: 0xf7fc6023
    5774:			; <UNDEFINED> instruction: 0xf7ffe89c
    5778:	svclt	0x0000fcaf
    577c:	andeq	ip, r1, ip, lsl #13
    5780:	andeq	r0, r0, ip, lsl #4
    5784:	andeq	r9, r0, r0, ror r5
    5788:	andeq	r9, r0, r6, asr #30
    578c:			; <UNDEFINED> instruction: 0xf7fcb508
    5790:	tstlt	r0, ip, lsl r9
    5794:			; <UNDEFINED> instruction: 0xf7ffbd08
    5798:	svclt	0x0000ffdf
    579c:			; <UNDEFINED> instruction: 0xf7fcb508
    57a0:	tstlt	r0, r0, lsl #16
    57a4:			; <UNDEFINED> instruction: 0xf7ffbd08
    57a8:	svclt	0x0000ffd7
    57ac:			; <UNDEFINED> instruction: 0xf7fcb508
    57b0:	smlatblt	r0, sl, r8, lr
    57b4:			; <UNDEFINED> instruction: 0xf7ffbd08
    57b8:	svclt	0x0000ffcf
    57bc:			; <UNDEFINED> instruction: 0xf7fcb508
    57c0:	tstlt	r0, ip, ror r8
    57c4:			; <UNDEFINED> instruction: 0xf7ffbd08
    57c8:	svclt	0x0000ffc7
    57cc:			; <UNDEFINED> instruction: 0xf7fcb508
    57d0:	tstlt	r0, sl, lsr r8
    57d4:			; <UNDEFINED> instruction: 0xf7ffbd08
    57d8:	svclt	0x0000ffbf
    57dc:			; <UNDEFINED> instruction: 0x460a4613
    57e0:	tstcs	r1, r0, lsl r5
    57e4:	ldmdb	lr!, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    57e8:	ldrbtmi	r4, [ip], #-3081	; 0xfffff3f7
    57ec:	blle	f7f4 <fchmod@plt+0xdbb8>
    57f0:	blmi	234c38 <fchmod@plt+0x232ffc>
    57f4:	stmdbmi	r8, {r0, r2, r9, sp}
    57f8:	stmiapl	r4!, {r3, fp, lr}^
    57fc:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
    5800:	movwcc	r6, #6179	; 0x1823
    5804:			; <UNDEFINED> instruction: 0xf7fc6023
    5808:			; <UNDEFINED> instruction: 0xf7ffe852
    580c:	svclt	0x0000fc65
    5810:	andeq	ip, r1, r2, lsl #12
    5814:	andeq	r0, r0, ip, lsl #4
    5818:	ldrdeq	r9, [r0], -ip
    581c:			; <UNDEFINED> instruction: 0x00009eb2
    5820:	stmdbmi	pc, {r1, r2, r3, sl, ip, sp, pc}	; <UNPREDICTABLE>
    5824:	addlt	fp, r2, r0, lsl #10
    5828:	bge	d8468 <fchmod@plt+0xd682c>
    582c:	stmiapl	fp, {r0, r3, r4, r5, r6, sl, lr}^
    5830:	blne	143980 <fchmod@plt+0x141d44>
    5834:	movwls	r6, #6171	; 0x181b
    5838:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    583c:			; <UNDEFINED> instruction: 0xf7ff9200
    5840:	bmi	28577c <fchmod@plt+0x283b40>
    5844:	ldrbtmi	r4, [sl], #-2823	; 0xfffff4f9
    5848:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    584c:	subsmi	r9, sl, r1, lsl #22
    5850:	andlt	sp, r2, r4, lsl #2
    5854:	bl	1439d0 <fchmod@plt+0x141d94>
    5858:	ldrbmi	fp, [r0, -r3]!
    585c:	ldmda	r2!, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    5860:	andeq	ip, r1, r0, asr #11
    5864:	andeq	r0, r0, ip, lsr #3
    5868:	andeq	ip, r1, r6, lsr #11
    586c:			; <UNDEFINED> instruction: 0x4604b538
    5870:	stmda	lr, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    5874:	ldrbtmi	r4, [sp], #-3337	; 0xfffff2f7
    5878:	blle	f880 <fchmod@plt+0xdc44>
    587c:	blmi	234d64 <fchmod@plt+0x233128>
    5880:	stmdbmi	r8, {r0, r2, r9, sp}
    5884:	stmiapl	sp!, {r3, fp, lr}^
    5888:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
    588c:	movwcc	r6, #6187	; 0x182b
    5890:			; <UNDEFINED> instruction: 0xf7fc602b
    5894:	strtmi	lr, [r1], -ip, lsl #16
    5898:	ldc2	7, cr15, [lr], {255}	; 0xff
    589c:	andeq	ip, r1, r6, ror r5
    58a0:	andeq	r0, r0, ip, lsl #4
    58a4:	andeq	r9, r0, ip, ror #8
    58a8:	andeq	r9, r0, r6, lsr #28
    58ac:			; <UNDEFINED> instruction: 0x460cb570
    58b0:	addlt	r4, r4, r2, lsr #18
    58b4:	strmi	r4, [r6], -r2, lsr #20
    58b8:	blmi	896aa4 <fchmod@plt+0x894e68>
    58bc:	stmpl	sl, {r1, r5, r8, sl, fp, lr}
    58c0:	ldrbtmi	r4, [sp], #-1147	; 0xfffffb85
    58c4:	andls	r6, r3, #1179648	; 0x120000
    58c8:	andeq	pc, r0, #79	; 0x4f
    58cc:	muleq	r7, r3, r8
    58d0:	stm	r3, {r0, r1, r3, r5, r6, r9, sl, lr}
    58d4:	ldrtmi	r0, [r0], -r7
    58d8:			; <UNDEFINED> instruction: 0xf7fc4621
    58dc:	adcmi	lr, r0, #917504	; 0xe0000
    58e0:	blmi	6b9964 <fchmod@plt+0x6b7d28>
    58e4:	stmiapl	sl!, {r1, sl, fp, sp}^
    58e8:			; <UNDEFINED> instruction: 0xf1036813
    58ec:	andsvs	r0, r3, r1, lsl #6
    58f0:	andeq	pc, r5, #79	; 0x4f
    58f4:	ldmdbmi	r6, {r2, r3, sl, fp, ip, lr, pc}
    58f8:	ldrbtmi	r4, [r9], #-2070	; 0xfffff7ea
    58fc:			; <UNDEFINED> instruction: 0xf7fb4478
    5900:	blge	141860 <fchmod@plt+0x13fc24>
    5904:	streq	lr, [r4], #2819	; 0xb03
    5908:	ldcne	8, cr15, [r0], {84}	; 0x54
    590c:	blx	ff943912 <fchmod@plt+0xff941cd6>
    5910:	ldmdami	r2, {r0, r4, r8, fp, lr}
    5914:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
    5918:	svc	0x00c8f7fb
    591c:			; <UNDEFINED> instruction: 0xf7ff4621
    5920:	bmi	404894 <fchmod@plt+0x402c58>
    5924:	ldrbtmi	r4, [sl], #-2822	; 0xfffff4fa
    5928:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    592c:	subsmi	r9, sl, r3, lsl #22
    5930:	andlt	sp, r4, r1, lsl #2
    5934:			; <UNDEFINED> instruction: 0xf7fbbd70
    5938:	svclt	0x0000efc6
    593c:	andeq	ip, r1, r4, lsr r5
    5940:	andeq	r0, r0, ip, lsr #3
    5944:	andeq	ip, r1, r0, asr r7
    5948:	andeq	ip, r1, sl, lsr #10
    594c:	andeq	r0, r0, ip, lsl #4
    5950:	andeq	r9, r0, r2, lsl r4
    5954:			; <UNDEFINED> instruction: 0x00009db4
    5958:	andeq	r9, r0, r0, ror #7
    595c:	muleq	r0, sl, sp
    5960:	andeq	ip, r1, r6, asr #9
    5964:			; <UNDEFINED> instruction: 0xf7fcb510
    5968:	blmi	27fc70 <fchmod@plt+0x27e034>
    596c:	stmdblt	r0, {r0, r1, r3, r4, r5, r6, sl, lr}
    5970:	stcmi	13, cr11, [r8], {16}
    5974:	stmdbmi	r8, {r0, r2, r9, sp}
    5978:	ldmdbpl	ip, {r3, fp, lr}
    597c:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
    5980:	movwcc	r6, #6179	; 0x1823
    5984:			; <UNDEFINED> instruction: 0xf7fb6023
    5988:			; <UNDEFINED> instruction: 0xf7ffef92
    598c:	svclt	0x0000fba5
    5990:	andeq	ip, r1, r0, lsl #9
    5994:	andeq	r0, r0, ip, lsl #4
    5998:	andeq	r9, r0, r8, lsr #7
    599c:	andeq	r9, r0, r2, lsr sp
    59a0:			; <UNDEFINED> instruction: 0x4604b538
    59a4:			; <UNDEFINED> instruction: 0xf7fb460d
    59a8:	strtmi	lr, [r0], -lr, lsr #30
    59ac:	svc	0x0044f7fb
    59b0:			; <UNDEFINED> instruction: 0xf7fcb120
    59b4:	stmdavs	r3, {r1, r2, r6, fp, sp, lr, pc}
    59b8:	tstle	r0, r0, lsr #22
    59bc:	stmdbmi	r5, {r3, r4, r5, r8, sl, fp, ip, sp, pc}
    59c0:	stmdami	r5, {r0, r2, r9, sp}
    59c4:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
    59c8:	svc	0x0070f7fb
    59cc:			; <UNDEFINED> instruction: 0xf7ff4629
    59d0:	svclt	0x0000fb83
    59d4:	andeq	r9, r0, r8, ror r3
    59d8:	andeq	r9, r0, sl, ror #25
    59dc:			; <UNDEFINED> instruction: 0x460db538
    59e0:	strmi	r2, [r4], -r1, lsl #2
    59e4:	stm	ip, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    59e8:	andle	r1, r8, r3, asr #24
    59ec:	andeq	pc, r1, #64	; 0x40
    59f0:	strtmi	r2, [r0], -r2, lsl #2
    59f4:	stm	r4, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    59f8:	andle	r3, sl, r1
    59fc:	stmdbmi	sl, {r3, r4, r5, r8, sl, fp, ip, sp, pc}
    5a00:	stmdami	sl, {r0, r2, r9, sp}
    5a04:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
    5a08:	svc	0x0050f7fb
    5a0c:			; <UNDEFINED> instruction: 0xf7ff4629
    5a10:	stmdbmi	r7, {r0, r1, r5, r6, r8, r9, fp, ip, sp, lr, pc}
    5a14:	stmdami	r7, {r0, r2, r9, sp}
    5a18:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
    5a1c:	svc	0x0046f7fb
    5a20:			; <UNDEFINED> instruction: 0xf7ff4629
    5a24:	svclt	0x0000fb59
    5a28:	andeq	r9, r0, r0, asr r3
    5a2c:	andeq	r9, r0, sl, lsr #25
    5a30:	andeq	r9, r0, ip, ror #6
    5a34:	muleq	r0, r6, ip
    5a38:			; <UNDEFINED> instruction: 0x4604b570
    5a3c:	addlt	r4, r2, pc, lsl sp
    5a40:	ldrbtmi	r4, [sp], #-2079	; 0xfffff7e1
    5a44:	stmdavc	sl!, {r3, r4, r5, r6, sl, lr}
    5a48:	ldcmi	3, cr11, [lr, #-72]	; 0xffffffb8
    5a4c:	ldmib	r5, {r0, r2, r3, r4, r5, r6, sl, lr}^
    5a50:	bne	ff452268 <fchmod@plt+0xff45062c>
    5a54:	blle	a964e0 <fchmod@plt+0xa948a4>
    5a58:	strtmi	r4, [r3], #-2331	; 0xfffff6e5
    5a5c:	stmiavs	r8, {r0, r3, r4, r5, r6, sl, lr}^
    5a60:	svclt	0x00024283
    5a64:	mlami	ip, r1, r8, pc	; <UNPREDICTABLE>
    5a68:	streq	pc, [r2], #-68	; 0xffffffbc
    5a6c:	eormi	pc, ip, r1, lsl #17
    5a70:	ldrbtmi	r4, [r9], #-2326	; 0xfffff6ea
    5a74:	strtmi	r6, [r3], #-2508	; 0xfffff634
    5a78:	movweq	lr, #18979	; 0x4a23
    5a7c:	svclt	0x00964293
    5a80:	tstvs	sl, fp, lsl #2
    5a84:	blmi	4972f4 <fchmod@plt+0x4956b8>
    5a88:	sbcsvs	r4, sl, fp, ror r4
    5a8c:	ldcllt	0, cr11, [r0, #-8]!
    5a90:			; <UNDEFINED> instruction: 0x46114e10
    5a94:	stmibpl	r6, {r4, r8, r9, fp, lr}
    5a98:	stcne	8, cr5, [r8, #-780]!	; 0xfffffcf4
    5a9c:			; <UNDEFINED> instruction: 0xf7fb9600
    5aa0:	andcs	lr, r1, #30, 30	; 0x78
    5aa4:	movwpl	pc, #1103	; 0x44f	; <UNPREDICTABLE>
    5aa8:	rsbvs	r7, fp, sl, lsr #32
    5aac:	stcne	7, cr14, [r8, #-820]!	; 0xfffffccc
    5ab0:			; <UNDEFINED> instruction: 0xf7fb4621
    5ab4:	ldmib	r5, {r1, r2, r3, r5, r6, r7, r9, sl, fp, sp, lr, pc}^
    5ab8:	strb	r3, [sp, r4, lsl #4]
    5abc:	strdeq	sp, [r1], -lr
    5ac0:	andeq	ip, r1, r8, lsr #7
    5ac4:	strdeq	sp, [r1], -r4
    5ac8:	andeq	sp, r1, r4, ror #13
    5acc:	andeq	sp, r1, lr, asr #13
    5ad0:			; <UNDEFINED> instruction: 0x0001d6b8
    5ad4:	andeq	r0, r0, r8, lsr #3
    5ad8:	ldrdeq	r0, [r0], -r8
    5adc:			; <UNDEFINED> instruction: 0x4605b570
    5ae0:	addlt	r4, r2, r7, lsr #24
    5ae4:	ldrbtmi	r4, [ip], #-2087	; 0xfffff7d9
    5ae8:	stmdavc	r2!, {r3, r4, r5, r6, sl, lr}
    5aec:	eorsle	r2, r3, r0, lsl #20
    5af0:	cfmadda32mi	mvax1, mvax4, mvfx5, mvfx8
    5af4:	svc	0x0098f7fb
    5af8:	cfstrdne	mvd4, [r1], {126}	; 0x7e
    5afc:	ldmib	r6, {r2, r9, sl, lr}^
    5b00:	stmdane	r3, {r2, r9}^
    5b04:	teqle	r6, #-1610612727	; 0xa0000009
    5b08:	strtmi	r4, [r2], -r9, lsr #12
    5b0c:	mcr	7, 5, pc, cr8, cr11, {7}	; <UNPREDICTABLE>
    5b10:	andcs	r4, r0, lr, lsl sl
    5b14:	ldmdbvs	r1, {r1, r3, r4, r5, r6, sl, lr}
    5b18:	movwcc	r1, #6411	; 0x190b
    5b1c:	strpl	r6, [r8, #-275]	; 0xfffffeed
    5b20:	movweq	lr, #14802	; 0x39d2
    5b24:	svclt	0x00024283
    5b28:	mlane	ip, r2, r8, pc	; <UNPREDICTABLE>
    5b2c:	tsteq	r2, r1, asr #32	; <UNPREDICTABLE>
    5b30:	eorne	pc, ip, r2, lsl #17
    5b34:	ldrbtmi	r4, [sl], #-2582	; 0xfffff5ea
    5b38:	ldmdbvs	r1, {r2, r4, r6, r7, r8, fp, sp, lr}^
    5b3c:	b	8d6bd0 <fchmod@plt+0x8d4f94>
    5b40:	tstvs	r3, r4, lsl #6
    5b44:	svclt	0x0088428b
    5b48:	bmi	49df94 <fchmod@plt+0x49c358>
    5b4c:	strmi	fp, [fp], -r8, lsl #31
    5b50:	sbcsvs	r4, r3, sl, ror r4
    5b54:	ldcllt	0, cr11, [r0, #-8]!
    5b58:	ldrmi	r4, [r1], -pc, lsl #28
    5b5c:	stmibpl	r6, {r0, r1, r2, r3, r8, r9, fp, lr}
    5b60:	stcne	8, cr5, [r0, #-780]!	; 0xfffffcf4
    5b64:			; <UNDEFINED> instruction: 0xf7fb9600
    5b68:	andcs	lr, r1, #2976	; 0xba0
    5b6c:	movwpl	pc, #1103	; 0x44f	; <UNPREDICTABLE>
    5b70:	rsbvs	r7, r3, r2, lsr #32
    5b74:	ldcne	7, cr14, [r0, #-752]!	; 0xfffffd10
    5b78:	mcr	7, 4, pc, cr10, cr11, {7}	; <UNPREDICTABLE>
    5b7c:			; <UNDEFINED> instruction: 0xe7c36930
    5b80:	andeq	sp, r1, sl, asr r6
    5b84:	andeq	ip, r1, r4, lsl #6
    5b88:	andeq	sp, r1, r8, asr #12
    5b8c:	andeq	sp, r1, ip, lsr #12
    5b90:	andeq	sp, r1, sl, lsl #12
    5b94:	strdeq	sp, [r1], -r0
    5b98:	andeq	r0, r0, r8, lsr #3
    5b9c:	ldrdeq	r0, [r0], -r8
    5ba0:			; <UNDEFINED> instruction: 0x4605b5f0
    5ba4:	addlt	r4, r3, r5, lsr #28
    5ba8:	strmi	r4, [ip], -r5, lsr #16
    5bac:	ldrbtmi	r4, [r8], #-1150	; 0xfffffb82
    5bb0:	cmnlt	sl, #3276800	; 0x320000
    5bb4:	stclne	14, cr4, [r1], #-140	; 0xffffff74
    5bb8:	ldmib	r6, {r1, r2, r3, r4, r5, r6, sl, lr}^
    5bbc:	stmdane	r3, {r2, r9}^
    5bc0:	teqle	r6, #-1610612727	; 0xa0000009
    5bc4:	strtmi	r4, [r2], -r9, lsr #12
    5bc8:	mcr	7, 2, pc, cr10, cr11, {7}	; <UNPREDICTABLE>
    5bcc:	andcs	r4, r0, lr, lsl sl
    5bd0:	ldmdbvs	r1, {r1, r3, r4, r5, r6, sl, lr}
    5bd4:	movwcc	r1, #6411	; 0x190b
    5bd8:	strpl	r6, [r8, #-275]	; 0xfffffeed
    5bdc:	movweq	lr, #14802	; 0x39d2
    5be0:	svclt	0x00024283
    5be4:	mlane	ip, r2, r8, pc	; <UNPREDICTABLE>
    5be8:	tsteq	r2, r1, asr #32	; <UNPREDICTABLE>
    5bec:	eorne	pc, ip, r2, lsl #17
    5bf0:	ldrbtmi	r4, [sl], #-2582	; 0xfffff5ea
    5bf4:	ldmdbvs	r1, {r2, r4, r6, r7, r8, fp, sp, lr}^
    5bf8:	b	8d6c8c <fchmod@plt+0x8d5050>
    5bfc:	tstvs	r3, r4, lsl #6
    5c00:	svclt	0x0088428b
    5c04:	bmi	49e050 <fchmod@plt+0x49c414>
    5c08:	strmi	fp, [fp], -r8, lsl #31
    5c0c:	sbcsvs	r4, r3, sl, ror r4
    5c10:	ldcllt	0, cr11, [r0, #12]!
    5c14:	ldrmi	r4, [r1], -pc, lsl #30
    5c18:	stmibpl	r7, {r0, r1, r2, r3, r8, r9, fp, lr}^
    5c1c:	ldcne	8, cr5, [r0, #-780]!	; 0xfffffcf4
    5c20:			; <UNDEFINED> instruction: 0xf7fb9700
    5c24:	andcs	lr, r1, #92, 28	; 0x5c0
    5c28:	movwpl	pc, #1103	; 0x44f	; <UNPREDICTABLE>
    5c2c:	rsbsvs	r7, r3, r2, lsr r0
    5c30:	ldcne	7, cr14, [r0, #-768]!	; 0xfffffd00
    5c34:	mcr	7, 1, pc, cr12, cr11, {7}	; <UNPREDICTABLE>
    5c38:			; <UNDEFINED> instruction: 0xe7c36930
    5c3c:	muleq	r1, r4, r5
    5c40:	andeq	ip, r1, lr, lsr r2
    5c44:	andeq	sp, r1, r8, lsl #11
    5c48:	andeq	sp, r1, r0, ror r5
    5c4c:	andeq	sp, r1, lr, asr #10
    5c50:	andeq	sp, r1, r4, lsr r5
    5c54:	andeq	r0, r0, r8, lsr #3
    5c58:	ldrdeq	r0, [r0], -r8
    5c5c:	cfstr32mi	mvfx11, [r6], {16}
    5c60:	stmdavc	r3!, {r2, r3, r4, r5, r6, sl, lr}
    5c64:	vldrlt.16	s22, [r0, #-6]	; <UNPREDICTABLE>
    5c68:	tstcs	r0, r0, lsr #26
    5c6c:	mrc	7, 1, APSR_nzcv, cr0, cr11, {7}
    5c70:	eorvc	r2, r3, r0, lsl #6
    5c74:	svclt	0x0000bd10
    5c78:	andeq	sp, r1, r0, ror #9
    5c7c:	strmi	fp, [sp], -ip, lsl #8
    5c80:	addlt	fp, r5, r0, lsl #10
    5c84:	ldrdgt	pc, [r0], #-143	; 0xffffff71
    5c88:	ldmdbmi	r0, {r1, r2, r8, r9, fp, sp, pc}
    5c8c:	ldrbtmi	r4, [ip], #1540	; 0x604
    5c90:	blcs	143de4 <fchmod@plt+0x1421a8>
    5c94:			; <UNDEFINED> instruction: 0xf85ca801
    5c98:	stmdavs	r9, {r0, ip}
    5c9c:			; <UNDEFINED> instruction: 0xf04f9103
    5ca0:	ldrmi	r0, [r1], -r0, lsl #2
    5ca4:	movwls	r4, #9754	; 0x261a
    5ca8:	movwls	r2, #4864	; 0x1300
    5cac:	ldc2	7, cr15, [r6, #1020]	; 0x3fc
    5cb0:	stmdami	r8, {r0, r1, r2, r8, fp, lr}
    5cb4:	ldrbtmi	r2, [r9], #-517	; 0xfffffdfb
    5cb8:			; <UNDEFINED> instruction: 0xf7fb4478
    5cbc:	blls	814a4 <fchmod@plt+0x7f868>
    5cc0:	strtmi	r4, [r1], -sl, lsr #12
    5cc4:			; <UNDEFINED> instruction: 0xf9eaf7ff
    5cc8:	andeq	ip, r1, lr, asr r1
    5ccc:	andeq	r0, r0, ip, lsr #3
    5cd0:	strdeq	r9, [r0], -sl
    5cd4:	strdeq	r9, [r0], -r8
    5cd8:			; <UNDEFINED> instruction: 0x4604b510
    5cdc:	stmdacs	lr!, {r6, r7, sl, fp, ip, sp, lr}
    5ce0:	ldrcc	sp, [r3], #-16
    5ce4:	teqcs	r8, r0, ror #2
    5ce8:	stc2	7, cr15, [r4, #-1016]!	; 0xfffffc08
    5cec:	stmdavc	r3!, {r5, r8, fp, ip, sp, pc}
    5cf0:	svclt	0x00182b5f
    5cf4:	tstle	r5, sp, lsr #22
    5cf8:	svceq	0x0001f814
    5cfc:	mvnsle	r2, r0, lsl #16
    5d00:	ldclt	0, cr2, [r0, #-4]
    5d04:	ldclt	0, cr2, [r0, #-0]
    5d08:	svcmi	0x00f0e92d
    5d0c:	stc	6, cr4, [sp, #-552]!	; 0xfffffdd8
    5d10:	bmi	fe228920 <fchmod@plt+0xfe226ce4>
    5d14:	ldrbtmi	r4, [sl], #-2952	; 0xfffff478
    5d18:	vqdmlal.s32	q2, d29, d8
    5d1c:	mcr	13, 0, r4, cr8, cr4, {0}
    5d20:	ldmpl	r3, {r4, r9, fp}^
    5d24:	ldmdavs	fp, {r0, r3, r4, r5, r6, sl, lr}
    5d28:	strcc	pc, [ip], #-2253	; 0xfffff733
    5d2c:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    5d30:	svc	0x001cf7fb
    5d34:			; <UNDEFINED> instruction: 0xf0002800
    5d38:	movwcs	r8, #187	; 0xbb
    5d3c:	strmi	sl, [r0], r3, lsl #26
    5d40:	movwls	r4, #5785	; 0x1699
    5d44:	vst1.16	{d20-d22}, [pc], r2
    5d48:	strtmi	r6, [r8], -r0, lsl #3
    5d4c:	stcl	7, cr15, [lr, #-1004]!	; 0xfffffc14
    5d50:			; <UNDEFINED> instruction: 0xf0002800
    5d54:	blls	65f64 <fchmod@plt+0x64328>
    5d58:	movwcc	r4, #5672	; 0x1628
    5d5c:			; <UNDEFINED> instruction: 0xf7fb9301
    5d60:	strmi	lr, [r4], -r4, ror #28
    5d64:	cmplt	ip, lr, lsr #16
    5d68:	stceq	8, cr15, [r1, #-88]	; 0xffffffa8
    5d6c:			; <UNDEFINED> instruction: 0xf7fe2104
    5d70:	cdpne	12, 6, cr15, cr3, cr1, {7}
    5d74:			; <UNDEFINED> instruction: 0x461cb110
    5d78:	mvnsle	r2, r0, lsl #24
    5d7c:	andls	pc, r4, r5, lsl #16
    5d80:	stmdacs	r0, {r3, r5, fp, ip, sp, lr}
    5d84:	stmdacs	r3!, {r3, r4, r8, r9, sl, fp, ip, sp, pc}
    5d88:	qadd16mi	fp, ip, r8
    5d8c:	ldrd	sp, [r1], -sl
    5d90:	svceq	0x0001f814
    5d94:			; <UNDEFINED> instruction: 0xf7fe2138
    5d98:	stmdacs	r0, {r0, r2, r3, r6, r7, sl, fp, ip, sp, lr, pc}
    5d9c:	stmdavc	r6!, {r3, r4, r5, r6, r7, r8, ip, lr, pc}
    5da0:	rscsle	r2, r5, sp, lsr #28
    5da4:	stmdavc	r3!, {r1, r2, r4, r5, r7, r8, ip, sp, pc}^
    5da8:	blcs	f61e30 <fchmod@plt+0xf601f4>
    5dac:	stclne	15, cr11, [r6], #-72	; 0xffffffb8
    5db0:	stmiavc	r3!, {r1, r2, r5, r7, sl, fp, ip}
    5db4:			; <UNDEFINED> instruction: 0xf816e001
    5db8:	ldrmi	r3, [r8], -r1, lsl #30
    5dbc:			; <UNDEFINED> instruction: 0xf7fe2104
    5dc0:	stmdacs	r0, {r0, r3, r4, r5, r7, sl, fp, ip, sp, lr, pc}
    5dc4:			; <UNDEFINED> instruction: 0x4630d1f7
    5dc8:	cdp2	0, 15, cr15, cr0, cr2, {0}
    5dcc:	stmdacs	r0, {r1, r2, r9, sl, lr}
    5dd0:	adchi	pc, r8, r0
    5dd4:	and	r4, r9, r4, asr r6
    5dd8:	ldrtmi	r4, [r8], -r9, lsr #12
    5ddc:	ldcl	7, cr15, [r4], #1004	; 0x3ec
    5de0:	subsle	r2, r3, r0, lsl #16
    5de4:	bcs	a0074 <fchmod@plt+0x9e438>
    5de8:	strtcc	sp, [r4], #-20	; 0xffffffec
    5dec:	svccs	0x00006827
    5df0:	stmdbvc	r3!, {r1, r4, r5, r6, r7, r8, ip, lr, pc}
    5df4:	mvnsle	r2, r0, lsl #22
    5df8:	andcs	r4, r5, #1327104	; 0x144000
    5dfc:	ldrbtmi	r4, [r9], #-2129	; 0xfffff7af
    5e00:			; <UNDEFINED> instruction: 0xf7fb4478
    5e04:	stmdbls	r1, {r2, r4, r6, r8, sl, fp, sp, lr, pc}
    5e08:	strmi	r4, [r2], -fp, lsr #12
    5e0c:	beq	441674 <fchmod@plt+0x43fa38>
    5e10:			; <UNDEFINED> instruction: 0xff34f7ff
    5e14:			; <UNDEFINED> instruction: 0xf7fb4638
    5e18:	stcpl	14, cr14, [r9], #-32	; 0xffffffe0
    5e1c:	pushcs	{r0, r1, r7, r9, sl, lr}
    5e20:	cdpcs	15, 0, cr11, cr0, cr8, {0}
    5e24:	strmi	sp, [r2], -r1, ror #3
    5e28:			; <UNDEFINED> instruction: 0x46284639
    5e2c:	mrc	7, 6, APSR_nzcv, cr2, cr11, {7}
    5e30:	bicsle	r2, sl, r0, lsl #16
    5e34:			; <UNDEFINED> instruction: 0xf10b6963
    5e38:	stmiane	lr!, {r0, r9}
    5e3c:	ldrtmi	fp, [r0], -r3, ror #22
    5e40:			; <UNDEFINED> instruction: 0xf7ff6924
    5e44:			; <UNDEFINED> instruction: 0x4642fcbb
    5e48:	orrvs	pc, r0, pc, asr #8
    5e4c:	strtmi	r6, [r8], -r0, lsr #32
    5e50:	stcl	7, cr15, [ip], #1004	; 0x3ec
    5e54:			; <UNDEFINED> instruction: 0xf47f2800
    5e58:			; <UNDEFINED> instruction: 0x4640af7e
    5e5c:	stcl	7, cr15, [ip], #1004	; 0x3ec
    5e60:	cmple	r9, r0, lsl #16
    5e64:			; <UNDEFINED> instruction: 0xf7fb4640
    5e68:	stmdacs	r0, {r1, r3, r4, r5, r9, sl, fp, sp, lr, pc}
    5e6c:	bmi	dba3b0 <fchmod@plt+0xdb8774>
    5e70:	ldrbtmi	r4, [sl], #-2865	; 0xfffff4cf
    5e74:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    5e78:	strcc	pc, [ip], #-2269	; 0xfffff723
    5e7c:	cmple	r7, sl, asr r0
    5e80:	lfmmi	f7, 1, [r4, #-52]	; 0xffffffcc
    5e84:	blhi	c1180 <fchmod@plt+0xbf544>
    5e88:	svchi	0x00f0e8bd
    5e8c:	teqlt	fp, r3, lsr #17
    5e90:	stmdbvs	r3!, {r1, r2, r5, r6, r8, r9, ip, sp, pc}^
    5e94:	sbcsle	r2, r2, r0, lsl #22
    5e98:			; <UNDEFINED> instruction: 0x46204631
    5e9c:			; <UNDEFINED> instruction: 0xe7514798
    5ea0:	stmdbvs	r3!, {r1, r2, r4, r5, r6, r7, r8, fp, ip, sp, pc}^
    5ea4:	mvnsle	r2, r0, lsl #22
    5ea8:	stmiavs	r3!, {r1, r5, r7, r8, fp, sp, lr}^
    5eac:	smlald	r6, r9, sl, r0
    5eb0:	stcl	7, cr15, [r6, #1004]	; 0x3ec
    5eb4:	strmi	r6, [r4], -r3, lsl #16
    5eb8:	sbcsle	r2, r8, r2, lsl #22
    5ebc:	andcs	r4, r5, #573440	; 0x8c000
    5ec0:	ldrbtmi	r4, [r9], #-2083	; 0xfffff7dd
    5ec4:			; <UNDEFINED> instruction: 0xf7fb4478
    5ec8:			; <UNDEFINED> instruction: 0x4605ecf2
    5ecc:			; <UNDEFINED> instruction: 0xf7fb6820
    5ed0:	cdp	13, 1, cr14, cr8, cr8, {4}
    5ed4:			; <UNDEFINED> instruction: 0x46021a10
    5ed8:			; <UNDEFINED> instruction: 0xf0024628
    5edc:	strb	pc, [r6, sp, asr #25]	; <UNPREDICTABLE>
    5ee0:	andcs	r4, r5, #28, 18	; 0x70000
    5ee4:	ldrbtmi	r4, [r9], #-2076	; 0xfffff7e4
    5ee8:			; <UNDEFINED> instruction: 0xe78a4478
    5eec:	andcs	r4, r5, #442368	; 0x6c000
    5ef0:	ldrbtmi	r4, [r9], #-2075	; 0xfffff7e5
    5ef4:			; <UNDEFINED> instruction: 0xe7844478
    5ef8:	andcs	r4, r5, #425984	; 0x68000
    5efc:	ldrbtmi	r4, [r9], #-2074	; 0xfffff7e6
    5f00:			; <UNDEFINED> instruction: 0xf7fb4478
    5f04:	mrc	12, 0, lr, cr8, cr4, {6}
    5f08:			; <UNDEFINED> instruction: 0xf7ff1a10
    5f0c:	ldmdbmi	r7, {r0, r2, r5, r6, r7, fp, ip, sp, lr, pc}
    5f10:	ldmdami	r7, {r0, r2, r9, sp}
    5f14:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
    5f18:	stcl	7, cr15, [r8], {251}	; 0xfb
    5f1c:	bne	441784 <fchmod@plt+0x43fb48>
    5f20:			; <UNDEFINED> instruction: 0xf8daf7ff
    5f24:	andcs	r4, r5, #311296	; 0x4c000
    5f28:	ldrbtmi	r4, [r9], #-2067	; 0xfffff7ed
    5f2c:			; <UNDEFINED> instruction: 0xe7684478
    5f30:	stcl	7, cr15, [r8], {251}	; 0xfb
    5f34:	ldrdeq	ip, [r1], -r6
    5f38:	andeq	r0, r0, ip, lsr #3
    5f3c:	andeq	r7, r0, r0, asr #4
    5f40:	strheq	r9, [r0], -r2
    5f44:			; <UNDEFINED> instruction: 0x000098b0
    5f48:	andeq	fp, r1, sl, ror pc
    5f4c:	andeq	r8, r0, lr, lsl #30
    5f50:	andeq	r9, r0, ip, ror #15
    5f54:	andeq	r8, r0, r6, asr pc
    5f58:	andeq	r9, r0, r8, asr #15
    5f5c:	andeq	r8, r0, r6, lsr pc
    5f60:			; <UNDEFINED> instruction: 0x000097bc
    5f64:	andeq	r8, r0, sl, asr pc
    5f68:			; <UNDEFINED> instruction: 0x000097b0
    5f6c:	andeq	r8, r0, r0, ror pc
    5f70:	muleq	r0, sl, r7
    5f74:	andeq	r8, r0, r2, ror #29
    5f78:	andeq	r9, r0, r4, lsl #15
    5f7c:	cfldrsmi	mvf11, [r1], {15}
    5f80:	addlt	fp, r5, r0, lsl #10
    5f84:	blmi	4307a4 <fchmod@plt+0x42eb68>
    5f88:	stmdage	r1, {r2, r3, r4, r5, r6, sl, lr}
    5f8c:	blne	1440dc <fchmod@plt+0x1424a0>
    5f90:	ldmdavs	fp, {r0, r1, r5, r6, r7, fp, ip, lr}
    5f94:			; <UNDEFINED> instruction: 0xf04f9303
    5f98:	movwcs	r0, #768	; 0x300
    5f9c:	andcc	lr, r1, #3358720	; 0x334000
    5fa0:	ldc2	7, cr15, [ip], {255}	; 0xff
    5fa4:	andcs	r4, r5, #9216	; 0x2400
    5fa8:	ldrbtmi	r4, [fp], #-2057	; 0xfffff7f7
    5fac:	ldrbtmi	r9, [r8], #-3073	; 0xfffff3ff
    5fb0:			; <UNDEFINED> instruction: 0xf7fb6819
    5fb4:			; <UNDEFINED> instruction: 0x4621ec7c
    5fb8:	stmdami	r6, {r1, r9, sl, lr}
    5fbc:			; <UNDEFINED> instruction: 0xf7ff4478
    5fc0:	svclt	0x0000f86d
    5fc4:	andeq	fp, r1, r4, ror #28
    5fc8:	andeq	r0, r0, ip, lsr #3
    5fcc:	andeq	sp, r1, r6, asr #3
    5fd0:	andeq	r9, r0, r2, lsl #14
    5fd4:	andeq	r8, r0, r8, lsl #30
    5fd8:	ldrbmi	lr, [r0, sp, lsr #18]!
    5fdc:	cdpmi	6, 4, cr4, cr1, cr2, {0}
    5fe0:	blmi	1057818 <fchmod@plt+0x1055bdc>
    5fe4:	ldrbtmi	r4, [lr], #-1541	; 0xfffff9fb
    5fe8:	stmdami	r1, {r6, r8, fp, lr}^
    5fec:	ldmpl	r3!, {r1, r7, ip, sp, pc}^
    5ff0:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
    5ff4:	ldmdavs	fp, {r0, r1, r2, r3, r4, r5, r9, sl, fp, lr}
    5ff8:			; <UNDEFINED> instruction: 0xf04f9301
    5ffc:			; <UNDEFINED> instruction: 0xf0020300
    6000:			; <UNDEFINED> instruction: 0xf8dffd4f
    6004:	ldrbtmi	ip, [lr], #-244	; 0xffffff0c
    6008:			; <UNDEFINED> instruction: 0x46694a3c
    600c:	ldrbtmi	r4, [sl], #-1587	; 0xfffff9cd
    6010:	andcc	pc, ip, r6, asr r8	; <UNPREDICTABLE>
    6014:			; <UNDEFINED> instruction: 0xf7fb4607
    6018:			; <UNDEFINED> instruction: 0xf1b0edcc
    601c:	blle	1308424 <fchmod@plt+0x13067e8>
    6020:			; <UNDEFINED> instruction: 0xf8dfd01a
    6024:			; <UNDEFINED> instruction: 0x2600a0dc
    6028:	blls	17418 <fchmod@plt+0x157dc>
    602c:			; <UNDEFINED> instruction: 0x46504639
    6030:	eorcs	pc, r6, r3, asr r8	; <UNPREDICTABLE>
    6034:			; <UNDEFINED> instruction: 0xf0023213
    6038:			; <UNDEFINED> instruction: 0x4621fd33
    603c:			; <UNDEFINED> instruction: 0xf7ff4680
    6040:	blls	459d4 <fchmod@plt+0x43d98>
    6044:	eoreq	pc, r6, r3, asr r8	; <UNPREDICTABLE>
    6048:			; <UNDEFINED> instruction: 0xf7fb3601
    604c:	strbmi	lr, [r0], -sl, ror #23
    6050:	bl	ff9c4044 <fchmod@plt+0xff9c2408>
    6054:	strhle	r4, [r8, #81]!	; 0x51
    6058:			; <UNDEFINED> instruction: 0xf7fb4638
    605c:	stmdals	r0, {r1, r5, r6, r7, r8, r9, fp, sp, lr, pc}
    6060:	bl	ff7c4054 <fchmod@plt+0xff7c2418>
    6064:	strtmi	r4, [sl], -r7, lsr #18
    6068:	ldrbtmi	r4, [r9], #-2087	; 0xfffff7d9
    606c:			; <UNDEFINED> instruction: 0xf0024478
    6070:			; <UNDEFINED> instruction: 0x4621fd17
    6074:			; <UNDEFINED> instruction: 0xf7ff4606
    6078:	ldrtmi	pc, [r0], -r7, asr #28	; <UNPREDICTABLE>
    607c:	bl	ff444070 <fchmod@plt+0xff442434>
    6080:	ldrbtmi	r4, [r8], #-2082	; 0xfffff7de
    6084:	ldc	7, cr15, [r4], {251}	; 0xfb
    6088:	cmplt	r8, r1, lsl #12
    608c:	strtmi	r4, [sl], -r0, lsr #16
    6090:			; <UNDEFINED> instruction: 0xf0024478
    6094:	strtmi	pc, [r1], -r5, lsl #26
    6098:			; <UNDEFINED> instruction: 0xf7ff4604
    609c:			; <UNDEFINED> instruction: 0x4620fe35
    60a0:	bl	fefc4094 <fchmod@plt+0xfefc2458>
    60a4:	blmi	418918 <fchmod@plt+0x416cdc>
    60a8:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    60ac:	blls	6011c <fchmod@plt+0x5e4e0>
    60b0:	qaddle	r4, sl, fp
    60b4:	pop	{r1, ip, sp, pc}
    60b8:			; <UNDEFINED> instruction: 0xf7fb87f0
    60bc:	stmdavs	r3, {r1, r6, r7, sl, fp, sp, lr, pc}
    60c0:	tstle	r5, r2, lsl #22
    60c4:			; <UNDEFINED> instruction: 0xf7fb4638
    60c8:	strb	lr, [fp, ip, lsr #23]
    60cc:	bl	ffec40c0 <fchmod@plt+0xffec2484>
    60d0:	andcs	r4, r5, #278528	; 0x44000
    60d4:	ldrbtmi	r4, [r9], #-2065	; 0xfffff7ef
    60d8:			; <UNDEFINED> instruction: 0xf7fb4478
    60dc:	ldrtmi	lr, [r9], -r8, ror #23
    60e0:			; <UNDEFINED> instruction: 0xfffaf7fe
    60e4:	andeq	fp, r1, r6, lsl #28
    60e8:	andeq	r0, r0, ip, lsr #3
    60ec:	ldrdeq	r8, [r0], -ip
    60f0:	andeq	r8, r0, r6, ror #29
    60f4:	andeq	fp, r1, r6, ror #27
    60f8:	muleq	r0, r8, r1
    60fc:			; <UNDEFINED> instruction: 0xfffffcc7
    6100:	andeq	r7, r0, r4, ror lr
    6104:	andeq	r8, r0, r2, ror #28
    6108:	andeq	r8, r0, r4, lsr #29
    610c:	muleq	r0, sl, lr
    6110:	muleq	r0, r4, lr
    6114:	andeq	fp, r1, r4, asr #26
    6118:	andeq	r8, r0, lr, lsl #28
    611c:	ldrdeq	r9, [r0], -r8
    6120:	svcmi	0x00f0e92d
    6124:	ldclmi	0, cr11, [r8], #-524	; 0xfffffdf4
    6128:	ldrbtmi	r6, [ip], #-2051	; 0xfffff7fd
    612c:	ldcne	0, cr6, [ip, #-136]	; 0xffffff78
    6130:	andvs	r6, r4, fp, asr r8
    6134:	subsle	r2, r3, r0, lsl #22
    6138:	ldrsbhi	pc, [r0, #143]	; 0x8f	; <UNPREDICTABLE>
    613c:	bmi	1d17960 <fchmod@plt+0x1d15d24>
    6140:	ldrbtmi	r4, [r8], #1550	; 0x60e
    6144:	andls	r4, r1, #2046820352	; 0x7a000000
    6148:	bcs	b641b8 <fchmod@plt+0xb6257c>
    614c:	ldmdavc	sl, {r3, r6, r8, ip, lr, pc}^
    6150:	suble	r2, r5, r0, lsl #20
    6154:	bleq	14256c <fchmod@plt+0x140930>
    6158:	andlt	pc, r0, r7, asr #17
    615c:	bcs	b641cc <fchmod@plt+0xb62590>
    6160:	ldmdavc	sl, {r0, r2, r8, ip, lr, pc}^
    6164:	tstle	r2, sp, lsr #20
    6168:	bcs	243d8 <fchmod@plt+0x2279c>
    616c:	ldmdavc	sp, {r3, r4, r5, ip, lr, pc}^
    6170:	subsle	r2, r4, sp, lsr #26
    6174:	stccs	6, cr4, [r0, #-368]	; 0xfffffe90
    6178:			; <UNDEFINED> instruction: 0xf103d02f
    617c:	ldrtmi	r0, [r4], -r1, lsl #20
    6180:	adcmi	lr, fp, #2
    6184:	strtcc	sp, [r4], #-17	; 0xffffffef
    6188:	stmdbvc	r3!, {r1, r5, fp, sp, lr}
    618c:	mvnsle	r2, r0, lsl #20
    6190:	mvnsle	r2, r0, lsl #22
    6194:	andcs	r4, r5, #1556480	; 0x17c000
    6198:	ldrbtmi	r4, [r9], #-2143	; 0xfffff7a1
    619c:			; <UNDEFINED> instruction: 0xf7fb4478
    61a0:			; <UNDEFINED> instruction: 0xf89aeb86
    61a4:			; <UNDEFINED> instruction: 0xf7ff1000
    61a8:	stmiavs	r1!, {r0, r3, r5, r6, r7, r9, sl, fp, ip, sp, lr, pc}
    61ac:	streq	pc, [r1, #-266]	; 0xfffffef6
    61b0:	mulcc	r1, sl, r8
    61b4:	ldmiblt	r3!, {r0, r3, r4, r5, r7, r8, ip, sp, pc}^
    61b8:	ldcne	8, cr6, [sl, #-236]	; 0xffffff14
    61bc:	ldmdavs	r9, {r1, r3, r4, r5, sp, lr}
    61c0:			; <UNDEFINED> instruction: 0xf0002900
    61c4:	strtmi	r8, [sl], sp, lsl #1
    61c8:	movwlt	r6, #14691	; 0x3963
    61cc:	ldrmi	r4, [r8, r0, lsr #12]
    61d0:	mulpl	r0, sl, r8
    61d4:	bicsle	r2, r2, r0, lsl #26
    61d8:	stmdavs	r3!, {r2, r3, r4, r5, fp, sp, lr}
    61dc:			; <UNDEFINED> instruction: 0xd1b32b00
    61e0:	pop	{r0, r1, ip, sp, pc}
    61e4:	blcs	f6a1ac <fchmod@plt+0xf68570>
    61e8:	stmdbvs	r3!, {r4, r5, r6, ip, lr, pc}^
    61ec:			; <UNDEFINED> instruction: 0x4620b193
    61f0:	ldrmi	r4, [r8, sl, lsr #13]
    61f4:	blcs	f801ac <fchmod@plt+0xf7e570>
    61f8:			; <UNDEFINED> instruction: 0xf10abf04
    61fc:			; <UNDEFINED> instruction: 0xf8dd0102
    6200:	rscle	sl, r1, r4
    6204:	strtmi	r6, [r9], -r3, ror #18
    6208:	blcs	17d18 <fchmod@plt+0x160dc>
    620c:	stmdbvs	r3!, {r1, r2, r3, r4, r6, r7, r8, ip, lr, pc}
    6210:	bfi	r6, r9, #0, #30
    6214:	strtmi	r6, [sl], r2, lsr #19
    6218:	andsvs	r6, sl, r3, ror #17
    621c:			; <UNDEFINED> instruction: 0xf103e7d8
    6220:	ldrtmi	r0, [r5], -r2, lsl #20
    6224:			; <UNDEFINED> instruction: 0x4650e019
    6228:			; <UNDEFINED> instruction: 0xf7fb9100
    622c:			; <UNDEFINED> instruction: 0xb320eace
    6230:	strmi	r9, [r8], -r0, lsl #18
    6234:	bl	ffe44228 <fchmod@plt+0xffe425ec>
    6238:	strmi	r9, [r1], r0, lsl #18
    623c:	ldrbmi	r4, [r0], -r2, lsl #12
    6240:	stcl	7, cr15, [r8], {251}	; 0xfb
    6244:	stmiavs	fp!, {r6, r8, fp, ip, sp, pc}
    6248:	andeq	pc, r9, sl, lsl r8	; <UNPREDICTABLE>
    624c:	svclt	0x00142b02
    6250:			; <UNDEFINED> instruction: 0x212d213d
    6254:	andsle	r4, r8, r8, lsl #5
    6258:	stmdavs	r9!, {r2, r5, r8, sl, ip, sp}
    625c:	mvnle	r2, r0, lsl #18
    6260:	blcs	24714 <fchmod@plt+0x22ad8>
    6264:	pushmi	{r3, r4, r5, r6, r7, r8, ip, lr, pc}
    6268:	stmdami	sp!, {r0, r2, r9, sp}
    626c:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
    6270:	bl	744264 <fchmod@plt+0x742628>
    6274:			; <UNDEFINED> instruction: 0xf7ff4651
    6278:	stmiavs	r9!, {r0, r7, r9, sl, fp, ip, sp, lr, pc}
    627c:	stmdbvs	fp!, {r0, r3, r4, r5, r7, r8, fp, ip, sp, pc}^
    6280:	strtmi	fp, [r8], -r3, lsl #3
    6284:	ldmdavs	ip!, {r3, r4, r7, r8, r9, sl, lr}
    6288:			; <UNDEFINED> instruction: 0xf109e7a7
    628c:	bl	286a98 <fchmod@plt+0x284e5c>
    6290:	blcs	66a0 <fchmod@plt+0x4a64>
    6294:	stmdbvs	fp!, {r1, r2, r3, r5, ip, lr, pc}^
    6298:	mvnsle	r2, r0, lsl #22
    629c:	ldmdavs	ip!, {r0, r1, r3, r5, r8, fp, sp, lr}
    62a0:			; <UNDEFINED> instruction: 0xe79a6019
    62a4:	ldrbmi	r6, [ip], -sl, lsr #19
    62a8:	andsvs	r6, sl, fp, ror #17
    62ac:	stmdavs	r1!, {r0, r2, r4, r7, r8, r9, sl, sp, lr, pc}^
    62b0:	eorsvs	r3, ip, r8, lsl #8
    62b4:	mvnle	r2, r0, lsl #18
    62b8:	andcs	r4, r5, #425984	; 0x68000
    62bc:	ldrbtmi	r4, [r9], #-2074	; 0xfffff7e6
    62c0:			; <UNDEFINED> instruction: 0xf7fb4478
    62c4:	stmdavs	r9!, {r2, r4, r5, r6, r7, r9, fp, sp, lr, pc}
    62c8:	mrc2	7, 2, pc, cr8, cr15, {7}
    62cc:	andcs	r4, r5, #376832	; 0x5c000
    62d0:	ldrbtmi	r4, [r9], #-2071	; 0xfffff7e9
    62d4:			; <UNDEFINED> instruction: 0xf7fb4478
    62d8:	stmdbvc	r1!, {r1, r3, r5, r6, r7, r9, fp, sp, lr, pc}
    62dc:	mcr2	7, 2, pc, cr14, cr15, {7}	; <UNPREDICTABLE>
    62e0:	andcs	r4, r5, #20, 18	; 0x50000
    62e4:	ldrbtmi	r4, [r9], #-2068	; 0xfffff7ec
    62e8:			; <UNDEFINED> instruction: 0xf7fb4478
    62ec:	stmdbvc	r1!, {r5, r6, r7, r9, fp, sp, lr, pc}
    62f0:	mcr2	7, 2, pc, cr4, cr15, {7}	; <UNPREDICTABLE>
    62f4:	andcs	r4, r5, #278528	; 0x44000
    62f8:	ldrbtmi	r4, [r9], #-2065	; 0xfffff7ef
    62fc:			; <UNDEFINED> instruction: 0xf7fb4478
    6300:	stmdavs	r9!, {r1, r2, r4, r6, r7, r9, fp, sp, lr, pc}
    6304:	mrc2	7, 1, pc, cr10, cr15, {7}
    6308:	andeq	sp, r1, r6, asr #32
    630c:	andeq	r7, r0, r2, asr r8
    6310:	andeq	r7, r0, r0, asr r8
    6314:	ldrdeq	r8, [r0], -r6
    6318:	andeq	r9, r0, r4, lsl r5
    631c:	andeq	r8, r0, r8, asr sp
    6320:	andeq	r9, r0, r2, asr #8
    6324:	andeq	r8, r0, r2, ror ip
    6328:	strdeq	r9, [r0], -r0
    632c:	andeq	r8, r0, lr, asr #25
    6330:	ldrdeq	r9, [r0], -ip
    6334:	muleq	r0, lr, ip
    6338:	andeq	r9, r0, r8, asr #7
    633c:	andeq	r8, r0, r2, asr ip
    6340:			; <UNDEFINED> instruction: 0x000093b4
    6344:	blmi	898bd0 <fchmod@plt+0x896f94>
    6348:	ldrblt	r4, [r0, #-1146]!	; 0xfffffb86
    634c:	ldmpl	r3, {r1, r7, ip, sp, pc}^
    6350:	strmi	r4, [r5], -ip, lsl #12
    6354:	movwls	r6, #6171	; 0x181b
    6358:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    635c:	bl	1c44350 <fchmod@plt+0x1c42714>
    6360:	strbtmi	r2, [r9], -r0, lsl #4
    6364:	strmi	r6, [r6], -r2
    6368:			; <UNDEFINED> instruction: 0xf7fb4620
    636c:	bls	40c5c <fchmod@plt+0x3f020>
    6370:	andle	r4, r5, r2, lsr #5
    6374:	svceq	0x00c37812
    6378:	svclt	0x00182a00
    637c:	cmnlt	r3, r1, lsl #6
    6380:	andcs	r6, r5, #2818048	; 0x2b0000
    6384:	ldmdbmi	r3, {r0, r1, r4, r5, r7, r8, ip, sp, pc}
    6388:	ldrbtmi	r4, [r9], #-2067	; 0xfffff7ed
    638c:			; <UNDEFINED> instruction: 0xf7fb4478
    6390:	stmdavs	r9!, {r1, r2, r3, r7, r9, fp, sp, lr, pc}
    6394:			; <UNDEFINED> instruction: 0xf7ff4622
    6398:	ldmdavs	r3!, {r0, r4, r5, r6, r7, r8, sl, fp, ip, sp, lr, pc}
    639c:	mvnle	r2, r0, lsl #22
    63a0:	blmi	2d8be0 <fchmod@plt+0x2d6fa4>
    63a4:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    63a8:	blls	60418 <fchmod@plt+0x5e7dc>
    63ac:	qaddle	r4, sl, fp
    63b0:	ldcllt	0, cr11, [r0, #-8]!
    63b4:	stmdami	fp, {r1, r3, r8, fp, lr}
    63b8:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
    63bc:	b	1dc43b0 <fchmod@plt+0x1dc2774>
    63c0:	strtmi	r7, [r2], -r9, lsr #18
    63c4:	ldc2l	7, cr15, [sl, #1020]	; 0x3fc
    63c8:	b	1f443bc <fchmod@plt+0x1f42780>
    63cc:	andeq	fp, r1, r4, lsr #21
    63d0:	andeq	r0, r0, ip, lsr #3
    63d4:	andeq	r7, r0, lr, lsl #9
    63d8:	andeq	r9, r0, r4, lsr #6
    63dc:	andeq	fp, r1, r8, asr #20
    63e0:	andeq	r8, r0, r0, lsr #24
    63e4:	strdeq	r9, [r0], -r6
    63e8:			; <UNDEFINED> instruction: 0x4604b510
    63ec:	andcs	r4, r5, #81920	; 0x14000
    63f0:	ldrbtmi	r4, [r9], #-2053	; 0xfffff7fb
    63f4:			; <UNDEFINED> instruction: 0xf7fb4478
    63f8:	stmdavs	r1!, {r1, r3, r4, r6, r9, fp, sp, lr, pc}
    63fc:			; <UNDEFINED> instruction: 0x4010e8bd
    6400:	blt	ec2410 <fchmod@plt+0xec07d4>
    6404:	andeq	r8, r0, sl, lsl #24
    6408:			; <UNDEFINED> instruction: 0x000092bc
    640c:			; <UNDEFINED> instruction: 0x4604b530
    6410:	addlt	r4, r3, pc, lsl #26
    6414:	stmdavs	fp!, {r0, r2, r3, r4, r5, r6, sl, lr}^
    6418:	svclt	0x00182b00
    641c:	tstle	r2, r0, lsl #16
    6420:	andlt	r6, r3, r8, rrx
    6424:	stmdbmi	fp, {r4, r5, r8, sl, fp, ip, sp, pc}
    6428:	stmdami	fp, {r0, r2, r9, sp}
    642c:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
    6430:	b	f44424 <fchmod@plt+0xf427e8>
    6434:	stmdbvc	r1!, {r0, r2, r3, r5, r6, fp, sp, lr}
    6438:	stmdbvc	fp!, {r1, r5, fp, sp, lr}
    643c:	stmdavs	ip!, {r8, fp, sp}
    6440:	tstcs	r8, r8, lsl #30
    6444:	strls	r2, [r0], #-2816	; 0xfffff500
    6448:	movwcs	fp, #36616	; 0x8f08
    644c:	ldc2	7, cr15, [r6, #1020]	; 0x3fc
    6450:	andeq	ip, r1, ip, asr sp
    6454:	andeq	r8, r0, r8, ror #23
    6458:	andeq	r9, r0, r2, lsl #5
    645c:	ldrbmi	lr, [r0, sp, lsr #18]!
    6460:	mcrrmi	6, 8, r4, r7, cr8
    6464:	blmi	11f267c <fchmod@plt+0x11f0a40>
    6468:	stmibvs	sp, {r0, r7, r9, sl, lr}^
    646c:	stmdbvs	lr, {r2, r3, r4, r5, r6, sl, lr}^
    6470:			; <UNDEFINED> instruction: 0x4692447b
    6474:	and	r2, r4, r7, lsl #14
    6478:	svccc	0x0014f854
    647c:	movtlt	r3, #46340	; 0xb504
    6480:	adcsmi	r6, lr, #6750208	; 0x670000
    6484:			; <UNDEFINED> instruction: 0xf8d8d1f8
    6488:	ldrmi	r1, [r8], -r0
    648c:			; <UNDEFINED> instruction: 0xf7fb4632
    6490:	stmdacs	r0, {r1, r2, r3, r4, r6, r7, r9, fp, sp, lr, pc}
    6494:	stmdavs	fp!, {r4, r5, r6, r7, r8, ip, lr, pc}
    6498:	eorvs	r1, sl, sl, asr ip
    649c:	cmple	ip, r0, lsl #22
    64a0:	andeq	pc, r8, r8, lsl #2
    64a4:			; <UNDEFINED> instruction: 0xf0029003
    64a8:			; <UNDEFINED> instruction: 0xf8d8fdc1
    64ac:			; <UNDEFINED> instruction: 0xf8d82018
    64b0:	stmdals	r3, {r2, ip}
    64b4:	cdp2	0, 8, cr15, cr6, cr2, {0}
    64b8:			; <UNDEFINED> instruction: 0xf0029803
    64bc:	strls	pc, [r0], #-3733	; 0xfffff16b
    64c0:			; <UNDEFINED> instruction: 0xf8d8464a
    64c4:	stmiavs	r4!, {r4, ip, sp}
    64c8:	ldrdeq	lr, [r0, -sl]
    64cc:	andlt	r4, r4, r0, lsr #15
    64d0:			; <UNDEFINED> instruction: 0x87f0e8bd
    64d4:	stclle	14, cr2, [ip, #-4]
    64d8:	ldrdcc	pc, [r4], -sl
    64dc:	cmplt	r4, #220, 22	; 0x37000
    64e0:	ldrdvc	pc, [r0], -r8
    64e4:	ldrmi	lr, [ip], -r0
    64e8:	ldrtmi	r6, [r2], -r5, ror #16
    64ec:			; <UNDEFINED> instruction: 0x46284639
    64f0:	b	feb444e4 <fchmod@plt+0xfeb428a8>
    64f4:	strtmi	fp, [r8], -r0, lsr #18
    64f8:	b	fe5c44ec <fchmod@plt+0xfe5c28b0>
    64fc:	andsle	r4, sp, r6, lsl #5
    6500:	blcs	20594 <fchmod@plt+0x1e958>
    6504:	andcs	sp, ip, pc, ror #3
    6508:	blx	fe5c450c <fchmod@plt+0xfe5c28d0>
    650c:			; <UNDEFINED> instruction: 0x1014f8d8
    6510:			; <UNDEFINED> instruction: 0xf8d84605
    6514:			; <UNDEFINED> instruction: 0xf7ff0000
    6518:			; <UNDEFINED> instruction: 0xf8d8fb43
    651c:	rsbvs	r1, r8, r8, lsl r0
    6520:	ldrdeq	pc, [r4], -r8
    6524:	blx	f4452a <fchmod@plt+0xf428ee>
    6528:	eorvs	r2, fp, r0, lsl #6
    652c:	eorvs	r6, r5, r8, lsr #1
    6530:	pop	{r2, ip, sp, pc}
    6534:			; <UNDEFINED> instruction: 0xf10387f0
    6538:			; <UNDEFINED> instruction: 0xe7e4043c
    653c:	andcs	r4, r5, #294912	; 0x48000
    6540:	ldrbtmi	r4, [r9], #-2066	; 0xfffff7ee
    6544:			; <UNDEFINED> instruction: 0xf7fb4478
    6548:			; <UNDEFINED> instruction: 0xf8d8e9b2
    654c:			; <UNDEFINED> instruction: 0xf8d83000
    6550:			; <UNDEFINED> instruction: 0x46012014
    6554:			; <UNDEFINED> instruction: 0xf0004648
    6558:	stmdbmi	sp, {r0, r1, r2, r3, r4, r5, r6, r8, r9, sl, fp, ip, sp, lr, pc}
    655c:	stmdami	sp, {r0, r2, r9, sp}
    6560:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
    6564:	stmib	r2!, {r0, r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    6568:	strmi	r6, [r1], -r2, lsr #16
    656c:			; <UNDEFINED> instruction: 0xf0004648
    6570:	stmdbmi	r9, {r0, r1, r4, r5, r6, r8, r9, sl, fp, ip, sp, lr, pc}
    6574:	stmdami	r9, {r0, r2, r9, sp}
    6578:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
    657c:	svclt	0x0000e7e3
    6580:	andeq	fp, r1, r8, lsl #11
    6584:	ldrdeq	r8, [r0], -r4
    6588:	andeq	r8, r0, r6, asr fp
    658c:	andeq	r9, r0, ip, ror #2
    6590:	andeq	r8, r0, ip, ror #21
    6594:	andeq	r9, r0, lr, asr #2
    6598:	strdeq	r8, [r0], -r4
    659c:	andeq	r9, r0, r6, lsr r1
    65a0:			; <UNDEFINED> instruction: 0x4606b570
    65a4:			; <UNDEFINED> instruction: 0x46142034
    65a8:			; <UNDEFINED> instruction: 0xf7ff460d
    65ac:	movwcs	pc, #2287	; 0x8ef	; <UNPREDICTABLE>
    65b0:	movwcc	lr, #10688	; 0x29c0
    65b4:	streq	r6, [r3, r3, lsl #2]!
    65b8:			; <UNDEFINED> instruction: 0xf004bf48
    65bc:	addvs	r0, r6, #67108864	; 0x4000000
    65c0:	mvnmi	fp, #344	; 0x158
    65c4:	movweq	pc, #12739	; 0x31c3	; <UNPREDICTABLE>
    65c8:	movweq	pc, #4099	; 0x1003	; <UNPREDICTABLE>
    65cc:	andvs	r6, r3, r4, asr #32
    65d0:	stmib	r0, {r8, r9, sp}^
    65d4:	stmib	r0, {r0, r1, r3, r8, r9, ip, lr}^
    65d8:	ldcllt	3, cr3, [r0, #-20]!	; 0xffffffec
    65dc:	strbeq	fp, [sl, #1392]	; 0x570
    65e0:			; <UNDEFINED> instruction: 0x460d4e18
    65e4:	ldrbtmi	r4, [lr], #-1540	; 0xfffff9fc
    65e8:	stmdavc	r3, {r1, r8, sl, ip, lr, pc}
    65ec:	andsle	r2, r7, sp, lsr #22
    65f0:	strtmi	r2, [r0], -r0, lsl #2
    65f4:	ldmib	r0, {r0, r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    65f8:	strmi	r1, [r1], -r3, asr #24
    65fc:			; <UNDEFINED> instruction: 0xf045d018
    6600:	strtmi	r0, [r0], -r0, lsl #5
    6604:			; <UNDEFINED> instruction: 0xffccf7ff
    6608:	andcs	r4, r1, #960	; 0x3c0
    660c:	tsteq	r1, pc, rrx	; <UNPREDICTABLE>
    6610:	msreq	CPSR_fs, #0, 2
    6614:	ldmdbpl	r0!, {r2, r9, sl, lr}^
    6618:	mcr2	7, 6, pc, cr0, cr14, {7}	; <UNPREDICTABLE>
    661c:	ldcllt	6, cr4, [r0, #-128]!	; 0xffffff80
    6620:	stmdbcs	r0, {r0, r6, fp, ip, sp, lr}
    6624:	strtmi	sp, [sl], -r4, ror #3
    6628:	ldrhtmi	lr, [r0], #-141	; 0xffffff73
    662c:	svclt	0x00b8f7ff
    6630:	andcs	r4, r5, #98304	; 0x18000
    6634:	ldrbtmi	r4, [r9], #-2054	; 0xfffff7fa
    6638:			; <UNDEFINED> instruction: 0xf7fb4478
    663c:			; <UNDEFINED> instruction: 0x4621e938
    6640:	stc2l	7, cr15, [sl, #-1016]	; 0xfffffc08
    6644:	andeq	fp, r1, r6, lsl #16
    6648:	strdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    664c:	muleq	r0, r2, sl
    6650:	andeq	r9, r0, r8, ror r0
    6654:			; <UNDEFINED> instruction: 0x4604b5f0
    6658:	adclt	r4, r9, pc, lsr sp
    665c:	bge	319360 <fchmod@plt+0x317724>
    6660:	bvs	ff85785c <fchmod@plt+0xff855c20>
    6664:	stmiapl	fp!, {r0, r1, sp}^
    6668:			; <UNDEFINED> instruction: 0x9327681b
    666c:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    6670:	stmdb	r8!, {r0, r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    6674:	suble	r3, pc, r1
    6678:			; <UNDEFINED> instruction: 0xf4039b10
    667c:			; <UNDEFINED> instruction: 0xf5b34370
    6680:	eorle	r5, r3, r0, lsl #31
    6684:			; <UNDEFINED> instruction: 0x0118e9dd
    6688:			; <UNDEFINED> instruction: 0xf1712801
    668c:	ble	387294 <fchmod@plt+0x385658>
    6690:	rsbvs	r2, r3, #0, 6
    6694:	eorvs	r4, r3, #24, 12	; 0x1800000
    6698:	blmi	c18f64 <fchmod@plt+0xc17328>
    669c:	mvnvs	r4, sl, ror r4
    66a0:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    66a4:	subsmi	r9, sl, r7, lsr #22
    66a8:	eorlt	sp, r9, r4, lsr r1
    66ac:			; <UNDEFINED> instruction: 0xf7ffbdf0
    66b0:	bls	64486c <fchmod@plt+0x642c30>
    66b4:	eorvs	r4, r0, #1048576	; 0x100000
    66b8:			; <UNDEFINED> instruction: 0xf7fe6ae0
    66bc:	stmdacs	r0, {r0, r4, r6, r7, r8, r9, sl, fp, ip, sp, lr, pc}
    66c0:	bvs	83d398 <fchmod@plt+0x83b75c>
    66c4:	strmi	r9, [r3], #-2840	; 0xfffff4e8
    66c8:	strb	r6, [r5, r3, ror #4]!
    66cc:	blge	24eed4 <fchmod@plt+0x24d298>
    66d0:	ldrbtcc	pc, [pc], pc, asr #32	; <UNPREDICTABLE>
    66d4:	stcge	3, cr9, [r6, #-16]
    66d8:	ldrmi	r2, [r1], -r1, lsl #6
    66dc:	movwpl	lr, #2509	; 0x9cd
    66e0:	ldrbcc	pc, [pc, pc, asr #32]!	; <UNPREDICTABLE>
    66e4:	stmib	sp, {r2, r8, r9, sp}^
    66e8:	bvs	ff8202f8 <fchmod@plt+0xff81e6bc>
    66ec:	andcs	lr, r6, #3358720	; 0x334000
    66f0:			; <UNDEFINED> instruction: 0xf7fd9208
    66f4:	stmdacs	r0, {r0, r1, r2, r3, r4, r5, r6, r8, r9, sl, fp, ip, sp, lr, pc}
    66f8:			; <UNDEFINED> instruction: 0xf1714606
    66fc:	blle	7c7304 <fchmod@plt+0x7c56c8>
    6700:			; <UNDEFINED> instruction: 0xf0024628
    6704:			; <UNDEFINED> instruction: 0x4628fd71
    6708:	stc2l	0, cr15, [r0, #8]
    670c:	stmib	r4, {r1, r2, sl, lr}^
    6710:	strb	r0, [r1, r8, lsl #12]
    6714:	ldm	r6, {r0, r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    6718:	andcs	r4, r5, #294912	; 0x48000
    671c:	ldrbtmi	r4, [r9], #-2066	; 0xfffff7ee
    6720:			; <UNDEFINED> instruction: 0xf7fb4478
    6724:	bvs	fe880a3c <fchmod@plt+0xfe87ee00>
    6728:	ldc2l	7, cr15, [r6], {254}	; 0xfe
    672c:	andcs	r4, r5, #245760	; 0x3c000
    6730:	ldrbtmi	r4, [r9], #-2063	; 0xfffff7f1
    6734:			; <UNDEFINED> instruction: 0xf7fb4478
    6738:	bvs	fe880a28 <fchmod@plt+0xfe87edec>
    673c:	stc2l	7, cr15, [ip], {254}	; 0xfe
    6740:	andcs	r4, r5, #12, 18	; 0x30000
    6744:	ldrbtmi	r4, [r9], #-2060	; 0xfffff7f4
    6748:			; <UNDEFINED> instruction: 0xf7fb4478
    674c:	bvs	fe880a14 <fchmod@plt+0xfe87edd8>
    6750:			; <UNDEFINED> instruction: 0xf7fe9a0b
    6754:	svclt	0x0000fca3
    6758:	andeq	fp, r1, ip, lsl #15
    675c:	andeq	r0, r0, ip, lsr #3
    6760:	andeq	fp, r1, r0, asr r7
    6764:	andeq	r8, r0, r2, ror #19
    6768:	muleq	r0, r0, pc	; <UNPREDICTABLE>
    676c:	andeq	r8, r0, sl, lsl sl
    6770:	andeq	r8, r0, ip, ror pc
    6774:	andeq	r8, r0, r2, ror #19
    6778:	andeq	r8, r0, r8, ror #30
    677c:	svcmi	0x00f8e92d
    6780:			; <UNDEFINED> instruction: 0xf8d44604
    6784:	bvs	3681c <fchmod@plt+0x34be0>
    6788:	vrshl.s8	d20, d4, d16
    678c:	strmi	r8, [lr], -sl, lsl #2
    6790:			; <UNDEFINED> instruction: 0x469a4691
    6794:	blvs	8fe7b4 <fchmod@plt+0x8fcb78>
    6798:			; <UNDEFINED> instruction: 0xf1034560
    679c:			; <UNDEFINED> instruction: 0x63230301
    67a0:	rscshi	pc, pc, r0
    67a4:	eorvs	r3, r0, #1
    67a8:	stcpl	8, cr15, [r1], {16}
    67ac:	mvneq	pc, #5
    67b0:	rscsle	r2, r0, sl, lsl #22
    67b4:			; <UNDEFINED> instruction: 0xf0804560
    67b8:			; <UNDEFINED> instruction: 0xf8df80f4
    67bc:	svcmi	0x0093824c
    67c0:	ldrbtmi	r4, [pc], #-1272	; 67c8 <fchmod@plt+0x4b8c>
    67c4:			; <UNDEFINED> instruction: 0xf1004560
    67c8:	ldrshtvs	r3, [r3], -pc
    67cc:	rsc	sp, fp, ip, lsl #6
    67d0:	nopeq	{37}	; 0x25
    67d4:	blcs	6a1064 <fchmod@plt+0x69f428>
    67d8:	bvs	187a8c4 <fchmod@plt+0x1878c88>
    67dc:	eorvs	r1, r3, #21248	; 0x5300
    67e0:	ldmdavc	r5, {r0, r1, r3, r7, r9, lr}
    67e4:	sbcshi	pc, r6, r0, lsl #1
    67e8:	strtmi	r2, [r8], -r4, lsl #2
    67ec:			; <UNDEFINED> instruction: 0xffa2f7fd
    67f0:	rscle	r2, sp, r0, lsl #16
    67f4:	ldmdavs	r1!, {r1, r5, r9, fp, sp, lr}
    67f8:	blcc	4d14c <fchmod@plt+0x4b510>
    67fc:	blcs	1edd0 <fchmod@plt+0x1d194>
    6800:	sbcshi	pc, r4, r0
    6804:	blcs	b64838 <fchmod@plt+0xb62bfc>
    6808:	rscshi	pc, r8, r0
    680c:	addsmi	r6, r3, #405504	; 0x63000
    6810:	rsc	sp, sp, lr, lsl #16
    6814:	strtmi	r2, [r8], -r4, lsl #2
    6818:			; <UNDEFINED> instruction: 0xff8cf7fd
    681c:	bicslt	r4, r0, r3, lsl #13
    6820:	ldrdcs	lr, [r8, -r4]
    6824:	eorvs	r1, r3, #21248	; 0x5300
    6828:	ldmdavc	r5, {r0, r1, r3, r7, r9, lr}
    682c:	rschi	pc, r0, r0, lsl #1
    6830:	mvnle	r2, sl, lsl #26
    6834:	andcs	r4, r5, #1933312	; 0x1d8000
    6838:	ldrbtmi	r4, [r9], #-2166	; 0xfffff78a
    683c:			; <UNDEFINED> instruction: 0xf7fb4478
    6840:	ldmdavs	r3!, {r1, r2, r4, r5, fp, sp, lr, pc}
    6844:			; <UNDEFINED> instruction: 0x46016972
    6848:			; <UNDEFINED> instruction: 0xf0004620
    684c:	ldmdavs	r1!, {r0, r2, r9, sl, fp, ip, sp, lr, pc}
    6850:	blcc	4d1a4 <fchmod@plt+0x4b568>
    6854:	ldmib	r4, {r1, r4, r6, r7, r8, r9, sl, sp, lr, pc}^
    6858:	addsmi	r3, r3, #8, 4	; 0x80000000
    685c:	sbchi	pc, r8, r0, lsl #1
    6860:			; <UNDEFINED> instruction: 0xf0002d1a
    6864:	ldccs	0, cr8, [sl, #-764]!	; 0xfffffd04
    6868:	adcshi	pc, r6, r0, asr #32
    686c:	eorvs	r1, r1, #22784	; 0x5900
    6870:	stccs	8, cr7, [sl, #-116]	; 0xffffff8c
    6874:	addhi	pc, fp, r0
    6878:	strtmi	r2, [r8], -r4, lsl #2
    687c:			; <UNDEFINED> instruction: 0xff5af7fd
    6880:	andcc	lr, r8, #212, 18	; 0x350000
    6884:	addsmi	fp, sl, #56, 2
    6888:	stmdbmi	r3!, {r4, r5, r6, r7, fp, ip, lr, pc}^
    688c:	stmdami	r3!, {r0, r2, r9, sp}^
    6890:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
    6894:	addsmi	lr, r3, #55312384	; 0x34c0000
    6898:	lfmcs	f5, 1, [sl, #-988]	; 0xfffffc24
    689c:	addshi	pc, r6, r0
    68a0:	rsbsvs	r3, r3, r1, lsl #22
    68a4:			; <UNDEFINED> instruction: 0xf1bbe030
    68a8:	andle	r0, pc, r0, lsl #30
    68ac:	andcs	r6, r5, #6488064	; 0x630000
    68b0:			; <UNDEFINED> instruction: 0xf140059b
    68b4:	strbmi	r8, [r1], -r6, lsl #1
    68b8:			; <UNDEFINED> instruction: 0xf7fa4638
    68bc:	ldmdbvs	r2!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, sp, lr, pc}^
    68c0:			; <UNDEFINED> instruction: 0x46016833
    68c4:			; <UNDEFINED> instruction: 0xf0004620
    68c8:	bvs	18c604c <fchmod@plt+0x18c4410>
    68cc:	blvs	8e1158 <fchmod@plt+0x8df51c>
    68d0:			; <UNDEFINED> instruction: 0xf1034291
    68d4:			; <UNDEFINED> instruction: 0x63230301
    68d8:	sfmne	f5, 3, [fp], {46}	; 0x2e
    68dc:	addsmi	r6, sl, #805306370	; 0x30000002
    68e0:	stmdble	sl!, {r0, r2, r3, fp, ip, sp, lr}
    68e4:	eorle	r2, r8, sl, lsl #26
    68e8:	strtmi	r2, [r8], -r4, lsl #2
    68ec:			; <UNDEFINED> instruction: 0xff22f7fd
    68f0:	stmdacs	r0, {r0, r1, r7, r9, sl, lr}
    68f4:	ldmib	r4, {r0, r1, r4, r6, ip, lr, pc}^
    68f8:	sfmcc	f5, 4, [r1, #-32]	; 0xffffffe0
    68fc:	adcmi	r6, sl, #1342177282	; 0x50000002
    6900:			; <UNDEFINED> instruction: 0x1c6bd90c
    6904:	stmdavc	sp!, {r0, r1, r5, r9, sp, lr}
    6908:	tsteq	r0, #37	; 0x25	; <UNPREDICTABLE>
    690c:	sbcle	r2, sl, sl, lsl #22
    6910:	svceq	0x0000f1bb
    6914:	bvs	97ad3c <fchmod@plt+0x979100>
    6918:	ldmle	r2!, {r1, r3, r5, r7, r9, lr}^
    691c:	andcs	r4, r5, #64, 18	; 0x100000
    6920:	ldrbtmi	r4, [r9], #-2112	; 0xfffff7c0
    6924:			; <UNDEFINED> instruction: 0xe78a4478
    6928:	tstcs	r4, r8, lsr #12
    692c:			; <UNDEFINED> instruction: 0xff02f7fd
    6930:	bvs	18a11cc <fchmod@plt+0x189f590>
    6934:	strb	r4, [r2, r3, lsl #13]!
    6938:	ldmdavs	r1!, {r0, r1, r3, r9, sl, lr}^
    693c:			; <UNDEFINED> instruction: 0x1e531a5a
    6940:	stmdblt	fp!, {r0, r1, r4, r5, r7, r8, sp, lr}
    6944:	ldmibvs	r3!, {r2, r3, sp, lr, pc}
    6948:			; <UNDEFINED> instruction: 0x61b33b01
    694c:	ldmdavs	r1!, {r0, r1, r6, r8, ip, sp, pc}^
    6950:	tstcs	r4, fp, lsl #8
    6954:	stceq	8, cr15, [r1], {19}
    6958:	mcr2	7, 7, pc, cr12, cr13, {7}	; <UNPREDICTABLE>
    695c:	mvnsle	r2, r0, lsl #16
    6960:	ldrbmi	r4, [r2], -r0, lsr #12
    6964:			; <UNDEFINED> instruction: 0x47c84631
    6968:			; <UNDEFINED> instruction: 0x0c08e9d4
    696c:	andle	r4, r4, #96, 10	; 0x18000000
    6970:	tsteq	r0, #37	; 0x25	; <UNPREDICTABLE>
    6974:			; <UNDEFINED> instruction: 0xf47f2b0a
    6978:	stccs	15, cr10, [sl, #-148]	; 0xffffff6c
    697c:	blvs	8f6598 <fchmod@plt+0x8f495c>
    6980:	andcs	r2, r1, r1
    6984:	svclt	0x0008181b
    6988:	pop	{r0, r1, r5, r8, r9, sp, lr}
    698c:	addmi	r8, sl, #248, 30	; 0x3e0
    6990:	ldrb	sp, [sl, -r7, lsl #17]!
    6994:			; <UNDEFINED> instruction: 0x461a6831
    6998:	blcc	4d30c <fchmod@plt+0x4b6d0>
    699c:	bvs	90065c <fchmod@plt+0x8fea20>
    69a0:	andcs	lr, r0, fp, asr #15
    69a4:	svchi	0x00f8e8bd
    69a8:	cmnvs	r3, r0, lsl #6
    69ac:	andcs	r4, r5, #491520	; 0x78000
    69b0:	ldrbtmi	r4, [r9], #-2078	; 0xfffff7e2
    69b4:			; <UNDEFINED> instruction: 0xf7fa4478
    69b8:			; <UNDEFINED> instruction: 0x4601ef7a
    69bc:			; <UNDEFINED> instruction: 0xf0004620
    69c0:	ldmdbmi	fp, {r0, r1, r3, r6, r8, sl, fp, ip, sp, lr, pc}
    69c4:	ldrbtmi	r4, [r9], #-2075	; 0xfffff7e5
    69c8:			; <UNDEFINED> instruction: 0xe7384478
    69cc:	andcs	r4, r5, #425984	; 0x68000
    69d0:	ldrbtmi	r4, [r9], #-2074	; 0xfffff7e6
    69d4:			; <UNDEFINED> instruction: 0xe7324478
    69d8:	andcs	r4, r5, #409600	; 0x64000
    69dc:	ldrbtmi	r4, [r9], #-2073	; 0xfffff7e7
    69e0:			; <UNDEFINED> instruction: 0xe72c4478
    69e4:	andcs	r4, r5, #24, 18	; 0x60000
    69e8:	ldrbtmi	r4, [r9], #-2072	; 0xfffff7e8
    69ec:			; <UNDEFINED> instruction: 0xe7264478
    69f0:	andcs	r4, r5, #376832	; 0x5c000
    69f4:	ldrbtmi	r4, [r9], #-2071	; 0xfffff7e9
    69f8:			; <UNDEFINED> instruction: 0xe7204478
    69fc:	andcs	r4, r5, #360448	; 0x58000
    6a00:	ldrbtmi	r4, [r9], #-2070	; 0xfffff7ea
    6a04:			; <UNDEFINED> instruction: 0xe71a4478
    6a08:	ldrdeq	r8, [r0], -r0
    6a0c:	andeq	r8, r0, lr, ror #29
    6a10:			; <UNDEFINED> instruction: 0x00008abe
    6a14:	andeq	r8, r0, r4, ror lr
    6a18:	andeq	r8, r0, r8, ror r9
    6a1c:	andeq	r8, r0, lr, lsl lr
    6a20:	muleq	r0, r2, r9
    6a24:	andeq	r8, r0, ip, lsl #27
    6a28:			; <UNDEFINED> instruction: 0x000087be
    6a2c:	strdeq	r8, [r0], -ip
    6a30:	andeq	r8, r0, sl, asr #17
    6a34:	andeq	r8, r0, r8, ror #25
    6a38:	andeq	r8, r0, sl, ror r8
    6a3c:	ldrdeq	r8, [r0], -ip
    6a40:	strdeq	r8, [r0], -lr
    6a44:	ldrdeq	r8, [r0], -r0
    6a48:	andeq	r8, r0, r6, asr #15
    6a4c:	andeq	r8, r0, r4, asr #25
    6a50:	andeq	r8, r0, r2, lsr #18
    6a54:			; <UNDEFINED> instruction: 0x00008cb8
    6a58:	andeq	r8, r0, r2, lsl #15
    6a5c:	andeq	r8, r0, ip, lsr #25
    6a60:	ldrlt	r6, [r0, #-2115]	; 0xfffff7bd
    6a64:			; <UNDEFINED> instruction: 0x4604061b
    6a68:	stmibvs	r0!, {r3, sl, ip, lr, pc}^
    6a6c:			; <UNDEFINED> instruction: 0xf7fab108
    6a70:			; <UNDEFINED> instruction: 0x4620eed8
    6a74:			; <UNDEFINED> instruction: 0x4010e8bd
    6a78:	mrclt	7, 6, APSR_nzcv, cr0, cr10, {7}
    6a7c:			; <UNDEFINED> instruction: 0xf7fe2001
    6a80:	bvs	ff84524c <fchmod@plt+0xff843610>
    6a84:	ldm	r4!, {r0, r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    6a88:	rscle	r2, lr, r0, lsl #16
    6a8c:	andcs	r4, r5, #4, 18	; 0x10000
    6a90:	ldrbtmi	r4, [r9], #-2052	; 0xfffff7fc
    6a94:			; <UNDEFINED> instruction: 0xf7fa4478
    6a98:	bvs	fe8826c8 <fchmod@plt+0xfe880a8c>
    6a9c:	blx	744a9e <fchmod@plt+0x742e62>
    6aa0:	andeq	r8, r0, sl, lsr #17
    6aa4:	andeq	r8, r0, ip, lsl ip
    6aa8:			; <UNDEFINED> instruction: 0x4694b4f0
    6aac:	cmnlt	r7, pc, lsl #16
    6ab0:	strhlt	r6, [ip, #-140]	; 0xffffff74
    6ab4:			; <UNDEFINED> instruction: 0x5603e9d4
    6ab8:	rscsvs	fp, r5, r6, lsr r3
    6abc:	smlattlt	r5, r5, r8, r6
    6ac0:	stmiavs	r4!, {r1, r2, r3, r5, r8, sp, lr}
    6ac4:	mvnsle	r2, r0, lsl #24
    6ac8:	svccs	0x0000687f
    6acc:			; <UNDEFINED> instruction: 0x4662d1f0
    6ad0:			; <UNDEFINED> instruction: 0xf1bc2700
    6ad4:	eorle	r0, r2, r0, lsl #30
    6ad8:	mulsvs	r0, r4, r8
    6adc:	ands	fp, fp, r4, ror #18
    6ae0:	strbeq	pc, [r0, #262]!	; 0x106	; <UNPREDICTABLE>
    6ae4:	ldrdvs	pc, [r0], #134	; 0x86	; <UNPREDICTABLE>
    6ae8:	strvs	lr, [r3, -r4, asr #19]
    6aec:	tstlt	r6, lr, lsr #16
    6af0:	eorvs	r6, ip, r4, lsr r1
    6af4:	cmnlt	ip, r4, lsr #17
    6af8:	blcs	20c98 <fchmod@plt+0x1f05c>
    6afc:			; <UNDEFINED> instruction: 0xf106d1f0
    6b00:			; <UNDEFINED> instruction: 0xf8d605e4
    6b04:	strb	r6, [pc, r4, ror #1]!
    6b08:	tstlt	r3, r2, ror #16
    6b0c:	rscpl	pc, r0, r2, asr #17
    6b10:			; <UNDEFINED> instruction: 0xf8c2e7d5
    6b14:	ldrb	r5, [r2, r4, ror #1]
    6b18:	bcs	20c68 <fchmod@plt+0x1f02c>
    6b1c:	ldfltp	f5, [r0], #880	; 0x370
    6b20:	andgt	pc, r0, r1, asr #17
    6b24:	svclt	0x00004770
    6b28:	svcmi	0x00f0e92d
    6b2c:	stc	6, cr4, [sp, #-16]!
    6b30:			; <UNDEFINED> instruction: 0xf04f8b06
    6b34:	stmdavs	r2, {r8, fp}^
    6b38:			; <UNDEFINED> instruction: 0x3740f8df
    6b3c:			; <UNDEFINED> instruction: 0xf8df0792
    6b40:	rscslt	r2, r5, r0, asr #14
    6b44:	ldrbtmi	sl, [sl], #-3336	; 0xfffff2f8
    6b48:	sqtgee	f1, f3
    6b4c:			; <UNDEFINED> instruction: 0x1734f8df
    6b50:	bcs	442380 <fchmod@plt+0x440744>
    6b54:	vmla.f32	s18, s18, s6
    6b58:	ldrbtmi	r5, [r9], #-2704	; 0xfffff570
    6b5c:	bvs	fe442384 <fchmod@plt+0xfe440748>
    6b60:	beq	1242f9c <fchmod@plt+0x1241360>
    6b64:	ldmdavs	fp, {r0, r1, r3, r6, r7, fp, ip, lr}
    6b68:			; <UNDEFINED> instruction: 0xf04f9373
    6b6c:			; <UNDEFINED> instruction: 0xf04f0300
    6b70:	stmib	sp, {r8, r9}^
    6b74:	stmib	sp, {r3, r8, r9, ip, sp}^
    6b78:	movwls	r3, #49930	; 0xc30a
    6b7c:	movwcc	lr, #22981	; 0x59c5
    6b80:			; <UNDEFINED> instruction: 0x3704f8df
    6b84:	svclt	0x005861ee
    6b88:	ldrbtmi	sl, [fp], #-3357	; 0xfffff2e3
    6b8c:	stcge	15, cr11, [sp, #-288]!	; 0xfffffee0
    6b90:	bcc	2b7ac <fchmod@plt+0x29b70>
    6b94:	usatcc	pc, #20, pc, asr #17	; <UNPREDICTABLE>
    6b98:	svclt	0x0018ae10
    6b9c:	andls	r2, r2, #268435456	; 0x10000000
    6ba0:			; <UNDEFINED> instruction: 0xf8df447b
    6ba4:	orrvs	r2, r5, ip, ror #13
    6ba8:	bcc	4423d0 <fchmod@plt+0x440794>
    6bac:	blge	197d9c <fchmod@plt+0x196160>
    6bb0:	andsge	pc, r8, sp, asr #17
    6bb4:	bcs	fe4423e4 <fchmod@plt+0xfe4407a8>
    6bb8:	andsge	pc, r4, r0, asr #17
    6bbc:	bcc	4423e8 <fchmod@plt+0x4407ac>
    6bc0:	addscs	r6, r8, #93	; 0x5d
    6bc4:	mufe	f2, f0, f0
    6bc8:			; <UNDEFINED> instruction: 0xf7fa0a90
    6bcc:	shsaxmi	lr, r0, ip
    6bd0:			; <UNDEFINED> instruction: 0xf92ef001
    6bd4:	bcc	442440 <fchmod@plt+0x440804>
    6bd8:	bcs	442440 <fchmod@plt+0x440804>
    6bdc:	cfmsub32	mvax1, mvfx4, mvfx9, mvfx0
    6be0:			; <UNDEFINED> instruction: 0xf7ff1a90
    6be4:	stmdacs	r0, {r0, r1, r3, r6, r7, r8, sl, fp, ip, sp, lr, pc}
    6be8:	adchi	pc, r7, #0
    6bec:			; <UNDEFINED> instruction: 0xf1b99b02
    6bf0:	svclt	0x00080f00
    6bf4:	blcs	f7fc <fchmod@plt+0xdbc0>
    6bf8:	sbcshi	pc, r8, #64	; 0x40
    6bfc:			; <UNDEFINED> instruction: 0x462068b3
    6c00:	bcs	442470 <fchmod@plt+0x440834>
    6c04:			; <UNDEFINED> instruction: 0xf0006859
    6c08:	stmdavs	r3!, {r0, r1, r2, r7, r8, r9, sl, fp, ip, sp, lr, pc}^
    6c0c:	strle	r0, [r4], #-1947	; 0xfffff865
    6c10:			; <UNDEFINED> instruction: 0xf03369b3
    6c14:			; <UNDEFINED> instruction: 0xf0000302
    6c18:	mnfem	f0, #0.0
    6c1c:			; <UNDEFINED> instruction: 0xf1052a90
    6c20:			; <UNDEFINED> instruction: 0x46200114
    6c24:			; <UNDEFINED> instruction: 0xff9af000
    6c28:			; <UNDEFINED> instruction: 0x2668f8df
    6c2c:	tsteq	r8, r5, lsl #2	; <UNPREDICTABLE>
    6c30:	ldrbtmi	r4, [sl], #-1568	; 0xfffff9e0
    6c34:			; <UNDEFINED> instruction: 0xff92f000
    6c38:			; <UNDEFINED> instruction: 0x265cf8df
    6c3c:	strtmi	r6, [r0], -r9, lsr #22
    6c40:			; <UNDEFINED> instruction: 0xf000447a
    6c44:	stmdavs	r3!, {r0, r3, r5, r6, r8, r9, sl, fp, ip, sp, lr, pc}^
    6c48:			; <UNDEFINED> instruction: 0xf140079f
    6c4c:	stmiavs	fp!, {r0, r3, r5, r6, r7, r8, pc}^
    6c50:	blcs	20ec4 <fchmod@plt+0x1f288>
    6c54:	mvnhi	pc, r0
    6c58:			; <UNDEFINED> instruction: 0xf0002b01
    6c5c:	blcs	1270bc <fchmod@plt+0x125480>
    6c60:	stmiavs	fp!, {r0, r1, r8, ip, lr, pc}
    6c64:			; <UNDEFINED> instruction: 0xf0002b01
    6c68:	strtmi	r8, [r9], -r6, asr #5
    6c6c:			; <UNDEFINED> instruction: 0xf0014650
    6c70:	stmdavs	sl!, {r0, r1, r2, r5, r7, r8, r9, fp, ip, sp, lr, pc}
    6c74:	cmnlt	sl, r8, lsr #2
    6c78:	ldmdblt	r3, {r0, r1, r4, r7, fp, sp, lr}
    6c7c:	ldmvs	fp, {r0, r3, sp, lr, pc}
    6c80:	ldmdbvs	r9, {r0, r1, r3, r4, r5, r8, ip, sp, pc}^
    6c84:	mvnsle	r2, r0, lsl #18
    6c88:	cmpvs	r9, r9, ror #17
    6c8c:	blcs	20f00 <fchmod@plt+0x1f2c4>
    6c90:	ldmdavs	r2, {r0, r1, r2, r4, r5, r6, r7, r8, ip, lr, pc}^
    6c94:	mvnle	r2, r0, lsl #20
    6c98:	ldrdgt	pc, [r4], -r4
    6c9c:			; <UNDEFINED> instruction: 0xf01c69b3
    6ca0:	tstle	r9, r2, lsl #28
    6ca4:	svcne	0x00996af2
    6ca8:			; <UNDEFINED> instruction: 0xf0002a00
    6cac:	blcs	27534 <fchmod@plt+0x258f8>
    6cb0:	stmdbcs	r1, {r3, r4, r8, r9, sl, fp, ip, sp, pc}
    6cb4:	addhi	pc, r5, #64, 4
    6cb8:	ldrsbtvc	pc, [ip], r6	; <UNPREDICTABLE>
    6cbc:			; <UNDEFINED> instruction: 0xf0002f00
    6cc0:	cosne<illegal precision>	f0, f0
    6cc4:	vpmax.s8	d2, d0, d3
    6cc8:			; <UNDEFINED> instruction: 0xf8d68221
    6ccc:	tstlt	sl, r8, asr #1
    6cd0:	blcs	558ec <fchmod@plt+0x53cb0>
    6cd4:	subhi	pc, ip, #0, 4
    6cd8:	svceq	0x0000f1be
    6cdc:	mrshi	pc, (UNDEF: 11)	; <UNPREDICTABLE>
    6ce0:	blcs	60d74 <fchmod@plt+0x5f138>
    6ce4:	ldmibvs	r1!, {r3, r8, r9, sl, fp, ip, sp, pc}
    6ce8:	bicshi	pc, sp, r0
    6cec:	ldmdavs	r8, {r0, r1, r4, r5, r7, fp, sp, lr}^
    6cf0:			; <UNDEFINED> instruction: 0xf902f001
    6cf4:	blcs	60d88 <fchmod@plt+0x5f14c>
    6cf8:	svclt	0x001c4680
    6cfc:	strmi	r2, [r3], -r0
    6d00:	tsthi	r0, r0	; <UNPREDICTABLE>
    6d04:	tsteq	r8, r8, lsl #2	; <UNPREDICTABLE>
    6d08:	strtmi	r2, [r4], r0, lsl #14
    6d0c:	teqlt	sl, sl, lsl #18
    6d10:	strcc	r6, [r1, -ip, asr #22]
    6d14:	svclt	0x00182a01
    6d18:	svclt	0x000c2c01
    6d1c:	movwcc	r3, #4097	; 0x1001
    6d20:	stmdbcs	r0, {r0, r3, r6, fp, sp, lr}
    6d24:	blcs	7b4f4 <fchmod@plt+0x798b8>
    6d28:	vmax.u8	q2, q0, q10
    6d2c:			; <UNDEFINED> instruction: 0xf0038227
    6d30:	stmdacs	r0, {r0, r8, r9}
    6d34:	sadd16mi	fp, r8, r4
    6d38:	stmdacs	r0, {sp}
    6d3c:	subshi	pc, r0, #64	; 0x40
    6d40:			; <UNDEFINED> instruction: 0xf0014640
    6d44:	adcsmi	pc, r8, #8978432	; 0x890000
    6d48:	eorhi	pc, r3, #64	; 0x40
    6d4c:	strbmi	r6, [r0], -r3, lsr #16
    6d50:			; <UNDEFINED> instruction: 0xf0002b03
    6d54:	blcs	673a8 <fchmod@plt+0x6576c>
    6d58:	cmphi	fp, r0	; <UNPREDICTABLE>
    6d5c:			; <UNDEFINED> instruction: 0xf87cf001
    6d60:	stcle	8, cr2, [r3, #-4]
    6d64:	blcs	61018 <fchmod@plt+0x5f3dc>
    6d68:	rsbhi	pc, r0, #64	; 0x40
    6d6c:	strbmi	r6, [r0], -r3, lsr #16
    6d70:			; <UNDEFINED> instruction: 0xf0002b01
    6d74:			; <UNDEFINED> instruction: 0xf0018085
    6d78:	stmdacs	r1, {r0, r1, r2, r3, r5, r6, fp, ip, sp, lr, pc}
    6d7c:	cmnle	pc, r0, asr #12
    6d80:			; <UNDEFINED> instruction: 0xf912f001
    6d84:	strmi	r6, [r7], -r3, asr #22
    6d88:	tstle	r3, r1, lsl #22
    6d8c:	blcs	61040 <fchmod@plt+0x5f404>
    6d90:	mvnhi	pc, r0
    6d94:	ldreq	r6, [r8, r3, ror #16]
    6d98:			; <UNDEFINED> instruction: 0xf107bf4c
    6d9c:			; <UNDEFINED> instruction: 0xf107086c
    6da0:	ldreq	r0, [r9], ip, lsr #16
    6da4:	addshi	pc, sp, r0, lsl #2
    6da8:	bcs	e0e38 <fchmod@plt+0xdf1fc>
    6dac:	addshi	pc, r9, r0
    6db0:	ldmibvs	r1!, {r1, r4, r5, r6, r9, fp, sp, lr}^
    6db4:	subsle	r2, r5, r0, lsl #20
    6db8:	stmdacs	r0, {r4, fp, ip, sp, lr}
    6dbc:			; <UNDEFINED> instruction: 0x0718d052
    6dc0:	ldmibvs	r8!, {r0, r1, r2, r3, r6, r8, sl, ip, lr, pc}^
    6dc4:	suble	r2, ip, r0, lsl #16
    6dc8:	stmdacs	r0, {fp, ip, sp, lr}
    6dcc:	stmdbcs	r6, {r0, r3, r6, ip, lr, pc}
    6dd0:	ldmdbvs	sl!, {r1, ip, lr, pc}^
    6dd4:	suble	r2, r9, r6, lsl #20
    6dd8:	stmdavs	sl!, {r0, r6, r9, sl, lr}
    6ddc:	movteq	pc, #963	; 0x3c3	; <UNPREDICTABLE>
    6de0:			; <UNDEFINED> instruction: 0xf1054638
    6de4:			; <UNDEFINED> instruction: 0xf7ff0b40
    6de8:			; <UNDEFINED> instruction: 0x46c4fe5f
    6dec:	strbmi	r4, [r6], r8, lsr #13
    6df0:	ldfeqd	f7, [r0], {12}
    6df4:			; <UNDEFINED> instruction: 0x000fe8be
    6df8:	ldmdaeq	r0, {r3, r8, ip, sp, lr, pc}
    6dfc:			; <UNDEFINED> instruction: 0xf84c45de
    6e00:			; <UNDEFINED> instruction: 0xf84c0c10
    6e04:			; <UNDEFINED> instruction: 0xf84c1c0c
    6e08:			; <UNDEFINED> instruction: 0xf84c2c08
    6e0c:	mvnle	r3, r4, lsl #24
    6e10:			; <UNDEFINED> instruction: 0xf0136863
    6e14:			; <UNDEFINED> instruction: 0xf0000802
    6e18:			; <UNDEFINED> instruction: 0x06db8094
    6e1c:			; <UNDEFINED> instruction: 0xf8d6bf5c
    6e20:			; <UNDEFINED> instruction: 0xf8c730b8
    6e24:	blls	d30ec <fchmod@plt+0xd14b0>
    6e28:	andsvs	fp, pc, r3, lsl #2
    6e2c:			; <UNDEFINED> instruction: 0xf1096a22
    6e30:	bvs	18c923c <fchmod@plt+0x18c7600>
    6e34:			; <UNDEFINED> instruction: 0xf4ff429a
    6e38:	stmdage	sl, {r2, r6, r7, r9, sl, fp, sp, pc}
    6e3c:	blx	bc2e4c <fchmod@plt+0xbc1210>
    6e40:	ldrbcs	pc, [r8], #-2271	; 0xfffff721	; <UNPREDICTABLE>
    6e44:	ldrtcc	pc, [r4], #-2271	; 0xfffff721	; <UNPREDICTABLE>
    6e48:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    6e4c:	blls	1ce0ebc <fchmod@plt+0x1cdf280>
    6e50:			; <UNDEFINED> instruction: 0xf040405a
    6e54:			; <UNDEFINED> instruction: 0x46488211
    6e58:	ldc	0, cr11, [sp], #468	; 0x1d4
    6e5c:	pop	{r1, r2, r8, r9, fp, pc}
    6e60:	ldrshvs	r8, [sl, #240]!	; 0xf0
    6e64:	adcsle	r2, r7, r6, lsl #18
    6e68:	ldrtle	r0, [r2], #1818	; 0x71a
    6e6c:	ldmibvs	r3!, {r0, r3, r4, r5, r6, r8, sp, lr}^
    6e70:	svclt	0x00182b05
    6e74:			; <UNDEFINED> instruction: 0xd1af6863
    6e78:	stmdavs	r3!, {r1, r4, r5, r9, fp, sp, lr}^
    6e7c:			; <UNDEFINED> instruction: 0xe7ab61ba
    6e80:			; <UNDEFINED> instruction: 0xf00168e9
    6e84:	strmi	pc, [r7], -r1, ror #17
    6e88:			; <UNDEFINED> instruction: 0xf8dfe784
    6e8c:	andcs	r1, r5, #20, 8	; 0x14000000
    6e90:	ldreq	pc, [r0], #-2271	; 0xfffff721
    6e94:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
    6e98:	stc	7, cr15, [r8, #-1000]	; 0xfffffc18
    6e9c:	strcs	pc, [r8], #-2271	; 0xfffff721
    6ea0:			; <UNDEFINED> instruction: 0x4601447a
    6ea4:			; <UNDEFINED> instruction: 0xf0004620
    6ea8:	stmiavs	fp!, {r0, r1, r2, r3, r5, r6, r7, r9, fp, ip, sp, lr, pc}^
    6eac:	stmdblt	r3!, {r0, r1, r3, r4, r7, fp, sp, lr}
    6eb0:			; <UNDEFINED> instruction: 0xf0032001
    6eb4:	stmvs	r3, {r0, r2, r3, r5, fp, ip, sp, lr, pc}
    6eb8:	blcs	5f260 <fchmod@plt+0x5d624>
    6ebc:	mcrge	4, 6, pc, cr15, cr15, {3}	; <UNPREDICTABLE>
    6ec0:	blcs	61174 <fchmod@plt+0x5f538>
    6ec4:	mrcge	4, 6, APSR_nzcv, cr1, cr15, {3}
    6ec8:	andcs	r4, r5, #248, 18	; 0x3e0000
    6ecc:	ldrbtmi	r4, [r9], #-2296	; 0xfffff708
    6ed0:			; <UNDEFINED> instruction: 0xf7fa4478
    6ed4:	bmi	ffe0228c <fchmod@plt+0xffe00650>
    6ed8:			; <UNDEFINED> instruction: 0x4601447a
    6edc:			; <UNDEFINED> instruction: 0xf0004620
    6ee0:			; <UNDEFINED> instruction: 0xf108fabb
    6ee4:	ldrbmi	r0, [r8], -ip, lsr #22
    6ee8:	blx	fe042ef8 <fchmod@plt+0xfe0412bc>
    6eec:			; <UNDEFINED> instruction: 0xf0402800
    6ef0:	stmdavs	r3!, {r0, r2, r4, r5, r6, r7, pc}^
    6ef4:	ldmibvs	r1!, {r2, r3, r4, r6, r8, r9, sl, sp, lr, pc}
    6ef8:			; <UNDEFINED> instruction: 0xf0002900
    6efc:	stmdavs	r3!, {r3, r5, r7, pc}
    6f00:			; <UNDEFINED> instruction: 0xf43f2b01
    6f04:			; <UNDEFINED> instruction: 0xf00caef3
    6f08:	b	1709f18 <fchmod@plt+0x17082dc>
    6f0c:			; <UNDEFINED> instruction: 0xf47f0301
    6f10:	ldmdbvs	r1!, {r0, r2, r3, r5, r6, r7, r9, sl, fp, sp, pc}^
    6f14:	movwmi	r6, #47411	; 0xb933
    6f18:	mcrge	4, 7, pc, cr8, cr15, {3}	; <UNPREDICTABLE>
    6f1c:			; <UNDEFINED> instruction: 0xf0004628
    6f20:	strbt	pc, [r3], r7, lsr #30	; <UNPREDICTABLE>
    6f24:			; <UNDEFINED> instruction: 0x460369b0
    6f28:			; <UNDEFINED> instruction: 0xf43f2800
    6f2c:	stmiavs	fp!, {r0, r1, r3, r5, r6, r7, r9, sl, fp, sp, pc}
    6f30:	svclt	0x00182801
    6f34:	svclt	0x000b2b01
    6f38:	andcs	r2, r0, r1
    6f3c:	movwcs	r2, #4864	; 0x1300
    6f40:	ldmdbvs	r1!, {r5, r6, r7, r9, sl, sp, lr, pc}
    6f44:			; <UNDEFINED> instruction: 0xf0004638
    6f48:	uadd16mi	pc, r1, r1	; <UNPREDICTABLE>
    6f4c:			; <UNDEFINED> instruction: 0xf0004638
    6f50:	ldmibvs	r1!, {r0, r3, r8, r9, sl, fp, ip, sp, lr, pc}
    6f54:			; <UNDEFINED> instruction: 0xf0004638
    6f58:	bge	6c6a84 <fchmod@plt+0x6c4e48>
    6f5c:	msreq	CPSR_, #-1073741823	; 0xc0000001
    6f60:	ldrd	pc, [r8], #134	; 0x86
    6f64:			; <UNDEFINED> instruction: 0xf107ca07
    6f68:	stm	r3, {r2, r4, r5, r7, sl, fp}
    6f6c:	ldmib	sp, {r0, r1, r2}^
    6f70:			; <UNDEFINED> instruction: 0xf8c7013f
    6f74:			; <UNDEFINED> instruction: 0xf8c780b0
    6f78:	strmi	lr, [r3], -r0, asr #1
    6f7c:	andeq	lr, r3, ip, lsl #17
    6f80:	ldrb	fp, [r0, -r8, lsr #18]
    6f84:	ldmvs	fp, {r0, r1, r2, r3, r4, sp, lr}^
    6f88:			; <UNDEFINED> instruction: 0xf43f2b00
    6f8c:	ldmdavs	r8, {r2, r3, r6, r8, r9, sl, fp, sp, pc}
    6f90:	rscsle	r4, r7, r0, asr r5
    6f94:			; <UNDEFINED> instruction: 0xf0012103
    6f98:	strtmi	pc, [r9], -r1, lsl #21
    6f9c:	strmi	r2, [r4], -r3, lsl #4
    6fa0:			; <UNDEFINED> instruction: 0xf0014650
    6fa4:	blmi	ff145910 <fchmod@plt+0xff143cd4>
    6fa8:	mvnne	pc, r0, asr #4
    6fac:			; <UNDEFINED> instruction: 0xf103447b
    6fb0:	blmi	ff087808 <fchmod@plt+0xff085bcc>
    6fb4:	stmib	sp, {r0, r1, r3, r4, r5, r6, sl, lr}^
    6fb8:	stmiami	r1, {lr}^
    6fbc:			; <UNDEFINED> instruction: 0xf7fd4478
    6fc0:	blcs	186e5c <fchmod@plt+0x185220>
    6fc4:	msrhi	CPSR_sx, r0
    6fc8:	ldrdcs	pc, [r8], #134	; 0x86
    6fcc:			; <UNDEFINED> instruction: 0xf47f2a00
    6fd0:	blcs	1b29d4 <fchmod@plt+0x1b0d98>
    6fd4:	msrhi	CPSR_s, r0
    6fd8:	smlsdeq	r3, lr, sl, lr
    6fdc:	mrcge	4, 3, APSR_nzcv, cr12, cr15, {3}
    6fe0:	blcs	21e94 <fchmod@plt+0x20258>
    6fe4:	ldmibmi	r7!, {r0, r1, r4, r5, ip, lr, pc}
    6fe8:	ldmmi	r7!, {r0, r2, r9, sp}
    6fec:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
    6ff0:	mrrc	7, 15, pc, ip, cr10	; <UNPREDICTABLE>
    6ff4:	ldrbmi	r9, [r0], -r4
    6ff8:	blx	fe9c3004 <fchmod@plt+0xfe9c13c8>
    6ffc:	strmi	r9, [r2], -r4, lsl #18
    7000:			; <UNDEFINED> instruction: 0xf0004620
    7004:			; <UNDEFINED> instruction: 0xf8d4fa41
    7008:			; <UNDEFINED> instruction: 0x63afc004
    700c:	cdpeq	0, 0, cr15, cr2, cr12, {0}
    7010:	ldmibvs	r3!, {r1, r5, r6, r9, sl, sp, lr, pc}
    7014:			; <UNDEFINED> instruction: 0xf47f2b00
    7018:			; <UNDEFINED> instruction: 0xf000aea1
    701c:	ssat	pc, #6, sp, lsl #30	; <UNPREDICTABLE>
    7020:	blcs	a16f4 <fchmod@plt+0x9fab8>
    7024:	svcge	0x0041f67f
    7028:	ldmvs	fp, {r0, r1, r3, r5, r6, r7, fp, sp, lr}
    702c:			; <UNDEFINED> instruction: 0xf47f2b00
    7030:	stmibmi	r6!, {r0, r1, r4, r9, sl, fp, sp, pc}
    7034:	stmiami	r6!, {r0, r2, r9, sp}
    7038:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
    703c:	ldc	7, cr15, [r6], #-1000	; 0xfffffc18
    7040:	ldrbtmi	r4, [sl], #-2724	; 0xfffff55c
    7044:	strtmi	r4, [r0], -r1, lsl #12
    7048:	blx	7c3050 <fchmod@plt+0x7c1414>
    704c:	ldmdbvs	r1!, {r0, r2, r3, r5, r8, r9, sl, sp, lr, pc}^
    7050:	cmnle	fp, r0, lsl #18
    7054:	blcc	a1528 <fchmod@plt+0x9f8ec>
    7058:	ldmdble	sp, {r1, r8, r9, fp, sp}
    705c:	blcs	610f0 <fchmod@plt+0x5f4b4>
    7060:	svcge	0x0051f47f
    7064:	blcs	61538 <fchmod@plt+0x5f8fc>
    7068:	tstcs	r0, r8, lsl pc
    706c:			; <UNDEFINED> instruction: 0xf8d4d026
    7070:			; <UNDEFINED> instruction: 0xf01cc004
    7074:			; <UNDEFINED> instruction: 0xf43f0f02
    7078:	ldrt	sl, [r7], -sp, asr #30
    707c:	cdp2	0, 14, cr15, cr12, cr0, {0}
    7080:	strbmi	r2, [r0], -r1, lsl #16
    7084:	mrcge	4, 7, APSR_nzcv, cr12, cr15, {3}
    7088:	blcs	6133c <fchmod@plt+0x5f700>
    708c:	mrcge	4, 7, APSR_nzcv, cr8, cr15, {1}
    7090:			; <UNDEFINED> instruction: 0xff8af000
    7094:	ldrbt	r4, [sp], -r7, lsl #12
    7098:			; <UNDEFINED> instruction: 0xf0004650
    709c:	stmdavs	r3!, {r0, r1, r2, r5, r6, r9, sl, fp, ip, sp, lr, pc}
    70a0:	blcs	6176c <fchmod@plt+0x5fb30>
    70a4:	stmdbcs	r0, {r0, r1, r2, r4, r8, ip, lr, pc}
    70a8:	mcrge	4, 1, pc, cr0, cr15, {3}	; <UNPREDICTABLE>
    70ac:	stmdbcs	r0, {r0, r4, r5, r6, r8, fp, sp, lr}
    70b0:	ldmdbvs	r3!, {r0, r2, r3, r4, r6, r7, r8, ip, lr, pc}
    70b4:	svclt	0x00182b01
    70b8:	bicsle	r2, r8, r0, lsl #2
    70bc:	ldmvs	fp, {r0, r1, r3, r5, r6, r7, fp, sp, lr}
    70c0:	svclt	0x001c2b01
    70c4:	ldrdgt	pc, [r4], -r4
    70c8:	bicsle	r2, r2, r0, lsl #2
    70cc:	ldrbmi	r2, [r0], -r0, lsl #2
    70d0:	cdp2	0, 4, cr15, cr12, cr0, {0}
    70d4:			; <UNDEFINED> instruction: 0xf8d469b1
    70d8:	ldr	ip, [r4, -r4]
    70dc:	eoreq	pc, ip, r5, lsl #2
    70e0:			; <UNDEFINED> instruction: 0xf0024659
    70e4:	stmdacs	r0, {r0, r1, r4, r7, r8, fp, ip, sp, lr, pc}
    70e8:	svcge	0x0003f6bf
    70ec:	stmdbcs	r1, {r0, r3, r5, r6, r8, sl, sp, lr, pc}
    70f0:	ldrsbtvc	pc, [ip], r6	; <UNPREDICTABLE>
    70f4:	stclge	6, cr15, [r2, #252]!	; 0xfc
    70f8:	eoreq	pc, ip, #1073741825	; 0x40000001
    70fc:	stmdaeq	r8!, {r0, r2, r3, r8, ip, sp, lr, pc}^
    7100:	stm	r8, {r0, r1, r2, r9, fp, lr, pc}
    7104:	svccs	0x00000007
    7108:	svcge	0x005ef43f
    710c:	andcs	r4, r5, #1867776	; 0x1c8000
    7110:	ldrbtmi	r4, [r9], #-2162	; 0xfffff78e
    7114:			; <UNDEFINED> instruction: 0xf7fa4478
    7118:	andls	lr, r2, sl, asr #23
    711c:			; <UNDEFINED> instruction: 0xf0014650
    7120:	stmdbls	r2, {r0, r1, r4, r9, fp, ip, sp, lr, pc}
    7124:	strtmi	r4, [r0], -r2, lsl #12
    7128:			; <UNDEFINED> instruction: 0xf996f000
    712c:	blcs	611c0 <fchmod@plt+0x5f584>
    7130:	tstcs	r0, r8, lsl pc
    7134:	mcrge	4, 7, pc, cr7, cr15, {3}	; <UNPREDICTABLE>
    7138:	stmdage	sl, {r0, r1, r3, r4, r7, r8, r9, sl, sp, lr, pc}
    713c:			; <UNDEFINED> instruction: 0xf8aef002
    7140:			; <UNDEFINED> instruction: 0xf1b99b02
    7144:	svclt	0x00180f00
    7148:	blcs	fd50 <fchmod@plt+0xe114>
    714c:	mrcge	4, 3, APSR_nzcv, cr8, cr15, {1}
    7150:	andcs	r4, r5, #1622016	; 0x18c000
    7154:	ldrbtmi	r4, [r9], #-2147	; 0xfffff79d
    7158:			; <UNDEFINED> instruction: 0xf7fa4478
    715c:	bvs	fe882004 <fchmod@plt+0xfe8803c8>
    7160:			; <UNDEFINED> instruction: 0xff9cf7fd
    7164:	strbmi	r6, [r0], -r9, ror #17
    7168:			; <UNDEFINED> instruction: 0xff6ef000
    716c:	ldr	r4, [r1], -r7, lsl #12
    7170:	andcs	r4, r5, #1523712	; 0x174000
    7174:	ldrbtmi	r4, [r9], #-2141	; 0xfffff7a3
    7178:			; <UNDEFINED> instruction: 0xe7cc4478
    717c:	andcs	r4, r5, #92, 18	; 0x170000
    7180:	ldrbtmi	r4, [r9], #-2140	; 0xfffff7a4
    7184:			; <UNDEFINED> instruction: 0xf7fa4478
    7188:			; <UNDEFINED> instruction: 0x4601eb92
    718c:			; <UNDEFINED> instruction: 0xf0004620
    7190:			; <UNDEFINED> instruction: 0xf8d8f963
    7194:	vst4.8	{d16-d19}, [pc], r4
    7198:	blmi	15e387c <fchmod@plt+0x15e1c40>
    719c:	andls	r4, r0, r7, asr sl
    71a0:	ldmdami	r7, {r0, r1, r3, r4, r5, r6, sl, lr}^
    71a4:	ldrbtmi	r4, [r8], #-1146	; 0xfffffb86
    71a8:	mrc2	7, 5, pc, cr0, cr13, {7}
    71ac:	andcs	r4, r5, #1392640	; 0x154000
    71b0:	ldrbtmi	r4, [r9], #-2133	; 0xfffff7ab
    71b4:			; <UNDEFINED> instruction: 0xf7fa4478
    71b8:			; <UNDEFINED> instruction: 0x4601eb7a
    71bc:			; <UNDEFINED> instruction: 0xf0004620
    71c0:	ldmdbmi	r2, {r0, r1, r3, r6, r8, fp, ip, sp, lr, pc}^
    71c4:	ldmdami	r2, {r0, r2, r9, sp}^
    71c8:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
    71cc:	bl	1bc51bc <fchmod@plt+0x1bc3580>
    71d0:	bmi	1459f18 <fchmod@plt+0x14582dc>
    71d4:	ldrbtmi	r4, [sl], #-1147	; 0xfffffb85
    71d8:	strtmi	r4, [r0], -r1, lsl #12
    71dc:			; <UNDEFINED> instruction: 0xf93cf000
    71e0:	andcs	r4, r5, #1277952	; 0x138000
    71e4:	ldrbtmi	r4, [r9], #-2126	; 0xfffff7b2
    71e8:			; <UNDEFINED> instruction: 0xf7fa4478
    71ec:	strmi	lr, [r1], -r0, ror #22
    71f0:			; <UNDEFINED> instruction: 0xf0004620
    71f4:	stmdbmi	fp, {r0, r4, r5, r8, fp, ip, sp, lr, pc}^
    71f8:	stmdami	fp, {r0, r2, r9, sp}^
    71fc:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
    7200:	bl	15451f0 <fchmod@plt+0x15435b4>
    7204:	bmi	1299f30 <fchmod@plt+0x12982f4>
    7208:	ldrbtmi	r4, [sl], #-1147	; 0xfffffb85
    720c:	strtmi	r4, [r0], -r1, lsl #12
    7210:			; <UNDEFINED> instruction: 0xf922f000
    7214:	ldrmi	r4, [sl], -r7, asr #18
    7218:	ldrbtmi	r4, [r9], #-2119	; 0xfffff7b9
    721c:			; <UNDEFINED> instruction: 0xe77a4478
    7220:	andcs	r4, r5, #1146880	; 0x118000
    7224:	ldrbtmi	r4, [r9], #-2118	; 0xfffff7ba
    7228:			; <UNDEFINED> instruction: 0xe7744478
    722c:	andcs	r4, r5, #1130496	; 0x114000
    7230:	strcs	r4, [ip], #-2117	; 0xfffff7bb
    7234:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
    7238:	bl	e45228 <fchmod@plt+0xe435ec>
    723c:	strtmi	r2, [r9], -r3, lsl #4
    7240:	ldrbmi	r4, [r0], -r6, lsl #12
    7244:			; <UNDEFINED> instruction: 0xf908f001
    7248:	strmi	r2, [r7], -r1, lsl #2
    724c:	eoreq	pc, ip, r5, lsl #2
    7250:	blx	1ac3258 <fchmod@plt+0x1ac161c>
    7254:	blmi	f61510 <fchmod@plt+0xf5f8d4>
    7258:	blx	118b46 <fchmod@plt+0x116f0a>
    725c:	strmi	pc, [r2], -r5, lsl #8
    7260:	ldrdeq	pc, [r4], -r8
    7264:	stmdals	r5, {r0, ip, pc}
    7268:	ldrtmi	r5, [r0], -r5, asr #17
    726c:	stmdbpl	ip!, {r3, r4, r5, r8, r9, fp, lr}
    7270:	strls	r4, [r0], #-1147	; 0xfffffb85
    7274:			; <UNDEFINED> instruction: 0xff12f7fd
    7278:	bl	945268 <fchmod@plt+0x94362c>
    727c:	andeq	r0, r0, ip, lsr #3
    7280:	strdeq	r8, [r0], -lr
    7284:	muleq	r1, r2, r2
    7288:	andeq	fp, r1, r2, ror #4
    728c:			; <UNDEFINED> instruction: 0xfffff8b9
    7290:	strdeq	r8, [r0], -r0
    7294:	andeq	r8, r0, r6, ror r7
    7298:	andeq	r8, r0, r4, ror r7
    729c:	andeq	sl, r1, r4, lsr #31
    72a0:	andeq	r8, r0, ip, asr #10
    72a4:	andeq	r8, r0, sl, lsl r8
    72a8:	andeq	r8, r0, r0, lsr r5
    72ac:	andeq	r8, r0, lr, lsr #10
    72b0:	andeq	r8, r0, r0, ror #15
    72b4:	andeq	r8, r0, r8, asr r5
    72b8:	muleq	r0, r4, r9
    72bc:	ldrdeq	r8, [r0], -r4
    72c0:	andeq	r8, r0, r8, lsr r7
    72c4:	andeq	r8, r0, r0, lsr #11
    72c8:	andeq	r8, r0, r2, asr #13
    72cc:	andeq	r8, r0, r4, lsl #7
    72d0:	andeq	r8, r0, r6, ror r6
    72d4:	andeq	r8, r0, lr, lsl #7
    72d8:			; <UNDEFINED> instruction: 0x000083ba
    72dc:	muleq	r0, ip, r5
    72e0:	andeq	r8, r0, sl, ror r6
    72e4:	andeq	r8, r0, r8, asr r5
    72e8:			; <UNDEFINED> instruction: 0x000083b6
    72ec:	andeq	r8, r0, r8, lsr r5
    72f0:	andeq	r8, r0, r6, asr #8
    72f4:	andeq	r8, r0, ip, lsr #10
    72f8:	andeq	r8, r0, r8, lsl r5
    72fc:	muleq	r0, ip, r7
    7300:	andeq	r8, r0, lr, asr #10
    7304:			; <UNDEFINED> instruction: 0x000081b2
    7308:	strdeq	r8, [r0], -ip
    730c:	andeq	r8, r0, ip, lsr #5
    7310:	andeq	r8, r0, r6, ror #9
    7314:	andeq	r8, r0, r0, ror #5
    7318:	andeq	r8, r0, r6, ror #5
    731c:	andeq	r8, r0, r2, asr r4
    7320:	andeq	r8, r0, r8, asr #9
    7324:	andeq	r8, r0, r8, asr #4
    7328:			; <UNDEFINED> instruction: 0x000084b2
    732c:	strdeq	r8, [r0], -r4
    7330:	andeq	r8, r0, r6, lsr #4
    7334:	andeq	r8, r0, r2, ror #5
    7338:	muleq	r0, r4, r4
    733c:	andeq	r8, r0, r6, lsr r3
    7340:	andeq	r8, r0, r8, lsl #9
    7344:	ldrdeq	r8, [r0], -ip
    7348:	andeq	r8, r0, sl, ror r4
    734c:	andeq	r0, r0, r8, ror #3
    7350:	andeq	r8, r0, ip, lsl #10
    7354:			; <UNDEFINED> instruction: 0x4615b538
    7358:			; <UNDEFINED> instruction: 0xf940f7ff
    735c:			; <UNDEFINED> instruction: 0xf7ff4604
    7360:			; <UNDEFINED> instruction: 0x4629f979
    7364:			; <UNDEFINED> instruction: 0xf7ff4620
    7368:			; <UNDEFINED> instruction: 0x4605fbdf
    736c:			; <UNDEFINED> instruction: 0xf7ff4620
    7370:			; <UNDEFINED> instruction: 0x4628fb77
    7374:	svclt	0x0000bd38
    7378:			; <UNDEFINED> instruction: 0xf5adb5f0
    737c:	stcmi	13, cr7, [ip, #-28]!	; 0xffffffe4
    7380:	blmi	b32f9c <fchmod@plt+0xb31360>
    7384:	ldrbtmi	r4, [sp], #-1540	; 0xfffff9fc
    7388:	ldrtmi	r4, [r8], -lr, lsl #12
    738c:	stmiapl	fp!, {r0, r5, r7, r9, fp, sp, lr}^
    7390:	addvc	pc, r0, #1325400064	; 0x4f000000
    7394:	orrls	r6, r5, #1769472	; 0x1b0000
    7398:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    739c:	blx	feac33aa <fchmod@plt+0xfeac176e>
    73a0:	tstlt	r0, #96, 18	; 0x180000
    73a4:	ldmdavs	fp, {r0, r1, fp, sp, lr}^
    73a8:	stmibvs	r1!, {r0, r1, r3, r4, r5, r6, r7, r8, ip, sp, pc}
    73ac:			; <UNDEFINED> instruction: 0xf0012201
    73b0:	stclge	8, cr15, [r5, #-332]	; 0xfffffeb4
    73b4:	addvc	pc, r0, #1325400064	; 0x4f000000
    73b8:	strtmi	r4, [r8], -r1, lsl #12
    73bc:	blx	fe6c33ca <fchmod@plt+0xfe6c178e>
    73c0:	ldmdami	lr, {r0, r2, r3, r4, r8, fp, lr}
    73c4:	ldrbtmi	r2, [r9], #-517	; 0xfffffdfb
    73c8:			; <UNDEFINED> instruction: 0xf7fa4478
    73cc:	blvs	941d94 <fchmod@plt+0x940158>
    73d0:	addvs	pc, r0, #1325400064	; 0x4f000000
    73d4:	strls	r2, [r2, #-257]	; 0xfffffeff
    73d8:	stmib	sp, {r0, r1, r9, sl, ip, pc}^
    73dc:	strmi	r7, [r3], -r0, lsl #8
    73e0:	ldrbtmi	r4, [r8], #-2071	; 0xfffff7e9
    73e4:	bl	e453d4 <fchmod@plt+0xe43798>
    73e8:	ldmdbmi	r6, {r1, r4, sp, lr, pc}
    73ec:	ldmdami	r6, {r0, r2, r9, sp}
    73f0:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
    73f4:	b	16c53e4 <fchmod@plt+0x16c37a8>
    73f8:			; <UNDEFINED> instruction: 0xf44f6b24
    73fc:	smlabbcs	r1, r0, r2, r6
    7400:	strls	r9, [r0, -r2, lsl #12]
    7404:	strmi	r9, [r3], -r1, lsl #8
    7408:	ldrbtmi	r4, [r8], #-2064	; 0xfffff7f0
    740c:	bl	9453fc <fchmod@plt+0x9437c0>
    7410:	blmi	219c54 <fchmod@plt+0x218018>
    7414:	stmdami	pc, {r1, r3, r4, r5, r6, sl, lr}	; <UNPREDICTABLE>
    7418:	ldrbtmi	r5, [r8], #-2259	; 0xfffff72d
    741c:	blls	fe16148c <fchmod@plt+0xfe15f850>
    7420:	qaddle	r4, sl, r2
    7424:	cfstr32vc	mvfx15, [r7, #-52]	; 0xffffffcc
    7428:			; <UNDEFINED> instruction: 0xf7fabdf0
    742c:	svclt	0x0000ea4c
    7430:	andeq	sl, r1, r6, ror #20
    7434:	andeq	r0, r0, ip, lsr #3
    7438:	muleq	r0, lr, r5
    743c:	andeq	r8, r0, r8, ror #5
    7440:	muleq	r1, r6, sp
    7444:			; <UNDEFINED> instruction: 0x000085b4
    7448:			; <UNDEFINED> instruction: 0x000082be
    744c:	andeq	fp, r1, lr, ror #26
    7450:	ldrdeq	sl, [r1], -r8
    7454:	andeq	fp, r1, lr, asr sp
    7458:	stmdbmi	r9, {r1, r2, r3, sl, ip, sp, pc}
    745c:	addlt	fp, r2, r0, lsl #10
    7460:	blge	d9c88 <fchmod@plt+0xd804c>
    7464:	stmpl	sl, {r0, r3, r4, r5, r6, sl, lr}
    7468:	blne	1455bc <fchmod@plt+0x143980>
    746c:	andls	r6, r1, #1179648	; 0x120000
    7470:	andeq	pc, r0, #79	; 0x4f
    7474:			; <UNDEFINED> instruction: 0xf7ff9300
    7478:	stmdbls	r0, {r0, r1, r2, r3, r4, r5, r6, r8, r9, sl, fp, ip, sp, lr, pc}
    747c:	mcr2	7, 1, pc, cr6, cr13, {7}	; <UNPREDICTABLE>
    7480:	andeq	sl, r1, r8, lsl #19
    7484:	andeq	r0, r0, ip, lsr #3
    7488:	ldmdbmi	r1, {r1, r2, r3, sl, ip, sp, pc}
    748c:	addlt	fp, r2, r0, lsl #10
    7490:	blge	d9cd8 <fchmod@plt+0xd809c>
    7494:	stmpl	sl, {r0, r3, r4, r5, r6, sl, lr}
    7498:	blne	1455ec <fchmod@plt+0x1439b0>
    749c:	andls	r6, r1, #1179648	; 0x120000
    74a0:	andeq	pc, r0, #79	; 0x4f
    74a4:			; <UNDEFINED> instruction: 0xf7ff9300
    74a8:	stmdbls	r0, {r0, r1, r2, r5, r6, r8, r9, sl, fp, ip, sp, lr, pc}
    74ac:			; <UNDEFINED> instruction: 0xf9acf001
    74b0:	blmi	219cdc <fchmod@plt+0x2180a0>
    74b4:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    74b8:	blls	61528 <fchmod@plt+0x5f8ec>
    74bc:	qaddle	r4, sl, r4
    74c0:			; <UNDEFINED> instruction: 0xf85db002
    74c4:	andlt	lr, r3, r4, lsl #22
    74c8:			; <UNDEFINED> instruction: 0xf7fa4770
    74cc:	svclt	0x0000e9fc
    74d0:	andeq	sl, r1, r8, asr r9
    74d4:	andeq	r0, r0, ip, lsr #3
    74d8:	andeq	sl, r1, r8, lsr r9
    74dc:	ldrlt	fp, [r0, #-1038]	; 0xfffffbf2
    74e0:	ldcmi	0, cr11, [r9], {133}	; 0x85
    74e4:	bmi	672108 <fchmod@plt+0x6704cc>
    74e8:			; <UNDEFINED> instruction: 0xf853447c
    74ec:	stmiapl	r2!, {r2, r8, r9, fp, ip}
    74f0:	ldmdavs	r2, {r2, r9, sl, lr}
    74f4:			; <UNDEFINED> instruction: 0xf04f9203
    74f8:	movwls	r0, #4608	; 0x1200
    74fc:			; <UNDEFINED> instruction: 0xff3cf7ff
    7500:	strmi	r9, [r1], -r1, lsl #20
    7504:			; <UNDEFINED> instruction: 0xf7fea802
    7508:	stmiavs	r3!, {r0, r3, r5, r6, r8, fp, ip, sp, lr, pc}
    750c:	blcs	6199c <fchmod@plt+0x5fd60>
    7510:	tstle	r3, r2, lsl #18
    7514:	ldrbtmi	r4, [r8], #-2062	; 0xfffff7f2
    7518:			; <UNDEFINED> instruction: 0xf9aef001
    751c:			; <UNDEFINED> instruction: 0xf7fa9802
    7520:	bmi	341b28 <fchmod@plt+0x33feec>
    7524:	ldrbtmi	r4, [sl], #-2825	; 0xfffff4f7
    7528:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    752c:	subsmi	r9, sl, r3, lsl #22
    7530:	andlt	sp, r5, r8, lsl #2
    7534:			; <UNDEFINED> instruction: 0x4010e8bd
    7538:	ldrbmi	fp, [r0, -r3]!
    753c:	ldrbtmi	r4, [r8], #-2054	; 0xfffff7fa
    7540:	stc2	7, cr15, [ip, #1012]!	; 0x3f4
    7544:	ldmib	lr!, {r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    7548:	andeq	sl, r1, r4, lsl #18
    754c:	andeq	r0, r0, ip, lsr #3
    7550:	andeq	r7, r0, r6, ror #13
    7554:	andeq	sl, r1, r6, asr #17
    7558:			; <UNDEFINED> instruction: 0x000076be
    755c:			; <UNDEFINED> instruction: 0x4603b538
    7560:	cmnlt	r8, r0, lsl #16
    7564:	and	r4, r1, sp, lsl #12
    7568:	cmplt	r8, r0, ror #18
    756c:	ldrmi	r4, [ip], -r9, lsr #12
    7570:	ldmib	ip, {r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    7574:	tsteq	r4, #4, 2	; <UNPREDICTABLE>
    7578:	mvnsle	r2, r0, lsl #16
    757c:	ldclt	6, cr4, [r8, #-128]!	; 0xffffff80
    7580:	strtmi	r4, [r0], -r4, lsl #12
    7584:	svclt	0x0000bd38
    7588:			; <UNDEFINED> instruction: 0x4604b538
    758c:	strmi	fp, [sp], -r8, asr #2
    7590:	stmdavs	r4!, {r0, sp, lr, pc}
    7594:	stmdavs	r0!, {r2, r3, r5, r8, ip, sp, pc}^
    7598:			; <UNDEFINED> instruction: 0xf7fa4629
    759c:	stmdacs	r0, {r3, r6, r7, r8, fp, sp, lr, pc}
    75a0:			; <UNDEFINED> instruction: 0x4620d1f7
    75a4:	svclt	0x0000bd38
    75a8:			; <UNDEFINED> instruction: 0x4605b570
    75ac:	addlt	r7, r4, r0, lsl #16
    75b0:	teqcs	r8, r0	; <illegal shifter operand>
    75b4:			; <UNDEFINED> instruction: 0xf8bef7fd
    75b8:	eorsle	r2, r7, r0, lsl #16
    75bc:	blmi	85618 <fchmod@plt+0x839dc>
    75c0:	mnfmi<illegal precision>	f3, f4
    75c4:	teqcs	r8, lr, ror r4
    75c8:			; <UNDEFINED> instruction: 0xf7fd4620
    75cc:			; <UNDEFINED> instruction: 0x4621f8b3
    75d0:	ldrtmi	r4, [r0], -r3, lsl #12
    75d4:			; <UNDEFINED> instruction: 0xf7fab913
    75d8:	teqlt	r0, lr, lsr #20
    75dc:	blmi	85638 <fchmod@plt+0x839fc>
    75e0:	mvnsle	r2, r0, lsl #24
    75e4:	andlt	r2, r4, r0
    75e8:	ldmdbmi	r6, {r4, r5, r6, r8, sl, fp, ip, sp, pc}
    75ec:	ldmdami	r6, {r0, r2, r9, sp}
    75f0:	cfldrsmi	mvf4, [r6, #-484]	; 0xfffffe1c
    75f4:			; <UNDEFINED> instruction: 0xf7fa4478
    75f8:	ldrbtmi	lr, [sp], #-2394	; 0xfffff6a6
    75fc:	strvs	pc, [r0, #1285]	; 0x505
    7600:			; <UNDEFINED> instruction: 0x46192396
    7604:	stmib	sp, {r0, r9, sp}^
    7608:	andls	r4, r0, r1, lsl #12
    760c:			; <UNDEFINED> instruction: 0xf7fa4628
    7610:	strtmi	lr, [r8], -sl, lsl #22
    7614:	ldcllt	0, cr11, [r0, #-16]!
    7618:	andcs	r4, r5, #212992	; 0x34000
    761c:	ldrbtmi	r4, [r9], #-2061	; 0xfffff7f3
    7620:	andlt	r4, r4, r8, ror r4
    7624:	ldrhtmi	lr, [r0], #-141	; 0xffffff73
    7628:	ldmdblt	lr!, {r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    762c:	andcs	r4, r5, #163840	; 0x28000
    7630:	ldrbtmi	r4, [r9], #-2058	; 0xfffff7f6
    7634:	andlt	r4, r4, r8, ror r4
    7638:	ldrhtmi	lr, [r0], #-141	; 0xffffff73
    763c:	ldmdblt	r4!, {r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    7640:	andeq	r8, r0, r8, lsl #13
    7644:	andeq	r8, r0, r4, lsr #8
    7648:	strheq	r8, [r0], -ip
    764c:	andeq	fp, r1, lr, ror fp
    7650:			; <UNDEFINED> instruction: 0x000083b2
    7654:	muleq	r0, r0, r0
    7658:			; <UNDEFINED> instruction: 0x000083b6
    765c:	andeq	r8, r0, ip, ror r0
    7660:	ldrblt	r2, [r0, #2561]!	; 0xa01
    7664:	addlt	r4, r5, r6, lsl #12
    7668:	eorsle	r4, r6, ip, lsl #12
    766c:	andle	r2, ip, r2, lsl #20
    7670:	blmi	a73cc0 <fchmod@plt+0xa72084>
    7674:	stmdami	r9!, {r0, r5, r7, r8, sp}
    7678:	andls	r4, r0, #2063597568	; 0x7b000000
    767c:			; <UNDEFINED> instruction: 0x461a4478
    7680:	andcc	r4, r8, #39936	; 0x9c00
    7684:			; <UNDEFINED> instruction: 0xf7fd447b
    7688:	stmdavs	pc, {r0, r6, sl, fp, ip, sp, lr, pc}	; <UNPREDICTABLE>
    768c:	ldrtmi	r4, [sl], -r5, lsr #18
    7690:	ldrbtmi	r4, [r9], #-1584	; 0xfffff9d0
    7694:	ldc2l	0, cr15, [r0, #-4]!
    7698:	teqlt	sp, r5, ror #16
    769c:			; <UNDEFINED> instruction: 0xf7fa4628
    76a0:	strtmi	lr, [r9], -r4, asr #19
    76a4:	ldrtmi	r4, [r0], -r2, lsl #12
    76a8:	stc2	0, cr15, [ip, #4]
    76ac:	orrslt	r6, r5, r5, lsr #17
    76b0:	orrlt	r7, r3, fp, lsr #16
    76b4:			; <UNDEFINED> instruction: 0x212d4630
    76b8:	stc2l	0, cr15, [r0], #4
    76bc:	strmi	r6, [r8], -r1, lsr #17
    76c0:			; <UNDEFINED> instruction: 0xf7fa9103
    76c4:	stmdbls	r3, {r1, r4, r5, r7, r8, fp, sp, lr, pc}
    76c8:	ldrtmi	r4, [r0], -r2, lsl #12
    76cc:	pop	{r0, r2, ip, sp, pc}
    76d0:			; <UNDEFINED> instruction: 0xf00140f0
    76d4:	andlt	fp, r5, r7, ror sp
    76d8:	stmdavs	pc, {r4, r5, r6, r7, r8, sl, fp, ip, sp, pc}	; <UNPREDICTABLE>
    76dc:	bicsle	r2, r5, r0, lsl #30
    76e0:	cmnlt	r5, sp, asr #16
    76e4:			; <UNDEFINED> instruction: 0x4628213a
    76e8:	stmib	r4!, {r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    76ec:	bicle	r2, sp, r0, lsl #16
    76f0:	stmdacs	r0, {r5, r7, fp, sp, lr}
    76f4:	ldrsbcs	sp, [sl, -r2]!
    76f8:	ldmib	ip, {r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    76fc:	bicle	r2, r5, r0, lsl #16
    7700:	stmvs	sp, {r2, r3, r6, r7, r8, r9, sl, sp, lr, pc}
    7704:	rscle	r2, r6, r0, lsl #26
    7708:			; <UNDEFINED> instruction: 0x4628213a
    770c:	ldmib	r2, {r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    7710:			; <UNDEFINED> instruction: 0xd1bb2800
    7714:	svclt	0x0000e7cc
    7718:	ldrdeq	r8, [r0], -r4
    771c:	andeq	r8, r0, ip, lsl #8
    7720:	ldrdeq	r8, [r0], -ip
    7724:	andeq	r8, r0, sl, asr #7
    7728:	addlt	fp, r2, r0, ror r5
    772c:	strmi	r4, [r5], -lr, lsl #12
    7730:	cdp2	0, 5, cr15, cr12, cr1, {0}
    7734:	bmi	6743dc <fchmod@plt+0x6727a0>
    7738:	ldrbtmi	r2, [sl], #-780	; 0xfffffcf4
    773c:	addsmi	pc, ip, r2, lsl #4
    7740:	ldrmi	pc, [r8], #2258	; 0x8d2
    7744:			; <UNDEFINED> instruction: 0xf1042c09
    7748:	blx	c7b56 <fchmod@plt+0xc5f1a>
    774c:	svclt	0x00120004
    7750:	ldrne	pc, [r8], #2242	; 0x8c2
    7754:			; <UNDEFINED> instruction: 0xf8c22300
    7758:	mulls	r1, r8, r4
    775c:	stc2l	0, cr15, [r6], #-4
    7760:	stmdals	r1, {r1, r4, r5, r9, sl, lr}
    7764:			; <UNDEFINED> instruction: 0xf7ff4629
    7768:	stmdals	r1, {r0, r1, r3, r4, r5, r6, r8, r9, sl, fp, ip, sp, lr, pc}
    776c:	ldc2	0, cr15, [ip, #-4]!
    7770:	andcs	r4, ip, #11264	; 0x2c00
    7774:	blx	9896a <fchmod@plt+0x96d2e>
    7778:			; <UNDEFINED> instruction: 0xf8d43404
    777c:	andlt	r0, r2, r4, lsr #9
    7780:	stcmi	13, cr11, [r8], {112}	; 0x70
    7784:	stmdami	r8, {r0, r2, r9, sp}
    7788:	ldrbtmi	r4, [r8], #-1148	; 0xfffffb84
    778c:			; <UNDEFINED> instruction: 0xf7fa4621
    7790:	adcmi	lr, r0, #9306112	; 0x8e0000
    7794:	stmdami	r5, {r0, r1, r4, r5, r6, r7, r8, ip, lr, pc}
    7798:			; <UNDEFINED> instruction: 0xe7f04478
    779c:	andeq	fp, r1, lr, lsr sl
    77a0:	andeq	fp, r1, r4, lsl #20
    77a4:	andeq	r8, r0, r0, lsr #6
    77a8:	andeq	r7, r0, r6, lsr #30
    77ac:	andeq	r8, r0, r8, lsl r3
    77b0:	mvnsmi	lr, #737280	; 0xb4000
    77b4:	bmi	feb19018 <fchmod@plt+0xfeb173dc>
    77b8:	blmi	feb18fd8 <fchmod@plt+0xfeb1739c>
    77bc:	ldrbtmi	fp, [sl], #-131	; 0xffffff7d
    77c0:	strmi	r7, [ip], -r8, lsl #16
    77c4:	ldmdavs	fp, {r0, r1, r4, r6, r7, fp, ip, lr}
    77c8:			; <UNDEFINED> instruction: 0xf04f9301
    77cc:	stmdblt	r8!, {r8, r9}
    77d0:			; <UNDEFINED> instruction: 0xf814e096
    77d4:	stmdacs	r0, {r0, r8, r9, sl, fp}
    77d8:	addshi	pc, r2, r0
    77dc:			; <UNDEFINED> instruction: 0xf7fc2101
    77e0:	stmdacs	r0, {r0, r3, r5, r7, r8, r9, sl, fp, ip, sp, lr, pc}
    77e4:	stmdavc	r0!, {r0, r2, r4, r5, r6, r7, r8, ip, lr, pc}
    77e8:			; <UNDEFINED> instruction: 0xf0002800
    77ec:	strtmi	r8, [r5], -r9, lsl #1
    77f0:			; <UNDEFINED> instruction: 0xf815e002
    77f4:			; <UNDEFINED> instruction: 0xb1a80f01
    77f8:			; <UNDEFINED> instruction: 0xf7fc2101
    77fc:	stmdacs	r0, {r0, r1, r3, r4, r7, r8, r9, sl, fp, ip, sp, lr, pc}
    7800:	stmdavc	r8!, {r0, r1, r2, r4, r5, r6, r7, ip, lr, pc}
    7804:	ldmdblt	r8, {r3, r5, r7, r9, sl, lr}
    7808:			; <UNDEFINED> instruction: 0xf818e00c
    780c:	cmplt	r8, r1, lsl #30
    7810:			; <UNDEFINED> instruction: 0xf7fc2101
    7814:	stmdacs	r0, {r0, r1, r2, r3, r7, r8, r9, sl, fp, ip, sp, lr, pc}
    7818:			; <UNDEFINED> instruction: 0xf898d1f7
    781c:	blcs	13824 <fchmod@plt+0x11be8>
    7820:	addhi	pc, r5, r0, asr #32
    7824:			; <UNDEFINED> instruction: 0x4620213a
    7828:	stmdb	r4, {r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    782c:	mvnslt	r4, r0, lsl #13
    7830:	stmdb	r6, {r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    7834:	andcs	r2, sl, #0, 6
    7838:	andvs	r4, r3, r9, ror #12
    783c:	strtmi	r4, [r0], -r1, lsl #13
    7840:	svc	0x00cef7f9
    7844:	adcmi	r9, r2, #0, 20
    7848:	sbcshi	pc, ip, r0
    784c:	cmnle	sl, r2, asr #10
    7850:	vmlal.s8	q9, d0, d0
    7854:			; <UNDEFINED> instruction: 0xf8d980ef
    7858:	stmdbcs	r2!, {ip}
    785c:	rscshi	pc, r6, r0
    7860:	mrrcne	8, 5, r7, r4, cr1
    7864:			; <UNDEFINED> instruction: 0xf0002900
    7868:	ldrsbtvs	r8, [r0], -r9
    786c:	eorsvs	lr, r0, r0
    7870:	strtmi	r1, [r0], -r9, lsr #22
    7874:			; <UNDEFINED> instruction: 0xf994f7fe
    7878:	rsbsvs	r2, r0, sp, lsr #2
    787c:			; <UNDEFINED> instruction: 0xf7fa4605
    7880:	stmdacs	r0, {r3, r4, r6, r8, fp, sp, lr, pc}
    7884:	addshi	pc, r3, r0
    7888:	andcs	r4, r0, #3145728	; 0x300000
    788c:	blcs	858a0 <fchmod@plt+0x83c64>
    7890:	bcs	259a0 <fchmod@plt+0x23d64>
    7894:	addshi	pc, lr, r0
    7898:	adcsvs	r6, r3, r5, ror r8
    789c:	stmdacs	r0, {r3, r5, fp, ip, sp, lr}
    78a0:	addhi	pc, ip, r0
    78a4:	stfnee	f2, [ip], #-128	; 0xffffff80
    78a8:			; <UNDEFINED> instruction: 0xff44f7fc
    78ac:			; <UNDEFINED> instruction: 0xf0002800
    78b0:	stmdavc	r8!, {r0, r2, r3, r4, r7, pc}^
    78b4:	subsle	r2, r2, r0, lsl #16
    78b8:	ldrbtmi	r4, [sp], #-3437	; 0xfffff293
    78bc:			; <UNDEFINED> instruction: 0xf814e003
    78c0:	stmdacs	r0, {r0, r8, r9, sl, fp}
    78c4:			; <UNDEFINED> instruction: 0x2120d04b
    78c8:			; <UNDEFINED> instruction: 0xff34f7fc
    78cc:	mvnsle	r2, r0, lsl #16
    78d0:	tstcs	r8, r0, lsr #16
    78d4:			; <UNDEFINED> instruction: 0xff2ef7fc
    78d8:	mvnsle	r2, r0, lsl #16
    78dc:	strtmi	r7, [r8], -r1, lsr #16
    78e0:	stmia	r8!, {r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    78e4:	mvnle	r2, r0, lsl #16
    78e8:	andcs	r4, r5, #1605632	; 0x188000
    78ec:	ldrbtmi	r4, [r9], #-2146	; 0xfffff79e
    78f0:			; <UNDEFINED> instruction: 0xf7f94478
    78f4:			; <UNDEFINED> instruction: 0x4601efdc
    78f8:			; <UNDEFINED> instruction: 0xf7fd4638
    78fc:	and	pc, sl, fp, lsr #27
    7900:	andcs	r4, r5, #1540096	; 0x178000
    7904:	ldrbtmi	r4, [r9], #-2142	; 0xfffff7a2
    7908:			; <UNDEFINED> instruction: 0xf7f94478
    790c:			; <UNDEFINED> instruction: 0x4601efd0
    7910:			; <UNDEFINED> instruction: 0xf7fd4638
    7914:	bmi	1707068 <fchmod@plt+0x170542c>
    7918:	ldrbtmi	r4, [sl], #-2900	; 0xfffff4ac
    791c:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    7920:	subsmi	r9, sl, r1, lsl #22
    7924:	addshi	pc, lr, r0, asr #32
    7928:	pop	{r0, r1, ip, sp, pc}
    792c:	ldmdbmi	r6, {r4, r5, r6, r7, r8, r9, pc}^
    7930:	ldmdami	r6, {r0, r2, r9, sp}^
    7934:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
    7938:	svc	0x00b8f7f9
    793c:	ldrtmi	r4, [r8], -r1, lsl #12
    7940:	ldc2	7, cr15, [ip, #1012]!	; 0x3f4
    7944:	ldmdbmi	r2, {r0, r1, r2, r5, r6, r7, r8, r9, sl, sp, lr, pc}^
    7948:	ldmdami	r2, {r0, r2, r9, sp}^
    794c:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
    7950:	svc	0x00acf7f9
    7954:	ldrtmi	r4, [r8], -r1, lsl #12
    7958:	ldc2	7, cr15, [r0, #1012]!	; 0x3f4
    795c:	ldmvs	r4!, {r0, r1, r3, r4, r6, r7, r8, r9, sl, sp, lr, pc}
    7960:	tstlt	r0, #32, 16	; 0x200000
    7964:	ldrbtmi	r4, [sp], #-3404	; 0xfffff2b4
    7968:			; <UNDEFINED> instruction: 0xf814e002
    796c:	mvnlt	r0, r1, lsl #30
    7970:			; <UNDEFINED> instruction: 0xf7fc2120
    7974:	stmdacs	r0, {r0, r1, r2, r3, r4, r6, r7, r9, sl, fp, ip, sp, lr, pc}
    7978:	stmdavc	r0!, {r0, r1, r2, r4, r5, r6, r7, r8, ip, lr, pc}
    797c:			; <UNDEFINED> instruction: 0xf7fc2118
    7980:	stmdacs	r0, {r0, r3, r4, r6, r7, r9, sl, fp, ip, sp, lr, pc}
    7984:	stmdavc	r1!, {r0, r4, r5, r6, r7, r8, ip, lr, pc}
    7988:			; <UNDEFINED> instruction: 0xf7fa4628
    798c:	stmdacs	r0, {r2, r4, r6, fp, sp, lr, pc}
    7990:	stmdbmi	r2, {r0, r1, r3, r5, r6, r7, r8, ip, lr, pc}^
    7994:	stmdami	r2, {r0, r2, r9, sp}^
    7998:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
    799c:	svc	0x0086f7f9
    79a0:	ldrtmi	r4, [r8], -r1, lsl #12
    79a4:	ldc2l	7, cr15, [r6, #-1012]	; 0xfffffc0c
    79a8:			; <UNDEFINED> instruction: 0x2000e7b5
    79ac:	blmi	f81880 <fchmod@plt+0xf7fc44>
    79b0:	adcsvs	r4, r3, fp, ror r4
    79b4:	stmdacs	r0, {r3, r5, fp, ip, sp, lr}
    79b8:	svcge	0x0074f47f
    79bc:	andcs	r4, r5, #950272	; 0xe8000
    79c0:	ldrbtmi	r4, [r9], #-2106	; 0xfffff7c6
    79c4:			; <UNDEFINED> instruction: 0xf7f94478
    79c8:			; <UNDEFINED> instruction: 0x4601ef72
    79cc:			; <UNDEFINED> instruction: 0xf7fd4638
    79d0:			; <UNDEFINED> instruction: 0xe7a0fd75
    79d4:	andcs	r4, r5, #884736	; 0xd8000
    79d8:	ldrbtmi	r4, [r9], #-2102	; 0xfffff7ca
    79dc:			; <UNDEFINED> instruction: 0xf7f94478
    79e0:	strmi	lr, [r1], -r6, ror #30
    79e4:			; <UNDEFINED> instruction: 0xf7fd4638
    79e8:	ldr	pc, [r4, r9, ror #26]
    79ec:	andcs	r4, r5, #819200	; 0xc8000
    79f0:	ldrbtmi	r4, [r9], #-2098	; 0xfffff7ce
    79f4:			; <UNDEFINED> instruction: 0xf7f94478
    79f8:			; <UNDEFINED> instruction: 0x4601ef5a
    79fc:			; <UNDEFINED> instruction: 0xf7fd4638
    7a00:	str	pc, [r8, r9, lsr #26]
    7a04:	andcs	r4, r5, #753664	; 0xb8000
    7a08:	ldrbtmi	r4, [r9], #-2094	; 0xfffff7d2
    7a0c:			; <UNDEFINED> instruction: 0xf7f94478
    7a10:	strmi	lr, [r1], -lr, asr #30
    7a14:			; <UNDEFINED> instruction: 0xf7fd4638
    7a18:			; <UNDEFINED> instruction: 0xe77cfd51
    7a1c:	andcs	r4, r5, #688128	; 0xa8000
    7a20:	ldrbtmi	r4, [r9], #-2090	; 0xfffff7d6
    7a24:			; <UNDEFINED> instruction: 0xf7f94478
    7a28:	strmi	lr, [r1], -r2, asr #30
    7a2c:			; <UNDEFINED> instruction: 0xf7fd4638
    7a30:	ldrb	pc, [r0, -r5, asr #26]!	; <UNPREDICTABLE>
    7a34:	andcs	r4, r5, #622592	; 0x98000
    7a38:	ldrbtmi	r4, [r9], #-2086	; 0xfffff7da
    7a3c:			; <UNDEFINED> instruction: 0xf7f94478
    7a40:			; <UNDEFINED> instruction: 0x4601ef36
    7a44:			; <UNDEFINED> instruction: 0xf7fd4638
    7a48:			; <UNDEFINED> instruction: 0xe764fd39
    7a4c:	andcs	r4, r5, #557056	; 0x88000
    7a50:	ldrbtmi	r4, [r9], #-2082	; 0xfffff7de
    7a54:			; <UNDEFINED> instruction: 0xf7f94478
    7a58:	strmi	lr, [r1], -sl, lsr #30
    7a5c:			; <UNDEFINED> instruction: 0xf7fd4638
    7a60:	ldrb	pc, [r8, -sp, lsr #26]	; <UNPREDICTABLE>
    7a64:	svc	0x002ef7f9
    7a68:	andeq	sl, r1, lr, lsr #12
    7a6c:	andeq	r0, r0, ip, lsr #3
    7a70:	andeq	r8, r0, r2, lsr #6
    7a74:	strdeq	r8, [r0], -r6
    7a78:	andeq	r7, r0, r0, asr #27
    7a7c:	andeq	r8, r0, lr, lsr #6
    7a80:	andeq	r7, r0, r8, lsr #27
    7a84:	ldrdeq	sl, [r1], -r2
    7a88:	andeq	r8, r0, r4, lsl #3
    7a8c:	andeq	r7, r0, sl, ror sp
    7a90:	andeq	r8, r0, ip, lsr #3
    7a94:	andeq	r7, r0, r2, ror #26
    7a98:	andeq	r8, r0, r2, lsr #5
    7a9c:	andeq	r8, r0, r4, ror r2
    7aa0:	andeq	r7, r0, r6, lsl sp
    7aa4:	andeq	r5, r0, r4, ror #31
    7aa8:	ldrdeq	r8, [r0], -r6
    7aac:	andeq	r7, r0, ip, ror #25
    7ab0:	andeq	r8, r0, r2, lsr #3
    7ab4:	ldrdeq	r7, [r0], -r4
    7ab8:			; <UNDEFINED> instruction: 0x000081be
    7abc:			; <UNDEFINED> instruction: 0x00007cbc
    7ac0:	ldrdeq	r8, [r0], -r2
    7ac4:	andeq	r7, r0, r4, lsr #25
    7ac8:	andeq	r8, r0, r2, lsr r1
    7acc:	andeq	r7, r0, ip, lsl #25
    7ad0:	ldrdeq	r8, [r0], -lr
    7ad4:	andeq	r7, r0, r4, ror ip
    7ad8:	andeq	r8, r0, r6, ror #1
    7adc:	andeq	r7, r0, ip, asr ip
    7ae0:			; <UNDEFINED> instruction: 0xf100b570
    7ae4:	addlt	r0, r2, r8, lsl #12
    7ae8:	strmi	r4, [r4], -sp, lsl #12
    7aec:	andls	r4, r1, #48, 12	; 0x3000000
    7af0:	stc2	7, cr15, [ip, #1012]!	; 0x3f4
    7af4:	ldrtmi	r9, [r2], -r1, lsl #18
    7af8:			; <UNDEFINED> instruction: 0xf7ff4628
    7afc:	cmplt	r0, r9, asr lr	; <UNPREDICTABLE>
    7b00:	ldrbeq	r6, [fp], -r3, ror #16
    7b04:			; <UNDEFINED> instruction: 0xf04fbf57
    7b08:			; <UNDEFINED> instruction: 0xf04f30ff
    7b0c:	movwcs	r3, #8447	; 0x20ff
    7b10:	andlt	r6, r2, r3, lsr #1
    7b14:	svclt	0x0000bd70
    7b18:			; <UNDEFINED> instruction: 0x4604b538
    7b1c:	tstlt	r1, r5, lsl r6
    7b20:	cmnlt	r3, fp, lsl #16
    7b24:	stmdbmi	r9, {r3, r4, r5, r8, sl, fp, ip, sp, pc}
    7b28:	stmdami	r9, {r0, r2, r9, sp}
    7b2c:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
    7b30:	mrc	7, 5, APSR_nzcv, cr12, cr9, {7}
    7b34:	strmi	r4, [r1], -sl, lsr #12
    7b38:			; <UNDEFINED> instruction: 0xf7ff4620
    7b3c:	stmdbmi	r5, {r0, r2, r3, r7, sl, fp, ip, sp, lr, pc}
    7b40:	stmdami	r5, {r0, r2, r9, sp}
    7b44:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
    7b48:	svclt	0x0000e7f2
    7b4c:	muleq	r0, r0, r8
    7b50:	andeq	r7, r0, r2, lsl #23
    7b54:	muleq	r0, ip, r8
    7b58:	andeq	r7, r0, sl, ror #22
    7b5c:	ldrblt	r6, [r0, #-2059]!	; 0xfffff7f5
    7b60:	ldrmi	r4, [r6], -r5, lsl #12
    7b64:	ldmdavc	fp, {r0, r1, r7, r8, ip, sp, pc}
    7b68:	ldfltp	f3, [r0, #-12]!
    7b6c:	andcs	r4, r5, #245760	; 0x3c000
    7b70:	ldrbtmi	r4, [r9], #-2063	; 0xfffff7f1
    7b74:			; <UNDEFINED> instruction: 0xf7f94478
    7b78:			; <UNDEFINED> instruction: 0x4632ee9a
    7b7c:	strtmi	r4, [r8], -r1, lsl #12
    7b80:	ldrhtmi	lr, [r0], #-141	; 0xffffff73
    7b84:	stclt	7, cr15, [r0], {255}	; 0xff
    7b88:	stmdami	sl, {r2, r3, r9, sl, lr}
    7b8c:	andcs	r4, r5, #163840	; 0x28000
    7b90:	ldrbtmi	r4, [r9], #-1144	; 0xfffffb88
    7b94:	mcr	7, 4, pc, cr10, cr9, {7}	; <UNPREDICTABLE>
    7b98:			; <UNDEFINED> instruction: 0x46014632
    7b9c:			; <UNDEFINED> instruction: 0xf7ff4628
    7ba0:	blmi	1c6d74 <fchmod@plt+0x1c5138>
    7ba4:	tstcc	r8, #2063597568	; 0x7b000000
    7ba8:	ldcllt	0, cr6, [r0, #-140]!	; 0xffffff74
    7bac:	andeq	r7, r0, lr, ror #16
    7bb0:	andeq	r7, r0, ip, lsr fp
    7bb4:	andeq	r7, r0, r0, lsr #22
    7bb8:	andeq	r7, r0, sl, lsr #16
    7bbc:	andeq	r8, r0, r8, lsr #1
    7bc0:			; <UNDEFINED> instruction: 0x4604b538
    7bc4:	stmdavc	r2, {r6, r7, r8, ip, sp, pc}
    7bc8:			; <UNDEFINED> instruction: 0xf7f9b1ba
    7bcc:	cdpne	15, 4, cr14, cr2, cr14, {1}
    7bd0:	bcs	de64 <fchmod@plt+0xc228>
    7bd4:	strcs	fp, [r0, #-4040]	; 0xfffff038
    7bd8:	and	sp, ip, r4, lsl #24
    7bdc:	subsvc	r1, sp, sl, lsl fp
    7be0:	vstrle	s4, [r8, #-0]
    7be4:	stmdbne	r1, {r0, r1, r4, fp, ip, sp, lr, pc}
    7be8:	rscsle	r2, r7, pc, lsr #18
    7bec:	stmdacs	pc!, {r3, r4, fp, ip, sp, lr}	; <UNPREDICTABLE>
    7bf0:	stmdbcs	lr!, {r3, r8, r9, sl, fp, ip, sp, pc}
    7bf4:	mrrcne	0, 15, sp, r0, cr2
    7bf8:			; <UNDEFINED> instruction: 0x4610bd38
    7bfc:	svclt	0x0000bd38
    7c00:	and	r7, r5, r3, lsl #16
    7c04:	blcs	be5d18 <fchmod@plt+0xbe40dc>
    7c08:	andcc	sp, r1, r6, lsl #2
    7c0c:	svccc	0x0001f810
    7c10:	rscsle	r2, fp, pc, lsr #22
    7c14:	rscsle	r2, r5, lr, lsr #22
    7c18:	svclt	0x00004770
    7c1c:			; <UNDEFINED> instruction: 0x212fb510
    7c20:			; <UNDEFINED> instruction: 0xf7f94604
    7c24:	smlabblt	r8, r6, pc, lr	; <UNPREDICTABLE>
    7c28:	ldclt	0, cr3, [r0, #-4]
    7c2c:	ldclt	6, cr4, [r0, #-128]	; 0xffffff80
    7c30:	stmdami	sl, {r1, r9, sl, lr}
    7c34:	addlt	fp, r3, r0, lsl #10
    7c38:	andls	r4, r1, #120, 8	; 0x78000000
    7c3c:	mrc	7, 5, APSR_nzcv, cr8, cr9, {7}
    7c40:	strmi	r9, [r1], -r1, lsl #20
    7c44:	stmdami	r6, {r4, r5, r8, ip, sp, pc}
    7c48:	andlt	r4, r3, r8, ror r4
    7c4c:	bl	145dc8 <fchmod@plt+0x14418c>
    7c50:	svclt	0x0026f000
    7c54:	ldrbtmi	r4, [r9], #-2307	; 0xfffff6fd
    7c58:	svclt	0x0000e7f5
    7c5c:	andeq	r8, r0, r8, lsr r0
    7c60:	andeq	r8, r0, r0, lsr r0
    7c64:	andeq	r8, r0, r2, lsl r0
    7c68:	mvnsmi	lr, #737280	; 0xb4000
    7c6c:	addlt	r4, r3, r0, lsl #13
    7c70:	stmdavc	ip, {r1, r3, r5, r8, r9, ip, sp, pc}
    7c74:			; <UNDEFINED> instruction: 0xf8dfb3ac
    7c78:	mcrrne	0, 7, r9, pc, cr0
    7c7c:			; <UNDEFINED> instruction: 0x46064615
    7c80:	strd	r4, [ip], -r9
    7c84:	svceq	0x0080f014
    7c88:	tstle	ip, r3, lsr r6
    7c8c:	stccs	13, cr3, [r0, #-4]
    7c90:			; <UNDEFINED> instruction: 0xf803dd13
    7c94:	ldrmi	r4, [lr], -r1, lsl #22
    7c98:	blmi	85cfc <fchmod@plt+0x840c0>
    7c9c:	ldfcsp	f3, [ip], {108}	; 0x6c
    7ca0:	stfccd	f5, [r2, #-960]	; 0xfffffc40
    7ca4:	stccs	6, cr4, [r0, #-204]	; 0xffffff34
    7ca8:			; <UNDEFINED> instruction: 0xf803dd07
    7cac:	rsbsvc	r4, r4, r2, lsl #22
    7cb0:			; <UNDEFINED> instruction: 0xf817461e
    7cb4:			; <UNDEFINED> instruction: 0x2c004b01
    7cb8:	movwcs	sp, #497	; 0x1f1
    7cbc:			; <UNDEFINED> instruction: 0x46407033
    7cc0:	pop	{r0, r1, ip, sp, pc}
    7cc4:	stccc	3, cr8, [r4, #-960]	; 0xfffffc40
    7cc8:	stccs	6, cr4, [r0, #-192]	; 0xffffff40
    7ccc:			; <UNDEFINED> instruction: 0xf04f464b
    7cd0:			; <UNDEFINED> instruction: 0xf04f32ff
    7cd4:	ldflee	f0, [r0, #4]!
    7cd8:	strcc	r9, [r4], -r0, lsl #8
    7cdc:	mrc	7, 5, APSR_nzcv, cr12, cr9, {7}
    7ce0:			; <UNDEFINED> instruction: 0x4606e7da
    7ce4:	svclt	0x0000e7e9
    7ce8:	andeq	r8, r0, r8
    7cec:	addmi	r6, sl, #32768	; 0x8000
    7cf0:	ldrlt	sp, [r0, #-22]	; 0xffffffea
    7cf4:	stmdavs	r4, {r1, r7, ip, sp, pc}
    7cf8:	ldrdcc	pc, [r8], #132	; 0x84	; <UNPREDICTABLE>
    7cfc:	movwcc	fp, #6482	; 0x1952
    7d00:	rsccc	pc, r8, r4, asr #17
    7d04:	blle	31290c <fchmod@plt+0x310cd0>
    7d08:	tstvs	r1, r1, lsl #6
    7d0c:	sbcscc	pc, r1, r0, lsl #17
    7d10:	ldclt	0, cr11, [r0, #-8]
    7d14:	mvnsle	r2, r0, lsl #18
    7d18:			; <UNDEFINED> instruction: 0xf8c43b01
    7d1c:	ldrb	r3, [r1, r8, ror #1]!
    7d20:	movwls	r4, #6000	; 0x1770
    7d24:	stmdavs	r0!, {r1, r2, r3, r5, r8, sp}^
    7d28:	bmi	15a940 <fchmod@plt+0x158d04>
    7d2c:	ldrbtmi	r9, [fp], #-0
    7d30:	ldrbtmi	r4, [sl], #-2052	; 0xfffff7fc
    7d34:			; <UNDEFINED> instruction: 0xf7fd4478
    7d38:	svclt	0x0000f8e9
    7d3c:	andeq	r7, r0, r2, ror #30
    7d40:	andeq	r7, r0, sl, lsr #31
    7d44:	muleq	r0, r0, pc	; <UNPREDICTABLE>
    7d48:	tstmi	r9, #12779520	; 0xc30000
    7d4c:	ldrbmi	r6, [r0, -r1, asr #1]!
    7d50:	b	8e2064 <fchmod@plt+0x8e0428>
    7d54:	sbcvs	r0, r1, r1, lsl #2
    7d58:	svclt	0x00004770
    7d5c:	sbcvs	r2, r3, r0, lsl #6
    7d60:	svclt	0x00004770
    7d64:	sbcvs	r6, r3, fp, asr #17
    7d68:	svclt	0x00004770
    7d6c:	ldrbmi	r6, [r0, -r1, lsl #1]!
    7d70:			; <UNDEFINED> instruction: 0x4604b538
    7d74:	eorcc	r2, ip, r0, lsl #10
    7d78:	eorvs	r7, r5, r5, lsr #2
    7d7c:	strpl	lr, [r4, #-2500]	; 0xfffff63c
    7d80:	strpl	lr, [r6, #-2500]	; 0xfffff63c
    7d84:	stmib	r4, {r0, r2, r5, r9, sp, lr}^
    7d88:			; <UNDEFINED> instruction: 0xf0015509
    7d8c:	stmib	r4, {r0, r3, r5, r8, r9, fp, ip, sp, lr, pc}^
    7d90:	cfldr32lt	mvfx5, [r8, #-56]!	; 0xffffffc8
    7d94:			; <UNDEFINED> instruction: 0x4604b538
    7d98:	movwcs	r2, #25856	; 0x6500
    7d9c:			; <UNDEFINED> instruction: 0xf8403020
    7da0:			; <UNDEFINED> instruction: 0x61253c0c
    7da4:	sbcspl	pc, r1, r4, lsl #17
    7da8:	strpl	lr, [r2, #-2500]	; 0xfffff63c
    7dac:	strpl	lr, [r6, #-2500]	; 0xfffff63c
    7db0:	blx	5c3dbe <fchmod@plt+0x5c2182>
    7db4:	movwcs	r2, #512	; 0x200
    7db8:	subseq	pc, r8, r4, lsl #2
    7dbc:	teqcs	r2, #196, 18	; 0x310000
    7dc0:	sbcspl	pc, r0, r4, lsl #17
    7dc4:	sbcpl	pc, r4, r4, asr #17
    7dc8:	adcspl	pc, r0, r4, asr #17
    7dcc:	adcpl	pc, ip, r4, asr #17
    7dd0:	strpl	lr, [sp, #-2500]!	; 0xfffff63c
    7dd4:	strpl	lr, [pc, #-2500]!	; 7418 <fchmod@plt+0x57dc>
    7dd8:	eorspl	pc, r0, r4, lsl #17
    7ddc:	stmib	r4, {r0, r2, r5, r6, r7, r9, sp, lr}^
    7de0:	stmib	r4, {r0, r1, r2, r3, r8, sl, ip, lr}^
    7de4:	strbtvs	r5, [r5], #1297	; 0x511
    7de8:	ldrpl	lr, [r4, #-2500]	; 0xfffff63c
    7dec:	blx	ffe43df8 <fchmod@plt+0xffe421bc>
    7df0:	addseq	pc, r8, r4, lsl #2
    7df4:	ldrpl	lr, [r9, #-2500]	; 0xfffff63c
    7df8:	rsbspl	pc, r0, r4, lsl #17
    7dfc:	stmib	r4, {r0, r2, r5, r6, r7, r9, sl, sp, lr}^
    7e00:	stmib	r4, {r0, r1, r2, r3, r4, r8, sl, ip, lr}^
    7e04:			; <UNDEFINED> instruction: 0xf8c45521
    7e08:	stmib	r4, {r2, r3, r7, ip, lr}^
    7e0c:			; <UNDEFINED> instruction: 0xf0015524
    7e10:	strtmi	pc, [r8], -r7, ror #21
    7e14:	strpl	lr, [r9, #-2500]!	; 0xfffff63c
    7e18:			; <UNDEFINED> instruction: 0xf87af002
    7e1c:	strmi	r6, [r3], -r5, ror #6
    7e20:			; <UNDEFINED> instruction: 0x63a34628
    7e24:			; <UNDEFINED> instruction: 0xf874f002
    7e28:	andspl	lr, sp, r4, asr #19
    7e2c:	svclt	0x0000bd38
    7e30:			; <UNDEFINED> instruction: 0x4604b538
    7e34:	andcc	r2, r8, r0, lsl #10
    7e38:	stmib	r4, {r0, r2, r5, r6, sp, lr}^
    7e3c:			; <UNDEFINED> instruction: 0xf7ff5538
    7e40:			; <UNDEFINED> instruction: 0xf8c4ffa9
    7e44:	stmib	r4, {r3, r5, r6, r7, ip, lr}^
    7e48:	cfldr32lt	mvfx4, [r8, #-8]!
    7e4c:	stmib	r1, {r0, r1, r6, r7, fp, sp, lr}^
    7e50:	sbcvs	r0, r1, r0, lsl #6
    7e54:	svclt	0x00004770
    7e58:	ldrdeq	pc, [r8], #128	; 0x80	; <UNPREDICTABLE>
    7e5c:	svclt	0x00004770
    7e60:	msreq	CPSR_fs, #0, 2
    7e64:	strlt	r4, [r0, #-665]	; 0xfffffd67
    7e68:	eorsle	fp, r3, r3, lsl #1
    7e6c:	tstlt	fp, fp, lsl #16
    7e70:	andlt	r2, r3, r1
    7e74:	blx	145ff2 <fchmod@plt+0x1443b6>
    7e78:	tstlt	r3, fp, asr #18
    7e7c:	blcs	25ef0 <fchmod@plt+0x242b4>
    7e80:	stmibvs	fp, {r1, r2, r4, r5, r6, r7, r8, ip, lr, pc}
    7e84:	ldmdavc	fp, {r0, r1, r4, r8, ip, sp, pc}
    7e88:	mvnsle	r2, r0, lsl #22
    7e8c:	tstlt	r3, fp, asr #20
    7e90:	blcs	25f04 <fchmod@plt+0x242c8>
    7e94:	bvs	fe2fc64c <fchmod@plt+0xfe2faa10>
    7e98:	ldmdavc	fp, {r0, r1, r4, r8, ip, sp, pc}
    7e9c:	mvnle	r2, r0, lsl #22
    7ea0:	tstlt	r3, fp, lsl #20
    7ea4:	blcs	25f18 <fchmod@plt+0x242dc>
    7ea8:	stmibvs	fp, {r1, r5, r6, r7, r8, ip, lr, pc}^
    7eac:	ldmdavc	fp, {r0, r1, r4, r8, ip, sp, pc}
    7eb0:	bicsle	r2, sp, r0, lsl #22
    7eb4:	eoreq	pc, ip, r1, lsl #2
    7eb8:			; <UNDEFINED> instruction: 0xf0019101
    7ebc:	stmdbls	r1, {r0, r1, r2, r4, r7, r9, fp, ip, sp, lr, pc}
    7ec0:	bicsle	r2, r5, r0, lsl #16
    7ec4:	blcs	22cf8 <fchmod@plt+0x210bc>
    7ec8:	blvs	ff23c618 <fchmod@plt+0xff23a9dc>
    7ecc:	svclt	0x00183800
    7ed0:	strb	r2, [lr, r1]
    7ed4:	blcs	220e8 <fchmod@plt+0x204ac>
    7ed8:	stmiavs	r3, {r1, r3, r6, r7, r8, ip, lr, pc}^
    7edc:	blcs	2c2e8 <fchmod@plt+0x2a6ac>
    7ee0:	stmdbvs	r3, {r1, r2, r6, r7, r8, ip, lr, pc}
    7ee4:	bicle	r2, r3, r0, lsl #22
    7ee8:			; <UNDEFINED> instruction: 0xf0013020
    7eec:	stmdbls	r1, {r0, r1, r2, r3, r4, r5, r6, r9, fp, ip, sp, lr, pc}
    7ef0:	adcsle	r2, fp, r0, lsl #16
    7ef4:	svclt	0x0000e7bc
    7ef8:			; <UNDEFINED> instruction: 0xf7fdb570
    7efc:	stmdavc	r4, {r0, r1, r2, r3, r4, r6, sl, fp, ip, sp, lr, pc}
    7f00:	strmi	r4, [r5], -r6, lsl #12
    7f04:	tstcs	r8, ip, asr r1
    7f08:			; <UNDEFINED> instruction: 0xf7fc4620
    7f0c:	tstlt	r8, r3, lsl ip	; <UNPREDICTABLE>
    7f10:	strteq	pc, [r0], #-68	; 0xffffffbc
    7f14:			; <UNDEFINED> instruction: 0xf815702c
    7f18:	stccs	15, cr4, [r0], {1}
    7f1c:			; <UNDEFINED> instruction: 0x4630d1f3
    7f20:			; <UNDEFINED> instruction: 0xf0004d1f
    7f24:			; <UNDEFINED> instruction: 0xf248fe57
    7f28:	vrsra.s8	q8, <illegal reg q8.5>, #8
    7f2c:			; <UNDEFINED> instruction: 0xf64f0307
    7f30:	ldrbtmi	r7, [sp], #-497	; 0xfffffe0f
    7f34:	andcc	pc, r0, #166912	; 0x28c00
    7f38:	blx	4ae8a <fchmod@plt+0x4924e>
    7f3c:			; <UNDEFINED> instruction: 0xf8550312
    7f40:	bl	157fd4 <fchmod@plt+0x156398>
    7f44:	ldmdblt	ip, {r0, r1, r7, r8, sl}
    7f48:	strtmi	lr, [r5], -lr
    7f4c:	cmplt	ip, r4, lsr #16
    7f50:	ldrtmi	r6, [r1], -r0, ror #16
    7f54:	stcl	7, cr15, [sl], #996	; 0x3e4
    7f58:	mvnsle	r2, r0, lsl #16
    7f5c:			; <UNDEFINED> instruction: 0xf7f94630
    7f60:	stmdavs	ip!, {r5, r6, sl, fp, sp, lr, pc}
    7f64:	ldcllt	6, cr4, [r0, #-128]!	; 0xffffff80
    7f68:			; <UNDEFINED> instruction: 0xf7fd20f0
    7f6c:	strmi	pc, [r4], -r5, ror #26
    7f70:			; <UNDEFINED> instruction: 0xff5ef7ff
    7f74:			; <UNDEFINED> instruction: 0xf7fd4630
    7f78:	blmi	2c7644 <fchmod@plt+0x2c5a08>
    7f7c:			; <UNDEFINED> instruction: 0x4602447b
    7f80:	andcs	r6, r0, #98	; 0x62
    7f84:	ldmib	r3, {r1, r5, sp, lr}^
    7f88:	ldrtmi	r1, [r0], -r0, lsl #4
    7f8c:	tstcc	r1, ip, lsr #32
    7f90:	stmib	r3, {r0, r9, ip, sp}^
    7f94:			; <UNDEFINED> instruction: 0xf7f91200
    7f98:	strtmi	lr, [r0], -r4, asr #24
    7f9c:	svclt	0x0000bd70
    7fa0:	andeq	fp, r1, r2, ror #14
    7fa4:	andeq	fp, r1, r0, lsl r7
    7fa8:	addlt	fp, r2, r0, lsl r5
    7fac:			; <UNDEFINED> instruction: 0xf7ff4604
    7fb0:	cmnlt	r0, r3, asr pc	; <UNPREDICTABLE>
    7fb4:	svclt	0x00182801
    7fb8:	mrsle	r2, (UNDEF: 8)
    7fbc:			; <UNDEFINED> instruction: 0xf10469a3
    7fc0:	stmdblt	r3!, {r3}
    7fc4:			; <UNDEFINED> instruction: 0xb1b86840
    7fc8:	blcs	223dc <fchmod@plt+0x207a0>
    7fcc:	strdlt	sp, [r2], -sl
    7fd0:			; <UNDEFINED> instruction: 0xf104bd10
    7fd4:	strmi	r0, [r3], -r8
    7fd8:	ldmvs	r2, {r1, r3, r4, r7, r8, r9, sl, fp, sp, lr}
    7fdc:	bcs	567f4 <fchmod@plt+0x54bb8>
    7fe0:	ldmdavs	fp, {r0, r1, r2, r8, fp, ip, lr, pc}^
    7fe4:	rscsle	r2, r2, r0, lsl #22
    7fe8:	ldmvs	r2, {r1, r3, r4, r7, r8, r9, sl, fp, sp, lr}
    7fec:	bcs	56804 <fchmod@plt+0x54bc8>
    7ff0:			; <UNDEFINED> instruction: 0x4618d8f7
    7ff4:	ldclt	0, cr11, [r0, #-8]
    7ff8:	orrcs	r6, r4, r0, ror #16
    7ffc:	bmi	15ac14 <fchmod@plt+0x158fd8>
    8000:	ldrbtmi	r9, [fp], #-0
    8004:	ldrbtmi	r4, [sl], #-2052	; 0xfffff7fc
    8008:			; <UNDEFINED> instruction: 0xf7fc4478
    800c:	svclt	0x0000ff7f
    8010:	andeq	r7, r0, sl, ror #25
    8014:	andeq	r7, r0, r2, asr #28
    8018:	andeq	r7, r0, r4, lsl sp
    801c:			; <UNDEFINED> instruction: 0xf7ffb510
    8020:	strmi	pc, [r4], -fp, ror #30
    8024:			; <UNDEFINED> instruction: 0xffc0f7ff
    8028:	ldfltd	f3, [r0, #-0]
    802c:	andcs	r4, r5, #4, 18	; 0x10000
    8030:	ldrbtmi	r4, [r9], #-2052	; 0xfffff7fc
    8034:			; <UNDEFINED> instruction: 0xf7f94478
    8038:	stmdavs	r1!, {r1, r3, r4, r5, sl, fp, sp, lr, pc}^
    803c:			; <UNDEFINED> instruction: 0xf82ef7fd
    8040:	andeq	r7, r0, sl, lsl #26
    8044:	andeq	r7, r0, ip, ror r6
    8048:	mvnsmi	lr, sp, lsr #18
    804c:	stmvs	fp, {r0, r5, r6, r8, r9, ip, sp, pc}
    8050:	blcs	19890 <fchmod@plt+0x17c54>
    8054:	stcvs	0, cr13, [r3], {50}	; 0x32
    8058:	streq	pc, [r8, #-256]	; 0xffffff00
    805c:	ldmvs	sl, {r7, r9, sl, lr}
    8060:	stmiavs	r2, {r1, r3, r4, r6, r8, fp, ip, sp, pc}^
    8064:	strvs	fp, [r1], #-2378	; 0xfffff6b6
    8068:	addne	pc, r0, r0, asr #17
    806c:	pop	{r3, r5, r9, sl, lr}
    8070:	stmdavs	ip!, {r4, r5, r6, r7, r8, pc}^
    8074:	blvs	fe8f450c <fchmod@plt+0xfe8f28d0>
    8078:	addsmi	r4, lr, #38797312	; 0x2500000
    807c:	udf	#23833	; 0x5d19
    8080:			; <UNDEFINED> instruction: 0xf7fd20d8
    8084:			; <UNDEFINED> instruction: 0x4607fcd9
    8088:	mcr2	7, 4, pc, cr4, cr15, {7}	; <UNPREDICTABLE>
    808c:	stmib	r7, {r4, r9, fp, lr}^
    8090:	ldrbtmi	r8, [sl], #-1024	; 0xfffffc00
    8094:			; <UNDEFINED> instruction: 0x67be63be
    8098:	rsbvs	r6, pc, r3, asr r8	; <UNPREDICTABLE>
    809c:	movwcc	r4, #5693	; 0x163d
    80a0:	subsvs	r4, r3, r8, lsr #12
    80a4:	ldrhhi	lr, [r0, #141]!	; 0x8d
    80a8:			; <UNDEFINED> instruction: 0x21b34a0a
    80ac:	stmdami	fp, {r1, r3, r8, r9, fp, lr}
    80b0:	ldrbtmi	r4, [fp], #-1146	; 0xfffffb86
    80b4:	ldrbtmi	r3, [r8], #-536	; 0xfffffde8
    80b8:			; <UNDEFINED> instruction: 0xff28f7fc
    80bc:			; <UNDEFINED> instruction: 0x21b54a08
    80c0:	stmdami	r9, {r3, r8, r9, fp, lr}
    80c4:	ldrbtmi	r4, [fp], #-1146	; 0xfffffb86
    80c8:	ldrbtmi	r3, [r8], #-536	; 0xfffffde8
    80cc:			; <UNDEFINED> instruction: 0xff1ef7fc
    80d0:	strdeq	fp, [r1], -sl
    80d4:	muleq	r0, r8, sp
    80d8:	andeq	r7, r0, lr, asr #25
    80dc:	andeq	r7, r0, r6, ror #24
    80e0:	andeq	r7, r0, r4, lsl #27
    80e4:	ldrdeq	r7, [r0], -r2
    80e8:	andeq	r7, r0, r2, asr ip
    80ec:	addlt	fp, r3, r0, lsl #10
    80f0:			; <UNDEFINED> instruction: 0xf7ff9101
    80f4:	stmdbls	r1, {r0, r8, r9, sl, fp, ip, sp, lr, pc}
    80f8:			; <UNDEFINED> instruction: 0xf85db003
    80fc:			; <UNDEFINED> instruction: 0xf7ffeb04
    8100:	svclt	0x0000bfa3
    8104:	ldrbtmi	r4, [fp], #-2817	; 0xfffff4ff
    8108:			; <UNDEFINED> instruction: 0x47706818
    810c:	andeq	fp, r1, r6, lsl #11
    8110:	ldrbtmi	r4, [fp], #-2817	; 0xfffff4ff
    8114:			; <UNDEFINED> instruction: 0x47706858
    8118:	andeq	fp, r1, sl, ror r5
    811c:	andcs	fp, r8, r8, lsl #10
    8120:	blx	d4611e <fchmod@plt+0xd444e2>
    8124:	stmib	r0, {r9, sp}^
    8128:	sfmlt	f2, 4, [r8, #-0]
    812c:	stmdavs	r4, {r4, r5, sl, ip, sp, pc}
    8130:	stmdavs	r3, {r2, r7, r8, fp, ip, sp, pc}^
    8134:	ldrbvc	pc, [r0, #1615]!	; 0x64f	; <UNPREDICTABLE>
    8138:	addseq	r4, sl, lr, lsl #18
    813c:	bcc	119328 <fchmod@plt+0x1176ec>
    8140:	adcmi	r4, fp, #285212672	; 0x11000000
    8144:			; <UNDEFINED> instruction: 0xf851dc0b
    8148:	cmplt	sl, r4, lsl #30
    814c:	streq	pc, [r8], #-258	; 0xfffffefe
    8150:	subvs	r3, r3, r1, lsl #6
    8154:	stmdavs	r3!, {r2, r5, fp, sp, lr}
    8158:	movwcc	fp, #33083	; 0x813b
    815c:	strtmi	r6, [r0], -r3
    8160:			; <UNDEFINED> instruction: 0x4770bc30
    8164:	subvs	r3, r3, r1, lsl #6
    8168:	andvs	lr, r3, fp, ror #15
    816c:	ldclt	6, cr4, [r0], #-128	; 0xffffff80
    8170:	svclt	0x00004770
    8174:	andeq	fp, r1, r8, asr r5
    8178:	stmdavs	r5, {r4, r5, sl, ip, sp, pc}
    817c:	stmdavs	r3, {r0, r2, r7, r8, fp, ip, sp, pc}^
    8180:	ldrbtvc	pc, [r0], #1615	; 0x64f	; <UNPREDICTABLE>
    8184:	addseq	r4, sl, pc, lsl #18
    8188:	bcc	119374 <fchmod@plt+0x117738>
    818c:	adcmi	r4, r3, #285212672	; 0x11000000
    8190:			; <UNDEFINED> instruction: 0xf851dc09
    8194:	cmplt	sl, r4, lsl #30
    8198:	streq	pc, [r8, #-258]	; 0xfffffefe
    819c:	subvs	r3, r3, r1, lsl #6
    81a0:	teqlt	r3, fp, ror #16
    81a4:	strtmi	r6, [r8], -r3
    81a8:			; <UNDEFINED> instruction: 0x4770bc30
    81ac:	subvs	r3, r3, r1, lsl #6
    81b0:	stmdavs	fp!, {r0, r2, r3, r5, r6, r7, r8, r9, sl, sp, lr, pc}
    81b4:	blcs	22228 <fchmod@plt+0x205ec>
    81b8:	movwcc	sp, #33012	; 0x80f4
    81bc:	strtmi	r6, [r8], -r3
    81c0:			; <UNDEFINED> instruction: 0x4770bc30
    81c4:	andeq	fp, r1, ip, lsl #10
    81c8:	bllt	a461b4 <fchmod@plt+0xa44578>
    81cc:			; <UNDEFINED> instruction: 0xf001b510
    81d0:	strcs	pc, [r0], #-3807	; 0xfffff121
    81d4:	stc2l	7, cr15, [r2, #-1012]	; 0xfffffc0c
    81d8:	stmdami	r9, {r3, r8, r9, fp, lr}
    81dc:	ldrbtmi	r4, [fp], #-1569	; 0xfffff9df
    81e0:	rsbscc	pc, pc, #12582912	; 0xc00000
    81e4:	blcc	1193cc <fchmod@plt+0x117790>
    81e8:	rsbsvc	pc, r0, #8388608	; 0x800000
    81ec:	strmi	lr, [r0], #-2496	; 0xfffff640
    81f0:	svcne	0x0004f843
    81f4:			; <UNDEFINED> instruction: 0xd1fb4293
    81f8:	svclt	0x0000bd10
    81fc:			; <UNDEFINED> instruction: 0x0001b4b6
    8200:	andeq	fp, r1, r8, lsr #9
    8204:	svcmi	0x00f0e92d
    8208:	mcrrmi	6, 0, r4, ip, cr7
    820c:	blhi	c36c8 <fchmod@plt+0xc1a8c>
    8210:	stmdavs	r3!, {r2, r3, r4, r5, r6, sl, lr}
    8214:	addseq	fp, fp, r5, lsl #1
    8218:			; <UNDEFINED> instruction: 0xf7fd1c58
    821c:	stmdavs	r2!, {r0, r1, r2, r4, r5, r7, r9, fp, ip, sp, lr, pc}
    8220:	svclt	0x00a22a00
    8224:	bl	1062c <fchmod@plt+0xe9f0>
    8228:	svcne	0x00030282
    822c:	blle	d9c34 <fchmod@plt+0xd7ff8>
    8230:	svcne	0x0004f843
    8234:			; <UNDEFINED> instruction: 0xd1fb429a
    8238:	stclmi	3, cr2, [r1, #-0]
    823c:			; <UNDEFINED> instruction: 0x469a461e
    8240:	ldrbtmi	r9, [sp], #-771	; 0xfffffcfd
    8244:			; <UNDEFINED> instruction: 0xf5059302
    8248:	blmi	f9684c <fchmod@plt+0xf94c10>
    824c:			; <UNDEFINED> instruction: 0xf8df3d04
    8250:			; <UNDEFINED> instruction: 0xf509b0f8
    8254:	ldrbtmi	r7, [fp], #-2416	; 0xfffff690
    8258:	mcr	4, 0, r4, cr8, cr11, {7}
    825c:			; <UNDEFINED> instruction: 0xf8553a10
    8260:	bcs	13e78 <fchmod@plt+0x1223c>
    8264:	strcs	sp, [r0], #-90	; 0xffffffa6
    8268:	strcc	r6, [r1], #-2066	; 0xfffff7ee
    826c:	mvnsle	r2, r0, lsl #20
    8270:	tstcs	r1, r3, asr r6
    8274:			; <UNDEFINED> instruction: 0x4638465a
    8278:	strmi	r9, [lr], #-1024	; 0xfffffc00
    827c:	stc	7, cr15, [r0], #-996	; 0xfffffc1c
    8280:	bl	21328c <fchmod@plt+0x211650>
    8284:	svclt	0x001e0184
    8288:	movwcc	r9, #6915	; 0x1b03
    828c:	stmdavs	sl, {r0, r1, r8, r9, ip, pc}
    8290:			; <UNDEFINED> instruction: 0xf10a45a9
    8294:			; <UNDEFINED> instruction: 0xf1020a01
    8298:	andvs	r0, sl, r1, lsl #4
    829c:	blmi	afca20 <fchmod@plt+0xafade4>
    82a0:	ldmdavs	ip, {r0, r1, r3, r4, r5, r6, sl, lr}
    82a4:	svclt	0x00c82c00
    82a8:	orreq	lr, r4, #8, 22	; 0x2000
    82ac:	sub	sp, r2, r2, lsl #24
    82b0:	andle	r3, r3, r1, lsl #24
    82b4:	stmdbcs	r4, {r0, r1, r4, r6, fp, ip, sp, lr, pc}
    82b8:	rscsle	r2, r9, r0, lsl #20
    82bc:			; <UNDEFINED> instruction: 0x9090f8df
    82c0:	streq	lr, [r4, #2824]	; 0xb08
    82c4:	ldrbtmi	r4, [r9], #1714	; 0x6b2
    82c8:	stmdbvs	r4, {r0, r2, r4, r6, fp, ip, sp, lr, pc}
    82cc:	strbmi	r4, [sl], -r3, lsr #12
    82d0:	tstcs	r1, r1, lsl #24
    82d4:			; <UNDEFINED> instruction: 0x96004638
    82d8:	bl	ffcc62c4 <fchmod@plt+0xffcc4688>
    82dc:	mvnsle	r1, r3, ror #24
    82e0:	bmi	719c40 <fchmod@plt+0x718004>
    82e4:	blls	906f0 <fchmod@plt+0x8eab4>
    82e8:	ldrbtmi	r4, [sl], #-1592	; 0xfffff9c8
    82ec:	bl	ffa462d8 <fchmod@plt+0xffa4469c>
    82f0:	bmi	66ef04 <fchmod@plt+0x66d2c8>
    82f4:	ldrtmi	r2, [r8], -r1, lsl #2
    82f8:	movwls	r4, #1146	; 0x47a
    82fc:			; <UNDEFINED> instruction: 0xf7f94633
    8300:	ldmdbmi	r6, {r5, r6, r7, r8, r9, fp, sp, lr, pc}
    8304:	ldrbtmi	r4, [r9], #-1592	; 0xfffff9c8
    8308:	blx	12c6306 <fchmod@plt+0x12c46ca>
    830c:	andlt	r4, r5, r0, asr #12
    8310:	blhi	c360c <fchmod@plt+0xc19d0>
    8314:	svcmi	0x00f0e8bd
    8318:	blt	fe046304 <fchmod@plt+0xfe0446c8>
    831c:	tstcs	r1, r2, lsl #24
    8320:	ldrbmi	r9, [r3], -r0, lsl #4
    8324:	bcs	443b8c <fchmod@plt+0x441f50>
    8328:	strmi	r4, [ip], #-1592	; 0xfffff9c8
    832c:			; <UNDEFINED> instruction: 0xf7f99402
    8330:	strbmi	lr, [r1], -r8, asr #23
    8334:	blle	ff5421e8 <fchmod@plt+0xff5405ac>
    8338:	svclt	0x0000e7c0
    833c:	andeq	fp, r1, ip, ror r4
    8340:	andeq	fp, r1, r2, asr r4
    8344:	andeq	r7, r0, sl, asr fp
    8348:	andeq	r7, r0, r8, asr fp
    834c:	andeq	fp, r1, ip, ror #7
    8350:	andeq	r7, r0, sl, asr fp
    8354:	andeq	r7, r0, r2, ror #21
    8358:	strdeq	r7, [r0], -r0
    835c:	andeq	r7, r0, sl, lsl #22
    8360:	ldrblt	r6, [r0, #-2057]!	; 0xfffff7f7
    8364:	stmdavs	r9, {r1, r7, ip, sp, pc}^
    8368:	ldrmi	r4, [r6], -r4, lsl #12
    836c:			; <UNDEFINED> instruction: 0x4608461d
    8370:			; <UNDEFINED> instruction: 0xf7f99101
    8374:	stmdbls	r1, {r1, r3, r4, r6, r8, r9, fp, sp, lr, pc}
    8378:	strtmi	r4, [r0], -r2, lsl #12
    837c:			; <UNDEFINED> instruction: 0xff22f000
    8380:	stmvs	fp, {r0, r4, r5, r6, r7, fp, sp, lr}
    8384:	stmdble	r6, {r0, r8, r9, fp, sp}
    8388:	ldmvs	r2!, {r1, r8, sl, fp, sp}
    838c:	stccs	0, cr13, [r3, #-44]	; 0xffffffd4
    8390:	stccs	0, cr13, [r1, #-48]	; 0xffffffd0
    8394:	strtmi	sp, [r0], -r5
    8398:	pop	{r1, ip, sp, pc}
    839c:			; <UNDEFINED> instruction: 0xf0004070
    83a0:	bcs	78034 <fchmod@plt+0x763f8>
    83a4:	blcc	13c3b4 <fchmod@plt+0x13a778>
    83a8:	ldmible	r4!, {r0, r8, r9, fp, sp}^
    83ac:			; <UNDEFINED> instruction: 0xf0014620
    83b0:			; <UNDEFINED> instruction: 0x4620fdfd
    83b4:	pop	{r1, ip, sp, pc}
    83b8:			; <UNDEFINED> instruction: 0xf0004070
    83bc:	svclt	0x0000bf15
    83c0:	strdlt	fp, [r3], r0
    83c4:	stmdavs	r2, {r0, r1, r2, r3, r6, r7, fp, sp, lr}
    83c8:	ldmdavs	r6, {r0, r1, r3, r4, r5, r7, fp, sp, lr}^
    83cc:	ldmdble	r7, {r0, r8, r9, fp, sp}
    83d0:	ldrtmi	r4, [r0], -r4, lsl #12
    83d4:			; <UNDEFINED> instruction: 0xf7f9460d
    83d8:	strmi	lr, [r6], -r8, lsr #22
    83dc:			; <UNDEFINED> instruction: 0xf7f96878
    83e0:	ldrtmi	lr, [r0], #-2852	; 0xfffff4dc
    83e4:			; <UNDEFINED> instruction: 0xf7fd3002
    83e8:	stmiavs	fp!, {r0, r1, r2, r5, r8, r9, fp, ip, sp, lr, pc}^
    83ec:	strcs	r6, [r0, #-2081]	; 0xfffff7df
    83f0:	ldmdavs	fp, {r0, r2, r9, fp, lr}^
    83f4:	ldrbtmi	r6, [sl], #-2121	; 0xfffff7b7
    83f8:	strmi	r9, [r6], -r0, lsl #10
    83fc:	blx	44406 <fchmod@plt+0x427ca>
    8400:	andlt	r4, r3, r0, lsr r6
    8404:	svclt	0x0000bdf0
    8408:	andeq	r8, r0, lr, ror #6
    840c:			; <UNDEFINED> instruction: 0x4603b410
    8410:	stmiavs	r0!, {r2, r3, r6, r7, fp, sp, lr}
    8414:	stmdble	r6, {r0, fp, sp}
    8418:	stmvs	ip, {r1, r9, fp, sp}
    841c:	bcs	fc44c <fchmod@plt+0xfa810>
    8420:	bcs	7c454 <fchmod@plt+0x7a818>
    8424:	ldmdavs	fp, {r2, ip, lr, pc}
    8428:			; <UNDEFINED> instruction: 0xf85d6858
    842c:	ldrbmi	r4, [r0, -r4, lsl #22]!
    8430:	andle	r2, r2, r1, lsl #24
    8434:	stmdacs	r1, {r2, fp, ip, sp}
    8438:	stmdbvs	r8, {r0, r2, r4, r5, r6, r7, r8, fp, ip, lr, pc}
    843c:	mvnsle	r2, r0, lsl #16
    8440:	blmi	1465bc <fchmod@plt+0x144980>
    8444:			; <UNDEFINED> instruction: 0xf7ff4618
    8448:	svclt	0x0000bfbb
    844c:			; <UNDEFINED> instruction: 0xf100460a
    8450:			; <UNDEFINED> instruction: 0xf7ff012c
    8454:	svclt	0x0000bfdb
    8458:			; <UNDEFINED> instruction: 0x4603b510
    845c:	addlt	r6, r2, ip, asr #17
    8460:	stmdacs	r1, {r5, r7, fp, sp, lr}
    8464:	bcs	be884 <fchmod@plt+0xbcc48>
    8468:	andle	r6, r9, ip, lsl #17
    846c:	andle	r2, sl, r3, lsl #20
    8470:	andle	r2, r3, r1, lsl #20
    8474:	ldmdavs	r8, {r0, r1, r3, r4, fp, sp, lr}^
    8478:	ldclt	0, cr11, [r0, #-8]
    847c:	andle	r2, r2, r1, lsl #24
    8480:	stmdacs	r1, {r2, fp, ip, sp}
    8484:	stmdbvs	r8, {r1, r2, r4, r5, r6, r7, r8, fp, ip, lr, pc}
    8488:	mvnsle	r2, r0, lsl #16
    848c:	tstls	r1, r8, lsl r6
    8490:			; <UNDEFINED> instruction: 0xff96f7ff
    8494:	tstvs	r8, r1, lsl #18
    8498:	svclt	0x0000e7ee
    849c:			; <UNDEFINED> instruction: 0xf100460a
    84a0:			; <UNDEFINED> instruction: 0xf7ff012c
    84a4:	svclt	0x0000bfd9
    84a8:			; <UNDEFINED> instruction: 0x4615b538
    84ac:	cmplt	r4, ip, asr #18
    84b0:	strtmi	r4, [r0], -r8, lsl #18
    84b4:			; <UNDEFINED> instruction: 0xf7f94479
    84b8:			; <UNDEFINED> instruction: 0x4603e99a
    84bc:	eorvs	r4, fp, r0, lsr #12
    84c0:	stmdbmi	r5, {r3, r4, r5, r8, sl, fp, ip, sp, pc}
    84c4:	stmdami	r5, {r0, r2, r9, sp}
    84c8:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
    84cc:	stmib	lr!, {r0, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    84d0:	strb	r4, [sp, r4, lsl #12]!
    84d4:			; <UNDEFINED> instruction: 0x000056bc
    84d8:	andeq	r7, r0, r4, lsr #21
    84dc:	andeq	r7, r0, r6, ror #3
    84e0:	stmvs	r2, {r1, r8, r9, fp, lr}
    84e4:	cfldrspl	mvf4, [r8], {123}	; 0x7b
    84e8:	svclt	0x00004770
    84ec:	andeq	r7, r0, r4, lsr #21
    84f0:	stmdbvs	r2, {r1, r8, r9, fp, lr}
    84f4:	cfldrspl	mvf4, [r8], {123}	; 0x7b
    84f8:	svclt	0x00004770
    84fc:	muleq	r0, ip, sl
    8500:	stmiavs	r2, {r1, r8, r9, fp, lr}^
    8504:	cfldrspl	mvf4, [r8], {123}	; 0x7b
    8508:	svclt	0x00004770
    850c:	muleq	r0, r8, sl
    8510:	movwcs	r6, #51328	; 0xc880
    8514:	bmi	11a928 <fchmod@plt+0x118cec>
    8518:	vqrdmulh.s<illegal width 8>	d15, d0, d3
    851c:	stmpl	sl, {r0, r3, r4, r5, r6, sl, lr}
    8520:			; <UNDEFINED> instruction: 0x477058d0
    8524:	ldrdeq	r9, [r1], -r0
    8528:	andeq	r0, r0, r0, lsr #3
    852c:	movwcs	r6, #51392	; 0xc8c0
    8530:	bmi	11a944 <fchmod@plt+0x118d08>
    8534:	vqrdmulh.s<illegal width 8>	d15, d0, d3
    8538:	stmpl	sl, {r0, r3, r4, r5, r6, sl, lr}
    853c:			; <UNDEFINED> instruction: 0x477058d0
    8540:			; <UNDEFINED> instruction: 0x000198b4
    8544:	andeq	r0, r0, r4, lsl #4
    8548:	movwcs	r6, #51456	; 0xc900
    854c:	bmi	11a960 <fchmod@plt+0x118d24>
    8550:	vqrdmulh.s<illegal width 8>	d15, d0, d3
    8554:	stmpl	sl, {r0, r3, r4, r5, r6, sl, lr}
    8558:			; <UNDEFINED> instruction: 0x477058d0
    855c:	muleq	r1, r8, r8
    8560:	muleq	r0, r4, r1
    8564:	blmi	1a2a74 <fchmod@plt+0x1a0e38>
    8568:	ldrbtmi	r2, [fp], #-2565	; 0xfffff5fb
    856c:	tstcs	ip, r6
    8570:	blx	5a58a <fchmod@plt+0x5894e>
    8574:	ldmdapl	fp, {r1, r9, ip, sp, lr, pc}
    8578:			; <UNDEFINED> instruction: 0x47705898
    857c:	ldrbmi	r6, [r0, -r0, lsl #19]!
    8580:	andeq	r9, r1, r2, lsl #17
    8584:	andeq	r0, r0, ip, asr #3
    8588:	stmdavs	r4, {r3, r4, r5, r8, sl, ip, sp, pc}
    858c:	stmdavs	r2!, {r0, r2, r3, fp, sp, lr}
    8590:	ldmdavs	r0, {r0, r1, r3, r5, fp, sp, lr}^
    8594:			; <UNDEFINED> instruction: 0xf7f96859
    8598:	stmiblt	r0!, {r3, r4, r8, fp, sp, lr, pc}^
    859c:	blvs	fea6342c <fchmod@plt+0xfea617f0>
    85a0:	andsle	r4, r8, sl, lsl #5
    85a4:	blcs	627f8 <fchmod@plt+0x60bbc>
    85a8:	blvs	183ea08 <fchmod@plt+0x183cdcc>
    85ac:	andle	r2, r2, r1, lsl #16
    85b0:	blcs	571c8 <fchmod@plt+0x5558c>
    85b4:	stmvs	fp, {r4, r8, fp, ip, lr, pc}
    85b8:	stmdble	fp, {r0, r8, r9, fp, sp}
    85bc:	stmdacs	r1, {r3, r5, r6, r8, r9, fp, sp, lr}
    85c0:	blcc	13c5d0 <fchmod@plt+0x13a994>
    85c4:	stmdble	r5, {r0, r8, r9, fp, sp}
    85c8:	ldrhtmi	lr, [r8], -sp
    85cc:	ldmdavs	r0, {r0, r3, r6, fp, sp, lr}^
    85d0:	ldmlt	r8!, {r0, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    85d4:	ldclt	0, cr2, [r8, #-4]!
    85d8:	rscscc	pc, pc, pc, asr #32
    85dc:	svclt	0x0000bd38
    85e0:			; <UNDEFINED> instruction: 0x4605b538
    85e4:			; <UNDEFINED> instruction: 0x461469d0
    85e8:	smlawbcs	r8, r0, r1, fp
    85ec:	b	8c65d8 <fchmod@plt+0x8c499c>
    85f0:	stfnep	f3, [r4], {96}	; 0x60
    85f4:	strtmi	r4, [r0], -r9, lsl #18
    85f8:			; <UNDEFINED> instruction: 0xf7f94479
    85fc:			; <UNDEFINED> instruction: 0x4621e8f8
    8600:	strtmi	r4, [r8], -r2, lsl #12
    8604:	ldrhtmi	lr, [r8], -sp
    8608:	ldcllt	0, cr15, [ip]
    860c:	msreq	CPSR_fs, r4, lsl #2
    8610:	andcs	r4, r1, #40, 12	; 0x2800000
    8614:	ldrhtmi	lr, [r8], -sp
    8618:	stmdalt	r2!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    861c:	andeq	r7, r0, r0, ror #8
    8620:			; <UNDEFINED> instruction: 0x4604b510
    8624:	addlt	r4, sl, r8, lsl r8
    8628:	ldrbtmi	r4, [r8], #-2840	; 0xfffff4e8
    862c:	stmdage	r6, {r0, r1, r6, r7, fp, ip, lr}
    8630:	movwls	r6, #38939	; 0x981b
    8634:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    8638:	andls	r2, r1, r0, lsl #6
    863c:	movwcc	lr, #27085	; 0x69cd
    8640:			; <UNDEFINED> instruction: 0xf7ff9308
    8644:	stmdals	r1, {r0, r2, r3, r6, r7, r8, r9, sl, fp, ip, sp, lr, pc}
    8648:	stc2l	0, cr15, [lr]
    864c:	bge	eea74 <fchmod@plt+0xece38>
    8650:			; <UNDEFINED> instruction: 0xf7ff4620
    8654:	stmdacs	r0, {r0, r2, r3, r5, r7, fp, ip, sp, lr, pc}
    8658:	bmi	37f284 <fchmod@plt+0x37d648>
    865c:	ldrbtmi	r4, [sl], #-2827	; 0xfffff4f5
    8660:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    8664:	subsmi	r9, sl, r9, lsl #22
    8668:	andlt	sp, sl, ip, lsl #2
    866c:	stmdbmi	r9, {r4, r8, sl, fp, ip, sp, pc}
    8670:	stmdami	r9, {r0, r2, r9, sp}
    8674:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
    8678:	ldmdb	r8, {r0, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    867c:	stmdbls	r8, {r0, r2, r9, fp, ip, pc}
    8680:	stc2	7, cr15, [ip, #-1008]	; 0xfffffc10
    8684:	ldmdb	lr, {r0, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    8688:	andeq	r9, r1, r2, asr #15
    868c:	andeq	r0, r0, ip, lsr #3
    8690:	andeq	r9, r1, lr, lsl #15
    8694:	andeq	r7, r0, ip, lsr #18
    8698:	andeq	r7, r0, sl, lsr r0
    869c:			; <UNDEFINED> instruction: 0xf7ffb508
    86a0:	blmi	c719c <fchmod@plt+0xc5560>
    86a4:	andsvs	r4, r8, fp, ror r4
    86a8:	svclt	0x0000bd08
    86ac:			; <UNDEFINED> instruction: 0x0005afb4
    86b0:	bmi	19b2cc <fchmod@plt+0x199690>
    86b4:	ldrbtmi	r4, [sl], #-1147	; 0xfffffb85
    86b8:	tstlt	r0, r8, lsl r8
    86bc:	stmdbmi	r4, {r4, r5, r6, r8, r9, sl, lr}
    86c0:	ldmdavs	r0, {r1, r4, r6, fp, ip, lr}
    86c4:			; <UNDEFINED> instruction: 0x47706018
    86c8:	andeq	sl, r5, r4, lsr #31
    86cc:	andeq	r9, r1, r6, lsr r7
    86d0:	strdeq	r0, [r0], -r8
    86d4:			; <UNDEFINED> instruction: 0xf7ffb508
    86d8:	blmi	208664 <fchmod@plt+0x206a28>
    86dc:	ldrbtmi	r4, [fp], #-2567	; 0xfffff5f9
    86e0:	ldmdavs	r8, {r0, r1, r3, r4, r7, fp, ip, lr}
    86e4:			; <UNDEFINED> instruction: 0xf862f000
    86e8:	stc2l	7, cr15, [sl, #-1008]!	; 0xfffffc10
    86ec:			; <UNDEFINED> instruction: 0x4008e8bd
    86f0:			; <UNDEFINED> instruction: 0xf7f92012
    86f4:	svclt	0x0000ba55
    86f8:	andeq	r9, r1, lr, lsl #14
    86fc:	andeq	r0, r0, r4, ror #3
    8700:			; <UNDEFINED> instruction: 0xf7fc2001
    8704:	svclt	0x0000bbdb
    8708:	bmi	79b384 <fchmod@plt+0x799748>
    870c:	push	{r0, r1, r3, r4, r5, r6, sl, lr}
    8710:			; <UNDEFINED> instruction: 0x468043f0
    8714:	umulllt	r5, r9, fp, r8
    8718:	ldcmi	8, cr4, [ip], {27}
    871c:			; <UNDEFINED> instruction: 0xf8d34478
    8720:			; <UNDEFINED> instruction: 0xf0019000
    8724:	ldrbtmi	pc, [ip], #-3831	; 0xfffff109	; <UNPREDICTABLE>
    8728:			; <UNDEFINED> instruction: 0xf7ff9007
    872c:	strmi	pc, [r5], -r1, asr #31
    8730:			; <UNDEFINED> instruction: 0xf0014620
    8734:	strmi	pc, [r6], -pc, ror #29
    8738:	ldrbtmi	r4, [r8], #-2069	; 0xfffff7eb
    873c:	cdp2	0, 14, cr15, cr10, cr1, {0}
    8740:	andcs	r4, r5, #20, 18	; 0x50000
    8744:			; <UNDEFINED> instruction: 0x46074479
    8748:	ldrbtmi	r4, [r8], #-2067	; 0xfffff7ed
    874c:	stmia	lr!, {r0, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    8750:	strtmi	r4, [r0], -r2, lsl #12
    8754:			; <UNDEFINED> instruction: 0xf0014614
    8758:	blls	2082d4 <fchmod@plt+0x206698>
    875c:			; <UNDEFINED> instruction: 0xf8cd2101
    8760:	strls	r8, [r3], #-20	; 0xffffffec
    8764:	stmib	sp, {r1, r8, r9, sl, ip, pc}^
    8768:	strmi	r5, [r2], -r0, lsl #12
    876c:	bmi	2ecf84 <fchmod@plt+0x2eb348>
    8770:	ldrbtmi	r4, [sl], #-1608	; 0xfffff9b8
    8774:	stmib	r4!, {r0, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    8778:	pop	{r0, r3, ip, sp, pc}
    877c:	svclt	0x000083f0
    8780:	andeq	r9, r1, r0, ror #13
    8784:			; <UNDEFINED> instruction: 0x000001b8
    8788:	andeq	r6, r0, r4, ror r3
    878c:	andeq	r6, r0, r2, ror r3
    8790:	andeq	r7, r0, r6, lsl #17
    8794:	andeq	r7, r0, r4, lsl #17
    8798:	andeq	r6, r0, r6, ror #30
    879c:	andeq	r6, r0, lr, lsr r3
    87a0:	ldrbtmi	r4, [fp], #-2817	; 0xfffff4ff
    87a4:			; <UNDEFINED> instruction: 0x47706018
    87a8:	andeq	r9, r1, sl, ror r8
    87ac:			; <UNDEFINED> instruction: 0x4604b510
    87b0:	stmib	r0, {r0, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    87b4:	b	c67a0 <fchmod@plt+0xc4b64>
    87b8:	movwcs	fp, #312	; 0x138
    87bc:	ldrmi	r4, [r9], -r0, lsr #12
    87c0:	pop	{r1, r9, sp}
    87c4:			; <UNDEFINED> instruction: 0xf7f94010
    87c8:	bmi	176d1c <fchmod@plt+0x1750e0>
    87cc:	ldrmi	r4, [r9], -r3, lsl #12
    87d0:	ldrbtmi	r4, [sl], #-1568	; 0xfffff9e0
    87d4:			; <UNDEFINED> instruction: 0x4010e8bd
    87d8:			; <UNDEFINED> instruction: 0xf7f96812
    87dc:	svclt	0x0000b949
    87e0:	andeq	r9, r1, sl, asr #16
    87e4:	blmi	11aff8 <fchmod@plt+0x1193bc>
    87e8:	ldrbtmi	r4, [fp], #-1146	; 0xfffffb86
    87ec:	andsvs	r6, r9, r0, lsl r0
    87f0:	svclt	0x00004770
    87f4:	andeq	r9, r1, r8, lsr r8
    87f8:	andeq	sl, r5, r2, ror lr
    87fc:	ldrbtmi	r4, [fp], #-2817	; 0xfffff4ff
    8800:			; <UNDEFINED> instruction: 0x47706858
    8804:	andeq	sl, r5, lr, asr lr
    8808:			; <UNDEFINED> instruction: 0x4603b530
    880c:	addlt	r4, r3, r5, lsl ip
    8810:	ldrsbgt	pc, [r4], #-143	; 0xffffff71	; <UNPREDICTABLE>
    8814:	ldcmi	6, cr4, [r5, #-40]	; 0xffffffd8
    8818:	ldrbtmi	r4, [ip], #1148	; 0x47c
    881c:	stmdavs	r3!, {r0, r3, r4, r9, sl, lr}^
    8820:			; <UNDEFINED> instruction: 0xf85c4668
    8824:	movwcc	r5, #4101	; 0x1005
    8828:	strls	r6, [r1, #-2093]	; 0xfffff7d3
    882c:	streq	pc, [r0, #-79]	; 0xffffffb1
    8830:	strcs	r6, [r0, #-99]	; 0xffffff9d
    8834:			; <UNDEFINED> instruction: 0xf7fc9500
    8838:	blmi	388784 <fchmod@plt+0x386b48>
    883c:	ldrbtmi	r6, [fp], #-2081	; 0xfffff7df
    8840:	ldmdavs	fp, {fp, ip, pc}
    8844:	stmdals	r0, {r3, r4, r7, r8, r9, sl, lr}
    8848:	svc	0x00eaf7f8
    884c:	blmi	1db078 <fchmod@plt+0x1d943c>
    8850:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    8854:	blls	628c4 <fchmod@plt+0x60c88>
    8858:	qaddle	r4, sl, r1
    885c:	ldclt	0, cr11, [r0, #-12]!
    8860:	ldmda	r0!, {r0, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    8864:	andeq	sl, r5, r4, asr #28
    8868:	ldrdeq	r9, [r1], -r2
    886c:	andeq	r0, r0, ip, lsr #3
    8870:	andeq	r9, r1, r2, ror #15
    8874:	muleq	r1, ip, r5
    8878:	bmi	3f58bc <fchmod@plt+0x3f3c80>
    887c:	addlt	fp, r3, r0, lsl #10
    8880:	blmi	3b2c98 <fchmod@plt+0x3b105c>
    8884:			; <UNDEFINED> instruction: 0xf851447a
    8888:	ldmpl	r3, {r2, r8, r9, fp}^
    888c:	movwls	r6, #6171	; 0x181b
    8890:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    8894:			; <UNDEFINED> instruction: 0xf7ff9100
    8898:	bmi	28877c <fchmod@plt+0x286b40>
    889c:	ldrbtmi	r4, [sl], #-2823	; 0xfffff4f9
    88a0:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    88a4:	subsmi	r9, sl, r1, lsl #22
    88a8:	andlt	sp, r3, r4, lsl #2
    88ac:	bl	146a28 <fchmod@plt+0x144dec>
    88b0:	ldrbmi	fp, [r0, -r4]!
    88b4:	stmda	r6, {r0, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    88b8:	andeq	r9, r1, r8, ror #10
    88bc:	andeq	r0, r0, ip, lsr #3
    88c0:	andeq	r9, r1, lr, asr #10
    88c4:	ldrlt	fp, [r0, #-1039]!	; 0xfffffbf1
    88c8:	stcmi	0, cr11, [r0], #-556	; 0xfffffdd4
    88cc:	blmi	83310c <fchmod@plt+0x8314d0>
    88d0:	ldrbtmi	sl, [ip], #-2055	; 0xfffff7f9
    88d4:	blne	146a24 <fchmod@plt+0x144de8>
    88d8:	ldcmi	8, cr5, [lr], {227}	; 0xe3
    88dc:	movwls	r6, #38939	; 0x981b
    88e0:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    88e4:	movwcs	r9, #520	; 0x208
    88e8:			; <UNDEFINED> instruction: 0xf7fc9307
    88ec:	blmi	6c86d0 <fchmod@plt+0x6c6a94>
    88f0:	ldmdami	sl, {r2, r3, r4, r5, r6, sl, lr}
    88f4:	ldrbtmi	r5, [r8], #-2275	; 0xfffff71d
    88f8:			; <UNDEFINED> instruction: 0xf001681d
    88fc:	andls	pc, r5, fp, lsl #28
    8900:	mrc2	7, 6, pc, cr6, cr15, {7}
    8904:	ldmdami	r6, {r2, r9, sl, lr}
    8908:			; <UNDEFINED> instruction: 0xf0014478
    890c:	bls	208120 <fchmod@plt+0x2064e4>
    8910:	strls	r9, [r0], #-2821	; 0xfffff4fb
    8914:	stmib	sp, {r0, r9, sl, lr}^
    8918:	bmi	48d124 <fchmod@plt+0x48b4e8>
    891c:	strtmi	r2, [r8], -r1, lsl #2
    8920:			; <UNDEFINED> instruction: 0xf7f9447a
    8924:	stmdals	r7, {r1, r2, r3, r6, r7, fp, sp, lr, pc}
    8928:	svc	0x007af7f8
    892c:	blmi	21b16c <fchmod@plt+0x219530>
    8930:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    8934:	blls	2629a4 <fchmod@plt+0x260d68>
    8938:	qaddle	r4, sl, r4
    893c:	pop	{r0, r1, r3, ip, sp, pc}
    8940:	andlt	r4, r4, r0, lsr r0
    8944:			; <UNDEFINED> instruction: 0xf7f84770
    8948:	svclt	0x0000efbe
    894c:	andeq	r9, r1, sl, lsl r5
    8950:	andeq	r0, r0, ip, lsr #3
    8954:	strdeq	r9, [r1], -ip
    8958:			; <UNDEFINED> instruction: 0x000001b8
    895c:	muleq	r0, sl, r1
    8960:	muleq	r0, r0, r1
    8964:	muleq	r0, r8, r1
    8968:			; <UNDEFINED> instruction: 0x000194bc
    896c:			; <UNDEFINED> instruction: 0xf8dfb40f
    8970:	strlt	ip, [r0, #-120]	; 0xffffff88
    8974:	bge	2b4ba0 <fchmod@plt+0x2b2f64>
    8978:	ldrbtmi	r4, [ip], #2844	; 0xb1c
    897c:			; <UNDEFINED> instruction: 0xf852a805
    8980:			; <UNDEFINED> instruction: 0xf85c1b04
    8984:	ldmdavs	fp, {r0, r1, ip, sp}
    8988:			; <UNDEFINED> instruction: 0xf04f9307
    898c:	andls	r0, r6, #0, 6
    8990:			; <UNDEFINED> instruction: 0xff24f7fc
    8994:	ldrbtmi	r4, [r8], #-2070	; 0xfffff7ea
    8998:	ldc2	0, cr15, [ip, #4]!
    899c:			; <UNDEFINED> instruction: 0xf7ff9003
    89a0:	strmi	pc, [r3], -r7, lsl #29
    89a4:	movwls	r4, #10259	; 0x2813
    89a8:			; <UNDEFINED> instruction: 0xf0014478
    89ac:	stmdbls	r5, {r0, r1, r4, r5, r7, r8, sl, fp, ip, sp, lr, pc}
    89b0:	andcc	lr, r2, #3620864	; 0x374000
    89b4:	ldmdbmi	r0, {r0, r8, ip, pc}
    89b8:	andls	r4, r0, r9, ror r4
    89bc:			; <UNDEFINED> instruction: 0xf7f92001
    89c0:	stmdals	r5, {r3, r5, r6, fp, sp, lr, pc}
    89c4:	svc	0x002cf7f8
    89c8:	blmi	21b200 <fchmod@plt+0x2195c4>
    89cc:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    89d0:	blls	1e2a40 <fchmod@plt+0x1e0e04>
    89d4:	qaddle	r4, sl, r4
    89d8:			; <UNDEFINED> instruction: 0xf85db009
    89dc:	andlt	lr, r4, r4, lsl #22
    89e0:			; <UNDEFINED> instruction: 0xf7f84770
    89e4:	svclt	0x0000ef70
    89e8:	andeq	r9, r1, r2, ror r4
    89ec:	andeq	r0, r0, ip, lsr #3
    89f0:	strdeq	r6, [r0], -sl
    89f4:	strdeq	r6, [r0], -r0
    89f8:	andeq	r6, r0, r0, lsl #2
    89fc:	andeq	r9, r1, r0, lsr #8
    8a00:	bmi	675a44 <fchmod@plt+0x673e08>
    8a04:	strdlt	fp, [r3], r0
    8a08:	vstrge	d4, [r8, #-96]	; 0xffffffa0
    8a0c:	mcrls	4, 0, r4, cr9, cr10, {3}
    8a10:	blvc	146b6c <fchmod@plt+0x144f30>
    8a14:	strcc	r5, [r4, #-2259]	; 0xfffff72d
    8a18:	movwls	r6, #6171	; 0x181b
    8a1c:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    8a20:	cmnlt	lr, r0, lsl #10
    8a24:	strcc	r4, [r4, #-1584]	; 0xfffff9d0
    8a28:	svc	0x00fef7f8
    8a2c:			; <UNDEFINED> instruction: 0x46044631
    8a30:	ldrtmi	r4, [r8], -r2, lsl #12
    8a34:			; <UNDEFINED> instruction: 0xf7f84427
    8a38:			; <UNDEFINED> instruction: 0xf855ef14
    8a3c:	strls	r6, [r0, #-3076]	; 0xfffff3fc
    8a40:	mvnle	r2, r0, lsl #28
    8a44:	movwcs	r4, #2570	; 0xa0a
    8a48:	blmi	224b3c <fchmod@plt+0x222f00>
    8a4c:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    8a50:	blls	62ac0 <fchmod@plt+0x60e84>
    8a54:	qaddle	r4, sl, r5
    8a58:	andlt	r4, r3, r8, lsr r6
    8a5c:	ldrhtmi	lr, [r0], #141	; 0x8d
    8a60:	ldrbmi	fp, [r0, -r4]!
    8a64:	svc	0x002ef7f8
    8a68:	andeq	r9, r1, r0, ror #7
    8a6c:	andeq	r0, r0, ip, lsr #3
    8a70:	andeq	r9, r1, r0, lsr #7
    8a74:			; <UNDEFINED> instruction: 0x460db570
    8a78:			; <UNDEFINED> instruction: 0xf7f84606
    8a7c:			; <UNDEFINED> instruction: 0x4604efd6
    8a80:			; <UNDEFINED> instruction: 0xf7f84628
    8a84:	addmi	lr, r4, #840	; 0x348
    8a88:	andcs	fp, r0, r8, lsr pc
    8a8c:	bne	83d6b0 <fchmod@plt+0x83ba74>
    8a90:	ldrtmi	r4, [r0], #-1577	; 0xfffff9d7
    8a94:	mrc	7, 4, APSR_nzcv, cr8, cr8, {7}
    8a98:			; <UNDEFINED> instruction: 0xf080fab0
    8a9c:			; <UNDEFINED> instruction: 0xbd700940
    8aa0:			; <UNDEFINED> instruction: 0xf8dfb40f
    8aa4:	strlt	ip, [r0, #-68]	; 0xffffffbc
    8aa8:	bge	1b4cc4 <fchmod@plt+0x1b3088>
    8aac:	ldrbtmi	r4, [ip], #2831	; 0xb0f
    8ab0:			; <UNDEFINED> instruction: 0xf852a802
    8ab4:			; <UNDEFINED> instruction: 0xf85c1b04
    8ab8:	ldmdavs	fp, {r0, r1, ip, sp}
    8abc:			; <UNDEFINED> instruction: 0xf04f9303
    8ac0:	andls	r0, r1, #0, 6
    8ac4:	mcr2	7, 4, pc, cr10, cr12, {7}	; <UNPREDICTABLE>
    8ac8:	blmi	21b2f4 <fchmod@plt+0x2196b8>
    8acc:	stmdals	r2, {r1, r3, r4, r5, r6, sl, lr}
    8ad0:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    8ad4:	subsmi	r9, sl, r3, lsl #22
    8ad8:	andlt	sp, r5, r4, lsl #2
    8adc:	bl	146c58 <fchmod@plt+0x14501c>
    8ae0:	ldrbmi	fp, [r0, -r4]!
    8ae4:	mcr	7, 7, pc, cr14, cr8, {7}	; <UNPREDICTABLE>
    8ae8:	andeq	r9, r1, lr, lsr r3
    8aec:	andeq	r0, r0, ip, lsr #3
    8af0:	andeq	r9, r1, r0, lsr #6
    8af4:			; <UNDEFINED> instruction: 0x4605b470
    8af8:	ands	fp, fp, sl, lsr r9
    8afc:	strtmi	r2, [r8], -r1, lsl #22
    8b00:			; <UNDEFINED> instruction: 0xf811d916
    8b04:			; <UNDEFINED> instruction: 0xf8003b01
    8b08:	stmdavc	ip, {r0, r8, r9, fp, ip, sp}
    8b0c:	lognedp	f3, #4.0
    8b10:	strmi	r2, [r5], -r5, lsr #24
    8b14:	svclt	0x001c461e
    8b18:			; <UNDEFINED> instruction: 0x46324613
    8b1c:	bcs	bd2dc <fchmod@plt+0xbb6a0>
    8b20:	andeq	pc, r2, #-2147483608	; 0x80000028
    8b24:	blcs	7ef50 <fchmod@plt+0x7d314>
    8b28:	blmi	86b44 <fchmod@plt+0x84f08>
    8b2c:	stmiale	r8!, {r3, r5, r9, sl, lr}^
    8b30:	eorvc	r2, fp, r0, lsl #6
    8b34:	ldcllt	6, cr4, [r0], #-160	; 0xffffff60
    8b38:			; <UNDEFINED> instruction: 0x46054770
    8b3c:	eorvc	r2, fp, r0, lsl #6
    8b40:	svclt	0x0000e7f8
    8b44:	mvnsmi	lr, sp, lsr #18
    8b48:			; <UNDEFINED> instruction: 0xf7f84605
    8b4c:	subeq	lr, r0, lr, ror #30
    8b50:	mrc2	7, 0, pc, cr12, cr12, {7}
    8b54:	strmi	r7, [r7], -fp, lsr #16
    8b58:	mvnslt	r4, r6, lsl #12
    8b5c:	ldmdaeq	ip, {r0, r1, r2, r3, r6, ip, sp, lr, pc}^
    8b60:	strtmi	lr, [r3], -r7
    8b64:			; <UNDEFINED> instruction: 0x461e4634
    8b68:	blcc	86bc4 <fchmod@plt+0x84f88>
    8b6c:	stmdavc	fp!, {r0, r1, r5, ip, sp, lr}
    8b70:	ldrmi	fp, [r8], -r3, lsr #3
    8b74:			; <UNDEFINED> instruction: 0xf7fb2120
    8b78:	ldclne	13, cr15, [r4], #-884	; 0xfffffc8c
    8b7c:	mvnsle	r2, r0, lsl #16
    8b80:	tstcs	r8, r8, lsr #16
    8b84:	ldc2l	7, cr15, [r6, #1004]	; 0x3ec
    8b88:	stmdblt	r0!, {r0, r1, r5, r9, sl, lr}^
    8b8c:	blhi	c6bac <fchmod@plt+0xc4f70>
    8b90:	blcc	86bec <fchmod@plt+0x84fb0>
    8b94:	stmdavc	fp!, {r0, r1, r5, ip, sp, lr}
    8b98:	mvnle	r2, r0, lsl #22
    8b9c:	ldrtmi	r2, [r8], -r0, lsl #6
    8ba0:	pop	{r0, r1, r4, r5, ip, sp, lr}
    8ba4:			; <UNDEFINED> instruction: 0x463481f0
    8ba8:	bfi	r4, lr, #12, #18
    8bac:			; <UNDEFINED> instruction: 0x4604b538
    8bb0:	stccs	8, cr7, [r7, #-20]!	; 0xffffffec
    8bb4:	stccs	15, cr11, [r2, #-96]!	; 0xffffffa0
    8bb8:			; <UNDEFINED> instruction: 0xf7f8d109
    8bbc:	stmdacc	r1, {r1, r2, r4, r5, r8, r9, sl, fp, sp, lr, pc}
    8bc0:	adcmi	r5, fp, #8960	; 0x2300
    8bc4:	movwcs	fp, #3843	; 0xf03
    8bc8:	strcc	r5, [r1], #-1059	; 0xfffffbdd
    8bcc:	strtmi	r2, [r0], -r0, lsl #8
    8bd0:	svclt	0x0000bd38
    8bd4:	strmi	r7, [r2], -r3, lsl #16
    8bd8:	sbcpl	pc, r5, r9, asr #12
    8bdc:	vrhadd.s8	<illegal reg q13.5>, q0, <illegal reg q13.5>
    8be0:	vsra.s64	d17, d3, #56
    8be4:	vmov.i32	d17, #12	; 0x0000000c
    8be8:	subsmi	r1, r8, r0, lsl #2
    8bec:	svccc	0x0001f812
    8bf0:			; <UNDEFINED> instruction: 0xf000fb01
    8bf4:	mvnsle	r2, r0, lsl #22
    8bf8:	vqshl.s8	q10, q8, #0
    8bfc:			; <UNDEFINED> instruction: 0x4770101c
    8c00:	ldrbmi	lr, [r0, sp, lsr #18]!
    8c04:	ldcmi	0, cr11, [pc], {132}	; 0x84
    8c08:			; <UNDEFINED> instruction: 0xf8df2602
    8c0c:	strcs	r9, [r3, #-124]	; 0xffffff84
    8c10:	ldrsbthi	pc, [r8], #-143	; 0xffffff71	; <UNPREDICTABLE>
    8c14:	svcmi	0x001e447c
    8c18:	ldrbtmi	r4, [r8], #1273	; 0x4f9
    8c1c:			; <UNDEFINED> instruction: 0x4621447f
    8c20:	strtmi	r2, [r8], -r0, lsl #4
    8c24:			; <UNDEFINED> instruction: 0xf7f8348c
    8c28:	stmdblt	r0, {r2, r4, r7, r9, sl, fp, sp, lr, pc}^
    8c2c:			; <UNDEFINED> instruction: 0xf04f2e01
    8c30:			; <UNDEFINED> instruction: 0xf04f0502
    8c34:	mvnsle	r0, r1, lsl #12
    8c38:	pop	{r2, ip, sp, pc}
    8c3c:	blmi	56ac04 <fchmod@plt+0x568fc8>
    8c40:	andcs	r4, r5, #76546048	; 0x4900000
    8c44:	ldmpl	fp!, {r6, r9, sl, lr}^
    8c48:	ldrdge	pc, [r0], -r3
    8c4c:	mcr	7, 1, pc, cr14, cr8, {7}	; <UNPREDICTABLE>
    8c50:	strtmi	r4, [r8], -r2, lsl #12
    8c54:			; <UNDEFINED> instruction: 0xf7f89203
    8c58:	andls	lr, r2, r0, ror lr
    8c5c:	mrc	7, 7, APSR_nzcv, cr0, cr8, {7}
    8c60:			; <UNDEFINED> instruction: 0xf7f86800
    8c64:	ldmib	sp, {r1, r2, r3, r4, r5, r7, r9, sl, fp, sp, lr, pc}^
    8c68:	strmi	r3, [r1], -r2, lsl #4
    8c6c:	tstls	r0, r0, asr r6
    8c70:			; <UNDEFINED> instruction: 0xf7f82101
    8c74:	blmi	244914 <fchmod@plt+0x242cd8>
    8c78:	ldmdavs	r3, {r1, r3, r4, r5, r6, r7, fp, ip, lr}
    8c7c:	andsvs	r3, r3, r1, lsl #6
    8c80:	svclt	0x0000e7d4
    8c84:	andeq	sl, r5, r0, asr sl
    8c88:			; <UNDEFINED> instruction: 0x000073b8
    8c8c:	muleq	r0, r6, sl
    8c90:	ldrdeq	r9, [r1], -r0
    8c94:			; <UNDEFINED> instruction: 0x000001b8
    8c98:	andeq	r0, r0, ip, lsl #4
    8c9c:	andcs	r4, r5, #13312	; 0x3400
    8ca0:	ldrbtmi	fp, [fp], #-1328	; 0xfffffad0
    8ca4:	strmi	r4, [r4], -ip, lsl #26
    8ca8:	addlt	r4, r5, ip, lsl #18
    8cac:	ldmdbpl	fp, {r2, r3, fp, lr}^
    8cb0:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
    8cb4:			; <UNDEFINED> instruction: 0xf7f8681d
    8cb8:	strdls	lr, [r3], -sl
    8cbc:	ldc2l	7, cr15, [r8], #1020	; 0x3fc
    8cc0:	tstcs	r1, r3, lsl #20
    8cc4:	strmi	r9, [r3], -r0, lsl #8
    8cc8:			; <UNDEFINED> instruction: 0xf7f84628
    8ccc:	strdlt	lr, [r5], -sl
    8cd0:	svclt	0x0000bd30
    8cd4:	andeq	r9, r1, sl, asr #2
    8cd8:			; <UNDEFINED> instruction: 0x000001b8
    8cdc:	andeq	r7, r0, r4, asr #6
    8ce0:	strdeq	r6, [r0], -lr
    8ce4:	bmi	b1b198 <fchmod@plt+0xb1955c>
    8ce8:	blmi	b19ed4 <fchmod@plt+0xb18298>
    8cec:	strdlt	fp, [r5], r0	; <UNPREDICTABLE>
    8cf0:	ldrbtmi	r5, [fp], #-2186	; 0xfffff776
    8cf4:	strbtmi	r4, [sp], -sl, lsr #18
    8cf8:	eorls	r6, r3, #1179648	; 0x120000
    8cfc:	andeq	pc, r0, #79	; 0x4f
    8d00:	addcs	r4, ip, #40, 30	; 0xa0
    8d04:	ldmdapl	ip, {r1, r2, r9, sl, lr}^
    8d08:	tstcs	r0, pc, ror r4
    8d0c:	stmdavs	r3!, {r3, r5, r9, sl, lr}
    8d10:	eorvs	r3, r3, r1, lsl #6
    8d14:	mrc	7, 5, APSR_nzcv, cr6, cr8, {7}
    8d18:			; <UNDEFINED> instruction: 0xf7f8a801
    8d1c:			; <UNDEFINED> instruction: 0x4629eefe
    8d20:	andcs	r4, r3, sl, lsr r6
    8d24:	movwls	r2, #769	; 0x301
    8d28:			; <UNDEFINED> instruction: 0x93212300
    8d2c:	mrc	7, 0, APSR_nzcv, cr0, cr8, {7}
    8d30:			; <UNDEFINED> instruction: 0xf107b9d0
    8d34:	strtmi	r0, [r9], -ip, lsl #5
    8d38:			; <UNDEFINED> instruction: 0xf7f82002
    8d3c:	strmi	lr, [r2], -sl, lsl #28
    8d40:	ldmdami	r9, {r3, r5, r8, r9, fp, ip, sp, pc}
    8d44:	mvnscc	pc, pc, asr #32
    8d48:			; <UNDEFINED> instruction: 0xf7fc4478
    8d4c:	stmdavs	r3!, {r0, r1, r2, r5, r8, r9, fp, ip, sp, lr, pc}
    8d50:	blcc	5b5b0 <fchmod@plt+0x59974>
    8d54:	blmi	420de8 <fchmod@plt+0x41f1ac>
    8d58:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    8d5c:	blls	8e2dcc <fchmod@plt+0x8e1190>
    8d60:	tstle	r2, sl, asr r0
    8d64:	ldcllt	0, cr11, [r0, #148]!	; 0x94
    8d68:	ldmdbmi	r1, {r0, r1, r8, sl, sp}
    8d6c:	ldmdami	r1, {r0, r2, r9, sp}
    8d70:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
    8d74:	ldc	7, cr15, [sl, #992]	; 0x3e0
    8d78:	strtmi	r4, [r8], -r4, lsl #12
    8d7c:	ldcl	7, cr15, [ip, #992]	; 0x3e0
    8d80:			; <UNDEFINED> instruction: 0x46014632
    8d84:			; <UNDEFINED> instruction: 0xf7fc4620
    8d88:			; <UNDEFINED> instruction: 0xf7f8f9a7
    8d8c:	strcs	lr, [r2, #-3484]	; 0xfffff264
    8d90:	svclt	0x0000e7eb
    8d94:	andeq	r9, r1, r4, lsl #2
    8d98:	andeq	r0, r0, ip, lsr #3
    8d9c:	strdeq	r9, [r1], -sl
    8da0:	andeq	r0, r0, ip, lsl #4
    8da4:	andeq	sl, r5, ip, asr r9
    8da8:			; <UNDEFINED> instruction: 0xfffffeb5
    8dac:	muleq	r1, r4, r0
    8db0:	muleq	r0, ip, r2
    8db4:	andeq	r6, r0, lr, lsr r9
    8db8:			; <UNDEFINED> instruction: 0xf7fc2001
    8dbc:	svclt	0x0000b853
    8dc0:			; <UNDEFINED> instruction: 0xf7f8b510
    8dc4:	blmi	40488c <fchmod@plt+0x402c50>
    8dc8:	cfstrdne	mvd4, [r2], {123}	; 0x7b
    8dcc:	stmdacs	r0, {r0, r1, r3, ip, lr, pc}
    8dd0:	stcle	6, cr4, [r6], {4}
    8dd4:	andcs	r4, r0, #12, 16	; 0xc0000
    8dd8:	ldmdapl	r8, {r2, r3, r8, fp, lr}
    8ddc:			; <UNDEFINED> instruction: 0xf7fc4479
    8de0:			; <UNDEFINED> instruction: 0x4620f9dd
    8de4:	stcmi	13, cr11, [sl], {16}
    8de8:	stmdbmi	sl, {r0, r2, r9, sp}
    8dec:	ldmdbpl	ip, {r1, r3, fp, lr}
    8df0:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
    8df4:	movwcc	r6, #6179	; 0x1823
    8df8:			; <UNDEFINED> instruction: 0xf7f86023
    8dfc:			; <UNDEFINED> instruction: 0xf7fced58
    8e00:	svclt	0x0000f96b
    8e04:	andeq	r9, r1, r4, lsr #32
    8e08:	andeq	r0, r0, r0, asr #3
    8e0c:			; <UNDEFINED> instruction: 0xfffffebd
    8e10:	andeq	r0, r0, ip, lsl #4
    8e14:	andeq	r7, r0, r0, asr r2
    8e18:			; <UNDEFINED> instruction: 0x000068be
    8e1c:	mvnsmi	lr, #737280	; 0xb4000
    8e20:	bmi	155a680 <fchmod@plt+0x1558a44>
    8e24:	blmi	1575040 <fchmod@plt+0x1573404>
    8e28:	stmdbeq	r8, {r0, r2, r3, r8, ip, sp, lr, pc}
    8e2c:	svcmi	0x0054447a
    8e30:	strmi	r4, [r8], r5, lsl #12
    8e34:	ldrbtmi	r5, [pc], #-2259	; 8e3c <fchmod@plt+0x7200>
    8e38:	movwls	r6, #14363	; 0x381b
    8e3c:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    8e40:			; <UNDEFINED> instruction: 0xf7f8e004
    8e44:	stmdavs	r3, {r1, r2, r3, r4, r5, r6, r7, r8, sl, fp, sp, lr, pc}
    8e48:	tstle	r7, r4, lsl #22
    8e4c:	strbmi	r2, [r9], -r0, lsl #4
    8e50:			; <UNDEFINED> instruction: 0xf7f84628
    8e54:	mcrrne	13, 8, lr, r2, cr10
    8e58:	rscsle	r4, r2, r4, lsl #12
    8e5c:	cmnle	ip, r5, lsr #5
    8e60:	stcls	7, cr0, [r2], {115}	; 0x73
    8e64:	bmi	11fe298 <fchmod@plt+0x11fc65c>
    8e68:	ldrbtmi	r4, [sl], #-2884	; 0xfffff4bc
    8e6c:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    8e70:	subsmi	r9, sl, r3, lsl #22
    8e74:	strtmi	sp, [r0], -pc, ror #2
    8e78:	pop	{r0, r2, ip, sp, pc}
    8e7c:			; <UNDEFINED> instruction: 0x07f583f0
    8e80:	blmi	107dec8 <fchmod@plt+0x107c28c>
    8e84:	ldrbeq	pc, [pc, #-20]!	; 8e78 <fchmod@plt+0x723c>	; <UNPREDICTABLE>
    8e88:			; <UNDEFINED> instruction: 0xd11058ff
    8e8c:	strcs	pc, [r7], #-964	; 0xfffffc3c
    8e90:	rscle	r2, r8, r0, lsl #24
    8e94:	strbtle	r0, [r6], #1840	; 0x730
    8e98:	andcs	r4, r5, #60, 18	; 0xf0000
    8e9c:	ldrbtmi	r4, [r9], #-2108	; 0xfffff7c4
    8ea0:	eors	r4, sl, r8, ror r4
    8ea4:			; <UNDEFINED> instruction: 0xf0144b3b
    8ea8:	ldmpl	pc!, {r0, r1, r2, r3, r4, r5, r6, r8, sl}^	; <UNPREDICTABLE>
    8eac:	stclne	0, cr13, [fp], #-952	; 0xfffffc48
    8eb0:	movteq	pc, #25411	; 0x6343	; <UNPREDICTABLE>
    8eb4:	vstmdble	r6!, {d2-d1}
    8eb8:	movweq	pc, #53669	; 0xd1a5	; <UNPREDICTABLE>
    8ebc:			; <UNDEFINED> instruction: 0xf383fab3
    8ec0:	b	4cb434 <fchmod@plt+0x4c97f8>
    8ec4:	cmple	r4, r6, asr r3
    8ec8:	svclt	0x00480731
    8ecc:	strble	r4, [sl], #1580	; 0x62c
    8ed0:	eorle	r2, sl, r2, lsl #26
    8ed4:	andcs	r4, r5, #48, 28	; 0x300
    8ed8:	ldrbtmi	r4, [lr], #-2352	; 0xfffff6d0
    8edc:			; <UNDEFINED> instruction: 0x46304479
    8ee0:	stcl	7, cr15, [r4], #992	; 0x3e0
    8ee4:	strtmi	r4, [r8], -r3, lsl #12
    8ee8:			; <UNDEFINED> instruction: 0xf7f8461d
    8eec:	strteq	lr, [r2], -r6, lsr #26
    8ef0:	strtle	r9, [r6], #-1
    8ef4:	ldrbtmi	r4, [fp], #-2858	; 0xfffff4d6
    8ef8:	strbmi	r9, [r1], -r1, lsl #20
    8efc:			; <UNDEFINED> instruction: 0xf04f4628
    8f00:			; <UNDEFINED> instruction: 0x47b834ff
    8f04:	ldreq	lr, [r3, -pc, lsr #15]!
    8f08:			; <UNDEFINED> instruction: 0xf04fbf48
    8f0c:	strtle	r3, [sl], #1279	; 0x4ff
    8f10:	andcs	r4, r5, #36, 18	; 0x90000
    8f14:	ldrbtmi	r4, [r9], #-2084	; 0xfffff7dc
    8f18:			; <UNDEFINED> instruction: 0xf7f84478
    8f1c:	strtmi	lr, [r2], -r8, asr #25
    8f20:			; <UNDEFINED> instruction: 0xf04f4641
    8f24:			; <UNDEFINED> instruction: 0x47b834ff
    8f28:	stmdbmi	r0!, {r0, r2, r3, r4, r7, r8, r9, sl, sp, lr, pc}
    8f2c:	stmdami	r0!, {r0, r2, r9, sp}
    8f30:	ldrbtcc	pc, [pc], #79	; 8f38 <fchmod@plt+0x72fc>	; <UNPREDICTABLE>
    8f34:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
    8f38:	ldc	7, cr15, [r8], #992	; 0x3e0
    8f3c:	ldrmi	r4, [r8, r1, asr #12]!
    8f40:	ldmdbmi	ip, {r0, r4, r7, r8, r9, sl, sp, lr, pc}
    8f44:	andcs	r4, r5, #48, 12	; 0x3000000
    8f48:			; <UNDEFINED> instruction: 0xf7f84479
    8f4c:			; <UNDEFINED> instruction: 0x4603ecb0
    8f50:	strcs	lr, [r0], #-2002	; 0xfffff82e
    8f54:			; <UNDEFINED> instruction: 0xf7f8e787
    8f58:	blmi	604238 <fchmod@plt+0x6025fc>
    8f5c:	ldmdbmi	r7, {r0, r2, r9, sp}
    8f60:	ldmpl	ip!, {r0, r1, r2, r4, fp, lr}^
    8f64:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
    8f68:	movwcc	r6, #6179	; 0x1823
    8f6c:			; <UNDEFINED> instruction: 0xf7f86023
    8f70:			; <UNDEFINED> instruction: 0x4641ec9e
    8f74:			; <UNDEFINED> instruction: 0xf8b0f7fc
    8f78:	andeq	r8, r1, r0, asr #31
    8f7c:	andeq	r0, r0, ip, lsr #3
    8f80:			; <UNDEFINED> instruction: 0x00018fb6
    8f84:	andeq	r8, r1, r2, lsl #31
    8f88:	ldrdeq	r0, [r0], -r4
    8f8c:	andeq	r7, r0, lr, asr #3
    8f90:	andeq	r6, r0, r0, lsl r8
    8f94:	muleq	r0, ip, r1
    8f98:	ldrdeq	r6, [r0], -r6	; <UNPREDICTABLE>
    8f9c:	ldrdeq	r7, [r0], -ip
    8fa0:	muleq	r0, lr, sl
    8fa4:	ldrdeq	r7, [r0], -lr
    8fa8:	muleq	r0, r8, r7
    8fac:	andeq	r7, r0, r4, ror #2
    8fb0:	andeq	r6, r0, sl, ror r7
    8fb4:	muleq	r0, ip, r1
    8fb8:	andeq	r0, r0, ip, lsl #4
    8fbc:	andeq	r7, r0, r8, ror #1
    8fc0:	andeq	r6, r0, sl, asr #14
    8fc4:	stmdavs	r6, {r4, r5, r6, sl, ip, sp, pc}
    8fc8:	movwcs	fp, #350	; 0x15e
    8fcc:	stclpl	8, cr6, [r5], #528	; 0x210
    8fd0:	svclt	0x0008428d
    8fd4:			; <UNDEFINED> instruction: 0xf10354e2
    8fd8:	svclt	0x00080301
    8fdc:	addsmi	r6, lr, #393216	; 0x60000
    8fe0:	ldcllt	8, cr13, [r0], #-976	; 0xfffffc30
    8fe4:	svclt	0x00004770
    8fe8:			; <UNDEFINED> instruction: 0x4605b538
    8fec:			; <UNDEFINED> instruction: 0xf7fc200c
    8ff0:	movwcs	pc, #3021	; 0xbcd	; <UNPREDICTABLE>
    8ff4:	stmib	r0, {r2, r9, sl, lr}^
    8ff8:	ldmdblt	r5, {r8, sl, ip, sp}
    8ffc:	strtmi	r6, [r0], -r5, lsl #1
    9000:			; <UNDEFINED> instruction: 0x4628bd38
    9004:	blx	ff0c6ffe <fchmod@plt+0xff0c53c2>
    9008:	strtmi	r6, [r0], -r0, lsr #1
    900c:	svclt	0x0000bd38
    9010:	movwcs	fp, #1296	; 0x510
    9014:	stmib	r0, {r2, r9, sl, lr}^
    9018:	stmdblt	r9, {r8, ip, sp}
    901c:	ldclt	0, cr6, [r0, #-516]	; 0xfffffdfc
    9020:			; <UNDEFINED> instruction: 0xf7fc4608
    9024:	strhtvs	pc, [r0], r3	; <UNPREDICTABLE>
    9028:	svclt	0x0000bd10
    902c:	andvs	r2, r3, r0, lsl #6
    9030:	svclt	0x00004770
    9034:	movwcs	lr, #2512	; 0x9d0
    9038:	addsmi	fp, r3, #16, 10	; 0x4000000
    903c:	movwle	fp, #49282	; 0xc082
    9040:	addmi	r1, sl, #630784	; 0x9a000
    9044:	ldrmi	sp, [r9], #-519	; 0xfffffdf9
    9048:	stmvs	r0, {r2, r9, sl, lr}
    904c:	rsbvs	r0, r1, r9, asr #32
    9050:	blx	feb4704a <fchmod@plt+0xfeb4540e>
    9054:	andlt	r6, r2, r0, lsr #1
    9058:	stmdami	r5, {r4, r8, sl, fp, ip, sp, pc}
    905c:	movwls	r2, #4503	; 0x1197
    9060:	ldrbtmi	r9, [r8], #-512	; 0xfffffe00
    9064:	bmi	11bc78 <fchmod@plt+0x11a03c>
    9068:	ldrbtmi	r4, [sl], #-1147	; 0xfffffb85
    906c:			; <UNDEFINED> instruction: 0xff4ef7fb
    9070:	andeq	r7, r0, r2, ror #1
    9074:	strheq	r7, [r0], -ip
    9078:	andeq	r7, r0, sl, asr #2
    907c:			; <UNDEFINED> instruction: 0x4604b538
    9080:	tstcs	r1, sp, lsl #12
    9084:			; <UNDEFINED> instruction: 0xffd6f7ff
    9088:	stmiavs	r2!, {r0, r1, r5, fp, sp, lr}
    908c:	eorvs	r1, r1, r9, asr ip
    9090:	cfldrslt	mvf5, [r8, #-852]!	; 0xfffffcac
    9094:			; <UNDEFINED> instruction: 0x4604b570
    9098:	ldrmi	r4, [r1], -lr, lsl #12
    909c:			; <UNDEFINED> instruction: 0xf7ff4615
    90a0:	stmiavs	r0!, {r0, r3, r6, r7, r8, r9, sl, fp, ip, sp, lr, pc}
    90a4:	stmdavs	r3!, {r1, r3, r5, r9, sl, lr}
    90a8:	ldrmi	r4, [r8], #-1585	; 0xfffff9cf
    90ac:	stcl	7, cr15, [sl], #992	; 0x3e0
    90b0:	strtmi	r6, [sl], #-2082	; 0xfffff7de
    90b4:	ldcllt	0, cr6, [r0, #-136]!	; 0xffffff78
    90b8:	addlt	fp, r6, r0, ror r5
    90bc:			; <UNDEFINED> instruction: 0xe09cf8df
    90c0:			; <UNDEFINED> instruction: 0xf8df460e
    90c4:	swpcs	ip, ip, [r0]
    90c8:	stmib	sp, {r1, r2, r3, r4, r5, r6, r7, sl, lr}^
    90cc:	ldrmi	r6, [r5], -r0, lsl #4
    90d0:			; <UNDEFINED> instruction: 0xf85e9504
    90d4:			; <UNDEFINED> instruction: 0xf04fc00c
    90d8:			; <UNDEFINED> instruction: 0x460433ff
    90dc:	strmi	r2, [r8], -r1, lsl #4
    90e0:	ldrdgt	pc, [r0], -ip
    90e4:	andsgt	pc, r4, sp, asr #17
    90e8:	stceq	0, cr15, [r0], {79}	; 0x4f
    90ec:	bl	fec470d4 <fchmod@plt+0xfec45498>
    90f0:	blle	790904 <fchmod@plt+0x78ecc8>
    90f4:			; <UNDEFINED> instruction: 0x46201c59
    90f8:			; <UNDEFINED> instruction: 0xf7ff9103
    90fc:	stmdavs	r2!, {r0, r1, r3, r4, r7, r8, r9, sl, fp, ip, sp, lr, pc}
    9100:	mvnscc	pc, #79	; 0x4f
    9104:	stmdbls	r3, {r5, r7, fp, sp, lr}
    9108:	strls	r4, [r1, #-1040]	; 0xfffffbf0
    910c:	strls	r2, [r0], -r1, lsl #4
    9110:	bl	fe7c70f8 <fchmod@plt+0xfe7c54bc>
    9114:	blle	5d0928 <fchmod@plt+0x5cecec>
    9118:	ldrmi	r6, [r3], #-2082	; 0xfffff7de
    911c:	eorvs	r4, r3, r1, lsl sl
    9120:	ldrbtmi	r4, [sl], #-2831	; 0xfffff4f1
    9124:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    9128:	subsmi	r9, sl, r5, lsl #22
    912c:	andlt	sp, r6, sl, lsl #2
    9130:	stmdbmi	sp, {r4, r5, r6, r8, sl, fp, ip, sp, pc}
    9134:	stmdami	sp, {r0, r2, r9, sp}
    9138:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
    913c:	bl	fedc7124 <fchmod@plt+0xfedc54e8>
    9140:			; <UNDEFINED> instruction: 0xffcaf7fb
    9144:	bl	fefc712c <fchmod@plt+0xfefc54f0>
    9148:	andcs	r4, r5, #147456	; 0x24000
    914c:	ldrbtmi	r4, [r9], #-2057	; 0xfffff7f7
    9150:			; <UNDEFINED> instruction: 0xf7f84478
    9154:			; <UNDEFINED> instruction: 0xf7fbebac
    9158:	svclt	0x0000ffbf
    915c:	andeq	r8, r1, r4, lsr #26
    9160:	andeq	r0, r0, ip, lsr #3
    9164:	andeq	r8, r1, sl, asr #25
    9168:	andeq	r7, r0, r8, lsr #32
    916c:	andeq	r6, r0, r6, ror r5
    9170:	andeq	r7, r0, r2, lsl r0
    9174:	andeq	r6, r0, r0, ror #10
    9178:	stmdbmi	pc, {r1, r2, r3, sl, ip, sp, pc}	; <UNPREDICTABLE>
    917c:	addlt	fp, r2, r0, lsl #10
    9180:	bge	dbdc0 <fchmod@plt+0xda184>
    9184:	stmiapl	fp, {r0, r3, r4, r5, r6, sl, lr}^
    9188:	blne	1472d8 <fchmod@plt+0x14569c>
    918c:	movwls	r6, #6171	; 0x181b
    9190:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    9194:			; <UNDEFINED> instruction: 0xf7ff9200
    9198:	bmi	288fdc <fchmod@plt+0x2873a0>
    919c:	ldrbtmi	r4, [sl], #-2823	; 0xfffff4f9
    91a0:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    91a4:	subsmi	r9, sl, r1, lsl #22
    91a8:	andlt	sp, r2, r4, lsl #2
    91ac:	bl	147328 <fchmod@plt+0x1456ec>
    91b0:	ldrbmi	fp, [r0, -r3]!
    91b4:	bl	fe1c719c <fchmod@plt+0xfe1c5560>
    91b8:	andeq	r8, r1, r8, ror #24
    91bc:	andeq	r0, r0, ip, lsr #3
    91c0:	andeq	r8, r1, lr, asr #24
    91c4:			; <UNDEFINED> instruction: 0x4604b570
    91c8:	ldrmi	r4, [r1], -lr, lsl #12
    91cc:			; <UNDEFINED> instruction: 0xf7ff4615
    91d0:	stmiavs	r0!, {r0, r4, r5, r8, r9, sl, fp, ip, sp, lr, pc}
    91d4:	stmdavs	r3!, {r1, r3, r5, r9, sl, lr}
    91d8:	ldrmi	r4, [r8], #-1585	; 0xfffff9cf
    91dc:	bl	10471c4 <fchmod@plt+0x1045588>
    91e0:	strtmi	r6, [sl], #-2082	; 0xfffff7de
    91e4:	ldcllt	0, cr6, [r0, #-136]!	; 0xffffff78
    91e8:	ldrlt	r2, [r0, #-257]	; 0xfffffeff
    91ec:			; <UNDEFINED> instruction: 0xf7ff4604
    91f0:	stmiavs	r2!, {r0, r5, r8, r9, sl, fp, ip, sp, lr, pc}
    91f4:	stmdavs	r3!, {r8, sp}
    91f8:	cfldrslt	mvf5, [r0, #-836]	; 0xfffffcbc
    91fc:	tstcs	r1, r0, lsl r5
    9200:			; <UNDEFINED> instruction: 0xf7ff4604
    9204:	stmiavs	r2!, {r0, r1, r2, r4, r8, r9, sl, fp, ip, sp, lr, pc}
    9208:	stmdavs	r3!, {r8, sp}
    920c:	stmiavs	r0!, {r0, r4, r6, r7, sl, ip, lr}
    9210:	svclt	0x0000bd10
    9214:	strmi	r6, [fp], -r2, asr #16
    9218:	movwle	r4, #4746	; 0x128a
    921c:	ldrbmi	r6, [r0, -r1]!
    9220:			; <UNDEFINED> instruction: 0x21a64807
    9224:	ldrbtmi	fp, [r8], #-1280	; 0xfffffb00
    9228:	stmib	sp, {r0, r1, r7, ip, sp, pc}^
    922c:	strmi	r3, [r2], -r0, lsl #4
    9230:	andcc	r4, ip, #4, 22	; 0x1000
    9234:	ldrbtmi	r4, [fp], #-2052	; 0xfffff7fc
    9238:			; <UNDEFINED> instruction: 0xf7fb4478
    923c:	svclt	0x0000fe67
    9240:	andeq	r6, r0, lr, lsl #31
    9244:	andeq	r6, r0, sl, asr pc
    9248:	andeq	r6, r0, ip, lsl #30
    924c:	andvs	r6, fp, r3, lsl #16
    9250:	svclt	0x00004770
    9254:	stmdavs	r2, {r0, r1, r3, fp, sp, lr}^
    9258:	stmdale	r1, {r0, r1, r4, r7, r9, lr}
    925c:	ldrbmi	r6, [r0, -r3]!
    9260:			; <UNDEFINED> instruction: 0x21a64807
    9264:	ldrbtmi	fp, [r8], #-1280	; 0xfffffb00
    9268:	stmib	sp, {r0, r1, r7, ip, sp, pc}^
    926c:	strmi	r3, [r2], -r0, lsl #4
    9270:	andcc	r4, ip, #4, 22	; 0x1000
    9274:	ldrbtmi	r4, [fp], #-2052	; 0xfffff7fc
    9278:			; <UNDEFINED> instruction: 0xf7fb4478
    927c:	svclt	0x0000fe47
    9280:	andeq	r6, r0, lr, asr #30
    9284:	andeq	r6, r0, sl, lsl pc
    9288:	andeq	r6, r0, ip, asr #29
    928c:	andcs	r4, r0, #3145728	; 0x300000
    9290:	stmib	r3, {r7, fp, sp, lr}^
    9294:	andsvs	r2, sl, r1, lsl #4
    9298:	svclt	0x00004770
    929c:			; <UNDEFINED> instruction: 0x4604b510
    92a0:			; <UNDEFINED> instruction: 0xf7f86880
    92a4:	movwcs	lr, #2750	; 0xabe
    92a8:	movwcc	lr, #6596	; 0x19c4
    92ac:	ldclt	0, cr6, [r0, #-140]	; 0xffffff74
    92b0:			; <UNDEFINED> instruction: 0x4604b510
    92b4:			; <UNDEFINED> instruction: 0xf7f86880
    92b8:			; <UNDEFINED> instruction: 0x4620eab4
    92bc:			; <UNDEFINED> instruction: 0x4010e8bd
    92c0:	blt	feb472a8 <fchmod@plt+0xfeb4566c>
    92c4:			; <UNDEFINED> instruction: 0x2120b510
    92c8:			; <UNDEFINED> instruction: 0xf7fb4604
    92cc:	tstlt	r8, r3, lsr sl	; <UNPREDICTABLE>
    92d0:	ldclt	0, cr2, [r0, #-0]
    92d4:			; <UNDEFINED> instruction: 0x46202118
    92d8:	blx	b472cc <fchmod@plt+0xb45690>
    92dc:			; <UNDEFINED> instruction: 0x2c7eb930
    92e0:			; <UNDEFINED> instruction: 0xf504d006
    92e4:	stccs	0, cr7, [r0], {128}	; 0x80
    92e8:	ldclt	0, cr13, [r0, #-968]	; 0xfffffc38
    92ec:	ldclt	6, cr4, [r0, #-128]	; 0xffffff80
    92f0:	rscscc	pc, pc, pc, asr #32
    92f4:	svclt	0x0000bd10
    92f8:			; <UNDEFINED> instruction: 0x460eb5f8
    92fc:	stmdacs	r0, {r0, r2, r9, sl, lr}
    9300:	stmdavc	r0, {r1, r2, r3, r4, r6, ip, lr, pc}
    9304:	subsle	r2, r8, r0, lsl #28
    9308:	ldmdavc	r3!, {r4, r8, fp, ip, sp, pc}
    930c:	subsle	r2, ip, r0, lsl #22
    9310:	ands	r4, r3, r7, lsr r6
    9314:			; <UNDEFINED> instruction: 0x2120783b
    9318:	bicslt	r4, fp, r8, lsl r6
    931c:	blx	2c7310 <fchmod@plt+0x2c56d4>
    9320:	cmple	r5, r0, lsl #16
    9324:	strcc	r7, [r1, -r8, lsr #16]
    9328:			; <UNDEFINED> instruction: 0xffccf7ff
    932c:	ldmdavc	r0!, {r2, r9, sl, lr}
    9330:			; <UNDEFINED> instruction: 0xffc8f7ff
    9334:	smlabble	sl, r4, r2, r4
    9338:	svceq	0x0001f815
    933c:	stmdacs	r0, {r1, r2, r3, r4, r5, r9, sl, lr}
    9340:			; <UNDEFINED> instruction: 0x2120d0e8
    9344:			; <UNDEFINED> instruction: 0xf9f6f7fb
    9348:	mvnle	r2, r0, lsl #16
    934c:	bne	9432fc <fchmod@plt+0x9416c0>
    9350:	ldcllt	6, cr4, [r8, #128]!	; 0x80
    9354:	ldmdacs	r0!, {r3, r5, fp, ip, sp, lr}
    9358:			; <UNDEFINED> instruction: 0xf815d109
    935c:	ldmdacs	r0!, {r0, r8, r9, sl, fp}
    9360:	blcs	c3d754 <fchmod@plt+0xc3bb18>
    9364:			; <UNDEFINED> instruction: 0xf816d103
    9368:	blcs	c18f74 <fchmod@plt+0xc17338>
    936c:	strcs	sp, [r0], #-251	; 0xffffff05
    9370:	ldmdavc	r0!, {r1, r3, sp, lr, pc}
    9374:			; <UNDEFINED> instruction: 0xf9def7fb
    9378:	ldmdblt	r4, {r5, r6, r8, ip, sp, pc}
    937c:	ldmdavc	r0!, {r2, r3, r5, fp, ip, sp, lr}
    9380:			; <UNDEFINED> instruction: 0xf8151a24
    9384:	strcc	r0, [r1], -r1, lsl #30
    9388:			; <UNDEFINED> instruction: 0xf7fb2120
    938c:	ldrdcs	pc, [r0, -r3]!
    9390:	mvnle	r2, r0, lsl #16
    9394:			; <UNDEFINED> instruction: 0x21207828
    9398:			; <UNDEFINED> instruction: 0xf9ccf7fb
    939c:	ldmdavc	r0!, {r3, r4, r5, r7, r8, fp, ip, sp, pc}
    93a0:			; <UNDEFINED> instruction: 0xf7fb2120
    93a4:	stmiblt	r0!, {r0, r1, r2, r6, r7, r8, fp, ip, sp, lr, pc}
    93a8:	bicsle	r2, r1, r0, lsl #24
    93ac:	str	r7, [fp, r8, lsr #16]!
    93b0:	ldmdavc	fp!, {r3, r5, fp, ip, sp, lr}
    93b4:	sbcsle	r2, r0, r0, lsr r8
    93b8:	mcrmi	7, 0, lr, cr7, cr7, {6}
    93bc:			; <UNDEFINED> instruction: 0xe7a3447e
    93c0:	ldrbtmi	r4, [sp], #-3334	; 0xfffff2fa
    93c4:	orrsle	r2, pc, r0, lsl #28
    93c8:			; <UNDEFINED> instruction: 0x4604e7f7
    93cc:	strcs	lr, [r1], #-1984	; 0xfffff840
    93d0:			; <UNDEFINED> instruction: 0xf04fe7be
    93d4:			; <UNDEFINED> instruction: 0xe7bb34ff
    93d8:	ldrdeq	r4, [r0], -r8
    93dc:	ldrdeq	r4, [r0], -r2
    93e0:	stmib	r0, {r8, r9, sp}^
    93e4:	addvs	r3, r3, r0, lsl #6
    93e8:	svclt	0x00004770
    93ec:	ldmdblt	fp, {r0, r1, fp, sp, lr}
    93f0:	tstlt	fp, r3, asr #16
    93f4:	tstlt	fp, fp, lsl r8
    93f8:	ldrbmi	r2, [r0, -r1]!
    93fc:	smlawblt	r0, r0, r8, r6
    9400:	stmdacc	r0, {fp, ip, sp, lr}
    9404:	andcs	fp, r1, r8, lsl pc
    9408:			; <UNDEFINED> instruction: 0x47704770
    940c:	ldrlt	r6, [r8, #-2050]!	; 0xfffff7fe
    9410:	addsmi	r6, sl, #720896	; 0xb0000
    9414:	movwle	sp, #59405	; 0xe80d
    9418:	strmi	r4, [sp], -r4, lsl #12
    941c:	stmdavs	r9, {r6, fp, sp, lr}^
    9420:			; <UNDEFINED> instruction: 0xff6af7ff
    9424:	ldfltd	f3, [r8, #-0]
    9428:	stmiavs	r0!, {r0, r3, r5, r7, fp, sp, lr}
    942c:	ldrhtmi	lr, [r8], -sp
    9430:	andcs	lr, r1, r2, ror #14
    9434:			; <UNDEFINED> instruction: 0xf04fbd38
    9438:	ldclt	0, cr3, [r8, #-1020]!	; 0xfffffc04
    943c:	andcs	fp, r1, r9, lsl #18
    9440:	ldrlt	r4, [r0, #-1904]	; 0xfffff890
    9444:	addlt	r4, r2, ip, lsl #12
    9448:			; <UNDEFINED> instruction: 0xf7ff4611
    944c:	mcrne	15, 3, pc, cr3, cr15, {6}	; <UNPREDICTABLE>
    9450:	ldmdale	r6, {r2, r8, r9, fp, sp}
    9454:			; <UNDEFINED> instruction: 0xf003e8df
    9458:	bleq	40a47c <fchmod@plt+0x408840>
    945c:	bicmi	r0, r0, #3
    9460:	andlt	r0, r2, r0, asr #31
    9464:	blx	fec388ac <fchmod@plt+0xfec36c70>
    9468:	stmdbeq	r0, {r7, ip, sp, lr, pc}^
    946c:	stmdacs	r0, {r0, r3, r4, r5, r6, r7, r8, r9, sl, sp, lr, pc}
    9470:	ldrdcs	fp, [r0], -r4
    9474:	ldrb	r2, [r4, r1]!
    9478:	svclt	0x00cc2800
    947c:	andcs	r2, r1, r0
    9480:	blmi	183444 <fchmod@plt+0x181808>
    9484:	bmi	151b98 <fchmod@plt+0x14ff5c>
    9488:	ldrbtmi	r4, [fp], #-2053	; 0xfffff7fb
    948c:	strls	r4, [r0], #-1146	; 0xfffffb86
    9490:			; <UNDEFINED> instruction: 0xf7fb4478
    9494:	svclt	0x0000fd3b
    9498:	andeq	r6, r0, r6, asr #26
    949c:	andeq	r6, r0, ip, ror sp
    94a0:	andeq	r6, r0, ip, asr sp
    94a4:	vqshl.s8	d27, d16, d2
    94a8:	strcs	r3, [r0], #-513	; 0xfffffdff
    94ac:	subvc	pc, r5, #1610612748	; 0x6000000c
    94b0:			; <UNDEFINED> instruction: 0xf64a2500
    94b4:	stmib	r0, {r0, r3, r7, r8, r9, ip, sp}^
    94b8:			; <UNDEFINED> instruction: 0xf6ce4504
    94bc:	andvs	r7, r2, sp, asr #7
    94c0:	rscsmi	pc, lr, #80740352	; 0x4d00000
    94c4:			; <UNDEFINED> instruction: 0xf6c96043
    94c8:	vqsub.s8	d16, d21, d26
    94cc:	addvs	r4, r2, r6, ror r3
    94d0:	teqeq	r2, #268435468	; 0x1000000c	; <UNPREDICTABLE>
    94d4:	ldclt	0, cr6, [r0], #-780	; 0xfffffcf4
    94d8:	svclt	0x00004770
    94dc:			; <UNDEFINED> instruction: 0x2798f8df
    94e0:	stfeqp	f7, [r0], {1}
    94e4:			; <UNDEFINED> instruction: 0x3794f8df
    94e8:	push	{r1, r3, r4, r5, r6, sl, lr}
    94ec:			; <UNDEFINED> instruction: 0xb0954ff0
    94f0:	svcge	0x000358d3
    94f4:	strmi	r4, [r5], -ip, lsl #12
    94f8:	tstls	r3, #1769472	; 0x1b0000
    94fc:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    9500:	ldrcc	r6, [r0], #-2080	; 0xfffff7e0
    9504:	stcne	8, cr15, [ip], {84}	; 0x54
    9508:			; <UNDEFINED> instruction: 0xf854463e
    950c:	ldrcc	r2, [r0, -r8, lsl #24]
    9510:	stccc	8, cr15, [r4], {84}	; 0x54
    9514:	strgt	r4, [pc], -r4, ror #10
    9518:	ldmib	r5, {r1, r4, r5, r6, r7, r8, ip, lr, pc}^
    951c:	vrhadd.s8	d19, d10, d2
    9520:	vqshl.s8	q10, q12, #5
    9524:	stmdavs	r8!, {r1, r3, r5, r6, r8, r9, sl, ip, sp, lr}^
    9528:			; <UNDEFINED> instruction: 0x0c01ea83
    952c:	b	330140 <fchmod@plt+0x32e504>
    9530:			; <UNDEFINED> instruction: 0xf24b0c00
    9534:	ldrmi	r7, [pc], #-598	; 953c <fchmod@plt+0x7900>
    9538:	strmi	r6, [r4], -fp, lsr #16
    953c:			; <UNDEFINED> instruction: 0x0c01ea8c
    9540:	stmiavs	fp!, {r0, r1, r2, r3, r4, sl, lr}
    9544:	sbceq	pc, r7, #216006656	; 0xce00000
    9548:	ldrhmi	r4, [r8], #-76	; 0xffffffb4
    954c:	bl	130164 <fchmod@plt+0x12e528>
    9550:			; <UNDEFINED> instruction: 0xf64c6c7c
    9554:	ldrmi	r6, [sl], #-3822	; 0xfffff112
    9558:	b	2390c <fchmod@plt+0x21cd0>
    955c:	b	fe109594 <fchmod@plt+0xfe107958>
    9560:	ldrmi	r0, [sl], #-268	; 0xfffffef4
    9564:	vmlal.s8	q11, d28, d27
    9568:			; <UNDEFINED> instruction: 0xf6401ebd
    956c:	subsmi	r7, r8, pc, lsr #15
    9570:	bicseq	pc, fp, #1879048196	; 0x70000004
    9574:	vmov.i32	d20, #2097152	; 0x00200000
    9578:	vsubw.s8	q10, <illegal reg q7.5>, d16
    957c:			; <UNDEFINED> instruction: 0xf8dd577c
    9580:	bl	335678 <fchmod@plt+0x333a3c>
    9584:	stmdals	r5, {r4, r5, r9, ip, lr}
    9588:	streq	lr, [r2], -r1, lsl #20
    958c:	strmi	r6, [r3], #-2217	; 0xfffff757
    9590:	strmi	r4, [fp], #-102	; 0xffffff9a
    9594:	smlabbeq	r2, ip, sl, lr
    9598:	blls	19a618 <fchmod@plt+0x1989dc>
    959c:	vadd.i8	d25, d7, d7
    95a0:	bl	8fbf4 <fchmod@plt+0x8dfb8>
    95a4:	ldrmi	r3, [lr], #2294	; 0x8f6
    95a8:	tsteq	r8, r1, lsl #20
    95ac:	b	fe05a84c <fchmod@plt+0xfe058c10>
    95b0:	b	fe0899e8 <fchmod@plt+0xfe087dac>
    95b4:	ldrbtmi	r0, [r1], #-776	; 0xfffffcf8
    95b8:	ldrtmi	r4, [ip], #1031	; 0x407
    95bc:	bl	230de4 <fchmod@plt+0x22f1a8>
    95c0:	vand	d18, d28, d17
    95c4:	b	e1674 <fchmod@plt+0xdfa38>
    95c8:	vabdl.s8	q8, d4, d1
    95cc:	subsmi	r7, r7, r7, lsl #1
    95d0:	movweq	lr, #6792	; 0x1a88
    95d4:	ldrtmi	r4, [r0], #-1127	; 0xfffffb99
    95d8:	bls	25a620 <fchmod@plt+0x2589e4>
    95dc:	ldrbvs	lr, [r7, -r1, lsl #22]!
    95e0:	cdppl	2, 0, cr15, cr1, cr9, {2}
    95e4:	streq	lr, [r7], -r3, lsl #20
    95e8:	tstvs	r3, #68, 4	; 0x40000004	; <UNPREDICTABLE>
    95ec:	streq	lr, [r8], -r6, lsl #21
    95f0:	teqeq	r0, #211812352	; 0xca00000	; <UNPREDICTABLE>
    95f4:	b	fe05a614 <fchmod@plt+0xfe0589d8>
    95f8:	ldrmi	r0, [r3], #-3079	; 0xfffff3f9
    95fc:	cdppl	6, 4, cr15, cr6, cr15, {6}
    9600:	eorspl	lr, r6, r7, lsl #22
    9604:	streq	lr, [r8], -r3, lsl #22
    9608:	movweq	lr, #2572	; 0xa0c
    960c:	andeq	lr, r0, #552960	; 0x87000
    9610:			; <UNDEFINED> instruction: 0xf649404b
    9614:	ldrtmi	r0, [r3], #-3288	; 0xfffff328
    9618:			; <UNDEFINED> instruction: 0xf6c69e0a
    961c:	strls	r1, [r1], #-3200	; 0xfffff380
    9620:	mvnscc	lr, #0, 22
    9624:	ldrbtmi	r4, [r1], #-1206	; 0xfffffb4a
    9628:	vmlaeq.f32	s28, s6, s4
    962c:	vmlaeq.f32	s28, s15, s28
    9630:	andeq	lr, r3, #128, 20	; 0x80000
    9634:	stmdbls	fp, {r1, r2, r3, r7, sl, lr}
    9638:			; <UNDEFINED> instruction: 0xf6cf9e0c
    963c:	bl	dfca4 <fchmod@plt+0xde068>
    9640:	strmi	r2, [ip], #3774	; 0xebe
    9644:	b	9a7e8 <fchmod@plt+0x98bac>
    9648:	b	fe30c688 <fchmod@plt+0xfe30aa4c>
    964c:			; <UNDEFINED> instruction: 0xf24f0c00
    9650:	ldrtmi	r7, [ip], #687	; 0x2af
    9654:	subcc	pc, r4, #200, 12	; 0xc800000
    9658:	smlabbeq	lr, r3, sl, lr
    965c:	bl	39a72c <fchmod@plt+0x398af0>
    9660:	ldmdane	r6, {r2, r3, r4, r5, r6, sl, fp, sp, lr}
    9664:	andeq	lr, ip, #4096	; 0x1000
    9668:	subsmi	r9, sl, sp, lsl #16
    966c:	smlabbeq	ip, lr, sl, lr
    9670:			; <UNDEFINED> instruction: 0xf5a04432
    9674:	cdpcc	6, 4, cr4, cr15, cr4, {1}
    9678:	bl	3306c0 <fchmod@plt+0x32ea84>
    967c:	ldrtmi	r5, [r3], #-562	; 0xfffffdce
    9680:	streq	lr, [r2], -r1, lsl #20
    9684:			; <UNDEFINED> instruction: 0x71bef24d
    9688:	streq	lr, [lr], -r6, lsl #21
    968c:	cmpne	ip, r8, asr #13	; <UNPREDICTABLE>
    9690:	blls	39a710 <fchmod@plt+0x398ad4>
    9694:	streq	lr, [r2, -ip, lsl #21]
    9698:	bl	9a924 <fchmod@plt+0x98ce8>
    969c:	ldrmi	r3, [r9], #-1782	; 0xfffff90a
    96a0:	b	1da8e0 <fchmod@plt+0x1d8ca4>
    96a4:	b	fe049ac4 <fchmod@plt+0xfe047e88>
    96a8:	vrhadd.s8	d16, d1, d12
    96ac:	ldrbtmi	r1, [r1], #-1826	; 0xfffff8de
    96b0:	ldrcc	pc, [r0, r6, asr #13]
    96b4:	movweq	lr, #27266	; 0x6a82
    96b8:	bl	19a83c <fchmod@plt+0x198c00>
    96bc:	ldrtmi	r2, [ip], #433	; 0x1b1
    96c0:	streq	lr, [r1, -r3, lsl #20]
    96c4:	movweq	lr, #6790	; 0x1a86
    96c8:	strbmi	r4, [sl], #-87	; 0xffffffa9
    96cc:			; <UNDEFINED> instruction: 0xf8dd4467
    96d0:	stcls	0, cr14, [r4], {68}	; 0x44
    96d4:	sfmpl	f7, 3, [r2], #-264	; 0xfffffef8
    96d8:	ldrbvs	lr, [r7, -r1, lsl #22]!
    96dc:	lfmvs	f7, 1, [lr], {207}	; 0xcf
    96e0:	stmdbeq	r7, {r0, r1, r9, fp, sp, lr, pc}
    96e4:	orrcc	pc, lr, #68, 4	; 0x40000004
    96e8:	stmdbeq	r6, {r0, r3, r7, r9, fp, sp, lr, pc}
    96ec:	cmnvs	r9, #-1610612724	; 0xa000000c	; <UNPREDICTABLE>
    96f0:	b	fe05a93c <fchmod@plt+0xfe058d00>
    96f4:	ldrbtmi	r0, [r3], #-2055	; 0xfffff7f9
    96f8:	bl	1eff48 <fchmod@plt+0x1ee30c>
    96fc:	ldrmi	r5, [lr], #-2361	; 0xfffff6c7
    9700:	movweq	lr, #39432	; 0x9a08
    9704:	stmdaeq	r1!, {r6, r9, sl, ip, sp, lr, pc}
    9708:			; <UNDEFINED> instruction: 0xf6c4404b
    970c:	ldrtmi	r1, [r3], #-2228	; 0xfffff74c
    9710:	beq	284134 <fchmod@plt+0x2824f8>
    9714:	strtmi	r4, [r4], #1168	; 0x490
    9718:	mvnscc	lr, #9216	; 0x2400
    971c:	b	29a828 <fchmod@plt+0x298bec>
    9720:	vadd.i8	d16, d11, d3
    9724:	b	fe21802c <fchmod@plt+0xfe2163f0>
    9728:	vmlal.s8	q8, d12, d7
    972c:	strmi	r0, [r8], #2624	; 0xa40
    9730:	strbtmi	r9, [r7], #-2313	; 0xfffff6f7
    9734:	bl	f0774 <fchmod@plt+0xeeb38>
    9738:	strmi	r2, [sl], #2232	; 0x8b8
    973c:	smlabbeq	r8, r3, sl, lr
    9740:	b	5aa70 <fchmod@plt+0x58e34>
    9744:			; <UNDEFINED> instruction: 0xf6450c09
    9748:	b	fe311c94 <fchmod@plt+0xfe310058>
    974c:	vmull.s8	q8, d2, d3
    9750:	ldrtmi	r6, [ip], #350	; 0x15e
    9754:	cfstrsls	mvf4, [r3], {33}	; 0x21
    9758:	strvc	pc, [sl, ip, asr #4]!
    975c:	vldmiavs	ip!, {d30-<overflow reg d33>}
    9760:	ldrne	pc, [r6, lr, asr #13]!
    9764:	streq	lr, [ip], -r8, lsl #21
    9768:	andsmi	r4, lr, r7, lsr #8
    976c:	stmdbeq	r8, {r0, r1, r2, r8, r9, fp, sp, lr, pc}
    9770:	streq	lr, [r8], -r6, lsl #21
    9774:	ldrbmi	r4, [r6], #-1049	; 0xfffffbe7
    9778:			; <UNDEFINED> instruction: 0xf2419c08
    977c:	vmov.i16	q10, #768	; 0x0300
    9780:	bl	314098 <fchmod@plt+0x31245c>
    9784:	strmi	r5, [r2], #1782	; 0x6f6
    9788:	streq	lr, [r6, -ip, lsl #21]
    978c:	cmpeq	sp, #268435460	; 0x10000004	; <UNPREDICTABLE>
    9790:	stmdaeq	r8, {r0, r1, r2, r9, fp, sp, lr, pc}
    9794:	msrvs	CPSR_fsxc, #-805306356	; 0xd000000c
    9798:	stmdaeq	ip, {r3, r7, r9, fp, sp, lr, pc}
    979c:	strbmi	r4, [r1], #-1202	; 0xfffffb4e
    97a0:	strbtmi	r4, [r3], #-1059	; 0xfffffbdd
    97a4:	bl	1b07c8 <fchmod@plt+0x1aeb8c>
    97a8:	b	fe199e74 <fchmod@plt+0xfe198238>
    97ac:	b	1cb3b8 <fchmod@plt+0x1c977c>
    97b0:	vabd.s8	d16, d14, d12
    97b4:	rsbsmi	r6, r7, r1, lsl #25
    97b8:	stceq	6, cr15, [r1], #820	; 0x334
    97bc:			; <UNDEFINED> instruction: 0xf64f444f
    97c0:	vmul.f<illegal width 8>	d19, d30, d0[2]
    97c4:	ldrmi	r7, [r4], #2515	; 0x9d3
    97c8:	ldrcc	lr, [r7, -r1, lsl #22]!
    97cc:	b	fe05aa58 <fchmod@plt+0xfe058e1c>
    97d0:	ldrtmi	r0, [r9], #2055	; 0x807
    97d4:	streq	lr, [r6], -r8, lsl #20
    97d8:	submi	r4, lr, ip, lsl #9
    97dc:	ldrtmi	r9, [r3], #-3084	; 0xfffff3f4
    97e0:	mvnsvs	lr, #7168	; 0x1c00
    97e4:	stmdaeq	r3, {r0, r1, r2, r7, r9, fp, sp, lr, pc}
    97e8:	stmdaeq	r1, {r3, r9, fp, sp, lr, pc}
    97ec:	mvnpl	pc, ip, asr #12
    97f0:	stmdaeq	r7, {r3, r7, r9, fp, sp, lr, pc}
    97f4:	mvnne	pc, r2, asr #5
    97f8:	strtmi	r4, [r1], #-1232	; 0xfffffb30
    97fc:	vqshl.s8	d20, d9, d0
    9800:	bl	e8360 <fchmod@plt+0xe6724>
    9804:			; <UNDEFINED> instruction: 0xf2cc58f8
    9808:	b	fe0d80ec <fchmod@plt+0xfe0d64b0>
    980c:	ldrbtmi	r0, [r2], #1544	; 0x608
    9810:	stcls	0, cr4, [r6], {55}	; 0x37
    9814:	strbmi	r4, [r2], #95	; 0x5f
    9818:	bl	21ab10 <fchmod@plt+0x218ed4>
    981c:	b	fe21cb14 <fchmod@plt+0xfe21aed8>
    9820:	andsmi	r0, lr, ip, lsl #12
    9824:	orrpl	pc, r7, #64, 12	; 0x4000000
    9828:	streq	lr, [r8], -r6, lsl #21
    982c:	bicsmi	pc, r5, #-268435444	; 0xf000000c
    9830:	strtmi	r4, [r3], #-1102	; 0xfffffbb2
    9834:	strbtmi	r9, [r3], #-3083	; 0xfffff3f5
    9838:	ldrtcc	lr, [r6], -ip, lsl #22
    983c:	streq	lr, [r6, -ip, lsl #21]
    9840:	streq	lr, [r8, -r7, lsl #20]
    9844:	stmiami	sp!, {r0, r6, r9, ip, sp, lr, pc}^
    9848:	streq	lr, [ip, -r7, lsl #21]
    984c:	ldmdapl	sl, {r2, r6, r7, r9, ip, sp, lr, pc}^
    9850:	strtmi	r4, [r0], #1081	; 0x439
    9854:	cfldrsls	mvf4, [r0], {176}	; 0xb0
    9858:	mvnsvs	lr, r6, lsl #22
    985c:	streq	lr, [r1, -r6, lsl #21]
    9860:	streq	lr, [ip, -r7, lsl #20]
    9864:	stcne	6, cr15, [r5], {78}	; 0x4e
    9868:			; <UNDEFINED> instruction: 0xf6ca4077
    986c:	ldrbmi	r1, [r7], #-3299	; 0xfffff31d
    9870:	strmi	r4, [ip], #1188	; 0x4a4
    9874:	bl	70890 <fchmod@plt+0x6ec54>
    9878:	vaba.s8	<illegal reg q10.5>, q13, <illegal reg q11.5>
    987c:	b	fe058464 <fchmod@plt+0xfe056828>
    9880:			; <UNDEFINED> instruction: 0xf6cf0907
    9884:	b	25c448 <fchmod@plt+0x25a80c>
    9888:	strtmi	r0, [r2], #1542	; 0x606
    988c:	ldrtmi	r4, [sl], #78	; 0x4e
    9890:	vqshl.s8	d20, d19, d0
    9894:			; <UNDEFINED> instruction: 0xf2c626d9
    9898:	stcls	6, cr7, [r8], {111}	; 0x6f
    989c:			; <UNDEFINED> instruction: 0x43b3eb07
    98a0:	stmdbeq	r3, {r0, r1, r2, r7, r9, fp, sp, lr, pc}
    98a4:	stmdbeq	r1, {r0, r3, r9, fp, sp, lr, pc}
    98a8:	b	fe26fcd8 <fchmod@plt+0xfe26e09c>
    98ac:	strbmi	r0, [r1], #2311	; 0x907
    98b0:	ldmne	r1!, {r1, r2, r3, sl, lr}^
    98b4:	stmmi	sl, {r2, r6, r9, sl, ip, sp, lr, pc}
    98b8:	ldmdbcc	r9!, {r0, r1, r8, r9, fp, sp, lr, pc}
    98bc:	stmdapl	sl!, {r3, r6, r7, r9, sl, ip, sp, lr, pc}
    98c0:	streq	lr, [r9], -r3, lsl #21
    98c4:	ldrsbtmi	r4, [r7], -r8
    98c8:	subsmi	r4, pc, r8, asr #9
    98cc:			; <UNDEFINED> instruction: 0xf5a444bc
    98d0:	vqshl.s64	d2, d24, #39	; 0x27
    98d4:	stcls	7, cr6, [lr], {190}	; 0xbe
    98d8:	fldmiaxvs	ip!, {d30-d33}	;@ Deprecated
    98dc:	streq	lr, [ip], -r9, lsl #21
    98e0:	b	fe0d99b4 <fchmod@plt+0xfe0d7d78>
    98e4:	ldrmi	r0, [sl], #777	; 0x309
    98e8:	movweq	lr, #51975	; 0xcb07
    98ec:	bpl	ffec4524 <fchmod@plt+0xffec28e8>
    98f0:	streq	lr, [sl], -ip, lsl #21
    98f4:	streq	lr, [r9], -r6, lsl #20
    98f8:	stmibvs	r1, {r0, r1, r2, r3, r6, r9, ip, sp, lr, pc}
    98fc:	streq	lr, [ip], -r6, lsl #21
    9900:	ldmdbvc	r1!, {r3, r6, r7, r9, ip, sp, lr, pc}^
    9904:	stmdbls	fp, {r1, r2, r3, sl, lr}
    9908:	ldrtmi	lr, [r6], sl, lsl #22
    990c:	b	fe29ab38 <fchmod@plt+0xfe298efc>
    9910:	ldrbmi	r0, [r1], #1798	; 0x706
    9914:	tsteq	ip, r7, lsl #20
    9918:	sfmne	f7, 1, [r2], #-280	; 0xfffffee8
    991c:	smlabbeq	sl, r1, sl, lr
    9920:	ldcpl	6, cr15, [sp], {198}	; 0xc6
    9924:	strtmi	r4, [r4], #1089	; 0x441
    9928:			; <UNDEFINED> instruction: 0xf64344b4
    992c:	bl	18b964 <fchmod@plt+0x189d28>
    9930:			; <UNDEFINED> instruction: 0xf6cf3131
    9934:	submi	r5, pc, r5, ror #17
    9938:	ldrmi	r4, [pc], #-78	; 9940 <fchmod@plt+0x7d04>
    993c:	strmi	r4, [r8], #1264	; 0x4f0
    9940:	bl	70958 <fchmod@plt+0x6ed1c>
    9944:			; <UNDEFINED> instruction: 0xf64e7737
    9948:	rsbsmi	r2, lr, r4, asr #6
    994c:	strbmi	r4, [lr], #-121	; 0xffffff87
    9950:			; <UNDEFINED> instruction: 0x43bef2ca
    9954:	cfstrsls	mvf4, [r7], {35}	; 0x23
    9958:	ldrbtpl	lr, [r6], -r7, lsl #22
    995c:	rsbsmi	r4, r1, fp, lsr r4
    9960:	strbtmi	r4, [r1], #-119	; 0xffffff89
    9964:	stmibvc	r9!, {r2, r3, r6, r9, sl, ip, sp, lr, pc}
    9968:	ldmibcc	lr, {r2, r6, r7, r9, sl, ip, sp, lr, pc}^
    996c:	stclcc	6, cr15, [r0], #-272	; 0xfffffef0
    9970:	teqmi	r1, r6, lsl #22
    9974:	submi	r4, pc, r1, lsr #9
    9978:	strbmi	r4, [r7], #-1201	; 0xfffffb4f
    997c:	stcls	0, cr4, [sl], {78}	; 0x4e
    9980:	lfmvs	f7, 1, [fp], #828	; 0x33c
    9984:	ldrbcs	lr, [r7, -r1, lsl #22]!
    9988:	bmi	1c472bc <fchmod@plt+0x1c45680>
    998c:	strtmi	r4, [r4], #126	; 0x7e
    9990:	strmi	r4, [ip], #1054	; 0x41e
    9994:			; <UNDEFINED> instruction: 0xf6474079
    9998:	bl	1e28b8 <fchmod@plt+0x1e0c7c>
    999c:			; <UNDEFINED> instruction: 0xf6c27636
    99a0:			; <UNDEFINED> instruction: 0x4071039b
    99a4:	stmdaeq	r6, {r0, r1, r2, r7, r9, fp, sp, lr, pc}
    99a8:	ldmdbls	r0, {r0, r3, r7, sl, lr}
    99ac:	bvs	ff0074e0 <fchmod@plt+0xff0058a4>
    99b0:	bl	1b09c4 <fchmod@plt+0x1aed88>
    99b4:	strmi	r5, [fp], #-2425	; 0xfffff687
    99b8:	stmdaeq	r9, {r3, r7, r9, fp, sp, lr, pc}
    99bc:	strbtmi	r1, [r0], #2457	; 0x999
    99c0:	movweq	lr, #39558	; 0x9a86
    99c4:	vshl.s8	d20, d2, d18
    99c8:	bl	268db8 <fchmod@plt+0x26717c>
    99cc:	ldrtmi	r4, [sl], #2104	; 0x838
    99d0:	movweq	lr, #35459	; 0x8a83
    99d4:	stccs	6, cr15, [r1], #824	; 0x338
    99d8:	strtmi	r4, [r4], #1107	; 0x453
    99dc:	b	fe25ad14 <fchmod@plt+0xfe2590d8>
    99e0:	bl	20be08 <fchmod@plt+0x20a1cc>
    99e4:	stcls	3, cr2, [r6], {115}	; 0x73
    99e8:	stmdbeq	r3, {r0, r3, r7, r9, fp, sp, lr, pc}
    99ec:	beq	fe186300 <fchmod@plt+0xfe1846c4>
    99f0:	vmls.i<illegal width 8>	d20, d13, d1[2]
    99f4:	strtmi	r4, [r2], #2799	; 0xaef
    99f8:	bl	f0a24 <fchmod@plt+0xeede8>
    99fc:	strbmi	r7, [r2], #305	; 0x131
    9a00:	stmdaeq	r3, {r3, r7, r9, fp, sp, lr, pc}
    9a04:	streq	lr, [r1, -r3, lsl #21]
    9a08:	stmdaeq	r1, {r3, r7, r9, fp, sp, lr, pc}
    9a0c:	stmdbpl	r5, {r0, r6, r9, sl, ip, sp, lr, pc}
    9a10:	vmls.i<illegal width 8>	d20, d16, d0[1]
    9a14:	strtmi	r4, [r1], #2440	; 0x988
    9a18:	ldmdaeq	r9!, {r0, r2, r3, r6, r9, ip, sp, lr, pc}
    9a1c:			; <UNDEFINED> instruction: 0x5c7ceb01
    9a20:	b	fe1dac8c <fchmod@plt+0xfe1d9050>
    9a24:	blls	30b65c <fchmod@plt+0x309a20>
    9a28:	b	fe05ab8c <fchmod@plt+0xfe058f50>
    9a2c:			; <UNDEFINED> instruction: 0xf6cd060c
    9a30:	stcls	8, cr1, [r5], {212}	; 0xd4
    9a34:	ldrmi	lr, [r7, -ip, lsl #22]!
    9a38:			; <UNDEFINED> instruction: 0x407e4498
    9a3c:	mvnne	pc, #76546048	; 0x4900000
    9a40:	vmls.i<illegal width 8>	d20, d14, d2[3]
    9a44:	ldrbmi	r6, [fp], #-987	; 0xfffffc25
    9a48:	bl	1dac70 <fchmod@plt+0x1d9034>
    9a4c:	strbtmi	r2, [r3], #-1654	; 0xfffff98a
    9a50:			; <UNDEFINED> instruction: 0x0c07ea8c
    9a54:	mvnsmi	pc, r7, asr #12
    9a58:			; <UNDEFINED> instruction: 0x0c06ea8c
    9a5c:			; <UNDEFINED> instruction: 0x71a2f6c1
    9a60:	ldrmi	r4, [r1], #-1220	; 0xfffffb3c
    9a64:	rsbsmi	r4, r7, r9, lsr r4
    9a68:			; <UNDEFINED> instruction: 0x7c3ceb06
    9a6c:	stmdavs	r5!, {r0, r2, r6, r9, ip, sp, lr, pc}^
    9a70:	streq	lr, [ip, -r7, lsl #21]
    9a74:	stmiami	ip!, {r2, r3, r6, r7, r9, ip, sp, lr, pc}
    9a78:	strtmi	r4, [r0], #1083	; 0x43b
    9a7c:	b	fe19ad44 <fchmod@plt+0xfe199108>
    9a80:	bl	30b2b8 <fchmod@plt+0x30967c>
    9a84:	stcls	3, cr5, [r3], {115}	; 0x73
    9a88:	b	fe319c08 <fchmod@plt+0xfe317fcc>
    9a8c:	ldrtmi	r0, [r1], #-2563	; 0xfffff5fd
    9a90:	stmdbcs	r4, {r1, r6, r9, ip, sp, lr, pc}^
    9a94:	stmdbmi	r9!, {r0, r1, r2, r3, r6, r7, r9, ip, sp, lr, pc}
    9a98:	ldrvc	pc, [r7, pc, asr #12]
    9a9c:	teqmi	r1, r3, lsl #22
    9aa0:	b	fe29ad2c <fchmod@plt+0xfe2990f0>
    9aa4:			; <UNDEFINED> instruction: 0x9c0a0a01
    9aa8:	vmls.i<illegal width 8>	d20, d20, d2[0]
    9aac:	strtmi	r3, [r7], #-1834	; 0xfffff8d6
    9ab0:	bl	5ade8 <fchmod@plt+0x591ac>
    9ab4:	ldrmi	r2, [pc], #-2682	; 9abc <fchmod@plt+0x7e80>
    9ab8:	movweq	lr, #14954	; 0x3a6a
    9abc:	ldmdaeq	r9!, {r1, r3, r6, r9, ip, sp, lr, pc}
    9ac0:			; <UNDEFINED> instruction: 0xf6cf404b
    9ac4:	ldrmi	r4, [ip], #2195	; 0x893
    9ac8:	vqdmulh.s<illegal width 8>	d25, d2, d8
    9acc:			; <UNDEFINED> instruction: 0xf6ca36a7
    9ad0:	bl	297528 <fchmod@plt+0x2958ec>
    9ad4:	ldrmi	r6, [r8], #2492	; 0x9bc
    9ad8:			; <UNDEFINED> instruction: 0x0c01ea69
    9adc:	b	fe3306fc <fchmod@plt+0xfe32eac0>
    9ae0:	ldrbmi	r0, [r0], #3082	; 0xc0a
    9ae4:	ldrbtmi	r4, [r6], #-1212	; 0xfffffb44
    9ae8:	ldrmi	pc, [r2, ip, asr #12]
    9aec:	strvc	pc, [ip, -r8, asr #13]
    9af0:	fldmiaxpl	ip!, {d14-d17}	;@ Deprecated
    9af4:	b	1b1ab34 <fchmod@plt+0x1b18ef8>
    9af8:	ldrmi	r0, [pc], #-2570	; 9b00 <fchmod@plt+0x7ec4>
    9afc:	beq	28452c <fchmod@plt+0x2828f0>
    9b00:			; <UNDEFINED> instruction: 0xf6459b04
    9b04:	vqrdmlah.s<illegal width 8>	d17, d22, d3[0]
    9b08:	ldrbmi	r5, [lr], #3675	; 0xe5b
    9b0c:			; <UNDEFINED> instruction: 0xf6454456
    9b10:			; <UNDEFINED> instruction: 0xf2c85bd1
    9b14:	ldrmi	r5, [fp], #2948	; 0xb84
    9b18:	bl	33074c <fchmod@plt+0x32eb10>
    9b1c:			; <UNDEFINED> instruction: 0xf6474676
    9b20:			; <UNDEFINED> instruction: 0xf6c66a4f
    9b24:	strbmi	r7, [lr], #2728	; 0xaa8
    9b28:	b	199ad98 <fchmod@plt+0x199915c>
    9b2c:	b	fe0ca758 <fchmod@plt+0xfe0c8b1c>
    9b30:	vcgt.s8	d16, d14, d12
    9b34:	strbmi	r6, [r3], #-2528	; 0xfffff620
    9b38:	stmdbvs	ip!, {r0, r1, r2, r3, r6, r7, r9, sl, ip, sp, lr, pc}
    9b3c:	strbtmi	r4, [r7], #-1169	; 0xfffffb6f
    9b40:	rscscs	lr, r3, #6144	; 0x1800
    9b44:	b	18aff70 <fchmod@plt+0x18ae334>
    9b48:			; <UNDEFINED> instruction: 0xf5a00c0c
    9b4c:	b	fe30dd54 <fchmod@plt+0xfe30c118>
    9b50:	vcgt.s8	d16, d4, d6
    9b54:	ldrbtmi	r3, [r3], #-2068	; 0xfffff7ec
    9b58:	stmdacc	r1, {r1, r3, r6, r7, r9, ip, sp, lr, pc}
    9b5c:			; <UNDEFINED> instruction: 0xf6a04488
    9b60:	bl	95d74 <fchmod@plt+0x94138>
    9b64:	ldmdbls	r0, {r0, r1, r4, r5, r7, r8, r9, sp, lr}
    9b68:	vqshl.s8	d20, d16, d1
    9b6c:	b	18d15f8 <fchmod@plt+0x18cf9bc>
    9b70:			; <UNDEFINED> instruction: 0xf6c40606
    9b74:	strmi	r6, [lr], #3592	; 0xe08
    9b78:	smlabbeq	r2, r6, sl, lr
    9b7c:	ldrmi	r4, [r3], #1081	; 0x439
    9b80:	cfstrsls	mvf4, [r7], {154}	; 0x9a
    9b84:			; <UNDEFINED> instruction: 0x51b1eb03
    9b88:	stcvs	6, cr15, [r2], {71}	; 0x47
    9b8c:	andeq	lr, r2, #397312	; 0x61000
    9b90:	subsmi	r4, sl, r9, lsl #9
    9b94:	lfmvc	f7, 3, [r3], {207}	; 0xcf
    9b98:	strtmi	r4, [r4], #1026	; 0x402
    9b9c:			; <UNDEFINED> instruction: 0xf24f9c0e
    9ba0:	bl	5387c <fchmod@plt+0x51c40>
    9ba4:			; <UNDEFINED> instruction: 0xf6cb4272
    9ba8:	b	189f898 <fchmod@plt+0x189dc5c>
    9bac:	ldrmi	r0, [r0], #771	; 0x303
    9bb0:	strtmi	r4, [r7], #-75	; 0xffffffb5
    9bb4:	stmdals	r5, {r0, r1, r3, r4, r6, sl, lr}
    9bb8:	ldrtcs	pc, [fp], sp, asr #4	; <UNPREDICTABLE>
    9bbc:	ldrbcs	pc, [r7], r2, asr #13	; <UNPREDICTABLE>
    9bc0:	mvnscs	lr, #2048	; 0x800
    9bc4:	b	18dabe4 <fchmod@plt+0x18d8fa8>
    9bc8:	ldrmi	r0, [lr], #257	; 0x101
    9bcc:	stcls	0, cr4, [ip], {81}	; 0x51
    9bd0:	vqshl.s8	q10, <illegal reg q0.5>, <illegal reg q6.5>
    9bd4:			; <UNDEFINED> instruction: 0xf6ce3091
    9bd8:	bl	d5df8 <fchmod@plt+0xd41bc>
    9bdc:	strtmi	r6, [r0], #-433	; 0xfffffe4f
    9be0:	andeq	lr, r2, #397312	; 0x61000
    9be4:	subsmi	r4, sl, ip, lsl #9
    9be8:	bl	5ad18 <fchmod@plt+0x590dc>
    9bec:	b	189e6bc <fchmod@plt+0x189ca80>
    9bf0:	ldrmi	r0, [r7], #-771	; 0xfffffcfd
    9bf4:	ldrmi	r4, [r8], #75	; 0x4b
    9bf8:	bl	a3cac <fchmod@plt+0xa2070>
    9bfc:	b	1a1bde4 <fchmod@plt+0x1a1a1a8>
    9c00:	strbmi	r0, [r6], #-257	; 0xfffffeff
    9c04:	strmi	r4, [lr], #81	; 0x51
    9c08:	vmovcs.f64	d30, #232	; 0xbf400000 -0.750
    9c0c:	andeq	lr, r2, #450560	; 0x6e000
    9c10:	b	fe09add8 <fchmod@plt+0xfe09919c>
    9c14:	ldrmi	r0, [r4], #520	; 0x208
    9c18:	bl	39c484 <fchmod@plt+0x39a848>
    9c1c:	ldrbtmi	r6, [sl], #-3260	; 0xfffff344
    9c20:	stmdaeq	r8, {r2, r3, r5, r6, r9, fp, sp, lr, pc}
    9c24:	b	fe21adb8 <fchmod@plt+0xfe21917c>
    9c28:	eorvs	r0, fp, lr, lsl #16
    9c2c:	stmiavs	fp!, {r0, r1, r2, r6, sl, lr}^
    9c30:	ldrpl	lr, [r7, ip, lsl #22]!
    9c34:	vmlseq.f32	s28, s28, s15
    9c38:	b	fe39ad2c <fchmod@plt+0xfe3990f0>
    9c3c:	rscvs	r0, fp, ip, lsl #28
    9c40:	stmiavs	fp!, {r1, r2, r4, r5, r6, sl, lr}
    9c44:	bl	1f0c50 <fchmod@plt+0x1ef014>
    9c48:	b	199b628 <fchmod@plt+0x19999ec>
    9c4c:	ldrtmi	r0, [r4], #-3084	; 0xfffff3f4
    9c50:	streq	lr, [r7, -ip, lsl #21]
    9c54:	blmi	25acd4 <fchmod@plt+0x259098>
    9c58:	adcvs	r4, lr, r8, lsr r4
    9c5c:	rscscs	lr, r0, r4, lsl #22
    9c60:	ldmpl	r3, {r3, r5, r6, sp, lr}^
    9c64:	blls	4e3cd4 <fchmod@plt+0x4e2098>
    9c68:	qaddle	r4, sl, r2
    9c6c:	pop	{r0, r2, r4, ip, sp, pc}
    9c70:			; <UNDEFINED> instruction: 0xf7f78ff0
    9c74:	svclt	0x0000ee28
    9c78:	andeq	r8, r1, r4, lsl #18
    9c7c:	andeq	r0, r0, ip, lsr #3
    9c80:	andeq	r8, r1, lr, asr #3
    9c84:	ldrbmi	lr, [r0, sp, lsr #18]!
    9c88:	stmdbvs	r2, {r0, r1, r2, r4, r9, sl, lr}
    9c8c:	stmdbvs	r4, {r0, r1, r3, r4, r5, r6, r7}^
    9c90:	vrsubhn.i16	d20, q1, <illegal reg q2.5>
    9c94:	ldmne	fp, {r0, r2, r6, r7, fp}
    9c98:	subsvc	lr, r7, pc, asr #20
    9c9c:	subeq	pc, r0, #200, 2	; 0x32
    9ca0:	andeq	lr, r0, r4, asr #22
    9ca4:			; <UNDEFINED> instruction: 0x460e42ba
    9ca8:	cmnvs	r8, fp, lsr #2
    9cac:			; <UNDEFINED> instruction: 0xf1b8d816
    9cb0:	tstle	pc, r0, lsl #30
    9cb4:	ldmdble	r4, {r0, r1, r2, r3, r4, r5, r8, r9, sl, fp, sp}
    9cb8:			; <UNDEFINED> instruction: 0xf1a7460c
    9cbc:			; <UNDEFINED> instruction: 0xf0260640
    9cc0:			; <UNDEFINED> instruction: 0x3640063f
    9cc4:	strtmi	r4, [r1], -r6, lsr #8
    9cc8:	strbcc	r4, [r0], #-1576	; 0xfffff9d8
    9ccc:	stc2	7, cr15, [r6], {255}	; 0xff
    9cd0:	ldrhle	r4, [r8, #36]!	; 0x24
    9cd4:	ldreq	pc, [pc, -r7]!
    9cd8:	stmdaeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    9cdc:	pop	{r0, r1, r2, r3, r8, fp, ip, sp, pc}
    9ce0:			; <UNDEFINED> instruction: 0xf10587f0
    9ce4:			; <UNDEFINED> instruction: 0x463a0018
    9ce8:	ldrtmi	r4, [r1], -r0, asr #8
    9cec:			; <UNDEFINED> instruction: 0x47f0e8bd
    9cf0:	ldclt	7, cr15, [r4, #988]!	; 0x3dc
    9cf4:	beq	646110 <fchmod@plt+0x6444d4>
    9cf8:	bl	299a00 <fchmod@plt+0x297dc4>
    9cfc:	stmne	ip, {r3}
    9d00:			; <UNDEFINED> instruction: 0xf7f74447
    9d04:	ldrbmi	lr, [r1], -lr, lsr #27
    9d08:			; <UNDEFINED> instruction: 0xf7ff4628
    9d0c:	svccs	0x003ffbe7
    9d10:			; <UNDEFINED> instruction: 0xf04fd8d3
    9d14:	strtmi	r0, [r6], -r0, lsl #18
    9d18:	ldrb	r4, [pc, r8, asr #13]
    9d1c:	blmi	75c594 <fchmod@plt+0x75a958>
    9d20:	ldrlt	r4, [r0, #-1146]	; 0xfffffb86
    9d24:	ldmpl	r3, {r2, r7, ip, sp, pc}^
    9d28:	ldmdavs	fp, {r2, r9, sl, lr}
    9d2c:			; <UNDEFINED> instruction: 0xf04f9303
    9d30:	ldmib	r0, {r8, r9}^
    9d34:	vsubw.u8	<illegal reg q8.5>, <illegal reg q0.5>, d4
    9d38:			; <UNDEFINED> instruction: 0xf1c000c5
    9d3c:	tstls	r1, r0, asr #4
    9d40:	b	13d4568 <fchmod@plt+0x13d292c>
    9d44:			; <UNDEFINED> instruction: 0xf88d6113
    9d48:	b	13cdd7c <fchmod@plt+0x13cc140>
    9d4c:			; <UNDEFINED> instruction: 0xf88d4113
    9d50:	svclt	0x0098100a
    9d54:	addeq	pc, r0, #192, 2	; 0x30
    9d58:	bcc	21c19c <fchmod@plt+0x21a560>
    9d5c:			; <UNDEFINED> instruction: 0xf88d4620
    9d60:	ldrbtmi	r3, [r9], #-8
    9d64:			; <UNDEFINED> instruction: 0xf88d0a1b
    9d68:			; <UNDEFINED> instruction: 0xf7ff3009
    9d6c:	andcs	pc, r8, #556	; 0x22c
    9d70:	strtmi	sl, [r0], -r1, lsl #18
    9d74:			; <UNDEFINED> instruction: 0xff86f7ff
    9d78:	blmi	19c5a0 <fchmod@plt+0x19a964>
    9d7c:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    9d80:	blls	e3df0 <fchmod@plt+0xe21b4>
    9d84:	qaddle	r4, sl, r1
    9d88:	ldclt	0, cr11, [r0, #-16]
    9d8c:	ldc	7, cr15, [sl, #988]	; 0x3dc
    9d90:	andeq	r8, r1, ip, asr #1
    9d94:	andeq	r0, r0, ip, lsr #3
    9d98:	andeq	r8, r1, r2, asr #5
    9d9c:	andeq	r8, r1, r0, ror r0
    9da0:			; <UNDEFINED> instruction: 0x4604b538
    9da4:	strmi	r4, [sp], -r8, lsl #12
    9da8:			; <UNDEFINED> instruction: 0xffb8f7ff
    9dac:	svcne	0x002ab1d4
    9db0:	andeq	pc, ip, r5, lsl #2
    9db4:			; <UNDEFINED> instruction: 0xf8524623
    9db8:	addmi	r4, r2, #4, 30
    9dbc:	ldrvs	lr, [r4], #-2639	; 0xfffff5b1
    9dc0:	ldmdahi	r1, {r2, r3, r4, r6, r7, ip, sp, lr}^
    9dc4:	ldmdavs	r4, {r0, r3, r4, r7, ip, sp, lr}
    9dc8:	ldrcs	lr, [r4], #-2639	; 0xfffff5b1
    9dcc:	ldmdavs	r1, {r2, r3, r4, r6, ip, sp, lr}
    9dd0:	blne	147de4 <fchmod@plt+0x1461a8>
    9dd4:	strtmi	sp, [r8], -pc, ror #3
    9dd8:	pop	{r3, r4, r6, r9, sp}
    9ddc:	tstcs	r0, r8, lsr r0
    9de0:	mcrlt	7, 2, pc, cr14, cr7, {7}	; <UNPREDICTABLE>
    9de4:	svclt	0x0000bd38
    9de8:			; <UNDEFINED> instruction: 0x4604b530
    9dec:	addlt	r7, r5, r0, lsl #16
    9df0:	eorsle	r2, r0, r0, lsl #16
    9df4:			; <UNDEFINED> instruction: 0xf7fa2138
    9df8:	stmdacs	r0, {r0, r2, r3, r4, r7, sl, fp, ip, sp, lr, pc}
    9dfc:	stmdavc	r0!, {r0, r2, r4, r5, ip, lr, pc}^
    9e00:	cmplt	r8, r1, lsl #8
    9e04:	mcrne	1, 3, r2, cr5, cr8, {1}
    9e08:	ldc2	7, cr15, [r4], {250}	; 0xfa
    9e0c:	stmdavc	r3!, {r4, r8, fp, ip, sp, pc}
    9e10:	tstle	r6, sp, lsr #22
    9e14:	svceq	0x0001f814
    9e18:	mvnsle	r2, r0, lsl #16
    9e1c:	andlt	r2, r5, r0
    9e20:	blcs	392e8 <fchmod@plt+0x376ac>
    9e24:	ldmdbmi	r6, {r1, r3, r4, r5, r6, r7, ip, lr, pc}
    9e28:	ldmdami	r6, {r0, r2, r9, sp}
    9e2c:	cfldrsmi	mvf4, [r6], {121}	; 0x79
    9e30:			; <UNDEFINED> instruction: 0xf7f74478
    9e34:	stmdavc	sl!, {r2, r3, r4, r5, r8, sl, fp, sp, lr, pc}^
    9e38:	cfldrsmi	mvf4, [r4, #-496]	; 0xfffffe10
    9e3c:	andls	r2, r1, #1476395010	; 0x58000002
    9e40:			; <UNDEFINED> instruction: 0x4619447d
    9e44:	strls	r2, [r2, #-513]	; 0xfffffdff
    9e48:	strtmi	r9, [r0], -r0
    9e4c:	mcr	7, 7, pc, cr10, cr7, {7}	; <UNPREDICTABLE>
    9e50:	andlt	r4, r5, r0, lsr #12
    9e54:	stmdbmi	lr, {r4, r5, r8, sl, fp, ip, sp, pc}
    9e58:	stmdami	lr, {r0, r2, r9, sp}
    9e5c:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
    9e60:	pop	{r0, r2, ip, sp, pc}
    9e64:			; <UNDEFINED> instruction: 0xf7f74030
    9e68:	stmdbmi	fp, {r0, r1, r2, r3, r4, r8, sl, fp, ip, sp, pc}
    9e6c:	stmdami	fp, {r0, r2, r9, sp}
    9e70:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
    9e74:	pop	{r0, r2, ip, sp, pc}
    9e78:			; <UNDEFINED> instruction: 0xf7f74030
    9e7c:	svclt	0x0000bd15
    9e80:	andeq	r5, r0, r8, ror #23
    9e84:	andeq	r5, r0, r0, lsl #17
    9e88:	andeq	r9, r5, r4, asr #18
    9e8c:	strdeq	r6, [r0], -ip
    9e90:	andeq	r5, r0, r4, ror fp
    9e94:	andeq	r5, r0, r2, asr r8
    9e98:	andeq	r6, r0, ip, lsr #7
    9e9c:	andeq	r5, r0, lr, lsr r8
    9ea0:			; <UNDEFINED> instruction: 0x4606b5f8
    9ea4:	ldrbtmi	r4, [ip], #-3089	; 0xfffff3ef
    9ea8:	strtmi	lr, [ip], -r0
    9eac:	ldrtmi	r6, [r1], -r0, ror #16
    9eb0:	stc	7, cr15, [sl], {247}	; 0xf7
    9eb4:	stmdavs	r5!, {r6, r7, r8, ip, sp, pc}
    9eb8:	mvnsle	r2, r0, lsl #26
    9ebc:			; <UNDEFINED> instruction: 0xf7ff4630
    9ec0:			; <UNDEFINED> instruction: 0x4603ff93
    9ec4:			; <UNDEFINED> instruction: 0xf04f2b00
    9ec8:	svclt	0x0014000c
    9ecc:	strcs	r2, [r7, -r2, lsl #14]
    9ed0:	ldc2	7, cr15, [r2, #1004]!	; 0x3ec
    9ed4:	ldrtmi	r4, [r0], -r3, lsl #12
    9ed8:			; <UNDEFINED> instruction: 0x461e601d
    9edc:	ldc2l	7, cr15, [lr, #1004]!	; 0x3ec
    9ee0:	streq	lr, [r1, -r6, asr #19]
    9ee4:	ldrtmi	r6, [r4], -r6, lsr #32
    9ee8:	ldcllt	6, cr4, [r8, #128]!	; 0x80
    9eec:			; <UNDEFINED> instruction: 0x000181be
    9ef0:	stmdavc	r3, {r4, r5, r8, ip, sp, pc}
    9ef4:	ldrb	fp, [r3, r3, lsl #2]
    9ef8:	ldrbtmi	r4, [r8], #-2051	; 0xfffff7fd
    9efc:			; <UNDEFINED> instruction: 0x47703018
    9f00:	ldrbtmi	r4, [r8], #-2050	; 0xfffff7fe
    9f04:	ldrbmi	r3, [r0, -ip]!
    9f08:	andeq	r8, r1, sl, ror #2
    9f0c:	andeq	r8, r1, r2, ror #2
    9f10:	stmdale	r4!, {r0, r1, r2, fp, sp}
    9f14:			; <UNDEFINED> instruction: 0xf000e8df
    9f18:	ldreq	r0, [r7], #-3859	; 0xfffff0ed
    9f1c:	ldrne	r0, [r7, -r8, lsl #24]
    9f20:	ldrbtmi	r4, [r8], #-2064	; 0xfffff7f0
    9f24:	ldrbmi	r3, [r0, -r4, lsr #32]!
    9f28:	ldrbtmi	r4, [r8], #-2063	; 0xfffff7f1
    9f2c:			; <UNDEFINED> instruction: 0x47703030
    9f30:	ldrbtmi	r4, [r8], #-2062	; 0xfffff7f2
    9f34:	stmdami	lr, {r4, r5, r6, r8, r9, sl, lr}
    9f38:	andscc	r4, r8, r8, ror r4
    9f3c:	stmdami	sp, {r4, r5, r6, r8, r9, sl, lr}
    9f40:	andcc	r4, ip, r8, ror r4
    9f44:	strlt	r4, [r0, #-1904]	; 0xfffff890
    9f48:	blmi	2f615c <fchmod@plt+0x2f4520>
    9f4c:	bmi	2d263c <fchmod@plt+0x2d0a00>
    9f50:	ldrbtmi	r9, [fp], #-0
    9f54:	ldrbtmi	r4, [sl], #-2058	; 0xfffff7f6
    9f58:			; <UNDEFINED> instruction: 0xf7fa4478
    9f5c:	ldrdcs	pc, [r0], -r7
    9f60:	svclt	0x00004770
    9f64:	andeq	r8, r1, r2, asr #2
    9f68:	andeq	r8, r1, sl, lsr r1
    9f6c:	andeq	r8, r1, r2, lsr r1
    9f70:	andeq	r8, r1, ip, lsr #2
    9f74:	andeq	r8, r1, r4, lsr #2
    9f78:	andeq	r6, r0, lr, ror #5
    9f7c:	muleq	r0, r6, r3
    9f80:	andeq	r6, r0, ip, lsl #6
    9f84:	ldrbtmi	r4, [r8], #-2049	; 0xfffff7ff
    9f88:	svclt	0x00004770
    9f8c:	ldrdeq	r8, [r1], -lr
    9f90:	tstcs	r0, r4, lsl #20
    9f94:	ldrbtmi	r4, [sl], #-2820	; 0xfffff4fc
    9f98:	subsvs	r4, r1, #2063597568	; 0x7b000000
    9f9c:	addsne	pc, r6, r3, lsl #17
    9fa0:	svclt	0x00004770
    9fa4:	andeq	r8, r1, lr, asr #1
    9fa8:	andeq	r9, r5, r4, ror #15
    9fac:	ldrlt	r6, [r0, #-2187]!	; 0xfffff775
    9fb0:	addlt	r2, r3, r1, lsl #22
    9fb4:	smlabteq	r0, sp, r9, lr
    9fb8:	andlt	sp, r3, r1, lsl #16
    9fbc:			; <UNDEFINED> instruction: 0x460cbd30
    9fc0:			; <UNDEFINED> instruction: 0x4605213a
    9fc4:			; <UNDEFINED> instruction: 0xf85af7ff
    9fc8:	strmi	r6, [r8], -r1, ror #16
    9fcc:			; <UNDEFINED> instruction: 0xf7f79100
    9fd0:	stmdbls	r0, {r2, r3, r5, r8, sl, fp, sp, lr, pc}
    9fd4:	strtmi	r4, [r8], -r2, lsl #12
    9fd8:	pop	{r0, r1, ip, sp, pc}
    9fdc:			; <UNDEFINED> instruction: 0xf7ff4030
    9fe0:	svclt	0x0000b8f1
    9fe4:	ldrlt	r6, [r0, #-2179]	; 0xfffff77d
    9fe8:	blcs	7647c <fchmod@plt+0x74840>
    9fec:	stmdavs	r0, {r3, r4, r8, r9, sl, fp, ip, sp, pc}^
    9ff0:	ldclt	0, cr13, [r0, #-52]	; 0xffffffcc
    9ff4:	andcs	r4, r5, #12, 24	; 0xc00
    9ff8:	ldrbtmi	r4, [ip], #-2060	; 0xfffff7f4
    9ffc:			; <UNDEFINED> instruction: 0x46214478
    a000:	mrrc	7, 15, pc, r4, cr7	; <UNPREDICTABLE>
    a004:	mvnsle	r4, r0, lsr #5
    a008:	ldrbtmi	r4, [r8], #-2057	; 0xfffff7f7
    a00c:	stcmi	13, cr11, [r9], {16}
    a010:	stmdami	r9, {r0, r2, r9, sp}
    a014:	ldrbtmi	r4, [r8], #-1148	; 0xfffffb84
    a018:			; <UNDEFINED> instruction: 0xf7f74621
    a01c:	adcmi	lr, r0, #72, 24	; 0x4800
    a020:	stmdami	r6, {r0, r1, r2, r5, r6, r7, r8, ip, lr, pc}
    a024:	cfldrslt	mvf4, [r0, #-480]	; 0xfffffe20
    a028:	andeq	r6, r0, lr, lsl #5
    a02c:			; <UNDEFINED> instruction: 0x000056b4
    a030:	andeq	r5, r0, r6, lsr #21
    a034:	andeq	r6, r0, r8, lsl #5
    a038:	muleq	r0, sl, r6
    a03c:	andeq	r6, r0, ip, asr r2
    a040:	orrslt	fp, r8, r8, lsl #10
    a044:	cmnlt	fp, r3, lsl #16
    a048:			; <UNDEFINED> instruction: 0xff2af7ff
    a04c:	blcs	1e4260 <fchmod@plt+0x1e2624>
    a050:	stclt	0, cr13, [r8, #-0]
    a054:	andcs	r4, r1, #7168	; 0x1c00
    a058:	addvs	r2, r1, r6, lsl #2
    a05c:			; <UNDEFINED> instruction: 0xf883447b
    a060:	stclt	0, cr2, [r8, #-600]	; 0xfffffda8
    a064:	ldrbtmi	r4, [r8], #-2052	; 0xfffff7fc
    a068:			; <UNDEFINED> instruction: 0xe7ef3018
    a06c:	ldrbtmi	r4, [r8], #-2051	; 0xfffff7fd
    a070:	strb	r3, [fp, ip]!
    a074:	andeq	r9, r5, r0, lsr #14
    a078:	strdeq	r7, [r1], -lr
    a07c:	strdeq	r7, [r1], -r6
    a080:	ldrbtmi	r4, [fp], #-2826	; 0xfffff4f6
    a084:	teqlt	fp, fp, asr sl
    a088:	bcs	1a42f8 <fchmod@plt+0x1a26bc>
    a08c:	addsmi	fp, r8, #8, 30
    a090:	ldmdavs	fp, {r0, r1, ip, lr, pc}
    a094:	mvnsle	r2, r0, lsl #22
    a098:	bmi	15be60 <fchmod@plt+0x15a224>
    a09c:	andcs	r2, r7, r1, lsl #2
    a0a0:	ldrbtmi	r6, [sl], #-152	; 0xffffff68
    a0a4:	addsne	pc, r6, r2, lsl #17
    a0a8:	svclt	0x00004770
    a0ac:	andeq	r7, r1, r2, ror #31
    a0b0:	ldrdeq	r9, [r5], -sl
    a0b4:	blmi	85c93c <fchmod@plt+0x85ad00>
    a0b8:	stmdami	r1!, {r1, r3, r4, r5, r6, sl, lr}
    a0bc:			; <UNDEFINED> instruction: 0xf6adb570
    a0c0:	ldmpl	r3, {r3, r8, sl, fp}^
    a0c4:	ldmdavs	fp, {r3, r4, r5, r6, sl, lr}
    a0c8:	stmdacc	r4, {r0, r2, r3, r6, r7, fp, ip, sp, lr, pc}
    a0cc:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    a0d0:	blx	18c80c2 <fchmod@plt+0x18c6486>
    a0d4:	ldrbtmi	r4, [r9], #-2331	; 0xfffff6e5
    a0d8:			; <UNDEFINED> instruction: 0xf7f74606
    a0dc:	movwlt	lr, #3400	; 0xd48
    a0e0:	strmi	sl, [r5], -r1, lsl #24
    a0e4:	strtmi	lr, [r0], -r2
    a0e8:			; <UNDEFINED> instruction: 0xffaaf7ff
    a0ec:			; <UNDEFINED> instruction: 0x462a4633
    a0f0:	tstvs	r0, pc, asr #8	; <UNPREDICTABLE>
    a0f4:			; <UNDEFINED> instruction: 0xf0024620
    a0f8:	stmdacs	r0, {r0, r1, r2, r3, r4, r5, r6, r7, sl, fp, ip, sp, lr, pc}
    a0fc:			; <UNDEFINED> instruction: 0x4630daf3
    a100:	bl	fe3c80e4 <fchmod@plt+0xfe3c64a8>
    a104:			; <UNDEFINED> instruction: 0xf7f74628
    a108:	bmi	4054b8 <fchmod@plt+0x40387c>
    a10c:	ldrbtmi	r4, [sl], #-2827	; 0xfffff4f5
    a110:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    a114:	stmdacc	r4, {r0, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    a118:	qaddle	r4, sl, fp
    a11c:	stceq	6, cr15, [r8, #-52]	; 0xffffffcc
    a120:	blmi	2b96e8 <fchmod@plt+0x2b7aac>
    a124:	andcs	r4, r1, #48, 12	; 0x3000000
    a128:			; <UNDEFINED> instruction: 0xf883447b
    a12c:			; <UNDEFINED> instruction: 0xf7f72096
    a130:			; <UNDEFINED> instruction: 0xe7eaeb78
    a134:	bl	ff1c8118 <fchmod@plt+0xff1c64dc>
    a138:	andeq	r7, r1, r4, lsr sp
    a13c:	andeq	r0, r0, ip, lsr #3
    a140:	strdeq	r6, [r0], -r0
    a144:	andeq	r2, r0, lr, lsl #29
    a148:	ldrdeq	r7, [r1], -lr
    a14c:	andeq	r9, r5, r4, asr r6
    a150:	blmi	8f7938 <fchmod@plt+0x8f5cfc>
    a154:			; <UNDEFINED> instruction: 0xf893447b
    a158:	stmdblt	r3, {r1, r2, r4, r7, ip, sp}
    a15c:	stmdami	r1!, {r3, r4, r5, r6, r7, r8, sl, fp, ip, sp, pc}
    a160:	ldrbtmi	r4, [r8], #-3105	; 0xfffff3df
    a164:			; <UNDEFINED> instruction: 0xf7fa4e21
    a168:	tstcs	r0, r7, lsl fp	; <UNPREDICTABLE>
    a16c:	ldrbtmi	r4, [lr], #-1148	; 0xfffffb84
    a170:			; <UNDEFINED> instruction: 0xf0004607
    a174:	strmi	pc, [r5], -r3, asr #16
    a178:			; <UNDEFINED> instruction: 0xf85ef000
    a17c:	stmdavs	r4!, {r0, sp, lr, pc}
    a180:	stmiavs	r3!, {r2, r5, r7, r8, ip, sp, pc}
    a184:	blcs	58da0 <fchmod@plt+0x57164>
    a188:	stmdavs	r3!, {r0, r3, r4, r5, r6, r7, fp, ip, lr, pc}^
    a18c:	stmiavs	r8!, {r1, r4, r5, r9, sl, lr}^
    a190:			; <UNDEFINED> instruction: 0xf7f72101
    a194:	stmdacs	r0, {r1, r2, r4, r7, sl, fp, sp, lr, pc}
    a198:	ldmdbmi	r5, {r0, r4, r5, r6, r7, r9, fp, ip, lr, pc}
    a19c:	ldmdami	r5, {r0, r2, r9, sp}
    a1a0:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
    a1a4:	bl	fe0c8188 <fchmod@plt+0xfe0c654c>
    a1a8:			; <UNDEFINED> instruction: 0xff96f7fa
    a1ac:			; <UNDEFINED> instruction: 0xf0004628
    a1b0:			; <UNDEFINED> instruction: 0x4628f873
    a1b4:			; <UNDEFINED> instruction: 0xf8acf000
    a1b8:			; <UNDEFINED> instruction: 0xf0004628
    a1bc:	strtmi	pc, [r8], -sp, ror #17
    a1c0:			; <UNDEFINED> instruction: 0xf942f000
    a1c4:	blx	ff8c81b4 <fchmod@plt+0xff8c6578>
    a1c8:	blx	ff5481ba <fchmod@plt+0xff54657e>
    a1cc:	ldrtmi	r4, [r8], -sl, lsl #22
    a1d0:			; <UNDEFINED> instruction: 0xf883447b
    a1d4:	pop	{r1, r2, r4, r7, lr}
    a1d8:			; <UNDEFINED> instruction: 0xf7f740f8
    a1dc:	svclt	0x0000bb1f
    a1e0:	andeq	r9, r5, r8, lsr #12
    a1e4:	andeq	r6, r0, r2, asr r1
    a1e8:	strdeq	r7, [r1], -r8
    a1ec:	andeq	r4, r0, r2, asr r9
    a1f0:	andeq	r6, r0, ip, lsl r1
    a1f4:	andeq	r5, r0, lr, lsl #10
    a1f8:	andeq	r9, r5, ip, lsr #11
    a1fc:			; <UNDEFINED> instruction: 0x4605b570
    a200:			; <UNDEFINED> instruction: 0x460e2010
    a204:	blx	ff0c81f8 <fchmod@plt+0xff0c65bc>
    a208:	strmi	r2, [r4], -r0, lsl #6
    a20c:	rscvs	r4, r3, r8, lsr #12
    a210:			; <UNDEFINED> instruction: 0xf7fb6026
    a214:	bmi	1c8d68 <fchmod@plt+0x1c712c>
    a218:	ldrbtmi	r4, [sl], #-1577	; 0xfffff9d7
    a21c:	stmdami	r5, {r5, r6, sp, lr}
    a220:			; <UNDEFINED> instruction: 0xf7fe4478
    a224:			; <UNDEFINED> instruction: 0x4603fc3d
    a228:	adcvs	r4, r3, r0, lsr #12
    a22c:	svclt	0x0000bd70
    a230:	andeq	r6, r0, r2, ror #1
    a234:	andeq	r6, r0, r4, ror #1
    a238:	ldrblt	r4, [r0, #-2322]!	; 0xfffff6ee
    a23c:			; <UNDEFINED> instruction: 0x46044479
    a240:			; <UNDEFINED> instruction: 0xf7f76880
    a244:	ldcmi	12, cr14, [r0, #-592]	; 0xfffffdb0
    a248:	rscvs	r4, r0, sp, ror r4
    a24c:			; <UNDEFINED> instruction: 0xf7f7b178
    a250:			; <UNDEFINED> instruction: 0xf44fec32
    a254:			; <UNDEFINED> instruction: 0xf7f771d2
    a258:	stmdami	ip, {r1, r4, r5, r6, r7, sl, fp, sp, lr, pc}
    a25c:	andcs	r6, r1, #14876672	; 0xe30000
    a260:	tsteq	r1, pc, rrx	; <UNPREDICTABLE>
    a264:	pop	{r3, r5, fp, ip, lr}
    a268:			; <UNDEFINED> instruction: 0xf7fb4070
    a26c:	stmdbmi	r8, {r0, r1, r2, r4, r7, fp, ip, sp, pc}
    a270:	stmdami	r8, {r0, r2, r9, sp}
    a274:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
    a278:	bl	64825c <fchmod@plt+0x646620>
    a27c:			; <UNDEFINED> instruction: 0xf7fa68a1
    a280:	svclt	0x0000ff2b
    a284:	ldrdeq	r6, [r0], -r0
    a288:	andeq	r7, r1, r4, lsr #23
    a28c:	ldrdeq	r0, [r0], -ip
    a290:	muleq	r0, ip, r0
    a294:	andeq	r5, r0, sl, lsr r4
    a298:			; <UNDEFINED> instruction: 0x4604b510
    a29c:			; <UNDEFINED> instruction: 0xf7f768c0
    a2a0:	ldmdblt	r0, {r2, r3, r6, r7, r9, fp, sp, lr, pc}^
    a2a4:			; <UNDEFINED> instruction: 0xf7f768e0
    a2a8:	ldmiblt	r0, {r1, r2, r3, r5, r7, r9, fp, sp, lr, pc}^
    a2ac:			; <UNDEFINED> instruction: 0xf7f768e0
    a2b0:			; <UNDEFINED> instruction: 0xf7f7ec02
    a2b4:	ldmdblt	r0, {r1, r7, r9, fp, sp, lr, pc}^
    a2b8:	stmdbmi	pc, {r4, r8, sl, fp, ip, sp, pc}	; <UNPREDICTABLE>
    a2bc:	stmdami	pc, {r0, r2, r9, sp}	; <UNPREDICTABLE>
    a2c0:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
    a2c4:	b	ffcc82a8 <fchmod@plt+0xffcc666c>
    a2c8:			; <UNDEFINED> instruction: 0xf7fa68a1
    a2cc:	stmdbmi	ip, {r0, r2, r8, r9, sl, fp, ip, sp, lr, pc}
    a2d0:	stmdami	ip, {r0, r2, r9, sp}
    a2d4:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
    a2d8:	b	ffa482bc <fchmod@plt+0xffa46680>
    a2dc:			; <UNDEFINED> instruction: 0xf7fa68a1
    a2e0:	stmdbmi	r9, {r0, r1, r3, r4, r5, r6, r7, r9, sl, fp, ip, sp, lr, pc}
    a2e4:	stmdami	r9, {r0, r2, r9, sp}
    a2e8:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
    a2ec:	b	ff7c82d0 <fchmod@plt+0xff7c6694>
    a2f0:			; <UNDEFINED> instruction: 0xf7fa68a1
    a2f4:	svclt	0x0000fef1
    a2f8:	andeq	r6, r0, r4, ror r0
    a2fc:	andeq	r5, r0, lr, ror #7
    a300:	andeq	r6, r0, r8, lsr #1
    a304:	ldrdeq	r5, [r0], -sl
    a308:	andeq	r6, r0, r0, ror r0
    a30c:	andeq	r5, r0, r6, asr #7
    a310:			; <UNDEFINED> instruction: 0x4604b510
    a314:			; <UNDEFINED> instruction: 0xf7fa2001
    a318:	stmiavs	r0!, {r0, r2, r5, r7, r8, sl, fp, ip, sp, lr, pc}^
    a31c:	bl	ff7c8300 <fchmod@plt+0xff7c66c4>
    a320:	vldrlt.16	s22, [r0, #-0]	; <UNPREDICTABLE>
    a324:	andcs	r4, r5, #4, 18	; 0x10000
    a328:	ldrbtmi	r4, [r9], #-2052	; 0xfffff7fc
    a32c:			; <UNDEFINED> instruction: 0xf7f74478
    a330:	stmiavs	r1!, {r1, r2, r3, r4, r5, r7, r9, fp, sp, lr, pc}
    a334:	mrc2	7, 6, pc, cr0, cr10, {7}
    a338:	andeq	r6, r0, r6, ror r0
    a33c:	andeq	r5, r0, r4, lsl #7
    a340:			; <UNDEFINED> instruction: 0x4604b510
    a344:			; <UNDEFINED> instruction: 0xf7f76880
    a348:	ldmiblt	r8, {r1, r4, r6, r7, r9, fp, sp, lr, pc}
    a34c:			; <UNDEFINED> instruction: 0xf7f76860
    a350:	smlawtlt	r0, lr, sl, lr
    a354:	bl	1d48338 <fchmod@plt+0x1d466fc>
    a358:	blcs	a436c <fchmod@plt+0xa2730>
    a35c:	ldfltd	f5, [r0, #-0]
    a360:	andcs	r4, r5, #147456	; 0x24000
    a364:	ldrbtmi	r4, [r9], #-2057	; 0xfffff7f7
    a368:			; <UNDEFINED> instruction: 0xf7f74478
    a36c:	stmdavs	r1!, {r5, r7, r9, fp, sp, lr, pc}^
    a370:	mrc2	7, 5, pc, cr2, cr10, {7}
    a374:	andcs	r4, r5, #98304	; 0x18000
    a378:	ldrbtmi	r4, [r9], #-2054	; 0xfffff7fa
    a37c:			; <UNDEFINED> instruction: 0xf7f74478
    a380:	stmiavs	r1!, {r1, r2, r4, r7, r9, fp, sp, lr, pc}
    a384:	mcr2	7, 5, pc, cr8, cr10, {7}	; <UNPREDICTABLE>
    a388:	andeq	r6, r0, lr, asr r0
    a38c:	andeq	r5, r0, r8, asr #6
    a390:	andeq	r6, r0, sl, asr #32
    a394:	andeq	r5, r0, r4, lsr r3
    a398:			; <UNDEFINED> instruction: 0x4604b538
    a39c:	ldrdcc	lr, [r0, -r0]
    a3a0:	strle	r0, [r4], #-2011	; 0xfffff825
    a3a4:			; <UNDEFINED> instruction: 0xf7f768a0
    a3a8:	ldmiblt	r0!, {r1, r2, r3, r5, r8, r9, fp, sp, lr, pc}^
    a3ac:	bmi	7b9894 <fchmod@plt+0x7b7c58>
    a3b0:	ldrbtmi	r4, [sl], #-2078	; 0xfffff7e2
    a3b4:			; <UNDEFINED> instruction: 0xf7fe4478
    a3b8:			; <UNDEFINED> instruction: 0x4605fb73
    a3bc:	b	fe5c83a0 <fchmod@plt+0xfe5c6764>
    a3c0:			; <UNDEFINED> instruction: 0xf7f7b120
    a3c4:	stmdavs	r3, {r1, r2, r3, r4, r5, r8, r9, fp, sp, lr, pc}
    a3c8:	tstle	r8, r2, lsl #22
    a3cc:	strtmi	r6, [r9], -r0, ror #16
    a3d0:	bl	19483b4 <fchmod@plt+0x1946778>
    a3d4:			; <UNDEFINED> instruction: 0xf7f7b120
    a3d8:	stmdavs	r3, {r2, r4, r5, r8, r9, fp, sp, lr, pc}
    a3dc:	tstle	r8, r2, lsl #22
    a3e0:			; <UNDEFINED> instruction: 0xf7f74628
    a3e4:	stmdavs	r1!, {r1, r2, r3, r4, r9, fp, sp, lr, pc}^
    a3e8:	ldmdbmi	r1, {r2, r3, r4, r6, r7, r8, r9, sl, sp, lr, pc}
    a3ec:	ldmdami	r1, {r0, r2, r9, sp}
    a3f0:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
    a3f4:	b	16c83d8 <fchmod@plt+0x16c679c>
    a3f8:			; <UNDEFINED> instruction: 0xf7fa6861
    a3fc:	stmdbmi	lr, {r0, r2, r3, r5, r6, r9, sl, fp, ip, sp, lr, pc}
    a400:	stmdami	lr, {r0, r2, r9, sp}
    a404:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
    a408:	b	14483ec <fchmod@plt+0x14467b0>
    a40c:			; <UNDEFINED> instruction: 0xf7fa4629
    a410:	stmdbmi	fp, {r0, r1, r5, r6, r9, sl, fp, ip, sp, lr, pc}
    a414:	stmdami	fp, {r0, r2, r9, sp}
    a418:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
    a41c:	b	11c8400 <fchmod@plt+0x11c67c4>
    a420:			; <UNDEFINED> instruction: 0xf7fa4629
    a424:	svclt	0x0000fe59
    a428:	andeq	r6, r0, sl, lsr #32
    a42c:	andeq	r5, r0, r0, asr pc
    a430:	andeq	r6, r0, ip, lsr r0
    a434:			; <UNDEFINED> instruction: 0x000052be
    a438:	andeq	r5, r0, r0, ror #31
    a43c:	andeq	r5, r0, sl, lsr #5
    a440:	strdeq	r5, [r0], -r0
    a444:	muleq	r0, r6, r2
    a448:			; <UNDEFINED> instruction: 0x4604b510
    a44c:			; <UNDEFINED> instruction: 0xf7f76880
    a450:	stmdavs	r0!, {r3, r5, r6, r7, r8, fp, sp, lr, pc}^
    a454:	stmib	r4!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    a458:	pop	{r5, r9, sl, lr}
    a45c:			; <UNDEFINED> instruction: 0xf7f74010
    a460:	svclt	0x0000b9dd
    a464:	stmdavs	ip, {r4, r8, sl, ip, sp, pc}
    a468:			; <UNDEFINED> instruction: 0xf7f76820
    a46c:	stmdavs	r0!, {r1, r6, r7, r8, r9, fp, sp, lr, pc}^
    a470:			; <UNDEFINED> instruction: 0x4010e8bd
    a474:	bllt	feec8458 <fchmod@plt+0xfeec681c>
    a478:			; <UNDEFINED> instruction: 0xf7f76808
    a47c:	svclt	0x0000bb2d
    a480:			; <UNDEFINED> instruction: 0xf7f76808
    a484:	svclt	0x0000bbc7
    a488:	ldmdavs	r8, {r0, r1, r3, fp, sp, lr}
    a48c:	bllt	febc8470 <fchmod@plt+0xfebc6834>
    a490:			; <UNDEFINED> instruction: 0xf7f76808
    a494:	svclt	0x0000ba29
    a498:	ldrlt	r4, [r0, #-2326]	; 0xfffff6ea
    a49c:			; <UNDEFINED> instruction: 0x46044479
    a4a0:	ldmib	r2, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    a4a4:	ldmdbmi	r4, {r3, r4, r5, r7, r8, ip, sp, pc}
    a4a8:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
    a4ac:	stmib	ip, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    a4b0:	ldmdbmi	r2, {r6, r8, fp, ip, sp, pc}
    a4b4:	blmi	492cc0 <fchmod@plt+0x491084>
    a4b8:	ldrbtmi	r4, [r9], #-1552	; 0xfffff9f0
    a4bc:	andvs	r4, sl, fp, ror r4
    a4c0:	ldclt	0, cr7, [r0, #-104]	; 0xffffff98
    a4c4:	andcs	r4, r0, #245760	; 0x3c000
    a4c8:	ldrmi	r4, [r0], -pc, lsl #22
    a4cc:	ldrbtmi	r4, [fp], #-1145	; 0xfffffb87
    a4d0:	andsvc	r6, sl, sl
    a4d4:	blmi	37991c <fchmod@plt+0x377ce0>
    a4d8:	andcs	r2, r2, #1
    a4dc:	andsvs	r4, sl, fp, ror r4
    a4e0:	bl	1b484c4 <fchmod@plt+0x1b46888>
    a4e4:	ldrbtmi	r4, [fp], #-2826	; 0xfffff4f6
    a4e8:	svclt	0x00183800
    a4ec:	andsvc	r2, r8, r1
    a4f0:	svclt	0x0000bd10
    a4f4:	andeq	r3, r0, ip, asr r9
    a4f8:	andeq	r5, r0, r2, lsr #31
    a4fc:	andeq	r7, r1, r6, ror #23
    a500:	andeq	r9, r5, r7, asr r3
    a504:	ldrdeq	r7, [r1], -r4
    a508:	andeq	r9, r5, r5, asr #6
    a50c:	andeq	r7, r1, r4, asr #23
    a510:	andeq	r9, r5, sp, lsr #6
    a514:	ldrlt	r4, [r0, #-2828]	; 0xfffff4f4
    a518:			; <UNDEFINED> instruction: 0x4604447b
    a51c:	movwcc	r6, #6171	; 0x181b
    a520:	blmi	2be544 <fchmod@plt+0x2bc908>
    a524:	ldmdavc	r8, {r0, r1, r3, r4, r5, r6, sl, lr}
    a528:			; <UNDEFINED> instruction: 0x4c09b908
    a52c:			; <UNDEFINED> instruction: 0x4620447c
    a530:	stmdami	r8, {r4, r8, sl, fp, ip, sp, pc}
    a534:			; <UNDEFINED> instruction: 0xf7f74478
    a538:	tstlt	r0, ip, lsr sl
    a53c:			; <UNDEFINED> instruction: 0xffacf7ff
    a540:	stmdami	r5, {r1, r4, r5, r6, r7, r8, r9, sl, sp, lr, pc}
    a544:			; <UNDEFINED> instruction: 0xe7f94478
    a548:	andeq	r7, r1, r8, lsl #23
    a54c:	andeq	r9, r5, pc, ror #5
    a550:	andeq	r3, r0, r8, ror #8
    a554:	andeq	r5, r0, r0, lsr #30
    a558:			; <UNDEFINED> instruction: 0x000038b4
    a55c:	ldrblt	r6, [r0, #-2058]!	; 0xfffff7f6
    a560:	ldmdavs	r6, {r1, r7, ip, sp, pc}^
    a564:	ldrbeq	fp, [fp, lr, lsr #6]
    a568:	strle	r4, [sl], #-1541	; 0xfffff9fb
    a56c:			; <UNDEFINED> instruction: 0xf7f74630
    a570:			; <UNDEFINED> instruction: 0x4631ea5c
    a574:	strtmi	r4, [r8], -r2, lsl #12
    a578:	pop	{r1, ip, sp, pc}
    a57c:			; <UNDEFINED> instruction: 0xf7fe4070
    a580:	strmi	fp, [ip], -r1, lsr #28
    a584:	andcs	r4, r9, #245760	; 0x3c000
    a588:			; <UNDEFINED> instruction: 0xf7fe4479
    a58c:	stmdavs	r3!, {r0, r1, r3, r4, r9, sl, fp, ip, sp, lr, pc}
    a590:			; <UNDEFINED> instruction: 0x46086859
    a594:			; <UNDEFINED> instruction: 0xf7f79101
    a598:	stmdbls	r1, {r3, r6, r9, fp, sp, lr, pc}
    a59c:	strtmi	r4, [r8], -r2, lsl #12
    a5a0:	mrc2	7, 0, pc, cr0, cr14, {7}
    a5a4:	tstcs	sl, r8, lsr #12
    a5a8:	pop	{r1, ip, sp, pc}
    a5ac:			; <UNDEFINED> instruction: 0xf7fe4070
    a5b0:	blmi	179b4c <fchmod@plt+0x177f10>
    a5b4:	bmi	152ab4 <fchmod@plt+0x150e78>
    a5b8:	ldrbtmi	r4, [fp], #-2053	; 0xfffff7fb
    a5bc:	ldrbtmi	r4, [r8], #-1146	; 0xfffffb86
    a5c0:	stc2	7, cr15, [r4], #1000	; 0x3e8
    a5c4:	andeq	r5, r0, r8, lsl #30
    a5c8:	andeq	r5, r0, r6, lsr #29
    a5cc:	andeq	r6, r0, ip, asr r2
    a5d0:			; <UNDEFINED> instruction: 0x00005eb6
    a5d4:			; <UNDEFINED> instruction: 0xf102b570
    a5d8:	strmi	r0, [r5], -ip, lsr #8
    a5dc:			; <UNDEFINED> instruction: 0x4620461e
    a5e0:			; <UNDEFINED> instruction: 0xff04f7fe
    a5e4:	ldrbeq	fp, [r3, r8, asr #3]!
    a5e8:	strtmi	sp, [r1], -r6, lsl #8
    a5ec:	andcs	r4, r1, #40, 12	; 0x2800000
    a5f0:	ldrhtmi	lr, [r0], #-141	; 0xffffff73
    a5f4:	ldmdalt	r4!, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    a5f8:	strtmi	r4, [r8], -r8, lsl #18
    a5fc:	ldrbtmi	r2, [r9], #-521	; 0xfffffdf7
    a600:	stc2l	7, cr15, [r0, #1016]!	; 0x3f8
    a604:	strtmi	r4, [r8], -r1, lsr #12
    a608:			; <UNDEFINED> instruction: 0xf7fd2201
    a60c:	strtmi	pc, [r8], -r9, lsr #16
    a610:	pop	{r1, r3, r8, sp}
    a614:			; <UNDEFINED> instruction: 0xf7fe4070
    a618:	ldcllt	13, cr11, [r0, #-196]!	; 0xffffff3c
    a61c:	muleq	r0, lr, lr
    a620:			; <UNDEFINED> instruction: 0x460cb5f8
    a624:	addsmi	r3, r1, #44, 2
    a628:	ldcllt	0, cr13, [r8]
    a62c:	streq	pc, [r0, -r4, lsl #2]!
    a630:	ldrmi	r4, [sp], -r6, lsl #12
    a634:			; <UNDEFINED> instruction: 0xf7fe4638
    a638:	stmdacs	r0, {r0, r3, r4, r6, r7, r9, sl, fp, ip, sp, lr, pc}
    a63c:	stmdbvs	r3!, {r0, r2, r4, r5, r6, r7, ip, lr, pc}
    a640:	blcs	124b0 <fchmod@plt+0x10874>
    a644:	bcs	7a2ac <fchmod@plt+0x78670>
    a648:	strbeq	sp, [fp, pc, ror #19]!
    a64c:	ldrtmi	sp, [r9], -r6, lsl #8
    a650:	andcs	r4, r1, #48, 12	; 0x3000000
    a654:	ldrhtmi	lr, [r8], #141	; 0x8d
    a658:	stmdalt	r2, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    a65c:	ldrtmi	r4, [r0], -r8, lsl #18
    a660:	ldrbtmi	r2, [r9], #-528	; 0xfffffdf0
    a664:	stc2	7, cr15, [lr, #1016]!	; 0x3f8
    a668:			; <UNDEFINED> instruction: 0x46304639
    a66c:			; <UNDEFINED> instruction: 0xf7fc2201
    a670:	shsub8mi	pc, r0, r7	; <UNPREDICTABLE>
    a674:	pop	{r1, r3, r8, sp}
    a678:			; <UNDEFINED> instruction: 0xf7fe40f8
    a67c:	svclt	0x0000bcff
    a680:	andeq	r5, r0, r6, asr #28
    a684:	svclt	0x00004770
    a688:	stmibvs	ip, {r3, r4, r5, r8, sl, ip, sp, pc}^
    a68c:	stmdavc	r2!, {r2, r3, r8, ip, sp, pc}
    a690:			; <UNDEFINED> instruction: 0xbd38b902
    a694:			; <UNDEFINED> instruction: 0x460507db
    a698:	strtmi	sp, [r0], -r9, lsl #8
    a69c:	stmib	r4, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    a6a0:	strmi	r4, [r2], -r1, lsr #12
    a6a4:	pop	{r3, r5, r9, sl, lr}
    a6a8:			; <UNDEFINED> instruction: 0xf7fe4038
    a6ac:	stmdbmi	r9, {r0, r1, r3, r7, r8, sl, fp, ip, sp, pc}
    a6b0:	ldrbtmi	r2, [r9], #-521	; 0xfffffdf7
    a6b4:	stc2	7, cr15, [r6, #1016]	; 0x3f8
    a6b8:			; <UNDEFINED> instruction: 0xf7f74620
    a6bc:			; <UNDEFINED> instruction: 0x4621e9b6
    a6c0:	strtmi	r4, [r8], -r2, lsl #12
    a6c4:	ldc2l	7, cr15, [lr, #-1016]!	; 0xfffffc08
    a6c8:	tstcs	sl, r8, lsr #12
    a6cc:	ldrhtmi	lr, [r8], -sp
    a6d0:	ldcllt	7, cr15, [r4], {254}	; 0xfe
    a6d4:	andeq	r5, r0, sl, lsl #28
    a6d8:	addlt	fp, r3, r0, lsr r5
    a6dc:	stmdbls	r6, {r2, r9, sl, lr}
    a6e0:	ldmdapl	r5, {r3, r8, fp, sp, lr}
    a6e4:	stmdavc	sl!, {r0, r2, r3, r8, ip, sp, pc}
    a6e8:	andlt	fp, r3, sl, lsl #18
    a6ec:			; <UNDEFINED> instruction: 0x07dbbd30
    a6f0:	strtmi	sp, [r8], -sl, lsl #8
    a6f4:	ldmib	r8, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    a6f8:	strmi	r4, [r2], -r9, lsr #12
    a6fc:	andlt	r4, r3, r0, lsr #12
    a700:	ldrhtmi	lr, [r0], -sp
    a704:	ldcllt	7, cr15, [lr, #-1016]	; 0xfffffc08
    a708:	strmi	r6, [r8], -r9, lsl #16
    a70c:			; <UNDEFINED> instruction: 0xf7f79101
    a710:	stmdbls	r1, {r2, r3, r7, r8, fp, sp, lr, pc}
    a714:	strtmi	r4, [r0], -r2, lsl #12
    a718:	ldc2l	7, cr15, [r4, #-1016]	; 0xfffffc08
    a71c:	andcs	r4, r2, #163840	; 0x28000
    a720:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
    a724:	stc2l	7, cr15, [lr, #-1016]	; 0xfffffc08
    a728:			; <UNDEFINED> instruction: 0xf7f74628
    a72c:			; <UNDEFINED> instruction: 0x4629e97e
    a730:	strtmi	r4, [r0], -r2, lsl #12
    a734:	stc2l	7, cr15, [r6, #-1016]	; 0xfffffc08
    a738:	tstcs	sl, r0, lsr #12
    a73c:	pop	{r0, r1, ip, sp, pc}
    a740:			; <UNDEFINED> instruction: 0xf7fe4030
    a744:	svclt	0x0000bc9b
    a748:	andeq	r2, r0, lr, asr #30
    a74c:			; <UNDEFINED> instruction: 0xf101b5f0
    a750:	addlt	r0, r3, ip, ror #8
    a754:	mcrls	2, 0, r4, cr8, cr4, {4}
    a758:	andlt	sp, r3, r1
    a75c:			; <UNDEFINED> instruction: 0xf8d1bdf0
    a760:	stccs	0, cr4, [r0], {176}	; 0xb0
    a764:	ldmdbvs	r2!, {r0, r3, r4, r5, r6, r7, ip, lr, pc}
    a768:	bcs	209f8 <fchmod@plt+0x1edbc>
    a76c:			; <UNDEFINED> instruction: 0xf013d0f5
    a770:	strmi	r0, [r5], -r1, lsl #14
    a774:			; <UNDEFINED> instruction: 0x2120d11a
    a778:			; <UNDEFINED> instruction: 0xf7fe4628
    a77c:	ldmdbvs	r3!, {r0, r1, r2, r3, r4, r5, r6, sl, fp, ip, sp, lr, pc}
    a780:	strmi	r5, [r8], -r1, ror #17
    a784:			; <UNDEFINED> instruction: 0xf7f79101
    a788:	stmdbls	r1, {r4, r6, r8, fp, sp, lr, pc}
    a78c:	strtmi	r4, [r8], -r2, lsl #12
    a790:	ldc2	7, cr15, [r8, #-1016]	; 0xfffffc08
    a794:	stccs	8, cr6, [r0], {36}	; 0x24
    a798:	svccs	0x0000d1ed
    a79c:			; <UNDEFINED> instruction: 0x4628d0dd
    a7a0:	andlt	r2, r3, sl, lsl #2
    a7a4:	ldrhtmi	lr, [r0], #141	; 0x8d
    a7a8:	stcllt	7, cr15, [r8], #-1016	; 0xfffffc08
    a7ac:			; <UNDEFINED> instruction: 0x46086831
    a7b0:			; <UNDEFINED> instruction: 0xf7f79101
    a7b4:	stmdbls	r1, {r1, r3, r4, r5, r8, fp, sp, lr, pc}
    a7b8:	strtmi	r4, [r8], -r2, lsl #12
    a7bc:	stc2	7, cr15, [r2, #-1016]	; 0xfffffc08
    a7c0:			; <UNDEFINED> instruction: 0x4628213a
    a7c4:	mrrc2	7, 15, pc, sl, cr14	; <UNPREDICTABLE>
    a7c8:	svclt	0x0000e7d5
    a7cc:	addlt	fp, r3, r0, lsr r5
    a7d0:	stmdbls	r6, {r0, r1, r3, r4, r6, r7, r8, r9, sl}
    a7d4:	vldrpl.16	s13, [r2, #-26]	; 0xffffffe6	; <UNPREDICTABLE>
    a7d8:	cmnlt	r2, #125829120	; 0x7800000
    a7dc:	strmi	r6, [r4], -r9, lsl #16
    a7e0:	tstls	r1, r8, lsl #12
    a7e4:	stmdb	r0!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    a7e8:	strmi	r9, [r2], -r1, lsl #18
    a7ec:			; <UNDEFINED> instruction: 0xf7fe4620
    a7f0:	ldmdbmi	r3, {r0, r3, r5, r6, r7, sl, fp, ip, sp, lr, pc}
    a7f4:	andcs	r4, r2, #32, 12	; 0x2000000
    a7f8:			; <UNDEFINED> instruction: 0xf7fe4479
    a7fc:	ldmdbmi	r1, {r0, r1, r5, r6, r7, sl, fp, ip, sp, lr, pc}
    a800:	andcs	r4, r3, #32, 12	; 0x2000000
    a804:			; <UNDEFINED> instruction: 0xf7fe4479
    a808:			; <UNDEFINED> instruction: 0x4620fcdd
    a80c:	andlt	r2, r3, sl, lsl #2
    a810:	ldrhtmi	lr, [r0], -sp
    a814:	ldclt	7, cr15, [r2], #-1016	; 0xfffffc08
    a818:	stmdbmi	fp, {r1, r3, r4, r5, r8, ip, sp, pc}
    a81c:	ldrbtmi	r2, [r9], #-515	; 0xfffffdfd
    a820:	pop	{r0, r1, ip, sp, pc}
    a824:			; <UNDEFINED> instruction: 0xf7fe4030
    a828:	stmdbmi	r8, {r0, r2, r3, r6, r7, sl, fp, ip, sp, pc}
    a82c:	ldrbtmi	r2, [r9], #-514	; 0xfffffdfe
    a830:	pop	{r0, r1, ip, sp, pc}
    a834:			; <UNDEFINED> instruction: 0xf7fe4030
    a838:	andlt	fp, r3, r5, asr #25
    a83c:	svclt	0x0000bd30
    a840:	andeq	r2, r0, r8, ror lr
    a844:	andeq	r5, r0, r4, ror #14
    a848:	andeq	r5, r0, sl, asr #14
    a84c:	andeq	r5, r0, r6, lsr #14
    a850:	addlt	fp, r2, r0, ror r5
    a854:	stcmi	6, cr4, [r1, #-16]!
    a858:	ldrbeq	r9, [fp, r6, lsl #18]
    a85c:	stmdbvs	r8, {r0, r2, r3, r4, r5, r6, sl, lr}
    a860:	strle	r5, [r7, #-2070]!	; 0xfffff7ea
    a864:	eorsle	r2, r7, r0, lsl #28
    a868:	strmi	r6, [r8], -r9, lsl #16
    a86c:			; <UNDEFINED> instruction: 0xf7f79101
    a870:	stmdbls	r1, {r2, r3, r4, r6, r7, fp, sp, lr, pc}
    a874:	strtmi	r4, [r0], -r2, lsl #12
    a878:	stc2	7, cr15, [r4], #1016	; 0x3f8
    a87c:	andcs	r4, r2, #24, 18	; 0x60000
    a880:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
    a884:	ldc2	7, cr15, [lr], {254}	; 0xfe
    a888:	blx	d34c2 <fchmod@plt+0xd1886>
    a88c:	blmi	5880ac <fchmod@plt+0x586470>
    a890:	ldmibpl	r9, {r0, r1, r3, r5, r6, r7, fp, ip, lr}
    a894:	tstls	r1, r8, lsl #12
    a898:	stmia	r6, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    a89c:	strmi	r9, [r2], -r1, lsl #18
    a8a0:			; <UNDEFINED> instruction: 0xf7fe4620
    a8a4:	strtmi	pc, [r0], -pc, lsl #25
    a8a8:	andlt	r2, r2, sl, lsl #2
    a8ac:	ldrhtmi	lr, [r0], #-141	; 0xffffff73
    a8b0:	bllt	ff9488b0 <fchmod@plt+0xff946c74>
    a8b4:	bmi	2d34ec <fchmod@plt+0x2d18b0>
    a8b8:			; <UNDEFINED> instruction: 0xf606fb03
    a8bc:	ldmibpl	r9, {r0, r1, r3, r5, r7, fp, ip, lr}
    a8c0:	tstls	r1, r8, lsl #12
    a8c4:	ldm	r0!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    a8c8:	strmi	r9, [r2], -r1, lsl #18
    a8cc:	andlt	r4, r2, r0, lsr #12
    a8d0:	ldrhtmi	lr, [r0], #-141	; 0xffffff73
    a8d4:	ldcllt	7, cr15, [r6], #-1016	; 0xfffffc08
    a8d8:	ldcllt	0, cr11, [r0, #-8]!
    a8dc:	muleq	r1, r0, r5
    a8e0:	andeq	r2, r0, lr, ror #27
    a8e4:	andeq	r0, r0, r8, ror #3
    a8e8:			; <UNDEFINED> instruction: 0x4614b530
    a8ec:	ldrdlt	r6, [r3], r2
    a8f0:	stmdals	r6, {r0, r2, r9, sl, lr}
    a8f4:	ldmvs	r1, {r1, r3, r7, r8, ip, sp, pc}
    a8f8:	stmdble	lr, {r0, r8, fp, sp}
    a8fc:	strle	r0, [lr], #-2011	; 0xfffff825
    a900:			; <UNDEFINED> instruction: 0x46086851
    a904:			; <UNDEFINED> instruction: 0xf7f79101
    a908:	stmdbls	r1, {r4, r7, fp, sp, lr, pc}
    a90c:	strtmi	r4, [r8], -r2, lsl #12
    a910:	pop	{r0, r1, ip, sp, pc}
    a914:			; <UNDEFINED> instruction: 0xf7fe4030
    a918:	andlt	fp, r3, r5, asr ip
    a91c:	stmdavs	r1, {r4, r5, r8, sl, fp, ip, sp, pc}
    a920:	tstls	r1, r8, lsl #12
    a924:	stm	r0, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    a928:	strmi	r9, [r2], -r1, lsl #18
    a92c:			; <UNDEFINED> instruction: 0xf7fe4628
    a930:	stmdbmi	ip, {r0, r3, r6, sl, fp, ip, sp, lr, pc}
    a934:	strtmi	r2, [r8], -r2, lsl #4
    a938:			; <UNDEFINED> instruction: 0xf7fe4479
    a93c:	stmiavs	r3!, {r0, r1, r6, sl, fp, ip, sp, lr, pc}^
    a940:			; <UNDEFINED> instruction: 0x46086859
    a944:			; <UNDEFINED> instruction: 0xf7f79101
    a948:	stmdbls	r1, {r4, r5, r6, fp, sp, lr, pc}
    a94c:	strtmi	r4, [r8], -r2, lsl #12
    a950:	ldc2	7, cr15, [r8], #-1016	; 0xfffffc08
    a954:	tstcs	sl, r8, lsr #12
    a958:	pop	{r0, r1, ip, sp, pc}
    a95c:			; <UNDEFINED> instruction: 0xf7fe4030
    a960:	svclt	0x0000bb8d
    a964:	andeq	r2, r0, r8, lsr sp
    a968:			; <UNDEFINED> instruction: 0x460cb530
    a96c:	addlt	r6, r5, r9, asr #18
    a970:	eorsle	r2, r0, r6, lsl #18
    a974:			; <UNDEFINED> instruction: 0x07dbdc31
    a978:	ldrle	r4, [r1], #-1541	; 0xfffff9fb
    a97c:			; <UNDEFINED> instruction: 0xf7fd4620
    a980:			; <UNDEFINED> instruction: 0x4601fdf1
    a984:	tstls	r3, r0, lsr #12
    a988:	stc2l	7, cr15, [ip, #1012]!	; 0x3f4
    a98c:	stmda	ip, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    a990:	strmi	r9, [r2], -r3, lsl #18
    a994:	andlt	r4, r5, r8, lsr #12
    a998:	ldrhtmi	lr, [r0], -sp
    a99c:	ldclt	7, cr15, [r2], {254}	; 0xfe
    a9a0:	andcs	r4, sl, #376832	; 0x5c000
    a9a4:			; <UNDEFINED> instruction: 0xf7fe4479
    a9a8:	strtmi	pc, [r0], -sp, lsl #24
    a9ac:	ldc2l	7, cr15, [sl, #1012]	; 0x3f4
    a9b0:	strtmi	r4, [r0], -r1, lsl #12
    a9b4:			; <UNDEFINED> instruction: 0xf7fd9103
    a9b8:			; <UNDEFINED> instruction: 0xf7f7fdd5
    a9bc:	stmdbls	r3, {r1, r2, r4, r5, fp, sp, lr, pc}
    a9c0:	strtmi	r4, [r8], -r2, lsl #12
    a9c4:	blx	fffc89c6 <fchmod@plt+0xfffc6d8a>
    a9c8:	tstcs	sl, r8, lsr #12
    a9cc:	pop	{r0, r2, ip, sp, pc}
    a9d0:			; <UNDEFINED> instruction: 0xf7fe4030
    a9d4:	andlt	fp, r5, r3, asr fp
    a9d8:			; <UNDEFINED> instruction: 0x4611bd30
    a9dc:	andcs	r4, r3, #32, 12	; 0x2000000
    a9e0:	ldc2	7, cr15, [r4, #-1012]	; 0xfffffc0c
    a9e4:	blmi	1e4f74 <fchmod@plt+0x1e3338>
    a9e8:	ldrbtmi	r2, [fp], #-494	; 0xfffffe12
    a9ec:	andeq	lr, r0, #3358720	; 0x334000
    a9f0:	andeq	pc, r8, #-1073741824	; 0xc0000000
    a9f4:	blmi	15ca0c <fchmod@plt+0x15add0>
    a9f8:	ldrbtmi	r4, [fp], #-1144	; 0xfffffb88
    a9fc:	blx	fe1c89ec <fchmod@plt+0xfe1c6db0>
    aa00:	andeq	r5, r0, ip, asr #22
    aa04:	andeq	r5, r0, lr, lsr #28
    aa08:	andeq	r5, r0, ip, ror sl
    aa0c:	andeq	r5, r0, lr, asr #21
    aa10:			; <UNDEFINED> instruction: 0xf101b570
    aa14:	adcsmi	r0, r2, #44, 12	; 0x2c00000
    aa18:	andle	fp, r1, r4, lsl #1
    aa1c:	ldcllt	0, cr11, [r0, #-16]!
    aa20:	stmvs	r9, {r2, r3, r9, sl, lr}
    aa24:	vmla.i8	d2, d0, d4
    aa28:	stmiavs	r1!, {r2, r3, r8, pc}^
    aa2c:	vmla.i8	d2, d0, d1
    aa30:			; <UNDEFINED> instruction: 0x4605811c
    aa34:	stmdacs	r7, {r5, r8, fp, sp, lr}
    aa38:	mrshi	pc, (UNDEF: 99)	; <UNPREDICTABLE>
    aa3c:			; <UNDEFINED> instruction: 0xf000e8df
    aa40:	streq	r4, [r4], #-1092	; 0xfffffbbc
    aa44:	orrvs	sl, r2, #4, 4	; 0x40000000
    aa48:	ldrdne	pc, [r0], #132	; 0x84
    aa4c:			; <UNDEFINED> instruction: 0xf0402900
    aa50:	ldrbeq	r8, [fp, r0, lsr #2]
    aa54:	adcshi	pc, r3, r0, lsl #2
    aa58:			; <UNDEFINED> instruction: 0xf7fd4620
    aa5c:			; <UNDEFINED> instruction: 0x4601fd59
    aa60:	tstls	r3, r0, lsr #12
    aa64:	ldc2l	7, cr15, [r4, #-1012]	; 0xfffffc0c
    aa68:	svc	0x00def7f6
    aa6c:	strmi	r9, [r2], -r3, lsl #18
    aa70:			; <UNDEFINED> instruction: 0xf7fe4628
    aa74:	msrcs	LR_irq, r7
    aa78:			; <UNDEFINED> instruction: 0xf7fe4628
    aa7c:			; <UNDEFINED> instruction: 0x4620faff
    aa80:	ldc2l	7, cr15, [r4, #-1012]	; 0xfffffc0c
    aa84:	strtmi	r4, [r0], -r1, lsl #12
    aa88:			; <UNDEFINED> instruction: 0xf7fd9103
    aa8c:			; <UNDEFINED> instruction: 0xf7f6fd4f
    aa90:	stmdbls	r3, {r2, r3, r6, r7, r8, r9, sl, fp, sp, lr, pc}
    aa94:	strtmi	r4, [r8], -r2, lsl #12
    aa98:	blx	fe548a9a <fchmod@plt+0xfe546e5e>
    aa9c:	strtmi	r2, [r8], -r0, lsr #2
    aaa0:	blx	ffb48aa0 <fchmod@plt+0xffb46e64>
    aaa4:			; <UNDEFINED> instruction: 0xf7fd4620
    aaa8:	strmi	pc, [r1], -pc, asr #26
    aaac:	tstls	r3, r0, lsr #12
    aab0:	stc2l	7, cr15, [sl, #-1012]	; 0xfffffc0c
    aab4:	svc	0x00b8f7f6
    aab8:	strmi	r9, [r2], -r3, lsl #18
    aabc:	andlt	r4, r4, r8, lsr #12
    aac0:	ldrhtmi	lr, [r0], #-141	; 0xffffff73
    aac4:	bllt	1fc8ac4 <fchmod@plt+0x1fc6e88>
    aac8:	ldrdne	pc, [r0], #132	; 0x84
    aacc:			; <UNDEFINED> instruction: 0xf8d4b919
    aad0:	stmdbcs	r0, {r2, r4, r5, r7, ip}
    aad4:			; <UNDEFINED> instruction: 0x4611d0bd
    aad8:	andcs	r4, r3, #32, 12	; 0x2000000
    aadc:	ldc2	7, cr15, [r6], {253}	; 0xfd
    aae0:	strtmi	r4, [r0], -r3, lsl #12
    aae4:			; <UNDEFINED> instruction: 0xf7fd461c
    aae8:	blmi	1f49fac <fchmod@plt+0x1f48370>
    aaec:	tstne	fp, r0, asr #4	; <UNPREDICTABLE>
    aaf0:			; <UNDEFINED> instruction: 0xf103447b
    aaf4:	blmi	1e8b34c <fchmod@plt+0x1e89710>
    aaf8:	stmib	sp, {r0, r1, r3, r4, r5, r6, sl, lr}^
    aafc:	ldmdami	r9!, {lr}^
    ab00:			; <UNDEFINED> instruction: 0xf7fa4478
    ab04:			; <UNDEFINED> instruction: 0xf8d4fa03
    ab08:	ldmdblt	r9, {r6, r7, ip}
    ab0c:	ldrsbtne	pc, [r4], r4	; <UNPREDICTABLE>
    ab10:	addsle	r2, lr, r0, lsl #18
    ab14:			; <UNDEFINED> instruction: 0x46204611
    ab18:			; <UNDEFINED> instruction: 0xf7fd2203
    ab1c:			; <UNDEFINED> instruction: 0x4603fc77
    ab20:	ldrmi	r4, [ip], -r0, lsr #12
    ab24:	ldc2	7, cr15, [r0, #-1012]	; 0xfffffc0c
    ab28:	vqdmulh.s<illegal width 8>	q10, q0, <illegal reg q15.5>
    ab2c:	ldrbtmi	r1, [fp], #-289	; 0xfffffedf
    ab30:	andseq	pc, r4, #-1073741824	; 0xc0000000
    ab34:	ldrbtmi	r4, [fp], #-2925	; 0xfffff493
    ab38:	andmi	lr, r0, sp, asr #19
    ab3c:	ldrbtmi	r4, [r8], #-2156	; 0xfffff794
    ab40:			; <UNDEFINED> instruction: 0xf9e4f7fa
    ab44:	ldrdne	pc, [r0], #132	; 0x84
    ab48:			; <UNDEFINED> instruction: 0xf8d4b121
    ab4c:	stmdbcs	r0, {r2, r4, r5, r7, ip}
    ab50:	svcge	0x007ff43f
    ab54:			; <UNDEFINED> instruction: 0x46204611
    ab58:			; <UNDEFINED> instruction: 0xf7fd2203
    ab5c:			; <UNDEFINED> instruction: 0x4603fc57
    ab60:	ldrmi	r4, [ip], -r0, lsr #12
    ab64:	ldc2l	7, cr15, [r0], #1012	; 0x3f4
    ab68:			; <UNDEFINED> instruction: 0xf44f4b62
    ab6c:	ldrbtmi	r7, [fp], #-398	; 0xfffffe72
    ab70:	andseq	pc, r4, #-1073741824	; 0xc0000000
    ab74:	ldrbtmi	r4, [fp], #-2912	; 0xfffff4a0
    ab78:	andmi	lr, r0, sp, asr #19
    ab7c:	ldrbtmi	r4, [r8], #-2143	; 0xfffff7a1
    ab80:			; <UNDEFINED> instruction: 0xf9c4f7fa
    ab84:	ldrsbtne	pc, [r4], r4	; <UNPREDICTABLE>
    ab88:			; <UNDEFINED> instruction: 0xf47f2900
    ab8c:	ldrmi	sl, [r1], -r2, ror #30
    ab90:	andcs	r4, r3, #32, 12	; 0x2000000
    ab94:	ldc2	7, cr15, [sl], #-1012	; 0xfffffc0c
    ab98:	strtmi	r4, [r0], -r3, lsl #12
    ab9c:			; <UNDEFINED> instruction: 0xf7fd461c
    aba0:	blmi	1609ef4 <fchmod@plt+0x16082b8>
    aba4:	tstne	r7, r0, asr #4	; <UNPREDICTABLE>
    aba8:			; <UNDEFINED> instruction: 0xf103447b
    abac:	blmi	154b404 <fchmod@plt+0x15497c8>
    abb0:	stmib	sp, {r0, r1, r3, r4, r5, r6, sl, lr}^
    abb4:	ldmdami	r4, {lr}^
    abb8:			; <UNDEFINED> instruction: 0xf7fa4478
    abbc:	ldmdbmi	r3, {r0, r1, r2, r5, r7, r8, fp, ip, sp, lr, pc}^
    abc0:	strtmi	r2, [r8], -r8, lsl #4
    abc4:			; <UNDEFINED> instruction: 0xf7fe4479
    abc8:			; <UNDEFINED> instruction: 0x4620fafd
    abcc:	stc2	7, cr15, [r0], #1012	; 0x3f4
    abd0:	strtmi	r4, [r0], -r1, lsl #12
    abd4:			; <UNDEFINED> instruction: 0xf7fd9103
    abd8:			; <UNDEFINED> instruction: 0xf7f6fc9b
    abdc:	stmdbls	r3, {r1, r2, r5, r8, r9, sl, fp, sp, lr, pc}
    abe0:	strtmi	r4, [r8], -r2, lsl #12
    abe4:	blx	ffbc8be4 <fchmod@plt+0xffbc6fa8>
    abe8:	strtmi	r2, [r8], -r0, lsr #2
    abec:	blx	11c8bec <fchmod@plt+0x11c6fb0>
    abf0:			; <UNDEFINED> instruction: 0xf7fd4620
    abf4:			; <UNDEFINED> instruction: 0x4601fc9b
    abf8:	tstls	r3, r0, lsr #12
    abfc:	ldc2	7, cr15, [r6], {253}	; 0xfd
    ac00:	svc	0x0012f7f6
    ac04:	strmi	r9, [r2], -r3, lsl #18
    ac08:			; <UNDEFINED> instruction: 0xf7fe4628
    ac0c:	ldrdcs	pc, [r0, -fp]!
    ac10:			; <UNDEFINED> instruction: 0xf7fe4628
    ac14:			; <UNDEFINED> instruction: 0x4620fa33
    ac18:	ldc2	7, cr15, [r6], {253}	; 0xfd
    ac1c:	strtmi	r4, [r0], -r1, lsl #12
    ac20:			; <UNDEFINED> instruction: 0xf7fd9103
    ac24:			; <UNDEFINED> instruction: 0xf7f6fc91
    ac28:	stmdbls	r3, {r8, r9, sl, fp, sp, lr, pc}
    ac2c:	strtmi	r4, [r8], -r2, lsl #12
    ac30:	blx	ff248c30 <fchmod@plt+0xff246ff4>
    ac34:	tstcs	sl, r8, lsr #12
    ac38:	pop	{r2, ip, sp, pc}
    ac3c:			; <UNDEFINED> instruction: 0xf7fe4070
    ac40:			; <UNDEFINED> instruction: 0x4611ba1d
    ac44:	andcs	r4, r3, #32, 12	; 0x2000000
    ac48:	blx	ff848c46 <fchmod@plt+0xff84700a>
    ac4c:	blmi	c24edc <fchmod@plt+0xc232a0>
    ac50:	tstne	r1, r0, asr #4	; <UNPREDICTABLE>
    ac54:	stmib	sp, {r0, r1, r3, r4, r5, r6, sl, lr}^
    ac58:			; <UNDEFINED> instruction: 0xf1030200
    ac5c:	stmdami	sp!, {r2, r4, r9}
    ac60:	ldrbtmi	r4, [r8], #-2861	; 0xfffff4d3
    ac64:			; <UNDEFINED> instruction: 0xf7fa447b
    ac68:			; <UNDEFINED> instruction: 0x4611f951
    ac6c:	andcs	r4, r3, #32, 12	; 0x2000000
    ac70:	blx	ff348c6e <fchmod@plt+0xff347032>
    ac74:	blmi	a65004 <fchmod@plt+0xa633c8>
    ac78:	orrvc	pc, r2, pc, asr #8
    ac7c:	stmib	sp, {r0, r1, r3, r4, r5, r6, sl, lr}^
    ac80:			; <UNDEFINED> instruction: 0xf1030200
    ac84:	stmdami	r6!, {r2, r4, r9}
    ac88:	ldrbtmi	r4, [r8], #-2854	; 0xfffff4da
    ac8c:			; <UNDEFINED> instruction: 0xf7fa447b
    ac90:			; <UNDEFINED> instruction: 0x4611f93d
    ac94:	andcs	r4, r3, #32, 12	; 0x2000000
    ac98:	blx	fee48c96 <fchmod@plt+0xfee4705a>
    ac9c:	strtmi	r4, [r0], -r3, lsl #12
    aca0:			; <UNDEFINED> instruction: 0xf7fd461c
    aca4:	blmi	849df0 <fchmod@plt+0x8481b4>
    aca8:	orrvc	pc, r9, pc, asr #8
    acac:			; <UNDEFINED> instruction: 0xf103447b
    acb0:	blmi	78b508 <fchmod@plt+0x7898cc>
    acb4:	stmib	sp, {r0, r1, r3, r4, r5, r6, sl, lr}^
    acb8:	ldmdami	sp, {lr}
    acbc:			; <UNDEFINED> instruction: 0xf7fa4478
    acc0:	bmi	74915c <fchmod@plt+0x747520>
    acc4:	msrne	SP_usr, r0
    acc8:	andls	r4, r0, fp, lsl fp
    accc:	ldmdami	fp, {r1, r3, r4, r5, r6, sl, lr}
    acd0:	ldrbtmi	r3, [fp], #-532	; 0xfffffdec
    acd4:			; <UNDEFINED> instruction: 0xf7fa4478
    acd8:	svclt	0x0000f919
    acdc:	andeq	r5, r0, r8, lsr #26
    ace0:	andeq	r5, r0, r4, asr sl
    ace4:	andeq	r5, r0, r4, ror r9
    ace8:	andeq	r5, r0, sl, ror #25
    acec:	andeq	r5, r0, r6, lsl sl
    acf0:	andeq	r5, r0, r6, lsr r9
    acf4:	andeq	r5, r0, sl, lsr #25
    acf8:	andeq	r5, r0, lr, ror #20
    acfc:	strdeq	r5, [r0], -r6
    ad00:	andeq	r5, r0, r0, ror ip
    ad04:	andeq	r5, r0, r4, lsl #20
    ad08:			; <UNDEFINED> instruction: 0x000058bc
    ad0c:	andeq	r5, r0, r8, ror sl
    ad10:	andeq	r5, r0, r4, asr #23
    ad14:	andeq	r5, r0, r2, lsl r8
    ad18:	muleq	r0, r8, r8
    ad1c:	muleq	r0, ip, fp
    ad20:	andeq	r5, r0, sl, ror #15
    ad24:	muleq	r0, r8, r8
    ad28:	andeq	r5, r0, ip, ror #22
    ad2c:	ldrdeq	r5, [r0], -r0
    ad30:			; <UNDEFINED> instruction: 0x000057b8
    ad34:	andeq	r5, r0, ip, asr #22
    ad38:	andeq	r5, r0, lr, asr #18
    ad3c:	andeq	r5, r0, r0, lsr #15
    ad40:	mvnsmi	lr, #737280	; 0xb4000
    ad44:	stmvs	ip, {r0, r2, r7, ip, sp, pc}
    ad48:	rsbsle	r2, r0, r0, lsl #24
    ad4c:	strmi	r4, [lr], -r5, asr #30
    ad50:			; <UNDEFINED> instruction: 0x9114f8df
    ad54:	stmdbmi	r5, {r0, r2, r9, sl, lr}^
    ad58:			; <UNDEFINED> instruction: 0xf8df447f
    ad5c:	ldrbtmi	r8, [r9], #276	; 0x114
    ad60:	ldrbtmi	r4, [r8], #1145	; 0x479
    ad64:	bvs	1902d84 <fchmod@plt+0x1901148>
    ad68:	stmiavs	r4!, {r0, r1, r4, r5, r8, r9, fp, ip, sp, pc}
    ad6c:	ldrbtmi	r4, [r9], #-2369	; 0xfffff6bf
    ad70:	subsle	r2, ip, r0, lsl #24
    ad74:	adcsmi	r6, r3, #2293760	; 0x230000
    ad78:			; <UNDEFINED> instruction: 0x4608d15c
    ad7c:			; <UNDEFINED> instruction: 0xf7f69103
    ad80:	stmdbls	r3, {r2, r4, r6, r9, sl, fp, sp, lr, pc}
    ad84:	strtmi	r4, [r8], -r2, lsl #12
    ad88:	blx	748d88 <fchmod@plt+0x74714c>
    ad8c:	ldmdavs	r9, {r0, r1, r5, r6, fp, sp, lr}^
    ad90:	tstls	r3, r8, lsl #12
    ad94:	mcr	7, 2, pc, cr8, cr6, {7}	; <UNPREDICTABLE>
    ad98:	strmi	r9, [r2], -r3, lsl #18
    ad9c:			; <UNDEFINED> instruction: 0xf7fe4628
    ada0:			; <UNDEFINED> instruction: 0xf894fa11
    ada4:	blcs	16e4c <fchmod@plt+0x15210>
    ada8:	stmdbvs	r1!, {r0, r2, r3, r4, r6, r7, r8, ip, lr, pc}^
    adac:			; <UNDEFINED> instruction: 0xf7ff4628
    adb0:	bvs	19091ac <fchmod@plt+0x1907570>
    adb4:	sbcsle	r2, r8, r0, lsl #22
    adb8:	ldrtmi	r2, [r9], -r2, lsl #4
    adbc:			; <UNDEFINED> instruction: 0xf7fe4628
    adc0:	bvs	18c95cc <fchmod@plt+0x18c7990>
    adc4:	blcs	112718 <fchmod@plt+0x110adc>
    adc8:	ldm	pc, {r0, r1, r2, r3, r4, r5, fp, ip, lr, pc}^	; <UNPREDICTABLE>
    adcc:	strcs	pc, [fp, #-3]!
    add0:	andeq	r1, r3, lr, lsl r8
    add4:	andcs	r4, r2, #40, 18	; 0xa0000
    add8:	ldrbtmi	r4, [r9], #-1576	; 0xfffff9d8
    addc:			; <UNDEFINED> instruction: 0xf9f2f7fe
    ade0:			; <UNDEFINED> instruction: 0x21204628
    ade4:			; <UNDEFINED> instruction: 0xf94af7fe
    ade8:	tsteq	r8, r4, lsl #2	; <UNPREDICTABLE>
    adec:	andcs	r4, r1, #40, 12	; 0x2800000
    adf0:	ldc2	7, cr15, [r6], #-1008	; 0xfffffc10
    adf4:	strtmi	r2, [r8], -r9, lsr #2
    adf8:			; <UNDEFINED> instruction: 0xf940f7fe
    adfc:	andcs	lr, r2, #47448064	; 0x2d40000
    ae00:	strtmi	r4, [r8], -r1, asr #12
    ae04:			; <UNDEFINED> instruction: 0xf9def7fe
    ae08:	ldmdbmi	ip, {r1, r3, r5, r6, r7, r8, r9, sl, sp, lr, pc}
    ae0c:	strtmi	r2, [r8], -r2, lsl #4
    ae10:			; <UNDEFINED> instruction: 0xf7fe4479
    ae14:	ubfx	pc, r7, #19, #4
    ae18:	strbmi	r2, [r9], -r2, lsl #4
    ae1c:			; <UNDEFINED> instruction: 0xf7fe4628
    ae20:			; <UNDEFINED> instruction: 0xe7ddf9d1
    ae24:			; <UNDEFINED> instruction: 0x4628213d
    ae28:			; <UNDEFINED> instruction: 0xf928f7fe
    ae2c:	ldrdlt	lr, [r5], -r8
    ae30:	mvnshi	lr, #12386304	; 0xbd0000
    ae34:	vst1.8	{d20-d21}, [pc :64], r2
    ae38:	blmi	4a74b4 <fchmod@plt+0x4a5878>
    ae3c:	ldrbtmi	r4, [sl], #-2066	; 0xfffff7ee
    ae40:	eorcc	r4, r0, #2063597568	; 0x7b000000
    ae44:			; <UNDEFINED> instruction: 0xf7fa4478
    ae48:	blmi	448fd4 <fchmod@plt+0x447398>
    ae4c:			; <UNDEFINED> instruction: 0x71aaf44f
    ae50:	ldrbtmi	r4, [fp], #-2063	; 0xfffff7f1
    ae54:	ldrbtmi	r9, [r8], #-512	; 0xfffffe00
    ae58:	blmi	39c6c8 <fchmod@plt+0x39aa8c>
    ae5c:	ldrbtmi	r3, [fp], #-544	; 0xfffffde0
    ae60:			; <UNDEFINED> instruction: 0xf854f7fa
    ae64:	andeq	r5, r0, ip, lsl r9
    ae68:	andeq	r5, r0, r6, lsr #18
    ae6c:	andeq	r2, r0, r4, lsr ip
    ae70:	andeq	r5, r0, lr, lsl r9
    ae74:	andeq	r5, r0, sl, lsl r9
    ae78:	muleq	r0, lr, r8
    ae7c:	andeq	r5, r0, ip, ror #16
    ae80:	ldrdeq	r5, [r0], -sl
    ae84:	andeq	r5, r0, r8, lsl #16
    ae88:	andeq	r5, r0, r0, lsr r6
    ae8c:	andeq	r5, r0, r6, asr #19
    ae90:	andeq	r5, r0, lr, lsl r6
    ae94:	andeq	r5, r0, r2, ror r3
    ae98:	svcmi	0x00f0e92d
    ae9c:	ldmdavs	r4, {r0, r2, r7, ip, sp, pc}
    aea0:	stccs	13, cr9, [r0], {14}
    aea4:			; <UNDEFINED> instruction: 0xf8dfd037
    aea8:	strmi	fp, [pc], -r8, lsr #1
    aeac:	ldrdge	pc, [r4], pc	; <UNPREDICTABLE>
    aeb0:	ldrbtmi	r4, [fp], #1681	; 0x691
    aeb4:	ldrbtmi	r4, [sl], #1542	; 0x606
    aeb8:			; <UNDEFINED> instruction: 0x21004698
    aebc:			; <UNDEFINED> instruction: 0xf018e009
    aec0:	tstle	r5, r1, lsl #30
    aec4:	ldrtmi	r4, [r0], -r1, lsr #12
    aec8:			; <UNDEFINED> instruction: 0xff3af7ff
    aecc:	stmdavs	r4!, {r0, r8, sp}^
    aed0:	stmiavs	r2!, {r2, r4, r5, r6, r7, r8, ip, sp, pc}^
    aed4:	addsmi	r6, sl, #704512	; 0xac000
    aed8:	stmdavs	r2!, {r0, r3, r4, r5, r6, r7, r8, ip, lr, pc}
    aedc:			; <UNDEFINED> instruction: 0xd12442ba
    aee0:	rscle	r2, ip, r0, lsl #18
    aee4:	ldrbmi	r2, [r1], -r2, lsl #4
    aee8:			; <UNDEFINED> instruction: 0xf7fe4630
    aeec:	strb	pc, [r9, fp, ror #18]!	; <UNPREDICTABLE>
    aef0:	strmi	r6, [r8], -r9, lsr #16
    aef4:			; <UNDEFINED> instruction: 0xf7f69103
    aef8:	stmdbls	r3, {r3, r4, r7, r8, sl, fp, sp, lr, pc}
    aefc:	ldrtmi	r4, [r0], -r2, lsl #12
    af00:			; <UNDEFINED> instruction: 0xf960f7fe
    af04:	ldrbmi	r2, [r9], -r2, lsl #4
    af08:			; <UNDEFINED> instruction: 0xf7fe4630
    af0c:			; <UNDEFINED> instruction: 0xe7d9f95b
    af10:	svceq	0x0001ea18
    af14:	andlt	sp, r5, r2, lsl #2
    af18:	svchi	0x00f0e8bd
    af1c:	tstcs	sl, r0, lsr r6
    af20:	pop	{r0, r2, ip, sp, pc}
    af24:			; <UNDEFINED> instruction: 0xf7fe4ff0
    af28:	strbmi	fp, [r9], -r9, lsr #17
    af2c:	ldrtmi	r2, [r8], -r3, lsl #4
    af30:	blx	1b48f2c <fchmod@plt+0x1b472f0>
    af34:	vqdmulh.s<illegal width 8>	d20, d0, d8
    af38:	ldrbtmi	r1, [fp], #-361	; 0xfffffe97
    af3c:	eorseq	pc, r4, #-1073741824	; 0xc0000000
    af40:	ldrbtmi	r4, [fp], #-2822	; 0xfffff4fa
    af44:	stmdami	r6, {ip, pc}
    af48:			; <UNDEFINED> instruction: 0xf7f94478
    af4c:	svclt	0x0000ffdf
    af50:			; <UNDEFINED> instruction: 0x000027be
    af54:	andeq	r3, r0, sl, lsl r0
    af58:	ldrdeq	r5, [r0], -lr
    af5c:	andeq	r5, r0, sl, asr #14
    af60:	andeq	r5, r0, ip, lsr #10
    af64:	mvnsmi	lr, sp, lsr #18
    af68:	blvs	fe537178 <fchmod@plt+0xfe53553c>
    af6c:	eorsle	r2, sp, r0, lsl #24
    af70:	ldrmi	r3, [r6], -ip, ror #2
    af74:	eorsle	r4, r9, sl, lsl #5
    af78:	smuadeq	r1, r3, r0
    af7c:	teqle	r8, r5, lsl #12
    af80:	ldrdhi	pc, [ip], pc	; <UNPREDICTABLE>
    af84:	strdcs	r4, [r0, -r8]!
    af88:			; <UNDEFINED> instruction: 0xf7fe4628
    af8c:	stmdavs	r1!, {r0, r1, r2, r4, r5, r6, fp, ip, sp, lr, pc}^
    af90:	tstls	r1, r8, lsl #12
    af94:	stcl	7, cr15, [r8, #-984]	; 0xfffffc28
    af98:	strmi	r9, [r2], -r1, lsl #18
    af9c:			; <UNDEFINED> instruction: 0xf7fe4628
    afa0:	msrcs	CPSR_, r1, lsl r9
    afa4:			; <UNDEFINED> instruction: 0xf7fe4628
    afa8:	stmiavs	r1!, {r0, r3, r5, r6, fp, ip, sp, lr, pc}
    afac:	tstls	r1, r8, lsl #12
    afb0:	ldc	7, cr15, [sl, #-984]!	; 0xfffffc28
    afb4:	strmi	r9, [r2], -r1, lsl #18
    afb8:			; <UNDEFINED> instruction: 0xf7fe4628
    afbc:	blvc	9093d0 <fchmod@plt+0x907794>
    afc0:	stmdavs	r4!, {r0, r1, r3, r6, r8, fp, ip, sp, pc}
    afc4:	strtmi	r2, [r8], -sl, lsl #2
    afc8:	blvs	fecf75c0 <fchmod@plt+0xfecf5984>
    afcc:	smullsle	r4, sl, ip, r2
    afd0:			; <UNDEFINED> instruction: 0xf854f7fe
    afd4:			; <UNDEFINED> instruction: 0x4641e7d7
    afd8:	andcs	r4, r9, #40, 12	; 0x2800000
    afdc:			; <UNDEFINED> instruction: 0xf8f2f7fe
    afe0:	tstcs	sl, r4, lsr #16
    afe4:	stccs	6, cr4, [r0], {40}	; 0x28
    afe8:	ldmdblt	r7, {r0, r1, r2, r3, r5, r6, r7, r8, ip, lr, pc}^
    afec:	pop	{r1, ip, sp, pc}
    aff0:	stmdbmi	r8, {r4, r5, r6, r7, r8, pc}
    aff4:	ldrbtmi	r2, [r9], #-523	; 0xfffffdf5
    aff8:			; <UNDEFINED> instruction: 0xf8e4f7fe
    affc:			; <UNDEFINED> instruction: 0x2c006bb4
    b000:			; <UNDEFINED> instruction: 0x4628d1be
    b004:	andlt	r2, r2, sl, lsl #2
    b008:	ldrhmi	lr, [r0, #141]!	; 0x8d
    b00c:	ldmdalt	r6!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    b010:	andeq	r5, r0, r4, asr #14
    b014:	andeq	r5, r0, r6, asr #13
    b018:			; <UNDEFINED> instruction: 0x460eb5f0
    b01c:	addlt	r3, r5, ip, ror #2
    b020:	andsle	r4, ip, sl, lsl #5
    b024:	ldrdmi	pc, [r0], #134	; 0x86
    b028:	ldmdbvs	r1!, {r2, r3, r6, r7, r8, ip, sp, pc}
    b02c:	stmdbcs	r1, {r0, r2, r8, fp, ip, sp}
    b030:			; <UNDEFINED> instruction: 0xf013d827
    b034:	strmi	r0, [r5], -r1, lsl #14
    b038:			; <UNDEFINED> instruction: 0x2120d113
    b03c:			; <UNDEFINED> instruction: 0xf7fe4628
    b040:	stmdavs	r1!, {r0, r2, r3, r4, fp, ip, sp, lr, pc}^
    b044:	tstls	r3, r8, lsl #12
    b048:	stcl	7, cr15, [lr], #984	; 0x3d8
    b04c:	strmi	r9, [r2], -r3, lsl #18
    b050:			; <UNDEFINED> instruction: 0xf7fe4628
    b054:	stmdavs	r4!, {r0, r1, r2, r4, r5, r7, fp, ip, sp, lr, pc}
    b058:	mvnle	r2, r0, lsl #24
    b05c:	andlt	fp, r5, r7, asr r9
    b060:	ldmdbmi	r3, {r4, r5, r6, r7, r8, sl, fp, ip, sp, pc}
    b064:	ldrbtmi	r2, [r9], #-529	; 0xfffffdef
    b068:			; <UNDEFINED> instruction: 0xf8acf7fe
    b06c:	ldrdmi	pc, [r0], #134	; 0x86
    b070:	mvnle	r2, r0, lsl #24
    b074:	tstcs	sl, r8, lsr #12
    b078:	pop	{r0, r2, ip, sp, pc}
    b07c:			; <UNDEFINED> instruction: 0xf7fd40f0
    b080:	ssub8mi	fp, r1, sp
    b084:	andcs	r4, r3, #48, 12	; 0x3000000
    b088:			; <UNDEFINED> instruction: 0xf9c0f7fd
    b08c:	ldrtmi	r4, [r0], -r4, lsl #12
    b090:	blx	16c908c <fchmod@plt+0x16c7450>
    b094:			; <UNDEFINED> instruction: 0xf44f4b07
    b098:	ldrbtmi	r7, [fp], #-463	; 0xfffffe31
    b09c:	subeq	pc, r4, #-1073741824	; 0xc0000000
    b0a0:	ldrbtmi	r4, [fp], #-2821	; 0xfffff4fb
    b0a4:	andmi	lr, r0, sp, asr #19
    b0a8:	ldrbtmi	r4, [r8], #-2052	; 0xfffff7fc
    b0ac:			; <UNDEFINED> instruction: 0xff2ef7f9
    b0b0:	andeq	r5, r0, sl, lsr #13
    b0b4:	andeq	r5, r0, lr, ror r7
    b0b8:	andeq	r5, r0, r2, lsr r6
    b0bc:	andeq	r5, r0, sl, asr #7
    b0c0:			; <UNDEFINED> instruction: 0x460eb5f0
    b0c4:	addlt	r3, r3, ip, ror #2
    b0c8:	andsle	r4, r9, sl, lsl #5
    b0cc:	ldrsbtmi	pc, [r4], r6	; <UNPREDICTABLE>
    b0d0:	ldmdbvs	r1!, {r2, r4, r5, r7, r8, ip, sp, pc}
    b0d4:	stmdbcs	r3, {r1, r8, fp, ip, sp}
    b0d8:			; <UNDEFINED> instruction: 0xf013d824
    b0dc:	strmi	r0, [r5], -r1, lsl #14
    b0e0:			; <UNDEFINED> instruction: 0x2120d110
    b0e4:			; <UNDEFINED> instruction: 0xf7fd4628
    b0e8:	stmdavs	r1!, {r0, r3, r6, r7, r8, r9, sl, fp, ip, sp, lr, pc}^
    b0ec:	strtmi	r2, [r8], -r1, lsl #6
    b0f0:	eoreq	pc, ip, #1073741824	; 0x40000000
    b0f4:			; <UNDEFINED> instruction: 0xf934f7fd
    b0f8:	stccs	8, cr6, [r0], {228}	; 0xe4
    b0fc:	ldmdblt	r7, {r0, r4, r5, r6, r7, r8, ip, lr, pc}^
    b100:	ldcllt	0, cr11, [r0, #12]!
    b104:	andscs	r4, r1, #311296	; 0x4c000
    b108:			; <UNDEFINED> instruction: 0xf7fe4479
    b10c:			; <UNDEFINED> instruction: 0xf8d6f85b
    b110:	stccs	0, cr4, [r0], {180}	; 0xb4
    b114:	strtmi	sp, [r8], -r5, ror #3
    b118:	andlt	r2, r3, sl, lsl #2
    b11c:	ldrhtmi	lr, [r0], #141	; 0x8d
    b120:	svclt	0x00acf7fd
    b124:			; <UNDEFINED> instruction: 0x46304611
    b128:			; <UNDEFINED> instruction: 0xf7fd2203
    b12c:	strmi	pc, [r4], -pc, ror #18
    b130:			; <UNDEFINED> instruction: 0xf7fd4630
    b134:	blmi	249960 <fchmod@plt+0x247d24>
    b138:			; <UNDEFINED> instruction: 0x11b7f240
    b13c:			; <UNDEFINED> instruction: 0xf103447b
    b140:	blmi	18ba88 <fchmod@plt+0x189e4c>
    b144:	stmib	sp, {r0, r1, r3, r4, r5, r6, sl, lr}^
    b148:	stmdami	r5, {lr}
    b14c:			; <UNDEFINED> instruction: 0xf7f94478
    b150:	svclt	0x0000fedd
    b154:	andeq	r5, r0, ip, asr #12
    b158:	ldrdeq	r5, [r0], -ip
    b15c:	andeq	r5, r0, r0, ror #11
    b160:	andeq	r5, r0, r8, lsr #6
    b164:	ldrlt	r0, [r0, #-2003]!	; 0xfffff82d
    b168:	addlt	r4, r3, r4, lsl #12
    b16c:	strle	r4, [ip], #-1549	; 0xfffff9f3
    b170:	strmi	r6, [r8], -r9, lsl #17
    b174:			; <UNDEFINED> instruction: 0xf7f69101
    b178:	stmdbls	r1, {r3, r4, r6, sl, fp, sp, lr, pc}
    b17c:	strtmi	r4, [r0], -r2, lsl #12
    b180:	pop	{r0, r1, ip, sp, pc}
    b184:			; <UNDEFINED> instruction: 0xf7fe4030
    b188:	stmdavs	r9, {r0, r2, r3, r4, fp, ip, sp, pc}^
    b18c:	tstls	r1, r8, lsl #12
    b190:	mcrr	7, 15, pc, sl, cr6	; <UNPREDICTABLE>
    b194:	strmi	r9, [r2], -r1, lsl #18
    b198:			; <UNDEFINED> instruction: 0xf7fe4620
    b19c:	stmdbmi	fp, {r0, r1, r4, fp, ip, sp, lr, pc}
    b1a0:	strtmi	r2, [r0], -r2, lsl #4
    b1a4:			; <UNDEFINED> instruction: 0xf7fe4479
    b1a8:	stmiavs	r9!, {r0, r2, r3, fp, ip, sp, lr, pc}
    b1ac:	tstls	r1, r8, lsl #12
    b1b0:	ldc	7, cr15, [sl], #-984	; 0xfffffc28
    b1b4:	strmi	r9, [r2], -r1, lsl #18
    b1b8:			; <UNDEFINED> instruction: 0xf7fe4620
    b1bc:	strtmi	pc, [r0], -r3, lsl #16
    b1c0:	andlt	r2, r3, sl, lsl #2
    b1c4:	ldrhtmi	lr, [r0], -sp
    b1c8:	svclt	0x0058f7fd
    b1cc:	andeq	r2, r0, ip, asr #9
    b1d0:	push	{r0, r4, r8, r9, fp, lr}
    b1d4:	ldrbtmi	r4, [fp], #-496	; 0xfffffe10
    b1d8:	addlt	r4, r2, r0, lsl ip
    b1dc:	ldrmi	r4, [r7], -r5, lsl #12
    b1e0:	stmdavs	r3!, {r2, r3, r4, r8, fp, ip, lr}
    b1e4:	pkhtbmi	fp, r8, fp, asr #2
    b1e8:	movwcs	r9, #5120	; 0x1400
    b1ec:	ldrtmi	r6, [sl], -r6, ror #17
    b1f0:	strtmi	r4, [r8], -r1, asr #12
    b1f4:			; <UNDEFINED> instruction: 0xf85447b0
    b1f8:	blcs	1ae50 <fchmod@plt+0x19214>
    b1fc:	blvs	fff3f9d4 <fchmod@plt+0xfff3dd98>
    b200:			; <UNDEFINED> instruction: 0x4621b13c
    b204:	strtmi	r2, [r8], -r1, lsl #4
    b208:			; <UNDEFINED> instruction: 0xffacf7ff
    b20c:	stccs	8, cr6, [r0], {36}	; 0x24
    b210:	strdlt	sp, [r2], -r7
    b214:	ldrhhi	lr, [r0, #141]!	; 0x8d
    b218:	andeq	r6, r1, r6, lsl ip
    b21c:	andeq	r0, r0, r8, asr #3
    b220:	ldrdgt	pc, [ip], pc	; <UNPREDICTABLE>
    b224:	mvnsmi	lr, sp, lsr #18
    b228:			; <UNDEFINED> instruction: 0x461d4614
    b22c:	blmi	85ca9c <fchmod@plt+0x85ae60>
    b230:	ldrbtmi	fp, [ip], #134	; 0x86
    b234:	strmi	sl, [r6], -r2, lsl #30
    b238:			; <UNDEFINED> instruction: 0xf85c4688
    b23c:	strtmi	r3, [r1], -r3
    b240:	ldmdavs	fp, {r3, r4, r5, r9, sl, lr}
    b244:			; <UNDEFINED> instruction: 0xf04f9305
    b248:	movwcs	r0, #768	; 0x300
    b24c:	movwcc	lr, #10701	; 0x29cd
    b250:			; <UNDEFINED> instruction: 0xf7ff9304
    b254:			; <UNDEFINED> instruction: 0x4638ffbd
    b258:			; <UNDEFINED> instruction: 0xffc6f7fd
    b25c:	ldrtmi	r9, [r1], -r4, lsl #16
    b260:	ldc	7, cr15, [r2], #984	; 0x3d8
    b264:	blle	35526c <fchmod@plt+0x353630>
    b268:			; <UNDEFINED> instruction: 0xf7fe4638
    b26c:	bmi	4c92d0 <fchmod@plt+0x4c7694>
    b270:	ldrbtmi	r4, [sl], #-2832	; 0xfffff4f0
    b274:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    b278:	subsmi	r9, sl, r5, lsl #22
    b27c:	andlt	sp, r6, r5, lsl r1
    b280:	ldrhhi	lr, [r0, #141]!	; 0x8d
    b284:	andcs	r4, r5, #212992	; 0x34000
    b288:	ldrbtmi	r4, [r9], #-2061	; 0xfffff7f3
    b28c:			; <UNDEFINED> instruction: 0xf7f64478
    b290:	strtmi	lr, [r9], -lr, lsl #22
    b294:	andls	r2, r1, r1, lsl #4
    b298:	stcls	6, cr4, [r1], {32}
    b29c:			; <UNDEFINED> instruction: 0xf8b6f7fd
    b2a0:	strmi	r4, [r1], -r2, asr #12
    b2a4:			; <UNDEFINED> instruction: 0xf7f94620
    b2a8:			; <UNDEFINED> instruction: 0xf7f6ff17
    b2ac:	svclt	0x0000eb0c
    b2b0:			; <UNDEFINED> instruction: 0x00016bba
    b2b4:	andeq	r0, r0, ip, lsr #3
    b2b8:	andeq	r6, r1, sl, ror fp
    b2bc:	ldrdeq	r5, [r0], -lr
    b2c0:	andeq	r4, r0, r4, lsr #8
    b2c4:	svcmi	0x00f0e92d
    b2c8:	blmi	11774f4 <fchmod@plt+0x11758b8>
    b2cc:	smuadeq	r1, r2, r0
    b2d0:	strmi	r9, [r0], r1, lsl #2
    b2d4:	vstrmi.16	s9, [r4, #-134]	; 0xffffff7a	; <UNPREDICTABLE>
    b2d8:	ldrbtmi	r4, [sp], #-1145	; 0xfffffb87
    b2dc:	ldmdavs	fp, {r0, r1, r3, r6, r7, fp, ip, lr}
    b2e0:			; <UNDEFINED> instruction: 0xf04f9307
    b2e4:			; <UNDEFINED> instruction: 0xf04f0300
    b2e8:	stmib	sp, {r8, r9}^
    b2ec:	movwls	r3, #25348	; 0x6304
    b2f0:			; <UNDEFINED> instruction: 0xf8dfd152
    b2f4:	ldrbtmi	fp, [fp], #248	; 0xf8
    b2f8:	vst2.8	{d20,d22}, [pc :256]!
    b2fc:	andcs	r5, r0, #0, 6
    b300:	ldrbtmi	r4, [r9], #-1600	; 0xfffff9c0
    b304:	bl	fedc92e4 <fchmod@plt+0xfedc76a8>
    b308:	stmdacs	r0, {r2, r9, sl, lr}
    b30c:			; <UNDEFINED> instruction: 0xf10dd15b
    b310:	vmlage.f16	s0, s8, s16	; <UNPREDICTABLE>
    b314:			; <UNDEFINED> instruction: 0xf0014648
    b318:	blmi	dc968c <fchmod@plt+0xdc7a50>
    b31c:	stmiapl	r9!, {r3, r6, r9, sl, lr}^
    b320:			; <UNDEFINED> instruction: 0xf920f001
    b324:	blcs	31f34 <fchmod@plt+0x302f8>
    b328:	blls	1027c4 <fchmod@plt+0x100b88>
    b32c:	eorpl	pc, r4, r3, asr r8	; <UNPREDICTABLE>
    b330:	beq	1b4774c <fchmod@plt+0x1b45b10>
    b334:			; <UNDEFINED> instruction: 0xf105b90f
    b338:	ldrbmi	r0, [r1], -ip, lsr #20
    b33c:			; <UNDEFINED> instruction: 0xf7fc4628
    b340:	lsllt	pc, pc, #27	; <UNPREDICTABLE>
    b344:			; <UNDEFINED> instruction: 0x46294652
    b348:			; <UNDEFINED> instruction: 0xf7ff4630
    b34c:	tstcs	sl, r1, asr #30	; <UNPREDICTABLE>
    b350:			; <UNDEFINED> instruction: 0xf7fd4630
    b354:			; <UNDEFINED> instruction: 0x4630fe93
    b358:			; <UNDEFINED> instruction: 0xff46f7fd
    b35c:	strbmi	r9, [r1], -r6, lsl #16
    b360:	ldc	7, cr15, [r2], #-984	; 0xfffffc28
    b364:	blle	6d536c <fchmod@plt+0x6d3730>
    b368:			; <UNDEFINED> instruction: 0xf7fd4630
    b36c:	blls	cacf0 <fchmod@plt+0xc90b4>
    b370:	adcmi	r3, r3, #16777216	; 0x1000000
    b374:			; <UNDEFINED> instruction: 0x4648dcd9
    b378:			; <UNDEFINED> instruction: 0xf8faf001
    b37c:			; <UNDEFINED> instruction: 0xf7fd4630
    b380:	bmi	78b1bc <fchmod@plt+0x789580>
    b384:	ldrbtmi	r4, [sl], #-2838	; 0xfffff4ea
    b388:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    b38c:	subsmi	r9, sl, r7, lsl #22
    b390:	andlt	sp, r9, r3, lsr #2
    b394:	svchi	0x00f0e8bd
    b398:	ldrdlt	pc, [r0], #-143	; 0xffffff71	; <UNPREDICTABLE>
    b39c:			; <UNDEFINED> instruction: 0xe7ab44fb
    b3a0:	andcs	r4, r5, #376832	; 0x5c000
    b3a4:	ldrbtmi	r4, [r9], #-2071	; 0xfffff7e9
    b3a8:			; <UNDEFINED> instruction: 0xf7f64478
    b3ac:	ldrbmi	lr, [r1], -r0, lsl #21
    b3b0:	strmi	r2, [r4], -r1, lsl #4
    b3b4:			; <UNDEFINED> instruction: 0xf7fd4628
    b3b8:	blls	894fc <fchmod@plt+0x878c0>
    b3bc:			; <UNDEFINED> instruction: 0x46024659
    b3c0:			; <UNDEFINED> instruction: 0xf7f94620
    b3c4:	ldmdbmi	r0, {r0, r3, r7, r9, sl, fp, ip, sp, lr, pc}
    b3c8:	ldmdami	r0, {r0, r2, r9, sp}
    b3cc:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
    b3d0:	b	1b493b0 <fchmod@plt+0x1b47774>
    b3d4:			; <UNDEFINED> instruction: 0xf7f94659
    b3d8:			; <UNDEFINED> instruction: 0xf7f6fe7f
    b3dc:	svclt	0x0000ea74
    b3e0:	andeq	r0, r0, ip, lsr #3
    b3e4:	andeq	r6, r1, r4, lsl fp
    b3e8:	andeq	r6, r1, r2, lsl fp
    b3ec:	andeq	r5, r0, lr, lsr #9
    b3f0:	andeq	r8, r5, r2, lsl r5
    b3f4:			; <UNDEFINED> instruction: 0x000001bc
    b3f8:	andeq	r6, r1, r6, ror #20
    b3fc:	strdeq	r5, [r0], -ip
    b400:	andeq	r5, r0, r2, lsr r4
    b404:	andeq	r4, r0, r8, lsl #6
    b408:	andeq	r5, r0, r0, ror #7
    b40c:	andeq	r4, r0, r2, ror #5
    b410:			; <UNDEFINED> instruction: 0x460db570
    b414:	strmi	r2, [r6], -r1, lsl #2
    b418:	mrc2	7, 7, pc, cr0, cr14, {7}
    b41c:			; <UNDEFINED> instruction: 0xf7fe4604
    b420:	stmiavs	r0!, {r0, r1, r3, r8, r9, sl, fp, ip, sp, lr, pc}^
    b424:	ldrtmi	r4, [r1], -sl, lsr #12
    b428:			; <UNDEFINED> instruction: 0xff4cf7ff
    b42c:	strtmi	r0, [r0], -fp, lsr #15
    b430:			; <UNDEFINED> instruction: 0xf7fed409
    b434:	strtmi	pc, [r0], -sp, ror #30
    b438:			; <UNDEFINED> instruction: 0xffaef7fe
    b43c:	pop	{r5, r9, sl, lr}
    b440:			; <UNDEFINED> instruction: 0xf7ff4070
    b444:			; <UNDEFINED> instruction: 0xf7feb801
    b448:	strtmi	pc, [r0], -r7, lsr #30
    b44c:			; <UNDEFINED> instruction: 0xff60f7fe
    b450:			; <UNDEFINED> instruction: 0xf7fe4620
    b454:	strtmi	pc, [r0], -r1, lsr #31
    b458:			; <UNDEFINED> instruction: 0xfff6f7fe
    b45c:	pop	{r4, r5, r9, sl, lr}
    b460:			; <UNDEFINED> instruction: 0xf7f94070
    b464:	svclt	0x0000baa3
    b468:	mvnsmi	lr, #737280	; 0xb4000
    b46c:	streq	pc, [r8, -r0, lsl #2]
    b470:			; <UNDEFINED> instruction: 0x461d6814
    b474:			; <UNDEFINED> instruction: 0x46164638
    b478:			; <UNDEFINED> instruction: 0xf7fa4689
    b47c:	stmdavc	r3!, {r0, r1, r2, r5, r6, r7, fp, ip, sp, lr, pc}
    b480:			; <UNDEFINED> instruction: 0x4628b333
    b484:			; <UNDEFINED> instruction: 0xf0004621
    b488:	strmi	pc, [r0], r3, ror #31
    b48c:	stmvs	r3, {r4, r5, r7, r8, ip, sp, pc}
    b490:	stmdavc	r0!, {r2, r3, r4, sl, lr}
    b494:	strtmi	r2, [r5], -r4, lsl #2
    b498:			; <UNDEFINED> instruction: 0xf7f93401
    b49c:	stmdacs	r0, {r0, r1, r3, r6, r8, fp, ip, sp, lr, pc}
    b4a0:			; <UNDEFINED> instruction: 0xf019d1f7
    b4a4:			; <UNDEFINED> instruction: 0xf8d80f01
    b4a8:	tstle	lr, r4
    b4ac:	cmnlt	r3, fp, lsr #16
    b4b0:	andcs	r4, r5, #344064	; 0x54000
    b4b4:	ldrbtmi	r4, [r9], #-2069	; 0xfffff7eb
    b4b8:	and	r4, lr, r8, ror r4
    b4bc:	svceq	0x0002f019
    b4c0:			; <UNDEFINED> instruction: 0x4605bf1c
    b4c4:	rscscc	pc, pc, pc, asr #32
    b4c8:	eorsvs	sp, r5, pc
    b4cc:	mvnshi	lr, #12386304	; 0xbd0000
    b4d0:	andcs	r4, r5, #245760	; 0x3c000
    b4d4:	ldrbtmi	r4, [r9], #-2063	; 0xfffff7f1
    b4d8:			; <UNDEFINED> instruction: 0xf7f64478
    b4dc:	strmi	lr, [r1], -r8, ror #19
    b4e0:	pop	{r3, r4, r5, r9, sl, lr}
    b4e4:			; <UNDEFINED> instruction: 0xf7f943f8
    b4e8:	stmdbmi	fp, {r0, r3, r5, r6, r7, r8, r9, sl, fp, ip, sp, pc}
    b4ec:	stmdami	fp, {r0, r2, r9, sp}
    b4f0:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
    b4f4:	ldmib	sl, {r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    b4f8:	strmi	r4, [r1], -r2, lsr #12
    b4fc:	pop	{r3, r4, r5, r9, sl, lr}
    b500:			; <UNDEFINED> instruction: 0xf7f943f8
    b504:	svclt	0x0000bfdb
    b508:	andeq	r5, r0, lr, ror #7
    b50c:	strdeq	r4, [r0], -r8
    b510:	muleq	r0, lr, r3
    b514:	ldrdeq	r4, [r0], -r8
    b518:	muleq	r0, r8, r3
    b51c:			; <UNDEFINED> instruction: 0x000041be
    b520:			; <UNDEFINED> instruction: 0x4605b5f0
    b524:	addlt	r6, r3, r4, lsl #16
    b528:	movwlt	r7, #34848	; 0x8820
    b52c:			; <UNDEFINED> instruction: 0xf7f92102
    b530:	stmiblt	r8, {r0, r8, fp, ip, sp, lr, pc}^
    b534:	tstlt	r8, #32, 16	; 0x200000
    b538:	tstcs	r2, r7, lsr #12
    b53c:			; <UNDEFINED> instruction: 0xf8faf7f9
    b540:	blne	eb7c68 <fchmod@plt+0xeb602c>
    b544:	andls	r4, r1, #16, 28	; 0x100
    b548:			; <UNDEFINED> instruction: 0x4630447e
    b54c:	stc2l	7, cr15, [lr, #-1012]!	; 0xfffffc0c
    b550:	strtmi	r9, [r1], -r1, lsl #20
    b554:			; <UNDEFINED> instruction: 0xf7fd4630
    b558:			; <UNDEFINED> instruction: 0x4630fe35
    b55c:	mcr2	7, 2, pc, cr4, cr13, {7}	; <UNPREDICTABLE>
    b560:	ldmvs	r0!, {r0, r1, r2, r3, r5, sp, lr}
    b564:	ldcllt	0, cr11, [r0, #12]!
    b568:	svceq	0x0001f814
    b56c:	bicsle	r2, sp, r0, lsl #16
    b570:	eorvs	r2, ip, r0
    b574:			; <UNDEFINED> instruction: 0xf817e7f6
    b578:	stmdacs	r0, {r0, r8, r9, sl, fp}
    b57c:	ubfx	sp, sp, #3, #1
    b580:	strtmi	r4, [r7], -r2, lsl #12
    b584:	svclt	0x0000e7de
    b588:	andeq	sl, r5, ip, asr #5
    b58c:			; <UNDEFINED> instruction: 0x4607b5f0
    b590:	addlt	r3, r3, r1
    b594:	ldrmi	r4, [r6], -r8, lsl #5
    b598:			; <UNDEFINED> instruction: 0xf811d216
    b59c:	cdpne	12, 4, cr2, cr12, cr1, {0}
    b5a0:	andle	r2, r3, r0, lsr #20
    b5a4:	stcpl	8, cr15, [r1, #-80]	; 0xffffffb0
    b5a8:	mvnsle	r2, r0, lsr #26
    b5ac:	andle	r4, fp, #160, 4
    b5b0:	addsmi	r1, r4, #1824	; 0x720
    b5b4:	stmdals	r9, {r3, r9, ip, lr, pc}
    b5b8:	bne	fe252748 <fchmod@plt+0xfe250b0c>
    b5bc:	andsvs	r6, sl, r4
    b5c0:	andsvs	r9, r9, r8, lsl #22
    b5c4:	ldcllt	0, cr11, [r0, #12]!
    b5c8:	andcs	r4, r5, #8, 18	; 0x20000
    b5cc:	ldrbtmi	r4, [r9], #-2056	; 0xfffff7f8
    b5d0:			; <UNDEFINED> instruction: 0xf7f64478
    b5d4:	blne	ffd05b8c <fchmod@plt+0xffd03f50>
    b5d8:	blcs	ffe9ddf8 <fchmod@plt+0xffe9c1bc>
    b5dc:	ldrbtmi	r9, [sl], #-1792	; 0xfffff900
    b5e0:	mvnscs	fp, #168, 30	; 0x2a0
    b5e4:	stmdals	sl, {r0, r9, sl, lr}
    b5e8:			; <UNDEFINED> instruction: 0xff36f7fb
    b5ec:	andeq	r5, r0, sl, ror #5
    b5f0:	andeq	r4, r0, r0, ror #1
    b5f4:			; <UNDEFINED> instruction: 0x000042ba
    b5f8:			; <UNDEFINED> instruction: 0x4605b5f8
    b5fc:			; <UNDEFINED> instruction: 0x461c4618
    b600:			; <UNDEFINED> instruction: 0xf7fb4616
    b604:	ldmdblt	r0!, {r0, r4, r6, r7, r8, r9, sl, fp, ip, sp, lr, pc}
    b608:			; <UNDEFINED> instruction: 0xf7fc4620
    b60c:	stmdavs	fp!, {r0, r2, r4, r5, r6, sl, fp, ip, sp, lr, pc}
    b610:	subsvs	r6, sl, r2, asr #16
    b614:			; <UNDEFINED> instruction: 0x4607bdf8
    b618:	stmdami	r7, {r1, r2, r8, fp, lr}
    b61c:	ldrbtmi	r2, [r9], #-517	; 0xfffffdfb
    b620:			; <UNDEFINED> instruction: 0xf7f64478
    b624:	bls	1c5b3c <fchmod@plt+0x1c3f00>
    b628:	ldmdavs	r2, {r0, r1, r3, r4, r5, r9, sl, lr}
    b62c:	ldrtmi	r4, [r0], -r1, lsl #12
    b630:			; <UNDEFINED> instruction: 0xff12f7fb
    b634:	andeq	r5, r0, sl, asr #5
    b638:	muleq	r0, r0, r0
    b63c:	ldrbmi	lr, [r0, sp, lsr #18]!
    b640:	ldmdavc	r9, {r0, r4, r7, r9, sl, lr}
    b644:	stmdbcs	r0, {r3, r8, r9, sl, fp, ip, pc}
    b648:	ldmdavs	r2, {r1, r2, r6, ip, lr, pc}^
    b64c:	ldrble	r0, [fp, #-1938]	; 0xfffff86e
    b650:	ldrmi	r4, [r8], -r5, lsl #12
    b654:	svcvs	0x00b0f855
    b658:	blx	1049648 <fchmod@plt+0x1047a0c>
    b65c:	stmdavc	r0, {r1, r7, r9, sl, lr}
    b660:	eorsle	r2, r5, r0, lsl #16
    b664:	stmdaeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    b668:	and	r4, r2, r4, asr r6
    b66c:	svceq	0x0001f814
    b670:	tstcs	r4, r0, asr #2
    b674:			; <UNDEFINED> instruction: 0xf85ef7f9
    b678:	rscsle	r2, r7, r0, lsl #16
    b67c:	tstlt	fp, r3, lsr #16
    b680:	blhi	89698 <fchmod@plt+0x87a5c>
    b684:	orrslt	r6, r0, r8, lsr #16
    b688:			; <UNDEFINED> instruction: 0x4605693b
    b68c:	andge	pc, r3, r0, asr #16
    b690:	ldmdblt	r8, {r5, fp, ip, sp, lr}
    b694:			; <UNDEFINED> instruction: 0xf814e01c
    b698:	biclt	r0, r8, r1, lsl #30
    b69c:			; <UNDEFINED> instruction: 0xf7f92104
    b6a0:	stmdacs	r0, {r0, r3, r6, fp, ip, sp, lr, pc}
    b6a4:	stmdavc	r0!, {r0, r1, r2, r4, r5, r6, r7, r8, ip, lr, pc}
    b6a8:	ssatmi	fp, #3, r0, lsl #3
    b6ac:	bllt	bc5624 <fchmod@plt+0xbc39e8>
    b6b0:			; <UNDEFINED> instruction: 0xf7fa2014
    b6b4:	ldmdbvs	fp!, {r0, r6, r7, r8, fp, ip, sp, lr, pc}
    b6b8:	stmib	r0, {r1, r2, sp, lr}^
    b6bc:	stmib	r0, {r0, r1, r9, sl, sp, lr}^
    b6c0:	eorvs	r6, r8, r1, lsl #12
    b6c4:			; <UNDEFINED> instruction: 0xf8404605
    b6c8:	stmdavc	r0!, {r0, r1, sp, pc}
    b6cc:	mvnle	r2, r0, lsl #16
    b6d0:	stmdblt	fp!, {r0, r1, r3, r5, fp, sp, lr}^
    b6d4:			; <UNDEFINED> instruction: 0x87f0e8bd
    b6d8:	andcs	r4, r5, #229376	; 0x38000
    b6dc:	ldrbtmi	r4, [r9], #-2062	; 0xfffff7f2
    b6e0:			; <UNDEFINED> instruction: 0xf7f64478
    b6e4:	ldmdavs	sl!, {r2, r5, r6, r7, fp, sp, lr, pc}
    b6e8:	strbmi	r4, [r8], -r1, lsl #12
    b6ec:	mrc2	7, 5, pc, cr4, cr11, {7}
    b6f0:	andcs	r4, r5, #163840	; 0x28000
    b6f4:	ldrbtmi	r4, [r9], #-2058	; 0xfffff7f6
    b6f8:			; <UNDEFINED> instruction: 0xe7f24478
    b6fc:	andcs	r4, r5, #147456	; 0x24000
    b700:	ldrbtmi	r4, [r9], #-2057	; 0xfffff7f7
    b704:			; <UNDEFINED> instruction: 0xe7ec4478
    b708:	andcs	r4, r5, #8, 18	; 0x20000
    b70c:	ldrbtmi	r4, [r9], #-2056	; 0xfffff7f8
    b710:			; <UNDEFINED> instruction: 0xe7e64478
    b714:	andeq	r5, r0, r2, lsr r2
    b718:	ldrdeq	r3, [r0], -r0
    b71c:			; <UNDEFINED> instruction: 0x000052ba
    b720:			; <UNDEFINED> instruction: 0x00003fb8
    b724:	andeq	r5, r0, sl, ror #4
    b728:	andeq	r3, r0, ip, lsr #31
    b72c:	andeq	r5, r0, r6, lsr #4
    b730:	andeq	r3, r0, r0, lsr #31
    b734:	stmdblt	r2, {r1, r3, r4, fp, ip, sp, lr}
    b738:	ldrlt	r4, [r8, #-1904]!	; 0xfffff890
    b73c:	bls	11cfa4 <fchmod@plt+0x11b368>
    b740:	ldmdbvs	r5, {r2, r3, r9, sl, lr}
    b744:			; <UNDEFINED> instruction: 0xf9caf7fa
    b748:	ldflts	f5, [r8, #-384]!	; 0xfffffe80
    b74c:	addlt	fp, r2, r0, ror r5
    b750:	ldmdavc	ip, {r0, r8, r9, ip, pc}
    b754:	ldrbtmi	r4, [fp], #-2836	; 0xfffff4ec
    b758:	andlt	fp, r2, ip, lsl #18
    b75c:	ldcmi	13, cr11, [r3], {112}	; 0x70
    b760:			; <UNDEFINED> instruction: 0x460e4615
    b764:	tstcs	r0, r1, lsl #20
    b768:	ldmdbpl	fp, {r3, r5, r9, sl, lr}
    b76c:	mrc2	7, 3, pc, cr12, cr15, {7}
    b770:	stccc	6, cr4, [r0], {4}
    b774:	andeq	pc, r8, r5, lsl #2
    b778:	strcs	fp, [r1], #-3864	; 0xfffff0e8
    b77c:	mcr2	7, 3, pc, cr4, cr9, {7}	; <UNPREDICTABLE>
    b780:	blls	1b9c08 <fchmod@plt+0x1b7fcc>
    b784:	ldrbtpl	r6, [r4], #2331	; 0x91b
    b788:	ldcllt	0, cr11, [r0, #-8]!
    b78c:	andcs	r4, r5, #8, 18	; 0x20000
    b790:	ldrbtmi	r4, [r9], #-2056	; 0xfffff7f8
    b794:			; <UNDEFINED> instruction: 0xf7f64478
    b798:	bls	1c59c8 <fchmod@plt+0x1c3d8c>
    b79c:	ldmdavs	r2, {r0, r1, r3, r5, r8, fp, sp, lr}
    b7a0:	strtmi	r4, [r8], -r1, lsl #12
    b7a4:	mrc2	7, 2, pc, cr8, cr11, {7}
    b7a8:	muleq	r1, r6, r6
    b7ac:	andeq	r0, r0, r4, lsr #3
    b7b0:	andeq	r5, r0, r2, ror #4
    b7b4:	andeq	r3, r0, ip, lsl pc
    b7b8:	addlt	fp, r2, r0, ror r5
    b7bc:	ldmdavc	ip, {r0, r8, r9, ip, pc}
    b7c0:	ldrbtmi	r4, [fp], #-2835	; 0xfffff4ed
    b7c4:	andlt	fp, r2, ip, lsl #18
    b7c8:	ldcmi	13, cr11, [r2], {112}	; 0x70
    b7cc:			; <UNDEFINED> instruction: 0x460e4615
    b7d0:	tstcs	r0, r1, lsl #20
    b7d4:	ldmdbpl	fp, {r3, r5, r9, sl, lr}
    b7d8:	mcr2	7, 2, pc, cr6, cr15, {7}	; <UNPREDICTABLE>
    b7dc:			; <UNDEFINED> instruction: 0xf1054604
    b7e0:			; <UNDEFINED> instruction: 0xf7f90008
    b7e4:	stmdblt	r0!, {r0, r4, r5, r9, sl, fp, ip, sp, lr, pc}
    b7e8:	ldmdbvs	fp, {r1, r2, r8, r9, fp, ip, pc}
    b7ec:	strdlt	r5, [r2], -r4
    b7f0:	stmdbmi	r9, {r4, r5, r6, r8, sl, fp, ip, sp, pc}
    b7f4:	stmdami	r9, {r0, r2, r9, sp}
    b7f8:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
    b7fc:	ldmda	r6, {r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    b800:	stmdbvs	fp!, {r1, r2, r9, fp, ip, pc}
    b804:			; <UNDEFINED> instruction: 0x46016812
    b808:			; <UNDEFINED> instruction: 0xf7fb4628
    b80c:	svclt	0x0000fe25
    b810:	andeq	r6, r1, sl, lsr #12
    b814:	andeq	r0, r0, r8, ror #3
    b818:	andeq	r5, r0, ip, lsl r2
    b81c:			; <UNDEFINED> instruction: 0x00003eb6
    b820:	strdlt	fp, [r3], r0
    b824:			; <UNDEFINED> instruction: 0x461c4618
    b828:	svcls	0x0008460d
    b82c:			; <UNDEFINED> instruction: 0xf7fe4616
    b830:	stmvs	r3, {r0, r1, r2, r3, r4, r6, r8, r9, fp, ip, sp, lr, pc}
    b834:	blcs	a3bdc <fchmod@plt+0xa1fa0>
    b838:	andlt	sp, r3, r1
    b83c:	stmdbmi	fp, {r4, r5, r6, r7, r8, sl, fp, ip, sp, pc}
    b840:	stmdami	fp, {r0, r2, r9, sp}
    b844:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
    b848:	ldmda	r0!, {r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    b84c:	movwls	r6, #6203	; 0x183b
    b850:	strtmi	r9, [r0], -r0
    b854:	blx	ff249854 <fchmod@plt+0xff247c18>
    b858:	movwne	lr, #2525	; 0x9dd
    b85c:	andls	r4, r8, r2, lsr #12
    b860:	andlt	r4, r3, r0, lsr r6
    b864:	ldrhtmi	lr, [r0], #141	; 0x8d
    b868:	mcrlt	7, 0, pc, cr14, cr11, {7}	; <UNPREDICTABLE>
    b86c:	andeq	r5, r0, r4, lsl #4
    b870:	andeq	r3, r0, sl, ror #28
    b874:	stmdblt	r2, {r1, r3, r4, fp, ip, sp, lr}
    b878:	ldrlt	r4, [r0, #-1904]	; 0xfffff890
    b87c:	ldrmi	r4, [r8], -r4, lsl #12
    b880:			; <UNDEFINED> instruction: 0xf92cf7fa
    b884:	ldflts	f6, [r0, #-896]	; 0xfffffc80
    b888:	mvnsmi	lr, sp, lsr #18
    b88c:	ldrmi	fp, [r5], -r2, lsl #1
    b890:	movwls	r4, #2593	; 0xa21
    b894:	ldmdavc	r9, {r2, r3, r4, r9, sl, lr}
    b898:	blmi	81ca88 <fchmod@plt+0x81ae4c>
    b89c:	ldrdhi	pc, [r0], -sp	; <UNPREDICTABLE>
    b8a0:	ldmdavs	fp, {r0, r1, r4, r6, r7, fp, ip, lr}
    b8a4:			; <UNDEFINED> instruction: 0xf04f9301
    b8a8:	blmi	74c4b0 <fchmod@plt+0x74a874>
    b8ac:	ldmdblt	r1, {r0, r1, r3, r4, r5, r6, sl, lr}^
    b8b0:	blmi	69e128 <fchmod@plt+0x69c4ec>
    b8b4:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    b8b8:	blls	65928 <fchmod@plt+0x63cec>
    b8bc:	tstle	fp, sl, asr r0
    b8c0:	pop	{r1, ip, sp, pc}
    b8c4:	svcmi	0x001881f0
    b8c8:	strbtmi	r4, [sl], -r6, lsl #12
    b8cc:	strtmi	r2, [r8], -r2, lsl #2
    b8d0:			; <UNDEFINED> instruction: 0xf7ff59db
    b8d4:	strmi	pc, [r7], -r9, asr #27
    b8d8:	andeq	pc, r8, r5, lsl #2
    b8dc:	ldc2	7, cr15, [r4, #996]!	; 0x3e4
    b8e0:	blls	39e68 <fchmod@plt+0x3822c>
    b8e4:	cmnvs	r7, fp, lsl #2
    b8e8:	movwcs	lr, #22498	; 0x57e2
    b8ec:	cmnvs	r3, r0, lsr #12
    b8f0:			; <UNDEFINED> instruction: 0xf8f4f7fa
    b8f4:			; <UNDEFINED> instruction: 0xe7db61b0
    b8f8:	svc	0x00e4f7f5
    b8fc:	andcs	r4, r5, #180224	; 0x2c000
    b900:	ldrbtmi	r4, [r9], #-2059	; 0xfffff7f5
    b904:			; <UNDEFINED> instruction: 0xf7f54478
    b908:			; <UNDEFINED> instruction: 0xf8d8efd2
    b90c:	stmdbvs	fp!, {sp}
    b910:	strtmi	r4, [r8], -r1, lsl #12
    b914:	stc2	7, cr15, [r0, #1004]!	; 0x3ec
    b918:	andeq	r6, r1, r4, asr r5
    b91c:	andeq	r0, r0, ip, lsr #3
    b920:	andeq	r6, r1, r0, asr #10
    b924:	andeq	r6, r1, r8, lsr r5
    b928:	andeq	r0, r0, ip, asr #3
    b92c:	andeq	r5, r0, lr, ror r1
    b930:	andeq	r3, r0, ip, lsr #27
    b934:			; <UNDEFINED> instruction: 0x4614b5f0
    b938:	addlt	r6, r5, r2, asr r8
    b93c:	ldrbeq	r4, [r1, -pc, lsr #28]
    b940:	ldrbtmi	r9, [lr], #-771	; 0xfffffcfd
    b944:	ldreq	sp, [r3, r0, asr #8]
    b948:	andlt	sp, r5, r1, lsl #10
    b94c:	blmi	b3b114 <fchmod@plt+0xb394d8>
    b950:	andls	sl, r2, #12288	; 0x3000
    b954:	tstcs	r1, r5, lsl #12
    b958:	ldmpl	r3!, {r5, r9, sl, lr}^
    b95c:	streq	pc, [r8, -r4, lsl #2]
    b960:			; <UNDEFINED> instruction: 0xf7ff9301
    b964:	strmi	pc, [r3], -r1, lsl #27
    b968:	adcvs	r4, fp, r8, lsr r6
    b96c:	stc2l	7, cr15, [ip, #-996]!	; 0xfffffc1c
    b970:	stmdacs	r0, {r1, r9, fp, ip, pc}
    b974:	blmi	8ffe50 <fchmod@plt+0x8fe214>
    b978:	andls	r2, r1, #1073741824	; 0x40000000
    b97c:	ldmpl	r3!, {r5, r9, sl, lr}^
    b980:	ldc2l	7, cr15, [r2, #-1020]!	; 0xfffffc04
    b984:	ldrtmi	r4, [r8], -r3, lsl #12
    b988:			; <UNDEFINED> instruction: 0xf7f960eb
    b98c:	bls	8af08 <fchmod@plt+0x892cc>
    b990:	bllt	181d19c <fchmod@plt+0x181b560>
    b994:			; <UNDEFINED> instruction: 0x46204b1c
    b998:			; <UNDEFINED> instruction: 0xf7ff58f3
    b99c:	strmi	pc, [r3], -r5, ror #26
    b9a0:			; <UNDEFINED> instruction: 0x612b4638
    b9a4:	ldc2l	7, cr15, [r0, #-996]	; 0xfffffc1c
    b9a8:	sbcle	r2, lr, r0, lsl #16
    b9ac:	andcs	r4, r5, #376832	; 0x5c000
    b9b0:	ldrbtmi	r4, [r9], #-2071	; 0xfffff7e9
    b9b4:			; <UNDEFINED> instruction: 0xf7f54478
    b9b8:	bls	2c77a8 <fchmod@plt+0x2c5b6c>
    b9bc:	ldmdavs	r2, {r0, r1, r5, r8, fp, sp, lr}
    b9c0:	strtmi	r4, [r0], -r1, lsl #12
    b9c4:	stc2l	7, cr15, [r8, #-1004]	; 0xfffffc14
    b9c8:	andcs	r4, r5, #294912	; 0x48000
    b9cc:	ldrbtmi	r4, [r9], #-2066	; 0xfffff7ee
    b9d0:			; <UNDEFINED> instruction: 0xf7f54478
    b9d4:	blls	2c778c <fchmod@plt+0x2c5b50>
    b9d8:			; <UNDEFINED> instruction: 0x4601681a
    b9dc:			; <UNDEFINED> instruction: 0xf7fb4620
    b9e0:	stmdbmi	lr, {r0, r1, r3, r4, r5, r8, sl, fp, ip, sp, lr, pc}
    b9e4:	stmdami	lr, {r0, r2, r9, sp}
    b9e8:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
    b9ec:	stmdbmi	sp, {r0, r1, r5, r6, r7, r8, r9, sl, sp, lr, pc}
    b9f0:	stmdami	sp, {r0, r2, r9, sp}
    b9f4:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
    b9f8:	svclt	0x0000e7dd
    b9fc:	andeq	r6, r1, sl, lsr #9
    ba00:	andeq	r0, r0, r0, lsr #3
    ba04:	andeq	r0, r0, r4, lsl #4
    ba08:	muleq	r0, r4, r1
    ba0c:	andeq	r5, r0, r6, ror #2
    ba10:	strdeq	r3, [r0], -ip
    ba14:	andeq	r5, r0, sl, asr #1
    ba18:	andeq	r3, r0, r0, ror #25
    ba1c:	andeq	r5, r0, r4, ror #1
    ba20:	andeq	r3, r0, r6, asr #25
    ba24:	strdeq	r5, [r0], -ip
    ba28:			; <UNDEFINED> instruction: 0x00003cba
    ba2c:			; <UNDEFINED> instruction: 0x4614b570
    ba30:	ldrmi	r3, [sl], -ip, lsr #2
    ba34:	cfmadd32ls	mvax1, mvfx4, mvfx4, mvfx0
    ba38:			; <UNDEFINED> instruction: 0xf7fc461d
    ba3c:	stmdacs	r0, {r0, r4, r6, fp, ip, sp, lr, pc}
    ba40:	vldmdblt	r0!, {d29-d28}
    ba44:	andcs	r4, r5, #114688	; 0x1c000
    ba48:	ldrbtmi	r4, [r9], #-2055	; 0xfffff7f9
    ba4c:			; <UNDEFINED> instruction: 0xf7f54478
    ba50:	ldmdavs	r2!, {r1, r2, r3, r5, r8, r9, sl, fp, sp, lr, pc}
    ba54:	strmi	r4, [r1], -fp, lsr #12
    ba58:	pop	{r5, r9, sl, lr}
    ba5c:			; <UNDEFINED> instruction: 0xf7fb4070
    ba60:	svclt	0x0000bd3d
    ba64:	strdeq	r5, [r0], -r6
    ba68:	andeq	r3, r0, r4, ror #24
    ba6c:			; <UNDEFINED> instruction: 0x460cb5f0
    ba70:	addlt	r4, r3, sl, lsl r8
    ba74:			; <UNDEFINED> instruction: 0x4616491a
    ba78:	andcs	r4, r5, #120, 8	; 0x78000000
    ba7c:			; <UNDEFINED> instruction: 0x461d4479
    ba80:			; <UNDEFINED> instruction: 0xf7f59f08
    ba84:	ldmdavs	sl!, {r2, r4, r8, r9, sl, fp, sp, lr, pc}
    ba88:	ldrtmi	r4, [r0], -r1, lsl #12
    ba8c:	ldc2l	7, cr15, [ip], #1004	; 0x3ec
    ba90:	movwlt	r7, #14379	; 0x382b
    ba94:	bicslt	r6, r6, r6, ror #22
    ba98:	biclt	r7, r3, r3, lsr r8
    ba9c:			; <UNDEFINED> instruction: 0xf7f56b20
    baa0:	strmi	lr, [r3], -r4, asr #31
    baa4:			; <UNDEFINED> instruction: 0x461e4630
    baa8:	svc	0x00bef7f5
    baac:	andcc	r4, r2, r0, lsr r4
    bab0:			; <UNDEFINED> instruction: 0xffc2f7f9
    bab4:	blvs	9e6848 <fchmod@plt+0x9e4c0c>
    bab8:	rscscc	pc, pc, #79	; 0x4f
    babc:	stmib	sp, {r0, r8, sp}^
    bac0:	blmi	2286c8 <fchmod@plt+0x226a8c>
    bac4:			; <UNDEFINED> instruction: 0x4606447b
    bac8:	svc	0x00c6f7f5
    bacc:	strtmi	r6, [r8], -r6, lsr #6
    bad0:			; <UNDEFINED> instruction: 0xf804f7fa
    bad4:	andlt	r6, r3, r0, ror #6
    bad8:	svclt	0x0000bdf0
    badc:	andeq	r3, r0, r8, lsr ip
    bae0:	andeq	r5, r0, r0, ror #1
    bae4:	strheq	r5, [r0], -r4
    bae8:			; <UNDEFINED> instruction: 0x4614b570
    baec:	mcrls	8, 0, r6, cr4, cr2, {2}
    baf0:	ldrle	r0, [sl], #-1873	; 0xfffff8af
    baf4:	strle	r0, [r0, #-1938]	; 0xfffff86e
    baf8:			; <UNDEFINED> instruction: 0xf100bd70
    bafc:	ldrmi	r0, [sl], -r0, lsr #2
    bb00:	ldrmi	r4, [sp], -r0, lsr #12
    bb04:			; <UNDEFINED> instruction: 0xffecf7fb
    bb08:	ble	ffd55b10 <fchmod@plt+0xffd53ed4>
    bb0c:	andcs	r4, r5, #212992	; 0x34000
    bb10:	ldrbtmi	r4, [r9], #-2061	; 0xfffff7f3
    bb14:			; <UNDEFINED> instruction: 0xf7f54478
    bb18:	ldmdavs	r2!, {r1, r3, r6, r7, r9, sl, fp, sp, lr, pc}
    bb1c:	strmi	r4, [r1], -fp, lsr #12
    bb20:	pop	{r5, r9, sl, lr}
    bb24:			; <UNDEFINED> instruction: 0xf7fb4070
    bb28:	stmdbmi	r8, {r0, r3, r4, r6, r7, sl, fp, ip, sp, pc}
    bb2c:	stmdami	r8, {r0, r2, r9, sp}
    bb30:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
    bb34:	mrc	7, 5, APSR_nzcv, cr10, cr5, {7}
    bb38:			; <UNDEFINED> instruction: 0x46016832
    bb3c:			; <UNDEFINED> instruction: 0xf7fb4620
    bb40:	svclt	0x0000fc8b
    bb44:	andeq	r5, r0, lr, lsr #32
    bb48:	muleq	r0, ip, fp
    bb4c:	andeq	r4, r0, r8, ror #30
    bb50:	andeq	r3, r0, lr, ror fp
    bb54:	svcmi	0x00f0e92d
    bb58:	stc	6, cr4, [sp, #-112]!	; 0xffffff90
    bb5c:			; <UNDEFINED> instruction: 0xf1018b02
    bb60:	blmi	15cd848 <fchmod@plt+0x15cbc0c>
    bb64:			; <UNDEFINED> instruction: 0xf10db08d
    bb68:	andls	r0, r5, #36, 22	; 0x9000
    bb6c:	ldrbtmi	r4, [sl], #-2645	; 0xfffff5ab
    bb70:	ldmdavs	fp, {r0, r1, r4, r6, r7, fp, ip, lr}
    bb74:			; <UNDEFINED> instruction: 0xf04f930b
    bb78:	blls	60c780 <fchmod@plt+0x60ab44>
    bb7c:	blge	2307a0 <fchmod@plt+0x22eb64>
    bb80:	blmi	14707a0 <fchmod@plt+0x146eb64>
    bb84:	mcr	4, 0, r4, cr8, cr11, {3}
    bb88:			; <UNDEFINED> instruction: 0x46263a10
    bb8c:	blmi	89bec <fchmod@plt+0x87fb0>
    bb90:	rsble	r2, fp, r0, lsl #24
    bb94:	rscsle	r2, r9, sl, lsl #24
    bb98:	cmnle	r4, r0, lsr #24
    bb9c:			; <UNDEFINED> instruction: 0x46347833
    bba0:	svclt	0x00182b00
    bba4:	andle	r2, r5, sl, lsl #22
    bba8:	svccc	0x0001f814
    bbac:	svclt	0x00182b0a
    bbb0:	mvnsle	r2, r0, lsl #22
    bbb4:	strtmi	r9, [r2], -r5, lsl #22
    bbb8:	strtmi	sl, [r1], -sl, lsl #26
    bbbc:	strls	r4, [r0, #-1584]	; 0xfffff9d0
    bbc0:	blls	1b07d0 <fchmod@plt+0x1aeb94>
    bbc4:	ldrbmi	r9, [fp], -r1, lsl #6
    bbc8:	stc2l	7, cr15, [r0], #1020	; 0x3fc
    bbcc:	bcs	2323fc <fchmod@plt+0x2307c0>
    bbd0:			; <UNDEFINED> instruction: 0xf04fd037
    bbd4:	andscs	r0, r0, r0, lsl #16
    bbd8:			; <UNDEFINED> instruction: 0xff2ef7f9
    bbdc:	ldrtmi	r4, [r0], -r5, lsl #12
    bbe0:			; <UNDEFINED> instruction: 0xf80ef7fc
    bbe4:	bl	fe8b240c <fchmod@plt+0xfe8b07d0>
    bbe8:			; <UNDEFINED> instruction: 0xf1ba0a00
    bbec:	ldclle	15, cr0, [sl, #-0]
    bbf0:			; <UNDEFINED> instruction: 0xf10a9004
    bbf4:			; <UNDEFINED> instruction: 0xf7f90002
    bbf8:			; <UNDEFINED> instruction: 0xf04fff1f
    bbfc:	stmdbls	r4, {r0, r1, r2, r3, r5, sl, fp}
    bc00:			; <UNDEFINED> instruction: 0xf04f4652
    bc04:	strmi	r0, [r6], -r0, lsl #18
    bc08:	blgt	89c10 <fchmod@plt+0x87fd4>
    bc0c:	mcr	7, 1, pc, cr8, cr5, {7}	; <UNPREDICTABLE>
    bc10:	andeq	lr, sl, #6144	; 0x1800
    bc14:	andls	pc, r1, r2, lsl #17
    bc18:	rsbvs	r9, lr, sl, lsl #16
    bc1c:			; <UNDEFINED> instruction: 0xf7f93001
    bc20:	bls	2cb854 <fchmod@plt+0x2c9c18>
    bc24:	strmi	r9, [r6], -r9, lsl #18
    bc28:	mrc	7, 0, APSR_nzcv, cr10, cr5, {7}
    bc2c:			; <UNDEFINED> instruction: 0xf8069a0a
    bc30:	adcvs	r9, lr, r2
    bc34:	andls	pc, r0, r5, asr #17
    bc38:	andhi	pc, ip, r5, lsl #17
    bc3c:			; <UNDEFINED> instruction: 0x462f603d
    bc40:	cdp	7, 1, cr14, cr8, cr3, {5}
    bc44:	stmdals	r9, {r4, r9, fp, ip}
    bc48:	mrc	7, 0, APSR_nzcv, cr12, cr5, {7}
    bc4c:	bicle	r2, r0, r0, lsl #16
    bc50:	ldrtmi	r9, [r0], -r5, lsl #22
    bc54:			; <UNDEFINED> instruction: 0xf04f9a06
    bc58:	stmdbls	r8, {r0, fp}
    bc5c:	ldrbmi	r9, [fp], -r2, lsl #6
    bc60:	strtmi	r9, [r2], -r1, lsl #4
    bc64:			; <UNDEFINED> instruction: 0xf7ff9500
    bc68:			; <UNDEFINED> instruction: 0xe7b4fc91
    bc6c:	blmi	51e4d0 <fchmod@plt+0x51c894>
    bc70:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    bc74:	blls	2e5ce4 <fchmod@plt+0x2e40a8>
    bc78:	tstle	r2, sl, asr r0
    bc7c:	ldc	0, cr11, [sp], #52	; 0x34
    bc80:	pop	{r1, r8, r9, fp, pc}
    bc84:	ldmdbmi	r2, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    bc88:	ldmdami	r2, {r0, r2, r9, sp}
    bc8c:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
    bc90:	mcr	7, 0, pc, cr12, cr5, {7}	; <UNPREDICTABLE>
    bc94:	strtmi	r9, [r3], -r7, lsl #20
    bc98:			; <UNDEFINED> instruction: 0x46016812
    bc9c:			; <UNDEFINED> instruction: 0xf7fb9805
    bca0:			; <UNDEFINED> instruction: 0xf7f5fbdb
    bca4:	stmdbmi	ip, {r4, r9, sl, fp, sp, lr, pc}
    bca8:	stmdami	ip, {r0, r2, r9, sp}
    bcac:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
    bcb0:	ldcl	7, cr15, [ip, #980]!	; 0x3d4
    bcb4:	ldmdavs	sl, {r0, r1, r2, r8, r9, fp, ip, pc}
    bcb8:	stmdals	r5, {r0, r9, sl, lr}
    bcbc:	blx	ff349cb2 <fchmod@plt+0xff348076>
    bcc0:	andeq	r0, r0, ip, lsr #3
    bcc4:	andeq	r6, r1, lr, ror r2
    bcc8:			; <UNDEFINED> instruction: 0x000054b8
    bccc:	andeq	r6, r1, ip, ror r1
    bcd0:	strdeq	r4, [r0], -r4	; <UNPREDICTABLE>
    bcd4:	andeq	r3, r0, r2, lsr #20
    bcd8:	andeq	r4, r0, r0, lsl pc
    bcdc:	andeq	r3, r0, r2, lsl #20
    bce0:	svcmi	0x00f0e92d
    bce4:	stc	6, cr4, [sp, #-120]!	; 0xffffff88
    bce8:	ldmdavc	fp, {r2, r8, r9, fp, pc}
    bcec:			; <UNDEFINED> instruction: 0xf8ddb08b
    bcf0:	blcs	2fe78 <fchmod@plt+0x2e23c>
    bcf4:	eorshi	pc, sl, #0
    bcf8:	cdp	8, 0, cr6, cr8, cr11, {0}
    bcfc:	blcs	16744 <fchmod@plt+0x14b08>
    bd00:	eorshi	pc, r9, #0
    bd04:	ldmdavs	fp, {r1, r3, r4, r9, sl, lr}^
    bd08:	mvnsle	r2, r0, lsl #22
    bd0c:	movwls	r1, #40211	; 0x9d13
    bd10:	strcc	pc, [ip, #-2271]!	; 0xfffff721
    bd14:	strge	pc, [ip, #-2271]!	; 0xfffff721
    bd18:	movwls	r4, #29819	; 0x747b
    bd1c:	ldrbtmi	r3, [sl], #804	; 0x324
    bd20:	streq	pc, [ip, -sl, lsl #2]
    bd24:	bcc	44754c <fchmod@plt+0x445910>
    bd28:	ldrcc	pc, [ip, #-2271]	; 0xfffff721
    bd2c:	ldrbtmi	r2, [fp], #-16
    bd30:			; <UNDEFINED> instruction: 0xf7f99306
    bd34:			; <UNDEFINED> instruction: 0xf8dffe81
    bd38:			; <UNDEFINED> instruction: 0xf8d93514
    bd3c:	ldrbtmi	r2, [fp], #-16
    bd40:	bcc	44756c <fchmod@plt+0x445930>
    bd44:	strmi	r2, [r1], -r0, lsl #6
    bd48:	subvs	r6, r3, r3
    bd4c:	andls	r4, r5, r8, lsl #13
    bd50:	andvs	r9, r1, r9, lsl #16
    bd54:	svccc	0x0008f848
    bd58:	sbcvs	r1, sl, fp, lsl #26
    bd5c:	movwls	r7, #38960	; 0x9830
    bd60:			; <UNDEFINED> instruction: 0xf0002800
    bd64:	ldrtmi	r8, [r5], -r3, lsl #1
    bd68:			; <UNDEFINED> instruction: 0xf815e002
    bd6c:	orrslt	r0, r8, r1, lsl #30
    bd70:			; <UNDEFINED> instruction: 0xf7f82104
    bd74:	ldmdblt	r8!, {r0, r1, r2, r3, r4, r6, r7, sl, fp, ip, sp, lr, pc}^
    bd78:	blcs	1f29e2c <fchmod@plt+0x1f281f0>
    bd7c:	blcs	ebb9e4 <fchmod@plt+0xeb9da8>
    bd80:	mvnseq	pc, #3
    bd84:	andcs	fp, r1, #20, 30	; 0x50
    bd88:	blcs	a14590 <fchmod@plt+0xa12954>
    bd8c:	movwcs	fp, #3852	; 0xf0c
    bd90:	movweq	pc, #4098	; 0x1002	; <UNPREDICTABLE>
    bd94:	mvnle	r2, r0, lsl #22
    bd98:	andls	r1, r4, #174080	; 0x2a800
    bd9c:	ldrtmi	sp, [r8], -r6, rrx
    bda0:			; <UNDEFINED> instruction: 0xf944f7fd
    bda4:	ldrtmi	r9, [r1], -r4, lsl #20
    bda8:			; <UNDEFINED> instruction: 0xf7fd4638
    bdac:	ldrtmi	pc, [r8], -fp, lsl #20	; <UNPREDICTABLE>
    bdb0:	blx	6c9dac <fchmod@plt+0x6c8170>
    bdb4:			; <UNDEFINED> instruction: 0x0014f8da
    bdb8:	blx	ffdc9dae <fchmod@plt+0xffdc8172>
    bdbc:	stmdacs	r0, {r2, r9, sl, lr}
    bdc0:	bicshi	pc, fp, r0, asr #32
    bdc4:			; <UNDEFINED> instruction: 0xf7f9202c
    bdc8:	blls	18b6ac <fchmod@plt+0x189a70>
    bdcc:			; <UNDEFINED> instruction: 0xf8da4606
    bdd0:	eorsvs	r0, r3, r4, lsl r0
    bdd4:			; <UNDEFINED> instruction: 0xf890f7fc
    bdd8:	streq	lr, [r1], #-2502	; 0xfffff63a
    bddc:	andvs	pc, r0, r8, asr #17
    bde0:	stmdaeq	r8, {r1, r2, r8, ip, sp, lr, pc}
    bde4:	strmi	lr, [r3], #-2502	; 0xfffff63a
    bde8:	eormi	pc, r9, r6, lsl #17
    bdec:	blcs	ea9ea0 <fchmod@plt+0xea8264>
    bdf0:	msrhi	CPSR_f, r0
    bdf4:			; <UNDEFINED> instruction: 0x2010f8d9
    bdf8:	bcs	1d3a4c <fchmod@plt+0x1d1e10>
    bdfc:	blcs	7ba64 <fchmod@plt+0x79e28>
    be00:	movwcs	fp, #3977	; 0xf89
    be04:	cmnvs	r3, r1, lsl #6
    be08:	svclt	0x00882301
    be0c:	eorcc	pc, r8, r6, lsl #17
    be10:	tsthi	r0, r0, asr #4	; <UNPREDICTABLE>
    be14:	tstcs	r4, r8, lsr #16
    be18:	strcc	r4, [r1, #-1580]	; 0xfffff9d4
    be1c:	stc2	7, cr15, [sl], {248}	; 0xf8
    be20:	mvnsle	r2, r0, lsl #16
    be24:	blcs	a29eb8 <fchmod@plt+0xa2827c>
    be28:	rsbsvs	sp, r0, #46	; 0x2e
    be2c:	andseq	pc, r8, r6, lsl #2
    be30:	blx	ff5c9e2c <fchmod@plt+0xff5c81f0>
    be34:	blcs	b29ec8 <fchmod@plt+0xb2828c>
    be38:	blcs	3baa0 <fchmod@plt+0x39e64>
    be3c:	sbcshi	pc, r5, r0
    be40:			; <UNDEFINED> instruction: 0xf0402b7c
    be44:			; <UNDEFINED> instruction: 0xf8d981ab
    be48:	blcc	117e90 <fchmod@plt+0x116254>
    be4c:	vqdmulh.s<illegal width 8>	d18, d0, d3
    be50:	strcc	r8, [r1], #-437	; 0xfffffe4b
    be54:	tstcs	r4, r0, lsr #16
    be58:	strcc	r4, [r1], #-1574	; 0xfffff9da
    be5c:	stc2l	7, cr15, [sl], #-992	; 0xfffffc20
    be60:	mvnsle	r2, r0, lsl #16
    be64:	stmdacs	r0, {r4, r5, fp, ip, sp, lr}
    be68:	svcge	0x007df47f
    be6c:	andcs	r4, r5, #248, 18	; 0x3e0000
    be70:	ldrbtmi	r4, [r9], #-2296	; 0xfffff708
    be74:			; <UNDEFINED> instruction: 0xf7f54478
    be78:			; <UNDEFINED> instruction: 0xf8d9ed1a
    be7c:	strmi	r2, [r1], -r0
    be80:	beq	fe4476e8 <fchmod@plt+0xfe445aac>
    be84:	blx	ffa49e78 <fchmod@plt+0xffa4823c>
    be88:	strtmi	r4, [r5], -ip, lsr #12
    be8c:			; <UNDEFINED> instruction: 0xf8142104
    be90:			; <UNDEFINED> instruction: 0xf7f80b01
    be94:	stmdacs	r0, {r0, r1, r2, r3, r6, sl, fp, ip, sp, lr, pc}
    be98:			; <UNDEFINED> instruction: 0xf895d1f7
    be9c:			; <UNDEFINED> instruction: 0xf00bb000
    bea0:	blcs	f0ce9c <fchmod@plt+0xf0b260>
    bea4:	tsthi	pc, r0, asr #32	; <UNPREDICTABLE>
    bea8:			; <UNDEFINED> instruction: 0xf1bb786b
    beac:	svclt	0x000c0f3c
    beb0:	andcs	r2, r4, #536870912	; 0x20000000
    beb4:	rsbsvs	r2, r2, #62464	; 0xf400
    beb8:	strcc	fp, [r2, #-3842]	; 0xfffff0fe
    bebc:	andeq	pc, r1, #66	; 0x42
    bec0:	eorle	r6, r6, r2, ror r2
    bec4:	svclt	0x0008459b
    bec8:	eorle	r3, r2, r2, lsl #10
    becc:	rscseq	pc, sp, #3
    bed0:			; <UNDEFINED> instruction: 0xf0002a3c
    bed4:	stmibmi	r0!, {r0, r1, r2, r3, r4, r7, r8, pc}^
    bed8:	stmiami	r0!, {r0, r2, r9, sp}^
    bedc:	ldrbtmi	r4, [r9], #-1573	; 0xfffff9db
    bee0:			; <UNDEFINED> instruction: 0xf7f54478
    bee4:	blmi	ff7c727c <fchmod@plt+0xff7c5640>
    bee8:	andlt	pc, ip, sp, asr #17
    beec:			; <UNDEFINED> instruction: 0xf8cd447b
    bef0:	ldmdbvs	fp, {r3, ip, sp, pc}^
    bef4:	bllt	46630 <fchmod@plt+0x449f4>
    bef8:	ldrdcs	pc, [r0], -r9
    befc:	cfmsub32	mvax0, mvfx4, mvfx8, mvfx1
    bf00:			; <UNDEFINED> instruction: 0xf7fb0a90
    bf04:	bvs	1d0aa10 <fchmod@plt+0x1d08dd4>
    bf08:	movweq	pc, #4163	; 0x1043	; <UNPREDICTABLE>
    bf0c:	blcs	648e0 <fchmod@plt+0x62ca4>
    bf10:			; <UNDEFINED> instruction: 0xf8d9d004
    bf14:	blcs	197f5c <fchmod@plt+0x196320>
    bf18:	rscshi	pc, pc, r0
    bf1c:	tstcs	r4, r8, lsr #16
    bf20:	stc2	7, cr15, [r8], {248}	; 0xf8
    bf24:	rsble	r2, sp, r0, lsl #16
    bf28:	strtmi	r4, [r5], -ip, lsr #12
    bf2c:			; <UNDEFINED> instruction: 0xf8142104
    bf30:			; <UNDEFINED> instruction: 0xf7f80b01
    bf34:	stmdacs	r0, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, fp, ip, sp, lr, pc}
    bf38:	stmdavc	r8!, {r0, r1, r2, r4, r5, r6, r7, r8, ip, lr, pc}
    bf3c:			; <UNDEFINED> instruction: 0xf1a0462c
    bf40:	stmdacs	r0, {r3, r5, r8, r9, fp}
    bf44:			; <UNDEFINED> instruction: 0xf1bbbf18
    bf48:	svclt	0x008c0f01
    bf4c:	bleq	88090 <fchmod@plt+0x86454>
    bf50:	bleq	48094 <fchmod@plt+0x46458>
    bf54:	tstcs	r4, r5, lsl r9
    bf58:	blx	ffb49f42 <fchmod@plt+0xffb48306>
    bf5c:			; <UNDEFINED> instruction: 0xf0402800
    bf60:			; <UNDEFINED> instruction: 0xf81480be
    bf64:			; <UNDEFINED> instruction: 0xf1a00f01
    bf68:	stmdacs	r0, {r3, r5, r8, r9}
    bf6c:	blcs	7bbd4 <fchmod@plt+0x79f98>
    bf70:	strdcs	sp, [r4, -r1]
    bf74:	bleq	186e0c <fchmod@plt+0x1851d0>
    bf78:	blx	ff749f62 <fchmod@plt+0xff748326>
    bf7c:			; <UNDEFINED> instruction: 0xf814b130
    bf80:	tstcs	r4, r1, lsl #30
    bf84:	blx	ff5c9f6e <fchmod@plt+0xff5c8332>
    bf88:	mvnsle	r2, r0, lsl #16
    bf8c:	blcs	a2a020 <fchmod@plt+0xa283e4>
    bf90:	msrhi	CPSR_fsc, r0
    bf94:			; <UNDEFINED> instruction: 0xf0402b29
    bf98:	mrc	1, 0, r8, cr8, cr7, {0}
    bf9c:			; <UNDEFINED> instruction: 0xf7fd0a10
    bfa0:	ldrbmi	pc, [sl], -r5, asr #16	; <UNPREDICTABLE>
    bfa4:	cfmsub32	mvax1, mvfx4, mvfx8, mvfx9
    bfa8:			; <UNDEFINED> instruction: 0xf7fd0a10
    bfac:	vnmls.f16	s30, s16, s22
    bfb0:			; <UNDEFINED> instruction: 0xf7fd0a10
    bfb4:	blls	20a420 <fchmod@plt+0x2087e4>
    bfb8:	beq	fe447820 <fchmod@plt+0xfe445be4>
    bfbc:	tsteq	r8, r6, lsl #2	; <UNPREDICTABLE>
    bfc0:			; <UNDEFINED> instruction: 0xf7fb6ada
    bfc4:	stmdacs	r0, {r0, r2, r3, r7, r8, sl, fp, ip, sp, lr, pc}
    bfc8:	addshi	pc, r4, r0, asr #5
    bfcc:	stmdavc	r8!, {r0, r2, r5, r6, sl, fp, ip}
    bfd0:	strtmi	r2, [ip], -r4, lsl #2
    bfd4:			; <UNDEFINED> instruction: 0xf7f83501
    bfd8:	stmdacs	r0, {r0, r2, r3, r5, r7, r8, r9, fp, ip, sp, lr, pc}
    bfdc:	stmdavc	r3!, {r0, r1, r2, r4, r5, r6, r7, r8, ip, lr, pc}
    bfe0:	svclt	0x00182b2c
    bfe4:			; <UNDEFINED> instruction: 0xf47f2b00
    bfe8:	blcs	37c9c <fchmod@plt+0x36060>
    bfec:	adcshi	pc, lr, r0
    bff0:	stmdavc	r0!, {r0, sl, ip, sp}
    bff4:	strtmi	r2, [r6], -r4, lsl #2
    bff8:			; <UNDEFINED> instruction: 0xf7f83401
    bffc:	stmdacs	r0, {r0, r1, r3, r4, r7, r8, r9, fp, ip, sp, lr, pc}
    c000:			; <UNDEFINED> instruction: 0xe691d1f7
    c004:	teqcs	r8, r8, lsr #16
    c008:	blx	fe549ff2 <fchmod@plt+0xfe5483b6>
    c00c:	orrle	r2, fp, r0, lsl #16
    c010:	andcs	r4, r5, #148, 18	; 0x250000
    c014:	ldrbtmi	r4, [r9], #-2196	; 0xfffff76c
    c018:			; <UNDEFINED> instruction: 0xf7f54478
    c01c:	blmi	fe507144 <fchmod@plt+0xfe505508>
    c020:	ldrdcs	pc, [r0], -r9
    c024:	ldmdbvs	fp, {r0, r1, r3, r4, r5, r6, sl, lr}^
    c028:	cfmsub32	mvax0, mvfx4, mvfx8, mvfx1
    c02c:			; <UNDEFINED> instruction: 0xf7fb0a90
    c030:	ldrb	pc, [r9, -fp, lsr #20]!	; <UNPREDICTABLE>
    c034:	andcs	r2, r3, r1, lsl #6
    c038:	eorcc	pc, r8, r6, lsl #17
    c03c:			; <UNDEFINED> instruction: 0xff68f7fd
    c040:			; <UNDEFINED> instruction: 0xe6e76170
    c044:	stclne	8, cr7, [ip], #-416	; 0xfffffe60
    c048:			; <UNDEFINED> instruction: 0xf0002800
    c04c:	strtmi	r8, [r5], -r9, lsl #1
    c050:			; <UNDEFINED> instruction: 0xf815e002
    c054:	cmplt	r0, r1, lsl #30
    c058:			; <UNDEFINED> instruction: 0xf7f82104
    c05c:	ldmdblt	r0!, {r0, r1, r3, r5, r6, r8, r9, fp, ip, sp, lr, pc}
    c060:			; <UNDEFINED> instruction: 0xf003782b
    c064:	bcs	a0cc58 <fchmod@plt+0xa0b01c>
    c068:	blcs	1f3bcd0 <fchmod@plt+0x1f3a094>
    c06c:	blne	ac0838 <fchmod@plt+0xabebfc>
    c070:	rsbsle	r9, r5, r8, lsl #4
    c074:			; <UNDEFINED> instruction: 0xf1039b06
    c078:	andls	r0, r4, r8, lsl r0
    c07c:			; <UNDEFINED> instruction: 0xffd6f7fc
    c080:	strtmi	r9, [r1], -r8, lsl #20
    c084:			; <UNDEFINED> instruction: 0xf7fd9804
    c088:	stmdals	r4, {r0, r2, r3, r4, r7, fp, ip, sp, lr, pc}
    c08c:			; <UNDEFINED> instruction: 0xf8acf7fd
    c090:	movwcs	r9, #2566	; 0xa06
    c094:	eorcc	pc, r8, r6, lsl #17
    c098:			; <UNDEFINED> instruction: 0xf7fd6a10
    c09c:	stmvs	r3, {r0, r3, r5, r8, r9, sl, fp, ip, sp, lr, pc}
    c0a0:	blcs	a4668 <fchmod@plt+0xa2a2c>
    c0a4:	mrcge	4, 5, APSR_nzcv, cr6, cr15, {3}
    c0a8:	bvs	632cc8 <fchmod@plt+0x63108c>
    c0ac:	mrc2	7, 4, pc, cr12, cr13, {7}
    c0b0:			; <UNDEFINED> instruction: 0xf43f2800
    c0b4:	strmi	sl, [r4], -pc, lsr #29
    c0b8:	stmdami	lr!, {r0, r2, r3, r5, r6, r8, fp, lr}^
    c0bc:	ldrbtmi	r2, [r9], #-517	; 0xfffffdfb
    c0c0:			; <UNDEFINED> instruction: 0xf7f54478
    c0c4:	bls	1c709c <fchmod@plt+0x1c5460>
    c0c8:	strls	r6, [r1], #-2387	; 0xfffff6ad
    c0cc:			; <UNDEFINED> instruction: 0xf8d96a14
    c0d0:	strls	r2, [r0], #-0
    c0d4:	cfmsub32	mvax0, mvfx4, mvfx8, mvfx1
    c0d8:			; <UNDEFINED> instruction: 0xf7fb0a90
    c0dc:	stmdavc	r0!, {r0, r2, r3, r4, r5, r7, r8, fp, ip, sp, lr, pc}
    c0e0:	bleq	186f78 <fchmod@plt+0x18533c>
    c0e4:			; <UNDEFINED> instruction: 0xf1bbe74d
    c0e8:			; <UNDEFINED> instruction: 0xd1250f3d
    c0ec:	strtmi	r2, [r5], -r1, lsl #6
    c0f0:			; <UNDEFINED> instruction: 0xe7136273
    c0f4:	andcs	r4, r5, #96, 16	; 0x600000
    c0f8:	bne	447964 <fchmod@plt+0x445d28>
    c0fc:			; <UNDEFINED> instruction: 0xf7f54478
    c100:	bls	207060 <fchmod@plt+0x205424>
    c104:	ldmdbvs	r3, {r0, r2, r4, r6, r7, r9, fp, sp, lr}^
    c108:	ldrdcs	pc, [r0], -r9
    c10c:	strmi	r9, [r1], -r0, lsl #10
    c110:	beq	fe447978 <fchmod@plt+0xfe445d3c>
    c114:			; <UNDEFINED> instruction: 0xf9e2f7fb
    c118:	ldmdbmi	r8, {r3, r4, r6, r8, r9, sl, sp, lr, pc}^
    c11c:	ldmdami	r8, {r0, r2, r9, sp}^
    c120:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
    c124:	bl	ff0ca100 <fchmod@plt+0xff0c84c4>
    c128:	ldrdcs	pc, [r0], -r9
    c12c:	cfmsub32	mvax0, mvfx4, mvfx8, mvfx1
    c130:			; <UNDEFINED> instruction: 0xf7fb0a90
    c134:	ldrbt	pc, [r1], r9, lsr #19	; <UNPREDICTABLE>
    c138:	andcs	r4, r5, #1343488	; 0x148000
    c13c:	ldrbtmi	r4, [r9], #-2130	; 0xfffff7ae
    c140:			; <UNDEFINED> instruction: 0xf7f54478
    c144:	blmi	148701c <fchmod@plt+0x14853e0>
    c148:	ldrdcs	pc, [r0], -r9
    c14c:	ldmdbvs	fp, {r0, r1, r3, r4, r5, r6, sl, lr}^
    c150:	cfmsub32	mvax0, mvfx4, mvfx8, mvfx1
    c154:			; <UNDEFINED> instruction: 0xf7fb0a90
    c158:	movwcs	pc, #6551	; 0x1997	; <UNPREDICTABLE>
    c15c:			; <UNDEFINED> instruction: 0xe6dd6273
    c160:	andcs	r4, r5, #1228800	; 0x12c000
    c164:	ldrbtmi	r4, [r9], #-2123	; 0xfffff7b5
    c168:	sxtab16	r4, r4, r8, ror #8
    c16c:	ldc	0, cr11, [sp], #44	; 0x2c
    c170:	pop	{r2, r8, r9, fp, pc}
    c174:	strdls	r8, [r9, -r0]
    c178:	stmdbmi	r7, {r1, r3, r6, r7, r8, sl, sp, lr, pc}^
    c17c:	stmdami	r7, {r0, r2, r9, sp}^
    c180:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
    c184:	bl	fe4ca160 <fchmod@plt+0xfe4c8524>
    c188:			; <UNDEFINED> instruction: 0x3014f8da
    c18c:			; <UNDEFINED> instruction: 0xf8d99400
    c190:	strmi	r2, [r1], -r0
    c194:	beq	fe4479fc <fchmod@plt+0xfe445dc0>
    c198:			; <UNDEFINED> instruction: 0xf95ef7fb
    c19c:	andcs	r4, r5, #64, 18	; 0x100000
    c1a0:	ldrbtmi	r4, [r9], #-2112	; 0xfffff7c0
    c1a4:			; <UNDEFINED> instruction: 0xf7f54478
    c1a8:	ldmdavs	r3!, {r1, r7, r8, r9, fp, sp, lr, pc}^
    c1ac:	ldrdcs	pc, [r0], -r9
    c1b0:			; <UNDEFINED> instruction: 0x4601685b
    c1b4:	beq	fe447a1c <fchmod@plt+0xfe445de0>
    c1b8:			; <UNDEFINED> instruction: 0xf94ef7fb
    c1bc:	andcs	r4, r5, #950272	; 0xe8000
    c1c0:	ldrbtmi	r4, [r9], #-2106	; 0xfffff7c6
    c1c4:			; <UNDEFINED> instruction: 0xe6564478
    c1c8:	andcs	r4, r5, #933888	; 0xe4000
    c1cc:	strtcs	r4, [r0], #-2105	; 0xfffff7c7
    c1d0:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
    c1d4:	bl	1aca1b0 <fchmod@plt+0x1ac8574>
    c1d8:			; <UNDEFINED> instruction: 0xf8d94b37
    c1dc:	ldrbtmi	r2, [fp], #-0
    c1e0:	ldmdbvs	fp, {sl, ip, pc}^
    c1e4:	cfmsub32	mvax0, mvfx4, mvfx8, mvfx1
    c1e8:			; <UNDEFINED> instruction: 0xf7fb0a90
    c1ec:	ldmdbmi	r3!, {r0, r2, r4, r5, r8, fp, ip, sp, lr, pc}
    c1f0:	ldmdami	r3!, {r0, r2, r9, sp}
    c1f4:	ldrbtmi	r2, [r9], #-1065	; 0xfffffbd7
    c1f8:			; <UNDEFINED> instruction: 0xf7f54478
    c1fc:	blmi	c86f64 <fchmod@plt+0xc85328>
    c200:	ldrdcs	pc, [r0], -r9
    c204:	strls	r4, [r0], #-1147	; 0xfffffb85
    c208:			; <UNDEFINED> instruction: 0x4601695b
    c20c:	beq	fe447a74 <fchmod@plt+0xfe445e38>
    c210:			; <UNDEFINED> instruction: 0xf922f7fb
    c214:	andcs	r4, r5, #44, 18	; 0xb0000
    c218:	ldrbtmi	r4, [r9], #-2092	; 0xfffff7d4
    c21c:	ldrbtmi	r9, [r8], #-772	; 0xfffffcfc
    c220:	bl	114a1fc <fchmod@plt+0x11485c0>
    c224:	blls	11ead4 <fchmod@plt+0x11ce98>
    c228:			; <UNDEFINED> instruction: 0xf8cd447a
    c22c:	movwls	fp, #4096	; 0x1000
    c230:			; <UNDEFINED> instruction: 0xf8d96953
    c234:	strmi	r2, [r1], -r0
    c238:	beq	fe447aa0 <fchmod@plt+0xfe445e64>
    c23c:			; <UNDEFINED> instruction: 0xf90cf7fb
    c240:	strdeq	r9, [r5], -ip
    c244:	strdeq	r9, [r5], -r6
    c248:	andeq	r9, r5, r6, ror #21
    c24c:	andeq	r5, r0, sl, lsr #3
    c250:	andeq	r4, r0, r6, lsl #27
    c254:	andeq	r3, r0, ip, lsr r8
    c258:	andeq	r4, r0, sl, ror lr
    c25c:	ldrdeq	r3, [r0], -r0
    c260:	andeq	r9, r5, r8, lsr #18
    c264:	andeq	r4, r0, lr, lsr #28
    c268:	muleq	r0, r8, r6
    c26c:	strdeq	r9, [r5], -r0
    c270:	andeq	r4, r0, sl, lsl #24
    c274:	strdeq	r3, [r0], -r0
    c278:			; <UNDEFINED> instruction: 0x000035b4
    c27c:	strdeq	r4, [r0], -r4	; <UNPREDICTABLE>
    c280:	andeq	r3, r0, lr, lsl #11
    c284:	andeq	r4, r0, lr, ror #24
    c288:	andeq	r3, r0, r0, ror r5
    c28c:	andeq	r9, r5, r8, asr #13
    c290:	andeq	r4, r0, lr, lsl #22
    c294:	andeq	r3, r0, r8, asr #10
    c298:	andeq	r4, r0, r4, asr #21
    c29c:	andeq	r3, r0, lr, lsr #10
    c2a0:	andeq	r4, r0, r6, ror sp
    c2a4:	andeq	r3, r0, ip, lsl #10
    c2a8:	muleq	r0, r6, sp
    c2ac:	andeq	r3, r0, ip, ror #9
    c2b0:	ldrdeq	r4, [r0], -ip
    c2b4:	ldrdeq	r3, [r0], -lr
    c2b8:	andeq	r9, r5, r6, lsr r6
    c2bc:			; <UNDEFINED> instruction: 0x00004cb6
    c2c0:			; <UNDEFINED> instruction: 0x000034b8
    c2c4:	andeq	r9, r5, r0, lsl r6
    c2c8:	strdeq	r4, [r0], -sl
    c2cc:	muleq	r0, r2, r4
    c2d0:	andeq	r9, r5, ip, ror #11
    c2d4:	mvnsmi	lr, sp, lsr #18
    c2d8:	addlt	r4, r2, r7, lsl r6
    c2dc:	movwls	r6, #6226	; 0x1852
    c2e0:	ldrtle	r0, [r0], #-1875	; 0xfffff8ad
    c2e4:	strmi	sl, [r5], -r1, lsl #28
    c2e8:			; <UNDEFINED> instruction: 0xf000e00b
    c2ec:	pkhtbmi	pc, r0, r7, asr #22	; <UNPREDICTABLE>
    c2f0:	strtmi	fp, [r0], -r0, lsl #19
    c2f4:	blx	ffcca2e2 <fchmod@plt+0xffcc86a6>
    c2f8:	strtmi	r4, [r8], -r1, lsl #12
    c2fc:	blx	1c48306 <fchmod@plt+0x1c466ca>
    c300:	ldrtmi	fp, [r0], -r8, lsr #3
    c304:			; <UNDEFINED> instruction: 0xf90cf7ff
    c308:	stmdacs	r0, {r2, r9, sl, lr}
    c30c:	andlt	sp, r2, sp, ror #3
    c310:	ldrhhi	lr, [r0, #141]!	; 0x8d
    c314:	andcs	r4, r5, #294912	; 0x48000
    c318:	ldrbtmi	r4, [r9], #-2066	; 0xfffff7ee
    c31c:			; <UNDEFINED> instruction: 0xf7f54478
    c320:	strbmi	lr, [r3], -r6, asr #21
    c324:	strmi	r4, [r1], -r2, lsr #12
    c328:			; <UNDEFINED> instruction: 0xf7fb4638
    c32c:	stmdbmi	lr, {r0, r2, r4, r7, fp, ip, sp, lr, pc}
    c330:	stmdami	lr, {r0, r2, r9, sp}
    c334:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
    c338:	b	fee4a314 <fchmod@plt+0xfee486d8>
    c33c:	strmi	r4, [r1], -r2, lsr #12
    c340:			; <UNDEFINED> instruction: 0xf7fb4638
    c344:	stmdbmi	sl, {r0, r3, r7, fp, ip, sp, lr, pc}
    c348:	stmdami	sl, {r0, r2, r9, sp}
    c34c:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
    c350:	b	feb4a32c <fchmod@plt+0xfeb486f0>
    c354:	ldmdavs	sl, {r3, r8, r9, fp, ip, pc}
    c358:	ldrtmi	r4, [r8], -r1, lsl #12
    c35c:			; <UNDEFINED> instruction: 0xf87cf7fb
    c360:	andeq	r4, r0, lr, ror #24
    c364:	muleq	r0, r4, r3
    c368:	andeq	r4, r0, r0, lsl #25
    c36c:	andeq	r3, r0, sl, ror r3
    c370:	andeq	r4, r0, ip, asr #14
    c374:	andeq	r3, r0, r2, ror #6
    c378:	mvnsmi	lr, #737280	; 0xb4000
    c37c:	stmdami	fp!, {r1, r2, r9, sl, lr}
    c380:	stmdbmi	fp!, {r0, r1, r2, r7, ip, sp, pc}
    c384:	ldrbtmi	r4, [r8], #-1681	; 0xfffff96f
    c388:	stcls	8, cr6, [lr], {82}	; 0x52
    c38c:	stmdavs	r9, {r0, r6, fp, ip, lr}
    c390:			; <UNDEFINED> instruction: 0xf04f9105
    c394:	movwls	r0, #4352	; 0x1100
    c398:	ldrtle	r0, [r9], #-1875	; 0xfffff8ad
    c39c:			; <UNDEFINED> instruction: 0xf10daf01
    c3a0:	and	r0, fp, r8, lsl #16
    c3a4:			; <UNDEFINED> instruction: 0xf0004641
    c3a8:	strmi	pc, [r4], -r9, ror #20
    c3ac:			; <UNDEFINED> instruction: 0x4631b1b8
    c3b0:	blx	11c83ba <fchmod@plt+0x11c677e>
    c3b4:	strtmi	fp, [r0], -r0, lsl #6
    c3b8:	blx	1a483c2 <fchmod@plt+0x1a46786>
    c3bc:			; <UNDEFINED> instruction: 0xf7ff4638
    c3c0:	strmi	pc, [r5], -pc, lsr #17
    c3c4:	mvnle	r2, r0, lsl #16
    c3c8:	blmi	65ec38 <fchmod@plt+0x65cffc>
    c3cc:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    c3d0:	blls	166440 <fchmod@plt+0x164804>
    c3d4:	qsuble	r4, sl, r7
    c3d8:	pop	{r0, r1, r2, ip, sp, pc}
    c3dc:	ldmdbmi	r6, {r4, r5, r6, r7, r8, r9, pc}
    c3e0:	ldmdami	r6, {r0, r2, r9, sp}
    c3e4:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
    c3e8:	b	184a3c4 <fchmod@plt+0x1848788>
    c3ec:	strtmi	r9, [sl], -r4, lsl #22
    c3f0:	strbmi	r4, [r8], -r1, lsl #12
    c3f4:			; <UNDEFINED> instruction: 0xf830f7fb
    c3f8:	andcs	r4, r5, #278528	; 0x44000
    c3fc:	ldrbtmi	r4, [r9], #-2065	; 0xfffff7ef
    c400:			; <UNDEFINED> instruction: 0xf7f54478
    c404:			; <UNDEFINED> instruction: 0x462aea54
    c408:	strbmi	r4, [r8], -r1, lsl #12
    c40c:			; <UNDEFINED> instruction: 0xf824f7fb
    c410:	andcs	r4, r5, #212992	; 0x34000
    c414:	ldrbtmi	r4, [r9], #-2061	; 0xfffff7f3
    c418:			; <UNDEFINED> instruction: 0xf7f54478
    c41c:	stmdavs	r2!, {r3, r6, r9, fp, sp, lr, pc}
    c420:	strbmi	r4, [r8], -r1, lsl #12
    c424:			; <UNDEFINED> instruction: 0xf818f7fb
    c428:	b	134a404 <fchmod@plt+0x13487c8>
    c42c:	andeq	r5, r1, r6, ror #20
    c430:	andeq	r0, r0, ip, lsr #3
    c434:	andeq	r5, r1, r0, lsr #20
    c438:	strdeq	r4, [r0], -r4	; <UNPREDICTABLE>
    c43c:	andeq	r3, r0, sl, asr #5
    c440:	andeq	r4, r0, r2, lsl ip
    c444:			; <UNDEFINED> instruction: 0x000032b0
    c448:	andeq	r4, r0, r2, lsl #13
    c44c:	muleq	r0, r8, r2
    c450:			; <UNDEFINED> instruction: 0x460db538
    c454:	cmnlt	r1, r1, lsl #16
    c458:	and	r4, r2, r4, lsl #12
    c45c:	strcc	r6, [ip], #-2273	; 0xfffff71f
    c460:	stmiavs	r2!, {r0, r3, r4, r5, r8, ip, sp, pc}
    c464:			; <UNDEFINED> instruction: 0xf7f54628
    c468:	stmdacs	r0, {r1, r4, r5, r6, r7, r9, fp, sp, lr, pc}
    c46c:			; <UNDEFINED> instruction: 0x4620d1f6
    c470:			; <UNDEFINED> instruction: 0x460cbd38
    c474:	ldclt	6, cr4, [r8, #-128]!	; 0xffffff80
    c478:	mvnsmi	lr, #737280	; 0xb4000
    c47c:	ldmdavs	r3, {r2, r4, r9, sl, lr}
    c480:	strmi	r4, [pc], -r6, lsl #12
    c484:	movwcs	fp, #787	; 0x313
    c488:	svcne	0x0004f852
    c48c:	addseq	r3, r8, r1, lsl #6
    c490:	mvnsle	r2, r0, lsl #18
    c494:			; <UNDEFINED> instruction: 0xf7f96033
    c498:	stmdavs	r3!, {r0, r3, r4, r5, r6, r8, fp, ip, sp, lr, pc}
    c49c:	rsbsvs	r4, r0, r5, lsl #12
    c4a0:			; <UNDEFINED> instruction: 0xf64fb193
    c4a4:			; <UNDEFINED> instruction: 0xf6cf79fc
    c4a8:	bl	fea6acac <fchmod@plt+0xfea69070>
    c4ac:	strcc	r0, [r4], #-2308	; 0xfffff6fc
    c4b0:	ldmdavs	r5!, {sp, lr, pc}^
    c4b4:	bl	25dd1c <fchmod@plt+0x25c0e0>
    c4b8:	ldrmi	r0, [r8, r4, lsl #16]!
    c4bc:	blcc	14a614 <fchmod@plt+0x1489d8>
    c4c0:	andeq	pc, r8, r5, asr #16
    c4c4:	mvnsle	r2, r0, lsl #22
    c4c8:	mvnshi	lr, #12386304	; 0xbd0000
    c4cc:			; <UNDEFINED> instruction: 0xe7e14618
    c4d0:	addlt	fp, r2, r0, ror r5
    c4d4:			; <UNDEFINED> instruction: 0xf7fb4605
    c4d8:	strcs	pc, [r0], #-3611	; 0xfffff1e5
    c4dc:	addeq	r6, r0, r8, lsr #32
    c4e0:			; <UNDEFINED> instruction: 0xf954f7f9
    c4e4:			; <UNDEFINED> instruction: 0xf7fb6068
    c4e8:			; <UNDEFINED> instruction: 0x4606fe19
    c4ec:	stmdavs	fp!, {r0, r1, sp, lr, pc}^
    c4f0:	eoreq	pc, r4, r3, asr #16
    c4f4:	ldrtmi	r3, [r0], -r1, lsl #8
    c4f8:	mrc2	7, 1, pc, cr14, cr11, {7}
    c4fc:	mvnsle	r2, r0, lsl #16
    c500:			; <UNDEFINED> instruction: 0xf7fb4630
    c504:	stmdavs	fp!, {r0, r5, r6, r9, sl, fp, ip, sp, lr, pc}
    c508:	smlatble	r1, r3, r2, r4
    c50c:	ldcllt	0, cr11, [r0, #-8]!
    c510:	cmpcs	sp, r5, lsl #20
    c514:	movwls	r4, #6149	; 0x1805
    c518:	blmi	15d708 <fchmod@plt+0x15bacc>
    c51c:	strls	r4, [r0], #-1144	; 0xfffffb88
    c520:			; <UNDEFINED> instruction: 0xf7f8447b
    c524:	svclt	0x0000fcf3
    c528:	andeq	r4, r0, r4, lsl #23
    c52c:	andeq	r4, r0, r0, ror #22
    c530:	andeq	r4, r0, r8, lsr #22
    c534:	blcs	26548 <fchmod@plt+0x2490c>
    c538:	push	{r1, r4, r8, sl, fp, ip, lr, pc}
    c53c:			; <UNDEFINED> instruction: 0x460541f0
    c540:	ldrmi	r4, [r7], -r8, lsl #13
    c544:	stmdavs	lr!, {sl, sp}^
    c548:			; <UNDEFINED> instruction: 0x4628463a
    c54c:	eorne	pc, r4, r6, asr r8	; <UNPREDICTABLE>
    c550:	tstlt	r9, r1, lsl #8
    c554:	stmdavs	fp!, {r6, r7, r8, r9, sl, lr}
    c558:	lfmle	f4, 2, [r4], #652	; 0x28c
    c55c:	ldrhhi	lr, [r0, #141]!	; 0x8d
    c560:	svclt	0x00004770
    c564:	andcs	r4, r4, #11534336	; 0xb00000
    c568:	stmdavs	r0, {r0, fp, sp, lr}^
    c56c:	bllt	14a548 <fchmod@plt+0x14890c>
    c570:	strcs	fp, [r0, #-1336]	; 0xfffffac8
    c574:	andvs	r4, r5, r4, lsl #12
    c578:			; <UNDEFINED> instruction: 0xf7f56840
    c57c:	rsbvs	lr, r5, r2, asr r9
    c580:	svclt	0x0000bd38
    c584:	addlt	fp, r2, r0, lsl r5
    c588:	stmdavs	r3, {r2, r6, r8, r9, fp, ip, sp, lr}^
    c58c:	ldmvs	ip, {r2, r3, r5, r6, r7, r8, fp, ip, sp, pc}
    c590:	stmvs	r3, {r2, r3, r5, r7, r8, fp, ip, sp, pc}
    c594:	cmnmi	pc, #50331648	; 0x3000000	; <UNPREDICTABLE>
    c598:	svcvc	0x0080f5b3
    c59c:			; <UNDEFINED> instruction: 0xf5b3d006
    c5a0:	svclt	0x00087f00
    c5a4:	tstle	sl, r1
    c5a8:	ldclt	0, cr11, [r0, #-8]
    c5ac:			; <UNDEFINED> instruction: 0xf7fb6808
    c5b0:	stmdacs	r1, {r0, r1, r4, r6, sl, fp, ip, sp, lr, pc}
    c5b4:	andcs	fp, r0, ip, asr #31
    c5b8:	andlt	r2, r2, r1
    c5bc:	bne	ff43ba04 <fchmod@plt+0xff439dc8>
    c5c0:			; <UNDEFINED> instruction: 0xf080fab0
    c5c4:	andlt	r0, r2, r0, asr #18
    c5c8:	ldmdavs	r1, {r4, r8, sl, fp, ip, sp, pc}^
    c5cc:	ldmdavs	r8, {r9, sp}^
    c5d0:	ldmib	ip, {r0, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    c5d4:			; <UNDEFINED> instruction: 0xf080fab0
    c5d8:	andlt	r0, r2, r0, asr #18
    c5dc:	bmi	17ba24 <fchmod@plt+0x179de8>
    c5e0:	stmdami	r5, {r1, r4, r5, r7, r8, sp}
    c5e4:	ldrbtmi	r9, [sl], #-768	; 0xfffffd00
    c5e8:	ldrbtmi	r4, [r8], #-2820	; 0xfffff4fc
    c5ec:			; <UNDEFINED> instruction: 0xf7f8447b
    c5f0:	svclt	0x0000fc8d
    c5f4:	andeq	r4, r0, lr, lsl #23
    c5f8:	strdeq	r4, [r0], -lr
    c5fc:	andeq	r4, r0, ip, asr #21
    c600:	addvs	r2, r1, r0, lsl #6
    c604:	movwcc	lr, #2496	; 0x9c0
    c608:	stmib	r0, {r0, r1, r7, r8, pc}^
    c60c:	ldrbmi	r3, [r0, -r4, lsl #6]!
    c610:	ldrblt	r7, [r0, #2819]!	; 0xb03
    c614:	addlt	r4, r7, r4, lsl #12
    c618:	eorsle	r2, ip, r0, lsl #22
    c61c:	blvc	18667ac <fchmod@plt+0x1864b70>
    c620:	ldmiblt	r1!, {r0, r1, r4, r7, fp, sp, lr}
    c624:	blcs	5b230 <fchmod@plt+0x595f4>
    c628:	stmiavs	r3!, {r0, r2, r4, r8, fp, ip, lr, pc}
    c62c:	strle	r0, [pc, #-1499]!	; c059 <fchmod@plt+0xa41d>
    c630:			; <UNDEFINED> instruction: 0xf7fb6820
    c634:	stmdavs	r3!, {r0, r5, r6, sl, fp, ip, sp, lr, pc}^
    c638:	bllt	13668b4 <fchmod@plt+0x1364c78>
    c63c:	stc2	7, cr15, [ip], {251}	; 0xfb
    c640:	stcle	8, cr2, [r5, #-4]!
    c644:			; <UNDEFINED> instruction: 0xf7fd2005
    c648:	strmi	pc, [r3], -r3, ror #24
    c64c:	rsbvs	r4, r3, r8, lsr #12
    c650:	blcs	846c8 <fchmod@plt+0x82a8c>
    c654:	ldmdavs	r0, {r2, r3, r4, r8, ip, lr, pc}^
    c658:	blx	ff1ca656 <fchmod@plt+0xff1c8a1a>
    c65c:	andcs	r4, r5, #557056	; 0x88000
    c660:			; <UNDEFINED> instruction: 0x46054479
    c664:	ldrbtmi	r4, [r8], #-2081	; 0xfffff7df
    c668:	stmdb	r0!, {r0, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    c66c:	strls	r6, [r3, #-2150]	; 0xfffff79a
    c670:	orrvs	pc, r0, #1325400064	; 0x4f000000
    c674:	ldrmi	r6, [r9], -r5, lsr #16
    c678:	andcs	r4, r1, #7424	; 0x1d00
    c67c:	ldrbtmi	r6, [ip], #-2166	; 0xfffff78a
    c680:	rsbeq	lr, r1, sp, lsl #17
    c684:			; <UNDEFINED> instruction: 0xf7f54620
    c688:	strtmi	lr, [r0], -lr, asr #21
    c68c:	ldcllt	0, cr11, [r0, #28]!
    c690:	andlt	r2, r7, r0
    c694:	stmdavs	r0, {r4, r5, r6, r7, r8, sl, fp, ip, sp, pc}
    c698:			; <UNDEFINED> instruction: 0xff86f7fa
    c69c:	stmdacs	r0, {r0, r2, r9, sl, lr}
    c6a0:	stmdavs	r3!, {r2, r3, r4, r5, r7, ip, lr, pc}^
    c6a4:			; <UNDEFINED> instruction: 0xb1e3689b
    c6a8:	ldrbtmi	r4, [lr], #-3602	; 0xfffff1ee
    c6ac:	andcs	r4, r5, #294912	; 0x48000
    c6b0:	ldrbtmi	r4, [r9], #-2066	; 0xfffff7ee
    c6b4:			; <UNDEFINED> instruction: 0xf7f54478
    c6b8:	stmdavs	r7!, {r1, r3, r4, r5, r6, r7, fp, sp, lr, pc}^
    c6bc:	vst3.8	{d25,d27,d29}, [pc], r4
    c6c0:	stmdavs	r5!, {r7, r8, r9, sp, lr}
    c6c4:	stcmi	6, cr4, [lr], {25}
    c6c8:	ldmdavs	pc!, {r0, r9, sp}^	; <UNPREDICTABLE>
    c6cc:	strls	r4, [r1, #-1148]	; 0xfffffb84
    c6d0:	strls	r9, [r3, -r2, lsl #12]
    c6d4:	strtmi	r9, [r0], -r0
    c6d8:	b	fe94a6b4 <fchmod@plt+0xfe948a78>
    c6dc:	andlt	r4, r7, r0, lsr #12
    c6e0:	mcrmi	13, 0, fp, cr8, cr0, {7}
    c6e4:			; <UNDEFINED> instruction: 0xe7e1447e
    c6e8:	ldrdeq	r4, [r0], -r8
    c6ec:	andeq	r3, r0, sl, asr #32
    c6f0:	andeq	r9, r5, r6, asr #3
    c6f4:	strheq	r4, [r0], -sl
    c6f8:	andeq	r4, r0, r6, asr sl
    c6fc:	strdeq	r2, [r0], -ip
    c700:	andeq	r9, r5, r8, ror r1
    c704:			; <UNDEFINED> instruction: 0x000012b0
    c708:			; <UNDEFINED> instruction: 0x4604b538
    c70c:	ldrmi	r6, [r0], -r1, lsr #32
    c710:	blx	ffbca70e <fchmod@plt+0xffbc8ad2>
    c714:	andcs	r6, r0, #10682368	; 0xa30000
    c718:	ldrbeq	r8, [fp, r2, lsr #3]
    c71c:	ldrle	r6, [r0, #-96]	; 0xffffffa0
    c720:	strmi	r4, [r5], -sl, lsl #18
    c724:	ldrbtmi	r6, [r9], #-2080	; 0xfffff7e0
    c728:	b	bca704 <fchmod@plt+0xbc8ac8>
    c72c:	movwcs	fp, #4360	; 0x1108
    c730:	stmdbmi	r7, {r0, r1, r5, r8, r9, ip, sp, lr}
    c734:	ldrbtmi	r6, [r9], #-2152	; 0xfffff798
    c738:	b	9ca714 <fchmod@plt+0x9c8ad8>
    c73c:	movwcs	fp, #4360	; 0x1108
    c740:	strtmi	r7, [r0], -r3, ror #6
    c744:	ldrhtmi	lr, [r8], -sp
    c748:	svclt	0x0062f7ff
    c74c:	andeq	r4, r0, r6, asr #20
    c750:	andeq	r4, r0, r6, lsr sl
    c754:	addlt	fp, r2, r0, lsl r5
    c758:	strmi	r4, [r8], -r4, lsl #12
    c75c:			; <UNDEFINED> instruction: 0xf7f99201
    c760:	bls	8a81c <fchmod@plt+0x88be0>
    c764:	strtmi	r4, [r0], -r1, lsl #12
    c768:	pop	{r1, ip, sp, pc}
    c76c:	bfi	r4, r0, #0, #12
    c770:			; <UNDEFINED> instruction: 0x460db570
    c774:	teqcs	sl, r6, lsl #12
    c778:			; <UNDEFINED> instruction: 0xf7f54628
    c77c:			; <UNDEFINED> instruction: 0x4604e95c
    c780:	blne	1078cc8 <fchmod@plt+0x107708c>
    c784:			; <UNDEFINED> instruction: 0xf7f94628
    c788:	strcc	pc, [r1], #-2081	; 0xfffff7df
    c78c:	strmi	r4, [r1], -r2, lsr #12
    c790:	pop	{r4, r5, r9, sl, lr}
    c794:			; <UNDEFINED> instruction: 0xe7b74070
    c798:			; <UNDEFINED> instruction: 0xf7f94628
    c79c:	strtmi	pc, [r2], -pc, lsl #16
    c7a0:	ldrtmi	r4, [r0], -r1, lsl #12
    c7a4:	ldrhtmi	lr, [r0], #-141	; 0xffffff73
    c7a8:	svclt	0x0000e7ae
    c7ac:			; <UNDEFINED> instruction: 0x460db570
    c7b0:	strmi	r7, [r4], -r3, lsl #22
    c7b4:	ldrmi	r6, [r6], -r9, lsl #16
    c7b8:	stmdavs	r9, {fp, sp, lr}^
    c7bc:			; <UNDEFINED> instruction: 0xf7f5b933
    c7c0:	blx	fec467d8 <fchmod@plt+0xfec44b9c>
    c7c4:	stmdbeq	r0, {r7, ip, sp, lr, pc}^
    c7c8:			; <UNDEFINED> instruction: 0xbd70b940
    c7cc:			; <UNDEFINED> instruction: 0xf7f52200
    c7d0:	blx	fec46b50 <fchmod@plt+0xfec44f14>
    c7d4:	stmdbeq	r0, {r7, ip, sp, lr, pc}^
    c7d8:	rscsle	r2, r6, r0, lsl #16
    c7dc:			; <UNDEFINED> instruction: 0x462968f2
    c7e0:	pop	{r5, r9, sl, lr}
    c7e4:	uxtab16	r4, sp, r0
    c7e8:	ldrlt	r7, [r0, #-2819]	; 0xfffff4fd
    c7ec:	tstlt	fp, r4, lsl #12
    c7f0:	ldc2	7, cr15, [r4], {251}	; 0xfb
    c7f4:	ldflts	f6, [r0, #-128]	; 0xffffff80
    c7f8:			; <UNDEFINED> instruction: 0xf7fb6800
    c7fc:	andcc	pc, r8, sp, ror fp	; <UNPREDICTABLE>
    c800:	ldflts	f6, [r0, #-384]	; 0xfffffe80
    c804:			; <UNDEFINED> instruction: 0x4605b538
    c808:	ldmdblt	fp, {r0, r1, r8, r9, fp, ip, sp, lr}
    c80c:			; <UNDEFINED> instruction: 0xf7ffe016
    c810:	ldmdblt	r0, {r0, r2, r3, r6, r7, r8, r9, sl, fp, ip, sp, lr, pc}^
    c814:			; <UNDEFINED> instruction: 0xf7fb6928
    c818:	strmi	pc, [r4], -pc, lsr #25
    c81c:			; <UNDEFINED> instruction: 0xf1044628
    c820:	strtmi	r0, [r1], -ip, lsr #4
    c824:	mvnsle	r2, r0, lsl #24
    c828:	strtmi	r2, [r0], -r0, lsl #8
    c82c:	stmdavs	r3!, {r3, r4, r5, r8, sl, fp, ip, sp, pc}^
    c830:	cmnvs	fp, r2, lsr #23
    c834:	mcr2	7, 5, pc, cr6, cr15, {7}	; <UNPREDICTABLE>
    c838:	mvnsle	r2, r0, lsl #16
    c83c:	strtmi	r6, [r8], -ip, ror #18
    c840:	stccs	6, cr4, [r0], {33}	; 0x21
    c844:			; <UNDEFINED> instruction: 0xe7efd1f3
    c848:			; <UNDEFINED> instruction: 0x4604b510
    c84c:			; <UNDEFINED> instruction: 0xf7fb6900
    c850:	movwcs	pc, #3259	; 0xcbb	; <UNPREDICTABLE>
    c854:	movwcc	lr, #18884	; 0x49c4
    c858:	svclt	0x0000bd10
    c85c:			; <UNDEFINED> instruction: 0x4604b538
    c860:	strcs	r6, [r0, #-2048]	; 0xfffff800
    c864:	svc	0x00dcf7f4
    c868:	stmib	r4, {r5, r8, fp, sp, lr}^
    c86c:			; <UNDEFINED> instruction: 0x81a55500
    c870:	stc2	7, cr15, [sl], #1004	; 0x3ec
    c874:	strpl	lr, [r4, #-2500]	; 0xfffff63c
    c878:	svclt	0x0000bd38
    c87c:	blmi	7df0fc <fchmod@plt+0x7dd4c0>
    c880:	ldrbtmi	fp, [sl], #-1392	; 0xfffffa90
    c884:	strmi	fp, [sp], -r8, lsl #1
    c888:	ldmpl	r3, {r0, r9, sl, fp, sp, pc}^
    c88c:	strcs	r4, [r0], #-1537	; 0xfffff9ff
    c890:	ldmdavs	fp, {r4, r5, r9, sl, lr}
    c894:			; <UNDEFINED> instruction: 0xf04f9307
    c898:	vst2.8	{d16-d19}, [pc], r0
    c89c:	stmib	sp, {r7, r8, r9, ip, sp, lr}^
    c8a0:			; <UNDEFINED> instruction: 0xf8ad4401
    c8a4:	stmib	sp, {r4, lr}^
    c8a8:	movwls	r4, #13317	; 0x3405
    c8ac:			; <UNDEFINED> instruction: 0xff60f7ff
    c8b0:	ldmib	sp, {r6, r7, r8, fp, ip, sp, pc}^
    c8b4:	stmvs	fp, {r0, r8}
    c8b8:			; <UNDEFINED> instruction: 0xf7fbb183
    c8bc:			; <UNDEFINED> instruction: 0x4604fc17
    c8c0:			; <UNDEFINED> instruction: 0xf7ff4630
    c8c4:	bmi	3cc7f8 <fchmod@plt+0x3cabbc>
    c8c8:	ldrbtmi	r4, [sl], #-2828	; 0xfffff4f4
    c8cc:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    c8d0:	subsmi	r9, sl, r7, lsl #22
    c8d4:	strtmi	sp, [r0], -sp, lsl #2
    c8d8:	ldcllt	0, cr11, [r0, #-32]!	; 0xffffffe0
    c8dc:	blx	fe7ca8d2 <fchmod@plt+0xfe7c8c96>
    c8e0:	strb	r4, [sp, r4, lsl #12]!
    c8e4:	strmi	r4, [r2], -r7, lsl #18
    c8e8:	ldrbtmi	r4, [r9], #-1576	; 0xfffff9d8
    c8ec:	stc2l	7, cr15, [r6, #992]!	; 0x3e0
    c8f0:			; <UNDEFINED> instruction: 0xf7f4e7e6
    c8f4:	svclt	0x0000efe8
    c8f8:	andeq	r5, r1, sl, ror #10
    c8fc:	andeq	r0, r0, ip, lsr #3
    c900:	andeq	r5, r1, r2, lsr #10
    c904:	ldrdeq	r2, [r0], -lr
    c908:			; <UNDEFINED> instruction: 0x4617b5f0
    c90c:	addlt	r4, r9, pc, lsl sl
    c910:			; <UNDEFINED> instruction: 0x460d4b1f
    c914:	strcs	r4, [r0], #-1146	; 0xfffffb86
    c918:	ldmpl	r3, {r0, r9, sl, fp, sp, pc}^
    c91c:	movwls	r6, #30747	; 0x781b
    c920:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    c924:	orrvc	pc, r0, #1325400064	; 0x4f000000
    c928:	strmi	lr, [r1], #-2509	; 0xfffff633
    c92c:	andsmi	pc, r0, sp, lsr #17
    c930:	strmi	lr, [r5], #-2509	; 0xfffff633
    c934:			; <UNDEFINED> instruction: 0xf7f89303
    c938:	strtmi	pc, [sl], -r1, asr #30
    c93c:	ldrtmi	r4, [r0], -r1, lsl #12
    c940:	mcr2	7, 7, pc, cr2, cr15, {7}	; <UNPREDICTABLE>
    c944:	ldmib	sp, {r6, r7, r8, fp, ip, sp, pc}^
    c948:	stmvs	fp, {r0, r8}
    c94c:			; <UNDEFINED> instruction: 0xf7fbb183
    c950:	strmi	pc, [r4], -sp, asr #23
    c954:			; <UNDEFINED> instruction: 0xf7ff4630
    c958:	bmi	3cc764 <fchmod@plt+0x3cab28>
    c95c:	ldrbtmi	r4, [sl], #-2828	; 0xfffff4f4
    c960:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    c964:	subsmi	r9, sl, r7, lsl #22
    c968:	strtmi	sp, [r0], -sp, lsl #2
    c96c:	ldcllt	0, cr11, [r0, #36]!	; 0x24
    c970:	blx	154a966 <fchmod@plt+0x1548d2a>
    c974:	strb	r4, [sp, r4, lsl #12]!
    c978:	strmi	r4, [r2], -r7, lsl #18
    c97c:	ldrbtmi	r4, [r9], #-1592	; 0xfffff9c8
    c980:	ldc2	7, cr15, [ip, #992]	; 0x3e0
    c984:			; <UNDEFINED> instruction: 0xf7f4e7e6
    c988:	svclt	0x0000ef9e
    c98c:	ldrdeq	r5, [r1], -r8
    c990:	andeq	r0, r0, ip, lsr #3
    c994:	andeq	r5, r1, lr, lsl #9
    c998:	andeq	r2, r0, sl, asr #10
    c99c:	andcc	r7, r1, r3, lsl #16
    c9a0:	blcc	878f94 <fchmod@plt+0x877358>
    c9a4:	stmdale	r5, {r0, r2, r3, r4, r6, r8, r9, fp, sp}
    c9a8:	blcc	8a9f0 <fchmod@plt+0x88db4>
    c9ac:	mvnsle	r2, r0, lsl #22
    c9b0:			; <UNDEFINED> instruction: 0x47704618
    c9b4:	andcs	r4, r5, #98304	; 0x18000
    c9b8:	ldrbtmi	r4, [r9], #-2054	; 0xfffff7fa
    c9bc:			; <UNDEFINED> instruction: 0xf7f44478
    c9c0:	stmdbmi	r5, {r0, r1, r4, r5, r6, r8, r9, sl, fp, ip, sp, pc}
    c9c4:	stmdami	r5, {r0, r2, r9, sp}
    c9c8:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
    c9cc:	svclt	0x006cf7f4
    c9d0:	strdeq	r4, [r0], -r6
    c9d4:	strdeq	r2, [r0], -r4
    c9d8:	andeq	r4, r0, r0, asr #15
    c9dc:	andeq	r2, r0, r6, ror #25
    c9e0:			; <UNDEFINED> instruction: 0x4606b570
    c9e4:	ldrdmi	pc, [r0], #128	; 0x80
    c9e8:	ldmdblt	r4, {r0, r2, r3, r9, sl, lr}
    c9ec:	stmdavs	r4!, {r3, sp, lr, pc}
    c9f0:	stmdavs	r0!, {r2, r4, r5, r8, ip, sp, pc}^
    c9f4:			; <UNDEFINED> instruction: 0xf7f44629
    c9f8:	stmdacs	r0, {r3, r5, r6, r7, r9, sl, fp, sp, lr, pc}
    c9fc:	ldfltp	f5, [r0, #-988]!	; 0xfffffc24
    ca00:			; <UNDEFINED> instruction: 0xf7f92008
    ca04:			; <UNDEFINED> instruction: 0xf8d6f819
    ca08:	strmi	r2, [r3], -r0, asr #1
    ca0c:	andsvs	r6, sl, r5, asr #32
    ca10:			; <UNDEFINED> instruction: 0xf8c62001
    ca14:	ldcllt	0, cr3, [r0, #-768]!	; 0xfffffd00
    ca18:			; <UNDEFINED> instruction: 0x4605b538
    ca1c:			; <UNDEFINED> instruction: 0xffe0f7ff
    ca20:	teqlt	r0, r4, lsl #12
    ca24:	ldrsbtcc	pc, [r4], r5	; <UNPREDICTABLE>
    ca28:			; <UNDEFINED> instruction: 0xb1234628
    ca2c:			; <UNDEFINED> instruction: 0xf7fb2105
    ca30:			; <UNDEFINED> instruction: 0x4620f95d
    ca34:	tstcs	r6, r8, lsr sp
    ca38:			; <UNDEFINED> instruction: 0xf958f7fb
    ca3c:	ldclt	6, cr4, [r8, #-128]!	; 0xffffff80
    ca40:			; <UNDEFINED> instruction: 0x460db538
    ca44:	ldrsbtcc	pc, [r4], r1	; <UNPREDICTABLE>
    ca48:	ldmdblt	r3, {r2, r9, sl, lr}
    ca4c:	ldmvs	fp, {r1, r2, sp, lr, pc}^
    ca50:	ldmdavs	sl, {r0, r1, r5, r8, ip, sp, pc}^
    ca54:	mvnsle	r4, r2, lsr #5
    ca58:	ldclt	0, cr2, [r8, #-0]
    ca5c:			; <UNDEFINED> instruction: 0xf7f82014
    ca60:			; <UNDEFINED> instruction: 0xf8d4ffeb
    ca64:			; <UNDEFINED> instruction: 0xf8d510bc
    ca68:	andcs	r3, r0, #184	; 0xb8
    ca6c:	strpl	lr, [r0], #-2496	; 0xfffff640
    ca70:			; <UNDEFINED> instruction: 0xf8c46081
    ca74:	stmib	r0, {r2, r3, r4, r5, r7}^
    ca78:			; <UNDEFINED> instruction: 0xb1232303
    ca7c:			; <UNDEFINED> instruction: 0xf8c560d8
    ca80:	strhcs	r0, [r1], -r8
    ca84:			; <UNDEFINED> instruction: 0xf8c5bd38
    ca88:			; <UNDEFINED> instruction: 0xe7f800b4
    ca8c:	strmi	r4, [r1], -r7, lsl #22
    ca90:	and	r4, r2, fp, ror r4
    ca94:	addmi	r6, sl, #5898240	; 0x5a0000
    ca98:	ldmdavs	fp, {r1, r2, ip, lr, pc}
    ca9c:	mvnsle	r2, r0, lsl #22
    caa0:	ldrbtmi	r4, [r8], #-2051	; 0xfffff7fd
    caa4:	ldmlt	r8, {ip, sp, lr, pc}
    caa8:	svclt	0x00004770
    caac:			; <UNDEFINED> instruction: 0x000591b4
    cab0:	andeq	r9, r5, r2, lsr #3
    cab4:	blmi	279f9c <fchmod@plt+0x278360>
    cab8:	ldmdavs	ip, {r0, r1, r3, r4, r5, r6, sl, lr}
    cabc:	strmi	fp, [r5], -r4, ror #2
    cac0:	stmdavs	r4!, {r0, sp, lr, pc}
    cac4:	stmdavs	r0!, {r2, r6, r8, ip, sp, pc}^
    cac8:	ldrdcc	pc, [r0], #128	; 0x80
    cacc:	mvnsle	r2, r0, lsl #22
    cad0:	stmdavs	r4!, {r3, r5, r7, r8, r9, sl, lr}
    cad4:	mvnsle	r2, r0, lsl #24
    cad8:	svclt	0x0000bd38
    cadc:	andeq	r9, r5, ip, lsl #3
    cae0:	cfstr32mi	mvfx11, [r4], {16}
    cae4:	stmdavs	r0!, {r2, r3, r4, r5, r6, sl, lr}
    cae8:			; <UNDEFINED> instruction: 0xf86af000
    caec:	eorvs	r2, r3, r0, lsl #6
    caf0:	svclt	0x0000bd10
    caf4:	andeq	r9, r5, r0, ror #2
    caf8:			; <UNDEFINED> instruction: 0x461eb570
    cafc:	ldrmi	r4, [r5], -r4, lsl #12
    cb00:	mrc	7, 4, APSR_nzcv, cr4, cr4, {7}
    cb04:			; <UNDEFINED> instruction: 0x4620b158
    cb08:	svc	0x008ef7f4
    cb0c:	stmdacc	r1, {r6, r7, r8, ip, sp, pc}
    cb10:	blcs	2a3ba4 <fchmod@plt+0x2a1f68>
    cb14:	movwcs	fp, #3844	; 0xf04
    cb18:	tstle	r7, r3, lsr #8
    cb1c:			; <UNDEFINED> instruction: 0x4628bd70
    cb20:	mcr	7, 4, pc, cr10, cr4, {7}	; <UNPREDICTABLE>
    cb24:			; <UNDEFINED> instruction: 0xf04fb9b0
    cb28:	ldcllt	0, cr3, [r0, #-1020]!	; 0xfffffc04
    cb2c:	andcs	r4, r5, #229376	; 0x38000
    cb30:	ldrbtmi	r4, [r9], #-2062	; 0xfffff7f2
    cb34:			; <UNDEFINED> instruction: 0xf7f44478
    cb38:			; <UNDEFINED> instruction: 0x4631eeba
    cb3c:	blx	febcab24 <fchmod@plt+0xfebc8ee8>
    cb40:	andcs	r4, r5, #180224	; 0x2c000
    cb44:	ldrbtmi	r4, [r9], #-2059	; 0xfffff7f5
    cb48:			; <UNDEFINED> instruction: 0xf7f44478
    cb4c:			; <UNDEFINED> instruction: 0x4631eeb0
    cb50:	blx	fe94ab38 <fchmod@plt+0xfe948efc>
    cb54:	andcs	r4, r5, #8, 18	; 0x20000
    cb58:	ldrbtmi	r4, [r9], #-2056	; 0xfffff7f8
    cb5c:			; <UNDEFINED> instruction: 0xf7f44478
    cb60:	ldrtmi	lr, [r1], -r6, lsr #29
    cb64:	blx	fee4ab4c <fchmod@plt+0xfee48f10>
    cb68:	andeq	r4, r0, sl, ror #13
    cb6c:	andeq	r2, r0, ip, ror fp
    cb70:	andeq	r4, r0, sl, lsr #13
    cb74:	andeq	r2, r0, r8, ror #22
    cb78:	andeq	r4, r0, lr, ror r6
    cb7c:	andeq	r2, r0, r4, asr fp
    cb80:			; <UNDEFINED> instruction: 0x461cb510
    cb84:			; <UNDEFINED> instruction: 0xffb8f7ff
    cb88:	blle	16b90 <fchmod@plt+0x14f54>
    cb8c:	stmdbmi	r5, {r4, r8, sl, fp, ip, sp, pc}
    cb90:	stmdami	r5, {r0, r2, r9, sp}
    cb94:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
    cb98:	mcr	7, 4, pc, cr8, cr4, {7}	; <UNPREDICTABLE>
    cb9c:			; <UNDEFINED> instruction: 0xf7f84621
    cba0:	svclt	0x0000fa7d
    cba4:			; <UNDEFINED> instruction: 0x000046b8
    cba8:	andeq	r2, r0, sl, lsl fp
    cbac:			; <UNDEFINED> instruction: 0x4605b538
    cbb0:	strmi	r2, [ip], -r8
    cbb4:	stc2l	7, cr15, [sl, #992]!	; 0x3e0
    cbb8:	strmi	lr, [r0, #-2496]	; 0xfffff640
    cbbc:	svclt	0x0000bd38
    cbc0:	ldrlt	fp, [r0, #-320]	; 0xfffffec0
    cbc4:	strtmi	r4, [r0], -r4, lsl #12
    cbc8:			; <UNDEFINED> instruction: 0xf7f46824
    cbcc:	stccs	14, cr14, [r0], {42}	; 0x2a
    cbd0:	ldfltd	f5, [r0, #-996]	; 0xfffffc1c
    cbd4:	svclt	0x00004770
    cbd8:			; <UNDEFINED> instruction: 0x4604b570
    cbdc:	stmdavs	r6!, {r3, sp}
    cbe0:			; <UNDEFINED> instruction: 0xf7f8460d
    cbe4:	stmib	r0, {r0, r1, r4, r6, r7, r8, sl, fp, ip, sp, lr, pc}^
    cbe8:	eorvs	r6, r0, r0, lsl #10
    cbec:	svclt	0x0000bd70
    cbf0:	ldmdblt	r2!, {r0, r1, r3, r4, r5, r6, r8, fp, ip, sp, pc}^
    cbf4:	svclt	0x00be2900
    cbf8:			; <UNDEFINED> instruction: 0xf04f2000
    cbfc:	and	r4, r6, r0, lsl #2
    cc00:	stmdacs	r0, {r3, r8, r9, sl, fp, ip, sp, pc}
    cc04:			; <UNDEFINED> instruction: 0xf06fbf1c
    cc08:			; <UNDEFINED> instruction: 0xf04f4100
    cc0c:			; <UNDEFINED> instruction: 0xf00030ff
    cc10:			; <UNDEFINED> instruction: 0xf1adb83f
    cc14:	stmdb	sp!, {r3, sl, fp}^
    cc18:	stmdbcs	r0, {r2, r9, sl, fp, lr, pc}
    cc1c:	blcs	43848 <fchmod@plt+0x41c0c>
    cc20:			; <UNDEFINED> instruction: 0xf000db1a
    cc24:			; <UNDEFINED> instruction: 0xf8ddf83b
    cc28:	ldmib	sp, {r2, sp, lr, pc}^
    cc2c:	andlt	r2, r4, r2, lsl #6
    cc30:	submi	r4, r0, #112, 14	; 0x1c00000
    cc34:	cmpeq	r1, r1, ror #22
    cc38:	blle	6d7840 <fchmod@plt+0x6d5c04>
    cc3c:			; <UNDEFINED> instruction: 0xf82ef000
    cc40:	ldrd	pc, [r4], -sp
    cc44:	movwcs	lr, #10717	; 0x29dd
    cc48:	submi	fp, r0, #4
    cc4c:	cmpeq	r1, r1, ror #22
    cc50:	bl	18dd5a0 <fchmod@plt+0x18db964>
    cc54:	ldrbmi	r0, [r0, -r3, asr #6]!
    cc58:	bl	18dd5a8 <fchmod@plt+0x18db96c>
    cc5c:			; <UNDEFINED> instruction: 0xf0000343
    cc60:			; <UNDEFINED> instruction: 0xf8ddf81d
    cc64:	ldmib	sp, {r2, sp, lr, pc}^
    cc68:	andlt	r2, r4, r2, lsl #6
    cc6c:	bl	185d574 <fchmod@plt+0x185b938>
    cc70:	ldrbmi	r0, [r0, -r1, asr #2]!
    cc74:	bl	18dd5c4 <fchmod@plt+0x18db988>
    cc78:			; <UNDEFINED> instruction: 0xf0000343
    cc7c:			; <UNDEFINED> instruction: 0xf8ddf80f
    cc80:	ldmib	sp, {r2, sp, lr, pc}^
    cc84:	andlt	r2, r4, r2, lsl #6
    cc88:	bl	18dd5d8 <fchmod@plt+0x18db99c>
    cc8c:	ldrbmi	r0, [r0, -r3, asr #6]!
    cc90:			; <UNDEFINED> instruction: 0xf04fb502
    cc94:			; <UNDEFINED> instruction: 0xf7f40008
    cc98:	stclt	13, cr14, [r2, #-552]	; 0xfffffdd8
    cc9c:	svclt	0x00084299
    cca0:	push	{r4, r7, r9, lr}
    cca4:			; <UNDEFINED> instruction: 0x46044ff0
    cca8:	andcs	fp, r0, r8, lsr pc
    ccac:			; <UNDEFINED> instruction: 0xf8dd460d
    ccb0:	svclt	0x0038c024
    ccb4:	cmnle	fp, #1048576	; 0x100000
    ccb8:			; <UNDEFINED> instruction: 0x46994690
    ccbc:			; <UNDEFINED> instruction: 0xf283fab3
    ccc0:	rsbsle	r2, r0, r0, lsl #22
    ccc4:			; <UNDEFINED> instruction: 0xf385fab5
    ccc8:	rsble	r2, r8, r0, lsl #26
    cccc:			; <UNDEFINED> instruction: 0xf1a21ad2
    ccd0:	blx	250558 <fchmod@plt+0x24e91c>
    ccd4:	blx	24b8e4 <fchmod@plt+0x249ca8>
    ccd8:			; <UNDEFINED> instruction: 0xf1c2f30e
    ccdc:	b	12ce964 <fchmod@plt+0x12ccd28>
    cce0:	blx	a0f8f4 <fchmod@plt+0xa0dcb8>
    cce4:	b	1309908 <fchmod@plt+0x1307ccc>
    cce8:	blx	20f8fc <fchmod@plt+0x20dcc0>
    ccec:	ldrbmi	pc, [sp, #-2562]	; 0xfffff5fe	; <UNPREDICTABLE>
    ccf0:	ldrbmi	fp, [r4, #-3848]	; 0xfffff0f8
    ccf4:	andcs	fp, r0, ip, lsr pc
    ccf8:	movwle	r4, #42497	; 0xa601
    ccfc:	bl	fed14d08 <fchmod@plt+0xfed130cc>
    cd00:	blx	dd30 <fchmod@plt+0xc0f4>
    cd04:	blx	849144 <fchmod@plt+0x847508>
    cd08:	bl	198992c <fchmod@plt+0x1987cf0>
    cd0c:	tstmi	r9, #46137344	; 0x2c00000
    cd10:	bcs	1cf58 <fchmod@plt+0x1b31c>
    cd14:	b	1400e0c <fchmod@plt+0x13ff1d0>
    cd18:	b	13cee88 <fchmod@plt+0x13cd24c>
    cd1c:	b	120f290 <fchmod@plt+0x120d654>
    cd20:	ldrmi	r7, [r6], -fp, asr #17
    cd24:	bl	fed44d58 <fchmod@plt+0xfed4311c>
    cd28:	bl	194d950 <fchmod@plt+0x194bd14>
    cd2c:	ldmne	fp, {r0, r3, r9, fp}^
    cd30:	beq	2c7a60 <fchmod@plt+0x2c5e24>
    cd34:			; <UNDEFINED> instruction: 0xf14a1c5c
    cd38:	cfsh32cc	mvfx0, mvfx1, #0
    cd3c:	strbmi	sp, [sp, #-7]
    cd40:	strbmi	fp, [r4, #-3848]	; 0xfffff0f8
    cd44:	stmdbne	r4!, {r0, r1, r2, r3, r5, r6, r7, r9, ip, lr, pc}
    cd48:	adfccsz	f4, f1, #5.0
    cd4c:	blx	181530 <fchmod@plt+0x17f8f4>
    cd50:	blx	94a974 <fchmod@plt+0x948d38>
    cd54:	teqmi	fp, #134217728	; 0x8000000	; <UNPREDICTABLE>
    cd58:	vseleq.f32	s30, s28, s11
    cd5c:	blx	953164 <fchmod@plt+0x951528>
    cd60:	b	110ad70 <fchmod@plt+0x1109134>
    cd64:			; <UNDEFINED> instruction: 0xf1a2040e
    cd68:			; <UNDEFINED> instruction: 0xf1c20720
    cd6c:	blx	20e5f4 <fchmod@plt+0x20c9b8>
    cd70:	blx	149980 <fchmod@plt+0x147d44>
    cd74:	blx	14a998 <fchmod@plt+0x148d5c>
    cd78:	b	1109588 <fchmod@plt+0x110794c>
    cd7c:	blx	90d9a0 <fchmod@plt+0x90bd64>
    cd80:	bl	118a5a0 <fchmod@plt+0x1188964>
    cd84:	teqmi	r3, #1073741824	; 0x40000000
    cd88:	strbmi	r1, [r5], -r0, lsl #21
    cd8c:	tsteq	r3, r1, ror #22
    cd90:	svceq	0x0000f1bc
    cd94:	stmib	ip, {r0, ip, lr, pc}^
    cd98:	pop	{r8, sl, lr}
    cd9c:	blx	fed30d64 <fchmod@plt+0xfed2f128>
    cda0:	msrcc	CPSR_, #132, 6	; 0x10000002
    cda4:	blx	fee46bf4 <fchmod@plt+0xfee44fb8>
    cda8:	blx	fed897d0 <fchmod@plt+0xfed87b94>
    cdac:	eorcc	pc, r0, #335544322	; 0x14000002
    cdb0:	orrle	r2, fp, r0, lsl #26
    cdb4:	svclt	0x0000e7f3
    cdb8:	mvnsmi	lr, #737280	; 0xb4000
    cdbc:	cfmadd32mi	mvax0, mvfx4, mvfx12, mvfx7
    cdc0:	stcmi	6, cr4, [ip, #-544]	; 0xfffffde0
    cdc4:	ldrbtmi	r4, [lr], #-1681	; 0xfffff96f
    cdc8:	ldcl	7, cr15, [sl], {244}	; 0xf4
    cdcc:	blne	1d9dfc8 <fchmod@plt+0x1d9c38c>
    cdd0:	strhle	r1, [sl], -r6
    cdd4:	strcs	r3, [r0], #-3332	; 0xfffff2fc
    cdd8:	svccc	0x0004f855
    cddc:	strbmi	r3, [sl], -r1, lsl #8
    cde0:	ldrtmi	r4, [r8], -r1, asr #12
    cde4:	adcmi	r4, r6, #152, 14	; 0x2600000
    cde8:	pop	{r1, r2, r4, r5, r6, r7, r8, ip, lr, pc}
    cdec:	svclt	0x000083f8
    cdf0:	muleq	r1, sl, r8
    cdf4:	muleq	r1, r0, r8
    cdf8:	svclt	0x00004770

Disassembly of section .fini:

0000cdfc <.fini>:
    cdfc:	push	{r3, lr}
    ce00:	pop	{r3, pc}
