// Seed: 2392812014
module module_0 (
    input uwire id_0,
    input tri0 id_1,
    input wor id_2,
    output wand id_3,
    output tri1 id_4,
    output supply0 id_5,
    input tri0 id_6,
    output wire id_7
);
  wire id_9;
  assign module_1.type_17 = 0;
endmodule
module module_1 (
    input  uwire id_0,
    input  tri   id_1,
    output tri1  id_2,
    input  wor   id_3,
    output tri   id_4,
    input  tri   id_5
);
  wire id_7;
  assign id_7 = ^1;
  module_0 modCall_1 (
      id_3,
      id_5,
      id_5,
      id_2,
      id_2,
      id_2,
      id_1,
      id_4
  );
  wire id_8;
  logic [7:0] id_9;
  wor id_10;
  assign id_2 = id_0;
  assign id_10 = 1;
  assign id_10 = 1 * id_0;
  assign id_9[1] = id_10;
endmodule
