 Timing Path to fb/mult/out_reg[26]/D 
  
 Path Start Point : fb/mult/out_reg[27] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode') 
 Path End Point   : fb/mult/out_reg[26] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode') 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell    Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                 Fall  1.5000 1.5000 0.0000 0.236327 5.81013  6.04646           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c22/A BUF_X8  Fall  1.5000 0.0000 0.0000          5.81013                                     F             | 
|    CTS_L1_tid1__c1_tid1__c22/Z BUF_X8  Fall  1.5190 0.0190 0.0050 0.466553 5.70005  6.16661           1       100      F    K        | 
|    regB/clk__CTS_1_PP_3                Fall  1.5190 0.0000                                                                           | 
|    regB/CTS_L2_c_tid1_7/A      INV_X4  Fall  1.5190 0.0000 0.0050          5.70005                                     F             | 
|    regB/CTS_L2_c_tid1_7/ZN     INV_X4  Rise  1.5330 0.0140 0.0100 1.36873  10.8     12.1687           1       100      F    K        | 
|    regB/CTS_L3_c_tid1_6/A      INV_X8  Rise  1.5340 0.0010 0.0100          11.8107                                     F             | 
|    regB/CTS_L3_c_tid1_6/ZN     INV_X8  Fall  1.5470 0.0130 0.0090 8.76345  43.2     51.9635           4       100      F    K        | 
|    regB/clk__CTS_1_PP_2                Fall  1.5470 0.0000                                                                           | 
|    regA/clk__CTS_1_PP_4                Fall  1.5470 0.0000                                                                           | 
|    regA/CTS_L4_c_tid1_4/A      INV_X8  Fall  1.5540 0.0070 0.0110          10.8                                        F             | 
|    regA/CTS_L4_c_tid1_4/ZN     INV_X8  Rise  1.5840 0.0300 0.0230 23.8053  43.6784  67.4838           51      100      F    K        | 
|    regA/clk__CTS_1_PP_2                Rise  1.5840 0.0000                                                                           | 
|    fb/clk__CTS_1_PP_2                  Rise  1.5840 0.0000                                                                           | 
|    fb/mult/clk__CTS_1_PP_2             Rise  1.5840 0.0000                                                                           | 
| Data Path:                                                                                                                           | 
|    fb/mult/out_reg[27]/CK      DFF_X1  Rise  1.5860 0.0020 0.0230          0.949653                                    F             | 
|    fb/mult/out_reg[27]/Q       DFF_X1  Fall  1.6780 0.0920 0.0090 0.841193 3.3561   4.19729           3       100      F             | 
|    fb/mult/i_0_0_130/A         INV_X1  Fall  1.6780 0.0000 0.0090          1.54936                                                   | 
|    fb/mult/i_0_0_130/ZN        INV_X1  Rise  1.6900 0.0120 0.0070 0.130401 1.41309  1.54349           1       100                    | 
|    fb/mult/i_0_0_89/A1         NOR2_X1 Rise  1.6900 0.0000 0.0070          1.71447                                                   | 
|    fb/mult/i_0_0_89/ZN         NOR2_X1 Fall  1.6970 0.0070 0.0040 0.421997 1.06234  1.48434           1       100                    | 
|    fb/mult/out_reg[26]/D       DFF_X1  Fall  1.6970 0.0000 0.0040          1.06234                                     F             | 
----------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to fb/mult/out_reg[26]/CK 


---------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell   Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                Fall  1.5000 1.5000 0.0000 0.236327 6.58518  6.82151           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c22/A BUF_X8 Fall  1.5000 0.0000 0.0000          5.81013                                     F             | 
|    CTS_L1_tid1__c1_tid1__c22/Z BUF_X8 Fall  1.5190 0.0190 0.0050 0.466553 6.25843  6.72498           1       100      F    K        | 
|    regB/clk__CTS_1_PP_3               Fall  1.5190 0.0000                                                                           | 
|    regB/CTS_L2_c_tid1_7/A      INV_X4 Fall  1.5190 0.0000 0.0050          5.70005                                     F             | 
|    regB/CTS_L2_c_tid1_7/ZN     INV_X4 Rise  1.5340 0.0150 0.0110 1.36873  11.8107  13.1794           1       100      F    K        | 
|    regB/CTS_L3_c_tid1_6/A      INV_X8 Rise  1.5350 0.0010 0.0110          11.8107                                     F             | 
|    regB/CTS_L3_c_tid1_6/ZN     INV_X8 Fall  1.5490 0.0140 0.0100 8.76346  47.2426  56.0061           4       100      F    K        | 
|    regB/clk__CTS_1_PP_2               Fall  1.5490 0.0000                                                                           | 
|    regA/clk__CTS_1_PP_4               Fall  1.5490 0.0000                                                                           | 
|    regA/CTS_L4_c_tid1_4/A      INV_X8 Fall  1.5560 0.0070 0.0120          10.8                                        F             | 
|    regA/CTS_L4_c_tid1_4/ZN     INV_X8 Rise  1.5880 0.0320 0.0250 23.8054  48.4323  72.2377           51      100      F    K        | 
|    regA/clk__CTS_1_PP_2               Rise  1.5880 0.0000                                                                           | 
|    fb/clk__CTS_1_PP_2                 Rise  1.5880 0.0000                                                                           | 
|    fb/mult/clk__CTS_1_PP_2            Rise  1.5880 0.0000                                                                           | 
|    fb/mult/out_reg[26]/CK      DFF_X1 Rise  1.5910 0.0030 0.0250          0.949653                                    F             | 
---------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (fall edge) |  1.5000 1.5000 | 
| target clock cycle shift                  |  0.0000 1.5000 | 
| target clock propagated network latency   |  0.0910 1.5910 | 
| library hold check                        |  0.0070 1.5980 | 
| data required time                        |  1.5980        | 
|                                           |                | 
| data arrival time                         |  1.6970        | 
| data required time                        | -1.5980        | 
| pessimism                                 |  0.0020        | 
|                                           |                | 
| slack                                     |  0.1010        | 
--------------------------------------------------------------


 Timing Path to fb/mult/out_reg[28]/D 
  
 Path Start Point : fb/mult/out_reg[29] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode') 
 Path End Point   : fb/mult/out_reg[28] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode') 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell    Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                 Fall  1.5000 1.5000 0.0000 0.236327 5.81013  6.04646           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c22/A BUF_X8  Fall  1.5000 0.0000 0.0000          5.81013                                     F             | 
|    CTS_L1_tid1__c1_tid1__c22/Z BUF_X8  Fall  1.5190 0.0190 0.0050 0.466553 5.70005  6.16661           1       100      F    K        | 
|    regB/clk__CTS_1_PP_3                Fall  1.5190 0.0000                                                                           | 
|    regB/CTS_L2_c_tid1_7/A      INV_X4  Fall  1.5190 0.0000 0.0050          5.70005                                     F             | 
|    regB/CTS_L2_c_tid1_7/ZN     INV_X4  Rise  1.5330 0.0140 0.0100 1.36873  10.8     12.1687           1       100      F    K        | 
|    regB/CTS_L3_c_tid1_6/A      INV_X8  Rise  1.5340 0.0010 0.0100          11.8107                                     F             | 
|    regB/CTS_L3_c_tid1_6/ZN     INV_X8  Fall  1.5470 0.0130 0.0090 8.76345  43.2     51.9635           4       100      F    K        | 
|    regB/clk__CTS_1_PP_2                Fall  1.5470 0.0000                                                                           | 
|    regA/clk__CTS_1_PP_4                Fall  1.5470 0.0000                                                                           | 
|    regA/CTS_L4_c_tid1_4/A      INV_X8  Fall  1.5540 0.0070 0.0110          10.8                                        F             | 
|    regA/CTS_L4_c_tid1_4/ZN     INV_X8  Rise  1.5840 0.0300 0.0230 23.8053  43.6784  67.4838           51      100      F    K        | 
|    regA/clk__CTS_1_PP_2                Rise  1.5840 0.0000                                                                           | 
|    fb/clk__CTS_1_PP_2                  Rise  1.5840 0.0000                                                                           | 
|    fb/mult/clk__CTS_1_PP_2             Rise  1.5840 0.0000                                                                           | 
| Data Path:                                                                                                                           | 
|    fb/mult/out_reg[29]/CK      DFF_X1  Rise  1.5850 0.0010 0.0230          0.949653                                    F             | 
|    fb/mult/out_reg[29]/Q       DFF_X1  Fall  1.6780 0.0930 0.0090 1.34294  3.3561   4.69905           3       100      F             | 
|    fb/mult/i_0_0_132/A         INV_X1  Fall  1.6780 0.0000 0.0090          1.54936                                                   | 
|    fb/mult/i_0_0_132/ZN        INV_X1  Rise  1.6900 0.0120 0.0070 0.203679 1.41309  1.61677           1       100                    | 
|    fb/mult/i_0_0_91/A1         NOR2_X1 Rise  1.6900 0.0000 0.0070          1.71447                                                   | 
|    fb/mult/i_0_0_91/ZN         NOR2_X1 Fall  1.6980 0.0080 0.0040 0.603577 1.06234  1.66592           1       100                    | 
|    fb/mult/out_reg[28]/D       DFF_X1  Fall  1.6980 0.0000 0.0040          1.06234                                     F             | 
----------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to fb/mult/out_reg[28]/CK 


---------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell   Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                Fall  1.5000 1.5000 0.0000 0.236327 6.58518  6.82151           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c22/A BUF_X8 Fall  1.5000 0.0000 0.0000          5.81013                                     F             | 
|    CTS_L1_tid1__c1_tid1__c22/Z BUF_X8 Fall  1.5190 0.0190 0.0050 0.466553 6.25843  6.72498           1       100      F    K        | 
|    regB/clk__CTS_1_PP_3               Fall  1.5190 0.0000                                                                           | 
|    regB/CTS_L2_c_tid1_7/A      INV_X4 Fall  1.5190 0.0000 0.0050          5.70005                                     F             | 
|    regB/CTS_L2_c_tid1_7/ZN     INV_X4 Rise  1.5340 0.0150 0.0110 1.36873  11.8107  13.1794           1       100      F    K        | 
|    regB/CTS_L3_c_tid1_6/A      INV_X8 Rise  1.5350 0.0010 0.0110          11.8107                                     F             | 
|    regB/CTS_L3_c_tid1_6/ZN     INV_X8 Fall  1.5490 0.0140 0.0100 8.76346  47.2426  56.0061           4       100      F    K        | 
|    regB/clk__CTS_1_PP_2               Fall  1.5490 0.0000                                                                           | 
|    regA/clk__CTS_1_PP_4               Fall  1.5490 0.0000                                                                           | 
|    regA/CTS_L4_c_tid1_4/A      INV_X8 Fall  1.5560 0.0070 0.0120          10.8                                        F             | 
|    regA/CTS_L4_c_tid1_4/ZN     INV_X8 Rise  1.5880 0.0320 0.0250 23.8054  48.4323  72.2377           51      100      F    K        | 
|    regA/clk__CTS_1_PP_2               Rise  1.5880 0.0000                                                                           | 
|    fb/clk__CTS_1_PP_2                 Rise  1.5880 0.0000                                                                           | 
|    fb/mult/clk__CTS_1_PP_2            Rise  1.5880 0.0000                                                                           | 
|    fb/mult/out_reg[28]/CK      DFF_X1 Rise  1.5900 0.0020 0.0250          0.949653                                    F             | 
---------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (fall edge) |  1.5000 1.5000 | 
| target clock cycle shift                  |  0.0000 1.5000 | 
| target clock propagated network latency   |  0.0900 1.5900 | 
| library hold check                        |  0.0070 1.5970 | 
| data required time                        |  1.5970        | 
|                                           |                | 
| data arrival time                         |  1.6980        | 
| data required time                        | -1.5970        | 
| pessimism                                 |  0.0020        | 
|                                           |                | 
| slack                                     |  0.1030        | 
--------------------------------------------------------------


 Timing Path to fb/mult/out_reg[25]/D 
  
 Path Start Point : fb/mult/out_reg[26] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode') 
 Path End Point   : fb/mult/out_reg[25] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode') 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell    Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                 Fall  1.5000 1.5000 0.0000 0.236327 5.81013  6.04646           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c22/A BUF_X8  Fall  1.5000 0.0000 0.0000          5.81013                                     F             | 
|    CTS_L1_tid1__c1_tid1__c22/Z BUF_X8  Fall  1.5190 0.0190 0.0050 0.466553 5.70005  6.16661           1       100      F    K        | 
|    regB/clk__CTS_1_PP_3                Fall  1.5190 0.0000                                                                           | 
|    regB/CTS_L2_c_tid1_7/A      INV_X4  Fall  1.5190 0.0000 0.0050          5.70005                                     F             | 
|    regB/CTS_L2_c_tid1_7/ZN     INV_X4  Rise  1.5330 0.0140 0.0100 1.36873  10.8     12.1687           1       100      F    K        | 
|    regB/CTS_L3_c_tid1_6/A      INV_X8  Rise  1.5340 0.0010 0.0100          11.8107                                     F             | 
|    regB/CTS_L3_c_tid1_6/ZN     INV_X8  Fall  1.5470 0.0130 0.0090 8.76345  43.2     51.9635           4       100      F    K        | 
|    regB/clk__CTS_1_PP_2                Fall  1.5470 0.0000                                                                           | 
|    regA/clk__CTS_1_PP_4                Fall  1.5470 0.0000                                                                           | 
|    regA/CTS_L4_c_tid1_4/A      INV_X8  Fall  1.5540 0.0070 0.0110          10.8                                        F             | 
|    regA/CTS_L4_c_tid1_4/ZN     INV_X8  Rise  1.5840 0.0300 0.0230 23.8053  43.6784  67.4838           51      100      F    K        | 
|    regA/clk__CTS_1_PP_2                Rise  1.5840 0.0000                                                                           | 
|    fb/clk__CTS_1_PP_2                  Rise  1.5840 0.0000                                                                           | 
|    fb/mult/clk__CTS_1_PP_2             Rise  1.5840 0.0000                                                                           | 
| Data Path:                                                                                                                           | 
|    fb/mult/out_reg[26]/CK      DFF_X1  Rise  1.5870 0.0030 0.0230          0.949653                                    F             | 
|    fb/mult/out_reg[26]/Q       DFF_X1  Fall  1.6790 0.0920 0.0090 0.80756  3.3561   4.16366           3       100      F             | 
|    fb/mult/i_0_0_129/A         INV_X1  Fall  1.6790 0.0000 0.0090          1.54936                                                   | 
|    fb/mult/i_0_0_129/ZN        INV_X1  Rise  1.6920 0.0130 0.0070 0.312476 1.41309  1.72557           1       100                    | 
|    fb/mult/i_0_0_88/A1         NOR2_X1 Rise  1.6920 0.0000 0.0070          1.71447                                                   | 
|    fb/mult/i_0_0_88/ZN         NOR2_X1 Fall  1.6990 0.0070 0.0040 0.360652 1.06234  1.42299           1       100                    | 
|    fb/mult/out_reg[25]/D       DFF_X1  Fall  1.6990 0.0000 0.0040          1.06234                                     F             | 
----------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to fb/mult/out_reg[25]/CK 


---------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell   Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                Fall  1.5000 1.5000 0.0000 0.236327 6.58518  6.82151           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c22/A BUF_X8 Fall  1.5000 0.0000 0.0000          5.81013                                     F             | 
|    CTS_L1_tid1__c1_tid1__c22/Z BUF_X8 Fall  1.5190 0.0190 0.0050 0.466553 6.25843  6.72498           1       100      F    K        | 
|    regB/clk__CTS_1_PP_3               Fall  1.5190 0.0000                                                                           | 
|    regB/CTS_L2_c_tid1_7/A      INV_X4 Fall  1.5190 0.0000 0.0050          5.70005                                     F             | 
|    regB/CTS_L2_c_tid1_7/ZN     INV_X4 Rise  1.5340 0.0150 0.0110 1.36873  11.8107  13.1794           1       100      F    K        | 
|    regB/CTS_L3_c_tid1_6/A      INV_X8 Rise  1.5350 0.0010 0.0110          11.8107                                     F             | 
|    regB/CTS_L3_c_tid1_6/ZN     INV_X8 Fall  1.5490 0.0140 0.0100 8.76346  47.2426  56.0061           4       100      F    K        | 
|    regB/clk__CTS_1_PP_2               Fall  1.5490 0.0000                                                                           | 
|    regA/clk__CTS_1_PP_4               Fall  1.5490 0.0000                                                                           | 
|    regA/CTS_L4_c_tid1_4/A      INV_X8 Fall  1.5560 0.0070 0.0120          10.8                                        F             | 
|    regA/CTS_L4_c_tid1_4/ZN     INV_X8 Rise  1.5880 0.0320 0.0250 23.8054  48.4323  72.2377           51      100      F    K        | 
|    regA/clk__CTS_1_PP_2               Rise  1.5880 0.0000                                                                           | 
|    fb/clk__CTS_1_PP_2                 Rise  1.5880 0.0000                                                                           | 
|    fb/mult/clk__CTS_1_PP_2            Rise  1.5880 0.0000                                                                           | 
|    fb/mult/out_reg[25]/CK      DFF_X1 Rise  1.5910 0.0030 0.0250          0.949653                                    F             | 
---------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (fall edge) |  1.5000 1.5000 | 
| target clock cycle shift                  |  0.0000 1.5000 | 
| target clock propagated network latency   |  0.0910 1.5910 | 
| library hold check                        |  0.0070 1.5980 | 
| data required time                        |  1.5980        | 
|                                           |                | 
| data arrival time                         |  1.6990        | 
| data required time                        | -1.5980        | 
| pessimism                                 |  0.0020        | 
|                                           |                | 
| slack                                     |  0.1030        | 
--------------------------------------------------------------


 Timing Path to fb/mult/out_reg[27]/D 
  
 Path Start Point : fb/mult/out_reg[28] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode') 
 Path End Point   : fb/mult/out_reg[27] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode') 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell    Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                 Fall  1.5000 1.5000 0.0000 0.236327 5.81013  6.04646           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c22/A BUF_X8  Fall  1.5000 0.0000 0.0000          5.81013                                     F             | 
|    CTS_L1_tid1__c1_tid1__c22/Z BUF_X8  Fall  1.5190 0.0190 0.0050 0.466553 5.70005  6.16661           1       100      F    K        | 
|    regB/clk__CTS_1_PP_3                Fall  1.5190 0.0000                                                                           | 
|    regB/CTS_L2_c_tid1_7/A      INV_X4  Fall  1.5190 0.0000 0.0050          5.70005                                     F             | 
|    regB/CTS_L2_c_tid1_7/ZN     INV_X4  Rise  1.5330 0.0140 0.0100 1.36873  10.8     12.1687           1       100      F    K        | 
|    regB/CTS_L3_c_tid1_6/A      INV_X8  Rise  1.5340 0.0010 0.0100          11.8107                                     F             | 
|    regB/CTS_L3_c_tid1_6/ZN     INV_X8  Fall  1.5470 0.0130 0.0090 8.76345  43.2     51.9635           4       100      F    K        | 
|    regB/clk__CTS_1_PP_2                Fall  1.5470 0.0000                                                                           | 
|    regA/clk__CTS_1_PP_4                Fall  1.5470 0.0000                                                                           | 
|    regA/CTS_L4_c_tid1_4/A      INV_X8  Fall  1.5540 0.0070 0.0110          10.8                                        F             | 
|    regA/CTS_L4_c_tid1_4/ZN     INV_X8  Rise  1.5840 0.0300 0.0230 23.8053  43.6784  67.4838           51      100      F    K        | 
|    regA/clk__CTS_1_PP_2                Rise  1.5840 0.0000                                                                           | 
|    fb/clk__CTS_1_PP_2                  Rise  1.5840 0.0000                                                                           | 
|    fb/mult/clk__CTS_1_PP_2             Rise  1.5840 0.0000                                                                           | 
| Data Path:                                                                                                                           | 
|    fb/mult/out_reg[28]/CK      DFF_X1  Rise  1.5860 0.0020 0.0230          0.949653                                    F             | 
|    fb/mult/out_reg[28]/Q       DFF_X1  Fall  1.6790 0.0930 0.0100 1.79849  3.3561   5.1546            3       100      F             | 
|    fb/mult/i_0_0_131/A         INV_X1  Fall  1.6790 0.0000 0.0100          1.54936                                                   | 
|    fb/mult/i_0_0_131/ZN        INV_X1  Rise  1.6920 0.0130 0.0070 0.119909 1.41309  1.533             1       100                    | 
|    fb/mult/i_0_0_90/A1         NOR2_X1 Rise  1.6920 0.0000 0.0070          1.71447                                                   | 
|    fb/mult/i_0_0_90/ZN         NOR2_X1 Fall  1.6990 0.0070 0.0040 0.333462 1.06234  1.3958            1       100                    | 
|    fb/mult/out_reg[27]/D       DFF_X1  Fall  1.6990 0.0000 0.0040          1.06234                                     F             | 
----------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to fb/mult/out_reg[27]/CK 


---------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell   Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                Fall  1.5000 1.5000 0.0000 0.236327 6.58518  6.82151           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c22/A BUF_X8 Fall  1.5000 0.0000 0.0000          5.81013                                     F             | 
|    CTS_L1_tid1__c1_tid1__c22/Z BUF_X8 Fall  1.5190 0.0190 0.0050 0.466553 6.25843  6.72498           1       100      F    K        | 
|    regB/clk__CTS_1_PP_3               Fall  1.5190 0.0000                                                                           | 
|    regB/CTS_L2_c_tid1_7/A      INV_X4 Fall  1.5190 0.0000 0.0050          5.70005                                     F             | 
|    regB/CTS_L2_c_tid1_7/ZN     INV_X4 Rise  1.5340 0.0150 0.0110 1.36873  11.8107  13.1794           1       100      F    K        | 
|    regB/CTS_L3_c_tid1_6/A      INV_X8 Rise  1.5350 0.0010 0.0110          11.8107                                     F             | 
|    regB/CTS_L3_c_tid1_6/ZN     INV_X8 Fall  1.5490 0.0140 0.0100 8.76346  47.2426  56.0061           4       100      F    K        | 
|    regB/clk__CTS_1_PP_2               Fall  1.5490 0.0000                                                                           | 
|    regA/clk__CTS_1_PP_4               Fall  1.5490 0.0000                                                                           | 
|    regA/CTS_L4_c_tid1_4/A      INV_X8 Fall  1.5560 0.0070 0.0120          10.8                                        F             | 
|    regA/CTS_L4_c_tid1_4/ZN     INV_X8 Rise  1.5880 0.0320 0.0250 23.8054  48.4323  72.2377           51      100      F    K        | 
|    regA/clk__CTS_1_PP_2               Rise  1.5880 0.0000                                                                           | 
|    fb/clk__CTS_1_PP_2                 Rise  1.5880 0.0000                                                                           | 
|    fb/mult/clk__CTS_1_PP_2            Rise  1.5880 0.0000                                                                           | 
|    fb/mult/out_reg[27]/CK      DFF_X1 Rise  1.5910 0.0030 0.0250          0.949653                                    F             | 
---------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (fall edge) |  1.5000 1.5000 | 
| target clock cycle shift                  |  0.0000 1.5000 | 
| target clock propagated network latency   |  0.0910 1.5910 | 
| library hold check                        |  0.0070 1.5980 | 
| data required time                        |  1.5980        | 
|                                           |                | 
| data arrival time                         |  1.6990        | 
| data required time                        | -1.5980        | 
| pessimism                                 |  0.0020        | 
|                                           |                | 
| slack                                     |  0.1030        | 
--------------------------------------------------------------


 Timing Path to fb/mult/out_reg[30]/D 
  
 Path Start Point : fb/mult/out_reg[31] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode') 
 Path End Point   : fb/mult/out_reg[30] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode') 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell    Edge Arrival Delay  Slew   Wire Cap   Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                 Fall  1.5000 1.5000 0.0000 0.236327   5.81013  6.04646           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c22/A BUF_X8  Fall  1.5000 0.0000 0.0000            5.81013                                     F             | 
|    CTS_L1_tid1__c1_tid1__c22/Z BUF_X8  Fall  1.5190 0.0190 0.0050 0.466553   5.70005  6.16661           1       100      F    K        | 
|    regB/clk__CTS_1_PP_3                Fall  1.5190 0.0000                                                                             | 
|    regB/CTS_L2_c_tid1_7/A      INV_X4  Fall  1.5190 0.0000 0.0050            5.70005                                     F             | 
|    regB/CTS_L2_c_tid1_7/ZN     INV_X4  Rise  1.5330 0.0140 0.0100 1.36873    10.8     12.1687           1       100      F    K        | 
|    regB/CTS_L3_c_tid1_6/A      INV_X8  Rise  1.5340 0.0010 0.0100            11.8107                                     F             | 
|    regB/CTS_L3_c_tid1_6/ZN     INV_X8  Fall  1.5470 0.0130 0.0090 8.76345    43.2     51.9635           4       100      F    K        | 
|    regB/clk__CTS_1_PP_2                Fall  1.5470 0.0000                                                                             | 
|    regA/clk__CTS_1_PP_4                Fall  1.5470 0.0000                                                                             | 
|    regA/CTS_L4_c_tid1_4/A      INV_X8  Fall  1.5540 0.0070 0.0110            10.8                                        F             | 
|    regA/CTS_L4_c_tid1_4/ZN     INV_X8  Rise  1.5840 0.0300 0.0230 23.8053    43.6784  67.4838           51      100      F    K        | 
|    regA/clk__CTS_1_PP_2                Rise  1.5840 0.0000                                                                             | 
|    fb/clk__CTS_1_PP_2                  Rise  1.5840 0.0000                                                                             | 
|    fb/mult/clk__CTS_1_PP_2             Rise  1.5840 0.0000                                                                             | 
| Data Path:                                                                                                                             | 
|    fb/mult/out_reg[31]/CK      DFF_X1  Rise  1.5870 0.0030 0.0230            0.949653                                    F             | 
|    fb/mult/out_reg[31]/Q       DFF_X1  Fall  1.6800 0.0930 0.0090 1.28623    3.3561   4.64233           3       100      F             | 
|    fb/mult/i_0_0_134/A         INV_X1  Fall  1.6800 0.0000 0.0090            1.54936                                                   | 
|    fb/mult/i_0_0_134/ZN        INV_X1  Rise  1.6920 0.0120 0.0070 0.00700092 1.41309  1.42009           1       100                    | 
|    fb/mult/i_0_0_93/A1         NOR2_X1 Rise  1.6920 0.0000 0.0070            1.71447                                                   | 
|    fb/mult/i_0_0_93/ZN         NOR2_X1 Fall  1.6990 0.0070 0.0040 0.196987   1.06234  1.25933           1       100                    | 
|    fb/mult/out_reg[30]/D       DFF_X1  Fall  1.6990 0.0000 0.0040            1.06234                                     F             | 
------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to fb/mult/out_reg[30]/CK 


---------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell   Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                Fall  1.5000 1.5000 0.0000 0.236327 6.58518  6.82151           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c22/A BUF_X8 Fall  1.5000 0.0000 0.0000          5.81013                                     F             | 
|    CTS_L1_tid1__c1_tid1__c22/Z BUF_X8 Fall  1.5190 0.0190 0.0050 0.466553 6.25843  6.72498           1       100      F    K        | 
|    regB/clk__CTS_1_PP_3               Fall  1.5190 0.0000                                                                           | 
|    regB/CTS_L2_c_tid1_7/A      INV_X4 Fall  1.5190 0.0000 0.0050          5.70005                                     F             | 
|    regB/CTS_L2_c_tid1_7/ZN     INV_X4 Rise  1.5340 0.0150 0.0110 1.36873  11.8107  13.1794           1       100      F    K        | 
|    regB/CTS_L3_c_tid1_6/A      INV_X8 Rise  1.5350 0.0010 0.0110          11.8107                                     F             | 
|    regB/CTS_L3_c_tid1_6/ZN     INV_X8 Fall  1.5490 0.0140 0.0100 8.76346  47.2426  56.0061           4       100      F    K        | 
|    regB/clk__CTS_1_PP_2               Fall  1.5490 0.0000                                                                           | 
|    regA/clk__CTS_1_PP_4               Fall  1.5490 0.0000                                                                           | 
|    regA/CTS_L4_c_tid1_4/A      INV_X8 Fall  1.5560 0.0070 0.0120          10.8                                        F             | 
|    regA/CTS_L4_c_tid1_4/ZN     INV_X8 Rise  1.5880 0.0320 0.0250 23.8054  48.4323  72.2377           51      100      F    K        | 
|    regA/clk__CTS_1_PP_2               Rise  1.5880 0.0000                                                                           | 
|    fb/clk__CTS_1_PP_2                 Rise  1.5880 0.0000                                                                           | 
|    fb/mult/clk__CTS_1_PP_2            Rise  1.5880 0.0000                                                                           | 
|    fb/mult/out_reg[30]/CK      DFF_X1 Rise  1.5900 0.0020 0.0250          0.949653                                    F             | 
---------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (fall edge) |  1.5000 1.5000 | 
| target clock cycle shift                  |  0.0000 1.5000 | 
| target clock propagated network latency   |  0.0900 1.5900 | 
| library hold check                        |  0.0070 1.5970 | 
| data required time                        |  1.5970        | 
|                                           |                | 
| data arrival time                         |  1.6990        | 
| data required time                        | -1.5970        | 
| pessimism                                 |  0.0020        | 
|                                           |                | 
| slack                                     |  0.1040        | 
--------------------------------------------------------------


 Timing Path to fb/mult/out_reg[24]/D 
  
 Path Start Point : fb/mult/out_reg[25] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode') 
 Path End Point   : fb/mult/out_reg[24] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode') 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell    Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                 Fall  1.5000 1.5000 0.0000 0.236327 5.81013  6.04646           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c22/A BUF_X8  Fall  1.5000 0.0000 0.0000          5.81013                                     F             | 
|    CTS_L1_tid1__c1_tid1__c22/Z BUF_X8  Fall  1.5190 0.0190 0.0050 0.466553 5.70005  6.16661           1       100      F    K        | 
|    regB/clk__CTS_1_PP_3                Fall  1.5190 0.0000                                                                           | 
|    regB/CTS_L2_c_tid1_7/A      INV_X4  Fall  1.5190 0.0000 0.0050          5.70005                                     F             | 
|    regB/CTS_L2_c_tid1_7/ZN     INV_X4  Rise  1.5330 0.0140 0.0100 1.36873  10.8     12.1687           1       100      F    K        | 
|    regB/CTS_L3_c_tid1_6/A      INV_X8  Rise  1.5340 0.0010 0.0100          11.8107                                     F             | 
|    regB/CTS_L3_c_tid1_6/ZN     INV_X8  Fall  1.5470 0.0130 0.0090 8.76345  43.2     51.9635           4       100      F    K        | 
|    regB/clk__CTS_1_PP_2                Fall  1.5470 0.0000                                                                           | 
|    regA/clk__CTS_1_PP_4                Fall  1.5470 0.0000                                                                           | 
|    regA/CTS_L4_c_tid1_4/A      INV_X8  Fall  1.5540 0.0070 0.0110          10.8                                        F             | 
|    regA/CTS_L4_c_tid1_4/ZN     INV_X8  Rise  1.5840 0.0300 0.0230 23.8053  43.6784  67.4838           51      100      F    K        | 
|    regA/clk__CTS_1_PP_2                Rise  1.5840 0.0000                                                                           | 
|    fb/clk__CTS_1_PP_2                  Rise  1.5840 0.0000                                                                           | 
|    fb/mult/clk__CTS_1_PP_2             Rise  1.5840 0.0000                                                                           | 
| Data Path:                                                                                                                           | 
|    fb/mult/out_reg[25]/CK      DFF_X1  Rise  1.5870 0.0030 0.0230          0.949653                                    F             | 
|    fb/mult/out_reg[25]/Q       DFF_X1  Fall  1.6790 0.0920 0.0090 0.855598 3.3561   4.2117            3       100      F             | 
|    fb/mult/i_0_0_128/A         INV_X1  Fall  1.6790 0.0000 0.0090          1.54936                                                   | 
|    fb/mult/i_0_0_128/ZN        INV_X1  Rise  1.6920 0.0130 0.0080 0.45229  1.41309  1.86538           1       100                    | 
|    fb/mult/i_0_0_87/A1         NOR2_X1 Rise  1.6920 0.0000 0.0080          1.71447                                                   | 
|    fb/mult/i_0_0_87/ZN         NOR2_X1 Fall  1.7000 0.0080 0.0040 0.490666 1.06234  1.55301           1       100                    | 
|    fb/mult/out_reg[24]/D       DFF_X1  Fall  1.7000 0.0000 0.0040          1.06234                                     F             | 
----------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to fb/mult/out_reg[24]/CK 


---------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell   Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                Fall  1.5000 1.5000 0.0000 0.236327 6.58518  6.82151           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c22/A BUF_X8 Fall  1.5000 0.0000 0.0000          5.81013                                     F             | 
|    CTS_L1_tid1__c1_tid1__c22/Z BUF_X8 Fall  1.5190 0.0190 0.0050 0.466553 6.25843  6.72498           1       100      F    K        | 
|    regB/clk__CTS_1_PP_3               Fall  1.5190 0.0000                                                                           | 
|    regB/CTS_L2_c_tid1_7/A      INV_X4 Fall  1.5190 0.0000 0.0050          5.70005                                     F             | 
|    regB/CTS_L2_c_tid1_7/ZN     INV_X4 Rise  1.5340 0.0150 0.0110 1.36873  11.8107  13.1794           1       100      F    K        | 
|    regB/CTS_L3_c_tid1_6/A      INV_X8 Rise  1.5350 0.0010 0.0110          11.8107                                     F             | 
|    regB/CTS_L3_c_tid1_6/ZN     INV_X8 Fall  1.5490 0.0140 0.0100 8.76346  47.2426  56.0061           4       100      F    K        | 
|    regB/clk__CTS_1_PP_2               Fall  1.5490 0.0000                                                                           | 
|    regA/clk__CTS_1_PP_4               Fall  1.5490 0.0000                                                                           | 
|    regA/CTS_L4_c_tid1_4/A      INV_X8 Fall  1.5560 0.0070 0.0120          10.8                                        F             | 
|    regA/CTS_L4_c_tid1_4/ZN     INV_X8 Rise  1.5880 0.0320 0.0250 23.8054  48.4323  72.2377           51      100      F    K        | 
|    regA/clk__CTS_1_PP_2               Rise  1.5880 0.0000                                                                           | 
|    fb/clk__CTS_1_PP_2                 Rise  1.5880 0.0000                                                                           | 
|    fb/mult/clk__CTS_1_PP_2            Rise  1.5880 0.0000                                                                           | 
|    fb/mult/out_reg[24]/CK      DFF_X1 Rise  1.5910 0.0030 0.0250          0.949653                                    F             | 
---------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (fall edge) |  1.5000 1.5000 | 
| target clock cycle shift                  |  0.0000 1.5000 | 
| target clock propagated network latency   |  0.0910 1.5910 | 
| library hold check                        |  0.0070 1.5980 | 
| data required time                        |  1.5980        | 
|                                           |                | 
| data arrival time                         |  1.7000        | 
| data required time                        | -1.5980        | 
| pessimism                                 |  0.0020        | 
|                                           |                | 
| slack                                     |  0.1040        | 
--------------------------------------------------------------


 Timing Path to fb/mult/out_reg[29]/D 
  
 Path Start Point : fb/mult/out_reg[30] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode') 
 Path End Point   : fb/mult/out_reg[29] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode') 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell    Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                 Fall  1.5000 1.5000 0.0000 0.236327 5.81013  6.04646           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c22/A BUF_X8  Fall  1.5000 0.0000 0.0000          5.81013                                     F             | 
|    CTS_L1_tid1__c1_tid1__c22/Z BUF_X8  Fall  1.5190 0.0190 0.0050 0.466553 5.70005  6.16661           1       100      F    K        | 
|    regB/clk__CTS_1_PP_3                Fall  1.5190 0.0000                                                                           | 
|    regB/CTS_L2_c_tid1_7/A      INV_X4  Fall  1.5190 0.0000 0.0050          5.70005                                     F             | 
|    regB/CTS_L2_c_tid1_7/ZN     INV_X4  Rise  1.5330 0.0140 0.0100 1.36873  10.8     12.1687           1       100      F    K        | 
|    regB/CTS_L3_c_tid1_6/A      INV_X8  Rise  1.5340 0.0010 0.0100          11.8107                                     F             | 
|    regB/CTS_L3_c_tid1_6/ZN     INV_X8  Fall  1.5470 0.0130 0.0090 8.76345  43.2     51.9635           4       100      F    K        | 
|    regB/clk__CTS_1_PP_2                Fall  1.5470 0.0000                                                                           | 
|    regA/clk__CTS_1_PP_4                Fall  1.5470 0.0000                                                                           | 
|    regA/CTS_L4_c_tid1_4/A      INV_X8  Fall  1.5540 0.0070 0.0110          10.8                                        F             | 
|    regA/CTS_L4_c_tid1_4/ZN     INV_X8  Rise  1.5840 0.0300 0.0230 23.8053  43.6784  67.4838           51      100      F    K        | 
|    regA/clk__CTS_1_PP_2                Rise  1.5840 0.0000                                                                           | 
|    fb/clk__CTS_1_PP_2                  Rise  1.5840 0.0000                                                                           | 
|    fb/mult/clk__CTS_1_PP_2             Rise  1.5840 0.0000                                                                           | 
| Data Path:                                                                                                                           | 
|    fb/mult/out_reg[30]/CK      DFF_X1  Rise  1.5860 0.0020 0.0230          0.949653                                    F             | 
|    fb/mult/out_reg[30]/Q       DFF_X1  Fall  1.6780 0.0920 0.0090 1.03485  3.3561   4.39095           3       100      F             | 
|    fb/mult/i_0_0_133/A         INV_X1  Fall  1.6780 0.0000 0.0090          1.54936                                                   | 
|    fb/mult/i_0_0_133/ZN        INV_X1  Rise  1.6910 0.0130 0.0080 0.529746 1.41309  1.94284           1       100                    | 
|    fb/mult/i_0_0_92/A1         NOR2_X1 Rise  1.6910 0.0000 0.0080          1.71447                                                   | 
|    fb/mult/i_0_0_92/ZN         NOR2_X1 Fall  1.6990 0.0080 0.0040 0.84555  1.06234  1.90789           1       100                    | 
|    fb/mult/out_reg[29]/D       DFF_X1  Fall  1.6990 0.0000 0.0040          1.06234                                     F             | 
----------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to fb/mult/out_reg[29]/CK 


---------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell   Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                Fall  1.5000 1.5000 0.0000 0.236327 6.58518  6.82151           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c22/A BUF_X8 Fall  1.5000 0.0000 0.0000          5.81013                                     F             | 
|    CTS_L1_tid1__c1_tid1__c22/Z BUF_X8 Fall  1.5190 0.0190 0.0050 0.466553 6.25843  6.72498           1       100      F    K        | 
|    regB/clk__CTS_1_PP_3               Fall  1.5190 0.0000                                                                           | 
|    regB/CTS_L2_c_tid1_7/A      INV_X4 Fall  1.5190 0.0000 0.0050          5.70005                                     F             | 
|    regB/CTS_L2_c_tid1_7/ZN     INV_X4 Rise  1.5340 0.0150 0.0110 1.36873  11.8107  13.1794           1       100      F    K        | 
|    regB/CTS_L3_c_tid1_6/A      INV_X8 Rise  1.5350 0.0010 0.0110          11.8107                                     F             | 
|    regB/CTS_L3_c_tid1_6/ZN     INV_X8 Fall  1.5490 0.0140 0.0100 8.76346  47.2426  56.0061           4       100      F    K        | 
|    regB/clk__CTS_1_PP_2               Fall  1.5490 0.0000                                                                           | 
|    regA/clk__CTS_1_PP_4               Fall  1.5490 0.0000                                                                           | 
|    regA/CTS_L4_c_tid1_4/A      INV_X8 Fall  1.5560 0.0070 0.0120          10.8                                        F             | 
|    regA/CTS_L4_c_tid1_4/ZN     INV_X8 Rise  1.5880 0.0320 0.0250 23.8054  48.4323  72.2377           51      100      F    K        | 
|    regA/clk__CTS_1_PP_2               Rise  1.5880 0.0000                                                                           | 
|    fb/clk__CTS_1_PP_2                 Rise  1.5880 0.0000                                                                           | 
|    fb/mult/clk__CTS_1_PP_2            Rise  1.5880 0.0000                                                                           | 
|    fb/mult/out_reg[29]/CK      DFF_X1 Rise  1.5890 0.0010 0.0250          0.949653                                    F             | 
---------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (fall edge) |  1.5000 1.5000 | 
| target clock cycle shift                  |  0.0000 1.5000 | 
| target clock propagated network latency   |  0.0890 1.5890 | 
| library hold check                        |  0.0070 1.5960 | 
| data required time                        |  1.5960        | 
|                                           |                | 
| data arrival time                         |  1.6990        | 
| data required time                        | -1.5960        | 
| pessimism                                 |  0.0020        | 
|                                           |                | 
| slack                                     |  0.1050        | 
--------------------------------------------------------------


 Timing Path to fb/mult/m_reg[0]/D 
  
 Path Start Point : regA/out_reg[0] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode') 
 Path End Point   : fb/mult/m_reg[0] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode') 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell    Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                 Fall  1.5000 1.5000 0.0000 0.236327 5.81013  6.04646           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c22/A BUF_X8  Fall  1.5000 0.0000 0.0000          5.81013                                     F             | 
|    CTS_L1_tid1__c1_tid1__c22/Z BUF_X8  Fall  1.5190 0.0190 0.0050 0.466553 5.70005  6.16661           1       100      F    K        | 
|    regB/clk__CTS_1_PP_3                Fall  1.5190 0.0000                                                                           | 
|    regB/CTS_L2_c_tid1_7/A      INV_X4  Fall  1.5190 0.0000 0.0050          5.70005                                     F             | 
|    regB/CTS_L2_c_tid1_7/ZN     INV_X4  Rise  1.5330 0.0140 0.0100 1.36873  10.8     12.1687           1       100      F    K        | 
|    regB/CTS_L3_c_tid1_6/A      INV_X8  Rise  1.5340 0.0010 0.0100          11.8107                                     F             | 
|    regB/CTS_L3_c_tid1_6/ZN     INV_X8  Fall  1.5470 0.0130 0.0090 8.76345  43.2     51.9635           4       100      F    K        | 
|    regB/clk__CTS_1_PP_2                Fall  1.5470 0.0000                                                                           | 
|    fb/clk__CTS_1_PP_4                  Fall  1.5470 0.0000                                                                           | 
|    fb/mult/clk__CTS_1_PP_4             Fall  1.5470 0.0000                                                                           | 
|    fb/mult/CTS_L4_c_tid1_20/A  INV_X8  Fall  1.5490 0.0020 0.0090          10.8                                        F             | 
|    fb/mult/CTS_L4_c_tid1_20/ZN INV_X8  Rise  1.5790 0.0300 0.0250 24.9964  47.1042  72.1006           55      100      F    K        | 
|    fb/mult/clk__CTS_1_PP_3             Rise  1.5790 0.0000                                                                           | 
|    fb/clk__CTS_1_PP_3                  Rise  1.5790 0.0000                                                                           | 
|    regA/clk__CTS_1_PP_3                Rise  1.5790 0.0000                                                                           | 
| Data Path:                                                                                                                           | 
|    regA/out_reg[0]/CK          DFF_X1  Rise  1.5810 0.0020 0.0250          0.949653                                    F             | 
|    regA/out_reg[0]/Q           DFF_X1  Rise  1.6780 0.0970 0.0110 0.469077 2.45393  2.92301           2       100      F             | 
|    regA/out[0]                         Rise  1.6780 0.0000                                                                           | 
|    fb/a[0]                             Rise  1.6780 0.0000                                                                           | 
|    fb/mult/in1[0]                      Rise  1.6780 0.0000                                                                           | 
|    fb/mult/i_0_0_101/B         MUX2_X1 Rise  1.6780 0.0000 0.0110          0.944775                                                  | 
|    fb/mult/i_0_0_101/Z         MUX2_X1 Rise  1.7130 0.0350 0.0080 0.331824 1.06234  1.39417           1       100                    | 
|    fb/mult/m_reg[0]/D          DFF_X1  Rise  1.7130 0.0000 0.0080          1.14029                                     F             | 
----------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to fb/mult/m_reg[0]/CK 


---------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell   Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                Fall  1.5000 1.5000 0.0000 0.236327 6.58518  6.82151           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c22/A BUF_X8 Fall  1.5000 0.0000 0.0000          5.81013                                     F             | 
|    CTS_L1_tid1__c1_tid1__c22/Z BUF_X8 Fall  1.5190 0.0190 0.0050 0.466553 6.25843  6.72498           1       100      F    K        | 
|    regB/clk__CTS_1_PP_3               Fall  1.5190 0.0000                                                                           | 
|    regB/CTS_L2_c_tid1_7/A      INV_X4 Fall  1.5190 0.0000 0.0050          5.70005                                     F             | 
|    regB/CTS_L2_c_tid1_7/ZN     INV_X4 Rise  1.5340 0.0150 0.0110 1.36873  11.8107  13.1794           1       100      F    K        | 
|    regB/CTS_L3_c_tid1_6/A      INV_X8 Rise  1.5350 0.0010 0.0110          11.8107                                     F             | 
|    regB/CTS_L3_c_tid1_6/ZN     INV_X8 Fall  1.5490 0.0140 0.0100 8.76346  47.2426  56.0061           4       100      F    K        | 
|    regB/clk__CTS_1_PP_2               Fall  1.5490 0.0000                                                                           | 
|    regA/clk__CTS_1_PP_4               Fall  1.5490 0.0000                                                                           | 
|    regA/CTS_L4_c_tid1_4/A      INV_X8 Fall  1.5560 0.0070 0.0120          10.8                                        F             | 
|    regA/CTS_L4_c_tid1_4/ZN     INV_X8 Rise  1.5880 0.0320 0.0250 23.8054  48.4323  72.2377           51      100      F    K        | 
|    regA/clk__CTS_1_PP_2               Rise  1.5880 0.0000                                                                           | 
|    fb/clk__CTS_1_PP_2                 Rise  1.5880 0.0000                                                                           | 
|    fb/mult/clk__CTS_1_PP_2            Rise  1.5880 0.0000                                                                           | 
|    fb/mult/m_reg[0]/CK         DFF_X1 Rise  1.5910 0.0030 0.0250          0.949653                                    F             | 
---------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (fall edge) |  1.5000 1.5000 | 
| target clock cycle shift                  |  0.0000 1.5000 | 
| target clock propagated network latency   |  0.0910 1.5910 | 
| library hold check                        |  0.0130 1.6040 | 
| data required time                        |  1.6040        | 
|                                           |                | 
| data arrival time                         |  1.7130        | 
| data required time                        | -1.6040        | 
| pessimism                                 |  0.0020        | 
|                                           |                | 
| slack                                     |  0.1110        | 
--------------------------------------------------------------


 Timing Path to fb/mult/m_reg[21]/D 
  
 Path Start Point : regA/out_reg[21] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode') 
 Path End Point   : fb/mult/m_reg[21] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode') 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell    Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                 Fall  1.5000 1.5000 0.0000 0.236327 5.81013  6.04646           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c22/A BUF_X8  Fall  1.5000 0.0000 0.0000          5.81013                                     F             | 
|    CTS_L1_tid1__c1_tid1__c22/Z BUF_X8  Fall  1.5190 0.0190 0.0050 0.466553 5.70005  6.16661           1       100      F    K        | 
|    regB/clk__CTS_1_PP_3                Fall  1.5190 0.0000                                                                           | 
|    regB/CTS_L2_c_tid1_7/A      INV_X4  Fall  1.5190 0.0000 0.0050          5.70005                                     F             | 
|    regB/CTS_L2_c_tid1_7/ZN     INV_X4  Rise  1.5330 0.0140 0.0100 1.36873  10.8     12.1687           1       100      F    K        | 
|    regB/CTS_L3_c_tid1_6/A      INV_X8  Rise  1.5340 0.0010 0.0100          11.8107                                     F             | 
|    regB/CTS_L3_c_tid1_6/ZN     INV_X8  Fall  1.5470 0.0130 0.0090 8.76345  43.2     51.9635           4       100      F    K        | 
|    regB/CTS_L4_c_tid1_4/A      INV_X8  Fall  1.5500 0.0030 0.0100          10.8                                        F             | 
|    regB/CTS_L4_c_tid1_4/ZN     INV_X8  Rise  1.5740 0.0240 0.0170 13.8539  33.4011  47.2551           39      100      F    K        | 
|    regB/clk__CTS_1_PP_0                Rise  1.5740 0.0000                                                                           | 
|    regA/clk__CTS_1_PP_0                Rise  1.5740 0.0000                                                                           | 
| Data Path:                                                                                                                           | 
|    regA/out_reg[21]/CK         DFF_X1  Rise  1.5770 0.0030 0.0170          0.949653                                    F             | 
|    regA/out_reg[21]/Q          DFF_X1  Rise  1.6750 0.0980 0.0130 1.8881   2.38962  4.27772           2       100      F             | 
|    regA/out[21]                        Rise  1.6750 0.0000                                                                           | 
|    fb/a[21]                            Rise  1.6750 0.0000                                                                           | 
|    fb/mult/in1[21]                     Rise  1.6750 0.0000                                                                           | 
|    fb/mult/i_0_0_122/B         MUX2_X1 Rise  1.6750 0.0000 0.0130          0.944775                                                  | 
|    fb/mult/i_0_0_122/Z         MUX2_X1 Rise  1.7100 0.0350 0.0080 0.287964 1.06234  1.35031           1       100                    | 
|    fb/mult/m_reg[21]/D         DFF_X1  Rise  1.7100 0.0000 0.0080          1.14029                                     F             | 
----------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to fb/mult/m_reg[21]/CK 


---------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell   Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                Fall  1.5000 1.5000 0.0000 0.236327 6.58518  6.82151           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c22/A BUF_X8 Fall  1.5000 0.0000 0.0000          5.81013                                     F             | 
|    CTS_L1_tid1__c1_tid1__c22/Z BUF_X8 Fall  1.5190 0.0190 0.0050 0.466553 6.25843  6.72498           1       100      F    K        | 
|    regB/clk__CTS_1_PP_3               Fall  1.5190 0.0000                                                                           | 
|    regB/CTS_L2_c_tid1_7/A      INV_X4 Fall  1.5190 0.0000 0.0050          5.70005                                     F             | 
|    regB/CTS_L2_c_tid1_7/ZN     INV_X4 Rise  1.5340 0.0150 0.0110 1.36873  11.8107  13.1794           1       100      F    K        | 
|    regB/CTS_L3_c_tid1_6/A      INV_X8 Rise  1.5350 0.0010 0.0110          11.8107                                     F             | 
|    regB/CTS_L3_c_tid1_6/ZN     INV_X8 Fall  1.5490 0.0140 0.0100 8.76346  47.2426  56.0061           4       100      F    K        | 
|    regB/clk__CTS_1_PP_2               Fall  1.5490 0.0000                                                                           | 
|    fb/clk__CTS_1_PP_4                 Fall  1.5490 0.0000                                                                           | 
|    fb/mult/clk__CTS_1_PP_4            Fall  1.5490 0.0000                                                                           | 
|    fb/mult/CTS_L4_c_tid1_20/A  INV_X8 Fall  1.5510 0.0020 0.0100          10.8                                        F             | 
|    fb/mult/CTS_L4_c_tid1_20/ZN INV_X8 Rise  1.5830 0.0320 0.0270 24.9964  52.2309  77.2274           55      100      F    K        | 
|    fb/mult/m_reg[21]/CK        DFF_X1 Rise  1.5850 0.0020 0.0270          0.949653                                    F             | 
---------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (fall edge) |  1.5000 1.5000 | 
| target clock cycle shift                  |  0.0000 1.5000 | 
| target clock propagated network latency   |  0.0850 1.5850 | 
| library hold check                        |  0.0140 1.5990 | 
| data required time                        |  1.5990        | 
|                                           |                | 
| data arrival time                         |  1.7100        | 
| data required time                        | -1.5990        | 
| pessimism                                 |  0.0020        | 
|                                           |                | 
| slack                                     |  0.1130        | 
--------------------------------------------------------------


 Timing Path to fb/mult/out_reg[15]/D 
  
 Path Start Point : fb/mult/out_reg[16] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode') 
 Path End Point   : fb/mult/out_reg[15] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode') 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell    Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                 Fall  1.5000 1.5000 0.0000 0.236327 5.81013  6.04646           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c22/A BUF_X8  Fall  1.5000 0.0000 0.0000          5.81013                                     F             | 
|    CTS_L1_tid1__c1_tid1__c22/Z BUF_X8  Fall  1.5190 0.0190 0.0050 0.466553 5.70005  6.16661           1       100      F    K        | 
|    regB/clk__CTS_1_PP_3                Fall  1.5190 0.0000                                                                           | 
|    regB/CTS_L2_c_tid1_7/A      INV_X4  Fall  1.5190 0.0000 0.0050          5.70005                                     F             | 
|    regB/CTS_L2_c_tid1_7/ZN     INV_X4  Rise  1.5330 0.0140 0.0100 1.36873  10.8     12.1687           1       100      F    K        | 
|    regB/CTS_L3_c_tid1_6/A      INV_X8  Rise  1.5340 0.0010 0.0100          11.8107                                     F             | 
|    regB/CTS_L3_c_tid1_6/ZN     INV_X8  Fall  1.5470 0.0130 0.0090 8.76345  43.2     51.9635           4       100      F    K        | 
|    regB/CTS_L4_c_tid1_4/A      INV_X8  Fall  1.5500 0.0030 0.0100          10.8                                        F             | 
|    regB/CTS_L4_c_tid1_4/ZN     INV_X8  Rise  1.5740 0.0240 0.0170 13.8539  33.4011  47.2551           39      100      F    K        | 
|    regB/clk__CTS_1_PP_0                Rise  1.5740 0.0000                                                                           | 
|    fb/clk__CTS_1_PP_0                  Rise  1.5740 0.0000                                                                           | 
|    fb/mult/clk__CTS_1_PP_0             Rise  1.5740 0.0000                                                                           | 
| Data Path:                                                                                                                           | 
|    fb/mult/out_reg[16]/CK      DFF_X1  Rise  1.5770 0.0030 0.0170          0.949653                                    F             | 
|    fb/mult/out_reg[16]/Q       DFF_X1  Rise  1.6720 0.0950 0.0110 0.62625  2.39696  3.02321           2       100      F             | 
|    fb/mult/i_0_0_78/A          MUX2_X1 Rise  1.6720 0.0000 0.0110          0.94642                                                   | 
|    fb/mult/i_0_0_78/Z          MUX2_X1 Rise  1.7080 0.0360 0.0090 0.605109 1.06234  1.66745           1       100                    | 
|    fb/mult/out_reg[15]/D       DFF_X1  Rise  1.7080 0.0000 0.0090          1.14029                                     F             | 
----------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to fb/mult/out_reg[15]/CK 


---------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell   Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                Fall  1.5000 1.5000 0.0000 0.236327 6.58518  6.82151           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c22/A BUF_X8 Fall  1.5000 0.0000 0.0000          5.81013                                     F             | 
|    CTS_L1_tid1__c1_tid1__c22/Z BUF_X8 Fall  1.5190 0.0190 0.0050 0.466553 6.25843  6.72498           1       100      F    K        | 
|    regB/clk__CTS_1_PP_3               Fall  1.5190 0.0000                                                                           | 
|    regB/CTS_L2_c_tid1_7/A      INV_X4 Fall  1.5190 0.0000 0.0050          5.70005                                     F             | 
|    regB/CTS_L2_c_tid1_7/ZN     INV_X4 Rise  1.5340 0.0150 0.0110 1.36873  11.8107  13.1794           1       100      F    K        | 
|    regB/CTS_L3_c_tid1_6/A      INV_X8 Rise  1.5350 0.0010 0.0110          11.8107                                     F             | 
|    regB/CTS_L3_c_tid1_6/ZN     INV_X8 Fall  1.5490 0.0140 0.0100 8.76346  47.2426  56.0061           4       100      F    K        | 
|    regB/CTS_L4_c_tid1_5/A      INV_X8 Fall  1.5550 0.0060 0.0120          10.8                                        F             | 
|    regB/CTS_L4_c_tid1_5/ZN     INV_X8 Rise  1.5810 0.0260 0.0190 14.8304  37.0365  51.8669           39      100      F    K        | 
|    regB/clk__CTS_1_PP_1               Rise  1.5810 0.0000                                                                           | 
|    fb/clk__CTS_1_PP_1                 Rise  1.5810 0.0000                                                                           | 
|    fb/mult/clk__CTS_1_PP_1            Rise  1.5810 0.0000                                                                           | 
|    fb/mult/out_reg[15]/CK      DFF_X1 Rise  1.5840 0.0030 0.0190          0.949653                                    F             | 
---------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (fall edge) |  1.5000 1.5000 | 
| target clock cycle shift                  |  0.0000 1.5000 | 
| target clock propagated network latency   |  0.0840 1.5840 | 
| library hold check                        |  0.0120 1.5960 | 
| data required time                        |  1.5960        | 
|                                           |                | 
| data arrival time                         |  1.7080        | 
| data required time                        | -1.5960        | 
| pessimism                                 |  0.0020        | 
|                                           |                | 
| slack                                     |  0.1140        | 
--------------------------------------------------------------


 Timing Path to fb/mult/out_reg[19]/D 
  
 Path Start Point : regB/out_reg[19] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode') 
 Path End Point   : fb/mult/out_reg[19] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode') 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell    Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                 Fall  1.5000 1.5000 0.0000 0.236327 5.81013  6.04646           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c22/A BUF_X8  Fall  1.5000 0.0000 0.0000          5.81013                                     F             | 
|    CTS_L1_tid1__c1_tid1__c22/Z BUF_X8  Fall  1.5190 0.0190 0.0050 0.466553 5.70005  6.16661           1       100      F    K        | 
|    regB/clk__CTS_1_PP_3                Fall  1.5190 0.0000                                                                           | 
|    regB/CTS_L2_c_tid1_7/A      INV_X4  Fall  1.5190 0.0000 0.0050          5.70005                                     F             | 
|    regB/CTS_L2_c_tid1_7/ZN     INV_X4  Rise  1.5330 0.0140 0.0100 1.36873  10.8     12.1687           1       100      F    K        | 
|    regB/CTS_L3_c_tid1_6/A      INV_X8  Rise  1.5340 0.0010 0.0100          11.8107                                     F             | 
|    regB/CTS_L3_c_tid1_6/ZN     INV_X8  Fall  1.5470 0.0130 0.0090 8.76345  43.2     51.9635           4       100      F    K        | 
|    regB/CTS_L4_c_tid1_4/A      INV_X8  Fall  1.5500 0.0030 0.0100          10.8                                        F             | 
|    regB/CTS_L4_c_tid1_4/ZN     INV_X8  Rise  1.5740 0.0240 0.0170 13.8539  33.4011  47.2551           39      100      F    K        | 
| Data Path:                                                                                                                           | 
|    regB/out_reg[19]/CK         DFF_X1  Rise  1.5740 0.0000 0.0170          0.949653                                    F             | 
|    regB/out_reg[19]/Q          DFF_X1  Rise  1.6690 0.0950 0.0110 0.965817 2.2432   3.20901           2       100      F             | 
|    regB/out[19]                        Rise  1.6690 0.0000                                                                           | 
|    fb/b[19]                            Rise  1.6690 0.0000                                                                           | 
|    fb/mult/in2[19]                     Rise  1.6690 0.0000                                                                           | 
|    fb/mult/i_0_0_82/B          MUX2_X1 Rise  1.6690 0.0000 0.0110          0.944775                                                  | 
|    fb/mult/i_0_0_82/Z          MUX2_X1 Rise  1.7050 0.0360 0.0090 0.600305 1.06234  1.66265           1       100                    | 
|    fb/mult/out_reg[19]/D       DFF_X1  Rise  1.7050 0.0000 0.0090          1.14029                                     F             | 
----------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to fb/mult/out_reg[19]/CK 


---------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell   Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                Fall  1.5000 1.5000 0.0000 0.236327 6.58518  6.82151           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c22/A BUF_X8 Fall  1.5000 0.0000 0.0000          5.81013                                     F             | 
|    CTS_L1_tid1__c1_tid1__c22/Z BUF_X8 Fall  1.5190 0.0190 0.0050 0.466553 6.25843  6.72498           1       100      F    K        | 
|    regB/clk__CTS_1_PP_3               Fall  1.5190 0.0000                                                                           | 
|    regB/CTS_L2_c_tid1_7/A      INV_X4 Fall  1.5190 0.0000 0.0050          5.70005                                     F             | 
|    regB/CTS_L2_c_tid1_7/ZN     INV_X4 Rise  1.5340 0.0150 0.0110 1.36873  11.8107  13.1794           1       100      F    K        | 
|    regB/CTS_L3_c_tid1_6/A      INV_X8 Rise  1.5350 0.0010 0.0110          11.8107                                     F             | 
|    regB/CTS_L3_c_tid1_6/ZN     INV_X8 Fall  1.5490 0.0140 0.0100 8.76346  47.2426  56.0061           4       100      F    K        | 
|    regB/CTS_L4_c_tid1_4/A      INV_X8 Fall  1.5520 0.0030 0.0110          10.8                                        F             | 
|    regB/CTS_L4_c_tid1_4/ZN     INV_X8 Rise  1.5770 0.0250 0.0190 13.8539  37.0365  50.8904           39      100      F    K        | 
|    regB/clk__CTS_1_PP_0               Rise  1.5770 0.0000                                                                           | 
|    fb/clk__CTS_1_PP_0                 Rise  1.5770 0.0000                                                                           | 
|    fb/mult/clk__CTS_1_PP_0            Rise  1.5770 0.0000                                                                           | 
|    fb/mult/out_reg[19]/CK      DFF_X1 Rise  1.5800 0.0030 0.0180          0.949653                                    F             | 
---------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (fall edge) |  1.5000 1.5000 | 
| target clock cycle shift                  |  0.0000 1.5000 | 
| target clock propagated network latency   |  0.0800 1.5800 | 
| library hold check                        |  0.0120 1.5920 | 
| data required time                        |  1.5920        | 
|                                           |                | 
| data arrival time                         |  1.7050        | 
| data required time                        | -1.5920        | 
| pessimism                                 |  0.0020        | 
|                                           |                | 
| slack                                     |  0.1150        | 
--------------------------------------------------------------


 Timing Path to fb/mult/out_reg[0]/D 
  
 Path Start Point : regB/out_reg[0] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode') 
 Path End Point   : fb/mult/out_reg[0] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode') 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell    Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                 Fall  1.5000 1.5000 0.0000 0.236327 5.81013  6.04646           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c22/A BUF_X8  Fall  1.5000 0.0000 0.0000          5.81013                                     F             | 
|    CTS_L1_tid1__c1_tid1__c22/Z BUF_X8  Fall  1.5190 0.0190 0.0050 0.466553 5.70005  6.16661           1       100      F    K        | 
|    regB/clk__CTS_1_PP_3                Fall  1.5190 0.0000                                                                           | 
|    regB/CTS_L2_c_tid1_7/A      INV_X4  Fall  1.5190 0.0000 0.0050          5.70005                                     F             | 
|    regB/CTS_L2_c_tid1_7/ZN     INV_X4  Rise  1.5330 0.0140 0.0100 1.36873  10.8     12.1687           1       100      F    K        | 
|    regB/CTS_L3_c_tid1_6/A      INV_X8  Rise  1.5340 0.0010 0.0100          11.8107                                     F             | 
|    regB/CTS_L3_c_tid1_6/ZN     INV_X8  Fall  1.5470 0.0130 0.0090 8.76345  43.2     51.9635           4       100      F    K        | 
|    regB/CTS_L4_c_tid1_5/A      INV_X8  Fall  1.5520 0.0050 0.0110          10.8                                        F             | 
|    regB/CTS_L4_c_tid1_5/ZN     INV_X8  Rise  1.5760 0.0240 0.0180 14.8305  33.4011  48.2316           39      100      F    K        | 
| Data Path:                                                                                                                           | 
|    regB/out_reg[0]/CK          DFF_X1  Rise  1.5770 0.0010 0.0180          0.949653                                    F             | 
|    regB/out_reg[0]/Q           DFF_X1  Rise  1.6730 0.0960 0.0110 0.85557  2.45393  3.3095            2       100      F             | 
|    regB/out[0]                         Rise  1.6730 0.0000                                                                           | 
|    fb/b[0]                             Rise  1.6730 0.0000                                                                           | 
|    fb/mult/in2[0]                      Rise  1.6730 0.0000                                                                           | 
|    fb/mult/i_0_0_63/B          MUX2_X1 Rise  1.6730 0.0000 0.0110          0.944775                                                  | 
|    fb/mult/i_0_0_63/Z          MUX2_X1 Rise  1.7080 0.0350 0.0080 0.240718 1.06234  1.30306           1       100                    | 
|    fb/mult/out_reg[0]/D        DFF_X1  Rise  1.7080 0.0000 0.0080          1.14029                                     F             | 
----------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to fb/mult/out_reg[0]/CK 


---------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell   Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                Fall  1.5000 1.5000 0.0000 0.236327 6.58518  6.82151           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c22/A BUF_X8 Fall  1.5000 0.0000 0.0000          5.81013                                     F             | 
|    CTS_L1_tid1__c1_tid1__c22/Z BUF_X8 Fall  1.5190 0.0190 0.0050 0.466553 6.25843  6.72498           1       100      F    K        | 
|    regB/clk__CTS_1_PP_3               Fall  1.5190 0.0000                                                                           | 
|    regB/CTS_L2_c_tid1_7/A      INV_X4 Fall  1.5190 0.0000 0.0050          5.70005                                     F             | 
|    regB/CTS_L2_c_tid1_7/ZN     INV_X4 Rise  1.5340 0.0150 0.0110 1.36873  11.8107  13.1794           1       100      F    K        | 
|    regB/CTS_L3_c_tid1_6/A      INV_X8 Rise  1.5350 0.0010 0.0110          11.8107                                     F             | 
|    regB/CTS_L3_c_tid1_6/ZN     INV_X8 Fall  1.5490 0.0140 0.0100 8.76346  47.2426  56.0061           4       100      F    K        | 
|    regB/CTS_L4_c_tid1_5/A      INV_X8 Fall  1.5550 0.0060 0.0120          10.8                                        F             | 
|    regB/CTS_L4_c_tid1_5/ZN     INV_X8 Rise  1.5810 0.0260 0.0190 14.8304  37.0365  51.8669           39      100      F    K        | 
|    regB/clk__CTS_1_PP_1               Rise  1.5810 0.0000                                                                           | 
|    fb/clk__CTS_1_PP_1                 Rise  1.5810 0.0000                                                                           | 
|    fb/mult/clk__CTS_1_PP_1            Rise  1.5810 0.0000                                                                           | 
|    fb/mult/out_reg[0]/CK       DFF_X1 Rise  1.5830 0.0020 0.0190          0.949653                                    F             | 
---------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (fall edge) |  1.5000 1.5000 | 
| target clock cycle shift                  |  0.0000 1.5000 | 
| target clock propagated network latency   |  0.0830 1.5830 | 
| library hold check                        |  0.0120 1.5950 | 
| data required time                        |  1.5950        | 
|                                           |                | 
| data arrival time                         |  1.7080        | 
| data required time                        | -1.5950        | 
| pessimism                                 |  0.0020        | 
|                                           |                | 
| slack                                     |  0.1150        | 
--------------------------------------------------------------


 Timing Path to fb/mult/out_reg[2]/D 
  
 Path Start Point : fb/mult/out_reg[3] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode') 
 Path End Point   : fb/mult/out_reg[2] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode') 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell    Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                 Fall  1.5000 1.5000 0.0000 0.236327 5.81013  6.04646           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c22/A BUF_X8  Fall  1.5000 0.0000 0.0000          5.81013                                     F             | 
|    CTS_L1_tid1__c1_tid1__c22/Z BUF_X8  Fall  1.5190 0.0190 0.0050 0.466553 5.70005  6.16661           1       100      F    K        | 
|    regB/clk__CTS_1_PP_3                Fall  1.5190 0.0000                                                                           | 
|    regB/CTS_L2_c_tid1_7/A      INV_X4  Fall  1.5190 0.0000 0.0050          5.70005                                     F             | 
|    regB/CTS_L2_c_tid1_7/ZN     INV_X4  Rise  1.5330 0.0140 0.0100 1.36873  10.8     12.1687           1       100      F    K        | 
|    regB/CTS_L3_c_tid1_6/A      INV_X8  Rise  1.5340 0.0010 0.0100          11.8107                                     F             | 
|    regB/CTS_L3_c_tid1_6/ZN     INV_X8  Fall  1.5470 0.0130 0.0090 8.76345  43.2     51.9635           4       100      F    K        | 
|    regB/CTS_L4_c_tid1_5/A      INV_X8  Fall  1.5520 0.0050 0.0110          10.8                                        F             | 
|    regB/CTS_L4_c_tid1_5/ZN     INV_X8  Rise  1.5760 0.0240 0.0180 14.8305  33.4011  48.2316           39      100      F    K        | 
|    regB/clk__CTS_1_PP_1                Rise  1.5760 0.0000                                                                           | 
|    fb/clk__CTS_1_PP_1                  Rise  1.5760 0.0000                                                                           | 
|    fb/mult/clk__CTS_1_PP_1             Rise  1.5760 0.0000                                                                           | 
| Data Path:                                                                                                                           | 
|    fb/mult/out_reg[3]/CK       DFF_X1  Rise  1.5770 0.0010 0.0180          0.949653                                    F             | 
|    fb/mult/out_reg[3]/Q        DFF_X1  Rise  1.6730 0.0960 0.0110 0.751224 2.35365  3.10487           2       100      F             | 
|    fb/mult/i_0_0_65/A          MUX2_X1 Rise  1.6730 0.0000 0.0110          0.94642                                                   | 
|    fb/mult/i_0_0_65/Z          MUX2_X1 Rise  1.7080 0.0350 0.0080 0.246017 1.06234  1.30836           1       100                    | 
|    fb/mult/out_reg[2]/D        DFF_X1  Rise  1.7080 0.0000 0.0080          1.14029                                     F             | 
----------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to fb/mult/out_reg[2]/CK 


---------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell   Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                Fall  1.5000 1.5000 0.0000 0.236327 6.58518  6.82151           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c22/A BUF_X8 Fall  1.5000 0.0000 0.0000          5.81013                                     F             | 
|    CTS_L1_tid1__c1_tid1__c22/Z BUF_X8 Fall  1.5190 0.0190 0.0050 0.466553 6.25843  6.72498           1       100      F    K        | 
|    regB/clk__CTS_1_PP_3               Fall  1.5190 0.0000                                                                           | 
|    regB/CTS_L2_c_tid1_7/A      INV_X4 Fall  1.5190 0.0000 0.0050          5.70005                                     F             | 
|    regB/CTS_L2_c_tid1_7/ZN     INV_X4 Rise  1.5340 0.0150 0.0110 1.36873  11.8107  13.1794           1       100      F    K        | 
|    regB/CTS_L3_c_tid1_6/A      INV_X8 Rise  1.5350 0.0010 0.0110          11.8107                                     F             | 
|    regB/CTS_L3_c_tid1_6/ZN     INV_X8 Fall  1.5490 0.0140 0.0100 8.76346  47.2426  56.0061           4       100      F    K        | 
|    regB/CTS_L4_c_tid1_5/A      INV_X8 Fall  1.5550 0.0060 0.0120          10.8                                        F             | 
|    regB/CTS_L4_c_tid1_5/ZN     INV_X8 Rise  1.5810 0.0260 0.0190 14.8304  37.0365  51.8669           39      100      F    K        | 
|    regB/clk__CTS_1_PP_1               Rise  1.5810 0.0000                                                                           | 
|    fb/clk__CTS_1_PP_1                 Rise  1.5810 0.0000                                                                           | 
|    fb/mult/clk__CTS_1_PP_1            Rise  1.5810 0.0000                                                                           | 
|    fb/mult/out_reg[2]/CK       DFF_X1 Rise  1.5830 0.0020 0.0190          0.949653                                    F             | 
---------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (fall edge) |  1.5000 1.5000 | 
| target clock cycle shift                  |  0.0000 1.5000 | 
| target clock propagated network latency   |  0.0830 1.5830 | 
| library hold check                        |  0.0120 1.5950 | 
| data required time                        |  1.5950        | 
|                                           |                | 
| data arrival time                         |  1.7080        | 
| data required time                        | -1.5950        | 
| pessimism                                 |  0.0020        | 
|                                           |                | 
| slack                                     |  0.1150        | 
--------------------------------------------------------------


 Timing Path to fb/mult/out_reg[6]/D 
  
 Path Start Point : fb/mult/out_reg[7] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode') 
 Path End Point   : fb/mult/out_reg[6] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode') 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell    Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                 Fall  1.5000 1.5000 0.0000 0.236327 5.81013  6.04646           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c22/A BUF_X8  Fall  1.5000 0.0000 0.0000          5.81013                                     F             | 
|    CTS_L1_tid1__c1_tid1__c22/Z BUF_X8  Fall  1.5190 0.0190 0.0050 0.466553 5.70005  6.16661           1       100      F    K        | 
|    regB/clk__CTS_1_PP_3                Fall  1.5190 0.0000                                                                           | 
|    regB/CTS_L2_c_tid1_7/A      INV_X4  Fall  1.5190 0.0000 0.0050          5.70005                                     F             | 
|    regB/CTS_L2_c_tid1_7/ZN     INV_X4  Rise  1.5330 0.0140 0.0100 1.36873  10.8     12.1687           1       100      F    K        | 
|    regB/CTS_L3_c_tid1_6/A      INV_X8  Rise  1.5340 0.0010 0.0100          11.8107                                     F             | 
|    regB/CTS_L3_c_tid1_6/ZN     INV_X8  Fall  1.5470 0.0130 0.0090 8.76345  43.2     51.9635           4       100      F    K        | 
|    regB/CTS_L4_c_tid1_5/A      INV_X8  Fall  1.5520 0.0050 0.0110          10.8                                        F             | 
|    regB/CTS_L4_c_tid1_5/ZN     INV_X8  Rise  1.5760 0.0240 0.0180 14.8305  33.4011  48.2316           39      100      F    K        | 
|    regB/clk__CTS_1_PP_1                Rise  1.5760 0.0000                                                                           | 
|    fb/clk__CTS_1_PP_1                  Rise  1.5760 0.0000                                                                           | 
|    fb/mult/clk__CTS_1_PP_1             Rise  1.5760 0.0000                                                                           | 
| Data Path:                                                                                                                           | 
|    fb/mult/out_reg[7]/CK       DFF_X1  Rise  1.5770 0.0010 0.0180          0.949653                                    F             | 
|    fb/mult/out_reg[7]/Q        DFF_X1  Rise  1.6720 0.0950 0.0110 0.457965 2.35365  2.81161           2       100      F             | 
|    fb/mult/i_0_0_69/A          MUX2_X1 Rise  1.6720 0.0000 0.0110          0.94642                                                   | 
|    fb/mult/i_0_0_69/Z          MUX2_X1 Rise  1.7080 0.0360 0.0090 0.494258 1.06234  1.5566            1       100                    | 
|    fb/mult/out_reg[6]/D        DFF_X1  Rise  1.7080 0.0000 0.0090          1.14029                                     F             | 
----------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to fb/mult/out_reg[6]/CK 


---------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell   Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                Fall  1.5000 1.5000 0.0000 0.236327 6.58518  6.82151           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c22/A BUF_X8 Fall  1.5000 0.0000 0.0000          5.81013                                     F             | 
|    CTS_L1_tid1__c1_tid1__c22/Z BUF_X8 Fall  1.5190 0.0190 0.0050 0.466553 6.25843  6.72498           1       100      F    K        | 
|    regB/clk__CTS_1_PP_3               Fall  1.5190 0.0000                                                                           | 
|    regB/CTS_L2_c_tid1_7/A      INV_X4 Fall  1.5190 0.0000 0.0050          5.70005                                     F             | 
|    regB/CTS_L2_c_tid1_7/ZN     INV_X4 Rise  1.5340 0.0150 0.0110 1.36873  11.8107  13.1794           1       100      F    K        | 
|    regB/CTS_L3_c_tid1_6/A      INV_X8 Rise  1.5350 0.0010 0.0110          11.8107                                     F             | 
|    regB/CTS_L3_c_tid1_6/ZN     INV_X8 Fall  1.5490 0.0140 0.0100 8.76346  47.2426  56.0061           4       100      F    K        | 
|    regB/CTS_L4_c_tid1_5/A      INV_X8 Fall  1.5550 0.0060 0.0120          10.8                                        F             | 
|    regB/CTS_L4_c_tid1_5/ZN     INV_X8 Rise  1.5810 0.0260 0.0190 14.8304  37.0365  51.8669           39      100      F    K        | 
|    regB/clk__CTS_1_PP_1               Rise  1.5810 0.0000                                                                           | 
|    fb/clk__CTS_1_PP_1                 Rise  1.5810 0.0000                                                                           | 
|    fb/mult/clk__CTS_1_PP_1            Rise  1.5810 0.0000                                                                           | 
|    fb/mult/out_reg[6]/CK       DFF_X1 Rise  1.5830 0.0020 0.0190          0.949653                                    F             | 
---------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (fall edge) |  1.5000 1.5000 | 
| target clock cycle shift                  |  0.0000 1.5000 | 
| target clock propagated network latency   |  0.0830 1.5830 | 
| library hold check                        |  0.0120 1.5950 | 
| data required time                        |  1.5950        | 
|                                           |                | 
| data arrival time                         |  1.7080        | 
| data required time                        | -1.5950        | 
| pessimism                                 |  0.0020        | 
|                                           |                | 
| slack                                     |  0.1150        | 
--------------------------------------------------------------


 Timing Path to fb/mult/out_reg[12]/D 
  
 Path Start Point : regB/out_reg[12] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode') 
 Path End Point   : fb/mult/out_reg[12] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode') 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell    Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                 Fall  1.5000 1.5000 0.0000 0.236327 5.81013  6.04646           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c22/A BUF_X8  Fall  1.5000 0.0000 0.0000          5.81013                                     F             | 
|    CTS_L1_tid1__c1_tid1__c22/Z BUF_X8  Fall  1.5190 0.0190 0.0050 0.466553 5.70005  6.16661           1       100      F    K        | 
|    regB/clk__CTS_1_PP_3                Fall  1.5190 0.0000                                                                           | 
|    regB/CTS_L2_c_tid1_7/A      INV_X4  Fall  1.5190 0.0000 0.0050          5.70005                                     F             | 
|    regB/CTS_L2_c_tid1_7/ZN     INV_X4  Rise  1.5330 0.0140 0.0100 1.36873  10.8     12.1687           1       100      F    K        | 
|    regB/CTS_L3_c_tid1_6/A      INV_X8  Rise  1.5340 0.0010 0.0100          11.8107                                     F             | 
|    regB/CTS_L3_c_tid1_6/ZN     INV_X8  Fall  1.5470 0.0130 0.0090 8.76345  43.2     51.9635           4       100      F    K        | 
|    regB/CTS_L4_c_tid1_5/A      INV_X8  Fall  1.5520 0.0050 0.0110          10.8                                        F             | 
|    regB/CTS_L4_c_tid1_5/ZN     INV_X8  Rise  1.5760 0.0240 0.0180 14.8305  33.4011  48.2316           39      100      F    K        | 
| Data Path:                                                                                                                           | 
|    regB/out_reg[12]/CK         DFF_X1  Rise  1.5790 0.0030 0.0180          0.949653                                    F             | 
|    regB/out_reg[12]/Q          DFF_X1  Rise  1.6750 0.0960 0.0120 1.08629  2.34631  3.4326            2       100      F             | 
|    regB/out[12]                        Rise  1.6750 0.0000                                                                           | 
|    fb/b[12]                            Rise  1.6750 0.0000                                                                           | 
|    fb/mult/in2[12]                     Rise  1.6750 0.0000                                                                           | 
|    fb/mult/i_0_0_75/B          MUX2_X1 Rise  1.6750 0.0000 0.0120          0.944775                                                  | 
|    fb/mult/i_0_0_75/Z          MUX2_X1 Rise  1.7100 0.0350 0.0080 0.327644 1.06234  1.38999           1       100                    | 
|    fb/mult/out_reg[12]/D       DFF_X1  Rise  1.7100 0.0000 0.0080          1.14029                                     F             | 
----------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to fb/mult/out_reg[12]/CK 


---------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell   Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                Fall  1.5000 1.5000 0.0000 0.236327 6.58518  6.82151           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c22/A BUF_X8 Fall  1.5000 0.0000 0.0000          5.81013                                     F             | 
|    CTS_L1_tid1__c1_tid1__c22/Z BUF_X8 Fall  1.5190 0.0190 0.0050 0.466553 6.25843  6.72498           1       100      F    K        | 
|    regB/clk__CTS_1_PP_3               Fall  1.5190 0.0000                                                                           | 
|    regB/CTS_L2_c_tid1_7/A      INV_X4 Fall  1.5190 0.0000 0.0050          5.70005                                     F             | 
|    regB/CTS_L2_c_tid1_7/ZN     INV_X4 Rise  1.5340 0.0150 0.0110 1.36873  11.8107  13.1794           1       100      F    K        | 
|    regB/CTS_L3_c_tid1_6/A      INV_X8 Rise  1.5350 0.0010 0.0110          11.8107                                     F             | 
|    regB/CTS_L3_c_tid1_6/ZN     INV_X8 Fall  1.5490 0.0140 0.0100 8.76346  47.2426  56.0061           4       100      F    K        | 
|    regB/CTS_L4_c_tid1_5/A      INV_X8 Fall  1.5550 0.0060 0.0120          10.8                                        F             | 
|    regB/CTS_L4_c_tid1_5/ZN     INV_X8 Rise  1.5810 0.0260 0.0190 14.8304  37.0365  51.8669           39      100      F    K        | 
|    regB/clk__CTS_1_PP_1               Rise  1.5810 0.0000                                                                           | 
|    fb/clk__CTS_1_PP_1                 Rise  1.5810 0.0000                                                                           | 
|    fb/mult/clk__CTS_1_PP_1            Rise  1.5810 0.0000                                                                           | 
|    fb/mult/out_reg[12]/CK      DFF_X1 Rise  1.5850 0.0040 0.0190          0.949653                                    F             | 
---------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (fall edge) |  1.5000 1.5000 | 
| target clock cycle shift                  |  0.0000 1.5000 | 
| target clock propagated network latency   |  0.0850 1.5850 | 
| library hold check                        |  0.0120 1.5970 | 
| data required time                        |  1.5970        | 
|                                           |                | 
| data arrival time                         |  1.7100        | 
| data required time                        | -1.5970        | 
| pessimism                                 |  0.0020        | 
|                                           |                | 
| slack                                     |  0.1150        | 
--------------------------------------------------------------


 Timing Path to fb/mult/m_reg[12]/D 
  
 Path Start Point : regA/out_reg[12] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode') 
 Path End Point   : fb/mult/m_reg[12] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode') 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-----------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell    Edge Arrival Delay   Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                 Fall  1.5000  1.5000 0.0000             0.236327 5.81013  6.04646           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c22/A BUF_X8  Fall  1.5000  0.0000 0.0000                      5.81013                                     F             | 
|    CTS_L1_tid1__c1_tid1__c22/Z BUF_X8  Fall  1.5190  0.0190 0.0050             0.466553 5.70005  6.16661           1       100      F    K        | 
|    regB/clk__CTS_1_PP_3                Fall  1.5190  0.0000                                                                                       | 
|    regB/CTS_L2_c_tid1_7/A      INV_X4  Fall  1.5190  0.0000 0.0050                      5.70005                                     F             | 
|    regB/CTS_L2_c_tid1_7/ZN     INV_X4  Rise  1.5330  0.0140 0.0100             1.36873  10.8     12.1687           1       100      F    K        | 
|    regB/CTS_L3_c_tid1_6/A      INV_X8  Rise  1.5340  0.0010 0.0100                      11.8107                                     F             | 
|    regB/CTS_L3_c_tid1_6/ZN     INV_X8  Fall  1.5470  0.0130 0.0090             8.76345  43.2     51.9635           4       100      F    K        | 
|    regB/clk__CTS_1_PP_2                Fall  1.5470  0.0000                                                                                       | 
|    fb/clk__CTS_1_PP_4                  Fall  1.5470  0.0000                                                                                       | 
|    fb/mult/clk__CTS_1_PP_4             Fall  1.5470  0.0000                                                                                       | 
|    fb/mult/CTS_L4_c_tid1_20/A  INV_X8  Fall  1.5490  0.0020 0.0090                      10.8                                        F             | 
|    fb/mult/CTS_L4_c_tid1_20/ZN INV_X8  Rise  1.5790  0.0300 0.0250             24.9964  47.1042  72.1006           55      100      F    K        | 
|    fb/mult/clk__CTS_1_PP_3             Rise  1.5790  0.0000                                                                                       | 
|    fb/clk__CTS_1_PP_3                  Rise  1.5790  0.0000                                                                                       | 
|    regA/clk__CTS_1_PP_3                Rise  1.5790  0.0000                                                                                       | 
| Data Path:                                                                                                                                        | 
|    regA/out_reg[12]/CK         DFF_X1  Rise  1.5800  0.0010 0.0250                      0.949653                                    F             | 
|    regA/out_reg[12]/Q          DFF_X1  Rise  1.6790  0.0990 0.0120             1.49443  2.34631  3.84074           2       100      F             | 
|    regA/out[12]                        Rise  1.6790  0.0000                                                                                       | 
|    fb/a[12]                            Rise  1.6790  0.0000                                                                                       | 
|    fb/mult/in1[12]                     Rise  1.6790  0.0000                                                                                       | 
|    fb/mult/i_0_0_113/B         MUX2_X1 Rise  1.6770 -0.0020 0.0120    -0.0020           0.944775                                                  | 
|    fb/mult/i_0_0_113/Z         MUX2_X1 Rise  1.7130  0.0360 0.0090             0.535287 1.06234  1.59763           1       100                    | 
|    fb/mult/m_reg[12]/D         DFF_X1  Rise  1.7110 -0.0020 0.0090    -0.0020           1.14029                                     F             | 
-----------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to fb/mult/m_reg[12]/CK 


---------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell   Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                Fall  1.5000 1.5000 0.0000 0.236327 6.58518  6.82151           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c22/A BUF_X8 Fall  1.5000 0.0000 0.0000          5.81013                                     F             | 
|    CTS_L1_tid1__c1_tid1__c22/Z BUF_X8 Fall  1.5190 0.0190 0.0050 0.466553 6.25843  6.72498           1       100      F    K        | 
|    regB/clk__CTS_1_PP_3               Fall  1.5190 0.0000                                                                           | 
|    regB/CTS_L2_c_tid1_7/A      INV_X4 Fall  1.5190 0.0000 0.0050          5.70005                                     F             | 
|    regB/CTS_L2_c_tid1_7/ZN     INV_X4 Rise  1.5340 0.0150 0.0110 1.36873  11.8107  13.1794           1       100      F    K        | 
|    regB/CTS_L3_c_tid1_6/A      INV_X8 Rise  1.5350 0.0010 0.0110          11.8107                                     F             | 
|    regB/CTS_L3_c_tid1_6/ZN     INV_X8 Fall  1.5490 0.0140 0.0100 8.76346  47.2426  56.0061           4       100      F    K        | 
|    regB/clk__CTS_1_PP_2               Fall  1.5490 0.0000                                                                           | 
|    fb/clk__CTS_1_PP_4                 Fall  1.5490 0.0000                                                                           | 
|    fb/mult/clk__CTS_1_PP_4            Fall  1.5490 0.0000                                                                           | 
|    fb/mult/CTS_L4_c_tid1_20/A  INV_X8 Fall  1.5510 0.0020 0.0100          10.8                                        F             | 
|    fb/mult/CTS_L4_c_tid1_20/ZN INV_X8 Rise  1.5830 0.0320 0.0270 24.9964  52.2309  77.2274           55      100      F    K        | 
|    fb/mult/m_reg[12]/CK        DFF_X1 Rise  1.5850 0.0020 0.0270          0.949653                                    F             | 
---------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (fall edge) |  1.5000 1.5000 | 
| target clock cycle shift                  |  0.0000 1.5000 | 
| target clock propagated network latency   |  0.0850 1.5850 | 
| library hold check                        |  0.0130 1.5980 | 
| data required time                        |  1.5980        | 
|                                           |                | 
| data arrival time                         |  1.7110        | 
| data required time                        | -1.5980        | 
| pessimism                                 |  0.0020        | 
|                                           |                | 
| slack                                     |  0.1150        | 
--------------------------------------------------------------


 Timing Path to fb/mult/out_reg[22]/D 
  
 Path Start Point : regB/out_reg[22] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode') 
 Path End Point   : fb/mult/out_reg[22] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode') 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell    Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                 Fall  1.5000 1.5000 0.0000 0.236327 5.81013  6.04646           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c22/A BUF_X8  Fall  1.5000 0.0000 0.0000          5.81013                                     F             | 
|    CTS_L1_tid1__c1_tid1__c22/Z BUF_X8  Fall  1.5190 0.0190 0.0050 0.466553 5.70005  6.16661           1       100      F    K        | 
|    regB/clk__CTS_1_PP_3                Fall  1.5190 0.0000                                                                           | 
|    regB/CTS_L2_c_tid1_7/A      INV_X4  Fall  1.5190 0.0000 0.0050          5.70005                                     F             | 
|    regB/CTS_L2_c_tid1_7/ZN     INV_X4  Rise  1.5330 0.0140 0.0100 1.36873  10.8     12.1687           1       100      F    K        | 
|    regB/CTS_L3_c_tid1_6/A      INV_X8  Rise  1.5340 0.0010 0.0100          11.8107                                     F             | 
|    regB/CTS_L3_c_tid1_6/ZN     INV_X8  Fall  1.5470 0.0130 0.0090 8.76345  43.2     51.9635           4       100      F    K        | 
|    regB/CTS_L4_c_tid1_4/A      INV_X8  Fall  1.5500 0.0030 0.0100          10.8                                        F             | 
|    regB/CTS_L4_c_tid1_4/ZN     INV_X8  Rise  1.5740 0.0240 0.0170 13.8539  33.4011  47.2551           39      100      F    K        | 
| Data Path:                                                                                                                           | 
|    regB/out_reg[22]/CK         DFF_X1  Rise  1.5750 0.0010 0.0170          0.949653                                    F             | 
|    regB/out_reg[22]/Q          DFF_X1  Rise  1.6700 0.0950 0.0110 0.817825 2.34631  3.16414           2       100      F             | 
|    regB/out[22]                        Rise  1.6700 0.0000                                                                           | 
|    fb/b[22]                            Rise  1.6700 0.0000                                                                           | 
|    fb/mult/in2[22]                     Rise  1.6700 0.0000                                                                           | 
|    fb/mult/i_0_0_85/B          MUX2_X1 Rise  1.6700 0.0000 0.0110          0.944775                                                  | 
|    fb/mult/i_0_0_85/Z          MUX2_X1 Rise  1.7040 0.0340 0.0080 0.180651 1.06234  1.24299           1       100                    | 
|    fb/mult/out_reg[22]/D       DFF_X1  Rise  1.7040 0.0000 0.0080          1.14029                                     F             | 
----------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to fb/mult/out_reg[22]/CK 


---------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell   Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                Fall  1.5000 1.5000 0.0000 0.236327 6.58518  6.82151           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c22/A BUF_X8 Fall  1.5000 0.0000 0.0000          5.81013                                     F             | 
|    CTS_L1_tid1__c1_tid1__c22/Z BUF_X8 Fall  1.5190 0.0190 0.0050 0.466553 6.25843  6.72498           1       100      F    K        | 
|    regB/clk__CTS_1_PP_3               Fall  1.5190 0.0000                                                                           | 
|    regB/CTS_L2_c_tid1_7/A      INV_X4 Fall  1.5190 0.0000 0.0050          5.70005                                     F             | 
|    regB/CTS_L2_c_tid1_7/ZN     INV_X4 Rise  1.5340 0.0150 0.0110 1.36873  11.8107  13.1794           1       100      F    K        | 
|    regB/CTS_L3_c_tid1_6/A      INV_X8 Rise  1.5350 0.0010 0.0110          11.8107                                     F             | 
|    regB/CTS_L3_c_tid1_6/ZN     INV_X8 Fall  1.5490 0.0140 0.0100 8.76346  47.2426  56.0061           4       100      F    K        | 
|    regB/CTS_L4_c_tid1_4/A      INV_X8 Fall  1.5520 0.0030 0.0110          10.8                                        F             | 
|    regB/CTS_L4_c_tid1_4/ZN     INV_X8 Rise  1.5770 0.0250 0.0190 13.8539  37.0365  50.8904           39      100      F    K        | 
|    regB/clk__CTS_1_PP_0               Rise  1.5770 0.0000                                                                           | 
|    fb/clk__CTS_1_PP_0                 Rise  1.5770 0.0000                                                                           | 
|    fb/mult/clk__CTS_1_PP_0            Rise  1.5770 0.0000                                                                           | 
|    fb/mult/out_reg[22]/CK      DFF_X1 Rise  1.5790 0.0020 0.0180          0.949653                                    F             | 
---------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (fall edge) |  1.5000 1.5000 | 
| target clock cycle shift                  |  0.0000 1.5000 | 
| target clock propagated network latency   |  0.0790 1.5790 | 
| library hold check                        |  0.0110 1.5900 | 
| data required time                        |  1.5900        | 
|                                           |                | 
| data arrival time                         |  1.7040        | 
| data required time                        | -1.5900        | 
| pessimism                                 |  0.0020        | 
|                                           |                | 
| slack                                     |  0.1160        | 
--------------------------------------------------------------


 Timing Path to fb/mult/out_reg[17]/D 
  
 Path Start Point : regB/out_reg[17] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode') 
 Path End Point   : fb/mult/out_reg[17] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode') 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell    Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                 Fall  1.5000 1.5000 0.0000 0.236327 5.81013  6.04646           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c22/A BUF_X8  Fall  1.5000 0.0000 0.0000          5.81013                                     F             | 
|    CTS_L1_tid1__c1_tid1__c22/Z BUF_X8  Fall  1.5190 0.0190 0.0050 0.466553 5.70005  6.16661           1       100      F    K        | 
|    regB/clk__CTS_1_PP_3                Fall  1.5190 0.0000                                                                           | 
|    regB/CTS_L2_c_tid1_7/A      INV_X4  Fall  1.5190 0.0000 0.0050          5.70005                                     F             | 
|    regB/CTS_L2_c_tid1_7/ZN     INV_X4  Rise  1.5330 0.0140 0.0100 1.36873  10.8     12.1687           1       100      F    K        | 
|    regB/CTS_L3_c_tid1_6/A      INV_X8  Rise  1.5340 0.0010 0.0100          11.8107                                     F             | 
|    regB/CTS_L3_c_tid1_6/ZN     INV_X8  Fall  1.5470 0.0130 0.0090 8.76345  43.2     51.9635           4       100      F    K        | 
|    regB/CTS_L4_c_tid1_4/A      INV_X8  Fall  1.5500 0.0030 0.0100          10.8                                        F             | 
|    regB/CTS_L4_c_tid1_4/ZN     INV_X8  Rise  1.5740 0.0240 0.0170 13.8539  33.4011  47.2551           39      100      F    K        | 
| Data Path:                                                                                                                           | 
|    regB/out_reg[17]/CK         DFF_X1  Rise  1.5750 0.0010 0.0170          0.949653                                    F             | 
|    regB/out_reg[17]/Q          DFF_X1  Rise  1.6700 0.0950 0.0110 0.53927  2.38962  2.92889           2       100      F             | 
|    regB/out[17]                        Rise  1.6700 0.0000                                                                           | 
|    fb/b[17]                            Rise  1.6700 0.0000                                                                           | 
|    fb/mult/in2[17]                     Rise  1.6700 0.0000                                                                           | 
|    fb/mult/i_0_0_80/B          MUX2_X1 Rise  1.6700 0.0000 0.0110          0.944775                                                  | 
|    fb/mult/i_0_0_80/Z          MUX2_X1 Rise  1.7060 0.0360 0.0090 0.653257 1.06234  1.7156            1       100                    | 
|    fb/mult/out_reg[17]/D       DFF_X1  Rise  1.7060 0.0000 0.0090          1.14029                                     F             | 
----------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to fb/mult/out_reg[17]/CK 


---------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell   Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                Fall  1.5000 1.5000 0.0000 0.236327 6.58518  6.82151           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c22/A BUF_X8 Fall  1.5000 0.0000 0.0000          5.81013                                     F             | 
|    CTS_L1_tid1__c1_tid1__c22/Z BUF_X8 Fall  1.5190 0.0190 0.0050 0.466553 6.25843  6.72498           1       100      F    K        | 
|    regB/clk__CTS_1_PP_3               Fall  1.5190 0.0000                                                                           | 
|    regB/CTS_L2_c_tid1_7/A      INV_X4 Fall  1.5190 0.0000 0.0050          5.70005                                     F             | 
|    regB/CTS_L2_c_tid1_7/ZN     INV_X4 Rise  1.5340 0.0150 0.0110 1.36873  11.8107  13.1794           1       100      F    K        | 
|    regB/CTS_L3_c_tid1_6/A      INV_X8 Rise  1.5350 0.0010 0.0110          11.8107                                     F             | 
|    regB/CTS_L3_c_tid1_6/ZN     INV_X8 Fall  1.5490 0.0140 0.0100 8.76346  47.2426  56.0061           4       100      F    K        | 
|    regB/CTS_L4_c_tid1_4/A      INV_X8 Fall  1.5520 0.0030 0.0110          10.8                                        F             | 
|    regB/CTS_L4_c_tid1_4/ZN     INV_X8 Rise  1.5770 0.0250 0.0190 13.8539  37.0365  50.8904           39      100      F    K        | 
|    regB/clk__CTS_1_PP_0               Rise  1.5770 0.0000                                                                           | 
|    fb/clk__CTS_1_PP_0                 Rise  1.5770 0.0000                                                                           | 
|    fb/mult/clk__CTS_1_PP_0            Rise  1.5770 0.0000                                                                           | 
|    fb/mult/out_reg[17]/CK      DFF_X1 Rise  1.5800 0.0030 0.0180          0.949653                                    F             | 
---------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (fall edge) |  1.5000 1.5000 | 
| target clock cycle shift                  |  0.0000 1.5000 | 
| target clock propagated network latency   |  0.0800 1.5800 | 
| library hold check                        |  0.0120 1.5920 | 
| data required time                        |  1.5920        | 
|                                           |                | 
| data arrival time                         |  1.7060        | 
| data required time                        | -1.5920        | 
| pessimism                                 |  0.0020        | 
|                                           |                | 
| slack                                     |  0.1160        | 
--------------------------------------------------------------


 Timing Path to fb/mult/out_reg[18]/D 
  
 Path Start Point : regB/out_reg[18] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode') 
 Path End Point   : fb/mult/out_reg[18] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode') 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-----------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell    Edge Arrival Delay   Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                 Fall  1.5000  1.5000 0.0000             0.236327 5.81013  6.04646           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c22/A BUF_X8  Fall  1.5000  0.0000 0.0000                      5.81013                                     F             | 
|    CTS_L1_tid1__c1_tid1__c22/Z BUF_X8  Fall  1.5190  0.0190 0.0050             0.466553 5.70005  6.16661           1       100      F    K        | 
|    regB/clk__CTS_1_PP_3                Fall  1.5190  0.0000                                                                                       | 
|    regB/CTS_L2_c_tid1_7/A      INV_X4  Fall  1.5190  0.0000 0.0050                      5.70005                                     F             | 
|    regB/CTS_L2_c_tid1_7/ZN     INV_X4  Rise  1.5330  0.0140 0.0100             1.36873  10.8     12.1687           1       100      F    K        | 
|    regB/CTS_L3_c_tid1_6/A      INV_X8  Rise  1.5340  0.0010 0.0100                      11.8107                                     F             | 
|    regB/CTS_L3_c_tid1_6/ZN     INV_X8  Fall  1.5470  0.0130 0.0090             8.76345  43.2     51.9635           4       100      F    K        | 
|    regB/CTS_L4_c_tid1_4/A      INV_X8  Fall  1.5500  0.0030 0.0100                      10.8                                        F             | 
|    regB/CTS_L4_c_tid1_4/ZN     INV_X8  Rise  1.5740  0.0240 0.0170             13.8539  33.4011  47.2551           39      100      F    K        | 
| Data Path:                                                                                                                                        | 
|    regB/out_reg[18]/CK         DFF_X1  Rise  1.5750  0.0010 0.0170                      0.949653                                    F             | 
|    regB/out_reg[18]/Q          DFF_X1  Rise  1.6710  0.0960 0.0120             1.2714   2.34631  3.61771           2       100      F             | 
|    regB/out[18]                        Rise  1.6710  0.0000                                                                                       | 
|    fb/b[18]                            Rise  1.6710  0.0000                                                                                       | 
|    fb/mult/in2[18]                     Rise  1.6710  0.0000                                                                                       | 
|    fb/mult/i_0_0_81/B          MUX2_X1 Rise  1.6700 -0.0010 0.0120    -0.0010           0.944775                                                  | 
|    fb/mult/i_0_0_81/Z          MUX2_X1 Rise  1.7060  0.0360 0.0090             0.460864 1.06234  1.52321           1       100                    | 
|    fb/mult/out_reg[18]/D       DFF_X1  Rise  1.7060  0.0000 0.0090                      1.14029                                     F             | 
-----------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to fb/mult/out_reg[18]/CK 


---------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell   Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                Fall  1.5000 1.5000 0.0000 0.236327 6.58518  6.82151           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c22/A BUF_X8 Fall  1.5000 0.0000 0.0000          5.81013                                     F             | 
|    CTS_L1_tid1__c1_tid1__c22/Z BUF_X8 Fall  1.5190 0.0190 0.0050 0.466553 6.25843  6.72498           1       100      F    K        | 
|    regB/clk__CTS_1_PP_3               Fall  1.5190 0.0000                                                                           | 
|    regB/CTS_L2_c_tid1_7/A      INV_X4 Fall  1.5190 0.0000 0.0050          5.70005                                     F             | 
|    regB/CTS_L2_c_tid1_7/ZN     INV_X4 Rise  1.5340 0.0150 0.0110 1.36873  11.8107  13.1794           1       100      F    K        | 
|    regB/CTS_L3_c_tid1_6/A      INV_X8 Rise  1.5350 0.0010 0.0110          11.8107                                     F             | 
|    regB/CTS_L3_c_tid1_6/ZN     INV_X8 Fall  1.5490 0.0140 0.0100 8.76346  47.2426  56.0061           4       100      F    K        | 
|    regB/CTS_L4_c_tid1_4/A      INV_X8 Fall  1.5520 0.0030 0.0110          10.8                                        F             | 
|    regB/CTS_L4_c_tid1_4/ZN     INV_X8 Rise  1.5770 0.0250 0.0190 13.8539  37.0365  50.8904           39      100      F    K        | 
|    regB/clk__CTS_1_PP_0               Rise  1.5770 0.0000                                                                           | 
|    fb/clk__CTS_1_PP_0                 Rise  1.5770 0.0000                                                                           | 
|    fb/mult/clk__CTS_1_PP_0            Rise  1.5770 0.0000                                                                           | 
|    fb/mult/out_reg[18]/CK      DFF_X1 Rise  1.5800 0.0030 0.0180          0.949653                                    F             | 
---------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (fall edge) |  1.5000 1.5000 | 
| target clock cycle shift                  |  0.0000 1.5000 | 
| target clock propagated network latency   |  0.0800 1.5800 | 
| library hold check                        |  0.0120 1.5920 | 
| data required time                        |  1.5920        | 
|                                           |                | 
| data arrival time                         |  1.7060        | 
| data required time                        | -1.5920        | 
| pessimism                                 |  0.0020        | 
|                                           |                | 
| slack                                     |  0.1160        | 
--------------------------------------------------------------


 Timing Path to fb/mult/out_reg[8]/D 
  
 Path Start Point : fb/mult/out_reg[9] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode') 
 Path End Point   : fb/mult/out_reg[8] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode') 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell    Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                 Fall  1.5000 1.5000 0.0000 0.236327 5.81013  6.04646           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c22/A BUF_X8  Fall  1.5000 0.0000 0.0000          5.81013                                     F             | 
|    CTS_L1_tid1__c1_tid1__c22/Z BUF_X8  Fall  1.5190 0.0190 0.0050 0.466553 5.70005  6.16661           1       100      F    K        | 
|    regB/clk__CTS_1_PP_3                Fall  1.5190 0.0000                                                                           | 
|    regB/CTS_L2_c_tid1_7/A      INV_X4  Fall  1.5190 0.0000 0.0050          5.70005                                     F             | 
|    regB/CTS_L2_c_tid1_7/ZN     INV_X4  Rise  1.5330 0.0140 0.0100 1.36873  10.8     12.1687           1       100      F    K        | 
|    regB/CTS_L3_c_tid1_6/A      INV_X8  Rise  1.5340 0.0010 0.0100          11.8107                                     F             | 
|    regB/CTS_L3_c_tid1_6/ZN     INV_X8  Fall  1.5470 0.0130 0.0090 8.76345  43.2     51.9635           4       100      F    K        | 
|    regB/CTS_L4_c_tid1_5/A      INV_X8  Fall  1.5520 0.0050 0.0110          10.8                                        F             | 
|    regB/CTS_L4_c_tid1_5/ZN     INV_X8  Rise  1.5760 0.0240 0.0180 14.8305  33.4011  48.2316           39      100      F    K        | 
|    regB/clk__CTS_1_PP_1                Rise  1.5760 0.0000                                                                           | 
|    fb/clk__CTS_1_PP_1                  Rise  1.5760 0.0000                                                                           | 
|    fb/mult/clk__CTS_1_PP_1             Rise  1.5760 0.0000                                                                           | 
| Data Path:                                                                                                                           | 
|    fb/mult/out_reg[9]/CK       DFF_X1  Rise  1.5790 0.0030 0.0180          0.949653                                    F             | 
|    fb/mult/out_reg[9]/Q        DFF_X1  Rise  1.6740 0.0950 0.0110 0.706261 2.35365  3.05991           2       100      F             | 
|    fb/mult/i_0_0_71/A          MUX2_X1 Rise  1.6740 0.0000 0.0110          0.94642                                                   | 
|    fb/mult/i_0_0_71/Z          MUX2_X1 Rise  1.7090 0.0350 0.0080 0.302188 1.06234  1.36453           1       100                    | 
|    fb/mult/out_reg[8]/D        DFF_X1  Rise  1.7090 0.0000 0.0080          1.14029                                     F             | 
----------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to fb/mult/out_reg[8]/CK 


---------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell   Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                Fall  1.5000 1.5000 0.0000 0.236327 6.58518  6.82151           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c22/A BUF_X8 Fall  1.5000 0.0000 0.0000          5.81013                                     F             | 
|    CTS_L1_tid1__c1_tid1__c22/Z BUF_X8 Fall  1.5190 0.0190 0.0050 0.466553 6.25843  6.72498           1       100      F    K        | 
|    regB/clk__CTS_1_PP_3               Fall  1.5190 0.0000                                                                           | 
|    regB/CTS_L2_c_tid1_7/A      INV_X4 Fall  1.5190 0.0000 0.0050          5.70005                                     F             | 
|    regB/CTS_L2_c_tid1_7/ZN     INV_X4 Rise  1.5340 0.0150 0.0110 1.36873  11.8107  13.1794           1       100      F    K        | 
|    regB/CTS_L3_c_tid1_6/A      INV_X8 Rise  1.5350 0.0010 0.0110          11.8107                                     F             | 
|    regB/CTS_L3_c_tid1_6/ZN     INV_X8 Fall  1.5490 0.0140 0.0100 8.76346  47.2426  56.0061           4       100      F    K        | 
|    regB/CTS_L4_c_tid1_5/A      INV_X8 Fall  1.5550 0.0060 0.0120          10.8                                        F             | 
|    regB/CTS_L4_c_tid1_5/ZN     INV_X8 Rise  1.5810 0.0260 0.0190 14.8304  37.0365  51.8669           39      100      F    K        | 
|    regB/clk__CTS_1_PP_1               Rise  1.5810 0.0000                                                                           | 
|    fb/clk__CTS_1_PP_1                 Rise  1.5810 0.0000                                                                           | 
|    fb/mult/clk__CTS_1_PP_1            Rise  1.5810 0.0000                                                                           | 
|    fb/mult/out_reg[8]/CK       DFF_X1 Rise  1.5830 0.0020 0.0190          0.949653                                    F             | 
---------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (fall edge) |  1.5000 1.5000 | 
| target clock cycle shift                  |  0.0000 1.5000 | 
| target clock propagated network latency   |  0.0830 1.5830 | 
| library hold check                        |  0.0120 1.5950 | 
| data required time                        |  1.5950        | 
|                                           |                | 
| data arrival time                         |  1.7090        | 
| data required time                        | -1.5950        | 
| pessimism                                 |  0.0020        | 
|                                           |                | 
| slack                                     |  0.1160        | 
--------------------------------------------------------------


 Timing Path to fb/mult/out_reg[4]/D 
  
 Path Start Point : fb/mult/out_reg[5] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode') 
 Path End Point   : fb/mult/out_reg[4] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode') 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell    Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                 Fall  1.5000 1.5000 0.0000 0.236327 5.81013  6.04646           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c22/A BUF_X8  Fall  1.5000 0.0000 0.0000          5.81013                                     F             | 
|    CTS_L1_tid1__c1_tid1__c22/Z BUF_X8  Fall  1.5190 0.0190 0.0050 0.466553 5.70005  6.16661           1       100      F    K        | 
|    regB/clk__CTS_1_PP_3                Fall  1.5190 0.0000                                                                           | 
|    regB/CTS_L2_c_tid1_7/A      INV_X4  Fall  1.5190 0.0000 0.0050          5.70005                                     F             | 
|    regB/CTS_L2_c_tid1_7/ZN     INV_X4  Rise  1.5330 0.0140 0.0100 1.36873  10.8     12.1687           1       100      F    K        | 
|    regB/CTS_L3_c_tid1_6/A      INV_X8  Rise  1.5340 0.0010 0.0100          11.8107                                     F             | 
|    regB/CTS_L3_c_tid1_6/ZN     INV_X8  Fall  1.5470 0.0130 0.0090 8.76345  43.2     51.9635           4       100      F    K        | 
|    regB/CTS_L4_c_tid1_5/A      INV_X8  Fall  1.5520 0.0050 0.0110          10.8                                        F             | 
|    regB/CTS_L4_c_tid1_5/ZN     INV_X8  Rise  1.5760 0.0240 0.0180 14.8305  33.4011  48.2316           39      100      F    K        | 
|    regB/clk__CTS_1_PP_1                Rise  1.5760 0.0000                                                                           | 
|    fb/clk__CTS_1_PP_1                  Rise  1.5760 0.0000                                                                           | 
|    fb/mult/clk__CTS_1_PP_1             Rise  1.5760 0.0000                                                                           | 
| Data Path:                                                                                                                           | 
|    fb/mult/out_reg[5]/CK       DFF_X1  Rise  1.5770 0.0010 0.0180          0.949653                                    F             | 
|    fb/mult/out_reg[5]/Q        DFF_X1  Rise  1.6730 0.0960 0.0120 1.20539  2.25053  3.45592           2       100      F             | 
|    fb/mult/i_0_0_67/A          MUX2_X1 Rise  1.6730 0.0000 0.0120          0.94642                                                   | 
|    fb/mult/i_0_0_67/Z          MUX2_X1 Rise  1.7090 0.0360 0.0080 0.261009 1.06234  1.32335           1       100                    | 
|    fb/mult/out_reg[4]/D        DFF_X1  Rise  1.7090 0.0000 0.0080          1.14029                                     F             | 
----------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to fb/mult/out_reg[4]/CK 


---------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell   Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                Fall  1.5000 1.5000 0.0000 0.236327 6.58518  6.82151           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c22/A BUF_X8 Fall  1.5000 0.0000 0.0000          5.81013                                     F             | 
|    CTS_L1_tid1__c1_tid1__c22/Z BUF_X8 Fall  1.5190 0.0190 0.0050 0.466553 6.25843  6.72498           1       100      F    K        | 
|    regB/clk__CTS_1_PP_3               Fall  1.5190 0.0000                                                                           | 
|    regB/CTS_L2_c_tid1_7/A      INV_X4 Fall  1.5190 0.0000 0.0050          5.70005                                     F             | 
|    regB/CTS_L2_c_tid1_7/ZN     INV_X4 Rise  1.5340 0.0150 0.0110 1.36873  11.8107  13.1794           1       100      F    K        | 
|    regB/CTS_L3_c_tid1_6/A      INV_X8 Rise  1.5350 0.0010 0.0110          11.8107                                     F             | 
|    regB/CTS_L3_c_tid1_6/ZN     INV_X8 Fall  1.5490 0.0140 0.0100 8.76346  47.2426  56.0061           4       100      F    K        | 
|    regB/CTS_L4_c_tid1_5/A      INV_X8 Fall  1.5550 0.0060 0.0120          10.8                                        F             | 
|    regB/CTS_L4_c_tid1_5/ZN     INV_X8 Rise  1.5810 0.0260 0.0190 14.8304  37.0365  51.8669           39      100      F    K        | 
|    regB/clk__CTS_1_PP_1               Rise  1.5810 0.0000                                                                           | 
|    fb/clk__CTS_1_PP_1                 Rise  1.5810 0.0000                                                                           | 
|    fb/mult/clk__CTS_1_PP_1            Rise  1.5810 0.0000                                                                           | 
|    fb/mult/out_reg[4]/CK       DFF_X1 Rise  1.5830 0.0020 0.0190          0.949653                                    F             | 
---------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (fall edge) |  1.5000 1.5000 | 
| target clock cycle shift                  |  0.0000 1.5000 | 
| target clock propagated network latency   |  0.0830 1.5830 | 
| library hold check                        |  0.0120 1.5950 | 
| data required time                        |  1.5950        | 
|                                           |                | 
| data arrival time                         |  1.7090        | 
| data required time                        | -1.5950        | 
| pessimism                                 |  0.0020        | 
|                                           |                | 
| slack                                     |  0.1160        | 
--------------------------------------------------------------


 Timing Path to fb/mult/out_reg[5]/D 
  
 Path Start Point : fb/mult/out_reg[6] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode') 
 Path End Point   : fb/mult/out_reg[5] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode') 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell    Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                 Fall  1.5000 1.5000 0.0000 0.236327 5.81013  6.04646           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c22/A BUF_X8  Fall  1.5000 0.0000 0.0000          5.81013                                     F             | 
|    CTS_L1_tid1__c1_tid1__c22/Z BUF_X8  Fall  1.5190 0.0190 0.0050 0.466553 5.70005  6.16661           1       100      F    K        | 
|    regB/clk__CTS_1_PP_3                Fall  1.5190 0.0000                                                                           | 
|    regB/CTS_L2_c_tid1_7/A      INV_X4  Fall  1.5190 0.0000 0.0050          5.70005                                     F             | 
|    regB/CTS_L2_c_tid1_7/ZN     INV_X4  Rise  1.5330 0.0140 0.0100 1.36873  10.8     12.1687           1       100      F    K        | 
|    regB/CTS_L3_c_tid1_6/A      INV_X8  Rise  1.5340 0.0010 0.0100          11.8107                                     F             | 
|    regB/CTS_L3_c_tid1_6/ZN     INV_X8  Fall  1.5470 0.0130 0.0090 8.76345  43.2     51.9635           4       100      F    K        | 
|    regB/CTS_L4_c_tid1_5/A      INV_X8  Fall  1.5520 0.0050 0.0110          10.8                                        F             | 
|    regB/CTS_L4_c_tid1_5/ZN     INV_X8  Rise  1.5760 0.0240 0.0180 14.8305  33.4011  48.2316           39      100      F    K        | 
|    regB/clk__CTS_1_PP_1                Rise  1.5760 0.0000                                                                           | 
|    fb/clk__CTS_1_PP_1                  Rise  1.5760 0.0000                                                                           | 
|    fb/mult/clk__CTS_1_PP_1             Rise  1.5760 0.0000                                                                           | 
| Data Path:                                                                                                                           | 
|    fb/mult/out_reg[6]/CK       DFF_X1  Rise  1.5770 0.0010 0.0180          0.949653                                    F             | 
|    fb/mult/out_reg[6]/Q        DFF_X1  Rise  1.6730 0.0960 0.0120 0.969783 2.39696  3.36674           2       100      F             | 
|    fb/mult/i_0_0_68/A          MUX2_X1 Rise  1.6730 0.0000 0.0120          0.94642                                                   | 
|    fb/mult/i_0_0_68/Z          MUX2_X1 Rise  1.7090 0.0360 0.0080 0.388384 1.06234  1.45073           1       100                    | 
|    fb/mult/out_reg[5]/D        DFF_X1  Rise  1.7090 0.0000 0.0080          1.14029                                     F             | 
----------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to fb/mult/out_reg[5]/CK 


---------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell   Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                Fall  1.5000 1.5000 0.0000 0.236327 6.58518  6.82151           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c22/A BUF_X8 Fall  1.5000 0.0000 0.0000          5.81013                                     F             | 
|    CTS_L1_tid1__c1_tid1__c22/Z BUF_X8 Fall  1.5190 0.0190 0.0050 0.466553 6.25843  6.72498           1       100      F    K        | 
|    regB/clk__CTS_1_PP_3               Fall  1.5190 0.0000                                                                           | 
|    regB/CTS_L2_c_tid1_7/A      INV_X4 Fall  1.5190 0.0000 0.0050          5.70005                                     F             | 
|    regB/CTS_L2_c_tid1_7/ZN     INV_X4 Rise  1.5340 0.0150 0.0110 1.36873  11.8107  13.1794           1       100      F    K        | 
|    regB/CTS_L3_c_tid1_6/A      INV_X8 Rise  1.5350 0.0010 0.0110          11.8107                                     F             | 
|    regB/CTS_L3_c_tid1_6/ZN     INV_X8 Fall  1.5490 0.0140 0.0100 8.76346  47.2426  56.0061           4       100      F    K        | 
|    regB/CTS_L4_c_tid1_5/A      INV_X8 Fall  1.5550 0.0060 0.0120          10.8                                        F             | 
|    regB/CTS_L4_c_tid1_5/ZN     INV_X8 Rise  1.5810 0.0260 0.0190 14.8304  37.0365  51.8669           39      100      F    K        | 
|    regB/clk__CTS_1_PP_1               Rise  1.5810 0.0000                                                                           | 
|    fb/clk__CTS_1_PP_1                 Rise  1.5810 0.0000                                                                           | 
|    fb/mult/clk__CTS_1_PP_1            Rise  1.5810 0.0000                                                                           | 
|    fb/mult/out_reg[5]/CK       DFF_X1 Rise  1.5830 0.0020 0.0190          0.949653                                    F             | 
---------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (fall edge) |  1.5000 1.5000 | 
| target clock cycle shift                  |  0.0000 1.5000 | 
| target clock propagated network latency   |  0.0830 1.5830 | 
| library hold check                        |  0.0120 1.5950 | 
| data required time                        |  1.5950        | 
|                                           |                | 
| data arrival time                         |  1.7090        | 
| data required time                        | -1.5950        | 
| pessimism                                 |  0.0020        | 
|                                           |                | 
| slack                                     |  0.1160        | 
--------------------------------------------------------------


 Timing Path to fb/mult/out_reg[10]/D 
  
 Path Start Point : regB/out_reg[10] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode') 
 Path End Point   : fb/mult/out_reg[10] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode') 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell    Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                 Fall  1.5000 1.5000 0.0000 0.236327 5.81013  6.04646           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c22/A BUF_X8  Fall  1.5000 0.0000 0.0000          5.81013                                     F             | 
|    CTS_L1_tid1__c1_tid1__c22/Z BUF_X8  Fall  1.5190 0.0190 0.0050 0.466553 5.70005  6.16661           1       100      F    K        | 
|    regB/clk__CTS_1_PP_3                Fall  1.5190 0.0000                                                                           | 
|    regB/CTS_L2_c_tid1_7/A      INV_X4  Fall  1.5190 0.0000 0.0050          5.70005                                     F             | 
|    regB/CTS_L2_c_tid1_7/ZN     INV_X4  Rise  1.5330 0.0140 0.0100 1.36873  10.8     12.1687           1       100      F    K        | 
|    regB/CTS_L3_c_tid1_6/A      INV_X8  Rise  1.5340 0.0010 0.0100          11.8107                                     F             | 
|    regB/CTS_L3_c_tid1_6/ZN     INV_X8  Fall  1.5470 0.0130 0.0090 8.76345  43.2     51.9635           4       100      F    K        | 
|    regB/CTS_L4_c_tid1_5/A      INV_X8  Fall  1.5520 0.0050 0.0110          10.8                                        F             | 
|    regB/CTS_L4_c_tid1_5/ZN     INV_X8  Rise  1.5760 0.0240 0.0180 14.8305  33.4011  48.2316           39      100      F    K        | 
| Data Path:                                                                                                                           | 
|    regB/out_reg[10]/CK         DFF_X1  Rise  1.5790 0.0030 0.0180          0.949653                                    F             | 
|    regB/out_reg[10]/Q          DFF_X1  Rise  1.6750 0.0960 0.0120 1.14878  2.38962  3.5384            2       100      F             | 
|    regB/out[10]                        Rise  1.6750 0.0000                                                                           | 
|    fb/b[10]                            Rise  1.6750 0.0000                                                                           | 
|    fb/mult/in2[10]                     Rise  1.6750 0.0000                                                                           | 
|    fb/mult/i_0_0_73/B          MUX2_X1 Rise  1.6750 0.0000 0.0120          0.944775                                                  | 
|    fb/mult/i_0_0_73/Z          MUX2_X1 Rise  1.7100 0.0350 0.0080 0.283075 1.06234  1.34542           1       100                    | 
|    fb/mult/out_reg[10]/D       DFF_X1  Rise  1.7100 0.0000 0.0080          1.14029                                     F             | 
----------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to fb/mult/out_reg[10]/CK 


---------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell   Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                Fall  1.5000 1.5000 0.0000 0.236327 6.58518  6.82151           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c22/A BUF_X8 Fall  1.5000 0.0000 0.0000          5.81013                                     F             | 
|    CTS_L1_tid1__c1_tid1__c22/Z BUF_X8 Fall  1.5190 0.0190 0.0050 0.466553 6.25843  6.72498           1       100      F    K        | 
|    regB/clk__CTS_1_PP_3               Fall  1.5190 0.0000                                                                           | 
|    regB/CTS_L2_c_tid1_7/A      INV_X4 Fall  1.5190 0.0000 0.0050          5.70005                                     F             | 
|    regB/CTS_L2_c_tid1_7/ZN     INV_X4 Rise  1.5340 0.0150 0.0110 1.36873  11.8107  13.1794           1       100      F    K        | 
|    regB/CTS_L3_c_tid1_6/A      INV_X8 Rise  1.5350 0.0010 0.0110          11.8107                                     F             | 
|    regB/CTS_L3_c_tid1_6/ZN     INV_X8 Fall  1.5490 0.0140 0.0100 8.76346  47.2426  56.0061           4       100      F    K        | 
|    regB/CTS_L4_c_tid1_5/A      INV_X8 Fall  1.5550 0.0060 0.0120          10.8                                        F             | 
|    regB/CTS_L4_c_tid1_5/ZN     INV_X8 Rise  1.5810 0.0260 0.0190 14.8304  37.0365  51.8669           39      100      F    K        | 
|    regB/clk__CTS_1_PP_1               Rise  1.5810 0.0000                                                                           | 
|    fb/clk__CTS_1_PP_1                 Rise  1.5810 0.0000                                                                           | 
|    fb/mult/clk__CTS_1_PP_1            Rise  1.5810 0.0000                                                                           | 
|    fb/mult/out_reg[10]/CK      DFF_X1 Rise  1.5840 0.0030 0.0190          0.949653                                    F             | 
---------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (fall edge) |  1.5000 1.5000 | 
| target clock cycle shift                  |  0.0000 1.5000 | 
| target clock propagated network latency   |  0.0840 1.5840 | 
| library hold check                        |  0.0120 1.5960 | 
| data required time                        |  1.5960        | 
|                                           |                | 
| data arrival time                         |  1.7100        | 
| data required time                        | -1.5960        | 
| pessimism                                 |  0.0020        | 
|                                           |                | 
| slack                                     |  0.1160        | 
--------------------------------------------------------------


 Timing Path to fb/mult/out_reg[13]/D 
  
 Path Start Point : regB/out_reg[13] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode') 
 Path End Point   : fb/mult/out_reg[13] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode') 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-----------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell    Edge Arrival Delay   Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                 Fall  1.5000  1.5000 0.0000             0.236327 5.81013  6.04646           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c22/A BUF_X8  Fall  1.5000  0.0000 0.0000                      5.81013                                     F             | 
|    CTS_L1_tid1__c1_tid1__c22/Z BUF_X8  Fall  1.5190  0.0190 0.0050             0.466553 5.70005  6.16661           1       100      F    K        | 
|    regB/clk__CTS_1_PP_3                Fall  1.5190  0.0000                                                                                       | 
|    regB/CTS_L2_c_tid1_7/A      INV_X4  Fall  1.5190  0.0000 0.0050                      5.70005                                     F             | 
|    regB/CTS_L2_c_tid1_7/ZN     INV_X4  Rise  1.5330  0.0140 0.0100             1.36873  10.8     12.1687           1       100      F    K        | 
|    regB/CTS_L3_c_tid1_6/A      INV_X8  Rise  1.5340  0.0010 0.0100                      11.8107                                     F             | 
|    regB/CTS_L3_c_tid1_6/ZN     INV_X8  Fall  1.5470  0.0130 0.0090             8.76345  43.2     51.9635           4       100      F    K        | 
|    regB/CTS_L4_c_tid1_5/A      INV_X8  Fall  1.5520  0.0050 0.0110                      10.8                                        F             | 
|    regB/CTS_L4_c_tid1_5/ZN     INV_X8  Rise  1.5760  0.0240 0.0180             14.8305  33.4011  48.2316           39      100      F    K        | 
| Data Path:                                                                                                                                        | 
|    regB/out_reg[13]/CK         DFF_X1  Rise  1.5790  0.0030 0.0180                      0.949653                                    F             | 
|    regB/out_reg[13]/Q          DFF_X1  Rise  1.6750  0.0960 0.0110             0.917162 2.34631  3.26347           2       100      F             | 
|    regB/out[13]                        Rise  1.6750  0.0000                                                                                       | 
|    fb/b[13]                            Rise  1.6750  0.0000                                                                                       | 
|    fb/mult/in2[13]                     Rise  1.6750  0.0000                                                                                       | 
|    fb/mult/i_0_0_76/B          MUX2_X1 Rise  1.6750  0.0000 0.0110                      0.944775                                                  | 
|    fb/mult/i_0_0_76/Z          MUX2_X1 Rise  1.7110  0.0360 0.0090             0.549057 1.06234  1.6114            1       100                    | 
|    fb/mult/out_reg[13]/D       DFF_X1  Rise  1.7100 -0.0010 0.0090    -0.0010           1.14029                                     F             | 
-----------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to fb/mult/out_reg[13]/CK 


---------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell   Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                Fall  1.5000 1.5000 0.0000 0.236327 6.58518  6.82151           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c22/A BUF_X8 Fall  1.5000 0.0000 0.0000          5.81013                                     F             | 
|    CTS_L1_tid1__c1_tid1__c22/Z BUF_X8 Fall  1.5190 0.0190 0.0050 0.466553 6.25843  6.72498           1       100      F    K        | 
|    regB/clk__CTS_1_PP_3               Fall  1.5190 0.0000                                                                           | 
|    regB/CTS_L2_c_tid1_7/A      INV_X4 Fall  1.5190 0.0000 0.0050          5.70005                                     F             | 
|    regB/CTS_L2_c_tid1_7/ZN     INV_X4 Rise  1.5340 0.0150 0.0110 1.36873  11.8107  13.1794           1       100      F    K        | 
|    regB/CTS_L3_c_tid1_6/A      INV_X8 Rise  1.5350 0.0010 0.0110          11.8107                                     F             | 
|    regB/CTS_L3_c_tid1_6/ZN     INV_X8 Fall  1.5490 0.0140 0.0100 8.76346  47.2426  56.0061           4       100      F    K        | 
|    regB/CTS_L4_c_tid1_5/A      INV_X8 Fall  1.5550 0.0060 0.0120          10.8                                        F             | 
|    regB/CTS_L4_c_tid1_5/ZN     INV_X8 Rise  1.5810 0.0260 0.0190 14.8304  37.0365  51.8669           39      100      F    K        | 
|    regB/clk__CTS_1_PP_1               Rise  1.5810 0.0000                                                                           | 
|    fb/clk__CTS_1_PP_1                 Rise  1.5810 0.0000                                                                           | 
|    fb/mult/clk__CTS_1_PP_1            Rise  1.5810 0.0000                                                                           | 
|    fb/mult/out_reg[13]/CK      DFF_X1 Rise  1.5840 0.0030 0.0190          0.949653                                    F             | 
---------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (fall edge) |  1.5000 1.5000 | 
| target clock cycle shift                  |  0.0000 1.5000 | 
| target clock propagated network latency   |  0.0840 1.5840 | 
| library hold check                        |  0.0120 1.5960 | 
| data required time                        |  1.5960        | 
|                                           |                | 
| data arrival time                         |  1.7100        | 
| data required time                        | -1.5960        | 
| pessimism                                 |  0.0020        | 
|                                           |                | 
| slack                                     |  0.1160        | 
--------------------------------------------------------------


 Timing Path to fb/mult/out_reg[14]/D 
  
 Path Start Point : regB/out_reg[14] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode') 
 Path End Point   : fb/mult/out_reg[14] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode') 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell    Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                 Fall  1.5000 1.5000 0.0000 0.236327 5.81013  6.04646           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c22/A BUF_X8  Fall  1.5000 0.0000 0.0000          5.81013                                     F             | 
|    CTS_L1_tid1__c1_tid1__c22/Z BUF_X8  Fall  1.5190 0.0190 0.0050 0.466553 5.70005  6.16661           1       100      F    K        | 
|    regB/clk__CTS_1_PP_3                Fall  1.5190 0.0000                                                                           | 
|    regB/CTS_L2_c_tid1_7/A      INV_X4  Fall  1.5190 0.0000 0.0050          5.70005                                     F             | 
|    regB/CTS_L2_c_tid1_7/ZN     INV_X4  Rise  1.5330 0.0140 0.0100 1.36873  10.8     12.1687           1       100      F    K        | 
|    regB/CTS_L3_c_tid1_6/A      INV_X8  Rise  1.5340 0.0010 0.0100          11.8107                                     F             | 
|    regB/CTS_L3_c_tid1_6/ZN     INV_X8  Fall  1.5470 0.0130 0.0090 8.76345  43.2     51.9635           4       100      F    K        | 
|    regB/CTS_L4_c_tid1_5/A      INV_X8  Fall  1.5520 0.0050 0.0110          10.8                                        F             | 
|    regB/CTS_L4_c_tid1_5/ZN     INV_X8  Rise  1.5760 0.0240 0.0180 14.8305  33.4011  48.2316           39      100      F    K        | 
| Data Path:                                                                                                                           | 
|    regB/out_reg[14]/CK         DFF_X1  Rise  1.5780 0.0020 0.0180          0.949653                                    F             | 
|    regB/out_reg[14]/Q          DFF_X1  Rise  1.6740 0.0960 0.0110 0.900016 2.2432   3.14321           2       100      F             | 
|    regB/out[14]                        Rise  1.6740 0.0000                                                                           | 
|    fb/b[14]                            Rise  1.6740 0.0000                                                                           | 
|    fb/mult/in2[14]                     Rise  1.6740 0.0000                                                                           | 
|    fb/mult/i_0_0_77/B          MUX2_X1 Rise  1.6740 0.0000 0.0110          0.944775                                                  | 
|    fb/mult/i_0_0_77/Z          MUX2_X1 Rise  1.7100 0.0360 0.0090 0.49189  1.06234  1.55423           1       100                    | 
|    fb/mult/out_reg[14]/D       DFF_X1  Rise  1.7100 0.0000 0.0090          1.14029                                     F             | 
----------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to fb/mult/out_reg[14]/CK 


---------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell   Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                Fall  1.5000 1.5000 0.0000 0.236327 6.58518  6.82151           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c22/A BUF_X8 Fall  1.5000 0.0000 0.0000          5.81013                                     F             | 
|    CTS_L1_tid1__c1_tid1__c22/Z BUF_X8 Fall  1.5190 0.0190 0.0050 0.466553 6.25843  6.72498           1       100      F    K        | 
|    regB/clk__CTS_1_PP_3               Fall  1.5190 0.0000                                                                           | 
|    regB/CTS_L2_c_tid1_7/A      INV_X4 Fall  1.5190 0.0000 0.0050          5.70005                                     F             | 
|    regB/CTS_L2_c_tid1_7/ZN     INV_X4 Rise  1.5340 0.0150 0.0110 1.36873  11.8107  13.1794           1       100      F    K        | 
|    regB/CTS_L3_c_tid1_6/A      INV_X8 Rise  1.5350 0.0010 0.0110          11.8107                                     F             | 
|    regB/CTS_L3_c_tid1_6/ZN     INV_X8 Fall  1.5490 0.0140 0.0100 8.76346  47.2426  56.0061           4       100      F    K        | 
|    regB/CTS_L4_c_tid1_5/A      INV_X8 Fall  1.5550 0.0060 0.0120          10.8                                        F             | 
|    regB/CTS_L4_c_tid1_5/ZN     INV_X8 Rise  1.5810 0.0260 0.0190 14.8304  37.0365  51.8669           39      100      F    K        | 
|    regB/clk__CTS_1_PP_1               Rise  1.5810 0.0000                                                                           | 
|    fb/clk__CTS_1_PP_1                 Rise  1.5810 0.0000                                                                           | 
|    fb/mult/clk__CTS_1_PP_1            Rise  1.5810 0.0000                                                                           | 
|    fb/mult/out_reg[14]/CK      DFF_X1 Rise  1.5840 0.0030 0.0190          0.949653                                    F             | 
---------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (fall edge) |  1.5000 1.5000 | 
| target clock cycle shift                  |  0.0000 1.5000 | 
| target clock propagated network latency   |  0.0840 1.5840 | 
| library hold check                        |  0.0120 1.5960 | 
| data required time                        |  1.5960        | 
|                                           |                | 
| data arrival time                         |  1.7100        | 
| data required time                        | -1.5960        | 
| pessimism                                 |  0.0020        | 
|                                           |                | 
| slack                                     |  0.1160        | 
--------------------------------------------------------------


 Timing Path to fb/mult/out_reg[9]/D 
  
 Path Start Point : fb/mult/out_reg[10] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode') 
 Path End Point   : fb/mult/out_reg[9] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode') 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell    Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                 Fall  1.5000 1.5000 0.0000 0.236327 5.81013  6.04646           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c22/A BUF_X8  Fall  1.5000 0.0000 0.0000          5.81013                                     F             | 
|    CTS_L1_tid1__c1_tid1__c22/Z BUF_X8  Fall  1.5190 0.0190 0.0050 0.466553 5.70005  6.16661           1       100      F    K        | 
|    regB/clk__CTS_1_PP_3                Fall  1.5190 0.0000                                                                           | 
|    regB/CTS_L2_c_tid1_7/A      INV_X4  Fall  1.5190 0.0000 0.0050          5.70005                                     F             | 
|    regB/CTS_L2_c_tid1_7/ZN     INV_X4  Rise  1.5330 0.0140 0.0100 1.36873  10.8     12.1687           1       100      F    K        | 
|    regB/CTS_L3_c_tid1_6/A      INV_X8  Rise  1.5340 0.0010 0.0100          11.8107                                     F             | 
|    regB/CTS_L3_c_tid1_6/ZN     INV_X8  Fall  1.5470 0.0130 0.0090 8.76345  43.2     51.9635           4       100      F    K        | 
|    regB/CTS_L4_c_tid1_5/A      INV_X8  Fall  1.5520 0.0050 0.0110          10.8                                        F             | 
|    regB/CTS_L4_c_tid1_5/ZN     INV_X8  Rise  1.5760 0.0240 0.0180 14.8305  33.4011  48.2316           39      100      F    K        | 
|    regB/clk__CTS_1_PP_1                Rise  1.5760 0.0000                                                                           | 
|    fb/clk__CTS_1_PP_1                  Rise  1.5760 0.0000                                                                           | 
|    fb/mult/clk__CTS_1_PP_1             Rise  1.5760 0.0000                                                                           | 
| Data Path:                                                                                                                           | 
|    fb/mult/out_reg[10]/CK      DFF_X1  Rise  1.5790 0.0030 0.0180          0.949653                                    F             | 
|    fb/mult/out_reg[10]/Q       DFF_X1  Rise  1.6740 0.0950 0.0110 0.619049 2.25053  2.86958           2       100      F             | 
|    fb/mult/i_0_0_72/A          MUX2_X1 Rise  1.6740 0.0000 0.0110          0.94642                                                   | 
|    fb/mult/i_0_0_72/Z          MUX2_X1 Rise  1.7100 0.0360 0.0080 0.32937  1.06234  1.39171           1       100                    | 
|    fb/mult/out_reg[9]/D        DFF_X1  Rise  1.7100 0.0000 0.0080          1.14029                                     F             | 
----------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to fb/mult/out_reg[9]/CK 


---------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell   Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                Fall  1.5000 1.5000 0.0000 0.236327 6.58518  6.82151           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c22/A BUF_X8 Fall  1.5000 0.0000 0.0000          5.81013                                     F             | 
|    CTS_L1_tid1__c1_tid1__c22/Z BUF_X8 Fall  1.5190 0.0190 0.0050 0.466553 6.25843  6.72498           1       100      F    K        | 
|    regB/clk__CTS_1_PP_3               Fall  1.5190 0.0000                                                                           | 
|    regB/CTS_L2_c_tid1_7/A      INV_X4 Fall  1.5190 0.0000 0.0050          5.70005                                     F             | 
|    regB/CTS_L2_c_tid1_7/ZN     INV_X4 Rise  1.5340 0.0150 0.0110 1.36873  11.8107  13.1794           1       100      F    K        | 
|    regB/CTS_L3_c_tid1_6/A      INV_X8 Rise  1.5350 0.0010 0.0110          11.8107                                     F             | 
|    regB/CTS_L3_c_tid1_6/ZN     INV_X8 Fall  1.5490 0.0140 0.0100 8.76346  47.2426  56.0061           4       100      F    K        | 
|    regB/CTS_L4_c_tid1_5/A      INV_X8 Fall  1.5550 0.0060 0.0120          10.8                                        F             | 
|    regB/CTS_L4_c_tid1_5/ZN     INV_X8 Rise  1.5810 0.0260 0.0190 14.8304  37.0365  51.8669           39      100      F    K        | 
|    regB/clk__CTS_1_PP_1               Rise  1.5810 0.0000                                                                           | 
|    fb/clk__CTS_1_PP_1                 Rise  1.5810 0.0000                                                                           | 
|    fb/mult/clk__CTS_1_PP_1            Rise  1.5810 0.0000                                                                           | 
|    fb/mult/out_reg[9]/CK       DFF_X1 Rise  1.5840 0.0030 0.0190          0.949653                                    F             | 
---------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (fall edge) |  1.5000 1.5000 | 
| target clock cycle shift                  |  0.0000 1.5000 | 
| target clock propagated network latency   |  0.0840 1.5840 | 
| library hold check                        |  0.0120 1.5960 | 
| data required time                        |  1.5960        | 
|                                           |                | 
| data arrival time                         |  1.7100        | 
| data required time                        | -1.5960        | 
| pessimism                                 |  0.0020        | 
|                                           |                | 
| slack                                     |  0.1160        | 
--------------------------------------------------------------


 Timing Path to fb/mult/out_reg[16]/D 
  
 Path Start Point : regB/out_reg[16] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode') 
 Path End Point   : fb/mult/out_reg[16] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode') 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell    Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                 Fall  1.5000 1.5000 0.0000 0.236327 5.81013  6.04646           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c22/A BUF_X8  Fall  1.5000 0.0000 0.0000          5.81013                                     F             | 
|    CTS_L1_tid1__c1_tid1__c22/Z BUF_X8  Fall  1.5190 0.0190 0.0050 0.466553 5.70005  6.16661           1       100      F    K        | 
|    regB/clk__CTS_1_PP_3                Fall  1.5190 0.0000                                                                           | 
|    regB/CTS_L2_c_tid1_7/A      INV_X4  Fall  1.5190 0.0000 0.0050          5.70005                                     F             | 
|    regB/CTS_L2_c_tid1_7/ZN     INV_X4  Rise  1.5330 0.0140 0.0100 1.36873  10.8     12.1687           1       100      F    K        | 
|    regB/CTS_L3_c_tid1_6/A      INV_X8  Rise  1.5340 0.0010 0.0100          11.8107                                     F             | 
|    regB/CTS_L3_c_tid1_6/ZN     INV_X8  Fall  1.5470 0.0130 0.0090 8.76345  43.2     51.9635           4       100      F    K        | 
|    regB/CTS_L4_c_tid1_4/A      INV_X8  Fall  1.5500 0.0030 0.0100          10.8                                        F             | 
|    regB/CTS_L4_c_tid1_4/ZN     INV_X8  Rise  1.5740 0.0240 0.0170 13.8539  33.4011  47.2551           39      100      F    K        | 
| Data Path:                                                                                                                           | 
|    regB/out_reg[16]/CK         DFF_X1  Rise  1.5750 0.0010 0.0170          0.949653                                    F             | 
|    regB/out_reg[16]/Q          DFF_X1  Rise  1.6710 0.0960 0.0120 1.0634   2.45393  3.51734           2       100      F             | 
|    regB/out[16]                        Rise  1.6710 0.0000                                                                           | 
|    fb/b[16]                            Rise  1.6710 0.0000                                                                           | 
|    fb/mult/in2[16]                     Rise  1.6710 0.0000                                                                           | 
|    fb/mult/i_0_0_79/B          MUX2_X1 Rise  1.6710 0.0000 0.0120          0.944775                                                  | 
|    fb/mult/i_0_0_79/Z          MUX2_X1 Rise  1.7060 0.0350 0.0080 0.339128 1.06234  1.40147           1       100                    | 
|    fb/mult/out_reg[16]/D       DFF_X1  Rise  1.7060 0.0000 0.0080          1.14029                                     F             | 
----------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to fb/mult/out_reg[16]/CK 


---------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell   Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                Fall  1.5000 1.5000 0.0000 0.236327 6.58518  6.82151           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c22/A BUF_X8 Fall  1.5000 0.0000 0.0000          5.81013                                     F             | 
|    CTS_L1_tid1__c1_tid1__c22/Z BUF_X8 Fall  1.5190 0.0190 0.0050 0.466553 6.25843  6.72498           1       100      F    K        | 
|    regB/clk__CTS_1_PP_3               Fall  1.5190 0.0000                                                                           | 
|    regB/CTS_L2_c_tid1_7/A      INV_X4 Fall  1.5190 0.0000 0.0050          5.70005                                     F             | 
|    regB/CTS_L2_c_tid1_7/ZN     INV_X4 Rise  1.5340 0.0150 0.0110 1.36873  11.8107  13.1794           1       100      F    K        | 
|    regB/CTS_L3_c_tid1_6/A      INV_X8 Rise  1.5350 0.0010 0.0110          11.8107                                     F             | 
|    regB/CTS_L3_c_tid1_6/ZN     INV_X8 Fall  1.5490 0.0140 0.0100 8.76346  47.2426  56.0061           4       100      F    K        | 
|    regB/CTS_L4_c_tid1_4/A      INV_X8 Fall  1.5520 0.0030 0.0110          10.8                                        F             | 
|    regB/CTS_L4_c_tid1_4/ZN     INV_X8 Rise  1.5770 0.0250 0.0190 13.8539  37.0365  50.8904           39      100      F    K        | 
|    regB/clk__CTS_1_PP_0               Rise  1.5770 0.0000                                                                           | 
|    fb/clk__CTS_1_PP_0                 Rise  1.5770 0.0000                                                                           | 
|    fb/mult/clk__CTS_1_PP_0            Rise  1.5770 0.0000                                                                           | 
|    fb/mult/out_reg[16]/CK      DFF_X1 Rise  1.5800 0.0030 0.0180          0.949653                                    F             | 
---------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (fall edge) |  1.5000 1.5000 | 
| target clock cycle shift                  |  0.0000 1.5000 | 
| target clock propagated network latency   |  0.0800 1.5800 | 
| library hold check                        |  0.0110 1.5910 | 
| data required time                        |  1.5910        | 
|                                           |                | 
| data arrival time                         |  1.7060        | 
| data required time                        | -1.5910        | 
| pessimism                                 |  0.0020        | 
|                                           |                | 
| slack                                     |  0.1170        | 
--------------------------------------------------------------


 Timing Path to fb/mult/out_reg[20]/D 
  
 Path Start Point : fb/mult/out_reg[21] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode') 
 Path End Point   : fb/mult/out_reg[20] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode') 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell    Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                 Fall  1.5000 1.5000 0.0000 0.236327 5.81013  6.04646           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c22/A BUF_X8  Fall  1.5000 0.0000 0.0000          5.81013                                     F             | 
|    CTS_L1_tid1__c1_tid1__c22/Z BUF_X8  Fall  1.5190 0.0190 0.0050 0.466553 5.70005  6.16661           1       100      F    K        | 
|    regB/clk__CTS_1_PP_3                Fall  1.5190 0.0000                                                                           | 
|    regB/CTS_L2_c_tid1_7/A      INV_X4  Fall  1.5190 0.0000 0.0050          5.70005                                     F             | 
|    regB/CTS_L2_c_tid1_7/ZN     INV_X4  Rise  1.5330 0.0140 0.0100 1.36873  10.8     12.1687           1       100      F    K        | 
|    regB/CTS_L3_c_tid1_6/A      INV_X8  Rise  1.5340 0.0010 0.0100          11.8107                                     F             | 
|    regB/CTS_L3_c_tid1_6/ZN     INV_X8  Fall  1.5470 0.0130 0.0090 8.76345  43.2     51.9635           4       100      F    K        | 
|    regB/CTS_L4_c_tid1_4/A      INV_X8  Fall  1.5500 0.0030 0.0100          10.8                                        F             | 
|    regB/CTS_L4_c_tid1_4/ZN     INV_X8  Rise  1.5740 0.0240 0.0170 13.8539  33.4011  47.2551           39      100      F    K        | 
|    regB/clk__CTS_1_PP_0                Rise  1.5740 0.0000                                                                           | 
|    fb/clk__CTS_1_PP_0                  Rise  1.5740 0.0000                                                                           | 
|    fb/mult/clk__CTS_1_PP_0             Rise  1.5740 0.0000                                                                           | 
| Data Path:                                                                                                                           | 
|    fb/mult/out_reg[21]/CK      DFF_X1  Rise  1.5760 0.0020 0.0170          0.949653                                    F             | 
|    fb/mult/out_reg[21]/Q       DFF_X1  Rise  1.6710 0.0950 0.0110 0.864603 2.35365  3.21825           2       100      F             | 
|    fb/mult/i_0_0_83/A          MUX2_X1 Rise  1.6710 0.0000 0.0110          0.94642                                                   | 
|    fb/mult/i_0_0_83/Z          MUX2_X1 Rise  1.7070 0.0360 0.0090 0.498874 1.06234  1.56122           1       100                    | 
|    fb/mult/out_reg[20]/D       DFF_X1  Rise  1.7070 0.0000 0.0090          1.14029                                     F             | 
----------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to fb/mult/out_reg[20]/CK 


---------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell   Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                Fall  1.5000 1.5000 0.0000 0.236327 6.58518  6.82151           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c22/A BUF_X8 Fall  1.5000 0.0000 0.0000          5.81013                                     F             | 
|    CTS_L1_tid1__c1_tid1__c22/Z BUF_X8 Fall  1.5190 0.0190 0.0050 0.466553 6.25843  6.72498           1       100      F    K        | 
|    regB/clk__CTS_1_PP_3               Fall  1.5190 0.0000                                                                           | 
|    regB/CTS_L2_c_tid1_7/A      INV_X4 Fall  1.5190 0.0000 0.0050          5.70005                                     F             | 
|    regB/CTS_L2_c_tid1_7/ZN     INV_X4 Rise  1.5340 0.0150 0.0110 1.36873  11.8107  13.1794           1       100      F    K        | 
|    regB/CTS_L3_c_tid1_6/A      INV_X8 Rise  1.5350 0.0010 0.0110          11.8107                                     F             | 
|    regB/CTS_L3_c_tid1_6/ZN     INV_X8 Fall  1.5490 0.0140 0.0100 8.76346  47.2426  56.0061           4       100      F    K        | 
|    regB/CTS_L4_c_tid1_4/A      INV_X8 Fall  1.5520 0.0030 0.0110          10.8                                        F             | 
|    regB/CTS_L4_c_tid1_4/ZN     INV_X8 Rise  1.5770 0.0250 0.0190 13.8539  37.0365  50.8904           39      100      F    K        | 
|    regB/clk__CTS_1_PP_0               Rise  1.5770 0.0000                                                                           | 
|    fb/clk__CTS_1_PP_0                 Rise  1.5770 0.0000                                                                           | 
|    fb/mult/clk__CTS_1_PP_0            Rise  1.5770 0.0000                                                                           | 
|    fb/mult/out_reg[20]/CK      DFF_X1 Rise  1.5800 0.0030 0.0180          0.949653                                    F             | 
---------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (fall edge) |  1.5000 1.5000 | 
| target clock cycle shift                  |  0.0000 1.5000 | 
| target clock propagated network latency   |  0.0800 1.5800 | 
| library hold check                        |  0.0120 1.5920 | 
| data required time                        |  1.5920        | 
|                                           |                | 
| data arrival time                         |  1.7070        | 
| data required time                        | -1.5920        | 
| pessimism                                 |  0.0020        | 
|                                           |                | 
| slack                                     |  0.1170        | 
--------------------------------------------------------------


 Timing Path to fb/mult/out_reg[1]/D 
  
 Path Start Point : regB/out_reg[1] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode') 
 Path End Point   : fb/mult/out_reg[1] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode') 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-----------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell    Edge Arrival Delay   Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                 Fall  1.5000  1.5000 0.0000             0.236327 5.81013  6.04646           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c22/A BUF_X8  Fall  1.5000  0.0000 0.0000                      5.81013                                     F             | 
|    CTS_L1_tid1__c1_tid1__c22/Z BUF_X8  Fall  1.5190  0.0190 0.0050             0.466553 5.70005  6.16661           1       100      F    K        | 
|    regB/clk__CTS_1_PP_3                Fall  1.5190  0.0000                                                                                       | 
|    regB/CTS_L2_c_tid1_7/A      INV_X4  Fall  1.5190  0.0000 0.0050                      5.70005                                     F             | 
|    regB/CTS_L2_c_tid1_7/ZN     INV_X4  Rise  1.5330  0.0140 0.0100             1.36873  10.8     12.1687           1       100      F    K        | 
|    regB/CTS_L3_c_tid1_6/A      INV_X8  Rise  1.5340  0.0010 0.0100                      11.8107                                     F             | 
|    regB/CTS_L3_c_tid1_6/ZN     INV_X8  Fall  1.5470  0.0130 0.0090             8.76345  43.2     51.9635           4       100      F    K        | 
|    regB/CTS_L4_c_tid1_5/A      INV_X8  Fall  1.5520  0.0050 0.0110                      10.8                                        F             | 
|    regB/CTS_L4_c_tid1_5/ZN     INV_X8  Rise  1.5760  0.0240 0.0180             14.8305  33.4011  48.2316           39      100      F    K        | 
| Data Path:                                                                                                                                        | 
|    regB/out_reg[1]/CK          DFF_X1  Rise  1.5780  0.0020 0.0180                      0.949653                                    F             | 
|    regB/out_reg[1]/Q           DFF_X1  Rise  1.6750  0.0970 0.0120             1.29284  2.45393  3.74677           2       100      F             | 
|    regB/out[1]                         Rise  1.6750  0.0000                                                                                       | 
|    fb/b[1]                             Rise  1.6750  0.0000                                                                                       | 
|    fb/mult/in2[1]                      Rise  1.6750  0.0000                                                                                       | 
|    fb/mult/i_0_0_64/B          MUX2_X1 Rise  1.6730 -0.0020 0.0120    -0.0020           0.944775                                                  | 
|    fb/mult/i_0_0_64/Z          MUX2_X1 Rise  1.7100  0.0370 0.0090             0.793236 1.06234  1.85558           1       100                    | 
|    fb/mult/out_reg[1]/D        DFF_X1  Rise  1.7100  0.0000 0.0090                      1.14029                                     F             | 
-----------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to fb/mult/out_reg[1]/CK 


---------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell   Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                Fall  1.5000 1.5000 0.0000 0.236327 6.58518  6.82151           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c22/A BUF_X8 Fall  1.5000 0.0000 0.0000          5.81013                                     F             | 
|    CTS_L1_tid1__c1_tid1__c22/Z BUF_X8 Fall  1.5190 0.0190 0.0050 0.466553 6.25843  6.72498           1       100      F    K        | 
|    regB/clk__CTS_1_PP_3               Fall  1.5190 0.0000                                                                           | 
|    regB/CTS_L2_c_tid1_7/A      INV_X4 Fall  1.5190 0.0000 0.0050          5.70005                                     F             | 
|    regB/CTS_L2_c_tid1_7/ZN     INV_X4 Rise  1.5340 0.0150 0.0110 1.36873  11.8107  13.1794           1       100      F    K        | 
|    regB/CTS_L3_c_tid1_6/A      INV_X8 Rise  1.5350 0.0010 0.0110          11.8107                                     F             | 
|    regB/CTS_L3_c_tid1_6/ZN     INV_X8 Fall  1.5490 0.0140 0.0100 8.76346  47.2426  56.0061           4       100      F    K        | 
|    regB/CTS_L4_c_tid1_5/A      INV_X8 Fall  1.5550 0.0060 0.0120          10.8                                        F             | 
|    regB/CTS_L4_c_tid1_5/ZN     INV_X8 Rise  1.5810 0.0260 0.0190 14.8304  37.0365  51.8669           39      100      F    K        | 
|    regB/clk__CTS_1_PP_1               Rise  1.5810 0.0000                                                                           | 
|    fb/clk__CTS_1_PP_1                 Rise  1.5810 0.0000                                                                           | 
|    fb/mult/clk__CTS_1_PP_1            Rise  1.5810 0.0000                                                                           | 
|    fb/mult/out_reg[1]/CK       DFF_X1 Rise  1.5830 0.0020 0.0190          0.949653                                    F             | 
---------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (fall edge) |  1.5000 1.5000 | 
| target clock cycle shift                  |  0.0000 1.5000 | 
| target clock propagated network latency   |  0.0830 1.5830 | 
| library hold check                        |  0.0120 1.5950 | 
| data required time                        |  1.5950        | 
|                                           |                | 
| data arrival time                         |  1.7100        | 
| data required time                        | -1.5950        | 
| pessimism                                 |  0.0020        | 
|                                           |                | 
| slack                                     |  0.1170        | 
--------------------------------------------------------------


 Timing Path to fb/mult/m_reg[3]/D 
  
 Path Start Point : regA/out_reg[3] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode') 
 Path End Point   : fb/mult/m_reg[3] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode') 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-----------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell    Edge Arrival Delay   Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                 Fall  1.5000  1.5000 0.0000             0.236327 5.81013  6.04646           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c22/A BUF_X8  Fall  1.5000  0.0000 0.0000                      5.81013                                     F             | 
|    CTS_L1_tid1__c1_tid1__c22/Z BUF_X8  Fall  1.5190  0.0190 0.0050             0.466553 5.70005  6.16661           1       100      F    K        | 
|    regB/clk__CTS_1_PP_3                Fall  1.5190  0.0000                                                                                       | 
|    regB/CTS_L2_c_tid1_7/A      INV_X4  Fall  1.5190  0.0000 0.0050                      5.70005                                     F             | 
|    regB/CTS_L2_c_tid1_7/ZN     INV_X4  Rise  1.5330  0.0140 0.0100             1.36873  10.8     12.1687           1       100      F    K        | 
|    regB/CTS_L3_c_tid1_6/A      INV_X8  Rise  1.5340  0.0010 0.0100                      11.8107                                     F             | 
|    regB/CTS_L3_c_tid1_6/ZN     INV_X8  Fall  1.5470  0.0130 0.0090             8.76345  43.2     51.9635           4       100      F    K        | 
|    regB/clk__CTS_1_PP_2                Fall  1.5470  0.0000                                                                                       | 
|    fb/clk__CTS_1_PP_4                  Fall  1.5470  0.0000                                                                                       | 
|    fb/mult/clk__CTS_1_PP_4             Fall  1.5470  0.0000                                                                                       | 
|    fb/mult/CTS_L4_c_tid1_20/A  INV_X8  Fall  1.5490  0.0020 0.0090                      10.8                                        F             | 
|    fb/mult/CTS_L4_c_tid1_20/ZN INV_X8  Rise  1.5790  0.0300 0.0250             24.9964  47.1042  72.1006           55      100      F    K        | 
|    fb/mult/clk__CTS_1_PP_3             Rise  1.5790  0.0000                                                                                       | 
|    fb/clk__CTS_1_PP_3                  Rise  1.5790  0.0000                                                                                       | 
|    regA/clk__CTS_1_PP_3                Rise  1.5790  0.0000                                                                                       | 
| Data Path:                                                                                                                                        | 
|    regA/out_reg[3]/CK          DFF_X1  Rise  1.5810  0.0020 0.0250                      0.949653                                    F             | 
|    regA/out_reg[3]/Q           DFF_X1  Rise  1.6790  0.0980 0.0120             1.13822  2.38962  3.52784           2       100      F             | 
|    regA/out[3]                         Rise  1.6790  0.0000                                                                                       | 
|    fb/a[3]                             Rise  1.6790  0.0000                                                                                       | 
|    fb/mult/in1[3]                      Rise  1.6790  0.0000                                                                                       | 
|    fb/mult/i_0_0_104/B         MUX2_X1 Rise  1.6780 -0.0010 0.0120    -0.0010           0.944775                                                  | 
|    fb/mult/i_0_0_104/Z         MUX2_X1 Rise  1.7130  0.0350 0.0080             0.222195 1.06234  1.28454           1       100                    | 
|    fb/mult/m_reg[3]/D          DFF_X1  Rise  1.7130  0.0000 0.0080                      1.14029                                     F             | 
-----------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to fb/mult/m_reg[3]/CK 


---------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell   Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                Fall  1.5000 1.5000 0.0000 0.236327 6.58518  6.82151           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c22/A BUF_X8 Fall  1.5000 0.0000 0.0000          5.81013                                     F             | 
|    CTS_L1_tid1__c1_tid1__c22/Z BUF_X8 Fall  1.5190 0.0190 0.0050 0.466553 6.25843  6.72498           1       100      F    K        | 
|    regB/clk__CTS_1_PP_3               Fall  1.5190 0.0000                                                                           | 
|    regB/CTS_L2_c_tid1_7/A      INV_X4 Fall  1.5190 0.0000 0.0050          5.70005                                     F             | 
|    regB/CTS_L2_c_tid1_7/ZN     INV_X4 Rise  1.5340 0.0150 0.0110 1.36873  11.8107  13.1794           1       100      F    K        | 
|    regB/CTS_L3_c_tid1_6/A      INV_X8 Rise  1.5350 0.0010 0.0110          11.8107                                     F             | 
|    regB/CTS_L3_c_tid1_6/ZN     INV_X8 Fall  1.5490 0.0140 0.0100 8.76346  47.2426  56.0061           4       100      F    K        | 
|    regB/clk__CTS_1_PP_2               Fall  1.5490 0.0000                                                                           | 
|    fb/clk__CTS_1_PP_4                 Fall  1.5490 0.0000                                                                           | 
|    fb/mult/clk__CTS_1_PP_4            Fall  1.5490 0.0000                                                                           | 
|    fb/mult/CTS_L4_c_tid1_20/A  INV_X8 Fall  1.5510 0.0020 0.0100          10.8                                        F             | 
|    fb/mult/CTS_L4_c_tid1_20/ZN INV_X8 Rise  1.5830 0.0320 0.0270 24.9964  52.2309  77.2274           55      100      F    K        | 
|    fb/mult/m_reg[3]/CK         DFF_X1 Rise  1.5850 0.0020 0.0270          0.949653                                    F             | 
---------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (fall edge) |  1.5000 1.5000 | 
| target clock cycle shift                  |  0.0000 1.5000 | 
| target clock propagated network latency   |  0.0850 1.5850 | 
| library hold check                        |  0.0130 1.5980 | 
| data required time                        |  1.5980        | 
|                                           |                | 
| data arrival time                         |  1.7130        | 
| data required time                        | -1.5980        | 
| pessimism                                 |  0.0020        | 
|                                           |                | 
| slack                                     |  0.1170        | 
--------------------------------------------------------------


 Timing Path to fb/mult/m_reg[6]/D 
  
 Path Start Point : regA/out_reg[6] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode') 
 Path End Point   : fb/mult/m_reg[6] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode') 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-----------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell    Edge Arrival Delay   Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                 Fall  1.5000  1.5000 0.0000             0.236327 5.81013  6.04646           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c22/A BUF_X8  Fall  1.5000  0.0000 0.0000                      5.81013                                     F             | 
|    CTS_L1_tid1__c1_tid1__c22/Z BUF_X8  Fall  1.5190  0.0190 0.0050             0.466553 5.70005  6.16661           1       100      F    K        | 
|    regB/clk__CTS_1_PP_3                Fall  1.5190  0.0000                                                                                       | 
|    regB/CTS_L2_c_tid1_7/A      INV_X4  Fall  1.5190  0.0000 0.0050                      5.70005                                     F             | 
|    regB/CTS_L2_c_tid1_7/ZN     INV_X4  Rise  1.5330  0.0140 0.0100             1.36873  10.8     12.1687           1       100      F    K        | 
|    regB/CTS_L3_c_tid1_6/A      INV_X8  Rise  1.5340  0.0010 0.0100                      11.8107                                     F             | 
|    regB/CTS_L3_c_tid1_6/ZN     INV_X8  Fall  1.5470  0.0130 0.0090             8.76345  43.2     51.9635           4       100      F    K        | 
|    regB/clk__CTS_1_PP_2                Fall  1.5470  0.0000                                                                                       | 
|    fb/clk__CTS_1_PP_4                  Fall  1.5470  0.0000                                                                                       | 
|    fb/mult/clk__CTS_1_PP_4             Fall  1.5470  0.0000                                                                                       | 
|    fb/mult/CTS_L4_c_tid1_20/A  INV_X8  Fall  1.5490  0.0020 0.0090                      10.8                                        F             | 
|    fb/mult/CTS_L4_c_tid1_20/ZN INV_X8  Rise  1.5790  0.0300 0.0250             24.9964  47.1042  72.1006           55      100      F    K        | 
|    fb/mult/clk__CTS_1_PP_3             Rise  1.5790  0.0000                                                                                       | 
|    fb/clk__CTS_1_PP_3                  Rise  1.5790  0.0000                                                                                       | 
|    regA/clk__CTS_1_PP_3                Rise  1.5790  0.0000                                                                                       | 
| Data Path:                                                                                                                                        | 
|    regA/out_reg[6]/CK          DFF_X1  Rise  1.5810  0.0020 0.0250                      0.949653                                    F             | 
|    regA/out_reg[6]/Q           DFF_X1  Rise  1.6800  0.0990 0.0130             1.72273  2.2432   3.96593           2       100      F             | 
|    regA/out[6]                         Rise  1.6800  0.0000                                                                                       | 
|    fb/a[6]                             Rise  1.6800  0.0000                                                                                       | 
|    fb/mult/in1[6]                      Rise  1.6800  0.0000                                                                                       | 
|    fb/mult/i_0_0_107/B         MUX2_X1 Rise  1.6780 -0.0020 0.0130    -0.0020           0.944775                                                  | 
|    fb/mult/i_0_0_107/Z         MUX2_X1 Rise  1.7130  0.0350 0.0080             0.219983 1.06234  1.28233           1       100                    | 
|    fb/mult/m_reg[6]/D          DFF_X1  Rise  1.7130  0.0000 0.0080                      1.14029                                     F             | 
-----------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to fb/mult/m_reg[6]/CK 


---------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell   Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                Fall  1.5000 1.5000 0.0000 0.236327 6.58518  6.82151           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c22/A BUF_X8 Fall  1.5000 0.0000 0.0000          5.81013                                     F             | 
|    CTS_L1_tid1__c1_tid1__c22/Z BUF_X8 Fall  1.5190 0.0190 0.0050 0.466553 6.25843  6.72498           1       100      F    K        | 
|    regB/clk__CTS_1_PP_3               Fall  1.5190 0.0000                                                                           | 
|    regB/CTS_L2_c_tid1_7/A      INV_X4 Fall  1.5190 0.0000 0.0050          5.70005                                     F             | 
|    regB/CTS_L2_c_tid1_7/ZN     INV_X4 Rise  1.5340 0.0150 0.0110 1.36873  11.8107  13.1794           1       100      F    K        | 
|    regB/CTS_L3_c_tid1_6/A      INV_X8 Rise  1.5350 0.0010 0.0110          11.8107                                     F             | 
|    regB/CTS_L3_c_tid1_6/ZN     INV_X8 Fall  1.5490 0.0140 0.0100 8.76346  47.2426  56.0061           4       100      F    K        | 
|    regB/clk__CTS_1_PP_2               Fall  1.5490 0.0000                                                                           | 
|    fb/clk__CTS_1_PP_4                 Fall  1.5490 0.0000                                                                           | 
|    fb/mult/clk__CTS_1_PP_4            Fall  1.5490 0.0000                                                                           | 
|    fb/mult/CTS_L4_c_tid1_20/A  INV_X8 Fall  1.5510 0.0020 0.0100          10.8                                        F             | 
|    fb/mult/CTS_L4_c_tid1_20/ZN INV_X8 Rise  1.5830 0.0320 0.0270 24.9964  52.2309  77.2274           55      100      F    K        | 
|    fb/mult/m_reg[6]/CK         DFF_X1 Rise  1.5850 0.0020 0.0270          0.949653                                    F             | 
---------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (fall edge) |  1.5000 1.5000 | 
| target clock cycle shift                  |  0.0000 1.5000 | 
| target clock propagated network latency   |  0.0850 1.5850 | 
| library hold check                        |  0.0130 1.5980 | 
| data required time                        |  1.5980        | 
|                                           |                | 
| data arrival time                         |  1.7130        | 
| data required time                        | -1.5980        | 
| pessimism                                 |  0.0020        | 
|                                           |                | 
| slack                                     |  0.1170        | 
--------------------------------------------------------------


 Timing Path to fb/mult/m_reg[11]/D 
  
 Path Start Point : regA/out_reg[11] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode') 
 Path End Point   : fb/mult/m_reg[11] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode') 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell    Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                 Fall  1.5000 1.5000 0.0000 0.236327 5.81013  6.04646           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c22/A BUF_X8  Fall  1.5000 0.0000 0.0000          5.81013                                     F             | 
|    CTS_L1_tid1__c1_tid1__c22/Z BUF_X8  Fall  1.5190 0.0190 0.0050 0.466553 5.70005  6.16661           1       100      F    K        | 
|    regB/clk__CTS_1_PP_3                Fall  1.5190 0.0000                                                                           | 
|    regB/CTS_L2_c_tid1_7/A      INV_X4  Fall  1.5190 0.0000 0.0050          5.70005                                     F             | 
|    regB/CTS_L2_c_tid1_7/ZN     INV_X4  Rise  1.5330 0.0140 0.0100 1.36873  10.8     12.1687           1       100      F    K        | 
|    regB/CTS_L3_c_tid1_6/A      INV_X8  Rise  1.5340 0.0010 0.0100          11.8107                                     F             | 
|    regB/CTS_L3_c_tid1_6/ZN     INV_X8  Fall  1.5470 0.0130 0.0090 8.76345  43.2     51.9635           4       100      F    K        | 
|    regB/clk__CTS_1_PP_2                Fall  1.5470 0.0000                                                                           | 
|    fb/clk__CTS_1_PP_4                  Fall  1.5470 0.0000                                                                           | 
|    fb/mult/clk__CTS_1_PP_4             Fall  1.5470 0.0000                                                                           | 
|    fb/mult/CTS_L4_c_tid1_20/A  INV_X8  Fall  1.5490 0.0020 0.0090          10.8                                        F             | 
|    fb/mult/CTS_L4_c_tid1_20/ZN INV_X8  Rise  1.5790 0.0300 0.0250 24.9964  47.1042  72.1006           55      100      F    K        | 
|    fb/mult/clk__CTS_1_PP_3             Rise  1.5790 0.0000                                                                           | 
|    fb/clk__CTS_1_PP_3                  Rise  1.5790 0.0000                                                                           | 
|    regA/clk__CTS_1_PP_3                Rise  1.5790 0.0000                                                                           | 
| Data Path:                                                                                                                           | 
|    regA/out_reg[11]/CK         DFF_X1  Rise  1.5800 0.0010 0.0250          0.949653                                    F             | 
|    regA/out_reg[11]/Q          DFF_X1  Rise  1.6780 0.0980 0.0110 0.78264  2.38962  3.17226           2       100      F             | 
|    regA/out[11]                        Rise  1.6780 0.0000                                                                           | 
|    fb/a[11]                            Rise  1.6780 0.0000                                                                           | 
|    fb/mult/in1[11]                     Rise  1.6780 0.0000                                                                           | 
|    fb/mult/i_0_0_112/B         MUX2_X1 Rise  1.6780 0.0000 0.0110          0.944775                                                  | 
|    fb/mult/i_0_0_112/Z         MUX2_X1 Rise  1.7140 0.0360 0.0090 0.749654 1.06234  1.812             1       100                    | 
|    fb/mult/m_reg[11]/D         DFF_X1  Rise  1.7140 0.0000 0.0090          1.14029                                     F             | 
----------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to fb/mult/m_reg[11]/CK 


---------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell   Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                Fall  1.5000 1.5000 0.0000 0.236327 6.58518  6.82151           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c22/A BUF_X8 Fall  1.5000 0.0000 0.0000          5.81013                                     F             | 
|    CTS_L1_tid1__c1_tid1__c22/Z BUF_X8 Fall  1.5190 0.0190 0.0050 0.466553 6.25843  6.72498           1       100      F    K        | 
|    regB/clk__CTS_1_PP_3               Fall  1.5190 0.0000                                                                           | 
|    regB/CTS_L2_c_tid1_7/A      INV_X4 Fall  1.5190 0.0000 0.0050          5.70005                                     F             | 
|    regB/CTS_L2_c_tid1_7/ZN     INV_X4 Rise  1.5340 0.0150 0.0110 1.36873  11.8107  13.1794           1       100      F    K        | 
|    regB/CTS_L3_c_tid1_6/A      INV_X8 Rise  1.5350 0.0010 0.0110          11.8107                                     F             | 
|    regB/CTS_L3_c_tid1_6/ZN     INV_X8 Fall  1.5490 0.0140 0.0100 8.76346  47.2426  56.0061           4       100      F    K        | 
|    regB/clk__CTS_1_PP_2               Fall  1.5490 0.0000                                                                           | 
|    fb/clk__CTS_1_PP_4                 Fall  1.5490 0.0000                                                                           | 
|    fb/mult/clk__CTS_1_PP_4            Fall  1.5490 0.0000                                                                           | 
|    fb/mult/CTS_L4_c_tid1_20/A  INV_X8 Fall  1.5510 0.0020 0.0100          10.8                                        F             | 
|    fb/mult/CTS_L4_c_tid1_20/ZN INV_X8 Rise  1.5830 0.0320 0.0270 24.9964  52.2309  77.2274           55      100      F    K        | 
|    fb/mult/m_reg[11]/CK        DFF_X1 Rise  1.5850 0.0020 0.0270          0.949653                                    F             | 
---------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (fall edge) |  1.5000 1.5000 | 
| target clock cycle shift                  |  0.0000 1.5000 | 
| target clock propagated network latency   |  0.0850 1.5850 | 
| library hold check                        |  0.0140 1.5990 | 
| data required time                        |  1.5990        | 
|                                           |                | 
| data arrival time                         |  1.7140        | 
| data required time                        | -1.5990        | 
| pessimism                                 |  0.0020        | 
|                                           |                | 
| slack                                     |  0.1170        | 
--------------------------------------------------------------


 Timing Path to fb/mult/a_reg[20]/D 
  
 Path Start Point : fb/mult/a_reg[21] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode') 
 Path End Point   : fb/mult/a_reg[20] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode') 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                   Fall  1.5000 1.5000 0.0000 0.236327 5.81013  6.04646           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c22/A BUF_X8    Fall  1.5000 0.0000 0.0000          5.81013                                     F             | 
|    CTS_L1_tid1__c1_tid1__c22/Z BUF_X8    Fall  1.5190 0.0190 0.0050 0.466553 5.70005  6.16661           1       100      F    K        | 
|    regB/clk__CTS_1_PP_3                  Fall  1.5190 0.0000                                                                           | 
|    regB/CTS_L2_c_tid1_7/A      INV_X4    Fall  1.5190 0.0000 0.0050          5.70005                                     F             | 
|    regB/CTS_L2_c_tid1_7/ZN     INV_X4    Rise  1.5330 0.0140 0.0100 1.36873  10.8     12.1687           1       100      F    K        | 
|    regB/CTS_L3_c_tid1_6/A      INV_X8    Rise  1.5340 0.0010 0.0100          11.8107                                     F             | 
|    regB/CTS_L3_c_tid1_6/ZN     INV_X8    Fall  1.5470 0.0130 0.0090 8.76345  43.2     51.9635           4       100      F    K        | 
|    regB/clk__CTS_1_PP_2                  Fall  1.5470 0.0000                                                                           | 
|    fb/clk__CTS_1_PP_4                    Fall  1.5470 0.0000                                                                           | 
|    fb/mult/clk__CTS_1_PP_4               Fall  1.5470 0.0000                                                                           | 
|    fb/mult/CTS_L4_c_tid1_20/A  INV_X8    Fall  1.5490 0.0020 0.0090          10.8                                        F             | 
|    fb/mult/CTS_L4_c_tid1_20/ZN INV_X8    Rise  1.5790 0.0300 0.0250 24.9964  47.1042  72.1006           55      100      F    K        | 
| Data Path:                                                                                                                             | 
|    fb/mult/a_reg[21]/CK        DFF_X1    Rise  1.5810 0.0020 0.0250          0.949653                                    F             | 
|    fb/mult/a_reg[21]/Q         DFF_X1    Rise  1.6870 0.1060 0.0200 1.06102  6.35167  7.41269           3       100      F             | 
|    fb/mult/i_0_0_41/A1         AOI222_X1 Rise  1.6870 0.0000 0.0200          1.63668                                                   | 
|    fb/mult/i_0_0_41/ZN         AOI222_X1 Fall  1.7050 0.0180 0.0100 0.332311 1.54936  1.88167           1       100                    | 
|    fb/mult/i_0_0_40/A          INV_X1    Fall  1.7050 0.0000 0.0100          1.54936                                                   | 
|    fb/mult/i_0_0_40/ZN         INV_X1    Rise  1.7170 0.0120 0.0070 0.367938 1.06234  1.43028           1       100                    | 
|    fb/mult/a_reg[20]/D         DFF_X1    Rise  1.7170 0.0000 0.0070          1.14029                                     F             | 
------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to fb/mult/a_reg[20]/CK 


---------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell   Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                Fall  1.5000 1.5000 0.0000 0.236327 6.58518  6.82151           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c22/A BUF_X8 Fall  1.5000 0.0000 0.0000          5.81013                                     F             | 
|    CTS_L1_tid1__c1_tid1__c22/Z BUF_X8 Fall  1.5190 0.0190 0.0050 0.466553 6.25843  6.72498           1       100      F    K        | 
|    regB/clk__CTS_1_PP_3               Fall  1.5190 0.0000                                                                           | 
|    regB/CTS_L2_c_tid1_7/A      INV_X4 Fall  1.5190 0.0000 0.0050          5.70005                                     F             | 
|    regB/CTS_L2_c_tid1_7/ZN     INV_X4 Rise  1.5340 0.0150 0.0110 1.36873  11.8107  13.1794           1       100      F    K        | 
|    regB/CTS_L3_c_tid1_6/A      INV_X8 Rise  1.5350 0.0010 0.0110          11.8107                                     F             | 
|    regB/CTS_L3_c_tid1_6/ZN     INV_X8 Fall  1.5490 0.0140 0.0100 8.76346  47.2426  56.0061           4       100      F    K        | 
|    regB/clk__CTS_1_PP_2               Fall  1.5490 0.0000                                                                           | 
|    fb/clk__CTS_1_PP_4                 Fall  1.5490 0.0000                                                                           | 
|    fb/mult/clk__CTS_1_PP_4            Fall  1.5490 0.0000                                                                           | 
|    fb/mult/CTS_L4_c_tid1_20/A  INV_X8 Fall  1.5510 0.0020 0.0100          10.8                                        F             | 
|    fb/mult/CTS_L4_c_tid1_20/ZN INV_X8 Rise  1.5830 0.0320 0.0270 24.9964  52.2309  77.2274           55      100      F    K        | 
|    fb/mult/a_reg[20]/CK        DFF_X1 Rise  1.5880 0.0050 0.0270          0.949653                                    F             | 
---------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (fall edge) |  1.5000 1.5000 | 
| target clock cycle shift                  |  0.0000 1.5000 | 
| target clock propagated network latency   |  0.0880 1.5880 | 
| library hold check                        |  0.0140 1.6020 | 
| data required time                        |  1.6020        | 
|                                           |                | 
| data arrival time                         |  1.7170        | 
| data required time                        | -1.6020        | 
| pessimism                                 |  0.0020        | 
|                                           |                | 
| slack                                     |  0.1170        | 
--------------------------------------------------------------


 Timing Path to fb/mult/out_reg[3]/D 
  
 Path Start Point : fb/mult/out_reg[4] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode') 
 Path End Point   : fb/mult/out_reg[3] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode') 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-----------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell    Edge Arrival Delay   Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                 Fall  1.5000  1.5000 0.0000             0.236327 5.81013  6.04646           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c22/A BUF_X8  Fall  1.5000  0.0000 0.0000                      5.81013                                     F             | 
|    CTS_L1_tid1__c1_tid1__c22/Z BUF_X8  Fall  1.5190  0.0190 0.0050             0.466553 5.70005  6.16661           1       100      F    K        | 
|    regB/clk__CTS_1_PP_3                Fall  1.5190  0.0000                                                                                       | 
|    regB/CTS_L2_c_tid1_7/A      INV_X4  Fall  1.5190  0.0000 0.0050                      5.70005                                     F             | 
|    regB/CTS_L2_c_tid1_7/ZN     INV_X4  Rise  1.5330  0.0140 0.0100             1.36873  10.8     12.1687           1       100      F    K        | 
|    regB/CTS_L3_c_tid1_6/A      INV_X8  Rise  1.5340  0.0010 0.0100                      11.8107                                     F             | 
|    regB/CTS_L3_c_tid1_6/ZN     INV_X8  Fall  1.5470  0.0130 0.0090             8.76345  43.2     51.9635           4       100      F    K        | 
|    regB/CTS_L4_c_tid1_5/A      INV_X8  Fall  1.5520  0.0050 0.0110                      10.8                                        F             | 
|    regB/CTS_L4_c_tid1_5/ZN     INV_X8  Rise  1.5760  0.0240 0.0180             14.8305  33.4011  48.2316           39      100      F    K        | 
|    regB/clk__CTS_1_PP_1                Rise  1.5760  0.0000                                                                                       | 
|    fb/clk__CTS_1_PP_1                  Rise  1.5760  0.0000                                                                                       | 
|    fb/mult/clk__CTS_1_PP_1             Rise  1.5760  0.0000                                                                                       | 
| Data Path:                                                                                                                                        | 
|    fb/mult/out_reg[4]/CK       DFF_X1  Rise  1.5780  0.0020 0.0180                      0.949653                                    F             | 
|    fb/mult/out_reg[4]/Q        DFF_X1  Rise  1.6740  0.0960 0.0120             0.877445 2.46127  3.33872           2       100      F             | 
|    fb/mult/i_0_0_66/A          MUX2_X1 Rise  1.6730 -0.0010 0.0120    -0.0010           0.94642                                                   | 
|    fb/mult/i_0_0_66/Z          MUX2_X1 Rise  1.7100  0.0370 0.0090             0.765638 1.06234  1.82798           1       100                    | 
|    fb/mult/out_reg[3]/D        DFF_X1  Rise  1.7100  0.0000 0.0090                      1.14029                                     F             | 
-----------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to fb/mult/out_reg[3]/CK 


---------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell   Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                Fall  1.5000 1.5000 0.0000 0.236327 6.58518  6.82151           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c22/A BUF_X8 Fall  1.5000 0.0000 0.0000          5.81013                                     F             | 
|    CTS_L1_tid1__c1_tid1__c22/Z BUF_X8 Fall  1.5190 0.0190 0.0050 0.466553 6.25843  6.72498           1       100      F    K        | 
|    regB/clk__CTS_1_PP_3               Fall  1.5190 0.0000                                                                           | 
|    regB/CTS_L2_c_tid1_7/A      INV_X4 Fall  1.5190 0.0000 0.0050          5.70005                                     F             | 
|    regB/CTS_L2_c_tid1_7/ZN     INV_X4 Rise  1.5340 0.0150 0.0110 1.36873  11.8107  13.1794           1       100      F    K        | 
|    regB/CTS_L3_c_tid1_6/A      INV_X8 Rise  1.5350 0.0010 0.0110          11.8107                                     F             | 
|    regB/CTS_L3_c_tid1_6/ZN     INV_X8 Fall  1.5490 0.0140 0.0100 8.76346  47.2426  56.0061           4       100      F    K        | 
|    regB/CTS_L4_c_tid1_5/A      INV_X8 Fall  1.5550 0.0060 0.0120          10.8                                        F             | 
|    regB/CTS_L4_c_tid1_5/ZN     INV_X8 Rise  1.5810 0.0260 0.0190 14.8304  37.0365  51.8669           39      100      F    K        | 
|    regB/clk__CTS_1_PP_1               Rise  1.5810 0.0000                                                                           | 
|    fb/clk__CTS_1_PP_1                 Rise  1.5810 0.0000                                                                           | 
|    fb/mult/clk__CTS_1_PP_1            Rise  1.5810 0.0000                                                                           | 
|    fb/mult/out_reg[3]/CK       DFF_X1 Rise  1.5820 0.0010 0.0190          0.949653                                    F             | 
---------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (fall edge) |  1.5000 1.5000 | 
| target clock cycle shift                  |  0.0000 1.5000 | 
| target clock propagated network latency   |  0.0820 1.5820 | 
| library hold check                        |  0.0120 1.5940 | 
| data required time                        |  1.5940        | 
|                                           |                | 
| data arrival time                         |  1.7100        | 
| data required time                        | -1.5940        | 
| pessimism                                 |  0.0020        | 
|                                           |                | 
| slack                                     |  0.1180        | 
--------------------------------------------------------------


 Timing Path to fb/mult/out_reg[7]/D 
  
 Path Start Point : fb/mult/out_reg[8] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode') 
 Path End Point   : fb/mult/out_reg[7] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode') 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell    Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                 Fall  1.5000 1.5000 0.0000 0.236327 5.81013  6.04646           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c22/A BUF_X8  Fall  1.5000 0.0000 0.0000          5.81013                                     F             | 
|    CTS_L1_tid1__c1_tid1__c22/Z BUF_X8  Fall  1.5190 0.0190 0.0050 0.466553 5.70005  6.16661           1       100      F    K        | 
|    regB/clk__CTS_1_PP_3                Fall  1.5190 0.0000                                                                           | 
|    regB/CTS_L2_c_tid1_7/A      INV_X4  Fall  1.5190 0.0000 0.0050          5.70005                                     F             | 
|    regB/CTS_L2_c_tid1_7/ZN     INV_X4  Rise  1.5330 0.0140 0.0100 1.36873  10.8     12.1687           1       100      F    K        | 
|    regB/CTS_L3_c_tid1_6/A      INV_X8  Rise  1.5340 0.0010 0.0100          11.8107                                     F             | 
|    regB/CTS_L3_c_tid1_6/ZN     INV_X8  Fall  1.5470 0.0130 0.0090 8.76345  43.2     51.9635           4       100      F    K        | 
|    regB/CTS_L4_c_tid1_5/A      INV_X8  Fall  1.5520 0.0050 0.0110          10.8                                        F             | 
|    regB/CTS_L4_c_tid1_5/ZN     INV_X8  Rise  1.5760 0.0240 0.0180 14.8305  33.4011  48.2316           39      100      F    K        | 
|    regB/clk__CTS_1_PP_1                Rise  1.5760 0.0000                                                                           | 
|    fb/clk__CTS_1_PP_1                  Rise  1.5760 0.0000                                                                           | 
|    fb/mult/clk__CTS_1_PP_1             Rise  1.5760 0.0000                                                                           | 
| Data Path:                                                                                                                           | 
|    fb/mult/out_reg[8]/CK       DFF_X1  Rise  1.5780 0.0020 0.0180          0.949653                                    F             | 
|    fb/mult/out_reg[8]/Q        DFF_X1  Rise  1.6730 0.0950 0.0110 0.630445 2.39696  3.0274            2       100      F             | 
|    fb/mult/i_0_0_70/A          MUX2_X1 Rise  1.6730 0.0000 0.0110          0.94642                                                   | 
|    fb/mult/i_0_0_70/Z          MUX2_X1 Rise  1.7100 0.0370 0.0090 0.819372 1.06234  1.88171           1       100                    | 
|    fb/mult/out_reg[7]/D        DFF_X1  Rise  1.7100 0.0000 0.0090          1.14029                                     F             | 
----------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to fb/mult/out_reg[7]/CK 


---------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell   Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                Fall  1.5000 1.5000 0.0000 0.236327 6.58518  6.82151           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c22/A BUF_X8 Fall  1.5000 0.0000 0.0000          5.81013                                     F             | 
|    CTS_L1_tid1__c1_tid1__c22/Z BUF_X8 Fall  1.5190 0.0190 0.0050 0.466553 6.25843  6.72498           1       100      F    K        | 
|    regB/clk__CTS_1_PP_3               Fall  1.5190 0.0000                                                                           | 
|    regB/CTS_L2_c_tid1_7/A      INV_X4 Fall  1.5190 0.0000 0.0050          5.70005                                     F             | 
|    regB/CTS_L2_c_tid1_7/ZN     INV_X4 Rise  1.5340 0.0150 0.0110 1.36873  11.8107  13.1794           1       100      F    K        | 
|    regB/CTS_L3_c_tid1_6/A      INV_X8 Rise  1.5350 0.0010 0.0110          11.8107                                     F             | 
|    regB/CTS_L3_c_tid1_6/ZN     INV_X8 Fall  1.5490 0.0140 0.0100 8.76346  47.2426  56.0061           4       100      F    K        | 
|    regB/CTS_L4_c_tid1_5/A      INV_X8 Fall  1.5550 0.0060 0.0120          10.8                                        F             | 
|    regB/CTS_L4_c_tid1_5/ZN     INV_X8 Rise  1.5810 0.0260 0.0190 14.8304  37.0365  51.8669           39      100      F    K        | 
|    regB/clk__CTS_1_PP_1               Rise  1.5810 0.0000                                                                           | 
|    fb/clk__CTS_1_PP_1                 Rise  1.5810 0.0000                                                                           | 
|    fb/mult/clk__CTS_1_PP_1            Rise  1.5810 0.0000                                                                           | 
|    fb/mult/out_reg[7]/CK       DFF_X1 Rise  1.5820 0.0010 0.0190          0.949653                                    F             | 
---------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (fall edge) |  1.5000 1.5000 | 
| target clock cycle shift                  |  0.0000 1.5000 | 
| target clock propagated network latency   |  0.0820 1.5820 | 
| library hold check                        |  0.0120 1.5940 | 
| data required time                        |  1.5940        | 
|                                           |                | 
| data arrival time                         |  1.7100        | 
| data required time                        | -1.5940        | 
| pessimism                                 |  0.0020        | 
|                                           |                | 
| slack                                     |  0.1180        | 
--------------------------------------------------------------


 Timing Path to fb/mult/m_reg[15]/D 
  
 Path Start Point : regA/out_reg[15] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode') 
 Path End Point   : fb/mult/m_reg[15] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode') 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-----------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell    Edge Arrival Delay   Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                 Fall  1.5000  1.5000 0.0000             0.236327 5.81013  6.04646           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c22/A BUF_X8  Fall  1.5000  0.0000 0.0000                      5.81013                                     F             | 
|    CTS_L1_tid1__c1_tid1__c22/Z BUF_X8  Fall  1.5190  0.0190 0.0050             0.466553 5.70005  6.16661           1       100      F    K        | 
|    regB/clk__CTS_1_PP_3                Fall  1.5190  0.0000                                                                                       | 
|    regB/CTS_L2_c_tid1_7/A      INV_X4  Fall  1.5190  0.0000 0.0050                      5.70005                                     F             | 
|    regB/CTS_L2_c_tid1_7/ZN     INV_X4  Rise  1.5330  0.0140 0.0100             1.36873  10.8     12.1687           1       100      F    K        | 
|    regB/CTS_L3_c_tid1_6/A      INV_X8  Rise  1.5340  0.0010 0.0100                      11.8107                                     F             | 
|    regB/CTS_L3_c_tid1_6/ZN     INV_X8  Fall  1.5470  0.0130 0.0090             8.76345  43.2     51.9635           4       100      F    K        | 
|    regB/clk__CTS_1_PP_2                Fall  1.5470  0.0000                                                                                       | 
|    fb/clk__CTS_1_PP_4                  Fall  1.5470  0.0000                                                                                       | 
|    fb/mult/clk__CTS_1_PP_4             Fall  1.5470  0.0000                                                                                       | 
|    fb/mult/CTS_L4_c_tid1_20/A  INV_X8  Fall  1.5490  0.0020 0.0090                      10.8                                        F             | 
|    fb/mult/CTS_L4_c_tid1_20/ZN INV_X8  Rise  1.5790  0.0300 0.0250             24.9964  47.1042  72.1006           55      100      F    K        | 
|    fb/mult/clk__CTS_1_PP_3             Rise  1.5790  0.0000                                                                                       | 
|    fb/clk__CTS_1_PP_3                  Rise  1.5790  0.0000                                                                                       | 
|    regA/clk__CTS_1_PP_3                Rise  1.5790  0.0000                                                                                       | 
| Data Path:                                                                                                                                        | 
|    regA/out_reg[15]/CK         DFF_X1  Rise  1.5800  0.0010 0.0250                      0.949653                                    F             | 
|    regA/out_reg[15]/Q          DFF_X1  Rise  1.6810  0.1010 0.0150             2.68547  2.2432   4.92866           2       100      F             | 
|    regA/out[15]                        Rise  1.6810  0.0000                                                                                       | 
|    fb/a[15]                            Rise  1.6810  0.0000                                                                                       | 
|    fb/mult/in1[15]                     Rise  1.6810  0.0000                                                                                       | 
|    fb/mult/i_0_0_116/B         MUX2_X1 Rise  1.6790 -0.0020 0.0150    -0.0020           0.944775                                                  | 
|    fb/mult/i_0_0_116/Z         MUX2_X1 Rise  1.7150  0.0360 0.0080             0.288595 1.06234  1.35094           1       100                    | 
|    fb/mult/m_reg[15]/D         DFF_X1  Rise  1.7150  0.0000 0.0080                      1.14029                                     F             | 
-----------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to fb/mult/m_reg[15]/CK 


---------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell   Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                Fall  1.5000 1.5000 0.0000 0.236327 6.58518  6.82151           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c22/A BUF_X8 Fall  1.5000 0.0000 0.0000          5.81013                                     F             | 
|    CTS_L1_tid1__c1_tid1__c22/Z BUF_X8 Fall  1.5190 0.0190 0.0050 0.466553 6.25843  6.72498           1       100      F    K        | 
|    regB/clk__CTS_1_PP_3               Fall  1.5190 0.0000                                                                           | 
|    regB/CTS_L2_c_tid1_7/A      INV_X4 Fall  1.5190 0.0000 0.0050          5.70005                                     F             | 
|    regB/CTS_L2_c_tid1_7/ZN     INV_X4 Rise  1.5340 0.0150 0.0110 1.36873  11.8107  13.1794           1       100      F    K        | 
|    regB/CTS_L3_c_tid1_6/A      INV_X8 Rise  1.5350 0.0010 0.0110          11.8107                                     F             | 
|    regB/CTS_L3_c_tid1_6/ZN     INV_X8 Fall  1.5490 0.0140 0.0100 8.76346  47.2426  56.0061           4       100      F    K        | 
|    regB/clk__CTS_1_PP_2               Fall  1.5490 0.0000                                                                           | 
|    fb/clk__CTS_1_PP_4                 Fall  1.5490 0.0000                                                                           | 
|    fb/mult/clk__CTS_1_PP_4            Fall  1.5490 0.0000                                                                           | 
|    fb/mult/CTS_L4_c_tid1_20/A  INV_X8 Fall  1.5510 0.0020 0.0100          10.8                                        F             | 
|    fb/mult/CTS_L4_c_tid1_20/ZN INV_X8 Rise  1.5830 0.0320 0.0270 24.9964  52.2309  77.2274           55      100      F    K        | 
|    fb/mult/m_reg[15]/CK        DFF_X1 Rise  1.5850 0.0020 0.0270          0.949653                                    F             | 
---------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (fall edge) |  1.5000 1.5000 | 
| target clock cycle shift                  |  0.0000 1.5000 | 
| target clock propagated network latency   |  0.0850 1.5850 | 
| library hold check                        |  0.0140 1.5990 | 
| data required time                        |  1.5990        | 
|                                           |                | 
| data arrival time                         |  1.7150        | 
| data required time                        | -1.5990        | 
| pessimism                                 |  0.0020        | 
|                                           |                | 
| slack                                     |  0.1180        | 
--------------------------------------------------------------


 Timing Path to fb/mult/m_reg[18]/D 
  
 Path Start Point : regA/out_reg[18] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode') 
 Path End Point   : fb/mult/m_reg[18] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode') 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell    Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                 Fall  1.5000 1.5000 0.0000 0.236327 5.81013  6.04646           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c22/A BUF_X8  Fall  1.5000 0.0000 0.0000          5.81013                                     F             | 
|    CTS_L1_tid1__c1_tid1__c22/Z BUF_X8  Fall  1.5190 0.0190 0.0050 0.466553 5.70005  6.16661           1       100      F    K        | 
|    regB/clk__CTS_1_PP_3                Fall  1.5190 0.0000                                                                           | 
|    regB/CTS_L2_c_tid1_7/A      INV_X4  Fall  1.5190 0.0000 0.0050          5.70005                                     F             | 
|    regB/CTS_L2_c_tid1_7/ZN     INV_X4  Rise  1.5330 0.0140 0.0100 1.36873  10.8     12.1687           1       100      F    K        | 
|    regB/CTS_L3_c_tid1_6/A      INV_X8  Rise  1.5340 0.0010 0.0100          11.8107                                     F             | 
|    regB/CTS_L3_c_tid1_6/ZN     INV_X8  Fall  1.5470 0.0130 0.0090 8.76345  43.2     51.9635           4       100      F    K        | 
|    regB/clk__CTS_1_PP_2                Fall  1.5470 0.0000                                                                           | 
|    fb/clk__CTS_1_PP_4                  Fall  1.5470 0.0000                                                                           | 
|    fb/mult/clk__CTS_1_PP_4             Fall  1.5470 0.0000                                                                           | 
|    fb/mult/CTS_L4_c_tid1_20/A  INV_X8  Fall  1.5490 0.0020 0.0090          10.8                                        F             | 
|    fb/mult/CTS_L4_c_tid1_20/ZN INV_X8  Rise  1.5790 0.0300 0.0250 24.9964  47.1042  72.1006           55      100      F    K        | 
|    fb/mult/clk__CTS_1_PP_3             Rise  1.5790 0.0000                                                                           | 
|    fb/clk__CTS_1_PP_3                  Rise  1.5790 0.0000                                                                           | 
|    regA/clk__CTS_1_PP_3                Rise  1.5790 0.0000                                                                           | 
| Data Path:                                                                                                                           | 
|    regA/out_reg[18]/CK         DFF_X1  Rise  1.5790 0.0000 0.0250          0.949653                                    F             | 
|    regA/out_reg[18]/Q          DFF_X1  Rise  1.6810 0.1020 0.0160 3.1494   2.34631  5.49571           2       100      F             | 
|    regA/out[18]                        Rise  1.6810 0.0000                                                                           | 
|    fb/a[18]                            Rise  1.6810 0.0000                                                                           | 
|    fb/mult/in1[18]                     Rise  1.6810 0.0000                                                                           | 
|    fb/mult/i_0_0_119/B         MUX2_X1 Rise  1.6810 0.0000 0.0160          0.944775                                                  | 
|    fb/mult/i_0_0_119/Z         MUX2_X1 Rise  1.7170 0.0360 0.0080 0.25508  1.06234  1.31742           1       100                    | 
|    fb/mult/m_reg[18]/D         DFF_X1  Rise  1.7170 0.0000 0.0080          1.14029                                     F             | 
----------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to fb/mult/m_reg[18]/CK 


---------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell   Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                Fall  1.5000 1.5000 0.0000 0.236327 6.58518  6.82151           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c22/A BUF_X8 Fall  1.5000 0.0000 0.0000          5.81013                                     F             | 
|    CTS_L1_tid1__c1_tid1__c22/Z BUF_X8 Fall  1.5190 0.0190 0.0050 0.466553 6.25843  6.72498           1       100      F    K        | 
|    regB/clk__CTS_1_PP_3               Fall  1.5190 0.0000                                                                           | 
|    regB/CTS_L2_c_tid1_7/A      INV_X4 Fall  1.5190 0.0000 0.0050          5.70005                                     F             | 
|    regB/CTS_L2_c_tid1_7/ZN     INV_X4 Rise  1.5340 0.0150 0.0110 1.36873  11.8107  13.1794           1       100      F    K        | 
|    regB/CTS_L3_c_tid1_6/A      INV_X8 Rise  1.5350 0.0010 0.0110          11.8107                                     F             | 
|    regB/CTS_L3_c_tid1_6/ZN     INV_X8 Fall  1.5490 0.0140 0.0100 8.76346  47.2426  56.0061           4       100      F    K        | 
|    regB/clk__CTS_1_PP_2               Fall  1.5490 0.0000                                                                           | 
|    fb/clk__CTS_1_PP_4                 Fall  1.5490 0.0000                                                                           | 
|    fb/mult/clk__CTS_1_PP_4            Fall  1.5490 0.0000                                                                           | 
|    fb/mult/CTS_L4_c_tid1_20/A  INV_X8 Fall  1.5510 0.0020 0.0100          10.8                                        F             | 
|    fb/mult/CTS_L4_c_tid1_20/ZN INV_X8 Rise  1.5830 0.0320 0.0270 24.9964  52.2309  77.2274           55      100      F    K        | 
|    fb/mult/m_reg[18]/CK        DFF_X1 Rise  1.5870 0.0040 0.0270          0.949653                                    F             | 
---------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (fall edge) |  1.5000 1.5000 | 
| target clock cycle shift                  |  0.0000 1.5000 | 
| target clock propagated network latency   |  0.0870 1.5870 | 
| library hold check                        |  0.0140 1.6010 | 
| data required time                        |  1.6010        | 
|                                           |                | 
| data arrival time                         |  1.7170        | 
| data required time                        | -1.6010        | 
| pessimism                                 |  0.0020        | 
|                                           |                | 
| slack                                     |  0.1180        | 
--------------------------------------------------------------


 Timing Path to fb/mult/out_reg[21]/D 
  
 Path Start Point : regB/out_reg[21] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode') 
 Path End Point   : fb/mult/out_reg[21] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode') 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell    Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                 Fall  1.5000 1.5000 0.0000 0.236327 5.81013  6.04646           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c22/A BUF_X8  Fall  1.5000 0.0000 0.0000          5.81013                                     F             | 
|    CTS_L1_tid1__c1_tid1__c22/Z BUF_X8  Fall  1.5190 0.0190 0.0050 0.466553 5.70005  6.16661           1       100      F    K        | 
|    regB/clk__CTS_1_PP_3                Fall  1.5190 0.0000                                                                           | 
|    regB/CTS_L2_c_tid1_7/A      INV_X4  Fall  1.5190 0.0000 0.0050          5.70005                                     F             | 
|    regB/CTS_L2_c_tid1_7/ZN     INV_X4  Rise  1.5330 0.0140 0.0100 1.36873  10.8     12.1687           1       100      F    K        | 
|    regB/CTS_L3_c_tid1_6/A      INV_X8  Rise  1.5340 0.0010 0.0100          11.8107                                     F             | 
|    regB/CTS_L3_c_tid1_6/ZN     INV_X8  Fall  1.5470 0.0130 0.0090 8.76345  43.2     51.9635           4       100      F    K        | 
|    regB/CTS_L4_c_tid1_4/A      INV_X8  Fall  1.5500 0.0030 0.0100          10.8                                        F             | 
|    regB/CTS_L4_c_tid1_4/ZN     INV_X8  Rise  1.5740 0.0240 0.0170 13.8539  33.4011  47.2551           39      100      F    K        | 
| Data Path:                                                                                                                           | 
|    regB/out_reg[21]/CK         DFF_X1  Rise  1.5770 0.0030 0.0170          0.949653                                    F             | 
|    regB/out_reg[21]/Q          DFF_X1  Rise  1.6720 0.0950 0.0110 0.728239 2.38962  3.11786           2       100      F             | 
|    regB/out[21]                        Rise  1.6720 0.0000                                                                           | 
|    fb/b[21]                            Rise  1.6720 0.0000                                                                           | 
|    fb/mult/in2[21]                     Rise  1.6720 0.0000                                                                           | 
|    fb/mult/i_0_0_84/B          MUX2_X1 Rise  1.6720 0.0000 0.0110          0.944775                                                  | 
|    fb/mult/i_0_0_84/Z          MUX2_X1 Rise  1.7080 0.0360 0.0090 0.53288  1.06234  1.59522           1       100                    | 
|    fb/mult/out_reg[21]/D       DFF_X1  Rise  1.7080 0.0000 0.0090          1.14029                                     F             | 
----------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to fb/mult/out_reg[21]/CK 


---------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell   Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                Fall  1.5000 1.5000 0.0000 0.236327 6.58518  6.82151           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c22/A BUF_X8 Fall  1.5000 0.0000 0.0000          5.81013                                     F             | 
|    CTS_L1_tid1__c1_tid1__c22/Z BUF_X8 Fall  1.5190 0.0190 0.0050 0.466553 6.25843  6.72498           1       100      F    K        | 
|    regB/clk__CTS_1_PP_3               Fall  1.5190 0.0000                                                                           | 
|    regB/CTS_L2_c_tid1_7/A      INV_X4 Fall  1.5190 0.0000 0.0050          5.70005                                     F             | 
|    regB/CTS_L2_c_tid1_7/ZN     INV_X4 Rise  1.5340 0.0150 0.0110 1.36873  11.8107  13.1794           1       100      F    K        | 
|    regB/CTS_L3_c_tid1_6/A      INV_X8 Rise  1.5350 0.0010 0.0110          11.8107                                     F             | 
|    regB/CTS_L3_c_tid1_6/ZN     INV_X8 Fall  1.5490 0.0140 0.0100 8.76346  47.2426  56.0061           4       100      F    K        | 
|    regB/CTS_L4_c_tid1_4/A      INV_X8 Fall  1.5520 0.0030 0.0110          10.8                                        F             | 
|    regB/CTS_L4_c_tid1_4/ZN     INV_X8 Rise  1.5770 0.0250 0.0190 13.8539  37.0365  50.8904           39      100      F    K        | 
|    regB/clk__CTS_1_PP_0               Rise  1.5770 0.0000                                                                           | 
|    fb/clk__CTS_1_PP_0                 Rise  1.5770 0.0000                                                                           | 
|    fb/mult/clk__CTS_1_PP_0            Rise  1.5770 0.0000                                                                           | 
|    fb/mult/out_reg[21]/CK      DFF_X1 Rise  1.5800 0.0030 0.0180          0.949653                                    F             | 
---------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (fall edge) |  1.5000 1.5000 | 
| target clock cycle shift                  |  0.0000 1.5000 | 
| target clock propagated network latency   |  0.0800 1.5800 | 
| library hold check                        |  0.0110 1.5910 | 
| data required time                        |  1.5910        | 
|                                           |                | 
| data arrival time                         |  1.7080        | 
| data required time                        | -1.5910        | 
| pessimism                                 |  0.0020        | 
|                                           |                | 
| slack                                     |  0.1190        | 
--------------------------------------------------------------


 Timing Path to fb/mult/out_reg[11]/D 
  
 Path Start Point : fb/mult/out_reg[12] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode') 
 Path End Point   : fb/mult/out_reg[11] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode') 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell    Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                 Fall  1.5000 1.5000 0.0000 0.236327 5.81013  6.04646           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c22/A BUF_X8  Fall  1.5000 0.0000 0.0000          5.81013                                     F             | 
|    CTS_L1_tid1__c1_tid1__c22/Z BUF_X8  Fall  1.5190 0.0190 0.0050 0.466553 5.70005  6.16661           1       100      F    K        | 
|    regB/clk__CTS_1_PP_3                Fall  1.5190 0.0000                                                                           | 
|    regB/CTS_L2_c_tid1_7/A      INV_X4  Fall  1.5190 0.0000 0.0050          5.70005                                     F             | 
|    regB/CTS_L2_c_tid1_7/ZN     INV_X4  Rise  1.5330 0.0140 0.0100 1.36873  10.8     12.1687           1       100      F    K        | 
|    regB/CTS_L3_c_tid1_6/A      INV_X8  Rise  1.5340 0.0010 0.0100          11.8107                                     F             | 
|    regB/CTS_L3_c_tid1_6/ZN     INV_X8  Fall  1.5470 0.0130 0.0090 8.76345  43.2     51.9635           4       100      F    K        | 
|    regB/CTS_L4_c_tid1_5/A      INV_X8  Fall  1.5520 0.0050 0.0110          10.8                                        F             | 
|    regB/CTS_L4_c_tid1_5/ZN     INV_X8  Rise  1.5760 0.0240 0.0180 14.8305  33.4011  48.2316           39      100      F    K        | 
|    regB/clk__CTS_1_PP_1                Rise  1.5760 0.0000                                                                           | 
|    fb/clk__CTS_1_PP_1                  Rise  1.5760 0.0000                                                                           | 
|    fb/mult/clk__CTS_1_PP_1             Rise  1.5760 0.0000                                                                           | 
| Data Path:                                                                                                                           | 
|    fb/mult/out_reg[12]/CK      DFF_X1  Rise  1.5790 0.0030 0.0180          0.949653                                    F             | 
|    fb/mult/out_reg[12]/Q       DFF_X1  Rise  1.6750 0.0960 0.0110 0.733529 2.46127  3.1948            2       100      F             | 
|    fb/mult/i_0_0_74/A          MUX2_X1 Rise  1.6750 0.0000 0.0110          0.94642                                                   | 
|    fb/mult/i_0_0_74/Z          MUX2_X1 Rise  1.7110 0.0360 0.0090 0.542495 1.06234  1.60484           1       100                    | 
|    fb/mult/out_reg[11]/D       DFF_X1  Rise  1.7110 0.0000 0.0090          1.14029                                     F             | 
----------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to fb/mult/out_reg[11]/CK 


---------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell   Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                Fall  1.5000 1.5000 0.0000 0.236327 6.58518  6.82151           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c22/A BUF_X8 Fall  1.5000 0.0000 0.0000          5.81013                                     F             | 
|    CTS_L1_tid1__c1_tid1__c22/Z BUF_X8 Fall  1.5190 0.0190 0.0050 0.466553 6.25843  6.72498           1       100      F    K        | 
|    regB/clk__CTS_1_PP_3               Fall  1.5190 0.0000                                                                           | 
|    regB/CTS_L2_c_tid1_7/A      INV_X4 Fall  1.5190 0.0000 0.0050          5.70005                                     F             | 
|    regB/CTS_L2_c_tid1_7/ZN     INV_X4 Rise  1.5340 0.0150 0.0110 1.36873  11.8107  13.1794           1       100      F    K        | 
|    regB/CTS_L3_c_tid1_6/A      INV_X8 Rise  1.5350 0.0010 0.0110          11.8107                                     F             | 
|    regB/CTS_L3_c_tid1_6/ZN     INV_X8 Fall  1.5490 0.0140 0.0100 8.76346  47.2426  56.0061           4       100      F    K        | 
|    regB/CTS_L4_c_tid1_5/A      INV_X8 Fall  1.5550 0.0060 0.0120          10.8                                        F             | 
|    regB/CTS_L4_c_tid1_5/ZN     INV_X8 Rise  1.5810 0.0260 0.0190 14.8304  37.0365  51.8669           39      100      F    K        | 
|    regB/clk__CTS_1_PP_1               Rise  1.5810 0.0000                                                                           | 
|    fb/clk__CTS_1_PP_1                 Rise  1.5810 0.0000                                                                           | 
|    fb/mult/clk__CTS_1_PP_1            Rise  1.5810 0.0000                                                                           | 
|    fb/mult/out_reg[11]/CK      DFF_X1 Rise  1.5820 0.0010 0.0190          0.949653                                    F             | 
---------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (fall edge) |  1.5000 1.5000 | 
| target clock cycle shift                  |  0.0000 1.5000 | 
| target clock propagated network latency   |  0.0820 1.5820 | 
| library hold check                        |  0.0120 1.5940 | 
| data required time                        |  1.5940        | 
|                                           |                | 
| data arrival time                         |  1.7110        | 
| data required time                        | -1.5940        | 
| pessimism                                 |  0.0020        | 
|                                           |                | 
| slack                                     |  0.1190        | 
--------------------------------------------------------------


 Timing Path to fb/mult/m_reg[13]/D 
  
 Path Start Point : regA/out_reg[13] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode') 
 Path End Point   : fb/mult/m_reg[13] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode') 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell    Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                 Fall  1.5000 1.5000 0.0000 0.236327 5.81013  6.04646           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c22/A BUF_X8  Fall  1.5000 0.0000 0.0000          5.81013                                     F             | 
|    CTS_L1_tid1__c1_tid1__c22/Z BUF_X8  Fall  1.5190 0.0190 0.0050 0.466553 5.70005  6.16661           1       100      F    K        | 
|    regB/clk__CTS_1_PP_3                Fall  1.5190 0.0000                                                                           | 
|    regB/CTS_L2_c_tid1_7/A      INV_X4  Fall  1.5190 0.0000 0.0050          5.70005                                     F             | 
|    regB/CTS_L2_c_tid1_7/ZN     INV_X4  Rise  1.5330 0.0140 0.0100 1.36873  10.8     12.1687           1       100      F    K        | 
|    regB/CTS_L3_c_tid1_6/A      INV_X8  Rise  1.5340 0.0010 0.0100          11.8107                                     F             | 
|    regB/CTS_L3_c_tid1_6/ZN     INV_X8  Fall  1.5470 0.0130 0.0090 8.76345  43.2     51.9635           4       100      F    K        | 
|    regB/clk__CTS_1_PP_2                Fall  1.5470 0.0000                                                                           | 
|    fb/clk__CTS_1_PP_4                  Fall  1.5470 0.0000                                                                           | 
|    fb/mult/clk__CTS_1_PP_4             Fall  1.5470 0.0000                                                                           | 
|    fb/mult/CTS_L4_c_tid1_20/A  INV_X8  Fall  1.5490 0.0020 0.0090          10.8                                        F             | 
|    fb/mult/CTS_L4_c_tid1_20/ZN INV_X8  Rise  1.5790 0.0300 0.0250 24.9964  47.1042  72.1006           55      100      F    K        | 
|    fb/mult/clk__CTS_1_PP_3             Rise  1.5790 0.0000                                                                           | 
|    fb/clk__CTS_1_PP_3                  Rise  1.5790 0.0000                                                                           | 
|    regA/clk__CTS_1_PP_3                Rise  1.5790 0.0000                                                                           | 
| Data Path:                                                                                                                           | 
|    regA/out_reg[13]/CK         DFF_X1  Rise  1.5800 0.0010 0.0250          0.949653                                    F             | 
|    regA/out_reg[13]/Q          DFF_X1  Rise  1.6780 0.0980 0.0120 1.07554  2.34631  3.42185           2       100      F             | 
|    regA/out[13]                        Rise  1.6780 0.0000                                                                           | 
|    fb/a[13]                            Rise  1.6780 0.0000                                                                           | 
|    fb/mult/in1[13]                     Rise  1.6780 0.0000                                                                           | 
|    fb/mult/i_0_0_114/B         MUX2_X1 Rise  1.6780 0.0000 0.0120          0.944775                                                  | 
|    fb/mult/i_0_0_114/Z         MUX2_X1 Rise  1.7140 0.0360 0.0090 0.507957 1.06234  1.5703            1       100                    | 
|    fb/mult/m_reg[13]/D         DFF_X1  Rise  1.7140 0.0000 0.0090          1.14029                                     F             | 
----------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to fb/mult/m_reg[13]/CK 


---------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell   Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                Fall  1.5000 1.5000 0.0000 0.236327 6.58518  6.82151           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c22/A BUF_X8 Fall  1.5000 0.0000 0.0000          5.81013                                     F             | 
|    CTS_L1_tid1__c1_tid1__c22/Z BUF_X8 Fall  1.5190 0.0190 0.0050 0.466553 6.25843  6.72498           1       100      F    K        | 
|    regB/clk__CTS_1_PP_3               Fall  1.5190 0.0000                                                                           | 
|    regB/CTS_L2_c_tid1_7/A      INV_X4 Fall  1.5190 0.0000 0.0050          5.70005                                     F             | 
|    regB/CTS_L2_c_tid1_7/ZN     INV_X4 Rise  1.5340 0.0150 0.0110 1.36873  11.8107  13.1794           1       100      F    K        | 
|    regB/CTS_L3_c_tid1_6/A      INV_X8 Rise  1.5350 0.0010 0.0110          11.8107                                     F             | 
|    regB/CTS_L3_c_tid1_6/ZN     INV_X8 Fall  1.5490 0.0140 0.0100 8.76346  47.2426  56.0061           4       100      F    K        | 
|    regB/clk__CTS_1_PP_2               Fall  1.5490 0.0000                                                                           | 
|    fb/clk__CTS_1_PP_4                 Fall  1.5490 0.0000                                                                           | 
|    fb/mult/clk__CTS_1_PP_4            Fall  1.5490 0.0000                                                                           | 
|    fb/mult/CTS_L4_c_tid1_20/A  INV_X8 Fall  1.5510 0.0020 0.0100          10.8                                        F             | 
|    fb/mult/CTS_L4_c_tid1_20/ZN INV_X8 Rise  1.5830 0.0320 0.0270 24.9964  52.2309  77.2274           55      100      F    K        | 
|    fb/mult/m_reg[13]/CK        DFF_X1 Rise  1.5840 0.0010 0.0270          0.949653                                    F             | 
---------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (fall edge) |  1.5000 1.5000 | 
| target clock cycle shift                  |  0.0000 1.5000 | 
| target clock propagated network latency   |  0.0840 1.5840 | 
| library hold check                        |  0.0130 1.5970 | 
| data required time                        |  1.5970        | 
|                                           |                | 
| data arrival time                         |  1.7140        | 
| data required time                        | -1.5970        | 
| pessimism                                 |  0.0020        | 
|                                           |                | 
| slack                                     |  0.1190        | 
--------------------------------------------------------------


 Timing Path to fb/mult/m_reg[14]/D 
  
 Path Start Point : regA/out_reg[14] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode') 
 Path End Point   : fb/mult/m_reg[14] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode') 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell    Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                 Fall  1.5000 1.5000 0.0000 0.236327 5.81013  6.04646           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c22/A BUF_X8  Fall  1.5000 0.0000 0.0000          5.81013                                     F             | 
|    CTS_L1_tid1__c1_tid1__c22/Z BUF_X8  Fall  1.5190 0.0190 0.0050 0.466553 5.70005  6.16661           1       100      F    K        | 
|    regB/clk__CTS_1_PP_3                Fall  1.5190 0.0000                                                                           | 
|    regB/CTS_L2_c_tid1_7/A      INV_X4  Fall  1.5190 0.0000 0.0050          5.70005                                     F             | 
|    regB/CTS_L2_c_tid1_7/ZN     INV_X4  Rise  1.5330 0.0140 0.0100 1.36873  10.8     12.1687           1       100      F    K        | 
|    regB/CTS_L3_c_tid1_6/A      INV_X8  Rise  1.5340 0.0010 0.0100          11.8107                                     F             | 
|    regB/CTS_L3_c_tid1_6/ZN     INV_X8  Fall  1.5470 0.0130 0.0090 8.76345  43.2     51.9635           4       100      F    K        | 
|    regB/clk__CTS_1_PP_2                Fall  1.5470 0.0000                                                                           | 
|    fb/clk__CTS_1_PP_4                  Fall  1.5470 0.0000                                                                           | 
|    fb/mult/clk__CTS_1_PP_4             Fall  1.5470 0.0000                                                                           | 
|    fb/mult/CTS_L4_c_tid1_20/A  INV_X8  Fall  1.5490 0.0020 0.0090          10.8                                        F             | 
|    fb/mult/CTS_L4_c_tid1_20/ZN INV_X8  Rise  1.5790 0.0300 0.0250 24.9964  47.1042  72.1006           55      100      F    K        | 
|    fb/mult/clk__CTS_1_PP_3             Rise  1.5790 0.0000                                                                           | 
|    fb/clk__CTS_1_PP_3                  Rise  1.5790 0.0000                                                                           | 
|    regA/clk__CTS_1_PP_3                Rise  1.5790 0.0000                                                                           | 
| Data Path:                                                                                                                           | 
|    regA/out_reg[14]/CK         DFF_X1  Rise  1.5800 0.0010 0.0250          0.949653                                    F             | 
|    regA/out_reg[14]/Q          DFF_X1  Rise  1.6790 0.0990 0.0120 1.57067  2.2432   3.81386           2       100      F             | 
|    regA/out[14]                        Rise  1.6790 0.0000                                                                           | 
|    fb/a[14]                            Rise  1.6790 0.0000                                                                           | 
|    fb/mult/in1[14]                     Rise  1.6790 0.0000                                                                           | 
|    fb/mult/i_0_0_115/B         MUX2_X1 Rise  1.6790 0.0000 0.0120          0.944775                                                  | 
|    fb/mult/i_0_0_115/Z         MUX2_X1 Rise  1.7140 0.0350 0.0080 0.351855 1.06234  1.4142            1       100                    | 
|    fb/mult/m_reg[14]/D         DFF_X1  Rise  1.7140 0.0000 0.0080          1.14029                                     F             | 
----------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to fb/mult/m_reg[14]/CK 


---------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell   Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                Fall  1.5000 1.5000 0.0000 0.236327 6.58518  6.82151           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c22/A BUF_X8 Fall  1.5000 0.0000 0.0000          5.81013                                     F             | 
|    CTS_L1_tid1__c1_tid1__c22/Z BUF_X8 Fall  1.5190 0.0190 0.0050 0.466553 6.25843  6.72498           1       100      F    K        | 
|    regB/clk__CTS_1_PP_3               Fall  1.5190 0.0000                                                                           | 
|    regB/CTS_L2_c_tid1_7/A      INV_X4 Fall  1.5190 0.0000 0.0050          5.70005                                     F             | 
|    regB/CTS_L2_c_tid1_7/ZN     INV_X4 Rise  1.5340 0.0150 0.0110 1.36873  11.8107  13.1794           1       100      F    K        | 
|    regB/CTS_L3_c_tid1_6/A      INV_X8 Rise  1.5350 0.0010 0.0110          11.8107                                     F             | 
|    regB/CTS_L3_c_tid1_6/ZN     INV_X8 Fall  1.5490 0.0140 0.0100 8.76346  47.2426  56.0061           4       100      F    K        | 
|    regB/clk__CTS_1_PP_2               Fall  1.5490 0.0000                                                                           | 
|    fb/clk__CTS_1_PP_4                 Fall  1.5490 0.0000                                                                           | 
|    fb/mult/clk__CTS_1_PP_4            Fall  1.5490 0.0000                                                                           | 
|    fb/mult/CTS_L4_c_tid1_20/A  INV_X8 Fall  1.5510 0.0020 0.0100          10.8                                        F             | 
|    fb/mult/CTS_L4_c_tid1_20/ZN INV_X8 Rise  1.5830 0.0320 0.0270 24.9964  52.2309  77.2274           55      100      F    K        | 
|    fb/mult/m_reg[14]/CK        DFF_X1 Rise  1.5840 0.0010 0.0270          0.949653                                    F             | 
---------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (fall edge) |  1.5000 1.5000 | 
| target clock cycle shift                  |  0.0000 1.5000 | 
| target clock propagated network latency   |  0.0840 1.5840 | 
| library hold check                        |  0.0130 1.5970 | 
| data required time                        |  1.5970        | 
|                                           |                | 
| data arrival time                         |  1.7140        | 
| data required time                        | -1.5970        | 
| pessimism                                 |  0.0020        | 
|                                           |                | 
| slack                                     |  0.1190        | 
--------------------------------------------------------------


 Timing Path to fb/mult/m_reg[5]/D 
  
 Path Start Point : regA/out_reg[5] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode') 
 Path End Point   : fb/mult/m_reg[5] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode') 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-----------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell    Edge Arrival Delay   Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                 Fall  1.5000  1.5000 0.0000             0.236327 5.81013  6.04646           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c22/A BUF_X8  Fall  1.5000  0.0000 0.0000                      5.81013                                     F             | 
|    CTS_L1_tid1__c1_tid1__c22/Z BUF_X8  Fall  1.5190  0.0190 0.0050             0.466553 5.70005  6.16661           1       100      F    K        | 
|    regB/clk__CTS_1_PP_3                Fall  1.5190  0.0000                                                                                       | 
|    regB/CTS_L2_c_tid1_7/A      INV_X4  Fall  1.5190  0.0000 0.0050                      5.70005                                     F             | 
|    regB/CTS_L2_c_tid1_7/ZN     INV_X4  Rise  1.5330  0.0140 0.0100             1.36873  10.8     12.1687           1       100      F    K        | 
|    regB/CTS_L3_c_tid1_6/A      INV_X8  Rise  1.5340  0.0010 0.0100                      11.8107                                     F             | 
|    regB/CTS_L3_c_tid1_6/ZN     INV_X8  Fall  1.5470  0.0130 0.0090             8.76345  43.2     51.9635           4       100      F    K        | 
|    regB/clk__CTS_1_PP_2                Fall  1.5470  0.0000                                                                                       | 
|    fb/clk__CTS_1_PP_4                  Fall  1.5470  0.0000                                                                                       | 
|    fb/mult/clk__CTS_1_PP_4             Fall  1.5470  0.0000                                                                                       | 
|    fb/mult/CTS_L4_c_tid1_20/A  INV_X8  Fall  1.5490  0.0020 0.0090                      10.8                                        F             | 
|    fb/mult/CTS_L4_c_tid1_20/ZN INV_X8  Rise  1.5790  0.0300 0.0250             24.9964  47.1042  72.1006           55      100      F    K        | 
|    fb/mult/clk__CTS_1_PP_3             Rise  1.5790  0.0000                                                                                       | 
|    fb/clk__CTS_1_PP_3                  Rise  1.5790  0.0000                                                                                       | 
|    regA/clk__CTS_1_PP_3                Rise  1.5790  0.0000                                                                                       | 
| Data Path:                                                                                                                                        | 
|    regA/out_reg[5]/CK          DFF_X1  Rise  1.5810  0.0020 0.0250                      0.949653                                    F             | 
|    regA/out_reg[5]/Q           DFF_X1  Rise  1.6810  0.1000 0.0130             1.93479  2.34631  4.2811            2       100      F             | 
|    regA/out[5]                         Rise  1.6810  0.0000                                                                                       | 
|    fb/a[5]                             Rise  1.6810  0.0000                                                                                       | 
|    fb/mult/in1[5]                      Rise  1.6810  0.0000                                                                                       | 
|    fb/mult/i_0_0_106/B         MUX2_X1 Rise  1.6790 -0.0020 0.0130    -0.0020           0.944775                                                  | 
|    fb/mult/i_0_0_106/Z         MUX2_X1 Rise  1.7150  0.0360 0.0080             0.330534 1.06234  1.39288           1       100                    | 
|    fb/mult/m_reg[5]/D          DFF_X1  Rise  1.7150  0.0000 0.0080                      1.14029                                     F             | 
-----------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to fb/mult/m_reg[5]/CK 


---------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell   Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                Fall  1.5000 1.5000 0.0000 0.236327 6.58518  6.82151           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c22/A BUF_X8 Fall  1.5000 0.0000 0.0000          5.81013                                     F             | 
|    CTS_L1_tid1__c1_tid1__c22/Z BUF_X8 Fall  1.5190 0.0190 0.0050 0.466553 6.25843  6.72498           1       100      F    K        | 
|    regB/clk__CTS_1_PP_3               Fall  1.5190 0.0000                                                                           | 
|    regB/CTS_L2_c_tid1_7/A      INV_X4 Fall  1.5190 0.0000 0.0050          5.70005                                     F             | 
|    regB/CTS_L2_c_tid1_7/ZN     INV_X4 Rise  1.5340 0.0150 0.0110 1.36873  11.8107  13.1794           1       100      F    K        | 
|    regB/CTS_L3_c_tid1_6/A      INV_X8 Rise  1.5350 0.0010 0.0110          11.8107                                     F             | 
|    regB/CTS_L3_c_tid1_6/ZN     INV_X8 Fall  1.5490 0.0140 0.0100 8.76346  47.2426  56.0061           4       100      F    K        | 
|    regB/clk__CTS_1_PP_2               Fall  1.5490 0.0000                                                                           | 
|    fb/clk__CTS_1_PP_4                 Fall  1.5490 0.0000                                                                           | 
|    fb/mult/clk__CTS_1_PP_4            Fall  1.5490 0.0000                                                                           | 
|    fb/mult/CTS_L4_c_tid1_20/A  INV_X8 Fall  1.5510 0.0020 0.0100          10.8                                        F             | 
|    fb/mult/CTS_L4_c_tid1_20/ZN INV_X8 Rise  1.5830 0.0320 0.0270 24.9964  52.2309  77.2274           55      100      F    K        | 
|    fb/mult/m_reg[5]/CK         DFF_X1 Rise  1.5850 0.0020 0.0270          0.949653                                    F             | 
---------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (fall edge) |  1.5000 1.5000 | 
| target clock cycle shift                  |  0.0000 1.5000 | 
| target clock propagated network latency   |  0.0850 1.5850 | 
| library hold check                        |  0.0130 1.5980 | 
| data required time                        |  1.5980        | 
|                                           |                | 
| data arrival time                         |  1.7150        | 
| data required time                        | -1.5980        | 
| pessimism                                 |  0.0020        | 
|                                           |                | 
| slack                                     |  0.1190        | 
--------------------------------------------------------------


 Timing Path to fb/mult/q0_reg/D 
  
 Path Start Point : fb/mult/out_reg[0] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode') 
 Path End Point   : fb/mult/q0_reg (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode') 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell    Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                 Fall  1.5000 1.5000 0.0000 0.236327 5.81013  6.04646           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c22/A BUF_X8  Fall  1.5000 0.0000 0.0000          5.81013                                     F             | 
|    CTS_L1_tid1__c1_tid1__c22/Z BUF_X8  Fall  1.5190 0.0190 0.0050 0.466553 5.70005  6.16661           1       100      F    K        | 
|    regB/clk__CTS_1_PP_3                Fall  1.5190 0.0000                                                                           | 
|    regB/CTS_L2_c_tid1_7/A      INV_X4  Fall  1.5190 0.0000 0.0050          5.70005                                     F             | 
|    regB/CTS_L2_c_tid1_7/ZN     INV_X4  Rise  1.5330 0.0140 0.0100 1.36873  10.8     12.1687           1       100      F    K        | 
|    regB/CTS_L3_c_tid1_6/A      INV_X8  Rise  1.5340 0.0010 0.0100          11.8107                                     F             | 
|    regB/CTS_L3_c_tid1_6/ZN     INV_X8  Fall  1.5470 0.0130 0.0090 8.76345  43.2     51.9635           4       100      F    K        | 
|    regB/CTS_L4_c_tid1_5/A      INV_X8  Fall  1.5520 0.0050 0.0110          10.8                                        F             | 
|    regB/CTS_L4_c_tid1_5/ZN     INV_X8  Rise  1.5760 0.0240 0.0180 14.8305  33.4011  48.2316           39      100      F    K        | 
|    regB/clk__CTS_1_PP_1                Rise  1.5760 0.0000                                                                           | 
|    fb/clk__CTS_1_PP_1                  Rise  1.5760 0.0000                                                                           | 
|    fb/mult/clk__CTS_1_PP_1             Rise  1.5760 0.0000                                                                           | 
| Data Path:                                                                                                                           | 
|    fb/mult/out_reg[0]/CK       DFF_X1  Rise  1.5770 0.0010 0.0180          0.949653                                    F             | 
|    fb/mult/out_reg[0]/Q        DFF_X1  Fall  1.6690 0.0920 0.0100 0.649904 4.65631  5.30621           3       100      F             | 
|    fb/mult/i_0_0_127/A         INV_X1  Fall  1.6690 0.0000 0.0100          1.54936                                                   | 
|    fb/mult/i_0_0_127/ZN        INV_X1  Rise  1.6930 0.0240 0.0160 1.07894  4.93945  6.01839           3       100                    | 
|    fb/mult/i_0_0_98/A1         NOR2_X1 Rise  1.6930 0.0000 0.0160          1.71447                                                   | 
|    fb/mult/i_0_0_98/ZN         NOR2_X1 Fall  1.7020 0.0090 0.0040 0.335776 1.06234  1.39812           1       100                    | 
|    fb/mult/q0_reg/D            DFF_X1  Fall  1.7020 0.0000 0.0040          1.06234                                     F             | 
----------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to fb/mult/q0_reg/CK 


---------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell   Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                Fall  1.5000 1.5000 0.0000 0.236327 6.58518  6.82151           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c22/A BUF_X8 Fall  1.5000 0.0000 0.0000          5.81013                                     F             | 
|    CTS_L1_tid1__c1_tid1__c22/Z BUF_X8 Fall  1.5190 0.0190 0.0050 0.466553 6.25843  6.72498           1       100      F    K        | 
|    regB/clk__CTS_1_PP_3               Fall  1.5190 0.0000                                                                           | 
|    regB/CTS_L2_c_tid1_7/A      INV_X4 Fall  1.5190 0.0000 0.0050          5.70005                                     F             | 
|    regB/CTS_L2_c_tid1_7/ZN     INV_X4 Rise  1.5340 0.0150 0.0110 1.36873  11.8107  13.1794           1       100      F    K        | 
|    regB/CTS_L3_c_tid1_6/A      INV_X8 Rise  1.5350 0.0010 0.0110          11.8107                                     F             | 
|    regB/CTS_L3_c_tid1_6/ZN     INV_X8 Fall  1.5490 0.0140 0.0100 8.76346  47.2426  56.0061           4       100      F    K        | 
|    regB/CTS_L4_c_tid1_4/A      INV_X8 Fall  1.5520 0.0030 0.0110          10.8                                        F             | 
|    regB/CTS_L4_c_tid1_4/ZN     INV_X8 Rise  1.5770 0.0250 0.0190 13.8539  37.0365  50.8904           39      100      F    K        | 
|    regB/clk__CTS_1_PP_0               Rise  1.5770 0.0000                                                                           | 
|    fb/clk__CTS_1_PP_0                 Rise  1.5770 0.0000                                                                           | 
|    fb/mult/clk__CTS_1_PP_0            Rise  1.5770 0.0000                                                                           | 
|    fb/mult/q0_reg/CK           DFF_X1 Rise  1.5790 0.0020 0.0180          0.949653                                    F             | 
---------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (fall edge) |  1.5000 1.5000 | 
| target clock cycle shift                  |  0.0000 1.5000 | 
| target clock propagated network latency   |  0.0790 1.5790 | 
| library hold check                        |  0.0050 1.5840 | 
| data required time                        |  1.5840        | 
|                                           |                | 
| data arrival time                         |  1.7020        | 
| data required time                        | -1.5840        | 
| pessimism                                 |  0.0020        | 
|                                           |                | 
| slack                                     |  0.1200        | 
--------------------------------------------------------------


 Timing Path to fb/mult/m_reg[8]/D 
  
 Path Start Point : regA/out_reg[8] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode') 
 Path End Point   : fb/mult/m_reg[8] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode') 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell    Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                 Fall  1.5000 1.5000 0.0000 0.236327 5.81013  6.04646           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c22/A BUF_X8  Fall  1.5000 0.0000 0.0000          5.81013                                     F             | 
|    CTS_L1_tid1__c1_tid1__c22/Z BUF_X8  Fall  1.5190 0.0190 0.0050 0.466553 5.70005  6.16661           1       100      F    K        | 
|    regB/clk__CTS_1_PP_3                Fall  1.5190 0.0000                                                                           | 
|    regB/CTS_L2_c_tid1_7/A      INV_X4  Fall  1.5190 0.0000 0.0050          5.70005                                     F             | 
|    regB/CTS_L2_c_tid1_7/ZN     INV_X4  Rise  1.5330 0.0140 0.0100 1.36873  10.8     12.1687           1       100      F    K        | 
|    regB/CTS_L3_c_tid1_6/A      INV_X8  Rise  1.5340 0.0010 0.0100          11.8107                                     F             | 
|    regB/CTS_L3_c_tid1_6/ZN     INV_X8  Fall  1.5470 0.0130 0.0090 8.76345  43.2     51.9635           4       100      F    K        | 
|    regB/clk__CTS_1_PP_2                Fall  1.5470 0.0000                                                                           | 
|    fb/clk__CTS_1_PP_4                  Fall  1.5470 0.0000                                                                           | 
|    fb/mult/clk__CTS_1_PP_4             Fall  1.5470 0.0000                                                                           | 
|    fb/mult/CTS_L4_c_tid1_20/A  INV_X8  Fall  1.5490 0.0020 0.0090          10.8                                        F             | 
|    fb/mult/CTS_L4_c_tid1_20/ZN INV_X8  Rise  1.5790 0.0300 0.0250 24.9964  47.1042  72.1006           55      100      F    K        | 
|    fb/mult/clk__CTS_1_PP_3             Rise  1.5790 0.0000                                                                           | 
|    fb/clk__CTS_1_PP_3                  Rise  1.5790 0.0000                                                                           | 
|    regA/clk__CTS_1_PP_3                Rise  1.5790 0.0000                                                                           | 
| Data Path:                                                                                                                           | 
|    regA/out_reg[8]/CK          DFF_X1  Rise  1.5800 0.0010 0.0250          0.949653                                    F             | 
|    regA/out_reg[8]/Q           DFF_X1  Rise  1.6800 0.1000 0.0140 1.91802  2.45393  4.37196           2       100      F             | 
|    regA/out[8]                         Rise  1.6800 0.0000                                                                           | 
|    fb/a[8]                             Rise  1.6800 0.0000                                                                           | 
|    fb/mult/in1[8]                      Rise  1.6800 0.0000                                                                           | 
|    fb/mult/i_0_0_109/B         MUX2_X1 Rise  1.6800 0.0000 0.0140          0.944775                                                  | 
|    fb/mult/i_0_0_109/Z         MUX2_X1 Rise  1.7160 0.0360 0.0080 0.330054 1.06234  1.3924            1       100                    | 
|    fb/mult/m_reg[8]/D          DFF_X1  Rise  1.7160 0.0000 0.0080          1.14029                                     F             | 
----------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to fb/mult/m_reg[8]/CK 


---------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell   Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                Fall  1.5000 1.5000 0.0000 0.236327 6.58518  6.82151           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c22/A BUF_X8 Fall  1.5000 0.0000 0.0000          5.81013                                     F             | 
|    CTS_L1_tid1__c1_tid1__c22/Z BUF_X8 Fall  1.5190 0.0190 0.0050 0.466553 6.25843  6.72498           1       100      F    K        | 
|    regB/clk__CTS_1_PP_3               Fall  1.5190 0.0000                                                                           | 
|    regB/CTS_L2_c_tid1_7/A      INV_X4 Fall  1.5190 0.0000 0.0050          5.70005                                     F             | 
|    regB/CTS_L2_c_tid1_7/ZN     INV_X4 Rise  1.5340 0.0150 0.0110 1.36873  11.8107  13.1794           1       100      F    K        | 
|    regB/CTS_L3_c_tid1_6/A      INV_X8 Rise  1.5350 0.0010 0.0110          11.8107                                     F             | 
|    regB/CTS_L3_c_tid1_6/ZN     INV_X8 Fall  1.5490 0.0140 0.0100 8.76346  47.2426  56.0061           4       100      F    K        | 
|    regB/clk__CTS_1_PP_2               Fall  1.5490 0.0000                                                                           | 
|    fb/clk__CTS_1_PP_4                 Fall  1.5490 0.0000                                                                           | 
|    fb/mult/clk__CTS_1_PP_4            Fall  1.5490 0.0000                                                                           | 
|    fb/mult/CTS_L4_c_tid1_20/A  INV_X8 Fall  1.5510 0.0020 0.0100          10.8                                        F             | 
|    fb/mult/CTS_L4_c_tid1_20/ZN INV_X8 Rise  1.5830 0.0320 0.0270 24.9964  52.2309  77.2274           55      100      F    K        | 
|    fb/mult/m_reg[8]/CK         DFF_X1 Rise  1.5850 0.0020 0.0270          0.949653                                    F             | 
---------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (fall edge) |  1.5000 1.5000 | 
| target clock cycle shift                  |  0.0000 1.5000 | 
| target clock propagated network latency   |  0.0850 1.5850 | 
| library hold check                        |  0.0130 1.5980 | 
| data required time                        |  1.5980        | 
|                                           |                | 
| data arrival time                         |  1.7160        | 
| data required time                        | -1.5980        | 
| pessimism                                 |  0.0020        | 
|                                           |                | 
| slack                                     |  0.1200        | 
--------------------------------------------------------------


 Timing Path to fb/mult/m_reg[16]/D 
  
 Path Start Point : regA/out_reg[16] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode') 
 Path End Point   : fb/mult/m_reg[16] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode') 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-----------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell    Edge Arrival Delay   Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                 Fall  1.5000  1.5000 0.0000             0.236327 5.81013  6.04646           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c22/A BUF_X8  Fall  1.5000  0.0000 0.0000                      5.81013                                     F             | 
|    CTS_L1_tid1__c1_tid1__c22/Z BUF_X8  Fall  1.5190  0.0190 0.0050             0.466553 5.70005  6.16661           1       100      F    K        | 
|    regB/clk__CTS_1_PP_3                Fall  1.5190  0.0000                                                                                       | 
|    regB/CTS_L2_c_tid1_7/A      INV_X4  Fall  1.5190  0.0000 0.0050                      5.70005                                     F             | 
|    regB/CTS_L2_c_tid1_7/ZN     INV_X4  Rise  1.5330  0.0140 0.0100             1.36873  10.8     12.1687           1       100      F    K        | 
|    regB/CTS_L3_c_tid1_6/A      INV_X8  Rise  1.5340  0.0010 0.0100                      11.8107                                     F             | 
|    regB/CTS_L3_c_tid1_6/ZN     INV_X8  Fall  1.5470  0.0130 0.0090             8.76345  43.2     51.9635           4       100      F    K        | 
|    regB/clk__CTS_1_PP_2                Fall  1.5470  0.0000                                                                                       | 
|    fb/clk__CTS_1_PP_4                  Fall  1.5470  0.0000                                                                                       | 
|    fb/mult/clk__CTS_1_PP_4             Fall  1.5470  0.0000                                                                                       | 
|    fb/mult/CTS_L4_c_tid1_20/A  INV_X8  Fall  1.5490  0.0020 0.0090                      10.8                                        F             | 
|    fb/mult/CTS_L4_c_tid1_20/ZN INV_X8  Rise  1.5790  0.0300 0.0250             24.9964  47.1042  72.1006           55      100      F    K        | 
|    fb/mult/clk__CTS_1_PP_3             Rise  1.5790  0.0000                                                                                       | 
|    fb/clk__CTS_1_PP_3                  Rise  1.5790  0.0000                                                                                       | 
|    regA/clk__CTS_1_PP_3                Rise  1.5790  0.0000                                                                                       | 
| Data Path:                                                                                                                                        | 
|    regA/out_reg[16]/CK         DFF_X1  Rise  1.5800  0.0010 0.0250                      0.949653                                    F             | 
|    regA/out_reg[16]/Q          DFF_X1  Rise  1.6820  0.1020 0.0160             2.88441  2.45393  5.33834           2       100      F             | 
|    regA/out[16]                        Rise  1.6820  0.0000                                                                                       | 
|    fb/a[16]                            Rise  1.6820  0.0000                                                                                       | 
|    fb/mult/in1[16]                     Rise  1.6820  0.0000                                                                                       | 
|    fb/mult/i_0_0_117/B         MUX2_X1 Rise  1.6810 -0.0010 0.0160    -0.0010           0.944775                                                  | 
|    fb/mult/i_0_0_117/Z         MUX2_X1 Rise  1.7180  0.0370 0.0090             0.427687 1.06234  1.49003           1       100                    | 
|    fb/mult/m_reg[16]/D         DFF_X1  Rise  1.7180  0.0000 0.0090                      1.14029                                     F             | 
-----------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to fb/mult/m_reg[16]/CK 


---------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell   Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                Fall  1.5000 1.5000 0.0000 0.236327 6.58518  6.82151           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c22/A BUF_X8 Fall  1.5000 0.0000 0.0000          5.81013                                     F             | 
|    CTS_L1_tid1__c1_tid1__c22/Z BUF_X8 Fall  1.5190 0.0190 0.0050 0.466553 6.25843  6.72498           1       100      F    K        | 
|    regB/clk__CTS_1_PP_3               Fall  1.5190 0.0000                                                                           | 
|    regB/CTS_L2_c_tid1_7/A      INV_X4 Fall  1.5190 0.0000 0.0050          5.70005                                     F             | 
|    regB/CTS_L2_c_tid1_7/ZN     INV_X4 Rise  1.5340 0.0150 0.0110 1.36873  11.8107  13.1794           1       100      F    K        | 
|    regB/CTS_L3_c_tid1_6/A      INV_X8 Rise  1.5350 0.0010 0.0110          11.8107                                     F             | 
|    regB/CTS_L3_c_tid1_6/ZN     INV_X8 Fall  1.5490 0.0140 0.0100 8.76346  47.2426  56.0061           4       100      F    K        | 
|    regB/clk__CTS_1_PP_2               Fall  1.5490 0.0000                                                                           | 
|    fb/clk__CTS_1_PP_4                 Fall  1.5490 0.0000                                                                           | 
|    fb/mult/clk__CTS_1_PP_4            Fall  1.5490 0.0000                                                                           | 
|    fb/mult/CTS_L4_c_tid1_20/A  INV_X8 Fall  1.5510 0.0020 0.0100          10.8                                        F             | 
|    fb/mult/CTS_L4_c_tid1_20/ZN INV_X8 Rise  1.5830 0.0320 0.0270 24.9964  52.2309  77.2274           55      100      F    K        | 
|    fb/mult/m_reg[16]/CK        DFF_X1 Rise  1.5860 0.0030 0.0270          0.949653                                    F             | 
---------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (fall edge) |  1.5000 1.5000 | 
| target clock cycle shift                  |  0.0000 1.5000 | 
| target clock propagated network latency   |  0.0860 1.5860 | 
| library hold check                        |  0.0140 1.6000 | 
| data required time                        |  1.6000        | 
|                                           |                | 
| data arrival time                         |  1.7180        | 
| data required time                        | -1.6000        | 
| pessimism                                 |  0.0020        | 
|                                           |                | 
| slack                                     |  0.1200        | 
--------------------------------------------------------------


 Timing Path to fb/mult/a_reg[18]/D 
  
 Path Start Point : fb/mult/a_reg[19] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode') 
 Path End Point   : fb/mult/a_reg[18] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode') 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                   Fall  1.5000 1.5000 0.0000 0.236327 5.81013  6.04646           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c22/A BUF_X8    Fall  1.5000 0.0000 0.0000          5.81013                                     F             | 
|    CTS_L1_tid1__c1_tid1__c22/Z BUF_X8    Fall  1.5190 0.0190 0.0050 0.466553 5.70005  6.16661           1       100      F    K        | 
|    regB/clk__CTS_1_PP_3                  Fall  1.5190 0.0000                                                                           | 
|    regB/CTS_L2_c_tid1_7/A      INV_X4    Fall  1.5190 0.0000 0.0050          5.70005                                     F             | 
|    regB/CTS_L2_c_tid1_7/ZN     INV_X4    Rise  1.5330 0.0140 0.0100 1.36873  10.8     12.1687           1       100      F    K        | 
|    regB/CTS_L3_c_tid1_6/A      INV_X8    Rise  1.5340 0.0010 0.0100          11.8107                                     F             | 
|    regB/CTS_L3_c_tid1_6/ZN     INV_X8    Fall  1.5470 0.0130 0.0090 8.76345  43.2     51.9635           4       100      F    K        | 
|    regB/clk__CTS_1_PP_2                  Fall  1.5470 0.0000                                                                           | 
|    fb/clk__CTS_1_PP_4                    Fall  1.5470 0.0000                                                                           | 
|    fb/mult/clk__CTS_1_PP_4               Fall  1.5470 0.0000                                                                           | 
|    fb/mult/CTS_L4_c_tid1_20/A  INV_X8    Fall  1.5490 0.0020 0.0090          10.8                                        F             | 
|    fb/mult/CTS_L4_c_tid1_20/ZN INV_X8    Rise  1.5790 0.0300 0.0250 24.9964  47.1042  72.1006           55      100      F    K        | 
| Data Path:                                                                                                                             | 
|    fb/mult/a_reg[19]/CK        DFF_X1    Rise  1.5840 0.0050 0.0250          0.949653                                    F             | 
|    fb/mult/a_reg[19]/Q         DFF_X1    Rise  1.6910 0.1070 0.0200 1.21004  6.35167  7.56171           3       100      F             | 
|    fb/mult/i_0_0_37/A1         AOI222_X1 Rise  1.6910 0.0000 0.0200          1.63668                                                   | 
|    fb/mult/i_0_0_37/ZN         AOI222_X1 Fall  1.7090 0.0180 0.0100 0.240337 1.54936  1.7897            1       100                    | 
|    fb/mult/i_0_0_36/A          INV_X1    Fall  1.7090 0.0000 0.0100          1.54936                                                   | 
|    fb/mult/i_0_0_36/ZN         INV_X1    Rise  1.7210 0.0120 0.0070 0.415652 1.06234  1.47799           1       100                    | 
|    fb/mult/a_reg[18]/D         DFF_X1    Rise  1.7210 0.0000 0.0070          1.14029                                     F             | 
------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to fb/mult/a_reg[18]/CK 


---------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell   Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                Fall  1.5000 1.5000 0.0000 0.236327 6.58518  6.82151           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c22/A BUF_X8 Fall  1.5000 0.0000 0.0000          5.81013                                     F             | 
|    CTS_L1_tid1__c1_tid1__c22/Z BUF_X8 Fall  1.5190 0.0190 0.0050 0.466553 6.25843  6.72498           1       100      F    K        | 
|    regB/clk__CTS_1_PP_3               Fall  1.5190 0.0000                                                                           | 
|    regB/CTS_L2_c_tid1_7/A      INV_X4 Fall  1.5190 0.0000 0.0050          5.70005                                     F             | 
|    regB/CTS_L2_c_tid1_7/ZN     INV_X4 Rise  1.5340 0.0150 0.0110 1.36873  11.8107  13.1794           1       100      F    K        | 
|    regB/CTS_L3_c_tid1_6/A      INV_X8 Rise  1.5350 0.0010 0.0110          11.8107                                     F             | 
|    regB/CTS_L3_c_tid1_6/ZN     INV_X8 Fall  1.5490 0.0140 0.0100 8.76346  47.2426  56.0061           4       100      F    K        | 
|    regB/clk__CTS_1_PP_2               Fall  1.5490 0.0000                                                                           | 
|    fb/clk__CTS_1_PP_4                 Fall  1.5490 0.0000                                                                           | 
|    fb/mult/clk__CTS_1_PP_4            Fall  1.5490 0.0000                                                                           | 
|    fb/mult/CTS_L4_c_tid1_20/A  INV_X8 Fall  1.5510 0.0020 0.0100          10.8                                        F             | 
|    fb/mult/CTS_L4_c_tid1_20/ZN INV_X8 Rise  1.5830 0.0320 0.0270 24.9964  52.2309  77.2274           55      100      F    K        | 
|    fb/mult/a_reg[18]/CK        DFF_X1 Rise  1.5890 0.0060 0.0270          0.949653                                    F             | 
---------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (fall edge) |  1.5000 1.5000 | 
| target clock cycle shift                  |  0.0000 1.5000 | 
| target clock propagated network latency   |  0.0890 1.5890 | 
| library hold check                        |  0.0140 1.6030 | 
| data required time                        |  1.6030        | 
|                                           |                | 
| data arrival time                         |  1.7210        | 
| data required time                        | -1.6030        | 
| pessimism                                 |  0.0020        | 
|                                           |                | 
| slack                                     |  0.1200        | 
--------------------------------------------------------------


 Timing Path to fb/mult/a_reg[23]/D 
  
 Path Start Point : fb/mult/a_reg[24] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode') 
 Path End Point   : fb/mult/a_reg[23] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode') 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                   Fall  1.5000 1.5000 0.0000 0.236327 5.81013  6.04646           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c22/A BUF_X8    Fall  1.5000 0.0000 0.0000          5.81013                                     F             | 
|    CTS_L1_tid1__c1_tid1__c22/Z BUF_X8    Fall  1.5190 0.0190 0.0050 0.466553 5.70005  6.16661           1       100      F    K        | 
|    regB/clk__CTS_1_PP_3                  Fall  1.5190 0.0000                                                                           | 
|    regB/CTS_L2_c_tid1_7/A      INV_X4    Fall  1.5190 0.0000 0.0050          5.70005                                     F             | 
|    regB/CTS_L2_c_tid1_7/ZN     INV_X4    Rise  1.5330 0.0140 0.0100 1.36873  10.8     12.1687           1       100      F    K        | 
|    regB/CTS_L3_c_tid1_6/A      INV_X8    Rise  1.5340 0.0010 0.0100          11.8107                                     F             | 
|    regB/CTS_L3_c_tid1_6/ZN     INV_X8    Fall  1.5470 0.0130 0.0090 8.76345  43.2     51.9635           4       100      F    K        | 
|    regB/CTS_L4_c_tid1_5/A      INV_X8    Fall  1.5520 0.0050 0.0110          10.8                                        F             | 
|    regB/CTS_L4_c_tid1_5/ZN     INV_X8    Rise  1.5760 0.0240 0.0180 14.8305  33.4011  48.2316           39      100      F    K        | 
|    regB/clk__CTS_1_PP_1                  Rise  1.5760 0.0000                                                                           | 
|    fb/clk__CTS_1_PP_1                    Rise  1.5760 0.0000                                                                           | 
|    fb/mult/clk__CTS_1_PP_1               Rise  1.5760 0.0000                                                                           | 
| Data Path:                                                                                                                             | 
|    fb/mult/a_reg[24]/CK        DFF_X1    Rise  1.5780 0.0020 0.0180          0.949653                                    F             | 
|    fb/mult/a_reg[24]/Q         DFF_X1    Rise  1.6830 0.1050 0.0200 1.32466  6.35167  7.67633           3       100      F             | 
|    fb/mult/i_0_0_47/A1         AOI222_X1 Rise  1.6830 0.0000 0.0200          1.63668                                                   | 
|    fb/mult/i_0_0_47/ZN         AOI222_X1 Fall  1.7020 0.0190 0.0100 0.474904 1.54936  2.02426           1       100                    | 
|    fb/mult/i_0_0_46/A          INV_X1    Fall  1.7020 0.0000 0.0100          1.54936                                                   | 
|    fb/mult/i_0_0_46/ZN         INV_X1    Rise  1.7140 0.0120 0.0070 0.299888 1.06234  1.36223           1       100                    | 
|    fb/mult/a_reg[23]/D         DFF_X1    Rise  1.7140 0.0000 0.0070          1.14029                                     F             | 
------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to fb/mult/a_reg[23]/CK 


---------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell   Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                Fall  1.5000 1.5000 0.0000 0.236327 6.58518  6.82151           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c22/A BUF_X8 Fall  1.5000 0.0000 0.0000          5.81013                                     F             | 
|    CTS_L1_tid1__c1_tid1__c22/Z BUF_X8 Fall  1.5190 0.0190 0.0050 0.466553 6.25843  6.72498           1       100      F    K        | 
|    regB/clk__CTS_1_PP_3               Fall  1.5190 0.0000                                                                           | 
|    regB/CTS_L2_c_tid1_7/A      INV_X4 Fall  1.5190 0.0000 0.0050          5.70005                                     F             | 
|    regB/CTS_L2_c_tid1_7/ZN     INV_X4 Rise  1.5340 0.0150 0.0110 1.36873  11.8107  13.1794           1       100      F    K        | 
|    regB/CTS_L3_c_tid1_6/A      INV_X8 Rise  1.5350 0.0010 0.0110          11.8107                                     F             | 
|    regB/CTS_L3_c_tid1_6/ZN     INV_X8 Fall  1.5490 0.0140 0.0100 8.76346  47.2426  56.0061           4       100      F    K        | 
|    regB/CTS_L4_c_tid1_5/A      INV_X8 Fall  1.5550 0.0060 0.0120          10.8                                        F             | 
|    regB/CTS_L4_c_tid1_5/ZN     INV_X8 Rise  1.5810 0.0260 0.0190 14.8304  37.0365  51.8669           39      100      F    K        | 
|    regB/clk__CTS_1_PP_1               Rise  1.5810 0.0000                                                                           | 
|    fb/clk__CTS_1_PP_1                 Rise  1.5810 0.0000                                                                           | 
|    fb/mult/clk__CTS_1_PP_1            Rise  1.5810 0.0000                                                                           | 
|    fb/mult/a_reg[23]/CK        DFF_X1 Rise  1.5830 0.0020 0.0190          0.949653                                    F             | 
---------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (fall edge) |  1.5000 1.5000 | 
| target clock cycle shift                  |  0.0000 1.5000 | 
| target clock propagated network latency   |  0.0830 1.5830 | 
| library hold check                        |  0.0120 1.5950 | 
| data required time                        |  1.5950        | 
|                                           |                | 
| data arrival time                         |  1.7140        | 
| data required time                        | -1.5950        | 
| pessimism                                 |  0.0020        | 
|                                           |                | 
| slack                                     |  0.1210        | 
--------------------------------------------------------------


 Timing Path to fb/mult/m_reg[10]/D 
  
 Path Start Point : regA/out_reg[10] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode') 
 Path End Point   : fb/mult/m_reg[10] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode') 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell    Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                 Fall  1.5000 1.5000 0.0000 0.236327 5.81013  6.04646           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c22/A BUF_X8  Fall  1.5000 0.0000 0.0000          5.81013                                     F             | 
|    CTS_L1_tid1__c1_tid1__c22/Z BUF_X8  Fall  1.5190 0.0190 0.0050 0.466553 5.70005  6.16661           1       100      F    K        | 
|    regB/clk__CTS_1_PP_3                Fall  1.5190 0.0000                                                                           | 
|    regB/CTS_L2_c_tid1_7/A      INV_X4  Fall  1.5190 0.0000 0.0050          5.70005                                     F             | 
|    regB/CTS_L2_c_tid1_7/ZN     INV_X4  Rise  1.5330 0.0140 0.0100 1.36873  10.8     12.1687           1       100      F    K        | 
|    regB/CTS_L3_c_tid1_6/A      INV_X8  Rise  1.5340 0.0010 0.0100          11.8107                                     F             | 
|    regB/CTS_L3_c_tid1_6/ZN     INV_X8  Fall  1.5470 0.0130 0.0090 8.76345  43.2     51.9635           4       100      F    K        | 
|    regB/clk__CTS_1_PP_2                Fall  1.5470 0.0000                                                                           | 
|    fb/clk__CTS_1_PP_4                  Fall  1.5470 0.0000                                                                           | 
|    fb/mult/clk__CTS_1_PP_4             Fall  1.5470 0.0000                                                                           | 
|    fb/mult/CTS_L4_c_tid1_20/A  INV_X8  Fall  1.5490 0.0020 0.0090          10.8                                        F             | 
|    fb/mult/CTS_L4_c_tid1_20/ZN INV_X8  Rise  1.5790 0.0300 0.0250 24.9964  47.1042  72.1006           55      100      F    K        | 
|    fb/mult/clk__CTS_1_PP_3             Rise  1.5790 0.0000                                                                           | 
|    fb/clk__CTS_1_PP_3                  Rise  1.5790 0.0000                                                                           | 
|    regA/clk__CTS_1_PP_3                Rise  1.5790 0.0000                                                                           | 
| Data Path:                                                                                                                           | 
|    regA/out_reg[10]/CK         DFF_X1  Rise  1.5810 0.0020 0.0250          0.949653                                    F             | 
|    regA/out_reg[10]/Q          DFF_X1  Rise  1.6800 0.0990 0.0130 1.74351  2.38962  4.13313           2       100      F             | 
|    regA/out[10]                        Rise  1.6800 0.0000                                                                           | 
|    fb/a[10]                            Rise  1.6800 0.0000                                                                           | 
|    fb/mult/in1[10]                     Rise  1.6800 0.0000                                                                           | 
|    fb/mult/i_0_0_111/B         MUX2_X1 Rise  1.6800 0.0000 0.0130          0.944775                                                  | 
|    fb/mult/i_0_0_111/Z         MUX2_X1 Rise  1.7170 0.0370 0.0090 0.626607 1.06234  1.68895           1       100                    | 
|    fb/mult/m_reg[10]/D         DFF_X1  Rise  1.7170 0.0000 0.0090          1.14029                                     F             | 
----------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to fb/mult/m_reg[10]/CK 


---------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell   Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                Fall  1.5000 1.5000 0.0000 0.236327 6.58518  6.82151           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c22/A BUF_X8 Fall  1.5000 0.0000 0.0000          5.81013                                     F             | 
|    CTS_L1_tid1__c1_tid1__c22/Z BUF_X8 Fall  1.5190 0.0190 0.0050 0.466553 6.25843  6.72498           1       100      F    K        | 
|    regB/clk__CTS_1_PP_3               Fall  1.5190 0.0000                                                                           | 
|    regB/CTS_L2_c_tid1_7/A      INV_X4 Fall  1.5190 0.0000 0.0050          5.70005                                     F             | 
|    regB/CTS_L2_c_tid1_7/ZN     INV_X4 Rise  1.5340 0.0150 0.0110 1.36873  11.8107  13.1794           1       100      F    K        | 
|    regB/CTS_L3_c_tid1_6/A      INV_X8 Rise  1.5350 0.0010 0.0110          11.8107                                     F             | 
|    regB/CTS_L3_c_tid1_6/ZN     INV_X8 Fall  1.5490 0.0140 0.0100 8.76346  47.2426  56.0061           4       100      F    K        | 
|    regB/clk__CTS_1_PP_2               Fall  1.5490 0.0000                                                                           | 
|    fb/clk__CTS_1_PP_4                 Fall  1.5490 0.0000                                                                           | 
|    fb/mult/clk__CTS_1_PP_4            Fall  1.5490 0.0000                                                                           | 
|    fb/mult/CTS_L4_c_tid1_20/A  INV_X8 Fall  1.5510 0.0020 0.0100          10.8                                        F             | 
|    fb/mult/CTS_L4_c_tid1_20/ZN INV_X8 Rise  1.5830 0.0320 0.0270 24.9964  52.2309  77.2274           55      100      F    K        | 
|    fb/mult/m_reg[10]/CK        DFF_X1 Rise  1.5850 0.0020 0.0270          0.949653                                    F             | 
---------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (fall edge) |  1.5000 1.5000 | 
| target clock cycle shift                  |  0.0000 1.5000 | 
| target clock propagated network latency   |  0.0850 1.5850 | 
| library hold check                        |  0.0130 1.5980 | 
| data required time                        |  1.5980        | 
|                                           |                | 
| data arrival time                         |  1.7170        | 
| data required time                        | -1.5980        | 
| pessimism                                 |  0.0020        | 
|                                           |                | 
| slack                                     |  0.1210        | 
--------------------------------------------------------------


 Timing Path to fb/mult/m_reg[2]/D 
  
 Path Start Point : regA/out_reg[2] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode') 
 Path End Point   : fb/mult/m_reg[2] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode') 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell    Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                 Fall  1.5000 1.5000 0.0000 0.236327 5.81013  6.04646           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c22/A BUF_X8  Fall  1.5000 0.0000 0.0000          5.81013                                     F             | 
|    CTS_L1_tid1__c1_tid1__c22/Z BUF_X8  Fall  1.5190 0.0190 0.0050 0.466553 5.70005  6.16661           1       100      F    K        | 
|    regB/clk__CTS_1_PP_3                Fall  1.5190 0.0000                                                                           | 
|    regB/CTS_L2_c_tid1_7/A      INV_X4  Fall  1.5190 0.0000 0.0050          5.70005                                     F             | 
|    regB/CTS_L2_c_tid1_7/ZN     INV_X4  Rise  1.5330 0.0140 0.0100 1.36873  10.8     12.1687           1       100      F    K        | 
|    regB/CTS_L3_c_tid1_6/A      INV_X8  Rise  1.5340 0.0010 0.0100          11.8107                                     F             | 
|    regB/CTS_L3_c_tid1_6/ZN     INV_X8  Fall  1.5470 0.0130 0.0090 8.76345  43.2     51.9635           4       100      F    K        | 
|    regB/clk__CTS_1_PP_2                Fall  1.5470 0.0000                                                                           | 
|    regA/clk__CTS_1_PP_4                Fall  1.5470 0.0000                                                                           | 
|    regA/CTS_L4_c_tid1_4/A      INV_X8  Fall  1.5540 0.0070 0.0110          10.8                                        F             | 
|    regA/CTS_L4_c_tid1_4/ZN     INV_X8  Rise  1.5840 0.0300 0.0230 23.8053  43.6784  67.4838           51      100      F    K        | 
| Data Path:                                                                                                                           | 
|    regA/out_reg[2]/CK          DFF_X1  Rise  1.5850 0.0010 0.0230          0.949653                                    F             | 
|    regA/out_reg[2]/Q           DFF_X1  Rise  1.6860 0.1010 0.0150 2.52443  2.38962  4.91405           2       100      F             | 
|    regA/out[2]                         Rise  1.6860 0.0000                                                                           | 
|    fb/a[2]                             Rise  1.6860 0.0000                                                                           | 
|    fb/mult/in1[2]                      Rise  1.6860 0.0000                                                                           | 
|    fb/mult/i_0_0_103/B         MUX2_X1 Rise  1.6860 0.0000 0.0150          0.944775                                                  | 
|    fb/mult/i_0_0_103/Z         MUX2_X1 Rise  1.7220 0.0360 0.0080 0.218706 1.06234  1.28105           1       100                    | 
|    fb/mult/m_reg[2]/D          DFF_X1  Rise  1.7220 0.0000 0.0080          1.14029                                     F             | 
----------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to fb/mult/m_reg[2]/CK 


---------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell   Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                Fall  1.5000 1.5000 0.0000 0.236327 6.58518  6.82151           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c22/A BUF_X8 Fall  1.5000 0.0000 0.0000          5.81013                                     F             | 
|    CTS_L1_tid1__c1_tid1__c22/Z BUF_X8 Fall  1.5190 0.0190 0.0050 0.466553 6.25843  6.72498           1       100      F    K        | 
|    regB/clk__CTS_1_PP_3               Fall  1.5190 0.0000                                                                           | 
|    regB/CTS_L2_c_tid1_7/A      INV_X4 Fall  1.5190 0.0000 0.0050          5.70005                                     F             | 
|    regB/CTS_L2_c_tid1_7/ZN     INV_X4 Rise  1.5340 0.0150 0.0110 1.36873  11.8107  13.1794           1       100      F    K        | 
|    regB/CTS_L3_c_tid1_6/A      INV_X8 Rise  1.5350 0.0010 0.0110          11.8107                                     F             | 
|    regB/CTS_L3_c_tid1_6/ZN     INV_X8 Fall  1.5490 0.0140 0.0100 8.76346  47.2426  56.0061           4       100      F    K        | 
|    regB/clk__CTS_1_PP_2               Fall  1.5490 0.0000                                                                           | 
|    regA/clk__CTS_1_PP_4               Fall  1.5490 0.0000                                                                           | 
|    regA/CTS_L4_c_tid1_4/A      INV_X8 Fall  1.5560 0.0070 0.0120          10.8                                        F             | 
|    regA/CTS_L4_c_tid1_4/ZN     INV_X8 Rise  1.5880 0.0320 0.0250 23.8054  48.4323  72.2377           51      100      F    K        | 
|    regA/clk__CTS_1_PP_2               Rise  1.5880 0.0000                                                                           | 
|    fb/clk__CTS_1_PP_2                 Rise  1.5880 0.0000                                                                           | 
|    fb/mult/clk__CTS_1_PP_2            Rise  1.5880 0.0000                                                                           | 
|    fb/mult/m_reg[2]/CK         DFF_X1 Rise  1.5900 0.0020 0.0250          0.949653                                    F             | 
---------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (fall edge) |  1.5000 1.5000 | 
| target clock cycle shift                  |  0.0000 1.5000 | 
| target clock propagated network latency   |  0.0900 1.5900 | 
| library hold check                        |  0.0130 1.6030 | 
| data required time                        |  1.6030        | 
|                                           |                | 
| data arrival time                         |  1.7220        | 
| data required time                        | -1.6030        | 
| pessimism                                 |  0.0020        | 
|                                           |                | 
| slack                                     |  0.1210        | 
--------------------------------------------------------------


 Timing Path to fb/mult/a_reg[16]/D 
  
 Path Start Point : fb/mult/a_reg[17] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode') 
 Path End Point   : fb/mult/a_reg[16] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode') 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                   Fall  1.5000 1.5000 0.0000 0.236327 5.81013  6.04646           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c22/A BUF_X8    Fall  1.5000 0.0000 0.0000          5.81013                                     F             | 
|    CTS_L1_tid1__c1_tid1__c22/Z BUF_X8    Fall  1.5190 0.0190 0.0050 0.466553 5.70005  6.16661           1       100      F    K        | 
|    regB/clk__CTS_1_PP_3                  Fall  1.5190 0.0000                                                                           | 
|    regB/CTS_L2_c_tid1_7/A      INV_X4    Fall  1.5190 0.0000 0.0050          5.70005                                     F             | 
|    regB/CTS_L2_c_tid1_7/ZN     INV_X4    Rise  1.5330 0.0140 0.0100 1.36873  10.8     12.1687           1       100      F    K        | 
|    regB/CTS_L3_c_tid1_6/A      INV_X8    Rise  1.5340 0.0010 0.0100          11.8107                                     F             | 
|    regB/CTS_L3_c_tid1_6/ZN     INV_X8    Fall  1.5470 0.0130 0.0090 8.76345  43.2     51.9635           4       100      F    K        | 
|    regB/clk__CTS_1_PP_2                  Fall  1.5470 0.0000                                                                           | 
|    fb/clk__CTS_1_PP_4                    Fall  1.5470 0.0000                                                                           | 
|    fb/mult/clk__CTS_1_PP_4               Fall  1.5470 0.0000                                                                           | 
|    fb/mult/CTS_L4_c_tid1_20/A  INV_X8    Fall  1.5490 0.0020 0.0090          10.8                                        F             | 
|    fb/mult/CTS_L4_c_tid1_20/ZN INV_X8    Rise  1.5790 0.0300 0.0250 24.9964  47.1042  72.1006           55      100      F    K        | 
| Data Path:                                                                                                                             | 
|    fb/mult/a_reg[17]/CK        DFF_X1    Rise  1.5840 0.0050 0.0250          0.949653                                    F             | 
|    fb/mult/a_reg[17]/Q         DFF_X1    Rise  1.6910 0.1070 0.0210 1.51074  6.35167  7.86241           3       100      F             | 
|    fb/mult/i_0_0_33/A1         AOI222_X1 Rise  1.6910 0.0000 0.0210          1.63668                                                   | 
|    fb/mult/i_0_0_33/ZN         AOI222_X1 Fall  1.7090 0.0180 0.0100 0.23191  1.54936  1.78127           1       100                    | 
|    fb/mult/i_0_0_32/A          INV_X1    Fall  1.7090 0.0000 0.0100          1.54936                                                   | 
|    fb/mult/i_0_0_32/ZN         INV_X1    Rise  1.7220 0.0130 0.0070 0.460837 1.06234  1.52318           1       100                    | 
|    fb/mult/a_reg[16]/D         DFF_X1    Rise  1.7220 0.0000 0.0070          1.14029                                     F             | 
------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to fb/mult/a_reg[16]/CK 


---------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell   Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                Fall  1.5000 1.5000 0.0000 0.236327 6.58518  6.82151           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c22/A BUF_X8 Fall  1.5000 0.0000 0.0000          5.81013                                     F             | 
|    CTS_L1_tid1__c1_tid1__c22/Z BUF_X8 Fall  1.5190 0.0190 0.0050 0.466553 6.25843  6.72498           1       100      F    K        | 
|    regB/clk__CTS_1_PP_3               Fall  1.5190 0.0000                                                                           | 
|    regB/CTS_L2_c_tid1_7/A      INV_X4 Fall  1.5190 0.0000 0.0050          5.70005                                     F             | 
|    regB/CTS_L2_c_tid1_7/ZN     INV_X4 Rise  1.5340 0.0150 0.0110 1.36873  11.8107  13.1794           1       100      F    K        | 
|    regB/CTS_L3_c_tid1_6/A      INV_X8 Rise  1.5350 0.0010 0.0110          11.8107                                     F             | 
|    regB/CTS_L3_c_tid1_6/ZN     INV_X8 Fall  1.5490 0.0140 0.0100 8.76346  47.2426  56.0061           4       100      F    K        | 
|    regB/clk__CTS_1_PP_2               Fall  1.5490 0.0000                                                                           | 
|    fb/clk__CTS_1_PP_4                 Fall  1.5490 0.0000                                                                           | 
|    fb/mult/clk__CTS_1_PP_4            Fall  1.5490 0.0000                                                                           | 
|    fb/mult/CTS_L4_c_tid1_20/A  INV_X8 Fall  1.5510 0.0020 0.0100          10.8                                        F             | 
|    fb/mult/CTS_L4_c_tid1_20/ZN INV_X8 Rise  1.5830 0.0320 0.0270 24.9964  52.2309  77.2274           55      100      F    K        | 
|    fb/mult/a_reg[16]/CK        DFF_X1 Rise  1.5890 0.0060 0.0270          0.949653                                    F             | 
---------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (fall edge) |  1.5000 1.5000 | 
| target clock cycle shift                  |  0.0000 1.5000 | 
| target clock propagated network latency   |  0.0890 1.5890 | 
| library hold check                        |  0.0140 1.6030 | 
| data required time                        |  1.6030        | 
|                                           |                | 
| data arrival time                         |  1.7220        | 
| data required time                        | -1.6030        | 
| pessimism                                 |  0.0020        | 
|                                           |                | 
| slack                                     |  0.1210        | 
--------------------------------------------------------------


 Timing Path to fb/mult/m_reg[22]/D 
  
 Path Start Point : regA/out_reg[22] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode') 
 Path End Point   : fb/mult/m_reg[22] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode') 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell    Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                 Fall  1.5000 1.5000 0.0000 0.236327 5.81013  6.04646           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c22/A BUF_X8  Fall  1.5000 0.0000 0.0000          5.81013                                     F             | 
|    CTS_L1_tid1__c1_tid1__c22/Z BUF_X8  Fall  1.5190 0.0190 0.0050 0.466553 5.70005  6.16661           1       100      F    K        | 
|    regB/clk__CTS_1_PP_3                Fall  1.5190 0.0000                                                                           | 
|    regB/CTS_L2_c_tid1_7/A      INV_X4  Fall  1.5190 0.0000 0.0050          5.70005                                     F             | 
|    regB/CTS_L2_c_tid1_7/ZN     INV_X4  Rise  1.5330 0.0140 0.0100 1.36873  10.8     12.1687           1       100      F    K        | 
|    regB/CTS_L3_c_tid1_6/A      INV_X8  Rise  1.5340 0.0010 0.0100          11.8107                                     F             | 
|    regB/CTS_L3_c_tid1_6/ZN     INV_X8  Fall  1.5470 0.0130 0.0090 8.76345  43.2     51.9635           4       100      F    K        | 
|    regB/CTS_L4_c_tid1_5/A      INV_X8  Fall  1.5520 0.0050 0.0110          10.8                                        F             | 
|    regB/CTS_L4_c_tid1_5/ZN     INV_X8  Rise  1.5760 0.0240 0.0180 14.8305  33.4011  48.2316           39      100      F    K        | 
|    regB/clk__CTS_1_PP_1                Rise  1.5760 0.0000                                                                           | 
|    regA/clk__CTS_1_PP_1                Rise  1.5760 0.0000                                                                           | 
| Data Path:                                                                                                                           | 
|    regA/out_reg[22]/CK         DFF_X1  Rise  1.5780 0.0020 0.0180          0.949653                                    F             | 
|    regA/out_reg[22]/Q          DFF_X1  Rise  1.6760 0.0980 0.0130 1.97377  2.34631  4.32008           2       100      F             | 
|    regA/out[22]                        Rise  1.6760 0.0000                                                                           | 
|    fb/a[22]                            Rise  1.6760 0.0000                                                                           | 
|    fb/mult/in1[22]                     Rise  1.6760 0.0000                                                                           | 
|    fb/mult/i_0_0_123/B         MUX2_X1 Rise  1.6760 0.0000 0.0130          0.944775                                                  | 
|    fb/mult/i_0_0_123/Z         MUX2_X1 Rise  1.7120 0.0360 0.0090 0.5021   1.06234  1.56444           1       100                    | 
|    fb/mult/m_reg[22]/D         DFF_X1  Rise  1.7120 0.0000 0.0090          1.14029                                     F             | 
----------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to fb/mult/m_reg[22]/CK 


---------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell   Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                Fall  1.5000 1.5000 0.0000 0.236327 6.58518  6.82151           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c22/A BUF_X8 Fall  1.5000 0.0000 0.0000          5.81013                                     F             | 
|    CTS_L1_tid1__c1_tid1__c22/Z BUF_X8 Fall  1.5190 0.0190 0.0050 0.466553 6.25843  6.72498           1       100      F    K        | 
|    regB/clk__CTS_1_PP_3               Fall  1.5190 0.0000                                                                           | 
|    regB/CTS_L2_c_tid1_7/A      INV_X4 Fall  1.5190 0.0000 0.0050          5.70005                                     F             | 
|    regB/CTS_L2_c_tid1_7/ZN     INV_X4 Rise  1.5340 0.0150 0.0110 1.36873  11.8107  13.1794           1       100      F    K        | 
|    regB/CTS_L3_c_tid1_6/A      INV_X8 Rise  1.5350 0.0010 0.0110          11.8107                                     F             | 
|    regB/CTS_L3_c_tid1_6/ZN     INV_X8 Fall  1.5490 0.0140 0.0100 8.76346  47.2426  56.0061           4       100      F    K        | 
|    regB/CTS_L4_c_tid1_4/A      INV_X8 Fall  1.5520 0.0030 0.0110          10.8                                        F             | 
|    regB/CTS_L4_c_tid1_4/ZN     INV_X8 Rise  1.5770 0.0250 0.0190 13.8539  37.0365  50.8904           39      100      F    K        | 
|    regB/clk__CTS_1_PP_0               Rise  1.5770 0.0000                                                                           | 
|    fb/clk__CTS_1_PP_0                 Rise  1.5770 0.0000                                                                           | 
|    fb/mult/clk__CTS_1_PP_0            Rise  1.5770 0.0000                                                                           | 
|    fb/mult/m_reg[22]/CK        DFF_X1 Rise  1.5800 0.0030 0.0180          0.949653                                    F             | 
---------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (fall edge) |  1.5000 1.5000 | 
| target clock cycle shift                  |  0.0000 1.5000 | 
| target clock propagated network latency   |  0.0800 1.5800 | 
| library hold check                        |  0.0120 1.5920 | 
| data required time                        |  1.5920        | 
|                                           |                | 
| data arrival time                         |  1.7120        | 
| data required time                        | -1.5920        | 
| pessimism                                 |  0.0020        | 
|                                           |                | 
| slack                                     |  0.1220        | 
--------------------------------------------------------------


 Timing Path to fb/mult/a_reg[21]/D 
  
 Path Start Point : fb/mult/a_reg[22] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode') 
 Path End Point   : fb/mult/a_reg[21] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode') 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                   Fall  1.5000 1.5000 0.0000 0.236327 5.81013  6.04646           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c22/A BUF_X8    Fall  1.5000 0.0000 0.0000          5.81013                                     F             | 
|    CTS_L1_tid1__c1_tid1__c22/Z BUF_X8    Fall  1.5190 0.0190 0.0050 0.466553 5.70005  6.16661           1       100      F    K        | 
|    regB/clk__CTS_1_PP_3                  Fall  1.5190 0.0000                                                                           | 
|    regB/CTS_L2_c_tid1_7/A      INV_X4    Fall  1.5190 0.0000 0.0050          5.70005                                     F             | 
|    regB/CTS_L2_c_tid1_7/ZN     INV_X4    Rise  1.5330 0.0140 0.0100 1.36873  10.8     12.1687           1       100      F    K        | 
|    regB/CTS_L3_c_tid1_6/A      INV_X8    Rise  1.5340 0.0010 0.0100          11.8107                                     F             | 
|    regB/CTS_L3_c_tid1_6/ZN     INV_X8    Fall  1.5470 0.0130 0.0090 8.76345  43.2     51.9635           4       100      F    K        | 
|    regB/CTS_L4_c_tid1_4/A      INV_X8    Fall  1.5500 0.0030 0.0100          10.8                                        F             | 
|    regB/CTS_L4_c_tid1_4/ZN     INV_X8    Rise  1.5740 0.0240 0.0170 13.8539  33.4011  47.2551           39      100      F    K        | 
|    regB/clk__CTS_1_PP_0                  Rise  1.5740 0.0000                                                                           | 
|    fb/clk__CTS_1_PP_0                    Rise  1.5740 0.0000                                                                           | 
|    fb/mult/clk__CTS_1_PP_0               Rise  1.5740 0.0000                                                                           | 
| Data Path:                                                                                                                             | 
|    fb/mult/a_reg[22]/CK        DFF_X1    Rise  1.5770 0.0030 0.0170          0.949653                                    F             | 
|    fb/mult/a_reg[22]/Q         DFF_X1    Fall  1.6760 0.0990 0.0140 1.98539  8.33809  10.3235           4       100      F             | 
|    fb/mult/i_0_0_43/A1         AOI222_X1 Fall  1.6760 0.0000 0.0140          1.40277                                                   | 
|    fb/mult/i_0_0_43/ZN         AOI222_X1 Rise  1.7050 0.0290 0.0210 0.296311 1.54936  1.84567           1       100                    | 
|    fb/mult/i_0_0_42/A          INV_X1    Rise  1.7050 0.0000 0.0210          1.70023                                                   | 
|    fb/mult/i_0_0_42/ZN         INV_X1    Fall  1.7130 0.0080 0.0060 0.349805 1.06234  1.41215           1       100                    | 
|    fb/mult/a_reg[21]/D         DFF_X1    Fall  1.7130 0.0000 0.0060          1.06234                                     F             | 
------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to fb/mult/a_reg[21]/CK 


---------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell   Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                Fall  1.5000 1.5000 0.0000 0.236327 6.58518  6.82151           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c22/A BUF_X8 Fall  1.5000 0.0000 0.0000          5.81013                                     F             | 
|    CTS_L1_tid1__c1_tid1__c22/Z BUF_X8 Fall  1.5190 0.0190 0.0050 0.466553 6.25843  6.72498           1       100      F    K        | 
|    regB/clk__CTS_1_PP_3               Fall  1.5190 0.0000                                                                           | 
|    regB/CTS_L2_c_tid1_7/A      INV_X4 Fall  1.5190 0.0000 0.0050          5.70005                                     F             | 
|    regB/CTS_L2_c_tid1_7/ZN     INV_X4 Rise  1.5340 0.0150 0.0110 1.36873  11.8107  13.1794           1       100      F    K        | 
|    regB/CTS_L3_c_tid1_6/A      INV_X8 Rise  1.5350 0.0010 0.0110          11.8107                                     F             | 
|    regB/CTS_L3_c_tid1_6/ZN     INV_X8 Fall  1.5490 0.0140 0.0100 8.76346  47.2426  56.0061           4       100      F    K        | 
|    regB/clk__CTS_1_PP_2               Fall  1.5490 0.0000                                                                           | 
|    fb/clk__CTS_1_PP_4                 Fall  1.5490 0.0000                                                                           | 
|    fb/mult/clk__CTS_1_PP_4            Fall  1.5490 0.0000                                                                           | 
|    fb/mult/CTS_L4_c_tid1_20/A  INV_X8 Fall  1.5510 0.0020 0.0100          10.8                                        F             | 
|    fb/mult/CTS_L4_c_tid1_20/ZN INV_X8 Rise  1.5830 0.0320 0.0270 24.9964  52.2309  77.2274           55      100      F    K        | 
|    fb/mult/a_reg[21]/CK        DFF_X1 Rise  1.5860 0.0030 0.0270          0.949653                                    F             | 
---------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (fall edge) |  1.5000 1.5000 | 
| target clock cycle shift                  |  0.0000 1.5000 | 
| target clock propagated network latency   |  0.0860 1.5860 | 
| library hold check                        |  0.0070 1.5930 | 
| data required time                        |  1.5930        | 
|                                           |                | 
| data arrival time                         |  1.7130        | 
| data required time                        | -1.5930        | 
| pessimism                                 |  0.0020        | 
|                                           |                | 
| slack                                     |  0.1220        | 
--------------------------------------------------------------


 Timing Path to fb/mult/m_reg[9]/D 
  
 Path Start Point : regA/out_reg[9] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode') 
 Path End Point   : fb/mult/m_reg[9] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode') 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell    Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                 Fall  1.5000 1.5000 0.0000 0.236327 5.81013  6.04646           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c22/A BUF_X8  Fall  1.5000 0.0000 0.0000          5.81013                                     F             | 
|    CTS_L1_tid1__c1_tid1__c22/Z BUF_X8  Fall  1.5190 0.0190 0.0050 0.466553 5.70005  6.16661           1       100      F    K        | 
|    regB/clk__CTS_1_PP_3                Fall  1.5190 0.0000                                                                           | 
|    regB/CTS_L2_c_tid1_7/A      INV_X4  Fall  1.5190 0.0000 0.0050          5.70005                                     F             | 
|    regB/CTS_L2_c_tid1_7/ZN     INV_X4  Rise  1.5330 0.0140 0.0100 1.36873  10.8     12.1687           1       100      F    K        | 
|    regB/CTS_L3_c_tid1_6/A      INV_X8  Rise  1.5340 0.0010 0.0100          11.8107                                     F             | 
|    regB/CTS_L3_c_tid1_6/ZN     INV_X8  Fall  1.5470 0.0130 0.0090 8.76345  43.2     51.9635           4       100      F    K        | 
|    regB/clk__CTS_1_PP_2                Fall  1.5470 0.0000                                                                           | 
|    fb/clk__CTS_1_PP_4                  Fall  1.5470 0.0000                                                                           | 
|    fb/mult/clk__CTS_1_PP_4             Fall  1.5470 0.0000                                                                           | 
|    fb/mult/CTS_L4_c_tid1_20/A  INV_X8  Fall  1.5490 0.0020 0.0090          10.8                                        F             | 
|    fb/mult/CTS_L4_c_tid1_20/ZN INV_X8  Rise  1.5790 0.0300 0.0250 24.9964  47.1042  72.1006           55      100      F    K        | 
|    fb/mult/clk__CTS_1_PP_3             Rise  1.5790 0.0000                                                                           | 
|    fb/clk__CTS_1_PP_3                  Rise  1.5790 0.0000                                                                           | 
|    regA/clk__CTS_1_PP_3                Rise  1.5790 0.0000                                                                           | 
| Data Path:                                                                                                                           | 
|    regA/out_reg[9]/CK          DFF_X1  Rise  1.5810 0.0020 0.0250          0.949653                                    F             | 
|    regA/out_reg[9]/Q           DFF_X1  Rise  1.6820 0.1010 0.0150 2.51708  2.45393  4.97101           2       100      F             | 
|    regA/out[9]                         Rise  1.6820 0.0000                                                                           | 
|    fb/a[9]                             Rise  1.6820 0.0000                                                                           | 
|    fb/mult/in1[9]                      Rise  1.6820 0.0000                                                                           | 
|    fb/mult/i_0_0_110/B         MUX2_X1 Rise  1.6820 0.0000 0.0150          0.944775                                                  | 
|    fb/mult/i_0_0_110/Z         MUX2_X1 Rise  1.7180 0.0360 0.0080 0.276228 1.06234  1.33857           1       100                    | 
|    fb/mult/m_reg[9]/D          DFF_X1  Rise  1.7180 0.0000 0.0080          1.14029                                     F             | 
----------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to fb/mult/m_reg[9]/CK 


---------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell   Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                Fall  1.5000 1.5000 0.0000 0.236327 6.58518  6.82151           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c22/A BUF_X8 Fall  1.5000 0.0000 0.0000          5.81013                                     F             | 
|    CTS_L1_tid1__c1_tid1__c22/Z BUF_X8 Fall  1.5190 0.0190 0.0050 0.466553 6.25843  6.72498           1       100      F    K        | 
|    regB/clk__CTS_1_PP_3               Fall  1.5190 0.0000                                                                           | 
|    regB/CTS_L2_c_tid1_7/A      INV_X4 Fall  1.5190 0.0000 0.0050          5.70005                                     F             | 
|    regB/CTS_L2_c_tid1_7/ZN     INV_X4 Rise  1.5340 0.0150 0.0110 1.36873  11.8107  13.1794           1       100      F    K        | 
|    regB/CTS_L3_c_tid1_6/A      INV_X8 Rise  1.5350 0.0010 0.0110          11.8107                                     F             | 
|    regB/CTS_L3_c_tid1_6/ZN     INV_X8 Fall  1.5490 0.0140 0.0100 8.76346  47.2426  56.0061           4       100      F    K        | 
|    regB/clk__CTS_1_PP_2               Fall  1.5490 0.0000                                                                           | 
|    fb/clk__CTS_1_PP_4                 Fall  1.5490 0.0000                                                                           | 
|    fb/mult/clk__CTS_1_PP_4            Fall  1.5490 0.0000                                                                           | 
|    fb/mult/CTS_L4_c_tid1_20/A  INV_X8 Fall  1.5510 0.0020 0.0100          10.8                                        F             | 
|    fb/mult/CTS_L4_c_tid1_20/ZN INV_X8 Rise  1.5830 0.0320 0.0270 24.9964  52.2309  77.2274           55      100      F    K        | 
|    fb/mult/m_reg[9]/CK         DFF_X1 Rise  1.5850 0.0020 0.0270          0.949653                                    F             | 
---------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (fall edge) |  1.5000 1.5000 | 
| target clock cycle shift                  |  0.0000 1.5000 | 
| target clock propagated network latency   |  0.0850 1.5850 | 
| library hold check                        |  0.0130 1.5980 | 
| data required time                        |  1.5980        | 
|                                           |                | 
| data arrival time                         |  1.7180        | 
| data required time                        | -1.5980        | 
| pessimism                                 |  0.0020        | 
|                                           |                | 
| slack                                     |  0.1220        | 
--------------------------------------------------------------


 Timing Path to outB/out_reg[31]/D 
  
 Path Start Point : regB/out_reg[31] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode') 
 Path End Point   : outB/out_reg[31] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode') 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-----------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell     Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                  Fall  1.5000 1.5000 0.0000 0.236327 5.81013  6.04646           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c22/A BUF_X8   Fall  1.5000 0.0000 0.0000          5.81013                                     F             | 
|    CTS_L1_tid1__c1_tid1__c22/Z BUF_X8   Fall  1.5190 0.0190 0.0050 0.466553 5.70005  6.16661           1       100      F    K        | 
|    regB/clk__CTS_1_PP_3                 Fall  1.5190 0.0000                                                                           | 
|    regB/CTS_L2_c_tid1_7/A      INV_X4   Fall  1.5190 0.0000 0.0050          5.70005                                     F             | 
|    regB/CTS_L2_c_tid1_7/ZN     INV_X4   Rise  1.5330 0.0140 0.0100 1.36873  10.8     12.1687           1       100      F    K        | 
|    regB/CTS_L3_c_tid1_6/A      INV_X8   Rise  1.5340 0.0010 0.0100          11.8107                                     F             | 
|    regB/CTS_L3_c_tid1_6/ZN     INV_X8   Fall  1.5470 0.0130 0.0090 8.76345  43.2     51.9635           4       100      F    K        | 
|    regB/CTS_L4_c_tid1_4/A      INV_X8   Fall  1.5500 0.0030 0.0100          10.8                                        F             | 
|    regB/CTS_L4_c_tid1_4/ZN     INV_X8   Rise  1.5740 0.0240 0.0170 13.8539  33.4011  47.2551           39      100      F    K        | 
| Data Path:                                                                                                                            | 
|    regB/out_reg[31]/CK         DFF_X1   Rise  1.5770 0.0030 0.0170          0.949653                                    F             | 
|    regB/out_reg[31]/Q          DFF_X1   Fall  1.6680 0.0910 0.0090 1.04847  3.46935  4.51782           2       100      F             | 
|    regB/out[31]                         Fall  1.6680 0.0000                                                                           | 
|    fb/b[31]                             Fall  1.6680 0.0000                                                                           | 
|    fb/i_0_0_40/A               XNOR2_X1 Fall  1.6680 0.0000 0.0090          2.12585                                                   | 
|    fb/i_0_0_40/ZN              XNOR2_X1 Rise  1.6960 0.0280 0.0130 0.511188 1.4768   1.98799           1       100                    | 
|    fb/i_0_0_39/A2              NOR3_X1  Rise  1.6960 0.0000 0.0130          1.66384                                                   | 
|    fb/i_0_0_39/ZN              NOR3_X1  Fall  1.7080 0.0120 0.0060 0.666024 1.06234  1.72837           1       100                    | 
|    fb/result[31]                        Fall  1.7080 0.0000                                                                           | 
|    outB/inp[31]                         Fall  1.7080 0.0000                                                                           | 
|    outB/out_reg[31]/D          DFF_X1   Fall  1.7080 0.0000 0.0060          1.06234                                     F             | 
-----------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to outB/out_reg[31]/CK 


---------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell   Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                Fall  1.5000 1.5000 0.0000 0.236327 6.58518  6.82151           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c22/A BUF_X8 Fall  1.5000 0.0000 0.0000          5.81013                                     F             | 
|    CTS_L1_tid1__c1_tid1__c22/Z BUF_X8 Fall  1.5190 0.0190 0.0050 0.466553 6.25843  6.72498           1       100      F    K        | 
|    regB/clk__CTS_1_PP_3               Fall  1.5190 0.0000                                                                           | 
|    regB/CTS_L2_c_tid1_7/A      INV_X4 Fall  1.5190 0.0000 0.0050          5.70005                                     F             | 
|    regB/CTS_L2_c_tid1_7/ZN     INV_X4 Rise  1.5340 0.0150 0.0110 1.36873  11.8107  13.1794           1       100      F    K        | 
|    regB/CTS_L3_c_tid1_6/A      INV_X8 Rise  1.5350 0.0010 0.0110          11.8107                                     F             | 
|    regB/CTS_L3_c_tid1_6/ZN     INV_X8 Fall  1.5490 0.0140 0.0100 8.76346  47.2426  56.0061           4       100      F    K        | 
|    regB/CTS_L4_c_tid1_4/A      INV_X8 Fall  1.5520 0.0030 0.0110          10.8                                        F             | 
|    regB/CTS_L4_c_tid1_4/ZN     INV_X8 Rise  1.5770 0.0250 0.0190 13.8539  37.0365  50.8904           39      100      F    K        | 
|    regB/clk__CTS_1_PP_0               Rise  1.5770 0.0000                                                                           | 
|    outB/clk__CTS_1_PP_0               Rise  1.5770 0.0000                                                                           | 
|    outB/out_reg[31]/CK         DFF_X1 Rise  1.5810 0.0040 0.0180          0.949653                                    F             | 
---------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (fall edge) |  1.5000 1.5000 | 
| target clock cycle shift                  |  0.0000 1.5000 | 
| target clock propagated network latency   |  0.0810 1.5810 | 
| library hold check                        |  0.0060 1.5870 | 
| data required time                        |  1.5870        | 
|                                           |                | 
| data arrival time                         |  1.7080        | 
| data required time                        | -1.5870        | 
| pessimism                                 |  0.0020        | 
|                                           |                | 
| slack                                     |  0.1230        | 
--------------------------------------------------------------


 Timing Path to fb/mult/a_reg[24]/D 
  
 Path Start Point : fb/mult/a_reg[25] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode') 
 Path End Point   : fb/mult/a_reg[24] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode') 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                   Fall  1.5000 1.5000 0.0000 0.236327 5.81013  6.04646           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c22/A BUF_X8    Fall  1.5000 0.0000 0.0000          5.81013                                     F             | 
|    CTS_L1_tid1__c1_tid1__c22/Z BUF_X8    Fall  1.5190 0.0190 0.0050 0.466553 5.70005  6.16661           1       100      F    K        | 
|    regB/clk__CTS_1_PP_3                  Fall  1.5190 0.0000                                                                           | 
|    regB/CTS_L2_c_tid1_7/A      INV_X4    Fall  1.5190 0.0000 0.0050          5.70005                                     F             | 
|    regB/CTS_L2_c_tid1_7/ZN     INV_X4    Rise  1.5330 0.0140 0.0100 1.36873  10.8     12.1687           1       100      F    K        | 
|    regB/CTS_L3_c_tid1_6/A      INV_X8    Rise  1.5340 0.0010 0.0100          11.8107                                     F             | 
|    regB/CTS_L3_c_tid1_6/ZN     INV_X8    Fall  1.5470 0.0130 0.0090 8.76345  43.2     51.9635           4       100      F    K        | 
|    regB/CTS_L4_c_tid1_5/A      INV_X8    Fall  1.5520 0.0050 0.0110          10.8                                        F             | 
|    regB/CTS_L4_c_tid1_5/ZN     INV_X8    Rise  1.5760 0.0240 0.0180 14.8305  33.4011  48.2316           39      100      F    K        | 
|    regB/clk__CTS_1_PP_1                  Rise  1.5760 0.0000                                                                           | 
|    fb/clk__CTS_1_PP_1                    Rise  1.5760 0.0000                                                                           | 
|    fb/mult/clk__CTS_1_PP_1               Rise  1.5760 0.0000                                                                           | 
| Data Path:                                                                                                                             | 
|    fb/mult/a_reg[25]/CK        DFF_X1    Rise  1.5780 0.0020 0.0180          0.949653                                    F             | 
|    fb/mult/a_reg[25]/Q         DFF_X1    Rise  1.6850 0.1070 0.0230 1.41599  7.20004  8.61603           4       100      F             | 
|    fb/mult/i_0_0_49/A1         AOI222_X1 Rise  1.6850 0.0000 0.0230          1.63668                                                   | 
|    fb/mult/i_0_0_49/ZN         AOI222_X1 Fall  1.7040 0.0190 0.0110 0.504321 1.54936  2.05368           1       100                    | 
|    fb/mult/i_0_0_48/A          INV_X1    Fall  1.7040 0.0000 0.0110          1.54936                                                   | 
|    fb/mult/i_0_0_48/ZN         INV_X1    Rise  1.7160 0.0120 0.0070 0.182644 1.06234  1.24499           1       100                    | 
|    fb/mult/a_reg[24]/D         DFF_X1    Rise  1.7160 0.0000 0.0070          1.14029                                     F             | 
------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to fb/mult/a_reg[24]/CK 


---------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell   Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                Fall  1.5000 1.5000 0.0000 0.236327 6.58518  6.82151           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c22/A BUF_X8 Fall  1.5000 0.0000 0.0000          5.81013                                     F             | 
|    CTS_L1_tid1__c1_tid1__c22/Z BUF_X8 Fall  1.5190 0.0190 0.0050 0.466553 6.25843  6.72498           1       100      F    K        | 
|    regB/clk__CTS_1_PP_3               Fall  1.5190 0.0000                                                                           | 
|    regB/CTS_L2_c_tid1_7/A      INV_X4 Fall  1.5190 0.0000 0.0050          5.70005                                     F             | 
|    regB/CTS_L2_c_tid1_7/ZN     INV_X4 Rise  1.5340 0.0150 0.0110 1.36873  11.8107  13.1794           1       100      F    K        | 
|    regB/CTS_L3_c_tid1_6/A      INV_X8 Rise  1.5350 0.0010 0.0110          11.8107                                     F             | 
|    regB/CTS_L3_c_tid1_6/ZN     INV_X8 Fall  1.5490 0.0140 0.0100 8.76346  47.2426  56.0061           4       100      F    K        | 
|    regB/CTS_L4_c_tid1_5/A      INV_X8 Fall  1.5550 0.0060 0.0120          10.8                                        F             | 
|    regB/CTS_L4_c_tid1_5/ZN     INV_X8 Rise  1.5810 0.0260 0.0190 14.8304  37.0365  51.8669           39      100      F    K        | 
|    regB/clk__CTS_1_PP_1               Rise  1.5810 0.0000                                                                           | 
|    fb/clk__CTS_1_PP_1                 Rise  1.5810 0.0000                                                                           | 
|    fb/mult/clk__CTS_1_PP_1            Rise  1.5810 0.0000                                                                           | 
|    fb/mult/a_reg[24]/CK        DFF_X1 Rise  1.5830 0.0020 0.0190          0.949653                                    F             | 
---------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (fall edge) |  1.5000 1.5000 | 
| target clock cycle shift                  |  0.0000 1.5000 | 
| target clock propagated network latency   |  0.0830 1.5830 | 
| library hold check                        |  0.0120 1.5950 | 
| data required time                        |  1.5950        | 
|                                           |                | 
| data arrival time                         |  1.7160        | 
| data required time                        | -1.5950        | 
| pessimism                                 |  0.0020        | 
|                                           |                | 
| slack                                     |  0.1230        | 
--------------------------------------------------------------


 Timing Path to fb/mult/a_reg[26]/D 
  
 Path Start Point : fb/mult/a_reg[27] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode') 
 Path End Point   : fb/mult/a_reg[26] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode') 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                   Fall  1.5000 1.5000 0.0000 0.236327 5.81013  6.04646           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c22/A BUF_X8    Fall  1.5000 0.0000 0.0000          5.81013                                     F             | 
|    CTS_L1_tid1__c1_tid1__c22/Z BUF_X8    Fall  1.5190 0.0190 0.0050 0.466553 5.70005  6.16661           1       100      F    K        | 
|    regB/clk__CTS_1_PP_3                  Fall  1.5190 0.0000                                                                           | 
|    regB/CTS_L2_c_tid1_7/A      INV_X4    Fall  1.5190 0.0000 0.0050          5.70005                                     F             | 
|    regB/CTS_L2_c_tid1_7/ZN     INV_X4    Rise  1.5330 0.0140 0.0100 1.36873  10.8     12.1687           1       100      F    K        | 
|    regB/CTS_L3_c_tid1_6/A      INV_X8    Rise  1.5340 0.0010 0.0100          11.8107                                     F             | 
|    regB/CTS_L3_c_tid1_6/ZN     INV_X8    Fall  1.5470 0.0130 0.0090 8.76345  43.2     51.9635           4       100      F    K        | 
|    regB/clk__CTS_1_PP_2                  Fall  1.5470 0.0000                                                                           | 
|    fb/clk__CTS_1_PP_4                    Fall  1.5470 0.0000                                                                           | 
|    fb/mult/clk__CTS_1_PP_4               Fall  1.5470 0.0000                                                                           | 
|    fb/mult/CTS_L4_c_tid1_20/A  INV_X8    Fall  1.5490 0.0020 0.0090          10.8                                        F             | 
|    fb/mult/CTS_L4_c_tid1_20/ZN INV_X8    Rise  1.5790 0.0300 0.0250 24.9964  47.1042  72.1006           55      100      F    K        | 
| Data Path:                                                                                                                             | 
|    fb/mult/a_reg[27]/CK        DFF_X1    Rise  1.5830 0.0040 0.0250          0.949653                                    F             | 
|    fb/mult/a_reg[27]/Q         DFF_X1    Rise  1.6930 0.1100 0.0230 1.74154  7.21673  8.95827           4       100      F             | 
|    fb/mult/i_0_0_53/A1         AOI222_X1 Rise  1.6930 0.0000 0.0230          1.63668                                                   | 
|    fb/mult/i_0_0_53/ZN         AOI222_X1 Fall  1.7120 0.0190 0.0110 0.332702 1.54936  1.88206           1       100                    | 
|    fb/mult/i_0_0_52/A          INV_X1    Fall  1.7120 0.0000 0.0110          1.54936                                                   | 
|    fb/mult/i_0_0_52/ZN         INV_X1    Rise  1.7250 0.0130 0.0070 0.521647 1.06234  1.58399           1       100                    | 
|    fb/mult/a_reg[26]/D         DFF_X1    Rise  1.7250 0.0000 0.0070          1.14029                                     F             | 
------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to fb/mult/a_reg[26]/CK 


---------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell   Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                Fall  1.5000 1.5000 0.0000 0.236327 6.58518  6.82151           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c22/A BUF_X8 Fall  1.5000 0.0000 0.0000          5.81013                                     F             | 
|    CTS_L1_tid1__c1_tid1__c22/Z BUF_X8 Fall  1.5190 0.0190 0.0050 0.466553 6.25843  6.72498           1       100      F    K        | 
|    regB/clk__CTS_1_PP_3               Fall  1.5190 0.0000                                                                           | 
|    regB/CTS_L2_c_tid1_7/A      INV_X4 Fall  1.5190 0.0000 0.0050          5.70005                                     F             | 
|    regB/CTS_L2_c_tid1_7/ZN     INV_X4 Rise  1.5340 0.0150 0.0110 1.36873  11.8107  13.1794           1       100      F    K        | 
|    regB/CTS_L3_c_tid1_6/A      INV_X8 Rise  1.5350 0.0010 0.0110          11.8107                                     F             | 
|    regB/CTS_L3_c_tid1_6/ZN     INV_X8 Fall  1.5490 0.0140 0.0100 8.76346  47.2426  56.0061           4       100      F    K        | 
|    regB/clk__CTS_1_PP_2               Fall  1.5490 0.0000                                                                           | 
|    fb/clk__CTS_1_PP_4                 Fall  1.5490 0.0000                                                                           | 
|    fb/mult/clk__CTS_1_PP_4            Fall  1.5490 0.0000                                                                           | 
|    fb/mult/CTS_L4_c_tid1_20/A  INV_X8 Fall  1.5510 0.0020 0.0100          10.8                                        F             | 
|    fb/mult/CTS_L4_c_tid1_20/ZN INV_X8 Rise  1.5830 0.0320 0.0270 24.9964  52.2309  77.2274           55      100      F    K        | 
|    fb/mult/a_reg[26]/CK        DFF_X1 Rise  1.5890 0.0060 0.0270          0.949653                                    F             | 
---------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (fall edge) |  1.5000 1.5000 | 
| target clock cycle shift                  |  0.0000 1.5000 | 
| target clock propagated network latency   |  0.0890 1.5890 | 
| library hold check                        |  0.0140 1.6030 | 
| data required time                        |  1.6030        | 
|                                           |                | 
| data arrival time                         |  1.7250        | 
| data required time                        | -1.6030        | 
| pessimism                                 |  0.0020        | 
|                                           |                | 
| slack                                     |  0.1240        | 
--------------------------------------------------------------


 Timing Path to fb/mult/m_reg[19]/D 
  
 Path Start Point : regA/out_reg[19] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode') 
 Path End Point   : fb/mult/m_reg[19] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode') 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-----------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell    Edge Arrival Delay   Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                 Fall  1.5000  1.5000 0.0000             0.236327 5.81013  6.04646           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c22/A BUF_X8  Fall  1.5000  0.0000 0.0000                      5.81013                                     F             | 
|    CTS_L1_tid1__c1_tid1__c22/Z BUF_X8  Fall  1.5190  0.0190 0.0050             0.466553 5.70005  6.16661           1       100      F    K        | 
|    regB/clk__CTS_1_PP_3                Fall  1.5190  0.0000                                                                                       | 
|    regB/CTS_L2_c_tid1_7/A      INV_X4  Fall  1.5190  0.0000 0.0050                      5.70005                                     F             | 
|    regB/CTS_L2_c_tid1_7/ZN     INV_X4  Rise  1.5330  0.0140 0.0100             1.36873  10.8     12.1687           1       100      F    K        | 
|    regB/CTS_L3_c_tid1_6/A      INV_X8  Rise  1.5340  0.0010 0.0100                      11.8107                                     F             | 
|    regB/CTS_L3_c_tid1_6/ZN     INV_X8  Fall  1.5470  0.0130 0.0090             8.76345  43.2     51.9635           4       100      F    K        | 
|    regB/CTS_L4_c_tid1_5/A      INV_X8  Fall  1.5520  0.0050 0.0110                      10.8                                        F             | 
|    regB/CTS_L4_c_tid1_5/ZN     INV_X8  Rise  1.5760  0.0240 0.0180             14.8305  33.4011  48.2316           39      100      F    K        | 
|    regB/clk__CTS_1_PP_1                Rise  1.5760  0.0000                                                                                       | 
|    regA/clk__CTS_1_PP_1                Rise  1.5760  0.0000                                                                                       | 
| Data Path:                                                                                                                                        | 
|    regA/out_reg[19]/CK         DFF_X1  Rise  1.5780  0.0020 0.0180                      0.949653                                    F             | 
|    regA/out_reg[19]/Q          DFF_X1  Rise  1.6890  0.1110 0.0280             8.29045  2.2432   10.5336           2       100      F             | 
|    regA/out[19]                        Rise  1.6890  0.0000                                                                                       | 
|    fb/a[19]                            Rise  1.6890  0.0000                                                                                       | 
|    fb/mult/in1[19]                     Rise  1.6890  0.0000                                                                                       | 
|    fb/mult/i_0_0_120/B         MUX2_X1 Rise  1.6870 -0.0020 0.0280    -0.0030           0.944775                                                  | 
|    fb/mult/i_0_0_120/Z         MUX2_X1 Rise  1.7270  0.0400 0.0090             0.375229 1.06234  1.43757           1       100                    | 
|    fb/mult/m_reg[19]/D         DFF_X1  Rise  1.7270  0.0000 0.0090                      1.14029                                     F             | 
-----------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to fb/mult/m_reg[19]/CK 


---------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell   Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                Fall  1.5000 1.5000 0.0000 0.236327 6.58518  6.82151           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c22/A BUF_X8 Fall  1.5000 0.0000 0.0000          5.81013                                     F             | 
|    CTS_L1_tid1__c1_tid1__c22/Z BUF_X8 Fall  1.5190 0.0190 0.0050 0.466553 6.25843  6.72498           1       100      F    K        | 
|    regB/clk__CTS_1_PP_3               Fall  1.5190 0.0000                                                                           | 
|    regB/CTS_L2_c_tid1_7/A      INV_X4 Fall  1.5190 0.0000 0.0050          5.70005                                     F             | 
|    regB/CTS_L2_c_tid1_7/ZN     INV_X4 Rise  1.5340 0.0150 0.0110 1.36873  11.8107  13.1794           1       100      F    K        | 
|    regB/CTS_L3_c_tid1_6/A      INV_X8 Rise  1.5350 0.0010 0.0110          11.8107                                     F             | 
|    regB/CTS_L3_c_tid1_6/ZN     INV_X8 Fall  1.5490 0.0140 0.0100 8.76346  47.2426  56.0061           4       100      F    K        | 
|    regB/clk__CTS_1_PP_2               Fall  1.5490 0.0000                                                                           | 
|    fb/clk__CTS_1_PP_4                 Fall  1.5490 0.0000                                                                           | 
|    fb/mult/clk__CTS_1_PP_4            Fall  1.5490 0.0000                                                                           | 
|    fb/mult/CTS_L4_c_tid1_20/A  INV_X8 Fall  1.5510 0.0020 0.0100          10.8                                        F             | 
|    fb/mult/CTS_L4_c_tid1_20/ZN INV_X8 Rise  1.5830 0.0320 0.0270 24.9964  52.2309  77.2274           55      100      F    K        | 
|    fb/mult/m_reg[19]/CK        DFF_X1 Rise  1.5890 0.0060 0.0270          0.949653                                    F             | 
---------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (fall edge) |  1.5000 1.5000 | 
| target clock cycle shift                  |  0.0000 1.5000 | 
| target clock propagated network latency   |  0.0890 1.5890 | 
| library hold check                        |  0.0140 1.6030 | 
| data required time                        |  1.6030        | 
|                                           |                | 
| data arrival time                         |  1.7270        | 
| data required time                        | -1.6030        | 
| pessimism                                 |  0.0020        | 
|                                           |                | 
| slack                                     |  0.1260        | 
--------------------------------------------------------------


 Timing Path to fb/mult/m_reg[1]/D 
  
 Path Start Point : regA/out_reg[1] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode') 
 Path End Point   : fb/mult/m_reg[1] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode') 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell    Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                 Fall  1.5000 1.5000 0.0000 0.236327 5.81013  6.04646           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c22/A BUF_X8  Fall  1.5000 0.0000 0.0000          5.81013                                     F             | 
|    CTS_L1_tid1__c1_tid1__c22/Z BUF_X8  Fall  1.5190 0.0190 0.0050 0.466553 5.70005  6.16661           1       100      F    K        | 
|    regB/clk__CTS_1_PP_3                Fall  1.5190 0.0000                                                                           | 
|    regB/CTS_L2_c_tid1_7/A      INV_X4  Fall  1.5190 0.0000 0.0050          5.70005                                     F             | 
|    regB/CTS_L2_c_tid1_7/ZN     INV_X4  Rise  1.5330 0.0140 0.0100 1.36873  10.8     12.1687           1       100      F    K        | 
|    regB/CTS_L3_c_tid1_6/A      INV_X8  Rise  1.5340 0.0010 0.0100          11.8107                                     F             | 
|    regB/CTS_L3_c_tid1_6/ZN     INV_X8  Fall  1.5470 0.0130 0.0090 8.76345  43.2     51.9635           4       100      F    K        | 
|    regB/clk__CTS_1_PP_2                Fall  1.5470 0.0000                                                                           | 
|    regA/clk__CTS_1_PP_4                Fall  1.5470 0.0000                                                                           | 
|    regA/CTS_L4_c_tid1_4/A      INV_X8  Fall  1.5540 0.0070 0.0110          10.8                                        F             | 
|    regA/CTS_L4_c_tid1_4/ZN     INV_X8  Rise  1.5840 0.0300 0.0230 23.8053  43.6784  67.4838           51      100      F    K        | 
| Data Path:                                                                                                                           | 
|    regA/out_reg[1]/CK          DFF_X1  Rise  1.5850 0.0010 0.0230          0.949653                                    F             | 
|    regA/out_reg[1]/Q           DFF_X1  Rise  1.6870 0.1020 0.0160 3.18185  2.45393  5.63578           2       100      F             | 
|    regA/out[1]                         Rise  1.6870 0.0000                                                                           | 
|    fb/a[1]                             Rise  1.6870 0.0000                                                                           | 
|    fb/mult/in1[1]                      Rise  1.6870 0.0000                                                                           | 
|    fb/mult/i_0_0_102/B         MUX2_X1 Rise  1.6870 0.0000 0.0160          0.944775                                                  | 
|    fb/mult/i_0_0_102/Z         MUX2_X1 Rise  1.7230 0.0360 0.0080 0.250813 1.06234  1.31316           1       100                    | 
|    fb/mult/m_reg[1]/D          DFF_X1  Rise  1.7230 0.0000 0.0080          1.14029                                     F             | 
----------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to fb/mult/m_reg[1]/CK 


---------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell   Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                Fall  1.5000 1.5000 0.0000 0.236327 6.58518  6.82151           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c22/A BUF_X8 Fall  1.5000 0.0000 0.0000          5.81013                                     F             | 
|    CTS_L1_tid1__c1_tid1__c22/Z BUF_X8 Fall  1.5190 0.0190 0.0050 0.466553 6.25843  6.72498           1       100      F    K        | 
|    regB/clk__CTS_1_PP_3               Fall  1.5190 0.0000                                                                           | 
|    regB/CTS_L2_c_tid1_7/A      INV_X4 Fall  1.5190 0.0000 0.0050          5.70005                                     F             | 
|    regB/CTS_L2_c_tid1_7/ZN     INV_X4 Rise  1.5340 0.0150 0.0110 1.36873  11.8107  13.1794           1       100      F    K        | 
|    regB/CTS_L3_c_tid1_6/A      INV_X8 Rise  1.5350 0.0010 0.0110          11.8107                                     F             | 
|    regB/CTS_L3_c_tid1_6/ZN     INV_X8 Fall  1.5490 0.0140 0.0100 8.76346  47.2426  56.0061           4       100      F    K        | 
|    regB/clk__CTS_1_PP_2               Fall  1.5490 0.0000                                                                           | 
|    fb/clk__CTS_1_PP_4                 Fall  1.5490 0.0000                                                                           | 
|    fb/mult/clk__CTS_1_PP_4            Fall  1.5490 0.0000                                                                           | 
|    fb/mult/CTS_L4_c_tid1_20/A  INV_X8 Fall  1.5510 0.0020 0.0100          10.8                                        F             | 
|    fb/mult/CTS_L4_c_tid1_20/ZN INV_X8 Rise  1.5830 0.0320 0.0270 24.9964  52.2309  77.2274           55      100      F    K        | 
|    fb/mult/m_reg[1]/CK         DFF_X1 Rise  1.5850 0.0020 0.0270          0.949653                                    F             | 
---------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (fall edge) |  1.5000 1.5000 | 
| target clock cycle shift                  |  0.0000 1.5000 | 
| target clock propagated network latency   |  0.0850 1.5850 | 
| library hold check                        |  0.0130 1.5980 | 
| data required time                        |  1.5980        | 
|                                           |                | 
| data arrival time                         |  1.7230        | 
| data required time                        | -1.5980        | 
| pessimism                                 |  0.0020        | 
|                                           |                | 
| slack                                     |  0.1270        | 
--------------------------------------------------------------


 Timing Path to fb/mult/a_reg[28]/D 
  
 Path Start Point : fb/mult/a_reg[29] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode') 
 Path End Point   : fb/mult/a_reg[28] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode') 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell      Edge Arrival Delay   Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                   Fall  1.5000  1.5000 0.0000             0.236327 5.81013  6.04646           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c22/A BUF_X8    Fall  1.5000  0.0000 0.0000                      5.81013                                     F             | 
|    CTS_L1_tid1__c1_tid1__c22/Z BUF_X8    Fall  1.5190  0.0190 0.0050             0.466553 5.70005  6.16661           1       100      F    K        | 
|    regB/clk__CTS_1_PP_3                  Fall  1.5190  0.0000                                                                                       | 
|    regB/CTS_L2_c_tid1_7/A      INV_X4    Fall  1.5190  0.0000 0.0050                      5.70005                                     F             | 
|    regB/CTS_L2_c_tid1_7/ZN     INV_X4    Rise  1.5330  0.0140 0.0100             1.36873  10.8     12.1687           1       100      F    K        | 
|    regB/CTS_L3_c_tid1_6/A      INV_X8    Rise  1.5340  0.0010 0.0100                      11.8107                                     F             | 
|    regB/CTS_L3_c_tid1_6/ZN     INV_X8    Fall  1.5470  0.0130 0.0090             8.76345  43.2     51.9635           4       100      F    K        | 
|    regB/clk__CTS_1_PP_2                  Fall  1.5470  0.0000                                                                                       | 
|    fb/clk__CTS_1_PP_4                    Fall  1.5470  0.0000                                                                                       | 
|    fb/mult/clk__CTS_1_PP_4               Fall  1.5470  0.0000                                                                                       | 
|    fb/mult/CTS_L4_c_tid1_20/A  INV_X8    Fall  1.5490  0.0020 0.0090                      10.8                                        F             | 
|    fb/mult/CTS_L4_c_tid1_20/ZN INV_X8    Rise  1.5790  0.0300 0.0250             24.9964  47.1042  72.1006           55      100      F    K        | 
| Data Path:                                                                                                                                          | 
|    fb/mult/a_reg[29]/CK        DFF_X1    Rise  1.5790  0.0000 0.0250                      0.949653                                    F             | 
|    fb/mult/a_reg[29]/Q         DFF_X1    Rise  1.6930  0.1140 0.0270             2.13186  8.53626  10.6681           4       100      F             | 
|    fb/mult/i_0_0_57/A1         AOI222_X1 Rise  1.6920 -0.0010 0.0270    -0.0010           1.63668                                                   | 
|    fb/mult/i_0_0_57/ZN         AOI222_X1 Fall  1.7110  0.0190 0.0120             0.216557 1.54936  1.76592           1       100                    | 
|    fb/mult/i_0_0_56/A          INV_X1    Fall  1.7110  0.0000 0.0120                      1.54936                                                   | 
|    fb/mult/i_0_0_56/ZN         INV_X1    Rise  1.7250  0.0140 0.0070             0.472187 1.06234  1.53453           1       100                    | 
|    fb/mult/a_reg[28]/D         DFF_X1    Rise  1.7250  0.0000 0.0070                      1.14029                                     F             | 
-------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to fb/mult/a_reg[28]/CK 


---------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell   Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                Fall  1.5000 1.5000 0.0000 0.236327 6.58518  6.82151           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c22/A BUF_X8 Fall  1.5000 0.0000 0.0000          5.81013                                     F             | 
|    CTS_L1_tid1__c1_tid1__c22/Z BUF_X8 Fall  1.5190 0.0190 0.0050 0.466553 6.25843  6.72498           1       100      F    K        | 
|    regB/clk__CTS_1_PP_3               Fall  1.5190 0.0000                                                                           | 
|    regB/CTS_L2_c_tid1_7/A      INV_X4 Fall  1.5190 0.0000 0.0050          5.70005                                     F             | 
|    regB/CTS_L2_c_tid1_7/ZN     INV_X4 Rise  1.5340 0.0150 0.0110 1.36873  11.8107  13.1794           1       100      F    K        | 
|    regB/CTS_L3_c_tid1_6/A      INV_X8 Rise  1.5350 0.0010 0.0110          11.8107                                     F             | 
|    regB/CTS_L3_c_tid1_6/ZN     INV_X8 Fall  1.5490 0.0140 0.0100 8.76346  47.2426  56.0061           4       100      F    K        | 
|    regB/clk__CTS_1_PP_2               Fall  1.5490 0.0000                                                                           | 
|    fb/clk__CTS_1_PP_4                 Fall  1.5490 0.0000                                                                           | 
|    fb/mult/clk__CTS_1_PP_4            Fall  1.5490 0.0000                                                                           | 
|    fb/mult/CTS_L4_c_tid1_20/A  INV_X8 Fall  1.5510 0.0020 0.0100          10.8                                        F             | 
|    fb/mult/CTS_L4_c_tid1_20/ZN INV_X8 Rise  1.5830 0.0320 0.0270 24.9964  52.2309  77.2274           55      100      F    K        | 
|    fb/mult/a_reg[28]/CK        DFF_X1 Rise  1.5860 0.0030 0.0270          0.949653                                    F             | 
---------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (fall edge) |  1.5000 1.5000 | 
| target clock cycle shift                  |  0.0000 1.5000 | 
| target clock propagated network latency   |  0.0860 1.5860 | 
| library hold check                        |  0.0140 1.6000 | 
| data required time                        |  1.6000        | 
|                                           |                | 
| data arrival time                         |  1.7250        | 
| data required time                        | -1.6000        | 
| pessimism                                 |  0.0020        | 
|                                           |                | 
| slack                                     |  0.1270        | 
--------------------------------------------------------------


 Timing Path to fb/mult/m_reg[17]/D 
  
 Path Start Point : regA/out_reg[17] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode') 
 Path End Point   : fb/mult/m_reg[17] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode') 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell    Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                 Fall  1.5000 1.5000 0.0000 0.236327 5.81013  6.04646           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c22/A BUF_X8  Fall  1.5000 0.0000 0.0000          5.81013                                     F             | 
|    CTS_L1_tid1__c1_tid1__c22/Z BUF_X8  Fall  1.5190 0.0190 0.0050 0.466553 5.70005  6.16661           1       100      F    K        | 
|    regB/clk__CTS_1_PP_3                Fall  1.5190 0.0000                                                                           | 
|    regB/CTS_L2_c_tid1_7/A      INV_X4  Fall  1.5190 0.0000 0.0050          5.70005                                     F             | 
|    regB/CTS_L2_c_tid1_7/ZN     INV_X4  Rise  1.5330 0.0140 0.0100 1.36873  10.8     12.1687           1       100      F    K        | 
|    regB/CTS_L3_c_tid1_6/A      INV_X8  Rise  1.5340 0.0010 0.0100          11.8107                                     F             | 
|    regB/CTS_L3_c_tid1_6/ZN     INV_X8  Fall  1.5470 0.0130 0.0090 8.76345  43.2     51.9635           4       100      F    K        | 
|    regB/clk__CTS_1_PP_2                Fall  1.5470 0.0000                                                                           | 
|    fb/clk__CTS_1_PP_4                  Fall  1.5470 0.0000                                                                           | 
|    fb/mult/clk__CTS_1_PP_4             Fall  1.5470 0.0000                                                                           | 
|    fb/mult/CTS_L4_c_tid1_20/A  INV_X8  Fall  1.5490 0.0020 0.0090          10.8                                        F             | 
|    fb/mult/CTS_L4_c_tid1_20/ZN INV_X8  Rise  1.5790 0.0300 0.0250 24.9964  47.1042  72.1006           55      100      F    K        | 
|    fb/mult/clk__CTS_1_PP_3             Rise  1.5790 0.0000                                                                           | 
|    fb/clk__CTS_1_PP_3                  Rise  1.5790 0.0000                                                                           | 
|    regA/clk__CTS_1_PP_3                Rise  1.5790 0.0000                                                                           | 
| Data Path:                                                                                                                           | 
|    regA/out_reg[17]/CK         DFF_X1  Rise  1.5830 0.0040 0.0250          0.949653                                    F             | 
|    regA/out_reg[17]/Q          DFF_X1  Rise  1.6900 0.1070 0.0200 5.28665  2.38962  7.67628           2       100      F             | 
|    regA/out[17]                        Rise  1.6900 0.0000                                                                           | 
|    fb/a[17]                            Rise  1.6900 0.0000                                                                           | 
|    fb/mult/in1[17]                     Rise  1.6900 0.0000                                                                           | 
|    fb/mult/i_0_0_118/B         MUX2_X1 Rise  1.6900 0.0000 0.0200          0.944775                                                  | 
|    fb/mult/i_0_0_118/Z         MUX2_X1 Rise  1.7270 0.0370 0.0080 0.223456 1.06234  1.2858            1       100                    | 
|    fb/mult/m_reg[17]/D         DFF_X1  Rise  1.7270 0.0000 0.0080          1.14029                                     F             | 
----------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to fb/mult/m_reg[17]/CK 


---------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell   Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                Fall  1.5000 1.5000 0.0000 0.236327 6.58518  6.82151           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c22/A BUF_X8 Fall  1.5000 0.0000 0.0000          5.81013                                     F             | 
|    CTS_L1_tid1__c1_tid1__c22/Z BUF_X8 Fall  1.5190 0.0190 0.0050 0.466553 6.25843  6.72498           1       100      F    K        | 
|    regB/clk__CTS_1_PP_3               Fall  1.5190 0.0000                                                                           | 
|    regB/CTS_L2_c_tid1_7/A      INV_X4 Fall  1.5190 0.0000 0.0050          5.70005                                     F             | 
|    regB/CTS_L2_c_tid1_7/ZN     INV_X4 Rise  1.5340 0.0150 0.0110 1.36873  11.8107  13.1794           1       100      F    K        | 
|    regB/CTS_L3_c_tid1_6/A      INV_X8 Rise  1.5350 0.0010 0.0110          11.8107                                     F             | 
|    regB/CTS_L3_c_tid1_6/ZN     INV_X8 Fall  1.5490 0.0140 0.0100 8.76346  47.2426  56.0061           4       100      F    K        | 
|    regB/clk__CTS_1_PP_2               Fall  1.5490 0.0000                                                                           | 
|    fb/clk__CTS_1_PP_4                 Fall  1.5490 0.0000                                                                           | 
|    fb/mult/clk__CTS_1_PP_4            Fall  1.5490 0.0000                                                                           | 
|    fb/mult/CTS_L4_c_tid1_20/A  INV_X8 Fall  1.5510 0.0020 0.0100          10.8                                        F             | 
|    fb/mult/CTS_L4_c_tid1_20/ZN INV_X8 Rise  1.5830 0.0320 0.0270 24.9964  52.2309  77.2274           55      100      F    K        | 
|    fb/mult/m_reg[17]/CK        DFF_X1 Rise  1.5880 0.0050 0.0270          0.949653                                    F             | 
---------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (fall edge) |  1.5000 1.5000 | 
| target clock cycle shift                  |  0.0000 1.5000 | 
| target clock propagated network latency   |  0.0880 1.5880 | 
| library hold check                        |  0.0140 1.6020 | 
| data required time                        |  1.6020        | 
|                                           |                | 
| data arrival time                         |  1.7270        | 
| data required time                        | -1.6020        | 
| pessimism                                 |  0.0020        | 
|                                           |                | 
| slack                                     |  0.1270        | 
--------------------------------------------------------------


 Timing Path to fb/mult/a_reg[29]/D 
  
 Path Start Point : fb/mult/a_reg[30] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode') 
 Path End Point   : fb/mult/a_reg[29] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode') 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-----------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell     Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                  Fall  1.5000 1.5000 0.0000 0.236327 5.81013  6.04646           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c22/A BUF_X8   Fall  1.5000 0.0000 0.0000          5.81013                                     F             | 
|    CTS_L1_tid1__c1_tid1__c22/Z BUF_X8   Fall  1.5190 0.0190 0.0050 0.466553 5.70005  6.16661           1       100      F    K        | 
|    regB/clk__CTS_1_PP_3                 Fall  1.5190 0.0000                                                                           | 
|    regB/CTS_L2_c_tid1_7/A      INV_X4   Fall  1.5190 0.0000 0.0050          5.70005                                     F             | 
|    regB/CTS_L2_c_tid1_7/ZN     INV_X4   Rise  1.5330 0.0140 0.0100 1.36873  10.8     12.1687           1       100      F    K        | 
|    regB/CTS_L3_c_tid1_6/A      INV_X8   Rise  1.5340 0.0010 0.0100          11.8107                                     F             | 
|    regB/CTS_L3_c_tid1_6/ZN     INV_X8   Fall  1.5470 0.0130 0.0090 8.76345  43.2     51.9635           4       100      F    K        | 
|    regB/clk__CTS_1_PP_2                 Fall  1.5470 0.0000                                                                           | 
|    fb/clk__CTS_1_PP_4                   Fall  1.5470 0.0000                                                                           | 
|    fb/mult/clk__CTS_1_PP_4              Fall  1.5470 0.0000                                                                           | 
|    fb/mult/CTS_L4_c_tid1_20/A  INV_X8   Fall  1.5490 0.0020 0.0090          10.8                                        F             | 
|    fb/mult/CTS_L4_c_tid1_20/ZN INV_X8   Rise  1.5790 0.0300 0.0250 24.9964  47.1042  72.1006           55      100      F    K        | 
| Data Path:                                                                                                                            | 
|    fb/mult/a_reg[30]/CK        DFF_X1   Rise  1.5800 0.0010 0.0250          0.949653                                    F             | 
|    fb/mult/a_reg[30]/Q         DFF_X1   Fall  1.6830 0.1030 0.0160 1.61498  10.0836  11.6986           5       100      F             | 
|    fb/mult/i_0_0_62/A1         NAND2_X1 Fall  1.6830 0.0000 0.0160          1.5292                                                    | 
|    fb/mult/i_0_0_62/ZN         NAND2_X1 Rise  1.7050 0.0220 0.0120 0.300648 3.05839  3.35904           2       100                    | 
|    fb/mult/i_0_0_58/A1         NAND2_X1 Rise  1.7050 0.0000 0.0120          1.59903                                                   | 
|    fb/mult/i_0_0_58/ZN         NAND2_X1 Fall  1.7170 0.0120 0.0060 0.225047 1.06234  1.28739           1       100                    | 
|    fb/mult/a_reg[29]/D         DFF_X1   Fall  1.7170 0.0000 0.0060          1.06234                                     F             | 
-----------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to fb/mult/a_reg[29]/CK 


---------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell   Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                Fall  1.5000 1.5000 0.0000 0.236327 6.58518  6.82151           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c22/A BUF_X8 Fall  1.5000 0.0000 0.0000          5.81013                                     F             | 
|    CTS_L1_tid1__c1_tid1__c22/Z BUF_X8 Fall  1.5190 0.0190 0.0050 0.466553 6.25843  6.72498           1       100      F    K        | 
|    regB/clk__CTS_1_PP_3               Fall  1.5190 0.0000                                                                           | 
|    regB/CTS_L2_c_tid1_7/A      INV_X4 Fall  1.5190 0.0000 0.0050          5.70005                                     F             | 
|    regB/CTS_L2_c_tid1_7/ZN     INV_X4 Rise  1.5340 0.0150 0.0110 1.36873  11.8107  13.1794           1       100      F    K        | 
|    regB/CTS_L3_c_tid1_6/A      INV_X8 Rise  1.5350 0.0010 0.0110          11.8107                                     F             | 
|    regB/CTS_L3_c_tid1_6/ZN     INV_X8 Fall  1.5490 0.0140 0.0100 8.76346  47.2426  56.0061           4       100      F    K        | 
|    regB/clk__CTS_1_PP_2               Fall  1.5490 0.0000                                                                           | 
|    fb/clk__CTS_1_PP_4                 Fall  1.5490 0.0000                                                                           | 
|    fb/mult/clk__CTS_1_PP_4            Fall  1.5490 0.0000                                                                           | 
|    fb/mult/CTS_L4_c_tid1_20/A  INV_X8 Fall  1.5510 0.0020 0.0100          10.8                                        F             | 
|    fb/mult/CTS_L4_c_tid1_20/ZN INV_X8 Rise  1.5830 0.0320 0.0270 24.9964  52.2309  77.2274           55      100      F    K        | 
|    fb/mult/a_reg[29]/CK        DFF_X1 Rise  1.5840 0.0010 0.0270          0.949653                                    F             | 
---------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (fall edge) |  1.5000 1.5000 | 
| target clock cycle shift                  |  0.0000 1.5000 | 
| target clock propagated network latency   |  0.0840 1.5840 | 
| library hold check                        |  0.0070 1.5910 | 
| data required time                        |  1.5910        | 
|                                           |                | 
| data arrival time                         |  1.7170        | 
| data required time                        | -1.5910        | 
| pessimism                                 |  0.0020        | 
|                                           |                | 
| slack                                     |  0.1280        | 
--------------------------------------------------------------


 Timing Path to fb/mult/a_reg[30]/D 
  
 Path Start Point : fb/mult/a_reg[30] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode') 
 Path End Point   : fb/mult/a_reg[30] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode') 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-----------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell     Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                  Fall  1.5000 1.5000 0.0000 0.236327 5.81013  6.04646           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c22/A BUF_X8   Fall  1.5000 0.0000 0.0000          5.81013                                     F             | 
|    CTS_L1_tid1__c1_tid1__c22/Z BUF_X8   Fall  1.5190 0.0190 0.0050 0.466553 5.70005  6.16661           1       100      F    K        | 
|    regB/clk__CTS_1_PP_3                 Fall  1.5190 0.0000                                                                           | 
|    regB/CTS_L2_c_tid1_7/A      INV_X4   Fall  1.5190 0.0000 0.0050          5.70005                                     F             | 
|    regB/CTS_L2_c_tid1_7/ZN     INV_X4   Rise  1.5330 0.0140 0.0100 1.36873  10.8     12.1687           1       100      F    K        | 
|    regB/CTS_L3_c_tid1_6/A      INV_X8   Rise  1.5340 0.0010 0.0100          11.8107                                     F             | 
|    regB/CTS_L3_c_tid1_6/ZN     INV_X8   Fall  1.5470 0.0130 0.0090 8.76345  43.2     51.9635           4       100      F    K        | 
|    regB/clk__CTS_1_PP_2                 Fall  1.5470 0.0000                                                                           | 
|    fb/clk__CTS_1_PP_4                   Fall  1.5470 0.0000                                                                           | 
|    fb/mult/clk__CTS_1_PP_4              Fall  1.5470 0.0000                                                                           | 
|    fb/mult/CTS_L4_c_tid1_20/A  INV_X8   Fall  1.5490 0.0020 0.0090          10.8                                        F             | 
|    fb/mult/CTS_L4_c_tid1_20/ZN INV_X8   Rise  1.5790 0.0300 0.0250 24.9964  47.1042  72.1006           55      100      F    K        | 
| Data Path:                                                                                                                            | 
|    fb/mult/a_reg[30]/CK        DFF_X1   Rise  1.5800 0.0010 0.0250          0.949653                                    F             | 
|    fb/mult/a_reg[30]/Q         DFF_X1   Fall  1.6830 0.1030 0.0160 1.61498  10.0836  11.6986           5       100      F             | 
|    fb/mult/i_0_0_62/A1         NAND2_X1 Fall  1.6830 0.0000 0.0160          1.5292                                                    | 
|    fb/mult/i_0_0_62/ZN         NAND2_X1 Rise  1.7050 0.0220 0.0120 0.300648 3.05839  3.35904           2       100                    | 
|    fb/mult/i_0_0_60/A1         NAND2_X1 Rise  1.7050 0.0000 0.0120          1.59903                                                   | 
|    fb/mult/i_0_0_60/ZN         NAND2_X1 Fall  1.7180 0.0130 0.0070 0.566184 1.06234  1.62853           1       100                    | 
|    fb/mult/a_reg[30]/D         DFF_X1   Fall  1.7180 0.0000 0.0070          1.06234                                     F             | 
-----------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to fb/mult/a_reg[30]/CK 


---------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell   Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                Fall  1.5000 1.5000 0.0000 0.236327 6.58518  6.82151           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c22/A BUF_X8 Fall  1.5000 0.0000 0.0000          5.81013                                     F             | 
|    CTS_L1_tid1__c1_tid1__c22/Z BUF_X8 Fall  1.5190 0.0190 0.0050 0.466553 6.25843  6.72498           1       100      F    K        | 
|    regB/clk__CTS_1_PP_3               Fall  1.5190 0.0000                                                                           | 
|    regB/CTS_L2_c_tid1_7/A      INV_X4 Fall  1.5190 0.0000 0.0050          5.70005                                     F             | 
|    regB/CTS_L2_c_tid1_7/ZN     INV_X4 Rise  1.5340 0.0150 0.0110 1.36873  11.8107  13.1794           1       100      F    K        | 
|    regB/CTS_L3_c_tid1_6/A      INV_X8 Rise  1.5350 0.0010 0.0110          11.8107                                     F             | 
|    regB/CTS_L3_c_tid1_6/ZN     INV_X8 Fall  1.5490 0.0140 0.0100 8.76346  47.2426  56.0061           4       100      F    K        | 
|    regB/clk__CTS_1_PP_2               Fall  1.5490 0.0000                                                                           | 
|    fb/clk__CTS_1_PP_4                 Fall  1.5490 0.0000                                                                           | 
|    fb/mult/clk__CTS_1_PP_4            Fall  1.5490 0.0000                                                                           | 
|    fb/mult/CTS_L4_c_tid1_20/A  INV_X8 Fall  1.5510 0.0020 0.0100          10.8                                        F             | 
|    fb/mult/CTS_L4_c_tid1_20/ZN INV_X8 Rise  1.5830 0.0320 0.0270 24.9964  52.2309  77.2274           55      100      F    K        | 
|    fb/mult/a_reg[30]/CK        DFF_X1 Rise  1.5850 0.0020 0.0270          0.949653                                    F             | 
---------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (fall edge) |  1.5000 1.5000 | 
| target clock cycle shift                  |  0.0000 1.5000 | 
| target clock propagated network latency   |  0.0850 1.5850 | 
| library hold check                        |  0.0070 1.5920 | 
| data required time                        |  1.5920        | 
|                                           |                | 
| data arrival time                         |  1.7180        | 
| data required time                        | -1.5920        | 
| pessimism                                 |  0.0020        | 
|                                           |                | 
| slack                                     |  0.1280        | 
--------------------------------------------------------------


 Timing Path to fb/mult/m_reg[7]/D 
  
 Path Start Point : regA/out_reg[7] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode') 
 Path End Point   : fb/mult/m_reg[7] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode') 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell    Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                 Fall  1.5000 1.5000 0.0000 0.236327 5.81013  6.04646           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c22/A BUF_X8  Fall  1.5000 0.0000 0.0000          5.81013                                     F             | 
|    CTS_L1_tid1__c1_tid1__c22/Z BUF_X8  Fall  1.5190 0.0190 0.0050 0.466553 5.70005  6.16661           1       100      F    K        | 
|    regB/clk__CTS_1_PP_3                Fall  1.5190 0.0000                                                                           | 
|    regB/CTS_L2_c_tid1_7/A      INV_X4  Fall  1.5190 0.0000 0.0050          5.70005                                     F             | 
|    regB/CTS_L2_c_tid1_7/ZN     INV_X4  Rise  1.5330 0.0140 0.0100 1.36873  10.8     12.1687           1       100      F    K        | 
|    regB/CTS_L3_c_tid1_6/A      INV_X8  Rise  1.5340 0.0010 0.0100          11.8107                                     F             | 
|    regB/CTS_L3_c_tid1_6/ZN     INV_X8  Fall  1.5470 0.0130 0.0090 8.76345  43.2     51.9635           4       100      F    K        | 
|    regB/clk__CTS_1_PP_2                Fall  1.5470 0.0000                                                                           | 
|    regA/clk__CTS_1_PP_4                Fall  1.5470 0.0000                                                                           | 
|    regA/CTS_L4_c_tid1_4/A      INV_X8  Fall  1.5540 0.0070 0.0110          10.8                                        F             | 
|    regA/CTS_L4_c_tid1_4/ZN     INV_X8  Rise  1.5840 0.0300 0.0230 23.8053  43.6784  67.4838           51      100      F    K        | 
| Data Path:                                                                                                                           | 
|    regA/out_reg[7]/CK          DFF_X1  Rise  1.5860 0.0020 0.0230          0.949653                                    F             | 
|    regA/out_reg[7]/Q           DFF_X1  Rise  1.6880 0.1020 0.0160 3.12542  2.2432   5.36862           2       100      F             | 
|    regA/out[7]                         Rise  1.6880 0.0000                                                                           | 
|    fb/a[7]                             Rise  1.6880 0.0000                                                                           | 
|    fb/mult/in1[7]                      Rise  1.6880 0.0000                                                                           | 
|    fb/mult/i_0_0_108/B         MUX2_X1 Rise  1.6880 0.0000 0.0160          0.944775                                                  | 
|    fb/mult/i_0_0_108/Z         MUX2_X1 Rise  1.7240 0.0360 0.0080 0.261407 1.06234  1.32375           1       100                    | 
|    fb/mult/m_reg[7]/D          DFF_X1  Rise  1.7240 0.0000 0.0080          1.14029                                     F             | 
----------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to fb/mult/m_reg[7]/CK 


---------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell   Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                Fall  1.5000 1.5000 0.0000 0.236327 6.58518  6.82151           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c22/A BUF_X8 Fall  1.5000 0.0000 0.0000          5.81013                                     F             | 
|    CTS_L1_tid1__c1_tid1__c22/Z BUF_X8 Fall  1.5190 0.0190 0.0050 0.466553 6.25843  6.72498           1       100      F    K        | 
|    regB/clk__CTS_1_PP_3               Fall  1.5190 0.0000                                                                           | 
|    regB/CTS_L2_c_tid1_7/A      INV_X4 Fall  1.5190 0.0000 0.0050          5.70005                                     F             | 
|    regB/CTS_L2_c_tid1_7/ZN     INV_X4 Rise  1.5340 0.0150 0.0110 1.36873  11.8107  13.1794           1       100      F    K        | 
|    regB/CTS_L3_c_tid1_6/A      INV_X8 Rise  1.5350 0.0010 0.0110          11.8107                                     F             | 
|    regB/CTS_L3_c_tid1_6/ZN     INV_X8 Fall  1.5490 0.0140 0.0100 8.76346  47.2426  56.0061           4       100      F    K        | 
|    regB/clk__CTS_1_PP_2               Fall  1.5490 0.0000                                                                           | 
|    fb/clk__CTS_1_PP_4                 Fall  1.5490 0.0000                                                                           | 
|    fb/mult/clk__CTS_1_PP_4            Fall  1.5490 0.0000                                                                           | 
|    fb/mult/CTS_L4_c_tid1_20/A  INV_X8 Fall  1.5510 0.0020 0.0100          10.8                                        F             | 
|    fb/mult/CTS_L4_c_tid1_20/ZN INV_X8 Rise  1.5830 0.0320 0.0270 24.9964  52.2309  77.2274           55      100      F    K        | 
|    fb/mult/m_reg[7]/CK         DFF_X1 Rise  1.5850 0.0020 0.0270          0.949653                                    F             | 
---------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (fall edge) |  1.5000 1.5000 | 
| target clock cycle shift                  |  0.0000 1.5000 | 
| target clock propagated network latency   |  0.0850 1.5850 | 
| library hold check                        |  0.0130 1.5980 | 
| data required time                        |  1.5980        | 
|                                           |                | 
| data arrival time                         |  1.7240        | 
| data required time                        | -1.5980        | 
| pessimism                                 |  0.0020        | 
|                                           |                | 
| slack                                     |  0.1280        | 
--------------------------------------------------------------


 Timing Path to fb/mult/out_reg[47]/D 
  
 Path Start Point : fb/mult/a_reg[16] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode') 
 Path End Point   : fb/mult/out_reg[47] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode') 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                   Fall  1.5000 1.5000 0.0000 0.236327 5.81013  6.04646           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c22/A BUF_X8    Fall  1.5000 0.0000 0.0000          5.81013                                     F             | 
|    CTS_L1_tid1__c1_tid1__c22/Z BUF_X8    Fall  1.5190 0.0190 0.0050 0.466553 5.70005  6.16661           1       100      F    K        | 
|    regB/clk__CTS_1_PP_3                  Fall  1.5190 0.0000                                                                           | 
|    regB/CTS_L2_c_tid1_7/A      INV_X4    Fall  1.5190 0.0000 0.0050          5.70005                                     F             | 
|    regB/CTS_L2_c_tid1_7/ZN     INV_X4    Rise  1.5330 0.0140 0.0100 1.36873  10.8     12.1687           1       100      F    K        | 
|    regB/CTS_L3_c_tid1_6/A      INV_X8    Rise  1.5340 0.0010 0.0100          11.8107                                     F             | 
|    regB/CTS_L3_c_tid1_6/ZN     INV_X8    Fall  1.5470 0.0130 0.0090 8.76345  43.2     51.9635           4       100      F    K        | 
|    regB/clk__CTS_1_PP_2                  Fall  1.5470 0.0000                                                                           | 
|    fb/clk__CTS_1_PP_4                    Fall  1.5470 0.0000                                                                           | 
|    fb/mult/clk__CTS_1_PP_4               Fall  1.5470 0.0000                                                                           | 
|    fb/mult/CTS_L4_c_tid1_20/A  INV_X8    Fall  1.5490 0.0020 0.0090          10.8                                        F             | 
|    fb/mult/CTS_L4_c_tid1_20/ZN INV_X8    Rise  1.5790 0.0300 0.0250 24.9964  47.1042  72.1006           55      100      F    K        | 
| Data Path:                                                                                                                             | 
|    fb/mult/a_reg[16]/CK        DFF_X1    Rise  1.5840 0.0050 0.0250          0.949653                                    F             | 
|    fb/mult/a_reg[16]/Q         DFF_X1    Rise  1.6960 0.1120 0.0250 1.46419  8.43044  9.89464           4       100      F             | 
|    fb/mult/i_0_0_31/A1         AOI222_X1 Rise  1.6960 0.0000 0.0250          1.63668                                                   | 
|    fb/mult/i_0_0_31/ZN         AOI222_X1 Fall  1.7160 0.0200 0.0120 0.563836 1.54936  2.1132            1       100                    | 
|    fb/mult/i_0_0_30/A          INV_X1    Fall  1.7160 0.0000 0.0120          1.54936                                                   | 
|    fb/mult/i_0_0_30/ZN         INV_X1    Rise  1.7290 0.0130 0.0070 0.311416 1.06234  1.37376           1       100                    | 
|    fb/mult/out_reg[47]/D       DFF_X1    Rise  1.7290 0.0000 0.0070          1.14029                                     F             | 
------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to fb/mult/out_reg[47]/CK 


---------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell   Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                Fall  1.5000 1.5000 0.0000 0.236327 6.58518  6.82151           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c22/A BUF_X8 Fall  1.5000 0.0000 0.0000          5.81013                                     F             | 
|    CTS_L1_tid1__c1_tid1__c22/Z BUF_X8 Fall  1.5190 0.0190 0.0050 0.466553 6.25843  6.72498           1       100      F    K        | 
|    regB/clk__CTS_1_PP_3               Fall  1.5190 0.0000                                                                           | 
|    regB/CTS_L2_c_tid1_7/A      INV_X4 Fall  1.5190 0.0000 0.0050          5.70005                                     F             | 
|    regB/CTS_L2_c_tid1_7/ZN     INV_X4 Rise  1.5340 0.0150 0.0110 1.36873  11.8107  13.1794           1       100      F    K        | 
|    regB/CTS_L3_c_tid1_6/A      INV_X8 Rise  1.5350 0.0010 0.0110          11.8107                                     F             | 
|    regB/CTS_L3_c_tid1_6/ZN     INV_X8 Fall  1.5490 0.0140 0.0100 8.76346  47.2426  56.0061           4       100      F    K        | 
|    regB/clk__CTS_1_PP_2               Fall  1.5490 0.0000                                                                           | 
|    fb/clk__CTS_1_PP_4                 Fall  1.5490 0.0000                                                                           | 
|    fb/mult/clk__CTS_1_PP_4            Fall  1.5490 0.0000                                                                           | 
|    fb/mult/CTS_L4_c_tid1_20/A  INV_X8 Fall  1.5510 0.0020 0.0100          10.8                                        F             | 
|    fb/mult/CTS_L4_c_tid1_20/ZN INV_X8 Rise  1.5830 0.0320 0.0270 24.9964  52.2309  77.2274           55      100      F    K        | 
|    fb/mult/out_reg[47]/CK      DFF_X1 Rise  1.5890 0.0060 0.0270          0.949653                                    F             | 
---------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (fall edge) |  1.5000 1.5000 | 
| target clock cycle shift                  |  0.0000 1.5000 | 
| target clock propagated network latency   |  0.0890 1.5890 | 
| library hold check                        |  0.0140 1.6030 | 
| data required time                        |  1.6030        | 
|                                           |                | 
| data arrival time                         |  1.7290        | 
| data required time                        | -1.6030        | 
| pessimism                                 |  0.0020        | 
|                                           |                | 
| slack                                     |  0.1280        | 
--------------------------------------------------------------


 Timing Path to fb/mult/a_reg[19]/D 
  
 Path Start Point : fb/mult/a_reg[20] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode') 
 Path End Point   : fb/mult/a_reg[19] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode') 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                   Fall  1.5000 1.5000 0.0000 0.236327 5.81013  6.04646           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c22/A BUF_X8    Fall  1.5000 0.0000 0.0000          5.81013                                     F             | 
|    CTS_L1_tid1__c1_tid1__c22/Z BUF_X8    Fall  1.5190 0.0190 0.0050 0.466553 5.70005  6.16661           1       100      F    K        | 
|    regB/clk__CTS_1_PP_3                  Fall  1.5190 0.0000                                                                           | 
|    regB/CTS_L2_c_tid1_7/A      INV_X4    Fall  1.5190 0.0000 0.0050          5.70005                                     F             | 
|    regB/CTS_L2_c_tid1_7/ZN     INV_X4    Rise  1.5330 0.0140 0.0100 1.36873  10.8     12.1687           1       100      F    K        | 
|    regB/CTS_L3_c_tid1_6/A      INV_X8    Rise  1.5340 0.0010 0.0100          11.8107                                     F             | 
|    regB/CTS_L3_c_tid1_6/ZN     INV_X8    Fall  1.5470 0.0130 0.0090 8.76345  43.2     51.9635           4       100      F    K        | 
|    regB/clk__CTS_1_PP_2                  Fall  1.5470 0.0000                                                                           | 
|    fb/clk__CTS_1_PP_4                    Fall  1.5470 0.0000                                                                           | 
|    fb/mult/clk__CTS_1_PP_4               Fall  1.5470 0.0000                                                                           | 
|    fb/mult/CTS_L4_c_tid1_20/A  INV_X8    Fall  1.5490 0.0020 0.0090          10.8                                        F             | 
|    fb/mult/CTS_L4_c_tid1_20/ZN INV_X8    Rise  1.5790 0.0300 0.0250 24.9964  47.1042  72.1006           55      100      F    K        | 
| Data Path:                                                                                                                             | 
|    fb/mult/a_reg[20]/CK        DFF_X1    Rise  1.5830 0.0040 0.0250          0.949653                                    F             | 
|    fb/mult/a_reg[20]/Q         DFF_X1    Rise  1.6950 0.1120 0.0260 1.59419  8.43044  10.0246           4       100      F             | 
|    fb/mult/i_0_0_39/A1         AOI222_X1 Rise  1.6950 0.0000 0.0260          1.63668                                                   | 
|    fb/mult/i_0_0_39/ZN         AOI222_X1 Fall  1.7150 0.0200 0.0120 0.547384 1.54936  2.09674           1       100                    | 
|    fb/mult/i_0_0_38/A          INV_X1    Fall  1.7150 0.0000 0.0120          1.54936                                                   | 
|    fb/mult/i_0_0_38/ZN         INV_X1    Rise  1.7290 0.0140 0.0080 0.512022 1.06234  1.57436           1       100                    | 
|    fb/mult/a_reg[19]/D         DFF_X1    Rise  1.7290 0.0000 0.0080          1.14029                                     F             | 
------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to fb/mult/a_reg[19]/CK 


---------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell   Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                Fall  1.5000 1.5000 0.0000 0.236327 6.58518  6.82151           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c22/A BUF_X8 Fall  1.5000 0.0000 0.0000          5.81013                                     F             | 
|    CTS_L1_tid1__c1_tid1__c22/Z BUF_X8 Fall  1.5190 0.0190 0.0050 0.466553 6.25843  6.72498           1       100      F    K        | 
|    regB/clk__CTS_1_PP_3               Fall  1.5190 0.0000                                                                           | 
|    regB/CTS_L2_c_tid1_7/A      INV_X4 Fall  1.5190 0.0000 0.0050          5.70005                                     F             | 
|    regB/CTS_L2_c_tid1_7/ZN     INV_X4 Rise  1.5340 0.0150 0.0110 1.36873  11.8107  13.1794           1       100      F    K        | 
|    regB/CTS_L3_c_tid1_6/A      INV_X8 Rise  1.5350 0.0010 0.0110          11.8107                                     F             | 
|    regB/CTS_L3_c_tid1_6/ZN     INV_X8 Fall  1.5490 0.0140 0.0100 8.76346  47.2426  56.0061           4       100      F    K        | 
|    regB/clk__CTS_1_PP_2               Fall  1.5490 0.0000                                                                           | 
|    fb/clk__CTS_1_PP_4                 Fall  1.5490 0.0000                                                                           | 
|    fb/mult/clk__CTS_1_PP_4            Fall  1.5490 0.0000                                                                           | 
|    fb/mult/CTS_L4_c_tid1_20/A  INV_X8 Fall  1.5510 0.0020 0.0100          10.8                                        F             | 
|    fb/mult/CTS_L4_c_tid1_20/ZN INV_X8 Rise  1.5830 0.0320 0.0270 24.9964  52.2309  77.2274           55      100      F    K        | 
|    fb/mult/a_reg[19]/CK        DFF_X1 Rise  1.5890 0.0060 0.0270          0.949653                                    F             | 
---------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (fall edge) |  1.5000 1.5000 | 
| target clock cycle shift                  |  0.0000 1.5000 | 
| target clock propagated network latency   |  0.0890 1.5890 | 
| library hold check                        |  0.0140 1.6030 | 
| data required time                        |  1.6030        | 
|                                           |                | 
| data arrival time                         |  1.7290        | 
| data required time                        | -1.6030        | 
| pessimism                                 |  0.0020        | 
|                                           |                | 
| slack                                     |  0.1280        | 
--------------------------------------------------------------


 Timing Path to fb/mult/out_reg[38]/D 
  
 Path Start Point : fb/mult/out_reg[39] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode') 
 Path End Point   : fb/mult/out_reg[38] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode') 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                   Fall  1.5000 1.5000 0.0000 0.236327 5.81013  6.04646           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c22/A BUF_X8    Fall  1.5000 0.0000 0.0000          5.81013                                     F             | 
|    CTS_L1_tid1__c1_tid1__c22/Z BUF_X8    Fall  1.5190 0.0190 0.0050 0.466553 5.70005  6.16661           1       100      F    K        | 
|    regB/clk__CTS_1_PP_3                  Fall  1.5190 0.0000                                                                           | 
|    regB/CTS_L2_c_tid1_7/A      INV_X4    Fall  1.5190 0.0000 0.0050          5.70005                                     F             | 
|    regB/CTS_L2_c_tid1_7/ZN     INV_X4    Rise  1.5330 0.0140 0.0100 1.36873  10.8     12.1687           1       100      F    K        | 
|    regB/CTS_L3_c_tid1_6/A      INV_X8    Rise  1.5340 0.0010 0.0100          11.8107                                     F             | 
|    regB/CTS_L3_c_tid1_6/ZN     INV_X8    Fall  1.5470 0.0130 0.0090 8.76345  43.2     51.9635           4       100      F    K        | 
|    regB/clk__CTS_1_PP_2                  Fall  1.5470 0.0000                                                                           | 
|    regA/clk__CTS_1_PP_4                  Fall  1.5470 0.0000                                                                           | 
|    regA/CTS_L4_c_tid1_4/A      INV_X8    Fall  1.5540 0.0070 0.0110          10.8                                        F             | 
|    regA/CTS_L4_c_tid1_4/ZN     INV_X8    Rise  1.5840 0.0300 0.0230 23.8053  43.6784  67.4838           51      100      F    K        | 
|    regA/clk__CTS_1_PP_2                  Rise  1.5840 0.0000                                                                           | 
|    fb/clk__CTS_1_PP_2                    Rise  1.5840 0.0000                                                                           | 
|    fb/mult/clk__CTS_1_PP_2               Rise  1.5840 0.0000                                                                           | 
| Data Path:                                                                                                                             | 
|    fb/mult/out_reg[39]/CK      DFF_X1    Rise  1.5860 0.0020 0.0230          0.949653                                    F             | 
|    fb/mult/out_reg[39]/Q       DFF_X1    Rise  1.6980 0.1120 0.0260 1.93043  8.15841  10.0888           5       100      F             | 
|    fb/mult/i_0_0_13/A1         AOI222_X1 Rise  1.6980 0.0000 0.0260          1.63668                                                   | 
|    fb/mult/i_0_0_13/ZN         AOI222_X1 Fall  1.7180 0.0200 0.0110 0.402766 1.54936  1.95213           1       100                    | 
|    fb/mult/i_0_0_12/A          INV_X1    Fall  1.7180 0.0000 0.0110          1.54936                                                   | 
|    fb/mult/i_0_0_12/ZN         INV_X1    Rise  1.7300 0.0120 0.0070 0.228293 1.06234  1.29064           1       100                    | 
|    fb/mult/out_reg[38]/D       DFF_X1    Rise  1.7300 0.0000 0.0070          1.14029                                     F             | 
------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to fb/mult/out_reg[38]/CK 


---------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell   Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                Fall  1.5000 1.5000 0.0000 0.236327 6.58518  6.82151           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c22/A BUF_X8 Fall  1.5000 0.0000 0.0000          5.81013                                     F             | 
|    CTS_L1_tid1__c1_tid1__c22/Z BUF_X8 Fall  1.5190 0.0190 0.0050 0.466553 6.25843  6.72498           1       100      F    K        | 
|    regB/clk__CTS_1_PP_3               Fall  1.5190 0.0000                                                                           | 
|    regB/CTS_L2_c_tid1_7/A      INV_X4 Fall  1.5190 0.0000 0.0050          5.70005                                     F             | 
|    regB/CTS_L2_c_tid1_7/ZN     INV_X4 Rise  1.5340 0.0150 0.0110 1.36873  11.8107  13.1794           1       100      F    K        | 
|    regB/CTS_L3_c_tid1_6/A      INV_X8 Rise  1.5350 0.0010 0.0110          11.8107                                     F             | 
|    regB/CTS_L3_c_tid1_6/ZN     INV_X8 Fall  1.5490 0.0140 0.0100 8.76346  47.2426  56.0061           4       100      F    K        | 
|    regB/clk__CTS_1_PP_2               Fall  1.5490 0.0000                                                                           | 
|    regA/clk__CTS_1_PP_4               Fall  1.5490 0.0000                                                                           | 
|    regA/CTS_L4_c_tid1_4/A      INV_X8 Fall  1.5560 0.0070 0.0120          10.8                                        F             | 
|    regA/CTS_L4_c_tid1_4/ZN     INV_X8 Rise  1.5880 0.0320 0.0250 23.8054  48.4323  72.2377           51      100      F    K        | 
|    regA/clk__CTS_1_PP_2               Rise  1.5880 0.0000                                                                           | 
|    fb/clk__CTS_1_PP_2                 Rise  1.5880 0.0000                                                                           | 
|    fb/mult/clk__CTS_1_PP_2            Rise  1.5880 0.0000                                                                           | 
|    fb/mult/out_reg[38]/CK      DFF_X1 Rise  1.5900 0.0020 0.0250          0.949653                                    F             | 
---------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (fall edge) |  1.5000 1.5000 | 
| target clock cycle shift                  |  0.0000 1.5000 | 
| target clock propagated network latency   |  0.0900 1.5900 | 
| library hold check                        |  0.0140 1.6040 | 
| data required time                        |  1.6040        | 
|                                           |                | 
| data arrival time                         |  1.7300        | 
| data required time                        | -1.6040        | 
| pessimism                                 |  0.0020        | 
|                                           |                | 
| slack                                     |  0.1280        | 
--------------------------------------------------------------


 Timing Path to fb/mult/out_reg[44]/D 
  
 Path Start Point : fb/mult/out_reg[45] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode') 
 Path End Point   : fb/mult/out_reg[44] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode') 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell      Edge Arrival Delay   Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                   Fall  1.5000  1.5000 0.0000             0.236327 5.81013  6.04646           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c22/A BUF_X8    Fall  1.5000  0.0000 0.0000                      5.81013                                     F             | 
|    CTS_L1_tid1__c1_tid1__c22/Z BUF_X8    Fall  1.5190  0.0190 0.0050             0.466553 5.70005  6.16661           1       100      F    K        | 
|    regB/clk__CTS_1_PP_3                  Fall  1.5190  0.0000                                                                                       | 
|    regB/CTS_L2_c_tid1_7/A      INV_X4    Fall  1.5190  0.0000 0.0050                      5.70005                                     F             | 
|    regB/CTS_L2_c_tid1_7/ZN     INV_X4    Rise  1.5330  0.0140 0.0100             1.36873  10.8     12.1687           1       100      F    K        | 
|    regB/CTS_L3_c_tid1_6/A      INV_X8    Rise  1.5340  0.0010 0.0100                      11.8107                                     F             | 
|    regB/CTS_L3_c_tid1_6/ZN     INV_X8    Fall  1.5470  0.0130 0.0090             8.76345  43.2     51.9635           4       100      F    K        | 
|    regB/clk__CTS_1_PP_2                  Fall  1.5470  0.0000                                                                                       | 
|    fb/clk__CTS_1_PP_4                    Fall  1.5470  0.0000                                                                                       | 
|    fb/mult/clk__CTS_1_PP_4               Fall  1.5470  0.0000                                                                                       | 
|    fb/mult/CTS_L4_c_tid1_20/A  INV_X8    Fall  1.5490  0.0020 0.0090                      10.8                                        F             | 
|    fb/mult/CTS_L4_c_tid1_20/ZN INV_X8    Rise  1.5790  0.0300 0.0250             24.9964  47.1042  72.1006           55      100      F    K        | 
| Data Path:                                                                                                                                          | 
|    fb/mult/out_reg[45]/CK      DFF_X1    Rise  1.5850  0.0060 0.0250                      0.949653                                    F             | 
|    fb/mult/out_reg[45]/Q       DFF_X1    Rise  1.6990  0.1140 0.0270             2.57808  8.15841  10.7365           5       100      F             | 
|    fb/mult/i_0_0_25/A1         AOI222_X1 Rise  1.6980 -0.0010 0.0270    -0.0010           1.63668                                                   | 
|    fb/mult/i_0_0_25/ZN         AOI222_X1 Fall  1.7170  0.0190 0.0110             0.281191 1.54936  1.83055           1       100                    | 
|    fb/mult/i_0_0_24/A          INV_X1    Fall  1.7170  0.0000 0.0110                      1.54936                                                   | 
|    fb/mult/i_0_0_24/ZN         INV_X1    Rise  1.7300  0.0130 0.0070             0.479991 1.06234  1.54233           1       100                    | 
|    fb/mult/out_reg[44]/D       DFF_X1    Rise  1.7300  0.0000 0.0070                      1.14029                                     F             | 
-------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to fb/mult/out_reg[44]/CK 


---------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell   Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                Fall  1.5000 1.5000 0.0000 0.236327 6.58518  6.82151           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c22/A BUF_X8 Fall  1.5000 0.0000 0.0000          5.81013                                     F             | 
|    CTS_L1_tid1__c1_tid1__c22/Z BUF_X8 Fall  1.5190 0.0190 0.0050 0.466553 6.25843  6.72498           1       100      F    K        | 
|    regB/clk__CTS_1_PP_3               Fall  1.5190 0.0000                                                                           | 
|    regB/CTS_L2_c_tid1_7/A      INV_X4 Fall  1.5190 0.0000 0.0050          5.70005                                     F             | 
|    regB/CTS_L2_c_tid1_7/ZN     INV_X4 Rise  1.5340 0.0150 0.0110 1.36873  11.8107  13.1794           1       100      F    K        | 
|    regB/CTS_L3_c_tid1_6/A      INV_X8 Rise  1.5350 0.0010 0.0110          11.8107                                     F             | 
|    regB/CTS_L3_c_tid1_6/ZN     INV_X8 Fall  1.5490 0.0140 0.0100 8.76346  47.2426  56.0061           4       100      F    K        | 
|    regB/clk__CTS_1_PP_2               Fall  1.5490 0.0000                                                                           | 
|    fb/clk__CTS_1_PP_4                 Fall  1.5490 0.0000                                                                           | 
|    fb/mult/clk__CTS_1_PP_4            Fall  1.5490 0.0000                                                                           | 
|    fb/mult/CTS_L4_c_tid1_20/A  INV_X8 Fall  1.5510 0.0020 0.0100          10.8                                        F             | 
|    fb/mult/CTS_L4_c_tid1_20/ZN INV_X8 Rise  1.5830 0.0320 0.0270 24.9964  52.2309  77.2274           55      100      F    K        | 
|    fb/mult/out_reg[44]/CK      DFF_X1 Rise  1.5900 0.0070 0.0270          0.949653                                    F             | 
---------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (fall edge) |  1.5000 1.5000 | 
| target clock cycle shift                  |  0.0000 1.5000 | 
| target clock propagated network latency   |  0.0900 1.5900 | 
| library hold check                        |  0.0140 1.6040 | 
| data required time                        |  1.6040        | 
|                                           |                | 
| data arrival time                         |  1.7300        | 
| data required time                        | -1.6040        | 
| pessimism                                 |  0.0020        | 
|                                           |                | 
| slack                                     |  0.1280        | 
--------------------------------------------------------------


 Timing Path to fb/mult/m_reg[20]/D 
  
 Path Start Point : regA/out_reg[20] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode') 
 Path End Point   : fb/mult/m_reg[20] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode') 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-----------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell    Edge Arrival Delay   Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                 Fall  1.5000  1.5000 0.0000             0.236327 5.81013  6.04646           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c22/A BUF_X8  Fall  1.5000  0.0000 0.0000                      5.81013                                     F             | 
|    CTS_L1_tid1__c1_tid1__c22/Z BUF_X8  Fall  1.5190  0.0190 0.0050             0.466553 5.70005  6.16661           1       100      F    K        | 
|    regB/clk__CTS_1_PP_3                Fall  1.5190  0.0000                                                                                       | 
|    regB/CTS_L2_c_tid1_7/A      INV_X4  Fall  1.5190  0.0000 0.0050                      5.70005                                     F             | 
|    regB/CTS_L2_c_tid1_7/ZN     INV_X4  Rise  1.5330  0.0140 0.0100             1.36873  10.8     12.1687           1       100      F    K        | 
|    regB/CTS_L3_c_tid1_6/A      INV_X8  Rise  1.5340  0.0010 0.0100                      11.8107                                     F             | 
|    regB/CTS_L3_c_tid1_6/ZN     INV_X8  Fall  1.5470  0.0130 0.0090             8.76345  43.2     51.9635           4       100      F    K        | 
|    regB/CTS_L4_c_tid1_5/A      INV_X8  Fall  1.5520  0.0050 0.0110                      10.8                                        F             | 
|    regB/CTS_L4_c_tid1_5/ZN     INV_X8  Rise  1.5760  0.0240 0.0180             14.8305  33.4011  48.2316           39      100      F    K        | 
|    regB/clk__CTS_1_PP_1                Rise  1.5760  0.0000                                                                                       | 
|    regA/clk__CTS_1_PP_1                Rise  1.5760  0.0000                                                                                       | 
| Data Path:                                                                                                                                        | 
|    regA/out_reg[20]/CK         DFF_X1  Rise  1.5780  0.0020 0.0180                      0.949653                                    F             | 
|    regA/out_reg[20]/Q          DFF_X1  Rise  1.6880  0.1100 0.0270             7.67816  2.45393  10.1321           2       100      F             | 
|    regA/out[20]                        Rise  1.6880  0.0000                                                                                       | 
|    fb/a[20]                            Rise  1.6880  0.0000                                                                                       | 
|    fb/mult/in1[20]                     Rise  1.6880  0.0000                                                                                       | 
|    fb/mult/i_0_0_121/B         MUX2_X1 Rise  1.6830 -0.0050 0.0270    -0.0050           0.944775                                                  | 
|    fb/mult/i_0_0_121/Z         MUX2_X1 Rise  1.7230  0.0400 0.0090             0.461207 1.06234  1.52355           1       100                    | 
|    fb/mult/m_reg[20]/D         DFF_X1  Rise  1.7230  0.0000 0.0090                      1.14029                                     F             | 
-----------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to fb/mult/m_reg[20]/CK 


---------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell   Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                Fall  1.5000 1.5000 0.0000 0.236327 6.58518  6.82151           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c22/A BUF_X8 Fall  1.5000 0.0000 0.0000          5.81013                                     F             | 
|    CTS_L1_tid1__c1_tid1__c22/Z BUF_X8 Fall  1.5190 0.0190 0.0050 0.466553 6.25843  6.72498           1       100      F    K        | 
|    regB/clk__CTS_1_PP_3               Fall  1.5190 0.0000                                                                           | 
|    regB/CTS_L2_c_tid1_7/A      INV_X4 Fall  1.5190 0.0000 0.0050          5.70005                                     F             | 
|    regB/CTS_L2_c_tid1_7/ZN     INV_X4 Rise  1.5340 0.0150 0.0110 1.36873  11.8107  13.1794           1       100      F    K        | 
|    regB/CTS_L3_c_tid1_6/A      INV_X8 Rise  1.5350 0.0010 0.0110          11.8107                                     F             | 
|    regB/CTS_L3_c_tid1_6/ZN     INV_X8 Fall  1.5490 0.0140 0.0100 8.76346  47.2426  56.0061           4       100      F    K        | 
|    regB/CTS_L4_c_tid1_5/A      INV_X8 Fall  1.5550 0.0060 0.0120          10.8                                        F             | 
|    regB/CTS_L4_c_tid1_5/ZN     INV_X8 Rise  1.5810 0.0260 0.0190 14.8304  37.0365  51.8669           39      100      F    K        | 
|    regB/clk__CTS_1_PP_1               Rise  1.5810 0.0000                                                                           | 
|    fb/clk__CTS_1_PP_1                 Rise  1.5810 0.0000                                                                           | 
|    fb/mult/clk__CTS_1_PP_1            Rise  1.5810 0.0000                                                                           | 
|    fb/mult/m_reg[20]/CK        DFF_X1 Rise  1.5840 0.0030 0.0190          0.949653                                    F             | 
---------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (fall edge) |  1.5000 1.5000 | 
| target clock cycle shift                  |  0.0000 1.5000 | 
| target clock propagated network latency   |  0.0840 1.5840 | 
| library hold check                        |  0.0120 1.5960 | 
| data required time                        |  1.5960        | 
|                                           |                | 
| data arrival time                         |  1.7230        | 
| data required time                        | -1.5960        | 
| pessimism                                 |  0.0020        | 
|                                           |                | 
| slack                                     |  0.1290        | 
--------------------------------------------------------------


 Timing Path to fb/mult/a_reg[17]/D 
  
 Path Start Point : fb/mult/a_reg[18] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode') 
 Path End Point   : fb/mult/a_reg[17] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode') 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                   Fall  1.5000 1.5000 0.0000 0.236327 5.81013  6.04646           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c22/A BUF_X8    Fall  1.5000 0.0000 0.0000          5.81013                                     F             | 
|    CTS_L1_tid1__c1_tid1__c22/Z BUF_X8    Fall  1.5190 0.0190 0.0050 0.466553 5.70005  6.16661           1       100      F    K        | 
|    regB/clk__CTS_1_PP_3                  Fall  1.5190 0.0000                                                                           | 
|    regB/CTS_L2_c_tid1_7/A      INV_X4    Fall  1.5190 0.0000 0.0050          5.70005                                     F             | 
|    regB/CTS_L2_c_tid1_7/ZN     INV_X4    Rise  1.5330 0.0140 0.0100 1.36873  10.8     12.1687           1       100      F    K        | 
|    regB/CTS_L3_c_tid1_6/A      INV_X8    Rise  1.5340 0.0010 0.0100          11.8107                                     F             | 
|    regB/CTS_L3_c_tid1_6/ZN     INV_X8    Fall  1.5470 0.0130 0.0090 8.76345  43.2     51.9635           4       100      F    K        | 
|    regB/clk__CTS_1_PP_2                  Fall  1.5470 0.0000                                                                           | 
|    fb/clk__CTS_1_PP_4                    Fall  1.5470 0.0000                                                                           | 
|    fb/mult/clk__CTS_1_PP_4               Fall  1.5470 0.0000                                                                           | 
|    fb/mult/CTS_L4_c_tid1_20/A  INV_X8    Fall  1.5490 0.0020 0.0090          10.8                                        F             | 
|    fb/mult/CTS_L4_c_tid1_20/ZN INV_X8    Rise  1.5790 0.0300 0.0250 24.9964  47.1042  72.1006           55      100      F    K        | 
| Data Path:                                                                                                                             | 
|    fb/mult/a_reg[18]/CK        DFF_X1    Rise  1.5840 0.0050 0.0250          0.949653                                    F             | 
|    fb/mult/a_reg[18]/Q         DFF_X1    Fall  1.6850 0.1010 0.0140 1.86947  8.43044  10.2999           4       100      F             | 
|    fb/mult/i_0_0_35/A1         AOI222_X1 Fall  1.6850 0.0000 0.0140          1.40277                                                   | 
|    fb/mult/i_0_0_35/ZN         AOI222_X1 Rise  1.7150 0.0300 0.0220 0.424482 1.54936  1.97384           1       100                    | 
|    fb/mult/i_0_0_34/A          INV_X1    Rise  1.7150 0.0000 0.0220          1.70023                                                   | 
|    fb/mult/i_0_0_34/ZN         INV_X1    Fall  1.7230 0.0080 0.0060 0.253066 1.06234  1.31541           1       100                    | 
|    fb/mult/a_reg[17]/D         DFF_X1    Fall  1.7230 0.0000 0.0060          1.06234                                     F             | 
------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to fb/mult/a_reg[17]/CK 


---------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell   Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                Fall  1.5000 1.5000 0.0000 0.236327 6.58518  6.82151           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c22/A BUF_X8 Fall  1.5000 0.0000 0.0000          5.81013                                     F             | 
|    CTS_L1_tid1__c1_tid1__c22/Z BUF_X8 Fall  1.5190 0.0190 0.0050 0.466553 6.25843  6.72498           1       100      F    K        | 
|    regB/clk__CTS_1_PP_3               Fall  1.5190 0.0000                                                                           | 
|    regB/CTS_L2_c_tid1_7/A      INV_X4 Fall  1.5190 0.0000 0.0050          5.70005                                     F             | 
|    regB/CTS_L2_c_tid1_7/ZN     INV_X4 Rise  1.5340 0.0150 0.0110 1.36873  11.8107  13.1794           1       100      F    K        | 
|    regB/CTS_L3_c_tid1_6/A      INV_X8 Rise  1.5350 0.0010 0.0110          11.8107                                     F             | 
|    regB/CTS_L3_c_tid1_6/ZN     INV_X8 Fall  1.5490 0.0140 0.0100 8.76346  47.2426  56.0061           4       100      F    K        | 
|    regB/clk__CTS_1_PP_2               Fall  1.5490 0.0000                                                                           | 
|    fb/clk__CTS_1_PP_4                 Fall  1.5490 0.0000                                                                           | 
|    fb/mult/clk__CTS_1_PP_4            Fall  1.5490 0.0000                                                                           | 
|    fb/mult/CTS_L4_c_tid1_20/A  INV_X8 Fall  1.5510 0.0020 0.0100          10.8                                        F             | 
|    fb/mult/CTS_L4_c_tid1_20/ZN INV_X8 Rise  1.5830 0.0320 0.0270 24.9964  52.2309  77.2274           55      100      F    K        | 
|    fb/mult/a_reg[17]/CK        DFF_X1 Rise  1.5890 0.0060 0.0270          0.949653                                    F             | 
---------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (fall edge) |  1.5000 1.5000 | 
| target clock cycle shift                  |  0.0000 1.5000 | 
| target clock propagated network latency   |  0.0890 1.5890 | 
| library hold check                        |  0.0070 1.5960 | 
| data required time                        |  1.5960        | 
|                                           |                | 
| data arrival time                         |  1.7230        | 
| data required time                        | -1.5960        | 
| pessimism                                 |  0.0020        | 
|                                           |                | 
| slack                                     |  0.1290        | 
--------------------------------------------------------------


 Timing Path to fb/mult/out_reg[34]/D 
  
 Path Start Point : fb/mult/out_reg[35] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode') 
 Path End Point   : fb/mult/out_reg[34] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode') 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                   Fall  1.5000 1.5000 0.0000 0.236327 5.81013  6.04646           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c22/A BUF_X8    Fall  1.5000 0.0000 0.0000          5.81013                                     F             | 
|    CTS_L1_tid1__c1_tid1__c22/Z BUF_X8    Fall  1.5190 0.0190 0.0050 0.466553 5.70005  6.16661           1       100      F    K        | 
|    regB/clk__CTS_1_PP_3                  Fall  1.5190 0.0000                                                                           | 
|    regB/CTS_L2_c_tid1_7/A      INV_X4    Fall  1.5190 0.0000 0.0050          5.70005                                     F             | 
|    regB/CTS_L2_c_tid1_7/ZN     INV_X4    Rise  1.5330 0.0140 0.0100 1.36873  10.8     12.1687           1       100      F    K        | 
|    regB/CTS_L3_c_tid1_6/A      INV_X8    Rise  1.5340 0.0010 0.0100          11.8107                                     F             | 
|    regB/CTS_L3_c_tid1_6/ZN     INV_X8    Fall  1.5470 0.0130 0.0090 8.76345  43.2     51.9635           4       100      F    K        | 
|    regB/clk__CTS_1_PP_2                  Fall  1.5470 0.0000                                                                           | 
|    regA/clk__CTS_1_PP_4                  Fall  1.5470 0.0000                                                                           | 
|    regA/CTS_L4_c_tid1_4/A      INV_X8    Fall  1.5540 0.0070 0.0110          10.8                                        F             | 
|    regA/CTS_L4_c_tid1_4/ZN     INV_X8    Rise  1.5840 0.0300 0.0230 23.8053  43.6784  67.4838           51      100      F    K        | 
|    regA/clk__CTS_1_PP_2                  Rise  1.5840 0.0000                                                                           | 
|    fb/clk__CTS_1_PP_2                    Rise  1.5840 0.0000                                                                           | 
|    fb/mult/clk__CTS_1_PP_2               Rise  1.5840 0.0000                                                                           | 
| Data Path:                                                                                                                             | 
|    fb/mult/out_reg[35]/CK      DFF_X1    Rise  1.5850 0.0010 0.0230          0.949653                                    F             | 
|    fb/mult/out_reg[35]/Q       DFF_X1    Fall  1.6860 0.1010 0.0150 2.51413  8.15841  10.6725           5       100      F             | 
|    fb/mult/i_0_0_5/A1          AOI222_X1 Fall  1.6860 0.0000 0.0150          1.40277                                                   | 
|    fb/mult/i_0_0_5/ZN          AOI222_X1 Rise  1.7160 0.0300 0.0210 0.319896 1.54936  1.86926           1       100                    | 
|    fb/mult/i_0_0_4/A           INV_X1    Rise  1.7160 0.0000 0.0210          1.70023                                                   | 
|    fb/mult/i_0_0_4/ZN          INV_X1    Fall  1.7240 0.0080 0.0060 0.342393 1.06234  1.40474           1       100                    | 
|    fb/mult/out_reg[34]/D       DFF_X1    Fall  1.7240 0.0000 0.0060          1.06234                                     F             | 
------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to fb/mult/out_reg[34]/CK 


---------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell   Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                Fall  1.5000 1.5000 0.0000 0.236327 6.58518  6.82151           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c22/A BUF_X8 Fall  1.5000 0.0000 0.0000          5.81013                                     F             | 
|    CTS_L1_tid1__c1_tid1__c22/Z BUF_X8 Fall  1.5190 0.0190 0.0050 0.466553 6.25843  6.72498           1       100      F    K        | 
|    regB/clk__CTS_1_PP_3               Fall  1.5190 0.0000                                                                           | 
|    regB/CTS_L2_c_tid1_7/A      INV_X4 Fall  1.5190 0.0000 0.0050          5.70005                                     F             | 
|    regB/CTS_L2_c_tid1_7/ZN     INV_X4 Rise  1.5340 0.0150 0.0110 1.36873  11.8107  13.1794           1       100      F    K        | 
|    regB/CTS_L3_c_tid1_6/A      INV_X8 Rise  1.5350 0.0010 0.0110          11.8107                                     F             | 
|    regB/CTS_L3_c_tid1_6/ZN     INV_X8 Fall  1.5490 0.0140 0.0100 8.76346  47.2426  56.0061           4       100      F    K        | 
|    regB/clk__CTS_1_PP_2               Fall  1.5490 0.0000                                                                           | 
|    regA/clk__CTS_1_PP_4               Fall  1.5490 0.0000                                                                           | 
|    regA/CTS_L4_c_tid1_4/A      INV_X8 Fall  1.5560 0.0070 0.0120          10.8                                        F             | 
|    regA/CTS_L4_c_tid1_4/ZN     INV_X8 Rise  1.5880 0.0320 0.0250 23.8054  48.4323  72.2377           51      100      F    K        | 
|    regA/clk__CTS_1_PP_2               Rise  1.5880 0.0000                                                                           | 
|    fb/clk__CTS_1_PP_2                 Rise  1.5880 0.0000                                                                           | 
|    fb/mult/clk__CTS_1_PP_2            Rise  1.5880 0.0000                                                                           | 
|    fb/mult/out_reg[34]/CK      DFF_X1 Rise  1.5900 0.0020 0.0250          0.949653                                    F             | 
---------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (fall edge) |  1.5000 1.5000 | 
| target clock cycle shift                  |  0.0000 1.5000 | 
| target clock propagated network latency   |  0.0900 1.5900 | 
| library hold check                        |  0.0070 1.5970 | 
| data required time                        |  1.5970        | 
|                                           |                | 
| data arrival time                         |  1.7240        | 
| data required time                        | -1.5970        | 
| pessimism                                 |  0.0020        | 
|                                           |                | 
| slack                                     |  0.1290        | 
--------------------------------------------------------------


 Timing Path to fb/mult/m_reg[4]/D 
  
 Path Start Point : regA/out_reg[4] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode') 
 Path End Point   : fb/mult/m_reg[4] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode') 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-----------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell    Edge Arrival Delay   Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                 Fall  1.5000  1.5000 0.0000             0.236327 5.81013  6.04646           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c22/A BUF_X8  Fall  1.5000  0.0000 0.0000                      5.81013                                     F             | 
|    CTS_L1_tid1__c1_tid1__c22/Z BUF_X8  Fall  1.5190  0.0190 0.0050             0.466553 5.70005  6.16661           1       100      F    K        | 
|    regB/clk__CTS_1_PP_3                Fall  1.5190  0.0000                                                                                       | 
|    regB/CTS_L2_c_tid1_7/A      INV_X4  Fall  1.5190  0.0000 0.0050                      5.70005                                     F             | 
|    regB/CTS_L2_c_tid1_7/ZN     INV_X4  Rise  1.5330  0.0140 0.0100             1.36873  10.8     12.1687           1       100      F    K        | 
|    regB/CTS_L3_c_tid1_6/A      INV_X8  Rise  1.5340  0.0010 0.0100                      11.8107                                     F             | 
|    regB/CTS_L3_c_tid1_6/ZN     INV_X8  Fall  1.5470  0.0130 0.0090             8.76345  43.2     51.9635           4       100      F    K        | 
|    regB/clk__CTS_1_PP_2                Fall  1.5470  0.0000                                                                                       | 
|    regA/clk__CTS_1_PP_4                Fall  1.5470  0.0000                                                                                       | 
|    regA/CTS_L4_c_tid1_4/A      INV_X8  Fall  1.5540  0.0070 0.0110                      10.8                                        F             | 
|    regA/CTS_L4_c_tid1_4/ZN     INV_X8  Rise  1.5840  0.0300 0.0230             23.8053  43.6784  67.4838           51      100      F    K        | 
| Data Path:                                                                                                                                        | 
|    regA/out_reg[4]/CK          DFF_X1  Rise  1.5860  0.0020 0.0230                      0.949653                                    F             | 
|    regA/out_reg[4]/Q           DFF_X1  Rise  1.6930  0.1070 0.0210             5.54609  2.34631  7.8924            2       100      F             | 
|    regA/out[4]                         Rise  1.6930  0.0000                                                                                       | 
|    fb/a[4]                             Rise  1.6930  0.0000                                                                                       | 
|    fb/mult/in1[4]                      Rise  1.6930  0.0000                                                                                       | 
|    fb/mult/i_0_0_105/B         MUX2_X1 Rise  1.6920 -0.0010 0.0210    -0.0020           0.944775                                                  | 
|    fb/mult/i_0_0_105/Z         MUX2_X1 Rise  1.7300  0.0380 0.0080             0.393932 1.06234  1.45627           1       100                    | 
|    fb/mult/m_reg[4]/D          DFF_X1  Rise  1.7300  0.0000 0.0080                      1.14029                                     F             | 
-----------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to fb/mult/m_reg[4]/CK 


---------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell   Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                Fall  1.5000 1.5000 0.0000 0.236327 6.58518  6.82151           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c22/A BUF_X8 Fall  1.5000 0.0000 0.0000          5.81013                                     F             | 
|    CTS_L1_tid1__c1_tid1__c22/Z BUF_X8 Fall  1.5190 0.0190 0.0050 0.466553 6.25843  6.72498           1       100      F    K        | 
|    regB/clk__CTS_1_PP_3               Fall  1.5190 0.0000                                                                           | 
|    regB/CTS_L2_c_tid1_7/A      INV_X4 Fall  1.5190 0.0000 0.0050          5.70005                                     F             | 
|    regB/CTS_L2_c_tid1_7/ZN     INV_X4 Rise  1.5340 0.0150 0.0110 1.36873  11.8107  13.1794           1       100      F    K        | 
|    regB/CTS_L3_c_tid1_6/A      INV_X8 Rise  1.5350 0.0010 0.0110          11.8107                                     F             | 
|    regB/CTS_L3_c_tid1_6/ZN     INV_X8 Fall  1.5490 0.0140 0.0100 8.76346  47.2426  56.0061           4       100      F    K        | 
|    regB/clk__CTS_1_PP_2               Fall  1.5490 0.0000                                                                           | 
|    regA/clk__CTS_1_PP_4               Fall  1.5490 0.0000                                                                           | 
|    regA/CTS_L4_c_tid1_4/A      INV_X8 Fall  1.5560 0.0070 0.0120          10.8                                        F             | 
|    regA/CTS_L4_c_tid1_4/ZN     INV_X8 Rise  1.5880 0.0320 0.0250 23.8054  48.4323  72.2377           51      100      F    K        | 
|    regA/clk__CTS_1_PP_2               Rise  1.5880 0.0000                                                                           | 
|    fb/clk__CTS_1_PP_2                 Rise  1.5880 0.0000                                                                           | 
|    fb/mult/clk__CTS_1_PP_2            Rise  1.5880 0.0000                                                                           | 
|    fb/mult/m_reg[4]/CK         DFF_X1 Rise  1.5900 0.0020 0.0250          0.949653                                    F             | 
---------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (fall edge) |  1.5000 1.5000 | 
| target clock cycle shift                  |  0.0000 1.5000 | 
| target clock propagated network latency   |  0.0900 1.5900 | 
| library hold check                        |  0.0130 1.6030 | 
| data required time                        |  1.6030        | 
|                                           |                | 
| data arrival time                         |  1.7300        | 
| data required time                        | -1.6030        | 
| pessimism                                 |  0.0020        | 
|                                           |                | 
| slack                                     |  0.1290        | 
--------------------------------------------------------------


 Timing Path to fb/mult/out_reg[36]/D 
  
 Path Start Point : fb/mult/out_reg[37] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode') 
 Path End Point   : fb/mult/out_reg[36] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode') 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                   Fall  1.5000 1.5000 0.0000 0.236327 5.81013  6.04646           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c22/A BUF_X8    Fall  1.5000 0.0000 0.0000          5.81013                                     F             | 
|    CTS_L1_tid1__c1_tid1__c22/Z BUF_X8    Fall  1.5190 0.0190 0.0050 0.466553 5.70005  6.16661           1       100      F    K        | 
|    regB/clk__CTS_1_PP_3                  Fall  1.5190 0.0000                                                                           | 
|    regB/CTS_L2_c_tid1_7/A      INV_X4    Fall  1.5190 0.0000 0.0050          5.70005                                     F             | 
|    regB/CTS_L2_c_tid1_7/ZN     INV_X4    Rise  1.5330 0.0140 0.0100 1.36873  10.8     12.1687           1       100      F    K        | 
|    regB/CTS_L3_c_tid1_6/A      INV_X8    Rise  1.5340 0.0010 0.0100          11.8107                                     F             | 
|    regB/CTS_L3_c_tid1_6/ZN     INV_X8    Fall  1.5470 0.0130 0.0090 8.76345  43.2     51.9635           4       100      F    K        | 
|    regB/clk__CTS_1_PP_2                  Fall  1.5470 0.0000                                                                           | 
|    regA/clk__CTS_1_PP_4                  Fall  1.5470 0.0000                                                                           | 
|    regA/CTS_L4_c_tid1_4/A      INV_X8    Fall  1.5540 0.0070 0.0110          10.8                                        F             | 
|    regA/CTS_L4_c_tid1_4/ZN     INV_X8    Rise  1.5840 0.0300 0.0230 23.8053  43.6784  67.4838           51      100      F    K        | 
|    regA/clk__CTS_1_PP_2                  Rise  1.5840 0.0000                                                                           | 
|    fb/clk__CTS_1_PP_2                    Rise  1.5840 0.0000                                                                           | 
|    fb/mult/clk__CTS_1_PP_2               Rise  1.5840 0.0000                                                                           | 
| Data Path:                                                                                                                             | 
|    fb/mult/out_reg[37]/CK      DFF_X1    Rise  1.5860 0.0020 0.0230          0.949653                                    F             | 
|    fb/mult/out_reg[37]/Q       DFF_X1    Rise  1.6990 0.1130 0.0270 2.36225  8.15841  10.5207           5       100      F             | 
|    fb/mult/i_0_0_9/A1          AOI222_X1 Rise  1.6990 0.0000 0.0270          1.63668                                                   | 
|    fb/mult/i_0_0_9/ZN          AOI222_X1 Fall  1.7190 0.0200 0.0110 0.392092 1.54936  1.94145           1       100                    | 
|    fb/mult/i_0_0_8/A           INV_X1    Fall  1.7190 0.0000 0.0110          1.54936                                                   | 
|    fb/mult/i_0_0_8/ZN          INV_X1    Rise  1.7310 0.0120 0.0070 0.222691 1.06234  1.28503           1       100                    | 
|    fb/mult/out_reg[36]/D       DFF_X1    Rise  1.7310 0.0000 0.0070          1.14029                                     F             | 
------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to fb/mult/out_reg[36]/CK 


---------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell   Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                Fall  1.5000 1.5000 0.0000 0.236327 6.58518  6.82151           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c22/A BUF_X8 Fall  1.5000 0.0000 0.0000          5.81013                                     F             | 
|    CTS_L1_tid1__c1_tid1__c22/Z BUF_X8 Fall  1.5190 0.0190 0.0050 0.466553 6.25843  6.72498           1       100      F    K        | 
|    regB/clk__CTS_1_PP_3               Fall  1.5190 0.0000                                                                           | 
|    regB/CTS_L2_c_tid1_7/A      INV_X4 Fall  1.5190 0.0000 0.0050          5.70005                                     F             | 
|    regB/CTS_L2_c_tid1_7/ZN     INV_X4 Rise  1.5340 0.0150 0.0110 1.36873  11.8107  13.1794           1       100      F    K        | 
|    regB/CTS_L3_c_tid1_6/A      INV_X8 Rise  1.5350 0.0010 0.0110          11.8107                                     F             | 
|    regB/CTS_L3_c_tid1_6/ZN     INV_X8 Fall  1.5490 0.0140 0.0100 8.76346  47.2426  56.0061           4       100      F    K        | 
|    regB/clk__CTS_1_PP_2               Fall  1.5490 0.0000                                                                           | 
|    regA/clk__CTS_1_PP_4               Fall  1.5490 0.0000                                                                           | 
|    regA/CTS_L4_c_tid1_4/A      INV_X8 Fall  1.5560 0.0070 0.0120          10.8                                        F             | 
|    regA/CTS_L4_c_tid1_4/ZN     INV_X8 Rise  1.5880 0.0320 0.0250 23.8054  48.4323  72.2377           51      100      F    K        | 
|    regA/clk__CTS_1_PP_2               Rise  1.5880 0.0000                                                                           | 
|    fb/clk__CTS_1_PP_2                 Rise  1.5880 0.0000                                                                           | 
|    fb/mult/clk__CTS_1_PP_2            Rise  1.5880 0.0000                                                                           | 
|    fb/mult/out_reg[36]/CK      DFF_X1 Rise  1.5900 0.0020 0.0250          0.949653                                    F             | 
---------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (fall edge) |  1.5000 1.5000 | 
| target clock cycle shift                  |  0.0000 1.5000 | 
| target clock propagated network latency   |  0.0900 1.5900 | 
| library hold check                        |  0.0140 1.6040 | 
| data required time                        |  1.6040        | 
|                                           |                | 
| data arrival time                         |  1.7310        | 
| data required time                        | -1.6040        | 
| pessimism                                 |  0.0020        | 
|                                           |                | 
| slack                                     |  0.1290        | 
--------------------------------------------------------------


 Timing Path to fb/mult/out_reg[32]/D 
  
 Path Start Point : fb/mult/out_reg[33] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode') 
 Path End Point   : fb/mult/out_reg[32] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode') 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                   Fall  1.5000 1.5000 0.0000 0.236327 5.81013  6.04646           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c22/A BUF_X8    Fall  1.5000 0.0000 0.0000          5.81013                                     F             | 
|    CTS_L1_tid1__c1_tid1__c22/Z BUF_X8    Fall  1.5190 0.0190 0.0050 0.466553 5.70005  6.16661           1       100      F    K        | 
|    regB/clk__CTS_1_PP_3                  Fall  1.5190 0.0000                                                                           | 
|    regB/CTS_L2_c_tid1_7/A      INV_X4    Fall  1.5190 0.0000 0.0050          5.70005                                     F             | 
|    regB/CTS_L2_c_tid1_7/ZN     INV_X4    Rise  1.5330 0.0140 0.0100 1.36873  10.8     12.1687           1       100      F    K        | 
|    regB/CTS_L3_c_tid1_6/A      INV_X8    Rise  1.5340 0.0010 0.0100          11.8107                                     F             | 
|    regB/CTS_L3_c_tid1_6/ZN     INV_X8    Fall  1.5470 0.0130 0.0090 8.76345  43.2     51.9635           4       100      F    K        | 
|    regB/clk__CTS_1_PP_2                  Fall  1.5470 0.0000                                                                           | 
|    fb/clk__CTS_1_PP_4                    Fall  1.5470 0.0000                                                                           | 
|    fb/mult/clk__CTS_1_PP_4               Fall  1.5470 0.0000                                                                           | 
|    fb/mult/CTS_L4_c_tid1_20/A  INV_X8    Fall  1.5490 0.0020 0.0090          10.8                                        F             | 
|    fb/mult/CTS_L4_c_tid1_20/ZN INV_X8    Rise  1.5790 0.0300 0.0250 24.9964  47.1042  72.1006           55      100      F    K        | 
| Data Path:                                                                                                                             | 
|    fb/mult/out_reg[33]/CK      DFF_X1    Rise  1.5810 0.0020 0.0250          0.949653                                    F             | 
|    fb/mult/out_reg[33]/Q       DFF_X1    Fall  1.6860 0.1050 0.0170 3.22375  9.71674  12.9405           6       100      F             | 
|    fb/mult/i_0_0_1/A1          AOI222_X1 Fall  1.6860 0.0000 0.0170          1.40277                                                   | 
|    fb/mult/i_0_0_1/ZN          AOI222_X1 Rise  1.7180 0.0320 0.0230 0.656244 1.54936  2.2056            1       100                    | 
|    fb/mult/i_0_0_0/A           INV_X1    Rise  1.7180 0.0000 0.0230          1.70023                                                   | 
|    fb/mult/i_0_0_0/ZN          INV_X1    Fall  1.7270 0.0090 0.0070 0.432394 1.06234  1.49474           1       100                    | 
|    fb/mult/out_reg[32]/D       DFF_X1    Fall  1.7270 0.0000 0.0070          1.06234                                     F             | 
------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to fb/mult/out_reg[32]/CK 


---------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell   Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                Fall  1.5000 1.5000 0.0000 0.236327 6.58518  6.82151           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c22/A BUF_X8 Fall  1.5000 0.0000 0.0000          5.81013                                     F             | 
|    CTS_L1_tid1__c1_tid1__c22/Z BUF_X8 Fall  1.5190 0.0190 0.0050 0.466553 6.25843  6.72498           1       100      F    K        | 
|    regB/clk__CTS_1_PP_3               Fall  1.5190 0.0000                                                                           | 
|    regB/CTS_L2_c_tid1_7/A      INV_X4 Fall  1.5190 0.0000 0.0050          5.70005                                     F             | 
|    regB/CTS_L2_c_tid1_7/ZN     INV_X4 Rise  1.5340 0.0150 0.0110 1.36873  11.8107  13.1794           1       100      F    K        | 
|    regB/CTS_L3_c_tid1_6/A      INV_X8 Rise  1.5350 0.0010 0.0110          11.8107                                     F             | 
|    regB/CTS_L3_c_tid1_6/ZN     INV_X8 Fall  1.5490 0.0140 0.0100 8.76346  47.2426  56.0061           4       100      F    K        | 
|    regB/clk__CTS_1_PP_2               Fall  1.5490 0.0000                                                                           | 
|    regA/clk__CTS_1_PP_4               Fall  1.5490 0.0000                                                                           | 
|    regA/CTS_L4_c_tid1_4/A      INV_X8 Fall  1.5560 0.0070 0.0120          10.8                                        F             | 
|    regA/CTS_L4_c_tid1_4/ZN     INV_X8 Rise  1.5880 0.0320 0.0250 23.8054  48.4323  72.2377           51      100      F    K        | 
|    regA/clk__CTS_1_PP_2               Rise  1.5880 0.0000                                                                           | 
|    fb/clk__CTS_1_PP_2                 Rise  1.5880 0.0000                                                                           | 
|    fb/mult/clk__CTS_1_PP_2            Rise  1.5880 0.0000                                                                           | 
|    fb/mult/out_reg[32]/CK      DFF_X1 Rise  1.5910 0.0030 0.0250          0.949653                                    F             | 
---------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (fall edge) |  1.5000 1.5000 | 
| target clock cycle shift                  |  0.0000 1.5000 | 
| target clock propagated network latency   |  0.0910 1.5910 | 
| library hold check                        |  0.0070 1.5980 | 
| data required time                        |  1.5980        | 
|                                           |                | 
| data arrival time                         |  1.7270        | 
| data required time                        | -1.5980        | 
| pessimism                                 |  0.0020        | 
|                                           |                | 
| slack                                     |  0.1310        | 
--------------------------------------------------------------


 Timing Path to fb/mult/out_reg[42]/D 
  
 Path Start Point : fb/mult/out_reg[43] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode') 
 Path End Point   : fb/mult/out_reg[42] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode') 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell      Edge Arrival Delay   Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                   Fall  1.5000  1.5000 0.0000             0.236327 5.81013  6.04646           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c22/A BUF_X8    Fall  1.5000  0.0000 0.0000                      5.81013                                     F             | 
|    CTS_L1_tid1__c1_tid1__c22/Z BUF_X8    Fall  1.5190  0.0190 0.0050             0.466553 5.70005  6.16661           1       100      F    K        | 
|    regB/clk__CTS_1_PP_3                  Fall  1.5190  0.0000                                                                                       | 
|    regB/CTS_L2_c_tid1_7/A      INV_X4    Fall  1.5190  0.0000 0.0050                      5.70005                                     F             | 
|    regB/CTS_L2_c_tid1_7/ZN     INV_X4    Rise  1.5330  0.0140 0.0100             1.36873  10.8     12.1687           1       100      F    K        | 
|    regB/CTS_L3_c_tid1_6/A      INV_X8    Rise  1.5340  0.0010 0.0100                      11.8107                                     F             | 
|    regB/CTS_L3_c_tid1_6/ZN     INV_X8    Fall  1.5470  0.0130 0.0090             8.76345  43.2     51.9635           4       100      F    K        | 
|    regB/clk__CTS_1_PP_2                  Fall  1.5470  0.0000                                                                                       | 
|    fb/clk__CTS_1_PP_4                    Fall  1.5470  0.0000                                                                                       | 
|    fb/mult/clk__CTS_1_PP_4               Fall  1.5470  0.0000                                                                                       | 
|    fb/mult/CTS_L4_c_tid1_20/A  INV_X8    Fall  1.5490  0.0020 0.0090                      10.8                                        F             | 
|    fb/mult/CTS_L4_c_tid1_20/ZN INV_X8    Rise  1.5790  0.0300 0.0250             24.9964  47.1042  72.1006           55      100      F    K        | 
| Data Path:                                                                                                                                          | 
|    fb/mult/out_reg[43]/CK      DFF_X1    Rise  1.5850  0.0060 0.0250                      0.949653                                    F             | 
|    fb/mult/out_reg[43]/Q       DFF_X1    Rise  1.7020  0.1170 0.0310             3.98933  8.15841  12.1477           5       100      F             | 
|    fb/mult/i_0_0_21/A1         AOI222_X1 Rise  1.6990 -0.0030 0.0310    -0.0030           1.63668                                                   | 
|    fb/mult/i_0_0_21/ZN         AOI222_X1 Fall  1.7200  0.0210 0.0120             0.600342 1.54936  2.1497            1       100                    | 
|    fb/mult/i_0_0_20/A          INV_X1    Fall  1.7200  0.0000 0.0120                      1.54936                                                   | 
|    fb/mult/i_0_0_20/ZN         INV_X1    Rise  1.7330  0.0130 0.0070             0.330302 1.06234  1.39264           1       100                    | 
|    fb/mult/out_reg[42]/D       DFF_X1    Rise  1.7330  0.0000 0.0070                      1.14029                                     F             | 
-------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to fb/mult/out_reg[42]/CK 


---------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell   Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                Fall  1.5000 1.5000 0.0000 0.236327 6.58518  6.82151           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c22/A BUF_X8 Fall  1.5000 0.0000 0.0000          5.81013                                     F             | 
|    CTS_L1_tid1__c1_tid1__c22/Z BUF_X8 Fall  1.5190 0.0190 0.0050 0.466553 6.25843  6.72498           1       100      F    K        | 
|    regB/clk__CTS_1_PP_3               Fall  1.5190 0.0000                                                                           | 
|    regB/CTS_L2_c_tid1_7/A      INV_X4 Fall  1.5190 0.0000 0.0050          5.70005                                     F             | 
|    regB/CTS_L2_c_tid1_7/ZN     INV_X4 Rise  1.5340 0.0150 0.0110 1.36873  11.8107  13.1794           1       100      F    K        | 
|    regB/CTS_L3_c_tid1_6/A      INV_X8 Rise  1.5350 0.0010 0.0110          11.8107                                     F             | 
|    regB/CTS_L3_c_tid1_6/ZN     INV_X8 Fall  1.5490 0.0140 0.0100 8.76346  47.2426  56.0061           4       100      F    K        | 
|    regB/clk__CTS_1_PP_2               Fall  1.5490 0.0000                                                                           | 
|    fb/clk__CTS_1_PP_4                 Fall  1.5490 0.0000                                                                           | 
|    fb/mult/clk__CTS_1_PP_4            Fall  1.5490 0.0000                                                                           | 
|    fb/mult/CTS_L4_c_tid1_20/A  INV_X8 Fall  1.5510 0.0020 0.0100          10.8                                        F             | 
|    fb/mult/CTS_L4_c_tid1_20/ZN INV_X8 Rise  1.5830 0.0320 0.0270 24.9964  52.2309  77.2274           55      100      F    K        | 
|    fb/mult/out_reg[42]/CK      DFF_X1 Rise  1.5900 0.0070 0.0270          0.949653                                    F             | 
---------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (fall edge) |  1.5000 1.5000 | 
| target clock cycle shift                  |  0.0000 1.5000 | 
| target clock propagated network latency   |  0.0900 1.5900 | 
| library hold check                        |  0.0140 1.6040 | 
| data required time                        |  1.6040        | 
|                                           |                | 
| data arrival time                         |  1.7330        | 
| data required time                        | -1.6040        | 
| pessimism                                 |  0.0020        | 
|                                           |                | 
| slack                                     |  0.1310        | 
--------------------------------------------------------------


 Timing Path to fb/mult/a_reg[22]/D 
  
 Path Start Point : fb/mult/a_reg[23] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode') 
 Path End Point   : fb/mult/a_reg[22] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode') 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                   Fall  1.5000 1.5000 0.0000 0.236327 5.81013  6.04646           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c22/A BUF_X8    Fall  1.5000 0.0000 0.0000          5.81013                                     F             | 
|    CTS_L1_tid1__c1_tid1__c22/Z BUF_X8    Fall  1.5190 0.0190 0.0050 0.466553 5.70005  6.16661           1       100      F    K        | 
|    regB/clk__CTS_1_PP_3                  Fall  1.5190 0.0000                                                                           | 
|    regB/CTS_L2_c_tid1_7/A      INV_X4    Fall  1.5190 0.0000 0.0050          5.70005                                     F             | 
|    regB/CTS_L2_c_tid1_7/ZN     INV_X4    Rise  1.5330 0.0140 0.0100 1.36873  10.8     12.1687           1       100      F    K        | 
|    regB/CTS_L3_c_tid1_6/A      INV_X8    Rise  1.5340 0.0010 0.0100          11.8107                                     F             | 
|    regB/CTS_L3_c_tid1_6/ZN     INV_X8    Fall  1.5470 0.0130 0.0090 8.76345  43.2     51.9635           4       100      F    K        | 
|    regB/CTS_L4_c_tid1_5/A      INV_X8    Fall  1.5520 0.0050 0.0110          10.8                                        F             | 
|    regB/CTS_L4_c_tid1_5/ZN     INV_X8    Rise  1.5760 0.0240 0.0180 14.8305  33.4011  48.2316           39      100      F    K        | 
|    regB/clk__CTS_1_PP_1                  Rise  1.5760 0.0000                                                                           | 
|    fb/clk__CTS_1_PP_1                    Rise  1.5760 0.0000                                                                           | 
|    fb/mult/clk__CTS_1_PP_1               Rise  1.5760 0.0000                                                                           | 
| Data Path:                                                                                                                             | 
|    fb/mult/a_reg[23]/CK        DFF_X1    Rise  1.5780 0.0020 0.0180          0.949653                                    F             | 
|    fb/mult/a_reg[23]/Q         DFF_X1    Fall  1.6780 0.1000 0.0150 2.16095  8.33809  10.499            4       100      F             | 
|    fb/mult/i_0_0_45/A1         AOI222_X1 Fall  1.6780 0.0000 0.0150          1.40277                                                   | 
|    fb/mult/i_0_0_45/ZN         AOI222_X1 Rise  1.7070 0.0290 0.0210 0.214942 1.54936  1.7643            1       100                    | 
|    fb/mult/i_0_0_44/A          INV_X1    Rise  1.7070 0.0000 0.0210          1.70023                                                   | 
|    fb/mult/i_0_0_44/ZN         INV_X1    Fall  1.7160 0.0090 0.0060 0.486499 1.06234  1.54884           1       100                    | 
|    fb/mult/a_reg[22]/D         DFF_X1    Fall  1.7160 0.0000 0.0060          1.06234                                     F             | 
------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to fb/mult/a_reg[22]/CK 


---------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell   Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                Fall  1.5000 1.5000 0.0000 0.236327 6.58518  6.82151           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c22/A BUF_X8 Fall  1.5000 0.0000 0.0000          5.81013                                     F             | 
|    CTS_L1_tid1__c1_tid1__c22/Z BUF_X8 Fall  1.5190 0.0190 0.0050 0.466553 6.25843  6.72498           1       100      F    K        | 
|    regB/clk__CTS_1_PP_3               Fall  1.5190 0.0000                                                                           | 
|    regB/CTS_L2_c_tid1_7/A      INV_X4 Fall  1.5190 0.0000 0.0050          5.70005                                     F             | 
|    regB/CTS_L2_c_tid1_7/ZN     INV_X4 Rise  1.5340 0.0150 0.0110 1.36873  11.8107  13.1794           1       100      F    K        | 
|    regB/CTS_L3_c_tid1_6/A      INV_X8 Rise  1.5350 0.0010 0.0110          11.8107                                     F             | 
|    regB/CTS_L3_c_tid1_6/ZN     INV_X8 Fall  1.5490 0.0140 0.0100 8.76346  47.2426  56.0061           4       100      F    K        | 
|    regB/CTS_L4_c_tid1_4/A      INV_X8 Fall  1.5520 0.0030 0.0110          10.8                                        F             | 
|    regB/CTS_L4_c_tid1_4/ZN     INV_X8 Rise  1.5770 0.0250 0.0190 13.8539  37.0365  50.8904           39      100      F    K        | 
|    regB/clk__CTS_1_PP_0               Rise  1.5770 0.0000                                                                           | 
|    fb/clk__CTS_1_PP_0                 Rise  1.5770 0.0000                                                                           | 
|    fb/mult/clk__CTS_1_PP_0            Rise  1.5770 0.0000                                                                           | 
|    fb/mult/a_reg[22]/CK        DFF_X1 Rise  1.5800 0.0030 0.0180          0.949653                                    F             | 
---------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (fall edge) |  1.5000 1.5000 | 
| target clock cycle shift                  |  0.0000 1.5000 | 
| target clock propagated network latency   |  0.0800 1.5800 | 
| library hold check                        |  0.0060 1.5860 | 
| data required time                        |  1.5860        | 
|                                           |                | 
| data arrival time                         |  1.7160        | 
| data required time                        | -1.5860        | 
| pessimism                                 |  0.0020        | 
|                                           |                | 
| slack                                     |  0.1320        | 
--------------------------------------------------------------


 Timing Path to fb/mult/out_reg[45]/D 
  
 Path Start Point : fb/mult/out_reg[46] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode') 
 Path End Point   : fb/mult/out_reg[45] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode') 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell      Edge Arrival Delay   Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                   Fall  1.5000  1.5000 0.0000             0.236327 5.81013  6.04646           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c22/A BUF_X8    Fall  1.5000  0.0000 0.0000                      5.81013                                     F             | 
|    CTS_L1_tid1__c1_tid1__c22/Z BUF_X8    Fall  1.5190  0.0190 0.0050             0.466553 5.70005  6.16661           1       100      F    K        | 
|    regB/clk__CTS_1_PP_3                  Fall  1.5190  0.0000                                                                                       | 
|    regB/CTS_L2_c_tid1_7/A      INV_X4    Fall  1.5190  0.0000 0.0050                      5.70005                                     F             | 
|    regB/CTS_L2_c_tid1_7/ZN     INV_X4    Rise  1.5330  0.0140 0.0100             1.36873  10.8     12.1687           1       100      F    K        | 
|    regB/CTS_L3_c_tid1_6/A      INV_X8    Rise  1.5340  0.0010 0.0100                      11.8107                                     F             | 
|    regB/CTS_L3_c_tid1_6/ZN     INV_X8    Fall  1.5470  0.0130 0.0090             8.76345  43.2     51.9635           4       100      F    K        | 
|    regB/clk__CTS_1_PP_2                  Fall  1.5470  0.0000                                                                                       | 
|    fb/clk__CTS_1_PP_4                    Fall  1.5470  0.0000                                                                                       | 
|    fb/mult/clk__CTS_1_PP_4               Fall  1.5470  0.0000                                                                                       | 
|    fb/mult/CTS_L4_c_tid1_20/A  INV_X8    Fall  1.5490  0.0020 0.0090                      10.8                                        F             | 
|    fb/mult/CTS_L4_c_tid1_20/ZN INV_X8    Rise  1.5790  0.0300 0.0250             24.9964  47.1042  72.1006           55      100      F    K        | 
| Data Path:                                                                                                                                          | 
|    fb/mult/out_reg[46]/CK      DFF_X1    Rise  1.5840  0.0050 0.0250                      0.949653                                    F             | 
|    fb/mult/out_reg[46]/Q       DFF_X1    Fall  1.6880  0.1040 0.0170             3.35089  9.33015  12.681            5       100      F             | 
|    fb/mult/i_0_0_27/A1         AOI222_X1 Fall  1.6870 -0.0010 0.0170    -0.0010           1.40277                                                   | 
|    fb/mult/i_0_0_27/ZN         AOI222_X1 Rise  1.7170  0.0300 0.0210             0.244805 1.54936  1.79416           1       100                    | 
|    fb/mult/i_0_0_26/A          INV_X1    Rise  1.7170  0.0000 0.0210                      1.70023                                                   | 
|    fb/mult/i_0_0_26/ZN         INV_X1    Fall  1.7270  0.0100 0.0070             0.844313 1.06234  1.90666           1       100                    | 
|    fb/mult/out_reg[45]/D       DFF_X1    Fall  1.7270  0.0000 0.0070                      1.06234                                     F             | 
-------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to fb/mult/out_reg[45]/CK 


---------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell   Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                Fall  1.5000 1.5000 0.0000 0.236327 6.58518  6.82151           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c22/A BUF_X8 Fall  1.5000 0.0000 0.0000          5.81013                                     F             | 
|    CTS_L1_tid1__c1_tid1__c22/Z BUF_X8 Fall  1.5190 0.0190 0.0050 0.466553 6.25843  6.72498           1       100      F    K        | 
|    regB/clk__CTS_1_PP_3               Fall  1.5190 0.0000                                                                           | 
|    regB/CTS_L2_c_tid1_7/A      INV_X4 Fall  1.5190 0.0000 0.0050          5.70005                                     F             | 
|    regB/CTS_L2_c_tid1_7/ZN     INV_X4 Rise  1.5340 0.0150 0.0110 1.36873  11.8107  13.1794           1       100      F    K        | 
|    regB/CTS_L3_c_tid1_6/A      INV_X8 Rise  1.5350 0.0010 0.0110          11.8107                                     F             | 
|    regB/CTS_L3_c_tid1_6/ZN     INV_X8 Fall  1.5490 0.0140 0.0100 8.76346  47.2426  56.0061           4       100      F    K        | 
|    regB/clk__CTS_1_PP_2               Fall  1.5490 0.0000                                                                           | 
|    fb/clk__CTS_1_PP_4                 Fall  1.5490 0.0000                                                                           | 
|    fb/mult/clk__CTS_1_PP_4            Fall  1.5490 0.0000                                                                           | 
|    fb/mult/CTS_L4_c_tid1_20/A  INV_X8 Fall  1.5510 0.0020 0.0100          10.8                                        F             | 
|    fb/mult/CTS_L4_c_tid1_20/ZN INV_X8 Rise  1.5830 0.0320 0.0270 24.9964  52.2309  77.2274           55      100      F    K        | 
|    fb/mult/out_reg[45]/CK      DFF_X1 Rise  1.5900 0.0070 0.0270          0.949653                                    F             | 
---------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (fall edge) |  1.5000 1.5000 | 
| target clock cycle shift                  |  0.0000 1.5000 | 
| target clock propagated network latency   |  0.0900 1.5900 | 
| library hold check                        |  0.0070 1.5970 | 
| data required time                        |  1.5970        | 
|                                           |                | 
| data arrival time                         |  1.7270        | 
| data required time                        | -1.5970        | 
| pessimism                                 |  0.0020        | 
|                                           |                | 
| slack                                     |  0.1320        | 
--------------------------------------------------------------


 Timing Path to fb/mult/out_reg[41]/D 
  
 Path Start Point : fb/mult/out_reg[42] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode') 
 Path End Point   : fb/mult/out_reg[41] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode') 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                   Fall  1.5000 1.5000 0.0000 0.236327 5.81013  6.04646           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c22/A BUF_X8    Fall  1.5000 0.0000 0.0000          5.81013                                     F             | 
|    CTS_L1_tid1__c1_tid1__c22/Z BUF_X8    Fall  1.5190 0.0190 0.0050 0.466553 5.70005  6.16661           1       100      F    K        | 
|    regB/clk__CTS_1_PP_3                  Fall  1.5190 0.0000                                                                           | 
|    regB/CTS_L2_c_tid1_7/A      INV_X4    Fall  1.5190 0.0000 0.0050          5.70005                                     F             | 
|    regB/CTS_L2_c_tid1_7/ZN     INV_X4    Rise  1.5330 0.0140 0.0100 1.36873  10.8     12.1687           1       100      F    K        | 
|    regB/CTS_L3_c_tid1_6/A      INV_X8    Rise  1.5340 0.0010 0.0100          11.8107                                     F             | 
|    regB/CTS_L3_c_tid1_6/ZN     INV_X8    Fall  1.5470 0.0130 0.0090 8.76345  43.2     51.9635           4       100      F    K        | 
|    regB/clk__CTS_1_PP_2                  Fall  1.5470 0.0000                                                                           | 
|    fb/clk__CTS_1_PP_4                    Fall  1.5470 0.0000                                                                           | 
|    fb/mult/clk__CTS_1_PP_4               Fall  1.5470 0.0000                                                                           | 
|    fb/mult/CTS_L4_c_tid1_20/A  INV_X8    Fall  1.5490 0.0020 0.0090          10.8                                        F             | 
|    fb/mult/CTS_L4_c_tid1_20/ZN INV_X8    Rise  1.5790 0.0300 0.0250 24.9964  47.1042  72.1006           55      100      F    K        | 
| Data Path:                                                                                                                             | 
|    fb/mult/out_reg[42]/CK      DFF_X1    Rise  1.5850 0.0060 0.0250          0.949653                                    F             | 
|    fb/mult/out_reg[42]/Q       DFF_X1    Fall  1.6890 0.1040 0.0160 2.14676  10.2372  12.3839           6       100      F             | 
|    fb/mult/i_0_0_19/A1         AOI222_X1 Fall  1.6890 0.0000 0.0160          1.40277                                                   | 
|    fb/mult/i_0_0_19/ZN         AOI222_X1 Rise  1.7190 0.0300 0.0210 0.384177 1.54936  1.93354           1       100                    | 
|    fb/mult/i_0_0_18/A          INV_X1    Rise  1.7190 0.0000 0.0210          1.70023                                                   | 
|    fb/mult/i_0_0_18/ZN         INV_X1    Fall  1.7280 0.0090 0.0060 0.43917  1.06234  1.50151           1       100                    | 
|    fb/mult/out_reg[41]/D       DFF_X1    Fall  1.7280 0.0000 0.0060          1.06234                                     F             | 
------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to fb/mult/out_reg[41]/CK 


---------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell   Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                Fall  1.5000 1.5000 0.0000 0.236327 6.58518  6.82151           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c22/A BUF_X8 Fall  1.5000 0.0000 0.0000          5.81013                                     F             | 
|    CTS_L1_tid1__c1_tid1__c22/Z BUF_X8 Fall  1.5190 0.0190 0.0050 0.466553 6.25843  6.72498           1       100      F    K        | 
|    regB/clk__CTS_1_PP_3               Fall  1.5190 0.0000                                                                           | 
|    regB/CTS_L2_c_tid1_7/A      INV_X4 Fall  1.5190 0.0000 0.0050          5.70005                                     F             | 
|    regB/CTS_L2_c_tid1_7/ZN     INV_X4 Rise  1.5340 0.0150 0.0110 1.36873  11.8107  13.1794           1       100      F    K        | 
|    regB/CTS_L3_c_tid1_6/A      INV_X8 Rise  1.5350 0.0010 0.0110          11.8107                                     F             | 
|    regB/CTS_L3_c_tid1_6/ZN     INV_X8 Fall  1.5490 0.0140 0.0100 8.76346  47.2426  56.0061           4       100      F    K        | 
|    regB/clk__CTS_1_PP_2               Fall  1.5490 0.0000                                                                           | 
|    regA/clk__CTS_1_PP_4               Fall  1.5490 0.0000                                                                           | 
|    regA/CTS_L4_c_tid1_4/A      INV_X8 Fall  1.5560 0.0070 0.0120          10.8                                        F             | 
|    regA/CTS_L4_c_tid1_4/ZN     INV_X8 Rise  1.5880 0.0320 0.0250 23.8054  48.4323  72.2377           51      100      F    K        | 
|    regA/clk__CTS_1_PP_2               Rise  1.5880 0.0000                                                                           | 
|    fb/clk__CTS_1_PP_2                 Rise  1.5880 0.0000                                                                           | 
|    fb/mult/clk__CTS_1_PP_2            Rise  1.5880 0.0000                                                                           | 
|    fb/mult/out_reg[41]/CK      DFF_X1 Rise  1.5910 0.0030 0.0250          0.949653                                    F             | 
---------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (fall edge) |  1.5000 1.5000 | 
| target clock cycle shift                  |  0.0000 1.5000 | 
| target clock propagated network latency   |  0.0910 1.5910 | 
| library hold check                        |  0.0070 1.5980 | 
| data required time                        |  1.5980        | 
|                                           |                | 
| data arrival time                         |  1.7280        | 
| data required time                        | -1.5980        | 
| pessimism                                 |  0.0020        | 
|                                           |                | 
| slack                                     |  0.1320        | 
--------------------------------------------------------------


 Timing Path to fb/mult/out_reg[31]/D 
  
 Path Start Point : fb/mult/out_reg[32] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode') 
 Path End Point   : fb/mult/out_reg[31] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode') 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                   Fall  1.5000 1.5000 0.0000 0.236327 5.81013  6.04646           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c22/A BUF_X8    Fall  1.5000 0.0000 0.0000          5.81013                                     F             | 
|    CTS_L1_tid1__c1_tid1__c22/Z BUF_X8    Fall  1.5190 0.0190 0.0050 0.466553 5.70005  6.16661           1       100      F    K        | 
|    regB/clk__CTS_1_PP_3                  Fall  1.5190 0.0000                                                                           | 
|    regB/CTS_L2_c_tid1_7/A      INV_X4    Fall  1.5190 0.0000 0.0050          5.70005                                     F             | 
|    regB/CTS_L2_c_tid1_7/ZN     INV_X4    Rise  1.5330 0.0140 0.0100 1.36873  10.8     12.1687           1       100      F    K        | 
|    regB/CTS_L3_c_tid1_6/A      INV_X8    Rise  1.5340 0.0010 0.0100          11.8107                                     F             | 
|    regB/CTS_L3_c_tid1_6/ZN     INV_X8    Fall  1.5470 0.0130 0.0090 8.76345  43.2     51.9635           4       100      F    K        | 
|    regB/clk__CTS_1_PP_2                  Fall  1.5470 0.0000                                                                           | 
|    regA/clk__CTS_1_PP_4                  Fall  1.5470 0.0000                                                                           | 
|    regA/CTS_L4_c_tid1_4/A      INV_X8    Fall  1.5540 0.0070 0.0110          10.8                                        F             | 
|    regA/CTS_L4_c_tid1_4/ZN     INV_X8    Rise  1.5840 0.0300 0.0230 23.8053  43.6784  67.4838           51      100      F    K        | 
|    regA/clk__CTS_1_PP_2                  Rise  1.5840 0.0000                                                                           | 
|    fb/clk__CTS_1_PP_2                    Rise  1.5840 0.0000                                                                           | 
|    fb/mult/clk__CTS_1_PP_2               Rise  1.5840 0.0000                                                                           | 
| Data Path:                                                                                                                             | 
|    fb/mult/out_reg[32]/CK      DFF_X1    Rise  1.5870 0.0030 0.0230          0.949653                                    F             | 
|    fb/mult/out_reg[32]/Q       DFF_X1    Rise  1.7010 0.1140 0.0280 3.08428  8.10062  11.1849           5       100      F             | 
|    fb/mult/i_0_0_95/A1         AOI222_X1 Rise  1.7010 0.0000 0.0280          1.63668                                                   | 
|    fb/mult/i_0_0_95/ZN         AOI222_X1 Fall  1.7220 0.0210 0.0120 0.808493 1.54936  2.35785           1       100                    | 
|    fb/mult/i_0_0_94/A          INV_X1    Fall  1.7220 0.0000 0.0120          1.54936                                                   | 
|    fb/mult/i_0_0_94/ZN         INV_X1    Rise  1.7350 0.0130 0.0070 0.301811 1.06234  1.36415           1       100                    | 
|    fb/mult/out_reg[31]/D       DFF_X1    Rise  1.7350 0.0000 0.0070          1.14029                                     F             | 
------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to fb/mult/out_reg[31]/CK 


---------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell   Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                Fall  1.5000 1.5000 0.0000 0.236327 6.58518  6.82151           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c22/A BUF_X8 Fall  1.5000 0.0000 0.0000          5.81013                                     F             | 
|    CTS_L1_tid1__c1_tid1__c22/Z BUF_X8 Fall  1.5190 0.0190 0.0050 0.466553 6.25843  6.72498           1       100      F    K        | 
|    regB/clk__CTS_1_PP_3               Fall  1.5190 0.0000                                                                           | 
|    regB/CTS_L2_c_tid1_7/A      INV_X4 Fall  1.5190 0.0000 0.0050          5.70005                                     F             | 
|    regB/CTS_L2_c_tid1_7/ZN     INV_X4 Rise  1.5340 0.0150 0.0110 1.36873  11.8107  13.1794           1       100      F    K        | 
|    regB/CTS_L3_c_tid1_6/A      INV_X8 Rise  1.5350 0.0010 0.0110          11.8107                                     F             | 
|    regB/CTS_L3_c_tid1_6/ZN     INV_X8 Fall  1.5490 0.0140 0.0100 8.76346  47.2426  56.0061           4       100      F    K        | 
|    regB/clk__CTS_1_PP_2               Fall  1.5490 0.0000                                                                           | 
|    regA/clk__CTS_1_PP_4               Fall  1.5490 0.0000                                                                           | 
|    regA/CTS_L4_c_tid1_4/A      INV_X8 Fall  1.5560 0.0070 0.0120          10.8                                        F             | 
|    regA/CTS_L4_c_tid1_4/ZN     INV_X8 Rise  1.5880 0.0320 0.0250 23.8054  48.4323  72.2377           51      100      F    K        | 
|    regA/clk__CTS_1_PP_2               Rise  1.5880 0.0000                                                                           | 
|    fb/clk__CTS_1_PP_2                 Rise  1.5880 0.0000                                                                           | 
|    fb/mult/clk__CTS_1_PP_2            Rise  1.5880 0.0000                                                                           | 
|    fb/mult/out_reg[31]/CK      DFF_X1 Rise  1.5910 0.0030 0.0250          0.949653                                    F             | 
---------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (fall edge) |  1.5000 1.5000 | 
| target clock cycle shift                  |  0.0000 1.5000 | 
| target clock propagated network latency   |  0.0910 1.5910 | 
| library hold check                        |  0.0140 1.6050 | 
| data required time                        |  1.6050        | 
|                                           |                | 
| data arrival time                         |  1.7350        | 
| data required time                        | -1.6050        | 
| pessimism                                 |  0.0020        | 
|                                           |                | 
| slack                                     |  0.1320        | 
--------------------------------------------------------------


 Timing Path to fb/mult/a_reg[27]/D 
  
 Path Start Point : fb/mult/a_reg[28] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode') 
 Path End Point   : fb/mult/a_reg[27] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode') 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                   Fall  1.5000 1.5000 0.0000 0.236327 5.81013  6.04646           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c22/A BUF_X8    Fall  1.5000 0.0000 0.0000          5.81013                                     F             | 
|    CTS_L1_tid1__c1_tid1__c22/Z BUF_X8    Fall  1.5190 0.0190 0.0050 0.466553 5.70005  6.16661           1       100      F    K        | 
|    regB/clk__CTS_1_PP_3                  Fall  1.5190 0.0000                                                                           | 
|    regB/CTS_L2_c_tid1_7/A      INV_X4    Fall  1.5190 0.0000 0.0050          5.70005                                     F             | 
|    regB/CTS_L2_c_tid1_7/ZN     INV_X4    Rise  1.5330 0.0140 0.0100 1.36873  10.8     12.1687           1       100      F    K        | 
|    regB/CTS_L3_c_tid1_6/A      INV_X8    Rise  1.5340 0.0010 0.0100          11.8107                                     F             | 
|    regB/CTS_L3_c_tid1_6/ZN     INV_X8    Fall  1.5470 0.0130 0.0090 8.76345  43.2     51.9635           4       100      F    K        | 
|    regB/clk__CTS_1_PP_2                  Fall  1.5470 0.0000                                                                           | 
|    fb/clk__CTS_1_PP_4                    Fall  1.5470 0.0000                                                                           | 
|    fb/mult/clk__CTS_1_PP_4               Fall  1.5470 0.0000                                                                           | 
|    fb/mult/CTS_L4_c_tid1_20/A  INV_X8    Fall  1.5490 0.0020 0.0090          10.8                                        F             | 
|    fb/mult/CTS_L4_c_tid1_20/ZN INV_X8    Rise  1.5790 0.0300 0.0250 24.9964  47.1042  72.1006           55      100      F    K        | 
| Data Path:                                                                                                                             | 
|    fb/mult/a_reg[28]/CK        DFF_X1    Rise  1.5810 0.0020 0.0250          0.949653                                    F             | 
|    fb/mult/a_reg[28]/Q         DFF_X1    Fall  1.6850 0.1040 0.0160 2.43978  9.96881  12.4086           5       100      F             | 
|    fb/mult/i_0_0_55/A1         AOI222_X1 Fall  1.6850 0.0000 0.0160          1.40277                                                   | 
|    fb/mult/i_0_0_55/ZN         AOI222_X1 Rise  1.7170 0.0320 0.0230 0.781571 1.54936  2.33093           1       100                    | 
|    fb/mult/i_0_0_54/A          INV_X1    Rise  1.7170 0.0000 0.0230          1.70023                                                   | 
|    fb/mult/i_0_0_54/ZN         INV_X1    Fall  1.7260 0.0090 0.0070 0.490358 1.06234  1.5527            1       100                    | 
|    fb/mult/a_reg[27]/D         DFF_X1    Fall  1.7260 0.0000 0.0070          1.06234                                     F             | 
------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to fb/mult/a_reg[27]/CK 


---------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell   Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                Fall  1.5000 1.5000 0.0000 0.236327 6.58518  6.82151           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c22/A BUF_X8 Fall  1.5000 0.0000 0.0000          5.81013                                     F             | 
|    CTS_L1_tid1__c1_tid1__c22/Z BUF_X8 Fall  1.5190 0.0190 0.0050 0.466553 6.25843  6.72498           1       100      F    K        | 
|    regB/clk__CTS_1_PP_3               Fall  1.5190 0.0000                                                                           | 
|    regB/CTS_L2_c_tid1_7/A      INV_X4 Fall  1.5190 0.0000 0.0050          5.70005                                     F             | 
|    regB/CTS_L2_c_tid1_7/ZN     INV_X4 Rise  1.5340 0.0150 0.0110 1.36873  11.8107  13.1794           1       100      F    K        | 
|    regB/CTS_L3_c_tid1_6/A      INV_X8 Rise  1.5350 0.0010 0.0110          11.8107                                     F             | 
|    regB/CTS_L3_c_tid1_6/ZN     INV_X8 Fall  1.5490 0.0140 0.0100 8.76346  47.2426  56.0061           4       100      F    K        | 
|    regB/clk__CTS_1_PP_2               Fall  1.5490 0.0000                                                                           | 
|    fb/clk__CTS_1_PP_4                 Fall  1.5490 0.0000                                                                           | 
|    fb/mult/clk__CTS_1_PP_4            Fall  1.5490 0.0000                                                                           | 
|    fb/mult/CTS_L4_c_tid1_20/A  INV_X8 Fall  1.5510 0.0020 0.0100          10.8                                        F             | 
|    fb/mult/CTS_L4_c_tid1_20/ZN INV_X8 Rise  1.5830 0.0320 0.0270 24.9964  52.2309  77.2274           55      100      F    K        | 
|    fb/mult/a_reg[27]/CK        DFF_X1 Rise  1.5880 0.0050 0.0270          0.949653                                    F             | 
---------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (fall edge) |  1.5000 1.5000 | 
| target clock cycle shift                  |  0.0000 1.5000 | 
| target clock propagated network latency   |  0.0880 1.5880 | 
| library hold check                        |  0.0070 1.5950 | 
| data required time                        |  1.5950        | 
|                                           |                | 
| data arrival time                         |  1.7260        | 
| data required time                        | -1.5950        | 
| pessimism                                 |  0.0020        | 
|                                           |                | 
| slack                                     |  0.1330        | 
--------------------------------------------------------------


 Timing Path to fb/mult/out_reg[40]/D 
  
 Path Start Point : fb/mult/out_reg[41] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode') 
 Path End Point   : fb/mult/out_reg[40] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode') 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                   Fall  1.5000 1.5000 0.0000 0.236327 5.81013  6.04646           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c22/A BUF_X8    Fall  1.5000 0.0000 0.0000          5.81013                                     F             | 
|    CTS_L1_tid1__c1_tid1__c22/Z BUF_X8    Fall  1.5190 0.0190 0.0050 0.466553 5.70005  6.16661           1       100      F    K        | 
|    regB/clk__CTS_1_PP_3                  Fall  1.5190 0.0000                                                                           | 
|    regB/CTS_L2_c_tid1_7/A      INV_X4    Fall  1.5190 0.0000 0.0050          5.70005                                     F             | 
|    regB/CTS_L2_c_tid1_7/ZN     INV_X4    Rise  1.5330 0.0140 0.0100 1.36873  10.8     12.1687           1       100      F    K        | 
|    regB/CTS_L3_c_tid1_6/A      INV_X8    Rise  1.5340 0.0010 0.0100          11.8107                                     F             | 
|    regB/CTS_L3_c_tid1_6/ZN     INV_X8    Fall  1.5470 0.0130 0.0090 8.76345  43.2     51.9635           4       100      F    K        | 
|    regB/clk__CTS_1_PP_2                  Fall  1.5470 0.0000                                                                           | 
|    regA/clk__CTS_1_PP_4                  Fall  1.5470 0.0000                                                                           | 
|    regA/CTS_L4_c_tid1_4/A      INV_X8    Fall  1.5540 0.0070 0.0110          10.8                                        F             | 
|    regA/CTS_L4_c_tid1_4/ZN     INV_X8    Rise  1.5840 0.0300 0.0230 23.8053  43.6784  67.4838           51      100      F    K        | 
|    regA/clk__CTS_1_PP_2                  Rise  1.5840 0.0000                                                                           | 
|    fb/clk__CTS_1_PP_2                    Rise  1.5840 0.0000                                                                           | 
|    fb/mult/clk__CTS_1_PP_2               Rise  1.5840 0.0000                                                                           | 
| Data Path:                                                                                                                             | 
|    fb/mult/out_reg[41]/CK      DFF_X1    Rise  1.5860 0.0020 0.0230          0.949653                                    F             | 
|    fb/mult/out_reg[41]/Q       DFF_X1    Fall  1.6880 0.1020 0.0150 3.1856   8.15841  11.344            5       100      F             | 
|    fb/mult/i_0_0_17/A1         AOI222_X1 Fall  1.6880 0.0000 0.0150          1.40277                                                   | 
|    fb/mult/i_0_0_17/ZN         AOI222_X1 Rise  1.7200 0.0320 0.0230 0.71545  1.54936  2.26481           1       100                    | 
|    fb/mult/i_0_0_16/A          INV_X1    Rise  1.7200 0.0000 0.0230          1.70023                                                   | 
|    fb/mult/i_0_0_16/ZN         INV_X1    Fall  1.7280 0.0080 0.0070 0.26689  1.06234  1.32923           1       100                    | 
|    fb/mult/out_reg[40]/D       DFF_X1    Fall  1.7280 0.0000 0.0070          1.06234                                     F             | 
------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to fb/mult/out_reg[40]/CK 


---------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell   Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                Fall  1.5000 1.5000 0.0000 0.236327 6.58518  6.82151           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c22/A BUF_X8 Fall  1.5000 0.0000 0.0000          5.81013                                     F             | 
|    CTS_L1_tid1__c1_tid1__c22/Z BUF_X8 Fall  1.5190 0.0190 0.0050 0.466553 6.25843  6.72498           1       100      F    K        | 
|    regB/clk__CTS_1_PP_3               Fall  1.5190 0.0000                                                                           | 
|    regB/CTS_L2_c_tid1_7/A      INV_X4 Fall  1.5190 0.0000 0.0050          5.70005                                     F             | 
|    regB/CTS_L2_c_tid1_7/ZN     INV_X4 Rise  1.5340 0.0150 0.0110 1.36873  11.8107  13.1794           1       100      F    K        | 
|    regB/CTS_L3_c_tid1_6/A      INV_X8 Rise  1.5350 0.0010 0.0110          11.8107                                     F             | 
|    regB/CTS_L3_c_tid1_6/ZN     INV_X8 Fall  1.5490 0.0140 0.0100 8.76346  47.2426  56.0061           4       100      F    K        | 
|    regB/clk__CTS_1_PP_2               Fall  1.5490 0.0000                                                                           | 
|    regA/clk__CTS_1_PP_4               Fall  1.5490 0.0000                                                                           | 
|    regA/CTS_L4_c_tid1_4/A      INV_X8 Fall  1.5560 0.0070 0.0120          10.8                                        F             | 
|    regA/CTS_L4_c_tid1_4/ZN     INV_X8 Rise  1.5880 0.0320 0.0250 23.8054  48.4323  72.2377           51      100      F    K        | 
|    regA/clk__CTS_1_PP_2               Rise  1.5880 0.0000                                                                           | 
|    fb/clk__CTS_1_PP_2                 Rise  1.5880 0.0000                                                                           | 
|    fb/mult/clk__CTS_1_PP_2            Rise  1.5880 0.0000                                                                           | 
|    fb/mult/out_reg[40]/CK      DFF_X1 Rise  1.5900 0.0020 0.0250          0.949653                                    F             | 
---------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (fall edge) |  1.5000 1.5000 | 
| target clock cycle shift                  |  0.0000 1.5000 | 
| target clock propagated network latency   |  0.0900 1.5900 | 
| library hold check                        |  0.0070 1.5970 | 
| data required time                        |  1.5970        | 
|                                           |                | 
| data arrival time                         |  1.7280        | 
| data required time                        | -1.5970        | 
| pessimism                                 |  0.0020        | 
|                                           |                | 
| slack                                     |  0.1330        | 
--------------------------------------------------------------


 Timing Path to fb/mult/out_reg[43]/D 
  
 Path Start Point : fb/mult/out_reg[44] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode') 
 Path End Point   : fb/mult/out_reg[43] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode') 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                   Fall  1.5000 1.5000 0.0000 0.236327 5.81013  6.04646           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c22/A BUF_X8    Fall  1.5000 0.0000 0.0000          5.81013                                     F             | 
|    CTS_L1_tid1__c1_tid1__c22/Z BUF_X8    Fall  1.5190 0.0190 0.0050 0.466553 5.70005  6.16661           1       100      F    K        | 
|    regB/clk__CTS_1_PP_3                  Fall  1.5190 0.0000                                                                           | 
|    regB/CTS_L2_c_tid1_7/A      INV_X4    Fall  1.5190 0.0000 0.0050          5.70005                                     F             | 
|    regB/CTS_L2_c_tid1_7/ZN     INV_X4    Rise  1.5330 0.0140 0.0100 1.36873  10.8     12.1687           1       100      F    K        | 
|    regB/CTS_L3_c_tid1_6/A      INV_X8    Rise  1.5340 0.0010 0.0100          11.8107                                     F             | 
|    regB/CTS_L3_c_tid1_6/ZN     INV_X8    Fall  1.5470 0.0130 0.0090 8.76345  43.2     51.9635           4       100      F    K        | 
|    regB/clk__CTS_1_PP_2                  Fall  1.5470 0.0000                                                                           | 
|    fb/clk__CTS_1_PP_4                    Fall  1.5470 0.0000                                                                           | 
|    fb/mult/clk__CTS_1_PP_4               Fall  1.5470 0.0000                                                                           | 
|    fb/mult/CTS_L4_c_tid1_20/A  INV_X8    Fall  1.5490 0.0020 0.0090          10.8                                        F             | 
|    fb/mult/CTS_L4_c_tid1_20/ZN INV_X8    Rise  1.5790 0.0300 0.0250 24.9964  47.1042  72.1006           55      100      F    K        | 
| Data Path:                                                                                                                             | 
|    fb/mult/out_reg[44]/CK      DFF_X1    Rise  1.5850 0.0060 0.0250          0.949653                                    F             | 
|    fb/mult/out_reg[44]/Q       DFF_X1    Fall  1.6900 0.1050 0.0170 3.10633  10.2372  13.3435           6       100      F             | 
|    fb/mult/i_0_0_23/A1         AOI222_X1 Fall  1.6900 0.0000 0.0170          1.40277                                                   | 
|    fb/mult/i_0_0_23/ZN         AOI222_X1 Rise  1.7200 0.0300 0.0210 0.267653 1.54936  1.81701           1       100                    | 
|    fb/mult/i_0_0_22/A          INV_X1    Rise  1.7200 0.0000 0.0210          1.70023                                                   | 
|    fb/mult/i_0_0_22/ZN         INV_X1    Fall  1.7280 0.0080 0.0060 0.335562 1.06234  1.3979            1       100                    | 
|    fb/mult/out_reg[43]/D       DFF_X1    Fall  1.7280 0.0000 0.0060          1.06234                                     F             | 
------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to fb/mult/out_reg[43]/CK 


---------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell   Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                Fall  1.5000 1.5000 0.0000 0.236327 6.58518  6.82151           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c22/A BUF_X8 Fall  1.5000 0.0000 0.0000          5.81013                                     F             | 
|    CTS_L1_tid1__c1_tid1__c22/Z BUF_X8 Fall  1.5190 0.0190 0.0050 0.466553 6.25843  6.72498           1       100      F    K        | 
|    regB/clk__CTS_1_PP_3               Fall  1.5190 0.0000                                                                           | 
|    regB/CTS_L2_c_tid1_7/A      INV_X4 Fall  1.5190 0.0000 0.0050          5.70005                                     F             | 
|    regB/CTS_L2_c_tid1_7/ZN     INV_X4 Rise  1.5340 0.0150 0.0110 1.36873  11.8107  13.1794           1       100      F    K        | 
|    regB/CTS_L3_c_tid1_6/A      INV_X8 Rise  1.5350 0.0010 0.0110          11.8107                                     F             | 
|    regB/CTS_L3_c_tid1_6/ZN     INV_X8 Fall  1.5490 0.0140 0.0100 8.76346  47.2426  56.0061           4       100      F    K        | 
|    regB/clk__CTS_1_PP_2               Fall  1.5490 0.0000                                                                           | 
|    fb/clk__CTS_1_PP_4                 Fall  1.5490 0.0000                                                                           | 
|    fb/mult/clk__CTS_1_PP_4            Fall  1.5490 0.0000                                                                           | 
|    fb/mult/CTS_L4_c_tid1_20/A  INV_X8 Fall  1.5510 0.0020 0.0100          10.8                                        F             | 
|    fb/mult/CTS_L4_c_tid1_20/ZN INV_X8 Rise  1.5830 0.0320 0.0270 24.9964  52.2309  77.2274           55      100      F    K        | 
|    fb/mult/out_reg[43]/CK      DFF_X1 Rise  1.5900 0.0070 0.0270          0.949653                                    F             | 
---------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (fall edge) |  1.5000 1.5000 | 
| target clock cycle shift                  |  0.0000 1.5000 | 
| target clock propagated network latency   |  0.0900 1.5900 | 
| library hold check                        |  0.0070 1.5970 | 
| data required time                        |  1.5970        | 
|                                           |                | 
| data arrival time                         |  1.7280        | 
| data required time                        | -1.5970        | 
| pessimism                                 |  0.0020        | 
|                                           |                | 
| slack                                     |  0.1330        | 
--------------------------------------------------------------


 Timing Path to fb/mult/out_reg[23]/D 
  
 Path Start Point : fb/mult/out_reg[24] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode') 
 Path End Point   : fb/mult/out_reg[23] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode') 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell    Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                 Fall  1.5000 1.5000 0.0000 0.236327 5.81013  6.04646           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c22/A BUF_X8  Fall  1.5000 0.0000 0.0000          5.81013                                     F             | 
|    CTS_L1_tid1__c1_tid1__c22/Z BUF_X8  Fall  1.5190 0.0190 0.0050 0.466553 5.70005  6.16661           1       100      F    K        | 
|    regB/clk__CTS_1_PP_3                Fall  1.5190 0.0000                                                                           | 
|    regB/CTS_L2_c_tid1_7/A      INV_X4  Fall  1.5190 0.0000 0.0050          5.70005                                     F             | 
|    regB/CTS_L2_c_tid1_7/ZN     INV_X4  Rise  1.5330 0.0140 0.0100 1.36873  10.8     12.1687           1       100      F    K        | 
|    regB/CTS_L3_c_tid1_6/A      INV_X8  Rise  1.5340 0.0010 0.0100          11.8107                                     F             | 
|    regB/CTS_L3_c_tid1_6/ZN     INV_X8  Fall  1.5470 0.0130 0.0090 8.76345  43.2     51.9635           4       100      F    K        | 
|    regB/clk__CTS_1_PP_2                Fall  1.5470 0.0000                                                                           | 
|    regA/clk__CTS_1_PP_4                Fall  1.5470 0.0000                                                                           | 
|    regA/CTS_L4_c_tid1_4/A      INV_X8  Fall  1.5540 0.0070 0.0110          10.8                                        F             | 
|    regA/CTS_L4_c_tid1_4/ZN     INV_X8  Rise  1.5840 0.0300 0.0230 23.8053  43.6784  67.4838           51      100      F    K        | 
|    regA/clk__CTS_1_PP_2                Rise  1.5840 0.0000                                                                           | 
|    fb/clk__CTS_1_PP_2                  Rise  1.5840 0.0000                                                                           | 
|    fb/mult/clk__CTS_1_PP_2             Rise  1.5840 0.0000                                                                           | 
| Data Path:                                                                                                                           | 
|    fb/mult/out_reg[24]/CK      DFF_X1  Rise  1.5870 0.0030 0.0230          0.949653                                    F             | 
|    fb/mult/out_reg[24]/Q       DFF_X1  Rise  1.6860 0.0990 0.0130 1.38249  2.71378  4.09627           3       100      F             | 
|    fb/mult/i_0_0_86/A          MUX2_X1 Rise  1.6860 0.0000 0.0130          0.94642                                                   | 
|    fb/mult/i_0_0_86/Z          MUX2_X1 Rise  1.7230 0.0370 0.0090 0.659243 1.06234  1.72158           1       100                    | 
|    fb/mult/out_reg[23]/D       DFF_X1  Rise  1.7230 0.0000 0.0090          1.14029                                     F             | 
----------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to fb/mult/out_reg[23]/CK 


---------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell   Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                Fall  1.5000 1.5000 0.0000 0.236327 6.58518  6.82151           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c22/A BUF_X8 Fall  1.5000 0.0000 0.0000          5.81013                                     F             | 
|    CTS_L1_tid1__c1_tid1__c22/Z BUF_X8 Fall  1.5190 0.0190 0.0050 0.466553 6.25843  6.72498           1       100      F    K        | 
|    regB/clk__CTS_1_PP_3               Fall  1.5190 0.0000                                                                           | 
|    regB/CTS_L2_c_tid1_7/A      INV_X4 Fall  1.5190 0.0000 0.0050          5.70005                                     F             | 
|    regB/CTS_L2_c_tid1_7/ZN     INV_X4 Rise  1.5340 0.0150 0.0110 1.36873  11.8107  13.1794           1       100      F    K        | 
|    regB/CTS_L3_c_tid1_6/A      INV_X8 Rise  1.5350 0.0010 0.0110          11.8107                                     F             | 
|    regB/CTS_L3_c_tid1_6/ZN     INV_X8 Fall  1.5490 0.0140 0.0100 8.76346  47.2426  56.0061           4       100      F    K        | 
|    regB/CTS_L4_c_tid1_4/A      INV_X8 Fall  1.5520 0.0030 0.0110          10.8                                        F             | 
|    regB/CTS_L4_c_tid1_4/ZN     INV_X8 Rise  1.5770 0.0250 0.0190 13.8539  37.0365  50.8904           39      100      F    K        | 
|    regB/clk__CTS_1_PP_0               Rise  1.5770 0.0000                                                                           | 
|    fb/clk__CTS_1_PP_0                 Rise  1.5770 0.0000                                                                           | 
|    fb/mult/clk__CTS_1_PP_0            Rise  1.5770 0.0000                                                                           | 
|    fb/mult/out_reg[23]/CK      DFF_X1 Rise  1.5790 0.0020 0.0180          0.949653                                    F             | 
---------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (fall edge) |  1.5000 1.5000 | 
| target clock cycle shift                  |  0.0000 1.5000 | 
| target clock propagated network latency   |  0.0790 1.5790 | 
| library hold check                        |  0.0110 1.5900 | 
| data required time                        |  1.5900        | 
|                                           |                | 
| data arrival time                         |  1.7230        | 
| data required time                        | -1.5900        | 
| pessimism                                 |  0.0020        | 
|                                           |                | 
| slack                                     |  0.1350        | 
--------------------------------------------------------------


 Timing Path to fb/mult/out_reg[39]/D 
  
 Path Start Point : fb/mult/out_reg[40] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode') 
 Path End Point   : fb/mult/out_reg[39] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode') 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                   Fall  1.5000 1.5000 0.0000 0.236327 5.81013  6.04646           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c22/A BUF_X8    Fall  1.5000 0.0000 0.0000          5.81013                                     F             | 
|    CTS_L1_tid1__c1_tid1__c22/Z BUF_X8    Fall  1.5190 0.0190 0.0050 0.466553 5.70005  6.16661           1       100      F    K        | 
|    regB/clk__CTS_1_PP_3                  Fall  1.5190 0.0000                                                                           | 
|    regB/CTS_L2_c_tid1_7/A      INV_X4    Fall  1.5190 0.0000 0.0050          5.70005                                     F             | 
|    regB/CTS_L2_c_tid1_7/ZN     INV_X4    Rise  1.5330 0.0140 0.0100 1.36873  10.8     12.1687           1       100      F    K        | 
|    regB/CTS_L3_c_tid1_6/A      INV_X8    Rise  1.5340 0.0010 0.0100          11.8107                                     F             | 
|    regB/CTS_L3_c_tid1_6/ZN     INV_X8    Fall  1.5470 0.0130 0.0090 8.76345  43.2     51.9635           4       100      F    K        | 
|    regB/clk__CTS_1_PP_2                  Fall  1.5470 0.0000                                                                           | 
|    regA/clk__CTS_1_PP_4                  Fall  1.5470 0.0000                                                                           | 
|    regA/CTS_L4_c_tid1_4/A      INV_X8    Fall  1.5540 0.0070 0.0110          10.8                                        F             | 
|    regA/CTS_L4_c_tid1_4/ZN     INV_X8    Rise  1.5840 0.0300 0.0230 23.8053  43.6784  67.4838           51      100      F    K        | 
|    regA/clk__CTS_1_PP_2                  Rise  1.5840 0.0000                                                                           | 
|    fb/clk__CTS_1_PP_2                    Rise  1.5840 0.0000                                                                           | 
|    fb/mult/clk__CTS_1_PP_2               Rise  1.5840 0.0000                                                                           | 
| Data Path:                                                                                                                             | 
|    fb/mult/out_reg[40]/CK      DFF_X1    Rise  1.5860 0.0020 0.0230          0.949653                                    F             | 
|    fb/mult/out_reg[40]/Q       DFF_X1    Fall  1.6900 0.1040 0.0170 2.85397  10.2372  13.0912           6       100      F             | 
|    fb/mult/i_0_0_15/A1         AOI222_X1 Fall  1.6900 0.0000 0.0170          1.40277                                                   | 
|    fb/mult/i_0_0_15/ZN         AOI222_X1 Rise  1.7220 0.0320 0.0220 0.536946 1.54936  2.08631           1       100                    | 
|    fb/mult/i_0_0_14/A          INV_X1    Rise  1.7220 0.0000 0.0220          1.70023                                                   | 
|    fb/mult/i_0_0_14/ZN         INV_X1    Fall  1.7300 0.0080 0.0070 0.344403 1.06234  1.40675           1       100                    | 
|    fb/mult/out_reg[39]/D       DFF_X1    Fall  1.7300 0.0000 0.0070          1.06234                                     F             | 
------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to fb/mult/out_reg[39]/CK 


---------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell   Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                Fall  1.5000 1.5000 0.0000 0.236327 6.58518  6.82151           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c22/A BUF_X8 Fall  1.5000 0.0000 0.0000          5.81013                                     F             | 
|    CTS_L1_tid1__c1_tid1__c22/Z BUF_X8 Fall  1.5190 0.0190 0.0050 0.466553 6.25843  6.72498           1       100      F    K        | 
|    regB/clk__CTS_1_PP_3               Fall  1.5190 0.0000                                                                           | 
|    regB/CTS_L2_c_tid1_7/A      INV_X4 Fall  1.5190 0.0000 0.0050          5.70005                                     F             | 
|    regB/CTS_L2_c_tid1_7/ZN     INV_X4 Rise  1.5340 0.0150 0.0110 1.36873  11.8107  13.1794           1       100      F    K        | 
|    regB/CTS_L3_c_tid1_6/A      INV_X8 Rise  1.5350 0.0010 0.0110          11.8107                                     F             | 
|    regB/CTS_L3_c_tid1_6/ZN     INV_X8 Fall  1.5490 0.0140 0.0100 8.76346  47.2426  56.0061           4       100      F    K        | 
|    regB/clk__CTS_1_PP_2               Fall  1.5490 0.0000                                                                           | 
|    regA/clk__CTS_1_PP_4               Fall  1.5490 0.0000                                                                           | 
|    regA/CTS_L4_c_tid1_4/A      INV_X8 Fall  1.5560 0.0070 0.0120          10.8                                        F             | 
|    regA/CTS_L4_c_tid1_4/ZN     INV_X8 Rise  1.5880 0.0320 0.0250 23.8054  48.4323  72.2377           51      100      F    K        | 
|    regA/clk__CTS_1_PP_2               Rise  1.5880 0.0000                                                                           | 
|    fb/clk__CTS_1_PP_2                 Rise  1.5880 0.0000                                                                           | 
|    fb/mult/clk__CTS_1_PP_2            Rise  1.5880 0.0000                                                                           | 
|    fb/mult/out_reg[39]/CK      DFF_X1 Rise  1.5900 0.0020 0.0250          0.949653                                    F             | 
---------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (fall edge) |  1.5000 1.5000 | 
| target clock cycle shift                  |  0.0000 1.5000 | 
| target clock propagated network latency   |  0.0900 1.5900 | 
| library hold check                        |  0.0070 1.5970 | 
| data required time                        |  1.5970        | 
|                                           |                | 
| data arrival time                         |  1.7300        | 
| data required time                        | -1.5970        | 
| pessimism                                 |  0.0020        | 
|                                           |                | 
| slack                                     |  0.1350        | 
--------------------------------------------------------------


 Timing Path to fb/mult/a_reg[25]/D 
  
 Path Start Point : fb/mult/a_reg[26] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode') 
 Path End Point   : fb/mult/a_reg[25] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode') 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell      Edge Arrival Delay   Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                   Fall  1.5000  1.5000 0.0000             0.236327 5.81013  6.04646           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c22/A BUF_X8    Fall  1.5000  0.0000 0.0000                      5.81013                                     F             | 
|    CTS_L1_tid1__c1_tid1__c22/Z BUF_X8    Fall  1.5190  0.0190 0.0050             0.466553 5.70005  6.16661           1       100      F    K        | 
|    regB/clk__CTS_1_PP_3                  Fall  1.5190  0.0000                                                                                       | 
|    regB/CTS_L2_c_tid1_7/A      INV_X4    Fall  1.5190  0.0000 0.0050                      5.70005                                     F             | 
|    regB/CTS_L2_c_tid1_7/ZN     INV_X4    Rise  1.5330  0.0140 0.0100             1.36873  10.8     12.1687           1       100      F    K        | 
|    regB/CTS_L3_c_tid1_6/A      INV_X8    Rise  1.5340  0.0010 0.0100                      11.8107                                     F             | 
|    regB/CTS_L3_c_tid1_6/ZN     INV_X8    Fall  1.5470  0.0130 0.0090             8.76345  43.2     51.9635           4       100      F    K        | 
|    regB/clk__CTS_1_PP_2                  Fall  1.5470  0.0000                                                                                       | 
|    fb/clk__CTS_1_PP_4                    Fall  1.5470  0.0000                                                                                       | 
|    fb/mult/clk__CTS_1_PP_4               Fall  1.5470  0.0000                                                                                       | 
|    fb/mult/CTS_L4_c_tid1_20/A  INV_X8    Fall  1.5490  0.0020 0.0090                      10.8                                        F             | 
|    fb/mult/CTS_L4_c_tid1_20/ZN INV_X8    Rise  1.5790  0.0300 0.0250             24.9964  47.1042  72.1006           55      100      F    K        | 
| Data Path:                                                                                                                                          | 
|    fb/mult/a_reg[26]/CK        DFF_X1    Rise  1.5840  0.0050 0.0250                      0.949653                                    F             | 
|    fb/mult/a_reg[26]/Q         DFF_X1    Fall  1.6860  0.1020 0.0150             1.94223  9.33648  11.2787           5       100      F             | 
|    fb/mult/i_0_0_51/A1         AOI222_X1 Fall  1.6860  0.0000 0.0150                      1.40277                                                   | 
|    fb/mult/i_0_0_51/ZN         AOI222_X1 Rise  1.7160  0.0300 0.0220             0.462502 1.54936  2.01186           1       100                    | 
|    fb/mult/i_0_0_50/A          INV_X1    Rise  1.7140 -0.0020 0.0220    -0.0020           1.70023                                                   | 
|    fb/mult/i_0_0_50/ZN         INV_X1    Fall  1.7230  0.0090 0.0070             0.545045 1.06234  1.60739           1       100                    | 
|    fb/mult/a_reg[25]/D         DFF_X1    Fall  1.7230  0.0000 0.0070                      1.06234                                     F             | 
-------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to fb/mult/a_reg[25]/CK 


---------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell   Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                Fall  1.5000 1.5000 0.0000 0.236327 6.58518  6.82151           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c22/A BUF_X8 Fall  1.5000 0.0000 0.0000          5.81013                                     F             | 
|    CTS_L1_tid1__c1_tid1__c22/Z BUF_X8 Fall  1.5190 0.0190 0.0050 0.466553 6.25843  6.72498           1       100      F    K        | 
|    regB/clk__CTS_1_PP_3               Fall  1.5190 0.0000                                                                           | 
|    regB/CTS_L2_c_tid1_7/A      INV_X4 Fall  1.5190 0.0000 0.0050          5.70005                                     F             | 
|    regB/CTS_L2_c_tid1_7/ZN     INV_X4 Rise  1.5340 0.0150 0.0110 1.36873  11.8107  13.1794           1       100      F    K        | 
|    regB/CTS_L3_c_tid1_6/A      INV_X8 Rise  1.5350 0.0010 0.0110          11.8107                                     F             | 
|    regB/CTS_L3_c_tid1_6/ZN     INV_X8 Fall  1.5490 0.0140 0.0100 8.76346  47.2426  56.0061           4       100      F    K        | 
|    regB/CTS_L4_c_tid1_5/A      INV_X8 Fall  1.5550 0.0060 0.0120          10.8                                        F             | 
|    regB/CTS_L4_c_tid1_5/ZN     INV_X8 Rise  1.5810 0.0260 0.0190 14.8304  37.0365  51.8669           39      100      F    K        | 
|    regB/clk__CTS_1_PP_1               Rise  1.5810 0.0000                                                                           | 
|    fb/clk__CTS_1_PP_1                 Rise  1.5810 0.0000                                                                           | 
|    fb/mult/clk__CTS_1_PP_1            Rise  1.5810 0.0000                                                                           | 
|    fb/mult/a_reg[25]/CK        DFF_X1 Rise  1.5830 0.0020 0.0190          0.949653                                    F             | 
---------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (fall edge) |  1.5000 1.5000 | 
| target clock cycle shift                  |  0.0000 1.5000 | 
| target clock propagated network latency   |  0.0830 1.5830 | 
| library hold check                        |  0.0060 1.5890 | 
| data required time                        |  1.5890        | 
|                                           |                | 
| data arrival time                         |  1.7230        | 
| data required time                        | -1.5890        | 
| pessimism                                 |  0.0020        | 
|                                           |                | 
| slack                                     |  0.1360        | 
--------------------------------------------------------------


 Timing Path to fb/mult/out_reg[35]/D 
  
 Path Start Point : fb/mult/out_reg[36] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode') 
 Path End Point   : fb/mult/out_reg[35] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode') 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                   Fall  1.5000 1.5000 0.0000 0.236327 5.81013  6.04646           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c22/A BUF_X8    Fall  1.5000 0.0000 0.0000          5.81013                                     F             | 
|    CTS_L1_tid1__c1_tid1__c22/Z BUF_X8    Fall  1.5190 0.0190 0.0050 0.466553 5.70005  6.16661           1       100      F    K        | 
|    regB/clk__CTS_1_PP_3                  Fall  1.5190 0.0000                                                                           | 
|    regB/CTS_L2_c_tid1_7/A      INV_X4    Fall  1.5190 0.0000 0.0050          5.70005                                     F             | 
|    regB/CTS_L2_c_tid1_7/ZN     INV_X4    Rise  1.5330 0.0140 0.0100 1.36873  10.8     12.1687           1       100      F    K        | 
|    regB/CTS_L3_c_tid1_6/A      INV_X8    Rise  1.5340 0.0010 0.0100          11.8107                                     F             | 
|    regB/CTS_L3_c_tid1_6/ZN     INV_X8    Fall  1.5470 0.0130 0.0090 8.76345  43.2     51.9635           4       100      F    K        | 
|    regB/clk__CTS_1_PP_2                  Fall  1.5470 0.0000                                                                           | 
|    regA/clk__CTS_1_PP_4                  Fall  1.5470 0.0000                                                                           | 
|    regA/CTS_L4_c_tid1_4/A      INV_X8    Fall  1.5540 0.0070 0.0110          10.8                                        F             | 
|    regA/CTS_L4_c_tid1_4/ZN     INV_X8    Rise  1.5840 0.0300 0.0230 23.8053  43.6784  67.4838           51      100      F    K        | 
|    regA/clk__CTS_1_PP_2                  Rise  1.5840 0.0000                                                                           | 
|    fb/clk__CTS_1_PP_2                    Rise  1.5840 0.0000                                                                           | 
|    fb/mult/clk__CTS_1_PP_2               Rise  1.5840 0.0000                                                                           | 
| Data Path:                                                                                                                             | 
|    fb/mult/out_reg[36]/CK      DFF_X1    Rise  1.5860 0.0020 0.0230          0.949653                                    F             | 
|    fb/mult/out_reg[36]/Q       DFF_X1    Fall  1.6900 0.1040 0.0170 2.71301  10.2372  12.9502           6       100      F             | 
|    fb/mult/i_0_0_7/A1          AOI222_X1 Fall  1.6910 0.0010 0.0170          1.40277                                                   | 
|    fb/mult/i_0_0_7/ZN          AOI222_X1 Rise  1.7230 0.0320 0.0230 0.679359 1.54936  2.22872           1       100                    | 
|    fb/mult/i_0_0_6/A           INV_X1    Rise  1.7230 0.0000 0.0230          1.70023                                                   | 
|    fb/mult/i_0_0_6/ZN          INV_X1    Fall  1.7310 0.0080 0.0070 0.337086 1.06234  1.39943           1       100                    | 
|    fb/mult/out_reg[35]/D       DFF_X1    Fall  1.7310 0.0000 0.0070          1.06234                                     F             | 
------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to fb/mult/out_reg[35]/CK 


---------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell   Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                Fall  1.5000 1.5000 0.0000 0.236327 6.58518  6.82151           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c22/A BUF_X8 Fall  1.5000 0.0000 0.0000          5.81013                                     F             | 
|    CTS_L1_tid1__c1_tid1__c22/Z BUF_X8 Fall  1.5190 0.0190 0.0050 0.466553 6.25843  6.72498           1       100      F    K        | 
|    regB/clk__CTS_1_PP_3               Fall  1.5190 0.0000                                                                           | 
|    regB/CTS_L2_c_tid1_7/A      INV_X4 Fall  1.5190 0.0000 0.0050          5.70005                                     F             | 
|    regB/CTS_L2_c_tid1_7/ZN     INV_X4 Rise  1.5340 0.0150 0.0110 1.36873  11.8107  13.1794           1       100      F    K        | 
|    regB/CTS_L3_c_tid1_6/A      INV_X8 Rise  1.5350 0.0010 0.0110          11.8107                                     F             | 
|    regB/CTS_L3_c_tid1_6/ZN     INV_X8 Fall  1.5490 0.0140 0.0100 8.76346  47.2426  56.0061           4       100      F    K        | 
|    regB/clk__CTS_1_PP_2               Fall  1.5490 0.0000                                                                           | 
|    regA/clk__CTS_1_PP_4               Fall  1.5490 0.0000                                                                           | 
|    regA/CTS_L4_c_tid1_4/A      INV_X8 Fall  1.5560 0.0070 0.0120          10.8                                        F             | 
|    regA/CTS_L4_c_tid1_4/ZN     INV_X8 Rise  1.5880 0.0320 0.0250 23.8054  48.4323  72.2377           51      100      F    K        | 
|    regA/clk__CTS_1_PP_2               Rise  1.5880 0.0000                                                                           | 
|    fb/clk__CTS_1_PP_2                 Rise  1.5880 0.0000                                                                           | 
|    fb/mult/clk__CTS_1_PP_2            Rise  1.5880 0.0000                                                                           | 
|    fb/mult/out_reg[35]/CK      DFF_X1 Rise  1.5900 0.0020 0.0250          0.949653                                    F             | 
---------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (fall edge) |  1.5000 1.5000 | 
| target clock cycle shift                  |  0.0000 1.5000 | 
| target clock propagated network latency   |  0.0900 1.5900 | 
| library hold check                        |  0.0070 1.5970 | 
| data required time                        |  1.5970        | 
|                                           |                | 
| data arrival time                         |  1.7310        | 
| data required time                        | -1.5970        | 
| pessimism                                 |  0.0020        | 
|                                           |                | 
| slack                                     |  0.1360        | 
--------------------------------------------------------------


 Timing Path to fb/mult/out_reg[37]/D 
  
 Path Start Point : fb/mult/out_reg[38] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode') 
 Path End Point   : fb/mult/out_reg[37] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode') 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                   Fall  1.5000 1.5000 0.0000 0.236327 5.81013  6.04646           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c22/A BUF_X8    Fall  1.5000 0.0000 0.0000          5.81013                                     F             | 
|    CTS_L1_tid1__c1_tid1__c22/Z BUF_X8    Fall  1.5190 0.0190 0.0050 0.466553 5.70005  6.16661           1       100      F    K        | 
|    regB/clk__CTS_1_PP_3                  Fall  1.5190 0.0000                                                                           | 
|    regB/CTS_L2_c_tid1_7/A      INV_X4    Fall  1.5190 0.0000 0.0050          5.70005                                     F             | 
|    regB/CTS_L2_c_tid1_7/ZN     INV_X4    Rise  1.5330 0.0140 0.0100 1.36873  10.8     12.1687           1       100      F    K        | 
|    regB/CTS_L3_c_tid1_6/A      INV_X8    Rise  1.5340 0.0010 0.0100          11.8107                                     F             | 
|    regB/CTS_L3_c_tid1_6/ZN     INV_X8    Fall  1.5470 0.0130 0.0090 8.76345  43.2     51.9635           4       100      F    K        | 
|    regB/clk__CTS_1_PP_2                  Fall  1.5470 0.0000                                                                           | 
|    regA/clk__CTS_1_PP_4                  Fall  1.5470 0.0000                                                                           | 
|    regA/CTS_L4_c_tid1_4/A      INV_X8    Fall  1.5540 0.0070 0.0110          10.8                                        F             | 
|    regA/CTS_L4_c_tid1_4/ZN     INV_X8    Rise  1.5840 0.0300 0.0230 23.8053  43.6784  67.4838           51      100      F    K        | 
|    regA/clk__CTS_1_PP_2                  Rise  1.5840 0.0000                                                                           | 
|    fb/clk__CTS_1_PP_2                    Rise  1.5840 0.0000                                                                           | 
|    fb/mult/clk__CTS_1_PP_2               Rise  1.5840 0.0000                                                                           | 
| Data Path:                                                                                                                             | 
|    fb/mult/out_reg[38]/CK      DFF_X1    Rise  1.5860 0.0020 0.0230          0.949653                                    F             | 
|    fb/mult/out_reg[38]/Q       DFF_X1    Fall  1.6910 0.1050 0.0170 3.01424  10.2372  13.2514           6       100      F             | 
|    fb/mult/i_0_0_11/A1         AOI222_X1 Fall  1.6910 0.0000 0.0170          1.40277                                                   | 
|    fb/mult/i_0_0_11/ZN         AOI222_X1 Rise  1.7220 0.0310 0.0210 0.41831  1.54936  1.96767           1       100                    | 
|    fb/mult/i_0_0_10/A          INV_X1    Rise  1.7220 0.0000 0.0210          1.70023                                                   | 
|    fb/mult/i_0_0_10/ZN         INV_X1    Fall  1.7310 0.0090 0.0070 0.57613  1.06234  1.63847           1       100                    | 
|    fb/mult/out_reg[37]/D       DFF_X1    Fall  1.7310 0.0000 0.0070          1.06234                                     F             | 
------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to fb/mult/out_reg[37]/CK 


---------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell   Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                Fall  1.5000 1.5000 0.0000 0.236327 6.58518  6.82151           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c22/A BUF_X8 Fall  1.5000 0.0000 0.0000          5.81013                                     F             | 
|    CTS_L1_tid1__c1_tid1__c22/Z BUF_X8 Fall  1.5190 0.0190 0.0050 0.466553 6.25843  6.72498           1       100      F    K        | 
|    regB/clk__CTS_1_PP_3               Fall  1.5190 0.0000                                                                           | 
|    regB/CTS_L2_c_tid1_7/A      INV_X4 Fall  1.5190 0.0000 0.0050          5.70005                                     F             | 
|    regB/CTS_L2_c_tid1_7/ZN     INV_X4 Rise  1.5340 0.0150 0.0110 1.36873  11.8107  13.1794           1       100      F    K        | 
|    regB/CTS_L3_c_tid1_6/A      INV_X8 Rise  1.5350 0.0010 0.0110          11.8107                                     F             | 
|    regB/CTS_L3_c_tid1_6/ZN     INV_X8 Fall  1.5490 0.0140 0.0100 8.76346  47.2426  56.0061           4       100      F    K        | 
|    regB/clk__CTS_1_PP_2               Fall  1.5490 0.0000                                                                           | 
|    regA/clk__CTS_1_PP_4               Fall  1.5490 0.0000                                                                           | 
|    regA/CTS_L4_c_tid1_4/A      INV_X8 Fall  1.5560 0.0070 0.0120          10.8                                        F             | 
|    regA/CTS_L4_c_tid1_4/ZN     INV_X8 Rise  1.5880 0.0320 0.0250 23.8054  48.4323  72.2377           51      100      F    K        | 
|    regA/clk__CTS_1_PP_2               Rise  1.5880 0.0000                                                                           | 
|    fb/clk__CTS_1_PP_2                 Rise  1.5880 0.0000                                                                           | 
|    fb/mult/clk__CTS_1_PP_2            Rise  1.5880 0.0000                                                                           | 
|    fb/mult/out_reg[37]/CK      DFF_X1 Rise  1.5900 0.0020 0.0250          0.949653                                    F             | 
---------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (fall edge) |  1.5000 1.5000 | 
| target clock cycle shift                  |  0.0000 1.5000 | 
| target clock propagated network latency   |  0.0900 1.5900 | 
| library hold check                        |  0.0070 1.5970 | 
| data required time                        |  1.5970        | 
|                                           |                | 
| data arrival time                         |  1.7310        | 
| data required time                        | -1.5970        | 
| pessimism                                 |  0.0020        | 
|                                           |                | 
| slack                                     |  0.1360        | 
--------------------------------------------------------------


 Timing Path to fb/mult/out_reg[33]/D 
  
 Path Start Point : fb/mult/out_reg[34] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode') 
 Path End Point   : fb/mult/out_reg[33] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode') 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                   Fall  1.5000 1.5000 0.0000 0.236327 5.81013  6.04646           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c22/A BUF_X8    Fall  1.5000 0.0000 0.0000          5.81013                                     F             | 
|    CTS_L1_tid1__c1_tid1__c22/Z BUF_X8    Fall  1.5190 0.0190 0.0050 0.466553 5.70005  6.16661           1       100      F    K        | 
|    regB/clk__CTS_1_PP_3                  Fall  1.5190 0.0000                                                                           | 
|    regB/CTS_L2_c_tid1_7/A      INV_X4    Fall  1.5190 0.0000 0.0050          5.70005                                     F             | 
|    regB/CTS_L2_c_tid1_7/ZN     INV_X4    Rise  1.5330 0.0140 0.0100 1.36873  10.8     12.1687           1       100      F    K        | 
|    regB/CTS_L3_c_tid1_6/A      INV_X8    Rise  1.5340 0.0010 0.0100          11.8107                                     F             | 
|    regB/CTS_L3_c_tid1_6/ZN     INV_X8    Fall  1.5470 0.0130 0.0090 8.76345  43.2     51.9635           4       100      F    K        | 
|    regB/clk__CTS_1_PP_2                  Fall  1.5470 0.0000                                                                           | 
|    regA/clk__CTS_1_PP_4                  Fall  1.5470 0.0000                                                                           | 
|    regA/CTS_L4_c_tid1_4/A      INV_X8    Fall  1.5540 0.0070 0.0110          10.8                                        F             | 
|    regA/CTS_L4_c_tid1_4/ZN     INV_X8    Rise  1.5840 0.0300 0.0230 23.8053  43.6784  67.4838           51      100      F    K        | 
|    regA/clk__CTS_1_PP_2                  Rise  1.5840 0.0000                                                                           | 
|    fb/clk__CTS_1_PP_2                    Rise  1.5840 0.0000                                                                           | 
|    fb/mult/clk__CTS_1_PP_2               Rise  1.5840 0.0000                                                                           | 
| Data Path:                                                                                                                             | 
|    fb/mult/out_reg[34]/CK      DFF_X1    Rise  1.5860 0.0020 0.0230          0.949653                                    F             | 
|    fb/mult/out_reg[34]/Q       DFF_X1    Fall  1.6900 0.1040 0.0170 3.38386  9.71674  13.1006           6       100      F             | 
|    fb/mult/i_0_0_3/A1          AOI222_X1 Fall  1.6900 0.0000 0.0170          1.40277                                                   | 
|    fb/mult/i_0_0_3/ZN          AOI222_X1 Rise  1.7240 0.0340 0.0240 0.956912 1.54936  2.50627           1       100                    | 
|    fb/mult/i_0_0_2/A           INV_X1    Rise  1.7240 0.0000 0.0240          1.70023                                                   | 
|    fb/mult/i_0_0_2/ZN          INV_X1    Fall  1.7330 0.0090 0.0070 0.359715 1.06234  1.42206           1       100                    | 
|    fb/mult/out_reg[33]/D       DFF_X1    Fall  1.7330 0.0000 0.0070          1.06234                                     F             | 
------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to fb/mult/out_reg[33]/CK 


---------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell   Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                Fall  1.5000 1.5000 0.0000 0.236327 6.58518  6.82151           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c22/A BUF_X8 Fall  1.5000 0.0000 0.0000          5.81013                                     F             | 
|    CTS_L1_tid1__c1_tid1__c22/Z BUF_X8 Fall  1.5190 0.0190 0.0050 0.466553 6.25843  6.72498           1       100      F    K        | 
|    regB/clk__CTS_1_PP_3               Fall  1.5190 0.0000                                                                           | 
|    regB/CTS_L2_c_tid1_7/A      INV_X4 Fall  1.5190 0.0000 0.0050          5.70005                                     F             | 
|    regB/CTS_L2_c_tid1_7/ZN     INV_X4 Rise  1.5340 0.0150 0.0110 1.36873  11.8107  13.1794           1       100      F    K        | 
|    regB/CTS_L3_c_tid1_6/A      INV_X8 Rise  1.5350 0.0010 0.0110          11.8107                                     F             | 
|    regB/CTS_L3_c_tid1_6/ZN     INV_X8 Fall  1.5490 0.0140 0.0100 8.76346  47.2426  56.0061           4       100      F    K        | 
|    regB/clk__CTS_1_PP_2               Fall  1.5490 0.0000                                                                           | 
|    fb/clk__CTS_1_PP_4                 Fall  1.5490 0.0000                                                                           | 
|    fb/mult/clk__CTS_1_PP_4            Fall  1.5490 0.0000                                                                           | 
|    fb/mult/CTS_L4_c_tid1_20/A  INV_X8 Fall  1.5510 0.0020 0.0100          10.8                                        F             | 
|    fb/mult/CTS_L4_c_tid1_20/ZN INV_X8 Rise  1.5830 0.0320 0.0270 24.9964  52.2309  77.2274           55      100      F    K        | 
|    fb/mult/out_reg[33]/CK      DFF_X1 Rise  1.5850 0.0020 0.0270          0.949653                                    F             | 
---------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (fall edge) |  1.5000 1.5000 | 
| target clock cycle shift                  |  0.0000 1.5000 | 
| target clock propagated network latency   |  0.0850 1.5850 | 
| library hold check                        |  0.0070 1.5920 | 
| data required time                        |  1.5920        | 
|                                           |                | 
| data arrival time                         |  1.7330        | 
| data required time                        | -1.5920        | 
| pessimism                                 |  0.0020        | 
|                                           |                | 
| slack                                     |  0.1430        | 
--------------------------------------------------------------


 Timing Path to fb/mult/m_reg[23]/D 
  
 Path Start Point : fb/mult/m_reg[23] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode') 
 Path End Point   : fb/mult/m_reg[23] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode') 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-----------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell    Edge Arrival Delay   Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                 Fall  1.5000  1.5000 0.0000             0.236327 5.81013  6.04646           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c22/A BUF_X8  Fall  1.5000  0.0000 0.0000                      5.81013                                     F             | 
|    CTS_L1_tid1__c1_tid1__c22/Z BUF_X8  Fall  1.5190  0.0190 0.0050             0.466553 5.70005  6.16661           1       100      F    K        | 
|    regB/clk__CTS_1_PP_3                Fall  1.5190  0.0000                                                                                       | 
|    regB/CTS_L2_c_tid1_7/A      INV_X4  Fall  1.5190  0.0000 0.0050                      5.70005                                     F             | 
|    regB/CTS_L2_c_tid1_7/ZN     INV_X4  Rise  1.5330  0.0140 0.0100             1.36873  10.8     12.1687           1       100      F    K        | 
|    regB/CTS_L3_c_tid1_6/A      INV_X8  Rise  1.5340  0.0010 0.0100                      11.8107                                     F             | 
|    regB/CTS_L3_c_tid1_6/ZN     INV_X8  Fall  1.5470  0.0130 0.0090             8.76345  43.2     51.9635           4       100      F    K        | 
|    regB/clk__CTS_1_PP_2                Fall  1.5470  0.0000                                                                                       | 
|    fb/clk__CTS_1_PP_4                  Fall  1.5470  0.0000                                                                                       | 
|    fb/mult/clk__CTS_1_PP_4             Fall  1.5470  0.0000                                                                                       | 
|    fb/mult/CTS_L4_c_tid1_20/A  INV_X8  Fall  1.5490  0.0020 0.0090                      10.8                                        F             | 
|    fb/mult/CTS_L4_c_tid1_20/ZN INV_X8  Rise  1.5790  0.0300 0.0250             24.9964  47.1042  72.1006           55      100      F    K        | 
| Data Path:                                                                                                                                        | 
|    fb/mult/m_reg[23]/CK        DFF_X1  Rise  1.5810  0.0020 0.0250                      0.949653                                    F             | 
|    fb/mult/m_reg[23]/Q         DFF_X1  Rise  1.7020  0.1210 0.0340             3.78695  9.82309  13.61             5       100      F             | 
|    fb/mult/i_0_0_124/A         MUX2_X1 Rise  1.7000 -0.0020 0.0340    -0.0020           0.94642                                                   | 
|    fb/mult/i_0_0_124/Z         MUX2_X1 Rise  1.7420  0.0420 0.0080             0.347689 1.06234  1.41003           1       100                    | 
|    fb/mult/m_reg[23]/D         DFF_X1  Rise  1.7420  0.0000 0.0080                      1.14029                                     F             | 
-----------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to fb/mult/m_reg[23]/CK 


---------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell   Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                Fall  1.5000 1.5000 0.0000 0.236327 6.58518  6.82151           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c22/A BUF_X8 Fall  1.5000 0.0000 0.0000          5.81013                                     F             | 
|    CTS_L1_tid1__c1_tid1__c22/Z BUF_X8 Fall  1.5190 0.0190 0.0050 0.466553 6.25843  6.72498           1       100      F    K        | 
|    regB/clk__CTS_1_PP_3               Fall  1.5190 0.0000                                                                           | 
|    regB/CTS_L2_c_tid1_7/A      INV_X4 Fall  1.5190 0.0000 0.0050          5.70005                                     F             | 
|    regB/CTS_L2_c_tid1_7/ZN     INV_X4 Rise  1.5340 0.0150 0.0110 1.36873  11.8107  13.1794           1       100      F    K        | 
|    regB/CTS_L3_c_tid1_6/A      INV_X8 Rise  1.5350 0.0010 0.0110          11.8107                                     F             | 
|    regB/CTS_L3_c_tid1_6/ZN     INV_X8 Fall  1.5490 0.0140 0.0100 8.76346  47.2426  56.0061           4       100      F    K        | 
|    regB/clk__CTS_1_PP_2               Fall  1.5490 0.0000                                                                           | 
|    fb/clk__CTS_1_PP_4                 Fall  1.5490 0.0000                                                                           | 
|    fb/mult/clk__CTS_1_PP_4            Fall  1.5490 0.0000                                                                           | 
|    fb/mult/CTS_L4_c_tid1_20/A  INV_X8 Fall  1.5510 0.0020 0.0100          10.8                                        F             | 
|    fb/mult/CTS_L4_c_tid1_20/ZN INV_X8 Rise  1.5830 0.0320 0.0270 24.9964  52.2309  77.2274           55      100      F    K        | 
|    fb/mult/m_reg[23]/CK        DFF_X1 Rise  1.5850 0.0020 0.0270          0.949653                                    F             | 
---------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (fall edge) |  1.5000 1.5000 | 
| target clock cycle shift                  |  0.0000 1.5000 | 
| target clock propagated network latency   |  0.0850 1.5850 | 
| library hold check                        |  0.0130 1.5980 | 
| data required time                        |  1.5980        | 
|                                           |                | 
| data arrival time                         |  1.7420        | 
| data required time                        | -1.5980        | 
| pessimism                                 |  0.0020        | 
|                                           |                | 
| slack                                     |  0.1460        | 
--------------------------------------------------------------


 Timing Path to outB/out_reg[0]/D 
  
 Path Start Point : fb/mult/out_reg[22] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode') 
 Path End Point   : outB/out_reg[0] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode') 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                   Fall  1.5000 1.5000 0.0000 0.236327 5.81013  6.04646           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c22/A BUF_X8    Fall  1.5000 0.0000 0.0000          5.81013                                     F             | 
|    CTS_L1_tid1__c1_tid1__c22/Z BUF_X8    Fall  1.5190 0.0190 0.0050 0.466553 5.70005  6.16661           1       100      F    K        | 
|    regB/clk__CTS_1_PP_3                  Fall  1.5190 0.0000                                                                           | 
|    regB/CTS_L2_c_tid1_7/A      INV_X4    Fall  1.5190 0.0000 0.0050          5.70005                                     F             | 
|    regB/CTS_L2_c_tid1_7/ZN     INV_X4    Rise  1.5330 0.0140 0.0100 1.36873  10.8     12.1687           1       100      F    K        | 
|    regB/CTS_L3_c_tid1_6/A      INV_X8    Rise  1.5340 0.0010 0.0100          11.8107                                     F             | 
|    regB/CTS_L3_c_tid1_6/ZN     INV_X8    Fall  1.5470 0.0130 0.0090 8.76345  43.2     51.9635           4       100      F    K        | 
|    regB/CTS_L4_c_tid1_4/A      INV_X8    Fall  1.5500 0.0030 0.0100          10.8                                        F             | 
|    regB/CTS_L4_c_tid1_4/ZN     INV_X8    Rise  1.5740 0.0240 0.0170 13.8539  33.4011  47.2551           39      100      F    K        | 
|    regB/clk__CTS_1_PP_0                  Rise  1.5740 0.0000                                                                           | 
|    fb/clk__CTS_1_PP_0                    Rise  1.5740 0.0000                                                                           | 
|    fb/mult/clk__CTS_1_PP_0               Rise  1.5740 0.0000                                                                           | 
| Data Path:                                                                                                                             | 
|    fb/mult/out_reg[22]/CK      DFF_X1    Rise  1.5760 0.0020 0.0170          0.949653                                    F             | 
|    fb/mult/out_reg[22]/Q       DFF_X1    Rise  1.6760 0.1000 0.0150 1.51734  3.65245  5.16979           3       100      F             | 
|    fb/mult/out[22]                       Rise  1.6760 0.0000                                                                           | 
|    fb/i_0_1_0/C2               AOI221_X1 Rise  1.6760 0.0000 0.0150          1.70675                                                   | 
|    fb/i_0_1_0/ZN               AOI221_X1 Fall  1.6990 0.0230 0.0100 1.35563  3.05682  4.41245           1       100                    | 
|    fb/i_0_9/p_0[0]                       Fall  1.6990 0.0000                                                             A             | 
|    fb/i_0_9/i_0/A              HA_X1     Fall  1.6990 0.0000 0.0100          3.05682                                                   | 
|    fb/i_0_9/i_0/S              HA_X1     Rise  1.7220 0.0230 0.0160 0.168398 0.874832 1.04323           1       100                    | 
|    fb/i_0_9/productMantissa[0]           Rise  1.7220 0.0000                                                             A             | 
|    fb/i_0_0_0/A1               AND2_X1   Rise  1.7220 0.0000 0.0160          0.918145                                                  | 
|    fb/i_0_0_0/ZN               AND2_X1   Rise  1.7550 0.0330 0.0080 0.493925 1.06234  1.55627           1       100                    | 
|    fb/result[0]                          Rise  1.7550 0.0000                                                                           | 
|    outB/inp[0]                           Rise  1.7550 0.0000                                                                           | 
|    outB/out_reg[0]/D           DFF_X1    Rise  1.7550 0.0000 0.0080          1.14029                                     F             | 
------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to outB/out_reg[0]/CK 


---------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell   Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                Fall  1.5000 1.5000 0.0000 0.236327 6.58518  6.82151           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c22/A BUF_X8 Fall  1.5000 0.0000 0.0000          5.81013                                     F             | 
|    CTS_L1_tid1__c1_tid1__c22/Z BUF_X8 Fall  1.5190 0.0190 0.0050 0.466553 6.25843  6.72498           1       100      F    K        | 
|    regB/clk__CTS_1_PP_3               Fall  1.5190 0.0000                                                                           | 
|    regB/CTS_L2_c_tid1_7/A      INV_X4 Fall  1.5190 0.0000 0.0050          5.70005                                     F             | 
|    regB/CTS_L2_c_tid1_7/ZN     INV_X4 Rise  1.5340 0.0150 0.0110 1.36873  11.8107  13.1794           1       100      F    K        | 
|    regB/CTS_L3_c_tid1_6/A      INV_X8 Rise  1.5350 0.0010 0.0110          11.8107                                     F             | 
|    regB/CTS_L3_c_tid1_6/ZN     INV_X8 Fall  1.5490 0.0140 0.0100 8.76346  47.2426  56.0061           4       100      F    K        | 
|    regB/CTS_L4_c_tid1_4/A      INV_X8 Fall  1.5520 0.0030 0.0110          10.8                                        F             | 
|    regB/CTS_L4_c_tid1_4/ZN     INV_X8 Rise  1.5770 0.0250 0.0190 13.8539  37.0365  50.8904           39      100      F    K        | 
|    regB/clk__CTS_1_PP_0               Rise  1.5770 0.0000                                                                           | 
|    outB/clk__CTS_1_PP_0               Rise  1.5770 0.0000                                                                           | 
|    outB/out_reg[0]/CK          DFF_X1 Rise  1.5810 0.0040 0.0180          0.949653                                    F             | 
---------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (fall edge) |  1.5000 1.5000 | 
| target clock cycle shift                  |  0.0000 1.5000 | 
| target clock propagated network latency   |  0.0810 1.5810 | 
| library hold check                        |  0.0110 1.5920 | 
| data required time                        |  1.5920        | 
|                                           |                | 
| data arrival time                         |  1.7550        | 
| data required time                        | -1.5920        | 
| pessimism                                 |  0.0020        | 
|                                           |                | 
| slack                                     |  0.1650        | 
--------------------------------------------------------------


 Timing Path to outB/out_reg[3]/D 
  
 Path Start Point : fb/mult/out_reg[27] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode') 
 Path End Point   : outB/out_reg[3] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode') 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell    Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                 Fall  1.5000 1.5000 0.0000 0.236327 5.81013  6.04646           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c22/A BUF_X8  Fall  1.5000 0.0000 0.0000          5.81013                                     F             | 
|    CTS_L1_tid1__c1_tid1__c22/Z BUF_X8  Fall  1.5190 0.0190 0.0050 0.466553 5.70005  6.16661           1       100      F    K        | 
|    regB/clk__CTS_1_PP_3                Fall  1.5190 0.0000                                                                           | 
|    regB/CTS_L2_c_tid1_7/A      INV_X4  Fall  1.5190 0.0000 0.0050          5.70005                                     F             | 
|    regB/CTS_L2_c_tid1_7/ZN     INV_X4  Rise  1.5330 0.0140 0.0100 1.36873  10.8     12.1687           1       100      F    K        | 
|    regB/CTS_L3_c_tid1_6/A      INV_X8  Rise  1.5340 0.0010 0.0100          11.8107                                     F             | 
|    regB/CTS_L3_c_tid1_6/ZN     INV_X8  Fall  1.5470 0.0130 0.0090 8.76345  43.2     51.9635           4       100      F    K        | 
|    regB/clk__CTS_1_PP_2                Fall  1.5470 0.0000                                                                           | 
|    regA/clk__CTS_1_PP_4                Fall  1.5470 0.0000                                                                           | 
|    regA/CTS_L4_c_tid1_4/A      INV_X8  Fall  1.5540 0.0070 0.0110          10.8                                        F             | 
|    regA/CTS_L4_c_tid1_4/ZN     INV_X8  Rise  1.5840 0.0300 0.0230 23.8053  43.6784  67.4838           51      100      F    K        | 
|    regA/clk__CTS_1_PP_2                Rise  1.5840 0.0000                                                                           | 
|    fb/clk__CTS_1_PP_2                  Rise  1.5840 0.0000                                                                           | 
|    fb/mult/clk__CTS_1_PP_2             Rise  1.5840 0.0000                                                                           | 
| Data Path:                                                                                                                           | 
|    fb/mult/out_reg[27]/CK      DFF_X1  Rise  1.5860 0.0020 0.0230          0.949653                                    F             | 
|    fb/mult/out_reg[27]/Q       DFF_X1  Rise  1.6850 0.0990 0.0130 0.841193 3.3561   4.19729           3       100      F             | 
|    fb/mult/out[27]                     Rise  1.6850 0.0000                                                                           | 
|    fb/i_0_1_13/B               MUX2_X1 Rise  1.6850 0.0000 0.0130          0.944775                                                  | 
|    fb/i_0_1_13/Z               MUX2_X1 Rise  1.7270 0.0420 0.0130 0.56709  3.05682  3.62391           1       100                    | 
|    fb/i_0_9/p_1[3]                     Rise  1.7270 0.0000                                                             A             | 
|    fb/i_0_9/i_3/A              HA_X1   Rise  1.7270 0.0000 0.0130          3.18586                                                   | 
|    fb/i_0_9/i_3/S              HA_X1   Fall  1.7410 0.0140 0.0070 0.262933 0.874832 1.13776           1       100                    | 
|    fb/i_0_9/productMantissa[3]         Fall  1.7410 0.0000                                                             A             | 
|    fb/i_0_0_3/A1               AND2_X1 Fall  1.7410 0.0000 0.0070          0.874832                                                  | 
|    fb/i_0_0_3/ZN               AND2_X1 Fall  1.7680 0.0270 0.0060 0.596172 1.06234  1.65851           1       100                    | 
|    fb/result[3]                        Fall  1.7680 0.0000                                                                           | 
|    outB/inp[3]                         Fall  1.7680 0.0000                                                                           | 
|    outB/out_reg[3]/D           DFF_X1  Fall  1.7680 0.0000 0.0060          1.06234                                     F             | 
----------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to outB/out_reg[3]/CK 


---------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell   Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                Fall  1.5000 1.5000 0.0000 0.236327 6.58518  6.82151           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c22/A BUF_X8 Fall  1.5000 0.0000 0.0000          5.81013                                     F             | 
|    CTS_L1_tid1__c1_tid1__c22/Z BUF_X8 Fall  1.5190 0.0190 0.0050 0.466553 6.25843  6.72498           1       100      F    K        | 
|    regB/clk__CTS_1_PP_3               Fall  1.5190 0.0000                                                                           | 
|    regB/CTS_L2_c_tid1_7/A      INV_X4 Fall  1.5190 0.0000 0.0050          5.70005                                     F             | 
|    regB/CTS_L2_c_tid1_7/ZN     INV_X4 Rise  1.5340 0.0150 0.0110 1.36873  11.8107  13.1794           1       100      F    K        | 
|    regB/CTS_L3_c_tid1_6/A      INV_X8 Rise  1.5350 0.0010 0.0110          11.8107                                     F             | 
|    regB/CTS_L3_c_tid1_6/ZN     INV_X8 Fall  1.5490 0.0140 0.0100 8.76346  47.2426  56.0061           4       100      F    K        | 
|    regB/clk__CTS_1_PP_2               Fall  1.5490 0.0000                                                                           | 
|    regA/clk__CTS_1_PP_4               Fall  1.5490 0.0000                                                                           | 
|    regA/CTS_L4_c_tid1_4/A      INV_X8 Fall  1.5560 0.0070 0.0120          10.8                                        F             | 
|    regA/CTS_L4_c_tid1_4/ZN     INV_X8 Rise  1.5880 0.0320 0.0250 23.8054  48.4323  72.2377           51      100      F    K        | 
|    regA/clk__CTS_1_PP_2               Rise  1.5880 0.0000                                                                           | 
|    outB/clk__CTS_1_PP_1               Rise  1.5880 0.0000                                                                           | 
|    outB/out_reg[3]/CK          DFF_X1 Rise  1.5900 0.0020 0.0250          0.949653                                    F             | 
---------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (fall edge) |  1.5000 1.5000 | 
| target clock cycle shift                  |  0.0000 1.5000 | 
| target clock propagated network latency   |  0.0900 1.5900 | 
| library hold check                        |  0.0070 1.5970 | 
| data required time                        |  1.5970        | 
|                                           |                | 
| data arrival time                         |  1.7680        | 
| data required time                        | -1.5970        | 
| pessimism                                 |  0.0020        | 
|                                           |                | 
| slack                                     |  0.1730        | 
--------------------------------------------------------------


 Timing Path to outB/out_reg[5]/D 
  
 Path Start Point : fb/mult/out_reg[29] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode') 
 Path End Point   : outB/out_reg[5] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode') 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell    Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                 Fall  1.5000 1.5000 0.0000 0.236327 5.81013  6.04646           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c22/A BUF_X8  Fall  1.5000 0.0000 0.0000          5.81013                                     F             | 
|    CTS_L1_tid1__c1_tid1__c22/Z BUF_X8  Fall  1.5190 0.0190 0.0050 0.466553 5.70005  6.16661           1       100      F    K        | 
|    regB/clk__CTS_1_PP_3                Fall  1.5190 0.0000                                                                           | 
|    regB/CTS_L2_c_tid1_7/A      INV_X4  Fall  1.5190 0.0000 0.0050          5.70005                                     F             | 
|    regB/CTS_L2_c_tid1_7/ZN     INV_X4  Rise  1.5330 0.0140 0.0100 1.36873  10.8     12.1687           1       100      F    K        | 
|    regB/CTS_L3_c_tid1_6/A      INV_X8  Rise  1.5340 0.0010 0.0100          11.8107                                     F             | 
|    regB/CTS_L3_c_tid1_6/ZN     INV_X8  Fall  1.5470 0.0130 0.0090 8.76345  43.2     51.9635           4       100      F    K        | 
|    regB/clk__CTS_1_PP_2                Fall  1.5470 0.0000                                                                           | 
|    regA/clk__CTS_1_PP_4                Fall  1.5470 0.0000                                                                           | 
|    regA/CTS_L4_c_tid1_4/A      INV_X8  Fall  1.5540 0.0070 0.0110          10.8                                        F             | 
|    regA/CTS_L4_c_tid1_4/ZN     INV_X8  Rise  1.5840 0.0300 0.0230 23.8053  43.6784  67.4838           51      100      F    K        | 
|    regA/clk__CTS_1_PP_2                Rise  1.5840 0.0000                                                                           | 
|    fb/clk__CTS_1_PP_2                  Rise  1.5840 0.0000                                                                           | 
|    fb/mult/clk__CTS_1_PP_2             Rise  1.5840 0.0000                                                                           | 
| Data Path:                                                                                                                           | 
|    fb/mult/out_reg[29]/CK      DFF_X1  Rise  1.5850 0.0010 0.0230          0.949653                                    F             | 
|    fb/mult/out_reg[29]/Q       DFF_X1  Rise  1.6850 0.1000 0.0140 1.34294  3.3561   4.69905           3       100      F             | 
|    fb/mult/out[29]                     Rise  1.6850 0.0000                                                                           | 
|    fb/i_0_1_15/B               MUX2_X1 Rise  1.6850 0.0000 0.0140          0.944775                                                  | 
|    fb/i_0_1_15/Z               MUX2_X1 Rise  1.7270 0.0420 0.0130 0.459756 3.05682  3.51658           1       100                    | 
|    fb/i_0_9/p_1[5]                     Rise  1.7270 0.0000                                                             A             | 
|    fb/i_0_9/i_5/A              HA_X1   Rise  1.7270 0.0000 0.0130          3.18586                                                   | 
|    fb/i_0_9/i_5/S              HA_X1   Fall  1.7410 0.0140 0.0070 0.350575 0.874832 1.22541           1       100                    | 
|    fb/i_0_9/productMantissa[5]         Fall  1.7410 0.0000                                                             A             | 
|    fb/i_0_0_5/A1               AND2_X1 Fall  1.7410 0.0000 0.0070          0.874832                                                  | 
|    fb/i_0_0_5/ZN               AND2_X1 Fall  1.7680 0.0270 0.0060 0.504925 1.06234  1.56727           1       100                    | 
|    fb/result[5]                        Fall  1.7680 0.0000                                                                           | 
|    outB/inp[5]                         Fall  1.7680 0.0000                                                                           | 
|    outB/out_reg[5]/D           DFF_X1  Fall  1.7680 0.0000 0.0060          1.06234                                     F             | 
----------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to outB/out_reg[5]/CK 


---------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell   Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                Fall  1.5000 1.5000 0.0000 0.236327 6.58518  6.82151           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c22/A BUF_X8 Fall  1.5000 0.0000 0.0000          5.81013                                     F             | 
|    CTS_L1_tid1__c1_tid1__c22/Z BUF_X8 Fall  1.5190 0.0190 0.0050 0.466553 6.25843  6.72498           1       100      F    K        | 
|    regB/clk__CTS_1_PP_3               Fall  1.5190 0.0000                                                                           | 
|    regB/CTS_L2_c_tid1_7/A      INV_X4 Fall  1.5190 0.0000 0.0050          5.70005                                     F             | 
|    regB/CTS_L2_c_tid1_7/ZN     INV_X4 Rise  1.5340 0.0150 0.0110 1.36873  11.8107  13.1794           1       100      F    K        | 
|    regB/CTS_L3_c_tid1_6/A      INV_X8 Rise  1.5350 0.0010 0.0110          11.8107                                     F             | 
|    regB/CTS_L3_c_tid1_6/ZN     INV_X8 Fall  1.5490 0.0140 0.0100 8.76346  47.2426  56.0061           4       100      F    K        | 
|    regB/clk__CTS_1_PP_2               Fall  1.5490 0.0000                                                                           | 
|    regA/clk__CTS_1_PP_4               Fall  1.5490 0.0000                                                                           | 
|    regA/CTS_L4_c_tid1_4/A      INV_X8 Fall  1.5560 0.0070 0.0120          10.8                                        F             | 
|    regA/CTS_L4_c_tid1_4/ZN     INV_X8 Rise  1.5880 0.0320 0.0250 23.8054  48.4323  72.2377           51      100      F    K        | 
|    regA/clk__CTS_1_PP_2               Rise  1.5880 0.0000                                                                           | 
|    outB/clk__CTS_1_PP_1               Rise  1.5880 0.0000                                                                           | 
|    outB/out_reg[5]/CK          DFF_X1 Rise  1.5900 0.0020 0.0250          0.949653                                    F             | 
---------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (fall edge) |  1.5000 1.5000 | 
| target clock cycle shift                  |  0.0000 1.5000 | 
| target clock propagated network latency   |  0.0900 1.5900 | 
| library hold check                        |  0.0070 1.5970 | 
| data required time                        |  1.5970        | 
|                                           |                | 
| data arrival time                         |  1.7680        | 
| data required time                        | -1.5970        | 
| pessimism                                 |  0.0020        | 
|                                           |                | 
| slack                                     |  0.1730        | 
--------------------------------------------------------------


 Timing Path to outB/out_reg[6]/D 
  
 Path Start Point : fb/mult/out_reg[29] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode') 
 Path End Point   : outB/out_reg[6] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode') 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell    Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                 Fall  1.5000 1.5000 0.0000 0.236327 5.81013  6.04646           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c22/A BUF_X8  Fall  1.5000 0.0000 0.0000          5.81013                                     F             | 
|    CTS_L1_tid1__c1_tid1__c22/Z BUF_X8  Fall  1.5190 0.0190 0.0050 0.466553 5.70005  6.16661           1       100      F    K        | 
|    regB/clk__CTS_1_PP_3                Fall  1.5190 0.0000                                                                           | 
|    regB/CTS_L2_c_tid1_7/A      INV_X4  Fall  1.5190 0.0000 0.0050          5.70005                                     F             | 
|    regB/CTS_L2_c_tid1_7/ZN     INV_X4  Rise  1.5330 0.0140 0.0100 1.36873  10.8     12.1687           1       100      F    K        | 
|    regB/CTS_L3_c_tid1_6/A      INV_X8  Rise  1.5340 0.0010 0.0100          11.8107                                     F             | 
|    regB/CTS_L3_c_tid1_6/ZN     INV_X8  Fall  1.5470 0.0130 0.0090 8.76345  43.2     51.9635           4       100      F    K        | 
|    regB/clk__CTS_1_PP_2                Fall  1.5470 0.0000                                                                           | 
|    regA/clk__CTS_1_PP_4                Fall  1.5470 0.0000                                                                           | 
|    regA/CTS_L4_c_tid1_4/A      INV_X8  Fall  1.5540 0.0070 0.0110          10.8                                        F             | 
|    regA/CTS_L4_c_tid1_4/ZN     INV_X8  Rise  1.5840 0.0300 0.0230 23.8053  43.6784  67.4838           51      100      F    K        | 
|    regA/clk__CTS_1_PP_2                Rise  1.5840 0.0000                                                                           | 
|    fb/clk__CTS_1_PP_2                  Rise  1.5840 0.0000                                                                           | 
|    fb/mult/clk__CTS_1_PP_2             Rise  1.5840 0.0000                                                                           | 
| Data Path:                                                                                                                           | 
|    fb/mult/out_reg[29]/CK      DFF_X1  Rise  1.5850 0.0010 0.0230          0.949653                                    F             | 
|    fb/mult/out_reg[29]/Q       DFF_X1  Rise  1.6850 0.1000 0.0140 1.34294  3.3561   4.69905           3       100      F             | 
|    fb/mult/out[29]                     Rise  1.6850 0.0000                                                                           | 
|    fb/i_0_1_16/A               MUX2_X1 Rise  1.6850 0.0000 0.0140          0.94642                                                   | 
|    fb/i_0_1_16/Z               MUX2_X1 Rise  1.7270 0.0420 0.0120 0.198466 3.05682  3.25529           1       100                    | 
|    fb/i_0_9/p_1[6]                     Rise  1.7270 0.0000                                                             A             | 
|    fb/i_0_9/i_6/A              HA_X1   Rise  1.7270 0.0000 0.0120          3.18586                                                   | 
|    fb/i_0_9/i_6/S              HA_X1   Fall  1.7410 0.0140 0.0070 0.416937 0.874832 1.29177           1       100                    | 
|    fb/i_0_9/productMantissa[6]         Fall  1.7410 0.0000                                                             A             | 
|    fb/i_0_0_6/A1               AND2_X1 Fall  1.7410 0.0000 0.0070          0.874832                                                  | 
|    fb/i_0_0_6/ZN               AND2_X1 Fall  1.7680 0.0270 0.0060 0.531019 1.06234  1.59336           1       100                    | 
|    fb/result[6]                        Fall  1.7680 0.0000                                                                           | 
|    outB/inp[6]                         Fall  1.7680 0.0000                                                                           | 
|    outB/out_reg[6]/D           DFF_X1  Fall  1.7680 0.0000 0.0060          1.06234                                     F             | 
----------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to outB/out_reg[6]/CK 


---------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell   Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                Fall  1.5000 1.5000 0.0000 0.236327 6.58518  6.82151           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c22/A BUF_X8 Fall  1.5000 0.0000 0.0000          5.81013                                     F             | 
|    CTS_L1_tid1__c1_tid1__c22/Z BUF_X8 Fall  1.5190 0.0190 0.0050 0.466553 6.25843  6.72498           1       100      F    K        | 
|    regB/clk__CTS_1_PP_3               Fall  1.5190 0.0000                                                                           | 
|    regB/CTS_L2_c_tid1_7/A      INV_X4 Fall  1.5190 0.0000 0.0050          5.70005                                     F             | 
|    regB/CTS_L2_c_tid1_7/ZN     INV_X4 Rise  1.5340 0.0150 0.0110 1.36873  11.8107  13.1794           1       100      F    K        | 
|    regB/CTS_L3_c_tid1_6/A      INV_X8 Rise  1.5350 0.0010 0.0110          11.8107                                     F             | 
|    regB/CTS_L3_c_tid1_6/ZN     INV_X8 Fall  1.5490 0.0140 0.0100 8.76346  47.2426  56.0061           4       100      F    K        | 
|    regB/clk__CTS_1_PP_2               Fall  1.5490 0.0000                                                                           | 
|    regA/clk__CTS_1_PP_4               Fall  1.5490 0.0000                                                                           | 
|    regA/CTS_L4_c_tid1_4/A      INV_X8 Fall  1.5560 0.0070 0.0120          10.8                                        F             | 
|    regA/CTS_L4_c_tid1_4/ZN     INV_X8 Rise  1.5880 0.0320 0.0250 23.8054  48.4323  72.2377           51      100      F    K        | 
|    regA/clk__CTS_1_PP_2               Rise  1.5880 0.0000                                                                           | 
|    outB/clk__CTS_1_PP_1               Rise  1.5880 0.0000                                                                           | 
|    outB/out_reg[6]/CK          DFF_X1 Rise  1.5900 0.0020 0.0250          0.949653                                    F             | 
---------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (fall edge) |  1.5000 1.5000 | 
| target clock cycle shift                  |  0.0000 1.5000 | 
| target clock propagated network latency   |  0.0900 1.5900 | 
| library hold check                        |  0.0070 1.5970 | 
| data required time                        |  1.5970        | 
|                                           |                | 
| data arrival time                         |  1.7680        | 
| data required time                        | -1.5970        | 
| pessimism                                 |  0.0020        | 
|                                           |                | 
| slack                                     |  0.1730        | 
--------------------------------------------------------------


 Timing Path to outB/out_reg[4]/D 
  
 Path Start Point : fb/mult/out_reg[27] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode') 
 Path End Point   : outB/out_reg[4] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode') 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell    Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                 Fall  1.5000 1.5000 0.0000 0.236327 5.81013  6.04646           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c22/A BUF_X8  Fall  1.5000 0.0000 0.0000          5.81013                                     F             | 
|    CTS_L1_tid1__c1_tid1__c22/Z BUF_X8  Fall  1.5190 0.0190 0.0050 0.466553 5.70005  6.16661           1       100      F    K        | 
|    regB/clk__CTS_1_PP_3                Fall  1.5190 0.0000                                                                           | 
|    regB/CTS_L2_c_tid1_7/A      INV_X4  Fall  1.5190 0.0000 0.0050          5.70005                                     F             | 
|    regB/CTS_L2_c_tid1_7/ZN     INV_X4  Rise  1.5330 0.0140 0.0100 1.36873  10.8     12.1687           1       100      F    K        | 
|    regB/CTS_L3_c_tid1_6/A      INV_X8  Rise  1.5340 0.0010 0.0100          11.8107                                     F             | 
|    regB/CTS_L3_c_tid1_6/ZN     INV_X8  Fall  1.5470 0.0130 0.0090 8.76345  43.2     51.9635           4       100      F    K        | 
|    regB/clk__CTS_1_PP_2                Fall  1.5470 0.0000                                                                           | 
|    regA/clk__CTS_1_PP_4                Fall  1.5470 0.0000                                                                           | 
|    regA/CTS_L4_c_tid1_4/A      INV_X8  Fall  1.5540 0.0070 0.0110          10.8                                        F             | 
|    regA/CTS_L4_c_tid1_4/ZN     INV_X8  Rise  1.5840 0.0300 0.0230 23.8053  43.6784  67.4838           51      100      F    K        | 
|    regA/clk__CTS_1_PP_2                Rise  1.5840 0.0000                                                                           | 
|    fb/clk__CTS_1_PP_2                  Rise  1.5840 0.0000                                                                           | 
|    fb/mult/clk__CTS_1_PP_2             Rise  1.5840 0.0000                                                                           | 
| Data Path:                                                                                                                           | 
|    fb/mult/out_reg[27]/CK      DFF_X1  Rise  1.5860 0.0020 0.0230          0.949653                                    F             | 
|    fb/mult/out_reg[27]/Q       DFF_X1  Rise  1.6850 0.0990 0.0130 0.841193 3.3561   4.19729           3       100      F             | 
|    fb/mult/out[27]                     Rise  1.6850 0.0000                                                                           | 
|    fb/i_0_1_14/A               MUX2_X1 Rise  1.6850 0.0000 0.0130          0.94642                                                   | 
|    fb/i_0_1_14/Z               MUX2_X1 Rise  1.7270 0.0420 0.0120 0.245273 3.05682  3.3021            1       100                    | 
|    fb/i_0_9/p_1[4]                     Rise  1.7270 0.0000                                                             A             | 
|    fb/i_0_9/i_4/A              HA_X1   Rise  1.7270 0.0000 0.0120          3.18586                                                   | 
|    fb/i_0_9/i_4/S              HA_X1   Fall  1.7420 0.0150 0.0080 0.922259 0.874832 1.79709           1       100                    | 
|    fb/i_0_9/productMantissa[4]         Fall  1.7420 0.0000                                                             A             | 
|    fb/i_0_0_4/A1               AND2_X1 Fall  1.7420 0.0000 0.0080          0.874832                                                  | 
|    fb/i_0_0_4/ZN               AND2_X1 Fall  1.7690 0.0270 0.0060 0.235467 1.06234  1.29781           1       100                    | 
|    fb/result[4]                        Fall  1.7690 0.0000                                                                           | 
|    outB/inp[4]                         Fall  1.7690 0.0000                                                                           | 
|    outB/out_reg[4]/D           DFF_X1  Fall  1.7690 0.0000 0.0060          1.06234                                     F             | 
----------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to outB/out_reg[4]/CK 


---------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell   Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                Fall  1.5000 1.5000 0.0000 0.236327 6.58518  6.82151           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c22/A BUF_X8 Fall  1.5000 0.0000 0.0000          5.81013                                     F             | 
|    CTS_L1_tid1__c1_tid1__c22/Z BUF_X8 Fall  1.5190 0.0190 0.0050 0.466553 6.25843  6.72498           1       100      F    K        | 
|    regB/clk__CTS_1_PP_3               Fall  1.5190 0.0000                                                                           | 
|    regB/CTS_L2_c_tid1_7/A      INV_X4 Fall  1.5190 0.0000 0.0050          5.70005                                     F             | 
|    regB/CTS_L2_c_tid1_7/ZN     INV_X4 Rise  1.5340 0.0150 0.0110 1.36873  11.8107  13.1794           1       100      F    K        | 
|    regB/CTS_L3_c_tid1_6/A      INV_X8 Rise  1.5350 0.0010 0.0110          11.8107                                     F             | 
|    regB/CTS_L3_c_tid1_6/ZN     INV_X8 Fall  1.5490 0.0140 0.0100 8.76346  47.2426  56.0061           4       100      F    K        | 
|    regB/clk__CTS_1_PP_2               Fall  1.5490 0.0000                                                                           | 
|    regA/clk__CTS_1_PP_4               Fall  1.5490 0.0000                                                                           | 
|    regA/CTS_L4_c_tid1_4/A      INV_X8 Fall  1.5560 0.0070 0.0120          10.8                                        F             | 
|    regA/CTS_L4_c_tid1_4/ZN     INV_X8 Rise  1.5880 0.0320 0.0250 23.8054  48.4323  72.2377           51      100      F    K        | 
|    regA/clk__CTS_1_PP_2               Rise  1.5880 0.0000                                                                           | 
|    outB/clk__CTS_1_PP_1               Rise  1.5880 0.0000                                                                           | 
|    outB/out_reg[4]/CK          DFF_X1 Rise  1.5900 0.0020 0.0250          0.949653                                    F             | 
---------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (fall edge) |  1.5000 1.5000 | 
| target clock cycle shift                  |  0.0000 1.5000 | 
| target clock propagated network latency   |  0.0900 1.5900 | 
| library hold check                        |  0.0070 1.5970 | 
| data required time                        |  1.5970        | 
|                                           |                | 
| data arrival time                         |  1.7690        | 
| data required time                        | -1.5970        | 
| pessimism                                 |  0.0020        | 
|                                           |                | 
| slack                                     |  0.1740        | 
--------------------------------------------------------------


 Timing Path to outB/out_reg[8]/D 
  
 Path Start Point : fb/mult/out_reg[31] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode') 
 Path End Point   : outB/out_reg[8] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode') 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell    Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                 Fall  1.5000 1.5000 0.0000 0.236327 5.81013  6.04646           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c22/A BUF_X8  Fall  1.5000 0.0000 0.0000          5.81013                                     F             | 
|    CTS_L1_tid1__c1_tid1__c22/Z BUF_X8  Fall  1.5190 0.0190 0.0050 0.466553 5.70005  6.16661           1       100      F    K        | 
|    regB/clk__CTS_1_PP_3                Fall  1.5190 0.0000                                                                           | 
|    regB/CTS_L2_c_tid1_7/A      INV_X4  Fall  1.5190 0.0000 0.0050          5.70005                                     F             | 
|    regB/CTS_L2_c_tid1_7/ZN     INV_X4  Rise  1.5330 0.0140 0.0100 1.36873  10.8     12.1687           1       100      F    K        | 
|    regB/CTS_L3_c_tid1_6/A      INV_X8  Rise  1.5340 0.0010 0.0100          11.8107                                     F             | 
|    regB/CTS_L3_c_tid1_6/ZN     INV_X8  Fall  1.5470 0.0130 0.0090 8.76345  43.2     51.9635           4       100      F    K        | 
|    regB/clk__CTS_1_PP_2                Fall  1.5470 0.0000                                                                           | 
|    regA/clk__CTS_1_PP_4                Fall  1.5470 0.0000                                                                           | 
|    regA/CTS_L4_c_tid1_4/A      INV_X8  Fall  1.5540 0.0070 0.0110          10.8                                        F             | 
|    regA/CTS_L4_c_tid1_4/ZN     INV_X8  Rise  1.5840 0.0300 0.0230 23.8053  43.6784  67.4838           51      100      F    K        | 
|    regA/clk__CTS_1_PP_2                Rise  1.5840 0.0000                                                                           | 
|    fb/clk__CTS_1_PP_2                  Rise  1.5840 0.0000                                                                           | 
|    fb/mult/clk__CTS_1_PP_2             Rise  1.5840 0.0000                                                                           | 
| Data Path:                                                                                                                           | 
|    fb/mult/out_reg[31]/CK      DFF_X1  Rise  1.5870 0.0030 0.0230          0.949653                                    F             | 
|    fb/mult/out_reg[31]/Q       DFF_X1  Rise  1.6870 0.1000 0.0140 1.28623  3.3561   4.64233           3       100      F             | 
|    fb/mult/out[31]                     Rise  1.6870 0.0000                                                                           | 
|    fb/i_0_1_18/A               MUX2_X1 Rise  1.6870 0.0000 0.0140          0.94642                                                   | 
|    fb/i_0_1_18/Z               MUX2_X1 Rise  1.7290 0.0420 0.0130 0.347039 3.05682  3.40386           1       100                    | 
|    fb/i_0_9/p_1[8]                     Rise  1.7290 0.0000                                                             A             | 
|    fb/i_0_9/i_8/A              HA_X1   Rise  1.7290 0.0000 0.0130          3.18586                                                   | 
|    fb/i_0_9/i_8/S              HA_X1   Fall  1.7430 0.0140 0.0070 0.497419 0.874832 1.37225           1       100                    | 
|    fb/i_0_9/productMantissa[8]         Fall  1.7430 0.0000                                                             A             | 
|    fb/i_0_0_8/A1               AND2_X1 Fall  1.7430 0.0000 0.0070          0.874832                                                  | 
|    fb/i_0_0_8/ZN               AND2_X1 Fall  1.7700 0.0270 0.0060 0.523911 1.06234  1.58625           1       100                    | 
|    fb/result[8]                        Fall  1.7700 0.0000                                                                           | 
|    outB/inp[8]                         Fall  1.7700 0.0000                                                                           | 
|    outB/out_reg[8]/D           DFF_X1  Fall  1.7700 0.0000 0.0060          1.06234                                     F             | 
----------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to outB/out_reg[8]/CK 


---------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell   Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                Fall  1.5000 1.5000 0.0000 0.236327 6.58518  6.82151           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c22/A BUF_X8 Fall  1.5000 0.0000 0.0000          5.81013                                     F             | 
|    CTS_L1_tid1__c1_tid1__c22/Z BUF_X8 Fall  1.5190 0.0190 0.0050 0.466553 6.25843  6.72498           1       100      F    K        | 
|    regB/clk__CTS_1_PP_3               Fall  1.5190 0.0000                                                                           | 
|    regB/CTS_L2_c_tid1_7/A      INV_X4 Fall  1.5190 0.0000 0.0050          5.70005                                     F             | 
|    regB/CTS_L2_c_tid1_7/ZN     INV_X4 Rise  1.5340 0.0150 0.0110 1.36873  11.8107  13.1794           1       100      F    K        | 
|    regB/CTS_L3_c_tid1_6/A      INV_X8 Rise  1.5350 0.0010 0.0110          11.8107                                     F             | 
|    regB/CTS_L3_c_tid1_6/ZN     INV_X8 Fall  1.5490 0.0140 0.0100 8.76346  47.2426  56.0061           4       100      F    K        | 
|    regB/clk__CTS_1_PP_2               Fall  1.5490 0.0000                                                                           | 
|    regA/clk__CTS_1_PP_4               Fall  1.5490 0.0000                                                                           | 
|    regA/CTS_L4_c_tid1_4/A      INV_X8 Fall  1.5560 0.0070 0.0120          10.8                                        F             | 
|    regA/CTS_L4_c_tid1_4/ZN     INV_X8 Rise  1.5880 0.0320 0.0250 23.8054  48.4323  72.2377           51      100      F    K        | 
|    regA/clk__CTS_1_PP_2               Rise  1.5880 0.0000                                                                           | 
|    outB/clk__CTS_1_PP_1               Rise  1.5880 0.0000                                                                           | 
|    outB/out_reg[8]/CK          DFF_X1 Rise  1.5900 0.0020 0.0250          0.949653                                    F             | 
---------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (fall edge) |  1.5000 1.5000 | 
| target clock cycle shift                  |  0.0000 1.5000 | 
| target clock propagated network latency   |  0.0900 1.5900 | 
| library hold check                        |  0.0070 1.5970 | 
| data required time                        |  1.5970        | 
|                                           |                | 
| data arrival time                         |  1.7700        | 
| data required time                        | -1.5970        | 
| pessimism                                 |  0.0020        | 
|                                           |                | 
| slack                                     |  0.1750        | 
--------------------------------------------------------------


 Timing Path to outB/out_reg[7]/D 
  
 Path Start Point : fb/mult/out_reg[30] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode') 
 Path End Point   : outB/out_reg[7] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode') 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell    Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                 Fall  1.5000 1.5000 0.0000 0.236327 5.81013  6.04646           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c22/A BUF_X8  Fall  1.5000 0.0000 0.0000          5.81013                                     F             | 
|    CTS_L1_tid1__c1_tid1__c22/Z BUF_X8  Fall  1.5190 0.0190 0.0050 0.466553 5.70005  6.16661           1       100      F    K        | 
|    regB/clk__CTS_1_PP_3                Fall  1.5190 0.0000                                                                           | 
|    regB/CTS_L2_c_tid1_7/A      INV_X4  Fall  1.5190 0.0000 0.0050          5.70005                                     F             | 
|    regB/CTS_L2_c_tid1_7/ZN     INV_X4  Rise  1.5330 0.0140 0.0100 1.36873  10.8     12.1687           1       100      F    K        | 
|    regB/CTS_L3_c_tid1_6/A      INV_X8  Rise  1.5340 0.0010 0.0100          11.8107                                     F             | 
|    regB/CTS_L3_c_tid1_6/ZN     INV_X8  Fall  1.5470 0.0130 0.0090 8.76345  43.2     51.9635           4       100      F    K        | 
|    regB/clk__CTS_1_PP_2                Fall  1.5470 0.0000                                                                           | 
|    regA/clk__CTS_1_PP_4                Fall  1.5470 0.0000                                                                           | 
|    regA/CTS_L4_c_tid1_4/A      INV_X8  Fall  1.5540 0.0070 0.0110          10.8                                        F             | 
|    regA/CTS_L4_c_tid1_4/ZN     INV_X8  Rise  1.5840 0.0300 0.0230 23.8053  43.6784  67.4838           51      100      F    K        | 
|    regA/clk__CTS_1_PP_2                Rise  1.5840 0.0000                                                                           | 
|    fb/clk__CTS_1_PP_2                  Rise  1.5840 0.0000                                                                           | 
|    fb/mult/clk__CTS_1_PP_2             Rise  1.5840 0.0000                                                                           | 
| Data Path:                                                                                                                           | 
|    fb/mult/out_reg[30]/CK      DFF_X1  Rise  1.5860 0.0020 0.0230          0.949653                                    F             | 
|    fb/mult/out_reg[30]/Q       DFF_X1  Rise  1.6850 0.0990 0.0140 1.03485  3.3561   4.39095           3       100      F             | 
|    fb/mult/out[30]                     Rise  1.6850 0.0000                                                                           | 
|    fb/i_0_1_17/A               MUX2_X1 Rise  1.6850 0.0000 0.0140          0.94642                                                   | 
|    fb/i_0_1_17/Z               MUX2_X1 Rise  1.7280 0.0430 0.0130 0.361649 3.05682  3.41847           1       100                    | 
|    fb/i_0_9/p_1[7]                     Rise  1.7280 0.0000                                                             A             | 
|    fb/i_0_9/i_7/A              HA_X1   Rise  1.7280 0.0000 0.0130          3.18586                                                   | 
|    fb/i_0_9/i_7/S              HA_X1   Fall  1.7420 0.0140 0.0070 0.441689 0.874832 1.31652           1       100                    | 
|    fb/i_0_9/productMantissa[7]         Fall  1.7420 0.0000                                                             A             | 
|    fb/i_0_0_7/A1               AND2_X1 Fall  1.7420 0.0000 0.0070          0.874832                                                  | 
|    fb/i_0_0_7/ZN               AND2_X1 Fall  1.7700 0.0280 0.0060 0.629755 1.06234  1.6921            1       100                    | 
|    fb/result[7]                        Fall  1.7700 0.0000                                                                           | 
|    outB/inp[7]                         Fall  1.7700 0.0000                                                                           | 
|    outB/out_reg[7]/D           DFF_X1  Fall  1.7700 0.0000 0.0060          1.06234                                     F             | 
----------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to outB/out_reg[7]/CK 


---------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell   Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                Fall  1.5000 1.5000 0.0000 0.236327 6.58518  6.82151           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c22/A BUF_X8 Fall  1.5000 0.0000 0.0000          5.81013                                     F             | 
|    CTS_L1_tid1__c1_tid1__c22/Z BUF_X8 Fall  1.5190 0.0190 0.0050 0.466553 6.25843  6.72498           1       100      F    K        | 
|    regB/clk__CTS_1_PP_3               Fall  1.5190 0.0000                                                                           | 
|    regB/CTS_L2_c_tid1_7/A      INV_X4 Fall  1.5190 0.0000 0.0050          5.70005                                     F             | 
|    regB/CTS_L2_c_tid1_7/ZN     INV_X4 Rise  1.5340 0.0150 0.0110 1.36873  11.8107  13.1794           1       100      F    K        | 
|    regB/CTS_L3_c_tid1_6/A      INV_X8 Rise  1.5350 0.0010 0.0110          11.8107                                     F             | 
|    regB/CTS_L3_c_tid1_6/ZN     INV_X8 Fall  1.5490 0.0140 0.0100 8.76346  47.2426  56.0061           4       100      F    K        | 
|    regB/clk__CTS_1_PP_2               Fall  1.5490 0.0000                                                                           | 
|    regA/clk__CTS_1_PP_4               Fall  1.5490 0.0000                                                                           | 
|    regA/CTS_L4_c_tid1_4/A      INV_X8 Fall  1.5560 0.0070 0.0120          10.8                                        F             | 
|    regA/CTS_L4_c_tid1_4/ZN     INV_X8 Rise  1.5880 0.0320 0.0250 23.8054  48.4323  72.2377           51      100      F    K        | 
|    regA/clk__CTS_1_PP_2               Rise  1.5880 0.0000                                                                           | 
|    outB/clk__CTS_1_PP_1               Rise  1.5880 0.0000                                                                           | 
|    outB/out_reg[7]/CK          DFF_X1 Rise  1.5900 0.0020 0.0250          0.949653                                    F             | 
---------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (fall edge) |  1.5000 1.5000 | 
| target clock cycle shift                  |  0.0000 1.5000 | 
| target clock propagated network latency   |  0.0900 1.5900 | 
| library hold check                        |  0.0070 1.5970 | 
| data required time                        |  1.5970        | 
|                                           |                | 
| data arrival time                         |  1.7700        | 
| data required time                        | -1.5970        | 
| pessimism                                 |  0.0020        | 
|                                           |                | 
| slack                                     |  0.1750        | 
--------------------------------------------------------------


 Timing Path to outB/out_reg[2]/D 
  
 Path Start Point : fb/mult/out_reg[26] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode') 
 Path End Point   : outB/out_reg[2] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode') 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell    Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                 Fall  1.5000 1.5000 0.0000 0.236327 5.81013  6.04646           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c22/A BUF_X8  Fall  1.5000 0.0000 0.0000          5.81013                                     F             | 
|    CTS_L1_tid1__c1_tid1__c22/Z BUF_X8  Fall  1.5190 0.0190 0.0050 0.466553 5.70005  6.16661           1       100      F    K        | 
|    regB/clk__CTS_1_PP_3                Fall  1.5190 0.0000                                                                           | 
|    regB/CTS_L2_c_tid1_7/A      INV_X4  Fall  1.5190 0.0000 0.0050          5.70005                                     F             | 
|    regB/CTS_L2_c_tid1_7/ZN     INV_X4  Rise  1.5330 0.0140 0.0100 1.36873  10.8     12.1687           1       100      F    K        | 
|    regB/CTS_L3_c_tid1_6/A      INV_X8  Rise  1.5340 0.0010 0.0100          11.8107                                     F             | 
|    regB/CTS_L3_c_tid1_6/ZN     INV_X8  Fall  1.5470 0.0130 0.0090 8.76345  43.2     51.9635           4       100      F    K        | 
|    regB/clk__CTS_1_PP_2                Fall  1.5470 0.0000                                                                           | 
|    regA/clk__CTS_1_PP_4                Fall  1.5470 0.0000                                                                           | 
|    regA/CTS_L4_c_tid1_4/A      INV_X8  Fall  1.5540 0.0070 0.0110          10.8                                        F             | 
|    regA/CTS_L4_c_tid1_4/ZN     INV_X8  Rise  1.5840 0.0300 0.0230 23.8053  43.6784  67.4838           51      100      F    K        | 
|    regA/clk__CTS_1_PP_2                Rise  1.5840 0.0000                                                                           | 
|    fb/clk__CTS_1_PP_2                  Rise  1.5840 0.0000                                                                           | 
|    fb/mult/clk__CTS_1_PP_2             Rise  1.5840 0.0000                                                                           | 
| Data Path:                                                                                                                           | 
|    fb/mult/out_reg[26]/CK      DFF_X1  Rise  1.5870 0.0030 0.0230          0.949653                                    F             | 
|    fb/mult/out_reg[26]/Q       DFF_X1  Rise  1.6860 0.0990 0.0130 0.80756  3.3561   4.16366           3       100      F             | 
|    fb/mult/out[26]                     Rise  1.6860 0.0000                                                                           | 
|    fb/i_0_1_12/B               MUX2_X1 Rise  1.6860 0.0000 0.0130          0.944775                                                  | 
|    fb/i_0_1_12/Z               MUX2_X1 Rise  1.7280 0.0420 0.0130 0.582231 3.05682  3.63905           1       100                    | 
|    fb/i_0_9/p_1[2]                     Rise  1.7280 0.0000                                                             A             | 
|    fb/i_0_9/i_2/A              HA_X1   Rise  1.7280 0.0000 0.0130          3.18586                                                   | 
|    fb/i_0_9/i_2/S              HA_X1   Fall  1.7430 0.0150 0.0070 0.669595 0.874832 1.54443           1       100                    | 
|    fb/i_0_9/productMantissa[2]         Fall  1.7430 0.0000                                                             A             | 
|    fb/i_0_0_2/A1               AND2_X1 Fall  1.7430 0.0000 0.0070          0.874832                                                  | 
|    fb/i_0_0_2/ZN               AND2_X1 Fall  1.7710 0.0280 0.0060 0.615491 1.06234  1.67783           1       100                    | 
|    fb/result[2]                        Fall  1.7710 0.0000                                                                           | 
|    outB/inp[2]                         Fall  1.7710 0.0000                                                                           | 
|    outB/out_reg[2]/D           DFF_X1  Fall  1.7710 0.0000 0.0060          1.06234                                     F             | 
----------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to outB/out_reg[2]/CK 


---------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell   Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                Fall  1.5000 1.5000 0.0000 0.236327 6.58518  6.82151           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c22/A BUF_X8 Fall  1.5000 0.0000 0.0000          5.81013                                     F             | 
|    CTS_L1_tid1__c1_tid1__c22/Z BUF_X8 Fall  1.5190 0.0190 0.0050 0.466553 6.25843  6.72498           1       100      F    K        | 
|    regB/clk__CTS_1_PP_3               Fall  1.5190 0.0000                                                                           | 
|    regB/CTS_L2_c_tid1_7/A      INV_X4 Fall  1.5190 0.0000 0.0050          5.70005                                     F             | 
|    regB/CTS_L2_c_tid1_7/ZN     INV_X4 Rise  1.5340 0.0150 0.0110 1.36873  11.8107  13.1794           1       100      F    K        | 
|    regB/CTS_L3_c_tid1_6/A      INV_X8 Rise  1.5350 0.0010 0.0110          11.8107                                     F             | 
|    regB/CTS_L3_c_tid1_6/ZN     INV_X8 Fall  1.5490 0.0140 0.0100 8.76346  47.2426  56.0061           4       100      F    K        | 
|    regB/clk__CTS_1_PP_2               Fall  1.5490 0.0000                                                                           | 
|    regA/clk__CTS_1_PP_4               Fall  1.5490 0.0000                                                                           | 
|    regA/CTS_L4_c_tid1_4/A      INV_X8 Fall  1.5560 0.0070 0.0120          10.8                                        F             | 
|    regA/CTS_L4_c_tid1_4/ZN     INV_X8 Rise  1.5880 0.0320 0.0250 23.8054  48.4323  72.2377           51      100      F    K        | 
|    regA/clk__CTS_1_PP_2               Rise  1.5880 0.0000                                                                           | 
|    outB/clk__CTS_1_PP_1               Rise  1.5880 0.0000                                                                           | 
|    outB/out_reg[2]/CK          DFF_X1 Rise  1.5890 0.0010 0.0250          0.949653                                    F             | 
---------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (fall edge) |  1.5000 1.5000 | 
| target clock cycle shift                  |  0.0000 1.5000 | 
| target clock propagated network latency   |  0.0890 1.5890 | 
| library hold check                        |  0.0070 1.5960 | 
| data required time                        |  1.5960        | 
|                                           |                | 
| data arrival time                         |  1.7710        | 
| data required time                        | -1.5960        | 
| pessimism                                 |  0.0020        | 
|                                           |                | 
| slack                                     |  0.1770        | 
--------------------------------------------------------------


 Timing Path to fb/mult/out_reg[46]/D 
  
 Path Start Point : fb/mult/m_reg[15] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode') 
 Path End Point   : fb/mult/out_reg[46] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode') 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                   Fall  1.5000 1.5000 0.0000 0.236327 5.81013  6.04646           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c22/A BUF_X8    Fall  1.5000 0.0000 0.0000          5.81013                                     F             | 
|    CTS_L1_tid1__c1_tid1__c22/Z BUF_X8    Fall  1.5190 0.0190 0.0050 0.466553 5.70005  6.16661           1       100      F    K        | 
|    regB/clk__CTS_1_PP_3                  Fall  1.5190 0.0000                                                                           | 
|    regB/CTS_L2_c_tid1_7/A      INV_X4    Fall  1.5190 0.0000 0.0050          5.70005                                     F             | 
|    regB/CTS_L2_c_tid1_7/ZN     INV_X4    Rise  1.5330 0.0140 0.0100 1.36873  10.8     12.1687           1       100      F    K        | 
|    regB/CTS_L3_c_tid1_6/A      INV_X8    Rise  1.5340 0.0010 0.0100          11.8107                                     F             | 
|    regB/CTS_L3_c_tid1_6/ZN     INV_X8    Fall  1.5470 0.0130 0.0090 8.76345  43.2     51.9635           4       100      F    K        | 
|    regB/clk__CTS_1_PP_2                  Fall  1.5470 0.0000                                                                           | 
|    fb/clk__CTS_1_PP_4                    Fall  1.5470 0.0000                                                                           | 
|    fb/mult/clk__CTS_1_PP_4               Fall  1.5470 0.0000                                                                           | 
|    fb/mult/CTS_L4_c_tid1_20/A  INV_X8    Fall  1.5490 0.0020 0.0090          10.8                                        F             | 
|    fb/mult/CTS_L4_c_tid1_20/ZN INV_X8    Rise  1.5790 0.0300 0.0250 24.9964  47.1042  72.1006           55      100      F    K        | 
| Data Path:                                                                                                                             | 
|    fb/mult/m_reg[15]/CK        DFF_X1    Rise  1.5810 0.0020 0.0250          0.949653                                    F             | 
|    fb/mult/m_reg[15]/Q         DFF_X1    Rise  1.6980 0.1170 0.0300 2.02866  9.94693  11.9756           5       100      F             | 
|    fb/mult/i_0_1/m[15]                   Rise  1.6980 0.0000                                                                           | 
|    fb/mult/i_0_1/i_15/A        FA_X1     Rise  1.6980 0.0000 0.0300          3.74571                                                   | 
|    fb/mult/i_0_1/i_15/S        FA_X1     Rise  1.7450 0.0470 0.0100 0.450408 1.50088  1.95129           1       100                    | 
|    fb/mult/i_0_1/p_0[15]                 Rise  1.7450 0.0000                                                                           | 
|    fb/mult/i_0_0_29/C2         AOI222_X1 Rise  1.7450 0.0000 0.0100          1.58671                                                   | 
|    fb/mult/i_0_0_29/ZN         AOI222_X1 Fall  1.7660 0.0210 0.0110 0.35304  1.54936  1.9024            1       100                    | 
|    fb/mult/i_0_0_28/A          INV_X1    Fall  1.7660 0.0000 0.0110          1.54936                                                   | 
|    fb/mult/i_0_0_28/ZN         INV_X1    Rise  1.7780 0.0120 0.0070 0.261326 1.06234  1.32367           1       100                    | 
|    fb/mult/out_reg[46]/D       DFF_X1    Rise  1.7780 0.0000 0.0070          1.14029                                     F             | 
------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to fb/mult/out_reg[46]/CK 


---------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell   Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                Fall  1.5000 1.5000 0.0000 0.236327 6.58518  6.82151           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c22/A BUF_X8 Fall  1.5000 0.0000 0.0000          5.81013                                     F             | 
|    CTS_L1_tid1__c1_tid1__c22/Z BUF_X8 Fall  1.5190 0.0190 0.0050 0.466553 6.25843  6.72498           1       100      F    K        | 
|    regB/clk__CTS_1_PP_3               Fall  1.5190 0.0000                                                                           | 
|    regB/CTS_L2_c_tid1_7/A      INV_X4 Fall  1.5190 0.0000 0.0050          5.70005                                     F             | 
|    regB/CTS_L2_c_tid1_7/ZN     INV_X4 Rise  1.5340 0.0150 0.0110 1.36873  11.8107  13.1794           1       100      F    K        | 
|    regB/CTS_L3_c_tid1_6/A      INV_X8 Rise  1.5350 0.0010 0.0110          11.8107                                     F             | 
|    regB/CTS_L3_c_tid1_6/ZN     INV_X8 Fall  1.5490 0.0140 0.0100 8.76346  47.2426  56.0061           4       100      F    K        | 
|    regB/clk__CTS_1_PP_2               Fall  1.5490 0.0000                                                                           | 
|    fb/clk__CTS_1_PP_4                 Fall  1.5490 0.0000                                                                           | 
|    fb/mult/clk__CTS_1_PP_4            Fall  1.5490 0.0000                                                                           | 
|    fb/mult/CTS_L4_c_tid1_20/A  INV_X8 Fall  1.5510 0.0020 0.0100          10.8                                        F             | 
|    fb/mult/CTS_L4_c_tid1_20/ZN INV_X8 Rise  1.5830 0.0320 0.0270 24.9964  52.2309  77.2274           55      100      F    K        | 
|    fb/mult/out_reg[46]/CK      DFF_X1 Rise  1.5890 0.0060 0.0270          0.949653                                    F             | 
---------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (fall edge) |  1.5000 1.5000 | 
| target clock cycle shift                  |  0.0000 1.5000 | 
| target clock propagated network latency   |  0.0890 1.5890 | 
| library hold check                        |  0.0140 1.6030 | 
| data required time                        |  1.6030        | 
|                                           |                | 
| data arrival time                         |  1.7780        | 
| data required time                        | -1.6030        | 
| pessimism                                 |  0.0020        | 
|                                           |                | 
| slack                                     |  0.1770        | 
--------------------------------------------------------------


 Timing Path to outB/out_reg[23]/D 
  
 Path Start Point : regB/out_reg[23] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode') 
 Path End Point   : outB/out_reg[23] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode') 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-----------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell     Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                  Fall  1.5000 1.5000 0.0000 0.236327 5.81013  6.04646           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c22/A BUF_X8   Fall  1.5000 0.0000 0.0000          5.81013                                     F             | 
|    CTS_L1_tid1__c1_tid1__c22/Z BUF_X8   Fall  1.5190 0.0190 0.0050 0.466553 5.70005  6.16661           1       100      F    K        | 
|    regB/clk__CTS_1_PP_3                 Fall  1.5190 0.0000                                                                           | 
|    regB/CTS_L2_c_tid1_7/A      INV_X4   Fall  1.5190 0.0000 0.0050          5.70005                                     F             | 
|    regB/CTS_L2_c_tid1_7/ZN     INV_X4   Rise  1.5330 0.0140 0.0100 1.36873  10.8     12.1687           1       100      F    K        | 
|    regB/CTS_L3_c_tid1_6/A      INV_X8   Rise  1.5340 0.0010 0.0100          11.8107                                     F             | 
|    regB/CTS_L3_c_tid1_6/ZN     INV_X8   Fall  1.5470 0.0130 0.0090 8.76345  43.2     51.9635           4       100      F    K        | 
|    regB/CTS_L4_c_tid1_4/A      INV_X8   Fall  1.5500 0.0030 0.0100          10.8                                        F             | 
|    regB/CTS_L4_c_tid1_4/ZN     INV_X8   Rise  1.5740 0.0240 0.0170 13.8539  33.4011  47.2551           39      100      F    K        | 
| Data Path:                                                                                                                            | 
|    regB/out_reg[23]/CK         DFF_X1   Rise  1.5750 0.0010 0.0170          0.949653                                    F             | 
|    regB/out_reg[23]/Q          DFF_X1   Rise  1.6750 0.1000 0.0160 1.42957  3.91534  5.34491           3       100      F             | 
|    regB/out[23]                         Rise  1.6750 0.0000                                                                           | 
|    fb/b[23]                             Rise  1.6750 0.0000                                                                           | 
|    fb/i_0_0_46/A1              AND2_X1  Rise  1.6750 0.0000 0.0160          0.918145                                                  | 
|    fb/i_0_0_46/ZN              AND2_X1  Rise  1.7130 0.0380 0.0120 0.50943  2.96211  3.47154           2       100                    | 
|    fb/i_0_2/p_0[0]                      Rise  1.7130 0.0000                                                                           | 
|    fb/i_0_2/i_7/B1             OAI21_X1 Rise  1.7130 0.0000 0.0120          1.66205                                                   | 
|    fb/i_0_2/i_7/ZN             OAI21_X1 Fall  1.7320 0.0190 0.0090 1.96607  1.54936  3.51543           1       100                    | 
|    fb/i_0_2/i_6/A              INV_X1   Fall  1.7320 0.0000 0.0090          1.54936                                                   | 
|    fb/i_0_2/i_6/ZN             INV_X1   Rise  1.7450 0.0130 0.0080 0.615876 1.40993  2.0258            1       100                    | 
|    fb/i_0_2/exponent[0]                 Rise  1.7450 0.0000                                                                           | 
|    fb/i_0_0_25/B2              AOI21_X1 Rise  1.7450 0.0000 0.0080          1.67685                                                   | 
|    fb/i_0_0_25/ZN              AOI21_X1 Fall  1.7600 0.0150 0.0080 0.438281 1.56385  2.00213           1       100                    | 
|    fb/i_0_0_24/A2              NOR2_X1  Fall  1.7600 0.0000 0.0080          1.56385                                                   | 
|    fb/i_0_0_24/ZN              NOR2_X1  Rise  1.7860 0.0260 0.0140 0.405222 1.06234  1.46756           1       100                    | 
|    fb/result[23]                        Rise  1.7860 0.0000                                                                           | 
|    outB/inp[23]                         Rise  1.7860 0.0000                                                                           | 
|    outB/out_reg[23]/D          DFF_X1   Rise  1.7860 0.0000 0.0140          1.14029                                     F             | 
-----------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to outB/out_reg[23]/CK 


---------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell   Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                Fall  1.5000 1.5000 0.0000 0.236327 6.58518  6.82151           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c22/A BUF_X8 Fall  1.5000 0.0000 0.0000          5.81013                                     F             | 
|    CTS_L1_tid1__c1_tid1__c22/Z BUF_X8 Fall  1.5190 0.0190 0.0050 0.466553 6.25843  6.72498           1       100      F    K        | 
|    regB/clk__CTS_1_PP_3               Fall  1.5190 0.0000                                                                           | 
|    regB/CTS_L2_c_tid1_7/A      INV_X4 Fall  1.5190 0.0000 0.0050          5.70005                                     F             | 
|    regB/CTS_L2_c_tid1_7/ZN     INV_X4 Rise  1.5340 0.0150 0.0110 1.36873  11.8107  13.1794           1       100      F    K        | 
|    regB/CTS_L3_c_tid1_6/A      INV_X8 Rise  1.5350 0.0010 0.0110          11.8107                                     F             | 
|    regB/CTS_L3_c_tid1_6/ZN     INV_X8 Fall  1.5490 0.0140 0.0100 8.76346  47.2426  56.0061           4       100      F    K        | 
|    regB/clk__CTS_1_PP_2               Fall  1.5490 0.0000                                                                           | 
|    regA/clk__CTS_1_PP_4               Fall  1.5490 0.0000                                                                           | 
|    regA/CTS_L4_c_tid1_4/A      INV_X8 Fall  1.5560 0.0070 0.0120          10.8                                        F             | 
|    regA/CTS_L4_c_tid1_4/ZN     INV_X8 Rise  1.5880 0.0320 0.0250 23.8054  48.4323  72.2377           51      100      F    K        | 
|    regA/clk__CTS_1_PP_2               Rise  1.5880 0.0000                                                                           | 
|    outB/clk__CTS_1_PP_1               Rise  1.5880 0.0000                                                                           | 
|    outB/out_reg[23]/CK         DFF_X1 Rise  1.5910 0.0030 0.0250          0.949653                                    F             | 
---------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (fall edge) |  1.5000 1.5000 | 
| target clock cycle shift                  |  0.0000 1.5000 | 
| target clock propagated network latency   |  0.0910 1.5910 | 
| library hold check                        |  0.0160 1.6070 | 
| data required time                        |  1.6070        | 
|                                           |                | 
| data arrival time                         |  1.7860        | 
| data required time                        | -1.6070        | 
| pessimism                                 |  0.0020        | 
|                                           |                | 
| slack                                     |  0.1810        | 
--------------------------------------------------------------


 Timing Path to outB/out_reg[1]/D 
  
 Path Start Point : fb/mult/out_reg[25] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode') 
 Path End Point   : outB/out_reg[1] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode') 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-----------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell    Edge Arrival Delay   Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                 Fall  1.5000  1.5000 0.0000             0.236327 5.81013  6.04646           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c22/A BUF_X8  Fall  1.5000  0.0000 0.0000                      5.81013                                     F             | 
|    CTS_L1_tid1__c1_tid1__c22/Z BUF_X8  Fall  1.5190  0.0190 0.0050             0.466553 5.70005  6.16661           1       100      F    K        | 
|    regB/clk__CTS_1_PP_3                Fall  1.5190  0.0000                                                                                       | 
|    regB/CTS_L2_c_tid1_7/A      INV_X4  Fall  1.5190  0.0000 0.0050                      5.70005                                     F             | 
|    regB/CTS_L2_c_tid1_7/ZN     INV_X4  Rise  1.5330  0.0140 0.0100             1.36873  10.8     12.1687           1       100      F    K        | 
|    regB/CTS_L3_c_tid1_6/A      INV_X8  Rise  1.5340  0.0010 0.0100                      11.8107                                     F             | 
|    regB/CTS_L3_c_tid1_6/ZN     INV_X8  Fall  1.5470  0.0130 0.0090             8.76345  43.2     51.9635           4       100      F    K        | 
|    regB/clk__CTS_1_PP_2                Fall  1.5470  0.0000                                                                                       | 
|    regA/clk__CTS_1_PP_4                Fall  1.5470  0.0000                                                                                       | 
|    regA/CTS_L4_c_tid1_4/A      INV_X8  Fall  1.5540  0.0070 0.0110                      10.8                                        F             | 
|    regA/CTS_L4_c_tid1_4/ZN     INV_X8  Rise  1.5840  0.0300 0.0230             23.8053  43.6784  67.4838           51      100      F    K        | 
|    regA/clk__CTS_1_PP_2                Rise  1.5840  0.0000                                                                                       | 
|    fb/clk__CTS_1_PP_2                  Rise  1.5840  0.0000                                                                                       | 
|    fb/mult/clk__CTS_1_PP_2             Rise  1.5840  0.0000                                                                                       | 
| Data Path:                                                                                                                                        | 
|    fb/mult/out_reg[25]/CK      DFF_X1  Rise  1.5870  0.0030 0.0230                      0.949653                                    F             | 
|    fb/mult/out_reg[25]/Q       DFF_X1  Rise  1.6860  0.0990 0.0130             0.855598 3.3561   4.2117            3       100      F             | 
|    fb/mult/out[25]                     Rise  1.6860  0.0000                                                                                       | 
|    fb/i_0_1_11/B               MUX2_X1 Rise  1.6860  0.0000 0.0130                      0.944775                                                  | 
|    fb/i_0_1_11/Z               MUX2_X1 Rise  1.7270  0.0410 0.0120             0.233378 3.05682  3.2902            1       100                    | 
|    fb/i_0_9/p_1[1]                     Rise  1.7270  0.0000                                                                         A             | 
|    fb/i_0_9/i_1/A              HA_X1   Rise  1.7270  0.0000 0.0120                      3.18586                                                   | 
|    fb/i_0_9/i_1/S              HA_X1   Fall  1.7410  0.0140 0.0070             0.345043 0.874832 1.21988           1       100                    | 
|    fb/i_0_9/productMantissa[1]         Fall  1.7410  0.0000                                                                         A             | 
|    fb/i_0_0_1/A1               AND2_X1 Fall  1.7410  0.0000 0.0070                      0.874832                                                  | 
|    fb/i_0_0_1/ZN               AND2_X1 Fall  1.7700  0.0290 0.0070             1.55358  1.06234  2.61592           1       100                    | 
|    fb/result[1]                        Fall  1.7700  0.0000                                                                                       | 
|    outB/inp[1]                         Fall  1.7700  0.0000                                                                                       | 
|    outB/out_reg[1]/D           DFF_X1  Fall  1.7690 -0.0010 0.0070    -0.0010           1.06234                                     F             | 
-----------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to outB/out_reg[1]/CK 


---------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell   Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                Fall  1.5000 1.5000 0.0000 0.236327 6.58518  6.82151           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c22/A BUF_X8 Fall  1.5000 0.0000 0.0000          5.81013                                     F             | 
|    CTS_L1_tid1__c1_tid1__c22/Z BUF_X8 Fall  1.5190 0.0190 0.0050 0.466553 6.25843  6.72498           1       100      F    K        | 
|    regB/clk__CTS_1_PP_3               Fall  1.5190 0.0000                                                                           | 
|    regB/CTS_L2_c_tid1_7/A      INV_X4 Fall  1.5190 0.0000 0.0050          5.70005                                     F             | 
|    regB/CTS_L2_c_tid1_7/ZN     INV_X4 Rise  1.5340 0.0150 0.0110 1.36873  11.8107  13.1794           1       100      F    K        | 
|    regB/CTS_L3_c_tid1_6/A      INV_X8 Rise  1.5350 0.0010 0.0110          11.8107                                     F             | 
|    regB/CTS_L3_c_tid1_6/ZN     INV_X8 Fall  1.5490 0.0140 0.0100 8.76346  47.2426  56.0061           4       100      F    K        | 
|    regB/CTS_L4_c_tid1_4/A      INV_X8 Fall  1.5520 0.0030 0.0110          10.8                                        F             | 
|    regB/CTS_L4_c_tid1_4/ZN     INV_X8 Rise  1.5770 0.0250 0.0190 13.8539  37.0365  50.8904           39      100      F    K        | 
|    regB/clk__CTS_1_PP_0               Rise  1.5770 0.0000                                                                           | 
|    outB/clk__CTS_1_PP_0               Rise  1.5770 0.0000                                                                           | 
|    outB/out_reg[1]/CK          DFF_X1 Rise  1.5790 0.0020 0.0180          0.949653                                    F             | 
---------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (fall edge) |  1.5000 1.5000 | 
| target clock cycle shift                  |  0.0000 1.5000 | 
| target clock propagated network latency   |  0.0790 1.5790 | 
| library hold check                        |  0.0050 1.5840 | 
| data required time                        |  1.5840        | 
|                                           |                | 
| data arrival time                         |  1.7690        | 
| data required time                        | -1.5840        | 
| pessimism                                 |  0.0020        | 
|                                           |                | 
| slack                                     |  0.1870        | 
--------------------------------------------------------------


 Timing Path to outB/out_reg[15]/D 
  
 Path Start Point : fb/mult/out_reg[39] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode') 
 Path End Point   : outB/out_reg[15] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode') 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-----------------------------------------------------------------------------------------------------------------------------------------
| Pin                             Cell    Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                  Fall  1.5000 1.5000 0.0000 0.236327 5.81013  6.04646           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c22/A  BUF_X8  Fall  1.5000 0.0000 0.0000          5.81013                                     F             | 
|    CTS_L1_tid1__c1_tid1__c22/Z  BUF_X8  Fall  1.5190 0.0190 0.0050 0.466553 5.70005  6.16661           1       100      F    K        | 
|    regB/clk__CTS_1_PP_3                 Fall  1.5190 0.0000                                                                           | 
|    regB/CTS_L2_c_tid1_7/A       INV_X4  Fall  1.5190 0.0000 0.0050          5.70005                                     F             | 
|    regB/CTS_L2_c_tid1_7/ZN      INV_X4  Rise  1.5330 0.0140 0.0100 1.36873  10.8     12.1687           1       100      F    K        | 
|    regB/CTS_L3_c_tid1_6/A       INV_X8  Rise  1.5340 0.0010 0.0100          11.8107                                     F             | 
|    regB/CTS_L3_c_tid1_6/ZN      INV_X8  Fall  1.5470 0.0130 0.0090 8.76345  43.2     51.9635           4       100      F    K        | 
|    regB/clk__CTS_1_PP_2                 Fall  1.5470 0.0000                                                                           | 
|    regA/clk__CTS_1_PP_4                 Fall  1.5470 0.0000                                                                           | 
|    regA/CTS_L4_c_tid1_4/A       INV_X8  Fall  1.5540 0.0070 0.0110          10.8                                        F             | 
|    regA/CTS_L4_c_tid1_4/ZN      INV_X8  Rise  1.5840 0.0300 0.0230 23.8053  43.6784  67.4838           51      100      F    K        | 
|    regA/clk__CTS_1_PP_2                 Rise  1.5840 0.0000                                                                           | 
|    fb/clk__CTS_1_PP_2                   Rise  1.5840 0.0000                                                                           | 
|    fb/mult/clk__CTS_1_PP_2              Rise  1.5840 0.0000                                                                           | 
| Data Path:                                                                                                                            | 
|    fb/mult/out_reg[39]/CK       DFF_X1  Rise  1.5860 0.0020 0.0230          0.949653                                    F             | 
|    fb/mult/out_reg[39]/Q        DFF_X1  Rise  1.6980 0.1120 0.0260 1.93043  8.15841  10.0888           5       100      F             | 
|    fb/mult/out[39]                      Rise  1.6980 0.0000                                                                           | 
|    fb/i_0_1_25/B                MUX2_X1 Rise  1.6980 0.0000 0.0260          0.944775                                                  | 
|    fb/i_0_1_25/Z                MUX2_X1 Rise  1.7440 0.0460 0.0130 0.476916 3.05682  3.53374           1       100                    | 
|    fb/i_0_9/p_1[15]                     Rise  1.7440 0.0000                                                             A             | 
|    fb/i_0_9/i_15/A              HA_X1   Rise  1.7440 0.0000 0.0130          3.18586                                                   | 
|    fb/i_0_9/i_15/S              HA_X1   Fall  1.7570 0.0130 0.0060 0.132508 0.874832 1.00734           1       100                    | 
|    fb/i_0_9/productMantissa[15]         Fall  1.7570 0.0000                                                             A             | 
|    fb/i_0_0_15/A1               AND2_X1 Fall  1.7570 0.0000 0.0060          0.874832                                                  | 
|    fb/i_0_0_15/ZN               AND2_X1 Fall  1.7840 0.0270 0.0060 0.410958 1.06234  1.4733            1       100                    | 
|    fb/result[15]                        Fall  1.7840 0.0000                                                                           | 
|    outB/inp[15]                         Fall  1.7840 0.0000                                                                           | 
|    outB/out_reg[15]/D           DFF_X1  Fall  1.7840 0.0000 0.0060          1.06234                                     F             | 
-----------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to outB/out_reg[15]/CK 


---------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell   Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                Fall  1.5000 1.5000 0.0000 0.236327 6.58518  6.82151           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c22/A BUF_X8 Fall  1.5000 0.0000 0.0000          5.81013                                     F             | 
|    CTS_L1_tid1__c1_tid1__c22/Z BUF_X8 Fall  1.5190 0.0190 0.0050 0.466553 6.25843  6.72498           1       100      F    K        | 
|    regB/clk__CTS_1_PP_3               Fall  1.5190 0.0000                                                                           | 
|    regB/CTS_L2_c_tid1_7/A      INV_X4 Fall  1.5190 0.0000 0.0050          5.70005                                     F             | 
|    regB/CTS_L2_c_tid1_7/ZN     INV_X4 Rise  1.5340 0.0150 0.0110 1.36873  11.8107  13.1794           1       100      F    K        | 
|    regB/CTS_L3_c_tid1_6/A      INV_X8 Rise  1.5350 0.0010 0.0110          11.8107                                     F             | 
|    regB/CTS_L3_c_tid1_6/ZN     INV_X8 Fall  1.5490 0.0140 0.0100 8.76346  47.2426  56.0061           4       100      F    K        | 
|    regB/clk__CTS_1_PP_2               Fall  1.5490 0.0000                                                                           | 
|    regA/clk__CTS_1_PP_4               Fall  1.5490 0.0000                                                                           | 
|    regA/CTS_L4_c_tid1_4/A      INV_X8 Fall  1.5560 0.0070 0.0120          10.8                                        F             | 
|    regA/CTS_L4_c_tid1_4/ZN     INV_X8 Rise  1.5880 0.0320 0.0250 23.8054  48.4323  72.2377           51      100      F    K        | 
|    regA/clk__CTS_1_PP_2               Rise  1.5880 0.0000                                                                           | 
|    outB/clk__CTS_1_PP_1               Rise  1.5880 0.0000                                                                           | 
|    outB/out_reg[15]/CK         DFF_X1 Rise  1.5910 0.0030 0.0250          0.949653                                    F             | 
---------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (fall edge) |  1.5000 1.5000 | 
| target clock cycle shift                  |  0.0000 1.5000 | 
| target clock propagated network latency   |  0.0910 1.5910 | 
| library hold check                        |  0.0070 1.5980 | 
| data required time                        |  1.5980        | 
|                                           |                | 
| data arrival time                         |  1.7840        | 
| data required time                        | -1.5980        | 
| pessimism                                 |  0.0020        | 
|                                           |                | 
| slack                                     |  0.1880        | 
--------------------------------------------------------------


info UI33: performed report_timing for 0 sec (CPU time: 0 sec; MEM: RSS - 426M, CVMEM - 1781M, PVMEM - 2263M)
