#makefile

CC = gcc
SRC = main.c school.c
OBJ = main.o school.o
NAME = school

all: objects school

objects: $(SRC)
	$(CC) -c main.c -o main.o
	$(CC) -c school.c -o school.o
school: $(OBJ)
	$(CC) $(OBJ) -o $(NAME)
