0.6
2019.2
Nov  6 2019
21:57:16
D:/FPGA_Learning_Journey/Pro/HDMI____/project/project.sim/sim_1/behav/xsim/glbl.v,1573089660,verilog,,,,glbl,,,,,,,,
D:/FPGA_Learning_Journey/Pro/HDMI____/project/project.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.v,1739127982,verilog,,D:/FPGA_Learning_Journey/Pro/HDMI____/src/clk_gen.v,,clk_wiz_0,,,../../../../project.srcs/sources_1/ip/clk_wiz_0,,,,,
D:/FPGA_Learning_Journey/Pro/HDMI____/project/project.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_clk_wiz.v,1739127982,verilog,,D:/FPGA_Learning_Journey/Pro/HDMI____/project/project.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.v,,clk_wiz_0_clk_wiz,,,../../../../project.srcs/sources_1/ip/clk_wiz_0,,,,,
D:/FPGA_Learning_Journey/Pro/HDMI____/src/clk_gen.v,1739127689,verilog,,D:/FPGA_Learning_Journey/Pro/HDMI____/src/encode.v,,clk_gen,,,../../../../project.srcs/sources_1/ip/clk_wiz_0,,,,,
D:/FPGA_Learning_Journey/Pro/HDMI____/src/encode.v,1739118174,verilog,,D:/FPGA_Learning_Journey/Pro/HDMI____/src/hdmi_colorbar.v,,encode,,,../../../../project.srcs/sources_1/ip/clk_wiz_0,,,,,
D:/FPGA_Learning_Journey/Pro/HDMI____/src/encode_tb.v,1739117779,verilog,,,,encode_tb,,,../../../../project.srcs/sources_1/ip/clk_wiz_0,,,,,
D:/FPGA_Learning_Journey/Pro/HDMI____/src/hdmi_colorbar.v,1739127390,verilog,,D:/FPGA_Learning_Journey/Pro/HDMI____/src/hdmi_ctrl.v,,hdmi_colorbar,,,../../../../project.srcs/sources_1/ip/clk_wiz_0,,,,,
D:/FPGA_Learning_Journey/Pro/HDMI____/src/hdmi_colorbar_tb.v,1739126471,verilog,,,,hdmi_colorbar_tb,,,../../../../project.srcs/sources_1/ip/clk_wiz_0,,,,,
D:/FPGA_Learning_Journey/Pro/HDMI____/src/hdmi_ctrl.v,1739123226,verilog,,D:/FPGA_Learning_Journey/Pro/HDMI____/src/par2ser.v,,hdmi_ctrl,,,../../../../project.srcs/sources_1/ip/clk_wiz_0,,,,,
D:/FPGA_Learning_Journey/Pro/HDMI____/src/par2ser.v,1739122104,verilog,,D:/FPGA_Learning_Journey/Pro/HDMI____/src/vga_image_gen.v,,par2ser,,,../../../../project.srcs/sources_1/ip/clk_wiz_0,,,,,
D:/FPGA_Learning_Journey/Pro/HDMI____/src/vga_image_gen.v,1739127357,verilog,,D:/FPGA_Learning_Journey/Pro/HDMI____/src/vga_timing_ctrl.v,,vga_image_gen,,,../../../../project.srcs/sources_1/ip/clk_wiz_0,,,,,
D:/FPGA_Learning_Journey/Pro/HDMI____/src/vga_timing_ctrl.v,1739124135,verilog,,D:/FPGA_Learning_Journey/Pro/HDMI____/src/hdmi_colorbar_tb.v,,vga_timing_ctrl,,,../../../../project.srcs/sources_1/ip/clk_wiz_0,,,,,
