#! /usr/bin/vvp
:ivl_version "0.9.7 " "(v0_9_7)";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x2022a20 .scope module, "MULTI2TEST" "MULTI2TEST" 2 1;
 .timescale 0 0;
v0x2050810_0 .var "a", 1 0;
v0x20508c0_0 .var "b", 1 0;
v0x2050970_0 .var/i "i", 31 0;
v0x20509f0_0 .var/i "j", 31 0;
v0x2050aa0_0 .var/i "k", 31 0;
v0x2050b20_0 .var/i "m", 31 0;
RS_0x7f0630ee6738 .resolv tri, L_0x2052b10, L_0x20534f0, L_0x2053ec0, L_0x2054880;
v0x2050ba0_0 .net8 "s", 3 0, RS_0x7f0630ee6738; 4 drivers
S_0x2022cc0 .scope module, "bbb" "MULTI2" 2 11, 3 1, S_0x2022a20;
 .timescale 0 0;
v0x2050580_0 .net "a", 1 0, v0x2050810_0; 1 drivers
v0x2050600_0 .net "b", 1 0, v0x20508c0_0; 1 drivers
v0x2050680_0 .alias "s", 3 0, v0x2050ba0_0;
RS_0x7f0630ee6768 .resolv tri, L_0x2051170, L_0x2051260, L_0x20518a0, L_0x20519d0;
v0x2050730_0 .net8 "t", 3 0, RS_0x7f0630ee6768; 4 drivers
L_0x2050f20 .part v0x2050810_0, 1, 1;
L_0x2050fe0 .part v0x2050810_0, 0, 1;
L_0x2051080 .part v0x20508c0_0, 1, 1;
L_0x2051170 .part/pv L_0x2050d70, 3, 1, 4;
L_0x2051260 .part/pv L_0x2050c70, 2, 1, 4;
L_0x20515f0 .part v0x2050810_0, 1, 1;
L_0x2051760 .part v0x2050810_0, 0, 1;
L_0x2051800 .part v0x20508c0_0, 0, 1;
L_0x20518a0 .part/pv L_0x2051420, 1, 1, 4;
L_0x20519d0 .part/pv L_0x2051300, 0, 1, 4;
S_0x204fbb0 .scope module, "gt1" "GATE" 3 8, 4 1, S_0x2022cc0;
 .timescale 0 0;
v0x20501d0_0 .net "a0", 0 0, L_0x2050fe0; 1 drivers
v0x20502a0_0 .net "a1", 0 0, L_0x2050f20; 1 drivers
v0x2050350_0 .net "b", 0 0, L_0x2051080; 1 drivers
v0x2050420_0 .net "out0", 0 0, L_0x2050c70; 1 drivers
v0x20504d0_0 .net "out1", 0 0, L_0x2050d70; 1 drivers
S_0x204ff10 .scope module, "b1" "AND2" 4 7, 5 1, S_0x204fbb0;
 .timescale 0 0;
L_0x2050c70 .functor AND 1, L_0x2050fe0, L_0x2051080, C4<1>, C4<1>;
v0x2050000_0 .alias "A", 0 0, v0x20501d0_0;
v0x20500a0_0 .alias "B", 0 0, v0x2050350_0;
v0x2050150_0 .alias "X", 0 0, v0x2050420_0;
S_0x204fca0 .scope module, "b0" "AND2" 4 8, 5 1, S_0x204fbb0;
 .timescale 0 0;
L_0x2050d70 .functor AND 1, L_0x2050f20, L_0x2051080, C4<1>, C4<1>;
v0x204fd90_0 .alias "A", 0 0, v0x20502a0_0;
v0x204fe10_0 .alias "B", 0 0, v0x2050350_0;
v0x204fe90_0 .alias "X", 0 0, v0x20504d0_0;
S_0x204f200 .scope module, "gt2" "GATE" 3 9, 4 1, S_0x2022cc0;
 .timescale 0 0;
v0x204f890_0 .net "a0", 0 0, L_0x2051760; 1 drivers
v0x204f930_0 .net "a1", 0 0, L_0x20515f0; 1 drivers
v0x204f9b0_0 .net "b", 0 0, L_0x2051800; 1 drivers
v0x204fa80_0 .net "out0", 0 0, L_0x2051300; 1 drivers
v0x204fb00_0 .net "out1", 0 0, L_0x2051420; 1 drivers
S_0x204f5e0 .scope module, "b1" "AND2" 4 7, 5 1, S_0x204f200;
 .timescale 0 0;
L_0x2051300 .functor AND 1, L_0x2051760, L_0x2051800, C4<1>, C4<1>;
v0x204f6d0_0 .alias "A", 0 0, v0x204f890_0;
v0x204f790_0 .alias "B", 0 0, v0x204f9b0_0;
v0x204f810_0 .alias "X", 0 0, v0x204fa80_0;
S_0x204f2f0 .scope module, "b0" "AND2" 4 8, 5 1, S_0x204f200;
 .timescale 0 0;
L_0x2051420 .functor AND 1, L_0x20515f0, L_0x2051800, C4<1>, C4<1>;
v0x204f3e0_0 .alias "A", 0 0, v0x204f930_0;
v0x204f4a0_0 .alias "B", 0 0, v0x204f9b0_0;
v0x204f540_0 .alias "X", 0 0, v0x204fb00_0;
S_0x2020a30 .scope module, "bbb" "ADD4" 3 11, 6 1, S_0x2022cc0;
 .timescale 0 0;
v0x204ecc0_0 .net "c", 0 0, C4<1>; 1 drivers
v0x204edf0_0 .net "count0", 0 0, L_0x204da40; 1 drivers
v0x204ee70_0 .net "count1", 0 0, L_0x204bf40; 1 drivers
v0x204eef0_0 .net "count2", 0 0, L_0x204a440; 1 drivers
v0x204ef70_0 .net "count3", 0 0, L_0x20488f0; 1 drivers
v0x204eff0_0 .alias "d", 3 0, v0x2050ba0_0;
v0x204f070_0 .alias "t", 3 0, v0x2050730_0;
RS_0x7f0630ee6798 .resolv tri, L_0x2051bb0, L_0x2051cf0, L_0x2052040, L_0x2052280;
v0x204f110_0 .net8 "x", 3 0, RS_0x7f0630ee6798; 4 drivers
L_0x2051bb0 .part/pv L_0x2051af0, 3, 1, 4;
L_0x2051cf0 .part/pv L_0x2051c50, 2, 1, 4;
L_0x2051fa0 .part RS_0x7f0630ee6768, 1, 1;
L_0x2052040 .part/pv L_0x2051e30, 1, 1, 4;
L_0x2052190 .part RS_0x7f0630ee6768, 0, 1;
L_0x2052280 .part/pv L_0x2052130, 0, 1, 4;
L_0x2052a30 .part RS_0x7f0630ee6798, 0, 1;
L_0x2052b10 .part/pv L_0x2052660, 0, 1, 4;
L_0x20532a0 .part RS_0x7f0630ee6768, 3, 1;
L_0x2053450 .part RS_0x7f0630ee6798, 1, 1;
L_0x20534f0 .part/pv L_0x2052f10, 1, 1, 4;
L_0x2053d10 .part RS_0x7f0630ee6768, 2, 1;
L_0x2053e20 .part RS_0x7f0630ee6798, 2, 1;
L_0x2053ec0 .part/pv L_0x2053980, 2, 1, 4;
L_0x20546d0 .part RS_0x7f0630ee6798, 3, 1;
L_0x2054880 .part/pv L_0x2054300, 3, 1, 4;
S_0x204e9f0 .scope module, "b3" "XOR2" 6 21, 7 1, S_0x2020a30;
 .timescale 0 0;
L_0x2051af0 .functor XOR 1, C4<0>, C4<1>, C4<0>, C4<0>;
v0x204eae0_0 .net "A", 0 0, C4<0>; 1 drivers
v0x204eba0_0 .alias "B", 0 0, v0x204ecc0_0;
v0x204ec20_0 .net "X", 0 0, L_0x2051af0; 1 drivers
S_0x204e6d0 .scope module, "b2" "XOR2" 6 22, 7 1, S_0x2020a30;
 .timescale 0 0;
L_0x2051c50 .functor XOR 1, C4<0>, C4<1>, C4<0>, C4<0>;
v0x204e7c0_0 .net "A", 0 0, C4<0>; 1 drivers
v0x204e880_0 .alias "B", 0 0, v0x204ecc0_0;
v0x204e950_0 .net "X", 0 0, L_0x2051c50; 1 drivers
S_0x204e420 .scope module, "b1" "XOR2" 6 23, 7 1, S_0x2020a30;
 .timescale 0 0;
L_0x2051e30 .functor XOR 1, L_0x2051fa0, C4<1>, C4<0>, C4<0>;
v0x204e510_0 .net "A", 0 0, L_0x2051fa0; 1 drivers
v0x204e5d0_0 .alias "B", 0 0, v0x204ecc0_0;
v0x204e650_0 .net "X", 0 0, L_0x2051e30; 1 drivers
S_0x204e170 .scope module, "b0" "XOR2" 6 24, 7 1, S_0x2020a30;
 .timescale 0 0;
L_0x2052130 .functor XOR 1, L_0x2052190, C4<1>, C4<0>, C4<0>;
v0x204e260_0 .net "A", 0 0, L_0x2052190; 1 drivers
v0x204e2e0_0 .alias "B", 0 0, v0x204ecc0_0;
v0x204e380_0 .net "X", 0 0, L_0x2052130; 1 drivers
S_0x204c670 .scope module, "bb0" "ALL_ADDER" 6 27, 8 1, S_0x2020a30;
 .timescale 0 0;
v0x204dcd0_0 .net "a", 0 0, C4<0>; 1 drivers
v0x204dd50_0 .net "b", 0 0, L_0x2052a30; 1 drivers
v0x204ddd0_0 .net "c1", 0 0, L_0x2052530; 1 drivers
v0x204de50_0 .net "c2", 0 0, L_0x2052790; 1 drivers
v0x204ded0_0 .net "cin", 0 0, C4<1>; 1 drivers
v0x204df50_0 .alias "cout", 0 0, v0x204edf0_0;
v0x204dfd0_0 .net "s", 0 0, L_0x2052660; 1 drivers
v0x204e0a0_0 .net "s1", 0 0, L_0x20523b0; 1 drivers
S_0x204d380 .scope module, "half1" "HALFADD" 8 5, 9 2, S_0x204c670;
 .timescale 0 0;
v0x204d9a0_0 .alias "X", 0 0, v0x204e0a0_0;
v0x204dab0_0 .alias "Y", 0 0, v0x204ddd0_0;
v0x204db30_0 .alias "a", 0 0, v0x204dcd0_0;
v0x204dc00_0 .alias "b", 0 0, v0x204dd50_0;
S_0x204d700 .scope module, "aaa" "XOR2" 9 8, 7 1, S_0x204d380;
 .timescale 0 0;
L_0x20523b0 .functor XOR 1, C4<0>, L_0x2052a30, C4<0>, C4<0>;
v0x204d7f0_0 .alias "A", 0 0, v0x204dcd0_0;
v0x204d870_0 .alias "B", 0 0, v0x204dd50_0;
v0x204d920_0 .alias "X", 0 0, v0x204e0a0_0;
S_0x204d470 .scope module, "bbb" "AND2" 9 9, 5 1, S_0x204d380;
 .timescale 0 0;
L_0x2052530 .functor AND 1, C4<0>, L_0x2052a30, C4<1>, C4<1>;
v0x204d560_0 .alias "A", 0 0, v0x204dcd0_0;
v0x204d5e0_0 .alias "B", 0 0, v0x204dd50_0;
v0x204d680_0 .alias "X", 0 0, v0x204ddd0_0;
S_0x204ca80 .scope module, "half2" "HALFADD" 8 6, 9 2, S_0x204c670;
 .timescale 0 0;
v0x204d0b0_0 .alias "X", 0 0, v0x204dfd0_0;
v0x204d160_0 .alias "Y", 0 0, v0x204de50_0;
v0x204d1e0_0 .alias "a", 0 0, v0x204ded0_0;
v0x204d2b0_0 .alias "b", 0 0, v0x204e0a0_0;
S_0x204ce40 .scope module, "aaa" "XOR2" 9 8, 7 1, S_0x204ca80;
 .timescale 0 0;
L_0x2052660 .functor XOR 1, C4<1>, L_0x20523b0, C4<0>, C4<0>;
v0x204cf30_0 .alias "A", 0 0, v0x204ded0_0;
v0x204cfb0_0 .alias "B", 0 0, v0x204e0a0_0;
v0x204d030_0 .alias "X", 0 0, v0x204dfd0_0;
S_0x204cb70 .scope module, "bbb" "AND2" 9 9, 5 1, S_0x204ca80;
 .timescale 0 0;
L_0x2052790 .functor AND 1, C4<1>, L_0x20523b0, C4<1>, C4<1>;
v0x204cc60_0 .alias "A", 0 0, v0x204ded0_0;
v0x204cd20_0 .alias "B", 0 0, v0x204e0a0_0;
v0x204cdc0_0 .alias "X", 0 0, v0x204de50_0;
S_0x204c760 .scope module, "b3" "OR2" 8 7, 10 1, S_0x204c670;
 .timescale 0 0;
L_0x204da40 .functor OR 1, L_0x2052530, L_0x2052790, C4<0>, C4<0>;
v0x204c850_0 .alias "A", 0 0, v0x204ddd0_0;
v0x204c8d0_0 .alias "B", 0 0, v0x204de50_0;
v0x204c970_0 .alias "X", 0 0, v0x204edf0_0;
S_0x204ab70 .scope module, "bb1" "ALL_ADDER" 6 28, 8 1, S_0x2020a30;
 .timescale 0 0;
v0x204c1d0_0 .net "a", 0 0, L_0x20532a0; 1 drivers
v0x204c250_0 .net "b", 0 0, L_0x2053450; 1 drivers
v0x204c2d0_0 .net "c1", 0 0, L_0x2052de0; 1 drivers
v0x204c350_0 .net "c2", 0 0, L_0x204ca10; 1 drivers
v0x204c3d0_0 .alias "cin", 0 0, v0x204edf0_0;
v0x204c450_0 .alias "cout", 0 0, v0x204ee70_0;
v0x204c4d0_0 .net "s", 0 0, L_0x2052f10; 1 drivers
v0x204c5a0_0 .net "s1", 0 0, L_0x2052c40; 1 drivers
S_0x204b880 .scope module, "half1" "HALFADD" 8 5, 9 2, S_0x204ab70;
 .timescale 0 0;
v0x204bea0_0 .alias "X", 0 0, v0x204c5a0_0;
v0x204bfb0_0 .alias "Y", 0 0, v0x204c2d0_0;
v0x204c030_0 .alias "a", 0 0, v0x204c1d0_0;
v0x204c100_0 .alias "b", 0 0, v0x204c250_0;
S_0x204bc00 .scope module, "aaa" "XOR2" 9 8, 7 1, S_0x204b880;
 .timescale 0 0;
L_0x2052c40 .functor XOR 1, L_0x20532a0, L_0x2053450, C4<0>, C4<0>;
v0x204bcf0_0 .alias "A", 0 0, v0x204c1d0_0;
v0x204bd70_0 .alias "B", 0 0, v0x204c250_0;
v0x204be20_0 .alias "X", 0 0, v0x204c5a0_0;
S_0x204b970 .scope module, "bbb" "AND2" 9 9, 5 1, S_0x204b880;
 .timescale 0 0;
L_0x2052de0 .functor AND 1, L_0x20532a0, L_0x2053450, C4<1>, C4<1>;
v0x204ba60_0 .alias "A", 0 0, v0x204c1d0_0;
v0x204bae0_0 .alias "B", 0 0, v0x204c250_0;
v0x204bb80_0 .alias "X", 0 0, v0x204c2d0_0;
S_0x204af80 .scope module, "half2" "HALFADD" 8 6, 9 2, S_0x204ab70;
 .timescale 0 0;
v0x204b5b0_0 .alias "X", 0 0, v0x204c4d0_0;
v0x204b660_0 .alias "Y", 0 0, v0x204c350_0;
v0x204b6e0_0 .alias "a", 0 0, v0x204edf0_0;
v0x204b7b0_0 .alias "b", 0 0, v0x204c5a0_0;
S_0x204b340 .scope module, "aaa" "XOR2" 9 8, 7 1, S_0x204af80;
 .timescale 0 0;
L_0x2052f10 .functor XOR 1, L_0x204da40, L_0x2052c40, C4<0>, C4<0>;
v0x204b430_0 .alias "A", 0 0, v0x204edf0_0;
v0x204b4b0_0 .alias "B", 0 0, v0x204c5a0_0;
v0x204b530_0 .alias "X", 0 0, v0x204c4d0_0;
S_0x204b070 .scope module, "bbb" "AND2" 9 9, 5 1, S_0x204af80;
 .timescale 0 0;
L_0x204ca10 .functor AND 1, L_0x204da40, L_0x2052c40, C4<1>, C4<1>;
v0x204b160_0 .alias "A", 0 0, v0x204edf0_0;
v0x204b220_0 .alias "B", 0 0, v0x204c5a0_0;
v0x204b2c0_0 .alias "X", 0 0, v0x204c350_0;
S_0x204ac60 .scope module, "b3" "OR2" 8 7, 10 1, S_0x204ab70;
 .timescale 0 0;
L_0x204bf40 .functor OR 1, L_0x2052de0, L_0x204ca10, C4<0>, C4<0>;
v0x204ad50_0 .alias "A", 0 0, v0x204c2d0_0;
v0x204add0_0 .alias "B", 0 0, v0x204c350_0;
v0x204ae70_0 .alias "X", 0 0, v0x204ee70_0;
S_0x2049060 .scope module, "bb2" "ALL_ADDER" 6 29, 8 1, S_0x2020a30;
 .timescale 0 0;
v0x204a6d0_0 .net "a", 0 0, L_0x2053d10; 1 drivers
v0x204a750_0 .net "b", 0 0, L_0x2053e20; 1 drivers
v0x204a7d0_0 .net "c1", 0 0, L_0x2053850; 1 drivers
v0x204a850_0 .net "c2", 0 0, L_0x204af10; 1 drivers
v0x204a8d0_0 .alias "cin", 0 0, v0x204ee70_0;
v0x204a950_0 .alias "cout", 0 0, v0x204eef0_0;
v0x204a9d0_0 .net "s", 0 0, L_0x2053980; 1 drivers
v0x204aaa0_0 .net "s1", 0 0, L_0x20536b0; 1 drivers
S_0x2049d80 .scope module, "half1" "HALFADD" 8 5, 9 2, S_0x2049060;
 .timescale 0 0;
v0x204a3a0_0 .alias "X", 0 0, v0x204aaa0_0;
v0x204a4b0_0 .alias "Y", 0 0, v0x204a7d0_0;
v0x204a530_0 .alias "a", 0 0, v0x204a6d0_0;
v0x204a600_0 .alias "b", 0 0, v0x204a750_0;
S_0x204a100 .scope module, "aaa" "XOR2" 9 8, 7 1, S_0x2049d80;
 .timescale 0 0;
L_0x20536b0 .functor XOR 1, L_0x2053d10, L_0x2053e20, C4<0>, C4<0>;
v0x204a1f0_0 .alias "A", 0 0, v0x204a6d0_0;
v0x204a270_0 .alias "B", 0 0, v0x204a750_0;
v0x204a320_0 .alias "X", 0 0, v0x204aaa0_0;
S_0x2049e70 .scope module, "bbb" "AND2" 9 9, 5 1, S_0x2049d80;
 .timescale 0 0;
L_0x2053850 .functor AND 1, L_0x2053d10, L_0x2053e20, C4<1>, C4<1>;
v0x2049f60_0 .alias "A", 0 0, v0x204a6d0_0;
v0x2049fe0_0 .alias "B", 0 0, v0x204a750_0;
v0x204a080_0 .alias "X", 0 0, v0x204a7d0_0;
S_0x2049450 .scope module, "half2" "HALFADD" 8 6, 9 2, S_0x2049060;
 .timescale 0 0;
v0x2049ab0_0 .alias "X", 0 0, v0x204a9d0_0;
v0x2049b60_0 .alias "Y", 0 0, v0x204a850_0;
v0x2049be0_0 .alias "a", 0 0, v0x204ee70_0;
v0x2049cb0_0 .alias "b", 0 0, v0x204aaa0_0;
S_0x2049810 .scope module, "aaa" "XOR2" 9 8, 7 1, S_0x2049450;
 .timescale 0 0;
L_0x2053980 .functor XOR 1, L_0x204bf40, L_0x20536b0, C4<0>, C4<0>;
v0x2049900_0 .alias "A", 0 0, v0x204ee70_0;
v0x2049980_0 .alias "B", 0 0, v0x204aaa0_0;
v0x2049a30_0 .alias "X", 0 0, v0x204a9d0_0;
S_0x2049540 .scope module, "bbb" "AND2" 9 9, 5 1, S_0x2049450;
 .timescale 0 0;
L_0x204af10 .functor AND 1, L_0x204bf40, L_0x20536b0, C4<1>, C4<1>;
v0x2049630_0 .alias "A", 0 0, v0x204ee70_0;
v0x20496f0_0 .alias "B", 0 0, v0x204aaa0_0;
v0x2049790_0 .alias "X", 0 0, v0x204a850_0;
S_0x2049150 .scope module, "b3" "OR2" 8 7, 10 1, S_0x2049060;
 .timescale 0 0;
L_0x204a440 .functor OR 1, L_0x2053850, L_0x204af10, C4<0>, C4<0>;
v0x2049240_0 .alias "A", 0 0, v0x204a7d0_0;
v0x20492c0_0 .alias "B", 0 0, v0x204a850_0;
v0x2049340_0 .alias "X", 0 0, v0x204eef0_0;
S_0x20206b0 .scope module, "bb3" "ALL_ADDER" 6 30, 8 1, S_0x2020a30;
 .timescale 0 0;
v0x2048b80_0 .net "a", 0 0, C4<0>; 1 drivers
v0x2048c00_0 .net "b", 0 0, L_0x20546d0; 1 drivers
v0x2048c80_0 .net "c1", 0 0, L_0x20541d0; 1 drivers
v0x2048d00_0 .net "c2", 0 0, L_0x20493e0; 1 drivers
v0x2048d80_0 .alias "cin", 0 0, v0x204eef0_0;
v0x2048e00_0 .alias "cout", 0 0, v0x204ef70_0;
v0x2048ec0_0 .net "s", 0 0, L_0x2054300; 1 drivers
v0x2048f90_0 .net "s1", 0 0, L_0x2051940; 1 drivers
S_0x2048230 .scope module, "half1" "HALFADD" 8 5, 9 2, S_0x20206b0;
 .timescale 0 0;
v0x2048850_0 .alias "X", 0 0, v0x2048f90_0;
v0x2048960_0 .alias "Y", 0 0, v0x2048c80_0;
v0x20489e0_0 .alias "a", 0 0, v0x2048b80_0;
v0x2048ab0_0 .alias "b", 0 0, v0x2048c00_0;
S_0x20485b0 .scope module, "aaa" "XOR2" 9 8, 7 1, S_0x2048230;
 .timescale 0 0;
L_0x2051940 .functor XOR 1, C4<0>, L_0x20546d0, C4<0>, C4<0>;
v0x20486a0_0 .alias "A", 0 0, v0x2048b80_0;
v0x2048720_0 .alias "B", 0 0, v0x2048c00_0;
v0x20487d0_0 .alias "X", 0 0, v0x2048f90_0;
S_0x2048320 .scope module, "bbb" "AND2" 9 9, 5 1, S_0x2048230;
 .timescale 0 0;
L_0x20541d0 .functor AND 1, C4<0>, L_0x20546d0, C4<1>, C4<1>;
v0x2048410_0 .alias "A", 0 0, v0x2048b80_0;
v0x2048490_0 .alias "B", 0 0, v0x2048c00_0;
v0x2048530_0 .alias "X", 0 0, v0x2048c80_0;
S_0x2047850 .scope module, "half2" "HALFADD" 8 6, 9 2, S_0x20206b0;
 .timescale 0 0;
v0x2047f10_0 .alias "X", 0 0, v0x2048ec0_0;
v0x2047fc0_0 .alias "Y", 0 0, v0x2048d00_0;
v0x2048090_0 .alias "a", 0 0, v0x204eef0_0;
v0x2048160_0 .alias "b", 0 0, v0x2048f90_0;
S_0x2047c40 .scope module, "aaa" "XOR2" 9 8, 7 1, S_0x2047850;
 .timescale 0 0;
L_0x2054300 .functor XOR 1, L_0x204a440, L_0x2051940, C4<0>, C4<0>;
v0x2047d30_0 .alias "A", 0 0, v0x204eef0_0;
v0x2047de0_0 .alias "B", 0 0, v0x2048f90_0;
v0x2047e90_0 .alias "X", 0 0, v0x2048ec0_0;
S_0x2047940 .scope module, "bbb" "AND2" 9 9, 5 1, S_0x2047850;
 .timescale 0 0;
L_0x20493e0 .functor AND 1, L_0x204a440, L_0x2051940, C4<1>, C4<1>;
v0x2047a30_0 .alias "A", 0 0, v0x204eef0_0;
v0x2047af0_0 .alias "B", 0 0, v0x2048f90_0;
v0x2047b90_0 .alias "X", 0 0, v0x2048d00_0;
S_0x2004220 .scope module, "b3" "OR2" 8 7, 10 1, S_0x20206b0;
 .timescale 0 0;
L_0x20488f0 .functor OR 1, L_0x20541d0, L_0x20493e0, C4<0>, C4<0>;
v0x2025730_0 .alias "A", 0 0, v0x2048c80_0;
v0x2047710_0 .alias "B", 0 0, v0x2048d00_0;
v0x20477b0_0 .alias "X", 0 0, v0x204ef70_0;
    .scope S_0x2022a20;
T_0 ;
    %vpi_call 2 13 "$dumpfile", "mulit2test.vcd";
    %vpi_call 2 14 "$dumpvars", 1'sb0, S_0x2022a20;
    %vpi_call 2 15 "$monitor", "%t: a1 = %b, a0 = %b,b1 = %b, b0 = %b, d3 = %b, d2 = %b, d1 = %b, d0 = %b", $time, &PV<v0x2050810_0, 1, 1>, &PV<v0x2050810_0, 0, 1>, &PV<v0x20508c0_0, 1, 1>, &PV<v0x20508c0_0, 0, 1>, &PV<v0x2050ba0_0, 3, 1>, &PV<v0x2050ba0_0, 2, 1>, &PV<v0x2050ba0_0, 1, 1>, &PV<v0x2050ba0_0, 0, 1>;
    %ix/load 0, 1, 0;
    %set/x0 v0x2050810_0, 0, 1;
    %ix/load 0, 0, 0;
    %set/x0 v0x2050810_0, 0, 1;
    %ix/load 0, 1, 0;
    %set/x0 v0x20508c0_0, 0, 1;
    %ix/load 0, 0, 0;
    %set/x0 v0x20508c0_0, 0, 1;
    %set/v v0x2050970_0, 0, 32;
T_0.0 ;
    %load/v 8, v0x2050970_0, 32;
   %cmpi/s 8, 2, 32;
    %jmp/0xz T_0.1, 5;
    %set/v v0x20509f0_0, 0, 32;
T_0.2 ;
    %load/v 8, v0x20509f0_0, 32;
   %cmpi/s 8, 2, 32;
    %jmp/0xz T_0.3, 5;
    %set/v v0x2050aa0_0, 0, 32;
T_0.4 ;
    %load/v 8, v0x2050aa0_0, 32;
   %cmpi/s 8, 2, 32;
    %jmp/0xz T_0.5, 5;
    %set/v v0x2050b20_0, 0, 32;
T_0.6 ;
    %load/v 8, v0x2050b20_0, 32;
   %cmpi/s 8, 2, 32;
    %jmp/0xz T_0.7, 5;
    %delay 10, 0;
    %load/v 8, v0x20509f0_0, 32;
    %ix/load 0, 0, 0;
    %set/x0 v0x20508c0_0, 8, 1;
    %load/v 8, v0x2050970_0, 32;
    %ix/load 0, 1, 0;
    %set/x0 v0x20508c0_0, 8, 1;
    %load/v 8, v0x2050b20_0, 32;
    %ix/load 0, 0, 0;
    %set/x0 v0x2050810_0, 8, 1;
    %load/v 8, v0x2050aa0_0, 32;
    %ix/load 0, 1, 0;
    %set/x0 v0x2050810_0, 8, 1;
    %ix/load 0, 1, 0;
    %load/vp0/s 8, v0x2050b20_0, 32;
    %set/v v0x2050b20_0, 8, 32;
    %jmp T_0.6;
T_0.7 ;
    %ix/load 0, 1, 0;
    %load/vp0/s 8, v0x2050aa0_0, 32;
    %set/v v0x2050aa0_0, 8, 32;
    %jmp T_0.4;
T_0.5 ;
    %ix/load 0, 1, 0;
    %load/vp0/s 8, v0x20509f0_0, 32;
    %set/v v0x20509f0_0, 8, 32;
    %jmp T_0.2;
T_0.3 ;
    %ix/load 0, 1, 0;
    %load/vp0/s 8, v0x2050970_0, 32;
    %set/v v0x2050970_0, 8, 32;
    %jmp T_0.0;
T_0.1 ;
    %delay 10, 0;
    %vpi_call 2 48 "$finish";
    %end;
    .thread T_0;
# The file index is used to find the file name in the following table.
:file_names 11;
    "N/A";
    "<interactive>";
    "multi2_excute.v";
    "multi2_module.v";
    "gate.v";
    "and2.v";
    "add4.v";
    "xor2.v";
    "all_adder.v";
    "../../half_add_function/halfadder_module.v";
    "or2.v";
