{
   "DESIGN_NAME": "eFPGA_Config",
   "DESIGN_IS_CORE": 0,

   "VERILOG_FILES": [ "dir::./src/*.v"],
   "SYNTH_LATCH_MAP": ["dir::./gate_map.v"],
   "BASE_SDC_FILE": ["dir::./eFPGA_Config.sdc"],
   "FP_PIN_ORDER_CFG": ["dir::./pin_order.cfg"],

   "FP_IO_VEXTEND": 1.5,
   "FP_IO_HEXTEND": 1.5,
   
   "FP_SIZING": "absolute",
   "DIE_AREA": "0 0 230 120",
   "SYNTH_STRATEGY": "AREA 0",
   "GRT_OBS": "met5 0 0 230 120",
   "CLOCK_PERIOD": 40,
   "CLOCK_PORT": "UserCLK",
   "RUN_CTS": 1,
   "CELL_PAD": 4,
   "RT_MAX_LAYER": "met4",
   "CLOCK_WIRE_RC_LAYER": "met4",
   "FP_PDN_HORIZONTAL_LAYER": "met3",
   "FP_PDN_VPITCH": 25,
   "FP_PDN_HPITCH": 35,
 
   "SYNTH_FLAT_TOP": 0,
   "SYNTH_NO_FLAT": 1,
   "FP_PDN_CORE_RING": 1,
   "GLB_RT_MAXLAYER": "met4",
   "FP_IO_VLENGTH": 0.8,
   "FP_IO_HLENGTH": 0.8,
   "FP_IO_HTHICKNESS_MULT": 2,
   "FP_IO_VTHICKNESS_MULT": 2,
   "ROUTING_CORES": 12,
   "FP_IO_MODE": 0,
   "PL_TARGET_DENSITY": 0.90,
   "TOP_MARGIN_MULT": 2,
   "BOTTOM_MARGIN_MULT": 2,
   "LEFT_MARGIN_MULT": 5,
   "RIGHT_MARGIN_MULT": 5,
   "FP_IO_MIN_DISTANCE": 2,


   "VDD_PINS": "vccd1",
   "GND_PINS": "vssd1",

   "RUN_HEURISTIC_DIODE_INSERTION": 1,
   "HEURISTIC_ANTENNA_THRESHOLD": 110,    
   "GRT_REPAIR_ANTENNAS": 1,
   "VDD_NETS": [ "vccd1"],
   "GND_NETS": [ "vssd1"],

   "pdk::sky130*": {
       "scl::sky130_fd_sc_hd": {
           "CLOCK_PERIOD": 40
       },
       "scl::sky130_fd_sc_hdll": {
           "CLOCK_PERIOD": 10
       },
       "scl::sky130_fd_sc_hs": {
           "CLOCK_PERIOD": 8
       },
       "scl::sky130_fd_sc_ls": {
           "CLOCK_PERIOD": 10,
           "SYNTH_MAX_FANOUT": 5
       },
       "scl::sky130_fd_sc_ms": {
           "CLOCK_PERIOD": 10
       }
   },
   "pdk::gf180mcuC": {
       "STD_CELL_LIBRARY": "gf180mcu_fd_sc_mcu7t5v0",
       "CLOCK_PERIOD": 24.0,
       "FP_CORE_UTIL": 40,
       "RT_MAX_LAYER": "Metal4",
       "SYNTH_MAX_FANOUT": 4,
       "PL_TARGET_DENSITY": 0.45
   }
}
