
wro2026test1_CM4.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000298  08100000  08100000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000050e8  08100298  08100298  00001298  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000010  08105380  08105380  00006380  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .init_array   00000004  08105390  08105390  00006390  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .fini_array   00000004  08105394  08105394  00006394  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .data         00000010  10000000  08105398  00007000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .bss          000000d0  10000010  081053a8  00007010  2**2
                  ALLOC
  7 ._user_heap_stack 00000600  100000e0  081053a8  000070e0  2**0
                  ALLOC
  8 .ARM.attributes 00000030  00000000  00000000  00007010  2**0
                  CONTENTS, READONLY
  9 .debug_info   0001279a  00000000  00000000  00007040  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 10 .debug_abbrev 000026fb  00000000  00000000  000197da  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 11 .debug_aranges 000011e8  00000000  00000000  0001bed8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 12 .debug_rnglists 00000dbe  00000000  00000000  0001d0c0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_macro  0003bbf0  00000000  00000000  0001de7e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_line   000166fe  00000000  00000000  00059a6e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_str    001928dc  00000000  00000000  0007016c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .comment      00000043  00000000  00000000  00202a48  2**0
                  CONTENTS, READONLY
 17 .debug_frame  00004be8  00000000  00000000  00202a8c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line_str 0000006c  00000000  00000000  00207674  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08100298 <__do_global_dtors_aux>:
 8100298:	b510      	push	{r4, lr}
 810029a:	4c05      	ldr	r4, [pc, #20]	@ (81002b0 <__do_global_dtors_aux+0x18>)
 810029c:	7823      	ldrb	r3, [r4, #0]
 810029e:	b933      	cbnz	r3, 81002ae <__do_global_dtors_aux+0x16>
 81002a0:	4b04      	ldr	r3, [pc, #16]	@ (81002b4 <__do_global_dtors_aux+0x1c>)
 81002a2:	b113      	cbz	r3, 81002aa <__do_global_dtors_aux+0x12>
 81002a4:	4804      	ldr	r0, [pc, #16]	@ (81002b8 <__do_global_dtors_aux+0x20>)
 81002a6:	f3af 8000 	nop.w
 81002aa:	2301      	movs	r3, #1
 81002ac:	7023      	strb	r3, [r4, #0]
 81002ae:	bd10      	pop	{r4, pc}
 81002b0:	10000010 	.word	0x10000010
 81002b4:	00000000 	.word	0x00000000
 81002b8:	08105368 	.word	0x08105368

081002bc <frame_dummy>:
 81002bc:	b508      	push	{r3, lr}
 81002be:	4b03      	ldr	r3, [pc, #12]	@ (81002cc <frame_dummy+0x10>)
 81002c0:	b11b      	cbz	r3, 81002ca <frame_dummy+0xe>
 81002c2:	4903      	ldr	r1, [pc, #12]	@ (81002d0 <frame_dummy+0x14>)
 81002c4:	4803      	ldr	r0, [pc, #12]	@ (81002d4 <frame_dummy+0x18>)
 81002c6:	f3af 8000 	nop.w
 81002ca:	bd08      	pop	{r3, pc}
 81002cc:	00000000 	.word	0x00000000
 81002d0:	10000014 	.word	0x10000014
 81002d4:	08105368 	.word	0x08105368

081002d8 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 81002d8:	b480      	push	{r7}
 81002da:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 81002dc:	4b09      	ldr	r3, [pc, #36]	@ (8100304 <SystemInit+0x2c>)
 81002de:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 81002e2:	4a08      	ldr	r2, [pc, #32]	@ (8100304 <SystemInit+0x2c>)
 81002e4:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 81002e8:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
  #endif

    /*SEVONPEND enabled so that an interrupt coming from the CPU(n) interrupt signal is
     detectable by the CPU after a WFI/WFE instruction.*/
 SCB->SCR |= SCB_SCR_SEVONPEND_Msk;
 81002ec:	4b05      	ldr	r3, [pc, #20]	@ (8100304 <SystemInit+0x2c>)
 81002ee:	691b      	ldr	r3, [r3, #16]
 81002f0:	4a04      	ldr	r2, [pc, #16]	@ (8100304 <SystemInit+0x2c>)
 81002f2:	f043 0310 	orr.w	r3, r3, #16
 81002f6:	6113      	str	r3, [r2, #16]
#endif /* USER_VECT_TAB_ADDRESS */

#else
#error Please #define CORE_CM4 or CORE_CM7
#endif /* CORE_CM4 */
}
 81002f8:	bf00      	nop
 81002fa:	46bd      	mov	sp, r7
 81002fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8100300:	4770      	bx	lr
 8100302:	bf00      	nop
 8100304:	e000ed00 	.word	0xe000ed00

08100308 <ExitRun0Mode>:
  *
  * @param  None
  * @retval None
  */
void ExitRun0Mode(void)
{
 8100308:	b480      	push	{r7}
 810030a:	af00      	add	r7, sp, #0
#if defined(USE_PWR_LDO_SUPPLY)
  #if defined(SMPS)
    /* Exit Run* mode by disabling SMPS and enabling LDO */
    PWR->CR3 = (PWR->CR3 & ~PWR_CR3_SMPSEN) | PWR_CR3_LDOEN;
 810030c:	4b0a      	ldr	r3, [pc, #40]	@ (8100338 <ExitRun0Mode+0x30>)
 810030e:	68db      	ldr	r3, [r3, #12]
 8100310:	f023 0306 	bic.w	r3, r3, #6
 8100314:	4a08      	ldr	r2, [pc, #32]	@ (8100338 <ExitRun0Mode+0x30>)
 8100316:	f043 0302 	orr.w	r3, r3, #2
 810031a:	60d3      	str	r3, [r2, #12]
  #else
    /* Enable LDO mode */
    PWR->CR3 |= PWR_CR3_LDOEN;
  #endif /* SMPS */
  /* Wait till voltage level flag is set */
  while ((PWR->CSR1 & PWR_CSR1_ACTVOSRDY) == 0U)
 810031c:	bf00      	nop
 810031e:	4b06      	ldr	r3, [pc, #24]	@ (8100338 <ExitRun0Mode+0x30>)
 8100320:	685b      	ldr	r3, [r3, #4]
 8100322:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8100326:	2b00      	cmp	r3, #0
 8100328:	d0f9      	beq.n	810031e <ExitRun0Mode+0x16>
  while ((PWR->CSR1 & PWR_CSR1_ACTVOSRDY) == 0U)
  {}
#else
  /* No system power supply configuration is selected at exit Run* mode */
#endif /* USE_PWR_LDO_SUPPLY */
}
 810032a:	bf00      	nop
 810032c:	bf00      	nop
 810032e:	46bd      	mov	sp, r7
 8100330:	f85d 7b04 	ldr.w	r7, [sp], #4
 8100334:	4770      	bx	lr
 8100336:	bf00      	nop
 8100338:	58024800 	.word	0x58024800

0810033c <MX_ADC1_Init>:

ADC_HandleTypeDef hadc1;

/* ADC1 init function */
void MX_ADC1_Init(void)
{
 810033c:	b580      	push	{r7, lr}
 810033e:	b08a      	sub	sp, #40	@ 0x28
 8100340:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_MultiModeTypeDef multimode = {0};
 8100342:	f107 031c 	add.w	r3, r7, #28
 8100346:	2200      	movs	r2, #0
 8100348:	601a      	str	r2, [r3, #0]
 810034a:	605a      	str	r2, [r3, #4]
 810034c:	609a      	str	r2, [r3, #8]
  ADC_ChannelConfTypeDef sConfig = {0};
 810034e:	463b      	mov	r3, r7
 8100350:	2200      	movs	r2, #0
 8100352:	601a      	str	r2, [r3, #0]
 8100354:	605a      	str	r2, [r3, #4]
 8100356:	609a      	str	r2, [r3, #8]
 8100358:	60da      	str	r2, [r3, #12]
 810035a:	611a      	str	r2, [r3, #16]
 810035c:	615a      	str	r2, [r3, #20]
 810035e:	619a      	str	r2, [r3, #24]

  /* USER CODE END ADC1_Init 1 */

  /** Common config
  */
  hadc1.Instance = ADC1;
 8100360:	4b31      	ldr	r3, [pc, #196]	@ (8100428 <MX_ADC1_Init+0xec>)
 8100362:	4a32      	ldr	r2, [pc, #200]	@ (810042c <MX_ADC1_Init+0xf0>)
 8100364:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV1;
 8100366:	4b30      	ldr	r3, [pc, #192]	@ (8100428 <MX_ADC1_Init+0xec>)
 8100368:	2200      	movs	r2, #0
 810036a:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_16B;
 810036c:	4b2e      	ldr	r3, [pc, #184]	@ (8100428 <MX_ADC1_Init+0xec>)
 810036e:	2200      	movs	r2, #0
 8100370:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 8100372:	4b2d      	ldr	r3, [pc, #180]	@ (8100428 <MX_ADC1_Init+0xec>)
 8100374:	2200      	movs	r2, #0
 8100376:	60da      	str	r2, [r3, #12]
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8100378:	4b2b      	ldr	r3, [pc, #172]	@ (8100428 <MX_ADC1_Init+0xec>)
 810037a:	2204      	movs	r2, #4
 810037c:	611a      	str	r2, [r3, #16]
  hadc1.Init.LowPowerAutoWait = DISABLE;
 810037e:	4b2a      	ldr	r3, [pc, #168]	@ (8100428 <MX_ADC1_Init+0xec>)
 8100380:	2200      	movs	r2, #0
 8100382:	751a      	strb	r2, [r3, #20]
  hadc1.Init.ContinuousConvMode = DISABLE;
 8100384:	4b28      	ldr	r3, [pc, #160]	@ (8100428 <MX_ADC1_Init+0xec>)
 8100386:	2200      	movs	r2, #0
 8100388:	755a      	strb	r2, [r3, #21]
  hadc1.Init.NbrOfConversion = 1;
 810038a:	4b27      	ldr	r3, [pc, #156]	@ (8100428 <MX_ADC1_Init+0xec>)
 810038c:	2201      	movs	r2, #1
 810038e:	619a      	str	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8100390:	4b25      	ldr	r3, [pc, #148]	@ (8100428 <MX_ADC1_Init+0xec>)
 8100392:	2200      	movs	r2, #0
 8100394:	771a      	strb	r2, [r3, #28]
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8100396:	4b24      	ldr	r3, [pc, #144]	@ (8100428 <MX_ADC1_Init+0xec>)
 8100398:	2200      	movs	r2, #0
 810039a:	625a      	str	r2, [r3, #36]	@ 0x24
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 810039c:	4b22      	ldr	r3, [pc, #136]	@ (8100428 <MX_ADC1_Init+0xec>)
 810039e:	2200      	movs	r2, #0
 81003a0:	629a      	str	r2, [r3, #40]	@ 0x28
  hadc1.Init.ConversionDataManagement = ADC_CONVERSIONDATA_DR;
 81003a2:	4b21      	ldr	r3, [pc, #132]	@ (8100428 <MX_ADC1_Init+0xec>)
 81003a4:	2200      	movs	r2, #0
 81003a6:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc1.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 81003a8:	4b1f      	ldr	r3, [pc, #124]	@ (8100428 <MX_ADC1_Init+0xec>)
 81003aa:	2200      	movs	r2, #0
 81003ac:	631a      	str	r2, [r3, #48]	@ 0x30
  hadc1.Init.LeftBitShift = ADC_LEFTBITSHIFT_NONE;
 81003ae:	4b1e      	ldr	r3, [pc, #120]	@ (8100428 <MX_ADC1_Init+0xec>)
 81003b0:	2200      	movs	r2, #0
 81003b2:	635a      	str	r2, [r3, #52]	@ 0x34
  hadc1.Init.OversamplingMode = DISABLE;
 81003b4:	4b1c      	ldr	r3, [pc, #112]	@ (8100428 <MX_ADC1_Init+0xec>)
 81003b6:	2200      	movs	r2, #0
 81003b8:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
  hadc1.Init.Oversampling.Ratio = 1;
 81003bc:	4b1a      	ldr	r3, [pc, #104]	@ (8100428 <MX_ADC1_Init+0xec>)
 81003be:	2201      	movs	r2, #1
 81003c0:	63da      	str	r2, [r3, #60]	@ 0x3c
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 81003c2:	4819      	ldr	r0, [pc, #100]	@ (8100428 <MX_ADC1_Init+0xec>)
 81003c4:	f000 fd10 	bl	8100de8 <HAL_ADC_Init>
 81003c8:	4603      	mov	r3, r0
 81003ca:	2b00      	cmp	r3, #0
 81003cc:	d001      	beq.n	81003d2 <MX_ADC1_Init+0x96>
  {
    Error_Handler();
 81003ce:	f000 f953 	bl	8100678 <Error_Handler>
  }

  /** Configure the ADC multi-mode
  */
  multimode.Mode = ADC_MODE_INDEPENDENT;
 81003d2:	2300      	movs	r3, #0
 81003d4:	61fb      	str	r3, [r7, #28]
  if (HAL_ADCEx_MultiModeConfigChannel(&hadc1, &multimode) != HAL_OK)
 81003d6:	f107 031c 	add.w	r3, r7, #28
 81003da:	4619      	mov	r1, r3
 81003dc:	4812      	ldr	r0, [pc, #72]	@ (8100428 <MX_ADC1_Init+0xec>)
 81003de:	f001 fac7 	bl	8101970 <HAL_ADCEx_MultiModeConfigChannel>
 81003e2:	4603      	mov	r3, r0
 81003e4:	2b00      	cmp	r3, #0
 81003e6:	d001      	beq.n	81003ec <MX_ADC1_Init+0xb0>
  {
    Error_Handler();
 81003e8:	f000 f946 	bl	8100678 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_2;
 81003ec:	4b10      	ldr	r3, [pc, #64]	@ (8100430 <MX_ADC1_Init+0xf4>)
 81003ee:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 81003f0:	2306      	movs	r3, #6
 81003f2:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_1CYCLE_5;
 81003f4:	2300      	movs	r3, #0
 81003f6:	60bb      	str	r3, [r7, #8]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 81003f8:	f240 73ff 	movw	r3, #2047	@ 0x7ff
 81003fc:	60fb      	str	r3, [r7, #12]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 81003fe:	2304      	movs	r3, #4
 8100400:	613b      	str	r3, [r7, #16]
  sConfig.Offset = 0;
 8100402:	2300      	movs	r3, #0
 8100404:	617b      	str	r3, [r7, #20]
  sConfig.OffsetSignedSaturation = DISABLE;
 8100406:	2300      	movs	r3, #0
 8100408:	767b      	strb	r3, [r7, #25]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 810040a:	463b      	mov	r3, r7
 810040c:	4619      	mov	r1, r3
 810040e:	4806      	ldr	r0, [pc, #24]	@ (8100428 <MX_ADC1_Init+0xec>)
 8100410:	f000 fe8c 	bl	810112c <HAL_ADC_ConfigChannel>
 8100414:	4603      	mov	r3, r0
 8100416:	2b00      	cmp	r3, #0
 8100418:	d001      	beq.n	810041e <MX_ADC1_Init+0xe2>
  {
    Error_Handler();
 810041a:	f000 f92d 	bl	8100678 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 810041e:	bf00      	nop
 8100420:	3728      	adds	r7, #40	@ 0x28
 8100422:	46bd      	mov	sp, r7
 8100424:	bd80      	pop	{r7, pc}
 8100426:	bf00      	nop
 8100428:	1000002c 	.word	0x1000002c
 810042c:	40022000 	.word	0x40022000
 8100430:	08600004 	.word	0x08600004

08100434 <HAL_ADC_MspInit>:

void HAL_ADC_MspInit(ADC_HandleTypeDef* adcHandle)
{
 8100434:	b580      	push	{r7, lr}
 8100436:	b0ba      	sub	sp, #232	@ 0xe8
 8100438:	af00      	add	r7, sp, #0
 810043a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 810043c:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 8100440:	2200      	movs	r2, #0
 8100442:	601a      	str	r2, [r3, #0]
 8100444:	605a      	str	r2, [r3, #4]
 8100446:	609a      	str	r2, [r3, #8]
 8100448:	60da      	str	r2, [r3, #12]
 810044a:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 810044c:	f107 0310 	add.w	r3, r7, #16
 8100450:	22c0      	movs	r2, #192	@ 0xc0
 8100452:	2100      	movs	r1, #0
 8100454:	4618      	mov	r0, r3
 8100456:	f004 ff5b 	bl	8105310 <memset>
  if(adcHandle->Instance==ADC1)
 810045a:	687b      	ldr	r3, [r7, #4]
 810045c:	681b      	ldr	r3, [r3, #0]
 810045e:	4a2c      	ldr	r2, [pc, #176]	@ (8100510 <HAL_ADC_MspInit+0xdc>)
 8100460:	4293      	cmp	r3, r2
 8100462:	d150      	bne.n	8100506 <HAL_ADC_MspInit+0xd2>

  /* USER CODE END ADC1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_ADC;
 8100464:	f44f 2200 	mov.w	r2, #524288	@ 0x80000
 8100468:	f04f 0300 	mov.w	r3, #0
 810046c:	e9c7 2304 	strd	r2, r3, [r7, #16]
    PeriphClkInitStruct.PLL2.PLL2M = 4;
 8100470:	2304      	movs	r3, #4
 8100472:	61bb      	str	r3, [r7, #24]
    PeriphClkInitStruct.PLL2.PLL2N = 10;
 8100474:	230a      	movs	r3, #10
 8100476:	61fb      	str	r3, [r7, #28]
    PeriphClkInitStruct.PLL2.PLL2P = 2;
 8100478:	2302      	movs	r3, #2
 810047a:	623b      	str	r3, [r7, #32]
    PeriphClkInitStruct.PLL2.PLL2Q = 2;
 810047c:	2302      	movs	r3, #2
 810047e:	627b      	str	r3, [r7, #36]	@ 0x24
    PeriphClkInitStruct.PLL2.PLL2R = 2;
 8100480:	2302      	movs	r3, #2
 8100482:	62bb      	str	r3, [r7, #40]	@ 0x28
    PeriphClkInitStruct.PLL2.PLL2RGE = RCC_PLL2VCIRANGE_3;
 8100484:	23c0      	movs	r3, #192	@ 0xc0
 8100486:	62fb      	str	r3, [r7, #44]	@ 0x2c
    PeriphClkInitStruct.PLL2.PLL2VCOSEL = RCC_PLL2VCOMEDIUM;
 8100488:	2320      	movs	r3, #32
 810048a:	633b      	str	r3, [r7, #48]	@ 0x30
    PeriphClkInitStruct.PLL2.PLL2FRACN = 0;
 810048c:	2300      	movs	r3, #0
 810048e:	637b      	str	r3, [r7, #52]	@ 0x34
    PeriphClkInitStruct.AdcClockSelection = RCC_ADCCLKSOURCE_PLL2;
 8100490:	2300      	movs	r3, #0
 8100492:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8100496:	f107 0310 	add.w	r3, r7, #16
 810049a:	4618      	mov	r0, r3
 810049c:	f002 f866 	bl	810256c <HAL_RCCEx_PeriphCLKConfig>
 81004a0:	4603      	mov	r3, r0
 81004a2:	2b00      	cmp	r3, #0
 81004a4:	d001      	beq.n	81004aa <HAL_ADC_MspInit+0x76>
    {
      Error_Handler();
 81004a6:	f000 f8e7 	bl	8100678 <Error_Handler>
    }

    /* ADC1 clock enable */
    __HAL_RCC_ADC12_CLK_ENABLE();
 81004aa:	4b1a      	ldr	r3, [pc, #104]	@ (8100514 <HAL_ADC_MspInit+0xe0>)
 81004ac:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 81004b0:	4a18      	ldr	r2, [pc, #96]	@ (8100514 <HAL_ADC_MspInit+0xe0>)
 81004b2:	f043 0320 	orr.w	r3, r3, #32
 81004b6:	f8c2 30d8 	str.w	r3, [r2, #216]	@ 0xd8
 81004ba:	4b16      	ldr	r3, [pc, #88]	@ (8100514 <HAL_ADC_MspInit+0xe0>)
 81004bc:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 81004c0:	f003 0320 	and.w	r3, r3, #32
 81004c4:	60fb      	str	r3, [r7, #12]
 81004c6:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOF_CLK_ENABLE();
 81004c8:	4b12      	ldr	r3, [pc, #72]	@ (8100514 <HAL_ADC_MspInit+0xe0>)
 81004ca:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 81004ce:	4a11      	ldr	r2, [pc, #68]	@ (8100514 <HAL_ADC_MspInit+0xe0>)
 81004d0:	f043 0320 	orr.w	r3, r3, #32
 81004d4:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 81004d8:	4b0e      	ldr	r3, [pc, #56]	@ (8100514 <HAL_ADC_MspInit+0xe0>)
 81004da:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 81004de:	f003 0320 	and.w	r3, r3, #32
 81004e2:	60bb      	str	r3, [r7, #8]
 81004e4:	68bb      	ldr	r3, [r7, #8]
    /**ADC1 GPIO Configuration
    PF11     ------> ADC1_INP2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_11;
 81004e6:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 81004ea:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 81004ee:	2303      	movs	r3, #3
 81004f0:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 81004f4:	2300      	movs	r3, #0
 81004f6:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 81004fa:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 81004fe:	4619      	mov	r1, r3
 8100500:	4805      	ldr	r0, [pc, #20]	@ (8100518 <HAL_ADC_MspInit+0xe4>)
 8100502:	f001 fc0d 	bl	8101d20 <HAL_GPIO_Init>

  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }
}
 8100506:	bf00      	nop
 8100508:	37e8      	adds	r7, #232	@ 0xe8
 810050a:	46bd      	mov	sp, r7
 810050c:	bd80      	pop	{r7, pc}
 810050e:	bf00      	nop
 8100510:	40022000 	.word	0x40022000
 8100514:	58024400 	.word	0x58024400
 8100518:	58021400 	.word	0x58021400

0810051c <MX_GPIO_Init>:
/* USER CODE END 1 */

/** Configure pins
*/
void MX_GPIO_Init(void)
{
 810051c:	b580      	push	{r7, lr}
 810051e:	b08a      	sub	sp, #40	@ 0x28
 8100520:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8100522:	f107 0314 	add.w	r3, r7, #20
 8100526:	2200      	movs	r2, #0
 8100528:	601a      	str	r2, [r3, #0]
 810052a:	605a      	str	r2, [r3, #4]
 810052c:	609a      	str	r2, [r3, #8]
 810052e:	60da      	str	r2, [r3, #12]
 8100530:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8100532:	4b2a      	ldr	r3, [pc, #168]	@ (81005dc <MX_GPIO_Init+0xc0>)
 8100534:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8100538:	4a28      	ldr	r2, [pc, #160]	@ (81005dc <MX_GPIO_Init+0xc0>)
 810053a:	f043 0320 	orr.w	r3, r3, #32
 810053e:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8100542:	4b26      	ldr	r3, [pc, #152]	@ (81005dc <MX_GPIO_Init+0xc0>)
 8100544:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8100548:	f003 0320 	and.w	r3, r3, #32
 810054c:	613b      	str	r3, [r7, #16]
 810054e:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8100550:	4b22      	ldr	r3, [pc, #136]	@ (81005dc <MX_GPIO_Init+0xc0>)
 8100552:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8100556:	4a21      	ldr	r2, [pc, #132]	@ (81005dc <MX_GPIO_Init+0xc0>)
 8100558:	f043 0310 	orr.w	r3, r3, #16
 810055c:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8100560:	4b1e      	ldr	r3, [pc, #120]	@ (81005dc <MX_GPIO_Init+0xc0>)
 8100562:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8100566:	f003 0310 	and.w	r3, r3, #16
 810056a:	60fb      	str	r3, [r7, #12]
 810056c:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 810056e:	4b1b      	ldr	r3, [pc, #108]	@ (81005dc <MX_GPIO_Init+0xc0>)
 8100570:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8100574:	4a19      	ldr	r2, [pc, #100]	@ (81005dc <MX_GPIO_Init+0xc0>)
 8100576:	f043 0301 	orr.w	r3, r3, #1
 810057a:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 810057e:	4b17      	ldr	r3, [pc, #92]	@ (81005dc <MX_GPIO_Init+0xc0>)
 8100580:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8100584:	f003 0301 	and.w	r3, r3, #1
 8100588:	60bb      	str	r3, [r7, #8]
 810058a:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 810058c:	4b13      	ldr	r3, [pc, #76]	@ (81005dc <MX_GPIO_Init+0xc0>)
 810058e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8100592:	4a12      	ldr	r2, [pc, #72]	@ (81005dc <MX_GPIO_Init+0xc0>)
 8100594:	f043 0302 	orr.w	r3, r3, #2
 8100598:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 810059c:	4b0f      	ldr	r3, [pc, #60]	@ (81005dc <MX_GPIO_Init+0xc0>)
 810059e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 81005a2:	f003 0302 	and.w	r3, r3, #2
 81005a6:	607b      	str	r3, [r7, #4]
 81005a8:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOE, GPIO_PIN_8, GPIO_PIN_RESET);
 81005aa:	2200      	movs	r2, #0
 81005ac:	f44f 7180 	mov.w	r1, #256	@ 0x100
 81005b0:	480b      	ldr	r0, [pc, #44]	@ (81005e0 <MX_GPIO_Init+0xc4>)
 81005b2:	f001 fd65 	bl	8102080 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PE8 */
  GPIO_InitStruct.Pin = GPIO_PIN_8;
 81005b6:	f44f 7380 	mov.w	r3, #256	@ 0x100
 81005ba:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 81005bc:	2301      	movs	r3, #1
 81005be:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 81005c0:	2300      	movs	r3, #0
 81005c2:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 81005c4:	2300      	movs	r3, #0
 81005c6:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 81005c8:	f107 0314 	add.w	r3, r7, #20
 81005cc:	4619      	mov	r1, r3
 81005ce:	4804      	ldr	r0, [pc, #16]	@ (81005e0 <MX_GPIO_Init+0xc4>)
 81005d0:	f001 fba6 	bl	8101d20 <HAL_GPIO_Init>

}
 81005d4:	bf00      	nop
 81005d6:	3728      	adds	r7, #40	@ 0x28
 81005d8:	46bd      	mov	sp, r7
 81005da:	bd80      	pop	{r7, pc}
 81005dc:	58024400 	.word	0x58024400
 81005e0:	58021000 	.word	0x58021000

081005e4 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 81005e4:	b580      	push	{r7, lr}
 81005e6:	b082      	sub	sp, #8
 81005e8:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

/* USER CODE BEGIN Boot_Mode_Sequence_1 */
#if defined(DUAL_CORE_BOOT_SYNC_SEQUENCE)
  /*HW semaphore Clock enable*/
  __HAL_RCC_HSEM_CLK_ENABLE();
 81005ea:	4b1f      	ldr	r3, [pc, #124]	@ (8100668 <main+0x84>)
 81005ec:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 81005f0:	4a1d      	ldr	r2, [pc, #116]	@ (8100668 <main+0x84>)
 81005f2:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 81005f6:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 81005fa:	4b1b      	ldr	r3, [pc, #108]	@ (8100668 <main+0x84>)
 81005fc:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8100600:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8100604:	607b      	str	r3, [r7, #4]
 8100606:	687b      	ldr	r3, [r7, #4]
  /* Activate HSEM notification for Cortex-M4*/
  HAL_HSEM_ActivateNotification(__HAL_HSEM_SEMID_TO_MASK(HSEM_ID_0));
 8100608:	2001      	movs	r0, #1
 810060a:	f001 fd53 	bl	81020b4 <HAL_HSEM_ActivateNotification>
  /*
  Domain D2 goes to STOP mode (Cortex-M4 in deep-sleep) waiting for Cortex-M7 to
  perform system initialization (system clock config, external memory configuration.. )
  */
  HAL_PWREx_ClearPendingEvent();
 810060e:	f001 fddd 	bl	81021cc <HAL_PWREx_ClearPendingEvent>
  HAL_PWREx_EnterSTOPMode(PWR_MAINREGULATOR_ON, PWR_STOPENTRY_WFE, PWR_D2_DOMAIN);
 8100612:	2201      	movs	r2, #1
 8100614:	2102      	movs	r1, #2
 8100616:	2000      	movs	r0, #0
 8100618:	f001 fd5e 	bl	81020d8 <HAL_PWREx_EnterSTOPMode>
  /* Clear HSEM flag */
  __HAL_HSEM_CLEAR_FLAG(__HAL_HSEM_SEMID_TO_MASK(HSEM_ID_0));
 810061c:	4b13      	ldr	r3, [pc, #76]	@ (810066c <main+0x88>)
 810061e:	681b      	ldr	r3, [r3, #0]
 8100620:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8100624:	2b70      	cmp	r3, #112	@ 0x70
 8100626:	d108      	bne.n	810063a <main+0x56>
 8100628:	4b11      	ldr	r3, [pc, #68]	@ (8100670 <main+0x8c>)
 810062a:	f8d3 3104 	ldr.w	r3, [r3, #260]	@ 0x104
 810062e:	4a10      	ldr	r2, [pc, #64]	@ (8100670 <main+0x8c>)
 8100630:	f043 0301 	orr.w	r3, r3, #1
 8100634:	f8c2 3104 	str.w	r3, [r2, #260]	@ 0x104
 8100638:	e007      	b.n	810064a <main+0x66>
 810063a:	4b0d      	ldr	r3, [pc, #52]	@ (8100670 <main+0x8c>)
 810063c:	f8d3 3114 	ldr.w	r3, [r3, #276]	@ 0x114
 8100640:	4a0b      	ldr	r2, [pc, #44]	@ (8100670 <main+0x8c>)
 8100642:	f043 0301 	orr.w	r3, r3, #1
 8100646:	f8c2 3114 	str.w	r3, [r2, #276]	@ 0x114
#endif /* DUAL_CORE_BOOT_SYNC_SEQUENCE */
/* USER CODE END Boot_Mode_Sequence_1 */
  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 810064a:	f000 f94f 	bl	81008ec <HAL_Init>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 810064e:	f7ff ff65 	bl	810051c <MX_GPIO_Init>
  MX_ADC1_Init();
 8100652:	f7ff fe73 	bl	810033c <MX_ADC1_Init>
  MX_TIM2_Init();
 8100656:	f000 f85f 	bl	8100718 <MX_TIM2_Init>
  while (1)
  {
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
	  HAL_GPIO_WritePin(GPIOE, GPIO_PIN_8, GPIO_PIN_SET);
 810065a:	2201      	movs	r2, #1
 810065c:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8100660:	4804      	ldr	r0, [pc, #16]	@ (8100674 <main+0x90>)
 8100662:	f001 fd0d 	bl	8102080 <HAL_GPIO_WritePin>
 8100666:	e7f8      	b.n	810065a <main+0x76>
 8100668:	58024400 	.word	0x58024400
 810066c:	e000ed00 	.word	0xe000ed00
 8100670:	58026400 	.word	0x58026400
 8100674:	58021000 	.word	0x58021000

08100678 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8100678:	b480      	push	{r7}
 810067a:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 810067c:	b672      	cpsid	i
}
 810067e:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8100680:	bf00      	nop
 8100682:	e7fd      	b.n	8100680 <Error_Handler+0x8>

08100684 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8100684:	b480      	push	{r7}
 8100686:	b083      	sub	sp, #12
 8100688:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 810068a:	4b0a      	ldr	r3, [pc, #40]	@ (81006b4 <HAL_MspInit+0x30>)
 810068c:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8100690:	4a08      	ldr	r2, [pc, #32]	@ (81006b4 <HAL_MspInit+0x30>)
 8100692:	f043 0302 	orr.w	r3, r3, #2
 8100696:	f8c2 30f4 	str.w	r3, [r2, #244]	@ 0xf4
 810069a:	4b06      	ldr	r3, [pc, #24]	@ (81006b4 <HAL_MspInit+0x30>)
 810069c:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 81006a0:	f003 0302 	and.w	r3, r3, #2
 81006a4:	607b      	str	r3, [r7, #4]
 81006a6:	687b      	ldr	r3, [r7, #4]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 81006a8:	bf00      	nop
 81006aa:	370c      	adds	r7, #12
 81006ac:	46bd      	mov	sp, r7
 81006ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 81006b2:	4770      	bx	lr
 81006b4:	58024400 	.word	0x58024400

081006b8 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 81006b8:	b480      	push	{r7}
 81006ba:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 81006bc:	bf00      	nop
 81006be:	e7fd      	b.n	81006bc <NMI_Handler+0x4>

081006c0 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 81006c0:	b480      	push	{r7}
 81006c2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 81006c4:	bf00      	nop
 81006c6:	e7fd      	b.n	81006c4 <HardFault_Handler+0x4>

081006c8 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 81006c8:	b480      	push	{r7}
 81006ca:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 81006cc:	bf00      	nop
 81006ce:	e7fd      	b.n	81006cc <MemManage_Handler+0x4>

081006d0 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 81006d0:	b480      	push	{r7}
 81006d2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 81006d4:	bf00      	nop
 81006d6:	e7fd      	b.n	81006d4 <BusFault_Handler+0x4>

081006d8 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 81006d8:	b480      	push	{r7}
 81006da:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 81006dc:	bf00      	nop
 81006de:	e7fd      	b.n	81006dc <UsageFault_Handler+0x4>

081006e0 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 81006e0:	b480      	push	{r7}
 81006e2:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 81006e4:	bf00      	nop
 81006e6:	46bd      	mov	sp, r7
 81006e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 81006ec:	4770      	bx	lr

081006ee <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 81006ee:	b480      	push	{r7}
 81006f0:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 81006f2:	bf00      	nop
 81006f4:	46bd      	mov	sp, r7
 81006f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 81006fa:	4770      	bx	lr

081006fc <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 81006fc:	b480      	push	{r7}
 81006fe:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8100700:	bf00      	nop
 8100702:	46bd      	mov	sp, r7
 8100704:	f85d 7b04 	ldr.w	r7, [sp], #4
 8100708:	4770      	bx	lr

0810070a <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 810070a:	b580      	push	{r7, lr}
 810070c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 810070e:	f000 f981 	bl	8100a14 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8100712:	bf00      	nop
 8100714:	bd80      	pop	{r7, pc}
	...

08100718 <MX_TIM2_Init>:

TIM_HandleTypeDef htim2;

/* TIM2 init function */
void MX_TIM2_Init(void)
{
 8100718:	b580      	push	{r7, lr}
 810071a:	b08c      	sub	sp, #48	@ 0x30
 810071c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 810071e:	f107 030c 	add.w	r3, r7, #12
 8100722:	2224      	movs	r2, #36	@ 0x24
 8100724:	2100      	movs	r1, #0
 8100726:	4618      	mov	r0, r3
 8100728:	f004 fdf2 	bl	8105310 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 810072c:	463b      	mov	r3, r7
 810072e:	2200      	movs	r2, #0
 8100730:	601a      	str	r2, [r3, #0]
 8100732:	605a      	str	r2, [r3, #4]
 8100734:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8100736:	4b21      	ldr	r3, [pc, #132]	@ (81007bc <MX_TIM2_Init+0xa4>)
 8100738:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 810073c:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 0;
 810073e:	4b1f      	ldr	r3, [pc, #124]	@ (81007bc <MX_TIM2_Init+0xa4>)
 8100740:	2200      	movs	r2, #0
 8100742:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8100744:	4b1d      	ldr	r3, [pc, #116]	@ (81007bc <MX_TIM2_Init+0xa4>)
 8100746:	2200      	movs	r2, #0
 8100748:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 4294967295;
 810074a:	4b1c      	ldr	r3, [pc, #112]	@ (81007bc <MX_TIM2_Init+0xa4>)
 810074c:	f04f 32ff 	mov.w	r2, #4294967295
 8100750:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8100752:	4b1a      	ldr	r3, [pc, #104]	@ (81007bc <MX_TIM2_Init+0xa4>)
 8100754:	2200      	movs	r2, #0
 8100756:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8100758:	4b18      	ldr	r3, [pc, #96]	@ (81007bc <MX_TIM2_Init+0xa4>)
 810075a:	2200      	movs	r2, #0
 810075c:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
 810075e:	2303      	movs	r3, #3
 8100760:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 8100762:	2300      	movs	r3, #0
 8100764:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 8100766:	2301      	movs	r3, #1
 8100768:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 810076a:	2300      	movs	r3, #0
 810076c:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 0;
 810076e:	2300      	movs	r3, #0
 8100770:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 8100772:	2300      	movs	r3, #0
 8100774:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 8100776:	2301      	movs	r3, #1
 8100778:	627b      	str	r3, [r7, #36]	@ 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 810077a:	2300      	movs	r3, #0
 810077c:	62bb      	str	r3, [r7, #40]	@ 0x28
  sConfig.IC2Filter = 0;
 810077e:	2300      	movs	r3, #0
 8100780:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (HAL_TIM_Encoder_Init(&htim2, &sConfig) != HAL_OK)
 8100782:	f107 030c 	add.w	r3, r7, #12
 8100786:	4619      	mov	r1, r3
 8100788:	480c      	ldr	r0, [pc, #48]	@ (81007bc <MX_TIM2_Init+0xa4>)
 810078a:	f004 fbed 	bl	8104f68 <HAL_TIM_Encoder_Init>
 810078e:	4603      	mov	r3, r0
 8100790:	2b00      	cmp	r3, #0
 8100792:	d001      	beq.n	8100798 <MX_TIM2_Init+0x80>
  {
    Error_Handler();
 8100794:	f7ff ff70 	bl	8100678 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8100798:	2300      	movs	r3, #0
 810079a:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 810079c:	2300      	movs	r3, #0
 810079e:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 81007a0:	463b      	mov	r3, r7
 81007a2:	4619      	mov	r1, r3
 81007a4:	4805      	ldr	r0, [pc, #20]	@ (81007bc <MX_TIM2_Init+0xa4>)
 81007a6:	f004 fd25 	bl	81051f4 <HAL_TIMEx_MasterConfigSynchronization>
 81007aa:	4603      	mov	r3, r0
 81007ac:	2b00      	cmp	r3, #0
 81007ae:	d001      	beq.n	81007b4 <MX_TIM2_Init+0x9c>
  {
    Error_Handler();
 81007b0:	f7ff ff62 	bl	8100678 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 81007b4:	bf00      	nop
 81007b6:	3730      	adds	r7, #48	@ 0x30
 81007b8:	46bd      	mov	sp, r7
 81007ba:	bd80      	pop	{r7, pc}
 81007bc:	10000090 	.word	0x10000090

081007c0 <HAL_TIM_Encoder_MspInit>:

void HAL_TIM_Encoder_MspInit(TIM_HandleTypeDef* tim_encoderHandle)
{
 81007c0:	b580      	push	{r7, lr}
 81007c2:	b08a      	sub	sp, #40	@ 0x28
 81007c4:	af00      	add	r7, sp, #0
 81007c6:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 81007c8:	f107 0314 	add.w	r3, r7, #20
 81007cc:	2200      	movs	r2, #0
 81007ce:	601a      	str	r2, [r3, #0]
 81007d0:	605a      	str	r2, [r3, #4]
 81007d2:	609a      	str	r2, [r3, #8]
 81007d4:	60da      	str	r2, [r3, #12]
 81007d6:	611a      	str	r2, [r3, #16]
  if(tim_encoderHandle->Instance==TIM2)
 81007d8:	687b      	ldr	r3, [r7, #4]
 81007da:	681b      	ldr	r3, [r3, #0]
 81007dc:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 81007e0:	d14d      	bne.n	810087e <HAL_TIM_Encoder_MspInit+0xbe>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* TIM2 clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 81007e2:	4b29      	ldr	r3, [pc, #164]	@ (8100888 <HAL_TIM_Encoder_MspInit+0xc8>)
 81007e4:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 81007e8:	4a27      	ldr	r2, [pc, #156]	@ (8100888 <HAL_TIM_Encoder_MspInit+0xc8>)
 81007ea:	f043 0301 	orr.w	r3, r3, #1
 81007ee:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 81007f2:	4b25      	ldr	r3, [pc, #148]	@ (8100888 <HAL_TIM_Encoder_MspInit+0xc8>)
 81007f4:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 81007f8:	f003 0301 	and.w	r3, r3, #1
 81007fc:	613b      	str	r3, [r7, #16]
 81007fe:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8100800:	4b21      	ldr	r3, [pc, #132]	@ (8100888 <HAL_TIM_Encoder_MspInit+0xc8>)
 8100802:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8100806:	4a20      	ldr	r2, [pc, #128]	@ (8100888 <HAL_TIM_Encoder_MspInit+0xc8>)
 8100808:	f043 0301 	orr.w	r3, r3, #1
 810080c:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8100810:	4b1d      	ldr	r3, [pc, #116]	@ (8100888 <HAL_TIM_Encoder_MspInit+0xc8>)
 8100812:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8100816:	f003 0301 	and.w	r3, r3, #1
 810081a:	60fb      	str	r3, [r7, #12]
 810081c:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 810081e:	4b1a      	ldr	r3, [pc, #104]	@ (8100888 <HAL_TIM_Encoder_MspInit+0xc8>)
 8100820:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8100824:	4a18      	ldr	r2, [pc, #96]	@ (8100888 <HAL_TIM_Encoder_MspInit+0xc8>)
 8100826:	f043 0302 	orr.w	r3, r3, #2
 810082a:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 810082e:	4b16      	ldr	r3, [pc, #88]	@ (8100888 <HAL_TIM_Encoder_MspInit+0xc8>)
 8100830:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8100834:	f003 0302 	and.w	r3, r3, #2
 8100838:	60bb      	str	r3, [r7, #8]
 810083a:	68bb      	ldr	r3, [r7, #8]
    /**TIM2 GPIO Configuration
    PA15 (JTDI)     ------> TIM2_CH1
    PB3 (JTDO/TRACESWO)     ------> TIM2_CH2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_15;
 810083c:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8100840:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8100842:	2302      	movs	r3, #2
 8100844:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8100846:	2300      	movs	r3, #0
 8100848:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 810084a:	2300      	movs	r3, #0
 810084c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 810084e:	2301      	movs	r3, #1
 8100850:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8100852:	f107 0314 	add.w	r3, r7, #20
 8100856:	4619      	mov	r1, r3
 8100858:	480c      	ldr	r0, [pc, #48]	@ (810088c <HAL_TIM_Encoder_MspInit+0xcc>)
 810085a:	f001 fa61 	bl	8101d20 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_3;
 810085e:	2308      	movs	r3, #8
 8100860:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8100862:	2302      	movs	r3, #2
 8100864:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8100866:	2300      	movs	r3, #0
 8100868:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 810086a:	2300      	movs	r3, #0
 810086c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 810086e:	2301      	movs	r3, #1
 8100870:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8100872:	f107 0314 	add.w	r3, r7, #20
 8100876:	4619      	mov	r1, r3
 8100878:	4805      	ldr	r0, [pc, #20]	@ (8100890 <HAL_TIM_Encoder_MspInit+0xd0>)
 810087a:	f001 fa51 	bl	8101d20 <HAL_GPIO_Init>

  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }
}
 810087e:	bf00      	nop
 8100880:	3728      	adds	r7, #40	@ 0x28
 8100882:	46bd      	mov	sp, r7
 8100884:	bd80      	pop	{r7, pc}
 8100886:	bf00      	nop
 8100888:	58024400 	.word	0x58024400
 810088c:	58020000 	.word	0x58020000
 8100890:	58020400 	.word	0x58020400

08100894 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack      /* set stack pointer */
 8100894:	f8df d038 	ldr.w	sp, [pc, #56]	@ 81008d0 <LoopFillZerobss+0xe>

/* Call the ExitRun0Mode function to configure the power supply */
  bl  ExitRun0Mode
 8100898:	f7ff fd36 	bl	8100308 <ExitRun0Mode>
/* Call the clock system initialization function.*/
  bl  SystemInit
 810089c:	f7ff fd1c 	bl	81002d8 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 81008a0:	480c      	ldr	r0, [pc, #48]	@ (81008d4 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 81008a2:	490d      	ldr	r1, [pc, #52]	@ (81008d8 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 81008a4:	4a0d      	ldr	r2, [pc, #52]	@ (81008dc <LoopFillZerobss+0x1a>)
  movs r3, #0
 81008a6:	2300      	movs	r3, #0
  b LoopCopyDataInit
 81008a8:	e002      	b.n	81008b0 <LoopCopyDataInit>

081008aa <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 81008aa:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 81008ac:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 81008ae:	3304      	adds	r3, #4

081008b0 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 81008b0:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 81008b2:	428c      	cmp	r4, r1
  bcc CopyDataInit
 81008b4:	d3f9      	bcc.n	81008aa <CopyDataInit>
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 81008b6:	4a0a      	ldr	r2, [pc, #40]	@ (81008e0 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 81008b8:	4c0a      	ldr	r4, [pc, #40]	@ (81008e4 <LoopFillZerobss+0x22>)
  movs r3, #0
 81008ba:	2300      	movs	r3, #0
  b LoopFillZerobss
 81008bc:	e001      	b.n	81008c2 <LoopFillZerobss>

081008be <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 81008be:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 81008c0:	3204      	adds	r2, #4

081008c2 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 81008c2:	42a2      	cmp	r2, r4
  bcc FillZerobss
 81008c4:	d3fb      	bcc.n	81008be <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 81008c6:	f004 fd2b 	bl	8105320 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 81008ca:	f7ff fe8b 	bl	81005e4 <main>
  bx  lr
 81008ce:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 81008d0:	10048000 	.word	0x10048000
  ldr r0, =_sdata
 81008d4:	10000000 	.word	0x10000000
  ldr r1, =_edata
 81008d8:	10000010 	.word	0x10000010
  ldr r2, =_sidata
 81008dc:	08105398 	.word	0x08105398
  ldr r2, =_sbss
 81008e0:	10000010 	.word	0x10000010
  ldr r4, =_ebss
 81008e4:	100000e0 	.word	0x100000e0

081008e8 <ADC3_IRQHandler>:
 * @retval None
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 81008e8:	e7fe      	b.n	81008e8 <ADC3_IRQHandler>
	...

081008ec <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 81008ec:	b580      	push	{r7, lr}
 81008ee:	b082      	sub	sp, #8
 81008f0:	af00      	add	r7, sp, #0

uint32_t common_system_clock;

#if defined(DUAL_CORE) && defined(CORE_CM4)
   /* Configure Cortex-M4 Instruction cache through ART accelerator */
   __HAL_RCC_ART_CLK_ENABLE();                   /* Enable the Cortex-M4 ART Clock */
 81008f2:	4b28      	ldr	r3, [pc, #160]	@ (8100994 <HAL_Init+0xa8>)
 81008f4:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 81008f8:	4a26      	ldr	r2, [pc, #152]	@ (8100994 <HAL_Init+0xa8>)
 81008fa:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 81008fe:	f8c2 30d8 	str.w	r3, [r2, #216]	@ 0xd8
 8100902:	4b24      	ldr	r3, [pc, #144]	@ (8100994 <HAL_Init+0xa8>)
 8100904:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8100908:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 810090c:	603b      	str	r3, [r7, #0]
 810090e:	683b      	ldr	r3, [r7, #0]
   __HAL_ART_CONFIG_BASE_ADDRESS(0x08100000UL);  /* Configure the Cortex-M4 ART Base address to the Flash Bank 2 : */
 8100910:	4b21      	ldr	r3, [pc, #132]	@ (8100998 <HAL_Init+0xac>)
 8100912:	681b      	ldr	r3, [r3, #0]
 8100914:	f423 237f 	bic.w	r3, r3, #1044480	@ 0xff000
 8100918:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 810091c:	4a1e      	ldr	r2, [pc, #120]	@ (8100998 <HAL_Init+0xac>)
 810091e:	f443 4301 	orr.w	r3, r3, #33024	@ 0x8100
 8100922:	6013      	str	r3, [r2, #0]
   __HAL_ART_ENABLE();                           /* Enable the Cortex-M4 ART */
 8100924:	4b1c      	ldr	r3, [pc, #112]	@ (8100998 <HAL_Init+0xac>)
 8100926:	681b      	ldr	r3, [r3, #0]
 8100928:	4a1b      	ldr	r2, [pc, #108]	@ (8100998 <HAL_Init+0xac>)
 810092a:	f043 0301 	orr.w	r3, r3, #1
 810092e:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE &&  CORE_CM4 */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8100930:	2003      	movs	r0, #3
 8100932:	f001 f9b1 	bl	8101c98 <HAL_NVIC_SetPriorityGrouping>

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 8100936:	f001 fc57 	bl	81021e8 <HAL_RCC_GetSysClockFreq>
 810093a:	4602      	mov	r2, r0
 810093c:	4b15      	ldr	r3, [pc, #84]	@ (8100994 <HAL_Init+0xa8>)
 810093e:	699b      	ldr	r3, [r3, #24]
 8100940:	0a1b      	lsrs	r3, r3, #8
 8100942:	f003 030f 	and.w	r3, r3, #15
 8100946:	4915      	ldr	r1, [pc, #84]	@ (810099c <HAL_Init+0xb0>)
 8100948:	5ccb      	ldrb	r3, [r1, r3]
 810094a:	f003 031f 	and.w	r3, r3, #31
 810094e:	fa22 f303 	lsr.w	r3, r2, r3
 8100952:	607b      	str	r3, [r7, #4]
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE)>> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
#endif

  /* Update the SystemD2Clock global variable */
#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8100954:	4b0f      	ldr	r3, [pc, #60]	@ (8100994 <HAL_Init+0xa8>)
 8100956:	699b      	ldr	r3, [r3, #24]
 8100958:	f003 030f 	and.w	r3, r3, #15
 810095c:	4a0f      	ldr	r2, [pc, #60]	@ (810099c <HAL_Init+0xb0>)
 810095e:	5cd3      	ldrb	r3, [r2, r3]
 8100960:	f003 031f 	and.w	r3, r3, #31
 8100964:	687a      	ldr	r2, [r7, #4]
 8100966:	fa22 f303 	lsr.w	r3, r2, r3
 810096a:	4a0d      	ldr	r2, [pc, #52]	@ (81009a0 <HAL_Init+0xb4>)
 810096c:	6013      	str	r3, [r2, #0]
#else
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_HPRE)>> RCC_CDCFGR1_HPRE_Pos]) & 0x1FU));
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
 810096e:	4b0c      	ldr	r3, [pc, #48]	@ (81009a0 <HAL_Init+0xb4>)
 8100970:	681b      	ldr	r3, [r3, #0]
 8100972:	4a0c      	ldr	r2, [pc, #48]	@ (81009a4 <HAL_Init+0xb8>)
 8100974:	6013      	str	r3, [r2, #0]
#else
  SystemCoreClock = common_system_clock;
#endif /* DUAL_CORE && CORE_CM4 */

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if(HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8100976:	200f      	movs	r0, #15
 8100978:	f000 f816 	bl	81009a8 <HAL_InitTick>
 810097c:	4603      	mov	r3, r0
 810097e:	2b00      	cmp	r3, #0
 8100980:	d001      	beq.n	8100986 <HAL_Init+0x9a>
  {
    return HAL_ERROR;
 8100982:	2301      	movs	r3, #1
 8100984:	e002      	b.n	810098c <HAL_Init+0xa0>
  }

  /* Init the low level hardware */
  HAL_MspInit();
 8100986:	f7ff fe7d 	bl	8100684 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 810098a:	2300      	movs	r3, #0
}
 810098c:	4618      	mov	r0, r3
 810098e:	3708      	adds	r7, #8
 8100990:	46bd      	mov	sp, r7
 8100992:	bd80      	pop	{r7, pc}
 8100994:	58024400 	.word	0x58024400
 8100998:	40024400 	.word	0x40024400
 810099c:	08105380 	.word	0x08105380
 81009a0:	10000004 	.word	0x10000004
 81009a4:	10000000 	.word	0x10000000

081009a8 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 81009a8:	b580      	push	{r7, lr}
 81009aa:	b082      	sub	sp, #8
 81009ac:	af00      	add	r7, sp, #0
 81009ae:	6078      	str	r0, [r7, #4]
  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that don't take the value zero)*/
  if((uint32_t)uwTickFreq == 0UL)
 81009b0:	4b15      	ldr	r3, [pc, #84]	@ (8100a08 <HAL_InitTick+0x60>)
 81009b2:	781b      	ldrb	r3, [r3, #0]
 81009b4:	2b00      	cmp	r3, #0
 81009b6:	d101      	bne.n	81009bc <HAL_InitTick+0x14>
  {
    return HAL_ERROR;
 81009b8:	2301      	movs	r3, #1
 81009ba:	e021      	b.n	8100a00 <HAL_InitTick+0x58>
  }

    /* Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000UL / (uint32_t)uwTickFreq)) > 0U)
 81009bc:	4b13      	ldr	r3, [pc, #76]	@ (8100a0c <HAL_InitTick+0x64>)
 81009be:	681a      	ldr	r2, [r3, #0]
 81009c0:	4b11      	ldr	r3, [pc, #68]	@ (8100a08 <HAL_InitTick+0x60>)
 81009c2:	781b      	ldrb	r3, [r3, #0]
 81009c4:	4619      	mov	r1, r3
 81009c6:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 81009ca:	fbb3 f3f1 	udiv	r3, r3, r1
 81009ce:	fbb2 f3f3 	udiv	r3, r2, r3
 81009d2:	4618      	mov	r0, r3
 81009d4:	f001 f985 	bl	8101ce2 <HAL_SYSTICK_Config>
 81009d8:	4603      	mov	r3, r0
 81009da:	2b00      	cmp	r3, #0
 81009dc:	d001      	beq.n	81009e2 <HAL_InitTick+0x3a>
    {
      return HAL_ERROR;
 81009de:	2301      	movs	r3, #1
 81009e0:	e00e      	b.n	8100a00 <HAL_InitTick+0x58>
    }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 81009e2:	687b      	ldr	r3, [r7, #4]
 81009e4:	2b0f      	cmp	r3, #15
 81009e6:	d80a      	bhi.n	81009fe <HAL_InitTick+0x56>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 81009e8:	2200      	movs	r2, #0
 81009ea:	6879      	ldr	r1, [r7, #4]
 81009ec:	f04f 30ff 	mov.w	r0, #4294967295
 81009f0:	f001 f95d 	bl	8101cae <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 81009f4:	4a06      	ldr	r2, [pc, #24]	@ (8100a10 <HAL_InitTick+0x68>)
 81009f6:	687b      	ldr	r3, [r7, #4]
 81009f8:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 81009fa:	2300      	movs	r3, #0
 81009fc:	e000      	b.n	8100a00 <HAL_InitTick+0x58>
    return HAL_ERROR;
 81009fe:	2301      	movs	r3, #1
}
 8100a00:	4618      	mov	r0, r3
 8100a02:	3708      	adds	r7, #8
 8100a04:	46bd      	mov	sp, r7
 8100a06:	bd80      	pop	{r7, pc}
 8100a08:	1000000c 	.word	0x1000000c
 8100a0c:	10000000 	.word	0x10000000
 8100a10:	10000008 	.word	0x10000008

08100a14 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8100a14:	b480      	push	{r7}
 8100a16:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8100a18:	4b06      	ldr	r3, [pc, #24]	@ (8100a34 <HAL_IncTick+0x20>)
 8100a1a:	781b      	ldrb	r3, [r3, #0]
 8100a1c:	461a      	mov	r2, r3
 8100a1e:	4b06      	ldr	r3, [pc, #24]	@ (8100a38 <HAL_IncTick+0x24>)
 8100a20:	681b      	ldr	r3, [r3, #0]
 8100a22:	4413      	add	r3, r2
 8100a24:	4a04      	ldr	r2, [pc, #16]	@ (8100a38 <HAL_IncTick+0x24>)
 8100a26:	6013      	str	r3, [r2, #0]
}
 8100a28:	bf00      	nop
 8100a2a:	46bd      	mov	sp, r7
 8100a2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8100a30:	4770      	bx	lr
 8100a32:	bf00      	nop
 8100a34:	1000000c 	.word	0x1000000c
 8100a38:	100000dc 	.word	0x100000dc

08100a3c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8100a3c:	b480      	push	{r7}
 8100a3e:	af00      	add	r7, sp, #0
  return uwTick;
 8100a40:	4b03      	ldr	r3, [pc, #12]	@ (8100a50 <HAL_GetTick+0x14>)
 8100a42:	681b      	ldr	r3, [r3, #0]
}
 8100a44:	4618      	mov	r0, r3
 8100a46:	46bd      	mov	sp, r7
 8100a48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8100a4c:	4770      	bx	lr
 8100a4e:	bf00      	nop
 8100a50:	100000dc 	.word	0x100000dc

08100a54 <HAL_GetREVID>:
/**
  * @brief  Returns the device revision identifier.
  * @retval Device revision identifier
  */
uint32_t HAL_GetREVID(void)
{
 8100a54:	b480      	push	{r7}
 8100a56:	af00      	add	r7, sp, #0
   return((DBGMCU->IDCODE) >> 16);
 8100a58:	4b03      	ldr	r3, [pc, #12]	@ (8100a68 <HAL_GetREVID+0x14>)
 8100a5a:	681b      	ldr	r3, [r3, #0]
 8100a5c:	0c1b      	lsrs	r3, r3, #16
}
 8100a5e:	4618      	mov	r0, r3
 8100a60:	46bd      	mov	sp, r7
 8100a62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8100a66:	4770      	bx	lr
 8100a68:	5c001000 	.word	0x5c001000

08100a6c <LL_ADC_SetCommonClock>:
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV128
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV256
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonClock(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t CommonClock)
{
 8100a6c:	b480      	push	{r7}
 8100a6e:	b083      	sub	sp, #12
 8100a70:	af00      	add	r7, sp, #0
 8100a72:	6078      	str	r0, [r7, #4]
 8100a74:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_CKMODE | ADC_CCR_PRESC, CommonClock);
 8100a76:	687b      	ldr	r3, [r7, #4]
 8100a78:	689b      	ldr	r3, [r3, #8]
 8100a7a:	f423 127c 	bic.w	r2, r3, #4128768	@ 0x3f0000
 8100a7e:	683b      	ldr	r3, [r7, #0]
 8100a80:	431a      	orrs	r2, r3
 8100a82:	687b      	ldr	r3, [r7, #4]
 8100a84:	609a      	str	r2, [r3, #8]
}
 8100a86:	bf00      	nop
 8100a88:	370c      	adds	r7, #12
 8100a8a:	46bd      	mov	sp, r7
 8100a8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8100a90:	4770      	bx	lr

08100a92 <LL_ADC_SetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t PathInternal)
{
 8100a92:	b480      	push	{r7}
 8100a94:	b083      	sub	sp, #12
 8100a96:	af00      	add	r7, sp, #0
 8100a98:	6078      	str	r0, [r7, #4]
 8100a9a:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN, PathInternal);
 8100a9c:	687b      	ldr	r3, [r7, #4]
 8100a9e:	689b      	ldr	r3, [r3, #8]
 8100aa0:	f023 72e0 	bic.w	r2, r3, #29360128	@ 0x1c00000
 8100aa4:	683b      	ldr	r3, [r7, #0]
 8100aa6:	431a      	orrs	r2, r3
 8100aa8:	687b      	ldr	r3, [r7, #4]
 8100aaa:	609a      	str	r2, [r3, #8]
}
 8100aac:	bf00      	nop
 8100aae:	370c      	adds	r7, #12
 8100ab0:	46bd      	mov	sp, r7
 8100ab2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8100ab6:	4770      	bx	lr

08100ab8 <LL_ADC_GetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_VREFINT
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  */
__STATIC_INLINE uint32_t LL_ADC_GetCommonPathInternalCh(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 8100ab8:	b480      	push	{r7}
 8100aba:	b083      	sub	sp, #12
 8100abc:	af00      	add	r7, sp, #0
 8100abe:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN));
 8100ac0:	687b      	ldr	r3, [r7, #4]
 8100ac2:	689b      	ldr	r3, [r3, #8]
 8100ac4:	f003 73e0 	and.w	r3, r3, #29360128	@ 0x1c00000
}
 8100ac8:	4618      	mov	r0, r3
 8100aca:	370c      	adds	r7, #12
 8100acc:	46bd      	mov	sp, r7
 8100ace:	f85d 7b04 	ldr.w	r7, [sp], #4
 8100ad2:	4770      	bx	lr

08100ad4 <LL_ADC_SetChannelPreselection>:
  *         @arg @ref LL_ADC_CHANNEL_18
  *         @arg @ref LL_ADC_CHANNEL_19
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelPreselection(ADC_TypeDef *ADCx, uint32_t Channel)
{
 8100ad4:	b480      	push	{r7}
 8100ad6:	b087      	sub	sp, #28
 8100ad8:	af00      	add	r7, sp, #0
 8100ada:	6078      	str	r0, [r7, #4]
 8100adc:	6039      	str	r1, [r7, #0]
      /* ADC channels preselection */
      ADCx->PCSEL_RES0 |= (1UL << (__LL_ADC_CHANNEL_TO_DECIMAL_NB(Channel) & 0x1FUL));
    }
#else
    /* ADC channels preselection */
    ADCx->PCSEL |= (1UL << (__LL_ADC_CHANNEL_TO_DECIMAL_NB(Channel) & 0x1FUL));
 8100ade:	683b      	ldr	r3, [r7, #0]
 8100ae0:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8100ae4:	2b00      	cmp	r3, #0
 8100ae6:	d107      	bne.n	8100af8 <LL_ADC_SetChannelPreselection+0x24>
 8100ae8:	683b      	ldr	r3, [r7, #0]
 8100aea:	0e9b      	lsrs	r3, r3, #26
 8100aec:	f003 031f 	and.w	r3, r3, #31
 8100af0:	2201      	movs	r2, #1
 8100af2:	fa02 f303 	lsl.w	r3, r2, r3
 8100af6:	e015      	b.n	8100b24 <LL_ADC_SetChannelPreselection+0x50>
 8100af8:	683b      	ldr	r3, [r7, #0]
 8100afa:	613b      	str	r3, [r7, #16]
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8100afc:	693b      	ldr	r3, [r7, #16]
 8100afe:	fa93 f3a3 	rbit	r3, r3
 8100b02:	60fb      	str	r3, [r7, #12]
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 8100b04:	68fb      	ldr	r3, [r7, #12]
 8100b06:	617b      	str	r3, [r7, #20]
     optimisations using the logic "value was passed to __builtin_clz, so it
     is non-zero".
     ARM GCC 7.3 and possibly earlier will optimise this test away, leaving a
     single CLZ instruction.
   */
  if (value == 0U)
 8100b08:	697b      	ldr	r3, [r7, #20]
 8100b0a:	2b00      	cmp	r3, #0
 8100b0c:	d101      	bne.n	8100b12 <LL_ADC_SetChannelPreselection+0x3e>
  {
    return 32U;
 8100b0e:	2320      	movs	r3, #32
 8100b10:	e003      	b.n	8100b1a <LL_ADC_SetChannelPreselection+0x46>
  }
  return __builtin_clz(value);
 8100b12:	697b      	ldr	r3, [r7, #20]
 8100b14:	fab3 f383 	clz	r3, r3
 8100b18:	b2db      	uxtb	r3, r3
 8100b1a:	f003 031f 	and.w	r3, r3, #31
 8100b1e:	2201      	movs	r2, #1
 8100b20:	fa02 f303 	lsl.w	r3, r2, r3
 8100b24:	687a      	ldr	r2, [r7, #4]
 8100b26:	69d2      	ldr	r2, [r2, #28]
 8100b28:	431a      	orrs	r2, r3
 8100b2a:	687b      	ldr	r3, [r7, #4]
 8100b2c:	61da      	str	r2, [r3, #28]
#endif /* ADC_VER_V5_V90 */
}
 8100b2e:	bf00      	nop
 8100b30:	371c      	adds	r7, #28
 8100b32:	46bd      	mov	sp, r7
 8100b34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8100b38:	4770      	bx	lr

08100b3a <LL_ADC_SetOffset>:
  *             Other channels are slow channels (conversion rate: refer to reference manual).
  * @param  OffsetLevel Value between Min_Data=0x000 and Max_Data=0x3FFFFFF
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffset(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t Channel, uint32_t OffsetLevel)
{
 8100b3a:	b480      	push	{r7}
 8100b3c:	b087      	sub	sp, #28
 8100b3e:	af00      	add	r7, sp, #0
 8100b40:	60f8      	str	r0, [r7, #12]
 8100b42:	60b9      	str	r1, [r7, #8]
 8100b44:	607a      	str	r2, [r7, #4]
 8100b46:	603b      	str	r3, [r7, #0]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8100b48:	68fb      	ldr	r3, [r7, #12]
 8100b4a:	3360      	adds	r3, #96	@ 0x60
 8100b4c:	461a      	mov	r2, r3
 8100b4e:	68bb      	ldr	r3, [r7, #8]
 8100b50:	009b      	lsls	r3, r3, #2
 8100b52:	4413      	add	r3, r2
 8100b54:	617b      	str	r3, [r7, #20]
               ADC3_OFR1_OFFSET1_EN | (Channel & ADC_CHANNEL_ID_NUMBER_MASK) | OffsetLevel);
  }
  else
#endif /* ADC_VER_V5_V90 */
  {
    MODIFY_REG(*preg,
 8100b56:	697b      	ldr	r3, [r7, #20]
 8100b58:	681b      	ldr	r3, [r3, #0]
 8100b5a:	f003 4200 	and.w	r2, r3, #2147483648	@ 0x80000000
 8100b5e:	687b      	ldr	r3, [r7, #4]
 8100b60:	f003 41f8 	and.w	r1, r3, #2080374784	@ 0x7c000000
 8100b64:	683b      	ldr	r3, [r7, #0]
 8100b66:	430b      	orrs	r3, r1
 8100b68:	431a      	orrs	r2, r3
 8100b6a:	697b      	ldr	r3, [r7, #20]
 8100b6c:	601a      	str	r2, [r3, #0]
               ADC_OFR1_OFFSET1_CH | ADC_OFR1_OFFSET1,
               (Channel & ADC_CHANNEL_ID_NUMBER_MASK) | OffsetLevel);
  }
}
 8100b6e:	bf00      	nop
 8100b70:	371c      	adds	r7, #28
 8100b72:	46bd      	mov	sp, r7
 8100b74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8100b78:	4770      	bx	lr

08100b7a <LL_ADC_SetDataRightShift>:
  *         @arg @ref LL_ADC_OFFSET_RSHIFT_ENABLE
  *         @arg @ref LL_ADC_OFFSET_RSHIFT_DISABLE
  * @retval Returned None
  */
__STATIC_INLINE void LL_ADC_SetDataRightShift(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t RigthShift)
{
 8100b7a:	b480      	push	{r7}
 8100b7c:	b085      	sub	sp, #20
 8100b7e:	af00      	add	r7, sp, #0
 8100b80:	60f8      	str	r0, [r7, #12]
 8100b82:	60b9      	str	r1, [r7, #8]
 8100b84:	607a      	str	r2, [r7, #4]
  MODIFY_REG(ADCx->CFGR2, (ADC_CFGR2_RSHIFT1 | ADC_CFGR2_RSHIFT2 | ADC_CFGR2_RSHIFT3 | ADC_CFGR2_RSHIFT4), RigthShift << (Offsety & 0x1FUL));
 8100b86:	68fb      	ldr	r3, [r7, #12]
 8100b88:	691b      	ldr	r3, [r3, #16]
 8100b8a:	f423 42f0 	bic.w	r2, r3, #30720	@ 0x7800
 8100b8e:	68bb      	ldr	r3, [r7, #8]
 8100b90:	f003 031f 	and.w	r3, r3, #31
 8100b94:	6879      	ldr	r1, [r7, #4]
 8100b96:	fa01 f303 	lsl.w	r3, r1, r3
 8100b9a:	431a      	orrs	r2, r3
 8100b9c:	68fb      	ldr	r3, [r7, #12]
 8100b9e:	611a      	str	r2, [r3, #16]
}
 8100ba0:	bf00      	nop
 8100ba2:	3714      	adds	r7, #20
 8100ba4:	46bd      	mov	sp, r7
 8100ba6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8100baa:	4770      	bx	lr

08100bac <LL_ADC_SetOffsetSignedSaturation>:
  *         @arg @ref LL_ADC_OFFSET_SIGNED_SATURATION_ENABLE
  *         @arg @ref LL_ADC_OFFSET_SIGNED_SATURATION_DISABLE
  * @retval Returned None
  */
__STATIC_INLINE void LL_ADC_SetOffsetSignedSaturation(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetSignedSaturation)
{
 8100bac:	b480      	push	{r7}
 8100bae:	b087      	sub	sp, #28
 8100bb0:	af00      	add	r7, sp, #0
 8100bb2:	60f8      	str	r0, [r7, #12]
 8100bb4:	60b9      	str	r1, [r7, #8]
 8100bb6:	607a      	str	r2, [r7, #4]
    /* Function not available on this instance */
  }
  else
#endif  /* ADC_VER_V5_V90 */
  {
    __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8100bb8:	68fb      	ldr	r3, [r7, #12]
 8100bba:	3360      	adds	r3, #96	@ 0x60
 8100bbc:	461a      	mov	r2, r3
 8100bbe:	68bb      	ldr	r3, [r7, #8]
 8100bc0:	009b      	lsls	r3, r3, #2
 8100bc2:	4413      	add	r3, r2
 8100bc4:	617b      	str	r3, [r7, #20]
    MODIFY_REG(*preg, ADC_OFR1_SSATE, OffsetSignedSaturation);
 8100bc6:	697b      	ldr	r3, [r7, #20]
 8100bc8:	681b      	ldr	r3, [r3, #0]
 8100bca:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 8100bce:	687b      	ldr	r3, [r7, #4]
 8100bd0:	431a      	orrs	r2, r3
 8100bd2:	697b      	ldr	r3, [r7, #20]
 8100bd4:	601a      	str	r2, [r3, #0]
  }
}
 8100bd6:	bf00      	nop
 8100bd8:	371c      	adds	r7, #28
 8100bda:	46bd      	mov	sp, r7
 8100bdc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8100be0:	4770      	bx	lr

08100be2 <LL_ADC_REG_SetSequencerRanks>:
  *         (3) On STM32H7, fast channel (0.125 us for 14-bit resolution (ADC conversion rate up to 8 Ms/s)).
  *             Other channels are slow channels (conversion rate: refer to reference manual).
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerRanks(ADC_TypeDef *ADCx, uint32_t Rank, uint32_t Channel)
{
 8100be2:	b480      	push	{r7}
 8100be4:	b087      	sub	sp, #28
 8100be6:	af00      	add	r7, sp, #0
 8100be8:	60f8      	str	r0, [r7, #12]
 8100bea:	60b9      	str	r1, [r7, #8]
 8100bec:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "Channel" with bits position          */
  /* in register and register position depending on parameter "Rank".         */
  /* Parameters "Rank" and "Channel" are used with masks because containing   */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1, ((Rank & ADC_REG_SQRX_REGOFFSET_MASK) >> ADC_SQRX_REGOFFSET_POS));
 8100bee:	68fb      	ldr	r3, [r7, #12]
 8100bf0:	3330      	adds	r3, #48	@ 0x30
 8100bf2:	461a      	mov	r2, r3
 8100bf4:	68bb      	ldr	r3, [r7, #8]
 8100bf6:	0a1b      	lsrs	r3, r3, #8
 8100bf8:	009b      	lsls	r3, r3, #2
 8100bfa:	f003 030c 	and.w	r3, r3, #12
 8100bfe:	4413      	add	r3, r2
 8100c00:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8100c02:	697b      	ldr	r3, [r7, #20]
 8100c04:	681a      	ldr	r2, [r3, #0]
 8100c06:	68bb      	ldr	r3, [r7, #8]
 8100c08:	f003 031f 	and.w	r3, r3, #31
 8100c0c:	211f      	movs	r1, #31
 8100c0e:	fa01 f303 	lsl.w	r3, r1, r3
 8100c12:	43db      	mvns	r3, r3
 8100c14:	401a      	ands	r2, r3
 8100c16:	687b      	ldr	r3, [r7, #4]
 8100c18:	0e9b      	lsrs	r3, r3, #26
 8100c1a:	f003 011f 	and.w	r1, r3, #31
 8100c1e:	68bb      	ldr	r3, [r7, #8]
 8100c20:	f003 031f 	and.w	r3, r3, #31
 8100c24:	fa01 f303 	lsl.w	r3, r1, r3
 8100c28:	431a      	orrs	r2, r3
 8100c2a:	697b      	ldr	r3, [r7, #20]
 8100c2c:	601a      	str	r2, [r3, #0]
             ADC_CHANNEL_ID_NUMBER_MASK_POSBIT0 << (Rank & ADC_REG_RANK_ID_SQRX_MASK),
             ((Channel & ADC_CHANNEL_ID_NUMBER_MASK) >> ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS) << (Rank & ADC_REG_RANK_ID_SQRX_MASK));
}
 8100c2e:	bf00      	nop
 8100c30:	371c      	adds	r7, #28
 8100c32:	46bd      	mov	sp, r7
 8100c34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8100c38:	4770      	bx	lr

08100c3a <LL_ADC_SetChannelSamplingTime>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_387CYCLES_5
  *         @arg @ref LL_ADC_SAMPLINGTIME_810CYCLES_5
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSamplingTime(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SamplingTime)
{
 8100c3a:	b480      	push	{r7}
 8100c3c:	b087      	sub	sp, #28
 8100c3e:	af00      	add	r7, sp, #0
 8100c40:	60f8      	str	r0, [r7, #12]
 8100c42:	60b9      	str	r1, [r7, #8]
 8100c44:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "SamplingTime" with bits position     */
  /* in register and register position depending on parameter "Channel".      */
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1, ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));
 8100c46:	68fb      	ldr	r3, [r7, #12]
 8100c48:	3314      	adds	r3, #20
 8100c4a:	461a      	mov	r2, r3
 8100c4c:	68bb      	ldr	r3, [r7, #8]
 8100c4e:	0e5b      	lsrs	r3, r3, #25
 8100c50:	009b      	lsls	r3, r3, #2
 8100c52:	f003 0304 	and.w	r3, r3, #4
 8100c56:	4413      	add	r3, r2
 8100c58:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8100c5a:	697b      	ldr	r3, [r7, #20]
 8100c5c:	681a      	ldr	r2, [r3, #0]
 8100c5e:	68bb      	ldr	r3, [r7, #8]
 8100c60:	0d1b      	lsrs	r3, r3, #20
 8100c62:	f003 031f 	and.w	r3, r3, #31
 8100c66:	2107      	movs	r1, #7
 8100c68:	fa01 f303 	lsl.w	r3, r1, r3
 8100c6c:	43db      	mvns	r3, r3
 8100c6e:	401a      	ands	r2, r3
 8100c70:	68bb      	ldr	r3, [r7, #8]
 8100c72:	0d1b      	lsrs	r3, r3, #20
 8100c74:	f003 031f 	and.w	r3, r3, #31
 8100c78:	6879      	ldr	r1, [r7, #4]
 8100c7a:	fa01 f303 	lsl.w	r3, r1, r3
 8100c7e:	431a      	orrs	r2, r3
 8100c80:	697b      	ldr	r3, [r7, #20]
 8100c82:	601a      	str	r2, [r3, #0]
             ADC_SMPR1_SMP0 << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS),
             SamplingTime   << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS));
}
 8100c84:	bf00      	nop
 8100c86:	371c      	adds	r7, #28
 8100c88:	46bd      	mov	sp, r7
 8100c8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8100c8e:	4770      	bx	lr

08100c90 <LL_ADC_SetChannelSingleDiff>:
  *         @arg @ref LL_ADC_SINGLE_ENDED
  *         @arg @ref LL_ADC_DIFFERENTIAL_ENDED
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSingleDiff(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SingleDiff)
{
 8100c90:	b480      	push	{r7}
 8100c92:	b085      	sub	sp, #20
 8100c94:	af00      	add	r7, sp, #0
 8100c96:	60f8      	str	r0, [r7, #12]
 8100c98:	60b9      	str	r1, [r7, #8]
 8100c9a:	607a      	str	r2, [r7, #4]
  }
#else  /* ADC_VER_V5_V90 */
  /* Bits of channels in single or differential mode are set only for         */
  /* differential mode (for single mode, mask of bits allowed to be set is    */
  /* shifted out of range of bits of channels in single or differential mode. */
  MODIFY_REG(ADCx->DIFSEL,
 8100c9c:	68fb      	ldr	r3, [r7, #12]
 8100c9e:	f8d3 20c0 	ldr.w	r2, [r3, #192]	@ 0xc0
 8100ca2:	68bb      	ldr	r3, [r7, #8]
 8100ca4:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8100ca8:	43db      	mvns	r3, r3
 8100caa:	401a      	ands	r2, r3
 8100cac:	687b      	ldr	r3, [r7, #4]
 8100cae:	f003 0318 	and.w	r3, r3, #24
 8100cb2:	4908      	ldr	r1, [pc, #32]	@ (8100cd4 <LL_ADC_SetChannelSingleDiff+0x44>)
 8100cb4:	40d9      	lsrs	r1, r3
 8100cb6:	68bb      	ldr	r3, [r7, #8]
 8100cb8:	400b      	ands	r3, r1
 8100cba:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8100cbe:	431a      	orrs	r2, r3
 8100cc0:	68fb      	ldr	r3, [r7, #12]
 8100cc2:	f8c3 20c0 	str.w	r2, [r3, #192]	@ 0xc0
             Channel & ADC_SINGLEDIFF_CHANNEL_MASK,
             (Channel & ADC_SINGLEDIFF_CHANNEL_MASK) & (ADC_DIFSEL_DIFSEL >> (SingleDiff & ADC_SINGLEDIFF_CHANNEL_SHIFT_MASK)));
#endif /* ADC_VER_V5_V90 */
}
 8100cc6:	bf00      	nop
 8100cc8:	3714      	adds	r7, #20
 8100cca:	46bd      	mov	sp, r7
 8100ccc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8100cd0:	4770      	bx	lr
 8100cd2:	bf00      	nop
 8100cd4:	000fffff 	.word	0x000fffff

08100cd8 <LL_ADC_DisableDeepPowerDown>:
  * @rmtoll CR       DEEPPWD        LL_ADC_DisableDeepPowerDown
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_DisableDeepPowerDown(ADC_TypeDef *ADCx)
{
 8100cd8:	b480      	push	{r7}
 8100cda:	b083      	sub	sp, #12
 8100cdc:	af00      	add	r7, sp, #0
 8100cde:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  CLEAR_BIT(ADCx->CR, (ADC_CR_DEEPPWD | ADC_CR_BITS_PROPERTY_RS));
 8100ce0:	687b      	ldr	r3, [r7, #4]
 8100ce2:	689b      	ldr	r3, [r3, #8]
 8100ce4:	f023 4320 	bic.w	r3, r3, #2684354560	@ 0xa0000000
 8100ce8:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8100cec:	687a      	ldr	r2, [r7, #4]
 8100cee:	6093      	str	r3, [r2, #8]
}
 8100cf0:	bf00      	nop
 8100cf2:	370c      	adds	r7, #12
 8100cf4:	46bd      	mov	sp, r7
 8100cf6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8100cfa:	4770      	bx	lr

08100cfc <LL_ADC_IsDeepPowerDownEnabled>:
  * @rmtoll CR       DEEPPWD        LL_ADC_IsDeepPowerDownEnabled
  * @param  ADCx ADC instance
  * @retval 0: deep power down is disabled, 1: deep power down is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDeepPowerDownEnabled(const ADC_TypeDef *ADCx)
{
 8100cfc:	b480      	push	{r7}
 8100cfe:	b083      	sub	sp, #12
 8100d00:	af00      	add	r7, sp, #0
 8100d02:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_DEEPPWD) == (ADC_CR_DEEPPWD)) ? 1UL : 0UL);
 8100d04:	687b      	ldr	r3, [r7, #4]
 8100d06:	689b      	ldr	r3, [r3, #8]
 8100d08:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8100d0c:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8100d10:	d101      	bne.n	8100d16 <LL_ADC_IsDeepPowerDownEnabled+0x1a>
 8100d12:	2301      	movs	r3, #1
 8100d14:	e000      	b.n	8100d18 <LL_ADC_IsDeepPowerDownEnabled+0x1c>
 8100d16:	2300      	movs	r3, #0
}
 8100d18:	4618      	mov	r0, r3
 8100d1a:	370c      	adds	r7, #12
 8100d1c:	46bd      	mov	sp, r7
 8100d1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8100d22:	4770      	bx	lr

08100d24 <LL_ADC_EnableInternalRegulator>:
  * @rmtoll CR       ADVREGEN       LL_ADC_EnableInternalRegulator
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableInternalRegulator(ADC_TypeDef *ADCx)
{
 8100d24:	b480      	push	{r7}
 8100d26:	b083      	sub	sp, #12
 8100d28:	af00      	add	r7, sp, #0
 8100d2a:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8100d2c:	687b      	ldr	r3, [r7, #4]
 8100d2e:	689b      	ldr	r3, [r3, #8]
 8100d30:	f023 4310 	bic.w	r3, r3, #2415919104	@ 0x90000000
 8100d34:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8100d38:	f043 5280 	orr.w	r2, r3, #268435456	@ 0x10000000
 8100d3c:	687b      	ldr	r3, [r7, #4]
 8100d3e:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADVREGEN);
}
 8100d40:	bf00      	nop
 8100d42:	370c      	adds	r7, #12
 8100d44:	46bd      	mov	sp, r7
 8100d46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8100d4a:	4770      	bx	lr

08100d4c <LL_ADC_IsInternalRegulatorEnabled>:
  * @rmtoll CR       ADVREGEN       LL_ADC_IsInternalRegulatorEnabled
  * @param  ADCx ADC instance
  * @retval 0: internal regulator is disabled, 1: internal regulator is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsInternalRegulatorEnabled(const ADC_TypeDef *ADCx)
{
 8100d4c:	b480      	push	{r7}
 8100d4e:	b083      	sub	sp, #12
 8100d50:	af00      	add	r7, sp, #0
 8100d52:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 8100d54:	687b      	ldr	r3, [r7, #4]
 8100d56:	689b      	ldr	r3, [r3, #8]
 8100d58:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8100d5c:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8100d60:	d101      	bne.n	8100d66 <LL_ADC_IsInternalRegulatorEnabled+0x1a>
 8100d62:	2301      	movs	r3, #1
 8100d64:	e000      	b.n	8100d68 <LL_ADC_IsInternalRegulatorEnabled+0x1c>
 8100d66:	2300      	movs	r3, #0
}
 8100d68:	4618      	mov	r0, r3
 8100d6a:	370c      	adds	r7, #12
 8100d6c:	46bd      	mov	sp, r7
 8100d6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8100d72:	4770      	bx	lr

08100d74 <LL_ADC_IsEnabled>:
  * @rmtoll CR       ADEN           LL_ADC_IsEnabled
  * @param  ADCx ADC instance
  * @retval 0: ADC is disabled, 1: ADC is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsEnabled(const ADC_TypeDef *ADCx)
{
 8100d74:	b480      	push	{r7}
 8100d76:	b083      	sub	sp, #12
 8100d78:	af00      	add	r7, sp, #0
 8100d7a:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8100d7c:	687b      	ldr	r3, [r7, #4]
 8100d7e:	689b      	ldr	r3, [r3, #8]
 8100d80:	f003 0301 	and.w	r3, r3, #1
 8100d84:	2b01      	cmp	r3, #1
 8100d86:	d101      	bne.n	8100d8c <LL_ADC_IsEnabled+0x18>
 8100d88:	2301      	movs	r3, #1
 8100d8a:	e000      	b.n	8100d8e <LL_ADC_IsEnabled+0x1a>
 8100d8c:	2300      	movs	r3, #0
}
 8100d8e:	4618      	mov	r0, r3
 8100d90:	370c      	adds	r7, #12
 8100d92:	46bd      	mov	sp, r7
 8100d94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8100d98:	4770      	bx	lr

08100d9a <LL_ADC_REG_IsConversionOngoing>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 8100d9a:	b480      	push	{r7}
 8100d9c:	b083      	sub	sp, #12
 8100d9e:	af00      	add	r7, sp, #0
 8100da0:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8100da2:	687b      	ldr	r3, [r7, #4]
 8100da4:	689b      	ldr	r3, [r3, #8]
 8100da6:	f003 0304 	and.w	r3, r3, #4
 8100daa:	2b04      	cmp	r3, #4
 8100dac:	d101      	bne.n	8100db2 <LL_ADC_REG_IsConversionOngoing+0x18>
 8100dae:	2301      	movs	r3, #1
 8100db0:	e000      	b.n	8100db4 <LL_ADC_REG_IsConversionOngoing+0x1a>
 8100db2:	2300      	movs	r3, #0
}
 8100db4:	4618      	mov	r0, r3
 8100db6:	370c      	adds	r7, #12
 8100db8:	46bd      	mov	sp, r7
 8100dba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8100dbe:	4770      	bx	lr

08100dc0 <LL_ADC_INJ_IsConversionOngoing>:
  * @rmtoll CR       JADSTART       LL_ADC_INJ_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group injected.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 8100dc0:	b480      	push	{r7}
 8100dc2:	b083      	sub	sp, #12
 8100dc4:	af00      	add	r7, sp, #0
 8100dc6:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 8100dc8:	687b      	ldr	r3, [r7, #4]
 8100dca:	689b      	ldr	r3, [r3, #8]
 8100dcc:	f003 0308 	and.w	r3, r3, #8
 8100dd0:	2b08      	cmp	r3, #8
 8100dd2:	d101      	bne.n	8100dd8 <LL_ADC_INJ_IsConversionOngoing+0x18>
 8100dd4:	2301      	movs	r3, #1
 8100dd6:	e000      	b.n	8100dda <LL_ADC_INJ_IsConversionOngoing+0x1a>
 8100dd8:	2300      	movs	r3, #0
}
 8100dda:	4618      	mov	r0, r3
 8100ddc:	370c      	adds	r7, #12
 8100dde:	46bd      	mov	sp, r7
 8100de0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8100de4:	4770      	bx	lr
	...

08100de8 <HAL_ADC_Init>:
  *         without  disabling the other ADCs.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 8100de8:	b590      	push	{r4, r7, lr}
 8100dea:	b089      	sub	sp, #36	@ 0x24
 8100dec:	af00      	add	r7, sp, #0
 8100dee:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8100df0:	2300      	movs	r3, #0
 8100df2:	77fb      	strb	r3, [r7, #31]
  uint32_t tmpCFGR;
  uint32_t tmp_adc_reg_is_conversion_on_going;
  __IO uint32_t wait_loop_index = 0UL;
 8100df4:	2300      	movs	r3, #0
 8100df6:	60bb      	str	r3, [r7, #8]
  uint32_t tmp_adc_is_conversion_on_going_regular;
  uint32_t tmp_adc_is_conversion_on_going_injected;

  /* Check ADC handle */
  if (hadc == NULL)
 8100df8:	687b      	ldr	r3, [r7, #4]
 8100dfa:	2b00      	cmp	r3, #0
 8100dfc:	d101      	bne.n	8100e02 <HAL_ADC_Init+0x1a>
  {
    return HAL_ERROR;
 8100dfe:	2301      	movs	r3, #1
 8100e00:	e18f      	b.n	8101122 <HAL_ADC_Init+0x33a>
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));
  assert_param(IS_ADC_OVERRUN(hadc->Init.Overrun));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.LowPowerAutoWait));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.OversamplingMode));

  if (hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 8100e02:	687b      	ldr	r3, [r7, #4]
 8100e04:	68db      	ldr	r3, [r3, #12]
 8100e06:	2b00      	cmp	r3, #0
  /* DISCEN and CONT bits cannot be set at the same time */
  assert_param(!((hadc->Init.DiscontinuousConvMode == ENABLE) && (hadc->Init.ContinuousConvMode == ENABLE)));

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8100e08:	687b      	ldr	r3, [r7, #4]
 8100e0a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8100e0c:	2b00      	cmp	r3, #0
 8100e0e:	d109      	bne.n	8100e24 <HAL_ADC_Init+0x3c>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8100e10:	6878      	ldr	r0, [r7, #4]
 8100e12:	f7ff fb0f 	bl	8100434 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8100e16:	687b      	ldr	r3, [r7, #4]
 8100e18:	2200      	movs	r2, #0
 8100e1a:	659a      	str	r2, [r3, #88]	@ 0x58

    /* Initialize Lock */
    hadc->Lock = HAL_UNLOCKED;
 8100e1c:	687b      	ldr	r3, [r7, #4]
 8100e1e:	2200      	movs	r2, #0
 8100e20:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
  }

  /* - Exit from deep-power-down mode and ADC voltage regulator enable        */
  if (LL_ADC_IsDeepPowerDownEnabled(hadc->Instance) != 0UL)
 8100e24:	687b      	ldr	r3, [r7, #4]
 8100e26:	681b      	ldr	r3, [r3, #0]
 8100e28:	4618      	mov	r0, r3
 8100e2a:	f7ff ff67 	bl	8100cfc <LL_ADC_IsDeepPowerDownEnabled>
 8100e2e:	4603      	mov	r3, r0
 8100e30:	2b00      	cmp	r3, #0
 8100e32:	d004      	beq.n	8100e3e <HAL_ADC_Init+0x56>
  {
    /* Disable ADC deep power down mode */
    LL_ADC_DisableDeepPowerDown(hadc->Instance);
 8100e34:	687b      	ldr	r3, [r7, #4]
 8100e36:	681b      	ldr	r3, [r3, #0]
 8100e38:	4618      	mov	r0, r3
 8100e3a:	f7ff ff4d 	bl	8100cd8 <LL_ADC_DisableDeepPowerDown>
    /* System was in deep power down mode, calibration must
     be relaunched or a previously saved calibration factor
     re-applied once the ADC voltage regulator is enabled */
  }

  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8100e3e:	687b      	ldr	r3, [r7, #4]
 8100e40:	681b      	ldr	r3, [r3, #0]
 8100e42:	4618      	mov	r0, r3
 8100e44:	f7ff ff82 	bl	8100d4c <LL_ADC_IsInternalRegulatorEnabled>
 8100e48:	4603      	mov	r3, r0
 8100e4a:	2b00      	cmp	r3, #0
 8100e4c:	d114      	bne.n	8100e78 <HAL_ADC_Init+0x90>
  {
    /* Enable ADC internal voltage regulator */
    LL_ADC_EnableInternalRegulator(hadc->Instance);
 8100e4e:	687b      	ldr	r3, [r7, #4]
 8100e50:	681b      	ldr	r3, [r3, #0]
 8100e52:	4618      	mov	r0, r3
 8100e54:	f7ff ff66 	bl	8100d24 <LL_ADC_EnableInternalRegulator>

    /* Note: Variable divided by 2 to compensate partially              */
    /*       CPU processing cycles, scaling in us split to not          */
    /*       exceed 32 bits register capacity and handle low frequency. */
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8100e58:	4b88      	ldr	r3, [pc, #544]	@ (810107c <HAL_ADC_Init+0x294>)
 8100e5a:	681b      	ldr	r3, [r3, #0]
 8100e5c:	099b      	lsrs	r3, r3, #6
 8100e5e:	4a88      	ldr	r2, [pc, #544]	@ (8101080 <HAL_ADC_Init+0x298>)
 8100e60:	fba2 2303 	umull	r2, r3, r2, r3
 8100e64:	099b      	lsrs	r3, r3, #6
 8100e66:	3301      	adds	r3, #1
 8100e68:	60bb      	str	r3, [r7, #8]
    while (wait_loop_index != 0UL)
 8100e6a:	e002      	b.n	8100e72 <HAL_ADC_Init+0x8a>
    {
      wait_loop_index--;
 8100e6c:	68bb      	ldr	r3, [r7, #8]
 8100e6e:	3b01      	subs	r3, #1
 8100e70:	60bb      	str	r3, [r7, #8]
    while (wait_loop_index != 0UL)
 8100e72:	68bb      	ldr	r3, [r7, #8]
 8100e74:	2b00      	cmp	r3, #0
 8100e76:	d1f9      	bne.n	8100e6c <HAL_ADC_Init+0x84>
  }

  /* Verification that ADC voltage regulator is correctly enabled, whether    */
  /* or not ADC is coming from state reset (if any potential problem of       */
  /* clocking, voltage regulator would not be enabled).                       */
  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8100e78:	687b      	ldr	r3, [r7, #4]
 8100e7a:	681b      	ldr	r3, [r3, #0]
 8100e7c:	4618      	mov	r0, r3
 8100e7e:	f7ff ff65 	bl	8100d4c <LL_ADC_IsInternalRegulatorEnabled>
 8100e82:	4603      	mov	r3, r0
 8100e84:	2b00      	cmp	r3, #0
 8100e86:	d10d      	bne.n	8100ea4 <HAL_ADC_Init+0xbc>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8100e88:	687b      	ldr	r3, [r7, #4]
 8100e8a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8100e8c:	f043 0210 	orr.w	r2, r3, #16
 8100e90:	687b      	ldr	r3, [r7, #4]
 8100e92:	655a      	str	r2, [r3, #84]	@ 0x54

    /* Set ADC error code to ADC peripheral internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8100e94:	687b      	ldr	r3, [r7, #4]
 8100e96:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8100e98:	f043 0201 	orr.w	r2, r3, #1
 8100e9c:	687b      	ldr	r3, [r7, #4]
 8100e9e:	659a      	str	r2, [r3, #88]	@ 0x58

    tmp_hal_status = HAL_ERROR;
 8100ea0:	2301      	movs	r3, #1
 8100ea2:	77fb      	strb	r3, [r7, #31]

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  tmp_adc_reg_is_conversion_on_going = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8100ea4:	687b      	ldr	r3, [r7, #4]
 8100ea6:	681b      	ldr	r3, [r3, #0]
 8100ea8:	4618      	mov	r0, r3
 8100eaa:	f7ff ff76 	bl	8100d9a <LL_ADC_REG_IsConversionOngoing>
 8100eae:	6178      	str	r0, [r7, #20]

  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8100eb0:	687b      	ldr	r3, [r7, #4]
 8100eb2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8100eb4:	f003 0310 	and.w	r3, r3, #16
 8100eb8:	2b00      	cmp	r3, #0
 8100eba:	f040 8129 	bne.w	8101110 <HAL_ADC_Init+0x328>
      && (tmp_adc_reg_is_conversion_on_going == 0UL)
 8100ebe:	697b      	ldr	r3, [r7, #20]
 8100ec0:	2b00      	cmp	r3, #0
 8100ec2:	f040 8125 	bne.w	8101110 <HAL_ADC_Init+0x328>
     )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8100ec6:	687b      	ldr	r3, [r7, #4]
 8100ec8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8100eca:	f423 7381 	bic.w	r3, r3, #258	@ 0x102
 8100ece:	f043 0202 	orr.w	r2, r3, #2
 8100ed2:	687b      	ldr	r3, [r7, #4]
 8100ed4:	655a      	str	r2, [r3, #84]	@ 0x54
    /* Configuration of common ADC parameters                                 */

    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - clock configuration                                                 */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8100ed6:	687b      	ldr	r3, [r7, #4]
 8100ed8:	681b      	ldr	r3, [r3, #0]
 8100eda:	4618      	mov	r0, r3
 8100edc:	f7ff ff4a 	bl	8100d74 <LL_ADC_IsEnabled>
 8100ee0:	4603      	mov	r3, r0
 8100ee2:	2b00      	cmp	r3, #0
 8100ee4:	d136      	bne.n	8100f54 <HAL_ADC_Init+0x16c>
    {
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8100ee6:	687b      	ldr	r3, [r7, #4]
 8100ee8:	681b      	ldr	r3, [r3, #0]
 8100eea:	4a66      	ldr	r2, [pc, #408]	@ (8101084 <HAL_ADC_Init+0x29c>)
 8100eec:	4293      	cmp	r3, r2
 8100eee:	d004      	beq.n	8100efa <HAL_ADC_Init+0x112>
 8100ef0:	687b      	ldr	r3, [r7, #4]
 8100ef2:	681b      	ldr	r3, [r3, #0]
 8100ef4:	4a64      	ldr	r2, [pc, #400]	@ (8101088 <HAL_ADC_Init+0x2a0>)
 8100ef6:	4293      	cmp	r3, r2
 8100ef8:	d10e      	bne.n	8100f18 <HAL_ADC_Init+0x130>
 8100efa:	4862      	ldr	r0, [pc, #392]	@ (8101084 <HAL_ADC_Init+0x29c>)
 8100efc:	f7ff ff3a 	bl	8100d74 <LL_ADC_IsEnabled>
 8100f00:	4604      	mov	r4, r0
 8100f02:	4861      	ldr	r0, [pc, #388]	@ (8101088 <HAL_ADC_Init+0x2a0>)
 8100f04:	f7ff ff36 	bl	8100d74 <LL_ADC_IsEnabled>
 8100f08:	4603      	mov	r3, r0
 8100f0a:	4323      	orrs	r3, r4
 8100f0c:	2b00      	cmp	r3, #0
 8100f0e:	bf0c      	ite	eq
 8100f10:	2301      	moveq	r3, #1
 8100f12:	2300      	movne	r3, #0
 8100f14:	b2db      	uxtb	r3, r3
 8100f16:	e008      	b.n	8100f2a <HAL_ADC_Init+0x142>
 8100f18:	485c      	ldr	r0, [pc, #368]	@ (810108c <HAL_ADC_Init+0x2a4>)
 8100f1a:	f7ff ff2b 	bl	8100d74 <LL_ADC_IsEnabled>
 8100f1e:	4603      	mov	r3, r0
 8100f20:	2b00      	cmp	r3, #0
 8100f22:	bf0c      	ite	eq
 8100f24:	2301      	moveq	r3, #1
 8100f26:	2300      	movne	r3, #0
 8100f28:	b2db      	uxtb	r3, r3
 8100f2a:	2b00      	cmp	r3, #0
 8100f2c:	d012      	beq.n	8100f54 <HAL_ADC_Init+0x16c>
        /*     parameters: MDMA, DMACFG, DELAY, DUAL (set by API                */
        /*     HAL_ADCEx_MultiModeConfigChannel() )                             */
        /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
        /*     (set into HAL_ADC_ConfigChannel() or                             */
        /*     HAL_ADCEx_InjectedConfigChannel() )                              */
        LL_ADC_SetCommonClock(__LL_ADC_COMMON_INSTANCE(hadc->Instance), hadc->Init.ClockPrescaler);
 8100f2e:	687b      	ldr	r3, [r7, #4]
 8100f30:	681b      	ldr	r3, [r3, #0]
 8100f32:	4a54      	ldr	r2, [pc, #336]	@ (8101084 <HAL_ADC_Init+0x29c>)
 8100f34:	4293      	cmp	r3, r2
 8100f36:	d004      	beq.n	8100f42 <HAL_ADC_Init+0x15a>
 8100f38:	687b      	ldr	r3, [r7, #4]
 8100f3a:	681b      	ldr	r3, [r3, #0]
 8100f3c:	4a52      	ldr	r2, [pc, #328]	@ (8101088 <HAL_ADC_Init+0x2a0>)
 8100f3e:	4293      	cmp	r3, r2
 8100f40:	d101      	bne.n	8100f46 <HAL_ADC_Init+0x15e>
 8100f42:	4a53      	ldr	r2, [pc, #332]	@ (8101090 <HAL_ADC_Init+0x2a8>)
 8100f44:	e000      	b.n	8100f48 <HAL_ADC_Init+0x160>
 8100f46:	4a53      	ldr	r2, [pc, #332]	@ (8101094 <HAL_ADC_Init+0x2ac>)
 8100f48:	687b      	ldr	r3, [r7, #4]
 8100f4a:	685b      	ldr	r3, [r3, #4]
 8100f4c:	4619      	mov	r1, r3
 8100f4e:	4610      	mov	r0, r2
 8100f50:	f7ff fd8c 	bl	8100a6c <LL_ADC_SetCommonClock>
                  ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
    }

#else

    if ((HAL_GetREVID() > REV_ID_Y) && (ADC_RESOLUTION_8B == hadc->Init.Resolution))
 8100f54:	f7ff fd7e 	bl	8100a54 <HAL_GetREVID>
 8100f58:	4603      	mov	r3, r0
 8100f5a:	f241 0203 	movw	r2, #4099	@ 0x1003
 8100f5e:	4293      	cmp	r3, r2
 8100f60:	d914      	bls.n	8100f8c <HAL_ADC_Init+0x1a4>
 8100f62:	687b      	ldr	r3, [r7, #4]
 8100f64:	689b      	ldr	r3, [r3, #8]
 8100f66:	2b10      	cmp	r3, #16
 8100f68:	d110      	bne.n	8100f8c <HAL_ADC_Init+0x1a4>
    {
      /* for STM32H7 silicon rev.B and above , ADC_CFGR_RES value for 8bits resolution is : b111 */
      tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)          |
 8100f6a:	687b      	ldr	r3, [r7, #4]
 8100f6c:	7d5b      	ldrb	r3, [r3, #21]
 8100f6e:	035a      	lsls	r2, r3, #13
                  hadc->Init.Overrun                                                    |
 8100f70:	687b      	ldr	r3, [r7, #4]
 8100f72:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
      tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)          |
 8100f74:	431a      	orrs	r2, r3
                  hadc->Init.Resolution | (ADC_CFGR_RES_1 | ADC_CFGR_RES_0)                |
 8100f76:	687b      	ldr	r3, [r7, #4]
 8100f78:	689b      	ldr	r3, [r3, #8]
                  hadc->Init.Overrun                                                    |
 8100f7a:	431a      	orrs	r2, r3
                  ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 8100f7c:	687b      	ldr	r3, [r7, #4]
 8100f7e:	7f1b      	ldrb	r3, [r3, #28]
 8100f80:	041b      	lsls	r3, r3, #16
                  hadc->Init.Resolution | (ADC_CFGR_RES_1 | ADC_CFGR_RES_0)                |
 8100f82:	4313      	orrs	r3, r2
      tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)          |
 8100f84:	f043 030c 	orr.w	r3, r3, #12
 8100f88:	61bb      	str	r3, [r7, #24]
 8100f8a:	e00d      	b.n	8100fa8 <HAL_ADC_Init+0x1c0>
    }
    else
    {

      tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)          |
 8100f8c:	687b      	ldr	r3, [r7, #4]
 8100f8e:	7d5b      	ldrb	r3, [r3, #21]
 8100f90:	035a      	lsls	r2, r3, #13
                  hadc->Init.Overrun                                                    |
 8100f92:	687b      	ldr	r3, [r7, #4]
 8100f94:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
      tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)          |
 8100f96:	431a      	orrs	r2, r3
                  hadc->Init.Resolution                                                 |
 8100f98:	687b      	ldr	r3, [r7, #4]
 8100f9a:	689b      	ldr	r3, [r3, #8]
                  hadc->Init.Overrun                                                    |
 8100f9c:	431a      	orrs	r2, r3
                  ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 8100f9e:	687b      	ldr	r3, [r7, #4]
 8100fa0:	7f1b      	ldrb	r3, [r3, #28]
 8100fa2:	041b      	lsls	r3, r3, #16
      tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)          |
 8100fa4:	4313      	orrs	r3, r2
 8100fa6:	61bb      	str	r3, [r7, #24]
    }

#endif /* ADC_VER_V5_3 */

    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8100fa8:	687b      	ldr	r3, [r7, #4]
 8100faa:	7f1b      	ldrb	r3, [r3, #28]
 8100fac:	2b01      	cmp	r3, #1
 8100fae:	d106      	bne.n	8100fbe <HAL_ADC_Init+0x1d6>
    {
      tmpCFGR |= ADC_CFGR_DISCONTINUOUS_NUM(hadc->Init.NbrOfDiscConversion);
 8100fb0:	687b      	ldr	r3, [r7, #4]
 8100fb2:	6a1b      	ldr	r3, [r3, #32]
 8100fb4:	3b01      	subs	r3, #1
 8100fb6:	045b      	lsls	r3, r3, #17
 8100fb8:	69ba      	ldr	r2, [r7, #24]
 8100fba:	4313      	orrs	r3, r2
 8100fbc:	61bb      	str	r3, [r7, #24]
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8100fbe:	687b      	ldr	r3, [r7, #4]
 8100fc0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8100fc2:	2b00      	cmp	r3, #0
 8100fc4:	d009      	beq.n	8100fda <HAL_ADC_Init+0x1f2>
    {
      tmpCFGR |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8100fc6:	687b      	ldr	r3, [r7, #4]
 8100fc8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8100fca:	f403 7278 	and.w	r2, r3, #992	@ 0x3e0
                  | hadc->Init.ExternalTrigConvEdge
 8100fce:	687b      	ldr	r3, [r7, #4]
 8100fd0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8100fd2:	4313      	orrs	r3, r2
      tmpCFGR |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8100fd4:	69ba      	ldr	r2, [r7, #24]
 8100fd6:	4313      	orrs	r3, r2
 8100fd8:	61bb      	str	r3, [r7, #24]
      /* Update Configuration Register CFGR */
      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_1, tmpCFGR);
    }
#else
    /* Update Configuration Register CFGR */
    MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_1, tmpCFGR);
 8100fda:	687b      	ldr	r3, [r7, #4]
 8100fdc:	681b      	ldr	r3, [r3, #0]
 8100fde:	68da      	ldr	r2, [r3, #12]
 8100fe0:	4b2d      	ldr	r3, [pc, #180]	@ (8101098 <HAL_ADC_Init+0x2b0>)
 8100fe2:	4013      	ands	r3, r2
 8100fe4:	687a      	ldr	r2, [r7, #4]
 8100fe6:	6812      	ldr	r2, [r2, #0]
 8100fe8:	69b9      	ldr	r1, [r7, #24]
 8100fea:	430b      	orrs	r3, r1
 8100fec:	60d3      	str	r3, [r2, #12]
    /* Parameters that can be updated when ADC is disabled or enabled without */
    /* conversion on going on regular and injected groups:                    */
    /*  - Conversion data management      Init.ConversionDataManagement       */
    /*  - LowPowerAutoWait feature        Init.LowPowerAutoWait               */
    /*  - Oversampling parameters         Init.Oversampling                   */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8100fee:	687b      	ldr	r3, [r7, #4]
 8100ff0:	681b      	ldr	r3, [r3, #0]
 8100ff2:	4618      	mov	r0, r3
 8100ff4:	f7ff fed1 	bl	8100d9a <LL_ADC_REG_IsConversionOngoing>
 8100ff8:	6138      	str	r0, [r7, #16]
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8100ffa:	687b      	ldr	r3, [r7, #4]
 8100ffc:	681b      	ldr	r3, [r3, #0]
 8100ffe:	4618      	mov	r0, r3
 8101000:	f7ff fede 	bl	8100dc0 <LL_ADC_INJ_IsConversionOngoing>
 8101004:	60f8      	str	r0, [r7, #12]
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 8101006:	693b      	ldr	r3, [r7, #16]
 8101008:	2b00      	cmp	r3, #0
 810100a:	d15f      	bne.n	81010cc <HAL_ADC_Init+0x2e4>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 810100c:	68fb      	ldr	r3, [r7, #12]
 810100e:	2b00      	cmp	r3, #0
 8101010:	d15c      	bne.n	81010cc <HAL_ADC_Init+0x2e4>
                    ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
                    ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.ConversionDataManagement));
      }
#else
      tmpCFGR = (
                  ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 8101012:	687b      	ldr	r3, [r7, #4]
 8101014:	7d1b      	ldrb	r3, [r3, #20]
 8101016:	039a      	lsls	r2, r3, #14
                  ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.ConversionDataManagement));
 8101018:	687b      	ldr	r3, [r7, #4]
 810101a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
      tmpCFGR = (
 810101c:	4313      	orrs	r3, r2
 810101e:	61bb      	str	r3, [r7, #24]
#endif

      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmpCFGR);
 8101020:	687b      	ldr	r3, [r7, #4]
 8101022:	681b      	ldr	r3, [r3, #0]
 8101024:	68db      	ldr	r3, [r3, #12]
 8101026:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 810102a:	f023 0303 	bic.w	r3, r3, #3
 810102e:	687a      	ldr	r2, [r7, #4]
 8101030:	6812      	ldr	r2, [r2, #0]
 8101032:	69b9      	ldr	r1, [r7, #24]
 8101034:	430b      	orrs	r3, r1
 8101036:	60d3      	str	r3, [r2, #12]

      if (hadc->Init.OversamplingMode == ENABLE)
 8101038:	687b      	ldr	r3, [r7, #4]
 810103a:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 810103e:	2b01      	cmp	r3, #1
 8101040:	d12e      	bne.n	81010a0 <HAL_ADC_Init+0x2b8>
#endif
        assert_param(IS_ADC_RIGHT_BIT_SHIFT(hadc->Init.Oversampling.RightBitShift));
        assert_param(IS_ADC_TRIGGERED_OVERSAMPLING_MODE(hadc->Init.Oversampling.TriggeredMode));
        assert_param(IS_ADC_REGOVERSAMPLING_MODE(hadc->Init.Oversampling.OversamplingStopReset));

        if ((hadc->Init.ExternalTrigConv == ADC_SOFTWARE_START)
 8101042:	687b      	ldr	r3, [r7, #4]
 8101044:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8101046:	2b00      	cmp	r3, #0
        /*  - Oversampling Ratio                                               */
        /*  - Right bit shift                                                  */
        /*  - Left bit shift                                                   */
        /*  - Triggered mode                                                   */
        /*  - Oversampling mode (continued/resumed)                            */
        MODIFY_REG(hadc->Instance->CFGR2, ADC_CFGR2_FIELDS,
 8101048:	687b      	ldr	r3, [r7, #4]
 810104a:	681b      	ldr	r3, [r3, #0]
 810104c:	691a      	ldr	r2, [r3, #16]
 810104e:	4b13      	ldr	r3, [pc, #76]	@ (810109c <HAL_ADC_Init+0x2b4>)
 8101050:	4013      	ands	r3, r2
 8101052:	687a      	ldr	r2, [r7, #4]
 8101054:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 8101056:	3a01      	subs	r2, #1
 8101058:	0411      	lsls	r1, r2, #16
 810105a:	687a      	ldr	r2, [r7, #4]
 810105c:	6c12      	ldr	r2, [r2, #64]	@ 0x40
 810105e:	4311      	orrs	r1, r2
 8101060:	687a      	ldr	r2, [r7, #4]
 8101062:	6c52      	ldr	r2, [r2, #68]	@ 0x44
 8101064:	4311      	orrs	r1, r2
 8101066:	687a      	ldr	r2, [r7, #4]
 8101068:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 810106a:	430a      	orrs	r2, r1
 810106c:	431a      	orrs	r2, r3
 810106e:	687b      	ldr	r3, [r7, #4]
 8101070:	681b      	ldr	r3, [r3, #0]
 8101072:	f042 0201 	orr.w	r2, r2, #1
 8101076:	611a      	str	r2, [r3, #16]
 8101078:	e01a      	b.n	81010b0 <HAL_ADC_Init+0x2c8>
 810107a:	bf00      	nop
 810107c:	10000000 	.word	0x10000000
 8101080:	053e2d63 	.word	0x053e2d63
 8101084:	40022000 	.word	0x40022000
 8101088:	40022100 	.word	0x40022100
 810108c:	58026000 	.word	0x58026000
 8101090:	40022300 	.word	0x40022300
 8101094:	58026300 	.word	0x58026300
 8101098:	fff0c003 	.word	0xfff0c003
 810109c:	fc00f81e 	.word	0xfc00f81e

      }
      else
      {
        /* Disable ADC oversampling scope on ADC group regular */
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_ROVSE);
 81010a0:	687b      	ldr	r3, [r7, #4]
 81010a2:	681b      	ldr	r3, [r3, #0]
 81010a4:	691a      	ldr	r2, [r3, #16]
 81010a6:	687b      	ldr	r3, [r7, #4]
 81010a8:	681b      	ldr	r3, [r3, #0]
 81010aa:	f022 0201 	bic.w	r2, r2, #1
 81010ae:	611a      	str	r2, [r3, #16]
      }

      /* Set the LeftShift parameter: it is applied to the final result with or without oversampling */
      MODIFY_REG(hadc->Instance->CFGR2, ADC_CFGR2_LSHIFT, hadc->Init.LeftBitShift);
 81010b0:	687b      	ldr	r3, [r7, #4]
 81010b2:	681b      	ldr	r3, [r3, #0]
 81010b4:	691b      	ldr	r3, [r3, #16]
 81010b6:	f023 4170 	bic.w	r1, r3, #4026531840	@ 0xf0000000
 81010ba:	687b      	ldr	r3, [r7, #4]
 81010bc:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 81010be:	687b      	ldr	r3, [r7, #4]
 81010c0:	681b      	ldr	r3, [r3, #0]
 81010c2:	430a      	orrs	r2, r1
 81010c4:	611a      	str	r2, [r3, #16]
        /* Configure the BOOST Mode */
        ADC_ConfigureBoostMode(hadc);
      }
#else
      /* Configure the BOOST Mode */
      ADC_ConfigureBoostMode(hadc);
 81010c6:	6878      	ldr	r0, [r7, #4]
 81010c8:	f000 fb20 	bl	810170c <ADC_ConfigureBoostMode>
    /*   Note: Scan mode is not present by hardware on this device, but       */
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion".                                         */

    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 81010cc:	687b      	ldr	r3, [r7, #4]
 81010ce:	68db      	ldr	r3, [r3, #12]
 81010d0:	2b01      	cmp	r3, #1
 81010d2:	d10c      	bne.n	81010ee <HAL_ADC_Init+0x306>
    {
      /* Set number of ranks in regular group sequencer */
      MODIFY_REG(hadc->Instance->SQR1, ADC_SQR1_L, (hadc->Init.NbrOfConversion - (uint8_t)1));
 81010d4:	687b      	ldr	r3, [r7, #4]
 81010d6:	681b      	ldr	r3, [r3, #0]
 81010d8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 81010da:	f023 010f 	bic.w	r1, r3, #15
 81010de:	687b      	ldr	r3, [r7, #4]
 81010e0:	699b      	ldr	r3, [r3, #24]
 81010e2:	1e5a      	subs	r2, r3, #1
 81010e4:	687b      	ldr	r3, [r7, #4]
 81010e6:	681b      	ldr	r3, [r3, #0]
 81010e8:	430a      	orrs	r2, r1
 81010ea:	631a      	str	r2, [r3, #48]	@ 0x30
 81010ec:	e007      	b.n	81010fe <HAL_ADC_Init+0x316>
    }
    else
    {
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 81010ee:	687b      	ldr	r3, [r7, #4]
 81010f0:	681b      	ldr	r3, [r3, #0]
 81010f2:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 81010f4:	687b      	ldr	r3, [r7, #4]
 81010f6:	681b      	ldr	r3, [r3, #0]
 81010f8:	f022 020f 	bic.w	r2, r2, #15
 81010fc:	631a      	str	r2, [r3, #48]	@ 0x30
    }

    /* Initialize the ADC state */
    /* Clear HAL_ADC_STATE_BUSY_INTERNAL bit, set HAL_ADC_STATE_READY bit */
    ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL, HAL_ADC_STATE_READY);
 81010fe:	687b      	ldr	r3, [r7, #4]
 8101100:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8101102:	f023 0303 	bic.w	r3, r3, #3
 8101106:	f043 0201 	orr.w	r2, r3, #1
 810110a:	687b      	ldr	r3, [r7, #4]
 810110c:	655a      	str	r2, [r3, #84]	@ 0x54
 810110e:	e007      	b.n	8101120 <HAL_ADC_Init+0x338>
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8101110:	687b      	ldr	r3, [r7, #4]
 8101112:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8101114:	f043 0210 	orr.w	r2, r3, #16
 8101118:	687b      	ldr	r3, [r7, #4]
 810111a:	655a      	str	r2, [r3, #84]	@ 0x54

    tmp_hal_status = HAL_ERROR;
 810111c:	2301      	movs	r3, #1
 810111e:	77fb      	strb	r3, [r7, #31]
  }

  /* Return function status */
  return tmp_hal_status;
 8101120:	7ffb      	ldrb	r3, [r7, #31]
}
 8101122:	4618      	mov	r0, r3
 8101124:	3724      	adds	r7, #36	@ 0x24
 8101126:	46bd      	mov	sp, r7
 8101128:	bd90      	pop	{r4, r7, pc}
 810112a:	bf00      	nop

0810112c <HAL_ADC_ConfigChannel>:
  * @param hadc ADC handle
  * @param sConfig Structure of ADC channel assigned to ADC group regular.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, ADC_ChannelConfTypeDef *sConfig)
{
 810112c:	b590      	push	{r4, r7, lr}
 810112e:	b08d      	sub	sp, #52	@ 0x34
 8101130:	af00      	add	r7, sp, #0
 8101132:	6078      	str	r0, [r7, #4]
 8101134:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8101136:	2300      	movs	r3, #0
 8101138:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
  uint32_t tmpOffsetShifted;
  uint32_t tmp_config_internal_channel;
  __IO uint32_t wait_loop_index = 0;
 810113c:	2300      	movs	r3, #0
 810113e:	60fb      	str	r3, [r7, #12]
  /* if ROVSE is set, the value of the OFFSETy_EN bit in ADCx_OFRy register is
     ignored (considered as reset) */
  assert_param(!((sConfig->OffsetNumber != ADC_OFFSET_NONE) && (hadc->Init.OversamplingMode == ENABLE)));

  /* Verification of channel number */
  if (sConfig->SingleDiff != ADC_DIFFERENTIAL_ENDED)
 8101140:	683b      	ldr	r3, [r7, #0]
 8101142:	68db      	ldr	r3, [r3, #12]
 8101144:	4a65      	ldr	r2, [pc, #404]	@ (81012dc <HAL_ADC_ConfigChannel+0x1b0>)
 8101146:	4293      	cmp	r3, r2
    }
#endif
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 8101148:	687b      	ldr	r3, [r7, #4]
 810114a:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 810114e:	2b01      	cmp	r3, #1
 8101150:	d101      	bne.n	8101156 <HAL_ADC_ConfigChannel+0x2a>
 8101152:	2302      	movs	r3, #2
 8101154:	e2c7      	b.n	81016e6 <HAL_ADC_ConfigChannel+0x5ba>
 8101156:	687b      	ldr	r3, [r7, #4]
 8101158:	2201      	movs	r2, #1
 810115a:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel rank                                                          */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 810115e:	687b      	ldr	r3, [r7, #4]
 8101160:	681b      	ldr	r3, [r3, #0]
 8101162:	4618      	mov	r0, r3
 8101164:	f7ff fe19 	bl	8100d9a <LL_ADC_REG_IsConversionOngoing>
 8101168:	4603      	mov	r3, r0
 810116a:	2b00      	cmp	r3, #0
 810116c:	f040 82ac 	bne.w	81016c8 <HAL_ADC_ConfigChannel+0x59c>
  {
    if (!(__LL_ADC_IS_CHANNEL_INTERNAL(sConfig->Channel)))
 8101170:	683b      	ldr	r3, [r7, #0]
 8101172:	681b      	ldr	r3, [r3, #0]
 8101174:	2b00      	cmp	r3, #0
 8101176:	db2c      	blt.n	81011d2 <HAL_ADC_ConfigChannel+0xa6>
        /* ADC channels preselection */
        hadc->Instance->PCSEL_RES0 |= (1UL << (__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) & 0x1FUL));
      }
#else
      /* ADC channels preselection */
      hadc->Instance->PCSEL |= (1UL << (__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) & 0x1FUL));
 8101178:	683b      	ldr	r3, [r7, #0]
 810117a:	681b      	ldr	r3, [r3, #0]
 810117c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8101180:	2b00      	cmp	r3, #0
 8101182:	d108      	bne.n	8101196 <HAL_ADC_ConfigChannel+0x6a>
 8101184:	683b      	ldr	r3, [r7, #0]
 8101186:	681b      	ldr	r3, [r3, #0]
 8101188:	0e9b      	lsrs	r3, r3, #26
 810118a:	f003 031f 	and.w	r3, r3, #31
 810118e:	2201      	movs	r2, #1
 8101190:	fa02 f303 	lsl.w	r3, r2, r3
 8101194:	e016      	b.n	81011c4 <HAL_ADC_ConfigChannel+0x98>
 8101196:	683b      	ldr	r3, [r7, #0]
 8101198:	681b      	ldr	r3, [r3, #0]
 810119a:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 810119c:	697b      	ldr	r3, [r7, #20]
 810119e:	fa93 f3a3 	rbit	r3, r3
 81011a2:	613b      	str	r3, [r7, #16]
  return result;
 81011a4:	693b      	ldr	r3, [r7, #16]
 81011a6:	61bb      	str	r3, [r7, #24]
  if (value == 0U)
 81011a8:	69bb      	ldr	r3, [r7, #24]
 81011aa:	2b00      	cmp	r3, #0
 81011ac:	d101      	bne.n	81011b2 <HAL_ADC_ConfigChannel+0x86>
    return 32U;
 81011ae:	2320      	movs	r3, #32
 81011b0:	e003      	b.n	81011ba <HAL_ADC_ConfigChannel+0x8e>
  return __builtin_clz(value);
 81011b2:	69bb      	ldr	r3, [r7, #24]
 81011b4:	fab3 f383 	clz	r3, r3
 81011b8:	b2db      	uxtb	r3, r3
 81011ba:	f003 031f 	and.w	r3, r3, #31
 81011be:	2201      	movs	r2, #1
 81011c0:	fa02 f303 	lsl.w	r3, r2, r3
 81011c4:	687a      	ldr	r2, [r7, #4]
 81011c6:	6812      	ldr	r2, [r2, #0]
 81011c8:	69d1      	ldr	r1, [r2, #28]
 81011ca:	687a      	ldr	r2, [r7, #4]
 81011cc:	6812      	ldr	r2, [r2, #0]
 81011ce:	430b      	orrs	r3, r1
 81011d0:	61d3      	str	r3, [r2, #28]
#endif /* ADC_VER_V5_V90 */
    }

    /* Set ADC group regular sequence: channel on the selected scan sequence rank */
    LL_ADC_REG_SetSequencerRanks(hadc->Instance, sConfig->Rank, sConfig->Channel);
 81011d2:	687b      	ldr	r3, [r7, #4]
 81011d4:	6818      	ldr	r0, [r3, #0]
 81011d6:	683b      	ldr	r3, [r7, #0]
 81011d8:	6859      	ldr	r1, [r3, #4]
 81011da:	683b      	ldr	r3, [r7, #0]
 81011dc:	681b      	ldr	r3, [r3, #0]
 81011de:	461a      	mov	r2, r3
 81011e0:	f7ff fcff 	bl	8100be2 <LL_ADC_REG_SetSequencerRanks>
    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated when ADC is disabled or enabled without   */
    /* conversion on going on regular group:                                    */
    /*  - Channel sampling time                                                 */
    /*  - Channel offset                                                        */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 81011e4:	687b      	ldr	r3, [r7, #4]
 81011e6:	681b      	ldr	r3, [r3, #0]
 81011e8:	4618      	mov	r0, r3
 81011ea:	f7ff fdd6 	bl	8100d9a <LL_ADC_REG_IsConversionOngoing>
 81011ee:	62b8      	str	r0, [r7, #40]	@ 0x28
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 81011f0:	687b      	ldr	r3, [r7, #4]
 81011f2:	681b      	ldr	r3, [r3, #0]
 81011f4:	4618      	mov	r0, r3
 81011f6:	f7ff fde3 	bl	8100dc0 <LL_ADC_INJ_IsConversionOngoing>
 81011fa:	6278      	str	r0, [r7, #36]	@ 0x24
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 81011fc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 81011fe:	2b00      	cmp	r3, #0
 8101200:	f040 80b8 	bne.w	8101374 <HAL_ADC_ConfigChannel+0x248>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 8101204:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8101206:	2b00      	cmp	r3, #0
 8101208:	f040 80b4 	bne.w	8101374 <HAL_ADC_ConfigChannel+0x248>
       )
    {
      /* Set sampling time of the selected ADC channel */
      LL_ADC_SetChannelSamplingTime(hadc->Instance, sConfig->Channel, sConfig->SamplingTime);
 810120c:	687b      	ldr	r3, [r7, #4]
 810120e:	6818      	ldr	r0, [r3, #0]
 8101210:	683b      	ldr	r3, [r7, #0]
 8101212:	6819      	ldr	r1, [r3, #0]
 8101214:	683b      	ldr	r3, [r7, #0]
 8101216:	689b      	ldr	r3, [r3, #8]
 8101218:	461a      	mov	r2, r3
 810121a:	f7ff fd0e 	bl	8100c3a <LL_ADC_SetChannelSamplingTime>
        tmpOffsetShifted = ADC3_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)sConfig->Offset);
      }
      else
#endif /* ADC_VER_V5_V90 */
      {
        tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)sConfig->Offset);
 810121e:	4b30      	ldr	r3, [pc, #192]	@ (81012e0 <HAL_ADC_ConfigChannel+0x1b4>)
 8101220:	681b      	ldr	r3, [r3, #0]
 8101222:	f003 4370 	and.w	r3, r3, #4026531840	@ 0xf0000000
 8101226:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 810122a:	d10b      	bne.n	8101244 <HAL_ADC_ConfigChannel+0x118>
 810122c:	683b      	ldr	r3, [r7, #0]
 810122e:	695a      	ldr	r2, [r3, #20]
 8101230:	687b      	ldr	r3, [r7, #4]
 8101232:	681b      	ldr	r3, [r3, #0]
 8101234:	68db      	ldr	r3, [r3, #12]
 8101236:	089b      	lsrs	r3, r3, #2
 8101238:	f003 0307 	and.w	r3, r3, #7
 810123c:	005b      	lsls	r3, r3, #1
 810123e:	fa02 f303 	lsl.w	r3, r2, r3
 8101242:	e01d      	b.n	8101280 <HAL_ADC_ConfigChannel+0x154>
 8101244:	687b      	ldr	r3, [r7, #4]
 8101246:	681b      	ldr	r3, [r3, #0]
 8101248:	68db      	ldr	r3, [r3, #12]
 810124a:	f003 0310 	and.w	r3, r3, #16
 810124e:	2b00      	cmp	r3, #0
 8101250:	d10b      	bne.n	810126a <HAL_ADC_ConfigChannel+0x13e>
 8101252:	683b      	ldr	r3, [r7, #0]
 8101254:	695a      	ldr	r2, [r3, #20]
 8101256:	687b      	ldr	r3, [r7, #4]
 8101258:	681b      	ldr	r3, [r3, #0]
 810125a:	68db      	ldr	r3, [r3, #12]
 810125c:	089b      	lsrs	r3, r3, #2
 810125e:	f003 0307 	and.w	r3, r3, #7
 8101262:	005b      	lsls	r3, r3, #1
 8101264:	fa02 f303 	lsl.w	r3, r2, r3
 8101268:	e00a      	b.n	8101280 <HAL_ADC_ConfigChannel+0x154>
 810126a:	683b      	ldr	r3, [r7, #0]
 810126c:	695a      	ldr	r2, [r3, #20]
 810126e:	687b      	ldr	r3, [r7, #4]
 8101270:	681b      	ldr	r3, [r3, #0]
 8101272:	68db      	ldr	r3, [r3, #12]
 8101274:	089b      	lsrs	r3, r3, #2
 8101276:	f003 0304 	and.w	r3, r3, #4
 810127a:	005b      	lsls	r3, r3, #1
 810127c:	fa02 f303 	lsl.w	r3, r2, r3
 8101280:	623b      	str	r3, [r7, #32]
      }

      if (sConfig->OffsetNumber != ADC_OFFSET_NONE)
 8101282:	683b      	ldr	r3, [r7, #0]
 8101284:	691b      	ldr	r3, [r3, #16]
 8101286:	2b04      	cmp	r3, #4
 8101288:	d02c      	beq.n	81012e4 <HAL_ADC_ConfigChannel+0x1b8>
      {
        /* Set ADC selected offset number */
        LL_ADC_SetOffset(hadc->Instance, sConfig->OffsetNumber, sConfig->Channel, tmpOffsetShifted);
 810128a:	687b      	ldr	r3, [r7, #4]
 810128c:	6818      	ldr	r0, [r3, #0]
 810128e:	683b      	ldr	r3, [r7, #0]
 8101290:	6919      	ldr	r1, [r3, #16]
 8101292:	683b      	ldr	r3, [r7, #0]
 8101294:	681a      	ldr	r2, [r3, #0]
 8101296:	6a3b      	ldr	r3, [r7, #32]
 8101298:	f7ff fc4f 	bl	8100b3a <LL_ADC_SetOffset>
        else
#endif /* ADC_VER_V5_V90 */
        {
          assert_param(IS_FUNCTIONAL_STATE(sConfig->OffsetSignedSaturation));
          /* Set ADC selected offset signed saturation */
          LL_ADC_SetOffsetSignedSaturation(hadc->Instance, sConfig->OffsetNumber, (sConfig->OffsetSignedSaturation == ENABLE) ? LL_ADC_OFFSET_SIGNED_SATURATION_ENABLE : LL_ADC_OFFSET_SIGNED_SATURATION_DISABLE);
 810129c:	687b      	ldr	r3, [r7, #4]
 810129e:	6818      	ldr	r0, [r3, #0]
 81012a0:	683b      	ldr	r3, [r7, #0]
 81012a2:	6919      	ldr	r1, [r3, #16]
 81012a4:	683b      	ldr	r3, [r7, #0]
 81012a6:	7e5b      	ldrb	r3, [r3, #25]
 81012a8:	2b01      	cmp	r3, #1
 81012aa:	d102      	bne.n	81012b2 <HAL_ADC_ConfigChannel+0x186>
 81012ac:	f04f 4300 	mov.w	r3, #2147483648	@ 0x80000000
 81012b0:	e000      	b.n	81012b4 <HAL_ADC_ConfigChannel+0x188>
 81012b2:	2300      	movs	r3, #0
 81012b4:	461a      	mov	r2, r3
 81012b6:	f7ff fc79 	bl	8100bac <LL_ADC_SetOffsetSignedSaturation>

          assert_param(IS_FUNCTIONAL_STATE(sConfig->OffsetRightShift));
          /* Set ADC selected offset right shift */
          LL_ADC_SetDataRightShift(hadc->Instance, sConfig->OffsetNumber, (sConfig->OffsetRightShift == ENABLE) ? LL_ADC_OFFSET_RSHIFT_ENABLE : LL_ADC_OFFSET_RSHIFT_DISABLE);
 81012ba:	687b      	ldr	r3, [r7, #4]
 81012bc:	6818      	ldr	r0, [r3, #0]
 81012be:	683b      	ldr	r3, [r7, #0]
 81012c0:	6919      	ldr	r1, [r3, #16]
 81012c2:	683b      	ldr	r3, [r7, #0]
 81012c4:	7e1b      	ldrb	r3, [r3, #24]
 81012c6:	2b01      	cmp	r3, #1
 81012c8:	d102      	bne.n	81012d0 <HAL_ADC_ConfigChannel+0x1a4>
 81012ca:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 81012ce:	e000      	b.n	81012d2 <HAL_ADC_ConfigChannel+0x1a6>
 81012d0:	2300      	movs	r3, #0
 81012d2:	461a      	mov	r2, r3
 81012d4:	f7ff fc51 	bl	8100b7a <LL_ADC_SetDataRightShift>
 81012d8:	e04c      	b.n	8101374 <HAL_ADC_ConfigChannel+0x248>
 81012da:	bf00      	nop
 81012dc:	47ff0000 	.word	0x47ff0000
 81012e0:	5c001000 	.word	0x5c001000
          }
        }
        else
#endif /* ADC_VER_V5_V90 */
        {
          if (((hadc->Instance->OFR1) & ADC_OFR1_OFFSET1_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 81012e4:	687b      	ldr	r3, [r7, #4]
 81012e6:	681b      	ldr	r3, [r3, #0]
 81012e8:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 81012ea:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 81012ee:	683b      	ldr	r3, [r7, #0]
 81012f0:	681b      	ldr	r3, [r3, #0]
 81012f2:	069b      	lsls	r3, r3, #26
 81012f4:	429a      	cmp	r2, r3
 81012f6:	d107      	bne.n	8101308 <HAL_ADC_ConfigChannel+0x1dc>
          {
            CLEAR_BIT(hadc->Instance->OFR1, ADC_OFR1_SSATE);
 81012f8:	687b      	ldr	r3, [r7, #4]
 81012fa:	681b      	ldr	r3, [r3, #0]
 81012fc:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 81012fe:	687b      	ldr	r3, [r7, #4]
 8101300:	681b      	ldr	r3, [r3, #0]
 8101302:	f022 4200 	bic.w	r2, r2, #2147483648	@ 0x80000000
 8101306:	661a      	str	r2, [r3, #96]	@ 0x60
          }
          if (((hadc->Instance->OFR2) & ADC_OFR2_OFFSET2_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 8101308:	687b      	ldr	r3, [r7, #4]
 810130a:	681b      	ldr	r3, [r3, #0]
 810130c:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 810130e:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8101312:	683b      	ldr	r3, [r7, #0]
 8101314:	681b      	ldr	r3, [r3, #0]
 8101316:	069b      	lsls	r3, r3, #26
 8101318:	429a      	cmp	r2, r3
 810131a:	d107      	bne.n	810132c <HAL_ADC_ConfigChannel+0x200>
          {
            CLEAR_BIT(hadc->Instance->OFR2, ADC_OFR2_SSATE);
 810131c:	687b      	ldr	r3, [r7, #4]
 810131e:	681b      	ldr	r3, [r3, #0]
 8101320:	6e5a      	ldr	r2, [r3, #100]	@ 0x64
 8101322:	687b      	ldr	r3, [r7, #4]
 8101324:	681b      	ldr	r3, [r3, #0]
 8101326:	f022 4200 	bic.w	r2, r2, #2147483648	@ 0x80000000
 810132a:	665a      	str	r2, [r3, #100]	@ 0x64
          }
          if (((hadc->Instance->OFR3) & ADC_OFR3_OFFSET3_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 810132c:	687b      	ldr	r3, [r7, #4]
 810132e:	681b      	ldr	r3, [r3, #0]
 8101330:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8101332:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8101336:	683b      	ldr	r3, [r7, #0]
 8101338:	681b      	ldr	r3, [r3, #0]
 810133a:	069b      	lsls	r3, r3, #26
 810133c:	429a      	cmp	r2, r3
 810133e:	d107      	bne.n	8101350 <HAL_ADC_ConfigChannel+0x224>
          {
            CLEAR_BIT(hadc->Instance->OFR3, ADC_OFR3_SSATE);
 8101340:	687b      	ldr	r3, [r7, #4]
 8101342:	681b      	ldr	r3, [r3, #0]
 8101344:	6e9a      	ldr	r2, [r3, #104]	@ 0x68
 8101346:	687b      	ldr	r3, [r7, #4]
 8101348:	681b      	ldr	r3, [r3, #0]
 810134a:	f022 4200 	bic.w	r2, r2, #2147483648	@ 0x80000000
 810134e:	669a      	str	r2, [r3, #104]	@ 0x68
          }
          if (((hadc->Instance->OFR4) & ADC_OFR4_OFFSET4_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 8101350:	687b      	ldr	r3, [r7, #4]
 8101352:	681b      	ldr	r3, [r3, #0]
 8101354:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8101356:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 810135a:	683b      	ldr	r3, [r7, #0]
 810135c:	681b      	ldr	r3, [r3, #0]
 810135e:	069b      	lsls	r3, r3, #26
 8101360:	429a      	cmp	r2, r3
 8101362:	d107      	bne.n	8101374 <HAL_ADC_ConfigChannel+0x248>
          {
            CLEAR_BIT(hadc->Instance->OFR4, ADC_OFR4_SSATE);
 8101364:	687b      	ldr	r3, [r7, #4]
 8101366:	681b      	ldr	r3, [r3, #0]
 8101368:	6eda      	ldr	r2, [r3, #108]	@ 0x6c
 810136a:	687b      	ldr	r3, [r7, #4]
 810136c:	681b      	ldr	r3, [r3, #0]
 810136e:	f022 4200 	bic.w	r2, r2, #2147483648	@ 0x80000000
 8101372:	66da      	str	r2, [r3, #108]	@ 0x6c

    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated only when ADC is disabled:                */
    /*  - Single or differential mode                                           */
    /*  - Internal measurement channels: Vbat/VrefInt/TempSensor                */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8101374:	687b      	ldr	r3, [r7, #4]
 8101376:	681b      	ldr	r3, [r3, #0]
 8101378:	4618      	mov	r0, r3
 810137a:	f7ff fcfb 	bl	8100d74 <LL_ADC_IsEnabled>
 810137e:	4603      	mov	r3, r0
 8101380:	2b00      	cmp	r3, #0
 8101382:	f040 81aa 	bne.w	81016da <HAL_ADC_ConfigChannel+0x5ae>
    {
      /* Set mode single-ended or differential input of the selected ADC channel */
      LL_ADC_SetChannelSingleDiff(hadc->Instance, sConfig->Channel, sConfig->SingleDiff);
 8101386:	687b      	ldr	r3, [r7, #4]
 8101388:	6818      	ldr	r0, [r3, #0]
 810138a:	683b      	ldr	r3, [r7, #0]
 810138c:	6819      	ldr	r1, [r3, #0]
 810138e:	683b      	ldr	r3, [r7, #0]
 8101390:	68db      	ldr	r3, [r3, #12]
 8101392:	461a      	mov	r2, r3
 8101394:	f7ff fc7c 	bl	8100c90 <LL_ADC_SetChannelSingleDiff>

      /* Configuration of differential mode */
      if (sConfig->SingleDiff == ADC_DIFFERENTIAL_ENDED)
 8101398:	683b      	ldr	r3, [r7, #0]
 810139a:	68db      	ldr	r3, [r3, #12]
 810139c:	4a87      	ldr	r2, [pc, #540]	@ (81015bc <HAL_ADC_ConfigChannel+0x490>)
 810139e:	4293      	cmp	r3, r2
 81013a0:	f040 809a 	bne.w	81014d8 <HAL_ADC_ConfigChannel+0x3ac>
      {
        /* Set ADC channel preselection of corresponding negative channel */
        LL_ADC_SetChannelPreselection(hadc->Instance, ADC_CHANNEL_DIFF_NEG_INPUT(hadc, sConfig->Channel));
 81013a4:	687b      	ldr	r3, [r7, #4]
 81013a6:	681a      	ldr	r2, [r3, #0]
 81013a8:	687b      	ldr	r3, [r7, #4]
 81013aa:	681b      	ldr	r3, [r3, #0]
 81013ac:	4984      	ldr	r1, [pc, #528]	@ (81015c0 <HAL_ADC_ConfigChannel+0x494>)
 81013ae:	428b      	cmp	r3, r1
 81013b0:	d147      	bne.n	8101442 <HAL_ADC_ConfigChannel+0x316>
 81013b2:	683b      	ldr	r3, [r7, #0]
 81013b4:	681b      	ldr	r3, [r3, #0]
 81013b6:	4983      	ldr	r1, [pc, #524]	@ (81015c4 <HAL_ADC_ConfigChannel+0x498>)
 81013b8:	428b      	cmp	r3, r1
 81013ba:	d040      	beq.n	810143e <HAL_ADC_ConfigChannel+0x312>
 81013bc:	683b      	ldr	r3, [r7, #0]
 81013be:	681b      	ldr	r3, [r3, #0]
 81013c0:	4981      	ldr	r1, [pc, #516]	@ (81015c8 <HAL_ADC_ConfigChannel+0x49c>)
 81013c2:	428b      	cmp	r3, r1
 81013c4:	d039      	beq.n	810143a <HAL_ADC_ConfigChannel+0x30e>
 81013c6:	683b      	ldr	r3, [r7, #0]
 81013c8:	681b      	ldr	r3, [r3, #0]
 81013ca:	4980      	ldr	r1, [pc, #512]	@ (81015cc <HAL_ADC_ConfigChannel+0x4a0>)
 81013cc:	428b      	cmp	r3, r1
 81013ce:	d032      	beq.n	8101436 <HAL_ADC_ConfigChannel+0x30a>
 81013d0:	683b      	ldr	r3, [r7, #0]
 81013d2:	681b      	ldr	r3, [r3, #0]
 81013d4:	497e      	ldr	r1, [pc, #504]	@ (81015d0 <HAL_ADC_ConfigChannel+0x4a4>)
 81013d6:	428b      	cmp	r3, r1
 81013d8:	d02b      	beq.n	8101432 <HAL_ADC_ConfigChannel+0x306>
 81013da:	683b      	ldr	r3, [r7, #0]
 81013dc:	681b      	ldr	r3, [r3, #0]
 81013de:	497d      	ldr	r1, [pc, #500]	@ (81015d4 <HAL_ADC_ConfigChannel+0x4a8>)
 81013e0:	428b      	cmp	r3, r1
 81013e2:	d024      	beq.n	810142e <HAL_ADC_ConfigChannel+0x302>
 81013e4:	683b      	ldr	r3, [r7, #0]
 81013e6:	681b      	ldr	r3, [r3, #0]
 81013e8:	497b      	ldr	r1, [pc, #492]	@ (81015d8 <HAL_ADC_ConfigChannel+0x4ac>)
 81013ea:	428b      	cmp	r3, r1
 81013ec:	d01d      	beq.n	810142a <HAL_ADC_ConfigChannel+0x2fe>
 81013ee:	683b      	ldr	r3, [r7, #0]
 81013f0:	681b      	ldr	r3, [r3, #0]
 81013f2:	497a      	ldr	r1, [pc, #488]	@ (81015dc <HAL_ADC_ConfigChannel+0x4b0>)
 81013f4:	428b      	cmp	r3, r1
 81013f6:	d016      	beq.n	8101426 <HAL_ADC_ConfigChannel+0x2fa>
 81013f8:	683b      	ldr	r3, [r7, #0]
 81013fa:	681b      	ldr	r3, [r3, #0]
 81013fc:	4978      	ldr	r1, [pc, #480]	@ (81015e0 <HAL_ADC_ConfigChannel+0x4b4>)
 81013fe:	428b      	cmp	r3, r1
 8101400:	d00f      	beq.n	8101422 <HAL_ADC_ConfigChannel+0x2f6>
 8101402:	683b      	ldr	r3, [r7, #0]
 8101404:	681b      	ldr	r3, [r3, #0]
 8101406:	4977      	ldr	r1, [pc, #476]	@ (81015e4 <HAL_ADC_ConfigChannel+0x4b8>)
 8101408:	428b      	cmp	r3, r1
 810140a:	d008      	beq.n	810141e <HAL_ADC_ConfigChannel+0x2f2>
 810140c:	683b      	ldr	r3, [r7, #0]
 810140e:	681b      	ldr	r3, [r3, #0]
 8101410:	4975      	ldr	r1, [pc, #468]	@ (81015e8 <HAL_ADC_ConfigChannel+0x4bc>)
 8101412:	428b      	cmp	r3, r1
 8101414:	d101      	bne.n	810141a <HAL_ADC_ConfigChannel+0x2ee>
 8101416:	4b75      	ldr	r3, [pc, #468]	@ (81015ec <HAL_ADC_ConfigChannel+0x4c0>)
 8101418:	e05a      	b.n	81014d0 <HAL_ADC_ConfigChannel+0x3a4>
 810141a:	2300      	movs	r3, #0
 810141c:	e058      	b.n	81014d0 <HAL_ADC_ConfigChannel+0x3a4>
 810141e:	4b74      	ldr	r3, [pc, #464]	@ (81015f0 <HAL_ADC_ConfigChannel+0x4c4>)
 8101420:	e056      	b.n	81014d0 <HAL_ADC_ConfigChannel+0x3a4>
 8101422:	4b74      	ldr	r3, [pc, #464]	@ (81015f4 <HAL_ADC_ConfigChannel+0x4c8>)
 8101424:	e054      	b.n	81014d0 <HAL_ADC_ConfigChannel+0x3a4>
 8101426:	4b6e      	ldr	r3, [pc, #440]	@ (81015e0 <HAL_ADC_ConfigChannel+0x4b4>)
 8101428:	e052      	b.n	81014d0 <HAL_ADC_ConfigChannel+0x3a4>
 810142a:	4b6c      	ldr	r3, [pc, #432]	@ (81015dc <HAL_ADC_ConfigChannel+0x4b0>)
 810142c:	e050      	b.n	81014d0 <HAL_ADC_ConfigChannel+0x3a4>
 810142e:	4b72      	ldr	r3, [pc, #456]	@ (81015f8 <HAL_ADC_ConfigChannel+0x4cc>)
 8101430:	e04e      	b.n	81014d0 <HAL_ADC_ConfigChannel+0x3a4>
 8101432:	4b72      	ldr	r3, [pc, #456]	@ (81015fc <HAL_ADC_ConfigChannel+0x4d0>)
 8101434:	e04c      	b.n	81014d0 <HAL_ADC_ConfigChannel+0x3a4>
 8101436:	4b72      	ldr	r3, [pc, #456]	@ (8101600 <HAL_ADC_ConfigChannel+0x4d4>)
 8101438:	e04a      	b.n	81014d0 <HAL_ADC_ConfigChannel+0x3a4>
 810143a:	4b72      	ldr	r3, [pc, #456]	@ (8101604 <HAL_ADC_ConfigChannel+0x4d8>)
 810143c:	e048      	b.n	81014d0 <HAL_ADC_ConfigChannel+0x3a4>
 810143e:	2301      	movs	r3, #1
 8101440:	e046      	b.n	81014d0 <HAL_ADC_ConfigChannel+0x3a4>
 8101442:	687b      	ldr	r3, [r7, #4]
 8101444:	681b      	ldr	r3, [r3, #0]
 8101446:	4970      	ldr	r1, [pc, #448]	@ (8101608 <HAL_ADC_ConfigChannel+0x4dc>)
 8101448:	428b      	cmp	r3, r1
 810144a:	d140      	bne.n	81014ce <HAL_ADC_ConfigChannel+0x3a2>
 810144c:	683b      	ldr	r3, [r7, #0]
 810144e:	681b      	ldr	r3, [r3, #0]
 8101450:	495c      	ldr	r1, [pc, #368]	@ (81015c4 <HAL_ADC_ConfigChannel+0x498>)
 8101452:	428b      	cmp	r3, r1
 8101454:	d039      	beq.n	81014ca <HAL_ADC_ConfigChannel+0x39e>
 8101456:	683b      	ldr	r3, [r7, #0]
 8101458:	681b      	ldr	r3, [r3, #0]
 810145a:	495b      	ldr	r1, [pc, #364]	@ (81015c8 <HAL_ADC_ConfigChannel+0x49c>)
 810145c:	428b      	cmp	r3, r1
 810145e:	d032      	beq.n	81014c6 <HAL_ADC_ConfigChannel+0x39a>
 8101460:	683b      	ldr	r3, [r7, #0]
 8101462:	681b      	ldr	r3, [r3, #0]
 8101464:	4959      	ldr	r1, [pc, #356]	@ (81015cc <HAL_ADC_ConfigChannel+0x4a0>)
 8101466:	428b      	cmp	r3, r1
 8101468:	d02b      	beq.n	81014c2 <HAL_ADC_ConfigChannel+0x396>
 810146a:	683b      	ldr	r3, [r7, #0]
 810146c:	681b      	ldr	r3, [r3, #0]
 810146e:	4958      	ldr	r1, [pc, #352]	@ (81015d0 <HAL_ADC_ConfigChannel+0x4a4>)
 8101470:	428b      	cmp	r3, r1
 8101472:	d024      	beq.n	81014be <HAL_ADC_ConfigChannel+0x392>
 8101474:	683b      	ldr	r3, [r7, #0]
 8101476:	681b      	ldr	r3, [r3, #0]
 8101478:	4956      	ldr	r1, [pc, #344]	@ (81015d4 <HAL_ADC_ConfigChannel+0x4a8>)
 810147a:	428b      	cmp	r3, r1
 810147c:	d01d      	beq.n	81014ba <HAL_ADC_ConfigChannel+0x38e>
 810147e:	683b      	ldr	r3, [r7, #0]
 8101480:	681b      	ldr	r3, [r3, #0]
 8101482:	4955      	ldr	r1, [pc, #340]	@ (81015d8 <HAL_ADC_ConfigChannel+0x4ac>)
 8101484:	428b      	cmp	r3, r1
 8101486:	d016      	beq.n	81014b6 <HAL_ADC_ConfigChannel+0x38a>
 8101488:	683b      	ldr	r3, [r7, #0]
 810148a:	681b      	ldr	r3, [r3, #0]
 810148c:	4953      	ldr	r1, [pc, #332]	@ (81015dc <HAL_ADC_ConfigChannel+0x4b0>)
 810148e:	428b      	cmp	r3, r1
 8101490:	d00f      	beq.n	81014b2 <HAL_ADC_ConfigChannel+0x386>
 8101492:	683b      	ldr	r3, [r7, #0]
 8101494:	681b      	ldr	r3, [r3, #0]
 8101496:	4952      	ldr	r1, [pc, #328]	@ (81015e0 <HAL_ADC_ConfigChannel+0x4b4>)
 8101498:	428b      	cmp	r3, r1
 810149a:	d008      	beq.n	81014ae <HAL_ADC_ConfigChannel+0x382>
 810149c:	683b      	ldr	r3, [r7, #0]
 810149e:	681b      	ldr	r3, [r3, #0]
 81014a0:	4951      	ldr	r1, [pc, #324]	@ (81015e8 <HAL_ADC_ConfigChannel+0x4bc>)
 81014a2:	428b      	cmp	r3, r1
 81014a4:	d101      	bne.n	81014aa <HAL_ADC_ConfigChannel+0x37e>
 81014a6:	4b51      	ldr	r3, [pc, #324]	@ (81015ec <HAL_ADC_ConfigChannel+0x4c0>)
 81014a8:	e012      	b.n	81014d0 <HAL_ADC_ConfigChannel+0x3a4>
 81014aa:	2300      	movs	r3, #0
 81014ac:	e010      	b.n	81014d0 <HAL_ADC_ConfigChannel+0x3a4>
 81014ae:	4b51      	ldr	r3, [pc, #324]	@ (81015f4 <HAL_ADC_ConfigChannel+0x4c8>)
 81014b0:	e00e      	b.n	81014d0 <HAL_ADC_ConfigChannel+0x3a4>
 81014b2:	4b4b      	ldr	r3, [pc, #300]	@ (81015e0 <HAL_ADC_ConfigChannel+0x4b4>)
 81014b4:	e00c      	b.n	81014d0 <HAL_ADC_ConfigChannel+0x3a4>
 81014b6:	4b49      	ldr	r3, [pc, #292]	@ (81015dc <HAL_ADC_ConfigChannel+0x4b0>)
 81014b8:	e00a      	b.n	81014d0 <HAL_ADC_ConfigChannel+0x3a4>
 81014ba:	4b4f      	ldr	r3, [pc, #316]	@ (81015f8 <HAL_ADC_ConfigChannel+0x4cc>)
 81014bc:	e008      	b.n	81014d0 <HAL_ADC_ConfigChannel+0x3a4>
 81014be:	4b4f      	ldr	r3, [pc, #316]	@ (81015fc <HAL_ADC_ConfigChannel+0x4d0>)
 81014c0:	e006      	b.n	81014d0 <HAL_ADC_ConfigChannel+0x3a4>
 81014c2:	4b4f      	ldr	r3, [pc, #316]	@ (8101600 <HAL_ADC_ConfigChannel+0x4d4>)
 81014c4:	e004      	b.n	81014d0 <HAL_ADC_ConfigChannel+0x3a4>
 81014c6:	4b4f      	ldr	r3, [pc, #316]	@ (8101604 <HAL_ADC_ConfigChannel+0x4d8>)
 81014c8:	e002      	b.n	81014d0 <HAL_ADC_ConfigChannel+0x3a4>
 81014ca:	2301      	movs	r3, #1
 81014cc:	e000      	b.n	81014d0 <HAL_ADC_ConfigChannel+0x3a4>
 81014ce:	2300      	movs	r3, #0
 81014d0:	4619      	mov	r1, r3
 81014d2:	4610      	mov	r0, r2
 81014d4:	f7ff fafe 	bl	8100ad4 <LL_ADC_SetChannelPreselection>
      /* If internal channel selected, enable dedicated internal buffers and    */
      /* paths.                                                                 */
      /* Note: these internal measurement paths can be disabled using           */
      /* HAL_ADC_DeInit().                                                      */

      if (__LL_ADC_IS_CHANNEL_INTERNAL(sConfig->Channel))
 81014d8:	683b      	ldr	r3, [r7, #0]
 81014da:	681b      	ldr	r3, [r3, #0]
 81014dc:	2b00      	cmp	r3, #0
 81014de:	f280 80fc 	bge.w	81016da <HAL_ADC_ConfigChannel+0x5ae>
      {
        /* Configuration of common ADC parameters                                 */

        tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 81014e2:	687b      	ldr	r3, [r7, #4]
 81014e4:	681b      	ldr	r3, [r3, #0]
 81014e6:	4a36      	ldr	r2, [pc, #216]	@ (81015c0 <HAL_ADC_ConfigChannel+0x494>)
 81014e8:	4293      	cmp	r3, r2
 81014ea:	d004      	beq.n	81014f6 <HAL_ADC_ConfigChannel+0x3ca>
 81014ec:	687b      	ldr	r3, [r7, #4]
 81014ee:	681b      	ldr	r3, [r3, #0]
 81014f0:	4a45      	ldr	r2, [pc, #276]	@ (8101608 <HAL_ADC_ConfigChannel+0x4dc>)
 81014f2:	4293      	cmp	r3, r2
 81014f4:	d101      	bne.n	81014fa <HAL_ADC_ConfigChannel+0x3ce>
 81014f6:	4b45      	ldr	r3, [pc, #276]	@ (810160c <HAL_ADC_ConfigChannel+0x4e0>)
 81014f8:	e000      	b.n	81014fc <HAL_ADC_ConfigChannel+0x3d0>
 81014fa:	4b45      	ldr	r3, [pc, #276]	@ (8101610 <HAL_ADC_ConfigChannel+0x4e4>)
 81014fc:	4618      	mov	r0, r3
 81014fe:	f7ff fadb 	bl	8100ab8 <LL_ADC_GetCommonPathInternalCh>
 8101502:	61f8      	str	r0, [r7, #28]

        /* Software is allowed to change common parameters only when all ADCs   */
        /* of the common group are disabled.                                    */
        if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8101504:	687b      	ldr	r3, [r7, #4]
 8101506:	681b      	ldr	r3, [r3, #0]
 8101508:	4a2d      	ldr	r2, [pc, #180]	@ (81015c0 <HAL_ADC_ConfigChannel+0x494>)
 810150a:	4293      	cmp	r3, r2
 810150c:	d004      	beq.n	8101518 <HAL_ADC_ConfigChannel+0x3ec>
 810150e:	687b      	ldr	r3, [r7, #4]
 8101510:	681b      	ldr	r3, [r3, #0]
 8101512:	4a3d      	ldr	r2, [pc, #244]	@ (8101608 <HAL_ADC_ConfigChannel+0x4dc>)
 8101514:	4293      	cmp	r3, r2
 8101516:	d10e      	bne.n	8101536 <HAL_ADC_ConfigChannel+0x40a>
 8101518:	4829      	ldr	r0, [pc, #164]	@ (81015c0 <HAL_ADC_ConfigChannel+0x494>)
 810151a:	f7ff fc2b 	bl	8100d74 <LL_ADC_IsEnabled>
 810151e:	4604      	mov	r4, r0
 8101520:	4839      	ldr	r0, [pc, #228]	@ (8101608 <HAL_ADC_ConfigChannel+0x4dc>)
 8101522:	f7ff fc27 	bl	8100d74 <LL_ADC_IsEnabled>
 8101526:	4603      	mov	r3, r0
 8101528:	4323      	orrs	r3, r4
 810152a:	2b00      	cmp	r3, #0
 810152c:	bf0c      	ite	eq
 810152e:	2301      	moveq	r3, #1
 8101530:	2300      	movne	r3, #0
 8101532:	b2db      	uxtb	r3, r3
 8101534:	e008      	b.n	8101548 <HAL_ADC_ConfigChannel+0x41c>
 8101536:	4837      	ldr	r0, [pc, #220]	@ (8101614 <HAL_ADC_ConfigChannel+0x4e8>)
 8101538:	f7ff fc1c 	bl	8100d74 <LL_ADC_IsEnabled>
 810153c:	4603      	mov	r3, r0
 810153e:	2b00      	cmp	r3, #0
 8101540:	bf0c      	ite	eq
 8101542:	2301      	moveq	r3, #1
 8101544:	2300      	movne	r3, #0
 8101546:	b2db      	uxtb	r3, r3
 8101548:	2b00      	cmp	r3, #0
 810154a:	f000 80b3 	beq.w	81016b4 <HAL_ADC_ConfigChannel+0x588>
        {
          /* If the requested internal measurement path has already been enabled, */
          /* bypass the configuration processing.                                 */
          if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 810154e:	683b      	ldr	r3, [r7, #0]
 8101550:	681b      	ldr	r3, [r3, #0]
 8101552:	4a31      	ldr	r2, [pc, #196]	@ (8101618 <HAL_ADC_ConfigChannel+0x4ec>)
 8101554:	4293      	cmp	r3, r2
 8101556:	d165      	bne.n	8101624 <HAL_ADC_ConfigChannel+0x4f8>
 8101558:	69fb      	ldr	r3, [r7, #28]
 810155a:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 810155e:	2b00      	cmp	r3, #0
 8101560:	d160      	bne.n	8101624 <HAL_ADC_ConfigChannel+0x4f8>
          {
            if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8101562:	687b      	ldr	r3, [r7, #4]
 8101564:	681b      	ldr	r3, [r3, #0]
 8101566:	4a2b      	ldr	r2, [pc, #172]	@ (8101614 <HAL_ADC_ConfigChannel+0x4e8>)
 8101568:	4293      	cmp	r3, r2
 810156a:	f040 80b6 	bne.w	81016da <HAL_ADC_ConfigChannel+0x5ae>
            {
              LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance), LL_ADC_PATH_INTERNAL_TEMPSENSOR | tmp_config_internal_channel);
 810156e:	687b      	ldr	r3, [r7, #4]
 8101570:	681b      	ldr	r3, [r3, #0]
 8101572:	4a13      	ldr	r2, [pc, #76]	@ (81015c0 <HAL_ADC_ConfigChannel+0x494>)
 8101574:	4293      	cmp	r3, r2
 8101576:	d004      	beq.n	8101582 <HAL_ADC_ConfigChannel+0x456>
 8101578:	687b      	ldr	r3, [r7, #4]
 810157a:	681b      	ldr	r3, [r3, #0]
 810157c:	4a22      	ldr	r2, [pc, #136]	@ (8101608 <HAL_ADC_ConfigChannel+0x4dc>)
 810157e:	4293      	cmp	r3, r2
 8101580:	d101      	bne.n	8101586 <HAL_ADC_ConfigChannel+0x45a>
 8101582:	4a22      	ldr	r2, [pc, #136]	@ (810160c <HAL_ADC_ConfigChannel+0x4e0>)
 8101584:	e000      	b.n	8101588 <HAL_ADC_ConfigChannel+0x45c>
 8101586:	4a22      	ldr	r2, [pc, #136]	@ (8101610 <HAL_ADC_ConfigChannel+0x4e4>)
 8101588:	69fb      	ldr	r3, [r7, #28]
 810158a:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 810158e:	4619      	mov	r1, r3
 8101590:	4610      	mov	r0, r2
 8101592:	f7ff fa7e 	bl	8100a92 <LL_ADC_SetCommonPathInternalCh>
              /* Delay for temperature sensor stabilization time */
              /* Wait loop initialization and execution */
              /* Note: Variable divided by 2 to compensate partially              */
              /*       CPU processing cycles, scaling in us split to not          */
              /*       exceed 32 bits register capacity and handle low frequency. */
              wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8101596:	4b21      	ldr	r3, [pc, #132]	@ (810161c <HAL_ADC_ConfigChannel+0x4f0>)
 8101598:	681b      	ldr	r3, [r3, #0]
 810159a:	099b      	lsrs	r3, r3, #6
 810159c:	4a20      	ldr	r2, [pc, #128]	@ (8101620 <HAL_ADC_ConfigChannel+0x4f4>)
 810159e:	fba2 2303 	umull	r2, r3, r2, r3
 81015a2:	099b      	lsrs	r3, r3, #6
 81015a4:	3301      	adds	r3, #1
 81015a6:	005b      	lsls	r3, r3, #1
 81015a8:	60fb      	str	r3, [r7, #12]
              while (wait_loop_index != 0UL)
 81015aa:	e002      	b.n	81015b2 <HAL_ADC_ConfigChannel+0x486>
              {
                wait_loop_index--;
 81015ac:	68fb      	ldr	r3, [r7, #12]
 81015ae:	3b01      	subs	r3, #1
 81015b0:	60fb      	str	r3, [r7, #12]
              while (wait_loop_index != 0UL)
 81015b2:	68fb      	ldr	r3, [r7, #12]
 81015b4:	2b00      	cmp	r3, #0
 81015b6:	d1f9      	bne.n	81015ac <HAL_ADC_ConfigChannel+0x480>
            if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 81015b8:	e08f      	b.n	81016da <HAL_ADC_ConfigChannel+0x5ae>
 81015ba:	bf00      	nop
 81015bc:	47ff0000 	.word	0x47ff0000
 81015c0:	40022000 	.word	0x40022000
 81015c4:	04300002 	.word	0x04300002
 81015c8:	08600004 	.word	0x08600004
 81015cc:	0c900008 	.word	0x0c900008
 81015d0:	10c00010 	.word	0x10c00010
 81015d4:	14f00020 	.word	0x14f00020
 81015d8:	2a000400 	.word	0x2a000400
 81015dc:	2e300800 	.word	0x2e300800
 81015e0:	32601000 	.word	0x32601000
 81015e4:	43210000 	.word	0x43210000
 81015e8:	4b840000 	.word	0x4b840000
 81015ec:	4fb80000 	.word	0x4fb80000
 81015f0:	47520000 	.word	0x47520000
 81015f4:	36902000 	.word	0x36902000
 81015f8:	25b00200 	.word	0x25b00200
 81015fc:	21800100 	.word	0x21800100
 8101600:	1d500080 	.word	0x1d500080
 8101604:	19200040 	.word	0x19200040
 8101608:	40022100 	.word	0x40022100
 810160c:	40022300 	.word	0x40022300
 8101610:	58026300 	.word	0x58026300
 8101614:	58026000 	.word	0x58026000
 8101618:	cb840000 	.word	0xcb840000
 810161c:	10000000 	.word	0x10000000
 8101620:	053e2d63 	.word	0x053e2d63
              }
            }
          }
          else if ((sConfig->Channel == ADC_CHANNEL_VBAT) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 8101624:	683b      	ldr	r3, [r7, #0]
 8101626:	681b      	ldr	r3, [r3, #0]
 8101628:	4a31      	ldr	r2, [pc, #196]	@ (81016f0 <HAL_ADC_ConfigChannel+0x5c4>)
 810162a:	4293      	cmp	r3, r2
 810162c:	d11e      	bne.n	810166c <HAL_ADC_ConfigChannel+0x540>
 810162e:	69fb      	ldr	r3, [r7, #28]
 8101630:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8101634:	2b00      	cmp	r3, #0
 8101636:	d119      	bne.n	810166c <HAL_ADC_ConfigChannel+0x540>
          {
            if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8101638:	687b      	ldr	r3, [r7, #4]
 810163a:	681b      	ldr	r3, [r3, #0]
 810163c:	4a2d      	ldr	r2, [pc, #180]	@ (81016f4 <HAL_ADC_ConfigChannel+0x5c8>)
 810163e:	4293      	cmp	r3, r2
 8101640:	d14b      	bne.n	81016da <HAL_ADC_ConfigChannel+0x5ae>
            {
              LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance), LL_ADC_PATH_INTERNAL_VBAT | tmp_config_internal_channel);
 8101642:	687b      	ldr	r3, [r7, #4]
 8101644:	681b      	ldr	r3, [r3, #0]
 8101646:	4a2c      	ldr	r2, [pc, #176]	@ (81016f8 <HAL_ADC_ConfigChannel+0x5cc>)
 8101648:	4293      	cmp	r3, r2
 810164a:	d004      	beq.n	8101656 <HAL_ADC_ConfigChannel+0x52a>
 810164c:	687b      	ldr	r3, [r7, #4]
 810164e:	681b      	ldr	r3, [r3, #0]
 8101650:	4a2a      	ldr	r2, [pc, #168]	@ (81016fc <HAL_ADC_ConfigChannel+0x5d0>)
 8101652:	4293      	cmp	r3, r2
 8101654:	d101      	bne.n	810165a <HAL_ADC_ConfigChannel+0x52e>
 8101656:	4a2a      	ldr	r2, [pc, #168]	@ (8101700 <HAL_ADC_ConfigChannel+0x5d4>)
 8101658:	e000      	b.n	810165c <HAL_ADC_ConfigChannel+0x530>
 810165a:	4a2a      	ldr	r2, [pc, #168]	@ (8101704 <HAL_ADC_ConfigChannel+0x5d8>)
 810165c:	69fb      	ldr	r3, [r7, #28]
 810165e:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8101662:	4619      	mov	r1, r3
 8101664:	4610      	mov	r0, r2
 8101666:	f7ff fa14 	bl	8100a92 <LL_ADC_SetCommonPathInternalCh>
            if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 810166a:	e036      	b.n	81016da <HAL_ADC_ConfigChannel+0x5ae>
            }
          }
          else if ((sConfig->Channel == ADC_CHANNEL_VREFINT) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 810166c:	683b      	ldr	r3, [r7, #0]
 810166e:	681b      	ldr	r3, [r3, #0]
 8101670:	4a25      	ldr	r2, [pc, #148]	@ (8101708 <HAL_ADC_ConfigChannel+0x5dc>)
 8101672:	4293      	cmp	r3, r2
 8101674:	d131      	bne.n	81016da <HAL_ADC_ConfigChannel+0x5ae>
 8101676:	69fb      	ldr	r3, [r7, #28]
 8101678:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 810167c:	2b00      	cmp	r3, #0
 810167e:	d12c      	bne.n	81016da <HAL_ADC_ConfigChannel+0x5ae>
          {
            if (ADC_VREFINT_INSTANCE(hadc))
 8101680:	687b      	ldr	r3, [r7, #4]
 8101682:	681b      	ldr	r3, [r3, #0]
 8101684:	4a1b      	ldr	r2, [pc, #108]	@ (81016f4 <HAL_ADC_ConfigChannel+0x5c8>)
 8101686:	4293      	cmp	r3, r2
 8101688:	d127      	bne.n	81016da <HAL_ADC_ConfigChannel+0x5ae>
            {
              LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance), LL_ADC_PATH_INTERNAL_VREFINT | tmp_config_internal_channel);
 810168a:	687b      	ldr	r3, [r7, #4]
 810168c:	681b      	ldr	r3, [r3, #0]
 810168e:	4a1a      	ldr	r2, [pc, #104]	@ (81016f8 <HAL_ADC_ConfigChannel+0x5cc>)
 8101690:	4293      	cmp	r3, r2
 8101692:	d004      	beq.n	810169e <HAL_ADC_ConfigChannel+0x572>
 8101694:	687b      	ldr	r3, [r7, #4]
 8101696:	681b      	ldr	r3, [r3, #0]
 8101698:	4a18      	ldr	r2, [pc, #96]	@ (81016fc <HAL_ADC_ConfigChannel+0x5d0>)
 810169a:	4293      	cmp	r3, r2
 810169c:	d101      	bne.n	81016a2 <HAL_ADC_ConfigChannel+0x576>
 810169e:	4a18      	ldr	r2, [pc, #96]	@ (8101700 <HAL_ADC_ConfigChannel+0x5d4>)
 81016a0:	e000      	b.n	81016a4 <HAL_ADC_ConfigChannel+0x578>
 81016a2:	4a18      	ldr	r2, [pc, #96]	@ (8101704 <HAL_ADC_ConfigChannel+0x5d8>)
 81016a4:	69fb      	ldr	r3, [r7, #28]
 81016a6:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 81016aa:	4619      	mov	r1, r3
 81016ac:	4610      	mov	r0, r2
 81016ae:	f7ff f9f0 	bl	8100a92 <LL_ADC_SetCommonPathInternalCh>
 81016b2:	e012      	b.n	81016da <HAL_ADC_ConfigChannel+0x5ae>
        /* enabled and other ADC of the common group are enabled, internal      */
        /* measurement paths cannot be enabled.                                 */
        else
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 81016b4:	687b      	ldr	r3, [r7, #4]
 81016b6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 81016b8:	f043 0220 	orr.w	r2, r3, #32
 81016bc:	687b      	ldr	r3, [r7, #4]
 81016be:	655a      	str	r2, [r3, #84]	@ 0x54

          tmp_hal_status = HAL_ERROR;
 81016c0:	2301      	movs	r3, #1
 81016c2:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
 81016c6:	e008      	b.n	81016da <HAL_ADC_ConfigChannel+0x5ae>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 81016c8:	687b      	ldr	r3, [r7, #4]
 81016ca:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 81016cc:	f043 0220 	orr.w	r2, r3, #32
 81016d0:	687b      	ldr	r3, [r7, #4]
 81016d2:	655a      	str	r2, [r3, #84]	@ 0x54

    tmp_hal_status = HAL_ERROR;
 81016d4:	2301      	movs	r3, #1
 81016d6:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 81016da:	687b      	ldr	r3, [r7, #4]
 81016dc:	2200      	movs	r2, #0
 81016de:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Return function status */
  return tmp_hal_status;
 81016e2:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
}
 81016e6:	4618      	mov	r0, r3
 81016e8:	3734      	adds	r7, #52	@ 0x34
 81016ea:	46bd      	mov	sp, r7
 81016ec:	bd90      	pop	{r4, r7, pc}
 81016ee:	bf00      	nop
 81016f0:	c7520000 	.word	0xc7520000
 81016f4:	58026000 	.word	0x58026000
 81016f8:	40022000 	.word	0x40022000
 81016fc:	40022100 	.word	0x40022100
 8101700:	40022300 	.word	0x40022300
 8101704:	58026300 	.word	0x58026300
 8101708:	cfb80000 	.word	0xcfb80000

0810170c <ADC_ConfigureBoostMode>:
  *         stopped.
  * @param  hadc ADC handle
  * @retval None.
  */
void ADC_ConfigureBoostMode(ADC_HandleTypeDef *hadc)
{
 810170c:	b580      	push	{r7, lr}
 810170e:	b084      	sub	sp, #16
 8101710:	af00      	add	r7, sp, #0
 8101712:	6078      	str	r0, [r7, #4]
  uint32_t freq;
  if (ADC_IS_SYNCHRONOUS_CLOCK_MODE(hadc))
 8101714:	687b      	ldr	r3, [r7, #4]
 8101716:	681b      	ldr	r3, [r3, #0]
 8101718:	4a7a      	ldr	r2, [pc, #488]	@ (8101904 <ADC_ConfigureBoostMode+0x1f8>)
 810171a:	4293      	cmp	r3, r2
 810171c:	d004      	beq.n	8101728 <ADC_ConfigureBoostMode+0x1c>
 810171e:	687b      	ldr	r3, [r7, #4]
 8101720:	681b      	ldr	r3, [r3, #0]
 8101722:	4a79      	ldr	r2, [pc, #484]	@ (8101908 <ADC_ConfigureBoostMode+0x1fc>)
 8101724:	4293      	cmp	r3, r2
 8101726:	d109      	bne.n	810173c <ADC_ConfigureBoostMode+0x30>
 8101728:	4b78      	ldr	r3, [pc, #480]	@ (810190c <ADC_ConfigureBoostMode+0x200>)
 810172a:	689b      	ldr	r3, [r3, #8]
 810172c:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8101730:	2b00      	cmp	r3, #0
 8101732:	bf14      	ite	ne
 8101734:	2301      	movne	r3, #1
 8101736:	2300      	moveq	r3, #0
 8101738:	b2db      	uxtb	r3, r3
 810173a:	e008      	b.n	810174e <ADC_ConfigureBoostMode+0x42>
 810173c:	4b74      	ldr	r3, [pc, #464]	@ (8101910 <ADC_ConfigureBoostMode+0x204>)
 810173e:	689b      	ldr	r3, [r3, #8]
 8101740:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8101744:	2b00      	cmp	r3, #0
 8101746:	bf14      	ite	ne
 8101748:	2301      	movne	r3, #1
 810174a:	2300      	moveq	r3, #0
 810174c:	b2db      	uxtb	r3, r3
 810174e:	2b00      	cmp	r3, #0
 8101750:	d01c      	beq.n	810178c <ADC_ConfigureBoostMode+0x80>
  {
    freq = HAL_RCC_GetHCLKFreq();
 8101752:	f000 fec3 	bl	81024dc <HAL_RCC_GetHCLKFreq>
 8101756:	60f8      	str	r0, [r7, #12]
    switch (hadc->Init.ClockPrescaler)
 8101758:	687b      	ldr	r3, [r7, #4]
 810175a:	685b      	ldr	r3, [r3, #4]
 810175c:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8101760:	d010      	beq.n	8101784 <ADC_ConfigureBoostMode+0x78>
 8101762:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8101766:	d873      	bhi.n	8101850 <ADC_ConfigureBoostMode+0x144>
 8101768:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 810176c:	d002      	beq.n	8101774 <ADC_ConfigureBoostMode+0x68>
 810176e:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8101772:	d16d      	bne.n	8101850 <ADC_ConfigureBoostMode+0x144>
    {
      case ADC_CLOCK_SYNC_PCLK_DIV1:
      case ADC_CLOCK_SYNC_PCLK_DIV2:
        freq /= (hadc->Init.ClockPrescaler >> ADC_CCR_CKMODE_Pos);
 8101774:	687b      	ldr	r3, [r7, #4]
 8101776:	685b      	ldr	r3, [r3, #4]
 8101778:	0c1b      	lsrs	r3, r3, #16
 810177a:	68fa      	ldr	r2, [r7, #12]
 810177c:	fbb2 f3f3 	udiv	r3, r2, r3
 8101780:	60fb      	str	r3, [r7, #12]
        break;
 8101782:	e068      	b.n	8101856 <ADC_ConfigureBoostMode+0x14a>
      case ADC_CLOCK_SYNC_PCLK_DIV4:
        freq /= 4UL;
 8101784:	68fb      	ldr	r3, [r7, #12]
 8101786:	089b      	lsrs	r3, r3, #2
 8101788:	60fb      	str	r3, [r7, #12]
        break;
 810178a:	e064      	b.n	8101856 <ADC_ConfigureBoostMode+0x14a>
        break;
    }
  }
  else
  {
    freq = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_ADC);
 810178c:	f44f 2000 	mov.w	r0, #524288	@ 0x80000
 8101790:	f04f 0100 	mov.w	r1, #0
 8101794:	f002 f8f4 	bl	8103980 <HAL_RCCEx_GetPeriphCLKFreq>
 8101798:	60f8      	str	r0, [r7, #12]
    switch (hadc->Init.ClockPrescaler)
 810179a:	687b      	ldr	r3, [r7, #4]
 810179c:	685b      	ldr	r3, [r3, #4]
 810179e:	f5b3 1f30 	cmp.w	r3, #2883584	@ 0x2c0000
 81017a2:	d051      	beq.n	8101848 <ADC_ConfigureBoostMode+0x13c>
 81017a4:	f5b3 1f30 	cmp.w	r3, #2883584	@ 0x2c0000
 81017a8:	d854      	bhi.n	8101854 <ADC_ConfigureBoostMode+0x148>
 81017aa:	f5b3 1f20 	cmp.w	r3, #2621440	@ 0x280000
 81017ae:	d047      	beq.n	8101840 <ADC_ConfigureBoostMode+0x134>
 81017b0:	f5b3 1f20 	cmp.w	r3, #2621440	@ 0x280000
 81017b4:	d84e      	bhi.n	8101854 <ADC_ConfigureBoostMode+0x148>
 81017b6:	f5b3 1f10 	cmp.w	r3, #2359296	@ 0x240000
 81017ba:	d03d      	beq.n	8101838 <ADC_ConfigureBoostMode+0x12c>
 81017bc:	f5b3 1f10 	cmp.w	r3, #2359296	@ 0x240000
 81017c0:	d848      	bhi.n	8101854 <ADC_ConfigureBoostMode+0x148>
 81017c2:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 81017c6:	d033      	beq.n	8101830 <ADC_ConfigureBoostMode+0x124>
 81017c8:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 81017cc:	d842      	bhi.n	8101854 <ADC_ConfigureBoostMode+0x148>
 81017ce:	f5b3 1fe0 	cmp.w	r3, #1835008	@ 0x1c0000
 81017d2:	d029      	beq.n	8101828 <ADC_ConfigureBoostMode+0x11c>
 81017d4:	f5b3 1fe0 	cmp.w	r3, #1835008	@ 0x1c0000
 81017d8:	d83c      	bhi.n	8101854 <ADC_ConfigureBoostMode+0x148>
 81017da:	f5b3 1fc0 	cmp.w	r3, #1572864	@ 0x180000
 81017de:	d01a      	beq.n	8101816 <ADC_ConfigureBoostMode+0x10a>
 81017e0:	f5b3 1fc0 	cmp.w	r3, #1572864	@ 0x180000
 81017e4:	d836      	bhi.n	8101854 <ADC_ConfigureBoostMode+0x148>
 81017e6:	f5b3 1fa0 	cmp.w	r3, #1310720	@ 0x140000
 81017ea:	d014      	beq.n	8101816 <ADC_ConfigureBoostMode+0x10a>
 81017ec:	f5b3 1fa0 	cmp.w	r3, #1310720	@ 0x140000
 81017f0:	d830      	bhi.n	8101854 <ADC_ConfigureBoostMode+0x148>
 81017f2:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 81017f6:	d00e      	beq.n	8101816 <ADC_ConfigureBoostMode+0x10a>
 81017f8:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 81017fc:	d82a      	bhi.n	8101854 <ADC_ConfigureBoostMode+0x148>
 81017fe:	f5b3 2f40 	cmp.w	r3, #786432	@ 0xc0000
 8101802:	d008      	beq.n	8101816 <ADC_ConfigureBoostMode+0x10a>
 8101804:	f5b3 2f40 	cmp.w	r3, #786432	@ 0xc0000
 8101808:	d824      	bhi.n	8101854 <ADC_ConfigureBoostMode+0x148>
 810180a:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 810180e:	d002      	beq.n	8101816 <ADC_ConfigureBoostMode+0x10a>
 8101810:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 8101814:	d11e      	bne.n	8101854 <ADC_ConfigureBoostMode+0x148>
      case ADC_CLOCK_ASYNC_DIV4:
      case ADC_CLOCK_ASYNC_DIV6:
      case ADC_CLOCK_ASYNC_DIV8:
      case ADC_CLOCK_ASYNC_DIV10:
      case ADC_CLOCK_ASYNC_DIV12:
        freq /= ((hadc->Init.ClockPrescaler >> ADC_CCR_PRESC_Pos) << 1UL);
 8101816:	687b      	ldr	r3, [r7, #4]
 8101818:	685b      	ldr	r3, [r3, #4]
 810181a:	0c9b      	lsrs	r3, r3, #18
 810181c:	005b      	lsls	r3, r3, #1
 810181e:	68fa      	ldr	r2, [r7, #12]
 8101820:	fbb2 f3f3 	udiv	r3, r2, r3
 8101824:	60fb      	str	r3, [r7, #12]
        break;
 8101826:	e016      	b.n	8101856 <ADC_ConfigureBoostMode+0x14a>
      case ADC_CLOCK_ASYNC_DIV16:
        freq /= 16UL;
 8101828:	68fb      	ldr	r3, [r7, #12]
 810182a:	091b      	lsrs	r3, r3, #4
 810182c:	60fb      	str	r3, [r7, #12]
        break;
 810182e:	e012      	b.n	8101856 <ADC_ConfigureBoostMode+0x14a>
      case ADC_CLOCK_ASYNC_DIV32:
        freq /= 32UL;
 8101830:	68fb      	ldr	r3, [r7, #12]
 8101832:	095b      	lsrs	r3, r3, #5
 8101834:	60fb      	str	r3, [r7, #12]
        break;
 8101836:	e00e      	b.n	8101856 <ADC_ConfigureBoostMode+0x14a>
      case ADC_CLOCK_ASYNC_DIV64:
        freq /= 64UL;
 8101838:	68fb      	ldr	r3, [r7, #12]
 810183a:	099b      	lsrs	r3, r3, #6
 810183c:	60fb      	str	r3, [r7, #12]
        break;
 810183e:	e00a      	b.n	8101856 <ADC_ConfigureBoostMode+0x14a>
      case ADC_CLOCK_ASYNC_DIV128:
        freq /= 128UL;
 8101840:	68fb      	ldr	r3, [r7, #12]
 8101842:	09db      	lsrs	r3, r3, #7
 8101844:	60fb      	str	r3, [r7, #12]
        break;
 8101846:	e006      	b.n	8101856 <ADC_ConfigureBoostMode+0x14a>
      case ADC_CLOCK_ASYNC_DIV256:
        freq /= 256UL;
 8101848:	68fb      	ldr	r3, [r7, #12]
 810184a:	0a1b      	lsrs	r3, r3, #8
 810184c:	60fb      	str	r3, [r7, #12]
        break;
 810184e:	e002      	b.n	8101856 <ADC_ConfigureBoostMode+0x14a>
        break;
 8101850:	bf00      	nop
 8101852:	e000      	b.n	8101856 <ADC_ConfigureBoostMode+0x14a>
      default:
        break;
 8101854:	bf00      	nop
  else /* if(freq > 25000000UL) */
  {
    MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, ADC_CR_BOOST_1 | ADC_CR_BOOST_0);
  }
#else
  if (HAL_GetREVID() <= REV_ID_Y) /* STM32H7 silicon Rev.Y */
 8101856:	f7ff f8fd 	bl	8100a54 <HAL_GetREVID>
 810185a:	4603      	mov	r3, r0
 810185c:	f241 0203 	movw	r2, #4099	@ 0x1003
 8101860:	4293      	cmp	r3, r2
 8101862:	d815      	bhi.n	8101890 <ADC_ConfigureBoostMode+0x184>
  {
    if (freq > 20000000UL)
 8101864:	68fb      	ldr	r3, [r7, #12]
 8101866:	4a2b      	ldr	r2, [pc, #172]	@ (8101914 <ADC_ConfigureBoostMode+0x208>)
 8101868:	4293      	cmp	r3, r2
 810186a:	d908      	bls.n	810187e <ADC_ConfigureBoostMode+0x172>
    {
      SET_BIT(hadc->Instance->CR, ADC_CR_BOOST_0);
 810186c:	687b      	ldr	r3, [r7, #4]
 810186e:	681b      	ldr	r3, [r3, #0]
 8101870:	689a      	ldr	r2, [r3, #8]
 8101872:	687b      	ldr	r3, [r7, #4]
 8101874:	681b      	ldr	r3, [r3, #0]
 8101876:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 810187a:	609a      	str	r2, [r3, #8]
    {
      MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, ADC_CR_BOOST_1 | ADC_CR_BOOST_0);
    }
  }
#endif /* ADC_VER_V5_3 */
}
 810187c:	e03e      	b.n	81018fc <ADC_ConfigureBoostMode+0x1f0>
      CLEAR_BIT(hadc->Instance->CR, ADC_CR_BOOST_0);
 810187e:	687b      	ldr	r3, [r7, #4]
 8101880:	681b      	ldr	r3, [r3, #0]
 8101882:	689a      	ldr	r2, [r3, #8]
 8101884:	687b      	ldr	r3, [r7, #4]
 8101886:	681b      	ldr	r3, [r3, #0]
 8101888:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 810188c:	609a      	str	r2, [r3, #8]
}
 810188e:	e035      	b.n	81018fc <ADC_ConfigureBoostMode+0x1f0>
    freq /= 2U; /* divider by 2 for Rev.V */
 8101890:	68fb      	ldr	r3, [r7, #12]
 8101892:	085b      	lsrs	r3, r3, #1
 8101894:	60fb      	str	r3, [r7, #12]
    if (freq <= 6250000UL)
 8101896:	68fb      	ldr	r3, [r7, #12]
 8101898:	4a1f      	ldr	r2, [pc, #124]	@ (8101918 <ADC_ConfigureBoostMode+0x20c>)
 810189a:	4293      	cmp	r3, r2
 810189c:	d808      	bhi.n	81018b0 <ADC_ConfigureBoostMode+0x1a4>
      MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, 0UL);
 810189e:	687b      	ldr	r3, [r7, #4]
 81018a0:	681b      	ldr	r3, [r3, #0]
 81018a2:	689a      	ldr	r2, [r3, #8]
 81018a4:	687b      	ldr	r3, [r7, #4]
 81018a6:	681b      	ldr	r3, [r3, #0]
 81018a8:	f422 7240 	bic.w	r2, r2, #768	@ 0x300
 81018ac:	609a      	str	r2, [r3, #8]
}
 81018ae:	e025      	b.n	81018fc <ADC_ConfigureBoostMode+0x1f0>
    else if (freq <= 12500000UL)
 81018b0:	68fb      	ldr	r3, [r7, #12]
 81018b2:	4a1a      	ldr	r2, [pc, #104]	@ (810191c <ADC_ConfigureBoostMode+0x210>)
 81018b4:	4293      	cmp	r3, r2
 81018b6:	d80a      	bhi.n	81018ce <ADC_ConfigureBoostMode+0x1c2>
      MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, ADC_CR_BOOST_0);
 81018b8:	687b      	ldr	r3, [r7, #4]
 81018ba:	681b      	ldr	r3, [r3, #0]
 81018bc:	689b      	ldr	r3, [r3, #8]
 81018be:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 81018c2:	687b      	ldr	r3, [r7, #4]
 81018c4:	681b      	ldr	r3, [r3, #0]
 81018c6:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 81018ca:	609a      	str	r2, [r3, #8]
}
 81018cc:	e016      	b.n	81018fc <ADC_ConfigureBoostMode+0x1f0>
    else if (freq <= 25000000UL)
 81018ce:	68fb      	ldr	r3, [r7, #12]
 81018d0:	4a13      	ldr	r2, [pc, #76]	@ (8101920 <ADC_ConfigureBoostMode+0x214>)
 81018d2:	4293      	cmp	r3, r2
 81018d4:	d80a      	bhi.n	81018ec <ADC_ConfigureBoostMode+0x1e0>
      MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, ADC_CR_BOOST_1);
 81018d6:	687b      	ldr	r3, [r7, #4]
 81018d8:	681b      	ldr	r3, [r3, #0]
 81018da:	689b      	ldr	r3, [r3, #8]
 81018dc:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 81018e0:	687b      	ldr	r3, [r7, #4]
 81018e2:	681b      	ldr	r3, [r3, #0]
 81018e4:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 81018e8:	609a      	str	r2, [r3, #8]
}
 81018ea:	e007      	b.n	81018fc <ADC_ConfigureBoostMode+0x1f0>
      MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, ADC_CR_BOOST_1 | ADC_CR_BOOST_0);
 81018ec:	687b      	ldr	r3, [r7, #4]
 81018ee:	681b      	ldr	r3, [r3, #0]
 81018f0:	689a      	ldr	r2, [r3, #8]
 81018f2:	687b      	ldr	r3, [r7, #4]
 81018f4:	681b      	ldr	r3, [r3, #0]
 81018f6:	f442 7240 	orr.w	r2, r2, #768	@ 0x300
 81018fa:	609a      	str	r2, [r3, #8]
}
 81018fc:	bf00      	nop
 81018fe:	3710      	adds	r7, #16
 8101900:	46bd      	mov	sp, r7
 8101902:	bd80      	pop	{r7, pc}
 8101904:	40022000 	.word	0x40022000
 8101908:	40022100 	.word	0x40022100
 810190c:	40022300 	.word	0x40022300
 8101910:	58026300 	.word	0x58026300
 8101914:	01312d00 	.word	0x01312d00
 8101918:	005f5e10 	.word	0x005f5e10
 810191c:	00bebc20 	.word	0x00bebc20
 8101920:	017d7840 	.word	0x017d7840

08101924 <LL_ADC_IsEnabled>:
{
 8101924:	b480      	push	{r7}
 8101926:	b083      	sub	sp, #12
 8101928:	af00      	add	r7, sp, #0
 810192a:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 810192c:	687b      	ldr	r3, [r7, #4]
 810192e:	689b      	ldr	r3, [r3, #8]
 8101930:	f003 0301 	and.w	r3, r3, #1
 8101934:	2b01      	cmp	r3, #1
 8101936:	d101      	bne.n	810193c <LL_ADC_IsEnabled+0x18>
 8101938:	2301      	movs	r3, #1
 810193a:	e000      	b.n	810193e <LL_ADC_IsEnabled+0x1a>
 810193c:	2300      	movs	r3, #0
}
 810193e:	4618      	mov	r0, r3
 8101940:	370c      	adds	r7, #12
 8101942:	46bd      	mov	sp, r7
 8101944:	f85d 7b04 	ldr.w	r7, [sp], #4
 8101948:	4770      	bx	lr

0810194a <LL_ADC_REG_IsConversionOngoing>:
{
 810194a:	b480      	push	{r7}
 810194c:	b083      	sub	sp, #12
 810194e:	af00      	add	r7, sp, #0
 8101950:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8101952:	687b      	ldr	r3, [r7, #4]
 8101954:	689b      	ldr	r3, [r3, #8]
 8101956:	f003 0304 	and.w	r3, r3, #4
 810195a:	2b04      	cmp	r3, #4
 810195c:	d101      	bne.n	8101962 <LL_ADC_REG_IsConversionOngoing+0x18>
 810195e:	2301      	movs	r3, #1
 8101960:	e000      	b.n	8101964 <LL_ADC_REG_IsConversionOngoing+0x1a>
 8101962:	2300      	movs	r3, #0
}
 8101964:	4618      	mov	r0, r3
 8101966:	370c      	adds	r7, #12
 8101968:	46bd      	mov	sp, r7
 810196a:	f85d 7b04 	ldr.w	r7, [sp], #4
 810196e:	4770      	bx	lr

08101970 <HAL_ADCEx_MultiModeConfigChannel>:
  * @param hadc Master ADC handle
  * @param multimode Structure of ADC multimode configuration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_MultiModeConfigChannel(ADC_HandleTypeDef *hadc, ADC_MultiModeTypeDef *multimode)
{
 8101970:	b590      	push	{r4, r7, lr}
 8101972:	b09f      	sub	sp, #124	@ 0x7c
 8101974:	af00      	add	r7, sp, #0
 8101976:	6078      	str	r0, [r7, #4]
 8101978:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 810197a:	2300      	movs	r3, #0
 810197c:	f887 3077 	strb.w	r3, [r7, #119]	@ 0x77
    assert_param(IS_ADC_DUAL_DATA_MODE(multimode->DualModeData));
    assert_param(IS_ADC_SAMPLING_DELAY(multimode->TwoSamplingDelay));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 8101980:	687b      	ldr	r3, [r7, #4]
 8101982:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 8101986:	2b01      	cmp	r3, #1
 8101988:	d101      	bne.n	810198e <HAL_ADCEx_MultiModeConfigChannel+0x1e>
 810198a:	2302      	movs	r3, #2
 810198c:	e0c4      	b.n	8101b18 <HAL_ADCEx_MultiModeConfigChannel+0x1a8>
 810198e:	687b      	ldr	r3, [r7, #4]
 8101990:	2201      	movs	r2, #1
 8101992:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  tmphadcSlave.State = HAL_ADC_STATE_RESET;
 8101996:	2300      	movs	r3, #0
 8101998:	65fb      	str	r3, [r7, #92]	@ 0x5c
  tmphadcSlave.ErrorCode = HAL_ADC_ERROR_NONE;
 810199a:	2300      	movs	r3, #0
 810199c:	663b      	str	r3, [r7, #96]	@ 0x60

  ADC_MULTI_SLAVE(hadc, &tmphadcSlave);
 810199e:	687b      	ldr	r3, [r7, #4]
 81019a0:	681b      	ldr	r3, [r3, #0]
 81019a2:	4a5f      	ldr	r2, [pc, #380]	@ (8101b20 <HAL_ADCEx_MultiModeConfigChannel+0x1b0>)
 81019a4:	4293      	cmp	r3, r2
 81019a6:	d102      	bne.n	81019ae <HAL_ADCEx_MultiModeConfigChannel+0x3e>
 81019a8:	4b5e      	ldr	r3, [pc, #376]	@ (8101b24 <HAL_ADCEx_MultiModeConfigChannel+0x1b4>)
 81019aa:	60bb      	str	r3, [r7, #8]
 81019ac:	e001      	b.n	81019b2 <HAL_ADCEx_MultiModeConfigChannel+0x42>
 81019ae:	2300      	movs	r3, #0
 81019b0:	60bb      	str	r3, [r7, #8]

  if (tmphadcSlave.Instance == NULL)
 81019b2:	68bb      	ldr	r3, [r7, #8]
 81019b4:	2b00      	cmp	r3, #0
 81019b6:	d10b      	bne.n	81019d0 <HAL_ADCEx_MultiModeConfigChannel+0x60>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 81019b8:	687b      	ldr	r3, [r7, #4]
 81019ba:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 81019bc:	f043 0220 	orr.w	r2, r3, #32
 81019c0:	687b      	ldr	r3, [r7, #4]
 81019c2:	655a      	str	r2, [r3, #84]	@ 0x54

    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 81019c4:	687b      	ldr	r3, [r7, #4]
 81019c6:	2200      	movs	r2, #0
 81019c8:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

    return HAL_ERROR;
 81019cc:	2301      	movs	r3, #1
 81019ce:	e0a3      	b.n	8101b18 <HAL_ADCEx_MultiModeConfigChannel+0x1a8>

  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Multimode DATA Format configuration                                   */
  tmphadcSlave_conversion_on_going = LL_ADC_REG_IsConversionOngoing((&tmphadcSlave)->Instance);
 81019d0:	68bb      	ldr	r3, [r7, #8]
 81019d2:	4618      	mov	r0, r3
 81019d4:	f7ff ffb9 	bl	810194a <LL_ADC_REG_IsConversionOngoing>
 81019d8:	6738      	str	r0, [r7, #112]	@ 0x70
  if ((LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 81019da:	687b      	ldr	r3, [r7, #4]
 81019dc:	681b      	ldr	r3, [r3, #0]
 81019de:	4618      	mov	r0, r3
 81019e0:	f7ff ffb3 	bl	810194a <LL_ADC_REG_IsConversionOngoing>
 81019e4:	4603      	mov	r3, r0
 81019e6:	2b00      	cmp	r3, #0
 81019e8:	f040 8085 	bne.w	8101af6 <HAL_ADCEx_MultiModeConfigChannel+0x186>
      && (tmphadcSlave_conversion_on_going == 0UL))
 81019ec:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 81019ee:	2b00      	cmp	r3, #0
 81019f0:	f040 8081 	bne.w	8101af6 <HAL_ADCEx_MultiModeConfigChannel+0x186>
  {
    /* Pointer to the common control register */
    tmpADC_Common = __LL_ADC_COMMON_INSTANCE(hadc->Instance);
 81019f4:	687b      	ldr	r3, [r7, #4]
 81019f6:	681b      	ldr	r3, [r3, #0]
 81019f8:	4a49      	ldr	r2, [pc, #292]	@ (8101b20 <HAL_ADCEx_MultiModeConfigChannel+0x1b0>)
 81019fa:	4293      	cmp	r3, r2
 81019fc:	d004      	beq.n	8101a08 <HAL_ADCEx_MultiModeConfigChannel+0x98>
 81019fe:	687b      	ldr	r3, [r7, #4]
 8101a00:	681b      	ldr	r3, [r3, #0]
 8101a02:	4a48      	ldr	r2, [pc, #288]	@ (8101b24 <HAL_ADCEx_MultiModeConfigChannel+0x1b4>)
 8101a04:	4293      	cmp	r3, r2
 8101a06:	d101      	bne.n	8101a0c <HAL_ADCEx_MultiModeConfigChannel+0x9c>
 8101a08:	4b47      	ldr	r3, [pc, #284]	@ (8101b28 <HAL_ADCEx_MultiModeConfigChannel+0x1b8>)
 8101a0a:	e000      	b.n	8101a0e <HAL_ADCEx_MultiModeConfigChannel+0x9e>
 8101a0c:	4b47      	ldr	r3, [pc, #284]	@ (8101b2c <HAL_ADCEx_MultiModeConfigChannel+0x1bc>)
 8101a0e:	66fb      	str	r3, [r7, #108]	@ 0x6c

    /* If multimode is selected, configure all multimode parameters.          */
    /* Otherwise, reset multimode parameters (can be used in case of          */
    /* transition from multimode to independent mode).                        */
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 8101a10:	683b      	ldr	r3, [r7, #0]
 8101a12:	681b      	ldr	r3, [r3, #0]
 8101a14:	2b00      	cmp	r3, #0
 8101a16:	d03b      	beq.n	8101a90 <HAL_ADCEx_MultiModeConfigChannel+0x120>
    {
      MODIFY_REG(tmpADC_Common->CCR, ADC_CCR_DAMDF, multimode->DualModeData);
 8101a18:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8101a1a:	689b      	ldr	r3, [r3, #8]
 8101a1c:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 8101a20:	683b      	ldr	r3, [r7, #0]
 8101a22:	685b      	ldr	r3, [r3, #4]
 8101a24:	431a      	orrs	r2, r3
 8101a26:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8101a28:	609a      	str	r2, [r3, #8]
      /*      from 1 to 8 clock cycles for 12 bits                              */
      /*      from 1 to 6 clock cycles for 10 and 8 bits                        */
      /*    If a higher delay is selected, it will be clipped to maximum delay  */
      /*    range                                                               */

      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8101a2a:	687b      	ldr	r3, [r7, #4]
 8101a2c:	681b      	ldr	r3, [r3, #0]
 8101a2e:	4a3c      	ldr	r2, [pc, #240]	@ (8101b20 <HAL_ADCEx_MultiModeConfigChannel+0x1b0>)
 8101a30:	4293      	cmp	r3, r2
 8101a32:	d004      	beq.n	8101a3e <HAL_ADCEx_MultiModeConfigChannel+0xce>
 8101a34:	687b      	ldr	r3, [r7, #4]
 8101a36:	681b      	ldr	r3, [r3, #0]
 8101a38:	4a3a      	ldr	r2, [pc, #232]	@ (8101b24 <HAL_ADCEx_MultiModeConfigChannel+0x1b4>)
 8101a3a:	4293      	cmp	r3, r2
 8101a3c:	d10e      	bne.n	8101a5c <HAL_ADCEx_MultiModeConfigChannel+0xec>
 8101a3e:	4838      	ldr	r0, [pc, #224]	@ (8101b20 <HAL_ADCEx_MultiModeConfigChannel+0x1b0>)
 8101a40:	f7ff ff70 	bl	8101924 <LL_ADC_IsEnabled>
 8101a44:	4604      	mov	r4, r0
 8101a46:	4837      	ldr	r0, [pc, #220]	@ (8101b24 <HAL_ADCEx_MultiModeConfigChannel+0x1b4>)
 8101a48:	f7ff ff6c 	bl	8101924 <LL_ADC_IsEnabled>
 8101a4c:	4603      	mov	r3, r0
 8101a4e:	4323      	orrs	r3, r4
 8101a50:	2b00      	cmp	r3, #0
 8101a52:	bf0c      	ite	eq
 8101a54:	2301      	moveq	r3, #1
 8101a56:	2300      	movne	r3, #0
 8101a58:	b2db      	uxtb	r3, r3
 8101a5a:	e008      	b.n	8101a6e <HAL_ADCEx_MultiModeConfigChannel+0xfe>
 8101a5c:	4834      	ldr	r0, [pc, #208]	@ (8101b30 <HAL_ADCEx_MultiModeConfigChannel+0x1c0>)
 8101a5e:	f7ff ff61 	bl	8101924 <LL_ADC_IsEnabled>
 8101a62:	4603      	mov	r3, r0
 8101a64:	2b00      	cmp	r3, #0
 8101a66:	bf0c      	ite	eq
 8101a68:	2301      	moveq	r3, #1
 8101a6a:	2300      	movne	r3, #0
 8101a6c:	b2db      	uxtb	r3, r3
 8101a6e:	2b00      	cmp	r3, #0
 8101a70:	d04b      	beq.n	8101b0a <HAL_ADCEx_MultiModeConfigChannel+0x19a>
      {
        MODIFY_REG(tmpADC_Common->CCR,
 8101a72:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8101a74:	689b      	ldr	r3, [r3, #8]
 8101a76:	f423 6371 	bic.w	r3, r3, #3856	@ 0xf10
 8101a7a:	f023 030f 	bic.w	r3, r3, #15
 8101a7e:	683a      	ldr	r2, [r7, #0]
 8101a80:	6811      	ldr	r1, [r2, #0]
 8101a82:	683a      	ldr	r2, [r7, #0]
 8101a84:	6892      	ldr	r2, [r2, #8]
 8101a86:	430a      	orrs	r2, r1
 8101a88:	431a      	orrs	r2, r3
 8101a8a:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8101a8c:	609a      	str	r2, [r3, #8]
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 8101a8e:	e03c      	b.n	8101b0a <HAL_ADCEx_MultiModeConfigChannel+0x19a>
                  );
      }
    }
    else /* ADC_MODE_INDEPENDENT */
    {
      CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_DAMDF);
 8101a90:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8101a92:	689b      	ldr	r3, [r3, #8]
 8101a94:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 8101a98:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8101a9a:	609a      	str	r2, [r3, #8]

      /* Parameters that can be updated only when ADC is disabled:                */
      /*  - Multimode mode selection                                              */
      /*  - Multimode delay                                                       */
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8101a9c:	687b      	ldr	r3, [r7, #4]
 8101a9e:	681b      	ldr	r3, [r3, #0]
 8101aa0:	4a1f      	ldr	r2, [pc, #124]	@ (8101b20 <HAL_ADCEx_MultiModeConfigChannel+0x1b0>)
 8101aa2:	4293      	cmp	r3, r2
 8101aa4:	d004      	beq.n	8101ab0 <HAL_ADCEx_MultiModeConfigChannel+0x140>
 8101aa6:	687b      	ldr	r3, [r7, #4]
 8101aa8:	681b      	ldr	r3, [r3, #0]
 8101aaa:	4a1e      	ldr	r2, [pc, #120]	@ (8101b24 <HAL_ADCEx_MultiModeConfigChannel+0x1b4>)
 8101aac:	4293      	cmp	r3, r2
 8101aae:	d10e      	bne.n	8101ace <HAL_ADCEx_MultiModeConfigChannel+0x15e>
 8101ab0:	481b      	ldr	r0, [pc, #108]	@ (8101b20 <HAL_ADCEx_MultiModeConfigChannel+0x1b0>)
 8101ab2:	f7ff ff37 	bl	8101924 <LL_ADC_IsEnabled>
 8101ab6:	4604      	mov	r4, r0
 8101ab8:	481a      	ldr	r0, [pc, #104]	@ (8101b24 <HAL_ADCEx_MultiModeConfigChannel+0x1b4>)
 8101aba:	f7ff ff33 	bl	8101924 <LL_ADC_IsEnabled>
 8101abe:	4603      	mov	r3, r0
 8101ac0:	4323      	orrs	r3, r4
 8101ac2:	2b00      	cmp	r3, #0
 8101ac4:	bf0c      	ite	eq
 8101ac6:	2301      	moveq	r3, #1
 8101ac8:	2300      	movne	r3, #0
 8101aca:	b2db      	uxtb	r3, r3
 8101acc:	e008      	b.n	8101ae0 <HAL_ADCEx_MultiModeConfigChannel+0x170>
 8101ace:	4818      	ldr	r0, [pc, #96]	@ (8101b30 <HAL_ADCEx_MultiModeConfigChannel+0x1c0>)
 8101ad0:	f7ff ff28 	bl	8101924 <LL_ADC_IsEnabled>
 8101ad4:	4603      	mov	r3, r0
 8101ad6:	2b00      	cmp	r3, #0
 8101ad8:	bf0c      	ite	eq
 8101ada:	2301      	moveq	r3, #1
 8101adc:	2300      	movne	r3, #0
 8101ade:	b2db      	uxtb	r3, r3
 8101ae0:	2b00      	cmp	r3, #0
 8101ae2:	d012      	beq.n	8101b0a <HAL_ADCEx_MultiModeConfigChannel+0x19a>
      {
        CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_DUAL | ADC_CCR_DELAY);
 8101ae4:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8101ae6:	689b      	ldr	r3, [r3, #8]
 8101ae8:	f423 6371 	bic.w	r3, r3, #3856	@ 0xf10
 8101aec:	f023 030f 	bic.w	r3, r3, #15
 8101af0:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 8101af2:	6093      	str	r3, [r2, #8]
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 8101af4:	e009      	b.n	8101b0a <HAL_ADCEx_MultiModeConfigChannel+0x19a>
  /* If one of the ADC sharing the same common group is enabled, no update    */
  /* could be done on neither of the multimode structure parameters.          */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8101af6:	687b      	ldr	r3, [r7, #4]
 8101af8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8101afa:	f043 0220 	orr.w	r2, r3, #32
 8101afe:	687b      	ldr	r3, [r7, #4]
 8101b00:	655a      	str	r2, [r3, #84]	@ 0x54

    tmp_hal_status = HAL_ERROR;
 8101b02:	2301      	movs	r3, #1
 8101b04:	f887 3077 	strb.w	r3, [r7, #119]	@ 0x77
 8101b08:	e000      	b.n	8101b0c <HAL_ADCEx_MultiModeConfigChannel+0x19c>
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 8101b0a:	bf00      	nop
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8101b0c:	687b      	ldr	r3, [r7, #4]
 8101b0e:	2200      	movs	r2, #0
 8101b10:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Return function status */
  return tmp_hal_status;
 8101b14:	f897 3077 	ldrb.w	r3, [r7, #119]	@ 0x77
}
 8101b18:	4618      	mov	r0, r3
 8101b1a:	377c      	adds	r7, #124	@ 0x7c
 8101b1c:	46bd      	mov	sp, r7
 8101b1e:	bd90      	pop	{r4, r7, pc}
 8101b20:	40022000 	.word	0x40022000
 8101b24:	40022100 	.word	0x40022100
 8101b28:	40022300 	.word	0x40022300
 8101b2c:	58026300 	.word	0x58026300
 8101b30:	58026000 	.word	0x58026000

08101b34 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8101b34:	b480      	push	{r7}
 8101b36:	b085      	sub	sp, #20
 8101b38:	af00      	add	r7, sp, #0
 8101b3a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8101b3c:	687b      	ldr	r3, [r7, #4]
 8101b3e:	f003 0307 	and.w	r3, r3, #7
 8101b42:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8101b44:	4b0c      	ldr	r3, [pc, #48]	@ (8101b78 <__NVIC_SetPriorityGrouping+0x44>)
 8101b46:	68db      	ldr	r3, [r3, #12]
 8101b48:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8101b4a:	68ba      	ldr	r2, [r7, #8]
 8101b4c:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8101b50:	4013      	ands	r3, r2
 8101b52:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8101b54:	68fb      	ldr	r3, [r7, #12]
 8101b56:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8101b58:	68bb      	ldr	r3, [r7, #8]
 8101b5a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8101b5c:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8101b60:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8101b64:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8101b66:	4a04      	ldr	r2, [pc, #16]	@ (8101b78 <__NVIC_SetPriorityGrouping+0x44>)
 8101b68:	68bb      	ldr	r3, [r7, #8]
 8101b6a:	60d3      	str	r3, [r2, #12]
}
 8101b6c:	bf00      	nop
 8101b6e:	3714      	adds	r7, #20
 8101b70:	46bd      	mov	sp, r7
 8101b72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8101b76:	4770      	bx	lr
 8101b78:	e000ed00 	.word	0xe000ed00

08101b7c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8101b7c:	b480      	push	{r7}
 8101b7e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8101b80:	4b04      	ldr	r3, [pc, #16]	@ (8101b94 <__NVIC_GetPriorityGrouping+0x18>)
 8101b82:	68db      	ldr	r3, [r3, #12]
 8101b84:	0a1b      	lsrs	r3, r3, #8
 8101b86:	f003 0307 	and.w	r3, r3, #7
}
 8101b8a:	4618      	mov	r0, r3
 8101b8c:	46bd      	mov	sp, r7
 8101b8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8101b92:	4770      	bx	lr
 8101b94:	e000ed00 	.word	0xe000ed00

08101b98 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8101b98:	b480      	push	{r7}
 8101b9a:	b083      	sub	sp, #12
 8101b9c:	af00      	add	r7, sp, #0
 8101b9e:	4603      	mov	r3, r0
 8101ba0:	6039      	str	r1, [r7, #0]
 8101ba2:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 8101ba4:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8101ba8:	2b00      	cmp	r3, #0
 8101baa:	db0a      	blt.n	8101bc2 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8101bac:	683b      	ldr	r3, [r7, #0]
 8101bae:	b2da      	uxtb	r2, r3
 8101bb0:	490c      	ldr	r1, [pc, #48]	@ (8101be4 <__NVIC_SetPriority+0x4c>)
 8101bb2:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8101bb6:	0112      	lsls	r2, r2, #4
 8101bb8:	b2d2      	uxtb	r2, r2
 8101bba:	440b      	add	r3, r1
 8101bbc:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8101bc0:	e00a      	b.n	8101bd8 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8101bc2:	683b      	ldr	r3, [r7, #0]
 8101bc4:	b2da      	uxtb	r2, r3
 8101bc6:	4908      	ldr	r1, [pc, #32]	@ (8101be8 <__NVIC_SetPriority+0x50>)
 8101bc8:	88fb      	ldrh	r3, [r7, #6]
 8101bca:	f003 030f 	and.w	r3, r3, #15
 8101bce:	3b04      	subs	r3, #4
 8101bd0:	0112      	lsls	r2, r2, #4
 8101bd2:	b2d2      	uxtb	r2, r2
 8101bd4:	440b      	add	r3, r1
 8101bd6:	761a      	strb	r2, [r3, #24]
}
 8101bd8:	bf00      	nop
 8101bda:	370c      	adds	r7, #12
 8101bdc:	46bd      	mov	sp, r7
 8101bde:	f85d 7b04 	ldr.w	r7, [sp], #4
 8101be2:	4770      	bx	lr
 8101be4:	e000e100 	.word	0xe000e100
 8101be8:	e000ed00 	.word	0xe000ed00

08101bec <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8101bec:	b480      	push	{r7}
 8101bee:	b089      	sub	sp, #36	@ 0x24
 8101bf0:	af00      	add	r7, sp, #0
 8101bf2:	60f8      	str	r0, [r7, #12]
 8101bf4:	60b9      	str	r1, [r7, #8]
 8101bf6:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8101bf8:	68fb      	ldr	r3, [r7, #12]
 8101bfa:	f003 0307 	and.w	r3, r3, #7
 8101bfe:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8101c00:	69fb      	ldr	r3, [r7, #28]
 8101c02:	f1c3 0307 	rsb	r3, r3, #7
 8101c06:	2b04      	cmp	r3, #4
 8101c08:	bf28      	it	cs
 8101c0a:	2304      	movcs	r3, #4
 8101c0c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8101c0e:	69fb      	ldr	r3, [r7, #28]
 8101c10:	3304      	adds	r3, #4
 8101c12:	2b06      	cmp	r3, #6
 8101c14:	d902      	bls.n	8101c1c <NVIC_EncodePriority+0x30>
 8101c16:	69fb      	ldr	r3, [r7, #28]
 8101c18:	3b03      	subs	r3, #3
 8101c1a:	e000      	b.n	8101c1e <NVIC_EncodePriority+0x32>
 8101c1c:	2300      	movs	r3, #0
 8101c1e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8101c20:	f04f 32ff 	mov.w	r2, #4294967295
 8101c24:	69bb      	ldr	r3, [r7, #24]
 8101c26:	fa02 f303 	lsl.w	r3, r2, r3
 8101c2a:	43da      	mvns	r2, r3
 8101c2c:	68bb      	ldr	r3, [r7, #8]
 8101c2e:	401a      	ands	r2, r3
 8101c30:	697b      	ldr	r3, [r7, #20]
 8101c32:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8101c34:	f04f 31ff 	mov.w	r1, #4294967295
 8101c38:	697b      	ldr	r3, [r7, #20]
 8101c3a:	fa01 f303 	lsl.w	r3, r1, r3
 8101c3e:	43d9      	mvns	r1, r3
 8101c40:	687b      	ldr	r3, [r7, #4]
 8101c42:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8101c44:	4313      	orrs	r3, r2
         );
}
 8101c46:	4618      	mov	r0, r3
 8101c48:	3724      	adds	r7, #36	@ 0x24
 8101c4a:	46bd      	mov	sp, r7
 8101c4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8101c50:	4770      	bx	lr
	...

08101c54 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8101c54:	b580      	push	{r7, lr}
 8101c56:	b082      	sub	sp, #8
 8101c58:	af00      	add	r7, sp, #0
 8101c5a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8101c5c:	687b      	ldr	r3, [r7, #4]
 8101c5e:	3b01      	subs	r3, #1
 8101c60:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8101c64:	d301      	bcc.n	8101c6a <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8101c66:	2301      	movs	r3, #1
 8101c68:	e00f      	b.n	8101c8a <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8101c6a:	4a0a      	ldr	r2, [pc, #40]	@ (8101c94 <SysTick_Config+0x40>)
 8101c6c:	687b      	ldr	r3, [r7, #4]
 8101c6e:	3b01      	subs	r3, #1
 8101c70:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8101c72:	210f      	movs	r1, #15
 8101c74:	f04f 30ff 	mov.w	r0, #4294967295
 8101c78:	f7ff ff8e 	bl	8101b98 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8101c7c:	4b05      	ldr	r3, [pc, #20]	@ (8101c94 <SysTick_Config+0x40>)
 8101c7e:	2200      	movs	r2, #0
 8101c80:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8101c82:	4b04      	ldr	r3, [pc, #16]	@ (8101c94 <SysTick_Config+0x40>)
 8101c84:	2207      	movs	r2, #7
 8101c86:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8101c88:	2300      	movs	r3, #0
}
 8101c8a:	4618      	mov	r0, r3
 8101c8c:	3708      	adds	r7, #8
 8101c8e:	46bd      	mov	sp, r7
 8101c90:	bd80      	pop	{r7, pc}
 8101c92:	bf00      	nop
 8101c94:	e000e010 	.word	0xe000e010

08101c98 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8101c98:	b580      	push	{r7, lr}
 8101c9a:	b082      	sub	sp, #8
 8101c9c:	af00      	add	r7, sp, #0
 8101c9e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8101ca0:	6878      	ldr	r0, [r7, #4]
 8101ca2:	f7ff ff47 	bl	8101b34 <__NVIC_SetPriorityGrouping>
}
 8101ca6:	bf00      	nop
 8101ca8:	3708      	adds	r7, #8
 8101caa:	46bd      	mov	sp, r7
 8101cac:	bd80      	pop	{r7, pc}

08101cae <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8101cae:	b580      	push	{r7, lr}
 8101cb0:	b086      	sub	sp, #24
 8101cb2:	af00      	add	r7, sp, #0
 8101cb4:	4603      	mov	r3, r0
 8101cb6:	60b9      	str	r1, [r7, #8]
 8101cb8:	607a      	str	r2, [r7, #4]
 8101cba:	81fb      	strh	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8101cbc:	f7ff ff5e 	bl	8101b7c <__NVIC_GetPriorityGrouping>
 8101cc0:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8101cc2:	687a      	ldr	r2, [r7, #4]
 8101cc4:	68b9      	ldr	r1, [r7, #8]
 8101cc6:	6978      	ldr	r0, [r7, #20]
 8101cc8:	f7ff ff90 	bl	8101bec <NVIC_EncodePriority>
 8101ccc:	4602      	mov	r2, r0
 8101cce:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8101cd2:	4611      	mov	r1, r2
 8101cd4:	4618      	mov	r0, r3
 8101cd6:	f7ff ff5f 	bl	8101b98 <__NVIC_SetPriority>
}
 8101cda:	bf00      	nop
 8101cdc:	3718      	adds	r7, #24
 8101cde:	46bd      	mov	sp, r7
 8101ce0:	bd80      	pop	{r7, pc}

08101ce2 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status   - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8101ce2:	b580      	push	{r7, lr}
 8101ce4:	b082      	sub	sp, #8
 8101ce6:	af00      	add	r7, sp, #0
 8101ce8:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8101cea:	6878      	ldr	r0, [r7, #4]
 8101cec:	f7ff ffb2 	bl	8101c54 <SysTick_Config>
 8101cf0:	4603      	mov	r3, r0
}
 8101cf2:	4618      	mov	r0, r3
 8101cf4:	3708      	adds	r7, #8
 8101cf6:	46bd      	mov	sp, r7
 8101cf8:	bd80      	pop	{r7, pc}
	...

08101cfc <HAL_GetCurrentCPUID>:
/**
  * @brief  Returns the current CPU ID.
  * @retval CPU identifier
  */
uint32_t HAL_GetCurrentCPUID(void)
{
 8101cfc:	b480      	push	{r7}
 8101cfe:	af00      	add	r7, sp, #0
  if (((SCB->CPUID & 0x000000F0U) >> 4 )== 0x7U)
 8101d00:	4b06      	ldr	r3, [pc, #24]	@ (8101d1c <HAL_GetCurrentCPUID+0x20>)
 8101d02:	681b      	ldr	r3, [r3, #0]
 8101d04:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8101d08:	2b70      	cmp	r3, #112	@ 0x70
 8101d0a:	d101      	bne.n	8101d10 <HAL_GetCurrentCPUID+0x14>
  {
    return  CM7_CPUID;
 8101d0c:	2303      	movs	r3, #3
 8101d0e:	e000      	b.n	8101d12 <HAL_GetCurrentCPUID+0x16>
  }
  else
  {
    return CM4_CPUID;
 8101d10:	2301      	movs	r3, #1
  }
}
 8101d12:	4618      	mov	r0, r3
 8101d14:	46bd      	mov	sp, r7
 8101d16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8101d1a:	4770      	bx	lr
 8101d1c:	e000ed00 	.word	0xe000ed00

08101d20 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, const GPIO_InitTypeDef *GPIO_Init)
{
 8101d20:	b480      	push	{r7}
 8101d22:	b089      	sub	sp, #36	@ 0x24
 8101d24:	af00      	add	r7, sp, #0
 8101d26:	6078      	str	r0, [r7, #4]
 8101d28:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 8101d2a:	2300      	movs	r3, #0
 8101d2c:	61fb      	str	r3, [r7, #28]
  uint32_t iocurrent;
  uint32_t temp;
  EXTI_Core_TypeDef *EXTI_CurrentCPU;

#if defined(DUAL_CORE) && defined(CORE_CM4)
  EXTI_CurrentCPU = EXTI_D2; /* EXTI for CM4 CPU */
 8101d2e:	4b89      	ldr	r3, [pc, #548]	@ (8101f54 <HAL_GPIO_Init+0x234>)
 8101d30:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 8101d32:	e194      	b.n	810205e <HAL_GPIO_Init+0x33e>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 8101d34:	683b      	ldr	r3, [r7, #0]
 8101d36:	681a      	ldr	r2, [r3, #0]
 8101d38:	2101      	movs	r1, #1
 8101d3a:	69fb      	ldr	r3, [r7, #28]
 8101d3c:	fa01 f303 	lsl.w	r3, r1, r3
 8101d40:	4013      	ands	r3, r2
 8101d42:	613b      	str	r3, [r7, #16]

    if (iocurrent != 0x00U)
 8101d44:	693b      	ldr	r3, [r7, #16]
 8101d46:	2b00      	cmp	r3, #0
 8101d48:	f000 8186 	beq.w	8102058 <HAL_GPIO_Init+0x338>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8101d4c:	683b      	ldr	r3, [r7, #0]
 8101d4e:	685b      	ldr	r3, [r3, #4]
 8101d50:	f003 0303 	and.w	r3, r3, #3
 8101d54:	2b01      	cmp	r3, #1
 8101d56:	d005      	beq.n	8101d64 <HAL_GPIO_Init+0x44>
 8101d58:	683b      	ldr	r3, [r7, #0]
 8101d5a:	685b      	ldr	r3, [r3, #4]
 8101d5c:	f003 0303 	and.w	r3, r3, #3
 8101d60:	2b02      	cmp	r3, #2
 8101d62:	d130      	bne.n	8101dc6 <HAL_GPIO_Init+0xa6>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8101d64:	687b      	ldr	r3, [r7, #4]
 8101d66:	689b      	ldr	r3, [r3, #8]
 8101d68:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 8101d6a:	69fb      	ldr	r3, [r7, #28]
 8101d6c:	005b      	lsls	r3, r3, #1
 8101d6e:	2203      	movs	r2, #3
 8101d70:	fa02 f303 	lsl.w	r3, r2, r3
 8101d74:	43db      	mvns	r3, r3
 8101d76:	69ba      	ldr	r2, [r7, #24]
 8101d78:	4013      	ands	r3, r2
 8101d7a:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8101d7c:	683b      	ldr	r3, [r7, #0]
 8101d7e:	68da      	ldr	r2, [r3, #12]
 8101d80:	69fb      	ldr	r3, [r7, #28]
 8101d82:	005b      	lsls	r3, r3, #1
 8101d84:	fa02 f303 	lsl.w	r3, r2, r3
 8101d88:	69ba      	ldr	r2, [r7, #24]
 8101d8a:	4313      	orrs	r3, r2
 8101d8c:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8101d8e:	687b      	ldr	r3, [r7, #4]
 8101d90:	69ba      	ldr	r2, [r7, #24]
 8101d92:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8101d94:	687b      	ldr	r3, [r7, #4]
 8101d96:	685b      	ldr	r3, [r3, #4]
 8101d98:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8101d9a:	2201      	movs	r2, #1
 8101d9c:	69fb      	ldr	r3, [r7, #28]
 8101d9e:	fa02 f303 	lsl.w	r3, r2, r3
 8101da2:	43db      	mvns	r3, r3
 8101da4:	69ba      	ldr	r2, [r7, #24]
 8101da6:	4013      	ands	r3, r2
 8101da8:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8101daa:	683b      	ldr	r3, [r7, #0]
 8101dac:	685b      	ldr	r3, [r3, #4]
 8101dae:	091b      	lsrs	r3, r3, #4
 8101db0:	f003 0201 	and.w	r2, r3, #1
 8101db4:	69fb      	ldr	r3, [r7, #28]
 8101db6:	fa02 f303 	lsl.w	r3, r2, r3
 8101dba:	69ba      	ldr	r2, [r7, #24]
 8101dbc:	4313      	orrs	r3, r2
 8101dbe:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8101dc0:	687b      	ldr	r3, [r7, #4]
 8101dc2:	69ba      	ldr	r2, [r7, #24]
 8101dc4:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8101dc6:	683b      	ldr	r3, [r7, #0]
 8101dc8:	685b      	ldr	r3, [r3, #4]
 8101dca:	f003 0303 	and.w	r3, r3, #3
 8101dce:	2b03      	cmp	r3, #3
 8101dd0:	d017      	beq.n	8101e02 <HAL_GPIO_Init+0xe2>
      {
       /* Check the Pull parameter */
       assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 8101dd2:	687b      	ldr	r3, [r7, #4]
 8101dd4:	68db      	ldr	r3, [r3, #12]
 8101dd6:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8101dd8:	69fb      	ldr	r3, [r7, #28]
 8101dda:	005b      	lsls	r3, r3, #1
 8101ddc:	2203      	movs	r2, #3
 8101dde:	fa02 f303 	lsl.w	r3, r2, r3
 8101de2:	43db      	mvns	r3, r3
 8101de4:	69ba      	ldr	r2, [r7, #24]
 8101de6:	4013      	ands	r3, r2
 8101de8:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 8101dea:	683b      	ldr	r3, [r7, #0]
 8101dec:	689a      	ldr	r2, [r3, #8]
 8101dee:	69fb      	ldr	r3, [r7, #28]
 8101df0:	005b      	lsls	r3, r3, #1
 8101df2:	fa02 f303 	lsl.w	r3, r2, r3
 8101df6:	69ba      	ldr	r2, [r7, #24]
 8101df8:	4313      	orrs	r3, r2
 8101dfa:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 8101dfc:	687b      	ldr	r3, [r7, #4]
 8101dfe:	69ba      	ldr	r2, [r7, #24]
 8101e00:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8101e02:	683b      	ldr	r3, [r7, #0]
 8101e04:	685b      	ldr	r3, [r3, #4]
 8101e06:	f003 0303 	and.w	r3, r3, #3
 8101e0a:	2b02      	cmp	r3, #2
 8101e0c:	d123      	bne.n	8101e56 <HAL_GPIO_Init+0x136>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8101e0e:	69fb      	ldr	r3, [r7, #28]
 8101e10:	08da      	lsrs	r2, r3, #3
 8101e12:	687b      	ldr	r3, [r7, #4]
 8101e14:	3208      	adds	r2, #8
 8101e16:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8101e1a:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 8101e1c:	69fb      	ldr	r3, [r7, #28]
 8101e1e:	f003 0307 	and.w	r3, r3, #7
 8101e22:	009b      	lsls	r3, r3, #2
 8101e24:	220f      	movs	r2, #15
 8101e26:	fa02 f303 	lsl.w	r3, r2, r3
 8101e2a:	43db      	mvns	r3, r3
 8101e2c:	69ba      	ldr	r2, [r7, #24]
 8101e2e:	4013      	ands	r3, r2
 8101e30:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 8101e32:	683b      	ldr	r3, [r7, #0]
 8101e34:	691a      	ldr	r2, [r3, #16]
 8101e36:	69fb      	ldr	r3, [r7, #28]
 8101e38:	f003 0307 	and.w	r3, r3, #7
 8101e3c:	009b      	lsls	r3, r3, #2
 8101e3e:	fa02 f303 	lsl.w	r3, r2, r3
 8101e42:	69ba      	ldr	r2, [r7, #24]
 8101e44:	4313      	orrs	r3, r2
 8101e46:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8101e48:	69fb      	ldr	r3, [r7, #28]
 8101e4a:	08da      	lsrs	r2, r3, #3
 8101e4c:	687b      	ldr	r3, [r7, #4]
 8101e4e:	3208      	adds	r2, #8
 8101e50:	69b9      	ldr	r1, [r7, #24]
 8101e52:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8101e56:	687b      	ldr	r3, [r7, #4]
 8101e58:	681b      	ldr	r3, [r3, #0]
 8101e5a:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 8101e5c:	69fb      	ldr	r3, [r7, #28]
 8101e5e:	005b      	lsls	r3, r3, #1
 8101e60:	2203      	movs	r2, #3
 8101e62:	fa02 f303 	lsl.w	r3, r2, r3
 8101e66:	43db      	mvns	r3, r3
 8101e68:	69ba      	ldr	r2, [r7, #24]
 8101e6a:	4013      	ands	r3, r2
 8101e6c:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8101e6e:	683b      	ldr	r3, [r7, #0]
 8101e70:	685b      	ldr	r3, [r3, #4]
 8101e72:	f003 0203 	and.w	r2, r3, #3
 8101e76:	69fb      	ldr	r3, [r7, #28]
 8101e78:	005b      	lsls	r3, r3, #1
 8101e7a:	fa02 f303 	lsl.w	r3, r2, r3
 8101e7e:	69ba      	ldr	r2, [r7, #24]
 8101e80:	4313      	orrs	r3, r2
 8101e82:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8101e84:	687b      	ldr	r3, [r7, #4]
 8101e86:	69ba      	ldr	r2, [r7, #24]
 8101e88:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8101e8a:	683b      	ldr	r3, [r7, #0]
 8101e8c:	685b      	ldr	r3, [r3, #4]
 8101e8e:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8101e92:	2b00      	cmp	r3, #0
 8101e94:	f000 80e0 	beq.w	8102058 <HAL_GPIO_Init+0x338>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8101e98:	4b2f      	ldr	r3, [pc, #188]	@ (8101f58 <HAL_GPIO_Init+0x238>)
 8101e9a:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8101e9e:	4a2e      	ldr	r2, [pc, #184]	@ (8101f58 <HAL_GPIO_Init+0x238>)
 8101ea0:	f043 0302 	orr.w	r3, r3, #2
 8101ea4:	f8c2 30f4 	str.w	r3, [r2, #244]	@ 0xf4
 8101ea8:	4b2b      	ldr	r3, [pc, #172]	@ (8101f58 <HAL_GPIO_Init+0x238>)
 8101eaa:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8101eae:	f003 0302 	and.w	r3, r3, #2
 8101eb2:	60fb      	str	r3, [r7, #12]
 8101eb4:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8101eb6:	4a29      	ldr	r2, [pc, #164]	@ (8101f5c <HAL_GPIO_Init+0x23c>)
 8101eb8:	69fb      	ldr	r3, [r7, #28]
 8101eba:	089b      	lsrs	r3, r3, #2
 8101ebc:	3302      	adds	r3, #2
 8101ebe:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8101ec2:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 8101ec4:	69fb      	ldr	r3, [r7, #28]
 8101ec6:	f003 0303 	and.w	r3, r3, #3
 8101eca:	009b      	lsls	r3, r3, #2
 8101ecc:	220f      	movs	r2, #15
 8101ece:	fa02 f303 	lsl.w	r3, r2, r3
 8101ed2:	43db      	mvns	r3, r3
 8101ed4:	69ba      	ldr	r2, [r7, #24]
 8101ed6:	4013      	ands	r3, r2
 8101ed8:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 8101eda:	687b      	ldr	r3, [r7, #4]
 8101edc:	4a20      	ldr	r2, [pc, #128]	@ (8101f60 <HAL_GPIO_Init+0x240>)
 8101ede:	4293      	cmp	r3, r2
 8101ee0:	d052      	beq.n	8101f88 <HAL_GPIO_Init+0x268>
 8101ee2:	687b      	ldr	r3, [r7, #4]
 8101ee4:	4a1f      	ldr	r2, [pc, #124]	@ (8101f64 <HAL_GPIO_Init+0x244>)
 8101ee6:	4293      	cmp	r3, r2
 8101ee8:	d031      	beq.n	8101f4e <HAL_GPIO_Init+0x22e>
 8101eea:	687b      	ldr	r3, [r7, #4]
 8101eec:	4a1e      	ldr	r2, [pc, #120]	@ (8101f68 <HAL_GPIO_Init+0x248>)
 8101eee:	4293      	cmp	r3, r2
 8101ef0:	d02b      	beq.n	8101f4a <HAL_GPIO_Init+0x22a>
 8101ef2:	687b      	ldr	r3, [r7, #4]
 8101ef4:	4a1d      	ldr	r2, [pc, #116]	@ (8101f6c <HAL_GPIO_Init+0x24c>)
 8101ef6:	4293      	cmp	r3, r2
 8101ef8:	d025      	beq.n	8101f46 <HAL_GPIO_Init+0x226>
 8101efa:	687b      	ldr	r3, [r7, #4]
 8101efc:	4a1c      	ldr	r2, [pc, #112]	@ (8101f70 <HAL_GPIO_Init+0x250>)
 8101efe:	4293      	cmp	r3, r2
 8101f00:	d01f      	beq.n	8101f42 <HAL_GPIO_Init+0x222>
 8101f02:	687b      	ldr	r3, [r7, #4]
 8101f04:	4a1b      	ldr	r2, [pc, #108]	@ (8101f74 <HAL_GPIO_Init+0x254>)
 8101f06:	4293      	cmp	r3, r2
 8101f08:	d019      	beq.n	8101f3e <HAL_GPIO_Init+0x21e>
 8101f0a:	687b      	ldr	r3, [r7, #4]
 8101f0c:	4a1a      	ldr	r2, [pc, #104]	@ (8101f78 <HAL_GPIO_Init+0x258>)
 8101f0e:	4293      	cmp	r3, r2
 8101f10:	d013      	beq.n	8101f3a <HAL_GPIO_Init+0x21a>
 8101f12:	687b      	ldr	r3, [r7, #4]
 8101f14:	4a19      	ldr	r2, [pc, #100]	@ (8101f7c <HAL_GPIO_Init+0x25c>)
 8101f16:	4293      	cmp	r3, r2
 8101f18:	d00d      	beq.n	8101f36 <HAL_GPIO_Init+0x216>
 8101f1a:	687b      	ldr	r3, [r7, #4]
 8101f1c:	4a18      	ldr	r2, [pc, #96]	@ (8101f80 <HAL_GPIO_Init+0x260>)
 8101f1e:	4293      	cmp	r3, r2
 8101f20:	d007      	beq.n	8101f32 <HAL_GPIO_Init+0x212>
 8101f22:	687b      	ldr	r3, [r7, #4]
 8101f24:	4a17      	ldr	r2, [pc, #92]	@ (8101f84 <HAL_GPIO_Init+0x264>)
 8101f26:	4293      	cmp	r3, r2
 8101f28:	d101      	bne.n	8101f2e <HAL_GPIO_Init+0x20e>
 8101f2a:	2309      	movs	r3, #9
 8101f2c:	e02d      	b.n	8101f8a <HAL_GPIO_Init+0x26a>
 8101f2e:	230a      	movs	r3, #10
 8101f30:	e02b      	b.n	8101f8a <HAL_GPIO_Init+0x26a>
 8101f32:	2308      	movs	r3, #8
 8101f34:	e029      	b.n	8101f8a <HAL_GPIO_Init+0x26a>
 8101f36:	2307      	movs	r3, #7
 8101f38:	e027      	b.n	8101f8a <HAL_GPIO_Init+0x26a>
 8101f3a:	2306      	movs	r3, #6
 8101f3c:	e025      	b.n	8101f8a <HAL_GPIO_Init+0x26a>
 8101f3e:	2305      	movs	r3, #5
 8101f40:	e023      	b.n	8101f8a <HAL_GPIO_Init+0x26a>
 8101f42:	2304      	movs	r3, #4
 8101f44:	e021      	b.n	8101f8a <HAL_GPIO_Init+0x26a>
 8101f46:	2303      	movs	r3, #3
 8101f48:	e01f      	b.n	8101f8a <HAL_GPIO_Init+0x26a>
 8101f4a:	2302      	movs	r3, #2
 8101f4c:	e01d      	b.n	8101f8a <HAL_GPIO_Init+0x26a>
 8101f4e:	2301      	movs	r3, #1
 8101f50:	e01b      	b.n	8101f8a <HAL_GPIO_Init+0x26a>
 8101f52:	bf00      	nop
 8101f54:	580000c0 	.word	0x580000c0
 8101f58:	58024400 	.word	0x58024400
 8101f5c:	58000400 	.word	0x58000400
 8101f60:	58020000 	.word	0x58020000
 8101f64:	58020400 	.word	0x58020400
 8101f68:	58020800 	.word	0x58020800
 8101f6c:	58020c00 	.word	0x58020c00
 8101f70:	58021000 	.word	0x58021000
 8101f74:	58021400 	.word	0x58021400
 8101f78:	58021800 	.word	0x58021800
 8101f7c:	58021c00 	.word	0x58021c00
 8101f80:	58022000 	.word	0x58022000
 8101f84:	58022400 	.word	0x58022400
 8101f88:	2300      	movs	r3, #0
 8101f8a:	69fa      	ldr	r2, [r7, #28]
 8101f8c:	f002 0203 	and.w	r2, r2, #3
 8101f90:	0092      	lsls	r2, r2, #2
 8101f92:	4093      	lsls	r3, r2
 8101f94:	69ba      	ldr	r2, [r7, #24]
 8101f96:	4313      	orrs	r3, r2
 8101f98:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8101f9a:	4938      	ldr	r1, [pc, #224]	@ (810207c <HAL_GPIO_Init+0x35c>)
 8101f9c:	69fb      	ldr	r3, [r7, #28]
 8101f9e:	089b      	lsrs	r3, r3, #2
 8101fa0:	3302      	adds	r3, #2
 8101fa2:	69ba      	ldr	r2, [r7, #24]
 8101fa4:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8101fa8:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8101fac:	681b      	ldr	r3, [r3, #0]
 8101fae:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8101fb0:	693b      	ldr	r3, [r7, #16]
 8101fb2:	43db      	mvns	r3, r3
 8101fb4:	69ba      	ldr	r2, [r7, #24]
 8101fb6:	4013      	ands	r3, r2
 8101fb8:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8101fba:	683b      	ldr	r3, [r7, #0]
 8101fbc:	685b      	ldr	r3, [r3, #4]
 8101fbe:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8101fc2:	2b00      	cmp	r3, #0
 8101fc4:	d003      	beq.n	8101fce <HAL_GPIO_Init+0x2ae>
        {
          temp |= iocurrent;
 8101fc6:	69ba      	ldr	r2, [r7, #24]
 8101fc8:	693b      	ldr	r3, [r7, #16]
 8101fca:	4313      	orrs	r3, r2
 8101fcc:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR1 = temp;
 8101fce:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8101fd2:	69bb      	ldr	r3, [r7, #24]
 8101fd4:	6013      	str	r3, [r2, #0]

        temp = EXTI->FTSR1;
 8101fd6:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8101fda:	685b      	ldr	r3, [r3, #4]
 8101fdc:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8101fde:	693b      	ldr	r3, [r7, #16]
 8101fe0:	43db      	mvns	r3, r3
 8101fe2:	69ba      	ldr	r2, [r7, #24]
 8101fe4:	4013      	ands	r3, r2
 8101fe6:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8101fe8:	683b      	ldr	r3, [r7, #0]
 8101fea:	685b      	ldr	r3, [r3, #4]
 8101fec:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8101ff0:	2b00      	cmp	r3, #0
 8101ff2:	d003      	beq.n	8101ffc <HAL_GPIO_Init+0x2dc>
        {
          temp |= iocurrent;
 8101ff4:	69ba      	ldr	r2, [r7, #24]
 8101ff6:	693b      	ldr	r3, [r7, #16]
 8101ff8:	4313      	orrs	r3, r2
 8101ffa:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR1 = temp;
 8101ffc:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8102000:	69bb      	ldr	r3, [r7, #24]
 8102002:	6053      	str	r3, [r2, #4]

        temp = EXTI_CurrentCPU->EMR1;
 8102004:	697b      	ldr	r3, [r7, #20]
 8102006:	685b      	ldr	r3, [r3, #4]
 8102008:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 810200a:	693b      	ldr	r3, [r7, #16]
 810200c:	43db      	mvns	r3, r3
 810200e:	69ba      	ldr	r2, [r7, #24]
 8102010:	4013      	ands	r3, r2
 8102012:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8102014:	683b      	ldr	r3, [r7, #0]
 8102016:	685b      	ldr	r3, [r3, #4]
 8102018:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 810201c:	2b00      	cmp	r3, #0
 810201e:	d003      	beq.n	8102028 <HAL_GPIO_Init+0x308>
        {
          temp |= iocurrent;
 8102020:	69ba      	ldr	r2, [r7, #24]
 8102022:	693b      	ldr	r3, [r7, #16]
 8102024:	4313      	orrs	r3, r2
 8102026:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->EMR1 = temp;
 8102028:	697b      	ldr	r3, [r7, #20]
 810202a:	69ba      	ldr	r2, [r7, #24]
 810202c:	605a      	str	r2, [r3, #4]

        /* Clear EXTI line configuration */
        temp = EXTI_CurrentCPU->IMR1;
 810202e:	697b      	ldr	r3, [r7, #20]
 8102030:	681b      	ldr	r3, [r3, #0]
 8102032:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8102034:	693b      	ldr	r3, [r7, #16]
 8102036:	43db      	mvns	r3, r3
 8102038:	69ba      	ldr	r2, [r7, #24]
 810203a:	4013      	ands	r3, r2
 810203c:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 810203e:	683b      	ldr	r3, [r7, #0]
 8102040:	685b      	ldr	r3, [r3, #4]
 8102042:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8102046:	2b00      	cmp	r3, #0
 8102048:	d003      	beq.n	8102052 <HAL_GPIO_Init+0x332>
        {
          temp |= iocurrent;
 810204a:	69ba      	ldr	r2, [r7, #24]
 810204c:	693b      	ldr	r3, [r7, #16]
 810204e:	4313      	orrs	r3, r2
 8102050:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->IMR1 = temp;
 8102052:	697b      	ldr	r3, [r7, #20]
 8102054:	69ba      	ldr	r2, [r7, #24]
 8102056:	601a      	str	r2, [r3, #0]
      }
    }

    position++;
 8102058:	69fb      	ldr	r3, [r7, #28]
 810205a:	3301      	adds	r3, #1
 810205c:	61fb      	str	r3, [r7, #28]
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 810205e:	683b      	ldr	r3, [r7, #0]
 8102060:	681a      	ldr	r2, [r3, #0]
 8102062:	69fb      	ldr	r3, [r7, #28]
 8102064:	fa22 f303 	lsr.w	r3, r2, r3
 8102068:	2b00      	cmp	r3, #0
 810206a:	f47f ae63 	bne.w	8101d34 <HAL_GPIO_Init+0x14>
  }
}
 810206e:	bf00      	nop
 8102070:	bf00      	nop
 8102072:	3724      	adds	r7, #36	@ 0x24
 8102074:	46bd      	mov	sp, r7
 8102076:	f85d 7b04 	ldr.w	r7, [sp], #4
 810207a:	4770      	bx	lr
 810207c:	58000400 	.word	0x58000400

08102080 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8102080:	b480      	push	{r7}
 8102082:	b083      	sub	sp, #12
 8102084:	af00      	add	r7, sp, #0
 8102086:	6078      	str	r0, [r7, #4]
 8102088:	460b      	mov	r3, r1
 810208a:	807b      	strh	r3, [r7, #2]
 810208c:	4613      	mov	r3, r2
 810208e:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8102090:	787b      	ldrb	r3, [r7, #1]
 8102092:	2b00      	cmp	r3, #0
 8102094:	d003      	beq.n	810209e <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8102096:	887a      	ldrh	r2, [r7, #2]
 8102098:	687b      	ldr	r3, [r7, #4]
 810209a:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
  }
}
 810209c:	e003      	b.n	81020a6 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
 810209e:	887b      	ldrh	r3, [r7, #2]
 81020a0:	041a      	lsls	r2, r3, #16
 81020a2:	687b      	ldr	r3, [r7, #4]
 81020a4:	619a      	str	r2, [r3, #24]
}
 81020a6:	bf00      	nop
 81020a8:	370c      	adds	r7, #12
 81020aa:	46bd      	mov	sp, r7
 81020ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 81020b0:	4770      	bx	lr
	...

081020b4 <HAL_HSEM_ActivateNotification>:
  * @brief  Activate Semaphore release Notification for a given Semaphores Mask .
  * @param  SemMask: Mask of Released semaphores
  * @retval Semaphore Key
  */
void HAL_HSEM_ActivateNotification(uint32_t SemMask)
{
 81020b4:	b480      	push	{r7}
 81020b6:	b083      	sub	sp, #12
 81020b8:	af00      	add	r7, sp, #0
 81020ba:	6078      	str	r0, [r7, #4]
  {
    /*Use interrupt line 1 for CPU2 Master*/
    HSEM->C2IER |= SemMask;
  }
#else
  HSEM_COMMON->IER |= SemMask;
 81020bc:	4b05      	ldr	r3, [pc, #20]	@ (81020d4 <HAL_HSEM_ActivateNotification+0x20>)
 81020be:	681a      	ldr	r2, [r3, #0]
 81020c0:	4904      	ldr	r1, [pc, #16]	@ (81020d4 <HAL_HSEM_ActivateNotification+0x20>)
 81020c2:	687b      	ldr	r3, [r7, #4]
 81020c4:	4313      	orrs	r3, r2
 81020c6:	600b      	str	r3, [r1, #0]
#endif
}
 81020c8:	bf00      	nop
 81020ca:	370c      	adds	r7, #12
 81020cc:	46bd      	mov	sp, r7
 81020ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 81020d2:	4770      	bx	lr
 81020d4:	58026510 	.word	0x58026510

081020d8 <HAL_PWREx_EnterSTOPMode>:
  *            @arg PWR_D2_DOMAIN : Enter D2 Domain to DSTOP mode.
  *            @arg PWR_D3_DOMAIN : Enter D3/SRD Domain to DSTOP mode.
  * @retval None.
  */
void HAL_PWREx_EnterSTOPMode (uint32_t Regulator, uint8_t STOPEntry, uint32_t Domain)
{
 81020d8:	b580      	push	{r7, lr}
 81020da:	b084      	sub	sp, #16
 81020dc:	af00      	add	r7, sp, #0
 81020de:	60f8      	str	r0, [r7, #12]
 81020e0:	460b      	mov	r3, r1
 81020e2:	607a      	str	r2, [r7, #4]
 81020e4:	72fb      	strb	r3, [r7, #11]
  assert_param (IS_PWR_REGULATOR (Regulator));
  assert_param (IS_PWR_STOP_ENTRY (STOPEntry));
  assert_param (IS_PWR_DOMAIN (Domain));

  /* Select the regulator state in Stop mode */
  MODIFY_REG (PWR->CR1, PWR_CR1_LPDS, Regulator);
 81020e6:	4b37      	ldr	r3, [pc, #220]	@ (81021c4 <HAL_PWREx_EnterSTOPMode+0xec>)
 81020e8:	681b      	ldr	r3, [r3, #0]
 81020ea:	f023 0201 	bic.w	r2, r3, #1
 81020ee:	4935      	ldr	r1, [pc, #212]	@ (81021c4 <HAL_PWREx_EnterSTOPMode+0xec>)
 81020f0:	68fb      	ldr	r3, [r7, #12]
 81020f2:	4313      	orrs	r3, r2
 81020f4:	600b      	str	r3, [r1, #0]

  /* Select the domain Power Down DeepSleep */
  if (Domain == PWR_D1_DOMAIN)
 81020f6:	687b      	ldr	r3, [r7, #4]
 81020f8:	2b00      	cmp	r3, #0
 81020fa:	d123      	bne.n	8102144 <HAL_PWREx_EnterSTOPMode+0x6c>
  {
#if defined (DUAL_CORE)
    /* Check current core */
    if (HAL_GetCurrentCPUID () != CM7_CPUID)
 81020fc:	f7ff fdfe 	bl	8101cfc <HAL_GetCurrentCPUID>
 8102100:	4603      	mov	r3, r0
 8102102:	2b03      	cmp	r3, #3
 8102104:	d158      	bne.n	81021b8 <HAL_PWREx_EnterSTOPMode+0xe0>
      return;
    }
#endif /* defined (DUAL_CORE) */

    /* Keep DSTOP mode when D1/CD domain enters Deepsleep */
    CLEAR_BIT (PWR->CPUCR, PWR_CPUCR_PDDS_D1);
 8102106:	4b2f      	ldr	r3, [pc, #188]	@ (81021c4 <HAL_PWREx_EnterSTOPMode+0xec>)
 8102108:	691b      	ldr	r3, [r3, #16]
 810210a:	4a2e      	ldr	r2, [pc, #184]	@ (81021c4 <HAL_PWREx_EnterSTOPMode+0xec>)
 810210c:	f023 0301 	bic.w	r3, r3, #1
 8102110:	6113      	str	r3, [r2, #16]

    /* Set SLEEPDEEP bit of Cortex System Control Register */
    SET_BIT (SCB->SCR, SCB_SCR_SLEEPDEEP_Msk);
 8102112:	4b2d      	ldr	r3, [pc, #180]	@ (81021c8 <HAL_PWREx_EnterSTOPMode+0xf0>)
 8102114:	691b      	ldr	r3, [r3, #16]
 8102116:	4a2c      	ldr	r2, [pc, #176]	@ (81021c8 <HAL_PWREx_EnterSTOPMode+0xf0>)
 8102118:	f043 0304 	orr.w	r3, r3, #4
 810211c:	6113      	str	r3, [r2, #16]
  __ASM volatile ("dsb 0xF":::"memory");
 810211e:	f3bf 8f4f 	dsb	sy
}
 8102122:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 8102124:	f3bf 8f6f 	isb	sy
}
 8102128:	bf00      	nop
    /* Ensure that all instructions are done before entering STOP mode */
    __DSB ();
    __ISB ();

    /* Select Stop mode entry */
    if (STOPEntry == PWR_STOPENTRY_WFI)
 810212a:	7afb      	ldrb	r3, [r7, #11]
 810212c:	2b01      	cmp	r3, #1
 810212e:	d101      	bne.n	8102134 <HAL_PWREx_EnterSTOPMode+0x5c>
    {
      /* Request Wait For Interrupt */
      __WFI ();
 8102130:	bf30      	wfi
 8102132:	e000      	b.n	8102136 <HAL_PWREx_EnterSTOPMode+0x5e>
    }
    else
    {
      /* Request Wait For Event */
      __WFE ();
 8102134:	bf20      	wfe
    }

    /* Clear SLEEPDEEP bit of Cortex-Mx in the System Control Register */
    CLEAR_BIT (SCB->SCR, SCB_SCR_SLEEPDEEP_Msk);
 8102136:	4b24      	ldr	r3, [pc, #144]	@ (81021c8 <HAL_PWREx_EnterSTOPMode+0xf0>)
 8102138:	691b      	ldr	r3, [r3, #16]
 810213a:	4a23      	ldr	r2, [pc, #140]	@ (81021c8 <HAL_PWREx_EnterSTOPMode+0xf0>)
 810213c:	f023 0304 	bic.w	r3, r3, #4
 8102140:	6113      	str	r3, [r2, #16]
 8102142:	e03c      	b.n	81021be <HAL_PWREx_EnterSTOPMode+0xe6>
  }
#if defined (PWR_CPUCR_PDDS_D2)
  else if (Domain == PWR_D2_DOMAIN)
 8102144:	687b      	ldr	r3, [r7, #4]
 8102146:	2b01      	cmp	r3, #1
 8102148:	d123      	bne.n	8102192 <HAL_PWREx_EnterSTOPMode+0xba>
  {
#if defined (DUAL_CORE)
    /* Check current core */
    if (HAL_GetCurrentCPUID () != CM4_CPUID)
 810214a:	f7ff fdd7 	bl	8101cfc <HAL_GetCurrentCPUID>
 810214e:	4603      	mov	r3, r0
 8102150:	2b01      	cmp	r3, #1
 8102152:	d133      	bne.n	81021bc <HAL_PWREx_EnterSTOPMode+0xe4>
      */
      return;
    }

    /* Keep DSTOP mode when D2 domain enters Deepsleep */
    CLEAR_BIT (PWR->CPU2CR, PWR_CPU2CR_PDDS_D2);
 8102154:	4b1b      	ldr	r3, [pc, #108]	@ (81021c4 <HAL_PWREx_EnterSTOPMode+0xec>)
 8102156:	695b      	ldr	r3, [r3, #20]
 8102158:	4a1a      	ldr	r2, [pc, #104]	@ (81021c4 <HAL_PWREx_EnterSTOPMode+0xec>)
 810215a:	f023 0302 	bic.w	r3, r3, #2
 810215e:	6153      	str	r3, [r2, #20]

    /* Set SLEEPDEEP bit of Cortex System Control Register */
    SET_BIT (SCB->SCR, SCB_SCR_SLEEPDEEP_Msk);
 8102160:	4b19      	ldr	r3, [pc, #100]	@ (81021c8 <HAL_PWREx_EnterSTOPMode+0xf0>)
 8102162:	691b      	ldr	r3, [r3, #16]
 8102164:	4a18      	ldr	r2, [pc, #96]	@ (81021c8 <HAL_PWREx_EnterSTOPMode+0xf0>)
 8102166:	f043 0304 	orr.w	r3, r3, #4
 810216a:	6113      	str	r3, [r2, #16]
  __ASM volatile ("dsb 0xF":::"memory");
 810216c:	f3bf 8f4f 	dsb	sy
}
 8102170:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 8102172:	f3bf 8f6f 	isb	sy
}
 8102176:	bf00      	nop
    /* Ensure that all instructions are done before entering STOP mode */
    __DSB ();
    __ISB ();

    /* Select Stop mode entry */
    if (STOPEntry == PWR_STOPENTRY_WFI)
 8102178:	7afb      	ldrb	r3, [r7, #11]
 810217a:	2b01      	cmp	r3, #1
 810217c:	d101      	bne.n	8102182 <HAL_PWREx_EnterSTOPMode+0xaa>
    {
      /* Request Wait For Interrupt */
      __WFI ();
 810217e:	bf30      	wfi
 8102180:	e000      	b.n	8102184 <HAL_PWREx_EnterSTOPMode+0xac>
    }
    else
    {
      /* Request Wait For Event */
      __WFE ();
 8102182:	bf20      	wfe
    }

    /* Clear SLEEPDEEP bit of Cortex-Mx in the System Control Register */
    CLEAR_BIT (SCB->SCR, SCB_SCR_SLEEPDEEP_Msk);
 8102184:	4b10      	ldr	r3, [pc, #64]	@ (81021c8 <HAL_PWREx_EnterSTOPMode+0xf0>)
 8102186:	691b      	ldr	r3, [r3, #16]
 8102188:	4a0f      	ldr	r2, [pc, #60]	@ (81021c8 <HAL_PWREx_EnterSTOPMode+0xf0>)
 810218a:	f023 0304 	bic.w	r3, r3, #4
 810218e:	6113      	str	r3, [r2, #16]
 8102190:	e015      	b.n	81021be <HAL_PWREx_EnterSTOPMode+0xe6>
#endif /* defined (PWR_CPUCR_PDDS_D2) */
  else
  {
#if defined (DUAL_CORE)
    /* Check current core */
    if (HAL_GetCurrentCPUID () == CM7_CPUID)
 8102192:	f7ff fdb3 	bl	8101cfc <HAL_GetCurrentCPUID>
 8102196:	4603      	mov	r3, r0
 8102198:	2b03      	cmp	r3, #3
 810219a:	d106      	bne.n	81021aa <HAL_PWREx_EnterSTOPMode+0xd2>
    {
      /* Keep DSTOP mode when D3 domain enters Deepsleep */
      CLEAR_BIT (PWR->CPUCR, PWR_CPUCR_PDDS_D3);
 810219c:	4b09      	ldr	r3, [pc, #36]	@ (81021c4 <HAL_PWREx_EnterSTOPMode+0xec>)
 810219e:	691b      	ldr	r3, [r3, #16]
 81021a0:	4a08      	ldr	r2, [pc, #32]	@ (81021c4 <HAL_PWREx_EnterSTOPMode+0xec>)
 81021a2:	f023 0304 	bic.w	r3, r3, #4
 81021a6:	6113      	str	r3, [r2, #16]
 81021a8:	e009      	b.n	81021be <HAL_PWREx_EnterSTOPMode+0xe6>
    }
    else
    {
      /* Keep DSTOP mode when D3 domain enters Deepsleep */
      CLEAR_BIT (PWR->CPU2CR, PWR_CPU2CR_PDDS_D3);
 81021aa:	4b06      	ldr	r3, [pc, #24]	@ (81021c4 <HAL_PWREx_EnterSTOPMode+0xec>)
 81021ac:	695b      	ldr	r3, [r3, #20]
 81021ae:	4a05      	ldr	r2, [pc, #20]	@ (81021c4 <HAL_PWREx_EnterSTOPMode+0xec>)
 81021b0:	f023 0304 	bic.w	r3, r3, #4
 81021b4:	6153      	str	r3, [r2, #20]
 81021b6:	e002      	b.n	81021be <HAL_PWREx_EnterSTOPMode+0xe6>
      return;
 81021b8:	bf00      	nop
 81021ba:	e000      	b.n	81021be <HAL_PWREx_EnterSTOPMode+0xe6>
      return;
 81021bc:	bf00      	nop
#else
    /* Keep DSTOP mode when D3/SRD domain enters Deepsleep */
    CLEAR_BIT (PWR->CPUCR, PWR_CPUCR_PDDS_D3);
#endif  /* defined (DUAL_CORE) */
  }
}
 81021be:	3710      	adds	r7, #16
 81021c0:	46bd      	mov	sp, r7
 81021c2:	bd80      	pop	{r7, pc}
 81021c4:	58024800 	.word	0x58024800
 81021c8:	e000ed00 	.word	0xe000ed00

081021cc <HAL_PWREx_ClearPendingEvent>:
  *         enter low power mode using Wait For Event request.
  * @note   Cortex-M7 must be in CRUN mode when calling this API by Cortex-M4.
  * @retval None.
  */
void HAL_PWREx_ClearPendingEvent (void)
{
 81021cc:	b580      	push	{r7, lr}
 81021ce:	af00      	add	r7, sp, #0
#if defined (DUAL_CORE)
  /* Check the current Core */
  if (HAL_GetCurrentCPUID () == CM7_CPUID)
 81021d0:	f7ff fd94 	bl	8101cfc <HAL_GetCurrentCPUID>
 81021d4:	4603      	mov	r3, r0
 81021d6:	2b03      	cmp	r3, #3
 81021d8:	d101      	bne.n	81021de <HAL_PWREx_ClearPendingEvent+0x12>
  {
    __WFE ();
 81021da:	bf20      	wfe
    __WFE ();
  }
#else
  __WFE ();
#endif /* defined (DUAL_CORE) */
}
 81021dc:	e001      	b.n	81021e2 <HAL_PWREx_ClearPendingEvent+0x16>
    __SEV ();
 81021de:	bf40      	sev
    __WFE ();
 81021e0:	bf20      	wfe
}
 81021e2:	bf00      	nop
 81021e4:	bd80      	pop	{r7, pc}
	...

081021e8 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 81021e8:	b480      	push	{r7}
 81021ea:	b089      	sub	sp, #36	@ 0x24
 81021ec:	af00      	add	r7, sp, #0
  float_t fracn1, pllvco;
  uint32_t sysclockfreq;

  /* Get SYSCLK source -------------------------------------------------------*/

  switch (RCC->CFGR & RCC_CFGR_SWS)
 81021ee:	4bb3      	ldr	r3, [pc, #716]	@ (81024bc <HAL_RCC_GetSysClockFreq+0x2d4>)
 81021f0:	691b      	ldr	r3, [r3, #16]
 81021f2:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 81021f6:	2b18      	cmp	r3, #24
 81021f8:	f200 8155 	bhi.w	81024a6 <HAL_RCC_GetSysClockFreq+0x2be>
 81021fc:	a201      	add	r2, pc, #4	@ (adr r2, 8102204 <HAL_RCC_GetSysClockFreq+0x1c>)
 81021fe:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8102202:	bf00      	nop
 8102204:	08102269 	.word	0x08102269
 8102208:	081024a7 	.word	0x081024a7
 810220c:	081024a7 	.word	0x081024a7
 8102210:	081024a7 	.word	0x081024a7
 8102214:	081024a7 	.word	0x081024a7
 8102218:	081024a7 	.word	0x081024a7
 810221c:	081024a7 	.word	0x081024a7
 8102220:	081024a7 	.word	0x081024a7
 8102224:	0810228f 	.word	0x0810228f
 8102228:	081024a7 	.word	0x081024a7
 810222c:	081024a7 	.word	0x081024a7
 8102230:	081024a7 	.word	0x081024a7
 8102234:	081024a7 	.word	0x081024a7
 8102238:	081024a7 	.word	0x081024a7
 810223c:	081024a7 	.word	0x081024a7
 8102240:	081024a7 	.word	0x081024a7
 8102244:	08102295 	.word	0x08102295
 8102248:	081024a7 	.word	0x081024a7
 810224c:	081024a7 	.word	0x081024a7
 8102250:	081024a7 	.word	0x081024a7
 8102254:	081024a7 	.word	0x081024a7
 8102258:	081024a7 	.word	0x081024a7
 810225c:	081024a7 	.word	0x081024a7
 8102260:	081024a7 	.word	0x081024a7
 8102264:	0810229b 	.word	0x0810229b
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */

      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8102268:	4b94      	ldr	r3, [pc, #592]	@ (81024bc <HAL_RCC_GetSysClockFreq+0x2d4>)
 810226a:	681b      	ldr	r3, [r3, #0]
 810226c:	f003 0320 	and.w	r3, r3, #32
 8102270:	2b00      	cmp	r3, #0
 8102272:	d009      	beq.n	8102288 <HAL_RCC_GetSysClockFreq+0xa0>
      {
        sysclockfreq = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8102274:	4b91      	ldr	r3, [pc, #580]	@ (81024bc <HAL_RCC_GetSysClockFreq+0x2d4>)
 8102276:	681b      	ldr	r3, [r3, #0]
 8102278:	08db      	lsrs	r3, r3, #3
 810227a:	f003 0303 	and.w	r3, r3, #3
 810227e:	4a90      	ldr	r2, [pc, #576]	@ (81024c0 <HAL_RCC_GetSysClockFreq+0x2d8>)
 8102280:	fa22 f303 	lsr.w	r3, r2, r3
 8102284:	61bb      	str	r3, [r7, #24]
      else
      {
        sysclockfreq = (uint32_t) HSI_VALUE;
      }

      break;
 8102286:	e111      	b.n	81024ac <HAL_RCC_GetSysClockFreq+0x2c4>
        sysclockfreq = (uint32_t) HSI_VALUE;
 8102288:	4b8d      	ldr	r3, [pc, #564]	@ (81024c0 <HAL_RCC_GetSysClockFreq+0x2d8>)
 810228a:	61bb      	str	r3, [r7, #24]
      break;
 810228c:	e10e      	b.n	81024ac <HAL_RCC_GetSysClockFreq+0x2c4>

    case RCC_CFGR_SWS_CSI:  /* CSI used as system clock  source */
      sysclockfreq = CSI_VALUE;
 810228e:	4b8d      	ldr	r3, [pc, #564]	@ (81024c4 <HAL_RCC_GetSysClockFreq+0x2dc>)
 8102290:	61bb      	str	r3, [r7, #24]
      break;
 8102292:	e10b      	b.n	81024ac <HAL_RCC_GetSysClockFreq+0x2c4>

    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
      sysclockfreq = HSE_VALUE;
 8102294:	4b8c      	ldr	r3, [pc, #560]	@ (81024c8 <HAL_RCC_GetSysClockFreq+0x2e0>)
 8102296:	61bb      	str	r3, [r7, #24]
      break;
 8102298:	e108      	b.n	81024ac <HAL_RCC_GetSysClockFreq+0x2c4>
    case RCC_CFGR_SWS_PLL1:  /* PLL1 used as system clock  source */

      /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLR
      */
      pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 810229a:	4b88      	ldr	r3, [pc, #544]	@ (81024bc <HAL_RCC_GetSysClockFreq+0x2d4>)
 810229c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 810229e:	f003 0303 	and.w	r3, r3, #3
 81022a2:	617b      	str	r3, [r7, #20]
      pllm = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1) >> 4)  ;
 81022a4:	4b85      	ldr	r3, [pc, #532]	@ (81024bc <HAL_RCC_GetSysClockFreq+0x2d4>)
 81022a6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 81022a8:	091b      	lsrs	r3, r3, #4
 81022aa:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 81022ae:	613b      	str	r3, [r7, #16]
      pllfracen = ((RCC-> PLLCFGR & RCC_PLLCFGR_PLL1FRACEN) >> RCC_PLLCFGR_PLL1FRACEN_Pos);
 81022b0:	4b82      	ldr	r3, [pc, #520]	@ (81024bc <HAL_RCC_GetSysClockFreq+0x2d4>)
 81022b2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 81022b4:	f003 0301 	and.w	r3, r3, #1
 81022b8:	60fb      	str	r3, [r7, #12]
      fracn1 = (float_t)(uint32_t)(pllfracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> 3));
 81022ba:	4b80      	ldr	r3, [pc, #512]	@ (81024bc <HAL_RCC_GetSysClockFreq+0x2d4>)
 81022bc:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 81022be:	08db      	lsrs	r3, r3, #3
 81022c0:	f3c3 030c 	ubfx	r3, r3, #0, #13
 81022c4:	68fa      	ldr	r2, [r7, #12]
 81022c6:	fb02 f303 	mul.w	r3, r2, r3
 81022ca:	ee07 3a90 	vmov	s15, r3
 81022ce:	eef8 7a67 	vcvt.f32.u32	s15, s15
 81022d2:	edc7 7a02 	vstr	s15, [r7, #8]

      if (pllm != 0U)
 81022d6:	693b      	ldr	r3, [r7, #16]
 81022d8:	2b00      	cmp	r3, #0
 81022da:	f000 80e1 	beq.w	81024a0 <HAL_RCC_GetSysClockFreq+0x2b8>
      {
        switch (pllsource)
 81022de:	697b      	ldr	r3, [r7, #20]
 81022e0:	2b02      	cmp	r3, #2
 81022e2:	f000 8083 	beq.w	81023ec <HAL_RCC_GetSysClockFreq+0x204>
 81022e6:	697b      	ldr	r3, [r7, #20]
 81022e8:	2b02      	cmp	r3, #2
 81022ea:	f200 80a1 	bhi.w	8102430 <HAL_RCC_GetSysClockFreq+0x248>
 81022ee:	697b      	ldr	r3, [r7, #20]
 81022f0:	2b00      	cmp	r3, #0
 81022f2:	d003      	beq.n	81022fc <HAL_RCC_GetSysClockFreq+0x114>
 81022f4:	697b      	ldr	r3, [r7, #20]
 81022f6:	2b01      	cmp	r3, #1
 81022f8:	d056      	beq.n	81023a8 <HAL_RCC_GetSysClockFreq+0x1c0>
 81022fa:	e099      	b.n	8102430 <HAL_RCC_GetSysClockFreq+0x248>
        {
          case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

            if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 81022fc:	4b6f      	ldr	r3, [pc, #444]	@ (81024bc <HAL_RCC_GetSysClockFreq+0x2d4>)
 81022fe:	681b      	ldr	r3, [r3, #0]
 8102300:	f003 0320 	and.w	r3, r3, #32
 8102304:	2b00      	cmp	r3, #0
 8102306:	d02d      	beq.n	8102364 <HAL_RCC_GetSysClockFreq+0x17c>
            {
              hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8102308:	4b6c      	ldr	r3, [pc, #432]	@ (81024bc <HAL_RCC_GetSysClockFreq+0x2d4>)
 810230a:	681b      	ldr	r3, [r3, #0]
 810230c:	08db      	lsrs	r3, r3, #3
 810230e:	f003 0303 	and.w	r3, r3, #3
 8102312:	4a6b      	ldr	r2, [pc, #428]	@ (81024c0 <HAL_RCC_GetSysClockFreq+0x2d8>)
 8102314:	fa22 f303 	lsr.w	r3, r2, r3
 8102318:	607b      	str	r3, [r7, #4]
              pllvco = ((float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 810231a:	687b      	ldr	r3, [r7, #4]
 810231c:	ee07 3a90 	vmov	s15, r3
 8102320:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8102324:	693b      	ldr	r3, [r7, #16]
 8102326:	ee07 3a90 	vmov	s15, r3
 810232a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 810232e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8102332:	4b62      	ldr	r3, [pc, #392]	@ (81024bc <HAL_RCC_GetSysClockFreq+0x2d4>)
 8102334:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8102336:	f3c3 0308 	ubfx	r3, r3, #0, #9
 810233a:	ee07 3a90 	vmov	s15, r3
 810233e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8102342:	ed97 6a02 	vldr	s12, [r7, #8]
 8102346:	eddf 5a61 	vldr	s11, [pc, #388]	@ 81024cc <HAL_RCC_GetSysClockFreq+0x2e4>
 810234a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 810234e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8102352:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8102356:	ee77 7aa6 	vadd.f32	s15, s15, s13
 810235a:	ee67 7a27 	vmul.f32	s15, s14, s15
 810235e:	edc7 7a07 	vstr	s15, [r7, #28]
            }
            else
            {
              pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
            }
            break;
 8102362:	e087      	b.n	8102474 <HAL_RCC_GetSysClockFreq+0x28c>
              pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8102364:	693b      	ldr	r3, [r7, #16]
 8102366:	ee07 3a90 	vmov	s15, r3
 810236a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 810236e:	eddf 6a58 	vldr	s13, [pc, #352]	@ 81024d0 <HAL_RCC_GetSysClockFreq+0x2e8>
 8102372:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8102376:	4b51      	ldr	r3, [pc, #324]	@ (81024bc <HAL_RCC_GetSysClockFreq+0x2d4>)
 8102378:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 810237a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 810237e:	ee07 3a90 	vmov	s15, r3
 8102382:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8102386:	ed97 6a02 	vldr	s12, [r7, #8]
 810238a:	eddf 5a50 	vldr	s11, [pc, #320]	@ 81024cc <HAL_RCC_GetSysClockFreq+0x2e4>
 810238e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8102392:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8102396:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 810239a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 810239e:	ee67 7a27 	vmul.f32	s15, s14, s15
 81023a2:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 81023a6:	e065      	b.n	8102474 <HAL_RCC_GetSysClockFreq+0x28c>

          case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
            pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 81023a8:	693b      	ldr	r3, [r7, #16]
 81023aa:	ee07 3a90 	vmov	s15, r3
 81023ae:	eef8 7a67 	vcvt.f32.u32	s15, s15
 81023b2:	eddf 6a48 	vldr	s13, [pc, #288]	@ 81024d4 <HAL_RCC_GetSysClockFreq+0x2ec>
 81023b6:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 81023ba:	4b40      	ldr	r3, [pc, #256]	@ (81024bc <HAL_RCC_GetSysClockFreq+0x2d4>)
 81023bc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 81023be:	f3c3 0308 	ubfx	r3, r3, #0, #9
 81023c2:	ee07 3a90 	vmov	s15, r3
 81023c6:	eef8 6a67 	vcvt.f32.u32	s13, s15
 81023ca:	ed97 6a02 	vldr	s12, [r7, #8]
 81023ce:	eddf 5a3f 	vldr	s11, [pc, #252]	@ 81024cc <HAL_RCC_GetSysClockFreq+0x2e4>
 81023d2:	eec6 7a25 	vdiv.f32	s15, s12, s11
 81023d6:	ee76 7aa7 	vadd.f32	s15, s13, s15
 81023da:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 81023de:	ee77 7aa6 	vadd.f32	s15, s15, s13
 81023e2:	ee67 7a27 	vmul.f32	s15, s14, s15
 81023e6:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 81023ea:	e043      	b.n	8102474 <HAL_RCC_GetSysClockFreq+0x28c>

          case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
            pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 81023ec:	693b      	ldr	r3, [r7, #16]
 81023ee:	ee07 3a90 	vmov	s15, r3
 81023f2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 81023f6:	eddf 6a38 	vldr	s13, [pc, #224]	@ 81024d8 <HAL_RCC_GetSysClockFreq+0x2f0>
 81023fa:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 81023fe:	4b2f      	ldr	r3, [pc, #188]	@ (81024bc <HAL_RCC_GetSysClockFreq+0x2d4>)
 8102400:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8102402:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8102406:	ee07 3a90 	vmov	s15, r3
 810240a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 810240e:	ed97 6a02 	vldr	s12, [r7, #8]
 8102412:	eddf 5a2e 	vldr	s11, [pc, #184]	@ 81024cc <HAL_RCC_GetSysClockFreq+0x2e4>
 8102416:	eec6 7a25 	vdiv.f32	s15, s12, s11
 810241a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 810241e:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8102422:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8102426:	ee67 7a27 	vmul.f32	s15, s14, s15
 810242a:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 810242e:	e021      	b.n	8102474 <HAL_RCC_GetSysClockFreq+0x28c>

          default:
            pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8102430:	693b      	ldr	r3, [r7, #16]
 8102432:	ee07 3a90 	vmov	s15, r3
 8102436:	eef8 7a67 	vcvt.f32.u32	s15, s15
 810243a:	eddf 6a26 	vldr	s13, [pc, #152]	@ 81024d4 <HAL_RCC_GetSysClockFreq+0x2ec>
 810243e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8102442:	4b1e      	ldr	r3, [pc, #120]	@ (81024bc <HAL_RCC_GetSysClockFreq+0x2d4>)
 8102444:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8102446:	f3c3 0308 	ubfx	r3, r3, #0, #9
 810244a:	ee07 3a90 	vmov	s15, r3
 810244e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8102452:	ed97 6a02 	vldr	s12, [r7, #8]
 8102456:	eddf 5a1d 	vldr	s11, [pc, #116]	@ 81024cc <HAL_RCC_GetSysClockFreq+0x2e4>
 810245a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 810245e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8102462:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8102466:	ee77 7aa6 	vadd.f32	s15, s15, s13
 810246a:	ee67 7a27 	vmul.f32	s15, s14, s15
 810246e:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 8102472:	bf00      	nop
        }
        pllp = (((RCC->PLL1DIVR & RCC_PLL1DIVR_P1) >> 9) + 1U) ;
 8102474:	4b11      	ldr	r3, [pc, #68]	@ (81024bc <HAL_RCC_GetSysClockFreq+0x2d4>)
 8102476:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8102478:	0a5b      	lsrs	r3, r3, #9
 810247a:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 810247e:	3301      	adds	r3, #1
 8102480:	603b      	str	r3, [r7, #0]
        sysclockfreq = (uint32_t)(float_t)(pllvco / (float_t)pllp);
 8102482:	683b      	ldr	r3, [r7, #0]
 8102484:	ee07 3a90 	vmov	s15, r3
 8102488:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 810248c:	edd7 6a07 	vldr	s13, [r7, #28]
 8102490:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8102494:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8102498:	ee17 3a90 	vmov	r3, s15
 810249c:	61bb      	str	r3, [r7, #24]
      }
      else
      {
        sysclockfreq = 0U;
      }
      break;
 810249e:	e005      	b.n	81024ac <HAL_RCC_GetSysClockFreq+0x2c4>
        sysclockfreq = 0U;
 81024a0:	2300      	movs	r3, #0
 81024a2:	61bb      	str	r3, [r7, #24]
      break;
 81024a4:	e002      	b.n	81024ac <HAL_RCC_GetSysClockFreq+0x2c4>

    default:
      sysclockfreq = CSI_VALUE;
 81024a6:	4b07      	ldr	r3, [pc, #28]	@ (81024c4 <HAL_RCC_GetSysClockFreq+0x2dc>)
 81024a8:	61bb      	str	r3, [r7, #24]
      break;
 81024aa:	bf00      	nop
  }

  return sysclockfreq;
 81024ac:	69bb      	ldr	r3, [r7, #24]
}
 81024ae:	4618      	mov	r0, r3
 81024b0:	3724      	adds	r7, #36	@ 0x24
 81024b2:	46bd      	mov	sp, r7
 81024b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 81024b8:	4770      	bx	lr
 81024ba:	bf00      	nop
 81024bc:	58024400 	.word	0x58024400
 81024c0:	03d09000 	.word	0x03d09000
 81024c4:	003d0900 	.word	0x003d0900
 81024c8:	017d7840 	.word	0x017d7840
 81024cc:	46000000 	.word	0x46000000
 81024d0:	4c742400 	.word	0x4c742400
 81024d4:	4a742400 	.word	0x4a742400
 81024d8:	4bbebc20 	.word	0x4bbebc20

081024dc <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemD2Clock CMSIS variable is used to store System domain2 Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 81024dc:	b580      	push	{r7, lr}
 81024de:	b082      	sub	sp, #8
 81024e0:	af00      	add	r7, sp, #0
  uint32_t common_system_clock;

#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE) >> RCC_D1CFGR_D1CPRE_Pos] & 0x1FU);
 81024e2:	f7ff fe81 	bl	81021e8 <HAL_RCC_GetSysClockFreq>
 81024e6:	4602      	mov	r2, r0
 81024e8:	4b11      	ldr	r3, [pc, #68]	@ (8102530 <HAL_RCC_GetHCLKFreq+0x54>)
 81024ea:	699b      	ldr	r3, [r3, #24]
 81024ec:	0a1b      	lsrs	r3, r3, #8
 81024ee:	f003 030f 	and.w	r3, r3, #15
 81024f2:	4910      	ldr	r1, [pc, #64]	@ (8102534 <HAL_RCC_GetHCLKFreq+0x58>)
 81024f4:	5ccb      	ldrb	r3, [r1, r3]
 81024f6:	f003 031f 	and.w	r3, r3, #31
 81024fa:	fa22 f303 	lsr.w	r3, r2, r3
 81024fe:	607b      	str	r3, [r7, #4]
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE) >> RCC_CDCFGR1_CDCPRE_Pos] & 0x1FU);
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE) >> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8102500:	4b0b      	ldr	r3, [pc, #44]	@ (8102530 <HAL_RCC_GetHCLKFreq+0x54>)
 8102502:	699b      	ldr	r3, [r3, #24]
 8102504:	f003 030f 	and.w	r3, r3, #15
 8102508:	4a0a      	ldr	r2, [pc, #40]	@ (8102534 <HAL_RCC_GetHCLKFreq+0x58>)
 810250a:	5cd3      	ldrb	r3, [r2, r3]
 810250c:	f003 031f 	and.w	r3, r3, #31
 8102510:	687a      	ldr	r2, [r7, #4]
 8102512:	fa22 f303 	lsr.w	r3, r2, r3
 8102516:	4a08      	ldr	r2, [pc, #32]	@ (8102538 <HAL_RCC_GetHCLKFreq+0x5c>)
 8102518:	6013      	str	r3, [r2, #0]
#else
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_HPRE) >> RCC_CDCFGR1_HPRE_Pos]) & 0x1FU));
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
 810251a:	4b07      	ldr	r3, [pc, #28]	@ (8102538 <HAL_RCC_GetHCLKFreq+0x5c>)
 810251c:	681b      	ldr	r3, [r3, #0]
 810251e:	4a07      	ldr	r2, [pc, #28]	@ (810253c <HAL_RCC_GetHCLKFreq+0x60>)
 8102520:	6013      	str	r3, [r2, #0]
#else
  SystemCoreClock = common_system_clock;
#endif /* DUAL_CORE && CORE_CM4 */

  return SystemD2Clock;
 8102522:	4b05      	ldr	r3, [pc, #20]	@ (8102538 <HAL_RCC_GetHCLKFreq+0x5c>)
 8102524:	681b      	ldr	r3, [r3, #0]
}
 8102526:	4618      	mov	r0, r3
 8102528:	3708      	adds	r7, #8
 810252a:	46bd      	mov	sp, r7
 810252c:	bd80      	pop	{r7, pc}
 810252e:	bf00      	nop
 8102530:	58024400 	.word	0x58024400
 8102534:	08105380 	.word	0x08105380
 8102538:	10000004 	.word	0x10000004
 810253c:	10000000 	.word	0x10000000

08102540 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8102540:	b580      	push	{r7, lr}
 8102542:	af00      	add	r7, sp, #0
#if defined (RCC_D2CFGR_D2PPRE1)
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->D2CFGR & RCC_D2CFGR_D2PPRE1) >> RCC_D2CFGR_D2PPRE1_Pos]) & 0x1FU));
 8102544:	f7ff ffca 	bl	81024dc <HAL_RCC_GetHCLKFreq>
 8102548:	4602      	mov	r2, r0
 810254a:	4b06      	ldr	r3, [pc, #24]	@ (8102564 <HAL_RCC_GetPCLK1Freq+0x24>)
 810254c:	69db      	ldr	r3, [r3, #28]
 810254e:	091b      	lsrs	r3, r3, #4
 8102550:	f003 0307 	and.w	r3, r3, #7
 8102554:	4904      	ldr	r1, [pc, #16]	@ (8102568 <HAL_RCC_GetPCLK1Freq+0x28>)
 8102556:	5ccb      	ldrb	r3, [r1, r3]
 8102558:	f003 031f 	and.w	r3, r3, #31
 810255c:	fa22 f303 	lsr.w	r3, r2, r3
#else
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE1) >> RCC_CDCFGR2_CDPPRE1_Pos]) & 0x1FU));
#endif
}
 8102560:	4618      	mov	r0, r3
 8102562:	bd80      	pop	{r7, pc}
 8102564:	58024400 	.word	0x58024400
 8102568:	08105380 	.word	0x08105380

0810256c <HAL_RCCEx_PeriphCLKConfig>:
  * (*) : Available on some STM32H7 lines only.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 810256c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8102570:	b0ca      	sub	sp, #296	@ 0x128
 8102572:	af00      	add	r7, sp, #0
 8102574:	f8c7 0114 	str.w	r0, [r7, #276]	@ 0x114
  uint32_t tmpreg;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8102578:	2300      	movs	r3, #0
 810257a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 810257e:	2300      	movs	r3, #0
 8102580:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126

  /*---------------------------- SPDIFRX configuration -------------------------------*/

  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 8102584:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8102588:	e9d3 2300 	ldrd	r2, r3, [r3]
 810258c:	f002 6400 	and.w	r4, r2, #134217728	@ 0x8000000
 8102590:	2500      	movs	r5, #0
 8102592:	ea54 0305 	orrs.w	r3, r4, r5
 8102596:	d049      	beq.n	810262c <HAL_RCCEx_PeriphCLKConfig+0xc0>
  {

    switch (PeriphClkInit->SpdifrxClockSelection)
 8102598:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 810259c:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 810259e:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 81025a2:	d02f      	beq.n	8102604 <HAL_RCCEx_PeriphCLKConfig+0x98>
 81025a4:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 81025a8:	d828      	bhi.n	81025fc <HAL_RCCEx_PeriphCLKConfig+0x90>
 81025aa:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 81025ae:	d01a      	beq.n	81025e6 <HAL_RCCEx_PeriphCLKConfig+0x7a>
 81025b0:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 81025b4:	d822      	bhi.n	81025fc <HAL_RCCEx_PeriphCLKConfig+0x90>
 81025b6:	2b00      	cmp	r3, #0
 81025b8:	d003      	beq.n	81025c2 <HAL_RCCEx_PeriphCLKConfig+0x56>
 81025ba:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 81025be:	d007      	beq.n	81025d0 <HAL_RCCEx_PeriphCLKConfig+0x64>
 81025c0:	e01c      	b.n	81025fc <HAL_RCCEx_PeriphCLKConfig+0x90>
    {
      case RCC_SPDIFRXCLKSOURCE_PLL:      /* PLL is used as clock source for SPDIFRX*/
        /* Enable PLL1Q Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 81025c2:	4bb8      	ldr	r3, [pc, #736]	@ (81028a4 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 81025c4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 81025c6:	4ab7      	ldr	r2, [pc, #732]	@ (81028a4 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 81025c8:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 81025cc:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 81025ce:	e01a      	b.n	8102606 <HAL_RCCEx_PeriphCLKConfig+0x9a>

      case RCC_SPDIFRXCLKSOURCE_PLL2: /* PLL2 is used as clock source for SPDIFRX*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 81025d0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 81025d4:	3308      	adds	r3, #8
 81025d6:	2102      	movs	r1, #2
 81025d8:	4618      	mov	r0, r3
 81025da:	f002 fb61 	bl	8104ca0 <RCCEx_PLL2_Config>
 81025de:	4603      	mov	r3, r0
 81025e0:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 81025e4:	e00f      	b.n	8102606 <HAL_RCCEx_PeriphCLKConfig+0x9a>

      case RCC_SPDIFRXCLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPDIFRX*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 81025e6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 81025ea:	3328      	adds	r3, #40	@ 0x28
 81025ec:	2102      	movs	r1, #2
 81025ee:	4618      	mov	r0, r3
 81025f0:	f002 fc08 	bl	8104e04 <RCCEx_PLL3_Config>
 81025f4:	4603      	mov	r3, r0
 81025f6:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 81025fa:	e004      	b.n	8102606 <HAL_RCCEx_PeriphCLKConfig+0x9a>
        /* Internal OSC clock is used as source of SPDIFRX clock*/
        /* SPDIFRX clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 81025fc:	2301      	movs	r3, #1
 81025fe:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8102602:	e000      	b.n	8102606 <HAL_RCCEx_PeriphCLKConfig+0x9a>
        break;
 8102604:	bf00      	nop
    }

    if (ret == HAL_OK)
 8102606:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 810260a:	2b00      	cmp	r3, #0
 810260c:	d10a      	bne.n	8102624 <HAL_RCCEx_PeriphCLKConfig+0xb8>
    {
      /* Set the source of SPDIFRX clock*/
      __HAL_RCC_SPDIFRX_CONFIG(PeriphClkInit->SpdifrxClockSelection);
 810260e:	4ba5      	ldr	r3, [pc, #660]	@ (81028a4 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8102610:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8102612:	f423 1140 	bic.w	r1, r3, #3145728	@ 0x300000
 8102616:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 810261a:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 810261c:	4aa1      	ldr	r2, [pc, #644]	@ (81028a4 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 810261e:	430b      	orrs	r3, r1
 8102620:	6513      	str	r3, [r2, #80]	@ 0x50
 8102622:	e003      	b.n	810262c <HAL_RCCEx_PeriphCLKConfig+0xc0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8102624:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8102628:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- SAI1 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 810262c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8102630:	e9d3 2300 	ldrd	r2, r3, [r3]
 8102634:	f402 7880 	and.w	r8, r2, #256	@ 0x100
 8102638:	f04f 0900 	mov.w	r9, #0
 810263c:	ea58 0309 	orrs.w	r3, r8, r9
 8102640:	d047      	beq.n	81026d2 <HAL_RCCEx_PeriphCLKConfig+0x166>
  {
    switch (PeriphClkInit->Sai1ClockSelection)
 8102642:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8102646:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8102648:	2b04      	cmp	r3, #4
 810264a:	d82a      	bhi.n	81026a2 <HAL_RCCEx_PeriphCLKConfig+0x136>
 810264c:	a201      	add	r2, pc, #4	@ (adr r2, 8102654 <HAL_RCCEx_PeriphCLKConfig+0xe8>)
 810264e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8102652:	bf00      	nop
 8102654:	08102669 	.word	0x08102669
 8102658:	08102677 	.word	0x08102677
 810265c:	0810268d 	.word	0x0810268d
 8102660:	081026ab 	.word	0x081026ab
 8102664:	081026ab 	.word	0x081026ab
    {
      case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8102668:	4b8e      	ldr	r3, [pc, #568]	@ (81028a4 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 810266a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 810266c:	4a8d      	ldr	r2, [pc, #564]	@ (81028a4 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 810266e:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8102672:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8102674:	e01a      	b.n	81026ac <HAL_RCCEx_PeriphCLKConfig+0x140>

      case RCC_SAI1CLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI1*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8102676:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 810267a:	3308      	adds	r3, #8
 810267c:	2100      	movs	r1, #0
 810267e:	4618      	mov	r0, r3
 8102680:	f002 fb0e 	bl	8104ca0 <RCCEx_PLL2_Config>
 8102684:	4603      	mov	r3, r0
 8102686:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 810268a:	e00f      	b.n	81026ac <HAL_RCCEx_PeriphCLKConfig+0x140>

      case RCC_SAI1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI1*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 810268c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8102690:	3328      	adds	r3, #40	@ 0x28
 8102692:	2100      	movs	r1, #0
 8102694:	4618      	mov	r0, r3
 8102696:	f002 fbb5 	bl	8104e04 <RCCEx_PLL3_Config>
 810269a:	4603      	mov	r3, r0
 810269c:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 81026a0:	e004      	b.n	81026ac <HAL_RCCEx_PeriphCLKConfig+0x140>
        /* HSI, HSE, or CSI oscillator is used as source of SAI1 clock */
        /* SAI1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 81026a2:	2301      	movs	r3, #1
 81026a4:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 81026a8:	e000      	b.n	81026ac <HAL_RCCEx_PeriphCLKConfig+0x140>
        break;
 81026aa:	bf00      	nop
    }

    if (ret == HAL_OK)
 81026ac:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 81026b0:	2b00      	cmp	r3, #0
 81026b2:	d10a      	bne.n	81026ca <HAL_RCCEx_PeriphCLKConfig+0x15e>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 81026b4:	4b7b      	ldr	r3, [pc, #492]	@ (81028a4 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 81026b6:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 81026b8:	f023 0107 	bic.w	r1, r3, #7
 81026bc:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 81026c0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 81026c2:	4a78      	ldr	r2, [pc, #480]	@ (81028a4 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 81026c4:	430b      	orrs	r3, r1
 81026c6:	6513      	str	r3, [r2, #80]	@ 0x50
 81026c8:	e003      	b.n	81026d2 <HAL_RCCEx_PeriphCLKConfig+0x166>
    }
    else
    {
      /* set overall return value */
      status = ret;
 81026ca:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 81026ce:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

#if defined(SAI3)
  /*---------------------------- SAI2/3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI23) == RCC_PERIPHCLK_SAI23)
 81026d2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 81026d6:	e9d3 2300 	ldrd	r2, r3, [r3]
 81026da:	f402 7a00 	and.w	sl, r2, #512	@ 0x200
 81026de:	f04f 0b00 	mov.w	fp, #0
 81026e2:	ea5a 030b 	orrs.w	r3, sl, fp
 81026e6:	d04c      	beq.n	8102782 <HAL_RCCEx_PeriphCLKConfig+0x216>
  {
    switch (PeriphClkInit->Sai23ClockSelection)
 81026e8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 81026ec:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 81026ee:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 81026f2:	d030      	beq.n	8102756 <HAL_RCCEx_PeriphCLKConfig+0x1ea>
 81026f4:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 81026f8:	d829      	bhi.n	810274e <HAL_RCCEx_PeriphCLKConfig+0x1e2>
 81026fa:	2bc0      	cmp	r3, #192	@ 0xc0
 81026fc:	d02d      	beq.n	810275a <HAL_RCCEx_PeriphCLKConfig+0x1ee>
 81026fe:	2bc0      	cmp	r3, #192	@ 0xc0
 8102700:	d825      	bhi.n	810274e <HAL_RCCEx_PeriphCLKConfig+0x1e2>
 8102702:	2b80      	cmp	r3, #128	@ 0x80
 8102704:	d018      	beq.n	8102738 <HAL_RCCEx_PeriphCLKConfig+0x1cc>
 8102706:	2b80      	cmp	r3, #128	@ 0x80
 8102708:	d821      	bhi.n	810274e <HAL_RCCEx_PeriphCLKConfig+0x1e2>
 810270a:	2b00      	cmp	r3, #0
 810270c:	d002      	beq.n	8102714 <HAL_RCCEx_PeriphCLKConfig+0x1a8>
 810270e:	2b40      	cmp	r3, #64	@ 0x40
 8102710:	d007      	beq.n	8102722 <HAL_RCCEx_PeriphCLKConfig+0x1b6>
 8102712:	e01c      	b.n	810274e <HAL_RCCEx_PeriphCLKConfig+0x1e2>
    {
      case RCC_SAI23CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2/3 */
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8102714:	4b63      	ldr	r3, [pc, #396]	@ (81028a4 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8102716:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8102718:	4a62      	ldr	r2, [pc, #392]	@ (81028a4 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 810271a:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 810271e:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI2/3 clock source configuration done later after clock selection check */
        break;
 8102720:	e01c      	b.n	810275c <HAL_RCCEx_PeriphCLKConfig+0x1f0>

      case RCC_SAI23CLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2/3 */

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8102722:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8102726:	3308      	adds	r3, #8
 8102728:	2100      	movs	r1, #0
 810272a:	4618      	mov	r0, r3
 810272c:	f002 fab8 	bl	8104ca0 <RCCEx_PLL2_Config>
 8102730:	4603      	mov	r3, r0
 8102732:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI2/3 clock source configuration done later after clock selection check */
        break;
 8102736:	e011      	b.n	810275c <HAL_RCCEx_PeriphCLKConfig+0x1f0>

      case RCC_SAI23CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2/3 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8102738:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 810273c:	3328      	adds	r3, #40	@ 0x28
 810273e:	2100      	movs	r1, #0
 8102740:	4618      	mov	r0, r3
 8102742:	f002 fb5f 	bl	8104e04 <RCCEx_PLL3_Config>
 8102746:	4603      	mov	r3, r0
 8102748:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI2/3 clock source configuration done later after clock selection check */
        break;
 810274c:	e006      	b.n	810275c <HAL_RCCEx_PeriphCLKConfig+0x1f0>
        /* HSI, HSE, or CSI oscillator is used as source of SAI2/3 clock */
        /* SAI2/3 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 810274e:	2301      	movs	r3, #1
 8102750:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8102754:	e002      	b.n	810275c <HAL_RCCEx_PeriphCLKConfig+0x1f0>
        break;
 8102756:	bf00      	nop
 8102758:	e000      	b.n	810275c <HAL_RCCEx_PeriphCLKConfig+0x1f0>
        break;
 810275a:	bf00      	nop
    }

    if (ret == HAL_OK)
 810275c:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8102760:	2b00      	cmp	r3, #0
 8102762:	d10a      	bne.n	810277a <HAL_RCCEx_PeriphCLKConfig+0x20e>
    {
      /* Set the source of SAI2/3 clock*/
      __HAL_RCC_SAI23_CONFIG(PeriphClkInit->Sai23ClockSelection);
 8102764:	4b4f      	ldr	r3, [pc, #316]	@ (81028a4 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8102766:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8102768:	f423 71e0 	bic.w	r1, r3, #448	@ 0x1c0
 810276c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8102770:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8102772:	4a4c      	ldr	r2, [pc, #304]	@ (81028a4 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8102774:	430b      	orrs	r3, r1
 8102776:	6513      	str	r3, [r2, #80]	@ 0x50
 8102778:	e003      	b.n	8102782 <HAL_RCCEx_PeriphCLKConfig+0x216>
    }
    else
    {
      /* set overall return value */
      status = ret;
 810277a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 810277e:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
  }
#endif  /*SAI2B*/

#if defined(SAI4)
  /*---------------------------- SAI4A configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4A) == RCC_PERIPHCLK_SAI4A)
 8102782:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8102786:	e9d3 2300 	ldrd	r2, r3, [r3]
 810278a:	f402 6380 	and.w	r3, r2, #1024	@ 0x400
 810278e:	f8c7 3108 	str.w	r3, [r7, #264]	@ 0x108
 8102792:	2300      	movs	r3, #0
 8102794:	f8c7 310c 	str.w	r3, [r7, #268]	@ 0x10c
 8102798:	e9d7 1242 	ldrd	r1, r2, [r7, #264]	@ 0x108
 810279c:	460b      	mov	r3, r1
 810279e:	4313      	orrs	r3, r2
 81027a0:	d053      	beq.n	810284a <HAL_RCCEx_PeriphCLKConfig+0x2de>
  {
    switch (PeriphClkInit->Sai4AClockSelection)
 81027a2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 81027a6:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 81027aa:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 81027ae:	d035      	beq.n	810281c <HAL_RCCEx_PeriphCLKConfig+0x2b0>
 81027b0:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 81027b4:	d82e      	bhi.n	8102814 <HAL_RCCEx_PeriphCLKConfig+0x2a8>
 81027b6:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 81027ba:	d031      	beq.n	8102820 <HAL_RCCEx_PeriphCLKConfig+0x2b4>
 81027bc:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 81027c0:	d828      	bhi.n	8102814 <HAL_RCCEx_PeriphCLKConfig+0x2a8>
 81027c2:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 81027c6:	d01a      	beq.n	81027fe <HAL_RCCEx_PeriphCLKConfig+0x292>
 81027c8:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 81027cc:	d822      	bhi.n	8102814 <HAL_RCCEx_PeriphCLKConfig+0x2a8>
 81027ce:	2b00      	cmp	r3, #0
 81027d0:	d003      	beq.n	81027da <HAL_RCCEx_PeriphCLKConfig+0x26e>
 81027d2:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 81027d6:	d007      	beq.n	81027e8 <HAL_RCCEx_PeriphCLKConfig+0x27c>
 81027d8:	e01c      	b.n	8102814 <HAL_RCCEx_PeriphCLKConfig+0x2a8>
    {
      case RCC_SAI4ACLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 81027da:	4b32      	ldr	r3, [pc, #200]	@ (81028a4 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 81027dc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 81027de:	4a31      	ldr	r2, [pc, #196]	@ (81028a4 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 81027e0:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 81027e4:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 81027e6:	e01c      	b.n	8102822 <HAL_RCCEx_PeriphCLKConfig+0x2b6>

      case RCC_SAI4ACLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 81027e8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 81027ec:	3308      	adds	r3, #8
 81027ee:	2100      	movs	r1, #0
 81027f0:	4618      	mov	r0, r3
 81027f2:	f002 fa55 	bl	8104ca0 <RCCEx_PLL2_Config>
 81027f6:	4603      	mov	r3, r0
 81027f8:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI2 clock source configuration done later after clock selection check */
        break;
 81027fc:	e011      	b.n	8102822 <HAL_RCCEx_PeriphCLKConfig+0x2b6>

      case RCC_SAI4ACLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 81027fe:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8102802:	3328      	adds	r3, #40	@ 0x28
 8102804:	2100      	movs	r1, #0
 8102806:	4618      	mov	r0, r3
 8102808:	f002 fafc 	bl	8104e04 <RCCEx_PLL3_Config>
 810280c:	4603      	mov	r3, r0
 810280e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8102812:	e006      	b.n	8102822 <HAL_RCCEx_PeriphCLKConfig+0x2b6>
        /* SAI4A clock source configuration done later after clock selection check */
        break;
#endif /* RCC_VER_3_0 */

      default:
        ret = HAL_ERROR;
 8102814:	2301      	movs	r3, #1
 8102816:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 810281a:	e002      	b.n	8102822 <HAL_RCCEx_PeriphCLKConfig+0x2b6>
        break;
 810281c:	bf00      	nop
 810281e:	e000      	b.n	8102822 <HAL_RCCEx_PeriphCLKConfig+0x2b6>
        break;
 8102820:	bf00      	nop
    }

    if (ret == HAL_OK)
 8102822:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8102826:	2b00      	cmp	r3, #0
 8102828:	d10b      	bne.n	8102842 <HAL_RCCEx_PeriphCLKConfig+0x2d6>
    {
      /* Set the source of SAI4A clock*/
      __HAL_RCC_SAI4A_CONFIG(PeriphClkInit->Sai4AClockSelection);
 810282a:	4b1e      	ldr	r3, [pc, #120]	@ (81028a4 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 810282c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 810282e:	f423 0160 	bic.w	r1, r3, #14680064	@ 0xe00000
 8102832:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8102836:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 810283a:	4a1a      	ldr	r2, [pc, #104]	@ (81028a4 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 810283c:	430b      	orrs	r3, r1
 810283e:	6593      	str	r3, [r2, #88]	@ 0x58
 8102840:	e003      	b.n	810284a <HAL_RCCEx_PeriphCLKConfig+0x2de>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8102842:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8102846:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  /*---------------------------- SAI4B configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4B) == RCC_PERIPHCLK_SAI4B)
 810284a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 810284e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8102852:	f402 6300 	and.w	r3, r2, #2048	@ 0x800
 8102856:	f8c7 3100 	str.w	r3, [r7, #256]	@ 0x100
 810285a:	2300      	movs	r3, #0
 810285c:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104
 8102860:	e9d7 1240 	ldrd	r1, r2, [r7, #256]	@ 0x100
 8102864:	460b      	mov	r3, r1
 8102866:	4313      	orrs	r3, r2
 8102868:	d056      	beq.n	8102918 <HAL_RCCEx_PeriphCLKConfig+0x3ac>
  {
    switch (PeriphClkInit->Sai4BClockSelection)
 810286a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 810286e:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 8102872:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8102876:	d038      	beq.n	81028ea <HAL_RCCEx_PeriphCLKConfig+0x37e>
 8102878:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 810287c:	d831      	bhi.n	81028e2 <HAL_RCCEx_PeriphCLKConfig+0x376>
 810287e:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8102882:	d034      	beq.n	81028ee <HAL_RCCEx_PeriphCLKConfig+0x382>
 8102884:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8102888:	d82b      	bhi.n	81028e2 <HAL_RCCEx_PeriphCLKConfig+0x376>
 810288a:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 810288e:	d01d      	beq.n	81028cc <HAL_RCCEx_PeriphCLKConfig+0x360>
 8102890:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8102894:	d825      	bhi.n	81028e2 <HAL_RCCEx_PeriphCLKConfig+0x376>
 8102896:	2b00      	cmp	r3, #0
 8102898:	d006      	beq.n	81028a8 <HAL_RCCEx_PeriphCLKConfig+0x33c>
 810289a:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 810289e:	d00a      	beq.n	81028b6 <HAL_RCCEx_PeriphCLKConfig+0x34a>
 81028a0:	e01f      	b.n	81028e2 <HAL_RCCEx_PeriphCLKConfig+0x376>
 81028a2:	bf00      	nop
 81028a4:	58024400 	.word	0x58024400
    {
      case RCC_SAI4BCLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 81028a8:	4ba2      	ldr	r3, [pc, #648]	@ (8102b34 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 81028aa:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 81028ac:	4aa1      	ldr	r2, [pc, #644]	@ (8102b34 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 81028ae:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 81028b2:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 81028b4:	e01c      	b.n	81028f0 <HAL_RCCEx_PeriphCLKConfig+0x384>

      case RCC_SAI4BCLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 81028b6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 81028ba:	3308      	adds	r3, #8
 81028bc:	2100      	movs	r1, #0
 81028be:	4618      	mov	r0, r3
 81028c0:	f002 f9ee 	bl	8104ca0 <RCCEx_PLL2_Config>
 81028c4:	4603      	mov	r3, r0
 81028c6:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI2 clock source configuration done later after clock selection check */
        break;
 81028ca:	e011      	b.n	81028f0 <HAL_RCCEx_PeriphCLKConfig+0x384>

      case RCC_SAI4BCLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 81028cc:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 81028d0:	3328      	adds	r3, #40	@ 0x28
 81028d2:	2100      	movs	r1, #0
 81028d4:	4618      	mov	r0, r3
 81028d6:	f002 fa95 	bl	8104e04 <RCCEx_PLL3_Config>
 81028da:	4603      	mov	r3, r0
 81028dc:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 81028e0:	e006      	b.n	81028f0 <HAL_RCCEx_PeriphCLKConfig+0x384>
        /* SAI4B clock source configuration done later after clock selection check */
        break;
#endif /* RCC_VER_3_0 */

      default:
        ret = HAL_ERROR;
 81028e2:	2301      	movs	r3, #1
 81028e4:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 81028e8:	e002      	b.n	81028f0 <HAL_RCCEx_PeriphCLKConfig+0x384>
        break;
 81028ea:	bf00      	nop
 81028ec:	e000      	b.n	81028f0 <HAL_RCCEx_PeriphCLKConfig+0x384>
        break;
 81028ee:	bf00      	nop
    }

    if (ret == HAL_OK)
 81028f0:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 81028f4:	2b00      	cmp	r3, #0
 81028f6:	d10b      	bne.n	8102910 <HAL_RCCEx_PeriphCLKConfig+0x3a4>
    {
      /* Set the source of SAI4B clock*/
      __HAL_RCC_SAI4B_CONFIG(PeriphClkInit->Sai4BClockSelection);
 81028f8:	4b8e      	ldr	r3, [pc, #568]	@ (8102b34 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 81028fa:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 81028fc:	f023 61e0 	bic.w	r1, r3, #117440512	@ 0x7000000
 8102900:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8102904:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 8102908:	4a8a      	ldr	r2, [pc, #552]	@ (8102b34 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 810290a:	430b      	orrs	r3, r1
 810290c:	6593      	str	r3, [r2, #88]	@ 0x58
 810290e:	e003      	b.n	8102918 <HAL_RCCEx_PeriphCLKConfig+0x3ac>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8102910:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8102914:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
  }
#endif  /*SAI4*/

#if defined(QUADSPI)
  /*---------------------------- QSPI configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_QSPI) == RCC_PERIPHCLK_QSPI)
 8102918:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 810291c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8102920:	f002 7300 	and.w	r3, r2, #33554432	@ 0x2000000
 8102924:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
 8102928:	2300      	movs	r3, #0
 810292a:	f8c7 30fc 	str.w	r3, [r7, #252]	@ 0xfc
 810292e:	e9d7 123e 	ldrd	r1, r2, [r7, #248]	@ 0xf8
 8102932:	460b      	mov	r3, r1
 8102934:	4313      	orrs	r3, r2
 8102936:	d03a      	beq.n	81029ae <HAL_RCCEx_PeriphCLKConfig+0x442>
  {
    switch (PeriphClkInit->QspiClockSelection)
 8102938:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 810293c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 810293e:	2b30      	cmp	r3, #48	@ 0x30
 8102940:	d01f      	beq.n	8102982 <HAL_RCCEx_PeriphCLKConfig+0x416>
 8102942:	2b30      	cmp	r3, #48	@ 0x30
 8102944:	d819      	bhi.n	810297a <HAL_RCCEx_PeriphCLKConfig+0x40e>
 8102946:	2b20      	cmp	r3, #32
 8102948:	d00c      	beq.n	8102964 <HAL_RCCEx_PeriphCLKConfig+0x3f8>
 810294a:	2b20      	cmp	r3, #32
 810294c:	d815      	bhi.n	810297a <HAL_RCCEx_PeriphCLKConfig+0x40e>
 810294e:	2b00      	cmp	r3, #0
 8102950:	d019      	beq.n	8102986 <HAL_RCCEx_PeriphCLKConfig+0x41a>
 8102952:	2b10      	cmp	r3, #16
 8102954:	d111      	bne.n	810297a <HAL_RCCEx_PeriphCLKConfig+0x40e>
    {
      case RCC_QSPICLKSOURCE_PLL:      /* PLL is used as clock source for QSPI*/
        /* Enable QSPI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8102956:	4b77      	ldr	r3, [pc, #476]	@ (8102b34 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8102958:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 810295a:	4a76      	ldr	r2, [pc, #472]	@ (8102b34 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 810295c:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8102960:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* QSPI clock source configuration done later after clock selection check */
        break;
 8102962:	e011      	b.n	8102988 <HAL_RCCEx_PeriphCLKConfig+0x41c>

      case RCC_QSPICLKSOURCE_PLL2: /* PLL2 is used as clock source for QSPI*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 8102964:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8102968:	3308      	adds	r3, #8
 810296a:	2102      	movs	r1, #2
 810296c:	4618      	mov	r0, r3
 810296e:	f002 f997 	bl	8104ca0 <RCCEx_PLL2_Config>
 8102972:	4603      	mov	r3, r0
 8102974:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* QSPI clock source configuration done later after clock selection check */
        break;
 8102978:	e006      	b.n	8102988 <HAL_RCCEx_PeriphCLKConfig+0x41c>
      case RCC_QSPICLKSOURCE_D1HCLK:
        /* Domain1 HCLK  clock selected as QSPI kernel peripheral clock */
        break;

      default:
        ret = HAL_ERROR;
 810297a:	2301      	movs	r3, #1
 810297c:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8102980:	e002      	b.n	8102988 <HAL_RCCEx_PeriphCLKConfig+0x41c>
        break;
 8102982:	bf00      	nop
 8102984:	e000      	b.n	8102988 <HAL_RCCEx_PeriphCLKConfig+0x41c>
        break;
 8102986:	bf00      	nop
    }

    if (ret == HAL_OK)
 8102988:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 810298c:	2b00      	cmp	r3, #0
 810298e:	d10a      	bne.n	81029a6 <HAL_RCCEx_PeriphCLKConfig+0x43a>
    {
      /* Set the source of QSPI clock*/
      __HAL_RCC_QSPI_CONFIG(PeriphClkInit->QspiClockSelection);
 8102990:	4b68      	ldr	r3, [pc, #416]	@ (8102b34 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8102992:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8102994:	f023 0130 	bic.w	r1, r3, #48	@ 0x30
 8102998:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 810299c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 810299e:	4a65      	ldr	r2, [pc, #404]	@ (8102b34 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 81029a0:	430b      	orrs	r3, r1
 81029a2:	64d3      	str	r3, [r2, #76]	@ 0x4c
 81029a4:	e003      	b.n	81029ae <HAL_RCCEx_PeriphCLKConfig+0x442>
    }
    else
    {
      /* set overall return value */
      status = ret;
 81029a6:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 81029aa:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
#endif  /*OCTOSPI*/

  /*---------------------------- SPI1/2/3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI123) == RCC_PERIPHCLK_SPI123)
 81029ae:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 81029b2:	e9d3 2300 	ldrd	r2, r3, [r3]
 81029b6:	f402 5380 	and.w	r3, r2, #4096	@ 0x1000
 81029ba:	f8c7 30f0 	str.w	r3, [r7, #240]	@ 0xf0
 81029be:	2300      	movs	r3, #0
 81029c0:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
 81029c4:	e9d7 123c 	ldrd	r1, r2, [r7, #240]	@ 0xf0
 81029c8:	460b      	mov	r3, r1
 81029ca:	4313      	orrs	r3, r2
 81029cc:	d051      	beq.n	8102a72 <HAL_RCCEx_PeriphCLKConfig+0x506>
  {
    switch (PeriphClkInit->Spi123ClockSelection)
 81029ce:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 81029d2:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 81029d4:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 81029d8:	d035      	beq.n	8102a46 <HAL_RCCEx_PeriphCLKConfig+0x4da>
 81029da:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 81029de:	d82e      	bhi.n	8102a3e <HAL_RCCEx_PeriphCLKConfig+0x4d2>
 81029e0:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 81029e4:	d031      	beq.n	8102a4a <HAL_RCCEx_PeriphCLKConfig+0x4de>
 81029e6:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 81029ea:	d828      	bhi.n	8102a3e <HAL_RCCEx_PeriphCLKConfig+0x4d2>
 81029ec:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 81029f0:	d01a      	beq.n	8102a28 <HAL_RCCEx_PeriphCLKConfig+0x4bc>
 81029f2:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 81029f6:	d822      	bhi.n	8102a3e <HAL_RCCEx_PeriphCLKConfig+0x4d2>
 81029f8:	2b00      	cmp	r3, #0
 81029fa:	d003      	beq.n	8102a04 <HAL_RCCEx_PeriphCLKConfig+0x498>
 81029fc:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8102a00:	d007      	beq.n	8102a12 <HAL_RCCEx_PeriphCLKConfig+0x4a6>
 8102a02:	e01c      	b.n	8102a3e <HAL_RCCEx_PeriphCLKConfig+0x4d2>
    {
      case RCC_SPI123CLKSOURCE_PLL:      /* PLL is used as clock source for SPI1/2/3 */
        /* Enable SPI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8102a04:	4b4b      	ldr	r3, [pc, #300]	@ (8102b34 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8102a06:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8102a08:	4a4a      	ldr	r2, [pc, #296]	@ (8102b34 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8102a0a:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8102a0e:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 8102a10:	e01c      	b.n	8102a4c <HAL_RCCEx_PeriphCLKConfig+0x4e0>

      case RCC_SPI123CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI1/2/3 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8102a12:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8102a16:	3308      	adds	r3, #8
 8102a18:	2100      	movs	r1, #0
 8102a1a:	4618      	mov	r0, r3
 8102a1c:	f002 f940 	bl	8104ca0 <RCCEx_PLL2_Config>
 8102a20:	4603      	mov	r3, r0
 8102a22:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 8102a26:	e011      	b.n	8102a4c <HAL_RCCEx_PeriphCLKConfig+0x4e0>

      case RCC_SPI123CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI1/2/3 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8102a28:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8102a2c:	3328      	adds	r3, #40	@ 0x28
 8102a2e:	2100      	movs	r1, #0
 8102a30:	4618      	mov	r0, r3
 8102a32:	f002 f9e7 	bl	8104e04 <RCCEx_PLL3_Config>
 8102a36:	4603      	mov	r3, r0
 8102a38:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 8102a3c:	e006      	b.n	8102a4c <HAL_RCCEx_PeriphCLKConfig+0x4e0>
        /* HSI, HSE, or CSI oscillator is used as source of SPI1/2/3 clock */
        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8102a3e:	2301      	movs	r3, #1
 8102a40:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8102a44:	e002      	b.n	8102a4c <HAL_RCCEx_PeriphCLKConfig+0x4e0>
        break;
 8102a46:	bf00      	nop
 8102a48:	e000      	b.n	8102a4c <HAL_RCCEx_PeriphCLKConfig+0x4e0>
        break;
 8102a4a:	bf00      	nop
    }

    if (ret == HAL_OK)
 8102a4c:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8102a50:	2b00      	cmp	r3, #0
 8102a52:	d10a      	bne.n	8102a6a <HAL_RCCEx_PeriphCLKConfig+0x4fe>
    {
      /* Set the source of SPI1/2/3 clock*/
      __HAL_RCC_SPI123_CONFIG(PeriphClkInit->Spi123ClockSelection);
 8102a54:	4b37      	ldr	r3, [pc, #220]	@ (8102b34 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8102a56:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8102a58:	f423 41e0 	bic.w	r1, r3, #28672	@ 0x7000
 8102a5c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8102a60:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8102a62:	4a34      	ldr	r2, [pc, #208]	@ (8102b34 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8102a64:	430b      	orrs	r3, r1
 8102a66:	6513      	str	r3, [r2, #80]	@ 0x50
 8102a68:	e003      	b.n	8102a72 <HAL_RCCEx_PeriphCLKConfig+0x506>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8102a6a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8102a6e:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- SPI4/5 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI45) == RCC_PERIPHCLK_SPI45)
 8102a72:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8102a76:	e9d3 2300 	ldrd	r2, r3, [r3]
 8102a7a:	f402 5300 	and.w	r3, r2, #8192	@ 0x2000
 8102a7e:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 8102a82:	2300      	movs	r3, #0
 8102a84:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
 8102a88:	e9d7 123a 	ldrd	r1, r2, [r7, #232]	@ 0xe8
 8102a8c:	460b      	mov	r3, r1
 8102a8e:	4313      	orrs	r3, r2
 8102a90:	d056      	beq.n	8102b40 <HAL_RCCEx_PeriphCLKConfig+0x5d4>
  {
    switch (PeriphClkInit->Spi45ClockSelection)
 8102a92:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8102a96:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8102a98:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8102a9c:	d033      	beq.n	8102b06 <HAL_RCCEx_PeriphCLKConfig+0x59a>
 8102a9e:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8102aa2:	d82c      	bhi.n	8102afe <HAL_RCCEx_PeriphCLKConfig+0x592>
 8102aa4:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8102aa8:	d02f      	beq.n	8102b0a <HAL_RCCEx_PeriphCLKConfig+0x59e>
 8102aaa:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8102aae:	d826      	bhi.n	8102afe <HAL_RCCEx_PeriphCLKConfig+0x592>
 8102ab0:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8102ab4:	d02b      	beq.n	8102b0e <HAL_RCCEx_PeriphCLKConfig+0x5a2>
 8102ab6:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8102aba:	d820      	bhi.n	8102afe <HAL_RCCEx_PeriphCLKConfig+0x592>
 8102abc:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8102ac0:	d012      	beq.n	8102ae8 <HAL_RCCEx_PeriphCLKConfig+0x57c>
 8102ac2:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8102ac6:	d81a      	bhi.n	8102afe <HAL_RCCEx_PeriphCLKConfig+0x592>
 8102ac8:	2b00      	cmp	r3, #0
 8102aca:	d022      	beq.n	8102b12 <HAL_RCCEx_PeriphCLKConfig+0x5a6>
 8102acc:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8102ad0:	d115      	bne.n	8102afe <HAL_RCCEx_PeriphCLKConfig+0x592>
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;

      case RCC_SPI45CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI4/5 */

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8102ad2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8102ad6:	3308      	adds	r3, #8
 8102ad8:	2101      	movs	r1, #1
 8102ada:	4618      	mov	r0, r3
 8102adc:	f002 f8e0 	bl	8104ca0 <RCCEx_PLL2_Config>
 8102ae0:	4603      	mov	r3, r0
 8102ae2:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPI4/5 clock source configuration done later after clock selection check */
        break;
 8102ae6:	e015      	b.n	8102b14 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
      case RCC_SPI45CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI4/5 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8102ae8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8102aec:	3328      	adds	r3, #40	@ 0x28
 8102aee:	2101      	movs	r1, #1
 8102af0:	4618      	mov	r0, r3
 8102af2:	f002 f987 	bl	8104e04 <RCCEx_PLL3_Config>
 8102af6:	4603      	mov	r3, r0
 8102af8:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;
 8102afc:	e00a      	b.n	8102b14 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        /* HSE,  oscillator is used as source of SPI4/5 clock */
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8102afe:	2301      	movs	r3, #1
 8102b00:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8102b04:	e006      	b.n	8102b14 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 8102b06:	bf00      	nop
 8102b08:	e004      	b.n	8102b14 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 8102b0a:	bf00      	nop
 8102b0c:	e002      	b.n	8102b14 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 8102b0e:	bf00      	nop
 8102b10:	e000      	b.n	8102b14 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 8102b12:	bf00      	nop
    }

    if (ret == HAL_OK)
 8102b14:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8102b18:	2b00      	cmp	r3, #0
 8102b1a:	d10d      	bne.n	8102b38 <HAL_RCCEx_PeriphCLKConfig+0x5cc>
    {
      /* Set the source of SPI4/5 clock*/
      __HAL_RCC_SPI45_CONFIG(PeriphClkInit->Spi45ClockSelection);
 8102b1c:	4b05      	ldr	r3, [pc, #20]	@ (8102b34 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8102b1e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8102b20:	f423 21e0 	bic.w	r1, r3, #458752	@ 0x70000
 8102b24:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8102b28:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8102b2a:	4a02      	ldr	r2, [pc, #8]	@ (8102b34 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8102b2c:	430b      	orrs	r3, r1
 8102b2e:	6513      	str	r3, [r2, #80]	@ 0x50
 8102b30:	e006      	b.n	8102b40 <HAL_RCCEx_PeriphCLKConfig+0x5d4>
 8102b32:	bf00      	nop
 8102b34:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 8102b38:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8102b3c:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- SPI6 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI6) == RCC_PERIPHCLK_SPI6)
 8102b40:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8102b44:	e9d3 2300 	ldrd	r2, r3, [r3]
 8102b48:	f402 4380 	and.w	r3, r2, #16384	@ 0x4000
 8102b4c:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 8102b50:	2300      	movs	r3, #0
 8102b52:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 8102b56:	e9d7 1238 	ldrd	r1, r2, [r7, #224]	@ 0xe0
 8102b5a:	460b      	mov	r3, r1
 8102b5c:	4313      	orrs	r3, r2
 8102b5e:	d055      	beq.n	8102c0c <HAL_RCCEx_PeriphCLKConfig+0x6a0>
  {
    switch (PeriphClkInit->Spi6ClockSelection)
 8102b60:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8102b64:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 8102b68:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8102b6c:	d033      	beq.n	8102bd6 <HAL_RCCEx_PeriphCLKConfig+0x66a>
 8102b6e:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8102b72:	d82c      	bhi.n	8102bce <HAL_RCCEx_PeriphCLKConfig+0x662>
 8102b74:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8102b78:	d02f      	beq.n	8102bda <HAL_RCCEx_PeriphCLKConfig+0x66e>
 8102b7a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8102b7e:	d826      	bhi.n	8102bce <HAL_RCCEx_PeriphCLKConfig+0x662>
 8102b80:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 8102b84:	d02b      	beq.n	8102bde <HAL_RCCEx_PeriphCLKConfig+0x672>
 8102b86:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 8102b8a:	d820      	bhi.n	8102bce <HAL_RCCEx_PeriphCLKConfig+0x662>
 8102b8c:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8102b90:	d012      	beq.n	8102bb8 <HAL_RCCEx_PeriphCLKConfig+0x64c>
 8102b92:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8102b96:	d81a      	bhi.n	8102bce <HAL_RCCEx_PeriphCLKConfig+0x662>
 8102b98:	2b00      	cmp	r3, #0
 8102b9a:	d022      	beq.n	8102be2 <HAL_RCCEx_PeriphCLKConfig+0x676>
 8102b9c:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8102ba0:	d115      	bne.n	8102bce <HAL_RCCEx_PeriphCLKConfig+0x662>
        /* SPI6 clock source configuration done later after clock selection check */
        break;

      case RCC_SPI6CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI6*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8102ba2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8102ba6:	3308      	adds	r3, #8
 8102ba8:	2101      	movs	r1, #1
 8102baa:	4618      	mov	r0, r3
 8102bac:	f002 f878 	bl	8104ca0 <RCCEx_PLL2_Config>
 8102bb0:	4603      	mov	r3, r0
 8102bb2:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPI6 clock source configuration done later after clock selection check */
        break;
 8102bb6:	e015      	b.n	8102be4 <HAL_RCCEx_PeriphCLKConfig+0x678>
      case RCC_SPI6CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI6*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8102bb8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8102bbc:	3328      	adds	r3, #40	@ 0x28
 8102bbe:	2101      	movs	r1, #1
 8102bc0:	4618      	mov	r0, r3
 8102bc2:	f002 f91f 	bl	8104e04 <RCCEx_PLL3_Config>
 8102bc6:	4603      	mov	r3, r0
 8102bc8:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* SPI6 clock source configuration done later after clock selection check */
        break;
 8102bcc:	e00a      	b.n	8102be4 <HAL_RCCEx_PeriphCLKConfig+0x678>
        /* SPI6 clock source configuration done later after clock selection check */
        break;
#endif

      default:
        ret = HAL_ERROR;
 8102bce:	2301      	movs	r3, #1
 8102bd0:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8102bd4:	e006      	b.n	8102be4 <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 8102bd6:	bf00      	nop
 8102bd8:	e004      	b.n	8102be4 <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 8102bda:	bf00      	nop
 8102bdc:	e002      	b.n	8102be4 <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 8102bde:	bf00      	nop
 8102be0:	e000      	b.n	8102be4 <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 8102be2:	bf00      	nop
    }

    if (ret == HAL_OK)
 8102be4:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8102be8:	2b00      	cmp	r3, #0
 8102bea:	d10b      	bne.n	8102c04 <HAL_RCCEx_PeriphCLKConfig+0x698>
    {
      /* Set the source of SPI6 clock*/
      __HAL_RCC_SPI6_CONFIG(PeriphClkInit->Spi6ClockSelection);
 8102bec:	4ba4      	ldr	r3, [pc, #656]	@ (8102e80 <HAL_RCCEx_PeriphCLKConfig+0x914>)
 8102bee:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8102bf0:	f023 41e0 	bic.w	r1, r3, #1879048192	@ 0x70000000
 8102bf4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8102bf8:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 8102bfc:	4aa0      	ldr	r2, [pc, #640]	@ (8102e80 <HAL_RCCEx_PeriphCLKConfig+0x914>)
 8102bfe:	430b      	orrs	r3, r1
 8102c00:	6593      	str	r3, [r2, #88]	@ 0x58
 8102c02:	e003      	b.n	8102c0c <HAL_RCCEx_PeriphCLKConfig+0x6a0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8102c04:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8102c08:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
  }
#endif /*DSI*/

#if defined(FDCAN1) || defined(FDCAN2)
  /*---------------------------- FDCAN configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 8102c0c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8102c10:	e9d3 2300 	ldrd	r2, r3, [r3]
 8102c14:	f402 4300 	and.w	r3, r2, #32768	@ 0x8000
 8102c18:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 8102c1c:	2300      	movs	r3, #0
 8102c1e:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
 8102c22:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 8102c26:	460b      	mov	r3, r1
 8102c28:	4313      	orrs	r3, r2
 8102c2a:	d037      	beq.n	8102c9c <HAL_RCCEx_PeriphCLKConfig+0x730>
  {
    switch (PeriphClkInit->FdcanClockSelection)
 8102c2c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8102c30:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8102c32:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8102c36:	d00e      	beq.n	8102c56 <HAL_RCCEx_PeriphCLKConfig+0x6ea>
 8102c38:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8102c3c:	d816      	bhi.n	8102c6c <HAL_RCCEx_PeriphCLKConfig+0x700>
 8102c3e:	2b00      	cmp	r3, #0
 8102c40:	d018      	beq.n	8102c74 <HAL_RCCEx_PeriphCLKConfig+0x708>
 8102c42:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8102c46:	d111      	bne.n	8102c6c <HAL_RCCEx_PeriphCLKConfig+0x700>
    {
      case RCC_FDCANCLKSOURCE_PLL:      /* PLL is used as clock source for FDCAN*/
        /* Enable FDCAN Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8102c48:	4b8d      	ldr	r3, [pc, #564]	@ (8102e80 <HAL_RCCEx_PeriphCLKConfig+0x914>)
 8102c4a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8102c4c:	4a8c      	ldr	r2, [pc, #560]	@ (8102e80 <HAL_RCCEx_PeriphCLKConfig+0x914>)
 8102c4e:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8102c52:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* FDCAN clock source configuration done later after clock selection check */
        break;
 8102c54:	e00f      	b.n	8102c76 <HAL_RCCEx_PeriphCLKConfig+0x70a>

      case RCC_FDCANCLKSOURCE_PLL2: /* PLL2 is used as clock source for FDCAN*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8102c56:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8102c5a:	3308      	adds	r3, #8
 8102c5c:	2101      	movs	r1, #1
 8102c5e:	4618      	mov	r0, r3
 8102c60:	f002 f81e 	bl	8104ca0 <RCCEx_PLL2_Config>
 8102c64:	4603      	mov	r3, r0
 8102c66:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* FDCAN clock source configuration done later after clock selection check */
        break;
 8102c6a:	e004      	b.n	8102c76 <HAL_RCCEx_PeriphCLKConfig+0x70a>
        /* HSE is used as clock source for FDCAN*/
        /* FDCAN clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8102c6c:	2301      	movs	r3, #1
 8102c6e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8102c72:	e000      	b.n	8102c76 <HAL_RCCEx_PeriphCLKConfig+0x70a>
        break;
 8102c74:	bf00      	nop
    }

    if (ret == HAL_OK)
 8102c76:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8102c7a:	2b00      	cmp	r3, #0
 8102c7c:	d10a      	bne.n	8102c94 <HAL_RCCEx_PeriphCLKConfig+0x728>
    {
      /* Set the source of FDCAN clock*/
      __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 8102c7e:	4b80      	ldr	r3, [pc, #512]	@ (8102e80 <HAL_RCCEx_PeriphCLKConfig+0x914>)
 8102c80:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8102c82:	f023 5140 	bic.w	r1, r3, #805306368	@ 0x30000000
 8102c86:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8102c8a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8102c8c:	4a7c      	ldr	r2, [pc, #496]	@ (8102e80 <HAL_RCCEx_PeriphCLKConfig+0x914>)
 8102c8e:	430b      	orrs	r3, r1
 8102c90:	6513      	str	r3, [r2, #80]	@ 0x50
 8102c92:	e003      	b.n	8102c9c <HAL_RCCEx_PeriphCLKConfig+0x730>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8102c94:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8102c98:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
#endif /*FDCAN1 || FDCAN2*/

  /*---------------------------- FMC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FMC) == RCC_PERIPHCLK_FMC)
 8102c9c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8102ca0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8102ca4:	f002 7380 	and.w	r3, r2, #16777216	@ 0x1000000
 8102ca8:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8102cac:	2300      	movs	r3, #0
 8102cae:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
 8102cb2:	e9d7 1234 	ldrd	r1, r2, [r7, #208]	@ 0xd0
 8102cb6:	460b      	mov	r3, r1
 8102cb8:	4313      	orrs	r3, r2
 8102cba:	d039      	beq.n	8102d30 <HAL_RCCEx_PeriphCLKConfig+0x7c4>
  {
    switch (PeriphClkInit->FmcClockSelection)
 8102cbc:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8102cc0:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8102cc2:	2b03      	cmp	r3, #3
 8102cc4:	d81c      	bhi.n	8102d00 <HAL_RCCEx_PeriphCLKConfig+0x794>
 8102cc6:	a201      	add	r2, pc, #4	@ (adr r2, 8102ccc <HAL_RCCEx_PeriphCLKConfig+0x760>)
 8102cc8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8102ccc:	08102d09 	.word	0x08102d09
 8102cd0:	08102cdd 	.word	0x08102cdd
 8102cd4:	08102ceb 	.word	0x08102ceb
 8102cd8:	08102d09 	.word	0x08102d09
    {
      case RCC_FMCCLKSOURCE_PLL:      /* PLL is used as clock source for FMC*/
        /* Enable FMC Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8102cdc:	4b68      	ldr	r3, [pc, #416]	@ (8102e80 <HAL_RCCEx_PeriphCLKConfig+0x914>)
 8102cde:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8102ce0:	4a67      	ldr	r2, [pc, #412]	@ (8102e80 <HAL_RCCEx_PeriphCLKConfig+0x914>)
 8102ce2:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8102ce6:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* FMC clock source configuration done later after clock selection check */
        break;
 8102ce8:	e00f      	b.n	8102d0a <HAL_RCCEx_PeriphCLKConfig+0x79e>

      case RCC_FMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for FMC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 8102cea:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8102cee:	3308      	adds	r3, #8
 8102cf0:	2102      	movs	r1, #2
 8102cf2:	4618      	mov	r0, r3
 8102cf4:	f001 ffd4 	bl	8104ca0 <RCCEx_PLL2_Config>
 8102cf8:	4603      	mov	r3, r0
 8102cfa:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* FMC clock source configuration done later after clock selection check */
        break;
 8102cfe:	e004      	b.n	8102d0a <HAL_RCCEx_PeriphCLKConfig+0x79e>
      case RCC_FMCCLKSOURCE_HCLK:
        /* D1/CD HCLK  clock selected as FMC kernel peripheral clock */
        break;

      default:
        ret = HAL_ERROR;
 8102d00:	2301      	movs	r3, #1
 8102d02:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8102d06:	e000      	b.n	8102d0a <HAL_RCCEx_PeriphCLKConfig+0x79e>
        break;
 8102d08:	bf00      	nop
    }

    if (ret == HAL_OK)
 8102d0a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8102d0e:	2b00      	cmp	r3, #0
 8102d10:	d10a      	bne.n	8102d28 <HAL_RCCEx_PeriphCLKConfig+0x7bc>
    {
      /* Set the source of FMC clock*/
      __HAL_RCC_FMC_CONFIG(PeriphClkInit->FmcClockSelection);
 8102d12:	4b5b      	ldr	r3, [pc, #364]	@ (8102e80 <HAL_RCCEx_PeriphCLKConfig+0x914>)
 8102d14:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8102d16:	f023 0103 	bic.w	r1, r3, #3
 8102d1a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8102d1e:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8102d20:	4a57      	ldr	r2, [pc, #348]	@ (8102e80 <HAL_RCCEx_PeriphCLKConfig+0x914>)
 8102d22:	430b      	orrs	r3, r1
 8102d24:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8102d26:	e003      	b.n	8102d30 <HAL_RCCEx_PeriphCLKConfig+0x7c4>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8102d28:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8102d2c:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- RTC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8102d30:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8102d34:	e9d3 2300 	ldrd	r2, r3, [r3]
 8102d38:	f402 0380 	and.w	r3, r2, #4194304	@ 0x400000
 8102d3c:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8102d40:	2300      	movs	r3, #0
 8102d42:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 8102d46:	e9d7 1232 	ldrd	r1, r2, [r7, #200]	@ 0xc8
 8102d4a:	460b      	mov	r3, r1
 8102d4c:	4313      	orrs	r3, r2
 8102d4e:	f000 809f 	beq.w	8102e90 <HAL_RCCEx_PeriphCLKConfig+0x924>
  {
    /* check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8102d52:	4b4c      	ldr	r3, [pc, #304]	@ (8102e84 <HAL_RCCEx_PeriphCLKConfig+0x918>)
 8102d54:	681b      	ldr	r3, [r3, #0]
 8102d56:	4a4b      	ldr	r2, [pc, #300]	@ (8102e84 <HAL_RCCEx_PeriphCLKConfig+0x918>)
 8102d58:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8102d5c:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8102d5e:	f7fd fe6d 	bl	8100a3c <HAL_GetTick>
 8102d62:	f8c7 0120 	str.w	r0, [r7, #288]	@ 0x120

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8102d66:	e00b      	b.n	8102d80 <HAL_RCCEx_PeriphCLKConfig+0x814>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8102d68:	f7fd fe68 	bl	8100a3c <HAL_GetTick>
 8102d6c:	4602      	mov	r2, r0
 8102d6e:	f8d7 3120 	ldr.w	r3, [r7, #288]	@ 0x120
 8102d72:	1ad3      	subs	r3, r2, r3
 8102d74:	2b64      	cmp	r3, #100	@ 0x64
 8102d76:	d903      	bls.n	8102d80 <HAL_RCCEx_PeriphCLKConfig+0x814>
      {
        ret = HAL_TIMEOUT;
 8102d78:	2303      	movs	r3, #3
 8102d7a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8102d7e:	e005      	b.n	8102d8c <HAL_RCCEx_PeriphCLKConfig+0x820>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8102d80:	4b40      	ldr	r3, [pc, #256]	@ (8102e84 <HAL_RCCEx_PeriphCLKConfig+0x918>)
 8102d82:	681b      	ldr	r3, [r3, #0]
 8102d84:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8102d88:	2b00      	cmp	r3, #0
 8102d8a:	d0ed      	beq.n	8102d68 <HAL_RCCEx_PeriphCLKConfig+0x7fc>
      }
    }

    if (ret == HAL_OK)
 8102d8c:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8102d90:	2b00      	cmp	r3, #0
 8102d92:	d179      	bne.n	8102e88 <HAL_RCCEx_PeriphCLKConfig+0x91c>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified */
      if ((RCC->BDCR & RCC_BDCR_RTCSEL) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL))
 8102d94:	4b3a      	ldr	r3, [pc, #232]	@ (8102e80 <HAL_RCCEx_PeriphCLKConfig+0x914>)
 8102d96:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 8102d98:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8102d9c:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 8102da0:	4053      	eors	r3, r2
 8102da2:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8102da6:	2b00      	cmp	r3, #0
 8102da8:	d015      	beq.n	8102dd6 <HAL_RCCEx_PeriphCLKConfig+0x86a>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpreg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8102daa:	4b35      	ldr	r3, [pc, #212]	@ (8102e80 <HAL_RCCEx_PeriphCLKConfig+0x914>)
 8102dac:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8102dae:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8102db2:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8102db6:	4b32      	ldr	r3, [pc, #200]	@ (8102e80 <HAL_RCCEx_PeriphCLKConfig+0x914>)
 8102db8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8102dba:	4a31      	ldr	r2, [pc, #196]	@ (8102e80 <HAL_RCCEx_PeriphCLKConfig+0x914>)
 8102dbc:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8102dc0:	6713      	str	r3, [r2, #112]	@ 0x70
        __HAL_RCC_BACKUPRESET_RELEASE();
 8102dc2:	4b2f      	ldr	r3, [pc, #188]	@ (8102e80 <HAL_RCCEx_PeriphCLKConfig+0x914>)
 8102dc4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8102dc6:	4a2e      	ldr	r2, [pc, #184]	@ (8102e80 <HAL_RCCEx_PeriphCLKConfig+0x914>)
 8102dc8:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8102dcc:	6713      	str	r3, [r2, #112]	@ 0x70
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpreg;
 8102dce:	4a2c      	ldr	r2, [pc, #176]	@ (8102e80 <HAL_RCCEx_PeriphCLKConfig+0x914>)
 8102dd0:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 8102dd4:	6713      	str	r3, [r2, #112]	@ 0x70
      }

      /* If LSE is selected as RTC clock source (and enabled prior to Backup Domain reset), wait for LSE reactivation */
      if (PeriphClkInit->RTCClockSelection == RCC_RTCCLKSOURCE_LSE)
 8102dd6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8102dda:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 8102dde:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8102de2:	d118      	bne.n	8102e16 <HAL_RCCEx_PeriphCLKConfig+0x8aa>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8102de4:	f7fd fe2a 	bl	8100a3c <HAL_GetTick>
 8102de8:	f8c7 0120 	str.w	r0, [r7, #288]	@ 0x120

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8102dec:	e00d      	b.n	8102e0a <HAL_RCCEx_PeriphCLKConfig+0x89e>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8102dee:	f7fd fe25 	bl	8100a3c <HAL_GetTick>
 8102df2:	4602      	mov	r2, r0
 8102df4:	f8d7 3120 	ldr.w	r3, [r7, #288]	@ 0x120
 8102df8:	1ad2      	subs	r2, r2, r3
 8102dfa:	f241 3388 	movw	r3, #5000	@ 0x1388
 8102dfe:	429a      	cmp	r2, r3
 8102e00:	d903      	bls.n	8102e0a <HAL_RCCEx_PeriphCLKConfig+0x89e>
          {
            ret = HAL_TIMEOUT;
 8102e02:	2303      	movs	r3, #3
 8102e04:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
            break;
 8102e08:	e005      	b.n	8102e16 <HAL_RCCEx_PeriphCLKConfig+0x8aa>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8102e0a:	4b1d      	ldr	r3, [pc, #116]	@ (8102e80 <HAL_RCCEx_PeriphCLKConfig+0x914>)
 8102e0c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8102e0e:	f003 0302 	and.w	r3, r3, #2
 8102e12:	2b00      	cmp	r3, #0
 8102e14:	d0eb      	beq.n	8102dee <HAL_RCCEx_PeriphCLKConfig+0x882>
          }
        }
      }

      if (ret == HAL_OK)
 8102e16:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8102e1a:	2b00      	cmp	r3, #0
 8102e1c:	d12b      	bne.n	8102e76 <HAL_RCCEx_PeriphCLKConfig+0x90a>
      {
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8102e1e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8102e22:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 8102e26:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8102e2a:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8102e2e:	d110      	bne.n	8102e52 <HAL_RCCEx_PeriphCLKConfig+0x8e6>
 8102e30:	4b13      	ldr	r3, [pc, #76]	@ (8102e80 <HAL_RCCEx_PeriphCLKConfig+0x914>)
 8102e32:	691b      	ldr	r3, [r3, #16]
 8102e34:	f423 517c 	bic.w	r1, r3, #16128	@ 0x3f00
 8102e38:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8102e3c:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 8102e40:	091b      	lsrs	r3, r3, #4
 8102e42:	f023 437f 	bic.w	r3, r3, #4278190080	@ 0xff000000
 8102e46:	f023 0330 	bic.w	r3, r3, #48	@ 0x30
 8102e4a:	4a0d      	ldr	r2, [pc, #52]	@ (8102e80 <HAL_RCCEx_PeriphCLKConfig+0x914>)
 8102e4c:	430b      	orrs	r3, r1
 8102e4e:	6113      	str	r3, [r2, #16]
 8102e50:	e005      	b.n	8102e5e <HAL_RCCEx_PeriphCLKConfig+0x8f2>
 8102e52:	4b0b      	ldr	r3, [pc, #44]	@ (8102e80 <HAL_RCCEx_PeriphCLKConfig+0x914>)
 8102e54:	691b      	ldr	r3, [r3, #16]
 8102e56:	4a0a      	ldr	r2, [pc, #40]	@ (8102e80 <HAL_RCCEx_PeriphCLKConfig+0x914>)
 8102e58:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 8102e5c:	6113      	str	r3, [r2, #16]
 8102e5e:	4b08      	ldr	r3, [pc, #32]	@ (8102e80 <HAL_RCCEx_PeriphCLKConfig+0x914>)
 8102e60:	6f19      	ldr	r1, [r3, #112]	@ 0x70
 8102e62:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8102e66:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 8102e6a:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8102e6e:	4a04      	ldr	r2, [pc, #16]	@ (8102e80 <HAL_RCCEx_PeriphCLKConfig+0x914>)
 8102e70:	430b      	orrs	r3, r1
 8102e72:	6713      	str	r3, [r2, #112]	@ 0x70
 8102e74:	e00c      	b.n	8102e90 <HAL_RCCEx_PeriphCLKConfig+0x924>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8102e76:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8102e7a:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
 8102e7e:	e007      	b.n	8102e90 <HAL_RCCEx_PeriphCLKConfig+0x924>
 8102e80:	58024400 	.word	0x58024400
 8102e84:	58024800 	.word	0x58024800
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8102e88:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8102e8c:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }


  /*-------------------------- USART1/6 configuration --------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART16) == RCC_PERIPHCLK_USART16)
 8102e90:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8102e94:	e9d3 2300 	ldrd	r2, r3, [r3]
 8102e98:	f002 0301 	and.w	r3, r2, #1
 8102e9c:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8102ea0:	2300      	movs	r3, #0
 8102ea2:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 8102ea6:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 8102eaa:	460b      	mov	r3, r1
 8102eac:	4313      	orrs	r3, r2
 8102eae:	f000 8089 	beq.w	8102fc4 <HAL_RCCEx_PeriphCLKConfig+0xa58>
  {
    switch (PeriphClkInit->Usart16ClockSelection)
 8102eb2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8102eb6:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8102eb8:	2b28      	cmp	r3, #40	@ 0x28
 8102eba:	d86b      	bhi.n	8102f94 <HAL_RCCEx_PeriphCLKConfig+0xa28>
 8102ebc:	a201      	add	r2, pc, #4	@ (adr r2, 8102ec4 <HAL_RCCEx_PeriphCLKConfig+0x958>)
 8102ebe:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8102ec2:	bf00      	nop
 8102ec4:	08102f9d 	.word	0x08102f9d
 8102ec8:	08102f95 	.word	0x08102f95
 8102ecc:	08102f95 	.word	0x08102f95
 8102ed0:	08102f95 	.word	0x08102f95
 8102ed4:	08102f95 	.word	0x08102f95
 8102ed8:	08102f95 	.word	0x08102f95
 8102edc:	08102f95 	.word	0x08102f95
 8102ee0:	08102f95 	.word	0x08102f95
 8102ee4:	08102f69 	.word	0x08102f69
 8102ee8:	08102f95 	.word	0x08102f95
 8102eec:	08102f95 	.word	0x08102f95
 8102ef0:	08102f95 	.word	0x08102f95
 8102ef4:	08102f95 	.word	0x08102f95
 8102ef8:	08102f95 	.word	0x08102f95
 8102efc:	08102f95 	.word	0x08102f95
 8102f00:	08102f95 	.word	0x08102f95
 8102f04:	08102f7f 	.word	0x08102f7f
 8102f08:	08102f95 	.word	0x08102f95
 8102f0c:	08102f95 	.word	0x08102f95
 8102f10:	08102f95 	.word	0x08102f95
 8102f14:	08102f95 	.word	0x08102f95
 8102f18:	08102f95 	.word	0x08102f95
 8102f1c:	08102f95 	.word	0x08102f95
 8102f20:	08102f95 	.word	0x08102f95
 8102f24:	08102f9d 	.word	0x08102f9d
 8102f28:	08102f95 	.word	0x08102f95
 8102f2c:	08102f95 	.word	0x08102f95
 8102f30:	08102f95 	.word	0x08102f95
 8102f34:	08102f95 	.word	0x08102f95
 8102f38:	08102f95 	.word	0x08102f95
 8102f3c:	08102f95 	.word	0x08102f95
 8102f40:	08102f95 	.word	0x08102f95
 8102f44:	08102f9d 	.word	0x08102f9d
 8102f48:	08102f95 	.word	0x08102f95
 8102f4c:	08102f95 	.word	0x08102f95
 8102f50:	08102f95 	.word	0x08102f95
 8102f54:	08102f95 	.word	0x08102f95
 8102f58:	08102f95 	.word	0x08102f95
 8102f5c:	08102f95 	.word	0x08102f95
 8102f60:	08102f95 	.word	0x08102f95
 8102f64:	08102f9d 	.word	0x08102f9d
      case RCC_USART16CLKSOURCE_PCLK2: /* CD/D2 PCLK2 as clock source for USART1/6 */
        /* USART1/6 clock source configuration done later after clock selection check */
        break;

      case RCC_USART16CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART1/6 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8102f68:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8102f6c:	3308      	adds	r3, #8
 8102f6e:	2101      	movs	r1, #1
 8102f70:	4618      	mov	r0, r3
 8102f72:	f001 fe95 	bl	8104ca0 <RCCEx_PLL2_Config>
 8102f76:	4603      	mov	r3, r0
 8102f78:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* USART1/6 clock source configuration done later after clock selection check */
        break;
 8102f7c:	e00f      	b.n	8102f9e <HAL_RCCEx_PeriphCLKConfig+0xa32>

      case RCC_USART16CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART1/6 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8102f7e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8102f82:	3328      	adds	r3, #40	@ 0x28
 8102f84:	2101      	movs	r1, #1
 8102f86:	4618      	mov	r0, r3
 8102f88:	f001 ff3c 	bl	8104e04 <RCCEx_PLL3_Config>
 8102f8c:	4603      	mov	r3, r0
 8102f8e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* USART1/6 clock source configuration done later after clock selection check */
        break;
 8102f92:	e004      	b.n	8102f9e <HAL_RCCEx_PeriphCLKConfig+0xa32>
        /* LSE,  oscillator is used as source of USART1/6 clock */
        /* USART1/6 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8102f94:	2301      	movs	r3, #1
 8102f96:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8102f9a:	e000      	b.n	8102f9e <HAL_RCCEx_PeriphCLKConfig+0xa32>
        break;
 8102f9c:	bf00      	nop
    }

    if (ret == HAL_OK)
 8102f9e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8102fa2:	2b00      	cmp	r3, #0
 8102fa4:	d10a      	bne.n	8102fbc <HAL_RCCEx_PeriphCLKConfig+0xa50>
    {
      /* Set the source of USART1/6 clock */
      __HAL_RCC_USART16_CONFIG(PeriphClkInit->Usart16ClockSelection);
 8102fa6:	4bbf      	ldr	r3, [pc, #764]	@ (81032a4 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8102fa8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8102faa:	f023 0138 	bic.w	r1, r3, #56	@ 0x38
 8102fae:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8102fb2:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8102fb4:	4abb      	ldr	r2, [pc, #748]	@ (81032a4 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8102fb6:	430b      	orrs	r3, r1
 8102fb8:	6553      	str	r3, [r2, #84]	@ 0x54
 8102fba:	e003      	b.n	8102fc4 <HAL_RCCEx_PeriphCLKConfig+0xa58>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8102fbc:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8102fc0:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*-------------------------- USART2/3/4/5/7/8 Configuration --------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART234578) == RCC_PERIPHCLK_USART234578)
 8102fc4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8102fc8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8102fcc:	f002 0302 	and.w	r3, r2, #2
 8102fd0:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8102fd4:	2300      	movs	r3, #0
 8102fd6:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
 8102fda:	e9d7 122e 	ldrd	r1, r2, [r7, #184]	@ 0xb8
 8102fde:	460b      	mov	r3, r1
 8102fe0:	4313      	orrs	r3, r2
 8102fe2:	d041      	beq.n	8103068 <HAL_RCCEx_PeriphCLKConfig+0xafc>
  {
    switch (PeriphClkInit->Usart234578ClockSelection)
 8102fe4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8102fe8:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8102fea:	2b05      	cmp	r3, #5
 8102fec:	d824      	bhi.n	8103038 <HAL_RCCEx_PeriphCLKConfig+0xacc>
 8102fee:	a201      	add	r2, pc, #4	@ (adr r2, 8102ff4 <HAL_RCCEx_PeriphCLKConfig+0xa88>)
 8102ff0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8102ff4:	08103041 	.word	0x08103041
 8102ff8:	0810300d 	.word	0x0810300d
 8102ffc:	08103023 	.word	0x08103023
 8103000:	08103041 	.word	0x08103041
 8103004:	08103041 	.word	0x08103041
 8103008:	08103041 	.word	0x08103041
      case RCC_USART234578CLKSOURCE_PCLK1: /* CD/D2 PCLK1 as clock source for USART2/3/4/5/7/8 */
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;

      case RCC_USART234578CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART2/3/4/5/7/8 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 810300c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8103010:	3308      	adds	r3, #8
 8103012:	2101      	movs	r1, #1
 8103014:	4618      	mov	r0, r3
 8103016:	f001 fe43 	bl	8104ca0 <RCCEx_PLL2_Config>
 810301a:	4603      	mov	r3, r0
 810301c:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;
 8103020:	e00f      	b.n	8103042 <HAL_RCCEx_PeriphCLKConfig+0xad6>

      case RCC_USART234578CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART2/3/4/5/7/8 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8103022:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8103026:	3328      	adds	r3, #40	@ 0x28
 8103028:	2101      	movs	r1, #1
 810302a:	4618      	mov	r0, r3
 810302c:	f001 feea 	bl	8104e04 <RCCEx_PLL3_Config>
 8103030:	4603      	mov	r3, r0
 8103032:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;
 8103036:	e004      	b.n	8103042 <HAL_RCCEx_PeriphCLKConfig+0xad6>
        /* LSE,  oscillator is used as source of USART2/3/4/5/7/8 clock */
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8103038:	2301      	movs	r3, #1
 810303a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 810303e:	e000      	b.n	8103042 <HAL_RCCEx_PeriphCLKConfig+0xad6>
        break;
 8103040:	bf00      	nop
    }

    if (ret == HAL_OK)
 8103042:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8103046:	2b00      	cmp	r3, #0
 8103048:	d10a      	bne.n	8103060 <HAL_RCCEx_PeriphCLKConfig+0xaf4>
    {
      /* Set the source of USART2/3/4/5/7/8 clock */
      __HAL_RCC_USART234578_CONFIG(PeriphClkInit->Usart234578ClockSelection);
 810304a:	4b96      	ldr	r3, [pc, #600]	@ (81032a4 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 810304c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 810304e:	f023 0107 	bic.w	r1, r3, #7
 8103052:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8103056:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8103058:	4a92      	ldr	r2, [pc, #584]	@ (81032a4 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 810305a:	430b      	orrs	r3, r1
 810305c:	6553      	str	r3, [r2, #84]	@ 0x54
 810305e:	e003      	b.n	8103068 <HAL_RCCEx_PeriphCLKConfig+0xafc>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8103060:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8103064:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*-------------------------- LPUART1 Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8103068:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 810306c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8103070:	f002 0304 	and.w	r3, r2, #4
 8103074:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8103078:	2300      	movs	r3, #0
 810307a:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 810307e:	e9d7 122c 	ldrd	r1, r2, [r7, #176]	@ 0xb0
 8103082:	460b      	mov	r3, r1
 8103084:	4313      	orrs	r3, r2
 8103086:	d044      	beq.n	8103112 <HAL_RCCEx_PeriphCLKConfig+0xba6>
  {
    switch (PeriphClkInit->Lpuart1ClockSelection)
 8103088:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 810308c:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8103090:	2b05      	cmp	r3, #5
 8103092:	d825      	bhi.n	81030e0 <HAL_RCCEx_PeriphCLKConfig+0xb74>
 8103094:	a201      	add	r2, pc, #4	@ (adr r2, 810309c <HAL_RCCEx_PeriphCLKConfig+0xb30>)
 8103096:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 810309a:	bf00      	nop
 810309c:	081030e9 	.word	0x081030e9
 81030a0:	081030b5 	.word	0x081030b5
 81030a4:	081030cb 	.word	0x081030cb
 81030a8:	081030e9 	.word	0x081030e9
 81030ac:	081030e9 	.word	0x081030e9
 81030b0:	081030e9 	.word	0x081030e9
      case RCC_LPUART1CLKSOURCE_PCLK4: /* SRD/D3 PCLK1 (PCLK4) as clock source for LPUART1 */
        /* LPUART1 clock source configuration done later after clock selection check */
        break;

      case RCC_LPUART1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPUART1 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 81030b4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 81030b8:	3308      	adds	r3, #8
 81030ba:	2101      	movs	r1, #1
 81030bc:	4618      	mov	r0, r3
 81030be:	f001 fdef 	bl	8104ca0 <RCCEx_PLL2_Config>
 81030c2:	4603      	mov	r3, r0
 81030c4:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* LPUART1 clock source configuration done later after clock selection check */
        break;
 81030c8:	e00f      	b.n	81030ea <HAL_RCCEx_PeriphCLKConfig+0xb7e>

      case RCC_LPUART1CLKSOURCE_PLL3: /* PLL3 is used as clock source for LPUART1 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 81030ca:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 81030ce:	3328      	adds	r3, #40	@ 0x28
 81030d0:	2101      	movs	r1, #1
 81030d2:	4618      	mov	r0, r3
 81030d4:	f001 fe96 	bl	8104e04 <RCCEx_PLL3_Config>
 81030d8:	4603      	mov	r3, r0
 81030da:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* LPUART1 clock source configuration done later after clock selection check */
        break;
 81030de:	e004      	b.n	81030ea <HAL_RCCEx_PeriphCLKConfig+0xb7e>
        /* LSE,  oscillator is used as source of LPUART1 clock */
        /* LPUART1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 81030e0:	2301      	movs	r3, #1
 81030e2:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 81030e6:	e000      	b.n	81030ea <HAL_RCCEx_PeriphCLKConfig+0xb7e>
        break;
 81030e8:	bf00      	nop
    }

    if (ret == HAL_OK)
 81030ea:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 81030ee:	2b00      	cmp	r3, #0
 81030f0:	d10b      	bne.n	810310a <HAL_RCCEx_PeriphCLKConfig+0xb9e>
    {
      /* Set the source of LPUART1 clock */
      __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 81030f2:	4b6c      	ldr	r3, [pc, #432]	@ (81032a4 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 81030f4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 81030f6:	f023 0107 	bic.w	r1, r3, #7
 81030fa:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 81030fe:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8103102:	4a68      	ldr	r2, [pc, #416]	@ (81032a4 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8103104:	430b      	orrs	r3, r1
 8103106:	6593      	str	r3, [r2, #88]	@ 0x58
 8103108:	e003      	b.n	8103112 <HAL_RCCEx_PeriphCLKConfig+0xba6>
    }
    else
    {
      /* set overall return value */
      status = ret;
 810310a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 810310e:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- LPTIM1 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 8103112:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8103116:	e9d3 2300 	ldrd	r2, r3, [r3]
 810311a:	f002 0320 	and.w	r3, r2, #32
 810311e:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8103122:	2300      	movs	r3, #0
 8103124:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8103128:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 810312c:	460b      	mov	r3, r1
 810312e:	4313      	orrs	r3, r2
 8103130:	d055      	beq.n	81031de <HAL_RCCEx_PeriphCLKConfig+0xc72>
  {
    switch (PeriphClkInit->Lptim1ClockSelection)
 8103132:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8103136:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 810313a:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 810313e:	d033      	beq.n	81031a8 <HAL_RCCEx_PeriphCLKConfig+0xc3c>
 8103140:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8103144:	d82c      	bhi.n	81031a0 <HAL_RCCEx_PeriphCLKConfig+0xc34>
 8103146:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 810314a:	d02f      	beq.n	81031ac <HAL_RCCEx_PeriphCLKConfig+0xc40>
 810314c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8103150:	d826      	bhi.n	81031a0 <HAL_RCCEx_PeriphCLKConfig+0xc34>
 8103152:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 8103156:	d02b      	beq.n	81031b0 <HAL_RCCEx_PeriphCLKConfig+0xc44>
 8103158:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 810315c:	d820      	bhi.n	81031a0 <HAL_RCCEx_PeriphCLKConfig+0xc34>
 810315e:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8103162:	d012      	beq.n	810318a <HAL_RCCEx_PeriphCLKConfig+0xc1e>
 8103164:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8103168:	d81a      	bhi.n	81031a0 <HAL_RCCEx_PeriphCLKConfig+0xc34>
 810316a:	2b00      	cmp	r3, #0
 810316c:	d022      	beq.n	81031b4 <HAL_RCCEx_PeriphCLKConfig+0xc48>
 810316e:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8103172:	d115      	bne.n	81031a0 <HAL_RCCEx_PeriphCLKConfig+0xc34>
        /* LPTIM1 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM1*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8103174:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8103178:	3308      	adds	r3, #8
 810317a:	2100      	movs	r1, #0
 810317c:	4618      	mov	r0, r3
 810317e:	f001 fd8f 	bl	8104ca0 <RCCEx_PLL2_Config>
 8103182:	4603      	mov	r3, r0
 8103184:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM1 clock source configuration done later after clock selection check */
        break;
 8103188:	e015      	b.n	81031b6 <HAL_RCCEx_PeriphCLKConfig+0xc4a>

      case RCC_LPTIM1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM1*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 810318a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 810318e:	3328      	adds	r3, #40	@ 0x28
 8103190:	2102      	movs	r1, #2
 8103192:	4618      	mov	r0, r3
 8103194:	f001 fe36 	bl	8104e04 <RCCEx_PLL3_Config>
 8103198:	4603      	mov	r3, r0
 810319a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM1 clock source configuration done later after clock selection check */
        break;
 810319e:	e00a      	b.n	81031b6 <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM1 clock */
        /* LPTIM1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 81031a0:	2301      	movs	r3, #1
 81031a2:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 81031a6:	e006      	b.n	81031b6 <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        break;
 81031a8:	bf00      	nop
 81031aa:	e004      	b.n	81031b6 <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        break;
 81031ac:	bf00      	nop
 81031ae:	e002      	b.n	81031b6 <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        break;
 81031b0:	bf00      	nop
 81031b2:	e000      	b.n	81031b6 <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        break;
 81031b4:	bf00      	nop
    }

    if (ret == HAL_OK)
 81031b6:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 81031ba:	2b00      	cmp	r3, #0
 81031bc:	d10b      	bne.n	81031d6 <HAL_RCCEx_PeriphCLKConfig+0xc6a>
    {
      /* Set the source of LPTIM1 clock*/
      __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 81031be:	4b39      	ldr	r3, [pc, #228]	@ (81032a4 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 81031c0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 81031c2:	f023 41e0 	bic.w	r1, r3, #1879048192	@ 0x70000000
 81031c6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 81031ca:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 81031ce:	4a35      	ldr	r2, [pc, #212]	@ (81032a4 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 81031d0:	430b      	orrs	r3, r1
 81031d2:	6553      	str	r3, [r2, #84]	@ 0x54
 81031d4:	e003      	b.n	81031de <HAL_RCCEx_PeriphCLKConfig+0xc72>
    }
    else
    {
      /* set overall return value */
      status = ret;
 81031d6:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 81031da:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- LPTIM2 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == RCC_PERIPHCLK_LPTIM2)
 81031de:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 81031e2:	e9d3 2300 	ldrd	r2, r3, [r3]
 81031e6:	f002 0340 	and.w	r3, r2, #64	@ 0x40
 81031ea:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 81031ee:	2300      	movs	r3, #0
 81031f0:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 81031f4:	e9d7 1228 	ldrd	r1, r2, [r7, #160]	@ 0xa0
 81031f8:	460b      	mov	r3, r1
 81031fa:	4313      	orrs	r3, r2
 81031fc:	d058      	beq.n	81032b0 <HAL_RCCEx_PeriphCLKConfig+0xd44>
  {
    switch (PeriphClkInit->Lptim2ClockSelection)
 81031fe:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8103202:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8103206:	f5b3 5fa0 	cmp.w	r3, #5120	@ 0x1400
 810320a:	d033      	beq.n	8103274 <HAL_RCCEx_PeriphCLKConfig+0xd08>
 810320c:	f5b3 5fa0 	cmp.w	r3, #5120	@ 0x1400
 8103210:	d82c      	bhi.n	810326c <HAL_RCCEx_PeriphCLKConfig+0xd00>
 8103212:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8103216:	d02f      	beq.n	8103278 <HAL_RCCEx_PeriphCLKConfig+0xd0c>
 8103218:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 810321c:	d826      	bhi.n	810326c <HAL_RCCEx_PeriphCLKConfig+0xd00>
 810321e:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8103222:	d02b      	beq.n	810327c <HAL_RCCEx_PeriphCLKConfig+0xd10>
 8103224:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8103228:	d820      	bhi.n	810326c <HAL_RCCEx_PeriphCLKConfig+0xd00>
 810322a:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 810322e:	d012      	beq.n	8103256 <HAL_RCCEx_PeriphCLKConfig+0xcea>
 8103230:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8103234:	d81a      	bhi.n	810326c <HAL_RCCEx_PeriphCLKConfig+0xd00>
 8103236:	2b00      	cmp	r3, #0
 8103238:	d022      	beq.n	8103280 <HAL_RCCEx_PeriphCLKConfig+0xd14>
 810323a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 810323e:	d115      	bne.n	810326c <HAL_RCCEx_PeriphCLKConfig+0xd00>
        /* LPTIM2 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM2CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8103240:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8103244:	3308      	adds	r3, #8
 8103246:	2100      	movs	r1, #0
 8103248:	4618      	mov	r0, r3
 810324a:	f001 fd29 	bl	8104ca0 <RCCEx_PLL2_Config>
 810324e:	4603      	mov	r3, r0
 8103250:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM2 clock source configuration done later after clock selection check */
        break;
 8103254:	e015      	b.n	8103282 <HAL_RCCEx_PeriphCLKConfig+0xd16>

      case RCC_LPTIM2CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8103256:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 810325a:	3328      	adds	r3, #40	@ 0x28
 810325c:	2102      	movs	r1, #2
 810325e:	4618      	mov	r0, r3
 8103260:	f001 fdd0 	bl	8104e04 <RCCEx_PLL3_Config>
 8103264:	4603      	mov	r3, r0
 8103266:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM2 clock source configuration done later after clock selection check */
        break;
 810326a:	e00a      	b.n	8103282 <HAL_RCCEx_PeriphCLKConfig+0xd16>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM2 clock */
        /* LPTIM2 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 810326c:	2301      	movs	r3, #1
 810326e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8103272:	e006      	b.n	8103282 <HAL_RCCEx_PeriphCLKConfig+0xd16>
        break;
 8103274:	bf00      	nop
 8103276:	e004      	b.n	8103282 <HAL_RCCEx_PeriphCLKConfig+0xd16>
        break;
 8103278:	bf00      	nop
 810327a:	e002      	b.n	8103282 <HAL_RCCEx_PeriphCLKConfig+0xd16>
        break;
 810327c:	bf00      	nop
 810327e:	e000      	b.n	8103282 <HAL_RCCEx_PeriphCLKConfig+0xd16>
        break;
 8103280:	bf00      	nop
    }

    if (ret == HAL_OK)
 8103282:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8103286:	2b00      	cmp	r3, #0
 8103288:	d10e      	bne.n	81032a8 <HAL_RCCEx_PeriphCLKConfig+0xd3c>
    {
      /* Set the source of LPTIM2 clock*/
      __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 810328a:	4b06      	ldr	r3, [pc, #24]	@ (81032a4 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 810328c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 810328e:	f423 51e0 	bic.w	r1, r3, #7168	@ 0x1c00
 8103292:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8103296:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 810329a:	4a02      	ldr	r2, [pc, #8]	@ (81032a4 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 810329c:	430b      	orrs	r3, r1
 810329e:	6593      	str	r3, [r2, #88]	@ 0x58
 81032a0:	e006      	b.n	81032b0 <HAL_RCCEx_PeriphCLKConfig+0xd44>
 81032a2:	bf00      	nop
 81032a4:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 81032a8:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 81032ac:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- LPTIM345 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM345) == RCC_PERIPHCLK_LPTIM345)
 81032b0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 81032b4:	e9d3 2300 	ldrd	r2, r3, [r3]
 81032b8:	f002 0380 	and.w	r3, r2, #128	@ 0x80
 81032bc:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 81032c0:	2300      	movs	r3, #0
 81032c2:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 81032c6:	e9d7 1226 	ldrd	r1, r2, [r7, #152]	@ 0x98
 81032ca:	460b      	mov	r3, r1
 81032cc:	4313      	orrs	r3, r2
 81032ce:	d055      	beq.n	810337c <HAL_RCCEx_PeriphCLKConfig+0xe10>
  {
    switch (PeriphClkInit->Lptim345ClockSelection)
 81032d0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 81032d4:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 81032d8:	f5b3 4f20 	cmp.w	r3, #40960	@ 0xa000
 81032dc:	d033      	beq.n	8103346 <HAL_RCCEx_PeriphCLKConfig+0xdda>
 81032de:	f5b3 4f20 	cmp.w	r3, #40960	@ 0xa000
 81032e2:	d82c      	bhi.n	810333e <HAL_RCCEx_PeriphCLKConfig+0xdd2>
 81032e4:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 81032e8:	d02f      	beq.n	810334a <HAL_RCCEx_PeriphCLKConfig+0xdde>
 81032ea:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 81032ee:	d826      	bhi.n	810333e <HAL_RCCEx_PeriphCLKConfig+0xdd2>
 81032f0:	f5b3 4fc0 	cmp.w	r3, #24576	@ 0x6000
 81032f4:	d02b      	beq.n	810334e <HAL_RCCEx_PeriphCLKConfig+0xde2>
 81032f6:	f5b3 4fc0 	cmp.w	r3, #24576	@ 0x6000
 81032fa:	d820      	bhi.n	810333e <HAL_RCCEx_PeriphCLKConfig+0xdd2>
 81032fc:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8103300:	d012      	beq.n	8103328 <HAL_RCCEx_PeriphCLKConfig+0xdbc>
 8103302:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8103306:	d81a      	bhi.n	810333e <HAL_RCCEx_PeriphCLKConfig+0xdd2>
 8103308:	2b00      	cmp	r3, #0
 810330a:	d022      	beq.n	8103352 <HAL_RCCEx_PeriphCLKConfig+0xde6>
 810330c:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8103310:	d115      	bne.n	810333e <HAL_RCCEx_PeriphCLKConfig+0xdd2>
      case RCC_LPTIM345CLKSOURCE_PCLK4:      /* SRD/D3 PCLK1 (PCLK4) as clock source for LPTIM3/4/5 */
        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM345CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM3/4/5 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8103312:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8103316:	3308      	adds	r3, #8
 8103318:	2100      	movs	r1, #0
 810331a:	4618      	mov	r0, r3
 810331c:	f001 fcc0 	bl	8104ca0 <RCCEx_PLL2_Config>
 8103320:	4603      	mov	r3, r0
 8103322:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;
 8103326:	e015      	b.n	8103354 <HAL_RCCEx_PeriphCLKConfig+0xde8>

      case RCC_LPTIM345CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM3/4/5 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8103328:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 810332c:	3328      	adds	r3, #40	@ 0x28
 810332e:	2102      	movs	r1, #2
 8103330:	4618      	mov	r0, r3
 8103332:	f001 fd67 	bl	8104e04 <RCCEx_PLL3_Config>
 8103336:	4603      	mov	r3, r0
 8103338:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;
 810333c:	e00a      	b.n	8103354 <HAL_RCCEx_PeriphCLKConfig+0xde8>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM3/4/5 clock */
        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 810333e:	2301      	movs	r3, #1
 8103340:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8103344:	e006      	b.n	8103354 <HAL_RCCEx_PeriphCLKConfig+0xde8>
        break;
 8103346:	bf00      	nop
 8103348:	e004      	b.n	8103354 <HAL_RCCEx_PeriphCLKConfig+0xde8>
        break;
 810334a:	bf00      	nop
 810334c:	e002      	b.n	8103354 <HAL_RCCEx_PeriphCLKConfig+0xde8>
        break;
 810334e:	bf00      	nop
 8103350:	e000      	b.n	8103354 <HAL_RCCEx_PeriphCLKConfig+0xde8>
        break;
 8103352:	bf00      	nop
    }

    if (ret == HAL_OK)
 8103354:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8103358:	2b00      	cmp	r3, #0
 810335a:	d10b      	bne.n	8103374 <HAL_RCCEx_PeriphCLKConfig+0xe08>
    {
      /* Set the source of LPTIM3/4/5 clock */
      __HAL_RCC_LPTIM345_CONFIG(PeriphClkInit->Lptim345ClockSelection);
 810335c:	4ba1      	ldr	r3, [pc, #644]	@ (81035e4 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 810335e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8103360:	f423 4160 	bic.w	r1, r3, #57344	@ 0xe000
 8103364:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8103368:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 810336c:	4a9d      	ldr	r2, [pc, #628]	@ (81035e4 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 810336e:	430b      	orrs	r3, r1
 8103370:	6593      	str	r3, [r2, #88]	@ 0x58
 8103372:	e003      	b.n	810337c <HAL_RCCEx_PeriphCLKConfig+0xe10>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8103374:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8103378:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126

    __HAL_RCC_I2C1235_CONFIG(PeriphClkInit->I2c1235ClockSelection);

  }
#else
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C123) == RCC_PERIPHCLK_I2C123)
 810337c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8103380:	e9d3 2300 	ldrd	r2, r3, [r3]
 8103384:	f002 0308 	and.w	r3, r2, #8
 8103388:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 810338c:	2300      	movs	r3, #0
 810338e:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8103392:	e9d7 1224 	ldrd	r1, r2, [r7, #144]	@ 0x90
 8103396:	460b      	mov	r3, r1
 8103398:	4313      	orrs	r3, r2
 810339a:	d01e      	beq.n	81033da <HAL_RCCEx_PeriphCLKConfig+0xe6e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C123CLKSOURCE(PeriphClkInit->I2c123ClockSelection));

    if ((PeriphClkInit->I2c123ClockSelection) == RCC_I2C123CLKSOURCE_PLL3)
 810339c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 81033a0:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 81033a4:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 81033a8:	d10c      	bne.n	81033c4 <HAL_RCCEx_PeriphCLKConfig+0xe58>
    {
      if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 81033aa:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 81033ae:	3328      	adds	r3, #40	@ 0x28
 81033b0:	2102      	movs	r1, #2
 81033b2:	4618      	mov	r0, r3
 81033b4:	f001 fd26 	bl	8104e04 <RCCEx_PLL3_Config>
 81033b8:	4603      	mov	r3, r0
 81033ba:	2b00      	cmp	r3, #0
 81033bc:	d002      	beq.n	81033c4 <HAL_RCCEx_PeriphCLKConfig+0xe58>
      {
        status = HAL_ERROR;
 81033be:	2301      	movs	r3, #1
 81033c0:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
      }
    }

    __HAL_RCC_I2C123_CONFIG(PeriphClkInit->I2c123ClockSelection);
 81033c4:	4b87      	ldr	r3, [pc, #540]	@ (81035e4 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 81033c6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 81033c8:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 81033cc:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 81033d0:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 81033d4:	4a83      	ldr	r2, [pc, #524]	@ (81035e4 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 81033d6:	430b      	orrs	r3, r1
 81033d8:	6553      	str	r3, [r2, #84]	@ 0x54

  }
#endif /* I2C5 */

  /*------------------------------ I2C4 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 81033da:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 81033de:	e9d3 2300 	ldrd	r2, r3, [r3]
 81033e2:	f002 0310 	and.w	r3, r2, #16
 81033e6:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 81033ea:	2300      	movs	r3, #0
 81033ec:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 81033f0:	e9d7 1222 	ldrd	r1, r2, [r7, #136]	@ 0x88
 81033f4:	460b      	mov	r3, r1
 81033f6:	4313      	orrs	r3, r2
 81033f8:	d01e      	beq.n	8103438 <HAL_RCCEx_PeriphCLKConfig+0xecc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    if ((PeriphClkInit->I2c4ClockSelection) == RCC_I2C4CLKSOURCE_PLL3)
 81033fa:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 81033fe:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8103402:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8103406:	d10c      	bne.n	8103422 <HAL_RCCEx_PeriphCLKConfig+0xeb6>
    {
      if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 8103408:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 810340c:	3328      	adds	r3, #40	@ 0x28
 810340e:	2102      	movs	r1, #2
 8103410:	4618      	mov	r0, r3
 8103412:	f001 fcf7 	bl	8104e04 <RCCEx_PLL3_Config>
 8103416:	4603      	mov	r3, r0
 8103418:	2b00      	cmp	r3, #0
 810341a:	d002      	beq.n	8103422 <HAL_RCCEx_PeriphCLKConfig+0xeb6>
      {
        status = HAL_ERROR;
 810341c:	2301      	movs	r3, #1
 810341e:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
      }
    }

    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 8103422:	4b70      	ldr	r3, [pc, #448]	@ (81035e4 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8103424:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8103426:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 810342a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 810342e:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8103432:	4a6c      	ldr	r2, [pc, #432]	@ (81035e4 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8103434:	430b      	orrs	r3, r1
 8103436:	6593      	str	r3, [r2, #88]	@ 0x58

  }

  /*---------------------------- ADC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8103438:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 810343c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8103440:	f402 2300 	and.w	r3, r2, #524288	@ 0x80000
 8103444:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8103448:	2300      	movs	r3, #0
 810344a:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 810344e:	e9d7 1220 	ldrd	r1, r2, [r7, #128]	@ 0x80
 8103452:	460b      	mov	r3, r1
 8103454:	4313      	orrs	r3, r2
 8103456:	d03e      	beq.n	81034d6 <HAL_RCCEx_PeriphCLKConfig+0xf6a>
  {
    switch (PeriphClkInit->AdcClockSelection)
 8103458:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 810345c:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 8103460:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8103464:	d022      	beq.n	81034ac <HAL_RCCEx_PeriphCLKConfig+0xf40>
 8103466:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 810346a:	d81b      	bhi.n	81034a4 <HAL_RCCEx_PeriphCLKConfig+0xf38>
 810346c:	2b00      	cmp	r3, #0
 810346e:	d003      	beq.n	8103478 <HAL_RCCEx_PeriphCLKConfig+0xf0c>
 8103470:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8103474:	d00b      	beq.n	810348e <HAL_RCCEx_PeriphCLKConfig+0xf22>
 8103476:	e015      	b.n	81034a4 <HAL_RCCEx_PeriphCLKConfig+0xf38>
    {

      case RCC_ADCCLKSOURCE_PLL2: /* PLL2 is used as clock source for ADC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8103478:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 810347c:	3308      	adds	r3, #8
 810347e:	2100      	movs	r1, #0
 8103480:	4618      	mov	r0, r3
 8103482:	f001 fc0d 	bl	8104ca0 <RCCEx_PLL2_Config>
 8103486:	4603      	mov	r3, r0
 8103488:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* ADC clock source configuration done later after clock selection check */
        break;
 810348c:	e00f      	b.n	81034ae <HAL_RCCEx_PeriphCLKConfig+0xf42>

      case RCC_ADCCLKSOURCE_PLL3:  /* PLL3 is used as clock source for ADC*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 810348e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8103492:	3328      	adds	r3, #40	@ 0x28
 8103494:	2102      	movs	r1, #2
 8103496:	4618      	mov	r0, r3
 8103498:	f001 fcb4 	bl	8104e04 <RCCEx_PLL3_Config>
 810349c:	4603      	mov	r3, r0
 810349e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* ADC clock source configuration done later after clock selection check */
        break;
 81034a2:	e004      	b.n	81034ae <HAL_RCCEx_PeriphCLKConfig+0xf42>
        /* HSI, HSE, or CSI oscillator is used as source of ADC clock */
        /* ADC clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 81034a4:	2301      	movs	r3, #1
 81034a6:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 81034aa:	e000      	b.n	81034ae <HAL_RCCEx_PeriphCLKConfig+0xf42>
        break;
 81034ac:	bf00      	nop
    }

    if (ret == HAL_OK)
 81034ae:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 81034b2:	2b00      	cmp	r3, #0
 81034b4:	d10b      	bne.n	81034ce <HAL_RCCEx_PeriphCLKConfig+0xf62>
    {
      /* Set the source of ADC clock*/
      __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 81034b6:	4b4b      	ldr	r3, [pc, #300]	@ (81035e4 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 81034b8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 81034ba:	f423 3140 	bic.w	r1, r3, #196608	@ 0x30000
 81034be:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 81034c2:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 81034c6:	4a47      	ldr	r2, [pc, #284]	@ (81035e4 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 81034c8:	430b      	orrs	r3, r1
 81034ca:	6593      	str	r3, [r2, #88]	@ 0x58
 81034cc:	e003      	b.n	81034d6 <HAL_RCCEx_PeriphCLKConfig+0xf6a>
    }
    else
    {
      /* set overall return value */
      status = ret;
 81034ce:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 81034d2:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*------------------------------ USB Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 81034d6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 81034da:	e9d3 2300 	ldrd	r2, r3, [r3]
 81034de:	f402 2380 	and.w	r3, r2, #262144	@ 0x40000
 81034e2:	67bb      	str	r3, [r7, #120]	@ 0x78
 81034e4:	2300      	movs	r3, #0
 81034e6:	67fb      	str	r3, [r7, #124]	@ 0x7c
 81034e8:	e9d7 121e 	ldrd	r1, r2, [r7, #120]	@ 0x78
 81034ec:	460b      	mov	r3, r1
 81034ee:	4313      	orrs	r3, r2
 81034f0:	d03b      	beq.n	810356a <HAL_RCCEx_PeriphCLKConfig+0xffe>
  {

    switch (PeriphClkInit->UsbClockSelection)
 81034f2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 81034f6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 81034fa:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 81034fe:	d01f      	beq.n	8103540 <HAL_RCCEx_PeriphCLKConfig+0xfd4>
 8103500:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8103504:	d818      	bhi.n	8103538 <HAL_RCCEx_PeriphCLKConfig+0xfcc>
 8103506:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 810350a:	d003      	beq.n	8103514 <HAL_RCCEx_PeriphCLKConfig+0xfa8>
 810350c:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8103510:	d007      	beq.n	8103522 <HAL_RCCEx_PeriphCLKConfig+0xfb6>
 8103512:	e011      	b.n	8103538 <HAL_RCCEx_PeriphCLKConfig+0xfcc>
    {
      case RCC_USBCLKSOURCE_PLL:      /* PLL is used as clock source for USB*/
        /* Enable USB Clock output generated form System USB . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8103514:	4b33      	ldr	r3, [pc, #204]	@ (81035e4 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8103516:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8103518:	4a32      	ldr	r2, [pc, #200]	@ (81035e4 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 810351a:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 810351e:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* USB clock source configuration done later after clock selection check */
        break;
 8103520:	e00f      	b.n	8103542 <HAL_RCCEx_PeriphCLKConfig+0xfd6>

      case RCC_USBCLKSOURCE_PLL3: /* PLL3 is used as clock source for USB*/

        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8103522:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8103526:	3328      	adds	r3, #40	@ 0x28
 8103528:	2101      	movs	r1, #1
 810352a:	4618      	mov	r0, r3
 810352c:	f001 fc6a 	bl	8104e04 <RCCEx_PLL3_Config>
 8103530:	4603      	mov	r3, r0
 8103532:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* USB clock source configuration done later after clock selection check */
        break;
 8103536:	e004      	b.n	8103542 <HAL_RCCEx_PeriphCLKConfig+0xfd6>
        /* HSI48 oscillator is used as source of USB clock */
        /* USB clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8103538:	2301      	movs	r3, #1
 810353a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 810353e:	e000      	b.n	8103542 <HAL_RCCEx_PeriphCLKConfig+0xfd6>
        break;
 8103540:	bf00      	nop
    }

    if (ret == HAL_OK)
 8103542:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8103546:	2b00      	cmp	r3, #0
 8103548:	d10b      	bne.n	8103562 <HAL_RCCEx_PeriphCLKConfig+0xff6>
    {
      /* Set the source of USB clock*/
      __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 810354a:	4b26      	ldr	r3, [pc, #152]	@ (81035e4 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 810354c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 810354e:	f423 1140 	bic.w	r1, r3, #3145728	@ 0x300000
 8103552:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8103556:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 810355a:	4a22      	ldr	r2, [pc, #136]	@ (81035e4 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 810355c:	430b      	orrs	r3, r1
 810355e:	6553      	str	r3, [r2, #84]	@ 0x54
 8103560:	e003      	b.n	810356a <HAL_RCCEx_PeriphCLKConfig+0xffe>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8103562:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8103566:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }

  }

  /*------------------------------------- SDMMC Configuration ------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC) == RCC_PERIPHCLK_SDMMC)
 810356a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 810356e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8103572:	f402 3380 	and.w	r3, r2, #65536	@ 0x10000
 8103576:	673b      	str	r3, [r7, #112]	@ 0x70
 8103578:	2300      	movs	r3, #0
 810357a:	677b      	str	r3, [r7, #116]	@ 0x74
 810357c:	e9d7 121c 	ldrd	r1, r2, [r7, #112]	@ 0x70
 8103580:	460b      	mov	r3, r1
 8103582:	4313      	orrs	r3, r2
 8103584:	d034      	beq.n	81035f0 <HAL_RCCEx_PeriphCLKConfig+0x1084>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC(PeriphClkInit->SdmmcClockSelection));

    switch (PeriphClkInit->SdmmcClockSelection)
 8103586:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 810358a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 810358c:	2b00      	cmp	r3, #0
 810358e:	d003      	beq.n	8103598 <HAL_RCCEx_PeriphCLKConfig+0x102c>
 8103590:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8103594:	d007      	beq.n	81035a6 <HAL_RCCEx_PeriphCLKConfig+0x103a>
 8103596:	e011      	b.n	81035bc <HAL_RCCEx_PeriphCLKConfig+0x1050>
    {
      case RCC_SDMMCCLKSOURCE_PLL:      /* PLL is used as clock source for SDMMC*/
        /* Enable SDMMC Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8103598:	4b12      	ldr	r3, [pc, #72]	@ (81035e4 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 810359a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 810359c:	4a11      	ldr	r2, [pc, #68]	@ (81035e4 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 810359e:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 81035a2:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SDMMC clock source configuration done later after clock selection check */
        break;
 81035a4:	e00e      	b.n	81035c4 <HAL_RCCEx_PeriphCLKConfig+0x1058>

      case RCC_SDMMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for SDMMC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 81035a6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 81035aa:	3308      	adds	r3, #8
 81035ac:	2102      	movs	r1, #2
 81035ae:	4618      	mov	r0, r3
 81035b0:	f001 fb76 	bl	8104ca0 <RCCEx_PLL2_Config>
 81035b4:	4603      	mov	r3, r0
 81035b6:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SDMMC clock source configuration done later after clock selection check */
        break;
 81035ba:	e003      	b.n	81035c4 <HAL_RCCEx_PeriphCLKConfig+0x1058>

      default:
        ret = HAL_ERROR;
 81035bc:	2301      	movs	r3, #1
 81035be:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 81035c2:	bf00      	nop
    }

    if (ret == HAL_OK)
 81035c4:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 81035c8:	2b00      	cmp	r3, #0
 81035ca:	d10d      	bne.n	81035e8 <HAL_RCCEx_PeriphCLKConfig+0x107c>
    {
      /* Set the source of SDMMC clock*/
      __HAL_RCC_SDMMC_CONFIG(PeriphClkInit->SdmmcClockSelection);
 81035cc:	4b05      	ldr	r3, [pc, #20]	@ (81035e4 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 81035ce:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 81035d0:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 81035d4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 81035d8:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 81035da:	4a02      	ldr	r2, [pc, #8]	@ (81035e4 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 81035dc:	430b      	orrs	r3, r1
 81035de:	64d3      	str	r3, [r2, #76]	@ 0x4c
 81035e0:	e006      	b.n	81035f0 <HAL_RCCEx_PeriphCLKConfig+0x1084>
 81035e2:	bf00      	nop
 81035e4:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 81035e8:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 81035ec:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

#if defined(LTDC)
  /*-------------------------------------- LTDC Configuration -----------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 81035f0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 81035f4:	e9d3 2300 	ldrd	r2, r3, [r3]
 81035f8:	f002 5300 	and.w	r3, r2, #536870912	@ 0x20000000
 81035fc:	66bb      	str	r3, [r7, #104]	@ 0x68
 81035fe:	2300      	movs	r3, #0
 8103600:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8103602:	e9d7 121a 	ldrd	r1, r2, [r7, #104]	@ 0x68
 8103606:	460b      	mov	r3, r1
 8103608:	4313      	orrs	r3, r2
 810360a:	d00c      	beq.n	8103626 <HAL_RCCEx_PeriphCLKConfig+0x10ba>
  {
    if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 810360c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8103610:	3328      	adds	r3, #40	@ 0x28
 8103612:	2102      	movs	r1, #2
 8103614:	4618      	mov	r0, r3
 8103616:	f001 fbf5 	bl	8104e04 <RCCEx_PLL3_Config>
 810361a:	4603      	mov	r3, r0
 810361c:	2b00      	cmp	r3, #0
 810361e:	d002      	beq.n	8103626 <HAL_RCCEx_PeriphCLKConfig+0x10ba>
    {
      status = HAL_ERROR;
 8103620:	2301      	movs	r3, #1
 8103622:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
#endif /* LTDC */

  /*------------------------------ RNG Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == RCC_PERIPHCLK_RNG)
 8103626:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 810362a:	e9d3 2300 	ldrd	r2, r3, [r3]
 810362e:	f402 3300 	and.w	r3, r2, #131072	@ 0x20000
 8103632:	663b      	str	r3, [r7, #96]	@ 0x60
 8103634:	2300      	movs	r3, #0
 8103636:	667b      	str	r3, [r7, #100]	@ 0x64
 8103638:	e9d7 1218 	ldrd	r1, r2, [r7, #96]	@ 0x60
 810363c:	460b      	mov	r3, r1
 810363e:	4313      	orrs	r3, r2
 8103640:	d038      	beq.n	81036b4 <HAL_RCCEx_PeriphCLKConfig+0x1148>
  {

    switch (PeriphClkInit->RngClockSelection)
 8103642:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8103646:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 810364a:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 810364e:	d018      	beq.n	8103682 <HAL_RCCEx_PeriphCLKConfig+0x1116>
 8103650:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8103654:	d811      	bhi.n	810367a <HAL_RCCEx_PeriphCLKConfig+0x110e>
 8103656:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 810365a:	d014      	beq.n	8103686 <HAL_RCCEx_PeriphCLKConfig+0x111a>
 810365c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8103660:	d80b      	bhi.n	810367a <HAL_RCCEx_PeriphCLKConfig+0x110e>
 8103662:	2b00      	cmp	r3, #0
 8103664:	d011      	beq.n	810368a <HAL_RCCEx_PeriphCLKConfig+0x111e>
 8103666:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 810366a:	d106      	bne.n	810367a <HAL_RCCEx_PeriphCLKConfig+0x110e>
    {
      case RCC_RNGCLKSOURCE_PLL:     /* PLL is used as clock source for RNG*/
        /* Enable RNG Clock output generated form System RNG . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 810366c:	4bc3      	ldr	r3, [pc, #780]	@ (810397c <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 810366e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8103670:	4ac2      	ldr	r2, [pc, #776]	@ (810397c <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8103672:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8103676:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* RNG clock source configuration done later after clock selection check */
        break;
 8103678:	e008      	b.n	810368c <HAL_RCCEx_PeriphCLKConfig+0x1120>
        /* HSI48 oscillator is used as source of RNG clock */
        /* RNG clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 810367a:	2301      	movs	r3, #1
 810367c:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8103680:	e004      	b.n	810368c <HAL_RCCEx_PeriphCLKConfig+0x1120>
        break;
 8103682:	bf00      	nop
 8103684:	e002      	b.n	810368c <HAL_RCCEx_PeriphCLKConfig+0x1120>
        break;
 8103686:	bf00      	nop
 8103688:	e000      	b.n	810368c <HAL_RCCEx_PeriphCLKConfig+0x1120>
        break;
 810368a:	bf00      	nop
    }

    if (ret == HAL_OK)
 810368c:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8103690:	2b00      	cmp	r3, #0
 8103692:	d10b      	bne.n	81036ac <HAL_RCCEx_PeriphCLKConfig+0x1140>
    {
      /* Set the source of RNG clock*/
      __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8103694:	4bb9      	ldr	r3, [pc, #740]	@ (810397c <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8103696:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8103698:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 810369c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 81036a0:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 81036a4:	4ab5      	ldr	r2, [pc, #724]	@ (810397c <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 81036a6:	430b      	orrs	r3, r1
 81036a8:	6553      	str	r3, [r2, #84]	@ 0x54
 81036aa:	e003      	b.n	81036b4 <HAL_RCCEx_PeriphCLKConfig+0x1148>
    }
    else
    {
      /* set overall return value */
      status = ret;
 81036ac:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 81036b0:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }

  }

  /*------------------------------ SWPMI1 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 81036b4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 81036b8:	e9d3 2300 	ldrd	r2, r3, [r3]
 81036bc:	f402 1380 	and.w	r3, r2, #1048576	@ 0x100000
 81036c0:	65bb      	str	r3, [r7, #88]	@ 0x58
 81036c2:	2300      	movs	r3, #0
 81036c4:	65fb      	str	r3, [r7, #92]	@ 0x5c
 81036c6:	e9d7 1216 	ldrd	r1, r2, [r7, #88]	@ 0x58
 81036ca:	460b      	mov	r3, r1
 81036cc:	4313      	orrs	r3, r2
 81036ce:	d009      	beq.n	81036e4 <HAL_RCCEx_PeriphCLKConfig+0x1178>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 interface clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 81036d0:	4baa      	ldr	r3, [pc, #680]	@ (810397c <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 81036d2:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 81036d4:	f023 4100 	bic.w	r1, r3, #2147483648	@ 0x80000000
 81036d8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 81036dc:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 81036de:	4aa7      	ldr	r2, [pc, #668]	@ (810397c <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 81036e0:	430b      	orrs	r3, r1
 81036e2:	6513      	str	r3, [r2, #80]	@ 0x50
  }
#if defined(HRTIM1)
  /*------------------------------ HRTIM1 clock Configuration ----------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_HRTIM1) == RCC_PERIPHCLK_HRTIM1)
 81036e4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 81036e8:	e9d3 2300 	ldrd	r2, r3, [r3]
 81036ec:	f002 5380 	and.w	r3, r2, #268435456	@ 0x10000000
 81036f0:	653b      	str	r3, [r7, #80]	@ 0x50
 81036f2:	2300      	movs	r3, #0
 81036f4:	657b      	str	r3, [r7, #84]	@ 0x54
 81036f6:	e9d7 1214 	ldrd	r1, r2, [r7, #80]	@ 0x50
 81036fa:	460b      	mov	r3, r1
 81036fc:	4313      	orrs	r3, r2
 81036fe:	d00a      	beq.n	8103716 <HAL_RCCEx_PeriphCLKConfig+0x11aa>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HRTIM1CLKSOURCE(PeriphClkInit->Hrtim1ClockSelection));

    /* Configure the HRTIM1 clock source */
    __HAL_RCC_HRTIM1_CONFIG(PeriphClkInit->Hrtim1ClockSelection);
 8103700:	4b9e      	ldr	r3, [pc, #632]	@ (810397c <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8103702:	691b      	ldr	r3, [r3, #16]
 8103704:	f423 4180 	bic.w	r1, r3, #16384	@ 0x4000
 8103708:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 810370c:	f8d3 30b8 	ldr.w	r3, [r3, #184]	@ 0xb8
 8103710:	4a9a      	ldr	r2, [pc, #616]	@ (810397c <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8103712:	430b      	orrs	r3, r1
 8103714:	6113      	str	r3, [r2, #16]
  }
#endif  /*HRTIM1*/
  /*------------------------------ DFSDM1 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 8103716:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 810371a:	e9d3 2300 	ldrd	r2, r3, [r3]
 810371e:	f402 1300 	and.w	r3, r2, #2097152	@ 0x200000
 8103722:	64bb      	str	r3, [r7, #72]	@ 0x48
 8103724:	2300      	movs	r3, #0
 8103726:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8103728:	e9d7 1212 	ldrd	r1, r2, [r7, #72]	@ 0x48
 810372c:	460b      	mov	r3, r1
 810372e:	4313      	orrs	r3, r2
 8103730:	d009      	beq.n	8103746 <HAL_RCCEx_PeriphCLKConfig+0x11da>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 8103732:	4b92      	ldr	r3, [pc, #584]	@ (810397c <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8103734:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8103736:	f023 7180 	bic.w	r1, r3, #16777216	@ 0x1000000
 810373a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 810373e:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8103740:	4a8e      	ldr	r2, [pc, #568]	@ (810397c <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8103742:	430b      	orrs	r3, r1
 8103744:	6513      	str	r3, [r2, #80]	@ 0x50
    __HAL_RCC_DFSDM2_CONFIG(PeriphClkInit->Dfsdm2ClockSelection);
  }
#endif  /* DFSDM2 */

  /*------------------------------------ TIM configuration --------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == RCC_PERIPHCLK_TIM)
 8103746:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 810374a:	e9d3 2300 	ldrd	r2, r3, [r3]
 810374e:	f002 4380 	and.w	r3, r2, #1073741824	@ 0x40000000
 8103752:	643b      	str	r3, [r7, #64]	@ 0x40
 8103754:	2300      	movs	r3, #0
 8103756:	647b      	str	r3, [r7, #68]	@ 0x44
 8103758:	e9d7 1210 	ldrd	r1, r2, [r7, #64]	@ 0x40
 810375c:	460b      	mov	r3, r1
 810375e:	4313      	orrs	r3, r2
 8103760:	d00e      	beq.n	8103780 <HAL_RCCEx_PeriphCLKConfig+0x1214>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(PeriphClkInit->TIMPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 8103762:	4b86      	ldr	r3, [pc, #536]	@ (810397c <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8103764:	691b      	ldr	r3, [r3, #16]
 8103766:	4a85      	ldr	r2, [pc, #532]	@ (810397c <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8103768:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 810376c:	6113      	str	r3, [r2, #16]
 810376e:	4b83      	ldr	r3, [pc, #524]	@ (810397c <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8103770:	6919      	ldr	r1, [r3, #16]
 8103772:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8103776:	f8d3 30bc 	ldr.w	r3, [r3, #188]	@ 0xbc
 810377a:	4a80      	ldr	r2, [pc, #512]	@ (810397c <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 810377c:	430b      	orrs	r3, r1
 810377e:	6113      	str	r3, [r2, #16]
  }

  /*------------------------------------ CKPER configuration --------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CKPER) == RCC_PERIPHCLK_CKPER)
 8103780:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8103784:	e9d3 2300 	ldrd	r2, r3, [r3]
 8103788:	f002 4300 	and.w	r3, r2, #2147483648	@ 0x80000000
 810378c:	63bb      	str	r3, [r7, #56]	@ 0x38
 810378e:	2300      	movs	r3, #0
 8103790:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8103792:	e9d7 120e 	ldrd	r1, r2, [r7, #56]	@ 0x38
 8103796:	460b      	mov	r3, r1
 8103798:	4313      	orrs	r3, r2
 810379a:	d009      	beq.n	81037b0 <HAL_RCCEx_PeriphCLKConfig+0x1244>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLKPSOURCE(PeriphClkInit->CkperClockSelection));

    /* Configure the CKPER clock source */
    __HAL_RCC_CLKP_CONFIG(PeriphClkInit->CkperClockSelection);
 810379c:	4b77      	ldr	r3, [pc, #476]	@ (810397c <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 810379e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 81037a0:	f023 5140 	bic.w	r1, r3, #805306368	@ 0x30000000
 81037a4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 81037a8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 81037aa:	4a74      	ldr	r2, [pc, #464]	@ (810397c <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 81037ac:	430b      	orrs	r3, r1
 81037ae:	64d3      	str	r3, [r2, #76]	@ 0x4c
  }

  /*------------------------------ CEC Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 81037b0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 81037b4:	e9d3 2300 	ldrd	r2, r3, [r3]
 81037b8:	f402 0300 	and.w	r3, r2, #8388608	@ 0x800000
 81037bc:	633b      	str	r3, [r7, #48]	@ 0x30
 81037be:	2300      	movs	r3, #0
 81037c0:	637b      	str	r3, [r7, #52]	@ 0x34
 81037c2:	e9d7 120c 	ldrd	r1, r2, [r7, #48]	@ 0x30
 81037c6:	460b      	mov	r3, r1
 81037c8:	4313      	orrs	r3, r2
 81037ca:	d00a      	beq.n	81037e2 <HAL_RCCEx_PeriphCLKConfig+0x1276>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC interface clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 81037cc:	4b6b      	ldr	r3, [pc, #428]	@ (810397c <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 81037ce:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 81037d0:	f423 0140 	bic.w	r1, r3, #12582912	@ 0xc00000
 81037d4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 81037d8:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 81037dc:	4a67      	ldr	r2, [pc, #412]	@ (810397c <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 81037de:	430b      	orrs	r3, r1
 81037e0:	6553      	str	r3, [r2, #84]	@ 0x54
  }

  /*---------------------------- PLL2 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVP) == RCC_PERIPHCLK_PLL2_DIVP)
 81037e2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 81037e6:	e9d3 2300 	ldrd	r2, r3, [r3]
 81037ea:	2100      	movs	r1, #0
 81037ec:	62b9      	str	r1, [r7, #40]	@ 0x28
 81037ee:	f003 0301 	and.w	r3, r3, #1
 81037f2:	62fb      	str	r3, [r7, #44]	@ 0x2c
 81037f4:	e9d7 120a 	ldrd	r1, r2, [r7, #40]	@ 0x28
 81037f8:	460b      	mov	r3, r1
 81037fa:	4313      	orrs	r3, r2
 81037fc:	d011      	beq.n	8103822 <HAL_RCCEx_PeriphCLKConfig+0x12b6>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 81037fe:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8103802:	3308      	adds	r3, #8
 8103804:	2100      	movs	r1, #0
 8103806:	4618      	mov	r0, r3
 8103808:	f001 fa4a 	bl	8104ca0 <RCCEx_PLL2_Config>
 810380c:	4603      	mov	r3, r0
 810380e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 8103812:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8103816:	2b00      	cmp	r3, #0
 8103818:	d003      	beq.n	8103822 <HAL_RCCEx_PeriphCLKConfig+0x12b6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 810381a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 810381e:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    } 
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVQ) == RCC_PERIPHCLK_PLL2_DIVQ)
 8103822:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8103826:	e9d3 2300 	ldrd	r2, r3, [r3]
 810382a:	2100      	movs	r1, #0
 810382c:	6239      	str	r1, [r7, #32]
 810382e:	f003 0302 	and.w	r3, r3, #2
 8103832:	627b      	str	r3, [r7, #36]	@ 0x24
 8103834:	e9d7 1208 	ldrd	r1, r2, [r7, #32]
 8103838:	460b      	mov	r3, r1
 810383a:	4313      	orrs	r3, r2
 810383c:	d011      	beq.n	8103862 <HAL_RCCEx_PeriphCLKConfig+0x12f6>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 810383e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8103842:	3308      	adds	r3, #8
 8103844:	2101      	movs	r1, #1
 8103846:	4618      	mov	r0, r3
 8103848:	f001 fa2a 	bl	8104ca0 <RCCEx_PLL2_Config>
 810384c:	4603      	mov	r3, r0
 810384e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 8103852:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8103856:	2b00      	cmp	r3, #0
 8103858:	d003      	beq.n	8103862 <HAL_RCCEx_PeriphCLKConfig+0x12f6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 810385a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 810385e:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVR) == RCC_PERIPHCLK_PLL2_DIVR)
 8103862:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8103866:	e9d3 2300 	ldrd	r2, r3, [r3]
 810386a:	2100      	movs	r1, #0
 810386c:	61b9      	str	r1, [r7, #24]
 810386e:	f003 0304 	and.w	r3, r3, #4
 8103872:	61fb      	str	r3, [r7, #28]
 8103874:	e9d7 1206 	ldrd	r1, r2, [r7, #24]
 8103878:	460b      	mov	r3, r1
 810387a:	4313      	orrs	r3, r2
 810387c:	d011      	beq.n	81038a2 <HAL_RCCEx_PeriphCLKConfig+0x1336>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 810387e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8103882:	3308      	adds	r3, #8
 8103884:	2102      	movs	r1, #2
 8103886:	4618      	mov	r0, r3
 8103888:	f001 fa0a 	bl	8104ca0 <RCCEx_PLL2_Config>
 810388c:	4603      	mov	r3, r0
 810388e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 8103892:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8103896:	2b00      	cmp	r3, #0
 8103898:	d003      	beq.n	81038a2 <HAL_RCCEx_PeriphCLKConfig+0x1336>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 810389a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 810389e:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  

  /*---------------------------- PLL3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVP) == RCC_PERIPHCLK_PLL3_DIVP)
 81038a2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 81038a6:	e9d3 2300 	ldrd	r2, r3, [r3]
 81038aa:	2100      	movs	r1, #0
 81038ac:	6139      	str	r1, [r7, #16]
 81038ae:	f003 0308 	and.w	r3, r3, #8
 81038b2:	617b      	str	r3, [r7, #20]
 81038b4:	e9d7 1204 	ldrd	r1, r2, [r7, #16]
 81038b8:	460b      	mov	r3, r1
 81038ba:	4313      	orrs	r3, r2
 81038bc:	d011      	beq.n	81038e2 <HAL_RCCEx_PeriphCLKConfig+0x1376>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 81038be:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 81038c2:	3328      	adds	r3, #40	@ 0x28
 81038c4:	2100      	movs	r1, #0
 81038c6:	4618      	mov	r0, r3
 81038c8:	f001 fa9c 	bl	8104e04 <RCCEx_PLL3_Config>
 81038cc:	4603      	mov	r3, r0
 81038ce:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
  
    if (ret == HAL_OK)
 81038d2:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 81038d6:	2b00      	cmp	r3, #0
 81038d8:	d003      	beq.n	81038e2 <HAL_RCCEx_PeriphCLKConfig+0x1376>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 81038da:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 81038de:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVQ) == RCC_PERIPHCLK_PLL3_DIVQ)
 81038e2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 81038e6:	e9d3 2300 	ldrd	r2, r3, [r3]
 81038ea:	2100      	movs	r1, #0
 81038ec:	60b9      	str	r1, [r7, #8]
 81038ee:	f003 0310 	and.w	r3, r3, #16
 81038f2:	60fb      	str	r3, [r7, #12]
 81038f4:	e9d7 1202 	ldrd	r1, r2, [r7, #8]
 81038f8:	460b      	mov	r3, r1
 81038fa:	4313      	orrs	r3, r2
 81038fc:	d011      	beq.n	8103922 <HAL_RCCEx_PeriphCLKConfig+0x13b6>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 81038fe:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8103902:	3328      	adds	r3, #40	@ 0x28
 8103904:	2101      	movs	r1, #1
 8103906:	4618      	mov	r0, r3
 8103908:	f001 fa7c 	bl	8104e04 <RCCEx_PLL3_Config>
 810390c:	4603      	mov	r3, r0
 810390e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 8103912:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8103916:	2b00      	cmp	r3, #0
 8103918:	d003      	beq.n	8103922 <HAL_RCCEx_PeriphCLKConfig+0x13b6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 810391a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 810391e:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVR) == RCC_PERIPHCLK_PLL3_DIVR)
 8103922:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8103926:	e9d3 2300 	ldrd	r2, r3, [r3]
 810392a:	2100      	movs	r1, #0
 810392c:	6039      	str	r1, [r7, #0]
 810392e:	f003 0320 	and.w	r3, r3, #32
 8103932:	607b      	str	r3, [r7, #4]
 8103934:	e9d7 1200 	ldrd	r1, r2, [r7]
 8103938:	460b      	mov	r3, r1
 810393a:	4313      	orrs	r3, r2
 810393c:	d011      	beq.n	8103962 <HAL_RCCEx_PeriphCLKConfig+0x13f6>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 810393e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8103942:	3328      	adds	r3, #40	@ 0x28
 8103944:	2102      	movs	r1, #2
 8103946:	4618      	mov	r0, r3
 8103948:	f001 fa5c 	bl	8104e04 <RCCEx_PLL3_Config>
 810394c:	4603      	mov	r3, r0
 810394e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 8103952:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8103956:	2b00      	cmp	r3, #0
 8103958:	d003      	beq.n	8103962 <HAL_RCCEx_PeriphCLKConfig+0x13f6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 810395a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 810395e:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    } 
  }

  if (status == HAL_OK)
 8103962:	f897 3126 	ldrb.w	r3, [r7, #294]	@ 0x126
 8103966:	2b00      	cmp	r3, #0
 8103968:	d101      	bne.n	810396e <HAL_RCCEx_PeriphCLKConfig+0x1402>
  {
    return HAL_OK;
 810396a:	2300      	movs	r3, #0
 810396c:	e000      	b.n	8103970 <HAL_RCCEx_PeriphCLKConfig+0x1404>
  }
  return HAL_ERROR;
 810396e:	2301      	movs	r3, #1
}
 8103970:	4618      	mov	r0, r3
 8103972:	f507 7794 	add.w	r7, r7, #296	@ 0x128
 8103976:	46bd      	mov	sp, r7
 8103978:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 810397c:	58024400 	.word	0x58024400

08103980 <HAL_RCCEx_GetPeriphCLKFreq>:
  * @retval Frequency in KHz
  *
  *  (*) : Available on some STM32H7 lines only.
  */
uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint64_t PeriphClk)
{
 8103980:	b580      	push	{r7, lr}
 8103982:	b090      	sub	sp, #64	@ 0x40
 8103984:	af00      	add	r7, sp, #0
 8103986:	e9c7 0100 	strd	r0, r1, [r7]
  /* This variable is used to store the SAI and CKP clock source */
  uint32_t saiclocksource;
  uint32_t ckpclocksource;
  uint32_t srcclk;

  if (PeriphClk == RCC_PERIPHCLK_SAI1)
 810398a:	e9d7 2300 	ldrd	r2, r3, [r7]
 810398e:	f5a2 7180 	sub.w	r1, r2, #256	@ 0x100
 8103992:	430b      	orrs	r3, r1
 8103994:	f040 8094 	bne.w	8103ac0 <HAL_RCCEx_GetPeriphCLKFreq+0x140>
  {

    saiclocksource = __HAL_RCC_GET_SAI1_SOURCE();
 8103998:	4b9e      	ldr	r3, [pc, #632]	@ (8103c14 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 810399a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 810399c:	f003 0307 	and.w	r3, r3, #7
 81039a0:	633b      	str	r3, [r7, #48]	@ 0x30

    switch (saiclocksource)
 81039a2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 81039a4:	2b04      	cmp	r3, #4
 81039a6:	f200 8087 	bhi.w	8103ab8 <HAL_RCCEx_GetPeriphCLKFreq+0x138>
 81039aa:	a201      	add	r2, pc, #4	@ (adr r2, 81039b0 <HAL_RCCEx_GetPeriphCLKFreq+0x30>)
 81039ac:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 81039b0:	081039c5 	.word	0x081039c5
 81039b4:	081039ed 	.word	0x081039ed
 81039b8:	08103a15 	.word	0x08103a15
 81039bc:	08103ab1 	.word	0x08103ab1
 81039c0:	08103a3d 	.word	0x08103a3d
    {
      case RCC_SAI1CLKSOURCE_PLL: /* PLL1 is the clock source for SAI1 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 81039c4:	4b93      	ldr	r3, [pc, #588]	@ (8103c14 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 81039c6:	681b      	ldr	r3, [r3, #0]
 81039c8:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 81039cc:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 81039d0:	d108      	bne.n	81039e4 <HAL_RCCEx_GetPeriphCLKFreq+0x64>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 81039d2:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 81039d6:	4618      	mov	r0, r3
 81039d8:	f001 f810 	bl	81049fc <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 81039dc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 81039de:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 81039e0:	f000 bd45 	b.w	810446e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 81039e4:	2300      	movs	r3, #0
 81039e6:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 81039e8:	f000 bd41 	b.w	810446e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SAI1CLKSOURCE_PLL2: /* PLL2 is the clock source for SAI1 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 81039ec:	4b89      	ldr	r3, [pc, #548]	@ (8103c14 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 81039ee:	681b      	ldr	r3, [r3, #0]
 81039f0:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 81039f4:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 81039f8:	d108      	bne.n	8103a0c <HAL_RCCEx_GetPeriphCLKFreq+0x8c>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 81039fa:	f107 0318 	add.w	r3, r7, #24
 81039fe:	4618      	mov	r0, r3
 8103a00:	f000 fd54 	bl	81044ac <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 8103a04:	69bb      	ldr	r3, [r7, #24]
 8103a06:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8103a08:	f000 bd31 	b.w	810446e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8103a0c:	2300      	movs	r3, #0
 8103a0e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8103a10:	f000 bd2d 	b.w	810446e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI1CLKSOURCE_PLL3: /* PLL3 is the clock source for SAI1 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 8103a14:	4b7f      	ldr	r3, [pc, #508]	@ (8103c14 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 8103a16:	681b      	ldr	r3, [r3, #0]
 8103a18:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8103a1c:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8103a20:	d108      	bne.n	8103a34 <HAL_RCCEx_GetPeriphCLKFreq+0xb4>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8103a22:	f107 030c 	add.w	r3, r7, #12
 8103a26:	4618      	mov	r0, r3
 8103a28:	f000 fe94 	bl	8104754 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_P_Frequency;
 8103a2c:	68fb      	ldr	r3, [r7, #12]
 8103a2e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8103a30:	f000 bd1d 	b.w	810446e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8103a34:	2300      	movs	r3, #0
 8103a36:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8103a38:	f000 bd19 	b.w	810446e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI1CLKSOURCE_CLKP: /* CKPER is the clock source for SAI1*/
      {

        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 8103a3c:	4b75      	ldr	r3, [pc, #468]	@ (8103c14 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 8103a3e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8103a40:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8103a44:	637b      	str	r3, [r7, #52]	@ 0x34

        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 8103a46:	4b73      	ldr	r3, [pc, #460]	@ (8103c14 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 8103a48:	681b      	ldr	r3, [r3, #0]
 8103a4a:	f003 0304 	and.w	r3, r3, #4
 8103a4e:	2b04      	cmp	r3, #4
 8103a50:	d10c      	bne.n	8103a6c <HAL_RCCEx_GetPeriphCLKFreq+0xec>
 8103a52:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8103a54:	2b00      	cmp	r3, #0
 8103a56:	d109      	bne.n	8103a6c <HAL_RCCEx_GetPeriphCLKFreq+0xec>
        {
          /* In Case the CKPER Source is HSI */
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8103a58:	4b6e      	ldr	r3, [pc, #440]	@ (8103c14 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 8103a5a:	681b      	ldr	r3, [r3, #0]
 8103a5c:	08db      	lsrs	r3, r3, #3
 8103a5e:	f003 0303 	and.w	r3, r3, #3
 8103a62:	4a6d      	ldr	r2, [pc, #436]	@ (8103c18 <HAL_RCCEx_GetPeriphCLKFreq+0x298>)
 8103a64:	fa22 f303 	lsr.w	r3, r2, r3
 8103a68:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8103a6a:	e01f      	b.n	8103aac <HAL_RCCEx_GetPeriphCLKFreq+0x12c>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 8103a6c:	4b69      	ldr	r3, [pc, #420]	@ (8103c14 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 8103a6e:	681b      	ldr	r3, [r3, #0]
 8103a70:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8103a74:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8103a78:	d106      	bne.n	8103a88 <HAL_RCCEx_GetPeriphCLKFreq+0x108>
 8103a7a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8103a7c:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8103a80:	d102      	bne.n	8103a88 <HAL_RCCEx_GetPeriphCLKFreq+0x108>
        {
          /* In Case the CKPER Source is CSI */
          frequency = CSI_VALUE;
 8103a82:	4b66      	ldr	r3, [pc, #408]	@ (8103c1c <HAL_RCCEx_GetPeriphCLKFreq+0x29c>)
 8103a84:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8103a86:	e011      	b.n	8103aac <HAL_RCCEx_GetPeriphCLKFreq+0x12c>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 8103a88:	4b62      	ldr	r3, [pc, #392]	@ (8103c14 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 8103a8a:	681b      	ldr	r3, [r3, #0]
 8103a8c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8103a90:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8103a94:	d106      	bne.n	8103aa4 <HAL_RCCEx_GetPeriphCLKFreq+0x124>
 8103a96:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8103a98:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8103a9c:	d102      	bne.n	8103aa4 <HAL_RCCEx_GetPeriphCLKFreq+0x124>
        {
          /* In Case the CKPER Source is HSE */
          frequency = HSE_VALUE;
 8103a9e:	4b60      	ldr	r3, [pc, #384]	@ (8103c20 <HAL_RCCEx_GetPeriphCLKFreq+0x2a0>)
 8103aa0:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8103aa2:	e003      	b.n	8103aac <HAL_RCCEx_GetPeriphCLKFreq+0x12c>
        }

        else
        {
          /* In Case the CKPER is disabled*/
          frequency = 0;
 8103aa4:	2300      	movs	r3, #0
 8103aa6:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }

        break;
 8103aa8:	f000 bce1 	b.w	810446e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 8103aac:	f000 bcdf 	b.w	810446e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case (RCC_SAI1CLKSOURCE_PIN): /* External clock is the clock source for SAI1 */
      {
        frequency = EXTERNAL_CLOCK_VALUE;
 8103ab0:	4b5c      	ldr	r3, [pc, #368]	@ (8103c24 <HAL_RCCEx_GetPeriphCLKFreq+0x2a4>)
 8103ab2:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8103ab4:	f000 bcdb 	b.w	810446e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      default :
      {
        frequency = 0;
 8103ab8:	2300      	movs	r3, #0
 8103aba:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8103abc:	f000 bcd7 	b.w	810446e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
    }
  }

#if defined(SAI3)
  else if (PeriphClk == RCC_PERIPHCLK_SAI23)
 8103ac0:	e9d7 2300 	ldrd	r2, r3, [r7]
 8103ac4:	f5a2 7100 	sub.w	r1, r2, #512	@ 0x200
 8103ac8:	430b      	orrs	r3, r1
 8103aca:	f040 80ad 	bne.w	8103c28 <HAL_RCCEx_GetPeriphCLKFreq+0x2a8>
  {

    saiclocksource = __HAL_RCC_GET_SAI23_SOURCE();
 8103ace:	4b51      	ldr	r3, [pc, #324]	@ (8103c14 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 8103ad0:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8103ad2:	f403 73e0 	and.w	r3, r3, #448	@ 0x1c0
 8103ad6:	633b      	str	r3, [r7, #48]	@ 0x30

    switch (saiclocksource)
 8103ad8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8103ada:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8103ade:	d056      	beq.n	8103b8e <HAL_RCCEx_GetPeriphCLKFreq+0x20e>
 8103ae0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8103ae2:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8103ae6:	f200 8090 	bhi.w	8103c0a <HAL_RCCEx_GetPeriphCLKFreq+0x28a>
 8103aea:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8103aec:	2bc0      	cmp	r3, #192	@ 0xc0
 8103aee:	f000 8088 	beq.w	8103c02 <HAL_RCCEx_GetPeriphCLKFreq+0x282>
 8103af2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8103af4:	2bc0      	cmp	r3, #192	@ 0xc0
 8103af6:	f200 8088 	bhi.w	8103c0a <HAL_RCCEx_GetPeriphCLKFreq+0x28a>
 8103afa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8103afc:	2b80      	cmp	r3, #128	@ 0x80
 8103afe:	d032      	beq.n	8103b66 <HAL_RCCEx_GetPeriphCLKFreq+0x1e6>
 8103b00:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8103b02:	2b80      	cmp	r3, #128	@ 0x80
 8103b04:	f200 8081 	bhi.w	8103c0a <HAL_RCCEx_GetPeriphCLKFreq+0x28a>
 8103b08:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8103b0a:	2b00      	cmp	r3, #0
 8103b0c:	d003      	beq.n	8103b16 <HAL_RCCEx_GetPeriphCLKFreq+0x196>
 8103b0e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8103b10:	2b40      	cmp	r3, #64	@ 0x40
 8103b12:	d014      	beq.n	8103b3e <HAL_RCCEx_GetPeriphCLKFreq+0x1be>
 8103b14:	e079      	b.n	8103c0a <HAL_RCCEx_GetPeriphCLKFreq+0x28a>
    {
      case RCC_SAI23CLKSOURCE_PLL: /* PLL1 is the clock source for SAI2/3 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 8103b16:	4b3f      	ldr	r3, [pc, #252]	@ (8103c14 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 8103b18:	681b      	ldr	r3, [r3, #0]
 8103b1a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8103b1e:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8103b22:	d108      	bne.n	8103b36 <HAL_RCCEx_GetPeriphCLKFreq+0x1b6>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 8103b24:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8103b28:	4618      	mov	r0, r3
 8103b2a:	f000 ff67 	bl	81049fc <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 8103b2e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8103b30:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8103b32:	f000 bc9c 	b.w	810446e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8103b36:	2300      	movs	r3, #0
 8103b38:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8103b3a:	f000 bc98 	b.w	810446e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SAI23CLKSOURCE_PLL2: /* PLL2 is the clock source for SAI2/3 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 8103b3e:	4b35      	ldr	r3, [pc, #212]	@ (8103c14 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 8103b40:	681b      	ldr	r3, [r3, #0]
 8103b42:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8103b46:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8103b4a:	d108      	bne.n	8103b5e <HAL_RCCEx_GetPeriphCLKFreq+0x1de>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8103b4c:	f107 0318 	add.w	r3, r7, #24
 8103b50:	4618      	mov	r0, r3
 8103b52:	f000 fcab 	bl	81044ac <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 8103b56:	69bb      	ldr	r3, [r7, #24]
 8103b58:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8103b5a:	f000 bc88 	b.w	810446e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8103b5e:	2300      	movs	r3, #0
 8103b60:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8103b62:	f000 bc84 	b.w	810446e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI23CLKSOURCE_PLL3: /* PLL3 is the clock source for SAI2/3 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 8103b66:	4b2b      	ldr	r3, [pc, #172]	@ (8103c14 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 8103b68:	681b      	ldr	r3, [r3, #0]
 8103b6a:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8103b6e:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8103b72:	d108      	bne.n	8103b86 <HAL_RCCEx_GetPeriphCLKFreq+0x206>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8103b74:	f107 030c 	add.w	r3, r7, #12
 8103b78:	4618      	mov	r0, r3
 8103b7a:	f000 fdeb 	bl	8104754 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_P_Frequency;
 8103b7e:	68fb      	ldr	r3, [r7, #12]
 8103b80:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8103b82:	f000 bc74 	b.w	810446e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8103b86:	2300      	movs	r3, #0
 8103b88:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8103b8a:	f000 bc70 	b.w	810446e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI23CLKSOURCE_CLKP: /* CKPER is the clock source for SAI2/3 */
      {

        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 8103b8e:	4b21      	ldr	r3, [pc, #132]	@ (8103c14 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 8103b90:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8103b92:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8103b96:	637b      	str	r3, [r7, #52]	@ 0x34

        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 8103b98:	4b1e      	ldr	r3, [pc, #120]	@ (8103c14 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 8103b9a:	681b      	ldr	r3, [r3, #0]
 8103b9c:	f003 0304 	and.w	r3, r3, #4
 8103ba0:	2b04      	cmp	r3, #4
 8103ba2:	d10c      	bne.n	8103bbe <HAL_RCCEx_GetPeriphCLKFreq+0x23e>
 8103ba4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8103ba6:	2b00      	cmp	r3, #0
 8103ba8:	d109      	bne.n	8103bbe <HAL_RCCEx_GetPeriphCLKFreq+0x23e>
        {
          /* In Case the CKPER Source is HSI */
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8103baa:	4b1a      	ldr	r3, [pc, #104]	@ (8103c14 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 8103bac:	681b      	ldr	r3, [r3, #0]
 8103bae:	08db      	lsrs	r3, r3, #3
 8103bb0:	f003 0303 	and.w	r3, r3, #3
 8103bb4:	4a18      	ldr	r2, [pc, #96]	@ (8103c18 <HAL_RCCEx_GetPeriphCLKFreq+0x298>)
 8103bb6:	fa22 f303 	lsr.w	r3, r2, r3
 8103bba:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8103bbc:	e01f      	b.n	8103bfe <HAL_RCCEx_GetPeriphCLKFreq+0x27e>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 8103bbe:	4b15      	ldr	r3, [pc, #84]	@ (8103c14 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 8103bc0:	681b      	ldr	r3, [r3, #0]
 8103bc2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8103bc6:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8103bca:	d106      	bne.n	8103bda <HAL_RCCEx_GetPeriphCLKFreq+0x25a>
 8103bcc:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8103bce:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8103bd2:	d102      	bne.n	8103bda <HAL_RCCEx_GetPeriphCLKFreq+0x25a>
        {
          /* In Case the CKPER Source is CSI */
          frequency = CSI_VALUE;
 8103bd4:	4b11      	ldr	r3, [pc, #68]	@ (8103c1c <HAL_RCCEx_GetPeriphCLKFreq+0x29c>)
 8103bd6:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8103bd8:	e011      	b.n	8103bfe <HAL_RCCEx_GetPeriphCLKFreq+0x27e>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 8103bda:	4b0e      	ldr	r3, [pc, #56]	@ (8103c14 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 8103bdc:	681b      	ldr	r3, [r3, #0]
 8103bde:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8103be2:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8103be6:	d106      	bne.n	8103bf6 <HAL_RCCEx_GetPeriphCLKFreq+0x276>
 8103be8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8103bea:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8103bee:	d102      	bne.n	8103bf6 <HAL_RCCEx_GetPeriphCLKFreq+0x276>
        {
          /* In Case the CKPER Source is HSE */
          frequency = HSE_VALUE;
 8103bf0:	4b0b      	ldr	r3, [pc, #44]	@ (8103c20 <HAL_RCCEx_GetPeriphCLKFreq+0x2a0>)
 8103bf2:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8103bf4:	e003      	b.n	8103bfe <HAL_RCCEx_GetPeriphCLKFreq+0x27e>
        }

        else
        {
          /* In Case the CKPER is disabled*/
          frequency = 0;
 8103bf6:	2300      	movs	r3, #0
 8103bf8:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }

        break;
 8103bfa:	f000 bc38 	b.w	810446e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 8103bfe:	f000 bc36 	b.w	810446e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case (RCC_SAI23CLKSOURCE_PIN): /* External clock is the clock source for SAI2/3 */
      {
        frequency = EXTERNAL_CLOCK_VALUE;
 8103c02:	4b08      	ldr	r3, [pc, #32]	@ (8103c24 <HAL_RCCEx_GetPeriphCLKFreq+0x2a4>)
 8103c04:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8103c06:	f000 bc32 	b.w	810446e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      default :
      {
        frequency = 0;
 8103c0a:	2300      	movs	r3, #0
 8103c0c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8103c0e:	f000 bc2e 	b.w	810446e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 8103c12:	bf00      	nop
 8103c14:	58024400 	.word	0x58024400
 8103c18:	03d09000 	.word	0x03d09000
 8103c1c:	003d0900 	.word	0x003d0900
 8103c20:	017d7840 	.word	0x017d7840
 8103c24:	00bb8000 	.word	0x00bb8000
    }
  }
#endif

#if defined(SAI4)
  else if (PeriphClk == RCC_PERIPHCLK_SAI4A)
 8103c28:	e9d7 2300 	ldrd	r2, r3, [r7]
 8103c2c:	f5a2 6180 	sub.w	r1, r2, #1024	@ 0x400
 8103c30:	430b      	orrs	r3, r1
 8103c32:	f040 809c 	bne.w	8103d6e <HAL_RCCEx_GetPeriphCLKFreq+0x3ee>
  {

    saiclocksource = __HAL_RCC_GET_SAI4A_SOURCE();
 8103c36:	4b9e      	ldr	r3, [pc, #632]	@ (8103eb0 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 8103c38:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8103c3a:	f403 0360 	and.w	r3, r3, #14680064	@ 0xe00000
 8103c3e:	633b      	str	r3, [r7, #48]	@ 0x30

    switch (saiclocksource)
 8103c40:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8103c42:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8103c46:	d054      	beq.n	8103cf2 <HAL_RCCEx_GetPeriphCLKFreq+0x372>
 8103c48:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8103c4a:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8103c4e:	f200 808b 	bhi.w	8103d68 <HAL_RCCEx_GetPeriphCLKFreq+0x3e8>
 8103c52:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8103c54:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 8103c58:	f000 8083 	beq.w	8103d62 <HAL_RCCEx_GetPeriphCLKFreq+0x3e2>
 8103c5c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8103c5e:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 8103c62:	f200 8081 	bhi.w	8103d68 <HAL_RCCEx_GetPeriphCLKFreq+0x3e8>
 8103c66:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8103c68:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8103c6c:	d02f      	beq.n	8103cce <HAL_RCCEx_GetPeriphCLKFreq+0x34e>
 8103c6e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8103c70:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8103c74:	d878      	bhi.n	8103d68 <HAL_RCCEx_GetPeriphCLKFreq+0x3e8>
 8103c76:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8103c78:	2b00      	cmp	r3, #0
 8103c7a:	d004      	beq.n	8103c86 <HAL_RCCEx_GetPeriphCLKFreq+0x306>
 8103c7c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8103c7e:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8103c82:	d012      	beq.n	8103caa <HAL_RCCEx_GetPeriphCLKFreq+0x32a>
 8103c84:	e070      	b.n	8103d68 <HAL_RCCEx_GetPeriphCLKFreq+0x3e8>
    {
      case RCC_SAI4ACLKSOURCE_PLL: /* PLL1 is the clock source for SAI4A */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 8103c86:	4b8a      	ldr	r3, [pc, #552]	@ (8103eb0 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 8103c88:	681b      	ldr	r3, [r3, #0]
 8103c8a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8103c8e:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8103c92:	d107      	bne.n	8103ca4 <HAL_RCCEx_GetPeriphCLKFreq+0x324>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 8103c94:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8103c98:	4618      	mov	r0, r3
 8103c9a:	f000 feaf 	bl	81049fc <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 8103c9e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8103ca0:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8103ca2:	e3e4      	b.n	810446e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8103ca4:	2300      	movs	r3, #0
 8103ca6:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8103ca8:	e3e1      	b.n	810446e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SAI4ACLKSOURCE_PLL2: /* PLLI2 is the clock source for SAI4A */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 8103caa:	4b81      	ldr	r3, [pc, #516]	@ (8103eb0 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 8103cac:	681b      	ldr	r3, [r3, #0]
 8103cae:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8103cb2:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8103cb6:	d107      	bne.n	8103cc8 <HAL_RCCEx_GetPeriphCLKFreq+0x348>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8103cb8:	f107 0318 	add.w	r3, r7, #24
 8103cbc:	4618      	mov	r0, r3
 8103cbe:	f000 fbf5 	bl	81044ac <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 8103cc2:	69bb      	ldr	r3, [r7, #24]
 8103cc4:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8103cc6:	e3d2      	b.n	810446e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8103cc8:	2300      	movs	r3, #0
 8103cca:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8103ccc:	e3cf      	b.n	810446e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI4ACLKSOURCE_PLL3: /* PLLI3 is the clock source for SAI4A */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 8103cce:	4b78      	ldr	r3, [pc, #480]	@ (8103eb0 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 8103cd0:	681b      	ldr	r3, [r3, #0]
 8103cd2:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8103cd6:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8103cda:	d107      	bne.n	8103cec <HAL_RCCEx_GetPeriphCLKFreq+0x36c>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8103cdc:	f107 030c 	add.w	r3, r7, #12
 8103ce0:	4618      	mov	r0, r3
 8103ce2:	f000 fd37 	bl	8104754 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_P_Frequency;
 8103ce6:	68fb      	ldr	r3, [r7, #12]
 8103ce8:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8103cea:	e3c0      	b.n	810446e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8103cec:	2300      	movs	r3, #0
 8103cee:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8103cf0:	e3bd      	b.n	810446e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI4ACLKSOURCE_CLKP: /* CKPER is the clock source for SAI4A*/
      {

        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 8103cf2:	4b6f      	ldr	r3, [pc, #444]	@ (8103eb0 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 8103cf4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8103cf6:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8103cfa:	637b      	str	r3, [r7, #52]	@ 0x34

        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 8103cfc:	4b6c      	ldr	r3, [pc, #432]	@ (8103eb0 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 8103cfe:	681b      	ldr	r3, [r3, #0]
 8103d00:	f003 0304 	and.w	r3, r3, #4
 8103d04:	2b04      	cmp	r3, #4
 8103d06:	d10c      	bne.n	8103d22 <HAL_RCCEx_GetPeriphCLKFreq+0x3a2>
 8103d08:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8103d0a:	2b00      	cmp	r3, #0
 8103d0c:	d109      	bne.n	8103d22 <HAL_RCCEx_GetPeriphCLKFreq+0x3a2>
        {
          /* In Case the CKPER Source is HSI */
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8103d0e:	4b68      	ldr	r3, [pc, #416]	@ (8103eb0 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 8103d10:	681b      	ldr	r3, [r3, #0]
 8103d12:	08db      	lsrs	r3, r3, #3
 8103d14:	f003 0303 	and.w	r3, r3, #3
 8103d18:	4a66      	ldr	r2, [pc, #408]	@ (8103eb4 <HAL_RCCEx_GetPeriphCLKFreq+0x534>)
 8103d1a:	fa22 f303 	lsr.w	r3, r2, r3
 8103d1e:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8103d20:	e01e      	b.n	8103d60 <HAL_RCCEx_GetPeriphCLKFreq+0x3e0>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 8103d22:	4b63      	ldr	r3, [pc, #396]	@ (8103eb0 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 8103d24:	681b      	ldr	r3, [r3, #0]
 8103d26:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8103d2a:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8103d2e:	d106      	bne.n	8103d3e <HAL_RCCEx_GetPeriphCLKFreq+0x3be>
 8103d30:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8103d32:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8103d36:	d102      	bne.n	8103d3e <HAL_RCCEx_GetPeriphCLKFreq+0x3be>
        {
          /* In Case the CKPER Source is CSI */
          frequency = CSI_VALUE;
 8103d38:	4b5f      	ldr	r3, [pc, #380]	@ (8103eb8 <HAL_RCCEx_GetPeriphCLKFreq+0x538>)
 8103d3a:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8103d3c:	e010      	b.n	8103d60 <HAL_RCCEx_GetPeriphCLKFreq+0x3e0>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 8103d3e:	4b5c      	ldr	r3, [pc, #368]	@ (8103eb0 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 8103d40:	681b      	ldr	r3, [r3, #0]
 8103d42:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8103d46:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8103d4a:	d106      	bne.n	8103d5a <HAL_RCCEx_GetPeriphCLKFreq+0x3da>
 8103d4c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8103d4e:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8103d52:	d102      	bne.n	8103d5a <HAL_RCCEx_GetPeriphCLKFreq+0x3da>
        {
          /* In Case the CKPER Source is HSE */
          frequency = HSE_VALUE;
 8103d54:	4b59      	ldr	r3, [pc, #356]	@ (8103ebc <HAL_RCCEx_GetPeriphCLKFreq+0x53c>)
 8103d56:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8103d58:	e002      	b.n	8103d60 <HAL_RCCEx_GetPeriphCLKFreq+0x3e0>
        }

        else
        {
          /* In Case the CKPER is disabled*/
          frequency = 0;
 8103d5a:	2300      	movs	r3, #0
 8103d5c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }

        break;
 8103d5e:	e386      	b.n	810446e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 8103d60:	e385      	b.n	810446e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI4ACLKSOURCE_PIN: /* External clock is the clock source for SAI4A */
      {
        frequency = EXTERNAL_CLOCK_VALUE;
 8103d62:	4b57      	ldr	r3, [pc, #348]	@ (8103ec0 <HAL_RCCEx_GetPeriphCLKFreq+0x540>)
 8103d64:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8103d66:	e382      	b.n	810446e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      default :
      {
        frequency = 0;
 8103d68:	2300      	movs	r3, #0
 8103d6a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8103d6c:	e37f      	b.n	810446e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
    }
  }

  else if (PeriphClk == RCC_PERIPHCLK_SAI4B)
 8103d6e:	e9d7 2300 	ldrd	r2, r3, [r7]
 8103d72:	f5a2 6100 	sub.w	r1, r2, #2048	@ 0x800
 8103d76:	430b      	orrs	r3, r1
 8103d78:	f040 80a7 	bne.w	8103eca <HAL_RCCEx_GetPeriphCLKFreq+0x54a>
  {

    saiclocksource = __HAL_RCC_GET_SAI4B_SOURCE();
 8103d7c:	4b4c      	ldr	r3, [pc, #304]	@ (8103eb0 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 8103d7e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8103d80:	f003 63e0 	and.w	r3, r3, #117440512	@ 0x7000000
 8103d84:	633b      	str	r3, [r7, #48]	@ 0x30

    switch (saiclocksource)
 8103d86:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8103d88:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8103d8c:	d055      	beq.n	8103e3a <HAL_RCCEx_GetPeriphCLKFreq+0x4ba>
 8103d8e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8103d90:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8103d94:	f200 8096 	bhi.w	8103ec4 <HAL_RCCEx_GetPeriphCLKFreq+0x544>
 8103d98:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8103d9a:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8103d9e:	f000 8084 	beq.w	8103eaa <HAL_RCCEx_GetPeriphCLKFreq+0x52a>
 8103da2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8103da4:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8103da8:	f200 808c 	bhi.w	8103ec4 <HAL_RCCEx_GetPeriphCLKFreq+0x544>
 8103dac:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8103dae:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8103db2:	d030      	beq.n	8103e16 <HAL_RCCEx_GetPeriphCLKFreq+0x496>
 8103db4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8103db6:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8103dba:	f200 8083 	bhi.w	8103ec4 <HAL_RCCEx_GetPeriphCLKFreq+0x544>
 8103dbe:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8103dc0:	2b00      	cmp	r3, #0
 8103dc2:	d004      	beq.n	8103dce <HAL_RCCEx_GetPeriphCLKFreq+0x44e>
 8103dc4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8103dc6:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8103dca:	d012      	beq.n	8103df2 <HAL_RCCEx_GetPeriphCLKFreq+0x472>
 8103dcc:	e07a      	b.n	8103ec4 <HAL_RCCEx_GetPeriphCLKFreq+0x544>
    {
      case RCC_SAI4BCLKSOURCE_PLL: /* PLL1 is the clock source for SAI4B */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 8103dce:	4b38      	ldr	r3, [pc, #224]	@ (8103eb0 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 8103dd0:	681b      	ldr	r3, [r3, #0]
 8103dd2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8103dd6:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8103dda:	d107      	bne.n	8103dec <HAL_RCCEx_GetPeriphCLKFreq+0x46c>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 8103ddc:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8103de0:	4618      	mov	r0, r3
 8103de2:	f000 fe0b 	bl	81049fc <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 8103de6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8103de8:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8103dea:	e340      	b.n	810446e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8103dec:	2300      	movs	r3, #0
 8103dee:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8103df0:	e33d      	b.n	810446e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SAI4BCLKSOURCE_PLL2: /* PLLI2 is the clock source for SAI4B */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 8103df2:	4b2f      	ldr	r3, [pc, #188]	@ (8103eb0 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 8103df4:	681b      	ldr	r3, [r3, #0]
 8103df6:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8103dfa:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8103dfe:	d107      	bne.n	8103e10 <HAL_RCCEx_GetPeriphCLKFreq+0x490>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8103e00:	f107 0318 	add.w	r3, r7, #24
 8103e04:	4618      	mov	r0, r3
 8103e06:	f000 fb51 	bl	81044ac <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 8103e0a:	69bb      	ldr	r3, [r7, #24]
 8103e0c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8103e0e:	e32e      	b.n	810446e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8103e10:	2300      	movs	r3, #0
 8103e12:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8103e14:	e32b      	b.n	810446e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI4BCLKSOURCE_PLL3: /* PLLI3 is the clock source for SAI4B */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 8103e16:	4b26      	ldr	r3, [pc, #152]	@ (8103eb0 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 8103e18:	681b      	ldr	r3, [r3, #0]
 8103e1a:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8103e1e:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8103e22:	d107      	bne.n	8103e34 <HAL_RCCEx_GetPeriphCLKFreq+0x4b4>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8103e24:	f107 030c 	add.w	r3, r7, #12
 8103e28:	4618      	mov	r0, r3
 8103e2a:	f000 fc93 	bl	8104754 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_P_Frequency;
 8103e2e:	68fb      	ldr	r3, [r7, #12]
 8103e30:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8103e32:	e31c      	b.n	810446e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8103e34:	2300      	movs	r3, #0
 8103e36:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8103e38:	e319      	b.n	810446e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI4BCLKSOURCE_CLKP: /* CKPER is the clock source for SAI4B*/
      {

        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 8103e3a:	4b1d      	ldr	r3, [pc, #116]	@ (8103eb0 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 8103e3c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8103e3e:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8103e42:	637b      	str	r3, [r7, #52]	@ 0x34

        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 8103e44:	4b1a      	ldr	r3, [pc, #104]	@ (8103eb0 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 8103e46:	681b      	ldr	r3, [r3, #0]
 8103e48:	f003 0304 	and.w	r3, r3, #4
 8103e4c:	2b04      	cmp	r3, #4
 8103e4e:	d10c      	bne.n	8103e6a <HAL_RCCEx_GetPeriphCLKFreq+0x4ea>
 8103e50:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8103e52:	2b00      	cmp	r3, #0
 8103e54:	d109      	bne.n	8103e6a <HAL_RCCEx_GetPeriphCLKFreq+0x4ea>
        {
          /* In Case the CKPER Source is HSI */
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8103e56:	4b16      	ldr	r3, [pc, #88]	@ (8103eb0 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 8103e58:	681b      	ldr	r3, [r3, #0]
 8103e5a:	08db      	lsrs	r3, r3, #3
 8103e5c:	f003 0303 	and.w	r3, r3, #3
 8103e60:	4a14      	ldr	r2, [pc, #80]	@ (8103eb4 <HAL_RCCEx_GetPeriphCLKFreq+0x534>)
 8103e62:	fa22 f303 	lsr.w	r3, r2, r3
 8103e66:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8103e68:	e01e      	b.n	8103ea8 <HAL_RCCEx_GetPeriphCLKFreq+0x528>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 8103e6a:	4b11      	ldr	r3, [pc, #68]	@ (8103eb0 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 8103e6c:	681b      	ldr	r3, [r3, #0]
 8103e6e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8103e72:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8103e76:	d106      	bne.n	8103e86 <HAL_RCCEx_GetPeriphCLKFreq+0x506>
 8103e78:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8103e7a:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8103e7e:	d102      	bne.n	8103e86 <HAL_RCCEx_GetPeriphCLKFreq+0x506>
        {
          /* In Case the CKPER Source is CSI */
          frequency = CSI_VALUE;
 8103e80:	4b0d      	ldr	r3, [pc, #52]	@ (8103eb8 <HAL_RCCEx_GetPeriphCLKFreq+0x538>)
 8103e82:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8103e84:	e010      	b.n	8103ea8 <HAL_RCCEx_GetPeriphCLKFreq+0x528>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 8103e86:	4b0a      	ldr	r3, [pc, #40]	@ (8103eb0 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 8103e88:	681b      	ldr	r3, [r3, #0]
 8103e8a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8103e8e:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8103e92:	d106      	bne.n	8103ea2 <HAL_RCCEx_GetPeriphCLKFreq+0x522>
 8103e94:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8103e96:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8103e9a:	d102      	bne.n	8103ea2 <HAL_RCCEx_GetPeriphCLKFreq+0x522>
        {
          /* In Case the CKPER Source is HSE */
          frequency = HSE_VALUE;
 8103e9c:	4b07      	ldr	r3, [pc, #28]	@ (8103ebc <HAL_RCCEx_GetPeriphCLKFreq+0x53c>)
 8103e9e:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8103ea0:	e002      	b.n	8103ea8 <HAL_RCCEx_GetPeriphCLKFreq+0x528>
        }

        else
        {
          /* In Case the CKPER is disabled*/
          frequency = 0;
 8103ea2:	2300      	movs	r3, #0
 8103ea4:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }

        break;
 8103ea6:	e2e2      	b.n	810446e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 8103ea8:	e2e1      	b.n	810446e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI4BCLKSOURCE_PIN: /* External clock is the clock source for SAI4B */
      {
        frequency = EXTERNAL_CLOCK_VALUE;
 8103eaa:	4b05      	ldr	r3, [pc, #20]	@ (8103ec0 <HAL_RCCEx_GetPeriphCLKFreq+0x540>)
 8103eac:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8103eae:	e2de      	b.n	810446e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 8103eb0:	58024400 	.word	0x58024400
 8103eb4:	03d09000 	.word	0x03d09000
 8103eb8:	003d0900 	.word	0x003d0900
 8103ebc:	017d7840 	.word	0x017d7840
 8103ec0:	00bb8000 	.word	0x00bb8000
      }

      default :
      {
        frequency = 0;
 8103ec4:	2300      	movs	r3, #0
 8103ec6:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8103ec8:	e2d1      	b.n	810446e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
    }
  }
#endif /*SAI4*/
  else if (PeriphClk == RCC_PERIPHCLK_SPI123)
 8103eca:	e9d7 2300 	ldrd	r2, r3, [r7]
 8103ece:	f5a2 5180 	sub.w	r1, r2, #4096	@ 0x1000
 8103ed2:	430b      	orrs	r3, r1
 8103ed4:	f040 809c 	bne.w	8104010 <HAL_RCCEx_GetPeriphCLKFreq+0x690>
  {
    /* Get SPI1/2/3 clock source */
    srcclk = __HAL_RCC_GET_SPI123_SOURCE();
 8103ed8:	4b93      	ldr	r3, [pc, #588]	@ (8104128 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 8103eda:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8103edc:	f403 43e0 	and.w	r3, r3, #28672	@ 0x7000
 8103ee0:	63bb      	str	r3, [r7, #56]	@ 0x38

    switch (srcclk)
 8103ee2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8103ee4:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8103ee8:	d054      	beq.n	8103f94 <HAL_RCCEx_GetPeriphCLKFreq+0x614>
 8103eea:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8103eec:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8103ef0:	f200 808b 	bhi.w	810400a <HAL_RCCEx_GetPeriphCLKFreq+0x68a>
 8103ef4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8103ef6:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8103efa:	f000 8083 	beq.w	8104004 <HAL_RCCEx_GetPeriphCLKFreq+0x684>
 8103efe:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8103f00:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8103f04:	f200 8081 	bhi.w	810400a <HAL_RCCEx_GetPeriphCLKFreq+0x68a>
 8103f08:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8103f0a:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8103f0e:	d02f      	beq.n	8103f70 <HAL_RCCEx_GetPeriphCLKFreq+0x5f0>
 8103f10:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8103f12:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8103f16:	d878      	bhi.n	810400a <HAL_RCCEx_GetPeriphCLKFreq+0x68a>
 8103f18:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8103f1a:	2b00      	cmp	r3, #0
 8103f1c:	d004      	beq.n	8103f28 <HAL_RCCEx_GetPeriphCLKFreq+0x5a8>
 8103f1e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8103f20:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8103f24:	d012      	beq.n	8103f4c <HAL_RCCEx_GetPeriphCLKFreq+0x5cc>
 8103f26:	e070      	b.n	810400a <HAL_RCCEx_GetPeriphCLKFreq+0x68a>
    {
      case RCC_SPI123CLKSOURCE_PLL: /* PLL1 is the clock source for SPI123 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 8103f28:	4b7f      	ldr	r3, [pc, #508]	@ (8104128 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 8103f2a:	681b      	ldr	r3, [r3, #0]
 8103f2c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8103f30:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8103f34:	d107      	bne.n	8103f46 <HAL_RCCEx_GetPeriphCLKFreq+0x5c6>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 8103f36:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8103f3a:	4618      	mov	r0, r3
 8103f3c:	f000 fd5e 	bl	81049fc <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 8103f40:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8103f42:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8103f44:	e293      	b.n	810446e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8103f46:	2300      	movs	r3, #0
 8103f48:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8103f4a:	e290      	b.n	810446e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI123CLKSOURCE_PLL2: /* PLL2 is the clock source for SPI123 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 8103f4c:	4b76      	ldr	r3, [pc, #472]	@ (8104128 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 8103f4e:	681b      	ldr	r3, [r3, #0]
 8103f50:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8103f54:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8103f58:	d107      	bne.n	8103f6a <HAL_RCCEx_GetPeriphCLKFreq+0x5ea>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8103f5a:	f107 0318 	add.w	r3, r7, #24
 8103f5e:	4618      	mov	r0, r3
 8103f60:	f000 faa4 	bl	81044ac <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 8103f64:	69bb      	ldr	r3, [r7, #24]
 8103f66:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8103f68:	e281      	b.n	810446e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8103f6a:	2300      	movs	r3, #0
 8103f6c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8103f6e:	e27e      	b.n	810446e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SPI123CLKSOURCE_PLL3: /* PLL3 is the clock source for SPI123 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 8103f70:	4b6d      	ldr	r3, [pc, #436]	@ (8104128 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 8103f72:	681b      	ldr	r3, [r3, #0]
 8103f74:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8103f78:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8103f7c:	d107      	bne.n	8103f8e <HAL_RCCEx_GetPeriphCLKFreq+0x60e>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8103f7e:	f107 030c 	add.w	r3, r7, #12
 8103f82:	4618      	mov	r0, r3
 8103f84:	f000 fbe6 	bl	8104754 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_P_Frequency;
 8103f88:	68fb      	ldr	r3, [r7, #12]
 8103f8a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8103f8c:	e26f      	b.n	810446e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8103f8e:	2300      	movs	r3, #0
 8103f90:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8103f92:	e26c      	b.n	810446e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SPI123CLKSOURCE_CLKP: /* CKPER is the clock source for SPI123 */
      {

        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 8103f94:	4b64      	ldr	r3, [pc, #400]	@ (8104128 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 8103f96:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8103f98:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8103f9c:	637b      	str	r3, [r7, #52]	@ 0x34

        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 8103f9e:	4b62      	ldr	r3, [pc, #392]	@ (8104128 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 8103fa0:	681b      	ldr	r3, [r3, #0]
 8103fa2:	f003 0304 	and.w	r3, r3, #4
 8103fa6:	2b04      	cmp	r3, #4
 8103fa8:	d10c      	bne.n	8103fc4 <HAL_RCCEx_GetPeriphCLKFreq+0x644>
 8103faa:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8103fac:	2b00      	cmp	r3, #0
 8103fae:	d109      	bne.n	8103fc4 <HAL_RCCEx_GetPeriphCLKFreq+0x644>
        {
          /* In Case the CKPER Source is HSI */
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8103fb0:	4b5d      	ldr	r3, [pc, #372]	@ (8104128 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 8103fb2:	681b      	ldr	r3, [r3, #0]
 8103fb4:	08db      	lsrs	r3, r3, #3
 8103fb6:	f003 0303 	and.w	r3, r3, #3
 8103fba:	4a5c      	ldr	r2, [pc, #368]	@ (810412c <HAL_RCCEx_GetPeriphCLKFreq+0x7ac>)
 8103fbc:	fa22 f303 	lsr.w	r3, r2, r3
 8103fc0:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8103fc2:	e01e      	b.n	8104002 <HAL_RCCEx_GetPeriphCLKFreq+0x682>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 8103fc4:	4b58      	ldr	r3, [pc, #352]	@ (8104128 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 8103fc6:	681b      	ldr	r3, [r3, #0]
 8103fc8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8103fcc:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8103fd0:	d106      	bne.n	8103fe0 <HAL_RCCEx_GetPeriphCLKFreq+0x660>
 8103fd2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8103fd4:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8103fd8:	d102      	bne.n	8103fe0 <HAL_RCCEx_GetPeriphCLKFreq+0x660>
        {
          /* In Case the CKPER Source is CSI */
          frequency = CSI_VALUE;
 8103fda:	4b55      	ldr	r3, [pc, #340]	@ (8104130 <HAL_RCCEx_GetPeriphCLKFreq+0x7b0>)
 8103fdc:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8103fde:	e010      	b.n	8104002 <HAL_RCCEx_GetPeriphCLKFreq+0x682>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 8103fe0:	4b51      	ldr	r3, [pc, #324]	@ (8104128 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 8103fe2:	681b      	ldr	r3, [r3, #0]
 8103fe4:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8103fe8:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8103fec:	d106      	bne.n	8103ffc <HAL_RCCEx_GetPeriphCLKFreq+0x67c>
 8103fee:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8103ff0:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8103ff4:	d102      	bne.n	8103ffc <HAL_RCCEx_GetPeriphCLKFreq+0x67c>
        {
          /* In Case the CKPER Source is HSE */
          frequency = HSE_VALUE;
 8103ff6:	4b4f      	ldr	r3, [pc, #316]	@ (8104134 <HAL_RCCEx_GetPeriphCLKFreq+0x7b4>)
 8103ff8:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8103ffa:	e002      	b.n	8104002 <HAL_RCCEx_GetPeriphCLKFreq+0x682>
        }

        else
        {
          /* In Case the CKPER is disabled*/
          frequency = 0;
 8103ffc:	2300      	movs	r3, #0
 8103ffe:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }

        break;
 8104000:	e235      	b.n	810446e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 8104002:	e234      	b.n	810446e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case (RCC_SPI123CLKSOURCE_PIN): /* External clock is the clock source for I2S */
      {
        frequency = EXTERNAL_CLOCK_VALUE;
 8104004:	4b4c      	ldr	r3, [pc, #304]	@ (8104138 <HAL_RCCEx_GetPeriphCLKFreq+0x7b8>)
 8104006:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8104008:	e231      	b.n	810446e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      default :
      {
        frequency = 0;
 810400a:	2300      	movs	r3, #0
 810400c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 810400e:	e22e      	b.n	810446e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_SPI45)
 8104010:	e9d7 2300 	ldrd	r2, r3, [r7]
 8104014:	f5a2 5100 	sub.w	r1, r2, #8192	@ 0x2000
 8104018:	430b      	orrs	r3, r1
 810401a:	f040 808f 	bne.w	810413c <HAL_RCCEx_GetPeriphCLKFreq+0x7bc>
  {
    /* Get SPI45 clock source */
    srcclk = __HAL_RCC_GET_SPI45_SOURCE();
 810401e:	4b42      	ldr	r3, [pc, #264]	@ (8104128 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 8104020:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8104022:	f403 23e0 	and.w	r3, r3, #458752	@ 0x70000
 8104026:	63bb      	str	r3, [r7, #56]	@ 0x38
    switch (srcclk)
 8104028:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 810402a:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 810402e:	d06b      	beq.n	8104108 <HAL_RCCEx_GetPeriphCLKFreq+0x788>
 8104030:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8104032:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8104036:	d874      	bhi.n	8104122 <HAL_RCCEx_GetPeriphCLKFreq+0x7a2>
 8104038:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 810403a:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 810403e:	d056      	beq.n	81040ee <HAL_RCCEx_GetPeriphCLKFreq+0x76e>
 8104040:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8104042:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8104046:	d86c      	bhi.n	8104122 <HAL_RCCEx_GetPeriphCLKFreq+0x7a2>
 8104048:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 810404a:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 810404e:	d03b      	beq.n	81040c8 <HAL_RCCEx_GetPeriphCLKFreq+0x748>
 8104050:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8104052:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8104056:	d864      	bhi.n	8104122 <HAL_RCCEx_GetPeriphCLKFreq+0x7a2>
 8104058:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 810405a:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 810405e:	d021      	beq.n	81040a4 <HAL_RCCEx_GetPeriphCLKFreq+0x724>
 8104060:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8104062:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8104066:	d85c      	bhi.n	8104122 <HAL_RCCEx_GetPeriphCLKFreq+0x7a2>
 8104068:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 810406a:	2b00      	cmp	r3, #0
 810406c:	d004      	beq.n	8104078 <HAL_RCCEx_GetPeriphCLKFreq+0x6f8>
 810406e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8104070:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8104074:	d004      	beq.n	8104080 <HAL_RCCEx_GetPeriphCLKFreq+0x700>
 8104076:	e054      	b.n	8104122 <HAL_RCCEx_GetPeriphCLKFreq+0x7a2>
    {
      case RCC_SPI45CLKSOURCE_PCLK2: /* CD/D2 PCLK2 is the clock source for SPI4/5 */
      {
        frequency = HAL_RCC_GetPCLK1Freq();
 8104078:	f7fe fa62 	bl	8102540 <HAL_RCC_GetPCLK1Freq>
 810407c:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 810407e:	e1f6      	b.n	810446e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI45CLKSOURCE_PLL2: /* PLL2 is the clock source for SPI45 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 8104080:	4b29      	ldr	r3, [pc, #164]	@ (8104128 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 8104082:	681b      	ldr	r3, [r3, #0]
 8104084:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8104088:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 810408c:	d107      	bne.n	810409e <HAL_RCCEx_GetPeriphCLKFreq+0x71e>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 810408e:	f107 0318 	add.w	r3, r7, #24
 8104092:	4618      	mov	r0, r3
 8104094:	f000 fa0a 	bl	81044ac <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 8104098:	69fb      	ldr	r3, [r7, #28]
 810409a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 810409c:	e1e7      	b.n	810446e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 810409e:	2300      	movs	r3, #0
 81040a0:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 81040a2:	e1e4      	b.n	810446e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI45CLKSOURCE_PLL3: /* PLL3 is the clock source for SPI45 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 81040a4:	4b20      	ldr	r3, [pc, #128]	@ (8104128 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 81040a6:	681b      	ldr	r3, [r3, #0]
 81040a8:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 81040ac:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 81040b0:	d107      	bne.n	81040c2 <HAL_RCCEx_GetPeriphCLKFreq+0x742>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 81040b2:	f107 030c 	add.w	r3, r7, #12
 81040b6:	4618      	mov	r0, r3
 81040b8:	f000 fb4c 	bl	8104754 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_Q_Frequency;
 81040bc:	693b      	ldr	r3, [r7, #16]
 81040be:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 81040c0:	e1d5      	b.n	810446e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 81040c2:	2300      	movs	r3, #0
 81040c4:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 81040c6:	e1d2      	b.n	810446e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI45CLKSOURCE_HSI: /* HSI is the clock source for SPI45 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 81040c8:	4b17      	ldr	r3, [pc, #92]	@ (8104128 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 81040ca:	681b      	ldr	r3, [r3, #0]
 81040cc:	f003 0304 	and.w	r3, r3, #4
 81040d0:	2b04      	cmp	r3, #4
 81040d2:	d109      	bne.n	81040e8 <HAL_RCCEx_GetPeriphCLKFreq+0x768>
        {
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 81040d4:	4b14      	ldr	r3, [pc, #80]	@ (8104128 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 81040d6:	681b      	ldr	r3, [r3, #0]
 81040d8:	08db      	lsrs	r3, r3, #3
 81040da:	f003 0303 	and.w	r3, r3, #3
 81040de:	4a13      	ldr	r2, [pc, #76]	@ (810412c <HAL_RCCEx_GetPeriphCLKFreq+0x7ac>)
 81040e0:	fa22 f303 	lsr.w	r3, r2, r3
 81040e4:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 81040e6:	e1c2      	b.n	810446e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 81040e8:	2300      	movs	r3, #0
 81040ea:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 81040ec:	e1bf      	b.n	810446e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI45CLKSOURCE_CSI: /* CSI is the clock source for SPI45 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY))
 81040ee:	4b0e      	ldr	r3, [pc, #56]	@ (8104128 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 81040f0:	681b      	ldr	r3, [r3, #0]
 81040f2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 81040f6:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 81040fa:	d102      	bne.n	8104102 <HAL_RCCEx_GetPeriphCLKFreq+0x782>
        {
          frequency = CSI_VALUE;
 81040fc:	4b0c      	ldr	r3, [pc, #48]	@ (8104130 <HAL_RCCEx_GetPeriphCLKFreq+0x7b0>)
 81040fe:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8104100:	e1b5      	b.n	810446e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8104102:	2300      	movs	r3, #0
 8104104:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8104106:	e1b2      	b.n	810446e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI45CLKSOURCE_HSE: /* HSE is the clock source for SPI45 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 8104108:	4b07      	ldr	r3, [pc, #28]	@ (8104128 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 810410a:	681b      	ldr	r3, [r3, #0]
 810410c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8104110:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8104114:	d102      	bne.n	810411c <HAL_RCCEx_GetPeriphCLKFreq+0x79c>
        {
          frequency = HSE_VALUE;
 8104116:	4b07      	ldr	r3, [pc, #28]	@ (8104134 <HAL_RCCEx_GetPeriphCLKFreq+0x7b4>)
 8104118:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 810411a:	e1a8      	b.n	810446e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 810411c:	2300      	movs	r3, #0
 810411e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8104120:	e1a5      	b.n	810446e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      default :
      {
        frequency = 0;
 8104122:	2300      	movs	r3, #0
 8104124:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8104126:	e1a2      	b.n	810446e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 8104128:	58024400 	.word	0x58024400
 810412c:	03d09000 	.word	0x03d09000
 8104130:	003d0900 	.word	0x003d0900
 8104134:	017d7840 	.word	0x017d7840
 8104138:	00bb8000 	.word	0x00bb8000
      }
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_ADC)
 810413c:	e9d7 2300 	ldrd	r2, r3, [r7]
 8104140:	f5a2 2100 	sub.w	r1, r2, #524288	@ 0x80000
 8104144:	430b      	orrs	r3, r1
 8104146:	d173      	bne.n	8104230 <HAL_RCCEx_GetPeriphCLKFreq+0x8b0>
  {
    /* Get ADC clock source */
    srcclk = __HAL_RCC_GET_ADC_SOURCE();
 8104148:	4b9c      	ldr	r3, [pc, #624]	@ (81043bc <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 810414a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 810414c:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8104150:	63bb      	str	r3, [r7, #56]	@ 0x38

    switch (srcclk)
 8104152:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8104154:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8104158:	d02f      	beq.n	81041ba <HAL_RCCEx_GetPeriphCLKFreq+0x83a>
 810415a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 810415c:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8104160:	d863      	bhi.n	810422a <HAL_RCCEx_GetPeriphCLKFreq+0x8aa>
 8104162:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8104164:	2b00      	cmp	r3, #0
 8104166:	d004      	beq.n	8104172 <HAL_RCCEx_GetPeriphCLKFreq+0x7f2>
 8104168:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 810416a:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 810416e:	d012      	beq.n	8104196 <HAL_RCCEx_GetPeriphCLKFreq+0x816>
 8104170:	e05b      	b.n	810422a <HAL_RCCEx_GetPeriphCLKFreq+0x8aa>
    {
      case RCC_ADCCLKSOURCE_PLL2:
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 8104172:	4b92      	ldr	r3, [pc, #584]	@ (81043bc <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 8104174:	681b      	ldr	r3, [r3, #0]
 8104176:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 810417a:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 810417e:	d107      	bne.n	8104190 <HAL_RCCEx_GetPeriphCLKFreq+0x810>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8104180:	f107 0318 	add.w	r3, r7, #24
 8104184:	4618      	mov	r0, r3
 8104186:	f000 f991 	bl	81044ac <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 810418a:	69bb      	ldr	r3, [r7, #24]
 810418c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 810418e:	e16e      	b.n	810446e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8104190:	2300      	movs	r3, #0
 8104192:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8104194:	e16b      	b.n	810446e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_ADCCLKSOURCE_PLL3:
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 8104196:	4b89      	ldr	r3, [pc, #548]	@ (81043bc <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 8104198:	681b      	ldr	r3, [r3, #0]
 810419a:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 810419e:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 81041a2:	d107      	bne.n	81041b4 <HAL_RCCEx_GetPeriphCLKFreq+0x834>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 81041a4:	f107 030c 	add.w	r3, r7, #12
 81041a8:	4618      	mov	r0, r3
 81041aa:	f000 fad3 	bl	8104754 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_R_Frequency;
 81041ae:	697b      	ldr	r3, [r7, #20]
 81041b0:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 81041b2:	e15c      	b.n	810446e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 81041b4:	2300      	movs	r3, #0
 81041b6:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 81041b8:	e159      	b.n	810446e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_ADCCLKSOURCE_CLKP:
      {

        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 81041ba:	4b80      	ldr	r3, [pc, #512]	@ (81043bc <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 81041bc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 81041be:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 81041c2:	637b      	str	r3, [r7, #52]	@ 0x34

        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 81041c4:	4b7d      	ldr	r3, [pc, #500]	@ (81043bc <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 81041c6:	681b      	ldr	r3, [r3, #0]
 81041c8:	f003 0304 	and.w	r3, r3, #4
 81041cc:	2b04      	cmp	r3, #4
 81041ce:	d10c      	bne.n	81041ea <HAL_RCCEx_GetPeriphCLKFreq+0x86a>
 81041d0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 81041d2:	2b00      	cmp	r3, #0
 81041d4:	d109      	bne.n	81041ea <HAL_RCCEx_GetPeriphCLKFreq+0x86a>
        {
          /* In Case the CKPER Source is HSI */
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 81041d6:	4b79      	ldr	r3, [pc, #484]	@ (81043bc <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 81041d8:	681b      	ldr	r3, [r3, #0]
 81041da:	08db      	lsrs	r3, r3, #3
 81041dc:	f003 0303 	and.w	r3, r3, #3
 81041e0:	4a77      	ldr	r2, [pc, #476]	@ (81043c0 <HAL_RCCEx_GetPeriphCLKFreq+0xa40>)
 81041e2:	fa22 f303 	lsr.w	r3, r2, r3
 81041e6:	63fb      	str	r3, [r7, #60]	@ 0x3c
 81041e8:	e01e      	b.n	8104228 <HAL_RCCEx_GetPeriphCLKFreq+0x8a8>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 81041ea:	4b74      	ldr	r3, [pc, #464]	@ (81043bc <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 81041ec:	681b      	ldr	r3, [r3, #0]
 81041ee:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 81041f2:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 81041f6:	d106      	bne.n	8104206 <HAL_RCCEx_GetPeriphCLKFreq+0x886>
 81041f8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 81041fa:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 81041fe:	d102      	bne.n	8104206 <HAL_RCCEx_GetPeriphCLKFreq+0x886>
        {
          /* In Case the CKPER Source is CSI */
          frequency = CSI_VALUE;
 8104200:	4b70      	ldr	r3, [pc, #448]	@ (81043c4 <HAL_RCCEx_GetPeriphCLKFreq+0xa44>)
 8104202:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8104204:	e010      	b.n	8104228 <HAL_RCCEx_GetPeriphCLKFreq+0x8a8>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 8104206:	4b6d      	ldr	r3, [pc, #436]	@ (81043bc <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 8104208:	681b      	ldr	r3, [r3, #0]
 810420a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 810420e:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8104212:	d106      	bne.n	8104222 <HAL_RCCEx_GetPeriphCLKFreq+0x8a2>
 8104214:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8104216:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 810421a:	d102      	bne.n	8104222 <HAL_RCCEx_GetPeriphCLKFreq+0x8a2>
        {
          /* In Case the CKPER Source is HSE */
          frequency = HSE_VALUE;
 810421c:	4b6a      	ldr	r3, [pc, #424]	@ (81043c8 <HAL_RCCEx_GetPeriphCLKFreq+0xa48>)
 810421e:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8104220:	e002      	b.n	8104228 <HAL_RCCEx_GetPeriphCLKFreq+0x8a8>
        }

        else
        {
          /* In Case the CKPER is disabled*/
          frequency = 0;
 8104222:	2300      	movs	r3, #0
 8104224:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }

        break;
 8104226:	e122      	b.n	810446e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 8104228:	e121      	b.n	810446e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      default :
      {
        frequency = 0;
 810422a:	2300      	movs	r3, #0
 810422c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 810422e:	e11e      	b.n	810446e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_SDMMC)
 8104230:	e9d7 2300 	ldrd	r2, r3, [r7]
 8104234:	f5a2 3180 	sub.w	r1, r2, #65536	@ 0x10000
 8104238:	430b      	orrs	r3, r1
 810423a:	d133      	bne.n	81042a4 <HAL_RCCEx_GetPeriphCLKFreq+0x924>
  {
    /* Get SDMMC clock source */
    srcclk = __HAL_RCC_GET_SDMMC_SOURCE();
 810423c:	4b5f      	ldr	r3, [pc, #380]	@ (81043bc <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 810423e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8104240:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8104244:	63bb      	str	r3, [r7, #56]	@ 0x38

    switch (srcclk)
 8104246:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8104248:	2b00      	cmp	r3, #0
 810424a:	d004      	beq.n	8104256 <HAL_RCCEx_GetPeriphCLKFreq+0x8d6>
 810424c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 810424e:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8104252:	d012      	beq.n	810427a <HAL_RCCEx_GetPeriphCLKFreq+0x8fa>
 8104254:	e023      	b.n	810429e <HAL_RCCEx_GetPeriphCLKFreq+0x91e>
    {
      case RCC_SDMMCCLKSOURCE_PLL: /* PLL1 is the clock source for SDMMC */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 8104256:	4b59      	ldr	r3, [pc, #356]	@ (81043bc <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 8104258:	681b      	ldr	r3, [r3, #0]
 810425a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 810425e:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8104262:	d107      	bne.n	8104274 <HAL_RCCEx_GetPeriphCLKFreq+0x8f4>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 8104264:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8104268:	4618      	mov	r0, r3
 810426a:	f000 fbc7 	bl	81049fc <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 810426e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8104270:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8104272:	e0fc      	b.n	810446e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8104274:	2300      	movs	r3, #0
 8104276:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8104278:	e0f9      	b.n	810446e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SDMMCCLKSOURCE_PLL2: /* PLL2 is the clock source for SDMMC */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 810427a:	4b50      	ldr	r3, [pc, #320]	@ (81043bc <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 810427c:	681b      	ldr	r3, [r3, #0]
 810427e:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8104282:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8104286:	d107      	bne.n	8104298 <HAL_RCCEx_GetPeriphCLKFreq+0x918>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8104288:	f107 0318 	add.w	r3, r7, #24
 810428c:	4618      	mov	r0, r3
 810428e:	f000 f90d 	bl	81044ac <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_R_Frequency;
 8104292:	6a3b      	ldr	r3, [r7, #32]
 8104294:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8104296:	e0ea      	b.n	810446e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8104298:	2300      	movs	r3, #0
 810429a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 810429c:	e0e7      	b.n	810446e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      default :
      {
        frequency = 0;
 810429e:	2300      	movs	r3, #0
 81042a0:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 81042a2:	e0e4      	b.n	810446e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_SPI6)
 81042a4:	e9d7 2300 	ldrd	r2, r3, [r7]
 81042a8:	f5a2 4180 	sub.w	r1, r2, #16384	@ 0x4000
 81042ac:	430b      	orrs	r3, r1
 81042ae:	f040 808d 	bne.w	81043cc <HAL_RCCEx_GetPeriphCLKFreq+0xa4c>
  {
    /* Get SPI6 clock source */
    srcclk = __HAL_RCC_GET_SPI6_SOURCE();
 81042b2:	4b42      	ldr	r3, [pc, #264]	@ (81043bc <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 81042b4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 81042b6:	f003 43e0 	and.w	r3, r3, #1879048192	@ 0x70000000
 81042ba:	63bb      	str	r3, [r7, #56]	@ 0x38

    switch (srcclk)
 81042bc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 81042be:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 81042c2:	d06b      	beq.n	810439c <HAL_RCCEx_GetPeriphCLKFreq+0xa1c>
 81042c4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 81042c6:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 81042ca:	d874      	bhi.n	81043b6 <HAL_RCCEx_GetPeriphCLKFreq+0xa36>
 81042cc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 81042ce:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 81042d2:	d056      	beq.n	8104382 <HAL_RCCEx_GetPeriphCLKFreq+0xa02>
 81042d4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 81042d6:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 81042da:	d86c      	bhi.n	81043b6 <HAL_RCCEx_GetPeriphCLKFreq+0xa36>
 81042dc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 81042de:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 81042e2:	d03b      	beq.n	810435c <HAL_RCCEx_GetPeriphCLKFreq+0x9dc>
 81042e4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 81042e6:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 81042ea:	d864      	bhi.n	81043b6 <HAL_RCCEx_GetPeriphCLKFreq+0xa36>
 81042ec:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 81042ee:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 81042f2:	d021      	beq.n	8104338 <HAL_RCCEx_GetPeriphCLKFreq+0x9b8>
 81042f4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 81042f6:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 81042fa:	d85c      	bhi.n	81043b6 <HAL_RCCEx_GetPeriphCLKFreq+0xa36>
 81042fc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 81042fe:	2b00      	cmp	r3, #0
 8104300:	d004      	beq.n	810430c <HAL_RCCEx_GetPeriphCLKFreq+0x98c>
 8104302:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8104304:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8104308:	d004      	beq.n	8104314 <HAL_RCCEx_GetPeriphCLKFreq+0x994>
 810430a:	e054      	b.n	81043b6 <HAL_RCCEx_GetPeriphCLKFreq+0xa36>
    {
      case RCC_SPI6CLKSOURCE_D3PCLK1: /* D3PCLK1 (PCLK4) is the clock source for SPI6 */
      {
        frequency = HAL_RCCEx_GetD3PCLK1Freq();
 810430c:	f000 f8b8 	bl	8104480 <HAL_RCCEx_GetD3PCLK1Freq>
 8104310:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 8104312:	e0ac      	b.n	810446e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI6CLKSOURCE_PLL2: /* PLL2 is the clock source for SPI6 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 8104314:	4b29      	ldr	r3, [pc, #164]	@ (81043bc <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 8104316:	681b      	ldr	r3, [r3, #0]
 8104318:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 810431c:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8104320:	d107      	bne.n	8104332 <HAL_RCCEx_GetPeriphCLKFreq+0x9b2>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8104322:	f107 0318 	add.w	r3, r7, #24
 8104326:	4618      	mov	r0, r3
 8104328:	f000 f8c0 	bl	81044ac <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 810432c:	69fb      	ldr	r3, [r7, #28]
 810432e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8104330:	e09d      	b.n	810446e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8104332:	2300      	movs	r3, #0
 8104334:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8104336:	e09a      	b.n	810446e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI6CLKSOURCE_PLL3: /* PLL3 is the clock source for SPI6 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 8104338:	4b20      	ldr	r3, [pc, #128]	@ (81043bc <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 810433a:	681b      	ldr	r3, [r3, #0]
 810433c:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8104340:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8104344:	d107      	bne.n	8104356 <HAL_RCCEx_GetPeriphCLKFreq+0x9d6>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8104346:	f107 030c 	add.w	r3, r7, #12
 810434a:	4618      	mov	r0, r3
 810434c:	f000 fa02 	bl	8104754 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_Q_Frequency;
 8104350:	693b      	ldr	r3, [r7, #16]
 8104352:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8104354:	e08b      	b.n	810446e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8104356:	2300      	movs	r3, #0
 8104358:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 810435a:	e088      	b.n	810446e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI6CLKSOURCE_HSI: /* HSI is the clock source for SPI6 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 810435c:	4b17      	ldr	r3, [pc, #92]	@ (81043bc <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 810435e:	681b      	ldr	r3, [r3, #0]
 8104360:	f003 0304 	and.w	r3, r3, #4
 8104364:	2b04      	cmp	r3, #4
 8104366:	d109      	bne.n	810437c <HAL_RCCEx_GetPeriphCLKFreq+0x9fc>
        {
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8104368:	4b14      	ldr	r3, [pc, #80]	@ (81043bc <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 810436a:	681b      	ldr	r3, [r3, #0]
 810436c:	08db      	lsrs	r3, r3, #3
 810436e:	f003 0303 	and.w	r3, r3, #3
 8104372:	4a13      	ldr	r2, [pc, #76]	@ (81043c0 <HAL_RCCEx_GetPeriphCLKFreq+0xa40>)
 8104374:	fa22 f303 	lsr.w	r3, r2, r3
 8104378:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 810437a:	e078      	b.n	810446e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 810437c:	2300      	movs	r3, #0
 810437e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8104380:	e075      	b.n	810446e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI6CLKSOURCE_CSI: /* CSI is the clock source for SPI6 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY))
 8104382:	4b0e      	ldr	r3, [pc, #56]	@ (81043bc <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 8104384:	681b      	ldr	r3, [r3, #0]
 8104386:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 810438a:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 810438e:	d102      	bne.n	8104396 <HAL_RCCEx_GetPeriphCLKFreq+0xa16>
        {
          frequency = CSI_VALUE;
 8104390:	4b0c      	ldr	r3, [pc, #48]	@ (81043c4 <HAL_RCCEx_GetPeriphCLKFreq+0xa44>)
 8104392:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8104394:	e06b      	b.n	810446e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8104396:	2300      	movs	r3, #0
 8104398:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 810439a:	e068      	b.n	810446e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI6CLKSOURCE_HSE: /* HSE is the clock source for SPI6 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 810439c:	4b07      	ldr	r3, [pc, #28]	@ (81043bc <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 810439e:	681b      	ldr	r3, [r3, #0]
 81043a0:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 81043a4:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 81043a8:	d102      	bne.n	81043b0 <HAL_RCCEx_GetPeriphCLKFreq+0xa30>
        {
          frequency = HSE_VALUE;
 81043aa:	4b07      	ldr	r3, [pc, #28]	@ (81043c8 <HAL_RCCEx_GetPeriphCLKFreq+0xa48>)
 81043ac:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 81043ae:	e05e      	b.n	810446e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 81043b0:	2300      	movs	r3, #0
 81043b2:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 81043b4:	e05b      	b.n	810446e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
        break;
      }
#endif /* RCC_SPI6CLKSOURCE_PIN */
      default :
      {
        frequency = 0;
 81043b6:	2300      	movs	r3, #0
 81043b8:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 81043ba:	e058      	b.n	810446e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 81043bc:	58024400 	.word	0x58024400
 81043c0:	03d09000 	.word	0x03d09000
 81043c4:	003d0900 	.word	0x003d0900
 81043c8:	017d7840 	.word	0x017d7840
      }
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_FDCAN)
 81043cc:	e9d7 2300 	ldrd	r2, r3, [r7]
 81043d0:	f5a2 4100 	sub.w	r1, r2, #32768	@ 0x8000
 81043d4:	430b      	orrs	r3, r1
 81043d6:	d148      	bne.n	810446a <HAL_RCCEx_GetPeriphCLKFreq+0xaea>
  {
    /* Get FDCAN clock source */
    srcclk = __HAL_RCC_GET_FDCAN_SOURCE();
 81043d8:	4b27      	ldr	r3, [pc, #156]	@ (8104478 <HAL_RCCEx_GetPeriphCLKFreq+0xaf8>)
 81043da:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 81043dc:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 81043e0:	63bb      	str	r3, [r7, #56]	@ 0x38

    switch (srcclk)
 81043e2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 81043e4:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 81043e8:	d02a      	beq.n	8104440 <HAL_RCCEx_GetPeriphCLKFreq+0xac0>
 81043ea:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 81043ec:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 81043f0:	d838      	bhi.n	8104464 <HAL_RCCEx_GetPeriphCLKFreq+0xae4>
 81043f2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 81043f4:	2b00      	cmp	r3, #0
 81043f6:	d004      	beq.n	8104402 <HAL_RCCEx_GetPeriphCLKFreq+0xa82>
 81043f8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 81043fa:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 81043fe:	d00d      	beq.n	810441c <HAL_RCCEx_GetPeriphCLKFreq+0xa9c>
 8104400:	e030      	b.n	8104464 <HAL_RCCEx_GetPeriphCLKFreq+0xae4>
    {
      case RCC_FDCANCLKSOURCE_HSE: /* HSE is the clock source for FDCAN */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 8104402:	4b1d      	ldr	r3, [pc, #116]	@ (8104478 <HAL_RCCEx_GetPeriphCLKFreq+0xaf8>)
 8104404:	681b      	ldr	r3, [r3, #0]
 8104406:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 810440a:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 810440e:	d102      	bne.n	8104416 <HAL_RCCEx_GetPeriphCLKFreq+0xa96>
        {
          frequency = HSE_VALUE;
 8104410:	4b1a      	ldr	r3, [pc, #104]	@ (810447c <HAL_RCCEx_GetPeriphCLKFreq+0xafc>)
 8104412:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8104414:	e02b      	b.n	810446e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8104416:	2300      	movs	r3, #0
 8104418:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 810441a:	e028      	b.n	810446e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_FDCANCLKSOURCE_PLL: /* PLL is the clock source for FDCAN */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 810441c:	4b16      	ldr	r3, [pc, #88]	@ (8104478 <HAL_RCCEx_GetPeriphCLKFreq+0xaf8>)
 810441e:	681b      	ldr	r3, [r3, #0]
 8104420:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8104424:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8104428:	d107      	bne.n	810443a <HAL_RCCEx_GetPeriphCLKFreq+0xaba>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 810442a:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 810442e:	4618      	mov	r0, r3
 8104430:	f000 fae4 	bl	81049fc <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 8104434:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8104436:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8104438:	e019      	b.n	810446e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 810443a:	2300      	movs	r3, #0
 810443c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 810443e:	e016      	b.n	810446e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_FDCANCLKSOURCE_PLL2: /* PLL2 is the clock source for FDCAN */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 8104440:	4b0d      	ldr	r3, [pc, #52]	@ (8104478 <HAL_RCCEx_GetPeriphCLKFreq+0xaf8>)
 8104442:	681b      	ldr	r3, [r3, #0]
 8104444:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8104448:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 810444c:	d107      	bne.n	810445e <HAL_RCCEx_GetPeriphCLKFreq+0xade>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 810444e:	f107 0318 	add.w	r3, r7, #24
 8104452:	4618      	mov	r0, r3
 8104454:	f000 f82a 	bl	81044ac <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 8104458:	69fb      	ldr	r3, [r7, #28]
 810445a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 810445c:	e007      	b.n	810446e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 810445e:	2300      	movs	r3, #0
 8104460:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8104462:	e004      	b.n	810446e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      default :
      {
        frequency = 0;
 8104464:	2300      	movs	r3, #0
 8104466:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8104468:	e001      	b.n	810446e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
    }
  }
  else
  {
    frequency = 0;
 810446a:	2300      	movs	r3, #0
 810446c:	63fb      	str	r3, [r7, #60]	@ 0x3c
  }

  return frequency;
 810446e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
}
 8104470:	4618      	mov	r0, r3
 8104472:	3740      	adds	r7, #64	@ 0x40
 8104474:	46bd      	mov	sp, r7
 8104476:	bd80      	pop	{r7, pc}
 8104478:	58024400 	.word	0x58024400
 810447c:	017d7840 	.word	0x017d7840

08104480 <HAL_RCCEx_GetD3PCLK1Freq>:
  * @note   Each time D3PCLK1 changes, this function must be called to update the
  *         right D3PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval D3PCLK1 frequency
  */
uint32_t HAL_RCCEx_GetD3PCLK1Freq(void)
{
 8104480:	b580      	push	{r7, lr}
 8104482:	af00      	add	r7, sp, #0
#if defined(RCC_D3CFGR_D3PPRE)
  /* Get HCLK source and Compute D3PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (D1CorePrescTable[(RCC->D3CFGR & RCC_D3CFGR_D3PPRE) >> RCC_D3CFGR_D3PPRE_Pos] & 0x1FU));
 8104484:	f7fe f82a 	bl	81024dc <HAL_RCC_GetHCLKFreq>
 8104488:	4602      	mov	r2, r0
 810448a:	4b06      	ldr	r3, [pc, #24]	@ (81044a4 <HAL_RCCEx_GetD3PCLK1Freq+0x24>)
 810448c:	6a1b      	ldr	r3, [r3, #32]
 810448e:	091b      	lsrs	r3, r3, #4
 8104490:	f003 0307 	and.w	r3, r3, #7
 8104494:	4904      	ldr	r1, [pc, #16]	@ (81044a8 <HAL_RCCEx_GetD3PCLK1Freq+0x28>)
 8104496:	5ccb      	ldrb	r3, [r1, r3]
 8104498:	f003 031f 	and.w	r3, r3, #31
 810449c:	fa22 f303 	lsr.w	r3, r2, r3
#else
  /* Get HCLK source and Compute D3PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (D1CorePrescTable[(RCC->SRDCFGR & RCC_SRDCFGR_SRDPPRE) >> RCC_SRDCFGR_SRDPPRE_Pos] & 0x1FU));
#endif
}
 81044a0:	4618      	mov	r0, r3
 81044a2:	bd80      	pop	{r7, pc}
 81044a4:	58024400 	.word	0x58024400
 81044a8:	08105380 	.word	0x08105380

081044ac <HAL_RCCEx_GetPLL2ClockFreq>:
  *         right PLL2CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL2_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL2ClockFreq(PLL2_ClocksTypeDef *PLL2_Clocks)
{
 81044ac:	b480      	push	{r7}
 81044ae:	b089      	sub	sp, #36	@ 0x24
 81044b0:	af00      	add	r7, sp, #0
 81044b2:	6078      	str	r0, [r7, #4]
  float_t fracn2, pll2vco;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL2M) * PLL2N
     PLL2xCLK = PLL2_VCO / PLL2x
  */
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 81044b4:	4ba1      	ldr	r3, [pc, #644]	@ (810473c <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 81044b6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 81044b8:	f003 0303 	and.w	r3, r3, #3
 81044bc:	61bb      	str	r3, [r7, #24]
  pll2m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM2) >> 12);
 81044be:	4b9f      	ldr	r3, [pc, #636]	@ (810473c <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 81044c0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 81044c2:	0b1b      	lsrs	r3, r3, #12
 81044c4:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 81044c8:	617b      	str	r3, [r7, #20]
  pll2fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL2FRACEN) >> RCC_PLLCFGR_PLL2FRACEN_Pos;
 81044ca:	4b9c      	ldr	r3, [pc, #624]	@ (810473c <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 81044cc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 81044ce:	091b      	lsrs	r3, r3, #4
 81044d0:	f003 0301 	and.w	r3, r3, #1
 81044d4:	613b      	str	r3, [r7, #16]
  fracn2 = (float_t)(uint32_t)(pll2fracen * ((RCC->PLL2FRACR & RCC_PLL2FRACR_FRACN2) >> 3));
 81044d6:	4b99      	ldr	r3, [pc, #612]	@ (810473c <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 81044d8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 81044da:	08db      	lsrs	r3, r3, #3
 81044dc:	f3c3 030c 	ubfx	r3, r3, #0, #13
 81044e0:	693a      	ldr	r2, [r7, #16]
 81044e2:	fb02 f303 	mul.w	r3, r2, r3
 81044e6:	ee07 3a90 	vmov	s15, r3
 81044ea:	eef8 7a67 	vcvt.f32.u32	s15, s15
 81044ee:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll2m != 0U)
 81044f2:	697b      	ldr	r3, [r7, #20]
 81044f4:	2b00      	cmp	r3, #0
 81044f6:	f000 8111 	beq.w	810471c <HAL_RCCEx_GetPLL2ClockFreq+0x270>
  {
    switch (pllsource)
 81044fa:	69bb      	ldr	r3, [r7, #24]
 81044fc:	2b02      	cmp	r3, #2
 81044fe:	f000 8083 	beq.w	8104608 <HAL_RCCEx_GetPLL2ClockFreq+0x15c>
 8104502:	69bb      	ldr	r3, [r7, #24]
 8104504:	2b02      	cmp	r3, #2
 8104506:	f200 80a1 	bhi.w	810464c <HAL_RCCEx_GetPLL2ClockFreq+0x1a0>
 810450a:	69bb      	ldr	r3, [r7, #24]
 810450c:	2b00      	cmp	r3, #0
 810450e:	d003      	beq.n	8104518 <HAL_RCCEx_GetPLL2ClockFreq+0x6c>
 8104510:	69bb      	ldr	r3, [r7, #24]
 8104512:	2b01      	cmp	r3, #1
 8104514:	d056      	beq.n	81045c4 <HAL_RCCEx_GetPLL2ClockFreq+0x118>
 8104516:	e099      	b.n	810464c <HAL_RCCEx_GetPLL2ClockFreq+0x1a0>
    {

      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8104518:	4b88      	ldr	r3, [pc, #544]	@ (810473c <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 810451a:	681b      	ldr	r3, [r3, #0]
 810451c:	f003 0320 	and.w	r3, r3, #32
 8104520:	2b00      	cmp	r3, #0
 8104522:	d02d      	beq.n	8104580 <HAL_RCCEx_GetPLL2ClockFreq+0xd4>
        {
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8104524:	4b85      	ldr	r3, [pc, #532]	@ (810473c <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8104526:	681b      	ldr	r3, [r3, #0]
 8104528:	08db      	lsrs	r3, r3, #3
 810452a:	f003 0303 	and.w	r3, r3, #3
 810452e:	4a84      	ldr	r2, [pc, #528]	@ (8104740 <HAL_RCCEx_GetPLL2ClockFreq+0x294>)
 8104530:	fa22 f303 	lsr.w	r3, r2, r3
 8104534:	60bb      	str	r3, [r7, #8]
          pll2vco = ((float_t)hsivalue / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 8104536:	68bb      	ldr	r3, [r7, #8]
 8104538:	ee07 3a90 	vmov	s15, r3
 810453c:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8104540:	697b      	ldr	r3, [r7, #20]
 8104542:	ee07 3a90 	vmov	s15, r3
 8104546:	eef8 7a67 	vcvt.f32.u32	s15, s15
 810454a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 810454e:	4b7b      	ldr	r3, [pc, #492]	@ (810473c <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8104550:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8104552:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8104556:	ee07 3a90 	vmov	s15, r3
 810455a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 810455e:	ed97 6a03 	vldr	s12, [r7, #12]
 8104562:	eddf 5a78 	vldr	s11, [pc, #480]	@ 8104744 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 8104566:	eec6 7a25 	vdiv.f32	s15, s12, s11
 810456a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 810456e:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8104572:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8104576:	ee67 7a27 	vmul.f32	s15, s14, s15
 810457a:	edc7 7a07 	vstr	s15, [r7, #28]
        }
        else
        {
          pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
        }
        break;
 810457e:	e087      	b.n	8104690 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>
          pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 8104580:	697b      	ldr	r3, [r7, #20]
 8104582:	ee07 3a90 	vmov	s15, r3
 8104586:	eef8 7a67 	vcvt.f32.u32	s15, s15
 810458a:	eddf 6a6f 	vldr	s13, [pc, #444]	@ 8104748 <HAL_RCCEx_GetPLL2ClockFreq+0x29c>
 810458e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8104592:	4b6a      	ldr	r3, [pc, #424]	@ (810473c <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8104594:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8104596:	f3c3 0308 	ubfx	r3, r3, #0, #9
 810459a:	ee07 3a90 	vmov	s15, r3
 810459e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 81045a2:	ed97 6a03 	vldr	s12, [r7, #12]
 81045a6:	eddf 5a67 	vldr	s11, [pc, #412]	@ 8104744 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 81045aa:	eec6 7a25 	vdiv.f32	s15, s12, s11
 81045ae:	ee76 7aa7 	vadd.f32	s15, s13, s15
 81045b2:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 81045b6:	ee77 7aa6 	vadd.f32	s15, s15, s13
 81045ba:	ee67 7a27 	vmul.f32	s15, s14, s15
 81045be:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 81045c2:	e065      	b.n	8104690 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
        pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 81045c4:	697b      	ldr	r3, [r7, #20]
 81045c6:	ee07 3a90 	vmov	s15, r3
 81045ca:	eef8 7a67 	vcvt.f32.u32	s15, s15
 81045ce:	eddf 6a5f 	vldr	s13, [pc, #380]	@ 810474c <HAL_RCCEx_GetPLL2ClockFreq+0x2a0>
 81045d2:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 81045d6:	4b59      	ldr	r3, [pc, #356]	@ (810473c <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 81045d8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 81045da:	f3c3 0308 	ubfx	r3, r3, #0, #9
 81045de:	ee07 3a90 	vmov	s15, r3
 81045e2:	eef8 6a67 	vcvt.f32.u32	s13, s15
 81045e6:	ed97 6a03 	vldr	s12, [r7, #12]
 81045ea:	eddf 5a56 	vldr	s11, [pc, #344]	@ 8104744 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 81045ee:	eec6 7a25 	vdiv.f32	s15, s12, s11
 81045f2:	ee76 7aa7 	vadd.f32	s15, s13, s15
 81045f6:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 81045fa:	ee77 7aa6 	vadd.f32	s15, s15, s13
 81045fe:	ee67 7a27 	vmul.f32	s15, s14, s15
 8104602:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8104606:	e043      	b.n	8104690 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pll2vco = ((float_t)HSE_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 8104608:	697b      	ldr	r3, [r7, #20]
 810460a:	ee07 3a90 	vmov	s15, r3
 810460e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8104612:	eddf 6a4f 	vldr	s13, [pc, #316]	@ 8104750 <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>
 8104616:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 810461a:	4b48      	ldr	r3, [pc, #288]	@ (810473c <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 810461c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 810461e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8104622:	ee07 3a90 	vmov	s15, r3
 8104626:	eef8 6a67 	vcvt.f32.u32	s13, s15
 810462a:	ed97 6a03 	vldr	s12, [r7, #12]
 810462e:	eddf 5a45 	vldr	s11, [pc, #276]	@ 8104744 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 8104632:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8104636:	ee76 7aa7 	vadd.f32	s15, s13, s15
 810463a:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 810463e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8104642:	ee67 7a27 	vmul.f32	s15, s14, s15
 8104646:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 810464a:	e021      	b.n	8104690 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      default:
        pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 810464c:	697b      	ldr	r3, [r7, #20]
 810464e:	ee07 3a90 	vmov	s15, r3
 8104652:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8104656:	eddf 6a3d 	vldr	s13, [pc, #244]	@ 810474c <HAL_RCCEx_GetPLL2ClockFreq+0x2a0>
 810465a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 810465e:	4b37      	ldr	r3, [pc, #220]	@ (810473c <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8104660:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8104662:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8104666:	ee07 3a90 	vmov	s15, r3
 810466a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 810466e:	ed97 6a03 	vldr	s12, [r7, #12]
 8104672:	eddf 5a34 	vldr	s11, [pc, #208]	@ 8104744 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 8104676:	eec6 7a25 	vdiv.f32	s15, s12, s11
 810467a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 810467e:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8104682:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8104686:	ee67 7a27 	vmul.f32	s15, s14, s15
 810468a:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 810468e:	bf00      	nop
    }
    PLL2_Clocks->PLL2_P_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_P2) >> 9)  + (float_t)1)) ;
 8104690:	4b2a      	ldr	r3, [pc, #168]	@ (810473c <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8104692:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8104694:	0a5b      	lsrs	r3, r3, #9
 8104696:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 810469a:	ee07 3a90 	vmov	s15, r3
 810469e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 81046a2:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 81046a6:	ee37 7a87 	vadd.f32	s14, s15, s14
 81046aa:	edd7 6a07 	vldr	s13, [r7, #28]
 81046ae:	eec6 7a87 	vdiv.f32	s15, s13, s14
 81046b2:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 81046b6:	ee17 2a90 	vmov	r2, s15
 81046ba:	687b      	ldr	r3, [r7, #4]
 81046bc:	601a      	str	r2, [r3, #0]
    PLL2_Clocks->PLL2_Q_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_Q2) >> 16) + (float_t)1)) ;
 81046be:	4b1f      	ldr	r3, [pc, #124]	@ (810473c <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 81046c0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 81046c2:	0c1b      	lsrs	r3, r3, #16
 81046c4:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 81046c8:	ee07 3a90 	vmov	s15, r3
 81046cc:	eef8 7a67 	vcvt.f32.u32	s15, s15
 81046d0:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 81046d4:	ee37 7a87 	vadd.f32	s14, s15, s14
 81046d8:	edd7 6a07 	vldr	s13, [r7, #28]
 81046dc:	eec6 7a87 	vdiv.f32	s15, s13, s14
 81046e0:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 81046e4:	ee17 2a90 	vmov	r2, s15
 81046e8:	687b      	ldr	r3, [r7, #4]
 81046ea:	605a      	str	r2, [r3, #4]
    PLL2_Clocks->PLL2_R_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_R2) >> 24) + (float_t)1)) ;
 81046ec:	4b13      	ldr	r3, [pc, #76]	@ (810473c <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 81046ee:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 81046f0:	0e1b      	lsrs	r3, r3, #24
 81046f2:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 81046f6:	ee07 3a90 	vmov	s15, r3
 81046fa:	eef8 7a67 	vcvt.f32.u32	s15, s15
 81046fe:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8104702:	ee37 7a87 	vadd.f32	s14, s15, s14
 8104706:	edd7 6a07 	vldr	s13, [r7, #28]
 810470a:	eec6 7a87 	vdiv.f32	s15, s13, s14
 810470e:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8104712:	ee17 2a90 	vmov	r2, s15
 8104716:	687b      	ldr	r3, [r7, #4]
 8104718:	609a      	str	r2, [r3, #8]
  {
    PLL2_Clocks->PLL2_P_Frequency = 0U;
    PLL2_Clocks->PLL2_Q_Frequency = 0U;
    PLL2_Clocks->PLL2_R_Frequency = 0U;
  }
}
 810471a:	e008      	b.n	810472e <HAL_RCCEx_GetPLL2ClockFreq+0x282>
    PLL2_Clocks->PLL2_P_Frequency = 0U;
 810471c:	687b      	ldr	r3, [r7, #4]
 810471e:	2200      	movs	r2, #0
 8104720:	601a      	str	r2, [r3, #0]
    PLL2_Clocks->PLL2_Q_Frequency = 0U;
 8104722:	687b      	ldr	r3, [r7, #4]
 8104724:	2200      	movs	r2, #0
 8104726:	605a      	str	r2, [r3, #4]
    PLL2_Clocks->PLL2_R_Frequency = 0U;
 8104728:	687b      	ldr	r3, [r7, #4]
 810472a:	2200      	movs	r2, #0
 810472c:	609a      	str	r2, [r3, #8]
}
 810472e:	bf00      	nop
 8104730:	3724      	adds	r7, #36	@ 0x24
 8104732:	46bd      	mov	sp, r7
 8104734:	f85d 7b04 	ldr.w	r7, [sp], #4
 8104738:	4770      	bx	lr
 810473a:	bf00      	nop
 810473c:	58024400 	.word	0x58024400
 8104740:	03d09000 	.word	0x03d09000
 8104744:	46000000 	.word	0x46000000
 8104748:	4c742400 	.word	0x4c742400
 810474c:	4a742400 	.word	0x4a742400
 8104750:	4bbebc20 	.word	0x4bbebc20

08104754 <HAL_RCCEx_GetPLL3ClockFreq>:
  *         right PLL3CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL3_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL3ClockFreq(PLL3_ClocksTypeDef *PLL3_Clocks)
{
 8104754:	b480      	push	{r7}
 8104756:	b089      	sub	sp, #36	@ 0x24
 8104758:	af00      	add	r7, sp, #0
 810475a:	6078      	str	r0, [r7, #4]
  float_t fracn3, pll3vco;

  /* PLL3_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL3M) * PLL3N
     PLL3xCLK = PLL3_VCO / PLLxR
  */
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 810475c:	4ba1      	ldr	r3, [pc, #644]	@ (81049e4 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 810475e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8104760:	f003 0303 	and.w	r3, r3, #3
 8104764:	61bb      	str	r3, [r7, #24]
  pll3m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM3) >> 20)  ;
 8104766:	4b9f      	ldr	r3, [pc, #636]	@ (81049e4 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8104768:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 810476a:	0d1b      	lsrs	r3, r3, #20
 810476c:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8104770:	617b      	str	r3, [r7, #20]
  pll3fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL3FRACEN) >> RCC_PLLCFGR_PLL3FRACEN_Pos;
 8104772:	4b9c      	ldr	r3, [pc, #624]	@ (81049e4 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8104774:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8104776:	0a1b      	lsrs	r3, r3, #8
 8104778:	f003 0301 	and.w	r3, r3, #1
 810477c:	613b      	str	r3, [r7, #16]
  fracn3 = (float_t)(uint32_t)(pll3fracen * ((RCC->PLL3FRACR & RCC_PLL3FRACR_FRACN3) >> 3));
 810477e:	4b99      	ldr	r3, [pc, #612]	@ (81049e4 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8104780:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8104782:	08db      	lsrs	r3, r3, #3
 8104784:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8104788:	693a      	ldr	r2, [r7, #16]
 810478a:	fb02 f303 	mul.w	r3, r2, r3
 810478e:	ee07 3a90 	vmov	s15, r3
 8104792:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8104796:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll3m != 0U)
 810479a:	697b      	ldr	r3, [r7, #20]
 810479c:	2b00      	cmp	r3, #0
 810479e:	f000 8111 	beq.w	81049c4 <HAL_RCCEx_GetPLL3ClockFreq+0x270>
  {
    switch (pllsource)
 81047a2:	69bb      	ldr	r3, [r7, #24]
 81047a4:	2b02      	cmp	r3, #2
 81047a6:	f000 8083 	beq.w	81048b0 <HAL_RCCEx_GetPLL3ClockFreq+0x15c>
 81047aa:	69bb      	ldr	r3, [r7, #24]
 81047ac:	2b02      	cmp	r3, #2
 81047ae:	f200 80a1 	bhi.w	81048f4 <HAL_RCCEx_GetPLL3ClockFreq+0x1a0>
 81047b2:	69bb      	ldr	r3, [r7, #24]
 81047b4:	2b00      	cmp	r3, #0
 81047b6:	d003      	beq.n	81047c0 <HAL_RCCEx_GetPLL3ClockFreq+0x6c>
 81047b8:	69bb      	ldr	r3, [r7, #24]
 81047ba:	2b01      	cmp	r3, #1
 81047bc:	d056      	beq.n	810486c <HAL_RCCEx_GetPLL3ClockFreq+0x118>
 81047be:	e099      	b.n	81048f4 <HAL_RCCEx_GetPLL3ClockFreq+0x1a0>
    {
      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 81047c0:	4b88      	ldr	r3, [pc, #544]	@ (81049e4 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 81047c2:	681b      	ldr	r3, [r3, #0]
 81047c4:	f003 0320 	and.w	r3, r3, #32
 81047c8:	2b00      	cmp	r3, #0
 81047ca:	d02d      	beq.n	8104828 <HAL_RCCEx_GetPLL3ClockFreq+0xd4>
        {
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 81047cc:	4b85      	ldr	r3, [pc, #532]	@ (81049e4 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 81047ce:	681b      	ldr	r3, [r3, #0]
 81047d0:	08db      	lsrs	r3, r3, #3
 81047d2:	f003 0303 	and.w	r3, r3, #3
 81047d6:	4a84      	ldr	r2, [pc, #528]	@ (81049e8 <HAL_RCCEx_GetPLL3ClockFreq+0x294>)
 81047d8:	fa22 f303 	lsr.w	r3, r2, r3
 81047dc:	60bb      	str	r3, [r7, #8]
          pll3vco = ((float_t)hsivalue / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 81047de:	68bb      	ldr	r3, [r7, #8]
 81047e0:	ee07 3a90 	vmov	s15, r3
 81047e4:	eef8 6a67 	vcvt.f32.u32	s13, s15
 81047e8:	697b      	ldr	r3, [r7, #20]
 81047ea:	ee07 3a90 	vmov	s15, r3
 81047ee:	eef8 7a67 	vcvt.f32.u32	s15, s15
 81047f2:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 81047f6:	4b7b      	ldr	r3, [pc, #492]	@ (81049e4 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 81047f8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 81047fa:	f3c3 0308 	ubfx	r3, r3, #0, #9
 81047fe:	ee07 3a90 	vmov	s15, r3
 8104802:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8104806:	ed97 6a03 	vldr	s12, [r7, #12]
 810480a:	eddf 5a78 	vldr	s11, [pc, #480]	@ 81049ec <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 810480e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8104812:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8104816:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 810481a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 810481e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8104822:	edc7 7a07 	vstr	s15, [r7, #28]
        }
        else
        {
          pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
        }
        break;
 8104826:	e087      	b.n	8104938 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>
          pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 8104828:	697b      	ldr	r3, [r7, #20]
 810482a:	ee07 3a90 	vmov	s15, r3
 810482e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8104832:	eddf 6a6f 	vldr	s13, [pc, #444]	@ 81049f0 <HAL_RCCEx_GetPLL3ClockFreq+0x29c>
 8104836:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 810483a:	4b6a      	ldr	r3, [pc, #424]	@ (81049e4 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 810483c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 810483e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8104842:	ee07 3a90 	vmov	s15, r3
 8104846:	eef8 6a67 	vcvt.f32.u32	s13, s15
 810484a:	ed97 6a03 	vldr	s12, [r7, #12]
 810484e:	eddf 5a67 	vldr	s11, [pc, #412]	@ 81049ec <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 8104852:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8104856:	ee76 7aa7 	vadd.f32	s15, s13, s15
 810485a:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 810485e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8104862:	ee67 7a27 	vmul.f32	s15, s14, s15
 8104866:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 810486a:	e065      	b.n	8104938 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>
      case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
        pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 810486c:	697b      	ldr	r3, [r7, #20]
 810486e:	ee07 3a90 	vmov	s15, r3
 8104872:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8104876:	eddf 6a5f 	vldr	s13, [pc, #380]	@ 81049f4 <HAL_RCCEx_GetPLL3ClockFreq+0x2a0>
 810487a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 810487e:	4b59      	ldr	r3, [pc, #356]	@ (81049e4 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8104880:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8104882:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8104886:	ee07 3a90 	vmov	s15, r3
 810488a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 810488e:	ed97 6a03 	vldr	s12, [r7, #12]
 8104892:	eddf 5a56 	vldr	s11, [pc, #344]	@ 81049ec <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 8104896:	eec6 7a25 	vdiv.f32	s15, s12, s11
 810489a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 810489e:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 81048a2:	ee77 7aa6 	vadd.f32	s15, s15, s13
 81048a6:	ee67 7a27 	vmul.f32	s15, s14, s15
 81048aa:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 81048ae:	e043      	b.n	8104938 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pll3vco = ((float_t)HSE_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 81048b0:	697b      	ldr	r3, [r7, #20]
 81048b2:	ee07 3a90 	vmov	s15, r3
 81048b6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 81048ba:	eddf 6a4f 	vldr	s13, [pc, #316]	@ 81049f8 <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>
 81048be:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 81048c2:	4b48      	ldr	r3, [pc, #288]	@ (81049e4 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 81048c4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 81048c6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 81048ca:	ee07 3a90 	vmov	s15, r3
 81048ce:	eef8 6a67 	vcvt.f32.u32	s13, s15
 81048d2:	ed97 6a03 	vldr	s12, [r7, #12]
 81048d6:	eddf 5a45 	vldr	s11, [pc, #276]	@ 81049ec <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 81048da:	eec6 7a25 	vdiv.f32	s15, s12, s11
 81048de:	ee76 7aa7 	vadd.f32	s15, s13, s15
 81048e2:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 81048e6:	ee77 7aa6 	vadd.f32	s15, s15, s13
 81048ea:	ee67 7a27 	vmul.f32	s15, s14, s15
 81048ee:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 81048f2:	e021      	b.n	8104938 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>

      default:
        pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 81048f4:	697b      	ldr	r3, [r7, #20]
 81048f6:	ee07 3a90 	vmov	s15, r3
 81048fa:	eef8 7a67 	vcvt.f32.u32	s15, s15
 81048fe:	eddf 6a3d 	vldr	s13, [pc, #244]	@ 81049f4 <HAL_RCCEx_GetPLL3ClockFreq+0x2a0>
 8104902:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8104906:	4b37      	ldr	r3, [pc, #220]	@ (81049e4 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8104908:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 810490a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 810490e:	ee07 3a90 	vmov	s15, r3
 8104912:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8104916:	ed97 6a03 	vldr	s12, [r7, #12]
 810491a:	eddf 5a34 	vldr	s11, [pc, #208]	@ 81049ec <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 810491e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8104922:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8104926:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 810492a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 810492e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8104932:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8104936:	bf00      	nop
    }
    PLL3_Clocks->PLL3_P_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_P3) >> 9)  + (float_t)1)) ;
 8104938:	4b2a      	ldr	r3, [pc, #168]	@ (81049e4 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 810493a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 810493c:	0a5b      	lsrs	r3, r3, #9
 810493e:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8104942:	ee07 3a90 	vmov	s15, r3
 8104946:	eef8 7a67 	vcvt.f32.u32	s15, s15
 810494a:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 810494e:	ee37 7a87 	vadd.f32	s14, s15, s14
 8104952:	edd7 6a07 	vldr	s13, [r7, #28]
 8104956:	eec6 7a87 	vdiv.f32	s15, s13, s14
 810495a:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 810495e:	ee17 2a90 	vmov	r2, s15
 8104962:	687b      	ldr	r3, [r7, #4]
 8104964:	601a      	str	r2, [r3, #0]
    PLL3_Clocks->PLL3_Q_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_Q3) >> 16) + (float_t)1)) ;
 8104966:	4b1f      	ldr	r3, [pc, #124]	@ (81049e4 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8104968:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 810496a:	0c1b      	lsrs	r3, r3, #16
 810496c:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8104970:	ee07 3a90 	vmov	s15, r3
 8104974:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8104978:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 810497c:	ee37 7a87 	vadd.f32	s14, s15, s14
 8104980:	edd7 6a07 	vldr	s13, [r7, #28]
 8104984:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8104988:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 810498c:	ee17 2a90 	vmov	r2, s15
 8104990:	687b      	ldr	r3, [r7, #4]
 8104992:	605a      	str	r2, [r3, #4]
    PLL3_Clocks->PLL3_R_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_R3) >> 24) + (float_t)1)) ;
 8104994:	4b13      	ldr	r3, [pc, #76]	@ (81049e4 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8104996:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8104998:	0e1b      	lsrs	r3, r3, #24
 810499a:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 810499e:	ee07 3a90 	vmov	s15, r3
 81049a2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 81049a6:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 81049aa:	ee37 7a87 	vadd.f32	s14, s15, s14
 81049ae:	edd7 6a07 	vldr	s13, [r7, #28]
 81049b2:	eec6 7a87 	vdiv.f32	s15, s13, s14
 81049b6:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 81049ba:	ee17 2a90 	vmov	r2, s15
 81049be:	687b      	ldr	r3, [r7, #4]
 81049c0:	609a      	str	r2, [r3, #8]
    PLL3_Clocks->PLL3_P_Frequency = 0U;
    PLL3_Clocks->PLL3_Q_Frequency = 0U;
    PLL3_Clocks->PLL3_R_Frequency = 0U;
  }

}
 81049c2:	e008      	b.n	81049d6 <HAL_RCCEx_GetPLL3ClockFreq+0x282>
    PLL3_Clocks->PLL3_P_Frequency = 0U;
 81049c4:	687b      	ldr	r3, [r7, #4]
 81049c6:	2200      	movs	r2, #0
 81049c8:	601a      	str	r2, [r3, #0]
    PLL3_Clocks->PLL3_Q_Frequency = 0U;
 81049ca:	687b      	ldr	r3, [r7, #4]
 81049cc:	2200      	movs	r2, #0
 81049ce:	605a      	str	r2, [r3, #4]
    PLL3_Clocks->PLL3_R_Frequency = 0U;
 81049d0:	687b      	ldr	r3, [r7, #4]
 81049d2:	2200      	movs	r2, #0
 81049d4:	609a      	str	r2, [r3, #8]
}
 81049d6:	bf00      	nop
 81049d8:	3724      	adds	r7, #36	@ 0x24
 81049da:	46bd      	mov	sp, r7
 81049dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 81049e0:	4770      	bx	lr
 81049e2:	bf00      	nop
 81049e4:	58024400 	.word	0x58024400
 81049e8:	03d09000 	.word	0x03d09000
 81049ec:	46000000 	.word	0x46000000
 81049f0:	4c742400 	.word	0x4c742400
 81049f4:	4a742400 	.word	0x4a742400
 81049f8:	4bbebc20 	.word	0x4bbebc20

081049fc <HAL_RCCEx_GetPLL1ClockFreq>:
  *         right PLL1CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL1_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL1ClockFreq(PLL1_ClocksTypeDef *PLL1_Clocks)
{
 81049fc:	b480      	push	{r7}
 81049fe:	b089      	sub	sp, #36	@ 0x24
 8104a00:	af00      	add	r7, sp, #0
 8104a02:	6078      	str	r0, [r7, #4]
  uint32_t pllsource, pll1m, pll1fracen, hsivalue;
  float_t fracn1, pll1vco;

  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8104a04:	4ba0      	ldr	r3, [pc, #640]	@ (8104c88 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8104a06:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8104a08:	f003 0303 	and.w	r3, r3, #3
 8104a0c:	61bb      	str	r3, [r7, #24]
  pll1m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1) >> 4);
 8104a0e:	4b9e      	ldr	r3, [pc, #632]	@ (8104c88 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8104a10:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8104a12:	091b      	lsrs	r3, r3, #4
 8104a14:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8104a18:	617b      	str	r3, [r7, #20]
  pll1fracen = RCC->PLLCFGR & RCC_PLLCFGR_PLL1FRACEN;
 8104a1a:	4b9b      	ldr	r3, [pc, #620]	@ (8104c88 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8104a1c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8104a1e:	f003 0301 	and.w	r3, r3, #1
 8104a22:	613b      	str	r3, [r7, #16]
  fracn1 = (float_t)(uint32_t)(pll1fracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> 3));
 8104a24:	4b98      	ldr	r3, [pc, #608]	@ (8104c88 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8104a26:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8104a28:	08db      	lsrs	r3, r3, #3
 8104a2a:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8104a2e:	693a      	ldr	r2, [r7, #16]
 8104a30:	fb02 f303 	mul.w	r3, r2, r3
 8104a34:	ee07 3a90 	vmov	s15, r3
 8104a38:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8104a3c:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll1m != 0U)
 8104a40:	697b      	ldr	r3, [r7, #20]
 8104a42:	2b00      	cmp	r3, #0
 8104a44:	f000 8111 	beq.w	8104c6a <HAL_RCCEx_GetPLL1ClockFreq+0x26e>
  {
    switch (pllsource)
 8104a48:	69bb      	ldr	r3, [r7, #24]
 8104a4a:	2b02      	cmp	r3, #2
 8104a4c:	f000 8083 	beq.w	8104b56 <HAL_RCCEx_GetPLL1ClockFreq+0x15a>
 8104a50:	69bb      	ldr	r3, [r7, #24]
 8104a52:	2b02      	cmp	r3, #2
 8104a54:	f200 80a1 	bhi.w	8104b9a <HAL_RCCEx_GetPLL1ClockFreq+0x19e>
 8104a58:	69bb      	ldr	r3, [r7, #24]
 8104a5a:	2b00      	cmp	r3, #0
 8104a5c:	d003      	beq.n	8104a66 <HAL_RCCEx_GetPLL1ClockFreq+0x6a>
 8104a5e:	69bb      	ldr	r3, [r7, #24]
 8104a60:	2b01      	cmp	r3, #1
 8104a62:	d056      	beq.n	8104b12 <HAL_RCCEx_GetPLL1ClockFreq+0x116>
 8104a64:	e099      	b.n	8104b9a <HAL_RCCEx_GetPLL1ClockFreq+0x19e>
    {

      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8104a66:	4b88      	ldr	r3, [pc, #544]	@ (8104c88 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8104a68:	681b      	ldr	r3, [r3, #0]
 8104a6a:	f003 0320 	and.w	r3, r3, #32
 8104a6e:	2b00      	cmp	r3, #0
 8104a70:	d02d      	beq.n	8104ace <HAL_RCCEx_GetPLL1ClockFreq+0xd2>
        {
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8104a72:	4b85      	ldr	r3, [pc, #532]	@ (8104c88 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8104a74:	681b      	ldr	r3, [r3, #0]
 8104a76:	08db      	lsrs	r3, r3, #3
 8104a78:	f003 0303 	and.w	r3, r3, #3
 8104a7c:	4a83      	ldr	r2, [pc, #524]	@ (8104c8c <HAL_RCCEx_GetPLL1ClockFreq+0x290>)
 8104a7e:	fa22 f303 	lsr.w	r3, r2, r3
 8104a82:	60bb      	str	r3, [r7, #8]
          pll1vco = ((float_t)hsivalue / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8104a84:	68bb      	ldr	r3, [r7, #8]
 8104a86:	ee07 3a90 	vmov	s15, r3
 8104a8a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8104a8e:	697b      	ldr	r3, [r7, #20]
 8104a90:	ee07 3a90 	vmov	s15, r3
 8104a94:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8104a98:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8104a9c:	4b7a      	ldr	r3, [pc, #488]	@ (8104c88 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8104a9e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8104aa0:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8104aa4:	ee07 3a90 	vmov	s15, r3
 8104aa8:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8104aac:	ed97 6a03 	vldr	s12, [r7, #12]
 8104ab0:	eddf 5a77 	vldr	s11, [pc, #476]	@ 8104c90 <HAL_RCCEx_GetPLL1ClockFreq+0x294>
 8104ab4:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8104ab8:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8104abc:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8104ac0:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8104ac4:	ee67 7a27 	vmul.f32	s15, s14, s15
 8104ac8:	edc7 7a07 	vstr	s15, [r7, #28]
        }
        else
        {
          pll1vco = ((float_t)HSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
        }
        break;
 8104acc:	e087      	b.n	8104bde <HAL_RCCEx_GetPLL1ClockFreq+0x1e2>
          pll1vco = ((float_t)HSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8104ace:	697b      	ldr	r3, [r7, #20]
 8104ad0:	ee07 3a90 	vmov	s15, r3
 8104ad4:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8104ad8:	eddf 6a6e 	vldr	s13, [pc, #440]	@ 8104c94 <HAL_RCCEx_GetPLL1ClockFreq+0x298>
 8104adc:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8104ae0:	4b69      	ldr	r3, [pc, #420]	@ (8104c88 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8104ae2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8104ae4:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8104ae8:	ee07 3a90 	vmov	s15, r3
 8104aec:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8104af0:	ed97 6a03 	vldr	s12, [r7, #12]
 8104af4:	eddf 5a66 	vldr	s11, [pc, #408]	@ 8104c90 <HAL_RCCEx_GetPLL1ClockFreq+0x294>
 8104af8:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8104afc:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8104b00:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8104b04:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8104b08:	ee67 7a27 	vmul.f32	s15, s14, s15
 8104b0c:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8104b10:	e065      	b.n	8104bde <HAL_RCCEx_GetPLL1ClockFreq+0x1e2>
      case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
        pll1vco = ((float_t)CSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8104b12:	697b      	ldr	r3, [r7, #20]
 8104b14:	ee07 3a90 	vmov	s15, r3
 8104b18:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8104b1c:	eddf 6a5e 	vldr	s13, [pc, #376]	@ 8104c98 <HAL_RCCEx_GetPLL1ClockFreq+0x29c>
 8104b20:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8104b24:	4b58      	ldr	r3, [pc, #352]	@ (8104c88 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8104b26:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8104b28:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8104b2c:	ee07 3a90 	vmov	s15, r3
 8104b30:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8104b34:	ed97 6a03 	vldr	s12, [r7, #12]
 8104b38:	eddf 5a55 	vldr	s11, [pc, #340]	@ 8104c90 <HAL_RCCEx_GetPLL1ClockFreq+0x294>
 8104b3c:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8104b40:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8104b44:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8104b48:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8104b4c:	ee67 7a27 	vmul.f32	s15, s14, s15
 8104b50:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8104b54:	e043      	b.n	8104bde <HAL_RCCEx_GetPLL1ClockFreq+0x1e2>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pll1vco = ((float_t)HSE_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8104b56:	697b      	ldr	r3, [r7, #20]
 8104b58:	ee07 3a90 	vmov	s15, r3
 8104b5c:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8104b60:	eddf 6a4e 	vldr	s13, [pc, #312]	@ 8104c9c <HAL_RCCEx_GetPLL1ClockFreq+0x2a0>
 8104b64:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8104b68:	4b47      	ldr	r3, [pc, #284]	@ (8104c88 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8104b6a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8104b6c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8104b70:	ee07 3a90 	vmov	s15, r3
 8104b74:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8104b78:	ed97 6a03 	vldr	s12, [r7, #12]
 8104b7c:	eddf 5a44 	vldr	s11, [pc, #272]	@ 8104c90 <HAL_RCCEx_GetPLL1ClockFreq+0x294>
 8104b80:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8104b84:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8104b88:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8104b8c:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8104b90:	ee67 7a27 	vmul.f32	s15, s14, s15
 8104b94:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8104b98:	e021      	b.n	8104bde <HAL_RCCEx_GetPLL1ClockFreq+0x1e2>

      default:
        pll1vco = ((float_t)HSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8104b9a:	697b      	ldr	r3, [r7, #20]
 8104b9c:	ee07 3a90 	vmov	s15, r3
 8104ba0:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8104ba4:	eddf 6a3b 	vldr	s13, [pc, #236]	@ 8104c94 <HAL_RCCEx_GetPLL1ClockFreq+0x298>
 8104ba8:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8104bac:	4b36      	ldr	r3, [pc, #216]	@ (8104c88 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8104bae:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8104bb0:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8104bb4:	ee07 3a90 	vmov	s15, r3
 8104bb8:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8104bbc:	ed97 6a03 	vldr	s12, [r7, #12]
 8104bc0:	eddf 5a33 	vldr	s11, [pc, #204]	@ 8104c90 <HAL_RCCEx_GetPLL1ClockFreq+0x294>
 8104bc4:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8104bc8:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8104bcc:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8104bd0:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8104bd4:	ee67 7a27 	vmul.f32	s15, s14, s15
 8104bd8:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8104bdc:	bf00      	nop
    }

    PLL1_Clocks->PLL1_P_Frequency = (uint32_t)(float_t)(pll1vco / ((float_t)(uint32_t)((RCC->PLL1DIVR & RCC_PLL1DIVR_P1) >> 9)  + (float_t)1)) ;
 8104bde:	4b2a      	ldr	r3, [pc, #168]	@ (8104c88 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8104be0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8104be2:	0a5b      	lsrs	r3, r3, #9
 8104be4:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8104be8:	ee07 3a90 	vmov	s15, r3
 8104bec:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8104bf0:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8104bf4:	ee37 7a87 	vadd.f32	s14, s15, s14
 8104bf8:	edd7 6a07 	vldr	s13, [r7, #28]
 8104bfc:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8104c00:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8104c04:	ee17 2a90 	vmov	r2, s15
 8104c08:	687b      	ldr	r3, [r7, #4]
 8104c0a:	601a      	str	r2, [r3, #0]
    PLL1_Clocks->PLL1_Q_Frequency = (uint32_t)(float_t)(pll1vco / ((float_t)(uint32_t)((RCC->PLL1DIVR & RCC_PLL1DIVR_Q1) >> 16) + (float_t)1)) ;
 8104c0c:	4b1e      	ldr	r3, [pc, #120]	@ (8104c88 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8104c0e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8104c10:	0c1b      	lsrs	r3, r3, #16
 8104c12:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8104c16:	ee07 3a90 	vmov	s15, r3
 8104c1a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8104c1e:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8104c22:	ee37 7a87 	vadd.f32	s14, s15, s14
 8104c26:	edd7 6a07 	vldr	s13, [r7, #28]
 8104c2a:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8104c2e:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8104c32:	ee17 2a90 	vmov	r2, s15
 8104c36:	687b      	ldr	r3, [r7, #4]
 8104c38:	605a      	str	r2, [r3, #4]
    PLL1_Clocks->PLL1_R_Frequency = (uint32_t)(float_t)(pll1vco / ((float_t)(uint32_t)((RCC->PLL1DIVR & RCC_PLL1DIVR_R1) >> 24) + (float_t)1)) ;
 8104c3a:	4b13      	ldr	r3, [pc, #76]	@ (8104c88 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8104c3c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8104c3e:	0e1b      	lsrs	r3, r3, #24
 8104c40:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8104c44:	ee07 3a90 	vmov	s15, r3
 8104c48:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8104c4c:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8104c50:	ee37 7a87 	vadd.f32	s14, s15, s14
 8104c54:	edd7 6a07 	vldr	s13, [r7, #28]
 8104c58:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8104c5c:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8104c60:	ee17 2a90 	vmov	r2, s15
 8104c64:	687b      	ldr	r3, [r7, #4]
 8104c66:	609a      	str	r2, [r3, #8]
    PLL1_Clocks->PLL1_P_Frequency = 0U;
    PLL1_Clocks->PLL1_Q_Frequency = 0U;
    PLL1_Clocks->PLL1_R_Frequency = 0U;
  }

}
 8104c68:	e008      	b.n	8104c7c <HAL_RCCEx_GetPLL1ClockFreq+0x280>
    PLL1_Clocks->PLL1_P_Frequency = 0U;
 8104c6a:	687b      	ldr	r3, [r7, #4]
 8104c6c:	2200      	movs	r2, #0
 8104c6e:	601a      	str	r2, [r3, #0]
    PLL1_Clocks->PLL1_Q_Frequency = 0U;
 8104c70:	687b      	ldr	r3, [r7, #4]
 8104c72:	2200      	movs	r2, #0
 8104c74:	605a      	str	r2, [r3, #4]
    PLL1_Clocks->PLL1_R_Frequency = 0U;
 8104c76:	687b      	ldr	r3, [r7, #4]
 8104c78:	2200      	movs	r2, #0
 8104c7a:	609a      	str	r2, [r3, #8]
}
 8104c7c:	bf00      	nop
 8104c7e:	3724      	adds	r7, #36	@ 0x24
 8104c80:	46bd      	mov	sp, r7
 8104c82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8104c86:	4770      	bx	lr
 8104c88:	58024400 	.word	0x58024400
 8104c8c:	03d09000 	.word	0x03d09000
 8104c90:	46000000 	.word	0x46000000
 8104c94:	4c742400 	.word	0x4c742400
 8104c98:	4a742400 	.word	0x4a742400
 8104c9c:	4bbebc20 	.word	0x4bbebc20

08104ca0 <RCCEx_PLL2_Config>:
  * @note   PLL2 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL2_Config(const RCC_PLL2InitTypeDef *pll2, uint32_t Divider)
{
 8104ca0:	b580      	push	{r7, lr}
 8104ca2:	b084      	sub	sp, #16
 8104ca4:	af00      	add	r7, sp, #0
 8104ca6:	6078      	str	r0, [r7, #4]
 8104ca8:	6039      	str	r1, [r7, #0]

  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8104caa:	2300      	movs	r3, #0
 8104cac:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLL2RGE_VALUE(pll2->PLL2RGE));
  assert_param(IS_RCC_PLL2VCO_VALUE(pll2->PLL2VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll2->PLL2FRACN));

  /* Check that PLL2 OSC clock source is already set */
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 8104cae:	4b54      	ldr	r3, [pc, #336]	@ (8104e00 <RCCEx_PLL2_Config+0x160>)
 8104cb0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8104cb2:	f003 0303 	and.w	r3, r3, #3
 8104cb6:	2b03      	cmp	r3, #3
 8104cb8:	d101      	bne.n	8104cbe <RCCEx_PLL2_Config+0x1e>
  {
    return HAL_ERROR;
 8104cba:	2301      	movs	r3, #1
 8104cbc:	e09b      	b.n	8104df6 <RCCEx_PLL2_Config+0x156>


  else
  {
    /* Disable  PLL2. */
    __HAL_RCC_PLL2_DISABLE();
 8104cbe:	4b50      	ldr	r3, [pc, #320]	@ (8104e00 <RCCEx_PLL2_Config+0x160>)
 8104cc0:	681b      	ldr	r3, [r3, #0]
 8104cc2:	4a4f      	ldr	r2, [pc, #316]	@ (8104e00 <RCCEx_PLL2_Config+0x160>)
 8104cc4:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8104cc8:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8104cca:	f7fb feb7 	bl	8100a3c <HAL_GetTick>
 8104cce:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL is disabled */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 8104cd0:	e008      	b.n	8104ce4 <RCCEx_PLL2_Config+0x44>
    {
      if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 8104cd2:	f7fb feb3 	bl	8100a3c <HAL_GetTick>
 8104cd6:	4602      	mov	r2, r0
 8104cd8:	68bb      	ldr	r3, [r7, #8]
 8104cda:	1ad3      	subs	r3, r2, r3
 8104cdc:	2b02      	cmp	r3, #2
 8104cde:	d901      	bls.n	8104ce4 <RCCEx_PLL2_Config+0x44>
      {
        return HAL_TIMEOUT;
 8104ce0:	2303      	movs	r3, #3
 8104ce2:	e088      	b.n	8104df6 <RCCEx_PLL2_Config+0x156>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 8104ce4:	4b46      	ldr	r3, [pc, #280]	@ (8104e00 <RCCEx_PLL2_Config+0x160>)
 8104ce6:	681b      	ldr	r3, [r3, #0]
 8104ce8:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8104cec:	2b00      	cmp	r3, #0
 8104cee:	d1f0      	bne.n	8104cd2 <RCCEx_PLL2_Config+0x32>
      }
    }

    /* Configure PLL2 multiplication and division factors. */
    __HAL_RCC_PLL2_CONFIG(pll2->PLL2M,
 8104cf0:	4b43      	ldr	r3, [pc, #268]	@ (8104e00 <RCCEx_PLL2_Config+0x160>)
 8104cf2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8104cf4:	f423 327c 	bic.w	r2, r3, #258048	@ 0x3f000
 8104cf8:	687b      	ldr	r3, [r7, #4]
 8104cfa:	681b      	ldr	r3, [r3, #0]
 8104cfc:	031b      	lsls	r3, r3, #12
 8104cfe:	4940      	ldr	r1, [pc, #256]	@ (8104e00 <RCCEx_PLL2_Config+0x160>)
 8104d00:	4313      	orrs	r3, r2
 8104d02:	628b      	str	r3, [r1, #40]	@ 0x28
 8104d04:	687b      	ldr	r3, [r7, #4]
 8104d06:	685b      	ldr	r3, [r3, #4]
 8104d08:	3b01      	subs	r3, #1
 8104d0a:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8104d0e:	687b      	ldr	r3, [r7, #4]
 8104d10:	689b      	ldr	r3, [r3, #8]
 8104d12:	3b01      	subs	r3, #1
 8104d14:	025b      	lsls	r3, r3, #9
 8104d16:	b29b      	uxth	r3, r3
 8104d18:	431a      	orrs	r2, r3
 8104d1a:	687b      	ldr	r3, [r7, #4]
 8104d1c:	68db      	ldr	r3, [r3, #12]
 8104d1e:	3b01      	subs	r3, #1
 8104d20:	041b      	lsls	r3, r3, #16
 8104d22:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 8104d26:	431a      	orrs	r2, r3
 8104d28:	687b      	ldr	r3, [r7, #4]
 8104d2a:	691b      	ldr	r3, [r3, #16]
 8104d2c:	3b01      	subs	r3, #1
 8104d2e:	061b      	lsls	r3, r3, #24
 8104d30:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 8104d34:	4932      	ldr	r1, [pc, #200]	@ (8104e00 <RCCEx_PLL2_Config+0x160>)
 8104d36:	4313      	orrs	r3, r2
 8104d38:	638b      	str	r3, [r1, #56]	@ 0x38
                          pll2->PLL2P,
                          pll2->PLL2Q,
                          pll2->PLL2R);

    /* Select PLL2 input reference frequency range: VCI */
    __HAL_RCC_PLL2_VCIRANGE(pll2->PLL2RGE) ;
 8104d3a:	4b31      	ldr	r3, [pc, #196]	@ (8104e00 <RCCEx_PLL2_Config+0x160>)
 8104d3c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8104d3e:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 8104d42:	687b      	ldr	r3, [r7, #4]
 8104d44:	695b      	ldr	r3, [r3, #20]
 8104d46:	492e      	ldr	r1, [pc, #184]	@ (8104e00 <RCCEx_PLL2_Config+0x160>)
 8104d48:	4313      	orrs	r3, r2
 8104d4a:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Select PLL2 output frequency range : VCO */
    __HAL_RCC_PLL2_VCORANGE(pll2->PLL2VCOSEL) ;
 8104d4c:	4b2c      	ldr	r3, [pc, #176]	@ (8104e00 <RCCEx_PLL2_Config+0x160>)
 8104d4e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8104d50:	f023 0220 	bic.w	r2, r3, #32
 8104d54:	687b      	ldr	r3, [r7, #4]
 8104d56:	699b      	ldr	r3, [r3, #24]
 8104d58:	4929      	ldr	r1, [pc, #164]	@ (8104e00 <RCCEx_PLL2_Config+0x160>)
 8104d5a:	4313      	orrs	r3, r2
 8104d5c:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Disable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_DISABLE();
 8104d5e:	4b28      	ldr	r3, [pc, #160]	@ (8104e00 <RCCEx_PLL2_Config+0x160>)
 8104d60:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8104d62:	4a27      	ldr	r2, [pc, #156]	@ (8104e00 <RCCEx_PLL2_Config+0x160>)
 8104d64:	f023 0310 	bic.w	r3, r3, #16
 8104d68:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Configures PLL2 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL2FRACN_CONFIG(pll2->PLL2FRACN);
 8104d6a:	4b25      	ldr	r3, [pc, #148]	@ (8104e00 <RCCEx_PLL2_Config+0x160>)
 8104d6c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8104d6e:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8104d72:	f023 03f8 	bic.w	r3, r3, #248	@ 0xf8
 8104d76:	687a      	ldr	r2, [r7, #4]
 8104d78:	69d2      	ldr	r2, [r2, #28]
 8104d7a:	00d2      	lsls	r2, r2, #3
 8104d7c:	4920      	ldr	r1, [pc, #128]	@ (8104e00 <RCCEx_PLL2_Config+0x160>)
 8104d7e:	4313      	orrs	r3, r2
 8104d80:	63cb      	str	r3, [r1, #60]	@ 0x3c

    /* Enable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_ENABLE();
 8104d82:	4b1f      	ldr	r3, [pc, #124]	@ (8104e00 <RCCEx_PLL2_Config+0x160>)
 8104d84:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8104d86:	4a1e      	ldr	r2, [pc, #120]	@ (8104e00 <RCCEx_PLL2_Config+0x160>)
 8104d88:	f043 0310 	orr.w	r3, r3, #16
 8104d8c:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Enable the PLL2 clock output */
    if (Divider == DIVIDER_P_UPDATE)
 8104d8e:	683b      	ldr	r3, [r7, #0]
 8104d90:	2b00      	cmp	r3, #0
 8104d92:	d106      	bne.n	8104da2 <RCCEx_PLL2_Config+0x102>
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVP);
 8104d94:	4b1a      	ldr	r3, [pc, #104]	@ (8104e00 <RCCEx_PLL2_Config+0x160>)
 8104d96:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8104d98:	4a19      	ldr	r2, [pc, #100]	@ (8104e00 <RCCEx_PLL2_Config+0x160>)
 8104d9a:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8104d9e:	62d3      	str	r3, [r2, #44]	@ 0x2c
 8104da0:	e00f      	b.n	8104dc2 <RCCEx_PLL2_Config+0x122>
    }
    else if (Divider == DIVIDER_Q_UPDATE)
 8104da2:	683b      	ldr	r3, [r7, #0]
 8104da4:	2b01      	cmp	r3, #1
 8104da6:	d106      	bne.n	8104db6 <RCCEx_PLL2_Config+0x116>
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVQ);
 8104da8:	4b15      	ldr	r3, [pc, #84]	@ (8104e00 <RCCEx_PLL2_Config+0x160>)
 8104daa:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8104dac:	4a14      	ldr	r2, [pc, #80]	@ (8104e00 <RCCEx_PLL2_Config+0x160>)
 8104dae:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8104db2:	62d3      	str	r3, [r2, #44]	@ 0x2c
 8104db4:	e005      	b.n	8104dc2 <RCCEx_PLL2_Config+0x122>
    }
    else
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVR);
 8104db6:	4b12      	ldr	r3, [pc, #72]	@ (8104e00 <RCCEx_PLL2_Config+0x160>)
 8104db8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8104dba:	4a11      	ldr	r2, [pc, #68]	@ (8104e00 <RCCEx_PLL2_Config+0x160>)
 8104dbc:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8104dc0:	62d3      	str	r3, [r2, #44]	@ 0x2c
    }

    /* Enable  PLL2. */
    __HAL_RCC_PLL2_ENABLE();
 8104dc2:	4b0f      	ldr	r3, [pc, #60]	@ (8104e00 <RCCEx_PLL2_Config+0x160>)
 8104dc4:	681b      	ldr	r3, [r3, #0]
 8104dc6:	4a0e      	ldr	r2, [pc, #56]	@ (8104e00 <RCCEx_PLL2_Config+0x160>)
 8104dc8:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8104dcc:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8104dce:	f7fb fe35 	bl	8100a3c <HAL_GetTick>
 8104dd2:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL2 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 8104dd4:	e008      	b.n	8104de8 <RCCEx_PLL2_Config+0x148>
    {
      if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 8104dd6:	f7fb fe31 	bl	8100a3c <HAL_GetTick>
 8104dda:	4602      	mov	r2, r0
 8104ddc:	68bb      	ldr	r3, [r7, #8]
 8104dde:	1ad3      	subs	r3, r2, r3
 8104de0:	2b02      	cmp	r3, #2
 8104de2:	d901      	bls.n	8104de8 <RCCEx_PLL2_Config+0x148>
      {
        return HAL_TIMEOUT;
 8104de4:	2303      	movs	r3, #3
 8104de6:	e006      	b.n	8104df6 <RCCEx_PLL2_Config+0x156>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 8104de8:	4b05      	ldr	r3, [pc, #20]	@ (8104e00 <RCCEx_PLL2_Config+0x160>)
 8104dea:	681b      	ldr	r3, [r3, #0]
 8104dec:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8104df0:	2b00      	cmp	r3, #0
 8104df2:	d0f0      	beq.n	8104dd6 <RCCEx_PLL2_Config+0x136>
    }

  }


  return status;
 8104df4:	7bfb      	ldrb	r3, [r7, #15]
}
 8104df6:	4618      	mov	r0, r3
 8104df8:	3710      	adds	r7, #16
 8104dfa:	46bd      	mov	sp, r7
 8104dfc:	bd80      	pop	{r7, pc}
 8104dfe:	bf00      	nop
 8104e00:	58024400 	.word	0x58024400

08104e04 <RCCEx_PLL3_Config>:
  * @note   PLL3 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL3_Config(const RCC_PLL3InitTypeDef *pll3, uint32_t Divider)
{
 8104e04:	b580      	push	{r7, lr}
 8104e06:	b084      	sub	sp, #16
 8104e08:	af00      	add	r7, sp, #0
 8104e0a:	6078      	str	r0, [r7, #4]
 8104e0c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8104e0e:	2300      	movs	r3, #0
 8104e10:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLL3RGE_VALUE(pll3->PLL3RGE));
  assert_param(IS_RCC_PLL3VCO_VALUE(pll3->PLL3VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll3->PLL3FRACN));

  /* Check that PLL3 OSC clock source is already set */
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 8104e12:	4b54      	ldr	r3, [pc, #336]	@ (8104f64 <RCCEx_PLL3_Config+0x160>)
 8104e14:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8104e16:	f003 0303 	and.w	r3, r3, #3
 8104e1a:	2b03      	cmp	r3, #3
 8104e1c:	d101      	bne.n	8104e22 <RCCEx_PLL3_Config+0x1e>
  {
    return HAL_ERROR;
 8104e1e:	2301      	movs	r3, #1
 8104e20:	e09b      	b.n	8104f5a <RCCEx_PLL3_Config+0x156>


  else
  {
    /* Disable  PLL3. */
    __HAL_RCC_PLL3_DISABLE();
 8104e22:	4b50      	ldr	r3, [pc, #320]	@ (8104f64 <RCCEx_PLL3_Config+0x160>)
 8104e24:	681b      	ldr	r3, [r3, #0]
 8104e26:	4a4f      	ldr	r2, [pc, #316]	@ (8104f64 <RCCEx_PLL3_Config+0x160>)
 8104e28:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8104e2c:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8104e2e:	f7fb fe05 	bl	8100a3c <HAL_GetTick>
 8104e32:	60b8      	str	r0, [r7, #8]
    /* Wait till PLL3 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 8104e34:	e008      	b.n	8104e48 <RCCEx_PLL3_Config+0x44>
    {
      if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 8104e36:	f7fb fe01 	bl	8100a3c <HAL_GetTick>
 8104e3a:	4602      	mov	r2, r0
 8104e3c:	68bb      	ldr	r3, [r7, #8]
 8104e3e:	1ad3      	subs	r3, r2, r3
 8104e40:	2b02      	cmp	r3, #2
 8104e42:	d901      	bls.n	8104e48 <RCCEx_PLL3_Config+0x44>
      {
        return HAL_TIMEOUT;
 8104e44:	2303      	movs	r3, #3
 8104e46:	e088      	b.n	8104f5a <RCCEx_PLL3_Config+0x156>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 8104e48:	4b46      	ldr	r3, [pc, #280]	@ (8104f64 <RCCEx_PLL3_Config+0x160>)
 8104e4a:	681b      	ldr	r3, [r3, #0]
 8104e4c:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8104e50:	2b00      	cmp	r3, #0
 8104e52:	d1f0      	bne.n	8104e36 <RCCEx_PLL3_Config+0x32>
      }
    }

    /* Configure the PLL3  multiplication and division factors. */
    __HAL_RCC_PLL3_CONFIG(pll3->PLL3M,
 8104e54:	4b43      	ldr	r3, [pc, #268]	@ (8104f64 <RCCEx_PLL3_Config+0x160>)
 8104e56:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8104e58:	f023 727c 	bic.w	r2, r3, #66060288	@ 0x3f00000
 8104e5c:	687b      	ldr	r3, [r7, #4]
 8104e5e:	681b      	ldr	r3, [r3, #0]
 8104e60:	051b      	lsls	r3, r3, #20
 8104e62:	4940      	ldr	r1, [pc, #256]	@ (8104f64 <RCCEx_PLL3_Config+0x160>)
 8104e64:	4313      	orrs	r3, r2
 8104e66:	628b      	str	r3, [r1, #40]	@ 0x28
 8104e68:	687b      	ldr	r3, [r7, #4]
 8104e6a:	685b      	ldr	r3, [r3, #4]
 8104e6c:	3b01      	subs	r3, #1
 8104e6e:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8104e72:	687b      	ldr	r3, [r7, #4]
 8104e74:	689b      	ldr	r3, [r3, #8]
 8104e76:	3b01      	subs	r3, #1
 8104e78:	025b      	lsls	r3, r3, #9
 8104e7a:	b29b      	uxth	r3, r3
 8104e7c:	431a      	orrs	r2, r3
 8104e7e:	687b      	ldr	r3, [r7, #4]
 8104e80:	68db      	ldr	r3, [r3, #12]
 8104e82:	3b01      	subs	r3, #1
 8104e84:	041b      	lsls	r3, r3, #16
 8104e86:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 8104e8a:	431a      	orrs	r2, r3
 8104e8c:	687b      	ldr	r3, [r7, #4]
 8104e8e:	691b      	ldr	r3, [r3, #16]
 8104e90:	3b01      	subs	r3, #1
 8104e92:	061b      	lsls	r3, r3, #24
 8104e94:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 8104e98:	4932      	ldr	r1, [pc, #200]	@ (8104f64 <RCCEx_PLL3_Config+0x160>)
 8104e9a:	4313      	orrs	r3, r2
 8104e9c:	640b      	str	r3, [r1, #64]	@ 0x40
                          pll3->PLL3P,
                          pll3->PLL3Q,
                          pll3->PLL3R);

    /* Select PLL3 input reference frequency range: VCI */
    __HAL_RCC_PLL3_VCIRANGE(pll3->PLL3RGE) ;
 8104e9e:	4b31      	ldr	r3, [pc, #196]	@ (8104f64 <RCCEx_PLL3_Config+0x160>)
 8104ea0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8104ea2:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 8104ea6:	687b      	ldr	r3, [r7, #4]
 8104ea8:	695b      	ldr	r3, [r3, #20]
 8104eaa:	492e      	ldr	r1, [pc, #184]	@ (8104f64 <RCCEx_PLL3_Config+0x160>)
 8104eac:	4313      	orrs	r3, r2
 8104eae:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Select PLL3 output frequency range : VCO */
    __HAL_RCC_PLL3_VCORANGE(pll3->PLL3VCOSEL) ;
 8104eb0:	4b2c      	ldr	r3, [pc, #176]	@ (8104f64 <RCCEx_PLL3_Config+0x160>)
 8104eb2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8104eb4:	f423 7200 	bic.w	r2, r3, #512	@ 0x200
 8104eb8:	687b      	ldr	r3, [r7, #4]
 8104eba:	699b      	ldr	r3, [r3, #24]
 8104ebc:	4929      	ldr	r1, [pc, #164]	@ (8104f64 <RCCEx_PLL3_Config+0x160>)
 8104ebe:	4313      	orrs	r3, r2
 8104ec0:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Disable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_DISABLE();
 8104ec2:	4b28      	ldr	r3, [pc, #160]	@ (8104f64 <RCCEx_PLL3_Config+0x160>)
 8104ec4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8104ec6:	4a27      	ldr	r2, [pc, #156]	@ (8104f64 <RCCEx_PLL3_Config+0x160>)
 8104ec8:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8104ecc:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Configures PLL3 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL3FRACN_CONFIG(pll3->PLL3FRACN);
 8104ece:	4b25      	ldr	r3, [pc, #148]	@ (8104f64 <RCCEx_PLL3_Config+0x160>)
 8104ed0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8104ed2:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8104ed6:	f023 03f8 	bic.w	r3, r3, #248	@ 0xf8
 8104eda:	687a      	ldr	r2, [r7, #4]
 8104edc:	69d2      	ldr	r2, [r2, #28]
 8104ede:	00d2      	lsls	r2, r2, #3
 8104ee0:	4920      	ldr	r1, [pc, #128]	@ (8104f64 <RCCEx_PLL3_Config+0x160>)
 8104ee2:	4313      	orrs	r3, r2
 8104ee4:	644b      	str	r3, [r1, #68]	@ 0x44

    /* Enable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_ENABLE();
 8104ee6:	4b1f      	ldr	r3, [pc, #124]	@ (8104f64 <RCCEx_PLL3_Config+0x160>)
 8104ee8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8104eea:	4a1e      	ldr	r2, [pc, #120]	@ (8104f64 <RCCEx_PLL3_Config+0x160>)
 8104eec:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8104ef0:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Enable the PLL3 clock output */
    if (Divider == DIVIDER_P_UPDATE)
 8104ef2:	683b      	ldr	r3, [r7, #0]
 8104ef4:	2b00      	cmp	r3, #0
 8104ef6:	d106      	bne.n	8104f06 <RCCEx_PLL3_Config+0x102>
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVP);
 8104ef8:	4b1a      	ldr	r3, [pc, #104]	@ (8104f64 <RCCEx_PLL3_Config+0x160>)
 8104efa:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8104efc:	4a19      	ldr	r2, [pc, #100]	@ (8104f64 <RCCEx_PLL3_Config+0x160>)
 8104efe:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8104f02:	62d3      	str	r3, [r2, #44]	@ 0x2c
 8104f04:	e00f      	b.n	8104f26 <RCCEx_PLL3_Config+0x122>
    }
    else if (Divider == DIVIDER_Q_UPDATE)
 8104f06:	683b      	ldr	r3, [r7, #0]
 8104f08:	2b01      	cmp	r3, #1
 8104f0a:	d106      	bne.n	8104f1a <RCCEx_PLL3_Config+0x116>
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVQ);
 8104f0c:	4b15      	ldr	r3, [pc, #84]	@ (8104f64 <RCCEx_PLL3_Config+0x160>)
 8104f0e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8104f10:	4a14      	ldr	r2, [pc, #80]	@ (8104f64 <RCCEx_PLL3_Config+0x160>)
 8104f12:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8104f16:	62d3      	str	r3, [r2, #44]	@ 0x2c
 8104f18:	e005      	b.n	8104f26 <RCCEx_PLL3_Config+0x122>
    }
    else
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVR);
 8104f1a:	4b12      	ldr	r3, [pc, #72]	@ (8104f64 <RCCEx_PLL3_Config+0x160>)
 8104f1c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8104f1e:	4a11      	ldr	r2, [pc, #68]	@ (8104f64 <RCCEx_PLL3_Config+0x160>)
 8104f20:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8104f24:	62d3      	str	r3, [r2, #44]	@ 0x2c
    }

    /* Enable  PLL3. */
    __HAL_RCC_PLL3_ENABLE();
 8104f26:	4b0f      	ldr	r3, [pc, #60]	@ (8104f64 <RCCEx_PLL3_Config+0x160>)
 8104f28:	681b      	ldr	r3, [r3, #0]
 8104f2a:	4a0e      	ldr	r2, [pc, #56]	@ (8104f64 <RCCEx_PLL3_Config+0x160>)
 8104f2c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8104f30:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8104f32:	f7fb fd83 	bl	8100a3c <HAL_GetTick>
 8104f36:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL3 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 8104f38:	e008      	b.n	8104f4c <RCCEx_PLL3_Config+0x148>
    {
      if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 8104f3a:	f7fb fd7f 	bl	8100a3c <HAL_GetTick>
 8104f3e:	4602      	mov	r2, r0
 8104f40:	68bb      	ldr	r3, [r7, #8]
 8104f42:	1ad3      	subs	r3, r2, r3
 8104f44:	2b02      	cmp	r3, #2
 8104f46:	d901      	bls.n	8104f4c <RCCEx_PLL3_Config+0x148>
      {
        return HAL_TIMEOUT;
 8104f48:	2303      	movs	r3, #3
 8104f4a:	e006      	b.n	8104f5a <RCCEx_PLL3_Config+0x156>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 8104f4c:	4b05      	ldr	r3, [pc, #20]	@ (8104f64 <RCCEx_PLL3_Config+0x160>)
 8104f4e:	681b      	ldr	r3, [r3, #0]
 8104f50:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8104f54:	2b00      	cmp	r3, #0
 8104f56:	d0f0      	beq.n	8104f3a <RCCEx_PLL3_Config+0x136>
    }

  }


  return status;
 8104f58:	7bfb      	ldrb	r3, [r7, #15]
}
 8104f5a:	4618      	mov	r0, r3
 8104f5c:	3710      	adds	r7, #16
 8104f5e:	46bd      	mov	sp, r7
 8104f60:	bd80      	pop	{r7, pc}
 8104f62:	bf00      	nop
 8104f64:	58024400 	.word	0x58024400

08104f68 <HAL_TIM_Encoder_Init>:
  * @param  htim TIM Encoder Interface handle
  * @param  sConfig TIM Encoder Interface configuration structure
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Init(TIM_HandleTypeDef *htim, const TIM_Encoder_InitTypeDef *sConfig)
{
 8104f68:	b580      	push	{r7, lr}
 8104f6a:	b086      	sub	sp, #24
 8104f6c:	af00      	add	r7, sp, #0
 8104f6e:	6078      	str	r0, [r7, #4]
 8104f70:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Check the TIM handle allocation */
  if (htim == NULL)
 8104f72:	687b      	ldr	r3, [r7, #4]
 8104f74:	2b00      	cmp	r3, #0
 8104f76:	d101      	bne.n	8104f7c <HAL_TIM_Encoder_Init+0x14>
  {
    return HAL_ERROR;
 8104f78:	2301      	movs	r3, #1
 8104f7a:	e097      	b.n	81050ac <HAL_TIM_Encoder_Init+0x144>
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC2Prescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC1Filter));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC2Filter));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));

  if (htim->State == HAL_TIM_STATE_RESET)
 8104f7c:	687b      	ldr	r3, [r7, #4]
 8104f7e:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8104f82:	b2db      	uxtb	r3, r3
 8104f84:	2b00      	cmp	r3, #0
 8104f86:	d106      	bne.n	8104f96 <HAL_TIM_Encoder_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8104f88:	687b      	ldr	r3, [r7, #4]
 8104f8a:	2200      	movs	r2, #0
 8104f8c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Encoder_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_Encoder_MspInit(htim);
 8104f90:	6878      	ldr	r0, [r7, #4]
 8104f92:	f7fb fc15 	bl	81007c0 <HAL_TIM_Encoder_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8104f96:	687b      	ldr	r3, [r7, #4]
 8104f98:	2202      	movs	r2, #2
 8104f9a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Reset the SMS and ECE bits */
  htim->Instance->SMCR &= ~(TIM_SMCR_SMS | TIM_SMCR_ECE);
 8104f9e:	687b      	ldr	r3, [r7, #4]
 8104fa0:	681b      	ldr	r3, [r3, #0]
 8104fa2:	689b      	ldr	r3, [r3, #8]
 8104fa4:	687a      	ldr	r2, [r7, #4]
 8104fa6:	6812      	ldr	r2, [r2, #0]
 8104fa8:	f423 33a0 	bic.w	r3, r3, #81920	@ 0x14000
 8104fac:	f023 0307 	bic.w	r3, r3, #7
 8104fb0:	6093      	str	r3, [r2, #8]

  /* Configure the Time base in the Encoder Mode */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8104fb2:	687b      	ldr	r3, [r7, #4]
 8104fb4:	681a      	ldr	r2, [r3, #0]
 8104fb6:	687b      	ldr	r3, [r7, #4]
 8104fb8:	3304      	adds	r3, #4
 8104fba:	4619      	mov	r1, r3
 8104fbc:	4610      	mov	r0, r2
 8104fbe:	f000 f879 	bl	81050b4 <TIM_Base_SetConfig>

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8104fc2:	687b      	ldr	r3, [r7, #4]
 8104fc4:	681b      	ldr	r3, [r3, #0]
 8104fc6:	689b      	ldr	r3, [r3, #8]
 8104fc8:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = htim->Instance->CCMR1;
 8104fca:	687b      	ldr	r3, [r7, #4]
 8104fcc:	681b      	ldr	r3, [r3, #0]
 8104fce:	699b      	ldr	r3, [r3, #24]
 8104fd0:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCER register value */
  tmpccer = htim->Instance->CCER;
 8104fd2:	687b      	ldr	r3, [r7, #4]
 8104fd4:	681b      	ldr	r3, [r3, #0]
 8104fd6:	6a1b      	ldr	r3, [r3, #32]
 8104fd8:	60fb      	str	r3, [r7, #12]

  /* Set the encoder Mode */
  tmpsmcr |= sConfig->EncoderMode;
 8104fda:	683b      	ldr	r3, [r7, #0]
 8104fdc:	681b      	ldr	r3, [r3, #0]
 8104fde:	697a      	ldr	r2, [r7, #20]
 8104fe0:	4313      	orrs	r3, r2
 8104fe2:	617b      	str	r3, [r7, #20]

  /* Select the Capture Compare 1 and the Capture Compare 2 as input */
  tmpccmr1 &= ~(TIM_CCMR1_CC1S | TIM_CCMR1_CC2S);
 8104fe4:	693b      	ldr	r3, [r7, #16]
 8104fe6:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8104fea:	f023 0303 	bic.w	r3, r3, #3
 8104fee:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Selection | (sConfig->IC2Selection << 8U));
 8104ff0:	683b      	ldr	r3, [r7, #0]
 8104ff2:	689a      	ldr	r2, [r3, #8]
 8104ff4:	683b      	ldr	r3, [r7, #0]
 8104ff6:	699b      	ldr	r3, [r3, #24]
 8104ff8:	021b      	lsls	r3, r3, #8
 8104ffa:	4313      	orrs	r3, r2
 8104ffc:	693a      	ldr	r2, [r7, #16]
 8104ffe:	4313      	orrs	r3, r2
 8105000:	613b      	str	r3, [r7, #16]

  /* Set the Capture Compare 1 and the Capture Compare 2 prescalers and filters */
  tmpccmr1 &= ~(TIM_CCMR1_IC1PSC | TIM_CCMR1_IC2PSC);
 8105002:	693b      	ldr	r3, [r7, #16]
 8105004:	f423 6340 	bic.w	r3, r3, #3072	@ 0xc00
 8105008:	f023 030c 	bic.w	r3, r3, #12
 810500c:	613b      	str	r3, [r7, #16]
  tmpccmr1 &= ~(TIM_CCMR1_IC1F | TIM_CCMR1_IC2F);
 810500e:	693b      	ldr	r3, [r7, #16]
 8105010:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8105014:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8105018:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= sConfig->IC1Prescaler | (sConfig->IC2Prescaler << 8U);
 810501a:	683b      	ldr	r3, [r7, #0]
 810501c:	68da      	ldr	r2, [r3, #12]
 810501e:	683b      	ldr	r3, [r7, #0]
 8105020:	69db      	ldr	r3, [r3, #28]
 8105022:	021b      	lsls	r3, r3, #8
 8105024:	4313      	orrs	r3, r2
 8105026:	693a      	ldr	r2, [r7, #16]
 8105028:	4313      	orrs	r3, r2
 810502a:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Filter << 4U) | (sConfig->IC2Filter << 12U);
 810502c:	683b      	ldr	r3, [r7, #0]
 810502e:	691b      	ldr	r3, [r3, #16]
 8105030:	011a      	lsls	r2, r3, #4
 8105032:	683b      	ldr	r3, [r7, #0]
 8105034:	6a1b      	ldr	r3, [r3, #32]
 8105036:	031b      	lsls	r3, r3, #12
 8105038:	4313      	orrs	r3, r2
 810503a:	693a      	ldr	r2, [r7, #16]
 810503c:	4313      	orrs	r3, r2
 810503e:	613b      	str	r3, [r7, #16]

  /* Set the TI1 and the TI2 Polarities */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC2P);
 8105040:	68fb      	ldr	r3, [r7, #12]
 8105042:	f023 0322 	bic.w	r3, r3, #34	@ 0x22
 8105046:	60fb      	str	r3, [r7, #12]
  tmpccer &= ~(TIM_CCER_CC1NP | TIM_CCER_CC2NP);
 8105048:	68fb      	ldr	r3, [r7, #12]
 810504a:	f023 0388 	bic.w	r3, r3, #136	@ 0x88
 810504e:	60fb      	str	r3, [r7, #12]
  tmpccer |= sConfig->IC1Polarity | (sConfig->IC2Polarity << 4U);
 8105050:	683b      	ldr	r3, [r7, #0]
 8105052:	685a      	ldr	r2, [r3, #4]
 8105054:	683b      	ldr	r3, [r7, #0]
 8105056:	695b      	ldr	r3, [r3, #20]
 8105058:	011b      	lsls	r3, r3, #4
 810505a:	4313      	orrs	r3, r2
 810505c:	68fa      	ldr	r2, [r7, #12]
 810505e:	4313      	orrs	r3, r2
 8105060:	60fb      	str	r3, [r7, #12]

  /* Write to TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 8105062:	687b      	ldr	r3, [r7, #4]
 8105064:	681b      	ldr	r3, [r3, #0]
 8105066:	697a      	ldr	r2, [r7, #20]
 8105068:	609a      	str	r2, [r3, #8]

  /* Write to TIMx CCMR1 */
  htim->Instance->CCMR1 = tmpccmr1;
 810506a:	687b      	ldr	r3, [r7, #4]
 810506c:	681b      	ldr	r3, [r3, #0]
 810506e:	693a      	ldr	r2, [r7, #16]
 8105070:	619a      	str	r2, [r3, #24]

  /* Write to TIMx CCER */
  htim->Instance->CCER = tmpccer;
 8105072:	687b      	ldr	r3, [r7, #4]
 8105074:	681b      	ldr	r3, [r3, #0]
 8105076:	68fa      	ldr	r2, [r7, #12]
 8105078:	621a      	str	r2, [r3, #32]

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 810507a:	687b      	ldr	r3, [r7, #4]
 810507c:	2201      	movs	r2, #1
 810507e:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Set the TIM channels state */
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8105082:	687b      	ldr	r3, [r7, #4]
 8105084:	2201      	movs	r2, #1
 8105086:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 810508a:	687b      	ldr	r3, [r7, #4]
 810508c:	2201      	movs	r2, #1
 810508e:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8105092:	687b      	ldr	r3, [r7, #4]
 8105094:	2201      	movs	r2, #1
 8105096:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 810509a:	687b      	ldr	r3, [r7, #4]
 810509c:	2201      	movs	r2, #1
 810509e:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 81050a2:	687b      	ldr	r3, [r7, #4]
 81050a4:	2201      	movs	r2, #1
 81050a6:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 81050aa:	2300      	movs	r3, #0
}
 81050ac:	4618      	mov	r0, r3
 81050ae:	3718      	adds	r7, #24
 81050b0:	46bd      	mov	sp, r7
 81050b2:	bd80      	pop	{r7, pc}

081050b4 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 81050b4:	b480      	push	{r7}
 81050b6:	b085      	sub	sp, #20
 81050b8:	af00      	add	r7, sp, #0
 81050ba:	6078      	str	r0, [r7, #4]
 81050bc:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 81050be:	687b      	ldr	r3, [r7, #4]
 81050c0:	681b      	ldr	r3, [r3, #0]
 81050c2:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 81050c4:	687b      	ldr	r3, [r7, #4]
 81050c6:	4a43      	ldr	r2, [pc, #268]	@ (81051d4 <TIM_Base_SetConfig+0x120>)
 81050c8:	4293      	cmp	r3, r2
 81050ca:	d013      	beq.n	81050f4 <TIM_Base_SetConfig+0x40>
 81050cc:	687b      	ldr	r3, [r7, #4]
 81050ce:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 81050d2:	d00f      	beq.n	81050f4 <TIM_Base_SetConfig+0x40>
 81050d4:	687b      	ldr	r3, [r7, #4]
 81050d6:	4a40      	ldr	r2, [pc, #256]	@ (81051d8 <TIM_Base_SetConfig+0x124>)
 81050d8:	4293      	cmp	r3, r2
 81050da:	d00b      	beq.n	81050f4 <TIM_Base_SetConfig+0x40>
 81050dc:	687b      	ldr	r3, [r7, #4]
 81050de:	4a3f      	ldr	r2, [pc, #252]	@ (81051dc <TIM_Base_SetConfig+0x128>)
 81050e0:	4293      	cmp	r3, r2
 81050e2:	d007      	beq.n	81050f4 <TIM_Base_SetConfig+0x40>
 81050e4:	687b      	ldr	r3, [r7, #4]
 81050e6:	4a3e      	ldr	r2, [pc, #248]	@ (81051e0 <TIM_Base_SetConfig+0x12c>)
 81050e8:	4293      	cmp	r3, r2
 81050ea:	d003      	beq.n	81050f4 <TIM_Base_SetConfig+0x40>
 81050ec:	687b      	ldr	r3, [r7, #4]
 81050ee:	4a3d      	ldr	r2, [pc, #244]	@ (81051e4 <TIM_Base_SetConfig+0x130>)
 81050f0:	4293      	cmp	r3, r2
 81050f2:	d108      	bne.n	8105106 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 81050f4:	68fb      	ldr	r3, [r7, #12]
 81050f6:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 81050fa:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 81050fc:	683b      	ldr	r3, [r7, #0]
 81050fe:	685b      	ldr	r3, [r3, #4]
 8105100:	68fa      	ldr	r2, [r7, #12]
 8105102:	4313      	orrs	r3, r2
 8105104:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8105106:	687b      	ldr	r3, [r7, #4]
 8105108:	4a32      	ldr	r2, [pc, #200]	@ (81051d4 <TIM_Base_SetConfig+0x120>)
 810510a:	4293      	cmp	r3, r2
 810510c:	d01f      	beq.n	810514e <TIM_Base_SetConfig+0x9a>
 810510e:	687b      	ldr	r3, [r7, #4]
 8105110:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8105114:	d01b      	beq.n	810514e <TIM_Base_SetConfig+0x9a>
 8105116:	687b      	ldr	r3, [r7, #4]
 8105118:	4a2f      	ldr	r2, [pc, #188]	@ (81051d8 <TIM_Base_SetConfig+0x124>)
 810511a:	4293      	cmp	r3, r2
 810511c:	d017      	beq.n	810514e <TIM_Base_SetConfig+0x9a>
 810511e:	687b      	ldr	r3, [r7, #4]
 8105120:	4a2e      	ldr	r2, [pc, #184]	@ (81051dc <TIM_Base_SetConfig+0x128>)
 8105122:	4293      	cmp	r3, r2
 8105124:	d013      	beq.n	810514e <TIM_Base_SetConfig+0x9a>
 8105126:	687b      	ldr	r3, [r7, #4]
 8105128:	4a2d      	ldr	r2, [pc, #180]	@ (81051e0 <TIM_Base_SetConfig+0x12c>)
 810512a:	4293      	cmp	r3, r2
 810512c:	d00f      	beq.n	810514e <TIM_Base_SetConfig+0x9a>
 810512e:	687b      	ldr	r3, [r7, #4]
 8105130:	4a2c      	ldr	r2, [pc, #176]	@ (81051e4 <TIM_Base_SetConfig+0x130>)
 8105132:	4293      	cmp	r3, r2
 8105134:	d00b      	beq.n	810514e <TIM_Base_SetConfig+0x9a>
 8105136:	687b      	ldr	r3, [r7, #4]
 8105138:	4a2b      	ldr	r2, [pc, #172]	@ (81051e8 <TIM_Base_SetConfig+0x134>)
 810513a:	4293      	cmp	r3, r2
 810513c:	d007      	beq.n	810514e <TIM_Base_SetConfig+0x9a>
 810513e:	687b      	ldr	r3, [r7, #4]
 8105140:	4a2a      	ldr	r2, [pc, #168]	@ (81051ec <TIM_Base_SetConfig+0x138>)
 8105142:	4293      	cmp	r3, r2
 8105144:	d003      	beq.n	810514e <TIM_Base_SetConfig+0x9a>
 8105146:	687b      	ldr	r3, [r7, #4]
 8105148:	4a29      	ldr	r2, [pc, #164]	@ (81051f0 <TIM_Base_SetConfig+0x13c>)
 810514a:	4293      	cmp	r3, r2
 810514c:	d108      	bne.n	8105160 <TIM_Base_SetConfig+0xac>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 810514e:	68fb      	ldr	r3, [r7, #12]
 8105150:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8105154:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8105156:	683b      	ldr	r3, [r7, #0]
 8105158:	68db      	ldr	r3, [r3, #12]
 810515a:	68fa      	ldr	r2, [r7, #12]
 810515c:	4313      	orrs	r3, r2
 810515e:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8105160:	68fb      	ldr	r3, [r7, #12]
 8105162:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8105166:	683b      	ldr	r3, [r7, #0]
 8105168:	695b      	ldr	r3, [r3, #20]
 810516a:	4313      	orrs	r3, r2
 810516c:	60fb      	str	r3, [r7, #12]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 810516e:	683b      	ldr	r3, [r7, #0]
 8105170:	689a      	ldr	r2, [r3, #8]
 8105172:	687b      	ldr	r3, [r7, #4]
 8105174:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8105176:	683b      	ldr	r3, [r7, #0]
 8105178:	681a      	ldr	r2, [r3, #0]
 810517a:	687b      	ldr	r3, [r7, #4]
 810517c:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 810517e:	687b      	ldr	r3, [r7, #4]
 8105180:	4a14      	ldr	r2, [pc, #80]	@ (81051d4 <TIM_Base_SetConfig+0x120>)
 8105182:	4293      	cmp	r3, r2
 8105184:	d00f      	beq.n	81051a6 <TIM_Base_SetConfig+0xf2>
 8105186:	687b      	ldr	r3, [r7, #4]
 8105188:	4a16      	ldr	r2, [pc, #88]	@ (81051e4 <TIM_Base_SetConfig+0x130>)
 810518a:	4293      	cmp	r3, r2
 810518c:	d00b      	beq.n	81051a6 <TIM_Base_SetConfig+0xf2>
 810518e:	687b      	ldr	r3, [r7, #4]
 8105190:	4a15      	ldr	r2, [pc, #84]	@ (81051e8 <TIM_Base_SetConfig+0x134>)
 8105192:	4293      	cmp	r3, r2
 8105194:	d007      	beq.n	81051a6 <TIM_Base_SetConfig+0xf2>
 8105196:	687b      	ldr	r3, [r7, #4]
 8105198:	4a14      	ldr	r2, [pc, #80]	@ (81051ec <TIM_Base_SetConfig+0x138>)
 810519a:	4293      	cmp	r3, r2
 810519c:	d003      	beq.n	81051a6 <TIM_Base_SetConfig+0xf2>
 810519e:	687b      	ldr	r3, [r7, #4]
 81051a0:	4a13      	ldr	r2, [pc, #76]	@ (81051f0 <TIM_Base_SetConfig+0x13c>)
 81051a2:	4293      	cmp	r3, r2
 81051a4:	d103      	bne.n	81051ae <TIM_Base_SetConfig+0xfa>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 81051a6:	683b      	ldr	r3, [r7, #0]
 81051a8:	691a      	ldr	r2, [r3, #16]
 81051aa:	687b      	ldr	r3, [r7, #4]
 81051ac:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Disable Update Event (UEV) with Update Generation (UG)
     by changing Update Request Source (URS) to avoid Update flag (UIF) */
  SET_BIT(TIMx->CR1, TIM_CR1_URS);
 81051ae:	687b      	ldr	r3, [r7, #4]
 81051b0:	681b      	ldr	r3, [r3, #0]
 81051b2:	f043 0204 	orr.w	r2, r3, #4
 81051b6:	687b      	ldr	r3, [r7, #4]
 81051b8:	601a      	str	r2, [r3, #0]

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 81051ba:	687b      	ldr	r3, [r7, #4]
 81051bc:	2201      	movs	r2, #1
 81051be:	615a      	str	r2, [r3, #20]

  TIMx->CR1 = tmpcr1;
 81051c0:	687b      	ldr	r3, [r7, #4]
 81051c2:	68fa      	ldr	r2, [r7, #12]
 81051c4:	601a      	str	r2, [r3, #0]
}
 81051c6:	bf00      	nop
 81051c8:	3714      	adds	r7, #20
 81051ca:	46bd      	mov	sp, r7
 81051cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 81051d0:	4770      	bx	lr
 81051d2:	bf00      	nop
 81051d4:	40010000 	.word	0x40010000
 81051d8:	40000400 	.word	0x40000400
 81051dc:	40000800 	.word	0x40000800
 81051e0:	40000c00 	.word	0x40000c00
 81051e4:	40010400 	.word	0x40010400
 81051e8:	40014000 	.word	0x40014000
 81051ec:	40014400 	.word	0x40014400
 81051f0:	40014800 	.word	0x40014800

081051f4 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 81051f4:	b480      	push	{r7}
 81051f6:	b085      	sub	sp, #20
 81051f8:	af00      	add	r7, sp, #0
 81051fa:	6078      	str	r0, [r7, #4]
 81051fc:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 81051fe:	687b      	ldr	r3, [r7, #4]
 8105200:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8105204:	2b01      	cmp	r3, #1
 8105206:	d101      	bne.n	810520c <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8105208:	2302      	movs	r3, #2
 810520a:	e06d      	b.n	81052e8 <HAL_TIMEx_MasterConfigSynchronization+0xf4>
 810520c:	687b      	ldr	r3, [r7, #4]
 810520e:	2201      	movs	r2, #1
 8105210:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8105214:	687b      	ldr	r3, [r7, #4]
 8105216:	2202      	movs	r2, #2
 8105218:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 810521c:	687b      	ldr	r3, [r7, #4]
 810521e:	681b      	ldr	r3, [r3, #0]
 8105220:	685b      	ldr	r3, [r3, #4]
 8105222:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8105224:	687b      	ldr	r3, [r7, #4]
 8105226:	681b      	ldr	r3, [r3, #0]
 8105228:	689b      	ldr	r3, [r3, #8]
 810522a:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 810522c:	687b      	ldr	r3, [r7, #4]
 810522e:	681b      	ldr	r3, [r3, #0]
 8105230:	4a30      	ldr	r2, [pc, #192]	@ (81052f4 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 8105232:	4293      	cmp	r3, r2
 8105234:	d004      	beq.n	8105240 <HAL_TIMEx_MasterConfigSynchronization+0x4c>
 8105236:	687b      	ldr	r3, [r7, #4]
 8105238:	681b      	ldr	r3, [r3, #0]
 810523a:	4a2f      	ldr	r2, [pc, #188]	@ (81052f8 <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 810523c:	4293      	cmp	r3, r2
 810523e:	d108      	bne.n	8105252 <HAL_TIMEx_MasterConfigSynchronization+0x5e>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 8105240:	68fb      	ldr	r3, [r7, #12]
 8105242:	f423 0370 	bic.w	r3, r3, #15728640	@ 0xf00000
 8105246:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8105248:	683b      	ldr	r3, [r7, #0]
 810524a:	685b      	ldr	r3, [r3, #4]
 810524c:	68fa      	ldr	r2, [r7, #12]
 810524e:	4313      	orrs	r3, r2
 8105250:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8105252:	68fb      	ldr	r3, [r7, #12]
 8105254:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8105258:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 810525a:	683b      	ldr	r3, [r7, #0]
 810525c:	681b      	ldr	r3, [r3, #0]
 810525e:	68fa      	ldr	r2, [r7, #12]
 8105260:	4313      	orrs	r3, r2
 8105262:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8105264:	687b      	ldr	r3, [r7, #4]
 8105266:	681b      	ldr	r3, [r3, #0]
 8105268:	68fa      	ldr	r2, [r7, #12]
 810526a:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 810526c:	687b      	ldr	r3, [r7, #4]
 810526e:	681b      	ldr	r3, [r3, #0]
 8105270:	4a20      	ldr	r2, [pc, #128]	@ (81052f4 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 8105272:	4293      	cmp	r3, r2
 8105274:	d022      	beq.n	81052bc <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8105276:	687b      	ldr	r3, [r7, #4]
 8105278:	681b      	ldr	r3, [r3, #0]
 810527a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 810527e:	d01d      	beq.n	81052bc <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8105280:	687b      	ldr	r3, [r7, #4]
 8105282:	681b      	ldr	r3, [r3, #0]
 8105284:	4a1d      	ldr	r2, [pc, #116]	@ (81052fc <HAL_TIMEx_MasterConfigSynchronization+0x108>)
 8105286:	4293      	cmp	r3, r2
 8105288:	d018      	beq.n	81052bc <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 810528a:	687b      	ldr	r3, [r7, #4]
 810528c:	681b      	ldr	r3, [r3, #0]
 810528e:	4a1c      	ldr	r2, [pc, #112]	@ (8105300 <HAL_TIMEx_MasterConfigSynchronization+0x10c>)
 8105290:	4293      	cmp	r3, r2
 8105292:	d013      	beq.n	81052bc <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8105294:	687b      	ldr	r3, [r7, #4]
 8105296:	681b      	ldr	r3, [r3, #0]
 8105298:	4a1a      	ldr	r2, [pc, #104]	@ (8105304 <HAL_TIMEx_MasterConfigSynchronization+0x110>)
 810529a:	4293      	cmp	r3, r2
 810529c:	d00e      	beq.n	81052bc <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 810529e:	687b      	ldr	r3, [r7, #4]
 81052a0:	681b      	ldr	r3, [r3, #0]
 81052a2:	4a15      	ldr	r2, [pc, #84]	@ (81052f8 <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 81052a4:	4293      	cmp	r3, r2
 81052a6:	d009      	beq.n	81052bc <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 81052a8:	687b      	ldr	r3, [r7, #4]
 81052aa:	681b      	ldr	r3, [r3, #0]
 81052ac:	4a16      	ldr	r2, [pc, #88]	@ (8105308 <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 81052ae:	4293      	cmp	r3, r2
 81052b0:	d004      	beq.n	81052bc <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 81052b2:	687b      	ldr	r3, [r7, #4]
 81052b4:	681b      	ldr	r3, [r3, #0]
 81052b6:	4a15      	ldr	r2, [pc, #84]	@ (810530c <HAL_TIMEx_MasterConfigSynchronization+0x118>)
 81052b8:	4293      	cmp	r3, r2
 81052ba:	d10c      	bne.n	81052d6 <HAL_TIMEx_MasterConfigSynchronization+0xe2>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 81052bc:	68bb      	ldr	r3, [r7, #8]
 81052be:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 81052c2:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 81052c4:	683b      	ldr	r3, [r7, #0]
 81052c6:	689b      	ldr	r3, [r3, #8]
 81052c8:	68ba      	ldr	r2, [r7, #8]
 81052ca:	4313      	orrs	r3, r2
 81052cc:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 81052ce:	687b      	ldr	r3, [r7, #4]
 81052d0:	681b      	ldr	r3, [r3, #0]
 81052d2:	68ba      	ldr	r2, [r7, #8]
 81052d4:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 81052d6:	687b      	ldr	r3, [r7, #4]
 81052d8:	2201      	movs	r2, #1
 81052da:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 81052de:	687b      	ldr	r3, [r7, #4]
 81052e0:	2200      	movs	r2, #0
 81052e2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 81052e6:	2300      	movs	r3, #0
}
 81052e8:	4618      	mov	r0, r3
 81052ea:	3714      	adds	r7, #20
 81052ec:	46bd      	mov	sp, r7
 81052ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 81052f2:	4770      	bx	lr
 81052f4:	40010000 	.word	0x40010000
 81052f8:	40010400 	.word	0x40010400
 81052fc:	40000400 	.word	0x40000400
 8105300:	40000800 	.word	0x40000800
 8105304:	40000c00 	.word	0x40000c00
 8105308:	40001800 	.word	0x40001800
 810530c:	40014000 	.word	0x40014000

08105310 <memset>:
 8105310:	4402      	add	r2, r0
 8105312:	4603      	mov	r3, r0
 8105314:	4293      	cmp	r3, r2
 8105316:	d100      	bne.n	810531a <memset+0xa>
 8105318:	4770      	bx	lr
 810531a:	f803 1b01 	strb.w	r1, [r3], #1
 810531e:	e7f9      	b.n	8105314 <memset+0x4>

08105320 <__libc_init_array>:
 8105320:	b570      	push	{r4, r5, r6, lr}
 8105322:	4d0d      	ldr	r5, [pc, #52]	@ (8105358 <__libc_init_array+0x38>)
 8105324:	4c0d      	ldr	r4, [pc, #52]	@ (810535c <__libc_init_array+0x3c>)
 8105326:	1b64      	subs	r4, r4, r5
 8105328:	10a4      	asrs	r4, r4, #2
 810532a:	2600      	movs	r6, #0
 810532c:	42a6      	cmp	r6, r4
 810532e:	d109      	bne.n	8105344 <__libc_init_array+0x24>
 8105330:	4d0b      	ldr	r5, [pc, #44]	@ (8105360 <__libc_init_array+0x40>)
 8105332:	4c0c      	ldr	r4, [pc, #48]	@ (8105364 <__libc_init_array+0x44>)
 8105334:	f000 f818 	bl	8105368 <_init>
 8105338:	1b64      	subs	r4, r4, r5
 810533a:	10a4      	asrs	r4, r4, #2
 810533c:	2600      	movs	r6, #0
 810533e:	42a6      	cmp	r6, r4
 8105340:	d105      	bne.n	810534e <__libc_init_array+0x2e>
 8105342:	bd70      	pop	{r4, r5, r6, pc}
 8105344:	f855 3b04 	ldr.w	r3, [r5], #4
 8105348:	4798      	blx	r3
 810534a:	3601      	adds	r6, #1
 810534c:	e7ee      	b.n	810532c <__libc_init_array+0xc>
 810534e:	f855 3b04 	ldr.w	r3, [r5], #4
 8105352:	4798      	blx	r3
 8105354:	3601      	adds	r6, #1
 8105356:	e7f2      	b.n	810533e <__libc_init_array+0x1e>
 8105358:	08105390 	.word	0x08105390
 810535c:	08105390 	.word	0x08105390
 8105360:	08105390 	.word	0x08105390
 8105364:	08105394 	.word	0x08105394

08105368 <_init>:
 8105368:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 810536a:	bf00      	nop
 810536c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 810536e:	bc08      	pop	{r3}
 8105370:	469e      	mov	lr, r3
 8105372:	4770      	bx	lr

08105374 <_fini>:
 8105374:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8105376:	bf00      	nop
 8105378:	bcf8      	pop	{r3, r4, r5, r6, r7}
 810537a:	bc08      	pop	{r3}
 810537c:	469e      	mov	lr, r3
 810537e:	4770      	bx	lr
