#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Sun Apr 10 16:58:04 2022
# Process ID: 14884
# Current directory: D:/ComputerScience/cs_COD_Spring_2022/Lab4/lab4
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent14644 D:\ComputerScience\cs_COD_Spring_2022\Lab4\lab4\lab4.xpr
# Log file: D:/ComputerScience/cs_COD_Spring_2022/Lab4/lab4/vivado.log
# Journal file: D:/ComputerScience/cs_COD_Spring_2022/Lab4/lab4\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/ComputerScience/cs_COD_Spring_2022/Lab4/lab4/lab4.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/ComputerScience/CodeApp/Vivado/2019.2/data/ip'.
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs synth_1 -jobs 8
[Sun Apr 10 16:58:46 2022] Launched synth_1...
Run output will be captured here: D:/ComputerScience/cs_COD_Spring_2022/Lab4/lab4/lab4.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 8
[Sun Apr 10 17:23:46 2022] Launched synth_1...
Run output will be captured here: D:/ComputerScience/cs_COD_Spring_2022/Lab4/lab4/lab4.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 8
[Sun Apr 10 17:49:00 2022] Launched synth_1...
Run output will be captured here: D:/ComputerScience/cs_COD_Spring_2022/Lab4/lab4/lab4.runs/synth_1/runme.log
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs synth_1 -jobs 8
[Sun Apr 10 18:15:23 2022] Launched synth_1...
Run output will be captured here: D:/ComputerScience/cs_COD_Spring_2022/Lab4/lab4/lab4.runs/synth_1/runme.log
reset_run synth_1
launch_runs impl_1 -jobs 8
[Sun Apr 10 18:16:21 2022] Launched synth_1...
Run output will be captured here: D:/ComputerScience/cs_COD_Spring_2022/Lab4/lab4/lab4.runs/synth_1/runme.log
[Sun Apr 10 18:16:21 2022] Launched impl_1...
Run output will be captured here: D:/ComputerScience/cs_COD_Spring_2022/Lab4/lab4/lab4.runs/impl_1/runme.log
set_property -dict [list CONFIG.coefficient_file {D:/ComputerScience/cs_COD_Spring_2022/Lab4/lab4/lab4.srcs/sources_1/ip/test_text.coe}] [get_ips inst_mem]
INFO: [IP_Flow 19-3484] Absolute path of file 'd:/ComputerScience/cs_COD_Spring_2022/Lab4/lab4/lab4.srcs/sources_1/ip/test_text.coe' provided. It will be converted relative to IP Instance files '../test_text.coe'
generate_target all [get_files  D:/ComputerScience/cs_COD_Spring_2022/Lab4/lab4/lab4.srcs/sources_1/ip/inst_mem/inst_mem.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'inst_mem'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'inst_mem'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'inst_mem'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'inst_mem'...
catch { config_ip_cache -export [get_ips -all inst_mem] }
export_ip_user_files -of_objects [get_files D:/ComputerScience/cs_COD_Spring_2022/Lab4/lab4/lab4.srcs/sources_1/ip/inst_mem/inst_mem.xci] -no_script -sync -force -quiet
reset_run inst_mem_synth_1
launch_runs -jobs 8 inst_mem_synth_1
[Sun Apr 10 18:20:19 2022] Launched inst_mem_synth_1...
Run output will be captured here: D:/ComputerScience/cs_COD_Spring_2022/Lab4/lab4/lab4.runs/inst_mem_synth_1/runme.log
export_simulation -of_objects [get_files D:/ComputerScience/cs_COD_Spring_2022/Lab4/lab4/lab4.srcs/sources_1/ip/inst_mem/inst_mem.xci] -directory D:/ComputerScience/cs_COD_Spring_2022/Lab4/lab4/lab4.ip_user_files/sim_scripts -ip_user_files_dir D:/ComputerScience/cs_COD_Spring_2022/Lab4/lab4/lab4.ip_user_files -ipstatic_source_dir D:/ComputerScience/cs_COD_Spring_2022/Lab4/lab4/lab4.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/ComputerScience/cs_COD_Spring_2022/Lab4/lab4/lab4.cache/compile_simlib/modelsim} {questa=D:/ComputerScience/cs_COD_Spring_2022/Lab4/lab4/lab4.cache/compile_simlib/questa} {riviera=D:/ComputerScience/cs_COD_Spring_2022/Lab4/lab4/lab4.cache/compile_simlib/riviera} {activehdl=D:/ComputerScience/cs_COD_Spring_2022/Lab4/lab4/lab4.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
set_property -dict [list CONFIG.coefficient_file {D:/ComputerScience/cs_COD_Spring_2022/Lab4/lab4/lab4.srcs/sources_1/ip/test_data.coe}] [get_ips data_mem]
INFO: [IP_Flow 19-3484] Absolute path of file 'd:/ComputerScience/cs_COD_Spring_2022/Lab4/lab4/lab4.srcs/sources_1/ip/test_data.coe' provided. It will be converted relative to IP Instance files '../test_data.coe'
generate_target all [get_files  D:/ComputerScience/cs_COD_Spring_2022/Lab4/lab4/lab4.srcs/sources_1/ip/data_mem/data_mem.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'data_mem'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'data_mem'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'data_mem'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'data_mem'...
catch { config_ip_cache -export [get_ips -all data_mem] }
export_ip_user_files -of_objects [get_files D:/ComputerScience/cs_COD_Spring_2022/Lab4/lab4/lab4.srcs/sources_1/ip/data_mem/data_mem.xci] -no_script -sync -force -quiet
reset_run data_mem_synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/ComputerScience/cs_COD_Spring_2022/Lab4/lab4/lab4.runs/data_mem_synth_1

launch_runs -jobs 8 data_mem_synth_1
[Sun Apr 10 18:20:38 2022] Launched data_mem_synth_1...
Run output will be captured here: D:/ComputerScience/cs_COD_Spring_2022/Lab4/lab4/lab4.runs/data_mem_synth_1/runme.log
export_simulation -of_objects [get_files D:/ComputerScience/cs_COD_Spring_2022/Lab4/lab4/lab4.srcs/sources_1/ip/data_mem/data_mem.xci] -directory D:/ComputerScience/cs_COD_Spring_2022/Lab4/lab4/lab4.ip_user_files/sim_scripts -ip_user_files_dir D:/ComputerScience/cs_COD_Spring_2022/Lab4/lab4/lab4.ip_user_files -ipstatic_source_dir D:/ComputerScience/cs_COD_Spring_2022/Lab4/lab4/lab4.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/ComputerScience/cs_COD_Spring_2022/Lab4/lab4/lab4.cache/compile_simlib/modelsim} {questa=D:/ComputerScience/cs_COD_Spring_2022/Lab4/lab4/lab4.cache/compile_simlib/questa} {riviera=D:/ComputerScience/cs_COD_Spring_2022/Lab4/lab4/lab4.cache/compile_simlib/riviera} {activehdl=D:/ComputerScience/cs_COD_Spring_2022/Lab4/lab4/lab4.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/ComputerScience/cs_COD_Spring_2022/Lab4/lab4/lab4.runs/synth_1

launch_runs impl_1 -jobs 8
[Sun Apr 10 18:20:53 2022] Launched data_mem_synth_1, synth_1...
Run output will be captured here:
data_mem_synth_1: D:/ComputerScience/cs_COD_Spring_2022/Lab4/lab4/lab4.runs/data_mem_synth_1/runme.log
synth_1: D:/ComputerScience/cs_COD_Spring_2022/Lab4/lab4/lab4.runs/synth_1/runme.log
[Sun Apr 10 18:20:53 2022] Launched impl_1...
Run output will be captured here: D:/ComputerScience/cs_COD_Spring_2022/Lab4/lab4/lab4.runs/impl_1/runme.log
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs synth_1 -jobs 8
[Sun Apr 10 18:24:49 2022] Launched synth_1...
Run output will be captured here: D:/ComputerScience/cs_COD_Spring_2022/Lab4/lab4/lab4.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 8
[Sun Apr 10 18:25:21 2022] Launched synth_1...
Run output will be captured here: D:/ComputerScience/cs_COD_Spring_2022/Lab4/lab4/lab4.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 8
[Sun Apr 10 18:27:18 2022] Launched synth_1...
Run output will be captured here: D:/ComputerScience/cs_COD_Spring_2022/Lab4/lab4/lab4.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 8
[Sun Apr 10 18:30:38 2022] Launched synth_1...
Run output will be captured here: D:/ComputerScience/cs_COD_Spring_2022/Lab4/lab4/lab4.runs/synth_1/runme.log
launch_runs impl_1 -jobs 8
[Sun Apr 10 18:32:03 2022] Launched impl_1...
Run output will be captured here: D:/ComputerScience/cs_COD_Spring_2022/Lab4/lab4/lab4.runs/impl_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 8
[Sun Apr 10 18:35:45 2022] Launched synth_1...
Run output will be captured here: D:/ComputerScience/cs_COD_Spring_2022/Lab4/lab4/lab4.runs/synth_1/runme.log
add_files -norecurse -scan_for_includes D:/ComputerScience/cs_COD_Spring_2022/PDU-v0.1_0410.v
import_files -norecurse D:/ComputerScience/cs_COD_Spring_2022/PDU-v0.1_0410.v
update_compile_order -fileset sources_1
set_property top pdu [current_fileset]
update_compile_order -fileset sources_1
create_ip -name clk_wiz -vendor xilinx.com -library ip -version 6.0 -module_name clk_wiz_0 -dir d:/ComputerScience/cs_COD_Spring_2022/Lab4/lab4/lab4.srcs/sources_1/ip
set_property -dict [list CONFIG.CLKOUT1_REQUESTED_OUT_FREQ {10} CONFIG.MMCM_DIVCLK_DIVIDE {2} CONFIG.MMCM_CLKFBOUT_MULT_F {15.625} CONFIG.MMCM_CLKOUT0_DIVIDE_F {78.125} CONFIG.CLKOUT1_JITTER {290.478} CONFIG.CLKOUT1_PHASE_ERROR {133.882}] [get_ips clk_wiz_0]
generate_target {instantiation_template} [get_files d:/ComputerScience/cs_COD_Spring_2022/Lab4/lab4/lab4.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'clk_wiz_0'...
generate_target all [get_files  d:/ComputerScience/cs_COD_Spring_2022/Lab4/lab4/lab4.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci]
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'clk_wiz_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'clk_wiz_0'...
INFO: [IP_Flow 19-1686] Generating 'Implementation' target for IP 'clk_wiz_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'clk_wiz_0'...
catch { config_ip_cache -export [get_ips -all clk_wiz_0] }
export_ip_user_files -of_objects [get_files d:/ComputerScience/cs_COD_Spring_2022/Lab4/lab4/lab4.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] d:/ComputerScience/cs_COD_Spring_2022/Lab4/lab4/lab4.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci]
launch_runs -jobs 8 clk_wiz_0_synth_1
[Sun Apr 10 18:54:51 2022] Launched clk_wiz_0_synth_1...
Run output will be captured here: D:/ComputerScience/cs_COD_Spring_2022/Lab4/lab4/lab4.runs/clk_wiz_0_synth_1/runme.log
export_simulation -of_objects [get_files d:/ComputerScience/cs_COD_Spring_2022/Lab4/lab4/lab4.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci] -directory D:/ComputerScience/cs_COD_Spring_2022/Lab4/lab4/lab4.ip_user_files/sim_scripts -ip_user_files_dir D:/ComputerScience/cs_COD_Spring_2022/Lab4/lab4/lab4.ip_user_files -ipstatic_source_dir D:/ComputerScience/cs_COD_Spring_2022/Lab4/lab4/lab4.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/ComputerScience/cs_COD_Spring_2022/Lab4/lab4/lab4.cache/compile_simlib/modelsim} {questa=D:/ComputerScience/cs_COD_Spring_2022/Lab4/lab4/lab4.cache/compile_simlib/questa} {riviera=D:/ComputerScience/cs_COD_Spring_2022/Lab4/lab4/lab4.cache/compile_simlib/riviera} {activehdl=D:/ComputerScience/cs_COD_Spring_2022/Lab4/lab4/lab4.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs impl_1 -jobs 8
[Sun Apr 10 19:30:23 2022] Launched synth_1...
Run output will be captured here: D:/ComputerScience/cs_COD_Spring_2022/Lab4/lab4/lab4.runs/synth_1/runme.log
[Sun Apr 10 19:30:23 2022] Launched impl_1...
Run output will be captured here: D:/ComputerScience/cs_COD_Spring_2022/Lab4/lab4/lab4.runs/impl_1/runme.log
ERROR: [Vivado 12-106] *** Exception: java.lang.NullPointerException (See D:/ComputerScience/cs_COD_Spring_2022/Lab4/lab4/vivado_pid14884.debug)
reset_run synth_1
launch_runs impl_1 -jobs 8
[Sun Apr 10 19:39:45 2022] Launched synth_1...
Run output will be captured here: D:/ComputerScience/cs_COD_Spring_2022/Lab4/lab4/lab4.runs/synth_1/runme.log
[Sun Apr 10 19:39:45 2022] Launched impl_1...
Run output will be captured here: D:/ComputerScience/cs_COD_Spring_2022/Lab4/lab4/lab4.runs/impl_1/runme.log
export_ip_user_files -of_objects  [get_files d:/ComputerScience/cs_COD_Spring_2022/Lab4/lab4/lab4.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci] -no_script -reset -force -quiet
remove_files  -fileset clk_wiz_0 d:/ComputerScience/cs_COD_Spring_2022/Lab4/lab4/lab4.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci
INFO: [Project 1-386] Moving file 'd:/ComputerScience/cs_COD_Spring_2022/Lab4/lab4/lab4.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci' from fileset 'clk_wiz_0' to fileset 'sources_1'.
reset_run synth_1
launch_runs synth_1 -jobs 8
[Sun Apr 10 19:48:21 2022] Launched synth_1...
Run output will be captured here: D:/ComputerScience/cs_COD_Spring_2022/Lab4/lab4/lab4.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 8
[Sun Apr 10 20:04:29 2022] Launched synth_1...
Run output will be captured here: D:/ComputerScience/cs_COD_Spring_2022/Lab4/lab4/lab4.runs/synth_1/runme.log
close [ open D:/ComputerScience/cs_COD_Spring_2022/Lab4/lab4/lab4.srcs/sources_1/new/pc_control.v w ]
add_files D:/ComputerScience/cs_COD_Spring_2022/Lab4/lab4/lab4.srcs/sources_1/new/pc_control.v
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs synth_1 -jobs 8
[Sun Apr 10 23:19:14 2022] Launched synth_1...
Run output will be captured here: D:/ComputerScience/cs_COD_Spring_2022/Lab4/lab4/lab4.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 8
[Sun Apr 10 23:25:57 2022] Launched synth_1...
Run output will be captured here: D:/ComputerScience/cs_COD_Spring_2022/Lab4/lab4/lab4.runs/synth_1/runme.log
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/ComputerScience/cs_COD_Spring_2022/Lab4/lab4/lab4.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/ComputerScience/CodeApp/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'D:/ComputerScience/cs_COD_Spring_2022/Lab4/lab4/lab4.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'pdu' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/ComputerScience/cs_COD_Spring_2022/Lab4/lab4/lab4.sim/sim_1/behav/xsim/data_mem.mif'
INFO: [SIM-utils-43] Exported 'D:/ComputerScience/cs_COD_Spring_2022/Lab4/lab4/lab4.sim/sim_1/behav/xsim/test_data.coe'
INFO: [SIM-utils-43] Exported 'D:/ComputerScience/cs_COD_Spring_2022/Lab4/lab4/lab4.sim/sim_1/behav/xsim/inst_mem.mif'
INFO: [SIM-utils-43] Exported 'D:/ComputerScience/cs_COD_Spring_2022/Lab4/lab4/lab4.sim/sim_1/behav/xsim/test_text.coe'
INFO: [SIM-utils-43] Exported 'D:/ComputerScience/cs_COD_Spring_2022/Lab4/lab4/lab4.sim/sim_1/behav/xsim/sort_data.coe'
INFO: [SIM-utils-43] Exported 'D:/ComputerScience/cs_COD_Spring_2022/Lab4/lab4/lab4.sim/sim_1/behav/xsim/sort_text.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/ComputerScience/cs_COD_Spring_2022/Lab4/lab4/lab4.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj pdu_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ComputerScience/cs_COD_Spring_2022/Lab4/lab4/lab4.srcs/sources_1/ip/data_mem/sim/data_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ComputerScience/cs_COD_Spring_2022/Lab4/lab4/lab4.srcs/sources_1/ip/inst_mem/sim/inst_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ComputerScience/cs_COD_Spring_2022/Lab4/lab4/lab4.srcs/sources_1/imports/new/a.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ComputerScience/cs_COD_Spring_2022/Lab4/lab4/lab4.srcs/sources_1/new/cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ComputerScience/cs_COD_Spring_2022/Lab4/lab4/lab4.srcs/sources_1/imports/new/register_file.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_file
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ComputerScience/cs_COD_Spring_2022/Lab4/lab4/lab4.srcs/sources_1/imports/cs_COD_Spring_2022/PDU-v0.1_0410.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pdu
WARNING: [VRFC 10-3248] data object 'led_data_r' is already declared [D:/ComputerScience/cs_COD_Spring_2022/Lab4/lab4/lab4.srcs/sources_1/imports/cs_COD_Spring_2022/PDU-v0.1_0410.v:57]
WARNING: [VRFC 10-3703] second declaration of 'led_data_r' ignored [D:/ComputerScience/cs_COD_Spring_2022/Lab4/lab4/lab4.srcs/sources_1/imports/cs_COD_Spring_2022/PDU-v0.1_0410.v:57]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ComputerScience/cs_COD_Spring_2022/Lab4/lab4/lab4.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/ComputerScience/cs_COD_Spring_2022/Lab4/lab4/lab4.sim/sim_1/behav/xsim'
"xelab -wto 807c4e4b186a49939ef099d60c06bfc0 --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_13 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot pdu_behav xil_defaultlib.pdu xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/ComputerScience/CodeApp/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 807c4e4b186a49939ef099d60c06bfc0 --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_13 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot pdu_behav xil_defaultlib.pdu xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3027] 'led_data_r' was previously declared with a different range [D:/ComputerScience/cs_COD_Spring_2022/Lab4/lab4/lab4.srcs/sources_1/imports/cs_COD_Spring_2022/PDU-v0.1_0410.v:52]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.inst_mem
Compiling module xil_defaultlib.reg_file
Compiling module xil_defaultlib.alu
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.data_mem
Compiling module xil_defaultlib.cpu
Compiling module xil_defaultlib.pdu
Compiling module xil_defaultlib.glbl
Built simulation snapshot pdu_behav

****** Webtalk v2019.2 (64-bit)
  **** SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
  **** IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source D:/ComputerScience/cs_COD_Spring_2022/Lab4/lab4/lab4.sim/sim_1/behav/xsim/xsim.dir/pdu_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Sun Apr 10 23:30:49 2022...
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/ComputerScience/cs_COD_Spring_2022/Lab4/lab4/lab4.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "pdu_behav -key {Behavioral:sim_1:Functional:pdu} -tclbatch {pdu.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source pdu.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: Too many words specified in data file data_mem.mif
INFO: [USF-XSim-96] XSim completed. Design snapshot 'pdu_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:11 . Memory (MB): peak = 1303.145 ; gain = 0.000
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/ComputerScience/cs_COD_Spring_2022/Lab4/lab4/lab4.runs/synth_1

launch_runs synth_1 -jobs 8
[Sun Apr 10 23:31:29 2022] Launched synth_1...
Run output will be captured here: D:/ComputerScience/cs_COD_Spring_2022/Lab4/lab4/lab4.runs/synth_1/runme.log
close_sim
INFO: [Simtcl 6-16] Simulation closed
reset_run synth_1
launch_runs synth_1 -jobs 8
[Sun Apr 10 23:46:23 2022] Launched synth_1...
Run output will be captured here: D:/ComputerScience/cs_COD_Spring_2022/Lab4/lab4/lab4.runs/synth_1/runme.log
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. PID not specified

launch_runs synth_1 -jobs 8
[Sun Apr 10 23:47:54 2022] Launched synth_1...
Run output will be captured here: D:/ComputerScience/cs_COD_Spring_2022/Lab4/lab4/lab4.runs/synth_1/runme.log
exit
INFO: [Common 17-206] Exiting Vivado at Sun Apr 10 23:50:23 2022...
