<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.0 Transitional//EN">
<html><head>
<meta http-equiv="Content-Type" content="text/html;charset=iso-8859-1"/>
<meta name="keywords" content="LLVM,Low Level Virtual Machine,C++,doxygen,API,documentation"/>
<meta name="description" content="C++ source code API documentation for LLVM."/>
<title>LLVM: Member List</title>
<link href="doxygen.css" rel="stylesheet" type="text/css"/>
</head><body>
<p class="title">LLVM API Documentation</p>
<!-- Generated by Doxygen 1.8.11 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="modules.html"><span>Modules</span></a></li>
      <li><a href="namespaces.html"><span>Namespaces</span></a></li>
      <li class="current"><a href="annotated.html"><span>Classes</span></a></li>
      <li><a href="files.html"><span>Files</span></a></li>
      <li>
        <div id="MSearchBox" class="MSearchBoxInactive">
        <span class="left">
          <img id="MSearchSelect" src="search/mag_sel.png"
               onmouseover="return searchBox.OnSearchSelectShow()"
               onmouseout="return searchBox.OnSearchSelectHide()"
               alt=""/>
          <input type="text" id="MSearchField" value="Search" accesskey="S"
               onfocus="searchBox.OnSearchFieldFocus(true)" 
               onblur="searchBox.OnSearchFieldFocus(false)" 
               onkeyup="searchBox.OnSearchFieldChange(event)"/>
          </span><span class="right">
            <a id="MSearchClose" href="javascript:searchBox.CloseResultsWindow()"><img id="MSearchCloseImg" border="0" src="search/close.png" alt=""/></a>
          </span>
        </div>
      </li>
    </ul>
  </div>
  <div id="navrow2" class="tabs2">
    <ul class="tablist">
      <li><a href="annotated.html"><span>Class&#160;List</span></a></li>
      <li><a href="classes.html"><span>Class&#160;Index</span></a></li>
      <li><a href="inherits.html"><span>Class&#160;Hierarchy</span></a></li>
      <li><a href="functions.html"><span>Class&#160;Members</span></a></li>
    </ul>
  </div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
$(document).ready(function(){initNavTree('classllvm_1_1SIInstrInfo.html','');});
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="headertitle">
<div class="title">llvm::SIInstrInfo Member List</div>  </div>
</div><!--header-->
<div class="contents">

<p>This is the complete list of members for <a class="el" href="classllvm_1_1SIInstrInfo.html">llvm::SIInstrInfo</a>, including all inherited members.</p>
<table class="directory">
  <tr class="even"><td class="entry"><a class="el" href="classllvm_1_1AMDGPUInstrInfo.html#acfe7b23c2d93d3bc70d81f54af71237b">AMDGPUInstrInfo</a>(TargetMachine &amp;tm)</td><td class="entry"><a class="el" href="classllvm_1_1AMDGPUInstrInfo.html">llvm::AMDGPUInstrInfo</a></td><td class="entry"><span class="mlabel">explicit</span></td></tr>
  <tr><td class="entry"><a class="el" href="classllvm_1_1SIInstrInfo.html#a652553606f86b407975fce511e32a2cd">buildIndirectRead</a>(MachineBasicBlock *MBB, MachineBasicBlock::iterator I, unsigned ValueReg, unsigned Address, unsigned OffsetReg) const </td><td class="entry"><a class="el" href="classllvm_1_1SIInstrInfo.html">llvm::SIInstrInfo</a></td><td class="entry"><span class="mlabel">virtual</span></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="classllvm_1_1SIInstrInfo.html#ad7d2e08a418e596640ee29107c1a7da4">buildIndirectWrite</a>(MachineBasicBlock *MBB, MachineBasicBlock::iterator I, unsigned ValueReg, unsigned Address, unsigned OffsetReg) const </td><td class="entry"><a class="el" href="classllvm_1_1SIInstrInfo.html">llvm::SIInstrInfo</a></td><td class="entry"><span class="mlabel">virtual</span></td></tr>
  <tr><td class="entry"><a class="el" href="classllvm_1_1SIInstrInfo.html#a75ce0431dc632b99a833925d5b2969fb">buildMovInstr</a>(MachineBasicBlock *MBB, MachineBasicBlock::iterator I, unsigned DstReg, unsigned SrcReg) const </td><td class="entry"><a class="el" href="classllvm_1_1SIInstrInfo.html">llvm::SIInstrInfo</a></td><td class="entry"><span class="mlabel">virtual</span></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="classllvm_1_1SIInstrInfo.html#a441cbbdf1f77a40c52825db46fc99411">calculateIndirectAddress</a>(unsigned RegIndex, unsigned Channel) const </td><td class="entry"><a class="el" href="classllvm_1_1SIInstrInfo.html">llvm::SIInstrInfo</a></td><td class="entry"><span class="mlabel">virtual</span></td></tr>
  <tr><td class="entry"><a class="el" href="classllvm_1_1AMDGPUInstrInfo.html#a326b1aff8710530a3d6bfdf45060259f">canFoldMemoryOperand</a>(const MachineInstr *MI, const SmallVectorImpl&lt; unsigned &gt; &amp;Ops) const </td><td class="entry"><a class="el" href="classllvm_1_1AMDGPUInstrInfo.html">llvm::AMDGPUInstrInfo</a></td><td class="entry"></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="classllvm_1_1SIInstrInfo.html#a718bf1c6b53c22f17db3c2cb3abd0c3d">canReadVGPR</a>(const MachineInstr &amp;MI, unsigned OpNo) const </td><td class="entry"><a class="el" href="classllvm_1_1SIInstrInfo.html">llvm::SIInstrInfo</a></td><td class="entry"></td></tr>
  <tr><td class="entry"><a class="el" href="classllvm_1_1SIInstrInfo.html#a1acf975eb7dd7c24ecc8ac247c9d272d">commuteInstruction</a>(MachineInstr *MI, bool NewMI=false) const </td><td class="entry"><a class="el" href="classllvm_1_1SIInstrInfo.html">llvm::SIInstrInfo</a></td><td class="entry"><span class="mlabel">virtual</span></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="classllvm_1_1SIInstrInfo.html#a5688899bb1f9258d2db67789b16af659">commuteOpcode</a>(unsigned Opcode) const </td><td class="entry"><a class="el" href="classllvm_1_1SIInstrInfo.html">llvm::SIInstrInfo</a></td><td class="entry"></td></tr>
  <tr><td class="entry"><a class="el" href="classllvm_1_1AMDGPUInstrInfo.html#a1b599d370879f07e61be9b5a66b83103">convertToISA</a>(MachineInstr &amp;MI, MachineFunction &amp;MF, DebugLoc DL) const </td><td class="entry"><a class="el" href="classllvm_1_1AMDGPUInstrInfo.html">llvm::AMDGPUInstrInfo</a></td><td class="entry"><span class="mlabel">virtual</span></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="classllvm_1_1AMDGPUInstrInfo.html#a2783e64098b00db21f65ad37d44bb5de">convertToThreeAddress</a>(MachineFunction::iterator &amp;MFI, MachineBasicBlock::iterator &amp;MBBI, LiveVariables *LV) const </td><td class="entry"><a class="el" href="classllvm_1_1AMDGPUInstrInfo.html">llvm::AMDGPUInstrInfo</a></td><td class="entry"></td></tr>
  <tr><td class="entry"><a class="el" href="classllvm_1_1SIInstrInfo.html#ae0d61886f6b4cf283d64bae1d40965fe">copyPhysReg</a>(MachineBasicBlock &amp;MBB, MachineBasicBlock::iterator MI, DebugLoc DL, unsigned DestReg, unsigned SrcReg, bool KillSrc) const </td><td class="entry"><a class="el" href="classllvm_1_1SIInstrInfo.html">llvm::SIInstrInfo</a></td><td class="entry"><span class="mlabel">virtual</span></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="classllvm_1_1AMDGPUInstrInfo.html#a7ebe52f47d4fe269bbec2ef933f1ac56">DefinesPredicate</a>(MachineInstr *MI, std::vector&lt; MachineOperand &gt; &amp;Pred) const </td><td class="entry"><a class="el" href="classllvm_1_1AMDGPUInstrInfo.html">llvm::AMDGPUInstrInfo</a></td><td class="entry"></td></tr>
  <tr><td class="entry"><a class="el" href="classllvm_1_1AMDGPUInstrInfo.html#abaf523c57158238414a5f12d69e26327">expandPostRAPseudo</a>(MachineBasicBlock::iterator MI) const </td><td class="entry"><a class="el" href="classllvm_1_1AMDGPUInstrInfo.html">llvm::AMDGPUInstrInfo</a></td><td class="entry"><span class="mlabel">virtual</span></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="classllvm_1_1AMDGPUInstrInfo.html#a2ba66a29278456cd7070e9868871f3a7">foldMemoryOperandImpl</a>(MachineFunction &amp;MF, MachineInstr *MI, const SmallVectorImpl&lt; unsigned &gt; &amp;Ops, int FrameIndex) const </td><td class="entry"><a class="el" href="classllvm_1_1AMDGPUInstrInfo.html">llvm::AMDGPUInstrInfo</a></td><td class="entry"><span class="mlabel">protected</span></td></tr>
  <tr><td class="entry"><a class="el" href="classllvm_1_1AMDGPUInstrInfo.html#a04f8a2b85dec0be27382429510e1660c">foldMemoryOperandImpl</a>(MachineFunction &amp;MF, MachineInstr *MI, const SmallVectorImpl&lt; unsigned &gt; &amp;Ops, MachineInstr *LoadMI) const </td><td class="entry"><a class="el" href="classllvm_1_1AMDGPUInstrInfo.html">llvm::AMDGPUInstrInfo</a></td><td class="entry"><span class="mlabel">protected</span></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="classllvm_1_1SIInstrInfo.html#a4e21a93c1fc7008c240f0d89aa6cb375">getIEQOpcode</a>() const </td><td class="entry"><a class="el" href="classllvm_1_1SIInstrInfo.html">llvm::SIInstrInfo</a></td><td class="entry"><span class="mlabel">inline</span><span class="mlabel">virtual</span></td></tr>
  <tr><td class="entry"><a class="el" href="classllvm_1_1SIInstrInfo.html#af04e255abab6dafead34ab7886661afb">getIndirectAddrRegClass</a>() const </td><td class="entry"><a class="el" href="classllvm_1_1SIInstrInfo.html">llvm::SIInstrInfo</a></td><td class="entry"><span class="mlabel">virtual</span></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="classllvm_1_1AMDGPUInstrInfo.html#aeb3a2c4e0d9761fadeb987d4e723a0ea">getIndirectIndexBegin</a>(const MachineFunction &amp;MF) const </td><td class="entry"><a class="el" href="classllvm_1_1AMDGPUInstrInfo.html">llvm::AMDGPUInstrInfo</a></td><td class="entry"><span class="mlabel">protected</span><span class="mlabel">virtual</span></td></tr>
  <tr><td class="entry"><a class="el" href="classllvm_1_1AMDGPUInstrInfo.html#a31cbc052d92742c2b149cd5c40baf11d">getIndirectIndexEnd</a>(const MachineFunction &amp;MF) const </td><td class="entry"><a class="el" href="classllvm_1_1AMDGPUInstrInfo.html">llvm::AMDGPUInstrInfo</a></td><td class="entry"><span class="mlabel">protected</span><span class="mlabel">virtual</span></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="classllvm_1_1AMDGPUInstrInfo.html#a771052863e62bcef0be2aeac85173006">getMaskedMIMGOp</a>(uint16_t Opcode, unsigned Channels) const </td><td class="entry"><a class="el" href="classllvm_1_1AMDGPUInstrInfo.html">llvm::AMDGPUInstrInfo</a></td><td class="entry"></td></tr>
  <tr><td class="entry"><a class="el" href="classllvm_1_1AMDGPUInstrInfo.html#a25d69bd7d512ac98ce80cd9b906a7a62">getOpcodeAfterMemoryUnfold</a>(unsigned Opc, bool UnfoldLoad, bool UnfoldStore, unsigned *LoadRegIndex=0) const </td><td class="entry"><a class="el" href="classllvm_1_1AMDGPUInstrInfo.html">llvm::AMDGPUInstrInfo</a></td><td class="entry"></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="classllvm_1_1SIInstrInfo.html#a6808004fdc3693e924e77120164223ff">getOpRegClass</a>(const MachineInstr &amp;MI, unsigned OpNo) const </td><td class="entry"><a class="el" href="classllvm_1_1SIInstrInfo.html">llvm::SIInstrInfo</a></td><td class="entry"></td></tr>
  <tr><td class="entry"><a class="el" href="classllvm_1_1SIInstrInfo.html#a97ba2dd3245ce2115ef2145fe41a74fd">getRegisterInfo</a>() const </td><td class="entry"><a class="el" href="classllvm_1_1SIInstrInfo.html">llvm::SIInstrInfo</a></td><td class="entry"><span class="mlabel">virtual</span></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="classllvm_1_1SIInstrInfo.html#af6e3a10ca630025140331583f44397a2">getVALUOp</a>(const MachineInstr &amp;MI)</td><td class="entry"><a class="el" href="classllvm_1_1SIInstrInfo.html">llvm::SIInstrInfo</a></td><td class="entry"><span class="mlabel">static</span></td></tr>
  <tr><td class="entry"><a class="el" href="classllvm_1_1AMDGPUInstrInfo.html#aec5a03e7f3e7df0d3ac48039b8768223">hasLoadFromStackSlot</a>(const MachineInstr *MI, const MachineMemOperand *&amp;MMO, int &amp;FrameIndex) const </td><td class="entry"><a class="el" href="classllvm_1_1AMDGPUInstrInfo.html">llvm::AMDGPUInstrInfo</a></td><td class="entry"></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="classllvm_1_1AMDGPUInstrInfo.html#a414227bd606c05e0afbdff99c7075408">hasStoreFromStackSlot</a>(const MachineInstr *MI, const MachineMemOperand *&amp;MMO, int &amp;FrameIndex) const </td><td class="entry"><a class="el" href="classllvm_1_1AMDGPUInstrInfo.html">llvm::AMDGPUInstrInfo</a></td><td class="entry"></td></tr>
  <tr><td class="entry"><a class="el" href="classllvm_1_1AMDGPUInstrInfo.html#afab6535b5f27043efd2bfa5e04489bdb">insertNoop</a>(MachineBasicBlock &amp;MBB, MachineBasicBlock::iterator MI) const </td><td class="entry"><a class="el" href="classllvm_1_1AMDGPUInstrInfo.html">llvm::AMDGPUInstrInfo</a></td><td class="entry"></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="classllvm_1_1AMDGPUInstrInfo.html#a0f277b1638fc703f81876c0251202324">isAExtLoadInst</a>(llvm::MachineInstr *MI) const </td><td class="entry"><a class="el" href="classllvm_1_1AMDGPUInstrInfo.html">llvm::AMDGPUInstrInfo</a></td><td class="entry"></td></tr>
  <tr><td class="entry"><a class="el" href="classllvm_1_1AMDGPUInstrInfo.html#a360265f8b2178d1354b394db471e77bc">isCoalescableExtInstr</a>(const MachineInstr &amp;MI, unsigned &amp;SrcReg, unsigned &amp;DstReg, unsigned &amp;SubIdx) const </td><td class="entry"><a class="el" href="classllvm_1_1AMDGPUInstrInfo.html">llvm::AMDGPUInstrInfo</a></td><td class="entry"></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="classllvm_1_1AMDGPUInstrInfo.html#abac964851a197e25d39272b55aefccd1">isExtLoadInst</a>(llvm::MachineInstr *MI) const </td><td class="entry"><a class="el" href="classllvm_1_1AMDGPUInstrInfo.html">llvm::AMDGPUInstrInfo</a></td><td class="entry"></td></tr>
  <tr><td class="entry"><a class="el" href="classllvm_1_1SIInstrInfo.html#a72710d857492f2adee54d353ad26cf99">isInlineConstant</a>(const MachineOperand &amp;MO) const </td><td class="entry"><a class="el" href="classllvm_1_1SIInstrInfo.html">llvm::SIInstrInfo</a></td><td class="entry"></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="classllvm_1_1SIInstrInfo.html#a5e0d86f7f0d629a21e602979c971d30d">isLiteralConstant</a>(const MachineOperand &amp;MO) const </td><td class="entry"><a class="el" href="classllvm_1_1SIInstrInfo.html">llvm::SIInstrInfo</a></td><td class="entry"></td></tr>
  <tr><td class="entry"><a class="el" href="classllvm_1_1AMDGPUInstrInfo.html#a4151279ace46422f320ea00168005ba3">isLoadFromStackSlot</a>(const MachineInstr *MI, int &amp;FrameIndex) const </td><td class="entry"><a class="el" href="classllvm_1_1AMDGPUInstrInfo.html">llvm::AMDGPUInstrInfo</a></td><td class="entry"></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="classllvm_1_1AMDGPUInstrInfo.html#a6a241bf63a31c38e6305e2ab3fb7347c">isLoadFromStackSlotPostFE</a>(const MachineInstr *MI, int &amp;FrameIndex) const </td><td class="entry"><a class="el" href="classllvm_1_1AMDGPUInstrInfo.html">llvm::AMDGPUInstrInfo</a></td><td class="entry"></td></tr>
  <tr><td class="entry"><a class="el" href="classllvm_1_1AMDGPUInstrInfo.html#ad40a1dc6eed2b622bf405bbb71063c46">isLoadInst</a>(llvm::MachineInstr *MI) const </td><td class="entry"><a class="el" href="classllvm_1_1AMDGPUInstrInfo.html">llvm::AMDGPUInstrInfo</a></td><td class="entry"></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="classllvm_1_1SIInstrInfo.html#a5db7456450ec4eed8bdc27da5e011aa5">isMIMG</a>(uint16_t Opcode) const </td><td class="entry"><a class="el" href="classllvm_1_1SIInstrInfo.html">llvm::SIInstrInfo</a></td><td class="entry"></td></tr>
  <tr><td class="entry"><a class="el" href="classllvm_1_1SIInstrInfo.html#a00d0f1f7e05042073a744333cdf1d942">isMov</a>(unsigned Opcode) const </td><td class="entry"><a class="el" href="classllvm_1_1SIInstrInfo.html">llvm::SIInstrInfo</a></td><td class="entry"><span class="mlabel">virtual</span></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="classllvm_1_1AMDGPUInstrInfo.html#adb7950e2619b4e76c914054f22cd3ac8">isPredicable</a>(MachineInstr *MI) const </td><td class="entry"><a class="el" href="classllvm_1_1AMDGPUInstrInfo.html">llvm::AMDGPUInstrInfo</a></td><td class="entry"></td></tr>
  <tr><td class="entry"><a class="el" href="classllvm_1_1AMDGPUInstrInfo.html#abea59318692f008a1a100e4b99c713e2">isPredicated</a>(const MachineInstr *MI) const </td><td class="entry"><a class="el" href="classllvm_1_1AMDGPUInstrInfo.html">llvm::AMDGPUInstrInfo</a></td><td class="entry"></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="classllvm_1_1AMDGPUInstrInfo.html#ad79cd3ceb75195eaa8575901993057b2">isRegisterLoad</a>(const MachineInstr &amp;MI) const </td><td class="entry"><a class="el" href="classllvm_1_1AMDGPUInstrInfo.html">llvm::AMDGPUInstrInfo</a></td><td class="entry"></td></tr>
  <tr><td class="entry"><a class="el" href="classllvm_1_1AMDGPUInstrInfo.html#a5b692e8b0d9c8ba1c6360eac7b7498f8">isRegisterStore</a>(const MachineInstr &amp;MI) const </td><td class="entry"><a class="el" href="classllvm_1_1AMDGPUInstrInfo.html">llvm::AMDGPUInstrInfo</a></td><td class="entry"></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="classllvm_1_1SIInstrInfo.html#a83316161f352156673aeff396ba73c63">isSafeToMoveRegClassDefs</a>(const TargetRegisterClass *RC) const </td><td class="entry"><a class="el" href="classllvm_1_1SIInstrInfo.html">llvm::SIInstrInfo</a></td><td class="entry"><span class="mlabel">virtual</span></td></tr>
  <tr><td class="entry"><a class="el" href="classllvm_1_1SIInstrInfo.html#ab72ed628900277d4eae139a4161d70f7">isSALUInstr</a>(const MachineInstr &amp;MI) const </td><td class="entry"><a class="el" href="classllvm_1_1SIInstrInfo.html">llvm::SIInstrInfo</a></td><td class="entry"></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="classllvm_1_1SIInstrInfo.html#adc08b763d5745201b28d7262ceb5d3c1">isSALUOpSupportedOnVALU</a>(const MachineInstr &amp;MI) const </td><td class="entry"><a class="el" href="classllvm_1_1SIInstrInfo.html">llvm::SIInstrInfo</a></td><td class="entry"></td></tr>
  <tr><td class="entry"><a class="el" href="classllvm_1_1AMDGPUInstrInfo.html#a3a46762570cc6c948901e6b4fbf8377f">isSExtLoadInst</a>(llvm::MachineInstr *MI) const </td><td class="entry"><a class="el" href="classllvm_1_1AMDGPUInstrInfo.html">llvm::AMDGPUInstrInfo</a></td><td class="entry"></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="classllvm_1_1SIInstrInfo.html#a80262bdbfe4009f1bba367e053721daa">isSMRD</a>(uint16_t Opcode) const </td><td class="entry"><a class="el" href="classllvm_1_1SIInstrInfo.html">llvm::SIInstrInfo</a></td><td class="entry"></td></tr>
  <tr><td class="entry"><a class="el" href="classllvm_1_1AMDGPUInstrInfo.html#ad07122fc4a7c80c85acfb78381944c48">isStoreFromStackSlot</a>(const MachineInstr *MI, int &amp;FrameIndex) const </td><td class="entry"><a class="el" href="classllvm_1_1AMDGPUInstrInfo.html">llvm::AMDGPUInstrInfo</a></td><td class="entry"></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="classllvm_1_1AMDGPUInstrInfo.html#ae80e25b498543ac8e3ba829b2c3f39a3">isStoreFromStackSlotPostFE</a>(const MachineInstr *MI, int &amp;FrameIndex) const </td><td class="entry"><a class="el" href="classllvm_1_1AMDGPUInstrInfo.html">llvm::AMDGPUInstrInfo</a></td><td class="entry"></td></tr>
  <tr><td class="entry"><a class="el" href="classllvm_1_1AMDGPUInstrInfo.html#a3202477fd2149645069442b05cd815ab">isStoreInst</a>(llvm::MachineInstr *MI) const </td><td class="entry"><a class="el" href="classllvm_1_1AMDGPUInstrInfo.html">llvm::AMDGPUInstrInfo</a></td><td class="entry"></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="classllvm_1_1AMDGPUInstrInfo.html#a680bf10f132027b98f36653d4dc763ed">isSWSExtLoadInst</a>(llvm::MachineInstr *MI) const </td><td class="entry"><a class="el" href="classllvm_1_1AMDGPUInstrInfo.html">llvm::AMDGPUInstrInfo</a></td><td class="entry"></td></tr>
  <tr><td class="entry"><a class="el" href="classllvm_1_1AMDGPUInstrInfo.html#a4fa08d23385b7a2e3e5387a52194ba4a">isTruncStoreInst</a>(llvm::MachineInstr *MI) const </td><td class="entry"><a class="el" href="classllvm_1_1AMDGPUInstrInfo.html">llvm::AMDGPUInstrInfo</a></td><td class="entry"></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="classllvm_1_1SIInstrInfo.html#a58af63308c1e1b1ee4394c859089c094">isVOP1</a>(uint16_t Opcode) const </td><td class="entry"><a class="el" href="classllvm_1_1SIInstrInfo.html">llvm::SIInstrInfo</a></td><td class="entry"></td></tr>
  <tr><td class="entry"><a class="el" href="classllvm_1_1SIInstrInfo.html#ae34f68aab9ec9e67b9d7cb611a0b39e0">isVOP2</a>(uint16_t Opcode) const </td><td class="entry"><a class="el" href="classllvm_1_1SIInstrInfo.html">llvm::SIInstrInfo</a></td><td class="entry"></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="classllvm_1_1SIInstrInfo.html#af40b6ac84bacfee1f9931e209430204b">isVOP3</a>(uint16_t Opcode) const </td><td class="entry"><a class="el" href="classllvm_1_1SIInstrInfo.html">llvm::SIInstrInfo</a></td><td class="entry"></td></tr>
  <tr><td class="entry"><a class="el" href="classllvm_1_1SIInstrInfo.html#a3cc088d5e3a4b6d296b2ef36a9d95d06">isVOPC</a>(uint16_t Opcode) const </td><td class="entry"><a class="el" href="classllvm_1_1SIInstrInfo.html">llvm::SIInstrInfo</a></td><td class="entry"></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="classllvm_1_1AMDGPUInstrInfo.html#a9ac33db40aef61ba4fdae018bfb60e8b">isZExtLoadInst</a>(llvm::MachineInstr *MI) const </td><td class="entry"><a class="el" href="classllvm_1_1AMDGPUInstrInfo.html">llvm::AMDGPUInstrInfo</a></td><td class="entry"></td></tr>
  <tr><td class="entry"><a class="el" href="classllvm_1_1SIInstrInfo.html#a5794295c069a603481612709cd0ca2f6">legalizeOperands</a>(MachineInstr *MI) const </td><td class="entry"><a class="el" href="classllvm_1_1SIInstrInfo.html">llvm::SIInstrInfo</a></td><td class="entry"></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="classllvm_1_1SIInstrInfo.html#aa21d1855687750f06e5e5bdff5d67247">legalizeOpWithMove</a>(MachineInstr *MI, unsigned OpIdx) const </td><td class="entry"><a class="el" href="classllvm_1_1SIInstrInfo.html">llvm::SIInstrInfo</a></td><td class="entry"></td></tr>
  <tr><td class="entry"><a class="el" href="classllvm_1_1SIInstrInfo.html#a4309c326e6f682370ddacac61d9eb65a">LoadM0</a>(MachineInstr *MoveRel, MachineBasicBlock::iterator I, unsigned SavReg, unsigned IndexReg) const </td><td class="entry"><a class="el" href="classllvm_1_1SIInstrInfo.html">llvm::SIInstrInfo</a></td><td class="entry"></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="classllvm_1_1AMDGPUInstrInfo.html#abd90797762412081551c6b7eca92de0a">loadRegFromStackSlot</a>(MachineBasicBlock &amp;MBB, MachineBasicBlock::iterator MI, unsigned DestReg, int FrameIndex, const TargetRegisterClass *RC, const TargetRegisterInfo *TRI) const </td><td class="entry"><a class="el" href="classllvm_1_1AMDGPUInstrInfo.html">llvm::AMDGPUInstrInfo</a></td><td class="entry"></td></tr>
  <tr><td class="entry"><a class="el" href="classllvm_1_1SIInstrInfo.html#a259d7fe8dc4a8d1892c9be17114323d5">moveToVALU</a>(MachineInstr &amp;MI) const </td><td class="entry"><a class="el" href="classllvm_1_1SIInstrInfo.html">llvm::SIInstrInfo</a></td><td class="entry"></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="classllvm_1_1SIInstrInfo.html#a5ccfdb916891b5fce915dff1696d45b9">reserveIndirectRegisters</a>(BitVector &amp;Reserved, const MachineFunction &amp;MF) const </td><td class="entry"><a class="el" href="classllvm_1_1SIInstrInfo.html">llvm::SIInstrInfo</a></td><td class="entry"></td></tr>
  <tr><td class="entry"><a class="el" href="classllvm_1_1AMDGPUInstrInfo.html#ab93ea6290440943337fbd87d376e144c">ReverseBranchCondition</a>(SmallVectorImpl&lt; MachineOperand &gt; &amp;Cond) const </td><td class="entry"><a class="el" href="classllvm_1_1AMDGPUInstrInfo.html">llvm::AMDGPUInstrInfo</a></td><td class="entry"></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="classllvm_1_1AMDGPUInstrInfo.html#ace2884c270084d7e90eba5a2ab7d5d10">shouldScheduleLoadsNear</a>(SDNode *Load1, SDNode *Load2, int64_t Offset1, int64_t Offset2, unsigned NumLoads) const </td><td class="entry"><a class="el" href="classllvm_1_1AMDGPUInstrInfo.html">llvm::AMDGPUInstrInfo</a></td><td class="entry"></td></tr>
  <tr><td class="entry"><a class="el" href="classllvm_1_1SIInstrInfo.html#a9c589a3b7d50b18129d2cda86155b0c1">SIInstrInfo</a>(AMDGPUTargetMachine &amp;tm)</td><td class="entry"><a class="el" href="classllvm_1_1SIInstrInfo.html">llvm::SIInstrInfo</a></td><td class="entry"><span class="mlabel">explicit</span></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="classllvm_1_1AMDGPUInstrInfo.html#afbd52ae2b4f5c82cac91683f21078039">storeRegToStackSlot</a>(MachineBasicBlock &amp;MBB, MachineBasicBlock::iterator MI, unsigned SrcReg, bool isKill, int FrameIndex, const TargetRegisterClass *RC, const TargetRegisterInfo *TRI) const </td><td class="entry"><a class="el" href="classllvm_1_1AMDGPUInstrInfo.html">llvm::AMDGPUInstrInfo</a></td><td class="entry"></td></tr>
  <tr><td class="entry"><a class="el" href="classllvm_1_1AMDGPUInstrInfo.html#a91edfa6ad83993482bcc7dbe76ef02d6">SubsumesPredicate</a>(const SmallVectorImpl&lt; MachineOperand &gt; &amp;Pred1, const SmallVectorImpl&lt; MachineOperand &gt; &amp;Pred2) const </td><td class="entry"><a class="el" href="classllvm_1_1AMDGPUInstrInfo.html">llvm::AMDGPUInstrInfo</a></td><td class="entry"></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="classllvm_1_1AMDGPUInstrInfo.html#a8be174821a853a8166c14fa44a8fba64">TM</a></td><td class="entry"><a class="el" href="classllvm_1_1AMDGPUInstrInfo.html">llvm::AMDGPUInstrInfo</a></td><td class="entry"><span class="mlabel">protected</span></td></tr>
  <tr><td class="entry"><a class="el" href="classllvm_1_1AMDGPUInstrInfo.html#a6d580624c5a1812b8dec7ed4ee253412">unfoldMemoryOperand</a>(MachineFunction &amp;MF, MachineInstr *MI, unsigned Reg, bool UnfoldLoad, bool UnfoldStore, SmallVectorImpl&lt; MachineInstr * &gt; &amp;NewMIs) const </td><td class="entry"><a class="el" href="classllvm_1_1AMDGPUInstrInfo.html">llvm::AMDGPUInstrInfo</a></td><td class="entry"></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="classllvm_1_1AMDGPUInstrInfo.html#af344ed96c23dc20c147d6a45288d2661">unfoldMemoryOperand</a>(SelectionDAG &amp;DAG, SDNode *N, SmallVectorImpl&lt; SDNode * &gt; &amp;NewNodes) const </td><td class="entry"><a class="el" href="classllvm_1_1AMDGPUInstrInfo.html">llvm::AMDGPUInstrInfo</a></td><td class="entry"></td></tr>
  <tr><td class="entry"><a class="el" href="classllvm_1_1SIInstrInfo.html#ae3089a20037b4521800fdb69f3461e2c">verifyInstruction</a>(const MachineInstr *MI, StringRef &amp;ErrInfo) const </td><td class="entry"><a class="el" href="classllvm_1_1SIInstrInfo.html">llvm::SIInstrInfo</a></td><td class="entry"><span class="mlabel">virtual</span></td></tr>
</table></div><!-- contents -->
</div><!-- doc-content -->
<hr>
<p class="footer">
Generated on Sat Nov 10 2018 23:04:55 for <a href="http://llvm.org/">LLVM</a> by
<a href="http://www.doxygen.org"><img src="doxygen.png" alt="Doxygen"
align="middle" border="0"/>1.8.11</a><br>
Copyright &copy; 2003-2013 University of Illinois at Urbana-Champaign.
All Rights Reserved.</p>
<hr>
<!--#include virtual="/attrib.incl" -->
</body>
</html>
