Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2018.1 (win64) Build 2188600 Wed Apr  4 18:40:38 MDT 2018
| Date              : Wed Aug 15 18:14:32 2018
| Host              : PK8W2TV3U66VGZI running 64-bit Service Pack 1  (build 7601)
| Command           : report_timing_summary -max_paths 10 -file route_report_timing_summary_0.rpt -pb route_report_timing_summary_0.pb -rpx route_report_timing_summary_0.rpx
| Design            : top
| Device            : xczu3eg-sfva625
| Speed File        : -2  PRODUCTION 1.19 03-17-2018
| Temperature Grade : I
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -1.868    -2040.256                   8007               121260        0.006        0.000                      0               121082        0.373        0.000                       0                 56905  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                          Waveform(ns)         Period(ns)      Frequency(MHz)
-----                          ------------         ----------      --------------
clk_pl_0                       {0.000 1.875}        3.750           266.667         
clk_pl_1                       {0.000 1.875}        3.750           266.667         
pl_top_m1/PLL_m1/inst/clk_in1  {0.000 1.875}        3.750           266.667         
  clk_out1_PLL                 {0.000 1.875}        3.750           266.667         
  clk_out2_PLL                 {0.000 1.500}        3.000           333.333         
  clkfbout_PLL                 {0.000 1.875}        3.750           266.667         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                              WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                              -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_pl_0                            -0.356       -2.155                      8                 6708        0.012        0.000                      0                 6708        0.373        0.000                       0                  1703  
clk_pl_1                             1.288        0.000                      0                 1320        0.023        0.000                      0                 1320        0.373        0.000                       0                   652  
pl_top_m1/PLL_m1/inst/clk_in1                                                                                                                                                    1.425        0.000                       0                     1  
  clk_out1_PLL                       2.870        0.000                      0                    2        0.177        0.000                      0                    2        1.600        0.000                       0                     6  
  clk_out2_PLL                      -0.579     -857.890                   4476               108907        0.010        0.000                      0               108907        0.958        0.000                       0                 54540  
  clkfbout_PLL                                                                                                                                                                   2.460        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_pl_1      clk_pl_0            2.071        0.000                      0                    1        0.311        0.000                      0                    1  
clk_out2_PLL  clk_pl_0           -0.504      -14.140                     53                  142        0.006        0.000                      0                   53  
clk_pl_1      clk_out1_PLL        2.926        0.000                      0                    1        0.045        0.000                      0                    1  
clk_out2_PLL  clk_out1_PLL       -0.458       -0.458                      1                    1        0.026        0.000                      0                    1  
clk_pl_0      clk_out2_PLL       -1.868      -87.244                    167                  283        0.015        0.000                      0                  194  
clk_out1_PLL  clk_out2_PLL       -0.703       -0.703                      1                    1        0.125        0.000                      0                    1  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_out2_PLL       clk_out2_PLL             1.781        0.000                      0                  241        0.108        0.000                      0                  241  
**async_default**  clk_pl_0           clk_out2_PLL            -0.594    -1077.665                   3301                 3399        0.098        0.000                      0                 3399  
**async_default**  clk_pl_0           clk_pl_0                 1.358        0.000                      0                  392        0.080        0.000                      0                  392  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_pl_0
  To Clock:  clk_pl_0

Setup :            8  Failing Endpoints,  Worst Slack       -0.356ns,  Total Violation       -2.155ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.012ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.373ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.356ns  (required time - arrival time)
  Source:                 pl_top_m1/axi_interface_control_m1/information_read_write_m1/inf_write_read_control_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@1.875ns period=3.750ns})
  Destination:            pl_top_m1/axi_interface_control_m1/information_read_write_m1/multiplier_3x_m1/operand_result_reg/DSP_A_B_DATA_INST/A[13]
                            (rising edge-triggered cell DSP_A_B_DATA clocked by clk_pl_0  {rise@0.000ns fall@1.875ns period=3.750ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.750ns  (clk_pl_0 rise@3.750ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        3.661ns  (logic 1.388ns (37.913%)  route 2.273ns (62.087%))
  Logic Levels:           14  (CARRY8=4 LUT2=1 LUT3=1 LUT4=3 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.549ns = ( 5.299 - 3.750 ) 
    Source Clock Delay      (SCD):    1.749ns
    Clock Pessimism Removal (CPR):    0.146ns
  Clock Uncertainty:      0.119ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.226ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.550ns (routing 0.575ns, distribution 0.975ns)
  Clock Net Delay (Destination): 1.389ns (routing 0.518ns, distribution 0.871ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.171     0.171    system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.199 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=1710, routed)        1.550     1.749    pl_top_m1/axi_interface_control_m1/information_read_write_m1/AXI_CLK
    SLICE_X3Y96          FDCE                                         r  pl_top_m1/axi_interface_control_m1/information_read_write_m1/inf_write_read_control_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y96          FDCE (Prop_CFF_SLICEL_C_Q)
                                                      0.079     1.828 f  pl_top_m1/axi_interface_control_m1/information_read_write_m1/inf_write_read_control_reg[3]/Q
                         net (fo=15, routed)          0.282     2.110    pl_top_m1/axi_interface_control_m1/information_read_write_m1/multiplier_3x_m1/out[3]
    SLICE_X7Y92          LUT2 (Prop_F5LUT_SLICEL_I1_O)
                                                      0.106     2.216 r  pl_top_m1/axi_interface_control_m1/information_read_write_m1/multiplier_3x_m1/multiplier_3x_LUT2_2/O
                         net (fo=5, routed)           0.184     2.400    pl_top_m1/axi_interface_control_m1/information_read_write_m1/multiplier_3x_m1/multiplier_3x_net_19
    SLICE_X7Y91          LUT3 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.123     2.523 r  pl_top_m1/axi_interface_control_m1/information_read_write_m1/multiplier_3x_m1/multiplier_3x_LUT3_17/O
                         net (fo=2, routed)           0.045     2.568    pl_top_m1/axi_interface_control_m1/information_read_write_m1/multiplier_3x_m1/multiplier_3x_net_22
    SLICE_X7Y91          LUT4 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.036     2.604 r  pl_top_m1/axi_interface_control_m1/information_read_write_m1/multiplier_3x_m1/multiplier_3x_LUT4_7/O
                         net (fo=57, routed)          0.244     2.848    pl_top_m1/axi_interface_control_m1/information_read_write_m1/iterate_head_m1/information_operation_temp[1]
    SLICE_X8Y97          LUT5 (Prop_E6LUT_SLICEL_I2_O)
                                                      0.147     2.995 f  pl_top_m1/axi_interface_control_m1/information_read_write_m1/iterate_head_m1/iterate_head_LUT5/O
                         net (fo=16, routed)          0.154     3.149    pl_top_m1/axi_interface_control_m1/information_read_write_m1/iterate_head_m1/iterate_head_net_8
    SLICE_X8Y97          LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.097     3.246 r  pl_top_m1/axi_interface_control_m1/information_read_write_m1/iterate_head_m1/iterate_head_LUT6_10/O
                         net (fo=10, routed)          0.151     3.397    pl_top_m1/axi_interface_control_m1/information_read_write_m1/iterate_head_m1/iterate_head_net_11
    SLICE_X8Y94          LUT4 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.089     3.486 r  pl_top_m1/axi_interface_control_m1/information_read_write_m1/iterate_head_m1/iterate_head_LUT4_12/O
                         net (fo=2, routed)           0.048     3.534    pl_top_m1/axi_interface_control_m1/information_read_write_m1/iterate_head_m1/iterate_head_net_12
    SLICE_X8Y94          LUT5 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.051     3.585 r  pl_top_m1/axi_interface_control_m1/information_read_write_m1/iterate_head_m1/iterate_head_LUT5_1/O
                         net (fo=1, routed)           0.206     3.791    pl_top_m1/axi_interface_control_m1/information_read_write_m1/multiplier_3x_m1/DI[3]
    SLICE_X7Y95          CARRY8 (Prop_CARRY8_SLICEL_DI[4]_O[5])
                                                      0.080     3.871 r  pl_top_m1/axi_interface_control_m1/information_read_write_m1/multiplier_3x_m1/operand_bc1__30_carry/O[5]
                         net (fo=3, routed)           0.138     4.009    pl_top_m1/axi_interface_control_m1/information_read_write_m1/iterate_head_m1/qsdpo_int_reg[21][2]
    SLICE_X7Y94          LUT4 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.090     4.099 f  pl_top_m1/axi_interface_control_m1/information_read_write_m1/iterate_head_m1/iterate_head_LUT4_22/O
                         net (fo=2, routed)           0.098     4.197    pl_top_m1/axi_interface_control_m1/information_read_write_m1/iterate_head_m1/iterate_head_net_33
    SLICE_X7Y94          LUT6 (Prop_C6LUT_SLICEL_I5_O)
                                                      0.050     4.247 r  pl_top_m1/axi_interface_control_m1/information_read_write_m1/iterate_head_m1/iterate_head_LUT6_22/O
                         net (fo=2, routed)           0.185     4.432    pl_top_m1/axi_interface_control_m1/information_read_write_m1/iterate_head_m1/iterate_head_net_35
    SLICE_X6Y95          LUT6 (Prop_G6LUT_SLICEL_I4_O)
                                                      0.089     4.521 r  pl_top_m1/axi_interface_control_m1/information_read_write_m1/iterate_head_m1/iterate_head_LUT6_23/O
                         net (fo=1, routed)           0.008     4.529    pl_top_m1/axi_interface_control_m1/information_read_write_m1/multiplier_3x_m1/image_toaxi_size_r1_reg[1]_0[1]
    SLICE_X6Y95          CARRY8 (Prop_CARRY8_SLICEL_S[6]_CO[7])
                                                      0.115     4.644 r  pl_top_m1/axi_interface_control_m1/information_read_write_m1/multiplier_3x_m1/operand_bc1__60_carry/CO[7]
                         net (fo=1, routed)           0.026     4.670    pl_top_m1/axi_interface_control_m1/information_read_write_m1/multiplier_3x_m1/operand_bc1__60_carry_n_0
    SLICE_X6Y96          CARRY8 (Prop_CARRY8_SLICEL_CI_O[0])
                                                      0.056     4.726 r  pl_top_m1/axi_interface_control_m1/information_read_write_m1/multiplier_3x_m1/operand_bc1__60_carry__0/O[0]
                         net (fo=1, routed)           0.239     4.965    pl_top_m1/axi_interface_control_m1/information_read_write_m1/multiplier_3x_m1/operand_bc1[11]
    SLICE_X6Y98          CARRY8 (Prop_CARRY8_SLICEL_S[3]_O[5])
                                                      0.180     5.145 r  pl_top_m1/axi_interface_control_m1/information_read_write_m1/multiplier_3x_m1/operand_result_reg_i_14/O[5]
                         net (fo=1, routed)           0.265     5.410    pl_top_m1/axi_interface_control_m1/information_read_write_m1/multiplier_3x_m1/operand_result_reg/A[13]
    DSP48E2_X0Y41        DSP_A_B_DATA                                 r  pl_top_m1/axi_interface_control_m1/information_read_write_m1/multiplier_3x_m1/operand_result_reg/DSP_A_B_DATA_INST/A[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      3.750     3.750 r  
    PS8_X0Y0             PS8                          0.000     3.750 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     3.885    system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     3.910 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=1710, routed)        1.389     5.299    pl_top_m1/axi_interface_control_m1/information_read_write_m1/multiplier_3x_m1/operand_result_reg/CLK
    DSP48E2_X0Y41        DSP_A_B_DATA                                 r  pl_top_m1/axi_interface_control_m1/information_read_write_m1/multiplier_3x_m1/operand_result_reg/DSP_A_B_DATA_INST/CLK
                         clock pessimism              0.146     5.445    
                         clock uncertainty           -0.119     5.326    
    DSP48E2_X0Y41        DSP_A_B_DATA (Setup_DSP_A_B_DATA_DSP48E2_CLK_A[13])
                                                     -0.272     5.054    pl_top_m1/axi_interface_control_m1/information_read_write_m1/multiplier_3x_m1/operand_result_reg/DSP_A_B_DATA_INST
  -------------------------------------------------------------------
                         required time                          5.054    
                         arrival time                          -5.410    
  -------------------------------------------------------------------
                         slack                                 -0.356    

Slack (VIOLATED) :        -0.348ns  (required time - arrival time)
  Source:                 pl_top_m1/axi_interface_control_m1/information_read_write_m1/inf_write_read_control_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@1.875ns period=3.750ns})
  Destination:            pl_top_m1/axi_interface_control_m1/information_read_write_m1/multiplier_3x_m1/operand_result_reg/DSP_A_B_DATA_INST/A[15]
                            (rising edge-triggered cell DSP_A_B_DATA clocked by clk_pl_0  {rise@0.000ns fall@1.875ns period=3.750ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.750ns  (clk_pl_0 rise@3.750ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        3.654ns  (logic 1.390ns (38.041%)  route 2.264ns (61.959%))
  Logic Levels:           14  (CARRY8=4 LUT2=1 LUT3=1 LUT4=3 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.549ns = ( 5.299 - 3.750 ) 
    Source Clock Delay      (SCD):    1.749ns
    Clock Pessimism Removal (CPR):    0.146ns
  Clock Uncertainty:      0.119ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.226ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.550ns (routing 0.575ns, distribution 0.975ns)
  Clock Net Delay (Destination): 1.389ns (routing 0.518ns, distribution 0.871ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.171     0.171    system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.199 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=1710, routed)        1.550     1.749    pl_top_m1/axi_interface_control_m1/information_read_write_m1/AXI_CLK
    SLICE_X3Y96          FDCE                                         r  pl_top_m1/axi_interface_control_m1/information_read_write_m1/inf_write_read_control_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y96          FDCE (Prop_CFF_SLICEL_C_Q)
                                                      0.079     1.828 f  pl_top_m1/axi_interface_control_m1/information_read_write_m1/inf_write_read_control_reg[3]/Q
                         net (fo=15, routed)          0.282     2.110    pl_top_m1/axi_interface_control_m1/information_read_write_m1/multiplier_3x_m1/out[3]
    SLICE_X7Y92          LUT2 (Prop_F5LUT_SLICEL_I1_O)
                                                      0.106     2.216 r  pl_top_m1/axi_interface_control_m1/information_read_write_m1/multiplier_3x_m1/multiplier_3x_LUT2_2/O
                         net (fo=5, routed)           0.184     2.400    pl_top_m1/axi_interface_control_m1/information_read_write_m1/multiplier_3x_m1/multiplier_3x_net_19
    SLICE_X7Y91          LUT3 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.123     2.523 r  pl_top_m1/axi_interface_control_m1/information_read_write_m1/multiplier_3x_m1/multiplier_3x_LUT3_17/O
                         net (fo=2, routed)           0.045     2.568    pl_top_m1/axi_interface_control_m1/information_read_write_m1/multiplier_3x_m1/multiplier_3x_net_22
    SLICE_X7Y91          LUT4 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.036     2.604 r  pl_top_m1/axi_interface_control_m1/information_read_write_m1/multiplier_3x_m1/multiplier_3x_LUT4_7/O
                         net (fo=57, routed)          0.244     2.848    pl_top_m1/axi_interface_control_m1/information_read_write_m1/iterate_head_m1/information_operation_temp[1]
    SLICE_X8Y97          LUT5 (Prop_E6LUT_SLICEL_I2_O)
                                                      0.147     2.995 f  pl_top_m1/axi_interface_control_m1/information_read_write_m1/iterate_head_m1/iterate_head_LUT5/O
                         net (fo=16, routed)          0.154     3.149    pl_top_m1/axi_interface_control_m1/information_read_write_m1/iterate_head_m1/iterate_head_net_8
    SLICE_X8Y97          LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.097     3.246 r  pl_top_m1/axi_interface_control_m1/information_read_write_m1/iterate_head_m1/iterate_head_LUT6_10/O
                         net (fo=10, routed)          0.151     3.397    pl_top_m1/axi_interface_control_m1/information_read_write_m1/iterate_head_m1/iterate_head_net_11
    SLICE_X8Y94          LUT4 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.089     3.486 r  pl_top_m1/axi_interface_control_m1/information_read_write_m1/iterate_head_m1/iterate_head_LUT4_12/O
                         net (fo=2, routed)           0.048     3.534    pl_top_m1/axi_interface_control_m1/information_read_write_m1/iterate_head_m1/iterate_head_net_12
    SLICE_X8Y94          LUT5 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.051     3.585 r  pl_top_m1/axi_interface_control_m1/information_read_write_m1/iterate_head_m1/iterate_head_LUT5_1/O
                         net (fo=1, routed)           0.206     3.791    pl_top_m1/axi_interface_control_m1/information_read_write_m1/multiplier_3x_m1/DI[3]
    SLICE_X7Y95          CARRY8 (Prop_CARRY8_SLICEL_DI[4]_O[5])
                                                      0.080     3.871 r  pl_top_m1/axi_interface_control_m1/information_read_write_m1/multiplier_3x_m1/operand_bc1__30_carry/O[5]
                         net (fo=3, routed)           0.138     4.009    pl_top_m1/axi_interface_control_m1/information_read_write_m1/iterate_head_m1/qsdpo_int_reg[21][2]
    SLICE_X7Y94          LUT4 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.090     4.099 f  pl_top_m1/axi_interface_control_m1/information_read_write_m1/iterate_head_m1/iterate_head_LUT4_22/O
                         net (fo=2, routed)           0.098     4.197    pl_top_m1/axi_interface_control_m1/information_read_write_m1/iterate_head_m1/iterate_head_net_33
    SLICE_X7Y94          LUT6 (Prop_C6LUT_SLICEL_I5_O)
                                                      0.050     4.247 r  pl_top_m1/axi_interface_control_m1/information_read_write_m1/iterate_head_m1/iterate_head_LUT6_22/O
                         net (fo=2, routed)           0.185     4.432    pl_top_m1/axi_interface_control_m1/information_read_write_m1/iterate_head_m1/iterate_head_net_35
    SLICE_X6Y95          LUT6 (Prop_G6LUT_SLICEL_I4_O)
                                                      0.089     4.521 r  pl_top_m1/axi_interface_control_m1/information_read_write_m1/iterate_head_m1/iterate_head_LUT6_23/O
                         net (fo=1, routed)           0.008     4.529    pl_top_m1/axi_interface_control_m1/information_read_write_m1/multiplier_3x_m1/image_toaxi_size_r1_reg[1]_0[1]
    SLICE_X6Y95          CARRY8 (Prop_CARRY8_SLICEL_S[6]_CO[7])
                                                      0.115     4.644 r  pl_top_m1/axi_interface_control_m1/information_read_write_m1/multiplier_3x_m1/operand_bc1__60_carry/CO[7]
                         net (fo=1, routed)           0.026     4.670    pl_top_m1/axi_interface_control_m1/information_read_write_m1/multiplier_3x_m1/operand_bc1__60_carry_n_0
    SLICE_X6Y96          CARRY8 (Prop_CARRY8_SLICEL_CI_O[0])
                                                      0.056     4.726 r  pl_top_m1/axi_interface_control_m1/information_read_write_m1/multiplier_3x_m1/operand_bc1__60_carry__0/O[0]
                         net (fo=1, routed)           0.239     4.965    pl_top_m1/axi_interface_control_m1/information_read_write_m1/multiplier_3x_m1/operand_bc1[11]
    SLICE_X6Y98          CARRY8 (Prop_CARRY8_SLICEL_S[3]_O[7])
                                                      0.182     5.147 r  pl_top_m1/axi_interface_control_m1/information_read_write_m1/multiplier_3x_m1/operand_result_reg_i_14/O[7]
                         net (fo=1, routed)           0.256     5.403    pl_top_m1/axi_interface_control_m1/information_read_write_m1/multiplier_3x_m1/operand_result_reg/A[15]
    DSP48E2_X0Y41        DSP_A_B_DATA                                 r  pl_top_m1/axi_interface_control_m1/information_read_write_m1/multiplier_3x_m1/operand_result_reg/DSP_A_B_DATA_INST/A[15]
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      3.750     3.750 r  
    PS8_X0Y0             PS8                          0.000     3.750 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     3.885    system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     3.910 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=1710, routed)        1.389     5.299    pl_top_m1/axi_interface_control_m1/information_read_write_m1/multiplier_3x_m1/operand_result_reg/CLK
    DSP48E2_X0Y41        DSP_A_B_DATA                                 r  pl_top_m1/axi_interface_control_m1/information_read_write_m1/multiplier_3x_m1/operand_result_reg/DSP_A_B_DATA_INST/CLK
                         clock pessimism              0.146     5.445    
                         clock uncertainty           -0.119     5.326    
    DSP48E2_X0Y41        DSP_A_B_DATA (Setup_DSP_A_B_DATA_DSP48E2_CLK_A[15])
                                                     -0.271     5.055    pl_top_m1/axi_interface_control_m1/information_read_write_m1/multiplier_3x_m1/operand_result_reg/DSP_A_B_DATA_INST
  -------------------------------------------------------------------
                         required time                          5.055    
                         arrival time                          -5.403    
  -------------------------------------------------------------------
                         slack                                 -0.348    

Slack (VIOLATED) :        -0.337ns  (required time - arrival time)
  Source:                 pl_top_m1/axi_interface_control_m1/information_read_write_m1/inf_write_read_control_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@1.875ns period=3.750ns})
  Destination:            pl_top_m1/axi_interface_control_m1/information_read_write_m1/multiplier_3x_m1/operand_result_reg/DSP_A_B_DATA_INST/A[14]
                            (rising edge-triggered cell DSP_A_B_DATA clocked by clk_pl_0  {rise@0.000ns fall@1.875ns period=3.750ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.750ns  (clk_pl_0 rise@3.750ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        3.650ns  (logic 1.376ns (37.699%)  route 2.274ns (62.301%))
  Logic Levels:           14  (CARRY8=4 LUT2=1 LUT3=1 LUT4=3 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.549ns = ( 5.299 - 3.750 ) 
    Source Clock Delay      (SCD):    1.749ns
    Clock Pessimism Removal (CPR):    0.146ns
  Clock Uncertainty:      0.119ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.226ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.550ns (routing 0.575ns, distribution 0.975ns)
  Clock Net Delay (Destination): 1.389ns (routing 0.518ns, distribution 0.871ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.171     0.171    system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.199 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=1710, routed)        1.550     1.749    pl_top_m1/axi_interface_control_m1/information_read_write_m1/AXI_CLK
    SLICE_X3Y96          FDCE                                         r  pl_top_m1/axi_interface_control_m1/information_read_write_m1/inf_write_read_control_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y96          FDCE (Prop_CFF_SLICEL_C_Q)
                                                      0.079     1.828 f  pl_top_m1/axi_interface_control_m1/information_read_write_m1/inf_write_read_control_reg[3]/Q
                         net (fo=15, routed)          0.282     2.110    pl_top_m1/axi_interface_control_m1/information_read_write_m1/multiplier_3x_m1/out[3]
    SLICE_X7Y92          LUT2 (Prop_F5LUT_SLICEL_I1_O)
                                                      0.106     2.216 r  pl_top_m1/axi_interface_control_m1/information_read_write_m1/multiplier_3x_m1/multiplier_3x_LUT2_2/O
                         net (fo=5, routed)           0.184     2.400    pl_top_m1/axi_interface_control_m1/information_read_write_m1/multiplier_3x_m1/multiplier_3x_net_19
    SLICE_X7Y91          LUT3 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.123     2.523 r  pl_top_m1/axi_interface_control_m1/information_read_write_m1/multiplier_3x_m1/multiplier_3x_LUT3_17/O
                         net (fo=2, routed)           0.045     2.568    pl_top_m1/axi_interface_control_m1/information_read_write_m1/multiplier_3x_m1/multiplier_3x_net_22
    SLICE_X7Y91          LUT4 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.036     2.604 r  pl_top_m1/axi_interface_control_m1/information_read_write_m1/multiplier_3x_m1/multiplier_3x_LUT4_7/O
                         net (fo=57, routed)          0.244     2.848    pl_top_m1/axi_interface_control_m1/information_read_write_m1/iterate_head_m1/information_operation_temp[1]
    SLICE_X8Y97          LUT5 (Prop_E6LUT_SLICEL_I2_O)
                                                      0.147     2.995 f  pl_top_m1/axi_interface_control_m1/information_read_write_m1/iterate_head_m1/iterate_head_LUT5/O
                         net (fo=16, routed)          0.154     3.149    pl_top_m1/axi_interface_control_m1/information_read_write_m1/iterate_head_m1/iterate_head_net_8
    SLICE_X8Y97          LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.097     3.246 r  pl_top_m1/axi_interface_control_m1/information_read_write_m1/iterate_head_m1/iterate_head_LUT6_10/O
                         net (fo=10, routed)          0.151     3.397    pl_top_m1/axi_interface_control_m1/information_read_write_m1/iterate_head_m1/iterate_head_net_11
    SLICE_X8Y94          LUT4 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.089     3.486 r  pl_top_m1/axi_interface_control_m1/information_read_write_m1/iterate_head_m1/iterate_head_LUT4_12/O
                         net (fo=2, routed)           0.048     3.534    pl_top_m1/axi_interface_control_m1/information_read_write_m1/iterate_head_m1/iterate_head_net_12
    SLICE_X8Y94          LUT5 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.051     3.585 r  pl_top_m1/axi_interface_control_m1/information_read_write_m1/iterate_head_m1/iterate_head_LUT5_1/O
                         net (fo=1, routed)           0.206     3.791    pl_top_m1/axi_interface_control_m1/information_read_write_m1/multiplier_3x_m1/DI[3]
    SLICE_X7Y95          CARRY8 (Prop_CARRY8_SLICEL_DI[4]_O[5])
                                                      0.080     3.871 r  pl_top_m1/axi_interface_control_m1/information_read_write_m1/multiplier_3x_m1/operand_bc1__30_carry/O[5]
                         net (fo=3, routed)           0.138     4.009    pl_top_m1/axi_interface_control_m1/information_read_write_m1/iterate_head_m1/qsdpo_int_reg[21][2]
    SLICE_X7Y94          LUT4 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.090     4.099 f  pl_top_m1/axi_interface_control_m1/information_read_write_m1/iterate_head_m1/iterate_head_LUT4_22/O
                         net (fo=2, routed)           0.098     4.197    pl_top_m1/axi_interface_control_m1/information_read_write_m1/iterate_head_m1/iterate_head_net_33
    SLICE_X7Y94          LUT6 (Prop_C6LUT_SLICEL_I5_O)
                                                      0.050     4.247 r  pl_top_m1/axi_interface_control_m1/information_read_write_m1/iterate_head_m1/iterate_head_LUT6_22/O
                         net (fo=2, routed)           0.185     4.432    pl_top_m1/axi_interface_control_m1/information_read_write_m1/iterate_head_m1/iterate_head_net_35
    SLICE_X6Y95          LUT6 (Prop_G6LUT_SLICEL_I4_O)
                                                      0.089     4.521 r  pl_top_m1/axi_interface_control_m1/information_read_write_m1/iterate_head_m1/iterate_head_LUT6_23/O
                         net (fo=1, routed)           0.008     4.529    pl_top_m1/axi_interface_control_m1/information_read_write_m1/multiplier_3x_m1/image_toaxi_size_r1_reg[1]_0[1]
    SLICE_X6Y95          CARRY8 (Prop_CARRY8_SLICEL_S[6]_CO[7])
                                                      0.115     4.644 r  pl_top_m1/axi_interface_control_m1/information_read_write_m1/multiplier_3x_m1/operand_bc1__60_carry/CO[7]
                         net (fo=1, routed)           0.026     4.670    pl_top_m1/axi_interface_control_m1/information_read_write_m1/multiplier_3x_m1/operand_bc1__60_carry_n_0
    SLICE_X6Y96          CARRY8 (Prop_CARRY8_SLICEL_CI_O[0])
                                                      0.056     4.726 r  pl_top_m1/axi_interface_control_m1/information_read_write_m1/multiplier_3x_m1/operand_bc1__60_carry__0/O[0]
                         net (fo=1, routed)           0.239     4.965    pl_top_m1/axi_interface_control_m1/information_read_write_m1/multiplier_3x_m1/operand_bc1[11]
    SLICE_X6Y98          CARRY8 (Prop_CARRY8_SLICEL_S[3]_O[6])
                                                      0.168     5.133 r  pl_top_m1/axi_interface_control_m1/information_read_write_m1/multiplier_3x_m1/operand_result_reg_i_14/O[6]
                         net (fo=1, routed)           0.266     5.399    pl_top_m1/axi_interface_control_m1/information_read_write_m1/multiplier_3x_m1/operand_result_reg/A[14]
    DSP48E2_X0Y41        DSP_A_B_DATA                                 r  pl_top_m1/axi_interface_control_m1/information_read_write_m1/multiplier_3x_m1/operand_result_reg/DSP_A_B_DATA_INST/A[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      3.750     3.750 r  
    PS8_X0Y0             PS8                          0.000     3.750 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     3.885    system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     3.910 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=1710, routed)        1.389     5.299    pl_top_m1/axi_interface_control_m1/information_read_write_m1/multiplier_3x_m1/operand_result_reg/CLK
    DSP48E2_X0Y41        DSP_A_B_DATA                                 r  pl_top_m1/axi_interface_control_m1/information_read_write_m1/multiplier_3x_m1/operand_result_reg/DSP_A_B_DATA_INST/CLK
                         clock pessimism              0.146     5.445    
                         clock uncertainty           -0.119     5.326    
    DSP48E2_X0Y41        DSP_A_B_DATA (Setup_DSP_A_B_DATA_DSP48E2_CLK_A[14])
                                                     -0.264     5.062    pl_top_m1/axi_interface_control_m1/information_read_write_m1/multiplier_3x_m1/operand_result_reg/DSP_A_B_DATA_INST
  -------------------------------------------------------------------
                         required time                          5.062    
                         arrival time                          -5.399    
  -------------------------------------------------------------------
                         slack                                 -0.337    

Slack (VIOLATED) :        -0.317ns  (required time - arrival time)
  Source:                 pl_top_m1/axi_interface_control_m1/information_read_write_m1/inf_write_read_control_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@1.875ns period=3.750ns})
  Destination:            pl_top_m1/axi_interface_control_m1/information_read_write_m1/multiplier_3x_m1/operand_result_reg/DSP_A_B_DATA_INST/A[10]
                            (rising edge-triggered cell DSP_A_B_DATA clocked by clk_pl_0  {rise@0.000ns fall@1.875ns period=3.750ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.750ns  (clk_pl_0 rise@3.750ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        3.614ns  (logic 1.204ns (33.315%)  route 2.410ns (66.685%))
  Logic Levels:           13  (CARRY8=3 LUT2=1 LUT3=1 LUT4=3 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.549ns = ( 5.299 - 3.750 ) 
    Source Clock Delay      (SCD):    1.749ns
    Clock Pessimism Removal (CPR):    0.146ns
  Clock Uncertainty:      0.119ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.226ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.550ns (routing 0.575ns, distribution 0.975ns)
  Clock Net Delay (Destination): 1.389ns (routing 0.518ns, distribution 0.871ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.171     0.171    system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.199 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=1710, routed)        1.550     1.749    pl_top_m1/axi_interface_control_m1/information_read_write_m1/AXI_CLK
    SLICE_X3Y96          FDCE                                         r  pl_top_m1/axi_interface_control_m1/information_read_write_m1/inf_write_read_control_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y96          FDCE (Prop_CFF_SLICEL_C_Q)
                                                      0.079     1.828 f  pl_top_m1/axi_interface_control_m1/information_read_write_m1/inf_write_read_control_reg[3]/Q
                         net (fo=15, routed)          0.282     2.110    pl_top_m1/axi_interface_control_m1/information_read_write_m1/multiplier_3x_m1/out[3]
    SLICE_X7Y92          LUT2 (Prop_F5LUT_SLICEL_I1_O)
                                                      0.106     2.216 r  pl_top_m1/axi_interface_control_m1/information_read_write_m1/multiplier_3x_m1/multiplier_3x_LUT2_2/O
                         net (fo=5, routed)           0.184     2.400    pl_top_m1/axi_interface_control_m1/information_read_write_m1/multiplier_3x_m1/multiplier_3x_net_19
    SLICE_X7Y91          LUT3 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.123     2.523 r  pl_top_m1/axi_interface_control_m1/information_read_write_m1/multiplier_3x_m1/multiplier_3x_LUT3_17/O
                         net (fo=2, routed)           0.045     2.568    pl_top_m1/axi_interface_control_m1/information_read_write_m1/multiplier_3x_m1/multiplier_3x_net_22
    SLICE_X7Y91          LUT4 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.036     2.604 r  pl_top_m1/axi_interface_control_m1/information_read_write_m1/multiplier_3x_m1/multiplier_3x_LUT4_7/O
                         net (fo=57, routed)          0.244     2.848    pl_top_m1/axi_interface_control_m1/information_read_write_m1/iterate_head_m1/information_operation_temp[1]
    SLICE_X8Y97          LUT5 (Prop_E6LUT_SLICEL_I2_O)
                                                      0.147     2.995 f  pl_top_m1/axi_interface_control_m1/information_read_write_m1/iterate_head_m1/iterate_head_LUT5/O
                         net (fo=16, routed)          0.154     3.149    pl_top_m1/axi_interface_control_m1/information_read_write_m1/iterate_head_m1/iterate_head_net_8
    SLICE_X8Y97          LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.097     3.246 r  pl_top_m1/axi_interface_control_m1/information_read_write_m1/iterate_head_m1/iterate_head_LUT6_10/O
                         net (fo=10, routed)          0.151     3.397    pl_top_m1/axi_interface_control_m1/information_read_write_m1/iterate_head_m1/iterate_head_net_11
    SLICE_X8Y94          LUT4 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.089     3.486 r  pl_top_m1/axi_interface_control_m1/information_read_write_m1/iterate_head_m1/iterate_head_LUT4_12/O
                         net (fo=2, routed)           0.048     3.534    pl_top_m1/axi_interface_control_m1/information_read_write_m1/iterate_head_m1/iterate_head_net_12
    SLICE_X8Y94          LUT5 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.051     3.585 r  pl_top_m1/axi_interface_control_m1/information_read_write_m1/iterate_head_m1/iterate_head_LUT5_1/O
                         net (fo=1, routed)           0.206     3.791    pl_top_m1/axi_interface_control_m1/information_read_write_m1/multiplier_3x_m1/DI[3]
    SLICE_X7Y95          CARRY8 (Prop_CARRY8_SLICEL_DI[4]_O[5])
                                                      0.080     3.871 r  pl_top_m1/axi_interface_control_m1/information_read_write_m1/multiplier_3x_m1/operand_bc1__30_carry/O[5]
                         net (fo=3, routed)           0.138     4.009    pl_top_m1/axi_interface_control_m1/information_read_write_m1/iterate_head_m1/qsdpo_int_reg[21][2]
    SLICE_X7Y94          LUT4 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.090     4.099 f  pl_top_m1/axi_interface_control_m1/information_read_write_m1/iterate_head_m1/iterate_head_LUT4_22/O
                         net (fo=2, routed)           0.098     4.197    pl_top_m1/axi_interface_control_m1/information_read_write_m1/iterate_head_m1/iterate_head_net_33
    SLICE_X7Y94          LUT6 (Prop_C6LUT_SLICEL_I5_O)
                                                      0.050     4.247 r  pl_top_m1/axi_interface_control_m1/information_read_write_m1/iterate_head_m1/iterate_head_LUT6_22/O
                         net (fo=2, routed)           0.185     4.432    pl_top_m1/axi_interface_control_m1/information_read_write_m1/iterate_head_m1/iterate_head_net_35
    SLICE_X6Y95          LUT6 (Prop_G6LUT_SLICEL_I4_O)
                                                      0.089     4.521 r  pl_top_m1/axi_interface_control_m1/information_read_write_m1/iterate_head_m1/iterate_head_LUT6_23/O
                         net (fo=1, routed)           0.008     4.529    pl_top_m1/axi_interface_control_m1/information_read_write_m1/multiplier_3x_m1/image_toaxi_size_r1_reg[1]_0[1]
    SLICE_X6Y95          CARRY8 (Prop_CARRY8_SLICEL_S[6]_O[6])
                                                      0.053     4.582 r  pl_top_m1/axi_interface_control_m1/information_read_write_m1/multiplier_3x_m1/operand_bc1__60_carry/O[6]
                         net (fo=1, routed)           0.283     4.865    pl_top_m1/axi_interface_control_m1/information_read_write_m1/multiplier_3x_m1/operand_bc1[9]
    SLICE_X6Y98          CARRY8 (Prop_CARRY8_SLICEL_S[1]_O[2])
                                                      0.114     4.979 r  pl_top_m1/axi_interface_control_m1/information_read_write_m1/multiplier_3x_m1/operand_result_reg_i_14/O[2]
                         net (fo=1, routed)           0.384     5.363    pl_top_m1/axi_interface_control_m1/information_read_write_m1/multiplier_3x_m1/operand_result_reg/A[10]
    DSP48E2_X0Y41        DSP_A_B_DATA                                 r  pl_top_m1/axi_interface_control_m1/information_read_write_m1/multiplier_3x_m1/operand_result_reg/DSP_A_B_DATA_INST/A[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      3.750     3.750 r  
    PS8_X0Y0             PS8                          0.000     3.750 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     3.885    system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     3.910 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=1710, routed)        1.389     5.299    pl_top_m1/axi_interface_control_m1/information_read_write_m1/multiplier_3x_m1/operand_result_reg/CLK
    DSP48E2_X0Y41        DSP_A_B_DATA                                 r  pl_top_m1/axi_interface_control_m1/information_read_write_m1/multiplier_3x_m1/operand_result_reg/DSP_A_B_DATA_INST/CLK
                         clock pessimism              0.146     5.445    
                         clock uncertainty           -0.119     5.326    
    DSP48E2_X0Y41        DSP_A_B_DATA (Setup_DSP_A_B_DATA_DSP48E2_CLK_A[10])
                                                     -0.280     5.046    pl_top_m1/axi_interface_control_m1/information_read_write_m1/multiplier_3x_m1/operand_result_reg/DSP_A_B_DATA_INST
  -------------------------------------------------------------------
                         required time                          5.046    
                         arrival time                          -5.363    
  -------------------------------------------------------------------
                         slack                                 -0.317    

Slack (VIOLATED) :        -0.294ns  (required time - arrival time)
  Source:                 pl_top_m1/axi_interface_control_m1/information_read_write_m1/inf_write_read_control_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@1.875ns period=3.750ns})
  Destination:            pl_top_m1/axi_interface_control_m1/information_read_write_m1/multiplier_3x_m1/operand_result_reg/DSP_A_B_DATA_INST/A[11]
                            (rising edge-triggered cell DSP_A_B_DATA clocked by clk_pl_0  {rise@0.000ns fall@1.875ns period=3.750ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.750ns  (clk_pl_0 rise@3.750ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        3.610ns  (logic 1.262ns (34.958%)  route 2.348ns (65.042%))
  Logic Levels:           14  (CARRY8=4 LUT2=1 LUT3=1 LUT4=3 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.549ns = ( 5.299 - 3.750 ) 
    Source Clock Delay      (SCD):    1.749ns
    Clock Pessimism Removal (CPR):    0.146ns
  Clock Uncertainty:      0.119ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.226ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.550ns (routing 0.575ns, distribution 0.975ns)
  Clock Net Delay (Destination): 1.389ns (routing 0.518ns, distribution 0.871ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.171     0.171    system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.199 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=1710, routed)        1.550     1.749    pl_top_m1/axi_interface_control_m1/information_read_write_m1/AXI_CLK
    SLICE_X3Y96          FDCE                                         r  pl_top_m1/axi_interface_control_m1/information_read_write_m1/inf_write_read_control_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y96          FDCE (Prop_CFF_SLICEL_C_Q)
                                                      0.079     1.828 f  pl_top_m1/axi_interface_control_m1/information_read_write_m1/inf_write_read_control_reg[3]/Q
                         net (fo=15, routed)          0.282     2.110    pl_top_m1/axi_interface_control_m1/information_read_write_m1/multiplier_3x_m1/out[3]
    SLICE_X7Y92          LUT2 (Prop_F5LUT_SLICEL_I1_O)
                                                      0.106     2.216 r  pl_top_m1/axi_interface_control_m1/information_read_write_m1/multiplier_3x_m1/multiplier_3x_LUT2_2/O
                         net (fo=5, routed)           0.184     2.400    pl_top_m1/axi_interface_control_m1/information_read_write_m1/multiplier_3x_m1/multiplier_3x_net_19
    SLICE_X7Y91          LUT3 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.123     2.523 r  pl_top_m1/axi_interface_control_m1/information_read_write_m1/multiplier_3x_m1/multiplier_3x_LUT3_17/O
                         net (fo=2, routed)           0.045     2.568    pl_top_m1/axi_interface_control_m1/information_read_write_m1/multiplier_3x_m1/multiplier_3x_net_22
    SLICE_X7Y91          LUT4 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.036     2.604 r  pl_top_m1/axi_interface_control_m1/information_read_write_m1/multiplier_3x_m1/multiplier_3x_LUT4_7/O
                         net (fo=57, routed)          0.244     2.848    pl_top_m1/axi_interface_control_m1/information_read_write_m1/iterate_head_m1/information_operation_temp[1]
    SLICE_X8Y97          LUT5 (Prop_E6LUT_SLICEL_I2_O)
                                                      0.147     2.995 f  pl_top_m1/axi_interface_control_m1/information_read_write_m1/iterate_head_m1/iterate_head_LUT5/O
                         net (fo=16, routed)          0.154     3.149    pl_top_m1/axi_interface_control_m1/information_read_write_m1/iterate_head_m1/iterate_head_net_8
    SLICE_X8Y97          LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.097     3.246 r  pl_top_m1/axi_interface_control_m1/information_read_write_m1/iterate_head_m1/iterate_head_LUT6_10/O
                         net (fo=10, routed)          0.151     3.397    pl_top_m1/axi_interface_control_m1/information_read_write_m1/iterate_head_m1/iterate_head_net_11
    SLICE_X8Y94          LUT4 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.089     3.486 r  pl_top_m1/axi_interface_control_m1/information_read_write_m1/iterate_head_m1/iterate_head_LUT4_12/O
                         net (fo=2, routed)           0.048     3.534    pl_top_m1/axi_interface_control_m1/information_read_write_m1/iterate_head_m1/iterate_head_net_12
    SLICE_X8Y94          LUT5 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.051     3.585 r  pl_top_m1/axi_interface_control_m1/information_read_write_m1/iterate_head_m1/iterate_head_LUT5_1/O
                         net (fo=1, routed)           0.206     3.791    pl_top_m1/axi_interface_control_m1/information_read_write_m1/multiplier_3x_m1/DI[3]
    SLICE_X7Y95          CARRY8 (Prop_CARRY8_SLICEL_DI[4]_O[5])
                                                      0.080     3.871 r  pl_top_m1/axi_interface_control_m1/information_read_write_m1/multiplier_3x_m1/operand_bc1__30_carry/O[5]
                         net (fo=3, routed)           0.138     4.009    pl_top_m1/axi_interface_control_m1/information_read_write_m1/iterate_head_m1/qsdpo_int_reg[21][2]
    SLICE_X7Y94          LUT4 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.090     4.099 f  pl_top_m1/axi_interface_control_m1/information_read_write_m1/iterate_head_m1/iterate_head_LUT4_22/O
                         net (fo=2, routed)           0.098     4.197    pl_top_m1/axi_interface_control_m1/information_read_write_m1/iterate_head_m1/iterate_head_net_33
    SLICE_X7Y94          LUT6 (Prop_C6LUT_SLICEL_I5_O)
                                                      0.050     4.247 r  pl_top_m1/axi_interface_control_m1/information_read_write_m1/iterate_head_m1/iterate_head_LUT6_22/O
                         net (fo=2, routed)           0.185     4.432    pl_top_m1/axi_interface_control_m1/information_read_write_m1/iterate_head_m1/iterate_head_net_35
    SLICE_X6Y95          LUT6 (Prop_G6LUT_SLICEL_I4_O)
                                                      0.089     4.521 r  pl_top_m1/axi_interface_control_m1/information_read_write_m1/iterate_head_m1/iterate_head_LUT6_23/O
                         net (fo=1, routed)           0.008     4.529    pl_top_m1/axi_interface_control_m1/information_read_write_m1/multiplier_3x_m1/image_toaxi_size_r1_reg[1]_0[1]
    SLICE_X6Y95          CARRY8 (Prop_CARRY8_SLICEL_S[6]_CO[7])
                                                      0.115     4.644 r  pl_top_m1/axi_interface_control_m1/information_read_write_m1/multiplier_3x_m1/operand_bc1__60_carry/CO[7]
                         net (fo=1, routed)           0.026     4.670    pl_top_m1/axi_interface_control_m1/information_read_write_m1/multiplier_3x_m1/operand_bc1__60_carry_n_0
    SLICE_X6Y96          CARRY8 (Prop_CARRY8_SLICEL_CI_O[0])
                                                      0.056     4.726 r  pl_top_m1/axi_interface_control_m1/information_read_write_m1/multiplier_3x_m1/operand_bc1__60_carry__0/O[0]
                         net (fo=1, routed)           0.239     4.965    pl_top_m1/axi_interface_control_m1/information_read_write_m1/multiplier_3x_m1/operand_bc1[11]
    SLICE_X6Y98          CARRY8 (Prop_CARRY8_SLICEL_S[3]_O[3])
                                                      0.054     5.019 r  pl_top_m1/axi_interface_control_m1/information_read_write_m1/multiplier_3x_m1/operand_result_reg_i_14/O[3]
                         net (fo=1, routed)           0.340     5.359    pl_top_m1/axi_interface_control_m1/information_read_write_m1/multiplier_3x_m1/operand_result_reg/A[11]
    DSP48E2_X0Y41        DSP_A_B_DATA                                 r  pl_top_m1/axi_interface_control_m1/information_read_write_m1/multiplier_3x_m1/operand_result_reg/DSP_A_B_DATA_INST/A[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      3.750     3.750 r  
    PS8_X0Y0             PS8                          0.000     3.750 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     3.885    system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     3.910 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=1710, routed)        1.389     5.299    pl_top_m1/axi_interface_control_m1/information_read_write_m1/multiplier_3x_m1/operand_result_reg/CLK
    DSP48E2_X0Y41        DSP_A_B_DATA                                 r  pl_top_m1/axi_interface_control_m1/information_read_write_m1/multiplier_3x_m1/operand_result_reg/DSP_A_B_DATA_INST/CLK
                         clock pessimism              0.146     5.445    
                         clock uncertainty           -0.119     5.326    
    DSP48E2_X0Y41        DSP_A_B_DATA (Setup_DSP_A_B_DATA_DSP48E2_CLK_A[11])
                                                     -0.261     5.065    pl_top_m1/axi_interface_control_m1/information_read_write_m1/multiplier_3x_m1/operand_result_reg/DSP_A_B_DATA_INST
  -------------------------------------------------------------------
                         required time                          5.065    
                         arrival time                          -5.359    
  -------------------------------------------------------------------
                         slack                                 -0.294    

Slack (VIOLATED) :        -0.262ns  (required time - arrival time)
  Source:                 pl_top_m1/axi_interface_control_m1/information_read_write_m1/inf_write_read_control_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@1.875ns period=3.750ns})
  Destination:            pl_top_m1/axi_interface_control_m1/information_read_write_m1/multiplier_3x_m1/operand_result_reg/DSP_A_B_DATA_INST/A[12]
                            (rising edge-triggered cell DSP_A_B_DATA clocked by clk_pl_0  {rise@0.000ns fall@1.875ns period=3.750ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.750ns  (clk_pl_0 rise@3.750ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        3.581ns  (logic 1.352ns (37.755%)  route 2.229ns (62.245%))
  Logic Levels:           14  (CARRY8=4 LUT2=1 LUT3=1 LUT4=3 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.549ns = ( 5.299 - 3.750 ) 
    Source Clock Delay      (SCD):    1.749ns
    Clock Pessimism Removal (CPR):    0.146ns
  Clock Uncertainty:      0.119ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.226ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.550ns (routing 0.575ns, distribution 0.975ns)
  Clock Net Delay (Destination): 1.389ns (routing 0.518ns, distribution 0.871ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.171     0.171    system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.199 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=1710, routed)        1.550     1.749    pl_top_m1/axi_interface_control_m1/information_read_write_m1/AXI_CLK
    SLICE_X3Y96          FDCE                                         r  pl_top_m1/axi_interface_control_m1/information_read_write_m1/inf_write_read_control_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y96          FDCE (Prop_CFF_SLICEL_C_Q)
                                                      0.079     1.828 f  pl_top_m1/axi_interface_control_m1/information_read_write_m1/inf_write_read_control_reg[3]/Q
                         net (fo=15, routed)          0.282     2.110    pl_top_m1/axi_interface_control_m1/information_read_write_m1/multiplier_3x_m1/out[3]
    SLICE_X7Y92          LUT2 (Prop_F5LUT_SLICEL_I1_O)
                                                      0.106     2.216 r  pl_top_m1/axi_interface_control_m1/information_read_write_m1/multiplier_3x_m1/multiplier_3x_LUT2_2/O
                         net (fo=5, routed)           0.184     2.400    pl_top_m1/axi_interface_control_m1/information_read_write_m1/multiplier_3x_m1/multiplier_3x_net_19
    SLICE_X7Y91          LUT3 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.123     2.523 r  pl_top_m1/axi_interface_control_m1/information_read_write_m1/multiplier_3x_m1/multiplier_3x_LUT3_17/O
                         net (fo=2, routed)           0.045     2.568    pl_top_m1/axi_interface_control_m1/information_read_write_m1/multiplier_3x_m1/multiplier_3x_net_22
    SLICE_X7Y91          LUT4 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.036     2.604 r  pl_top_m1/axi_interface_control_m1/information_read_write_m1/multiplier_3x_m1/multiplier_3x_LUT4_7/O
                         net (fo=57, routed)          0.244     2.848    pl_top_m1/axi_interface_control_m1/information_read_write_m1/iterate_head_m1/information_operation_temp[1]
    SLICE_X8Y97          LUT5 (Prop_E6LUT_SLICEL_I2_O)
                                                      0.147     2.995 f  pl_top_m1/axi_interface_control_m1/information_read_write_m1/iterate_head_m1/iterate_head_LUT5/O
                         net (fo=16, routed)          0.154     3.149    pl_top_m1/axi_interface_control_m1/information_read_write_m1/iterate_head_m1/iterate_head_net_8
    SLICE_X8Y97          LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.097     3.246 r  pl_top_m1/axi_interface_control_m1/information_read_write_m1/iterate_head_m1/iterate_head_LUT6_10/O
                         net (fo=10, routed)          0.151     3.397    pl_top_m1/axi_interface_control_m1/information_read_write_m1/iterate_head_m1/iterate_head_net_11
    SLICE_X8Y94          LUT4 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.089     3.486 r  pl_top_m1/axi_interface_control_m1/information_read_write_m1/iterate_head_m1/iterate_head_LUT4_12/O
                         net (fo=2, routed)           0.048     3.534    pl_top_m1/axi_interface_control_m1/information_read_write_m1/iterate_head_m1/iterate_head_net_12
    SLICE_X8Y94          LUT5 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.051     3.585 r  pl_top_m1/axi_interface_control_m1/information_read_write_m1/iterate_head_m1/iterate_head_LUT5_1/O
                         net (fo=1, routed)           0.206     3.791    pl_top_m1/axi_interface_control_m1/information_read_write_m1/multiplier_3x_m1/DI[3]
    SLICE_X7Y95          CARRY8 (Prop_CARRY8_SLICEL_DI[4]_O[5])
                                                      0.080     3.871 r  pl_top_m1/axi_interface_control_m1/information_read_write_m1/multiplier_3x_m1/operand_bc1__30_carry/O[5]
                         net (fo=3, routed)           0.138     4.009    pl_top_m1/axi_interface_control_m1/information_read_write_m1/iterate_head_m1/qsdpo_int_reg[21][2]
    SLICE_X7Y94          LUT4 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.090     4.099 f  pl_top_m1/axi_interface_control_m1/information_read_write_m1/iterate_head_m1/iterate_head_LUT4_22/O
                         net (fo=2, routed)           0.098     4.197    pl_top_m1/axi_interface_control_m1/information_read_write_m1/iterate_head_m1/iterate_head_net_33
    SLICE_X7Y94          LUT6 (Prop_C6LUT_SLICEL_I5_O)
                                                      0.050     4.247 r  pl_top_m1/axi_interface_control_m1/information_read_write_m1/iterate_head_m1/iterate_head_LUT6_22/O
                         net (fo=2, routed)           0.185     4.432    pl_top_m1/axi_interface_control_m1/information_read_write_m1/iterate_head_m1/iterate_head_net_35
    SLICE_X6Y95          LUT6 (Prop_G6LUT_SLICEL_I4_O)
                                                      0.089     4.521 r  pl_top_m1/axi_interface_control_m1/information_read_write_m1/iterate_head_m1/iterate_head_LUT6_23/O
                         net (fo=1, routed)           0.008     4.529    pl_top_m1/axi_interface_control_m1/information_read_write_m1/multiplier_3x_m1/image_toaxi_size_r1_reg[1]_0[1]
    SLICE_X6Y95          CARRY8 (Prop_CARRY8_SLICEL_S[6]_CO[7])
                                                      0.115     4.644 r  pl_top_m1/axi_interface_control_m1/information_read_write_m1/multiplier_3x_m1/operand_bc1__60_carry/CO[7]
                         net (fo=1, routed)           0.026     4.670    pl_top_m1/axi_interface_control_m1/information_read_write_m1/multiplier_3x_m1/operand_bc1__60_carry_n_0
    SLICE_X6Y96          CARRY8 (Prop_CARRY8_SLICEL_CI_O[0])
                                                      0.056     4.726 r  pl_top_m1/axi_interface_control_m1/information_read_write_m1/multiplier_3x_m1/operand_bc1__60_carry__0/O[0]
                         net (fo=1, routed)           0.239     4.965    pl_top_m1/axi_interface_control_m1/information_read_write_m1/multiplier_3x_m1/operand_bc1[11]
    SLICE_X6Y98          CARRY8 (Prop_CARRY8_SLICEL_S[3]_O[4])
                                                      0.144     5.109 r  pl_top_m1/axi_interface_control_m1/information_read_write_m1/multiplier_3x_m1/operand_result_reg_i_14/O[4]
                         net (fo=1, routed)           0.221     5.330    pl_top_m1/axi_interface_control_m1/information_read_write_m1/multiplier_3x_m1/operand_result_reg/A[12]
    DSP48E2_X0Y41        DSP_A_B_DATA                                 r  pl_top_m1/axi_interface_control_m1/information_read_write_m1/multiplier_3x_m1/operand_result_reg/DSP_A_B_DATA_INST/A[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      3.750     3.750 r  
    PS8_X0Y0             PS8                          0.000     3.750 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     3.885    system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     3.910 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=1710, routed)        1.389     5.299    pl_top_m1/axi_interface_control_m1/information_read_write_m1/multiplier_3x_m1/operand_result_reg/CLK
    DSP48E2_X0Y41        DSP_A_B_DATA                                 r  pl_top_m1/axi_interface_control_m1/information_read_write_m1/multiplier_3x_m1/operand_result_reg/DSP_A_B_DATA_INST/CLK
                         clock pessimism              0.146     5.445    
                         clock uncertainty           -0.119     5.326    
    DSP48E2_X0Y41        DSP_A_B_DATA (Setup_DSP_A_B_DATA_DSP48E2_CLK_A[12])
                                                     -0.258     5.068    pl_top_m1/axi_interface_control_m1/information_read_write_m1/multiplier_3x_m1/operand_result_reg/DSP_A_B_DATA_INST
  -------------------------------------------------------------------
                         required time                          5.068    
                         arrival time                          -5.330    
  -------------------------------------------------------------------
                         slack                                 -0.262    

Slack (VIOLATED) :        -0.172ns  (required time - arrival time)
  Source:                 pl_top_m1/axi_interface_control_m1/information_read_write_m1/inf_write_read_control_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@1.875ns period=3.750ns})
  Destination:            pl_top_m1/axi_interface_control_m1/information_read_write_m1/multiplier_3x_m1/operand_result_reg/DSP_A_B_DATA_INST/A[9]
                            (rising edge-triggered cell DSP_A_B_DATA clocked by clk_pl_0  {rise@0.000ns fall@1.875ns period=3.750ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.750ns  (clk_pl_0 rise@3.750ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        3.476ns  (logic 1.143ns (32.883%)  route 2.333ns (67.117%))
  Logic Levels:           13  (CARRY8=3 LUT2=1 LUT3=1 LUT4=3 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.549ns = ( 5.299 - 3.750 ) 
    Source Clock Delay      (SCD):    1.749ns
    Clock Pessimism Removal (CPR):    0.146ns
  Clock Uncertainty:      0.119ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.226ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.550ns (routing 0.575ns, distribution 0.975ns)
  Clock Net Delay (Destination): 1.389ns (routing 0.518ns, distribution 0.871ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.171     0.171    system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.199 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=1710, routed)        1.550     1.749    pl_top_m1/axi_interface_control_m1/information_read_write_m1/AXI_CLK
    SLICE_X3Y96          FDCE                                         r  pl_top_m1/axi_interface_control_m1/information_read_write_m1/inf_write_read_control_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y96          FDCE (Prop_CFF_SLICEL_C_Q)
                                                      0.079     1.828 f  pl_top_m1/axi_interface_control_m1/information_read_write_m1/inf_write_read_control_reg[3]/Q
                         net (fo=15, routed)          0.282     2.110    pl_top_m1/axi_interface_control_m1/information_read_write_m1/multiplier_3x_m1/out[3]
    SLICE_X7Y92          LUT2 (Prop_F5LUT_SLICEL_I1_O)
                                                      0.106     2.216 r  pl_top_m1/axi_interface_control_m1/information_read_write_m1/multiplier_3x_m1/multiplier_3x_LUT2_2/O
                         net (fo=5, routed)           0.184     2.400    pl_top_m1/axi_interface_control_m1/information_read_write_m1/multiplier_3x_m1/multiplier_3x_net_19
    SLICE_X7Y91          LUT3 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.123     2.523 r  pl_top_m1/axi_interface_control_m1/information_read_write_m1/multiplier_3x_m1/multiplier_3x_LUT3_17/O
                         net (fo=2, routed)           0.045     2.568    pl_top_m1/axi_interface_control_m1/information_read_write_m1/multiplier_3x_m1/multiplier_3x_net_22
    SLICE_X7Y91          LUT4 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.036     2.604 r  pl_top_m1/axi_interface_control_m1/information_read_write_m1/multiplier_3x_m1/multiplier_3x_LUT4_7/O
                         net (fo=57, routed)          0.244     2.848    pl_top_m1/axi_interface_control_m1/information_read_write_m1/iterate_head_m1/information_operation_temp[1]
    SLICE_X8Y97          LUT5 (Prop_E6LUT_SLICEL_I2_O)
                                                      0.147     2.995 f  pl_top_m1/axi_interface_control_m1/information_read_write_m1/iterate_head_m1/iterate_head_LUT5/O
                         net (fo=16, routed)          0.154     3.149    pl_top_m1/axi_interface_control_m1/information_read_write_m1/iterate_head_m1/iterate_head_net_8
    SLICE_X8Y97          LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.097     3.246 r  pl_top_m1/axi_interface_control_m1/information_read_write_m1/iterate_head_m1/iterate_head_LUT6_10/O
                         net (fo=10, routed)          0.151     3.397    pl_top_m1/axi_interface_control_m1/information_read_write_m1/iterate_head_m1/iterate_head_net_11
    SLICE_X8Y94          LUT4 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.089     3.486 r  pl_top_m1/axi_interface_control_m1/information_read_write_m1/iterate_head_m1/iterate_head_LUT4_12/O
                         net (fo=2, routed)           0.048     3.534    pl_top_m1/axi_interface_control_m1/information_read_write_m1/iterate_head_m1/iterate_head_net_12
    SLICE_X8Y94          LUT5 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.051     3.585 r  pl_top_m1/axi_interface_control_m1/information_read_write_m1/iterate_head_m1/iterate_head_LUT5_1/O
                         net (fo=1, routed)           0.206     3.791    pl_top_m1/axi_interface_control_m1/information_read_write_m1/multiplier_3x_m1/DI[3]
    SLICE_X7Y95          CARRY8 (Prop_CARRY8_SLICEL_DI[4]_O[5])
                                                      0.080     3.871 r  pl_top_m1/axi_interface_control_m1/information_read_write_m1/multiplier_3x_m1/operand_bc1__30_carry/O[5]
                         net (fo=3, routed)           0.138     4.009    pl_top_m1/axi_interface_control_m1/information_read_write_m1/iterate_head_m1/qsdpo_int_reg[21][2]
    SLICE_X7Y94          LUT4 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.090     4.099 f  pl_top_m1/axi_interface_control_m1/information_read_write_m1/iterate_head_m1/iterate_head_LUT4_22/O
                         net (fo=2, routed)           0.098     4.197    pl_top_m1/axi_interface_control_m1/information_read_write_m1/iterate_head_m1/iterate_head_net_33
    SLICE_X7Y94          LUT6 (Prop_C6LUT_SLICEL_I5_O)
                                                      0.050     4.247 r  pl_top_m1/axi_interface_control_m1/information_read_write_m1/iterate_head_m1/iterate_head_LUT6_22/O
                         net (fo=2, routed)           0.185     4.432    pl_top_m1/axi_interface_control_m1/information_read_write_m1/iterate_head_m1/iterate_head_net_35
    SLICE_X6Y95          LUT6 (Prop_G6LUT_SLICEL_I4_O)
                                                      0.089     4.521 r  pl_top_m1/axi_interface_control_m1/information_read_write_m1/iterate_head_m1/iterate_head_LUT6_23/O
                         net (fo=1, routed)           0.008     4.529    pl_top_m1/axi_interface_control_m1/information_read_write_m1/multiplier_3x_m1/image_toaxi_size_r1_reg[1]_0[1]
    SLICE_X6Y95          CARRY8 (Prop_CARRY8_SLICEL_S[6]_O[6])
                                                      0.053     4.582 r  pl_top_m1/axi_interface_control_m1/information_read_write_m1/multiplier_3x_m1/operand_bc1__60_carry/O[6]
                         net (fo=1, routed)           0.283     4.865    pl_top_m1/axi_interface_control_m1/information_read_write_m1/multiplier_3x_m1/operand_bc1[9]
    SLICE_X6Y98          CARRY8 (Prop_CARRY8_SLICEL_S[1]_O[1])
                                                      0.053     4.918 r  pl_top_m1/axi_interface_control_m1/information_read_write_m1/multiplier_3x_m1/operand_result_reg_i_14/O[1]
                         net (fo=1, routed)           0.307     5.225    pl_top_m1/axi_interface_control_m1/information_read_write_m1/multiplier_3x_m1/operand_result_reg/A[9]
    DSP48E2_X0Y41        DSP_A_B_DATA                                 r  pl_top_m1/axi_interface_control_m1/information_read_write_m1/multiplier_3x_m1/operand_result_reg/DSP_A_B_DATA_INST/A[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      3.750     3.750 r  
    PS8_X0Y0             PS8                          0.000     3.750 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     3.885    system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     3.910 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=1710, routed)        1.389     5.299    pl_top_m1/axi_interface_control_m1/information_read_write_m1/multiplier_3x_m1/operand_result_reg/CLK
    DSP48E2_X0Y41        DSP_A_B_DATA                                 r  pl_top_m1/axi_interface_control_m1/information_read_write_m1/multiplier_3x_m1/operand_result_reg/DSP_A_B_DATA_INST/CLK
                         clock pessimism              0.146     5.445    
                         clock uncertainty           -0.119     5.326    
    DSP48E2_X0Y41        DSP_A_B_DATA (Setup_DSP_A_B_DATA_DSP48E2_CLK_A[9])
                                                     -0.273     5.053    pl_top_m1/axi_interface_control_m1/information_read_write_m1/multiplier_3x_m1/operand_result_reg/DSP_A_B_DATA_INST
  -------------------------------------------------------------------
                         required time                          5.053    
                         arrival time                          -5.225    
  -------------------------------------------------------------------
                         slack                                 -0.172    

Slack (VIOLATED) :        -0.069ns  (required time - arrival time)
  Source:                 pl_top_m1/axi_interface_control_m1/information_read_write_m1/inf_write_read_control_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@1.875ns period=3.750ns})
  Destination:            pl_top_m1/axi_interface_control_m1/information_read_write_m1/multiplier_3x_m1/operand_result_reg/DSP_A_B_DATA_INST/A[8]
                            (rising edge-triggered cell DSP_A_B_DATA clocked by clk_pl_0  {rise@0.000ns fall@1.875ns period=3.750ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.750ns  (clk_pl_0 rise@3.750ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        3.380ns  (logic 1.100ns (32.544%)  route 2.280ns (67.456%))
  Logic Levels:           13  (CARRY8=3 LUT2=1 LUT3=1 LUT4=4 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.549ns = ( 5.299 - 3.750 ) 
    Source Clock Delay      (SCD):    1.749ns
    Clock Pessimism Removal (CPR):    0.146ns
  Clock Uncertainty:      0.119ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.226ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.550ns (routing 0.575ns, distribution 0.975ns)
  Clock Net Delay (Destination): 1.389ns (routing 0.518ns, distribution 0.871ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.171     0.171    system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.199 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=1710, routed)        1.550     1.749    pl_top_m1/axi_interface_control_m1/information_read_write_m1/AXI_CLK
    SLICE_X3Y96          FDCE                                         r  pl_top_m1/axi_interface_control_m1/information_read_write_m1/inf_write_read_control_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y96          FDCE (Prop_CFF_SLICEL_C_Q)
                                                      0.079     1.828 f  pl_top_m1/axi_interface_control_m1/information_read_write_m1/inf_write_read_control_reg[3]/Q
                         net (fo=15, routed)          0.282     2.110    pl_top_m1/axi_interface_control_m1/information_read_write_m1/multiplier_3x_m1/out[3]
    SLICE_X7Y92          LUT2 (Prop_F5LUT_SLICEL_I1_O)
                                                      0.106     2.216 r  pl_top_m1/axi_interface_control_m1/information_read_write_m1/multiplier_3x_m1/multiplier_3x_LUT2_2/O
                         net (fo=5, routed)           0.184     2.400    pl_top_m1/axi_interface_control_m1/information_read_write_m1/multiplier_3x_m1/multiplier_3x_net_19
    SLICE_X7Y91          LUT3 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.123     2.523 r  pl_top_m1/axi_interface_control_m1/information_read_write_m1/multiplier_3x_m1/multiplier_3x_LUT3_17/O
                         net (fo=2, routed)           0.045     2.568    pl_top_m1/axi_interface_control_m1/information_read_write_m1/multiplier_3x_m1/multiplier_3x_net_22
    SLICE_X7Y91          LUT4 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.036     2.604 r  pl_top_m1/axi_interface_control_m1/information_read_write_m1/multiplier_3x_m1/multiplier_3x_LUT4_7/O
                         net (fo=57, routed)          0.244     2.848    pl_top_m1/axi_interface_control_m1/information_read_write_m1/iterate_head_m1/information_operation_temp[1]
    SLICE_X8Y97          LUT5 (Prop_E6LUT_SLICEL_I2_O)
                                                      0.147     2.995 f  pl_top_m1/axi_interface_control_m1/information_read_write_m1/iterate_head_m1/iterate_head_LUT5/O
                         net (fo=16, routed)          0.154     3.149    pl_top_m1/axi_interface_control_m1/information_read_write_m1/iterate_head_m1/iterate_head_net_8
    SLICE_X8Y97          LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.097     3.246 r  pl_top_m1/axi_interface_control_m1/information_read_write_m1/iterate_head_m1/iterate_head_LUT6_10/O
                         net (fo=10, routed)          0.151     3.397    pl_top_m1/axi_interface_control_m1/information_read_write_m1/iterate_head_m1/iterate_head_net_11
    SLICE_X8Y94          LUT4 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.089     3.486 r  pl_top_m1/axi_interface_control_m1/information_read_write_m1/iterate_head_m1/iterate_head_LUT4_12/O
                         net (fo=2, routed)           0.048     3.534    pl_top_m1/axi_interface_control_m1/information_read_write_m1/iterate_head_m1/iterate_head_net_12
    SLICE_X8Y94          LUT5 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.051     3.585 r  pl_top_m1/axi_interface_control_m1/information_read_write_m1/iterate_head_m1/iterate_head_LUT5_1/O
                         net (fo=1, routed)           0.206     3.791    pl_top_m1/axi_interface_control_m1/information_read_write_m1/multiplier_3x_m1/DI[3]
    SLICE_X7Y95          CARRY8 (Prop_CARRY8_SLICEL_DI[4]_O[5])
                                                      0.080     3.871 r  pl_top_m1/axi_interface_control_m1/information_read_write_m1/multiplier_3x_m1/operand_bc1__30_carry/O[5]
                         net (fo=3, routed)           0.138     4.009    pl_top_m1/axi_interface_control_m1/information_read_write_m1/iterate_head_m1/qsdpo_int_reg[21][2]
    SLICE_X7Y94          LUT4 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.090     4.099 r  pl_top_m1/axi_interface_control_m1/information_read_write_m1/iterate_head_m1/iterate_head_LUT4_22/O
                         net (fo=2, routed)           0.097     4.196    pl_top_m1/axi_interface_control_m1/information_read_write_m1/iterate_head_m1/iterate_head_net_33
    SLICE_X7Y94          LUT6 (Prop_D6LUT_SLICEL_I5_O)
                                                      0.050     4.246 r  pl_top_m1/axi_interface_control_m1/information_read_write_m1/iterate_head_m1/iterate_head_LUT6_21/O
                         net (fo=2, routed)           0.135     4.381    pl_top_m1/axi_interface_control_m1/information_read_write_m1/iterate_head_m1/iterate_head_net_34
    SLICE_X6Y95          LUT4 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.035     4.416 r  pl_top_m1/axi_interface_control_m1/information_read_write_m1/iterate_head_m1/iterate_head_LUT4_23/O
                         net (fo=1, routed)           0.011     4.427    pl_top_m1/axi_interface_control_m1/information_read_write_m1/multiplier_3x_m1/image_toaxi_size_r1_reg[1]_0[0]
    SLICE_X6Y95          CARRY8 (Prop_CARRY8_SLICEL_S[5]_O[5])
                                                      0.054     4.481 r  pl_top_m1/axi_interface_control_m1/information_read_write_m1/multiplier_3x_m1/operand_bc1__60_carry/O[5]
                         net (fo=1, routed)           0.245     4.726    pl_top_m1/axi_interface_control_m1/information_read_write_m1/multiplier_3x_m1/operand_bc1[8]
    SLICE_X6Y98          CARRY8 (Prop_CARRY8_SLICEL_S[0]_O[0])
                                                      0.063     4.789 r  pl_top_m1/axi_interface_control_m1/information_read_write_m1/multiplier_3x_m1/operand_result_reg_i_14/O[0]
                         net (fo=1, routed)           0.340     5.129    pl_top_m1/axi_interface_control_m1/information_read_write_m1/multiplier_3x_m1/operand_result_reg/A[8]
    DSP48E2_X0Y41        DSP_A_B_DATA                                 r  pl_top_m1/axi_interface_control_m1/information_read_write_m1/multiplier_3x_m1/operand_result_reg/DSP_A_B_DATA_INST/A[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      3.750     3.750 r  
    PS8_X0Y0             PS8                          0.000     3.750 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     3.885    system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     3.910 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=1710, routed)        1.389     5.299    pl_top_m1/axi_interface_control_m1/information_read_write_m1/multiplier_3x_m1/operand_result_reg/CLK
    DSP48E2_X0Y41        DSP_A_B_DATA                                 r  pl_top_m1/axi_interface_control_m1/information_read_write_m1/multiplier_3x_m1/operand_result_reg/DSP_A_B_DATA_INST/CLK
                         clock pessimism              0.146     5.445    
                         clock uncertainty           -0.119     5.326    
    DSP48E2_X0Y41        DSP_A_B_DATA (Setup_DSP_A_B_DATA_DSP48E2_CLK_A[8])
                                                     -0.266     5.060    pl_top_m1/axi_interface_control_m1/information_read_write_m1/multiplier_3x_m1/operand_result_reg/DSP_A_B_DATA_INST
  -------------------------------------------------------------------
                         required time                          5.060    
                         arrival time                          -5.129    
  -------------------------------------------------------------------
                         slack                                 -0.069    

Slack (MET) :             0.143ns  (required time - arrival time)
  Source:                 pl_top_m1/axi_interface_control_m1/axi_read_write_master_m1/buffer_wr_data_reg[51]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@1.875ns period=3.750ns})
  Destination:            pl_top_m1/buffer_control_m1/image_read_buffer_control_m1/image_ram_loop[2].image_ram_m1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DINADIN[17]
                            (rising edge-triggered cell RAMB36E2 clocked by clk_pl_0  {rise@0.000ns fall@1.875ns period=3.750ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.750ns  (clk_pl_0 rise@3.750ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        3.318ns  (logic 0.079ns (2.381%)  route 3.239ns (97.619%))
  Logic Levels:           0  
  Clock Path Skew:        0.099ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.779ns = ( 5.529 - 3.750 ) 
    Source Clock Delay      (SCD):    1.776ns
    Clock Pessimism Removal (CPR):    0.096ns
  Clock Uncertainty:      0.119ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.226ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.577ns (routing 0.575ns, distribution 1.002ns)
  Clock Net Delay (Destination): 1.619ns (routing 0.518ns, distribution 1.101ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.171     0.171    system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.199 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=1710, routed)        1.577     1.776    pl_top_m1/axi_interface_control_m1/axi_read_write_master_m1/AXI_CLK
    SLICE_X1Y91          FDRE                                         r  pl_top_m1/axi_interface_control_m1/axi_read_write_master_m1/buffer_wr_data_reg[51]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y91          FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.079     1.855 r  pl_top_m1/axi_interface_control_m1/axi_read_write_master_m1/buffer_wr_data_reg[51]/Q
                         net (fo=41, routed)          3.239     5.094    pl_top_m1/buffer_control_m1/image_read_buffer_control_m1/image_ram_loop[2].image_ram_m1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/dina[15]
    RAMB36_X5Y31         RAMB36E2                                     r  pl_top_m1/buffer_control_m1/image_read_buffer_control_m1/image_ram_loop[2].image_ram_m1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DINADIN[17]
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      3.750     3.750 r  
    PS8_X0Y0             PS8                          0.000     3.750 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     3.885    system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     3.910 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=1710, routed)        1.619     5.529    pl_top_m1/buffer_control_m1/image_read_buffer_control_m1/image_ram_loop[2].image_ram_m1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/clka
    RAMB36_X5Y31         RAMB36E2                                     r  pl_top_m1/buffer_control_m1/image_read_buffer_control_m1/image_ram_loop[2].image_ram_m1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.096     5.625    
                         clock uncertainty           -0.119     5.506    
    RAMB36_X5Y31         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKARDCLK_DINADIN[17])
                                                     -0.269     5.237    pl_top_m1/buffer_control_m1/image_read_buffer_control_m1/image_ram_loop[2].image_ram_m1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          5.237    
                         arrival time                          -5.094    
  -------------------------------------------------------------------
                         slack                                  0.143    

Slack (MET) :             0.149ns  (required time - arrival time)
  Source:                 pl_top_m1/axi_interface_control_m1/axi_read_write_master_m1/buffer_wr_data_reg[46]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@1.875ns period=3.750ns})
  Destination:            pl_top_m1/buffer_control_m1/image_read_buffer_control_m1/image_ram_loop[5].image_ram_m1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DINADIN[29]
                            (rising edge-triggered cell RAMB36E2 clocked by clk_pl_0  {rise@0.000ns fall@1.875ns period=3.750ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.750ns  (clk_pl_0 rise@3.750ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        3.213ns  (logic 0.081ns (2.521%)  route 3.132ns (97.479%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.646ns = ( 5.396 - 3.750 ) 
    Source Clock Delay      (SCD):    1.742ns
    Clock Pessimism Removal (CPR):    0.096ns
  Clock Uncertainty:      0.119ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.226ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.543ns (routing 0.575ns, distribution 0.968ns)
  Clock Net Delay (Destination): 1.486ns (routing 0.518ns, distribution 0.968ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.171     0.171    system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.199 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=1710, routed)        1.543     1.742    pl_top_m1/axi_interface_control_m1/axi_read_write_master_m1/AXI_CLK
    SLICE_X0Y90          FDRE                                         r  pl_top_m1/axi_interface_control_m1/axi_read_write_master_m1/buffer_wr_data_reg[46]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y90          FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.081     1.823 r  pl_top_m1/axi_interface_control_m1/axi_read_write_master_m1/buffer_wr_data_reg[46]/Q
                         net (fo=42, routed)          3.132     4.955    pl_top_m1/buffer_control_m1/image_read_buffer_control_m1/image_ram_loop[5].image_ram_m1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/dina[32]
    RAMB36_X2Y32         RAMB36E2                                     r  pl_top_m1/buffer_control_m1/image_read_buffer_control_m1/image_ram_loop[5].image_ram_m1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DINADIN[29]
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      3.750     3.750 r  
    PS8_X0Y0             PS8                          0.000     3.750 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     3.885    system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     3.910 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=1710, routed)        1.486     5.396    pl_top_m1/buffer_control_m1/image_read_buffer_control_m1/image_ram_loop[5].image_ram_m1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y32         RAMB36E2                                     r  pl_top_m1/buffer_control_m1/image_read_buffer_control_m1/image_ram_loop[5].image_ram_m1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.096     5.492    
                         clock uncertainty           -0.119     5.373    
    RAMB36_X2Y32         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKARDCLK_DINADIN[29])
                                                     -0.269     5.104    pl_top_m1/buffer_control_m1/image_read_buffer_control_m1/image_ram_loop[5].image_ram_m1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          5.104    
                         arrival time                          -4.955    
  -------------------------------------------------------------------
                         slack                                  0.149    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.012ns  (arrival time - required time)
  Source:                 pl_top_m1/axi_interface_control_m1/information_read_write_m1/rd_addr_temp1_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@1.875ns period=3.750ns})
  Destination:            pl_top_m1/axi_interface_control_m1/information_read_write_m1/AXI_4KBboundary_read/addr_temp_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@1.875ns period=3.750ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.135ns  (logic 0.058ns (42.963%)  route 0.077ns (57.037%))
  Logic Levels:           0  
  Clock Path Skew:        0.063ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.774ns
    Source Clock Delay      (SCD):    1.516ns
    Clock Pessimism Removal (CPR):    0.195ns
  Clock Net Delay (Source):      1.356ns (routing 0.518ns, distribution 0.838ns)
  Clock Net Delay (Destination): 1.575ns (routing 0.575ns, distribution 1.000ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.160 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=1710, routed)        1.356     1.516    pl_top_m1/axi_interface_control_m1/information_read_write_m1/AXI_CLK
    SLICE_X2Y89          FDRE                                         r  pl_top_m1/axi_interface_control_m1/information_read_write_m1/rd_addr_temp1_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y89          FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.058     1.574 r  pl_top_m1/axi_interface_control_m1/information_read_write_m1/rd_addr_temp1_reg[6]/Q
                         net (fo=3, routed)           0.077     1.651    pl_top_m1/axi_interface_control_m1/information_read_write_m1/AXI_4KBboundary_read/rd_addr_temp1_reg[31][3]
    SLICE_X2Y88          FDRE                                         r  pl_top_m1/axi_interface_control_m1/information_read_write_m1/AXI_4KBboundary_read/addr_temp_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.171     0.171    system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.199 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=1710, routed)        1.575     1.774    pl_top_m1/axi_interface_control_m1/information_read_write_m1/AXI_4KBboundary_read/AXI_CLK
    SLICE_X2Y88          FDRE                                         r  pl_top_m1/axi_interface_control_m1/information_read_write_m1/AXI_4KBboundary_read/addr_temp_reg[6]/C
                         clock pessimism             -0.195     1.579    
    SLICE_X2Y88          FDRE (Hold_GFF_SLICEL_C_D)
                                                      0.060     1.639    pl_top_m1/axi_interface_control_m1/information_read_write_m1/AXI_4KBboundary_read/addr_temp_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.639    
                         arrival time                           1.651    
  -------------------------------------------------------------------
                         slack                                  0.012    

Slack (MET) :             0.014ns  (arrival time - required time)
  Source:                 pl_top_m1/buffer_control_m1/kernel_buffer_control_m1/kernel_fifo_loop[3].kernel_fifo1_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][8]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@1.875ns period=3.750ns})
  Destination:            pl_top_m1/buffer_control_m1/kernel_buffer_control_m1/kernel_fifo_loop[3].kernel_fifo1_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_out_bin_ff_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@1.875ns period=3.750ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.140ns  (logic 0.060ns (42.857%)  route 0.080ns (57.143%))
  Logic Levels:           0  
  Clock Path Skew:        0.066ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.787ns
    Source Clock Delay      (SCD):    1.526ns
    Clock Pessimism Removal (CPR):    0.195ns
  Clock Net Delay (Source):      1.366ns (routing 0.518ns, distribution 0.848ns)
  Clock Net Delay (Destination): 1.588ns (routing 0.575ns, distribution 1.013ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.160 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=1710, routed)        1.366     1.526    pl_top_m1/buffer_control_m1/kernel_buffer_control_m1/kernel_fifo_loop[3].kernel_fifo1_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X12Y93         FDRE                                         r  pl_top_m1/buffer_control_m1/kernel_buffer_control_m1/kernel_fifo_loop[3].kernel_fifo1_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y93         FDRE (Prop_BFF2_SLICEL_C_Q)
                                                      0.060     1.586 r  pl_top_m1/buffer_control_m1/kernel_buffer_control_m1/kernel_fifo_loop[3].kernel_fifo1_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][8]/Q
                         net (fo=6, routed)           0.080     1.666    pl_top_m1/buffer_control_m1/kernel_buffer_control_m1/kernel_fifo_loop[3].kernel_fifo1_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff[1][8]
    SLICE_X12Y94         FDRE                                         r  pl_top_m1/buffer_control_m1/kernel_buffer_control_m1/kernel_fifo_loop[3].kernel_fifo1_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_out_bin_ff_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.171     0.171    system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.199 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=1710, routed)        1.588     1.787    pl_top_m1/buffer_control_m1/kernel_buffer_control_m1/kernel_fifo_loop[3].kernel_fifo1_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X12Y94         FDRE                                         r  pl_top_m1/buffer_control_m1/kernel_buffer_control_m1/kernel_fifo_loop[3].kernel_fifo1_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_out_bin_ff_reg[8]/C
                         clock pessimism             -0.195     1.592    
    SLICE_X12Y94         FDRE (Hold_FFF_SLICEL_C_D)
                                                      0.060     1.652    pl_top_m1/buffer_control_m1/kernel_buffer_control_m1/kernel_fifo_loop[3].kernel_fifo1_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_out_bin_ff_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.652    
                         arrival time                           1.666    
  -------------------------------------------------------------------
                         slack                                  0.014    

Slack (MET) :             0.015ns  (arrival time - required time)
  Source:                 pl_top_m1/axi_interface_control_m1/information_read_write_m1/iterate_head_m1/head_wr_cnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@1.875ns period=3.750ns})
  Destination:            pl_top_m1/axi_interface_control_m1/information_read_write_m1/iterate_head_m1/head_for_interate_dram_m1/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/a_reg_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@1.875ns period=3.750ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.133ns  (logic 0.059ns (44.361%)  route 0.074ns (55.639%))
  Logic Levels:           0  
  Clock Path Skew:        0.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.777ns
    Source Clock Delay      (SCD):    1.528ns
    Clock Pessimism Removal (CPR):    0.193ns
  Clock Net Delay (Source):      1.368ns (routing 0.518ns, distribution 0.850ns)
  Clock Net Delay (Destination): 1.578ns (routing 0.575ns, distribution 1.003ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.160 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=1710, routed)        1.368     1.528    pl_top_m1/axi_interface_control_m1/information_read_write_m1/iterate_head_m1/AXI_CLK
    SLICE_X2Y97          FDRE                                         r  pl_top_m1/axi_interface_control_m1/information_read_write_m1/iterate_head_m1/head_wr_cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y97          FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.059     1.587 r  pl_top_m1/axi_interface_control_m1/information_read_write_m1/iterate_head_m1/head_wr_cnt_reg[4]/Q
                         net (fo=3, routed)           0.074     1.661    pl_top_m1/axi_interface_control_m1/information_read_write_m1/iterate_head_m1/head_for_interate_dram_m1/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/a[4]
    SLICE_X2Y99          FDRE                                         r  pl_top_m1/axi_interface_control_m1/information_read_write_m1/iterate_head_m1/head_for_interate_dram_m1/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/a_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.171     0.171    system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.199 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=1710, routed)        1.578     1.777    pl_top_m1/axi_interface_control_m1/information_read_write_m1/iterate_head_m1/head_for_interate_dram_m1/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/clk
    SLICE_X2Y99          FDRE                                         r  pl_top_m1/axi_interface_control_m1/information_read_write_m1/iterate_head_m1/head_for_interate_dram_m1/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/a_reg_reg[4]/C
                         clock pessimism             -0.193     1.584    
    SLICE_X2Y99          FDRE (Hold_BFF2_SLICEL_C_D)
                                                      0.062     1.646    pl_top_m1/axi_interface_control_m1/information_read_write_m1/iterate_head_m1/head_for_interate_dram_m1/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/a_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.646    
                         arrival time                           1.661    
  -------------------------------------------------------------------
                         slack                                  0.015    

Slack (MET) :             0.018ns  (arrival time - required time)
  Source:                 pl_top_m1/axi_interface_control_m1/information_read_write_m1/iterate_head_m1/head_for_interate_dram_m1/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/d_reg_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@1.875ns period=3.750ns})
  Destination:            pl_top_m1/axi_interface_control_m1/information_read_write_m1/iterate_head_m1/head_for_interate_dram_m1/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_0_63_6_8/RAME/I
                            (rising edge-triggered cell RAMD64E clocked by clk_pl_0  {rise@0.000ns fall@1.875ns period=3.750ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.177ns  (logic 0.058ns (32.768%)  route 0.119ns (67.232%))
  Logic Levels:           0  
  Clock Path Skew:        0.082ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.835ns
    Source Clock Delay      (SCD):    1.549ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Net Delay (Source):      1.389ns (routing 0.518ns, distribution 0.871ns)
  Clock Net Delay (Destination): 1.636ns (routing 0.575ns, distribution 1.061ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.160 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=1710, routed)        1.389     1.549    pl_top_m1/axi_interface_control_m1/information_read_write_m1/iterate_head_m1/head_for_interate_dram_m1/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/clk
    SLICE_X6Y100         FDRE                                         r  pl_top_m1/axi_interface_control_m1/information_read_write_m1/iterate_head_m1/head_for_interate_dram_m1/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/d_reg_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y100         FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.058     1.607 r  pl_top_m1/axi_interface_control_m1/information_read_write_m1/iterate_head_m1/head_for_interate_dram_m1/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/d_reg_reg[18]/Q
                         net (fo=1, routed)           0.119     1.726    pl_top_m1/axi_interface_control_m1/information_read_write_m1/iterate_head_m1/head_for_interate_dram_m1/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_0_63_6_8/DIE
    SLICE_X5Y100         RAMD64E                                      r  pl_top_m1/axi_interface_control_m1/information_read_write_m1/iterate_head_m1/head_for_interate_dram_m1/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_0_63_6_8/RAME/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.171     0.171    system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.199 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=1710, routed)        1.636     1.835    pl_top_m1/axi_interface_control_m1/information_read_write_m1/iterate_head_m1/head_for_interate_dram_m1/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_0_63_6_8/WCLK
    SLICE_X5Y100         RAMD64E                                      r  pl_top_m1/axi_interface_control_m1/information_read_write_m1/iterate_head_m1/head_for_interate_dram_m1/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_0_63_6_8/RAME/CLK
                         clock pessimism             -0.204     1.631    
    SLICE_X5Y100         RAMD64E (Hold_E6LUT_SLICEM_CLK_I)
                                                      0.077     1.708    pl_top_m1/axi_interface_control_m1/information_read_write_m1/iterate_head_m1/head_for_interate_dram_m1/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_0_63_6_8/RAME
  -------------------------------------------------------------------
                         required time                         -1.708    
                         arrival time                           1.726    
  -------------------------------------------------------------------
                         slack                                  0.018    

Slack (MET) :             0.019ns  (arrival time - required time)
  Source:                 pl_top_m1/axi_interface_control_m1/information_read_write_m1/rd_addr_temp1_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@1.875ns period=3.750ns})
  Destination:            pl_top_m1/axi_interface_control_m1/information_read_write_m1/AXI_4KBboundary_read/addr_temp_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@1.875ns period=3.750ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.180ns  (logic 0.058ns (32.222%)  route 0.122ns (67.778%))
  Logic Levels:           0  
  Clock Path Skew:        0.099ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.769ns
    Source Clock Delay      (SCD):    1.524ns
    Clock Pessimism Removal (CPR):    0.146ns
  Clock Net Delay (Source):      1.364ns (routing 0.518ns, distribution 0.846ns)
  Clock Net Delay (Destination): 1.570ns (routing 0.575ns, distribution 0.995ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.160 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=1710, routed)        1.364     1.524    pl_top_m1/axi_interface_control_m1/information_read_write_m1/AXI_CLK
    SLICE_X3Y93          FDRE                                         r  pl_top_m1/axi_interface_control_m1/information_read_write_m1/rd_addr_temp1_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y93          FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.058     1.582 r  pl_top_m1/axi_interface_control_m1/information_read_write_m1/rd_addr_temp1_reg[29]/Q
                         net (fo=1, routed)           0.122     1.704    pl_top_m1/axi_interface_control_m1/information_read_write_m1/AXI_4KBboundary_read/rd_addr_temp1_reg[31][26]
    SLICE_X2Y93          FDRE                                         r  pl_top_m1/axi_interface_control_m1/information_read_write_m1/AXI_4KBboundary_read/addr_temp_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.171     0.171    system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.199 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=1710, routed)        1.570     1.769    pl_top_m1/axi_interface_control_m1/information_read_write_m1/AXI_4KBboundary_read/AXI_CLK
    SLICE_X2Y93          FDRE                                         r  pl_top_m1/axi_interface_control_m1/information_read_write_m1/AXI_4KBboundary_read/addr_temp_reg[29]/C
                         clock pessimism             -0.146     1.623    
    SLICE_X2Y93          FDRE (Hold_DFF2_SLICEL_C_D)
                                                      0.062     1.685    pl_top_m1/axi_interface_control_m1/information_read_write_m1/AXI_4KBboundary_read/addr_temp_reg[29]
  -------------------------------------------------------------------
                         required time                         -1.685    
                         arrival time                           1.704    
  -------------------------------------------------------------------
                         slack                                  0.019    

Slack (MET) :             0.021ns  (arrival time - required time)
  Source:                 pl_top_m1/axi_interface_control_m1/information_read_write_m1/algorithm_finish_req_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@1.875ns period=3.750ns})
  Destination:            pl_top_m1/axi_interface_control_m1/information_read_write_m1/algorithm_finish_req_r1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@1.875ns period=3.750ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.074ns  (logic 0.039ns (52.703%)  route 0.035ns (47.297%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.114ns
    Source Clock Delay      (SCD):    0.969ns
    Clock Pessimism Removal (CPR):    0.139ns
  Clock Net Delay (Source):      0.858ns (routing 0.316ns, distribution 0.542ns)
  Clock Net Delay (Destination): 0.976ns (routing 0.356ns, distribution 0.620ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.094     0.094    system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=1710, routed)        0.858     0.969    pl_top_m1/axi_interface_control_m1/information_read_write_m1/AXI_CLK
    SLICE_X11Y90         FDRE                                         r  pl_top_m1/axi_interface_control_m1/information_read_write_m1/algorithm_finish_req_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y90         FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.039     1.008 r  pl_top_m1/axi_interface_control_m1/information_read_write_m1/algorithm_finish_req_r_reg/Q
                         net (fo=1, routed)           0.035     1.043    pl_top_m1/axi_interface_control_m1/information_read_write_m1/algorithm_finish_req_r
    SLICE_X11Y90         FDRE                                         r  pl_top_m1/axi_interface_control_m1/information_read_write_m1/algorithm_finish_req_r1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=1710, routed)        0.976     1.114    pl_top_m1/axi_interface_control_m1/information_read_write_m1/AXI_CLK
    SLICE_X11Y90         FDRE                                         r  pl_top_m1/axi_interface_control_m1/information_read_write_m1/algorithm_finish_req_r1_reg/C
                         clock pessimism             -0.139     0.975    
    SLICE_X11Y90         FDRE (Hold_EFF2_SLICEL_C_D)
                                                      0.047     1.022    pl_top_m1/axi_interface_control_m1/information_read_write_m1/algorithm_finish_req_r1_reg
  -------------------------------------------------------------------
                         required time                         -1.022    
                         arrival time                           1.043    
  -------------------------------------------------------------------
                         slack                                  0.021    

Slack (MET) :             0.022ns  (arrival time - required time)
  Source:                 pl_top_m1/axi_interface_control_m1/information_read_write_m1/iterate_head_m1/head_for_interate_dram_m1/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/a_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@1.875ns period=3.750ns})
  Destination:            pl_top_m1/axi_interface_control_m1/information_read_write_m1/iterate_head_m1/head_for_interate_dram_m1/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_0_63_18_20/RAMA/WADR3
                            (rising edge-triggered cell RAMD64E clocked by clk_pl_0  {rise@0.000ns fall@1.875ns period=3.750ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.228ns  (logic 0.060ns (26.316%)  route 0.168ns (73.684%))
  Logic Levels:           0  
  Clock Path Skew:        0.115ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.798ns
    Source Clock Delay      (SCD):    1.538ns
    Clock Pessimism Removal (CPR):    0.145ns
  Clock Net Delay (Source):      1.378ns (routing 0.518ns, distribution 0.860ns)
  Clock Net Delay (Destination): 1.599ns (routing 0.575ns, distribution 1.024ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.160 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=1710, routed)        1.378     1.538    pl_top_m1/axi_interface_control_m1/information_read_write_m1/iterate_head_m1/head_for_interate_dram_m1/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/clk
    SLICE_X2Y99          FDRE                                         r  pl_top_m1/axi_interface_control_m1/information_read_write_m1/iterate_head_m1/head_for_interate_dram_m1/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/a_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y99          FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.060     1.598 r  pl_top_m1/axi_interface_control_m1/information_read_write_m1/iterate_head_m1/head_for_interate_dram_m1/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/a_reg_reg[3]/Q
                         net (fo=63, routed)          0.168     1.766    pl_top_m1/axi_interface_control_m1/information_read_write_m1/iterate_head_m1/head_for_interate_dram_m1/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_0_63_18_20/ADDRH3
    SLICE_X4Y101         RAMD64E                                      r  pl_top_m1/axi_interface_control_m1/information_read_write_m1/iterate_head_m1/head_for_interate_dram_m1/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_0_63_18_20/RAMA/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.171     0.171    system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.199 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=1710, routed)        1.599     1.798    pl_top_m1/axi_interface_control_m1/information_read_write_m1/iterate_head_m1/head_for_interate_dram_m1/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_0_63_18_20/WCLK
    SLICE_X4Y101         RAMD64E                                      r  pl_top_m1/axi_interface_control_m1/information_read_write_m1/iterate_head_m1/head_for_interate_dram_m1/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_0_63_18_20/RAMA/CLK
                         clock pessimism             -0.145     1.653    
    SLICE_X4Y101         RAMD64E (Hold_A6LUT_SLICEM_CLK_WADR3)
                                                      0.091     1.744    pl_top_m1/axi_interface_control_m1/information_read_write_m1/iterate_head_m1/head_for_interate_dram_m1/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_0_63_18_20/RAMA
  -------------------------------------------------------------------
                         required time                         -1.744    
                         arrival time                           1.766    
  -------------------------------------------------------------------
                         slack                                  0.022    

Slack (MET) :             0.022ns  (arrival time - required time)
  Source:                 pl_top_m1/axi_interface_control_m1/information_read_write_m1/iterate_head_m1/head_for_interate_dram_m1/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/a_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@1.875ns period=3.750ns})
  Destination:            pl_top_m1/axi_interface_control_m1/information_read_write_m1/iterate_head_m1/head_for_interate_dram_m1/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_0_63_18_20/RAMB/WADR3
                            (rising edge-triggered cell RAMD64E clocked by clk_pl_0  {rise@0.000ns fall@1.875ns period=3.750ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.228ns  (logic 0.060ns (26.316%)  route 0.168ns (73.684%))
  Logic Levels:           0  
  Clock Path Skew:        0.115ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.798ns
    Source Clock Delay      (SCD):    1.538ns
    Clock Pessimism Removal (CPR):    0.145ns
  Clock Net Delay (Source):      1.378ns (routing 0.518ns, distribution 0.860ns)
  Clock Net Delay (Destination): 1.599ns (routing 0.575ns, distribution 1.024ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.160 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=1710, routed)        1.378     1.538    pl_top_m1/axi_interface_control_m1/information_read_write_m1/iterate_head_m1/head_for_interate_dram_m1/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/clk
    SLICE_X2Y99          FDRE                                         r  pl_top_m1/axi_interface_control_m1/information_read_write_m1/iterate_head_m1/head_for_interate_dram_m1/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/a_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y99          FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.060     1.598 r  pl_top_m1/axi_interface_control_m1/information_read_write_m1/iterate_head_m1/head_for_interate_dram_m1/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/a_reg_reg[3]/Q
                         net (fo=63, routed)          0.168     1.766    pl_top_m1/axi_interface_control_m1/information_read_write_m1/iterate_head_m1/head_for_interate_dram_m1/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_0_63_18_20/ADDRH3
    SLICE_X4Y101         RAMD64E                                      r  pl_top_m1/axi_interface_control_m1/information_read_write_m1/iterate_head_m1/head_for_interate_dram_m1/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_0_63_18_20/RAMB/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.171     0.171    system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.199 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=1710, routed)        1.599     1.798    pl_top_m1/axi_interface_control_m1/information_read_write_m1/iterate_head_m1/head_for_interate_dram_m1/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_0_63_18_20/WCLK
    SLICE_X4Y101         RAMD64E                                      r  pl_top_m1/axi_interface_control_m1/information_read_write_m1/iterate_head_m1/head_for_interate_dram_m1/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_0_63_18_20/RAMB/CLK
                         clock pessimism             -0.145     1.653    
    SLICE_X4Y101         RAMD64E (Hold_B6LUT_SLICEM_CLK_WADR3)
                                                      0.091     1.744    pl_top_m1/axi_interface_control_m1/information_read_write_m1/iterate_head_m1/head_for_interate_dram_m1/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_0_63_18_20/RAMB
  -------------------------------------------------------------------
                         required time                         -1.744    
                         arrival time                           1.766    
  -------------------------------------------------------------------
                         slack                                  0.022    

Slack (MET) :             0.022ns  (arrival time - required time)
  Source:                 pl_top_m1/axi_interface_control_m1/information_read_write_m1/iterate_head_m1/head_for_interate_dram_m1/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/a_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@1.875ns period=3.750ns})
  Destination:            pl_top_m1/axi_interface_control_m1/information_read_write_m1/iterate_head_m1/head_for_interate_dram_m1/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_0_63_18_20/RAMC/WADR3
                            (rising edge-triggered cell RAMD64E clocked by clk_pl_0  {rise@0.000ns fall@1.875ns period=3.750ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.228ns  (logic 0.060ns (26.316%)  route 0.168ns (73.684%))
  Logic Levels:           0  
  Clock Path Skew:        0.115ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.798ns
    Source Clock Delay      (SCD):    1.538ns
    Clock Pessimism Removal (CPR):    0.145ns
  Clock Net Delay (Source):      1.378ns (routing 0.518ns, distribution 0.860ns)
  Clock Net Delay (Destination): 1.599ns (routing 0.575ns, distribution 1.024ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.160 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=1710, routed)        1.378     1.538    pl_top_m1/axi_interface_control_m1/information_read_write_m1/iterate_head_m1/head_for_interate_dram_m1/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/clk
    SLICE_X2Y99          FDRE                                         r  pl_top_m1/axi_interface_control_m1/information_read_write_m1/iterate_head_m1/head_for_interate_dram_m1/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/a_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y99          FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.060     1.598 r  pl_top_m1/axi_interface_control_m1/information_read_write_m1/iterate_head_m1/head_for_interate_dram_m1/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/a_reg_reg[3]/Q
                         net (fo=63, routed)          0.168     1.766    pl_top_m1/axi_interface_control_m1/information_read_write_m1/iterate_head_m1/head_for_interate_dram_m1/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_0_63_18_20/ADDRH3
    SLICE_X4Y101         RAMD64E                                      r  pl_top_m1/axi_interface_control_m1/information_read_write_m1/iterate_head_m1/head_for_interate_dram_m1/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_0_63_18_20/RAMC/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.171     0.171    system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.199 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=1710, routed)        1.599     1.798    pl_top_m1/axi_interface_control_m1/information_read_write_m1/iterate_head_m1/head_for_interate_dram_m1/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_0_63_18_20/WCLK
    SLICE_X4Y101         RAMD64E                                      r  pl_top_m1/axi_interface_control_m1/information_read_write_m1/iterate_head_m1/head_for_interate_dram_m1/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_0_63_18_20/RAMC/CLK
                         clock pessimism             -0.145     1.653    
    SLICE_X4Y101         RAMD64E (Hold_C6LUT_SLICEM_CLK_WADR3)
                                                      0.091     1.744    pl_top_m1/axi_interface_control_m1/information_read_write_m1/iterate_head_m1/head_for_interate_dram_m1/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_0_63_18_20/RAMC
  -------------------------------------------------------------------
                         required time                         -1.744    
                         arrival time                           1.766    
  -------------------------------------------------------------------
                         slack                                  0.022    

Slack (MET) :             0.022ns  (arrival time - required time)
  Source:                 pl_top_m1/axi_interface_control_m1/information_read_write_m1/iterate_head_m1/head_for_interate_dram_m1/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/a_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@1.875ns period=3.750ns})
  Destination:            pl_top_m1/axi_interface_control_m1/information_read_write_m1/iterate_head_m1/head_for_interate_dram_m1/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_0_63_18_20/RAMD/WADR3
                            (rising edge-triggered cell RAMD64E clocked by clk_pl_0  {rise@0.000ns fall@1.875ns period=3.750ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.228ns  (logic 0.060ns (26.316%)  route 0.168ns (73.684%))
  Logic Levels:           0  
  Clock Path Skew:        0.115ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.798ns
    Source Clock Delay      (SCD):    1.538ns
    Clock Pessimism Removal (CPR):    0.145ns
  Clock Net Delay (Source):      1.378ns (routing 0.518ns, distribution 0.860ns)
  Clock Net Delay (Destination): 1.599ns (routing 0.575ns, distribution 1.024ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.160 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=1710, routed)        1.378     1.538    pl_top_m1/axi_interface_control_m1/information_read_write_m1/iterate_head_m1/head_for_interate_dram_m1/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/clk
    SLICE_X2Y99          FDRE                                         r  pl_top_m1/axi_interface_control_m1/information_read_write_m1/iterate_head_m1/head_for_interate_dram_m1/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/a_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y99          FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.060     1.598 r  pl_top_m1/axi_interface_control_m1/information_read_write_m1/iterate_head_m1/head_for_interate_dram_m1/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/a_reg_reg[3]/Q
                         net (fo=63, routed)          0.168     1.766    pl_top_m1/axi_interface_control_m1/information_read_write_m1/iterate_head_m1/head_for_interate_dram_m1/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_0_63_18_20/ADDRH3
    SLICE_X4Y101         RAMD64E                                      r  pl_top_m1/axi_interface_control_m1/information_read_write_m1/iterate_head_m1/head_for_interate_dram_m1/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_0_63_18_20/RAMD/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.171     0.171    system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.199 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=1710, routed)        1.599     1.798    pl_top_m1/axi_interface_control_m1/information_read_write_m1/iterate_head_m1/head_for_interate_dram_m1/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_0_63_18_20/WCLK
    SLICE_X4Y101         RAMD64E                                      r  pl_top_m1/axi_interface_control_m1/information_read_write_m1/iterate_head_m1/head_for_interate_dram_m1/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_0_63_18_20/RAMD/CLK
                         clock pessimism             -0.145     1.653    
    SLICE_X4Y101         RAMD64E (Hold_D6LUT_SLICEM_CLK_WADR3)
                                                      0.091     1.744    pl_top_m1/axi_interface_control_m1/information_read_write_m1/iterate_head_m1/head_for_interate_dram_m1/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_0_63_18_20/RAMD
  -------------------------------------------------------------------
                         required time                         -1.744    
                         arrival time                           1.766    
  -------------------------------------------------------------------
                         slack                                  0.022    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_pl_0
Waveform(ns):       { 0.000 1.875 }
Period(ns):         3.750
Sources:            { system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0] }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     PS8/SAXIGP3RCLK     n/a            3.003         3.750       0.747      PS8_X0Y0      system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP3RCLK
Min Period        n/a     PS8/SAXIGP3WCLK     n/a            3.003         3.750       0.747      PS8_X0Y0      system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP3WCLK
Min Period        n/a     RAMB36E2/CLKBWRCLK  n/a            1.355         3.750       2.395      RAMB36_X1Y18  pl_top_m1/buffer_control_m1/head_bufer_control_m1/head_fifo_m1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKBWRCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.355         3.750       2.395      RAMB36_X0Y27  pl_top_m1/buffer_control_m1/image_read_buffer_control_m1/image_ram_loop[0].image_ram_m1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.355         3.750       2.395      RAMB36_X0Y28  pl_top_m1/buffer_control_m1/image_read_buffer_control_m1/image_ram_loop[0].image_ram_m1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.355         3.750       2.395      RAMB36_X0Y29  pl_top_m1/buffer_control_m1/image_read_buffer_control_m1/image_ram_loop[0].image_ram_m1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.355         3.750       2.395      RAMB36_X0Y26  pl_top_m1/buffer_control_m1/image_read_buffer_control_m1/image_ram_loop[0].image_ram_m1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.355         3.750       2.395      RAMB36_X0Y33  pl_top_m1/buffer_control_m1/image_read_buffer_control_m1/image_ram_loop[0].image_ram_m1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.355         3.750       2.395      RAMB36_X0Y31  pl_top_m1/buffer_control_m1/image_read_buffer_control_m1/image_ram_loop[0].image_ram_m1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.355         3.750       2.395      RAMB36_X0Y32  pl_top_m1/buffer_control_m1/image_read_buffer_control_m1/image_ram_loop[0].image_ram_m1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Low Pulse Width   Slow    PS8/SAXIGP3RCLK     n/a            1.502         1.875       0.373      PS8_X0Y0      system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP3RCLK
Low Pulse Width   Fast    PS8/SAXIGP3RCLK     n/a            1.502         1.875       0.373      PS8_X0Y0      system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP3RCLK
Low Pulse Width   Slow    PS8/SAXIGP3WCLK     n/a            1.502         1.875       0.373      PS8_X0Y0      system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP3WCLK
Low Pulse Width   Fast    PS8/SAXIGP3WCLK     n/a            1.502         1.875       0.373      PS8_X0Y0      system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP3WCLK
Low Pulse Width   Slow    RAMB36E2/CLKARDCLK  n/a            0.542         1.875       1.333      RAMB36_X4Y27  pl_top_m1/buffer_control_m1/image_read_buffer_control_m1/image_ram_loop[1].image_ram_m1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Low Pulse Width   Slow    RAMB36E2/CLKARDCLK  n/a            0.542         1.875       1.333      RAMB36_X3Y24  pl_top_m1/buffer_control_m1/image_read_buffer_control_m1/image_ram_loop[3].image_ram_m1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Low Pulse Width   Slow    RAMB36E2/CLKARDCLK  n/a            0.542         1.875       1.333      RAMB36_X0Y27  pl_top_m1/buffer_control_m1/image_read_buffer_control_m1/image_ram_loop[0].image_ram_m1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Low Pulse Width   Fast    RAMB36E2/CLKARDCLK  n/a            0.542         1.875       1.333      RAMB36_X4Y29  pl_top_m1/buffer_control_m1/image_read_buffer_control_m1/image_ram_loop[1].image_ram_m1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Low Pulse Width   Slow    RAMB36E2/CLKARDCLK  n/a            0.542         1.875       1.333      RAMB36_X1Y29  pl_top_m1/buffer_control_m1/image_read_buffer_control_m1/image_ram_loop[1].image_ram_m1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Low Pulse Width   Slow    RAMB36E2/CLKARDCLK  n/a            0.542         1.875       1.333      RAMB36_X4Y31  pl_top_m1/buffer_control_m1/image_read_buffer_control_m1/image_ram_loop[2].image_ram_m1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
High Pulse Width  Fast    PS8/SAXIGP3WCLK     n/a            1.502         1.875       0.373      PS8_X0Y0      system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP3WCLK
High Pulse Width  Slow    PS8/SAXIGP3RCLK     n/a            1.502         1.875       0.373      PS8_X0Y0      system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP3RCLK
High Pulse Width  Fast    PS8/SAXIGP3RCLK     n/a            1.502         1.875       0.373      PS8_X0Y0      system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP3RCLK
High Pulse Width  Slow    PS8/SAXIGP3WCLK     n/a            1.502         1.875       0.373      PS8_X0Y0      system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP3WCLK
High Pulse Width  Fast    RAMB36E2/CLKBWRCLK  n/a            0.542         1.875       1.333      RAMB36_X1Y18  pl_top_m1/buffer_control_m1/head_bufer_control_m1/head_fifo_m1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKBWRCLK
High Pulse Width  Fast    RAMB36E2/CLKARDCLK  n/a            0.542         1.875       1.333      RAMB36_X0Y28  pl_top_m1/buffer_control_m1/image_read_buffer_control_m1/image_ram_loop[0].image_ram_m1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
High Pulse Width  Slow    RAMB36E2/CLKARDCLK  n/a            0.542         1.875       1.333      RAMB36_X0Y29  pl_top_m1/buffer_control_m1/image_read_buffer_control_m1/image_ram_loop[0].image_ram_m1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
High Pulse Width  Fast    RAMB36E2/CLKARDCLK  n/a            0.542         1.875       1.333      RAMB36_X0Y29  pl_top_m1/buffer_control_m1/image_read_buffer_control_m1/image_ram_loop[0].image_ram_m1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
High Pulse Width  Fast    RAMB36E2/CLKARDCLK  n/a            0.542         1.875       1.333      RAMB36_X0Y26  pl_top_m1/buffer_control_m1/image_read_buffer_control_m1/image_ram_loop[0].image_ram_m1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
High Pulse Width  Fast    RAMB36E2/CLKARDCLK  n/a            0.542         1.875       1.333      RAMB36_X0Y33  pl_top_m1/buffer_control_m1/image_read_buffer_control_m1/image_ram_loop[0].image_ram_m1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_pl_1
  To Clock:  clk_pl_1

Setup :            0  Failing Endpoints,  Worst Slack        1.288ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.023ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.373ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.288ns  (required time - arrival time)
  Source:                 system_wrapper_m1/system_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@1.875ns period=3.750ns})
  Destination:            system_wrapper_m1/system_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@1.875ns period=3.750ns})
  Path Group:             clk_pl_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.750ns  (clk_pl_1 rise@3.750ns - clk_pl_1 rise@0.000ns)
  Data Path Delay:        2.209ns  (logic 0.256ns (11.589%)  route 1.953ns (88.411%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.074ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.012ns = ( 4.762 - 3.750 ) 
    Source Clock Delay      (SCD):    1.181ns
    Clock Pessimism Removal (CPR):    0.095ns
  Clock Uncertainty:      0.119ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.226ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.982ns (routing 0.202ns, distribution 0.780ns)
  Clock Net Delay (Destination): 0.852ns (routing 0.181ns, distribution 0.671ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.171     0.171    system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y49        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.199 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=652, routed)         0.982     1.181    system_wrapper_m1/system_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X6Y148         FDRE                                         r  system_wrapper_m1/system_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y148         FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.081     1.262 f  system_wrapper_m1/system_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[1]/Q
                         net (fo=5, routed)           0.361     1.623    system_wrapper_m1/system_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[3][1]
    SLICE_X8Y142         LUT6 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.049     1.672 r  system_wrapper_m1/system_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_wready_INST_0/O
                         net (fo=16, routed)          0.788     2.460    system_wrapper_m1/system_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready
    SLICE_X1Y148         LUT6 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.090     2.550 r  system_wrapper_m1/system_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/memory_reg[3][0]_srl4_i_1/O
                         net (fo=35, routed)          0.212     2.762    system_wrapper_m1/system_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/sel_first_reg
    SLICE_X2Y144         LUT2 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.036     2.798 r  system_wrapper_m1/system_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_payload_i[39]_i_1/O
                         net (fo=37, routed)          0.592     3.390    system_wrapper_m1/system_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/E[0]
    SLICE_X0Y152         FDRE                                         r  system_wrapper_m1/system_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      3.750     3.750 r  
    PS8_X0Y0             PS8                          0.000     3.750 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.135     3.885    system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y49        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     3.910 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=652, routed)         0.852     4.762    system_wrapper_m1/system_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X0Y152         FDRE                                         r  system_wrapper_m1/system_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[2]/C
                         clock pessimism              0.095     4.857    
                         clock uncertainty           -0.119     4.738    
    SLICE_X0Y152         FDRE (Setup_HFF_SLICEL_C_CE)
                                                     -0.060     4.678    system_wrapper_m1/system_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[2]
  -------------------------------------------------------------------
                         required time                          4.678    
                         arrival time                          -3.390    
  -------------------------------------------------------------------
                         slack                                  1.288    

Slack (MET) :             1.302ns  (required time - arrival time)
  Source:                 system_wrapper_m1/system_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@1.875ns period=3.750ns})
  Destination:            system_wrapper_m1/system_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@1.875ns period=3.750ns})
  Path Group:             clk_pl_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.750ns  (clk_pl_1 rise@3.750ns - clk_pl_1 rise@0.000ns)
  Data Path Delay:        2.198ns  (logic 0.440ns (20.018%)  route 1.758ns (79.982%))
  Logic Levels:           4  (LUT5=1 LUT6=3)
  Clock Path Skew:        -0.070ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.016ns = ( 4.766 - 3.750 ) 
    Source Clock Delay      (SCD):    1.181ns
    Clock Pessimism Removal (CPR):    0.095ns
  Clock Uncertainty:      0.119ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.226ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.982ns (routing 0.202ns, distribution 0.780ns)
  Clock Net Delay (Destination): 0.856ns (routing 0.181ns, distribution 0.675ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.171     0.171    system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y49        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.199 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=652, routed)         0.982     1.181    system_wrapper_m1/system_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X6Y148         FDRE                                         r  system_wrapper_m1/system_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y148         FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.081     1.262 f  system_wrapper_m1/system_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[1]/Q
                         net (fo=5, routed)           0.361     1.623    system_wrapper_m1/system_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[3][1]
    SLICE_X8Y142         LUT6 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.049     1.672 r  system_wrapper_m1/system_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_wready_INST_0/O
                         net (fo=16, routed)          0.788     2.460    system_wrapper_m1/system_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready
    SLICE_X1Y148         LUT6 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.090     2.550 r  system_wrapper_m1/system_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/memory_reg[3][0]_srl4_i_1/O
                         net (fo=35, routed)          0.157     2.707    system_wrapper_m1/system_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/sel_first_reg
    SLICE_X2Y149         LUT6 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.097     2.804 f  system_wrapper_m1/system_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/sel_first_i_1__2/O
                         net (fo=2, routed)           0.116     2.920    system_wrapper_m1/system_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/state_reg[1]_rep
    SLICE_X2Y150         LUT5 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.123     3.043 r  system_wrapper_m1/system_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/xlnx_opt_LUT_axaddr_incr_reg[0]_CE_cooolgate_en_gate_771/O
                         net (fo=9, routed)           0.336     3.379    system_wrapper_m1/system_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[0]_CE_cooolgate_en_sig_40
    SLICE_X1Y151         FDRE                                         r  system_wrapper_m1/system_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      3.750     3.750 r  
    PS8_X0Y0             PS8                          0.000     3.750 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.135     3.885    system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y49        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     3.910 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=652, routed)         0.856     4.766    system_wrapper_m1/system_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X1Y151         FDRE                                         r  system_wrapper_m1/system_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[5]/C
                         clock pessimism              0.095     4.861    
                         clock uncertainty           -0.119     4.742    
    SLICE_X1Y151         FDRE (Setup_BFF_SLICEM_C_CE)
                                                     -0.061     4.681    system_wrapper_m1/system_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[5]
  -------------------------------------------------------------------
                         required time                          4.681    
                         arrival time                          -3.379    
  -------------------------------------------------------------------
                         slack                                  1.302    

Slack (MET) :             1.302ns  (required time - arrival time)
  Source:                 system_wrapper_m1/system_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@1.875ns period=3.750ns})
  Destination:            system_wrapper_m1/system_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@1.875ns period=3.750ns})
  Path Group:             clk_pl_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.750ns  (clk_pl_1 rise@3.750ns - clk_pl_1 rise@0.000ns)
  Data Path Delay:        2.198ns  (logic 0.440ns (20.018%)  route 1.758ns (79.982%))
  Logic Levels:           4  (LUT5=1 LUT6=3)
  Clock Path Skew:        -0.070ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.016ns = ( 4.766 - 3.750 ) 
    Source Clock Delay      (SCD):    1.181ns
    Clock Pessimism Removal (CPR):    0.095ns
  Clock Uncertainty:      0.119ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.226ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.982ns (routing 0.202ns, distribution 0.780ns)
  Clock Net Delay (Destination): 0.856ns (routing 0.181ns, distribution 0.675ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.171     0.171    system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y49        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.199 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=652, routed)         0.982     1.181    system_wrapper_m1/system_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X6Y148         FDRE                                         r  system_wrapper_m1/system_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y148         FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.081     1.262 f  system_wrapper_m1/system_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[1]/Q
                         net (fo=5, routed)           0.361     1.623    system_wrapper_m1/system_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[3][1]
    SLICE_X8Y142         LUT6 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.049     1.672 r  system_wrapper_m1/system_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_wready_INST_0/O
                         net (fo=16, routed)          0.788     2.460    system_wrapper_m1/system_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready
    SLICE_X1Y148         LUT6 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.090     2.550 r  system_wrapper_m1/system_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/memory_reg[3][0]_srl4_i_1/O
                         net (fo=35, routed)          0.157     2.707    system_wrapper_m1/system_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/sel_first_reg
    SLICE_X2Y149         LUT6 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.097     2.804 f  system_wrapper_m1/system_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/sel_first_i_1__2/O
                         net (fo=2, routed)           0.116     2.920    system_wrapper_m1/system_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/state_reg[1]_rep
    SLICE_X2Y150         LUT5 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.123     3.043 r  system_wrapper_m1/system_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/xlnx_opt_LUT_axaddr_incr_reg[0]_CE_cooolgate_en_gate_771/O
                         net (fo=9, routed)           0.336     3.379    system_wrapper_m1/system_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[0]_CE_cooolgate_en_sig_40
    SLICE_X1Y151         FDRE                                         r  system_wrapper_m1/system_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      3.750     3.750 r  
    PS8_X0Y0             PS8                          0.000     3.750 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.135     3.885    system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y49        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     3.910 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=652, routed)         0.856     4.766    system_wrapper_m1/system_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X1Y151         FDRE                                         r  system_wrapper_m1/system_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[7]/C
                         clock pessimism              0.095     4.861    
                         clock uncertainty           -0.119     4.742    
    SLICE_X1Y151         FDRE (Setup_DFF_SLICEM_C_CE)
                                                     -0.061     4.681    system_wrapper_m1/system_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[7]
  -------------------------------------------------------------------
                         required time                          4.681    
                         arrival time                          -3.379    
  -------------------------------------------------------------------
                         slack                                  1.302    

Slack (MET) :             1.303ns  (required time - arrival time)
  Source:                 system_wrapper_m1/system_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@1.875ns period=3.750ns})
  Destination:            system_wrapper_m1/system_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@1.875ns period=3.750ns})
  Path Group:             clk_pl_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.750ns  (clk_pl_1 rise@3.750ns - clk_pl_1 rise@0.000ns)
  Data Path Delay:        2.198ns  (logic 0.440ns (20.018%)  route 1.758ns (79.982%))
  Logic Levels:           4  (LUT5=1 LUT6=3)
  Clock Path Skew:        -0.070ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.016ns = ( 4.766 - 3.750 ) 
    Source Clock Delay      (SCD):    1.181ns
    Clock Pessimism Removal (CPR):    0.095ns
  Clock Uncertainty:      0.119ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.226ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.982ns (routing 0.202ns, distribution 0.780ns)
  Clock Net Delay (Destination): 0.856ns (routing 0.181ns, distribution 0.675ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.171     0.171    system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y49        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.199 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=652, routed)         0.982     1.181    system_wrapper_m1/system_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X6Y148         FDRE                                         r  system_wrapper_m1/system_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y148         FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.081     1.262 f  system_wrapper_m1/system_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[1]/Q
                         net (fo=5, routed)           0.361     1.623    system_wrapper_m1/system_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[3][1]
    SLICE_X8Y142         LUT6 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.049     1.672 r  system_wrapper_m1/system_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_wready_INST_0/O
                         net (fo=16, routed)          0.788     2.460    system_wrapper_m1/system_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready
    SLICE_X1Y148         LUT6 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.090     2.550 r  system_wrapper_m1/system_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/memory_reg[3][0]_srl4_i_1/O
                         net (fo=35, routed)          0.157     2.707    system_wrapper_m1/system_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/sel_first_reg
    SLICE_X2Y149         LUT6 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.097     2.804 f  system_wrapper_m1/system_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/sel_first_i_1__2/O
                         net (fo=2, routed)           0.116     2.920    system_wrapper_m1/system_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/state_reg[1]_rep
    SLICE_X2Y150         LUT5 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.123     3.043 r  system_wrapper_m1/system_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/xlnx_opt_LUT_axaddr_incr_reg[0]_CE_cooolgate_en_gate_771/O
                         net (fo=9, routed)           0.336     3.379    system_wrapper_m1/system_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[0]_CE_cooolgate_en_sig_40
    SLICE_X1Y151         FDRE                                         r  system_wrapper_m1/system_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      3.750     3.750 r  
    PS8_X0Y0             PS8                          0.000     3.750 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.135     3.885    system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y49        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     3.910 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=652, routed)         0.856     4.766    system_wrapper_m1/system_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X1Y151         FDRE                                         r  system_wrapper_m1/system_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[6]/C
                         clock pessimism              0.095     4.861    
                         clock uncertainty           -0.119     4.742    
    SLICE_X1Y151         FDRE (Setup_CFF2_SLICEM_C_CE)
                                                     -0.060     4.682    system_wrapper_m1/system_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[6]
  -------------------------------------------------------------------
                         required time                          4.682    
                         arrival time                          -3.379    
  -------------------------------------------------------------------
                         slack                                  1.303    

Slack (MET) :             1.332ns  (required time - arrival time)
  Source:                 system_wrapper_m1/system_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@1.875ns period=3.750ns})
  Destination:            system_wrapper_m1/system_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[43]/CE
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@1.875ns period=3.750ns})
  Path Group:             clk_pl_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.750ns  (clk_pl_1 rise@3.750ns - clk_pl_1 rise@0.000ns)
  Data Path Delay:        2.162ns  (logic 0.256ns (11.841%)  route 1.906ns (88.159%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.077ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.009ns = ( 4.759 - 3.750 ) 
    Source Clock Delay      (SCD):    1.181ns
    Clock Pessimism Removal (CPR):    0.095ns
  Clock Uncertainty:      0.119ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.226ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.982ns (routing 0.202ns, distribution 0.780ns)
  Clock Net Delay (Destination): 0.849ns (routing 0.181ns, distribution 0.668ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.171     0.171    system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y49        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.199 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=652, routed)         0.982     1.181    system_wrapper_m1/system_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X6Y148         FDRE                                         r  system_wrapper_m1/system_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y148         FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.081     1.262 f  system_wrapper_m1/system_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[1]/Q
                         net (fo=5, routed)           0.361     1.623    system_wrapper_m1/system_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[3][1]
    SLICE_X8Y142         LUT6 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.049     1.672 r  system_wrapper_m1/system_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_wready_INST_0/O
                         net (fo=16, routed)          0.788     2.460    system_wrapper_m1/system_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready
    SLICE_X1Y148         LUT6 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.090     2.550 r  system_wrapper_m1/system_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/memory_reg[3][0]_srl4_i_1/O
                         net (fo=35, routed)          0.212     2.762    system_wrapper_m1/system_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/sel_first_reg
    SLICE_X2Y144         LUT2 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.036     2.798 r  system_wrapper_m1/system_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_payload_i[39]_i_1/O
                         net (fo=37, routed)          0.545     3.343    system_wrapper_m1/system_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/E[0]
    SLICE_X0Y151         FDRE                                         r  system_wrapper_m1/system_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[43]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      3.750     3.750 r  
    PS8_X0Y0             PS8                          0.000     3.750 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.135     3.885    system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y49        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     3.910 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=652, routed)         0.849     4.759    system_wrapper_m1/system_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X0Y151         FDRE                                         r  system_wrapper_m1/system_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[43]/C
                         clock pessimism              0.095     4.854    
                         clock uncertainty           -0.119     4.735    
    SLICE_X0Y151         FDRE (Setup_DFF_SLICEL_C_CE)
                                                     -0.060     4.675    system_wrapper_m1/system_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[43]
  -------------------------------------------------------------------
                         required time                          4.675    
                         arrival time                          -3.343    
  -------------------------------------------------------------------
                         slack                                  1.332    

Slack (MET) :             1.332ns  (required time - arrival time)
  Source:                 system_wrapper_m1/system_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@1.875ns period=3.750ns})
  Destination:            system_wrapper_m1/system_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@1.875ns period=3.750ns})
  Path Group:             clk_pl_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.750ns  (clk_pl_1 rise@3.750ns - clk_pl_1 rise@0.000ns)
  Data Path Delay:        2.162ns  (logic 0.256ns (11.841%)  route 1.906ns (88.159%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.077ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.009ns = ( 4.759 - 3.750 ) 
    Source Clock Delay      (SCD):    1.181ns
    Clock Pessimism Removal (CPR):    0.095ns
  Clock Uncertainty:      0.119ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.226ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.982ns (routing 0.202ns, distribution 0.780ns)
  Clock Net Delay (Destination): 0.849ns (routing 0.181ns, distribution 0.668ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.171     0.171    system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y49        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.199 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=652, routed)         0.982     1.181    system_wrapper_m1/system_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X6Y148         FDRE                                         r  system_wrapper_m1/system_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y148         FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.081     1.262 f  system_wrapper_m1/system_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[1]/Q
                         net (fo=5, routed)           0.361     1.623    system_wrapper_m1/system_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[3][1]
    SLICE_X8Y142         LUT6 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.049     1.672 r  system_wrapper_m1/system_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_wready_INST_0/O
                         net (fo=16, routed)          0.788     2.460    system_wrapper_m1/system_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready
    SLICE_X1Y148         LUT6 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.090     2.550 r  system_wrapper_m1/system_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/memory_reg[3][0]_srl4_i_1/O
                         net (fo=35, routed)          0.212     2.762    system_wrapper_m1/system_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/sel_first_reg
    SLICE_X2Y144         LUT2 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.036     2.798 r  system_wrapper_m1/system_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_payload_i[39]_i_1/O
                         net (fo=37, routed)          0.545     3.343    system_wrapper_m1/system_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/E[0]
    SLICE_X0Y151         FDRE                                         r  system_wrapper_m1/system_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      3.750     3.750 r  
    PS8_X0Y0             PS8                          0.000     3.750 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.135     3.885    system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y49        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     3.910 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=652, routed)         0.849     4.759    system_wrapper_m1/system_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X0Y151         FDRE                                         r  system_wrapper_m1/system_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[8]/C
                         clock pessimism              0.095     4.854    
                         clock uncertainty           -0.119     4.735    
    SLICE_X0Y151         FDRE (Setup_CFF_SLICEL_C_CE)
                                                     -0.060     4.675    system_wrapper_m1/system_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[8]
  -------------------------------------------------------------------
                         required time                          4.675    
                         arrival time                          -3.343    
  -------------------------------------------------------------------
                         slack                                  1.332    

Slack (MET) :             1.338ns  (required time - arrival time)
  Source:                 system_wrapper_m1/system_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@1.875ns period=3.750ns})
  Destination:            system_wrapper_m1/system_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axlen_cnt_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@1.875ns period=3.750ns})
  Path Group:             clk_pl_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.750ns  (clk_pl_1 rise@3.750ns - clk_pl_1 rise@0.000ns)
  Data Path Delay:        2.153ns  (logic 0.343ns (15.931%)  route 1.810ns (84.069%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.080ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.006ns = ( 4.756 - 3.750 ) 
    Source Clock Delay      (SCD):    1.181ns
    Clock Pessimism Removal (CPR):    0.095ns
  Clock Uncertainty:      0.119ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.226ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.982ns (routing 0.202ns, distribution 0.780ns)
  Clock Net Delay (Destination): 0.846ns (routing 0.181ns, distribution 0.665ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.171     0.171    system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y49        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.199 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=652, routed)         0.982     1.181    system_wrapper_m1/system_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X6Y148         FDRE                                         r  system_wrapper_m1/system_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y148         FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.081     1.262 f  system_wrapper_m1/system_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[1]/Q
                         net (fo=5, routed)           0.361     1.623    system_wrapper_m1/system_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[3][1]
    SLICE_X8Y142         LUT6 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.049     1.672 r  system_wrapper_m1/system_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_wready_INST_0/O
                         net (fo=16, routed)          0.788     2.460    system_wrapper_m1/system_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready
    SLICE_X1Y148         LUT6 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.090     2.550 r  system_wrapper_m1/system_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/memory_reg[3][0]_srl4_i_1/O
                         net (fo=35, routed)          0.121     2.671    system_wrapper_m1/system_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/sel_first_reg
    SLICE_X2Y148         LUT4 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.123     2.794 r  system_wrapper_m1/system_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axlen_cnt[7]_i_1__0/O
                         net (fo=21, routed)          0.540     3.334    system_wrapper_m1/system_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/E[0]
    SLICE_X3Y150         FDRE                                         r  system_wrapper_m1/system_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axlen_cnt_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      3.750     3.750 r  
    PS8_X0Y0             PS8                          0.000     3.750 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.135     3.885    system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y49        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     3.910 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=652, routed)         0.846     4.756    system_wrapper_m1/system_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X3Y150         FDRE                                         r  system_wrapper_m1/system_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axlen_cnt_reg[0]/C
                         clock pessimism              0.095     4.851    
                         clock uncertainty           -0.119     4.732    
    SLICE_X3Y150         FDRE (Setup_BFF_SLICEL_C_CE)
                                                     -0.060     4.672    system_wrapper_m1/system_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axlen_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                          4.672    
                         arrival time                          -3.334    
  -------------------------------------------------------------------
                         slack                                  1.338    

Slack (MET) :             1.338ns  (required time - arrival time)
  Source:                 system_wrapper_m1/system_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@1.875ns period=3.750ns})
  Destination:            system_wrapper_m1/system_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axlen_cnt_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@1.875ns period=3.750ns})
  Path Group:             clk_pl_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.750ns  (clk_pl_1 rise@3.750ns - clk_pl_1 rise@0.000ns)
  Data Path Delay:        2.153ns  (logic 0.343ns (15.931%)  route 1.810ns (84.069%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.080ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.006ns = ( 4.756 - 3.750 ) 
    Source Clock Delay      (SCD):    1.181ns
    Clock Pessimism Removal (CPR):    0.095ns
  Clock Uncertainty:      0.119ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.226ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.982ns (routing 0.202ns, distribution 0.780ns)
  Clock Net Delay (Destination): 0.846ns (routing 0.181ns, distribution 0.665ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.171     0.171    system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y49        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.199 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=652, routed)         0.982     1.181    system_wrapper_m1/system_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X6Y148         FDRE                                         r  system_wrapper_m1/system_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y148         FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.081     1.262 f  system_wrapper_m1/system_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[1]/Q
                         net (fo=5, routed)           0.361     1.623    system_wrapper_m1/system_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[3][1]
    SLICE_X8Y142         LUT6 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.049     1.672 r  system_wrapper_m1/system_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_wready_INST_0/O
                         net (fo=16, routed)          0.788     2.460    system_wrapper_m1/system_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready
    SLICE_X1Y148         LUT6 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.090     2.550 r  system_wrapper_m1/system_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/memory_reg[3][0]_srl4_i_1/O
                         net (fo=35, routed)          0.121     2.671    system_wrapper_m1/system_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/sel_first_reg
    SLICE_X2Y148         LUT4 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.123     2.794 r  system_wrapper_m1/system_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axlen_cnt[7]_i_1__0/O
                         net (fo=21, routed)          0.540     3.334    system_wrapper_m1/system_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/E[0]
    SLICE_X3Y150         FDRE                                         r  system_wrapper_m1/system_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axlen_cnt_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      3.750     3.750 r  
    PS8_X0Y0             PS8                          0.000     3.750 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.135     3.885    system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y49        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     3.910 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=652, routed)         0.846     4.756    system_wrapper_m1/system_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X3Y150         FDRE                                         r  system_wrapper_m1/system_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axlen_cnt_reg[2]/C
                         clock pessimism              0.095     4.851    
                         clock uncertainty           -0.119     4.732    
    SLICE_X3Y150         FDRE (Setup_DFF_SLICEL_C_CE)
                                                     -0.060     4.672    system_wrapper_m1/system_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axlen_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                          4.672    
                         arrival time                          -3.334    
  -------------------------------------------------------------------
                         slack                                  1.338    

Slack (MET) :             1.338ns  (required time - arrival time)
  Source:                 system_wrapper_m1/system_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@1.875ns period=3.750ns})
  Destination:            system_wrapper_m1/system_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axlen_cnt_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@1.875ns period=3.750ns})
  Path Group:             clk_pl_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.750ns  (clk_pl_1 rise@3.750ns - clk_pl_1 rise@0.000ns)
  Data Path Delay:        2.153ns  (logic 0.343ns (15.931%)  route 1.810ns (84.069%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.080ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.006ns = ( 4.756 - 3.750 ) 
    Source Clock Delay      (SCD):    1.181ns
    Clock Pessimism Removal (CPR):    0.095ns
  Clock Uncertainty:      0.119ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.226ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.982ns (routing 0.202ns, distribution 0.780ns)
  Clock Net Delay (Destination): 0.846ns (routing 0.181ns, distribution 0.665ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.171     0.171    system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y49        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.199 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=652, routed)         0.982     1.181    system_wrapper_m1/system_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X6Y148         FDRE                                         r  system_wrapper_m1/system_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y148         FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.081     1.262 f  system_wrapper_m1/system_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[1]/Q
                         net (fo=5, routed)           0.361     1.623    system_wrapper_m1/system_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[3][1]
    SLICE_X8Y142         LUT6 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.049     1.672 r  system_wrapper_m1/system_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_wready_INST_0/O
                         net (fo=16, routed)          0.788     2.460    system_wrapper_m1/system_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready
    SLICE_X1Y148         LUT6 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.090     2.550 r  system_wrapper_m1/system_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/memory_reg[3][0]_srl4_i_1/O
                         net (fo=35, routed)          0.121     2.671    system_wrapper_m1/system_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/sel_first_reg
    SLICE_X2Y148         LUT4 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.123     2.794 r  system_wrapper_m1/system_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axlen_cnt[7]_i_1__0/O
                         net (fo=21, routed)          0.540     3.334    system_wrapper_m1/system_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/E[0]
    SLICE_X3Y150         FDRE                                         r  system_wrapper_m1/system_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axlen_cnt_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      3.750     3.750 r  
    PS8_X0Y0             PS8                          0.000     3.750 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.135     3.885    system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y49        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     3.910 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=652, routed)         0.846     4.756    system_wrapper_m1/system_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X3Y150         FDRE                                         r  system_wrapper_m1/system_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axlen_cnt_reg[3]/C
                         clock pessimism              0.095     4.851    
                         clock uncertainty           -0.119     4.732    
    SLICE_X3Y150         FDRE (Setup_CFF_SLICEL_C_CE)
                                                     -0.060     4.672    system_wrapper_m1/system_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axlen_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                          4.672    
                         arrival time                          -3.334    
  -------------------------------------------------------------------
                         slack                                  1.338    

Slack (MET) :             1.345ns  (required time - arrival time)
  Source:                 system_wrapper_m1/system_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@1.875ns period=3.750ns})
  Destination:            system_wrapper_m1/system_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axlen_cnt_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@1.875ns period=3.750ns})
  Path Group:             clk_pl_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.750ns  (clk_pl_1 rise@3.750ns - clk_pl_1 rise@0.000ns)
  Data Path Delay:        2.148ns  (logic 0.343ns (15.968%)  route 1.805ns (84.032%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.078ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.008ns = ( 4.758 - 3.750 ) 
    Source Clock Delay      (SCD):    1.181ns
    Clock Pessimism Removal (CPR):    0.095ns
  Clock Uncertainty:      0.119ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.226ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.982ns (routing 0.202ns, distribution 0.780ns)
  Clock Net Delay (Destination): 0.848ns (routing 0.181ns, distribution 0.667ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.171     0.171    system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y49        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.199 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=652, routed)         0.982     1.181    system_wrapper_m1/system_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X6Y148         FDRE                                         r  system_wrapper_m1/system_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y148         FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.081     1.262 f  system_wrapper_m1/system_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[1]/Q
                         net (fo=5, routed)           0.361     1.623    system_wrapper_m1/system_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[3][1]
    SLICE_X8Y142         LUT6 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.049     1.672 r  system_wrapper_m1/system_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_wready_INST_0/O
                         net (fo=16, routed)          0.788     2.460    system_wrapper_m1/system_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready
    SLICE_X1Y148         LUT6 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.090     2.550 r  system_wrapper_m1/system_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/memory_reg[3][0]_srl4_i_1/O
                         net (fo=35, routed)          0.121     2.671    system_wrapper_m1/system_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/sel_first_reg
    SLICE_X2Y148         LUT4 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.123     2.794 r  system_wrapper_m1/system_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axlen_cnt[7]_i_1__0/O
                         net (fo=21, routed)          0.535     3.329    system_wrapper_m1/system_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/E[0]
    SLICE_X3Y150         FDRE                                         r  system_wrapper_m1/system_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axlen_cnt_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      3.750     3.750 r  
    PS8_X0Y0             PS8                          0.000     3.750 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.135     3.885    system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y49        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     3.910 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=652, routed)         0.848     4.758    system_wrapper_m1/system_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X3Y150         FDRE                                         r  system_wrapper_m1/system_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axlen_cnt_reg[1]/C
                         clock pessimism              0.095     4.853    
                         clock uncertainty           -0.119     4.734    
    SLICE_X3Y150         FDRE (Setup_GFF2_SLICEL_C_CE)
                                                     -0.060     4.674    system_wrapper_m1/system_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axlen_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                          4.674    
                         arrival time                          -3.329    
  -------------------------------------------------------------------
                         slack                                  1.345    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.023ns  (arrival time - required time)
  Source:                 system_wrapper_m1/system_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[2].ce_out_i_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@1.875ns period=3.750ns})
  Destination:            system_wrapper_m1/system_i/axi_gpio_0/U0/ip2bus_data_i_D1_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@1.875ns period=3.750ns})
  Path Group:             clk_pl_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_1 rise@0.000ns - clk_pl_1 rise@0.000ns)
  Data Path Delay:        0.183ns  (logic 0.094ns (51.366%)  route 0.089ns (48.634%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.100ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.225ns
    Source Clock Delay      (SCD):    1.031ns
    Clock Pessimism Removal (CPR):    0.094ns
  Clock Net Delay (Source):      0.871ns (routing 0.181ns, distribution 0.690ns)
  Clock Net Delay (Destination): 1.026ns (routing 0.202ns, distribution 0.824ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.135     0.135    system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y49        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.160 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=652, routed)         0.871     1.031    system_wrapper_m1/system_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_aclk
    SLICE_X6Y143         FDRE                                         r  system_wrapper_m1/system_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[2].ce_out_i_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y143         FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.059     1.090 f  system_wrapper_m1/system_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[2].ce_out_i_reg[2]/Q
                         net (fo=2, routed)           0.067     1.157    system_wrapper_m1/system_i/axi_gpio_0/U0/gpio_core_1/GEN_BKEND_CE_REGISTERS[2].ce_out_i_reg
    SLICE_X7Y143         LUT6 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.035     1.192 r  system_wrapper_m1/system_i/axi_gpio_0/U0/gpio_core_1/ip2bus_data_i_D1[31]_i_1/O
                         net (fo=1, routed)           0.022     1.214    system_wrapper_m1/system_i/axi_gpio_0/U0/ip2bus_data[31]
    SLICE_X7Y143         FDRE                                         r  system_wrapper_m1/system_i/axi_gpio_0/U0/ip2bus_data_i_D1_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.171     0.171    system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y49        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.199 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=652, routed)         1.026     1.225    system_wrapper_m1/system_i/axi_gpio_0/U0/s_axi_aclk
    SLICE_X7Y143         FDRE                                         r  system_wrapper_m1/system_i/axi_gpio_0/U0/ip2bus_data_i_D1_reg[31]/C
                         clock pessimism             -0.094     1.131    
    SLICE_X7Y143         FDRE (Hold_GFF_SLICEL_C_D)
                                                      0.060     1.191    system_wrapper_m1/system_i/axi_gpio_0/U0/ip2bus_data_i_D1_reg[31]
  -------------------------------------------------------------------
                         required time                         -1.191    
                         arrival time                           1.214    
  -------------------------------------------------------------------
                         slack                                  0.023    

Slack (MET) :             0.026ns  (arrival time - required time)
  Source:                 system_wrapper_m1/system_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[66]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@1.875ns period=3.750ns})
  Destination:            system_wrapper_m1/system_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@1.875ns period=3.750ns})
  Path Group:             clk_pl_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_1 rise@0.000ns - clk_pl_1 rise@0.000ns)
  Data Path Delay:        0.079ns  (logic 0.038ns (48.101%)  route 0.041ns (51.899%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.785ns
    Source Clock Delay      (SCD):    0.673ns
    Clock Pessimism Removal (CPR):    0.106ns
  Clock Net Delay (Source):      0.562ns (routing 0.111ns, distribution 0.451ns)
  Clock Net Delay (Destination): 0.647ns (routing 0.125ns, distribution 0.522ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.094     0.094    system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y49        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=652, routed)         0.562     0.673    system_wrapper_m1/system_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aclk
    SLICE_X1Y127         FDRE                                         r  system_wrapper_m1/system_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[66]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y127         FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.038     0.711 r  system_wrapper_m1/system_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[66]/Q
                         net (fo=1, routed)           0.041     0.752    system_wrapper_m1/system_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/m_payload_i_reg[76][28]
    SLICE_X1Y127         FDRE                                         r  system_wrapper_m1/system_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.120     0.120    system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y49        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=652, routed)         0.647     0.785    system_wrapper_m1/system_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/aclk
    SLICE_X1Y127         FDRE                                         r  system_wrapper_m1/system_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[5]/C
                         clock pessimism             -0.106     0.679    
    SLICE_X1Y127         FDRE (Hold_CFF2_SLICEM_C_D)
                                                      0.047     0.726    system_wrapper_m1/system_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.726    
                         arrival time                           0.752    
  -------------------------------------------------------------------
                         slack                                  0.026    

Slack (MET) :             0.026ns  (arrival time - required time)
  Source:                 system_wrapper_m1/system_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@1.875ns period=3.750ns})
  Destination:            system_wrapper_m1/system_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@1.875ns period=3.750ns})
  Path Group:             clk_pl_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_1 rise@0.000ns - clk_pl_1 rise@0.000ns)
  Data Path Delay:        0.189ns  (logic 0.059ns (31.217%)  route 0.130ns (68.783%))
  Logic Levels:           0  
  Clock Path Skew:        0.101ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.223ns
    Source Clock Delay      (SCD):    1.028ns
    Clock Pessimism Removal (CPR):    0.094ns
  Clock Net Delay (Source):      0.868ns (routing 0.181ns, distribution 0.687ns)
  Clock Net Delay (Destination): 1.024ns (routing 0.202ns, distribution 0.822ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.135     0.135    system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y49        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.160 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=652, routed)         0.868     1.028    system_wrapper_m1/system_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/aclk
    SLICE_X0Y128         FDRE                                         r  system_wrapper_m1/system_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y128         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.059     1.087 r  system_wrapper_m1/system_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[2]/Q
                         net (fo=1, routed)           0.130     1.217    system_wrapper_m1/system_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/D[2]
    SLICE_X1Y128         FDRE                                         r  system_wrapper_m1/system_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.171     0.171    system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y49        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.199 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=652, routed)         1.024     1.223    system_wrapper_m1/system_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/aclk
    SLICE_X1Y128         FDRE                                         r  system_wrapper_m1/system_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[2]/C
                         clock pessimism             -0.094     1.129    
    SLICE_X1Y128         FDRE (Hold_GFF2_SLICEM_C_D)
                                                      0.062     1.191    system_wrapper_m1/system_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.191    
                         arrival time                           1.217    
  -------------------------------------------------------------------
                         slack                                  0.026    

Slack (MET) :             0.028ns  (arrival time - required time)
  Source:                 system_wrapper_m1/system_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[64]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@1.875ns period=3.750ns})
  Destination:            system_wrapper_m1/system_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@1.875ns period=3.750ns})
  Path Group:             clk_pl_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_1 rise@0.000ns - clk_pl_1 rise@0.000ns)
  Data Path Delay:        0.130ns  (logic 0.058ns (44.615%)  route 0.072ns (55.385%))
  Logic Levels:           0  
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.219ns
    Source Clock Delay      (SCD):    1.026ns
    Clock Pessimism Removal (CPR):    0.153ns
  Clock Net Delay (Source):      0.866ns (routing 0.181ns, distribution 0.685ns)
  Clock Net Delay (Destination): 1.020ns (routing 0.202ns, distribution 0.818ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.135     0.135    system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y49        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.160 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=652, routed)         0.866     1.026    system_wrapper_m1/system_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X2Y145         FDRE                                         r  system_wrapper_m1/system_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[64]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y145         FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.058     1.084 r  system_wrapper_m1/system_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[64]/Q
                         net (fo=1, routed)           0.072     1.156    system_wrapper_m1/system_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/m_payload_i_reg[76][27]
    SLICE_X2Y145         FDRE                                         r  system_wrapper_m1/system_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.171     0.171    system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y49        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.199 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=652, routed)         1.020     1.219    system_wrapper_m1/system_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X2Y145         FDRE                                         r  system_wrapper_m1/system_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[3]/C
                         clock pessimism             -0.153     1.066    
    SLICE_X2Y145         FDRE (Hold_HFF2_SLICEL_C_D)
                                                      0.062     1.128    system_wrapper_m1/system_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.128    
                         arrival time                           1.156    
  -------------------------------------------------------------------
                         slack                                  0.028    

Slack (MET) :             0.029ns  (arrival time - required time)
  Source:                 system_wrapper_m1/system_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@1.875ns period=3.750ns})
  Destination:            system_wrapper_m1/system_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][22]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_pl_1  {rise@0.000ns fall@1.875ns period=3.750ns})
  Path Group:             clk_pl_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_1 rise@0.000ns - clk_pl_1 rise@0.000ns)
  Data Path Delay:        0.186ns  (logic 0.061ns (32.796%)  route 0.125ns (67.204%))
  Logic Levels:           0  
  Clock Path Skew:        0.110ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.221ns
    Source Clock Delay      (SCD):    1.016ns
    Clock Pessimism Removal (CPR):    0.095ns
  Clock Net Delay (Source):      0.856ns (routing 0.181ns, distribution 0.675ns)
  Clock Net Delay (Destination): 1.022ns (routing 0.202ns, distribution 0.820ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.135     0.135    system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y49        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.160 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=652, routed)         0.856     1.016    system_wrapper_m1/system_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X0Y146         FDRE                                         r  system_wrapper_m1/system_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y146         FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.061     1.077 r  system_wrapper_m1/system_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[14]/Q
                         net (fo=1, routed)           0.125     1.202    system_wrapper_m1/system_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/in[22]
    SLICE_X1Y146         SRL16E                                       r  system_wrapper_m1/system_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][22]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.171     0.171    system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y49        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.199 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=652, routed)         1.022     1.221    system_wrapper_m1/system_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X1Y146         SRL16E                                       r  system_wrapper_m1/system_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][22]_srl4/CLK
                         clock pessimism             -0.095     1.126    
    SLICE_X1Y146         SRL16E (Hold_G5LUT_SLICEM_CLK_D)
                                                      0.047     1.173    system_wrapper_m1/system_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][22]_srl4
  -------------------------------------------------------------------
                         required time                         -1.173    
                         arrival time                           1.202    
  -------------------------------------------------------------------
                         slack                                  0.029    

Slack (MET) :             0.033ns  (arrival time - required time)
  Source:                 system_wrapper_m1/system_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[65]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@1.875ns period=3.750ns})
  Destination:            system_wrapper_m1/system_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@1.875ns period=3.750ns})
  Path Group:             clk_pl_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_1 rise@0.000ns - clk_pl_1 rise@0.000ns)
  Data Path Delay:        0.096ns  (logic 0.039ns (40.625%)  route 0.057ns (59.375%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.771ns
    Source Clock Delay      (SCD):    0.662ns
    Clock Pessimism Removal (CPR):    0.093ns
  Clock Net Delay (Source):      0.551ns (routing 0.111ns, distribution 0.440ns)
  Clock Net Delay (Destination): 0.633ns (routing 0.125ns, distribution 0.508ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.094     0.094    system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y49        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=652, routed)         0.551     0.662    system_wrapper_m1/system_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X0Y145         FDRE                                         r  system_wrapper_m1/system_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[65]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y145         FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.039     0.701 r  system_wrapper_m1/system_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[65]/Q
                         net (fo=1, routed)           0.057     0.758    system_wrapper_m1/system_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/m_payload_i_reg[76][28]
    SLICE_X0Y146         FDRE                                         r  system_wrapper_m1/system_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.120     0.120    system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y49        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=652, routed)         0.633     0.771    system_wrapper_m1/system_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X0Y146         FDRE                                         r  system_wrapper_m1/system_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[4]/C
                         clock pessimism             -0.093     0.678    
    SLICE_X0Y146         FDRE (Hold_BFF2_SLICEL_C_D)
                                                      0.047     0.725    system_wrapper_m1/system_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.725    
                         arrival time                           0.758    
  -------------------------------------------------------------------
                         slack                                  0.033    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 system_wrapper_m1/system_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[66]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@1.875ns period=3.750ns})
  Destination:            system_wrapper_m1/system_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@1.875ns period=3.750ns})
  Path Group:             clk_pl_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_1 rise@0.000ns - clk_pl_1 rise@0.000ns)
  Data Path Delay:        0.097ns  (logic 0.039ns (40.206%)  route 0.058ns (59.794%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.775ns
    Source Clock Delay      (SCD):    0.661ns
    Clock Pessimism Removal (CPR):    0.099ns
  Clock Net Delay (Source):      0.550ns (routing 0.111ns, distribution 0.439ns)
  Clock Net Delay (Destination): 0.637ns (routing 0.125ns, distribution 0.512ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.094     0.094    system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y49        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=652, routed)         0.550     0.661    system_wrapper_m1/system_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X0Y146         FDRE                                         r  system_wrapper_m1/system_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[66]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y146         FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.039     0.700 r  system_wrapper_m1/system_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[66]/Q
                         net (fo=1, routed)           0.058     0.758    system_wrapper_m1/system_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/m_payload_i_reg[76][29]
    SLICE_X0Y146         FDRE                                         r  system_wrapper_m1/system_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.120     0.120    system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y49        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=652, routed)         0.637     0.775    system_wrapper_m1/system_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X0Y146         FDRE                                         r  system_wrapper_m1/system_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[5]/C
                         clock pessimism             -0.099     0.676    
    SLICE_X0Y146         FDRE (Hold_FFF2_SLICEL_C_D)
                                                      0.047     0.723    system_wrapper_m1/system_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.723    
                         arrival time                           0.758    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 system_wrapper_m1/system_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@1.875ns period=3.750ns})
  Destination:            system_wrapper_m1/system_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@1.875ns period=3.750ns})
  Path Group:             clk_pl_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_1 rise@0.000ns - clk_pl_1 rise@0.000ns)
  Data Path Delay:        0.088ns  (logic 0.037ns (42.045%)  route 0.051ns (57.955%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.779ns
    Source Clock Delay      (SCD):    0.668ns
    Clock Pessimism Removal (CPR):    0.105ns
  Clock Net Delay (Source):      0.557ns (routing 0.111ns, distribution 0.446ns)
  Clock Net Delay (Destination): 0.641ns (routing 0.125ns, distribution 0.516ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.094     0.094    system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y49        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=652, routed)         0.557     0.668    system_wrapper_m1/system_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/aclk
    SLICE_X1Y138         FDRE                                         r  system_wrapper_m1/system_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y138         FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.037     0.705 r  system_wrapper_m1/system_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[7]/Q
                         net (fo=1, routed)           0.051     0.756    system_wrapper_m1/system_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/D[7]
    SLICE_X1Y138         FDRE                                         r  system_wrapper_m1/system_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.120     0.120    system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y49        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=652, routed)         0.641     0.779    system_wrapper_m1/system_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/aclk
    SLICE_X1Y138         FDRE                                         r  system_wrapper_m1/system_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[7]/C
                         clock pessimism             -0.105     0.674    
    SLICE_X1Y138         FDRE (Hold_EFF_SLICEM_C_D)
                                                      0.046     0.720    system_wrapper_m1/system_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.720    
                         arrival time                           0.756    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.039ns  (arrival time - required time)
  Source:                 system_wrapper_m1/system_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_rnw_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@1.875ns period=3.750ns})
  Destination:            system_wrapper_m1/system_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus_RNW_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@1.875ns period=3.750ns})
  Path Group:             clk_pl_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_1 rise@0.000ns - clk_pl_1 rise@0.000ns)
  Data Path Delay:        0.204ns  (logic 0.090ns (44.118%)  route 0.114ns (55.882%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.103ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.226ns
    Source Clock Delay      (SCD):    1.029ns
    Clock Pessimism Removal (CPR):    0.094ns
  Clock Net Delay (Source):      0.869ns (routing 0.181ns, distribution 0.688ns)
  Clock Net Delay (Destination): 1.027ns (routing 0.202ns, distribution 0.825ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.135     0.135    system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y49        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.160 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=652, routed)         0.869     1.029    system_wrapper_m1/system_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X6Y143         FDRE                                         r  system_wrapper_m1/system_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_rnw_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y143         FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.058     1.087 r  system_wrapper_m1/system_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_rnw_i_reg/Q
                         net (fo=6, routed)           0.105     1.192    system_wrapper_m1/system_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_rnw
    SLICE_X7Y142         LUT3 (Prop_H5LUT_SLICEL_I0_O)
                                                      0.032     1.224 r  system_wrapper_m1/system_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus_RNW_reg_i_1/O
                         net (fo=1, routed)           0.009     1.233    system_wrapper_m1/system_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus_RNW_reg_i_1_n_0
    SLICE_X7Y142         FDRE                                         r  system_wrapper_m1/system_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus_RNW_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.171     0.171    system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y49        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.199 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=652, routed)         1.027     1.226    system_wrapper_m1/system_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_aclk
    SLICE_X7Y142         FDRE                                         r  system_wrapper_m1/system_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus_RNW_reg_reg/C
                         clock pessimism             -0.094     1.132    
    SLICE_X7Y142         FDRE (Hold_HFF2_SLICEL_C_D)
                                                      0.062     1.194    system_wrapper_m1/system_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus_RNW_reg_reg
  -------------------------------------------------------------------
                         required time                         -1.194    
                         arrival time                           1.233    
  -------------------------------------------------------------------
                         slack                                  0.039    

Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 system_wrapper_m1/system_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@1.875ns period=3.750ns})
  Destination:            system_wrapper_m1/system_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][12]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_pl_1  {rise@0.000ns fall@1.875ns period=3.750ns})
  Path Group:             clk_pl_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_1 rise@0.000ns - clk_pl_1 rise@0.000ns)
  Data Path Delay:        0.126ns  (logic 0.039ns (30.952%)  route 0.087ns (69.048%))
  Logic Levels:           0  
  Clock Path Skew:        0.045ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.806ns
    Source Clock Delay      (SCD):    0.668ns
    Clock Pessimism Removal (CPR):    0.093ns
  Clock Net Delay (Source):      0.557ns (routing 0.111ns, distribution 0.446ns)
  Clock Net Delay (Destination): 0.668ns (routing 0.125ns, distribution 0.543ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.094     0.094    system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y49        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=652, routed)         0.557     0.668    system_wrapper_m1/system_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/aclk
    SLICE_X2Y129         FDRE                                         r  system_wrapper_m1/system_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y129         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     0.707 r  system_wrapper_m1/system_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[11]/Q
                         net (fo=1, routed)           0.087     0.794    system_wrapper_m1/system_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/in[12]
    SLICE_X1Y129         SRLC32E                                      r  system_wrapper_m1/system_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][12]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.120     0.120    system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y49        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=652, routed)         0.668     0.806    system_wrapper_m1/system_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/aclk
    SLICE_X1Y129         SRLC32E                                      r  system_wrapper_m1/system_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][12]_srl32/CLK
                         clock pessimism             -0.093     0.713    
    SLICE_X1Y129         SRLC32E (Hold_G6LUT_SLICEM_CLK_D)
                                                      0.039     0.752    system_wrapper_m1/system_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][12]_srl32
  -------------------------------------------------------------------
                         required time                         -0.752    
                         arrival time                           0.794    
  -------------------------------------------------------------------
                         slack                                  0.042    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_pl_1
Waveform(ns):       { 0.000 1.875 }
Period(ns):         3.750
Sources:            { system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1] }

Check Type        Corner  Lib Pin          Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     PS8/MAXIGP2ACLK  n/a            3.003         3.750       0.747      PS8_X0Y0      system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP2ACLK
Min Period        n/a     SRLC32E/CLK      n/a            1.064         3.750       2.686      SLICE_X1Y137  system_wrapper_m1/system_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
Min Period        n/a     SRLC32E/CLK      n/a            1.064         3.750       2.686      SLICE_X1Y134  system_wrapper_m1/system_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
Min Period        n/a     SRLC32E/CLK      n/a            1.064         3.750       2.686      SLICE_X4Y136  system_wrapper_m1/system_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
Min Period        n/a     SRLC32E/CLK      n/a            1.064         3.750       2.686      SLICE_X5Y133  system_wrapper_m1/system_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
Min Period        n/a     SRLC32E/CLK      n/a            1.064         3.750       2.686      SLICE_X1Y131  system_wrapper_m1/system_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK
Min Period        n/a     SRLC32E/CLK      n/a            1.064         3.750       2.686      SLICE_X1Y134  system_wrapper_m1/system_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][14]_srl32/CLK
Min Period        n/a     SRLC32E/CLK      n/a            1.064         3.750       2.686      SLICE_X1Y134  system_wrapper_m1/system_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][15]_srl32/CLK
Min Period        n/a     SRLC32E/CLK      n/a            1.064         3.750       2.686      SLICE_X1Y135  system_wrapper_m1/system_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][16]_srl32/CLK
Min Period        n/a     SRLC32E/CLK      n/a            1.064         3.750       2.686      SLICE_X1Y134  system_wrapper_m1/system_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][17]_srl32/CLK
Low Pulse Width   Fast    PS8/MAXIGP2ACLK  n/a            1.502         1.875       0.373      PS8_X0Y0      system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP2ACLK
Low Pulse Width   Slow    PS8/MAXIGP2ACLK  n/a            1.502         1.875       0.373      PS8_X0Y0      system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP2ACLK
Low Pulse Width   Slow    SRLC32E/CLK      n/a            0.532         1.875       1.343      SLICE_X1Y137  system_wrapper_m1/system_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK      n/a            0.532         1.875       1.343      SLICE_X4Y136  system_wrapper_m1/system_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK      n/a            0.532         1.875       1.343      SLICE_X1Y131  system_wrapper_m1/system_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK      n/a            0.532         1.875       1.343      SLICE_X1Y131  system_wrapper_m1/system_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK      n/a            0.532         1.875       1.343      SLICE_X1Y135  system_wrapper_m1/system_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][16]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK      n/a            0.532         1.875       1.343      SLICE_X1Y135  system_wrapper_m1/system_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][18]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK      n/a            0.532         1.875       1.343      SLICE_X1Y135  system_wrapper_m1/system_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][19]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK      n/a            0.532         1.875       1.343      SLICE_X1Y135  system_wrapper_m1/system_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][1]_srl32/CLK
High Pulse Width  Slow    PS8/MAXIGP2ACLK  n/a            1.502         1.875       0.373      PS8_X0Y0      system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP2ACLK
High Pulse Width  Fast    PS8/MAXIGP2ACLK  n/a            1.502         1.875       0.373      PS8_X0Y0      system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP2ACLK
High Pulse Width  Slow    SRLC32E/CLK      n/a            0.532         1.875       1.343      SLICE_X5Y133  system_wrapper_m1/system_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK      n/a            0.532         1.875       1.343      SLICE_X1Y131  system_wrapper_m1/system_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK      n/a            0.532         1.875       1.343      SLICE_X5Y133  system_wrapper_m1/system_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][22]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK      n/a            0.532         1.875       1.343      SLICE_X1Y131  system_wrapper_m1/system_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][25]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK      n/a            0.532         1.875       1.343      SLICE_X1Y131  system_wrapper_m1/system_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][28]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK      n/a            0.532         1.875       1.343      SLICE_X1Y131  system_wrapper_m1/system_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][3]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK      n/a            0.532         1.875       1.343      SLICE_X1Y131  system_wrapper_m1/system_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][4]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK      n/a            0.532         1.875       1.343      SLICE_X1Y131  system_wrapper_m1/system_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][6]_srl32/CLK



---------------------------------------------------------------------------------------------------
From Clock:  pl_top_m1/PLL_m1/inst/clk_in1
  To Clock:  pl_top_m1/PLL_m1/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        1.425ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         pl_top_m1/PLL_m1/inst/clk_in1
Waveform(ns):       { 0.000 1.875 }
Period(ns):         3.750
Sources:            { pl_top_m1/PLL_m1/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location   Pin
Min Period        n/a     MMCME4_ADV/CLKIN1  n/a            1.071         3.750       2.679      MMCM_X0Y0  pl_top_m1/PLL_m1/inst/mmcme4_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME4_ADV/CLKIN1  n/a            0.450         1.875       1.425      MMCM_X0Y0  pl_top_m1/PLL_m1/inst/mmcme4_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME4_ADV/CLKIN1  n/a            0.450         1.875       1.425      MMCM_X0Y0  pl_top_m1/PLL_m1/inst/mmcme4_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME4_ADV/CLKIN1  n/a            0.450         1.875       1.425      MMCM_X0Y0  pl_top_m1/PLL_m1/inst/mmcme4_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME4_ADV/CLKIN1  n/a            0.450         1.875       1.425      MMCM_X0Y0  pl_top_m1/PLL_m1/inst/mmcme4_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_PLL
  To Clock:  clk_out1_PLL

Setup :            0  Failing Endpoints,  Worst Slack        2.870ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.177ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.600ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.870ns  (required time - arrival time)
  Source:                 pl_top_m1/interrupt_m1/image_finish_inter_in_slow_clk_domain_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_PLL  {rise@0.000ns fall@1.875ns period=3.750ns})
  Destination:            pl_top_m1/interrupt_m1/image_finish_inter_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_PLL  {rise@0.000ns fall@1.875ns period=3.750ns})
  Path Group:             clk_out1_PLL
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.750ns  (clk_out1_PLL rise@3.750ns - clk_out1_PLL rise@0.000ns)
  Data Path Delay:        0.800ns  (logic 0.076ns (9.500%)  route 0.724ns (90.500%))
  Logic Levels:           0  
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.654ns = ( 5.404 - 3.750 ) 
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    -0.262ns
  Clock Uncertainty:      0.055ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.084ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.858ns (routing 0.851ns, distribution 1.007ns)
  Clock Net Delay (Destination): 1.731ns (routing 0.774ns, distribution 0.957ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PLL rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y48        BUFG_PS                      0.000     0.000 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1710, routed)        1.617     1.617    pl_top_m1/PLL_m1/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.305    -0.688 r  pl_top_m1/PLL_m1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244    -0.444    pl_top_m1/PLL_m1/inst/clk_out1_PLL
    BUFGCE_X0Y20         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -0.416 r  pl_top_m1/PLL_m1/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=4, routed)           1.858     1.442    pl_top_m1/interrupt_m1/clk_out1
    SLICE_X16Y109        FDRE                                         r  pl_top_m1/interrupt_m1/image_finish_inter_in_slow_clk_domain_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y109        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     1.518 r  pl_top_m1/interrupt_m1/image_finish_inter_in_slow_clk_domain_r_reg/Q
                         net (fo=1, routed)           0.724     2.242    pl_top_m1/interrupt_m1/image_finish_inter_in_slow_clk_domain_r
    SLICE_X8Y122         FDRE                                         r  pl_top_m1/interrupt_m1/image_finish_inter_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PLL rise edge)
                                                      3.750     3.750 r  
    BUFG_PS_X0Y48        BUFG_PS                      0.000     3.750 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1710, routed)        1.445     5.195    pl_top_m1/PLL_m1/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.760     3.435 r  pl_top_m1/PLL_m1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     3.649    pl_top_m1/PLL_m1/inst/clk_out1_PLL
    BUFGCE_X0Y20         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     3.673 r  pl_top_m1/PLL_m1/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=4, routed)           1.731     5.404    pl_top_m1/interrupt_m1/clk_out1
    SLICE_X8Y122         FDRE                                         r  pl_top_m1/interrupt_m1/image_finish_inter_reg/C
                         clock pessimism             -0.262     5.142    
                         clock uncertainty           -0.055     5.087    
    SLICE_X8Y122         FDRE (Setup_EFF2_SLICEL_C_D)
                                                      0.025     5.112    pl_top_m1/interrupt_m1/image_finish_inter_reg
  -------------------------------------------------------------------
                         required time                          5.112    
                         arrival time                          -2.242    
  -------------------------------------------------------------------
                         slack                                  2.870    

Slack (MET) :             3.053ns  (required time - arrival time)
  Source:                 pl_top_m1/interrupt_m1/image_finish_inter_in_slow_clk_domain_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_PLL  {rise@0.000ns fall@1.875ns period=3.750ns})
  Destination:            pl_top_m1/interrupt_m1/image_finish_inter_in_slow_clk_domain_r_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_PLL  {rise@0.000ns fall@1.875ns period=3.750ns})
  Path Group:             clk_out1_PLL
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.750ns  (clk_out1_PLL rise@3.750ns - clk_out1_PLL rise@0.000ns)
  Data Path Delay:        0.548ns  (logic 0.079ns (14.416%)  route 0.469ns (85.584%))
  Logic Levels:           0  
  Clock Path Skew:        -0.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.576ns = ( 5.326 - 3.750 ) 
    Source Clock Delay      (SCD):    1.482ns
    Clock Pessimism Removal (CPR):    -0.213ns
  Clock Uncertainty:      0.055ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.084ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.898ns (routing 0.851ns, distribution 1.047ns)
  Clock Net Delay (Destination): 1.653ns (routing 0.774ns, distribution 0.879ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PLL rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y48        BUFG_PS                      0.000     0.000 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1710, routed)        1.617     1.617    pl_top_m1/PLL_m1/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.305    -0.688 r  pl_top_m1/PLL_m1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244    -0.444    pl_top_m1/PLL_m1/inst/clk_out1_PLL
    BUFGCE_X0Y20         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -0.416 r  pl_top_m1/PLL_m1/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=4, routed)           1.898     1.482    pl_top_m1/interrupt_m1/clk_out1
    SLICE_X26Y103        FDSE                                         r  pl_top_m1/interrupt_m1/image_finish_inter_in_slow_clk_domain_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y103        FDSE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     1.561 r  pl_top_m1/interrupt_m1/image_finish_inter_in_slow_clk_domain_reg/Q
                         net (fo=1, routed)           0.469     2.030    pl_top_m1/interrupt_m1/image_finish_inter_in_slow_clk_domain
    SLICE_X16Y109        FDRE                                         r  pl_top_m1/interrupt_m1/image_finish_inter_in_slow_clk_domain_r_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PLL rise edge)
                                                      3.750     3.750 r  
    BUFG_PS_X0Y48        BUFG_PS                      0.000     3.750 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1710, routed)        1.445     5.195    pl_top_m1/PLL_m1/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.760     3.435 r  pl_top_m1/PLL_m1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     3.649    pl_top_m1/PLL_m1/inst/clk_out1_PLL
    BUFGCE_X0Y20         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     3.673 r  pl_top_m1/PLL_m1/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=4, routed)           1.653     5.326    pl_top_m1/interrupt_m1/clk_out1
    SLICE_X16Y109        FDRE                                         r  pl_top_m1/interrupt_m1/image_finish_inter_in_slow_clk_domain_r_reg/C
                         clock pessimism             -0.213     5.113    
                         clock uncertainty           -0.055     5.058    
    SLICE_X16Y109        FDRE (Setup_EFF_SLICEM_C_D)
                                                      0.025     5.083    pl_top_m1/interrupt_m1/image_finish_inter_in_slow_clk_domain_r_reg
  -------------------------------------------------------------------
                         required time                          5.083    
                         arrival time                          -2.030    
  -------------------------------------------------------------------
                         slack                                  3.053    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 pl_top_m1/interrupt_m1/image_finish_inter_in_slow_clk_domain_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_PLL  {rise@0.000ns fall@1.875ns period=3.750ns})
  Destination:            pl_top_m1/interrupt_m1/image_finish_inter_in_slow_clk_domain_r_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_PLL  {rise@0.000ns fall@1.875ns period=3.750ns})
  Path Group:             clk_out1_PLL
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_PLL rise@0.000ns - clk_out1_PLL rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.039ns (15.415%)  route 0.214ns (84.585%))
  Logic Levels:           0  
  Clock Path Skew:        0.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.850ns
    Source Clock Delay      (SCD):    0.974ns
    Clock Pessimism Removal (CPR):    -0.154ns
  Clock Net Delay (Source):      1.037ns (routing 0.462ns, distribution 0.575ns)
  Clock Net Delay (Destination): 1.150ns (routing 0.514ns, distribution 0.636ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PLL rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y48        BUFG_PS                      0.000     0.000 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1710, routed)        0.892     0.892    pl_top_m1/PLL_m1/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.117    -0.225 r  pl_top_m1/PLL_m1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.145    -0.080    pl_top_m1/PLL_m1/inst/clk_out1_PLL
    BUFGCE_X0Y20         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017    -0.063 r  pl_top_m1/PLL_m1/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=4, routed)           1.037     0.974    pl_top_m1/interrupt_m1/clk_out1
    SLICE_X26Y103        FDSE                                         r  pl_top_m1/interrupt_m1/image_finish_inter_in_slow_clk_domain_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y103        FDSE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     1.013 r  pl_top_m1/interrupt_m1/image_finish_inter_in_slow_clk_domain_reg/Q
                         net (fo=1, routed)           0.214     1.227    pl_top_m1/interrupt_m1/image_finish_inter_in_slow_clk_domain
    SLICE_X16Y109        FDRE                                         r  pl_top_m1/interrupt_m1/image_finish_inter_in_slow_clk_domain_r_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PLL rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y48        BUFG_PS                      0.000     0.000 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1710, routed)        1.000     1.000    pl_top_m1/PLL_m1/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.484    -0.484 r  pl_top_m1/PLL_m1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.165    -0.319    pl_top_m1/PLL_m1/inst/clk_out1_PLL
    BUFGCE_X0Y20         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019    -0.300 r  pl_top_m1/PLL_m1/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=4, routed)           1.150     0.850    pl_top_m1/interrupt_m1/clk_out1
    SLICE_X16Y109        FDRE                                         r  pl_top_m1/interrupt_m1/image_finish_inter_in_slow_clk_domain_r_reg/C
                         clock pessimism              0.154     1.004    
    SLICE_X16Y109        FDRE (Hold_EFF_SLICEM_C_D)
                                                      0.046     1.050    pl_top_m1/interrupt_m1/image_finish_inter_in_slow_clk_domain_r_reg
  -------------------------------------------------------------------
                         required time                         -1.050    
                         arrival time                           1.227    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.218ns  (arrival time - required time)
  Source:                 pl_top_m1/interrupt_m1/image_finish_inter_in_slow_clk_domain_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_PLL  {rise@0.000ns fall@1.875ns period=3.750ns})
  Destination:            pl_top_m1/interrupt_m1/image_finish_inter_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_PLL  {rise@0.000ns fall@1.875ns period=3.750ns})
  Path Group:             clk_out1_PLL
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_PLL rise@0.000ns - clk_out1_PLL rise@0.000ns)
  Data Path Delay:        0.395ns  (logic 0.038ns (9.620%)  route 0.357ns (90.380%))
  Logic Levels:           0  
  Clock Path Skew:        0.130ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.901ns
    Source Clock Delay      (SCD):    0.956ns
    Clock Pessimism Removal (CPR):    -0.185ns
  Clock Net Delay (Source):      1.019ns (routing 0.462ns, distribution 0.557ns)
  Clock Net Delay (Destination): 1.201ns (routing 0.514ns, distribution 0.687ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PLL rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y48        BUFG_PS                      0.000     0.000 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1710, routed)        0.892     0.892    pl_top_m1/PLL_m1/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.117    -0.225 r  pl_top_m1/PLL_m1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.145    -0.080    pl_top_m1/PLL_m1/inst/clk_out1_PLL
    BUFGCE_X0Y20         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017    -0.063 r  pl_top_m1/PLL_m1/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=4, routed)           1.019     0.956    pl_top_m1/interrupt_m1/clk_out1
    SLICE_X16Y109        FDRE                                         r  pl_top_m1/interrupt_m1/image_finish_inter_in_slow_clk_domain_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y109        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.038     0.994 r  pl_top_m1/interrupt_m1/image_finish_inter_in_slow_clk_domain_r_reg/Q
                         net (fo=1, routed)           0.357     1.351    pl_top_m1/interrupt_m1/image_finish_inter_in_slow_clk_domain_r
    SLICE_X8Y122         FDRE                                         r  pl_top_m1/interrupt_m1/image_finish_inter_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PLL rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y48        BUFG_PS                      0.000     0.000 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1710, routed)        1.000     1.000    pl_top_m1/PLL_m1/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.484    -0.484 r  pl_top_m1/PLL_m1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.165    -0.319    pl_top_m1/PLL_m1/inst/clk_out1_PLL
    BUFGCE_X0Y20         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019    -0.300 r  pl_top_m1/PLL_m1/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=4, routed)           1.201     0.901    pl_top_m1/interrupt_m1/clk_out1
    SLICE_X8Y122         FDRE                                         r  pl_top_m1/interrupt_m1/image_finish_inter_reg/C
                         clock pessimism              0.185     1.086    
    SLICE_X8Y122         FDRE (Hold_EFF2_SLICEL_C_D)
                                                      0.047     1.133    pl_top_m1/interrupt_m1/image_finish_inter_reg
  -------------------------------------------------------------------
                         required time                         -1.133    
                         arrival time                           1.351    
  -------------------------------------------------------------------
                         slack                                  0.218    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_PLL
Waveform(ns):       { 0.000 1.875 }
Period(ns):         3.750
Sources:            { pl_top_m1/PLL_m1/inst/mmcme4_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFGCE/I            n/a            1.290         3.750       2.460      BUFGCE_X0Y20   pl_top_m1/PLL_m1/inst/clkout1_buf/I
Min Period        n/a     MMCME4_ADV/CLKOUT0  n/a            1.071         3.750       2.679      MMCM_X0Y0      pl_top_m1/PLL_m1/inst/mmcme4_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            0.550         3.750       3.200      SLICE_X8Y122   pl_top_m1/interrupt_m1/image_begin_inter_r_reg/C
Min Period        n/a     FDRE/C              n/a            0.550         3.750       3.200      SLICE_X16Y109  pl_top_m1/interrupt_m1/image_finish_inter_in_slow_clk_domain_r_reg/C
Min Period        n/a     FDSE/C              n/a            0.550         3.750       3.200      SLICE_X26Y103  pl_top_m1/interrupt_m1/image_finish_inter_in_slow_clk_domain_reg/C
Min Period        n/a     FDRE/C              n/a            0.550         3.750       3.200      SLICE_X8Y122   pl_top_m1/interrupt_m1/image_finish_inter_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.275         1.875       1.600      SLICE_X8Y122   pl_top_m1/interrupt_m1/image_begin_inter_r_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.275         1.875       1.600      SLICE_X8Y122   pl_top_m1/interrupt_m1/image_finish_inter_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.275         1.875       1.600      SLICE_X8Y122   pl_top_m1/interrupt_m1/image_begin_inter_r_reg/C
Low Pulse Width   Slow    FDSE/C              n/a            0.275         1.875       1.600      SLICE_X26Y103  pl_top_m1/interrupt_m1/image_finish_inter_in_slow_clk_domain_reg/C
Low Pulse Width   Fast    FDSE/C              n/a            0.275         1.875       1.600      SLICE_X26Y103  pl_top_m1/interrupt_m1/image_finish_inter_in_slow_clk_domain_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.275         1.875       1.600      SLICE_X8Y122   pl_top_m1/interrupt_m1/image_finish_inter_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.275         1.875       1.600      SLICE_X16Y109  pl_top_m1/interrupt_m1/image_finish_inter_in_slow_clk_domain_r_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.275         1.875       1.600      SLICE_X16Y109  pl_top_m1/interrupt_m1/image_finish_inter_in_slow_clk_domain_r_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.275         1.875       1.600      SLICE_X8Y122   pl_top_m1/interrupt_m1/image_begin_inter_r_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.275         1.875       1.600      SLICE_X16Y109  pl_top_m1/interrupt_m1/image_finish_inter_in_slow_clk_domain_r_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.275         1.875       1.600      SLICE_X8Y122   pl_top_m1/interrupt_m1/image_finish_inter_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.275         1.875       1.600      SLICE_X8Y122   pl_top_m1/interrupt_m1/image_begin_inter_r_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.275         1.875       1.600      SLICE_X16Y109  pl_top_m1/interrupt_m1/image_finish_inter_in_slow_clk_domain_r_reg/C
High Pulse Width  Slow    FDSE/C              n/a            0.275         1.875       1.600      SLICE_X26Y103  pl_top_m1/interrupt_m1/image_finish_inter_in_slow_clk_domain_reg/C
High Pulse Width  Fast    FDSE/C              n/a            0.275         1.875       1.600      SLICE_X26Y103  pl_top_m1/interrupt_m1/image_finish_inter_in_slow_clk_domain_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.275         1.875       1.600      SLICE_X8Y122   pl_top_m1/interrupt_m1/image_finish_inter_reg/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_PLL
  To Clock:  clk_out2_PLL

Setup :         4476  Failing Endpoints,  Worst Slack       -0.579ns,  Total Violation     -857.890ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.010ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.958ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.579ns  (required time - arrival time)
  Source:                 pl_top_m1/deal_PostImage_m1/norm_and_activation[5].batch_norm_m/biasadder/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/CHAIN_GEN[15].CARRYS_DEL.NEED_DEL.CARRYS_FD/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_PLL  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            pl_top_m1/deal_PostImage_m1/norm_and_activation[5].batch_norm_m/biasadder/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/DSP_OUTPUT_INST/ALU_OUT[19]
                            (rising edge-triggered cell DSP_OUTPUT clocked by clk_out2_PLL  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             clk_out2_PLL
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.000ns  (clk_out2_PLL rise@3.000ns - clk_out2_PLL rise@0.000ns)
  Data Path Delay:        3.374ns  (logic 2.341ns (69.384%)  route 1.033ns (30.616%))
  Logic Levels:           8  (DSP_A_B_DATA=1 DSP_ALU=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_PREADD=1 DSP_PREADD_DATA=2 LUT3=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.761ns = ( 4.761 - 3.000 ) 
    Source Clock Delay      (SCD):    1.589ns
    Clock Pessimism Removal (CPR):    -0.200ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.080ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.999ns (routing 0.996ns, distribution 1.003ns)
  Clock Net Delay (Destination): 1.833ns (routing 0.907ns, distribution 0.926ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_PLL rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y48        BUFG_PS                      0.000     0.000 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1710, routed)        1.617     1.617    pl_top_m1/PLL_m1/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -2.305    -0.688 r  pl_top_m1/PLL_m1/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.250    -0.438    pl_top_m1/PLL_m1/inst/clk_out2_PLL
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -0.410 r  pl_top_m1/PLL_m1/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=56210, routed)       1.999     1.589    pl_top_m1/deal_PostImage_m1/norm_and_activation[5].batch_norm_m/biasadder/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/aclk
    SLICE_X8Y73          FDRE                                         r  pl_top_m1/deal_PostImage_m1/norm_and_activation[5].batch_norm_m/biasadder/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/CHAIN_GEN[15].CARRYS_DEL.NEED_DEL.CARRYS_FD/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y73          FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.079     1.668 r  pl_top_m1/deal_PostImage_m1/norm_and_activation[5].batch_norm_m/biasadder/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/CHAIN_GEN[15].CARRYS_DEL.NEED_DEL.CARRYS_FD/Q
                         net (fo=54, routed)          0.592     2.260    pl_top_m1/deal_PostImage_m1/norm_and_activation[5].batch_norm_m/biasadder/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/A_IP_DELAY/i_pipe/CARRY_OUT
    SLICE_X16Y75         LUT3 (Prop_E5LUT_SLICEM_I1_O)
                                                      0.164     2.424 r  pl_top_m1/deal_PostImage_m1/norm_and_activation[5].batch_norm_m/biasadder/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/A_IP_DELAY/i_pipe/DSP_i_22/O
                         net (fo=2, routed)           0.441     2.865    pl_top_m1/deal_PostImage_m1/norm_and_activation[5].batch_norm_m/biasadder/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/A[18]
    DSP48E2_X1Y30        DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_A[18]_A2_DATA[18])
                                                      0.192     3.057 f  pl_top_m1/deal_PostImage_m1/norm_and_activation[5].batch_norm_m/biasadder/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/DSP_A_B_DATA_INST/A2_DATA[18]
                         net (fo=1, routed)           0.000     3.057    pl_top_m1/deal_PostImage_m1/norm_and_activation[5].batch_norm_m/biasadder/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/DSP_A_B_DATA.A2_DATA<18>
    DSP48E2_X1Y30        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_A2_DATA[18]_PREADD_AB[18])
                                                      0.124     3.181 r  pl_top_m1/deal_PostImage_m1/norm_and_activation[5].batch_norm_m/biasadder/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/DSP_PREADD_DATA_INST/PREADD_AB[18]
                         net (fo=1, routed)           0.000     3.181    pl_top_m1/deal_PostImage_m1/norm_and_activation[5].batch_norm_m/biasadder/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/DSP_PREADD_DATA.PREADD_AB<18>
    DSP48E2_X1Y30        DSP_PREADD (Prop_DSP_PREADD_DSP48E2_PREADD_AB[18]_AD[18])
                                                      0.488     3.669 f  pl_top_m1/deal_PostImage_m1/norm_and_activation[5].batch_norm_m/biasadder/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/DSP_PREADD_INST/AD[18]
                         net (fo=1, routed)           0.000     3.669    pl_top_m1/deal_PostImage_m1/norm_and_activation[5].batch_norm_m/biasadder/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/DSP_PREADD.AD<18>
    DSP48E2_X1Y30        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_AD[18]_AD_DATA[18])
                                                      0.050     3.719 r  pl_top_m1/deal_PostImage_m1/norm_and_activation[5].batch_norm_m/biasadder/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/DSP_PREADD_DATA_INST/AD_DATA[18]
                         net (fo=1, routed)           0.000     3.719    pl_top_m1/deal_PostImage_m1/norm_and_activation[5].batch_norm_m/biasadder/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/DSP_PREADD_DATA.AD_DATA<18>
    DSP48E2_X1Y30        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_AD_DATA[18]_U[19])
                                                      0.612     4.331 f  pl_top_m1/deal_PostImage_m1/norm_and_activation[5].batch_norm_m/biasadder/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/DSP_MULTIPLIER_INST/U[19]
                         net (fo=1, routed)           0.000     4.331    pl_top_m1/deal_PostImage_m1/norm_and_activation[5].batch_norm_m/biasadder/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/DSP_MULTIPLIER.U<19>
    DSP48E2_X1Y30        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[19]_U_DATA[19])
                                                      0.047     4.378 r  pl_top_m1/deal_PostImage_m1/norm_and_activation[5].batch_norm_m/biasadder/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/DSP_M_DATA_INST/U_DATA[19]
                         net (fo=1, routed)           0.000     4.378    pl_top_m1/deal_PostImage_m1/norm_and_activation[5].batch_norm_m/biasadder/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/DSP_M_DATA.U_DATA<19>
    DSP48E2_X1Y30        DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[19]_ALU_OUT[19])
                                                      0.585     4.963 r  pl_top_m1/deal_PostImage_m1/norm_and_activation[5].batch_norm_m/biasadder/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/DSP_ALU_INST/ALU_OUT[19]
                         net (fo=1, routed)           0.000     4.963    pl_top_m1/deal_PostImage_m1/norm_and_activation[5].batch_norm_m/biasadder/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/DSP_ALU.ALU_OUT<19>
    DSP48E2_X1Y30        DSP_OUTPUT                                   r  pl_top_m1/deal_PostImage_m1/norm_and_activation[5].batch_norm_m/biasadder/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/DSP_OUTPUT_INST/ALU_OUT[19]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_PLL rise edge)
                                                      3.000     3.000 r  
    BUFG_PS_X0Y48        BUFG_PS                      0.000     3.000 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1710, routed)        1.445     4.445    pl_top_m1/PLL_m1/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -1.760     2.685 r  pl_top_m1/PLL_m1/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.219     2.904    pl_top_m1/PLL_m1/inst/clk_out2_PLL
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.928 r  pl_top_m1/PLL_m1/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=56210, routed)       1.833     4.761    pl_top_m1/deal_PostImage_m1/norm_and_activation[5].batch_norm_m/biasadder/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/CLK
    DSP48E2_X1Y30        DSP_OUTPUT                                   r  pl_top_m1/deal_PostImage_m1/norm_and_activation[5].batch_norm_m/biasadder/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/DSP_OUTPUT_INST/CLK
                         clock pessimism             -0.200     4.561    
                         clock uncertainty           -0.053     4.508    
    DSP48E2_X1Y30        DSP_OUTPUT (Setup_DSP_OUTPUT_DSP48E2_CLK_ALU_OUT[19])
                                                     -0.124     4.384    pl_top_m1/deal_PostImage_m1/norm_and_activation[5].batch_norm_m/biasadder/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/DSP_OUTPUT_INST
  -------------------------------------------------------------------
                         required time                          4.384    
                         arrival time                          -4.963    
  -------------------------------------------------------------------
                         slack                                 -0.579    

Slack (VIOLATED) :        -0.579ns  (required time - arrival time)
  Source:                 pl_top_m1/deal_PostImage_m1/norm_and_activation[5].batch_norm_m/biasadder/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/CHAIN_GEN[15].CARRYS_DEL.NEED_DEL.CARRYS_FD/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_PLL  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            pl_top_m1/deal_PostImage_m1/norm_and_activation[5].batch_norm_m/biasadder/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/DSP_OUTPUT_INST/ALU_OUT[20]
                            (rising edge-triggered cell DSP_OUTPUT clocked by clk_out2_PLL  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             clk_out2_PLL
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.000ns  (clk_out2_PLL rise@3.000ns - clk_out2_PLL rise@0.000ns)
  Data Path Delay:        3.374ns  (logic 2.341ns (69.384%)  route 1.033ns (30.616%))
  Logic Levels:           8  (DSP_A_B_DATA=1 DSP_ALU=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_PREADD=1 DSP_PREADD_DATA=2 LUT3=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.761ns = ( 4.761 - 3.000 ) 
    Source Clock Delay      (SCD):    1.589ns
    Clock Pessimism Removal (CPR):    -0.200ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.080ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.999ns (routing 0.996ns, distribution 1.003ns)
  Clock Net Delay (Destination): 1.833ns (routing 0.907ns, distribution 0.926ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_PLL rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y48        BUFG_PS                      0.000     0.000 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1710, routed)        1.617     1.617    pl_top_m1/PLL_m1/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -2.305    -0.688 r  pl_top_m1/PLL_m1/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.250    -0.438    pl_top_m1/PLL_m1/inst/clk_out2_PLL
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -0.410 r  pl_top_m1/PLL_m1/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=56210, routed)       1.999     1.589    pl_top_m1/deal_PostImage_m1/norm_and_activation[5].batch_norm_m/biasadder/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/aclk
    SLICE_X8Y73          FDRE                                         r  pl_top_m1/deal_PostImage_m1/norm_and_activation[5].batch_norm_m/biasadder/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/CHAIN_GEN[15].CARRYS_DEL.NEED_DEL.CARRYS_FD/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y73          FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.079     1.668 r  pl_top_m1/deal_PostImage_m1/norm_and_activation[5].batch_norm_m/biasadder/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/CHAIN_GEN[15].CARRYS_DEL.NEED_DEL.CARRYS_FD/Q
                         net (fo=54, routed)          0.592     2.260    pl_top_m1/deal_PostImage_m1/norm_and_activation[5].batch_norm_m/biasadder/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/A_IP_DELAY/i_pipe/CARRY_OUT
    SLICE_X16Y75         LUT3 (Prop_E5LUT_SLICEM_I1_O)
                                                      0.164     2.424 r  pl_top_m1/deal_PostImage_m1/norm_and_activation[5].batch_norm_m/biasadder/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/A_IP_DELAY/i_pipe/DSP_i_22/O
                         net (fo=2, routed)           0.441     2.865    pl_top_m1/deal_PostImage_m1/norm_and_activation[5].batch_norm_m/biasadder/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/A[18]
    DSP48E2_X1Y30        DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_A[18]_A2_DATA[18])
                                                      0.192     3.057 f  pl_top_m1/deal_PostImage_m1/norm_and_activation[5].batch_norm_m/biasadder/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/DSP_A_B_DATA_INST/A2_DATA[18]
                         net (fo=1, routed)           0.000     3.057    pl_top_m1/deal_PostImage_m1/norm_and_activation[5].batch_norm_m/biasadder/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/DSP_A_B_DATA.A2_DATA<18>
    DSP48E2_X1Y30        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_A2_DATA[18]_PREADD_AB[18])
                                                      0.124     3.181 r  pl_top_m1/deal_PostImage_m1/norm_and_activation[5].batch_norm_m/biasadder/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/DSP_PREADD_DATA_INST/PREADD_AB[18]
                         net (fo=1, routed)           0.000     3.181    pl_top_m1/deal_PostImage_m1/norm_and_activation[5].batch_norm_m/biasadder/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/DSP_PREADD_DATA.PREADD_AB<18>
    DSP48E2_X1Y30        DSP_PREADD (Prop_DSP_PREADD_DSP48E2_PREADD_AB[18]_AD[19])
                                                      0.488     3.669 f  pl_top_m1/deal_PostImage_m1/norm_and_activation[5].batch_norm_m/biasadder/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/DSP_PREADD_INST/AD[19]
                         net (fo=1, routed)           0.000     3.669    pl_top_m1/deal_PostImage_m1/norm_and_activation[5].batch_norm_m/biasadder/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/DSP_PREADD.AD<19>
    DSP48E2_X1Y30        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_AD[19]_AD_DATA[19])
                                                      0.050     3.719 r  pl_top_m1/deal_PostImage_m1/norm_and_activation[5].batch_norm_m/biasadder/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/DSP_PREADD_DATA_INST/AD_DATA[19]
                         net (fo=1, routed)           0.000     3.719    pl_top_m1/deal_PostImage_m1/norm_and_activation[5].batch_norm_m/biasadder/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/DSP_PREADD_DATA.AD_DATA<19>
    DSP48E2_X1Y30        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_AD_DATA[19]_U[20])
                                                      0.612     4.331 f  pl_top_m1/deal_PostImage_m1/norm_and_activation[5].batch_norm_m/biasadder/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/DSP_MULTIPLIER_INST/U[20]
                         net (fo=1, routed)           0.000     4.331    pl_top_m1/deal_PostImage_m1/norm_and_activation[5].batch_norm_m/biasadder/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/DSP_MULTIPLIER.U<20>
    DSP48E2_X1Y30        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[20]_U_DATA[20])
                                                      0.047     4.378 r  pl_top_m1/deal_PostImage_m1/norm_and_activation[5].batch_norm_m/biasadder/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/DSP_M_DATA_INST/U_DATA[20]
                         net (fo=1, routed)           0.000     4.378    pl_top_m1/deal_PostImage_m1/norm_and_activation[5].batch_norm_m/biasadder/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/DSP_M_DATA.U_DATA<20>
    DSP48E2_X1Y30        DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[20]_ALU_OUT[20])
                                                      0.585     4.963 r  pl_top_m1/deal_PostImage_m1/norm_and_activation[5].batch_norm_m/biasadder/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/DSP_ALU_INST/ALU_OUT[20]
                         net (fo=1, routed)           0.000     4.963    pl_top_m1/deal_PostImage_m1/norm_and_activation[5].batch_norm_m/biasadder/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/DSP_ALU.ALU_OUT<20>
    DSP48E2_X1Y30        DSP_OUTPUT                                   r  pl_top_m1/deal_PostImage_m1/norm_and_activation[5].batch_norm_m/biasadder/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/DSP_OUTPUT_INST/ALU_OUT[20]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_PLL rise edge)
                                                      3.000     3.000 r  
    BUFG_PS_X0Y48        BUFG_PS                      0.000     3.000 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1710, routed)        1.445     4.445    pl_top_m1/PLL_m1/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -1.760     2.685 r  pl_top_m1/PLL_m1/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.219     2.904    pl_top_m1/PLL_m1/inst/clk_out2_PLL
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.928 r  pl_top_m1/PLL_m1/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=56210, routed)       1.833     4.761    pl_top_m1/deal_PostImage_m1/norm_and_activation[5].batch_norm_m/biasadder/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/CLK
    DSP48E2_X1Y30        DSP_OUTPUT                                   r  pl_top_m1/deal_PostImage_m1/norm_and_activation[5].batch_norm_m/biasadder/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/DSP_OUTPUT_INST/CLK
                         clock pessimism             -0.200     4.561    
                         clock uncertainty           -0.053     4.508    
    DSP48E2_X1Y30        DSP_OUTPUT (Setup_DSP_OUTPUT_DSP48E2_CLK_ALU_OUT[20])
                                                     -0.124     4.384    pl_top_m1/deal_PostImage_m1/norm_and_activation[5].batch_norm_m/biasadder/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/DSP_OUTPUT_INST
  -------------------------------------------------------------------
                         required time                          4.384    
                         arrival time                          -4.963    
  -------------------------------------------------------------------
                         slack                                 -0.579    

Slack (VIOLATED) :        -0.579ns  (required time - arrival time)
  Source:                 pl_top_m1/deal_PostImage_m1/norm_and_activation[5].batch_norm_m/biasadder/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/CHAIN_GEN[15].CARRYS_DEL.NEED_DEL.CARRYS_FD/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_PLL  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            pl_top_m1/deal_PostImage_m1/norm_and_activation[5].batch_norm_m/biasadder/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/DSP_OUTPUT_INST/ALU_OUT[21]
                            (rising edge-triggered cell DSP_OUTPUT clocked by clk_out2_PLL  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             clk_out2_PLL
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.000ns  (clk_out2_PLL rise@3.000ns - clk_out2_PLL rise@0.000ns)
  Data Path Delay:        3.374ns  (logic 2.341ns (69.384%)  route 1.033ns (30.616%))
  Logic Levels:           8  (DSP_A_B_DATA=1 DSP_ALU=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_PREADD=1 DSP_PREADD_DATA=2 LUT3=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.761ns = ( 4.761 - 3.000 ) 
    Source Clock Delay      (SCD):    1.589ns
    Clock Pessimism Removal (CPR):    -0.200ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.080ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.999ns (routing 0.996ns, distribution 1.003ns)
  Clock Net Delay (Destination): 1.833ns (routing 0.907ns, distribution 0.926ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_PLL rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y48        BUFG_PS                      0.000     0.000 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1710, routed)        1.617     1.617    pl_top_m1/PLL_m1/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -2.305    -0.688 r  pl_top_m1/PLL_m1/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.250    -0.438    pl_top_m1/PLL_m1/inst/clk_out2_PLL
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -0.410 r  pl_top_m1/PLL_m1/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=56210, routed)       1.999     1.589    pl_top_m1/deal_PostImage_m1/norm_and_activation[5].batch_norm_m/biasadder/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/aclk
    SLICE_X8Y73          FDRE                                         r  pl_top_m1/deal_PostImage_m1/norm_and_activation[5].batch_norm_m/biasadder/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/CHAIN_GEN[15].CARRYS_DEL.NEED_DEL.CARRYS_FD/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y73          FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.079     1.668 r  pl_top_m1/deal_PostImage_m1/norm_and_activation[5].batch_norm_m/biasadder/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/CHAIN_GEN[15].CARRYS_DEL.NEED_DEL.CARRYS_FD/Q
                         net (fo=54, routed)          0.592     2.260    pl_top_m1/deal_PostImage_m1/norm_and_activation[5].batch_norm_m/biasadder/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/A_IP_DELAY/i_pipe/CARRY_OUT
    SLICE_X16Y75         LUT3 (Prop_E5LUT_SLICEM_I1_O)
                                                      0.164     2.424 r  pl_top_m1/deal_PostImage_m1/norm_and_activation[5].batch_norm_m/biasadder/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/A_IP_DELAY/i_pipe/DSP_i_22/O
                         net (fo=2, routed)           0.441     2.865    pl_top_m1/deal_PostImage_m1/norm_and_activation[5].batch_norm_m/biasadder/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/A[18]
    DSP48E2_X1Y30        DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_A[18]_A2_DATA[18])
                                                      0.192     3.057 f  pl_top_m1/deal_PostImage_m1/norm_and_activation[5].batch_norm_m/biasadder/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/DSP_A_B_DATA_INST/A2_DATA[18]
                         net (fo=1, routed)           0.000     3.057    pl_top_m1/deal_PostImage_m1/norm_and_activation[5].batch_norm_m/biasadder/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/DSP_A_B_DATA.A2_DATA<18>
    DSP48E2_X1Y30        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_A2_DATA[18]_PREADD_AB[18])
                                                      0.124     3.181 r  pl_top_m1/deal_PostImage_m1/norm_and_activation[5].batch_norm_m/biasadder/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/DSP_PREADD_DATA_INST/PREADD_AB[18]
                         net (fo=1, routed)           0.000     3.181    pl_top_m1/deal_PostImage_m1/norm_and_activation[5].batch_norm_m/biasadder/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/DSP_PREADD_DATA.PREADD_AB<18>
    DSP48E2_X1Y30        DSP_PREADD (Prop_DSP_PREADD_DSP48E2_PREADD_AB[18]_AD[20])
                                                      0.488     3.669 f  pl_top_m1/deal_PostImage_m1/norm_and_activation[5].batch_norm_m/biasadder/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/DSP_PREADD_INST/AD[20]
                         net (fo=1, routed)           0.000     3.669    pl_top_m1/deal_PostImage_m1/norm_and_activation[5].batch_norm_m/biasadder/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/DSP_PREADD.AD<20>
    DSP48E2_X1Y30        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_AD[20]_AD_DATA[20])
                                                      0.050     3.719 r  pl_top_m1/deal_PostImage_m1/norm_and_activation[5].batch_norm_m/biasadder/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/DSP_PREADD_DATA_INST/AD_DATA[20]
                         net (fo=1, routed)           0.000     3.719    pl_top_m1/deal_PostImage_m1/norm_and_activation[5].batch_norm_m/biasadder/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/DSP_PREADD_DATA.AD_DATA<20>
    DSP48E2_X1Y30        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_AD_DATA[20]_U[21])
                                                      0.612     4.331 f  pl_top_m1/deal_PostImage_m1/norm_and_activation[5].batch_norm_m/biasadder/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/DSP_MULTIPLIER_INST/U[21]
                         net (fo=1, routed)           0.000     4.331    pl_top_m1/deal_PostImage_m1/norm_and_activation[5].batch_norm_m/biasadder/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/DSP_MULTIPLIER.U<21>
    DSP48E2_X1Y30        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[21]_U_DATA[21])
                                                      0.047     4.378 r  pl_top_m1/deal_PostImage_m1/norm_and_activation[5].batch_norm_m/biasadder/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/DSP_M_DATA_INST/U_DATA[21]
                         net (fo=1, routed)           0.000     4.378    pl_top_m1/deal_PostImage_m1/norm_and_activation[5].batch_norm_m/biasadder/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/DSP_M_DATA.U_DATA<21>
    DSP48E2_X1Y30        DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[21]_ALU_OUT[21])
                                                      0.585     4.963 r  pl_top_m1/deal_PostImage_m1/norm_and_activation[5].batch_norm_m/biasadder/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/DSP_ALU_INST/ALU_OUT[21]
                         net (fo=1, routed)           0.000     4.963    pl_top_m1/deal_PostImage_m1/norm_and_activation[5].batch_norm_m/biasadder/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/DSP_ALU.ALU_OUT<21>
    DSP48E2_X1Y30        DSP_OUTPUT                                   r  pl_top_m1/deal_PostImage_m1/norm_and_activation[5].batch_norm_m/biasadder/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/DSP_OUTPUT_INST/ALU_OUT[21]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_PLL rise edge)
                                                      3.000     3.000 r  
    BUFG_PS_X0Y48        BUFG_PS                      0.000     3.000 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1710, routed)        1.445     4.445    pl_top_m1/PLL_m1/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -1.760     2.685 r  pl_top_m1/PLL_m1/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.219     2.904    pl_top_m1/PLL_m1/inst/clk_out2_PLL
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.928 r  pl_top_m1/PLL_m1/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=56210, routed)       1.833     4.761    pl_top_m1/deal_PostImage_m1/norm_and_activation[5].batch_norm_m/biasadder/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/CLK
    DSP48E2_X1Y30        DSP_OUTPUT                                   r  pl_top_m1/deal_PostImage_m1/norm_and_activation[5].batch_norm_m/biasadder/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/DSP_OUTPUT_INST/CLK
                         clock pessimism             -0.200     4.561    
                         clock uncertainty           -0.053     4.508    
    DSP48E2_X1Y30        DSP_OUTPUT (Setup_DSP_OUTPUT_DSP48E2_CLK_ALU_OUT[21])
                                                     -0.124     4.384    pl_top_m1/deal_PostImage_m1/norm_and_activation[5].batch_norm_m/biasadder/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/DSP_OUTPUT_INST
  -------------------------------------------------------------------
                         required time                          4.384    
                         arrival time                          -4.963    
  -------------------------------------------------------------------
                         slack                                 -0.579    

Slack (VIOLATED) :        -0.579ns  (required time - arrival time)
  Source:                 pl_top_m1/deal_PostImage_m1/norm_and_activation[5].batch_norm_m/biasadder/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/CHAIN_GEN[15].CARRYS_DEL.NEED_DEL.CARRYS_FD/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_PLL  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            pl_top_m1/deal_PostImage_m1/norm_and_activation[5].batch_norm_m/biasadder/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/DSP_OUTPUT_INST/ALU_OUT[22]
                            (rising edge-triggered cell DSP_OUTPUT clocked by clk_out2_PLL  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             clk_out2_PLL
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.000ns  (clk_out2_PLL rise@3.000ns - clk_out2_PLL rise@0.000ns)
  Data Path Delay:        3.374ns  (logic 2.341ns (69.384%)  route 1.033ns (30.616%))
  Logic Levels:           8  (DSP_A_B_DATA=1 DSP_ALU=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_PREADD=1 DSP_PREADD_DATA=2 LUT3=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.761ns = ( 4.761 - 3.000 ) 
    Source Clock Delay      (SCD):    1.589ns
    Clock Pessimism Removal (CPR):    -0.200ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.080ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.999ns (routing 0.996ns, distribution 1.003ns)
  Clock Net Delay (Destination): 1.833ns (routing 0.907ns, distribution 0.926ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_PLL rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y48        BUFG_PS                      0.000     0.000 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1710, routed)        1.617     1.617    pl_top_m1/PLL_m1/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -2.305    -0.688 r  pl_top_m1/PLL_m1/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.250    -0.438    pl_top_m1/PLL_m1/inst/clk_out2_PLL
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -0.410 r  pl_top_m1/PLL_m1/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=56210, routed)       1.999     1.589    pl_top_m1/deal_PostImage_m1/norm_and_activation[5].batch_norm_m/biasadder/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/aclk
    SLICE_X8Y73          FDRE                                         r  pl_top_m1/deal_PostImage_m1/norm_and_activation[5].batch_norm_m/biasadder/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/CHAIN_GEN[15].CARRYS_DEL.NEED_DEL.CARRYS_FD/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y73          FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.079     1.668 r  pl_top_m1/deal_PostImage_m1/norm_and_activation[5].batch_norm_m/biasadder/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/CHAIN_GEN[15].CARRYS_DEL.NEED_DEL.CARRYS_FD/Q
                         net (fo=54, routed)          0.592     2.260    pl_top_m1/deal_PostImage_m1/norm_and_activation[5].batch_norm_m/biasadder/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/A_IP_DELAY/i_pipe/CARRY_OUT
    SLICE_X16Y75         LUT3 (Prop_E5LUT_SLICEM_I1_O)
                                                      0.164     2.424 r  pl_top_m1/deal_PostImage_m1/norm_and_activation[5].batch_norm_m/biasadder/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/A_IP_DELAY/i_pipe/DSP_i_22/O
                         net (fo=2, routed)           0.441     2.865    pl_top_m1/deal_PostImage_m1/norm_and_activation[5].batch_norm_m/biasadder/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/A[18]
    DSP48E2_X1Y30        DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_A[18]_A2_DATA[18])
                                                      0.192     3.057 f  pl_top_m1/deal_PostImage_m1/norm_and_activation[5].batch_norm_m/biasadder/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/DSP_A_B_DATA_INST/A2_DATA[18]
                         net (fo=1, routed)           0.000     3.057    pl_top_m1/deal_PostImage_m1/norm_and_activation[5].batch_norm_m/biasadder/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/DSP_A_B_DATA.A2_DATA<18>
    DSP48E2_X1Y30        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_A2_DATA[18]_PREADD_AB[18])
                                                      0.124     3.181 r  pl_top_m1/deal_PostImage_m1/norm_and_activation[5].batch_norm_m/biasadder/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/DSP_PREADD_DATA_INST/PREADD_AB[18]
                         net (fo=1, routed)           0.000     3.181    pl_top_m1/deal_PostImage_m1/norm_and_activation[5].batch_norm_m/biasadder/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/DSP_PREADD_DATA.PREADD_AB<18>
    DSP48E2_X1Y30        DSP_PREADD (Prop_DSP_PREADD_DSP48E2_PREADD_AB[18]_AD[21])
                                                      0.488     3.669 f  pl_top_m1/deal_PostImage_m1/norm_and_activation[5].batch_norm_m/biasadder/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/DSP_PREADD_INST/AD[21]
                         net (fo=1, routed)           0.000     3.669    pl_top_m1/deal_PostImage_m1/norm_and_activation[5].batch_norm_m/biasadder/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/DSP_PREADD.AD<21>
    DSP48E2_X1Y30        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_AD[21]_AD_DATA[21])
                                                      0.050     3.719 r  pl_top_m1/deal_PostImage_m1/norm_and_activation[5].batch_norm_m/biasadder/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/DSP_PREADD_DATA_INST/AD_DATA[21]
                         net (fo=1, routed)           0.000     3.719    pl_top_m1/deal_PostImage_m1/norm_and_activation[5].batch_norm_m/biasadder/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/DSP_PREADD_DATA.AD_DATA<21>
    DSP48E2_X1Y30        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_AD_DATA[21]_U[22])
                                                      0.612     4.331 f  pl_top_m1/deal_PostImage_m1/norm_and_activation[5].batch_norm_m/biasadder/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/DSP_MULTIPLIER_INST/U[22]
                         net (fo=1, routed)           0.000     4.331    pl_top_m1/deal_PostImage_m1/norm_and_activation[5].batch_norm_m/biasadder/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/DSP_MULTIPLIER.U<22>
    DSP48E2_X1Y30        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[22]_U_DATA[22])
                                                      0.047     4.378 r  pl_top_m1/deal_PostImage_m1/norm_and_activation[5].batch_norm_m/biasadder/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/DSP_M_DATA_INST/U_DATA[22]
                         net (fo=1, routed)           0.000     4.378    pl_top_m1/deal_PostImage_m1/norm_and_activation[5].batch_norm_m/biasadder/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/DSP_M_DATA.U_DATA<22>
    DSP48E2_X1Y30        DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[22]_ALU_OUT[22])
                                                      0.585     4.963 r  pl_top_m1/deal_PostImage_m1/norm_and_activation[5].batch_norm_m/biasadder/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/DSP_ALU_INST/ALU_OUT[22]
                         net (fo=1, routed)           0.000     4.963    pl_top_m1/deal_PostImage_m1/norm_and_activation[5].batch_norm_m/biasadder/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/DSP_ALU.ALU_OUT<22>
    DSP48E2_X1Y30        DSP_OUTPUT                                   r  pl_top_m1/deal_PostImage_m1/norm_and_activation[5].batch_norm_m/biasadder/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/DSP_OUTPUT_INST/ALU_OUT[22]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_PLL rise edge)
                                                      3.000     3.000 r  
    BUFG_PS_X0Y48        BUFG_PS                      0.000     3.000 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1710, routed)        1.445     4.445    pl_top_m1/PLL_m1/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -1.760     2.685 r  pl_top_m1/PLL_m1/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.219     2.904    pl_top_m1/PLL_m1/inst/clk_out2_PLL
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.928 r  pl_top_m1/PLL_m1/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=56210, routed)       1.833     4.761    pl_top_m1/deal_PostImage_m1/norm_and_activation[5].batch_norm_m/biasadder/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/CLK
    DSP48E2_X1Y30        DSP_OUTPUT                                   r  pl_top_m1/deal_PostImage_m1/norm_and_activation[5].batch_norm_m/biasadder/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/DSP_OUTPUT_INST/CLK
                         clock pessimism             -0.200     4.561    
                         clock uncertainty           -0.053     4.508    
    DSP48E2_X1Y30        DSP_OUTPUT (Setup_DSP_OUTPUT_DSP48E2_CLK_ALU_OUT[22])
                                                     -0.124     4.384    pl_top_m1/deal_PostImage_m1/norm_and_activation[5].batch_norm_m/biasadder/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/DSP_OUTPUT_INST
  -------------------------------------------------------------------
                         required time                          4.384    
                         arrival time                          -4.963    
  -------------------------------------------------------------------
                         slack                                 -0.579    

Slack (VIOLATED) :        -0.579ns  (required time - arrival time)
  Source:                 pl_top_m1/deal_PostImage_m1/norm_and_activation[5].batch_norm_m/biasadder/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/CHAIN_GEN[15].CARRYS_DEL.NEED_DEL.CARRYS_FD/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_PLL  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            pl_top_m1/deal_PostImage_m1/norm_and_activation[5].batch_norm_m/biasadder/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/DSP_OUTPUT_INST/ALU_OUT[23]
                            (rising edge-triggered cell DSP_OUTPUT clocked by clk_out2_PLL  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             clk_out2_PLL
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.000ns  (clk_out2_PLL rise@3.000ns - clk_out2_PLL rise@0.000ns)
  Data Path Delay:        3.374ns  (logic 2.341ns (69.384%)  route 1.033ns (30.616%))
  Logic Levels:           8  (DSP_A_B_DATA=1 DSP_ALU=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_PREADD=1 DSP_PREADD_DATA=2 LUT3=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.761ns = ( 4.761 - 3.000 ) 
    Source Clock Delay      (SCD):    1.589ns
    Clock Pessimism Removal (CPR):    -0.200ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.080ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.999ns (routing 0.996ns, distribution 1.003ns)
  Clock Net Delay (Destination): 1.833ns (routing 0.907ns, distribution 0.926ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_PLL rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y48        BUFG_PS                      0.000     0.000 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1710, routed)        1.617     1.617    pl_top_m1/PLL_m1/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -2.305    -0.688 r  pl_top_m1/PLL_m1/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.250    -0.438    pl_top_m1/PLL_m1/inst/clk_out2_PLL
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -0.410 r  pl_top_m1/PLL_m1/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=56210, routed)       1.999     1.589    pl_top_m1/deal_PostImage_m1/norm_and_activation[5].batch_norm_m/biasadder/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/aclk
    SLICE_X8Y73          FDRE                                         r  pl_top_m1/deal_PostImage_m1/norm_and_activation[5].batch_norm_m/biasadder/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/CHAIN_GEN[15].CARRYS_DEL.NEED_DEL.CARRYS_FD/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y73          FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.079     1.668 r  pl_top_m1/deal_PostImage_m1/norm_and_activation[5].batch_norm_m/biasadder/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/CHAIN_GEN[15].CARRYS_DEL.NEED_DEL.CARRYS_FD/Q
                         net (fo=54, routed)          0.592     2.260    pl_top_m1/deal_PostImage_m1/norm_and_activation[5].batch_norm_m/biasadder/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/A_IP_DELAY/i_pipe/CARRY_OUT
    SLICE_X16Y75         LUT3 (Prop_E5LUT_SLICEM_I1_O)
                                                      0.164     2.424 r  pl_top_m1/deal_PostImage_m1/norm_and_activation[5].batch_norm_m/biasadder/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/A_IP_DELAY/i_pipe/DSP_i_22/O
                         net (fo=2, routed)           0.441     2.865    pl_top_m1/deal_PostImage_m1/norm_and_activation[5].batch_norm_m/biasadder/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/A[18]
    DSP48E2_X1Y30        DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_A[18]_A2_DATA[18])
                                                      0.192     3.057 f  pl_top_m1/deal_PostImage_m1/norm_and_activation[5].batch_norm_m/biasadder/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/DSP_A_B_DATA_INST/A2_DATA[18]
                         net (fo=1, routed)           0.000     3.057    pl_top_m1/deal_PostImage_m1/norm_and_activation[5].batch_norm_m/biasadder/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/DSP_A_B_DATA.A2_DATA<18>
    DSP48E2_X1Y30        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_A2_DATA[18]_PREADD_AB[18])
                                                      0.124     3.181 r  pl_top_m1/deal_PostImage_m1/norm_and_activation[5].batch_norm_m/biasadder/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/DSP_PREADD_DATA_INST/PREADD_AB[18]
                         net (fo=1, routed)           0.000     3.181    pl_top_m1/deal_PostImage_m1/norm_and_activation[5].batch_norm_m/biasadder/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/DSP_PREADD_DATA.PREADD_AB<18>
    DSP48E2_X1Y30        DSP_PREADD (Prop_DSP_PREADD_DSP48E2_PREADD_AB[18]_AD[22])
                                                      0.488     3.669 f  pl_top_m1/deal_PostImage_m1/norm_and_activation[5].batch_norm_m/biasadder/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/DSP_PREADD_INST/AD[22]
                         net (fo=1, routed)           0.000     3.669    pl_top_m1/deal_PostImage_m1/norm_and_activation[5].batch_norm_m/biasadder/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/DSP_PREADD.AD<22>
    DSP48E2_X1Y30        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_AD[22]_AD_DATA[22])
                                                      0.050     3.719 r  pl_top_m1/deal_PostImage_m1/norm_and_activation[5].batch_norm_m/biasadder/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/DSP_PREADD_DATA_INST/AD_DATA[22]
                         net (fo=1, routed)           0.000     3.719    pl_top_m1/deal_PostImage_m1/norm_and_activation[5].batch_norm_m/biasadder/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/DSP_PREADD_DATA.AD_DATA<22>
    DSP48E2_X1Y30        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_AD_DATA[22]_U[23])
                                                      0.612     4.331 f  pl_top_m1/deal_PostImage_m1/norm_and_activation[5].batch_norm_m/biasadder/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/DSP_MULTIPLIER_INST/U[23]
                         net (fo=1, routed)           0.000     4.331    pl_top_m1/deal_PostImage_m1/norm_and_activation[5].batch_norm_m/biasadder/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/DSP_MULTIPLIER.U<23>
    DSP48E2_X1Y30        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[23]_U_DATA[23])
                                                      0.047     4.378 r  pl_top_m1/deal_PostImage_m1/norm_and_activation[5].batch_norm_m/biasadder/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/DSP_M_DATA_INST/U_DATA[23]
                         net (fo=1, routed)           0.000     4.378    pl_top_m1/deal_PostImage_m1/norm_and_activation[5].batch_norm_m/biasadder/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/DSP_M_DATA.U_DATA<23>
    DSP48E2_X1Y30        DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[23]_ALU_OUT[23])
                                                      0.585     4.963 r  pl_top_m1/deal_PostImage_m1/norm_and_activation[5].batch_norm_m/biasadder/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/DSP_ALU_INST/ALU_OUT[23]
                         net (fo=1, routed)           0.000     4.963    pl_top_m1/deal_PostImage_m1/norm_and_activation[5].batch_norm_m/biasadder/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/DSP_ALU.ALU_OUT<23>
    DSP48E2_X1Y30        DSP_OUTPUT                                   r  pl_top_m1/deal_PostImage_m1/norm_and_activation[5].batch_norm_m/biasadder/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/DSP_OUTPUT_INST/ALU_OUT[23]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_PLL rise edge)
                                                      3.000     3.000 r  
    BUFG_PS_X0Y48        BUFG_PS                      0.000     3.000 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1710, routed)        1.445     4.445    pl_top_m1/PLL_m1/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -1.760     2.685 r  pl_top_m1/PLL_m1/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.219     2.904    pl_top_m1/PLL_m1/inst/clk_out2_PLL
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.928 r  pl_top_m1/PLL_m1/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=56210, routed)       1.833     4.761    pl_top_m1/deal_PostImage_m1/norm_and_activation[5].batch_norm_m/biasadder/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/CLK
    DSP48E2_X1Y30        DSP_OUTPUT                                   r  pl_top_m1/deal_PostImage_m1/norm_and_activation[5].batch_norm_m/biasadder/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/DSP_OUTPUT_INST/CLK
                         clock pessimism             -0.200     4.561    
                         clock uncertainty           -0.053     4.508    
    DSP48E2_X1Y30        DSP_OUTPUT (Setup_DSP_OUTPUT_DSP48E2_CLK_ALU_OUT[23])
                                                     -0.124     4.384    pl_top_m1/deal_PostImage_m1/norm_and_activation[5].batch_norm_m/biasadder/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/DSP_OUTPUT_INST
  -------------------------------------------------------------------
                         required time                          4.384    
                         arrival time                          -4.963    
  -------------------------------------------------------------------
                         slack                                 -0.579    

Slack (VIOLATED) :        -0.579ns  (required time - arrival time)
  Source:                 pl_top_m1/deal_PostImage_m1/norm_and_activation[5].batch_norm_m/biasadder/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/CHAIN_GEN[15].CARRYS_DEL.NEED_DEL.CARRYS_FD/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_PLL  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            pl_top_m1/deal_PostImage_m1/norm_and_activation[5].batch_norm_m/biasadder/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/DSP_OUTPUT_INST/ALU_OUT[24]
                            (rising edge-triggered cell DSP_OUTPUT clocked by clk_out2_PLL  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             clk_out2_PLL
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.000ns  (clk_out2_PLL rise@3.000ns - clk_out2_PLL rise@0.000ns)
  Data Path Delay:        3.374ns  (logic 2.341ns (69.384%)  route 1.033ns (30.616%))
  Logic Levels:           8  (DSP_A_B_DATA=1 DSP_ALU=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_PREADD=1 DSP_PREADD_DATA=2 LUT3=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.761ns = ( 4.761 - 3.000 ) 
    Source Clock Delay      (SCD):    1.589ns
    Clock Pessimism Removal (CPR):    -0.200ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.080ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.999ns (routing 0.996ns, distribution 1.003ns)
  Clock Net Delay (Destination): 1.833ns (routing 0.907ns, distribution 0.926ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_PLL rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y48        BUFG_PS                      0.000     0.000 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1710, routed)        1.617     1.617    pl_top_m1/PLL_m1/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -2.305    -0.688 r  pl_top_m1/PLL_m1/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.250    -0.438    pl_top_m1/PLL_m1/inst/clk_out2_PLL
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -0.410 r  pl_top_m1/PLL_m1/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=56210, routed)       1.999     1.589    pl_top_m1/deal_PostImage_m1/norm_and_activation[5].batch_norm_m/biasadder/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/aclk
    SLICE_X8Y73          FDRE                                         r  pl_top_m1/deal_PostImage_m1/norm_and_activation[5].batch_norm_m/biasadder/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/CHAIN_GEN[15].CARRYS_DEL.NEED_DEL.CARRYS_FD/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y73          FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.079     1.668 r  pl_top_m1/deal_PostImage_m1/norm_and_activation[5].batch_norm_m/biasadder/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/CHAIN_GEN[15].CARRYS_DEL.NEED_DEL.CARRYS_FD/Q
                         net (fo=54, routed)          0.592     2.260    pl_top_m1/deal_PostImage_m1/norm_and_activation[5].batch_norm_m/biasadder/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/A_IP_DELAY/i_pipe/CARRY_OUT
    SLICE_X16Y75         LUT3 (Prop_E5LUT_SLICEM_I1_O)
                                                      0.164     2.424 r  pl_top_m1/deal_PostImage_m1/norm_and_activation[5].batch_norm_m/biasadder/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/A_IP_DELAY/i_pipe/DSP_i_22/O
                         net (fo=2, routed)           0.441     2.865    pl_top_m1/deal_PostImage_m1/norm_and_activation[5].batch_norm_m/biasadder/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/A[18]
    DSP48E2_X1Y30        DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_A[18]_A2_DATA[18])
                                                      0.192     3.057 f  pl_top_m1/deal_PostImage_m1/norm_and_activation[5].batch_norm_m/biasadder/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/DSP_A_B_DATA_INST/A2_DATA[18]
                         net (fo=1, routed)           0.000     3.057    pl_top_m1/deal_PostImage_m1/norm_and_activation[5].batch_norm_m/biasadder/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/DSP_A_B_DATA.A2_DATA<18>
    DSP48E2_X1Y30        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_A2_DATA[18]_PREADD_AB[18])
                                                      0.124     3.181 r  pl_top_m1/deal_PostImage_m1/norm_and_activation[5].batch_norm_m/biasadder/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/DSP_PREADD_DATA_INST/PREADD_AB[18]
                         net (fo=1, routed)           0.000     3.181    pl_top_m1/deal_PostImage_m1/norm_and_activation[5].batch_norm_m/biasadder/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/DSP_PREADD_DATA.PREADD_AB<18>
    DSP48E2_X1Y30        DSP_PREADD (Prop_DSP_PREADD_DSP48E2_PREADD_AB[18]_AD[23])
                                                      0.488     3.669 f  pl_top_m1/deal_PostImage_m1/norm_and_activation[5].batch_norm_m/biasadder/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/DSP_PREADD_INST/AD[23]
                         net (fo=1, routed)           0.000     3.669    pl_top_m1/deal_PostImage_m1/norm_and_activation[5].batch_norm_m/biasadder/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/DSP_PREADD.AD<23>
    DSP48E2_X1Y30        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_AD[23]_AD_DATA[23])
                                                      0.050     3.719 r  pl_top_m1/deal_PostImage_m1/norm_and_activation[5].batch_norm_m/biasadder/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/DSP_PREADD_DATA_INST/AD_DATA[23]
                         net (fo=1, routed)           0.000     3.719    pl_top_m1/deal_PostImage_m1/norm_and_activation[5].batch_norm_m/biasadder/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/DSP_PREADD_DATA.AD_DATA<23>
    DSP48E2_X1Y30        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_AD_DATA[23]_U[24])
                                                      0.612     4.331 f  pl_top_m1/deal_PostImage_m1/norm_and_activation[5].batch_norm_m/biasadder/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/DSP_MULTIPLIER_INST/U[24]
                         net (fo=1, routed)           0.000     4.331    pl_top_m1/deal_PostImage_m1/norm_and_activation[5].batch_norm_m/biasadder/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/DSP_MULTIPLIER.U<24>
    DSP48E2_X1Y30        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[24]_U_DATA[24])
                                                      0.047     4.378 r  pl_top_m1/deal_PostImage_m1/norm_and_activation[5].batch_norm_m/biasadder/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/DSP_M_DATA_INST/U_DATA[24]
                         net (fo=1, routed)           0.000     4.378    pl_top_m1/deal_PostImage_m1/norm_and_activation[5].batch_norm_m/biasadder/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/DSP_M_DATA.U_DATA<24>
    DSP48E2_X1Y30        DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[24]_ALU_OUT[24])
                                                      0.585     4.963 r  pl_top_m1/deal_PostImage_m1/norm_and_activation[5].batch_norm_m/biasadder/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/DSP_ALU_INST/ALU_OUT[24]
                         net (fo=1, routed)           0.000     4.963    pl_top_m1/deal_PostImage_m1/norm_and_activation[5].batch_norm_m/biasadder/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/DSP_ALU.ALU_OUT<24>
    DSP48E2_X1Y30        DSP_OUTPUT                                   r  pl_top_m1/deal_PostImage_m1/norm_and_activation[5].batch_norm_m/biasadder/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/DSP_OUTPUT_INST/ALU_OUT[24]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_PLL rise edge)
                                                      3.000     3.000 r  
    BUFG_PS_X0Y48        BUFG_PS                      0.000     3.000 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1710, routed)        1.445     4.445    pl_top_m1/PLL_m1/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -1.760     2.685 r  pl_top_m1/PLL_m1/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.219     2.904    pl_top_m1/PLL_m1/inst/clk_out2_PLL
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.928 r  pl_top_m1/PLL_m1/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=56210, routed)       1.833     4.761    pl_top_m1/deal_PostImage_m1/norm_and_activation[5].batch_norm_m/biasadder/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/CLK
    DSP48E2_X1Y30        DSP_OUTPUT                                   r  pl_top_m1/deal_PostImage_m1/norm_and_activation[5].batch_norm_m/biasadder/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/DSP_OUTPUT_INST/CLK
                         clock pessimism             -0.200     4.561    
                         clock uncertainty           -0.053     4.508    
    DSP48E2_X1Y30        DSP_OUTPUT (Setup_DSP_OUTPUT_DSP48E2_CLK_ALU_OUT[24])
                                                     -0.124     4.384    pl_top_m1/deal_PostImage_m1/norm_and_activation[5].batch_norm_m/biasadder/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/DSP_OUTPUT_INST
  -------------------------------------------------------------------
                         required time                          4.384    
                         arrival time                          -4.963    
  -------------------------------------------------------------------
                         slack                                 -0.579    

Slack (VIOLATED) :        -0.579ns  (required time - arrival time)
  Source:                 pl_top_m1/deal_PostImage_m1/norm_and_activation[5].batch_norm_m/biasadder/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/CHAIN_GEN[15].CARRYS_DEL.NEED_DEL.CARRYS_FD/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_PLL  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            pl_top_m1/deal_PostImage_m1/norm_and_activation[5].batch_norm_m/biasadder/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/DSP_OUTPUT_INST/ALU_OUT[25]
                            (rising edge-triggered cell DSP_OUTPUT clocked by clk_out2_PLL  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             clk_out2_PLL
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.000ns  (clk_out2_PLL rise@3.000ns - clk_out2_PLL rise@0.000ns)
  Data Path Delay:        3.374ns  (logic 2.341ns (69.384%)  route 1.033ns (30.616%))
  Logic Levels:           8  (DSP_A_B_DATA=1 DSP_ALU=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_PREADD=1 DSP_PREADD_DATA=2 LUT3=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.761ns = ( 4.761 - 3.000 ) 
    Source Clock Delay      (SCD):    1.589ns
    Clock Pessimism Removal (CPR):    -0.200ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.080ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.999ns (routing 0.996ns, distribution 1.003ns)
  Clock Net Delay (Destination): 1.833ns (routing 0.907ns, distribution 0.926ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_PLL rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y48        BUFG_PS                      0.000     0.000 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1710, routed)        1.617     1.617    pl_top_m1/PLL_m1/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -2.305    -0.688 r  pl_top_m1/PLL_m1/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.250    -0.438    pl_top_m1/PLL_m1/inst/clk_out2_PLL
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -0.410 r  pl_top_m1/PLL_m1/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=56210, routed)       1.999     1.589    pl_top_m1/deal_PostImage_m1/norm_and_activation[5].batch_norm_m/biasadder/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/aclk
    SLICE_X8Y73          FDRE                                         r  pl_top_m1/deal_PostImage_m1/norm_and_activation[5].batch_norm_m/biasadder/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/CHAIN_GEN[15].CARRYS_DEL.NEED_DEL.CARRYS_FD/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y73          FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.079     1.668 r  pl_top_m1/deal_PostImage_m1/norm_and_activation[5].batch_norm_m/biasadder/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/CHAIN_GEN[15].CARRYS_DEL.NEED_DEL.CARRYS_FD/Q
                         net (fo=54, routed)          0.592     2.260    pl_top_m1/deal_PostImage_m1/norm_and_activation[5].batch_norm_m/biasadder/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/A_IP_DELAY/i_pipe/CARRY_OUT
    SLICE_X16Y75         LUT3 (Prop_E5LUT_SLICEM_I1_O)
                                                      0.164     2.424 r  pl_top_m1/deal_PostImage_m1/norm_and_activation[5].batch_norm_m/biasadder/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/A_IP_DELAY/i_pipe/DSP_i_22/O
                         net (fo=2, routed)           0.441     2.865    pl_top_m1/deal_PostImage_m1/norm_and_activation[5].batch_norm_m/biasadder/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/A[18]
    DSP48E2_X1Y30        DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_A[18]_A2_DATA[18])
                                                      0.192     3.057 f  pl_top_m1/deal_PostImage_m1/norm_and_activation[5].batch_norm_m/biasadder/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/DSP_A_B_DATA_INST/A2_DATA[18]
                         net (fo=1, routed)           0.000     3.057    pl_top_m1/deal_PostImage_m1/norm_and_activation[5].batch_norm_m/biasadder/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/DSP_A_B_DATA.A2_DATA<18>
    DSP48E2_X1Y30        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_A2_DATA[18]_PREADD_AB[18])
                                                      0.124     3.181 r  pl_top_m1/deal_PostImage_m1/norm_and_activation[5].batch_norm_m/biasadder/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/DSP_PREADD_DATA_INST/PREADD_AB[18]
                         net (fo=1, routed)           0.000     3.181    pl_top_m1/deal_PostImage_m1/norm_and_activation[5].batch_norm_m/biasadder/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/DSP_PREADD_DATA.PREADD_AB<18>
    DSP48E2_X1Y30        DSP_PREADD (Prop_DSP_PREADD_DSP48E2_PREADD_AB[18]_AD[24])
                                                      0.488     3.669 f  pl_top_m1/deal_PostImage_m1/norm_and_activation[5].batch_norm_m/biasadder/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/DSP_PREADD_INST/AD[24]
                         net (fo=1, routed)           0.000     3.669    pl_top_m1/deal_PostImage_m1/norm_and_activation[5].batch_norm_m/biasadder/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/DSP_PREADD.AD<24>
    DSP48E2_X1Y30        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_AD[24]_AD_DATA[24])
                                                      0.050     3.719 r  pl_top_m1/deal_PostImage_m1/norm_and_activation[5].batch_norm_m/biasadder/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/DSP_PREADD_DATA_INST/AD_DATA[24]
                         net (fo=1, routed)           0.000     3.719    pl_top_m1/deal_PostImage_m1/norm_and_activation[5].batch_norm_m/biasadder/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/DSP_PREADD_DATA.AD_DATA<24>
    DSP48E2_X1Y30        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_AD_DATA[24]_U[25])
                                                      0.612     4.331 f  pl_top_m1/deal_PostImage_m1/norm_and_activation[5].batch_norm_m/biasadder/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/DSP_MULTIPLIER_INST/U[25]
                         net (fo=1, routed)           0.000     4.331    pl_top_m1/deal_PostImage_m1/norm_and_activation[5].batch_norm_m/biasadder/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/DSP_MULTIPLIER.U<25>
    DSP48E2_X1Y30        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[25]_U_DATA[25])
                                                      0.047     4.378 r  pl_top_m1/deal_PostImage_m1/norm_and_activation[5].batch_norm_m/biasadder/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/DSP_M_DATA_INST/U_DATA[25]
                         net (fo=1, routed)           0.000     4.378    pl_top_m1/deal_PostImage_m1/norm_and_activation[5].batch_norm_m/biasadder/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/DSP_M_DATA.U_DATA<25>
    DSP48E2_X1Y30        DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[25]_ALU_OUT[25])
                                                      0.585     4.963 r  pl_top_m1/deal_PostImage_m1/norm_and_activation[5].batch_norm_m/biasadder/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/DSP_ALU_INST/ALU_OUT[25]
                         net (fo=1, routed)           0.000     4.963    pl_top_m1/deal_PostImage_m1/norm_and_activation[5].batch_norm_m/biasadder/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/DSP_ALU.ALU_OUT<25>
    DSP48E2_X1Y30        DSP_OUTPUT                                   r  pl_top_m1/deal_PostImage_m1/norm_and_activation[5].batch_norm_m/biasadder/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/DSP_OUTPUT_INST/ALU_OUT[25]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_PLL rise edge)
                                                      3.000     3.000 r  
    BUFG_PS_X0Y48        BUFG_PS                      0.000     3.000 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1710, routed)        1.445     4.445    pl_top_m1/PLL_m1/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -1.760     2.685 r  pl_top_m1/PLL_m1/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.219     2.904    pl_top_m1/PLL_m1/inst/clk_out2_PLL
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.928 r  pl_top_m1/PLL_m1/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=56210, routed)       1.833     4.761    pl_top_m1/deal_PostImage_m1/norm_and_activation[5].batch_norm_m/biasadder/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/CLK
    DSP48E2_X1Y30        DSP_OUTPUT                                   r  pl_top_m1/deal_PostImage_m1/norm_and_activation[5].batch_norm_m/biasadder/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/DSP_OUTPUT_INST/CLK
                         clock pessimism             -0.200     4.561    
                         clock uncertainty           -0.053     4.508    
    DSP48E2_X1Y30        DSP_OUTPUT (Setup_DSP_OUTPUT_DSP48E2_CLK_ALU_OUT[25])
                                                     -0.124     4.384    pl_top_m1/deal_PostImage_m1/norm_and_activation[5].batch_norm_m/biasadder/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/DSP_OUTPUT_INST
  -------------------------------------------------------------------
                         required time                          4.384    
                         arrival time                          -4.963    
  -------------------------------------------------------------------
                         slack                                 -0.579    

Slack (VIOLATED) :        -0.579ns  (required time - arrival time)
  Source:                 pl_top_m1/deal_PostImage_m1/norm_and_activation[5].batch_norm_m/biasadder/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/CHAIN_GEN[15].CARRYS_DEL.NEED_DEL.CARRYS_FD/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_PLL  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            pl_top_m1/deal_PostImage_m1/norm_and_activation[5].batch_norm_m/biasadder/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/DSP_OUTPUT_INST/ALU_OUT[26]
                            (rising edge-triggered cell DSP_OUTPUT clocked by clk_out2_PLL  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             clk_out2_PLL
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.000ns  (clk_out2_PLL rise@3.000ns - clk_out2_PLL rise@0.000ns)
  Data Path Delay:        3.374ns  (logic 2.341ns (69.384%)  route 1.033ns (30.616%))
  Logic Levels:           8  (DSP_A_B_DATA=1 DSP_ALU=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_PREADD=1 DSP_PREADD_DATA=2 LUT3=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.761ns = ( 4.761 - 3.000 ) 
    Source Clock Delay      (SCD):    1.589ns
    Clock Pessimism Removal (CPR):    -0.200ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.080ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.999ns (routing 0.996ns, distribution 1.003ns)
  Clock Net Delay (Destination): 1.833ns (routing 0.907ns, distribution 0.926ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_PLL rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y48        BUFG_PS                      0.000     0.000 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1710, routed)        1.617     1.617    pl_top_m1/PLL_m1/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -2.305    -0.688 r  pl_top_m1/PLL_m1/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.250    -0.438    pl_top_m1/PLL_m1/inst/clk_out2_PLL
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -0.410 r  pl_top_m1/PLL_m1/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=56210, routed)       1.999     1.589    pl_top_m1/deal_PostImage_m1/norm_and_activation[5].batch_norm_m/biasadder/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/aclk
    SLICE_X8Y73          FDRE                                         r  pl_top_m1/deal_PostImage_m1/norm_and_activation[5].batch_norm_m/biasadder/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/CHAIN_GEN[15].CARRYS_DEL.NEED_DEL.CARRYS_FD/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y73          FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.079     1.668 r  pl_top_m1/deal_PostImage_m1/norm_and_activation[5].batch_norm_m/biasadder/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/CHAIN_GEN[15].CARRYS_DEL.NEED_DEL.CARRYS_FD/Q
                         net (fo=54, routed)          0.592     2.260    pl_top_m1/deal_PostImage_m1/norm_and_activation[5].batch_norm_m/biasadder/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/A_IP_DELAY/i_pipe/CARRY_OUT
    SLICE_X16Y75         LUT3 (Prop_E5LUT_SLICEM_I1_O)
                                                      0.164     2.424 r  pl_top_m1/deal_PostImage_m1/norm_and_activation[5].batch_norm_m/biasadder/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/A_IP_DELAY/i_pipe/DSP_i_22/O
                         net (fo=2, routed)           0.441     2.865    pl_top_m1/deal_PostImage_m1/norm_and_activation[5].batch_norm_m/biasadder/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/A[18]
    DSP48E2_X1Y30        DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_A[18]_A2_DATA[18])
                                                      0.192     3.057 f  pl_top_m1/deal_PostImage_m1/norm_and_activation[5].batch_norm_m/biasadder/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/DSP_A_B_DATA_INST/A2_DATA[18]
                         net (fo=1, routed)           0.000     3.057    pl_top_m1/deal_PostImage_m1/norm_and_activation[5].batch_norm_m/biasadder/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/DSP_A_B_DATA.A2_DATA<18>
    DSP48E2_X1Y30        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_A2_DATA[18]_PREADD_AB[18])
                                                      0.124     3.181 r  pl_top_m1/deal_PostImage_m1/norm_and_activation[5].batch_norm_m/biasadder/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/DSP_PREADD_DATA_INST/PREADD_AB[18]
                         net (fo=1, routed)           0.000     3.181    pl_top_m1/deal_PostImage_m1/norm_and_activation[5].batch_norm_m/biasadder/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/DSP_PREADD_DATA.PREADD_AB<18>
    DSP48E2_X1Y30        DSP_PREADD (Prop_DSP_PREADD_DSP48E2_PREADD_AB[18]_AD[25])
                                                      0.488     3.669 f  pl_top_m1/deal_PostImage_m1/norm_and_activation[5].batch_norm_m/biasadder/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/DSP_PREADD_INST/AD[25]
                         net (fo=1, routed)           0.000     3.669    pl_top_m1/deal_PostImage_m1/norm_and_activation[5].batch_norm_m/biasadder/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/DSP_PREADD.AD<25>
    DSP48E2_X1Y30        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_AD[25]_AD_DATA[25])
                                                      0.050     3.719 r  pl_top_m1/deal_PostImage_m1/norm_and_activation[5].batch_norm_m/biasadder/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/DSP_PREADD_DATA_INST/AD_DATA[25]
                         net (fo=1, routed)           0.000     3.719    pl_top_m1/deal_PostImage_m1/norm_and_activation[5].batch_norm_m/biasadder/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/DSP_PREADD_DATA.AD_DATA<25>
    DSP48E2_X1Y30        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_AD_DATA[25]_U[26])
                                                      0.612     4.331 f  pl_top_m1/deal_PostImage_m1/norm_and_activation[5].batch_norm_m/biasadder/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/DSP_MULTIPLIER_INST/U[26]
                         net (fo=1, routed)           0.000     4.331    pl_top_m1/deal_PostImage_m1/norm_and_activation[5].batch_norm_m/biasadder/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/DSP_MULTIPLIER.U<26>
    DSP48E2_X1Y30        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[26]_U_DATA[26])
                                                      0.047     4.378 r  pl_top_m1/deal_PostImage_m1/norm_and_activation[5].batch_norm_m/biasadder/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/DSP_M_DATA_INST/U_DATA[26]
                         net (fo=1, routed)           0.000     4.378    pl_top_m1/deal_PostImage_m1/norm_and_activation[5].batch_norm_m/biasadder/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/DSP_M_DATA.U_DATA<26>
    DSP48E2_X1Y30        DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[26]_ALU_OUT[26])
                                                      0.585     4.963 r  pl_top_m1/deal_PostImage_m1/norm_and_activation[5].batch_norm_m/biasadder/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/DSP_ALU_INST/ALU_OUT[26]
                         net (fo=1, routed)           0.000     4.963    pl_top_m1/deal_PostImage_m1/norm_and_activation[5].batch_norm_m/biasadder/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/DSP_ALU.ALU_OUT<26>
    DSP48E2_X1Y30        DSP_OUTPUT                                   r  pl_top_m1/deal_PostImage_m1/norm_and_activation[5].batch_norm_m/biasadder/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/DSP_OUTPUT_INST/ALU_OUT[26]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_PLL rise edge)
                                                      3.000     3.000 r  
    BUFG_PS_X0Y48        BUFG_PS                      0.000     3.000 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1710, routed)        1.445     4.445    pl_top_m1/PLL_m1/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -1.760     2.685 r  pl_top_m1/PLL_m1/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.219     2.904    pl_top_m1/PLL_m1/inst/clk_out2_PLL
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.928 r  pl_top_m1/PLL_m1/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=56210, routed)       1.833     4.761    pl_top_m1/deal_PostImage_m1/norm_and_activation[5].batch_norm_m/biasadder/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/CLK
    DSP48E2_X1Y30        DSP_OUTPUT                                   r  pl_top_m1/deal_PostImage_m1/norm_and_activation[5].batch_norm_m/biasadder/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/DSP_OUTPUT_INST/CLK
                         clock pessimism             -0.200     4.561    
                         clock uncertainty           -0.053     4.508    
    DSP48E2_X1Y30        DSP_OUTPUT (Setup_DSP_OUTPUT_DSP48E2_CLK_ALU_OUT[26])
                                                     -0.124     4.384    pl_top_m1/deal_PostImage_m1/norm_and_activation[5].batch_norm_m/biasadder/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/DSP_OUTPUT_INST
  -------------------------------------------------------------------
                         required time                          4.384    
                         arrival time                          -4.963    
  -------------------------------------------------------------------
                         slack                                 -0.579    

Slack (VIOLATED) :        -0.579ns  (required time - arrival time)
  Source:                 pl_top_m1/deal_PostImage_m1/norm_and_activation[5].batch_norm_m/biasadder/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/CHAIN_GEN[15].CARRYS_DEL.NEED_DEL.CARRYS_FD/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_PLL  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            pl_top_m1/deal_PostImage_m1/norm_and_activation[5].batch_norm_m/biasadder/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/DSP_OUTPUT_INST/ALU_OUT[27]
                            (rising edge-triggered cell DSP_OUTPUT clocked by clk_out2_PLL  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             clk_out2_PLL
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.000ns  (clk_out2_PLL rise@3.000ns - clk_out2_PLL rise@0.000ns)
  Data Path Delay:        3.374ns  (logic 2.341ns (69.384%)  route 1.033ns (30.616%))
  Logic Levels:           8  (DSP_A_B_DATA=1 DSP_ALU=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_PREADD=1 DSP_PREADD_DATA=2 LUT3=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.761ns = ( 4.761 - 3.000 ) 
    Source Clock Delay      (SCD):    1.589ns
    Clock Pessimism Removal (CPR):    -0.200ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.080ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.999ns (routing 0.996ns, distribution 1.003ns)
  Clock Net Delay (Destination): 1.833ns (routing 0.907ns, distribution 0.926ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_PLL rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y48        BUFG_PS                      0.000     0.000 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1710, routed)        1.617     1.617    pl_top_m1/PLL_m1/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -2.305    -0.688 r  pl_top_m1/PLL_m1/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.250    -0.438    pl_top_m1/PLL_m1/inst/clk_out2_PLL
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -0.410 r  pl_top_m1/PLL_m1/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=56210, routed)       1.999     1.589    pl_top_m1/deal_PostImage_m1/norm_and_activation[5].batch_norm_m/biasadder/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/aclk
    SLICE_X8Y73          FDRE                                         r  pl_top_m1/deal_PostImage_m1/norm_and_activation[5].batch_norm_m/biasadder/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/CHAIN_GEN[15].CARRYS_DEL.NEED_DEL.CARRYS_FD/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y73          FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.079     1.668 r  pl_top_m1/deal_PostImage_m1/norm_and_activation[5].batch_norm_m/biasadder/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/CHAIN_GEN[15].CARRYS_DEL.NEED_DEL.CARRYS_FD/Q
                         net (fo=54, routed)          0.592     2.260    pl_top_m1/deal_PostImage_m1/norm_and_activation[5].batch_norm_m/biasadder/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/A_IP_DELAY/i_pipe/CARRY_OUT
    SLICE_X16Y75         LUT3 (Prop_E5LUT_SLICEM_I1_O)
                                                      0.164     2.424 r  pl_top_m1/deal_PostImage_m1/norm_and_activation[5].batch_norm_m/biasadder/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/A_IP_DELAY/i_pipe/DSP_i_22/O
                         net (fo=2, routed)           0.441     2.865    pl_top_m1/deal_PostImage_m1/norm_and_activation[5].batch_norm_m/biasadder/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/A[18]
    DSP48E2_X1Y30        DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_A[18]_A2_DATA[18])
                                                      0.192     3.057 f  pl_top_m1/deal_PostImage_m1/norm_and_activation[5].batch_norm_m/biasadder/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/DSP_A_B_DATA_INST/A2_DATA[18]
                         net (fo=1, routed)           0.000     3.057    pl_top_m1/deal_PostImage_m1/norm_and_activation[5].batch_norm_m/biasadder/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/DSP_A_B_DATA.A2_DATA<18>
    DSP48E2_X1Y30        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_A2_DATA[18]_PREADD_AB[18])
                                                      0.124     3.181 r  pl_top_m1/deal_PostImage_m1/norm_and_activation[5].batch_norm_m/biasadder/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/DSP_PREADD_DATA_INST/PREADD_AB[18]
                         net (fo=1, routed)           0.000     3.181    pl_top_m1/deal_PostImage_m1/norm_and_activation[5].batch_norm_m/biasadder/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/DSP_PREADD_DATA.PREADD_AB<18>
    DSP48E2_X1Y30        DSP_PREADD (Prop_DSP_PREADD_DSP48E2_PREADD_AB[18]_AD[26])
                                                      0.488     3.669 f  pl_top_m1/deal_PostImage_m1/norm_and_activation[5].batch_norm_m/biasadder/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/DSP_PREADD_INST/AD[26]
                         net (fo=1, routed)           0.000     3.669    pl_top_m1/deal_PostImage_m1/norm_and_activation[5].batch_norm_m/biasadder/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/DSP_PREADD.AD<26>
    DSP48E2_X1Y30        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_AD[26]_AD_DATA[26])
                                                      0.050     3.719 r  pl_top_m1/deal_PostImage_m1/norm_and_activation[5].batch_norm_m/biasadder/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/DSP_PREADD_DATA_INST/AD_DATA[26]
                         net (fo=1, routed)           0.000     3.719    pl_top_m1/deal_PostImage_m1/norm_and_activation[5].batch_norm_m/biasadder/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/DSP_PREADD_DATA.AD_DATA<26>
    DSP48E2_X1Y30        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_AD_DATA[26]_U[27])
                                                      0.612     4.331 f  pl_top_m1/deal_PostImage_m1/norm_and_activation[5].batch_norm_m/biasadder/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/DSP_MULTIPLIER_INST/U[27]
                         net (fo=1, routed)           0.000     4.331    pl_top_m1/deal_PostImage_m1/norm_and_activation[5].batch_norm_m/biasadder/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/DSP_MULTIPLIER.U<27>
    DSP48E2_X1Y30        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[27]_U_DATA[27])
                                                      0.047     4.378 r  pl_top_m1/deal_PostImage_m1/norm_and_activation[5].batch_norm_m/biasadder/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/DSP_M_DATA_INST/U_DATA[27]
                         net (fo=1, routed)           0.000     4.378    pl_top_m1/deal_PostImage_m1/norm_and_activation[5].batch_norm_m/biasadder/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/DSP_M_DATA.U_DATA<27>
    DSP48E2_X1Y30        DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[27]_ALU_OUT[27])
                                                      0.585     4.963 r  pl_top_m1/deal_PostImage_m1/norm_and_activation[5].batch_norm_m/biasadder/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/DSP_ALU_INST/ALU_OUT[27]
                         net (fo=1, routed)           0.000     4.963    pl_top_m1/deal_PostImage_m1/norm_and_activation[5].batch_norm_m/biasadder/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/DSP_ALU.ALU_OUT<27>
    DSP48E2_X1Y30        DSP_OUTPUT                                   r  pl_top_m1/deal_PostImage_m1/norm_and_activation[5].batch_norm_m/biasadder/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/DSP_OUTPUT_INST/ALU_OUT[27]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_PLL rise edge)
                                                      3.000     3.000 r  
    BUFG_PS_X0Y48        BUFG_PS                      0.000     3.000 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1710, routed)        1.445     4.445    pl_top_m1/PLL_m1/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -1.760     2.685 r  pl_top_m1/PLL_m1/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.219     2.904    pl_top_m1/PLL_m1/inst/clk_out2_PLL
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.928 r  pl_top_m1/PLL_m1/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=56210, routed)       1.833     4.761    pl_top_m1/deal_PostImage_m1/norm_and_activation[5].batch_norm_m/biasadder/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/CLK
    DSP48E2_X1Y30        DSP_OUTPUT                                   r  pl_top_m1/deal_PostImage_m1/norm_and_activation[5].batch_norm_m/biasadder/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/DSP_OUTPUT_INST/CLK
                         clock pessimism             -0.200     4.561    
                         clock uncertainty           -0.053     4.508    
    DSP48E2_X1Y30        DSP_OUTPUT (Setup_DSP_OUTPUT_DSP48E2_CLK_ALU_OUT[27])
                                                     -0.124     4.384    pl_top_m1/deal_PostImage_m1/norm_and_activation[5].batch_norm_m/biasadder/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/DSP_OUTPUT_INST
  -------------------------------------------------------------------
                         required time                          4.384    
                         arrival time                          -4.963    
  -------------------------------------------------------------------
                         slack                                 -0.579    

Slack (VIOLATED) :        -0.579ns  (required time - arrival time)
  Source:                 pl_top_m1/deal_PostImage_m1/norm_and_activation[5].batch_norm_m/biasadder/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/CHAIN_GEN[15].CARRYS_DEL.NEED_DEL.CARRYS_FD/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_PLL  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            pl_top_m1/deal_PostImage_m1/norm_and_activation[5].batch_norm_m/biasadder/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/DSP_OUTPUT_INST/ALU_OUT[28]
                            (rising edge-triggered cell DSP_OUTPUT clocked by clk_out2_PLL  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             clk_out2_PLL
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.000ns  (clk_out2_PLL rise@3.000ns - clk_out2_PLL rise@0.000ns)
  Data Path Delay:        3.374ns  (logic 2.341ns (69.384%)  route 1.033ns (30.616%))
  Logic Levels:           8  (DSP_A_B_DATA=1 DSP_ALU=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_PREADD=1 DSP_PREADD_DATA=2 LUT3=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.761ns = ( 4.761 - 3.000 ) 
    Source Clock Delay      (SCD):    1.589ns
    Clock Pessimism Removal (CPR):    -0.200ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.080ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.999ns (routing 0.996ns, distribution 1.003ns)
  Clock Net Delay (Destination): 1.833ns (routing 0.907ns, distribution 0.926ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_PLL rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y48        BUFG_PS                      0.000     0.000 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1710, routed)        1.617     1.617    pl_top_m1/PLL_m1/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -2.305    -0.688 r  pl_top_m1/PLL_m1/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.250    -0.438    pl_top_m1/PLL_m1/inst/clk_out2_PLL
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -0.410 r  pl_top_m1/PLL_m1/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=56210, routed)       1.999     1.589    pl_top_m1/deal_PostImage_m1/norm_and_activation[5].batch_norm_m/biasadder/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/aclk
    SLICE_X8Y73          FDRE                                         r  pl_top_m1/deal_PostImage_m1/norm_and_activation[5].batch_norm_m/biasadder/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/CHAIN_GEN[15].CARRYS_DEL.NEED_DEL.CARRYS_FD/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y73          FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.079     1.668 r  pl_top_m1/deal_PostImage_m1/norm_and_activation[5].batch_norm_m/biasadder/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/CHAIN_GEN[15].CARRYS_DEL.NEED_DEL.CARRYS_FD/Q
                         net (fo=54, routed)          0.592     2.260    pl_top_m1/deal_PostImage_m1/norm_and_activation[5].batch_norm_m/biasadder/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/A_IP_DELAY/i_pipe/CARRY_OUT
    SLICE_X16Y75         LUT3 (Prop_E5LUT_SLICEM_I1_O)
                                                      0.164     2.424 r  pl_top_m1/deal_PostImage_m1/norm_and_activation[5].batch_norm_m/biasadder/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/A_IP_DELAY/i_pipe/DSP_i_22/O
                         net (fo=2, routed)           0.441     2.865    pl_top_m1/deal_PostImage_m1/norm_and_activation[5].batch_norm_m/biasadder/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/A[18]
    DSP48E2_X1Y30        DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_A[18]_A2_DATA[18])
                                                      0.192     3.057 f  pl_top_m1/deal_PostImage_m1/norm_and_activation[5].batch_norm_m/biasadder/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/DSP_A_B_DATA_INST/A2_DATA[18]
                         net (fo=1, routed)           0.000     3.057    pl_top_m1/deal_PostImage_m1/norm_and_activation[5].batch_norm_m/biasadder/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/DSP_A_B_DATA.A2_DATA<18>
    DSP48E2_X1Y30        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_A2_DATA[18]_PREADD_AB[18])
                                                      0.124     3.181 r  pl_top_m1/deal_PostImage_m1/norm_and_activation[5].batch_norm_m/biasadder/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/DSP_PREADD_DATA_INST/PREADD_AB[18]
                         net (fo=1, routed)           0.000     3.181    pl_top_m1/deal_PostImage_m1/norm_and_activation[5].batch_norm_m/biasadder/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/DSP_PREADD_DATA.PREADD_AB<18>
    DSP48E2_X1Y30        DSP_PREADD (Prop_DSP_PREADD_DSP48E2_PREADD_AB[18]_AD[26])
                                                      0.488     3.669 f  pl_top_m1/deal_PostImage_m1/norm_and_activation[5].batch_norm_m/biasadder/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/DSP_PREADD_INST/AD[26]
                         net (fo=1, routed)           0.000     3.669    pl_top_m1/deal_PostImage_m1/norm_and_activation[5].batch_norm_m/biasadder/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/DSP_PREADD.AD<26>
    DSP48E2_X1Y30        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_AD[26]_AD_DATA[26])
                                                      0.050     3.719 r  pl_top_m1/deal_PostImage_m1/norm_and_activation[5].batch_norm_m/biasadder/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/DSP_PREADD_DATA_INST/AD_DATA[26]
                         net (fo=1, routed)           0.000     3.719    pl_top_m1/deal_PostImage_m1/norm_and_activation[5].batch_norm_m/biasadder/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/DSP_PREADD_DATA.AD_DATA<26>
    DSP48E2_X1Y30        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_AD_DATA[26]_U[28])
                                                      0.612     4.331 f  pl_top_m1/deal_PostImage_m1/norm_and_activation[5].batch_norm_m/biasadder/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/DSP_MULTIPLIER_INST/U[28]
                         net (fo=1, routed)           0.000     4.331    pl_top_m1/deal_PostImage_m1/norm_and_activation[5].batch_norm_m/biasadder/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/DSP_MULTIPLIER.U<28>
    DSP48E2_X1Y30        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[28]_U_DATA[28])
                                                      0.047     4.378 r  pl_top_m1/deal_PostImage_m1/norm_and_activation[5].batch_norm_m/biasadder/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/DSP_M_DATA_INST/U_DATA[28]
                         net (fo=1, routed)           0.000     4.378    pl_top_m1/deal_PostImage_m1/norm_and_activation[5].batch_norm_m/biasadder/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/DSP_M_DATA.U_DATA<28>
    DSP48E2_X1Y30        DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[28]_ALU_OUT[28])
                                                      0.585     4.963 r  pl_top_m1/deal_PostImage_m1/norm_and_activation[5].batch_norm_m/biasadder/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/DSP_ALU_INST/ALU_OUT[28]
                         net (fo=1, routed)           0.000     4.963    pl_top_m1/deal_PostImage_m1/norm_and_activation[5].batch_norm_m/biasadder/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/DSP_ALU.ALU_OUT<28>
    DSP48E2_X1Y30        DSP_OUTPUT                                   r  pl_top_m1/deal_PostImage_m1/norm_and_activation[5].batch_norm_m/biasadder/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/DSP_OUTPUT_INST/ALU_OUT[28]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_PLL rise edge)
                                                      3.000     3.000 r  
    BUFG_PS_X0Y48        BUFG_PS                      0.000     3.000 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1710, routed)        1.445     4.445    pl_top_m1/PLL_m1/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -1.760     2.685 r  pl_top_m1/PLL_m1/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.219     2.904    pl_top_m1/PLL_m1/inst/clk_out2_PLL
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.928 r  pl_top_m1/PLL_m1/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=56210, routed)       1.833     4.761    pl_top_m1/deal_PostImage_m1/norm_and_activation[5].batch_norm_m/biasadder/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/CLK
    DSP48E2_X1Y30        DSP_OUTPUT                                   r  pl_top_m1/deal_PostImage_m1/norm_and_activation[5].batch_norm_m/biasadder/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/DSP_OUTPUT_INST/CLK
                         clock pessimism             -0.200     4.561    
                         clock uncertainty           -0.053     4.508    
    DSP48E2_X1Y30        DSP_OUTPUT (Setup_DSP_OUTPUT_DSP48E2_CLK_ALU_OUT[28])
                                                     -0.124     4.384    pl_top_m1/deal_PostImage_m1/norm_and_activation[5].batch_norm_m/biasadder/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/DSP_OUTPUT_INST
  -------------------------------------------------------------------
                         required time                          4.384    
                         arrival time                          -4.963    
  -------------------------------------------------------------------
                         slack                                 -0.579    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.010ns  (arrival time - required time)
  Source:                 pl_top_m1/cal_image_m1/shift_window_loop[6].shift_window_m/data_from_window_m1/window_data_out_reg[32]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_PLL  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            pl_top_m1/cal_image_m1/shift_window_loop[6].shift_window_m/image_q_reg[32]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_PLL  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             clk_out2_PLL
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out2_PLL rise@0.000ns - clk_out2_PLL rise@0.000ns)
  Data Path Delay:        0.173ns  (logic 0.058ns (33.526%)  route 0.115ns (66.474%))
  Logic Levels:           0  
  Clock Path Skew:        0.101ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.692ns
    Source Clock Delay      (SCD):    1.787ns
    Clock Pessimism Removal (CPR):    -0.196ns
  Clock Net Delay (Source):      1.859ns (routing 0.907ns, distribution 0.952ns)
  Clock Net Delay (Destination): 2.102ns (routing 0.996ns, distribution 1.106ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_PLL rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y48        BUFG_PS                      0.000     0.000 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1710, routed)        1.445     1.445    pl_top_m1/PLL_m1/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -1.760    -0.315 r  pl_top_m1/PLL_m1/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.219    -0.096    pl_top_m1/PLL_m1/inst/clk_out2_PLL
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    -0.072 r  pl_top_m1/PLL_m1/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=56210, routed)       1.859     1.787    pl_top_m1/cal_image_m1/shift_window_loop[6].shift_window_m/data_from_window_m1/clk_out2
    SLICE_X24Y145        FDCE                                         r  pl_top_m1/cal_image_m1/shift_window_loop[6].shift_window_m/data_from_window_m1/window_data_out_reg[32]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y145        FDCE (Prop_HFF_SLICEM_C_Q)
                                                      0.058     1.845 r  pl_top_m1/cal_image_m1/shift_window_loop[6].shift_window_m/data_from_window_m1/window_data_out_reg[32]/Q
                         net (fo=1, routed)           0.115     1.960    pl_top_m1/cal_image_m1/shift_window_loop[6].shift_window_m/window_data_out[32]
    SLICE_X26Y143        FDRE                                         r  pl_top_m1/cal_image_m1/shift_window_loop[6].shift_window_m/image_q_reg[32]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_PLL rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y48        BUFG_PS                      0.000     0.000 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1710, routed)        1.617     1.617    pl_top_m1/PLL_m1/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -2.305    -0.688 r  pl_top_m1/PLL_m1/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.250    -0.438    pl_top_m1/PLL_m1/inst/clk_out2_PLL
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -0.410 r  pl_top_m1/PLL_m1/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=56210, routed)       2.102     1.692    pl_top_m1/cal_image_m1/shift_window_loop[6].shift_window_m/clk_out2
    SLICE_X26Y143        FDRE                                         r  pl_top_m1/cal_image_m1/shift_window_loop[6].shift_window_m/image_q_reg[32]/C
                         clock pessimism              0.196     1.888    
    SLICE_X26Y143        FDRE (Hold_HFF2_SLICEL_C_D)
                                                      0.062     1.950    pl_top_m1/cal_image_m1/shift_window_loop[6].shift_window_m/image_q_reg[32]
  -------------------------------------------------------------------
                         required time                         -1.950    
                         arrival time                           1.960    
  -------------------------------------------------------------------
                         slack                                  0.010    

Slack (MET) :             0.010ns  (arrival time - required time)
  Source:                 pl_top_m1/load_data_m1/load_kernel_m1/kernel_q_loop[6].kernel_bias_div_temp_reg[6][4][17]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_PLL  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            pl_top_m1/load_data_m1/load_kernel_m1/kernel_bias_div_loop[6].kernel_q_reg[1809]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_PLL  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             clk_out2_PLL
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out2_PLL rise@0.000ns - clk_out2_PLL rise@0.000ns)
  Data Path Delay:        0.174ns  (logic 0.060ns (34.483%)  route 0.114ns (65.517%))
  Logic Levels:           0  
  Clock Path Skew:        0.102ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.688ns
    Source Clock Delay      (SCD):    1.782ns
    Clock Pessimism Removal (CPR):    -0.196ns
  Clock Net Delay (Source):      1.854ns (routing 0.907ns, distribution 0.947ns)
  Clock Net Delay (Destination): 2.098ns (routing 0.996ns, distribution 1.102ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_PLL rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y48        BUFG_PS                      0.000     0.000 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1710, routed)        1.445     1.445    pl_top_m1/PLL_m1/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -1.760    -0.315 r  pl_top_m1/PLL_m1/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.219    -0.096    pl_top_m1/PLL_m1/inst/clk_out2_PLL
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    -0.072 r  pl_top_m1/PLL_m1/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=56210, routed)       1.854     1.782    pl_top_m1/load_data_m1/load_kernel_m1/clk_out2
    SLICE_X18Y177        FDRE                                         r  pl_top_m1/load_data_m1/load_kernel_m1/kernel_q_loop[6].kernel_bias_div_temp_reg[6][4][17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y177        FDRE (Prop_FFF2_SLICEL_C_Q)
                                                      0.060     1.842 r  pl_top_m1/load_data_m1/load_kernel_m1/kernel_q_loop[6].kernel_bias_div_temp_reg[6][4][17]/Q
                         net (fo=2, routed)           0.114     1.956    pl_top_m1/load_data_m1/load_kernel_m1/kernel_q_loop[6].kernel_bias_div_temp_reg[6][4]__0[17]
    SLICE_X19Y178        FDRE                                         r  pl_top_m1/load_data_m1/load_kernel_m1/kernel_bias_div_loop[6].kernel_q_reg[1809]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_PLL rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y48        BUFG_PS                      0.000     0.000 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1710, routed)        1.617     1.617    pl_top_m1/PLL_m1/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -2.305    -0.688 r  pl_top_m1/PLL_m1/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.250    -0.438    pl_top_m1/PLL_m1/inst/clk_out2_PLL
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -0.410 r  pl_top_m1/PLL_m1/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=56210, routed)       2.098     1.688    pl_top_m1/load_data_m1/load_kernel_m1/clk_out2
    SLICE_X19Y178        FDRE                                         r  pl_top_m1/load_data_m1/load_kernel_m1/kernel_bias_div_loop[6].kernel_q_reg[1809]/C
                         clock pessimism              0.196     1.884    
    SLICE_X19Y178        FDRE (Hold_BFF2_SLICEM_C_D)
                                                      0.062     1.946    pl_top_m1/load_data_m1/load_kernel_m1/kernel_bias_div_loop[6].kernel_q_reg[1809]
  -------------------------------------------------------------------
                         required time                         -1.946    
                         arrival time                           1.956    
  -------------------------------------------------------------------
                         slack                                  0.010    

Slack (MET) :             0.010ns  (arrival time - required time)
  Source:                 pl_top_m1/cal_image_m1/shift_window_loop[3].conv_m/multiply_loop[1].float_multiply_m1/U0/i_synth/MULT.OP/OP/RESULT_REG.NORMAL.mant_op_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_PLL  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            pl_top_m1/cal_image_m1/shift_window_loop[3].conv_m/result_adder/sumorder_control_m1/nextround_addend_reg[45]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_PLL  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             clk_out2_PLL
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out2_PLL rise@0.000ns - clk_out2_PLL rise@0.000ns)
  Data Path Delay:        0.171ns  (logic 0.080ns (46.784%)  route 0.091ns (53.216%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.101ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.640ns
    Source Clock Delay      (SCD):    1.735ns
    Clock Pessimism Removal (CPR):    -0.196ns
  Clock Net Delay (Source):      1.807ns (routing 0.907ns, distribution 0.900ns)
  Clock Net Delay (Destination): 2.050ns (routing 0.996ns, distribution 1.054ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_PLL rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y48        BUFG_PS                      0.000     0.000 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1710, routed)        1.445     1.445    pl_top_m1/PLL_m1/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -1.760    -0.315 r  pl_top_m1/PLL_m1/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.219    -0.096    pl_top_m1/PLL_m1/inst/clk_out2_PLL
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    -0.072 r  pl_top_m1/PLL_m1/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=56210, routed)       1.807     1.735    pl_top_m1/cal_image_m1/shift_window_loop[3].conv_m/multiply_loop[1].float_multiply_m1/U0/i_synth/MULT.OP/OP/aclk
    SLICE_X6Y147         FDRE                                         r  pl_top_m1/cal_image_m1/shift_window_loop[3].conv_m/multiply_loop[1].float_multiply_m1/U0/i_synth/MULT.OP/OP/RESULT_REG.NORMAL.mant_op_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y147         FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.058     1.793 r  pl_top_m1/cal_image_m1/shift_window_loop[3].conv_m/multiply_loop[1].float_multiply_m1/U0/i_synth/MULT.OP/OP/RESULT_REG.NORMAL.mant_op_reg[13]/Q
                         net (fo=1, routed)           0.067     1.860    pl_top_m1/cal_image_m1/shift_window_loop[3].conv_m/mul_result[45]
    SLICE_X8Y147         LUT5 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.022     1.882 r  pl_top_m1/cal_image_m1/shift_window_loop[3].conv_m/i___83/O
                         net (fo=1, routed)           0.024     1.906    pl_top_m1/cal_image_m1/shift_window_loop[3].conv_m/result_adder/sumorder_control_m1/FSM_sequential_addround_control_reg[1]_1[45]
    SLICE_X8Y147         FDRE                                         r  pl_top_m1/cal_image_m1/shift_window_loop[3].conv_m/result_adder/sumorder_control_m1/nextround_addend_reg[45]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_PLL rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y48        BUFG_PS                      0.000     0.000 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1710, routed)        1.617     1.617    pl_top_m1/PLL_m1/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -2.305    -0.688 r  pl_top_m1/PLL_m1/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.250    -0.438    pl_top_m1/PLL_m1/inst/clk_out2_PLL
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -0.410 r  pl_top_m1/PLL_m1/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=56210, routed)       2.050     1.640    pl_top_m1/cal_image_m1/shift_window_loop[3].conv_m/result_adder/sumorder_control_m1/clk_out2
    SLICE_X8Y147         FDRE                                         r  pl_top_m1/cal_image_m1/shift_window_loop[3].conv_m/result_adder/sumorder_control_m1/nextround_addend_reg[45]/C
                         clock pessimism              0.196     1.836    
    SLICE_X8Y147         FDRE (Hold_FFF_SLICEL_C_D)
                                                      0.060     1.896    pl_top_m1/cal_image_m1/shift_window_loop[3].conv_m/result_adder/sumorder_control_m1/nextround_addend_reg[45]
  -------------------------------------------------------------------
                         required time                         -1.896    
                         arrival time                           1.906    
  -------------------------------------------------------------------
                         slack                                  0.010    

Slack (MET) :             0.011ns  (arrival time - required time)
  Source:                 pl_top_m1/cal_image_m1/shift_window_loop[1].shift_window_m/shift_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_PLL  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            pl_top_m1/cal_image_m1/shift_window_loop[1].shift_window_m/image_q_reg[216]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_PLL  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             clk_out2_PLL
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out2_PLL rise@0.000ns - clk_out2_PLL rise@0.000ns)
  Data Path Delay:        0.166ns  (logic 0.059ns (35.542%)  route 0.107ns (64.458%))
  Logic Levels:           0  
  Clock Path Skew:        0.169ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.723ns
    Source Clock Delay      (SCD):    1.751ns
    Clock Pessimism Removal (CPR):    -0.197ns
  Clock Net Delay (Source):      1.823ns (routing 0.907ns, distribution 0.916ns)
  Clock Net Delay (Destination): 2.133ns (routing 0.996ns, distribution 1.137ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_PLL rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y48        BUFG_PS                      0.000     0.000 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1710, routed)        1.445     1.445    pl_top_m1/PLL_m1/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -1.760    -0.315 r  pl_top_m1/PLL_m1/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.219    -0.096    pl_top_m1/PLL_m1/inst/clk_out2_PLL
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    -0.072 r  pl_top_m1/PLL_m1/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=56210, routed)       1.823     1.751    pl_top_m1/cal_image_m1/shift_window_loop[1].shift_window_m/clk_out2
    SLICE_X27Y72         FDRE                                         r  pl_top_m1/cal_image_m1/shift_window_loop[1].shift_window_m/shift_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y72         FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.059     1.810 r  pl_top_m1/cal_image_m1/shift_window_loop[1].shift_window_m/shift_r_reg/Q
                         net (fo=289, routed)         0.107     1.917    pl_top_m1/cal_image_m1/shift_window_loop[1].shift_window_m/shift_r
    SLICE_X29Y72         FDRE                                         r  pl_top_m1/cal_image_m1/shift_window_loop[1].shift_window_m/image_q_reg[216]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_PLL rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y48        BUFG_PS                      0.000     0.000 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1710, routed)        1.617     1.617    pl_top_m1/PLL_m1/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -2.305    -0.688 r  pl_top_m1/PLL_m1/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.250    -0.438    pl_top_m1/PLL_m1/inst/clk_out2_PLL
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -0.410 r  pl_top_m1/PLL_m1/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=56210, routed)       2.133     1.723    pl_top_m1/cal_image_m1/shift_window_loop[1].shift_window_m/clk_out2
    SLICE_X29Y72         FDRE                                         r  pl_top_m1/cal_image_m1/shift_window_loop[1].shift_window_m/image_q_reg[216]/C
                         clock pessimism              0.197     1.920    
    SLICE_X29Y72         FDRE (Hold_AFF_SLICEM_C_CE)
                                                     -0.014     1.906    pl_top_m1/cal_image_m1/shift_window_loop[1].shift_window_m/image_q_reg[216]
  -------------------------------------------------------------------
                         required time                         -1.906    
                         arrival time                           1.917    
  -------------------------------------------------------------------
                         slack                                  0.011    

Slack (MET) :             0.011ns  (arrival time - required time)
  Source:                 pl_top_m1/buffer_control_m1/image_write_buffer_control_m1/ram_to_post_virtual_path_m1/q_temp_reg[2][14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_PLL  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            pl_top_m1/deal_PostImage_m1/update_m1/update_fifo_loop[2].user_update_fifo_m/ram_reg_0_15_6_11/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out2_PLL  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             clk_out2_PLL
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out2_PLL rise@0.000ns - clk_out2_PLL rise@0.000ns)
  Data Path Delay:        0.153ns  (logic 0.058ns (37.908%)  route 0.095ns (62.091%))
  Logic Levels:           0  
  Clock Path Skew:        0.067ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.682ns
    Source Clock Delay      (SCD):    1.755ns
    Clock Pessimism Removal (CPR):    -0.140ns
  Clock Net Delay (Source):      1.827ns (routing 0.907ns, distribution 0.920ns)
  Clock Net Delay (Destination): 2.092ns (routing 0.996ns, distribution 1.096ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_PLL rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y48        BUFG_PS                      0.000     0.000 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1710, routed)        1.445     1.445    pl_top_m1/PLL_m1/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -1.760    -0.315 r  pl_top_m1/PLL_m1/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.219    -0.096    pl_top_m1/PLL_m1/inst/clk_out2_PLL
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    -0.072 r  pl_top_m1/PLL_m1/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=56210, routed)       1.827     1.755    pl_top_m1/buffer_control_m1/image_write_buffer_control_m1/ram_to_post_virtual_path_m1/clk_out2
    SLICE_X20Y28         FDRE                                         r  pl_top_m1/buffer_control_m1/image_write_buffer_control_m1/ram_to_post_virtual_path_m1/q_temp_reg[2][14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y28         FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.058     1.813 r  pl_top_m1/buffer_control_m1/image_write_buffer_control_m1/ram_to_post_virtual_path_m1/q_temp_reg[2][14]/Q
                         net (fo=1, routed)           0.095     1.908    pl_top_m1/deal_PostImage_m1/update_m1/update_fifo_loop[2].user_update_fifo_m/ram_reg_0_15_6_11/DIA0
    SLICE_X20Y29         RAMD32                                       r  pl_top_m1/deal_PostImage_m1/update_m1/update_fifo_loop[2].user_update_fifo_m/ram_reg_0_15_6_11/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_PLL rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y48        BUFG_PS                      0.000     0.000 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1710, routed)        1.617     1.617    pl_top_m1/PLL_m1/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -2.305    -0.688 r  pl_top_m1/PLL_m1/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.250    -0.438    pl_top_m1/PLL_m1/inst/clk_out2_PLL
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -0.410 r  pl_top_m1/PLL_m1/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=56210, routed)       2.092     1.682    pl_top_m1/deal_PostImage_m1/update_m1/update_fifo_loop[2].user_update_fifo_m/ram_reg_0_15_6_11/WCLK
    SLICE_X20Y29         RAMD32                                       r  pl_top_m1/deal_PostImage_m1/update_m1/update_fifo_loop[2].user_update_fifo_m/ram_reg_0_15_6_11/RAMA/CLK
                         clock pessimism              0.140     1.822    
    SLICE_X20Y29         RAMD32 (Hold_A5LUT_SLICEM_CLK_I)
                                                      0.075     1.897    pl_top_m1/deal_PostImage_m1/update_m1/update_fifo_loop[2].user_update_fifo_m/ram_reg_0_15_6_11/RAMA
  -------------------------------------------------------------------
                         required time                         -1.897    
                         arrival time                           1.908    
  -------------------------------------------------------------------
                         slack                                  0.011    

Slack (MET) :             0.011ns  (arrival time - required time)
  Source:                 pl_top_m1/cal_image_m1/shift_window_loop[6].conv_m/result_adder/sumorder_control_m1/nextround_addend_reg[70]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_PLL  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            pl_top_m1/cal_image_m1/shift_window_loop[6].conv_m/result_adder/float_add_ip_loop1[1].float_add_IP_m1/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/A_IP_DELAY/i_pipe/opt_has_pipe.first_q_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_PLL  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             clk_out2_PLL
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out2_PLL rise@0.000ns - clk_out2_PLL rise@0.000ns)
  Data Path Delay:        0.171ns  (logic 0.059ns (34.503%)  route 0.112ns (65.497%))
  Logic Levels:           0  
  Clock Path Skew:        0.098ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.689ns
    Source Clock Delay      (SCD):    1.787ns
    Clock Pessimism Removal (CPR):    -0.196ns
  Clock Net Delay (Source):      1.859ns (routing 0.907ns, distribution 0.952ns)
  Clock Net Delay (Destination): 2.099ns (routing 0.996ns, distribution 1.103ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_PLL rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y48        BUFG_PS                      0.000     0.000 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1710, routed)        1.445     1.445    pl_top_m1/PLL_m1/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -1.760    -0.315 r  pl_top_m1/PLL_m1/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.219    -0.096    pl_top_m1/PLL_m1/inst/clk_out2_PLL
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    -0.072 r  pl_top_m1/PLL_m1/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=56210, routed)       1.859     1.787    pl_top_m1/cal_image_m1/shift_window_loop[6].conv_m/result_adder/sumorder_control_m1/clk_out2
    SLICE_X27Y163        FDRE                                         r  pl_top_m1/cal_image_m1/shift_window_loop[6].conv_m/result_adder/sumorder_control_m1/nextround_addend_reg[70]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y163        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.059     1.846 r  pl_top_m1/cal_image_m1/shift_window_loop[6].conv_m/result_adder/sumorder_control_m1/nextround_addend_reg[70]/Q
                         net (fo=4, routed)           0.112     1.958    pl_top_m1/cal_image_m1/shift_window_loop[6].conv_m/result_adder/float_add_ip_loop1[1].float_add_IP_m1/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/A_IP_DELAY/i_pipe/s_axis_a_tdata[6]
    SLICE_X25Y164        FDRE                                         r  pl_top_m1/cal_image_m1/shift_window_loop[6].conv_m/result_adder/float_add_ip_loop1[1].float_add_IP_m1/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/A_IP_DELAY/i_pipe/opt_has_pipe.first_q_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_PLL rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y48        BUFG_PS                      0.000     0.000 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1710, routed)        1.617     1.617    pl_top_m1/PLL_m1/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -2.305    -0.688 r  pl_top_m1/PLL_m1/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.250    -0.438    pl_top_m1/PLL_m1/inst/clk_out2_PLL
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -0.410 r  pl_top_m1/PLL_m1/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=56210, routed)       2.099     1.689    pl_top_m1/cal_image_m1/shift_window_loop[6].conv_m/result_adder/float_add_ip_loop1[1].float_add_IP_m1/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/A_IP_DELAY/i_pipe/aclk
    SLICE_X25Y164        FDRE                                         r  pl_top_m1/cal_image_m1/shift_window_loop[6].conv_m/result_adder/float_add_ip_loop1[1].float_add_IP_m1/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/A_IP_DELAY/i_pipe/opt_has_pipe.first_q_reg[6]/C
                         clock pessimism              0.196     1.885    
    SLICE_X25Y164        FDRE (Hold_BFF2_SLICEL_C_D)
                                                      0.062     1.947    pl_top_m1/cal_image_m1/shift_window_loop[6].conv_m/result_adder/float_add_ip_loop1[1].float_add_IP_m1/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/A_IP_DELAY/i_pipe/opt_has_pipe.first_q_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.947    
                         arrival time                           1.958    
  -------------------------------------------------------------------
                         slack                                  0.011    

Slack (MET) :             0.011ns  (arrival time - required time)
  Source:                 pl_top_m1/cal_image_m1/shift_window_loop[6].conv_m/multiply_loop[8].float_multiply_m1/U0/i_synth/MULT.OP/OP/RESULT_REG.NORMAL.mant_op_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_PLL  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            pl_top_m1/cal_image_m1/shift_window_loop[6].conv_m/result_adder/sumorder_control_m1/lonedata_in_initialaddend_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_PLL  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             clk_out2_PLL
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out2_PLL rise@0.000ns - clk_out2_PLL rise@0.000ns)
  Data Path Delay:        0.175ns  (logic 0.058ns (33.143%)  route 0.117ns (66.857%))
  Logic Levels:           0  
  Clock Path Skew:        0.102ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.685ns
    Source Clock Delay      (SCD):    1.779ns
    Clock Pessimism Removal (CPR):    -0.196ns
  Clock Net Delay (Source):      1.851ns (routing 0.907ns, distribution 0.944ns)
  Clock Net Delay (Destination): 2.095ns (routing 0.996ns, distribution 1.099ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_PLL rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y48        BUFG_PS                      0.000     0.000 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1710, routed)        1.445     1.445    pl_top_m1/PLL_m1/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -1.760    -0.315 r  pl_top_m1/PLL_m1/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.219    -0.096    pl_top_m1/PLL_m1/inst/clk_out2_PLL
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    -0.072 r  pl_top_m1/PLL_m1/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=56210, routed)       1.851     1.779    pl_top_m1/cal_image_m1/shift_window_loop[6].conv_m/multiply_loop[8].float_multiply_m1/U0/i_synth/MULT.OP/OP/aclk
    SLICE_X20Y155        FDRE                                         r  pl_top_m1/cal_image_m1/shift_window_loop[6].conv_m/multiply_loop[8].float_multiply_m1/U0/i_synth/MULT.OP/OP/RESULT_REG.NORMAL.mant_op_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y155        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.058     1.837 r  pl_top_m1/cal_image_m1/shift_window_loop[6].conv_m/multiply_loop[8].float_multiply_m1/U0/i_synth/MULT.OP/OP/RESULT_REG.NORMAL.mant_op_reg[17]/Q
                         net (fo=1, routed)           0.117     1.954    pl_top_m1/cal_image_m1/shift_window_loop[6].conv_m/result_adder/sumorder_control_m1/mul_result[273]
    SLICE_X22Y156        FDRE                                         r  pl_top_m1/cal_image_m1/shift_window_loop[6].conv_m/result_adder/sumorder_control_m1/lonedata_in_initialaddend_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_PLL rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y48        BUFG_PS                      0.000     0.000 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1710, routed)        1.617     1.617    pl_top_m1/PLL_m1/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -2.305    -0.688 r  pl_top_m1/PLL_m1/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.250    -0.438    pl_top_m1/PLL_m1/inst/clk_out2_PLL
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -0.410 r  pl_top_m1/PLL_m1/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=56210, routed)       2.095     1.685    pl_top_m1/cal_image_m1/shift_window_loop[6].conv_m/result_adder/sumorder_control_m1/clk_out2
    SLICE_X22Y156        FDRE                                         r  pl_top_m1/cal_image_m1/shift_window_loop[6].conv_m/result_adder/sumorder_control_m1/lonedata_in_initialaddend_reg[17]/C
                         clock pessimism              0.196     1.881    
    SLICE_X22Y156        FDRE (Hold_EFF2_SLICEL_C_D)
                                                      0.062     1.943    pl_top_m1/cal_image_m1/shift_window_loop[6].conv_m/result_adder/sumorder_control_m1/lonedata_in_initialaddend_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.943    
                         arrival time                           1.954    
  -------------------------------------------------------------------
                         slack                                  0.011    

Slack (MET) :             0.011ns  (arrival time - required time)
  Source:                 pl_top_m1/buffer_control_m1/image_write_buffer_control_m1/deal_PostImage_wr_data_r_reg[310]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_PLL  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            pl_top_m1/buffer_control_m1/image_write_buffer_control_m1/deal_PostImage_wr_data_r1_reg[310]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_PLL  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             clk_out2_PLL
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out2_PLL rise@0.000ns - clk_out2_PLL rise@0.000ns)
  Data Path Delay:        0.182ns  (logic 0.058ns (31.868%)  route 0.124ns (68.132%))
  Logic Levels:           0  
  Clock Path Skew:        0.109ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.663ns
    Source Clock Delay      (SCD):    1.749ns
    Clock Pessimism Removal (CPR):    -0.195ns
  Clock Net Delay (Source):      1.821ns (routing 0.907ns, distribution 0.914ns)
  Clock Net Delay (Destination): 2.073ns (routing 0.996ns, distribution 1.077ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_PLL rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y48        BUFG_PS                      0.000     0.000 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1710, routed)        1.445     1.445    pl_top_m1/PLL_m1/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -1.760    -0.315 r  pl_top_m1/PLL_m1/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.219    -0.096    pl_top_m1/PLL_m1/inst/clk_out2_PLL
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    -0.072 r  pl_top_m1/PLL_m1/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=56210, routed)       1.821     1.749    pl_top_m1/buffer_control_m1/image_write_buffer_control_m1/clk_out2
    SLICE_X18Y19         FDRE                                         r  pl_top_m1/buffer_control_m1/image_write_buffer_control_m1/deal_PostImage_wr_data_r_reg[310]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y19         FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.058     1.807 r  pl_top_m1/buffer_control_m1/image_write_buffer_control_m1/deal_PostImage_wr_data_r_reg[310]/Q
                         net (fo=1, routed)           0.124     1.931    pl_top_m1/buffer_control_m1/image_write_buffer_control_m1/deal_PostImage_wr_data_r[310]
    SLICE_X17Y18         FDRE                                         r  pl_top_m1/buffer_control_m1/image_write_buffer_control_m1/deal_PostImage_wr_data_r1_reg[310]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_PLL rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y48        BUFG_PS                      0.000     0.000 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1710, routed)        1.617     1.617    pl_top_m1/PLL_m1/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -2.305    -0.688 r  pl_top_m1/PLL_m1/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.250    -0.438    pl_top_m1/PLL_m1/inst/clk_out2_PLL
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -0.410 r  pl_top_m1/PLL_m1/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=56210, routed)       2.073     1.663    pl_top_m1/buffer_control_m1/image_write_buffer_control_m1/clk_out2
    SLICE_X17Y18         FDRE                                         r  pl_top_m1/buffer_control_m1/image_write_buffer_control_m1/deal_PostImage_wr_data_r1_reg[310]/C
                         clock pessimism              0.195     1.858    
    SLICE_X17Y18         FDRE (Hold_GFF2_SLICEL_C_D)
                                                      0.062     1.920    pl_top_m1/buffer_control_m1/image_write_buffer_control_m1/deal_PostImage_wr_data_r1_reg[310]
  -------------------------------------------------------------------
                         required time                         -1.920    
                         arrival time                           1.931    
  -------------------------------------------------------------------
                         slack                                  0.011    

Slack (MET) :             0.011ns  (arrival time - required time)
  Source:                 pl_top_m1/deal_PostImage_m1/norm_and_activation[4].batch_norm_m/rollingmean/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_PLL  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            pl_top_m1/deal_PostImage_m1/norm_and_activation[4].batch_norm_m/rollingmean/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/NOT_LOW_LATENCY_NORM_DIST.NORM_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_PLL  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             clk_out2_PLL
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out2_PLL rise@0.000ns - clk_out2_PLL rise@0.000ns)
  Data Path Delay:        0.181ns  (logic 0.093ns (51.381%)  route 0.088ns (48.619%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.110ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.663ns
    Source Clock Delay      (SCD):    1.748ns
    Clock Pessimism Removal (CPR):    -0.195ns
  Clock Net Delay (Source):      1.820ns (routing 0.907ns, distribution 0.913ns)
  Clock Net Delay (Destination): 2.073ns (routing 0.996ns, distribution 1.077ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_PLL rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y48        BUFG_PS                      0.000     0.000 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1710, routed)        1.445     1.445    pl_top_m1/PLL_m1/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -1.760    -0.315 r  pl_top_m1/PLL_m1/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.219    -0.096    pl_top_m1/PLL_m1/inst/clk_out2_PLL
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    -0.072 r  pl_top_m1/PLL_m1/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=56210, routed)       1.820     1.748    pl_top_m1/deal_PostImage_m1/norm_and_activation[4].batch_norm_m/rollingmean/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/aclk
    SLICE_X15Y13         FDRE                                         r  pl_top_m1/deal_PostImage_m1/norm_and_activation[4].batch_norm_m/rollingmean/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y13         FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.058     1.806 r  pl_top_m1/deal_PostImage_m1/norm_and_activation[4].batch_norm_m/rollingmean/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[0]/Q
                         net (fo=4, routed)           0.066     1.872    pl_top_m1/deal_PostImage_m1/norm_and_activation[4].batch_norm_m/rollingmean/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/Q[0]
    SLICE_X17Y13         LUT2 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.035     1.907 r  pl_top_m1/deal_PostImage_m1/norm_and_activation[4].batch_norm_m/rollingmean/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q[0]_i_1__10/O
                         net (fo=1, routed)           0.022     1.929    pl_top_m1/deal_PostImage_m1/norm_and_activation[4].batch_norm_m/rollingmean/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/NOT_LOW_LATENCY_NORM_DIST.NORM_EXP_DELAY/i_pipe/D[0]
    SLICE_X17Y13         FDRE                                         r  pl_top_m1/deal_PostImage_m1/norm_and_activation[4].batch_norm_m/rollingmean/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/NOT_LOW_LATENCY_NORM_DIST.NORM_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_PLL rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y48        BUFG_PS                      0.000     0.000 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1710, routed)        1.617     1.617    pl_top_m1/PLL_m1/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -2.305    -0.688 r  pl_top_m1/PLL_m1/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.250    -0.438    pl_top_m1/PLL_m1/inst/clk_out2_PLL
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -0.410 r  pl_top_m1/PLL_m1/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=56210, routed)       2.073     1.663    pl_top_m1/deal_PostImage_m1/norm_and_activation[4].batch_norm_m/rollingmean/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/NOT_LOW_LATENCY_NORM_DIST.NORM_EXP_DELAY/i_pipe/aclk
    SLICE_X17Y13         FDRE                                         r  pl_top_m1/deal_PostImage_m1/norm_and_activation[4].batch_norm_m/rollingmean/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/NOT_LOW_LATENCY_NORM_DIST.NORM_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[0]/C
                         clock pessimism              0.195     1.858    
    SLICE_X17Y13         FDRE (Hold_DFF_SLICEL_C_D)
                                                      0.060     1.918    pl_top_m1/deal_PostImage_m1/norm_and_activation[4].batch_norm_m/rollingmean/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/NOT_LOW_LATENCY_NORM_DIST.NORM_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.918    
                         arrival time                           1.929    
  -------------------------------------------------------------------
                         slack                                  0.011    

Slack (MET) :             0.011ns  (arrival time - required time)
  Source:                 pl_top_m1/deal_PostImage_m1/summation_m1/sumChannels_m1/addTree_m/add_loop2[0].add_2res_valid_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_PLL  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            pl_top_m1/deal_PostImage_m1/summation_m1/sumChannels_m1/addTree_m/q2_valid_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_PLL  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             clk_out2_PLL
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out2_PLL rise@0.000ns - clk_out2_PLL rise@0.000ns)
  Data Path Delay:        0.133ns  (logic 0.058ns (43.609%)  route 0.075ns (56.391%))
  Logic Levels:           0  
  Clock Path Skew:        0.062ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.742ns
    Source Clock Delay      (SCD):    1.816ns
    Clock Pessimism Removal (CPR):    -0.136ns
  Clock Net Delay (Source):      1.888ns (routing 0.907ns, distribution 0.981ns)
  Clock Net Delay (Destination): 2.152ns (routing 0.996ns, distribution 1.156ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_PLL rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y48        BUFG_PS                      0.000     0.000 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1710, routed)        1.445     1.445    pl_top_m1/PLL_m1/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -1.760    -0.315 r  pl_top_m1/PLL_m1/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.219    -0.096    pl_top_m1/PLL_m1/inst/clk_out2_PLL
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    -0.072 r  pl_top_m1/PLL_m1/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=56210, routed)       1.888     1.816    pl_top_m1/deal_PostImage_m1/summation_m1/sumChannels_m1/addTree_m/clk_out2
    SLICE_X32Y5          FDRE                                         r  pl_top_m1/deal_PostImage_m1/summation_m1/sumChannels_m1/addTree_m/add_loop2[0].add_2res_valid_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y5          FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.058     1.874 r  pl_top_m1/deal_PostImage_m1/summation_m1/sumChannels_m1/addTree_m/add_loop2[0].add_2res_valid_r_reg[0]/Q
                         net (fo=2, routed)           0.075     1.949    pl_top_m1/deal_PostImage_m1/summation_m1/sumChannels_m1/addTree_m/add_2res_valid_r[0]
    SLICE_X32Y6          FDRE                                         r  pl_top_m1/deal_PostImage_m1/summation_m1/sumChannels_m1/addTree_m/q2_valid_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_PLL rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y48        BUFG_PS                      0.000     0.000 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1710, routed)        1.617     1.617    pl_top_m1/PLL_m1/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -2.305    -0.688 r  pl_top_m1/PLL_m1/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.250    -0.438    pl_top_m1/PLL_m1/inst/clk_out2_PLL
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -0.410 r  pl_top_m1/PLL_m1/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=56210, routed)       2.152     1.742    pl_top_m1/deal_PostImage_m1/summation_m1/sumChannels_m1/addTree_m/clk_out2
    SLICE_X32Y6          FDRE                                         r  pl_top_m1/deal_PostImage_m1/summation_m1/sumChannels_m1/addTree_m/q2_valid_reg/C
                         clock pessimism              0.136     1.878    
    SLICE_X32Y6          FDRE (Hold_GFF_SLICEL_C_D)
                                                      0.060     1.938    pl_top_m1/deal_PostImage_m1/summation_m1/sumChannels_m1/addTree_m/q2_valid_reg
  -------------------------------------------------------------------
                         required time                         -1.938    
                         arrival time                           1.949    
  -------------------------------------------------------------------
                         slack                                  0.011    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_PLL
Waveform(ns):       { 0.000 1.500 }
Period(ns):         3.000
Sources:            { pl_top_m1/PLL_m1/inst/mmcme4_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.569         3.000       1.431      RAMB36_X0Y7   pl_top_m1/deal_PostImage_m1/max_pooling_loop[5].max_pooling_m/user_maxpooling_fifo_max1/ram_reg_reg/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKBWRCLK  n/a            1.569         3.000       1.431      RAMB36_X0Y7   pl_top_m1/deal_PostImage_m1/max_pooling_loop[5].max_pooling_m/user_maxpooling_fifo_max1/ram_reg_reg/CLKBWRCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.569         3.000       1.431      RAMB36_X0Y9   pl_top_m1/deal_PostImage_m1/max_pooling_loop[5].max_pooling_m/user_maxpooling_fifo_max2/ram_reg_reg/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKBWRCLK  n/a            1.569         3.000       1.431      RAMB36_X0Y9   pl_top_m1/deal_PostImage_m1/max_pooling_loop[5].max_pooling_m/user_maxpooling_fifo_max2/ram_reg_reg/CLKBWRCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.569         3.000       1.431      RAMB36_X1Y16  pl_top_m1/deal_PostImage_m1/max_pooling_loop[5].max_pooling_m/user_maxpooling_fifo_nomax1/ram_reg_reg/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKBWRCLK  n/a            1.569         3.000       1.431      RAMB36_X1Y16  pl_top_m1/deal_PostImage_m1/max_pooling_loop[5].max_pooling_m/user_maxpooling_fifo_nomax1/ram_reg_reg/CLKBWRCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.569         3.000       1.431      RAMB36_X3Y13  pl_top_m1/deal_PostImage_m1/max_pooling_loop[6].max_pooling_m/user_maxpooling_fifo_max1/ram_reg_reg/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKBWRCLK  n/a            1.569         3.000       1.431      RAMB36_X3Y13  pl_top_m1/deal_PostImage_m1/max_pooling_loop[6].max_pooling_m/user_maxpooling_fifo_max1/ram_reg_reg/CLKBWRCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.569         3.000       1.431      RAMB36_X2Y15  pl_top_m1/deal_PostImage_m1/max_pooling_loop[6].max_pooling_m/user_maxpooling_fifo_max2/ram_reg_reg/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKBWRCLK  n/a            1.569         3.000       1.431      RAMB36_X2Y15  pl_top_m1/deal_PostImage_m1/max_pooling_loop[6].max_pooling_m/user_maxpooling_fifo_max2/ram_reg_reg/CLKBWRCLK
Low Pulse Width   Fast    RAMB36E2/CLKBWRCLK  n/a            0.542         1.500       0.958      RAMB36_X3Y30  pl_top_m1/buffer_control_m1/image_read_buffer_control_m1/image_ram_loop[4].image_ram_m1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Low Pulse Width   Fast    RAMB36E2/CLKBWRCLK  n/a            0.542         1.500       0.958      RAMB36_X3Y34  pl_top_m1/buffer_control_m1/image_read_buffer_control_m1/image_ram_loop[4].image_ram_m1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Low Pulse Width   Fast    RAMB36E2/CLKARDCLK  n/a            0.542         1.500       0.958      RAMB36_X2Y2   pl_top_m1/buffer_control_m1/image_write_buffer_control_m1/post_image_ram_loop[1].post_image_ram_m1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Low Pulse Width   Fast    RAMB36E2/CLKBWRCLK  n/a            0.542         1.500       0.958      RAMB36_X4Y4   pl_top_m1/buffer_control_m1/image_write_buffer_control_m1/post_image_ram_loop[2].post_image_ram_m1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Low Pulse Width   Fast    RAMB36E2/CLKBWRCLK  n/a            0.542         1.500       0.958      RAMB36_X2Y3   pl_top_m1/buffer_control_m1/image_write_buffer_control_m1/post_image_ram_loop[2].post_image_ram_m1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Low Pulse Width   Fast    RAMB36E2/CLKARDCLK  n/a            0.542         1.500       0.958      RAMB36_X1Y0   pl_top_m1/buffer_control_m1/image_write_buffer_control_m1/post_image_ram_loop[4].post_image_ram_m1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Low Pulse Width   Fast    RAMB36E2/CLKBWRCLK  n/a            0.542         1.500       0.958      RAMB36_X5Y6   pl_top_m1/buffer_control_m1/image_write_buffer_control_m1/post_image_ram_loop[4].post_image_ram_m1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Low Pulse Width   Fast    RAMB36E2/CLKBWRCLK  n/a            0.542         1.500       0.958      RAMB36_X0Y3   pl_top_m1/buffer_control_m1/image_write_buffer_control_m1/post_image_ram_loop[5].post_image_ram_m1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Low Pulse Width   Fast    RAMB36E2/CLKARDCLK  n/a            0.542         1.500       0.958      RAMB36_X0Y11  pl_top_m1/buffer_control_m1/image_write_buffer_control_m1/post_image_ram_loop[6].post_image_ram_m1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Low Pulse Width   Fast    RAMB36E2/CLKBWRCLK  n/a            0.542         1.500       0.958      RAMB36_X5Y14  pl_top_m1/deal_PostImage_m1/max_pooling_loop[0].max_pooling_m/user_maxpooling_fifo_max1/ram_reg_reg/CLKBWRCLK
High Pulse Width  Fast    RAMB36E2/CLKARDCLK  n/a            0.542         1.500       0.958      RAMB36_X0Y7   pl_top_m1/deal_PostImage_m1/max_pooling_loop[5].max_pooling_m/user_maxpooling_fifo_max1/ram_reg_reg/CLKARDCLK
High Pulse Width  Fast    RAMB36E2/CLKBWRCLK  n/a            0.542         1.500       0.958      RAMB36_X0Y7   pl_top_m1/deal_PostImage_m1/max_pooling_loop[5].max_pooling_m/user_maxpooling_fifo_max1/ram_reg_reg/CLKBWRCLK
High Pulse Width  Fast    RAMB36E2/CLKARDCLK  n/a            0.542         1.500       0.958      RAMB36_X0Y9   pl_top_m1/deal_PostImage_m1/max_pooling_loop[5].max_pooling_m/user_maxpooling_fifo_max2/ram_reg_reg/CLKARDCLK
High Pulse Width  Fast    RAMB36E2/CLKBWRCLK  n/a            0.542         1.500       0.958      RAMB36_X0Y9   pl_top_m1/deal_PostImage_m1/max_pooling_loop[5].max_pooling_m/user_maxpooling_fifo_max2/ram_reg_reg/CLKBWRCLK
High Pulse Width  Fast    RAMB36E2/CLKARDCLK  n/a            0.542         1.500       0.958      RAMB36_X1Y16  pl_top_m1/deal_PostImage_m1/max_pooling_loop[5].max_pooling_m/user_maxpooling_fifo_nomax1/ram_reg_reg/CLKARDCLK
High Pulse Width  Fast    RAMB36E2/CLKBWRCLK  n/a            0.542         1.500       0.958      RAMB36_X1Y16  pl_top_m1/deal_PostImage_m1/max_pooling_loop[5].max_pooling_m/user_maxpooling_fifo_nomax1/ram_reg_reg/CLKBWRCLK
High Pulse Width  Fast    RAMB36E2/CLKARDCLK  n/a            0.542         1.500       0.958      RAMB36_X2Y12  pl_top_m1/deal_PostImage_m1/max_pooling_loop[6].max_pooling_m/combine2data_fifo_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC_SP.ram/CLKARDCLK
High Pulse Width  Fast    RAMB36E2/CLKBWRCLK  n/a            0.542         1.500       0.958      RAMB36_X2Y12  pl_top_m1/deal_PostImage_m1/max_pooling_loop[6].max_pooling_m/combine2data_fifo_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC_SP.ram/CLKBWRCLK
High Pulse Width  Fast    RAMB36E2/CLKARDCLK  n/a            0.542         1.500       0.958      RAMB36_X1Y18  pl_top_m1/buffer_control_m1/head_bufer_control_m1/head_fifo_m1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKARDCLK
High Pulse Width  Fast    RAMB36E2/CLKBWRCLK  n/a            0.542         1.500       0.958      RAMB36_X0Y27  pl_top_m1/buffer_control_m1/image_read_buffer_control_m1/image_ram_loop[0].image_ram_m1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_PLL
  To Clock:  clkfbout_PLL

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.460ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_PLL
Waveform(ns):       { 0.000 1.875 }
Period(ns):         3.750
Sources:            { pl_top_m1/PLL_m1/inst/mmcme4_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period  n/a     BUFGCE/I             n/a            1.290         3.750       2.460      BUFGCE_X0Y14  pl_top_m1/PLL_m1/inst/clkf_buf/I
Min Period  n/a     MMCME4_ADV/CLKFBOUT  n/a            1.071         3.750       2.679      MMCM_X0Y0     pl_top_m1/PLL_m1/inst/mmcme4_adv_inst/CLKFBOUT
Min Period  n/a     MMCME4_ADV/CLKFBIN   n/a            1.071         3.750       2.679      MMCM_X0Y0     pl_top_m1/PLL_m1/inst/mmcme4_adv_inst/CLKFBIN



---------------------------------------------------------------------------------------------------
From Clock:  clk_pl_1
  To Clock:  clk_pl_0

Setup :            0  Failing Endpoints,  Worst Slack        2.071ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.311ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.071ns  (required time - arrival time)
  Source:                 system_wrapper_m1/system_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@1.875ns period=3.750ns})
  Destination:            pl_top_m1/axi_interface_control_m1/information_read_write_m1/image_begin_temp_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@1.875ns period=3.750ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.750ns  (clk_pl_0 rise@3.750ns - clk_pl_1 rise@0.000ns)
  Data Path Delay:        1.921ns  (logic 0.081ns (4.217%)  route 1.840ns (95.783%))
  Logic Levels:           0  
  Clock Path Skew:        0.336ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.532ns = ( 5.282 - 3.750 ) 
    Source Clock Delay      (SCD):    1.196ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.119ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.226ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.997ns (routing 0.202ns, distribution 0.795ns)
  Clock Net Delay (Destination): 1.372ns (routing 0.518ns, distribution 0.854ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.171     0.171    system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y49        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.199 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=652, routed)         0.997     1.196    system_wrapper_m1/system_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X6Y142         FDRE                                         r  system_wrapper_m1/system_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y142         FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.081     1.277 r  system_wrapper_m1/system_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=4, routed)           1.840     3.117    pl_top_m1/axi_interface_control_m1/information_read_write_m1/image_begin
    SLICE_X5Y94          FDRE                                         r  pl_top_m1/axi_interface_control_m1/information_read_write_m1/image_begin_temp_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      3.750     3.750 r  
    PS8_X0Y0             PS8                          0.000     3.750 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     3.885    system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     3.910 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=1710, routed)        1.372     5.282    pl_top_m1/axi_interface_control_m1/information_read_write_m1/AXI_CLK
    SLICE_X5Y94          FDRE                                         r  pl_top_m1/axi_interface_control_m1/information_read_write_m1/image_begin_temp_reg/C
                         clock pessimism              0.000     5.282    
                         clock uncertainty           -0.119     5.163    
    SLICE_X5Y94          FDRE (Setup_FFF_SLICEM_C_D)
                                                      0.025     5.188    pl_top_m1/axi_interface_control_m1/information_read_write_m1/image_begin_temp_reg
  -------------------------------------------------------------------
                         required time                          5.188    
                         arrival time                          -3.117    
  -------------------------------------------------------------------
                         slack                                  2.071    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.311ns  (arrival time - required time)
  Source:                 system_wrapper_m1/system_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@1.875ns period=3.750ns})
  Destination:            pl_top_m1/axi_interface_control_m1/information_read_write_m1/image_begin_temp_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@1.875ns period=3.750ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_1 rise@0.000ns)
  Data Path Delay:        1.230ns  (logic 0.061ns (4.959%)  route 1.169ns (95.041%))
  Logic Levels:           0  
  Clock Path Skew:        0.740ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.761ns
    Source Clock Delay      (SCD):    1.021ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.119ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.226ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.861ns (routing 0.181ns, distribution 0.680ns)
  Clock Net Delay (Destination): 1.562ns (routing 0.575ns, distribution 0.987ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.135     0.135    system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y49        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.160 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=652, routed)         0.861     1.021    system_wrapper_m1/system_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X6Y142         FDRE                                         r  system_wrapper_m1/system_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y142         FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.061     1.082 r  system_wrapper_m1/system_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=4, routed)           1.169     2.251    pl_top_m1/axi_interface_control_m1/information_read_write_m1/image_begin
    SLICE_X5Y94          FDRE                                         r  pl_top_m1/axi_interface_control_m1/information_read_write_m1/image_begin_temp_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.171     0.171    system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.199 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=1710, routed)        1.562     1.761    pl_top_m1/axi_interface_control_m1/information_read_write_m1/AXI_CLK
    SLICE_X5Y94          FDRE                                         r  pl_top_m1/axi_interface_control_m1/information_read_write_m1/image_begin_temp_reg/C
                         clock pessimism              0.000     1.761    
                         clock uncertainty            0.119     1.880    
    SLICE_X5Y94          FDRE (Hold_FFF_SLICEM_C_D)
                                                      0.060     1.940    pl_top_m1/axi_interface_control_m1/information_read_write_m1/image_begin_temp_reg
  -------------------------------------------------------------------
                         required time                         -1.940    
                         arrival time                           2.251    
  -------------------------------------------------------------------
                         slack                                  0.311    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_PLL
  To Clock:  clk_pl_0

Setup :           53  Failing Endpoints,  Worst Slack       -0.504ns,  Total Violation      -14.140ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.006ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.504ns  (required time - arrival time)
  Source:                 pl_top_m1/load_data_m1/load_head_m1/image_num_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_PLL  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            pl_top_m1/axi_interface_control_m1/information_read_write_m1/image_toaxi_num_r_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@1.875ns period=3.750ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.750ns  (clk_pl_0 rise@3.750ns - clk_out2_PLL rise@3.000ns)
  Data Path Delay:        1.116ns  (logic 0.268ns (24.014%)  route 0.848ns (75.986%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.629ns = ( 5.379 - 3.750 ) 
    Source Clock Delay      (SCD):    1.559ns = ( 4.559 - 3.000 ) 
    Clock Pessimism Removal (CPR):    0.061ns
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.226ns
    Phase Error              (PE):    0.076ns
  Clock Net Delay (Source):      1.969ns (routing 0.996ns, distribution 0.973ns)
  Clock Net Delay (Destination): 1.469ns (routing 0.518ns, distribution 0.951ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_PLL rise edge)
                                                      3.000     3.000 r  
    BUFG_PS_X0Y48        BUFG_PS                      0.000     3.000 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1710, routed)        1.617     4.617    pl_top_m1/PLL_m1/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -2.305     2.312 r  pl_top_m1/PLL_m1/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.250     2.562    pl_top_m1/PLL_m1/inst/clk_out2_PLL
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.590 r  pl_top_m1/PLL_m1/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=56210, routed)       1.969     4.559    pl_top_m1/load_data_m1/load_head_m1/clk_out2
    SLICE_X4Y87          FDRE                                         r  pl_top_m1/load_data_m1/load_head_m1/image_num_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y87          FDRE (Prop_CFF2_SLICEM_C_Q)
                                                      0.077     4.636 f  pl_top_m1/load_data_m1/load_head_m1/image_num_reg[3]/Q
                         net (fo=2, routed)           0.280     4.916    pl_top_m1/axi_interface_control_m1/information_read_write_m1/image_num_reg[12][3]
    SLICE_X4Y87          LUT4 (Prop_E6LUT_SLICEM_I3_O)
                                                      0.100     5.016 f  pl_top_m1/axi_interface_control_m1/information_read_write_m1/xlnx_opt_LUT_information_rea_LUT5_5/O
                         net (fo=1, routed)           0.141     5.157    pl_top_m1/axi_interface_control_m1/information_read_write_m1/xlnx_opt_information_rea_net_12_1
    SLICE_X4Y87          LUT6 (Prop_H6LUT_SLICEM_I5_O)
                                                      0.039     5.196 f  pl_top_m1/axi_interface_control_m1/information_read_write_m1/xlnx_opt_LUT_information_rea_LUT5_5_1/O
                         net (fo=1, routed)           0.040     5.236    pl_top_m1/axi_interface_control_m1/information_read_write_m1/xlnx_opt_information_rea_net_12
    SLICE_X4Y87          LUT5 (Prop_G6LUT_SLICEM_I4_O)
                                                      0.052     5.288 r  pl_top_m1/axi_interface_control_m1/information_read_write_m1/xlnx_opt_LUT_information_rea_LUT5_5_2/O
                         net (fo=13, routed)          0.387     5.675    pl_top_m1/axi_interface_control_m1/information_read_write_m1/information_rea_net_12
    SLICE_X3Y87          FDRE                                         r  pl_top_m1/axi_interface_control_m1/information_read_write_m1/image_toaxi_num_r_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      3.750     3.750 r  
    PS8_X0Y0             PS8                          0.000     3.750 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     3.885    system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     3.910 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=1710, routed)        1.469     5.379    pl_top_m1/axi_interface_control_m1/information_read_write_m1/AXI_CLK
    SLICE_X3Y87          FDRE                                         r  pl_top_m1/axi_interface_control_m1/information_read_write_m1/image_toaxi_num_r_reg[12]/C
                         clock pessimism              0.061     5.440    
                         clock uncertainty           -0.195     5.245    
    SLICE_X3Y87          FDRE (Setup_AFF_SLICEL_C_R)
                                                     -0.074     5.171    pl_top_m1/axi_interface_control_m1/information_read_write_m1/image_toaxi_num_r_reg[12]
  -------------------------------------------------------------------
                         required time                          5.171    
                         arrival time                          -5.675    
  -------------------------------------------------------------------
                         slack                                 -0.504    

Slack (VIOLATED) :        -0.504ns  (required time - arrival time)
  Source:                 pl_top_m1/load_data_m1/load_head_m1/image_num_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_PLL  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            pl_top_m1/axi_interface_control_m1/information_read_write_m1/image_toaxi_num_r_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@1.875ns period=3.750ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.750ns  (clk_pl_0 rise@3.750ns - clk_out2_PLL rise@3.000ns)
  Data Path Delay:        1.116ns  (logic 0.268ns (24.014%)  route 0.848ns (75.986%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.629ns = ( 5.379 - 3.750 ) 
    Source Clock Delay      (SCD):    1.559ns = ( 4.559 - 3.000 ) 
    Clock Pessimism Removal (CPR):    0.061ns
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.226ns
    Phase Error              (PE):    0.076ns
  Clock Net Delay (Source):      1.969ns (routing 0.996ns, distribution 0.973ns)
  Clock Net Delay (Destination): 1.469ns (routing 0.518ns, distribution 0.951ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_PLL rise edge)
                                                      3.000     3.000 r  
    BUFG_PS_X0Y48        BUFG_PS                      0.000     3.000 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1710, routed)        1.617     4.617    pl_top_m1/PLL_m1/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -2.305     2.312 r  pl_top_m1/PLL_m1/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.250     2.562    pl_top_m1/PLL_m1/inst/clk_out2_PLL
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.590 r  pl_top_m1/PLL_m1/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=56210, routed)       1.969     4.559    pl_top_m1/load_data_m1/load_head_m1/clk_out2
    SLICE_X4Y87          FDRE                                         r  pl_top_m1/load_data_m1/load_head_m1/image_num_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y87          FDRE (Prop_CFF2_SLICEM_C_Q)
                                                      0.077     4.636 f  pl_top_m1/load_data_m1/load_head_m1/image_num_reg[3]/Q
                         net (fo=2, routed)           0.280     4.916    pl_top_m1/axi_interface_control_m1/information_read_write_m1/image_num_reg[12][3]
    SLICE_X4Y87          LUT4 (Prop_E6LUT_SLICEM_I3_O)
                                                      0.100     5.016 f  pl_top_m1/axi_interface_control_m1/information_read_write_m1/xlnx_opt_LUT_information_rea_LUT5_5/O
                         net (fo=1, routed)           0.141     5.157    pl_top_m1/axi_interface_control_m1/information_read_write_m1/xlnx_opt_information_rea_net_12_1
    SLICE_X4Y87          LUT6 (Prop_H6LUT_SLICEM_I5_O)
                                                      0.039     5.196 f  pl_top_m1/axi_interface_control_m1/information_read_write_m1/xlnx_opt_LUT_information_rea_LUT5_5_1/O
                         net (fo=1, routed)           0.040     5.236    pl_top_m1/axi_interface_control_m1/information_read_write_m1/xlnx_opt_information_rea_net_12
    SLICE_X4Y87          LUT5 (Prop_G6LUT_SLICEM_I4_O)
                                                      0.052     5.288 r  pl_top_m1/axi_interface_control_m1/information_read_write_m1/xlnx_opt_LUT_information_rea_LUT5_5_2/O
                         net (fo=13, routed)          0.387     5.675    pl_top_m1/axi_interface_control_m1/information_read_write_m1/information_rea_net_12
    SLICE_X3Y87          FDRE                                         r  pl_top_m1/axi_interface_control_m1/information_read_write_m1/image_toaxi_num_r_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      3.750     3.750 r  
    PS8_X0Y0             PS8                          0.000     3.750 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     3.885    system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     3.910 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=1710, routed)        1.469     5.379    pl_top_m1/axi_interface_control_m1/information_read_write_m1/AXI_CLK
    SLICE_X3Y87          FDRE                                         r  pl_top_m1/axi_interface_control_m1/information_read_write_m1/image_toaxi_num_r_reg[4]/C
                         clock pessimism              0.061     5.440    
                         clock uncertainty           -0.195     5.245    
    SLICE_X3Y87          FDRE (Setup_AFF2_SLICEL_C_R)
                                                     -0.074     5.171    pl_top_m1/axi_interface_control_m1/information_read_write_m1/image_toaxi_num_r_reg[4]
  -------------------------------------------------------------------
                         required time                          5.171    
                         arrival time                          -5.675    
  -------------------------------------------------------------------
                         slack                                 -0.504    

Slack (VIOLATED) :        -0.504ns  (required time - arrival time)
  Source:                 pl_top_m1/load_data_m1/load_head_m1/image_num_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_PLL  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            pl_top_m1/axi_interface_control_m1/information_read_write_m1/image_toaxi_num_r_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@1.875ns period=3.750ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.750ns  (clk_pl_0 rise@3.750ns - clk_out2_PLL rise@3.000ns)
  Data Path Delay:        1.116ns  (logic 0.268ns (24.014%)  route 0.848ns (75.986%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.629ns = ( 5.379 - 3.750 ) 
    Source Clock Delay      (SCD):    1.559ns = ( 4.559 - 3.000 ) 
    Clock Pessimism Removal (CPR):    0.061ns
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.226ns
    Phase Error              (PE):    0.076ns
  Clock Net Delay (Source):      1.969ns (routing 0.996ns, distribution 0.973ns)
  Clock Net Delay (Destination): 1.469ns (routing 0.518ns, distribution 0.951ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_PLL rise edge)
                                                      3.000     3.000 r  
    BUFG_PS_X0Y48        BUFG_PS                      0.000     3.000 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1710, routed)        1.617     4.617    pl_top_m1/PLL_m1/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -2.305     2.312 r  pl_top_m1/PLL_m1/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.250     2.562    pl_top_m1/PLL_m1/inst/clk_out2_PLL
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.590 r  pl_top_m1/PLL_m1/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=56210, routed)       1.969     4.559    pl_top_m1/load_data_m1/load_head_m1/clk_out2
    SLICE_X4Y87          FDRE                                         r  pl_top_m1/load_data_m1/load_head_m1/image_num_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y87          FDRE (Prop_CFF2_SLICEM_C_Q)
                                                      0.077     4.636 f  pl_top_m1/load_data_m1/load_head_m1/image_num_reg[3]/Q
                         net (fo=2, routed)           0.280     4.916    pl_top_m1/axi_interface_control_m1/information_read_write_m1/image_num_reg[12][3]
    SLICE_X4Y87          LUT4 (Prop_E6LUT_SLICEM_I3_O)
                                                      0.100     5.016 f  pl_top_m1/axi_interface_control_m1/information_read_write_m1/xlnx_opt_LUT_information_rea_LUT5_5/O
                         net (fo=1, routed)           0.141     5.157    pl_top_m1/axi_interface_control_m1/information_read_write_m1/xlnx_opt_information_rea_net_12_1
    SLICE_X4Y87          LUT6 (Prop_H6LUT_SLICEM_I5_O)
                                                      0.039     5.196 f  pl_top_m1/axi_interface_control_m1/information_read_write_m1/xlnx_opt_LUT_information_rea_LUT5_5_1/O
                         net (fo=1, routed)           0.040     5.236    pl_top_m1/axi_interface_control_m1/information_read_write_m1/xlnx_opt_information_rea_net_12
    SLICE_X4Y87          LUT5 (Prop_G6LUT_SLICEM_I4_O)
                                                      0.052     5.288 r  pl_top_m1/axi_interface_control_m1/information_read_write_m1/xlnx_opt_LUT_information_rea_LUT5_5_2/O
                         net (fo=13, routed)          0.387     5.675    pl_top_m1/axi_interface_control_m1/information_read_write_m1/information_rea_net_12
    SLICE_X3Y87          FDRE                                         r  pl_top_m1/axi_interface_control_m1/information_read_write_m1/image_toaxi_num_r_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      3.750     3.750 r  
    PS8_X0Y0             PS8                          0.000     3.750 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     3.885    system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     3.910 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=1710, routed)        1.469     5.379    pl_top_m1/axi_interface_control_m1/information_read_write_m1/AXI_CLK
    SLICE_X3Y87          FDRE                                         r  pl_top_m1/axi_interface_control_m1/information_read_write_m1/image_toaxi_num_r_reg[5]/C
                         clock pessimism              0.061     5.440    
                         clock uncertainty           -0.195     5.245    
    SLICE_X3Y87          FDRE (Setup_BFF_SLICEL_C_R)
                                                     -0.074     5.171    pl_top_m1/axi_interface_control_m1/information_read_write_m1/image_toaxi_num_r_reg[5]
  -------------------------------------------------------------------
                         required time                          5.171    
                         arrival time                          -5.675    
  -------------------------------------------------------------------
                         slack                                 -0.504    

Slack (VIOLATED) :        -0.504ns  (required time - arrival time)
  Source:                 pl_top_m1/load_data_m1/load_head_m1/image_num_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_PLL  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            pl_top_m1/axi_interface_control_m1/information_read_write_m1/image_toaxi_num_r_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@1.875ns period=3.750ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.750ns  (clk_pl_0 rise@3.750ns - clk_out2_PLL rise@3.000ns)
  Data Path Delay:        1.116ns  (logic 0.268ns (24.014%)  route 0.848ns (75.986%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.629ns = ( 5.379 - 3.750 ) 
    Source Clock Delay      (SCD):    1.559ns = ( 4.559 - 3.000 ) 
    Clock Pessimism Removal (CPR):    0.061ns
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.226ns
    Phase Error              (PE):    0.076ns
  Clock Net Delay (Source):      1.969ns (routing 0.996ns, distribution 0.973ns)
  Clock Net Delay (Destination): 1.469ns (routing 0.518ns, distribution 0.951ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_PLL rise edge)
                                                      3.000     3.000 r  
    BUFG_PS_X0Y48        BUFG_PS                      0.000     3.000 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1710, routed)        1.617     4.617    pl_top_m1/PLL_m1/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -2.305     2.312 r  pl_top_m1/PLL_m1/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.250     2.562    pl_top_m1/PLL_m1/inst/clk_out2_PLL
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.590 r  pl_top_m1/PLL_m1/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=56210, routed)       1.969     4.559    pl_top_m1/load_data_m1/load_head_m1/clk_out2
    SLICE_X4Y87          FDRE                                         r  pl_top_m1/load_data_m1/load_head_m1/image_num_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y87          FDRE (Prop_CFF2_SLICEM_C_Q)
                                                      0.077     4.636 f  pl_top_m1/load_data_m1/load_head_m1/image_num_reg[3]/Q
                         net (fo=2, routed)           0.280     4.916    pl_top_m1/axi_interface_control_m1/information_read_write_m1/image_num_reg[12][3]
    SLICE_X4Y87          LUT4 (Prop_E6LUT_SLICEM_I3_O)
                                                      0.100     5.016 f  pl_top_m1/axi_interface_control_m1/information_read_write_m1/xlnx_opt_LUT_information_rea_LUT5_5/O
                         net (fo=1, routed)           0.141     5.157    pl_top_m1/axi_interface_control_m1/information_read_write_m1/xlnx_opt_information_rea_net_12_1
    SLICE_X4Y87          LUT6 (Prop_H6LUT_SLICEM_I5_O)
                                                      0.039     5.196 f  pl_top_m1/axi_interface_control_m1/information_read_write_m1/xlnx_opt_LUT_information_rea_LUT5_5_1/O
                         net (fo=1, routed)           0.040     5.236    pl_top_m1/axi_interface_control_m1/information_read_write_m1/xlnx_opt_information_rea_net_12
    SLICE_X4Y87          LUT5 (Prop_G6LUT_SLICEM_I4_O)
                                                      0.052     5.288 r  pl_top_m1/axi_interface_control_m1/information_read_write_m1/xlnx_opt_LUT_information_rea_LUT5_5_2/O
                         net (fo=13, routed)          0.387     5.675    pl_top_m1/axi_interface_control_m1/information_read_write_m1/information_rea_net_12
    SLICE_X3Y87          FDRE                                         r  pl_top_m1/axi_interface_control_m1/information_read_write_m1/image_toaxi_num_r_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      3.750     3.750 r  
    PS8_X0Y0             PS8                          0.000     3.750 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     3.885    system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     3.910 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=1710, routed)        1.469     5.379    pl_top_m1/axi_interface_control_m1/information_read_write_m1/AXI_CLK
    SLICE_X3Y87          FDRE                                         r  pl_top_m1/axi_interface_control_m1/information_read_write_m1/image_toaxi_num_r_reg[6]/C
                         clock pessimism              0.061     5.440    
                         clock uncertainty           -0.195     5.245    
    SLICE_X3Y87          FDRE (Setup_BFF2_SLICEL_C_R)
                                                     -0.074     5.171    pl_top_m1/axi_interface_control_m1/information_read_write_m1/image_toaxi_num_r_reg[6]
  -------------------------------------------------------------------
                         required time                          5.171    
                         arrival time                          -5.675    
  -------------------------------------------------------------------
                         slack                                 -0.504    

Slack (VIOLATED) :        -0.504ns  (required time - arrival time)
  Source:                 pl_top_m1/load_data_m1/load_head_m1/image_num_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_PLL  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            pl_top_m1/axi_interface_control_m1/information_read_write_m1/image_toaxi_num_r_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@1.875ns period=3.750ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.750ns  (clk_pl_0 rise@3.750ns - clk_out2_PLL rise@3.000ns)
  Data Path Delay:        1.116ns  (logic 0.268ns (24.014%)  route 0.848ns (75.986%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.629ns = ( 5.379 - 3.750 ) 
    Source Clock Delay      (SCD):    1.559ns = ( 4.559 - 3.000 ) 
    Clock Pessimism Removal (CPR):    0.061ns
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.226ns
    Phase Error              (PE):    0.076ns
  Clock Net Delay (Source):      1.969ns (routing 0.996ns, distribution 0.973ns)
  Clock Net Delay (Destination): 1.469ns (routing 0.518ns, distribution 0.951ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_PLL rise edge)
                                                      3.000     3.000 r  
    BUFG_PS_X0Y48        BUFG_PS                      0.000     3.000 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1710, routed)        1.617     4.617    pl_top_m1/PLL_m1/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -2.305     2.312 r  pl_top_m1/PLL_m1/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.250     2.562    pl_top_m1/PLL_m1/inst/clk_out2_PLL
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.590 r  pl_top_m1/PLL_m1/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=56210, routed)       1.969     4.559    pl_top_m1/load_data_m1/load_head_m1/clk_out2
    SLICE_X4Y87          FDRE                                         r  pl_top_m1/load_data_m1/load_head_m1/image_num_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y87          FDRE (Prop_CFF2_SLICEM_C_Q)
                                                      0.077     4.636 f  pl_top_m1/load_data_m1/load_head_m1/image_num_reg[3]/Q
                         net (fo=2, routed)           0.280     4.916    pl_top_m1/axi_interface_control_m1/information_read_write_m1/image_num_reg[12][3]
    SLICE_X4Y87          LUT4 (Prop_E6LUT_SLICEM_I3_O)
                                                      0.100     5.016 f  pl_top_m1/axi_interface_control_m1/information_read_write_m1/xlnx_opt_LUT_information_rea_LUT5_5/O
                         net (fo=1, routed)           0.141     5.157    pl_top_m1/axi_interface_control_m1/information_read_write_m1/xlnx_opt_information_rea_net_12_1
    SLICE_X4Y87          LUT6 (Prop_H6LUT_SLICEM_I5_O)
                                                      0.039     5.196 f  pl_top_m1/axi_interface_control_m1/information_read_write_m1/xlnx_opt_LUT_information_rea_LUT5_5_1/O
                         net (fo=1, routed)           0.040     5.236    pl_top_m1/axi_interface_control_m1/information_read_write_m1/xlnx_opt_information_rea_net_12
    SLICE_X4Y87          LUT5 (Prop_G6LUT_SLICEM_I4_O)
                                                      0.052     5.288 r  pl_top_m1/axi_interface_control_m1/information_read_write_m1/xlnx_opt_LUT_information_rea_LUT5_5_2/O
                         net (fo=13, routed)          0.387     5.675    pl_top_m1/axi_interface_control_m1/information_read_write_m1/information_rea_net_12
    SLICE_X3Y87          FDRE                                         r  pl_top_m1/axi_interface_control_m1/information_read_write_m1/image_toaxi_num_r_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      3.750     3.750 r  
    PS8_X0Y0             PS8                          0.000     3.750 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     3.885    system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     3.910 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=1710, routed)        1.469     5.379    pl_top_m1/axi_interface_control_m1/information_read_write_m1/AXI_CLK
    SLICE_X3Y87          FDRE                                         r  pl_top_m1/axi_interface_control_m1/information_read_write_m1/image_toaxi_num_r_reg[7]/C
                         clock pessimism              0.061     5.440    
                         clock uncertainty           -0.195     5.245    
    SLICE_X3Y87          FDRE (Setup_CFF_SLICEL_C_R)
                                                     -0.074     5.171    pl_top_m1/axi_interface_control_m1/information_read_write_m1/image_toaxi_num_r_reg[7]
  -------------------------------------------------------------------
                         required time                          5.171    
                         arrival time                          -5.675    
  -------------------------------------------------------------------
                         slack                                 -0.504    

Slack (VIOLATED) :        -0.479ns  (required time - arrival time)
  Source:                 pl_top_m1/load_data_m1/load_head_m1/image_num_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_PLL  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            pl_top_m1/axi_interface_control_m1/information_read_write_m1/image_toaxi_num_r_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by clk_pl_0  {rise@0.000ns fall@1.875ns period=3.750ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.750ns  (clk_pl_0 rise@3.750ns - clk_out2_PLL rise@3.000ns)
  Data Path Delay:        1.099ns  (logic 0.268ns (24.386%)  route 0.831ns (75.614%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.139ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.637ns = ( 5.387 - 3.750 ) 
    Source Clock Delay      (SCD):    1.559ns = ( 4.559 - 3.000 ) 
    Clock Pessimism Removal (CPR):    0.061ns
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.226ns
    Phase Error              (PE):    0.076ns
  Clock Net Delay (Source):      1.969ns (routing 0.996ns, distribution 0.973ns)
  Clock Net Delay (Destination): 1.477ns (routing 0.518ns, distribution 0.959ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_PLL rise edge)
                                                      3.000     3.000 r  
    BUFG_PS_X0Y48        BUFG_PS                      0.000     3.000 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1710, routed)        1.617     4.617    pl_top_m1/PLL_m1/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -2.305     2.312 r  pl_top_m1/PLL_m1/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.250     2.562    pl_top_m1/PLL_m1/inst/clk_out2_PLL
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.590 r  pl_top_m1/PLL_m1/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=56210, routed)       1.969     4.559    pl_top_m1/load_data_m1/load_head_m1/clk_out2
    SLICE_X4Y87          FDRE                                         r  pl_top_m1/load_data_m1/load_head_m1/image_num_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y87          FDRE (Prop_CFF2_SLICEM_C_Q)
                                                      0.077     4.636 f  pl_top_m1/load_data_m1/load_head_m1/image_num_reg[3]/Q
                         net (fo=2, routed)           0.280     4.916    pl_top_m1/axi_interface_control_m1/information_read_write_m1/image_num_reg[12][3]
    SLICE_X4Y87          LUT4 (Prop_E6LUT_SLICEM_I3_O)
                                                      0.100     5.016 f  pl_top_m1/axi_interface_control_m1/information_read_write_m1/xlnx_opt_LUT_information_rea_LUT5_5/O
                         net (fo=1, routed)           0.141     5.157    pl_top_m1/axi_interface_control_m1/information_read_write_m1/xlnx_opt_information_rea_net_12_1
    SLICE_X4Y87          LUT6 (Prop_H6LUT_SLICEM_I5_O)
                                                      0.039     5.196 f  pl_top_m1/axi_interface_control_m1/information_read_write_m1/xlnx_opt_LUT_information_rea_LUT5_5_1/O
                         net (fo=1, routed)           0.040     5.236    pl_top_m1/axi_interface_control_m1/information_read_write_m1/xlnx_opt_information_rea_net_12
    SLICE_X4Y87          LUT5 (Prop_G6LUT_SLICEM_I4_O)
                                                      0.052     5.288 r  pl_top_m1/axi_interface_control_m1/information_read_write_m1/xlnx_opt_LUT_information_rea_LUT5_5_2/O
                         net (fo=13, routed)          0.370     5.658    pl_top_m1/axi_interface_control_m1/information_read_write_m1/information_rea_net_12
    SLICE_X4Y87          FDSE                                         r  pl_top_m1/axi_interface_control_m1/information_read_write_m1/image_toaxi_num_r_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      3.750     3.750 r  
    PS8_X0Y0             PS8                          0.000     3.750 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     3.885    system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     3.910 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=1710, routed)        1.477     5.387    pl_top_m1/axi_interface_control_m1/information_read_write_m1/AXI_CLK
    SLICE_X4Y87          FDSE                                         r  pl_top_m1/axi_interface_control_m1/information_read_write_m1/image_toaxi_num_r_reg[0]/C
                         clock pessimism              0.061     5.448    
                         clock uncertainty           -0.195     5.253    
    SLICE_X4Y87          FDSE (Setup_EFF_SLICEM_C_S)
                                                     -0.074     5.179    pl_top_m1/axi_interface_control_m1/information_read_write_m1/image_toaxi_num_r_reg[0]
  -------------------------------------------------------------------
                         required time                          5.179    
                         arrival time                          -5.658    
  -------------------------------------------------------------------
                         slack                                 -0.479    

Slack (VIOLATED) :        -0.479ns  (required time - arrival time)
  Source:                 pl_top_m1/load_data_m1/load_head_m1/image_num_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_PLL  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            pl_top_m1/axi_interface_control_m1/information_read_write_m1/image_toaxi_num_r_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@1.875ns period=3.750ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.750ns  (clk_pl_0 rise@3.750ns - clk_out2_PLL rise@3.000ns)
  Data Path Delay:        1.099ns  (logic 0.268ns (24.386%)  route 0.831ns (75.614%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.139ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.637ns = ( 5.387 - 3.750 ) 
    Source Clock Delay      (SCD):    1.559ns = ( 4.559 - 3.000 ) 
    Clock Pessimism Removal (CPR):    0.061ns
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.226ns
    Phase Error              (PE):    0.076ns
  Clock Net Delay (Source):      1.969ns (routing 0.996ns, distribution 0.973ns)
  Clock Net Delay (Destination): 1.477ns (routing 0.518ns, distribution 0.959ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_PLL rise edge)
                                                      3.000     3.000 r  
    BUFG_PS_X0Y48        BUFG_PS                      0.000     3.000 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1710, routed)        1.617     4.617    pl_top_m1/PLL_m1/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -2.305     2.312 r  pl_top_m1/PLL_m1/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.250     2.562    pl_top_m1/PLL_m1/inst/clk_out2_PLL
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.590 r  pl_top_m1/PLL_m1/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=56210, routed)       1.969     4.559    pl_top_m1/load_data_m1/load_head_m1/clk_out2
    SLICE_X4Y87          FDRE                                         r  pl_top_m1/load_data_m1/load_head_m1/image_num_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y87          FDRE (Prop_CFF2_SLICEM_C_Q)
                                                      0.077     4.636 f  pl_top_m1/load_data_m1/load_head_m1/image_num_reg[3]/Q
                         net (fo=2, routed)           0.280     4.916    pl_top_m1/axi_interface_control_m1/information_read_write_m1/image_num_reg[12][3]
    SLICE_X4Y87          LUT4 (Prop_E6LUT_SLICEM_I3_O)
                                                      0.100     5.016 f  pl_top_m1/axi_interface_control_m1/information_read_write_m1/xlnx_opt_LUT_information_rea_LUT5_5/O
                         net (fo=1, routed)           0.141     5.157    pl_top_m1/axi_interface_control_m1/information_read_write_m1/xlnx_opt_information_rea_net_12_1
    SLICE_X4Y87          LUT6 (Prop_H6LUT_SLICEM_I5_O)
                                                      0.039     5.196 f  pl_top_m1/axi_interface_control_m1/information_read_write_m1/xlnx_opt_LUT_information_rea_LUT5_5_1/O
                         net (fo=1, routed)           0.040     5.236    pl_top_m1/axi_interface_control_m1/information_read_write_m1/xlnx_opt_information_rea_net_12
    SLICE_X4Y87          LUT5 (Prop_G6LUT_SLICEM_I4_O)
                                                      0.052     5.288 r  pl_top_m1/axi_interface_control_m1/information_read_write_m1/xlnx_opt_LUT_information_rea_LUT5_5_2/O
                         net (fo=13, routed)          0.370     5.658    pl_top_m1/axi_interface_control_m1/information_read_write_m1/information_rea_net_12
    SLICE_X4Y87          FDRE                                         r  pl_top_m1/axi_interface_control_m1/information_read_write_m1/image_toaxi_num_r_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      3.750     3.750 r  
    PS8_X0Y0             PS8                          0.000     3.750 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     3.885    system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     3.910 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=1710, routed)        1.477     5.387    pl_top_m1/axi_interface_control_m1/information_read_write_m1/AXI_CLK
    SLICE_X4Y87          FDRE                                         r  pl_top_m1/axi_interface_control_m1/information_read_write_m1/image_toaxi_num_r_reg[10]/C
                         clock pessimism              0.061     5.448    
                         clock uncertainty           -0.195     5.253    
    SLICE_X4Y87          FDRE (Setup_EFF2_SLICEM_C_R)
                                                     -0.074     5.179    pl_top_m1/axi_interface_control_m1/information_read_write_m1/image_toaxi_num_r_reg[10]
  -------------------------------------------------------------------
                         required time                          5.179    
                         arrival time                          -5.658    
  -------------------------------------------------------------------
                         slack                                 -0.479    

Slack (VIOLATED) :        -0.479ns  (required time - arrival time)
  Source:                 pl_top_m1/load_data_m1/load_head_m1/image_num_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_PLL  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            pl_top_m1/axi_interface_control_m1/information_read_write_m1/image_toaxi_num_r_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@1.875ns period=3.750ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.750ns  (clk_pl_0 rise@3.750ns - clk_out2_PLL rise@3.000ns)
  Data Path Delay:        1.099ns  (logic 0.268ns (24.386%)  route 0.831ns (75.614%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.139ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.637ns = ( 5.387 - 3.750 ) 
    Source Clock Delay      (SCD):    1.559ns = ( 4.559 - 3.000 ) 
    Clock Pessimism Removal (CPR):    0.061ns
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.226ns
    Phase Error              (PE):    0.076ns
  Clock Net Delay (Source):      1.969ns (routing 0.996ns, distribution 0.973ns)
  Clock Net Delay (Destination): 1.477ns (routing 0.518ns, distribution 0.959ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_PLL rise edge)
                                                      3.000     3.000 r  
    BUFG_PS_X0Y48        BUFG_PS                      0.000     3.000 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1710, routed)        1.617     4.617    pl_top_m1/PLL_m1/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -2.305     2.312 r  pl_top_m1/PLL_m1/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.250     2.562    pl_top_m1/PLL_m1/inst/clk_out2_PLL
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.590 r  pl_top_m1/PLL_m1/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=56210, routed)       1.969     4.559    pl_top_m1/load_data_m1/load_head_m1/clk_out2
    SLICE_X4Y87          FDRE                                         r  pl_top_m1/load_data_m1/load_head_m1/image_num_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y87          FDRE (Prop_CFF2_SLICEM_C_Q)
                                                      0.077     4.636 f  pl_top_m1/load_data_m1/load_head_m1/image_num_reg[3]/Q
                         net (fo=2, routed)           0.280     4.916    pl_top_m1/axi_interface_control_m1/information_read_write_m1/image_num_reg[12][3]
    SLICE_X4Y87          LUT4 (Prop_E6LUT_SLICEM_I3_O)
                                                      0.100     5.016 f  pl_top_m1/axi_interface_control_m1/information_read_write_m1/xlnx_opt_LUT_information_rea_LUT5_5/O
                         net (fo=1, routed)           0.141     5.157    pl_top_m1/axi_interface_control_m1/information_read_write_m1/xlnx_opt_information_rea_net_12_1
    SLICE_X4Y87          LUT6 (Prop_H6LUT_SLICEM_I5_O)
                                                      0.039     5.196 f  pl_top_m1/axi_interface_control_m1/information_read_write_m1/xlnx_opt_LUT_information_rea_LUT5_5_1/O
                         net (fo=1, routed)           0.040     5.236    pl_top_m1/axi_interface_control_m1/information_read_write_m1/xlnx_opt_information_rea_net_12
    SLICE_X4Y87          LUT5 (Prop_G6LUT_SLICEM_I4_O)
                                                      0.052     5.288 r  pl_top_m1/axi_interface_control_m1/information_read_write_m1/xlnx_opt_LUT_information_rea_LUT5_5_2/O
                         net (fo=13, routed)          0.370     5.658    pl_top_m1/axi_interface_control_m1/information_read_write_m1/information_rea_net_12
    SLICE_X4Y87          FDRE                                         r  pl_top_m1/axi_interface_control_m1/information_read_write_m1/image_toaxi_num_r_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      3.750     3.750 r  
    PS8_X0Y0             PS8                          0.000     3.750 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     3.885    system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     3.910 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=1710, routed)        1.477     5.387    pl_top_m1/axi_interface_control_m1/information_read_write_m1/AXI_CLK
    SLICE_X4Y87          FDRE                                         r  pl_top_m1/axi_interface_control_m1/information_read_write_m1/image_toaxi_num_r_reg[11]/C
                         clock pessimism              0.061     5.448    
                         clock uncertainty           -0.195     5.253    
    SLICE_X4Y87          FDRE (Setup_FFF_SLICEM_C_R)
                                                     -0.074     5.179    pl_top_m1/axi_interface_control_m1/information_read_write_m1/image_toaxi_num_r_reg[11]
  -------------------------------------------------------------------
                         required time                          5.179    
                         arrival time                          -5.658    
  -------------------------------------------------------------------
                         slack                                 -0.479    

Slack (VIOLATED) :        -0.479ns  (required time - arrival time)
  Source:                 pl_top_m1/load_data_m1/load_head_m1/image_num_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_PLL  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            pl_top_m1/axi_interface_control_m1/information_read_write_m1/image_toaxi_num_r_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@1.875ns period=3.750ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.750ns  (clk_pl_0 rise@3.750ns - clk_out2_PLL rise@3.000ns)
  Data Path Delay:        1.099ns  (logic 0.268ns (24.386%)  route 0.831ns (75.614%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.139ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.637ns = ( 5.387 - 3.750 ) 
    Source Clock Delay      (SCD):    1.559ns = ( 4.559 - 3.000 ) 
    Clock Pessimism Removal (CPR):    0.061ns
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.226ns
    Phase Error              (PE):    0.076ns
  Clock Net Delay (Source):      1.969ns (routing 0.996ns, distribution 0.973ns)
  Clock Net Delay (Destination): 1.477ns (routing 0.518ns, distribution 0.959ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_PLL rise edge)
                                                      3.000     3.000 r  
    BUFG_PS_X0Y48        BUFG_PS                      0.000     3.000 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1710, routed)        1.617     4.617    pl_top_m1/PLL_m1/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -2.305     2.312 r  pl_top_m1/PLL_m1/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.250     2.562    pl_top_m1/PLL_m1/inst/clk_out2_PLL
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.590 r  pl_top_m1/PLL_m1/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=56210, routed)       1.969     4.559    pl_top_m1/load_data_m1/load_head_m1/clk_out2
    SLICE_X4Y87          FDRE                                         r  pl_top_m1/load_data_m1/load_head_m1/image_num_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y87          FDRE (Prop_CFF2_SLICEM_C_Q)
                                                      0.077     4.636 f  pl_top_m1/load_data_m1/load_head_m1/image_num_reg[3]/Q
                         net (fo=2, routed)           0.280     4.916    pl_top_m1/axi_interface_control_m1/information_read_write_m1/image_num_reg[12][3]
    SLICE_X4Y87          LUT4 (Prop_E6LUT_SLICEM_I3_O)
                                                      0.100     5.016 f  pl_top_m1/axi_interface_control_m1/information_read_write_m1/xlnx_opt_LUT_information_rea_LUT5_5/O
                         net (fo=1, routed)           0.141     5.157    pl_top_m1/axi_interface_control_m1/information_read_write_m1/xlnx_opt_information_rea_net_12_1
    SLICE_X4Y87          LUT6 (Prop_H6LUT_SLICEM_I5_O)
                                                      0.039     5.196 f  pl_top_m1/axi_interface_control_m1/information_read_write_m1/xlnx_opt_LUT_information_rea_LUT5_5_1/O
                         net (fo=1, routed)           0.040     5.236    pl_top_m1/axi_interface_control_m1/information_read_write_m1/xlnx_opt_information_rea_net_12
    SLICE_X4Y87          LUT5 (Prop_G6LUT_SLICEM_I4_O)
                                                      0.052     5.288 r  pl_top_m1/axi_interface_control_m1/information_read_write_m1/xlnx_opt_LUT_information_rea_LUT5_5_2/O
                         net (fo=13, routed)          0.370     5.658    pl_top_m1/axi_interface_control_m1/information_read_write_m1/information_rea_net_12
    SLICE_X4Y87          FDRE                                         r  pl_top_m1/axi_interface_control_m1/information_read_write_m1/image_toaxi_num_r_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      3.750     3.750 r  
    PS8_X0Y0             PS8                          0.000     3.750 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     3.885    system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     3.910 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=1710, routed)        1.477     5.387    pl_top_m1/axi_interface_control_m1/information_read_write_m1/AXI_CLK
    SLICE_X4Y87          FDRE                                         r  pl_top_m1/axi_interface_control_m1/information_read_write_m1/image_toaxi_num_r_reg[1]/C
                         clock pessimism              0.061     5.448    
                         clock uncertainty           -0.195     5.253    
    SLICE_X4Y87          FDRE (Setup_FFF2_SLICEM_C_R)
                                                     -0.074     5.179    pl_top_m1/axi_interface_control_m1/information_read_write_m1/image_toaxi_num_r_reg[1]
  -------------------------------------------------------------------
                         required time                          5.179    
                         arrival time                          -5.658    
  -------------------------------------------------------------------
                         slack                                 -0.479    

Slack (VIOLATED) :        -0.479ns  (required time - arrival time)
  Source:                 pl_top_m1/load_data_m1/load_head_m1/image_num_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_PLL  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            pl_top_m1/axi_interface_control_m1/information_read_write_m1/image_toaxi_num_r_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@1.875ns period=3.750ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.750ns  (clk_pl_0 rise@3.750ns - clk_out2_PLL rise@3.000ns)
  Data Path Delay:        1.099ns  (logic 0.268ns (24.386%)  route 0.831ns (75.614%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.139ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.637ns = ( 5.387 - 3.750 ) 
    Source Clock Delay      (SCD):    1.559ns = ( 4.559 - 3.000 ) 
    Clock Pessimism Removal (CPR):    0.061ns
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.226ns
    Phase Error              (PE):    0.076ns
  Clock Net Delay (Source):      1.969ns (routing 0.996ns, distribution 0.973ns)
  Clock Net Delay (Destination): 1.477ns (routing 0.518ns, distribution 0.959ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_PLL rise edge)
                                                      3.000     3.000 r  
    BUFG_PS_X0Y48        BUFG_PS                      0.000     3.000 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1710, routed)        1.617     4.617    pl_top_m1/PLL_m1/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -2.305     2.312 r  pl_top_m1/PLL_m1/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.250     2.562    pl_top_m1/PLL_m1/inst/clk_out2_PLL
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.590 r  pl_top_m1/PLL_m1/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=56210, routed)       1.969     4.559    pl_top_m1/load_data_m1/load_head_m1/clk_out2
    SLICE_X4Y87          FDRE                                         r  pl_top_m1/load_data_m1/load_head_m1/image_num_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y87          FDRE (Prop_CFF2_SLICEM_C_Q)
                                                      0.077     4.636 f  pl_top_m1/load_data_m1/load_head_m1/image_num_reg[3]/Q
                         net (fo=2, routed)           0.280     4.916    pl_top_m1/axi_interface_control_m1/information_read_write_m1/image_num_reg[12][3]
    SLICE_X4Y87          LUT4 (Prop_E6LUT_SLICEM_I3_O)
                                                      0.100     5.016 f  pl_top_m1/axi_interface_control_m1/information_read_write_m1/xlnx_opt_LUT_information_rea_LUT5_5/O
                         net (fo=1, routed)           0.141     5.157    pl_top_m1/axi_interface_control_m1/information_read_write_m1/xlnx_opt_information_rea_net_12_1
    SLICE_X4Y87          LUT6 (Prop_H6LUT_SLICEM_I5_O)
                                                      0.039     5.196 f  pl_top_m1/axi_interface_control_m1/information_read_write_m1/xlnx_opt_LUT_information_rea_LUT5_5_1/O
                         net (fo=1, routed)           0.040     5.236    pl_top_m1/axi_interface_control_m1/information_read_write_m1/xlnx_opt_information_rea_net_12
    SLICE_X4Y87          LUT5 (Prop_G6LUT_SLICEM_I4_O)
                                                      0.052     5.288 r  pl_top_m1/axi_interface_control_m1/information_read_write_m1/xlnx_opt_LUT_information_rea_LUT5_5_2/O
                         net (fo=13, routed)          0.370     5.658    pl_top_m1/axi_interface_control_m1/information_read_write_m1/information_rea_net_12
    SLICE_X4Y87          FDRE                                         r  pl_top_m1/axi_interface_control_m1/information_read_write_m1/image_toaxi_num_r_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      3.750     3.750 r  
    PS8_X0Y0             PS8                          0.000     3.750 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     3.885    system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     3.910 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=1710, routed)        1.477     5.387    pl_top_m1/axi_interface_control_m1/information_read_write_m1/AXI_CLK
    SLICE_X4Y87          FDRE                                         r  pl_top_m1/axi_interface_control_m1/information_read_write_m1/image_toaxi_num_r_reg[2]/C
                         clock pessimism              0.061     5.448    
                         clock uncertainty           -0.195     5.253    
    SLICE_X4Y87          FDRE (Setup_GFF_SLICEM_C_R)
                                                     -0.074     5.179    pl_top_m1/axi_interface_control_m1/information_read_write_m1/image_toaxi_num_r_reg[2]
  -------------------------------------------------------------------
                         required time                          5.179    
                         arrival time                          -5.658    
  -------------------------------------------------------------------
                         slack                                 -0.479    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.006ns  (arrival time - required time)
  Source:                 pl_top_m1/load_data_m1/load_head_m1/image_num_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_PLL  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            pl_top_m1/axi_interface_control_m1/information_read_write_m1/image_toaxi_num_r_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@1.875ns period=3.750ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_out2_PLL rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.039ns (10.894%)  route 0.319ns (89.106%))
  Logic Levels:           0  
  Clock Path Skew:        0.111ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.172ns
    Source Clock Delay      (SCD):    1.018ns
    Clock Pessimism Removal (CPR):    0.043ns
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.226ns
    Phase Error              (PE):    0.076ns
  Clock Net Delay (Source):      1.078ns (routing 0.540ns, distribution 0.538ns)
  Clock Net Delay (Destination): 1.034ns (routing 0.356ns, distribution 0.678ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_PLL rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y48        BUFG_PS                      0.000     0.000 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1710, routed)        0.892     0.892    pl_top_m1/PLL_m1/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -1.117    -0.225 r  pl_top_m1/PLL_m1/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.148    -0.077    pl_top_m1/PLL_m1/inst/clk_out2_PLL
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017    -0.060 r  pl_top_m1/PLL_m1/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=56210, routed)       1.078     1.018    pl_top_m1/load_data_m1/load_head_m1/clk_out2
    SLICE_X3Y87          FDRE                                         r  pl_top_m1/load_data_m1/load_head_m1/image_num_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y87          FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     1.057 r  pl_top_m1/load_data_m1/load_head_m1/image_num_reg[12]/Q
                         net (fo=2, routed)           0.319     1.376    pl_top_m1/axi_interface_control_m1/information_read_write_m1/image_num_reg[12][12]
    SLICE_X3Y87          FDRE                                         r  pl_top_m1/axi_interface_control_m1/information_read_write_m1/image_toaxi_num_r_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=1710, routed)        1.034     1.172    pl_top_m1/axi_interface_control_m1/information_read_write_m1/AXI_CLK
    SLICE_X3Y87          FDRE                                         r  pl_top_m1/axi_interface_control_m1/information_read_write_m1/image_toaxi_num_r_reg[12]/C
                         clock pessimism             -0.043     1.129    
                         clock uncertainty            0.195     1.324    
    SLICE_X3Y87          FDRE (Hold_AFF_SLICEL_C_D)
                                                      0.046     1.370    pl_top_m1/axi_interface_control_m1/information_read_write_m1/image_toaxi_num_r_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.370    
                         arrival time                           1.376    
  -------------------------------------------------------------------
                         slack                                  0.006    

Slack (MET) :             0.009ns  (arrival time - required time)
  Source:                 pl_top_m1/load_data_m1/load_head_m1/image_num_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_PLL  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            pl_top_m1/axi_interface_control_m1/information_read_write_m1/image_toaxi_num_r_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@1.875ns period=3.750ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_out2_PLL rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.038ns (10.298%)  route 0.331ns (89.702%))
  Logic Levels:           0  
  Clock Path Skew:        0.119ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.180ns
    Source Clock Delay      (SCD):    1.018ns
    Clock Pessimism Removal (CPR):    0.043ns
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.226ns
    Phase Error              (PE):    0.076ns
  Clock Net Delay (Source):      1.078ns (routing 0.540ns, distribution 0.538ns)
  Clock Net Delay (Destination): 1.042ns (routing 0.356ns, distribution 0.686ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_PLL rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y48        BUFG_PS                      0.000     0.000 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1710, routed)        0.892     0.892    pl_top_m1/PLL_m1/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -1.117    -0.225 r  pl_top_m1/PLL_m1/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.148    -0.077    pl_top_m1/PLL_m1/inst/clk_out2_PLL
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017    -0.060 r  pl_top_m1/PLL_m1/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=56210, routed)       1.078     1.018    pl_top_m1/load_data_m1/load_head_m1/clk_out2
    SLICE_X4Y87          FDRE                                         r  pl_top_m1/load_data_m1/load_head_m1/image_num_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y87          FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.038     1.056 r  pl_top_m1/load_data_m1/load_head_m1/image_num_reg[2]/Q
                         net (fo=2, routed)           0.331     1.387    pl_top_m1/axi_interface_control_m1/information_read_write_m1/image_num_reg[12][2]
    SLICE_X4Y87          FDRE                                         r  pl_top_m1/axi_interface_control_m1/information_read_write_m1/image_toaxi_num_r_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=1710, routed)        1.042     1.180    pl_top_m1/axi_interface_control_m1/information_read_write_m1/AXI_CLK
    SLICE_X4Y87          FDRE                                         r  pl_top_m1/axi_interface_control_m1/information_read_write_m1/image_toaxi_num_r_reg[2]/C
                         clock pessimism             -0.043     1.137    
                         clock uncertainty            0.195     1.332    
    SLICE_X4Y87          FDRE (Hold_GFF_SLICEM_C_D)
                                                      0.046     1.378    pl_top_m1/axi_interface_control_m1/information_read_write_m1/image_toaxi_num_r_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.378    
                         arrival time                           1.387    
  -------------------------------------------------------------------
                         slack                                  0.009    

Slack (MET) :             0.020ns  (arrival time - required time)
  Source:                 pl_top_m1/load_data_m1/load_head_m1/image_num_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_PLL  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            pl_top_m1/axi_interface_control_m1/information_read_write_m1/image_toaxi_num_r_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@1.875ns period=3.750ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_out2_PLL rise@0.000ns)
  Data Path Delay:        0.381ns  (logic 0.041ns (10.761%)  route 0.340ns (89.239%))
  Logic Levels:           0  
  Clock Path Skew:        0.119ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.180ns
    Source Clock Delay      (SCD):    1.018ns
    Clock Pessimism Removal (CPR):    0.043ns
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.226ns
    Phase Error              (PE):    0.076ns
  Clock Net Delay (Source):      1.078ns (routing 0.540ns, distribution 0.538ns)
  Clock Net Delay (Destination): 1.042ns (routing 0.356ns, distribution 0.686ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_PLL rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y48        BUFG_PS                      0.000     0.000 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1710, routed)        0.892     0.892    pl_top_m1/PLL_m1/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -1.117    -0.225 r  pl_top_m1/PLL_m1/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.148    -0.077    pl_top_m1/PLL_m1/inst/clk_out2_PLL
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017    -0.060 r  pl_top_m1/PLL_m1/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=56210, routed)       1.078     1.018    pl_top_m1/load_data_m1/load_head_m1/clk_out2
    SLICE_X4Y87          FDRE                                         r  pl_top_m1/load_data_m1/load_head_m1/image_num_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y87          FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.041     1.059 r  pl_top_m1/load_data_m1/load_head_m1/image_num_reg[9]/Q
                         net (fo=2, routed)           0.340     1.399    pl_top_m1/axi_interface_control_m1/information_read_write_m1/image_num_reg[12][9]
    SLICE_X4Y87          FDRE                                         r  pl_top_m1/axi_interface_control_m1/information_read_write_m1/image_toaxi_num_r_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=1710, routed)        1.042     1.180    pl_top_m1/axi_interface_control_m1/information_read_write_m1/AXI_CLK
    SLICE_X4Y87          FDRE                                         r  pl_top_m1/axi_interface_control_m1/information_read_write_m1/image_toaxi_num_r_reg[9]/C
                         clock pessimism             -0.043     1.137    
                         clock uncertainty            0.195     1.332    
    SLICE_X4Y87          FDRE (Hold_HFF2_SLICEM_C_D)
                                                      0.047     1.379    pl_top_m1/axi_interface_control_m1/information_read_write_m1/image_toaxi_num_r_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.379    
                         arrival time                           1.399    
  -------------------------------------------------------------------
                         slack                                  0.020    

Slack (MET) :             0.025ns  (arrival time - required time)
  Source:                 pl_top_m1/load_data_m1/load_head_m1/image_num_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_out2_PLL  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            pl_top_m1/axi_interface_control_m1/information_read_write_m1/image_toaxi_num_r_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by clk_pl_0  {rise@0.000ns fall@1.875ns period=3.750ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_out2_PLL rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.038ns (9.870%)  route 0.347ns (90.130%))
  Logic Levels:           0  
  Clock Path Skew:        0.119ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.180ns
    Source Clock Delay      (SCD):    1.018ns
    Clock Pessimism Removal (CPR):    0.043ns
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.226ns
    Phase Error              (PE):    0.076ns
  Clock Net Delay (Source):      1.078ns (routing 0.540ns, distribution 0.538ns)
  Clock Net Delay (Destination): 1.042ns (routing 0.356ns, distribution 0.686ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_PLL rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y48        BUFG_PS                      0.000     0.000 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1710, routed)        0.892     0.892    pl_top_m1/PLL_m1/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -1.117    -0.225 r  pl_top_m1/PLL_m1/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.148    -0.077    pl_top_m1/PLL_m1/inst/clk_out2_PLL
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017    -0.060 r  pl_top_m1/PLL_m1/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=56210, routed)       1.078     1.018    pl_top_m1/load_data_m1/load_head_m1/clk_out2
    SLICE_X4Y87          FDSE                                         r  pl_top_m1/load_data_m1/load_head_m1/image_num_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y87          FDSE (Prop_AFF_SLICEM_C_Q)
                                                      0.038     1.056 r  pl_top_m1/load_data_m1/load_head_m1/image_num_reg[0]/Q
                         net (fo=2, routed)           0.347     1.403    pl_top_m1/axi_interface_control_m1/information_read_write_m1/image_num_reg[12][0]
    SLICE_X4Y87          FDSE                                         r  pl_top_m1/axi_interface_control_m1/information_read_write_m1/image_toaxi_num_r_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=1710, routed)        1.042     1.180    pl_top_m1/axi_interface_control_m1/information_read_write_m1/AXI_CLK
    SLICE_X4Y87          FDSE                                         r  pl_top_m1/axi_interface_control_m1/information_read_write_m1/image_toaxi_num_r_reg[0]/C
                         clock pessimism             -0.043     1.137    
                         clock uncertainty            0.195     1.332    
    SLICE_X4Y87          FDSE (Hold_EFF_SLICEM_C_D)
                                                      0.046     1.378    pl_top_m1/axi_interface_control_m1/information_read_write_m1/image_toaxi_num_r_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.378    
                         arrival time                           1.403    
  -------------------------------------------------------------------
                         slack                                  0.025    

Slack (MET) :             0.026ns  (arrival time - required time)
  Source:                 pl_top_m1/load_data_m1/load_head_m1/image_num_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_PLL  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            pl_top_m1/axi_interface_control_m1/information_read_write_m1/image_toaxi_num_r_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@1.875ns period=3.750ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_out2_PLL rise@0.000ns)
  Data Path Delay:        0.387ns  (logic 0.039ns (10.078%)  route 0.348ns (89.922%))
  Logic Levels:           0  
  Clock Path Skew:        0.119ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.180ns
    Source Clock Delay      (SCD):    1.018ns
    Clock Pessimism Removal (CPR):    0.043ns
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.226ns
    Phase Error              (PE):    0.076ns
  Clock Net Delay (Source):      1.078ns (routing 0.540ns, distribution 0.538ns)
  Clock Net Delay (Destination): 1.042ns (routing 0.356ns, distribution 0.686ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_PLL rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y48        BUFG_PS                      0.000     0.000 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1710, routed)        0.892     0.892    pl_top_m1/PLL_m1/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -1.117    -0.225 r  pl_top_m1/PLL_m1/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.148    -0.077    pl_top_m1/PLL_m1/inst/clk_out2_PLL
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017    -0.060 r  pl_top_m1/PLL_m1/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=56210, routed)       1.078     1.018    pl_top_m1/load_data_m1/load_head_m1/clk_out2
    SLICE_X4Y87          FDRE                                         r  pl_top_m1/load_data_m1/load_head_m1/image_num_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y87          FDRE (Prop_AFF2_SLICEM_C_Q)
                                                      0.039     1.057 r  pl_top_m1/load_data_m1/load_head_m1/image_num_reg[10]/Q
                         net (fo=2, routed)           0.348     1.405    pl_top_m1/axi_interface_control_m1/information_read_write_m1/image_num_reg[12][10]
    SLICE_X4Y87          FDRE                                         r  pl_top_m1/axi_interface_control_m1/information_read_write_m1/image_toaxi_num_r_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=1710, routed)        1.042     1.180    pl_top_m1/axi_interface_control_m1/information_read_write_m1/AXI_CLK
    SLICE_X4Y87          FDRE                                         r  pl_top_m1/axi_interface_control_m1/information_read_write_m1/image_toaxi_num_r_reg[10]/C
                         clock pessimism             -0.043     1.137    
                         clock uncertainty            0.195     1.332    
    SLICE_X4Y87          FDRE (Hold_EFF2_SLICEM_C_D)
                                                      0.047     1.379    pl_top_m1/axi_interface_control_m1/information_read_write_m1/image_toaxi_num_r_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.379    
                         arrival time                           1.405    
  -------------------------------------------------------------------
                         slack                                  0.026    

Slack (MET) :             0.033ns  (arrival time - required time)
  Source:                 pl_top_m1/load_data_m1/load_head_m1/image_num_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_PLL  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            pl_top_m1/axi_interface_control_m1/information_read_write_m1/image_toaxi_num_r_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@1.875ns period=3.750ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_out2_PLL rise@0.000ns)
  Data Path Delay:        0.394ns  (logic 0.040ns (10.152%)  route 0.354ns (89.848%))
  Logic Levels:           0  
  Clock Path Skew:        0.119ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.180ns
    Source Clock Delay      (SCD):    1.018ns
    Clock Pessimism Removal (CPR):    0.043ns
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.226ns
    Phase Error              (PE):    0.076ns
  Clock Net Delay (Source):      1.078ns (routing 0.540ns, distribution 0.538ns)
  Clock Net Delay (Destination): 1.042ns (routing 0.356ns, distribution 0.686ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_PLL rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y48        BUFG_PS                      0.000     0.000 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1710, routed)        0.892     0.892    pl_top_m1/PLL_m1/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -1.117    -0.225 r  pl_top_m1/PLL_m1/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.148    -0.077    pl_top_m1/PLL_m1/inst/clk_out2_PLL
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017    -0.060 r  pl_top_m1/PLL_m1/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=56210, routed)       1.078     1.018    pl_top_m1/load_data_m1/load_head_m1/clk_out2
    SLICE_X4Y87          FDRE                                         r  pl_top_m1/load_data_m1/load_head_m1/image_num_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y87          FDRE (Prop_BFF2_SLICEM_C_Q)
                                                      0.040     1.058 r  pl_top_m1/load_data_m1/load_head_m1/image_num_reg[1]/Q
                         net (fo=2, routed)           0.354     1.412    pl_top_m1/axi_interface_control_m1/information_read_write_m1/image_num_reg[12][1]
    SLICE_X4Y87          FDRE                                         r  pl_top_m1/axi_interface_control_m1/information_read_write_m1/image_toaxi_num_r_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=1710, routed)        1.042     1.180    pl_top_m1/axi_interface_control_m1/information_read_write_m1/AXI_CLK
    SLICE_X4Y87          FDRE                                         r  pl_top_m1/axi_interface_control_m1/information_read_write_m1/image_toaxi_num_r_reg[1]/C
                         clock pessimism             -0.043     1.137    
                         clock uncertainty            0.195     1.332    
    SLICE_X4Y87          FDRE (Hold_FFF2_SLICEM_C_D)
                                                      0.047     1.379    pl_top_m1/axi_interface_control_m1/information_read_write_m1/image_toaxi_num_r_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.379    
                         arrival time                           1.412    
  -------------------------------------------------------------------
                         slack                                  0.033    

Slack (MET) :             0.033ns  (arrival time - required time)
  Source:                 pl_top_m1/load_data_m1/load_head_m1/image_num_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_PLL  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            pl_top_m1/axi_interface_control_m1/information_read_write_m1/image_toaxi_num_r_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@1.875ns period=3.750ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_out2_PLL rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.040ns (10.363%)  route 0.346ns (89.637%))
  Logic Levels:           0  
  Clock Path Skew:        0.111ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.172ns
    Source Clock Delay      (SCD):    1.018ns
    Clock Pessimism Removal (CPR):    0.043ns
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.226ns
    Phase Error              (PE):    0.076ns
  Clock Net Delay (Source):      1.078ns (routing 0.540ns, distribution 0.538ns)
  Clock Net Delay (Destination): 1.034ns (routing 0.356ns, distribution 0.678ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_PLL rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y48        BUFG_PS                      0.000     0.000 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1710, routed)        0.892     0.892    pl_top_m1/PLL_m1/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -1.117    -0.225 r  pl_top_m1/PLL_m1/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.148    -0.077    pl_top_m1/PLL_m1/inst/clk_out2_PLL
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017    -0.060 r  pl_top_m1/PLL_m1/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=56210, routed)       1.078     1.018    pl_top_m1/load_data_m1/load_head_m1/clk_out2
    SLICE_X3Y87          FDRE                                         r  pl_top_m1/load_data_m1/load_head_m1/image_num_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y87          FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.040     1.058 r  pl_top_m1/load_data_m1/load_head_m1/image_num_reg[4]/Q
                         net (fo=2, routed)           0.346     1.404    pl_top_m1/axi_interface_control_m1/information_read_write_m1/image_num_reg[12][4]
    SLICE_X3Y87          FDRE                                         r  pl_top_m1/axi_interface_control_m1/information_read_write_m1/image_toaxi_num_r_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=1710, routed)        1.034     1.172    pl_top_m1/axi_interface_control_m1/information_read_write_m1/AXI_CLK
    SLICE_X3Y87          FDRE                                         r  pl_top_m1/axi_interface_control_m1/information_read_write_m1/image_toaxi_num_r_reg[4]/C
                         clock pessimism             -0.043     1.129    
                         clock uncertainty            0.195     1.324    
    SLICE_X3Y87          FDRE (Hold_AFF2_SLICEL_C_D)
                                                      0.047     1.371    pl_top_m1/axi_interface_control_m1/information_read_write_m1/image_toaxi_num_r_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.371    
                         arrival time                           1.404    
  -------------------------------------------------------------------
                         slack                                  0.033    

Slack (MET) :             0.033ns  (arrival time - required time)
  Source:                 pl_top_m1/buffer_control_m1/image_read_buffer_control_m1/algorithm_finish_req_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_out2_PLL  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            pl_top_m1/buffer_control_m1/image_read_buffer_control_m1/algorithm_finish_req_r_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@1.875ns period=3.750ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_out2_PLL rise@0.000ns)
  Data Path Delay:        0.324ns  (logic 0.041ns (12.654%)  route 0.283ns (87.346%))
  Logic Levels:           0  
  Clock Path Skew:        0.050ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.108ns
    Source Clock Delay      (SCD):    1.015ns
    Clock Pessimism Removal (CPR):    0.043ns
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.226ns
    Phase Error              (PE):    0.076ns
  Clock Net Delay (Source):      1.075ns (routing 0.540ns, distribution 0.535ns)
  Clock Net Delay (Destination): 0.970ns (routing 0.356ns, distribution 0.614ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_PLL rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y48        BUFG_PS                      0.000     0.000 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1710, routed)        0.892     0.892    pl_top_m1/PLL_m1/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -1.117    -0.225 r  pl_top_m1/PLL_m1/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.148    -0.077    pl_top_m1/PLL_m1/inst/clk_out2_PLL
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017    -0.060 r  pl_top_m1/PLL_m1/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=56210, routed)       1.075     1.015    pl_top_m1/buffer_control_m1/image_read_buffer_control_m1/clk_out2
    SLICE_X10Y90         FDSE                                         r  pl_top_m1/buffer_control_m1/image_read_buffer_control_m1/algorithm_finish_req_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y90         FDSE (Prop_DFF2_SLICEL_C_Q)
                                                      0.041     1.056 r  pl_top_m1/buffer_control_m1/image_read_buffer_control_m1/algorithm_finish_req_reg/Q
                         net (fo=2, routed)           0.283     1.339    pl_top_m1/buffer_control_m1/image_read_buffer_control_m1/algorithm_finish_req
    SLICE_X10Y90         FDRE                                         r  pl_top_m1/buffer_control_m1/image_read_buffer_control_m1/algorithm_finish_req_r_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=1710, routed)        0.970     1.108    pl_top_m1/buffer_control_m1/image_read_buffer_control_m1/AXI_CLK
    SLICE_X10Y90         FDRE                                         r  pl_top_m1/buffer_control_m1/image_read_buffer_control_m1/algorithm_finish_req_r_reg/C
                         clock pessimism             -0.043     1.065    
                         clock uncertainty            0.195     1.260    
    SLICE_X10Y90         FDRE (Hold_EFF_SLICEL_C_D)
                                                      0.046     1.306    pl_top_m1/buffer_control_m1/image_read_buffer_control_m1/algorithm_finish_req_r_reg
  -------------------------------------------------------------------
                         required time                         -1.306    
                         arrival time                           1.339    
  -------------------------------------------------------------------
                         slack                                  0.033    

Slack (MET) :             0.040ns  (arrival time - required time)
  Source:                 pl_top_m1/load_data_m1/load_head_m1/image_num_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_PLL  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            pl_top_m1/axi_interface_control_m1/information_read_write_m1/image_toaxi_num_r_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by clk_pl_0  {rise@0.000ns fall@1.875ns period=3.750ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_out2_PLL rise@0.000ns)
  Data Path Delay:        0.344ns  (logic 0.054ns (15.698%)  route 0.290ns (84.302%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.119ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.180ns
    Source Clock Delay      (SCD):    1.018ns
    Clock Pessimism Removal (CPR):    0.043ns
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.226ns
    Phase Error              (PE):    0.076ns
  Clock Net Delay (Source):      1.078ns (routing 0.540ns, distribution 0.538ns)
  Clock Net Delay (Destination): 1.042ns (routing 0.356ns, distribution 0.686ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_PLL rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y48        BUFG_PS                      0.000     0.000 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1710, routed)        0.892     0.892    pl_top_m1/PLL_m1/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -1.117    -0.225 r  pl_top_m1/PLL_m1/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.148    -0.077    pl_top_m1/PLL_m1/inst/clk_out2_PLL
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017    -0.060 r  pl_top_m1/PLL_m1/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=56210, routed)       1.078     1.018    pl_top_m1/load_data_m1/load_head_m1/clk_out2
    SLICE_X3Y87          FDRE                                         r  pl_top_m1/load_data_m1/load_head_m1/image_num_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y87          FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.040     1.058 f  pl_top_m1/load_data_m1/load_head_m1/image_num_reg[4]/Q
                         net (fo=2, routed)           0.123     1.181    pl_top_m1/axi_interface_control_m1/information_read_write_m1/image_num_reg[12][4]
    SLICE_X4Y87          LUT5 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.014     1.195 r  pl_top_m1/axi_interface_control_m1/information_read_write_m1/xlnx_opt_LUT_information_rea_LUT5_5_2/O
                         net (fo=13, routed)          0.167     1.362    pl_top_m1/axi_interface_control_m1/information_read_write_m1/information_rea_net_12
    SLICE_X4Y87          FDSE                                         r  pl_top_m1/axi_interface_control_m1/information_read_write_m1/image_toaxi_num_r_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=1710, routed)        1.042     1.180    pl_top_m1/axi_interface_control_m1/information_read_write_m1/AXI_CLK
    SLICE_X4Y87          FDSE                                         r  pl_top_m1/axi_interface_control_m1/information_read_write_m1/image_toaxi_num_r_reg[0]/C
                         clock pessimism             -0.043     1.137    
                         clock uncertainty            0.195     1.332    
    SLICE_X4Y87          FDSE (Hold_EFF_SLICEM_C_S)
                                                     -0.010     1.322    pl_top_m1/axi_interface_control_m1/information_read_write_m1/image_toaxi_num_r_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.322    
                         arrival time                           1.362    
  -------------------------------------------------------------------
                         slack                                  0.040    

Slack (MET) :             0.040ns  (arrival time - required time)
  Source:                 pl_top_m1/load_data_m1/load_head_m1/image_num_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_PLL  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            pl_top_m1/axi_interface_control_m1/information_read_write_m1/image_toaxi_num_r_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@1.875ns period=3.750ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_out2_PLL rise@0.000ns)
  Data Path Delay:        0.344ns  (logic 0.054ns (15.698%)  route 0.290ns (84.302%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.119ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.180ns
    Source Clock Delay      (SCD):    1.018ns
    Clock Pessimism Removal (CPR):    0.043ns
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.226ns
    Phase Error              (PE):    0.076ns
  Clock Net Delay (Source):      1.078ns (routing 0.540ns, distribution 0.538ns)
  Clock Net Delay (Destination): 1.042ns (routing 0.356ns, distribution 0.686ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_PLL rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y48        BUFG_PS                      0.000     0.000 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1710, routed)        0.892     0.892    pl_top_m1/PLL_m1/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -1.117    -0.225 r  pl_top_m1/PLL_m1/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.148    -0.077    pl_top_m1/PLL_m1/inst/clk_out2_PLL
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017    -0.060 r  pl_top_m1/PLL_m1/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=56210, routed)       1.078     1.018    pl_top_m1/load_data_m1/load_head_m1/clk_out2
    SLICE_X3Y87          FDRE                                         r  pl_top_m1/load_data_m1/load_head_m1/image_num_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y87          FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.040     1.058 f  pl_top_m1/load_data_m1/load_head_m1/image_num_reg[4]/Q
                         net (fo=2, routed)           0.123     1.181    pl_top_m1/axi_interface_control_m1/information_read_write_m1/image_num_reg[12][4]
    SLICE_X4Y87          LUT5 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.014     1.195 r  pl_top_m1/axi_interface_control_m1/information_read_write_m1/xlnx_opt_LUT_information_rea_LUT5_5_2/O
                         net (fo=13, routed)          0.167     1.362    pl_top_m1/axi_interface_control_m1/information_read_write_m1/information_rea_net_12
    SLICE_X4Y87          FDRE                                         r  pl_top_m1/axi_interface_control_m1/information_read_write_m1/image_toaxi_num_r_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=1710, routed)        1.042     1.180    pl_top_m1/axi_interface_control_m1/information_read_write_m1/AXI_CLK
    SLICE_X4Y87          FDRE                                         r  pl_top_m1/axi_interface_control_m1/information_read_write_m1/image_toaxi_num_r_reg[10]/C
                         clock pessimism             -0.043     1.137    
                         clock uncertainty            0.195     1.332    
    SLICE_X4Y87          FDRE (Hold_EFF2_SLICEM_C_R)
                                                     -0.010     1.322    pl_top_m1/axi_interface_control_m1/information_read_write_m1/image_toaxi_num_r_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.322    
                         arrival time                           1.362    
  -------------------------------------------------------------------
                         slack                                  0.040    





---------------------------------------------------------------------------------------------------
From Clock:  clk_pl_1
  To Clock:  clk_out1_PLL

Setup :            0  Failing Endpoints,  Worst Slack        2.926ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.045ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.926ns  (required time - arrival time)
  Source:                 system_wrapper_m1/system_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@1.875ns period=3.750ns})
  Destination:            pl_top_m1/interrupt_m1/image_begin_inter_r_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_PLL  {rise@0.000ns fall@1.875ns period=3.750ns})
  Path Group:             clk_out1_PLL
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.750ns  (clk_out1_PLL rise@3.750ns - clk_pl_1 rise@0.000ns)
  Data Path Delay:        1.173ns  (logic 0.081ns (6.905%)  route 1.092ns (93.095%))
  Logic Levels:           0  
  Clock Path Skew:        0.458ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.654ns = ( 5.404 - 3.750 ) 
    Source Clock Delay      (SCD):    1.196ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.092ns
    Phase Error              (PE):    0.076ns
  Clock Net Delay (Source):      0.997ns (routing 0.202ns, distribution 0.795ns)
  Clock Net Delay (Destination): 1.731ns (routing 0.774ns, distribution 0.957ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.171     0.171    system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y49        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.199 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=652, routed)         0.997     1.196    system_wrapper_m1/system_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X6Y142         FDRE                                         r  system_wrapper_m1/system_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y142         FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.081     1.277 r  system_wrapper_m1/system_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=4, routed)           1.092     2.369    pl_top_m1/interrupt_m1/image_begin
    SLICE_X8Y122         FDRE                                         r  pl_top_m1/interrupt_m1/image_begin_inter_r_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PLL rise edge)
                                                      3.750     3.750 r  
    BUFG_PS_X0Y48        BUFG_PS                      0.000     3.750 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1710, routed)        1.445     5.195    pl_top_m1/PLL_m1/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.760     3.435 r  pl_top_m1/PLL_m1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     3.649    pl_top_m1/PLL_m1/inst/clk_out1_PLL
    BUFGCE_X0Y20         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     3.673 r  pl_top_m1/PLL_m1/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=4, routed)           1.731     5.404    pl_top_m1/interrupt_m1/clk_out1
    SLICE_X8Y122         FDRE                                         r  pl_top_m1/interrupt_m1/image_begin_inter_r_reg/C
                         clock pessimism              0.000     5.404    
                         clock uncertainty           -0.134     5.270    
    SLICE_X8Y122         FDRE (Setup_EFF_SLICEL_C_D)
                                                      0.025     5.295    pl_top_m1/interrupt_m1/image_begin_inter_r_reg
  -------------------------------------------------------------------
                         required time                          5.295    
                         arrival time                          -2.369    
  -------------------------------------------------------------------
                         slack                                  2.926    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.045ns  (arrival time - required time)
  Source:                 system_wrapper_m1/system_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@1.875ns period=3.750ns})
  Destination:            pl_top_m1/interrupt_m1/image_begin_inter_r_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_PLL  {rise@0.000ns fall@1.875ns period=3.750ns})
  Path Group:             clk_out1_PLL
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out1_PLL rise@0.000ns - clk_pl_1 rise@0.000ns)
  Data Path Delay:        0.746ns  (logic 0.061ns (8.177%)  route 0.685ns (91.823%))
  Logic Levels:           0  
  Clock Path Skew:        0.507ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.528ns
    Source Clock Delay      (SCD):    1.021ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.092ns
    Phase Error              (PE):    0.076ns
  Clock Net Delay (Source):      0.861ns (routing 0.181ns, distribution 0.680ns)
  Clock Net Delay (Destination): 1.944ns (routing 0.851ns, distribution 1.093ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.135     0.135    system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y49        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.160 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=652, routed)         0.861     1.021    system_wrapper_m1/system_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X6Y142         FDRE                                         r  system_wrapper_m1/system_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y142         FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.061     1.082 r  system_wrapper_m1/system_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=4, routed)           0.685     1.767    pl_top_m1/interrupt_m1/image_begin
    SLICE_X8Y122         FDRE                                         r  pl_top_m1/interrupt_m1/image_begin_inter_r_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PLL rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y48        BUFG_PS                      0.000     0.000 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1710, routed)        1.617     1.617    pl_top_m1/PLL_m1/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.305    -0.688 r  pl_top_m1/PLL_m1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244    -0.444    pl_top_m1/PLL_m1/inst/clk_out1_PLL
    BUFGCE_X0Y20         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -0.416 r  pl_top_m1/PLL_m1/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=4, routed)           1.944     1.528    pl_top_m1/interrupt_m1/clk_out1
    SLICE_X8Y122         FDRE                                         r  pl_top_m1/interrupt_m1/image_begin_inter_r_reg/C
                         clock pessimism              0.000     1.528    
                         clock uncertainty            0.134     1.662    
    SLICE_X8Y122         FDRE (Hold_EFF_SLICEL_C_D)
                                                      0.060     1.722    pl_top_m1/interrupt_m1/image_begin_inter_r_reg
  -------------------------------------------------------------------
                         required time                         -1.722    
                         arrival time                           1.767    
  -------------------------------------------------------------------
                         slack                                  0.045    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_PLL
  To Clock:  clk_out1_PLL

Setup :            1  Failing Endpoint ,  Worst Slack       -0.458ns,  Total Violation       -0.458ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.026ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.458ns  (required time - arrival time)
  Source:                 pl_top_m1/interrupt_m1/FSM_onehot_process_control_state_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_PLL  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            pl_top_m1/interrupt_m1/image_finish_inter_in_slow_clk_domain_reg/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_PLL  {rise@0.000ns fall@1.875ns period=3.750ns})
  Path Group:             clk_out1_PLL
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.750ns  (clk_out1_PLL rise@3.750ns - clk_out2_PLL rise@3.000ns)
  Data Path Delay:        0.564ns  (logic 0.079ns (14.007%)  route 0.485ns (85.993%))
  Logic Levels:           0  
  Clock Path Skew:        -0.396ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.610ns = ( 5.360 - 3.750 ) 
    Source Clock Delay      (SCD):    1.633ns = ( 4.633 - 3.000 ) 
    Clock Pessimism Removal (CPR):    -0.373ns
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.082ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      2.043ns (routing 0.996ns, distribution 1.047ns)
  Clock Net Delay (Destination): 1.687ns (routing 0.774ns, distribution 0.913ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_PLL rise edge)
                                                      3.000     3.000 r  
    BUFG_PS_X0Y48        BUFG_PS                      0.000     3.000 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1710, routed)        1.617     4.617    pl_top_m1/PLL_m1/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -2.305     2.312 r  pl_top_m1/PLL_m1/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.250     2.562    pl_top_m1/PLL_m1/inst/clk_out2_PLL
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.590 r  pl_top_m1/PLL_m1/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=56210, routed)       2.043     4.633    pl_top_m1/interrupt_m1/clk_out2
    SLICE_X26Y103        FDCE                                         r  pl_top_m1/interrupt_m1/FSM_onehot_process_control_state_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y103        FDCE (Prop_DFF_SLICEL_C_Q)
                                                      0.079     4.712 r  pl_top_m1/interrupt_m1/FSM_onehot_process_control_state_reg[9]/Q
                         net (fo=5, routed)           0.485     5.197    pl_top_m1/interrupt_m1/inter_cnt
    SLICE_X26Y103        FDSE                                         r  pl_top_m1/interrupt_m1/image_finish_inter_in_slow_clk_domain_reg/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PLL rise edge)
                                                      3.750     3.750 r  
    BUFG_PS_X0Y48        BUFG_PS                      0.000     3.750 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1710, routed)        1.445     5.195    pl_top_m1/PLL_m1/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.760     3.435 r  pl_top_m1/PLL_m1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     3.649    pl_top_m1/PLL_m1/inst/clk_out1_PLL
    BUFGCE_X0Y20         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     3.673 r  pl_top_m1/PLL_m1/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=4, routed)           1.687     5.360    pl_top_m1/interrupt_m1/clk_out1
    SLICE_X26Y103        FDSE                                         r  pl_top_m1/interrupt_m1/image_finish_inter_in_slow_clk_domain_reg/C
                         clock pessimism             -0.373     4.987    
                         clock uncertainty           -0.174     4.813    
    SLICE_X26Y103        FDSE (Setup_EFF_SLICEL_C_S)
                                                     -0.074     4.739    pl_top_m1/interrupt_m1/image_finish_inter_in_slow_clk_domain_reg
  -------------------------------------------------------------------
                         required time                          4.739    
                         arrival time                          -5.197    
  -------------------------------------------------------------------
                         slack                                 -0.458    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.026ns  (arrival time - required time)
  Source:                 pl_top_m1/interrupt_m1/FSM_onehot_process_control_state_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_PLL  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            pl_top_m1/interrupt_m1/image_finish_inter_in_slow_clk_domain_reg/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_PLL  {rise@0.000ns fall@1.875ns period=3.750ns})
  Path Group:             clk_out1_PLL
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_PLL rise@0.000ns - clk_out2_PLL rise@0.000ns)
  Data Path Delay:        0.265ns  (logic 0.039ns (14.717%)  route 0.226ns (85.283%))
  Logic Levels:           0  
  Clock Path Skew:        0.075ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.869ns
    Source Clock Delay      (SCD):    1.053ns
    Clock Pessimism Removal (CPR):    -0.259ns
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.082ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.113ns (routing 0.540ns, distribution 0.573ns)
  Clock Net Delay (Destination): 1.169ns (routing 0.514ns, distribution 0.655ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_PLL rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y48        BUFG_PS                      0.000     0.000 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1710, routed)        0.892     0.892    pl_top_m1/PLL_m1/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -1.117    -0.225 r  pl_top_m1/PLL_m1/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.148    -0.077    pl_top_m1/PLL_m1/inst/clk_out2_PLL
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017    -0.060 r  pl_top_m1/PLL_m1/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=56210, routed)       1.113     1.053    pl_top_m1/interrupt_m1/clk_out2
    SLICE_X26Y103        FDCE                                         r  pl_top_m1/interrupt_m1/FSM_onehot_process_control_state_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y103        FDCE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     1.092 r  pl_top_m1/interrupt_m1/FSM_onehot_process_control_state_reg[9]/Q
                         net (fo=5, routed)           0.226     1.318    pl_top_m1/interrupt_m1/inter_cnt
    SLICE_X26Y103        FDSE                                         r  pl_top_m1/interrupt_m1/image_finish_inter_in_slow_clk_domain_reg/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PLL rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y48        BUFG_PS                      0.000     0.000 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1710, routed)        1.000     1.000    pl_top_m1/PLL_m1/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.484    -0.484 r  pl_top_m1/PLL_m1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.165    -0.319    pl_top_m1/PLL_m1/inst/clk_out1_PLL
    BUFGCE_X0Y20         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019    -0.300 r  pl_top_m1/PLL_m1/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=4, routed)           1.169     0.869    pl_top_m1/interrupt_m1/clk_out1
    SLICE_X26Y103        FDSE                                         r  pl_top_m1/interrupt_m1/image_finish_inter_in_slow_clk_domain_reg/C
                         clock pessimism              0.259     1.128    
                         clock uncertainty            0.174     1.302    
    SLICE_X26Y103        FDSE (Hold_EFF_SLICEL_C_S)
                                                     -0.010     1.292    pl_top_m1/interrupt_m1/image_finish_inter_in_slow_clk_domain_reg
  -------------------------------------------------------------------
                         required time                         -1.292    
                         arrival time                           1.318    
  -------------------------------------------------------------------
                         slack                                  0.026    





---------------------------------------------------------------------------------------------------
From Clock:  clk_pl_0
  To Clock:  clk_out2_PLL

Setup :          167  Failing Endpoints,  Worst Slack       -1.868ns,  Total Violation      -87.244ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.015ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -1.868ns  (required time - arrival time)
  Source:                 pl_top_m1/buffer_control_m1/image_write_buffer_control_m1/or_maxpooling_image_size_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@1.875ns period=3.750ns})
  Destination:            pl_top_m1/buffer_control_m1/image_write_buffer_control_m1/PostImage_wr_location_in_filter_change_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_PLL  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             clk_out2_PLL
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.750ns  (clk_out2_PLL rise@12.000ns - clk_pl_0 rise@11.250ns)
  Data Path Delay:        2.549ns  (logic 1.211ns (47.509%)  route 1.338ns (52.491%))
  Logic Levels:           12  (CARRY8=5 LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.774ns = ( 13.774 - 12.000 ) 
    Source Clock Delay      (SCD):    1.796ns = ( 13.046 - 11.250 ) 
    Clock Pessimism Removal (CPR):    0.061ns
  Clock Uncertainty:      0.133ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.076ns
  Clock Net Delay (Source):      1.597ns (routing 0.575ns, distribution 1.022ns)
  Clock Net Delay (Destination): 1.846ns (routing 0.907ns, distribution 0.939ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                     11.250    11.250 r  
    PS8_X0Y0             PS8                          0.000    11.250 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.171    11.421    system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028    11.449 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=1710, routed)        1.597    13.046    pl_top_m1/buffer_control_m1/image_write_buffer_control_m1/AXI_CLK
    SLICE_X25Y83         FDRE                                         r  pl_top_m1/buffer_control_m1/image_write_buffer_control_m1/or_maxpooling_image_size_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y83         FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.079    13.125 f  pl_top_m1/buffer_control_m1/image_write_buffer_control_m1/or_maxpooling_image_size_reg[2]/Q
                         net (fo=16, routed)          0.165    13.290    pl_top_m1/deal_PostImage_m1/update_m1/row_col_ptr_gen_for_2unite_wr/or_maxpooling_image_size_reg[7][1]
    SLICE_X25Y82         LUT2 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.089    13.379 r  pl_top_m1/deal_PostImage_m1/update_m1/row_col_ptr_gen_for_2unite_wr/i___174_i_1/O
                         net (fo=1, routed)           0.141    13.520    pl_top_m1/buffer_control_m1/row_reg[2]_1
    SLICE_X25Y83         LUT6 (Prop_E6LUT_SLICEL_I3_O)
                                                      0.035    13.555 r  pl_top_m1/buffer_control_m1/i___174/O
                         net (fo=1, routed)           0.007    13.562    pl_top_m1/buffer_control_m1/image_write_buffer_control_m1/image_ram_multi_addr_m2/or_maxpooling_image_size_reg[1][4]
    SLICE_X25Y83         CARRY8 (Prop_CARRY8_SLICEL_S[4]_CO[7])
                                                      0.153    13.715 r  pl_top_m1/buffer_control_m1/image_write_buffer_control_m1/image_ram_multi_addr_m2/result_temp0__0_carry/CO[7]
                         net (fo=1, routed)           0.026    13.741    pl_top_m1/buffer_control_m1/image_write_buffer_control_m1/image_ram_multi_addr_m2/result_temp0__0_carry_n_0
    SLICE_X25Y84         CARRY8 (Prop_CARRY8_SLICEL_CI_O[0])
                                                      0.056    13.797 r  pl_top_m1/buffer_control_m1/image_write_buffer_control_m1/image_ram_multi_addr_m2/result_temp0__0_carry__0/O[0]
                         net (fo=2, routed)           0.138    13.935    pl_top_m1/buffer_control_m1/image_write_buffer_control_m1/image_ram_multi_addr_m2/result_temp0__0_carry__0_n_15
    SLICE_X25Y86         LUT4 (Prop_D6LUT_SLICEL_I3_O)
                                                      0.122    14.057 f  pl_top_m1/buffer_control_m1/image_write_buffer_control_m1/image_ram_multi_addr_m2/result_temp0__60_carry_i_9__0/O
                         net (fo=3, routed)           0.090    14.147    pl_top_m1/buffer_control_m1/image_write_buffer_control_m1/image_ram_multi_addr_m2/result_temp0__60_carry_i_9__0_n_0
    SLICE_X24Y86         LUT6 (Prop_F6LUT_SLICEM_I2_O)
                                                      0.098    14.245 r  pl_top_m1/buffer_control_m1/image_write_buffer_control_m1/image_ram_multi_addr_m2/result_temp0__60_carry_i_2__0/O
                         net (fo=2, routed)           0.083    14.328    pl_top_m1/buffer_control_m1/image_write_buffer_control_m1_n_158
    SLICE_X24Y85         LUT5 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.090    14.418 r  pl_top_m1/buffer_control_m1/i___187/O
                         net (fo=1, routed)           0.016    14.434    pl_top_m1/buffer_control_m1/image_write_buffer_control_m1/image_ram_multi_addr_m2/or_maxpooling_image_size_reg[6][3]
    SLICE_X24Y85         CARRY8 (Prop_CARRY8_SLICEM_S[6]_CO[7])
                                                      0.117    14.551 r  pl_top_m1/buffer_control_m1/image_write_buffer_control_m1/image_ram_multi_addr_m2/result_temp0__60_carry/CO[7]
                         net (fo=1, routed)           0.026    14.577    pl_top_m1/buffer_control_m1/image_write_buffer_control_m1/image_ram_multi_addr_m2/result_temp0__60_carry_n_0
    SLICE_X24Y86         CARRY8 (Prop_CARRY8_SLICEM_CI_O[0])
                                                      0.056    14.633 r  pl_top_m1/buffer_control_m1/image_write_buffer_control_m1/image_ram_multi_addr_m2/result_temp0__60_carry__0/O[0]
                         net (fo=1, routed)           0.304    14.937    pl_top_m1/buffer_control_m1/image_write_buffer_control_m1/image_ram_multi_addr_m2/result_temp0__60_carry__0_n_15
    SLICE_X24Y84         CARRY8 (Prop_CARRY8_SLICEM_S[3]_O[5])
                                                      0.191    15.128 r  pl_top_m1/buffer_control_m1/image_write_buffer_control_m1/image_ram_multi_addr_m2/PostImage_wr_location_in_filter_r_reg[2]_i_1/O[5]
                         net (fo=3, routed)           0.252    15.380    pl_top_m1/buffer_control_m1/image_write_buffer_control_m1/PostImage_wr_location_in_filter[0]
    SLICE_X22Y85         LUT6 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.090    15.470 r  pl_top_m1/buffer_control_m1/image_write_buffer_control_m1/xlnx_opt_LUT_PostImage_wr_location_in_filter_change_i_1/O
                         net (fo=1, routed)           0.040    15.510    pl_top_m1/buffer_control_m1/image_write_buffer_control_m1/xlnx_opt_PostImage_wr_location_in_filter_change_i_1_n_0
    SLICE_X22Y85         LUT3 (Prop_C6LUT_SLICEL_I2_O)
                                                      0.035    15.545 r  pl_top_m1/buffer_control_m1/image_write_buffer_control_m1/xlnx_opt_LUT_PostImage_wr_location_in_filter_change_i_1_1/O
                         net (fo=1, routed)           0.050    15.595    pl_top_m1/buffer_control_m1/image_write_buffer_control_m1/PostImage_wr_location_in_filter_change_i_1_n_0
    SLICE_X22Y85         FDCE                                         r  pl_top_m1/buffer_control_m1/image_write_buffer_control_m1/PostImage_wr_location_in_filter_change_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_PLL rise edge)
                                                     12.000    12.000 r  
    BUFG_PS_X0Y48        BUFG_PS                      0.000    12.000 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1710, routed)        1.445    13.445    pl_top_m1/PLL_m1/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -1.760    11.685 r  pl_top_m1/PLL_m1/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.219    11.904    pl_top_m1/PLL_m1/inst/clk_out2_PLL
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    11.928 r  pl_top_m1/PLL_m1/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=56210, routed)       1.846    13.774    pl_top_m1/buffer_control_m1/image_write_buffer_control_m1/clk_out2
    SLICE_X22Y85         FDCE                                         r  pl_top_m1/buffer_control_m1/image_write_buffer_control_m1/PostImage_wr_location_in_filter_change_reg/C
                         clock pessimism              0.061    13.835    
                         clock uncertainty           -0.133    13.702    
    SLICE_X22Y85         FDCE (Setup_CFF_SLICEL_C_D)
                                                      0.025    13.727    pl_top_m1/buffer_control_m1/image_write_buffer_control_m1/PostImage_wr_location_in_filter_change_reg
  -------------------------------------------------------------------
                         required time                         13.727    
                         arrival time                         -15.595    
  -------------------------------------------------------------------
                         slack                                 -1.868    

Slack (VIOLATED) :        -1.757ns  (required time - arrival time)
  Source:                 pl_top_m1/buffer_control_m1/image_write_buffer_control_m1/or_maxpooling_image_size_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@1.875ns period=3.750ns})
  Destination:            pl_top_m1/buffer_control_m1/image_write_buffer_control_m1/PostImage_wr_location_in_filter_change_edge_mask_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_PLL  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             clk_out2_PLL
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.750ns  (clk_out2_PLL rise@12.000ns - clk_pl_0 rise@11.250ns)
  Data Path Delay:        2.404ns  (logic 1.178ns (49.002%)  route 1.226ns (50.998%))
  Logic Levels:           11  (CARRY8=5 LUT2=1 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        0.005ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.740ns = ( 13.740 - 12.000 ) 
    Source Clock Delay      (SCD):    1.796ns = ( 13.046 - 11.250 ) 
    Clock Pessimism Removal (CPR):    0.061ns
  Clock Uncertainty:      0.133ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.076ns
  Clock Net Delay (Source):      1.597ns (routing 0.575ns, distribution 1.022ns)
  Clock Net Delay (Destination): 1.812ns (routing 0.907ns, distribution 0.905ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                     11.250    11.250 r  
    PS8_X0Y0             PS8                          0.000    11.250 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.171    11.421    system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028    11.449 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=1710, routed)        1.597    13.046    pl_top_m1/buffer_control_m1/image_write_buffer_control_m1/AXI_CLK
    SLICE_X25Y83         FDRE                                         r  pl_top_m1/buffer_control_m1/image_write_buffer_control_m1/or_maxpooling_image_size_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y83         FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.079    13.125 f  pl_top_m1/buffer_control_m1/image_write_buffer_control_m1/or_maxpooling_image_size_reg[2]/Q
                         net (fo=16, routed)          0.165    13.290    pl_top_m1/deal_PostImage_m1/update_m1/row_col_ptr_gen_for_2unite_wr/or_maxpooling_image_size_reg[7][1]
    SLICE_X25Y82         LUT2 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.089    13.379 r  pl_top_m1/deal_PostImage_m1/update_m1/row_col_ptr_gen_for_2unite_wr/i___174_i_1/O
                         net (fo=1, routed)           0.141    13.520    pl_top_m1/buffer_control_m1/row_reg[2]_1
    SLICE_X25Y83         LUT6 (Prop_E6LUT_SLICEL_I3_O)
                                                      0.035    13.555 r  pl_top_m1/buffer_control_m1/i___174/O
                         net (fo=1, routed)           0.007    13.562    pl_top_m1/buffer_control_m1/image_write_buffer_control_m1/image_ram_multi_addr_m2/or_maxpooling_image_size_reg[1][4]
    SLICE_X25Y83         CARRY8 (Prop_CARRY8_SLICEL_S[4]_CO[7])
                                                      0.153    13.715 r  pl_top_m1/buffer_control_m1/image_write_buffer_control_m1/image_ram_multi_addr_m2/result_temp0__0_carry/CO[7]
                         net (fo=1, routed)           0.026    13.741    pl_top_m1/buffer_control_m1/image_write_buffer_control_m1/image_ram_multi_addr_m2/result_temp0__0_carry_n_0
    SLICE_X25Y84         CARRY8 (Prop_CARRY8_SLICEL_CI_O[0])
                                                      0.056    13.797 r  pl_top_m1/buffer_control_m1/image_write_buffer_control_m1/image_ram_multi_addr_m2/result_temp0__0_carry__0/O[0]
                         net (fo=2, routed)           0.138    13.935    pl_top_m1/buffer_control_m1/image_write_buffer_control_m1/image_ram_multi_addr_m2/result_temp0__0_carry__0_n_15
    SLICE_X25Y86         LUT4 (Prop_D6LUT_SLICEL_I3_O)
                                                      0.122    14.057 f  pl_top_m1/buffer_control_m1/image_write_buffer_control_m1/image_ram_multi_addr_m2/result_temp0__60_carry_i_9__0/O
                         net (fo=3, routed)           0.090    14.147    pl_top_m1/buffer_control_m1/image_write_buffer_control_m1/image_ram_multi_addr_m2/result_temp0__60_carry_i_9__0_n_0
    SLICE_X24Y86         LUT6 (Prop_F6LUT_SLICEM_I2_O)
                                                      0.098    14.245 r  pl_top_m1/buffer_control_m1/image_write_buffer_control_m1/image_ram_multi_addr_m2/result_temp0__60_carry_i_2__0/O
                         net (fo=2, routed)           0.083    14.328    pl_top_m1/buffer_control_m1/image_write_buffer_control_m1_n_158
    SLICE_X24Y85         LUT5 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.090    14.418 r  pl_top_m1/buffer_control_m1/i___187/O
                         net (fo=1, routed)           0.016    14.434    pl_top_m1/buffer_control_m1/image_write_buffer_control_m1/image_ram_multi_addr_m2/or_maxpooling_image_size_reg[6][3]
    SLICE_X24Y85         CARRY8 (Prop_CARRY8_SLICEM_S[6]_CO[7])
                                                      0.117    14.551 r  pl_top_m1/buffer_control_m1/image_write_buffer_control_m1/image_ram_multi_addr_m2/result_temp0__60_carry/CO[7]
                         net (fo=1, routed)           0.026    14.577    pl_top_m1/buffer_control_m1/image_write_buffer_control_m1/image_ram_multi_addr_m2/result_temp0__60_carry_n_0
    SLICE_X24Y86         CARRY8 (Prop_CARRY8_SLICEM_CI_O[0])
                                                      0.056    14.633 r  pl_top_m1/buffer_control_m1/image_write_buffer_control_m1/image_ram_multi_addr_m2/result_temp0__60_carry__0/O[0]
                         net (fo=1, routed)           0.304    14.937    pl_top_m1/buffer_control_m1/image_write_buffer_control_m1/image_ram_multi_addr_m2/result_temp0__60_carry__0_n_15
    SLICE_X24Y84         CARRY8 (Prop_CARRY8_SLICEM_S[3]_O[7])
                                                      0.194    15.131 f  pl_top_m1/buffer_control_m1/image_write_buffer_control_m1/image_ram_multi_addr_m2/PostImage_wr_location_in_filter_r_reg[2]_i_1/O[7]
                         net (fo=3, routed)           0.181    15.312    pl_top_m1/buffer_control_m1/image_write_buffer_control_m1/PostImage_wr_location_in_filter[2]
    SLICE_X23Y84         LUT5 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.089    15.401 r  pl_top_m1/buffer_control_m1/image_write_buffer_control_m1/xlnx_opt_LUT_PostImage_wr_location_in_filter_change_edge_mask_i_1_1/O
                         net (fo=1, routed)           0.049    15.450    pl_top_m1/buffer_control_m1/image_write_buffer_control_m1/PostImage_wr_location_in_filter_change_edge_mask0
    SLICE_X23Y84         FDRE                                         r  pl_top_m1/buffer_control_m1/image_write_buffer_control_m1/PostImage_wr_location_in_filter_change_edge_mask_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_PLL rise edge)
                                                     12.000    12.000 r  
    BUFG_PS_X0Y48        BUFG_PS                      0.000    12.000 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1710, routed)        1.445    13.445    pl_top_m1/PLL_m1/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -1.760    11.685 r  pl_top_m1/PLL_m1/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.219    11.904    pl_top_m1/PLL_m1/inst/clk_out2_PLL
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    11.928 r  pl_top_m1/PLL_m1/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=56210, routed)       1.812    13.740    pl_top_m1/buffer_control_m1/image_write_buffer_control_m1/clk_out2
    SLICE_X23Y84         FDRE                                         r  pl_top_m1/buffer_control_m1/image_write_buffer_control_m1/PostImage_wr_location_in_filter_change_edge_mask_reg/C
                         clock pessimism              0.061    13.801    
                         clock uncertainty           -0.133    13.668    
    SLICE_X23Y84         FDRE (Setup_DFF_SLICEL_C_D)
                                                      0.025    13.693    pl_top_m1/buffer_control_m1/image_write_buffer_control_m1/PostImage_wr_location_in_filter_change_edge_mask_reg
  -------------------------------------------------------------------
                         required time                         13.693    
                         arrival time                         -15.450    
  -------------------------------------------------------------------
                         slack                                 -1.757    

Slack (VIOLATED) :        -1.469ns  (required time - arrival time)
  Source:                 pl_top_m1/buffer_control_m1/image_write_buffer_control_m1/or_maxpooling_image_size_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@1.875ns period=3.750ns})
  Destination:            pl_top_m1/buffer_control_m1/image_write_buffer_control_m1/PostImage_wr_location_in_filter_r_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_PLL  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             clk_out2_PLL
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.750ns  (clk_out2_PLL rise@12.000ns - clk_pl_0 rise@11.250ns)
  Data Path Delay:        2.111ns  (logic 1.089ns (51.587%)  route 1.022ns (48.413%))
  Logic Levels:           10  (CARRY8=5 LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.735ns = ( 13.735 - 12.000 ) 
    Source Clock Delay      (SCD):    1.796ns = ( 13.046 - 11.250 ) 
    Clock Pessimism Removal (CPR):    0.061ns
  Clock Uncertainty:      0.133ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.076ns
  Clock Net Delay (Source):      1.597ns (routing 0.575ns, distribution 1.022ns)
  Clock Net Delay (Destination): 1.807ns (routing 0.907ns, distribution 0.900ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                     11.250    11.250 r  
    PS8_X0Y0             PS8                          0.000    11.250 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.171    11.421    system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028    11.449 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=1710, routed)        1.597    13.046    pl_top_m1/buffer_control_m1/image_write_buffer_control_m1/AXI_CLK
    SLICE_X25Y83         FDRE                                         r  pl_top_m1/buffer_control_m1/image_write_buffer_control_m1/or_maxpooling_image_size_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y83         FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.079    13.125 f  pl_top_m1/buffer_control_m1/image_write_buffer_control_m1/or_maxpooling_image_size_reg[2]/Q
                         net (fo=16, routed)          0.165    13.290    pl_top_m1/deal_PostImage_m1/update_m1/row_col_ptr_gen_for_2unite_wr/or_maxpooling_image_size_reg[7][1]
    SLICE_X25Y82         LUT2 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.089    13.379 r  pl_top_m1/deal_PostImage_m1/update_m1/row_col_ptr_gen_for_2unite_wr/i___174_i_1/O
                         net (fo=1, routed)           0.141    13.520    pl_top_m1/buffer_control_m1/row_reg[2]_1
    SLICE_X25Y83         LUT6 (Prop_E6LUT_SLICEL_I3_O)
                                                      0.035    13.555 r  pl_top_m1/buffer_control_m1/i___174/O
                         net (fo=1, routed)           0.007    13.562    pl_top_m1/buffer_control_m1/image_write_buffer_control_m1/image_ram_multi_addr_m2/or_maxpooling_image_size_reg[1][4]
    SLICE_X25Y83         CARRY8 (Prop_CARRY8_SLICEL_S[4]_CO[7])
                                                      0.153    13.715 r  pl_top_m1/buffer_control_m1/image_write_buffer_control_m1/image_ram_multi_addr_m2/result_temp0__0_carry/CO[7]
                         net (fo=1, routed)           0.026    13.741    pl_top_m1/buffer_control_m1/image_write_buffer_control_m1/image_ram_multi_addr_m2/result_temp0__0_carry_n_0
    SLICE_X25Y84         CARRY8 (Prop_CARRY8_SLICEL_CI_O[0])
                                                      0.056    13.797 r  pl_top_m1/buffer_control_m1/image_write_buffer_control_m1/image_ram_multi_addr_m2/result_temp0__0_carry__0/O[0]
                         net (fo=2, routed)           0.138    13.935    pl_top_m1/buffer_control_m1/image_write_buffer_control_m1/image_ram_multi_addr_m2/result_temp0__0_carry__0_n_15
    SLICE_X25Y86         LUT4 (Prop_D6LUT_SLICEL_I3_O)
                                                      0.122    14.057 f  pl_top_m1/buffer_control_m1/image_write_buffer_control_m1/image_ram_multi_addr_m2/result_temp0__60_carry_i_9__0/O
                         net (fo=3, routed)           0.090    14.147    pl_top_m1/buffer_control_m1/image_write_buffer_control_m1/image_ram_multi_addr_m2/result_temp0__60_carry_i_9__0_n_0
    SLICE_X24Y86         LUT6 (Prop_F6LUT_SLICEM_I2_O)
                                                      0.098    14.245 r  pl_top_m1/buffer_control_m1/image_write_buffer_control_m1/image_ram_multi_addr_m2/result_temp0__60_carry_i_2__0/O
                         net (fo=2, routed)           0.083    14.328    pl_top_m1/buffer_control_m1/image_write_buffer_control_m1_n_158
    SLICE_X24Y85         LUT5 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.090    14.418 r  pl_top_m1/buffer_control_m1/i___187/O
                         net (fo=1, routed)           0.016    14.434    pl_top_m1/buffer_control_m1/image_write_buffer_control_m1/image_ram_multi_addr_m2/or_maxpooling_image_size_reg[6][3]
    SLICE_X24Y85         CARRY8 (Prop_CARRY8_SLICEM_S[6]_CO[7])
                                                      0.117    14.551 r  pl_top_m1/buffer_control_m1/image_write_buffer_control_m1/image_ram_multi_addr_m2/result_temp0__60_carry/CO[7]
                         net (fo=1, routed)           0.026    14.577    pl_top_m1/buffer_control_m1/image_write_buffer_control_m1/image_ram_multi_addr_m2/result_temp0__60_carry_n_0
    SLICE_X24Y86         CARRY8 (Prop_CARRY8_SLICEM_CI_O[0])
                                                      0.056    14.633 r  pl_top_m1/buffer_control_m1/image_write_buffer_control_m1/image_ram_multi_addr_m2/result_temp0__60_carry__0/O[0]
                         net (fo=1, routed)           0.304    14.937    pl_top_m1/buffer_control_m1/image_write_buffer_control_m1/image_ram_multi_addr_m2/result_temp0__60_carry__0_n_15
    SLICE_X24Y84         CARRY8 (Prop_CARRY8_SLICEM_S[3]_O[7])
                                                      0.194    15.131 r  pl_top_m1/buffer_control_m1/image_write_buffer_control_m1/image_ram_multi_addr_m2/PostImage_wr_location_in_filter_r_reg[2]_i_1/O[7]
                         net (fo=3, routed)           0.026    15.157    pl_top_m1/buffer_control_m1/image_write_buffer_control_m1/PostImage_wr_location_in_filter[2]
    SLICE_X24Y84         FDRE                                         r  pl_top_m1/buffer_control_m1/image_write_buffer_control_m1/PostImage_wr_location_in_filter_r_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_PLL rise edge)
                                                     12.000    12.000 r  
    BUFG_PS_X0Y48        BUFG_PS                      0.000    12.000 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1710, routed)        1.445    13.445    pl_top_m1/PLL_m1/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -1.760    11.685 r  pl_top_m1/PLL_m1/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.219    11.904    pl_top_m1/PLL_m1/inst/clk_out2_PLL
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    11.928 r  pl_top_m1/PLL_m1/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=56210, routed)       1.807    13.735    pl_top_m1/buffer_control_m1/image_write_buffer_control_m1/clk_out2
    SLICE_X24Y84         FDRE                                         r  pl_top_m1/buffer_control_m1/image_write_buffer_control_m1/PostImage_wr_location_in_filter_r_reg[2]/C
                         clock pessimism              0.061    13.796    
                         clock uncertainty           -0.133    13.663    
    SLICE_X24Y84         FDRE (Setup_HFF_SLICEM_C_D)
                                                      0.025    13.688    pl_top_m1/buffer_control_m1/image_write_buffer_control_m1/PostImage_wr_location_in_filter_r_reg[2]
  -------------------------------------------------------------------
                         required time                         13.688    
                         arrival time                         -15.157    
  -------------------------------------------------------------------
                         slack                                 -1.469    

Slack (VIOLATED) :        -1.465ns  (required time - arrival time)
  Source:                 pl_top_m1/buffer_control_m1/image_write_buffer_control_m1/or_maxpooling_image_size_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@1.875ns period=3.750ns})
  Destination:            pl_top_m1/buffer_control_m1/image_write_buffer_control_m1/PostImage_wr_location_in_filter_r_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_PLL  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             clk_out2_PLL
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.750ns  (clk_out2_PLL rise@12.000ns - clk_pl_0 rise@11.250ns)
  Data Path Delay:        2.107ns  (logic 1.086ns (51.542%)  route 1.021ns (48.458%))
  Logic Levels:           10  (CARRY8=5 LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.735ns = ( 13.735 - 12.000 ) 
    Source Clock Delay      (SCD):    1.796ns = ( 13.046 - 11.250 ) 
    Clock Pessimism Removal (CPR):    0.061ns
  Clock Uncertainty:      0.133ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.076ns
  Clock Net Delay (Source):      1.597ns (routing 0.575ns, distribution 1.022ns)
  Clock Net Delay (Destination): 1.807ns (routing 0.907ns, distribution 0.900ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                     11.250    11.250 r  
    PS8_X0Y0             PS8                          0.000    11.250 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.171    11.421    system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028    11.449 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=1710, routed)        1.597    13.046    pl_top_m1/buffer_control_m1/image_write_buffer_control_m1/AXI_CLK
    SLICE_X25Y83         FDRE                                         r  pl_top_m1/buffer_control_m1/image_write_buffer_control_m1/or_maxpooling_image_size_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y83         FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.079    13.125 f  pl_top_m1/buffer_control_m1/image_write_buffer_control_m1/or_maxpooling_image_size_reg[2]/Q
                         net (fo=16, routed)          0.165    13.290    pl_top_m1/deal_PostImage_m1/update_m1/row_col_ptr_gen_for_2unite_wr/or_maxpooling_image_size_reg[7][1]
    SLICE_X25Y82         LUT2 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.089    13.379 r  pl_top_m1/deal_PostImage_m1/update_m1/row_col_ptr_gen_for_2unite_wr/i___174_i_1/O
                         net (fo=1, routed)           0.141    13.520    pl_top_m1/buffer_control_m1/row_reg[2]_1
    SLICE_X25Y83         LUT6 (Prop_E6LUT_SLICEL_I3_O)
                                                      0.035    13.555 r  pl_top_m1/buffer_control_m1/i___174/O
                         net (fo=1, routed)           0.007    13.562    pl_top_m1/buffer_control_m1/image_write_buffer_control_m1/image_ram_multi_addr_m2/or_maxpooling_image_size_reg[1][4]
    SLICE_X25Y83         CARRY8 (Prop_CARRY8_SLICEL_S[4]_CO[7])
                                                      0.153    13.715 r  pl_top_m1/buffer_control_m1/image_write_buffer_control_m1/image_ram_multi_addr_m2/result_temp0__0_carry/CO[7]
                         net (fo=1, routed)           0.026    13.741    pl_top_m1/buffer_control_m1/image_write_buffer_control_m1/image_ram_multi_addr_m2/result_temp0__0_carry_n_0
    SLICE_X25Y84         CARRY8 (Prop_CARRY8_SLICEL_CI_O[0])
                                                      0.056    13.797 r  pl_top_m1/buffer_control_m1/image_write_buffer_control_m1/image_ram_multi_addr_m2/result_temp0__0_carry__0/O[0]
                         net (fo=2, routed)           0.138    13.935    pl_top_m1/buffer_control_m1/image_write_buffer_control_m1/image_ram_multi_addr_m2/result_temp0__0_carry__0_n_15
    SLICE_X25Y86         LUT4 (Prop_D6LUT_SLICEL_I3_O)
                                                      0.122    14.057 f  pl_top_m1/buffer_control_m1/image_write_buffer_control_m1/image_ram_multi_addr_m2/result_temp0__60_carry_i_9__0/O
                         net (fo=3, routed)           0.090    14.147    pl_top_m1/buffer_control_m1/image_write_buffer_control_m1/image_ram_multi_addr_m2/result_temp0__60_carry_i_9__0_n_0
    SLICE_X24Y86         LUT6 (Prop_F6LUT_SLICEM_I2_O)
                                                      0.098    14.245 r  pl_top_m1/buffer_control_m1/image_write_buffer_control_m1/image_ram_multi_addr_m2/result_temp0__60_carry_i_2__0/O
                         net (fo=2, routed)           0.083    14.328    pl_top_m1/buffer_control_m1/image_write_buffer_control_m1_n_158
    SLICE_X24Y85         LUT5 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.090    14.418 r  pl_top_m1/buffer_control_m1/i___187/O
                         net (fo=1, routed)           0.016    14.434    pl_top_m1/buffer_control_m1/image_write_buffer_control_m1/image_ram_multi_addr_m2/or_maxpooling_image_size_reg[6][3]
    SLICE_X24Y85         CARRY8 (Prop_CARRY8_SLICEM_S[6]_CO[7])
                                                      0.117    14.551 r  pl_top_m1/buffer_control_m1/image_write_buffer_control_m1/image_ram_multi_addr_m2/result_temp0__60_carry/CO[7]
                         net (fo=1, routed)           0.026    14.577    pl_top_m1/buffer_control_m1/image_write_buffer_control_m1/image_ram_multi_addr_m2/result_temp0__60_carry_n_0
    SLICE_X24Y86         CARRY8 (Prop_CARRY8_SLICEM_CI_O[0])
                                                      0.056    14.633 r  pl_top_m1/buffer_control_m1/image_write_buffer_control_m1/image_ram_multi_addr_m2/result_temp0__60_carry__0/O[0]
                         net (fo=1, routed)           0.304    14.937    pl_top_m1/buffer_control_m1/image_write_buffer_control_m1/image_ram_multi_addr_m2/result_temp0__60_carry__0_n_15
    SLICE_X24Y84         CARRY8 (Prop_CARRY8_SLICEM_S[3]_O[5])
                                                      0.191    15.128 r  pl_top_m1/buffer_control_m1/image_write_buffer_control_m1/image_ram_multi_addr_m2/PostImage_wr_location_in_filter_r_reg[2]_i_1/O[5]
                         net (fo=3, routed)           0.025    15.153    pl_top_m1/buffer_control_m1/image_write_buffer_control_m1/PostImage_wr_location_in_filter[0]
    SLICE_X24Y84         FDRE                                         r  pl_top_m1/buffer_control_m1/image_write_buffer_control_m1/PostImage_wr_location_in_filter_r_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_PLL rise edge)
                                                     12.000    12.000 r  
    BUFG_PS_X0Y48        BUFG_PS                      0.000    12.000 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1710, routed)        1.445    13.445    pl_top_m1/PLL_m1/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -1.760    11.685 r  pl_top_m1/PLL_m1/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.219    11.904    pl_top_m1/PLL_m1/inst/clk_out2_PLL
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    11.928 r  pl_top_m1/PLL_m1/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=56210, routed)       1.807    13.735    pl_top_m1/buffer_control_m1/image_write_buffer_control_m1/clk_out2
    SLICE_X24Y84         FDRE                                         r  pl_top_m1/buffer_control_m1/image_write_buffer_control_m1/PostImage_wr_location_in_filter_r_reg[0]/C
                         clock pessimism              0.061    13.796    
                         clock uncertainty           -0.133    13.663    
    SLICE_X24Y84         FDRE (Setup_FFF_SLICEM_C_D)
                                                      0.025    13.688    pl_top_m1/buffer_control_m1/image_write_buffer_control_m1/PostImage_wr_location_in_filter_r_reg[0]
  -------------------------------------------------------------------
                         required time                         13.688    
                         arrival time                         -15.153    
  -------------------------------------------------------------------
                         slack                                 -1.465    

Slack (VIOLATED) :        -1.454ns  (required time - arrival time)
  Source:                 pl_top_m1/buffer_control_m1/image_write_buffer_control_m1/or_maxpooling_image_size_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@1.875ns period=3.750ns})
  Destination:            pl_top_m1/buffer_control_m1/image_write_buffer_control_m1/PostImage_wr_location_in_filter_r_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_PLL  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             clk_out2_PLL
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.750ns  (clk_out2_PLL rise@12.000ns - clk_pl_0 rise@11.250ns)
  Data Path Delay:        2.096ns  (logic 1.074ns (51.240%)  route 1.022ns (48.760%))
  Logic Levels:           10  (CARRY8=5 LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.735ns = ( 13.735 - 12.000 ) 
    Source Clock Delay      (SCD):    1.796ns = ( 13.046 - 11.250 ) 
    Clock Pessimism Removal (CPR):    0.061ns
  Clock Uncertainty:      0.133ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.076ns
  Clock Net Delay (Source):      1.597ns (routing 0.575ns, distribution 1.022ns)
  Clock Net Delay (Destination): 1.807ns (routing 0.907ns, distribution 0.900ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                     11.250    11.250 r  
    PS8_X0Y0             PS8                          0.000    11.250 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.171    11.421    system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028    11.449 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=1710, routed)        1.597    13.046    pl_top_m1/buffer_control_m1/image_write_buffer_control_m1/AXI_CLK
    SLICE_X25Y83         FDRE                                         r  pl_top_m1/buffer_control_m1/image_write_buffer_control_m1/or_maxpooling_image_size_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y83         FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.079    13.125 f  pl_top_m1/buffer_control_m1/image_write_buffer_control_m1/or_maxpooling_image_size_reg[2]/Q
                         net (fo=16, routed)          0.165    13.290    pl_top_m1/deal_PostImage_m1/update_m1/row_col_ptr_gen_for_2unite_wr/or_maxpooling_image_size_reg[7][1]
    SLICE_X25Y82         LUT2 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.089    13.379 r  pl_top_m1/deal_PostImage_m1/update_m1/row_col_ptr_gen_for_2unite_wr/i___174_i_1/O
                         net (fo=1, routed)           0.141    13.520    pl_top_m1/buffer_control_m1/row_reg[2]_1
    SLICE_X25Y83         LUT6 (Prop_E6LUT_SLICEL_I3_O)
                                                      0.035    13.555 r  pl_top_m1/buffer_control_m1/i___174/O
                         net (fo=1, routed)           0.007    13.562    pl_top_m1/buffer_control_m1/image_write_buffer_control_m1/image_ram_multi_addr_m2/or_maxpooling_image_size_reg[1][4]
    SLICE_X25Y83         CARRY8 (Prop_CARRY8_SLICEL_S[4]_CO[7])
                                                      0.153    13.715 r  pl_top_m1/buffer_control_m1/image_write_buffer_control_m1/image_ram_multi_addr_m2/result_temp0__0_carry/CO[7]
                         net (fo=1, routed)           0.026    13.741    pl_top_m1/buffer_control_m1/image_write_buffer_control_m1/image_ram_multi_addr_m2/result_temp0__0_carry_n_0
    SLICE_X25Y84         CARRY8 (Prop_CARRY8_SLICEL_CI_O[0])
                                                      0.056    13.797 r  pl_top_m1/buffer_control_m1/image_write_buffer_control_m1/image_ram_multi_addr_m2/result_temp0__0_carry__0/O[0]
                         net (fo=2, routed)           0.138    13.935    pl_top_m1/buffer_control_m1/image_write_buffer_control_m1/image_ram_multi_addr_m2/result_temp0__0_carry__0_n_15
    SLICE_X25Y86         LUT4 (Prop_D6LUT_SLICEL_I3_O)
                                                      0.122    14.057 f  pl_top_m1/buffer_control_m1/image_write_buffer_control_m1/image_ram_multi_addr_m2/result_temp0__60_carry_i_9__0/O
                         net (fo=3, routed)           0.090    14.147    pl_top_m1/buffer_control_m1/image_write_buffer_control_m1/image_ram_multi_addr_m2/result_temp0__60_carry_i_9__0_n_0
    SLICE_X24Y86         LUT6 (Prop_F6LUT_SLICEM_I2_O)
                                                      0.098    14.245 r  pl_top_m1/buffer_control_m1/image_write_buffer_control_m1/image_ram_multi_addr_m2/result_temp0__60_carry_i_2__0/O
                         net (fo=2, routed)           0.083    14.328    pl_top_m1/buffer_control_m1/image_write_buffer_control_m1_n_158
    SLICE_X24Y85         LUT5 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.090    14.418 r  pl_top_m1/buffer_control_m1/i___187/O
                         net (fo=1, routed)           0.016    14.434    pl_top_m1/buffer_control_m1/image_write_buffer_control_m1/image_ram_multi_addr_m2/or_maxpooling_image_size_reg[6][3]
    SLICE_X24Y85         CARRY8 (Prop_CARRY8_SLICEM_S[6]_CO[7])
                                                      0.117    14.551 r  pl_top_m1/buffer_control_m1/image_write_buffer_control_m1/image_ram_multi_addr_m2/result_temp0__60_carry/CO[7]
                         net (fo=1, routed)           0.026    14.577    pl_top_m1/buffer_control_m1/image_write_buffer_control_m1/image_ram_multi_addr_m2/result_temp0__60_carry_n_0
    SLICE_X24Y86         CARRY8 (Prop_CARRY8_SLICEM_CI_O[0])
                                                      0.056    14.633 r  pl_top_m1/buffer_control_m1/image_write_buffer_control_m1/image_ram_multi_addr_m2/result_temp0__60_carry__0/O[0]
                         net (fo=1, routed)           0.304    14.937    pl_top_m1/buffer_control_m1/image_write_buffer_control_m1/image_ram_multi_addr_m2/result_temp0__60_carry__0_n_15
    SLICE_X24Y84         CARRY8 (Prop_CARRY8_SLICEM_S[3]_O[6])
                                                      0.179    15.116 r  pl_top_m1/buffer_control_m1/image_write_buffer_control_m1/image_ram_multi_addr_m2/PostImage_wr_location_in_filter_r_reg[2]_i_1/O[6]
                         net (fo=3, routed)           0.026    15.142    pl_top_m1/buffer_control_m1/image_write_buffer_control_m1/PostImage_wr_location_in_filter[1]
    SLICE_X24Y84         FDRE                                         r  pl_top_m1/buffer_control_m1/image_write_buffer_control_m1/PostImage_wr_location_in_filter_r_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_PLL rise edge)
                                                     12.000    12.000 r  
    BUFG_PS_X0Y48        BUFG_PS                      0.000    12.000 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1710, routed)        1.445    13.445    pl_top_m1/PLL_m1/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -1.760    11.685 r  pl_top_m1/PLL_m1/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.219    11.904    pl_top_m1/PLL_m1/inst/clk_out2_PLL
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    11.928 r  pl_top_m1/PLL_m1/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=56210, routed)       1.807    13.735    pl_top_m1/buffer_control_m1/image_write_buffer_control_m1/clk_out2
    SLICE_X24Y84         FDRE                                         r  pl_top_m1/buffer_control_m1/image_write_buffer_control_m1/PostImage_wr_location_in_filter_r_reg[1]/C
                         clock pessimism              0.061    13.796    
                         clock uncertainty           -0.133    13.663    
    SLICE_X24Y84         FDRE (Setup_GFF_SLICEM_C_D)
                                                      0.025    13.688    pl_top_m1/buffer_control_m1/image_write_buffer_control_m1/PostImage_wr_location_in_filter_r_reg[1]
  -------------------------------------------------------------------
                         required time                         13.688    
                         arrival time                         -15.142    
  -------------------------------------------------------------------
                         slack                                 -1.454    

Slack (VIOLATED) :        -1.423ns  (required time - arrival time)
  Source:                 pl_top_m1/buffer_control_m1/image_write_buffer_control_m1/or_maxpooling_image_size_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@1.875ns period=3.750ns})
  Destination:            pl_top_m1/buffer_control_m1/image_write_buffer_control_m1/PostImage_wr_addr_r_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_PLL  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             clk_out2_PLL
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.750ns  (clk_out2_PLL rise@12.000ns - clk_pl_0 rise@11.250ns)
  Data Path Delay:        2.065ns  (logic 1.044ns (50.557%)  route 1.021ns (49.443%))
  Logic Levels:           10  (CARRY8=5 LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.735ns = ( 13.735 - 12.000 ) 
    Source Clock Delay      (SCD):    1.796ns = ( 13.046 - 11.250 ) 
    Clock Pessimism Removal (CPR):    0.061ns
  Clock Uncertainty:      0.133ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.076ns
  Clock Net Delay (Source):      1.597ns (routing 0.575ns, distribution 1.022ns)
  Clock Net Delay (Destination): 1.807ns (routing 0.907ns, distribution 0.900ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                     11.250    11.250 r  
    PS8_X0Y0             PS8                          0.000    11.250 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.171    11.421    system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028    11.449 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=1710, routed)        1.597    13.046    pl_top_m1/buffer_control_m1/image_write_buffer_control_m1/AXI_CLK
    SLICE_X25Y83         FDRE                                         r  pl_top_m1/buffer_control_m1/image_write_buffer_control_m1/or_maxpooling_image_size_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y83         FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.079    13.125 f  pl_top_m1/buffer_control_m1/image_write_buffer_control_m1/or_maxpooling_image_size_reg[2]/Q
                         net (fo=16, routed)          0.165    13.290    pl_top_m1/deal_PostImage_m1/update_m1/row_col_ptr_gen_for_2unite_wr/or_maxpooling_image_size_reg[7][1]
    SLICE_X25Y82         LUT2 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.089    13.379 r  pl_top_m1/deal_PostImage_m1/update_m1/row_col_ptr_gen_for_2unite_wr/i___174_i_1/O
                         net (fo=1, routed)           0.141    13.520    pl_top_m1/buffer_control_m1/row_reg[2]_1
    SLICE_X25Y83         LUT6 (Prop_E6LUT_SLICEL_I3_O)
                                                      0.035    13.555 r  pl_top_m1/buffer_control_m1/i___174/O
                         net (fo=1, routed)           0.007    13.562    pl_top_m1/buffer_control_m1/image_write_buffer_control_m1/image_ram_multi_addr_m2/or_maxpooling_image_size_reg[1][4]
    SLICE_X25Y83         CARRY8 (Prop_CARRY8_SLICEL_S[4]_CO[7])
                                                      0.153    13.715 r  pl_top_m1/buffer_control_m1/image_write_buffer_control_m1/image_ram_multi_addr_m2/result_temp0__0_carry/CO[7]
                         net (fo=1, routed)           0.026    13.741    pl_top_m1/buffer_control_m1/image_write_buffer_control_m1/image_ram_multi_addr_m2/result_temp0__0_carry_n_0
    SLICE_X25Y84         CARRY8 (Prop_CARRY8_SLICEL_CI_O[0])
                                                      0.056    13.797 r  pl_top_m1/buffer_control_m1/image_write_buffer_control_m1/image_ram_multi_addr_m2/result_temp0__0_carry__0/O[0]
                         net (fo=2, routed)           0.138    13.935    pl_top_m1/buffer_control_m1/image_write_buffer_control_m1/image_ram_multi_addr_m2/result_temp0__0_carry__0_n_15
    SLICE_X25Y86         LUT4 (Prop_D6LUT_SLICEL_I3_O)
                                                      0.122    14.057 f  pl_top_m1/buffer_control_m1/image_write_buffer_control_m1/image_ram_multi_addr_m2/result_temp0__60_carry_i_9__0/O
                         net (fo=3, routed)           0.090    14.147    pl_top_m1/buffer_control_m1/image_write_buffer_control_m1/image_ram_multi_addr_m2/result_temp0__60_carry_i_9__0_n_0
    SLICE_X24Y86         LUT6 (Prop_F6LUT_SLICEM_I2_O)
                                                      0.098    14.245 r  pl_top_m1/buffer_control_m1/image_write_buffer_control_m1/image_ram_multi_addr_m2/result_temp0__60_carry_i_2__0/O
                         net (fo=2, routed)           0.083    14.328    pl_top_m1/buffer_control_m1/image_write_buffer_control_m1_n_158
    SLICE_X24Y85         LUT5 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.090    14.418 r  pl_top_m1/buffer_control_m1/i___187/O
                         net (fo=1, routed)           0.016    14.434    pl_top_m1/buffer_control_m1/image_write_buffer_control_m1/image_ram_multi_addr_m2/or_maxpooling_image_size_reg[6][3]
    SLICE_X24Y85         CARRY8 (Prop_CARRY8_SLICEM_S[6]_CO[7])
                                                      0.117    14.551 r  pl_top_m1/buffer_control_m1/image_write_buffer_control_m1/image_ram_multi_addr_m2/result_temp0__60_carry/CO[7]
                         net (fo=1, routed)           0.026    14.577    pl_top_m1/buffer_control_m1/image_write_buffer_control_m1/image_ram_multi_addr_m2/result_temp0__60_carry_n_0
    SLICE_X24Y86         CARRY8 (Prop_CARRY8_SLICEM_CI_O[0])
                                                      0.056    14.633 r  pl_top_m1/buffer_control_m1/image_write_buffer_control_m1/image_ram_multi_addr_m2/result_temp0__60_carry__0/O[0]
                         net (fo=1, routed)           0.304    14.937    pl_top_m1/buffer_control_m1/image_write_buffer_control_m1/image_ram_multi_addr_m2/result_temp0__60_carry__0_n_15
    SLICE_X24Y84         CARRY8 (Prop_CARRY8_SLICEM_S[3]_O[4])
                                                      0.149    15.086 r  pl_top_m1/buffer_control_m1/image_write_buffer_control_m1/image_ram_multi_addr_m2/PostImage_wr_location_in_filter_r_reg[2]_i_1/O[4]
                         net (fo=1, routed)           0.025    15.111    pl_top_m1/buffer_control_m1/image_write_buffer_control_m1/PostImage_wr_addr[11]
    SLICE_X24Y84         FDRE                                         r  pl_top_m1/buffer_control_m1/image_write_buffer_control_m1/PostImage_wr_addr_r_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_PLL rise edge)
                                                     12.000    12.000 r  
    BUFG_PS_X0Y48        BUFG_PS                      0.000    12.000 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1710, routed)        1.445    13.445    pl_top_m1/PLL_m1/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -1.760    11.685 r  pl_top_m1/PLL_m1/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.219    11.904    pl_top_m1/PLL_m1/inst/clk_out2_PLL
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    11.928 r  pl_top_m1/PLL_m1/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=56210, routed)       1.807    13.735    pl_top_m1/buffer_control_m1/image_write_buffer_control_m1/clk_out2
    SLICE_X24Y84         FDRE                                         r  pl_top_m1/buffer_control_m1/image_write_buffer_control_m1/PostImage_wr_addr_r_reg[11]/C
                         clock pessimism              0.061    13.796    
                         clock uncertainty           -0.133    13.663    
    SLICE_X24Y84         FDRE (Setup_EFF_SLICEM_C_D)
                                                      0.025    13.688    pl_top_m1/buffer_control_m1/image_write_buffer_control_m1/PostImage_wr_addr_r_reg[11]
  -------------------------------------------------------------------
                         required time                         13.688    
                         arrival time                         -15.111    
  -------------------------------------------------------------------
                         slack                                 -1.423    

Slack (VIOLATED) :        -1.335ns  (required time - arrival time)
  Source:                 pl_top_m1/buffer_control_m1/image_write_buffer_control_m1/or_maxpooling_image_size_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@1.875ns period=3.750ns})
  Destination:            pl_top_m1/buffer_control_m1/image_write_buffer_control_m1/PostImage_wr_addr_r_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_PLL  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             clk_out2_PLL
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.750ns  (clk_out2_PLL rise@12.000ns - clk_pl_0 rise@11.250ns)
  Data Path Delay:        1.978ns  (logic 0.956ns (48.332%)  route 1.022ns (51.668%))
  Logic Levels:           10  (CARRY8=5 LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.001ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.736ns = ( 13.736 - 12.000 ) 
    Source Clock Delay      (SCD):    1.796ns = ( 13.046 - 11.250 ) 
    Clock Pessimism Removal (CPR):    0.061ns
  Clock Uncertainty:      0.133ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.076ns
  Clock Net Delay (Source):      1.597ns (routing 0.575ns, distribution 1.022ns)
  Clock Net Delay (Destination): 1.808ns (routing 0.907ns, distribution 0.901ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                     11.250    11.250 r  
    PS8_X0Y0             PS8                          0.000    11.250 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.171    11.421    system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028    11.449 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=1710, routed)        1.597    13.046    pl_top_m1/buffer_control_m1/image_write_buffer_control_m1/AXI_CLK
    SLICE_X25Y83         FDRE                                         r  pl_top_m1/buffer_control_m1/image_write_buffer_control_m1/or_maxpooling_image_size_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y83         FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.079    13.125 f  pl_top_m1/buffer_control_m1/image_write_buffer_control_m1/or_maxpooling_image_size_reg[2]/Q
                         net (fo=16, routed)          0.165    13.290    pl_top_m1/deal_PostImage_m1/update_m1/row_col_ptr_gen_for_2unite_wr/or_maxpooling_image_size_reg[7][1]
    SLICE_X25Y82         LUT2 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.089    13.379 r  pl_top_m1/deal_PostImage_m1/update_m1/row_col_ptr_gen_for_2unite_wr/i___174_i_1/O
                         net (fo=1, routed)           0.141    13.520    pl_top_m1/buffer_control_m1/row_reg[2]_1
    SLICE_X25Y83         LUT6 (Prop_E6LUT_SLICEL_I3_O)
                                                      0.035    13.555 r  pl_top_m1/buffer_control_m1/i___174/O
                         net (fo=1, routed)           0.007    13.562    pl_top_m1/buffer_control_m1/image_write_buffer_control_m1/image_ram_multi_addr_m2/or_maxpooling_image_size_reg[1][4]
    SLICE_X25Y83         CARRY8 (Prop_CARRY8_SLICEL_S[4]_CO[7])
                                                      0.153    13.715 r  pl_top_m1/buffer_control_m1/image_write_buffer_control_m1/image_ram_multi_addr_m2/result_temp0__0_carry/CO[7]
                         net (fo=1, routed)           0.026    13.741    pl_top_m1/buffer_control_m1/image_write_buffer_control_m1/image_ram_multi_addr_m2/result_temp0__0_carry_n_0
    SLICE_X25Y84         CARRY8 (Prop_CARRY8_SLICEL_CI_O[0])
                                                      0.056    13.797 r  pl_top_m1/buffer_control_m1/image_write_buffer_control_m1/image_ram_multi_addr_m2/result_temp0__0_carry__0/O[0]
                         net (fo=2, routed)           0.138    13.935    pl_top_m1/buffer_control_m1/image_write_buffer_control_m1/image_ram_multi_addr_m2/result_temp0__0_carry__0_n_15
    SLICE_X25Y86         LUT4 (Prop_D6LUT_SLICEL_I3_O)
                                                      0.122    14.057 f  pl_top_m1/buffer_control_m1/image_write_buffer_control_m1/image_ram_multi_addr_m2/result_temp0__60_carry_i_9__0/O
                         net (fo=3, routed)           0.090    14.147    pl_top_m1/buffer_control_m1/image_write_buffer_control_m1/image_ram_multi_addr_m2/result_temp0__60_carry_i_9__0_n_0
    SLICE_X24Y86         LUT6 (Prop_F6LUT_SLICEM_I2_O)
                                                      0.098    14.245 r  pl_top_m1/buffer_control_m1/image_write_buffer_control_m1/image_ram_multi_addr_m2/result_temp0__60_carry_i_2__0/O
                         net (fo=2, routed)           0.083    14.328    pl_top_m1/buffer_control_m1/image_write_buffer_control_m1_n_158
    SLICE_X24Y85         LUT5 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.090    14.418 r  pl_top_m1/buffer_control_m1/i___187/O
                         net (fo=1, routed)           0.016    14.434    pl_top_m1/buffer_control_m1/image_write_buffer_control_m1/image_ram_multi_addr_m2/or_maxpooling_image_size_reg[6][3]
    SLICE_X24Y85         CARRY8 (Prop_CARRY8_SLICEM_S[6]_CO[7])
                                                      0.117    14.551 r  pl_top_m1/buffer_control_m1/image_write_buffer_control_m1/image_ram_multi_addr_m2/result_temp0__60_carry/CO[7]
                         net (fo=1, routed)           0.026    14.577    pl_top_m1/buffer_control_m1/image_write_buffer_control_m1/image_ram_multi_addr_m2/result_temp0__60_carry_n_0
    SLICE_X24Y86         CARRY8 (Prop_CARRY8_SLICEM_CI_O[0])
                                                      0.056    14.633 r  pl_top_m1/buffer_control_m1/image_write_buffer_control_m1/image_ram_multi_addr_m2/result_temp0__60_carry__0/O[0]
                         net (fo=1, routed)           0.304    14.937    pl_top_m1/buffer_control_m1/image_write_buffer_control_m1/image_ram_multi_addr_m2/result_temp0__60_carry__0_n_15
    SLICE_X24Y84         CARRY8 (Prop_CARRY8_SLICEM_S[3]_O[3])
                                                      0.061    14.998 r  pl_top_m1/buffer_control_m1/image_write_buffer_control_m1/image_ram_multi_addr_m2/PostImage_wr_location_in_filter_r_reg[2]_i_1/O[3]
                         net (fo=1, routed)           0.026    15.024    pl_top_m1/buffer_control_m1/image_write_buffer_control_m1/PostImage_wr_addr[10]
    SLICE_X24Y84         FDRE                                         r  pl_top_m1/buffer_control_m1/image_write_buffer_control_m1/PostImage_wr_addr_r_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_PLL rise edge)
                                                     12.000    12.000 r  
    BUFG_PS_X0Y48        BUFG_PS                      0.000    12.000 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1710, routed)        1.445    13.445    pl_top_m1/PLL_m1/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -1.760    11.685 r  pl_top_m1/PLL_m1/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.219    11.904    pl_top_m1/PLL_m1/inst/clk_out2_PLL
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    11.928 r  pl_top_m1/PLL_m1/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=56210, routed)       1.808    13.736    pl_top_m1/buffer_control_m1/image_write_buffer_control_m1/clk_out2
    SLICE_X24Y84         FDRE                                         r  pl_top_m1/buffer_control_m1/image_write_buffer_control_m1/PostImage_wr_addr_r_reg[10]/C
                         clock pessimism              0.061    13.797    
                         clock uncertainty           -0.133    13.664    
    SLICE_X24Y84         FDRE (Setup_DFF_SLICEM_C_D)
                                                      0.025    13.689    pl_top_m1/buffer_control_m1/image_write_buffer_control_m1/PostImage_wr_addr_r_reg[10]
  -------------------------------------------------------------------
                         required time                         13.689    
                         arrival time                         -15.024    
  -------------------------------------------------------------------
                         slack                                 -1.335    

Slack (VIOLATED) :        -1.237ns  (required time - arrival time)
  Source:                 pl_top_m1/buffer_control_m1/image_write_buffer_control_m1/or_maxpooling_image_size_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@1.875ns period=3.750ns})
  Destination:            pl_top_m1/buffer_control_m1/image_write_buffer_control_m1/PostImage_wr_addr_r_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_PLL  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             clk_out2_PLL
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.750ns  (clk_out2_PLL rise@12.000ns - clk_pl_0 rise@11.250ns)
  Data Path Delay:        1.880ns  (logic 0.850ns (45.213%)  route 1.030ns (54.787%))
  Logic Levels:           8  (CARRY8=4 LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        0.001ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.736ns = ( 13.736 - 12.000 ) 
    Source Clock Delay      (SCD):    1.796ns = ( 13.046 - 11.250 ) 
    Clock Pessimism Removal (CPR):    0.061ns
  Clock Uncertainty:      0.133ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.076ns
  Clock Net Delay (Source):      1.597ns (routing 0.575ns, distribution 1.022ns)
  Clock Net Delay (Destination): 1.808ns (routing 0.907ns, distribution 0.901ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                     11.250    11.250 r  
    PS8_X0Y0             PS8                          0.000    11.250 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.171    11.421    system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028    11.449 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=1710, routed)        1.597    13.046    pl_top_m1/buffer_control_m1/image_write_buffer_control_m1/AXI_CLK
    SLICE_X25Y83         FDRE                                         r  pl_top_m1/buffer_control_m1/image_write_buffer_control_m1/or_maxpooling_image_size_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y83         FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.079    13.125 f  pl_top_m1/buffer_control_m1/image_write_buffer_control_m1/or_maxpooling_image_size_reg[2]/Q
                         net (fo=16, routed)          0.165    13.290    pl_top_m1/deal_PostImage_m1/update_m1/row_col_ptr_gen_for_2unite_wr/or_maxpooling_image_size_reg[7][1]
    SLICE_X25Y82         LUT2 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.089    13.379 r  pl_top_m1/deal_PostImage_m1/update_m1/row_col_ptr_gen_for_2unite_wr/i___174_i_1/O
                         net (fo=1, routed)           0.141    13.520    pl_top_m1/buffer_control_m1/row_reg[2]_1
    SLICE_X25Y83         LUT6 (Prop_E6LUT_SLICEL_I3_O)
                                                      0.035    13.555 r  pl_top_m1/buffer_control_m1/i___174/O
                         net (fo=1, routed)           0.007    13.562    pl_top_m1/buffer_control_m1/image_write_buffer_control_m1/image_ram_multi_addr_m2/or_maxpooling_image_size_reg[1][4]
    SLICE_X25Y83         CARRY8 (Prop_CARRY8_SLICEL_S[4]_CO[7])
                                                      0.153    13.715 r  pl_top_m1/buffer_control_m1/image_write_buffer_control_m1/image_ram_multi_addr_m2/result_temp0__0_carry/CO[7]
                         net (fo=1, routed)           0.026    13.741    pl_top_m1/buffer_control_m1/image_write_buffer_control_m1/image_ram_multi_addr_m2/result_temp0__0_carry_n_0
    SLICE_X25Y84         CARRY8 (Prop_CARRY8_SLICEL_CI_O[0])
                                                      0.056    13.797 r  pl_top_m1/buffer_control_m1/image_write_buffer_control_m1/image_ram_multi_addr_m2/result_temp0__0_carry__0/O[0]
                         net (fo=2, routed)           0.138    13.935    pl_top_m1/buffer_control_m1/image_write_buffer_control_m1/image_ram_multi_addr_m2/result_temp0__0_carry__0_n_15
    SLICE_X25Y86         LUT4 (Prop_D6LUT_SLICEL_I3_O)
                                                      0.122    14.057 r  pl_top_m1/buffer_control_m1/image_write_buffer_control_m1/image_ram_multi_addr_m2/result_temp0__60_carry_i_9__0/O
                         net (fo=3, routed)           0.053    14.110    pl_top_m1/buffer_control_m1/image_write_buffer_control_m1/image_ram_multi_addr_m2/result_temp0__60_carry_i_9__0_n_0
    SLICE_X25Y86         LUT6 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.097    14.207 r  pl_top_m1/buffer_control_m1/image_write_buffer_control_m1/image_ram_multi_addr_m2/result_temp0__60_carry_i_3__0/O
                         net (fo=1, routed)           0.228    14.435    pl_top_m1/buffer_control_m1/image_write_buffer_control_m1/image_ram_multi_addr_m2/result_temp0__60_carry_i_3__0_n_0
    SLICE_X24Y85         CARRY8 (Prop_CARRY8_SLICEM_DI[5]_O[6])
                                                      0.102    14.537 r  pl_top_m1/buffer_control_m1/image_write_buffer_control_m1/image_ram_multi_addr_m2/result_temp0__60_carry/O[6]
                         net (fo=1, routed)           0.246    14.783    pl_top_m1/buffer_control_m1/image_write_buffer_control_m1/image_ram_multi_addr_m2/result_temp0__60_carry_n_9
    SLICE_X24Y84         CARRY8 (Prop_CARRY8_SLICEM_S[1]_O[2])
                                                      0.117    14.900 r  pl_top_m1/buffer_control_m1/image_write_buffer_control_m1/image_ram_multi_addr_m2/PostImage_wr_location_in_filter_r_reg[2]_i_1/O[2]
                         net (fo=1, routed)           0.026    14.926    pl_top_m1/buffer_control_m1/image_write_buffer_control_m1/PostImage_wr_addr[9]
    SLICE_X24Y84         FDRE                                         r  pl_top_m1/buffer_control_m1/image_write_buffer_control_m1/PostImage_wr_addr_r_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_PLL rise edge)
                                                     12.000    12.000 r  
    BUFG_PS_X0Y48        BUFG_PS                      0.000    12.000 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1710, routed)        1.445    13.445    pl_top_m1/PLL_m1/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -1.760    11.685 r  pl_top_m1/PLL_m1/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.219    11.904    pl_top_m1/PLL_m1/inst/clk_out2_PLL
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    11.928 r  pl_top_m1/PLL_m1/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=56210, routed)       1.808    13.736    pl_top_m1/buffer_control_m1/image_write_buffer_control_m1/clk_out2
    SLICE_X24Y84         FDRE                                         r  pl_top_m1/buffer_control_m1/image_write_buffer_control_m1/PostImage_wr_addr_r_reg[9]/C
                         clock pessimism              0.061    13.797    
                         clock uncertainty           -0.133    13.664    
    SLICE_X24Y84         FDRE (Setup_CFF_SLICEM_C_D)
                                                      0.025    13.689    pl_top_m1/buffer_control_m1/image_write_buffer_control_m1/PostImage_wr_addr_r_reg[9]
  -------------------------------------------------------------------
                         required time                         13.689    
                         arrival time                         -14.926    
  -------------------------------------------------------------------
                         slack                                 -1.237    

Slack (VIOLATED) :        -1.175ns  (required time - arrival time)
  Source:                 pl_top_m1/buffer_control_m1/image_write_buffer_control_m1/or_maxpooling_image_size_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@1.875ns period=3.750ns})
  Destination:            pl_top_m1/buffer_control_m1/image_write_buffer_control_m1/PostImage_wr_addr_r_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_PLL  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             clk_out2_PLL
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.750ns  (clk_out2_PLL rise@12.000ns - clk_pl_0 rise@11.250ns)
  Data Path Delay:        1.818ns  (logic 0.789ns (43.399%)  route 1.029ns (56.601%))
  Logic Levels:           8  (CARRY8=4 LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        0.001ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.736ns = ( 13.736 - 12.000 ) 
    Source Clock Delay      (SCD):    1.796ns = ( 13.046 - 11.250 ) 
    Clock Pessimism Removal (CPR):    0.061ns
  Clock Uncertainty:      0.133ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.076ns
  Clock Net Delay (Source):      1.597ns (routing 0.575ns, distribution 1.022ns)
  Clock Net Delay (Destination): 1.808ns (routing 0.907ns, distribution 0.901ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                     11.250    11.250 r  
    PS8_X0Y0             PS8                          0.000    11.250 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.171    11.421    system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028    11.449 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=1710, routed)        1.597    13.046    pl_top_m1/buffer_control_m1/image_write_buffer_control_m1/AXI_CLK
    SLICE_X25Y83         FDRE                                         r  pl_top_m1/buffer_control_m1/image_write_buffer_control_m1/or_maxpooling_image_size_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y83         FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.079    13.125 f  pl_top_m1/buffer_control_m1/image_write_buffer_control_m1/or_maxpooling_image_size_reg[2]/Q
                         net (fo=16, routed)          0.165    13.290    pl_top_m1/deal_PostImage_m1/update_m1/row_col_ptr_gen_for_2unite_wr/or_maxpooling_image_size_reg[7][1]
    SLICE_X25Y82         LUT2 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.089    13.379 r  pl_top_m1/deal_PostImage_m1/update_m1/row_col_ptr_gen_for_2unite_wr/i___174_i_1/O
                         net (fo=1, routed)           0.141    13.520    pl_top_m1/buffer_control_m1/row_reg[2]_1
    SLICE_X25Y83         LUT6 (Prop_E6LUT_SLICEL_I3_O)
                                                      0.035    13.555 r  pl_top_m1/buffer_control_m1/i___174/O
                         net (fo=1, routed)           0.007    13.562    pl_top_m1/buffer_control_m1/image_write_buffer_control_m1/image_ram_multi_addr_m2/or_maxpooling_image_size_reg[1][4]
    SLICE_X25Y83         CARRY8 (Prop_CARRY8_SLICEL_S[4]_CO[7])
                                                      0.153    13.715 r  pl_top_m1/buffer_control_m1/image_write_buffer_control_m1/image_ram_multi_addr_m2/result_temp0__0_carry/CO[7]
                         net (fo=1, routed)           0.026    13.741    pl_top_m1/buffer_control_m1/image_write_buffer_control_m1/image_ram_multi_addr_m2/result_temp0__0_carry_n_0
    SLICE_X25Y84         CARRY8 (Prop_CARRY8_SLICEL_CI_O[0])
                                                      0.056    13.797 r  pl_top_m1/buffer_control_m1/image_write_buffer_control_m1/image_ram_multi_addr_m2/result_temp0__0_carry__0/O[0]
                         net (fo=2, routed)           0.138    13.935    pl_top_m1/buffer_control_m1/image_write_buffer_control_m1/image_ram_multi_addr_m2/result_temp0__0_carry__0_n_15
    SLICE_X25Y86         LUT4 (Prop_D6LUT_SLICEL_I3_O)
                                                      0.122    14.057 r  pl_top_m1/buffer_control_m1/image_write_buffer_control_m1/image_ram_multi_addr_m2/result_temp0__60_carry_i_9__0/O
                         net (fo=3, routed)           0.053    14.110    pl_top_m1/buffer_control_m1/image_write_buffer_control_m1/image_ram_multi_addr_m2/result_temp0__60_carry_i_9__0_n_0
    SLICE_X25Y86         LUT6 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.097    14.207 r  pl_top_m1/buffer_control_m1/image_write_buffer_control_m1/image_ram_multi_addr_m2/result_temp0__60_carry_i_3__0/O
                         net (fo=1, routed)           0.228    14.435    pl_top_m1/buffer_control_m1/image_write_buffer_control_m1/image_ram_multi_addr_m2/result_temp0__60_carry_i_3__0_n_0
    SLICE_X24Y85         CARRY8 (Prop_CARRY8_SLICEM_DI[5]_O[6])
                                                      0.102    14.537 r  pl_top_m1/buffer_control_m1/image_write_buffer_control_m1/image_ram_multi_addr_m2/result_temp0__60_carry/O[6]
                         net (fo=1, routed)           0.246    14.783    pl_top_m1/buffer_control_m1/image_write_buffer_control_m1/image_ram_multi_addr_m2/result_temp0__60_carry_n_9
    SLICE_X24Y84         CARRY8 (Prop_CARRY8_SLICEM_S[1]_O[1])
                                                      0.056    14.839 r  pl_top_m1/buffer_control_m1/image_write_buffer_control_m1/image_ram_multi_addr_m2/PostImage_wr_location_in_filter_r_reg[2]_i_1/O[1]
                         net (fo=1, routed)           0.025    14.864    pl_top_m1/buffer_control_m1/image_write_buffer_control_m1/PostImage_wr_addr[8]
    SLICE_X24Y84         FDRE                                         r  pl_top_m1/buffer_control_m1/image_write_buffer_control_m1/PostImage_wr_addr_r_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_PLL rise edge)
                                                     12.000    12.000 r  
    BUFG_PS_X0Y48        BUFG_PS                      0.000    12.000 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1710, routed)        1.445    13.445    pl_top_m1/PLL_m1/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -1.760    11.685 r  pl_top_m1/PLL_m1/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.219    11.904    pl_top_m1/PLL_m1/inst/clk_out2_PLL
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    11.928 r  pl_top_m1/PLL_m1/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=56210, routed)       1.808    13.736    pl_top_m1/buffer_control_m1/image_write_buffer_control_m1/clk_out2
    SLICE_X24Y84         FDRE                                         r  pl_top_m1/buffer_control_m1/image_write_buffer_control_m1/PostImage_wr_addr_r_reg[8]/C
                         clock pessimism              0.061    13.797    
                         clock uncertainty           -0.133    13.664    
    SLICE_X24Y84         FDRE (Setup_BFF_SLICEM_C_D)
                                                      0.025    13.689    pl_top_m1/buffer_control_m1/image_write_buffer_control_m1/PostImage_wr_addr_r_reg[8]
  -------------------------------------------------------------------
                         required time                         13.689    
                         arrival time                         -14.864    
  -------------------------------------------------------------------
                         slack                                 -1.175    

Slack (VIOLATED) :        -1.049ns  (required time - arrival time)
  Source:                 pl_top_m1/buffer_control_m1/image_write_buffer_control_m1/or_maxpooling_image_size_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@1.875ns period=3.750ns})
  Destination:            pl_top_m1/buffer_control_m1/image_write_buffer_control_m1/PostImage_wr_addr_r_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_PLL  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             clk_out2_PLL
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.750ns  (clk_out2_PLL rise@12.000ns - clk_pl_0 rise@11.250ns)
  Data Path Delay:        1.692ns  (logic 0.888ns (52.482%)  route 0.804ns (47.518%))
  Logic Levels:           9  (CARRY8=4 LUT2=2 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.001ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.736ns = ( 13.736 - 12.000 ) 
    Source Clock Delay      (SCD):    1.796ns = ( 13.046 - 11.250 ) 
    Clock Pessimism Removal (CPR):    0.061ns
  Clock Uncertainty:      0.133ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.076ns
  Clock Net Delay (Source):      1.597ns (routing 0.575ns, distribution 1.022ns)
  Clock Net Delay (Destination): 1.808ns (routing 0.907ns, distribution 0.901ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                     11.250    11.250 r  
    PS8_X0Y0             PS8                          0.000    11.250 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.171    11.421    system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028    11.449 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=1710, routed)        1.597    13.046    pl_top_m1/buffer_control_m1/image_write_buffer_control_m1/AXI_CLK
    SLICE_X25Y83         FDRE                                         r  pl_top_m1/buffer_control_m1/image_write_buffer_control_m1/or_maxpooling_image_size_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y83         FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.079    13.125 f  pl_top_m1/buffer_control_m1/image_write_buffer_control_m1/or_maxpooling_image_size_reg[2]/Q
                         net (fo=16, routed)          0.165    13.290    pl_top_m1/deal_PostImage_m1/update_m1/row_col_ptr_gen_for_2unite_wr/or_maxpooling_image_size_reg[7][1]
    SLICE_X25Y82         LUT2 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.089    13.379 r  pl_top_m1/deal_PostImage_m1/update_m1/row_col_ptr_gen_for_2unite_wr/i___174_i_1/O
                         net (fo=1, routed)           0.141    13.520    pl_top_m1/buffer_control_m1/row_reg[2]_1
    SLICE_X25Y83         LUT6 (Prop_E6LUT_SLICEL_I3_O)
                                                      0.035    13.555 r  pl_top_m1/buffer_control_m1/i___174/O
                         net (fo=1, routed)           0.007    13.562    pl_top_m1/buffer_control_m1/image_write_buffer_control_m1/image_ram_multi_addr_m2/or_maxpooling_image_size_reg[1][4]
    SLICE_X25Y83         CARRY8 (Prop_CARRY8_SLICEL_S[4]_O[7])
                                                      0.134    13.696 r  pl_top_m1/buffer_control_m1/image_write_buffer_control_m1/image_ram_multi_addr_m2/result_temp0__0_carry/O[7]
                         net (fo=3, routed)           0.130    13.826    pl_top_m1/buffer_control_m1/image_write_buffer_control_m1_n_142
    SLICE_X25Y84         LUT4 (Prop_E5LUT_SLICEL_I3_O)
                                                      0.138    13.964 r  pl_top_m1/buffer_control_m1/xlnx_opt_LUT_i___189/O
                         net (fo=1, routed)           0.142    14.106    pl_top_m1/buffer_control_m1/xlnx_opt_i___189_n_0
    SLICE_X24Y85         LUT5 (Prop_E6LUT_SLICEM_I4_O)
                                                      0.124    14.230 r  pl_top_m1/buffer_control_m1/xlnx_opt_LUT_i___189_1/O
                         net (fo=1, routed)           0.014    14.244    pl_top_m1/buffer_control_m1/image_write_buffer_control_m1/image_ram_multi_addr_m2/or_maxpooling_image_size_reg[6][1]
    SLICE_X24Y85         CARRY8 (Prop_CARRY8_SLICEM_S[4]_O[4])
                                                      0.063    14.307 r  pl_top_m1/buffer_control_m1/image_write_buffer_control_m1/image_ram_multi_addr_m2/result_temp0__60_carry/O[4]
                         net (fo=2, routed)           0.139    14.446    pl_top_m1/buffer_control_m1/image_write_buffer_control_m1/image_ram_multi_addr_m2/result_temp0__60_carry_n_11
    SLICE_X24Y83         LUT2 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.053    14.499 r  pl_top_m1/buffer_control_m1/image_write_buffer_control_m1/image_ram_multi_addr_m2/PostImage_wr_addr_r[6]_i_2/O
                         net (fo=1, routed)           0.015    14.514    pl_top_m1/buffer_control_m1/image_write_buffer_control_m1/image_ram_multi_addr_m2/PostImage_wr_addr_r[6]_i_2_n_0
    SLICE_X24Y83         CARRY8 (Prop_CARRY8_SLICEM_S[7]_CO[7])
                                                      0.117    14.631 r  pl_top_m1/buffer_control_m1/image_write_buffer_control_m1/image_ram_multi_addr_m2/PostImage_wr_addr_r_reg[6]_i_1/CO[7]
                         net (fo=1, routed)           0.026    14.657    pl_top_m1/buffer_control_m1/image_write_buffer_control_m1/image_ram_multi_addr_m2/PostImage_wr_addr_r_reg[6]_i_1_n_0
    SLICE_X24Y84         CARRY8 (Prop_CARRY8_SLICEM_CI_O[0])
                                                      0.056    14.713 r  pl_top_m1/buffer_control_m1/image_write_buffer_control_m1/image_ram_multi_addr_m2/PostImage_wr_location_in_filter_r_reg[2]_i_1/O[0]
                         net (fo=1, routed)           0.025    14.738    pl_top_m1/buffer_control_m1/image_write_buffer_control_m1/PostImage_wr_addr[7]
    SLICE_X24Y84         FDRE                                         r  pl_top_m1/buffer_control_m1/image_write_buffer_control_m1/PostImage_wr_addr_r_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_PLL rise edge)
                                                     12.000    12.000 r  
    BUFG_PS_X0Y48        BUFG_PS                      0.000    12.000 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1710, routed)        1.445    13.445    pl_top_m1/PLL_m1/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -1.760    11.685 r  pl_top_m1/PLL_m1/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.219    11.904    pl_top_m1/PLL_m1/inst/clk_out2_PLL
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    11.928 r  pl_top_m1/PLL_m1/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=56210, routed)       1.808    13.736    pl_top_m1/buffer_control_m1/image_write_buffer_control_m1/clk_out2
    SLICE_X24Y84         FDRE                                         r  pl_top_m1/buffer_control_m1/image_write_buffer_control_m1/PostImage_wr_addr_r_reg[7]/C
                         clock pessimism              0.061    13.797    
                         clock uncertainty           -0.133    13.664    
    SLICE_X24Y84         FDRE (Setup_AFF_SLICEM_C_D)
                                                      0.025    13.689    pl_top_m1/buffer_control_m1/image_write_buffer_control_m1/PostImage_wr_addr_r_reg[7]
  -------------------------------------------------------------------
                         required time                         13.689    
                         arrival time                         -14.738    
  -------------------------------------------------------------------
                         slack                                 -1.049    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.015ns  (arrival time - required time)
  Source:                 pl_top_m1/buffer_control_m1/image_read_buffer_control_m1/image_rd_ready_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@1.875ns period=3.750ns})
  Destination:            pl_top_m1/load_data_m1/load_image_m1/image_rd_ready_in_clk_domain_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_PLL  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             clk_out2_PLL
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out2_PLL rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.179ns  (logic 0.061ns (34.078%)  route 0.118ns (65.922%))
  Logic Levels:           0  
  Clock Path Skew:        -0.029ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.571ns
    Source Clock Delay      (SCD):    1.539ns
    Clock Pessimism Removal (CPR):    0.061ns
  Clock Uncertainty:      0.133ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.076ns
  Clock Net Delay (Source):      1.379ns (routing 0.518ns, distribution 0.861ns)
  Clock Net Delay (Destination): 1.981ns (routing 0.996ns, distribution 0.985ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.160 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=1710, routed)        1.379     1.539    pl_top_m1/buffer_control_m1/image_read_buffer_control_m1/AXI_CLK
    SLICE_X9Y91          FDCE                                         r  pl_top_m1/buffer_control_m1/image_read_buffer_control_m1/image_rd_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y91          FDCE (Prop_DFF2_SLICEM_C_Q)
                                                      0.061     1.600 r  pl_top_m1/buffer_control_m1/image_read_buffer_control_m1/image_rd_ready_reg/Q
                         net (fo=2, routed)           0.118     1.718    pl_top_m1/load_data_m1/load_image_m1/image_ram_rd_ready
    SLICE_X9Y92          FDRE                                         r  pl_top_m1/load_data_m1/load_image_m1/image_rd_ready_in_clk_domain_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_PLL rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y48        BUFG_PS                      0.000     0.000 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1710, routed)        1.617     1.617    pl_top_m1/PLL_m1/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -2.305    -0.688 r  pl_top_m1/PLL_m1/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.250    -0.438    pl_top_m1/PLL_m1/inst/clk_out2_PLL
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -0.410 r  pl_top_m1/PLL_m1/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=56210, routed)       1.981     1.571    pl_top_m1/load_data_m1/load_image_m1/clk_out2
    SLICE_X9Y92          FDRE                                         r  pl_top_m1/load_data_m1/load_image_m1/image_rd_ready_in_clk_domain_reg/C
                         clock pessimism             -0.061     1.510    
                         clock uncertainty            0.133     1.643    
    SLICE_X9Y92          FDRE (Hold_EFF_SLICEM_C_D)
                                                      0.060     1.703    pl_top_m1/load_data_m1/load_image_m1/image_rd_ready_in_clk_domain_reg
  -------------------------------------------------------------------
                         required time                         -1.703    
                         arrival time                           1.718    
  -------------------------------------------------------------------
                         slack                                  0.015    

Slack (MET) :             0.029ns  (arrival time - required time)
  Source:                 pl_top_m1/load_data_m1/load_image_m1/image_one_return_finish_flag_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_pl_0  {rise@0.000ns fall@1.875ns period=3.750ns})
  Destination:            pl_top_m1/load_data_m1/load_image_m1/image_one_return_finish_flag_r1_reg_srl2/D
                            (rising edge-triggered cell SRL16E clocked by clk_out2_PLL  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             clk_out2_PLL
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out2_PLL rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.205ns  (logic 0.061ns (29.756%)  route 0.144ns (70.244%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.618ns
    Source Clock Delay      (SCD):    1.543ns
    Clock Pessimism Removal (CPR):    0.061ns
  Clock Uncertainty:      0.133ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.076ns
  Clock Net Delay (Source):      1.383ns (routing 0.518ns, distribution 0.865ns)
  Clock Net Delay (Destination): 2.028ns (routing 0.996ns, distribution 1.032ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.160 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=1710, routed)        1.383     1.543    pl_top_m1/load_data_m1/load_image_m1/AXI_CLK
    SLICE_X13Y95         FDSE                                         r  pl_top_m1/load_data_m1/load_image_m1/image_one_return_finish_flag_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y95         FDSE (Prop_DFF2_SLICEL_C_Q)
                                                      0.061     1.604 r  pl_top_m1/load_data_m1/load_image_m1/image_one_return_finish_flag_reg/Q
                         net (fo=2, routed)           0.144     1.748    pl_top_m1/load_data_m1/load_image_m1/image_one_return_finish_flag
    SLICE_X14Y97         SRL16E                                       r  pl_top_m1/load_data_m1/load_image_m1/image_one_return_finish_flag_r1_reg_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_PLL rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y48        BUFG_PS                      0.000     0.000 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1710, routed)        1.617     1.617    pl_top_m1/PLL_m1/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -2.305    -0.688 r  pl_top_m1/PLL_m1/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.250    -0.438    pl_top_m1/PLL_m1/inst/clk_out2_PLL
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -0.410 r  pl_top_m1/PLL_m1/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=56210, routed)       2.028     1.618    pl_top_m1/load_data_m1/load_image_m1/clk_out2
    SLICE_X14Y97         SRL16E                                       r  pl_top_m1/load_data_m1/load_image_m1/image_one_return_finish_flag_r1_reg_srl2/CLK
                         clock pessimism             -0.061     1.557    
                         clock uncertainty            0.133     1.690    
    SLICE_X14Y97         SRL16E (Hold_A6LUT_SLICEM_CLK_D)
                                                      0.029     1.719    pl_top_m1/load_data_m1/load_image_m1/image_one_return_finish_flag_r1_reg_srl2
  -------------------------------------------------------------------
                         required time                         -1.719    
                         arrival time                           1.748    
  -------------------------------------------------------------------
                         slack                                  0.029    

Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 pl_top_m1/buffer_control_m1/image_read_buffer_control_m1/image_wr_ram_number_record_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@1.875ns period=3.750ns})
  Destination:            pl_top_m1/buffer_control_m1/image_read_buffer_control_m1/image_wr_ram_number_record_in_load_image_clk_domain_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_PLL  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             clk_out2_PLL
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out2_PLL rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.242ns  (logic 0.060ns (24.793%)  route 0.182ns (75.207%))
  Logic Levels:           0  
  Clock Path Skew:        -0.001ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.593ns
    Source Clock Delay      (SCD):    1.533ns
    Clock Pessimism Removal (CPR):    0.061ns
  Clock Uncertainty:      0.133ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.076ns
  Clock Net Delay (Source):      1.373ns (routing 0.518ns, distribution 0.855ns)
  Clock Net Delay (Destination): 2.003ns (routing 0.996ns, distribution 1.007ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.160 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=1710, routed)        1.373     1.533    pl_top_m1/buffer_control_m1/image_read_buffer_control_m1/AXI_CLK
    SLICE_X8Y103         FDRE                                         r  pl_top_m1/buffer_control_m1/image_read_buffer_control_m1/image_wr_ram_number_record_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y103         FDRE (Prop_BFF2_SLICEL_C_Q)
                                                      0.060     1.593 r  pl_top_m1/buffer_control_m1/image_read_buffer_control_m1/image_wr_ram_number_record_reg[2]/Q
                         net (fo=1, routed)           0.182     1.775    pl_top_m1/buffer_control_m1/image_read_buffer_control_m1/image_wr_ram_number_record[2]
    SLICE_X8Y103         FDRE                                         r  pl_top_m1/buffer_control_m1/image_read_buffer_control_m1/image_wr_ram_number_record_in_load_image_clk_domain_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_PLL rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y48        BUFG_PS                      0.000     0.000 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1710, routed)        1.617     1.617    pl_top_m1/PLL_m1/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -2.305    -0.688 r  pl_top_m1/PLL_m1/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.250    -0.438    pl_top_m1/PLL_m1/inst/clk_out2_PLL
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -0.410 r  pl_top_m1/PLL_m1/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=56210, routed)       2.003     1.593    pl_top_m1/buffer_control_m1/image_read_buffer_control_m1/clk_out2
    SLICE_X8Y103         FDRE                                         r  pl_top_m1/buffer_control_m1/image_read_buffer_control_m1/image_wr_ram_number_record_in_load_image_clk_domain_reg[2]/C
                         clock pessimism             -0.061     1.532    
                         clock uncertainty            0.133     1.665    
    SLICE_X8Y103         FDRE (Hold_HFF_SLICEL_C_D)
                                                      0.060     1.725    pl_top_m1/buffer_control_m1/image_read_buffer_control_m1/image_wr_ram_number_record_in_load_image_clk_domain_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.725    
                         arrival time                           1.775    
  -------------------------------------------------------------------
                         slack                                  0.050    

Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 pl_top_m1/buffer_control_m1/image_read_buffer_control_m1/multi_div_m1/result_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@1.875ns period=3.750ns})
  Destination:            pl_top_m1/buffer_control_m1/image_read_buffer_control_m1/image_wr_size2_div_in_load_image_clk_domain_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_PLL  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             clk_out2_PLL
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out2_PLL rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.210ns  (logic 0.058ns (27.619%)  route 0.152ns (72.381%))
  Logic Levels:           0  
  Clock Path Skew:        -0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.577ns
    Source Clock Delay      (SCD):    1.552ns
    Clock Pessimism Removal (CPR):    0.061ns
  Clock Uncertainty:      0.133ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.076ns
  Clock Net Delay (Source):      1.392ns (routing 0.518ns, distribution 0.874ns)
  Clock Net Delay (Destination): 1.987ns (routing 0.996ns, distribution 0.991ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.160 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=1710, routed)        1.392     1.552    pl_top_m1/buffer_control_m1/image_read_buffer_control_m1/multi_div_m1/AXI_CLK
    SLICE_X9Y98          FDRE                                         r  pl_top_m1/buffer_control_m1/image_read_buffer_control_m1/multi_div_m1/result_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y98          FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.058     1.610 r  pl_top_m1/buffer_control_m1/image_read_buffer_control_m1/multi_div_m1/result_reg[3]/Q
                         net (fo=9, routed)           0.152     1.762    pl_top_m1/buffer_control_m1/image_read_buffer_control_m1/multi_div_m1_n_14
    SLICE_X10Y96         FDRE                                         r  pl_top_m1/buffer_control_m1/image_read_buffer_control_m1/image_wr_size2_div_in_load_image_clk_domain_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_PLL rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y48        BUFG_PS                      0.000     0.000 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1710, routed)        1.617     1.617    pl_top_m1/PLL_m1/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -2.305    -0.688 r  pl_top_m1/PLL_m1/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.250    -0.438    pl_top_m1/PLL_m1/inst/clk_out2_PLL
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -0.410 r  pl_top_m1/PLL_m1/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=56210, routed)       1.987     1.577    pl_top_m1/buffer_control_m1/image_read_buffer_control_m1/clk_out2
    SLICE_X10Y96         FDRE                                         r  pl_top_m1/buffer_control_m1/image_read_buffer_control_m1/image_wr_size2_div_in_load_image_clk_domain_reg[3]/C
                         clock pessimism             -0.061     1.516    
                         clock uncertainty            0.133     1.649    
    SLICE_X10Y96         FDRE (Hold_EFF2_SLICEL_C_D)
                                                      0.062     1.711    pl_top_m1/buffer_control_m1/image_read_buffer_control_m1/image_wr_size2_div_in_load_image_clk_domain_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.711    
                         arrival time                           1.762    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 pl_top_m1/buffer_control_m1/image_read_buffer_control_m1/multi_div_m1/result_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@1.875ns period=3.750ns})
  Destination:            pl_top_m1/buffer_control_m1/image_read_buffer_control_m1/image_wr_size2_div_in_load_image_clk_domain_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_PLL  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             clk_out2_PLL
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out2_PLL rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.058ns (28.155%)  route 0.148ns (71.845%))
  Logic Levels:           0  
  Clock Path Skew:        -0.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.572ns
    Source Clock Delay      (SCD):    1.552ns
    Clock Pessimism Removal (CPR):    0.061ns
  Clock Uncertainty:      0.133ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.076ns
  Clock Net Delay (Source):      1.392ns (routing 0.518ns, distribution 0.874ns)
  Clock Net Delay (Destination): 1.982ns (routing 0.996ns, distribution 0.986ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.160 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=1710, routed)        1.392     1.552    pl_top_m1/buffer_control_m1/image_read_buffer_control_m1/multi_div_m1/AXI_CLK
    SLICE_X9Y98          FDRE                                         r  pl_top_m1/buffer_control_m1/image_read_buffer_control_m1/multi_div_m1/result_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y98          FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.058     1.610 r  pl_top_m1/buffer_control_m1/image_read_buffer_control_m1/multi_div_m1/result_reg[4]/Q
                         net (fo=9, routed)           0.148     1.758    pl_top_m1/buffer_control_m1/image_read_buffer_control_m1/multi_div_m1_n_13
    SLICE_X10Y96         FDRE                                         r  pl_top_m1/buffer_control_m1/image_read_buffer_control_m1/image_wr_size2_div_in_load_image_clk_domain_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_PLL rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y48        BUFG_PS                      0.000     0.000 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1710, routed)        1.617     1.617    pl_top_m1/PLL_m1/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -2.305    -0.688 r  pl_top_m1/PLL_m1/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.250    -0.438    pl_top_m1/PLL_m1/inst/clk_out2_PLL
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -0.410 r  pl_top_m1/PLL_m1/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=56210, routed)       1.982     1.572    pl_top_m1/buffer_control_m1/image_read_buffer_control_m1/clk_out2
    SLICE_X10Y96         FDRE                                         r  pl_top_m1/buffer_control_m1/image_read_buffer_control_m1/image_wr_size2_div_in_load_image_clk_domain_reg[4]/C
                         clock pessimism             -0.061     1.511    
                         clock uncertainty            0.133     1.644    
    SLICE_X10Y96         FDRE (Hold_AFF2_SLICEL_C_D)
                                                      0.062     1.706    pl_top_m1/buffer_control_m1/image_read_buffer_control_m1/image_wr_size2_div_in_load_image_clk_domain_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.706    
                         arrival time                           1.758    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.072ns  (arrival time - required time)
  Source:                 pl_top_m1/buffer_control_m1/image_read_buffer_control_m1/image_wr_ram_number_record_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@1.875ns period=3.750ns})
  Destination:            pl_top_m1/buffer_control_m1/image_read_buffer_control_m1/image_wr_ram_number_record_in_load_image_clk_domain_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_PLL  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             clk_out2_PLL
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out2_PLL rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.266ns  (logic 0.059ns (22.180%)  route 0.207ns (77.820%))
  Logic Levels:           0  
  Clock Path Skew:        -0.001ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.593ns
    Source Clock Delay      (SCD):    1.533ns
    Clock Pessimism Removal (CPR):    0.061ns
  Clock Uncertainty:      0.133ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.076ns
  Clock Net Delay (Source):      1.373ns (routing 0.518ns, distribution 0.855ns)
  Clock Net Delay (Destination): 2.003ns (routing 0.996ns, distribution 1.007ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.160 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=1710, routed)        1.373     1.533    pl_top_m1/buffer_control_m1/image_read_buffer_control_m1/AXI_CLK
    SLICE_X8Y103         FDRE                                         r  pl_top_m1/buffer_control_m1/image_read_buffer_control_m1/image_wr_ram_number_record_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y103         FDRE (Prop_CFF2_SLICEL_C_Q)
                                                      0.059     1.592 r  pl_top_m1/buffer_control_m1/image_read_buffer_control_m1/image_wr_ram_number_record_reg[1]/Q
                         net (fo=1, routed)           0.207     1.799    pl_top_m1/buffer_control_m1/image_read_buffer_control_m1/image_wr_ram_number_record[1]
    SLICE_X8Y103         FDRE                                         r  pl_top_m1/buffer_control_m1/image_read_buffer_control_m1/image_wr_ram_number_record_in_load_image_clk_domain_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_PLL rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y48        BUFG_PS                      0.000     0.000 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1710, routed)        1.617     1.617    pl_top_m1/PLL_m1/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -2.305    -0.688 r  pl_top_m1/PLL_m1/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.250    -0.438    pl_top_m1/PLL_m1/inst/clk_out2_PLL
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -0.410 r  pl_top_m1/PLL_m1/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=56210, routed)       2.003     1.593    pl_top_m1/buffer_control_m1/image_read_buffer_control_m1/clk_out2
    SLICE_X8Y103         FDRE                                         r  pl_top_m1/buffer_control_m1/image_read_buffer_control_m1/image_wr_ram_number_record_in_load_image_clk_domain_reg[1]/C
                         clock pessimism             -0.061     1.532    
                         clock uncertainty            0.133     1.665    
    SLICE_X8Y103         FDRE (Hold_GFF2_SLICEL_C_D)
                                                      0.062     1.727    pl_top_m1/buffer_control_m1/image_read_buffer_control_m1/image_wr_ram_number_record_in_load_image_clk_domain_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.727    
                         arrival time                           1.799    
  -------------------------------------------------------------------
                         slack                                  0.072    

Slack (MET) :             0.074ns  (arrival time - required time)
  Source:                 pl_top_m1/buffer_control_m1/image_write_buffer_control_m1/image_fifo_pre_read_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@1.875ns period=3.750ns})
  Destination:            pl_top_m1/buffer_control_m1/image_write_buffer_control_m1/image_fifo_pre_read_reg1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_PLL  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             clk_out2_PLL
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out2_PLL rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.231ns  (logic 0.058ns (25.108%)  route 0.173ns (74.892%))
  Logic Levels:           0  
  Clock Path Skew:        -0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.564ns
    Source Clock Delay      (SCD):    1.539ns
    Clock Pessimism Removal (CPR):    0.061ns
  Clock Uncertainty:      0.133ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.076ns
  Clock Net Delay (Source):      1.379ns (routing 0.518ns, distribution 0.861ns)
  Clock Net Delay (Destination): 1.974ns (routing 0.996ns, distribution 0.978ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.160 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=1710, routed)        1.379     1.539    pl_top_m1/buffer_control_m1/image_write_buffer_control_m1/AXI_CLK
    SLICE_X1Y86          FDCE                                         r  pl_top_m1/buffer_control_m1/image_write_buffer_control_m1/image_fifo_pre_read_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y86          FDCE (Prop_DFF_SLICEM_C_Q)
                                                      0.058     1.597 r  pl_top_m1/buffer_control_m1/image_write_buffer_control_m1/image_fifo_pre_read_reg/Q
                         net (fo=2, routed)           0.173     1.770    pl_top_m1/buffer_control_m1/image_write_buffer_control_m1/image_fifo_pre_read_reg_n_0
    SLICE_X2Y84          FDRE                                         r  pl_top_m1/buffer_control_m1/image_write_buffer_control_m1/image_fifo_pre_read_reg1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_PLL rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y48        BUFG_PS                      0.000     0.000 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1710, routed)        1.617     1.617    pl_top_m1/PLL_m1/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -2.305    -0.688 r  pl_top_m1/PLL_m1/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.250    -0.438    pl_top_m1/PLL_m1/inst/clk_out2_PLL
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -0.410 r  pl_top_m1/PLL_m1/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=56210, routed)       1.974     1.564    pl_top_m1/buffer_control_m1/image_write_buffer_control_m1/clk_out2
    SLICE_X2Y84          FDRE                                         r  pl_top_m1/buffer_control_m1/image_write_buffer_control_m1/image_fifo_pre_read_reg1_reg/C
                         clock pessimism             -0.061     1.503    
                         clock uncertainty            0.133     1.636    
    SLICE_X2Y84          FDRE (Hold_EFF_SLICEL_C_D)
                                                      0.060     1.696    pl_top_m1/buffer_control_m1/image_write_buffer_control_m1/image_fifo_pre_read_reg1_reg
  -------------------------------------------------------------------
                         required time                         -1.696    
                         arrival time                           1.770    
  -------------------------------------------------------------------
                         slack                                  0.074    

Slack (MET) :             0.081ns  (arrival time - required time)
  Source:                 pl_top_m1/buffer_control_m1/image_read_buffer_control_m1/image_wr_ram_number_record_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@1.875ns period=3.750ns})
  Destination:            pl_top_m1/buffer_control_m1/image_read_buffer_control_m1/image_wr_ram_number_record_in_load_image_clk_domain_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_PLL  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             clk_out2_PLL
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out2_PLL rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.275ns  (logic 0.060ns (21.818%)  route 0.215ns (78.182%))
  Logic Levels:           0  
  Clock Path Skew:        -0.001ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.593ns
    Source Clock Delay      (SCD):    1.533ns
    Clock Pessimism Removal (CPR):    0.061ns
  Clock Uncertainty:      0.133ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.076ns
  Clock Net Delay (Source):      1.373ns (routing 0.518ns, distribution 0.855ns)
  Clock Net Delay (Destination): 2.003ns (routing 0.996ns, distribution 1.007ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.160 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=1710, routed)        1.373     1.533    pl_top_m1/buffer_control_m1/image_read_buffer_control_m1/AXI_CLK
    SLICE_X8Y103         FDRE                                         r  pl_top_m1/buffer_control_m1/image_read_buffer_control_m1/image_wr_ram_number_record_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y103         FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.060     1.593 r  pl_top_m1/buffer_control_m1/image_read_buffer_control_m1/image_wr_ram_number_record_reg[3]/Q
                         net (fo=1, routed)           0.215     1.808    pl_top_m1/buffer_control_m1/image_read_buffer_control_m1/image_wr_ram_number_record[3]
    SLICE_X8Y103         FDRE                                         r  pl_top_m1/buffer_control_m1/image_read_buffer_control_m1/image_wr_ram_number_record_in_load_image_clk_domain_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_PLL rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y48        BUFG_PS                      0.000     0.000 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1710, routed)        1.617     1.617    pl_top_m1/PLL_m1/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -2.305    -0.688 r  pl_top_m1/PLL_m1/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.250    -0.438    pl_top_m1/PLL_m1/inst/clk_out2_PLL
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -0.410 r  pl_top_m1/PLL_m1/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=56210, routed)       2.003     1.593    pl_top_m1/buffer_control_m1/image_read_buffer_control_m1/clk_out2
    SLICE_X8Y103         FDRE                                         r  pl_top_m1/buffer_control_m1/image_read_buffer_control_m1/image_wr_ram_number_record_in_load_image_clk_domain_reg[3]/C
                         clock pessimism             -0.061     1.532    
                         clock uncertainty            0.133     1.665    
    SLICE_X8Y103         FDRE (Hold_HFF2_SLICEL_C_D)
                                                      0.062     1.727    pl_top_m1/buffer_control_m1/image_read_buffer_control_m1/image_wr_ram_number_record_in_load_image_clk_domain_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.727    
                         arrival time                           1.808    
  -------------------------------------------------------------------
                         slack                                  0.081    

Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 pl_top_m1/axi_interface_control_m1/information_read_write_m1/maxpooling_finish_ack_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@1.875ns period=3.750ns})
  Destination:            pl_top_m1/axi_interface_control_m1/information_read_write_m1/maxpooling_finish_ack_r_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_PLL  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             clk_out2_PLL
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out2_PLL rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.058ns (20.714%)  route 0.222ns (79.286%))
  Logic Levels:           0  
  Clock Path Skew:        0.001ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.592ns
    Source Clock Delay      (SCD):    1.530ns
    Clock Pessimism Removal (CPR):    0.061ns
  Clock Uncertainty:      0.133ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.076ns
  Clock Net Delay (Source):      1.370ns (routing 0.518ns, distribution 0.852ns)
  Clock Net Delay (Destination): 2.002ns (routing 0.996ns, distribution 1.006ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.160 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=1710, routed)        1.370     1.530    pl_top_m1/axi_interface_control_m1/information_read_write_m1/AXI_CLK
    SLICE_X7Y90          FDRE                                         r  pl_top_m1/axi_interface_control_m1/information_read_write_m1/maxpooling_finish_ack_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y90          FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.058     1.588 r  pl_top_m1/axi_interface_control_m1/information_read_write_m1/maxpooling_finish_ack_reg/Q
                         net (fo=1, routed)           0.222     1.810    pl_top_m1/axi_interface_control_m1/information_read_write_m1/maxpooling_finish_ack
    SLICE_X7Y93          FDRE                                         r  pl_top_m1/axi_interface_control_m1/information_read_write_m1/maxpooling_finish_ack_r_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_PLL rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y48        BUFG_PS                      0.000     0.000 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1710, routed)        1.617     1.617    pl_top_m1/PLL_m1/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -2.305    -0.688 r  pl_top_m1/PLL_m1/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.250    -0.438    pl_top_m1/PLL_m1/inst/clk_out2_PLL
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -0.410 r  pl_top_m1/PLL_m1/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=56210, routed)       2.002     1.592    pl_top_m1/axi_interface_control_m1/information_read_write_m1/clk_out2
    SLICE_X7Y93          FDRE                                         r  pl_top_m1/axi_interface_control_m1/information_read_write_m1/maxpooling_finish_ack_r_reg/C
                         clock pessimism             -0.061     1.531    
                         clock uncertainty            0.133     1.664    
    SLICE_X7Y93          FDRE (Hold_HFF_SLICEL_C_D)
                                                      0.060     1.724    pl_top_m1/axi_interface_control_m1/information_read_write_m1/maxpooling_finish_ack_r_reg
  -------------------------------------------------------------------
                         required time                         -1.724    
                         arrival time                           1.810    
  -------------------------------------------------------------------
                         slack                                  0.086    

Slack (MET) :             0.087ns  (arrival time - required time)
  Source:                 pl_top_m1/buffer_control_m1/image_read_buffer_control_m1/multi_div_m1/result_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@1.875ns period=3.750ns})
  Destination:            pl_top_m1/buffer_control_m1/image_read_buffer_control_m1/image_wr_size2_div_in_load_image_clk_domain_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_PLL  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             clk_out2_PLL
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out2_PLL rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.246ns  (logic 0.058ns (23.577%)  route 0.188ns (76.423%))
  Logic Levels:           0  
  Clock Path Skew:        -0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.577ns
    Source Clock Delay      (SCD):    1.552ns
    Clock Pessimism Removal (CPR):    0.061ns
  Clock Uncertainty:      0.133ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.076ns
  Clock Net Delay (Source):      1.392ns (routing 0.518ns, distribution 0.874ns)
  Clock Net Delay (Destination): 1.987ns (routing 0.996ns, distribution 0.991ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.160 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=1710, routed)        1.392     1.552    pl_top_m1/buffer_control_m1/image_read_buffer_control_m1/multi_div_m1/AXI_CLK
    SLICE_X9Y99          FDRE                                         r  pl_top_m1/buffer_control_m1/image_read_buffer_control_m1/multi_div_m1/result_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y99          FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.058     1.610 r  pl_top_m1/buffer_control_m1/image_read_buffer_control_m1/multi_div_m1/result_reg[14]/Q
                         net (fo=5, routed)           0.188     1.798    pl_top_m1/buffer_control_m1/image_read_buffer_control_m1/image_wr_size2_div_in_load_image_clk_domain_reg[14]_0[2]
    SLICE_X10Y96         FDRE                                         r  pl_top_m1/buffer_control_m1/image_read_buffer_control_m1/image_wr_size2_div_in_load_image_clk_domain_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_PLL rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y48        BUFG_PS                      0.000     0.000 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1710, routed)        1.617     1.617    pl_top_m1/PLL_m1/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -2.305    -0.688 r  pl_top_m1/PLL_m1/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.250    -0.438    pl_top_m1/PLL_m1/inst/clk_out2_PLL
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -0.410 r  pl_top_m1/PLL_m1/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=56210, routed)       1.987     1.577    pl_top_m1/buffer_control_m1/image_read_buffer_control_m1/clk_out2
    SLICE_X10Y96         FDRE                                         r  pl_top_m1/buffer_control_m1/image_read_buffer_control_m1/image_wr_size2_div_in_load_image_clk_domain_reg[14]/C
                         clock pessimism             -0.061     1.516    
                         clock uncertainty            0.133     1.649    
    SLICE_X10Y96         FDRE (Hold_GFF2_SLICEL_C_D)
                                                      0.062     1.711    pl_top_m1/buffer_control_m1/image_read_buffer_control_m1/image_wr_size2_div_in_load_image_clk_domain_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.711    
                         arrival time                           1.798    
  -------------------------------------------------------------------
                         slack                                  0.087    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_PLL
  To Clock:  clk_out2_PLL

Setup :            1  Failing Endpoint ,  Worst Slack       -0.703ns,  Total Violation       -0.703ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.125ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.703ns  (required time - arrival time)
  Source:                 pl_top_m1/interrupt_m1/image_begin_inter_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_PLL  {rise@0.000ns fall@1.875ns period=3.750ns})
  Destination:            pl_top_m1/interrupt_m1/image_begin_inter_r1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_PLL  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             clk_out2_PLL
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.750ns  (clk_out2_PLL rise@12.000ns - clk_out1_PLL rise@11.250ns)
  Data Path Delay:        1.161ns  (logic 0.079ns (6.804%)  route 1.082ns (93.196%))
  Logic Levels:           0  
  Clock Path Skew:        -0.143ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.758ns = ( 13.758 - 12.000 ) 
    Source Clock Delay      (SCD):    1.528ns = ( 12.778 - 11.250 ) 
    Clock Pessimism Removal (CPR):    -0.373ns
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.082ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.944ns (routing 0.851ns, distribution 1.093ns)
  Clock Net Delay (Destination): 1.830ns (routing 0.907ns, distribution 0.923ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PLL rise edge)
                                                     11.250    11.250 r  
    BUFG_PS_X0Y48        BUFG_PS                      0.000    11.250 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1710, routed)        1.617    12.867    pl_top_m1/PLL_m1/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.305    10.562 r  pl_top_m1/PLL_m1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244    10.806    pl_top_m1/PLL_m1/inst/clk_out1_PLL
    BUFGCE_X0Y20         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    10.834 r  pl_top_m1/PLL_m1/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=4, routed)           1.944    12.778    pl_top_m1/interrupt_m1/clk_out1
    SLICE_X8Y122         FDRE                                         r  pl_top_m1/interrupt_m1/image_begin_inter_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y122         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079    12.857 r  pl_top_m1/interrupt_m1/image_begin_inter_r_reg/Q
                         net (fo=1, routed)           1.082    13.939    pl_top_m1/interrupt_m1/image_begin_inter_r
    SLICE_X8Y120         FDRE                                         r  pl_top_m1/interrupt_m1/image_begin_inter_r1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_PLL rise edge)
                                                     12.000    12.000 r  
    BUFG_PS_X0Y48        BUFG_PS                      0.000    12.000 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1710, routed)        1.445    13.445    pl_top_m1/PLL_m1/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -1.760    11.685 r  pl_top_m1/PLL_m1/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.219    11.904    pl_top_m1/PLL_m1/inst/clk_out2_PLL
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    11.928 r  pl_top_m1/PLL_m1/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=56210, routed)       1.830    13.758    pl_top_m1/interrupt_m1/clk_out2
    SLICE_X8Y120         FDRE                                         r  pl_top_m1/interrupt_m1/image_begin_inter_r1_reg/C
                         clock pessimism             -0.373    13.385    
                         clock uncertainty           -0.174    13.211    
    SLICE_X8Y120         FDRE (Setup_FFF_SLICEL_C_D)
                                                      0.025    13.236    pl_top_m1/interrupt_m1/image_begin_inter_r1_reg
  -------------------------------------------------------------------
                         required time                         13.236    
                         arrival time                         -13.939    
  -------------------------------------------------------------------
                         slack                                 -0.703    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.125ns  (arrival time - required time)
  Source:                 pl_top_m1/interrupt_m1/image_begin_inter_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_PLL  {rise@0.000ns fall@1.875ns period=3.750ns})
  Destination:            pl_top_m1/interrupt_m1/image_begin_inter_r1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_PLL  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             clk_out2_PLL
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_PLL rise@0.000ns - clk_out1_PLL rise@0.000ns)
  Data Path Delay:        0.571ns  (logic 0.039ns (6.830%)  route 0.532ns (93.170%))
  Logic Levels:           0  
  Clock Path Skew:        0.226ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.969ns
    Source Clock Delay      (SCD):    1.002ns
    Clock Pessimism Removal (CPR):    -0.259ns
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.082ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.065ns (routing 0.462ns, distribution 0.603ns)
  Clock Net Delay (Destination): 1.265ns (routing 0.598ns, distribution 0.667ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PLL rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y48        BUFG_PS                      0.000     0.000 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1710, routed)        0.892     0.892    pl_top_m1/PLL_m1/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.117    -0.225 r  pl_top_m1/PLL_m1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.145    -0.080    pl_top_m1/PLL_m1/inst/clk_out1_PLL
    BUFGCE_X0Y20         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017    -0.063 r  pl_top_m1/PLL_m1/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=4, routed)           1.065     1.002    pl_top_m1/interrupt_m1/clk_out1
    SLICE_X8Y122         FDRE                                         r  pl_top_m1/interrupt_m1/image_begin_inter_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y122         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     1.041 r  pl_top_m1/interrupt_m1/image_begin_inter_r_reg/Q
                         net (fo=1, routed)           0.532     1.573    pl_top_m1/interrupt_m1/image_begin_inter_r
    SLICE_X8Y120         FDRE                                         r  pl_top_m1/interrupt_m1/image_begin_inter_r1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_PLL rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y48        BUFG_PS                      0.000     0.000 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1710, routed)        1.000     1.000    pl_top_m1/PLL_m1/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -1.484    -0.484 r  pl_top_m1/PLL_m1/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.169    -0.315    pl_top_m1/PLL_m1/inst/clk_out2_PLL
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019    -0.296 r  pl_top_m1/PLL_m1/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=56210, routed)       1.265     0.969    pl_top_m1/interrupt_m1/clk_out2
    SLICE_X8Y120         FDRE                                         r  pl_top_m1/interrupt_m1/image_begin_inter_r1_reg/C
                         clock pessimism              0.259     1.228    
                         clock uncertainty            0.174     1.402    
    SLICE_X8Y120         FDRE (Hold_FFF_SLICEL_C_D)
                                                      0.046     1.448    pl_top_m1/interrupt_m1/image_begin_inter_r1_reg
  -------------------------------------------------------------------
                         required time                         -1.448    
                         arrival time                           1.573    
  -------------------------------------------------------------------
                         slack                                  0.125    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out2_PLL
  To Clock:  clk_out2_PLL

Setup :            0  Failing Endpoints,  Worst Slack        1.781ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.108ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.781ns  (required time - arrival time)
  Source:                 pl_top_m1/buffer_control_m1/kernel_buffer_control_m1/kernel_fifo_loop[7].kernel_fifo1_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_PLL  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            pl_top_m1/buffer_control_m1/kernel_buffer_control_m1/kernel_fifo_loop[7].kernel_fifo1_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/PRE
                            (recovery check against rising-edge clock clk_out2_PLL  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            3.000ns  (clk_out2_PLL rise@3.000ns - clk_out2_PLL rise@0.000ns)
  Data Path Delay:        0.978ns  (logic 0.079ns (8.078%)  route 0.899ns (91.922%))
  Logic Levels:           0  
  Clock Path Skew:        -0.122ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.794ns = ( 4.794 - 3.000 ) 
    Source Clock Delay      (SCD):    1.725ns
    Clock Pessimism Removal (CPR):    -0.191ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.080ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.135ns (routing 0.996ns, distribution 1.139ns)
  Clock Net Delay (Destination): 1.866ns (routing 0.907ns, distribution 0.959ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_PLL rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y48        BUFG_PS                      0.000     0.000 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1710, routed)        1.617     1.617    pl_top_m1/PLL_m1/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -2.305    -0.688 r  pl_top_m1/PLL_m1/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.250    -0.438    pl_top_m1/PLL_m1/inst/clk_out2_PLL
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -0.410 r  pl_top_m1/PLL_m1/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=56210, routed)       2.135     1.725    pl_top_m1/buffer_control_m1/kernel_buffer_control_m1/kernel_fifo_loop[7].kernel_fifo1_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X34Y101        FDPE                                         r  pl_top_m1/buffer_control_m1/kernel_buffer_control_m1/kernel_fifo_loop[7].kernel_fifo1_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y101        FDPE (Prop_HFF_SLICEM_C_Q)
                                                      0.079     1.804 f  pl_top_m1/buffer_control_m1/kernel_buffer_control_m1/kernel_fifo_loop[7].kernel_fifo1_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=24, routed)          0.899     2.703    pl_top_m1/buffer_control_m1/kernel_buffer_control_m1/kernel_fifo_loop[7].kernel_fifo1_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/AS[0]
    SLICE_X33Y89         FDPE                                         f  pl_top_m1/buffer_control_m1/kernel_buffer_control_m1/kernel_fifo_loop[7].kernel_fifo1_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_PLL rise edge)
                                                      3.000     3.000 r  
    BUFG_PS_X0Y48        BUFG_PS                      0.000     3.000 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1710, routed)        1.445     4.445    pl_top_m1/PLL_m1/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -1.760     2.685 r  pl_top_m1/PLL_m1/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.219     2.904    pl_top_m1/PLL_m1/inst/clk_out2_PLL
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.928 r  pl_top_m1/PLL_m1/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=56210, routed)       1.866     4.794    pl_top_m1/buffer_control_m1/kernel_buffer_control_m1/kernel_fifo_loop[7].kernel_fifo1_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/rd_clk
    SLICE_X33Y89         FDPE                                         r  pl_top_m1/buffer_control_m1/kernel_buffer_control_m1/kernel_fifo_loop[7].kernel_fifo1_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/C
                         clock pessimism             -0.191     4.603    
                         clock uncertainty           -0.053     4.550    
    SLICE_X33Y89         FDPE (Recov_EFF_SLICEL_C_PRE)
                                                     -0.066     4.484    pl_top_m1/buffer_control_m1/kernel_buffer_control_m1/kernel_fifo_loop[7].kernel_fifo1_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg
  -------------------------------------------------------------------
                         required time                          4.484    
                         arrival time                          -2.703    
  -------------------------------------------------------------------
                         slack                                  1.781    

Slack (MET) :             1.844ns  (required time - arrival time)
  Source:                 pl_top_m1/buffer_control_m1/kernel_buffer_control_m1/kernel_fifo_loop[0].kernel_fifo1_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_PLL  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            pl_top_m1/buffer_control_m1/kernel_buffer_control_m1/kernel_fifo_loop[0].kernel_fifo1_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]/CLR
                            (recovery check against rising-edge clock clk_out2_PLL  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            3.000ns  (clk_out2_PLL rise@3.000ns - clk_out2_PLL rise@0.000ns)
  Data Path Delay:        0.931ns  (logic 0.078ns (8.378%)  route 0.853ns (91.622%))
  Logic Levels:           0  
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.737ns = ( 4.737 - 3.000 ) 
    Source Clock Delay      (SCD):    1.643ns
    Clock Pessimism Removal (CPR):    -0.200ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.080ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.053ns (routing 0.996ns, distribution 1.057ns)
  Clock Net Delay (Destination): 1.809ns (routing 0.907ns, distribution 0.902ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_PLL rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y48        BUFG_PS                      0.000     0.000 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1710, routed)        1.617     1.617    pl_top_m1/PLL_m1/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -2.305    -0.688 r  pl_top_m1/PLL_m1/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.250    -0.438    pl_top_m1/PLL_m1/inst/clk_out2_PLL
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -0.410 r  pl_top_m1/PLL_m1/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=56210, routed)       2.053     1.643    pl_top_m1/buffer_control_m1/kernel_buffer_control_m1/kernel_fifo_loop[0].kernel_fifo1_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X28Y81         FDPE                                         r  pl_top_m1/buffer_control_m1/kernel_buffer_control_m1/kernel_fifo_loop[0].kernel_fifo1_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y81         FDPE (Prop_HFF2_SLICEM_C_Q)
                                                      0.078     1.721 f  pl_top_m1/buffer_control_m1/kernel_buffer_control_m1/kernel_fifo_loop[0].kernel_fifo1_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=24, routed)          0.853     2.574    pl_top_m1/buffer_control_m1/kernel_buffer_control_m1/kernel_fifo_loop[0].kernel_fifo1_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/AS[0]
    SLICE_X27Y87         FDCE                                         f  pl_top_m1/buffer_control_m1/kernel_buffer_control_m1/kernel_fifo_loop[0].kernel_fifo1_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_PLL rise edge)
                                                      3.000     3.000 r  
    BUFG_PS_X0Y48        BUFG_PS                      0.000     3.000 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1710, routed)        1.445     4.445    pl_top_m1/PLL_m1/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -1.760     2.685 r  pl_top_m1/PLL_m1/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.219     2.904    pl_top_m1/PLL_m1/inst/clk_out2_PLL
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.928 r  pl_top_m1/PLL_m1/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=56210, routed)       1.809     4.737    pl_top_m1/buffer_control_m1/kernel_buffer_control_m1/kernel_fifo_loop[0].kernel_fifo1_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X27Y87         FDCE                                         r  pl_top_m1/buffer_control_m1/kernel_buffer_control_m1/kernel_fifo_loop[0].kernel_fifo1_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]/C
                         clock pessimism             -0.200     4.537    
                         clock uncertainty           -0.053     4.484    
    SLICE_X27Y87         FDCE (Recov_AFF2_SLICEL_C_CLR)
                                                     -0.066     4.418    pl_top_m1/buffer_control_m1/kernel_buffer_control_m1/kernel_fifo_loop[0].kernel_fifo1_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]
  -------------------------------------------------------------------
                         required time                          4.418    
                         arrival time                          -2.574    
  -------------------------------------------------------------------
                         slack                                  1.844    

Slack (MET) :             1.844ns  (required time - arrival time)
  Source:                 pl_top_m1/buffer_control_m1/kernel_buffer_control_m1/kernel_fifo_loop[0].kernel_fifo1_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_PLL  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            pl_top_m1/buffer_control_m1/kernel_buffer_control_m1/kernel_fifo_loop[0].kernel_fifo1_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[5]/CLR
                            (recovery check against rising-edge clock clk_out2_PLL  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            3.000ns  (clk_out2_PLL rise@3.000ns - clk_out2_PLL rise@0.000ns)
  Data Path Delay:        0.931ns  (logic 0.078ns (8.378%)  route 0.853ns (91.622%))
  Logic Levels:           0  
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.737ns = ( 4.737 - 3.000 ) 
    Source Clock Delay      (SCD):    1.643ns
    Clock Pessimism Removal (CPR):    -0.200ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.080ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.053ns (routing 0.996ns, distribution 1.057ns)
  Clock Net Delay (Destination): 1.809ns (routing 0.907ns, distribution 0.902ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_PLL rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y48        BUFG_PS                      0.000     0.000 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1710, routed)        1.617     1.617    pl_top_m1/PLL_m1/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -2.305    -0.688 r  pl_top_m1/PLL_m1/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.250    -0.438    pl_top_m1/PLL_m1/inst/clk_out2_PLL
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -0.410 r  pl_top_m1/PLL_m1/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=56210, routed)       2.053     1.643    pl_top_m1/buffer_control_m1/kernel_buffer_control_m1/kernel_fifo_loop[0].kernel_fifo1_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X28Y81         FDPE                                         r  pl_top_m1/buffer_control_m1/kernel_buffer_control_m1/kernel_fifo_loop[0].kernel_fifo1_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y81         FDPE (Prop_HFF2_SLICEM_C_Q)
                                                      0.078     1.721 f  pl_top_m1/buffer_control_m1/kernel_buffer_control_m1/kernel_fifo_loop[0].kernel_fifo1_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=24, routed)          0.853     2.574    pl_top_m1/buffer_control_m1/kernel_buffer_control_m1/kernel_fifo_loop[0].kernel_fifo1_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/AS[0]
    SLICE_X27Y87         FDCE                                         f  pl_top_m1/buffer_control_m1/kernel_buffer_control_m1/kernel_fifo_loop[0].kernel_fifo1_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_PLL rise edge)
                                                      3.000     3.000 r  
    BUFG_PS_X0Y48        BUFG_PS                      0.000     3.000 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1710, routed)        1.445     4.445    pl_top_m1/PLL_m1/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -1.760     2.685 r  pl_top_m1/PLL_m1/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.219     2.904    pl_top_m1/PLL_m1/inst/clk_out2_PLL
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.928 r  pl_top_m1/PLL_m1/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=56210, routed)       1.809     4.737    pl_top_m1/buffer_control_m1/kernel_buffer_control_m1/kernel_fifo_loop[0].kernel_fifo1_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X27Y87         FDCE                                         r  pl_top_m1/buffer_control_m1/kernel_buffer_control_m1/kernel_fifo_loop[0].kernel_fifo1_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[5]/C
                         clock pessimism             -0.200     4.537    
                         clock uncertainty           -0.053     4.484    
    SLICE_X27Y87         FDCE (Recov_BFF2_SLICEL_C_CLR)
                                                     -0.066     4.418    pl_top_m1/buffer_control_m1/kernel_buffer_control_m1/kernel_fifo_loop[0].kernel_fifo1_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[5]
  -------------------------------------------------------------------
                         required time                          4.418    
                         arrival time                          -2.574    
  -------------------------------------------------------------------
                         slack                                  1.844    

Slack (MET) :             1.847ns  (required time - arrival time)
  Source:                 pl_top_m1/buffer_control_m1/kernel_buffer_control_m1/kernel_fifo_loop[0].kernel_fifo1_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_PLL  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            pl_top_m1/buffer_control_m1/kernel_buffer_control_m1/kernel_fifo_loop[0].kernel_fifo1_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg/PRE
                            (recovery check against rising-edge clock clk_out2_PLL  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            3.000ns  (clk_out2_PLL rise@3.000ns - clk_out2_PLL rise@0.000ns)
  Data Path Delay:        0.930ns  (logic 0.078ns (8.387%)  route 0.852ns (91.613%))
  Logic Levels:           0  
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.739ns = ( 4.739 - 3.000 ) 
    Source Clock Delay      (SCD):    1.643ns
    Clock Pessimism Removal (CPR):    -0.200ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.080ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.053ns (routing 0.996ns, distribution 1.057ns)
  Clock Net Delay (Destination): 1.811ns (routing 0.907ns, distribution 0.904ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_PLL rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y48        BUFG_PS                      0.000     0.000 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1710, routed)        1.617     1.617    pl_top_m1/PLL_m1/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -2.305    -0.688 r  pl_top_m1/PLL_m1/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.250    -0.438    pl_top_m1/PLL_m1/inst/clk_out2_PLL
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -0.410 r  pl_top_m1/PLL_m1/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=56210, routed)       2.053     1.643    pl_top_m1/buffer_control_m1/kernel_buffer_control_m1/kernel_fifo_loop[0].kernel_fifo1_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X28Y81         FDPE                                         r  pl_top_m1/buffer_control_m1/kernel_buffer_control_m1/kernel_fifo_loop[0].kernel_fifo1_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y81         FDPE (Prop_HFF2_SLICEM_C_Q)
                                                      0.078     1.721 f  pl_top_m1/buffer_control_m1/kernel_buffer_control_m1/kernel_fifo_loop[0].kernel_fifo1_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=24, routed)          0.852     2.573    pl_top_m1/buffer_control_m1/kernel_buffer_control_m1/kernel_fifo_loop[0].kernel_fifo1_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/AS[0]
    SLICE_X27Y87         FDPE                                         f  pl_top_m1/buffer_control_m1/kernel_buffer_control_m1/kernel_fifo_loop[0].kernel_fifo1_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_PLL rise edge)
                                                      3.000     3.000 r  
    BUFG_PS_X0Y48        BUFG_PS                      0.000     3.000 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1710, routed)        1.445     4.445    pl_top_m1/PLL_m1/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -1.760     2.685 r  pl_top_m1/PLL_m1/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.219     2.904    pl_top_m1/PLL_m1/inst/clk_out2_PLL
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.928 r  pl_top_m1/PLL_m1/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=56210, routed)       1.811     4.739    pl_top_m1/buffer_control_m1/kernel_buffer_control_m1/kernel_fifo_loop[0].kernel_fifo1_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/rd_clk
    SLICE_X27Y87         FDPE                                         r  pl_top_m1/buffer_control_m1/kernel_buffer_control_m1/kernel_fifo_loop[0].kernel_fifo1_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg/C
                         clock pessimism             -0.200     4.539    
                         clock uncertainty           -0.053     4.486    
    SLICE_X27Y87         FDPE (Recov_HFF_SLICEL_C_PRE)
                                                     -0.066     4.420    pl_top_m1/buffer_control_m1/kernel_buffer_control_m1/kernel_fifo_loop[0].kernel_fifo1_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg
  -------------------------------------------------------------------
                         required time                          4.420    
                         arrival time                          -2.573    
  -------------------------------------------------------------------
                         slack                                  1.847    

Slack (MET) :             1.847ns  (required time - arrival time)
  Source:                 pl_top_m1/buffer_control_m1/kernel_buffer_control_m1/kernel_fifo_loop[0].kernel_fifo1_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_PLL  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            pl_top_m1/buffer_control_m1/kernel_buffer_control_m1/kernel_fifo_loop[0].kernel_fifo1_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/PRE
                            (recovery check against rising-edge clock clk_out2_PLL  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            3.000ns  (clk_out2_PLL rise@3.000ns - clk_out2_PLL rise@0.000ns)
  Data Path Delay:        0.930ns  (logic 0.078ns (8.387%)  route 0.852ns (91.613%))
  Logic Levels:           0  
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.739ns = ( 4.739 - 3.000 ) 
    Source Clock Delay      (SCD):    1.643ns
    Clock Pessimism Removal (CPR):    -0.200ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.080ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.053ns (routing 0.996ns, distribution 1.057ns)
  Clock Net Delay (Destination): 1.811ns (routing 0.907ns, distribution 0.904ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_PLL rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y48        BUFG_PS                      0.000     0.000 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1710, routed)        1.617     1.617    pl_top_m1/PLL_m1/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -2.305    -0.688 r  pl_top_m1/PLL_m1/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.250    -0.438    pl_top_m1/PLL_m1/inst/clk_out2_PLL
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -0.410 r  pl_top_m1/PLL_m1/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=56210, routed)       2.053     1.643    pl_top_m1/buffer_control_m1/kernel_buffer_control_m1/kernel_fifo_loop[0].kernel_fifo1_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X28Y81         FDPE                                         r  pl_top_m1/buffer_control_m1/kernel_buffer_control_m1/kernel_fifo_loop[0].kernel_fifo1_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y81         FDPE (Prop_HFF2_SLICEM_C_Q)
                                                      0.078     1.721 f  pl_top_m1/buffer_control_m1/kernel_buffer_control_m1/kernel_fifo_loop[0].kernel_fifo1_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=24, routed)          0.852     2.573    pl_top_m1/buffer_control_m1/kernel_buffer_control_m1/kernel_fifo_loop[0].kernel_fifo1_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/AS[0]
    SLICE_X27Y87         FDPE                                         f  pl_top_m1/buffer_control_m1/kernel_buffer_control_m1/kernel_fifo_loop[0].kernel_fifo1_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_PLL rise edge)
                                                      3.000     3.000 r  
    BUFG_PS_X0Y48        BUFG_PS                      0.000     3.000 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1710, routed)        1.445     4.445    pl_top_m1/PLL_m1/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -1.760     2.685 r  pl_top_m1/PLL_m1/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.219     2.904    pl_top_m1/PLL_m1/inst/clk_out2_PLL
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.928 r  pl_top_m1/PLL_m1/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=56210, routed)       1.811     4.739    pl_top_m1/buffer_control_m1/kernel_buffer_control_m1/kernel_fifo_loop[0].kernel_fifo1_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/rd_clk
    SLICE_X27Y87         FDPE                                         r  pl_top_m1/buffer_control_m1/kernel_buffer_control_m1/kernel_fifo_loop[0].kernel_fifo1_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/C
                         clock pessimism             -0.200     4.539    
                         clock uncertainty           -0.053     4.486    
    SLICE_X27Y87         FDPE (Recov_GFF_SLICEL_C_PRE)
                                                     -0.066     4.420    pl_top_m1/buffer_control_m1/kernel_buffer_control_m1/kernel_fifo_loop[0].kernel_fifo1_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg
  -------------------------------------------------------------------
                         required time                          4.420    
                         arrival time                          -2.573    
  -------------------------------------------------------------------
                         slack                                  1.847    

Slack (MET) :             1.847ns  (required time - arrival time)
  Source:                 pl_top_m1/buffer_control_m1/kernel_buffer_control_m1/kernel_fifo_loop[0].kernel_fifo1_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_PLL  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            pl_top_m1/buffer_control_m1/kernel_buffer_control_m1/kernel_fifo_loop[0].kernel_fifo1_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out2_PLL  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            3.000ns  (clk_out2_PLL rise@3.000ns - clk_out2_PLL rise@0.000ns)
  Data Path Delay:        0.930ns  (logic 0.078ns (8.387%)  route 0.852ns (91.613%))
  Logic Levels:           0  
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.739ns = ( 4.739 - 3.000 ) 
    Source Clock Delay      (SCD):    1.643ns
    Clock Pessimism Removal (CPR):    -0.200ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.080ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.053ns (routing 0.996ns, distribution 1.057ns)
  Clock Net Delay (Destination): 1.811ns (routing 0.907ns, distribution 0.904ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_PLL rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y48        BUFG_PS                      0.000     0.000 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1710, routed)        1.617     1.617    pl_top_m1/PLL_m1/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -2.305    -0.688 r  pl_top_m1/PLL_m1/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.250    -0.438    pl_top_m1/PLL_m1/inst/clk_out2_PLL
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -0.410 r  pl_top_m1/PLL_m1/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=56210, routed)       2.053     1.643    pl_top_m1/buffer_control_m1/kernel_buffer_control_m1/kernel_fifo_loop[0].kernel_fifo1_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X28Y81         FDPE                                         r  pl_top_m1/buffer_control_m1/kernel_buffer_control_m1/kernel_fifo_loop[0].kernel_fifo1_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y81         FDPE (Prop_HFF2_SLICEM_C_Q)
                                                      0.078     1.721 f  pl_top_m1/buffer_control_m1/kernel_buffer_control_m1/kernel_fifo_loop[0].kernel_fifo1_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=24, routed)          0.852     2.573    pl_top_m1/buffer_control_m1/kernel_buffer_control_m1/kernel_fifo_loop[0].kernel_fifo1_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/AS[0]
    SLICE_X27Y87         FDCE                                         f  pl_top_m1/buffer_control_m1/kernel_buffer_control_m1/kernel_fifo_loop[0].kernel_fifo1_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_PLL rise edge)
                                                      3.000     3.000 r  
    BUFG_PS_X0Y48        BUFG_PS                      0.000     3.000 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1710, routed)        1.445     4.445    pl_top_m1/PLL_m1/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -1.760     2.685 r  pl_top_m1/PLL_m1/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.219     2.904    pl_top_m1/PLL_m1/inst/clk_out2_PLL
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.928 r  pl_top_m1/PLL_m1/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=56210, routed)       1.811     4.739    pl_top_m1/buffer_control_m1/kernel_buffer_control_m1/kernel_fifo_loop[0].kernel_fifo1_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X27Y87         FDCE                                         r  pl_top_m1/buffer_control_m1/kernel_buffer_control_m1/kernel_fifo_loop[0].kernel_fifo1_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/C
                         clock pessimism             -0.200     4.539    
                         clock uncertainty           -0.053     4.486    
    SLICE_X27Y87         FDCE (Recov_HFF2_SLICEL_C_CLR)
                                                     -0.066     4.420    pl_top_m1/buffer_control_m1/kernel_buffer_control_m1/kernel_fifo_loop[0].kernel_fifo1_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]
  -------------------------------------------------------------------
                         required time                          4.420    
                         arrival time                          -2.573    
  -------------------------------------------------------------------
                         slack                                  1.847    

Slack (MET) :             1.847ns  (required time - arrival time)
  Source:                 pl_top_m1/buffer_control_m1/kernel_buffer_control_m1/kernel_fifo_loop[0].kernel_fifo1_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_PLL  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            pl_top_m1/buffer_control_m1/kernel_buffer_control_m1/kernel_fifo_loop[0].kernel_fifo1_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out2_PLL  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            3.000ns  (clk_out2_PLL rise@3.000ns - clk_out2_PLL rise@0.000ns)
  Data Path Delay:        0.930ns  (logic 0.078ns (8.387%)  route 0.852ns (91.613%))
  Logic Levels:           0  
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.739ns = ( 4.739 - 3.000 ) 
    Source Clock Delay      (SCD):    1.643ns
    Clock Pessimism Removal (CPR):    -0.200ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.080ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.053ns (routing 0.996ns, distribution 1.057ns)
  Clock Net Delay (Destination): 1.811ns (routing 0.907ns, distribution 0.904ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_PLL rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y48        BUFG_PS                      0.000     0.000 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1710, routed)        1.617     1.617    pl_top_m1/PLL_m1/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -2.305    -0.688 r  pl_top_m1/PLL_m1/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.250    -0.438    pl_top_m1/PLL_m1/inst/clk_out2_PLL
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -0.410 r  pl_top_m1/PLL_m1/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=56210, routed)       2.053     1.643    pl_top_m1/buffer_control_m1/kernel_buffer_control_m1/kernel_fifo_loop[0].kernel_fifo1_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X28Y81         FDPE                                         r  pl_top_m1/buffer_control_m1/kernel_buffer_control_m1/kernel_fifo_loop[0].kernel_fifo1_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y81         FDPE (Prop_HFF2_SLICEM_C_Q)
                                                      0.078     1.721 f  pl_top_m1/buffer_control_m1/kernel_buffer_control_m1/kernel_fifo_loop[0].kernel_fifo1_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=24, routed)          0.852     2.573    pl_top_m1/buffer_control_m1/kernel_buffer_control_m1/kernel_fifo_loop[0].kernel_fifo1_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/AS[0]
    SLICE_X27Y87         FDCE                                         f  pl_top_m1/buffer_control_m1/kernel_buffer_control_m1/kernel_fifo_loop[0].kernel_fifo1_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_PLL rise edge)
                                                      3.000     3.000 r  
    BUFG_PS_X0Y48        BUFG_PS                      0.000     3.000 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1710, routed)        1.445     4.445    pl_top_m1/PLL_m1/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -1.760     2.685 r  pl_top_m1/PLL_m1/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.219     2.904    pl_top_m1/PLL_m1/inst/clk_out2_PLL
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.928 r  pl_top_m1/PLL_m1/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=56210, routed)       1.811     4.739    pl_top_m1/buffer_control_m1/kernel_buffer_control_m1/kernel_fifo_loop[0].kernel_fifo1_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X27Y87         FDCE                                         r  pl_top_m1/buffer_control_m1/kernel_buffer_control_m1/kernel_fifo_loop[0].kernel_fifo1_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/C
                         clock pessimism             -0.200     4.539    
                         clock uncertainty           -0.053     4.486    
    SLICE_X27Y87         FDCE (Recov_GFF2_SLICEL_C_CLR)
                                                     -0.066     4.420    pl_top_m1/buffer_control_m1/kernel_buffer_control_m1/kernel_fifo_loop[0].kernel_fifo1_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]
  -------------------------------------------------------------------
                         required time                          4.420    
                         arrival time                          -2.573    
  -------------------------------------------------------------------
                         slack                                  1.847    

Slack (MET) :             1.847ns  (required time - arrival time)
  Source:                 pl_top_m1/buffer_control_m1/kernel_buffer_control_m1/kernel_fifo_loop[0].kernel_fifo1_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_PLL  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            pl_top_m1/buffer_control_m1/kernel_buffer_control_m1/kernel_fifo_loop[0].kernel_fifo1_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out2_PLL  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            3.000ns  (clk_out2_PLL rise@3.000ns - clk_out2_PLL rise@0.000ns)
  Data Path Delay:        0.930ns  (logic 0.078ns (8.387%)  route 0.852ns (91.613%))
  Logic Levels:           0  
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.739ns = ( 4.739 - 3.000 ) 
    Source Clock Delay      (SCD):    1.643ns
    Clock Pessimism Removal (CPR):    -0.200ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.080ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.053ns (routing 0.996ns, distribution 1.057ns)
  Clock Net Delay (Destination): 1.811ns (routing 0.907ns, distribution 0.904ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_PLL rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y48        BUFG_PS                      0.000     0.000 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1710, routed)        1.617     1.617    pl_top_m1/PLL_m1/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -2.305    -0.688 r  pl_top_m1/PLL_m1/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.250    -0.438    pl_top_m1/PLL_m1/inst/clk_out2_PLL
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -0.410 r  pl_top_m1/PLL_m1/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=56210, routed)       2.053     1.643    pl_top_m1/buffer_control_m1/kernel_buffer_control_m1/kernel_fifo_loop[0].kernel_fifo1_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X28Y81         FDPE                                         r  pl_top_m1/buffer_control_m1/kernel_buffer_control_m1/kernel_fifo_loop[0].kernel_fifo1_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y81         FDPE (Prop_HFF2_SLICEM_C_Q)
                                                      0.078     1.721 f  pl_top_m1/buffer_control_m1/kernel_buffer_control_m1/kernel_fifo_loop[0].kernel_fifo1_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=24, routed)          0.852     2.573    pl_top_m1/buffer_control_m1/kernel_buffer_control_m1/kernel_fifo_loop[0].kernel_fifo1_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/AS[0]
    SLICE_X27Y87         FDCE                                         f  pl_top_m1/buffer_control_m1/kernel_buffer_control_m1/kernel_fifo_loop[0].kernel_fifo1_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_PLL rise edge)
                                                      3.000     3.000 r  
    BUFG_PS_X0Y48        BUFG_PS                      0.000     3.000 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1710, routed)        1.445     4.445    pl_top_m1/PLL_m1/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -1.760     2.685 r  pl_top_m1/PLL_m1/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.219     2.904    pl_top_m1/PLL_m1/inst/clk_out2_PLL
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.928 r  pl_top_m1/PLL_m1/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=56210, routed)       1.811     4.739    pl_top_m1/buffer_control_m1/kernel_buffer_control_m1/kernel_fifo_loop[0].kernel_fifo1_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X27Y87         FDCE                                         r  pl_top_m1/buffer_control_m1/kernel_buffer_control_m1/kernel_fifo_loop[0].kernel_fifo1_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/C
                         clock pessimism             -0.200     4.539    
                         clock uncertainty           -0.053     4.486    
    SLICE_X27Y87         FDCE (Recov_FFF2_SLICEL_C_CLR)
                                                     -0.066     4.420    pl_top_m1/buffer_control_m1/kernel_buffer_control_m1/kernel_fifo_loop[0].kernel_fifo1_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]
  -------------------------------------------------------------------
                         required time                          4.420    
                         arrival time                          -2.573    
  -------------------------------------------------------------------
                         slack                                  1.847    

Slack (MET) :             1.847ns  (required time - arrival time)
  Source:                 pl_top_m1/buffer_control_m1/kernel_buffer_control_m1/kernel_fifo_loop[0].kernel_fifo1_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_PLL  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            pl_top_m1/buffer_control_m1/kernel_buffer_control_m1/kernel_fifo_loop[0].kernel_fifo1_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[6]/CLR
                            (recovery check against rising-edge clock clk_out2_PLL  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            3.000ns  (clk_out2_PLL rise@3.000ns - clk_out2_PLL rise@0.000ns)
  Data Path Delay:        0.930ns  (logic 0.078ns (8.387%)  route 0.852ns (91.613%))
  Logic Levels:           0  
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.739ns = ( 4.739 - 3.000 ) 
    Source Clock Delay      (SCD):    1.643ns
    Clock Pessimism Removal (CPR):    -0.200ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.080ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.053ns (routing 0.996ns, distribution 1.057ns)
  Clock Net Delay (Destination): 1.811ns (routing 0.907ns, distribution 0.904ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_PLL rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y48        BUFG_PS                      0.000     0.000 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1710, routed)        1.617     1.617    pl_top_m1/PLL_m1/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -2.305    -0.688 r  pl_top_m1/PLL_m1/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.250    -0.438    pl_top_m1/PLL_m1/inst/clk_out2_PLL
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -0.410 r  pl_top_m1/PLL_m1/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=56210, routed)       2.053     1.643    pl_top_m1/buffer_control_m1/kernel_buffer_control_m1/kernel_fifo_loop[0].kernel_fifo1_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X28Y81         FDPE                                         r  pl_top_m1/buffer_control_m1/kernel_buffer_control_m1/kernel_fifo_loop[0].kernel_fifo1_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y81         FDPE (Prop_HFF2_SLICEM_C_Q)
                                                      0.078     1.721 f  pl_top_m1/buffer_control_m1/kernel_buffer_control_m1/kernel_fifo_loop[0].kernel_fifo1_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=24, routed)          0.852     2.573    pl_top_m1/buffer_control_m1/kernel_buffer_control_m1/kernel_fifo_loop[0].kernel_fifo1_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/AS[0]
    SLICE_X27Y87         FDCE                                         f  pl_top_m1/buffer_control_m1/kernel_buffer_control_m1/kernel_fifo_loop[0].kernel_fifo1_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_PLL rise edge)
                                                      3.000     3.000 r  
    BUFG_PS_X0Y48        BUFG_PS                      0.000     3.000 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1710, routed)        1.445     4.445    pl_top_m1/PLL_m1/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -1.760     2.685 r  pl_top_m1/PLL_m1/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.219     2.904    pl_top_m1/PLL_m1/inst/clk_out2_PLL
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.928 r  pl_top_m1/PLL_m1/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=56210, routed)       1.811     4.739    pl_top_m1/buffer_control_m1/kernel_buffer_control_m1/kernel_fifo_loop[0].kernel_fifo1_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X27Y87         FDCE                                         r  pl_top_m1/buffer_control_m1/kernel_buffer_control_m1/kernel_fifo_loop[0].kernel_fifo1_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[6]/C
                         clock pessimism             -0.200     4.539    
                         clock uncertainty           -0.053     4.486    
    SLICE_X27Y87         FDCE (Recov_EFF2_SLICEL_C_CLR)
                                                     -0.066     4.420    pl_top_m1/buffer_control_m1/kernel_buffer_control_m1/kernel_fifo_loop[0].kernel_fifo1_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[6]
  -------------------------------------------------------------------
                         required time                          4.420    
                         arrival time                          -2.573    
  -------------------------------------------------------------------
                         slack                                  1.847    

Slack (MET) :             1.856ns  (required time - arrival time)
  Source:                 pl_top_m1/buffer_control_m1/kernel_buffer_control_m1/kernel_fifo_loop[0].kernel_fifo1_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_PLL  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            pl_top_m1/buffer_control_m1/kernel_buffer_control_m1/kernel_fifo_loop[0].kernel_fifo1_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[7]/CLR
                            (recovery check against rising-edge clock clk_out2_PLL  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            3.000ns  (clk_out2_PLL rise@3.000ns - clk_out2_PLL rise@0.000ns)
  Data Path Delay:        0.921ns  (logic 0.078ns (8.469%)  route 0.843ns (91.531%))
  Logic Levels:           0  
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.739ns = ( 4.739 - 3.000 ) 
    Source Clock Delay      (SCD):    1.643ns
    Clock Pessimism Removal (CPR):    -0.200ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.080ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.053ns (routing 0.996ns, distribution 1.057ns)
  Clock Net Delay (Destination): 1.811ns (routing 0.907ns, distribution 0.904ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_PLL rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y48        BUFG_PS                      0.000     0.000 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1710, routed)        1.617     1.617    pl_top_m1/PLL_m1/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -2.305    -0.688 r  pl_top_m1/PLL_m1/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.250    -0.438    pl_top_m1/PLL_m1/inst/clk_out2_PLL
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -0.410 r  pl_top_m1/PLL_m1/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=56210, routed)       2.053     1.643    pl_top_m1/buffer_control_m1/kernel_buffer_control_m1/kernel_fifo_loop[0].kernel_fifo1_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X28Y81         FDPE                                         r  pl_top_m1/buffer_control_m1/kernel_buffer_control_m1/kernel_fifo_loop[0].kernel_fifo1_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y81         FDPE (Prop_HFF2_SLICEM_C_Q)
                                                      0.078     1.721 f  pl_top_m1/buffer_control_m1/kernel_buffer_control_m1/kernel_fifo_loop[0].kernel_fifo1_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=24, routed)          0.843     2.564    pl_top_m1/buffer_control_m1/kernel_buffer_control_m1/kernel_fifo_loop[0].kernel_fifo1_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/AS[0]
    SLICE_X27Y86         FDCE                                         f  pl_top_m1/buffer_control_m1/kernel_buffer_control_m1/kernel_fifo_loop[0].kernel_fifo1_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_PLL rise edge)
                                                      3.000     3.000 r  
    BUFG_PS_X0Y48        BUFG_PS                      0.000     3.000 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1710, routed)        1.445     4.445    pl_top_m1/PLL_m1/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -1.760     2.685 r  pl_top_m1/PLL_m1/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.219     2.904    pl_top_m1/PLL_m1/inst/clk_out2_PLL
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.928 r  pl_top_m1/PLL_m1/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=56210, routed)       1.811     4.739    pl_top_m1/buffer_control_m1/kernel_buffer_control_m1/kernel_fifo_loop[0].kernel_fifo1_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X27Y86         FDCE                                         r  pl_top_m1/buffer_control_m1/kernel_buffer_control_m1/kernel_fifo_loop[0].kernel_fifo1_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[7]/C
                         clock pessimism             -0.200     4.539    
                         clock uncertainty           -0.053     4.486    
    SLICE_X27Y86         FDCE (Recov_AFF2_SLICEL_C_CLR)
                                                     -0.066     4.420    pl_top_m1/buffer_control_m1/kernel_buffer_control_m1/kernel_fifo_loop[0].kernel_fifo1_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[7]
  -------------------------------------------------------------------
                         required time                          4.420    
                         arrival time                          -2.564    
  -------------------------------------------------------------------
                         slack                                  1.856    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 pl_top_m1/buffer_control_m1/kernel_buffer_control_m1/kernel_fifo_loop[0].kernel_fifo1_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_PLL  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            pl_top_m1/buffer_control_m1/kernel_buffer_control_m1/kernel_fifo_loop[0].kernel_fifo1_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg[0]/CLR
                            (removal check against rising-edge clock clk_out2_PLL  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_PLL rise@0.000ns - clk_out2_PLL rise@0.000ns)
  Data Path Delay:        0.139ns  (logic 0.039ns (28.058%)  route 0.100ns (71.942%))
  Logic Levels:           0  
  Clock Path Skew:        0.051ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.961ns
    Source Clock Delay      (SCD):    1.058ns
    Clock Pessimism Removal (CPR):    -0.148ns
  Clock Net Delay (Source):      1.118ns (routing 0.540ns, distribution 0.578ns)
  Clock Net Delay (Destination): 1.257ns (routing 0.598ns, distribution 0.659ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_PLL rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y48        BUFG_PS                      0.000     0.000 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1710, routed)        0.892     0.892    pl_top_m1/PLL_m1/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -1.117    -0.225 r  pl_top_m1/PLL_m1/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.148    -0.077    pl_top_m1/PLL_m1/inst/clk_out2_PLL
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017    -0.060 r  pl_top_m1/PLL_m1/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=56210, routed)       1.118     1.058    pl_top_m1/buffer_control_m1/kernel_buffer_control_m1/kernel_fifo_loop[0].kernel_fifo1_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/dest_clk
    SLICE_X28Y81         FDPE                                         r  pl_top_m1/buffer_control_m1/kernel_buffer_control_m1/kernel_fifo_loop[0].kernel_fifo1_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y81         FDPE (Prop_AFF2_SLICEM_C_Q)
                                                      0.039     1.097 f  pl_top_m1/buffer_control_m1/kernel_buffer_control_m1/kernel_fifo_loop[0].kernel_fifo1_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.100     1.197    pl_top_m1/buffer_control_m1/kernel_buffer_control_m1/kernel_fifo_loop[0].kernel_fifo1_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2
    SLICE_X27Y81         FDCE                                         f  pl_top_m1/buffer_control_m1/kernel_buffer_control_m1/kernel_fifo_loop[0].kernel_fifo1_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_PLL rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y48        BUFG_PS                      0.000     0.000 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1710, routed)        1.000     1.000    pl_top_m1/PLL_m1/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -1.484    -0.484 r  pl_top_m1/PLL_m1/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.169    -0.315    pl_top_m1/PLL_m1/inst/clk_out2_PLL
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019    -0.296 r  pl_top_m1/PLL_m1/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=56210, routed)       1.257     0.961    pl_top_m1/buffer_control_m1/kernel_buffer_control_m1/kernel_fifo_loop[0].kernel_fifo1_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X27Y81         FDCE                                         r  pl_top_m1/buffer_control_m1/kernel_buffer_control_m1/kernel_fifo_loop[0].kernel_fifo1_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg[0]/C
                         clock pessimism              0.148     1.109    
    SLICE_X27Y81         FDCE (Remov_EFF_SLICEL_C_CLR)
                                                     -0.020     1.089    pl_top_m1/buffer_control_m1/kernel_buffer_control_m1/kernel_fifo_loop[0].kernel_fifo1_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.089    
                         arrival time                           1.197    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 pl_top_m1/buffer_control_m1/kernel_buffer_control_m1/kernel_fifo_loop[1].kernel_fifo1_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_PLL  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            pl_top_m1/buffer_control_m1/kernel_buffer_control_m1/kernel_fifo_loop[1].kernel_fifo1_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/PRE
                            (removal check against rising-edge clock clk_out2_PLL  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_PLL rise@0.000ns - clk_out2_PLL rise@0.000ns)
  Data Path Delay:        0.136ns  (logic 0.039ns (28.676%)  route 0.097ns (71.324%))
  Logic Levels:           0  
  Clock Path Skew:        0.047ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.016ns
    Source Clock Delay      (SCD):    1.112ns
    Clock Pessimism Removal (CPR):    -0.143ns
  Clock Net Delay (Source):      1.172ns (routing 0.540ns, distribution 0.632ns)
  Clock Net Delay (Destination): 1.312ns (routing 0.598ns, distribution 0.714ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_PLL rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y48        BUFG_PS                      0.000     0.000 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1710, routed)        0.892     0.892    pl_top_m1/PLL_m1/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -1.117    -0.225 r  pl_top_m1/PLL_m1/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.148    -0.077    pl_top_m1/PLL_m1/inst/clk_out2_PLL
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017    -0.060 r  pl_top_m1/PLL_m1/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=56210, routed)       1.172     1.112    pl_top_m1/buffer_control_m1/kernel_buffer_control_m1/kernel_fifo_loop[1].kernel_fifo1_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/dest_clk
    SLICE_X37Y74         FDPE                                         r  pl_top_m1/buffer_control_m1/kernel_buffer_control_m1/kernel_fifo_loop[1].kernel_fifo1_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y74         FDPE (Prop_EFF2_SLICEM_C_Q)
                                                      0.039     1.151 f  pl_top_m1/buffer_control_m1/kernel_buffer_control_m1/kernel_fifo_loop[1].kernel_fifo1_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.097     1.248    pl_top_m1/buffer_control_m1/kernel_buffer_control_m1/kernel_fifo_loop[1].kernel_fifo1_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2
    SLICE_X36Y74         FDPE                                         f  pl_top_m1/buffer_control_m1/kernel_buffer_control_m1/kernel_fifo_loop[1].kernel_fifo1_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_PLL rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y48        BUFG_PS                      0.000     0.000 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1710, routed)        1.000     1.000    pl_top_m1/PLL_m1/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -1.484    -0.484 r  pl_top_m1/PLL_m1/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.169    -0.315    pl_top_m1/PLL_m1/inst/clk_out2_PLL
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019    -0.296 r  pl_top_m1/PLL_m1/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=56210, routed)       1.312     1.016    pl_top_m1/buffer_control_m1/kernel_buffer_control_m1/kernel_fifo_loop[1].kernel_fifo1_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X36Y74         FDPE                                         r  pl_top_m1/buffer_control_m1/kernel_buffer_control_m1/kernel_fifo_loop[1].kernel_fifo1_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                         clock pessimism              0.143     1.159    
    SLICE_X36Y74         FDPE (Remov_HFF_SLICEL_C_PRE)
                                                     -0.020     1.139    pl_top_m1/buffer_control_m1/kernel_buffer_control_m1/kernel_fifo_loop[1].kernel_fifo1_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg
  -------------------------------------------------------------------
                         required time                         -1.139    
                         arrival time                           1.248    
  -------------------------------------------------------------------
                         slack                                  0.109    

Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 pl_top_m1/buffer_control_m1/kernel_buffer_control_m1/kernel_fifo_loop[1].kernel_fifo1_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_PLL  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            pl_top_m1/buffer_control_m1/kernel_buffer_control_m1/kernel_fifo_loop[1].kernel_fifo1_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg[0]/CLR
                            (removal check against rising-edge clock clk_out2_PLL  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_PLL rise@0.000ns - clk_out2_PLL rise@0.000ns)
  Data Path Delay:        0.136ns  (logic 0.039ns (28.676%)  route 0.097ns (71.324%))
  Logic Levels:           0  
  Clock Path Skew:        0.047ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.016ns
    Source Clock Delay      (SCD):    1.112ns
    Clock Pessimism Removal (CPR):    -0.143ns
  Clock Net Delay (Source):      1.172ns (routing 0.540ns, distribution 0.632ns)
  Clock Net Delay (Destination): 1.312ns (routing 0.598ns, distribution 0.714ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_PLL rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y48        BUFG_PS                      0.000     0.000 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1710, routed)        0.892     0.892    pl_top_m1/PLL_m1/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -1.117    -0.225 r  pl_top_m1/PLL_m1/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.148    -0.077    pl_top_m1/PLL_m1/inst/clk_out2_PLL
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017    -0.060 r  pl_top_m1/PLL_m1/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=56210, routed)       1.172     1.112    pl_top_m1/buffer_control_m1/kernel_buffer_control_m1/kernel_fifo_loop[1].kernel_fifo1_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/dest_clk
    SLICE_X37Y74         FDPE                                         r  pl_top_m1/buffer_control_m1/kernel_buffer_control_m1/kernel_fifo_loop[1].kernel_fifo1_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y74         FDPE (Prop_EFF2_SLICEM_C_Q)
                                                      0.039     1.151 f  pl_top_m1/buffer_control_m1/kernel_buffer_control_m1/kernel_fifo_loop[1].kernel_fifo1_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.097     1.248    pl_top_m1/buffer_control_m1/kernel_buffer_control_m1/kernel_fifo_loop[1].kernel_fifo1_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2
    SLICE_X36Y74         FDCE                                         f  pl_top_m1/buffer_control_m1/kernel_buffer_control_m1/kernel_fifo_loop[1].kernel_fifo1_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_PLL rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y48        BUFG_PS                      0.000     0.000 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1710, routed)        1.000     1.000    pl_top_m1/PLL_m1/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -1.484    -0.484 r  pl_top_m1/PLL_m1/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.169    -0.315    pl_top_m1/PLL_m1/inst/clk_out2_PLL
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019    -0.296 r  pl_top_m1/PLL_m1/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=56210, routed)       1.312     1.016    pl_top_m1/buffer_control_m1/kernel_buffer_control_m1/kernel_fifo_loop[1].kernel_fifo1_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X36Y74         FDCE                                         r  pl_top_m1/buffer_control_m1/kernel_buffer_control_m1/kernel_fifo_loop[1].kernel_fifo1_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg[0]/C
                         clock pessimism              0.143     1.159    
    SLICE_X36Y74         FDCE (Remov_HFF2_SLICEL_C_CLR)
                                                     -0.020     1.139    pl_top_m1/buffer_control_m1/kernel_buffer_control_m1/kernel_fifo_loop[1].kernel_fifo1_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.139    
                         arrival time                           1.248    
  -------------------------------------------------------------------
                         slack                                  0.109    

Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 pl_top_m1/buffer_control_m1/kernel_buffer_control_m1/kernel_fifo_loop[1].kernel_fifo1_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_PLL  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            pl_top_m1/buffer_control_m1/kernel_buffer_control_m1/kernel_fifo_loop[1].kernel_fifo1_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg[1]/CLR
                            (removal check against rising-edge clock clk_out2_PLL  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_PLL rise@0.000ns - clk_out2_PLL rise@0.000ns)
  Data Path Delay:        0.136ns  (logic 0.039ns (28.676%)  route 0.097ns (71.324%))
  Logic Levels:           0  
  Clock Path Skew:        0.047ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.016ns
    Source Clock Delay      (SCD):    1.112ns
    Clock Pessimism Removal (CPR):    -0.143ns
  Clock Net Delay (Source):      1.172ns (routing 0.540ns, distribution 0.632ns)
  Clock Net Delay (Destination): 1.312ns (routing 0.598ns, distribution 0.714ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_PLL rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y48        BUFG_PS                      0.000     0.000 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1710, routed)        0.892     0.892    pl_top_m1/PLL_m1/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -1.117    -0.225 r  pl_top_m1/PLL_m1/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.148    -0.077    pl_top_m1/PLL_m1/inst/clk_out2_PLL
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017    -0.060 r  pl_top_m1/PLL_m1/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=56210, routed)       1.172     1.112    pl_top_m1/buffer_control_m1/kernel_buffer_control_m1/kernel_fifo_loop[1].kernel_fifo1_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/dest_clk
    SLICE_X37Y74         FDPE                                         r  pl_top_m1/buffer_control_m1/kernel_buffer_control_m1/kernel_fifo_loop[1].kernel_fifo1_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y74         FDPE (Prop_EFF2_SLICEM_C_Q)
                                                      0.039     1.151 f  pl_top_m1/buffer_control_m1/kernel_buffer_control_m1/kernel_fifo_loop[1].kernel_fifo1_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.097     1.248    pl_top_m1/buffer_control_m1/kernel_buffer_control_m1/kernel_fifo_loop[1].kernel_fifo1_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2
    SLICE_X36Y74         FDCE                                         f  pl_top_m1/buffer_control_m1/kernel_buffer_control_m1/kernel_fifo_loop[1].kernel_fifo1_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_PLL rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y48        BUFG_PS                      0.000     0.000 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1710, routed)        1.000     1.000    pl_top_m1/PLL_m1/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -1.484    -0.484 r  pl_top_m1/PLL_m1/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.169    -0.315    pl_top_m1/PLL_m1/inst/clk_out2_PLL
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019    -0.296 r  pl_top_m1/PLL_m1/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=56210, routed)       1.312     1.016    pl_top_m1/buffer_control_m1/kernel_buffer_control_m1/kernel_fifo_loop[1].kernel_fifo1_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X36Y74         FDCE                                         r  pl_top_m1/buffer_control_m1/kernel_buffer_control_m1/kernel_fifo_loop[1].kernel_fifo1_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg[1]/C
                         clock pessimism              0.143     1.159    
    SLICE_X36Y74         FDCE (Remov_GFF2_SLICEL_C_CLR)
                                                     -0.020     1.139    pl_top_m1/buffer_control_m1/kernel_buffer_control_m1/kernel_fifo_loop[1].kernel_fifo1_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.139    
                         arrival time                           1.248    
  -------------------------------------------------------------------
                         slack                                  0.109    

Slack (MET) :             0.110ns  (arrival time - required time)
  Source:                 pl_top_m1/buffer_control_m1/kernel_buffer_control_m1/kernel_fifo_loop[2].kernel_fifo1_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_PLL  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            pl_top_m1/buffer_control_m1/kernel_buffer_control_m1/kernel_fifo_loop[2].kernel_fifo1_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/PRE
                            (removal check against rising-edge clock clk_out2_PLL  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_PLL rise@0.000ns - clk_out2_PLL rise@0.000ns)
  Data Path Delay:        0.106ns  (logic 0.040ns (37.736%)  route 0.066ns (62.264%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.997ns
    Source Clock Delay      (SCD):    1.088ns
    Clock Pessimism Removal (CPR):    -0.107ns
  Clock Net Delay (Source):      1.148ns (routing 0.540ns, distribution 0.608ns)
  Clock Net Delay (Destination): 1.293ns (routing 0.598ns, distribution 0.695ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_PLL rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y48        BUFG_PS                      0.000     0.000 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1710, routed)        0.892     0.892    pl_top_m1/PLL_m1/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -1.117    -0.225 r  pl_top_m1/PLL_m1/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.148    -0.077    pl_top_m1/PLL_m1/inst/clk_out2_PLL
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017    -0.060 r  pl_top_m1/PLL_m1/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=56210, routed)       1.148     1.088    pl_top_m1/buffer_control_m1/kernel_buffer_control_m1/kernel_fifo_loop[2].kernel_fifo1_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/dest_clk
    SLICE_X30Y80         FDPE                                         r  pl_top_m1/buffer_control_m1/kernel_buffer_control_m1/kernel_fifo_loop[2].kernel_fifo1_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y80         FDPE (Prop_AFF2_SLICEL_C_Q)
                                                      0.040     1.128 f  pl_top_m1/buffer_control_m1/kernel_buffer_control_m1/kernel_fifo_loop[2].kernel_fifo1_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.066     1.194    pl_top_m1/buffer_control_m1/kernel_buffer_control_m1/kernel_fifo_loop[2].kernel_fifo1_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2
    SLICE_X30Y80         FDPE                                         f  pl_top_m1/buffer_control_m1/kernel_buffer_control_m1/kernel_fifo_loop[2].kernel_fifo1_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_PLL rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y48        BUFG_PS                      0.000     0.000 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1710, routed)        1.000     1.000    pl_top_m1/PLL_m1/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -1.484    -0.484 r  pl_top_m1/PLL_m1/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.169    -0.315    pl_top_m1/PLL_m1/inst/clk_out2_PLL
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019    -0.296 r  pl_top_m1/PLL_m1/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=56210, routed)       1.293     0.997    pl_top_m1/buffer_control_m1/kernel_buffer_control_m1/kernel_fifo_loop[2].kernel_fifo1_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X30Y80         FDPE                                         r  pl_top_m1/buffer_control_m1/kernel_buffer_control_m1/kernel_fifo_loop[2].kernel_fifo1_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                         clock pessimism              0.107     1.104    
    SLICE_X30Y80         FDPE (Remov_HFF_SLICEL_C_PRE)
                                                     -0.020     1.084    pl_top_m1/buffer_control_m1/kernel_buffer_control_m1/kernel_fifo_loop[2].kernel_fifo1_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg
  -------------------------------------------------------------------
                         required time                         -1.084    
                         arrival time                           1.194    
  -------------------------------------------------------------------
                         slack                                  0.110    

Slack (MET) :             0.110ns  (arrival time - required time)
  Source:                 pl_top_m1/buffer_control_m1/kernel_buffer_control_m1/kernel_fifo_loop[2].kernel_fifo1_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_PLL  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            pl_top_m1/buffer_control_m1/kernel_buffer_control_m1/kernel_fifo_loop[2].kernel_fifo1_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg[0]/CLR
                            (removal check against rising-edge clock clk_out2_PLL  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_PLL rise@0.000ns - clk_out2_PLL rise@0.000ns)
  Data Path Delay:        0.106ns  (logic 0.040ns (37.736%)  route 0.066ns (62.264%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.997ns
    Source Clock Delay      (SCD):    1.088ns
    Clock Pessimism Removal (CPR):    -0.107ns
  Clock Net Delay (Source):      1.148ns (routing 0.540ns, distribution 0.608ns)
  Clock Net Delay (Destination): 1.293ns (routing 0.598ns, distribution 0.695ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_PLL rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y48        BUFG_PS                      0.000     0.000 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1710, routed)        0.892     0.892    pl_top_m1/PLL_m1/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -1.117    -0.225 r  pl_top_m1/PLL_m1/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.148    -0.077    pl_top_m1/PLL_m1/inst/clk_out2_PLL
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017    -0.060 r  pl_top_m1/PLL_m1/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=56210, routed)       1.148     1.088    pl_top_m1/buffer_control_m1/kernel_buffer_control_m1/kernel_fifo_loop[2].kernel_fifo1_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/dest_clk
    SLICE_X30Y80         FDPE                                         r  pl_top_m1/buffer_control_m1/kernel_buffer_control_m1/kernel_fifo_loop[2].kernel_fifo1_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y80         FDPE (Prop_AFF2_SLICEL_C_Q)
                                                      0.040     1.128 f  pl_top_m1/buffer_control_m1/kernel_buffer_control_m1/kernel_fifo_loop[2].kernel_fifo1_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.066     1.194    pl_top_m1/buffer_control_m1/kernel_buffer_control_m1/kernel_fifo_loop[2].kernel_fifo1_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2
    SLICE_X30Y80         FDCE                                         f  pl_top_m1/buffer_control_m1/kernel_buffer_control_m1/kernel_fifo_loop[2].kernel_fifo1_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_PLL rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y48        BUFG_PS                      0.000     0.000 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1710, routed)        1.000     1.000    pl_top_m1/PLL_m1/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -1.484    -0.484 r  pl_top_m1/PLL_m1/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.169    -0.315    pl_top_m1/PLL_m1/inst/clk_out2_PLL
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019    -0.296 r  pl_top_m1/PLL_m1/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=56210, routed)       1.293     0.997    pl_top_m1/buffer_control_m1/kernel_buffer_control_m1/kernel_fifo_loop[2].kernel_fifo1_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X30Y80         FDCE                                         r  pl_top_m1/buffer_control_m1/kernel_buffer_control_m1/kernel_fifo_loop[2].kernel_fifo1_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg[0]/C
                         clock pessimism              0.107     1.104    
    SLICE_X30Y80         FDCE (Remov_HFF2_SLICEL_C_CLR)
                                                     -0.020     1.084    pl_top_m1/buffer_control_m1/kernel_buffer_control_m1/kernel_fifo_loop[2].kernel_fifo1_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.084    
                         arrival time                           1.194    
  -------------------------------------------------------------------
                         slack                                  0.110    

Slack (MET) :             0.110ns  (arrival time - required time)
  Source:                 pl_top_m1/buffer_control_m1/kernel_buffer_control_m1/kernel_fifo_loop[2].kernel_fifo1_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_PLL  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            pl_top_m1/buffer_control_m1/kernel_buffer_control_m1/kernel_fifo_loop[2].kernel_fifo1_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg[1]/CLR
                            (removal check against rising-edge clock clk_out2_PLL  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_PLL rise@0.000ns - clk_out2_PLL rise@0.000ns)
  Data Path Delay:        0.106ns  (logic 0.040ns (37.736%)  route 0.066ns (62.264%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.997ns
    Source Clock Delay      (SCD):    1.088ns
    Clock Pessimism Removal (CPR):    -0.107ns
  Clock Net Delay (Source):      1.148ns (routing 0.540ns, distribution 0.608ns)
  Clock Net Delay (Destination): 1.293ns (routing 0.598ns, distribution 0.695ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_PLL rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y48        BUFG_PS                      0.000     0.000 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1710, routed)        0.892     0.892    pl_top_m1/PLL_m1/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -1.117    -0.225 r  pl_top_m1/PLL_m1/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.148    -0.077    pl_top_m1/PLL_m1/inst/clk_out2_PLL
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017    -0.060 r  pl_top_m1/PLL_m1/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=56210, routed)       1.148     1.088    pl_top_m1/buffer_control_m1/kernel_buffer_control_m1/kernel_fifo_loop[2].kernel_fifo1_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/dest_clk
    SLICE_X30Y80         FDPE                                         r  pl_top_m1/buffer_control_m1/kernel_buffer_control_m1/kernel_fifo_loop[2].kernel_fifo1_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y80         FDPE (Prop_AFF2_SLICEL_C_Q)
                                                      0.040     1.128 f  pl_top_m1/buffer_control_m1/kernel_buffer_control_m1/kernel_fifo_loop[2].kernel_fifo1_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.066     1.194    pl_top_m1/buffer_control_m1/kernel_buffer_control_m1/kernel_fifo_loop[2].kernel_fifo1_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2
    SLICE_X30Y80         FDCE                                         f  pl_top_m1/buffer_control_m1/kernel_buffer_control_m1/kernel_fifo_loop[2].kernel_fifo1_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_PLL rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y48        BUFG_PS                      0.000     0.000 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1710, routed)        1.000     1.000    pl_top_m1/PLL_m1/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -1.484    -0.484 r  pl_top_m1/PLL_m1/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.169    -0.315    pl_top_m1/PLL_m1/inst/clk_out2_PLL
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019    -0.296 r  pl_top_m1/PLL_m1/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=56210, routed)       1.293     0.997    pl_top_m1/buffer_control_m1/kernel_buffer_control_m1/kernel_fifo_loop[2].kernel_fifo1_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X30Y80         FDCE                                         r  pl_top_m1/buffer_control_m1/kernel_buffer_control_m1/kernel_fifo_loop[2].kernel_fifo1_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg[1]/C
                         clock pessimism              0.107     1.104    
    SLICE_X30Y80         FDCE (Remov_GFF2_SLICEL_C_CLR)
                                                     -0.020     1.084    pl_top_m1/buffer_control_m1/kernel_buffer_control_m1/kernel_fifo_loop[2].kernel_fifo1_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.084    
                         arrival time                           1.194    
  -------------------------------------------------------------------
                         slack                                  0.110    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 pl_top_m1/buffer_control_m1/kernel_buffer_control_m1/kernel_fifo_loop[3].kernel_fifo1_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_PLL  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            pl_top_m1/buffer_control_m1/kernel_buffer_control_m1/kernel_fifo_loop[3].kernel_fifo1_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg/PRE
                            (removal check against rising-edge clock clk_out2_PLL  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_PLL rise@0.000ns - clk_out2_PLL rise@0.000ns)
  Data Path Delay:        0.146ns  (logic 0.039ns (26.712%)  route 0.107ns (73.288%))
  Logic Levels:           0  
  Clock Path Skew:        0.045ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.929ns
    Source Clock Delay      (SCD):    1.032ns
    Clock Pessimism Removal (CPR):    -0.148ns
  Clock Net Delay (Source):      1.092ns (routing 0.540ns, distribution 0.552ns)
  Clock Net Delay (Destination): 1.225ns (routing 0.598ns, distribution 0.627ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_PLL rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y48        BUFG_PS                      0.000     0.000 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1710, routed)        0.892     0.892    pl_top_m1/PLL_m1/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -1.117    -0.225 r  pl_top_m1/PLL_m1/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.148    -0.077    pl_top_m1/PLL_m1/inst/clk_out2_PLL
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017    -0.060 r  pl_top_m1/PLL_m1/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=56210, routed)       1.092     1.032    pl_top_m1/buffer_control_m1/kernel_buffer_control_m1/kernel_fifo_loop[3].kernel_fifo1_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X14Y92         FDPE                                         r  pl_top_m1/buffer_control_m1/kernel_buffer_control_m1/kernel_fifo_loop[3].kernel_fifo1_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y92         FDPE (Prop_HFF_SLICEM_C_Q)
                                                      0.039     1.071 f  pl_top_m1/buffer_control_m1/kernel_buffer_control_m1/kernel_fifo_loop[3].kernel_fifo1_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=24, routed)          0.107     1.178    pl_top_m1/buffer_control_m1/kernel_buffer_control_m1/kernel_fifo_loop[3].kernel_fifo1_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/AS[0]
    SLICE_X13Y92         FDPE                                         f  pl_top_m1/buffer_control_m1/kernel_buffer_control_m1/kernel_fifo_loop[3].kernel_fifo1_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_PLL rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y48        BUFG_PS                      0.000     0.000 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1710, routed)        1.000     1.000    pl_top_m1/PLL_m1/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -1.484    -0.484 r  pl_top_m1/PLL_m1/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.169    -0.315    pl_top_m1/PLL_m1/inst/clk_out2_PLL
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019    -0.296 r  pl_top_m1/PLL_m1/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=56210, routed)       1.225     0.929    pl_top_m1/buffer_control_m1/kernel_buffer_control_m1/kernel_fifo_loop[3].kernel_fifo1_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/rd_clk
    SLICE_X13Y92         FDPE                                         r  pl_top_m1/buffer_control_m1/kernel_buffer_control_m1/kernel_fifo_loop[3].kernel_fifo1_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg/C
                         clock pessimism              0.148     1.077    
    SLICE_X13Y92         FDPE (Remov_HFF2_SLICEL_C_PRE)
                                                     -0.020     1.057    pl_top_m1/buffer_control_m1/kernel_buffer_control_m1/kernel_fifo_loop[3].kernel_fifo1_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -1.057    
                         arrival time                           1.178    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 pl_top_m1/buffer_control_m1/kernel_buffer_control_m1/kernel_fifo_loop[3].kernel_fifo1_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_PLL  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            pl_top_m1/buffer_control_m1/kernel_buffer_control_m1/kernel_fifo_loop[3].kernel_fifo1_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[6]/CLR
                            (removal check against rising-edge clock clk_out2_PLL  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_PLL rise@0.000ns - clk_out2_PLL rise@0.000ns)
  Data Path Delay:        0.146ns  (logic 0.039ns (26.712%)  route 0.107ns (73.288%))
  Logic Levels:           0  
  Clock Path Skew:        0.045ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.929ns
    Source Clock Delay      (SCD):    1.032ns
    Clock Pessimism Removal (CPR):    -0.148ns
  Clock Net Delay (Source):      1.092ns (routing 0.540ns, distribution 0.552ns)
  Clock Net Delay (Destination): 1.225ns (routing 0.598ns, distribution 0.627ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_PLL rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y48        BUFG_PS                      0.000     0.000 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1710, routed)        0.892     0.892    pl_top_m1/PLL_m1/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -1.117    -0.225 r  pl_top_m1/PLL_m1/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.148    -0.077    pl_top_m1/PLL_m1/inst/clk_out2_PLL
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017    -0.060 r  pl_top_m1/PLL_m1/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=56210, routed)       1.092     1.032    pl_top_m1/buffer_control_m1/kernel_buffer_control_m1/kernel_fifo_loop[3].kernel_fifo1_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X14Y92         FDPE                                         r  pl_top_m1/buffer_control_m1/kernel_buffer_control_m1/kernel_fifo_loop[3].kernel_fifo1_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y92         FDPE (Prop_HFF_SLICEM_C_Q)
                                                      0.039     1.071 f  pl_top_m1/buffer_control_m1/kernel_buffer_control_m1/kernel_fifo_loop[3].kernel_fifo1_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=24, routed)          0.107     1.178    pl_top_m1/buffer_control_m1/kernel_buffer_control_m1/kernel_fifo_loop[3].kernel_fifo1_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/AS[0]
    SLICE_X13Y92         FDCE                                         f  pl_top_m1/buffer_control_m1/kernel_buffer_control_m1/kernel_fifo_loop[3].kernel_fifo1_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_PLL rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y48        BUFG_PS                      0.000     0.000 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1710, routed)        1.000     1.000    pl_top_m1/PLL_m1/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -1.484    -0.484 r  pl_top_m1/PLL_m1/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.169    -0.315    pl_top_m1/PLL_m1/inst/clk_out2_PLL
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019    -0.296 r  pl_top_m1/PLL_m1/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=56210, routed)       1.225     0.929    pl_top_m1/buffer_control_m1/kernel_buffer_control_m1/kernel_fifo_loop[3].kernel_fifo1_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X13Y92         FDCE                                         r  pl_top_m1/buffer_control_m1/kernel_buffer_control_m1/kernel_fifo_loop[3].kernel_fifo1_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[6]/C
                         clock pessimism              0.148     1.077    
    SLICE_X13Y92         FDCE (Remov_HFF_SLICEL_C_CLR)
                                                     -0.020     1.057    pl_top_m1/buffer_control_m1/kernel_buffer_control_m1/kernel_fifo_loop[3].kernel_fifo1_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.057    
                         arrival time                           1.178    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 pl_top_m1/buffer_control_m1/kernel_buffer_control_m1/kernel_fifo_loop[3].kernel_fifo1_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_PLL  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            pl_top_m1/buffer_control_m1/kernel_buffer_control_m1/kernel_fifo_loop[3].kernel_fifo1_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[7]/CLR
                            (removal check against rising-edge clock clk_out2_PLL  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_PLL rise@0.000ns - clk_out2_PLL rise@0.000ns)
  Data Path Delay:        0.146ns  (logic 0.039ns (26.712%)  route 0.107ns (73.288%))
  Logic Levels:           0  
  Clock Path Skew:        0.045ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.929ns
    Source Clock Delay      (SCD):    1.032ns
    Clock Pessimism Removal (CPR):    -0.148ns
  Clock Net Delay (Source):      1.092ns (routing 0.540ns, distribution 0.552ns)
  Clock Net Delay (Destination): 1.225ns (routing 0.598ns, distribution 0.627ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_PLL rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y48        BUFG_PS                      0.000     0.000 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1710, routed)        0.892     0.892    pl_top_m1/PLL_m1/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -1.117    -0.225 r  pl_top_m1/PLL_m1/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.148    -0.077    pl_top_m1/PLL_m1/inst/clk_out2_PLL
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017    -0.060 r  pl_top_m1/PLL_m1/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=56210, routed)       1.092     1.032    pl_top_m1/buffer_control_m1/kernel_buffer_control_m1/kernel_fifo_loop[3].kernel_fifo1_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X14Y92         FDPE                                         r  pl_top_m1/buffer_control_m1/kernel_buffer_control_m1/kernel_fifo_loop[3].kernel_fifo1_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y92         FDPE (Prop_HFF_SLICEM_C_Q)
                                                      0.039     1.071 f  pl_top_m1/buffer_control_m1/kernel_buffer_control_m1/kernel_fifo_loop[3].kernel_fifo1_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=24, routed)          0.107     1.178    pl_top_m1/buffer_control_m1/kernel_buffer_control_m1/kernel_fifo_loop[3].kernel_fifo1_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/AS[0]
    SLICE_X13Y92         FDCE                                         f  pl_top_m1/buffer_control_m1/kernel_buffer_control_m1/kernel_fifo_loop[3].kernel_fifo1_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_PLL rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y48        BUFG_PS                      0.000     0.000 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1710, routed)        1.000     1.000    pl_top_m1/PLL_m1/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -1.484    -0.484 r  pl_top_m1/PLL_m1/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.169    -0.315    pl_top_m1/PLL_m1/inst/clk_out2_PLL
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019    -0.296 r  pl_top_m1/PLL_m1/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=56210, routed)       1.225     0.929    pl_top_m1/buffer_control_m1/kernel_buffer_control_m1/kernel_fifo_loop[3].kernel_fifo1_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X13Y92         FDCE                                         r  pl_top_m1/buffer_control_m1/kernel_buffer_control_m1/kernel_fifo_loop[3].kernel_fifo1_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[7]/C
                         clock pessimism              0.148     1.077    
    SLICE_X13Y92         FDCE (Remov_GFF_SLICEL_C_CLR)
                                                     -0.020     1.057    pl_top_m1/buffer_control_m1/kernel_buffer_control_m1/kernel_fifo_loop[3].kernel_fifo1_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.057    
                         arrival time                           1.178    
  -------------------------------------------------------------------
                         slack                                  0.121    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_pl_0
  To Clock:  clk_out2_PLL

Setup :         3301  Failing Endpoints,  Worst Slack       -0.594ns,  Total Violation    -1077.665ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.098ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.594ns  (required time - arrival time)
  Source:                 pl_top_m1/reset_m1/soft_rstArray_n_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@1.875ns period=3.750ns})
  Destination:            pl_top_m1/buffer_control_m1/image_write_buffer_control_m1/ramdata_cnt_loop[0].ramdata_cnt_reg[0][8]/CLR
                            (recovery check against rising-edge clock clk_out2_PLL  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            0.750ns  (clk_out2_PLL rise@12.000ns - clk_pl_0 rise@11.250ns)
  Data Path Delay:        1.230ns  (logic 0.149ns (12.114%)  route 1.081ns (87.886%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.085ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.822ns = ( 13.822 - 12.000 ) 
    Source Clock Delay      (SCD):    1.798ns = ( 13.048 - 11.250 ) 
    Clock Pessimism Removal (CPR):    0.061ns
  Clock Uncertainty:      0.133ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.076ns
  Clock Net Delay (Source):      1.599ns (routing 0.575ns, distribution 1.024ns)
  Clock Net Delay (Destination): 1.894ns (routing 0.907ns, distribution 0.987ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                     11.250    11.250 r  
    PS8_X0Y0             PS8                          0.000    11.250 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.171    11.421    system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028    11.449 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=1710, routed)        1.599    13.048    pl_top_m1/reset_m1/AXI_CLK
    SLICE_X27Y97         FDRE                                         r  pl_top_m1/reset_m1/soft_rstArray_n_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y97         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079    13.127 r  pl_top_m1/reset_m1/soft_rstArray_n_reg[4]/Q
                         net (fo=3012, routed)        0.415    13.542    pl_top_m1/reset_m1/soft_rstArray_n[0]
    SLICE_X27Y71         LUT1 (Prop_E5LUT_SLICEL_I0_O)
                                                      0.070    13.612 f  pl_top_m1/reset_m1/reset_LUT1/O
                         net (fo=513, routed)         0.666    14.278    pl_top_m1/buffer_control_m1/image_write_buffer_control_m1/lopt
    SLICE_X35Y66         FDCE                                         f  pl_top_m1/buffer_control_m1/image_write_buffer_control_m1/ramdata_cnt_loop[0].ramdata_cnt_reg[0][8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_PLL rise edge)
                                                     12.000    12.000 r  
    BUFG_PS_X0Y48        BUFG_PS                      0.000    12.000 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1710, routed)        1.445    13.445    pl_top_m1/PLL_m1/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -1.760    11.685 r  pl_top_m1/PLL_m1/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.219    11.904    pl_top_m1/PLL_m1/inst/clk_out2_PLL
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    11.928 r  pl_top_m1/PLL_m1/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=56210, routed)       1.894    13.822    pl_top_m1/buffer_control_m1/image_write_buffer_control_m1/clk_out2
    SLICE_X35Y66         FDCE                                         r  pl_top_m1/buffer_control_m1/image_write_buffer_control_m1/ramdata_cnt_loop[0].ramdata_cnt_reg[0][8]/C
                         clock pessimism              0.061    13.883    
                         clock uncertainty           -0.133    13.750    
    SLICE_X35Y66         FDCE (Recov_DFF_SLICEL_C_CLR)
                                                     -0.066    13.684    pl_top_m1/buffer_control_m1/image_write_buffer_control_m1/ramdata_cnt_loop[0].ramdata_cnt_reg[0][8]
  -------------------------------------------------------------------
                         required time                         13.684    
                         arrival time                         -14.278    
  -------------------------------------------------------------------
                         slack                                 -0.594    

Slack (VIOLATED) :        -0.594ns  (required time - arrival time)
  Source:                 pl_top_m1/reset_m1/soft_rstArray_n_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@1.875ns period=3.750ns})
  Destination:            pl_top_m1/buffer_control_m1/image_write_buffer_control_m1/ramdata_cnt_loop[6].ramdata_cnt_reg[6][10]/CLR
                            (recovery check against rising-edge clock clk_out2_PLL  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            0.750ns  (clk_out2_PLL rise@12.000ns - clk_pl_0 rise@11.250ns)
  Data Path Delay:        1.230ns  (logic 0.149ns (12.114%)  route 1.081ns (87.886%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.085ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.822ns = ( 13.822 - 12.000 ) 
    Source Clock Delay      (SCD):    1.798ns = ( 13.048 - 11.250 ) 
    Clock Pessimism Removal (CPR):    0.061ns
  Clock Uncertainty:      0.133ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.076ns
  Clock Net Delay (Source):      1.599ns (routing 0.575ns, distribution 1.024ns)
  Clock Net Delay (Destination): 1.894ns (routing 0.907ns, distribution 0.987ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                     11.250    11.250 r  
    PS8_X0Y0             PS8                          0.000    11.250 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.171    11.421    system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028    11.449 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=1710, routed)        1.599    13.048    pl_top_m1/reset_m1/AXI_CLK
    SLICE_X27Y97         FDRE                                         r  pl_top_m1/reset_m1/soft_rstArray_n_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y97         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079    13.127 r  pl_top_m1/reset_m1/soft_rstArray_n_reg[4]/Q
                         net (fo=3012, routed)        0.415    13.542    pl_top_m1/reset_m1/soft_rstArray_n[0]
    SLICE_X27Y71         LUT1 (Prop_E5LUT_SLICEL_I0_O)
                                                      0.070    13.612 f  pl_top_m1/reset_m1/reset_LUT1/O
                         net (fo=513, routed)         0.666    14.278    pl_top_m1/buffer_control_m1/image_write_buffer_control_m1/lopt
    SLICE_X35Y66         FDCE                                         f  pl_top_m1/buffer_control_m1/image_write_buffer_control_m1/ramdata_cnt_loop[6].ramdata_cnt_reg[6][10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_PLL rise edge)
                                                     12.000    12.000 r  
    BUFG_PS_X0Y48        BUFG_PS                      0.000    12.000 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1710, routed)        1.445    13.445    pl_top_m1/PLL_m1/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -1.760    11.685 r  pl_top_m1/PLL_m1/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.219    11.904    pl_top_m1/PLL_m1/inst/clk_out2_PLL
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    11.928 r  pl_top_m1/PLL_m1/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=56210, routed)       1.894    13.822    pl_top_m1/buffer_control_m1/image_write_buffer_control_m1/clk_out2
    SLICE_X35Y66         FDCE                                         r  pl_top_m1/buffer_control_m1/image_write_buffer_control_m1/ramdata_cnt_loop[6].ramdata_cnt_reg[6][10]/C
                         clock pessimism              0.061    13.883    
                         clock uncertainty           -0.133    13.750    
    SLICE_X35Y66         FDCE (Recov_CFF_SLICEL_C_CLR)
                                                     -0.066    13.684    pl_top_m1/buffer_control_m1/image_write_buffer_control_m1/ramdata_cnt_loop[6].ramdata_cnt_reg[6][10]
  -------------------------------------------------------------------
                         required time                         13.684    
                         arrival time                         -14.278    
  -------------------------------------------------------------------
                         slack                                 -0.594    

Slack (VIOLATED) :        -0.594ns  (required time - arrival time)
  Source:                 pl_top_m1/reset_m1/soft_rstArray_n_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@1.875ns period=3.750ns})
  Destination:            pl_top_m1/buffer_control_m1/image_write_buffer_control_m1/ramdata_cnt_loop[6].ramdata_cnt_reg[6][11]/CLR
                            (recovery check against rising-edge clock clk_out2_PLL  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            0.750ns  (clk_out2_PLL rise@12.000ns - clk_pl_0 rise@11.250ns)
  Data Path Delay:        1.230ns  (logic 0.149ns (12.114%)  route 1.081ns (87.886%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.085ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.822ns = ( 13.822 - 12.000 ) 
    Source Clock Delay      (SCD):    1.798ns = ( 13.048 - 11.250 ) 
    Clock Pessimism Removal (CPR):    0.061ns
  Clock Uncertainty:      0.133ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.076ns
  Clock Net Delay (Source):      1.599ns (routing 0.575ns, distribution 1.024ns)
  Clock Net Delay (Destination): 1.894ns (routing 0.907ns, distribution 0.987ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                     11.250    11.250 r  
    PS8_X0Y0             PS8                          0.000    11.250 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.171    11.421    system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028    11.449 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=1710, routed)        1.599    13.048    pl_top_m1/reset_m1/AXI_CLK
    SLICE_X27Y97         FDRE                                         r  pl_top_m1/reset_m1/soft_rstArray_n_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y97         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079    13.127 r  pl_top_m1/reset_m1/soft_rstArray_n_reg[4]/Q
                         net (fo=3012, routed)        0.415    13.542    pl_top_m1/reset_m1/soft_rstArray_n[0]
    SLICE_X27Y71         LUT1 (Prop_E5LUT_SLICEL_I0_O)
                                                      0.070    13.612 f  pl_top_m1/reset_m1/reset_LUT1/O
                         net (fo=513, routed)         0.666    14.278    pl_top_m1/buffer_control_m1/image_write_buffer_control_m1/lopt
    SLICE_X35Y66         FDCE                                         f  pl_top_m1/buffer_control_m1/image_write_buffer_control_m1/ramdata_cnt_loop[6].ramdata_cnt_reg[6][11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_PLL rise edge)
                                                     12.000    12.000 r  
    BUFG_PS_X0Y48        BUFG_PS                      0.000    12.000 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1710, routed)        1.445    13.445    pl_top_m1/PLL_m1/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -1.760    11.685 r  pl_top_m1/PLL_m1/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.219    11.904    pl_top_m1/PLL_m1/inst/clk_out2_PLL
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    11.928 r  pl_top_m1/PLL_m1/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=56210, routed)       1.894    13.822    pl_top_m1/buffer_control_m1/image_write_buffer_control_m1/clk_out2
    SLICE_X35Y66         FDCE                                         r  pl_top_m1/buffer_control_m1/image_write_buffer_control_m1/ramdata_cnt_loop[6].ramdata_cnt_reg[6][11]/C
                         clock pessimism              0.061    13.883    
                         clock uncertainty           -0.133    13.750    
    SLICE_X35Y66         FDCE (Recov_BFF_SLICEL_C_CLR)
                                                     -0.066    13.684    pl_top_m1/buffer_control_m1/image_write_buffer_control_m1/ramdata_cnt_loop[6].ramdata_cnt_reg[6][11]
  -------------------------------------------------------------------
                         required time                         13.684    
                         arrival time                         -14.278    
  -------------------------------------------------------------------
                         slack                                 -0.594    

Slack (VIOLATED) :        -0.594ns  (required time - arrival time)
  Source:                 pl_top_m1/reset_m1/soft_rstArray_n_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@1.875ns period=3.750ns})
  Destination:            pl_top_m1/buffer_control_m1/image_write_buffer_control_m1/ramdata_cnt_loop[6].ramdata_cnt_reg[6][12]/CLR
                            (recovery check against rising-edge clock clk_out2_PLL  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            0.750ns  (clk_out2_PLL rise@12.000ns - clk_pl_0 rise@11.250ns)
  Data Path Delay:        1.230ns  (logic 0.149ns (12.114%)  route 1.081ns (87.886%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.085ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.822ns = ( 13.822 - 12.000 ) 
    Source Clock Delay      (SCD):    1.798ns = ( 13.048 - 11.250 ) 
    Clock Pessimism Removal (CPR):    0.061ns
  Clock Uncertainty:      0.133ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.076ns
  Clock Net Delay (Source):      1.599ns (routing 0.575ns, distribution 1.024ns)
  Clock Net Delay (Destination): 1.894ns (routing 0.907ns, distribution 0.987ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                     11.250    11.250 r  
    PS8_X0Y0             PS8                          0.000    11.250 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.171    11.421    system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028    11.449 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=1710, routed)        1.599    13.048    pl_top_m1/reset_m1/AXI_CLK
    SLICE_X27Y97         FDRE                                         r  pl_top_m1/reset_m1/soft_rstArray_n_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y97         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079    13.127 r  pl_top_m1/reset_m1/soft_rstArray_n_reg[4]/Q
                         net (fo=3012, routed)        0.415    13.542    pl_top_m1/reset_m1/soft_rstArray_n[0]
    SLICE_X27Y71         LUT1 (Prop_E5LUT_SLICEL_I0_O)
                                                      0.070    13.612 f  pl_top_m1/reset_m1/reset_LUT1/O
                         net (fo=513, routed)         0.666    14.278    pl_top_m1/buffer_control_m1/image_write_buffer_control_m1/lopt
    SLICE_X35Y66         FDCE                                         f  pl_top_m1/buffer_control_m1/image_write_buffer_control_m1/ramdata_cnt_loop[6].ramdata_cnt_reg[6][12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_PLL rise edge)
                                                     12.000    12.000 r  
    BUFG_PS_X0Y48        BUFG_PS                      0.000    12.000 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1710, routed)        1.445    13.445    pl_top_m1/PLL_m1/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -1.760    11.685 r  pl_top_m1/PLL_m1/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.219    11.904    pl_top_m1/PLL_m1/inst/clk_out2_PLL
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    11.928 r  pl_top_m1/PLL_m1/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=56210, routed)       1.894    13.822    pl_top_m1/buffer_control_m1/image_write_buffer_control_m1/clk_out2
    SLICE_X35Y66         FDCE                                         r  pl_top_m1/buffer_control_m1/image_write_buffer_control_m1/ramdata_cnt_loop[6].ramdata_cnt_reg[6][12]/C
                         clock pessimism              0.061    13.883    
                         clock uncertainty           -0.133    13.750    
    SLICE_X35Y66         FDCE (Recov_AFF_SLICEL_C_CLR)
                                                     -0.066    13.684    pl_top_m1/buffer_control_m1/image_write_buffer_control_m1/ramdata_cnt_loop[6].ramdata_cnt_reg[6][12]
  -------------------------------------------------------------------
                         required time                         13.684    
                         arrival time                         -14.278    
  -------------------------------------------------------------------
                         slack                                 -0.594    

Slack (VIOLATED) :        -0.591ns  (required time - arrival time)
  Source:                 pl_top_m1/reset_m1/soft_rstArray_n_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@1.875ns period=3.750ns})
  Destination:            pl_top_m1/buffer_control_m1/image_write_buffer_control_m1/ramdata_cnt_loop[0].ramdata_cnt_reg[0][5]/CLR
                            (recovery check against rising-edge clock clk_out2_PLL  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            0.750ns  (clk_out2_PLL rise@12.000ns - clk_pl_0 rise@11.250ns)
  Data Path Delay:        1.229ns  (logic 0.149ns (12.124%)  route 1.080ns (87.876%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.087ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.824ns = ( 13.824 - 12.000 ) 
    Source Clock Delay      (SCD):    1.798ns = ( 13.048 - 11.250 ) 
    Clock Pessimism Removal (CPR):    0.061ns
  Clock Uncertainty:      0.133ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.076ns
  Clock Net Delay (Source):      1.599ns (routing 0.575ns, distribution 1.024ns)
  Clock Net Delay (Destination): 1.896ns (routing 0.907ns, distribution 0.989ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                     11.250    11.250 r  
    PS8_X0Y0             PS8                          0.000    11.250 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.171    11.421    system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028    11.449 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=1710, routed)        1.599    13.048    pl_top_m1/reset_m1/AXI_CLK
    SLICE_X27Y97         FDRE                                         r  pl_top_m1/reset_m1/soft_rstArray_n_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y97         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079    13.127 r  pl_top_m1/reset_m1/soft_rstArray_n_reg[4]/Q
                         net (fo=3012, routed)        0.415    13.542    pl_top_m1/reset_m1/soft_rstArray_n[0]
    SLICE_X27Y71         LUT1 (Prop_E5LUT_SLICEL_I0_O)
                                                      0.070    13.612 f  pl_top_m1/reset_m1/reset_LUT1/O
                         net (fo=513, routed)         0.665    14.277    pl_top_m1/buffer_control_m1/image_write_buffer_control_m1/lopt
    SLICE_X35Y66         FDCE                                         f  pl_top_m1/buffer_control_m1/image_write_buffer_control_m1/ramdata_cnt_loop[0].ramdata_cnt_reg[0][5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_PLL rise edge)
                                                     12.000    12.000 r  
    BUFG_PS_X0Y48        BUFG_PS                      0.000    12.000 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1710, routed)        1.445    13.445    pl_top_m1/PLL_m1/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -1.760    11.685 r  pl_top_m1/PLL_m1/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.219    11.904    pl_top_m1/PLL_m1/inst/clk_out2_PLL
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    11.928 r  pl_top_m1/PLL_m1/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=56210, routed)       1.896    13.824    pl_top_m1/buffer_control_m1/image_write_buffer_control_m1/clk_out2
    SLICE_X35Y66         FDCE                                         r  pl_top_m1/buffer_control_m1/image_write_buffer_control_m1/ramdata_cnt_loop[0].ramdata_cnt_reg[0][5]/C
                         clock pessimism              0.061    13.885    
                         clock uncertainty           -0.133    13.752    
    SLICE_X35Y66         FDCE (Recov_HFF_SLICEL_C_CLR)
                                                     -0.066    13.686    pl_top_m1/buffer_control_m1/image_write_buffer_control_m1/ramdata_cnt_loop[0].ramdata_cnt_reg[0][5]
  -------------------------------------------------------------------
                         required time                         13.686    
                         arrival time                         -14.277    
  -------------------------------------------------------------------
                         slack                                 -0.591    

Slack (VIOLATED) :        -0.591ns  (required time - arrival time)
  Source:                 pl_top_m1/reset_m1/soft_rstArray_n_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@1.875ns period=3.750ns})
  Destination:            pl_top_m1/buffer_control_m1/image_write_buffer_control_m1/ramdata_cnt_loop[0].ramdata_cnt_reg[0][6]/CLR
                            (recovery check against rising-edge clock clk_out2_PLL  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            0.750ns  (clk_out2_PLL rise@12.000ns - clk_pl_0 rise@11.250ns)
  Data Path Delay:        1.229ns  (logic 0.149ns (12.124%)  route 1.080ns (87.876%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.087ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.824ns = ( 13.824 - 12.000 ) 
    Source Clock Delay      (SCD):    1.798ns = ( 13.048 - 11.250 ) 
    Clock Pessimism Removal (CPR):    0.061ns
  Clock Uncertainty:      0.133ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.076ns
  Clock Net Delay (Source):      1.599ns (routing 0.575ns, distribution 1.024ns)
  Clock Net Delay (Destination): 1.896ns (routing 0.907ns, distribution 0.989ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                     11.250    11.250 r  
    PS8_X0Y0             PS8                          0.000    11.250 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.171    11.421    system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028    11.449 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=1710, routed)        1.599    13.048    pl_top_m1/reset_m1/AXI_CLK
    SLICE_X27Y97         FDRE                                         r  pl_top_m1/reset_m1/soft_rstArray_n_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y97         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079    13.127 r  pl_top_m1/reset_m1/soft_rstArray_n_reg[4]/Q
                         net (fo=3012, routed)        0.415    13.542    pl_top_m1/reset_m1/soft_rstArray_n[0]
    SLICE_X27Y71         LUT1 (Prop_E5LUT_SLICEL_I0_O)
                                                      0.070    13.612 f  pl_top_m1/reset_m1/reset_LUT1/O
                         net (fo=513, routed)         0.665    14.277    pl_top_m1/buffer_control_m1/image_write_buffer_control_m1/lopt
    SLICE_X35Y66         FDCE                                         f  pl_top_m1/buffer_control_m1/image_write_buffer_control_m1/ramdata_cnt_loop[0].ramdata_cnt_reg[0][6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_PLL rise edge)
                                                     12.000    12.000 r  
    BUFG_PS_X0Y48        BUFG_PS                      0.000    12.000 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1710, routed)        1.445    13.445    pl_top_m1/PLL_m1/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -1.760    11.685 r  pl_top_m1/PLL_m1/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.219    11.904    pl_top_m1/PLL_m1/inst/clk_out2_PLL
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    11.928 r  pl_top_m1/PLL_m1/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=56210, routed)       1.896    13.824    pl_top_m1/buffer_control_m1/image_write_buffer_control_m1/clk_out2
    SLICE_X35Y66         FDCE                                         r  pl_top_m1/buffer_control_m1/image_write_buffer_control_m1/ramdata_cnt_loop[0].ramdata_cnt_reg[0][6]/C
                         clock pessimism              0.061    13.885    
                         clock uncertainty           -0.133    13.752    
    SLICE_X35Y66         FDCE (Recov_GFF_SLICEL_C_CLR)
                                                     -0.066    13.686    pl_top_m1/buffer_control_m1/image_write_buffer_control_m1/ramdata_cnt_loop[0].ramdata_cnt_reg[0][6]
  -------------------------------------------------------------------
                         required time                         13.686    
                         arrival time                         -14.277    
  -------------------------------------------------------------------
                         slack                                 -0.591    

Slack (VIOLATED) :        -0.591ns  (required time - arrival time)
  Source:                 pl_top_m1/reset_m1/soft_rstArray_n_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@1.875ns period=3.750ns})
  Destination:            pl_top_m1/buffer_control_m1/image_write_buffer_control_m1/ramdata_cnt_loop[0].ramdata_cnt_reg[0][7]/CLR
                            (recovery check against rising-edge clock clk_out2_PLL  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            0.750ns  (clk_out2_PLL rise@12.000ns - clk_pl_0 rise@11.250ns)
  Data Path Delay:        1.229ns  (logic 0.149ns (12.124%)  route 1.080ns (87.876%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.087ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.824ns = ( 13.824 - 12.000 ) 
    Source Clock Delay      (SCD):    1.798ns = ( 13.048 - 11.250 ) 
    Clock Pessimism Removal (CPR):    0.061ns
  Clock Uncertainty:      0.133ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.076ns
  Clock Net Delay (Source):      1.599ns (routing 0.575ns, distribution 1.024ns)
  Clock Net Delay (Destination): 1.896ns (routing 0.907ns, distribution 0.989ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                     11.250    11.250 r  
    PS8_X0Y0             PS8                          0.000    11.250 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.171    11.421    system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028    11.449 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=1710, routed)        1.599    13.048    pl_top_m1/reset_m1/AXI_CLK
    SLICE_X27Y97         FDRE                                         r  pl_top_m1/reset_m1/soft_rstArray_n_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y97         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079    13.127 r  pl_top_m1/reset_m1/soft_rstArray_n_reg[4]/Q
                         net (fo=3012, routed)        0.415    13.542    pl_top_m1/reset_m1/soft_rstArray_n[0]
    SLICE_X27Y71         LUT1 (Prop_E5LUT_SLICEL_I0_O)
                                                      0.070    13.612 f  pl_top_m1/reset_m1/reset_LUT1/O
                         net (fo=513, routed)         0.665    14.277    pl_top_m1/buffer_control_m1/image_write_buffer_control_m1/lopt
    SLICE_X35Y66         FDCE                                         f  pl_top_m1/buffer_control_m1/image_write_buffer_control_m1/ramdata_cnt_loop[0].ramdata_cnt_reg[0][7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_PLL rise edge)
                                                     12.000    12.000 r  
    BUFG_PS_X0Y48        BUFG_PS                      0.000    12.000 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1710, routed)        1.445    13.445    pl_top_m1/PLL_m1/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -1.760    11.685 r  pl_top_m1/PLL_m1/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.219    11.904    pl_top_m1/PLL_m1/inst/clk_out2_PLL
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    11.928 r  pl_top_m1/PLL_m1/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=56210, routed)       1.896    13.824    pl_top_m1/buffer_control_m1/image_write_buffer_control_m1/clk_out2
    SLICE_X35Y66         FDCE                                         r  pl_top_m1/buffer_control_m1/image_write_buffer_control_m1/ramdata_cnt_loop[0].ramdata_cnt_reg[0][7]/C
                         clock pessimism              0.061    13.885    
                         clock uncertainty           -0.133    13.752    
    SLICE_X35Y66         FDCE (Recov_FFF_SLICEL_C_CLR)
                                                     -0.066    13.686    pl_top_m1/buffer_control_m1/image_write_buffer_control_m1/ramdata_cnt_loop[0].ramdata_cnt_reg[0][7]
  -------------------------------------------------------------------
                         required time                         13.686    
                         arrival time                         -14.277    
  -------------------------------------------------------------------
                         slack                                 -0.591    

Slack (VIOLATED) :        -0.575ns  (required time - arrival time)
  Source:                 pl_top_m1/reset_m1/soft_rstArray_n_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@1.875ns period=3.750ns})
  Destination:            pl_top_m1/deal_PostImage_m1/max_pooling_loop[2].max_pooling_m/maxpooling_finish_gen_m1/rd_allimage_cnt_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out2_PLL  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            0.750ns  (clk_out2_PLL rise@12.000ns - clk_pl_0 rise@11.250ns)
  Data Path Delay:        1.216ns  (logic 0.149ns (12.253%)  route 1.067ns (87.747%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.090ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.827ns = ( 13.827 - 12.000 ) 
    Source Clock Delay      (SCD):    1.798ns = ( 13.048 - 11.250 ) 
    Clock Pessimism Removal (CPR):    0.061ns
  Clock Uncertainty:      0.133ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.076ns
  Clock Net Delay (Source):      1.599ns (routing 0.575ns, distribution 1.024ns)
  Clock Net Delay (Destination): 1.899ns (routing 0.907ns, distribution 0.992ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                     11.250    11.250 r  
    PS8_X0Y0             PS8                          0.000    11.250 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.171    11.421    system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028    11.449 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=1710, routed)        1.599    13.048    pl_top_m1/reset_m1/AXI_CLK
    SLICE_X27Y97         FDRE                                         r  pl_top_m1/reset_m1/soft_rstArray_n_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y97         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079    13.127 r  pl_top_m1/reset_m1/soft_rstArray_n_reg[4]/Q
                         net (fo=3012, routed)        0.415    13.542    pl_top_m1/reset_m1/soft_rstArray_n[0]
    SLICE_X27Y71         LUT1 (Prop_E5LUT_SLICEL_I0_O)
                                                      0.070    13.612 f  pl_top_m1/reset_m1/reset_LUT1/O
                         net (fo=513, routed)         0.652    14.264    pl_top_m1/deal_PostImage_m1/max_pooling_loop[2].max_pooling_m/maxpooling_finish_gen_m1/lopt
    SLICE_X29Y57         FDCE                                         f  pl_top_m1/deal_PostImage_m1/max_pooling_loop[2].max_pooling_m/maxpooling_finish_gen_m1/rd_allimage_cnt_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_PLL rise edge)
                                                     12.000    12.000 r  
    BUFG_PS_X0Y48        BUFG_PS                      0.000    12.000 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1710, routed)        1.445    13.445    pl_top_m1/PLL_m1/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -1.760    11.685 r  pl_top_m1/PLL_m1/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.219    11.904    pl_top_m1/PLL_m1/inst/clk_out2_PLL
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    11.928 r  pl_top_m1/PLL_m1/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=56210, routed)       1.899    13.827    pl_top_m1/deal_PostImage_m1/max_pooling_loop[2].max_pooling_m/maxpooling_finish_gen_m1/clk_out2
    SLICE_X29Y57         FDCE                                         r  pl_top_m1/deal_PostImage_m1/max_pooling_loop[2].max_pooling_m/maxpooling_finish_gen_m1/rd_allimage_cnt_reg[0]/C
                         clock pessimism              0.061    13.888    
                         clock uncertainty           -0.133    13.755    
    SLICE_X29Y57         FDCE (Recov_DFF_SLICEM_C_CLR)
                                                     -0.066    13.689    pl_top_m1/deal_PostImage_m1/max_pooling_loop[2].max_pooling_m/maxpooling_finish_gen_m1/rd_allimage_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         13.689    
                         arrival time                         -14.264    
  -------------------------------------------------------------------
                         slack                                 -0.575    

Slack (VIOLATED) :        -0.575ns  (required time - arrival time)
  Source:                 pl_top_m1/reset_m1/soft_rstArray_n_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@1.875ns period=3.750ns})
  Destination:            pl_top_m1/deal_PostImage_m1/max_pooling_loop[2].max_pooling_m/maxpooling_finish_gen_m1/rd_allimage_cnt_reg[5]/CLR
                            (recovery check against rising-edge clock clk_out2_PLL  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            0.750ns  (clk_out2_PLL rise@12.000ns - clk_pl_0 rise@11.250ns)
  Data Path Delay:        1.216ns  (logic 0.149ns (12.253%)  route 1.067ns (87.747%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.090ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.827ns = ( 13.827 - 12.000 ) 
    Source Clock Delay      (SCD):    1.798ns = ( 13.048 - 11.250 ) 
    Clock Pessimism Removal (CPR):    0.061ns
  Clock Uncertainty:      0.133ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.076ns
  Clock Net Delay (Source):      1.599ns (routing 0.575ns, distribution 1.024ns)
  Clock Net Delay (Destination): 1.899ns (routing 0.907ns, distribution 0.992ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                     11.250    11.250 r  
    PS8_X0Y0             PS8                          0.000    11.250 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.171    11.421    system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028    11.449 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=1710, routed)        1.599    13.048    pl_top_m1/reset_m1/AXI_CLK
    SLICE_X27Y97         FDRE                                         r  pl_top_m1/reset_m1/soft_rstArray_n_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y97         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079    13.127 r  pl_top_m1/reset_m1/soft_rstArray_n_reg[4]/Q
                         net (fo=3012, routed)        0.415    13.542    pl_top_m1/reset_m1/soft_rstArray_n[0]
    SLICE_X27Y71         LUT1 (Prop_E5LUT_SLICEL_I0_O)
                                                      0.070    13.612 f  pl_top_m1/reset_m1/reset_LUT1/O
                         net (fo=513, routed)         0.652    14.264    pl_top_m1/deal_PostImage_m1/max_pooling_loop[2].max_pooling_m/maxpooling_finish_gen_m1/lopt
    SLICE_X29Y57         FDCE                                         f  pl_top_m1/deal_PostImage_m1/max_pooling_loop[2].max_pooling_m/maxpooling_finish_gen_m1/rd_allimage_cnt_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_PLL rise edge)
                                                     12.000    12.000 r  
    BUFG_PS_X0Y48        BUFG_PS                      0.000    12.000 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1710, routed)        1.445    13.445    pl_top_m1/PLL_m1/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -1.760    11.685 r  pl_top_m1/PLL_m1/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.219    11.904    pl_top_m1/PLL_m1/inst/clk_out2_PLL
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    11.928 r  pl_top_m1/PLL_m1/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=56210, routed)       1.899    13.827    pl_top_m1/deal_PostImage_m1/max_pooling_loop[2].max_pooling_m/maxpooling_finish_gen_m1/clk_out2
    SLICE_X29Y57         FDCE                                         r  pl_top_m1/deal_PostImage_m1/max_pooling_loop[2].max_pooling_m/maxpooling_finish_gen_m1/rd_allimage_cnt_reg[5]/C
                         clock pessimism              0.061    13.888    
                         clock uncertainty           -0.133    13.755    
    SLICE_X29Y57         FDCE (Recov_CFF_SLICEM_C_CLR)
                                                     -0.066    13.689    pl_top_m1/deal_PostImage_m1/max_pooling_loop[2].max_pooling_m/maxpooling_finish_gen_m1/rd_allimage_cnt_reg[5]
  -------------------------------------------------------------------
                         required time                         13.689    
                         arrival time                         -14.264    
  -------------------------------------------------------------------
                         slack                                 -0.575    

Slack (VIOLATED) :        -0.573ns  (required time - arrival time)
  Source:                 pl_top_m1/reset_m1/soft_rstArray_n_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@1.875ns period=3.750ns})
  Destination:            pl_top_m1/deal_PostImage_m1/max_pooling_loop[2].max_pooling_m/maxpooling_finish_gen_m1/rd_allimage_cnt_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out2_PLL  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            0.750ns  (clk_out2_PLL rise@12.000ns - clk_pl_0 rise@11.250ns)
  Data Path Delay:        1.213ns  (logic 0.149ns (12.284%)  route 1.064ns (87.716%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.089ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.826ns = ( 13.826 - 12.000 ) 
    Source Clock Delay      (SCD):    1.798ns = ( 13.048 - 11.250 ) 
    Clock Pessimism Removal (CPR):    0.061ns
  Clock Uncertainty:      0.133ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.076ns
  Clock Net Delay (Source):      1.599ns (routing 0.575ns, distribution 1.024ns)
  Clock Net Delay (Destination): 1.898ns (routing 0.907ns, distribution 0.991ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                     11.250    11.250 r  
    PS8_X0Y0             PS8                          0.000    11.250 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.171    11.421    system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028    11.449 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=1710, routed)        1.599    13.048    pl_top_m1/reset_m1/AXI_CLK
    SLICE_X27Y97         FDRE                                         r  pl_top_m1/reset_m1/soft_rstArray_n_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y97         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079    13.127 r  pl_top_m1/reset_m1/soft_rstArray_n_reg[4]/Q
                         net (fo=3012, routed)        0.415    13.542    pl_top_m1/reset_m1/soft_rstArray_n[0]
    SLICE_X27Y71         LUT1 (Prop_E5LUT_SLICEL_I0_O)
                                                      0.070    13.612 f  pl_top_m1/reset_m1/reset_LUT1/O
                         net (fo=513, routed)         0.649    14.261    pl_top_m1/deal_PostImage_m1/max_pooling_loop[2].max_pooling_m/maxpooling_finish_gen_m1/lopt
    SLICE_X29Y57         FDCE                                         f  pl_top_m1/deal_PostImage_m1/max_pooling_loop[2].max_pooling_m/maxpooling_finish_gen_m1/rd_allimage_cnt_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_PLL rise edge)
                                                     12.000    12.000 r  
    BUFG_PS_X0Y48        BUFG_PS                      0.000    12.000 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1710, routed)        1.445    13.445    pl_top_m1/PLL_m1/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -1.760    11.685 r  pl_top_m1/PLL_m1/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.219    11.904    pl_top_m1/PLL_m1/inst/clk_out2_PLL
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    11.928 r  pl_top_m1/PLL_m1/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=56210, routed)       1.898    13.826    pl_top_m1/deal_PostImage_m1/max_pooling_loop[2].max_pooling_m/maxpooling_finish_gen_m1/clk_out2
    SLICE_X29Y57         FDCE                                         r  pl_top_m1/deal_PostImage_m1/max_pooling_loop[2].max_pooling_m/maxpooling_finish_gen_m1/rd_allimage_cnt_reg[1]/C
                         clock pessimism              0.061    13.887    
                         clock uncertainty           -0.133    13.754    
    SLICE_X29Y57         FDCE (Recov_HFF_SLICEM_C_CLR)
                                                     -0.066    13.688    pl_top_m1/deal_PostImage_m1/max_pooling_loop[2].max_pooling_m/maxpooling_finish_gen_m1/rd_allimage_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         13.688    
                         arrival time                         -14.261    
  -------------------------------------------------------------------
                         slack                                 -0.573    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.098ns  (arrival time - required time)
  Source:                 pl_top_m1/reset_m1/soft_rstArray_n_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@1.875ns period=3.750ns})
  Destination:            pl_top_m1/deal_PostImage_m1/max_pooling_loop[2].max_pooling_m/FSM_onehot_wr_fifo_state_reg[0]/CLR
                            (removal check against rising-edge clock clk_out2_PLL  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out2_PLL rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.275ns  (logic 0.059ns (21.455%)  route 0.216ns (78.545%))
  Logic Levels:           0  
  Clock Path Skew:        0.076ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.708ns
    Source Clock Delay      (SCD):    1.571ns
    Clock Pessimism Removal (CPR):    0.061ns
  Clock Uncertainty:      0.133ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.076ns
  Clock Net Delay (Source):      1.411ns (routing 0.518ns, distribution 0.893ns)
  Clock Net Delay (Destination): 2.118ns (routing 0.996ns, distribution 1.122ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.160 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=1710, routed)        1.411     1.571    pl_top_m1/reset_m1/AXI_CLK
    SLICE_X27Y97         FDRE                                         r  pl_top_m1/reset_m1/soft_rstArray_n_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y97         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.059     1.630 r  pl_top_m1/reset_m1/soft_rstArray_n_reg[4]/Q
                         net (fo=3012, routed)        0.216     1.846    pl_top_m1/deal_PostImage_m1/max_pooling_loop[2].max_pooling_m/soft_rstArray_n_reg[4]
    SLICE_X30Y102        FDCE                                         f  pl_top_m1/deal_PostImage_m1/max_pooling_loop[2].max_pooling_m/FSM_onehot_wr_fifo_state_reg[0]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_PLL rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y48        BUFG_PS                      0.000     0.000 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1710, routed)        1.617     1.617    pl_top_m1/PLL_m1/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -2.305    -0.688 r  pl_top_m1/PLL_m1/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.250    -0.438    pl_top_m1/PLL_m1/inst/clk_out2_PLL
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -0.410 r  pl_top_m1/PLL_m1/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=56210, routed)       2.118     1.708    pl_top_m1/deal_PostImage_m1/max_pooling_loop[2].max_pooling_m/clk_out2
    SLICE_X30Y102        FDCE                                         r  pl_top_m1/deal_PostImage_m1/max_pooling_loop[2].max_pooling_m/FSM_onehot_wr_fifo_state_reg[0]/C
                         clock pessimism             -0.061     1.647    
                         clock uncertainty            0.133     1.780    
    SLICE_X30Y102        FDCE (Remov_HFF2_SLICEL_C_CLR)
                                                     -0.032     1.748    pl_top_m1/deal_PostImage_m1/max_pooling_loop[2].max_pooling_m/FSM_onehot_wr_fifo_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.748    
                         arrival time                           1.846    
  -------------------------------------------------------------------
                         slack                                  0.098    

Slack (MET) :             0.098ns  (arrival time - required time)
  Source:                 pl_top_m1/reset_m1/soft_rstArray_n_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@1.875ns period=3.750ns})
  Destination:            pl_top_m1/deal_PostImage_m1/max_pooling_loop[2].max_pooling_m/FSM_onehot_wr_fifo_state_reg[1]/PRE
                            (removal check against rising-edge clock clk_out2_PLL  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out2_PLL rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.275ns  (logic 0.059ns (21.455%)  route 0.216ns (78.545%))
  Logic Levels:           0  
  Clock Path Skew:        0.076ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.708ns
    Source Clock Delay      (SCD):    1.571ns
    Clock Pessimism Removal (CPR):    0.061ns
  Clock Uncertainty:      0.133ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.076ns
  Clock Net Delay (Source):      1.411ns (routing 0.518ns, distribution 0.893ns)
  Clock Net Delay (Destination): 2.118ns (routing 0.996ns, distribution 1.122ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.160 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=1710, routed)        1.411     1.571    pl_top_m1/reset_m1/AXI_CLK
    SLICE_X27Y97         FDRE                                         r  pl_top_m1/reset_m1/soft_rstArray_n_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y97         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.059     1.630 r  pl_top_m1/reset_m1/soft_rstArray_n_reg[4]/Q
                         net (fo=3012, routed)        0.216     1.846    pl_top_m1/deal_PostImage_m1/max_pooling_loop[2].max_pooling_m/soft_rstArray_n_reg[4]
    SLICE_X30Y102        FDPE                                         f  pl_top_m1/deal_PostImage_m1/max_pooling_loop[2].max_pooling_m/FSM_onehot_wr_fifo_state_reg[1]/PRE  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_PLL rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y48        BUFG_PS                      0.000     0.000 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1710, routed)        1.617     1.617    pl_top_m1/PLL_m1/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -2.305    -0.688 r  pl_top_m1/PLL_m1/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.250    -0.438    pl_top_m1/PLL_m1/inst/clk_out2_PLL
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -0.410 r  pl_top_m1/PLL_m1/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=56210, routed)       2.118     1.708    pl_top_m1/deal_PostImage_m1/max_pooling_loop[2].max_pooling_m/clk_out2
    SLICE_X30Y102        FDPE                                         r  pl_top_m1/deal_PostImage_m1/max_pooling_loop[2].max_pooling_m/FSM_onehot_wr_fifo_state_reg[1]/C
                         clock pessimism             -0.061     1.647    
                         clock uncertainty            0.133     1.780    
    SLICE_X30Y102        FDPE (Remov_GFF2_SLICEL_C_PRE)
                                                     -0.032     1.748    pl_top_m1/deal_PostImage_m1/max_pooling_loop[2].max_pooling_m/FSM_onehot_wr_fifo_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.748    
                         arrival time                           1.846    
  -------------------------------------------------------------------
                         slack                                  0.098    

Slack (MET) :             0.103ns  (arrival time - required time)
  Source:                 pl_top_m1/reset_m1/soft_rstArray_n_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@1.875ns period=3.750ns})
  Destination:            pl_top_m1/deal_PostImage_m1/max_pooling_loop[2].max_pooling_m/FSM_onehot_wr_fifo_state_reg[2]/CLR
                            (removal check against rising-edge clock clk_out2_PLL  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out2_PLL rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.275ns  (logic 0.059ns (21.455%)  route 0.216ns (78.545%))
  Logic Levels:           0  
  Clock Path Skew:        0.071ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.703ns
    Source Clock Delay      (SCD):    1.571ns
    Clock Pessimism Removal (CPR):    0.061ns
  Clock Uncertainty:      0.133ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.076ns
  Clock Net Delay (Source):      1.411ns (routing 0.518ns, distribution 0.893ns)
  Clock Net Delay (Destination): 2.113ns (routing 0.996ns, distribution 1.117ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.160 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=1710, routed)        1.411     1.571    pl_top_m1/reset_m1/AXI_CLK
    SLICE_X27Y97         FDRE                                         r  pl_top_m1/reset_m1/soft_rstArray_n_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y97         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.059     1.630 r  pl_top_m1/reset_m1/soft_rstArray_n_reg[4]/Q
                         net (fo=3012, routed)        0.216     1.846    pl_top_m1/deal_PostImage_m1/max_pooling_loop[2].max_pooling_m/soft_rstArray_n_reg[4]
    SLICE_X30Y102        FDCE                                         f  pl_top_m1/deal_PostImage_m1/max_pooling_loop[2].max_pooling_m/FSM_onehot_wr_fifo_state_reg[2]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_PLL rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y48        BUFG_PS                      0.000     0.000 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1710, routed)        1.617     1.617    pl_top_m1/PLL_m1/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -2.305    -0.688 r  pl_top_m1/PLL_m1/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.250    -0.438    pl_top_m1/PLL_m1/inst/clk_out2_PLL
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -0.410 r  pl_top_m1/PLL_m1/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=56210, routed)       2.113     1.703    pl_top_m1/deal_PostImage_m1/max_pooling_loop[2].max_pooling_m/clk_out2
    SLICE_X30Y102        FDCE                                         r  pl_top_m1/deal_PostImage_m1/max_pooling_loop[2].max_pooling_m/FSM_onehot_wr_fifo_state_reg[2]/C
                         clock pessimism             -0.061     1.642    
                         clock uncertainty            0.133     1.775    
    SLICE_X30Y102        FDCE (Remov_DFF2_SLICEL_C_CLR)
                                                     -0.032     1.743    pl_top_m1/deal_PostImage_m1/max_pooling_loop[2].max_pooling_m/FSM_onehot_wr_fifo_state_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.743    
                         arrival time                           1.846    
  -------------------------------------------------------------------
                         slack                                  0.103    

Slack (MET) :             0.103ns  (arrival time - required time)
  Source:                 pl_top_m1/reset_m1/soft_rstArray_n_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@1.875ns period=3.750ns})
  Destination:            pl_top_m1/deal_PostImage_m1/max_pooling_loop[2].max_pooling_m/wr_1_reg/CLR
                            (removal check against rising-edge clock clk_out2_PLL  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out2_PLL rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.275ns  (logic 0.059ns (21.455%)  route 0.216ns (78.545%))
  Logic Levels:           0  
  Clock Path Skew:        0.071ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.703ns
    Source Clock Delay      (SCD):    1.571ns
    Clock Pessimism Removal (CPR):    0.061ns
  Clock Uncertainty:      0.133ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.076ns
  Clock Net Delay (Source):      1.411ns (routing 0.518ns, distribution 0.893ns)
  Clock Net Delay (Destination): 2.113ns (routing 0.996ns, distribution 1.117ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.160 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=1710, routed)        1.411     1.571    pl_top_m1/reset_m1/AXI_CLK
    SLICE_X27Y97         FDRE                                         r  pl_top_m1/reset_m1/soft_rstArray_n_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y97         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.059     1.630 r  pl_top_m1/reset_m1/soft_rstArray_n_reg[4]/Q
                         net (fo=3012, routed)        0.216     1.846    pl_top_m1/deal_PostImage_m1/max_pooling_loop[2].max_pooling_m/soft_rstArray_n_reg[4]
    SLICE_X30Y102        FDCE                                         f  pl_top_m1/deal_PostImage_m1/max_pooling_loop[2].max_pooling_m/wr_1_reg/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_PLL rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y48        BUFG_PS                      0.000     0.000 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1710, routed)        1.617     1.617    pl_top_m1/PLL_m1/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -2.305    -0.688 r  pl_top_m1/PLL_m1/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.250    -0.438    pl_top_m1/PLL_m1/inst/clk_out2_PLL
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -0.410 r  pl_top_m1/PLL_m1/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=56210, routed)       2.113     1.703    pl_top_m1/deal_PostImage_m1/max_pooling_loop[2].max_pooling_m/clk_out2
    SLICE_X30Y102        FDCE                                         r  pl_top_m1/deal_PostImage_m1/max_pooling_loop[2].max_pooling_m/wr_1_reg/C
                         clock pessimism             -0.061     1.642    
                         clock uncertainty            0.133     1.775    
    SLICE_X30Y102        FDCE (Remov_DFF_SLICEL_C_CLR)
                                                     -0.032     1.743    pl_top_m1/deal_PostImage_m1/max_pooling_loop[2].max_pooling_m/wr_1_reg
  -------------------------------------------------------------------
                         required time                         -1.743    
                         arrival time                           1.846    
  -------------------------------------------------------------------
                         slack                                  0.103    

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 pl_top_m1/reset_m1/soft_rstArray_n_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@1.875ns period=3.750ns})
  Destination:            pl_top_m1/cal_image_m1/shift_window_loop[1].conv_m/result_adder/sumorder_control_m1/FSM_sequential_addround_control_reg[1]/CLR
                            (removal check against rising-edge clock clk_out2_PLL  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out2_PLL rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.059ns (21.377%)  route 0.217ns (78.623%))
  Logic Levels:           0  
  Clock Path Skew:        0.071ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.703ns
    Source Clock Delay      (SCD):    1.571ns
    Clock Pessimism Removal (CPR):    0.061ns
  Clock Uncertainty:      0.133ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.076ns
  Clock Net Delay (Source):      1.411ns (routing 0.518ns, distribution 0.893ns)
  Clock Net Delay (Destination): 2.113ns (routing 0.996ns, distribution 1.117ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.160 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=1710, routed)        1.411     1.571    pl_top_m1/reset_m1/AXI_CLK
    SLICE_X27Y97         FDRE                                         r  pl_top_m1/reset_m1/soft_rstArray_n_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y97         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.059     1.630 r  pl_top_m1/reset_m1/soft_rstArray_n_reg[4]/Q
                         net (fo=3012, routed)        0.217     1.847    pl_top_m1/cal_image_m1/shift_window_loop[1].conv_m/result_adder/sumorder_control_m1/soft_rstArray_n_reg[4]
    SLICE_X29Y96         FDCE                                         f  pl_top_m1/cal_image_m1/shift_window_loop[1].conv_m/result_adder/sumorder_control_m1/FSM_sequential_addround_control_reg[1]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_PLL rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y48        BUFG_PS                      0.000     0.000 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1710, routed)        1.617     1.617    pl_top_m1/PLL_m1/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -2.305    -0.688 r  pl_top_m1/PLL_m1/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.250    -0.438    pl_top_m1/PLL_m1/inst/clk_out2_PLL
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -0.410 r  pl_top_m1/PLL_m1/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=56210, routed)       2.113     1.703    pl_top_m1/cal_image_m1/shift_window_loop[1].conv_m/result_adder/sumorder_control_m1/clk_out2
    SLICE_X29Y96         FDCE                                         r  pl_top_m1/cal_image_m1/shift_window_loop[1].conv_m/result_adder/sumorder_control_m1/FSM_sequential_addround_control_reg[1]/C
                         clock pessimism             -0.061     1.642    
                         clock uncertainty            0.133     1.775    
    SLICE_X29Y96         FDCE (Remov_DFF2_SLICEM_C_CLR)
                                                     -0.032     1.743    pl_top_m1/cal_image_m1/shift_window_loop[1].conv_m/result_adder/sumorder_control_m1/FSM_sequential_addround_control_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.743    
                         arrival time                           1.847    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 pl_top_m1/reset_m1/soft_rstArray_n_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@1.875ns period=3.750ns})
  Destination:            pl_top_m1/cal_image_m1/shift_window_loop[1].shift_window_m/data_from_window_m1/window_data_out_reg[235]/CLR
                            (removal check against rising-edge clock clk_out2_PLL  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out2_PLL rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.059ns (21.377%)  route 0.217ns (78.623%))
  Logic Levels:           0  
  Clock Path Skew:        0.071ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.703ns
    Source Clock Delay      (SCD):    1.571ns
    Clock Pessimism Removal (CPR):    0.061ns
  Clock Uncertainty:      0.133ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.076ns
  Clock Net Delay (Source):      1.411ns (routing 0.518ns, distribution 0.893ns)
  Clock Net Delay (Destination): 2.113ns (routing 0.996ns, distribution 1.117ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.160 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=1710, routed)        1.411     1.571    pl_top_m1/reset_m1/AXI_CLK
    SLICE_X27Y97         FDRE                                         r  pl_top_m1/reset_m1/soft_rstArray_n_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y97         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.059     1.630 r  pl_top_m1/reset_m1/soft_rstArray_n_reg[4]/Q
                         net (fo=3012, routed)        0.217     1.847    pl_top_m1/cal_image_m1/shift_window_loop[1].shift_window_m/data_from_window_m1/soft_rstArray_n_reg[4]
    SLICE_X29Y96         FDCE                                         f  pl_top_m1/cal_image_m1/shift_window_loop[1].shift_window_m/data_from_window_m1/window_data_out_reg[235]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_PLL rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y48        BUFG_PS                      0.000     0.000 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1710, routed)        1.617     1.617    pl_top_m1/PLL_m1/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -2.305    -0.688 r  pl_top_m1/PLL_m1/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.250    -0.438    pl_top_m1/PLL_m1/inst/clk_out2_PLL
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -0.410 r  pl_top_m1/PLL_m1/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=56210, routed)       2.113     1.703    pl_top_m1/cal_image_m1/shift_window_loop[1].shift_window_m/data_from_window_m1/clk_out2
    SLICE_X29Y96         FDCE                                         r  pl_top_m1/cal_image_m1/shift_window_loop[1].shift_window_m/data_from_window_m1/window_data_out_reg[235]/C
                         clock pessimism             -0.061     1.642    
                         clock uncertainty            0.133     1.775    
    SLICE_X29Y96         FDCE (Remov_CFF_SLICEM_C_CLR)
                                                     -0.032     1.743    pl_top_m1/cal_image_m1/shift_window_loop[1].shift_window_m/data_from_window_m1/window_data_out_reg[235]
  -------------------------------------------------------------------
                         required time                         -1.743    
                         arrival time                           1.847    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 pl_top_m1/reset_m1/soft_rstArray_n_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@1.875ns period=3.750ns})
  Destination:            pl_top_m1/cal_image_m1/shift_window_loop[1].shift_window_m/data_from_window_m1/window_data_out_reg[265]/CLR
                            (removal check against rising-edge clock clk_out2_PLL  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out2_PLL rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.059ns (21.377%)  route 0.217ns (78.623%))
  Logic Levels:           0  
  Clock Path Skew:        0.071ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.703ns
    Source Clock Delay      (SCD):    1.571ns
    Clock Pessimism Removal (CPR):    0.061ns
  Clock Uncertainty:      0.133ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.076ns
  Clock Net Delay (Source):      1.411ns (routing 0.518ns, distribution 0.893ns)
  Clock Net Delay (Destination): 2.113ns (routing 0.996ns, distribution 1.117ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.160 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=1710, routed)        1.411     1.571    pl_top_m1/reset_m1/AXI_CLK
    SLICE_X27Y97         FDRE                                         r  pl_top_m1/reset_m1/soft_rstArray_n_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y97         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.059     1.630 r  pl_top_m1/reset_m1/soft_rstArray_n_reg[4]/Q
                         net (fo=3012, routed)        0.217     1.847    pl_top_m1/cal_image_m1/shift_window_loop[1].shift_window_m/data_from_window_m1/soft_rstArray_n_reg[4]
    SLICE_X29Y96         FDCE                                         f  pl_top_m1/cal_image_m1/shift_window_loop[1].shift_window_m/data_from_window_m1/window_data_out_reg[265]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_PLL rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y48        BUFG_PS                      0.000     0.000 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1710, routed)        1.617     1.617    pl_top_m1/PLL_m1/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -2.305    -0.688 r  pl_top_m1/PLL_m1/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.250    -0.438    pl_top_m1/PLL_m1/inst/clk_out2_PLL
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -0.410 r  pl_top_m1/PLL_m1/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=56210, routed)       2.113     1.703    pl_top_m1/cal_image_m1/shift_window_loop[1].shift_window_m/data_from_window_m1/clk_out2
    SLICE_X29Y96         FDCE                                         r  pl_top_m1/cal_image_m1/shift_window_loop[1].shift_window_m/data_from_window_m1/window_data_out_reg[265]/C
                         clock pessimism             -0.061     1.642    
                         clock uncertainty            0.133     1.775    
    SLICE_X29Y96         FDCE (Remov_BFF_SLICEM_C_CLR)
                                                     -0.032     1.743    pl_top_m1/cal_image_m1/shift_window_loop[1].shift_window_m/data_from_window_m1/window_data_out_reg[265]
  -------------------------------------------------------------------
                         required time                         -1.743    
                         arrival time                           1.847    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 pl_top_m1/reset_m1/soft_rstArray_n_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@1.875ns period=3.750ns})
  Destination:            pl_top_m1/cal_image_m1/shift_window_loop[1].shift_window_m/data_from_window_m1/window_data_out_reg[43]/CLR
                            (removal check against rising-edge clock clk_out2_PLL  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out2_PLL rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.059ns (21.377%)  route 0.217ns (78.623%))
  Logic Levels:           0  
  Clock Path Skew:        0.071ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.703ns
    Source Clock Delay      (SCD):    1.571ns
    Clock Pessimism Removal (CPR):    0.061ns
  Clock Uncertainty:      0.133ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.076ns
  Clock Net Delay (Source):      1.411ns (routing 0.518ns, distribution 0.893ns)
  Clock Net Delay (Destination): 2.113ns (routing 0.996ns, distribution 1.117ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.160 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=1710, routed)        1.411     1.571    pl_top_m1/reset_m1/AXI_CLK
    SLICE_X27Y97         FDRE                                         r  pl_top_m1/reset_m1/soft_rstArray_n_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y97         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.059     1.630 r  pl_top_m1/reset_m1/soft_rstArray_n_reg[4]/Q
                         net (fo=3012, routed)        0.217     1.847    pl_top_m1/cal_image_m1/shift_window_loop[1].shift_window_m/data_from_window_m1/soft_rstArray_n_reg[4]
    SLICE_X29Y96         FDCE                                         f  pl_top_m1/cal_image_m1/shift_window_loop[1].shift_window_m/data_from_window_m1/window_data_out_reg[43]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_PLL rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y48        BUFG_PS                      0.000     0.000 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1710, routed)        1.617     1.617    pl_top_m1/PLL_m1/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -2.305    -0.688 r  pl_top_m1/PLL_m1/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.250    -0.438    pl_top_m1/PLL_m1/inst/clk_out2_PLL
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -0.410 r  pl_top_m1/PLL_m1/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=56210, routed)       2.113     1.703    pl_top_m1/cal_image_m1/shift_window_loop[1].shift_window_m/data_from_window_m1/clk_out2
    SLICE_X29Y96         FDCE                                         r  pl_top_m1/cal_image_m1/shift_window_loop[1].shift_window_m/data_from_window_m1/window_data_out_reg[43]/C
                         clock pessimism             -0.061     1.642    
                         clock uncertainty            0.133     1.775    
    SLICE_X29Y96         FDCE (Remov_AFF_SLICEM_C_CLR)
                                                     -0.032     1.743    pl_top_m1/cal_image_m1/shift_window_loop[1].shift_window_m/data_from_window_m1/window_data_out_reg[43]
  -------------------------------------------------------------------
                         required time                         -1.743    
                         arrival time                           1.847    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 pl_top_m1/reset_m1/soft_rstArray_n_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@1.875ns period=3.750ns})
  Destination:            pl_top_m1/cal_image_m1/shift_window_loop[1].shift_window_m/data_from_window_m1/window_data_out_reg[73]/CLR
                            (removal check against rising-edge clock clk_out2_PLL  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out2_PLL rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.059ns (21.377%)  route 0.217ns (78.623%))
  Logic Levels:           0  
  Clock Path Skew:        0.071ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.703ns
    Source Clock Delay      (SCD):    1.571ns
    Clock Pessimism Removal (CPR):    0.061ns
  Clock Uncertainty:      0.133ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.076ns
  Clock Net Delay (Source):      1.411ns (routing 0.518ns, distribution 0.893ns)
  Clock Net Delay (Destination): 2.113ns (routing 0.996ns, distribution 1.117ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.160 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=1710, routed)        1.411     1.571    pl_top_m1/reset_m1/AXI_CLK
    SLICE_X27Y97         FDRE                                         r  pl_top_m1/reset_m1/soft_rstArray_n_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y97         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.059     1.630 r  pl_top_m1/reset_m1/soft_rstArray_n_reg[4]/Q
                         net (fo=3012, routed)        0.217     1.847    pl_top_m1/cal_image_m1/shift_window_loop[1].shift_window_m/data_from_window_m1/soft_rstArray_n_reg[4]
    SLICE_X29Y96         FDCE                                         f  pl_top_m1/cal_image_m1/shift_window_loop[1].shift_window_m/data_from_window_m1/window_data_out_reg[73]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_PLL rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y48        BUFG_PS                      0.000     0.000 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1710, routed)        1.617     1.617    pl_top_m1/PLL_m1/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -2.305    -0.688 r  pl_top_m1/PLL_m1/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.250    -0.438    pl_top_m1/PLL_m1/inst/clk_out2_PLL
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -0.410 r  pl_top_m1/PLL_m1/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=56210, routed)       2.113     1.703    pl_top_m1/cal_image_m1/shift_window_loop[1].shift_window_m/data_from_window_m1/clk_out2
    SLICE_X29Y96         FDCE                                         r  pl_top_m1/cal_image_m1/shift_window_loop[1].shift_window_m/data_from_window_m1/window_data_out_reg[73]/C
                         clock pessimism             -0.061     1.642    
                         clock uncertainty            0.133     1.775    
    SLICE_X29Y96         FDCE (Remov_DFF_SLICEM_C_CLR)
                                                     -0.032     1.743    pl_top_m1/cal_image_m1/shift_window_loop[1].shift_window_m/data_from_window_m1/window_data_out_reg[73]
  -------------------------------------------------------------------
                         required time                         -1.743    
                         arrival time                           1.847    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.105ns  (arrival time - required time)
  Source:                 pl_top_m1/reset_m1/soft_rstArray_n_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@1.875ns period=3.750ns})
  Destination:            pl_top_m1/cal_image_m1/shift_window_loop[1].conv_m/result_adder/sumorder_control_m1/FSM_sequential_addround_control_reg[2]/CLR
                            (removal check against rising-edge clock clk_out2_PLL  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out2_PLL rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.275ns  (logic 0.059ns (21.455%)  route 0.216ns (78.545%))
  Logic Levels:           0  
  Clock Path Skew:        0.069ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.701ns
    Source Clock Delay      (SCD):    1.571ns
    Clock Pessimism Removal (CPR):    0.061ns
  Clock Uncertainty:      0.133ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.076ns
  Clock Net Delay (Source):      1.411ns (routing 0.518ns, distribution 0.893ns)
  Clock Net Delay (Destination): 2.111ns (routing 0.996ns, distribution 1.115ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.160 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=1710, routed)        1.411     1.571    pl_top_m1/reset_m1/AXI_CLK
    SLICE_X27Y97         FDRE                                         r  pl_top_m1/reset_m1/soft_rstArray_n_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y97         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.059     1.630 r  pl_top_m1/reset_m1/soft_rstArray_n_reg[4]/Q
                         net (fo=3012, routed)        0.216     1.846    pl_top_m1/cal_image_m1/shift_window_loop[1].conv_m/result_adder/sumorder_control_m1/soft_rstArray_n_reg[4]
    SLICE_X29Y96         FDCE                                         f  pl_top_m1/cal_image_m1/shift_window_loop[1].conv_m/result_adder/sumorder_control_m1/FSM_sequential_addround_control_reg[2]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_PLL rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y48        BUFG_PS                      0.000     0.000 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1710, routed)        1.617     1.617    pl_top_m1/PLL_m1/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -2.305    -0.688 r  pl_top_m1/PLL_m1/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.250    -0.438    pl_top_m1/PLL_m1/inst/clk_out2_PLL
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -0.410 r  pl_top_m1/PLL_m1/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=56210, routed)       2.111     1.701    pl_top_m1/cal_image_m1/shift_window_loop[1].conv_m/result_adder/sumorder_control_m1/clk_out2
    SLICE_X29Y96         FDCE                                         r  pl_top_m1/cal_image_m1/shift_window_loop[1].conv_m/result_adder/sumorder_control_m1/FSM_sequential_addround_control_reg[2]/C
                         clock pessimism             -0.061     1.640    
                         clock uncertainty            0.133     1.773    
    SLICE_X29Y96         FDCE (Remov_HFF2_SLICEM_C_CLR)
                                                     -0.032     1.741    pl_top_m1/cal_image_m1/shift_window_loop[1].conv_m/result_adder/sumorder_control_m1/FSM_sequential_addround_control_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.741    
                         arrival time                           1.846    
  -------------------------------------------------------------------
                         slack                                  0.105    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_pl_0
  To Clock:  clk_pl_0

Setup :            0  Failing Endpoints,  Worst Slack        1.358ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.080ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.358ns  (required time - arrival time)
  Source:                 pl_top_m1/reset_m1/soft_rstArray_n_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@1.875ns period=3.750ns})
  Destination:            pl_top_m1/axi_interface_control_m1/information_read_write_m1/inf_write_read_control_reg[10]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@1.875ns period=3.750ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            3.750ns  (clk_pl_0 rise@3.750ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        2.087ns  (logic 0.149ns (7.139%)  route 1.938ns (92.861%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.121ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.532ns = ( 5.282 - 3.750 ) 
    Source Clock Delay      (SCD):    1.798ns
    Clock Pessimism Removal (CPR):    0.145ns
  Clock Uncertainty:      0.119ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.226ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.599ns (routing 0.575ns, distribution 1.024ns)
  Clock Net Delay (Destination): 1.372ns (routing 0.518ns, distribution 0.854ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.171     0.171    system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.199 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=1710, routed)        1.599     1.798    pl_top_m1/reset_m1/AXI_CLK
    SLICE_X27Y97         FDRE                                         r  pl_top_m1/reset_m1/soft_rstArray_n_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y97         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     1.877 r  pl_top_m1/reset_m1/soft_rstArray_n_reg[4]/Q
                         net (fo=3012, routed)        0.415     2.292    pl_top_m1/reset_m1/soft_rstArray_n[0]
    SLICE_X27Y71         LUT1 (Prop_E5LUT_SLICEL_I0_O)
                                                      0.070     2.362 f  pl_top_m1/reset_m1/reset_LUT1/O
                         net (fo=513, routed)         1.523     3.885    pl_top_m1/axi_interface_control_m1/information_read_write_m1/lopt
    SLICE_X4Y96          FDCE                                         f  pl_top_m1/axi_interface_control_m1/information_read_write_m1/inf_write_read_control_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      3.750     3.750 r  
    PS8_X0Y0             PS8                          0.000     3.750 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     3.885    system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     3.910 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=1710, routed)        1.372     5.282    pl_top_m1/axi_interface_control_m1/information_read_write_m1/AXI_CLK
    SLICE_X4Y96          FDCE                                         r  pl_top_m1/axi_interface_control_m1/information_read_write_m1/inf_write_read_control_reg[10]/C
                         clock pessimism              0.145     5.427    
                         clock uncertainty           -0.119     5.309    
    SLICE_X4Y96          FDCE (Recov_AFF_SLICEM_C_CLR)
                                                     -0.066     5.243    pl_top_m1/axi_interface_control_m1/information_read_write_m1/inf_write_read_control_reg[10]
  -------------------------------------------------------------------
                         required time                          5.243    
                         arrival time                          -3.885    
  -------------------------------------------------------------------
                         slack                                  1.358    

Slack (MET) :             1.358ns  (required time - arrival time)
  Source:                 pl_top_m1/reset_m1/soft_rstArray_n_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@1.875ns period=3.750ns})
  Destination:            pl_top_m1/axi_interface_control_m1/information_read_write_m1/inf_write_read_control_reg[6]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@1.875ns period=3.750ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            3.750ns  (clk_pl_0 rise@3.750ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        2.087ns  (logic 0.149ns (7.139%)  route 1.938ns (92.861%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.121ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.532ns = ( 5.282 - 3.750 ) 
    Source Clock Delay      (SCD):    1.798ns
    Clock Pessimism Removal (CPR):    0.145ns
  Clock Uncertainty:      0.119ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.226ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.599ns (routing 0.575ns, distribution 1.024ns)
  Clock Net Delay (Destination): 1.372ns (routing 0.518ns, distribution 0.854ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.171     0.171    system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.199 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=1710, routed)        1.599     1.798    pl_top_m1/reset_m1/AXI_CLK
    SLICE_X27Y97         FDRE                                         r  pl_top_m1/reset_m1/soft_rstArray_n_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y97         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     1.877 r  pl_top_m1/reset_m1/soft_rstArray_n_reg[4]/Q
                         net (fo=3012, routed)        0.415     2.292    pl_top_m1/reset_m1/soft_rstArray_n[0]
    SLICE_X27Y71         LUT1 (Prop_E5LUT_SLICEL_I0_O)
                                                      0.070     2.362 f  pl_top_m1/reset_m1/reset_LUT1/O
                         net (fo=513, routed)         1.523     3.885    pl_top_m1/axi_interface_control_m1/information_read_write_m1/lopt
    SLICE_X4Y96          FDCE                                         f  pl_top_m1/axi_interface_control_m1/information_read_write_m1/inf_write_read_control_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      3.750     3.750 r  
    PS8_X0Y0             PS8                          0.000     3.750 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     3.885    system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     3.910 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=1710, routed)        1.372     5.282    pl_top_m1/axi_interface_control_m1/information_read_write_m1/AXI_CLK
    SLICE_X4Y96          FDCE                                         r  pl_top_m1/axi_interface_control_m1/information_read_write_m1/inf_write_read_control_reg[6]/C
                         clock pessimism              0.145     5.427    
                         clock uncertainty           -0.119     5.309    
    SLICE_X4Y96          FDCE (Recov_DFF_SLICEM_C_CLR)
                                                     -0.066     5.243    pl_top_m1/axi_interface_control_m1/information_read_write_m1/inf_write_read_control_reg[6]
  -------------------------------------------------------------------
                         required time                          5.243    
                         arrival time                          -3.885    
  -------------------------------------------------------------------
                         slack                                  1.358    

Slack (MET) :             1.358ns  (required time - arrival time)
  Source:                 pl_top_m1/reset_m1/soft_rstArray_n_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@1.875ns period=3.750ns})
  Destination:            pl_top_m1/axi_interface_control_m1/information_read_write_m1/inf_write_read_control_reg[7]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@1.875ns period=3.750ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            3.750ns  (clk_pl_0 rise@3.750ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        2.087ns  (logic 0.149ns (7.139%)  route 1.938ns (92.861%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.121ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.532ns = ( 5.282 - 3.750 ) 
    Source Clock Delay      (SCD):    1.798ns
    Clock Pessimism Removal (CPR):    0.145ns
  Clock Uncertainty:      0.119ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.226ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.599ns (routing 0.575ns, distribution 1.024ns)
  Clock Net Delay (Destination): 1.372ns (routing 0.518ns, distribution 0.854ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.171     0.171    system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.199 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=1710, routed)        1.599     1.798    pl_top_m1/reset_m1/AXI_CLK
    SLICE_X27Y97         FDRE                                         r  pl_top_m1/reset_m1/soft_rstArray_n_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y97         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     1.877 r  pl_top_m1/reset_m1/soft_rstArray_n_reg[4]/Q
                         net (fo=3012, routed)        0.415     2.292    pl_top_m1/reset_m1/soft_rstArray_n[0]
    SLICE_X27Y71         LUT1 (Prop_E5LUT_SLICEL_I0_O)
                                                      0.070     2.362 f  pl_top_m1/reset_m1/reset_LUT1/O
                         net (fo=513, routed)         1.523     3.885    pl_top_m1/axi_interface_control_m1/information_read_write_m1/lopt
    SLICE_X4Y96          FDCE                                         f  pl_top_m1/axi_interface_control_m1/information_read_write_m1/inf_write_read_control_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      3.750     3.750 r  
    PS8_X0Y0             PS8                          0.000     3.750 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     3.885    system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     3.910 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=1710, routed)        1.372     5.282    pl_top_m1/axi_interface_control_m1/information_read_write_m1/AXI_CLK
    SLICE_X4Y96          FDCE                                         r  pl_top_m1/axi_interface_control_m1/information_read_write_m1/inf_write_read_control_reg[7]/C
                         clock pessimism              0.145     5.427    
                         clock uncertainty           -0.119     5.309    
    SLICE_X4Y96          FDCE (Recov_BFF_SLICEM_C_CLR)
                                                     -0.066     5.243    pl_top_m1/axi_interface_control_m1/information_read_write_m1/inf_write_read_control_reg[7]
  -------------------------------------------------------------------
                         required time                          5.243    
                         arrival time                          -3.885    
  -------------------------------------------------------------------
                         slack                                  1.358    

Slack (MET) :             1.358ns  (required time - arrival time)
  Source:                 pl_top_m1/reset_m1/soft_rstArray_n_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@1.875ns period=3.750ns})
  Destination:            pl_top_m1/axi_interface_control_m1/information_read_write_m1/inf_write_read_control_reg[8]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@1.875ns period=3.750ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            3.750ns  (clk_pl_0 rise@3.750ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        2.087ns  (logic 0.149ns (7.139%)  route 1.938ns (92.861%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.121ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.532ns = ( 5.282 - 3.750 ) 
    Source Clock Delay      (SCD):    1.798ns
    Clock Pessimism Removal (CPR):    0.145ns
  Clock Uncertainty:      0.119ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.226ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.599ns (routing 0.575ns, distribution 1.024ns)
  Clock Net Delay (Destination): 1.372ns (routing 0.518ns, distribution 0.854ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.171     0.171    system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.199 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=1710, routed)        1.599     1.798    pl_top_m1/reset_m1/AXI_CLK
    SLICE_X27Y97         FDRE                                         r  pl_top_m1/reset_m1/soft_rstArray_n_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y97         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     1.877 r  pl_top_m1/reset_m1/soft_rstArray_n_reg[4]/Q
                         net (fo=3012, routed)        0.415     2.292    pl_top_m1/reset_m1/soft_rstArray_n[0]
    SLICE_X27Y71         LUT1 (Prop_E5LUT_SLICEL_I0_O)
                                                      0.070     2.362 f  pl_top_m1/reset_m1/reset_LUT1/O
                         net (fo=513, routed)         1.523     3.885    pl_top_m1/axi_interface_control_m1/information_read_write_m1/lopt
    SLICE_X4Y96          FDCE                                         f  pl_top_m1/axi_interface_control_m1/information_read_write_m1/inf_write_read_control_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      3.750     3.750 r  
    PS8_X0Y0             PS8                          0.000     3.750 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     3.885    system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     3.910 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=1710, routed)        1.372     5.282    pl_top_m1/axi_interface_control_m1/information_read_write_m1/AXI_CLK
    SLICE_X4Y96          FDCE                                         r  pl_top_m1/axi_interface_control_m1/information_read_write_m1/inf_write_read_control_reg[8]/C
                         clock pessimism              0.145     5.427    
                         clock uncertainty           -0.119     5.309    
    SLICE_X4Y96          FDCE (Recov_CFF2_SLICEM_C_CLR)
                                                     -0.066     5.243    pl_top_m1/axi_interface_control_m1/information_read_write_m1/inf_write_read_control_reg[8]
  -------------------------------------------------------------------
                         required time                          5.243    
                         arrival time                          -3.885    
  -------------------------------------------------------------------
                         slack                                  1.358    

Slack (MET) :             1.447ns  (required time - arrival time)
  Source:                 pl_top_m1/reset_m1/soft_rstArray_n_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@1.875ns period=3.750ns})
  Destination:            pl_top_m1/axi_interface_control_m1/information_read_write_m1/inf_write_read_control_reg[11]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@1.875ns period=3.750ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            3.750ns  (clk_pl_0 rise@3.750ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.989ns  (logic 0.149ns (7.491%)  route 1.840ns (92.509%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.523ns = ( 5.273 - 3.750 ) 
    Source Clock Delay      (SCD):    1.798ns
    Clock Pessimism Removal (CPR):    0.145ns
  Clock Uncertainty:      0.119ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.226ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.599ns (routing 0.575ns, distribution 1.024ns)
  Clock Net Delay (Destination): 1.363ns (routing 0.518ns, distribution 0.845ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.171     0.171    system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.199 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=1710, routed)        1.599     1.798    pl_top_m1/reset_m1/AXI_CLK
    SLICE_X27Y97         FDRE                                         r  pl_top_m1/reset_m1/soft_rstArray_n_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y97         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     1.877 r  pl_top_m1/reset_m1/soft_rstArray_n_reg[4]/Q
                         net (fo=3012, routed)        0.415     2.292    pl_top_m1/reset_m1/soft_rstArray_n[0]
    SLICE_X27Y71         LUT1 (Prop_E5LUT_SLICEL_I0_O)
                                                      0.070     2.362 f  pl_top_m1/reset_m1/reset_LUT1/O
                         net (fo=513, routed)         1.425     3.787    pl_top_m1/axi_interface_control_m1/information_read_write_m1/lopt
    SLICE_X3Y96          FDCE                                         f  pl_top_m1/axi_interface_control_m1/information_read_write_m1/inf_write_read_control_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      3.750     3.750 r  
    PS8_X0Y0             PS8                          0.000     3.750 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     3.885    system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     3.910 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=1710, routed)        1.363     5.273    pl_top_m1/axi_interface_control_m1/information_read_write_m1/AXI_CLK
    SLICE_X3Y96          FDCE                                         r  pl_top_m1/axi_interface_control_m1/information_read_write_m1/inf_write_read_control_reg[11]/C
                         clock pessimism              0.145     5.418    
                         clock uncertainty           -0.119     5.300    
    SLICE_X3Y96          FDCE (Recov_DFF_SLICEL_C_CLR)
                                                     -0.066     5.234    pl_top_m1/axi_interface_control_m1/information_read_write_m1/inf_write_read_control_reg[11]
  -------------------------------------------------------------------
                         required time                          5.234    
                         arrival time                          -3.787    
  -------------------------------------------------------------------
                         slack                                  1.447    

Slack (MET) :             1.447ns  (required time - arrival time)
  Source:                 pl_top_m1/reset_m1/soft_rstArray_n_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@1.875ns period=3.750ns})
  Destination:            pl_top_m1/axi_interface_control_m1/information_read_write_m1/inf_write_read_control_reg[3]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@1.875ns period=3.750ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            3.750ns  (clk_pl_0 rise@3.750ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.989ns  (logic 0.149ns (7.491%)  route 1.840ns (92.509%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.523ns = ( 5.273 - 3.750 ) 
    Source Clock Delay      (SCD):    1.798ns
    Clock Pessimism Removal (CPR):    0.145ns
  Clock Uncertainty:      0.119ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.226ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.599ns (routing 0.575ns, distribution 1.024ns)
  Clock Net Delay (Destination): 1.363ns (routing 0.518ns, distribution 0.845ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.171     0.171    system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.199 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=1710, routed)        1.599     1.798    pl_top_m1/reset_m1/AXI_CLK
    SLICE_X27Y97         FDRE                                         r  pl_top_m1/reset_m1/soft_rstArray_n_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y97         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     1.877 r  pl_top_m1/reset_m1/soft_rstArray_n_reg[4]/Q
                         net (fo=3012, routed)        0.415     2.292    pl_top_m1/reset_m1/soft_rstArray_n[0]
    SLICE_X27Y71         LUT1 (Prop_E5LUT_SLICEL_I0_O)
                                                      0.070     2.362 f  pl_top_m1/reset_m1/reset_LUT1/O
                         net (fo=513, routed)         1.425     3.787    pl_top_m1/axi_interface_control_m1/information_read_write_m1/lopt
    SLICE_X3Y96          FDCE                                         f  pl_top_m1/axi_interface_control_m1/information_read_write_m1/inf_write_read_control_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      3.750     3.750 r  
    PS8_X0Y0             PS8                          0.000     3.750 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     3.885    system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     3.910 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=1710, routed)        1.363     5.273    pl_top_m1/axi_interface_control_m1/information_read_write_m1/AXI_CLK
    SLICE_X3Y96          FDCE                                         r  pl_top_m1/axi_interface_control_m1/information_read_write_m1/inf_write_read_control_reg[3]/C
                         clock pessimism              0.145     5.418    
                         clock uncertainty           -0.119     5.300    
    SLICE_X3Y96          FDCE (Recov_CFF_SLICEL_C_CLR)
                                                     -0.066     5.234    pl_top_m1/axi_interface_control_m1/information_read_write_m1/inf_write_read_control_reg[3]
  -------------------------------------------------------------------
                         required time                          5.234    
                         arrival time                          -3.787    
  -------------------------------------------------------------------
                         slack                                  1.447    

Slack (MET) :             1.472ns  (required time - arrival time)
  Source:                 pl_top_m1/reset_m1/soft_rstArray_n_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@1.875ns period=3.750ns})
  Destination:            pl_top_m1/axi_interface_control_m1/information_read_write_m1/rd_finish_cnt_reg[0]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@1.875ns period=3.750ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            3.750ns  (clk_pl_0 rise@3.750ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.963ns  (logic 0.149ns (7.590%)  route 1.814ns (92.410%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.522ns = ( 5.272 - 3.750 ) 
    Source Clock Delay      (SCD):    1.798ns
    Clock Pessimism Removal (CPR):    0.145ns
  Clock Uncertainty:      0.119ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.226ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.599ns (routing 0.575ns, distribution 1.024ns)
  Clock Net Delay (Destination): 1.362ns (routing 0.518ns, distribution 0.844ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.171     0.171    system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.199 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=1710, routed)        1.599     1.798    pl_top_m1/reset_m1/AXI_CLK
    SLICE_X27Y97         FDRE                                         r  pl_top_m1/reset_m1/soft_rstArray_n_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y97         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     1.877 r  pl_top_m1/reset_m1/soft_rstArray_n_reg[4]/Q
                         net (fo=3012, routed)        0.415     2.292    pl_top_m1/reset_m1/soft_rstArray_n[0]
    SLICE_X27Y71         LUT1 (Prop_E5LUT_SLICEL_I0_O)
                                                      0.070     2.362 f  pl_top_m1/reset_m1/reset_LUT1/O
                         net (fo=513, routed)         1.399     3.761    pl_top_m1/axi_interface_control_m1/information_read_write_m1/lopt
    SLICE_X3Y95          FDCE                                         f  pl_top_m1/axi_interface_control_m1/information_read_write_m1/rd_finish_cnt_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      3.750     3.750 r  
    PS8_X0Y0             PS8                          0.000     3.750 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     3.885    system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     3.910 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=1710, routed)        1.362     5.272    pl_top_m1/axi_interface_control_m1/information_read_write_m1/AXI_CLK
    SLICE_X3Y95          FDCE                                         r  pl_top_m1/axi_interface_control_m1/information_read_write_m1/rd_finish_cnt_reg[0]/C
                         clock pessimism              0.145     5.417    
                         clock uncertainty           -0.119     5.299    
    SLICE_X3Y95          FDCE (Recov_DFF2_SLICEL_C_CLR)
                                                     -0.066     5.233    pl_top_m1/axi_interface_control_m1/information_read_write_m1/rd_finish_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                          5.233    
                         arrival time                          -3.761    
  -------------------------------------------------------------------
                         slack                                  1.472    

Slack (MET) :             1.472ns  (required time - arrival time)
  Source:                 pl_top_m1/reset_m1/soft_rstArray_n_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@1.875ns period=3.750ns})
  Destination:            pl_top_m1/axi_interface_control_m1/information_read_write_m1/rd_finish_cnt_reg[5]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@1.875ns period=3.750ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            3.750ns  (clk_pl_0 rise@3.750ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.963ns  (logic 0.149ns (7.590%)  route 1.814ns (92.410%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.522ns = ( 5.272 - 3.750 ) 
    Source Clock Delay      (SCD):    1.798ns
    Clock Pessimism Removal (CPR):    0.145ns
  Clock Uncertainty:      0.119ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.226ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.599ns (routing 0.575ns, distribution 1.024ns)
  Clock Net Delay (Destination): 1.362ns (routing 0.518ns, distribution 0.844ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.171     0.171    system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.199 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=1710, routed)        1.599     1.798    pl_top_m1/reset_m1/AXI_CLK
    SLICE_X27Y97         FDRE                                         r  pl_top_m1/reset_m1/soft_rstArray_n_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y97         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     1.877 r  pl_top_m1/reset_m1/soft_rstArray_n_reg[4]/Q
                         net (fo=3012, routed)        0.415     2.292    pl_top_m1/reset_m1/soft_rstArray_n[0]
    SLICE_X27Y71         LUT1 (Prop_E5LUT_SLICEL_I0_O)
                                                      0.070     2.362 f  pl_top_m1/reset_m1/reset_LUT1/O
                         net (fo=513, routed)         1.399     3.761    pl_top_m1/axi_interface_control_m1/information_read_write_m1/lopt
    SLICE_X3Y95          FDCE                                         f  pl_top_m1/axi_interface_control_m1/information_read_write_m1/rd_finish_cnt_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      3.750     3.750 r  
    PS8_X0Y0             PS8                          0.000     3.750 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     3.885    system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     3.910 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=1710, routed)        1.362     5.272    pl_top_m1/axi_interface_control_m1/information_read_write_m1/AXI_CLK
    SLICE_X3Y95          FDCE                                         r  pl_top_m1/axi_interface_control_m1/information_read_write_m1/rd_finish_cnt_reg[5]/C
                         clock pessimism              0.145     5.417    
                         clock uncertainty           -0.119     5.299    
    SLICE_X3Y95          FDCE (Recov_DFF_SLICEL_C_CLR)
                                                     -0.066     5.233    pl_top_m1/axi_interface_control_m1/information_read_write_m1/rd_finish_cnt_reg[5]
  -------------------------------------------------------------------
                         required time                          5.233    
                         arrival time                          -3.761    
  -------------------------------------------------------------------
                         slack                                  1.472    

Slack (MET) :             1.472ns  (required time - arrival time)
  Source:                 pl_top_m1/reset_m1/soft_rstArray_n_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@1.875ns period=3.750ns})
  Destination:            pl_top_m1/axi_interface_control_m1/information_read_write_m1/rd_finish_cnt_reg[6]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@1.875ns period=3.750ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            3.750ns  (clk_pl_0 rise@3.750ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.963ns  (logic 0.149ns (7.590%)  route 1.814ns (92.410%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.522ns = ( 5.272 - 3.750 ) 
    Source Clock Delay      (SCD):    1.798ns
    Clock Pessimism Removal (CPR):    0.145ns
  Clock Uncertainty:      0.119ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.226ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.599ns (routing 0.575ns, distribution 1.024ns)
  Clock Net Delay (Destination): 1.362ns (routing 0.518ns, distribution 0.844ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.171     0.171    system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.199 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=1710, routed)        1.599     1.798    pl_top_m1/reset_m1/AXI_CLK
    SLICE_X27Y97         FDRE                                         r  pl_top_m1/reset_m1/soft_rstArray_n_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y97         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     1.877 r  pl_top_m1/reset_m1/soft_rstArray_n_reg[4]/Q
                         net (fo=3012, routed)        0.415     2.292    pl_top_m1/reset_m1/soft_rstArray_n[0]
    SLICE_X27Y71         LUT1 (Prop_E5LUT_SLICEL_I0_O)
                                                      0.070     2.362 f  pl_top_m1/reset_m1/reset_LUT1/O
                         net (fo=513, routed)         1.399     3.761    pl_top_m1/axi_interface_control_m1/information_read_write_m1/lopt
    SLICE_X3Y95          FDCE                                         f  pl_top_m1/axi_interface_control_m1/information_read_write_m1/rd_finish_cnt_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      3.750     3.750 r  
    PS8_X0Y0             PS8                          0.000     3.750 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     3.885    system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     3.910 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=1710, routed)        1.362     5.272    pl_top_m1/axi_interface_control_m1/information_read_write_m1/AXI_CLK
    SLICE_X3Y95          FDCE                                         r  pl_top_m1/axi_interface_control_m1/information_read_write_m1/rd_finish_cnt_reg[6]/C
                         clock pessimism              0.145     5.417    
                         clock uncertainty           -0.119     5.299    
    SLICE_X3Y95          FDCE (Recov_CFF_SLICEL_C_CLR)
                                                     -0.066     5.233    pl_top_m1/axi_interface_control_m1/information_read_write_m1/rd_finish_cnt_reg[6]
  -------------------------------------------------------------------
                         required time                          5.233    
                         arrival time                          -3.761    
  -------------------------------------------------------------------
                         slack                                  1.472    

Slack (MET) :             1.472ns  (required time - arrival time)
  Source:                 pl_top_m1/reset_m1/soft_rstArray_n_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@1.875ns period=3.750ns})
  Destination:            pl_top_m1/axi_interface_control_m1/information_read_write_m1/rd_finish_cnt_reg[7]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@1.875ns period=3.750ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            3.750ns  (clk_pl_0 rise@3.750ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.963ns  (logic 0.149ns (7.590%)  route 1.814ns (92.410%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.522ns = ( 5.272 - 3.750 ) 
    Source Clock Delay      (SCD):    1.798ns
    Clock Pessimism Removal (CPR):    0.145ns
  Clock Uncertainty:      0.119ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.226ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.599ns (routing 0.575ns, distribution 1.024ns)
  Clock Net Delay (Destination): 1.362ns (routing 0.518ns, distribution 0.844ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.171     0.171    system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.199 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=1710, routed)        1.599     1.798    pl_top_m1/reset_m1/AXI_CLK
    SLICE_X27Y97         FDRE                                         r  pl_top_m1/reset_m1/soft_rstArray_n_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y97         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     1.877 r  pl_top_m1/reset_m1/soft_rstArray_n_reg[4]/Q
                         net (fo=3012, routed)        0.415     2.292    pl_top_m1/reset_m1/soft_rstArray_n[0]
    SLICE_X27Y71         LUT1 (Prop_E5LUT_SLICEL_I0_O)
                                                      0.070     2.362 f  pl_top_m1/reset_m1/reset_LUT1/O
                         net (fo=513, routed)         1.399     3.761    pl_top_m1/axi_interface_control_m1/information_read_write_m1/lopt
    SLICE_X3Y95          FDCE                                         f  pl_top_m1/axi_interface_control_m1/information_read_write_m1/rd_finish_cnt_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      3.750     3.750 r  
    PS8_X0Y0             PS8                          0.000     3.750 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     3.885    system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     3.910 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=1710, routed)        1.362     5.272    pl_top_m1/axi_interface_control_m1/information_read_write_m1/AXI_CLK
    SLICE_X3Y95          FDCE                                         r  pl_top_m1/axi_interface_control_m1/information_read_write_m1/rd_finish_cnt_reg[7]/C
                         clock pessimism              0.145     5.417    
                         clock uncertainty           -0.119     5.299    
    SLICE_X3Y95          FDCE (Recov_BFF_SLICEL_C_CLR)
                                                     -0.066     5.233    pl_top_m1/axi_interface_control_m1/information_read_write_m1/rd_finish_cnt_reg[7]
  -------------------------------------------------------------------
                         required time                          5.233    
                         arrival time                          -3.761    
  -------------------------------------------------------------------
                         slack                                  1.472    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.080ns  (arrival time - required time)
  Source:                 pl_top_m1/buffer_control_m1/image_write_buffer_control_m1/image_prerd_toaxi_fifo_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_pl_0  {rise@0.000ns fall@1.875ns period=3.750ns})
  Destination:            pl_top_m1/buffer_control_m1/image_write_buffer_control_m1/image_prerd_toaxi_fifo_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg[0]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@1.875ns period=3.750ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.157ns  (logic 0.040ns (25.478%)  route 0.117ns (74.522%))
  Logic Levels:           0  
  Clock Path Skew:        0.097ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.142ns
    Source Clock Delay      (SCD):    0.975ns
    Clock Pessimism Removal (CPR):    0.070ns
  Clock Net Delay (Source):      0.864ns (routing 0.316ns, distribution 0.548ns)
  Clock Net Delay (Destination): 1.004ns (routing 0.356ns, distribution 0.648ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.094     0.094    system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=1710, routed)        0.864     0.975    pl_top_m1/buffer_control_m1/image_write_buffer_control_m1/image_prerd_toaxi_fifo_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/dest_clk
    SLICE_X0Y61          FDPE                                         r  pl_top_m1/buffer_control_m1/image_write_buffer_control_m1/image_prerd_toaxi_fifo_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y61          FDPE (Prop_AFF2_SLICEL_C_Q)
                                                      0.040     1.015 f  pl_top_m1/buffer_control_m1/image_write_buffer_control_m1/image_prerd_toaxi_fifo_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.117     1.132    pl_top_m1/buffer_control_m1/image_write_buffer_control_m1/image_prerd_toaxi_fifo_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2
    SLICE_X0Y59          FDCE                                         f  pl_top_m1/buffer_control_m1/image_write_buffer_control_m1/image_prerd_toaxi_fifo_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=1710, routed)        1.004     1.142    pl_top_m1/buffer_control_m1/image_write_buffer_control_m1/image_prerd_toaxi_fifo_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X0Y59          FDCE                                         r  pl_top_m1/buffer_control_m1/image_write_buffer_control_m1/image_prerd_toaxi_fifo_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg[0]/C
                         clock pessimism             -0.070     1.072    
    SLICE_X0Y59          FDCE (Remov_EFF_SLICEL_C_CLR)
                                                     -0.020     1.052    pl_top_m1/buffer_control_m1/image_write_buffer_control_m1/image_prerd_toaxi_fifo_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.052    
                         arrival time                           1.132    
  -------------------------------------------------------------------
                         slack                                  0.080    

Slack (MET) :             0.080ns  (arrival time - required time)
  Source:                 pl_top_m1/buffer_control_m1/image_write_buffer_control_m1/image_prerd_toaxi_fifo_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_pl_0  {rise@0.000ns fall@1.875ns period=3.750ns})
  Destination:            pl_top_m1/buffer_control_m1/image_write_buffer_control_m1/image_prerd_toaxi_fifo_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg[1]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@1.875ns period=3.750ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.157ns  (logic 0.040ns (25.478%)  route 0.117ns (74.522%))
  Logic Levels:           0  
  Clock Path Skew:        0.097ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.142ns
    Source Clock Delay      (SCD):    0.975ns
    Clock Pessimism Removal (CPR):    0.070ns
  Clock Net Delay (Source):      0.864ns (routing 0.316ns, distribution 0.548ns)
  Clock Net Delay (Destination): 1.004ns (routing 0.356ns, distribution 0.648ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.094     0.094    system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=1710, routed)        0.864     0.975    pl_top_m1/buffer_control_m1/image_write_buffer_control_m1/image_prerd_toaxi_fifo_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/dest_clk
    SLICE_X0Y61          FDPE                                         r  pl_top_m1/buffer_control_m1/image_write_buffer_control_m1/image_prerd_toaxi_fifo_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y61          FDPE (Prop_AFF2_SLICEL_C_Q)
                                                      0.040     1.015 f  pl_top_m1/buffer_control_m1/image_write_buffer_control_m1/image_prerd_toaxi_fifo_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.117     1.132    pl_top_m1/buffer_control_m1/image_write_buffer_control_m1/image_prerd_toaxi_fifo_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2
    SLICE_X0Y59          FDCE                                         f  pl_top_m1/buffer_control_m1/image_write_buffer_control_m1/image_prerd_toaxi_fifo_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=1710, routed)        1.004     1.142    pl_top_m1/buffer_control_m1/image_write_buffer_control_m1/image_prerd_toaxi_fifo_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X0Y59          FDCE                                         r  pl_top_m1/buffer_control_m1/image_write_buffer_control_m1/image_prerd_toaxi_fifo_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg[1]/C
                         clock pessimism             -0.070     1.072    
    SLICE_X0Y59          FDCE (Remov_EFF2_SLICEL_C_CLR)
                                                     -0.020     1.052    pl_top_m1/buffer_control_m1/image_write_buffer_control_m1/image_prerd_toaxi_fifo_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.052    
                         arrival time                           1.132    
  -------------------------------------------------------------------
                         slack                                  0.080    

Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 pl_top_m1/buffer_control_m1/kernel_buffer_control_m1/kernel_fifo_loop[7].kernel_fifo1_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_pl_0  {rise@0.000ns fall@1.875ns period=3.750ns})
  Destination:            pl_top_m1/buffer_control_m1/kernel_buffer_control_m1/kernel_fifo_loop[7].kernel_fifo1_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[0]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@1.875ns period=3.750ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.106ns  (logic 0.040ns (37.736%)  route 0.066ns (62.264%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.196ns
    Source Clock Delay      (SCD):    1.041ns
    Clock Pessimism Removal (CPR):    0.138ns
  Clock Net Delay (Source):      0.930ns (routing 0.316ns, distribution 0.614ns)
  Clock Net Delay (Destination): 1.058ns (routing 0.356ns, distribution 0.702ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.094     0.094    system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=1710, routed)        0.930     1.041    pl_top_m1/buffer_control_m1/kernel_buffer_control_m1/kernel_fifo_loop[7].kernel_fifo1_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X35Y92         FDPE                                         r  pl_top_m1/buffer_control_m1/kernel_buffer_control_m1/kernel_fifo_loop[7].kernel_fifo1_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y92         FDPE (Prop_AFF2_SLICEL_C_Q)
                                                      0.040     1.081 f  pl_top_m1/buffer_control_m1/kernel_buffer_control_m1/kernel_fifo_loop[7].kernel_fifo1_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.066     1.147    pl_top_m1/buffer_control_m1/kernel_buffer_control_m1/kernel_fifo_loop[7].kernel_fifo1_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X35Y92         FDCE                                         f  pl_top_m1/buffer_control_m1/kernel_buffer_control_m1/kernel_fifo_loop[7].kernel_fifo1_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=1710, routed)        1.058     1.196    pl_top_m1/buffer_control_m1/kernel_buffer_control_m1/kernel_fifo_loop[7].kernel_fifo1_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X35Y92         FDCE                                         r  pl_top_m1/buffer_control_m1/kernel_buffer_control_m1/kernel_fifo_loop[7].kernel_fifo1_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[0]/C
                         clock pessimism             -0.138     1.058    
    SLICE_X35Y92         FDCE (Remov_EFF_SLICEL_C_CLR)
                                                     -0.020     1.038    pl_top_m1/buffer_control_m1/kernel_buffer_control_m1/kernel_fifo_loop[7].kernel_fifo1_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.038    
                         arrival time                           1.147    
  -------------------------------------------------------------------
                         slack                                  0.109    

Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 pl_top_m1/buffer_control_m1/kernel_buffer_control_m1/kernel_fifo_loop[7].kernel_fifo1_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_pl_0  {rise@0.000ns fall@1.875ns period=3.750ns})
  Destination:            pl_top_m1/buffer_control_m1/kernel_buffer_control_m1/kernel_fifo_loop[7].kernel_fifo1_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[1]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@1.875ns period=3.750ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.106ns  (logic 0.040ns (37.736%)  route 0.066ns (62.264%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.196ns
    Source Clock Delay      (SCD):    1.041ns
    Clock Pessimism Removal (CPR):    0.138ns
  Clock Net Delay (Source):      0.930ns (routing 0.316ns, distribution 0.614ns)
  Clock Net Delay (Destination): 1.058ns (routing 0.356ns, distribution 0.702ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.094     0.094    system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=1710, routed)        0.930     1.041    pl_top_m1/buffer_control_m1/kernel_buffer_control_m1/kernel_fifo_loop[7].kernel_fifo1_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X35Y92         FDPE                                         r  pl_top_m1/buffer_control_m1/kernel_buffer_control_m1/kernel_fifo_loop[7].kernel_fifo1_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y92         FDPE (Prop_AFF2_SLICEL_C_Q)
                                                      0.040     1.081 f  pl_top_m1/buffer_control_m1/kernel_buffer_control_m1/kernel_fifo_loop[7].kernel_fifo1_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.066     1.147    pl_top_m1/buffer_control_m1/kernel_buffer_control_m1/kernel_fifo_loop[7].kernel_fifo1_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X35Y92         FDCE                                         f  pl_top_m1/buffer_control_m1/kernel_buffer_control_m1/kernel_fifo_loop[7].kernel_fifo1_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=1710, routed)        1.058     1.196    pl_top_m1/buffer_control_m1/kernel_buffer_control_m1/kernel_fifo_loop[7].kernel_fifo1_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X35Y92         FDCE                                         r  pl_top_m1/buffer_control_m1/kernel_buffer_control_m1/kernel_fifo_loop[7].kernel_fifo1_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[1]/C
                         clock pessimism             -0.138     1.058    
    SLICE_X35Y92         FDCE (Remov_EFF2_SLICEL_C_CLR)
                                                     -0.020     1.038    pl_top_m1/buffer_control_m1/kernel_buffer_control_m1/kernel_fifo_loop[7].kernel_fifo1_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.038    
                         arrival time                           1.147    
  -------------------------------------------------------------------
                         slack                                  0.109    

Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 pl_top_m1/buffer_control_m1/kernel_buffer_control_m1/kernel_fifo_loop[7].kernel_fifo1_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_pl_0  {rise@0.000ns fall@1.875ns period=3.750ns})
  Destination:            pl_top_m1/buffer_control_m1/kernel_buffer_control_m1/kernel_fifo_loop[7].kernel_fifo1_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/PRE
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@1.875ns period=3.750ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.106ns  (logic 0.040ns (37.736%)  route 0.066ns (62.264%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.196ns
    Source Clock Delay      (SCD):    1.041ns
    Clock Pessimism Removal (CPR):    0.138ns
  Clock Net Delay (Source):      0.930ns (routing 0.316ns, distribution 0.614ns)
  Clock Net Delay (Destination): 1.058ns (routing 0.356ns, distribution 0.702ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.094     0.094    system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=1710, routed)        0.930     1.041    pl_top_m1/buffer_control_m1/kernel_buffer_control_m1/kernel_fifo_loop[7].kernel_fifo1_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X35Y92         FDPE                                         r  pl_top_m1/buffer_control_m1/kernel_buffer_control_m1/kernel_fifo_loop[7].kernel_fifo1_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y92         FDPE (Prop_AFF2_SLICEL_C_Q)
                                                      0.040     1.081 f  pl_top_m1/buffer_control_m1/kernel_buffer_control_m1/kernel_fifo_loop[7].kernel_fifo1_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.066     1.147    pl_top_m1/buffer_control_m1/kernel_buffer_control_m1/kernel_fifo_loop[7].kernel_fifo1_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X35Y92         FDPE                                         f  pl_top_m1/buffer_control_m1/kernel_buffer_control_m1/kernel_fifo_loop[7].kernel_fifo1_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=1710, routed)        1.058     1.196    pl_top_m1/buffer_control_m1/kernel_buffer_control_m1/kernel_fifo_loop[7].kernel_fifo1_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X35Y92         FDPE                                         r  pl_top_m1/buffer_control_m1/kernel_buffer_control_m1/kernel_fifo_loop[7].kernel_fifo1_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                         clock pessimism             -0.138     1.058    
    SLICE_X35Y92         FDPE (Remov_HFF2_SLICEL_C_PRE)
                                                     -0.020     1.038    pl_top_m1/buffer_control_m1/kernel_buffer_control_m1/kernel_fifo_loop[7].kernel_fifo1_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg
  -------------------------------------------------------------------
                         required time                         -1.038    
                         arrival time                           1.147    
  -------------------------------------------------------------------
                         slack                                  0.109    

Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 pl_top_m1/buffer_control_m1/kernel_buffer_control_m1/kernel_fifo_loop[4].kernel_fifo1_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_pl_0  {rise@0.000ns fall@1.875ns period=3.750ns})
  Destination:            pl_top_m1/buffer_control_m1/kernel_buffer_control_m1/kernel_fifo_loop[4].kernel_fifo1_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[0]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@1.875ns period=3.750ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.106ns  (logic 0.040ns (37.736%)  route 0.066ns (62.264%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.125ns
    Source Clock Delay      (SCD):    0.977ns
    Clock Pessimism Removal (CPR):    0.133ns
  Clock Net Delay (Source):      0.866ns (routing 0.316ns, distribution 0.550ns)
  Clock Net Delay (Destination): 0.987ns (routing 0.356ns, distribution 0.631ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.094     0.094    system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=1710, routed)        0.866     0.977    pl_top_m1/buffer_control_m1/kernel_buffer_control_m1/kernel_fifo_loop[4].kernel_fifo1_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X10Y76         FDPE                                         r  pl_top_m1/buffer_control_m1/kernel_buffer_control_m1/kernel_fifo_loop[4].kernel_fifo1_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y76         FDPE (Prop_AFF2_SLICEL_C_Q)
                                                      0.040     1.017 f  pl_top_m1/buffer_control_m1/kernel_buffer_control_m1/kernel_fifo_loop[4].kernel_fifo1_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.066     1.083    pl_top_m1/buffer_control_m1/kernel_buffer_control_m1/kernel_fifo_loop[4].kernel_fifo1_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X10Y76         FDCE                                         f  pl_top_m1/buffer_control_m1/kernel_buffer_control_m1/kernel_fifo_loop[4].kernel_fifo1_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=1710, routed)        0.987     1.125    pl_top_m1/buffer_control_m1/kernel_buffer_control_m1/kernel_fifo_loop[4].kernel_fifo1_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X10Y76         FDCE                                         r  pl_top_m1/buffer_control_m1/kernel_buffer_control_m1/kernel_fifo_loop[4].kernel_fifo1_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[0]/C
                         clock pessimism             -0.133     0.992    
    SLICE_X10Y76         FDCE (Remov_EFF_SLICEL_C_CLR)
                                                     -0.020     0.972    pl_top_m1/buffer_control_m1/kernel_buffer_control_m1/kernel_fifo_loop[4].kernel_fifo1_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.972    
                         arrival time                           1.083    
  -------------------------------------------------------------------
                         slack                                  0.111    

Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 pl_top_m1/buffer_control_m1/kernel_buffer_control_m1/kernel_fifo_loop[4].kernel_fifo1_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_pl_0  {rise@0.000ns fall@1.875ns period=3.750ns})
  Destination:            pl_top_m1/buffer_control_m1/kernel_buffer_control_m1/kernel_fifo_loop[4].kernel_fifo1_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[1]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@1.875ns period=3.750ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.106ns  (logic 0.040ns (37.736%)  route 0.066ns (62.264%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.125ns
    Source Clock Delay      (SCD):    0.977ns
    Clock Pessimism Removal (CPR):    0.133ns
  Clock Net Delay (Source):      0.866ns (routing 0.316ns, distribution 0.550ns)
  Clock Net Delay (Destination): 0.987ns (routing 0.356ns, distribution 0.631ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.094     0.094    system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=1710, routed)        0.866     0.977    pl_top_m1/buffer_control_m1/kernel_buffer_control_m1/kernel_fifo_loop[4].kernel_fifo1_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X10Y76         FDPE                                         r  pl_top_m1/buffer_control_m1/kernel_buffer_control_m1/kernel_fifo_loop[4].kernel_fifo1_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y76         FDPE (Prop_AFF2_SLICEL_C_Q)
                                                      0.040     1.017 f  pl_top_m1/buffer_control_m1/kernel_buffer_control_m1/kernel_fifo_loop[4].kernel_fifo1_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.066     1.083    pl_top_m1/buffer_control_m1/kernel_buffer_control_m1/kernel_fifo_loop[4].kernel_fifo1_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X10Y76         FDCE                                         f  pl_top_m1/buffer_control_m1/kernel_buffer_control_m1/kernel_fifo_loop[4].kernel_fifo1_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=1710, routed)        0.987     1.125    pl_top_m1/buffer_control_m1/kernel_buffer_control_m1/kernel_fifo_loop[4].kernel_fifo1_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X10Y76         FDCE                                         r  pl_top_m1/buffer_control_m1/kernel_buffer_control_m1/kernel_fifo_loop[4].kernel_fifo1_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[1]/C
                         clock pessimism             -0.133     0.992    
    SLICE_X10Y76         FDCE (Remov_EFF2_SLICEL_C_CLR)
                                                     -0.020     0.972    pl_top_m1/buffer_control_m1/kernel_buffer_control_m1/kernel_fifo_loop[4].kernel_fifo1_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.972    
                         arrival time                           1.083    
  -------------------------------------------------------------------
                         slack                                  0.111    

Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 pl_top_m1/buffer_control_m1/kernel_buffer_control_m1/kernel_fifo_loop[4].kernel_fifo1_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_pl_0  {rise@0.000ns fall@1.875ns period=3.750ns})
  Destination:            pl_top_m1/buffer_control_m1/kernel_buffer_control_m1/kernel_fifo_loop[4].kernel_fifo1_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/PRE
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@1.875ns period=3.750ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.106ns  (logic 0.040ns (37.736%)  route 0.066ns (62.264%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.125ns
    Source Clock Delay      (SCD):    0.977ns
    Clock Pessimism Removal (CPR):    0.133ns
  Clock Net Delay (Source):      0.866ns (routing 0.316ns, distribution 0.550ns)
  Clock Net Delay (Destination): 0.987ns (routing 0.356ns, distribution 0.631ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.094     0.094    system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=1710, routed)        0.866     0.977    pl_top_m1/buffer_control_m1/kernel_buffer_control_m1/kernel_fifo_loop[4].kernel_fifo1_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X10Y76         FDPE                                         r  pl_top_m1/buffer_control_m1/kernel_buffer_control_m1/kernel_fifo_loop[4].kernel_fifo1_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y76         FDPE (Prop_AFF2_SLICEL_C_Q)
                                                      0.040     1.017 f  pl_top_m1/buffer_control_m1/kernel_buffer_control_m1/kernel_fifo_loop[4].kernel_fifo1_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.066     1.083    pl_top_m1/buffer_control_m1/kernel_buffer_control_m1/kernel_fifo_loop[4].kernel_fifo1_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X10Y76         FDPE                                         f  pl_top_m1/buffer_control_m1/kernel_buffer_control_m1/kernel_fifo_loop[4].kernel_fifo1_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=1710, routed)        0.987     1.125    pl_top_m1/buffer_control_m1/kernel_buffer_control_m1/kernel_fifo_loop[4].kernel_fifo1_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X10Y76         FDPE                                         r  pl_top_m1/buffer_control_m1/kernel_buffer_control_m1/kernel_fifo_loop[4].kernel_fifo1_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                         clock pessimism             -0.133     0.992    
    SLICE_X10Y76         FDPE (Remov_HFF2_SLICEL_C_PRE)
                                                     -0.020     0.972    pl_top_m1/buffer_control_m1/kernel_buffer_control_m1/kernel_fifo_loop[4].kernel_fifo1_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg
  -------------------------------------------------------------------
                         required time                         -0.972    
                         arrival time                           1.083    
  -------------------------------------------------------------------
                         slack                                  0.111    

Slack (MET) :             0.112ns  (arrival time - required time)
  Source:                 pl_top_m1/buffer_control_m1/kernel_buffer_control_m1/kernel_fifo_loop[2].kernel_fifo1_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_pl_0  {rise@0.000ns fall@1.875ns period=3.750ns})
  Destination:            pl_top_m1/buffer_control_m1/kernel_buffer_control_m1/kernel_fifo_loop[2].kernel_fifo1_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[7]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@1.875ns period=3.750ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.143ns  (logic 0.041ns (28.671%)  route 0.102ns (71.329%))
  Logic Levels:           0  
  Clock Path Skew:        0.051ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.147ns
    Source Clock Delay      (SCD):    0.998ns
    Clock Pessimism Removal (CPR):    0.098ns
  Clock Net Delay (Source):      0.887ns (routing 0.316ns, distribution 0.571ns)
  Clock Net Delay (Destination): 1.009ns (routing 0.356ns, distribution 0.653ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.094     0.094    system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=1710, routed)        0.887     0.998    pl_top_m1/buffer_control_m1/kernel_buffer_control_m1/kernel_fifo_loop[2].kernel_fifo1_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X20Y76         FDPE                                         r  pl_top_m1/buffer_control_m1/kernel_buffer_control_m1/kernel_fifo_loop[2].kernel_fifo1_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y76         FDPE (Prop_DFF2_SLICEM_C_Q)
                                                      0.041     1.039 f  pl_top_m1/buffer_control_m1/kernel_buffer_control_m1/kernel_fifo_loop[2].kernel_fifo1_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=31, routed)          0.102     1.141    pl_top_m1/buffer_control_m1/kernel_buffer_control_m1/kernel_fifo_loop[2].kernel_fifo1_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X24Y76         FDCE                                         f  pl_top_m1/buffer_control_m1/kernel_buffer_control_m1/kernel_fifo_loop[2].kernel_fifo1_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=1710, routed)        1.009     1.147    pl_top_m1/buffer_control_m1/kernel_buffer_control_m1/kernel_fifo_loop[2].kernel_fifo1_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X24Y76         FDCE                                         r  pl_top_m1/buffer_control_m1/kernel_buffer_control_m1/kernel_fifo_loop[2].kernel_fifo1_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[7]/C
                         clock pessimism             -0.098     1.049    
    SLICE_X24Y76         FDCE (Remov_AFF_SLICEM_C_CLR)
                                                     -0.020     1.029    pl_top_m1/buffer_control_m1/kernel_buffer_control_m1/kernel_fifo_loop[2].kernel_fifo1_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.029    
                         arrival time                           1.141    
  -------------------------------------------------------------------
                         slack                                  0.112    

Slack (MET) :             0.112ns  (arrival time - required time)
  Source:                 pl_top_m1/buffer_control_m1/kernel_buffer_control_m1/kernel_fifo_loop[2].kernel_fifo1_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_pl_0  {rise@0.000ns fall@1.875ns period=3.750ns})
  Destination:            pl_top_m1/buffer_control_m1/kernel_buffer_control_m1/kernel_fifo_loop[2].kernel_fifo1_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[7]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@1.875ns period=3.750ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.143ns  (logic 0.041ns (28.671%)  route 0.102ns (71.329%))
  Logic Levels:           0  
  Clock Path Skew:        0.051ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.147ns
    Source Clock Delay      (SCD):    0.998ns
    Clock Pessimism Removal (CPR):    0.098ns
  Clock Net Delay (Source):      0.887ns (routing 0.316ns, distribution 0.571ns)
  Clock Net Delay (Destination): 1.009ns (routing 0.356ns, distribution 0.653ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.094     0.094    system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=1710, routed)        0.887     0.998    pl_top_m1/buffer_control_m1/kernel_buffer_control_m1/kernel_fifo_loop[2].kernel_fifo1_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X20Y76         FDPE                                         r  pl_top_m1/buffer_control_m1/kernel_buffer_control_m1/kernel_fifo_loop[2].kernel_fifo1_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y76         FDPE (Prop_DFF2_SLICEM_C_Q)
                                                      0.041     1.039 f  pl_top_m1/buffer_control_m1/kernel_buffer_control_m1/kernel_fifo_loop[2].kernel_fifo1_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=31, routed)          0.102     1.141    pl_top_m1/buffer_control_m1/kernel_buffer_control_m1/kernel_fifo_loop[2].kernel_fifo1_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X24Y76         FDCE                                         f  pl_top_m1/buffer_control_m1/kernel_buffer_control_m1/kernel_fifo_loop[2].kernel_fifo1_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=1710, routed)        1.009     1.147    pl_top_m1/buffer_control_m1/kernel_buffer_control_m1/kernel_fifo_loop[2].kernel_fifo1_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X24Y76         FDCE                                         r  pl_top_m1/buffer_control_m1/kernel_buffer_control_m1/kernel_fifo_loop[2].kernel_fifo1_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[7]/C
                         clock pessimism             -0.098     1.049    
    SLICE_X24Y76         FDCE (Remov_AFF2_SLICEM_C_CLR)
                                                     -0.020     1.029    pl_top_m1/buffer_control_m1/kernel_buffer_control_m1/kernel_fifo_loop[2].kernel_fifo1_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.029    
                         arrival time                           1.141    
  -------------------------------------------------------------------
                         slack                                  0.112    





