#-----------------------------------------------------------
# Vivado v2020.1 (64-bit)
# SW Build 2902540 on Wed May 27 19:54:49 MDT 2020
# IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
# Start of session at: Sat Mar  6 21:37:15 2021
# Process ID: 18348
# Current directory: C:/My_Designs/UPIR/design/src/synthesis
# Command line: vivado.exe -mode tcl -source ../synthesis.tcl
# Log file: C:/My_Designs/UPIR/design/src/synthesis/vivado.log
# Journal file: C:/My_Designs/UPIR/design/src/synthesis\vivado.jou
#-----------------------------------------------------------
source ../synthesis.tcl
# read_vhdl -vhdl2008 ../fifo.vhd
# read_vhdl -vhdl2008 ../fork.vhd
# read_vhdl -vhdl2008 ../selector.vhd
# read_vhdl -vhdl2008 ../switch.vhd
# read_vhdl -vhdl2008 ../genericMultistageInterconnectionNetwork.vhd
# read_xdc ../basys3_constraints.xdc
# synth_design -top genericMultistageInterconnectionNetwork -part xc7a35tcpg236-1 -assert 
Command: synth_design -top genericMultistageInterconnectionNetwork -part xc7a35tcpg236-1 -assert
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 14032
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1024.930 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'genericMultistageInterconnectionNetwork' [C:/My_Designs/UPIR/design/src/genericMultistageInterconnectionNetwork.vhd:31]
	Parameter M bound to: 8 - type: integer 
	Parameter messageW bound to: 32 - type: integer 
	Parameter N bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'switch' [C:/My_Designs/UPIR/design/src/switch.vhd:60]
	Parameter dest_code_W bound to: 8 - type: integer 
	Parameter message_W bound to: 32 - type: integer 
	Parameter input_W bound to: 40 - type: integer 
	Parameter N bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module '\fork ' [C:/My_Designs/UPIR/design/src/fork.vhd:52]
	Parameter message_W bound to: 32 - type: integer 
	Parameter dest_code_W bound to: 8 - type: integer 
INFO: [Synth 8-256] done synthesizing module '\fork ' (1#1) [C:/My_Designs/UPIR/design/src/fork.vhd:52]
INFO: [Synth 8-638] synthesizing module 'fifo' [C:/My_Designs/UPIR/design/src/fifo.vhd:25]
	Parameter N bound to: 32 - type: integer 
	Parameter W bound to: 36 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'fifo' (2#1) [C:/My_Designs/UPIR/design/src/fifo.vhd:25]
INFO: [Synth 8-638] synthesizing module 'selector' [C:/My_Designs/UPIR/design/src/selector.vhd:67]
	Parameter dest_code_width bound to: 4 - type: integer 
	Parameter message_width bound to: 32 - type: integer 
	Parameter width_in bound to: 36 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'selector' (3#1) [C:/My_Designs/UPIR/design/src/selector.vhd:67]
INFO: [Synth 8-256] done synthesizing module 'switch' (4#1) [C:/My_Designs/UPIR/design/src/switch.vhd:60]
INFO: [Synth 8-638] synthesizing module 'switch__parameterized0' [C:/My_Designs/UPIR/design/src/switch.vhd:60]
	Parameter dest_code_W bound to: 4 - type: integer 
	Parameter message_W bound to: 32 - type: integer 
	Parameter input_W bound to: 36 - type: integer 
	Parameter N bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'fork__parameterized0' [C:/My_Designs/UPIR/design/src/fork.vhd:52]
	Parameter message_W bound to: 32 - type: integer 
	Parameter dest_code_W bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'fork__parameterized0' (4#1) [C:/My_Designs/UPIR/design/src/fork.vhd:52]
INFO: [Synth 8-638] synthesizing module 'fifo__parameterized0' [C:/My_Designs/UPIR/design/src/fifo.vhd:25]
	Parameter N bound to: 32 - type: integer 
	Parameter W bound to: 34 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'fifo__parameterized0' (4#1) [C:/My_Designs/UPIR/design/src/fifo.vhd:25]
INFO: [Synth 8-638] synthesizing module 'selector__parameterized0' [C:/My_Designs/UPIR/design/src/selector.vhd:67]
	Parameter dest_code_width bound to: 2 - type: integer 
	Parameter message_width bound to: 32 - type: integer 
	Parameter width_in bound to: 34 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'selector__parameterized0' (4#1) [C:/My_Designs/UPIR/design/src/selector.vhd:67]
INFO: [Synth 8-256] done synthesizing module 'switch__parameterized0' (4#1) [C:/My_Designs/UPIR/design/src/switch.vhd:60]
INFO: [Synth 8-638] synthesizing module 'switch__parameterized1' [C:/My_Designs/UPIR/design/src/switch.vhd:60]
	Parameter dest_code_W bound to: 2 - type: integer 
	Parameter message_W bound to: 32 - type: integer 
	Parameter input_W bound to: 34 - type: integer 
	Parameter N bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'fork__parameterized1' [C:/My_Designs/UPIR/design/src/fork.vhd:52]
	Parameter message_W bound to: 32 - type: integer 
	Parameter dest_code_W bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'fork__parameterized1' (4#1) [C:/My_Designs/UPIR/design/src/fork.vhd:52]
INFO: [Synth 8-638] synthesizing module 'fifo__parameterized1' [C:/My_Designs/UPIR/design/src/fifo.vhd:25]
	Parameter N bound to: 32 - type: integer 
	Parameter W bound to: 33 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'fifo__parameterized1' (4#1) [C:/My_Designs/UPIR/design/src/fifo.vhd:25]
INFO: [Synth 8-638] synthesizing module 'selector__parameterized1' [C:/My_Designs/UPIR/design/src/selector.vhd:67]
	Parameter dest_code_width bound to: 1 - type: integer 
	Parameter message_width bound to: 32 - type: integer 
	Parameter width_in bound to: 33 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'selector__parameterized1' (4#1) [C:/My_Designs/UPIR/design/src/selector.vhd:67]
INFO: [Synth 8-256] done synthesizing module 'switch__parameterized1' (4#1) [C:/My_Designs/UPIR/design/src/switch.vhd:60]
INFO: [Synth 8-256] done synthesizing module 'genericMultistageInterconnectionNetwork' (5#1) [C:/My_Designs/UPIR/design/src/genericMultistageInterconnectionNetwork.vhd:31]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 1024.930 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 1024.930 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 1024.930 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.280 . Memory (MB): peak = 1024.930 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/My_Designs/UPIR/design/src/basys3_constraints.xdc]
Finished Parsing XDC File [C:/My_Designs/UPIR/design/src/basys3_constraints.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/My_Designs/UPIR/design/src/basys3_constraints.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/genericMultistageInterconnectionNetwork_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/genericMultistageInterconnectionNetwork_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1066.438 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.044 . Memory (MB): peak = 1066.438 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:22 ; elapsed = 00:00:24 . Memory (MB): peak = 1066.438 ; gain = 41.508
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:22 ; elapsed = 00:00:24 . Memory (MB): peak = 1066.438 ; gain = 41.508
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:22 ; elapsed = 00:00:24 . Memory (MB): peak = 1066.438 ; gain = 41.508
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:23 ; elapsed = 00:00:25 . Memory (MB): peak = 1066.438 ; gain = 41.508
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input    6 Bit       Adders := 48    
	   2 Input    5 Bit       Adders := 96    
+---Registers : 
	               36 Bit    Registers := 16    
	               34 Bit    Registers := 16    
	               33 Bit    Registers := 16    
	                6 Bit    Registers := 48    
	                5 Bit    Registers := 48    
	                1 Bit    Registers := 96    
+---RAMs : 
	               1K Bit	(32 X 36 bit)          RAMs := 16    
	               1K Bit	(32 X 34 bit)          RAMs := 16    
	               1K Bit	(32 X 33 bit)          RAMs := 16    
+---Muxes : 
	   2 Input   32 Bit        Muxes := 24    
	   3 Input   32 Bit        Muxes := 24    
	   2 Input    5 Bit        Muxes := 144   
	   2 Input    4 Bit        Muxes := 8     
	   3 Input    4 Bit        Muxes := 8     
	   2 Input    2 Bit        Muxes := 56    
	   3 Input    2 Bit        Muxes := 8     
	   2 Input    1 Bit        Muxes := 152   
	   3 Input    1 Bit        Muxes := 8     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:34 ; elapsed = 00:00:36 . Memory (MB): peak = 1066.438 ; gain = 41.508
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM: Preliminary Mapping	Report (see note below)
+------------------------+-------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name             | RTL Object              | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+------------------------+-------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|switch:                 | fifo_upper_0/memory_reg | 32 x 36(READ_FIRST)    | W |   | 32 x 36(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|switch:                 | fifo_upper_1/memory_reg | 32 x 36(READ_FIRST)    | W |   | 32 x 36(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|switch:                 | fifo_lower_0/memory_reg | 32 x 36(READ_FIRST)    | W |   | 32 x 36(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|switch:                 | fifo_lower_1/memory_reg | 32 x 36(READ_FIRST)    | W |   | 32 x 36(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|switch:                 | fifo_upper_0/memory_reg | 32 x 36(READ_FIRST)    | W |   | 32 x 36(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|switch:                 | fifo_upper_1/memory_reg | 32 x 36(READ_FIRST)    | W |   | 32 x 36(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|switch:                 | fifo_lower_0/memory_reg | 32 x 36(READ_FIRST)    | W |   | 32 x 36(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|switch:                 | fifo_lower_1/memory_reg | 32 x 36(READ_FIRST)    | W |   | 32 x 36(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|switch:                 | fifo_upper_0/memory_reg | 32 x 36(READ_FIRST)    | W |   | 32 x 36(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|switch:                 | fifo_upper_1/memory_reg | 32 x 36(READ_FIRST)    | W |   | 32 x 36(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|switch:                 | fifo_lower_0/memory_reg | 32 x 36(READ_FIRST)    | W |   | 32 x 36(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|switch:                 | fifo_lower_1/memory_reg | 32 x 36(READ_FIRST)    | W |   | 32 x 36(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|switch:                 | fifo_upper_0/memory_reg | 32 x 36(READ_FIRST)    | W |   | 32 x 36(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|switch:                 | fifo_upper_1/memory_reg | 32 x 36(READ_FIRST)    | W |   | 32 x 36(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|switch:                 | fifo_lower_0/memory_reg | 32 x 36(READ_FIRST)    | W |   | 32 x 36(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|switch:                 | fifo_lower_1/memory_reg | 32 x 36(READ_FIRST)    | W |   | 32 x 36(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|switch__parameterized0: | fifo_upper_0/memory_reg | 32 x 34(READ_FIRST)    | W |   | 32 x 34(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|switch__parameterized0: | fifo_upper_1/memory_reg | 32 x 34(READ_FIRST)    | W |   | 32 x 34(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|switch__parameterized0: | fifo_lower_0/memory_reg | 32 x 34(READ_FIRST)    | W |   | 32 x 34(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|switch__parameterized0: | fifo_lower_1/memory_reg | 32 x 34(READ_FIRST)    | W |   | 32 x 34(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|switch__parameterized0: | fifo_upper_0/memory_reg | 32 x 34(READ_FIRST)    | W |   | 32 x 34(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|switch__parameterized0: | fifo_upper_1/memory_reg | 32 x 34(READ_FIRST)    | W |   | 32 x 34(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|switch__parameterized0: | fifo_lower_0/memory_reg | 32 x 34(READ_FIRST)    | W |   | 32 x 34(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|switch__parameterized0: | fifo_lower_1/memory_reg | 32 x 34(READ_FIRST)    | W |   | 32 x 34(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|switch__parameterized0: | fifo_upper_0/memory_reg | 32 x 34(READ_FIRST)    | W |   | 32 x 34(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|switch__parameterized0: | fifo_upper_1/memory_reg | 32 x 34(READ_FIRST)    | W |   | 32 x 34(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|switch__parameterized0: | fifo_lower_0/memory_reg | 32 x 34(READ_FIRST)    | W |   | 32 x 34(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|switch__parameterized0: | fifo_lower_1/memory_reg | 32 x 34(READ_FIRST)    | W |   | 32 x 34(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|switch__parameterized0: | fifo_upper_0/memory_reg | 32 x 34(READ_FIRST)    | W |   | 32 x 34(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|switch__parameterized0: | fifo_upper_1/memory_reg | 32 x 34(READ_FIRST)    | W |   | 32 x 34(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|switch__parameterized0: | fifo_lower_0/memory_reg | 32 x 34(READ_FIRST)    | W |   | 32 x 34(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|switch__parameterized0: | fifo_lower_1/memory_reg | 32 x 34(READ_FIRST)    | W |   | 32 x 34(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|switch__parameterized1: | fifo_upper_0/memory_reg | 32 x 33(READ_FIRST)    | W |   | 32 x 33(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|switch__parameterized1: | fifo_upper_1/memory_reg | 32 x 33(READ_FIRST)    | W |   | 32 x 33(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|switch__parameterized1: | fifo_lower_0/memory_reg | 32 x 33(READ_FIRST)    | W |   | 32 x 33(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|switch__parameterized1: | fifo_lower_1/memory_reg | 32 x 33(READ_FIRST)    | W |   | 32 x 33(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|switch__parameterized1: | fifo_upper_0/memory_reg | 32 x 33(READ_FIRST)    | W |   | 32 x 33(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|switch__parameterized1: | fifo_upper_1/memory_reg | 32 x 33(READ_FIRST)    | W |   | 32 x 33(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|switch__parameterized1: | fifo_lower_0/memory_reg | 32 x 33(READ_FIRST)    | W |   | 32 x 33(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|switch__parameterized1: | fifo_lower_1/memory_reg | 32 x 33(READ_FIRST)    | W |   | 32 x 33(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|switch__parameterized1: | fifo_upper_0/memory_reg | 32 x 33(READ_FIRST)    | W |   | 32 x 33(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|switch__parameterized1: | fifo_upper_1/memory_reg | 32 x 33(READ_FIRST)    | W |   | 32 x 33(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|switch__parameterized1: | fifo_lower_0/memory_reg | 32 x 33(READ_FIRST)    | W |   | 32 x 33(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|switch__parameterized1: | fifo_lower_1/memory_reg | 32 x 33(READ_FIRST)    | W |   | 32 x 33(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|switch__parameterized1: | fifo_upper_0/memory_reg | 32 x 33(READ_FIRST)    | W |   | 32 x 33(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|switch__parameterized1: | fifo_upper_1/memory_reg | 32 x 33(READ_FIRST)    | W |   | 32 x 33(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|switch__parameterized1: | fifo_lower_0/memory_reg | 32 x 33(READ_FIRST)    | W |   | 32 x 33(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|switch__parameterized1: | fifo_lower_1/memory_reg | 32 x 33(READ_FIRST)    | W |   | 32 x 33(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
+------------------------+-------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

Note: The table above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:46 ; elapsed = 00:00:48 . Memory (MB): peak = 1066.438 ; gain = 41.508
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:50 ; elapsed = 00:00:52 . Memory (MB): peak = 1070.094 ; gain = 45.164
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM: Final Mapping	Report
+------------------------+-------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name             | RTL Object              | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+------------------------+-------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|switch:                 | fifo_upper_0/memory_reg | 32 x 36(READ_FIRST)    | W |   | 32 x 36(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|switch:                 | fifo_upper_1/memory_reg | 32 x 36(READ_FIRST)    | W |   | 32 x 36(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|switch:                 | fifo_lower_0/memory_reg | 32 x 36(READ_FIRST)    | W |   | 32 x 36(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|switch:                 | fifo_lower_1/memory_reg | 32 x 36(READ_FIRST)    | W |   | 32 x 36(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|switch:                 | fifo_upper_0/memory_reg | 32 x 36(READ_FIRST)    | W |   | 32 x 36(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|switch:                 | fifo_upper_1/memory_reg | 32 x 36(READ_FIRST)    | W |   | 32 x 36(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|switch:                 | fifo_lower_0/memory_reg | 32 x 36(READ_FIRST)    | W |   | 32 x 36(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|switch:                 | fifo_lower_1/memory_reg | 32 x 36(READ_FIRST)    | W |   | 32 x 36(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|switch:                 | fifo_upper_0/memory_reg | 32 x 36(READ_FIRST)    | W |   | 32 x 36(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|switch:                 | fifo_upper_1/memory_reg | 32 x 36(READ_FIRST)    | W |   | 32 x 36(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|switch:                 | fifo_lower_0/memory_reg | 32 x 36(READ_FIRST)    | W |   | 32 x 36(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|switch:                 | fifo_lower_1/memory_reg | 32 x 36(READ_FIRST)    | W |   | 32 x 36(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|switch:                 | fifo_upper_0/memory_reg | 32 x 36(READ_FIRST)    | W |   | 32 x 36(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|switch:                 | fifo_upper_1/memory_reg | 32 x 36(READ_FIRST)    | W |   | 32 x 36(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|switch:                 | fifo_lower_0/memory_reg | 32 x 36(READ_FIRST)    | W |   | 32 x 36(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|switch:                 | fifo_lower_1/memory_reg | 32 x 36(READ_FIRST)    | W |   | 32 x 36(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|switch__parameterized0: | fifo_upper_0/memory_reg | 32 x 34(READ_FIRST)    | W |   | 32 x 34(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|switch__parameterized0: | fifo_upper_1/memory_reg | 32 x 34(READ_FIRST)    | W |   | 32 x 34(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|switch__parameterized0: | fifo_lower_0/memory_reg | 32 x 34(READ_FIRST)    | W |   | 32 x 34(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|switch__parameterized0: | fifo_lower_1/memory_reg | 32 x 34(READ_FIRST)    | W |   | 32 x 34(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|switch__parameterized0: | fifo_upper_0/memory_reg | 32 x 34(READ_FIRST)    | W |   | 32 x 34(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|switch__parameterized0: | fifo_upper_1/memory_reg | 32 x 34(READ_FIRST)    | W |   | 32 x 34(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|switch__parameterized0: | fifo_lower_0/memory_reg | 32 x 34(READ_FIRST)    | W |   | 32 x 34(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|switch__parameterized0: | fifo_lower_1/memory_reg | 32 x 34(READ_FIRST)    | W |   | 32 x 34(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|switch__parameterized0: | fifo_upper_0/memory_reg | 32 x 34(READ_FIRST)    | W |   | 32 x 34(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|switch__parameterized0: | fifo_upper_1/memory_reg | 32 x 34(READ_FIRST)    | W |   | 32 x 34(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|switch__parameterized0: | fifo_lower_0/memory_reg | 32 x 34(READ_FIRST)    | W |   | 32 x 34(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|switch__parameterized0: | fifo_lower_1/memory_reg | 32 x 34(READ_FIRST)    | W |   | 32 x 34(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|switch__parameterized0: | fifo_upper_0/memory_reg | 32 x 34(READ_FIRST)    | W |   | 32 x 34(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|switch__parameterized0: | fifo_upper_1/memory_reg | 32 x 34(READ_FIRST)    | W |   | 32 x 34(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|switch__parameterized0: | fifo_lower_0/memory_reg | 32 x 34(READ_FIRST)    | W |   | 32 x 34(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|switch__parameterized0: | fifo_lower_1/memory_reg | 32 x 34(READ_FIRST)    | W |   | 32 x 34(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|switch__parameterized1: | fifo_upper_0/memory_reg | 32 x 33(READ_FIRST)    | W |   | 32 x 33(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|switch__parameterized1: | fifo_upper_1/memory_reg | 32 x 33(READ_FIRST)    | W |   | 32 x 33(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|switch__parameterized1: | fifo_lower_0/memory_reg | 32 x 33(READ_FIRST)    | W |   | 32 x 33(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|switch__parameterized1: | fifo_lower_1/memory_reg | 32 x 33(READ_FIRST)    | W |   | 32 x 33(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|switch__parameterized1: | fifo_upper_0/memory_reg | 32 x 33(READ_FIRST)    | W |   | 32 x 33(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|switch__parameterized1: | fifo_upper_1/memory_reg | 32 x 33(READ_FIRST)    | W |   | 32 x 33(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|switch__parameterized1: | fifo_lower_0/memory_reg | 32 x 33(READ_FIRST)    | W |   | 32 x 33(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|switch__parameterized1: | fifo_lower_1/memory_reg | 32 x 33(READ_FIRST)    | W |   | 32 x 33(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|switch__parameterized1: | fifo_upper_0/memory_reg | 32 x 33(READ_FIRST)    | W |   | 32 x 33(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|switch__parameterized1: | fifo_upper_1/memory_reg | 32 x 33(READ_FIRST)    | W |   | 32 x 33(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|switch__parameterized1: | fifo_lower_0/memory_reg | 32 x 33(READ_FIRST)    | W |   | 32 x 33(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|switch__parameterized1: | fifo_lower_1/memory_reg | 32 x 33(READ_FIRST)    | W |   | 32 x 33(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|switch__parameterized1: | fifo_upper_0/memory_reg | 32 x 33(READ_FIRST)    | W |   | 32 x 33(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|switch__parameterized1: | fifo_upper_1/memory_reg | 32 x 33(READ_FIRST)    | W |   | 32 x 33(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|switch__parameterized1: | fifo_lower_0/memory_reg | 32 x 33(READ_FIRST)    | W |   | 32 x 33(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|switch__parameterized1: | fifo_lower_1/memory_reg | 32 x 33(READ_FIRST)    | W |   | 32 x 33(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
+------------------------+-------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-7052] The timing for the instance Stage_gen[0].Block_gen[0].Switch_gen[0].Switch_top.st/fifo_upper_0/memory_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance Stage_gen[0].Block_gen[0].Switch_gen[0].Switch_top.st/fifo_upper_1/memory_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance Stage_gen[0].Block_gen[0].Switch_gen[0].Switch_top.st/fifo_lower_0/memory_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance Stage_gen[0].Block_gen[0].Switch_gen[0].Switch_top.st/fifo_lower_1/memory_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance Stage_gen[0].Block_gen[0].Switch_gen[1].Switch_top.st/fifo_upper_0/memory_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance Stage_gen[0].Block_gen[0].Switch_gen[1].Switch_top.st/fifo_upper_1/memory_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance Stage_gen[0].Block_gen[0].Switch_gen[1].Switch_top.st/fifo_lower_0/memory_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance Stage_gen[0].Block_gen[0].Switch_gen[1].Switch_top.st/fifo_lower_1/memory_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance Stage_gen[0].Block_gen[0].Switch_gen[2].Switch_bottom.sb/fifo_upper_0/memory_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance Stage_gen[0].Block_gen[0].Switch_gen[2].Switch_bottom.sb/fifo_upper_1/memory_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance Stage_gen[0].Block_gen[0].Switch_gen[2].Switch_bottom.sb/fifo_lower_0/memory_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance Stage_gen[0].Block_gen[0].Switch_gen[2].Switch_bottom.sb/fifo_lower_1/memory_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance Stage_gen[0].Block_gen[0].Switch_gen[3].Switch_bottom.sb/fifo_upper_0/memory_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance Stage_gen[0].Block_gen[0].Switch_gen[3].Switch_bottom.sb/fifo_upper_1/memory_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance Stage_gen[0].Block_gen[0].Switch_gen[3].Switch_bottom.sb/fifo_lower_0/memory_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance Stage_gen[0].Block_gen[0].Switch_gen[3].Switch_bottom.sb/fifo_lower_1/memory_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance Stage_gen[1].Block_gen[0].Switch_gen[0].Switch_top.st/fifo_upper_0/memory_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance Stage_gen[1].Block_gen[0].Switch_gen[0].Switch_top.st/fifo_upper_1/memory_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance Stage_gen[1].Block_gen[0].Switch_gen[0].Switch_top.st/fifo_lower_0/memory_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance Stage_gen[1].Block_gen[0].Switch_gen[0].Switch_top.st/fifo_lower_1/memory_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance Stage_gen[1].Block_gen[0].Switch_gen[1].Switch_bottom.sb/fifo_upper_0/memory_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance Stage_gen[1].Block_gen[0].Switch_gen[1].Switch_bottom.sb/fifo_upper_1/memory_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance Stage_gen[1].Block_gen[0].Switch_gen[1].Switch_bottom.sb/fifo_lower_0/memory_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance Stage_gen[1].Block_gen[0].Switch_gen[1].Switch_bottom.sb/fifo_lower_1/memory_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance Stage_gen[1].Block_gen[1].Switch_gen[0].Switch_top.st/fifo_upper_0/memory_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance Stage_gen[1].Block_gen[1].Switch_gen[0].Switch_top.st/fifo_upper_1/memory_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance Stage_gen[1].Block_gen[1].Switch_gen[0].Switch_top.st/fifo_lower_0/memory_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance Stage_gen[1].Block_gen[1].Switch_gen[0].Switch_top.st/fifo_lower_1/memory_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance Stage_gen[1].Block_gen[1].Switch_gen[1].Switch_bottom.sb/fifo_upper_0/memory_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance Stage_gen[1].Block_gen[1].Switch_gen[1].Switch_bottom.sb/fifo_upper_1/memory_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance Stage_gen[1].Block_gen[1].Switch_gen[1].Switch_bottom.sb/fifo_lower_0/memory_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance Stage_gen[1].Block_gen[1].Switch_gen[1].Switch_bottom.sb/fifo_lower_1/memory_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance Stage_gen[2].Block_gen[0].Switch_gen[0].Switch_top.st/fifo_upper_0/memory_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance Stage_gen[2].Block_gen[0].Switch_gen[0].Switch_top.st/fifo_upper_1/memory_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance Stage_gen[2].Block_gen[0].Switch_gen[0].Switch_top.st/fifo_lower_0/memory_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance Stage_gen[2].Block_gen[0].Switch_gen[0].Switch_top.st/fifo_lower_1/memory_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance Stage_gen[2].Block_gen[1].Switch_gen[0].Switch_top.st/fifo_upper_0/memory_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance Stage_gen[2].Block_gen[1].Switch_gen[0].Switch_top.st/fifo_upper_1/memory_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance Stage_gen[2].Block_gen[1].Switch_gen[0].Switch_top.st/fifo_lower_0/memory_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance Stage_gen[2].Block_gen[1].Switch_gen[0].Switch_top.st/fifo_lower_1/memory_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance Stage_gen[2].Block_gen[2].Switch_gen[0].Switch_top.st/fifo_upper_0/memory_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance Stage_gen[2].Block_gen[2].Switch_gen[0].Switch_top.st/fifo_upper_1/memory_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance Stage_gen[2].Block_gen[2].Switch_gen[0].Switch_top.st/fifo_lower_0/memory_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance Stage_gen[2].Block_gen[2].Switch_gen[0].Switch_top.st/fifo_lower_1/memory_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance Stage_gen[2].Block_gen[3].Switch_gen[0].Switch_top.st/fifo_upper_0/memory_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance Stage_gen[2].Block_gen[3].Switch_gen[0].Switch_top.st/fifo_upper_1/memory_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance Stage_gen[2].Block_gen[3].Switch_gen[0].Switch_top.st/fifo_lower_0/memory_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance Stage_gen[2].Block_gen[3].Switch_gen[0].Switch_top.st/fifo_lower_1/memory_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:53 ; elapsed = 00:00:55 . Memory (MB): peak = 1126.488 ; gain = 101.559
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:59 ; elapsed = 00:01:01 . Memory (MB): peak = 1133.055 ; gain = 108.125
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:59 ; elapsed = 00:01:01 . Memory (MB): peak = 1133.055 ; gain = 108.125
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:00 ; elapsed = 00:01:02 . Memory (MB): peak = 1133.055 ; gain = 108.125
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:00 ; elapsed = 00:01:02 . Memory (MB): peak = 1133.055 ; gain = 108.125
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:00 ; elapsed = 00:01:02 . Memory (MB): peak = 1133.074 ; gain = 108.145
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:00 ; elapsed = 00:01:02 . Memory (MB): peak = 1133.074 ; gain = 108.145
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |BUFG     |     1|
|2     |LUT1     |   180|
|3     |LUT2     |   233|
|4     |LUT3     |   265|
|5     |LUT4     |   603|
|6     |LUT5     |   827|
|7     |LUT6     |   341|
|8     |RAMB18E1 |    48|
|9     |FDRE     |  1032|
|10    |FDSE     |    24|
|11    |IBUF     |   338|
|12    |OBUF     |   272|
+------+---------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:00 ; elapsed = 00:01:03 . Memory (MB): peak = 1133.074 ; gain = 108.145
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:45 ; elapsed = 00:00:57 . Memory (MB): peak = 1133.074 ; gain = 66.637
Synthesis Optimization Complete : Time (s): cpu = 00:01:00 ; elapsed = 00:01:03 . Memory (MB): peak = 1133.074 ; gain = 108.145
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.210 . Memory (MB): peak = 1133.074 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 48 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [C:/My_Designs/UPIR/design/src/basys3_constraints.xdc]
Finished Parsing XDC File [C:/My_Designs/UPIR/design/src/basys3_constraints.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1133.074 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
89 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:12 ; elapsed = 00:01:28 . Memory (MB): peak = 1133.074 ; gain = 108.145
# report_utilization -file monrapport.txt
Vivado% quit
INFO: [Common 17-206] Exiting Vivado at Sat Mar  6 21:48:51 2021...
