Vivado Simulator v2025.1.0
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
Running: G:/Xilinx/2025.1/Vivado/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_11 -L fifo_generator_v13_2_13 -L uvm -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot audiomodule_behav xil_defaultlib.audiomodule xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-5021] port 'm_axi_arlock' is not connected on this instance [D:/repos/sandpiper_hw/sandpiper.srcs/sources_1/new/audiomodule.v:100]
WARNING: [VRFC 10-5021] port 'm_axi_arlock' is not connected on this instance [D:/repos/sandpiper_hw/sandpiper.srcs/sources_1/new/audiocore.sv:119]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package synopsys.attributes
Compiling package ieee.std_logic_misc
Compiling package fifo_generator_v13_2_13.fifo_generator_v13_2_13_pkg
Compiling package xpm.vcomponents
Compiling package ieee.numeric_std
Compiling package unisim.vcomponents
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling architecture amd of entity fifo_generator_v13_2_13.reset_builtin [\reset_builtin(c_has_int_clk=0)\]
Compiling architecture ff36_internal_vhdl_v of entity unisim.FF36_INTERNAL_VHDL [\FF36_INTERNAL_VHDL(almost_full_...]
Compiling architecture fifo36e1_v of entity unisim.FIFO36E1 [\FIFO36E1(almost_full_offset="00...]
Compiling architecture amd of entity fifo_generator_v13_2_13.builtin_prim_v6 [\builtin_prim_v6(c_family="7SERI...]
Compiling architecture amd of entity fifo_generator_v13_2_13.builtin_extdepth_v6 [\builtin_extdepth_v6(c_family="7...]
Compiling architecture amd of entity fifo_generator_v13_2_13.builtin_top_v6 [\builtin_top_v6(c_family="7SERIE...]
Compiling architecture amd of entity fifo_generator_v13_2_13.input_blk [\input_blk(c_din_width=32,c_pktf...]
Compiling architecture amd of entity fifo_generator_v13_2_13.output_blk [\output_blk(c_dout_width=32,c_pk...]
Compiling architecture amd of entity fifo_generator_v13_2_13.fifo_generator_v13_2_13_builtin [\fifo_generator_v13_2_13_builtin...]
Compiling architecture amd of entity fifo_generator_v13_2_13.fifo_generator_top [\fifo_generator_top(c_family="vi...]
Compiling architecture amd of entity fifo_generator_v13_2_13.fifo_generator_v13_2_13_synth [\fifo_generator_v13_2_13_synth(c...]
Compiling module xil_defaultlib.cmdfifo
Compiling module xil_defaultlib.commandqueue
Compiling module unisims_ver.DSP48E1(ADREG=0,DREG=0,MREG=0,US...
Compiling module unimacro_ver.COUNTER_LOAD_MACRO(DEVICE="7SERI...
Compiling module unisims_ver.BUFG
Compiling module blk_mem_gen_v8_4_11.blk_mem_gen_v8_4_11_output_stage...
Compiling module blk_mem_gen_v8_4_11.blk_mem_gen_v8_4_11_output_stage...
Compiling module blk_mem_gen_v8_4_11.blk_mem_gen_v8_4_11_softecc_outp...
Compiling module blk_mem_gen_v8_4_11.blk_mem_gen_v8_4_11_mem_module(C...
Compiling module blk_mem_gen_v8_4_11.blk_mem_gen_v8_4_11(C_FAMILY="zy...
Compiling module xil_defaultlib.samplemem
Compiling module xil_defaultlib.audiocore
Compiling module xil_defaultlib.audiomodule
Compiling module xil_defaultlib.glbl
Built simulation snapshot audiomodule_behav
