CC_RB_BACKEND_DISABLE__BACKEND_DISABLE_MASK,VAR_0
GC_USER_RB_BACKEND_DISABLE__BACKEND_DISABLE__SHIFT,VAR_1
RREG32,FUNC_0
amdgpu_gfx_create_bitmask,FUNC_1
mmCC_RB_BACKEND_DISABLE,VAR_2
mmGC_USER_RB_BACKEND_DISABLE,VAR_3
gfx_v7_0_get_rb_active_bitmap,FUNC_2
adev,VAR_4
data,VAR_5
mask,VAR_6
