Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.1 (win64) Build 2188600 Wed Apr  4 18:40:38 MDT 2018
| Date         : Sun Jan 19 16:32:36 2020
| Host         : David-NTU-Desktop running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file prng_timing_summary_routed.rpt -pb prng_timing_summary_routed.pb -rpx prng_timing_summary_routed.rpx -warn_on_violation
| Design       : prng
| Device       : 7a15t-fgg484
| Speed File   : -1  PRODUCTION 1.21 2018-02-08
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 99 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 97 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.119        0.000                      0                  600        0.137        0.000                      0                  600        1.520        0.000                       0                   321  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)         Period(ns)      Frequency(MHz)
-----  ------------         ----------      --------------
clk    {0.000 2.500}        5.000           200.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                 0.119        0.000                      0                  600        0.137        0.000                      0                  600        1.520        0.000                       0                   321  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        0.119ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.137ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.520ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.119ns  (required time - arrival time)
  Source:                 f_perm_busy_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            f_permutation_/out_reg[155]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        4.791ns  (logic 0.952ns (19.870%)  route 3.839ns (80.130%))
  Logic Levels:           4  (LUT5=1 LUT6=3)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.600ns = ( 9.600 - 5.000 ) 
    Source Clock Delay      (SCD):    4.974ns
    Clock Pessimism Removal (CPR):    0.336ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    B17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    B17                  IBUF (Prop_ibuf_I_O)         0.981     0.981 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.273     3.254    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.350 r  clk_IBUF_BUFG_inst/O
                         net (fo=320, routed)         1.624     4.974    clk_IBUF_BUFG
    SLICE_X59Y51         FDRE                                         r  f_perm_busy_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y51         FDRE (Prop_fdre_C_Q)         0.456     5.430 r  f_perm_busy_reg/Q
                         net (fo=102, routed)         0.989     6.419    f_permutation_/f_perm_busy
    SLICE_X58Y52         LUT6 (Prop_lut6_I0_O)        0.124     6.543 r  f_permutation_/out[74]_i_3/O
                         net (fo=4, routed)           0.577     7.121    f_permutation_/out[74]_i_3_n_0
    SLICE_X61Y52         LUT5 (Prop_lut5_I0_O)        0.124     7.245 r  f_permutation_/out[194]_i_7/O
                         net (fo=2, routed)           0.803     8.047    f_permutation_/out[194]_i_7_n_0
    SLICE_X63Y51         LUT6 (Prop_lut6_I5_O)        0.124     8.171 r  f_permutation_/out[181]_i_2/O
                         net (fo=15, routed)          0.858     9.029    f_permutation_/out[181]_i_2_n_0
    SLICE_X64Y51         LUT6 (Prop_lut6_I2_O)        0.124     9.153 r  f_permutation_/out[155]_i_1/O
                         net (fo=2, routed)           0.612     9.765    f_permutation_/round_out[155]
    SLICE_X64Y51         FDRE                                         r  f_permutation_/out_reg[155]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.000     5.000 r  
    B17                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    B17                  IBUF (Prop_ibuf_I_O)         0.847     5.847 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.155     8.002    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.093 r  clk_IBUF_BUFG_inst/O
                         net (fo=320, routed)         1.507     9.600    f_permutation_/clk_IBUF_BUFG
    SLICE_X64Y51         FDRE                                         r  f_permutation_/out_reg[155]/C
                         clock pessimism              0.336     9.936    
                         clock uncertainty           -0.035     9.901    
    SLICE_X64Y51         FDRE (Setup_fdre_C_D)       -0.016     9.885    f_permutation_/out_reg[155]
  -------------------------------------------------------------------
                         required time                          9.885    
                         arrival time                          -9.765    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.128ns  (required time - arrival time)
  Source:                 f_perm_busy_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            f_permutation_/out_reg[140]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        4.674ns  (logic 0.828ns (17.716%)  route 3.846ns (82.284%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.101ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.616ns = ( 9.616 - 5.000 ) 
    Source Clock Delay      (SCD):    4.974ns
    Clock Pessimism Removal (CPR):    0.257ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    B17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    B17                  IBUF (Prop_ibuf_I_O)         0.981     0.981 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.273     3.254    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.350 r  clk_IBUF_BUFG_inst/O
                         net (fo=320, routed)         1.624     4.974    clk_IBUF_BUFG
    SLICE_X59Y51         FDRE                                         r  f_perm_busy_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y51         FDRE (Prop_fdre_C_Q)         0.456     5.430 r  f_perm_busy_reg/Q
                         net (fo=102, routed)         1.375     6.805    f_permutation_/f_perm_busy
    SLICE_X60Y44         LUT6 (Prop_lut6_I0_O)        0.124     6.929 r  f_permutation_/out[157]_i_3/O
                         net (fo=6, routed)           0.819     7.748    f_permutation_/out[157]_i_3_n_0
    SLICE_X62Y52         LUT6 (Prop_lut6_I2_O)        0.124     7.872 r  f_permutation_/out[169]_i_2/O
                         net (fo=14, routed)          0.846     8.718    f_permutation_/out[169]_i_2_n_0
    SLICE_X63Y47         LUT6 (Prop_lut6_I1_O)        0.124     8.842 r  f_permutation_/out[140]_i_1/O
                         net (fo=2, routed)           0.806     9.648    f_permutation_/round_out[140]
    SLICE_X63Y47         FDRE                                         r  f_permutation_/out_reg[140]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.000     5.000 r  
    B17                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    B17                  IBUF (Prop_ibuf_I_O)         0.847     5.847 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.155     8.002    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.093 r  clk_IBUF_BUFG_inst/O
                         net (fo=320, routed)         1.523     9.616    f_permutation_/clk_IBUF_BUFG
    SLICE_X63Y47         FDRE                                         r  f_permutation_/out_reg[140]_lopt_replica/C
                         clock pessimism              0.257     9.873    
                         clock uncertainty           -0.035     9.838    
    SLICE_X63Y47         FDRE (Setup_fdre_C_D)       -0.062     9.776    f_permutation_/out_reg[140]_lopt_replica
  -------------------------------------------------------------------
                         required time                          9.776    
                         arrival time                          -9.648    
  -------------------------------------------------------------------
                         slack                                  0.128    

Slack (MET) :             0.155ns  (required time - arrival time)
  Source:                 f_perm_busy_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            f_permutation_/out_reg[147]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        4.682ns  (logic 0.952ns (20.335%)  route 3.730ns (79.665%))
  Logic Levels:           4  (LUT5=1 LUT6=3)
  Clock Path Skew:        -0.101ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.616ns = ( 9.616 - 5.000 ) 
    Source Clock Delay      (SCD):    4.974ns
    Clock Pessimism Removal (CPR):    0.257ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    B17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    B17                  IBUF (Prop_ibuf_I_O)         0.981     0.981 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.273     3.254    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.350 r  clk_IBUF_BUFG_inst/O
                         net (fo=320, routed)         1.624     4.974    clk_IBUF_BUFG
    SLICE_X59Y51         FDRE                                         r  f_perm_busy_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y51         FDRE (Prop_fdre_C_Q)         0.456     5.430 r  f_perm_busy_reg/Q
                         net (fo=102, routed)         0.989     6.419    f_permutation_/f_perm_busy
    SLICE_X58Y52         LUT6 (Prop_lut6_I0_O)        0.124     6.543 r  f_permutation_/out[74]_i_3/O
                         net (fo=4, routed)           0.577     7.121    f_permutation_/out[74]_i_3_n_0
    SLICE_X61Y52         LUT5 (Prop_lut5_I0_O)        0.124     7.245 r  f_permutation_/out[194]_i_7/O
                         net (fo=2, routed)           0.648     7.893    f_permutation_/out[194]_i_7_n_0
    SLICE_X63Y45         LUT6 (Prop_lut6_I5_O)        0.124     8.017 r  f_permutation_/out[194]_i_4/O
                         net (fo=15, routed)          0.872     8.889    f_permutation_/out[194]_i_4_n_0
    SLICE_X60Y49         LUT6 (Prop_lut6_I4_O)        0.124     9.013 r  f_permutation_/out[147]_i_1/O
                         net (fo=2, routed)           0.643     9.656    f_permutation_/round_out[147]
    SLICE_X64Y48         FDRE                                         r  f_permutation_/out_reg[147]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.000     5.000 r  
    B17                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    B17                  IBUF (Prop_ibuf_I_O)         0.847     5.847 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.155     8.002    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.093 r  clk_IBUF_BUFG_inst/O
                         net (fo=320, routed)         1.523     9.616    f_permutation_/clk_IBUF_BUFG
    SLICE_X64Y48         FDRE                                         r  f_permutation_/out_reg[147]/C
                         clock pessimism              0.257     9.873    
                         clock uncertainty           -0.035     9.838    
    SLICE_X64Y48         FDRE (Setup_fdre_C_D)       -0.028     9.810    f_permutation_/out_reg[147]
  -------------------------------------------------------------------
                         required time                          9.810    
                         arrival time                          -9.656    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.247ns  (required time - arrival time)
  Source:                 f_perm_busy_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            f_permutation_/out_reg[134]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        4.554ns  (logic 0.952ns (20.907%)  route 3.602ns (79.093%))
  Logic Levels:           4  (LUT5=1 LUT6=3)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.614ns = ( 9.614 - 5.000 ) 
    Source Clock Delay      (SCD):    4.974ns
    Clock Pessimism Removal (CPR):    0.257ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    B17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    B17                  IBUF (Prop_ibuf_I_O)         0.981     0.981 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.273     3.254    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.350 r  clk_IBUF_BUFG_inst/O
                         net (fo=320, routed)         1.624     4.974    clk_IBUF_BUFG
    SLICE_X59Y51         FDRE                                         r  f_perm_busy_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y51         FDRE (Prop_fdre_C_Q)         0.456     5.430 r  f_perm_busy_reg/Q
                         net (fo=102, routed)         1.213     6.643    f_permutation_/f_perm_busy
    SLICE_X60Y51         LUT6 (Prop_lut6_I0_O)        0.124     6.767 r  f_permutation_/out[197]_i_5/O
                         net (fo=4, routed)           0.620     7.387    f_permutation_/out[197]_i_5_n_0
    SLICE_X60Y50         LUT5 (Prop_lut5_I0_O)        0.124     7.511 r  f_permutation_/out[196]_i_8/O
                         net (fo=2, routed)           0.446     7.957    f_permutation_/out[196]_i_8_n_0
    SLICE_X61Y51         LUT6 (Prop_lut6_I5_O)        0.124     8.081 r  f_permutation_/out[196]_i_6/O
                         net (fo=15, routed)          0.991     9.073    f_permutation_/out[196]_i_6_n_0
    SLICE_X60Y47         LUT6 (Prop_lut6_I2_O)        0.124     9.197 r  f_permutation_/out[134]_i_1/O
                         net (fo=2, routed)           0.331     9.528    f_permutation_/round_out[134]
    SLICE_X61Y46         FDRE                                         r  f_permutation_/out_reg[134]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.000     5.000 r  
    B17                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    B17                  IBUF (Prop_ibuf_I_O)         0.847     5.847 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.155     8.002    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.093 r  clk_IBUF_BUFG_inst/O
                         net (fo=320, routed)         1.521     9.614    f_permutation_/clk_IBUF_BUFG
    SLICE_X61Y46         FDRE                                         r  f_permutation_/out_reg[134]_lopt_replica/C
                         clock pessimism              0.257     9.871    
                         clock uncertainty           -0.035     9.836    
    SLICE_X61Y46         FDRE (Setup_fdre_C_D)       -0.061     9.775    f_permutation_/out_reg[134]_lopt_replica
  -------------------------------------------------------------------
                         required time                          9.775    
                         arrival time                          -9.528    
  -------------------------------------------------------------------
                         slack                                  0.247    

Slack (MET) :             0.279ns  (required time - arrival time)
  Source:                 f_perm_busy_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            f_permutation_/out_reg[152]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        4.580ns  (logic 0.828ns (18.079%)  route 3.752ns (81.920%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.599ns = ( 9.599 - 5.000 ) 
    Source Clock Delay      (SCD):    4.974ns
    Clock Pessimism Removal (CPR):    0.350ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    B17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    B17                  IBUF (Prop_ibuf_I_O)         0.981     0.981 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.273     3.254    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.350 r  clk_IBUF_BUFG_inst/O
                         net (fo=320, routed)         1.624     4.974    clk_IBUF_BUFG
    SLICE_X59Y51         FDRE                                         r  f_perm_busy_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y51         FDRE (Prop_fdre_C_Q)         0.456     5.430 r  f_perm_busy_reg/Q
                         net (fo=102, routed)         1.332     6.762    f_permutation_/f_perm_busy
    SLICE_X58Y46         LUT6 (Prop_lut6_I0_O)        0.124     6.886 r  f_permutation_/out[159]_i_3/O
                         net (fo=6, routed)           0.886     7.772    f_permutation_/out[159]_i_3_n_0
    SLICE_X56Y53         LUT6 (Prop_lut6_I1_O)        0.124     7.896 r  f_permutation_/out[185]_i_2/O
                         net (fo=15, routed)          0.821     8.717    f_permutation_/out[185]_i_2_n_0
    SLICE_X56Y50         LUT6 (Prop_lut6_I1_O)        0.124     8.841 r  f_permutation_/out[152]_i_1/O
                         net (fo=2, routed)           0.713     9.554    f_permutation_/round_out[152]
    SLICE_X58Y50         FDRE                                         r  f_permutation_/out_reg[152]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.000     5.000 r  
    B17                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    B17                  IBUF (Prop_ibuf_I_O)         0.847     5.847 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.155     8.002    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.093 r  clk_IBUF_BUFG_inst/O
                         net (fo=320, routed)         1.506     9.599    f_permutation_/clk_IBUF_BUFG
    SLICE_X58Y50         FDRE                                         r  f_permutation_/out_reg[152]_lopt_replica/C
                         clock pessimism              0.350     9.949    
                         clock uncertainty           -0.035     9.914    
    SLICE_X58Y50         FDRE (Setup_fdre_C_D)       -0.081     9.833    f_permutation_/out_reg[152]_lopt_replica
  -------------------------------------------------------------------
                         required time                          9.833    
                         arrival time                          -9.554    
  -------------------------------------------------------------------
                         slack                                  0.279    

Slack (MET) :             0.294ns  (required time - arrival time)
  Source:                 f_perm_busy_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            f_permutation_/out_reg[123]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        4.502ns  (logic 0.952ns (21.145%)  route 3.550ns (78.855%))
  Logic Levels:           4  (LUT5=1 LUT6=3)
  Clock Path Skew:        -0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.615ns = ( 9.615 - 5.000 ) 
    Source Clock Delay      (SCD):    4.974ns
    Clock Pessimism Removal (CPR):    0.257ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    B17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    B17                  IBUF (Prop_ibuf_I_O)         0.981     0.981 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.273     3.254    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.350 r  clk_IBUF_BUFG_inst/O
                         net (fo=320, routed)         1.624     4.974    clk_IBUF_BUFG
    SLICE_X59Y51         FDRE                                         r  f_perm_busy_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y51         FDRE (Prop_fdre_C_Q)         0.456     5.430 r  f_perm_busy_reg/Q
                         net (fo=102, routed)         0.989     6.419    f_permutation_/f_perm_busy
    SLICE_X58Y52         LUT6 (Prop_lut6_I0_O)        0.124     6.543 r  f_permutation_/out[74]_i_3/O
                         net (fo=4, routed)           0.577     7.121    f_permutation_/out[74]_i_3_n_0
    SLICE_X61Y52         LUT5 (Prop_lut5_I0_O)        0.124     7.245 r  f_permutation_/out[194]_i_7/O
                         net (fo=2, routed)           0.803     8.047    f_permutation_/out[194]_i_7_n_0
    SLICE_X63Y51         LUT6 (Prop_lut6_I5_O)        0.124     8.171 r  f_permutation_/out[181]_i_2/O
                         net (fo=15, routed)          0.841     9.012    f_permutation_/out[181]_i_2_n_0
    SLICE_X63Y45         LUT6 (Prop_lut6_I4_O)        0.124     9.136 r  f_permutation_/out[123]_i_1/O
                         net (fo=2, routed)           0.340     9.476    f_permutation_/round_out[123]
    SLICE_X63Y45         FDRE                                         r  f_permutation_/out_reg[123]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.000     5.000 r  
    B17                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    B17                  IBUF (Prop_ibuf_I_O)         0.847     5.847 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.155     8.002    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.093 r  clk_IBUF_BUFG_inst/O
                         net (fo=320, routed)         1.522     9.615    f_permutation_/clk_IBUF_BUFG
    SLICE_X63Y45         FDRE                                         r  f_permutation_/out_reg[123]/C
                         clock pessimism              0.257     9.872    
                         clock uncertainty           -0.035     9.837    
    SLICE_X63Y45         FDRE (Setup_fdre_C_D)       -0.067     9.770    f_permutation_/out_reg[123]
  -------------------------------------------------------------------
                         required time                          9.770    
                         arrival time                          -9.476    
  -------------------------------------------------------------------
                         slack                                  0.294    

Slack (MET) :             0.296ns  (required time - arrival time)
  Source:                 f_perm_busy_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            f_permutation_/out_reg[152]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        4.577ns  (logic 0.828ns (18.091%)  route 3.749ns (81.909%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.599ns = ( 9.599 - 5.000 ) 
    Source Clock Delay      (SCD):    4.974ns
    Clock Pessimism Removal (CPR):    0.350ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    B17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    B17                  IBUF (Prop_ibuf_I_O)         0.981     0.981 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.273     3.254    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.350 r  clk_IBUF_BUFG_inst/O
                         net (fo=320, routed)         1.624     4.974    clk_IBUF_BUFG
    SLICE_X59Y51         FDRE                                         r  f_perm_busy_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y51         FDRE (Prop_fdre_C_Q)         0.456     5.430 r  f_perm_busy_reg/Q
                         net (fo=102, routed)         1.332     6.762    f_permutation_/f_perm_busy
    SLICE_X58Y46         LUT6 (Prop_lut6_I0_O)        0.124     6.886 r  f_permutation_/out[159]_i_3/O
                         net (fo=6, routed)           0.886     7.772    f_permutation_/out[159]_i_3_n_0
    SLICE_X56Y53         LUT6 (Prop_lut6_I1_O)        0.124     7.896 r  f_permutation_/out[185]_i_2/O
                         net (fo=15, routed)          0.821     8.717    f_permutation_/out[185]_i_2_n_0
    SLICE_X56Y50         LUT6 (Prop_lut6_I1_O)        0.124     8.841 r  f_permutation_/out[152]_i_1/O
                         net (fo=2, routed)           0.710     9.551    f_permutation_/round_out[152]
    SLICE_X58Y50         FDRE                                         r  f_permutation_/out_reg[152]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.000     5.000 r  
    B17                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    B17                  IBUF (Prop_ibuf_I_O)         0.847     5.847 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.155     8.002    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.093 r  clk_IBUF_BUFG_inst/O
                         net (fo=320, routed)         1.506     9.599    f_permutation_/clk_IBUF_BUFG
    SLICE_X58Y50         FDRE                                         r  f_permutation_/out_reg[152]/C
                         clock pessimism              0.350     9.949    
                         clock uncertainty           -0.035     9.914    
    SLICE_X58Y50         FDRE (Setup_fdre_C_D)       -0.067     9.847    f_permutation_/out_reg[152]
  -------------------------------------------------------------------
                         required time                          9.847    
                         arrival time                          -9.551    
  -------------------------------------------------------------------
                         slack                                  0.296    

Slack (MET) :             0.304ns  (required time - arrival time)
  Source:                 f_perm_busy_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            f_permutation_/out_reg[120]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        4.479ns  (logic 0.828ns (18.484%)  route 3.651ns (81.516%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.101ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.616ns = ( 9.616 - 5.000 ) 
    Source Clock Delay      (SCD):    4.974ns
    Clock Pessimism Removal (CPR):    0.257ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    B17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    B17                  IBUF (Prop_ibuf_I_O)         0.981     0.981 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.273     3.254    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.350 r  clk_IBUF_BUFG_inst/O
                         net (fo=320, routed)         1.624     4.974    clk_IBUF_BUFG
    SLICE_X59Y51         FDRE                                         r  f_perm_busy_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y51         FDRE (Prop_fdre_C_Q)         0.456     5.430 r  f_perm_busy_reg/Q
                         net (fo=102, routed)         1.332     6.762    f_permutation_/f_perm_busy
    SLICE_X58Y46         LUT6 (Prop_lut6_I0_O)        0.124     6.886 r  f_permutation_/out[159]_i_3/O
                         net (fo=6, routed)           0.886     7.772    f_permutation_/out[159]_i_3_n_0
    SLICE_X56Y53         LUT6 (Prop_lut6_I1_O)        0.124     7.896 r  f_permutation_/out[185]_i_2/O
                         net (fo=15, routed)          0.961     8.857    f_permutation_/out[185]_i_2_n_0
    SLICE_X65Y47         LUT6 (Prop_lut6_I2_O)        0.124     8.981 r  f_permutation_/out[120]_i_1/O
                         net (fo=2, routed)           0.472     9.453    f_permutation_/round_out[120]
    SLICE_X62Y48         FDRE                                         r  f_permutation_/out_reg[120]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.000     5.000 r  
    B17                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    B17                  IBUF (Prop_ibuf_I_O)         0.847     5.847 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.155     8.002    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.093 r  clk_IBUF_BUFG_inst/O
                         net (fo=320, routed)         1.523     9.616    f_permutation_/clk_IBUF_BUFG
    SLICE_X62Y48         FDRE                                         r  f_permutation_/out_reg[120]_lopt_replica/C
                         clock pessimism              0.257     9.873    
                         clock uncertainty           -0.035     9.838    
    SLICE_X62Y48         FDRE (Setup_fdre_C_D)       -0.081     9.757    f_permutation_/out_reg[120]_lopt_replica
  -------------------------------------------------------------------
                         required time                          9.757    
                         arrival time                          -9.453    
  -------------------------------------------------------------------
                         slack                                  0.304    

Slack (MET) :             0.306ns  (required time - arrival time)
  Source:                 f_perm_busy_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            f_permutation_/out_reg[116]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        4.464ns  (logic 0.952ns (21.324%)  route 3.512ns (78.676%))
  Logic Levels:           4  (LUT5=1 LUT6=3)
  Clock Path Skew:        -0.167ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.550ns = ( 9.550 - 5.000 ) 
    Source Clock Delay      (SCD):    4.974ns
    Clock Pessimism Removal (CPR):    0.257ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    B17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    B17                  IBUF (Prop_ibuf_I_O)         0.981     0.981 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.273     3.254    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.350 r  clk_IBUF_BUFG_inst/O
                         net (fo=320, routed)         1.624     4.974    clk_IBUF_BUFG
    SLICE_X59Y51         FDRE                                         r  f_perm_busy_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y51         FDRE (Prop_fdre_C_Q)         0.456     5.430 r  f_perm_busy_reg/Q
                         net (fo=102, routed)         1.130     6.560    f_permutation_/f_perm_busy
    SLICE_X60Y48         LUT6 (Prop_lut6_I0_O)        0.124     6.684 r  f_permutation_/out[119]_i_2/O
                         net (fo=4, routed)           0.668     7.352    f_permutation_/out[119]_i_2_n_0
    SLICE_X60Y48         LUT5 (Prop_lut5_I4_O)        0.124     7.476 r  f_permutation_/out[199]_i_12/O
                         net (fo=3, routed)           0.431     7.907    f_permutation_/out[199]_i_12_n_0
    SLICE_X61Y46         LUT6 (Prop_lut6_I5_O)        0.124     8.031 r  f_permutation_/out[193]_i_2/O
                         net (fo=15, routed)          0.953     8.984    f_permutation_/out[193]_i_2_n_0
    SLICE_X57Y49         LUT6 (Prop_lut6_I2_O)        0.124     9.108 r  f_permutation_/out[116]_i_1/O
                         net (fo=2, routed)           0.331     9.438    f_permutation_/round_out[116]
    SLICE_X56Y48         FDRE                                         r  f_permutation_/out_reg[116]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.000     5.000 r  
    B17                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    B17                  IBUF (Prop_ibuf_I_O)         0.847     5.847 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.155     8.002    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.093 r  clk_IBUF_BUFG_inst/O
                         net (fo=320, routed)         1.457     9.550    f_permutation_/clk_IBUF_BUFG
    SLICE_X56Y48         FDRE                                         r  f_permutation_/out_reg[116]_lopt_replica/C
                         clock pessimism              0.257     9.807    
                         clock uncertainty           -0.035     9.772    
    SLICE_X56Y48         FDRE (Setup_fdre_C_D)       -0.028     9.744    f_permutation_/out_reg[116]_lopt_replica
  -------------------------------------------------------------------
                         required time                          9.744    
                         arrival time                          -9.438    
  -------------------------------------------------------------------
                         slack                                  0.306    

Slack (MET) :             0.315ns  (required time - arrival time)
  Source:                 f_perm_busy_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            f_permutation_/out_reg[172]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        4.544ns  (logic 0.828ns (18.224%)  route 3.716ns (81.776%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.599ns = ( 9.599 - 5.000 ) 
    Source Clock Delay      (SCD):    4.974ns
    Clock Pessimism Removal (CPR):    0.336ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    B17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    B17                  IBUF (Prop_ibuf_I_O)         0.981     0.981 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.273     3.254    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.350 r  clk_IBUF_BUFG_inst/O
                         net (fo=320, routed)         1.624     4.974    clk_IBUF_BUFG
    SLICE_X59Y51         FDRE                                         r  f_perm_busy_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y51         FDRE (Prop_fdre_C_Q)         0.456     5.430 r  f_perm_busy_reg/Q
                         net (fo=102, routed)         1.487     6.917    f_permutation_/f_perm_busy
    SLICE_X58Y45         LUT6 (Prop_lut6_I0_O)        0.124     7.041 r  f_permutation_/out[117]_i_3/O
                         net (fo=5, routed)           0.829     7.870    f_permutation_/out[117]_i_3_n_0
    SLICE_X64Y49         LUT6 (Prop_lut6_I1_O)        0.124     7.994 r  f_permutation_/out[188]_i_2/O
                         net (fo=15, routed)          0.880     8.874    f_permutation_/out[188]_i_2_n_0
    SLICE_X65Y52         LUT6 (Prop_lut6_I1_O)        0.124     8.998 r  f_permutation_/out[172]_i_1/O
                         net (fo=2, routed)           0.519     9.517    f_permutation_/round_out[172]
    SLICE_X65Y53         FDRE                                         r  f_permutation_/out_reg[172]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.000     5.000 r  
    B17                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    B17                  IBUF (Prop_ibuf_I_O)         0.847     5.847 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.155     8.002    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.093 r  clk_IBUF_BUFG_inst/O
                         net (fo=320, routed)         1.506     9.599    f_permutation_/clk_IBUF_BUFG
    SLICE_X65Y53         FDRE                                         r  f_permutation_/out_reg[172]_lopt_replica/C
                         clock pessimism              0.336     9.935    
                         clock uncertainty           -0.035     9.900    
    SLICE_X65Y53         FDRE (Setup_fdre_C_D)       -0.067     9.833    f_permutation_/out_reg[172]_lopt_replica
  -------------------------------------------------------------------
                         required time                          9.833    
                         arrival time                          -9.517    
  -------------------------------------------------------------------
                         slack                                  0.315    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.137ns  (arrival time - required time)
  Source:                 f_permutation_/out_reg[95]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            f_permutation_/out_reg[96]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.494ns  (logic 0.209ns (42.319%)  route 0.285ns (57.681%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.155ns
    Source Clock Delay      (SCD):    1.635ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    B17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    B17                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.802     1.011    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.037 r  clk_IBUF_BUFG_inst/O
                         net (fo=320, routed)         0.598     1.635    f_permutation_/clk_IBUF_BUFG
    SLICE_X64Y48         FDRE                                         r  f_permutation_/out_reg[95]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y48         FDRE (Prop_fdre_C_Q)         0.164     1.799 r  f_permutation_/out_reg[95]/Q
                         net (fo=5, routed)           0.285     2.084    f_permutation_/out_reg_n_0_[95]
    SLICE_X65Y50         LUT6 (Prop_lut6_I0_O)        0.045     2.129 r  f_permutation_/out[96]_i_1/O
                         net (fo=1, routed)           0.000     2.129    f_permutation_/round_out[96]
    SLICE_X65Y50         FDRE                                         r  f_permutation_/out_reg[96]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    B17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    B17                  IBUF (Prop_ibuf_I_O)         0.398     0.398 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.865     1.263    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.292 r  clk_IBUF_BUFG_inst/O
                         net (fo=320, routed)         0.863     2.155    f_permutation_/clk_IBUF_BUFG
    SLICE_X65Y50         FDRE                                         r  f_permutation_/out_reg[96]/C
                         clock pessimism             -0.255     1.900    
    SLICE_X65Y50         FDRE (Hold_fdre_C_D)         0.092     1.992    f_permutation_/out_reg[96]
  -------------------------------------------------------------------
                         required time                         -1.992    
                         arrival time                           2.129    
  -------------------------------------------------------------------
                         slack                                  0.137    

Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 f_permutation_/out_reg[85]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            f_permutation_/out_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.538ns  (logic 0.209ns (38.832%)  route 0.329ns (61.168%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.126ns
    Source Clock Delay      (SCD):    1.608ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    B17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    B17                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.802     1.011    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.037 r  clk_IBUF_BUFG_inst/O
                         net (fo=320, routed)         0.571     1.608    f_permutation_/clk_IBUF_BUFG
    SLICE_X56Y49         FDRE                                         r  f_permutation_/out_reg[85]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y49         FDRE (Prop_fdre_C_Q)         0.164     1.772 r  f_permutation_/out_reg[85]/Q
                         net (fo=5, routed)           0.329     2.101    f_permutation_/out_reg_n_0_[85]
    SLICE_X54Y50         LUT6 (Prop_lut6_I0_O)        0.045     2.146 r  f_permutation_/out[20]_i_1/O
                         net (fo=1, routed)           0.000     2.146    f_permutation_/round_out[20]
    SLICE_X54Y50         FDRE                                         r  f_permutation_/out_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    B17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    B17                  IBUF (Prop_ibuf_I_O)         0.398     0.398 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.865     1.263    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.292 r  clk_IBUF_BUFG_inst/O
                         net (fo=320, routed)         0.833     2.126    f_permutation_/clk_IBUF_BUFG
    SLICE_X54Y50         FDRE                                         r  f_permutation_/out_reg[20]/C
                         clock pessimism             -0.255     1.871    
    SLICE_X54Y50         FDRE (Hold_fdre_C_D)         0.121     1.992    f_permutation_/out_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.992    
                         arrival time                           2.146    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.161ns  (arrival time - required time)
  Source:                 f_permutation_/i_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            f_permutation_/i_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.265ns  (logic 0.141ns (53.201%)  route 0.124ns (46.799%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.154ns
    Source Clock Delay      (SCD):    1.627ns
    Clock Pessimism Removal (CPR):    0.489ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    B17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    B17                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.802     1.011    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.037 r  clk_IBUF_BUFG_inst/O
                         net (fo=320, routed)         0.590     1.627    f_permutation_/clk_IBUF_BUFG
    SLICE_X61Y56         FDRE                                         r  f_permutation_/i_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y56         FDRE (Prop_fdre_C_Q)         0.141     1.768 r  f_permutation_/i_reg[15]/Q
                         net (fo=2, routed)           0.124     1.892    f_permutation_/i_reg_n_0_[15]
    SLICE_X62Y55         FDRE                                         r  f_permutation_/i_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    B17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    B17                  IBUF (Prop_ibuf_I_O)         0.398     0.398 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.865     1.263    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.292 r  clk_IBUF_BUFG_inst/O
                         net (fo=320, routed)         0.861     2.154    f_permutation_/clk_IBUF_BUFG
    SLICE_X62Y55         FDRE                                         r  f_permutation_/i_reg[16]/C
                         clock pessimism             -0.489     1.665    
    SLICE_X62Y55         FDRE (Hold_fdre_C_D)         0.066     1.731    f_permutation_/i_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.731    
                         arrival time                           1.892    
  -------------------------------------------------------------------
                         slack                                  0.161    

Slack (MET) :             0.162ns  (arrival time - required time)
  Source:                 f_permutation_/i_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            f_permutation_/i_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.267ns  (logic 0.141ns (52.742%)  route 0.126ns (47.258%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.152ns
    Source Clock Delay      (SCD):    1.628ns
    Clock Pessimism Removal (CPR):    0.489ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    B17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    B17                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.802     1.011    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.037 r  clk_IBUF_BUFG_inst/O
                         net (fo=320, routed)         0.591     1.628    f_permutation_/clk_IBUF_BUFG
    SLICE_X63Y56         FDRE                                         r  f_permutation_/i_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y56         FDRE (Prop_fdre_C_Q)         0.141     1.769 r  f_permutation_/i_reg[13]/Q
                         net (fo=3, routed)           0.126     1.895    f_permutation_/i_reg_n_0_[13]
    SLICE_X61Y56         FDRE                                         r  f_permutation_/i_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    B17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    B17                  IBUF (Prop_ibuf_I_O)         0.398     0.398 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.865     1.263    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.292 r  clk_IBUF_BUFG_inst/O
                         net (fo=320, routed)         0.860     2.152    f_permutation_/clk_IBUF_BUFG
    SLICE_X61Y56         FDRE                                         r  f_permutation_/i_reg[14]/C
                         clock pessimism             -0.489     1.663    
    SLICE_X61Y56         FDRE (Hold_fdre_C_D)         0.070     1.733    f_permutation_/i_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.733    
                         arrival time                           1.895    
  -------------------------------------------------------------------
                         slack                                  0.162    

Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 f_permutation_/out_reg[43]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            f_permutation_/out_reg[107]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.559ns  (logic 0.186ns (33.266%)  route 0.373ns (66.734%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.276ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.131ns
    Source Clock Delay      (SCD):    1.600ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    B17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    B17                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.802     1.011    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.037 r  clk_IBUF_BUFG_inst/O
                         net (fo=320, routed)         0.563     1.600    f_permutation_/clk_IBUF_BUFG
    SLICE_X55Y50         FDRE                                         r  f_permutation_/out_reg[43]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y50         FDRE (Prop_fdre_C_Q)         0.141     1.741 r  f_permutation_/out_reg[43]/Q
                         net (fo=6, routed)           0.373     2.114    f_permutation_/out_reg_n_0_[43]
    SLICE_X56Y46         LUT6 (Prop_lut6_I5_O)        0.045     2.159 r  f_permutation_/out[107]_i_1/O
                         net (fo=2, routed)           0.000     2.159    f_permutation_/round_out[107]
    SLICE_X56Y46         FDRE                                         r  f_permutation_/out_reg[107]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    B17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    B17                  IBUF (Prop_ibuf_I_O)         0.398     0.398 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.865     1.263    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.292 r  clk_IBUF_BUFG_inst/O
                         net (fo=320, routed)         0.839     2.131    f_permutation_/clk_IBUF_BUFG
    SLICE_X56Y46         FDRE                                         r  f_permutation_/out_reg[107]/C
                         clock pessimism             -0.255     1.876    
    SLICE_X56Y46         FDRE (Hold_fdre_C_D)         0.120     1.996    f_permutation_/out_reg[107]
  -------------------------------------------------------------------
                         required time                         -1.996    
                         arrival time                           2.159    
  -------------------------------------------------------------------
                         slack                                  0.163    

Slack (MET) :             0.173ns  (arrival time - required time)
  Source:                 f_permutation_/i_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            f_permutation_/i_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.202ns  (logic 0.128ns (63.507%)  route 0.074ns (36.493%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.154ns
    Source Clock Delay      (SCD):    1.628ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    B17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    B17                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.802     1.011    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.037 r  clk_IBUF_BUFG_inst/O
                         net (fo=320, routed)         0.591     1.628    f_permutation_/clk_IBUF_BUFG
    SLICE_X63Y56         FDRE                                         r  f_permutation_/i_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y56         FDRE (Prop_fdre_C_Q)         0.128     1.756 r  f_permutation_/i_reg[6]/Q
                         net (fo=2, routed)           0.074     1.829    f_permutation_/i_reg_n_0_[6]
    SLICE_X62Y56         FDRE                                         r  f_permutation_/i_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    B17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    B17                  IBUF (Prop_ibuf_I_O)         0.398     0.398 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.865     1.263    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.292 r  clk_IBUF_BUFG_inst/O
                         net (fo=320, routed)         0.861     2.154    f_permutation_/clk_IBUF_BUFG
    SLICE_X62Y56         FDRE                                         r  f_permutation_/i_reg[7]/C
                         clock pessimism             -0.513     1.641    
    SLICE_X62Y56         FDRE (Hold_fdre_C_D)         0.016     1.657    f_permutation_/i_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.657    
                         arrival time                           1.829    
  -------------------------------------------------------------------
                         slack                                  0.173    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 f_permutation_/out_reg[35]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            f_permutation_/out_reg[85]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.578ns  (logic 0.186ns (32.168%)  route 0.392ns (67.832%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.277ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.132ns
    Source Clock Delay      (SCD):    1.600ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    B17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    B17                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.802     1.011    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.037 r  clk_IBUF_BUFG_inst/O
                         net (fo=320, routed)         0.563     1.600    f_permutation_/clk_IBUF_BUFG
    SLICE_X55Y50         FDRE                                         r  f_permutation_/out_reg[35]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y50         FDRE (Prop_fdre_C_Q)         0.141     1.741 r  f_permutation_/out_reg[35]/Q
                         net (fo=4, routed)           0.392     2.133    f_permutation_/out_reg_n_0_[35]
    SLICE_X56Y49         LUT6 (Prop_lut6_I0_O)        0.045     2.178 r  f_permutation_/out[85]_i_1/O
                         net (fo=1, routed)           0.000     2.178    f_permutation_/round_out[85]
    SLICE_X56Y49         FDRE                                         r  f_permutation_/out_reg[85]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    B17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    B17                  IBUF (Prop_ibuf_I_O)         0.398     0.398 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.865     1.263    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.292 r  clk_IBUF_BUFG_inst/O
                         net (fo=320, routed)         0.840     2.132    f_permutation_/clk_IBUF_BUFG
    SLICE_X56Y49         FDRE                                         r  f_permutation_/out_reg[85]/C
                         clock pessimism             -0.255     1.877    
    SLICE_X56Y49         FDRE (Hold_fdre_C_D)         0.121     1.998    f_permutation_/out_reg[85]
  -------------------------------------------------------------------
                         required time                         -1.998    
                         arrival time                           2.178    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 f_permutation_/out_reg[44]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            f_permutation_/out_reg[108]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.557ns  (logic 0.186ns (33.393%)  route 0.371ns (66.607%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.277ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.132ns
    Source Clock Delay      (SCD):    1.600ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    B17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    B17                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.802     1.011    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.037 r  clk_IBUF_BUFG_inst/O
                         net (fo=320, routed)         0.563     1.600    f_permutation_/clk_IBUF_BUFG
    SLICE_X55Y51         FDRE                                         r  f_permutation_/out_reg[44]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y51         FDRE (Prop_fdre_C_Q)         0.141     1.741 r  f_permutation_/out_reg[44]/Q
                         net (fo=5, routed)           0.371     2.112    f_permutation_/out_reg_n_0_[44]
    SLICE_X55Y48         LUT6 (Prop_lut6_I5_O)        0.045     2.157 r  f_permutation_/out[108]_i_1/O
                         net (fo=2, routed)           0.000     2.157    f_permutation_/round_out[108]
    SLICE_X55Y48         FDRE                                         r  f_permutation_/out_reg[108]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    B17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    B17                  IBUF (Prop_ibuf_I_O)         0.398     0.398 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.865     1.263    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.292 r  clk_IBUF_BUFG_inst/O
                         net (fo=320, routed)         0.840     2.132    f_permutation_/clk_IBUF_BUFG
    SLICE_X55Y48         FDRE                                         r  f_permutation_/out_reg[108]_lopt_replica/C
                         clock pessimism             -0.255     1.877    
    SLICE_X55Y48         FDRE (Hold_fdre_C_D)         0.092     1.969    f_permutation_/out_reg[108]_lopt_replica
  -------------------------------------------------------------------
                         required time                         -1.969    
                         arrival time                           2.157    
  -------------------------------------------------------------------
                         slack                                  0.188    

Slack (MET) :             0.192ns  (arrival time - required time)
  Source:                 f_permutation_/out_reg[42]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            f_permutation_/out_reg[98]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.549ns  (logic 0.186ns (33.897%)  route 0.363ns (66.103%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.155ns
    Source Clock Delay      (SCD):    1.634ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    B17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    B17                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.802     1.011    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.037 r  clk_IBUF_BUFG_inst/O
                         net (fo=320, routed)         0.597     1.634    f_permutation_/clk_IBUF_BUFG
    SLICE_X61Y49         FDRE                                         r  f_permutation_/out_reg[42]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y49         FDRE (Prop_fdre_C_Q)         0.141     1.775 r  f_permutation_/out_reg[42]/Q
                         net (fo=5, routed)           0.363     2.137    f_permutation_/out_reg_n_0_[42]
    SLICE_X62Y50         LUT6 (Prop_lut6_I3_O)        0.045     2.182 r  f_permutation_/out[98]_i_1/O
                         net (fo=1, routed)           0.000     2.182    f_permutation_/round_out[98]
    SLICE_X62Y50         FDRE                                         r  f_permutation_/out_reg[98]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    B17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    B17                  IBUF (Prop_ibuf_I_O)         0.398     0.398 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.865     1.263    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.292 r  clk_IBUF_BUFG_inst/O
                         net (fo=320, routed)         0.863     2.155    f_permutation_/clk_IBUF_BUFG
    SLICE_X62Y50         FDRE                                         r  f_permutation_/out_reg[98]/C
                         clock pessimism             -0.255     1.900    
    SLICE_X62Y50         FDRE (Hold_fdre_C_D)         0.091     1.991    f_permutation_/out_reg[98]
  -------------------------------------------------------------------
                         required time                         -1.991    
                         arrival time                           2.182    
  -------------------------------------------------------------------
                         slack                                  0.192    

Slack (MET) :             0.192ns  (arrival time - required time)
  Source:                 f_permutation_/i_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            f_permutation_/i_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.141ns (50.367%)  route 0.139ns (49.633%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.154ns
    Source Clock Delay      (SCD):    1.628ns
    Clock Pessimism Removal (CPR):    0.510ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    B17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    B17                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.802     1.011    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.037 r  clk_IBUF_BUFG_inst/O
                         net (fo=320, routed)         0.591     1.628    f_permutation_/clk_IBUF_BUFG
    SLICE_X62Y55         FDRE                                         r  f_permutation_/i_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y55         FDRE (Prop_fdre_C_Q)         0.141     1.769 r  f_permutation_/i_reg[8]/Q
                         net (fo=3, routed)           0.139     1.908    f_permutation_/i_reg_n_0_[8]
    SLICE_X62Y56         FDRE                                         r  f_permutation_/i_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    B17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    B17                  IBUF (Prop_ibuf_I_O)         0.398     0.398 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.865     1.263    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.292 r  clk_IBUF_BUFG_inst/O
                         net (fo=320, routed)         0.861     2.154    f_permutation_/clk_IBUF_BUFG
    SLICE_X62Y56         FDRE                                         r  f_permutation_/i_reg[9]/C
                         clock pessimism             -0.510     1.644    
    SLICE_X62Y56         FDRE (Hold_fdre_C_D)         0.072     1.716    f_permutation_/i_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.716    
                         arrival time                           1.908    
  -------------------------------------------------------------------
                         slack                                  0.192    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { clk }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I      n/a            2.155         5.000       2.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C      n/a            1.000         5.000       4.000      SLICE_X59Y51    f_perm_busy_reg/C
Min Period        n/a     FDRE/C      n/a            1.000         5.000       4.000      SLICE_X58Y51    f_permutation_/calc_reg/C
Min Period        n/a     FDRE/C      n/a            1.000         5.000       4.000      SLICE_X62Y55    f_permutation_/i_reg[0]/C
Min Period        n/a     FDRE/C      n/a            1.000         5.000       4.000      SLICE_X62Y56    f_permutation_/i_reg[10]/C
Min Period        n/a     FDRE/C      n/a            1.000         5.000       4.000      SLICE_X62Y56    f_permutation_/i_reg[11]/C
Min Period        n/a     FDRE/C      n/a            1.000         5.000       4.000      SLICE_X63Y56    f_permutation_/i_reg[12]/C
Min Period        n/a     FDRE/C      n/a            1.000         5.000       4.000      SLICE_X63Y56    f_permutation_/i_reg[13]/C
Min Period        n/a     FDRE/C      n/a            1.000         5.000       4.000      SLICE_X61Y56    f_permutation_/i_reg[14]/C
Min Period        n/a     FDRE/C      n/a            1.000         5.000       4.000      SLICE_X61Y56    f_permutation_/i_reg[15]/C
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.980         2.500       1.520      SLICE_X60Y58    i_reg[15]_srl16___i_reg_r_14/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.980         2.500       1.520      SLICE_X60Y58    i_reg[15]_srl16___i_reg_r_14/CLK
Low Pulse Width   Slow    FDRE/C      n/a            0.500         2.500       2.000      SLICE_X54Y51    f_permutation_/out_ready_reg/C
Low Pulse Width   Slow    FDRE/C      n/a            0.500         2.500       2.000      SLICE_X56Y51    f_permutation_/out_reg[100]/C
Low Pulse Width   Slow    FDRE/C      n/a            0.500         2.500       2.000      SLICE_X56Y51    f_permutation_/out_reg[101]/C
Low Pulse Width   Slow    FDRE/C      n/a            0.500         2.500       2.000      SLICE_X59Y45    f_permutation_/out_reg[106]/C
Low Pulse Width   Slow    FDRE/C      n/a            0.500         2.500       2.000      SLICE_X59Y44    f_permutation_/out_reg[106]_lopt_replica/C
Low Pulse Width   Slow    FDRE/C      n/a            0.500         2.500       2.000      SLICE_X56Y46    f_permutation_/out_reg[107]/C
Low Pulse Width   Slow    FDRE/C      n/a            0.500         2.500       2.000      SLICE_X57Y46    f_permutation_/out_reg[107]_lopt_replica/C
Low Pulse Width   Slow    FDRE/C      n/a            0.500         2.500       2.000      SLICE_X56Y48    f_permutation_/out_reg[108]/C
High Pulse Width  Fast    SRL16E/CLK  n/a            0.980         2.500       1.520      SLICE_X60Y58    i_reg[15]_srl16___i_reg_r_14/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         2.500       1.520      SLICE_X60Y58    i_reg[15]_srl16___i_reg_r_14/CLK
High Pulse Width  Slow    FDRE/C      n/a            0.500         2.500       2.000      SLICE_X59Y51    f_perm_busy_reg/C
High Pulse Width  Slow    FDRE/C      n/a            0.500         2.500       2.000      SLICE_X58Y51    f_permutation_/calc_reg/C
High Pulse Width  Slow    FDRE/C      n/a            0.500         2.500       2.000      SLICE_X62Y55    f_permutation_/i_reg[0]/C
High Pulse Width  Slow    FDRE/C      n/a            0.500         2.500       2.000      SLICE_X62Y56    f_permutation_/i_reg[10]/C
High Pulse Width  Slow    FDRE/C      n/a            0.500         2.500       2.000      SLICE_X62Y56    f_permutation_/i_reg[11]/C
High Pulse Width  Slow    FDRE/C      n/a            0.500         2.500       2.000      SLICE_X63Y56    f_permutation_/i_reg[12]/C
High Pulse Width  Slow    FDRE/C      n/a            0.500         2.500       2.000      SLICE_X63Y56    f_permutation_/i_reg[13]/C
High Pulse Width  Slow    FDRE/C      n/a            0.500         2.500       2.000      SLICE_X61Y56    f_permutation_/i_reg[14]/C



