
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.006377                       # Number of seconds simulated
sim_ticks                                  6377205009                       # Number of ticks simulated
final_tick                                 6377205009                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                  86064                       # Simulator instruction rate (inst/s)
host_op_rate                                   132688                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                               38115957                       # Simulator tick rate (ticks/s)
host_mem_usage                                 669424                       # Number of bytes of host memory used
host_seconds                                   167.31                       # Real time elapsed on the host
sim_insts                                    14399449                       # Number of instructions simulated
sim_ops                                      22200084                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                           667                       # Clock period in ticks
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED   6377205009                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst          51520                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data         292224                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total             343744                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst        51520                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         51520                       # Number of instructions bytes read from this memory
system.mem_ctrls.num_reads::.cpu.inst             805                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data            4566                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                5371                       # Number of read requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst           8078774                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data          45823209                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total              53901984                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst      8078774                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          8078774                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst          8078774                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data         45823209                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total             53901984                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.cpu.inst::samples       805.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples      4566.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000001119248                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState               11037                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                  0                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                        5371                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                      5371                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                 343744                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                  343744                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0               340                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1               453                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2               456                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3               408                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4               392                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5               361                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6               331                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7               323                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8               295                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9               225                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10              339                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11              291                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12              283                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13              295                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14              333                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15              246                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                    6377114964                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                  5371                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    3986                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    1022                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     287                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                      72                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       4                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples          743                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    461.179004                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   291.471592                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   366.414917                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          183     24.63%     24.63% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          111     14.94%     39.57% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383           58      7.81%     47.38% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511           41      5.52%     52.89% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          115     15.48%     68.37% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767           30      4.04%     72.41% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895           26      3.50%     75.91% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023           36      4.85%     80.75% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151          143     19.25%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total          743                       # Bytes accessed per row activation
system.mem_ctrls.masterReadBytes::.cpu.inst        51520                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data       292224                       # Per-master bytes read from memory
system.mem_ctrls.masterReadRate::.cpu.inst 8078774.310578228906                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 45823209.319379121065                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst          805                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data         4566                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     26110462                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data    260158364                       # Per-master read total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     32435.36                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     56977.30                       # Per-master read average memory access latency
system.mem_ctrls.totQLat                    185562576                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat               286268826                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                   26855000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     34548.98                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                53298.98                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                        53.90                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                     53.90                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.42                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.42                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.38                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                     4619                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 86.00                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                  nan                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                    1187323.58                       # Average gap between requests
system.mem_ctrls.pageHitRate                    86.00                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                  2827440                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                  1491435                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy                21876960                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy         144440400.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy             63327000                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy             13188000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.actPowerDownEnergy       455619810                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_0.prePowerDownEnergy       263566560                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_0.selfRefreshEnergy       1134681840                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_0.totalEnergy             2101019445                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            329.457724                       # Core power per rank (mW)
system.mem_ctrls_0.totalIdleTime           6203809084                       # Total Idle time Per DRAM Rank
system.mem_ctrls_0.memoryStateTime::IDLE     28649286                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF      61100000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::SREF   4518451524                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN    686369339                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT      83485709                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN    999149151                       # Time in different power states
system.mem_ctrls_1.actEnergy                  2541840                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                  1328250                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy                16471980                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy         65766480.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy             43684230                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy              4920960                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.actPowerDownEnergy       226743720                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_1.prePowerDownEnergy        92343840                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_1.selfRefreshEnergy       1346184660                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_1.totalEnergy             1800013470                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            282.257426                       # Core power per rank (mW)
system.mem_ctrls_1.totalIdleTime           6268430404                       # Total Idle time Per DRAM Rank
system.mem_ctrls_1.memoryStateTime::IDLE      9963341                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF      27820000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::SREF   5530798845                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN    240466936                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT      70941310                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN    497214577                       # Time in different power states
system.pwrStateResidencyTicks::UNDEFINED   6377205009                       # Cumulative time (in ticks) in various power states
system.cpu.branchPred.lookups                  325886                       # Number of BP lookups
system.cpu.branchPred.condPredicted            325886                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect              2979                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups               289670                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.usedRAS                    1377                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect                342                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups          289670                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits             270499                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses            19171                       # Number of indirect misses.
system.cpu.branchPredindirectMispredicted         1787                       # Number of mispredicted indirect branches.
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       667                       # Clock period in ticks
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED   6377205009                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.rdAccesses                     4856067                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                     2110705                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                           501                       # TLB misses on read requests
system.cpu.dtb.wrMisses                            88                       # TLB misses on write requests
system.cpu.apic_clk_domain.clock                10672                       # Clock period in ticks
system.cpu.interrupts.pwrStateResidencyTicks::UNDEFINED   6377205009                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED   6377205009                       # Cumulative time (in ticks) in various power states
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                     1625909                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                           114                       # TLB misses on write requests
system.cpu.workload.numSyscalls                    27                       # Number of system calls
system.cpu.pwrStateResidencyTicks::ON      6377205009                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                          9561028                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.fetch.icacheStallCycles            1648483                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.Insts                       14500971                       # Number of instructions fetch has processed
system.cpu.fetch.Branches                      325886                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches             271876                       # Number of branches that fetch has predicted taken
system.cpu.fetch.Cycles                       7862116                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.SquashCycles                    6364                       # Number of cycles fetch has spent squashing
system.cpu.fetch.TlbCycles                        127                       # Number of cycles fetch has spent waiting for tlb
system.cpu.fetch.MiscStallCycles                   18                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingTrapStallCycles           306                       # Number of stall cycles due to pending traps
system.cpu.fetch.PendingQuiesceStallCycles           14                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.IcacheWaitRetryStallCycles           15                       # Number of stall cycles due to full MSHR
system.cpu.fetch.CacheLines                   1625868                       # Number of cache lines fetched
system.cpu.fetch.IcacheSquashes                  1191                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.rateDist::samples            9514261                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              2.352262                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             3.312011                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                  5797916     60.94%     60.94% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                   368458      3.87%     64.81% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                   160658      1.69%     66.50% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                   193280      2.03%     68.53% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                   290611      3.05%     71.59% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                   175539      1.85%     73.43% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                   361606      3.80%     77.23% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                   428896      4.51%     81.74% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                  1737297     18.26%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total              9514261                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.034085                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        1.516675                       # Number of inst fetches per cycle
system.cpu.decode.IdleCycles                   681195                       # Number of cycles decode is idle
system.cpu.decode.BlockedCycles               5961798                       # Number of cycles decode is blocked
system.cpu.decode.RunCycles                   1292877                       # Number of cycles decode is running
system.cpu.decode.UnblockCycles               1575209                       # Number of cycles decode is unblocking
system.cpu.decode.SquashCycles                   3182                       # Number of cycles decode is squashing
system.cpu.decode.DecodedInsts               22349883                       # Number of instructions handled by decode
system.cpu.rename.SquashCycles                   3182                       # Number of cycles rename is squashing
system.cpu.rename.IdleCycles                  1279508                       # Number of cycles rename is idle
system.cpu.rename.BlockCycles                  304967                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles           2403                       # count of cycles rename stalled for serializing inst
system.cpu.rename.RunCycles                   2268559                       # Number of cycles rename is running
system.cpu.rename.UnblockCycles               5655642                       # Number of cycles rename is unblocking
system.cpu.rename.RenamedInsts               22336238                       # Number of instructions processed by rename
system.cpu.rename.ROBFullEvents                  2223                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                 383587                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents                5061791                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents                  20024                       # Number of times rename has blocked due to SQ full
system.cpu.rename.RenamedOperands            21666748                       # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups              48516912                       # Number of register rename lookups that rename has made
system.cpu.rename.int_rename_lookups         24901324                       # Number of integer rename lookups
system.cpu.rename.fp_rename_lookups          14702393                       # Number of floating rename lookups
system.cpu.rename.CommittedMaps              21513140                       # Number of HB maps that are committed
system.cpu.rename.UndoneMaps                   153608                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts                 86                       # count of serializing insts renamed
system.cpu.rename.tempSerializingInsts             59                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                   8213107                       # count of insts added to the skid buffer
system.cpu.memDep0.insertedLoads              4526706                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores             2114284                       # Number of stores inserted to the mem dependence unit.
system.cpu.memDep0.conflictingLoads           2098567                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores          2089732                       # Number of conflicting stores.
system.cpu.iq.iqInstsAdded                   22311816                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqNonSpecInstsAdded                  74                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqInstsIssued                  22348224                       # Number of instructions issued
system.cpu.iq.iqSquashedInstsIssued               844                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedInstsExamined          111805                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedOperandsExamined       152079                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.iqSquashedNonSpecRemoved             47                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.issued_per_cycle::samples       9514261                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         2.348919                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        2.043820                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0             1969599     20.70%     20.70% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1             2046732     21.51%     42.21% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2             1726757     18.15%     60.36% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3             1190786     12.52%     72.88% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4             1080187     11.35%     84.23% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5              719814      7.57%     91.80% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6              326274      3.43%     95.23% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7              234738      2.47%     97.69% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8              219374      2.31%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total         9514261                       # Number of insts issued each cycle
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                   55514     38.18%     38.18% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%     38.18% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     38.18% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                  2740      1.88%     40.06% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     40.06% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     40.06% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     40.06% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     40.06% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     40.06% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     40.06% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     40.06% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     40.06% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     40.06% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                     17      0.01%     40.08% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     40.08% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                     13      0.01%     40.09% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     2      0.00%     40.09% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     40.09% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     40.09% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    1      0.00%     40.09% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     40.09% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     40.09% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 2      0.00%     40.09% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     40.09% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     40.09% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     40.09% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     40.09% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     40.09% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult            85837     59.04%     99.12% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     99.12% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     99.12% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%     99.12% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%     99.12% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%     99.12% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%     99.12% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%     99.12% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%     99.12% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%     99.12% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%     99.12% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                    643      0.44%     99.57% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                   437      0.30%     99.87% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead               171      0.12%     99.98% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite               23      0.02%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.FU_type_0::No_OpClass             35610      0.16%      0.16% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu               7209933     32.26%     32.42% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                   24      0.00%     32.42% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                  1156      0.01%     32.43% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd             4197012     18.78%     51.21% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     51.21% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     51.21% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     51.21% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     51.21% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     51.21% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     51.21% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     51.21% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                  395      0.00%     51.21% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     51.21% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                  866      0.00%     51.21% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    6      0.00%     51.21% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                  992      0.00%     51.22% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                 602      0.00%     51.22% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     51.22% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     51.22% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                241      0.00%     51.22% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     51.22% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     51.22% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd         2097298      9.38%     60.60% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     60.60% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     60.60% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     60.60% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     60.60% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     60.60% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult        2097448      9.39%     69.99% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     69.99% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     69.99% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     69.99% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     69.99% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     69.99% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     69.99% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     69.99% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     69.99% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     69.99% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     69.99% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead                62618      0.28%     70.27% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite               13605      0.06%     70.33% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead         4532767     20.28%     90.61% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite        2097651      9.39%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total               22348224                       # Type of FU issued
system.cpu.iq.rate                           2.337429                       # Inst issue rate
system.cpu.iq.fu_busy_cnt                      145400                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.006506                       # FU busy rate (busy events/executed inst)
system.cpu.iq.int_inst_queue_reads           24217330                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_writes           7455438                       # Number of integer instruction queue writes
system.cpu.iq.int_inst_queue_wakeup_accesses      7313982                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_reads            30139623                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_writes           14968468                       # Number of floating instruction queue writes
system.cpu.iq.fp_inst_queue_wakeup_accesses     14949874                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.int_alu_accesses                7343857                       # Number of integer alu accesses
system.cpu.iq.fp_alu_accesses                15114157                       # Number of floating point alu accesses
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iew.lsq.thread0.forwLoads             2478                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.squashedLoads        16635                       # Number of loads squashed
system.cpu.iew.lsq.thread0.ignoredResponses           13                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.memOrderViolation          216                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.squashedStores         7336                       # Number of stores squashed
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.rescheduledLoads        69914                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.cacheBlocked          4540                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewSquashCycles                   3182                       # Number of cycles IEW is squashing
system.cpu.iew.iewBlockCycles                   61624                       # Number of cycles IEW is blocking
system.cpu.iew.iewUnblockCycles                225072                       # Number of cycles IEW is unblocking
system.cpu.iew.iewDispatchedInsts            22311890                       # Number of instructions dispatched to IQ
system.cpu.iew.iewDispSquashedInsts               160                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispLoadInsts               4526706                       # Number of dispatched load instructions
system.cpu.iew.iewDispStoreInsts              2114284                       # Number of dispatched store instructions
system.cpu.iew.iewDispNonSpecInsts                 55                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewIQFullEvents                    785                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewLSQFullEvents                219314                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.memOrderViolationEvents            216                       # Number of memory order violations
system.cpu.iew.predictedTakenIncorrect            942                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.predictedNotTakenIncorrect         2778                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.branchMispredicts                 3720                       # Number of branch mispredicts detected at execute
system.cpu.iew.iewExecutedInsts              22341448                       # Number of executed instructions
system.cpu.iew.iewExecLoadInsts               4593833                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts              6776                       # Number of squashed instructions skipped in execute
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_refs                      6704535                       # number of memory reference insts executed
system.cpu.iew.exec_branches                   313803                       # Number of branches executed
system.cpu.iew.exec_stores                    2110702                       # Number of stores executed
system.cpu.iew.exec_rate                     2.336720                       # Inst execution rate
system.cpu.iew.wb_sent                       22265384                       # cumulative count of insts sent to commit
system.cpu.iew.wb_count                      22263856                       # cumulative count of insts written-back
system.cpu.iew.wb_producers                  13275009                       # num instructions producing a value
system.cpu.iew.wb_consumers                  18983391                       # num instructions consuming a value
system.cpu.iew.wb_rate                       2.328605                       # insts written-back per cycle
system.cpu.iew.wb_fanout                     0.699296                       # average fanout of values written-back
system.cpu.commit.commitSquashedInsts          111897                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls              27                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts              2996                       # The number of times a branch was mispredicted
system.cpu.commit.committed_per_cycle::samples      9497700                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     2.337417                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     3.163868                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0      3904758     41.11%     41.11% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1      2906691     30.60%     71.72% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2        38609      0.41%     72.12% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3         9485      0.10%     72.22% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4       280301      2.95%     75.17% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5        25162      0.26%     75.44% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6       111665      1.18%     76.62% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7       497516      5.24%     81.85% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8      1723513     18.15%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total      9497700                       # Number of insts commited each cycle
system.cpu.commit.committedInsts             14399449                       # Number of instructions committed
system.cpu.commit.committedOps               22200084                       # Number of ops (including micro ops) committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.refs                        6617019                       # Number of memory references committed
system.cpu.commit.loads                       4510071                       # Number of loads committed
system.cpu.commit.membars                           0                       # Number of memory barriers committed
system.cpu.commit.branches                     310224                       # Number of branches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.commit.fp_insts                   14945212                       # Number of committed floating point instructions.
system.cpu.commit.int_insts                  13775566                       # Number of committed integer instructions.
system.cpu.commit.function_calls                  588                       # Number of function calls committed.
system.cpu.commit.op_class_0::No_OpClass        34178      0.15%      0.15% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu          7157226     32.24%     32.39% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult              11      0.00%     32.39% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv             1083      0.00%     32.40% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd        4194322     18.89%     51.29% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     51.29% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt              0      0.00%     51.29% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     51.29% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     51.29% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     51.29% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     51.29% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     51.29% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd             284      0.00%     51.29% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     51.29% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu             403      0.00%     51.29% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               6      0.00%     51.29% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt             664      0.00%     51.30% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc            482      0.00%     51.30% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     51.30% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     51.30% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift           102      0.00%     51.30% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     51.30% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     51.30% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd      2097152      9.45%     60.75% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     60.75% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     60.75% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     60.75% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     60.75% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     60.75% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult      2097152      9.45%     70.19% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     70.19% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     70.19% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     70.19% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     70.19% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     70.19% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     70.19% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     70.19% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     70.19% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     70.19% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     70.19% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead           52961      0.24%     70.43% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite           9460      0.04%     70.47% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead      4457110     20.08%     90.55% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite      2097488      9.45%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total          22200084                       # Class of committed instruction
system.cpu.commit.bw_lim_events               1723513                       # number cycles where commit BW limit reached
system.cpu.rob.rob_reads                     30086168                       # The number of ROB reads
system.cpu.rob.rob_writes                    44640697                       # The number of ROB writes
system.cpu.timesIdled                             504                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles                           46767                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.committedInsts                    14399449                       # Number of Instructions Simulated
system.cpu.committedOps                      22200084                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               0.663986                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         0.663986                       # CPI: Total CPI of All Threads
system.cpu.ipc                               1.506057                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         1.506057                       # IPC: Total IPC of All Threads
system.cpu.int_regfile_reads                 24933661                       # number of integer regfile reads
system.cpu.int_regfile_writes                 6955991                       # number of integer regfile writes
system.cpu.fp_regfile_reads                  14688976                       # number of floating regfile reads
system.cpu.fp_regfile_writes                 12851962                       # number of floating regfile writes
system.cpu.cc_regfile_reads                   1577383                       # number of cc regfile reads
system.cpu.cc_regfile_writes                  1774320                       # number of cc regfile writes
system.cpu.misc_regfile_reads                 7336699                       # number of misc regfile reads
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED   6377205009                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          1013.829941                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             6759586                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            153115                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             44.147118                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            191429                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  1013.829941                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.990068                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.990068                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           66                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          210                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          236                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          512                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          13925987                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         13925987                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED   6377205009                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::.cpu.data      4520615                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         4520615                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::.cpu.data      2085855                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        2085855                       # number of WriteReq hits
system.cpu.dcache.demand_hits::.cpu.data      6606470                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          6606470                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      6606470                       # number of overall hits
system.cpu.dcache.overall_hits::total         6606470                       # number of overall hits
system.cpu.dcache.ReadReq_misses::.cpu.data       258873                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        258873                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::.cpu.data        21093                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        21093                       # number of WriteReq misses
system.cpu.dcache.demand_misses::.cpu.data       279966                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         279966                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       279966                       # number of overall misses
system.cpu.dcache.overall_misses::total        279966                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   4664028849                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   4664028849                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::.cpu.data    430145555                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    430145555                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::.cpu.data   5094174404                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   5094174404                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   5094174404                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   5094174404                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data      4779488                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      4779488                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.cpu.data      2106948                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      2106948                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::.cpu.data      6886436                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      6886436                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      6886436                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      6886436                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.054163                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.054163                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.010011                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.010011                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.040655                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.040655                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.040655                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.040655                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 18016.667822                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 18016.667822                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 20392.810648                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 20392.810648                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 18195.689491                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 18195.689491                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 18195.689491                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 18195.689491                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs        27236                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs              1463                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    18.616541                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        56477                       # number of writebacks
system.cpu.dcache.writebacks::total             56477                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data       116182                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total       116182                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data        10668                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        10668                       # number of WriteReq MSHR hits
system.cpu.dcache.demand_mshr_hits::.cpu.data       126850                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total       126850                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data       126850                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total       126850                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data       142691                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       142691                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data        10425                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        10425                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::.cpu.data       153116                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       153116                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data       153116                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       153116                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data   2733129882                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   2733129882                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data    214339720                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    214339720                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data   2947469602                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   2947469602                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data   2947469602                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   2947469602                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.029855                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.029855                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.004948                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.004948                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.022234                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.022234                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.022234                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.022234                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 19154.185492                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 19154.185492                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 20560.164988                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 20560.164988                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 19249.912498                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 19249.912498                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 19249.912498                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 19249.912498                       # average overall mshr miss latency
system.cpu.dcache.replacements                 152091                       # number of replacements
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED   6377205009                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED   6377205009                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED   6377205009                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           698.881418                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             1625563                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               823                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs           1975.167679                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             88711                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   698.881418                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.682501                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.682501                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          729                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           51                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          678                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.711914                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           3252559                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          3252559                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED   6377205009                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::.cpu.inst      1624740                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1624740                       # number of ReadReq hits
system.cpu.icache.demand_hits::.cpu.inst      1624740                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1624740                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      1624740                       # number of overall hits
system.cpu.icache.overall_hits::total         1624740                       # number of overall hits
system.cpu.icache.ReadReq_misses::.cpu.inst         1128                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          1128                       # number of ReadReq misses
system.cpu.icache.demand_misses::.cpu.inst         1128                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           1128                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         1128                       # number of overall misses
system.cpu.icache.overall_misses::total          1128                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     92843064                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     92843064                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::.cpu.inst     92843064                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     92843064                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     92843064                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     92843064                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      1625868                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1625868                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::.cpu.inst      1625868                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1625868                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      1625868                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1625868                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000694                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000694                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000694                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000694                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000694                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000694                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 82307.680851                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 82307.680851                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 82307.680851                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 82307.680851                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 82307.680851                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 82307.680851                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          300                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 4                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs           75                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks           94                       # number of writebacks
system.cpu.icache.writebacks::total                94                       # number of writebacks
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          305                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          305                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::.cpu.inst          305                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          305                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          305                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          305                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          823                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          823                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::.cpu.inst          823                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          823                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          823                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          823                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     71902599                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     71902599                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     71902599                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     71902599                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     71902599                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     71902599                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000506                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000506                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000506                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000506                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000506                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000506                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 87366.462940                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 87366.462940                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 87366.462940                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 87366.462940                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 87366.462940                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 87366.462940                       # average overall mshr miss latency
system.cpu.icache.replacements                     94                       # number of replacements
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED   6377205009                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED   6377205009                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.l2.tags.pwrStateResidencyTicks::UNDEFINED   6377205009                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  4464.132855                       # Cycle average of tags in use
system.l2.tags.total_refs                      306117                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                      5371                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     56.994414                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     74704                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.cpu.inst       749.235658                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      3714.897197                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.cpu.inst        0.022865                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.113370                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.136235                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          5371                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           58                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         5313                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.163910                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   2454307                       # Number of tag accesses
system.l2.tags.data_accesses                  2454307                       # Number of data accesses
system.l2.pwrStateResidencyTicks::UNDEFINED   6377205009                       # Cumulative time (in ticks) in various power states
system.l2.WritebackDirty_hits::.writebacks        56477                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            56477                       # number of WritebackDirty hits
system.l2.WritebackClean_hits::.writebacks           92                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total               92                       # number of WritebackClean hits
system.l2.UpgradeReq_hits::.cpu.data                1                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                    1                       # number of UpgradeReq hits
system.l2.ReadExReq_hits::.cpu.data             20290                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 20290                       # number of ReadExReq hits
system.l2.ReadCleanReq_hits::.cpu.inst             17                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                 17                       # number of ReadCleanReq hits
system.l2.ReadSharedReq_hits::.cpu.data        128259                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            128259                       # number of ReadSharedReq hits
system.l2.demand_hits::.cpu.inst                   17                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data               148549                       # number of demand (read+write) hits
system.l2.demand_hits::total                   148566                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                  17                       # number of overall hits
system.l2.overall_hits::.cpu.data              148549                       # number of overall hits
system.l2.overall_hits::total                  148566                       # number of overall hits
system.l2.ReadExReq_misses::.cpu.data             415                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                 415                       # number of ReadExReq misses
system.l2.ReadCleanReq_misses::.cpu.inst          805                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              805                       # number of ReadCleanReq misses
system.l2.ReadSharedReq_misses::.cpu.data         4151                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total            4151                       # number of ReadSharedReq misses
system.l2.demand_misses::.cpu.inst                805                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data               4566                       # number of demand (read+write) misses
system.l2.demand_misses::total                   5371                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               805                       # number of overall misses
system.l2.overall_misses::.cpu.data              4566                       # number of overall misses
system.l2.overall_misses::total                  5371                       # number of overall misses
system.l2.ReadExReq_miss_latency::.cpu.data     35304310                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total      35304310                       # number of ReadExReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu.inst     69998982                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     69998982                       # number of ReadCleanReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu.data    473914172                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total    473914172                       # number of ReadSharedReq miss cycles
system.l2.demand_miss_latency::.cpu.inst     69998982                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data    509218482                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        579217464                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     69998982                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data    509218482                       # number of overall miss cycles
system.l2.overall_miss_latency::total       579217464                       # number of overall miss cycles
system.l2.WritebackDirty_accesses::.writebacks        56477                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        56477                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_accesses::.writebacks           92                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total           92                       # number of WritebackClean accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu.data            1                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total                1                       # number of UpgradeReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu.data         20705                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             20705                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu.inst          822                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            822                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu.data       132410                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        132410                       # number of ReadSharedReq accesses(hits+misses)
system.l2.demand_accesses::.cpu.inst              822                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data           153115                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               153937                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst             822                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data          153115                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              153937                       # number of overall (read+write) accesses
system.l2.ReadExReq_miss_rate::.cpu.data     0.020043                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.020043                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.979319                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.979319                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.031350                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.031350                       # miss rate for ReadSharedReq accesses
system.l2.demand_miss_rate::.cpu.inst        0.979319                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.029821                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.034891                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.979319                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.029821                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.034891                       # miss rate for overall accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 85070.626506                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 85070.626506                       # average ReadExReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 86955.257143                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 86955.257143                       # average ReadCleanReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 114168.675500                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 114168.675500                       # average ReadSharedReq miss latency
system.l2.demand_avg_miss_latency::.cpu.inst 86955.257143                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 111523.977661                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 107841.642897                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 86955.257143                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 111523.977661                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 107841.642897                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.ReadExReq_mshr_misses::.cpu.data          415                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total            415                       # number of ReadExReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          805                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          805                       # number of ReadCleanReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu.data         4151                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total         4151                       # number of ReadSharedReq MSHR misses
system.l2.demand_mshr_misses::.cpu.inst           805                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data          4566                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              5371                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          805                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data         4566                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             5371                       # number of overall MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data     29768210                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total     29768210                       # number of ReadExReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     59260282                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     59260282                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data    418539832                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total    418539832                       # number of ReadSharedReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.inst     59260282                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data    448308042                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    507568324                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     59260282                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data    448308042                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    507568324                       # number of overall MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.020043                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.020043                       # mshr miss rate for ReadExReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.979319                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.979319                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.031350                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.031350                       # mshr miss rate for ReadSharedReq accesses
system.l2.demand_mshr_miss_rate::.cpu.inst     0.979319                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.029821                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.034891                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.979319                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.029821                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.034891                       # mshr miss rate for overall accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 71730.626506                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 71730.626506                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 73615.257143                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 73615.257143                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 100828.675500                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 100828.675500                       # average ReadSharedReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 73615.257143                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 98183.977661                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 94501.642897                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 73615.257143                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 98183.977661                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 94501.642897                       # average overall mshr miss latency
system.l2.replacements                              0                       # number of replacements
system.membus.snoop_filter.tot_requests          5371                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED   6377205009                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp               4956                       # Transaction distribution
system.membus.trans_dist::ReadExReq               415                       # Transaction distribution
system.membus.trans_dist::ReadExResp              415                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          4956                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port        10742                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total        10742                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  10742                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port       343744                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total       343744                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  343744                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples              5371                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    5371    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                5371                       # Request fanout histogram
system.membus.reqLayer2.occupancy             3582457                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.1                       # Layer utilization (%)
system.membus.respLayer1.occupancy           20735616                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.3                       # Layer utilization (%)
system.tol2bus.snoop_filter.tot_requests       306124                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_requests       152192                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_requests            6                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.tot_snoops              0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.pwrStateResidencyTicks::UNDEFINED   6377205009                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp            133233                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        56477                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean           94                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict           95614                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq               1                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp              1                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            20705                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           20705                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           823                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       132410                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         1739                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side       458323                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                460062                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        58624                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side     13413888                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total               13472512                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                               1                       # Total snoops (count)
system.tol2bus.snoopTraffic                        64                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           153939                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000078                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.008829                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 153927     99.99%     99.99% # Request fanout histogram
system.tol2bus.snoop_fanout::1                     12      0.01%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             153939                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy          279650422                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              4.4                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           1646823                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         306384448                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             4.8                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
