// Seed: 2942735529
module module_0 (
    output logic id_0,
    input  tri0  id_1,
    output tri   id_2,
    input  tri0  id_3
    , id_7,
    input  uwire id_4,
    output logic id_5
);
  always @(id_7 & 1 ==? id_1) begin : LABEL_0
    if (1) id_0 <= id_3;
    else begin : LABEL_1
      id_5 <= 1;
    end
  end
  assign module_1.id_6 = 0;
  assign id_5 = id_1;
  assign id_2 = id_4;
  wire id_8;
  logic [7:0] id_9, id_10;
  wire id_11;
  final begin : LABEL_2
    if (1) begin : LABEL_3
      id_5 <= {-1 == id_11, -1};
    end
  end
  assign id_10[-1] = -1 < -1;
endmodule : SymbolIdentifier
module module_1 (
    input tri0 id_0,
    output wand id_1,
    output logic id_2,
    input wand id_3,
    input tri1 id_4,
    output tri1 id_5,
    input wor id_6,
    output wand id_7,
    input wire id_8,
    input wor id_9,
    input supply0 id_10
);
  module_0 modCall_1 (
      id_2,
      id_3,
      id_1,
      id_9,
      id_9,
      id_2
  );
  wire id_12;
  logic [1 : 1] id_13;
  ;
  always_latch @(posedge -1'b0)
    if (-1)
      if (1'b0) begin : LABEL_0
        $signed(34);
        ;
      end else id_2 = 1;
    else begin : LABEL_1
      id_13 <= id_9;
    end
endmodule
