#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1110-g18392a46)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_0000018f0b8bec20 .scope module, "tb_top" "tb_top" 2 5;
 .timescale -9 -12;
v0000018f0b95f810_0 .var "clk", 0 0;
v0000018f0b95ee10_0 .var/i "cycle_count", 31 0;
v0000018f0b95f4f0_0 .var "rst", 0 0;
S_0000018f0b8ee740 .scope module, "uut" "top" 2 12, 3 3 0, S_0000018f0b8bec20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
v0000018f0b95a260_0 .net "Rd_exe", 4 0, v0000018f0b94b510_0;  1 drivers
v0000018f0b95ad00_0 .net "Rs_exe", 4 0, v0000018f0b94bdd0_0;  1 drivers
v0000018f0b95a940_0 .net "Rt_exe", 4 0, v0000018f0b94ab10_0;  1 drivers
v0000018f0b95af80_0 .net "alucontrol_decode", 3 0, v0000018f0b94bc90_0;  1 drivers
v0000018f0b9595e0_0 .net "alucontrol_exe", 3 0, v0000018f0b94ac50_0;  1 drivers
v0000018f0b95a440_0 .net "aluout_exe", 31 0, v0000018f0b8e6030_0;  1 drivers
v0000018f0b95a6c0_0 .net "aluout_mem", 31 0, v0000018f0b8e4ff0_0;  1 drivers
v0000018f0b95a9e0_0 .net "aluout_wb", 31 0, v0000018f0b955ca0_0;  1 drivers
v0000018f0b959680_0 .net "alusrc_decode", 0 0, L_0000018f0b95f590;  1 drivers
v0000018f0b9590e0_0 .net "alusrc_exe", 0 0, v0000018f0b94a570_0;  1 drivers
v0000018f0b95a620_0 .net "branch_decode", 0 0, L_0000018f0b95eeb0;  1 drivers
v0000018f0b959b80_0 .net "clk", 0 0, v0000018f0b95f810_0;  1 drivers
v0000018f0b959180_0 .net "data1_decode", 31 0, L_0000018f0b95fc70;  1 drivers
v0000018f0b9592c0_0 .net "data1_exe", 31 0, v0000018f0b94a070_0;  1 drivers
v0000018f0b959cc0_0 .net "data2_decode", 31 0, L_0000018f0b95d1f0;  1 drivers
v0000018f0b95a8a0_0 .net "data2_exe", 31 0, v0000018f0b94acf0_0;  1 drivers
v0000018f0b959720_0 .net "flush_decode", 0 0, L_0000018f0b8e6f00;  1 drivers
v0000018f0b95a120_0 .net "flush_exe", 0 0, L_0000018f0b8e6fe0;  1 drivers
v0000018f0b95a080_0 .net "forwardA_decode", 0 0, v0000018f0b949aa0_0;  1 drivers
v0000018f0b959c20_0 .net "forwardA_exe", 1 0, v0000018f0b948c40_0;  1 drivers
v0000018f0b95a1c0_0 .net "forwardB_decode", 0 0, v0000018f0b948ec0_0;  1 drivers
v0000018f0b95ab20_0 .net "forwardB_exe", 1 0, v0000018f0b949b40_0;  1 drivers
v0000018f0b95aa80_0 .net "instr_decode", 31 0, v0000018f0b94f1e0_0;  1 drivers
v0000018f0b95a3a0_0 .net "instr_fetch", 31 0, L_0000018f0b8e6e90;  1 drivers
v0000018f0b95ae40_0 .net "jump_decode", 0 0, L_0000018f0b95eb90;  1 drivers
v0000018f0b9597c0_0 .net "memtoreg_decode", 0 0, L_0000018f0b95ea50;  1 drivers
v0000018f0b959860_0 .net "memtoreg_exe", 0 0, v0000018f0b94b470_0;  1 drivers
v0000018f0b95abc0_0 .net "memtoreg_mem", 0 0, v0000018f0b8e4b90_0;  1 drivers
v0000018f0b959ea0_0 .net "memtoreg_wb", 0 0, v0000018f0b956a60_0;  1 drivers
v0000018f0b959900_0 .net "memwrite_decode", 0 0, L_0000018f0b95f090;  1 drivers
v0000018f0b959d60_0 .net "memwrite_exe", 0 0, v0000018f0b94b650_0;  1 drivers
v0000018f0b95ac60_0 .net "memwrite_mem", 0 0, v0000018f0b8e5bd0_0;  1 drivers
v0000018f0b959f40_0 .net "pc_branch", 31 0, L_0000018f0b95e730;  1 drivers
v0000018f0b959e00_0 .net "pc_decode", 31 0, v0000018f0b94f280_0;  1 drivers
v0000018f0b959360_0 .net "pc_fetch", 31 0, L_0000018f0b95f630;  1 drivers
v0000018f0b95a4e0_0 .net "pc_jump", 31 0, L_0000018f0b95cc50;  1 drivers
v0000018f0b9599a0_0 .net "pcsrc_decode", 0 0, L_0000018f0b8e7280;  1 drivers
v0000018f0b959a40_0 .net "readdata_mem", 31 0, L_0000018f0b8e66b0;  1 drivers
v0000018f0b95a300_0 .net "readdata_wb", 31 0, v0000018f0b956f60_0;  1 drivers
v0000018f0b95a580_0 .net "regaddr_exe", 4 0, L_0000018f0b95c7f0;  1 drivers
v0000018f0b959220_0 .net "regaddr_mem", 4 0, v0000018f0b8e5130_0;  1 drivers
v0000018f0b95a760_0 .net "regaddr_wb", 4 0, v0000018f0b9553e0_0;  1 drivers
v0000018f0b95ada0_0 .net "regdst_decode", 0 0, L_0000018f0b95f6d0;  1 drivers
v0000018f0b95aee0_0 .net "regdst_exe", 0 0, v0000018f0b94b6f0_0;  1 drivers
v0000018f0b95f3b0_0 .net "regwrite_decode", 0 0, L_0000018f0b95ec30;  1 drivers
v0000018f0b95fdb0_0 .net "regwrite_exe", 0 0, v0000018f0b94b830_0;  1 drivers
v0000018f0b95f310_0 .net "regwrite_mem", 0 0, v0000018f0b8e5310_0;  1 drivers
v0000018f0b95f1d0_0 .net "regwrite_wb", 0 0, v0000018f0b955480_0;  1 drivers
v0000018f0b95f130_0 .net "result_wb", 31 0, L_0000018f0b95d6f0;  1 drivers
v0000018f0b95f270_0 .net "rst", 0 0, v0000018f0b95f4f0_0;  1 drivers
v0000018f0b95fef0_0 .net "shamt_exe", 4 0, v0000018f0b94b0b0_0;  1 drivers
v0000018f0b95eaf0_0 .net "signext_decode", 31 0, L_0000018f0b95e190;  1 drivers
v0000018f0b95ef50_0 .net "signext_exe", 31 0, v0000018f0b94b8d0_0;  1 drivers
v0000018f0b95fe50_0 .net "stall_compare", 0 0, L_0000018f0b8e6f70;  1 drivers
v0000018f0b95e910_0 .net "stall_decode", 0 0, L_0000018f0b8e73d0;  1 drivers
v0000018f0b95f450_0 .net "stall_pc", 0 0, L_0000018f0b8e6aa0;  1 drivers
v0000018f0b95fa90_0 .net "writedata_exe", 31 0, L_0000018f0b95d790;  1 drivers
v0000018f0b95fbd0_0 .net "writedata_mem", 31 0, v0000018f0b8e5e50_0;  1 drivers
L_0000018f0b95d150 .part v0000018f0b94f1e0_0, 21, 5;
L_0000018f0b95ced0 .part v0000018f0b94f1e0_0, 16, 5;
L_0000018f0b95dd30 .part v0000018f0b94f1e0_0, 11, 5;
L_0000018f0b95cd90 .part v0000018f0b94f1e0_0, 6, 5;
L_0000018f0b95e2d0 .part v0000018f0b94f1e0_0, 21, 5;
L_0000018f0b95e690 .part v0000018f0b94f1e0_0, 16, 5;
S_0000018f0b8ea2e0 .scope module, "exe2mem" "EXE2MEM" 3 50, 4 3 0, S_0000018f0b8ee740;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "regwrite_exe";
    .port_info 3 /INPUT 1 "memtoreg_exe";
    .port_info 4 /INPUT 1 "memwrite_exe";
    .port_info 5 /INPUT 32 "aluout_exe";
    .port_info 6 /INPUT 32 "writedata_exe";
    .port_info 7 /INPUT 5 "regaddr_exe";
    .port_info 8 /OUTPUT 1 "regwrite_mem";
    .port_info 9 /OUTPUT 1 "memtoreg_mem";
    .port_info 10 /OUTPUT 1 "memwrite_mem";
    .port_info 11 /OUTPUT 32 "aluout_mem";
    .port_info 12 /OUTPUT 32 "writedata_mem";
    .port_info 13 /OUTPUT 5 "regaddr_mem";
v0000018f0b8e5950_0 .net "aluout_exe", 31 0, v0000018f0b8e6030_0;  alias, 1 drivers
v0000018f0b8e4ff0_0 .var "aluout_mem", 31 0;
v0000018f0b8e59f0_0 .net "clk", 0 0, v0000018f0b95f810_0;  alias, 1 drivers
v0000018f0b8e5a90_0 .net "memtoreg_exe", 0 0, v0000018f0b94b470_0;  alias, 1 drivers
v0000018f0b8e4b90_0 .var "memtoreg_mem", 0 0;
v0000018f0b8e5b30_0 .net "memwrite_exe", 0 0, v0000018f0b94b650_0;  alias, 1 drivers
v0000018f0b8e5bd0_0 .var "memwrite_mem", 0 0;
v0000018f0b8e5c70_0 .net "regaddr_exe", 4 0, L_0000018f0b95c7f0;  alias, 1 drivers
v0000018f0b8e5130_0 .var "regaddr_mem", 4 0;
v0000018f0b8e4690_0 .net "regwrite_exe", 0 0, v0000018f0b94b830_0;  alias, 1 drivers
v0000018f0b8e5310_0 .var "regwrite_mem", 0 0;
v0000018f0b8e5f90_0 .net "rst", 0 0, v0000018f0b95f4f0_0;  alias, 1 drivers
v0000018f0b8e49b0_0 .net "writedata_exe", 31 0, L_0000018f0b95d790;  alias, 1 drivers
v0000018f0b8e5e50_0 .var "writedata_mem", 31 0;
E_0000018f0b8b6140 .event posedge, v0000018f0b8e59f0_0;
S_0000018f0b819b50 .scope module, "exestage" "EXEStage" 3 48, 5 3 0, S_0000018f0b8ee740;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "regwrite_exe";
    .port_info 3 /INPUT 1 "memtoreg_exe";
    .port_info 4 /INPUT 1 "memwrite_exe";
    .port_info 5 /INPUT 1 "alusrc_exe";
    .port_info 6 /INPUT 1 "regdst_exe";
    .port_info 7 /INPUT 4 "alucontrol_exe";
    .port_info 8 /INPUT 5 "Rs_exe";
    .port_info 9 /INPUT 5 "Rt_exe";
    .port_info 10 /INPUT 5 "Rd_exe";
    .port_info 11 /INPUT 5 "shamt_exe";
    .port_info 12 /INPUT 32 "data1_exe";
    .port_info 13 /INPUT 32 "data2_exe";
    .port_info 14 /INPUT 32 "signext_exe";
    .port_info 15 /INPUT 32 "result_wb";
    .port_info 16 /INPUT 32 "aluout_mem";
    .port_info 17 /INPUT 2 "forwardA_exe";
    .port_info 18 /INPUT 2 "forwardB_exe";
    .port_info 19 /OUTPUT 5 "regaddr_exe";
    .port_info 20 /OUTPUT 32 "aluout_exe";
    .port_info 21 /OUTPUT 32 "writedata_exe";
v0000018f0b948920_0 .net "Rd_exe", 4 0, v0000018f0b94b510_0;  alias, 1 drivers
v0000018f0b949140_0 .net "Rs_exe", 4 0, v0000018f0b94bdd0_0;  alias, 1 drivers
v0000018f0b949000_0 .net "Rt_exe", 4 0, v0000018f0b94ab10_0;  alias, 1 drivers
v0000018f0b949a00_0 .net "alucontrol_exe", 3 0, v0000018f0b94ac50_0;  alias, 1 drivers
v0000018f0b949460_0 .net "aluout_exe", 31 0, v0000018f0b8e6030_0;  alias, 1 drivers
v0000018f0b9482e0_0 .net "aluout_mem", 31 0, v0000018f0b8e4ff0_0;  alias, 1 drivers
v0000018f0b949dc0_0 .net "alusrc_exe", 0 0, v0000018f0b94a570_0;  alias, 1 drivers
v0000018f0b949e60_0 .net "clk", 0 0, v0000018f0b95f810_0;  alias, 1 drivers
v0000018f0b948380_0 .net "data1_exe", 31 0, v0000018f0b94a070_0;  alias, 1 drivers
v0000018f0b9490a0_0 .net "data2_exe", 31 0, v0000018f0b94acf0_0;  alias, 1 drivers
v0000018f0b948420_0 .net "forwardA_exe", 1 0, v0000018f0b948c40_0;  alias, 1 drivers
v0000018f0b948b00_0 .net "forwardB_exe", 1 0, v0000018f0b949b40_0;  alias, 1 drivers
v0000018f0b949f00_0 .net "memtoreg_exe", 0 0, v0000018f0b94b470_0;  alias, 1 drivers
v0000018f0b948240_0 .net "memwrite_exe", 0 0, v0000018f0b94b650_0;  alias, 1 drivers
v0000018f0b949c80_0 .net "regaddr_exe", 4 0, L_0000018f0b95c7f0;  alias, 1 drivers
v0000018f0b9498c0_0 .net "regdst_exe", 0 0, v0000018f0b94b6f0_0;  alias, 1 drivers
v0000018f0b949640_0 .net "regwrite_exe", 0 0, v0000018f0b94b830_0;  alias, 1 drivers
v0000018f0b9484c0_0 .net "result_wb", 31 0, L_0000018f0b95d6f0;  alias, 1 drivers
v0000018f0b948060_0 .net "rst", 0 0, v0000018f0b95f4f0_0;  alias, 1 drivers
v0000018f0b948a60_0 .net "shamt_exe", 4 0, v0000018f0b94b0b0_0;  alias, 1 drivers
v0000018f0b9491e0_0 .net "signext_exe", 31 0, v0000018f0b94b8d0_0;  alias, 1 drivers
v0000018f0b948560_0 .net "val1", 31 0, L_0000018f0b95d510;  1 drivers
v0000018f0b948ba0_0 .net "val2", 31 0, L_0000018f0b95e4b0;  1 drivers
v0000018f0b948d80_0 .net "writedata_exe", 31 0, L_0000018f0b95d790;  alias, 1 drivers
S_0000018f0b819e50 .scope module, "alu" "ALU" 5 25, 6 3 0, S_0000018f0b819b50;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "val1";
    .port_info 1 /INPUT 32 "val2";
    .port_info 2 /INPUT 4 "alucontrol_exe";
    .port_info 3 /INPUT 5 "shamt_exe";
    .port_info 4 /OUTPUT 32 "aluout_exe";
v0000018f0b8e5ef0_0 .net "alucontrol_exe", 3 0, v0000018f0b94ac50_0;  alias, 1 drivers
v0000018f0b8e6030_0 .var "aluout_exe", 31 0;
v0000018f0b8e63f0_0 .net "shamt_exe", 4 0, v0000018f0b94b0b0_0;  alias, 1 drivers
v0000018f0b8e60d0_0 .net "val1", 31 0, L_0000018f0b95d510;  alias, 1 drivers
v0000018f0b8e6170_0 .net "val2", 31 0, L_0000018f0b95e4b0;  alias, 1 drivers
E_0000018f0b8b5a80 .event anyedge, v0000018f0b8e5ef0_0, v0000018f0b8e60d0_0, v0000018f0b8e6170_0, v0000018f0b8e63f0_0;
S_0000018f0b8175d0 .scope module, "mux_regaddr" "mux2to1" 5 19, 7 3 0, S_0000018f0b819b50;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "a";
    .port_info 1 /INPUT 5 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 5 "out";
P_0000018f0b8b6040 .param/l "WIDTH" 0 7 3, +C4<00000000000000000000000000000101>;
v0000018f0b8e51d0_0 .net "a", 4 0, v0000018f0b94ab10_0;  alias, 1 drivers
v0000018f0b8e4af0_0 .net "b", 4 0, v0000018f0b94b510_0;  alias, 1 drivers
v0000018f0b8e6210_0 .net "out", 4 0, L_0000018f0b95c7f0;  alias, 1 drivers
v0000018f0b8e4910_0 .net "sel", 0 0, v0000018f0b94b6f0_0;  alias, 1 drivers
L_0000018f0b95c7f0 .functor MUXZ 5, v0000018f0b94ab10_0, v0000018f0b94b510_0, v0000018f0b94b6f0_0, C4<>;
S_0000018f0b817760 .scope module, "mux_val1" "mux4to1" 5 21, 8 3 0, S_0000018f0b819b50;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /INPUT 32 "c";
    .port_info 3 /INPUT 32 "d";
    .port_info 4 /INPUT 2 "sel";
    .port_info 5 /OUTPUT 32 "out";
L_0000018f0b9623f0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000018f0b8e4a50_0 .net/2u *"_ivl_0", 1 0, L_0000018f0b9623f0;  1 drivers
v0000018f0b8e5090_0 .net *"_ivl_10", 0 0, L_0000018f0b95d3d0;  1 drivers
v0000018f0b8e5590_0 .net *"_ivl_12", 31 0, L_0000018f0b95d470;  1 drivers
v0000018f0b8e5770_0 .net *"_ivl_14", 31 0, L_0000018f0b95df10;  1 drivers
v0000018f0b8e4730_0 .net *"_ivl_2", 0 0, L_0000018f0b95c570;  1 drivers
L_0000018f0b962438 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0000018f0b8e4870_0 .net/2u *"_ivl_4", 1 0, L_0000018f0b962438;  1 drivers
v0000018f0b8e62b0_0 .net *"_ivl_6", 0 0, L_0000018f0b95e5f0;  1 drivers
L_0000018f0b962480 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v0000018f0b8e6350_0 .net/2u *"_ivl_8", 1 0, L_0000018f0b962480;  1 drivers
v0000018f0b8e47d0_0 .net "a", 31 0, v0000018f0b94a070_0;  alias, 1 drivers
v0000018f0b8e4c30_0 .net "b", 31 0, L_0000018f0b95d6f0;  alias, 1 drivers
v0000018f0b8e5270_0 .net "c", 31 0, v0000018f0b8e4ff0_0;  alias, 1 drivers
L_0000018f0b9624c8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000018f0b8e4e10_0 .net "d", 31 0, L_0000018f0b9624c8;  1 drivers
v0000018f0b8e4cd0_0 .net "out", 31 0, L_0000018f0b95d510;  alias, 1 drivers
v0000018f0b8e53b0_0 .net "sel", 1 0, v0000018f0b948c40_0;  alias, 1 drivers
L_0000018f0b95c570 .cmp/eq 2, v0000018f0b948c40_0, L_0000018f0b9623f0;
L_0000018f0b95e5f0 .cmp/eq 2, v0000018f0b948c40_0, L_0000018f0b962438;
L_0000018f0b95d3d0 .cmp/eq 2, v0000018f0b948c40_0, L_0000018f0b962480;
L_0000018f0b95d470 .functor MUXZ 32, L_0000018f0b9624c8, v0000018f0b8e4ff0_0, L_0000018f0b95d3d0, C4<>;
L_0000018f0b95df10 .functor MUXZ 32, L_0000018f0b95d470, L_0000018f0b95d6f0, L_0000018f0b95e5f0, C4<>;
L_0000018f0b95d510 .functor MUXZ 32, L_0000018f0b95df10, v0000018f0b94a070_0, L_0000018f0b95c570, C4<>;
S_0000018f0b8178f0 .scope module, "mux_val2" "mux2to1" 5 23, 7 3 0, S_0000018f0b819b50;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 32 "out";
P_0000018f0b8b58c0 .param/l "WIDTH" 0 7 3, +C4<00000000000000000000000000100000>;
v0000018f0b8e5450_0 .net "a", 31 0, L_0000018f0b95d790;  alias, 1 drivers
v0000018f0b8e54f0_0 .net "b", 31 0, v0000018f0b94b8d0_0;  alias, 1 drivers
v0000018f0b8e4d70_0 .net "out", 31 0, L_0000018f0b95e4b0;  alias, 1 drivers
v0000018f0b8e5630_0 .net "sel", 0 0, v0000018f0b94a570_0;  alias, 1 drivers
L_0000018f0b95e4b0 .functor MUXZ 32, L_0000018f0b95d790, v0000018f0b94b8d0_0, v0000018f0b94a570_0, C4<>;
S_0000018f0b808f90 .scope module, "mux_writeData" "mux4to1" 5 22, 8 3 0, S_0000018f0b819b50;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /INPUT 32 "c";
    .port_info 3 /INPUT 32 "d";
    .port_info 4 /INPUT 2 "sel";
    .port_info 5 /OUTPUT 32 "out";
L_0000018f0b962510 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000018f0b8e56d0_0 .net/2u *"_ivl_0", 1 0, L_0000018f0b962510;  1 drivers
v0000018f0b8baf20_0 .net *"_ivl_10", 0 0, L_0000018f0b95d010;  1 drivers
v0000018f0b8bafc0_0 .net *"_ivl_12", 31 0, L_0000018f0b95d830;  1 drivers
v0000018f0b8b9580_0 .net *"_ivl_14", 31 0, L_0000018f0b95e550;  1 drivers
v0000018f0b8ab850_0 .net *"_ivl_2", 0 0, L_0000018f0b95e870;  1 drivers
L_0000018f0b962558 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0000018f0b8abad0_0 .net/2u *"_ivl_4", 1 0, L_0000018f0b962558;  1 drivers
v0000018f0b948f60_0 .net *"_ivl_6", 0 0, L_0000018f0b95d970;  1 drivers
L_0000018f0b9625a0 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v0000018f0b949280_0 .net/2u *"_ivl_8", 1 0, L_0000018f0b9625a0;  1 drivers
v0000018f0b9486a0_0 .net "a", 31 0, v0000018f0b94acf0_0;  alias, 1 drivers
v0000018f0b949500_0 .net "b", 31 0, L_0000018f0b95d6f0;  alias, 1 drivers
v0000018f0b948740_0 .net "c", 31 0, v0000018f0b8e4ff0_0;  alias, 1 drivers
L_0000018f0b9625e8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000018f0b949780_0 .net "d", 31 0, L_0000018f0b9625e8;  1 drivers
v0000018f0b949320_0 .net "out", 31 0, L_0000018f0b95d790;  alias, 1 drivers
v0000018f0b9495a0_0 .net "sel", 1 0, v0000018f0b949b40_0;  alias, 1 drivers
L_0000018f0b95e870 .cmp/eq 2, v0000018f0b949b40_0, L_0000018f0b962510;
L_0000018f0b95d970 .cmp/eq 2, v0000018f0b949b40_0, L_0000018f0b962558;
L_0000018f0b95d010 .cmp/eq 2, v0000018f0b949b40_0, L_0000018f0b9625a0;
L_0000018f0b95d830 .functor MUXZ 32, L_0000018f0b9625e8, v0000018f0b8e4ff0_0, L_0000018f0b95d010, C4<>;
L_0000018f0b95e550 .functor MUXZ 32, L_0000018f0b95d830, L_0000018f0b95d6f0, L_0000018f0b95d970, C4<>;
L_0000018f0b95d790 .functor MUXZ 32, L_0000018f0b95e550, v0000018f0b94acf0_0, L_0000018f0b95e870, C4<>;
S_0000018f0b809120 .scope module, "hazardunit" "hazardUnit" 3 64, 9 3 0, S_0000018f0b8ee740;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "branch_decode";
    .port_info 1 /INPUT 5 "Rs_decode";
    .port_info 2 /INPUT 5 "Rt_decode";
    .port_info 3 /INPUT 5 "Rs_exe";
    .port_info 4 /INPUT 5 "Rt_exe";
    .port_info 5 /INPUT 5 "regaddr_wb";
    .port_info 6 /INPUT 5 "regaddr_mem";
    .port_info 7 /INPUT 5 "regaddr_exe";
    .port_info 8 /INPUT 1 "regwrite_wb";
    .port_info 9 /INPUT 1 "regwrite_mem";
    .port_info 10 /INPUT 1 "memtoreg_exe";
    .port_info 11 /INPUT 1 "memtoreg_mem";
    .port_info 12 /INPUT 1 "regwrite_exe";
    .port_info 13 /OUTPUT 1 "flush_exe";
    .port_info 14 /OUTPUT 1 "stall_pc";
    .port_info 15 /OUTPUT 1 "stall_decode";
    .port_info 16 /OUTPUT 1 "stall_compare";
    .port_info 17 /OUTPUT 1 "forwardA_decode";
    .port_info 18 /OUTPUT 1 "forwardB_decode";
    .port_info 19 /OUTPUT 2 "forwardA_exe";
    .port_info 20 /OUTPUT 2 "forwardB_exe";
L_0000018f0b8e70c0 .functor OR 1, v0000018f0b9487e0_0, v0000018f0b949820_0, C4<0>, C4<0>;
L_0000018f0b8e6aa0 .functor BUFZ 1, L_0000018f0b8e70c0, C4<0>, C4<0>, C4<0>;
L_0000018f0b8e73d0 .functor BUFZ 1, L_0000018f0b8e70c0, C4<0>, C4<0>, C4<0>;
L_0000018f0b8e6f70 .functor BUFZ 1, L_0000018f0b8e70c0, C4<0>, C4<0>, C4<0>;
L_0000018f0b8e6fe0 .functor BUFZ 1, L_0000018f0b8e70c0, C4<0>, C4<0>, C4<0>;
v0000018f0b9493c0_0 .net "Rs_decode", 4 0, L_0000018f0b95e2d0;  1 drivers
v0000018f0b9496e0_0 .net "Rs_exe", 4 0, v0000018f0b94bdd0_0;  alias, 1 drivers
v0000018f0b948ce0_0 .net "Rt_decode", 4 0, L_0000018f0b95e690;  1 drivers
v0000018f0b948100_0 .net "Rt_exe", 4 0, v0000018f0b94ab10_0;  alias, 1 drivers
v0000018f0b948600_0 .net "branch_decode", 0 0, L_0000018f0b95eeb0;  alias, 1 drivers
v0000018f0b949820_0 .var "branchstall", 0 0;
v0000018f0b949960_0 .net "flush_exe", 0 0, L_0000018f0b8e6fe0;  alias, 1 drivers
v0000018f0b949aa0_0 .var "forwardA_decode", 0 0;
v0000018f0b948c40_0 .var "forwardA_exe", 1 0;
v0000018f0b948ec0_0 .var "forwardB_decode", 0 0;
v0000018f0b949b40_0 .var "forwardB_exe", 1 0;
v0000018f0b9487e0_0 .var "lwstall", 0 0;
v0000018f0b949be0_0 .net "memtoreg_exe", 0 0, v0000018f0b94b470_0;  alias, 1 drivers
v0000018f0b948880_0 .net "memtoreg_mem", 0 0, v0000018f0b8e4b90_0;  alias, 1 drivers
v0000018f0b948e20_0 .net "regaddr_exe", 4 0, L_0000018f0b95c7f0;  alias, 1 drivers
v0000018f0b949d20_0 .net "regaddr_mem", 4 0, v0000018f0b8e5130_0;  alias, 1 drivers
v0000018f0b9481a0_0 .net "regaddr_wb", 4 0, v0000018f0b9553e0_0;  alias, 1 drivers
v0000018f0b9489c0_0 .net "regwrite_exe", 0 0, v0000018f0b94b830_0;  alias, 1 drivers
v0000018f0b94ba10_0 .net "regwrite_mem", 0 0, v0000018f0b8e5310_0;  alias, 1 drivers
v0000018f0b94aa70_0 .net "regwrite_wb", 0 0, v0000018f0b955480_0;  alias, 1 drivers
v0000018f0b94a250_0 .net "stall_compare", 0 0, L_0000018f0b8e6f70;  alias, 1 drivers
v0000018f0b94b970_0 .net "stall_decode", 0 0, L_0000018f0b8e73d0;  alias, 1 drivers
v0000018f0b94bd30_0 .net "stall_pc", 0 0, L_0000018f0b8e6aa0;  alias, 1 drivers
v0000018f0b94a430_0 .net "tmp", 0 0, L_0000018f0b8e70c0;  1 drivers
E_0000018f0b8b5680/0 .event anyedge, v0000018f0b948600_0, v0000018f0b8e4690_0, v0000018f0b8e5c70_0, v0000018f0b9493c0_0;
E_0000018f0b8b5680/1 .event anyedge, v0000018f0b948ce0_0, v0000018f0b8e4b90_0, v0000018f0b8e5130_0;
E_0000018f0b8b5680 .event/or E_0000018f0b8b5680/0, E_0000018f0b8b5680/1;
E_0000018f0b8b5b80 .event anyedge, v0000018f0b9493c0_0, v0000018f0b8e51d0_0, v0000018f0b948ce0_0, v0000018f0b8e5a90_0;
E_0000018f0b8b5c00 .event anyedge, v0000018f0b9493c0_0, v0000018f0b8e5130_0, v0000018f0b8e5310_0, v0000018f0b948ce0_0;
E_0000018f0b8b66c0/0 .event anyedge, v0000018f0b8e51d0_0, v0000018f0b8e5130_0, v0000018f0b8e5310_0, v0000018f0b9481a0_0;
E_0000018f0b8b66c0/1 .event anyedge, v0000018f0b94aa70_0;
E_0000018f0b8b66c0 .event/or E_0000018f0b8b66c0/0, E_0000018f0b8b66c0/1;
E_0000018f0b8b6380/0 .event anyedge, v0000018f0b949140_0, v0000018f0b8e5130_0, v0000018f0b8e5310_0, v0000018f0b9481a0_0;
E_0000018f0b8b6380/1 .event anyedge, v0000018f0b94aa70_0;
E_0000018f0b8b6380 .event/or E_0000018f0b8b6380/0, E_0000018f0b8b6380/1;
S_0000018f0b85b5c0 .scope module, "id2exe" "ID2EXE" 3 44, 10 3 0, S_0000018f0b8ee740;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "flush_exe";
    .port_info 3 /INPUT 1 "regwrite_decode";
    .port_info 4 /INPUT 1 "memtoreg_decode";
    .port_info 5 /INPUT 1 "memwrite_decode";
    .port_info 6 /INPUT 1 "alusrc_decode";
    .port_info 7 /INPUT 1 "regdst_decode";
    .port_info 8 /INPUT 4 "alucontrol_decode";
    .port_info 9 /INPUT 5 "Rs_decode";
    .port_info 10 /INPUT 5 "Rt_decode";
    .port_info 11 /INPUT 5 "Rd_decode";
    .port_info 12 /INPUT 32 "data1_decode";
    .port_info 13 /INPUT 32 "data2_decode";
    .port_info 14 /INPUT 32 "signext_decode";
    .port_info 15 /INPUT 5 "shamt_decode";
    .port_info 16 /OUTPUT 1 "regwrite_exe";
    .port_info 17 /OUTPUT 1 "memtoreg_exe";
    .port_info 18 /OUTPUT 1 "memwrite_exe";
    .port_info 19 /OUTPUT 1 "alusrc_exe";
    .port_info 20 /OUTPUT 1 "regdst_exe";
    .port_info 21 /OUTPUT 4 "alucontrol_exe";
    .port_info 22 /OUTPUT 5 "Rs_exe";
    .port_info 23 /OUTPUT 5 "Rt_exe";
    .port_info 24 /OUTPUT 5 "Rd_exe";
    .port_info 25 /OUTPUT 32 "data1_exe";
    .port_info 26 /OUTPUT 32 "data2_exe";
    .port_info 27 /OUTPUT 32 "signext_exe";
    .port_info 28 /OUTPUT 5 "shamt_exe";
v0000018f0b94b290_0 .net "Rd_decode", 4 0, L_0000018f0b95dd30;  1 drivers
v0000018f0b94b510_0 .var "Rd_exe", 4 0;
v0000018f0b94a2f0_0 .net "Rs_decode", 4 0, L_0000018f0b95d150;  1 drivers
v0000018f0b94bdd0_0 .var "Rs_exe", 4 0;
v0000018f0b94a9d0_0 .net "Rt_decode", 4 0, L_0000018f0b95ced0;  1 drivers
v0000018f0b94ab10_0 .var "Rt_exe", 4 0;
v0000018f0b94b1f0_0 .net "alucontrol_decode", 3 0, v0000018f0b94bc90_0;  alias, 1 drivers
v0000018f0b94ac50_0 .var "alucontrol_exe", 3 0;
v0000018f0b94a390_0 .net "alusrc_decode", 0 0, L_0000018f0b95f590;  alias, 1 drivers
v0000018f0b94a570_0 .var "alusrc_exe", 0 0;
v0000018f0b94b330_0 .net "clk", 0 0, v0000018f0b95f810_0;  alias, 1 drivers
v0000018f0b94a110_0 .net "data1_decode", 31 0, L_0000018f0b95fc70;  alias, 1 drivers
v0000018f0b94a070_0 .var "data1_exe", 31 0;
v0000018f0b94be70_0 .net "data2_decode", 31 0, L_0000018f0b95d1f0;  alias, 1 drivers
v0000018f0b94acf0_0 .var "data2_exe", 31 0;
v0000018f0b94ad90_0 .net "flush_exe", 0 0, L_0000018f0b8e6fe0;  alias, 1 drivers
v0000018f0b94b3d0_0 .net "memtoreg_decode", 0 0, L_0000018f0b95ea50;  alias, 1 drivers
v0000018f0b94b470_0 .var "memtoreg_exe", 0 0;
v0000018f0b94bab0_0 .net "memwrite_decode", 0 0, L_0000018f0b95f090;  alias, 1 drivers
v0000018f0b94b650_0 .var "memwrite_exe", 0 0;
v0000018f0b94b5b0_0 .net "regdst_decode", 0 0, L_0000018f0b95f6d0;  alias, 1 drivers
v0000018f0b94b6f0_0 .var "regdst_exe", 0 0;
v0000018f0b94b790_0 .net "regwrite_decode", 0 0, L_0000018f0b95ec30;  alias, 1 drivers
v0000018f0b94b830_0 .var "regwrite_exe", 0 0;
v0000018f0b94a4d0_0 .net "rst", 0 0, v0000018f0b95f4f0_0;  alias, 1 drivers
v0000018f0b94bf10_0 .net "shamt_decode", 4 0, L_0000018f0b95cd90;  1 drivers
v0000018f0b94b0b0_0 .var "shamt_exe", 4 0;
v0000018f0b94a930_0 .net "signext_decode", 31 0, L_0000018f0b95e190;  alias, 1 drivers
v0000018f0b94b8d0_0 .var "signext_exe", 31 0;
S_0000018f0b83d630 .scope module, "idstage" "IDStage" 3 42, 11 3 0, S_0000018f0b8ee740;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 32 "instr_decode";
    .port_info 3 /INPUT 32 "pc_decode";
    .port_info 4 /INPUT 32 "result_wb";
    .port_info 5 /INPUT 5 "regaddr_wb";
    .port_info 6 /INPUT 1 "forwardA_decode";
    .port_info 7 /INPUT 1 "forwardB_decode";
    .port_info 8 /INPUT 1 "stall_compare";
    .port_info 9 /INPUT 1 "regwrite_wb";
    .port_info 10 /INPUT 32 "aluout_mem";
    .port_info 11 /OUTPUT 1 "regwrite_decode";
    .port_info 12 /OUTPUT 1 "memtoreg_decode";
    .port_info 13 /OUTPUT 1 "memwrite_decode";
    .port_info 14 /OUTPUT 1 "alusrc_decode";
    .port_info 15 /OUTPUT 1 "regdst_decode";
    .port_info 16 /OUTPUT 1 "branch_decode";
    .port_info 17 /OUTPUT 1 "jump_decode";
    .port_info 18 /OUTPUT 32 "data1_decode";
    .port_info 19 /OUTPUT 32 "data2_decode";
    .port_info 20 /OUTPUT 32 "signext_decode";
    .port_info 21 /OUTPUT 32 "pc_branch";
    .port_info 22 /OUTPUT 32 "pc_jump";
    .port_info 23 /OUTPUT 4 "alucontrol_decode";
    .port_info 24 /OUTPUT 1 "flush_decode";
    .port_info 25 /OUTPUT 1 "pcsrc_decode";
L_0000018f0b8e6f00 .functor OR 1, L_0000018f0b8e7280, L_0000018f0b95eb90, C4<0>, C4<0>;
L_0000018f0b8e7280 .functor AND 1, v0000018f0b94d480_0, L_0000018f0b95eeb0, C4<1>, C4<1>;
v0000018f0b94d0c0_0 .net *"_ivl_13", 0 0, L_0000018f0b95cb10;  1 drivers
v0000018f0b94d7a0_0 .net *"_ivl_14", 15 0, L_0000018f0b95ccf0;  1 drivers
v0000018f0b94d200_0 .net *"_ivl_17", 15 0, L_0000018f0b95c610;  1 drivers
v0000018f0b94d340_0 .net *"_ivl_21", 29 0, L_0000018f0b95e370;  1 drivers
L_0000018f0b962360 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000018f0b94d3e0_0 .net/2u *"_ivl_22", 1 0, L_0000018f0b962360;  1 drivers
v0000018f0b94d840_0 .net *"_ivl_27", 3 0, L_0000018f0b95da10;  1 drivers
v0000018f0b94db60_0 .net *"_ivl_29", 25 0, L_0000018f0b95dfb0;  1 drivers
L_0000018f0b9623a8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000018f0b950d60_0 .net/2u *"_ivl_30", 1 0, L_0000018f0b9623a8;  1 drivers
v0000018f0b94faa0_0 .net "alucontrol_decode", 3 0, v0000018f0b94bc90_0;  alias, 1 drivers
v0000018f0b94f0a0_0 .net "aluout_mem", 31 0, v0000018f0b8e4ff0_0;  alias, 1 drivers
v0000018f0b950680_0 .net "alusrc_decode", 0 0, L_0000018f0b95f590;  alias, 1 drivers
v0000018f0b94fc80_0 .net "branch_condition", 1 0, v0000018f0b94a750_0;  1 drivers
v0000018f0b94fd20_0 .net "branch_decode", 0 0, L_0000018f0b95eeb0;  alias, 1 drivers
v0000018f0b9502c0_0 .net "branch_taken", 0 0, v0000018f0b94d480_0;  1 drivers
v0000018f0b950900_0 .net "clk", 0 0, v0000018f0b95f810_0;  alias, 1 drivers
v0000018f0b9509a0_0 .net "data1_decode", 31 0, L_0000018f0b95fc70;  alias, 1 drivers
v0000018f0b9505e0_0 .net "data2_decode", 31 0, L_0000018f0b95d1f0;  alias, 1 drivers
v0000018f0b950ea0_0 .net "data_in1", 31 0, L_0000018f0b95de70;  1 drivers
v0000018f0b950400_0 .net "data_in2", 31 0, L_0000018f0b95d290;  1 drivers
v0000018f0b94f460_0 .net "flush_decode", 0 0, L_0000018f0b8e6f00;  alias, 1 drivers
v0000018f0b950e00_0 .net "forwardA_decode", 0 0, v0000018f0b949aa0_0;  alias, 1 drivers
v0000018f0b950f40_0 .net "forwardB_decode", 0 0, v0000018f0b948ec0_0;  alias, 1 drivers
v0000018f0b94f6e0_0 .net "instr_decode", 31 0, v0000018f0b94f1e0_0;  alias, 1 drivers
v0000018f0b950c20_0 .net "jump_decode", 0 0, L_0000018f0b95eb90;  alias, 1 drivers
v0000018f0b950860_0 .net "memtoreg_decode", 0 0, L_0000018f0b95ea50;  alias, 1 drivers
v0000018f0b94fb40_0 .net "memwrite_decode", 0 0, L_0000018f0b95f090;  alias, 1 drivers
v0000018f0b94ff00_0 .net "pc_branch", 31 0, L_0000018f0b95e730;  alias, 1 drivers
v0000018f0b950040_0 .net "pc_decode", 31 0, v0000018f0b94f280_0;  alias, 1 drivers
v0000018f0b950540_0 .net "pc_jump", 31 0, L_0000018f0b95cc50;  alias, 1 drivers
v0000018f0b94fe60_0 .net "pcsrc_decode", 0 0, L_0000018f0b8e7280;  alias, 1 drivers
v0000018f0b950ae0_0 .net "regaddr_wb", 4 0, v0000018f0b9553e0_0;  alias, 1 drivers
v0000018f0b950180_0 .net "regdst_decode", 0 0, L_0000018f0b95f6d0;  alias, 1 drivers
v0000018f0b9504a0_0 .net "regwrite_decode", 0 0, L_0000018f0b95ec30;  alias, 1 drivers
v0000018f0b950b80_0 .net "regwrite_wb", 0 0, v0000018f0b955480_0;  alias, 1 drivers
v0000018f0b94fbe0_0 .net "result_wb", 31 0, L_0000018f0b95d6f0;  alias, 1 drivers
v0000018f0b94f140_0 .net "rst", 0 0, v0000018f0b95f4f0_0;  alias, 1 drivers
v0000018f0b94f3c0_0 .net "signext_decode", 31 0, L_0000018f0b95e190;  alias, 1 drivers
v0000018f0b950cc0_0 .net "stall_compare", 0 0, L_0000018f0b8e6f70;  alias, 1 drivers
L_0000018f0b95f770 .part v0000018f0b94f1e0_0, 26, 6;
L_0000018f0b95ecd0 .part v0000018f0b94f1e0_0, 0, 6;
L_0000018f0b95e0f0 .part v0000018f0b94f1e0_0, 21, 5;
L_0000018f0b95e410 .part v0000018f0b94f1e0_0, 16, 5;
L_0000018f0b95cb10 .part v0000018f0b94f1e0_0, 15, 1;
LS_0000018f0b95ccf0_0_0 .concat [ 1 1 1 1], L_0000018f0b95cb10, L_0000018f0b95cb10, L_0000018f0b95cb10, L_0000018f0b95cb10;
LS_0000018f0b95ccf0_0_4 .concat [ 1 1 1 1], L_0000018f0b95cb10, L_0000018f0b95cb10, L_0000018f0b95cb10, L_0000018f0b95cb10;
LS_0000018f0b95ccf0_0_8 .concat [ 1 1 1 1], L_0000018f0b95cb10, L_0000018f0b95cb10, L_0000018f0b95cb10, L_0000018f0b95cb10;
LS_0000018f0b95ccf0_0_12 .concat [ 1 1 1 1], L_0000018f0b95cb10, L_0000018f0b95cb10, L_0000018f0b95cb10, L_0000018f0b95cb10;
L_0000018f0b95ccf0 .concat [ 4 4 4 4], LS_0000018f0b95ccf0_0_0, LS_0000018f0b95ccf0_0_4, LS_0000018f0b95ccf0_0_8, LS_0000018f0b95ccf0_0_12;
L_0000018f0b95c610 .part v0000018f0b94f1e0_0, 0, 16;
L_0000018f0b95e190 .concat [ 16 16 0 0], L_0000018f0b95c610, L_0000018f0b95ccf0;
L_0000018f0b95e370 .part L_0000018f0b95e190, 0, 30;
L_0000018f0b95d330 .concat [ 2 30 0 0], L_0000018f0b962360, L_0000018f0b95e370;
L_0000018f0b95da10 .part v0000018f0b94f280_0, 28, 4;
L_0000018f0b95dfb0 .part v0000018f0b94f1e0_0, 0, 26;
L_0000018f0b95cc50 .concat [ 2 26 4 0], L_0000018f0b9623a8, L_0000018f0b95dfb0, L_0000018f0b95da10;
S_0000018f0b83d970 .scope module, "adder_branch" "adder" 11 36, 12 3 0, S_0000018f0b83d630;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /OUTPUT 32 "sum";
v0000018f0b94bb50_0 .net "a", 31 0, v0000018f0b94f280_0;  alias, 1 drivers
v0000018f0b94a1b0_0 .net "b", 31 0, L_0000018f0b95d330;  1 drivers
v0000018f0b94a610_0 .net "sum", 31 0, L_0000018f0b95e730;  alias, 1 drivers
L_0000018f0b95e730 .arith/sum 32, v0000018f0b94f280_0, L_0000018f0b95d330;
S_0000018f0b822a90 .scope module, "c" "control" 11 26, 13 3 0, S_0000018f0b83d630;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "instr";
    .port_info 1 /INPUT 6 "opcode";
    .port_info 2 /INPUT 6 "funct";
    .port_info 3 /OUTPUT 1 "memwrite";
    .port_info 4 /OUTPUT 1 "regwrite";
    .port_info 5 /OUTPUT 1 "memtoreg";
    .port_info 6 /OUTPUT 1 "regdst";
    .port_info 7 /OUTPUT 1 "alusrc";
    .port_info 8 /OUTPUT 1 "branch";
    .port_info 9 /OUTPUT 1 "jump";
    .port_info 10 /OUTPUT 2 "branch_condition";
    .port_info 11 /OUTPUT 4 "alucontrol";
v0000018f0b94bbf0_0 .net *"_ivl_9", 6 0, v0000018f0b94b150_0;  1 drivers
v0000018f0b94bc90_0 .var "alucontrol", 3 0;
v0000018f0b94a6b0_0 .net "alusrc", 0 0, L_0000018f0b95f590;  alias, 1 drivers
v0000018f0b94abb0_0 .net "branch", 0 0, L_0000018f0b95eeb0;  alias, 1 drivers
v0000018f0b94a750_0 .var "branch_condition", 1 0;
v0000018f0b94a7f0_0 .net "funct", 5 0, L_0000018f0b95ecd0;  1 drivers
v0000018f0b94a890_0 .net "instr", 31 0, v0000018f0b94f1e0_0;  alias, 1 drivers
v0000018f0b94ae30_0 .net "jump", 0 0, L_0000018f0b95eb90;  alias, 1 drivers
v0000018f0b94aed0_0 .net "memtoreg", 0 0, L_0000018f0b95ea50;  alias, 1 drivers
v0000018f0b94af70_0 .net "memwrite", 0 0, L_0000018f0b95f090;  alias, 1 drivers
v0000018f0b94b010_0 .net "opcode", 5 0, L_0000018f0b95f770;  1 drivers
v0000018f0b94b150_0 .var "out_tmp", 6 0;
v0000018f0b94d8e0_0 .net "regdst", 0 0, L_0000018f0b95f6d0;  alias, 1 drivers
v0000018f0b94c620_0 .net "regwrite", 0 0, L_0000018f0b95ec30;  alias, 1 drivers
E_0000018f0b8b6a80 .event anyedge, v0000018f0b94a890_0, v0000018f0b94b010_0, v0000018f0b94a7f0_0;
L_0000018f0b95ec30 .part v0000018f0b94b150_0, 6, 1;
L_0000018f0b95ea50 .part v0000018f0b94b150_0, 5, 1;
L_0000018f0b95f090 .part v0000018f0b94b150_0, 4, 1;
L_0000018f0b95f590 .part v0000018f0b94b150_0, 3, 1;
L_0000018f0b95f6d0 .part v0000018f0b94b150_0, 2, 1;
L_0000018f0b95eb90 .part v0000018f0b94b150_0, 1, 1;
L_0000018f0b95eeb0 .part v0000018f0b94b150_0, 0, 1;
S_0000018f0b822c20 .scope module, "compare" "condition_check" 11 28, 14 3 0, S_0000018f0b83d630;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /INPUT 1 "stall_compare";
    .port_info 3 /INPUT 2 "branch_condition";
    .port_info 4 /OUTPUT 1 "branch_taken";
v0000018f0b94dc00_0 .net "a", 31 0, L_0000018f0b95de70;  alias, 1 drivers
v0000018f0b94c1c0_0 .net "b", 31 0, L_0000018f0b95d290;  alias, 1 drivers
v0000018f0b94dca0_0 .net "branch_condition", 1 0, v0000018f0b94a750_0;  alias, 1 drivers
v0000018f0b94d480_0 .var "branch_taken", 0 0;
v0000018f0b94cd00_0 .net "stall_compare", 0 0, L_0000018f0b8e6f70;  alias, 1 drivers
E_0000018f0b8b6c40 .event anyedge, v0000018f0b94a250_0, v0000018f0b94a750_0, v0000018f0b94dc00_0, v0000018f0b94c1c0_0;
S_0000018f0b822db0 .scope module, "mux_data1" "mux2to1" 11 32, 7 3 0, S_0000018f0b83d630;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 32 "out";
P_0000018f0b8b6e80 .param/l "WIDTH" 0 7 3, +C4<00000000000000000000000000100000>;
v0000018f0b94cf80_0 .net "a", 31 0, L_0000018f0b95fc70;  alias, 1 drivers
v0000018f0b94cc60_0 .net "b", 31 0, v0000018f0b8e4ff0_0;  alias, 1 drivers
v0000018f0b94de80_0 .net "out", 31 0, L_0000018f0b95de70;  alias, 1 drivers
v0000018f0b94dde0_0 .net "sel", 0 0, v0000018f0b949aa0_0;  alias, 1 drivers
L_0000018f0b95de70 .functor MUXZ 32, L_0000018f0b95fc70, v0000018f0b8e4ff0_0, v0000018f0b949aa0_0, C4<>;
S_0000018f0b94e860 .scope module, "mux_data2" "mux2to1" 11 33, 7 3 0, S_0000018f0b83d630;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 32 "out";
P_0000018f0b8b65c0 .param/l "WIDTH" 0 7 3, +C4<00000000000000000000000000100000>;
v0000018f0b94c260_0 .net "a", 31 0, L_0000018f0b95d1f0;  alias, 1 drivers
v0000018f0b94c120_0 .net "b", 31 0, v0000018f0b8e4ff0_0;  alias, 1 drivers
v0000018f0b94d700_0 .net "out", 31 0, L_0000018f0b95d290;  alias, 1 drivers
v0000018f0b94c940_0 .net "sel", 0 0, v0000018f0b948ec0_0;  alias, 1 drivers
L_0000018f0b95d290 .functor MUXZ 32, L_0000018f0b95d1f0, v0000018f0b8e4ff0_0, v0000018f0b948ec0_0, C4<>;
S_0000018f0b94ed10 .scope module, "registerfile" "REG" 11 30, 15 3 0, S_0000018f0b83d630;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "regwrite";
    .port_info 3 /INPUT 5 "address1";
    .port_info 4 /INPUT 5 "address2";
    .port_info 5 /INPUT 5 "address_wb";
    .port_info 6 /INPUT 32 "data_wb";
    .port_info 7 /OUTPUT 32 "data1";
    .port_info 8 /OUTPUT 32 "data2";
v0000018f0b94c580 .array "REGISTER", 0 31, 31 0;
v0000018f0b94c6c0_0 .net *"_ivl_0", 31 0, L_0000018f0b95ed70;  1 drivers
v0000018f0b94d5c0_0 .net *"_ivl_10", 6 0, L_0000018f0b95fb30;  1 drivers
L_0000018f0b9621b0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000018f0b94c9e0_0 .net *"_ivl_13", 1 0, L_0000018f0b9621b0;  1 drivers
L_0000018f0b9621f8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000018f0b94c4e0_0 .net/2u *"_ivl_14", 31 0, L_0000018f0b9621f8;  1 drivers
v0000018f0b94dd40_0 .net *"_ivl_18", 31 0, L_0000018f0b95fd10;  1 drivers
L_0000018f0b962240 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000018f0b94d2a0_0 .net *"_ivl_21", 26 0, L_0000018f0b962240;  1 drivers
L_0000018f0b962288 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000018f0b94d520_0 .net/2u *"_ivl_22", 31 0, L_0000018f0b962288;  1 drivers
v0000018f0b94c760_0 .net *"_ivl_24", 0 0, L_0000018f0b95dab0;  1 drivers
v0000018f0b94c300_0 .net *"_ivl_26", 31 0, L_0000018f0b95e230;  1 drivers
v0000018f0b94d160_0 .net *"_ivl_28", 6 0, L_0000018f0b95d0b0;  1 drivers
L_0000018f0b962120 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000018f0b94c3a0_0 .net *"_ivl_3", 26 0, L_0000018f0b962120;  1 drivers
L_0000018f0b9622d0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000018f0b94cb20_0 .net *"_ivl_31", 1 0, L_0000018f0b9622d0;  1 drivers
L_0000018f0b962318 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000018f0b94df20_0 .net/2u *"_ivl_32", 31 0, L_0000018f0b962318;  1 drivers
L_0000018f0b962168 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000018f0b94d980_0 .net/2u *"_ivl_4", 31 0, L_0000018f0b962168;  1 drivers
v0000018f0b94c800_0 .net *"_ivl_6", 0 0, L_0000018f0b95eff0;  1 drivers
v0000018f0b94c8a0_0 .net *"_ivl_8", 31 0, L_0000018f0b95f8b0;  1 drivers
v0000018f0b94ca80_0 .net "address1", 4 0, L_0000018f0b95e0f0;  1 drivers
v0000018f0b94c080_0 .net "address2", 4 0, L_0000018f0b95e410;  1 drivers
v0000018f0b94cbc0_0 .net "address_wb", 4 0, v0000018f0b9553e0_0;  alias, 1 drivers
v0000018f0b94ce40_0 .net "clk", 0 0, v0000018f0b95f810_0;  alias, 1 drivers
v0000018f0b94d660_0 .net "data1", 31 0, L_0000018f0b95fc70;  alias, 1 drivers
v0000018f0b94cee0_0 .net "data2", 31 0, L_0000018f0b95d1f0;  alias, 1 drivers
v0000018f0b94da20_0 .net "data_wb", 31 0, L_0000018f0b95d6f0;  alias, 1 drivers
v0000018f0b94dac0_0 .net "regwrite", 0 0, v0000018f0b955480_0;  alias, 1 drivers
v0000018f0b94d020_0 .net "rst", 0 0, v0000018f0b95f4f0_0;  alias, 1 drivers
E_0000018f0b8b6400 .event negedge, v0000018f0b8e59f0_0;
L_0000018f0b95ed70 .concat [ 5 27 0 0], L_0000018f0b95e0f0, L_0000018f0b962120;
L_0000018f0b95eff0 .cmp/ne 32, L_0000018f0b95ed70, L_0000018f0b962168;
L_0000018f0b95f8b0 .array/port v0000018f0b94c580, L_0000018f0b95fb30;
L_0000018f0b95fb30 .concat [ 5 2 0 0], L_0000018f0b95e0f0, L_0000018f0b9621b0;
L_0000018f0b95fc70 .functor MUXZ 32, L_0000018f0b9621f8, L_0000018f0b95f8b0, L_0000018f0b95eff0, C4<>;
L_0000018f0b95fd10 .concat [ 5 27 0 0], L_0000018f0b95e410, L_0000018f0b962240;
L_0000018f0b95dab0 .cmp/ne 32, L_0000018f0b95fd10, L_0000018f0b962288;
L_0000018f0b95e230 .array/port v0000018f0b94c580, L_0000018f0b95d0b0;
L_0000018f0b95d0b0 .concat [ 5 2 0 0], L_0000018f0b95e410, L_0000018f0b9622d0;
L_0000018f0b95d1f0 .functor MUXZ 32, L_0000018f0b962318, L_0000018f0b95e230, L_0000018f0b95dab0, C4<>;
S_0000018f0b94e6d0 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 15 18, 15 18 0, S_0000018f0b94ed10;
 .timescale 0 0;
v0000018f0b94c440_0 .var/i "i", 31 0;
S_0000018f0b94eea0 .scope module, "if2id" "IF2ID" 3 38, 16 3 0, S_0000018f0b8ee740;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "stall_decode";
    .port_info 3 /INPUT 1 "flush_decode";
    .port_info 4 /INPUT 32 "instr_fetch";
    .port_info 5 /INPUT 32 "pc_fetch";
    .port_info 6 /OUTPUT 32 "instr_decode";
    .port_info 7 /OUTPUT 32 "pc_decode";
v0000018f0b94ffa0_0 .net "clk", 0 0, v0000018f0b95f810_0;  alias, 1 drivers
v0000018f0b950720_0 .net "flush_decode", 0 0, L_0000018f0b8e6f00;  alias, 1 drivers
v0000018f0b94f1e0_0 .var "instr_decode", 31 0;
v0000018f0b94f500_0 .net "instr_fetch", 31 0, L_0000018f0b8e6e90;  alias, 1 drivers
v0000018f0b94f280_0 .var "pc_decode", 31 0;
v0000018f0b94f640_0 .net "pc_fetch", 31 0, L_0000018f0b95f630;  alias, 1 drivers
v0000018f0b9500e0_0 .net "rst", 0 0, v0000018f0b95f4f0_0;  alias, 1 drivers
v0000018f0b94f780_0 .net "stall_decode", 0 0, L_0000018f0b8e73d0;  alias, 1 drivers
S_0000018f0b94e9f0 .scope module, "ifstage" "IFStage" 3 37, 17 3 0, S_0000018f0b8ee740;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "jump_decode";
    .port_info 3 /INPUT 1 "pcsrc_decode";
    .port_info 4 /INPUT 1 "stall_pc";
    .port_info 5 /INPUT 32 "pc_branch";
    .port_info 6 /INPUT 32 "pc_jump";
    .port_info 7 /OUTPUT 32 "pc_fetch";
    .port_info 8 /OUTPUT 32 "instr_fetch";
v0000018f0b9567e0_0 .net "clk", 0 0, v0000018f0b95f810_0;  alias, 1 drivers
v0000018f0b955200_0 .net "instr_fetch", 31 0, L_0000018f0b8e6e90;  alias, 1 drivers
v0000018f0b9561a0_0 .net "jump_decode", 0 0, L_0000018f0b95eb90;  alias, 1 drivers
v0000018f0b955f20_0 .net "pc_branch", 31 0, L_0000018f0b95e730;  alias, 1 drivers
v0000018f0b956ce0_0 .net "pc_fetch", 31 0, L_0000018f0b95f630;  alias, 1 drivers
v0000018f0b956600_0 .net "pc_in", 31 0, L_0000018f0b95f950;  1 drivers
v0000018f0b9558e0_0 .net "pc_jump", 31 0, L_0000018f0b95cc50;  alias, 1 drivers
v0000018f0b955ac0_0 .net "pc_out", 31 0, v0000018f0b956b00_0;  1 drivers
v0000018f0b9562e0_0 .net "pc_out_0", 31 0, L_0000018f0b95ff90;  1 drivers
v0000018f0b955fc0_0 .net "pcsrc_decode", 0 0, L_0000018f0b8e7280;  alias, 1 drivers
v0000018f0b956380_0 .net "rst", 0 0, v0000018f0b95f4f0_0;  alias, 1 drivers
v0000018f0b956100_0 .net "stall_pc", 0 0, L_0000018f0b8e6aa0;  alias, 1 drivers
S_0000018f0b94eb80 .scope module, "adder" "adder" 17 22, 12 3 0, S_0000018f0b94e9f0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /OUTPUT 32 "sum";
v0000018f0b94fdc0_0 .net "a", 31 0, v0000018f0b956b00_0;  alias, 1 drivers
L_0000018f0b9620d8 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0000018f0b94f320_0 .net "b", 31 0, L_0000018f0b9620d8;  1 drivers
v0000018f0b950220_0 .net "sum", 31 0, L_0000018f0b95f630;  alias, 1 drivers
L_0000018f0b95f630 .arith/sum 32, v0000018f0b956b00_0, L_0000018f0b9620d8;
S_0000018f0b94e3b0 .scope module, "imem" "IMEM" 17 24, 18 3 0, S_0000018f0b94e9f0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "pc";
    .port_info 1 /OUTPUT 32 "instr";
L_0000018f0b8e6e90 .functor BUFZ 32, L_0000018f0b95e9b0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000018f0b9507c0_0 .net *"_ivl_0", 31 0, L_0000018f0b95e9b0;  1 drivers
v0000018f0b950360_0 .net *"_ivl_3", 29 0, L_0000018f0b95f9f0;  1 drivers
v0000018f0b94f5a0_0 .net "instr", 31 0, L_0000018f0b8e6e90;  alias, 1 drivers
v0000018f0b950a40 .array "instr_memory", 0 31, 31 0;
v0000018f0b94f8c0_0 .net "pc", 31 0, v0000018f0b956b00_0;  alias, 1 drivers
L_0000018f0b95e9b0 .array/port v0000018f0b950a40, L_0000018f0b95f9f0;
L_0000018f0b95f9f0 .part v0000018f0b956b00_0, 2, 30;
S_0000018f0b94e090 .scope module, "pc" "pc" 17 19, 19 3 0, S_0000018f0b94e9f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "stall_pc";
    .port_info 3 /INPUT 32 "pc_in";
    .port_info 4 /OUTPUT 32 "pc_out";
v0000018f0b94f960_0 .net "clk", 0 0, v0000018f0b95f810_0;  alias, 1 drivers
v0000018f0b94fa00_0 .net "pc_in", 31 0, L_0000018f0b95f950;  alias, 1 drivers
v0000018f0b956b00_0 .var "pc_out", 31 0;
v0000018f0b955840_0 .net "rst", 0 0, v0000018f0b95f4f0_0;  alias, 1 drivers
v0000018f0b955a20_0 .net "stall_pc", 0 0, L_0000018f0b8e6aa0;  alias, 1 drivers
S_0000018f0b94e220 .scope module, "select_branch" "mux2to1" 17 15, 7 3 0, S_0000018f0b94e9f0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 32 "out";
P_0000018f0b8b6c80 .param/l "WIDTH" 0 7 3, +C4<00000000000000000000000000100000>;
v0000018f0b956ec0_0 .net "a", 31 0, L_0000018f0b95f630;  alias, 1 drivers
v0000018f0b956e20_0 .net "b", 31 0, L_0000018f0b95e730;  alias, 1 drivers
v0000018f0b955160_0 .net "out", 31 0, L_0000018f0b95ff90;  alias, 1 drivers
v0000018f0b956240_0 .net "sel", 0 0, L_0000018f0b8e7280;  alias, 1 drivers
L_0000018f0b95ff90 .functor MUXZ 32, L_0000018f0b95f630, L_0000018f0b95e730, L_0000018f0b8e7280, C4<>;
S_0000018f0b94e540 .scope module, "select_jump" "mux2to1" 17 16, 7 3 0, S_0000018f0b94e9f0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 32 "out";
P_0000018f0b8b6780 .param/l "WIDTH" 0 7 3, +C4<00000000000000000000000000100000>;
v0000018f0b956740_0 .net "a", 31 0, L_0000018f0b95ff90;  alias, 1 drivers
v0000018f0b955980_0 .net "b", 31 0, L_0000018f0b95cc50;  alias, 1 drivers
v0000018f0b9564c0_0 .net "out", 31 0, L_0000018f0b95f950;  alias, 1 drivers
v0000018f0b9552a0_0 .net "sel", 0 0, L_0000018f0b95eb90;  alias, 1 drivers
L_0000018f0b95f950 .functor MUXZ 32, L_0000018f0b95ff90, L_0000018f0b95cc50, L_0000018f0b95eb90, C4<>;
S_0000018f0b9578a0 .scope module, "mem2wb" "MEM2WB" 3 56, 20 3 0, S_0000018f0b8ee740;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "regwrite_mem";
    .port_info 3 /INPUT 1 "memtoreg_mem";
    .port_info 4 /INPUT 32 "readdata_mem";
    .port_info 5 /INPUT 32 "aluout_mem";
    .port_info 6 /INPUT 5 "regaddr_mem";
    .port_info 7 /OUTPUT 1 "regwrite_wb";
    .port_info 8 /OUTPUT 1 "memtoreg_wb";
    .port_info 9 /OUTPUT 32 "readdata_wb";
    .port_info 10 /OUTPUT 32 "aluout_wb";
    .port_info 11 /OUTPUT 5 "regaddr_wb";
v0000018f0b956920_0 .net "aluout_mem", 31 0, v0000018f0b8e4ff0_0;  alias, 1 drivers
v0000018f0b955ca0_0 .var "aluout_wb", 31 0;
v0000018f0b9569c0_0 .net "clk", 0 0, v0000018f0b95f810_0;  alias, 1 drivers
v0000018f0b955340_0 .net "memtoreg_mem", 0 0, v0000018f0b8e4b90_0;  alias, 1 drivers
v0000018f0b956a60_0 .var "memtoreg_wb", 0 0;
v0000018f0b956d80_0 .net "readdata_mem", 31 0, L_0000018f0b8e66b0;  alias, 1 drivers
v0000018f0b956f60_0 .var "readdata_wb", 31 0;
v0000018f0b9550c0_0 .net "regaddr_mem", 4 0, v0000018f0b8e5130_0;  alias, 1 drivers
v0000018f0b9553e0_0 .var "regaddr_wb", 4 0;
v0000018f0b955d40_0 .net "regwrite_mem", 0 0, v0000018f0b8e5310_0;  alias, 1 drivers
v0000018f0b955480_0 .var "regwrite_wb", 0 0;
v0000018f0b9566a0_0 .net "rst", 0 0, v0000018f0b95f4f0_0;  alias, 1 drivers
S_0000018f0b9573f0 .scope module, "memstage" "MEMStage" 3 54, 21 3 0, S_0000018f0b8ee740;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "memwrite_mem";
    .port_info 2 /INPUT 32 "aluout_mem";
    .port_info 3 /INPUT 32 "writedata_mem";
    .port_info 4 /OUTPUT 32 "readdata_mem";
v0000018f0b955b60_0 .net "aluout_mem", 31 0, v0000018f0b8e4ff0_0;  alias, 1 drivers
v0000018f0b955660_0 .net "clk", 0 0, v0000018f0b95f810_0;  alias, 1 drivers
v0000018f0b9557a0_0 .net "memwrite_mem", 0 0, v0000018f0b8e5bd0_0;  alias, 1 drivers
v0000018f0b955c00_0 .net "readdata_mem", 31 0, L_0000018f0b8e66b0;  alias, 1 drivers
v0000018f0b956880_0 .net "writedata_mem", 31 0, v0000018f0b8e5e50_0;  alias, 1 drivers
S_0000018f0b957ee0 .scope module, "dmem" "DMEM" 21 11, 22 3 0, S_0000018f0b9573f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "memwrite";
    .port_info 2 /INPUT 32 "addr";
    .port_info 3 /INPUT 32 "writedata";
    .port_info 4 /OUTPUT 32 "readdata";
L_0000018f0b8e66b0 .functor BUFZ 32, L_0000018f0b95d5b0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000018f0b956ba0_0 .net *"_ivl_0", 31 0, L_0000018f0b95d5b0;  1 drivers
v0000018f0b955700_0 .net *"_ivl_3", 29 0, L_0000018f0b95d650;  1 drivers
v0000018f0b956420_0 .net "addr", 31 0, v0000018f0b8e4ff0_0;  alias, 1 drivers
v0000018f0b955520_0 .net "clk", 0 0, v0000018f0b95f810_0;  alias, 1 drivers
v0000018f0b956060 .array "mem", 0 32, 31 0;
v0000018f0b9555c0_0 .net "memwrite", 0 0, v0000018f0b8e5bd0_0;  alias, 1 drivers
v0000018f0b956560_0 .net "readdata", 31 0, L_0000018f0b8e66b0;  alias, 1 drivers
v0000018f0b956c40_0 .net "writedata", 31 0, v0000018f0b8e5e50_0;  alias, 1 drivers
L_0000018f0b95d5b0 .array/port v0000018f0b956060, L_0000018f0b95d650;
L_0000018f0b95d650 .part v0000018f0b8e4ff0_0, 2, 30;
S_0000018f0b957a30 .scope module, "wbstage" "WBStage" 3 60, 23 3 0, S_0000018f0b8ee740;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "memtoreg_wb";
    .port_info 1 /INPUT 32 "readdata_wb";
    .port_info 2 /INPUT 32 "aluout_wb";
    .port_info 3 /OUTPUT 32 "result_wb";
v0000018f0b959400_0 .net "aluout_wb", 31 0, v0000018f0b955ca0_0;  alias, 1 drivers
v0000018f0b9594a0_0 .net "memtoreg_wb", 0 0, v0000018f0b956a60_0;  alias, 1 drivers
v0000018f0b959ae0_0 .net "readdata_wb", 31 0, v0000018f0b956f60_0;  alias, 1 drivers
v0000018f0b959540_0 .net "result_wb", 31 0, L_0000018f0b95d6f0;  alias, 1 drivers
S_0000018f0b958e80 .scope module, "mux_result" "mux2to1" 23 9, 7 3 0, S_0000018f0b957a30;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 32 "out";
P_0000018f0b8b6300 .param/l "WIDTH" 0 7 3, +C4<00000000000000000000000000100000>;
v0000018f0b955de0_0 .net "a", 31 0, v0000018f0b955ca0_0;  alias, 1 drivers
v0000018f0b955e80_0 .net "b", 31 0, v0000018f0b956f60_0;  alias, 1 drivers
v0000018f0b959fe0_0 .net "out", 31 0, L_0000018f0b95d6f0;  alias, 1 drivers
v0000018f0b95a800_0 .net "sel", 0 0, v0000018f0b956a60_0;  alias, 1 drivers
L_0000018f0b95d6f0 .functor MUXZ 32, v0000018f0b955ca0_0, v0000018f0b956f60_0, v0000018f0b956a60_0, C4<>;
    .scope S_0000018f0b94e090;
T_0 ;
    %wait E_0000018f0b8b6140;
    %load/vec4 v0000018f0b955840_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000018f0b956b00_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0000018f0b955a20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %load/vec4 v0000018f0b956b00_0;
    %assign/vec4 v0000018f0b956b00_0, 0;
    %jmp T_0.3;
T_0.2 ;
    %load/vec4 v0000018f0b94fa00_0;
    %assign/vec4 v0000018f0b956b00_0, 0;
T_0.3 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0000018f0b94e3b0;
T_1 ;
    %vpi_call 18 12 "$readmemh", "Verification/instrMem.txt", v0000018f0b950a40 {0 0 0};
    %end;
    .thread T_1;
    .scope S_0000018f0b94eea0;
T_2 ;
    %wait E_0000018f0b8b6140;
    %load/vec4 v0000018f0b9500e0_0;
    %nor/r;
    %flag_set/vec4 8;
    %load/vec4 v0000018f0b950720_0;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %jmp/0xz  T_2.0, 9;
    %pushi/vec4 0, 0, 64;
    %split/vec4 32;
    %assign/vec4 v0000018f0b94f1e0_0, 0;
    %assign/vec4 v0000018f0b94f280_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0000018f0b94f780_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.2, 8;
    %load/vec4 v0000018f0b94f280_0;
    %load/vec4 v0000018f0b94f1e0_0;
    %concat/vec4; draw_concat_vec4
    %split/vec4 32;
    %assign/vec4 v0000018f0b94f1e0_0, 0;
    %assign/vec4 v0000018f0b94f280_0, 0;
    %jmp T_2.3;
T_2.2 ;
    %load/vec4 v0000018f0b94f640_0;
    %load/vec4 v0000018f0b94f500_0;
    %concat/vec4; draw_concat_vec4
    %split/vec4 32;
    %assign/vec4 v0000018f0b94f1e0_0, 0;
    %assign/vec4 v0000018f0b94f280_0, 0;
T_2.3 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0000018f0b822a90;
T_3 ;
    %wait E_0000018f0b8b6a80;
    %load/vec4 v0000018f0b94a890_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_3.0, 4;
    %pushi/vec4 0, 0, 7;
    %store/vec4 v0000018f0b94b150_0, 0, 7;
    %pushi/vec4 15, 0, 4;
    %store/vec4 v0000018f0b94bc90_0, 0, 4;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0000018f0b94a750_0, 0, 2;
    %jmp T_3.1;
T_3.0 ;
    %pushi/vec4 0, 0, 7;
    %store/vec4 v0000018f0b94b150_0, 0, 7;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0000018f0b94bc90_0, 0, 4;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0000018f0b94a750_0, 0, 2;
    %load/vec4 v0000018f0b94b010_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_3.4, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.5, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 6;
    %cmp/u;
    %jmp/1 T_3.6, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 6;
    %cmp/u;
    %jmp/1 T_3.7, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 6;
    %cmp/u;
    %jmp/1 T_3.8, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_3.9, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 6;
    %cmp/u;
    %jmp/1 T_3.10, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_3.11, 6;
    %pushi/vec4 0, 0, 7;
    %store/vec4 v0000018f0b94b150_0, 0, 7;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0000018f0b94bc90_0, 0, 4;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0000018f0b94a750_0, 0, 2;
    %jmp T_3.13;
T_3.2 ;
    %pushi/vec4 68, 0, 7;
    %store/vec4 v0000018f0b94b150_0, 0, 7;
    %load/vec4 v0000018f0b94a7f0_0;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_3.14, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_3.15, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 6;
    %cmp/u;
    %jmp/1 T_3.16, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_3.17, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_3.18, 6;
    %dup/vec4;
    %pushi/vec4 39, 0, 6;
    %cmp/u;
    %jmp/1 T_3.19, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_3.20, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_3.21, 6;
    %pushi/vec4 15, 0, 4;
    %store/vec4 v0000018f0b94bc90_0, 0, 4;
    %jmp T_3.23;
T_3.14 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0000018f0b94bc90_0, 0, 4;
    %jmp T_3.23;
T_3.15 ;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0000018f0b94bc90_0, 0, 4;
    %jmp T_3.23;
T_3.16 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0000018f0b94bc90_0, 0, 4;
    %jmp T_3.23;
T_3.17 ;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v0000018f0b94bc90_0, 0, 4;
    %jmp T_3.23;
T_3.18 ;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v0000018f0b94bc90_0, 0, 4;
    %jmp T_3.23;
T_3.19 ;
    %pushi/vec4 5, 0, 4;
    %store/vec4 v0000018f0b94bc90_0, 0, 4;
    %jmp T_3.23;
T_3.20 ;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0000018f0b94bc90_0, 0, 4;
    %jmp T_3.23;
T_3.21 ;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v0000018f0b94bc90_0, 0, 4;
    %jmp T_3.23;
T_3.23 ;
    %pop/vec4 1;
    %jmp T_3.13;
T_3.3 ;
    %pushi/vec4 104, 0, 7;
    %store/vec4 v0000018f0b94b150_0, 0, 7;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0000018f0b94bc90_0, 0, 4;
    %jmp T_3.13;
T_3.4 ;
    %pushi/vec4 24, 0, 7;
    %store/vec4 v0000018f0b94b150_0, 0, 7;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0000018f0b94bc90_0, 0, 4;
    %jmp T_3.13;
T_3.5 ;
    %pushi/vec4 72, 0, 7;
    %store/vec4 v0000018f0b94b150_0, 0, 7;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0000018f0b94bc90_0, 0, 4;
    %jmp T_3.13;
T_3.6 ;
    %pushi/vec4 72, 0, 7;
    %store/vec4 v0000018f0b94b150_0, 0, 7;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0000018f0b94bc90_0, 0, 4;
    %jmp T_3.13;
T_3.7 ;
    %pushi/vec4 72, 0, 7;
    %store/vec4 v0000018f0b94b150_0, 0, 7;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v0000018f0b94bc90_0, 0, 4;
    %jmp T_3.13;
T_3.8 ;
    %pushi/vec4 72, 0, 7;
    %store/vec4 v0000018f0b94b150_0, 0, 7;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v0000018f0b94bc90_0, 0, 4;
    %jmp T_3.13;
T_3.9 ;
    %pushi/vec4 1, 0, 7;
    %store/vec4 v0000018f0b94b150_0, 0, 7;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0000018f0b94bc90_0, 0, 4;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0000018f0b94a750_0, 0, 2;
    %jmp T_3.13;
T_3.10 ;
    %pushi/vec4 1, 0, 7;
    %store/vec4 v0000018f0b94b150_0, 0, 7;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0000018f0b94bc90_0, 0, 4;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0000018f0b94a750_0, 0, 2;
    %jmp T_3.13;
T_3.11 ;
    %pushi/vec4 2, 0, 7;
    %store/vec4 v0000018f0b94b150_0, 0, 7;
    %pushi/vec4 15, 0, 4;
    %store/vec4 v0000018f0b94bc90_0, 0, 4;
    %jmp T_3.13;
T_3.13 ;
    %pop/vec4 1;
T_3.1 ;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0000018f0b822c20;
T_4 ;
    %wait E_0000018f0b8b6c40;
    %load/vec4 v0000018f0b94cd00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000018f0b94d480_0, 0, 1;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0000018f0b94dca0_0;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_4.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_4.3, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_4.4, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000018f0b94d480_0, 0, 1;
    %jmp T_4.6;
T_4.2 ;
    %load/vec4 v0000018f0b94dc00_0;
    %load/vec4 v0000018f0b94c1c0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %store/vec4 v0000018f0b94d480_0, 0, 1;
    %jmp T_4.6;
T_4.3 ;
    %load/vec4 v0000018f0b94dc00_0;
    %load/vec4 v0000018f0b94c1c0_0;
    %cmp/ne;
    %flag_get/vec4 4;
    %store/vec4 v0000018f0b94d480_0, 0, 1;
    %jmp T_4.6;
T_4.4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000018f0b94d480_0, 0, 1;
    %jmp T_4.6;
T_4.6 ;
    %pop/vec4 1;
T_4.1 ;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0000018f0b94ed10;
T_5 ;
    %wait E_0000018f0b8b6400;
    %load/vec4 v0000018f0b94d020_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %fork t_1, S_0000018f0b94e6d0;
    %jmp t_0;
    .scope S_0000018f0b94e6d0;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000018f0b94c440_0, 0, 32;
T_5.2 ;
    %load/vec4 v0000018f0b94c440_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_5.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0000018f0b94c440_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000018f0b94c580, 0, 4;
    %load/vec4 v0000018f0b94c440_0;
    %addi 1, 0, 32;
    %store/vec4 v0000018f0b94c440_0, 0, 32;
    %jmp T_5.2;
T_5.3 ;
    %end;
    .scope S_0000018f0b94ed10;
t_0 %join;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0000018f0b94dac0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.4, 8;
    %load/vec4 v0000018f0b94da20_0;
    %load/vec4 v0000018f0b94cbc0_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000018f0b94c580, 0, 4;
T_5.4 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0000018f0b85b5c0;
T_6 ;
    %wait E_0000018f0b8b6140;
    %load/vec4 v0000018f0b94a4d0_0;
    %nor/r;
    %flag_set/vec4 8;
    %load/vec4 v0000018f0b94ad90_0;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %jmp/0xz  T_6.0, 9;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000018f0b94b830_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000018f0b94b470_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000018f0b94b650_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000018f0b94a570_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000018f0b94b6f0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000018f0b94ac50_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000018f0b94a070_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000018f0b94acf0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0000018f0b94bdd0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0000018f0b94ab10_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0000018f0b94b510_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000018f0b94b8d0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0000018f0b94b0b0_0, 0;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0000018f0b94b790_0;
    %assign/vec4 v0000018f0b94b830_0, 0;
    %load/vec4 v0000018f0b94b3d0_0;
    %assign/vec4 v0000018f0b94b470_0, 0;
    %load/vec4 v0000018f0b94bab0_0;
    %assign/vec4 v0000018f0b94b650_0, 0;
    %load/vec4 v0000018f0b94a390_0;
    %assign/vec4 v0000018f0b94a570_0, 0;
    %load/vec4 v0000018f0b94b5b0_0;
    %assign/vec4 v0000018f0b94b6f0_0, 0;
    %load/vec4 v0000018f0b94b1f0_0;
    %assign/vec4 v0000018f0b94ac50_0, 0;
    %load/vec4 v0000018f0b94a110_0;
    %assign/vec4 v0000018f0b94a070_0, 0;
    %load/vec4 v0000018f0b94be70_0;
    %assign/vec4 v0000018f0b94acf0_0, 0;
    %load/vec4 v0000018f0b94a2f0_0;
    %assign/vec4 v0000018f0b94bdd0_0, 0;
    %load/vec4 v0000018f0b94a9d0_0;
    %assign/vec4 v0000018f0b94ab10_0, 0;
    %load/vec4 v0000018f0b94b290_0;
    %assign/vec4 v0000018f0b94b510_0, 0;
    %load/vec4 v0000018f0b94a930_0;
    %assign/vec4 v0000018f0b94b8d0_0, 0;
    %load/vec4 v0000018f0b94bf10_0;
    %assign/vec4 v0000018f0b94b0b0_0, 0;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0000018f0b819e50;
T_7 ;
    %wait E_0000018f0b8b5a80;
    %load/vec4 v0000018f0b8e5ef0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_7.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_7.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_7.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_7.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_7.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_7.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_7.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_7.7, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 4;
    %cmp/u;
    %jmp/1 T_7.8, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000018f0b8e6030_0, 0, 32;
    %jmp T_7.10;
T_7.0 ;
    %load/vec4 v0000018f0b8e60d0_0;
    %load/vec4 v0000018f0b8e6170_0;
    %add;
    %store/vec4 v0000018f0b8e6030_0, 0, 32;
    %jmp T_7.10;
T_7.1 ;
    %load/vec4 v0000018f0b8e60d0_0;
    %load/vec4 v0000018f0b8e6170_0;
    %and;
    %store/vec4 v0000018f0b8e6030_0, 0, 32;
    %jmp T_7.10;
T_7.2 ;
    %load/vec4 v0000018f0b8e60d0_0;
    %load/vec4 v0000018f0b8e6170_0;
    %sub;
    %store/vec4 v0000018f0b8e6030_0, 0, 32;
    %jmp T_7.10;
T_7.3 ;
    %load/vec4 v0000018f0b8e60d0_0;
    %load/vec4 v0000018f0b8e6170_0;
    %or;
    %store/vec4 v0000018f0b8e6030_0, 0, 32;
    %jmp T_7.10;
T_7.4 ;
    %load/vec4 v0000018f0b8e60d0_0;
    %load/vec4 v0000018f0b8e6170_0;
    %cmp/u;
    %flag_get/vec4 5;
    %pad/u 32;
    %store/vec4 v0000018f0b8e6030_0, 0, 32;
    %jmp T_7.10;
T_7.5 ;
    %load/vec4 v0000018f0b8e60d0_0;
    %load/vec4 v0000018f0b8e6170_0;
    %or;
    %inv;
    %store/vec4 v0000018f0b8e6030_0, 0, 32;
    %jmp T_7.10;
T_7.6 ;
    %load/vec4 v0000018f0b8e6170_0;
    %ix/getv 4, v0000018f0b8e63f0_0;
    %shiftl 4;
    %store/vec4 v0000018f0b8e6030_0, 0, 32;
    %jmp T_7.10;
T_7.7 ;
    %load/vec4 v0000018f0b8e6170_0;
    %ix/getv 4, v0000018f0b8e63f0_0;
    %shiftr 4;
    %store/vec4 v0000018f0b8e6030_0, 0, 32;
    %jmp T_7.10;
T_7.8 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000018f0b8e6030_0, 0, 32;
    %jmp T_7.10;
T_7.10 ;
    %pop/vec4 1;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0000018f0b8ea2e0;
T_8 ;
    %wait E_0000018f0b8b6140;
    %load/vec4 v0000018f0b8e5f90_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %pushi/vec4 0, 0, 3;
    %split/vec4 1;
    %assign/vec4 v0000018f0b8e5bd0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000018f0b8e4b90_0, 0;
    %assign/vec4 v0000018f0b8e5310_0, 0;
    %pushi/vec4 0, 0, 64;
    %split/vec4 32;
    %assign/vec4 v0000018f0b8e5e50_0, 0;
    %assign/vec4 v0000018f0b8e4ff0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0000018f0b8e5130_0, 0;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v0000018f0b8e4690_0;
    %load/vec4 v0000018f0b8e5a90_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000018f0b8e5b30_0;
    %concat/vec4; draw_concat_vec4
    %split/vec4 1;
    %assign/vec4 v0000018f0b8e5bd0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000018f0b8e4b90_0, 0;
    %assign/vec4 v0000018f0b8e5310_0, 0;
    %load/vec4 v0000018f0b8e5950_0;
    %load/vec4 v0000018f0b8e49b0_0;
    %concat/vec4; draw_concat_vec4
    %split/vec4 32;
    %assign/vec4 v0000018f0b8e5e50_0, 0;
    %assign/vec4 v0000018f0b8e4ff0_0, 0;
    %load/vec4 v0000018f0b8e5c70_0;
    %assign/vec4 v0000018f0b8e5130_0, 0;
T_8.1 ;
    %jmp T_8;
    .thread T_8;
    .scope S_0000018f0b957ee0;
T_9 ;
    %wait E_0000018f0b8b6140;
    %load/vec4 v0000018f0b9555c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %load/vec4 v0000018f0b956c40_0;
    %load/vec4 v0000018f0b956420_0;
    %parti/s 30, 2, 3;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000018f0b956060, 0, 4;
T_9.0 ;
    %jmp T_9;
    .thread T_9;
    .scope S_0000018f0b9578a0;
T_10 ;
    %wait E_0000018f0b8b6140;
    %load/vec4 v0000018f0b9566a0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 0, 0, 2;
    %split/vec4 1;
    %assign/vec4 v0000018f0b956a60_0, 0;
    %assign/vec4 v0000018f0b955480_0, 0;
    %pushi/vec4 0, 0, 64;
    %split/vec4 32;
    %assign/vec4 v0000018f0b955ca0_0, 0;
    %assign/vec4 v0000018f0b956f60_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0000018f0b9553e0_0, 0;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v0000018f0b955d40_0;
    %load/vec4 v0000018f0b955340_0;
    %concat/vec4; draw_concat_vec4
    %split/vec4 1;
    %assign/vec4 v0000018f0b956a60_0, 0;
    %assign/vec4 v0000018f0b955480_0, 0;
    %load/vec4 v0000018f0b956d80_0;
    %load/vec4 v0000018f0b956920_0;
    %concat/vec4; draw_concat_vec4
    %split/vec4 32;
    %assign/vec4 v0000018f0b955ca0_0, 0;
    %assign/vec4 v0000018f0b956f60_0, 0;
    %load/vec4 v0000018f0b9550c0_0;
    %assign/vec4 v0000018f0b9553e0_0, 0;
T_10.1 ;
    %jmp T_10;
    .thread T_10;
    .scope S_0000018f0b809120;
T_11 ;
    %wait E_0000018f0b8b6380;
    %load/vec4 v0000018f0b9496e0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %load/vec4 v0000018f0b9496e0_0;
    %load/vec4 v0000018f0b949d20_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0000018f0b94ba10_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0000018f0b948c40_0, 0, 2;
    %jmp T_11.1;
T_11.0 ;
    %load/vec4 v0000018f0b9496e0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %load/vec4 v0000018f0b9496e0_0;
    %load/vec4 v0000018f0b9481a0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0000018f0b94aa70_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.2, 8;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0000018f0b948c40_0, 0, 2;
    %jmp T_11.3;
T_11.2 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0000018f0b948c40_0, 0, 2;
T_11.3 ;
T_11.1 ;
    %jmp T_11;
    .thread T_11, $push;
    .scope S_0000018f0b809120;
T_12 ;
    %wait E_0000018f0b8b66c0;
    %load/vec4 v0000018f0b948100_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %load/vec4 v0000018f0b948100_0;
    %load/vec4 v0000018f0b949d20_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0000018f0b94ba10_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0000018f0b949b40_0, 0, 2;
    %jmp T_12.1;
T_12.0 ;
    %load/vec4 v0000018f0b948100_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %load/vec4 v0000018f0b948100_0;
    %load/vec4 v0000018f0b9481a0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0000018f0b94aa70_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.2, 8;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0000018f0b949b40_0, 0, 2;
    %jmp T_12.3;
T_12.2 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0000018f0b949b40_0, 0, 2;
T_12.3 ;
T_12.1 ;
    %jmp T_12;
    .thread T_12, $push;
    .scope S_0000018f0b809120;
T_13 ;
    %wait E_0000018f0b8b5c00;
    %load/vec4 v0000018f0b9493c0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %load/vec4 v0000018f0b9493c0_0;
    %load/vec4 v0000018f0b949d20_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0000018f0b94ba10_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %store/vec4 v0000018f0b949aa0_0, 0, 1;
    %load/vec4 v0000018f0b948ce0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %load/vec4 v0000018f0b948ce0_0;
    %load/vec4 v0000018f0b949d20_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0000018f0b94ba10_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %store/vec4 v0000018f0b948ec0_0, 0, 1;
    %jmp T_13;
    .thread T_13, $push;
    .scope S_0000018f0b809120;
T_14 ;
    %wait E_0000018f0b8b5b80;
    %load/vec4 v0000018f0b9493c0_0;
    %load/vec4 v0000018f0b948100_0;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0000018f0b948ce0_0;
    %load/vec4 v0000018f0b948100_0;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0000018f0b949be0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000018f0b9487e0_0, 0, 1;
    %jmp T_14.1;
T_14.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000018f0b9487e0_0, 0, 1;
T_14.1 ;
    %jmp T_14;
    .thread T_14, $push;
    .scope S_0000018f0b809120;
T_15 ;
    %wait E_0000018f0b8b5680;
    %load/vec4 v0000018f0b948600_0;
    %load/vec4 v0000018f0b9489c0_0;
    %and;
    %load/vec4 v0000018f0b948e20_0;
    %load/vec4 v0000018f0b9493c0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0000018f0b948e20_0;
    %load/vec4 v0000018f0b948ce0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000018f0b949820_0, 0, 1;
    %jmp T_15.1;
T_15.0 ;
    %load/vec4 v0000018f0b948600_0;
    %load/vec4 v0000018f0b948880_0;
    %and;
    %load/vec4 v0000018f0b949d20_0;
    %load/vec4 v0000018f0b9493c0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0000018f0b949d20_0;
    %load/vec4 v0000018f0b948ce0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.2, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000018f0b949820_0, 0, 1;
    %jmp T_15.3;
T_15.2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000018f0b949820_0, 0, 1;
T_15.3 ;
T_15.1 ;
    %jmp T_15;
    .thread T_15, $push;
    .scope S_0000018f0b8bec20;
T_16 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000018f0b95ee10_0, 0, 32;
    %end;
    .thread T_16;
    .scope S_0000018f0b8bec20;
T_17 ;
    %delay 5000, 0;
    %load/vec4 v0000018f0b95f810_0;
    %inv;
    %store/vec4 v0000018f0b95f810_0, 0, 1;
    %jmp T_17;
    .thread T_17;
    .scope S_0000018f0b8bec20;
T_18 ;
    %wait E_0000018f0b8b6140;
    %load/vec4 v0000018f0b95f4f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.0, 8;
    %load/vec4 v0000018f0b95ee10_0;
    %addi 1, 0, 32;
    %assign/vec4 v0000018f0b95ee10_0, 0;
T_18.0 ;
    %jmp T_18;
    .thread T_18;
    .scope S_0000018f0b8bec20;
T_19 ;
    %vpi_call 2 32 "$display", "----- MIPS Pipeline Testbench Started -----" {0 0 0};
    %vpi_call 2 35 "$dumpfile", "top_wave.vcd" {0 0 0};
    %vpi_call 2 36 "$dumpvars", 32'sb00000000000000000000000000000000, S_0000018f0b8bec20 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000018f0b95f810_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000018f0b95f4f0_0, 0, 1;
    %delay 20000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000018f0b95f4f0_0, 0, 1;
    %delay 500000, 0;
    %vpi_call 2 49 "$display", "----- MIPS Pipeline Testbench Finished -----" {0 0 0};
    %vpi_call 2 50 "$finish" {0 0 0};
    %end;
    .thread T_19;
    .scope S_0000018f0b8bec20;
T_20 ;
    %vpi_call 2 55 "$monitor", "Time=%0t | Cycle=%0d | ===PIPELINE STATUS===", $time, v0000018f0b95ee10_0 {0 0 0};
    %end;
    .thread T_20;
    .scope S_0000018f0b8bec20;
T_21 ;
    %wait E_0000018f0b8b6140;
    %load/vec4 v0000018f0b95f4f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.0, 8;
    %vpi_call 2 62 "$display", "\012----- Cycle %0h -----", v0000018f0b95ee10_0 {0 0 0};
    %vpi_call 2 63 "$display", "IF Stage: PC=%h, Instruction=%h", v0000018f0b959360_0, v0000018f0b95a3a0_0 {0 0 0};
    %vpi_call 2 66 "$display", "ID Stage: PC=%h, Instruction=%h", v0000018f0b959e00_0, v0000018f0b95aa80_0 {0 0 0};
    %vpi_call 2 67 "$display", "         Data1=%h, Data2=%h, SignExt=%h", v0000018f0b959180_0, v0000018f0b959cc0_0, v0000018f0b95eaf0_0 {0 0 0};
    %vpi_call 2 68 "$display", "         Jump=%h, PCSrc=%h, Branch=%h", v0000018f0b95ae40_0, v0000018f0b9599a0_0, v0000018f0b95a620_0 {0 0 0};
    %vpi_call 2 71 "$display", "EX Stage: RegWrite=%h, MemtoReg=%h, MemWrite=%h, ALUSrc=%h", v0000018f0b95fdb0_0, v0000018f0b959860_0, v0000018f0b959d60_0, v0000018f0b9590e0_0 {0 0 0};
    %vpi_call 2 73 "$display", "         Rs=%h, Rt=%h, Rd=%h, ALUOut=%h", v0000018f0b95ad00_0, v0000018f0b95a940_0, v0000018f0b95a260_0, v0000018f0b95a440_0 {0 0 0};
    %vpi_call 2 75 "$display", "         ForwardA=%h, ForwardB=%h", v0000018f0b959c20_0, v0000018f0b95ab20_0 {0 0 0};
    %vpi_call 2 78 "$display", "MEM Stage: RegWrite=%h, MemtoReg=%h, MemWrite=%h", v0000018f0b95f310_0, v0000018f0b95abc0_0, v0000018f0b95ac60_0 {0 0 0};
    %vpi_call 2 80 "$display", "          ALUOut=%h, WriteData=%h, ReadData=%h", v0000018f0b95a6c0_0, v0000018f0b95fbd0_0, v0000018f0b959a40_0 {0 0 0};
    %vpi_call 2 84 "$display", "WB Stage: RegWrite=%h, MemtoReg=%h, RegAddr=%h", v0000018f0b95f1d0_0, v0000018f0b959ea0_0, v0000018f0b95a760_0 {0 0 0};
    %vpi_call 2 86 "$display", "         ReadData=%h, ALUOut=%h, Result=%h", v0000018f0b95a300_0, v0000018f0b95a9e0_0, v0000018f0b95f130_0 {0 0 0};
    %vpi_call 2 90 "$display", "Hazard Control: Stall_PC=%h, Stall_Decode=%h, Flush_Decode=%h, Flush_EXE=%h", v0000018f0b95f450_0, v0000018f0b95e910_0, v0000018f0b959720_0, v0000018f0b95a120_0 {0 0 0};
T_21.0 ;
    %jmp T_21;
    .thread T_21;
# The file index is used to find the file name in the following table.
:file_names 24;
    "N/A";
    "<interactive>";
    "Verification/top_tb.v";
    "RTL/top.v";
    "RTL/pipeRegisters/EXE2MEM.v";
    "RTL/pipeStages/EXE.v";
    "RTL/ALU.v";
    "RTL/mux2to1.v";
    "RTL/mux4to1.v";
    "RTL/hazardUnit.v";
    "RTL/pipeRegisters/ID2EXE.v";
    "RTL/pipeStages/ID.v";
    "RTL/adder.v";
    "RTL/Control Unit/control.v";
    "RTL/Control Unit/condition_check.v";
    "RTL/REG.v";
    "RTL/pipeRegisters/IF2ID.v";
    "RTL/pipeStages/IF.v";
    "RTL/Memory/IMEM.v";
    "RTL/pc.v";
    "RTL/pipeRegisters/MEM2WB.v";
    "RTL/pipeStages/MEM.v";
    "RTL/Memory/DMEM.v";
    "RTL/pipeStages/WB.v";
