[11/06 17:03:59      0s] 
[11/06 17:03:59      0s] Cadence Innovus(TM) Implementation System.
[11/06 17:03:59      0s] Copyright 2021 Cadence Design Systems, Inc. All rights reserved worldwide.
[11/06 17:03:59      0s] 
[11/06 17:03:59      0s] Version:	v21.17-s075_1, built Wed Mar 15 11:17:40 PDT 2023
[11/06 17:03:59      0s] Options:	
[11/06 17:03:59      0s] Date:		Thu Nov  6 17:03:59 2025
[11/06 17:03:59      0s] Host:		ruby (x86_64 w/Linux 4.18.0-553.66.1.el8_10.x86_64) (12cores*48cpus*Intel(R) Xeon(R) CPU E5-2690 v3 @ 2.60GHz 30720KB)
[11/06 17:03:59      0s] OS:		Rocky Linux 8.10 (Green Obsidian)
[11/06 17:03:59      0s] 
[11/06 17:03:59      0s] License:
[11/06 17:03:59      0s] 		[17:03:59.435658] Configured Lic search path (21.01-s002): 6055@cmclicense.eecs.yorku.ca:7055@cmclicense.eecs.yorku.ca

[11/06 17:03:59      0s] 		invs	Innovus Implementation System	21.1	checkout succeeded
[11/06 17:03:59      0s] 		8 CPU jobs allowed with the current license(s). Use setMultiCpuUsage to set your required CPU count.
[11/06 17:04:12     12s] Reset Parastics called with the command setExtractRCMode -reset@(#)CDS: Innovus v21.17-s075_1 (64bit) 03/15/2023 11:17 (Linux 3.10.0-693.el7.x86_64)
[11/06 17:04:15     14s] @(#)CDS: NanoRoute 21.17-s075_1 NR230308-2354/21_17-UB (database version 18.20.604) {superthreading v2.17}
[11/06 17:04:15     14s] @(#)CDS: AAE 21.17-s026 (64bit) 03/15/2023 (Linux 3.10.0-693.el7.x86_64)
[11/06 17:04:15     14s] @(#)CDS: CTE 21.17-s025_1 () Mar 14 2023 11:00:06 ( )
[11/06 17:04:15     14s] @(#)CDS: SYNTECH 21.17-s007_1 () Feb 20 2023 06:56:35 ( )
[11/06 17:04:15     14s] @(#)CDS: CPE v21.17-s068
[11/06 17:04:15     14s] @(#)CDS: IQuantus/TQuantus 21.1.1-s939 (64bit) Wed Nov 9 09:34:24 PST 2022 (Linux 3.10.0-693.el7.x86_64)
[11/06 17:04:15     14s] @(#)CDS: OA 22.60-p087 Thu Feb  9 09:35:26 2023
[11/06 17:04:15     14s] @(#)CDS: SGN 20.10-d001 (01-Jun-2020) (64 bit executable, Qt5.9.0)
[11/06 17:04:15     14s] @(#)CDS: RCDB 11.15.0
[11/06 17:04:15     14s] @(#)CDS: STYLUS 21.12-s019_1 (12/20/2022 05:13 PST)
[11/06 17:04:15     14s] @(#)CDS: SystemPlanner-21.17Rel-10251 (21.17) (2023-02-02 17:22:51+0800)
[11/06 17:04:15     14s] Create and set the environment variable TMPDIR to /tmp/innovus_temp_3822460_ruby_salwan99_Cf6mRR.

[11/06 17:04:15     14s] Change the soft stacksize limit to 0.2%RAM (514 mbytes). Set global soft_stack_size_limit to change the value.
[11/06 17:04:17     16s] 
[11/06 17:04:17     16s] **INFO:  MMMC transition support version v31-84 
[11/06 17:04:17     16s] 
[11/06 17:04:17     16s] <CMD> set_global _enable_mmmc_by_default_flow      $CTE::mmmc_default
[11/06 17:04:17     16s] <CMD> suppressMessage ENCEXT-2799
[11/06 17:04:17     16s] <CMD> getVersion
[11/06 17:04:17     16s] <CMD> define_proc_arguments ViaFillQor -info {This procedure extracts Viafill details from innovus db} -define_args {
		{-window "window coordinates" "" list optional}
		{-window_size "window size in microns" "" string optional}
	
	}
[11/06 17:04:17     16s] [INFO] Loading Pegasus 22.23 fill procedures
[11/06 17:04:17     17s] <CMD> define_proc_arguments ProcessFills -info {This procedure processes Fill types} -define_args {
    {-fillInfo "Design Fill data" "" list required}
				{-csvName "File path for Fill Data csv file" "Path of CSV file" string required}
				{-selectFill "type of fill to be selected in session" "list of BRIDGE/EXTENSION/STAMP/FLOATING" list required}
    {-output_data "Boolean Flag to output Fill Data for further processing" "" string required}
}
[11/06 17:04:17     17s] <CMD> define_proc_arguments FillQor -info {This procedure extracts fill details from innovus db} -define_args {
    {-layers "Fills Cleanup on which all layers" "list of Metal/Routing layers" list optional}
				{-selectFill "type of fill to be selected in session" "list of BRIDGE/EXTENSION/STAMP/FLOATING" list optional}
				{-outData "Boolean Flag to output Fill Data for further processing" "" boolean optional}
    {-outDataFile "File path for Fill Data csv file" "Path of CSV file" string optional}
}
[11/06 17:04:17     17s] <CMD> define_proc_arguments ProcessFills_fast -info {This procedure processes Fill types} -define_args {
    {-fillInfo "Design Fill data" "" list required}
				{-csvName "File path for Fill Data csv file" "Path of CSV file" string required}
				{-selectFill "type of fill to be selected in session" "list of BRIDGE/EXTENSION/STAMP/FLOATING" list required}
    {-output_data "Boolean Flag to output Fill Data for further processing" "" string required}
}
[11/06 17:04:17     17s] <CMD> define_proc_arguments FillQor_fast -info {This procedure extracts fill details from innovus db} -define_args {
    {-layers "Fills Cleanup on which all layers" "list of Metal/Routing layers" list optional}
				{-selectFill "type of fill to be selected in session" "list of BRIDGE/EXTENSION/STAMP/FLOATING" list optional}
				{-outData "Boolean Flag to output Fill Data for further processing" "" boolean optional}
    {-outDataFile "File path for Fill Data csv file" "Path of CSV file" string optional}
}
[11/06 17:04:17     17s] <CMD> define_proc_arguments ProcessFills_fast_stampOnly -info {This procedure processes Fill types} -define_args {
    {-fillInfo "Design Fill data" "" list required}
	
}
[11/06 17:04:17     17s] <CMD> define_proc_arguments FillQor_fast_stampOnly -info {This procedure extracts fill details from innovus db} -define_args {
    {-layers "Fills Cleanup on which all layers" "list of Metal/Routing layers" list optional}
}
[11/06 17:04:17     17s] <CMD> win
[11/06 17:04:53     21s] <CMD> set ::TimeLib::tsgMarkCellLatchConstructFlag 1
[11/06 17:04:53     21s] <CMD> get_message -id GLOBAL-100 -suppress
[11/06 17:04:53     21s] <CMD> get_message -id GLOBAL-100 -suppress
[11/06 17:04:53     21s] <CMD> set _timing_save_restore_compression_mode hybrid
[11/06 17:04:53     21s] <CMD> set conf_qxconf_file NULL
[11/06 17:04:53     21s] <CMD> set conf_qxlib_file NULL
[11/06 17:04:53     21s] <CMD> set defHierChar /
[11/06 17:04:53     21s] <CMD> set distributed_client_message_echo 1
[11/06 17:04:53     21s] <CMD> set distributed_mmmc_disable_reports_auto_redirection 0
[11/06 17:04:53     21s] <CMD> set gpsPrivate::dpgNewAddBufsDBUpdate 1
[11/06 17:04:53     21s] <CMD> set gpsPrivate::lsgEnableNewDbApiInRestruct 1
[11/06 17:04:53     21s] <CMD> set init_lef_file {
    "/CMC/kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/lef/gsclib045_tech.lef"
    "/CMC/kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/lef/gsclib045_macro.lef"
}
[11/06 17:04:53     21s] <CMD> set init_verilog ../Synthesis/netlist/genus_mult_unsigned.v
[11/06 17:04:53     21s] <CMD> set init_top_cell mult_unsigned
[11/06 17:04:53     21s] <CMD> set init_mmmc_file ./scripts/mmmc.view
[11/06 17:04:53     21s] <CMD> set init_pwr_net VDD
[11/06 17:04:53     21s] <CMD> set init_gnd_net VSS
[11/06 17:04:53     21s] <CMD> get_message -id GLOBAL-100 -suppress
[11/06 17:04:53     21s] <CMD> get_message -id GLOBAL-100 -suppress
[11/06 17:04:53     21s] <CMD> set latch_time_borrow_mode max_borrow
[11/06 17:04:53     21s] <CMD> set pegDefaultResScaleFactor 1.000000
[11/06 17:04:53     21s] <CMD> set pegDetailResScaleFactor 1.000000
[11/06 17:04:53     21s] <CMD> get_message -id GLOBAL-100 -suppress
[11/06 17:04:53     21s] <CMD> get_message -id GLOBAL-100 -suppress
[11/06 17:04:53     21s] <CMD> set report_inactive_arcs_format {from to when arc_type sense reason}
[11/06 17:04:53     21s] <CMD> set timing_library_float_precision_tol 0.000010
[11/06 17:04:53     21s] <CMD> set timing_library_load_pin_cap_indices {}
[11/06 17:04:53     21s] <CMD> set timing_library_write_library_to_directory {}
[11/06 17:04:53     21s] <CMD> set tso_post_client_restore_command {update_timing ; write_eco_opt_db ;}
[11/06 17:05:48     26s] <CMD> init_design
[11/06 17:05:48     26s] #% Begin Load MMMC data ... (date=11/06 17:05:48, mem=1034.7M)
[11/06 17:05:48     26s] #% End Load MMMC data ... (date=11/06 17:05:48, total cpu=0:00:00.0, real=0:00:00.0, peak res=1035.5M, current mem=1035.5M)
[11/06 17:05:48     26s] 
[11/06 17:05:48     26s] Loading LEF file /CMC/kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/lef/gsclib045_tech.lef ...
[11/06 17:05:48     26s] 
[11/06 17:05:48     26s] Loading LEF file /CMC/kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/lef/gsclib045_macro.lef ...
[11/06 17:05:48     26s] Set DBUPerIGU to M2 pitch 400.
[11/06 17:05:49     27s] **WARN: (IMPLF-200):	Pin 'A' in macro 'ANTENNA' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[11/06 17:05:49     27s] Type 'man IMPLF-200' for more detail.
[11/06 17:05:49     27s] 
##  Check design process and node:  
##  Both design process and tech node are not set.

[11/06 17:05:49     27s] Loading view definition file from ./scripts/mmmc.view
[11/06 17:05:49     27s] Reading max_timing timing library '/CMC/kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/timing/slow_vdd1v0_basicCells.lib' ...
[11/06 17:05:49     27s] **WARN: (TECHLIB-302):	No function defined for cell 'DECAP9'. The cell will only be used for analysis. (File /CMC/kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/timing/slow_vdd1v0_basicCells.lib)
[11/06 17:05:49     27s] **WARN: (TECHLIB-302):	No function defined for cell 'DECAP8'. The cell will only be used for analysis. (File /CMC/kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/timing/slow_vdd1v0_basicCells.lib)
[11/06 17:05:49     27s] **WARN: (TECHLIB-302):	No function defined for cell 'DECAP7'. The cell will only be used for analysis. (File /CMC/kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/timing/slow_vdd1v0_basicCells.lib)
[11/06 17:05:49     27s] **WARN: (TECHLIB-302):	No function defined for cell 'DECAP6'. The cell will only be used for analysis. (File /CMC/kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/timing/slow_vdd1v0_basicCells.lib)
[11/06 17:05:49     27s] **WARN: (TECHLIB-302):	No function defined for cell 'DECAP5'. The cell will only be used for analysis. (File /CMC/kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/timing/slow_vdd1v0_basicCells.lib)
[11/06 17:05:49     27s] **WARN: (TECHLIB-302):	No function defined for cell 'DECAP4'. The cell will only be used for analysis. (File /CMC/kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/timing/slow_vdd1v0_basicCells.lib)
[11/06 17:05:49     27s] **WARN: (TECHLIB-302):	No function defined for cell 'DECAP3'. The cell will only be used for analysis. (File /CMC/kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/timing/slow_vdd1v0_basicCells.lib)
[11/06 17:05:49     27s] **WARN: (TECHLIB-302):	No function defined for cell 'DECAP2'. The cell will only be used for analysis. (File /CMC/kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/timing/slow_vdd1v0_basicCells.lib)
[11/06 17:05:49     27s] **WARN: (TECHLIB-302):	No function defined for cell 'DECAP10'. The cell will only be used for analysis. (File /CMC/kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/timing/slow_vdd1v0_basicCells.lib)
[11/06 17:05:49     27s] **WARN: (TECHLIB-302):	No function defined for cell 'ANTENNA'. The cell will only be used for analysis. (File /CMC/kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/timing/slow_vdd1v0_basicCells.lib)
[11/06 17:05:49     27s] Read 489 cells in library 'slow_vdd1v0' 
[11/06 17:05:49     27s] Reading max_timing timing library '/CMC/kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/timing/slow_vdd1v2_basicCells.lib' ...
[11/06 17:05:50     28s] **WARN: (TECHLIB-302):	No function defined for cell 'DECAP9'. The cell will only be used for analysis. (File /CMC/kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/timing/slow_vdd1v2_basicCells.lib)
[11/06 17:05:50     28s] **WARN: (TECHLIB-302):	No function defined for cell 'DECAP8'. The cell will only be used for analysis. (File /CMC/kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/timing/slow_vdd1v2_basicCells.lib)
[11/06 17:05:50     28s] **WARN: (TECHLIB-302):	No function defined for cell 'DECAP7'. The cell will only be used for analysis. (File /CMC/kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/timing/slow_vdd1v2_basicCells.lib)
[11/06 17:05:50     28s] **WARN: (TECHLIB-302):	No function defined for cell 'DECAP6'. The cell will only be used for analysis. (File /CMC/kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/timing/slow_vdd1v2_basicCells.lib)
[11/06 17:05:50     28s] **WARN: (TECHLIB-302):	No function defined for cell 'DECAP5'. The cell will only be used for analysis. (File /CMC/kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/timing/slow_vdd1v2_basicCells.lib)
[11/06 17:05:50     28s] **WARN: (TECHLIB-302):	No function defined for cell 'DECAP4'. The cell will only be used for analysis. (File /CMC/kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/timing/slow_vdd1v2_basicCells.lib)
[11/06 17:05:50     28s] **WARN: (TECHLIB-302):	No function defined for cell 'DECAP3'. The cell will only be used for analysis. (File /CMC/kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/timing/slow_vdd1v2_basicCells.lib)
[11/06 17:05:50     28s] **WARN: (TECHLIB-302):	No function defined for cell 'DECAP2'. The cell will only be used for analysis. (File /CMC/kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/timing/slow_vdd1v2_basicCells.lib)
[11/06 17:05:50     28s] **WARN: (TECHLIB-302):	No function defined for cell 'DECAP10'. The cell will only be used for analysis. (File /CMC/kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/timing/slow_vdd1v2_basicCells.lib)
[11/06 17:05:50     28s] **WARN: (TECHLIB-302):	No function defined for cell 'ANTENNA'. The cell will only be used for analysis. (File /CMC/kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/timing/slow_vdd1v2_basicCells.lib)
[11/06 17:05:50     28s] Read 489 cells in library 'slow_vdd1v2' 
[11/06 17:05:50     28s] Reading min_timing timing library '/CMC/kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/timing/fast_vdd1v2_basicCells.lib' ...
[11/06 17:05:50     28s] Message <TECHLIB-302> has exceeded the message display limit of '20'. Use 'set_message -no_limit -id list_of_msgIDs' to reset the message limit.
[11/06 17:05:50     28s] Read 489 cells in library 'fast_vdd1v2' 
[11/06 17:05:50     28s] Reading min_timing timing library '/CMC/kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/timing/fast_vdd1v0_basicCells.lib' ...
[11/06 17:05:50     28s] Read 489 cells in library 'fast_vdd1v0' 
[11/06 17:05:51     29s] Ending "PreSetAnalysisView" (total cpu=0:00:01.8, real=0:00:02.0, peak res=1126.6M, current mem=1064.0M)
[11/06 17:05:51     29s] *** End library_loading (cpu=0.03min, real=0.03min, mem=47.4M, fe_cpu=0.48min, fe_real=1.87min, fe_mem=1145.9M) ***
[11/06 17:05:51     29s] #% Begin Load netlist data ... (date=11/06 17:05:51, mem=1064.0M)
[11/06 17:05:51     29s] *** Begin netlist parsing (mem=1145.9M) ***
[11/06 17:05:51     29s] Created 489 new cells from 4 timing libraries.
[11/06 17:05:51     29s] Reading netlist ...
[11/06 17:05:51     29s] Backslashed names will retain backslash and a trailing blank character.
[11/06 17:05:51     29s] Reading verilog netlist '../Synthesis/netlist/genus_mult_unsigned.v'
[11/06 17:05:51     29s] 
[11/06 17:05:51     29s] *** Memory Usage v#1 (Current mem = 1145.945M, initial mem = 486.922M) ***
[11/06 17:05:51     29s] *** End netlist parsing (cpu=0:00:00.0, real=0:00:00.0, mem=1145.9M) ***
[11/06 17:05:51     29s] #% End Load netlist data ... (date=11/06 17:05:51, total cpu=0:00:00.0, real=0:00:00.0, peak res=1086.8M, current mem=1086.8M)
[11/06 17:05:51     29s] Set top cell to mult_unsigned.
[11/06 17:05:51     29s] Hooked 1956 DB cells to tlib cells.
[11/06 17:05:51     29s] Ending "BindLib:" (total cpu=0:00:00.1, real=0:00:00.0, peak res=1111.5M, current mem=1111.5M)
[11/06 17:05:51     29s] Starting recursive module instantiation check.
[11/06 17:05:51     29s] No recursion found.
[11/06 17:05:51     29s] Building hierarchical netlist for Cell mult_unsigned ...
[11/06 17:05:51     29s] *** Netlist is unique.
[11/06 17:05:51     29s] Setting Std. cell height to 3420 DBU (smallest netlist inst).
[11/06 17:05:51     29s] ** info: there are 2051 modules.
[11/06 17:05:51     29s] ** info: there are 1177 stdCell insts.
[11/06 17:05:51     29s] 
[11/06 17:05:51     29s] *** Memory Usage v#1 (Current mem = 1213.359M, initial mem = 486.922M) ***
[11/06 17:05:51     29s] **WARN: (IMPFP-3961):	The techSite 'CornerSite' has no related standard cells in the LEF/OA library. The calculations for this site type cannot be made unless standard cell models of this type exist in the LEF/OA library. Ignore this warning if the SITE is not used by the library. Alternatively, remove the SITE definition for the LEF/OA library to avoid this message.
[11/06 17:05:51     29s] Type 'man IMPFP-3961' for more detail.
[11/06 17:05:51     29s] **WARN: (IMPFP-3961):	The techSite 'IOSite' has no related standard cells in the LEF/OA library. The calculations for this site type cannot be made unless standard cell models of this type exist in the LEF/OA library. Ignore this warning if the SITE is not used by the library. Alternatively, remove the SITE definition for the LEF/OA library to avoid this message.
[11/06 17:05:51     29s] Type 'man IMPFP-3961' for more detail.
[11/06 17:05:51     29s] Start create_tracks
[11/06 17:05:51     29s] Extraction setup Started 
[11/06 17:05:51     29s] 
[11/06 17:05:51     29s] Trim Metal Layers:
[11/06 17:05:51     29s] Initializing multi-corner RC extraction with 2 active RC Corners ...
[11/06 17:05:51     29s] **WARN: (IMPEXT-2773):	The via resistance between layers M0 and M1 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
[11/06 17:05:51     29s] Type 'man IMPEXT-2773' for more detail.
[11/06 17:05:51     29s] **WARN: (IMPEXT-2773):	The via resistance between layers M1 and M2 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
[11/06 17:05:51     29s] Type 'man IMPEXT-2773' for more detail.
[11/06 17:05:51     29s] **WARN: (IMPEXT-2773):	The via resistance between layers M2 and M3 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
[11/06 17:05:51     29s] Type 'man IMPEXT-2773' for more detail.
[11/06 17:05:51     29s] **WARN: (IMPEXT-2773):	The via resistance between layers M3 and M4 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
[11/06 17:05:51     29s] Type 'man IMPEXT-2773' for more detail.
[11/06 17:05:51     29s] **WARN: (IMPEXT-2773):	The via resistance between layers M4 and M5 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
[11/06 17:05:51     29s] Type 'man IMPEXT-2773' for more detail.
[11/06 17:05:51     29s] **WARN: (IMPEXT-2773):	The via resistance between layers M5 and M6 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
[11/06 17:05:51     29s] Type 'man IMPEXT-2773' for more detail.
[11/06 17:05:51     29s] **WARN: (IMPEXT-2773):	The via resistance between layers M6 and M7 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
[11/06 17:05:51     29s] Type 'man IMPEXT-2773' for more detail.
[11/06 17:05:51     29s] **WARN: (IMPEXT-2773):	The via resistance between layers M7 and M8 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
[11/06 17:05:51     29s] Type 'man IMPEXT-2773' for more detail.
[11/06 17:05:51     29s] **WARN: (IMPEXT-2773):	The via resistance between layers M8 and M9 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
[11/06 17:05:51     29s] Type 'man IMPEXT-2773' for more detail.
[11/06 17:05:51     29s] **WARN: (IMPEXT-2773):	The via resistance between layers M9 and M10 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
[11/06 17:05:51     29s] Type 'man IMPEXT-2773' for more detail.
[11/06 17:05:51     29s] **WARN: (IMPEXT-2773):	The via resistance between layers M10 and M11 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
[11/06 17:05:51     29s] Type 'man IMPEXT-2773' for more detail.
[11/06 17:05:51     29s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M1 is not defined in the cap table. Therefore, the LEF value 0.0736 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[11/06 17:05:51     29s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M2 is not defined in the cap table. Therefore, the LEF value 0.0604 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[11/06 17:05:51     29s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M3 is not defined in the cap table. Therefore, the LEF value 0.0604 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[11/06 17:05:51     29s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M4 is not defined in the cap table. Therefore, the LEF value 0.0604 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[11/06 17:05:51     29s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M5 is not defined in the cap table. Therefore, the LEF value 0.0604 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[11/06 17:05:51     29s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M6 is not defined in the cap table. Therefore, the LEF value 0.0604 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[11/06 17:05:51     29s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M7 is not defined in the cap table. Therefore, the LEF value 0.0604 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[11/06 17:05:51     29s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M8 is not defined in the cap table. Therefore, the LEF value 0.0214 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[11/06 17:05:51     29s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M9 is not defined in the cap table. Therefore, the LEF value 0.0214 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[11/06 17:05:51     29s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M10 is not defined in the cap table. Therefore, the LEF value 0.0214 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[11/06 17:05:51     29s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M11 is not defined in the cap table. Therefore, the LEF value 0.021 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[11/06 17:05:51     29s] **WARN: (IMPEXT-2773):	The via resistance between layers M0 and M1 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
[11/06 17:05:51     29s] Type 'man IMPEXT-2773' for more detail.
[11/06 17:05:51     29s] **WARN: (IMPEXT-2773):	The via resistance between layers M1 and M2 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
[11/06 17:05:51     29s] Type 'man IMPEXT-2773' for more detail.
[11/06 17:05:51     29s] **WARN: (IMPEXT-2773):	The via resistance between layers M2 and M3 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
[11/06 17:05:51     29s] Type 'man IMPEXT-2773' for more detail.
[11/06 17:05:51     29s] **WARN: (IMPEXT-2773):	The via resistance between layers M3 and M4 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
[11/06 17:05:51     29s] Type 'man IMPEXT-2773' for more detail.
[11/06 17:05:51     29s] **WARN: (IMPEXT-2773):	The via resistance between layers M4 and M5 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
[11/06 17:05:51     29s] Type 'man IMPEXT-2773' for more detail.
[11/06 17:05:51     29s] **WARN: (IMPEXT-2773):	The via resistance between layers M5 and M6 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
[11/06 17:05:51     29s] Type 'man IMPEXT-2773' for more detail.
[11/06 17:05:51     29s] **WARN: (IMPEXT-2773):	The via resistance between layers M6 and M7 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
[11/06 17:05:51     29s] Type 'man IMPEXT-2773' for more detail.
[11/06 17:05:51     29s] **WARN: (IMPEXT-2773):	The via resistance between layers M7 and M8 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
[11/06 17:05:51     29s] Type 'man IMPEXT-2773' for more detail.
[11/06 17:05:51     29s] **WARN: (IMPEXT-2773):	The via resistance between layers M8 and M9 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
[11/06 17:05:51     29s] Type 'man IMPEXT-2773' for more detail.
[11/06 17:05:51     29s] **WARN: (EMS-27):	Message (IMPEXT-2773) has exceeded the current message display limit of 20.
[11/06 17:05:51     29s] To increase the message display limit, refer to the product command reference manual.
[11/06 17:05:51     29s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M1 is not defined in the cap table. Therefore, the LEF value 0.0736 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[11/06 17:05:51     29s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M2 is not defined in the cap table. Therefore, the LEF value 0.0604 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[11/06 17:05:51     29s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M3 is not defined in the cap table. Therefore, the LEF value 0.0604 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[11/06 17:05:51     29s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M4 is not defined in the cap table. Therefore, the LEF value 0.0604 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[11/06 17:05:51     29s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M5 is not defined in the cap table. Therefore, the LEF value 0.0604 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[11/06 17:05:51     29s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M6 is not defined in the cap table. Therefore, the LEF value 0.0604 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[11/06 17:05:51     29s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M7 is not defined in the cap table. Therefore, the LEF value 0.0604 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[11/06 17:05:51     29s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M8 is not defined in the cap table. Therefore, the LEF value 0.0214 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[11/06 17:05:51     29s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M9 is not defined in the cap table. Therefore, the LEF value 0.0214 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[11/06 17:05:51     29s] **WARN: (EMS-27):	Message (IMPEXT-2766) has exceeded the current message display limit of 20.
[11/06 17:05:51     29s] To increase the message display limit, refer to the product command reference manual.
[11/06 17:05:51     29s] Summary of Active RC-Corners : 
[11/06 17:05:51     29s]  
[11/06 17:05:51     29s]  Analysis View: worst_case
[11/06 17:05:51     29s]     RC-Corner Name        : rc_best
[11/06 17:05:51     29s]     RC-Corner Index       : 0
[11/06 17:05:51     29s]     RC-Corner Temperature : 25 Celsius
[11/06 17:05:51     29s]     RC-Corner Cap Table   : ''
[11/06 17:05:51     29s]     RC-Corner PreRoute Res Factor         : 1
[11/06 17:05:51     29s]     RC-Corner PreRoute Cap Factor         : 1
[11/06 17:05:51     29s]     RC-Corner PostRoute Res Factor        : 1 {1 1 1}
[11/06 17:05:51     29s]     RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
[11/06 17:05:51     29s]     RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
[11/06 17:05:51     29s]     RC-Corner PreRoute Clock Res Factor   : 1	[Derived from Cap Table]
[11/06 17:05:51     29s]     RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from Cap Table]
[11/06 17:05:51     29s]     RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
[11/06 17:05:51     29s]     RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
[11/06 17:05:51     29s]     RC-Corner PostRoute Clock coupling capacitance Factor : 1 {1 1 1} 
[11/06 17:05:51     29s]  
[11/06 17:05:51     29s]  Analysis View: best_case
[11/06 17:05:51     29s]     RC-Corner Name        : rc_worst
[11/06 17:05:51     29s]     RC-Corner Index       : 1
[11/06 17:05:51     29s]     RC-Corner Temperature : 25 Celsius
[11/06 17:05:51     29s]     RC-Corner Cap Table   : ''
[11/06 17:05:51     29s]     RC-Corner PreRoute Res Factor         : 1
[11/06 17:05:51     29s]     RC-Corner PreRoute Cap Factor         : 1
[11/06 17:05:51     29s]     RC-Corner PostRoute Res Factor        : 1 {1 1 1}
[11/06 17:05:51     29s]     RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
[11/06 17:05:51     29s]     RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
[11/06 17:05:51     29s]     RC-Corner PreRoute Clock Res Factor   : 1	[Derived from Cap Table]
[11/06 17:05:51     29s]     RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from Cap Table]
[11/06 17:05:51     29s]     RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
[11/06 17:05:51     29s]     RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
[11/06 17:05:51     29s]     RC-Corner PostRoute Clock coupling capacitance Factor : 1 {1 1 1} 
[11/06 17:05:51     29s] 
[11/06 17:05:51     29s] Trim Metal Layers:
[11/06 17:05:51     29s] LayerId::1 widthSet size::1
[11/06 17:05:51     29s] LayerId::2 widthSet size::1
[11/06 17:05:51     29s] LayerId::3 widthSet size::1
[11/06 17:05:51     29s] LayerId::4 widthSet size::1
[11/06 17:05:51     29s] LayerId::5 widthSet size::1
[11/06 17:05:51     29s] LayerId::6 widthSet size::1
[11/06 17:05:51     29s] LayerId::7 widthSet size::1
[11/06 17:05:51     29s] LayerId::8 widthSet size::1
[11/06 17:05:51     29s] LayerId::9 widthSet size::1
[11/06 17:05:51     29s] LayerId::10 widthSet size::1
[11/06 17:05:51     29s] LayerId::11 widthSet size::1
[11/06 17:05:51     29s] Updating RC grid for preRoute extraction ...
[11/06 17:05:51     29s] eee: pegSigSF::1.070000
[11/06 17:05:51     29s] Initializing multi-corner resistance tables ...
[11/06 17:05:51     29s] eee: l::1 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[11/06 17:05:51     29s] eee: l::2 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[11/06 17:05:51     29s] eee: l::3 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[11/06 17:05:51     29s] eee: l::4 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[11/06 17:05:51     29s] eee: l::5 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[11/06 17:05:51     29s] eee: l::6 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[11/06 17:05:51     29s] eee: l::7 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[11/06 17:05:51     29s] eee: l::8 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[11/06 17:05:51     29s] eee: l::9 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[11/06 17:05:51     29s] eee: l::10 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[11/06 17:05:51     29s] eee: l::11 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[11/06 17:05:51     29s] {RT rc_best 0 11 11 {8 0} {10 0} 2}
[11/06 17:05:51     29s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.000000 uaWl=0.000000 uaWlH=0.000000 aWlH=0.000000 lMod=0 pMax=0.850000 pMod=82 wcR=0.772700 newSi=0.000000 wHLS=1.931750 siPrev=0 viaL=0.000000 crit=0.000000 shortMod=0.000000 fMod=0.000000 
[11/06 17:05:51     29s] *Info: initialize multi-corner CTS.
[11/06 17:05:51     29s] Ending "SetAnalysisView" (total cpu=0:00:00.0, real=0:00:00.0, peak res=1391.7M, current mem=1126.8M)
[11/06 17:05:51     29s] Reading timing constraints file '../Synthesis/netlist/genus_mult_unsigned.sdc' ...
[11/06 17:05:51     29s] Current (total cpu=0:00:29.8, real=0:01:52, peak res=1406.6M, current mem=1406.6M)
[11/06 17:05:51     29s] **WARN: (TCLCMD-1461):	Skipped unsupported command: set_units (File ../Synthesis/netlist/genus_mult_unsigned.sdc, Line 9).
[11/06 17:05:51     29s] 
[11/06 17:05:51     29s] **WARN: (TCLCMD-1461):	Skipped unsupported command: set_units (File ../Synthesis/netlist/genus_mult_unsigned.sdc, Line 10).
[11/06 17:05:51     29s] 
[11/06 17:05:51     29s] **WARN: (TCLNL-330):	set_input_delay on clock root 'clk' is not supported. You should use the -source option to set_clock_latency to provide this offset. You can also use the global timing_allow_input_delay_on_clock_source to allow set_input_delay assertion to have an effect on clock source paths beginning at this clock root. (File ../Synthesis/netlist/genus_mult_unsigned.sdc, Line 97).
[11/06 17:05:51     29s] 
[11/06 17:05:51     29s] INFO (CTE): Reading of timing constraints file ../Synthesis/netlist/genus_mult_unsigned.sdc completed, with 3 WARNING
[11/06 17:05:52     29s] Ending "Constraint file reading stats" (total cpu=0:00:00.1, real=0:00:01.0, peak res=1427.7M, current mem=1427.7M)
[11/06 17:05:52     29s] Current (total cpu=0:00:29.9, real=0:01:53, peak res=1427.7M, current mem=1427.7M)
[11/06 17:05:52     29s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[11/06 17:05:52     29s] 
[11/06 17:05:52     29s] TimeStamp Creating Cell Server ...(0, 1, 1, 1) Begin ...
[11/06 17:05:52     29s] SBFF Setting to complicate: SMDFFHQX8 complicate code: 30.1
[11/06 17:05:52     29s] SBFF Setting to complicate: SMDFFHQX4 complicate code: 30.1
[11/06 17:05:52     29s] SBFF Setting to complicate: SMDFFHQX2 complicate code: 30.1
[11/06 17:05:52     29s] SBFF Setting to complicate: SMDFFHQX1 complicate code: 30.1
[11/06 17:05:52     29s] SBFF Setting to complicate: SEDFFTRXL complicate code: 30.05
[11/06 17:05:52     29s] SBFF Setting to complicate: SEDFFTRX4 complicate code: 30.05
[11/06 17:05:52     29s] SBFF Setting to complicate: SEDFFTRX2 complicate code: 30.05
[11/06 17:05:52     29s] SBFF Setting to complicate: SEDFFTRX1 complicate code: 30.05
[11/06 17:05:52     29s] SBFF Setting to complicate: SEDFFHQX8 complicate code: 30.05
[11/06 17:05:52     29s] SBFF Setting to complicate: SEDFFHQX4 complicate code: 30.05
[11/06 17:05:52     29s] SBFF Setting to complicate: SEDFFHQX2 complicate code: 30.05
[11/06 17:05:52     29s] SBFF Setting to complicate: SEDFFHQX1 complicate code: 30.05
[11/06 17:05:52     29s] SBFF Setting to complicate: EDFFTRXL complicate code: 30.05
[11/06 17:05:52     29s] SBFF Setting to complicate: EDFFTRX4 complicate code: 30.05
[11/06 17:05:52     29s] SBFF Setting to complicate: EDFFTRX2 complicate code: 30.05
[11/06 17:05:52     29s] SBFF Setting to complicate: EDFFTRX1 complicate code: 30.05
[11/06 17:05:52     29s] Summary for sequential cells identification: 
[11/06 17:05:52     29s]   Identified SBFF number: 104
[11/06 17:05:52     29s]   Identified MBFF number: 0
[11/06 17:05:52     29s]   Identified SB Latch number: 0
[11/06 17:05:52     29s]   Identified MB Latch number: 0
[11/06 17:05:52     29s]   Not identified SBFF number: 16
[11/06 17:05:52     29s]   Not identified MBFF number: 0
[11/06 17:05:52     29s]   Not identified SB Latch number: 0
[11/06 17:05:52     29s]   Not identified MB Latch number: 0
[11/06 17:05:52     29s]   Number of sequential cells which are not FFs: 32
[11/06 17:05:52     29s] Total number of combinational cells: 318
[11/06 17:05:52     29s] Total number of sequential cells: 152
[11/06 17:05:52     29s] Total number of tristate cells: 10
[11/06 17:05:52     29s] Total number of level shifter cells: 0
[11/06 17:05:52     29s] Total number of power gating cells: 0
[11/06 17:05:52     29s] Total number of isolation cells: 0
[11/06 17:05:52     29s] Total number of power switch cells: 0
[11/06 17:05:52     29s] Total number of pulse generator cells: 0
[11/06 17:05:52     29s] Total number of always on buffers: 0
[11/06 17:05:52     29s] Total number of retention cells: 0
[11/06 17:05:52     29s] Total number of physical cells: 9
[11/06 17:05:52     29s] List of usable buffers: BUFX2 BUFX12 BUFX16 BUFX20 CLKBUFX2 BUFX3 BUFX4 BUFX6 BUFX8 CLKBUFX12 CLKBUFX16 CLKBUFX20 CLKBUFX3 CLKBUFX4 CLKBUFX6 CLKBUFX8
[11/06 17:05:52     29s] Total number of usable buffers: 16
[11/06 17:05:52     29s] List of unusable buffers:
[11/06 17:05:52     29s] Total number of unusable buffers: 0
[11/06 17:05:52     29s] List of usable inverters: CLKINVX1 CLKINVX2 CLKINVX12 CLKINVX16 CLKINVX20 CLKINVX4 CLKINVX3 CLKINVX6 CLKINVX8 INVX1 INVX2 INVX12 INVX16 INVX20 INVXL INVX3 INVX4 INVX6 INVX8
[11/06 17:05:52     29s] Total number of usable inverters: 19
[11/06 17:05:52     29s] List of unusable inverters:
[11/06 17:05:52     29s] Total number of unusable inverters: 0
[11/06 17:05:52     29s] List of identified usable delay cells: DLY1X1 DLY1X4 DLY2X1 DLY2X4 DLY3X1 DLY3X4 DLY4X1 DLY4X4
[11/06 17:05:52     29s] Total number of identified usable delay cells: 8
[11/06 17:05:52     29s] List of identified unusable delay cells:
[11/06 17:05:52     29s] Total number of identified unusable delay cells: 0
[11/06 17:05:52     29s] 
[11/06 17:05:52     29s] TimeStamp Creating Cell Server ...(0, 1, 1, 1) End ...
[11/06 17:05:52     29s] 
[11/06 17:05:52     29s] TimeStamp Deleting Cell Server Begin ...
[11/06 17:05:52     29s] 
[11/06 17:05:52     29s] TimeStamp Deleting Cell Server End ...
[11/06 17:05:52     29s] Ending "Cell type marking" (total cpu=0:00:00.0, real=0:00:00.0, peak res=1450.7M, current mem=1450.6M)
[11/06 17:05:52     29s] 
[11/06 17:05:52     29s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[11/06 17:05:52     29s] SBFF Setting to complicate: SMDFFHQX8 complicate code: 30.1
[11/06 17:05:52     29s] SBFF Setting to complicate: SMDFFHQX4 complicate code: 30.1
[11/06 17:05:52     29s] SBFF Setting to complicate: SMDFFHQX2 complicate code: 30.1
[11/06 17:05:52     29s] SBFF Setting to complicate: SMDFFHQX1 complicate code: 30.1
[11/06 17:05:52     29s] SBFF Setting to complicate: SEDFFTRXL complicate code: 30.05
[11/06 17:05:52     29s] SBFF Setting to complicate: SEDFFTRX4 complicate code: 30.05
[11/06 17:05:52     29s] SBFF Setting to complicate: SEDFFTRX2 complicate code: 30.05
[11/06 17:05:52     29s] SBFF Setting to complicate: SEDFFTRX1 complicate code: 30.05
[11/06 17:05:52     29s] SBFF Setting to complicate: SEDFFHQX8 complicate code: 30.05
[11/06 17:05:52     29s] SBFF Setting to complicate: SEDFFHQX4 complicate code: 30.05
[11/06 17:05:52     29s] SBFF Setting to complicate: SEDFFHQX2 complicate code: 30.05
[11/06 17:05:52     29s] SBFF Setting to complicate: SEDFFHQX1 complicate code: 30.05
[11/06 17:05:52     29s] SBFF Setting to complicate: EDFFTRXL complicate code: 30.05
[11/06 17:05:52     29s] SBFF Setting to complicate: EDFFTRX4 complicate code: 30.05
[11/06 17:05:52     29s] SBFF Setting to complicate: EDFFTRX2 complicate code: 30.05
[11/06 17:05:52     29s] SBFF Setting to complicate: EDFFTRX1 complicate code: 30.05
[11/06 17:05:52     29s] Summary for sequential cells identification: 
[11/06 17:05:52     29s]   Identified SBFF number: 104
[11/06 17:05:52     29s]   Identified MBFF number: 0
[11/06 17:05:52     29s]   Identified SB Latch number: 0
[11/06 17:05:52     29s]   Identified MB Latch number: 0
[11/06 17:05:52     29s]   Not identified SBFF number: 16
[11/06 17:05:52     29s]   Not identified MBFF number: 0
[11/06 17:05:52     29s]   Not identified SB Latch number: 0
[11/06 17:05:52     29s]   Not identified MB Latch number: 0
[11/06 17:05:52     29s]   Number of sequential cells which are not FFs: 32
[11/06 17:05:52     29s]  Visiting view : worst_case
[11/06 17:05:52     29s]    : PowerDomain = none : Weighted F : unweighted  = 37.90 (1.000) with rcCorner = 0
[11/06 17:05:52     29s]    : PowerDomain = none : Weighted F : unweighted  = 20.10 (1.000) with rcCorner = -1
[11/06 17:05:52     29s]  Visiting view : best_case
[11/06 17:05:52     29s]    : PowerDomain = none : Weighted F : unweighted  = 9.90 (1.000) with rcCorner = 1
[11/06 17:05:52     29s]    : PowerDomain = none : Weighted F : unweighted  = 4.50 (1.000) with rcCorner = -1
[11/06 17:05:52     29s] TLC MultiMap info (StdDelay):
[11/06 17:05:52     29s]   : min_delay + min_timing + 1 + no RcCorner := 4.5ps
[11/06 17:05:52     29s]   : min_delay + min_timing + 1 + rc_worst := 9.9ps
[11/06 17:05:52     29s]   : max_delay + max_timing + 1 + no RcCorner := 20.1ps
[11/06 17:05:52     29s]   : max_delay + max_timing + 1 + rc_best := 37.9ps
[11/06 17:05:52     29s]  Setting StdDelay to: 37.9ps
[11/06 17:05:52     29s] 
[11/06 17:05:52     29s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[11/06 17:05:52     29s] 
[11/06 17:05:52     29s] TimeStamp Deleting Cell Server Begin ...
[11/06 17:05:52     29s] 
[11/06 17:05:52     29s] TimeStamp Deleting Cell Server End ...
[11/06 17:05:52     29s] 
[11/06 17:05:52     29s] *** Summary of all messages that are not suppressed in this session:
[11/06 17:05:52     29s] Severity  ID               Count  Summary                                  
[11/06 17:05:52     29s] WARNING   IMPLF-200            1  Pin '%s' in macro '%s' has no ANTENNAGAT...
[11/06 17:05:52     29s] WARNING   IMPFP-3961           2  The techSite '%s' has no related standar...
[11/06 17:05:52     29s] WARNING   IMPEXT-2766         22  The sheet resistance for layer %s is not...
[11/06 17:05:52     29s] WARNING   IMPEXT-2773         22  The via resistance between layers %s and...
[11/06 17:05:52     29s] WARNING   TCLCMD-1461          2  Skipped unsupported command: %s          
[11/06 17:05:52     29s] WARNING   TCLNL-330            1  set_input_delay on clock root '%s' is no...
[11/06 17:05:52     29s] WARNING   TECHLIB-302         40  No function defined for cell '%s'. The c...
[11/06 17:05:52     29s] *** Message Summary: 90 warning(s), 0 error(s)
[11/06 17:05:52     29s] 
[11/06 17:06:02     31s] <CMD> zoomBox -45.89200 -2.37700 91.58850 53.34250
[11/06 17:06:02     31s] <CMD> zoomBox -36.21200 -1.50550 63.11900 38.75250
[11/06 17:06:02     31s] <CMD> zoomBox -31.93900 -1.11150 52.49300 33.10800
[11/06 17:06:03     31s] <CMD> zoomBox -25.19850 -0.47150 35.80450 24.25250
[11/06 17:06:03     31s] <CMD> zoomBox -22.52500 -0.20750 29.32800 20.80800
[11/06 17:06:04     31s] <CMD> zoomBox -4.77500 1.02750 -0.92350 2.58850
[11/06 17:06:04     31s] <CMD> zoomBox -3.85700 1.08500 -2.14700 1.77800
[11/06 17:06:05     31s] <CMD> zoomBox -3.98650 1.07650 -1.97450 1.89200
[11/06 17:06:05     31s] <CMD> zoomBox -4.54700 1.02800 -1.27000 2.35600
[11/06 17:06:05     31s] <CMD> zoomBox -5.89250 0.89500 0.38700 3.44000
[11/06 17:06:06     31s] <CMD> zoomBox -8.72500 0.44200 1.49950 4.58600
[11/06 17:06:06     31s] <CMD> zoomBox -11.54550 -0.00950 2.60750 5.72650
[11/06 17:06:07     31s] <CMD> zoomBox -13.33900 -0.29650 3.31200 6.45200
[11/06 17:06:07     31s] <CMD> zoomBox -17.93100 -1.03100 5.11550 8.30950
[11/06 17:06:07     31s] <CMD> zoomBox -45.25850 -5.40300 15.84900 19.36350
[11/06 17:06:09     32s] <CMD> zoomBox -24.07750 -3.34800 7.82200 9.58050
[11/06 17:06:09     32s] <CMD> zoomBox -17.59850 -2.75650 5.44900 6.58450
[11/06 17:06:09     32s] <CMD> zoomBox -15.05050 -2.53400 4.54050 5.40600
[11/06 17:06:09     32s] <CMD> zoomBox -11.04300 -2.18450 3.11200 3.55250
[11/06 17:06:09     32s] <CMD> zoomBox -9.47300 -2.04800 2.55900 2.82850
[11/06 17:06:10     32s] <CMD> zoomBox -2.62700 -1.04250 0.65350 0.28700
[11/06 17:06:10     32s] <CMD> zoomBox -2.24200 -0.97450 0.54650 0.15550
[11/06 17:06:11     32s] <CMD> zoomBox -0.83600 -0.46900 0.21650 -0.04250
[11/06 17:06:12     32s] <CMD> zoomBox -0.97900 -0.53200 0.25900 -0.03000
[11/06 17:06:13     32s] <CMD> zoomBox -1.57800 -0.78450 0.43950 0.03300
[11/06 17:06:14     32s] <CMD> zoomBox -1.34550 -0.68650 0.36950 0.00850
[11/06 17:06:14     32s] <CMD> zoomBox -1.85250 -0.89700 0.52250 0.06550
[11/06 17:06:16     33s] <CMD> pan 0.36800 1.39100
[11/06 17:06:17     33s] <CMD> zoomBox -1.28100 -0.39950 0.73800 0.41900
[11/06 17:06:17     33s] <CMD> zoomBox -1.10800 -0.34500 0.60950 0.35100
[11/06 17:06:18     33s] <CMD> zoomBox -0.82550 -0.25150 0.41550 0.25150
[11/06 17:06:18     33s] <CMD> zoomBox -0.71500 -0.21450 0.34000 0.21300
[11/06 17:06:19     33s] <CMD> zoomBox -0.32450 -0.08350 0.07400 0.07800
[11/06 17:06:19     33s] <CMD> zoomBox -0.25900 -0.06200 0.02950 0.05500
[11/06 17:06:19     33s] <CMD> zoomBox -0.23450 -0.05350 0.01100 0.04600
[11/06 17:06:20     33s] <CMD> zoomBox -0.15100 -0.02450 -0.05600 0.01400
[11/06 17:06:21     34s] <CMD> zoomBox -0.18500 -0.03650 -0.02900 0.02650
[11/06 17:06:21     34s] <CMD> zoomBox -0.20050 -0.04250 -0.01650 0.03200
[11/06 17:06:21     34s] <CMD> zoomBox -0.29550 -0.07600 0.05850 0.06750
[11/06 17:06:21     34s] <CMD> zoomBox -0.33000 -0.08850 0.08650 0.08050
[11/06 17:06:22     34s] <CMD> zoomBox -0.42000 -0.12000 0.15750 0.11400
[11/06 17:06:23     34s] <CMD> zoomBox -0.54350 -0.16350 0.25650 0.16050
[11/06 17:06:23     34s] <CMD> zoomBox -0.71450 -0.22400 0.39350 0.22500
[11/06 17:06:23     34s] <CMD> zoomBox -0.95100 -0.30750 0.58300 0.31400
[11/06 17:06:24     34s] <CMD> zoomBox -3.22700 -1.11150 2.40700 1.17200
[11/06 17:06:24     34s] <CMD> zoomBox -6.09250 -2.12350 4.70350 2.25200
[11/06 17:06:25     34s] <CMD> fit
[11/06 17:08:50     48s] <CMD> getIoFlowFlag
[11/06 17:09:46     53s] <CMD> setIoFlowFlag 0
[11/06 17:09:46     53s] <CMD> floorPlan -site CoreSite -r 0.954137180185 0.699975 5 5 5 5
[11/06 17:09:46     53s] **WARN: (IMPFP-3961):	The techSite 'CornerSite' has no related standard cells in the LEF/OA library. The calculations for this site type cannot be made unless standard cell models of this type exist in the LEF/OA library. Ignore this warning if the SITE is not used by the library. Alternatively, remove the SITE definition for the LEF/OA library to avoid this message.
[11/06 17:09:46     53s] Type 'man IMPFP-3961' for more detail.
[11/06 17:09:46     53s] **WARN: (IMPFP-3961):	The techSite 'IOSite' has no related standard cells in the LEF/OA library. The calculations for this site type cannot be made unless standard cell models of this type exist in the LEF/OA library. Ignore this warning if the SITE is not used by the library. Alternatively, remove the SITE definition for the LEF/OA library to avoid this message.
[11/06 17:09:46     53s] Type 'man IMPFP-3961' for more detail.
[11/06 17:09:46     53s] Start create_tracks
[11/06 17:09:46     53s] **WARN: (IMPFP-325):	Floorplan of the design is resized. All current floorplan objects are automatically derived based on specified new floorplan. This may change blocks, fixed standard cells, existing routes and blockages.
[11/06 17:09:46     53s] <CMD> uiSetTool select
[11/06 17:09:46     53s] <CMD> getIoFlowFlag
[11/06 17:09:46     53s] <CMD> fit
[11/06 17:10:12     56s] <CMD> set sprCreateIeRingOffset 1.0
[11/06 17:10:12     56s] <CMD> set sprCreateIeRingThreshold 1.0
[11/06 17:10:12     56s] <CMD> set sprCreateIeRingJogDistance 1.0
[11/06 17:10:12     56s] <CMD> set sprCreateIeRingLayers {}
[11/06 17:10:12     56s] <CMD> set sprCreateIeRingOffset 1.0
[11/06 17:10:12     56s] <CMD> set sprCreateIeRingThreshold 1.0
[11/06 17:10:12     56s] <CMD> set sprCreateIeRingJogDistance 1.0
[11/06 17:10:12     56s] <CMD> set sprCreateIeRingLayers {}
[11/06 17:10:12     56s] <CMD> set sprCreateIeStripeWidth 10.0
[11/06 17:10:12     56s] <CMD> set sprCreateIeStripeThreshold 1.0
[11/06 17:10:12     56s] <CMD> set sprCreateIeStripeWidth 10.0
[11/06 17:10:12     56s] <CMD> set sprCreateIeStripeThreshold 1.0
[11/06 17:10:12     56s] <CMD> set sprCreateIeRingOffset 1.0
[11/06 17:10:12     56s] <CMD> set sprCreateIeRingThreshold 1.0
[11/06 17:10:12     56s] <CMD> set sprCreateIeRingJogDistance 1.0
[11/06 17:10:12     56s] <CMD> set sprCreateIeRingLayers {}
[11/06 17:10:12     56s] <CMD> set sprCreateIeStripeWidth 10.0
[11/06 17:10:12     56s] <CMD> set sprCreateIeStripeThreshold 1.0
[11/06 17:11:22     62s] <CMD> setAddRingMode -ring_target default -extend_over_row 0 -ignore_rows 0 -avoid_short 0 -skip_crossing_trunks none -stacked_via_top_layer Metal11 -stacked_via_bottom_layer Metal1 -via_using_exact_crossover_size 1 -orthogonal_only true -skip_via_on_pin {  standardcell } -skip_via_on_wire_shape {  noshape }
[11/06 17:11:22     62s] The ring targets are set to core/block ring wires.
[11/06 17:11:22     62s] addRing command will consider rows while creating rings.
[11/06 17:11:22     62s] addRing command will disallow rings to go over rows.
[11/06 17:11:22     62s] addRing command will ignore shorts while creating rings.
[11/06 17:11:22     62s] <CMD> addRing -nets {VDD VSS} -type core_rings -follow core -layer {top Metal1 bottom Metal1 left Metal2 right Metal2} -width {top 1 bottom 1 left 1 right 1} -spacing {top 1 bottom 1 left 1 right 1} -offset {top 1 bottom 1 left 1 right 1} -center 0 -threshold 0 -jog_distance 0 -snap_wire_center_to_grid None
[11/06 17:11:22     62s] 
[11/06 17:11:22     62s] 
[11/06 17:11:22     62s] viaInitial starts at Thu Nov  6 17:11:22 2025
viaInitial ends at Thu Nov  6 17:11:22 2025
Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2155.7M)
[11/06 17:11:22     62s] Ring generation is complete.
[11/06 17:11:22     62s] vias are now being generated.
[11/06 17:11:22     62s] addRing created 8 wires.
[11/06 17:11:22     62s] ViaGen created 8 vias, deleted 0 via to avoid violation.
[11/06 17:11:22     62s] +--------+----------------+----------------+
[11/06 17:11:22     62s] |  Layer |     Created    |     Deleted    |
[11/06 17:11:22     62s] +--------+----------------+----------------+
[11/06 17:11:22     62s] | Metal1 |        4       |       NA       |
[11/06 17:11:22     62s] |  Via1  |        8       |        0       |
[11/06 17:11:22     62s] | Metal2 |        4       |       NA       |
[11/06 17:11:22     62s] +--------+----------------+----------------+
[11/06 17:12:19     67s] <CMD> setSrouteMode -viaConnectToShape { noshape }
[11/06 17:12:19     67s] <CMD> sroute -connect { blockPin padPin padRing corePin floatingStripe } -layerChangeRange { Metal1(1) Metal11(11) } -blockPinTarget { nearestTarget } -padPinPortConnect { allPort oneGeom } -padPinTarget { nearestTarget } -corePinTarget { firstAfterRowEnd } -floatingStripeTarget { blockring padring ring stripe ringpin blockpin followpin } -allowJogging 1 -crossoverViaLayerRange { Metal1(1) Metal11(11) } -nets { VDD VSS } -allowLayerChange 1 -blockPin useLef -targetViaLayerRange { Metal1(1) Metal11(11) }
[11/06 17:12:19     67s] *** Begin SPECIAL ROUTE on Thu Nov  6 17:12:19 2025 ***
[11/06 17:12:19     67s] SPECIAL ROUTE ran on directory: /eecs/home/salwan99/Desktop/VLSI4612/project3/RTL-to-GDSII_16x24BitMultiplier/PnR
[11/06 17:12:19     67s] SPECIAL ROUTE ran on machine: ruby (Linux 4.18.0-553.66.1.el8_10.x86_64 Xeon 3.50Ghz)
[11/06 17:12:19     67s] 
[11/06 17:12:19     67s] Begin option processing ...
[11/06 17:12:19     67s] srouteConnectPowerBump set to false
[11/06 17:12:19     67s] routeSelectNet set to "VDD VSS"
[11/06 17:12:19     67s] routeSpecial set to true
[11/06 17:12:19     67s] srouteBlockPin set to "useLef"
[11/06 17:12:19     67s] srouteBottomLayerLimit set to 1
[11/06 17:12:19     67s] srouteBottomTargetLayerLimit set to 1
[11/06 17:12:19     67s] srouteConnectConverterPin set to false
[11/06 17:12:19     67s] srouteCrossoverViaBottomLayer set to 1
[11/06 17:12:19     67s] srouteCrossoverViaTopLayer set to 11
[11/06 17:12:19     67s] srouteFloatingStripeTarget set to "blockring padring ring stripe ringpin blockpin followpin"
[11/06 17:12:19     67s] srouteFollowCorePinEnd set to 3
[11/06 17:12:19     67s] srouteJogControl set to "preferWithChanges differentLayer"
[11/06 17:12:19     67s] srouteNoViaOnWireShape set to "padring ring stripe blockring blockpin coverpin blockwire corewire followpin iowire"
[11/06 17:12:19     67s] sroutePadPinAllPorts set to true
[11/06 17:12:19     67s] sroutePreserveExistingRoutes set to true
[11/06 17:12:19     67s] srouteRoutePowerBarPortOnBothDir set to true
[11/06 17:12:19     67s] srouteStopBlockPin set to "nearestTarget"
[11/06 17:12:19     67s] srouteTopLayerLimit set to 11
[11/06 17:12:19     67s] srouteTopTargetLayerLimit set to 11
[11/06 17:12:19     67s] End option processing: cpu: 0:00:00, real: 0:00:00, peak: 3690.00 megs.
[11/06 17:12:19     67s] 
[11/06 17:12:19     67s] Reading DB technology information...
[11/06 17:12:19     67s] Finished reading DB technology information.
[11/06 17:12:19     67s] Reading floorplan and netlist information...
[11/06 17:12:19     67s] Finished reading floorplan and netlist information.
[11/06 17:12:19     68s] Read in 24 layers, 11 routing layers, 1 overlap layer
[11/06 17:12:19     68s] Read in 2 nondefault rules, 0 used
[11/06 17:12:19     68s] Read in 583 macros, 39 used
[11/06 17:12:19     68s] Read in 39 components
[11/06 17:12:19     68s]   39 core components: 39 unplaced, 0 placed, 0 fixed
[11/06 17:12:19     68s] Read in 81 logical pins
[11/06 17:12:19     68s] Read in 81 nets
[11/06 17:12:19     68s] Read in 2 special nets, 2 routed
[11/06 17:12:19     68s] 2 nets selected.
[11/06 17:12:19     68s] 
[11/06 17:12:19     68s] Begin power routing ...
[11/06 17:12:19     68s] #create default rule from bind_ndr_rule rule=0x7f89dea92110 0x7f89ded02568
[11/06 17:12:19     68s] ### import design signature (1): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=0 placement=0 pin_access=1 inst_pattern=1 via=610195162 routing_via=1
[11/06 17:12:19     68s] **WARN: (IMPSR-1253):	Unable to find any standard cell pin connected to the VDD net.
[11/06 17:12:19     68s]  Run the globalNetConnect command or change the CPF file to ensure that the netlist reflects the correct power ground connections. The standard cell pins must be defined as 'USE POWER' or 'USE GROUND' for the connection.
[11/06 17:12:19     68s] **WARN: (IMPSR-1254):	Unable to connect the specified objects, since block pins of the VDD net were not found in the design. Check netlist or change the parameter value to include block pins in the design.
[11/06 17:12:19     68s] **WARN: (IMPSR-1256):	Unable to find any CORE class pad pin of the VDD net due to unavailability of the pin or check netlist in the routing area or layer. Change routing area or layer to include the expected pin or check netlist. Alternatively, change port class in the technology file.
[11/06 17:12:19     68s] Type 'man IMPSR-1256' for more detail.
[11/06 17:12:19     68s] Cannot find any AREAIO class pad pin of net VDD. Check net list, or change port class in the technology file, or change option to include pin in given range.
[11/06 17:12:19     68s] **WARN: (IMPSR-1253):	Unable to find any standard cell pin connected to the VSS net.
[11/06 17:12:19     68s]  Run the globalNetConnect command or change the CPF file to ensure that the netlist reflects the correct power ground connections. The standard cell pins must be defined as 'USE POWER' or 'USE GROUND' for the connection.
[11/06 17:12:19     68s] **WARN: (IMPSR-1254):	Unable to connect the specified objects, since block pins of the VSS net were not found in the design. Check netlist or change the parameter value to include block pins in the design.
[11/06 17:12:19     68s] **WARN: (IMPSR-1256):	Unable to find any CORE class pad pin of the VSS net due to unavailability of the pin or check netlist in the routing area or layer. Change routing area or layer to include the expected pin or check netlist. Alternatively, change port class in the technology file.
[11/06 17:12:19     68s] Type 'man IMPSR-1256' for more detail.
[11/06 17:12:19     68s] Cannot find any AREAIO class pad pin of net VSS. Check net list, or change port class in the technology file, or change option to include pin in given range.
[11/06 17:12:19     68s] **WARN: (IMPSR-468):	Cannot find any standard cell pin connected to net VDD.
[11/06 17:12:19     68s] Use setSrouteMode -corePinReferenceMacro <standard cell> to specify a reference macro for followpin connection, or run globalNetConnect command or change CPF file to make sure that the netlist reflects the correct power ground connections. The standard cell pins must be defined as "USE POWER" or "USE GROUND".
[11/06 17:12:19     68s] **WARN: (IMPSR-468):	Cannot find any standard cell pin connected to net VDD.
[11/06 17:12:19     68s] Use setSrouteMode -corePinReferenceMacro <standard cell> to specify a reference macro for followpin connection, or run globalNetConnect command or change CPF file to make sure that the netlist reflects the correct power ground connections. The standard cell pins must be defined as "USE POWER" or "USE GROUND".
[11/06 17:12:19     68s] **WARN: (IMPSR-468):	Cannot find any standard cell pin connected to net VSS.
[11/06 17:12:19     68s] Use setSrouteMode -corePinReferenceMacro <standard cell> to specify a reference macro for followpin connection, or run globalNetConnect command or change CPF file to make sure that the netlist reflects the correct power ground connections. The standard cell pins must be defined as "USE POWER" or "USE GROUND".
[11/06 17:12:19     68s] **WARN: (IMPSR-468):	Cannot find any standard cell pin connected to net VSS.
[11/06 17:12:19     68s] Use setSrouteMode -corePinReferenceMacro <standard cell> to specify a reference macro for followpin connection, or run globalNetConnect command or change CPF file to make sure that the netlist reflects the correct power ground connections. The standard cell pins must be defined as "USE POWER" or "USE GROUND".
[11/06 17:12:19     68s] **WARN: (IMPSR-468):	Cannot find any standard cell pin connected to net VDD.
[11/06 17:12:19     68s] Use setSrouteMode -corePinReferenceMacro <standard cell> to specify a reference macro for followpin connection, or run globalNetConnect command or change CPF file to make sure that the netlist reflects the correct power ground connections. The standard cell pins must be defined as "USE POWER" or "USE GROUND".
[11/06 17:12:19     68s] **WARN: (IMPSR-468):	Cannot find any standard cell pin connected to net VSS.
[11/06 17:12:19     68s] Use setSrouteMode -corePinReferenceMacro <standard cell> to specify a reference macro for followpin connection, or run globalNetConnect command or change CPF file to make sure that the netlist reflects the correct power ground connections. The standard cell pins must be defined as "USE POWER" or "USE GROUND".
[11/06 17:12:19     68s] **WARN: (IMPSR-468):	Cannot find any standard cell pin connected to net VDD.
[11/06 17:12:19     68s] Use setSrouteMode -corePinReferenceMacro <standard cell> to specify a reference macro for followpin connection, or run globalNetConnect command or change CPF file to make sure that the netlist reflects the correct power ground connections. The standard cell pins must be defined as "USE POWER" or "USE GROUND".
[11/06 17:12:19     68s] CPU time for VDD FollowPin 0 seconds
[11/06 17:12:19     68s] **WARN: (IMPSR-468):	Cannot find any standard cell pin connected to net VSS.
[11/06 17:12:19     68s] Use setSrouteMode -corePinReferenceMacro <standard cell> to specify a reference macro for followpin connection, or run globalNetConnect command or change CPF file to make sure that the netlist reflects the correct power ground connections. The standard cell pins must be defined as "USE POWER" or "USE GROUND".
[11/06 17:12:19     68s] CPU time for VSS FollowPin 0 seconds
[11/06 17:12:19     68s]   Number of IO ports routed: 0
[11/06 17:12:19     68s]   Number of Block ports routed: 0
[11/06 17:12:19     68s]   Number of Stripe ports routed: 0
[11/06 17:12:19     68s]   Number of Core ports routed: 82
[11/06 17:12:19     68s]   Number of Pad ports routed: 0
[11/06 17:12:19     68s]   Number of Power Bump ports routed: 0
[11/06 17:12:19     68s]   Number of Followpin connections: 41
[11/06 17:12:19     68s] End power routing: cpu: 0:00:00, real: 0:00:00, peak: 3727.00 megs.
[11/06 17:12:19     68s] 
[11/06 17:12:19     68s] 
[11/06 17:12:19     68s] 
[11/06 17:12:19     68s]  Begin updating DB with routing results ...
[11/06 17:12:19     68s]  Updating DB with 0 via definition ...Extracting standard cell pins and blockage ...... 
[11/06 17:12:19     68s] Pin and blockage extraction finished
[11/06 17:12:19     68s] 
[11/06 17:12:19     68s] sroute created 123 wires.
[11/06 17:12:19     68s] ViaGen created 82 vias, deleted 0 via to avoid violation.
[11/06 17:12:19     68s] +--------+----------------+----------------+
[11/06 17:12:19     68s] |  Layer |     Created    |     Deleted    |
[11/06 17:12:19     68s] +--------+----------------+----------------+
[11/06 17:12:19     68s] | Metal1 |       123      |       NA       |
[11/06 17:12:19     68s] |  Via1  |       82       |        0       |
[11/06 17:12:19     68s] +--------+----------------+----------------+
[11/06 17:13:46     76s] <CMD> setRouteMode -earlyGlobalHonorMsvRouteConstraint false -earlyGlobalRoutePartitionPinGuide true
[11/06 17:13:46     76s] <CMD> setEndCapMode -reset
[11/06 17:13:46     76s] <CMD> setEndCapMode -boundary_tap false
[11/06 17:13:46     76s] <CMD> setNanoRouteMode -quiet -droutePostRouteSpreadWire 1
[11/06 17:13:46     76s] <CMD> setNanoRouteMode -quiet -droutePostRouteWidenWireRule LEFSpecialRouteSpec
[11/06 17:13:46     76s] <CMD> setNanoRouteMode -quiet -timingEngine {}
[11/06 17:13:46     76s] <CMD> setUsefulSkewMode -noBoundary false -maxAllowedDelay 1
[11/06 17:13:46     76s] **WARN: (IMPTCM-125):	Option "-modulePlan" for command getPlaceMode is obsolete and will be ignored. It no longer has any effect and should be removed from your script.
[11/06 17:13:46     76s] <CMD> setPlaceMode -reset
[11/06 17:13:46     76s] <CMD> setPlaceMode -congEffort auto -timingDriven 1 -modulePlan 1 -clkGateAware 0 -powerDriven 0 -ignoreScan 1 -reorderScan 1 -ignoreSpare 1 -placeIOPins 1 -moduleAwareSpare 0 -checkPinLayerForAccess {  1 } -preserveRouting 0 -rmAffectedRouting 0 -checkRoute 0 -swapEEQ 0
[11/06 17:13:46     76s] **WARN: (IMPTCM-125):	Option "-modulePlan" for command setPlaceMode is obsolete and will be ignored. It no longer has any effect and should be removed from your script.
[11/06 17:13:46     76s] **WARN: (IMPTCM-125):	Option "-checkPinLayerForAccess" for command setPlaceMode is obsolete and will be ignored. It no longer has any effect and should be removed from your script.
[11/06 17:14:07     78s] <CMD> setPlaceMode -fp false
[11/06 17:14:07     78s] <CMD> place_design
[11/06 17:14:07     78s] *** placeDesign #1 [begin] : totSession cpu/real = 0:01:18.4/0:10:06.7 (0.1), mem = 2191.6M
[11/06 17:14:07     78s] [check_scan_connected]: number of scan connected with missing definition = 0, number of scan = 0, number of sequential = 200, percentage of missing scan cell = 0.00% (0 / 200)
[11/06 17:14:07     78s] AAE_INFO: opIsDesignInPostRouteState() is 0
[11/06 17:14:07     78s] AAE DB initialization (MEM=2204.93 CPU=0:00:00.0 REAL=0:00:00.0) 
[11/06 17:14:07     78s] #################################################################################
[11/06 17:14:07     78s] # Design Stage: PreRoute
[11/06 17:14:07     78s] # Design Name: mult_unsigned
[11/06 17:14:07     78s] # Design Mode: 90nm
[11/06 17:14:07     78s] # Analysis Mode: MMMC Non-OCV 
[11/06 17:14:07     78s] # Parasitics Mode: No SPEF/RCDB 
[11/06 17:14:07     78s] # Signoff Settings: SI Off 
[11/06 17:14:07     78s] #################################################################################
[11/06 17:14:08     79s] Calculate delays in BcWc mode...
[11/06 17:14:08     79s] Topological Sorting (REAL = 0:00:00.0, MEM = 2289.8M, InitMEM = 2288.8M)
[11/06 17:14:08     79s] Start delay calculation (fullDC) (1 T). (MEM=2289.8)
[11/06 17:14:08     79s] Start AAE Lib Loading. (MEM=2301.32)
[11/06 17:14:08     79s] End AAE Lib Loading. (MEM=2339.48 CPU=0:00:00.0 Real=0:00:00.0)
[11/06 17:14:08     79s] End AAE Lib Interpolated Model. (MEM=2339.48 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/06 17:14:08     79s] Total number of fetched objects 1436
[11/06 17:14:08     79s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/06 17:14:08     79s] End delay calculation. (MEM=2454.41 CPU=0:00:00.2 REAL=0:00:00.0)
[11/06 17:14:08     79s] End delay calculation (fullDC). (MEM=2454.41 CPU=0:00:00.3 REAL=0:00:00.0)
[11/06 17:14:08     79s] *** CDM Built up (cpu=0:00:00.5  real=0:00:01.0  mem= 2454.4M) ***
[11/06 17:14:08     79s] #Start colorize_geometry on Thu Nov  6 17:14:08 2025
[11/06 17:14:08     79s] #
[11/06 17:14:08     79s] ### Time Record (colorize_geometry) is installed.
[11/06 17:14:08     79s] ### Time Record (Pre Callback) is installed.
[11/06 17:14:08     79s] ### Time Record (Pre Callback) is uninstalled.
[11/06 17:14:08     79s] ### Time Record (DB Import) is installed.
[11/06 17:14:08     79s] ### info: trigger incremental cell import ( 583 new cells ).
[11/06 17:14:08     79s] ### info: trigger incremental reloading library data ( #cell = 583 ).
[11/06 17:14:08     79s] ### import design signature (2): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=427080859 placement=984943660 pin_access=1 inst_pattern=1 via=610195162 routing_via=1
[11/06 17:14:08     79s] ### Time Record (DB Import) is uninstalled.
[11/06 17:14:08     79s] ### Time Record (DB Export) is installed.
[11/06 17:14:08     79s] Extracting standard cell pins and blockage ...... 
[11/06 17:14:08     79s] Pin and blockage extraction finished
[11/06 17:14:08     79s] ### export design design signature (3): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=427080859 placement=984943660 pin_access=1 inst_pattern=1 via=610195162 routing_via=1
[11/06 17:14:08     79s] ### Time Record (DB Export) is uninstalled.
[11/06 17:14:08     79s] ### Time Record (Post Callback) is installed.
[11/06 17:14:08     79s] ### Time Record (Post Callback) is uninstalled.
[11/06 17:14:08     79s] #
[11/06 17:14:08     79s] #colorize_geometry statistics:
[11/06 17:14:08     79s] #Cpu time = 00:00:00
[11/06 17:14:08     79s] #Elapsed time = 00:00:00
[11/06 17:14:08     79s] #Increased memory = 31.62 (MB)
[11/06 17:14:08     79s] #Total memory = 2006.02 (MB)
[11/06 17:14:08     79s] #Peak memory = 2008.74 (MB)
[11/06 17:14:08     79s] #Number of warnings = 0
[11/06 17:14:08     79s] #Total number of warnings = 0
[11/06 17:14:08     79s] #Number of fails = 0
[11/06 17:14:08     79s] #Total number of fails = 0
[11/06 17:14:08     79s] #Complete colorize_geometry on Thu Nov  6 17:14:08 2025
[11/06 17:14:08     79s] #
[11/06 17:14:08     79s] ### import design signature (4): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=0 placement=0 pin_access=1 inst_pattern=1 via=610195162 routing_via=1
[11/06 17:14:08     79s] ### Time Record (colorize_geometry) is uninstalled.
[11/06 17:14:08     79s] ### 
[11/06 17:14:08     79s] ###   Scalability Statistics
[11/06 17:14:08     79s] ### 
[11/06 17:14:08     79s] ### ------------------------+----------------+----------------+----------------+
[11/06 17:14:08     79s] ###   colorize_geometry     |        cpu time|    elapsed time|     scalability|
[11/06 17:14:08     79s] ### ------------------------+----------------+----------------+----------------+
[11/06 17:14:08     79s] ###   Pre Callback          |        00:00:00|        00:00:00|             1.0|
[11/06 17:14:08     79s] ###   Post Callback         |        00:00:00|        00:00:00|             1.0|
[11/06 17:14:08     79s] ###   DB Import             |        00:00:00|        00:00:00|             1.0|
[11/06 17:14:08     79s] ###   DB Export             |        00:00:00|        00:00:00|             1.0|
[11/06 17:14:08     79s] ###   Entire Command        |        00:00:00|        00:00:00|             1.0|
[11/06 17:14:08     79s] ### ------------------------+----------------+----------------+----------------+
[11/06 17:14:08     79s] ### 
[11/06 17:14:08     79s] *** Starting placeDesign default flow ***
[11/06 17:14:08     79s] ### Creating LA Mngr. totSessionCpu=0:01:20 mem=2445.9M
[11/06 17:14:08     79s] ### Creating LA Mngr, finished. totSessionCpu=0:01:20 mem=2445.9M
[11/06 17:14:08     79s] *** Start deleteBufferTree ***
[11/06 17:14:08     79s] Info: Detect buffers to remove automatically.
[11/06 17:14:08     79s] Analyzing netlist ...
[11/06 17:14:08     79s] Updating netlist
[11/06 17:14:08     79s] 
[11/06 17:14:08     79s] *summary: 0 instances (buffers/inverters) removed
[11/06 17:14:08     79s] *** Finish deleteBufferTree (0:00:00.1) ***
[11/06 17:14:08     79s] **INFO: Enable pre-place timing setting for timing analysis
[11/06 17:14:08     79s] Set Using Default Delay Limit as 101.
[11/06 17:14:08     79s] **WARN: (IMPDC-1629):	The default delay limit was set to 101. This is less than the default of 1000 and may result in inaccurate delay calculation for nets with a fanout higher than the setting.  If needed, the default delay limit may be adjusted by running the command 'set delaycal_use_default_delay_limit'.
[11/06 17:14:08     79s] Set Default Net Delay as 0 ps.
[11/06 17:14:08     79s] Set Default Net Load as 0 pF. 
[11/06 17:14:08     79s] Set Default Input Pin Transition as 1 ps.
[11/06 17:14:08     79s] **INFO: Analyzing IO path groups for slack adjustment
[11/06 17:14:09     79s] Effort level <high> specified for reg2reg_tmp.3822460 path_group
[11/06 17:14:09     80s] AAE_INFO: opIsDesignInPostRouteState() is 0
[11/06 17:14:09     80s] #################################################################################
[11/06 17:14:09     80s] # Design Stage: PreRoute
[11/06 17:14:09     80s] # Design Name: mult_unsigned
[11/06 17:14:09     80s] # Design Mode: 90nm
[11/06 17:14:09     80s] # Analysis Mode: MMMC Non-OCV 
[11/06 17:14:09     80s] # Parasitics Mode: No SPEF/RCDB 
[11/06 17:14:09     80s] # Signoff Settings: SI Off 
[11/06 17:14:09     80s] #################################################################################
[11/06 17:14:09     80s] Calculate delays in BcWc mode...
[11/06 17:14:09     80s] Topological Sorting (REAL = 0:00:00.0, MEM = 2445.7M, InitMEM = 2445.7M)
[11/06 17:14:09     80s] Start delay calculation (fullDC) (1 T). (MEM=2445.66)
[11/06 17:14:09     80s] End AAE Lib Interpolated Model. (MEM=2457.17 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/06 17:14:09     80s] Total number of fetched objects 1436
[11/06 17:14:09     80s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/06 17:14:09     80s] End delay calculation. (MEM=2496.87 CPU=0:00:00.2 REAL=0:00:00.0)
[11/06 17:14:09     80s] End delay calculation (fullDC). (MEM=2496.87 CPU=0:00:00.2 REAL=0:00:00.0)
[11/06 17:14:09     80s] *** CDM Built up (cpu=0:00:00.3  real=0:00:00.0  mem= 2496.9M) ***
[11/06 17:14:09     80s] **INFO: Disable pre-place timing setting for timing analysis
[11/06 17:14:09     80s] Set Using Default Delay Limit as 1000.
[11/06 17:14:09     80s] Set Default Net Delay as 1000 ps.
[11/06 17:14:09     80s] Set Default Input Pin Transition as 0.1 ps.
[11/06 17:14:09     80s] Set Default Net Load as 0.5 pF. 
[11/06 17:14:09     80s] **INFO: Pre-place timing setting for timing analysis already disabled
[11/06 17:14:09     80s] OPERPROF: Starting PlacementDelFiller
 at level 1, MEM:2487.4M, EPOCH TIME: 1762467249.436255
[11/06 17:14:09     80s] Deleted 0 physical inst  (cell - / prefix -).
[11/06 17:14:09     80s] OPERPROF: Finished PlacementDelFiller
 at level 1, CPU:0.000, REAL:0.003, MEM:2487.4M, EPOCH TIME: 1762467249.439568
[11/06 17:14:09     80s] INFO: #ExclusiveGroups=0
[11/06 17:14:09     80s] INFO: There are no Exclusive Groups.
[11/06 17:14:09     80s] *** Starting "NanoPlace(TM) placement v#7 (mem=2487.4M)" ...
[11/06 17:14:09     80s] Wait...
[11/06 17:14:11     82s] *** Build Buffered Sizing Timing Model
[11/06 17:14:11     82s] (cpu=0:00:02.0 mem=2495.4M) ***
[11/06 17:14:11     82s] *** Build Virtual Sizing Timing Model
[11/06 17:14:11     82s] (cpu=0:00:02.1 mem=2495.4M) ***
[11/06 17:14:11     82s] No user-set net weight.
[11/06 17:14:11     82s] Net fanout histogram:
[11/06 17:14:11     82s] 2		: 909 (65.1%) nets
[11/06 17:14:11     82s] 3		: 348 (24.9%) nets
[11/06 17:14:11     82s] 4     -	14	: 105 (7.5%) nets
[11/06 17:14:11     82s] 15    -	39	: 32 (2.3%) nets
[11/06 17:14:11     82s] 40    -	79	: 1 (0.1%) nets
[11/06 17:14:11     82s] 80    -	159	: 0 (0.0%) nets
[11/06 17:14:11     82s] 160   -	319	: 1 (0.1%) nets
[11/06 17:14:11     82s] 320   -	639	: 0 (0.0%) nets
[11/06 17:14:11     82s] 640   -	1279	: 0 (0.0%) nets
[11/06 17:14:11     82s] 1280  -	2559	: 0 (0.0%) nets
[11/06 17:14:11     82s] 2560  -	5119	: 0 (0.0%) nets
[11/06 17:14:11     82s] 5120+		: 0 (0.0%) nets
[11/06 17:14:11     82s] no activity file in design. spp won't run.
[11/06 17:14:11     82s] Options: timingDriven ignoreScan ignoreSpare pinGuide congEffort=auto gpeffort=medium 
[11/06 17:14:11     82s] **WARN: (IMPSP-9042):	Scan chains were not defined, -place_global_ignore_scan option will be ignored.
[11/06 17:14:11     82s] Define the scan chains before using this option.
[11/06 17:14:11     82s] Type 'man IMPSP-9042' for more detail.
[11/06 17:14:11     82s] Processing tracks to init pin-track alignment.
[11/06 17:14:11     82s] z: 2, totalTracks: 1
[11/06 17:14:11     82s] z: 4, totalTracks: 1
[11/06 17:14:11     82s] z: 6, totalTracks: 1
[11/06 17:14:11     82s] z: 8, totalTracks: 1
[11/06 17:14:11     82s] #spOpts: hrOri=1 hrSnap=1 rpCkHalo=4 
[11/06 17:14:11     82s] All LLGs are deleted
[11/06 17:14:11     82s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/06 17:14:11     82s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/06 17:14:11     82s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2495.4M, EPOCH TIME: 1762467251.670122
[11/06 17:14:11     82s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.001, MEM:2495.4M, EPOCH TIME: 1762467251.671113
[11/06 17:14:11     82s] # Building mult_unsigned llgBox search-tree.
[11/06 17:14:11     82s] #std cell=1177 (0 fixed + 1177 movable) #buf cell=0 #inv cell=135 #block=0 (0 floating + 0 preplaced)
[11/06 17:14:11     82s] #ioInst=0 #net=1396 #term=4658 #term/net=3.34, #fixedIo=0, #floatIo=0, #fixedPin=0, #floatPin=81
[11/06 17:14:11     82s] stdCell: 1177 single + 0 double + 0 multi
[11/06 17:14:11     82s] Total standard cell length = 2.1088 (mm), area = 0.0036 (mm^2)
[11/06 17:14:11     82s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2495.4M, EPOCH TIME: 1762467251.673310
[11/06 17:14:11     82s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/06 17:14:11     82s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/06 17:14:11     82s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:2495.4M, EPOCH TIME: 1762467251.674428
[11/06 17:14:11     82s] Max number of tech site patterns supported in site array is 256.
[11/06 17:14:11     82s] Core basic site is CoreSite
[11/06 17:14:11     82s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:2495.4M, EPOCH TIME: 1762467251.704515
[11/06 17:14:11     82s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): Create thread pool 0x7f89c3eccc98.
[11/06 17:14:11     82s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): 0 out of 1 thread pools are available.
[11/06 17:14:11     82s] After signature check, allow fast init is false, keep pre-filter is false.
[11/06 17:14:11     82s] After signature check and other controls, allow fast init is false, keep pre-filter is false.
[11/06 17:14:11     82s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.004, REAL:0.005, MEM:2623.4M, EPOCH TIME: 1762467251.709125
[11/06 17:14:11     82s] Use non-trimmed site array because memory saving is not enough.
[11/06 17:14:11     82s] SiteArray: non-trimmed site array dimensions = 40 x 377
[11/06 17:14:11     82s] SiteArray: use 102,400 bytes
[11/06 17:14:11     82s] SiteArray: current memory after site array memory allocation 2623.4M
[11/06 17:14:11     82s] SiteArray: FP blocked sites are writable
[11/06 17:14:11     82s] Estimated cell power/ground rail width = 0.160 um
[11/06 17:14:11     82s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[11/06 17:14:11     82s] OPERPROF:     Starting RoutingBlockageFromWireViaStBox at level 3, MEM:2623.4M, EPOCH TIME: 1762467251.710165
[11/06 17:14:11     82s] OPERPROF:     Finished RoutingBlockageFromWireViaStBox at level 3, CPU:0.000, REAL:0.000, MEM:2623.4M, EPOCH TIME: 1762467251.710237
[11/06 17:14:11     82s] SiteArray: number of non floorplan blocked sites for llg default is 15080
[11/06 17:14:11     82s] Atter site array init, number of instance map data is 0.
[11/06 17:14:11     82s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.029, REAL:0.037, MEM:2623.4M, EPOCH TIME: 1762467251.711342
[11/06 17:14:11     82s] 
[11/06 17:14:11     82s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[11/06 17:14:11     82s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.030, REAL:0.041, MEM:2623.4M, EPOCH TIME: 1762467251.714348
[11/06 17:14:11     82s] 
[11/06 17:14:11     82s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[11/06 17:14:11     82s] Average module density = 0.699.
[11/06 17:14:11     82s] Density for the design = 0.699.
[11/06 17:14:11     82s]        = stdcell_area 10544 sites (3606 um^2) / alloc_area 15080 sites (5157 um^2).
[11/06 17:14:11     82s] Pin Density = 0.3089.
[11/06 17:14:11     82s]             = total # of pins 4658 / total area 15080.
[11/06 17:14:11     82s] OPERPROF: Starting spSetupSpareRegionBox at level 1, MEM:2623.4M, EPOCH TIME: 1762467251.720028
[11/06 17:14:11     82s] OPERPROF: Finished spSetupSpareRegionBox at level 1, CPU:0.000, REAL:0.000, MEM:2623.4M, EPOCH TIME: 1762467251.720221
[11/06 17:14:11     82s] OPERPROF: Starting pre-place ADS at level 1, MEM:2623.4M, EPOCH TIME: 1762467251.721659
[11/06 17:14:11     82s] OPERPROF:   Starting pre-place ADS Build Supply Map at level 2, MEM:2623.4M, EPOCH TIME: 1762467251.724909
[11/06 17:14:11     82s] OPERPROF:     Starting ADS RRMInitG at level 3, MEM:2623.4M, EPOCH TIME: 1762467251.724952
[11/06 17:14:11     82s] OPERPROF:     Finished ADS RRMInitG at level 3, CPU:0.000, REAL:0.000, MEM:2623.4M, EPOCH TIME: 1762467251.724996
[11/06 17:14:11     82s] OPERPROF:     Starting ADS RRMCPTSL at level 3, MEM:2623.4M, EPOCH TIME: 1762467251.725046
[11/06 17:14:11     82s] OPERPROF:       Starting ADS RRMBLKB at level 4, MEM:2623.4M, EPOCH TIME: 1762467251.725080
[11/06 17:14:11     82s] OPERPROF:       Finished ADS RRMBLKB at level 4, CPU:0.000, REAL:0.000, MEM:2623.4M, EPOCH TIME: 1762467251.725137
[11/06 17:14:11     82s] OPERPROF:       Starting ADS RRMCPTTR at level 4, MEM:2623.4M, EPOCH TIME: 1762467251.725171
[11/06 17:14:11     82s] OPERPROF:       Finished ADS RRMCPTTR at level 4, CPU:0.000, REAL:0.000, MEM:2623.4M, EPOCH TIME: 1762467251.725204
[11/06 17:14:11     82s] OPERPROF:     Finished ADS RRMCPTSL at level 3, CPU:0.000, REAL:0.000, MEM:2623.4M, EPOCH TIME: 1762467251.725233
[11/06 17:14:11     82s] OPERPROF:   Finished pre-place ADS Build Supply Map at level 2, CPU:0.000, REAL:0.000, MEM:2623.4M, EPOCH TIME: 1762467251.725270
[11/06 17:14:11     82s] ADSU 0.699 -> 0.769. site 15080.000 -> 13712.000. GS 13.680
[11/06 17:14:11     82s] OPERPROF: Finished pre-place ADS at level 1, CPU:0.002, REAL:0.005, MEM:2623.4M, EPOCH TIME: 1762467251.726178
[11/06 17:14:11     82s] OPERPROF: Starting spMPad at level 1, MEM:2602.4M, EPOCH TIME: 1762467251.726531
[11/06 17:14:11     82s] OPERPROF:   Starting spContextMPad at level 2, MEM:2602.4M, EPOCH TIME: 1762467251.726644
[11/06 17:14:11     82s] OPERPROF:   Finished spContextMPad at level 2, CPU:0.000, REAL:0.000, MEM:2602.4M, EPOCH TIME: 1762467251.726678
[11/06 17:14:11     82s] OPERPROF: Finished spMPad at level 1, CPU:0.000, REAL:0.000, MEM:2602.4M, EPOCH TIME: 1762467251.726707
[11/06 17:14:11     82s] Initial padding reaches pin density 0.667 for top
[11/06 17:14:11     82s] InitPadU 0.769 -> 0.859 for top
[11/06 17:14:11     82s] OPERPROF: Starting spSectionHeadInit at level 1, MEM:2602.4M, EPOCH TIME: 1762467251.733579
[11/06 17:14:11     82s] OPERPROF: Finished spSectionHeadInit at level 1, CPU:0.000, REAL:0.000, MEM:2602.4M, EPOCH TIME: 1762467251.733781
[11/06 17:14:11     82s] === lastAutoLevel = 7 
[11/06 17:14:11     82s] OPERPROF: Starting spInitNetWt at level 1, MEM:2602.4M, EPOCH TIME: 1762467251.735440
[11/06 17:14:11     82s] no activity file in design. spp won't run.
[11/06 17:14:11     82s] [spp] 0
[11/06 17:14:11     82s] [adp] 0:1:1:3
[11/06 17:14:12     82s] OPERPROF: Finished spInitNetWt at level 1, CPU:0.300, REAL:0.305, MEM:2633.8M, EPOCH TIME: 1762467252.040010
[11/06 17:14:12     82s] Effort level <high> specified for reg2reg path_group
[11/06 17:14:12     83s] OPERPROF: Starting npMain at level 1, MEM:2636.8M, EPOCH TIME: 1762467252.150081
[11/06 17:14:13     83s] OPERPROF:   Starting npPlace at level 2, MEM:2660.8M, EPOCH TIME: 1762467253.162307
[11/06 17:14:13     83s] Iteration  1: Total net bbox = 4.542e-11 (1.95e-11 2.59e-11)
[11/06 17:14:13     83s]               Est.  stn bbox = 4.762e-11 (2.03e-11 2.73e-11)
[11/06 17:14:13     83s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 2661.8M
[11/06 17:14:13     83s] Iteration  2: Total net bbox = 4.542e-11 (1.95e-11 2.59e-11)
[11/06 17:14:13     83s]               Est.  stn bbox = 4.762e-11 (2.03e-11 2.73e-11)
[11/06 17:14:13     83s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 2661.8M
[11/06 17:14:13     83s] exp_mt_sequential is set from setPlaceMode option to 1
[11/06 17:14:13     83s] Setting dotProdMode from setPlaceMode option to Multi-thread sequential mode (nrThread=1)
[11/06 17:14:13     83s] place_exp_mt_interval set to default 32
[11/06 17:14:13     83s] place_exp_mt_interval_bias (first half) set to default 0.750000
[11/06 17:14:13     83s] Iteration  3: Total net bbox = 3.080e+01 (1.98e+01 1.10e+01)
[11/06 17:14:13     83s]               Est.  stn bbox = 3.714e+01 (2.38e+01 1.33e+01)
[11/06 17:14:13     83s]               cpu = 0:00:00.1 real = 0:00:00.0 mem = 2688.9M
[11/06 17:14:13     83s] Total number of setup views is 1.
[11/06 17:14:13     83s] Total number of active setup views is 1.
[11/06 17:14:13     83s] Active setup views:
[11/06 17:14:13     83s]     worst_case
[11/06 17:14:13     83s] Iteration  4: Total net bbox = 9.520e+03 (5.10e+03 4.42e+03)
[11/06 17:14:13     83s]               Est.  stn bbox = 1.207e+04 (6.36e+03 5.71e+03)
[11/06 17:14:13     83s]               cpu = 0:00:00.4 real = 0:00:00.0 mem = 2688.9M
[11/06 17:14:13     83s] Iteration  5: Total net bbox = 1.033e+04 (5.48e+03 4.85e+03)
[11/06 17:14:13     83s]               Est.  stn bbox = 1.311e+04 (6.92e+03 6.19e+03)
[11/06 17:14:13     83s]               cpu = 0:00:00.2 real = 0:00:00.0 mem = 2688.9M
[11/06 17:14:13     83s] OPERPROF:   Finished npPlace at level 2, CPU:0.699, REAL:0.751, MEM:2688.9M, EPOCH TIME: 1762467253.912891
[11/06 17:14:13     83s] OPERPROF: Finished npMain at level 1, CPU:0.707, REAL:1.765, MEM:2688.9M, EPOCH TIME: 1762467253.914698
[11/06 17:14:13     83s] OPERPROF: Starting npMain at level 1, MEM:2688.9M, EPOCH TIME: 1762467253.915372
[11/06 17:14:13     83s] OPERPROF:   Starting npPlace at level 2, MEM:2688.9M, EPOCH TIME: 1762467253.921567
[11/06 17:14:14     83s] Iteration  6: Total net bbox = 1.036e+04 (5.46e+03 4.89e+03)
[11/06 17:14:14     83s]               Est.  stn bbox = 1.305e+04 (6.83e+03 6.21e+03)
[11/06 17:14:14     83s]               cpu = 0:00:00.2 real = 0:00:01.0 mem = 2706.7M
[11/06 17:14:14     83s] OPERPROF:   Finished npPlace at level 2, CPU:0.155, REAL:0.168, MEM:2706.7M, EPOCH TIME: 1762467254.089640
[11/06 17:14:14     83s] OPERPROF: Finished npMain at level 1, CPU:0.164, REAL:0.177, MEM:2706.7M, EPOCH TIME: 1762467254.092411
[11/06 17:14:14     83s] Legalizing MH Cells... 0 / 0 (level 4)
[11/06 17:14:14     83s] No instances found in the vector
[11/06 17:14:14     83s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=2706.7M, DRC: 0)
[11/06 17:14:14     83s] 0 (out of 0) MH cells were successfully legalized.
[11/06 17:14:14     83s] OPERPROF: Starting npCallHUMEst at level 1, MEM:2706.7M, EPOCH TIME: 1762467254.092774
[11/06 17:14:14     83s] Starting Early Global Route rough congestion estimation: mem = 2706.7M
[11/06 17:14:14     83s] (I)      ==================== Layers =====================
[11/06 17:14:14     83s] (I)      +-----+----+---------+---------+--------+-------+
[11/06 17:14:14     83s] (I)      | DB# | ID |    Name |    Type | #Masks | Extra |
[11/06 17:14:14     83s] (I)      +-----+----+---------+---------+--------+-------+
[11/06 17:14:14     83s] (I)      |  33 |  0 |    Cont |     cut |      1 |       |
[11/06 17:14:14     83s] (I)      |   1 |  1 |  Metal1 |    wire |      1 |       |
[11/06 17:14:14     83s] (I)      |  34 |  1 |    Via1 |     cut |      1 |       |
[11/06 17:14:14     83s] (I)      |   2 |  2 |  Metal2 |    wire |      1 |       |
[11/06 17:14:14     83s] (I)      |  35 |  2 |    Via2 |     cut |      1 |       |
[11/06 17:14:14     83s] (I)      |   3 |  3 |  Metal3 |    wire |      1 |       |
[11/06 17:14:14     83s] (I)      |  36 |  3 |    Via3 |     cut |      1 |       |
[11/06 17:14:14     83s] (I)      |   4 |  4 |  Metal4 |    wire |      1 |       |
[11/06 17:14:14     83s] (I)      |  37 |  4 |    Via4 |     cut |      1 |       |
[11/06 17:14:14     83s] (I)      |   5 |  5 |  Metal5 |    wire |      1 |       |
[11/06 17:14:14     83s] (I)      |  38 |  5 |    Via5 |     cut |      1 |       |
[11/06 17:14:14     83s] (I)      |   6 |  6 |  Metal6 |    wire |      1 |       |
[11/06 17:14:14     83s] (I)      |  39 |  6 |    Via6 |     cut |      1 |       |
[11/06 17:14:14     83s] (I)      |   7 |  7 |  Metal7 |    wire |      1 |       |
[11/06 17:14:14     83s] (I)      |  40 |  7 |    Via7 |     cut |      1 |       |
[11/06 17:14:14     83s] (I)      |   8 |  8 |  Metal8 |    wire |      1 |       |
[11/06 17:14:14     83s] (I)      |  41 |  8 |    Via8 |     cut |      1 |       |
[11/06 17:14:14     83s] (I)      |   9 |  9 |  Metal9 |    wire |      1 |       |
[11/06 17:14:14     83s] (I)      |  42 |  9 |    Via9 |     cut |      1 |       |
[11/06 17:14:14     83s] (I)      |  10 | 10 | Metal10 |    wire |      1 |       |
[11/06 17:14:14     83s] (I)      |  43 | 10 |   Via10 |     cut |      1 |       |
[11/06 17:14:14     83s] (I)      |  11 | 11 | Metal11 |    wire |      1 |       |
[11/06 17:14:14     83s] (I)      +-----+----+---------+---------+--------+-------+
[11/06 17:14:14     83s] (I)      |  64 | 64 | OVERLAP | overlap |        |       |
[11/06 17:14:14     83s] (I)      |  65 | 65 | PWdummy |   other |        |    MS |
[11/06 17:14:14     83s] (I)      |  66 | 66 |   Nwell |   other |        |    MS |
[11/06 17:14:14     83s] (I)      |  67 | 67 |   Oxide |   other |        |    MS |
[11/06 17:14:14     83s] (I)      |  68 | 68 |    Nhvt | implant |        |       |
[11/06 17:14:14     83s] (I)      |  69 | 69 |    Nimp | implant |        |       |
[11/06 17:14:14     83s] (I)      |  70 | 70 |    Phvt | implant |        |       |
[11/06 17:14:14     83s] (I)      |  71 | 71 |    Pimp | implant |        |       |
[11/06 17:14:14     83s] (I)      |  72 | 72 |    Nzvt | implant |        |       |
[11/06 17:14:14     83s] (I)      |  73 | 73 |    Nlvt | implant |        |       |
[11/06 17:14:14     83s] (I)      |  74 | 74 |    Plvt | implant |        |       |
[11/06 17:14:14     83s] (I)      |  75 | 75 |  SiProt | implant |        |       |
[11/06 17:14:14     83s] (I)      |   0 |  0 |    Poly |   other |        |    MS |
[11/06 17:14:14     83s] (I)      |  44 | 44 | Bondpad |   other |        |       |
[11/06 17:14:14     83s] (I)      +-----+----+---------+---------+--------+-------+
[11/06 17:14:14     83s] (I)      Started Import and model ( Curr Mem: 2706.67 MB )
[11/06 17:14:14     83s] (I)      Default pattern map key = mult_unsigned_default.
[11/06 17:14:14     83s] (I)      == Non-default Options ==
[11/06 17:14:14     83s] (I)      Print mode                                         : 2
[11/06 17:14:14     83s] (I)      Stop if highly congested                           : false
[11/06 17:14:14     83s] (I)      Maximum routing layer                              : 11
[11/06 17:14:14     83s] (I)      Assign partition pins                              : false
[11/06 17:14:14     83s] (I)      Support large GCell                                : true
[11/06 17:14:14     83s] (I)      Number of threads                                  : 1
[11/06 17:14:14     83s] (I)      Number of rows per GCell                           : 3
[11/06 17:14:14     83s] (I)      Max num rows per GCell                             : 32
[11/06 17:14:14     83s] (I)      Method to set GCell size                           : row
[11/06 17:14:14     83s] (I)      Counted 221 PG shapes. We will not process PG shapes layer by layer.
[11/06 17:14:14     83s] (I)      Use row-based GCell size
[11/06 17:14:14     83s] (I)      Use row-based GCell align
[11/06 17:14:14     83s] (I)      layer 0 area = 80000
[11/06 17:14:14     83s] (I)      layer 1 area = 80000
[11/06 17:14:14     83s] (I)      layer 2 area = 80000
[11/06 17:14:14     83s] (I)      layer 3 area = 80000
[11/06 17:14:14     83s] (I)      layer 4 area = 80000
[11/06 17:14:14     83s] (I)      layer 5 area = 80000
[11/06 17:14:14     83s] (I)      layer 6 area = 80000
[11/06 17:14:14     83s] (I)      layer 7 area = 80000
[11/06 17:14:14     83s] (I)      layer 8 area = 80000
[11/06 17:14:14     83s] (I)      layer 9 area = 400000
[11/06 17:14:14     83s] (I)      layer 10 area = 400000
[11/06 17:14:14     83s] (I)      GCell unit size   : 3420
[11/06 17:14:14     83s] (I)      GCell multiplier  : 3
[11/06 17:14:14     83s] (I)      GCell row height  : 3420
[11/06 17:14:14     83s] (I)      Actual row height : 3420
[11/06 17:14:14     83s] (I)      GCell align ref   : 10000 10260
[11/06 17:14:14     83s] [NR-eGR] Track table information for default rule: 
[11/06 17:14:14     83s] [NR-eGR] Metal1 has single uniform track structure
[11/06 17:14:14     83s] [NR-eGR] Metal2 has single uniform track structure
[11/06 17:14:14     83s] [NR-eGR] Metal3 has single uniform track structure
[11/06 17:14:14     83s] [NR-eGR] Metal4 has single uniform track structure
[11/06 17:14:14     83s] [NR-eGR] Metal5 has single uniform track structure
[11/06 17:14:14     83s] [NR-eGR] Metal6 has single uniform track structure
[11/06 17:14:14     83s] [NR-eGR] Metal7 has single uniform track structure
[11/06 17:14:14     83s] [NR-eGR] Metal8 has single uniform track structure
[11/06 17:14:14     83s] [NR-eGR] Metal9 has single uniform track structure
[11/06 17:14:14     83s] [NR-eGR] Metal10 has single uniform track structure
[11/06 17:14:14     83s] [NR-eGR] Metal11 has single uniform track structure
[11/06 17:14:14     83s] (I)      ==================== Default via =====================
[11/06 17:14:14     83s] (I)      +----+------------------+----------------------------+
[11/06 17:14:14     83s] (I)      |  Z | Code  Single-Cut | Code  Multi-Cut            |
[11/06 17:14:14     83s] (I)      +----+------------------+----------------------------+
[11/06 17:14:14     83s] (I)      |  1 |    3  M2_M1_VH   |  100  M2_M1_1x2_VV_N       |
[11/06 17:14:14     83s] (I)      |  2 |   11  M3_M2_HV   |   16  M3_M2_2x1_VH_W       |
[11/06 17:14:14     83s] (I)      |  3 |   21  M4_M3_VH   |   26  M4_M3_2x1_HV_W       |
[11/06 17:14:14     83s] (I)      |  4 |   31  M5_M4_HV   |   37  M5_M4_1x2_VH_N       |
[11/06 17:14:14     83s] (I)      |  5 |   41  M6_M5_VH   |   46  M6_M5_2x1_HV_W       |
[11/06 17:14:14     83s] (I)      |  6 |   51  M7_M6_HV   |   56  M7_M6_2x1_VH_W       |
[11/06 17:14:14     83s] (I)      |  7 |   61  M8_M7_VH   |   67  M8_M7_1x2_HV_N       |
[11/06 17:14:14     83s] (I)      |  8 |   71  M9_M8_HV   |   76  M9_M8_2x1_VH_W       |
[11/06 17:14:14     83s] (I)      |  9 |   81  M10_M9_VH  |   83  M10_M9_2x1_HV_E      |
[11/06 17:14:14     83s] (I)      | 10 |   89  M11_M10_HV |  119  M11_M10_1x2_VH_S_NEW |
[11/06 17:14:14     83s] (I)      +----+------------------+----------------------------+
[11/06 17:14:14     83s] [NR-eGR] Read 94 PG shapes
[11/06 17:14:14     83s] [NR-eGR] Read 0 clock shapes
[11/06 17:14:14     83s] [NR-eGR] Read 0 other shapes
[11/06 17:14:14     83s] [NR-eGR] #Routing Blockages  : 0
[11/06 17:14:14     83s] [NR-eGR] #Instance Blockages : 0
[11/06 17:14:14     83s] [NR-eGR] #PG Blockages       : 94
[11/06 17:14:14     83s] [NR-eGR] #Halo Blockages     : 0
[11/06 17:14:14     83s] [NR-eGR] #Boundary Blockages : 0
[11/06 17:14:14     83s] [NR-eGR] #Clock Blockages    : 0
[11/06 17:14:14     83s] [NR-eGR] #Other Blockages    : 0
[11/06 17:14:14     83s] (I)      Design has 0 blackboxes considered as all layer blockages.
[11/06 17:14:14     83s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[11/06 17:14:14     83s] [NR-eGR] Read 1316 nets ( ignored 0 )
[11/06 17:14:14     83s] (I)      early_global_route_priority property id does not exist.
[11/06 17:14:14     83s] (I)      Read Num Blocks=94  Num Prerouted Wires=0  Num CS=0
[11/06 17:14:14     83s] (I)      Layer 1 (V) : #blockages 94 : #preroutes 0
[11/06 17:14:14     83s] (I)      Layer 2 (H) : #blockages 0 : #preroutes 0
[11/06 17:14:14     83s] (I)      Layer 3 (V) : #blockages 0 : #preroutes 0
[11/06 17:14:14     83s] (I)      Layer 4 (H) : #blockages 0 : #preroutes 0
[11/06 17:14:14     83s] (I)      Layer 5 (V) : #blockages 0 : #preroutes 0
[11/06 17:14:14     83s] (I)      Layer 6 (H) : #blockages 0 : #preroutes 0
[11/06 17:14:14     83s] (I)      Layer 7 (V) : #blockages 0 : #preroutes 0
[11/06 17:14:14     83s] (I)      Layer 8 (H) : #blockages 0 : #preroutes 0
[11/06 17:14:14     83s] (I)      Layer 9 (V) : #blockages 0 : #preroutes 0
[11/06 17:14:14     83s] (I)      Layer 10 (H) : #blockages 0 : #preroutes 0
[11/06 17:14:14     83s] (I)      Number of ignored nets                =      0
[11/06 17:14:14     83s] (I)      Number of connected nets              =      0
[11/06 17:14:14     83s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[11/06 17:14:14     83s] (I)      Number of clock nets                  =      1.  Ignored: No
[11/06 17:14:14     83s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[11/06 17:14:14     83s] (I)      Number of special nets                =      0.  Ignored: Yes
[11/06 17:14:14     83s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[11/06 17:14:14     83s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[11/06 17:14:14     83s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[11/06 17:14:14     83s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[11/06 17:14:14     83s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[11/06 17:14:14     83s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[11/06 17:14:14     83s] (I)      Ndr track 0 does not exist
[11/06 17:14:14     83s] (I)      ---------------------Grid Graph Info--------------------
[11/06 17:14:14     83s] (I)      Routing area        : (0, 0) - (170800, 157320)
[11/06 17:14:14     83s] (I)      Core area           : (10000, 10260) - (160800, 147060)
[11/06 17:14:14     83s] (I)      Site width          :   400  (dbu)
[11/06 17:14:14     83s] (I)      Row height          :  3420  (dbu)
[11/06 17:14:14     83s] (I)      GCell row height    :  3420  (dbu)
[11/06 17:14:14     83s] (I)      GCell width         : 10260  (dbu)
[11/06 17:14:14     83s] (I)      GCell height        : 10260  (dbu)
[11/06 17:14:14     83s] (I)      Grid                :    17    16    11
[11/06 17:14:14     83s] (I)      Layer numbers       :     1     2     3     4     5     6     7     8     9    10    11
[11/06 17:14:14     83s] (I)      Vertical capacity   :     0 10260     0 10260     0 10260     0 10260     0 10260     0
[11/06 17:14:14     83s] (I)      Horizontal capacity :     0     0 10260     0 10260     0 10260     0 10260     0 10260
[11/06 17:14:14     83s] (I)      Default wire width  :   120   160   160   160   160   160   160   160   160   440   440
[11/06 17:14:14     83s] (I)      Default wire space  :   120   140   140   140   140   140   140   140   140   400   400
[11/06 17:14:14     83s] (I)      Default wire pitch  :   240   300   300   300   300   300   300   300   300   840   840
[11/06 17:14:14     83s] (I)      Default pitch size  :   240   400   380   400   380   400   380   400   380  1000   950
[11/06 17:14:14     83s] (I)      First track coord   :   190   200   190   200   190   200   190   200   190  1200   950
[11/06 17:14:14     83s] (I)      Num tracks per GCell: 42.75 25.65 27.00 25.65 27.00 25.65 27.00 25.65 27.00 10.26 10.80
[11/06 17:14:14     83s] (I)      Total num of tracks :   414   427   414   427   414   427   414   427   414   170   165
[11/06 17:14:14     83s] (I)      Num of masks        :     1     1     1     1     1     1     1     1     1     1     1
[11/06 17:14:14     83s] (I)      Num of trim masks   :     0     0     0     0     0     0     0     0     0     0     0
[11/06 17:14:14     83s] (I)      --------------------------------------------------------
[11/06 17:14:14     83s] 
[11/06 17:14:14     83s] [NR-eGR] ============ Routing rule table ============
[11/06 17:14:14     83s] [NR-eGR] Rule id: 0  Nets: 1316
[11/06 17:14:14     83s] (I)      ID:0 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[11/06 17:14:14     83s] (I)                    Layer    2    3    4    5    6    7    8    9    10   11 
[11/06 17:14:14     83s] (I)                    Pitch  400  380  400  380  400  380  400  380  1000  950 
[11/06 17:14:14     83s] (I)             #Used tracks    1    1    1    1    1    1    1    1     1    1 
[11/06 17:14:14     83s] (I)       #Fully used tracks    1    1    1    1    1    1    1    1     1    1 
[11/06 17:14:14     83s] [NR-eGR] ========================================
[11/06 17:14:14     83s] [NR-eGR] 
[11/06 17:14:14     83s] (I)      =============== Blocked Tracks ===============
[11/06 17:14:14     83s] (I)      +-------+---------+----------+---------------+
[11/06 17:14:14     83s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[11/06 17:14:14     83s] (I)      +-------+---------+----------+---------------+
[11/06 17:14:14     83s] (I)      |     1 |       0 |        0 |         0.00% |
[11/06 17:14:14     83s] (I)      |     2 |    6832 |      434 |         6.35% |
[11/06 17:14:14     83s] (I)      |     3 |    7038 |        0 |         0.00% |
[11/06 17:14:14     83s] (I)      |     4 |    6832 |        0 |         0.00% |
[11/06 17:14:14     83s] (I)      |     5 |    7038 |        0 |         0.00% |
[11/06 17:14:14     83s] (I)      |     6 |    6832 |        0 |         0.00% |
[11/06 17:14:14     83s] (I)      |     7 |    7038 |        0 |         0.00% |
[11/06 17:14:14     83s] (I)      |     8 |    6832 |        0 |         0.00% |
[11/06 17:14:14     83s] (I)      |     9 |    7038 |        0 |         0.00% |
[11/06 17:14:14     83s] (I)      |    10 |    2720 |        0 |         0.00% |
[11/06 17:14:14     83s] (I)      |    11 |    2805 |        0 |         0.00% |
[11/06 17:14:14     83s] (I)      +-------+---------+----------+---------------+
[11/06 17:14:14     83s] (I)      Finished Import and model ( CPU: 0.01 sec, Real: 0.03 sec, Curr Mem: 2706.67 MB )
[11/06 17:14:14     83s] (I)      Reset routing kernel
[11/06 17:14:14     83s] (I)      numLocalWires=2619  numGlobalNetBranches=872  numLocalNetBranches=441
[11/06 17:14:14     83s] (I)      totalPins=4497  totalGlobalPin=2836 (63.06%)
[11/06 17:14:14     83s] (I)      total 2D Cap : 60584 = (30957 H, 29627 V)
[11/06 17:14:14     83s] (I)      
[11/06 17:14:14     83s] (I)      ============  Phase 1a Route ============
[11/06 17:14:14     83s] (I)      Pattern Routing Avoiding Blockages : #blocked segments: 0
[11/06 17:14:14     83s] (I)      Usage: 2513 = (1362 H, 1151 V) = (4.40% H, 3.88% V) = (6.987e+03um H, 5.905e+03um V)
[11/06 17:14:14     83s] (I)      
[11/06 17:14:14     83s] (I)      ============  Phase 1b Route ============
[11/06 17:14:14     83s] (I)      Usage: 2513 = (1362 H, 1151 V) = (4.40% H, 3.88% V) = (6.987e+03um H, 5.905e+03um V)
[11/06 17:14:14     83s] (I)      eGR overflow: 0.00% H + 0.00% V
[11/06 17:14:14     83s] 
[11/06 17:14:14     83s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[11/06 17:14:14     83s] Finished Early Global Route rough congestion estimation: mem = 2706.7M
[11/06 17:14:14     83s] OPERPROF: Finished npCallHUMEst at level 1, CPU:0.024, REAL:0.055, MEM:2706.7M, EPOCH TIME: 1762467254.147443
[11/06 17:14:14     83s] earlyGlobalRoute rough estimation gcell size 3 row height
[11/06 17:14:14     83s] OPERPROF: Starting CDPad at level 1, MEM:2706.7M, EPOCH TIME: 1762467254.147541
[11/06 17:14:14     83s] CDPadU 0.859 -> 0.865. R=0.769, N=1177, GS=5.130
[11/06 17:14:14     83s] OPERPROF: Finished CDPad at level 1, CPU:0.005, REAL:0.005, MEM:2706.7M, EPOCH TIME: 1762467254.152597
[11/06 17:14:14     83s] OPERPROF: Starting npMain at level 1, MEM:2706.7M, EPOCH TIME: 1762467254.152824
[11/06 17:14:14     83s] OPERPROF:   Starting npPlace at level 2, MEM:2706.7M, EPOCH TIME: 1762467254.158539
[11/06 17:14:14     83s] OPERPROF:   Finished npPlace at level 2, CPU:0.006, REAL:0.006, MEM:2706.7M, EPOCH TIME: 1762467254.164352
[11/06 17:14:14     83s] OPERPROF: Finished npMain at level 1, CPU:0.014, REAL:0.014, MEM:2706.7M, EPOCH TIME: 1762467254.166828
[11/06 17:14:14     83s] Global placement CDP skipped at cutLevel 7.
[11/06 17:14:14     83s] Iteration  7: Total net bbox = 1.190e+04 (6.46e+03 5.44e+03)
[11/06 17:14:14     83s]               Est.  stn bbox = 1.462e+04 (7.84e+03 6.78e+03)
[11/06 17:14:14     83s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 2706.7M
[11/06 17:14:14     84s] 
[11/06 17:14:14     84s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[11/06 17:14:14     84s] TLC MultiMap info (StdDelay):
[11/06 17:14:14     84s]   : min_delay + min_timing + 1 + no RcCorner := 4.5ps
[11/06 17:14:14     84s]   : min_delay + min_timing + 1 + rc_worst := 9.9ps
[11/06 17:14:14     84s]   : max_delay + max_timing + 1 + no RcCorner := 20.1ps
[11/06 17:14:14     84s]   : max_delay + max_timing + 1 + rc_best := 37.9ps
[11/06 17:14:14     84s]  Setting StdDelay to: 37.9ps
[11/06 17:14:14     84s] 
[11/06 17:14:14     84s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[11/06 17:14:14     84s] nrCritNet: 4.30% ( 60 / 1396 ) cutoffSlk: -97.7ps stdDelay: 37.9ps
[11/06 17:14:14     84s] nrCritNet: 0.00% ( 0 / 1396 ) cutoffSlk: -126.9ps stdDelay: 37.9ps
[11/06 17:14:14     84s] Iteration  8: Total net bbox = 1.265e+04 (6.81e+03 5.83e+03)
[11/06 17:14:14     84s]               Est.  stn bbox = 1.532e+04 (8.17e+03 7.15e+03)
[11/06 17:14:14     84s]               cpu = 0:00:00.8 real = 0:00:00.0 mem = 2706.7M
[11/06 17:14:14     84s] Legalizing MH Cells... 0 / 0 (level 7)
[11/06 17:14:14     84s] No instances found in the vector
[11/06 17:14:14     84s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=2706.7M, DRC: 0)
[11/06 17:14:14     84s] 0 (out of 0) MH cells were successfully legalized.
[11/06 17:14:14     84s] OPERPROF: Starting npMain at level 1, MEM:2706.7M, EPOCH TIME: 1762467254.931178
[11/06 17:14:14     84s] OPERPROF:   Starting npPlace at level 2, MEM:2706.7M, EPOCH TIME: 1762467254.937140
[11/06 17:14:15     85s] GP RA stats: MHOnly 0 nrInst 1177 nrDH 0 nrMH 0 (nrMH3Cnt 0 nrMH4Cnt 0 nrMH5Cnt 0 nrMH>=6-rows 0) nrHgtCnt 0, nrHgtY0Cnt 0
[11/06 17:14:15     85s] OPERPROF:     Starting npBlockageAwareSnap at level 3, MEM:2723.7M, EPOCH TIME: 1762467255.866859
[11/06 17:14:15     85s] OPERPROF:     Finished npBlockageAwareSnap at level 3, CPU:0.000, REAL:0.000, MEM:2723.7M, EPOCH TIME: 1762467255.866925
[11/06 17:14:15     85s] Iteration  9: Total net bbox = 1.152e+04 (5.91e+03 5.62e+03)
[11/06 17:14:15     85s]               Est.  stn bbox = 1.408e+04 (7.18e+03 6.90e+03)
[11/06 17:14:15     85s]               cpu = 0:00:00.3 real = 0:00:00.0 mem = 2723.7M
[11/06 17:14:15     85s] OPERPROF:   Finished npPlace at level 2, CPU:0.852, REAL:0.931, MEM:2723.7M, EPOCH TIME: 1762467255.867847
[11/06 17:14:15     85s] OPERPROF: Finished npMain at level 1, CPU:0.861, REAL:0.940, MEM:2707.7M, EPOCH TIME: 1762467255.870961
[11/06 17:14:15     85s] Iteration 10: Total net bbox = 1.202e+04 (6.33e+03 5.69e+03)
[11/06 17:14:15     85s]               Est.  stn bbox = 1.461e+04 (7.62e+03 6.99e+03)
[11/06 17:14:15     85s]               cpu = 0:00:00.9 real = 0:00:01.0 mem = 2707.7M
[11/06 17:14:15     85s] [adp] clock
[11/06 17:14:15     85s] [adp] weight, nr nets, wire length
[11/06 17:14:15     85s] [adp]      0        1  150.039500
[11/06 17:14:15     85s] [adp] data
[11/06 17:14:15     85s] [adp] weight, nr nets, wire length
[11/06 17:14:15     85s] [adp]      0     1395  12041.203000
[11/06 17:14:15     85s] [adp] 0.000000|0.000000|0.000000
[11/06 17:14:15     85s] Iteration 11: Total net bbox = 1.202e+04 (6.33e+03 5.69e+03)
[11/06 17:14:15     85s]               Est.  stn bbox = 1.461e+04 (7.62e+03 6.99e+03)
[11/06 17:14:15     85s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 2707.7M
[11/06 17:14:15     85s] *** cost = 1.202e+04 (6.33e+03 5.69e+03) (cpu for global=0:00:02.6) real=0:00:03.0***
[11/06 17:14:15     85s] Saved padding area to DB
[11/06 17:14:15     85s] All LLGs are deleted
[11/06 17:14:15     85s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/06 17:14:15     85s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/06 17:14:15     85s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2707.7M, EPOCH TIME: 1762467255.903063
[11/06 17:14:15     85s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2707.7M, EPOCH TIME: 1762467255.903269
[11/06 17:14:15     85s] Solver runtime cpu: 0:00:01.7 real: 0:00:01.8
[11/06 17:14:15     85s] Core Placement runtime cpu: 0:00:01.7 real: 0:00:03.0
[11/06 17:14:15     85s] **WARN: (IMPSP-9025):	No scan chain specified/traced.
[11/06 17:14:15     85s] Type 'man IMPSP-9025' for more detail.
[11/06 17:14:15     85s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:2707.7M, EPOCH TIME: 1762467255.907103
[11/06 17:14:15     85s] OPERPROF:   Starting DPlace-Init at level 2, MEM:2707.7M, EPOCH TIME: 1762467255.907185
[11/06 17:14:15     85s] Processing tracks to init pin-track alignment.
[11/06 17:14:15     85s] z: 2, totalTracks: 1
[11/06 17:14:15     85s] z: 4, totalTracks: 1
[11/06 17:14:15     85s] z: 6, totalTracks: 1
[11/06 17:14:15     85s] z: 8, totalTracks: 1
[11/06 17:14:15     85s] #spOpts: mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[11/06 17:14:15     85s] All LLGs are deleted
[11/06 17:14:15     85s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/06 17:14:15     85s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/06 17:14:15     85s] OPERPROF:     Starting spSiteCleanup(true) at level 3, MEM:2707.7M, EPOCH TIME: 1762467255.909977
[11/06 17:14:15     85s] OPERPROF:     Finished spSiteCleanup(true) at level 3, CPU:0.000, REAL:0.000, MEM:2707.7M, EPOCH TIME: 1762467255.910117
[11/06 17:14:15     85s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:2707.7M, EPOCH TIME: 1762467255.910391
[11/06 17:14:15     85s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/06 17:14:15     85s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/06 17:14:15     85s] OPERPROF:       Starting spiInitFpSiteArr at level 4, MEM:2707.7M, EPOCH TIME: 1762467255.911470
[11/06 17:14:15     85s] Max number of tech site patterns supported in site array is 256.
[11/06 17:14:15     85s] Core basic site is CoreSite
[11/06 17:14:15     85s] OPERPROF:         Starting spiCheckSiteIfFastDPInitAvailable at level 5, MEM:2707.7M, EPOCH TIME: 1762467255.933489
[11/06 17:14:15     85s] After signature check, allow fast init is true, keep pre-filter is true.
[11/06 17:14:15     85s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[11/06 17:14:15     85s] OPERPROF:         Finished spiCheckSiteIfFastDPInitAvailable at level 5, CPU:0.000, REAL:0.000, MEM:2707.7M, EPOCH TIME: 1762467255.933737
[11/06 17:14:15     85s] Fast DP-INIT is on for default
[11/06 17:14:15     85s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[11/06 17:14:15     85s] Atter site array init, number of instance map data is 0.
[11/06 17:14:15     85s] OPERPROF:       Finished spiInitFpSiteArr at level 4, CPU:0.023, REAL:0.023, MEM:2707.7M, EPOCH TIME: 1762467255.934464
[11/06 17:14:15     85s] 
[11/06 17:14:15     85s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[11/06 17:14:15     85s] OPERPROF:       Starting CMU at level 4, MEM:2707.7M, EPOCH TIME: 1762467255.934738
[11/06 17:14:15     85s] OPERPROF:       Finished CMU at level 4, CPU:0.000, REAL:0.003, MEM:2707.7M, EPOCH TIME: 1762467255.937801
[11/06 17:14:15     85s] 
[11/06 17:14:15     85s] Bad Lib Cell Checking (CMU) is done! (0)
[11/06 17:14:15     85s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.025, REAL:0.028, MEM:2707.7M, EPOCH TIME: 1762467255.938029
[11/06 17:14:15     85s] OPERPROF:     Starting PlacementInitSBTree at level 3, MEM:2707.7M, EPOCH TIME: 1762467255.938074
[11/06 17:14:15     85s] OPERPROF:     Finished PlacementInitSBTree at level 3, CPU:0.000, REAL:0.000, MEM:2707.7M, EPOCH TIME: 1762467255.938353
[11/06 17:14:15     85s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2707.7MB).
[11/06 17:14:15     85s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.029, REAL:0.032, MEM:2707.7M, EPOCH TIME: 1762467255.938929
[11/06 17:14:15     85s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.029, REAL:0.032, MEM:2707.7M, EPOCH TIME: 1762467255.938969
[11/06 17:14:15     85s] TDRefine: refinePlace mode is spiral
[11/06 17:14:15     85s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.3822460.1
[11/06 17:14:15     85s] OPERPROF: Starting RefinePlace at level 1, MEM:2707.7M, EPOCH TIME: 1762467255.939101
[11/06 17:14:15     85s] *** Starting refinePlace (0:01:26 mem=2707.7M) ***
[11/06 17:14:15     85s] Total net bbox length = 1.219e+04 (6.429e+03 5.756e+03) (ext = 1.190e+03)
[11/06 17:14:15     85s] 
[11/06 17:14:15     85s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[11/06 17:14:15     85s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[11/06 17:14:15     85s] (I)      Default pattern map key = mult_unsigned_default.
[11/06 17:14:15     85s] (I)      Default pattern map key = mult_unsigned_default.
[11/06 17:14:15     85s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:2707.7M, EPOCH TIME: 1762467255.943213
[11/06 17:14:15     85s] Starting refinePlace ...
[11/06 17:14:15     85s] (I)      Default pattern map key = mult_unsigned_default.
[11/06 17:14:15     85s] (I)      Default pattern map key = mult_unsigned_default.
[11/06 17:14:15     85s] OPERPROF:     Starting AdvanceDataManager::initSiteMarkMT at level 3, MEM:2707.7M, EPOCH TIME: 1762467255.952384
[11/06 17:14:15     85s] DDP initSite1 nrRow 40 nrJob 40
[11/06 17:14:15     85s] OPERPROF:       Starting AdvanceDataManager::initSite1 at level 4, MEM:2707.7M, EPOCH TIME: 1762467255.952438
[11/06 17:14:15     85s] OPERPROF:       Finished AdvanceDataManager::initSite1 at level 4, CPU:0.000, REAL:0.000, MEM:2707.7M, EPOCH TIME: 1762467255.952495
[11/06 17:14:15     85s] OPERPROF:       Starting AdvanceDataManager::markSite at level 4, MEM:2707.7M, EPOCH TIME: 1762467255.952528
[11/06 17:14:15     85s] DDP markSite nrRow 40 nrJob 40
[11/06 17:14:15     85s] OPERPROF:       Finished AdvanceDataManager::markSite at level 4, CPU:0.000, REAL:0.000, MEM:2707.7M, EPOCH TIME: 1762467255.952607
[11/06 17:14:15     85s] OPERPROF:     Finished AdvanceDataManager::initSiteMarkMT at level 3, CPU:0.000, REAL:0.000, MEM:2707.7M, EPOCH TIME: 1762467255.952639
[11/06 17:14:15     85s]   Spread Effort: high, standalone mode, useDDP on.
[11/06 17:14:15     85s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=2707.7MB) @(0:01:26 - 0:01:26).
[11/06 17:14:15     85s] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[11/06 17:14:15     85s] wireLenOptFixPriorityInst 0 inst fixed
[11/06 17:14:15     85s] Placement tweakage begins.
[11/06 17:14:15     85s] wire length = 1.477e+04
[11/06 17:14:16     85s] wire length = 1.476e+04
[11/06 17:14:16     85s] Placement tweakage ends.
[11/06 17:14:16     85s] Move report: tweak moves 90 insts, mean move: 2.51 um, max move: 6.81 um 
[11/06 17:14:16     85s] 	Max move on inst (rA_reg_6_): (26.83, 29.07) --> (20.03, 29.08)
[11/06 17:14:16     85s] 
[11/06 17:14:16     85s] Running Spiral with 1 thread in Normal Mode  fetchWidth=8 
[11/06 17:14:16     85s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): Rebuild thread pool 0x7f89c3eccc98.
[11/06 17:14:16     85s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): 0 out of 1 thread pools are available.
[11/06 17:14:16     85s] Move report: legalization moves 1177 insts, mean move: 1.26 um, max move: 5.29 um spiral
[11/06 17:14:16     85s] 	Max move on inst (M_reg_1__19_): (76.37, 35.91) --> (76.20, 30.78)
[11/06 17:14:16     85s] [CPU] RefinePlace/Spiral (cpu=0:00:00.0, real=0:00:00.0)
[11/06 17:14:16     85s] [CPU] RefinePlace/Commit (cpu=0:00:00.0, real=0:00:00.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:00.0, real=0:00:00.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[11/06 17:14:16     85s] [CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=2678.7MB) @(0:01:26 - 0:01:26).
[11/06 17:14:16     85s] Move report: Detail placement moves 1177 insts, mean move: 1.40 um, max move: 8.49 um 
[11/06 17:14:16     85s] 	Max move on inst (rA_reg_10_): (20.03, 29.08) --> (26.80, 27.36)
[11/06 17:14:16     85s] 	Runtime: CPU: 0:00:00.1 REAL: 0:00:01.0 MEM: 2678.7MB
[11/06 17:14:16     85s] Statistics of distance of Instance movement in refine placement:
[11/06 17:14:16     85s]   maximum (X+Y) =         8.49 um
[11/06 17:14:16     85s]   inst (rA_reg_10_) with max move: (20.0305, 29.0785) -> (26.8, 27.36)
[11/06 17:14:16     85s]   mean    (X+Y) =         1.40 um
[11/06 17:14:16     85s] Summary Report:
[11/06 17:14:16     85s] Instances move: 1177 (out of 1177 movable)
[11/06 17:14:16     85s] Instances flipped: 0
[11/06 17:14:16     85s] Mean displacement: 1.40 um
[11/06 17:14:16     85s] Max displacement: 8.49 um (Instance: rA_reg_10_) (20.0305, 29.0785) -> (26.8, 27.36)
[11/06 17:14:16     85s] 	Length: 16 sites, height: 1 rows, site name: CoreSite, cell type: DFFHQX1
[11/06 17:14:16     85s] Total instances moved : 1177
[11/06 17:14:16     85s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:0.125, REAL:0.134, MEM:2678.7M, EPOCH TIME: 1762467256.077270
[11/06 17:14:16     85s] Total net bbox length = 1.269e+04 (6.525e+03 6.163e+03) (ext = 1.193e+03)
[11/06 17:14:16     85s] Runtime: CPU: 0:00:00.1 REAL: 0:00:01.0 MEM: 2678.7MB
[11/06 17:14:16     85s] [CPU] RefinePlace/total (cpu=0:00:00.1, real=0:00:01.0, mem=2678.7MB) @(0:01:26 - 0:01:26).
[11/06 17:14:16     85s] *** Finished refinePlace (0:01:26 mem=2678.7M) ***
[11/06 17:14:16     85s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.3822460.1
[11/06 17:14:16     85s] OPERPROF: Finished RefinePlace at level 1, CPU:0.129, REAL:0.139, MEM:2678.7M, EPOCH TIME: 1762467256.077898
[11/06 17:14:16     85s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:2678.7M, EPOCH TIME: 1762467256.077939
[11/06 17:14:16     85s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:1177).
[11/06 17:14:16     85s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/06 17:14:16     85s] All LLGs are deleted
[11/06 17:14:16     85s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/06 17:14:16     85s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/06 17:14:16     85s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2678.7M, EPOCH TIME: 1762467256.079022
[11/06 17:14:16     85s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2678.7M, EPOCH TIME: 1762467256.079155
[11/06 17:14:16     85s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.003, REAL:0.003, MEM:2675.7M, EPOCH TIME: 1762467256.080693
[11/06 17:14:16     85s] *** End of Placement (cpu=0:00:05.4, real=0:00:07.0, mem=2675.7M) ***
[11/06 17:14:16     85s] Processing tracks to init pin-track alignment.
[11/06 17:14:16     85s] z: 2, totalTracks: 1
[11/06 17:14:16     85s] z: 4, totalTracks: 1
[11/06 17:14:16     85s] z: 6, totalTracks: 1
[11/06 17:14:16     85s] z: 8, totalTracks: 1
[11/06 17:14:16     85s] #spOpts: mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[11/06 17:14:16     85s] All LLGs are deleted
[11/06 17:14:16     85s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/06 17:14:16     85s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/06 17:14:16     85s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2675.7M, EPOCH TIME: 1762467256.083689
[11/06 17:14:16     85s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2675.7M, EPOCH TIME: 1762467256.083806
[11/06 17:14:16     85s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2675.7M, EPOCH TIME: 1762467256.084026
[11/06 17:14:16     85s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/06 17:14:16     85s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/06 17:14:16     85s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:2675.7M, EPOCH TIME: 1762467256.085048
[11/06 17:14:16     85s] Max number of tech site patterns supported in site array is 256.
[11/06 17:14:16     85s] Core basic site is CoreSite
[11/06 17:14:16     85s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:2675.7M, EPOCH TIME: 1762467256.107451
[11/06 17:14:16     85s] After signature check, allow fast init is true, keep pre-filter is true.
[11/06 17:14:16     85s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[11/06 17:14:16     85s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.000, REAL:0.000, MEM:2675.7M, EPOCH TIME: 1762467256.107709
[11/06 17:14:16     85s] Fast DP-INIT is on for default
[11/06 17:14:16     85s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[11/06 17:14:16     85s] Atter site array init, number of instance map data is 0.
[11/06 17:14:16     85s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.023, REAL:0.023, MEM:2675.7M, EPOCH TIME: 1762467256.108428
[11/06 17:14:16     85s] 
[11/06 17:14:16     85s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[11/06 17:14:16     85s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.025, REAL:0.025, MEM:2675.7M, EPOCH TIME: 1762467256.108800
[11/06 17:14:16     85s] OPERPROF: Starting spReportDensityMap (include fixed instaces) at level 1, MEM:2675.7M, EPOCH TIME: 1762467256.109011
[11/06 17:14:16     85s] OPERPROF:   Starting Cal-LLG-Density-Map at level 2, MEM:2675.7M, EPOCH TIME: 1762467256.109252
[11/06 17:14:16     85s] OPERPROF:   Finished Cal-LLG-Density-Map at level 2, CPU:0.001, REAL:0.001, MEM:2691.7M, EPOCH TIME: 1762467256.110215
[11/06 17:14:16     85s] default core: bins with density > 0.750 = 10.00 % ( 2 / 20 )
[11/06 17:14:16     85s] Density distribution unevenness ratio = 2.686%
[11/06 17:14:16     85s] Density distribution unevenness ratio (U70) = 2.627%
[11/06 17:14:16     85s] Density distribution unevenness ratio (U80) = 0.038%
[11/06 17:14:16     85s] Density distribution unevenness ratio (U90) = 0.000%
[11/06 17:14:16     85s] OPERPROF: Finished spReportDensityMap (include fixed instaces) at level 1, CPU:0.001, REAL:0.001, MEM:2691.7M, EPOCH TIME: 1762467256.110323
[11/06 17:14:16     85s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:2691.7M, EPOCH TIME: 1762467256.110357
[11/06 17:14:16     85s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/06 17:14:16     85s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/06 17:14:16     85s] All LLGs are deleted
[11/06 17:14:16     85s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/06 17:14:16     85s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/06 17:14:16     85s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2691.7M, EPOCH TIME: 1762467256.111256
[11/06 17:14:16     85s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2691.7M, EPOCH TIME: 1762467256.111361
[11/06 17:14:16     85s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.002, REAL:0.002, MEM:2691.7M, EPOCH TIME: 1762467256.112113
[11/06 17:14:16     85s] *** Free Virtual Timing Model ...(mem=2691.7M)
[11/06 17:14:16     85s] Starting IO pin assignment...
[11/06 17:14:16     85s] The design is not routed. Using placement based method for pin assignment.
[11/06 17:14:16     85s] Completed IO pin assignment.
[11/06 17:14:16     85s] **INFO: Enable pre-place timing setting for timing analysis
[11/06 17:14:16     85s] Set Using Default Delay Limit as 101.
[11/06 17:14:16     85s] **WARN: (IMPDC-1629):	The default delay limit was set to 101. This is less than the default of 1000 and may result in inaccurate delay calculation for nets with a fanout higher than the setting.  If needed, the default delay limit may be adjusted by running the command 'set delaycal_use_default_delay_limit'.
[11/06 17:14:16     85s] Set Default Net Delay as 0 ps.
[11/06 17:14:16     85s] Set Default Net Load as 0 pF. 
[11/06 17:14:16     85s] **INFO: Analyzing IO path groups for slack adjustment
[11/06 17:14:16     85s] Effort level <high> specified for reg2reg_tmp.3822460 path_group
[11/06 17:14:16     85s] AAE_INFO: opIsDesignInPostRouteState() is 0
[11/06 17:14:16     86s] #################################################################################
[11/06 17:14:16     86s] # Design Stage: PreRoute
[11/06 17:14:16     86s] # Design Name: mult_unsigned
[11/06 17:14:16     86s] # Design Mode: 90nm
[11/06 17:14:16     86s] # Analysis Mode: MMMC Non-OCV 
[11/06 17:14:16     86s] # Parasitics Mode: No SPEF/RCDB 
[11/06 17:14:16     86s] # Signoff Settings: SI Off 
[11/06 17:14:16     86s] #################################################################################
[11/06 17:14:16     86s] Calculate delays in BcWc mode...
[11/06 17:14:16     86s] Topological Sorting (REAL = 0:00:00.0, MEM = 2682.0M, InitMEM = 2682.0M)
[11/06 17:14:16     86s] Start delay calculation (fullDC) (1 T). (MEM=2681.96)
[11/06 17:14:16     86s] End AAE Lib Interpolated Model. (MEM=2693.48 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/06 17:14:16     86s] Total number of fetched objects 1436
[11/06 17:14:16     86s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/06 17:14:16     86s] End delay calculation. (MEM=2741.18 CPU=0:00:00.2 REAL=0:00:00.0)
[11/06 17:14:16     86s] End delay calculation (fullDC). (MEM=2741.18 CPU=0:00:00.2 REAL=0:00:00.0)
[11/06 17:14:16     86s] *** CDM Built up (cpu=0:00:00.2  real=0:00:00.0  mem= 2741.2M) ***
[11/06 17:14:16     86s] **INFO: Disable pre-place timing setting for timing analysis
[11/06 17:14:16     86s] Set Using Default Delay Limit as 1000.
[11/06 17:14:16     86s] Set Default Net Delay as 1000 ps.
[11/06 17:14:16     86s] Set Default Net Load as 0.5 pF. 
[11/06 17:14:16     86s] Info: Disable timing driven in postCTS congRepair.
[11/06 17:14:16     86s] 
[11/06 17:14:16     86s] Starting congRepair ...
[11/06 17:14:16     86s] User Input Parameters:
[11/06 17:14:16     86s] - Congestion Driven    : On
[11/06 17:14:16     86s] - Timing Driven        : Off
[11/06 17:14:16     86s] - Area-Violation Based : On
[11/06 17:14:16     86s] - Start Rollback Level : -5
[11/06 17:14:16     86s] - Legalized            : On
[11/06 17:14:16     86s] - Window Based         : Off
[11/06 17:14:16     86s] - eDen incr mode       : Off
[11/06 17:14:16     86s] - Small incr mode      : Off
[11/06 17:14:16     86s] 
[11/06 17:14:16     86s] OPERPROF: Starting GP-eGR-Init at level 1, MEM:2731.7M, EPOCH TIME: 1762467256.674227
[11/06 17:14:16     86s] OPERPROF: Finished GP-eGR-Init at level 1, CPU:0.005, REAL:0.015, MEM:2731.7M, EPOCH TIME: 1762467256.689062
[11/06 17:14:16     86s] OPERPROF: Starting GP-eGR-Route-Cong-Est-Phase1 at level 1, MEM:2731.7M, EPOCH TIME: 1762467256.689119
[11/06 17:14:16     86s] Starting Early Global Route congestion estimation: mem = 2731.7M
[11/06 17:14:16     86s] (I)      ==================== Layers =====================
[11/06 17:14:16     86s] (I)      +-----+----+---------+---------+--------+-------+
[11/06 17:14:16     86s] (I)      | DB# | ID |    Name |    Type | #Masks | Extra |
[11/06 17:14:16     86s] (I)      +-----+----+---------+---------+--------+-------+
[11/06 17:14:16     86s] (I)      |  33 |  0 |    Cont |     cut |      1 |       |
[11/06 17:14:16     86s] (I)      |   1 |  1 |  Metal1 |    wire |      1 |       |
[11/06 17:14:16     86s] (I)      |  34 |  1 |    Via1 |     cut |      1 |       |
[11/06 17:14:16     86s] (I)      |   2 |  2 |  Metal2 |    wire |      1 |       |
[11/06 17:14:16     86s] (I)      |  35 |  2 |    Via2 |     cut |      1 |       |
[11/06 17:14:16     86s] (I)      |   3 |  3 |  Metal3 |    wire |      1 |       |
[11/06 17:14:16     86s] (I)      |  36 |  3 |    Via3 |     cut |      1 |       |
[11/06 17:14:16     86s] (I)      |   4 |  4 |  Metal4 |    wire |      1 |       |
[11/06 17:14:16     86s] (I)      |  37 |  4 |    Via4 |     cut |      1 |       |
[11/06 17:14:16     86s] (I)      |   5 |  5 |  Metal5 |    wire |      1 |       |
[11/06 17:14:16     86s] (I)      |  38 |  5 |    Via5 |     cut |      1 |       |
[11/06 17:14:16     86s] (I)      |   6 |  6 |  Metal6 |    wire |      1 |       |
[11/06 17:14:16     86s] (I)      |  39 |  6 |    Via6 |     cut |      1 |       |
[11/06 17:14:16     86s] (I)      |   7 |  7 |  Metal7 |    wire |      1 |       |
[11/06 17:14:16     86s] (I)      |  40 |  7 |    Via7 |     cut |      1 |       |
[11/06 17:14:16     86s] (I)      |   8 |  8 |  Metal8 |    wire |      1 |       |
[11/06 17:14:16     86s] (I)      |  41 |  8 |    Via8 |     cut |      1 |       |
[11/06 17:14:16     86s] (I)      |   9 |  9 |  Metal9 |    wire |      1 |       |
[11/06 17:14:16     86s] (I)      |  42 |  9 |    Via9 |     cut |      1 |       |
[11/06 17:14:16     86s] (I)      |  10 | 10 | Metal10 |    wire |      1 |       |
[11/06 17:14:16     86s] (I)      |  43 | 10 |   Via10 |     cut |      1 |       |
[11/06 17:14:16     86s] (I)      |  11 | 11 | Metal11 |    wire |      1 |       |
[11/06 17:14:16     86s] (I)      +-----+----+---------+---------+--------+-------+
[11/06 17:14:16     86s] (I)      |  64 | 64 | OVERLAP | overlap |        |       |
[11/06 17:14:16     86s] (I)      |  65 | 65 | PWdummy |   other |        |    MS |
[11/06 17:14:16     86s] (I)      |  66 | 66 |   Nwell |   other |        |    MS |
[11/06 17:14:16     86s] (I)      |  67 | 67 |   Oxide |   other |        |    MS |
[11/06 17:14:16     86s] (I)      |  68 | 68 |    Nhvt | implant |        |       |
[11/06 17:14:16     86s] (I)      |  69 | 69 |    Nimp | implant |        |       |
[11/06 17:14:16     86s] (I)      |  70 | 70 |    Phvt | implant |        |       |
[11/06 17:14:16     86s] (I)      |  71 | 71 |    Pimp | implant |        |       |
[11/06 17:14:16     86s] (I)      |  72 | 72 |    Nzvt | implant |        |       |
[11/06 17:14:16     86s] (I)      |  73 | 73 |    Nlvt | implant |        |       |
[11/06 17:14:16     86s] (I)      |  74 | 74 |    Plvt | implant |        |       |
[11/06 17:14:16     86s] (I)      |  75 | 75 |  SiProt | implant |        |       |
[11/06 17:14:16     86s] (I)      |   0 |  0 |    Poly |   other |        |    MS |
[11/06 17:14:16     86s] (I)      |  44 | 44 | Bondpad |   other |        |       |
[11/06 17:14:16     86s] (I)      +-----+----+---------+---------+--------+-------+
[11/06 17:14:16     86s] (I)      Started Import and model ( Curr Mem: 2731.66 MB )
[11/06 17:14:16     86s] (I)      Default pattern map key = mult_unsigned_default.
[11/06 17:14:16     86s] (I)      == Non-default Options ==
[11/06 17:14:16     86s] (I)      Maximum routing layer                              : 11
[11/06 17:14:16     86s] (I)      Number of threads                                  : 1
[11/06 17:14:16     86s] (I)      Use non-blocking free Dbs wires                    : false
[11/06 17:14:16     86s] (I)      Method to set GCell size                           : row
[11/06 17:14:16     86s] (I)      Counted 221 PG shapes. We will not process PG shapes layer by layer.
[11/06 17:14:16     86s] (I)      Use row-based GCell size
[11/06 17:14:16     86s] (I)      Use row-based GCell align
[11/06 17:14:16     86s] (I)      layer 0 area = 80000
[11/06 17:14:16     86s] (I)      layer 1 area = 80000
[11/06 17:14:16     86s] (I)      layer 2 area = 80000
[11/06 17:14:16     86s] (I)      layer 3 area = 80000
[11/06 17:14:16     86s] (I)      layer 4 area = 80000
[11/06 17:14:16     86s] (I)      layer 5 area = 80000
[11/06 17:14:16     86s] (I)      layer 6 area = 80000
[11/06 17:14:16     86s] (I)      layer 7 area = 80000
[11/06 17:14:16     86s] (I)      layer 8 area = 80000
[11/06 17:14:16     86s] (I)      layer 9 area = 400000
[11/06 17:14:16     86s] (I)      layer 10 area = 400000
[11/06 17:14:16     86s] (I)      GCell unit size   : 3420
[11/06 17:14:16     86s] (I)      GCell multiplier  : 1
[11/06 17:14:16     86s] (I)      GCell row height  : 3420
[11/06 17:14:16     86s] (I)      Actual row height : 3420
[11/06 17:14:16     86s] (I)      GCell align ref   : 10000 10260
[11/06 17:14:16     86s] [NR-eGR] Track table information for default rule: 
[11/06 17:14:16     86s] [NR-eGR] Metal1 has single uniform track structure
[11/06 17:14:16     86s] [NR-eGR] Metal2 has single uniform track structure
[11/06 17:14:16     86s] [NR-eGR] Metal3 has single uniform track structure
[11/06 17:14:16     86s] [NR-eGR] Metal4 has single uniform track structure
[11/06 17:14:16     86s] [NR-eGR] Metal5 has single uniform track structure
[11/06 17:14:16     86s] [NR-eGR] Metal6 has single uniform track structure
[11/06 17:14:16     86s] [NR-eGR] Metal7 has single uniform track structure
[11/06 17:14:16     86s] [NR-eGR] Metal8 has single uniform track structure
[11/06 17:14:16     86s] [NR-eGR] Metal9 has single uniform track structure
[11/06 17:14:16     86s] [NR-eGR] Metal10 has single uniform track structure
[11/06 17:14:16     86s] [NR-eGR] Metal11 has single uniform track structure
[11/06 17:14:16     86s] (I)      ==================== Default via =====================
[11/06 17:14:16     86s] (I)      +----+------------------+----------------------------+
[11/06 17:14:16     86s] (I)      |  Z | Code  Single-Cut | Code  Multi-Cut            |
[11/06 17:14:16     86s] (I)      +----+------------------+----------------------------+
[11/06 17:14:16     86s] (I)      |  1 |    3  M2_M1_VH   |  100  M2_M1_1x2_VV_N       |
[11/06 17:14:16     86s] (I)      |  2 |   11  M3_M2_HV   |   16  M3_M2_2x1_VH_W       |
[11/06 17:14:16     86s] (I)      |  3 |   21  M4_M3_VH   |   26  M4_M3_2x1_HV_W       |
[11/06 17:14:16     86s] (I)      |  4 |   31  M5_M4_HV   |   37  M5_M4_1x2_VH_N       |
[11/06 17:14:16     86s] (I)      |  5 |   41  M6_M5_VH   |   46  M6_M5_2x1_HV_W       |
[11/06 17:14:16     86s] (I)      |  6 |   51  M7_M6_HV   |   56  M7_M6_2x1_VH_W       |
[11/06 17:14:16     86s] (I)      |  7 |   61  M8_M7_VH   |   67  M8_M7_1x2_HV_N       |
[11/06 17:14:16     86s] (I)      |  8 |   71  M9_M8_HV   |   76  M9_M8_2x1_VH_W       |
[11/06 17:14:16     86s] (I)      |  9 |   81  M10_M9_VH  |   83  M10_M9_2x1_HV_E      |
[11/06 17:14:16     86s] (I)      | 10 |   89  M11_M10_HV |  119  M11_M10_1x2_VH_S_NEW |
[11/06 17:14:16     86s] (I)      +----+------------------+----------------------------+
[11/06 17:14:16     86s] [NR-eGR] Read 94 PG shapes
[11/06 17:14:16     86s] [NR-eGR] Read 0 clock shapes
[11/06 17:14:16     86s] [NR-eGR] Read 0 other shapes
[11/06 17:14:16     86s] [NR-eGR] #Routing Blockages  : 0
[11/06 17:14:16     86s] [NR-eGR] #Instance Blockages : 0
[11/06 17:14:16     86s] [NR-eGR] #PG Blockages       : 94
[11/06 17:14:16     86s] [NR-eGR] #Halo Blockages     : 0
[11/06 17:14:16     86s] [NR-eGR] #Boundary Blockages : 0
[11/06 17:14:16     86s] [NR-eGR] #Clock Blockages    : 0
[11/06 17:14:16     86s] [NR-eGR] #Other Blockages    : 0
[11/06 17:14:16     86s] (I)      Design has 0 blackboxes considered as all layer blockages.
[11/06 17:14:16     86s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[11/06 17:14:16     86s] [NR-eGR] Read 1396 nets ( ignored 0 )
[11/06 17:14:16     86s] (I)      early_global_route_priority property id does not exist.
[11/06 17:14:16     86s] (I)      Read Num Blocks=94  Num Prerouted Wires=0  Num CS=0
[11/06 17:14:16     86s] (I)      Layer 1 (V) : #blockages 94 : #preroutes 0
[11/06 17:14:16     86s] (I)      Layer 2 (H) : #blockages 0 : #preroutes 0
[11/06 17:14:16     86s] (I)      Layer 3 (V) : #blockages 0 : #preroutes 0
[11/06 17:14:16     86s] (I)      Layer 4 (H) : #blockages 0 : #preroutes 0
[11/06 17:14:16     86s] (I)      Layer 5 (V) : #blockages 0 : #preroutes 0
[11/06 17:14:16     86s] (I)      Layer 6 (H) : #blockages 0 : #preroutes 0
[11/06 17:14:16     86s] (I)      Layer 7 (V) : #blockages 0 : #preroutes 0
[11/06 17:14:16     86s] (I)      Layer 8 (H) : #blockages 0 : #preroutes 0
[11/06 17:14:16     86s] (I)      Layer 9 (V) : #blockages 0 : #preroutes 0
[11/06 17:14:16     86s] (I)      Layer 10 (H) : #blockages 0 : #preroutes 0
[11/06 17:14:16     86s] (I)      Number of ignored nets                =      0
[11/06 17:14:16     86s] (I)      Number of connected nets              =      0
[11/06 17:14:16     86s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[11/06 17:14:16     86s] (I)      Number of clock nets                  =      1.  Ignored: No
[11/06 17:14:16     86s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[11/06 17:14:16     86s] (I)      Number of special nets                =      0.  Ignored: Yes
[11/06 17:14:16     86s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[11/06 17:14:16     86s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[11/06 17:14:16     86s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[11/06 17:14:16     86s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[11/06 17:14:16     86s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[11/06 17:14:16     86s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[11/06 17:14:16     86s] (I)      Ndr track 0 does not exist
[11/06 17:14:16     86s] (I)      ---------------------Grid Graph Info--------------------
[11/06 17:14:16     86s] (I)      Routing area        : (0, 0) - (170800, 157320)
[11/06 17:14:16     86s] (I)      Core area           : (10000, 10260) - (160800, 147060)
[11/06 17:14:16     86s] (I)      Site width          :   400  (dbu)
[11/06 17:14:16     86s] (I)      Row height          :  3420  (dbu)
[11/06 17:14:16     86s] (I)      GCell row height    :  3420  (dbu)
[11/06 17:14:16     86s] (I)      GCell width         :  3420  (dbu)
[11/06 17:14:16     86s] (I)      GCell height        :  3420  (dbu)
[11/06 17:14:16     86s] (I)      Grid                :    50    46    11
[11/06 17:14:16     86s] (I)      Layer numbers       :     1     2     3     4     5     6     7     8     9    10    11
[11/06 17:14:16     86s] (I)      Vertical capacity   :     0  3420     0  3420     0  3420     0  3420     0  3420     0
[11/06 17:14:16     86s] (I)      Horizontal capacity :     0     0  3420     0  3420     0  3420     0  3420     0  3420
[11/06 17:14:16     86s] (I)      Default wire width  :   120   160   160   160   160   160   160   160   160   440   440
[11/06 17:14:16     86s] (I)      Default wire space  :   120   140   140   140   140   140   140   140   140   400   400
[11/06 17:14:16     86s] (I)      Default wire pitch  :   240   300   300   300   300   300   300   300   300   840   840
[11/06 17:14:16     86s] (I)      Default pitch size  :   240   400   380   400   380   400   380   400   380  1000   950
[11/06 17:14:16     86s] (I)      First track coord   :   190   200   190   200   190   200   190   200   190  1200   950
[11/06 17:14:16     86s] (I)      Num tracks per GCell: 14.25  8.55  9.00  8.55  9.00  8.55  9.00  8.55  9.00  3.42  3.60
[11/06 17:14:16     86s] (I)      Total num of tracks :   414   427   414   427   414   427   414   427   414   170   165
[11/06 17:14:16     86s] (I)      Num of masks        :     1     1     1     1     1     1     1     1     1     1     1
[11/06 17:14:16     86s] (I)      Num of trim masks   :     0     0     0     0     0     0     0     0     0     0     0
[11/06 17:14:16     86s] (I)      --------------------------------------------------------
[11/06 17:14:16     86s] 
[11/06 17:14:16     86s] [NR-eGR] ============ Routing rule table ============
[11/06 17:14:16     86s] [NR-eGR] Rule id: 0  Nets: 1396
[11/06 17:14:16     86s] (I)      ID:0 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[11/06 17:14:16     86s] (I)                    Layer    2    3    4    5    6    7    8    9    10   11 
[11/06 17:14:16     86s] (I)                    Pitch  400  380  400  380  400  380  400  380  1000  950 
[11/06 17:14:16     86s] (I)             #Used tracks    1    1    1    1    1    1    1    1     1    1 
[11/06 17:14:16     86s] (I)       #Fully used tracks    1    1    1    1    1    1    1    1     1    1 
[11/06 17:14:16     86s] [NR-eGR] ========================================
[11/06 17:14:16     86s] [NR-eGR] 
[11/06 17:14:16     86s] (I)      =============== Blocked Tracks ===============
[11/06 17:14:16     86s] (I)      +-------+---------+----------+---------------+
[11/06 17:14:16     86s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[11/06 17:14:16     86s] (I)      +-------+---------+----------+---------------+
[11/06 17:14:16     86s] (I)      |     1 |       0 |        0 |         0.00% |
[11/06 17:14:16     86s] (I)      |     2 |   19642 |     1260 |         6.41% |
[11/06 17:14:16     86s] (I)      |     3 |   20700 |        0 |         0.00% |
[11/06 17:14:16     86s] (I)      |     4 |   19642 |        0 |         0.00% |
[11/06 17:14:16     86s] (I)      |     5 |   20700 |        0 |         0.00% |
[11/06 17:14:16     86s] (I)      |     6 |   19642 |        0 |         0.00% |
[11/06 17:14:16     86s] (I)      |     7 |   20700 |        0 |         0.00% |
[11/06 17:14:16     86s] (I)      |     8 |   19642 |        0 |         0.00% |
[11/06 17:14:16     86s] (I)      |     9 |   20700 |        0 |         0.00% |
[11/06 17:14:16     86s] (I)      |    10 |    7820 |        0 |         0.00% |
[11/06 17:14:16     86s] (I)      |    11 |    8250 |        0 |         0.00% |
[11/06 17:14:16     86s] (I)      +-------+---------+----------+---------------+
[11/06 17:14:16     86s] (I)      Finished Import and model ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2731.66 MB )
[11/06 17:14:16     86s] (I)      Reset routing kernel
[11/06 17:14:16     86s] (I)      Started Global Routing ( Curr Mem: 2731.66 MB )
[11/06 17:14:16     86s] (I)      totalPins=4658  totalGlobalPin=4471 (95.99%)
[11/06 17:14:16     86s] (I)      total 2D Cap : 176194 = (91050 H, 85144 V)
[11/06 17:14:16     86s] [NR-eGR] Layer group 1: route 1396 net(s) in layer range [2, 11]
[11/06 17:14:16     86s] (I)      
[11/06 17:14:16     86s] (I)      ============  Phase 1a Route ============
[11/06 17:14:16     86s] (I)      Usage: 8614 = (4411 H, 4203 V) = (4.84% H, 4.94% V) = (7.543e+03um H, 7.187e+03um V)
[11/06 17:14:16     86s] (I)      
[11/06 17:14:16     86s] (I)      ============  Phase 1b Route ============
[11/06 17:14:16     86s] (I)      Usage: 8614 = (4411 H, 4203 V) = (4.84% H, 4.94% V) = (7.543e+03um H, 7.187e+03um V)
[11/06 17:14:16     86s] (I)      Overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.472994e+04um
[11/06 17:14:16     86s] (I)      Congestion metric : 0.00%H 0.00%V, 0.00%HV
[11/06 17:14:16     86s] (I)      Congestion threshold : each 60.00, sum 90.00
[11/06 17:14:16     86s] (I)      
[11/06 17:14:16     86s] (I)      ============  Phase 1c Route ============
[11/06 17:14:16     86s] (I)      Usage: 8614 = (4411 H, 4203 V) = (4.84% H, 4.94% V) = (7.543e+03um H, 7.187e+03um V)
[11/06 17:14:16     86s] (I)      
[11/06 17:14:16     86s] (I)      ============  Phase 1d Route ============
[11/06 17:14:16     86s] (I)      Usage: 8614 = (4411 H, 4203 V) = (4.84% H, 4.94% V) = (7.543e+03um H, 7.187e+03um V)
[11/06 17:14:16     86s] (I)      
[11/06 17:14:16     86s] (I)      ============  Phase 1e Route ============
[11/06 17:14:16     86s] (I)      Usage: 8614 = (4411 H, 4203 V) = (4.84% H, 4.94% V) = (7.543e+03um H, 7.187e+03um V)
[11/06 17:14:16     86s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.472994e+04um
[11/06 17:14:16     86s] (I)      
[11/06 17:14:16     86s] (I)      ============  Phase 1l Route ============
[11/06 17:14:16     86s] (I)                  capacity    demand   overflow    blocked   non-blocked   
[11/06 17:14:16     86s] (I)      Layer  2:      17999      4807         1         291       18947    ( 1.51%) 
[11/06 17:14:16     86s] (I)      Layer  3:      20286      4044         0           0       20286    ( 0.00%) 
[11/06 17:14:16     86s] (I)      Layer  4:      19216      1165         0         376       18861    ( 1.96%) 
[11/06 17:14:16     86s] (I)      Layer  5:      20286       595         0           0       20286    ( 0.00%) 
[11/06 17:14:16     86s] (I)      Layer  6:      19215        31         0         385       18853    ( 2.00%) 
[11/06 17:14:16     86s] (I)      Layer  7:      20286         1         0           0       20286    ( 0.00%) 
[11/06 17:14:16     86s] (I)      Layer  8:      19215         0         0         385       18853    ( 2.00%) 
[11/06 17:14:16     86s] (I)      Layer  9:      20286         0         0           0       20286    ( 0.00%) 
[11/06 17:14:16     86s] (I)      Layer 10:       7650         0         0         154        7541    ( 2.00%) 
[11/06 17:14:16     86s] (I)      Layer 11:       8085         0         0           0        8114    ( 0.00%) 
[11/06 17:14:16     86s] (I)      Total:        172524     10643         1        1587      172310    ( 0.91%) 
[11/06 17:14:16     86s] (I)      
[11/06 17:14:16     86s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[11/06 17:14:16     86s] [NR-eGR]                        OverCon            
[11/06 17:14:16     86s] [NR-eGR]                         #Gcell     %Gcell
[11/06 17:14:16     86s] [NR-eGR]        Layer               (1)    OverCon
[11/06 17:14:16     86s] [NR-eGR] ----------------------------------------------
[11/06 17:14:16     86s] [NR-eGR]  Metal1 ( 1)         0( 0.00%)   ( 0.00%) 
[11/06 17:14:16     86s] [NR-eGR]  Metal2 ( 2)         1( 0.05%)   ( 0.05%) 
[11/06 17:14:16     86s] [NR-eGR]  Metal3 ( 3)         0( 0.00%)   ( 0.00%) 
[11/06 17:14:16     86s] [NR-eGR]  Metal4 ( 4)         0( 0.00%)   ( 0.00%) 
[11/06 17:14:16     86s] [NR-eGR]  Metal5 ( 5)         0( 0.00%)   ( 0.00%) 
[11/06 17:14:16     86s] [NR-eGR]  Metal6 ( 6)         0( 0.00%)   ( 0.00%) 
[11/06 17:14:16     86s] [NR-eGR]  Metal7 ( 7)         0( 0.00%)   ( 0.00%) 
[11/06 17:14:16     86s] [NR-eGR]  Metal8 ( 8)         0( 0.00%)   ( 0.00%) 
[11/06 17:14:16     86s] [NR-eGR]  Metal9 ( 9)         0( 0.00%)   ( 0.00%) 
[11/06 17:14:16     86s] [NR-eGR] Metal10 (10)         0( 0.00%)   ( 0.00%) 
[11/06 17:14:16     86s] [NR-eGR] Metal11 (11)         0( 0.00%)   ( 0.00%) 
[11/06 17:14:16     86s] [NR-eGR] ----------------------------------------------
[11/06 17:14:16     86s] [NR-eGR]        Total         1( 0.00%)   ( 0.00%) 
[11/06 17:14:16     86s] [NR-eGR] 
[11/06 17:14:16     86s] (I)      Finished Global Routing ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 2739.66 MB )
[11/06 17:14:16     86s] (I)      total 2D Cap : 176212 = (91050 H, 85162 V)
[11/06 17:14:16     86s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[11/06 17:14:16     86s] Early Global Route congestion estimation runtime: 0.04 seconds, mem = 2739.7M
[11/06 17:14:16     86s] OPERPROF: Finished GP-eGR-Route-Cong-Est-Phase1 at level 1, CPU:0.038, REAL:0.039, MEM:2739.7M, EPOCH TIME: 1762467256.728436
[11/06 17:14:16     86s] OPERPROF: Starting HotSpotCal at level 1, MEM:2739.7M, EPOCH TIME: 1762467256.728482
[11/06 17:14:16     86s] [hotspot] +------------+---------------+---------------+
[11/06 17:14:16     86s] [hotspot] |            |   max hotspot | total hotspot |
[11/06 17:14:16     86s] [hotspot] +------------+---------------+---------------+
[11/06 17:14:16     86s] [hotspot] | normalized |          0.00 |          0.00 |
[11/06 17:14:16     86s] [hotspot] +------------+---------------+---------------+
[11/06 17:14:16     86s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[11/06 17:14:16     86s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[11/06 17:14:16     86s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.001, REAL:0.002, MEM:2755.7M, EPOCH TIME: 1762467256.730337
[11/06 17:14:16     86s] Skipped repairing congestion.
[11/06 17:14:16     86s] OPERPROF: Starting GP-eGR-Wiring-Phae2 at level 1, MEM:2755.7M, EPOCH TIME: 1762467256.731544
[11/06 17:14:16     86s] Starting Early Global Route wiring: mem = 2755.7M
[11/06 17:14:16     86s] (I)      ============= Track Assignment ============
[11/06 17:14:16     86s] (I)      Started Track Assignment (1T) ( Curr Mem: 2755.66 MB )
[11/06 17:14:16     86s] (I)      Initialize Track Assignment ( max pin layer : 11 )
[11/06 17:14:16     86s] (I)      Run Multi-thread track assignment
[11/06 17:14:16     86s] (I)      Finished Track Assignment (1T) ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2755.66 MB )
[11/06 17:14:16     86s] (I)      Started Export ( Curr Mem: 2755.66 MB )
[11/06 17:14:16     86s] [NR-eGR]                  Length (um)   Vias 
[11/06 17:14:16     86s] [NR-eGR] ------------------------------------
[11/06 17:14:16     86s] [NR-eGR]  Metal1   (1H)             0   4577 
[11/06 17:14:16     86s] [NR-eGR]  Metal2   (2V)          6068   6319 
[11/06 17:14:16     86s] [NR-eGR]  Metal3   (3H)          6722    632 
[11/06 17:14:16     86s] [NR-eGR]  Metal4   (4V)          1882    261 
[11/06 17:14:16     86s] [NR-eGR]  Metal5   (5H)          1031     12 
[11/06 17:14:16     86s] [NR-eGR]  Metal6   (6V)            53      2 
[11/06 17:14:16     86s] [NR-eGR]  Metal7   (7H)             2      0 
[11/06 17:14:16     86s] [NR-eGR]  Metal8   (8V)             0      0 
[11/06 17:14:16     86s] [NR-eGR]  Metal9   (9H)             0      0 
[11/06 17:14:16     86s] [NR-eGR]  Metal10  (10V)            0      0 
[11/06 17:14:16     86s] [NR-eGR]  Metal11  (11H)            0      0 
[11/06 17:14:16     86s] [NR-eGR] ------------------------------------
[11/06 17:14:16     86s] [NR-eGR]           Total        15757  11803 
[11/06 17:14:16     86s] [NR-eGR] --------------------------------------------------------------------------
[11/06 17:14:16     86s] [NR-eGR] Total half perimeter of net bounding box: 12535um
[11/06 17:14:16     86s] [NR-eGR] Total length: 15757um, number of vias: 11803
[11/06 17:14:16     86s] [NR-eGR] --------------------------------------------------------------------------
[11/06 17:14:16     86s] [NR-eGR] Total eGR-routed clock nets wire length: 614um, number of vias: 521
[11/06 17:14:16     86s] [NR-eGR] --------------------------------------------------------------------------
[11/06 17:14:16     86s] (I)      Finished Export ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2755.66 MB )
[11/06 17:14:16     86s] Early Global Route wiring runtime: 0.03 seconds, mem = 2755.7M
[11/06 17:14:16     86s] OPERPROF: Finished GP-eGR-Wiring-Phae2 at level 1, CPU:0.026, REAL:0.029, MEM:2755.7M, EPOCH TIME: 1762467256.760114
[11/06 17:14:16     86s] Tdgp not successfully inited but do clear! skip clearing
[11/06 17:14:16     86s] End of congRepair (cpu=0:00:00.1, real=0:00:00.0)
[11/06 17:14:16     86s] *** Finishing placeDesign default flow ***
[11/06 17:14:16     86s] **placeDesign ... cpu = 0: 0: 8, real = 0: 0: 9, mem = 2698.7M **
[11/06 17:14:16     86s] Tdgp not successfully inited but do clear! skip clearing
[11/06 17:14:16     86s] 
[11/06 17:14:16     86s] *** Summary of all messages that are not suppressed in this session:
[11/06 17:14:16     86s] Severity  ID               Count  Summary                                  
[11/06 17:14:16     86s] WARNING   IMPDC-1629           2  The default delay limit was set to %d. T...
[11/06 17:14:16     86s] WARNING   IMPSP-9025           1  No scan chain specified/traced.          
[11/06 17:14:16     86s] WARNING   IMPSP-9042           1  Scan chains were not defined, -place_glo...
[11/06 17:14:16     86s] *** Message Summary: 4 warning(s), 0 error(s)
[11/06 17:14:16     86s] 
[11/06 17:14:16     86s] *** placeDesign #1 [finish] : cpu/real = 0:00:08.1/0:00:09.5 (0.8), totSession cpu/real = 0:01:26.4/0:10:16.2 (0.1), mem = 2698.7M
[11/06 17:14:16     86s] 
[11/06 17:14:16     86s] =============================================================================================
[11/06 17:14:16     86s]  Final TAT Report : placeDesign #1                                              21.17-s075_1
[11/06 17:14:16     86s] =============================================================================================
[11/06 17:14:16     86s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[11/06 17:14:16     86s] ---------------------------------------------------------------------------------------------
[11/06 17:14:16     86s] [ CellServerInit         ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.9
[11/06 17:14:16     86s] [ TimingUpdate           ]      9   0:00:00.7  (   7.7 % )     0:00:01.3 /  0:00:01.2    0.9
[11/06 17:14:16     86s] [ FullDelayCalc          ]      6   0:00:01.4  (  15.0 % )     0:00:01.4 /  0:00:01.3    0.9
[11/06 17:14:16     86s] [ MISC                   ]          0:00:07.3  (  77.2 % )     0:00:07.3 /  0:00:06.0    0.8
[11/06 17:14:16     86s] ---------------------------------------------------------------------------------------------
[11/06 17:14:16     86s]  placeDesign #1 TOTAL               0:00:09.5  ( 100.0 % )     0:00:09.5 /  0:00:08.1    0.8
[11/06 17:14:16     86s] ---------------------------------------------------------------------------------------------
[11/06 17:14:16     86s] 
[11/06 17:17:05    101s] <CMD> create_ccopt_clock_tree_spec
[11/06 17:17:05    101s] Creating clock tree spec for modes (timing configs): constraints
[11/06 17:17:05    101s] extract_clock_generator_skew_groups=true: create_ccopt_clock_tree_spec will generate skew groups with a name prefix of "_clock_gen" to balance clock generator connected flops with the clock generator they drive.
[11/06 17:17:05    101s] Reset timing graph...
[11/06 17:17:05    101s] Ignoring AAE DB Resetting ...
[11/06 17:17:05    101s] Reset timing graph done.
[11/06 17:17:05    101s] Ignoring AAE DB Resetting ...
[11/06 17:17:05    101s] Analyzing clock structure...
[11/06 17:17:05    101s] Analyzing clock structure done.
[11/06 17:17:05    101s] Reset timing graph...
[11/06 17:17:05    101s] Ignoring AAE DB Resetting ...
[11/06 17:17:05    101s] Reset timing graph done.
[11/06 17:17:05    102s] Extracting original clock gating for clk...
[11/06 17:17:05    102s]   clock_tree clk contains 200 sinks and 0 clock gates.
[11/06 17:17:05    102s] Extracting original clock gating for clk done.
[11/06 17:17:05    102s] The skew group clk/constraints was created. It contains 200 sinks and 1 sources.
[11/06 17:17:05    102s] Checking clock tree convergence...
[11/06 17:17:05    102s] Checking clock tree convergence done.
[11/06 17:17:46    105s] <CMD> set_ccopt_property target_max_trans 0.5
[11/06 17:18:07    107s] <CMD> set_ccopt_property target_skew 0.05
[11/06 17:18:14    108s] <CMD> ccopt_design
[11/06 17:18:14    108s] #% Begin ccopt_design (date=11/06 17:18:14, mem=2095.2M)
[11/06 17:18:14    108s] *** ccopt_design #1 [begin] : totSession cpu/real = 0:01:48.4/0:14:14.1 (0.1), mem = 2702.0M
[11/06 17:18:14    108s] Runtime...
[11/06 17:18:14    108s] **INFO: User's settings:
[11/06 17:18:14    108s] setNanoRouteMode -droutePostRouteSpreadWire         1
[11/06 17:18:14    108s] setNanoRouteMode -droutePostRouteWidenWireRule      LEFSpecialRouteSpec
[11/06 17:18:14    108s] setNanoRouteMode -extractThirdPartyCompatible       false
[11/06 17:18:14    108s] setNanoRouteMode -timingEngine                      {}
[11/06 17:18:14    108s] setExtractRCMode -engine                            preRoute
[11/06 17:18:14    108s] setDelayCalMode -engine                             aae
[11/06 17:18:14    108s] setDelayCalMode -ignoreNetLoad                      false
[11/06 17:18:14    108s] setOptMode -preserveAllSequential                   true
[11/06 17:18:14    108s] setPlaceMode -place_design_floorplan_mode           false
[11/06 17:18:14    108s] setPlaceMode -place_detail_check_route              false
[11/06 17:18:14    108s] setPlaceMode -place_detail_preserve_routing         false
[11/06 17:18:14    108s] setPlaceMode -place_detail_remove_affected_routing  false
[11/06 17:18:14    108s] setPlaceMode -place_detail_swap_eeq_cells           false
[11/06 17:18:14    108s] setPlaceMode -place_global_clock_gate_aware         false
[11/06 17:18:14    108s] setPlaceMode -place_global_cong_effort              auto
[11/06 17:18:14    108s] setPlaceMode -place_global_ignore_scan              true
[11/06 17:18:14    108s] setPlaceMode -place_global_ignore_spare             true
[11/06 17:18:14    108s] setPlaceMode -place_global_module_aware_spare       false
[11/06 17:18:14    108s] setPlaceMode -place_global_place_io_pins            true
[11/06 17:18:14    108s] setPlaceMode -place_global_reorder_scan             true
[11/06 17:18:14    108s] setPlaceMode -powerDriven                           false
[11/06 17:18:14    108s] setPlaceMode -timingDriven                          true
[11/06 17:18:14    108s] setRouteMode -earlyGlobalHonorMsvRouteConstraint    false
[11/06 17:18:14    108s] setRouteMode -earlyGlobalRoutePartitionPinGuide     true
[11/06 17:18:14    108s] 
[11/06 17:18:14    108s] (ccopt_design): CTS Engine: auto. Used Spec: pre-existing CCOPT spec.
[11/06 17:18:14    108s] Placement constraints of type 'region' or 'fence' will not be downgraded to 'guide' because the property change_fences_to_guides has been set to false.
[11/06 17:18:14    108s] Set place::cacheFPlanSiteMark to 1
[11/06 17:18:14    108s] 'setDesignMode -flowEffort standard' => 'setOptMode -usefulSkewCCOpt standard' 
[11/06 17:18:14    108s] Using CCOpt effort standard.
[11/06 17:18:14    108s] CCOpt::Phase::Initialization...
[11/06 17:18:14    108s] Check Prerequisites...
[11/06 17:18:14    108s] Leaving CCOpt scope - CheckPlace...
[11/06 17:18:14    108s] OPERPROF: Starting checkPlace at level 1, MEM:2702.0M, EPOCH TIME: 1762467494.775160
[11/06 17:18:14    108s] Processing tracks to init pin-track alignment.
[11/06 17:18:14    108s] z: 2, totalTracks: 1
[11/06 17:18:14    108s] z: 4, totalTracks: 1
[11/06 17:18:14    108s] z: 6, totalTracks: 1
[11/06 17:18:14    108s] z: 8, totalTracks: 1
[11/06 17:18:14    108s] #spOpts: hrOri=1 hrSnap=1 rpCkHalo=4 
[11/06 17:18:14    108s] All LLGs are deleted
[11/06 17:18:14    108s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/06 17:18:14    108s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/06 17:18:14    108s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2702.0M, EPOCH TIME: 1762467494.780550
[11/06 17:18:14    108s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2702.0M, EPOCH TIME: 1762467494.780691
[11/06 17:18:14    108s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2702.0M, EPOCH TIME: 1762467494.780775
[11/06 17:18:14    108s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/06 17:18:14    108s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/06 17:18:14    108s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:2702.0M, EPOCH TIME: 1762467494.782065
[11/06 17:18:14    108s] Max number of tech site patterns supported in site array is 256.
[11/06 17:18:14    108s] Core basic site is CoreSite
[11/06 17:18:14    108s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:2702.0M, EPOCH TIME: 1762467494.782355
[11/06 17:18:14    108s] After signature check, allow fast init is false, keep pre-filter is true.
[11/06 17:18:14    108s] After signature check and other controls, allow fast init is false, keep pre-filter is true.
[11/06 17:18:14    108s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.000, REAL:0.000, MEM:2702.0M, EPOCH TIME: 1762467494.782608
[11/06 17:18:14    108s] SiteArray: non-trimmed site array dimensions = 40 x 377
[11/06 17:18:14    108s] SiteArray: use 102,400 bytes
[11/06 17:18:14    108s] SiteArray: current memory after site array memory allocation 2702.0M
[11/06 17:18:14    108s] SiteArray: FP blocked sites are writable
[11/06 17:18:14    108s] SiteArray: number of non floorplan blocked sites for llg default is 15080
[11/06 17:18:14    108s] Atter site array init, number of instance map data is 0.
[11/06 17:18:14    108s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.001, REAL:0.001, MEM:2702.0M, EPOCH TIME: 1762467494.783277
[11/06 17:18:14    108s] 
[11/06 17:18:14    108s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[11/06 17:18:14    108s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.003, REAL:0.003, MEM:2702.0M, EPOCH TIME: 1762467494.783493
[11/06 17:18:14    108s] Begin checking placement ... (start mem=2702.0M, init mem=2702.0M)
[11/06 17:18:14    108s] Begin checking exclusive groups violation ...
[11/06 17:18:14    108s] There are 0 groups to check, max #box is 0, total #box is 0
[11/06 17:18:14    108s] Finished checking exclusive groups violations. Found 0 Vio.
[11/06 17:18:14    108s] 
[11/06 17:18:14    108s] Running CheckPlace using 1 thread in normal mode...
[11/06 17:18:14    108s] 
[11/06 17:18:14    108s] ...checkPlace normal is done!
[11/06 17:18:14    108s] OPERPROF:   Starting checkPlace/Vio-Check at level 2, MEM:2702.0M, EPOCH TIME: 1762467494.795889
[11/06 17:18:14    108s] OPERPROF:   Finished checkPlace/Vio-Check at level 2, CPU:0.001, REAL:0.001, MEM:2702.0M, EPOCH TIME: 1762467494.796608
[11/06 17:18:14    108s] *info: Placed = 1177          
[11/06 17:18:14    108s] *info: Unplaced = 0           
[11/06 17:18:14    108s] Placement Density:69.92%(3606/5157)
[11/06 17:18:14    108s] Placement Density (including fixed std cells):69.92%(3606/5157)
[11/06 17:18:14    108s] All LLGs are deleted
[11/06 17:18:14    108s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:1177).
[11/06 17:18:14    108s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/06 17:18:14    108s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2702.0M, EPOCH TIME: 1762467494.797119
[11/06 17:18:14    108s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2702.0M, EPOCH TIME: 1762467494.797312
[11/06 17:18:14    108s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/06 17:18:14    108s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/06 17:18:14    108s] Finished checkPlace (total: cpu=0:00:00.0, real=0:00:00.0; vio checks: cpu=0:00:00.0, real=0:00:00.0; mem=2702.0M)
[11/06 17:18:14    108s] OPERPROF: Finished checkPlace at level 1, CPU:0.022, REAL:0.023, MEM:2702.0M, EPOCH TIME: 1762467494.798264
[11/06 17:18:14    108s] Leaving CCOpt scope - CheckPlace done. (took cpu=0:00:00.0 real=0:00:00.0)
[11/06 17:18:14    108s] Innovus will update I/O latencies
[11/06 17:18:14    108s] Found 0 ideal nets, 0 pins with transition annotations, 0 instances with delay annotations, 0 nets with delay annotations, refer to logv for details.
[11/06 17:18:14    108s] 
[11/06 17:18:14    108s] 
[11/06 17:18:14    108s] 
[11/06 17:18:14    108s] Check Prerequisites done. (took cpu=0:00:00.0 real=0:00:00.0)
[11/06 17:18:14    108s] CCOpt::Phase::Initialization done. (took cpu=0:00:00.0 real=0:00:00.0)
[11/06 17:18:14    108s] Info: 1 threads available for lower-level modules during optimization.
[11/06 17:18:14    108s] Executing ccopt post-processing.
[11/06 17:18:14    108s] Synthesizing clock trees with CCOpt...
[11/06 17:18:14    108s] *** CTS #1 [begin] (ccopt_design #1) : totSession cpu/real = 0:01:48.5/0:14:14.2 (0.1), mem = 2702.0M
[11/06 17:18:14    108s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[11/06 17:18:14    108s] CCOpt::Phase::PreparingToBalance...
[11/06 17:18:14    108s] Leaving CCOpt scope - Initializing power interface...
[11/06 17:18:14    108s] Leaving CCOpt scope - Initializing power interface done. (took cpu=0:00:00.0 real=0:00:00.0)
[11/06 17:18:14    108s] 
[11/06 17:18:14    108s] Positive (advancing) pin insertion delays
[11/06 17:18:14    108s] =========================================
[11/06 17:18:14    108s] 
[11/06 17:18:14    108s] Found 0 advancing pin insertion delay (0.000% of 200 clock tree sinks)
[11/06 17:18:14    108s] 
[11/06 17:18:14    108s] Negative (delaying) pin insertion delays
[11/06 17:18:14    108s] ========================================
[11/06 17:18:14    108s] 
[11/06 17:18:14    108s] Found 0 delaying pin insertion delay (0.000% of 200 clock tree sinks)
[11/06 17:18:14    108s] Notify start of optimization...
[11/06 17:18:14    108s] Notify start of optimization done.
[11/06 17:18:14    108s] Leaving CCOpt scope - optDesignGlobalRouteStep...
[11/06 17:18:14    108s] OPERPROF: Starting spDPlaceCleanup(full) at level 1, MEM:2702.0M, EPOCH TIME: 1762467494.807080
[11/06 17:18:14    108s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/06 17:18:14    108s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/06 17:18:14    108s] All LLGs are deleted
[11/06 17:18:14    108s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/06 17:18:14    108s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/06 17:18:14    108s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2702.0M, EPOCH TIME: 1762467494.807161
[11/06 17:18:14    108s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2702.0M, EPOCH TIME: 1762467494.807200
[11/06 17:18:14    108s] OPERPROF: Finished spDPlaceCleanup(full) at level 1, CPU:0.000, REAL:0.000, MEM:2702.0M, EPOCH TIME: 1762467494.807569
[11/06 17:18:14    108s] ### Creating LA Mngr. totSessionCpu=0:01:48 mem=2702.0M
[11/06 17:18:14    108s] 
[11/06 17:18:14    108s] Trim Metal Layers:
[11/06 17:18:14    108s] LayerId::1 widthSet size::1
[11/06 17:18:14    108s] LayerId::2 widthSet size::1
[11/06 17:18:14    108s] LayerId::3 widthSet size::1
[11/06 17:18:14    108s] LayerId::4 widthSet size::1
[11/06 17:18:14    108s] LayerId::5 widthSet size::1
[11/06 17:18:14    108s] LayerId::6 widthSet size::1
[11/06 17:18:14    108s] LayerId::7 widthSet size::1
[11/06 17:18:14    108s] LayerId::8 widthSet size::1
[11/06 17:18:14    108s] LayerId::9 widthSet size::1
[11/06 17:18:14    108s] LayerId::10 widthSet size::1
[11/06 17:18:14    108s] LayerId::11 widthSet size::1
[11/06 17:18:14    108s] Updating RC grid for preRoute extraction ...
[11/06 17:18:14    108s] eee: pegSigSF::1.070000
[11/06 17:18:14    108s] Initializing multi-corner resistance tables ...
[11/06 17:18:14    108s] eee: l::1 avDens::0.109233 usedTrk::245.773654 availTrk::2250.000000 sigTrk::245.773654
[11/06 17:18:14    108s] eee: l::2 avDens::0.020396 usedTrk::17.438771 availTrk::855.000000 sigTrk::17.438771
[11/06 17:18:14    108s] eee: l::3 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[11/06 17:18:14    108s] eee: l::4 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[11/06 17:18:14    108s] eee: l::5 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[11/06 17:18:14    108s] eee: l::6 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[11/06 17:18:14    108s] eee: l::7 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[11/06 17:18:14    108s] eee: l::8 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[11/06 17:18:14    108s] eee: l::9 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[11/06 17:18:14    108s] eee: l::10 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[11/06 17:18:14    108s] eee: l::11 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[11/06 17:18:14    108s] {RT rc_best 0 11 11 {8 0} {10 0} 2}
[11/06 17:18:14    108s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.000000 uaWl=0.000000 uaWlH=0.000000 aWlH=0.000000 lMod=0 pMax=0.850000 pMod=82 wcR=0.772700 newSi=0.000000 wHLS=1.931750 siPrev=0 viaL=0.000000 crit=0.000000 shortMod=0.000000 fMod=0.000000 
[11/06 17:18:14    108s] ### Creating LA Mngr, finished. totSessionCpu=0:01:48 mem=2702.0M
[11/06 17:18:14    108s] [NR-eGR] Started Early Global Route kernel ( Curr Mem: 2702.00 MB )
[11/06 17:18:14    108s] (I)      ==================== Layers =====================
[11/06 17:18:14    108s] (I)      +-----+----+---------+---------+--------+-------+
[11/06 17:18:14    108s] (I)      | DB# | ID |    Name |    Type | #Masks | Extra |
[11/06 17:18:14    108s] (I)      +-----+----+---------+---------+--------+-------+
[11/06 17:18:14    108s] (I)      |  33 |  0 |    Cont |     cut |      1 |       |
[11/06 17:18:14    108s] (I)      |   1 |  1 |  Metal1 |    wire |      1 |       |
[11/06 17:18:14    108s] (I)      |  34 |  1 |    Via1 |     cut |      1 |       |
[11/06 17:18:14    108s] (I)      |   2 |  2 |  Metal2 |    wire |      1 |       |
[11/06 17:18:14    108s] (I)      |  35 |  2 |    Via2 |     cut |      1 |       |
[11/06 17:18:14    108s] (I)      |   3 |  3 |  Metal3 |    wire |      1 |       |
[11/06 17:18:14    108s] (I)      |  36 |  3 |    Via3 |     cut |      1 |       |
[11/06 17:18:14    108s] (I)      |   4 |  4 |  Metal4 |    wire |      1 |       |
[11/06 17:18:14    108s] (I)      |  37 |  4 |    Via4 |     cut |      1 |       |
[11/06 17:18:14    108s] (I)      |   5 |  5 |  Metal5 |    wire |      1 |       |
[11/06 17:18:14    108s] (I)      |  38 |  5 |    Via5 |     cut |      1 |       |
[11/06 17:18:14    108s] (I)      |   6 |  6 |  Metal6 |    wire |      1 |       |
[11/06 17:18:14    108s] (I)      |  39 |  6 |    Via6 |     cut |      1 |       |
[11/06 17:18:14    108s] (I)      |   7 |  7 |  Metal7 |    wire |      1 |       |
[11/06 17:18:14    108s] (I)      |  40 |  7 |    Via7 |     cut |      1 |       |
[11/06 17:18:14    108s] (I)      |   8 |  8 |  Metal8 |    wire |      1 |       |
[11/06 17:18:14    108s] (I)      |  41 |  8 |    Via8 |     cut |      1 |       |
[11/06 17:18:14    108s] (I)      |   9 |  9 |  Metal9 |    wire |      1 |       |
[11/06 17:18:14    108s] (I)      |  42 |  9 |    Via9 |     cut |      1 |       |
[11/06 17:18:14    108s] (I)      |  10 | 10 | Metal10 |    wire |      1 |       |
[11/06 17:18:14    108s] (I)      |  43 | 10 |   Via10 |     cut |      1 |       |
[11/06 17:18:14    108s] (I)      |  11 | 11 | Metal11 |    wire |      1 |       |
[11/06 17:18:14    108s] (I)      +-----+----+---------+---------+--------+-------+
[11/06 17:18:14    108s] (I)      |  64 | 64 | OVERLAP | overlap |        |       |
[11/06 17:18:14    108s] (I)      |  65 | 65 | PWdummy |   other |        |    MS |
[11/06 17:18:14    108s] (I)      |  66 | 66 |   Nwell |   other |        |    MS |
[11/06 17:18:14    108s] (I)      |  67 | 67 |   Oxide |   other |        |    MS |
[11/06 17:18:14    108s] (I)      |  68 | 68 |    Nhvt | implant |        |       |
[11/06 17:18:14    108s] (I)      |  69 | 69 |    Nimp | implant |        |       |
[11/06 17:18:14    108s] (I)      |  70 | 70 |    Phvt | implant |        |       |
[11/06 17:18:14    108s] (I)      |  71 | 71 |    Pimp | implant |        |       |
[11/06 17:18:14    108s] (I)      |  72 | 72 |    Nzvt | implant |        |       |
[11/06 17:18:14    108s] (I)      |  73 | 73 |    Nlvt | implant |        |       |
[11/06 17:18:14    108s] (I)      |  74 | 74 |    Plvt | implant |        |       |
[11/06 17:18:14    108s] (I)      |  75 | 75 |  SiProt | implant |        |       |
[11/06 17:18:14    108s] (I)      |   0 |  0 |    Poly |   other |        |    MS |
[11/06 17:18:14    108s] (I)      |  44 | 44 | Bondpad |   other |        |       |
[11/06 17:18:14    108s] (I)      +-----+----+---------+---------+--------+-------+
[11/06 17:18:14    108s] (I)      Started Import and model ( Curr Mem: 2702.00 MB )
[11/06 17:18:14    108s] (I)      Default pattern map key = mult_unsigned_default.
[11/06 17:18:14    108s] (I)      == Non-default Options ==
[11/06 17:18:14    108s] (I)      Maximum routing layer                              : 11
[11/06 17:18:14    108s] (I)      Number of threads                                  : 1
[11/06 17:18:14    108s] (I)      Method to set GCell size                           : row
[11/06 17:18:14    108s] (I)      Counted 221 PG shapes. We will not process PG shapes layer by layer.
[11/06 17:18:14    108s] (I)      Use row-based GCell size
[11/06 17:18:14    108s] (I)      Use row-based GCell align
[11/06 17:18:14    108s] (I)      layer 0 area = 80000
[11/06 17:18:14    108s] (I)      layer 1 area = 80000
[11/06 17:18:14    108s] (I)      layer 2 area = 80000
[11/06 17:18:14    108s] (I)      layer 3 area = 80000
[11/06 17:18:14    108s] (I)      layer 4 area = 80000
[11/06 17:18:14    108s] (I)      layer 5 area = 80000
[11/06 17:18:14    108s] (I)      layer 6 area = 80000
[11/06 17:18:14    108s] (I)      layer 7 area = 80000
[11/06 17:18:14    108s] (I)      layer 8 area = 80000
[11/06 17:18:14    108s] (I)      layer 9 area = 400000
[11/06 17:18:14    108s] (I)      layer 10 area = 400000
[11/06 17:18:14    108s] (I)      GCell unit size   : 3420
[11/06 17:18:14    108s] (I)      GCell multiplier  : 1
[11/06 17:18:14    108s] (I)      GCell row height  : 3420
[11/06 17:18:14    108s] (I)      Actual row height : 3420
[11/06 17:18:14    108s] (I)      GCell align ref   : 10000 10260
[11/06 17:18:14    108s] [NR-eGR] Track table information for default rule: 
[11/06 17:18:14    108s] [NR-eGR] Metal1 has single uniform track structure
[11/06 17:18:14    108s] [NR-eGR] Metal2 has single uniform track structure
[11/06 17:18:14    108s] [NR-eGR] Metal3 has single uniform track structure
[11/06 17:18:14    108s] [NR-eGR] Metal4 has single uniform track structure
[11/06 17:18:14    108s] [NR-eGR] Metal5 has single uniform track structure
[11/06 17:18:14    108s] [NR-eGR] Metal6 has single uniform track structure
[11/06 17:18:14    108s] [NR-eGR] Metal7 has single uniform track structure
[11/06 17:18:14    108s] [NR-eGR] Metal8 has single uniform track structure
[11/06 17:18:14    108s] [NR-eGR] Metal9 has single uniform track structure
[11/06 17:18:14    108s] [NR-eGR] Metal10 has single uniform track structure
[11/06 17:18:14    108s] [NR-eGR] Metal11 has single uniform track structure
[11/06 17:18:14    108s] (I)      ==================== Default via =====================
[11/06 17:18:14    108s] (I)      +----+------------------+----------------------------+
[11/06 17:18:14    108s] (I)      |  Z | Code  Single-Cut | Code  Multi-Cut            |
[11/06 17:18:14    108s] (I)      +----+------------------+----------------------------+
[11/06 17:18:14    108s] (I)      |  1 |    3  M2_M1_VH   |  100  M2_M1_1x2_VV_N       |
[11/06 17:18:14    108s] (I)      |  2 |   11  M3_M2_HV   |   16  M3_M2_2x1_VH_W       |
[11/06 17:18:14    108s] (I)      |  3 |   21  M4_M3_VH   |   26  M4_M3_2x1_HV_W       |
[11/06 17:18:14    108s] (I)      |  4 |   31  M5_M4_HV   |   37  M5_M4_1x2_VH_N       |
[11/06 17:18:14    108s] (I)      |  5 |   41  M6_M5_VH   |   46  M6_M5_2x1_HV_W       |
[11/06 17:18:14    108s] (I)      |  6 |   51  M7_M6_HV   |   56  M7_M6_2x1_VH_W       |
[11/06 17:18:14    108s] (I)      |  7 |   61  M8_M7_VH   |   67  M8_M7_1x2_HV_N       |
[11/06 17:18:14    108s] (I)      |  8 |   71  M9_M8_HV   |   76  M9_M8_2x1_VH_W       |
[11/06 17:18:14    108s] (I)      |  9 |   81  M10_M9_VH  |   83  M10_M9_2x1_HV_E      |
[11/06 17:18:14    108s] (I)      | 10 |   89  M11_M10_HV |  119  M11_M10_1x2_VH_S_NEW |
[11/06 17:18:14    108s] (I)      +----+------------------+----------------------------+
[11/06 17:18:14    108s] [NR-eGR] Read 94 PG shapes
[11/06 17:18:14    108s] [NR-eGR] Read 0 clock shapes
[11/06 17:18:14    108s] [NR-eGR] Read 0 other shapes
[11/06 17:18:14    108s] [NR-eGR] #Routing Blockages  : 0
[11/06 17:18:14    108s] [NR-eGR] #Instance Blockages : 0
[11/06 17:18:14    108s] [NR-eGR] #PG Blockages       : 94
[11/06 17:18:14    108s] [NR-eGR] #Halo Blockages     : 0
[11/06 17:18:14    108s] [NR-eGR] #Boundary Blockages : 0
[11/06 17:18:14    108s] [NR-eGR] #Clock Blockages    : 0
[11/06 17:18:14    108s] [NR-eGR] #Other Blockages    : 0
[11/06 17:18:14    108s] (I)      Design has 0 blackboxes considered as all layer blockages.
[11/06 17:18:14    108s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[11/06 17:18:14    108s] [NR-eGR] Read 1396 nets ( ignored 0 )
[11/06 17:18:14    108s] (I)      early_global_route_priority property id does not exist.
[11/06 17:18:14    108s] (I)      Read Num Blocks=94  Num Prerouted Wires=0  Num CS=0
[11/06 17:18:14    108s] (I)      Layer 1 (V) : #blockages 94 : #preroutes 0
[11/06 17:18:14    108s] (I)      Layer 2 (H) : #blockages 0 : #preroutes 0
[11/06 17:18:14    108s] (I)      Layer 3 (V) : #blockages 0 : #preroutes 0
[11/06 17:18:14    108s] (I)      Layer 4 (H) : #blockages 0 : #preroutes 0
[11/06 17:18:14    108s] (I)      Layer 5 (V) : #blockages 0 : #preroutes 0
[11/06 17:18:14    108s] (I)      Layer 6 (H) : #blockages 0 : #preroutes 0
[11/06 17:18:14    108s] (I)      Layer 7 (V) : #blockages 0 : #preroutes 0
[11/06 17:18:14    108s] (I)      Layer 8 (H) : #blockages 0 : #preroutes 0
[11/06 17:18:14    108s] (I)      Layer 9 (V) : #blockages 0 : #preroutes 0
[11/06 17:18:14    108s] (I)      Layer 10 (H) : #blockages 0 : #preroutes 0
[11/06 17:18:14    108s] (I)      Number of ignored nets                =      0
[11/06 17:18:14    108s] (I)      Number of connected nets              =      0
[11/06 17:18:14    108s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[11/06 17:18:14    108s] (I)      Number of clock nets                  =      1.  Ignored: No
[11/06 17:18:14    108s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[11/06 17:18:14    108s] (I)      Number of special nets                =      0.  Ignored: Yes
[11/06 17:18:14    108s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[11/06 17:18:14    108s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[11/06 17:18:14    108s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[11/06 17:18:14    108s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[11/06 17:18:14    108s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[11/06 17:18:14    108s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[11/06 17:18:14    108s] (I)      Ndr track 0 does not exist
[11/06 17:18:14    108s] (I)      ---------------------Grid Graph Info--------------------
[11/06 17:18:14    108s] (I)      Routing area        : (0, 0) - (170800, 157320)
[11/06 17:18:14    108s] (I)      Core area           : (10000, 10260) - (160800, 147060)
[11/06 17:18:14    108s] (I)      Site width          :   400  (dbu)
[11/06 17:18:14    108s] (I)      Row height          :  3420  (dbu)
[11/06 17:18:14    108s] (I)      GCell row height    :  3420  (dbu)
[11/06 17:18:14    108s] (I)      GCell width         :  3420  (dbu)
[11/06 17:18:14    108s] (I)      GCell height        :  3420  (dbu)
[11/06 17:18:14    108s] (I)      Grid                :    50    46    11
[11/06 17:18:14    108s] (I)      Layer numbers       :     1     2     3     4     5     6     7     8     9    10    11
[11/06 17:18:14    108s] (I)      Vertical capacity   :     0  3420     0  3420     0  3420     0  3420     0  3420     0
[11/06 17:18:14    108s] (I)      Horizontal capacity :     0     0  3420     0  3420     0  3420     0  3420     0  3420
[11/06 17:18:14    108s] (I)      Default wire width  :   120   160   160   160   160   160   160   160   160   440   440
[11/06 17:18:14    108s] (I)      Default wire space  :   120   140   140   140   140   140   140   140   140   400   400
[11/06 17:18:14    108s] (I)      Default wire pitch  :   240   300   300   300   300   300   300   300   300   840   840
[11/06 17:18:14    108s] (I)      Default pitch size  :   240   400   380   400   380   400   380   400   380  1000   950
[11/06 17:18:14    108s] (I)      First track coord   :   190   200   190   200   190   200   190   200   190  1200   950
[11/06 17:18:14    108s] (I)      Num tracks per GCell: 14.25  8.55  9.00  8.55  9.00  8.55  9.00  8.55  9.00  3.42  3.60
[11/06 17:18:14    108s] (I)      Total num of tracks :   414   427   414   427   414   427   414   427   414   170   165
[11/06 17:18:14    108s] (I)      Num of masks        :     1     1     1     1     1     1     1     1     1     1     1
[11/06 17:18:14    108s] (I)      Num of trim masks   :     0     0     0     0     0     0     0     0     0     0     0
[11/06 17:18:14    108s] (I)      --------------------------------------------------------
[11/06 17:18:14    108s] 
[11/06 17:18:14    108s] [NR-eGR] ============ Routing rule table ============
[11/06 17:18:14    108s] [NR-eGR] Rule id: 0  Nets: 1396
[11/06 17:18:14    108s] (I)      ID:0 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[11/06 17:18:14    108s] (I)                    Layer    2    3    4    5    6    7    8    9    10   11 
[11/06 17:18:14    108s] (I)                    Pitch  400  380  400  380  400  380  400  380  1000  950 
[11/06 17:18:14    108s] (I)             #Used tracks    1    1    1    1    1    1    1    1     1    1 
[11/06 17:18:14    108s] (I)       #Fully used tracks    1    1    1    1    1    1    1    1     1    1 
[11/06 17:18:14    108s] [NR-eGR] ========================================
[11/06 17:18:14    108s] [NR-eGR] 
[11/06 17:18:14    108s] (I)      =============== Blocked Tracks ===============
[11/06 17:18:14    108s] (I)      +-------+---------+----------+---------------+
[11/06 17:18:14    108s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[11/06 17:18:14    108s] (I)      +-------+---------+----------+---------------+
[11/06 17:18:14    108s] (I)      |     1 |       0 |        0 |         0.00% |
[11/06 17:18:14    108s] (I)      |     2 |   19642 |     1260 |         6.41% |
[11/06 17:18:14    108s] (I)      |     3 |   20700 |        0 |         0.00% |
[11/06 17:18:14    108s] (I)      |     4 |   19642 |        0 |         0.00% |
[11/06 17:18:14    108s] (I)      |     5 |   20700 |        0 |         0.00% |
[11/06 17:18:14    108s] (I)      |     6 |   19642 |        0 |         0.00% |
[11/06 17:18:14    108s] (I)      |     7 |   20700 |        0 |         0.00% |
[11/06 17:18:14    108s] (I)      |     8 |   19642 |        0 |         0.00% |
[11/06 17:18:14    108s] (I)      |     9 |   20700 |        0 |         0.00% |
[11/06 17:18:14    108s] (I)      |    10 |    7820 |        0 |         0.00% |
[11/06 17:18:14    108s] (I)      |    11 |    8250 |        0 |         0.00% |
[11/06 17:18:14    108s] (I)      +-------+---------+----------+---------------+
[11/06 17:18:14    108s] (I)      Finished Import and model ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2702.00 MB )
[11/06 17:18:14    108s] (I)      Reset routing kernel
[11/06 17:18:14    108s] (I)      Started Global Routing ( Curr Mem: 2702.00 MB )
[11/06 17:18:14    108s] (I)      totalPins=4658  totalGlobalPin=4471 (95.99%)
[11/06 17:18:14    108s] (I)      total 2D Cap : 176194 = (91050 H, 85144 V)
[11/06 17:18:14    108s] [NR-eGR] Layer group 1: route 1396 net(s) in layer range [2, 11]
[11/06 17:18:14    108s] (I)      
[11/06 17:18:14    108s] (I)      ============  Phase 1a Route ============
[11/06 17:18:14    108s] (I)      Usage: 8614 = (4411 H, 4203 V) = (4.84% H, 4.94% V) = (7.543e+03um H, 7.187e+03um V)
[11/06 17:18:14    108s] (I)      
[11/06 17:18:14    108s] (I)      ============  Phase 1b Route ============
[11/06 17:18:14    108s] (I)      Usage: 8614 = (4411 H, 4203 V) = (4.84% H, 4.94% V) = (7.543e+03um H, 7.187e+03um V)
[11/06 17:18:14    108s] (I)      Overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.472994e+04um
[11/06 17:18:14    108s] (I)      Congestion metric : 0.00%H 0.00%V, 0.00%HV
[11/06 17:18:14    108s] (I)      Congestion threshold : each 60.00, sum 90.00
[11/06 17:18:14    108s] (I)      
[11/06 17:18:14    108s] (I)      ============  Phase 1c Route ============
[11/06 17:18:14    108s] (I)      Usage: 8614 = (4411 H, 4203 V) = (4.84% H, 4.94% V) = (7.543e+03um H, 7.187e+03um V)
[11/06 17:18:14    108s] (I)      
[11/06 17:18:14    108s] (I)      ============  Phase 1d Route ============
[11/06 17:18:14    108s] (I)      Usage: 8614 = (4411 H, 4203 V) = (4.84% H, 4.94% V) = (7.543e+03um H, 7.187e+03um V)
[11/06 17:18:14    108s] (I)      
[11/06 17:18:14    108s] (I)      ============  Phase 1e Route ============
[11/06 17:18:14    108s] (I)      Usage: 8614 = (4411 H, 4203 V) = (4.84% H, 4.94% V) = (7.543e+03um H, 7.187e+03um V)
[11/06 17:18:14    108s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.472994e+04um
[11/06 17:18:14    108s] (I)      
[11/06 17:18:14    108s] (I)      ============  Phase 1l Route ============
[11/06 17:18:14    108s] (I)                  capacity    demand   overflow    blocked   non-blocked   
[11/06 17:18:14    108s] (I)      Layer  2:      17999      4807         1         291       18947    ( 1.51%) 
[11/06 17:18:14    108s] (I)      Layer  3:      20286      4044         0           0       20286    ( 0.00%) 
[11/06 17:18:14    108s] (I)      Layer  4:      19216      1165         0         376       18861    ( 1.96%) 
[11/06 17:18:14    108s] (I)      Layer  5:      20286       595         0           0       20286    ( 0.00%) 
[11/06 17:18:14    108s] (I)      Layer  6:      19215        31         0         385       18853    ( 2.00%) 
[11/06 17:18:14    108s] (I)      Layer  7:      20286         1         0           0       20286    ( 0.00%) 
[11/06 17:18:14    108s] (I)      Layer  8:      19215         0         0         385       18853    ( 2.00%) 
[11/06 17:18:14    108s] (I)      Layer  9:      20286         0         0           0       20286    ( 0.00%) 
[11/06 17:18:14    108s] (I)      Layer 10:       7650         0         0         154        7541    ( 2.00%) 
[11/06 17:18:14    108s] (I)      Layer 11:       8085         0         0           0        8114    ( 0.00%) 
[11/06 17:18:14    108s] (I)      Total:        172524     10643         1        1587      172310    ( 0.91%) 
[11/06 17:18:14    108s] (I)      
[11/06 17:18:14    108s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[11/06 17:18:14    108s] [NR-eGR]                        OverCon            
[11/06 17:18:14    108s] [NR-eGR]                         #Gcell     %Gcell
[11/06 17:18:14    108s] [NR-eGR]        Layer               (1)    OverCon
[11/06 17:18:14    108s] [NR-eGR] ----------------------------------------------
[11/06 17:18:14    108s] [NR-eGR]  Metal1 ( 1)         0( 0.00%)   ( 0.00%) 
[11/06 17:18:14    108s] [NR-eGR]  Metal2 ( 2)         1( 0.05%)   ( 0.05%) 
[11/06 17:18:14    108s] [NR-eGR]  Metal3 ( 3)         0( 0.00%)   ( 0.00%) 
[11/06 17:18:14    108s] [NR-eGR]  Metal4 ( 4)         0( 0.00%)   ( 0.00%) 
[11/06 17:18:14    108s] [NR-eGR]  Metal5 ( 5)         0( 0.00%)   ( 0.00%) 
[11/06 17:18:14    108s] [NR-eGR]  Metal6 ( 6)         0( 0.00%)   ( 0.00%) 
[11/06 17:18:14    108s] [NR-eGR]  Metal7 ( 7)         0( 0.00%)   ( 0.00%) 
[11/06 17:18:14    108s] [NR-eGR]  Metal8 ( 8)         0( 0.00%)   ( 0.00%) 
[11/06 17:18:14    108s] [NR-eGR]  Metal9 ( 9)         0( 0.00%)   ( 0.00%) 
[11/06 17:18:14    108s] [NR-eGR] Metal10 (10)         0( 0.00%)   ( 0.00%) 
[11/06 17:18:14    108s] [NR-eGR] Metal11 (11)         0( 0.00%)   ( 0.00%) 
[11/06 17:18:14    108s] [NR-eGR] ----------------------------------------------
[11/06 17:18:14    108s] [NR-eGR]        Total         1( 0.00%)   ( 0.00%) 
[11/06 17:18:14    108s] [NR-eGR] 
[11/06 17:18:14    108s] (I)      Finished Global Routing ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 2702.00 MB )
[11/06 17:18:14    108s] (I)      total 2D Cap : 176212 = (91050 H, 85162 V)
[11/06 17:18:14    108s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[11/06 17:18:14    108s] (I)      ============= Track Assignment ============
[11/06 17:18:14    108s] (I)      Started Track Assignment (1T) ( Curr Mem: 2702.00 MB )
[11/06 17:18:14    108s] (I)      Initialize Track Assignment ( max pin layer : 11 )
[11/06 17:18:14    108s] (I)      Run Multi-thread track assignment
[11/06 17:18:14    108s] (I)      Finished Track Assignment (1T) ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2702.00 MB )
[11/06 17:18:14    108s] (I)      Started Export ( Curr Mem: 2702.00 MB )
[11/06 17:18:14    108s] [NR-eGR]                  Length (um)   Vias 
[11/06 17:18:14    108s] [NR-eGR] ------------------------------------
[11/06 17:18:14    108s] [NR-eGR]  Metal1   (1H)             0   4577 
[11/06 17:18:14    108s] [NR-eGR]  Metal2   (2V)          6068   6319 
[11/06 17:18:14    108s] [NR-eGR]  Metal3   (3H)          6722    632 
[11/06 17:18:14    108s] [NR-eGR]  Metal4   (4V)          1882    261 
[11/06 17:18:14    108s] [NR-eGR]  Metal5   (5H)          1031     12 
[11/06 17:18:14    108s] [NR-eGR]  Metal6   (6V)            53      2 
[11/06 17:18:14    108s] [NR-eGR]  Metal7   (7H)             2      0 
[11/06 17:18:14    108s] [NR-eGR]  Metal8   (8V)             0      0 
[11/06 17:18:14    108s] [NR-eGR]  Metal9   (9H)             0      0 
[11/06 17:18:14    108s] [NR-eGR]  Metal10  (10V)            0      0 
[11/06 17:18:14    108s] [NR-eGR]  Metal11  (11H)            0      0 
[11/06 17:18:14    108s] [NR-eGR] ------------------------------------
[11/06 17:18:14    108s] [NR-eGR]           Total        15757  11803 
[11/06 17:18:14    108s] [NR-eGR] --------------------------------------------------------------------------
[11/06 17:18:14    108s] [NR-eGR] Total half perimeter of net bounding box: 12535um
[11/06 17:18:14    108s] [NR-eGR] Total length: 15757um, number of vias: 11803
[11/06 17:18:14    108s] [NR-eGR] --------------------------------------------------------------------------
[11/06 17:18:14    108s] [NR-eGR] Total eGR-routed clock nets wire length: 614um, number of vias: 521
[11/06 17:18:14    108s] [NR-eGR] --------------------------------------------------------------------------
[11/06 17:18:14    108s] (I)      Finished Export ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2702.00 MB )
[11/06 17:18:14    108s] [NR-eGR] Finished Early Global Route kernel ( CPU: 0.06 sec, Real: 0.07 sec, Curr Mem: 2702.00 MB )
[11/06 17:18:14    108s] (I)      ====================================== Runtime Summary ======================================
[11/06 17:18:14    108s] (I)       Step                                          %       Start      Finish      Real       CPU 
[11/06 17:18:14    108s] (I)      ---------------------------------------------------------------------------------------------
[11/06 17:18:14    108s] (I)       Early Global Route kernel               100.00%  240.72 sec  240.78 sec  0.07 sec  0.06 sec 
[11/06 17:18:14    108s] (I)       +-Import and model                       18.32%  240.72 sec  240.73 sec  0.01 sec  0.01 sec 
[11/06 17:18:14    108s] (I)       | +-Create place DB                       5.05%  240.72 sec  240.72 sec  0.00 sec  0.00 sec 
[11/06 17:18:14    108s] (I)       | | +-Import place data                   4.97%  240.72 sec  240.72 sec  0.00 sec  0.00 sec 
[11/06 17:18:14    108s] (I)       | | | +-Read instances and placement      1.59%  240.72 sec  240.72 sec  0.00 sec  0.00 sec 
[11/06 17:18:14    108s] (I)       | | | +-Read nets                         3.18%  240.72 sec  240.72 sec  0.00 sec  0.00 sec 
[11/06 17:18:14    108s] (I)       | +-Create route DB                       8.74%  240.72 sec  240.73 sec  0.01 sec  0.01 sec 
[11/06 17:18:14    108s] (I)       | | +-Import route data (1T)              8.37%  240.72 sec  240.73 sec  0.01 sec  0.01 sec 
[11/06 17:18:14    108s] (I)       | | | +-Read blockages ( Layer 2-11 )     1.18%  240.72 sec  240.73 sec  0.00 sec  0.00 sec 
[11/06 17:18:14    108s] (I)       | | | | +-Read routing blockages          0.01%  240.72 sec  240.72 sec  0.00 sec  0.00 sec 
[11/06 17:18:14    108s] (I)       | | | | +-Read instance blockages         0.39%  240.72 sec  240.72 sec  0.00 sec  0.00 sec 
[11/06 17:18:14    108s] (I)       | | | | +-Read PG blockages               0.07%  240.72 sec  240.72 sec  0.00 sec  0.00 sec 
[11/06 17:18:14    108s] (I)       | | | | +-Read clock blockages            0.03%  240.72 sec  240.72 sec  0.00 sec  0.00 sec 
[11/06 17:18:14    108s] (I)       | | | | +-Read other blockages            0.02%  240.73 sec  240.73 sec  0.00 sec  0.00 sec 
[11/06 17:18:14    108s] (I)       | | | | +-Read halo blockages             0.02%  240.73 sec  240.73 sec  0.00 sec  0.00 sec 
[11/06 17:18:14    108s] (I)       | | | | +-Read boundary cut boxes         0.01%  240.73 sec  240.73 sec  0.00 sec  0.00 sec 
[11/06 17:18:14    108s] (I)       | | | +-Read blackboxes                   0.02%  240.73 sec  240.73 sec  0.00 sec  0.00 sec 
[11/06 17:18:14    108s] (I)       | | | +-Read prerouted                    0.11%  240.73 sec  240.73 sec  0.00 sec  0.00 sec 
[11/06 17:18:14    108s] (I)       | | | +-Read unlegalized nets             0.11%  240.73 sec  240.73 sec  0.00 sec  0.00 sec 
[11/06 17:18:14    108s] (I)       | | | +-Read nets                         0.74%  240.73 sec  240.73 sec  0.00 sec  0.00 sec 
[11/06 17:18:14    108s] (I)       | | | +-Set up via pillars                0.02%  240.73 sec  240.73 sec  0.00 sec  0.00 sec 
[11/06 17:18:14    108s] (I)       | | | +-Initialize 3D grid graph          0.09%  240.73 sec  240.73 sec  0.00 sec  0.00 sec 
[11/06 17:18:14    108s] (I)       | | | +-Model blockage capacity           2.67%  240.73 sec  240.73 sec  0.00 sec  0.00 sec 
[11/06 17:18:14    108s] (I)       | | | | +-Initialize 3D capacity          2.43%  240.73 sec  240.73 sec  0.00 sec  0.00 sec 
[11/06 17:18:14    108s] (I)       | +-Read aux data                         0.01%  240.73 sec  240.73 sec  0.00 sec  0.00 sec 
[11/06 17:18:14    108s] (I)       | +-Others data preparation               0.17%  240.73 sec  240.73 sec  0.00 sec  0.00 sec 
[11/06 17:18:14    108s] (I)       | +-Create route kernel                   3.78%  240.73 sec  240.73 sec  0.00 sec  0.00 sec 
[11/06 17:18:14    108s] (I)       +-Global Routing                         33.99%  240.73 sec  240.75 sec  0.02 sec  0.02 sec 
[11/06 17:18:14    108s] (I)       | +-Initialization                        1.13%  240.73 sec  240.73 sec  0.00 sec  0.00 sec 
[11/06 17:18:14    108s] (I)       | +-Net group 1                          30.68%  240.73 sec  240.75 sec  0.02 sec  0.02 sec 
[11/06 17:18:14    108s] (I)       | | +-Generate topology                   2.03%  240.73 sec  240.73 sec  0.00 sec  0.00 sec 
[11/06 17:18:14    108s] (I)       | | +-Phase 1a                            5.33%  240.73 sec  240.74 sec  0.00 sec  0.00 sec 
[11/06 17:18:14    108s] (I)       | | | +-Pattern routing (1T)              4.29%  240.73 sec  240.74 sec  0.00 sec  0.00 sec 
[11/06 17:18:14    108s] (I)       | | | +-Add via demand to 2D              0.65%  240.74 sec  240.74 sec  0.00 sec  0.00 sec 
[11/06 17:18:14    108s] (I)       | | +-Phase 1b                            0.11%  240.74 sec  240.74 sec  0.00 sec  0.00 sec 
[11/06 17:18:14    108s] (I)       | | +-Phase 1c                            0.03%  240.74 sec  240.74 sec  0.00 sec  0.00 sec 
[11/06 17:18:14    108s] (I)       | | +-Phase 1d                            0.03%  240.74 sec  240.74 sec  0.00 sec  0.00 sec 
[11/06 17:18:14    108s] (I)       | | +-Phase 1e                            0.51%  240.74 sec  240.74 sec  0.00 sec  0.00 sec 
[11/06 17:18:14    108s] (I)       | | | +-Route legalization                0.34%  240.74 sec  240.74 sec  0.00 sec  0.00 sec 
[11/06 17:18:14    108s] (I)       | | | | +-Legalize Blockage Violations    0.25%  240.74 sec  240.74 sec  0.00 sec  0.00 sec 
[11/06 17:18:14    108s] (I)       | | +-Phase 1l                           20.72%  240.74 sec  240.75 sec  0.01 sec  0.01 sec 
[11/06 17:18:14    108s] (I)       | | | +-Layer assignment (1T)            20.19%  240.74 sec  240.75 sec  0.01 sec  0.01 sec 
[11/06 17:18:14    108s] (I)       | +-Clean cong LA                         0.02%  240.75 sec  240.75 sec  0.00 sec  0.00 sec 
[11/06 17:18:14    108s] (I)       +-Export 3D cong map                      1.15%  240.75 sec  240.75 sec  0.00 sec  0.00 sec 
[11/06 17:18:14    108s] (I)       | +-Export 2D cong map                    0.16%  240.75 sec  240.75 sec  0.00 sec  0.00 sec 
[11/06 17:18:14    108s] (I)       +-Extract Global 3D Wires                 0.44%  240.75 sec  240.75 sec  0.00 sec  0.00 sec 
[11/06 17:18:14    108s] (I)       +-Track Assignment (1T)                  21.75%  240.75 sec  240.77 sec  0.01 sec  0.01 sec 
[11/06 17:18:14    108s] (I)       | +-Initialization                        0.13%  240.75 sec  240.75 sec  0.00 sec  0.00 sec 
[11/06 17:18:14    108s] (I)       | +-Track Assignment Kernel              20.88%  240.76 sec  240.77 sec  0.01 sec  0.01 sec 
[11/06 17:18:14    108s] (I)       | +-Free Memory                           0.01%  240.77 sec  240.77 sec  0.00 sec  0.00 sec 
[11/06 17:18:14    108s] (I)       +-Export                                 16.79%  240.77 sec  240.78 sec  0.01 sec  0.01 sec 
[11/06 17:18:14    108s] (I)       | +-Export DB wires                       8.93%  240.77 sec  240.77 sec  0.01 sec  0.01 sec 
[11/06 17:18:14    108s] (I)       | | +-Export all nets                     6.96%  240.77 sec  240.77 sec  0.00 sec  0.00 sec 
[11/06 17:18:14    108s] (I)       | | +-Set wire vias                       1.35%  240.77 sec  240.77 sec  0.00 sec  0.00 sec 
[11/06 17:18:14    108s] (I)       | +-Report wirelength                     4.18%  240.78 sec  240.78 sec  0.00 sec  0.00 sec 
[11/06 17:18:14    108s] (I)       | +-Update net boxes                      3.29%  240.78 sec  240.78 sec  0.00 sec  0.00 sec 
[11/06 17:18:14    108s] (I)       | +-Update timing                         0.01%  240.78 sec  240.78 sec  0.00 sec  0.00 sec 
[11/06 17:18:14    108s] (I)       +-Postprocess design                      0.01%  240.78 sec  240.78 sec  0.00 sec  0.00 sec 
[11/06 17:18:14    108s] (I)      ===================== Summary by functions =====================
[11/06 17:18:14    108s] (I)       Lv  Step                                 %      Real       CPU 
[11/06 17:18:14    108s] (I)      ----------------------------------------------------------------
[11/06 17:18:14    108s] (I)        0  Early Global Route kernel      100.00%  0.07 sec  0.06 sec 
[11/06 17:18:14    108s] (I)        1  Global Routing                  33.99%  0.02 sec  0.02 sec 
[11/06 17:18:14    108s] (I)        1  Track Assignment (1T)           21.75%  0.01 sec  0.01 sec 
[11/06 17:18:14    108s] (I)        1  Import and model                18.32%  0.01 sec  0.01 sec 
[11/06 17:18:14    108s] (I)        1  Export                          16.79%  0.01 sec  0.01 sec 
[11/06 17:18:14    108s] (I)        1  Export 3D cong map               1.15%  0.00 sec  0.00 sec 
[11/06 17:18:14    108s] (I)        1  Extract Global 3D Wires          0.44%  0.00 sec  0.00 sec 
[11/06 17:18:14    108s] (I)        1  Postprocess design               0.01%  0.00 sec  0.00 sec 
[11/06 17:18:14    108s] (I)        2  Net group 1                     30.68%  0.02 sec  0.02 sec 
[11/06 17:18:14    108s] (I)        2  Track Assignment Kernel         20.88%  0.01 sec  0.01 sec 
[11/06 17:18:14    108s] (I)        2  Export DB wires                  8.93%  0.01 sec  0.01 sec 
[11/06 17:18:14    108s] (I)        2  Create route DB                  8.74%  0.01 sec  0.01 sec 
[11/06 17:18:14    108s] (I)        2  Create place DB                  5.05%  0.00 sec  0.00 sec 
[11/06 17:18:14    108s] (I)        2  Report wirelength                4.18%  0.00 sec  0.00 sec 
[11/06 17:18:14    108s] (I)        2  Create route kernel              3.78%  0.00 sec  0.00 sec 
[11/06 17:18:14    108s] (I)        2  Update net boxes                 3.29%  0.00 sec  0.00 sec 
[11/06 17:18:14    108s] (I)        2  Initialization                   1.26%  0.00 sec  0.00 sec 
[11/06 17:18:14    108s] (I)        2  Others data preparation          0.17%  0.00 sec  0.00 sec 
[11/06 17:18:14    108s] (I)        2  Export 2D cong map               0.16%  0.00 sec  0.00 sec 
[11/06 17:18:14    108s] (I)        2  Clean cong LA                    0.02%  0.00 sec  0.00 sec 
[11/06 17:18:14    108s] (I)        2  Free Memory                      0.01%  0.00 sec  0.00 sec 
[11/06 17:18:14    108s] (I)        2  Update timing                    0.01%  0.00 sec  0.00 sec 
[11/06 17:18:14    108s] (I)        2  Read aux data                    0.01%  0.00 sec  0.00 sec 
[11/06 17:18:14    108s] (I)        3  Phase 1l                        20.72%  0.01 sec  0.01 sec 
[11/06 17:18:14    108s] (I)        3  Import route data (1T)           8.37%  0.01 sec  0.01 sec 
[11/06 17:18:14    108s] (I)        3  Export all nets                  6.96%  0.00 sec  0.00 sec 
[11/06 17:18:14    108s] (I)        3  Phase 1a                         5.33%  0.00 sec  0.00 sec 
[11/06 17:18:14    108s] (I)        3  Import place data                4.97%  0.00 sec  0.00 sec 
[11/06 17:18:14    108s] (I)        3  Generate topology                2.03%  0.00 sec  0.00 sec 
[11/06 17:18:14    108s] (I)        3  Set wire vias                    1.35%  0.00 sec  0.00 sec 
[11/06 17:18:14    108s] (I)        3  Phase 1e                         0.51%  0.00 sec  0.00 sec 
[11/06 17:18:14    108s] (I)        3  Phase 1b                         0.11%  0.00 sec  0.00 sec 
[11/06 17:18:14    108s] (I)        3  Phase 1c                         0.03%  0.00 sec  0.00 sec 
[11/06 17:18:14    108s] (I)        3  Phase 1d                         0.03%  0.00 sec  0.00 sec 
[11/06 17:18:14    108s] (I)        4  Layer assignment (1T)           20.19%  0.01 sec  0.01 sec 
[11/06 17:18:14    108s] (I)        4  Pattern routing (1T)             4.29%  0.00 sec  0.00 sec 
[11/06 17:18:14    108s] (I)        4  Read nets                        3.92%  0.00 sec  0.00 sec 
[11/06 17:18:14    108s] (I)        4  Model blockage capacity          2.67%  0.00 sec  0.00 sec 
[11/06 17:18:14    108s] (I)        4  Read instances and placement     1.59%  0.00 sec  0.00 sec 
[11/06 17:18:14    108s] (I)        4  Read blockages ( Layer 2-11 )    1.18%  0.00 sec  0.00 sec 
[11/06 17:18:14    108s] (I)        4  Add via demand to 2D             0.65%  0.00 sec  0.00 sec 
[11/06 17:18:14    108s] (I)        4  Route legalization               0.34%  0.00 sec  0.00 sec 
[11/06 17:18:14    108s] (I)        4  Read unlegalized nets            0.11%  0.00 sec  0.00 sec 
[11/06 17:18:14    108s] (I)        4  Read prerouted                   0.11%  0.00 sec  0.00 sec 
[11/06 17:18:14    108s] (I)        4  Initialize 3D grid graph         0.09%  0.00 sec  0.00 sec 
[11/06 17:18:14    108s] (I)        4  Read blackboxes                  0.02%  0.00 sec  0.00 sec 
[11/06 17:18:14    108s] (I)        4  Set up via pillars               0.02%  0.00 sec  0.00 sec 
[11/06 17:18:14    108s] (I)        5  Initialize 3D capacity           2.43%  0.00 sec  0.00 sec 
[11/06 17:18:14    108s] (I)        5  Read instance blockages          0.39%  0.00 sec  0.00 sec 
[11/06 17:18:14    108s] (I)        5  Legalize Blockage Violations     0.25%  0.00 sec  0.00 sec 
[11/06 17:18:14    108s] (I)        5  Read PG blockages                0.07%  0.00 sec  0.00 sec 
[11/06 17:18:14    108s] (I)        5  Read clock blockages             0.03%  0.00 sec  0.00 sec 
[11/06 17:18:14    108s] (I)        5  Read other blockages             0.02%  0.00 sec  0.00 sec 
[11/06 17:18:14    108s] (I)        5  Read halo blockages              0.02%  0.00 sec  0.00 sec 
[11/06 17:18:14    108s] (I)        5  Read routing blockages           0.01%  0.00 sec  0.00 sec 
[11/06 17:18:14    108s] (I)        5  Read boundary cut boxes          0.01%  0.00 sec  0.00 sec 
[11/06 17:18:14    108s] Leaving CCOpt scope - optDesignGlobalRouteStep done. (took cpu=0:00:00.1 real=0:00:00.1)
[11/06 17:18:14    108s] Legalization setup...
[11/06 17:18:14    108s] Using cell based legalization.
[11/06 17:18:14    108s] Initializing placement interface...
[11/06 17:18:14    108s]   Use check_library -place or consult logv if problems occur.
[11/06 17:18:14    108s]   Leaving CCOpt scope - Initializing placement interface...
[11/06 17:18:14    108s] OPERPROF: Starting DPlace-Init at level 1, MEM:2702.0M, EPOCH TIME: 1762467494.908906
[11/06 17:18:14    108s] Processing tracks to init pin-track alignment.
[11/06 17:18:14    108s] z: 2, totalTracks: 1
[11/06 17:18:14    108s] z: 4, totalTracks: 1
[11/06 17:18:14    108s] z: 6, totalTracks: 1
[11/06 17:18:14    108s] z: 8, totalTracks: 1
[11/06 17:18:14    108s] #spOpts: hrOri=1 hrSnap=1 rpCkHalo=4 
[11/06 17:18:14    108s] All LLGs are deleted
[11/06 17:18:14    108s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/06 17:18:14    108s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/06 17:18:14    108s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2702.0M, EPOCH TIME: 1762467494.913332
[11/06 17:18:14    108s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2702.0M, EPOCH TIME: 1762467494.913469
[11/06 17:18:14    108s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2702.0M, EPOCH TIME: 1762467494.913723
[11/06 17:18:14    108s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/06 17:18:14    108s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/06 17:18:14    108s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:2702.0M, EPOCH TIME: 1762467494.914770
[11/06 17:18:14    108s] Max number of tech site patterns supported in site array is 256.
[11/06 17:18:14    108s] Core basic site is CoreSite
[11/06 17:18:14    108s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:2702.0M, EPOCH TIME: 1762467494.938291
[11/06 17:18:14    108s] After signature check, allow fast init is false, keep pre-filter is true.
[11/06 17:18:14    108s] After signature check and other controls, allow fast init is false, keep pre-filter is true.
[11/06 17:18:14    108s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.000, REAL:0.000, MEM:2702.0M, EPOCH TIME: 1762467494.938587
[11/06 17:18:14    108s] SiteArray: non-trimmed site array dimensions = 40 x 377
[11/06 17:18:14    108s] SiteArray: use 102,400 bytes
[11/06 17:18:14    108s] SiteArray: current memory after site array memory allocation 2702.0M
[11/06 17:18:14    108s] SiteArray: FP blocked sites are writable
[11/06 17:18:14    108s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[11/06 17:18:14    108s] OPERPROF:       Starting RoutingBlockageFromWireViaStBox at level 4, MEM:2702.0M, EPOCH TIME: 1762467494.939284
[11/06 17:18:14    108s] OPERPROF:       Finished RoutingBlockageFromWireViaStBox at level 4, CPU:0.000, REAL:0.000, MEM:2702.0M, EPOCH TIME: 1762467494.939357
[11/06 17:18:14    108s] SiteArray: number of non floorplan blocked sites for llg default is 15080
[11/06 17:18:14    108s] Atter site array init, number of instance map data is 0.
[11/06 17:18:14    108s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.025, REAL:0.025, MEM:2702.0M, EPOCH TIME: 1762467494.939760
[11/06 17:18:14    108s] 
[11/06 17:18:14    108s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[11/06 17:18:14    108s] OPERPROF:     Starting CMU at level 3, MEM:2702.0M, EPOCH TIME: 1762467494.940087
[11/06 17:18:14    108s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:2702.0M, EPOCH TIME: 1762467494.940452
[11/06 17:18:14    108s] 
[11/06 17:18:14    108s] Bad Lib Cell Checking (CMU) is done! (0)
[11/06 17:18:14    108s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.027, REAL:0.027, MEM:2702.0M, EPOCH TIME: 1762467494.940795
[11/06 17:18:14    108s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2702.0M, EPOCH TIME: 1762467494.940854
[11/06 17:18:14    108s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2702.0M, EPOCH TIME: 1762467494.941158
[11/06 17:18:14    108s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2702.0MB).
[11/06 17:18:14    108s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.033, REAL:0.033, MEM:2702.0M, EPOCH TIME: 1762467494.941897
[11/06 17:18:14    108s]   Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
[11/06 17:18:14    108s] Initializing placement interface done.
[11/06 17:18:14    108s] Leaving CCOpt scope - Cleaning up placement interface...
[11/06 17:18:14    108s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:2702.0M, EPOCH TIME: 1762467494.942113
[11/06 17:18:14    108s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/06 17:18:14    108s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/06 17:18:14    108s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/06 17:18:14    108s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/06 17:18:14    108s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.004, REAL:0.004, MEM:2702.0M, EPOCH TIME: 1762467494.946571
[11/06 17:18:14    108s] Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
[11/06 17:18:14    108s] Leaving CCOpt scope - Initializing placement interface...
[11/06 17:18:14    108s] OPERPROF: Starting DPlace-Init at level 1, MEM:2702.0M, EPOCH TIME: 1762467494.959103
[11/06 17:18:14    108s] Processing tracks to init pin-track alignment.
[11/06 17:18:14    108s] z: 2, totalTracks: 1
[11/06 17:18:14    108s] z: 4, totalTracks: 1
[11/06 17:18:14    108s] z: 6, totalTracks: 1
[11/06 17:18:14    108s] z: 8, totalTracks: 1
[11/06 17:18:14    108s] #spOpts: hrOri=1 hrSnap=1 rpCkHalo=4 
[11/06 17:18:14    108s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2702.0M, EPOCH TIME: 1762467494.961759
[11/06 17:18:14    108s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/06 17:18:14    108s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/06 17:18:14    108s] 
[11/06 17:18:14    108s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[11/06 17:18:14    108s] OPERPROF:     Starting CMU at level 3, MEM:2702.0M, EPOCH TIME: 1762467494.987494
[11/06 17:18:14    108s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:2702.0M, EPOCH TIME: 1762467494.987840
[11/06 17:18:14    108s] 
[11/06 17:18:14    108s] Bad Lib Cell Checking (CMU) is done! (0)
[11/06 17:18:14    108s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.026, REAL:0.026, MEM:2702.0M, EPOCH TIME: 1762467494.988057
[11/06 17:18:14    108s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2702.0M, EPOCH TIME: 1762467494.988096
[11/06 17:18:14    108s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2702.0M, EPOCH TIME: 1762467494.988363
[11/06 17:18:14    108s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2702.0MB).
[11/06 17:18:14    108s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.029, REAL:0.029, MEM:2702.0M, EPOCH TIME: 1762467494.988597
[11/06 17:18:14    108s] Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
[11/06 17:18:14    108s] (I)      Default pattern map key = mult_unsigned_default.
[11/06 17:18:14    108s] (I)      Load db... (mem=2702.0M)
[11/06 17:18:14    108s] (I)      Read data from FE... (mem=2702.0M)
[11/06 17:18:14    108s] (I)      Number of ignored instance 0
[11/06 17:18:14    108s] (I)      Number of inbound cells 0
[11/06 17:18:14    108s] (I)      Number of opened ILM blockages 0
[11/06 17:18:14    108s] (I)      Number of instances temporarily fixed by detailed placement 0
[11/06 17:18:14    108s] (I)      numMoveCells=1177, numMacros=0  numPads=81  numMultiRowHeightInsts=0
[11/06 17:18:14    108s] (I)      cell height: 3420, count: 1177
[11/06 17:18:14    108s] (I)      Read rows... (mem=2702.0M)
[11/06 17:18:14    108s] (I)      Done Read rows (cpu=0.000s, mem=2702.0M)
[11/06 17:18:14    108s] (I)      Done Read data from FE (cpu=0.001s, mem=2702.0M)
[11/06 17:18:14    108s] (I)      Done Load db (cpu=0.001s, mem=2702.0M)
[11/06 17:18:14    108s] (I)      Constructing placeable region... (mem=2702.0M)
[11/06 17:18:14    108s] (I)      Constructing bin map
[11/06 17:18:14    108s] (I)      Initialize bin information with width=34200 height=34200
[11/06 17:18:14    108s] (I)      Done constructing bin map
[11/06 17:18:14    108s] (I)      Compute region effective width... (mem=2702.0M)
[11/06 17:18:14    108s] (I)      Done Compute region effective width (cpu=0.000s, mem=2702.0M)
[11/06 17:18:14    108s] (I)      Done Constructing placeable region (cpu=0.000s, mem=2702.0M)
[11/06 17:18:14    108s] Legalization setup done. (took cpu=0:00:00.1 real=0:00:00.1)
[11/06 17:18:14    108s] Validating CTS configuration...
[11/06 17:18:14    108s] Checking module port directions...
[11/06 17:18:14    108s] Checking module port directions done. (took cpu=0:00:00.0 real=0:00:00.0)
[11/06 17:18:15    108s] Non-default CCOpt properties:
[11/06 17:18:15    108s]   Public non-default CCOpt properties:
[11/06 17:18:15    108s]     cts_merge_clock_gates is set for at least one object
[11/06 17:18:15    108s]     cts_merge_clock_logic is set for at least one object
[11/06 17:18:15    108s]     route_type is set for at least one object
[11/06 17:18:15    108s]     target_max_trans is set for at least one object
[11/06 17:18:15    108s]     target_skew is set for at least one object
[11/06 17:18:15    108s]   No private non-default CCOpt properties
[11/06 17:18:15    108s] Route type trimming info:
[11/06 17:18:15    108s]   No route type modifications were made.
[11/06 17:18:15    108s] 
[11/06 17:18:15    108s] Trim Metal Layers:
[11/06 17:18:15    108s] LayerId::1 widthSet size::1
[11/06 17:18:15    108s] LayerId::2 widthSet size::1
[11/06 17:18:15    108s] LayerId::3 widthSet size::1
[11/06 17:18:15    108s] LayerId::4 widthSet size::1
[11/06 17:18:15    108s] LayerId::5 widthSet size::1
[11/06 17:18:15    108s] LayerId::6 widthSet size::1
[11/06 17:18:15    108s] LayerId::7 widthSet size::1
[11/06 17:18:15    108s] LayerId::8 widthSet size::1
[11/06 17:18:15    108s] LayerId::9 widthSet size::1
[11/06 17:18:15    108s] LayerId::10 widthSet size::1
[11/06 17:18:15    108s] LayerId::11 widthSet size::1
[11/06 17:18:15    108s] Updating RC grid for preRoute extraction ...
[11/06 17:18:15    108s] eee: pegSigSF::1.070000
[11/06 17:18:15    108s] Initializing multi-corner resistance tables ...
[11/06 17:18:15    108s] eee: l::1 avDens::0.109233 usedTrk::245.773654 availTrk::2250.000000 sigTrk::245.773654
[11/06 17:18:15    108s] eee: l::2 avDens::0.177403 usedTrk::379.198623 availTrk::2137.500000 sigTrk::379.198623
[11/06 17:18:15    108s] eee: l::3 avDens::0.177172 usedTrk::398.636842 availTrk::2250.000000 sigTrk::398.636842
[11/06 17:18:15    108s] eee: l::4 avDens::0.082198 usedTrk::112.446285 availTrk::1368.000000 sigTrk::112.446285
[11/06 17:18:15    108s] eee: l::5 avDens::0.047839 usedTrk::60.277485 availTrk::1260.000000 sigTrk::60.277485
[11/06 17:18:15    108s] eee: l::6 avDens::0.006024 usedTrk::3.090351 availTrk::513.000000 sigTrk::3.090351
[11/06 17:18:15    108s] eee: l::7 avDens::0.000780 usedTrk::0.140351 availTrk::180.000000 sigTrk::0.140351
[11/06 17:18:15    108s] eee: l::8 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[11/06 17:18:15    108s] eee: l::9 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[11/06 17:18:15    108s] eee: l::10 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[11/06 17:18:15    108s] eee: l::11 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[11/06 17:18:15    108s] {RT rc_best 0 11 11 {8 0} {10 0} 2}
[11/06 17:18:15    108s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.210236 uaWl=1.000000 uaWlH=0.188321 aWlH=0.000000 lMod=0 pMax=0.814200 pMod=83 wcR=0.772700 newSi=0.001600 wHLS=1.931750 siPrev=0 viaL=0.000000 crit=0.000000 shortMod=0.000000 fMod=0.000000 
[11/06 17:18:15    108s] End AAE Lib Interpolated Model. (MEM=2702 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/06 17:18:15    108s] Accumulated time to calculate placeable region: 8e-05
[11/06 17:18:15    108s] Accumulated time to calculate placeable region: 9.6e-05
[11/06 17:18:15    108s] Accumulated time to calculate placeable region: 0.00012
[11/06 17:18:15    108s] Accumulated time to calculate placeable region: 0.000132
[11/06 17:18:15    108s] Accumulated time to calculate placeable region: 0.000143
[11/06 17:18:15    108s] (I)      Return empty region as tech site is not initialized
[11/06 17:18:15    108s] Accumulated time to calculate placeable region: 0.000159
[11/06 17:18:15    108s] (I)      Initializing Steiner engine. 
[11/06 17:18:15    108s] (I)      ==================== Layers =====================
[11/06 17:18:15    108s] (I)      +-----+----+---------+---------+--------+-------+
[11/06 17:18:15    108s] (I)      | DB# | ID |    Name |    Type | #Masks | Extra |
[11/06 17:18:15    108s] (I)      +-----+----+---------+---------+--------+-------+
[11/06 17:18:15    108s] (I)      |  33 |  0 |    Cont |     cut |      1 |       |
[11/06 17:18:15    108s] (I)      |   1 |  1 |  Metal1 |    wire |      1 |       |
[11/06 17:18:15    108s] (I)      |  34 |  1 |    Via1 |     cut |      1 |       |
[11/06 17:18:15    108s] (I)      |   2 |  2 |  Metal2 |    wire |      1 |       |
[11/06 17:18:15    108s] (I)      |  35 |  2 |    Via2 |     cut |      1 |       |
[11/06 17:18:15    108s] (I)      |   3 |  3 |  Metal3 |    wire |      1 |       |
[11/06 17:18:15    108s] (I)      |  36 |  3 |    Via3 |     cut |      1 |       |
[11/06 17:18:15    108s] (I)      |   4 |  4 |  Metal4 |    wire |      1 |       |
[11/06 17:18:15    108s] (I)      |  37 |  4 |    Via4 |     cut |      1 |       |
[11/06 17:18:15    108s] (I)      |   5 |  5 |  Metal5 |    wire |      1 |       |
[11/06 17:18:15    108s] (I)      |  38 |  5 |    Via5 |     cut |      1 |       |
[11/06 17:18:15    108s] (I)      |   6 |  6 |  Metal6 |    wire |      1 |       |
[11/06 17:18:15    108s] (I)      |  39 |  6 |    Via6 |     cut |      1 |       |
[11/06 17:18:15    108s] (I)      |   7 |  7 |  Metal7 |    wire |      1 |       |
[11/06 17:18:15    108s] (I)      |  40 |  7 |    Via7 |     cut |      1 |       |
[11/06 17:18:15    108s] (I)      |   8 |  8 |  Metal8 |    wire |      1 |       |
[11/06 17:18:15    108s] (I)      |  41 |  8 |    Via8 |     cut |      1 |       |
[11/06 17:18:15    108s] (I)      |   9 |  9 |  Metal9 |    wire |      1 |       |
[11/06 17:18:15    108s] (I)      |  42 |  9 |    Via9 |     cut |      1 |       |
[11/06 17:18:15    108s] (I)      |  10 | 10 | Metal10 |    wire |      1 |       |
[11/06 17:18:15    108s] (I)      |  43 | 10 |   Via10 |     cut |      1 |       |
[11/06 17:18:15    108s] (I)      |  11 | 11 | Metal11 |    wire |      1 |       |
[11/06 17:18:15    108s] (I)      +-----+----+---------+---------+--------+-------+
[11/06 17:18:15    108s] (I)      |  64 | 64 | OVERLAP | overlap |        |       |
[11/06 17:18:15    108s] (I)      |  65 | 65 | PWdummy |   other |        |    MS |
[11/06 17:18:15    108s] (I)      |  66 | 66 |   Nwell |   other |        |    MS |
[11/06 17:18:15    108s] (I)      |  67 | 67 |   Oxide |   other |        |    MS |
[11/06 17:18:15    108s] (I)      |  68 | 68 |    Nhvt | implant |        |       |
[11/06 17:18:15    108s] (I)      |  69 | 69 |    Nimp | implant |        |       |
[11/06 17:18:15    108s] (I)      |  70 | 70 |    Phvt | implant |        |       |
[11/06 17:18:15    108s] (I)      |  71 | 71 |    Pimp | implant |        |       |
[11/06 17:18:15    108s] (I)      |  72 | 72 |    Nzvt | implant |        |       |
[11/06 17:18:15    108s] (I)      |  73 | 73 |    Nlvt | implant |        |       |
[11/06 17:18:15    108s] (I)      |  74 | 74 |    Plvt | implant |        |       |
[11/06 17:18:15    108s] (I)      |  75 | 75 |  SiProt | implant |        |       |
[11/06 17:18:15    108s] (I)      |   0 |  0 |    Poly |   other |        |    MS |
[11/06 17:18:15    108s] (I)      |  44 | 44 | Bondpad |   other |        |       |
[11/06 17:18:15    108s] (I)      +-----+----+---------+---------+--------+-------+
[11/06 17:18:15    108s] **WARN: (IMPEXT-2882):	Unable to find the resistance for via 'M4_M3_VH' in Cap table or LEF or OA files. The default value of 4.0 ohms is being assigned. To avoid this, check the Cap table and LEF and OA files, provide the resistance and read the files again.
[11/06 17:18:15    108s] Library trimming buffers in power domain auto-default and half-corner max_delay:setup.late removed 2 of 5 cells
[11/06 17:18:15    108s] Original list had 5 cells:
[11/06 17:18:15    108s] CLKBUFX4 BUFX4 CLKBUFX3 BUFX3 CLKBUFX2 
[11/06 17:18:15    108s] New trimmed list has 3 cells:
[11/06 17:18:15    108s] CLKBUFX4 CLKBUFX3 CLKBUFX2 
[11/06 17:18:15    108s] Accumulated time to calculate placeable region: 0.000175
[11/06 17:18:15    108s] Accumulated time to calculate placeable region: 0.000188
[11/06 17:18:15    108s] Accumulated time to calculate placeable region: 0.000199
[11/06 17:18:15    108s] Accumulated time to calculate placeable region: 0.000209
[11/06 17:18:15    108s] Accumulated time to calculate placeable region: 0.00022
[11/06 17:18:15    108s] Accumulated time to calculate placeable region: 0.00023
[11/06 17:18:15    108s] Accumulated time to calculate placeable region: 0.00024
[11/06 17:18:15    108s] Library trimming inverters in power domain auto-default and half-corner max_delay:setup.late removed 3 of 7 cells
[11/06 17:18:15    108s] Original list had 7 cells:
[11/06 17:18:15    108s] INVX3 CLKINVX3 INVX2 CLKINVX2 INVX1 CLKINVX1 INVXL 
[11/06 17:18:15    108s] New trimmed list has 4 cells:
[11/06 17:18:15    108s] INVX3 INVX2 INVX1 INVXL 
[11/06 17:18:15    108s] Accumulated time to calculate placeable region: 0.000297
[11/06 17:18:15    108s] Accumulated time to calculate placeable region: 0.000311
[11/06 17:18:15    108s] Accumulated time to calculate placeable region: 0.000324
[11/06 17:18:15    108s] Accumulated time to calculate placeable region: 0.000336
[11/06 17:18:15    108s] Accumulated time to calculate placeable region: 0.000348
[11/06 17:18:15    108s] Accumulated time to calculate placeable region: 0.000369
[11/06 17:18:15    108s] Accumulated time to calculate placeable region: 0.000381
[11/06 17:18:15    108s] Accumulated time to calculate placeable region: 0.000392
[11/06 17:18:15    108s] Accumulated time to calculate placeable region: 0.000406
[11/06 17:18:15    108s] Accumulated time to calculate placeable region: 0.000418
[11/06 17:18:15    108s] Accumulated time to calculate placeable region: 0.000431
[11/06 17:18:15    108s] Accumulated time to calculate placeable region: 0.000443
[11/06 17:18:15    108s] Accumulated time to calculate placeable region: 0.000455
[11/06 17:18:15    108s] Accumulated time to calculate placeable region: 0.000467
[11/06 17:18:15    108s] Accumulated time to calculate placeable region: 0.000478
[11/06 17:18:15    108s] Accumulated time to calculate placeable region: 0.000489
[11/06 17:18:16    109s] Clock tree balancer configuration for clock_tree clk:
[11/06 17:18:16    109s] Non-default CCOpt properties:
[11/06 17:18:16    109s]   Public non-default CCOpt properties:
[11/06 17:18:16    109s]     cts_merge_clock_gates: true (default: false)
[11/06 17:18:16    109s]     cts_merge_clock_logic: true (default: false)
[11/06 17:18:16    109s]     route_type (leaf): default_route_type_leaf (default: default)
[11/06 17:18:16    109s]     route_type (top): default_route_type_nonleaf (default: default)
[11/06 17:18:16    109s]     route_type (trunk): default_route_type_nonleaf (default: default)
[11/06 17:18:16    109s]   No private non-default CCOpt properties
[11/06 17:18:16    109s] For power domain auto-default:
[11/06 17:18:16    109s]   Buffers:     {CLKBUFX4 CLKBUFX3 CLKBUFX2}
[11/06 17:18:16    109s]   Inverters:   {INVX3 INVX2 INVX1 INVXL}
[11/06 17:18:16    109s]   Clock gates (with test): TLATNTSCAX20 TLATNTSCAX16 TLATNTSCAX12 TLATNTSCAX8 TLATNTSCAX6 TLATNTSCAX4 TLATNTSCAX3 TLATNTSCAX2 
[11/06 17:18:16    109s]   Clock gates   (no test): TLATNCAX20 TLATNCAX16 TLATNCAX12 TLATNCAX8 TLATNCAX6 TLATNCAX4 TLATNCAX3 TLATNCAX2 
[11/06 17:18:16    109s]   Unblocked area available for placement of any clock cells in power_domain auto-default: 5157.360um^2
[11/06 17:18:16    109s] Top Routing info:
[11/06 17:18:16    109s]   Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: Metal4/Metal3; 
[11/06 17:18:16    109s]   Unshielded; Mask Constraint: 0; Source: route_type.
[11/06 17:18:16    109s] Trunk Routing info:
[11/06 17:18:16    109s]   Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: Metal4/Metal3; 
[11/06 17:18:16    109s]   Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: route_type.
[11/06 17:18:16    109s] Leaf Routing info:
[11/06 17:18:16    109s]   Route-type name: default_route_type_leaf; Top/bottom preferred layer name: Metal4/Metal3; 
[11/06 17:18:16    109s]   Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: route_type.
[11/06 17:18:16    109s] For timing_corner max_delay:setup, late and power domain auto-default:
[11/06 17:18:16    109s]   Slew time target (leaf):    0.500ns
[11/06 17:18:16    109s]   Slew time target (trunk):   0.500ns
[11/06 17:18:16    109s]   Slew time target (top):     0.500ns (Note: no nets are considered top nets in this clock tree)
[11/06 17:18:16    109s]   Buffer unit delay: 0.265ns
[11/06 17:18:16    109s]   Buffer max distance: 459.126um
[11/06 17:18:16    109s] Fastest wire driving cells and distances:
[11/06 17:18:16    109s]   Buffer    : {lib_cell:CLKBUFX4, fastest_considered_half_corner=max_delay:setup.late, optimalDrivingDistance=459.126um, saturatedSlew=0.425ns, speed=919.908um per ns, cellArea=5.214um^2 per 1000um}
[11/06 17:18:16    109s]   Inverter  : {lib_cell:INVX3, fastest_considered_half_corner=max_delay:setup.late, optimalDrivingDistance=303.684um, saturatedSlew=0.420ns, speed=783.196um per ns, cellArea=4.505um^2 per 1000um}
[11/06 17:18:16    109s]   Clock gate (with test): {lib_cell:TLATNTSCAX20, fastest_considered_half_corner=max_delay:setup.late, optimalDrivingDistance=1840.000um, saturatedSlew=0.408ns, speed=2671.506um per ns, cellArea=8.178um^2 per 1000um}
[11/06 17:18:16    109s]   Clock gate   (no test): {lib_cell:TLATNCAX20, fastest_considered_half_corner=max_delay:setup.late, optimalDrivingDistance=1840.000um, saturatedSlew=0.408ns, speed=2672.088um per ns, cellArea=7.435um^2 per 1000um}
[11/06 17:18:16    109s] 
[11/06 17:18:16    109s] 
[11/06 17:18:16    109s] Logic Sizing Table:
[11/06 17:18:16    109s] 
[11/06 17:18:16    109s] ----------------------------------------------------------
[11/06 17:18:16    109s] Cell    Instance count    Source    Eligible library cells
[11/06 17:18:16    109s] ----------------------------------------------------------
[11/06 17:18:16    109s]   (empty table)
[11/06 17:18:16    109s] ----------------------------------------------------------
[11/06 17:18:16    109s] 
[11/06 17:18:16    109s] 
[11/06 17:18:16    109s] **WARN: (IMPCCOPT-1261):	The skew target of 0.050ns for skew_group clk/constraints in primary delay corner max_delay is too small. For best results, it is recommended that the skew target be set no lower than 0.265ns. The skew target has been relaxed to 0.265ns. You may force the use of the tighter skew target by setting override_minimum_skew_target to true.
[11/06 17:18:16    109s] Type 'man IMPCCOPT-1261' for more detail.
[11/06 17:18:16    109s] **WARN: (IMPCCOPT-1261):	The skew target of 0.050ns for skew_group clk/constraints in primary delay corner max_delay is too small. For best results, it is recommended that the skew target be set no lower than 0.265ns. The skew target has been relaxed to 0.265ns. You may force the use of the tighter skew target by setting override_minimum_skew_target to true.
[11/06 17:18:16    109s] Type 'man IMPCCOPT-1261' for more detail.
[11/06 17:18:16    109s] Clock tree balancer configuration for skew_group clk/constraints:
[11/06 17:18:16    109s]   Sources:                     pin clk
[11/06 17:18:16    109s]   Total number of sinks:       200
[11/06 17:18:16    109s]   Delay constrained sinks:     200
[11/06 17:18:16    109s]   Constrains:                  default
[11/06 17:18:16    109s]   Non-leaf sinks:              0
[11/06 17:18:16    109s]   Ignore pins:                 0
[11/06 17:18:16    109s]  Timing corner max_delay:setup.late:
[11/06 17:18:16    109s]   Skew target:                 0.265ns
[11/06 17:18:16    109s] Primary reporting skew groups are:
[11/06 17:18:16    109s] skew_group clk/constraints with 200 clock sinks
[11/06 17:18:16    109s] 
[11/06 17:18:16    109s] Clock DAG stats initial state:
[11/06 17:18:16    109s]   cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[11/06 17:18:16    109s]   sink counts      : regular=200, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=200
[11/06 17:18:16    109s]   misc counts      : r=1, pp=0
[11/06 17:18:16    109s]   cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[11/06 17:18:16    109s]   hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[11/06 17:18:16    109s] Clock DAG hash initial state: 11339230289495682149 5798447086644922879
[11/06 17:18:16    109s] CTS services accumulated run-time stats initial state:
[11/06 17:18:16    109s]   delay calculator: calls=6358, total_wall_time=0.182s, mean_wall_time=0.029ms
[11/06 17:18:16    109s]   legalizer: calls=0, total_wall_time=0.000s, mean_wall_time=0.000ms
[11/06 17:18:16    109s]   steiner router: calls=6359, total_wall_time=0.055s, mean_wall_time=0.009ms
[11/06 17:18:16    109s] Route-type name: default_route_type_leaf; Top/bottom preferred layer name: Metal4/Metal3; 
[11/06 17:18:16    109s] Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: route_type.
[11/06 17:18:16    109s] 
[11/06 17:18:16    109s] Layer information for route type default_route_type_leaf:
[11/06 17:18:16    109s] 
[11/06 17:18:16    109s] ----------------------------------------------------------------------
[11/06 17:18:16    109s] Layer      Preferred    Route    Res.          Cap.          RC
[11/06 17:18:16    109s]                         Dir.     (Ohm um^1)    (fF um^-1)    (fs um^2)
[11/06 17:18:16    109s] ----------------------------------------------------------------------
[11/06 17:18:16    109s] Metal1     N            H          1.227         0.143         0.175
[11/06 17:18:16    109s] Metal2     N            V          0.755         0.159         0.120
[11/06 17:18:16    109s] Metal3     Y            H          0.755         0.164         0.124
[11/06 17:18:16    109s] Metal4     Y            V          0.755         0.159         0.120
[11/06 17:18:16    109s] Metal5     N            H          0.755         0.164         0.124
[11/06 17:18:16    109s] Metal6     N            V          0.755         0.159         0.120
[11/06 17:18:16    109s] Metal7     N            H          0.755         0.164         0.124
[11/06 17:18:16    109s] Metal8     N            V          0.267         0.159         0.043
[11/06 17:18:16    109s] Metal9     N            H          0.267         0.505         0.135
[11/06 17:18:16    109s] Metal10    N            V          0.097         0.257         0.025
[11/06 17:18:16    109s] Metal11    N            H          0.095         0.281         0.027
[11/06 17:18:16    109s] ----------------------------------------------------------------------
[11/06 17:18:16    109s] 
[11/06 17:18:16    109s] Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: Metal4/Metal3; 
[11/06 17:18:16    109s] Unshielded; Mask Constraint: 0; Source: route_type.
[11/06 17:18:16    109s] 
[11/06 17:18:16    109s] Layer information for route type default_route_type_nonleaf:
[11/06 17:18:16    109s] 
[11/06 17:18:16    109s] ----------------------------------------------------------------------
[11/06 17:18:16    109s] Layer      Preferred    Route    Res.          Cap.          RC
[11/06 17:18:16    109s]                         Dir.     (Ohm um^1)    (fF um^-1)    (fs um^2)
[11/06 17:18:16    109s] ----------------------------------------------------------------------
[11/06 17:18:16    109s] Metal1     N            H          1.227         0.226         0.277
[11/06 17:18:16    109s] Metal2     N            V          0.755         0.258         0.195
[11/06 17:18:16    109s] Metal3     Y            H          0.755         0.266         0.201
[11/06 17:18:16    109s] Metal4     Y            V          0.755         0.258         0.195
[11/06 17:18:16    109s] Metal5     N            H          0.755         0.266         0.201
[11/06 17:18:16    109s] Metal6     N            V          0.755         0.258         0.195
[11/06 17:18:16    109s] Metal7     N            H          0.755         0.266         0.201
[11/06 17:18:16    109s] Metal8     N            V          0.267         0.258         0.069
[11/06 17:18:16    109s] Metal9     N            H          0.267         1.031         0.276
[11/06 17:18:16    109s] Metal10    N            V          0.097         0.442         0.043
[11/06 17:18:16    109s] Metal11    N            H          0.095         0.511         0.049
[11/06 17:18:16    109s] ----------------------------------------------------------------------
[11/06 17:18:16    109s] 
[11/06 17:18:16    109s] Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: Metal4/Metal3; 
[11/06 17:18:16    109s] Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: route_type.
[11/06 17:18:16    109s] 
[11/06 17:18:16    109s] Layer information for route type default_route_type_nonleaf:
[11/06 17:18:16    109s] 
[11/06 17:18:16    109s] ----------------------------------------------------------------------
[11/06 17:18:16    109s] Layer      Preferred    Route    Res.          Cap.          RC
[11/06 17:18:16    109s]                         Dir.     (Ohm um^1)    (fF um^-1)    (fs um^2)
[11/06 17:18:16    109s] ----------------------------------------------------------------------
[11/06 17:18:16    109s] Metal1     N            H          1.227         0.143         0.175
[11/06 17:18:16    109s] Metal2     N            V          0.755         0.159         0.120
[11/06 17:18:16    109s] Metal3     Y            H          0.755         0.164         0.124
[11/06 17:18:16    109s] Metal4     Y            V          0.755         0.159         0.120
[11/06 17:18:16    109s] Metal5     N            H          0.755         0.164         0.124
[11/06 17:18:16    109s] Metal6     N            V          0.755         0.159         0.120
[11/06 17:18:16    109s] Metal7     N            H          0.755         0.164         0.124
[11/06 17:18:16    109s] Metal8     N            V          0.267         0.159         0.043
[11/06 17:18:16    109s] Metal9     N            H          0.267         0.505         0.135
[11/06 17:18:16    109s] Metal10    N            V          0.097         0.257         0.025
[11/06 17:18:16    109s] Metal11    N            H          0.095         0.281         0.027
[11/06 17:18:16    109s] ----------------------------------------------------------------------
[11/06 17:18:16    109s] 
[11/06 17:18:16    109s] **WARN: (IMPEXT-2882):	Unable to find the resistance for via 'M2_M1_VH' in Cap table or LEF or OA files. The default value of 4.0 ohms is being assigned. To avoid this, check the Cap table and LEF and OA files, provide the resistance and read the files again.
[11/06 17:18:16    109s] **WARN: (IMPEXT-2882):	Unable to find the resistance for via 'M3_M2_HH' in Cap table or LEF or OA files. The default value of 4.0 ohms is being assigned. To avoid this, check the Cap table and LEF and OA files, provide the resistance and read the files again.
[11/06 17:18:16    109s] **WARN: (IMPEXT-2882):	Unable to find the resistance for via 'M5_M4_HH' in Cap table or LEF or OA files. The default value of 4.0 ohms is being assigned. To avoid this, check the Cap table and LEF and OA files, provide the resistance and read the files again.
[11/06 17:18:16    109s] **WARN: (IMPEXT-2882):	Unable to find the resistance for via 'M6_M5_VH' in Cap table or LEF or OA files. The default value of 4.0 ohms is being assigned. To avoid this, check the Cap table and LEF and OA files, provide the resistance and read the files again.
[11/06 17:18:16    109s] **WARN: (IMPEXT-2882):	Unable to find the resistance for via 'M7_M6_HV' in Cap table or LEF or OA files. The default value of 4.0 ohms is being assigned. To avoid this, check the Cap table and LEF and OA files, provide the resistance and read the files again.
[11/06 17:18:16    109s] **WARN: (IMPEXT-2882):	Unable to find the resistance for via 'M8_M7_VV' in Cap table or LEF or OA files. The default value of 4.0 ohms is being assigned. To avoid this, check the Cap table and LEF and OA files, provide the resistance and read the files again.
[11/06 17:18:16    109s] **WARN: (IMPEXT-2882):	Unable to find the resistance for via 'M9_M8_VH' in Cap table or LEF or OA files. The default value of 4.0 ohms is being assigned. To avoid this, check the Cap table and LEF and OA files, provide the resistance and read the files again.
[11/06 17:18:16    109s] **WARN: (IMPEXT-2882):	Unable to find the resistance for via 'M10_M9_VH' in Cap table or LEF or OA files. The default value of 4.0 ohms is being assigned. To avoid this, check the Cap table and LEF and OA files, provide the resistance and read the files again.
[11/06 17:18:16    109s] **WARN: (IMPEXT-2882):	Unable to find the resistance for via 'M11_M10_HV_NEW' in Cap table or LEF or OA files. The default value of 4.0 ohms is being assigned. To avoid this, check the Cap table and LEF and OA files, provide the resistance and read the files again.
[11/06 17:18:16    109s] 
[11/06 17:18:16    109s] Via selection for estimated routes (rule default):
[11/06 17:18:16    109s] 
[11/06 17:18:16    109s] ----------------------------------------------------------------------------
[11/06 17:18:16    109s] Layer              Via Cell          Res.     Cap.     RC       Top of Stack
[11/06 17:18:16    109s] Range                                (Ohm)    (fF)     (fs)     Only
[11/06 17:18:16    109s] ----------------------------------------------------------------------------
[11/06 17:18:16    109s] Metal1-Metal2      M2_M1_VH          4.000    0.000    0.000    false
[11/06 17:18:16    109s] Metal2-Metal3      M3_M2_HH          4.000    0.000    0.000    false
[11/06 17:18:16    109s] Metal3-Metal4      M4_M3_VH          4.000    0.000    0.000    false
[11/06 17:18:16    109s] Metal4-Metal5      M5_M4_HH          4.000    0.000    0.000    false
[11/06 17:18:16    109s] Metal5-Metal6      M6_M5_VH          4.000    0.000    0.000    false
[11/06 17:18:16    109s] Metal6-Metal7      M7_M6_HV          4.000    0.000    0.000    false
[11/06 17:18:16    109s] Metal7-Metal8      M8_M7_VV          4.000    0.000    0.000    false
[11/06 17:18:16    109s] Metal8-Metal9      M9_M8_VH          4.000    0.000    0.000    false
[11/06 17:18:16    109s] Metal9-Metal10     M10_M9_VH         4.000    0.000    0.000    false
[11/06 17:18:16    109s] Metal10-Metal11    M11_M10_HV_NEW    4.000    0.000    0.000    false
[11/06 17:18:16    109s] ----------------------------------------------------------------------------
[11/06 17:18:16    109s] 
[11/06 17:18:16    109s] No ideal or dont_touch nets found in the clock tree
[11/06 17:18:16    109s] No dont_touch hnets found in the clock tree
[11/06 17:18:16    109s] No dont_touch hpins found in the clock network.
[11/06 17:18:16    109s] Checking for illegal sizes of clock logic instances...
[11/06 17:18:16    109s] Checking for illegal sizes of clock logic instances done. (took cpu=0:00:00.0 real=0:00:00.0)
[11/06 17:18:16    109s] 
[11/06 17:18:16    109s] Filtering reasons for cell type: buffer
[11/06 17:18:16    109s] =======================================
[11/06 17:18:16    109s] 
[11/06 17:18:16    109s] ---------------------------------------------------------------------------------------------------------------------------------------
[11/06 17:18:16    109s] Clock trees    Power domain    Reason                         Library cells
[11/06 17:18:16    109s] ---------------------------------------------------------------------------------------------------------------------------------------
[11/06 17:18:16    109s] all            auto-default    Unbalanced rise/fall delays    { BUFX12 BUFX16 BUFX20 BUFX6 BUFX8 CLKBUFX12 CLKBUFX16 CLKBUFX20 CLKBUFX6
[11/06 17:18:16    109s]                                                                 CLKBUFX8 }
[11/06 17:18:16    109s] all            auto-default    Cannot be legalized            { BUFX2 }
[11/06 17:18:16    109s] all            auto-default    Library trimming               { BUFX3 BUFX4 }
[11/06 17:18:16    109s] ---------------------------------------------------------------------------------------------------------------------------------------
[11/06 17:18:16    109s] 
[11/06 17:18:16    109s] Filtering reasons for cell type: inverter
[11/06 17:18:16    109s] =========================================
[11/06 17:18:16    109s] 
[11/06 17:18:16    109s] --------------------------------------------------------------------------------------------------------------------------------------
[11/06 17:18:16    109s] Clock trees    Power domain    Reason                         Library cells
[11/06 17:18:16    109s] --------------------------------------------------------------------------------------------------------------------------------------
[11/06 17:18:16    109s] all            auto-default    Library trimming               { CLKINVX1 CLKINVX2 CLKINVX3 }
[11/06 17:18:16    109s] all            auto-default    Unbalanced rise/fall delays    { CLKINVX12 CLKINVX16 CLKINVX20 CLKINVX4 CLKINVX6 CLKINVX8 INVX12 INVX16
[11/06 17:18:16    109s]                                                                 INVX20 INVX4 INVX6 INVX8 }
[11/06 17:18:16    109s] --------------------------------------------------------------------------------------------------------------------------------------
[11/06 17:18:16    109s] 
[11/06 17:18:16    109s] 
[11/06 17:18:16    109s] Validating CTS configuration done. (took cpu=0:00:01.2 real=0:00:01.3)
[11/06 17:18:16    109s] CCOpt configuration status: all checks passed.
[11/06 17:18:16    109s] Adding exclusion drivers to pins that are effective_sink_type exclude...
[11/06 17:18:16    109s]     Adding exclusion drivers (these will be instances of the smallest area library cells).
[11/06 17:18:16    109s]   No exclusion drivers are needed.
[11/06 17:18:16    109s] Adding exclusion drivers to pins that are effective_sink_type exclude done.
[11/06 17:18:16    109s] Antenna diode management...
[11/06 17:18:16    109s]   Found 0 antenna diodes in the clock trees.
[11/06 17:18:16    109s]   
[11/06 17:18:16    109s] Antenna diode management done.
[11/06 17:18:16    109s] Adding driver cells for primary IOs...
[11/06 17:18:16    109s]   
[11/06 17:18:16    109s]   ----------------------------------------------------------------------------------------------
[11/06 17:18:16    109s]   CCOpt reported the following when adding drivers below input ports and above output ports     
[11/06 17:18:16    109s]   ----------------------------------------------------------------------------------------------
[11/06 17:18:16    109s]     (empty table)
[11/06 17:18:16    109s]   ----------------------------------------------------------------------------------------------
[11/06 17:18:16    109s]   
[11/06 17:18:16    109s]   
[11/06 17:18:16    109s] Adding driver cells for primary IOs done.
[11/06 17:18:16    109s] Adding driver cell for primary IO roots...
[11/06 17:18:16    109s] Adding driver cell for primary IO roots done.
[11/06 17:18:16    109s] Maximizing clock DAG abstraction...
[11/06 17:18:16    109s]   Removing clock DAG drivers
[11/06 17:18:16    109s] Maximizing clock DAG abstraction done.
[11/06 17:18:16    109s] CCOpt::Phase::PreparingToBalance done. (took cpu=0:00:01.4 real=0:00:01.5)
[11/06 17:18:16    109s] **WARN: (IMPCCOPT-1261):	The skew target of 0.050ns for skew_group clk/constraints in primary delay corner max_delay is too small. For best results, it is recommended that the skew target be set no lower than 0.265ns. The skew target has been relaxed to 0.265ns. You may force the use of the tighter skew target by setting override_minimum_skew_target to true.
[11/06 17:18:16    109s] Type 'man IMPCCOPT-1261' for more detail.
[11/06 17:18:16    109s] **WARN: (IMPCCOPT-1261):	The skew target of 0.050ns for skew_group clk/constraints in primary delay corner max_delay is too small. For best results, it is recommended that the skew target be set no lower than 0.265ns. The skew target has been relaxed to 0.265ns. You may force the use of the tighter skew target by setting override_minimum_skew_target to true.
[11/06 17:18:16    109s] Type 'man IMPCCOPT-1261' for more detail.
[11/06 17:18:16    109s] **WARN: (IMPCCOPT-1261):	The skew target of 0.050ns for skew_group clk/constraints in primary delay corner max_delay is too small. For best results, it is recommended that the skew target be set no lower than 0.265ns. The skew target has been relaxed to 0.265ns. You may force the use of the tighter skew target by setting override_minimum_skew_target to true.
[11/06 17:18:16    109s] Type 'man IMPCCOPT-1261' for more detail.
[11/06 17:18:16    109s] **WARN: (IMPCCOPT-1261):	The skew target of 0.050ns for skew_group clk/constraints in primary delay corner max_delay is too small. For best results, it is recommended that the skew target be set no lower than 0.265ns. The skew target has been relaxed to 0.265ns. You may force the use of the tighter skew target by setting override_minimum_skew_target to true.
[11/06 17:18:16    109s] Type 'man IMPCCOPT-1261' for more detail.
[11/06 17:18:16    109s] Synthesizing clock trees...
[11/06 17:18:16    109s]   Preparing To Balance...
[11/06 17:18:16    109s] **WARN: (IMPCCOPT-1261):	The skew target of 0.050ns for skew_group clk/constraints in primary delay corner max_delay is too small. For best results, it is recommended that the skew target be set no lower than 0.265ns. The skew target has been relaxed to 0.265ns. You may force the use of the tighter skew target by setting override_minimum_skew_target to true.
[11/06 17:18:16    109s] Type 'man IMPCCOPT-1261' for more detail.
[11/06 17:18:16    109s]   Leaving CCOpt scope - Cleaning up placement interface...
[11/06 17:18:16    109s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:2754.3M, EPOCH TIME: 1762467496.319671
[11/06 17:18:16    109s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/06 17:18:16    109s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/06 17:18:16    109s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/06 17:18:16    109s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/06 17:18:16    109s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.004, REAL:0.004, MEM:2754.3M, EPOCH TIME: 1762467496.323727
[11/06 17:18:16    109s]   Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
[11/06 17:18:16    109s]   Leaving CCOpt scope - Initializing placement interface...
[11/06 17:18:16    109s] OPERPROF: Starting DPlace-Init at level 1, MEM:2744.7M, EPOCH TIME: 1762467496.324083
[11/06 17:18:16    109s] Processing tracks to init pin-track alignment.
[11/06 17:18:16    109s] z: 2, totalTracks: 1
[11/06 17:18:16    109s] z: 4, totalTracks: 1
[11/06 17:18:16    109s] z: 6, totalTracks: 1
[11/06 17:18:16    109s] z: 8, totalTracks: 1
[11/06 17:18:16    109s] #spOpts: mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[11/06 17:18:16    109s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2744.7M, EPOCH TIME: 1762467496.328084
[11/06 17:18:16    109s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/06 17:18:16    109s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/06 17:18:16    109s] 
[11/06 17:18:16    109s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[11/06 17:18:16    109s] OPERPROF:     Starting CMU at level 3, MEM:2744.7M, EPOCH TIME: 1762467496.351992
[11/06 17:18:16    109s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:2744.7M, EPOCH TIME: 1762467496.352344
[11/06 17:18:16    109s] 
[11/06 17:18:16    109s] Bad Lib Cell Checking (CMU) is done! (0)
[11/06 17:18:16    109s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.024, REAL:0.024, MEM:2744.7M, EPOCH TIME: 1762467496.352572
[11/06 17:18:16    109s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2744.7M, EPOCH TIME: 1762467496.352624
[11/06 17:18:16    109s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2744.7M, EPOCH TIME: 1762467496.352922
[11/06 17:18:16    109s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2744.7MB).
[11/06 17:18:16    109s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.029, REAL:0.029, MEM:2744.7M, EPOCH TIME: 1762467496.353181
[11/06 17:18:16    109s]   Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
[11/06 17:18:16    109s]   Merging duplicate siblings in DAG...
[11/06 17:18:16    109s]     Clock DAG stats before merging:
[11/06 17:18:16    109s]       cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[11/06 17:18:16    109s]       sink counts      : regular=200, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=200
[11/06 17:18:16    109s]       misc counts      : r=1, pp=0
[11/06 17:18:16    109s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[11/06 17:18:16    109s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[11/06 17:18:16    109s]     Clock DAG hash before merging: 11339230289495682149 5798447086644922879
[11/06 17:18:16    109s]     CTS services accumulated run-time stats before merging:
[11/06 17:18:16    109s]       delay calculator: calls=6358, total_wall_time=0.182s, mean_wall_time=0.029ms
[11/06 17:18:16    109s]       legalizer: calls=0, total_wall_time=0.000s, mean_wall_time=0.000ms
[11/06 17:18:16    109s]       steiner router: calls=6359, total_wall_time=0.055s, mean_wall_time=0.009ms
[11/06 17:18:16    109s]     Resynthesising clock tree into netlist...
[11/06 17:18:16    109s]       Reset timing graph...
[11/06 17:18:16    109s] Ignoring AAE DB Resetting ...
[11/06 17:18:16    109s]       Reset timing graph done.
[11/06 17:18:16    109s]     Resynthesising clock tree into netlist done.
[11/06 17:18:16    109s]     Merging duplicate clock dag driver clones in DAG...
[11/06 17:18:16    109s]     Merging duplicate clock dag driver clones in DAG done.
[11/06 17:18:16    109s]     
[11/06 17:18:16    109s]     Disconnecting clock tree from netlist...
[11/06 17:18:16    109s]     Disconnecting clock tree from netlist done.
[11/06 17:18:16    109s]   Merging duplicate siblings in DAG done.
[11/06 17:18:16    109s]   Applying movement limits...
[11/06 17:18:16    109s]   Applying movement limits done.
[11/06 17:18:16    109s]   Preparing To Balance done. (took cpu=0:00:00.0 real=0:00:00.0)
[11/06 17:18:16    109s]   CCOpt::Phase::Construction...
[11/06 17:18:16    109s]   Stage::Clustering...
[11/06 17:18:16    109s] **WARN: (IMPCCOPT-1261):	The skew target of 0.050ns for skew_group clk/constraints in primary delay corner max_delay is too small. For best results, it is recommended that the skew target be set no lower than 0.265ns. The skew target has been relaxed to 0.265ns. You may force the use of the tighter skew target by setting override_minimum_skew_target to true.
[11/06 17:18:16    109s] Type 'man IMPCCOPT-1261' for more detail.
[11/06 17:18:16    109s]   Clustering...
[11/06 17:18:16    109s]     Clock DAG hash before 'Clustering': 11339230289495682149 5798447086644922879
[11/06 17:18:16    109s]     CTS services accumulated run-time stats before 'Clustering':
[11/06 17:18:16    109s]       delay calculator: calls=6358, total_wall_time=0.182s, mean_wall_time=0.029ms
[11/06 17:18:16    109s]       legalizer: calls=0, total_wall_time=0.000s, mean_wall_time=0.000ms
[11/06 17:18:16    109s]       steiner router: calls=6359, total_wall_time=0.055s, mean_wall_time=0.009ms
[11/06 17:18:16    109s]     Initialize for clustering...
[11/06 17:18:16    109s]     Clock DAG stats before clustering:
[11/06 17:18:16    109s]       cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[11/06 17:18:16    109s]       sink counts      : regular=200, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=200
[11/06 17:18:16    109s]       misc counts      : r=1, pp=0
[11/06 17:18:16    109s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[11/06 17:18:16    109s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[11/06 17:18:16    109s]     Clock DAG hash before clustering: 11339230289495682149 5798447086644922879
[11/06 17:18:16    109s]     CTS services accumulated run-time stats before clustering:
[11/06 17:18:16    109s]       delay calculator: calls=6358, total_wall_time=0.182s, mean_wall_time=0.029ms
[11/06 17:18:16    109s]       legalizer: calls=0, total_wall_time=0.000s, mean_wall_time=0.000ms
[11/06 17:18:16    109s]       steiner router: calls=6359, total_wall_time=0.055s, mean_wall_time=0.009ms
[11/06 17:18:16    109s]     Computing max distances from locked parents...
[11/06 17:18:16    109s]       Computing distance_from_locked_parent_restrictions for 0 nodes driven by 0 locked parents
[11/06 17:18:16    109s]     Computing max distances from locked parents done.
[11/06 17:18:16    109s]     Computing optimal clock node locations...
[11/06 17:18:16    109s]     : ...20% ...40% ...60% ...80% ...100% 
[11/06 17:18:16    109s]     Optimal path computation stats:
[11/06 17:18:16    109s]       Successful          : 0
[11/06 17:18:16    109s]       Unsuccessful        : 0
[11/06 17:18:16    109s]       Immovable           : 140226387247105
[11/06 17:18:16    109s]       lockedParentLocation: 0
[11/06 17:18:16    109s]       Region hash         : e4d0d11cb7a6f7ec
[11/06 17:18:16    109s]     Unsuccessful details:
[11/06 17:18:16    109s]     
[11/06 17:18:16    109s]     Computing optimal clock node locations done. (took cpu=0:00:00.0 real=0:00:00.0)
[11/06 17:18:16    109s] End AAE Lib Interpolated Model. (MEM=2744.72 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/06 17:18:16    109s]     Initialize for clustering done. (took cpu=0:00:00.0 real=0:00:00.0)
[11/06 17:18:16    109s]     Bottom-up phase...
[11/06 17:18:16    109s]     Clustering bottom-up starting from leaves...
[11/06 17:18:16    109s]       Clustering clock_tree clk...
[11/06 17:18:16    109s]       Clustering clock_tree clk done.
[11/06 17:18:16    109s]     Clustering bottom-up starting from leaves done.
[11/06 17:18:16    109s]     Rebuilding the clock tree after clustering...
[11/06 17:18:16    109s]     Rebuilding the clock tree after clustering done.
[11/06 17:18:16    109s]     Clock DAG stats after bottom-up phase:
[11/06 17:18:16    109s]       cell counts      : b=3, i=0, icg=0, dcg=0, l=0, total=3
[11/06 17:18:16    109s]       sink counts      : regular=200, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=200
[11/06 17:18:16    109s]       misc counts      : r=1, pp=0
[11/06 17:18:16    109s]       cell areas       : b=7.182um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=7.182um^2
[11/06 17:18:16    109s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=271.530um, total=271.530um
[11/06 17:18:16    109s]     Clock DAG library cell distribution after bottom-up phase {count}:
[11/06 17:18:16    109s]        Bufs: CLKBUFX4: 3 
[11/06 17:18:16    109s]     Clock DAG hash after bottom-up phase: 2880971399490916437 8470487787096502628
[11/06 17:18:16    109s]     CTS services accumulated run-time stats after bottom-up phase:
[11/06 17:18:16    109s]       delay calculator: calls=6379, total_wall_time=0.184s, mean_wall_time=0.029ms
[11/06 17:18:16    109s]       legalizer: calls=21, total_wall_time=0.000s, mean_wall_time=0.018ms
[11/06 17:18:16    109s]       steiner router: calls=6376, total_wall_time=0.064s, mean_wall_time=0.010ms
[11/06 17:18:16    109s]     Bottom-up phase done. (took cpu=0:00:00.1 real=0:00:00.1)
[11/06 17:18:16    109s]     Legalizing clock trees...
[11/06 17:18:16    109s]     Resynthesising clock tree into netlist...
[11/06 17:18:16    109s]       Reset timing graph...
[11/06 17:18:16    109s] Ignoring AAE DB Resetting ...
[11/06 17:18:16    109s]       Reset timing graph done.
[11/06 17:18:16    109s]     Resynthesising clock tree into netlist done.
[11/06 17:18:16    109s]     Commiting net attributes....
[11/06 17:18:16    109s]     Commiting net attributes. done.
[11/06 17:18:16    109s]     Leaving CCOpt scope - ClockRefiner...
[11/06 17:18:16    109s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:2744.7M, EPOCH TIME: 1762467496.441795
[11/06 17:18:16    109s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/06 17:18:16    109s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/06 17:18:16    109s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/06 17:18:16    109s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/06 17:18:16    109s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.004, REAL:0.004, MEM:2706.7M, EPOCH TIME: 1762467496.445833
[11/06 17:18:16    109s]     Assigned high priority to 203 instances.
[11/06 17:18:16    109s]     Performing a single pass refine place with checks partially disabled for clock sinks and datapath.
[11/06 17:18:16    109s]     Refine Place Checks - Clock Cells : full DRC checks enabled, Clock Sinks : Short checks only, Datapath : Short checks Only.
[11/06 17:18:16    109s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:2706.7M, EPOCH TIME: 1762467496.457405
[11/06 17:18:16    109s] OPERPROF:   Starting DPlace-Init at level 2, MEM:2706.7M, EPOCH TIME: 1762467496.457474
[11/06 17:18:16    109s] Processing tracks to init pin-track alignment.
[11/06 17:18:16    109s] z: 2, totalTracks: 1
[11/06 17:18:16    109s] z: 4, totalTracks: 1
[11/06 17:18:16    109s] z: 6, totalTracks: 1
[11/06 17:18:16    109s] z: 8, totalTracks: 1
[11/06 17:18:16    109s] #spOpts: mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[11/06 17:18:16    109s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:2706.7M, EPOCH TIME: 1762467496.460714
[11/06 17:18:16    109s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/06 17:18:16    109s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/06 17:18:16    110s] 
[11/06 17:18:16    110s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[11/06 17:18:16    110s] OPERPROF:       Starting CMU at level 4, MEM:2706.7M, EPOCH TIME: 1762467496.486178
[11/06 17:18:16    110s] OPERPROF:       Finished CMU at level 4, CPU:0.000, REAL:0.000, MEM:2706.7M, EPOCH TIME: 1762467496.486555
[11/06 17:18:16    110s] 
[11/06 17:18:16    110s] Bad Lib Cell Checking (CMU) is done! (0)
[11/06 17:18:16    110s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.026, REAL:0.026, MEM:2706.7M, EPOCH TIME: 1762467496.486774
[11/06 17:18:16    110s] OPERPROF:     Starting PlacementInitSBTree at level 3, MEM:2706.7M, EPOCH TIME: 1762467496.486813
[11/06 17:18:16    110s] OPERPROF:     Finished PlacementInitSBTree at level 3, CPU:0.000, REAL:0.000, MEM:2706.7M, EPOCH TIME: 1762467496.487124
[11/06 17:18:16    110s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2706.7MB).
[11/06 17:18:16    110s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.030, REAL:0.030, MEM:2706.7M, EPOCH TIME: 1762467496.487404
[11/06 17:18:16    110s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.030, REAL:0.030, MEM:2706.7M, EPOCH TIME: 1762467496.487445
[11/06 17:18:16    110s] TDRefine: refinePlace mode is spiral
[11/06 17:18:16    110s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.3822460.2
[11/06 17:18:16    110s] OPERPROF: Starting RefinePlace at level 1, MEM:2706.7M, EPOCH TIME: 1762467496.487515
[11/06 17:18:16    110s] *** Starting refinePlace (0:01:50 mem=2706.7M) ***
[11/06 17:18:16    110s] Total net bbox length = 1.275e+04 (6.476e+03 6.270e+03) (ext = 1.039e+03)
[11/06 17:18:16    110s] 
[11/06 17:18:16    110s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[11/06 17:18:16    110s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[11/06 17:18:16    110s] (I)      Default pattern map key = mult_unsigned_default.
[11/06 17:18:16    110s] (I)      Default pattern map key = mult_unsigned_default.
[11/06 17:18:16    110s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:2706.7M, EPOCH TIME: 1762467496.490924
[11/06 17:18:16    110s] Starting refinePlace ...
[11/06 17:18:16    110s] (I)      Default pattern map key = mult_unsigned_default.
[11/06 17:18:16    110s] One DDP V2 for no tweak run.
[11/06 17:18:16    110s] (I)      Default pattern map key = mult_unsigned_default.
[11/06 17:18:16    110s] OPERPROF:     Starting AdvanceDataManager::initSiteMarkMT at level 3, MEM:2706.7M, EPOCH TIME: 1762467496.495787
[11/06 17:18:16    110s] DDP initSite1 nrRow 40 nrJob 40
[11/06 17:18:16    110s] OPERPROF:       Starting AdvanceDataManager::initSite1 at level 4, MEM:2706.7M, EPOCH TIME: 1762467496.495857
[11/06 17:18:16    110s] OPERPROF:       Finished AdvanceDataManager::initSite1 at level 4, CPU:0.000, REAL:0.000, MEM:2706.7M, EPOCH TIME: 1762467496.495917
[11/06 17:18:16    110s] OPERPROF:       Starting AdvanceDataManager::markSite at level 4, MEM:2706.7M, EPOCH TIME: 1762467496.495953
[11/06 17:18:16    110s] DDP markSite nrRow 40 nrJob 40
[11/06 17:18:16    110s] OPERPROF:       Finished AdvanceDataManager::markSite at level 4, CPU:0.000, REAL:0.000, MEM:2706.7M, EPOCH TIME: 1762467496.496050
[11/06 17:18:16    110s] OPERPROF:     Finished AdvanceDataManager::initSiteMarkMT at level 3, CPU:0.000, REAL:0.000, MEM:2706.7M, EPOCH TIME: 1762467496.496086
[11/06 17:18:16    110s]   Spread Effort: high, standalone mode, useDDP on.
[11/06 17:18:16    110s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=2706.7MB) @(0:01:50 - 0:01:50).
[11/06 17:18:16    110s] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[11/06 17:18:16    110s] wireLenOptFixPriorityInst 200 inst fixed
[11/06 17:18:16    110s] 
[11/06 17:18:16    110s] Running Spiral with 1 thread in Normal Mode  fetchWidth=8 
[11/06 17:18:16    110s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): Rebuild thread pool 0x7f89c3eccc98.
[11/06 17:18:16    110s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): 0 out of 1 thread pools are available.
[11/06 17:18:16    110s] Move report: legalization moves 12 insts, mean move: 3.03 um, max move: 7.33 um spiral
[11/06 17:18:16    110s] 	Max move on inst (mul_26_12_g10101__9315): (40.80, 6.84) --> (38.60, 11.97)
[11/06 17:18:16    110s] [CPU] RefinePlace/Spiral (cpu=0:00:00.0, real=0:00:00.0)
[11/06 17:18:16    110s] [CPU] RefinePlace/Commit (cpu=0:00:00.0, real=0:00:00.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:00.0, real=0:00:00.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[11/06 17:18:16    110s] [CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=2685.8MB) @(0:01:50 - 0:01:50).
[11/06 17:18:16    110s] Move report: Detail placement moves 12 insts, mean move: 3.03 um, max move: 7.33 um 
[11/06 17:18:16    110s] 	Max move on inst (mul_26_12_g10101__9315): (40.80, 6.84) --> (38.60, 11.97)
[11/06 17:18:16    110s] 	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 2685.8MB
[11/06 17:18:16    110s] Statistics of distance of Instance movement in refine placement:
[11/06 17:18:16    110s]   maximum (X+Y) =         7.33 um
[11/06 17:18:16    110s]   inst (mul_26_12_g10101__9315) with max move: (40.8, 6.84) -> (38.6, 11.97)
[11/06 17:18:16    110s]   mean    (X+Y) =         3.03 um
[11/06 17:18:16    110s] Summary Report:
[11/06 17:18:16    110s] Instances move: 12 (out of 1180 movable)
[11/06 17:18:16    110s] Instances flipped: 0
[11/06 17:18:16    110s] Mean displacement: 3.03 um
[11/06 17:18:16    110s] Max displacement: 7.33 um (Instance: mul_26_12_g10101__9315) (40.8, 6.84) -> (38.6, 11.97)
[11/06 17:18:16    110s] 	Length: 3 sites, height: 1 rows, site name: CoreSite, cell type: NAND2X1
[11/06 17:18:16    110s] Total instances moved : 12
[11/06 17:18:16    110s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:0.047, REAL:0.046, MEM:2685.8M, EPOCH TIME: 1762467496.536631
[11/06 17:18:16    110s] Total net bbox length = 1.277e+04 (6.488e+03 6.284e+03) (ext = 1.046e+03)
[11/06 17:18:16    110s] Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 2685.8MB
[11/06 17:18:16    110s] [CPU] RefinePlace/total (cpu=0:00:00.0, real=0:00:00.0, mem=2685.8MB) @(0:01:50 - 0:01:50).
[11/06 17:18:16    110s] *** Finished refinePlace (0:01:50 mem=2685.8M) ***
[11/06 17:18:16    110s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.3822460.2
[11/06 17:18:16    110s] OPERPROF: Finished RefinePlace at level 1, CPU:0.051, REAL:0.050, MEM:2685.8M, EPOCH TIME: 1762467496.537264
[11/06 17:18:16    110s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:2685.8M, EPOCH TIME: 1762467496.537310
[11/06 17:18:16    110s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:1180).
[11/06 17:18:16    110s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/06 17:18:16    110s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/06 17:18:16    110s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/06 17:18:16    110s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.004, REAL:0.004, MEM:2682.8M, EPOCH TIME: 1762467496.541579
[11/06 17:18:16    110s]     ClockRefiner summary
[11/06 17:18:16    110s]     All clock instances: Moved 0, flipped 0 and cell swapped 0 (out of a total of 203).
[11/06 17:18:16    110s]     Non-sink clock instances: Moved 0, flipped 0 and cell swapped 0 (out of a total of 3).
[11/06 17:18:16    110s]     Clock sinks: Moved 0, flipped 0 and cell swapped 0 (out of a total of 200).
[11/06 17:18:16    110s]     Revert refine place priority changes on 0 instances.
[11/06 17:18:16    110s] OPERPROF: Starting DPlace-Init at level 1, MEM:2682.8M, EPOCH TIME: 1762467496.553427
[11/06 17:18:16    110s] Processing tracks to init pin-track alignment.
[11/06 17:18:16    110s] z: 2, totalTracks: 1
[11/06 17:18:16    110s] z: 4, totalTracks: 1
[11/06 17:18:16    110s] z: 6, totalTracks: 1
[11/06 17:18:16    110s] z: 8, totalTracks: 1
[11/06 17:18:16    110s] #spOpts: mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[11/06 17:18:16    110s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2682.8M, EPOCH TIME: 1762467496.556640
[11/06 17:18:16    110s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/06 17:18:16    110s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/06 17:18:16    110s] 
[11/06 17:18:16    110s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[11/06 17:18:16    110s] OPERPROF:     Starting CMU at level 3, MEM:2682.8M, EPOCH TIME: 1762467496.581509
[11/06 17:18:16    110s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:2682.8M, EPOCH TIME: 1762467496.581873
[11/06 17:18:16    110s] 
[11/06 17:18:16    110s] Bad Lib Cell Checking (CMU) is done! (0)
[11/06 17:18:16    110s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.025, REAL:0.025, MEM:2682.8M, EPOCH TIME: 1762467496.582080
[11/06 17:18:16    110s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2682.8M, EPOCH TIME: 1762467496.582119
[11/06 17:18:16    110s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.001, REAL:0.001, MEM:2698.8M, EPOCH TIME: 1762467496.582672
[11/06 17:18:16    110s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2698.8MB).
[11/06 17:18:16    110s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.029, REAL:0.029, MEM:2698.8M, EPOCH TIME: 1762467496.582916
[11/06 17:18:16    110s]     Leaving CCOpt scope - ClockRefiner done. (took cpu=0:00:00.1 real=0:00:00.1)
[11/06 17:18:16    110s]     Disconnecting clock tree from netlist...
[11/06 17:18:16    110s]     Disconnecting clock tree from netlist done.
[11/06 17:18:16    110s]     Leaving CCOpt scope - Cleaning up placement interface...
[11/06 17:18:16    110s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:2698.8M, EPOCH TIME: 1762467496.583697
[11/06 17:18:16    110s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/06 17:18:16    110s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/06 17:18:16    110s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/06 17:18:16    110s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/06 17:18:16    110s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.004, REAL:0.004, MEM:2698.8M, EPOCH TIME: 1762467496.587346
[11/06 17:18:16    110s]     Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
[11/06 17:18:16    110s]     Leaving CCOpt scope - Initializing placement interface...
[11/06 17:18:16    110s] OPERPROF: Starting DPlace-Init at level 1, MEM:2698.8M, EPOCH TIME: 1762467496.587556
[11/06 17:18:16    110s] Processing tracks to init pin-track alignment.
[11/06 17:18:16    110s] z: 2, totalTracks: 1
[11/06 17:18:16    110s] z: 4, totalTracks: 1
[11/06 17:18:16    110s] z: 6, totalTracks: 1
[11/06 17:18:16    110s] z: 8, totalTracks: 1
[11/06 17:18:16    110s] #spOpts: mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[11/06 17:18:16    110s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2698.8M, EPOCH TIME: 1762467496.590503
[11/06 17:18:16    110s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/06 17:18:16    110s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/06 17:18:16    110s] 
[11/06 17:18:16    110s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[11/06 17:18:16    110s] OPERPROF:     Starting CMU at level 3, MEM:2698.8M, EPOCH TIME: 1762467496.615428
[11/06 17:18:16    110s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:2698.8M, EPOCH TIME: 1762467496.615800
[11/06 17:18:16    110s] 
[11/06 17:18:16    110s] Bad Lib Cell Checking (CMU) is done! (0)
[11/06 17:18:16    110s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.025, REAL:0.026, MEM:2698.8M, EPOCH TIME: 1762467496.616024
[11/06 17:18:16    110s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2698.8M, EPOCH TIME: 1762467496.616073
[11/06 17:18:16    110s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2698.8M, EPOCH TIME: 1762467496.616353
[11/06 17:18:16    110s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2698.8MB).
[11/06 17:18:16    110s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.029, REAL:0.029, MEM:2698.8M, EPOCH TIME: 1762467496.616594
[11/06 17:18:16    110s]     Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
[11/06 17:18:16    110s]     Clock tree timing engine global stage delay update for max_delay:setup.late...
[11/06 17:18:16    110s] End AAE Lib Interpolated Model. (MEM=2698.78 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/06 17:18:16    110s]     Clock tree timing engine global stage delay update for max_delay:setup.late done. (took cpu=0:00:00.0 real=0:00:00.0)
[11/06 17:18:16    110s]     
[11/06 17:18:16    110s]     Clock tree legalization - Histogram:
[11/06 17:18:16    110s]     ====================================
[11/06 17:18:16    110s]     
[11/06 17:18:16    110s]     --------------------------------
[11/06 17:18:16    110s]     Movement (um)    Number of cells
[11/06 17:18:16    110s]     --------------------------------
[11/06 17:18:16    110s]       (empty table)
[11/06 17:18:16    110s]     --------------------------------
[11/06 17:18:16    110s]     
[11/06 17:18:16    110s]     
[11/06 17:18:16    110s]     Clock tree legalization - There are no Movements:
[11/06 17:18:16    110s]     =================================================
[11/06 17:18:16    110s]     
[11/06 17:18:16    110s]     ---------------------------------------------
[11/06 17:18:16    110s]     Movement (um)    Desired     Achieved    Node
[11/06 17:18:16    110s]                      location    location    
[11/06 17:18:16    110s]     ---------------------------------------------
[11/06 17:18:16    110s]       (empty table)
[11/06 17:18:16    110s]     ---------------------------------------------
[11/06 17:18:16    110s]     
[11/06 17:18:16    110s]     Legalizing clock trees done. (took cpu=0:00:00.2 real=0:00:00.2)
[11/06 17:18:16    110s]     Clock DAG stats after 'Clustering':
[11/06 17:18:16    110s]       cell counts      : b=3, i=0, icg=0, dcg=0, l=0, total=3
[11/06 17:18:16    110s]       sink counts      : regular=200, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=200
[11/06 17:18:16    110s]       misc counts      : r=1, pp=0
[11/06 17:18:16    110s]       cell areas       : b=7.182um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=7.182um^2
[11/06 17:18:16    110s]       cell capacitance : b=0.001pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.001pF
[11/06 17:18:16    110s]       sink capacitance : total=0.042pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[11/06 17:18:16    110s]       wire capacitance : top=0.000pF, trunk=0.008pF, leaf=0.057pF, total=0.066pF
[11/06 17:18:16    110s]       wire lengths     : top=0.000um, trunk=86.169um, leaf=608.750um, total=694.919um
[11/06 17:18:16    110s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=271.530um, total=271.530um
[11/06 17:18:16    110s]     Clock DAG net violations after 'Clustering': none
[11/06 17:18:16    110s]     Clock DAG primary half-corner transition distribution after 'Clustering':
[11/06 17:18:16    110s]       Trunk : target=0.280ns count=1 avg=0.038ns sd=0.000ns min=0.038ns max=0.038ns {1 <= 0.168ns, 0 <= 0.224ns, 0 <= 0.252ns, 0 <= 0.266ns, 0 <= 0.280ns}
[11/06 17:18:16    110s]       Leaf  : target=0.280ns count=3 avg=0.220ns sd=0.019ns min=0.207ns max=0.242ns {0 <= 0.168ns, 2 <= 0.224ns, 1 <= 0.252ns, 0 <= 0.266ns, 0 <= 0.280ns}
[11/06 17:18:16    110s]     Clock DAG library cell distribution after 'Clustering' {count}:
[11/06 17:18:16    110s]        Bufs: CLKBUFX4: 3 
[11/06 17:18:16    110s]     Clock DAG hash after 'Clustering': 2880971399490916437 8470487787096502628
[11/06 17:18:16    110s]     CTS services accumulated run-time stats after 'Clustering':
[11/06 17:18:16    110s]       delay calculator: calls=6383, total_wall_time=0.185s, mean_wall_time=0.029ms
[11/06 17:18:16    110s]       legalizer: calls=30, total_wall_time=0.000s, mean_wall_time=0.016ms
[11/06 17:18:16    110s]       steiner router: calls=6380, total_wall_time=0.066s, mean_wall_time=0.010ms
[11/06 17:18:16    110s]     Primary reporting skew groups after 'Clustering':
[11/06 17:18:16    110s]       skew_group clk/constraints: insertion delay [min=0.173, max=0.190, avg=0.180, sd=0.007], skew [0.017 vs 0.265], 100% {0.173, 0.190} (wid=0.002 ws=0.002) (gid=0.188 gs=0.016)
[11/06 17:18:16    110s]           min path sink: M_reg_0__10_/CK
[11/06 17:18:16    110s]           max path sink: rB_reg_18_/CK
[11/06 17:18:16    110s]     Skew group summary after 'Clustering':
[11/06 17:18:16    110s]       skew_group clk/constraints: insertion delay [min=0.173, max=0.190, avg=0.180, sd=0.007], skew [0.017 vs 0.265], 100% {0.173, 0.190} (wid=0.002 ws=0.002) (gid=0.188 gs=0.016)
[11/06 17:18:16    110s]     Legalizer API calls during this step: 30 succeeded with high effort: 30 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[11/06 17:18:16    110s]   Clustering done. (took cpu=0:00:00.3 real=0:00:00.3)
[11/06 17:18:16    110s]   
[11/06 17:18:16    110s]   Post-Clustering Statistics Report
[11/06 17:18:16    110s]   =================================
[11/06 17:18:16    110s]   
[11/06 17:18:16    110s]   Fanout Statistics:
[11/06 17:18:16    110s]   
[11/06 17:18:16    110s]   ----------------------------------------------------------------------------------
[11/06 17:18:16    110s]   Net Type    Count    Mean      Min.      Max.      Std. Dev.    Fanout
[11/06 17:18:16    110s]                        Fanout    Fanout    Fanout    Fanout       Distribution
[11/06 17:18:16    110s]   ----------------------------------------------------------------------------------
[11/06 17:18:16    110s]   Trunk         2       2.000       1         3        1.414      {1 <= 1, 1 <= 3}
[11/06 17:18:16    110s]   Leaf          3      66.667      64        72        4.619      {2 <= 64, 1 <= 72}
[11/06 17:18:16    110s]   ----------------------------------------------------------------------------------
[11/06 17:18:16    110s]   
[11/06 17:18:16    110s]   Clustering Failure Statistics:
[11/06 17:18:16    110s]   
[11/06 17:18:16    110s]   ----------------------------------------------
[11/06 17:18:16    110s]   Net Type    Clusters    Clusters    Transition
[11/06 17:18:16    110s]               Tried       Failed      Failures
[11/06 17:18:16    110s]   ----------------------------------------------
[11/06 17:18:16    110s]   Leaf           5           2            2
[11/06 17:18:16    110s]   ----------------------------------------------
[11/06 17:18:16    110s]   
[11/06 17:18:16    110s]   Clustering Partition Statistics:
[11/06 17:18:16    110s]   
[11/06 17:18:16    110s]   -------------------------------------------------------------------------------------
[11/06 17:18:16    110s]   Net Type    Case B      Case C      Partition    Mean       Min     Max     Std. Dev.
[11/06 17:18:16    110s]               Fraction    Fraction    Count        Size       Size    Size    Size
[11/06 17:18:16    110s]   -------------------------------------------------------------------------------------
[11/06 17:18:16    110s]   Leaf         0.000       1.000          1        200.000    200     200       0.000
[11/06 17:18:16    110s]   -------------------------------------------------------------------------------------
[11/06 17:18:16    110s]   
[11/06 17:18:16    110s]   Longest 5 runtime clustering solutions:
[11/06 17:18:16    110s]   
[11/06 17:18:16    110s]   ----------------------------------------------------------------------------
[11/06 17:18:16    110s]   Wall time    Fanout    Instances Added    Iterations    Clock Tree    Driver
[11/06 17:18:16    110s]   ----------------------------------------------------------------------------
[11/06 17:18:16    110s]   69362.336     200         0                  0          clk           clk
[11/06 17:18:16    110s]   ----------------------------------------------------------------------------
[11/06 17:18:16    110s]   
[11/06 17:18:16    110s]   Bottom-up runtime statistics:
[11/06 17:18:16    110s]   
[11/06 17:18:16    110s]   --------------------------------------------------------
[11/06 17:18:16    110s]   Mean         Min          Max          Std. Dev    Count
[11/06 17:18:16    110s]   --------------------------------------------------------
[11/06 17:18:16    110s]   69362.336    69362.336    69362.336     0.000         1
[11/06 17:18:16    110s]   --------------------------------------------------------
[11/06 17:18:16    110s]   
[11/06 17:18:16    110s]   
[11/06 17:18:16    110s]   Looking for fanout violations...
[11/06 17:18:16    110s]   Looking for fanout violations done.
[11/06 17:18:16    110s]   CongRepair After Initial Clustering...
[11/06 17:18:16    110s]   Reset timing graph...
[11/06 17:18:16    110s] Ignoring AAE DB Resetting ...
[11/06 17:18:16    110s]   Reset timing graph done.
[11/06 17:18:16    110s]   Leaving CCOpt scope - Early Global Route...
[11/06 17:18:16    110s] OPERPROF: Starting spDPlaceCleanup(full) at level 1, MEM:2736.9M, EPOCH TIME: 1762467496.642970
[11/06 17:18:16    110s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:200).
[11/06 17:18:16    110s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/06 17:18:16    110s] All LLGs are deleted
[11/06 17:18:16    110s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/06 17:18:16    110s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/06 17:18:16    110s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2736.9M, EPOCH TIME: 1762467496.646350
[11/06 17:18:16    110s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2736.9M, EPOCH TIME: 1762467496.646491
[11/06 17:18:16    110s] OPERPROF: Finished spDPlaceCleanup(full) at level 1, CPU:0.005, REAL:0.005, MEM:2698.9M, EPOCH TIME: 1762467496.647543
[11/06 17:18:16    110s]   Clock implementation routing...
[11/06 17:18:16    110s] Net route status summary:
[11/06 17:18:16    110s]   Clock:         4 (unrouted=4, trialRouted=0, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
[11/06 17:18:16    110s]   Non-clock:  1437 (unrouted=42, trialRouted=1395, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=42, (crossesIlmBoundary AND tooFewTerms=0)])
[11/06 17:18:16    110s]     Routing using eGR only...
[11/06 17:18:16    110s]       Early Global Route - eGR only step...
[11/06 17:18:16    110s] (ccopt eGR): There are 4 nets to be routed. 0 nets have skip routing designation.
[11/06 17:18:16    110s] (ccopt eGR): There are 4 nets for routing of which 4 have one or more fixed wires.
[11/06 17:18:16    110s] (ccopt eGR): Start to route 4 all nets
[11/06 17:18:16    110s] [PSP]    Started Early Global Route kernel ( Curr Mem: 2698.93 MB )
[11/06 17:18:16    110s] (I)      ==================== Layers =====================
[11/06 17:18:16    110s] (I)      +-----+----+---------+---------+--------+-------+
[11/06 17:18:16    110s] (I)      | DB# | ID |    Name |    Type | #Masks | Extra |
[11/06 17:18:16    110s] (I)      +-----+----+---------+---------+--------+-------+
[11/06 17:18:16    110s] (I)      |  33 |  0 |    Cont |     cut |      1 |       |
[11/06 17:18:16    110s] (I)      |   1 |  1 |  Metal1 |    wire |      1 |       |
[11/06 17:18:16    110s] (I)      |  34 |  1 |    Via1 |     cut |      1 |       |
[11/06 17:18:16    110s] (I)      |   2 |  2 |  Metal2 |    wire |      1 |       |
[11/06 17:18:16    110s] (I)      |  35 |  2 |    Via2 |     cut |      1 |       |
[11/06 17:18:16    110s] (I)      |   3 |  3 |  Metal3 |    wire |      1 |       |
[11/06 17:18:16    110s] (I)      |  36 |  3 |    Via3 |     cut |      1 |       |
[11/06 17:18:16    110s] (I)      |   4 |  4 |  Metal4 |    wire |      1 |       |
[11/06 17:18:16    110s] (I)      |  37 |  4 |    Via4 |     cut |      1 |       |
[11/06 17:18:16    110s] (I)      |   5 |  5 |  Metal5 |    wire |      1 |       |
[11/06 17:18:16    110s] (I)      |  38 |  5 |    Via5 |     cut |      1 |       |
[11/06 17:18:16    110s] (I)      |   6 |  6 |  Metal6 |    wire |      1 |       |
[11/06 17:18:16    110s] (I)      |  39 |  6 |    Via6 |     cut |      1 |       |
[11/06 17:18:16    110s] (I)      |   7 |  7 |  Metal7 |    wire |      1 |       |
[11/06 17:18:16    110s] (I)      |  40 |  7 |    Via7 |     cut |      1 |       |
[11/06 17:18:16    110s] (I)      |   8 |  8 |  Metal8 |    wire |      1 |       |
[11/06 17:18:16    110s] (I)      |  41 |  8 |    Via8 |     cut |      1 |       |
[11/06 17:18:16    110s] (I)      |   9 |  9 |  Metal9 |    wire |      1 |       |
[11/06 17:18:16    110s] (I)      |  42 |  9 |    Via9 |     cut |      1 |       |
[11/06 17:18:16    110s] (I)      |  10 | 10 | Metal10 |    wire |      1 |       |
[11/06 17:18:16    110s] (I)      |  43 | 10 |   Via10 |     cut |      1 |       |
[11/06 17:18:16    110s] (I)      |  11 | 11 | Metal11 |    wire |      1 |       |
[11/06 17:18:16    110s] (I)      +-----+----+---------+---------+--------+-------+
[11/06 17:18:16    110s] (I)      |  64 | 64 | OVERLAP | overlap |        |       |
[11/06 17:18:16    110s] (I)      |  65 | 65 | PWdummy |   other |        |    MS |
[11/06 17:18:16    110s] (I)      |  66 | 66 |   Nwell |   other |        |    MS |
[11/06 17:18:16    110s] (I)      |  67 | 67 |   Oxide |   other |        |    MS |
[11/06 17:18:16    110s] (I)      |  68 | 68 |    Nhvt | implant |        |       |
[11/06 17:18:16    110s] (I)      |  69 | 69 |    Nimp | implant |        |       |
[11/06 17:18:16    110s] (I)      |  70 | 70 |    Phvt | implant |        |       |
[11/06 17:18:16    110s] (I)      |  71 | 71 |    Pimp | implant |        |       |
[11/06 17:18:16    110s] (I)      |  72 | 72 |    Nzvt | implant |        |       |
[11/06 17:18:16    110s] (I)      |  73 | 73 |    Nlvt | implant |        |       |
[11/06 17:18:16    110s] (I)      |  74 | 74 |    Plvt | implant |        |       |
[11/06 17:18:16    110s] (I)      |  75 | 75 |  SiProt | implant |        |       |
[11/06 17:18:16    110s] (I)      |   0 |  0 |    Poly |   other |        |    MS |
[11/06 17:18:16    110s] (I)      |  44 | 44 | Bondpad |   other |        |       |
[11/06 17:18:16    110s] (I)      +-----+----+---------+---------+--------+-------+
[11/06 17:18:16    110s] (I)      Started Import and model ( Curr Mem: 2698.93 MB )
[11/06 17:18:16    110s] (I)      Default pattern map key = mult_unsigned_default.
[11/06 17:18:16    110s] (I)      == Non-default Options ==
[11/06 17:18:16    110s] (I)      Clean congestion better                            : true
[11/06 17:18:16    110s] (I)      Estimate vias on DPT layer                         : true
[11/06 17:18:16    110s] (I)      Clean congestion layer assignment rounds           : 3
[11/06 17:18:16    110s] (I)      Layer constraints as soft constraints              : true
[11/06 17:18:16    110s] (I)      Soft top layer                                     : true
[11/06 17:18:16    110s] (I)      Skip prospective layer relax nets                  : true
[11/06 17:18:16    110s] (I)      Better NDR handling                                : true
[11/06 17:18:16    110s] (I)      Improved NDR modeling in LA                        : true
[11/06 17:18:16    110s] (I)      Routing cost fix for NDR handling                  : true
[11/06 17:18:16    110s] (I)      Block tracks for preroutes                         : true
[11/06 17:18:16    110s] (I)      Assign IRoute by net group key                     : true
[11/06 17:18:16    110s] (I)      Block unroutable channels                          : true
[11/06 17:18:16    110s] (I)      Block unroutable channels 3D                       : true
[11/06 17:18:16    110s] (I)      Bound layer relaxed segment wl                     : true
[11/06 17:18:16    110s] (I)      Blocked pin reach length threshold                 : 2
[11/06 17:18:16    110s] (I)      Check blockage within NDR space in TA              : true
[11/06 17:18:16    110s] (I)      Skip must join for term with via pillar            : true
[11/06 17:18:16    110s] (I)      Model find APA for IO pin                          : true
[11/06 17:18:16    110s] (I)      On pin location for off pin term                   : true
[11/06 17:18:16    110s] (I)      Handle EOL spacing                                 : true
[11/06 17:18:16    110s] (I)      Merge PG vias by gap                               : true
[11/06 17:18:16    110s] (I)      Maximum routing layer                              : 11
[11/06 17:18:16    110s] (I)      Route selected nets only                           : true
[11/06 17:18:16    110s] (I)      Refine MST                                         : true
[11/06 17:18:16    110s] (I)      Honor PRL                                          : true
[11/06 17:18:16    110s] (I)      Strong congestion aware                            : true
[11/06 17:18:16    110s] (I)      Improved initial location for IRoutes              : true
[11/06 17:18:16    110s] (I)      Multi panel TA                                     : true
[11/06 17:18:16    110s] (I)      Penalize wire overlap                              : true
[11/06 17:18:16    110s] (I)      Expand small instance blockage                     : true
[11/06 17:18:16    110s] (I)      Reduce via in TA                                   : true
[11/06 17:18:16    110s] (I)      SS-aware routing                                   : true
[11/06 17:18:16    110s] (I)      Improve tree edge sharing                          : true
[11/06 17:18:16    110s] (I)      Improve 2D via estimation                          : true
[11/06 17:18:16    110s] (I)      Refine Steiner tree                                : true
[11/06 17:18:16    110s] (I)      Build spine tree                                   : true
[11/06 17:18:16    110s] (I)      Model pass through capacity                        : true
[11/06 17:18:16    110s] (I)      Extend blockages by a half GCell                   : true
[11/06 17:18:16    110s] (I)      Consider pin shapes                                : true
[11/06 17:18:16    110s] (I)      Consider pin shapes for all nodes                  : true
[11/06 17:18:16    110s] (I)      Consider NR APA                                    : true
[11/06 17:18:16    110s] (I)      Consider IO pin shape                              : true
[11/06 17:18:16    110s] (I)      Fix pin connection bug                             : true
[11/06 17:18:16    110s] (I)      Consider layer RC for local wires                  : true
[11/06 17:18:16    110s] (I)      Route to clock mesh pin                            : true
[11/06 17:18:16    110s] (I)      LA-aware pin escape length                         : 2
[11/06 17:18:16    110s] (I)      Connect multiple ports                             : true
[11/06 17:18:16    110s] (I)      Split for must join                                : true
[11/06 17:18:16    110s] (I)      Number of threads                                  : 1
[11/06 17:18:16    110s] (I)      Routing effort level                               : 10000
[11/06 17:18:16    110s] (I)      Prefer layer length threshold                      : 8
[11/06 17:18:16    110s] (I)      Overflow penalty cost                              : 10
[11/06 17:18:16    110s] (I)      A-star cost                                        : 0.300000
[11/06 17:18:16    110s] (I)      Misalignment cost                                  : 10.000000
[11/06 17:18:16    110s] (I)      Threshold for short IRoute                         : 6
[11/06 17:18:16    110s] (I)      Via cost during post routing                       : 1.000000
[11/06 17:18:16    110s] (I)      Layer congestion ratios                            : { { 1.0 } }
[11/06 17:18:16    110s] (I)      Source-to-sink ratio                               : 0.300000
[11/06 17:18:16    110s] (I)      Scenic ratio bound                                 : 3.000000
[11/06 17:18:16    110s] (I)      Segment layer relax scenic ratio                   : 1.250000
[11/06 17:18:16    110s] (I)      Source-sink aware LA ratio                         : 0.500000
[11/06 17:18:16    110s] (I)      PG-aware similar topology routing                  : true
[11/06 17:18:16    110s] (I)      Maze routing via cost fix                          : true
[11/06 17:18:16    110s] (I)      Apply PRL on PG terms                              : true
[11/06 17:18:16    110s] (I)      Apply PRL on obs objects                           : true
[11/06 17:18:16    110s] (I)      Handle range-type spacing rules                    : true
[11/06 17:18:16    110s] (I)      PG gap threshold multiplier                        : 10.000000
[11/06 17:18:16    110s] (I)      Parallel spacing query fix                         : true
[11/06 17:18:16    110s] (I)      Force source to root IR                            : true
[11/06 17:18:16    110s] (I)      Layer Weights                                      : L2:4 L3:2.5
[11/06 17:18:16    110s] (I)      Do not relax to DPT layer                          : true
[11/06 17:18:16    110s] (I)      No DPT in post routing                             : true
[11/06 17:18:16    110s] (I)      Modeling PG via merging fix                        : true
[11/06 17:18:16    110s] (I)      Shield aware TA                                    : true
[11/06 17:18:16    110s] (I)      Strong shield aware TA                             : true
[11/06 17:18:16    110s] (I)      Overflow calculation fix in LA                     : true
[11/06 17:18:16    110s] (I)      Post routing fix                                   : true
[11/06 17:18:16    110s] (I)      Strong post routing                                : true
[11/06 17:18:16    110s] (I)      NDR via pillar fix                                 : true
[11/06 17:18:16    110s] (I)      Violation on path threshold                        : 1
[11/06 17:18:16    110s] (I)      Pass through capacity modeling                     : true
[11/06 17:18:16    110s] (I)      Select the non-relaxed segments in post routing stage : true
[11/06 17:18:16    110s] (I)      Select term pin box for io pin                     : true
[11/06 17:18:16    110s] (I)      Penalize NDR sharing                               : true
[11/06 17:18:16    110s] (I)      Enable special modeling                            : false
[11/06 17:18:16    110s] (I)      Keep fixed segments                                : true
[11/06 17:18:16    110s] (I)      Reorder net groups by key                          : true
[11/06 17:18:16    110s] (I)      Increase net scenic ratio                          : true
[11/06 17:18:16    110s] (I)      Method to set GCell size                           : row
[11/06 17:18:16    110s] (I)      Connect multiple ports and must join fix           : true
[11/06 17:18:16    110s] (I)      Avoid high resistance layers                       : true
[11/06 17:18:16    110s] (I)      Model find APA for IO pin fix                      : true
[11/06 17:18:16    110s] (I)      Avoid connecting non-metal layers                  : true
[11/06 17:18:16    110s] (I)      Use track pitch for NDR                            : true
[11/06 17:18:16    110s] (I)      Enable layer relax to lower layer                  : true
[11/06 17:18:16    110s] (I)      Enable layer relax to upper layer                  : true
[11/06 17:18:16    110s] (I)      Top layer relaxation fix                           : true
[11/06 17:18:16    110s] (I)      Handle non-default track width                     : false
[11/06 17:18:16    110s] (I)      Counted 221 PG shapes. We will not process PG shapes layer by layer.
[11/06 17:18:16    110s] (I)      Use row-based GCell size
[11/06 17:18:16    110s] (I)      Use row-based GCell align
[11/06 17:18:16    110s] (I)      layer 0 area = 80000
[11/06 17:18:16    110s] (I)      layer 1 area = 80000
[11/06 17:18:16    110s] (I)      layer 2 area = 80000
[11/06 17:18:16    110s] (I)      layer 3 area = 80000
[11/06 17:18:16    110s] (I)      layer 4 area = 80000
[11/06 17:18:16    110s] (I)      layer 5 area = 80000
[11/06 17:18:16    110s] (I)      layer 6 area = 80000
[11/06 17:18:16    110s] (I)      layer 7 area = 80000
[11/06 17:18:16    110s] (I)      layer 8 area = 80000
[11/06 17:18:16    110s] (I)      layer 9 area = 400000
[11/06 17:18:16    110s] (I)      layer 10 area = 400000
[11/06 17:18:16    110s] (I)      GCell unit size   : 3420
[11/06 17:18:16    110s] (I)      GCell multiplier  : 1
[11/06 17:18:16    110s] (I)      GCell row height  : 3420
[11/06 17:18:16    110s] (I)      Actual row height : 3420
[11/06 17:18:16    110s] (I)      GCell align ref   : 10000 10260
[11/06 17:18:16    110s] [NR-eGR] Track table information for default rule: 
[11/06 17:18:16    110s] [NR-eGR] Metal1 has single uniform track structure
[11/06 17:18:16    110s] [NR-eGR] Metal2 has single uniform track structure
[11/06 17:18:16    110s] [NR-eGR] Metal3 has single uniform track structure
[11/06 17:18:16    110s] [NR-eGR] Metal4 has single uniform track structure
[11/06 17:18:16    110s] [NR-eGR] Metal5 has single uniform track structure
[11/06 17:18:16    110s] [NR-eGR] Metal6 has single uniform track structure
[11/06 17:18:16    110s] [NR-eGR] Metal7 has single uniform track structure
[11/06 17:18:16    110s] [NR-eGR] Metal8 has single uniform track structure
[11/06 17:18:16    110s] [NR-eGR] Metal9 has single uniform track structure
[11/06 17:18:16    110s] [NR-eGR] Metal10 has single uniform track structure
[11/06 17:18:16    110s] [NR-eGR] Metal11 has single uniform track structure
[11/06 17:18:16    110s] (I)      ==================== Default via =====================
[11/06 17:18:16    110s] (I)      +----+------------------+----------------------------+
[11/06 17:18:16    110s] (I)      |  Z | Code  Single-Cut | Code  Multi-Cut            |
[11/06 17:18:16    110s] (I)      +----+------------------+----------------------------+
[11/06 17:18:16    110s] (I)      |  1 |    3  M2_M1_VH   |  100  M2_M1_1x2_VV_N       |
[11/06 17:18:16    110s] (I)      |  2 |   11  M3_M2_HV   |   16  M3_M2_2x1_VH_W       |
[11/06 17:18:16    110s] (I)      |  3 |   21  M4_M3_VH   |   26  M4_M3_2x1_HV_W       |
[11/06 17:18:16    110s] (I)      |  4 |   31  M5_M4_HV   |   37  M5_M4_1x2_VH_N       |
[11/06 17:18:16    110s] (I)      |  5 |   41  M6_M5_VH   |   46  M6_M5_2x1_HV_W       |
[11/06 17:18:16    110s] (I)      |  6 |   51  M7_M6_HV   |   56  M7_M6_2x1_VH_W       |
[11/06 17:18:16    110s] (I)      |  7 |   61  M8_M7_VH   |   67  M8_M7_1x2_HV_N       |
[11/06 17:18:16    110s] (I)      |  8 |   71  M9_M8_HV   |   76  M9_M8_2x1_VH_W       |
[11/06 17:18:16    110s] (I)      |  9 |   81  M10_M9_VH  |   83  M10_M9_2x1_HV_E      |
[11/06 17:18:16    110s] (I)      | 10 |   89  M11_M10_HV |  119  M11_M10_1x2_VH_S_NEW |
[11/06 17:18:16    110s] (I)      +----+------------------+----------------------------+
[11/06 17:18:16    110s] [NR-eGR] Read 28 PG shapes
[11/06 17:18:16    110s] [NR-eGR] Read 0 clock shapes
[11/06 17:18:16    110s] [NR-eGR] Read 0 other shapes
[11/06 17:18:16    110s] [NR-eGR] #Routing Blockages  : 0
[11/06 17:18:16    110s] [NR-eGR] #Instance Blockages : 0
[11/06 17:18:16    110s] [NR-eGR] #PG Blockages       : 28
[11/06 17:18:16    110s] [NR-eGR] #Halo Blockages     : 0
[11/06 17:18:16    110s] [NR-eGR] #Boundary Blockages : 0
[11/06 17:18:16    110s] [NR-eGR] #Clock Blockages    : 0
[11/06 17:18:16    110s] [NR-eGR] #Other Blockages    : 0
[11/06 17:18:16    110s] (I)      Design has 0 blackboxes considered as all layer blockages.
[11/06 17:18:16    110s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[11/06 17:18:16    110s] [NR-eGR] Read 1399 nets ( ignored 1395 )
[11/06 17:18:16    110s] [NR-eGR] Connected 0 must-join pins/ports
[11/06 17:18:16    110s] (I)      early_global_route_priority property id does not exist.
[11/06 17:18:16    110s] (I)      Read Num Blocks=114  Num Prerouted Wires=0  Num CS=0
[11/06 17:18:16    110s] (I)      Layer 1 (V) : #blockages 114 : #preroutes 0
[11/06 17:18:16    110s] (I)      Layer 2 (H) : #blockages 0 : #preroutes 0
[11/06 17:18:16    110s] (I)      Layer 3 (V) : #blockages 0 : #preroutes 0
[11/06 17:18:16    110s] (I)      Layer 4 (H) : #blockages 0 : #preroutes 0
[11/06 17:18:16    110s] (I)      Layer 5 (V) : #blockages 0 : #preroutes 0
[11/06 17:18:16    110s] (I)      Layer 6 (H) : #blockages 0 : #preroutes 0
[11/06 17:18:16    110s] (I)      Layer 7 (V) : #blockages 0 : #preroutes 0
[11/06 17:18:16    110s] (I)      Layer 8 (H) : #blockages 0 : #preroutes 0
[11/06 17:18:16    110s] (I)      Layer 9 (V) : #blockages 0 : #preroutes 0
[11/06 17:18:16    110s] (I)      Layer 10 (H) : #blockages 0 : #preroutes 0
[11/06 17:18:16    110s] (I)      Moved 1 terms for better access 
[11/06 17:18:16    110s] (I)      Number of ignored nets                =      0
[11/06 17:18:16    110s] (I)      Number of connected nets              =      0
[11/06 17:18:16    110s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[11/06 17:18:16    110s] (I)      Number of clock nets                  =      4.  Ignored: No
[11/06 17:18:16    110s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[11/06 17:18:16    110s] (I)      Number of special nets                =      0.  Ignored: Yes
[11/06 17:18:16    110s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[11/06 17:18:16    110s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[11/06 17:18:16    110s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[11/06 17:18:16    110s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[11/06 17:18:16    110s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[11/06 17:18:16    110s] [NR-eGR] There are 4 clock nets ( 4 with NDR ).
[11/06 17:18:16    110s] (I)      Ndr track 0 does not exist
[11/06 17:18:16    110s] (I)      ---------------------Grid Graph Info--------------------
[11/06 17:18:16    110s] (I)      Routing area        : (0, 0) - (170800, 157320)
[11/06 17:18:16    110s] (I)      Core area           : (10000, 10260) - (160800, 147060)
[11/06 17:18:16    110s] (I)      Site width          :   400  (dbu)
[11/06 17:18:16    110s] (I)      Row height          :  3420  (dbu)
[11/06 17:18:16    110s] (I)      GCell row height    :  3420  (dbu)
[11/06 17:18:16    110s] (I)      GCell width         :  3420  (dbu)
[11/06 17:18:16    110s] (I)      GCell height        :  3420  (dbu)
[11/06 17:18:16    110s] (I)      Grid                :    50    46    11
[11/06 17:18:16    110s] (I)      Layer numbers       :     1     2     3     4     5     6     7     8     9    10    11
[11/06 17:18:16    110s] (I)      Vertical capacity   :     0  3420     0  3420     0  3420     0  3420     0  3420     0
[11/06 17:18:16    110s] (I)      Horizontal capacity :     0     0  3420     0  3420     0  3420     0  3420     0  3420
[11/06 17:18:16    110s] (I)      Default wire width  :   120   160   160   160   160   160   160   160   160   440   440
[11/06 17:18:16    110s] (I)      Default wire space  :   120   140   140   140   140   140   140   140   140   400   400
[11/06 17:18:16    110s] (I)      Default wire pitch  :   240   300   300   300   300   300   300   300   300   840   840
[11/06 17:18:16    110s] (I)      Default pitch size  :   240   400   380   400   380   400   380   400   380  1000   950
[11/06 17:18:16    110s] (I)      First track coord   :   190   200   190   200   190   200   190   200   190  1200   950
[11/06 17:18:16    110s] (I)      Num tracks per GCell: 14.25  8.55  9.00  8.55  9.00  8.55  9.00  8.55  9.00  3.42  3.60
[11/06 17:18:16    110s] (I)      Total num of tracks :   414   427   414   427   414   427   414   427   414   170   165
[11/06 17:18:16    110s] (I)      Num of masks        :     1     1     1     1     1     1     1     1     1     1     1
[11/06 17:18:16    110s] (I)      Num of trim masks   :     0     0     0     0     0     0     0     0     0     0     0
[11/06 17:18:16    110s] (I)      --------------------------------------------------------
[11/06 17:18:16    110s] 
[11/06 17:18:16    110s] [NR-eGR] ============ Routing rule table ============
[11/06 17:18:16    110s] [NR-eGR] Rule id: 0  Nets: 4
[11/06 17:18:16    110s] (I)      ID:0 Default:no NDR Track ID:0 NDR ViaID:-1 Extra space:1 #Shields:0 Max Demand(H/V):2/2
[11/06 17:18:16    110s] (I)                    Layer    2    3    4    5    6    7    8    9    10    11 
[11/06 17:18:16    110s] (I)                    Pitch  800  760  800  760  800  760  800  760  2000  1900 
[11/06 17:18:16    110s] (I)             #Used tracks    2    2    2    2    2    2    2    2     2     2 
[11/06 17:18:16    110s] (I)       #Fully used tracks    1    1    1    1    1    1    1    1     1     1 
[11/06 17:18:16    110s] [NR-eGR] ========================================
[11/06 17:18:16    110s] [NR-eGR] 
[11/06 17:18:16    110s] (I)      =============== Blocked Tracks ===============
[11/06 17:18:16    110s] (I)      +-------+---------+----------+---------------+
[11/06 17:18:16    110s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[11/06 17:18:16    110s] (I)      +-------+---------+----------+---------------+
[11/06 17:18:16    110s] (I)      |     1 |       0 |        0 |         0.00% |
[11/06 17:18:16    110s] (I)      |     2 |   19642 |     1260 |         6.41% |
[11/06 17:18:16    110s] (I)      |     3 |   20700 |        0 |         0.00% |
[11/06 17:18:16    110s] (I)      |     4 |   19642 |        0 |         0.00% |
[11/06 17:18:16    110s] (I)      |     5 |   20700 |        0 |         0.00% |
[11/06 17:18:16    110s] (I)      |     6 |   19642 |        0 |         0.00% |
[11/06 17:18:16    110s] (I)      |     7 |   20700 |        0 |         0.00% |
[11/06 17:18:16    110s] (I)      |     8 |   19642 |        0 |         0.00% |
[11/06 17:18:16    110s] (I)      |     9 |   20700 |        0 |         0.00% |
[11/06 17:18:16    110s] (I)      |    10 |    7820 |        0 |         0.00% |
[11/06 17:18:16    110s] (I)      |    11 |    8250 |        0 |         0.00% |
[11/06 17:18:16    110s] (I)      +-------+---------+----------+---------------+
[11/06 17:18:16    110s] (I)      Finished Import and model ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2698.93 MB )
[11/06 17:18:16    110s] (I)      Reset routing kernel
[11/06 17:18:16    110s] (I)      Started Global Routing ( Curr Mem: 2698.93 MB )
[11/06 17:18:16    110s] (I)      totalPins=207  totalGlobalPin=207 (100.00%)
[11/06 17:18:16    110s] (I)      total 2D Cap : 40342 = (20700 H, 19642 V)
[11/06 17:18:16    110s] [NR-eGR] Layer group 1: route 4 net(s) in layer range [3, 4]
[11/06 17:18:16    110s] (I)      
[11/06 17:18:16    110s] (I)      ============  Phase 1a Route ============
[11/06 17:18:16    110s] (I)      Usage: 389 = (175 H, 214 V) = (0.85% H, 1.09% V) = (2.992e+02um H, 3.659e+02um V)
[11/06 17:18:16    110s] (I)      
[11/06 17:18:16    110s] (I)      ============  Phase 1b Route ============
[11/06 17:18:16    110s] (I)      Usage: 389 = (175 H, 214 V) = (0.85% H, 1.09% V) = (2.992e+02um H, 3.659e+02um V)
[11/06 17:18:16    110s] (I)      Overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 6.651900e+02um
[11/06 17:18:16    110s] (I)      
[11/06 17:18:16    110s] (I)      ============  Phase 1c Route ============
[11/06 17:18:16    110s] (I)      Usage: 389 = (175 H, 214 V) = (0.85% H, 1.09% V) = (2.992e+02um H, 3.659e+02um V)
[11/06 17:18:16    110s] (I)      
[11/06 17:18:16    110s] (I)      ============  Phase 1d Route ============
[11/06 17:18:16    110s] (I)      Usage: 389 = (175 H, 214 V) = (0.85% H, 1.09% V) = (2.992e+02um H, 3.659e+02um V)
[11/06 17:18:16    110s] (I)      
[11/06 17:18:16    110s] (I)      ============  Phase 1e Route ============
[11/06 17:18:16    110s] (I)      Usage: 389 = (175 H, 214 V) = (0.85% H, 1.09% V) = (2.992e+02um H, 3.659e+02um V)
[11/06 17:18:16    110s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 6.651900e+02um
[11/06 17:18:16    110s] (I)      
[11/06 17:18:16    110s] (I)      ============  Phase 1f Route ============
[11/06 17:18:16    110s] (I)      Usage: 389 = (175 H, 214 V) = (0.85% H, 1.09% V) = (2.992e+02um H, 3.659e+02um V)
[11/06 17:18:16    110s] (I)      
[11/06 17:18:16    110s] (I)      ============  Phase 1g Route ============
[11/06 17:18:16    110s] (I)      Usage: 389 = (176 H, 213 V) = (0.85% H, 1.08% V) = (3.010e+02um H, 3.642e+02um V)
[11/06 17:18:16    110s] (I)      #Nets         : 4
[11/06 17:18:16    110s] (I)      #Relaxed nets : 0
[11/06 17:18:16    110s] (I)      Wire length   : 389
[11/06 17:18:16    110s] (I)      
[11/06 17:18:16    110s] (I)      ============  Phase 1h Route ============
[11/06 17:18:16    110s] (I)      Usage: 389 = (176 H, 213 V) = (0.85% H, 1.08% V) = (3.010e+02um H, 3.642e+02um V)
[11/06 17:18:16    110s] (I)      
[11/06 17:18:16    110s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[11/06 17:18:16    110s] [NR-eGR]                        OverCon            
[11/06 17:18:16    110s] [NR-eGR]                         #Gcell     %Gcell
[11/06 17:18:16    110s] [NR-eGR]        Layer             (1-0)    OverCon
[11/06 17:18:16    110s] [NR-eGR] ----------------------------------------------
[11/06 17:18:16    110s] [NR-eGR]  Metal1 ( 1)         0( 0.00%)   ( 0.00%) 
[11/06 17:18:16    110s] [NR-eGR]  Metal2 ( 2)         0( 0.00%)   ( 0.00%) 
[11/06 17:18:16    110s] [NR-eGR]  Metal3 ( 3)         0( 0.00%)   ( 0.00%) 
[11/06 17:18:16    110s] [NR-eGR]  Metal4 ( 4)         0( 0.00%)   ( 0.00%) 
[11/06 17:18:16    110s] [NR-eGR]  Metal5 ( 5)         0( 0.00%)   ( 0.00%) 
[11/06 17:18:16    110s] [NR-eGR]  Metal6 ( 6)         0( 0.00%)   ( 0.00%) 
[11/06 17:18:16    110s] [NR-eGR]  Metal7 ( 7)         0( 0.00%)   ( 0.00%) 
[11/06 17:18:16    110s] [NR-eGR]  Metal8 ( 8)         0( 0.00%)   ( 0.00%) 
[11/06 17:18:16    110s] [NR-eGR]  Metal9 ( 9)         0( 0.00%)   ( 0.00%) 
[11/06 17:18:16    110s] [NR-eGR] Metal10 (10)         0( 0.00%)   ( 0.00%) 
[11/06 17:18:16    110s] [NR-eGR] Metal11 (11)         0( 0.00%)   ( 0.00%) 
[11/06 17:18:16    110s] [NR-eGR] ----------------------------------------------
[11/06 17:18:16    110s] [NR-eGR]        Total         0( 0.00%)   ( 0.00%) 
[11/06 17:18:16    110s] [NR-eGR] 
[11/06 17:18:16    110s] (I)      Finished Global Routing ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2698.93 MB )
[11/06 17:18:16    110s] (I)      total 2D Cap : 176196 = (91050 H, 85146 V)
[11/06 17:18:16    110s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[11/06 17:18:16    110s] (I)      ============= Track Assignment ============
[11/06 17:18:16    110s] (I)      Started Track Assignment (1T) ( Curr Mem: 2698.93 MB )
[11/06 17:18:16    110s] (I)      Initialize Track Assignment ( max pin layer : 11 )
[11/06 17:18:16    110s] (I)      Run Multi-thread track assignment
[11/06 17:18:16    110s] (I)      Finished Track Assignment (1T) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2698.93 MB )
[11/06 17:18:16    110s] (I)      Started Export ( Curr Mem: 2698.93 MB )
[11/06 17:18:16    110s] [NR-eGR]                  Length (um)   Vias 
[11/06 17:18:16    110s] [NR-eGR] ------------------------------------
[11/06 17:18:16    110s] [NR-eGR]  Metal1   (1H)             0   4583 
[11/06 17:18:16    110s] [NR-eGR]  Metal2   (2V)          5967   6214 
[11/06 17:18:16    110s] [NR-eGR]  Metal3   (3H)          6732    707 
[11/06 17:18:16    110s] [NR-eGR]  Metal4   (4V)          2058    261 
[11/06 17:18:16    110s] [NR-eGR]  Metal5   (5H)          1031     12 
[11/06 17:18:16    110s] [NR-eGR]  Metal6   (6V)            53      2 
[11/06 17:18:16    110s] [NR-eGR]  Metal7   (7H)             2      0 
[11/06 17:18:16    110s] [NR-eGR]  Metal8   (8V)             0      0 
[11/06 17:18:16    110s] [NR-eGR]  Metal9   (9H)             0      0 
[11/06 17:18:16    110s] [NR-eGR]  Metal10  (10V)            0      0 
[11/06 17:18:16    110s] [NR-eGR]  Metal11  (11H)            0      0 
[11/06 17:18:16    110s] [NR-eGR] ------------------------------------
[11/06 17:18:16    110s] [NR-eGR]           Total        15843  11779 
[11/06 17:18:16    110s] [NR-eGR] --------------------------------------------------------------------------
[11/06 17:18:16    110s] [NR-eGR] Total half perimeter of net bounding box: 12772um
[11/06 17:18:16    110s] [NR-eGR] Total length: 15843um, number of vias: 11779
[11/06 17:18:16    110s] [NR-eGR] --------------------------------------------------------------------------
[11/06 17:18:16    110s] [NR-eGR] Total eGR-routed clock nets wire length: 700um, number of vias: 497
[11/06 17:18:16    110s] [NR-eGR] --------------------------------------------------------------------------
[11/06 17:18:16    110s] [NR-eGR] Report for selected net(s) only.
[11/06 17:18:16    110s] [NR-eGR]                  Length (um)  Vias 
[11/06 17:18:16    110s] [NR-eGR] -----------------------------------
[11/06 17:18:16    110s] [NR-eGR]  Metal1   (1H)             0   206 
[11/06 17:18:16    110s] [NR-eGR]  Metal2   (2V)           215   216 
[11/06 17:18:16    110s] [NR-eGR]  Metal3   (3H)           309    75 
[11/06 17:18:16    110s] [NR-eGR]  Metal4   (4V)           176     0 
[11/06 17:18:16    110s] [NR-eGR]  Metal5   (5H)             0     0 
[11/06 17:18:16    110s] [NR-eGR]  Metal6   (6V)             0     0 
[11/06 17:18:16    110s] [NR-eGR]  Metal7   (7H)             0     0 
[11/06 17:18:16    110s] [NR-eGR]  Metal8   (8V)             0     0 
[11/06 17:18:16    110s] [NR-eGR]  Metal9   (9H)             0     0 
[11/06 17:18:16    110s] [NR-eGR]  Metal10  (10V)            0     0 
[11/06 17:18:16    110s] [NR-eGR]  Metal11  (11H)            0     0 
[11/06 17:18:16    110s] [NR-eGR] -----------------------------------
[11/06 17:18:16    110s] [NR-eGR]           Total          700   497 
[11/06 17:18:16    110s] [NR-eGR] --------------------------------------------------------------------------
[11/06 17:18:16    110s] [NR-eGR] Total half perimeter of net bounding box: 356um
[11/06 17:18:16    110s] [NR-eGR] Total length: 700um, number of vias: 497
[11/06 17:18:16    110s] [NR-eGR] --------------------------------------------------------------------------
[11/06 17:18:16    110s] [NR-eGR] Total routed clock nets wire length: 700um, number of vias: 497
[11/06 17:18:16    110s] [NR-eGR] --------------------------------------------------------------------------
[11/06 17:18:16    110s] (I)      Finished Export ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2698.93 MB )
[11/06 17:18:16    110s] [NR-eGR] Finished Early Global Route kernel ( CPU: 0.04 sec, Real: 0.04 sec, Curr Mem: 2698.93 MB )
[11/06 17:18:16    110s] (I)      ====================================== Runtime Summary ======================================
[11/06 17:18:16    110s] (I)       Step                                          %       Start      Finish      Real       CPU 
[11/06 17:18:16    110s] (I)      ---------------------------------------------------------------------------------------------
[11/06 17:18:16    110s] (I)       Early Global Route kernel               100.00%  242.57 sec  242.60 sec  0.04 sec  0.04 sec 
[11/06 17:18:16    110s] (I)       +-Import and model                       38.70%  242.57 sec  242.59 sec  0.01 sec  0.01 sec 
[11/06 17:18:16    110s] (I)       | +-Create place DB                       9.28%  242.57 sec  242.58 sec  0.00 sec  0.00 sec 
[11/06 17:18:16    110s] (I)       | | +-Import place data                   9.13%  242.57 sec  242.58 sec  0.00 sec  0.00 sec 
[11/06 17:18:16    110s] (I)       | | | +-Read instances and placement      2.87%  242.57 sec  242.57 sec  0.00 sec  0.00 sec 
[11/06 17:18:16    110s] (I)       | | | +-Read nets                         5.93%  242.57 sec  242.57 sec  0.00 sec  0.00 sec 
[11/06 17:18:16    110s] (I)       | +-Create route DB                      19.51%  242.58 sec  242.58 sec  0.01 sec  0.01 sec 
[11/06 17:18:16    110s] (I)       | | +-Import route data (1T)             16.51%  242.58 sec  242.58 sec  0.01 sec  0.01 sec 
[11/06 17:18:16    110s] (I)       | | | +-Read blockages ( Layer 2-11 )     2.27%  242.58 sec  242.58 sec  0.00 sec  0.00 sec 
[11/06 17:18:16    110s] (I)       | | | | +-Read routing blockages          0.01%  242.58 sec  242.58 sec  0.00 sec  0.00 sec 
[11/06 17:18:16    110s] (I)       | | | | +-Read instance blockages         0.71%  242.58 sec  242.58 sec  0.00 sec  0.00 sec 
[11/06 17:18:16    110s] (I)       | | | | +-Read PG blockages               0.19%  242.58 sec  242.58 sec  0.00 sec  0.00 sec 
[11/06 17:18:16    110s] (I)       | | | | +-Read clock blockages            0.05%  242.58 sec  242.58 sec  0.00 sec  0.00 sec 
[11/06 17:18:16    110s] (I)       | | | | +-Read other blockages            0.05%  242.58 sec  242.58 sec  0.00 sec  0.00 sec 
[11/06 17:18:16    110s] (I)       | | | | +-Read halo blockages             0.04%  242.58 sec  242.58 sec  0.00 sec  0.00 sec 
[11/06 17:18:16    110s] (I)       | | | | +-Read boundary cut boxes         0.01%  242.58 sec  242.58 sec  0.00 sec  0.00 sec 
[11/06 17:18:16    110s] (I)       | | | +-Read blackboxes                   0.04%  242.58 sec  242.58 sec  0.00 sec  0.00 sec 
[11/06 17:18:16    110s] (I)       | | | +-Read prerouted                    1.35%  242.58 sec  242.58 sec  0.00 sec  0.00 sec 
[11/06 17:18:16    110s] (I)       | | | +-Read unlegalized nets             0.21%  242.58 sec  242.58 sec  0.00 sec  0.00 sec 
[11/06 17:18:16    110s] (I)       | | | +-Read nets                         0.12%  242.58 sec  242.58 sec  0.00 sec  0.00 sec 
[11/06 17:18:16    110s] (I)       | | | +-Set up via pillars                0.02%  242.58 sec  242.58 sec  0.00 sec  0.00 sec 
[11/06 17:18:16    110s] (I)       | | | +-Initialize 3D grid graph          0.67%  242.58 sec  242.58 sec  0.00 sec  0.00 sec 
[11/06 17:18:16    110s] (I)       | | | +-Model blockage capacity           5.79%  242.58 sec  242.58 sec  0.00 sec  0.00 sec 
[11/06 17:18:16    110s] (I)       | | | | +-Initialize 3D capacity          5.14%  242.58 sec  242.58 sec  0.00 sec  0.00 sec 
[11/06 17:18:16    110s] (I)       | | | +-Move terms for access (1T)        0.24%  242.58 sec  242.58 sec  0.00 sec  0.00 sec 
[11/06 17:18:16    110s] (I)       | +-Read aux data                         0.01%  242.58 sec  242.58 sec  0.00 sec  0.00 sec 
[11/06 17:18:16    110s] (I)       | +-Others data preparation               0.14%  242.58 sec  242.58 sec  0.00 sec  0.00 sec 
[11/06 17:18:16    110s] (I)       | +-Create route kernel                   8.25%  242.58 sec  242.59 sec  0.00 sec  0.00 sec 
[11/06 17:18:16    110s] (I)       +-Global Routing                         19.99%  242.59 sec  242.59 sec  0.01 sec  0.01 sec 
[11/06 17:18:16    110s] (I)       | +-Initialization                        0.16%  242.59 sec  242.59 sec  0.00 sec  0.00 sec 
[11/06 17:18:16    110s] (I)       | +-Net group 1                          17.35%  242.59 sec  242.59 sec  0.01 sec  0.00 sec 
[11/06 17:18:16    110s] (I)       | | +-Generate topology                   6.65%  242.59 sec  242.59 sec  0.00 sec  0.00 sec 
[11/06 17:18:16    110s] (I)       | | +-Phase 1a                            1.69%  242.59 sec  242.59 sec  0.00 sec  0.00 sec 
[11/06 17:18:16    110s] (I)       | | | +-Pattern routing (1T)              1.27%  242.59 sec  242.59 sec  0.00 sec  0.00 sec 
[11/06 17:18:16    110s] (I)       | | +-Phase 1b                            0.23%  242.59 sec  242.59 sec  0.00 sec  0.00 sec 
[11/06 17:18:16    110s] (I)       | | +-Phase 1c                            0.05%  242.59 sec  242.59 sec  0.00 sec  0.00 sec 
[11/06 17:18:16    110s] (I)       | | +-Phase 1d                            0.05%  242.59 sec  242.59 sec  0.00 sec  0.00 sec 
[11/06 17:18:16    110s] (I)       | | +-Phase 1e                            0.49%  242.59 sec  242.59 sec  0.00 sec  0.00 sec 
[11/06 17:18:16    110s] (I)       | | | +-Route legalization                0.19%  242.59 sec  242.59 sec  0.00 sec  0.00 sec 
[11/06 17:18:16    110s] (I)       | | | | +-Legalize Blockage Violations    0.03%  242.59 sec  242.59 sec  0.00 sec  0.00 sec 
[11/06 17:18:16    110s] (I)       | | +-Phase 1f                            0.05%  242.59 sec  242.59 sec  0.00 sec  0.00 sec 
[11/06 17:18:16    110s] (I)       | | +-Phase 1g                            1.69%  242.59 sec  242.59 sec  0.00 sec  0.00 sec 
[11/06 17:18:16    110s] (I)       | | | +-Post Routing                      1.47%  242.59 sec  242.59 sec  0.00 sec  0.00 sec 
[11/06 17:18:16    110s] (I)       | | +-Phase 1h                            1.25%  242.59 sec  242.59 sec  0.00 sec  0.00 sec 
[11/06 17:18:16    110s] (I)       | | | +-Post Routing                      1.03%  242.59 sec  242.59 sec  0.00 sec  0.00 sec 
[11/06 17:18:16    110s] (I)       | | +-Layer assignment (1T)               1.86%  242.59 sec  242.59 sec  0.00 sec  0.00 sec 
[11/06 17:18:16    110s] (I)       +-Export 3D cong map                      2.05%  242.59 sec  242.59 sec  0.00 sec  0.00 sec 
[11/06 17:18:16    110s] (I)       | +-Export 2D cong map                    0.31%  242.59 sec  242.59 sec  0.00 sec  0.00 sec 
[11/06 17:18:16    110s] (I)       +-Extract Global 3D Wires                 0.03%  242.59 sec  242.59 sec  0.00 sec  0.00 sec 
[11/06 17:18:16    110s] (I)       +-Track Assignment (1T)                   8.12%  242.59 sec  242.60 sec  0.00 sec  0.00 sec 
[11/06 17:18:16    110s] (I)       | +-Initialization                        0.07%  242.59 sec  242.59 sec  0.00 sec  0.00 sec 
[11/06 17:18:16    110s] (I)       | +-Track Assignment Kernel               7.48%  242.59 sec  242.60 sec  0.00 sec  0.00 sec 
[11/06 17:18:16    110s] (I)       | +-Free Memory                           0.01%  242.60 sec  242.60 sec  0.00 sec  0.00 sec 
[11/06 17:18:16    110s] (I)       +-Export                                 18.74%  242.60 sec  242.60 sec  0.01 sec  0.01 sec 
[11/06 17:18:16    110s] (I)       | +-Export DB wires                       0.87%  242.60 sec  242.60 sec  0.00 sec  0.00 sec 
[11/06 17:18:16    110s] (I)       | | +-Export all nets                     0.45%  242.60 sec  242.60 sec  0.00 sec  0.00 sec 
[11/06 17:18:16    110s] (I)       | | +-Set wire vias                       0.08%  242.60 sec  242.60 sec  0.00 sec  0.00 sec 
[11/06 17:18:16    110s] (I)       | +-Report wirelength                    11.12%  242.60 sec  242.60 sec  0.00 sec  0.00 sec 
[11/06 17:18:16    110s] (I)       | +-Update net boxes                      6.07%  242.60 sec  242.60 sec  0.00 sec  0.00 sec 
[11/06 17:18:16    110s] (I)       | +-Update timing                         0.01%  242.60 sec  242.60 sec  0.00 sec  0.00 sec 
[11/06 17:18:16    110s] (I)       +-Postprocess design                      0.28%  242.60 sec  242.60 sec  0.00 sec  0.00 sec 
[11/06 17:18:16    110s] (I)      ===================== Summary by functions =====================
[11/06 17:18:16    110s] (I)       Lv  Step                                 %      Real       CPU 
[11/06 17:18:16    110s] (I)      ----------------------------------------------------------------
[11/06 17:18:16    110s] (I)        0  Early Global Route kernel      100.00%  0.04 sec  0.04 sec 
[11/06 17:18:16    110s] (I)        1  Import and model                38.70%  0.01 sec  0.01 sec 
[11/06 17:18:16    110s] (I)        1  Global Routing                  19.99%  0.01 sec  0.01 sec 
[11/06 17:18:16    110s] (I)        1  Export                          18.74%  0.01 sec  0.01 sec 
[11/06 17:18:16    110s] (I)        1  Track Assignment (1T)            8.12%  0.00 sec  0.00 sec 
[11/06 17:18:16    110s] (I)        1  Export 3D cong map               2.05%  0.00 sec  0.00 sec 
[11/06 17:18:16    110s] (I)        1  Postprocess design               0.28%  0.00 sec  0.00 sec 
[11/06 17:18:16    110s] (I)        1  Extract Global 3D Wires          0.03%  0.00 sec  0.00 sec 
[11/06 17:18:16    110s] (I)        2  Create route DB                 19.51%  0.01 sec  0.01 sec 
[11/06 17:18:16    110s] (I)        2  Net group 1                     17.35%  0.01 sec  0.00 sec 
[11/06 17:18:16    110s] (I)        2  Report wirelength               11.12%  0.00 sec  0.00 sec 
[11/06 17:18:16    110s] (I)        2  Create place DB                  9.28%  0.00 sec  0.00 sec 
[11/06 17:18:16    110s] (I)        2  Create route kernel              8.25%  0.00 sec  0.00 sec 
[11/06 17:18:16    110s] (I)        2  Track Assignment Kernel          7.48%  0.00 sec  0.00 sec 
[11/06 17:18:16    110s] (I)        2  Update net boxes                 6.07%  0.00 sec  0.00 sec 
[11/06 17:18:16    110s] (I)        2  Export DB wires                  0.87%  0.00 sec  0.00 sec 
[11/06 17:18:16    110s] (I)        2  Export 2D cong map               0.31%  0.00 sec  0.00 sec 
[11/06 17:18:16    110s] (I)        2  Initialization                   0.23%  0.00 sec  0.00 sec 
[11/06 17:18:16    110s] (I)        2  Others data preparation          0.14%  0.00 sec  0.00 sec 
[11/06 17:18:16    110s] (I)        2  Update timing                    0.01%  0.00 sec  0.00 sec 
[11/06 17:18:16    110s] (I)        2  Read aux data                    0.01%  0.00 sec  0.00 sec 
[11/06 17:18:16    110s] (I)        2  Free Memory                      0.01%  0.00 sec  0.00 sec 
[11/06 17:18:16    110s] (I)        3  Import route data (1T)          16.51%  0.01 sec  0.01 sec 
[11/06 17:18:16    110s] (I)        3  Import place data                9.13%  0.00 sec  0.00 sec 
[11/06 17:18:16    110s] (I)        3  Generate topology                6.65%  0.00 sec  0.00 sec 
[11/06 17:18:16    110s] (I)        3  Layer assignment (1T)            1.86%  0.00 sec  0.00 sec 
[11/06 17:18:16    110s] (I)        3  Phase 1a                         1.69%  0.00 sec  0.00 sec 
[11/06 17:18:16    110s] (I)        3  Phase 1g                         1.69%  0.00 sec  0.00 sec 
[11/06 17:18:16    110s] (I)        3  Phase 1h                         1.25%  0.00 sec  0.00 sec 
[11/06 17:18:16    110s] (I)        3  Phase 1e                         0.49%  0.00 sec  0.00 sec 
[11/06 17:18:16    110s] (I)        3  Export all nets                  0.45%  0.00 sec  0.00 sec 
[11/06 17:18:16    110s] (I)        3  Phase 1b                         0.23%  0.00 sec  0.00 sec 
[11/06 17:18:16    110s] (I)        3  Set wire vias                    0.08%  0.00 sec  0.00 sec 
[11/06 17:18:16    110s] (I)        3  Phase 1f                         0.05%  0.00 sec  0.00 sec 
[11/06 17:18:16    110s] (I)        3  Phase 1c                         0.05%  0.00 sec  0.00 sec 
[11/06 17:18:16    110s] (I)        3  Phase 1d                         0.05%  0.00 sec  0.00 sec 
[11/06 17:18:16    110s] (I)        4  Read nets                        6.06%  0.00 sec  0.00 sec 
[11/06 17:18:16    110s] (I)        4  Model blockage capacity          5.79%  0.00 sec  0.00 sec 
[11/06 17:18:16    110s] (I)        4  Read instances and placement     2.87%  0.00 sec  0.00 sec 
[11/06 17:18:16    110s] (I)        4  Post Routing                     2.50%  0.00 sec  0.00 sec 
[11/06 17:18:16    110s] (I)        4  Read blockages ( Layer 2-11 )    2.27%  0.00 sec  0.00 sec 
[11/06 17:18:16    110s] (I)        4  Read prerouted                   1.35%  0.00 sec  0.00 sec 
[11/06 17:18:16    110s] (I)        4  Pattern routing (1T)             1.27%  0.00 sec  0.00 sec 
[11/06 17:18:16    110s] (I)        4  Initialize 3D grid graph         0.67%  0.00 sec  0.00 sec 
[11/06 17:18:16    110s] (I)        4  Move terms for access (1T)       0.24%  0.00 sec  0.00 sec 
[11/06 17:18:16    110s] (I)        4  Read unlegalized nets            0.21%  0.00 sec  0.00 sec 
[11/06 17:18:16    110s] (I)        4  Route legalization               0.19%  0.00 sec  0.00 sec 
[11/06 17:18:16    110s] (I)        4  Read blackboxes                  0.04%  0.00 sec  0.00 sec 
[11/06 17:18:16    110s] (I)        4  Set up via pillars               0.02%  0.00 sec  0.00 sec 
[11/06 17:18:16    110s] (I)        5  Initialize 3D capacity           5.14%  0.00 sec  0.00 sec 
[11/06 17:18:16    110s] (I)        5  Read instance blockages          0.71%  0.00 sec  0.00 sec 
[11/06 17:18:16    110s] (I)        5  Read PG blockages                0.19%  0.00 sec  0.00 sec 
[11/06 17:18:16    110s] (I)        5  Read clock blockages             0.05%  0.00 sec  0.00 sec 
[11/06 17:18:16    110s] (I)        5  Read other blockages             0.05%  0.00 sec  0.00 sec 
[11/06 17:18:16    110s] (I)        5  Read halo blockages              0.04%  0.00 sec  0.00 sec 
[11/06 17:18:16    110s] (I)        5  Legalize Blockage Violations     0.03%  0.00 sec  0.00 sec 
[11/06 17:18:16    110s] (I)        5  Read routing blockages           0.01%  0.00 sec  0.00 sec 
[11/06 17:18:16    110s] (I)        5  Read boundary cut boxes          0.01%  0.00 sec  0.00 sec 
[11/06 17:18:16    110s]       Early Global Route - eGR only step done. (took cpu=0:00:00.1 real=0:00:00.1)
[11/06 17:18:16    110s]     Routing using eGR only done.
[11/06 17:18:16    110s] Net route status summary:
[11/06 17:18:16    110s]   Clock:         4 (unrouted=0, trialRouted=0, noStatus=0, routed=4, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
[11/06 17:18:16    110s]   Non-clock:  1437 (unrouted=42, trialRouted=1395, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=42, (crossesIlmBoundary AND tooFewTerms=0)])
[11/06 17:18:16    110s] 
[11/06 17:18:16    110s] CCOPT: Done with clock implementation routing.
[11/06 17:18:16    110s] 
[11/06 17:18:16    110s]   Clock implementation routing done.
[11/06 17:18:16    110s]   Fixed 4 wires.
[11/06 17:18:16    110s]   CCOpt: Starting congestion repair using flow wrapper...
[11/06 17:18:16    110s]     Congestion Repair...
[11/06 17:18:16    110s] *** IncrReplace #1 [begin] (CTS #1 / ccopt_design #1) : totSession cpu/real = 0:01:50.3/0:14:16.1 (0.1), mem = 2698.9M
[11/06 17:18:16    110s] Info: Disable timing driven in postCTS congRepair.
[11/06 17:18:16    110s] 
[11/06 17:18:16    110s] Starting congRepair ...
[11/06 17:18:16    110s] User Input Parameters:
[11/06 17:18:16    110s] - Congestion Driven    : On
[11/06 17:18:16    110s] - Timing Driven        : Off
[11/06 17:18:16    110s] - Area-Violation Based : On
[11/06 17:18:16    110s] - Start Rollback Level : -5
[11/06 17:18:16    110s] - Legalized            : On
[11/06 17:18:16    110s] - Window Based         : Off
[11/06 17:18:16    110s] - eDen incr mode       : Off
[11/06 17:18:16    110s] - Small incr mode      : Off
[11/06 17:18:16    110s] 
[11/06 17:18:16    110s] OPERPROF: Starting GP-eGR-Init at level 1, MEM:2698.9M, EPOCH TIME: 1762467496.751601
[11/06 17:18:16    110s] OPERPROF: Finished GP-eGR-Init at level 1, CPU:0.003, REAL:0.003, MEM:2698.9M, EPOCH TIME: 1762467496.754619
[11/06 17:18:16    110s] OPERPROF: Starting GP-eGR-Route-Cong-Est-Phase1 at level 1, MEM:2698.9M, EPOCH TIME: 1762467496.754723
[11/06 17:18:16    110s] Starting Early Global Route congestion estimation: mem = 2698.9M
[11/06 17:18:16    110s] (I)      ==================== Layers =====================
[11/06 17:18:16    110s] (I)      +-----+----+---------+---------+--------+-------+
[11/06 17:18:16    110s] (I)      | DB# | ID |    Name |    Type | #Masks | Extra |
[11/06 17:18:16    110s] (I)      +-----+----+---------+---------+--------+-------+
[11/06 17:18:16    110s] (I)      |  33 |  0 |    Cont |     cut |      1 |       |
[11/06 17:18:16    110s] (I)      |   1 |  1 |  Metal1 |    wire |      1 |       |
[11/06 17:18:16    110s] (I)      |  34 |  1 |    Via1 |     cut |      1 |       |
[11/06 17:18:16    110s] (I)      |   2 |  2 |  Metal2 |    wire |      1 |       |
[11/06 17:18:16    110s] (I)      |  35 |  2 |    Via2 |     cut |      1 |       |
[11/06 17:18:16    110s] (I)      |   3 |  3 |  Metal3 |    wire |      1 |       |
[11/06 17:18:16    110s] (I)      |  36 |  3 |    Via3 |     cut |      1 |       |
[11/06 17:18:16    110s] (I)      |   4 |  4 |  Metal4 |    wire |      1 |       |
[11/06 17:18:16    110s] (I)      |  37 |  4 |    Via4 |     cut |      1 |       |
[11/06 17:18:16    110s] (I)      |   5 |  5 |  Metal5 |    wire |      1 |       |
[11/06 17:18:16    110s] (I)      |  38 |  5 |    Via5 |     cut |      1 |       |
[11/06 17:18:16    110s] (I)      |   6 |  6 |  Metal6 |    wire |      1 |       |
[11/06 17:18:16    110s] (I)      |  39 |  6 |    Via6 |     cut |      1 |       |
[11/06 17:18:16    110s] (I)      |   7 |  7 |  Metal7 |    wire |      1 |       |
[11/06 17:18:16    110s] (I)      |  40 |  7 |    Via7 |     cut |      1 |       |
[11/06 17:18:16    110s] (I)      |   8 |  8 |  Metal8 |    wire |      1 |       |
[11/06 17:18:16    110s] (I)      |  41 |  8 |    Via8 |     cut |      1 |       |
[11/06 17:18:16    110s] (I)      |   9 |  9 |  Metal9 |    wire |      1 |       |
[11/06 17:18:16    110s] (I)      |  42 |  9 |    Via9 |     cut |      1 |       |
[11/06 17:18:16    110s] (I)      |  10 | 10 | Metal10 |    wire |      1 |       |
[11/06 17:18:16    110s] (I)      |  43 | 10 |   Via10 |     cut |      1 |       |
[11/06 17:18:16    110s] (I)      |  11 | 11 | Metal11 |    wire |      1 |       |
[11/06 17:18:16    110s] (I)      +-----+----+---------+---------+--------+-------+
[11/06 17:18:16    110s] (I)      |  64 | 64 | OVERLAP | overlap |        |       |
[11/06 17:18:16    110s] (I)      |  65 | 65 | PWdummy |   other |        |    MS |
[11/06 17:18:16    110s] (I)      |  66 | 66 |   Nwell |   other |        |    MS |
[11/06 17:18:16    110s] (I)      |  67 | 67 |   Oxide |   other |        |    MS |
[11/06 17:18:16    110s] (I)      |  68 | 68 |    Nhvt | implant |        |       |
[11/06 17:18:16    110s] (I)      |  69 | 69 |    Nimp | implant |        |       |
[11/06 17:18:16    110s] (I)      |  70 | 70 |    Phvt | implant |        |       |
[11/06 17:18:16    110s] (I)      |  71 | 71 |    Pimp | implant |        |       |
[11/06 17:18:16    110s] (I)      |  72 | 72 |    Nzvt | implant |        |       |
[11/06 17:18:16    110s] (I)      |  73 | 73 |    Nlvt | implant |        |       |
[11/06 17:18:16    110s] (I)      |  74 | 74 |    Plvt | implant |        |       |
[11/06 17:18:16    110s] (I)      |  75 | 75 |  SiProt | implant |        |       |
[11/06 17:18:16    110s] (I)      |   0 |  0 |    Poly |   other |        |    MS |
[11/06 17:18:16    110s] (I)      |  44 | 44 | Bondpad |   other |        |       |
[11/06 17:18:16    110s] (I)      +-----+----+---------+---------+--------+-------+
[11/06 17:18:16    110s] (I)      Started Import and model ( Curr Mem: 2698.93 MB )
[11/06 17:18:16    110s] (I)      Default pattern map key = mult_unsigned_default.
[11/06 17:18:16    110s] (I)      == Non-default Options ==
[11/06 17:18:16    110s] (I)      Maximum routing layer                              : 11
[11/06 17:18:16    110s] (I)      Number of threads                                  : 1
[11/06 17:18:16    110s] (I)      Use non-blocking free Dbs wires                    : false
[11/06 17:18:16    110s] (I)      Method to set GCell size                           : row
[11/06 17:18:16    110s] (I)      Counted 221 PG shapes. We will not process PG shapes layer by layer.
[11/06 17:18:16    110s] (I)      Use row-based GCell size
[11/06 17:18:16    110s] (I)      Use row-based GCell align
[11/06 17:18:16    110s] (I)      layer 0 area = 80000
[11/06 17:18:16    110s] (I)      layer 1 area = 80000
[11/06 17:18:16    110s] (I)      layer 2 area = 80000
[11/06 17:18:16    110s] (I)      layer 3 area = 80000
[11/06 17:18:16    110s] (I)      layer 4 area = 80000
[11/06 17:18:16    110s] (I)      layer 5 area = 80000
[11/06 17:18:16    110s] (I)      layer 6 area = 80000
[11/06 17:18:16    110s] (I)      layer 7 area = 80000
[11/06 17:18:16    110s] (I)      layer 8 area = 80000
[11/06 17:18:16    110s] (I)      layer 9 area = 400000
[11/06 17:18:16    110s] (I)      layer 10 area = 400000
[11/06 17:18:16    110s] (I)      GCell unit size   : 3420
[11/06 17:18:16    110s] (I)      GCell multiplier  : 1
[11/06 17:18:16    110s] (I)      GCell row height  : 3420
[11/06 17:18:16    110s] (I)      Actual row height : 3420
[11/06 17:18:16    110s] (I)      GCell align ref   : 10000 10260
[11/06 17:18:16    110s] [NR-eGR] Track table information for default rule: 
[11/06 17:18:16    110s] [NR-eGR] Metal1 has single uniform track structure
[11/06 17:18:16    110s] [NR-eGR] Metal2 has single uniform track structure
[11/06 17:18:16    110s] [NR-eGR] Metal3 has single uniform track structure
[11/06 17:18:16    110s] [NR-eGR] Metal4 has single uniform track structure
[11/06 17:18:16    110s] [NR-eGR] Metal5 has single uniform track structure
[11/06 17:18:16    110s] [NR-eGR] Metal6 has single uniform track structure
[11/06 17:18:16    110s] [NR-eGR] Metal7 has single uniform track structure
[11/06 17:18:16    110s] [NR-eGR] Metal8 has single uniform track structure
[11/06 17:18:16    110s] [NR-eGR] Metal9 has single uniform track structure
[11/06 17:18:16    110s] [NR-eGR] Metal10 has single uniform track structure
[11/06 17:18:16    110s] [NR-eGR] Metal11 has single uniform track structure
[11/06 17:18:16    110s] (I)      ==================== Default via =====================
[11/06 17:18:16    110s] (I)      +----+------------------+----------------------------+
[11/06 17:18:16    110s] (I)      |  Z | Code  Single-Cut | Code  Multi-Cut            |
[11/06 17:18:16    110s] (I)      +----+------------------+----------------------------+
[11/06 17:18:16    110s] (I)      |  1 |    3  M2_M1_VH   |  100  M2_M1_1x2_VV_N       |
[11/06 17:18:16    110s] (I)      |  2 |   11  M3_M2_HV   |   16  M3_M2_2x1_VH_W       |
[11/06 17:18:16    110s] (I)      |  3 |   21  M4_M3_VH   |   26  M4_M3_2x1_HV_W       |
[11/06 17:18:16    110s] (I)      |  4 |   31  M5_M4_HV   |   37  M5_M4_1x2_VH_N       |
[11/06 17:18:16    110s] (I)      |  5 |   41  M6_M5_VH   |   46  M6_M5_2x1_HV_W       |
[11/06 17:18:16    110s] (I)      |  6 |   51  M7_M6_HV   |   56  M7_M6_2x1_VH_W       |
[11/06 17:18:16    110s] (I)      |  7 |   61  M8_M7_VH   |   67  M8_M7_1x2_HV_N       |
[11/06 17:18:16    110s] (I)      |  8 |   71  M9_M8_HV   |   76  M9_M8_2x1_VH_W       |
[11/06 17:18:16    110s] (I)      |  9 |   81  M10_M9_VH  |   83  M10_M9_2x1_HV_E      |
[11/06 17:18:16    110s] (I)      | 10 |   89  M11_M10_HV |  119  M11_M10_1x2_VH_S_NEW |
[11/06 17:18:16    110s] (I)      +----+------------------+----------------------------+
[11/06 17:18:16    110s] [NR-eGR] Read 94 PG shapes
[11/06 17:18:16    110s] [NR-eGR] Read 0 clock shapes
[11/06 17:18:16    110s] [NR-eGR] Read 0 other shapes
[11/06 17:18:16    110s] [NR-eGR] #Routing Blockages  : 0
[11/06 17:18:16    110s] [NR-eGR] #Instance Blockages : 0
[11/06 17:18:16    110s] [NR-eGR] #PG Blockages       : 94
[11/06 17:18:16    110s] [NR-eGR] #Halo Blockages     : 0
[11/06 17:18:16    110s] [NR-eGR] #Boundary Blockages : 0
[11/06 17:18:16    110s] [NR-eGR] #Clock Blockages    : 0
[11/06 17:18:16    110s] [NR-eGR] #Other Blockages    : 0
[11/06 17:18:16    110s] (I)      Design has 0 blackboxes considered as all layer blockages.
[11/06 17:18:16    110s] [NR-eGR] Num Prerouted Nets = 4  Num Prerouted Wires = 572
[11/06 17:18:16    110s] [NR-eGR] Read 1399 nets ( ignored 4 )
[11/06 17:18:16    110s] (I)      early_global_route_priority property id does not exist.
[11/06 17:18:16    110s] (I)      Read Num Blocks=94  Num Prerouted Wires=572  Num CS=0
[11/06 17:18:16    110s] (I)      Layer 1 (V) : #blockages 94 : #preroutes 393
[11/06 17:18:16    110s] (I)      Layer 2 (H) : #blockages 0 : #preroutes 158
[11/06 17:18:16    110s] (I)      Layer 3 (V) : #blockages 0 : #preroutes 21
[11/06 17:18:16    110s] (I)      Layer 4 (H) : #blockages 0 : #preroutes 0
[11/06 17:18:16    110s] (I)      Layer 5 (V) : #blockages 0 : #preroutes 0
[11/06 17:18:16    110s] (I)      Layer 6 (H) : #blockages 0 : #preroutes 0
[11/06 17:18:16    110s] (I)      Layer 7 (V) : #blockages 0 : #preroutes 0
[11/06 17:18:16    110s] (I)      Layer 8 (H) : #blockages 0 : #preroutes 0
[11/06 17:18:16    110s] (I)      Layer 9 (V) : #blockages 0 : #preroutes 0
[11/06 17:18:16    110s] (I)      Layer 10 (H) : #blockages 0 : #preroutes 0
[11/06 17:18:16    110s] (I)      Number of ignored nets                =      4
[11/06 17:18:16    110s] (I)      Number of connected nets              =      0
[11/06 17:18:16    110s] (I)      Number of fixed nets                  =      4.  Ignored: Yes
[11/06 17:18:16    110s] (I)      Number of clock nets                  =      4.  Ignored: No
[11/06 17:18:16    110s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[11/06 17:18:16    110s] (I)      Number of special nets                =      0.  Ignored: Yes
[11/06 17:18:16    110s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[11/06 17:18:16    110s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[11/06 17:18:16    110s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[11/06 17:18:16    110s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[11/06 17:18:16    110s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[11/06 17:18:16    110s] (I)      Ndr track 0 does not exist
[11/06 17:18:16    110s] (I)      ---------------------Grid Graph Info--------------------
[11/06 17:18:16    110s] (I)      Routing area        : (0, 0) - (170800, 157320)
[11/06 17:18:16    110s] (I)      Core area           : (10000, 10260) - (160800, 147060)
[11/06 17:18:16    110s] (I)      Site width          :   400  (dbu)
[11/06 17:18:16    110s] (I)      Row height          :  3420  (dbu)
[11/06 17:18:16    110s] (I)      GCell row height    :  3420  (dbu)
[11/06 17:18:16    110s] (I)      GCell width         :  3420  (dbu)
[11/06 17:18:16    110s] (I)      GCell height        :  3420  (dbu)
[11/06 17:18:16    110s] (I)      Grid                :    50    46    11
[11/06 17:18:16    110s] (I)      Layer numbers       :     1     2     3     4     5     6     7     8     9    10    11
[11/06 17:18:16    110s] (I)      Vertical capacity   :     0  3420     0  3420     0  3420     0  3420     0  3420     0
[11/06 17:18:16    110s] (I)      Horizontal capacity :     0     0  3420     0  3420     0  3420     0  3420     0  3420
[11/06 17:18:16    110s] (I)      Default wire width  :   120   160   160   160   160   160   160   160   160   440   440
[11/06 17:18:16    110s] (I)      Default wire space  :   120   140   140   140   140   140   140   140   140   400   400
[11/06 17:18:16    110s] (I)      Default wire pitch  :   240   300   300   300   300   300   300   300   300   840   840
[11/06 17:18:16    110s] (I)      Default pitch size  :   240   400   380   400   380   400   380   400   380  1000   950
[11/06 17:18:16    110s] (I)      First track coord   :   190   200   190   200   190   200   190   200   190  1200   950
[11/06 17:18:16    110s] (I)      Num tracks per GCell: 14.25  8.55  9.00  8.55  9.00  8.55  9.00  8.55  9.00  3.42  3.60
[11/06 17:18:16    110s] (I)      Total num of tracks :   414   427   414   427   414   427   414   427   414   170   165
[11/06 17:18:16    110s] (I)      Num of masks        :     1     1     1     1     1     1     1     1     1     1     1
[11/06 17:18:16    110s] (I)      Num of trim masks   :     0     0     0     0     0     0     0     0     0     0     0
[11/06 17:18:16    110s] (I)      --------------------------------------------------------
[11/06 17:18:16    110s] 
[11/06 17:18:16    110s] [NR-eGR] ============ Routing rule table ============
[11/06 17:18:16    110s] [NR-eGR] Rule id: 1  Nets: 1395
[11/06 17:18:16    110s] (I)      ID:1 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[11/06 17:18:16    110s] (I)                    Layer    2    3    4    5    6    7    8    9    10   11 
[11/06 17:18:16    110s] (I)                    Pitch  400  380  400  380  400  380  400  380  1000  950 
[11/06 17:18:16    110s] (I)             #Used tracks    1    1    1    1    1    1    1    1     1    1 
[11/06 17:18:16    110s] (I)       #Fully used tracks    1    1    1    1    1    1    1    1     1    1 
[11/06 17:18:16    110s] [NR-eGR] ========================================
[11/06 17:18:16    110s] [NR-eGR] 
[11/06 17:18:16    110s] (I)      =============== Blocked Tracks ===============
[11/06 17:18:16    110s] (I)      +-------+---------+----------+---------------+
[11/06 17:18:16    110s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[11/06 17:18:16    110s] (I)      +-------+---------+----------+---------------+
[11/06 17:18:16    110s] (I)      |     1 |       0 |        0 |         0.00% |
[11/06 17:18:16    110s] (I)      |     2 |   19642 |     1260 |         6.41% |
[11/06 17:18:16    110s] (I)      |     3 |   20700 |        0 |         0.00% |
[11/06 17:18:16    110s] (I)      |     4 |   19642 |        0 |         0.00% |
[11/06 17:18:16    110s] (I)      |     5 |   20700 |        0 |         0.00% |
[11/06 17:18:16    110s] (I)      |     6 |   19642 |        0 |         0.00% |
[11/06 17:18:16    110s] (I)      |     7 |   20700 |        0 |         0.00% |
[11/06 17:18:16    110s] (I)      |     8 |   19642 |        0 |         0.00% |
[11/06 17:18:16    110s] (I)      |     9 |   20700 |        0 |         0.00% |
[11/06 17:18:16    110s] (I)      |    10 |    7820 |        0 |         0.00% |
[11/06 17:18:16    110s] (I)      |    11 |    8250 |        0 |         0.00% |
[11/06 17:18:16    110s] (I)      +-------+---------+----------+---------------+
[11/06 17:18:16    110s] (I)      Finished Import and model ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2698.93 MB )
[11/06 17:18:16    110s] (I)      Reset routing kernel
[11/06 17:18:16    110s] (I)      Started Global Routing ( Curr Mem: 2698.93 MB )
[11/06 17:18:16    110s] (I)      totalPins=4457  totalGlobalPin=4269 (95.78%)
[11/06 17:18:16    110s] (I)      total 2D Cap : 176194 = (91050 H, 85144 V)
[11/06 17:18:16    110s] [NR-eGR] Layer group 1: route 1395 net(s) in layer range [2, 11]
[11/06 17:18:16    110s] (I)      
[11/06 17:18:16    110s] (I)      ============  Phase 1a Route ============
[11/06 17:18:16    110s] (I)      Usage: 8279 = (4241 H, 4038 V) = (4.66% H, 4.74% V) = (7.252e+03um H, 6.905e+03um V)
[11/06 17:18:16    110s] (I)      
[11/06 17:18:16    110s] (I)      ============  Phase 1b Route ============
[11/06 17:18:16    110s] (I)      Usage: 8279 = (4241 H, 4038 V) = (4.66% H, 4.74% V) = (7.252e+03um H, 6.905e+03um V)
[11/06 17:18:16    110s] (I)      Overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.415709e+04um
[11/06 17:18:16    110s] (I)      Congestion metric : 0.00%H 0.00%V, 0.00%HV
[11/06 17:18:16    110s] (I)      Congestion threshold : each 60.00, sum 90.00
[11/06 17:18:16    110s] (I)      
[11/06 17:18:16    110s] (I)      ============  Phase 1c Route ============
[11/06 17:18:16    110s] (I)      Usage: 8279 = (4241 H, 4038 V) = (4.66% H, 4.74% V) = (7.252e+03um H, 6.905e+03um V)
[11/06 17:18:16    110s] (I)      
[11/06 17:18:16    110s] (I)      ============  Phase 1d Route ============
[11/06 17:18:16    110s] (I)      Usage: 8279 = (4241 H, 4038 V) = (4.66% H, 4.74% V) = (7.252e+03um H, 6.905e+03um V)
[11/06 17:18:16    110s] (I)      
[11/06 17:18:16    110s] (I)      ============  Phase 1e Route ============
[11/06 17:18:16    110s] (I)      Usage: 8279 = (4241 H, 4038 V) = (4.66% H, 4.74% V) = (7.252e+03um H, 6.905e+03um V)
[11/06 17:18:16    110s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.415709e+04um
[11/06 17:18:16    110s] (I)      
[11/06 17:18:16    110s] (I)      ============  Phase 1l Route ============
[11/06 17:18:16    110s] (I)                  capacity    demand   overflow    blocked   non-blocked   
[11/06 17:18:16    110s] (I)      Layer  2:      17999      5008         1         291       18947    ( 1.51%) 
[11/06 17:18:16    110s] (I)      Layer  3:      20286      4401         0           0       20286    ( 0.00%) 
[11/06 17:18:16    110s] (I)      Layer  4:      19216      1520         0         376       18861    ( 1.96%) 
[11/06 17:18:16    110s] (I)      Layer  5:      20286       630         0           0       20286    ( 0.00%) 
[11/06 17:18:16    110s] (I)      Layer  6:      19215        21         0         385       18853    ( 2.00%) 
[11/06 17:18:16    110s] (I)      Layer  7:      20286         1         0           0       20286    ( 0.00%) 
[11/06 17:18:16    110s] (I)      Layer  8:      19215         0         0         385       18853    ( 2.00%) 
[11/06 17:18:16    110s] (I)      Layer  9:      20286         0         0           0       20286    ( 0.00%) 
[11/06 17:18:16    110s] (I)      Layer 10:       7650         0         0         154        7541    ( 2.00%) 
[11/06 17:18:16    110s] (I)      Layer 11:       8085         0         0           0        8114    ( 0.00%) 
[11/06 17:18:16    110s] (I)      Total:        172524     11581         1        1587      172310    ( 0.91%) 
[11/06 17:18:16    110s] (I)      
[11/06 17:18:16    110s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[11/06 17:18:16    110s] [NR-eGR]                        OverCon            
[11/06 17:18:16    110s] [NR-eGR]                         #Gcell     %Gcell
[11/06 17:18:16    110s] [NR-eGR]        Layer               (1)    OverCon
[11/06 17:18:16    110s] [NR-eGR] ----------------------------------------------
[11/06 17:18:16    110s] [NR-eGR]  Metal1 ( 1)         0( 0.00%)   ( 0.00%) 
[11/06 17:18:16    110s] [NR-eGR]  Metal2 ( 2)         1( 0.05%)   ( 0.05%) 
[11/06 17:18:16    110s] [NR-eGR]  Metal3 ( 3)         0( 0.00%)   ( 0.00%) 
[11/06 17:18:16    110s] [NR-eGR]  Metal4 ( 4)         0( 0.00%)   ( 0.00%) 
[11/06 17:18:16    110s] [NR-eGR]  Metal5 ( 5)         0( 0.00%)   ( 0.00%) 
[11/06 17:18:16    110s] [NR-eGR]  Metal6 ( 6)         0( 0.00%)   ( 0.00%) 
[11/06 17:18:16    110s] [NR-eGR]  Metal7 ( 7)         0( 0.00%)   ( 0.00%) 
[11/06 17:18:16    110s] [NR-eGR]  Metal8 ( 8)         0( 0.00%)   ( 0.00%) 
[11/06 17:18:16    110s] [NR-eGR]  Metal9 ( 9)         0( 0.00%)   ( 0.00%) 
[11/06 17:18:16    110s] [NR-eGR] Metal10 (10)         0( 0.00%)   ( 0.00%) 
[11/06 17:18:16    110s] [NR-eGR] Metal11 (11)         0( 0.00%)   ( 0.00%) 
[11/06 17:18:16    110s] [NR-eGR] ----------------------------------------------
[11/06 17:18:16    110s] [NR-eGR]        Total         1( 0.00%)   ( 0.00%) 
[11/06 17:18:16    110s] [NR-eGR] 
[11/06 17:18:16    110s] (I)      Finished Global Routing ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 2698.93 MB )
[11/06 17:18:16    110s] (I)      total 2D Cap : 176212 = (91050 H, 85162 V)
[11/06 17:18:16    110s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[11/06 17:18:16    110s] Early Global Route congestion estimation runtime: 0.04 seconds, mem = 2698.9M
[11/06 17:18:16    110s] OPERPROF: Finished GP-eGR-Route-Cong-Est-Phase1 at level 1, CPU:0.037, REAL:0.038, MEM:2698.9M, EPOCH TIME: 1762467496.792365
[11/06 17:18:16    110s] OPERPROF: Starting HotSpotCal at level 1, MEM:2698.9M, EPOCH TIME: 1762467496.792401
[11/06 17:18:16    110s] [hotspot] +------------+---------------+---------------+
[11/06 17:18:16    110s] [hotspot] |            |   max hotspot | total hotspot |
[11/06 17:18:16    110s] [hotspot] +------------+---------------+---------------+
[11/06 17:18:16    110s] [hotspot] | normalized |          0.00 |          0.00 |
[11/06 17:18:16    110s] [hotspot] +------------+---------------+---------------+
[11/06 17:18:16    110s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[11/06 17:18:16    110s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[11/06 17:18:16    110s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.001, REAL:0.001, MEM:2698.9M, EPOCH TIME: 1762467496.793041
[11/06 17:18:16    110s] Skipped repairing congestion.
[11/06 17:18:16    110s] OPERPROF: Starting GP-eGR-Wiring-Phae2 at level 1, MEM:2698.9M, EPOCH TIME: 1762467496.793108
[11/06 17:18:16    110s] Starting Early Global Route wiring: mem = 2698.9M
[11/06 17:18:16    110s] (I)      ============= Track Assignment ============
[11/06 17:18:16    110s] (I)      Started Track Assignment (1T) ( Curr Mem: 2698.93 MB )
[11/06 17:18:16    110s] (I)      Initialize Track Assignment ( max pin layer : 11 )
[11/06 17:18:16    110s] (I)      Run Multi-thread track assignment
[11/06 17:18:16    110s] (I)      Finished Track Assignment (1T) ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2698.93 MB )
[11/06 17:18:16    110s] (I)      Started Export ( Curr Mem: 2698.93 MB )
[11/06 17:18:16    110s] [NR-eGR]                  Length (um)   Vias 
[11/06 17:18:16    110s] [NR-eGR] ------------------------------------
[11/06 17:18:16    110s] [NR-eGR]  Metal1   (1H)             0   4583 
[11/06 17:18:16    110s] [NR-eGR]  Metal2   (2V)          5933   6210 
[11/06 17:18:16    110s] [NR-eGR]  Metal3   (3H)          6698    733 
[11/06 17:18:16    110s] [NR-eGR]  Metal4   (4V)          2131    282 
[11/06 17:18:16    110s] [NR-eGR]  Metal5   (5H)          1091      8 
[11/06 17:18:16    110s] [NR-eGR]  Metal6   (6V)            35      2 
[11/06 17:18:16    110s] [NR-eGR]  Metal7   (7H)             2      0 
[11/06 17:18:16    110s] [NR-eGR]  Metal8   (8V)             0      0 
[11/06 17:18:16    110s] [NR-eGR]  Metal9   (9H)             0      0 
[11/06 17:18:16    110s] [NR-eGR]  Metal10  (10V)            0      0 
[11/06 17:18:16    110s] [NR-eGR]  Metal11  (11H)            0      0 
[11/06 17:18:16    110s] [NR-eGR] ------------------------------------
[11/06 17:18:16    110s] [NR-eGR]           Total        15891  11818 
[11/06 17:18:16    110s] [NR-eGR] --------------------------------------------------------------------------
[11/06 17:18:16    110s] [NR-eGR] Total half perimeter of net bounding box: 12772um
[11/06 17:18:16    110s] [NR-eGR] Total length: 15891um, number of vias: 11818
[11/06 17:18:16    110s] [NR-eGR] --------------------------------------------------------------------------
[11/06 17:18:16    110s] [NR-eGR] Total eGR-routed clock nets wire length: 0um, number of vias: 0
[11/06 17:18:16    110s] [NR-eGR] --------------------------------------------------------------------------
[11/06 17:18:16    110s] (I)      Finished Export ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2698.93 MB )
[11/06 17:18:16    110s] Early Global Route wiring runtime: 0.02 seconds, mem = 2698.9M
[11/06 17:18:16    110s] OPERPROF: Finished GP-eGR-Wiring-Phae2 at level 1, CPU:0.024, REAL:0.024, MEM:2698.9M, EPOCH TIME: 1762467496.816754
[11/06 17:18:16    110s] Tdgp not successfully inited but do clear! skip clearing
[11/06 17:18:16    110s] End of congRepair (cpu=0:00:00.1, real=0:00:00.0)
[11/06 17:18:16    110s] *** IncrReplace #1 [finish] (CTS #1 / ccopt_design #1) : cpu/real = 0:00:00.1/0:00:00.1 (0.9), totSession cpu/real = 0:01:50.3/0:14:16.2 (0.1), mem = 2698.9M
[11/06 17:18:16    110s] 
[11/06 17:18:16    110s] =============================================================================================
[11/06 17:18:16    110s]  Step TAT Report : IncrReplace #1 / CTS #1 / ccopt_design #1                    21.17-s075_1
[11/06 17:18:16    110s] =============================================================================================
[11/06 17:18:16    110s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[11/06 17:18:16    110s] ---------------------------------------------------------------------------------------------
[11/06 17:18:16    110s] [ MISC                   ]          0:00:00.1  ( 100.0 % )     0:00:00.1 /  0:00:00.1    0.9
[11/06 17:18:16    110s] ---------------------------------------------------------------------------------------------
[11/06 17:18:16    110s]  IncrReplace #1 TOTAL               0:00:00.1  ( 100.0 % )     0:00:00.1 /  0:00:00.1    0.9
[11/06 17:18:16    110s] ---------------------------------------------------------------------------------------------
[11/06 17:18:16    110s] 
[11/06 17:18:16    110s]     Congestion Repair done. (took cpu=0:00:00.1 real=0:00:00.1)
[11/06 17:18:16    110s]   CCOpt: Starting congestion repair using flow wrapper done.
[11/06 17:18:16    110s] OPERPROF: Starting DPlace-Init at level 1, MEM:2698.9M, EPOCH TIME: 1762467496.837124
[11/06 17:18:16    110s] Processing tracks to init pin-track alignment.
[11/06 17:18:16    110s] z: 2, totalTracks: 1
[11/06 17:18:16    110s] z: 4, totalTracks: 1
[11/06 17:18:16    110s] z: 6, totalTracks: 1
[11/06 17:18:16    110s] z: 8, totalTracks: 1
[11/06 17:18:16    110s] #spOpts: hrOri=1 hrSnap=1 rpCkHalo=4 
[11/06 17:18:16    110s] All LLGs are deleted
[11/06 17:18:16    110s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/06 17:18:16    110s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/06 17:18:16    110s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2698.9M, EPOCH TIME: 1762467496.840718
[11/06 17:18:16    110s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2698.9M, EPOCH TIME: 1762467496.840832
[11/06 17:18:16    110s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2698.9M, EPOCH TIME: 1762467496.841094
[11/06 17:18:16    110s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/06 17:18:16    110s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/06 17:18:16    110s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:2698.9M, EPOCH TIME: 1762467496.842133
[11/06 17:18:16    110s] Max number of tech site patterns supported in site array is 256.
[11/06 17:18:16    110s] Core basic site is CoreSite
[11/06 17:18:16    110s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:2698.9M, EPOCH TIME: 1762467496.865463
[11/06 17:18:16    110s] After signature check, allow fast init is true, keep pre-filter is true.
[11/06 17:18:16    110s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[11/06 17:18:16    110s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.000, REAL:0.000, MEM:2698.9M, EPOCH TIME: 1762467496.865794
[11/06 17:18:16    110s] Fast DP-INIT is on for default
[11/06 17:18:16    110s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[11/06 17:18:16    110s] Atter site array init, number of instance map data is 0.
[11/06 17:18:16    110s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.024, REAL:0.024, MEM:2698.9M, EPOCH TIME: 1762467496.866618
[11/06 17:18:16    110s] 
[11/06 17:18:16    110s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[11/06 17:18:16    110s] OPERPROF:     Starting CMU at level 3, MEM:2698.9M, EPOCH TIME: 1762467496.867273
[11/06 17:18:16    110s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:2698.9M, EPOCH TIME: 1762467496.867567
[11/06 17:18:16    110s] 
[11/06 17:18:16    110s] Bad Lib Cell Checking (CMU) is done! (0)
[11/06 17:18:16    110s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.027, REAL:0.027, MEM:2698.9M, EPOCH TIME: 1762467496.867782
[11/06 17:18:16    110s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2698.9M, EPOCH TIME: 1762467496.867821
[11/06 17:18:16    110s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2698.9M, EPOCH TIME: 1762467496.868107
[11/06 17:18:16    110s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2698.9MB).
[11/06 17:18:16    110s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.031, REAL:0.031, MEM:2698.9M, EPOCH TIME: 1762467496.868339
[11/06 17:18:16    110s]   Leaving CCOpt scope - Early Global Route done. (took cpu=0:00:00.2 real=0:00:00.2)
[11/06 17:18:16    110s]   Leaving CCOpt scope - extractRC...
[11/06 17:18:16    110s]   Updating RC parasitics by calling: "extractRC -noRouteCheck"...
[11/06 17:18:16    110s] Extraction called for design 'mult_unsigned' of instances=1180 and nets=1441 using extraction engine 'preRoute' .
[11/06 17:18:16    110s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[11/06 17:18:16    110s] Type 'man IMPEXT-3530' for more detail.
[11/06 17:18:16    110s] PreRoute RC Extraction called for design mult_unsigned.
[11/06 17:18:16    110s] RC Extraction called in multi-corner(2) mode.
[11/06 17:18:16    110s] **WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
[11/06 17:18:16    110s] Type 'man IMPEXT-6197' for more detail.
[11/06 17:18:16    110s] RCMode: PreRoute
[11/06 17:18:16    110s]       RC Corner Indexes            0       1   
[11/06 17:18:16    110s] Capacitance Scaling Factor   : 1.00000 1.00000 
[11/06 17:18:16    110s] Resistance Scaling Factor    : 1.00000 1.00000 
[11/06 17:18:16    110s] Clock Cap. Scaling Factor    : 1.00000 1.00000 
[11/06 17:18:16    110s] Clock Res. Scaling Factor    : 1.00000 1.00000 
[11/06 17:18:16    110s] Shrink Factor                : 1.00000
[11/06 17:18:16    110s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[11/06 17:18:16    110s] 
[11/06 17:18:16    110s] Trim Metal Layers:
[11/06 17:18:16    110s] LayerId::1 widthSet size::1
[11/06 17:18:16    110s] LayerId::2 widthSet size::1
[11/06 17:18:16    110s] LayerId::3 widthSet size::1
[11/06 17:18:16    110s] LayerId::4 widthSet size::1
[11/06 17:18:16    110s] LayerId::5 widthSet size::1
[11/06 17:18:16    110s] LayerId::6 widthSet size::1
[11/06 17:18:16    110s] LayerId::7 widthSet size::1
[11/06 17:18:16    110s] LayerId::8 widthSet size::1
[11/06 17:18:16    110s] LayerId::9 widthSet size::1
[11/06 17:18:16    110s] LayerId::10 widthSet size::1
[11/06 17:18:16    110s] LayerId::11 widthSet size::1
[11/06 17:18:16    110s] Updating RC grid for preRoute extraction ...
[11/06 17:18:16    110s] eee: pegSigSF::1.070000
[11/06 17:18:16    110s] Initializing multi-corner resistance tables ...
[11/06 17:18:16    110s] eee: l::1 avDens::0.109233 usedTrk::245.773654 availTrk::2250.000000 sigTrk::245.773654
[11/06 17:18:16    110s] eee: l::2 avDens::0.173506 usedTrk::370.868131 availTrk::2137.500000 sigTrk::370.868131
[11/06 17:18:16    110s] eee: l::3 avDens::0.176485 usedTrk::397.091264 availTrk::2250.000000 sigTrk::397.091264
[11/06 17:18:16    110s] eee: l::4 avDens::0.064885 usedTrk::127.597134 availTrk::1966.500000 sigTrk::127.597134
[11/06 17:18:16    110s] eee: l::5 avDens::0.050631 usedTrk::63.795381 availTrk::1260.000000 sigTrk::63.795381
[11/06 17:18:16    110s] eee: l::6 avDens::0.002959 usedTrk::2.023684 availTrk::684.000000 sigTrk::2.023684
[11/06 17:18:16    110s] eee: l::7 avDens::0.000780 usedTrk::0.140351 availTrk::180.000000 sigTrk::0.140351
[11/06 17:18:16    110s] eee: l::8 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[11/06 17:18:16    110s] eee: l::9 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[11/06 17:18:16    110s] eee: l::10 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[11/06 17:18:16    110s] eee: l::11 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[11/06 17:18:16    110s] {RT rc_best 0 11 11 {8 0} {10 0} 2}
[11/06 17:18:16    110s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.215576 uaWl=1.000000 uaWlH=0.202956 aWlH=0.000000 lMod=0 pMax=0.815500 pMod=83 wcR=0.772700 newSi=0.001600 wHLS=1.931750 siPrev=0 viaL=0.000000 crit=0.000000 shortMod=0.000000 fMod=0.000000 
[11/06 17:18:16    110s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 2698.934M)
[11/06 17:18:16    110s]   Updating RC parasitics by calling: "extractRC -noRouteCheck" done.
[11/06 17:18:16    110s]   Leaving CCOpt scope - extractRC done. (took cpu=0:00:00.0 real=0:00:00.0)
[11/06 17:18:16    110s]   Clock tree timing engine global stage delay update for max_delay:setup.late...
[11/06 17:18:16    110s] End AAE Lib Interpolated Model. (MEM=2698.93 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/06 17:18:16    110s]   Clock tree timing engine global stage delay update for max_delay:setup.late done. (took cpu=0:00:00.0 real=0:00:00.0)
[11/06 17:18:16    110s]   Clock DAG stats after clustering cong repair call:
[11/06 17:18:16    110s]     cell counts      : b=3, i=0, icg=0, dcg=0, l=0, total=3
[11/06 17:18:16    110s]     sink counts      : regular=200, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=200
[11/06 17:18:16    110s]     misc counts      : r=1, pp=0
[11/06 17:18:16    110s]     cell areas       : b=7.182um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=7.182um^2
[11/06 17:18:16    110s]     cell capacitance : b=0.001pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.001pF
[11/06 17:18:16    110s]     sink capacitance : total=0.042pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[11/06 17:18:16    110s]     wire capacitance : top=0.000pF, trunk=0.009pF, leaf=0.057pF, total=0.066pF
[11/06 17:18:16    110s]     wire lengths     : top=0.000um, trunk=86.169um, leaf=608.750um, total=694.919um
[11/06 17:18:16    110s]     hp wire lengths  : top=0.000um, trunk=0.000um, leaf=271.530um, total=271.530um
[11/06 17:18:16    110s]   Clock DAG net violations after clustering cong repair call: none
[11/06 17:18:16    110s]   Clock DAG primary half-corner transition distribution after clustering cong repair call:
[11/06 17:18:16    110s]     Trunk : target=0.280ns count=1 avg=0.039ns sd=0.000ns min=0.039ns max=0.039ns {1 <= 0.168ns, 0 <= 0.224ns, 0 <= 0.252ns, 0 <= 0.266ns, 0 <= 0.280ns}
[11/06 17:18:16    110s]     Leaf  : target=0.280ns count=3 avg=0.220ns sd=0.019ns min=0.207ns max=0.242ns {0 <= 0.168ns, 2 <= 0.224ns, 1 <= 0.252ns, 0 <= 0.266ns, 0 <= 0.280ns}
[11/06 17:18:16    110s]   Clock DAG library cell distribution after clustering cong repair call {count}:
[11/06 17:18:16    110s]      Bufs: CLKBUFX4: 3 
[11/06 17:18:16    110s]   Clock DAG hash after clustering cong repair call: 2880971399490916437 8470487787096502628
[11/06 17:18:16    110s]   CTS services accumulated run-time stats after clustering cong repair call:
[11/06 17:18:16    110s]     delay calculator: calls=6387, total_wall_time=0.185s, mean_wall_time=0.029ms
[11/06 17:18:16    110s]     legalizer: calls=30, total_wall_time=0.000s, mean_wall_time=0.016ms
[11/06 17:18:16    110s]     steiner router: calls=6388, total_wall_time=0.070s, mean_wall_time=0.011ms
[11/06 17:18:16    110s]   Primary reporting skew groups after clustering cong repair call:
[11/06 17:18:16    110s]     skew_group clk/constraints: insertion delay [min=0.174, max=0.191, avg=0.181, sd=0.007], skew [0.017 vs 0.265], 100% {0.174, 0.191} (wid=0.002 ws=0.002) (gid=0.189 gs=0.016)
[11/06 17:18:16    110s]         min path sink: M_reg_0__10_/CK
[11/06 17:18:16    110s]         max path sink: rB_reg_18_/CK
[11/06 17:18:16    110s]   Skew group summary after clustering cong repair call:
[11/06 17:18:16    110s]     skew_group clk/constraints: insertion delay [min=0.174, max=0.191, avg=0.181, sd=0.007], skew [0.017 vs 0.265], 100% {0.174, 0.191} (wid=0.002 ws=0.002) (gid=0.189 gs=0.016)
[11/06 17:18:16    110s]   CongRepair After Initial Clustering done. (took cpu=0:00:00.3 real=0:00:00.3)
[11/06 17:18:16    110s] **WARN: (IMPCCOPT-1261):	The skew target of 0.050ns for skew_group clk/constraints in primary delay corner max_delay is too small. For best results, it is recommended that the skew target be set no lower than 0.265ns. The skew target has been relaxed to 0.265ns. You may force the use of the tighter skew target by setting override_minimum_skew_target to true.
[11/06 17:18:16    110s] Type 'man IMPCCOPT-1261' for more detail.
[11/06 17:18:16    110s]   Stage::Clustering done. (took cpu=0:00:00.5 real=0:00:00.6)
[11/06 17:18:16    110s]   Stage::DRV Fixing...
[11/06 17:18:16    110s]   Fixing clock tree slew time and max cap violations...
[11/06 17:18:16    110s]     Clock DAG hash before 'Fixing clock tree slew time and max cap violations': 2880971399490916437 8470487787096502628
[11/06 17:18:16    110s]     CTS services accumulated run-time stats before 'Fixing clock tree slew time and max cap violations':
[11/06 17:18:16    110s]       delay calculator: calls=6387, total_wall_time=0.185s, mean_wall_time=0.029ms
[11/06 17:18:16    110s]       legalizer: calls=30, total_wall_time=0.000s, mean_wall_time=0.016ms
[11/06 17:18:16    110s]       steiner router: calls=6388, total_wall_time=0.070s, mean_wall_time=0.011ms
[11/06 17:18:16    110s]     Fixing clock tree overload: ...20% ...40% ...60% ...80% ...100% 
[11/06 17:18:16    110s]     Clock DAG stats after 'Fixing clock tree slew time and max cap violations':
[11/06 17:18:16    110s]       cell counts      : b=3, i=0, icg=0, dcg=0, l=0, total=3
[11/06 17:18:16    110s]       sink counts      : regular=200, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=200
[11/06 17:18:16    110s]       misc counts      : r=1, pp=0
[11/06 17:18:16    110s]       cell areas       : b=7.182um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=7.182um^2
[11/06 17:18:16    110s]       cell capacitance : b=0.001pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.001pF
[11/06 17:18:16    110s]       sink capacitance : total=0.042pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[11/06 17:18:16    110s]       wire capacitance : top=0.000pF, trunk=0.009pF, leaf=0.057pF, total=0.066pF
[11/06 17:18:16    110s]       wire lengths     : top=0.000um, trunk=86.169um, leaf=608.750um, total=694.919um
[11/06 17:18:16    110s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=271.530um, total=271.530um
[11/06 17:18:16    110s]     Clock DAG net violations after 'Fixing clock tree slew time and max cap violations': none
[11/06 17:18:16    110s]     Clock DAG primary half-corner transition distribution after 'Fixing clock tree slew time and max cap violations':
[11/06 17:18:16    110s]       Trunk : target=0.280ns count=1 avg=0.039ns sd=0.000ns min=0.039ns max=0.039ns {1 <= 0.168ns, 0 <= 0.224ns, 0 <= 0.252ns, 0 <= 0.266ns, 0 <= 0.280ns}
[11/06 17:18:16    110s]       Leaf  : target=0.280ns count=3 avg=0.220ns sd=0.019ns min=0.207ns max=0.242ns {0 <= 0.168ns, 2 <= 0.224ns, 1 <= 0.252ns, 0 <= 0.266ns, 0 <= 0.280ns}
[11/06 17:18:16    110s]     Clock DAG library cell distribution after 'Fixing clock tree slew time and max cap violations' {count}:
[11/06 17:18:16    110s]        Bufs: CLKBUFX4: 3 
[11/06 17:18:16    110s]     Clock DAG hash after 'Fixing clock tree slew time and max cap violations': 2880971399490916437 8470487787096502628
[11/06 17:18:16    110s]     CTS services accumulated run-time stats after 'Fixing clock tree slew time and max cap violations':
[11/06 17:18:16    110s]       delay calculator: calls=6387, total_wall_time=0.185s, mean_wall_time=0.029ms
[11/06 17:18:16    110s]       legalizer: calls=30, total_wall_time=0.000s, mean_wall_time=0.016ms
[11/06 17:18:16    110s]       steiner router: calls=6388, total_wall_time=0.070s, mean_wall_time=0.011ms
[11/06 17:18:16    110s]     Primary reporting skew groups after 'Fixing clock tree slew time and max cap violations':
[11/06 17:18:16    110s]       skew_group clk/constraints: insertion delay [min=0.174, max=0.191], skew [0.017 vs 0.265]
[11/06 17:18:16    110s]           min path sink: M_reg_0__10_/CK
[11/06 17:18:16    110s]           max path sink: rB_reg_18_/CK
[11/06 17:18:16    110s]     Skew group summary after 'Fixing clock tree slew time and max cap violations':
[11/06 17:18:16    110s]       skew_group clk/constraints: insertion delay [min=0.174, max=0.191], skew [0.017 vs 0.265]
[11/06 17:18:16    110s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[11/06 17:18:16    110s]   Fixing clock tree slew time and max cap violations done. (took cpu=0:00:00.0 real=0:00:00.0)
[11/06 17:18:16    110s]   Fixing clock tree slew time and max cap violations - detailed pass...
[11/06 17:18:16    110s]     Clock DAG hash before 'Fixing clock tree slew time and max cap violations - detailed pass': 2880971399490916437 8470487787096502628
[11/06 17:18:16    110s]     CTS services accumulated run-time stats before 'Fixing clock tree slew time and max cap violations - detailed pass':
[11/06 17:18:16    110s]       delay calculator: calls=6387, total_wall_time=0.185s, mean_wall_time=0.029ms
[11/06 17:18:16    110s]       legalizer: calls=30, total_wall_time=0.000s, mean_wall_time=0.016ms
[11/06 17:18:16    110s]       steiner router: calls=6388, total_wall_time=0.070s, mean_wall_time=0.011ms
[11/06 17:18:16    110s]     Fixing clock tree overload: ...20% ...40% ...60% ...80% ...100% 
[11/06 17:18:16    110s]     Clock DAG stats after 'Fixing clock tree slew time and max cap violations - detailed pass':
[11/06 17:18:16    110s]       cell counts      : b=3, i=0, icg=0, dcg=0, l=0, total=3
[11/06 17:18:16    110s]       sink counts      : regular=200, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=200
[11/06 17:18:16    110s]       misc counts      : r=1, pp=0
[11/06 17:18:16    110s]       cell areas       : b=7.182um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=7.182um^2
[11/06 17:18:16    110s]       cell capacitance : b=0.001pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.001pF
[11/06 17:18:16    110s]       sink capacitance : total=0.042pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[11/06 17:18:16    110s]       wire capacitance : top=0.000pF, trunk=0.009pF, leaf=0.057pF, total=0.066pF
[11/06 17:18:16    110s]       wire lengths     : top=0.000um, trunk=86.169um, leaf=608.750um, total=694.919um
[11/06 17:18:16    110s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=271.530um, total=271.530um
[11/06 17:18:16    110s]     Clock DAG net violations after 'Fixing clock tree slew time and max cap violations - detailed pass': none
[11/06 17:18:16    110s]     Clock DAG primary half-corner transition distribution after 'Fixing clock tree slew time and max cap violations - detailed pass':
[11/06 17:18:16    110s]       Trunk : target=0.280ns count=1 avg=0.039ns sd=0.000ns min=0.039ns max=0.039ns {1 <= 0.168ns, 0 <= 0.224ns, 0 <= 0.252ns, 0 <= 0.266ns, 0 <= 0.280ns}
[11/06 17:18:16    110s]       Leaf  : target=0.280ns count=3 avg=0.220ns sd=0.019ns min=0.207ns max=0.242ns {0 <= 0.168ns, 2 <= 0.224ns, 1 <= 0.252ns, 0 <= 0.266ns, 0 <= 0.280ns}
[11/06 17:18:16    110s]     Clock DAG library cell distribution after 'Fixing clock tree slew time and max cap violations - detailed pass' {count}:
[11/06 17:18:16    110s]        Bufs: CLKBUFX4: 3 
[11/06 17:18:16    110s]     Clock DAG hash after 'Fixing clock tree slew time and max cap violations - detailed pass': 2880971399490916437 8470487787096502628
[11/06 17:18:16    110s]     CTS services accumulated run-time stats after 'Fixing clock tree slew time and max cap violations - detailed pass':
[11/06 17:18:16    110s]       delay calculator: calls=6387, total_wall_time=0.185s, mean_wall_time=0.029ms
[11/06 17:18:16    110s]       legalizer: calls=30, total_wall_time=0.000s, mean_wall_time=0.016ms
[11/06 17:18:16    110s]       steiner router: calls=6388, total_wall_time=0.070s, mean_wall_time=0.011ms
[11/06 17:18:16    110s]     Primary reporting skew groups after 'Fixing clock tree slew time and max cap violations - detailed pass':
[11/06 17:18:16    110s]       skew_group clk/constraints: insertion delay [min=0.174, max=0.191, avg=0.181, sd=0.007], skew [0.017 vs 0.265], 100% {0.174, 0.191} (wid=0.002 ws=0.002) (gid=0.189 gs=0.016)
[11/06 17:18:16    110s]           min path sink: M_reg_0__10_/CK
[11/06 17:18:16    110s]           max path sink: rB_reg_18_/CK
[11/06 17:18:16    110s]     Skew group summary after 'Fixing clock tree slew time and max cap violations - detailed pass':
[11/06 17:18:16    110s]       skew_group clk/constraints: insertion delay [min=0.174, max=0.191, avg=0.181, sd=0.007], skew [0.017 vs 0.265], 100% {0.174, 0.191} (wid=0.002 ws=0.002) (gid=0.189 gs=0.016)
[11/06 17:18:16    110s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[11/06 17:18:16    110s]   Fixing clock tree slew time and max cap violations - detailed pass done. (took cpu=0:00:00.0 real=0:00:00.0)
[11/06 17:18:16    110s]   Stage::DRV Fixing done. (took cpu=0:00:00.0 real=0:00:00.0)
[11/06 17:18:16    110s]   Stage::Insertion Delay Reduction...
[11/06 17:18:16    110s]   Removing unnecessary root buffering...
[11/06 17:18:16    110s]     Clock DAG hash before 'Removing unnecessary root buffering': 2880971399490916437 8470487787096502628
[11/06 17:18:16    110s]     CTS services accumulated run-time stats before 'Removing unnecessary root buffering':
[11/06 17:18:16    110s]       delay calculator: calls=6387, total_wall_time=0.185s, mean_wall_time=0.029ms
[11/06 17:18:16    110s]       legalizer: calls=30, total_wall_time=0.000s, mean_wall_time=0.016ms
[11/06 17:18:16    110s]       steiner router: calls=6388, total_wall_time=0.070s, mean_wall_time=0.011ms
[11/06 17:18:16    110s]     Clock DAG stats after 'Removing unnecessary root buffering':
[11/06 17:18:16    110s]       cell counts      : b=3, i=0, icg=0, dcg=0, l=0, total=3
[11/06 17:18:16    110s]       sink counts      : regular=200, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=200
[11/06 17:18:16    110s]       misc counts      : r=1, pp=0
[11/06 17:18:16    110s]       cell areas       : b=7.182um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=7.182um^2
[11/06 17:18:16    110s]       cell capacitance : b=0.001pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.001pF
[11/06 17:18:16    110s]       sink capacitance : total=0.042pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[11/06 17:18:16    110s]       wire capacitance : top=0.000pF, trunk=0.009pF, leaf=0.057pF, total=0.066pF
[11/06 17:18:16    110s]       wire lengths     : top=0.000um, trunk=86.169um, leaf=608.750um, total=694.919um
[11/06 17:18:16    110s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=271.530um, total=271.530um
[11/06 17:18:16    110s]     Clock DAG net violations after 'Removing unnecessary root buffering': none
[11/06 17:18:16    110s]     Clock DAG primary half-corner transition distribution after 'Removing unnecessary root buffering':
[11/06 17:18:16    110s]       Trunk : target=0.280ns count=1 avg=0.039ns sd=0.000ns min=0.039ns max=0.039ns {1 <= 0.168ns, 0 <= 0.224ns, 0 <= 0.252ns, 0 <= 0.266ns, 0 <= 0.280ns}
[11/06 17:18:16    110s]       Leaf  : target=0.280ns count=3 avg=0.220ns sd=0.019ns min=0.207ns max=0.242ns {0 <= 0.168ns, 2 <= 0.224ns, 1 <= 0.252ns, 0 <= 0.266ns, 0 <= 0.280ns}
[11/06 17:18:16    110s]     Clock DAG library cell distribution after 'Removing unnecessary root buffering' {count}:
[11/06 17:18:16    110s]        Bufs: CLKBUFX4: 3 
[11/06 17:18:16    110s]     Clock DAG hash after 'Removing unnecessary root buffering': 2880971399490916437 8470487787096502628
[11/06 17:18:16    110s]     CTS services accumulated run-time stats after 'Removing unnecessary root buffering':
[11/06 17:18:16    110s]       delay calculator: calls=6387, total_wall_time=0.185s, mean_wall_time=0.029ms
[11/06 17:18:16    110s]       legalizer: calls=30, total_wall_time=0.000s, mean_wall_time=0.016ms
[11/06 17:18:16    110s]       steiner router: calls=6388, total_wall_time=0.070s, mean_wall_time=0.011ms
[11/06 17:18:16    110s]     Primary reporting skew groups after 'Removing unnecessary root buffering':
[11/06 17:18:16    110s]       skew_group clk/constraints: insertion delay [min=0.174, max=0.191], skew [0.017 vs 0.265]
[11/06 17:18:16    110s]           min path sink: M_reg_0__10_/CK
[11/06 17:18:16    110s]           max path sink: rB_reg_18_/CK
[11/06 17:18:16    110s]     Skew group summary after 'Removing unnecessary root buffering':
[11/06 17:18:16    110s]       skew_group clk/constraints: insertion delay [min=0.174, max=0.191], skew [0.017 vs 0.265]
[11/06 17:18:16    110s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[11/06 17:18:16    110s]   Removing unnecessary root buffering done. (took cpu=0:00:00.0 real=0:00:00.0)
[11/06 17:18:16    110s]   Removing unconstrained drivers...
[11/06 17:18:16    110s]     Clock DAG hash before 'Removing unconstrained drivers': 2880971399490916437 8470487787096502628
[11/06 17:18:16    110s]     CTS services accumulated run-time stats before 'Removing unconstrained drivers':
[11/06 17:18:16    110s]       delay calculator: calls=6387, total_wall_time=0.185s, mean_wall_time=0.029ms
[11/06 17:18:16    110s]       legalizer: calls=30, total_wall_time=0.000s, mean_wall_time=0.016ms
[11/06 17:18:16    110s]       steiner router: calls=6388, total_wall_time=0.070s, mean_wall_time=0.011ms
[11/06 17:18:16    110s]     Clock DAG stats after 'Removing unconstrained drivers':
[11/06 17:18:16    110s]       cell counts      : b=3, i=0, icg=0, dcg=0, l=0, total=3
[11/06 17:18:16    110s]       sink counts      : regular=200, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=200
[11/06 17:18:16    110s]       misc counts      : r=1, pp=0
[11/06 17:18:16    110s]       cell areas       : b=7.182um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=7.182um^2
[11/06 17:18:16    110s]       cell capacitance : b=0.001pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.001pF
[11/06 17:18:16    110s]       sink capacitance : total=0.042pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[11/06 17:18:16    110s]       wire capacitance : top=0.000pF, trunk=0.009pF, leaf=0.057pF, total=0.066pF
[11/06 17:18:16    110s]       wire lengths     : top=0.000um, trunk=86.169um, leaf=608.750um, total=694.919um
[11/06 17:18:16    110s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=271.530um, total=271.530um
[11/06 17:18:16    110s]     Clock DAG net violations after 'Removing unconstrained drivers': none
[11/06 17:18:16    110s]     Clock DAG primary half-corner transition distribution after 'Removing unconstrained drivers':
[11/06 17:18:16    110s]       Trunk : target=0.280ns count=1 avg=0.039ns sd=0.000ns min=0.039ns max=0.039ns {1 <= 0.168ns, 0 <= 0.224ns, 0 <= 0.252ns, 0 <= 0.266ns, 0 <= 0.280ns}
[11/06 17:18:16    110s]       Leaf  : target=0.280ns count=3 avg=0.220ns sd=0.019ns min=0.207ns max=0.242ns {0 <= 0.168ns, 2 <= 0.224ns, 1 <= 0.252ns, 0 <= 0.266ns, 0 <= 0.280ns}
[11/06 17:18:16    110s]     Clock DAG library cell distribution after 'Removing unconstrained drivers' {count}:
[11/06 17:18:16    110s]        Bufs: CLKBUFX4: 3 
[11/06 17:18:16    110s]     Clock DAG hash after 'Removing unconstrained drivers': 2880971399490916437 8470487787096502628
[11/06 17:18:16    110s]     CTS services accumulated run-time stats after 'Removing unconstrained drivers':
[11/06 17:18:16    110s]       delay calculator: calls=6387, total_wall_time=0.185s, mean_wall_time=0.029ms
[11/06 17:18:16    110s]       legalizer: calls=30, total_wall_time=0.000s, mean_wall_time=0.016ms
[11/06 17:18:16    110s]       steiner router: calls=6388, total_wall_time=0.070s, mean_wall_time=0.011ms
[11/06 17:18:16    110s]     Primary reporting skew groups after 'Removing unconstrained drivers':
[11/06 17:18:16    110s]       skew_group clk/constraints: insertion delay [min=0.174, max=0.191], skew [0.017 vs 0.265]
[11/06 17:18:16    110s]           min path sink: M_reg_0__10_/CK
[11/06 17:18:16    110s]           max path sink: rB_reg_18_/CK
[11/06 17:18:16    110s]     Skew group summary after 'Removing unconstrained drivers':
[11/06 17:18:16    110s]       skew_group clk/constraints: insertion delay [min=0.174, max=0.191], skew [0.017 vs 0.265]
[11/06 17:18:16    110s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[11/06 17:18:16    110s]   Removing unconstrained drivers done. (took cpu=0:00:00.0 real=0:00:00.0)
[11/06 17:18:16    110s]   Reducing insertion delay 1...
[11/06 17:18:16    110s]     Clock DAG hash before 'Reducing insertion delay 1': 2880971399490916437 8470487787096502628
[11/06 17:18:16    110s]     CTS services accumulated run-time stats before 'Reducing insertion delay 1':
[11/06 17:18:16    110s]       delay calculator: calls=6387, total_wall_time=0.185s, mean_wall_time=0.029ms
[11/06 17:18:16    110s]       legalizer: calls=30, total_wall_time=0.000s, mean_wall_time=0.016ms
[11/06 17:18:16    110s]       steiner router: calls=6388, total_wall_time=0.070s, mean_wall_time=0.011ms
[11/06 17:18:16    110s]     Clock DAG stats after 'Reducing insertion delay 1':
[11/06 17:18:16    110s]       cell counts      : b=3, i=0, icg=0, dcg=0, l=0, total=3
[11/06 17:18:16    110s]       sink counts      : regular=200, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=200
[11/06 17:18:16    110s]       misc counts      : r=1, pp=0
[11/06 17:18:16    110s]       cell areas       : b=7.182um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=7.182um^2
[11/06 17:18:16    110s]       cell capacitance : b=0.001pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.001pF
[11/06 17:18:16    110s]       sink capacitance : total=0.042pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[11/06 17:18:16    110s]       wire capacitance : top=0.000pF, trunk=0.009pF, leaf=0.057pF, total=0.066pF
[11/06 17:18:16    110s]       wire lengths     : top=0.000um, trunk=86.169um, leaf=608.750um, total=694.919um
[11/06 17:18:16    110s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=271.530um, total=271.530um
[11/06 17:18:16    110s]     Clock DAG net violations after 'Reducing insertion delay 1': none
[11/06 17:18:16    110s]     Clock DAG primary half-corner transition distribution after 'Reducing insertion delay 1':
[11/06 17:18:16    110s]       Trunk : target=0.280ns count=1 avg=0.039ns sd=0.000ns min=0.039ns max=0.039ns {1 <= 0.168ns, 0 <= 0.224ns, 0 <= 0.252ns, 0 <= 0.266ns, 0 <= 0.280ns}
[11/06 17:18:16    110s]       Leaf  : target=0.280ns count=3 avg=0.220ns sd=0.019ns min=0.207ns max=0.242ns {0 <= 0.168ns, 2 <= 0.224ns, 1 <= 0.252ns, 0 <= 0.266ns, 0 <= 0.280ns}
[11/06 17:18:16    110s]     Clock DAG library cell distribution after 'Reducing insertion delay 1' {count}:
[11/06 17:18:16    110s]        Bufs: CLKBUFX4: 3 
[11/06 17:18:16    110s]     Clock DAG hash after 'Reducing insertion delay 1': 2880971399490916437 8470487787096502628
[11/06 17:18:16    110s]     CTS services accumulated run-time stats after 'Reducing insertion delay 1':
[11/06 17:18:16    110s]       delay calculator: calls=6406, total_wall_time=0.186s, mean_wall_time=0.029ms
[11/06 17:18:16    110s]       legalizer: calls=33, total_wall_time=0.003s, mean_wall_time=0.084ms
[11/06 17:18:16    110s]       steiner router: calls=6395, total_wall_time=0.070s, mean_wall_time=0.011ms
[11/06 17:18:16    110s]     Primary reporting skew groups after 'Reducing insertion delay 1':
[11/06 17:18:16    110s]       skew_group clk/constraints: insertion delay [min=0.174, max=0.191], skew [0.017 vs 0.265]
[11/06 17:18:16    110s]           min path sink: M_reg_0__10_/CK
[11/06 17:18:16    110s]           max path sink: rB_reg_18_/CK
[11/06 17:18:16    110s]     Skew group summary after 'Reducing insertion delay 1':
[11/06 17:18:16    110s]       skew_group clk/constraints: insertion delay [min=0.174, max=0.191], skew [0.017 vs 0.265]
[11/06 17:18:16    110s]     Legalizer API calls during this step: 3 succeeded with high effort: 3 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[11/06 17:18:16    110s]   Reducing insertion delay 1 done. (took cpu=0:00:00.0 real=0:00:00.0)
[11/06 17:18:16    110s]   Removing longest path buffering...
[11/06 17:18:16    110s]     Clock DAG hash before 'Removing longest path buffering': 2880971399490916437 8470487787096502628
[11/06 17:18:16    110s]     CTS services accumulated run-time stats before 'Removing longest path buffering':
[11/06 17:18:16    110s]       delay calculator: calls=6406, total_wall_time=0.186s, mean_wall_time=0.029ms
[11/06 17:18:16    110s]       legalizer: calls=33, total_wall_time=0.003s, mean_wall_time=0.084ms
[11/06 17:18:16    110s]       steiner router: calls=6395, total_wall_time=0.070s, mean_wall_time=0.011ms
[11/06 17:18:16    110s]     Clock DAG stats after 'Removing longest path buffering':
[11/06 17:18:16    110s]       cell counts      : b=3, i=0, icg=0, dcg=0, l=0, total=3
[11/06 17:18:16    110s]       sink counts      : regular=200, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=200
[11/06 17:18:16    110s]       misc counts      : r=1, pp=0
[11/06 17:18:16    110s]       cell areas       : b=7.182um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=7.182um^2
[11/06 17:18:16    110s]       cell capacitance : b=0.001pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.001pF
[11/06 17:18:16    110s]       sink capacitance : total=0.042pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[11/06 17:18:16    110s]       wire capacitance : top=0.000pF, trunk=0.009pF, leaf=0.057pF, total=0.066pF
[11/06 17:18:16    110s]       wire lengths     : top=0.000um, trunk=86.169um, leaf=608.750um, total=694.919um
[11/06 17:18:16    110s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=271.530um, total=271.530um
[11/06 17:18:16    110s]     Clock DAG net violations after 'Removing longest path buffering': none
[11/06 17:18:16    110s]     Clock DAG primary half-corner transition distribution after 'Removing longest path buffering':
[11/06 17:18:16    110s]       Trunk : target=0.280ns count=1 avg=0.039ns sd=0.000ns min=0.039ns max=0.039ns {1 <= 0.168ns, 0 <= 0.224ns, 0 <= 0.252ns, 0 <= 0.266ns, 0 <= 0.280ns}
[11/06 17:18:16    110s]       Leaf  : target=0.280ns count=3 avg=0.220ns sd=0.019ns min=0.207ns max=0.242ns {0 <= 0.168ns, 2 <= 0.224ns, 1 <= 0.252ns, 0 <= 0.266ns, 0 <= 0.280ns}
[11/06 17:18:16    110s]     Clock DAG library cell distribution after 'Removing longest path buffering' {count}:
[11/06 17:18:16    110s]        Bufs: CLKBUFX4: 3 
[11/06 17:18:16    110s]     Clock DAG hash after 'Removing longest path buffering': 2880971399490916437 8470487787096502628
[11/06 17:18:16    110s]     CTS services accumulated run-time stats after 'Removing longest path buffering':
[11/06 17:18:16    110s]       delay calculator: calls=6406, total_wall_time=0.186s, mean_wall_time=0.029ms
[11/06 17:18:16    110s]       legalizer: calls=33, total_wall_time=0.003s, mean_wall_time=0.084ms
[11/06 17:18:16    110s]       steiner router: calls=6395, total_wall_time=0.070s, mean_wall_time=0.011ms
[11/06 17:18:16    110s]     Primary reporting skew groups after 'Removing longest path buffering':
[11/06 17:18:16    110s]       skew_group clk/constraints: insertion delay [min=0.174, max=0.191], skew [0.017 vs 0.265]
[11/06 17:18:16    110s]           min path sink: M_reg_0__10_/CK
[11/06 17:18:16    110s]           max path sink: rB_reg_18_/CK
[11/06 17:18:16    110s]     Skew group summary after 'Removing longest path buffering':
[11/06 17:18:16    110s]       skew_group clk/constraints: insertion delay [min=0.174, max=0.191], skew [0.017 vs 0.265]
[11/06 17:18:16    110s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[11/06 17:18:16    110s]   Removing longest path buffering done. (took cpu=0:00:00.0 real=0:00:00.0)
[11/06 17:18:16    110s]   Reducing insertion delay 2...
[11/06 17:18:16    110s]     Clock DAG hash before 'Reducing insertion delay 2': 2880971399490916437 8470487787096502628
[11/06 17:18:16    110s]     CTS services accumulated run-time stats before 'Reducing insertion delay 2':
[11/06 17:18:16    110s]       delay calculator: calls=6406, total_wall_time=0.186s, mean_wall_time=0.029ms
[11/06 17:18:16    110s]       legalizer: calls=33, total_wall_time=0.003s, mean_wall_time=0.084ms
[11/06 17:18:16    110s]       steiner router: calls=6395, total_wall_time=0.070s, mean_wall_time=0.011ms
[11/06 17:18:16    110s] **WARN: (IMPCCOPT-1261):	The skew target of 0.050ns for skew_group clk/constraints in primary delay corner max_delay is too small. For best results, it is recommended that the skew target be set no lower than 0.265ns. The skew target has been relaxed to 0.265ns. You may force the use of the tighter skew target by setting override_minimum_skew_target to true.
[11/06 17:18:16    110s] Type 'man IMPCCOPT-1261' for more detail.
[11/06 17:18:16    110s] **WARN: (IMPCCOPT-1261):	The skew target of 0.050ns for skew_group clk/constraints in primary delay corner max_delay is too small. For best results, it is recommended that the skew target be set no lower than 0.265ns. The skew target has been relaxed to 0.265ns. You may force the use of the tighter skew target by setting override_minimum_skew_target to true.
[11/06 17:18:16    110s] Type 'man IMPCCOPT-1261' for more detail.
[11/06 17:18:17    110s]     Path optimization required 104 stage delay updates 
[11/06 17:18:17    110s] **WARN: (IMPCCOPT-1261):	The skew target of 0.050ns for skew_group clk/constraints in primary delay corner max_delay is too small. For best results, it is recommended that the skew target be set no lower than 0.265ns. The skew target has been relaxed to 0.265ns. You may force the use of the tighter skew target by setting override_minimum_skew_target to true.
[11/06 17:18:17    110s] Type 'man IMPCCOPT-1261' for more detail.
[11/06 17:18:17    110s] **WARN: (IMPCCOPT-1261):	The skew target of 0.050ns for skew_group clk/constraints in primary delay corner max_delay is too small. For best results, it is recommended that the skew target be set no lower than 0.265ns. The skew target has been relaxed to 0.265ns. You may force the use of the tighter skew target by setting override_minimum_skew_target to true.
[11/06 17:18:17    110s] Type 'man IMPCCOPT-1261' for more detail.
[11/06 17:18:17    110s]     Clock DAG stats after 'Reducing insertion delay 2':
[11/06 17:18:17    110s]       cell counts      : b=3, i=0, icg=0, dcg=0, l=0, total=3
[11/06 17:18:17    110s]       sink counts      : regular=200, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=200
[11/06 17:18:17    110s]       misc counts      : r=1, pp=0
[11/06 17:18:17    110s]       cell areas       : b=7.182um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=7.182um^2
[11/06 17:18:17    110s]       cell capacitance : b=0.001pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.001pF
[11/06 17:18:17    110s]       sink capacitance : total=0.042pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[11/06 17:18:17    110s]       wire capacitance : top=0.000pF, trunk=0.008pF, leaf=0.057pF, total=0.065pF
[11/06 17:18:17    110s]       wire lengths     : top=0.000um, trunk=82.049um, leaf=609.445um, total=691.494um
[11/06 17:18:17    110s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=271.530um, total=271.530um
[11/06 17:18:17    110s]     Clock DAG net violations after 'Reducing insertion delay 2': none
[11/06 17:18:17    110s]     Clock DAG primary half-corner transition distribution after 'Reducing insertion delay 2':
[11/06 17:18:17    110s]       Trunk : target=0.280ns count=1 avg=0.037ns sd=0.000ns min=0.037ns max=0.037ns {1 <= 0.168ns, 0 <= 0.224ns, 0 <= 0.252ns, 0 <= 0.266ns, 0 <= 0.280ns}
[11/06 17:18:17    110s]       Leaf  : target=0.280ns count=3 avg=0.220ns sd=0.019ns min=0.207ns max=0.242ns {0 <= 0.168ns, 2 <= 0.224ns, 1 <= 0.252ns, 0 <= 0.266ns, 0 <= 0.280ns}
[11/06 17:18:17    110s]     Clock DAG library cell distribution after 'Reducing insertion delay 2' {count}:
[11/06 17:18:17    110s]        Bufs: CLKBUFX4: 3 
[11/06 17:18:17    110s]     Clock DAG hash after 'Reducing insertion delay 2': 15616847976609590043 14826130475218035442
[11/06 17:18:17    110s]     CTS services accumulated run-time stats after 'Reducing insertion delay 2':
[11/06 17:18:17    110s]       delay calculator: calls=6568, total_wall_time=0.196s, mean_wall_time=0.030ms
[11/06 17:18:17    110s]       legalizer: calls=81, total_wall_time=0.004s, mean_wall_time=0.045ms
[11/06 17:18:17    110s]       steiner router: calls=6499, total_wall_time=0.103s, mean_wall_time=0.016ms
[11/06 17:18:17    110s]     Primary reporting skew groups after 'Reducing insertion delay 2':
[11/06 17:18:17    110s]       skew_group clk/constraints: insertion delay [min=0.172, max=0.189, avg=0.179, sd=0.007], skew [0.018 vs 0.265], 100% {0.172, 0.189} (wid=0.003 ws=0.002) (gid=0.187 gs=0.016)
[11/06 17:18:17    110s]           min path sink: M_reg_0__10_/CK
[11/06 17:18:17    110s]           max path sink: rB_reg_18_/CK
[11/06 17:18:17    110s]     Skew group summary after 'Reducing insertion delay 2':
[11/06 17:18:17    110s]       skew_group clk/constraints: insertion delay [min=0.172, max=0.189, avg=0.179, sd=0.007], skew [0.018 vs 0.265], 100% {0.172, 0.189} (wid=0.003 ws=0.002) (gid=0.187 gs=0.016)
[11/06 17:18:17    110s]     Legalizer API calls during this step: 48 succeeded with high effort: 48 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[11/06 17:18:17    110s]   Reducing insertion delay 2 done. (took cpu=0:00:00.2 real=0:00:00.2)
[11/06 17:18:17    110s]   Stage::Insertion Delay Reduction done. (took cpu=0:00:00.2 real=0:00:00.2)
[11/06 17:18:17    110s]   CCOpt::Phase::Construction done. (took cpu=0:00:00.8 real=0:00:00.8)
[11/06 17:18:17    110s]   CCOpt::Phase::Implementation...
[11/06 17:18:17    110s]   Stage::Reducing Power...
[11/06 17:18:17    110s]   Improving clock tree routing...
[11/06 17:18:17    110s]     Clock DAG hash before 'Improving clock tree routing': 15616847976609590043 14826130475218035442
[11/06 17:18:17    110s]     CTS services accumulated run-time stats before 'Improving clock tree routing':
[11/06 17:18:17    110s]       delay calculator: calls=6568, total_wall_time=0.196s, mean_wall_time=0.030ms
[11/06 17:18:17    110s]       legalizer: calls=81, total_wall_time=0.004s, mean_wall_time=0.045ms
[11/06 17:18:17    110s]       steiner router: calls=6499, total_wall_time=0.103s, mean_wall_time=0.016ms
[11/06 17:18:17    110s]     Iteration 1...
[11/06 17:18:17    110s]     Iteration 1 done.
[11/06 17:18:17    110s]     Clock DAG stats after 'Improving clock tree routing':
[11/06 17:18:17    110s]       cell counts      : b=3, i=0, icg=0, dcg=0, l=0, total=3
[11/06 17:18:17    110s]       sink counts      : regular=200, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=200
[11/06 17:18:17    110s]       misc counts      : r=1, pp=0
[11/06 17:18:17    110s]       cell areas       : b=7.182um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=7.182um^2
[11/06 17:18:17    110s]       cell capacitance : b=0.001pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.001pF
[11/06 17:18:17    110s]       sink capacitance : total=0.042pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[11/06 17:18:17    110s]       wire capacitance : top=0.000pF, trunk=0.008pF, leaf=0.057pF, total=0.065pF
[11/06 17:18:17    110s]       wire lengths     : top=0.000um, trunk=82.049um, leaf=609.445um, total=691.494um
[11/06 17:18:17    110s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=271.530um, total=271.530um
[11/06 17:18:17    110s]     Clock DAG net violations after 'Improving clock tree routing': none
[11/06 17:18:17    110s]     Clock DAG primary half-corner transition distribution after 'Improving clock tree routing':
[11/06 17:18:17    110s]       Trunk : target=0.280ns count=1 avg=0.037ns sd=0.000ns min=0.037ns max=0.037ns {1 <= 0.168ns, 0 <= 0.224ns, 0 <= 0.252ns, 0 <= 0.266ns, 0 <= 0.280ns}
[11/06 17:18:17    110s]       Leaf  : target=0.280ns count=3 avg=0.220ns sd=0.019ns min=0.207ns max=0.242ns {0 <= 0.168ns, 2 <= 0.224ns, 1 <= 0.252ns, 0 <= 0.266ns, 0 <= 0.280ns}
[11/06 17:18:17    110s]     Clock DAG library cell distribution after 'Improving clock tree routing' {count}:
[11/06 17:18:17    110s]        Bufs: CLKBUFX4: 3 
[11/06 17:18:17    110s]     Clock DAG hash after 'Improving clock tree routing': 15616847976609590043 14826130475218035442
[11/06 17:18:17    110s]     CTS services accumulated run-time stats after 'Improving clock tree routing':
[11/06 17:18:17    110s]       delay calculator: calls=6568, total_wall_time=0.196s, mean_wall_time=0.030ms
[11/06 17:18:17    110s]       legalizer: calls=81, total_wall_time=0.004s, mean_wall_time=0.045ms
[11/06 17:18:17    110s]       steiner router: calls=6499, total_wall_time=0.103s, mean_wall_time=0.016ms
[11/06 17:18:17    110s]     Primary reporting skew groups after 'Improving clock tree routing':
[11/06 17:18:17    110s]       skew_group clk/constraints: insertion delay [min=0.172, max=0.189], skew [0.018 vs 0.265]
[11/06 17:18:17    110s]           min path sink: M_reg_0__10_/CK
[11/06 17:18:17    110s]           max path sink: rB_reg_18_/CK
[11/06 17:18:17    110s]     Skew group summary after 'Improving clock tree routing':
[11/06 17:18:17    110s]       skew_group clk/constraints: insertion delay [min=0.172, max=0.189], skew [0.018 vs 0.265]
[11/06 17:18:17    110s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[11/06 17:18:17    110s]   Improving clock tree routing done. (took cpu=0:00:00.0 real=0:00:00.0)
[11/06 17:18:17    110s]   Reducing clock tree power 1...
[11/06 17:18:17    110s]     Clock DAG hash before 'Reducing clock tree power 1': 15616847976609590043 14826130475218035442
[11/06 17:18:17    110s]     CTS services accumulated run-time stats before 'Reducing clock tree power 1':
[11/06 17:18:17    110s]       delay calculator: calls=6568, total_wall_time=0.196s, mean_wall_time=0.030ms
[11/06 17:18:17    110s]       legalizer: calls=81, total_wall_time=0.004s, mean_wall_time=0.045ms
[11/06 17:18:17    110s]       steiner router: calls=6499, total_wall_time=0.103s, mean_wall_time=0.016ms
[11/06 17:18:17    110s]     Resizing gates: 
[11/06 17:18:17    110s]     Legalizer releasing space for clock trees
[11/06 17:18:17    110s]     ...20% ...40% ...60% ...80% ...Legalizing clock trees...
[11/06 17:18:17    110s]     Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
[11/06 17:18:17    110s]     100% 
[11/06 17:18:17    110s]     Clock DAG stats after reducing clock tree power 1 iteration 1:
[11/06 17:18:17    110s]       cell counts      : b=3, i=0, icg=0, dcg=0, l=0, total=3
[11/06 17:18:17    110s]       sink counts      : regular=200, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=200
[11/06 17:18:17    110s]       misc counts      : r=1, pp=0
[11/06 17:18:17    110s]       cell areas       : b=6.498um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=6.498um^2
[11/06 17:18:17    110s]       cell capacitance : b=0.001pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.001pF
[11/06 17:18:17    110s]       sink capacitance : total=0.042pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[11/06 17:18:17    110s]       wire capacitance : top=0.000pF, trunk=0.008pF, leaf=0.057pF, total=0.065pF
[11/06 17:18:17    110s]       wire lengths     : top=0.000um, trunk=82.309um, leaf=609.534um, total=691.843um
[11/06 17:18:17    110s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=271.530um, total=271.530um
[11/06 17:18:17    110s]     Clock DAG net violations after reducing clock tree power 1 iteration 1: none
[11/06 17:18:17    110s]     Clock DAG primary half-corner transition distribution after reducing clock tree power 1 iteration 1:
[11/06 17:18:17    110s]       Trunk : target=0.280ns count=1 avg=0.037ns sd=0.000ns min=0.037ns max=0.037ns {1 <= 0.168ns, 0 <= 0.224ns, 0 <= 0.252ns, 0 <= 0.266ns, 0 <= 0.280ns}
[11/06 17:18:17    110s]       Leaf  : target=0.280ns count=3 avg=0.258ns sd=0.014ns min=0.242ns max=0.270ns {0 <= 0.168ns, 0 <= 0.224ns, 1 <= 0.252ns, 1 <= 0.266ns, 1 <= 0.280ns}
[11/06 17:18:17    110s]     Clock DAG library cell distribution after reducing clock tree power 1 iteration 1 {count}:
[11/06 17:18:17    110s]        Bufs: CLKBUFX4: 1 CLKBUFX3: 2 
[11/06 17:18:17    110s]     Clock DAG hash after reducing clock tree power 1 iteration 1: 11454937828110657725 3975484501365601220
[11/06 17:18:17    110s]     CTS services accumulated run-time stats after reducing clock tree power 1 iteration 1:
[11/06 17:18:17    110s]       delay calculator: calls=6581, total_wall_time=0.197s, mean_wall_time=0.030ms
[11/06 17:18:17    110s]       legalizer: calls=89, total_wall_time=0.004s, mean_wall_time=0.042ms
[11/06 17:18:17    110s]       steiner router: calls=6503, total_wall_time=0.105s, mean_wall_time=0.016ms
[11/06 17:18:17    110s]     Primary reporting skew groups after reducing clock tree power 1 iteration 1:
[11/06 17:18:17    110s]       skew_group clk/constraints: insertion delay [min=0.188, max=0.194], skew [0.006 vs 0.265]
[11/06 17:18:17    110s]           min path sink: rA_reg_13_/CK
[11/06 17:18:17    110s]           max path sink: M_reg_0__37_/CK
[11/06 17:18:17    110s]     Skew group summary after reducing clock tree power 1 iteration 1:
[11/06 17:18:17    110s]       skew_group clk/constraints: insertion delay [min=0.188, max=0.194], skew [0.006 vs 0.265]
[11/06 17:18:17    110s]     Resizing gates: 
[11/06 17:18:17    110s]     Legalizer releasing space for clock trees
[11/06 17:18:17    110s]     ...20% ...40% ...60% ...80% ...Legalizing clock trees...
[11/06 17:18:17    110s]     Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
[11/06 17:18:17    110s]     100% 
[11/06 17:18:17    110s]     Clock DAG stats after 'Reducing clock tree power 1':
[11/06 17:18:17    110s]       cell counts      : b=3, i=0, icg=0, dcg=0, l=0, total=3
[11/06 17:18:17    110s]       sink counts      : regular=200, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=200
[11/06 17:18:17    110s]       misc counts      : r=1, pp=0
[11/06 17:18:17    110s]       cell areas       : b=6.498um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=6.498um^2
[11/06 17:18:17    110s]       cell capacitance : b=0.001pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.001pF
[11/06 17:18:17    110s]       sink capacitance : total=0.042pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[11/06 17:18:17    110s]       wire capacitance : top=0.000pF, trunk=0.008pF, leaf=0.057pF, total=0.065pF
[11/06 17:18:17    110s]       wire lengths     : top=0.000um, trunk=82.309um, leaf=609.534um, total=691.843um
[11/06 17:18:17    110s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=271.530um, total=271.530um
[11/06 17:18:17    110s]     Clock DAG net violations after 'Reducing clock tree power 1': none
[11/06 17:18:17    110s]     Clock DAG primary half-corner transition distribution after 'Reducing clock tree power 1':
[11/06 17:18:17    110s]       Trunk : target=0.280ns count=1 avg=0.037ns sd=0.000ns min=0.037ns max=0.037ns {1 <= 0.168ns, 0 <= 0.224ns, 0 <= 0.252ns, 0 <= 0.266ns, 0 <= 0.280ns}
[11/06 17:18:17    110s]       Leaf  : target=0.280ns count=3 avg=0.258ns sd=0.014ns min=0.242ns max=0.270ns {0 <= 0.168ns, 0 <= 0.224ns, 1 <= 0.252ns, 1 <= 0.266ns, 1 <= 0.280ns}
[11/06 17:18:17    110s]     Clock DAG library cell distribution after 'Reducing clock tree power 1' {count}:
[11/06 17:18:17    110s]        Bufs: CLKBUFX4: 1 CLKBUFX3: 2 
[11/06 17:18:17    110s]     Clock DAG hash after 'Reducing clock tree power 1': 11454937828110657725 3975484501365601220
[11/06 17:18:17    110s]     CTS services accumulated run-time stats after 'Reducing clock tree power 1':
[11/06 17:18:17    110s]       delay calculator: calls=6588, total_wall_time=0.198s, mean_wall_time=0.030ms
[11/06 17:18:17    110s]       legalizer: calls=95, total_wall_time=0.004s, mean_wall_time=0.040ms
[11/06 17:18:17    110s]       steiner router: calls=6503, total_wall_time=0.105s, mean_wall_time=0.016ms
[11/06 17:18:17    110s]     Primary reporting skew groups after 'Reducing clock tree power 1':
[11/06 17:18:17    110s]       skew_group clk/constraints: insertion delay [min=0.188, max=0.194], skew [0.006 vs 0.265]
[11/06 17:18:17    110s]           min path sink: rA_reg_13_/CK
[11/06 17:18:17    110s]           max path sink: M_reg_0__37_/CK
[11/06 17:18:17    110s]     Skew group summary after 'Reducing clock tree power 1':
[11/06 17:18:17    110s]       skew_group clk/constraints: insertion delay [min=0.188, max=0.194], skew [0.006 vs 0.265]
[11/06 17:18:17    110s]     Legalizer API calls during this step: 14 succeeded with high effort: 14 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[11/06 17:18:17    110s]   Reducing clock tree power 1 done. (took cpu=0:00:00.0 real=0:00:00.0)
[11/06 17:18:17    110s]   Reducing clock tree power 2...
[11/06 17:18:17    110s]     Clock DAG hash before 'Reducing clock tree power 2': 11454937828110657725 3975484501365601220
[11/06 17:18:17    110s]     CTS services accumulated run-time stats before 'Reducing clock tree power 2':
[11/06 17:18:17    110s]       delay calculator: calls=6588, total_wall_time=0.198s, mean_wall_time=0.030ms
[11/06 17:18:17    110s]       legalizer: calls=95, total_wall_time=0.004s, mean_wall_time=0.040ms
[11/06 17:18:17    110s]       steiner router: calls=6503, total_wall_time=0.105s, mean_wall_time=0.016ms
[11/06 17:18:17    110s]     Path optimization required 0 stage delay updates 
[11/06 17:18:17    110s]     Clock DAG stats after 'Reducing clock tree power 2':
[11/06 17:18:17    110s]       cell counts      : b=3, i=0, icg=0, dcg=0, l=0, total=3
[11/06 17:18:17    110s]       sink counts      : regular=200, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=200
[11/06 17:18:17    110s]       misc counts      : r=1, pp=0
[11/06 17:18:17    110s]       cell areas       : b=6.498um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=6.498um^2
[11/06 17:18:17    110s]       cell capacitance : b=0.001pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.001pF
[11/06 17:18:17    110s]       sink capacitance : total=0.042pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[11/06 17:18:17    110s]       wire capacitance : top=0.000pF, trunk=0.008pF, leaf=0.057pF, total=0.065pF
[11/06 17:18:17    110s]       wire lengths     : top=0.000um, trunk=82.309um, leaf=609.534um, total=691.843um
[11/06 17:18:17    110s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=271.530um, total=271.530um
[11/06 17:18:17    110s]     Clock DAG net violations after 'Reducing clock tree power 2': none
[11/06 17:18:17    110s]     Clock DAG primary half-corner transition distribution after 'Reducing clock tree power 2':
[11/06 17:18:17    110s]       Trunk : target=0.280ns count=1 avg=0.037ns sd=0.000ns min=0.037ns max=0.037ns {1 <= 0.168ns, 0 <= 0.224ns, 0 <= 0.252ns, 0 <= 0.266ns, 0 <= 0.280ns}
[11/06 17:18:17    110s]       Leaf  : target=0.280ns count=3 avg=0.258ns sd=0.014ns min=0.242ns max=0.270ns {0 <= 0.168ns, 0 <= 0.224ns, 1 <= 0.252ns, 1 <= 0.266ns, 1 <= 0.280ns}
[11/06 17:18:17    110s]     Clock DAG library cell distribution after 'Reducing clock tree power 2' {count}:
[11/06 17:18:17    110s]        Bufs: CLKBUFX4: 1 CLKBUFX3: 2 
[11/06 17:18:17    110s]     Clock DAG hash after 'Reducing clock tree power 2': 11454937828110657725 3975484501365601220
[11/06 17:18:17    110s]     CTS services accumulated run-time stats after 'Reducing clock tree power 2':
[11/06 17:18:17    110s]       delay calculator: calls=6588, total_wall_time=0.198s, mean_wall_time=0.030ms
[11/06 17:18:17    110s]       legalizer: calls=95, total_wall_time=0.004s, mean_wall_time=0.040ms
[11/06 17:18:17    110s]       steiner router: calls=6503, total_wall_time=0.105s, mean_wall_time=0.016ms
[11/06 17:18:17    110s]     Primary reporting skew groups after 'Reducing clock tree power 2':
[11/06 17:18:17    110s]       skew_group clk/constraints: insertion delay [min=0.188, max=0.194, avg=0.191, sd=0.002], skew [0.006 vs 0.265], 100% {0.188, 0.194} (wid=0.003 ws=0.002) (gid=0.193 gs=0.006)
[11/06 17:18:17    110s]           min path sink: rA_reg_13_/CK
[11/06 17:18:17    110s]           max path sink: M_reg_0__37_/CK
[11/06 17:18:17    110s]     Skew group summary after 'Reducing clock tree power 2':
[11/06 17:18:17    110s]       skew_group clk/constraints: insertion delay [min=0.188, max=0.194, avg=0.191, sd=0.002], skew [0.006 vs 0.265], 100% {0.188, 0.194} (wid=0.003 ws=0.002) (gid=0.193 gs=0.006)
[11/06 17:18:17    110s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[11/06 17:18:17    110s]   Reducing clock tree power 2 done. (took cpu=0:00:00.0 real=0:00:00.0)
[11/06 17:18:17    110s]   Stage::Reducing Power done. (took cpu=0:00:00.0 real=0:00:00.0)
[11/06 17:18:17    110s]   Stage::Balancing...
[11/06 17:18:17    110s]   Approximately balancing fragments step...
[11/06 17:18:17    110s]     Clock DAG hash before 'Approximately balancing fragments step': 11454937828110657725 3975484501365601220
[11/06 17:18:17    110s]     CTS services accumulated run-time stats before 'Approximately balancing fragments step':
[11/06 17:18:17    110s]       delay calculator: calls=6588, total_wall_time=0.198s, mean_wall_time=0.030ms
[11/06 17:18:17    110s]       legalizer: calls=95, total_wall_time=0.004s, mean_wall_time=0.040ms
[11/06 17:18:17    110s]       steiner router: calls=6503, total_wall_time=0.105s, mean_wall_time=0.016ms
[11/06 17:18:17    110s]     Resolve constraints - Approximately balancing fragments...
[11/06 17:18:17    110s]     Resolving skew group constraints...
[11/06 17:18:17    110s] **WARN: (IMPCCOPT-1261):	The skew target of 0.050ns for skew_group clk/constraints in primary delay corner max_delay is too small. For best results, it is recommended that the skew target be set no lower than 0.265ns. The skew target has been relaxed to 0.265ns. You may force the use of the tighter skew target by setting override_minimum_skew_target to true.
[11/06 17:18:17    110s] Type 'man IMPCCOPT-1261' for more detail.
[11/06 17:18:17    110s] **WARN: (IMPCCOPT-1261):	The skew target of 0.050ns for skew_group clk/constraints in primary delay corner max_delay is too small. For best results, it is recommended that the skew target be set no lower than 0.265ns. The skew target has been relaxed to 0.265ns. You may force the use of the tighter skew target by setting override_minimum_skew_target to true.
[11/06 17:18:17    110s] Type 'man IMPCCOPT-1261' for more detail.
[11/06 17:18:17    110s] **WARN: (IMPCCOPT-1261):	The skew target of 0.050ns for skew_group clk/constraints in primary delay corner max_delay is too small. For best results, it is recommended that the skew target be set no lower than 0.265ns. The skew target has been relaxed to 0.265ns. You may force the use of the tighter skew target by setting override_minimum_skew_target to true.
[11/06 17:18:17    110s] Type 'man IMPCCOPT-1261' for more detail.
[11/06 17:18:17    110s]       Solving LP: 1 skew groups; 2 fragments, 2 fraglets and 3 vertices; 25 variables and 66 constraints; tolerance 1
[11/06 17:18:17    110s] **WARN: (IMPCCOPT-1261):	The skew target of 0.050ns for skew_group clk/constraints in primary delay corner max_delay is too small. For best results, it is recommended that the skew target be set no lower than 0.265ns. The skew target has been relaxed to 0.265ns. You may force the use of the tighter skew target by setting override_minimum_skew_target to true.
[11/06 17:18:17    110s] Type 'man IMPCCOPT-1261' for more detail.
[11/06 17:18:17    110s]     Resolving skew group constraints done.
[11/06 17:18:17    110s]     Resolve constraints - Approximately balancing fragments done. (took cpu=0:00:00.0 real=0:00:00.0)
[11/06 17:18:17    110s]     Estimate delay to be added in balancing - Approximately balancing fragments...
[11/06 17:18:17    110s]     Trial balancer estimated the amount of delay to be added in balancing: 0.000ns
[11/06 17:18:17    110s]     Estimate delay to be added in balancing - Approximately balancing fragments done. (took cpu=0:00:00.0 real=0:00:00.0)
[11/06 17:18:17    110s]     Approximately balancing fragments...
[11/06 17:18:17    110s]       Moving gates to improve sub-tree skew...
[11/06 17:18:17    110s]         Clock DAG hash before 'Moving gates to improve sub-tree skew': 11454937828110657725 3975484501365601220
[11/06 17:18:17    110s]         CTS services accumulated run-time stats before 'Moving gates to improve sub-tree skew':
[11/06 17:18:17    110s]           delay calculator: calls=6620, total_wall_time=0.199s, mean_wall_time=0.030ms
[11/06 17:18:17    110s]           legalizer: calls=95, total_wall_time=0.004s, mean_wall_time=0.040ms
[11/06 17:18:17    110s]           steiner router: calls=6535, total_wall_time=0.105s, mean_wall_time=0.016ms
[11/06 17:18:17    110s]         Tried: 5 Succeeded: 0
[11/06 17:18:17    110s]         Topology Tried: 0 Succeeded: 0
[11/06 17:18:17    110s]         0 Succeeded with SS ratio
[11/06 17:18:17    110s]         0 Succeeded with Lollipop: 0 with tier one, 0 with tier two. 
[11/06 17:18:17    110s]         Total reducing skew: 0 Average reducing skew for 0 nets : 0
[11/06 17:18:17    110s]         Clock DAG stats after 'Moving gates to improve sub-tree skew':
[11/06 17:18:17    110s]           cell counts      : b=3, i=0, icg=0, dcg=0, l=0, total=3
[11/06 17:18:17    110s]           sink counts      : regular=200, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=200
[11/06 17:18:17    110s]           misc counts      : r=1, pp=0
[11/06 17:18:17    110s]           cell areas       : b=6.498um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=6.498um^2
[11/06 17:18:17    110s]           cell capacitance : b=0.001pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.001pF
[11/06 17:18:17    110s]           sink capacitance : total=0.042pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[11/06 17:18:17    110s]           wire capacitance : top=0.000pF, trunk=0.008pF, leaf=0.057pF, total=0.065pF
[11/06 17:18:17    110s]           wire lengths     : top=0.000um, trunk=82.309um, leaf=609.534um, total=691.843um
[11/06 17:18:17    110s]           hp wire lengths  : top=0.000um, trunk=0.000um, leaf=271.530um, total=271.530um
[11/06 17:18:17    110s]         Clock DAG net violations after 'Moving gates to improve sub-tree skew': none
[11/06 17:18:17    110s]         Clock DAG primary half-corner transition distribution after 'Moving gates to improve sub-tree skew':
[11/06 17:18:17    110s]           Trunk : target=0.280ns count=1 avg=0.037ns sd=0.000ns min=0.037ns max=0.037ns {1 <= 0.168ns, 0 <= 0.224ns, 0 <= 0.252ns, 0 <= 0.266ns, 0 <= 0.280ns}
[11/06 17:18:17    110s]           Leaf  : target=0.280ns count=3 avg=0.258ns sd=0.014ns min=0.242ns max=0.270ns {0 <= 0.168ns, 0 <= 0.224ns, 1 <= 0.252ns, 1 <= 0.266ns, 1 <= 0.280ns}
[11/06 17:18:17    110s]         Clock DAG library cell distribution after 'Moving gates to improve sub-tree skew' {count}:
[11/06 17:18:17    110s]            Bufs: CLKBUFX4: 1 CLKBUFX3: 2 
[11/06 17:18:17    110s]         Clock DAG hash after 'Moving gates to improve sub-tree skew': 11454937828110657725 3975484501365601220
[11/06 17:18:17    110s]         CTS services accumulated run-time stats after 'Moving gates to improve sub-tree skew':
[11/06 17:18:17    110s]           delay calculator: calls=6620, total_wall_time=0.199s, mean_wall_time=0.030ms
[11/06 17:18:17    110s]           legalizer: calls=95, total_wall_time=0.004s, mean_wall_time=0.040ms
[11/06 17:18:17    110s]           steiner router: calls=6535, total_wall_time=0.105s, mean_wall_time=0.016ms
[11/06 17:18:17    110s]         Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[11/06 17:18:17    110s]       Moving gates to improve sub-tree skew done. (took cpu=0:00:00.0 real=0:00:00.0)
[11/06 17:18:17    110s]       Approximately balancing fragments bottom up...
[11/06 17:18:17    110s]         Clock DAG hash before 'Approximately balancing fragments bottom up': 11454937828110657725 3975484501365601220
[11/06 17:18:17    110s]         CTS services accumulated run-time stats before 'Approximately balancing fragments bottom up':
[11/06 17:18:17    110s]           delay calculator: calls=6620, total_wall_time=0.199s, mean_wall_time=0.030ms
[11/06 17:18:17    110s]           legalizer: calls=95, total_wall_time=0.004s, mean_wall_time=0.040ms
[11/06 17:18:17    110s]           steiner router: calls=6535, total_wall_time=0.105s, mean_wall_time=0.016ms
[11/06 17:18:17    110s]         bottom up balancing: ...20% ...40% ...60% ...80% ...100% 
[11/06 17:18:17    110s]         Clock DAG stats after 'Approximately balancing fragments bottom up':
[11/06 17:18:17    110s]           cell counts      : b=3, i=0, icg=0, dcg=0, l=0, total=3
[11/06 17:18:17    110s]           sink counts      : regular=200, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=200
[11/06 17:18:17    110s]           misc counts      : r=1, pp=0
[11/06 17:18:17    110s]           cell areas       : b=6.498um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=6.498um^2
[11/06 17:18:17    110s]           cell capacitance : b=0.001pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.001pF
[11/06 17:18:17    110s]           sink capacitance : total=0.042pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[11/06 17:18:17    110s]           wire capacitance : top=0.000pF, trunk=0.008pF, leaf=0.057pF, total=0.065pF
[11/06 17:18:17    110s]           wire lengths     : top=0.000um, trunk=82.309um, leaf=609.534um, total=691.843um
[11/06 17:18:17    110s]           hp wire lengths  : top=0.000um, trunk=0.000um, leaf=271.530um, total=271.530um
[11/06 17:18:17    110s]         Clock DAG net violations after 'Approximately balancing fragments bottom up': none
[11/06 17:18:17    110s]         Clock DAG primary half-corner transition distribution after 'Approximately balancing fragments bottom up':
[11/06 17:18:17    110s]           Trunk : target=0.280ns count=1 avg=0.037ns sd=0.000ns min=0.037ns max=0.037ns {1 <= 0.168ns, 0 <= 0.224ns, 0 <= 0.252ns, 0 <= 0.266ns, 0 <= 0.280ns}
[11/06 17:18:17    110s]           Leaf  : target=0.280ns count=3 avg=0.258ns sd=0.014ns min=0.242ns max=0.270ns {0 <= 0.168ns, 0 <= 0.224ns, 1 <= 0.252ns, 1 <= 0.266ns, 1 <= 0.280ns}
[11/06 17:18:17    110s]         Clock DAG library cell distribution after 'Approximately balancing fragments bottom up' {count}:
[11/06 17:18:17    110s]            Bufs: CLKBUFX4: 1 CLKBUFX3: 2 
[11/06 17:18:17    110s]         Clock DAG hash after 'Approximately balancing fragments bottom up': 11454937828110657725 3975484501365601220
[11/06 17:18:17    110s]         CTS services accumulated run-time stats after 'Approximately balancing fragments bottom up':
[11/06 17:18:17    110s]           delay calculator: calls=6627, total_wall_time=0.200s, mean_wall_time=0.030ms
[11/06 17:18:17    110s]           legalizer: calls=95, total_wall_time=0.004s, mean_wall_time=0.040ms
[11/06 17:18:17    110s]           steiner router: calls=6535, total_wall_time=0.105s, mean_wall_time=0.016ms
[11/06 17:18:17    110s]         Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[11/06 17:18:17    110s]       Approximately balancing fragments bottom up done. (took cpu=0:00:00.0 real=0:00:00.0)
[11/06 17:18:17    110s]       Approximately balancing fragments, wire and cell delays...
[11/06 17:18:17    110s]       Approximately balancing fragments, wire and cell delays, iteration 1...
[11/06 17:18:17    110s]         Clock DAG stats after Approximately balancing fragments, wire and cell delays, iteration 1:
[11/06 17:18:17    110s]           cell counts      : b=3, i=0, icg=0, dcg=0, l=0, total=3
[11/06 17:18:17    110s]           sink counts      : regular=200, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=200
[11/06 17:18:17    110s]           misc counts      : r=1, pp=0
[11/06 17:18:17    110s]           cell areas       : b=6.498um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=6.498um^2
[11/06 17:18:17    110s]           cell capacitance : b=0.001pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.001pF
[11/06 17:18:17    110s]           sink capacitance : total=0.042pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[11/06 17:18:17    110s]           wire capacitance : top=0.000pF, trunk=0.008pF, leaf=0.057pF, total=0.065pF
[11/06 17:18:17    110s]           wire lengths     : top=0.000um, trunk=82.309um, leaf=609.534um, total=691.843um
[11/06 17:18:17    110s]           hp wire lengths  : top=0.000um, trunk=0.000um, leaf=271.530um, total=271.530um
[11/06 17:18:17    110s]         Clock DAG net violations after Approximately balancing fragments, wire and cell delays, iteration 1: none
[11/06 17:18:17    110s]         Clock DAG primary half-corner transition distribution after Approximately balancing fragments, wire and cell delays, iteration 1:
[11/06 17:18:17    110s]           Trunk : target=0.280ns count=1 avg=0.037ns sd=0.000ns min=0.037ns max=0.037ns {1 <= 0.168ns, 0 <= 0.224ns, 0 <= 0.252ns, 0 <= 0.266ns, 0 <= 0.280ns}
[11/06 17:18:17    110s]           Leaf  : target=0.280ns count=3 avg=0.258ns sd=0.014ns min=0.242ns max=0.270ns {0 <= 0.168ns, 0 <= 0.224ns, 1 <= 0.252ns, 1 <= 0.266ns, 1 <= 0.280ns}
[11/06 17:18:17    110s]         Clock DAG library cell distribution after Approximately balancing fragments, wire and cell delays, iteration 1 {count}:
[11/06 17:18:17    110s]            Bufs: CLKBUFX4: 1 CLKBUFX3: 2 
[11/06 17:18:17    110s]         Clock DAG hash after Approximately balancing fragments, wire and cell delays, iteration 1: 11454937828110657725 3975484501365601220
[11/06 17:18:17    110s]         CTS services accumulated run-time stats after Approximately balancing fragments, wire and cell delays, iteration 1:
[11/06 17:18:17    110s]           delay calculator: calls=6629, total_wall_time=0.200s, mean_wall_time=0.030ms
[11/06 17:18:17    110s]           legalizer: calls=95, total_wall_time=0.004s, mean_wall_time=0.040ms
[11/06 17:18:17    110s]           steiner router: calls=6537, total_wall_time=0.105s, mean_wall_time=0.016ms
[11/06 17:18:17    110s]       Approximately balancing fragments, wire and cell delays, iteration 1 done.
[11/06 17:18:17    110s]       Approximately balancing fragments, wire and cell delays done. (took cpu=0:00:00.0 real=0:00:00.0)
[11/06 17:18:17    110s]     Approximately balancing fragments done.
[11/06 17:18:17    110s]     Clock DAG stats after 'Approximately balancing fragments step':
[11/06 17:18:17    110s]       cell counts      : b=3, i=0, icg=0, dcg=0, l=0, total=3
[11/06 17:18:17    110s]       sink counts      : regular=200, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=200
[11/06 17:18:17    110s]       misc counts      : r=1, pp=0
[11/06 17:18:17    110s]       cell areas       : b=6.498um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=6.498um^2
[11/06 17:18:17    110s]       cell capacitance : b=0.001pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.001pF
[11/06 17:18:17    110s]       sink capacitance : total=0.042pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[11/06 17:18:17    110s]       wire capacitance : top=0.000pF, trunk=0.008pF, leaf=0.057pF, total=0.065pF
[11/06 17:18:17    110s]       wire lengths     : top=0.000um, trunk=82.309um, leaf=609.534um, total=691.843um
[11/06 17:18:17    110s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=271.530um, total=271.530um
[11/06 17:18:17    110s]     Clock DAG net violations after 'Approximately balancing fragments step': none
[11/06 17:18:17    110s]     Clock DAG primary half-corner transition distribution after 'Approximately balancing fragments step':
[11/06 17:18:17    110s]       Trunk : target=0.280ns count=1 avg=0.037ns sd=0.000ns min=0.037ns max=0.037ns {1 <= 0.168ns, 0 <= 0.224ns, 0 <= 0.252ns, 0 <= 0.266ns, 0 <= 0.280ns}
[11/06 17:18:17    110s]       Leaf  : target=0.280ns count=3 avg=0.258ns sd=0.014ns min=0.242ns max=0.270ns {0 <= 0.168ns, 0 <= 0.224ns, 1 <= 0.252ns, 1 <= 0.266ns, 1 <= 0.280ns}
[11/06 17:18:17    110s]     Clock DAG library cell distribution after 'Approximately balancing fragments step' {count}:
[11/06 17:18:17    110s]        Bufs: CLKBUFX4: 1 CLKBUFX3: 2 
[11/06 17:18:17    110s]     Clock DAG hash after 'Approximately balancing fragments step': 11454937828110657725 3975484501365601220
[11/06 17:18:17    110s]     CTS services accumulated run-time stats after 'Approximately balancing fragments step':
[11/06 17:18:17    110s]       delay calculator: calls=6629, total_wall_time=0.200s, mean_wall_time=0.030ms
[11/06 17:18:17    110s]       legalizer: calls=95, total_wall_time=0.004s, mean_wall_time=0.040ms
[11/06 17:18:17    110s]       steiner router: calls=6537, total_wall_time=0.105s, mean_wall_time=0.016ms
[11/06 17:18:17    110s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[11/06 17:18:17    110s]   Approximately balancing fragments step done. (took cpu=0:00:00.0 real=0:00:00.1)
[11/06 17:18:17    110s] **WARN: (IMPCCOPT-1261):	The skew target of 0.050ns for skew_group clk/constraints in primary delay corner max_delay is too small. For best results, it is recommended that the skew target be set no lower than 0.265ns. The skew target has been relaxed to 0.265ns. You may force the use of the tighter skew target by setting override_minimum_skew_target to true.
[11/06 17:18:17    110s] Type 'man IMPCCOPT-1261' for more detail.
[11/06 17:18:17    110s]   Clock DAG stats after Approximately balancing fragments:
[11/06 17:18:17    110s]     cell counts      : b=3, i=0, icg=0, dcg=0, l=0, total=3
[11/06 17:18:17    110s]     sink counts      : regular=200, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=200
[11/06 17:18:17    110s]     misc counts      : r=1, pp=0
[11/06 17:18:17    110s]     cell areas       : b=6.498um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=6.498um^2
[11/06 17:18:17    110s]     cell capacitance : b=0.001pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.001pF
[11/06 17:18:17    110s]     sink capacitance : total=0.042pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[11/06 17:18:17    110s]     wire capacitance : top=0.000pF, trunk=0.008pF, leaf=0.057pF, total=0.065pF
[11/06 17:18:17    110s]     wire lengths     : top=0.000um, trunk=82.309um, leaf=609.534um, total=691.843um
[11/06 17:18:17    110s]     hp wire lengths  : top=0.000um, trunk=0.000um, leaf=271.530um, total=271.530um
[11/06 17:18:17    110s]   Clock DAG net violations after Approximately balancing fragments: none
[11/06 17:18:17    110s]   Clock DAG primary half-corner transition distribution after Approximately balancing fragments:
[11/06 17:18:17    110s]     Trunk : target=0.280ns count=1 avg=0.037ns sd=0.000ns min=0.037ns max=0.037ns {1 <= 0.168ns, 0 <= 0.224ns, 0 <= 0.252ns, 0 <= 0.266ns, 0 <= 0.280ns}
[11/06 17:18:17    110s]     Leaf  : target=0.280ns count=3 avg=0.258ns sd=0.014ns min=0.242ns max=0.270ns {0 <= 0.168ns, 0 <= 0.224ns, 1 <= 0.252ns, 1 <= 0.266ns, 1 <= 0.280ns}
[11/06 17:18:17    110s]   Clock DAG library cell distribution after Approximately balancing fragments {count}:
[11/06 17:18:17    110s]      Bufs: CLKBUFX4: 1 CLKBUFX3: 2 
[11/06 17:18:17    110s]   Clock DAG hash after Approximately balancing fragments: 11454937828110657725 3975484501365601220
[11/06 17:18:17    110s]   CTS services accumulated run-time stats after Approximately balancing fragments:
[11/06 17:18:17    110s]     delay calculator: calls=6629, total_wall_time=0.200s, mean_wall_time=0.030ms
[11/06 17:18:17    110s]     legalizer: calls=95, total_wall_time=0.004s, mean_wall_time=0.040ms
[11/06 17:18:17    110s]     steiner router: calls=6537, total_wall_time=0.105s, mean_wall_time=0.016ms
[11/06 17:18:17    110s]   Primary reporting skew groups after Approximately balancing fragments:
[11/06 17:18:17    110s]     skew_group clk/constraints: insertion delay [min=0.188, max=0.194], skew [0.006 vs 0.265]
[11/06 17:18:17    110s]         min path sink: rA_reg_13_/CK
[11/06 17:18:17    110s]         max path sink: M_reg_0__37_/CK
[11/06 17:18:17    110s]   Skew group summary after Approximately balancing fragments:
[11/06 17:18:17    110s]     skew_group clk/constraints: insertion delay [min=0.188, max=0.194], skew [0.006 vs 0.265]
[11/06 17:18:17    110s]   Improving fragments clock skew...
[11/06 17:18:17    110s]     Clock DAG hash before 'Improving fragments clock skew': 11454937828110657725 3975484501365601220
[11/06 17:18:17    110s]     CTS services accumulated run-time stats before 'Improving fragments clock skew':
[11/06 17:18:17    110s]       delay calculator: calls=6629, total_wall_time=0.200s, mean_wall_time=0.030ms
[11/06 17:18:17    110s]       legalizer: calls=95, total_wall_time=0.004s, mean_wall_time=0.040ms
[11/06 17:18:17    110s]       steiner router: calls=6537, total_wall_time=0.105s, mean_wall_time=0.016ms
[11/06 17:18:17    110s]     Clock DAG stats after 'Improving fragments clock skew':
[11/06 17:18:17    110s]       cell counts      : b=3, i=0, icg=0, dcg=0, l=0, total=3
[11/06 17:18:17    110s]       sink counts      : regular=200, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=200
[11/06 17:18:17    110s]       misc counts      : r=1, pp=0
[11/06 17:18:17    110s]       cell areas       : b=6.498um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=6.498um^2
[11/06 17:18:17    110s]       cell capacitance : b=0.001pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.001pF
[11/06 17:18:17    110s]       sink capacitance : total=0.042pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[11/06 17:18:17    110s]       wire capacitance : top=0.000pF, trunk=0.008pF, leaf=0.057pF, total=0.065pF
[11/06 17:18:17    110s]       wire lengths     : top=0.000um, trunk=82.309um, leaf=609.534um, total=691.843um
[11/06 17:18:17    110s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=271.530um, total=271.530um
[11/06 17:18:17    110s]     Clock DAG net violations after 'Improving fragments clock skew': none
[11/06 17:18:17    110s]     Clock DAG primary half-corner transition distribution after 'Improving fragments clock skew':
[11/06 17:18:17    110s]       Trunk : target=0.280ns count=1 avg=0.037ns sd=0.000ns min=0.037ns max=0.037ns {1 <= 0.168ns, 0 <= 0.224ns, 0 <= 0.252ns, 0 <= 0.266ns, 0 <= 0.280ns}
[11/06 17:18:17    110s]       Leaf  : target=0.280ns count=3 avg=0.258ns sd=0.014ns min=0.242ns max=0.270ns {0 <= 0.168ns, 0 <= 0.224ns, 1 <= 0.252ns, 1 <= 0.266ns, 1 <= 0.280ns}
[11/06 17:18:17    110s]     Clock DAG library cell distribution after 'Improving fragments clock skew' {count}:
[11/06 17:18:17    110s]        Bufs: CLKBUFX4: 1 CLKBUFX3: 2 
[11/06 17:18:17    110s]     Clock DAG hash after 'Improving fragments clock skew': 11454937828110657725 3975484501365601220
[11/06 17:18:17    110s]     CTS services accumulated run-time stats after 'Improving fragments clock skew':
[11/06 17:18:17    110s]       delay calculator: calls=6629, total_wall_time=0.200s, mean_wall_time=0.030ms
[11/06 17:18:17    110s]       legalizer: calls=95, total_wall_time=0.004s, mean_wall_time=0.040ms
[11/06 17:18:17    110s]       steiner router: calls=6537, total_wall_time=0.105s, mean_wall_time=0.016ms
[11/06 17:18:17    110s]     Primary reporting skew groups after 'Improving fragments clock skew':
[11/06 17:18:17    110s]       skew_group clk/constraints: insertion delay [min=0.188, max=0.194], skew [0.006 vs 0.265]
[11/06 17:18:17    110s]           min path sink: rA_reg_13_/CK
[11/06 17:18:17    110s]           max path sink: M_reg_0__37_/CK
[11/06 17:18:17    110s]     Skew group summary after 'Improving fragments clock skew':
[11/06 17:18:17    110s]       skew_group clk/constraints: insertion delay [min=0.188, max=0.194], skew [0.006 vs 0.265]
[11/06 17:18:17    110s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[11/06 17:18:17    110s]   Improving fragments clock skew done. (took cpu=0:00:00.0 real=0:00:00.0)
[11/06 17:18:17    110s] **WARN: (IMPCCOPT-1261):	The skew target of 0.050ns for skew_group clk/constraints in primary delay corner max_delay is too small. For best results, it is recommended that the skew target be set no lower than 0.265ns. The skew target has been relaxed to 0.265ns. You may force the use of the tighter skew target by setting override_minimum_skew_target to true.
[11/06 17:18:17    110s] Type 'man IMPCCOPT-1261' for more detail.
[11/06 17:18:17    110s]   Approximately balancing step...
[11/06 17:18:17    110s]     Clock DAG hash before 'Approximately balancing step': 11454937828110657725 3975484501365601220
[11/06 17:18:17    110s]     CTS services accumulated run-time stats before 'Approximately balancing step':
[11/06 17:18:17    110s]       delay calculator: calls=6629, total_wall_time=0.200s, mean_wall_time=0.030ms
[11/06 17:18:17    110s]       legalizer: calls=95, total_wall_time=0.004s, mean_wall_time=0.040ms
[11/06 17:18:17    110s]       steiner router: calls=6537, total_wall_time=0.105s, mean_wall_time=0.016ms
[11/06 17:18:17    110s]     Resolve constraints - Approximately balancing...
[11/06 17:18:17    110s]     Resolving skew group constraints...
[11/06 17:18:17    110s] **WARN: (IMPCCOPT-1261):	The skew target of 0.050ns for skew_group clk/constraints in primary delay corner max_delay is too small. For best results, it is recommended that the skew target be set no lower than 0.265ns. The skew target has been relaxed to 0.265ns. You may force the use of the tighter skew target by setting override_minimum_skew_target to true.
[11/06 17:18:17    110s] Type 'man IMPCCOPT-1261' for more detail.
[11/06 17:18:17    110s] **WARN: (EMS-27):	Message (IMPCCOPT-1261) has exceeded the current message display limit of 20.
[11/06 17:18:17    110s] To increase the message display limit, refer to the product command reference manual.
[11/06 17:18:17    110s]       Solving LP: 1 skew groups; 2 fragments, 2 fraglets and 3 vertices; 25 variables and 66 constraints; tolerance 1
[11/06 17:18:17    110s]     Resolving skew group constraints done.
[11/06 17:18:17    110s]     Resolve constraints - Approximately balancing done. (took cpu=0:00:00.0 real=0:00:00.0)
[11/06 17:18:17    110s]     Approximately balancing...
[11/06 17:18:17    110s]       Approximately balancing, wire and cell delays...
[11/06 17:18:17    110s]       Approximately balancing, wire and cell delays, iteration 1...
[11/06 17:18:17    110s]         Clock DAG stats after Approximately balancing, wire and cell delays, iteration 1:
[11/06 17:18:17    110s]           cell counts      : b=3, i=0, icg=0, dcg=0, l=0, total=3
[11/06 17:18:17    110s]           sink counts      : regular=200, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=200
[11/06 17:18:17    110s]           misc counts      : r=1, pp=0
[11/06 17:18:17    110s]           cell areas       : b=6.498um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=6.498um^2
[11/06 17:18:17    110s]           cell capacitance : b=0.001pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.001pF
[11/06 17:18:17    110s]           sink capacitance : total=0.042pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[11/06 17:18:17    110s]           wire capacitance : top=0.000pF, trunk=0.008pF, leaf=0.057pF, total=0.065pF
[11/06 17:18:17    110s]           wire lengths     : top=0.000um, trunk=82.309um, leaf=609.534um, total=691.843um
[11/06 17:18:17    110s]           hp wire lengths  : top=0.000um, trunk=0.000um, leaf=271.530um, total=271.530um
[11/06 17:18:17    110s]         Clock DAG net violations after Approximately balancing, wire and cell delays, iteration 1: none
[11/06 17:18:17    110s]         Clock DAG primary half-corner transition distribution after Approximately balancing, wire and cell delays, iteration 1:
[11/06 17:18:17    110s]           Trunk : target=0.280ns count=1 avg=0.037ns sd=0.000ns min=0.037ns max=0.037ns {1 <= 0.168ns, 0 <= 0.224ns, 0 <= 0.252ns, 0 <= 0.266ns, 0 <= 0.280ns}
[11/06 17:18:17    110s]           Leaf  : target=0.280ns count=3 avg=0.258ns sd=0.014ns min=0.242ns max=0.270ns {0 <= 0.168ns, 0 <= 0.224ns, 1 <= 0.252ns, 1 <= 0.266ns, 1 <= 0.280ns}
[11/06 17:18:17    110s]         Clock DAG library cell distribution after Approximately balancing, wire and cell delays, iteration 1 {count}:
[11/06 17:18:17    110s]            Bufs: CLKBUFX4: 1 CLKBUFX3: 2 
[11/06 17:18:17    110s]         Clock DAG hash after Approximately balancing, wire and cell delays, iteration 1: 11454937828110657725 3975484501365601220
[11/06 17:18:17    110s]         CTS services accumulated run-time stats after Approximately balancing, wire and cell delays, iteration 1:
[11/06 17:18:17    110s]           delay calculator: calls=6629, total_wall_time=0.200s, mean_wall_time=0.030ms
[11/06 17:18:17    110s]           legalizer: calls=95, total_wall_time=0.004s, mean_wall_time=0.040ms
[11/06 17:18:17    110s]           steiner router: calls=6537, total_wall_time=0.105s, mean_wall_time=0.016ms
[11/06 17:18:17    110s]       Approximately balancing, wire and cell delays, iteration 1 done.
[11/06 17:18:17    110s]       Approximately balancing, wire and cell delays done. (took cpu=0:00:00.0 real=0:00:00.0)
[11/06 17:18:17    110s]     Approximately balancing done.
[11/06 17:18:17    110s]     Clock DAG stats after 'Approximately balancing step':
[11/06 17:18:17    110s]       cell counts      : b=3, i=0, icg=0, dcg=0, l=0, total=3
[11/06 17:18:17    110s]       sink counts      : regular=200, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=200
[11/06 17:18:17    110s]       misc counts      : r=1, pp=0
[11/06 17:18:17    110s]       cell areas       : b=6.498um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=6.498um^2
[11/06 17:18:17    110s]       cell capacitance : b=0.001pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.001pF
[11/06 17:18:17    110s]       sink capacitance : total=0.042pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[11/06 17:18:17    110s]       wire capacitance : top=0.000pF, trunk=0.008pF, leaf=0.057pF, total=0.065pF
[11/06 17:18:17    110s]       wire lengths     : top=0.000um, trunk=82.309um, leaf=609.534um, total=691.843um
[11/06 17:18:17    110s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=271.530um, total=271.530um
[11/06 17:18:17    110s]     Clock DAG net violations after 'Approximately balancing step': none
[11/06 17:18:17    110s]     Clock DAG primary half-corner transition distribution after 'Approximately balancing step':
[11/06 17:18:17    110s]       Trunk : target=0.280ns count=1 avg=0.037ns sd=0.000ns min=0.037ns max=0.037ns {1 <= 0.168ns, 0 <= 0.224ns, 0 <= 0.252ns, 0 <= 0.266ns, 0 <= 0.280ns}
[11/06 17:18:17    110s]       Leaf  : target=0.280ns count=3 avg=0.258ns sd=0.014ns min=0.242ns max=0.270ns {0 <= 0.168ns, 0 <= 0.224ns, 1 <= 0.252ns, 1 <= 0.266ns, 1 <= 0.280ns}
[11/06 17:18:17    110s]     Clock DAG library cell distribution after 'Approximately balancing step' {count}:
[11/06 17:18:17    110s]        Bufs: CLKBUFX4: 1 CLKBUFX3: 2 
[11/06 17:18:17    110s]     Clock DAG hash after 'Approximately balancing step': 11454937828110657725 3975484501365601220
[11/06 17:18:17    110s]     CTS services accumulated run-time stats after 'Approximately balancing step':
[11/06 17:18:17    110s]       delay calculator: calls=6629, total_wall_time=0.200s, mean_wall_time=0.030ms
[11/06 17:18:17    110s]       legalizer: calls=95, total_wall_time=0.004s, mean_wall_time=0.040ms
[11/06 17:18:17    110s]       steiner router: calls=6537, total_wall_time=0.105s, mean_wall_time=0.016ms
[11/06 17:18:17    110s]     Primary reporting skew groups after 'Approximately balancing step':
[11/06 17:18:17    110s]       skew_group clk/constraints: insertion delay [min=0.188, max=0.194], skew [0.006 vs 0.265]
[11/06 17:18:17    110s]           min path sink: rA_reg_13_/CK
[11/06 17:18:17    110s]           max path sink: M_reg_0__37_/CK
[11/06 17:18:17    110s]     Skew group summary after 'Approximately balancing step':
[11/06 17:18:17    110s]       skew_group clk/constraints: insertion delay [min=0.188, max=0.194], skew [0.006 vs 0.265]
[11/06 17:18:17    110s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[11/06 17:18:17    110s]   Approximately balancing step done. (took cpu=0:00:00.0 real=0:00:00.0)
[11/06 17:18:17    110s]   Fixing clock tree overload...
[11/06 17:18:17    110s]     Clock DAG hash before 'Fixing clock tree overload': 11454937828110657725 3975484501365601220
[11/06 17:18:17    110s]     CTS services accumulated run-time stats before 'Fixing clock tree overload':
[11/06 17:18:17    110s]       delay calculator: calls=6629, total_wall_time=0.200s, mean_wall_time=0.030ms
[11/06 17:18:17    110s]       legalizer: calls=95, total_wall_time=0.004s, mean_wall_time=0.040ms
[11/06 17:18:17    110s]       steiner router: calls=6537, total_wall_time=0.105s, mean_wall_time=0.016ms
[11/06 17:18:17    110s]     Fixing clock tree overload: ...20% ...40% ...60% ...80% ...100% 
[11/06 17:18:17    110s]     Clock DAG stats after 'Fixing clock tree overload':
[11/06 17:18:17    110s]       cell counts      : b=3, i=0, icg=0, dcg=0, l=0, total=3
[11/06 17:18:17    110s]       sink counts      : regular=200, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=200
[11/06 17:18:17    110s]       misc counts      : r=1, pp=0
[11/06 17:18:17    110s]       cell areas       : b=6.498um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=6.498um^2
[11/06 17:18:17    110s]       cell capacitance : b=0.001pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.001pF
[11/06 17:18:17    110s]       sink capacitance : total=0.042pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[11/06 17:18:17    110s]       wire capacitance : top=0.000pF, trunk=0.008pF, leaf=0.057pF, total=0.065pF
[11/06 17:18:17    110s]       wire lengths     : top=0.000um, trunk=82.309um, leaf=609.534um, total=691.843um
[11/06 17:18:17    110s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=271.530um, total=271.530um
[11/06 17:18:17    110s]     Clock DAG net violations after 'Fixing clock tree overload': none
[11/06 17:18:17    110s]     Clock DAG primary half-corner transition distribution after 'Fixing clock tree overload':
[11/06 17:18:17    110s]       Trunk : target=0.280ns count=1 avg=0.037ns sd=0.000ns min=0.037ns max=0.037ns {1 <= 0.168ns, 0 <= 0.224ns, 0 <= 0.252ns, 0 <= 0.266ns, 0 <= 0.280ns}
[11/06 17:18:17    110s]       Leaf  : target=0.280ns count=3 avg=0.258ns sd=0.014ns min=0.242ns max=0.270ns {0 <= 0.168ns, 0 <= 0.224ns, 1 <= 0.252ns, 1 <= 0.266ns, 1 <= 0.280ns}
[11/06 17:18:17    110s]     Clock DAG library cell distribution after 'Fixing clock tree overload' {count}:
[11/06 17:18:17    110s]        Bufs: CLKBUFX4: 1 CLKBUFX3: 2 
[11/06 17:18:17    110s]     Clock DAG hash after 'Fixing clock tree overload': 11454937828110657725 3975484501365601220
[11/06 17:18:17    110s]     CTS services accumulated run-time stats after 'Fixing clock tree overload':
[11/06 17:18:17    110s]       delay calculator: calls=6629, total_wall_time=0.200s, mean_wall_time=0.030ms
[11/06 17:18:17    110s]       legalizer: calls=95, total_wall_time=0.004s, mean_wall_time=0.040ms
[11/06 17:18:17    110s]       steiner router: calls=6537, total_wall_time=0.105s, mean_wall_time=0.016ms
[11/06 17:18:17    110s]     Primary reporting skew groups after 'Fixing clock tree overload':
[11/06 17:18:17    110s]       skew_group clk/constraints: insertion delay [min=0.188, max=0.194], skew [0.006 vs 0.265]
[11/06 17:18:17    110s]           min path sink: rA_reg_13_/CK
[11/06 17:18:17    110s]           max path sink: M_reg_0__37_/CK
[11/06 17:18:17    110s]     Skew group summary after 'Fixing clock tree overload':
[11/06 17:18:17    110s]       skew_group clk/constraints: insertion delay [min=0.188, max=0.194], skew [0.006 vs 0.265]
[11/06 17:18:17    110s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[11/06 17:18:17    110s]   Fixing clock tree overload done. (took cpu=0:00:00.0 real=0:00:00.0)
[11/06 17:18:17    110s]   Approximately balancing paths...
[11/06 17:18:17    110s]     Clock DAG hash before 'Approximately balancing paths': 11454937828110657725 3975484501365601220
[11/06 17:18:17    110s]     CTS services accumulated run-time stats before 'Approximately balancing paths':
[11/06 17:18:17    110s]       delay calculator: calls=6629, total_wall_time=0.200s, mean_wall_time=0.030ms
[11/06 17:18:17    110s]       legalizer: calls=95, total_wall_time=0.004s, mean_wall_time=0.040ms
[11/06 17:18:17    110s]       steiner router: calls=6537, total_wall_time=0.105s, mean_wall_time=0.016ms
[11/06 17:18:17    110s]     Added 0 buffers.
[11/06 17:18:17    110s]     Clock DAG stats after 'Approximately balancing paths':
[11/06 17:18:17    110s]       cell counts      : b=3, i=0, icg=0, dcg=0, l=0, total=3
[11/06 17:18:17    110s]       sink counts      : regular=200, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=200
[11/06 17:18:17    110s]       misc counts      : r=1, pp=0
[11/06 17:18:17    110s]       cell areas       : b=6.498um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=6.498um^2
[11/06 17:18:17    110s]       cell capacitance : b=0.001pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.001pF
[11/06 17:18:17    110s]       sink capacitance : total=0.042pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[11/06 17:18:17    110s]       wire capacitance : top=0.000pF, trunk=0.008pF, leaf=0.057pF, total=0.065pF
[11/06 17:18:17    110s]       wire lengths     : top=0.000um, trunk=82.309um, leaf=609.534um, total=691.843um
[11/06 17:18:17    110s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=271.530um, total=271.530um
[11/06 17:18:17    110s]     Clock DAG net violations after 'Approximately balancing paths': none
[11/06 17:18:17    110s]     Clock DAG primary half-corner transition distribution after 'Approximately balancing paths':
[11/06 17:18:17    110s]       Trunk : target=0.280ns count=1 avg=0.037ns sd=0.000ns min=0.037ns max=0.037ns {1 <= 0.168ns, 0 <= 0.224ns, 0 <= 0.252ns, 0 <= 0.266ns, 0 <= 0.280ns}
[11/06 17:18:17    110s]       Leaf  : target=0.280ns count=3 avg=0.258ns sd=0.014ns min=0.242ns max=0.270ns {0 <= 0.168ns, 0 <= 0.224ns, 1 <= 0.252ns, 1 <= 0.266ns, 1 <= 0.280ns}
[11/06 17:18:17    110s]     Clock DAG library cell distribution after 'Approximately balancing paths' {count}:
[11/06 17:18:17    110s]        Bufs: CLKBUFX4: 1 CLKBUFX3: 2 
[11/06 17:18:17    110s]     Clock DAG hash after 'Approximately balancing paths': 11454937828110657725 3975484501365601220
[11/06 17:18:17    110s]     CTS services accumulated run-time stats after 'Approximately balancing paths':
[11/06 17:18:17    110s]       delay calculator: calls=6629, total_wall_time=0.200s, mean_wall_time=0.030ms
[11/06 17:18:17    110s]       legalizer: calls=95, total_wall_time=0.004s, mean_wall_time=0.040ms
[11/06 17:18:17    110s]       steiner router: calls=6537, total_wall_time=0.105s, mean_wall_time=0.016ms
[11/06 17:18:17    110s]     Primary reporting skew groups after 'Approximately balancing paths':
[11/06 17:18:17    110s]       skew_group clk/constraints: insertion delay [min=0.188, max=0.194, avg=0.191, sd=0.002], skew [0.006 vs 0.265], 100% {0.188, 0.194} (wid=0.003 ws=0.002) (gid=0.193 gs=0.006)
[11/06 17:18:17    110s]           min path sink: rA_reg_13_/CK
[11/06 17:18:17    110s]           max path sink: M_reg_0__37_/CK
[11/06 17:18:17    110s]     Skew group summary after 'Approximately balancing paths':
[11/06 17:18:17    110s]       skew_group clk/constraints: insertion delay [min=0.188, max=0.194, avg=0.191, sd=0.002], skew [0.006 vs 0.265], 100% {0.188, 0.194} (wid=0.003 ws=0.002) (gid=0.193 gs=0.006)
[11/06 17:18:17    110s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[11/06 17:18:17    110s]   Approximately balancing paths done. (took cpu=0:00:00.0 real=0:00:00.0)
[11/06 17:18:17    110s]   Stage::Balancing done. (took cpu=0:00:00.1 real=0:00:00.1)
[11/06 17:18:17    110s]   Stage::Polishing...
[11/06 17:18:17    110s]   Clock tree timing engine global stage delay update for max_delay:setup.late...
[11/06 17:18:17    110s]   Clock tree timing engine global stage delay update for max_delay:setup.late done. (took cpu=0:00:00.0 real=0:00:00.0)
[11/06 17:18:17    110s]   Clock DAG stats before polishing:
[11/06 17:18:17    110s]     cell counts      : b=3, i=0, icg=0, dcg=0, l=0, total=3
[11/06 17:18:17    110s]     sink counts      : regular=200, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=200
[11/06 17:18:17    110s]     misc counts      : r=1, pp=0
[11/06 17:18:17    110s]     cell areas       : b=6.498um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=6.498um^2
[11/06 17:18:17    110s]     cell capacitance : b=0.001pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.001pF
[11/06 17:18:17    110s]     sink capacitance : total=0.042pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[11/06 17:18:17    110s]     wire capacitance : top=0.000pF, trunk=0.008pF, leaf=0.057pF, total=0.065pF
[11/06 17:18:17    110s]     wire lengths     : top=0.000um, trunk=82.309um, leaf=609.534um, total=691.843um
[11/06 17:18:17    110s]     hp wire lengths  : top=0.000um, trunk=0.000um, leaf=271.530um, total=271.530um
[11/06 17:18:17    110s]   Clock DAG net violations before polishing: none
[11/06 17:18:17    110s]   Clock DAG primary half-corner transition distribution before polishing:
[11/06 17:18:17    110s]     Trunk : target=0.280ns count=1 avg=0.037ns sd=0.000ns min=0.037ns max=0.037ns {1 <= 0.168ns, 0 <= 0.224ns, 0 <= 0.252ns, 0 <= 0.266ns, 0 <= 0.280ns}
[11/06 17:18:17    110s]     Leaf  : target=0.280ns count=3 avg=0.258ns sd=0.014ns min=0.242ns max=0.270ns {0 <= 0.168ns, 0 <= 0.224ns, 1 <= 0.252ns, 1 <= 0.266ns, 1 <= 0.280ns}
[11/06 17:18:17    110s]   Clock DAG library cell distribution before polishing {count}:
[11/06 17:18:17    110s]      Bufs: CLKBUFX4: 1 CLKBUFX3: 2 
[11/06 17:18:17    110s]   Clock DAG hash before polishing: 11454937828110657725 3975484501365601220
[11/06 17:18:17    110s]   CTS services accumulated run-time stats before polishing:
[11/06 17:18:17    110s]     delay calculator: calls=6633, total_wall_time=0.200s, mean_wall_time=0.030ms
[11/06 17:18:17    110s]     legalizer: calls=95, total_wall_time=0.004s, mean_wall_time=0.040ms
[11/06 17:18:17    110s]     steiner router: calls=6541, total_wall_time=0.107s, mean_wall_time=0.016ms
[11/06 17:18:17    110s]   Primary reporting skew groups before polishing:
[11/06 17:18:17    110s]     skew_group clk/constraints: insertion delay [min=0.189, max=0.196], skew [0.006 vs 0.265]
[11/06 17:18:17    110s]         min path sink: rA_reg_13_/CK
[11/06 17:18:17    110s]         max path sink: M_reg_0__37_/CK
[11/06 17:18:17    110s]   Skew group summary before polishing:
[11/06 17:18:17    110s]     skew_group clk/constraints: insertion delay [min=0.189, max=0.196], skew [0.006 vs 0.265]
[11/06 17:18:17    110s]   Merging balancing drivers for power...
[11/06 17:18:17    110s]     Clock DAG hash before 'Merging balancing drivers for power': 11454937828110657725 3975484501365601220
[11/06 17:18:17    110s]     CTS services accumulated run-time stats before 'Merging balancing drivers for power':
[11/06 17:18:17    110s]       delay calculator: calls=6633, total_wall_time=0.200s, mean_wall_time=0.030ms
[11/06 17:18:17    110s]       legalizer: calls=95, total_wall_time=0.004s, mean_wall_time=0.040ms
[11/06 17:18:17    110s]       steiner router: calls=6541, total_wall_time=0.107s, mean_wall_time=0.016ms
[11/06 17:18:17    110s]     Tried: 5 Succeeded: 0
[11/06 17:18:17    110s]     Clock DAG stats after 'Merging balancing drivers for power':
[11/06 17:18:17    110s]       cell counts      : b=3, i=0, icg=0, dcg=0, l=0, total=3
[11/06 17:18:17    110s]       sink counts      : regular=200, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=200
[11/06 17:18:17    110s]       misc counts      : r=1, pp=0
[11/06 17:18:17    110s]       cell areas       : b=6.498um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=6.498um^2
[11/06 17:18:17    110s]       cell capacitance : b=0.001pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.001pF
[11/06 17:18:17    110s]       sink capacitance : total=0.042pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[11/06 17:18:17    110s]       wire capacitance : top=0.000pF, trunk=0.008pF, leaf=0.057pF, total=0.065pF
[11/06 17:18:17    110s]       wire lengths     : top=0.000um, trunk=82.309um, leaf=609.534um, total=691.843um
[11/06 17:18:17    110s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=271.530um, total=271.530um
[11/06 17:18:17    110s]     Clock DAG net violations after 'Merging balancing drivers for power': none
[11/06 17:18:17    110s]     Clock DAG primary half-corner transition distribution after 'Merging balancing drivers for power':
[11/06 17:18:17    110s]       Trunk : target=0.280ns count=1 avg=0.037ns sd=0.000ns min=0.037ns max=0.037ns {1 <= 0.168ns, 0 <= 0.224ns, 0 <= 0.252ns, 0 <= 0.266ns, 0 <= 0.280ns}
[11/06 17:18:17    110s]       Leaf  : target=0.280ns count=3 avg=0.258ns sd=0.014ns min=0.242ns max=0.270ns {0 <= 0.168ns, 0 <= 0.224ns, 1 <= 0.252ns, 1 <= 0.266ns, 1 <= 0.280ns}
[11/06 17:18:17    110s]     Clock DAG library cell distribution after 'Merging balancing drivers for power' {count}:
[11/06 17:18:17    110s]        Bufs: CLKBUFX4: 1 CLKBUFX3: 2 
[11/06 17:18:17    110s]     Clock DAG hash after 'Merging balancing drivers for power': 11454937828110657725 3975484501365601220
[11/06 17:18:17    110s]     CTS services accumulated run-time stats after 'Merging balancing drivers for power':
[11/06 17:18:17    110s]       delay calculator: calls=6633, total_wall_time=0.200s, mean_wall_time=0.030ms
[11/06 17:18:17    110s]       legalizer: calls=95, total_wall_time=0.004s, mean_wall_time=0.040ms
[11/06 17:18:17    110s]       steiner router: calls=6541, total_wall_time=0.107s, mean_wall_time=0.016ms
[11/06 17:18:17    110s]     Primary reporting skew groups after 'Merging balancing drivers for power':
[11/06 17:18:17    110s]       skew_group clk/constraints: insertion delay [min=0.189, max=0.196], skew [0.006 vs 0.265]
[11/06 17:18:17    110s]           min path sink: rA_reg_13_/CK
[11/06 17:18:17    110s]           max path sink: M_reg_0__37_/CK
[11/06 17:18:17    110s]     Skew group summary after 'Merging balancing drivers for power':
[11/06 17:18:17    110s]       skew_group clk/constraints: insertion delay [min=0.189, max=0.196], skew [0.006 vs 0.265]
[11/06 17:18:17    110s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[11/06 17:18:17    110s]   Merging balancing drivers for power done. (took cpu=0:00:00.0 real=0:00:00.0)
[11/06 17:18:17    110s]   Improving clock skew...
[11/06 17:18:17    110s]     Clock DAG hash before 'Improving clock skew': 11454937828110657725 3975484501365601220
[11/06 17:18:17    110s]     CTS services accumulated run-time stats before 'Improving clock skew':
[11/06 17:18:17    110s]       delay calculator: calls=6633, total_wall_time=0.200s, mean_wall_time=0.030ms
[11/06 17:18:17    110s]       legalizer: calls=95, total_wall_time=0.004s, mean_wall_time=0.040ms
[11/06 17:18:17    110s]       steiner router: calls=6541, total_wall_time=0.107s, mean_wall_time=0.016ms
[11/06 17:18:17    110s]     Clock DAG stats after 'Improving clock skew':
[11/06 17:18:17    110s]       cell counts      : b=3, i=0, icg=0, dcg=0, l=0, total=3
[11/06 17:18:17    110s]       sink counts      : regular=200, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=200
[11/06 17:18:17    110s]       misc counts      : r=1, pp=0
[11/06 17:18:17    110s]       cell areas       : b=6.498um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=6.498um^2
[11/06 17:18:17    110s]       cell capacitance : b=0.001pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.001pF
[11/06 17:18:17    110s]       sink capacitance : total=0.042pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[11/06 17:18:17    110s]       wire capacitance : top=0.000pF, trunk=0.008pF, leaf=0.057pF, total=0.065pF
[11/06 17:18:17    110s]       wire lengths     : top=0.000um, trunk=82.309um, leaf=609.534um, total=691.843um
[11/06 17:18:17    110s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=271.530um, total=271.530um
[11/06 17:18:17    110s]     Clock DAG net violations after 'Improving clock skew': none
[11/06 17:18:17    110s]     Clock DAG primary half-corner transition distribution after 'Improving clock skew':
[11/06 17:18:17    110s]       Trunk : target=0.280ns count=1 avg=0.037ns sd=0.000ns min=0.037ns max=0.037ns {1 <= 0.168ns, 0 <= 0.224ns, 0 <= 0.252ns, 0 <= 0.266ns, 0 <= 0.280ns}
[11/06 17:18:17    110s]       Leaf  : target=0.280ns count=3 avg=0.258ns sd=0.014ns min=0.242ns max=0.270ns {0 <= 0.168ns, 0 <= 0.224ns, 1 <= 0.252ns, 1 <= 0.266ns, 1 <= 0.280ns}
[11/06 17:18:17    110s]     Clock DAG library cell distribution after 'Improving clock skew' {count}:
[11/06 17:18:17    110s]        Bufs: CLKBUFX4: 1 CLKBUFX3: 2 
[11/06 17:18:17    110s]     Clock DAG hash after 'Improving clock skew': 11454937828110657725 3975484501365601220
[11/06 17:18:17    110s]     CTS services accumulated run-time stats after 'Improving clock skew':
[11/06 17:18:17    110s]       delay calculator: calls=6633, total_wall_time=0.200s, mean_wall_time=0.030ms
[11/06 17:18:17    110s]       legalizer: calls=95, total_wall_time=0.004s, mean_wall_time=0.040ms
[11/06 17:18:17    110s]       steiner router: calls=6541, total_wall_time=0.107s, mean_wall_time=0.016ms
[11/06 17:18:17    110s]     Primary reporting skew groups after 'Improving clock skew':
[11/06 17:18:17    110s]       skew_group clk/constraints: insertion delay [min=0.189, max=0.196, avg=0.193, sd=0.002], skew [0.006 vs 0.265], 100% {0.189, 0.196} (wid=0.003 ws=0.002) (gid=0.195 gs=0.006)
[11/06 17:18:17    110s]           min path sink: rA_reg_13_/CK
[11/06 17:18:17    110s]           max path sink: M_reg_0__37_/CK
[11/06 17:18:17    110s]     Skew group summary after 'Improving clock skew':
[11/06 17:18:17    110s]       skew_group clk/constraints: insertion delay [min=0.189, max=0.196, avg=0.193, sd=0.002], skew [0.006 vs 0.265], 100% {0.189, 0.196} (wid=0.003 ws=0.002) (gid=0.195 gs=0.006)
[11/06 17:18:17    110s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[11/06 17:18:17    110s]   Improving clock skew done. (took cpu=0:00:00.0 real=0:00:00.0)
[11/06 17:18:17    110s]   Moving gates to reduce wire capacitance...
[11/06 17:18:17    110s]     Clock DAG hash before 'Moving gates to reduce wire capacitance': 11454937828110657725 3975484501365601220
[11/06 17:18:17    110s]     CTS services accumulated run-time stats before 'Moving gates to reduce wire capacitance':
[11/06 17:18:17    110s]       delay calculator: calls=6633, total_wall_time=0.200s, mean_wall_time=0.030ms
[11/06 17:18:17    110s]       legalizer: calls=95, total_wall_time=0.004s, mean_wall_time=0.040ms
[11/06 17:18:17    110s]       steiner router: calls=6541, total_wall_time=0.107s, mean_wall_time=0.016ms
[11/06 17:18:17    110s]     Modified slew target multipliers. Leaf=(1 to 0.9) Trunk=(1 to 0.95) Top=(1 to 0.95)
[11/06 17:18:17    110s]     Iteration 1...
[11/06 17:18:17    110s]       Artificially removing short and long paths...
[11/06 17:18:17    110s]         Clock DAG hash before 'Artificially removing short and long paths': 11454937828110657725 3975484501365601220
[11/06 17:18:17    110s]         CTS services accumulated run-time stats before 'Artificially removing short and long paths':
[11/06 17:18:17    110s]           delay calculator: calls=6633, total_wall_time=0.200s, mean_wall_time=0.030ms
[11/06 17:18:17    110s]           legalizer: calls=95, total_wall_time=0.004s, mean_wall_time=0.040ms
[11/06 17:18:17    110s]           steiner router: calls=6541, total_wall_time=0.107s, mean_wall_time=0.016ms
[11/06 17:18:17    110s]         For skew_group clk/constraints target band (0.189, 0.196)
[11/06 17:18:17    110s]         Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[11/06 17:18:17    110s]       Artificially removing short and long paths done. (took cpu=0:00:00.0 real=0:00:00.0)
[11/06 17:18:17    110s]       Moving gates to reduce wire capacitance - iteration 1: WireCapReduction...
[11/06 17:18:17    110s]         Clock DAG hash before 'Moving gates to reduce wire capacitance - iteration 1: WireCapReduction': 11454937828110657725 3975484501365601220
[11/06 17:18:17    110s]         CTS services accumulated run-time stats before 'Moving gates to reduce wire capacitance - iteration 1: WireCapReduction':
[11/06 17:18:17    110s]           delay calculator: calls=6633, total_wall_time=0.200s, mean_wall_time=0.030ms
[11/06 17:18:17    110s]           legalizer: calls=95, total_wall_time=0.004s, mean_wall_time=0.040ms
[11/06 17:18:17    110s]           steiner router: calls=6541, total_wall_time=0.107s, mean_wall_time=0.016ms
[11/06 17:18:17    110s]         Legalizer releasing space for clock trees
[11/06 17:18:17    110s]         Legalizing clock trees...
[11/06 17:18:17    110s]         Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
[11/06 17:18:17    110s]         Legalizer API calls during this step: 21 succeeded with high effort: 21 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[11/06 17:18:17    110s]       Moving gates to reduce wire capacitance - iteration 1: WireCapReduction done. (took cpu=0:00:00.0 real=0:00:00.0)
[11/06 17:18:17    110s]       Moving gates to reduce wire capacitance - iteration 1: MoveGates...
[11/06 17:18:17    110s]         Clock DAG hash before 'Moving gates to reduce wire capacitance - iteration 1: MoveGates': 11454937828110657725 3975484501365601220
[11/06 17:18:17    110s]         CTS services accumulated run-time stats before 'Moving gates to reduce wire capacitance - iteration 1: MoveGates':
[11/06 17:18:17    110s]           delay calculator: calls=6635, total_wall_time=0.200s, mean_wall_time=0.030ms
[11/06 17:18:17    110s]           legalizer: calls=116, total_wall_time=0.004s, mean_wall_time=0.035ms
[11/06 17:18:17    110s]           steiner router: calls=6547, total_wall_time=0.109s, mean_wall_time=0.017ms
[11/06 17:18:17    110s]         Moving gates: 
[11/06 17:18:17    110s]         Legalizer releasing space for clock trees
[11/06 17:18:17    110s]         ...20% ...40% ...60% ...80% ...Legalizing clock trees...
[11/06 17:18:17    110s]         Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
[11/06 17:18:17    110s]         100% 
[11/06 17:18:17    110s]         Legalizer API calls during this step: 42 succeeded with high effort: 42 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[11/06 17:18:17    110s]       Moving gates to reduce wire capacitance - iteration 1: MoveGates done. (took cpu=0:00:00.1 real=0:00:00.1)
[11/06 17:18:17    110s]     Iteration 1 done.
[11/06 17:18:17    110s]     Iteration 2...
[11/06 17:18:17    110s]       Artificially removing short and long paths...
[11/06 17:18:17    110s]         Clock DAG hash before 'Artificially removing short and long paths': 10873602774628056331 6897963303573518586
[11/06 17:18:17    110s]         CTS services accumulated run-time stats before 'Artificially removing short and long paths':
[11/06 17:18:17    110s]           delay calculator: calls=6673, total_wall_time=0.202s, mean_wall_time=0.030ms
[11/06 17:18:17    110s]           legalizer: calls=158, total_wall_time=0.005s, mean_wall_time=0.030ms
[11/06 17:18:17    110s]           steiner router: calls=6605, total_wall_time=0.127s, mean_wall_time=0.019ms
[11/06 17:18:17    110s]         For skew_group clk/constraints target band (0.188, 0.193)
[11/06 17:18:17    110s]         Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[11/06 17:18:17    110s]       Artificially removing short and long paths done. (took cpu=0:00:00.0 real=0:00:00.0)
[11/06 17:18:17    110s]       Moving gates to reduce wire capacitance - iteration 2: WireCapReduction...
[11/06 17:18:17    110s]         Clock DAG hash before 'Moving gates to reduce wire capacitance - iteration 2: WireCapReduction': 10873602774628056331 6897963303573518586
[11/06 17:18:17    110s]         CTS services accumulated run-time stats before 'Moving gates to reduce wire capacitance - iteration 2: WireCapReduction':
[11/06 17:18:17    110s]           delay calculator: calls=6673, total_wall_time=0.202s, mean_wall_time=0.030ms
[11/06 17:18:17    110s]           legalizer: calls=158, total_wall_time=0.005s, mean_wall_time=0.030ms
[11/06 17:18:17    110s]           steiner router: calls=6605, total_wall_time=0.127s, mean_wall_time=0.019ms
[11/06 17:18:17    110s]         Legalizer releasing space for clock trees
[11/06 17:18:17    110s]         Legalizing clock trees...
[11/06 17:18:17    110s]         Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
[11/06 17:18:17    110s]         Legalizer API calls during this step: 15 succeeded with high effort: 15 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[11/06 17:18:17    110s]       Moving gates to reduce wire capacitance - iteration 2: WireCapReduction done. (took cpu=0:00:00.0 real=0:00:00.0)
[11/06 17:18:17    110s]       Moving gates to reduce wire capacitance - iteration 2: MoveGates...
[11/06 17:18:17    110s]         Clock DAG hash before 'Moving gates to reduce wire capacitance - iteration 2: MoveGates': 10873602774628056331 6897963303573518586
[11/06 17:18:17    110s]         CTS services accumulated run-time stats before 'Moving gates to reduce wire capacitance - iteration 2: MoveGates':
[11/06 17:18:17    110s]           delay calculator: calls=6679, total_wall_time=0.202s, mean_wall_time=0.030ms
[11/06 17:18:17    110s]           legalizer: calls=173, total_wall_time=0.005s, mean_wall_time=0.029ms
[11/06 17:18:17    110s]           steiner router: calls=6623, total_wall_time=0.132s, mean_wall_time=0.020ms
[11/06 17:18:17    110s]         Moving gates: 
[11/06 17:18:17    110s]         Legalizer releasing space for clock trees
[11/06 17:18:17    110s]         ...20% ...40% ...60% ...80% ...Legalizing clock trees...
[11/06 17:18:17    111s]         Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
[11/06 17:18:17    111s]         100% 
[11/06 17:18:17    111s]         Legalizer API calls during this step: 42 succeeded with high effort: 42 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[11/06 17:18:17    111s]       Moving gates to reduce wire capacitance - iteration 2: MoveGates done. (took cpu=0:00:00.1 real=0:00:00.1)
[11/06 17:18:17    111s]     Iteration 2 done.
[11/06 17:18:17    111s]     Reverted slew target multipliers. Leaf=(0.9 to 1) Trunk=(0.95 to 1) Top=(0.95 to 1)
[11/06 17:18:17    111s]     Clock DAG stats after 'Moving gates to reduce wire capacitance':
[11/06 17:18:17    111s]       cell counts      : b=3, i=0, icg=0, dcg=0, l=0, total=3
[11/06 17:18:17    111s]       sink counts      : regular=200, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=200
[11/06 17:18:17    111s]       misc counts      : r=1, pp=0
[11/06 17:18:17    111s]       cell areas       : b=6.498um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=6.498um^2
[11/06 17:18:17    111s]       cell capacitance : b=0.001pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.001pF
[11/06 17:18:17    111s]       sink capacitance : total=0.042pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[11/06 17:18:17    111s]       wire capacitance : top=0.000pF, trunk=0.007pF, leaf=0.057pF, total=0.064pF
[11/06 17:18:17    111s]       wire lengths     : top=0.000um, trunk=72.190um, leaf=604.067um, total=676.257um
[11/06 17:18:17    111s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=271.530um, total=271.530um
[11/06 17:18:17    111s]     Clock DAG net violations after 'Moving gates to reduce wire capacitance': none
[11/06 17:18:17    111s]     Clock DAG primary half-corner transition distribution after 'Moving gates to reduce wire capacitance':
[11/06 17:18:17    111s]       Trunk : target=0.280ns count=1 avg=0.034ns sd=0.000ns min=0.034ns max=0.034ns {1 <= 0.168ns, 0 <= 0.224ns, 0 <= 0.252ns, 0 <= 0.266ns, 0 <= 0.280ns}
[11/06 17:18:17    111s]       Leaf  : target=0.280ns count=3 avg=0.257ns sd=0.012ns min=0.244ns max=0.265ns {0 <= 0.168ns, 0 <= 0.224ns, 1 <= 0.252ns, 2 <= 0.266ns, 0 <= 0.280ns}
[11/06 17:18:17    111s]     Clock DAG library cell distribution after 'Moving gates to reduce wire capacitance' {count}:
[11/06 17:18:17    111s]        Bufs: CLKBUFX4: 1 CLKBUFX3: 2 
[11/06 17:18:17    111s]     Clock DAG hash after 'Moving gates to reduce wire capacitance': 16722180415209538806 14876756088528279495
[11/06 17:18:17    111s]     CTS services accumulated run-time stats after 'Moving gates to reduce wire capacitance':
[11/06 17:18:17    111s]       delay calculator: calls=6707, total_wall_time=0.204s, mean_wall_time=0.030ms
[11/06 17:18:17    111s]       legalizer: calls=215, total_wall_time=0.006s, mean_wall_time=0.027ms
[11/06 17:18:17    111s]       steiner router: calls=6685, total_wall_time=0.151s, mean_wall_time=0.023ms
[11/06 17:18:17    111s]     Primary reporting skew groups after 'Moving gates to reduce wire capacitance':
[11/06 17:18:17    111s]       skew_group clk/constraints: insertion delay [min=0.188, max=0.191, avg=0.190, sd=0.001], skew [0.004 vs 0.265], 100% {0.188, 0.191} (wid=0.003 ws=0.002) (gid=0.190 gs=0.003)
[11/06 17:18:17    111s]           min path sink: rA_reg_13_/CK
[11/06 17:18:17    111s]           max path sink: M_reg_0__21_/CK
[11/06 17:18:17    111s]     Skew group summary after 'Moving gates to reduce wire capacitance':
[11/06 17:18:17    111s]       skew_group clk/constraints: insertion delay [min=0.188, max=0.191, avg=0.190, sd=0.001], skew [0.004 vs 0.265], 100% {0.188, 0.191} (wid=0.003 ws=0.002) (gid=0.190 gs=0.003)
[11/06 17:18:17    111s]     Legalizer API calls during this step: 120 succeeded with high effort: 120 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[11/06 17:18:17    111s]   Moving gates to reduce wire capacitance done. (took cpu=0:00:00.2 real=0:00:00.2)
[11/06 17:18:17    111s]   Reducing clock tree power 3...
[11/06 17:18:17    111s]     Clock DAG hash before 'Reducing clock tree power 3': 16722180415209538806 14876756088528279495
[11/06 17:18:17    111s]     CTS services accumulated run-time stats before 'Reducing clock tree power 3':
[11/06 17:18:17    111s]       delay calculator: calls=6707, total_wall_time=0.204s, mean_wall_time=0.030ms
[11/06 17:18:17    111s]       legalizer: calls=215, total_wall_time=0.006s, mean_wall_time=0.027ms
[11/06 17:18:17    111s]       steiner router: calls=6685, total_wall_time=0.151s, mean_wall_time=0.023ms
[11/06 17:18:17    111s]     Artificially removing short and long paths...
[11/06 17:18:17    111s]       Clock DAG hash before 'Artificially removing short and long paths': 16722180415209538806 14876756088528279495
[11/06 17:18:17    111s]       CTS services accumulated run-time stats before 'Artificially removing short and long paths':
[11/06 17:18:17    111s]         delay calculator: calls=6707, total_wall_time=0.204s, mean_wall_time=0.030ms
[11/06 17:18:17    111s]         legalizer: calls=215, total_wall_time=0.006s, mean_wall_time=0.027ms
[11/06 17:18:17    111s]         steiner router: calls=6685, total_wall_time=0.151s, mean_wall_time=0.023ms
[11/06 17:18:17    111s]       For skew_group clk/constraints target band (0.188, 0.191)
[11/06 17:18:17    111s]       Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[11/06 17:18:17    111s]     Artificially removing short and long paths done. (took cpu=0:00:00.0 real=0:00:00.0)
[11/06 17:18:17    111s]     Initial gate capacitance is (rise=0.043pF fall=0.038pF).
[11/06 17:18:17    111s]     Resizing gates: 
[11/06 17:18:17    111s]     Legalizer releasing space for clock trees
[11/06 17:18:17    111s]     ...20% ...40% ...60% ...80% ...Legalizing clock trees...
[11/06 17:18:17    111s]     Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
[11/06 17:18:17    111s]     100% 
[11/06 17:18:17    111s]     Clock DAG stats after 'Reducing clock tree power 3':
[11/06 17:18:17    111s]       cell counts      : b=3, i=0, icg=0, dcg=0, l=0, total=3
[11/06 17:18:17    111s]       sink counts      : regular=200, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=200
[11/06 17:18:17    111s]       misc counts      : r=1, pp=0
[11/06 17:18:17    111s]       cell areas       : b=6.498um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=6.498um^2
[11/06 17:18:17    111s]       cell capacitance : b=0.001pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.001pF
[11/06 17:18:17    111s]       sink capacitance : total=0.042pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[11/06 17:18:17    111s]       wire capacitance : top=0.000pF, trunk=0.007pF, leaf=0.057pF, total=0.064pF
[11/06 17:18:17    111s]       wire lengths     : top=0.000um, trunk=72.190um, leaf=604.067um, total=676.257um
[11/06 17:18:17    111s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=271.530um, total=271.530um
[11/06 17:18:17    111s]     Clock DAG net violations after 'Reducing clock tree power 3': none
[11/06 17:18:17    111s]     Clock DAG primary half-corner transition distribution after 'Reducing clock tree power 3':
[11/06 17:18:17    111s]       Trunk : target=0.280ns count=1 avg=0.034ns sd=0.000ns min=0.034ns max=0.034ns {1 <= 0.168ns, 0 <= 0.224ns, 0 <= 0.252ns, 0 <= 0.266ns, 0 <= 0.280ns}
[11/06 17:18:17    111s]       Leaf  : target=0.280ns count=3 avg=0.257ns sd=0.012ns min=0.244ns max=0.265ns {0 <= 0.168ns, 0 <= 0.224ns, 1 <= 0.252ns, 2 <= 0.266ns, 0 <= 0.280ns}
[11/06 17:18:17    111s]     Clock DAG library cell distribution after 'Reducing clock tree power 3' {count}:
[11/06 17:18:17    111s]        Bufs: CLKBUFX4: 1 CLKBUFX3: 2 
[11/06 17:18:17    111s]     Clock DAG hash after 'Reducing clock tree power 3': 16722180415209538806 14876756088528279495
[11/06 17:18:17    111s]     CTS services accumulated run-time stats after 'Reducing clock tree power 3':
[11/06 17:18:17    111s]       delay calculator: calls=6714, total_wall_time=0.204s, mean_wall_time=0.030ms
[11/06 17:18:17    111s]       legalizer: calls=221, total_wall_time=0.006s, mean_wall_time=0.026ms
[11/06 17:18:17    111s]       steiner router: calls=6685, total_wall_time=0.151s, mean_wall_time=0.023ms
[11/06 17:18:17    111s]     Primary reporting skew groups after 'Reducing clock tree power 3':
[11/06 17:18:17    111s]       skew_group clk/constraints: insertion delay [min=0.188, max=0.191, avg=0.190, sd=0.001], skew [0.004 vs 0.265], 100% {0.188, 0.191} (wid=0.003 ws=0.002) (gid=0.190 gs=0.003)
[11/06 17:18:17    111s]           min path sink: rA_reg_13_/CK
[11/06 17:18:17    111s]           max path sink: M_reg_0__21_/CK
[11/06 17:18:17    111s]     Skew group summary after 'Reducing clock tree power 3':
[11/06 17:18:17    111s]       skew_group clk/constraints: insertion delay [min=0.188, max=0.191, avg=0.190, sd=0.001], skew [0.004 vs 0.265], 100% {0.188, 0.191} (wid=0.003 ws=0.002) (gid=0.190 gs=0.003)
[11/06 17:18:17    111s]     Legalizer API calls during this step: 6 succeeded with high effort: 6 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[11/06 17:18:17    111s]   Reducing clock tree power 3 done. (took cpu=0:00:00.0 real=0:00:00.0)
[11/06 17:18:17    111s]   Improving insertion delay...
[11/06 17:18:17    111s]     Clock DAG hash before 'Improving insertion delay': 16722180415209538806 14876756088528279495
[11/06 17:18:17    111s]     CTS services accumulated run-time stats before 'Improving insertion delay':
[11/06 17:18:17    111s]       delay calculator: calls=6714, total_wall_time=0.204s, mean_wall_time=0.030ms
[11/06 17:18:17    111s]       legalizer: calls=221, total_wall_time=0.006s, mean_wall_time=0.026ms
[11/06 17:18:17    111s]       steiner router: calls=6685, total_wall_time=0.151s, mean_wall_time=0.023ms
[11/06 17:18:17    111s]     Clock DAG stats after 'Improving insertion delay':
[11/06 17:18:17    111s]       cell counts      : b=3, i=0, icg=0, dcg=0, l=0, total=3
[11/06 17:18:17    111s]       sink counts      : regular=200, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=200
[11/06 17:18:17    111s]       misc counts      : r=1, pp=0
[11/06 17:18:17    111s]       cell areas       : b=6.498um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=6.498um^2
[11/06 17:18:17    111s]       cell capacitance : b=0.001pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.001pF
[11/06 17:18:17    111s]       sink capacitance : total=0.042pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[11/06 17:18:17    111s]       wire capacitance : top=0.000pF, trunk=0.007pF, leaf=0.057pF, total=0.064pF
[11/06 17:18:17    111s]       wire lengths     : top=0.000um, trunk=72.190um, leaf=604.067um, total=676.257um
[11/06 17:18:17    111s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=271.530um, total=271.530um
[11/06 17:18:17    111s]     Clock DAG net violations after 'Improving insertion delay': none
[11/06 17:18:17    111s]     Clock DAG primary half-corner transition distribution after 'Improving insertion delay':
[11/06 17:18:17    111s]       Trunk : target=0.280ns count=1 avg=0.034ns sd=0.000ns min=0.034ns max=0.034ns {1 <= 0.168ns, 0 <= 0.224ns, 0 <= 0.252ns, 0 <= 0.266ns, 0 <= 0.280ns}
[11/06 17:18:17    111s]       Leaf  : target=0.280ns count=3 avg=0.257ns sd=0.012ns min=0.244ns max=0.265ns {0 <= 0.168ns, 0 <= 0.224ns, 1 <= 0.252ns, 2 <= 0.266ns, 0 <= 0.280ns}
[11/06 17:18:17    111s]     Clock DAG library cell distribution after 'Improving insertion delay' {count}:
[11/06 17:18:17    111s]        Bufs: CLKBUFX4: 1 CLKBUFX3: 2 
[11/06 17:18:17    111s]     Clock DAG hash after 'Improving insertion delay': 16722180415209538806 14876756088528279495
[11/06 17:18:17    111s]     CTS services accumulated run-time stats after 'Improving insertion delay':
[11/06 17:18:17    111s]       delay calculator: calls=6714, total_wall_time=0.204s, mean_wall_time=0.030ms
[11/06 17:18:17    111s]       legalizer: calls=221, total_wall_time=0.006s, mean_wall_time=0.026ms
[11/06 17:18:17    111s]       steiner router: calls=6685, total_wall_time=0.151s, mean_wall_time=0.023ms
[11/06 17:18:17    111s]     Primary reporting skew groups after 'Improving insertion delay':
[11/06 17:18:17    111s]       skew_group clk/constraints: insertion delay [min=0.188, max=0.191, avg=0.190, sd=0.001], skew [0.004 vs 0.265], 100% {0.188, 0.191} (wid=0.003 ws=0.002) (gid=0.190 gs=0.003)
[11/06 17:18:17    111s]           min path sink: rA_reg_13_/CK
[11/06 17:18:17    111s]           max path sink: M_reg_0__21_/CK
[11/06 17:18:17    111s]     Skew group summary after 'Improving insertion delay':
[11/06 17:18:17    111s]       skew_group clk/constraints: insertion delay [min=0.188, max=0.191, avg=0.190, sd=0.001], skew [0.004 vs 0.265], 100% {0.188, 0.191} (wid=0.003 ws=0.002) (gid=0.190 gs=0.003)
[11/06 17:18:17    111s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[11/06 17:18:17    111s]   Improving insertion delay done. (took cpu=0:00:00.0 real=0:00:00.0)
[11/06 17:18:17    111s]   Wire Opt OverFix...
[11/06 17:18:17    111s]     Clock DAG hash before 'Wire Opt OverFix': 16722180415209538806 14876756088528279495
[11/06 17:18:17    111s]     CTS services accumulated run-time stats before 'Wire Opt OverFix':
[11/06 17:18:17    111s]       delay calculator: calls=6714, total_wall_time=0.204s, mean_wall_time=0.030ms
[11/06 17:18:17    111s]       legalizer: calls=221, total_wall_time=0.006s, mean_wall_time=0.026ms
[11/06 17:18:17    111s]       steiner router: calls=6685, total_wall_time=0.151s, mean_wall_time=0.023ms
[11/06 17:18:17    111s]     Wire Reduction extra effort...
[11/06 17:18:17    111s]       Clock DAG hash before 'Wire Reduction extra effort': 16722180415209538806 14876756088528279495
[11/06 17:18:17    111s]       CTS services accumulated run-time stats before 'Wire Reduction extra effort':
[11/06 17:18:17    111s]         delay calculator: calls=6714, total_wall_time=0.204s, mean_wall_time=0.030ms
[11/06 17:18:17    111s]         legalizer: calls=221, total_wall_time=0.006s, mean_wall_time=0.026ms
[11/06 17:18:17    111s]         steiner router: calls=6685, total_wall_time=0.151s, mean_wall_time=0.023ms
[11/06 17:18:17    111s]       Modified slew target multipliers. Leaf=(1 to 0.95) Trunk=(1 to 1) Top=(1 to 1)
[11/06 17:18:17    111s]       Artificially removing short and long paths...
[11/06 17:18:17    111s]         Clock DAG hash before 'Artificially removing short and long paths': 16722180415209538806 14876756088528279495
[11/06 17:18:17    111s]         CTS services accumulated run-time stats before 'Artificially removing short and long paths':
[11/06 17:18:17    111s]           delay calculator: calls=6714, total_wall_time=0.204s, mean_wall_time=0.030ms
[11/06 17:18:17    111s]           legalizer: calls=221, total_wall_time=0.006s, mean_wall_time=0.026ms
[11/06 17:18:17    111s]           steiner router: calls=6685, total_wall_time=0.151s, mean_wall_time=0.023ms
[11/06 17:18:17    111s]         For skew_group clk/constraints target band (0.188, 0.191)
[11/06 17:18:17    111s]         Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[11/06 17:18:17    111s]       Artificially removing short and long paths done. (took cpu=0:00:00.0 real=0:00:00.0)
[11/06 17:18:17    111s]       Global shorten wires A0...
[11/06 17:18:17    111s]         Clock DAG hash before 'Global shorten wires A0': 16722180415209538806 14876756088528279495
[11/06 17:18:17    111s]         CTS services accumulated run-time stats before 'Global shorten wires A0':
[11/06 17:18:17    111s]           delay calculator: calls=6714, total_wall_time=0.204s, mean_wall_time=0.030ms
[11/06 17:18:17    111s]           legalizer: calls=221, total_wall_time=0.006s, mean_wall_time=0.026ms
[11/06 17:18:17    111s]           steiner router: calls=6685, total_wall_time=0.151s, mean_wall_time=0.023ms
[11/06 17:18:17    111s]         Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[11/06 17:18:17    111s]       Global shorten wires A0 done. (took cpu=0:00:00.0 real=0:00:00.0)
[11/06 17:18:17    111s]       Move For Wirelength - core...
[11/06 17:18:17    111s]         Clock DAG hash before 'Move For Wirelength - core': 16722180415209538806 14876756088528279495
[11/06 17:18:17    111s]         CTS services accumulated run-time stats before 'Move For Wirelength - core':
[11/06 17:18:17    111s]           delay calculator: calls=6714, total_wall_time=0.204s, mean_wall_time=0.030ms
[11/06 17:18:17    111s]           legalizer: calls=221, total_wall_time=0.006s, mean_wall_time=0.026ms
[11/06 17:18:17    111s]           steiner router: calls=6685, total_wall_time=0.151s, mean_wall_time=0.023ms
[11/06 17:18:17    111s]         Move for wirelength. considered=4, filtered=4, permitted=3, cannotCompute=0, computed=3, moveTooSmall=3, resolved=0, predictFail=1, currentlyIllegal=0, legalizationFail=0, legalizedMoveTooSmall=0, ignoredLeafDriver=0, worse=9, accepted=0
[11/06 17:18:17    111s]         Max accepted move=0.000um, total accepted move=0.000um
[11/06 17:18:17    111s]         Legalizer API calls during this step: 10 succeeded with high effort: 10 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[11/06 17:18:17    111s]       Move For Wirelength - core done. (took cpu=0:00:00.0 real=0:00:00.0)
[11/06 17:18:17    111s]       Global shorten wires A1...
[11/06 17:18:17    111s]         Clock DAG hash before 'Global shorten wires A1': 16722180415209538806 14876756088528279495
[11/06 17:18:17    111s]         CTS services accumulated run-time stats before 'Global shorten wires A1':
[11/06 17:18:17    111s]           delay calculator: calls=6722, total_wall_time=0.205s, mean_wall_time=0.030ms
[11/06 17:18:17    111s]           legalizer: calls=231, total_wall_time=0.006s, mean_wall_time=0.026ms
[11/06 17:18:17    111s]           steiner router: calls=6707, total_wall_time=0.159s, mean_wall_time=0.024ms
[11/06 17:18:17    111s]         Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[11/06 17:18:17    111s]       Global shorten wires A1 done. (took cpu=0:00:00.0 real=0:00:00.0)
[11/06 17:18:17    111s]       Move For Wirelength - core...
[11/06 17:18:17    111s]         Clock DAG hash before 'Move For Wirelength - core': 16722180415209538806 14876756088528279495
[11/06 17:18:17    111s]         CTS services accumulated run-time stats before 'Move For Wirelength - core':
[11/06 17:18:17    111s]           delay calculator: calls=6722, total_wall_time=0.205s, mean_wall_time=0.030ms
[11/06 17:18:17    111s]           legalizer: calls=231, total_wall_time=0.006s, mean_wall_time=0.026ms
[11/06 17:18:17    111s]           steiner router: calls=6707, total_wall_time=0.159s, mean_wall_time=0.024ms
[11/06 17:18:17    111s]         Move for wirelength. considered=4, filtered=4, permitted=3, cannotCompute=3, computed=0, moveTooSmall=5, resolved=0, predictFail=0, currentlyIllegal=0, legalizationFail=0, legalizedMoveTooSmall=0, ignoredLeafDriver=0, worse=0, accepted=0
[11/06 17:18:17    111s]         Max accepted move=0.000um, total accepted move=0.000um
[11/06 17:18:17    111s]         Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[11/06 17:18:17    111s]       Move For Wirelength - core done. (took cpu=0:00:00.0 real=0:00:00.0)
[11/06 17:18:17    111s]       Global shorten wires B...
[11/06 17:18:17    111s]         Clock DAG hash before 'Global shorten wires B': 16722180415209538806 14876756088528279495
[11/06 17:18:17    111s]         CTS services accumulated run-time stats before 'Global shorten wires B':
[11/06 17:18:17    111s]           delay calculator: calls=6722, total_wall_time=0.205s, mean_wall_time=0.030ms
[11/06 17:18:17    111s]           legalizer: calls=231, total_wall_time=0.006s, mean_wall_time=0.026ms
[11/06 17:18:17    111s]           steiner router: calls=6709, total_wall_time=0.159s, mean_wall_time=0.024ms
[11/06 17:18:17    111s]         Legalizer API calls during this step: 15 succeeded with high effort: 15 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[11/06 17:18:17    111s]       Global shorten wires B done. (took cpu=0:00:00.0 real=0:00:00.0)
[11/06 17:18:17    111s]       Move For Wirelength - branch...
[11/06 17:18:17    111s]         Clock DAG hash before 'Move For Wirelength - branch': 16722180415209538806 14876756088528279495
[11/06 17:18:17    111s]         CTS services accumulated run-time stats before 'Move For Wirelength - branch':
[11/06 17:18:17    111s]           delay calculator: calls=6726, total_wall_time=0.205s, mean_wall_time=0.030ms
[11/06 17:18:17    111s]           legalizer: calls=246, total_wall_time=0.006s, mean_wall_time=0.025ms
[11/06 17:18:17    111s]           steiner router: calls=6715, total_wall_time=0.161s, mean_wall_time=0.024ms
[11/06 17:18:17    111s]         Move for wirelength. considered=4, filtered=4, permitted=3, cannotCompute=0, computed=3, moveTooSmall=0, resolved=0, predictFail=0, currentlyIllegal=0, legalizationFail=0, legalizedMoveTooSmall=0, ignoredLeafDriver=0, worse=3, accepted=0
[11/06 17:18:17    111s]         Max accepted move=0.000um, total accepted move=0.000um
[11/06 17:18:17    111s]         Legalizer API calls during this step: 3 succeeded with high effort: 3 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[11/06 17:18:17    111s]       Move For Wirelength - branch done. (took cpu=0:00:00.0 real=0:00:00.0)
[11/06 17:18:17    111s]       Reverted slew target multipliers. Leaf=(0.95 to 1) Trunk=(1 to 1) Top=(1 to 1)
[11/06 17:18:17    111s]       Clock DAG stats after 'Wire Reduction extra effort':
[11/06 17:18:17    111s]         cell counts      : b=3, i=0, icg=0, dcg=0, l=0, total=3
[11/06 17:18:17    111s]         sink counts      : regular=200, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=200
[11/06 17:18:17    111s]         misc counts      : r=1, pp=0
[11/06 17:18:17    111s]         cell areas       : b=6.498um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=6.498um^2
[11/06 17:18:17    111s]         cell capacitance : b=0.001pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.001pF
[11/06 17:18:17    111s]         sink capacitance : total=0.042pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[11/06 17:18:17    111s]         wire capacitance : top=0.000pF, trunk=0.007pF, leaf=0.057pF, total=0.064pF
[11/06 17:18:17    111s]         wire lengths     : top=0.000um, trunk=72.190um, leaf=604.067um, total=676.257um
[11/06 17:18:17    111s]         hp wire lengths  : top=0.000um, trunk=0.000um, leaf=271.530um, total=271.530um
[11/06 17:18:17    111s]       Clock DAG net violations after 'Wire Reduction extra effort': none
[11/06 17:18:17    111s]       Clock DAG primary half-corner transition distribution after 'Wire Reduction extra effort':
[11/06 17:18:17    111s]         Trunk : target=0.280ns count=1 avg=0.034ns sd=0.000ns min=0.034ns max=0.034ns {1 <= 0.168ns, 0 <= 0.224ns, 0 <= 0.252ns, 0 <= 0.266ns, 0 <= 0.280ns}
[11/06 17:18:17    111s]         Leaf  : target=0.280ns count=3 avg=0.257ns sd=0.012ns min=0.244ns max=0.265ns {0 <= 0.168ns, 0 <= 0.224ns, 1 <= 0.252ns, 2 <= 0.266ns, 0 <= 0.280ns}
[11/06 17:18:17    111s]       Clock DAG library cell distribution after 'Wire Reduction extra effort' {count}:
[11/06 17:18:17    111s]          Bufs: CLKBUFX4: 1 CLKBUFX3: 2 
[11/06 17:18:17    111s]       Clock DAG hash after 'Wire Reduction extra effort': 16722180415209538806 14876756088528279495
[11/06 17:18:17    111s]       CTS services accumulated run-time stats after 'Wire Reduction extra effort':
[11/06 17:18:17    111s]         delay calculator: calls=6726, total_wall_time=0.205s, mean_wall_time=0.030ms
[11/06 17:18:17    111s]         legalizer: calls=249, total_wall_time=0.006s, mean_wall_time=0.025ms
[11/06 17:18:17    111s]         steiner router: calls=6715, total_wall_time=0.161s, mean_wall_time=0.024ms
[11/06 17:18:17    111s]       Primary reporting skew groups after 'Wire Reduction extra effort':
[11/06 17:18:17    111s]         skew_group clk/constraints: insertion delay [min=0.188, max=0.191, avg=0.190, sd=0.001], skew [0.004 vs 0.265], 100% {0.188, 0.191} (wid=0.003 ws=0.002) (gid=0.190 gs=0.003)
[11/06 17:18:17    111s]             min path sink: rA_reg_13_/CK
[11/06 17:18:17    111s]             max path sink: M_reg_0__21_/CK
[11/06 17:18:17    111s]       Skew group summary after 'Wire Reduction extra effort':
[11/06 17:18:17    111s]         skew_group clk/constraints: insertion delay [min=0.188, max=0.191, avg=0.190, sd=0.001], skew [0.004 vs 0.265], 100% {0.188, 0.191} (wid=0.003 ws=0.002) (gid=0.190 gs=0.003)
[11/06 17:18:17    111s]       Legalizer API calls during this step: 28 succeeded with high effort: 28 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[11/06 17:18:17    111s]     Wire Reduction extra effort done. (took cpu=0:00:00.0 real=0:00:00.1)
[11/06 17:18:17    111s]     Optimizing orientation...
[11/06 17:18:17    111s]     FlipOpt...
[11/06 17:18:17    111s]     Disconnecting clock tree from netlist...
[11/06 17:18:17    111s]     Disconnecting clock tree from netlist done.
[11/06 17:18:17    111s]     Performing Single Threaded FlipOpt
[11/06 17:18:17    111s]     Optimizing orientation on clock cells...
[11/06 17:18:17    111s]       Orientation Wirelength Optimization: Attempted = 5 , Succeeded = 0 , Constraints Broken = 0 , CannotMove = 2 , Illegal = 3 , Other = 0
[11/06 17:18:17    111s]     Optimizing orientation on clock cells done.
[11/06 17:18:17    111s]     Resynthesising clock tree into netlist...
[11/06 17:18:17    111s]       Reset timing graph...
[11/06 17:18:17    111s] Ignoring AAE DB Resetting ...
[11/06 17:18:17    111s]       Reset timing graph done.
[11/06 17:18:17    111s]     Resynthesising clock tree into netlist done.
[11/06 17:18:17    111s]     FlipOpt done. (took cpu=0:00:00.0 real=0:00:00.0)
[11/06 17:18:17    111s]     Optimizing orientation done. (took cpu=0:00:00.0 real=0:00:00.0)
[11/06 17:18:17    111s] End AAE Lib Interpolated Model. (MEM=2740.14 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/06 17:18:17    111s]     Clock DAG stats after 'Wire Opt OverFix':
[11/06 17:18:17    111s]       cell counts      : b=3, i=0, icg=0, dcg=0, l=0, total=3
[11/06 17:18:17    111s]       sink counts      : regular=200, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=200
[11/06 17:18:17    111s]       misc counts      : r=1, pp=0
[11/06 17:18:17    111s]       cell areas       : b=6.498um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=6.498um^2
[11/06 17:18:17    111s]       cell capacitance : b=0.001pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.001pF
[11/06 17:18:17    111s]       sink capacitance : total=0.042pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[11/06 17:18:17    111s]       wire capacitance : top=0.000pF, trunk=0.007pF, leaf=0.057pF, total=0.064pF
[11/06 17:18:17    111s]       wire lengths     : top=0.000um, trunk=72.190um, leaf=604.067um, total=676.257um
[11/06 17:18:17    111s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=271.530um, total=271.530um
[11/06 17:18:17    111s]     Clock DAG net violations after 'Wire Opt OverFix': none
[11/06 17:18:17    111s]     Clock DAG primary half-corner transition distribution after 'Wire Opt OverFix':
[11/06 17:18:17    111s]       Trunk : target=0.280ns count=1 avg=0.034ns sd=0.000ns min=0.034ns max=0.034ns {1 <= 0.168ns, 0 <= 0.224ns, 0 <= 0.252ns, 0 <= 0.266ns, 0 <= 0.280ns}
[11/06 17:18:17    111s]       Leaf  : target=0.280ns count=3 avg=0.257ns sd=0.012ns min=0.244ns max=0.265ns {0 <= 0.168ns, 0 <= 0.224ns, 1 <= 0.252ns, 2 <= 0.266ns, 0 <= 0.280ns}
[11/06 17:18:17    111s]     Clock DAG library cell distribution after 'Wire Opt OverFix' {count}:
[11/06 17:18:17    111s]        Bufs: CLKBUFX4: 1 CLKBUFX3: 2 
[11/06 17:18:17    111s]     Clock DAG hash after 'Wire Opt OverFix': 16722180415209538806 14876756088528279495
[11/06 17:18:17    111s]     CTS services accumulated run-time stats after 'Wire Opt OverFix':
[11/06 17:18:17    111s]       delay calculator: calls=6730, total_wall_time=0.205s, mean_wall_time=0.031ms
[11/06 17:18:17    111s]       legalizer: calls=249, total_wall_time=0.006s, mean_wall_time=0.025ms
[11/06 17:18:17    111s]       steiner router: calls=6719, total_wall_time=0.163s, mean_wall_time=0.024ms
[11/06 17:18:17    111s]     Primary reporting skew groups after 'Wire Opt OverFix':
[11/06 17:18:17    111s]       skew_group clk/constraints: insertion delay [min=0.188, max=0.191, avg=0.190, sd=0.001], skew [0.004 vs 0.265], 100% {0.188, 0.191} (wid=0.003 ws=0.002) (gid=0.190 gs=0.003)
[11/06 17:18:17    111s]           min path sink: rA_reg_13_/CK
[11/06 17:18:17    111s]           max path sink: M_reg_0__21_/CK
[11/06 17:18:17    111s]     Skew group summary after 'Wire Opt OverFix':
[11/06 17:18:17    111s]       skew_group clk/constraints: insertion delay [min=0.188, max=0.191, avg=0.190, sd=0.001], skew [0.004 vs 0.265], 100% {0.188, 0.191} (wid=0.003 ws=0.002) (gid=0.190 gs=0.003)
[11/06 17:18:17    111s]     Legalizer API calls during this step: 28 succeeded with high effort: 28 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[11/06 17:18:17    111s]   Wire Opt OverFix done. (took cpu=0:00:00.1 real=0:00:00.1)
[11/06 17:18:17    111s]   Total capacitance is (rise=0.107pF fall=0.102pF), of which (rise=0.064pF fall=0.064pF) is wire, and (rise=0.043pF fall=0.038pF) is gate.
[11/06 17:18:17    111s]   Stage::Polishing done. (took cpu=0:00:00.3 real=0:00:00.3)
[11/06 17:18:17    111s]   Stage::Updating netlist...
[11/06 17:18:17    111s]   Reset timing graph...
[11/06 17:18:17    111s] Ignoring AAE DB Resetting ...
[11/06 17:18:17    111s]   Reset timing graph done.
[11/06 17:18:17    111s]   Setting non-default rules before calling refine place.
[11/06 17:18:17    111s]   Leaving CCOpt scope - Cleaning up placement interface...
[11/06 17:18:17    111s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:2740.1M, EPOCH TIME: 1762467497.630743
[11/06 17:18:17    111s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:200).
[11/06 17:18:17    111s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/06 17:18:17    111s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/06 17:18:17    111s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/06 17:18:17    111s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.005, REAL:0.005, MEM:2699.1M, EPOCH TIME: 1762467497.635644
[11/06 17:18:17    111s]   Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
[11/06 17:18:17    111s]   Leaving CCOpt scope - ClockRefiner...
[11/06 17:18:17    111s]   Assigned high priority to 3 instances.
[11/06 17:18:17    111s]   Soft fixed 3 clock instances.
[11/06 17:18:17    111s]   Performing Clock Only Refine Place.
[11/06 17:18:17    111s]   Refine Place Checks - Clock Cells : full DRC checks enabled, Clock Sinks : Skipped, Datapath : Skipped.
[11/06 17:18:17    111s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:2699.1M, EPOCH TIME: 1762467497.647549
[11/06 17:18:17    111s] OPERPROF:   Starting DPlace-Init at level 2, MEM:2699.1M, EPOCH TIME: 1762467497.647629
[11/06 17:18:17    111s] Processing tracks to init pin-track alignment.
[11/06 17:18:17    111s] z: 2, totalTracks: 1
[11/06 17:18:17    111s] z: 4, totalTracks: 1
[11/06 17:18:17    111s] z: 6, totalTracks: 1
[11/06 17:18:17    111s] z: 8, totalTracks: 1
[11/06 17:18:17    111s] #spOpts: mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[11/06 17:18:17    111s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:2699.1M, EPOCH TIME: 1762467497.650319
[11/06 17:18:17    111s] Info: 3 insts are soft-fixed.
[11/06 17:18:17    111s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/06 17:18:17    111s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/06 17:18:17    111s] 
[11/06 17:18:17    111s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[11/06 17:18:17    111s] OPERPROF:       Starting CMU at level 4, MEM:2699.1M, EPOCH TIME: 1762467497.676835
[11/06 17:18:17    111s] OPERPROF:       Finished CMU at level 4, CPU:0.000, REAL:0.000, MEM:2699.1M, EPOCH TIME: 1762467497.677240
[11/06 17:18:17    111s] 
[11/06 17:18:17    111s] Bad Lib Cell Checking (CMU) is done! (0)
[11/06 17:18:17    111s] Info: 3 insts are soft-fixed.
[11/06 17:18:17    111s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.027, REAL:0.027, MEM:2699.1M, EPOCH TIME: 1762467497.677485
[11/06 17:18:17    111s] OPERPROF:     Starting PlacementInitSBTree at level 3, MEM:2699.1M, EPOCH TIME: 1762467497.677535
[11/06 17:18:17    111s] OPERPROF:     Finished PlacementInitSBTree at level 3, CPU:0.000, REAL:0.000, MEM:2699.1M, EPOCH TIME: 1762467497.677831
[11/06 17:18:17    111s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2699.1MB).
[11/06 17:18:17    111s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.030, REAL:0.030, MEM:2699.1M, EPOCH TIME: 1762467497.678080
[11/06 17:18:17    111s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.030, REAL:0.031, MEM:2699.1M, EPOCH TIME: 1762467497.678110
[11/06 17:18:17    111s] TDRefine: refinePlace mode is spiral
[11/06 17:18:17    111s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.3822460.3
[11/06 17:18:17    111s] OPERPROF: Starting RefinePlace at level 1, MEM:2699.1M, EPOCH TIME: 1762467497.678171
[11/06 17:18:17    111s] *** Starting refinePlace (0:01:51 mem=2699.1M) ***
[11/06 17:18:17    111s] Total net bbox length = 1.276e+04 (6.478e+03 6.281e+03) (ext = 1.045e+03)
[11/06 17:18:17    111s] 
[11/06 17:18:17    111s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[11/06 17:18:17    111s] Info: 3 insts are soft-fixed.
[11/06 17:18:17    111s] Move report: Pre Soft Fixed moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[11/06 17:18:17    111s] Move report: Soft Fixed moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[11/06 17:18:17    111s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[11/06 17:18:17    111s] (I)      Default pattern map key = mult_unsigned_default.
[11/06 17:18:17    111s] (I)      Default pattern map key = mult_unsigned_default.
[11/06 17:18:17    111s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:2699.1M, EPOCH TIME: 1762467497.682478
[11/06 17:18:17    111s] Starting refinePlace ...
[11/06 17:18:17    111s] (I)      Default pattern map key = mult_unsigned_default.
[11/06 17:18:17    111s] One DDP V2 for no tweak run.
[11/06 17:18:17    111s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[11/06 17:18:17    111s] 	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 2699.1MB
[11/06 17:18:17    111s] Statistics of distance of Instance movement in refine placement:
[11/06 17:18:17    111s]   maximum (X+Y) =         0.00 um
[11/06 17:18:17    111s]   mean    (X+Y) =         0.00 um
[11/06 17:18:17    111s] Summary Report:
[11/06 17:18:17    111s] Instances move: 0 (out of 1180 movable)
[11/06 17:18:17    111s] Instances flipped: 0
[11/06 17:18:17    111s] Mean displacement: 0.00 um
[11/06 17:18:17    111s] Max displacement: 0.00 um 
[11/06 17:18:17    111s] Total instances moved : 0
[11/06 17:18:17    111s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:0.002, REAL:0.002, MEM:2699.1M, EPOCH TIME: 1762467497.684017
[11/06 17:18:17    111s] Total net bbox length = 1.276e+04 (6.478e+03 6.281e+03) (ext = 1.045e+03)
[11/06 17:18:17    111s] Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 2699.1MB
[11/06 17:18:17    111s] [CPU] RefinePlace/total (cpu=0:00:00.0, real=0:00:00.0, mem=2699.1MB) @(0:01:51 - 0:01:51).
[11/06 17:18:17    111s] *** Finished refinePlace (0:01:51 mem=2699.1M) ***
[11/06 17:18:17    111s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.3822460.3
[11/06 17:18:17    111s] OPERPROF: Finished RefinePlace at level 1, CPU:0.006, REAL:0.006, MEM:2699.1M, EPOCH TIME: 1762467497.684610
[11/06 17:18:17    111s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:2699.1M, EPOCH TIME: 1762467497.684654
[11/06 17:18:17    111s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:3).
[11/06 17:18:17    111s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/06 17:18:17    111s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/06 17:18:17    111s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/06 17:18:17    111s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.003, REAL:0.003, MEM:2699.1M, EPOCH TIME: 1762467497.688095
[11/06 17:18:17    111s]   ClockRefiner summary
[11/06 17:18:17    111s]   All clock instances: Moved 0, flipped 0 and cell swapped 0 (out of a total of 203).
[11/06 17:18:17    111s]   Non-sink clock instances: Moved 0, flipped 0 and cell swapped 0 (out of a total of 3).
[11/06 17:18:17    111s]   Clock sinks: Moved 0, flipped 0 and cell swapped 0 (out of a total of 200).
[11/06 17:18:17    111s]   Restoring pStatusCts on 3 clock instances.
[11/06 17:18:17    111s]   Revert refine place priority changes on 0 instances.
[11/06 17:18:17    111s]   Leaving CCOpt scope - ClockRefiner done. (took cpu=0:00:00.0 real=0:00:00.0)
[11/06 17:18:17    111s]   Stage::Updating netlist done. (took cpu=0:00:00.1 real=0:00:00.1)
[11/06 17:18:17    111s]   CCOpt::Phase::Implementation done. (took cpu=0:00:00.5 real=0:00:00.5)
[11/06 17:18:17    111s]   CCOpt::Phase::eGRPC...
[11/06 17:18:17    111s]   eGR Post Conditioning loop iteration 0...
[11/06 17:18:17    111s]     Clock implementation routing...
[11/06 17:18:17    111s]       Leaving CCOpt scope - Routing Tools...
[11/06 17:18:17    111s] Net route status summary:
[11/06 17:18:17    111s]   Clock:         4 (unrouted=4, trialRouted=0, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
[11/06 17:18:17    111s]   Non-clock:  1437 (unrouted=42, trialRouted=1395, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=42, (crossesIlmBoundary AND tooFewTerms=0)])
[11/06 17:18:17    111s]       Routing using eGR only...
[11/06 17:18:17    111s]         Early Global Route - eGR only step...
[11/06 17:18:17    111s] (ccopt eGR): There are 4 nets to be routed. 0 nets have skip routing designation.
[11/06 17:18:17    111s] (ccopt eGR): There are 4 nets for routing of which 4 have one or more fixed wires.
[11/06 17:18:17    111s] (ccopt eGR): Start to route 4 all nets
[11/06 17:18:17    111s] [PSP]    Started Early Global Route kernel ( Curr Mem: 2699.14 MB )
[11/06 17:18:17    111s] (I)      ==================== Layers =====================
[11/06 17:18:17    111s] (I)      +-----+----+---------+---------+--------+-------+
[11/06 17:18:17    111s] (I)      | DB# | ID |    Name |    Type | #Masks | Extra |
[11/06 17:18:17    111s] (I)      +-----+----+---------+---------+--------+-------+
[11/06 17:18:17    111s] (I)      |  33 |  0 |    Cont |     cut |      1 |       |
[11/06 17:18:17    111s] (I)      |   1 |  1 |  Metal1 |    wire |      1 |       |
[11/06 17:18:17    111s] (I)      |  34 |  1 |    Via1 |     cut |      1 |       |
[11/06 17:18:17    111s] (I)      |   2 |  2 |  Metal2 |    wire |      1 |       |
[11/06 17:18:17    111s] (I)      |  35 |  2 |    Via2 |     cut |      1 |       |
[11/06 17:18:17    111s] (I)      |   3 |  3 |  Metal3 |    wire |      1 |       |
[11/06 17:18:17    111s] (I)      |  36 |  3 |    Via3 |     cut |      1 |       |
[11/06 17:18:17    111s] (I)      |   4 |  4 |  Metal4 |    wire |      1 |       |
[11/06 17:18:17    111s] (I)      |  37 |  4 |    Via4 |     cut |      1 |       |
[11/06 17:18:17    111s] (I)      |   5 |  5 |  Metal5 |    wire |      1 |       |
[11/06 17:18:17    111s] (I)      |  38 |  5 |    Via5 |     cut |      1 |       |
[11/06 17:18:17    111s] (I)      |   6 |  6 |  Metal6 |    wire |      1 |       |
[11/06 17:18:17    111s] (I)      |  39 |  6 |    Via6 |     cut |      1 |       |
[11/06 17:18:17    111s] (I)      |   7 |  7 |  Metal7 |    wire |      1 |       |
[11/06 17:18:17    111s] (I)      |  40 |  7 |    Via7 |     cut |      1 |       |
[11/06 17:18:17    111s] (I)      |   8 |  8 |  Metal8 |    wire |      1 |       |
[11/06 17:18:17    111s] (I)      |  41 |  8 |    Via8 |     cut |      1 |       |
[11/06 17:18:17    111s] (I)      |   9 |  9 |  Metal9 |    wire |      1 |       |
[11/06 17:18:17    111s] (I)      |  42 |  9 |    Via9 |     cut |      1 |       |
[11/06 17:18:17    111s] (I)      |  10 | 10 | Metal10 |    wire |      1 |       |
[11/06 17:18:17    111s] (I)      |  43 | 10 |   Via10 |     cut |      1 |       |
[11/06 17:18:17    111s] (I)      |  11 | 11 | Metal11 |    wire |      1 |       |
[11/06 17:18:17    111s] (I)      +-----+----+---------+---------+--------+-------+
[11/06 17:18:17    111s] (I)      |  64 | 64 | OVERLAP | overlap |        |       |
[11/06 17:18:17    111s] (I)      |  65 | 65 | PWdummy |   other |        |    MS |
[11/06 17:18:17    111s] (I)      |  66 | 66 |   Nwell |   other |        |    MS |
[11/06 17:18:17    111s] (I)      |  67 | 67 |   Oxide |   other |        |    MS |
[11/06 17:18:17    111s] (I)      |  68 | 68 |    Nhvt | implant |        |       |
[11/06 17:18:17    111s] (I)      |  69 | 69 |    Nimp | implant |        |       |
[11/06 17:18:17    111s] (I)      |  70 | 70 |    Phvt | implant |        |       |
[11/06 17:18:17    111s] (I)      |  71 | 71 |    Pimp | implant |        |       |
[11/06 17:18:17    111s] (I)      |  72 | 72 |    Nzvt | implant |        |       |
[11/06 17:18:17    111s] (I)      |  73 | 73 |    Nlvt | implant |        |       |
[11/06 17:18:17    111s] (I)      |  74 | 74 |    Plvt | implant |        |       |
[11/06 17:18:17    111s] (I)      |  75 | 75 |  SiProt | implant |        |       |
[11/06 17:18:17    111s] (I)      |   0 |  0 |    Poly |   other |        |    MS |
[11/06 17:18:17    111s] (I)      |  44 | 44 | Bondpad |   other |        |       |
[11/06 17:18:17    111s] (I)      +-----+----+---------+---------+--------+-------+
[11/06 17:18:17    111s] (I)      Started Import and model ( Curr Mem: 2699.14 MB )
[11/06 17:18:17    111s] (I)      Default pattern map key = mult_unsigned_default.
[11/06 17:18:17    111s] (I)      == Non-default Options ==
[11/06 17:18:17    111s] (I)      Clean congestion better                            : true
[11/06 17:18:17    111s] (I)      Estimate vias on DPT layer                         : true
[11/06 17:18:17    111s] (I)      Clean congestion layer assignment rounds           : 3
[11/06 17:18:17    111s] (I)      Layer constraints as soft constraints              : true
[11/06 17:18:17    111s] (I)      Soft top layer                                     : true
[11/06 17:18:17    111s] (I)      Skip prospective layer relax nets                  : true
[11/06 17:18:17    111s] (I)      Better NDR handling                                : true
[11/06 17:18:17    111s] (I)      Improved NDR modeling in LA                        : true
[11/06 17:18:17    111s] (I)      Routing cost fix for NDR handling                  : true
[11/06 17:18:17    111s] (I)      Block tracks for preroutes                         : true
[11/06 17:18:17    111s] (I)      Assign IRoute by net group key                     : true
[11/06 17:18:17    111s] (I)      Block unroutable channels                          : true
[11/06 17:18:17    111s] (I)      Block unroutable channels 3D                       : true
[11/06 17:18:17    111s] (I)      Bound layer relaxed segment wl                     : true
[11/06 17:18:17    111s] (I)      Blocked pin reach length threshold                 : 2
[11/06 17:18:17    111s] (I)      Check blockage within NDR space in TA              : true
[11/06 17:18:17    111s] (I)      Skip must join for term with via pillar            : true
[11/06 17:18:17    111s] (I)      Model find APA for IO pin                          : true
[11/06 17:18:17    111s] (I)      On pin location for off pin term                   : true
[11/06 17:18:17    111s] (I)      Handle EOL spacing                                 : true
[11/06 17:18:17    111s] (I)      Merge PG vias by gap                               : true
[11/06 17:18:17    111s] (I)      Maximum routing layer                              : 11
[11/06 17:18:17    111s] (I)      Route selected nets only                           : true
[11/06 17:18:17    111s] (I)      Refine MST                                         : true
[11/06 17:18:17    111s] (I)      Honor PRL                                          : true
[11/06 17:18:17    111s] (I)      Strong congestion aware                            : true
[11/06 17:18:17    111s] (I)      Improved initial location for IRoutes              : true
[11/06 17:18:17    111s] (I)      Multi panel TA                                     : true
[11/06 17:18:17    111s] (I)      Penalize wire overlap                              : true
[11/06 17:18:17    111s] (I)      Expand small instance blockage                     : true
[11/06 17:18:17    111s] (I)      Reduce via in TA                                   : true
[11/06 17:18:17    111s] (I)      SS-aware routing                                   : true
[11/06 17:18:17    111s] (I)      Improve tree edge sharing                          : true
[11/06 17:18:17    111s] (I)      Improve 2D via estimation                          : true
[11/06 17:18:17    111s] (I)      Refine Steiner tree                                : true
[11/06 17:18:17    111s] (I)      Build spine tree                                   : true
[11/06 17:18:17    111s] (I)      Model pass through capacity                        : true
[11/06 17:18:17    111s] (I)      Extend blockages by a half GCell                   : true
[11/06 17:18:17    111s] (I)      Consider pin shapes                                : true
[11/06 17:18:17    111s] (I)      Consider pin shapes for all nodes                  : true
[11/06 17:18:17    111s] (I)      Consider NR APA                                    : true
[11/06 17:18:17    111s] (I)      Consider IO pin shape                              : true
[11/06 17:18:17    111s] (I)      Fix pin connection bug                             : true
[11/06 17:18:17    111s] (I)      Consider layer RC for local wires                  : true
[11/06 17:18:17    111s] (I)      Route to clock mesh pin                            : true
[11/06 17:18:17    111s] (I)      LA-aware pin escape length                         : 2
[11/06 17:18:17    111s] (I)      Connect multiple ports                             : true
[11/06 17:18:17    111s] (I)      Split for must join                                : true
[11/06 17:18:17    111s] (I)      Number of threads                                  : 1
[11/06 17:18:17    111s] (I)      Routing effort level                               : 10000
[11/06 17:18:17    111s] (I)      Prefer layer length threshold                      : 8
[11/06 17:18:17    111s] (I)      Overflow penalty cost                              : 10
[11/06 17:18:17    111s] (I)      A-star cost                                        : 0.300000
[11/06 17:18:17    111s] (I)      Misalignment cost                                  : 10.000000
[11/06 17:18:17    111s] (I)      Threshold for short IRoute                         : 6
[11/06 17:18:17    111s] (I)      Via cost during post routing                       : 1.000000
[11/06 17:18:17    111s] (I)      Layer congestion ratios                            : { { 1.0 } }
[11/06 17:18:17    111s] (I)      Source-to-sink ratio                               : 0.300000
[11/06 17:18:17    111s] (I)      Scenic ratio bound                                 : 3.000000
[11/06 17:18:17    111s] (I)      Segment layer relax scenic ratio                   : 1.250000
[11/06 17:18:17    111s] (I)      Source-sink aware LA ratio                         : 0.500000
[11/06 17:18:17    111s] (I)      PG-aware similar topology routing                  : true
[11/06 17:18:17    111s] (I)      Maze routing via cost fix                          : true
[11/06 17:18:17    111s] (I)      Apply PRL on PG terms                              : true
[11/06 17:18:17    111s] (I)      Apply PRL on obs objects                           : true
[11/06 17:18:17    111s] (I)      Handle range-type spacing rules                    : true
[11/06 17:18:17    111s] (I)      PG gap threshold multiplier                        : 10.000000
[11/06 17:18:17    111s] (I)      Parallel spacing query fix                         : true
[11/06 17:18:17    111s] (I)      Force source to root IR                            : true
[11/06 17:18:17    111s] (I)      Layer Weights                                      : L2:4 L3:2.5
[11/06 17:18:17    111s] (I)      Do not relax to DPT layer                          : true
[11/06 17:18:17    111s] (I)      No DPT in post routing                             : true
[11/06 17:18:17    111s] (I)      Modeling PG via merging fix                        : true
[11/06 17:18:17    111s] (I)      Shield aware TA                                    : true
[11/06 17:18:17    111s] (I)      Strong shield aware TA                             : true
[11/06 17:18:17    111s] (I)      Overflow calculation fix in LA                     : true
[11/06 17:18:17    111s] (I)      Post routing fix                                   : true
[11/06 17:18:17    111s] (I)      Strong post routing                                : true
[11/06 17:18:17    111s] (I)      NDR via pillar fix                                 : true
[11/06 17:18:17    111s] (I)      Violation on path threshold                        : 1
[11/06 17:18:17    111s] (I)      Pass through capacity modeling                     : true
[11/06 17:18:17    111s] (I)      Select the non-relaxed segments in post routing stage : true
[11/06 17:18:17    111s] (I)      Select term pin box for io pin                     : true
[11/06 17:18:17    111s] (I)      Penalize NDR sharing                               : true
[11/06 17:18:17    111s] (I)      Enable special modeling                            : false
[11/06 17:18:17    111s] (I)      Keep fixed segments                                : true
[11/06 17:18:17    111s] (I)      Reorder net groups by key                          : true
[11/06 17:18:17    111s] (I)      Increase net scenic ratio                          : true
[11/06 17:18:17    111s] (I)      Method to set GCell size                           : row
[11/06 17:18:17    111s] (I)      Connect multiple ports and must join fix           : true
[11/06 17:18:17    111s] (I)      Avoid high resistance layers                       : true
[11/06 17:18:17    111s] (I)      Model find APA for IO pin fix                      : true
[11/06 17:18:17    111s] (I)      Avoid connecting non-metal layers                  : true
[11/06 17:18:17    111s] (I)      Use track pitch for NDR                            : true
[11/06 17:18:17    111s] (I)      Enable layer relax to lower layer                  : true
[11/06 17:18:17    111s] (I)      Enable layer relax to upper layer                  : true
[11/06 17:18:17    111s] (I)      Top layer relaxation fix                           : true
[11/06 17:18:17    111s] (I)      Handle non-default track width                     : false
[11/06 17:18:17    111s] (I)      Counted 221 PG shapes. We will not process PG shapes layer by layer.
[11/06 17:18:17    111s] (I)      Use row-based GCell size
[11/06 17:18:17    111s] (I)      Use row-based GCell align
[11/06 17:18:17    111s] (I)      layer 0 area = 80000
[11/06 17:18:17    111s] (I)      layer 1 area = 80000
[11/06 17:18:17    111s] (I)      layer 2 area = 80000
[11/06 17:18:17    111s] (I)      layer 3 area = 80000
[11/06 17:18:17    111s] (I)      layer 4 area = 80000
[11/06 17:18:17    111s] (I)      layer 5 area = 80000
[11/06 17:18:17    111s] (I)      layer 6 area = 80000
[11/06 17:18:17    111s] (I)      layer 7 area = 80000
[11/06 17:18:17    111s] (I)      layer 8 area = 80000
[11/06 17:18:17    111s] (I)      layer 9 area = 400000
[11/06 17:18:17    111s] (I)      layer 10 area = 400000
[11/06 17:18:17    111s] (I)      GCell unit size   : 3420
[11/06 17:18:17    111s] (I)      GCell multiplier  : 1
[11/06 17:18:17    111s] (I)      GCell row height  : 3420
[11/06 17:18:17    111s] (I)      Actual row height : 3420
[11/06 17:18:17    111s] (I)      GCell align ref   : 10000 10260
[11/06 17:18:17    111s] [NR-eGR] Track table information for default rule: 
[11/06 17:18:17    111s] [NR-eGR] Metal1 has single uniform track structure
[11/06 17:18:17    111s] [NR-eGR] Metal2 has single uniform track structure
[11/06 17:18:17    111s] [NR-eGR] Metal3 has single uniform track structure
[11/06 17:18:17    111s] [NR-eGR] Metal4 has single uniform track structure
[11/06 17:18:17    111s] [NR-eGR] Metal5 has single uniform track structure
[11/06 17:18:17    111s] [NR-eGR] Metal6 has single uniform track structure
[11/06 17:18:17    111s] [NR-eGR] Metal7 has single uniform track structure
[11/06 17:18:17    111s] [NR-eGR] Metal8 has single uniform track structure
[11/06 17:18:17    111s] [NR-eGR] Metal9 has single uniform track structure
[11/06 17:18:17    111s] [NR-eGR] Metal10 has single uniform track structure
[11/06 17:18:17    111s] [NR-eGR] Metal11 has single uniform track structure
[11/06 17:18:17    111s] (I)      ==================== Default via =====================
[11/06 17:18:17    111s] (I)      +----+------------------+----------------------------+
[11/06 17:18:17    111s] (I)      |  Z | Code  Single-Cut | Code  Multi-Cut            |
[11/06 17:18:17    111s] (I)      +----+------------------+----------------------------+
[11/06 17:18:17    111s] (I)      |  1 |    3  M2_M1_VH   |  100  M2_M1_1x2_VV_N       |
[11/06 17:18:17    111s] (I)      |  2 |   11  M3_M2_HV   |   16  M3_M2_2x1_VH_W       |
[11/06 17:18:17    111s] (I)      |  3 |   21  M4_M3_VH   |   26  M4_M3_2x1_HV_W       |
[11/06 17:18:17    111s] (I)      |  4 |   31  M5_M4_HV   |   37  M5_M4_1x2_VH_N       |
[11/06 17:18:17    111s] (I)      |  5 |   41  M6_M5_VH   |   46  M6_M5_2x1_HV_W       |
[11/06 17:18:17    111s] (I)      |  6 |   51  M7_M6_HV   |   56  M7_M6_2x1_VH_W       |
[11/06 17:18:17    111s] (I)      |  7 |   61  M8_M7_VH   |   67  M8_M7_1x2_HV_N       |
[11/06 17:18:17    111s] (I)      |  8 |   71  M9_M8_HV   |   76  M9_M8_2x1_VH_W       |
[11/06 17:18:17    111s] (I)      |  9 |   81  M10_M9_VH  |   83  M10_M9_2x1_HV_E      |
[11/06 17:18:17    111s] (I)      | 10 |   89  M11_M10_HV |  119  M11_M10_1x2_VH_S_NEW |
[11/06 17:18:17    111s] (I)      +----+------------------+----------------------------+
[11/06 17:18:17    111s] [NR-eGR] Read 28 PG shapes
[11/06 17:18:17    111s] [NR-eGR] Read 0 clock shapes
[11/06 17:18:17    111s] [NR-eGR] Read 0 other shapes
[11/06 17:18:17    111s] [NR-eGR] #Routing Blockages  : 0
[11/06 17:18:17    111s] [NR-eGR] #Instance Blockages : 0
[11/06 17:18:17    111s] [NR-eGR] #PG Blockages       : 28
[11/06 17:18:17    111s] [NR-eGR] #Halo Blockages     : 0
[11/06 17:18:17    111s] [NR-eGR] #Boundary Blockages : 0
[11/06 17:18:17    111s] [NR-eGR] #Clock Blockages    : 0
[11/06 17:18:17    111s] [NR-eGR] #Other Blockages    : 0
[11/06 17:18:17    111s] (I)      Design has 0 blackboxes considered as all layer blockages.
[11/06 17:18:17    111s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[11/06 17:18:17    111s] [NR-eGR] Read 1399 nets ( ignored 1395 )
[11/06 17:18:17    111s] [NR-eGR] Connected 0 must-join pins/ports
[11/06 17:18:17    111s] (I)      early_global_route_priority property id does not exist.
[11/06 17:18:17    111s] (I)      Read Num Blocks=114  Num Prerouted Wires=0  Num CS=0
[11/06 17:18:17    111s] (I)      Layer 1 (V) : #blockages 114 : #preroutes 0
[11/06 17:18:17    111s] (I)      Layer 2 (H) : #blockages 0 : #preroutes 0
[11/06 17:18:17    111s] (I)      Layer 3 (V) : #blockages 0 : #preroutes 0
[11/06 17:18:17    111s] (I)      Layer 4 (H) : #blockages 0 : #preroutes 0
[11/06 17:18:17    111s] (I)      Layer 5 (V) : #blockages 0 : #preroutes 0
[11/06 17:18:17    111s] (I)      Layer 6 (H) : #blockages 0 : #preroutes 0
[11/06 17:18:17    111s] (I)      Layer 7 (V) : #blockages 0 : #preroutes 0
[11/06 17:18:17    111s] (I)      Layer 8 (H) : #blockages 0 : #preroutes 0
[11/06 17:18:17    111s] (I)      Layer 9 (V) : #blockages 0 : #preroutes 0
[11/06 17:18:17    111s] (I)      Layer 10 (H) : #blockages 0 : #preroutes 0
[11/06 17:18:17    111s] (I)      Moved 1 terms for better access 
[11/06 17:18:17    111s] (I)      Number of ignored nets                =      0
[11/06 17:18:17    111s] (I)      Number of connected nets              =      0
[11/06 17:18:17    111s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[11/06 17:18:17    111s] (I)      Number of clock nets                  =      4.  Ignored: No
[11/06 17:18:17    111s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[11/06 17:18:17    111s] (I)      Number of special nets                =      0.  Ignored: Yes
[11/06 17:18:17    111s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[11/06 17:18:17    111s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[11/06 17:18:17    111s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[11/06 17:18:17    111s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[11/06 17:18:17    111s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[11/06 17:18:17    111s] [NR-eGR] There are 4 clock nets ( 4 with NDR ).
[11/06 17:18:17    111s] (I)      Ndr track 0 does not exist
[11/06 17:18:17    111s] (I)      ---------------------Grid Graph Info--------------------
[11/06 17:18:17    111s] (I)      Routing area        : (0, 0) - (170800, 157320)
[11/06 17:18:17    111s] (I)      Core area           : (10000, 10260) - (160800, 147060)
[11/06 17:18:17    111s] (I)      Site width          :   400  (dbu)
[11/06 17:18:17    111s] (I)      Row height          :  3420  (dbu)
[11/06 17:18:17    111s] (I)      GCell row height    :  3420  (dbu)
[11/06 17:18:17    111s] (I)      GCell width         :  3420  (dbu)
[11/06 17:18:17    111s] (I)      GCell height        :  3420  (dbu)
[11/06 17:18:17    111s] (I)      Grid                :    50    46    11
[11/06 17:18:17    111s] (I)      Layer numbers       :     1     2     3     4     5     6     7     8     9    10    11
[11/06 17:18:17    111s] (I)      Vertical capacity   :     0  3420     0  3420     0  3420     0  3420     0  3420     0
[11/06 17:18:17    111s] (I)      Horizontal capacity :     0     0  3420     0  3420     0  3420     0  3420     0  3420
[11/06 17:18:17    111s] (I)      Default wire width  :   120   160   160   160   160   160   160   160   160   440   440
[11/06 17:18:17    111s] (I)      Default wire space  :   120   140   140   140   140   140   140   140   140   400   400
[11/06 17:18:17    111s] (I)      Default wire pitch  :   240   300   300   300   300   300   300   300   300   840   840
[11/06 17:18:17    111s] (I)      Default pitch size  :   240   400   380   400   380   400   380   400   380  1000   950
[11/06 17:18:17    111s] (I)      First track coord   :   190   200   190   200   190   200   190   200   190  1200   950
[11/06 17:18:17    111s] (I)      Num tracks per GCell: 14.25  8.55  9.00  8.55  9.00  8.55  9.00  8.55  9.00  3.42  3.60
[11/06 17:18:17    111s] (I)      Total num of tracks :   414   427   414   427   414   427   414   427   414   170   165
[11/06 17:18:17    111s] (I)      Num of masks        :     1     1     1     1     1     1     1     1     1     1     1
[11/06 17:18:17    111s] (I)      Num of trim masks   :     0     0     0     0     0     0     0     0     0     0     0
[11/06 17:18:17    111s] (I)      --------------------------------------------------------
[11/06 17:18:17    111s] 
[11/06 17:18:17    111s] [NR-eGR] ============ Routing rule table ============
[11/06 17:18:17    111s] [NR-eGR] Rule id: 0  Nets: 4
[11/06 17:18:17    111s] (I)      ID:0 Default:no NDR Track ID:0 NDR ViaID:-1 Extra space:1 #Shields:0 Max Demand(H/V):2/2
[11/06 17:18:17    111s] (I)                    Layer    2    3    4    5    6    7    8    9    10    11 
[11/06 17:18:17    111s] (I)                    Pitch  800  760  800  760  800  760  800  760  2000  1900 
[11/06 17:18:17    111s] (I)             #Used tracks    2    2    2    2    2    2    2    2     2     2 
[11/06 17:18:17    111s] (I)       #Fully used tracks    1    1    1    1    1    1    1    1     1     1 
[11/06 17:18:17    111s] [NR-eGR] ========================================
[11/06 17:18:17    111s] [NR-eGR] 
[11/06 17:18:17    111s] (I)      =============== Blocked Tracks ===============
[11/06 17:18:17    111s] (I)      +-------+---------+----------+---------------+
[11/06 17:18:17    111s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[11/06 17:18:17    111s] (I)      +-------+---------+----------+---------------+
[11/06 17:18:17    111s] (I)      |     1 |       0 |        0 |         0.00% |
[11/06 17:18:17    111s] (I)      |     2 |   19642 |     1260 |         6.41% |
[11/06 17:18:17    111s] (I)      |     3 |   20700 |        0 |         0.00% |
[11/06 17:18:17    111s] (I)      |     4 |   19642 |        0 |         0.00% |
[11/06 17:18:17    111s] (I)      |     5 |   20700 |        0 |         0.00% |
[11/06 17:18:17    111s] (I)      |     6 |   19642 |        0 |         0.00% |
[11/06 17:18:17    111s] (I)      |     7 |   20700 |        0 |         0.00% |
[11/06 17:18:17    111s] (I)      |     8 |   19642 |        0 |         0.00% |
[11/06 17:18:17    111s] (I)      |     9 |   20700 |        0 |         0.00% |
[11/06 17:18:17    111s] (I)      |    10 |    7820 |        0 |         0.00% |
[11/06 17:18:17    111s] (I)      |    11 |    8250 |        0 |         0.00% |
[11/06 17:18:17    111s] (I)      +-------+---------+----------+---------------+
[11/06 17:18:17    111s] (I)      Finished Import and model ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2699.14 MB )
[11/06 17:18:17    111s] (I)      Reset routing kernel
[11/06 17:18:17    111s] (I)      Started Global Routing ( Curr Mem: 2699.14 MB )
[11/06 17:18:17    111s] (I)      totalPins=207  totalGlobalPin=207 (100.00%)
[11/06 17:18:17    111s] (I)      total 2D Cap : 40342 = (20700 H, 19642 V)
[11/06 17:18:17    111s] [NR-eGR] Layer group 1: route 4 net(s) in layer range [3, 4]
[11/06 17:18:17    111s] (I)      
[11/06 17:18:17    111s] (I)      ============  Phase 1a Route ============
[11/06 17:18:17    111s] (I)      Usage: 389 = (174 H, 215 V) = (0.84% H, 1.09% V) = (2.975e+02um H, 3.677e+02um V)
[11/06 17:18:17    111s] (I)      
[11/06 17:18:17    111s] (I)      ============  Phase 1b Route ============
[11/06 17:18:17    111s] (I)      Usage: 389 = (174 H, 215 V) = (0.84% H, 1.09% V) = (2.975e+02um H, 3.677e+02um V)
[11/06 17:18:17    111s] (I)      Overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 6.651900e+02um
[11/06 17:18:17    111s] (I)      
[11/06 17:18:17    111s] (I)      ============  Phase 1c Route ============
[11/06 17:18:17    111s] (I)      Usage: 389 = (174 H, 215 V) = (0.84% H, 1.09% V) = (2.975e+02um H, 3.677e+02um V)
[11/06 17:18:17    111s] (I)      
[11/06 17:18:17    111s] (I)      ============  Phase 1d Route ============
[11/06 17:18:17    111s] (I)      Usage: 389 = (174 H, 215 V) = (0.84% H, 1.09% V) = (2.975e+02um H, 3.677e+02um V)
[11/06 17:18:17    111s] (I)      
[11/06 17:18:17    111s] (I)      ============  Phase 1e Route ============
[11/06 17:18:17    111s] (I)      Usage: 389 = (174 H, 215 V) = (0.84% H, 1.09% V) = (2.975e+02um H, 3.677e+02um V)
[11/06 17:18:17    111s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 6.651900e+02um
[11/06 17:18:17    111s] (I)      
[11/06 17:18:17    111s] (I)      ============  Phase 1f Route ============
[11/06 17:18:17    111s] (I)      Usage: 389 = (174 H, 215 V) = (0.84% H, 1.09% V) = (2.975e+02um H, 3.677e+02um V)
[11/06 17:18:17    111s] (I)      
[11/06 17:18:17    111s] (I)      ============  Phase 1g Route ============
[11/06 17:18:17    111s] (I)      Usage: 389 = (175 H, 214 V) = (0.85% H, 1.09% V) = (2.992e+02um H, 3.659e+02um V)
[11/06 17:18:17    111s] (I)      #Nets         : 4
[11/06 17:18:17    111s] (I)      #Relaxed nets : 0
[11/06 17:18:17    111s] (I)      Wire length   : 389
[11/06 17:18:17    111s] (I)      
[11/06 17:18:17    111s] (I)      ============  Phase 1h Route ============
[11/06 17:18:17    111s] (I)      Usage: 389 = (175 H, 214 V) = (0.85% H, 1.09% V) = (2.992e+02um H, 3.659e+02um V)
[11/06 17:18:17    111s] (I)      
[11/06 17:18:17    111s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[11/06 17:18:17    111s] [NR-eGR]                        OverCon            
[11/06 17:18:17    111s] [NR-eGR]                         #Gcell     %Gcell
[11/06 17:18:17    111s] [NR-eGR]        Layer             (1-0)    OverCon
[11/06 17:18:17    111s] [NR-eGR] ----------------------------------------------
[11/06 17:18:17    111s] [NR-eGR]  Metal1 ( 1)         0( 0.00%)   ( 0.00%) 
[11/06 17:18:17    111s] [NR-eGR]  Metal2 ( 2)         0( 0.00%)   ( 0.00%) 
[11/06 17:18:17    111s] [NR-eGR]  Metal3 ( 3)         0( 0.00%)   ( 0.00%) 
[11/06 17:18:17    111s] [NR-eGR]  Metal4 ( 4)         0( 0.00%)   ( 0.00%) 
[11/06 17:18:17    111s] [NR-eGR]  Metal5 ( 5)         0( 0.00%)   ( 0.00%) 
[11/06 17:18:17    111s] [NR-eGR]  Metal6 ( 6)         0( 0.00%)   ( 0.00%) 
[11/06 17:18:17    111s] [NR-eGR]  Metal7 ( 7)         0( 0.00%)   ( 0.00%) 
[11/06 17:18:17    111s] [NR-eGR]  Metal8 ( 8)         0( 0.00%)   ( 0.00%) 
[11/06 17:18:17    111s] [NR-eGR]  Metal9 ( 9)         0( 0.00%)   ( 0.00%) 
[11/06 17:18:17    111s] [NR-eGR] Metal10 (10)         0( 0.00%)   ( 0.00%) 
[11/06 17:18:17    111s] [NR-eGR] Metal11 (11)         0( 0.00%)   ( 0.00%) 
[11/06 17:18:17    111s] [NR-eGR] ----------------------------------------------
[11/06 17:18:17    111s] [NR-eGR]        Total         0( 0.00%)   ( 0.00%) 
[11/06 17:18:17    111s] [NR-eGR] 
[11/06 17:18:17    111s] (I)      Finished Global Routing ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2699.14 MB )
[11/06 17:18:17    111s] (I)      total 2D Cap : 176196 = (91050 H, 85146 V)
[11/06 17:18:17    111s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[11/06 17:18:17    111s] (I)      ============= Track Assignment ============
[11/06 17:18:17    111s] (I)      Started Track Assignment (1T) ( Curr Mem: 2699.14 MB )
[11/06 17:18:17    111s] (I)      Initialize Track Assignment ( max pin layer : 11 )
[11/06 17:18:17    111s] (I)      Run Multi-thread track assignment
[11/06 17:18:17    111s] (I)      Finished Track Assignment (1T) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2699.14 MB )
[11/06 17:18:17    111s] (I)      Started Export ( Curr Mem: 2699.14 MB )
[11/06 17:18:17    111s] [NR-eGR]                  Length (um)   Vias 
[11/06 17:18:17    111s] [NR-eGR] ------------------------------------
[11/06 17:18:17    111s] [NR-eGR]  Metal1   (1H)             0   4583 
[11/06 17:18:17    111s] [NR-eGR]  Metal2   (2V)          5950   6222 
[11/06 17:18:17    111s] [NR-eGR]  Metal3   (3H)          6693    726 
[11/06 17:18:17    111s] [NR-eGR]  Metal4   (4V)          2117    282 
[11/06 17:18:17    111s] [NR-eGR]  Metal5   (5H)          1091      8 
[11/06 17:18:17    111s] [NR-eGR]  Metal6   (6V)            35      2 
[11/06 17:18:17    111s] [NR-eGR]  Metal7   (7H)             2      0 
[11/06 17:18:17    111s] [NR-eGR]  Metal8   (8V)             0      0 
[11/06 17:18:17    111s] [NR-eGR]  Metal9   (9H)             0      0 
[11/06 17:18:17    111s] [NR-eGR]  Metal10  (10V)            0      0 
[11/06 17:18:17    111s] [NR-eGR]  Metal11  (11H)            0      0 
[11/06 17:18:17    111s] [NR-eGR] ------------------------------------
[11/06 17:18:17    111s] [NR-eGR]           Total        15888  11823 
[11/06 17:18:17    111s] [NR-eGR] --------------------------------------------------------------------------
[11/06 17:18:17    111s] [NR-eGR] Total half perimeter of net bounding box: 12759um
[11/06 17:18:17    111s] [NR-eGR] Total length: 15888um, number of vias: 11823
[11/06 17:18:17    111s] [NR-eGR] --------------------------------------------------------------------------
[11/06 17:18:17    111s] [NR-eGR] Total eGR-routed clock nets wire length: 698um, number of vias: 502
[11/06 17:18:17    111s] [NR-eGR] --------------------------------------------------------------------------
[11/06 17:18:17    111s] [NR-eGR] Report for selected net(s) only.
[11/06 17:18:17    111s] [NR-eGR]                  Length (um)  Vias 
[11/06 17:18:17    111s] [NR-eGR] -----------------------------------
[11/06 17:18:17    111s] [NR-eGR]  Metal1   (1H)             0   206 
[11/06 17:18:17    111s] [NR-eGR]  Metal2   (2V)           232   228 
[11/06 17:18:17    111s] [NR-eGR]  Metal3   (3H)           304    68 
[11/06 17:18:17    111s] [NR-eGR]  Metal4   (4V)           162     0 
[11/06 17:18:17    111s] [NR-eGR]  Metal5   (5H)             0     0 
[11/06 17:18:17    111s] [NR-eGR]  Metal6   (6V)             0     0 
[11/06 17:18:17    111s] [NR-eGR]  Metal7   (7H)             0     0 
[11/06 17:18:17    111s] [NR-eGR]  Metal8   (8V)             0     0 
[11/06 17:18:17    111s] [NR-eGR]  Metal9   (9H)             0     0 
[11/06 17:18:17    111s] [NR-eGR]  Metal10  (10V)            0     0 
[11/06 17:18:17    111s] [NR-eGR]  Metal11  (11H)            0     0 
[11/06 17:18:17    111s] [NR-eGR] -----------------------------------
[11/06 17:18:17    111s] [NR-eGR]           Total          698   502 
[11/06 17:18:17    111s] [NR-eGR] --------------------------------------------------------------------------
[11/06 17:18:17    111s] [NR-eGR] Total half perimeter of net bounding box: 343um
[11/06 17:18:17    111s] [NR-eGR] Total length: 698um, number of vias: 502
[11/06 17:18:17    111s] [NR-eGR] --------------------------------------------------------------------------
[11/06 17:18:17    111s] [NR-eGR] Total routed clock nets wire length: 698um, number of vias: 502
[11/06 17:18:17    111s] [NR-eGR] --------------------------------------------------------------------------
[11/06 17:18:17    111s] (I)      Finished Export ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2699.14 MB )
[11/06 17:18:17    111s] [NR-eGR] Finished Early Global Route kernel ( CPU: 0.04 sec, Real: 0.04 sec, Curr Mem: 2699.14 MB )
[11/06 17:18:17    111s] (I)      ====================================== Runtime Summary ======================================
[11/06 17:18:17    111s] (I)       Step                                          %       Start      Finish      Real       CPU 
[11/06 17:18:17    111s] (I)      ---------------------------------------------------------------------------------------------
[11/06 17:18:17    111s] (I)       Early Global Route kernel               100.00%  243.60 sec  243.64 sec  0.04 sec  0.04 sec 
[11/06 17:18:17    111s] (I)       +-Import and model                       39.26%  243.61 sec  243.62 sec  0.01 sec  0.01 sec 
[11/06 17:18:17    111s] (I)       | +-Create place DB                       9.60%  243.61 sec  243.61 sec  0.00 sec  0.00 sec 
[11/06 17:18:17    111s] (I)       | | +-Import place data                   9.44%  243.61 sec  243.61 sec  0.00 sec  0.00 sec 
[11/06 17:18:17    111s] (I)       | | | +-Read instances and placement      3.09%  243.61 sec  243.61 sec  0.00 sec  0.00 sec 
[11/06 17:18:17    111s] (I)       | | | +-Read nets                         6.00%  243.61 sec  243.61 sec  0.00 sec  0.00 sec 
[11/06 17:18:17    111s] (I)       | +-Create route DB                      20.56%  243.61 sec  243.62 sec  0.01 sec  0.01 sec 
[11/06 17:18:17    111s] (I)       | | +-Import route data (1T)             17.67%  243.61 sec  243.62 sec  0.01 sec  0.01 sec 
[11/06 17:18:17    111s] (I)       | | | +-Read blockages ( Layer 2-11 )     2.56%  243.61 sec  243.61 sec  0.00 sec  0.00 sec 
[11/06 17:18:17    111s] (I)       | | | | +-Read routing blockages          0.01%  243.61 sec  243.61 sec  0.00 sec  0.00 sec 
[11/06 17:18:17    111s] (I)       | | | | +-Read instance blockages         0.81%  243.61 sec  243.61 sec  0.00 sec  0.00 sec 
[11/06 17:18:17    111s] (I)       | | | | +-Read PG blockages               0.20%  243.61 sec  243.61 sec  0.00 sec  0.00 sec 
[11/06 17:18:17    111s] (I)       | | | | +-Read clock blockages            0.05%  243.61 sec  243.61 sec  0.00 sec  0.00 sec 
[11/06 17:18:17    111s] (I)       | | | | +-Read other blockages            0.05%  243.61 sec  243.61 sec  0.00 sec  0.00 sec 
[11/06 17:18:17    111s] (I)       | | | | +-Read halo blockages             0.04%  243.61 sec  243.61 sec  0.00 sec  0.00 sec 
[11/06 17:18:17    111s] (I)       | | | | +-Read boundary cut boxes         0.01%  243.61 sec  243.61 sec  0.00 sec  0.00 sec 
[11/06 17:18:17    111s] (I)       | | | +-Read blackboxes                   0.04%  243.61 sec  243.61 sec  0.00 sec  0.00 sec 
[11/06 17:18:17    111s] (I)       | | | +-Read prerouted                    1.42%  243.61 sec  243.61 sec  0.00 sec  0.00 sec 
[11/06 17:18:17    111s] (I)       | | | +-Read unlegalized nets             0.20%  243.61 sec  243.61 sec  0.00 sec  0.00 sec 
[11/06 17:18:17    111s] (I)       | | | +-Read nets                         0.13%  243.61 sec  243.61 sec  0.00 sec  0.00 sec 
[11/06 17:18:17    111s] (I)       | | | +-Set up via pillars                0.02%  243.61 sec  243.61 sec  0.00 sec  0.00 sec 
[11/06 17:18:17    111s] (I)       | | | +-Initialize 3D grid graph          0.50%  243.61 sec  243.61 sec  0.00 sec  0.00 sec 
[11/06 17:18:17    111s] (I)       | | | +-Model blockage capacity           5.47%  243.61 sec  243.62 sec  0.00 sec  0.00 sec 
[11/06 17:18:17    111s] (I)       | | | | +-Initialize 3D capacity          4.85%  243.61 sec  243.62 sec  0.00 sec  0.00 sec 
[11/06 17:18:17    111s] (I)       | | | +-Move terms for access (1T)        0.18%  243.62 sec  243.62 sec  0.00 sec  0.00 sec 
[11/06 17:18:17    111s] (I)       | +-Read aux data                         0.01%  243.62 sec  243.62 sec  0.00 sec  0.00 sec 
[11/06 17:18:17    111s] (I)       | +-Others data preparation               0.08%  243.62 sec  243.62 sec  0.00 sec  0.00 sec 
[11/06 17:18:17    111s] (I)       | +-Create route kernel                   7.53%  243.62 sec  243.62 sec  0.00 sec  0.00 sec 
[11/06 17:18:17    111s] (I)       +-Global Routing                         17.94%  243.62 sec  243.63 sec  0.01 sec  0.01 sec 
[11/06 17:18:17    111s] (I)       | +-Initialization                        0.20%  243.62 sec  243.62 sec  0.00 sec  0.00 sec 
[11/06 17:18:17    111s] (I)       | +-Net group 1                          15.11%  243.62 sec  243.63 sec  0.01 sec  0.01 sec 
[11/06 17:18:17    111s] (I)       | | +-Generate topology                   3.18%  243.62 sec  243.62 sec  0.00 sec  0.00 sec 
[11/06 17:18:17    111s] (I)       | | +-Phase 1a                            1.96%  243.62 sec  243.62 sec  0.00 sec  0.00 sec 
[11/06 17:18:17    111s] (I)       | | | +-Pattern routing (1T)              1.40%  243.62 sec  243.62 sec  0.00 sec  0.00 sec 
[11/06 17:18:17    111s] (I)       | | +-Phase 1b                            0.26%  243.62 sec  243.62 sec  0.00 sec  0.00 sec 
[11/06 17:18:17    111s] (I)       | | +-Phase 1c                            0.05%  243.62 sec  243.62 sec  0.00 sec  0.00 sec 
[11/06 17:18:17    111s] (I)       | | +-Phase 1d                            0.05%  243.62 sec  243.62 sec  0.00 sec  0.00 sec 
[11/06 17:18:17    111s] (I)       | | +-Phase 1e                            0.46%  243.62 sec  243.62 sec  0.00 sec  0.00 sec 
[11/06 17:18:17    111s] (I)       | | | +-Route legalization                0.18%  243.62 sec  243.62 sec  0.00 sec  0.00 sec 
[11/06 17:18:17    111s] (I)       | | | | +-Legalize Blockage Violations    0.03%  243.62 sec  243.62 sec  0.00 sec  0.00 sec 
[11/06 17:18:17    111s] (I)       | | +-Phase 1f                            0.05%  243.62 sec  243.62 sec  0.00 sec  0.00 sec 
[11/06 17:18:17    111s] (I)       | | +-Phase 1g                            1.88%  243.62 sec  243.62 sec  0.00 sec  0.00 sec 
[11/06 17:18:17    111s] (I)       | | | +-Post Routing                      1.65%  243.62 sec  243.62 sec  0.00 sec  0.00 sec 
[11/06 17:18:17    111s] (I)       | | +-Phase 1h                            1.54%  243.62 sec  243.62 sec  0.00 sec  0.00 sec 
[11/06 17:18:17    111s] (I)       | | | +-Post Routing                      1.31%  243.62 sec  243.62 sec  0.00 sec  0.00 sec 
[11/06 17:18:17    111s] (I)       | | +-Layer assignment (1T)               2.06%  243.62 sec  243.63 sec  0.00 sec  0.00 sec 
[11/06 17:18:17    111s] (I)       +-Export 3D cong map                      2.25%  243.63 sec  243.63 sec  0.00 sec  0.00 sec 
[11/06 17:18:17    111s] (I)       | +-Export 2D cong map                    0.29%  243.63 sec  243.63 sec  0.00 sec  0.00 sec 
[11/06 17:18:17    111s] (I)       +-Extract Global 3D Wires                 0.03%  243.63 sec  243.63 sec  0.00 sec  0.00 sec 
[11/06 17:18:17    111s] (I)       +-Track Assignment (1T)                   7.94%  243.63 sec  243.63 sec  0.00 sec  0.00 sec 
[11/06 17:18:17    111s] (I)       | +-Initialization                        0.10%  243.63 sec  243.63 sec  0.00 sec  0.00 sec 
[11/06 17:18:17    111s] (I)       | +-Track Assignment Kernel               7.27%  243.63 sec  243.63 sec  0.00 sec  0.00 sec 
[11/06 17:18:17    111s] (I)       | +-Free Memory                           0.01%  243.63 sec  243.63 sec  0.00 sec  0.00 sec 
[11/06 17:18:17    111s] (I)       +-Export                                 19.30%  243.63 sec  243.64 sec  0.01 sec  0.01 sec 
[11/06 17:18:17    111s] (I)       | +-Export DB wires                       0.91%  243.63 sec  243.63 sec  0.00 sec  0.00 sec 
[11/06 17:18:17    111s] (I)       | | +-Export all nets                     0.49%  243.63 sec  243.63 sec  0.00 sec  0.00 sec 
[11/06 17:18:17    111s] (I)       | | +-Set wire vias                       0.09%  243.63 sec  243.63 sec  0.00 sec  0.00 sec 
[11/06 17:18:17    111s] (I)       | +-Report wirelength                    11.24%  243.63 sec  243.64 sec  0.00 sec  0.00 sec 
[11/06 17:18:17    111s] (I)       | +-Update net boxes                      6.42%  243.64 sec  243.64 sec  0.00 sec  0.00 sec 
[11/06 17:18:17    111s] (I)       | +-Update timing                         0.01%  243.64 sec  243.64 sec  0.00 sec  0.00 sec 
[11/06 17:18:17    111s] (I)       +-Postprocess design                      0.33%  243.64 sec  243.64 sec  0.00 sec  0.00 sec 
[11/06 17:18:17    111s] (I)      ===================== Summary by functions =====================
[11/06 17:18:17    111s] (I)       Lv  Step                                 %      Real       CPU 
[11/06 17:18:17    111s] (I)      ----------------------------------------------------------------
[11/06 17:18:17    111s] (I)        0  Early Global Route kernel      100.00%  0.04 sec  0.04 sec 
[11/06 17:18:17    111s] (I)        1  Import and model                39.26%  0.01 sec  0.01 sec 
[11/06 17:18:17    111s] (I)        1  Export                          19.30%  0.01 sec  0.01 sec 
[11/06 17:18:17    111s] (I)        1  Global Routing                  17.94%  0.01 sec  0.01 sec 
[11/06 17:18:17    111s] (I)        1  Track Assignment (1T)            7.94%  0.00 sec  0.00 sec 
[11/06 17:18:17    111s] (I)        1  Export 3D cong map               2.25%  0.00 sec  0.00 sec 
[11/06 17:18:17    111s] (I)        1  Postprocess design               0.33%  0.00 sec  0.00 sec 
[11/06 17:18:17    111s] (I)        1  Extract Global 3D Wires          0.03%  0.00 sec  0.00 sec 
[11/06 17:18:17    111s] (I)        2  Create route DB                 20.56%  0.01 sec  0.01 sec 
[11/06 17:18:17    111s] (I)        2  Net group 1                     15.11%  0.01 sec  0.01 sec 
[11/06 17:18:17    111s] (I)        2  Report wirelength               11.24%  0.00 sec  0.00 sec 
[11/06 17:18:17    111s] (I)        2  Create place DB                  9.60%  0.00 sec  0.00 sec 
[11/06 17:18:17    111s] (I)        2  Create route kernel              7.53%  0.00 sec  0.00 sec 
[11/06 17:18:17    111s] (I)        2  Track Assignment Kernel          7.27%  0.00 sec  0.00 sec 
[11/06 17:18:17    111s] (I)        2  Update net boxes                 6.42%  0.00 sec  0.00 sec 
[11/06 17:18:17    111s] (I)        2  Export DB wires                  0.91%  0.00 sec  0.00 sec 
[11/06 17:18:17    111s] (I)        2  Initialization                   0.30%  0.00 sec  0.00 sec 
[11/06 17:18:17    111s] (I)        2  Export 2D cong map               0.29%  0.00 sec  0.00 sec 
[11/06 17:18:17    111s] (I)        2  Others data preparation          0.08%  0.00 sec  0.00 sec 
[11/06 17:18:17    111s] (I)        2  Update timing                    0.01%  0.00 sec  0.00 sec 
[11/06 17:18:17    111s] (I)        2  Read aux data                    0.01%  0.00 sec  0.00 sec 
[11/06 17:18:17    111s] (I)        2  Free Memory                      0.01%  0.00 sec  0.00 sec 
[11/06 17:18:17    111s] (I)        3  Import route data (1T)          17.67%  0.01 sec  0.01 sec 
[11/06 17:18:17    111s] (I)        3  Import place data                9.44%  0.00 sec  0.00 sec 
[11/06 17:18:17    111s] (I)        3  Generate topology                3.18%  0.00 sec  0.00 sec 
[11/06 17:18:17    111s] (I)        3  Layer assignment (1T)            2.06%  0.00 sec  0.00 sec 
[11/06 17:18:17    111s] (I)        3  Phase 1a                         1.96%  0.00 sec  0.00 sec 
[11/06 17:18:17    111s] (I)        3  Phase 1g                         1.88%  0.00 sec  0.00 sec 
[11/06 17:18:17    111s] (I)        3  Phase 1h                         1.54%  0.00 sec  0.00 sec 
[11/06 17:18:17    111s] (I)        3  Export all nets                  0.49%  0.00 sec  0.00 sec 
[11/06 17:18:17    111s] (I)        3  Phase 1e                         0.46%  0.00 sec  0.00 sec 
[11/06 17:18:17    111s] (I)        3  Phase 1b                         0.26%  0.00 sec  0.00 sec 
[11/06 17:18:17    111s] (I)        3  Set wire vias                    0.09%  0.00 sec  0.00 sec 
[11/06 17:18:17    111s] (I)        3  Phase 1c                         0.05%  0.00 sec  0.00 sec 
[11/06 17:18:17    111s] (I)        3  Phase 1f                         0.05%  0.00 sec  0.00 sec 
[11/06 17:18:17    111s] (I)        3  Phase 1d                         0.05%  0.00 sec  0.00 sec 
[11/06 17:18:17    111s] (I)        4  Read nets                        6.13%  0.00 sec  0.00 sec 
[11/06 17:18:17    111s] (I)        4  Model blockage capacity          5.47%  0.00 sec  0.00 sec 
[11/06 17:18:17    111s] (I)        4  Read instances and placement     3.09%  0.00 sec  0.00 sec 
[11/06 17:18:17    111s] (I)        4  Post Routing                     2.96%  0.00 sec  0.00 sec 
[11/06 17:18:17    111s] (I)        4  Read blockages ( Layer 2-11 )    2.56%  0.00 sec  0.00 sec 
[11/06 17:18:17    111s] (I)        4  Read prerouted                   1.42%  0.00 sec  0.00 sec 
[11/06 17:18:17    111s] (I)        4  Pattern routing (1T)             1.40%  0.00 sec  0.00 sec 
[11/06 17:18:17    111s] (I)        4  Initialize 3D grid graph         0.50%  0.00 sec  0.00 sec 
[11/06 17:18:17    111s] (I)        4  Read unlegalized nets            0.20%  0.00 sec  0.00 sec 
[11/06 17:18:17    111s] (I)        4  Move terms for access (1T)       0.18%  0.00 sec  0.00 sec 
[11/06 17:18:17    111s] (I)        4  Route legalization               0.18%  0.00 sec  0.00 sec 
[11/06 17:18:17    111s] (I)        4  Read blackboxes                  0.04%  0.00 sec  0.00 sec 
[11/06 17:18:17    111s] (I)        4  Set up via pillars               0.02%  0.00 sec  0.00 sec 
[11/06 17:18:17    111s] (I)        5  Initialize 3D capacity           4.85%  0.00 sec  0.00 sec 
[11/06 17:18:17    111s] (I)        5  Read instance blockages          0.81%  0.00 sec  0.00 sec 
[11/06 17:18:17    111s] (I)        5  Read PG blockages                0.20%  0.00 sec  0.00 sec 
[11/06 17:18:17    111s] (I)        5  Read clock blockages             0.05%  0.00 sec  0.00 sec 
[11/06 17:18:17    111s] (I)        5  Read other blockages             0.05%  0.00 sec  0.00 sec 
[11/06 17:18:17    111s] (I)        5  Read halo blockages              0.04%  0.00 sec  0.00 sec 
[11/06 17:18:17    111s] (I)        5  Legalize Blockage Violations     0.03%  0.00 sec  0.00 sec 
[11/06 17:18:17    111s] (I)        5  Read routing blockages           0.01%  0.00 sec  0.00 sec 
[11/06 17:18:17    111s] (I)        5  Read boundary cut boxes          0.01%  0.00 sec  0.00 sec 
[11/06 17:18:17    111s]         Early Global Route - eGR only step done. (took cpu=0:00:00.1 real=0:00:00.1)
[11/06 17:18:17    111s]       Routing using eGR only done.
[11/06 17:18:17    111s] Net route status summary:
[11/06 17:18:17    111s]   Clock:         4 (unrouted=0, trialRouted=0, noStatus=0, routed=4, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
[11/06 17:18:17    111s]   Non-clock:  1437 (unrouted=42, trialRouted=1395, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=42, (crossesIlmBoundary AND tooFewTerms=0)])
[11/06 17:18:17    111s] 
[11/06 17:18:17    111s] CCOPT: Done with clock implementation routing.
[11/06 17:18:17    111s] 
[11/06 17:18:17    111s]       Leaving CCOpt scope - Routing Tools done. (took cpu=0:00:00.1 real=0:00:00.1)
[11/06 17:18:17    111s]     Clock implementation routing done.
[11/06 17:18:17    111s]     Leaving CCOpt scope - extractRC...
[11/06 17:18:17    111s]     Updating RC parasitics by calling: "extractRC -noRouteCheck"...
[11/06 17:18:17    111s] Extraction called for design 'mult_unsigned' of instances=1180 and nets=1441 using extraction engine 'preRoute' .
[11/06 17:18:17    111s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[11/06 17:18:17    111s] Type 'man IMPEXT-3530' for more detail.
[11/06 17:18:17    111s] PreRoute RC Extraction called for design mult_unsigned.
[11/06 17:18:17    111s] RC Extraction called in multi-corner(2) mode.
[11/06 17:18:17    111s] **WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
[11/06 17:18:17    111s] Type 'man IMPEXT-6197' for more detail.
[11/06 17:18:17    111s] RCMode: PreRoute
[11/06 17:18:17    111s]       RC Corner Indexes            0       1   
[11/06 17:18:17    111s] Capacitance Scaling Factor   : 1.00000 1.00000 
[11/06 17:18:17    111s] Resistance Scaling Factor    : 1.00000 1.00000 
[11/06 17:18:17    111s] Clock Cap. Scaling Factor    : 1.00000 1.00000 
[11/06 17:18:17    111s] Clock Res. Scaling Factor    : 1.00000 1.00000 
[11/06 17:18:17    111s] Shrink Factor                : 1.00000
[11/06 17:18:17    111s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[11/06 17:18:17    111s] 
[11/06 17:18:17    111s] Trim Metal Layers:
[11/06 17:18:17    111s] LayerId::1 widthSet size::1
[11/06 17:18:17    111s] LayerId::2 widthSet size::1
[11/06 17:18:17    111s] LayerId::3 widthSet size::1
[11/06 17:18:17    111s] LayerId::4 widthSet size::1
[11/06 17:18:17    111s] LayerId::5 widthSet size::1
[11/06 17:18:17    111s] LayerId::6 widthSet size::1
[11/06 17:18:17    111s] LayerId::7 widthSet size::1
[11/06 17:18:17    111s] LayerId::8 widthSet size::1
[11/06 17:18:17    111s] LayerId::9 widthSet size::1
[11/06 17:18:17    111s] LayerId::10 widthSet size::1
[11/06 17:18:17    111s] LayerId::11 widthSet size::1
[11/06 17:18:17    111s] Updating RC grid for preRoute extraction ...
[11/06 17:18:17    111s] eee: pegSigSF::1.070000
[11/06 17:18:17    111s] Initializing multi-corner resistance tables ...
[11/06 17:18:17    111s] eee: l::1 avDens::0.109233 usedTrk::245.773654 availTrk::2250.000000 sigTrk::245.773654
[11/06 17:18:17    111s] eee: l::2 avDens::0.173971 usedTrk::371.863976 availTrk::2137.500000 sigTrk::371.863976
[11/06 17:18:17    111s] eee: l::3 avDens::0.176258 usedTrk::396.580528 availTrk::2250.000000 sigTrk::396.580528
[11/06 17:18:17    111s] eee: l::4 avDens::0.067394 usedTrk::126.767603 availTrk::1881.000000 sigTrk::126.767603
[11/06 17:18:17    111s] eee: l::5 avDens::0.050631 usedTrk::63.795381 availTrk::1260.000000 sigTrk::63.795381
[11/06 17:18:17    111s] eee: l::6 avDens::0.002959 usedTrk::2.023684 availTrk::684.000000 sigTrk::2.023684
[11/06 17:18:17    111s] eee: l::7 avDens::0.000780 usedTrk::0.140351 availTrk::180.000000 sigTrk::0.140351
[11/06 17:18:17    111s] eee: l::8 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[11/06 17:18:17    111s] eee: l::9 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[11/06 17:18:17    111s] eee: l::10 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[11/06 17:18:17    111s] eee: l::11 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[11/06 17:18:17    111s] {RT rc_best 0 11 11 {8 0} {10 0} 2}
[11/06 17:18:17    111s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.215576 uaWl=1.000000 uaWlH=0.202956 aWlH=0.000000 lMod=0 pMax=0.815500 pMod=83 wcR=0.772700 newSi=0.001600 wHLS=1.931750 siPrev=0 viaL=0.000000 crit=0.000000 shortMod=0.000000 fMod=0.000000 
[11/06 17:18:17    111s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 2699.145M)
[11/06 17:18:17    111s]     Updating RC parasitics by calling: "extractRC -noRouteCheck" done.
[11/06 17:18:17    111s]     Leaving CCOpt scope - extractRC done. (took cpu=0:00:00.0 real=0:00:00.0)
[11/06 17:18:17    111s]     Leaving CCOpt scope - Initializing placement interface...
[11/06 17:18:17    111s] OPERPROF: Starting DPlace-Init at level 1, MEM:2699.1M, EPOCH TIME: 1762467497.811053
[11/06 17:18:17    111s] Processing tracks to init pin-track alignment.
[11/06 17:18:17    111s] z: 2, totalTracks: 1
[11/06 17:18:17    111s] z: 4, totalTracks: 1
[11/06 17:18:17    111s] z: 6, totalTracks: 1
[11/06 17:18:17    111s] z: 8, totalTracks: 1
[11/06 17:18:17    111s] #spOpts: mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[11/06 17:18:17    111s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2699.1M, EPOCH TIME: 1762467497.815335
[11/06 17:18:17    111s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/06 17:18:17    111s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/06 17:18:17    111s] 
[11/06 17:18:17    111s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[11/06 17:18:17    111s] OPERPROF:     Starting CMU at level 3, MEM:2699.1M, EPOCH TIME: 1762467497.841453
[11/06 17:18:17    111s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:2699.1M, EPOCH TIME: 1762467497.841825
[11/06 17:18:17    111s] 
[11/06 17:18:17    111s] Bad Lib Cell Checking (CMU) is done! (0)
[11/06 17:18:17    111s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.027, REAL:0.027, MEM:2699.1M, EPOCH TIME: 1762467497.842063
[11/06 17:18:17    111s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2699.1M, EPOCH TIME: 1762467497.842105
[11/06 17:18:17    111s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2699.1M, EPOCH TIME: 1762467497.842387
[11/06 17:18:17    111s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2699.1MB).
[11/06 17:18:17    111s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.032, REAL:0.032, MEM:2699.1M, EPOCH TIME: 1762467497.842661
[11/06 17:18:17    111s]     Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
[11/06 17:18:17    111s]     Legalizer reserving space for clock trees
[11/06 17:18:17    111s]     Calling post conditioning for eGRPC...
[11/06 17:18:17    111s]       eGRPC...
[11/06 17:18:17    111s]         eGRPC active optimizations:
[11/06 17:18:17    111s]          - Move Down
[11/06 17:18:17    111s]          - Downsizing before DRV sizing
[11/06 17:18:17    111s]          - DRV fixing with sizing
[11/06 17:18:17    111s]          - Move to fanout
[11/06 17:18:17    111s]          - Cloning
[11/06 17:18:17    111s]         
[11/06 17:18:17    111s]         Currently running CTS, using active skew data
[11/06 17:18:17    111s]         Reset bufferability constraints...
[11/06 17:18:17    111s]         Resetting previous bufferability status on all nets so that eGRPC will attempt to fix all clock tree violations.
[11/06 17:18:17    111s]         Clock tree timing engine global stage delay update for max_delay:setup.late...
[11/06 17:18:17    111s] End AAE Lib Interpolated Model. (MEM=2699.14 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/06 17:18:17    111s]         Clock tree timing engine global stage delay update for max_delay:setup.late done. (took cpu=0:00:00.0 real=0:00:00.0)
[11/06 17:18:17    111s]         Reset bufferability constraints done. (took cpu=0:00:00.0 real=0:00:00.0)
[11/06 17:18:17    111s]         Clock DAG stats eGRPC initial state:
[11/06 17:18:17    111s]           cell counts      : b=3, i=0, icg=0, dcg=0, l=0, total=3
[11/06 17:18:17    111s]           sink counts      : regular=200, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=200
[11/06 17:18:17    111s]           misc counts      : r=1, pp=0
[11/06 17:18:17    111s]           cell areas       : b=6.498um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=6.498um^2
[11/06 17:18:17    111s]           cell capacitance : b=0.001pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.001pF
[11/06 17:18:17    111s]           sink capacitance : total=0.042pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[11/06 17:18:17    111s]           wire capacitance : top=0.000pF, trunk=0.007pF, leaf=0.060pF, total=0.068pF
[11/06 17:18:17    111s]           wire lengths     : top=0.000um, trunk=72.130um, leaf=625.975um, total=698.105um
[11/06 17:18:17    111s]           hp wire lengths  : top=0.000um, trunk=0.000um, leaf=271.530um, total=271.530um
[11/06 17:18:17    111s]         Clock DAG net violations eGRPC initial state: none
[11/06 17:18:17    111s]         Clock DAG primary half-corner transition distribution eGRPC initial state:
[11/06 17:18:17    111s]           Trunk : target=0.280ns count=1 avg=0.034ns sd=0.000ns min=0.034ns max=0.034ns {1 <= 0.168ns, 0 <= 0.224ns, 0 <= 0.252ns, 0 <= 0.266ns, 0 <= 0.280ns}
[11/06 17:18:17    111s]           Leaf  : target=0.280ns count=3 avg=0.266ns sd=0.009ns min=0.256ns max=0.273ns {0 <= 0.168ns, 0 <= 0.224ns, 0 <= 0.252ns, 1 <= 0.266ns, 2 <= 0.280ns}
[11/06 17:18:17    111s]         Clock DAG library cell distribution eGRPC initial state {count}:
[11/06 17:18:17    111s]            Bufs: CLKBUFX4: 1 CLKBUFX3: 2 
[11/06 17:18:17    111s]         Clock DAG hash eGRPC initial state: 16722180415209538806 14876756088528279495
[11/06 17:18:17    111s]         CTS services accumulated run-time stats eGRPC initial state:
[11/06 17:18:17    111s]           delay calculator: calls=6734, total_wall_time=0.206s, mean_wall_time=0.031ms
[11/06 17:18:17    111s]           legalizer: calls=252, total_wall_time=0.006s, mean_wall_time=0.025ms
[11/06 17:18:17    111s]           steiner router: calls=6723, total_wall_time=0.165s, mean_wall_time=0.025ms
[11/06 17:18:17    111s]         Primary reporting skew groups eGRPC initial state:
[11/06 17:18:17    111s]           skew_group clk/constraints: insertion delay [min=0.192, max=0.195, avg=0.194, sd=0.001], skew [0.002 vs 0.265], 100% {0.192, 0.195} (wid=0.002 ws=0.001) (gid=0.194 gs=0.002)
[11/06 17:18:17    111s]               min path sink: M_reg_0__9_/CK
[11/06 17:18:17    111s]               max path sink: M_reg_0__36_/CK
[11/06 17:18:17    111s]         Skew group summary eGRPC initial state:
[11/06 17:18:17    111s]           skew_group clk/constraints: insertion delay [min=0.192, max=0.195, avg=0.194, sd=0.001], skew [0.002 vs 0.265], 100% {0.192, 0.195} (wid=0.002 ws=0.001) (gid=0.194 gs=0.002)
[11/06 17:18:17    111s]         eGRPC Moving buffers...
[11/06 17:18:17    111s]           Clock DAG hash before 'eGRPC Moving buffers': 16722180415209538806 14876756088528279495
[11/06 17:18:17    111s]           CTS services accumulated run-time stats before 'eGRPC Moving buffers':
[11/06 17:18:17    111s]             delay calculator: calls=6734, total_wall_time=0.206s, mean_wall_time=0.031ms
[11/06 17:18:17    111s]             legalizer: calls=252, total_wall_time=0.006s, mean_wall_time=0.025ms
[11/06 17:18:17    111s]             steiner router: calls=6723, total_wall_time=0.165s, mean_wall_time=0.025ms
[11/06 17:18:17    111s]           Violation analysis...
[11/06 17:18:17    111s]           Violation analysis done. (took cpu=0:00:00.0 real=0:00:00.0)
[11/06 17:18:17    111s]           Clock DAG stats after 'eGRPC Moving buffers':
[11/06 17:18:17    111s]             cell counts      : b=3, i=0, icg=0, dcg=0, l=0, total=3
[11/06 17:18:17    111s]             sink counts      : regular=200, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=200
[11/06 17:18:17    111s]             misc counts      : r=1, pp=0
[11/06 17:18:17    111s]             cell areas       : b=6.498um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=6.498um^2
[11/06 17:18:17    111s]             cell capacitance : b=0.001pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.001pF
[11/06 17:18:17    111s]             sink capacitance : total=0.042pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[11/06 17:18:17    111s]             wire capacitance : top=0.000pF, trunk=0.007pF, leaf=0.060pF, total=0.068pF
[11/06 17:18:17    111s]             wire lengths     : top=0.000um, trunk=72.130um, leaf=625.975um, total=698.105um
[11/06 17:18:17    111s]             hp wire lengths  : top=0.000um, trunk=0.000um, leaf=271.530um, total=271.530um
[11/06 17:18:17    111s]           Clock DAG net violations after 'eGRPC Moving buffers': none
[11/06 17:18:17    111s]           Clock DAG primary half-corner transition distribution after 'eGRPC Moving buffers':
[11/06 17:18:17    111s]             Trunk : target=0.280ns count=1 avg=0.034ns sd=0.000ns min=0.034ns max=0.034ns {1 <= 0.168ns, 0 <= 0.224ns, 0 <= 0.252ns, 0 <= 0.266ns, 0 <= 0.280ns}
[11/06 17:18:17    111s]             Leaf  : target=0.280ns count=3 avg=0.266ns sd=0.009ns min=0.256ns max=0.273ns {0 <= 0.168ns, 0 <= 0.224ns, 0 <= 0.252ns, 1 <= 0.266ns, 2 <= 0.280ns}
[11/06 17:18:17    111s]           Clock DAG library cell distribution after 'eGRPC Moving buffers' {count}:
[11/06 17:18:17    111s]              Bufs: CLKBUFX4: 1 CLKBUFX3: 2 
[11/06 17:18:17    111s]           Clock DAG hash after 'eGRPC Moving buffers': 16722180415209538806 14876756088528279495
[11/06 17:18:17    111s]           CTS services accumulated run-time stats after 'eGRPC Moving buffers':
[11/06 17:18:17    111s]             delay calculator: calls=6734, total_wall_time=0.206s, mean_wall_time=0.031ms
[11/06 17:18:17    111s]             legalizer: calls=252, total_wall_time=0.006s, mean_wall_time=0.025ms
[11/06 17:18:17    111s]             steiner router: calls=6723, total_wall_time=0.165s, mean_wall_time=0.025ms
[11/06 17:18:17    111s]           Primary reporting skew groups after 'eGRPC Moving buffers':
[11/06 17:18:17    111s]             skew_group clk/constraints: insertion delay [min=0.192, max=0.195], skew [0.002 vs 0.265]
[11/06 17:18:17    111s]                 min path sink: M_reg_0__9_/CK
[11/06 17:18:17    111s]                 max path sink: M_reg_0__36_/CK
[11/06 17:18:17    111s]           Skew group summary after 'eGRPC Moving buffers':
[11/06 17:18:17    111s]             skew_group clk/constraints: insertion delay [min=0.192, max=0.195], skew [0.002 vs 0.265]
[11/06 17:18:17    111s]           Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[11/06 17:18:17    111s]         eGRPC Moving buffers done. (took cpu=0:00:00.0 real=0:00:00.0)
[11/06 17:18:17    111s]         eGRPC Initial Pass of Downsizing Clock Tree cells...
[11/06 17:18:17    111s]           Clock DAG hash before 'eGRPC Initial Pass of Downsizing Clock Tree cells': 16722180415209538806 14876756088528279495
[11/06 17:18:17    111s]           CTS services accumulated run-time stats before 'eGRPC Initial Pass of Downsizing Clock Tree cells':
[11/06 17:18:17    111s]             delay calculator: calls=6734, total_wall_time=0.206s, mean_wall_time=0.031ms
[11/06 17:18:17    111s]             legalizer: calls=252, total_wall_time=0.006s, mean_wall_time=0.025ms
[11/06 17:18:17    111s]             steiner router: calls=6723, total_wall_time=0.165s, mean_wall_time=0.025ms
[11/06 17:18:17    111s]           Artificially removing long paths...
[11/06 17:18:17    111s]             Clock DAG hash before 'Artificially removing long paths': 16722180415209538806 14876756088528279495
[11/06 17:18:17    111s]             CTS services accumulated run-time stats before 'Artificially removing long paths':
[11/06 17:18:17    111s]               delay calculator: calls=6734, total_wall_time=0.206s, mean_wall_time=0.031ms
[11/06 17:18:17    111s]               legalizer: calls=252, total_wall_time=0.006s, mean_wall_time=0.025ms
[11/06 17:18:17    111s]               steiner router: calls=6723, total_wall_time=0.165s, mean_wall_time=0.025ms
[11/06 17:18:17    111s]             Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[11/06 17:18:17    111s]           Artificially removing long paths done. (took cpu=0:00:00.0 real=0:00:00.0)
[11/06 17:18:17    111s]           Modifying slew-target multiplier from 1 to 0.9
[11/06 17:18:17    111s]           Downsizing prefiltering...
[11/06 17:18:17    111s]           Downsizing prefiltering done.
[11/06 17:18:17    111s]           Downsizing: ...20% ...40% ...60% ...80% ...100% 
[11/06 17:18:17    111s]           DoDownSizing Summary : numSized = 0, numUnchanged = 0, numSkippedDueToOther = 0, numSkippedDueToCloseToSlewTarget = 3, numSkippedDueToCloseToSkewTarget = 1
[11/06 17:18:17    111s]           CCOpt-eGRPC Downsizing: considered: 0, tested: 0, violation detected: 0, violation ignored (due to small violation): 0, cannot run: 0, attempted: 0, unsuccessful: 0, sized: 0
[11/06 17:18:17    111s]           Reverting slew-target multiplier from 0.9 to 1
[11/06 17:18:17    111s]           Clock DAG stats after 'eGRPC Initial Pass of Downsizing Clock Tree cells':
[11/06 17:18:17    111s]             cell counts      : b=3, i=0, icg=0, dcg=0, l=0, total=3
[11/06 17:18:17    111s]             sink counts      : regular=200, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=200
[11/06 17:18:17    111s]             misc counts      : r=1, pp=0
[11/06 17:18:17    111s]             cell areas       : b=6.498um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=6.498um^2
[11/06 17:18:17    111s]             cell capacitance : b=0.001pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.001pF
[11/06 17:18:17    111s]             sink capacitance : total=0.042pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[11/06 17:18:17    111s]             wire capacitance : top=0.000pF, trunk=0.007pF, leaf=0.060pF, total=0.068pF
[11/06 17:18:17    111s]             wire lengths     : top=0.000um, trunk=72.130um, leaf=625.975um, total=698.105um
[11/06 17:18:17    111s]             hp wire lengths  : top=0.000um, trunk=0.000um, leaf=271.530um, total=271.530um
[11/06 17:18:17    111s]           Clock DAG net violations after 'eGRPC Initial Pass of Downsizing Clock Tree cells': none
[11/06 17:18:17    111s]           Clock DAG primary half-corner transition distribution after 'eGRPC Initial Pass of Downsizing Clock Tree cells':
[11/06 17:18:17    111s]             Trunk : target=0.280ns count=1 avg=0.034ns sd=0.000ns min=0.034ns max=0.034ns {1 <= 0.168ns, 0 <= 0.224ns, 0 <= 0.252ns, 0 <= 0.266ns, 0 <= 0.280ns}
[11/06 17:18:17    111s]             Leaf  : target=0.280ns count=3 avg=0.266ns sd=0.009ns min=0.256ns max=0.273ns {0 <= 0.168ns, 0 <= 0.224ns, 0 <= 0.252ns, 1 <= 0.266ns, 2 <= 0.280ns}
[11/06 17:18:17    111s]           Clock DAG library cell distribution after 'eGRPC Initial Pass of Downsizing Clock Tree cells' {count}:
[11/06 17:18:17    111s]              Bufs: CLKBUFX4: 1 CLKBUFX3: 2 
[11/06 17:18:17    111s]           Clock DAG hash after 'eGRPC Initial Pass of Downsizing Clock Tree cells': 16722180415209538806 14876756088528279495
[11/06 17:18:17    111s]           CTS services accumulated run-time stats after 'eGRPC Initial Pass of Downsizing Clock Tree cells':
[11/06 17:18:17    111s]             delay calculator: calls=6734, total_wall_time=0.206s, mean_wall_time=0.031ms
[11/06 17:18:17    111s]             legalizer: calls=252, total_wall_time=0.006s, mean_wall_time=0.025ms
[11/06 17:18:17    111s]             steiner router: calls=6723, total_wall_time=0.165s, mean_wall_time=0.025ms
[11/06 17:18:17    111s]           Primary reporting skew groups after 'eGRPC Initial Pass of Downsizing Clock Tree cells':
[11/06 17:18:17    111s]             skew_group clk/constraints: insertion delay [min=0.192, max=0.195], skew [0.002 vs 0.265]
[11/06 17:18:17    111s]                 min path sink: M_reg_0__9_/CK
[11/06 17:18:17    111s]                 max path sink: M_reg_0__36_/CK
[11/06 17:18:17    111s]           Skew group summary after 'eGRPC Initial Pass of Downsizing Clock Tree cells':
[11/06 17:18:17    111s]             skew_group clk/constraints: insertion delay [min=0.192, max=0.195], skew [0.002 vs 0.265]
[11/06 17:18:17    111s]           Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[11/06 17:18:17    111s]         eGRPC Initial Pass of Downsizing Clock Tree cells done. (took cpu=0:00:00.0 real=0:00:00.0)
[11/06 17:18:17    111s]         eGRPC Fixing DRVs...
[11/06 17:18:17    111s]           Clock DAG hash before 'eGRPC Fixing DRVs': 16722180415209538806 14876756088528279495
[11/06 17:18:17    111s]           CTS services accumulated run-time stats before 'eGRPC Fixing DRVs':
[11/06 17:18:17    111s]             delay calculator: calls=6734, total_wall_time=0.206s, mean_wall_time=0.031ms
[11/06 17:18:17    111s]             legalizer: calls=252, total_wall_time=0.006s, mean_wall_time=0.025ms
[11/06 17:18:17    111s]             steiner router: calls=6723, total_wall_time=0.165s, mean_wall_time=0.025ms
[11/06 17:18:17    111s]           Fixing clock tree DRVs: ...20% ...40% ...60% ...80% ...100% 
[11/06 17:18:17    111s]           CCOpt-eGRPC: considered: 4, tested: 4, violation detected: 0, violation ignored (due to small violation): 0, cannot run: 0, attempted: 0, unsuccessful: 0, sized: 0
[11/06 17:18:17    111s]           
[11/06 17:18:17    111s]           Statistics: Fix DRVs (cell sizing):
[11/06 17:18:17    111s]           ===================================
[11/06 17:18:17    111s]           
[11/06 17:18:17    111s]           Cell changes by Net Type:
[11/06 17:18:17    111s]           
[11/06 17:18:17    111s]           -------------------------------------------------------------------------------------------------
[11/06 17:18:17    111s]           Net Type    Attempted    Upsized     Downsized    Swapped Same Size    Total Changed    Not Sized
[11/06 17:18:17    111s]           -------------------------------------------------------------------------------------------------
[11/06 17:18:17    111s]           top                0            0           0            0                    0                0
[11/06 17:18:17    111s]           trunk              0            0           0            0                    0                0
[11/06 17:18:17    111s]           leaf               0            0           0            0                    0                0
[11/06 17:18:17    111s]           -------------------------------------------------------------------------------------------------
[11/06 17:18:17    111s]           Total              0            0           0            0                    0                0
[11/06 17:18:17    111s]           -------------------------------------------------------------------------------------------------
[11/06 17:18:17    111s]           
[11/06 17:18:17    111s]           Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 0, Area change: 0.000um^2 (0.000%)
[11/06 17:18:17    111s]           Max. move: 0.000um, Min. move: 0.000um, Avg. move: N/A
[11/06 17:18:17    111s]           
[11/06 17:18:17    111s]           Clock DAG stats after 'eGRPC Fixing DRVs':
[11/06 17:18:17    111s]             cell counts      : b=3, i=0, icg=0, dcg=0, l=0, total=3
[11/06 17:18:17    111s]             sink counts      : regular=200, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=200
[11/06 17:18:17    111s]             misc counts      : r=1, pp=0
[11/06 17:18:17    111s]             cell areas       : b=6.498um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=6.498um^2
[11/06 17:18:17    111s]             cell capacitance : b=0.001pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.001pF
[11/06 17:18:17    111s]             sink capacitance : total=0.042pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[11/06 17:18:17    111s]             wire capacitance : top=0.000pF, trunk=0.007pF, leaf=0.060pF, total=0.068pF
[11/06 17:18:17    111s]             wire lengths     : top=0.000um, trunk=72.130um, leaf=625.975um, total=698.105um
[11/06 17:18:17    111s]             hp wire lengths  : top=0.000um, trunk=0.000um, leaf=271.530um, total=271.530um
[11/06 17:18:17    111s]           Clock DAG net violations after 'eGRPC Fixing DRVs': none
[11/06 17:18:17    111s]           Clock DAG primary half-corner transition distribution after 'eGRPC Fixing DRVs':
[11/06 17:18:17    111s]             Trunk : target=0.280ns count=1 avg=0.034ns sd=0.000ns min=0.034ns max=0.034ns {1 <= 0.168ns, 0 <= 0.224ns, 0 <= 0.252ns, 0 <= 0.266ns, 0 <= 0.280ns}
[11/06 17:18:17    111s]             Leaf  : target=0.280ns count=3 avg=0.266ns sd=0.009ns min=0.256ns max=0.273ns {0 <= 0.168ns, 0 <= 0.224ns, 0 <= 0.252ns, 1 <= 0.266ns, 2 <= 0.280ns}
[11/06 17:18:17    111s]           Clock DAG library cell distribution after 'eGRPC Fixing DRVs' {count}:
[11/06 17:18:17    111s]              Bufs: CLKBUFX4: 1 CLKBUFX3: 2 
[11/06 17:18:17    111s]           Clock DAG hash after 'eGRPC Fixing DRVs': 16722180415209538806 14876756088528279495
[11/06 17:18:17    111s]           CTS services accumulated run-time stats after 'eGRPC Fixing DRVs':
[11/06 17:18:17    111s]             delay calculator: calls=6734, total_wall_time=0.206s, mean_wall_time=0.031ms
[11/06 17:18:17    111s]             legalizer: calls=252, total_wall_time=0.006s, mean_wall_time=0.025ms
[11/06 17:18:17    111s]             steiner router: calls=6723, total_wall_time=0.165s, mean_wall_time=0.025ms
[11/06 17:18:17    111s]           Primary reporting skew groups after 'eGRPC Fixing DRVs':
[11/06 17:18:17    111s]             skew_group clk/constraints: insertion delay [min=0.192, max=0.195], skew [0.002 vs 0.265]
[11/06 17:18:17    111s]                 min path sink: M_reg_0__9_/CK
[11/06 17:18:17    111s]                 max path sink: M_reg_0__36_/CK
[11/06 17:18:17    111s]           Skew group summary after 'eGRPC Fixing DRVs':
[11/06 17:18:17    111s]             skew_group clk/constraints: insertion delay [min=0.192, max=0.195], skew [0.002 vs 0.265]
[11/06 17:18:17    111s]           Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[11/06 17:18:17    111s]         eGRPC Fixing DRVs done. (took cpu=0:00:00.0 real=0:00:00.0)
[11/06 17:18:17    111s]         
[11/06 17:18:17    111s]         Slew Diagnostics: After DRV fixing
[11/06 17:18:17    111s]         ==================================
[11/06 17:18:17    111s]         
[11/06 17:18:17    111s]         Global Causes:
[11/06 17:18:17    111s]         
[11/06 17:18:17    111s]         -------------------------------------
[11/06 17:18:17    111s]         Cause
[11/06 17:18:17    111s]         -------------------------------------
[11/06 17:18:17    111s]         DRV fixing with buffering is disabled
[11/06 17:18:17    111s]         -------------------------------------
[11/06 17:18:17    111s]         
[11/06 17:18:17    111s]         Top 5 overslews:
[11/06 17:18:17    111s]         
[11/06 17:18:17    111s]         ---------------------------------
[11/06 17:18:17    111s]         Overslew    Causes    Driving Pin
[11/06 17:18:17    111s]         ---------------------------------
[11/06 17:18:17    111s]           (empty table)
[11/06 17:18:17    111s]         ---------------------------------
[11/06 17:18:17    111s]         
[11/06 17:18:17    111s]         Slew diagnostics counts from the 0 nodes with slew violations (the 0 nodes with only other violation types are excluded):
[11/06 17:18:17    111s]         
[11/06 17:18:17    111s]         -------------------
[11/06 17:18:17    111s]         Cause    Occurences
[11/06 17:18:17    111s]         -------------------
[11/06 17:18:17    111s]           (empty table)
[11/06 17:18:17    111s]         -------------------
[11/06 17:18:17    111s]         
[11/06 17:18:17    111s]         Violation diagnostics counts from the 0 nodes that have violations:
[11/06 17:18:17    111s]         
[11/06 17:18:17    111s]         -------------------
[11/06 17:18:17    111s]         Cause    Occurences
[11/06 17:18:17    111s]         -------------------
[11/06 17:18:17    111s]           (empty table)
[11/06 17:18:17    111s]         -------------------
[11/06 17:18:17    111s]         
[11/06 17:18:17    111s]         Reconnecting optimized routes...
[11/06 17:18:17    111s]         Reset timing graph...
[11/06 17:18:17    111s] Ignoring AAE DB Resetting ...
[11/06 17:18:17    111s]         Reset timing graph done.
[11/06 17:18:17    111s]         Reconnecting optimized routes done. (took cpu=0:00:00.0 real=0:00:00.0)
[11/06 17:18:17    111s]         Violation analysis...
[11/06 17:18:17    111s]         Violation analysis done. (took cpu=0:00:00.0 real=0:00:00.0)
[11/06 17:18:17    111s]         Clock instances to consider for cloning: 0
[11/06 17:18:17    111s]         Reset timing graph...
[11/06 17:18:17    111s] Ignoring AAE DB Resetting ...
[11/06 17:18:17    111s]         Reset timing graph done.
[11/06 17:18:17    111s]         Set dirty flag on 0 instances, 0 nets
[11/06 17:18:17    111s]         Clock DAG stats before routing clock trees:
[11/06 17:18:17    111s]           cell counts      : b=3, i=0, icg=0, dcg=0, l=0, total=3
[11/06 17:18:17    111s]           sink counts      : regular=200, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=200
[11/06 17:18:17    111s]           misc counts      : r=1, pp=0
[11/06 17:18:17    111s]           cell areas       : b=6.498um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=6.498um^2
[11/06 17:18:17    111s]           cell capacitance : b=0.001pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.001pF
[11/06 17:18:17    111s]           sink capacitance : total=0.042pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[11/06 17:18:17    111s]           wire capacitance : top=0.000pF, trunk=0.007pF, leaf=0.060pF, total=0.068pF
[11/06 17:18:17    111s]           wire lengths     : top=0.000um, trunk=72.130um, leaf=625.975um, total=698.105um
[11/06 17:18:17    111s]           hp wire lengths  : top=0.000um, trunk=0.000um, leaf=271.530um, total=271.530um
[11/06 17:18:17    111s]         Clock DAG net violations before routing clock trees: none
[11/06 17:18:17    111s]         Clock DAG primary half-corner transition distribution before routing clock trees:
[11/06 17:18:17    111s]           Trunk : target=0.280ns count=1 avg=0.034ns sd=0.000ns min=0.034ns max=0.034ns {1 <= 0.168ns, 0 <= 0.224ns, 0 <= 0.252ns, 0 <= 0.266ns, 0 <= 0.280ns}
[11/06 17:18:17    111s]           Leaf  : target=0.280ns count=3 avg=0.266ns sd=0.009ns min=0.256ns max=0.273ns {0 <= 0.168ns, 0 <= 0.224ns, 0 <= 0.252ns, 1 <= 0.266ns, 2 <= 0.280ns}
[11/06 17:18:17    111s]         Clock DAG library cell distribution before routing clock trees {count}:
[11/06 17:18:17    111s]            Bufs: CLKBUFX4: 1 CLKBUFX3: 2 
[11/06 17:18:17    111s]         Clock DAG hash before routing clock trees: 16722180415209538806 14876756088528279495
[11/06 17:18:17    111s]         CTS services accumulated run-time stats before routing clock trees:
[11/06 17:18:17    111s]           delay calculator: calls=6734, total_wall_time=0.206s, mean_wall_time=0.031ms
[11/06 17:18:17    111s]           legalizer: calls=252, total_wall_time=0.006s, mean_wall_time=0.025ms
[11/06 17:18:17    111s]           steiner router: calls=6723, total_wall_time=0.165s, mean_wall_time=0.025ms
[11/06 17:18:17    111s]         Primary reporting skew groups before routing clock trees:
[11/06 17:18:17    111s]           skew_group clk/constraints: insertion delay [min=0.192, max=0.195, avg=0.194, sd=0.001], skew [0.002 vs 0.265], 100% {0.192, 0.195} (wid=0.002 ws=0.001) (gid=0.194 gs=0.002)
[11/06 17:18:17    111s]               min path sink: M_reg_0__9_/CK
[11/06 17:18:17    111s]               max path sink: M_reg_0__36_/CK
[11/06 17:18:17    111s]         Skew group summary before routing clock trees:
[11/06 17:18:17    111s]           skew_group clk/constraints: insertion delay [min=0.192, max=0.195, avg=0.194, sd=0.001], skew [0.002 vs 0.265], 100% {0.192, 0.195} (wid=0.002 ws=0.001) (gid=0.194 gs=0.002)
[11/06 17:18:17    111s]       eGRPC done.
[11/06 17:18:17    111s]     Calling post conditioning for eGRPC done.
[11/06 17:18:17    111s]   eGR Post Conditioning loop iteration 0 done.
[11/06 17:18:17    111s]   Refine place not called during Post Conditioning. Calling it now the eGR->PC Loop is complete.
[11/06 17:18:17    111s]   Leaving CCOpt scope - Cleaning up placement interface...
[11/06 17:18:17    111s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:2737.3M, EPOCH TIME: 1762467497.887310
[11/06 17:18:17    111s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/06 17:18:17    111s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/06 17:18:17    111s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/06 17:18:17    111s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/06 17:18:17    111s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.004, REAL:0.004, MEM:2699.3M, EPOCH TIME: 1762467497.891314
[11/06 17:18:17    111s]   Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
[11/06 17:18:17    111s]   Leaving CCOpt scope - ClockRefiner...
[11/06 17:18:17    111s]   Assigned high priority to 0 instances.
[11/06 17:18:17    111s]   Soft fixed 3 clock instances.
[11/06 17:18:17    111s]   Performing Single Pass Refine Place.
[11/06 17:18:17    111s]   Refine Place Checks - Clock Cells : full DRC checks enabled, Clock Sinks : full DRC checks enabled, Datapath : full DRC checks enabled
[11/06 17:18:17    111s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:2699.3M, EPOCH TIME: 1762467497.902912
[11/06 17:18:17    111s] OPERPROF:   Starting DPlace-Init at level 2, MEM:2699.3M, EPOCH TIME: 1762467497.902983
[11/06 17:18:17    111s] Processing tracks to init pin-track alignment.
[11/06 17:18:17    111s] z: 2, totalTracks: 1
[11/06 17:18:17    111s] z: 4, totalTracks: 1
[11/06 17:18:17    111s] z: 6, totalTracks: 1
[11/06 17:18:17    111s] z: 8, totalTracks: 1
[11/06 17:18:17    111s] #spOpts: mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[11/06 17:18:17    111s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:2699.3M, EPOCH TIME: 1762467497.906096
[11/06 17:18:17    111s] Info: 3 insts are soft-fixed.
[11/06 17:18:17    111s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/06 17:18:17    111s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/06 17:18:17    111s] 
[11/06 17:18:17    111s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[11/06 17:18:17    111s] OPERPROF:       Starting CMU at level 4, MEM:2699.3M, EPOCH TIME: 1762467497.931616
[11/06 17:18:17    111s] OPERPROF:       Finished CMU at level 4, CPU:0.000, REAL:0.000, MEM:2699.3M, EPOCH TIME: 1762467497.931966
[11/06 17:18:17    111s] 
[11/06 17:18:17    111s] Bad Lib Cell Checking (CMU) is done! (0)
[11/06 17:18:17    111s] Info: 3 insts are soft-fixed.
[11/06 17:18:17    111s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.026, REAL:0.026, MEM:2699.3M, EPOCH TIME: 1762467497.932222
[11/06 17:18:17    111s] OPERPROF:     Starting PlacementInitSBTree at level 3, MEM:2699.3M, EPOCH TIME: 1762467497.932259
[11/06 17:18:17    111s] OPERPROF:     Finished PlacementInitSBTree at level 3, CPU:0.000, REAL:0.000, MEM:2699.3M, EPOCH TIME: 1762467497.932565
[11/06 17:18:17    111s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2699.3MB).
[11/06 17:18:17    111s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.030, REAL:0.030, MEM:2699.3M, EPOCH TIME: 1762467497.932855
[11/06 17:18:17    111s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.030, REAL:0.030, MEM:2699.3M, EPOCH TIME: 1762467497.932897
[11/06 17:18:17    111s] TDRefine: refinePlace mode is spiral
[11/06 17:18:17    111s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.3822460.4
[11/06 17:18:17    111s] OPERPROF: Starting RefinePlace at level 1, MEM:2699.3M, EPOCH TIME: 1762467497.932968
[11/06 17:18:17    111s] *** Starting refinePlace (0:01:51 mem=2699.3M) ***
[11/06 17:18:17    111s] Total net bbox length = 1.276e+04 (6.478e+03 6.281e+03) (ext = 1.045e+03)
[11/06 17:18:17    111s] 
[11/06 17:18:17    111s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[11/06 17:18:17    111s] Info: 3 insts are soft-fixed.
[11/06 17:18:17    111s] Move report: Pre Soft Fixed moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[11/06 17:18:17    111s] Move report: Soft Fixed moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[11/06 17:18:17    111s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[11/06 17:18:17    111s] (I)      Default pattern map key = mult_unsigned_default.
[11/06 17:18:17    111s] (I)      Default pattern map key = mult_unsigned_default.
[11/06 17:18:17    111s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:2699.3M, EPOCH TIME: 1762467497.937148
[11/06 17:18:17    111s] Starting refinePlace ...
[11/06 17:18:17    111s] (I)      Default pattern map key = mult_unsigned_default.
[11/06 17:18:17    111s] One DDP V2 for no tweak run.
[11/06 17:18:17    111s] (I)      Default pattern map key = mult_unsigned_default.
[11/06 17:18:17    111s] OPERPROF:     Starting AdvanceDataManager::initSiteMarkMT at level 3, MEM:2699.3M, EPOCH TIME: 1762467497.942358
[11/06 17:18:17    111s] DDP initSite1 nrRow 40 nrJob 40
[11/06 17:18:17    111s] OPERPROF:       Starting AdvanceDataManager::initSite1 at level 4, MEM:2699.3M, EPOCH TIME: 1762467497.942431
[11/06 17:18:17    111s] OPERPROF:       Finished AdvanceDataManager::initSite1 at level 4, CPU:0.000, REAL:0.000, MEM:2699.3M, EPOCH TIME: 1762467497.942493
[11/06 17:18:17    111s] OPERPROF:       Starting AdvanceDataManager::markSite at level 4, MEM:2699.3M, EPOCH TIME: 1762467497.942531
[11/06 17:18:17    111s] DDP markSite nrRow 40 nrJob 40
[11/06 17:18:17    111s] OPERPROF:       Finished AdvanceDataManager::markSite at level 4, CPU:0.000, REAL:0.000, MEM:2699.3M, EPOCH TIME: 1762467497.942625
[11/06 17:18:17    111s] OPERPROF:     Finished AdvanceDataManager::initSiteMarkMT at level 3, CPU:0.000, REAL:0.000, MEM:2699.3M, EPOCH TIME: 1762467497.942661
[11/06 17:18:17    111s]   Spread Effort: high, standalone mode, useDDP on.
[11/06 17:18:17    111s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=2699.3MB) @(0:01:51 - 0:01:51).
[11/06 17:18:17    111s] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[11/06 17:18:17    111s] wireLenOptFixPriorityInst 200 inst fixed
[11/06 17:18:17    111s] 
[11/06 17:18:17    111s] Running Spiral with 1 thread in Normal Mode  fetchWidth=8 
[11/06 17:18:17    111s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): Rebuild thread pool 0x7f89c3eccc98.
[11/06 17:18:17    111s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): 0 out of 1 thread pools are available.
[11/06 17:18:17    111s] Move report: legalization moves 8 insts, mean move: 1.39 um, max move: 2.31 um spiral
[11/06 17:18:17    111s] 	Max move on inst (mul_26_12_g10371__4319): (37.20, 53.01) --> (37.80, 51.30)
[11/06 17:18:17    111s] [CPU] RefinePlace/Spiral (cpu=0:00:00.0, real=0:00:00.0)
[11/06 17:18:17    111s] [CPU] RefinePlace/Commit (cpu=0:00:00.0, real=0:00:00.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:00.0, real=0:00:00.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[11/06 17:18:17    111s] [CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=2686.4MB) @(0:01:51 - 0:01:51).
[11/06 17:18:17    111s] Move report: Detail placement moves 8 insts, mean move: 1.39 um, max move: 2.31 um 
[11/06 17:18:17    111s] 	Max move on inst (mul_26_12_g10371__4319): (37.20, 53.01) --> (37.80, 51.30)
[11/06 17:18:17    111s] 	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 2686.4MB
[11/06 17:18:17    111s] Statistics of distance of Instance movement in refine placement:
[11/06 17:18:17    111s]   maximum (X+Y) =         2.31 um
[11/06 17:18:17    111s]   inst (mul_26_12_g10371__4319) with max move: (37.2, 53.01) -> (37.8, 51.3)
[11/06 17:18:17    111s]   mean    (X+Y) =         1.39 um
[11/06 17:18:17    111s] Summary Report:
[11/06 17:18:17    111s] Instances move: 8 (out of 1180 movable)
[11/06 17:18:17    111s] Instances flipped: 0
[11/06 17:18:17    111s] Mean displacement: 1.39 um
[11/06 17:18:17    111s] Max displacement: 2.31 um (Instance: mul_26_12_g10371__4319) (37.2, 53.01) -> (37.8, 51.3)
[11/06 17:18:17    111s] 	Length: 6 sites, height: 1 rows, site name: CoreSite, cell type: AOI22X1
[11/06 17:18:17    111s] Total instances moved : 8
[11/06 17:18:17    111s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:0.042, REAL:0.040, MEM:2686.4M, EPOCH TIME: 1762467497.977502
[11/06 17:18:17    111s] Total net bbox length = 1.277e+04 (6.481e+03 6.284e+03) (ext = 1.045e+03)
[11/06 17:18:17    111s] Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 2686.4MB
[11/06 17:18:17    111s] [CPU] RefinePlace/total (cpu=0:00:00.0, real=0:00:00.0, mem=2686.4MB) @(0:01:51 - 0:01:51).
[11/06 17:18:17    111s] *** Finished refinePlace (0:01:51 mem=2686.4M) ***
[11/06 17:18:17    111s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.3822460.4
[11/06 17:18:17    111s] OPERPROF: Finished RefinePlace at level 1, CPU:0.047, REAL:0.045, MEM:2686.4M, EPOCH TIME: 1762467497.978147
[11/06 17:18:17    111s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:2686.4M, EPOCH TIME: 1762467497.978195
[11/06 17:18:17    111s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:1180).
[11/06 17:18:17    111s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/06 17:18:17    111s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/06 17:18:17    111s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/06 17:18:17    111s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.004, REAL:0.004, MEM:2683.4M, EPOCH TIME: 1762467497.982349
[11/06 17:18:17    111s]   ClockRefiner summary
[11/06 17:18:17    111s]   All clock instances: Moved 0, flipped 0 and cell swapped 0 (out of a total of 203).
[11/06 17:18:17    111s]   Non-sink clock instances: Moved 0, flipped 0 and cell swapped 0 (out of a total of 3).
[11/06 17:18:17    111s]   Clock sinks: Moved 0, flipped 0 and cell swapped 0 (out of a total of 200).
[11/06 17:18:17    111s]   Restoring pStatusCts on 3 clock instances.
[11/06 17:18:17    111s]   Revert refine place priority changes on 0 instances.
[11/06 17:18:17    111s]   Leaving CCOpt scope - ClockRefiner done. (took cpu=0:00:00.1 real=0:00:00.1)
[11/06 17:18:17    111s]   CCOpt::Phase::eGRPC done. (took cpu=0:00:00.3 real=0:00:00.3)
[11/06 17:18:17    111s]   CCOpt::Phase::Routing...
[11/06 17:18:17    111s]   Clock implementation routing...
[11/06 17:18:17    111s]     Leaving CCOpt scope - Routing Tools...
[11/06 17:18:17    111s] Net route status summary:
[11/06 17:18:17    111s]   Clock:         4 (unrouted=0, trialRouted=0, noStatus=0, routed=4, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
[11/06 17:18:17    111s]   Non-clock:  1437 (unrouted=42, trialRouted=1395, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=42, (crossesIlmBoundary AND tooFewTerms=0)])
[11/06 17:18:17    111s]     Routing using eGR in eGR->NR Step...
[11/06 17:18:17    111s]       Early Global Route - eGR->Nr High Frequency step...
[11/06 17:18:17    111s] (ccopt eGR): There are 4 nets to be routed. 0 nets have skip routing designation.
[11/06 17:18:17    111s] (ccopt eGR): There are 4 nets for routing of which 4 have one or more fixed wires.
[11/06 17:18:18    111s] (ccopt eGR): Start to route 4 all nets
[11/06 17:18:18    111s] [PSP]    Started Early Global Route kernel ( Curr Mem: 2683.36 MB )
[11/06 17:18:18    111s] (I)      ==================== Layers =====================
[11/06 17:18:18    111s] (I)      +-----+----+---------+---------+--------+-------+
[11/06 17:18:18    111s] (I)      | DB# | ID |    Name |    Type | #Masks | Extra |
[11/06 17:18:18    111s] (I)      +-----+----+---------+---------+--------+-------+
[11/06 17:18:18    111s] (I)      |  33 |  0 |    Cont |     cut |      1 |       |
[11/06 17:18:18    111s] (I)      |   1 |  1 |  Metal1 |    wire |      1 |       |
[11/06 17:18:18    111s] (I)      |  34 |  1 |    Via1 |     cut |      1 |       |
[11/06 17:18:18    111s] (I)      |   2 |  2 |  Metal2 |    wire |      1 |       |
[11/06 17:18:18    111s] (I)      |  35 |  2 |    Via2 |     cut |      1 |       |
[11/06 17:18:18    111s] (I)      |   3 |  3 |  Metal3 |    wire |      1 |       |
[11/06 17:18:18    111s] (I)      |  36 |  3 |    Via3 |     cut |      1 |       |
[11/06 17:18:18    111s] (I)      |   4 |  4 |  Metal4 |    wire |      1 |       |
[11/06 17:18:18    111s] (I)      |  37 |  4 |    Via4 |     cut |      1 |       |
[11/06 17:18:18    111s] (I)      |   5 |  5 |  Metal5 |    wire |      1 |       |
[11/06 17:18:18    111s] (I)      |  38 |  5 |    Via5 |     cut |      1 |       |
[11/06 17:18:18    111s] (I)      |   6 |  6 |  Metal6 |    wire |      1 |       |
[11/06 17:18:18    111s] (I)      |  39 |  6 |    Via6 |     cut |      1 |       |
[11/06 17:18:18    111s] (I)      |   7 |  7 |  Metal7 |    wire |      1 |       |
[11/06 17:18:18    111s] (I)      |  40 |  7 |    Via7 |     cut |      1 |       |
[11/06 17:18:18    111s] (I)      |   8 |  8 |  Metal8 |    wire |      1 |       |
[11/06 17:18:18    111s] (I)      |  41 |  8 |    Via8 |     cut |      1 |       |
[11/06 17:18:18    111s] (I)      |   9 |  9 |  Metal9 |    wire |      1 |       |
[11/06 17:18:18    111s] (I)      |  42 |  9 |    Via9 |     cut |      1 |       |
[11/06 17:18:18    111s] (I)      |  10 | 10 | Metal10 |    wire |      1 |       |
[11/06 17:18:18    111s] (I)      |  43 | 10 |   Via10 |     cut |      1 |       |
[11/06 17:18:18    111s] (I)      |  11 | 11 | Metal11 |    wire |      1 |       |
[11/06 17:18:18    111s] (I)      +-----+----+---------+---------+--------+-------+
[11/06 17:18:18    111s] (I)      |  64 | 64 | OVERLAP | overlap |        |       |
[11/06 17:18:18    111s] (I)      |  65 | 65 | PWdummy |   other |        |    MS |
[11/06 17:18:18    111s] (I)      |  66 | 66 |   Nwell |   other |        |    MS |
[11/06 17:18:18    111s] (I)      |  67 | 67 |   Oxide |   other |        |    MS |
[11/06 17:18:18    111s] (I)      |  68 | 68 |    Nhvt | implant |        |       |
[11/06 17:18:18    111s] (I)      |  69 | 69 |    Nimp | implant |        |       |
[11/06 17:18:18    111s] (I)      |  70 | 70 |    Phvt | implant |        |       |
[11/06 17:18:18    111s] (I)      |  71 | 71 |    Pimp | implant |        |       |
[11/06 17:18:18    111s] (I)      |  72 | 72 |    Nzvt | implant |        |       |
[11/06 17:18:18    111s] (I)      |  73 | 73 |    Nlvt | implant |        |       |
[11/06 17:18:18    111s] (I)      |  74 | 74 |    Plvt | implant |        |       |
[11/06 17:18:18    111s] (I)      |  75 | 75 |  SiProt | implant |        |       |
[11/06 17:18:18    111s] (I)      |   0 |  0 |    Poly |   other |        |    MS |
[11/06 17:18:18    111s] (I)      |  44 | 44 | Bondpad |   other |        |       |
[11/06 17:18:18    111s] (I)      +-----+----+---------+---------+--------+-------+
[11/06 17:18:18    111s] (I)      Started Import and model ( Curr Mem: 2683.36 MB )
[11/06 17:18:18    111s] (I)      Default pattern map key = mult_unsigned_default.
[11/06 17:18:18    111s] (I)      == Non-default Options ==
[11/06 17:18:18    111s] (I)      Clean congestion better                            : true
[11/06 17:18:18    111s] (I)      Estimate vias on DPT layer                         : true
[11/06 17:18:18    111s] (I)      Clean congestion layer assignment rounds           : 3
[11/06 17:18:18    111s] (I)      Layer constraints as soft constraints              : true
[11/06 17:18:18    111s] (I)      Soft top layer                                     : true
[11/06 17:18:18    111s] (I)      Skip prospective layer relax nets                  : true
[11/06 17:18:18    111s] (I)      Better NDR handling                                : true
[11/06 17:18:18    111s] (I)      Improved NDR modeling in LA                        : true
[11/06 17:18:18    111s] (I)      Routing cost fix for NDR handling                  : true
[11/06 17:18:18    111s] (I)      Block tracks for preroutes                         : true
[11/06 17:18:18    111s] (I)      Assign IRoute by net group key                     : true
[11/06 17:18:18    111s] (I)      Block unroutable channels                          : true
[11/06 17:18:18    111s] (I)      Block unroutable channels 3D                       : true
[11/06 17:18:18    111s] (I)      Bound layer relaxed segment wl                     : true
[11/06 17:18:18    111s] (I)      Blocked pin reach length threshold                 : 2
[11/06 17:18:18    111s] (I)      Check blockage within NDR space in TA              : true
[11/06 17:18:18    111s] (I)      Skip must join for term with via pillar            : true
[11/06 17:18:18    111s] (I)      Model find APA for IO pin                          : true
[11/06 17:18:18    111s] (I)      On pin location for off pin term                   : true
[11/06 17:18:18    111s] (I)      Handle EOL spacing                                 : true
[11/06 17:18:18    111s] (I)      Merge PG vias by gap                               : true
[11/06 17:18:18    111s] (I)      Maximum routing layer                              : 11
[11/06 17:18:18    111s] (I)      Route selected nets only                           : true
[11/06 17:18:18    111s] (I)      Refine MST                                         : true
[11/06 17:18:18    111s] (I)      Honor PRL                                          : true
[11/06 17:18:18    111s] (I)      Strong congestion aware                            : true
[11/06 17:18:18    111s] (I)      Improved initial location for IRoutes              : true
[11/06 17:18:18    111s] (I)      Multi panel TA                                     : true
[11/06 17:18:18    111s] (I)      Penalize wire overlap                              : true
[11/06 17:18:18    111s] (I)      Expand small instance blockage                     : true
[11/06 17:18:18    111s] (I)      Reduce via in TA                                   : true
[11/06 17:18:18    111s] (I)      SS-aware routing                                   : true
[11/06 17:18:18    111s] (I)      Improve tree edge sharing                          : true
[11/06 17:18:18    111s] (I)      Improve 2D via estimation                          : true
[11/06 17:18:18    111s] (I)      Refine Steiner tree                                : true
[11/06 17:18:18    111s] (I)      Build spine tree                                   : true
[11/06 17:18:18    111s] (I)      Model pass through capacity                        : true
[11/06 17:18:18    111s] (I)      Extend blockages by a half GCell                   : true
[11/06 17:18:18    111s] (I)      Consider pin shapes                                : true
[11/06 17:18:18    111s] (I)      Consider pin shapes for all nodes                  : true
[11/06 17:18:18    111s] (I)      Consider NR APA                                    : true
[11/06 17:18:18    111s] (I)      Consider IO pin shape                              : true
[11/06 17:18:18    111s] (I)      Fix pin connection bug                             : true
[11/06 17:18:18    111s] (I)      Consider layer RC for local wires                  : true
[11/06 17:18:18    111s] (I)      Route to clock mesh pin                            : true
[11/06 17:18:18    111s] (I)      LA-aware pin escape length                         : 2
[11/06 17:18:18    111s] (I)      Connect multiple ports                             : true
[11/06 17:18:18    111s] (I)      Split for must join                                : true
[11/06 17:18:18    111s] (I)      Number of threads                                  : 1
[11/06 17:18:18    111s] (I)      Routing effort level                               : 10000
[11/06 17:18:18    111s] (I)      Prefer layer length threshold                      : 8
[11/06 17:18:18    111s] (I)      Overflow penalty cost                              : 10
[11/06 17:18:18    111s] (I)      A-star cost                                        : 0.300000
[11/06 17:18:18    111s] (I)      Misalignment cost                                  : 10.000000
[11/06 17:18:18    111s] (I)      Threshold for short IRoute                         : 6
[11/06 17:18:18    111s] (I)      Via cost during post routing                       : 1.000000
[11/06 17:18:18    111s] (I)      Layer congestion ratios                            : { { 1.0 } }
[11/06 17:18:18    111s] (I)      Source-to-sink ratio                               : 0.300000
[11/06 17:18:18    111s] (I)      Scenic ratio bound                                 : 3.000000
[11/06 17:18:18    111s] (I)      Segment layer relax scenic ratio                   : 1.250000
[11/06 17:18:18    111s] (I)      Source-sink aware LA ratio                         : 0.500000
[11/06 17:18:18    111s] (I)      PG-aware similar topology routing                  : true
[11/06 17:18:18    111s] (I)      Maze routing via cost fix                          : true
[11/06 17:18:18    111s] (I)      Apply PRL on PG terms                              : true
[11/06 17:18:18    111s] (I)      Apply PRL on obs objects                           : true
[11/06 17:18:18    111s] (I)      Handle range-type spacing rules                    : true
[11/06 17:18:18    111s] (I)      PG gap threshold multiplier                        : 10.000000
[11/06 17:18:18    111s] (I)      Parallel spacing query fix                         : true
[11/06 17:18:18    111s] (I)      Force source to root IR                            : true
[11/06 17:18:18    111s] (I)      Layer Weights                                      : L2:4 L3:2.5
[11/06 17:18:18    111s] (I)      Do not relax to DPT layer                          : true
[11/06 17:18:18    111s] (I)      No DPT in post routing                             : true
[11/06 17:18:18    111s] (I)      Modeling PG via merging fix                        : true
[11/06 17:18:18    111s] (I)      Shield aware TA                                    : true
[11/06 17:18:18    111s] (I)      Strong shield aware TA                             : true
[11/06 17:18:18    111s] (I)      Overflow calculation fix in LA                     : true
[11/06 17:18:18    111s] (I)      Post routing fix                                   : true
[11/06 17:18:18    111s] (I)      Strong post routing                                : true
[11/06 17:18:18    111s] (I)      NDR via pillar fix                                 : true
[11/06 17:18:18    111s] (I)      Violation on path threshold                        : 1
[11/06 17:18:18    111s] (I)      Pass through capacity modeling                     : true
[11/06 17:18:18    111s] (I)      Select the non-relaxed segments in post routing stage : true
[11/06 17:18:18    111s] (I)      Select term pin box for io pin                     : true
[11/06 17:18:18    111s] (I)      Penalize NDR sharing                               : true
[11/06 17:18:18    111s] (I)      Enable special modeling                            : false
[11/06 17:18:18    111s] (I)      Keep fixed segments                                : true
[11/06 17:18:18    111s] (I)      Reorder net groups by key                          : true
[11/06 17:18:18    111s] (I)      Increase net scenic ratio                          : true
[11/06 17:18:18    111s] (I)      Method to set GCell size                           : row
[11/06 17:18:18    111s] (I)      Connect multiple ports and must join fix           : true
[11/06 17:18:18    111s] (I)      Avoid high resistance layers                       : true
[11/06 17:18:18    111s] (I)      Model find APA for IO pin fix                      : true
[11/06 17:18:18    111s] (I)      Avoid connecting non-metal layers                  : true
[11/06 17:18:18    111s] (I)      Use track pitch for NDR                            : true
[11/06 17:18:18    111s] (I)      Enable layer relax to lower layer                  : true
[11/06 17:18:18    111s] (I)      Enable layer relax to upper layer                  : true
[11/06 17:18:18    111s] (I)      Top layer relaxation fix                           : true
[11/06 17:18:18    111s] (I)      Handle non-default track width                     : false
[11/06 17:18:18    111s] (I)      Counted 221 PG shapes. We will not process PG shapes layer by layer.
[11/06 17:18:18    111s] (I)      Use row-based GCell size
[11/06 17:18:18    111s] (I)      Use row-based GCell align
[11/06 17:18:18    111s] (I)      layer 0 area = 80000
[11/06 17:18:18    111s] (I)      layer 1 area = 80000
[11/06 17:18:18    111s] (I)      layer 2 area = 80000
[11/06 17:18:18    111s] (I)      layer 3 area = 80000
[11/06 17:18:18    111s] (I)      layer 4 area = 80000
[11/06 17:18:18    111s] (I)      layer 5 area = 80000
[11/06 17:18:18    111s] (I)      layer 6 area = 80000
[11/06 17:18:18    111s] (I)      layer 7 area = 80000
[11/06 17:18:18    111s] (I)      layer 8 area = 80000
[11/06 17:18:18    111s] (I)      layer 9 area = 400000
[11/06 17:18:18    111s] (I)      layer 10 area = 400000
[11/06 17:18:18    111s] (I)      GCell unit size   : 3420
[11/06 17:18:18    111s] (I)      GCell multiplier  : 1
[11/06 17:18:18    111s] (I)      GCell row height  : 3420
[11/06 17:18:18    111s] (I)      Actual row height : 3420
[11/06 17:18:18    111s] (I)      GCell align ref   : 10000 10260
[11/06 17:18:18    111s] [NR-eGR] Track table information for default rule: 
[11/06 17:18:18    111s] [NR-eGR] Metal1 has single uniform track structure
[11/06 17:18:18    111s] [NR-eGR] Metal2 has single uniform track structure
[11/06 17:18:18    111s] [NR-eGR] Metal3 has single uniform track structure
[11/06 17:18:18    111s] [NR-eGR] Metal4 has single uniform track structure
[11/06 17:18:18    111s] [NR-eGR] Metal5 has single uniform track structure
[11/06 17:18:18    111s] [NR-eGR] Metal6 has single uniform track structure
[11/06 17:18:18    111s] [NR-eGR] Metal7 has single uniform track structure
[11/06 17:18:18    111s] [NR-eGR] Metal8 has single uniform track structure
[11/06 17:18:18    111s] [NR-eGR] Metal9 has single uniform track structure
[11/06 17:18:18    111s] [NR-eGR] Metal10 has single uniform track structure
[11/06 17:18:18    111s] [NR-eGR] Metal11 has single uniform track structure
[11/06 17:18:18    111s] (I)      ==================== Default via =====================
[11/06 17:18:18    111s] (I)      +----+------------------+----------------------------+
[11/06 17:18:18    111s] (I)      |  Z | Code  Single-Cut | Code  Multi-Cut            |
[11/06 17:18:18    111s] (I)      +----+------------------+----------------------------+
[11/06 17:18:18    111s] (I)      |  1 |    3  M2_M1_VH   |  100  M2_M1_1x2_VV_N       |
[11/06 17:18:18    111s] (I)      |  2 |   11  M3_M2_HV   |   16  M3_M2_2x1_VH_W       |
[11/06 17:18:18    111s] (I)      |  3 |   21  M4_M3_VH   |   26  M4_M3_2x1_HV_W       |
[11/06 17:18:18    111s] (I)      |  4 |   31  M5_M4_HV   |   37  M5_M4_1x2_VH_N       |
[11/06 17:18:18    111s] (I)      |  5 |   41  M6_M5_VH   |   46  M6_M5_2x1_HV_W       |
[11/06 17:18:18    111s] (I)      |  6 |   51  M7_M6_HV   |   56  M7_M6_2x1_VH_W       |
[11/06 17:18:18    111s] (I)      |  7 |   61  M8_M7_VH   |   67  M8_M7_1x2_HV_N       |
[11/06 17:18:18    111s] (I)      |  8 |   71  M9_M8_HV   |   76  M9_M8_2x1_VH_W       |
[11/06 17:18:18    111s] (I)      |  9 |   81  M10_M9_VH  |   83  M10_M9_2x1_HV_E      |
[11/06 17:18:18    111s] (I)      | 10 |   89  M11_M10_HV |  119  M11_M10_1x2_VH_S_NEW |
[11/06 17:18:18    111s] (I)      +----+------------------+----------------------------+
[11/06 17:18:18    111s] [NR-eGR] Read 28 PG shapes
[11/06 17:18:18    111s] [NR-eGR] Read 0 clock shapes
[11/06 17:18:18    111s] [NR-eGR] Read 0 other shapes
[11/06 17:18:18    111s] [NR-eGR] #Routing Blockages  : 0
[11/06 17:18:18    111s] [NR-eGR] #Instance Blockages : 0
[11/06 17:18:18    111s] [NR-eGR] #PG Blockages       : 28
[11/06 17:18:18    111s] [NR-eGR] #Halo Blockages     : 0
[11/06 17:18:18    111s] [NR-eGR] #Boundary Blockages : 0
[11/06 17:18:18    111s] [NR-eGR] #Clock Blockages    : 0
[11/06 17:18:18    111s] [NR-eGR] #Other Blockages    : 0
[11/06 17:18:18    111s] (I)      Design has 0 blackboxes considered as all layer blockages.
[11/06 17:18:18    111s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[11/06 17:18:18    111s] [NR-eGR] Read 1399 nets ( ignored 1395 )
[11/06 17:18:18    111s] [NR-eGR] Connected 0 must-join pins/ports
[11/06 17:18:18    111s] (I)      early_global_route_priority property id does not exist.
[11/06 17:18:18    111s] (I)      Read Num Blocks=114  Num Prerouted Wires=0  Num CS=0
[11/06 17:18:18    111s] (I)      Layer 1 (V) : #blockages 114 : #preroutes 0
[11/06 17:18:18    111s] (I)      Layer 2 (H) : #blockages 0 : #preroutes 0
[11/06 17:18:18    111s] (I)      Layer 3 (V) : #blockages 0 : #preroutes 0
[11/06 17:18:18    111s] (I)      Layer 4 (H) : #blockages 0 : #preroutes 0
[11/06 17:18:18    111s] (I)      Layer 5 (V) : #blockages 0 : #preroutes 0
[11/06 17:18:18    111s] (I)      Layer 6 (H) : #blockages 0 : #preroutes 0
[11/06 17:18:18    111s] (I)      Layer 7 (V) : #blockages 0 : #preroutes 0
[11/06 17:18:18    111s] (I)      Layer 8 (H) : #blockages 0 : #preroutes 0
[11/06 17:18:18    111s] (I)      Layer 9 (V) : #blockages 0 : #preroutes 0
[11/06 17:18:18    111s] (I)      Layer 10 (H) : #blockages 0 : #preroutes 0
[11/06 17:18:18    111s] (I)      Moved 1 terms for better access 
[11/06 17:18:18    111s] (I)      Number of ignored nets                =      0
[11/06 17:18:18    111s] (I)      Number of connected nets              =      0
[11/06 17:18:18    111s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[11/06 17:18:18    111s] (I)      Number of clock nets                  =      4.  Ignored: No
[11/06 17:18:18    111s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[11/06 17:18:18    111s] (I)      Number of special nets                =      0.  Ignored: Yes
[11/06 17:18:18    111s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[11/06 17:18:18    111s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[11/06 17:18:18    111s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[11/06 17:18:18    111s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[11/06 17:18:18    111s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[11/06 17:18:18    111s] [NR-eGR] There are 4 clock nets ( 4 with NDR ).
[11/06 17:18:18    111s] (I)      Ndr track 0 does not exist
[11/06 17:18:18    111s] (I)      ---------------------Grid Graph Info--------------------
[11/06 17:18:18    111s] (I)      Routing area        : (0, 0) - (170800, 157320)
[11/06 17:18:18    111s] (I)      Core area           : (10000, 10260) - (160800, 147060)
[11/06 17:18:18    111s] (I)      Site width          :   400  (dbu)
[11/06 17:18:18    111s] (I)      Row height          :  3420  (dbu)
[11/06 17:18:18    111s] (I)      GCell row height    :  3420  (dbu)
[11/06 17:18:18    111s] (I)      GCell width         :  3420  (dbu)
[11/06 17:18:18    111s] (I)      GCell height        :  3420  (dbu)
[11/06 17:18:18    111s] (I)      Grid                :    50    46    11
[11/06 17:18:18    111s] (I)      Layer numbers       :     1     2     3     4     5     6     7     8     9    10    11
[11/06 17:18:18    111s] (I)      Vertical capacity   :     0  3420     0  3420     0  3420     0  3420     0  3420     0
[11/06 17:18:18    111s] (I)      Horizontal capacity :     0     0  3420     0  3420     0  3420     0  3420     0  3420
[11/06 17:18:18    111s] (I)      Default wire width  :   120   160   160   160   160   160   160   160   160   440   440
[11/06 17:18:18    111s] (I)      Default wire space  :   120   140   140   140   140   140   140   140   140   400   400
[11/06 17:18:18    111s] (I)      Default wire pitch  :   240   300   300   300   300   300   300   300   300   840   840
[11/06 17:18:18    111s] (I)      Default pitch size  :   240   400   380   400   380   400   380   400   380  1000   950
[11/06 17:18:18    111s] (I)      First track coord   :   190   200   190   200   190   200   190   200   190  1200   950
[11/06 17:18:18    111s] (I)      Num tracks per GCell: 14.25  8.55  9.00  8.55  9.00  8.55  9.00  8.55  9.00  3.42  3.60
[11/06 17:18:18    111s] (I)      Total num of tracks :   414   427   414   427   414   427   414   427   414   170   165
[11/06 17:18:18    111s] (I)      Num of masks        :     1     1     1     1     1     1     1     1     1     1     1
[11/06 17:18:18    111s] (I)      Num of trim masks   :     0     0     0     0     0     0     0     0     0     0     0
[11/06 17:18:18    111s] (I)      --------------------------------------------------------
[11/06 17:18:18    111s] 
[11/06 17:18:18    111s] [NR-eGR] ============ Routing rule table ============
[11/06 17:18:18    111s] [NR-eGR] Rule id: 0  Nets: 4
[11/06 17:18:18    111s] (I)      ID:0 Default:no NDR Track ID:0 NDR ViaID:-1 Extra space:1 #Shields:0 Max Demand(H/V):2/2
[11/06 17:18:18    111s] (I)                    Layer    2    3    4    5    6    7    8    9    10    11 
[11/06 17:18:18    111s] (I)                    Pitch  800  760  800  760  800  760  800  760  2000  1900 
[11/06 17:18:18    111s] (I)             #Used tracks    2    2    2    2    2    2    2    2     2     2 
[11/06 17:18:18    111s] (I)       #Fully used tracks    1    1    1    1    1    1    1    1     1     1 
[11/06 17:18:18    111s] [NR-eGR] ========================================
[11/06 17:18:18    111s] [NR-eGR] 
[11/06 17:18:18    111s] (I)      =============== Blocked Tracks ===============
[11/06 17:18:18    111s] (I)      +-------+---------+----------+---------------+
[11/06 17:18:18    111s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[11/06 17:18:18    111s] (I)      +-------+---------+----------+---------------+
[11/06 17:18:18    111s] (I)      |     1 |       0 |        0 |         0.00% |
[11/06 17:18:18    111s] (I)      |     2 |   19642 |     1260 |         6.41% |
[11/06 17:18:18    111s] (I)      |     3 |   20700 |        0 |         0.00% |
[11/06 17:18:18    111s] (I)      |     4 |   19642 |        0 |         0.00% |
[11/06 17:18:18    111s] (I)      |     5 |   20700 |        0 |         0.00% |
[11/06 17:18:18    111s] (I)      |     6 |   19642 |        0 |         0.00% |
[11/06 17:18:18    111s] (I)      |     7 |   20700 |        0 |         0.00% |
[11/06 17:18:18    111s] (I)      |     8 |   19642 |        0 |         0.00% |
[11/06 17:18:18    111s] (I)      |     9 |   20700 |        0 |         0.00% |
[11/06 17:18:18    111s] (I)      |    10 |    7820 |        0 |         0.00% |
[11/06 17:18:18    111s] (I)      |    11 |    8250 |        0 |         0.00% |
[11/06 17:18:18    111s] (I)      +-------+---------+----------+---------------+
[11/06 17:18:18    111s] (I)      Finished Import and model ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2683.36 MB )
[11/06 17:18:18    111s] (I)      Reset routing kernel
[11/06 17:18:18    111s] (I)      Started Global Routing ( Curr Mem: 2683.36 MB )
[11/06 17:18:18    111s] (I)      totalPins=207  totalGlobalPin=207 (100.00%)
[11/06 17:18:18    111s] (I)      total 2D Cap : 40342 = (20700 H, 19642 V)
[11/06 17:18:18    111s] [NR-eGR] Layer group 1: route 4 net(s) in layer range [3, 4]
[11/06 17:18:18    111s] (I)      
[11/06 17:18:18    111s] (I)      ============  Phase 1a Route ============
[11/06 17:18:18    111s] (I)      Usage: 389 = (174 H, 215 V) = (0.84% H, 1.09% V) = (2.975e+02um H, 3.677e+02um V)
[11/06 17:18:18    111s] (I)      
[11/06 17:18:18    111s] (I)      ============  Phase 1b Route ============
[11/06 17:18:18    111s] (I)      Usage: 389 = (174 H, 215 V) = (0.84% H, 1.09% V) = (2.975e+02um H, 3.677e+02um V)
[11/06 17:18:18    111s] (I)      Overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 6.651900e+02um
[11/06 17:18:18    111s] (I)      
[11/06 17:18:18    111s] (I)      ============  Phase 1c Route ============
[11/06 17:18:18    111s] (I)      Usage: 389 = (174 H, 215 V) = (0.84% H, 1.09% V) = (2.975e+02um H, 3.677e+02um V)
[11/06 17:18:18    111s] (I)      
[11/06 17:18:18    111s] (I)      ============  Phase 1d Route ============
[11/06 17:18:18    111s] (I)      Usage: 389 = (174 H, 215 V) = (0.84% H, 1.09% V) = (2.975e+02um H, 3.677e+02um V)
[11/06 17:18:18    111s] (I)      
[11/06 17:18:18    111s] (I)      ============  Phase 1e Route ============
[11/06 17:18:18    111s] (I)      Usage: 389 = (174 H, 215 V) = (0.84% H, 1.09% V) = (2.975e+02um H, 3.677e+02um V)
[11/06 17:18:18    111s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 6.651900e+02um
[11/06 17:18:18    111s] (I)      
[11/06 17:18:18    111s] (I)      ============  Phase 1f Route ============
[11/06 17:18:18    111s] (I)      Usage: 389 = (174 H, 215 V) = (0.84% H, 1.09% V) = (2.975e+02um H, 3.677e+02um V)
[11/06 17:18:18    111s] (I)      
[11/06 17:18:18    111s] (I)      ============  Phase 1g Route ============
[11/06 17:18:18    111s] (I)      Usage: 389 = (175 H, 214 V) = (0.85% H, 1.09% V) = (2.992e+02um H, 3.659e+02um V)
[11/06 17:18:18    111s] (I)      #Nets         : 4
[11/06 17:18:18    111s] (I)      #Relaxed nets : 0
[11/06 17:18:18    111s] (I)      Wire length   : 389
[11/06 17:18:18    111s] (I)      
[11/06 17:18:18    111s] (I)      ============  Phase 1h Route ============
[11/06 17:18:18    111s] (I)      Usage: 389 = (175 H, 214 V) = (0.85% H, 1.09% V) = (2.992e+02um H, 3.659e+02um V)
[11/06 17:18:18    111s] (I)      
[11/06 17:18:18    111s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[11/06 17:18:18    111s] [NR-eGR]                        OverCon            
[11/06 17:18:18    111s] [NR-eGR]                         #Gcell     %Gcell
[11/06 17:18:18    111s] [NR-eGR]        Layer             (1-0)    OverCon
[11/06 17:18:18    111s] [NR-eGR] ----------------------------------------------
[11/06 17:18:18    111s] [NR-eGR]  Metal1 ( 1)         0( 0.00%)   ( 0.00%) 
[11/06 17:18:18    111s] [NR-eGR]  Metal2 ( 2)         0( 0.00%)   ( 0.00%) 
[11/06 17:18:18    111s] [NR-eGR]  Metal3 ( 3)         0( 0.00%)   ( 0.00%) 
[11/06 17:18:18    111s] [NR-eGR]  Metal4 ( 4)         0( 0.00%)   ( 0.00%) 
[11/06 17:18:18    111s] [NR-eGR]  Metal5 ( 5)         0( 0.00%)   ( 0.00%) 
[11/06 17:18:18    111s] [NR-eGR]  Metal6 ( 6)         0( 0.00%)   ( 0.00%) 
[11/06 17:18:18    111s] [NR-eGR]  Metal7 ( 7)         0( 0.00%)   ( 0.00%) 
[11/06 17:18:18    111s] [NR-eGR]  Metal8 ( 8)         0( 0.00%)   ( 0.00%) 
[11/06 17:18:18    111s] [NR-eGR]  Metal9 ( 9)         0( 0.00%)   ( 0.00%) 
[11/06 17:18:18    111s] [NR-eGR] Metal10 (10)         0( 0.00%)   ( 0.00%) 
[11/06 17:18:18    111s] [NR-eGR] Metal11 (11)         0( 0.00%)   ( 0.00%) 
[11/06 17:18:18    111s] [NR-eGR] ----------------------------------------------
[11/06 17:18:18    111s] [NR-eGR]        Total         0( 0.00%)   ( 0.00%) 
[11/06 17:18:18    111s] [NR-eGR] 
[11/06 17:18:18    111s] (I)      Finished Global Routing ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2691.36 MB )
[11/06 17:18:18    111s] (I)      total 2D Cap : 176196 = (91050 H, 85146 V)
[11/06 17:18:18    111s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[11/06 17:18:18    111s] (I)      ============= Track Assignment ============
[11/06 17:18:18    111s] (I)      Started Track Assignment (1T) ( Curr Mem: 2691.36 MB )
[11/06 17:18:18    111s] (I)      Initialize Track Assignment ( max pin layer : 11 )
[11/06 17:18:18    111s] (I)      Run Multi-thread track assignment
[11/06 17:18:18    111s] (I)      Finished Track Assignment (1T) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2691.36 MB )
[11/06 17:18:18    111s] (I)      Started Export ( Curr Mem: 2691.36 MB )
[11/06 17:18:18    111s] [NR-eGR]                  Length (um)   Vias 
[11/06 17:18:18    111s] [NR-eGR] ------------------------------------
[11/06 17:18:18    111s] [NR-eGR]  Metal1   (1H)             0   4583 
[11/06 17:18:18    111s] [NR-eGR]  Metal2   (2V)          5950   6222 
[11/06 17:18:18    111s] [NR-eGR]  Metal3   (3H)          6693    726 
[11/06 17:18:18    111s] [NR-eGR]  Metal4   (4V)          2117    282 
[11/06 17:18:18    111s] [NR-eGR]  Metal5   (5H)          1091      8 
[11/06 17:18:18    111s] [NR-eGR]  Metal6   (6V)            35      2 
[11/06 17:18:18    111s] [NR-eGR]  Metal7   (7H)             2      0 
[11/06 17:18:18    111s] [NR-eGR]  Metal8   (8V)             0      0 
[11/06 17:18:18    111s] [NR-eGR]  Metal9   (9H)             0      0 
[11/06 17:18:18    111s] [NR-eGR]  Metal10  (10V)            0      0 
[11/06 17:18:18    111s] [NR-eGR]  Metal11  (11H)            0      0 
[11/06 17:18:18    111s] [NR-eGR] ------------------------------------
[11/06 17:18:18    111s] [NR-eGR]           Total        15888  11823 
[11/06 17:18:18    111s] [NR-eGR] --------------------------------------------------------------------------
[11/06 17:18:18    111s] [NR-eGR] Total half perimeter of net bounding box: 12766um
[11/06 17:18:18    111s] [NR-eGR] Total length: 15888um, number of vias: 11823
[11/06 17:18:18    111s] [NR-eGR] --------------------------------------------------------------------------
[11/06 17:18:18    111s] [NR-eGR] Total eGR-routed clock nets wire length: 698um, number of vias: 502
[11/06 17:18:18    111s] [NR-eGR] --------------------------------------------------------------------------
[11/06 17:18:18    111s] [NR-eGR] Report for selected net(s) only.
[11/06 17:18:18    111s] [NR-eGR]                  Length (um)  Vias 
[11/06 17:18:18    111s] [NR-eGR] -----------------------------------
[11/06 17:18:18    111s] [NR-eGR]  Metal1   (1H)             0   206 
[11/06 17:18:18    111s] [NR-eGR]  Metal2   (2V)           232   228 
[11/06 17:18:18    111s] [NR-eGR]  Metal3   (3H)           304    68 
[11/06 17:18:18    111s] [NR-eGR]  Metal4   (4V)           162     0 
[11/06 17:18:18    111s] [NR-eGR]  Metal5   (5H)             0     0 
[11/06 17:18:18    111s] [NR-eGR]  Metal6   (6V)             0     0 
[11/06 17:18:18    111s] [NR-eGR]  Metal7   (7H)             0     0 
[11/06 17:18:18    111s] [NR-eGR]  Metal8   (8V)             0     0 
[11/06 17:18:18    111s] [NR-eGR]  Metal9   (9H)             0     0 
[11/06 17:18:18    111s] [NR-eGR]  Metal10  (10V)            0     0 
[11/06 17:18:18    111s] [NR-eGR]  Metal11  (11H)            0     0 
[11/06 17:18:18    111s] [NR-eGR] -----------------------------------
[11/06 17:18:18    111s] [NR-eGR]           Total          698   502 
[11/06 17:18:18    111s] [NR-eGR] --------------------------------------------------------------------------
[11/06 17:18:18    111s] [NR-eGR] Total half perimeter of net bounding box: 343um
[11/06 17:18:18    111s] [NR-eGR] Total length: 698um, number of vias: 502
[11/06 17:18:18    111s] [NR-eGR] --------------------------------------------------------------------------
[11/06 17:18:18    111s] [NR-eGR] Total routed clock nets wire length: 698um, number of vias: 502
[11/06 17:18:18    111s] [NR-eGR] --------------------------------------------------------------------------
[11/06 17:18:18    111s] (I)      Finished Export ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2691.36 MB )
[11/06 17:18:18    111s] [NR-eGR] Finished Early Global Route kernel ( CPU: 0.04 sec, Real: 0.04 sec, Curr Mem: 2691.36 MB )
[11/06 17:18:18    111s] (I)      ====================================== Runtime Summary ======================================
[11/06 17:18:18    111s] (I)       Step                                          %       Start      Finish      Real       CPU 
[11/06 17:18:18    111s] (I)      ---------------------------------------------------------------------------------------------
[11/06 17:18:18    111s] (I)       Early Global Route kernel               100.00%  243.90 sec  243.93 sec  0.04 sec  0.04 sec 
[11/06 17:18:18    111s] (I)       +-Import and model                       37.92%  243.90 sec  243.91 sec  0.01 sec  0.01 sec 
[11/06 17:18:18    111s] (I)       | +-Create place DB                       9.38%  243.90 sec  243.90 sec  0.00 sec  0.00 sec 
[11/06 17:18:18    111s] (I)       | | +-Import place data                   9.19%  243.90 sec  243.90 sec  0.00 sec  0.00 sec 
[11/06 17:18:18    111s] (I)       | | | +-Read instances and placement      2.95%  243.90 sec  243.90 sec  0.00 sec  0.00 sec 
[11/06 17:18:18    111s] (I)       | | | +-Read nets                         5.86%  243.90 sec  243.90 sec  0.00 sec  0.00 sec 
[11/06 17:18:18    111s] (I)       | +-Create route DB                      20.33%  243.90 sec  243.91 sec  0.01 sec  0.01 sec 
[11/06 17:18:18    111s] (I)       | | +-Import route data (1T)             17.37%  243.90 sec  243.91 sec  0.01 sec  0.01 sec 
[11/06 17:18:18    111s] (I)       | | | +-Read blockages ( Layer 2-11 )     2.24%  243.91 sec  243.91 sec  0.00 sec  0.00 sec 
[11/06 17:18:18    111s] (I)       | | | | +-Read routing blockages          0.01%  243.91 sec  243.91 sec  0.00 sec  0.00 sec 
[11/06 17:18:18    111s] (I)       | | | | +-Read instance blockages         0.71%  243.91 sec  243.91 sec  0.00 sec  0.00 sec 
[11/06 17:18:18    111s] (I)       | | | | +-Read PG blockages               0.19%  243.91 sec  243.91 sec  0.00 sec  0.00 sec 
[11/06 17:18:18    111s] (I)       | | | | +-Read clock blockages            0.05%  243.91 sec  243.91 sec  0.00 sec  0.00 sec 
[11/06 17:18:18    111s] (I)       | | | | +-Read other blockages            0.04%  243.91 sec  243.91 sec  0.00 sec  0.00 sec 
[11/06 17:18:18    111s] (I)       | | | | +-Read halo blockages             0.04%  243.91 sec  243.91 sec  0.00 sec  0.00 sec 
[11/06 17:18:18    111s] (I)       | | | | +-Read boundary cut boxes         0.01%  243.91 sec  243.91 sec  0.00 sec  0.00 sec 
[11/06 17:18:18    111s] (I)       | | | +-Read blackboxes                   0.04%  243.91 sec  243.91 sec  0.00 sec  0.00 sec 
[11/06 17:18:18    111s] (I)       | | | +-Read prerouted                    1.33%  243.91 sec  243.91 sec  0.00 sec  0.00 sec 
[11/06 17:18:18    111s] (I)       | | | +-Read unlegalized nets             0.21%  243.91 sec  243.91 sec  0.00 sec  0.00 sec 
[11/06 17:18:18    111s] (I)       | | | +-Read nets                         0.12%  243.91 sec  243.91 sec  0.00 sec  0.00 sec 
[11/06 17:18:18    111s] (I)       | | | +-Set up via pillars                0.02%  243.91 sec  243.91 sec  0.00 sec  0.00 sec 
[11/06 17:18:18    111s] (I)       | | | +-Initialize 3D grid graph          0.47%  243.91 sec  243.91 sec  0.00 sec  0.00 sec 
[11/06 17:18:18    111s] (I)       | | | +-Model blockage capacity           6.71%  243.91 sec  243.91 sec  0.00 sec  0.00 sec 
[11/06 17:18:18    111s] (I)       | | | | +-Initialize 3D capacity          5.97%  243.91 sec  243.91 sec  0.00 sec  0.00 sec 
[11/06 17:18:18    111s] (I)       | | | +-Move terms for access (1T)        0.21%  243.91 sec  243.91 sec  0.00 sec  0.00 sec 
[11/06 17:18:18    111s] (I)       | +-Read aux data                         0.01%  243.91 sec  243.91 sec  0.00 sec  0.00 sec 
[11/06 17:18:18    111s] (I)       | +-Others data preparation               0.09%  243.91 sec  243.91 sec  0.00 sec  0.00 sec 
[11/06 17:18:18    111s] (I)       | +-Create route kernel                   7.06%  243.91 sec  243.91 sec  0.00 sec  0.00 sec 
[11/06 17:18:18    111s] (I)       +-Global Routing                         17.45%  243.91 sec  243.92 sec  0.01 sec  0.01 sec 
[11/06 17:18:18    111s] (I)       | +-Initialization                        0.16%  243.91 sec  243.91 sec  0.00 sec  0.00 sec 
[11/06 17:18:18    111s] (I)       | +-Net group 1                          14.60%  243.91 sec  243.92 sec  0.01 sec  0.01 sec 
[11/06 17:18:18    111s] (I)       | | +-Generate topology                   2.96%  243.91 sec  243.92 sec  0.00 sec  0.00 sec 
[11/06 17:18:18    111s] (I)       | | +-Phase 1a                            1.89%  243.92 sec  243.92 sec  0.00 sec  0.00 sec 
[11/06 17:18:18    111s] (I)       | | | +-Pattern routing (1T)              1.43%  243.92 sec  243.92 sec  0.00 sec  0.00 sec 
[11/06 17:18:18    111s] (I)       | | +-Phase 1b                            0.23%  243.92 sec  243.92 sec  0.00 sec  0.00 sec 
[11/06 17:18:18    111s] (I)       | | +-Phase 1c                            0.08%  243.92 sec  243.92 sec  0.00 sec  0.00 sec 
[11/06 17:18:18    111s] (I)       | | +-Phase 1d                            0.04%  243.92 sec  243.92 sec  0.00 sec  0.00 sec 
[11/06 17:18:18    111s] (I)       | | +-Phase 1e                            0.49%  243.92 sec  243.92 sec  0.00 sec  0.00 sec 
[11/06 17:18:18    111s] (I)       | | | +-Route legalization                0.17%  243.92 sec  243.92 sec  0.00 sec  0.00 sec 
[11/06 17:18:18    111s] (I)       | | | | +-Legalize Blockage Violations    0.03%  243.92 sec  243.92 sec  0.00 sec  0.00 sec 
[11/06 17:18:18    111s] (I)       | | +-Phase 1f                            0.05%  243.92 sec  243.92 sec  0.00 sec  0.00 sec 
[11/06 17:18:18    111s] (I)       | | +-Phase 1g                            1.77%  243.92 sec  243.92 sec  0.00 sec  0.00 sec 
[11/06 17:18:18    111s] (I)       | | | +-Post Routing                      1.50%  243.92 sec  243.92 sec  0.00 sec  0.00 sec 
[11/06 17:18:18    111s] (I)       | | +-Phase 1h                            1.34%  243.92 sec  243.92 sec  0.00 sec  0.00 sec 
[11/06 17:18:18    111s] (I)       | | | +-Post Routing                      1.09%  243.92 sec  243.92 sec  0.00 sec  0.00 sec 
[11/06 17:18:18    111s] (I)       | | +-Layer assignment (1T)               2.60%  243.92 sec  243.92 sec  0.00 sec  0.00 sec 
[11/06 17:18:18    111s] (I)       +-Export 3D cong map                      1.93%  243.92 sec  243.92 sec  0.00 sec  0.00 sec 
[11/06 17:18:18    111s] (I)       | +-Export 2D cong map                    0.28%  243.92 sec  243.92 sec  0.00 sec  0.00 sec 
[11/06 17:18:18    111s] (I)       +-Extract Global 3D Wires                 0.03%  243.92 sec  243.92 sec  0.00 sec  0.00 sec 
[11/06 17:18:18    111s] (I)       +-Track Assignment (1T)                   7.82%  243.92 sec  243.92 sec  0.00 sec  0.00 sec 
[11/06 17:18:18    111s] (I)       | +-Initialization                        0.06%  243.92 sec  243.92 sec  0.00 sec  0.00 sec 
[11/06 17:18:18    111s] (I)       | +-Track Assignment Kernel               7.19%  243.92 sec  243.92 sec  0.00 sec  0.00 sec 
[11/06 17:18:18    111s] (I)       | +-Free Memory                           0.01%  243.92 sec  243.92 sec  0.00 sec  0.00 sec 
[11/06 17:18:18    111s] (I)       +-Export                                 20.44%  243.92 sec  243.93 sec  0.01 sec  0.01 sec 
[11/06 17:18:18    111s] (I)       | +-Export DB wires                       0.89%  243.92 sec  243.92 sec  0.00 sec  0.00 sec 
[11/06 17:18:18    111s] (I)       | | +-Export all nets                     0.45%  243.92 sec  243.92 sec  0.00 sec  0.00 sec 
[11/06 17:18:18    111s] (I)       | | +-Set wire vias                       0.08%  243.92 sec  243.92 sec  0.00 sec  0.00 sec 
[11/06 17:18:18    111s] (I)       | +-Report wirelength                    12.19%  243.92 sec  243.93 sec  0.00 sec  0.00 sec 
[11/06 17:18:18    111s] (I)       | +-Update net boxes                      6.58%  243.93 sec  243.93 sec  0.00 sec  0.00 sec 
[11/06 17:18:18    111s] (I)       | +-Update timing                         0.01%  243.93 sec  243.93 sec  0.00 sec  0.00 sec 
[11/06 17:18:18    111s] (I)       +-Postprocess design                      0.33%  243.93 sec  243.93 sec  0.00 sec  0.00 sec 
[11/06 17:18:18    111s] (I)      ===================== Summary by functions =====================
[11/06 17:18:18    111s] (I)       Lv  Step                                 %      Real       CPU 
[11/06 17:18:18    111s] (I)      ----------------------------------------------------------------
[11/06 17:18:18    111s] (I)        0  Early Global Route kernel      100.00%  0.04 sec  0.04 sec 
[11/06 17:18:18    111s] (I)        1  Import and model                37.92%  0.01 sec  0.01 sec 
[11/06 17:18:18    111s] (I)        1  Export                          20.44%  0.01 sec  0.01 sec 
[11/06 17:18:18    111s] (I)        1  Global Routing                  17.45%  0.01 sec  0.01 sec 
[11/06 17:18:18    111s] (I)        1  Track Assignment (1T)            7.82%  0.00 sec  0.00 sec 
[11/06 17:18:18    111s] (I)        1  Export 3D cong map               1.93%  0.00 sec  0.00 sec 
[11/06 17:18:18    111s] (I)        1  Postprocess design               0.33%  0.00 sec  0.00 sec 
[11/06 17:18:18    111s] (I)        1  Extract Global 3D Wires          0.03%  0.00 sec  0.00 sec 
[11/06 17:18:18    111s] (I)        2  Create route DB                 20.33%  0.01 sec  0.01 sec 
[11/06 17:18:18    111s] (I)        2  Net group 1                     14.60%  0.01 sec  0.01 sec 
[11/06 17:18:18    111s] (I)        2  Report wirelength               12.19%  0.00 sec  0.00 sec 
[11/06 17:18:18    111s] (I)        2  Create place DB                  9.38%  0.00 sec  0.00 sec 
[11/06 17:18:18    111s] (I)        2  Track Assignment Kernel          7.19%  0.00 sec  0.00 sec 
[11/06 17:18:18    111s] (I)        2  Create route kernel              7.06%  0.00 sec  0.00 sec 
[11/06 17:18:18    111s] (I)        2  Update net boxes                 6.58%  0.00 sec  0.00 sec 
[11/06 17:18:18    111s] (I)        2  Export DB wires                  0.89%  0.00 sec  0.00 sec 
[11/06 17:18:18    111s] (I)        2  Export 2D cong map               0.28%  0.00 sec  0.00 sec 
[11/06 17:18:18    111s] (I)        2  Initialization                   0.23%  0.00 sec  0.00 sec 
[11/06 17:18:18    111s] (I)        2  Others data preparation          0.09%  0.00 sec  0.00 sec 
[11/06 17:18:18    111s] (I)        2  Update timing                    0.01%  0.00 sec  0.00 sec 
[11/06 17:18:18    111s] (I)        2  Read aux data                    0.01%  0.00 sec  0.00 sec 
[11/06 17:18:18    111s] (I)        2  Free Memory                      0.01%  0.00 sec  0.00 sec 
[11/06 17:18:18    111s] (I)        3  Import route data (1T)          17.37%  0.01 sec  0.01 sec 
[11/06 17:18:18    111s] (I)        3  Import place data                9.19%  0.00 sec  0.00 sec 
[11/06 17:18:18    111s] (I)        3  Generate topology                2.96%  0.00 sec  0.00 sec 
[11/06 17:18:18    111s] (I)        3  Layer assignment (1T)            2.60%  0.00 sec  0.00 sec 
[11/06 17:18:18    111s] (I)        3  Phase 1a                         1.89%  0.00 sec  0.00 sec 
[11/06 17:18:18    111s] (I)        3  Phase 1g                         1.77%  0.00 sec  0.00 sec 
[11/06 17:18:18    111s] (I)        3  Phase 1h                         1.34%  0.00 sec  0.00 sec 
[11/06 17:18:18    111s] (I)        3  Phase 1e                         0.49%  0.00 sec  0.00 sec 
[11/06 17:18:18    111s] (I)        3  Export all nets                  0.45%  0.00 sec  0.00 sec 
[11/06 17:18:18    111s] (I)        3  Phase 1b                         0.23%  0.00 sec  0.00 sec 
[11/06 17:18:18    111s] (I)        3  Set wire vias                    0.08%  0.00 sec  0.00 sec 
[11/06 17:18:18    111s] (I)        3  Phase 1c                         0.08%  0.00 sec  0.00 sec 
[11/06 17:18:18    111s] (I)        3  Phase 1f                         0.05%  0.00 sec  0.00 sec 
[11/06 17:18:18    111s] (I)        3  Phase 1d                         0.04%  0.00 sec  0.00 sec 
[11/06 17:18:18    111s] (I)        4  Model blockage capacity          6.71%  0.00 sec  0.00 sec 
[11/06 17:18:18    111s] (I)        4  Read nets                        5.99%  0.00 sec  0.00 sec 
[11/06 17:18:18    111s] (I)        4  Read instances and placement     2.95%  0.00 sec  0.00 sec 
[11/06 17:18:18    111s] (I)        4  Post Routing                     2.59%  0.00 sec  0.00 sec 
[11/06 17:18:18    111s] (I)        4  Read blockages ( Layer 2-11 )    2.24%  0.00 sec  0.00 sec 
[11/06 17:18:18    111s] (I)        4  Pattern routing (1T)             1.43%  0.00 sec  0.00 sec 
[11/06 17:18:18    111s] (I)        4  Read prerouted                   1.33%  0.00 sec  0.00 sec 
[11/06 17:18:18    111s] (I)        4  Initialize 3D grid graph         0.47%  0.00 sec  0.00 sec 
[11/06 17:18:18    111s] (I)        4  Read unlegalized nets            0.21%  0.00 sec  0.00 sec 
[11/06 17:18:18    111s] (I)        4  Move terms for access (1T)       0.21%  0.00 sec  0.00 sec 
[11/06 17:18:18    111s] (I)        4  Route legalization               0.17%  0.00 sec  0.00 sec 
[11/06 17:18:18    111s] (I)        4  Read blackboxes                  0.04%  0.00 sec  0.00 sec 
[11/06 17:18:18    111s] (I)        4  Set up via pillars               0.02%  0.00 sec  0.00 sec 
[11/06 17:18:18    111s] (I)        5  Initialize 3D capacity           5.97%  0.00 sec  0.00 sec 
[11/06 17:18:18    111s] (I)        5  Read instance blockages          0.71%  0.00 sec  0.00 sec 
[11/06 17:18:18    111s] (I)        5  Read PG blockages                0.19%  0.00 sec  0.00 sec 
[11/06 17:18:18    111s] (I)        5  Read clock blockages             0.05%  0.00 sec  0.00 sec 
[11/06 17:18:18    111s] (I)        5  Read other blockages             0.04%  0.00 sec  0.00 sec 
[11/06 17:18:18    111s] (I)        5  Read halo blockages              0.04%  0.00 sec  0.00 sec 
[11/06 17:18:18    111s] (I)        5  Legalize Blockage Violations     0.03%  0.00 sec  0.00 sec 
[11/06 17:18:18    111s] (I)        5  Read routing blockages           0.01%  0.00 sec  0.00 sec 
[11/06 17:18:18    111s] (I)        5  Read boundary cut boxes          0.01%  0.00 sec  0.00 sec 
[11/06 17:18:18    111s]       Early Global Route - eGR->Nr High Frequency step done. (took cpu=0:00:00.1 real=0:00:00.1)
[11/06 17:18:18    111s]     Routing using eGR in eGR->NR Step done.
[11/06 17:18:18    111s]     Routing using NR in eGR->NR Step...
[11/06 17:18:18    111s] 
[11/06 17:18:18    111s] CCOPT: Preparing to route 4 clock nets with NanoRoute.
[11/06 17:18:18    111s]   All net are default rule.
[11/06 17:18:18    111s]   Preferred NanoRoute mode settings: Current
[11/06 17:18:18    111s] -droutePostRouteSpreadWire auto
[11/06 17:18:18    111s] -droutePostRouteWidenWireRule ""
[11/06 17:18:18    111s] **WARN: (IMPTCM-77):	Option "-grouteExpUseNanoRoute2" for command setNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
[11/06 17:18:18    111s] **WARN: (EMS-27):	Message (IMPTCM-77) has exceeded the current message display limit of 1.
[11/06 17:18:18    111s] To increase the message display limit, refer to the product command reference manual.
[11/06 17:18:18    111s]       Clock detailed routing...
[11/06 17:18:18    111s]         NanoRoute...
[11/06 17:18:18    111s] % Begin globalDetailRoute (date=11/06 17:18:18, mem=2115.2M)
[11/06 17:18:18    111s] 
[11/06 17:18:18    111s] globalDetailRoute
[11/06 17:18:18    111s] 
[11/06 17:18:18    111s] #Start globalDetailRoute on Thu Nov  6 17:18:18 2025
[11/06 17:18:18    111s] #
[11/06 17:18:18    111s] ### Time Record (globalDetailRoute) is installed.
[11/06 17:18:18    111s] ### Time Record (Pre Callback) is installed.
[11/06 17:18:18    111s] ### Time Record (Pre Callback) is uninstalled.
[11/06 17:18:18    111s] ### Time Record (DB Import) is installed.
[11/06 17:18:18    111s] ### Time Record (Timing Data Generation) is installed.
[11/06 17:18:18    111s] ### Time Record (Timing Data Generation) is uninstalled.
[11/06 17:18:18    111s] ### Net info: total nets: 1441
[11/06 17:18:18    111s] ### Net info: dirty nets: 0
[11/06 17:18:18    111s] ### Net info: marked as disconnected nets: 0
[11/06 17:18:18    111s] #num needed restored net=0
[11/06 17:18:18    111s] #need_extraction net=0 (total=1441)
[11/06 17:18:18    111s] ### Net info: fully routed nets: 4
[11/06 17:18:18    111s] ### Net info: trivial (< 2 pins) nets: 42
[11/06 17:18:18    111s] ### Net info: unrouted nets: 1395
[11/06 17:18:18    111s] ### Net info: re-extraction nets: 0
[11/06 17:18:18    111s] ### Net info: selected nets: 4
[11/06 17:18:18    111s] ### Net info: ignored nets: 0
[11/06 17:18:18    111s] ### Net info: skip routing nets: 0
[11/06 17:18:18    111s] #WARNING (NRDB-2005) SPECIAL_NET VDD has special wires but no definitions for instance pins or top level pins. This will cause routability problems later.
[11/06 17:18:18    111s] #WARNING (NRDB-2005) SPECIAL_NET VSS has special wires but no definitions for instance pins or top level pins. This will cause routability problems later.
[11/06 17:18:18    111s] ### import design signature (5): route=1006679331 fixed_route=602883619 flt_obj=0 vio=1905142130 swire=282492057 shield_wire=1 net_attr=1456653029 dirty_area=0 del_dirty_area=0 cell=427080859 placement=1370685101 pin_access=1 inst_pattern=1 via=610195162 routing_via=1
[11/06 17:18:18    111s] ### Time Record (DB Import) is uninstalled.
[11/06 17:18:18    111s] #NanoRoute Version 21.17-s075_1 NR230308-2354/21_17-UB
[11/06 17:18:18    111s] #
[11/06 17:18:18    111s] #Wire/Via statistics before line assignment ...
[11/06 17:18:18    111s] #Total number of nets with non-default rule or having extra spacing = 4
[11/06 17:18:18    111s] #Total wire length = 698 um.
[11/06 17:18:18    111s] #Total half perimeter of net bounding box = 345 um.
[11/06 17:18:18    111s] #Total wire length on LAYER Metal1 = 0 um.
[11/06 17:18:18    111s] #Total wire length on LAYER Metal2 = 232 um.
[11/06 17:18:18    111s] #Total wire length on LAYER Metal3 = 304 um.
[11/06 17:18:18    111s] #Total wire length on LAYER Metal4 = 162 um.
[11/06 17:18:18    111s] #Total wire length on LAYER Metal5 = 0 um.
[11/06 17:18:18    111s] #Total wire length on LAYER Metal6 = 0 um.
[11/06 17:18:18    111s] #Total wire length on LAYER Metal7 = 0 um.
[11/06 17:18:18    111s] #Total wire length on LAYER Metal8 = 0 um.
[11/06 17:18:18    111s] #Total wire length on LAYER Metal9 = 0 um.
[11/06 17:18:18    111s] #Total wire length on LAYER Metal10 = 0 um.
[11/06 17:18:18    111s] #Total wire length on LAYER Metal11 = 0 um.
[11/06 17:18:18    111s] #Total number of vias = 502
[11/06 17:18:18    111s] #Up-Via Summary (total 502):
[11/06 17:18:18    111s] #           
[11/06 17:18:18    111s] #-----------------------
[11/06 17:18:18    111s] # Metal1            206
[11/06 17:18:18    111s] # Metal2            228
[11/06 17:18:18    111s] # Metal3             68
[11/06 17:18:18    111s] #-----------------------
[11/06 17:18:18    111s] #                   502 
[11/06 17:18:18    111s] #
[11/06 17:18:18    111s] ### Time Record (Data Preparation) is installed.
[11/06 17:18:18    111s] #Start routing data preparation on Thu Nov  6 17:18:18 2025
[11/06 17:18:18    111s] #
[11/06 17:18:18    111s] #Minimum voltage of a net in the design = 0.000.
[11/06 17:18:18    111s] #Maximum voltage of a net in the design = 1.320.
[11/06 17:18:18    111s] #Voltage range [0.000 - 1.320] has 1439 nets.
[11/06 17:18:18    111s] #Voltage range [0.900 - 1.320] has 1 net.
[11/06 17:18:18    111s] #Voltage range [0.000 - 0.000] has 1 net.
[11/06 17:18:18    111s] #Build and mark too close pins for the same net.
[11/06 17:18:18    111s] ### Time Record (Cell Pin Access) is installed.
[11/06 17:18:18    111s] #Initial pin access analysis.
[11/06 17:18:19    113s] #Detail pin access analysis.
[11/06 17:18:19    113s] ### Time Record (Cell Pin Access) is uninstalled.
[11/06 17:18:19    113s] # Metal1       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.13000
[11/06 17:18:19    113s] # Metal2       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
[11/06 17:18:19    113s] # Metal3       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
[11/06 17:18:19    113s] # Metal4       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
[11/06 17:18:19    113s] # Metal5       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
[11/06 17:18:19    113s] # Metal6       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
[11/06 17:18:19    113s] # Metal7       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
[11/06 17:18:19    113s] # Metal8       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
[11/06 17:18:19    113s] # Metal9       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
[11/06 17:18:19    113s] # Metal10      V   Track-Pitch = 0.50000    Line-2-Via Pitch = 0.42000
[11/06 17:18:19    113s] # Metal11      H   Track-Pitch = 0.47500    Line-2-Via Pitch = 0.43000
[11/06 17:18:19    113s] #Bottom routing layer index=1(Metal1), bottom routing layer for shielding=1(Metal1), bottom shield layer=1(Metal1)
[11/06 17:18:19    113s] #shield_bottom_stripe_layer=1(Metal1), shield_top_stripe_layer=11(Metal11)
[11/06 17:18:19    113s] #pin_access_rlayer=2(Metal2)
[11/06 17:18:19    113s] #shield_top_dpt_rlayer=-1 top_rlayer=11 top_trim_metal_rlayer=-1 rlayer_lowest=1 bottom_rlayer=1
[11/06 17:18:19    113s] #enable_trim_layer_shield=F enable_dpt_layer_shield=F has_line_end_grid=F
[11/06 17:18:19    113s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2123.05 (MB), peak = 2158.55 (MB)
[11/06 17:18:19    113s] #Regenerating Ggrids automatically.
[11/06 17:18:19    113s] #Auto generating G-grids with size=15 tracks, using layer Metal3's pitch = 0.19000.
[11/06 17:18:19    113s] #Using automatically generated G-grids.
[11/06 17:18:20    114s] #Done routing data preparation.
[11/06 17:18:20    114s] #cpu time = 00:00:03, elapsed time = 00:00:03, memory = 2127.88 (MB), peak = 2158.55 (MB)
[11/06 17:18:20    114s] ### Time Record (Data Preparation) is uninstalled.
[11/06 17:18:20    114s] 
[11/06 17:18:20    114s] Trim Metal Layers:
[11/06 17:18:20    114s] LayerId::1 widthSet size::1
[11/06 17:18:20    114s] LayerId::2 widthSet size::1
[11/06 17:18:20    114s] LayerId::3 widthSet size::1
[11/06 17:18:20    114s] LayerId::4 widthSet size::1
[11/06 17:18:20    114s] LayerId::5 widthSet size::1
[11/06 17:18:20    114s] LayerId::6 widthSet size::1
[11/06 17:18:20    114s] LayerId::7 widthSet size::1
[11/06 17:18:20    114s] LayerId::8 widthSet size::1
[11/06 17:18:20    114s] LayerId::9 widthSet size::1
[11/06 17:18:20    114s] LayerId::10 widthSet size::1
[11/06 17:18:20    114s] LayerId::11 widthSet size::1
[11/06 17:18:20    114s] Updating RC grid for preRoute extraction ...
[11/06 17:18:20    114s] eee: pegSigSF::1.070000
[11/06 17:18:20    114s] Initializing multi-corner resistance tables ...
[11/06 17:18:20    114s] eee: l::1 avDens::0.109233 usedTrk::245.773654 availTrk::2250.000000 sigTrk::245.773654
[11/06 17:18:20    114s] eee: l::2 avDens::0.020396 usedTrk::17.438771 availTrk::855.000000 sigTrk::17.438771
[11/06 17:18:20    114s] eee: l::3 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[11/06 17:18:20    114s] eee: l::4 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[11/06 17:18:20    114s] eee: l::5 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[11/06 17:18:20    114s] eee: l::6 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[11/06 17:18:20    114s] eee: l::7 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[11/06 17:18:20    114s] eee: l::8 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[11/06 17:18:20    114s] eee: l::9 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[11/06 17:18:20    114s] eee: l::10 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[11/06 17:18:20    114s] eee: l::11 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[11/06 17:18:20    114s] {RT rc_best 0 11 11 {8 0} {10 0} 2}
[11/06 17:18:20    114s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.000000 uaWl=0.000000 uaWlH=0.000000 aWlH=0.000000 lMod=0 pMax=0.815500 pMod=83 wcR=0.772700 newSi=0.001600 wHLS=1.931750 siPrev=0 viaL=0.000000 crit=0.000000 shortMod=0.000000 fMod=0.000000 
[11/06 17:18:20    114s] ### Successfully loaded pre-route RC model
[11/06 17:18:20    114s] ### Time Record (Line Assignment) is installed.
[11/06 17:18:20    114s] #
[11/06 17:18:20    114s] #Distribution of nets:
[11/06 17:18:20    114s] #  
[11/06 17:18:20    114s] # #pin range           #net       %
[11/06 17:18:20    114s] #------------------------------------
[11/06 17:18:20    114s] #          2             909 ( 63.1%)
[11/06 17:18:20    114s] #          3             348 ( 24.1%)
[11/06 17:18:20    114s] #          4              36 (  2.5%)
[11/06 17:18:20    114s] #          5              21 (  1.5%)
[11/06 17:18:20    114s] #          6               1 (  0.1%)
[11/06 17:18:20    114s] #          8              23 (  1.6%)
[11/06 17:18:20    114s] #          9               1 (  0.1%)
[11/06 17:18:20    114s] #  10  -  19              28 (  1.9%)
[11/06 17:18:20    114s] #  20  -  29              22 (  1.5%)
[11/06 17:18:20    114s] #  30  -  39               6 (  0.4%)
[11/06 17:18:20    114s] #  50  -  59               1 (  0.1%)
[11/06 17:18:20    114s] #  60  -  69               2 (  0.1%)
[11/06 17:18:20    114s] #  70  -  79               1 (  0.1%)
[11/06 17:18:20    114s] #     >=2000               0 (  0.0%)
[11/06 17:18:20    114s] #
[11/06 17:18:20    114s] #Total: 1441 nets, 1399 non-trivial nets
[11/06 17:18:20    114s] #                              #net       %
[11/06 17:18:20    114s] #-------------------------------------------
[11/06 17:18:20    114s] #  Fully global routed            4 ( 0.3%)
[11/06 17:18:20    114s] #  Clock                          4
[11/06 17:18:20    114s] #  Extra space                    4
[11/06 17:18:20    114s] #  Prefer layer range             4
[11/06 17:18:20    114s] #
[11/06 17:18:20    114s] #Nets in 1 layer range:
[11/06 17:18:20    114s] #  Bottom Pref.Layer    Top Pref.Layer       #net       %
[11/06 17:18:20    114s] #---------------------------------------------------------
[11/06 17:18:20    114s] #             Metal3           Metal4           4 (  0.3%)
[11/06 17:18:20    114s] #
[11/06 17:18:20    114s] #4 nets selected.
[11/06 17:18:20    114s] #
[11/06 17:18:20    114s] ### 
[11/06 17:18:20    114s] ### Net length summary before Line Assignment:
[11/06 17:18:20    114s] ### Layer     H-Len   V-Len         Total       #Up-Via
[11/06 17:18:20    114s] ### ---------------------------------------------------
[11/06 17:18:20    114s] ### Metal1        0       0       0(  0%)     206( 25%)
[11/06 17:18:20    114s] ### Metal2        0     228     228( 33%)     534( 66%)
[11/06 17:18:20    114s] ### Metal3      307       0     307( 44%)      68(  8%)
[11/06 17:18:20    114s] ### Metal4        0     161     161( 23%)       0(  0%)
[11/06 17:18:20    114s] ### Metal5        0       0       0(  0%)       0(  0%)
[11/06 17:18:20    114s] ### Metal6        0       0       0(  0%)       0(  0%)
[11/06 17:18:20    114s] ### Metal7        0       0       0(  0%)       0(  0%)
[11/06 17:18:20    114s] ### Metal8        0       0       0(  0%)       0(  0%)
[11/06 17:18:20    114s] ### Metal9        0       0       0(  0%)       0(  0%)
[11/06 17:18:20    114s] ### Metal10       0       0       0(  0%)       0(  0%)
[11/06 17:18:20    114s] ### Metal11       0       0       0(  0%)       0(  0%)
[11/06 17:18:20    114s] ### ---------------------------------------------------
[11/06 17:18:20    114s] ###             307     390     698           808      
[11/06 17:18:20    114s] ### 
[11/06 17:18:20    114s] ### Net length and overlap summary after Line Assignment:
[11/06 17:18:20    114s] ### Layer     H-Len   V-Len         Total       #Up-Via   #Overlap   Overlap-Len
[11/06 17:18:20    114s] ### ----------------------------------------------------------------------------
[11/06 17:18:20    114s] ### Metal1        0       0       0(  0%)     206( 40%)    0(  0%)     0(  0.0%)
[11/06 17:18:20    114s] ### Metal2        0     251     251( 36%)     254( 50%)    0(  0%)     0(  0.0%)
[11/06 17:18:20    114s] ### Metal3      293       0     293( 42%)      49( 10%)    0(  0%)     0(  0.0%)
[11/06 17:18:20    114s] ### Metal4        0     161     161( 23%)       0(  0%)    0(  0%)     0(  0.0%)
[11/06 17:18:20    114s] ### Metal5        0       0       0(  0%)       0(  0%)    0(  0%)     0(  0.0%)
[11/06 17:18:20    114s] ### Metal6        0       0       0(  0%)       0(  0%)    0(  0%)     0(  0.0%)
[11/06 17:18:20    114s] ### Metal7        0       0       0(  0%)       0(  0%)    0(  0%)     0(  0.0%)
[11/06 17:18:20    114s] ### Metal8        0       0       0(  0%)       0(  0%)    0(  0%)     0(  0.0%)
[11/06 17:18:20    114s] ### Metal9        0       0       0(  0%)       0(  0%)    0(  0%)     0(  0.0%)
[11/06 17:18:20    114s] ### Metal10       0       0       0(  0%)       0(  0%)    0(  0%)     0(  0.0%)
[11/06 17:18:20    114s] ### Metal11       0       0       0(  0%)       0(  0%)    0(  0%)     0(  0.0%)
[11/06 17:18:20    114s] ### ----------------------------------------------------------------------------
[11/06 17:18:20    114s] ###             293     412     706           509          0           0        
[11/06 17:18:20    114s] #
[11/06 17:18:20    114s] #Line Assignment statistics:
[11/06 17:18:20    114s] #Cpu time = 00:00:00
[11/06 17:18:20    114s] #Elapsed time = 00:00:00
[11/06 17:18:20    114s] #Increased memory = 0.91 (MB)
[11/06 17:18:20    114s] #Total memory = 2131.00 (MB)
[11/06 17:18:20    114s] #Peak memory = 2158.55 (MB)
[11/06 17:18:20    114s] #End Line Assignment: cpu:00:00:00, real:00:00:00, mem:2.1 GB, peak:2.1 GB
[11/06 17:18:20    114s] ### Time Record (Line Assignment) is uninstalled.
[11/06 17:18:20    114s] #
[11/06 17:18:20    114s] #Wire/Via statistics after line assignment ...
[11/06 17:18:20    114s] #Total number of nets with non-default rule or having extra spacing = 4
[11/06 17:18:20    114s] #Total wire length = 706 um.
[11/06 17:18:20    114s] #Total half perimeter of net bounding box = 345 um.
[11/06 17:18:20    114s] #Total wire length on LAYER Metal1 = 0 um.
[11/06 17:18:20    114s] #Total wire length on LAYER Metal2 = 251 um.
[11/06 17:18:20    114s] #Total wire length on LAYER Metal3 = 294 um.
[11/06 17:18:20    114s] #Total wire length on LAYER Metal4 = 161 um.
[11/06 17:18:20    114s] #Total wire length on LAYER Metal5 = 0 um.
[11/06 17:18:20    114s] #Total wire length on LAYER Metal6 = 0 um.
[11/06 17:18:20    114s] #Total wire length on LAYER Metal7 = 0 um.
[11/06 17:18:20    114s] #Total wire length on LAYER Metal8 = 0 um.
[11/06 17:18:20    114s] #Total wire length on LAYER Metal9 = 0 um.
[11/06 17:18:20    114s] #Total wire length on LAYER Metal10 = 0 um.
[11/06 17:18:20    114s] #Total wire length on LAYER Metal11 = 0 um.
[11/06 17:18:20    114s] #Total number of vias = 509
[11/06 17:18:20    114s] #Up-Via Summary (total 509):
[11/06 17:18:20    114s] #           
[11/06 17:18:20    114s] #-----------------------
[11/06 17:18:20    114s] # Metal1            206
[11/06 17:18:20    114s] # Metal2            254
[11/06 17:18:20    114s] # Metal3             49
[11/06 17:18:20    114s] #-----------------------
[11/06 17:18:20    114s] #                   509 
[11/06 17:18:20    114s] #
[11/06 17:18:20    114s] #Routing data preparation, pin analysis, line assignment statistics:
[11/06 17:18:20    114s] #Cpu time = 00:00:03
[11/06 17:18:20    114s] #Elapsed time = 00:00:03
[11/06 17:18:20    114s] #Increased memory = 12.68 (MB)
[11/06 17:18:20    114s] #Total memory = 2129.17 (MB)
[11/06 17:18:20    114s] #Peak memory = 2158.55 (MB)
[11/06 17:18:20    114s] #RTESIG:78da9593cf4fc32014c73dfb57bcb01d66e29407adb083179379326ae68feb525bd634b6
[11/06 17:18:20    114s] #       b014aaf1bff74d8dc9965aecad940fdfc7fb0093e9f372054ce019aab9e72a5d23dcae84
[11/06 17:18:20    114s] #       e492ebb99069722e704d534f57ec7832bdbb7f14c020f3be2aedba7185b9cc6b97bf42a8
[11/06 17:18:20    114s] #       9aca96df7f90c1cc8796c6a7d079d3823721d0e8e4274041683b03b317e7ea5e4269d864
[11/06 17:18:20    114s] #       b5ff458a0f9b35550e85d9645d1d0e684c927dbcafa65c80e030ab6c30a5697b19c9f998
[11/06 17:18:20    114s] #       b29222237da45a010b6eeb6a577e40ed48d07bd59a613d8ad3a288428512d8cdf2fa616b
[11/06 17:18:20    114s] #       f22aab57ae0b66f73dbc6a9188515e3962542ca2bcd8d310c9c414c7e1e3d2754ac28927
[11/06 17:18:20    114s] #       11c6764dff960579889c1c2a45a7f0d5fcb053545412d3e19b45dbd2c0de64244aefae8b
[11/06 17:18:20    114s] #       0f992db2b618ec406bcab3ce0ef62950c8589f62672cfa78a8de3fa0858a43e2f08df542
[11/06 17:18:20    114s] #       3201f6a7aba34f05c47828
[11/06 17:18:20    114s] #
[11/06 17:18:20    114s] #Skip comparing routing design signature in db-snapshot flow
[11/06 17:18:20    114s] ### Time Record (Detail Routing) is installed.
[11/06 17:18:20    114s] ### drc_pitch = 4500 ( 2.25000 um) drc_range = 3500 ( 1.75000 um) route_pitch = 2400 ( 1.20000 um) patch_pitch = 6800 ( 3.40000 um) top_route_layer = 11 top_pin_layer = 11
[11/06 17:18:20    114s] #
[11/06 17:18:20    114s] #Start Detail Routing..
[11/06 17:18:20    114s] #start initial detail routing ...
[11/06 17:18:20    114s] ### Design has 4 dirty nets
[11/06 17:18:21    115s] ### Routing stats: routing = 93.57% drc-check-only = 4.05%
[11/06 17:18:21    115s] #   number of violations = 0
[11/06 17:18:21    115s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 2131.64 (MB), peak = 2158.55 (MB)
[11/06 17:18:21    115s] #Complete Detail Routing.
[11/06 17:18:21    115s] #Total number of nets with non-default rule or having extra spacing = 4
[11/06 17:18:21    115s] #Total wire length = 766 um.
[11/06 17:18:21    115s] #Total half perimeter of net bounding box = 345 um.
[11/06 17:18:21    115s] #Total wire length on LAYER Metal1 = 0 um.
[11/06 17:18:21    115s] #Total wire length on LAYER Metal2 = 145 um.
[11/06 17:18:21    115s] #Total wire length on LAYER Metal3 = 376 um.
[11/06 17:18:21    115s] #Total wire length on LAYER Metal4 = 245 um.
[11/06 17:18:21    115s] #Total wire length on LAYER Metal5 = 0 um.
[11/06 17:18:21    115s] #Total wire length on LAYER Metal6 = 0 um.
[11/06 17:18:21    115s] #Total wire length on LAYER Metal7 = 0 um.
[11/06 17:18:21    115s] #Total wire length on LAYER Metal8 = 0 um.
[11/06 17:18:21    115s] #Total wire length on LAYER Metal9 = 0 um.
[11/06 17:18:21    115s] #Total wire length on LAYER Metal10 = 0 um.
[11/06 17:18:21    115s] #Total wire length on LAYER Metal11 = 0 um.
[11/06 17:18:21    115s] #Total number of vias = 474
[11/06 17:18:21    115s] #Up-Via Summary (total 474):
[11/06 17:18:21    115s] #           
[11/06 17:18:21    115s] #-----------------------
[11/06 17:18:21    115s] # Metal1            206
[11/06 17:18:21    115s] # Metal2            169
[11/06 17:18:21    115s] # Metal3             99
[11/06 17:18:21    115s] #-----------------------
[11/06 17:18:21    115s] #                   474 
[11/06 17:18:21    115s] #
[11/06 17:18:21    115s] #Total number of DRC violations = 0
[11/06 17:18:21    115s] ### Time Record (Detail Routing) is uninstalled.
[11/06 17:18:21    115s] #Cpu time = 00:00:01
[11/06 17:18:21    115s] #Elapsed time = 00:00:01
[11/06 17:18:21    115s] #Increased memory = 2.47 (MB)
[11/06 17:18:21    115s] #Total memory = 2131.64 (MB)
[11/06 17:18:21    115s] #Peak memory = 2158.55 (MB)
[11/06 17:18:21    115s] #Skip updating routing design signature in db-snapshot flow
[11/06 17:18:21    115s] #detailRoute Statistics:
[11/06 17:18:21    115s] #Cpu time = 00:00:01
[11/06 17:18:21    115s] #Elapsed time = 00:00:01
[11/06 17:18:21    115s] #Increased memory = 2.47 (MB)
[11/06 17:18:21    115s] #Total memory = 2131.64 (MB)
[11/06 17:18:21    115s] #Peak memory = 2158.55 (MB)
[11/06 17:18:21    115s] ### Time Record (DB Export) is installed.
[11/06 17:18:21    115s] ### export design design signature (10): route=11023859 fixed_route=602883619 flt_obj=0 vio=1905142130 swire=282492057 shield_wire=1 net_attr=937419803 dirty_area=0 del_dirty_area=0 cell=427080859 placement=1370685101 pin_access=1717975615 inst_pattern=1 via=610195162 routing_via=995836026
[11/06 17:18:21    115s] ### Time Record (DB Export) is uninstalled.
[11/06 17:18:21    115s] ### Time Record (Post Callback) is installed.
[11/06 17:18:21    115s] ### Time Record (Post Callback) is uninstalled.
[11/06 17:18:21    115s] #
[11/06 17:18:21    115s] #globalDetailRoute statistics:
[11/06 17:18:21    115s] #Cpu time = 00:00:04
[11/06 17:18:21    115s] #Elapsed time = 00:00:04
[11/06 17:18:21    115s] #Increased memory = 21.28 (MB)
[11/06 17:18:21    115s] #Total memory = 2136.95 (MB)
[11/06 17:18:21    115s] #Peak memory = 2158.55 (MB)
[11/06 17:18:21    115s] #Number of warnings = 2
[11/06 17:18:21    115s] #Total number of warnings = 2
[11/06 17:18:21    115s] #Number of fails = 0
[11/06 17:18:21    115s] #Total number of fails = 0
[11/06 17:18:21    115s] #Complete globalDetailRoute on Thu Nov  6 17:18:21 2025
[11/06 17:18:21    115s] #
[11/06 17:18:21    115s] ### import design signature (11): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=0 placement=0 pin_access=1717975615 inst_pattern=1 via=610195162 routing_via=995836026
[11/06 17:18:21    115s] ### Time Record (globalDetailRoute) is uninstalled.
[11/06 17:18:21    115s] ### 
[11/06 17:18:21    115s] ###   Scalability Statistics
[11/06 17:18:21    115s] ### 
[11/06 17:18:21    115s] ### --------------------------------+----------------+----------------+----------------+
[11/06 17:18:21    115s] ###   globalDetailRoute             |        cpu time|    elapsed time|     scalability|
[11/06 17:18:21    115s] ### --------------------------------+----------------+----------------+----------------+
[11/06 17:18:21    115s] ###   Pre Callback                  |        00:00:00|        00:00:00|             1.0|
[11/06 17:18:21    115s] ###   Post Callback                 |        00:00:00|        00:00:00|             1.0|
[11/06 17:18:21    115s] ###   Timing Data Generation        |        00:00:00|        00:00:00|             1.0|
[11/06 17:18:21    115s] ###   DB Import                     |        00:00:00|        00:00:00|             1.0|
[11/06 17:18:21    115s] ###   DB Export                     |        00:00:00|        00:00:00|             1.0|
[11/06 17:18:21    115s] ###   Cell Pin Access               |        00:00:01|        00:00:01|             1.0|
[11/06 17:18:21    115s] ###   Data Preparation              |        00:00:01|        00:00:01|             1.0|
[11/06 17:18:21    115s] ###   Detail Routing                |        00:00:01|        00:00:01|             1.0|
[11/06 17:18:21    115s] ###   Line Assignment               |        00:00:00|        00:00:00|             1.0|
[11/06 17:18:21    115s] ###   Entire Command                |        00:00:04|        00:00:04|             1.0|
[11/06 17:18:21    115s] ### --------------------------------+----------------+----------------+----------------+
[11/06 17:18:21    115s] ### 
[11/06 17:18:21    115s] % End globalDetailRoute (date=11/06 17:18:21, total cpu=0:00:03.6, real=0:00:03.0, peak res=2158.5M, current mem=2137.1M)
[11/06 17:18:21    115s]         NanoRoute done. (took cpu=0:00:03.6 real=0:00:03.6)
[11/06 17:18:21    115s]       Clock detailed routing done.
[11/06 17:18:21    115s] Skipping check of guided vs. routed net lengths.
[11/06 17:18:21    115s] Set FIXED routing status on 4 net(s)
[11/06 17:18:21    115s] Set FIXED placed status on 3 instance(s)
[11/06 17:18:21    115s]       Route Remaining Unrouted Nets...
[11/06 17:18:21    115s] Running earlyGlobalRoute to complete any remaining unrouted nets.
[11/06 17:18:21    115s] OPERPROF: Starting spDPlaceCleanup(full) at level 1, MEM:2709.7M, EPOCH TIME: 1762467501.735096
[11/06 17:18:21    115s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/06 17:18:21    115s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/06 17:18:21    115s] All LLGs are deleted
[11/06 17:18:21    115s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/06 17:18:21    115s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/06 17:18:21    115s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2709.7M, EPOCH TIME: 1762467501.735208
[11/06 17:18:21    115s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2709.7M, EPOCH TIME: 1762467501.735250
[11/06 17:18:21    115s] OPERPROF: Finished spDPlaceCleanup(full) at level 1, CPU:0.000, REAL:0.000, MEM:2709.7M, EPOCH TIME: 1762467501.735349
[11/06 17:18:21    115s] ### Creating LA Mngr. totSessionCpu=0:01:55 mem=2709.7M
[11/06 17:18:21    115s] ### Creating LA Mngr, finished. totSessionCpu=0:01:55 mem=2709.7M
[11/06 17:18:21    115s] [NR-eGR] Started Early Global Route kernel ( Curr Mem: 2709.67 MB )
[11/06 17:18:21    115s] (I)      ==================== Layers =====================
[11/06 17:18:21    115s] (I)      +-----+----+---------+---------+--------+-------+
[11/06 17:18:21    115s] (I)      | DB# | ID |    Name |    Type | #Masks | Extra |
[11/06 17:18:21    115s] (I)      +-----+----+---------+---------+--------+-------+
[11/06 17:18:21    115s] (I)      |  33 |  0 |    Cont |     cut |      1 |       |
[11/06 17:18:21    115s] (I)      |   1 |  1 |  Metal1 |    wire |      1 |       |
[11/06 17:18:21    115s] (I)      |  34 |  1 |    Via1 |     cut |      1 |       |
[11/06 17:18:21    115s] (I)      |   2 |  2 |  Metal2 |    wire |      1 |       |
[11/06 17:18:21    115s] (I)      |  35 |  2 |    Via2 |     cut |      1 |       |
[11/06 17:18:21    115s] (I)      |   3 |  3 |  Metal3 |    wire |      1 |       |
[11/06 17:18:21    115s] (I)      |  36 |  3 |    Via3 |     cut |      1 |       |
[11/06 17:18:21    115s] (I)      |   4 |  4 |  Metal4 |    wire |      1 |       |
[11/06 17:18:21    115s] (I)      |  37 |  4 |    Via4 |     cut |      1 |       |
[11/06 17:18:21    115s] (I)      |   5 |  5 |  Metal5 |    wire |      1 |       |
[11/06 17:18:21    115s] (I)      |  38 |  5 |    Via5 |     cut |      1 |       |
[11/06 17:18:21    115s] (I)      |   6 |  6 |  Metal6 |    wire |      1 |       |
[11/06 17:18:21    115s] (I)      |  39 |  6 |    Via6 |     cut |      1 |       |
[11/06 17:18:21    115s] (I)      |   7 |  7 |  Metal7 |    wire |      1 |       |
[11/06 17:18:21    115s] (I)      |  40 |  7 |    Via7 |     cut |      1 |       |
[11/06 17:18:21    115s] (I)      |   8 |  8 |  Metal8 |    wire |      1 |       |
[11/06 17:18:21    115s] (I)      |  41 |  8 |    Via8 |     cut |      1 |       |
[11/06 17:18:21    115s] (I)      |   9 |  9 |  Metal9 |    wire |      1 |       |
[11/06 17:18:21    115s] (I)      |  42 |  9 |    Via9 |     cut |      1 |       |
[11/06 17:18:21    115s] (I)      |  10 | 10 | Metal10 |    wire |      1 |       |
[11/06 17:18:21    115s] (I)      |  43 | 10 |   Via10 |     cut |      1 |       |
[11/06 17:18:21    115s] (I)      |  11 | 11 | Metal11 |    wire |      1 |       |
[11/06 17:18:21    115s] (I)      +-----+----+---------+---------+--------+-------+
[11/06 17:18:21    115s] (I)      |  64 | 64 | OVERLAP | overlap |        |       |
[11/06 17:18:21    115s] (I)      |  65 | 65 | PWdummy |   other |        |    MS |
[11/06 17:18:21    115s] (I)      |  66 | 66 |   Nwell |   other |        |    MS |
[11/06 17:18:21    115s] (I)      |  67 | 67 |   Oxide |   other |        |    MS |
[11/06 17:18:21    115s] (I)      |  68 | 68 |    Nhvt | implant |        |       |
[11/06 17:18:21    115s] (I)      |  69 | 69 |    Nimp | implant |        |       |
[11/06 17:18:21    115s] (I)      |  70 | 70 |    Phvt | implant |        |       |
[11/06 17:18:21    115s] (I)      |  71 | 71 |    Pimp | implant |        |       |
[11/06 17:18:21    115s] (I)      |  72 | 72 |    Nzvt | implant |        |       |
[11/06 17:18:21    115s] (I)      |  73 | 73 |    Nlvt | implant |        |       |
[11/06 17:18:21    115s] (I)      |  74 | 74 |    Plvt | implant |        |       |
[11/06 17:18:21    115s] (I)      |  75 | 75 |  SiProt | implant |        |       |
[11/06 17:18:21    115s] (I)      |   0 |  0 |    Poly |   other |        |    MS |
[11/06 17:18:21    115s] (I)      |  44 | 44 | Bondpad |   other |        |       |
[11/06 17:18:21    115s] (I)      +-----+----+---------+---------+--------+-------+
[11/06 17:18:21    115s] (I)      Started Import and model ( Curr Mem: 2709.67 MB )
[11/06 17:18:21    115s] (I)      Default pattern map key = mult_unsigned_default.
[11/06 17:18:21    115s] (I)      == Non-default Options ==
[11/06 17:18:21    115s] (I)      Maximum routing layer                              : 11
[11/06 17:18:21    115s] (I)      Number of threads                                  : 1
[11/06 17:18:21    115s] (I)      Method to set GCell size                           : row
[11/06 17:18:21    115s] (I)      Counted 221 PG shapes. We will not process PG shapes layer by layer.
[11/06 17:18:21    115s] (I)      Use row-based GCell size
[11/06 17:18:21    115s] (I)      Use row-based GCell align
[11/06 17:18:21    115s] (I)      layer 0 area = 80000
[11/06 17:18:21    115s] (I)      layer 1 area = 80000
[11/06 17:18:21    115s] (I)      layer 2 area = 80000
[11/06 17:18:21    115s] (I)      layer 3 area = 80000
[11/06 17:18:21    115s] (I)      layer 4 area = 80000
[11/06 17:18:21    115s] (I)      layer 5 area = 80000
[11/06 17:18:21    115s] (I)      layer 6 area = 80000
[11/06 17:18:21    115s] (I)      layer 7 area = 80000
[11/06 17:18:21    115s] (I)      layer 8 area = 80000
[11/06 17:18:21    115s] (I)      layer 9 area = 400000
[11/06 17:18:21    115s] (I)      layer 10 area = 400000
[11/06 17:18:21    115s] (I)      GCell unit size   : 3420
[11/06 17:18:21    115s] (I)      GCell multiplier  : 1
[11/06 17:18:21    115s] (I)      GCell row height  : 3420
[11/06 17:18:21    115s] (I)      Actual row height : 3420
[11/06 17:18:21    115s] (I)      GCell align ref   : 10000 10260
[11/06 17:18:21    115s] [NR-eGR] Track table information for default rule: 
[11/06 17:18:21    115s] [NR-eGR] Metal1 has single uniform track structure
[11/06 17:18:21    115s] [NR-eGR] Metal2 has single uniform track structure
[11/06 17:18:21    115s] [NR-eGR] Metal3 has single uniform track structure
[11/06 17:18:21    115s] [NR-eGR] Metal4 has single uniform track structure
[11/06 17:18:21    115s] [NR-eGR] Metal5 has single uniform track structure
[11/06 17:18:21    115s] [NR-eGR] Metal6 has single uniform track structure
[11/06 17:18:21    115s] [NR-eGR] Metal7 has single uniform track structure
[11/06 17:18:21    115s] [NR-eGR] Metal8 has single uniform track structure
[11/06 17:18:21    115s] [NR-eGR] Metal9 has single uniform track structure
[11/06 17:18:21    115s] [NR-eGR] Metal10 has single uniform track structure
[11/06 17:18:21    115s] [NR-eGR] Metal11 has single uniform track structure
[11/06 17:18:21    115s] (I)      ================== Default via ===================
[11/06 17:18:21    115s] (I)      +----+------------------+------------------------+
[11/06 17:18:21    115s] (I)      |  Z | Code  Single-Cut | Code  Multi-Cut        |
[11/06 17:18:21    115s] (I)      +----+------------------+------------------------+
[11/06 17:18:21    115s] (I)      |  1 |    3  M2_M1_VH   |    7  M2_M1_1x2_HV_N   |
[11/06 17:18:21    115s] (I)      |  2 |   11  M3_M2_HV   |   15  M3_M2_2x1_VH_E   |
[11/06 17:18:21    115s] (I)      |  3 |   21  M4_M3_VH   |   25  M4_M3_2x1_HV_E   |
[11/06 17:18:21    115s] (I)      |  4 |   31  M5_M4_HV   |   35  M5_M4_2x1_VH_E   |
[11/06 17:18:21    115s] (I)      |  5 |   41  M6_M5_VH   |   47  M6_M5_1x2_HV_N   |
[11/06 17:18:21    115s] (I)      |  6 |   51  M7_M6_HV   |   55  M7_M6_2x1_VH_E   |
[11/06 17:18:21    115s] (I)      |  7 |   61  M8_M7_VH   |   67  M8_M7_1x2_HV_N   |
[11/06 17:18:21    115s] (I)      |  8 |   71  M9_M8_HV   |   75  M9_M8_2x1_VH_E   |
[11/06 17:18:21    115s] (I)      |  9 |   81  M10_M9_VH  |   83  M10_M9_2x1_HV_E  |
[11/06 17:18:21    115s] (I)      | 10 |   89  M11_M10_HV |   93  M11_M10_2x1_VH_E |
[11/06 17:18:21    115s] (I)      +----+------------------+------------------------+
[11/06 17:18:21    115s] [NR-eGR] Read 94 PG shapes
[11/06 17:18:21    115s] [NR-eGR] Read 0 clock shapes
[11/06 17:18:21    115s] [NR-eGR] Read 0 other shapes
[11/06 17:18:21    115s] [NR-eGR] #Routing Blockages  : 0
[11/06 17:18:21    115s] [NR-eGR] #Instance Blockages : 0
[11/06 17:18:21    115s] [NR-eGR] #PG Blockages       : 94
[11/06 17:18:21    115s] [NR-eGR] #Halo Blockages     : 0
[11/06 17:18:21    115s] [NR-eGR] #Boundary Blockages : 0
[11/06 17:18:21    115s] [NR-eGR] #Clock Blockages    : 0
[11/06 17:18:21    115s] [NR-eGR] #Other Blockages    : 0
[11/06 17:18:21    115s] (I)      Design has 0 blackboxes considered as all layer blockages.
[11/06 17:18:21    115s] [NR-eGR] Num Prerouted Nets = 4  Num Prerouted Wires = 546
[11/06 17:18:21    115s] [NR-eGR] Read 1399 nets ( ignored 4 )
[11/06 17:18:21    115s] (I)      early_global_route_priority property id does not exist.
[11/06 17:18:21    115s] (I)      Read Num Blocks=94  Num Prerouted Wires=546  Num CS=0
[11/06 17:18:21    115s] (I)      Layer 1 (V) : #blockages 94 : #preroutes 331
[11/06 17:18:21    115s] (I)      Layer 2 (H) : #blockages 0 : #preroutes 190
[11/06 17:18:21    115s] (I)      Layer 3 (V) : #blockages 0 : #preroutes 25
[11/06 17:18:21    115s] (I)      Layer 4 (H) : #blockages 0 : #preroutes 0
[11/06 17:18:21    115s] (I)      Layer 5 (V) : #blockages 0 : #preroutes 0
[11/06 17:18:21    115s] (I)      Layer 6 (H) : #blockages 0 : #preroutes 0
[11/06 17:18:21    115s] (I)      Layer 7 (V) : #blockages 0 : #preroutes 0
[11/06 17:18:21    115s] (I)      Layer 8 (H) : #blockages 0 : #preroutes 0
[11/06 17:18:21    115s] (I)      Layer 9 (V) : #blockages 0 : #preroutes 0
[11/06 17:18:21    115s] (I)      Layer 10 (H) : #blockages 0 : #preroutes 0
[11/06 17:18:21    115s] (I)      Number of ignored nets                =      4
[11/06 17:18:21    115s] (I)      Number of connected nets              =      0
[11/06 17:18:21    115s] (I)      Number of fixed nets                  =      4.  Ignored: Yes
[11/06 17:18:21    115s] (I)      Number of clock nets                  =      4.  Ignored: No
[11/06 17:18:21    115s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[11/06 17:18:21    115s] (I)      Number of special nets                =      0.  Ignored: Yes
[11/06 17:18:21    115s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[11/06 17:18:21    115s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[11/06 17:18:21    115s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[11/06 17:18:21    115s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[11/06 17:18:21    115s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[11/06 17:18:21    115s] (I)      Ndr track 0 does not exist
[11/06 17:18:21    115s] (I)      ---------------------Grid Graph Info--------------------
[11/06 17:18:21    115s] (I)      Routing area        : (0, 0) - (170800, 157320)
[11/06 17:18:21    115s] (I)      Core area           : (10000, 10260) - (160800, 147060)
[11/06 17:18:21    115s] (I)      Site width          :   400  (dbu)
[11/06 17:18:21    115s] (I)      Row height          :  3420  (dbu)
[11/06 17:18:21    115s] (I)      GCell row height    :  3420  (dbu)
[11/06 17:18:21    115s] (I)      GCell width         :  3420  (dbu)
[11/06 17:18:21    115s] (I)      GCell height        :  3420  (dbu)
[11/06 17:18:21    115s] (I)      Grid                :    50    46    11
[11/06 17:18:21    115s] (I)      Layer numbers       :     1     2     3     4     5     6     7     8     9    10    11
[11/06 17:18:21    115s] (I)      Vertical capacity   :     0  3420     0  3420     0  3420     0  3420     0  3420     0
[11/06 17:18:21    115s] (I)      Horizontal capacity :     0     0  3420     0  3420     0  3420     0  3420     0  3420
[11/06 17:18:21    115s] (I)      Default wire width  :   120   160   160   160   160   160   160   160   160   440   440
[11/06 17:18:21    115s] (I)      Default wire space  :   120   140   140   140   140   140   140   140   140   400   400
[11/06 17:18:21    115s] (I)      Default wire pitch  :   240   300   300   300   300   300   300   300   300   840   840
[11/06 17:18:21    115s] (I)      Default pitch size  :   240   400   380   400   380   400   380   400   380  1000   950
[11/06 17:18:21    115s] (I)      First track coord   :   190   200   190   200   190   200   190   200   190  1200   950
[11/06 17:18:21    115s] (I)      Num tracks per GCell: 14.25  8.55  9.00  8.55  9.00  8.55  9.00  8.55  9.00  3.42  3.60
[11/06 17:18:21    115s] (I)      Total num of tracks :   414   427   414   427   414   427   414   427   414   170   165
[11/06 17:18:21    115s] (I)      Num of masks        :     1     1     1     1     1     1     1     1     1     1     1
[11/06 17:18:21    115s] (I)      Num of trim masks   :     0     0     0     0     0     0     0     0     0     0     0
[11/06 17:18:21    115s] (I)      --------------------------------------------------------
[11/06 17:18:21    115s] 
[11/06 17:18:21    115s] [NR-eGR] ============ Routing rule table ============
[11/06 17:18:21    115s] [NR-eGR] Rule id: 1  Nets: 1395
[11/06 17:18:21    115s] (I)      ID:1 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[11/06 17:18:21    115s] (I)                    Layer    2    3    4    5    6    7    8    9    10   11 
[11/06 17:18:21    115s] (I)                    Pitch  400  380  400  380  400  380  400  380  1000  950 
[11/06 17:18:21    115s] (I)             #Used tracks    1    1    1    1    1    1    1    1     1    1 
[11/06 17:18:21    115s] (I)       #Fully used tracks    1    1    1    1    1    1    1    1     1    1 
[11/06 17:18:21    115s] [NR-eGR] ========================================
[11/06 17:18:21    115s] [NR-eGR] 
[11/06 17:18:21    115s] (I)      =============== Blocked Tracks ===============
[11/06 17:18:21    115s] (I)      +-------+---------+----------+---------------+
[11/06 17:18:21    115s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[11/06 17:18:21    115s] (I)      +-------+---------+----------+---------------+
[11/06 17:18:21    115s] (I)      |     1 |       0 |        0 |         0.00% |
[11/06 17:18:21    115s] (I)      |     2 |   19642 |     1260 |         6.41% |
[11/06 17:18:21    115s] (I)      |     3 |   20700 |        0 |         0.00% |
[11/06 17:18:21    115s] (I)      |     4 |   19642 |        0 |         0.00% |
[11/06 17:18:21    115s] (I)      |     5 |   20700 |        0 |         0.00% |
[11/06 17:18:21    115s] (I)      |     6 |   19642 |        0 |         0.00% |
[11/06 17:18:21    115s] (I)      |     7 |   20700 |        0 |         0.00% |
[11/06 17:18:21    115s] (I)      |     8 |   19642 |        0 |         0.00% |
[11/06 17:18:21    115s] (I)      |     9 |   20700 |        0 |         0.00% |
[11/06 17:18:21    115s] (I)      |    10 |    7820 |        0 |         0.00% |
[11/06 17:18:21    115s] (I)      |    11 |    8250 |        0 |         0.00% |
[11/06 17:18:21    115s] (I)      +-------+---------+----------+---------------+
[11/06 17:18:21    115s] (I)      Finished Import and model ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2709.67 MB )
[11/06 17:18:21    115s] (I)      Reset routing kernel
[11/06 17:18:21    115s] (I)      Started Global Routing ( Curr Mem: 2709.67 MB )
[11/06 17:18:21    115s] (I)      totalPins=4457  totalGlobalPin=4271 (95.83%)
[11/06 17:18:21    115s] (I)      total 2D Cap : 176194 = (91050 H, 85144 V)
[11/06 17:18:21    115s] [NR-eGR] Layer group 1: route 1395 net(s) in layer range [2, 11]
[11/06 17:18:21    115s] (I)      
[11/06 17:18:21    115s] (I)      ============  Phase 1a Route ============
[11/06 17:18:21    115s] (I)      Usage: 8286 = (4243 H, 4043 V) = (4.66% H, 4.75% V) = (7.256e+03um H, 6.914e+03um V)
[11/06 17:18:21    115s] (I)      
[11/06 17:18:21    115s] (I)      ============  Phase 1b Route ============
[11/06 17:18:21    115s] (I)      Usage: 8286 = (4243 H, 4043 V) = (4.66% H, 4.75% V) = (7.256e+03um H, 6.914e+03um V)
[11/06 17:18:21    115s] (I)      Overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.416906e+04um
[11/06 17:18:21    115s] (I)      Congestion metric : 0.00%H 0.00%V, 0.00%HV
[11/06 17:18:21    115s] (I)      Congestion threshold : each 60.00, sum 90.00
[11/06 17:18:21    115s] (I)      
[11/06 17:18:21    115s] (I)      ============  Phase 1c Route ============
[11/06 17:18:21    115s] (I)      Usage: 8286 = (4243 H, 4043 V) = (4.66% H, 4.75% V) = (7.256e+03um H, 6.914e+03um V)
[11/06 17:18:21    115s] (I)      
[11/06 17:18:21    115s] (I)      ============  Phase 1d Route ============
[11/06 17:18:21    115s] (I)      Usage: 8286 = (4243 H, 4043 V) = (4.66% H, 4.75% V) = (7.256e+03um H, 6.914e+03um V)
[11/06 17:18:21    115s] (I)      
[11/06 17:18:21    115s] (I)      ============  Phase 1e Route ============
[11/06 17:18:21    115s] (I)      Usage: 8286 = (4243 H, 4043 V) = (4.66% H, 4.75% V) = (7.256e+03um H, 6.914e+03um V)
[11/06 17:18:21    115s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.416906e+04um
[11/06 17:18:21    115s] (I)      
[11/06 17:18:21    115s] (I)      ============  Phase 1l Route ============
[11/06 17:18:21    115s] (I)                  capacity    demand   overflow    blocked   non-blocked   
[11/06 17:18:21    115s] (I)      Layer  2:      17999      4915         1         291       18947    ( 1.51%) 
[11/06 17:18:21    115s] (I)      Layer  3:      20286      4516         0           0       20286    ( 0.00%) 
[11/06 17:18:21    115s] (I)      Layer  4:      19216      1642         0         376       18861    ( 1.96%) 
[11/06 17:18:21    115s] (I)      Layer  5:      20286       659         0           0       20286    ( 0.00%) 
[11/06 17:18:21    115s] (I)      Layer  6:      19215        13         0         385       18853    ( 2.00%) 
[11/06 17:18:21    115s] (I)      Layer  7:      20286         1         0           0       20286    ( 0.00%) 
[11/06 17:18:21    115s] (I)      Layer  8:      19215         0         0         385       18853    ( 2.00%) 
[11/06 17:18:21    115s] (I)      Layer  9:      20286         0         0           0       20286    ( 0.00%) 
[11/06 17:18:21    115s] (I)      Layer 10:       7650         0         0         154        7541    ( 2.00%) 
[11/06 17:18:21    115s] (I)      Layer 11:       8085         0         0           0        8114    ( 0.00%) 
[11/06 17:18:21    115s] (I)      Total:        172524     11746         1        1587      172310    ( 0.91%) 
[11/06 17:18:21    115s] (I)      
[11/06 17:18:21    115s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[11/06 17:18:21    115s] [NR-eGR]                        OverCon            
[11/06 17:18:21    115s] [NR-eGR]                         #Gcell     %Gcell
[11/06 17:18:21    115s] [NR-eGR]        Layer               (1)    OverCon
[11/06 17:18:21    115s] [NR-eGR] ----------------------------------------------
[11/06 17:18:21    115s] [NR-eGR]  Metal1 ( 1)         0( 0.00%)   ( 0.00%) 
[11/06 17:18:21    115s] [NR-eGR]  Metal2 ( 2)         1( 0.05%)   ( 0.05%) 
[11/06 17:18:21    115s] [NR-eGR]  Metal3 ( 3)         0( 0.00%)   ( 0.00%) 
[11/06 17:18:21    115s] [NR-eGR]  Metal4 ( 4)         0( 0.00%)   ( 0.00%) 
[11/06 17:18:21    115s] [NR-eGR]  Metal5 ( 5)         0( 0.00%)   ( 0.00%) 
[11/06 17:18:21    115s] [NR-eGR]  Metal6 ( 6)         0( 0.00%)   ( 0.00%) 
[11/06 17:18:21    115s] [NR-eGR]  Metal7 ( 7)         0( 0.00%)   ( 0.00%) 
[11/06 17:18:21    115s] [NR-eGR]  Metal8 ( 8)         0( 0.00%)   ( 0.00%) 
[11/06 17:18:21    115s] [NR-eGR]  Metal9 ( 9)         0( 0.00%)   ( 0.00%) 
[11/06 17:18:21    115s] [NR-eGR] Metal10 (10)         0( 0.00%)   ( 0.00%) 
[11/06 17:18:21    115s] [NR-eGR] Metal11 (11)         0( 0.00%)   ( 0.00%) 
[11/06 17:18:21    115s] [NR-eGR] ----------------------------------------------
[11/06 17:18:21    115s] [NR-eGR]        Total         1( 0.00%)   ( 0.00%) 
[11/06 17:18:21    115s] [NR-eGR] 
[11/06 17:18:21    115s] (I)      Finished Global Routing ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 2709.67 MB )
[11/06 17:18:21    115s] (I)      total 2D Cap : 176212 = (91050 H, 85162 V)
[11/06 17:18:21    115s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[11/06 17:18:21    115s] (I)      ============= Track Assignment ============
[11/06 17:18:21    115s] (I)      Started Track Assignment (1T) ( Curr Mem: 2709.67 MB )
[11/06 17:18:21    115s] (I)      Initialize Track Assignment ( max pin layer : 11 )
[11/06 17:18:21    115s] (I)      Run Multi-thread track assignment
[11/06 17:18:21    115s] (I)      Finished Track Assignment (1T) ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2709.67 MB )
[11/06 17:18:21    115s] (I)      Started Export ( Curr Mem: 2709.67 MB )
[11/06 17:18:21    115s] [NR-eGR]                  Length (um)   Vias 
[11/06 17:18:21    115s] [NR-eGR] ------------------------------------
[11/06 17:18:21    115s] [NR-eGR]  Metal1   (1H)             0   4583 
[11/06 17:18:21    115s] [NR-eGR]  Metal2   (2V)          5874   6181 
[11/06 17:18:21    115s] [NR-eGR]  Metal3   (3H)          6727    777 
[11/06 17:18:21    115s] [NR-eGR]  Metal4   (4V)          2198    296 
[11/06 17:18:21    115s] [NR-eGR]  Metal5   (5H)          1143      6 
[11/06 17:18:21    115s] [NR-eGR]  Metal6   (6V)            20      2 
[11/06 17:18:21    115s] [NR-eGR]  Metal7   (7H)             2      0 
[11/06 17:18:21    115s] [NR-eGR]  Metal8   (8V)             0      0 
[11/06 17:18:21    115s] [NR-eGR]  Metal9   (9H)             0      0 
[11/06 17:18:21    115s] [NR-eGR]  Metal10  (10V)            0      0 
[11/06 17:18:21    115s] [NR-eGR]  Metal11  (11H)            0      0 
[11/06 17:18:21    115s] [NR-eGR] ------------------------------------
[11/06 17:18:21    115s] [NR-eGR]           Total        15965  11845 
[11/06 17:18:21    115s] [NR-eGR] --------------------------------------------------------------------------
[11/06 17:18:21    115s] [NR-eGR] Total half perimeter of net bounding box: 12766um
[11/06 17:18:21    115s] [NR-eGR] Total length: 15965um, number of vias: 11845
[11/06 17:18:21    115s] [NR-eGR] --------------------------------------------------------------------------
[11/06 17:18:21    115s] [NR-eGR] Total eGR-routed clock nets wire length: 0um, number of vias: 0
[11/06 17:18:21    115s] [NR-eGR] --------------------------------------------------------------------------
[11/06 17:18:21    115s] (I)      Finished Export ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2709.67 MB )
[11/06 17:18:21    115s] [NR-eGR] Finished Early Global Route kernel ( CPU: 0.06 sec, Real: 0.06 sec, Curr Mem: 2709.67 MB )
[11/06 17:18:21    115s] (I)      ====================================== Runtime Summary ======================================
[11/06 17:18:21    115s] (I)       Step                                          %       Start      Finish      Real       CPU 
[11/06 17:18:21    115s] (I)      ---------------------------------------------------------------------------------------------
[11/06 17:18:21    115s] (I)       Early Global Route kernel               100.00%  247.63 sec  247.69 sec  0.06 sec  0.06 sec 
[11/06 17:18:21    115s] (I)       +-Import and model                       19.02%  247.63 sec  247.64 sec  0.01 sec  0.01 sec 
[11/06 17:18:21    115s] (I)       | +-Create place DB                       5.23%  247.63 sec  247.63 sec  0.00 sec  0.00 sec 
[11/06 17:18:21    115s] (I)       | | +-Import place data                   5.14%  247.63 sec  247.63 sec  0.00 sec  0.00 sec 
[11/06 17:18:21    115s] (I)       | | | +-Read instances and placement      1.59%  247.63 sec  247.63 sec  0.00 sec  0.00 sec 
[11/06 17:18:21    115s] (I)       | | | +-Read nets                         3.35%  247.63 sec  247.63 sec  0.00 sec  0.00 sec 
[11/06 17:18:21    115s] (I)       | +-Create route DB                       9.26%  247.63 sec  247.64 sec  0.01 sec  0.01 sec 
[11/06 17:18:21    115s] (I)       | | +-Import route data (1T)              8.87%  247.63 sec  247.64 sec  0.01 sec  0.01 sec 
[11/06 17:18:21    115s] (I)       | | | +-Read blockages ( Layer 2-11 )     1.22%  247.63 sec  247.64 sec  0.00 sec  0.00 sec 
[11/06 17:18:21    115s] (I)       | | | | +-Read routing blockages          0.01%  247.63 sec  247.63 sec  0.00 sec  0.00 sec 
[11/06 17:18:21    115s] (I)       | | | | +-Read instance blockages         0.39%  247.63 sec  247.63 sec  0.00 sec  0.00 sec 
[11/06 17:18:21    115s] (I)       | | | | +-Read PG blockages               0.08%  247.64 sec  247.64 sec  0.00 sec  0.00 sec 
[11/06 17:18:21    115s] (I)       | | | | +-Read clock blockages            0.03%  247.64 sec  247.64 sec  0.00 sec  0.00 sec 
[11/06 17:18:21    115s] (I)       | | | | +-Read other blockages            0.03%  247.64 sec  247.64 sec  0.00 sec  0.00 sec 
[11/06 17:18:21    115s] (I)       | | | | +-Read halo blockages             0.02%  247.64 sec  247.64 sec  0.00 sec  0.00 sec 
[11/06 17:18:21    115s] (I)       | | | | +-Read boundary cut boxes         0.01%  247.64 sec  247.64 sec  0.00 sec  0.00 sec 
[11/06 17:18:21    115s] (I)       | | | +-Read blackboxes                   0.02%  247.64 sec  247.64 sec  0.00 sec  0.00 sec 
[11/06 17:18:21    115s] (I)       | | | +-Read prerouted                    0.29%  247.64 sec  247.64 sec  0.00 sec  0.00 sec 
[11/06 17:18:21    115s] (I)       | | | +-Read unlegalized nets             0.12%  247.64 sec  247.64 sec  0.00 sec  0.00 sec 
[11/06 17:18:21    115s] (I)       | | | +-Read nets                         0.69%  247.64 sec  247.64 sec  0.00 sec  0.00 sec 
[11/06 17:18:21    115s] (I)       | | | +-Set up via pillars                0.02%  247.64 sec  247.64 sec  0.00 sec  0.00 sec 
[11/06 17:18:21    115s] (I)       | | | +-Initialize 3D grid graph          0.05%  247.64 sec  247.64 sec  0.00 sec  0.00 sec 
[11/06 17:18:21    115s] (I)       | | | +-Model blockage capacity           2.88%  247.64 sec  247.64 sec  0.00 sec  0.00 sec 
[11/06 17:18:21    115s] (I)       | | | | +-Initialize 3D capacity          2.62%  247.64 sec  247.64 sec  0.00 sec  0.00 sec 
[11/06 17:18:21    115s] (I)       | +-Read aux data                         0.01%  247.64 sec  247.64 sec  0.00 sec  0.00 sec 
[11/06 17:18:21    115s] (I)       | +-Others data preparation               0.12%  247.64 sec  247.64 sec  0.00 sec  0.00 sec 
[11/06 17:18:21    115s] (I)       | +-Create route kernel                   3.85%  247.64 sec  247.64 sec  0.00 sec  0.00 sec 
[11/06 17:18:21    115s] (I)       +-Global Routing                         33.63%  247.64 sec  247.66 sec  0.02 sec  0.02 sec 
[11/06 17:18:21    115s] (I)       | +-Initialization                        1.07%  247.64 sec  247.64 sec  0.00 sec  0.00 sec 
[11/06 17:18:21    115s] (I)       | +-Net group 1                          30.19%  247.64 sec  247.66 sec  0.02 sec  0.02 sec 
[11/06 17:18:21    115s] (I)       | | +-Generate topology                   1.71%  247.64 sec  247.64 sec  0.00 sec  0.00 sec 
[11/06 17:18:21    115s] (I)       | | +-Phase 1a                            4.37%  247.64 sec  247.65 sec  0.00 sec  0.00 sec 
[11/06 17:18:21    115s] (I)       | | | +-Pattern routing (1T)              3.54%  247.64 sec  247.65 sec  0.00 sec  0.00 sec 
[11/06 17:18:21    115s] (I)       | | | +-Add via demand to 2D              0.53%  247.65 sec  247.65 sec  0.00 sec  0.00 sec 
[11/06 17:18:21    115s] (I)       | | +-Phase 1b                            0.11%  247.65 sec  247.65 sec  0.00 sec  0.00 sec 
[11/06 17:18:21    115s] (I)       | | +-Phase 1c                            0.03%  247.65 sec  247.65 sec  0.00 sec  0.00 sec 
[11/06 17:18:21    115s] (I)       | | +-Phase 1d                            0.03%  247.65 sec  247.65 sec  0.00 sec  0.00 sec 
[11/06 17:18:21    115s] (I)       | | +-Phase 1e                            0.56%  247.65 sec  247.65 sec  0.00 sec  0.00 sec 
[11/06 17:18:21    115s] (I)       | | | +-Route legalization                0.34%  247.65 sec  247.65 sec  0.00 sec  0.00 sec 
[11/06 17:18:21    115s] (I)       | | | | +-Legalize Blockage Violations    0.24%  247.65 sec  247.65 sec  0.00 sec  0.00 sec 
[11/06 17:18:21    115s] (I)       | | +-Phase 1l                           21.47%  247.65 sec  247.66 sec  0.01 sec  0.01 sec 
[11/06 17:18:21    115s] (I)       | | | +-Layer assignment (1T)            20.87%  247.65 sec  247.66 sec  0.01 sec  0.01 sec 
[11/06 17:18:21    115s] (I)       | +-Clean cong LA                         0.01%  247.66 sec  247.66 sec  0.00 sec  0.00 sec 
[11/06 17:18:21    115s] (I)       +-Export 3D cong map                      1.19%  247.66 sec  247.66 sec  0.00 sec  0.00 sec 
[11/06 17:18:21    115s] (I)       | +-Export 2D cong map                    0.17%  247.66 sec  247.66 sec  0.00 sec  0.00 sec 
[11/06 17:18:21    115s] (I)       +-Extract Global 3D Wires                 0.34%  247.66 sec  247.66 sec  0.00 sec  0.00 sec 
[11/06 17:18:21    115s] (I)       +-Track Assignment (1T)                  18.78%  247.66 sec  247.68 sec  0.01 sec  0.01 sec 
[11/06 17:18:21    115s] (I)       | +-Initialization                        0.14%  247.66 sec  247.66 sec  0.00 sec  0.00 sec 
[11/06 17:18:21    115s] (I)       | +-Track Assignment Kernel              18.21%  247.66 sec  247.68 sec  0.01 sec  0.01 sec 
[11/06 17:18:21    115s] (I)       | +-Free Memory                           0.01%  247.68 sec  247.68 sec  0.00 sec  0.00 sec 
[11/06 17:18:21    115s] (I)       +-Export                                 18.98%  247.68 sec  247.69 sec  0.01 sec  0.01 sec 
[11/06 17:18:21    115s] (I)       | +-Export DB wires                      10.02%  247.68 sec  247.68 sec  0.01 sec  0.01 sec 
[11/06 17:18:21    115s] (I)       | | +-Export all nets                     7.57%  247.68 sec  247.68 sec  0.00 sec  0.00 sec 
[11/06 17:18:21    115s] (I)       | | +-Set wire vias                       1.82%  247.68 sec  247.68 sec  0.00 sec  0.00 sec 
[11/06 17:18:21    115s] (I)       | +-Report wirelength                     5.07%  247.68 sec  247.68 sec  0.00 sec  0.00 sec 
[11/06 17:18:21    115s] (I)       | +-Update net boxes                      3.34%  247.69 sec  247.69 sec  0.00 sec  0.00 sec 
[11/06 17:18:21    115s] (I)       | +-Update timing                         0.01%  247.69 sec  247.69 sec  0.00 sec  0.00 sec 
[11/06 17:18:21    115s] (I)       +-Postprocess design                      0.17%  247.69 sec  247.69 sec  0.00 sec  0.00 sec 
[11/06 17:18:21    115s] (I)      ===================== Summary by functions =====================
[11/06 17:18:21    115s] (I)       Lv  Step                                 %      Real       CPU 
[11/06 17:18:21    115s] (I)      ----------------------------------------------------------------
[11/06 17:18:21    115s] (I)        0  Early Global Route kernel      100.00%  0.06 sec  0.06 sec 
[11/06 17:18:21    115s] (I)        1  Global Routing                  33.63%  0.02 sec  0.02 sec 
[11/06 17:18:21    115s] (I)        1  Import and model                19.02%  0.01 sec  0.01 sec 
[11/06 17:18:21    115s] (I)        1  Export                          18.98%  0.01 sec  0.01 sec 
[11/06 17:18:21    115s] (I)        1  Track Assignment (1T)           18.78%  0.01 sec  0.01 sec 
[11/06 17:18:21    115s] (I)        1  Export 3D cong map               1.19%  0.00 sec  0.00 sec 
[11/06 17:18:21    115s] (I)        1  Extract Global 3D Wires          0.34%  0.00 sec  0.00 sec 
[11/06 17:18:21    115s] (I)        1  Postprocess design               0.17%  0.00 sec  0.00 sec 
[11/06 17:18:21    115s] (I)        2  Net group 1                     30.19%  0.02 sec  0.02 sec 
[11/06 17:18:21    115s] (I)        2  Track Assignment Kernel         18.21%  0.01 sec  0.01 sec 
[11/06 17:18:21    115s] (I)        2  Export DB wires                 10.02%  0.01 sec  0.01 sec 
[11/06 17:18:21    115s] (I)        2  Create route DB                  9.26%  0.01 sec  0.01 sec 
[11/06 17:18:21    115s] (I)        2  Create place DB                  5.23%  0.00 sec  0.00 sec 
[11/06 17:18:21    115s] (I)        2  Report wirelength                5.07%  0.00 sec  0.00 sec 
[11/06 17:18:21    115s] (I)        2  Create route kernel              3.85%  0.00 sec  0.00 sec 
[11/06 17:18:21    115s] (I)        2  Update net boxes                 3.34%  0.00 sec  0.00 sec 
[11/06 17:18:21    115s] (I)        2  Initialization                   1.22%  0.00 sec  0.00 sec 
[11/06 17:18:21    115s] (I)        2  Export 2D cong map               0.17%  0.00 sec  0.00 sec 
[11/06 17:18:21    115s] (I)        2  Others data preparation          0.12%  0.00 sec  0.00 sec 
[11/06 17:18:21    115s] (I)        2  Free Memory                      0.01%  0.00 sec  0.00 sec 
[11/06 17:18:21    115s] (I)        2  Update timing                    0.01%  0.00 sec  0.00 sec 
[11/06 17:18:21    115s] (I)        2  Read aux data                    0.01%  0.00 sec  0.00 sec 
[11/06 17:18:21    115s] (I)        2  Clean cong LA                    0.01%  0.00 sec  0.00 sec 
[11/06 17:18:21    115s] (I)        3  Phase 1l                        21.47%  0.01 sec  0.01 sec 
[11/06 17:18:21    115s] (I)        3  Import route data (1T)           8.87%  0.01 sec  0.01 sec 
[11/06 17:18:21    115s] (I)        3  Export all nets                  7.57%  0.00 sec  0.00 sec 
[11/06 17:18:21    115s] (I)        3  Import place data                5.14%  0.00 sec  0.00 sec 
[11/06 17:18:21    115s] (I)        3  Phase 1a                         4.37%  0.00 sec  0.00 sec 
[11/06 17:18:21    115s] (I)        3  Set wire vias                    1.82%  0.00 sec  0.00 sec 
[11/06 17:18:21    115s] (I)        3  Generate topology                1.71%  0.00 sec  0.00 sec 
[11/06 17:18:21    115s] (I)        3  Phase 1e                         0.56%  0.00 sec  0.00 sec 
[11/06 17:18:21    115s] (I)        3  Phase 1b                         0.11%  0.00 sec  0.00 sec 
[11/06 17:18:21    115s] (I)        3  Phase 1c                         0.03%  0.00 sec  0.00 sec 
[11/06 17:18:21    115s] (I)        3  Phase 1d                         0.03%  0.00 sec  0.00 sec 
[11/06 17:18:21    115s] (I)        4  Layer assignment (1T)           20.87%  0.01 sec  0.01 sec 
[11/06 17:18:21    115s] (I)        4  Read nets                        4.04%  0.00 sec  0.00 sec 
[11/06 17:18:21    115s] (I)        4  Pattern routing (1T)             3.54%  0.00 sec  0.00 sec 
[11/06 17:18:21    115s] (I)        4  Model blockage capacity          2.88%  0.00 sec  0.00 sec 
[11/06 17:18:21    115s] (I)        4  Read instances and placement     1.59%  0.00 sec  0.00 sec 
[11/06 17:18:21    115s] (I)        4  Read blockages ( Layer 2-11 )    1.22%  0.00 sec  0.00 sec 
[11/06 17:18:21    115s] (I)        4  Add via demand to 2D             0.53%  0.00 sec  0.00 sec 
[11/06 17:18:21    115s] (I)        4  Route legalization               0.34%  0.00 sec  0.00 sec 
[11/06 17:18:21    115s] (I)        4  Read prerouted                   0.29%  0.00 sec  0.00 sec 
[11/06 17:18:21    115s] (I)        4  Read unlegalized nets            0.12%  0.00 sec  0.00 sec 
[11/06 17:18:21    115s] (I)        4  Initialize 3D grid graph         0.05%  0.00 sec  0.00 sec 
[11/06 17:18:21    115s] (I)        4  Read blackboxes                  0.02%  0.00 sec  0.00 sec 
[11/06 17:18:21    115s] (I)        4  Set up via pillars               0.02%  0.00 sec  0.00 sec 
[11/06 17:18:21    115s] (I)        5  Initialize 3D capacity           2.62%  0.00 sec  0.00 sec 
[11/06 17:18:21    115s] (I)        5  Read instance blockages          0.39%  0.00 sec  0.00 sec 
[11/06 17:18:21    115s] (I)        5  Legalize Blockage Violations     0.24%  0.00 sec  0.00 sec 
[11/06 17:18:21    115s] (I)        5  Read PG blockages                0.08%  0.00 sec  0.00 sec 
[11/06 17:18:21    115s] (I)        5  Read clock blockages             0.03%  0.00 sec  0.00 sec 
[11/06 17:18:21    115s] (I)        5  Read other blockages             0.03%  0.00 sec  0.00 sec 
[11/06 17:18:21    115s] (I)        5  Read halo blockages              0.02%  0.00 sec  0.00 sec 
[11/06 17:18:21    115s] (I)        5  Read routing blockages           0.01%  0.00 sec  0.00 sec 
[11/06 17:18:21    115s] (I)        5  Read boundary cut boxes          0.01%  0.00 sec  0.00 sec 
[11/06 17:18:21    115s]       Route Remaining Unrouted Nets done. (took cpu=0:00:00.1 real=0:00:00.1)
[11/06 17:18:21    115s]     Routing using NR in eGR->NR Step done.
[11/06 17:18:21    115s] Net route status summary:
[11/06 17:18:21    115s]   Clock:         4 (unrouted=0, trialRouted=0, noStatus=0, routed=0, fixed=4, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
[11/06 17:18:21    115s]   Non-clock:  1437 (unrouted=42, trialRouted=1395, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=42, (crossesIlmBoundary AND tooFewTerms=0)])
[11/06 17:18:21    115s] 
[11/06 17:18:21    115s] CCOPT: Done with clock implementation routing.
[11/06 17:18:21    115s] 
[11/06 17:18:21    115s]     Leaving CCOpt scope - Routing Tools done. (took cpu=0:00:03.8 real=0:00:03.8)
[11/06 17:18:21    115s]   Clock implementation routing done.
[11/06 17:18:21    115s]   Leaving CCOpt scope - extractRC...
[11/06 17:18:21    115s]   Updating RC parasitics by calling: "extractRC -noRouteCheck"...
[11/06 17:18:21    115s] Extraction called for design 'mult_unsigned' of instances=1180 and nets=1441 using extraction engine 'preRoute' .
[11/06 17:18:21    115s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[11/06 17:18:21    115s] Type 'man IMPEXT-3530' for more detail.
[11/06 17:18:21    115s] PreRoute RC Extraction called for design mult_unsigned.
[11/06 17:18:21    115s] RC Extraction called in multi-corner(2) mode.
[11/06 17:18:21    115s] **WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
[11/06 17:18:21    115s] Type 'man IMPEXT-6197' for more detail.
[11/06 17:18:21    115s] RCMode: PreRoute
[11/06 17:18:21    115s]       RC Corner Indexes            0       1   
[11/06 17:18:21    115s] Capacitance Scaling Factor   : 1.00000 1.00000 
[11/06 17:18:21    115s] Resistance Scaling Factor    : 1.00000 1.00000 
[11/06 17:18:21    115s] Clock Cap. Scaling Factor    : 1.00000 1.00000 
[11/06 17:18:21    115s] Clock Res. Scaling Factor    : 1.00000 1.00000 
[11/06 17:18:21    115s] Shrink Factor                : 1.00000
[11/06 17:18:21    115s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[11/06 17:18:21    115s] 
[11/06 17:18:21    115s] Trim Metal Layers:
[11/06 17:18:21    115s] LayerId::1 widthSet size::1
[11/06 17:18:21    115s] LayerId::2 widthSet size::1
[11/06 17:18:21    115s] LayerId::3 widthSet size::1
[11/06 17:18:21    115s] LayerId::4 widthSet size::1
[11/06 17:18:21    115s] LayerId::5 widthSet size::1
[11/06 17:18:21    115s] LayerId::6 widthSet size::1
[11/06 17:18:21    115s] LayerId::7 widthSet size::1
[11/06 17:18:21    115s] LayerId::8 widthSet size::1
[11/06 17:18:21    115s] LayerId::9 widthSet size::1
[11/06 17:18:21    115s] LayerId::10 widthSet size::1
[11/06 17:18:21    115s] LayerId::11 widthSet size::1
[11/06 17:18:21    115s] Updating RC grid for preRoute extraction ...
[11/06 17:18:21    115s] eee: pegSigSF::1.070000
[11/06 17:18:21    115s] Initializing multi-corner resistance tables ...
[11/06 17:18:21    115s] eee: l::1 avDens::0.109233 usedTrk::245.773654 availTrk::2250.000000 sigTrk::245.773654
[11/06 17:18:21    115s] eee: l::2 avDens::0.172036 usedTrk::367.726723 availTrk::2137.500000 sigTrk::367.726723
[11/06 17:18:21    115s] eee: l::3 avDens::0.177186 usedTrk::398.668567 availTrk::2250.000000 sigTrk::398.668567
[11/06 17:18:21    115s] eee: l::4 avDens::0.066803 usedTrk::131.368713 availTrk::1966.500000 sigTrk::131.368713
[11/06 17:18:21    115s] eee: l::5 avDens::0.053076 usedTrk::66.876082 availTrk::1260.000000 sigTrk::66.876082
[11/06 17:18:21    115s] eee: l::6 avDens::0.003504 usedTrk::1.198538 availTrk::342.000000 sigTrk::1.198538
[11/06 17:18:21    115s] eee: l::7 avDens::0.000757 usedTrk::0.136257 availTrk::180.000000 sigTrk::0.136257
[11/06 17:18:21    115s] eee: l::8 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[11/06 17:18:21    115s] eee: l::9 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[11/06 17:18:21    115s] eee: l::10 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[11/06 17:18:21    115s] eee: l::11 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[11/06 17:18:21    115s] {RT rc_best 0 11 11 {8 0} {10 0} 2}
[11/06 17:18:21    115s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.218758 uaWl=1.000000 uaWlH=0.205198 aWlH=0.000000 lMod=0 pMax=0.815700 pMod=83 wcR=0.772700 newSi=0.001600 wHLS=1.931750 siPrev=0 viaL=0.000000 crit=0.000000 shortMod=0.000000 fMod=0.000000 
[11/06 17:18:21    115s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 2709.668M)
[11/06 17:18:21    115s]   Updating RC parasitics by calling: "extractRC -noRouteCheck" done.
[11/06 17:18:21    115s]   Leaving CCOpt scope - extractRC done. (took cpu=0:00:00.0 real=0:00:00.0)
[11/06 17:18:21    115s]   Clock tree timing engine global stage delay update for max_delay:setup.late...
[11/06 17:18:21    115s] End AAE Lib Interpolated Model. (MEM=2709.67 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/06 17:18:21    115s]   Clock tree timing engine global stage delay update for max_delay:setup.late done. (took cpu=0:00:00.0 real=0:00:00.0)
[11/06 17:18:21    115s]   Clock DAG stats after routing clock trees:
[11/06 17:18:21    115s]     cell counts      : b=3, i=0, icg=0, dcg=0, l=0, total=3
[11/06 17:18:21    115s]     sink counts      : regular=200, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=200
[11/06 17:18:21    115s]     misc counts      : r=1, pp=0
[11/06 17:18:21    115s]     cell areas       : b=6.498um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=6.498um^2
[11/06 17:18:21    115s]     cell capacitance : b=0.001pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.001pF
[11/06 17:18:21    115s]     sink capacitance : total=0.042pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[11/06 17:18:21    115s]     wire capacitance : top=0.000pF, trunk=0.007pF, leaf=0.066pF, total=0.074pF
[11/06 17:18:21    115s]     wire lengths     : top=0.000um, trunk=71.970um, leaf=694.070um, total=766.040um
[11/06 17:18:21    115s]     hp wire lengths  : top=0.000um, trunk=0.000um, leaf=271.530um, total=271.530um
[11/06 17:18:21    115s]   Clock DAG net violations after routing clock trees:
[11/06 17:18:21    115s]     Remaining Transition : {count=1, worst=[0.013ns]} avg=0.013ns sd=0.000ns sum=0.013ns
[11/06 17:18:21    115s]   Clock DAG primary half-corner transition distribution after routing clock trees:
[11/06 17:18:21    115s]     Trunk : target=0.280ns count=1 avg=0.034ns sd=0.000ns min=0.034ns max=0.034ns {1 <= 0.168ns, 0 <= 0.224ns, 0 <= 0.252ns, 0 <= 0.266ns, 0 <= 0.280ns}
[11/06 17:18:21    115s]     Leaf  : target=0.280ns count=3 avg=0.281ns sd=0.010ns min=0.272ns max=0.293ns {0 <= 0.168ns, 0 <= 0.224ns, 0 <= 0.252ns, 0 <= 0.266ns, 2 <= 0.280ns} {1 <= 0.294ns, 0 <= 0.308ns, 0 <= 0.336ns, 0 <= 0.420ns, 0 > 0.420ns}
[11/06 17:18:21    115s]   Clock DAG library cell distribution after routing clock trees {count}:
[11/06 17:18:21    115s]      Bufs: CLKBUFX4: 1 CLKBUFX3: 2 
[11/06 17:18:21    115s]   Clock DAG hash after routing clock trees: 16722180415209538806 14876756088528279495
[11/06 17:18:21    115s]   CTS services accumulated run-time stats after routing clock trees:
[11/06 17:18:21    115s]     delay calculator: calls=6738, total_wall_time=0.206s, mean_wall_time=0.031ms
[11/06 17:18:21    115s]     legalizer: calls=252, total_wall_time=0.006s, mean_wall_time=0.025ms
[11/06 17:18:21    115s]     steiner router: calls=6727, total_wall_time=0.167s, mean_wall_time=0.025ms
[11/06 17:18:21    115s]   Primary reporting skew groups after routing clock trees:
[11/06 17:18:21    115s]     skew_group clk/constraints: insertion delay [min=0.197, max=0.204, avg=0.201, sd=0.002], skew [0.007 vs 0.265], 100% {0.197, 0.204} (wid=0.002 ws=0.001) (gid=0.203 gs=0.006)
[11/06 17:18:21    115s]         min path sink: M_reg_0__10_/CK
[11/06 17:18:21    115s]         max path sink: M_reg_1__35_/CK
[11/06 17:18:21    115s]   Skew group summary after routing clock trees:
[11/06 17:18:21    115s]     skew_group clk/constraints: insertion delay [min=0.197, max=0.204, avg=0.201, sd=0.002], skew [0.007 vs 0.265], 100% {0.197, 0.204} (wid=0.002 ws=0.001) (gid=0.203 gs=0.006)
[11/06 17:18:21    115s]   CCOpt::Phase::Routing done. (took cpu=0:00:03.8 real=0:00:03.9)
[11/06 17:18:21    115s]   CCOpt::Phase::PostConditioning...
[11/06 17:18:21    115s]   Leaving CCOpt scope - Initializing placement interface...
[11/06 17:18:21    115s] OPERPROF: Starting DPlace-Init at level 1, MEM:2757.4M, EPOCH TIME: 1762467501.864419
[11/06 17:18:21    115s] Processing tracks to init pin-track alignment.
[11/06 17:18:21    115s] z: 2, totalTracks: 1
[11/06 17:18:21    115s] z: 4, totalTracks: 1
[11/06 17:18:21    115s] z: 6, totalTracks: 1
[11/06 17:18:21    115s] z: 8, totalTracks: 1
[11/06 17:18:21    115s] #spOpts: mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[11/06 17:18:21    115s] All LLGs are deleted
[11/06 17:18:21    115s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/06 17:18:21    115s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/06 17:18:21    115s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2757.4M, EPOCH TIME: 1762467501.868649
[11/06 17:18:21    115s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2757.4M, EPOCH TIME: 1762467501.868765
[11/06 17:18:21    115s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2757.4M, EPOCH TIME: 1762467501.869024
[11/06 17:18:21    115s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/06 17:18:21    115s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/06 17:18:21    115s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:2757.4M, EPOCH TIME: 1762467501.870141
[11/06 17:18:21    115s] Max number of tech site patterns supported in site array is 256.
[11/06 17:18:21    115s] Core basic site is CoreSite
[11/06 17:18:21    115s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:2757.4M, EPOCH TIME: 1762467501.894253
[11/06 17:18:21    115s] After signature check, allow fast init is true, keep pre-filter is true.
[11/06 17:18:21    115s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[11/06 17:18:21    115s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.000, REAL:0.000, MEM:2757.4M, EPOCH TIME: 1762467501.894572
[11/06 17:18:21    115s] Fast DP-INIT is on for default
[11/06 17:18:21    115s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[11/06 17:18:21    115s] Atter site array init, number of instance map data is 0.
[11/06 17:18:21    115s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.025, REAL:0.025, MEM:2757.4M, EPOCH TIME: 1762467501.895334
[11/06 17:18:21    115s] 
[11/06 17:18:21    115s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[11/06 17:18:21    115s] OPERPROF:     Starting CMU at level 3, MEM:2757.4M, EPOCH TIME: 1762467501.896068
[11/06 17:18:21    115s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:2757.4M, EPOCH TIME: 1762467501.896355
[11/06 17:18:21    115s] 
[11/06 17:18:21    115s] Bad Lib Cell Checking (CMU) is done! (0)
[11/06 17:18:21    115s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.027, REAL:0.028, MEM:2757.4M, EPOCH TIME: 1762467501.896559
[11/06 17:18:21    115s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2757.4M, EPOCH TIME: 1762467501.896596
[11/06 17:18:21    115s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2757.4M, EPOCH TIME: 1762467501.896850
[11/06 17:18:21    115s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2757.4MB).
[11/06 17:18:21    115s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.033, REAL:0.033, MEM:2757.4M, EPOCH TIME: 1762467501.897091
[11/06 17:18:21    115s]   Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
[11/06 17:18:21    115s]   Removing CTS place status from clock tree and sinks.
[11/06 17:18:21    115s]   Removed CTS place status from 3 clock cells (out of 5 ) and 0 clock sinks (out of 0 ).
[11/06 17:18:21    115s]   Legalizer reserving space for clock trees
[11/06 17:18:21    115s]   PostConditioning...
[11/06 17:18:21    115s]     PostConditioning active optimizations:
[11/06 17:18:21    115s]      - DRV fixing with initial upsizing, sizing and buffering
[11/06 17:18:21    115s]      - Skew fixing with sizing
[11/06 17:18:21    115s]     
[11/06 17:18:21    115s]     Currently running CTS, using active skew data
[11/06 17:18:21    115s]     Reset bufferability constraints...
[11/06 17:18:21    115s]     Resetting previous bufferability status on all nets so that PostConditioning will attempt to fix all clock tree violations.
[11/06 17:18:21    115s]     Reset bufferability constraints done. (took cpu=0:00:00.0 real=0:00:00.0)
[11/06 17:18:21    115s]     PostConditioning Upsizing To Fix DRVs...
[11/06 17:18:21    115s]       Clock DAG hash before 'PostConditioning Upsizing To Fix DRVs': 16722180415209538806 14876756088528279495
[11/06 17:18:21    115s]       CTS services accumulated run-time stats before 'PostConditioning Upsizing To Fix DRVs':
[11/06 17:18:21    115s]         delay calculator: calls=6738, total_wall_time=0.206s, mean_wall_time=0.031ms
[11/06 17:18:21    115s]         legalizer: calls=255, total_wall_time=0.006s, mean_wall_time=0.025ms
[11/06 17:18:21    115s]         steiner router: calls=6727, total_wall_time=0.167s, mean_wall_time=0.025ms
[11/06 17:18:21    115s]       Fixing clock tree DRVs with upsizing: ...20% ...40% ..End AAE Lib Interpolated Model. (MEM=2747.82 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/06 17:18:21    115s] .60% ...80% ...100% 
[11/06 17:18:21    115s]       CCOpt-PostConditioning: considered: 4, tested: 4, violation detected: 1, violation ignored (due to small violation): 0, cannot run: 0, attempted: 1, unsuccessful: 0, sized: 1
[11/06 17:18:21    115s]       
[11/06 17:18:21    115s]       Statistics: Fix DRVs (initial upsizing):
[11/06 17:18:21    115s]       ========================================
[11/06 17:18:21    115s]       
[11/06 17:18:21    115s]       Cell changes by Net Type:
[11/06 17:18:21    115s]       
[11/06 17:18:21    115s]       ----------------------------------------------------------------------------------------------------------------------------
[11/06 17:18:21    115s]       Net Type    Attempted            Upsized              Downsized    Swapped Same Size    Total Changed        Not Sized
[11/06 17:18:21    115s]       ----------------------------------------------------------------------------------------------------------------------------
[11/06 17:18:21    115s]       top                0                    0                    0            0                    0                    0
[11/06 17:18:21    115s]       trunk              0                    0                    0            0                    0                    0
[11/06 17:18:21    115s]       leaf               1 [100.0%]           1 (100.0%)           0            0                    1 (100.0%)           0 (0.0%)
[11/06 17:18:21    115s]       ----------------------------------------------------------------------------------------------------------------------------
[11/06 17:18:21    115s]       Total              1 [100.0%]           1 (100.0%)           0            0                    1 (100.0%)           0 (0.0%)
[11/06 17:18:21    115s]       ----------------------------------------------------------------------------------------------------------------------------
[11/06 17:18:21    115s]       
[11/06 17:18:21    115s]       Upsized: 1, Downsized: 0, Sized but same area: 0, Unchanged: 0, Area change: 0.342um^2 (5.263%)
[11/06 17:18:21    115s]       Max. move: 0.000um, Min. move: 0.000um, Avg. move: 0.000um
[11/06 17:18:21    115s]       
[11/06 17:18:21    115s]       Clock DAG stats after 'PostConditioning Upsizing To Fix DRVs':
[11/06 17:18:21    115s]         cell counts      : b=3, i=0, icg=0, dcg=0, l=0, total=3
[11/06 17:18:21    115s]         sink counts      : regular=200, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=200
[11/06 17:18:21    115s]         misc counts      : r=1, pp=0
[11/06 17:18:21    115s]         cell areas       : b=6.840um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=6.840um^2
[11/06 17:18:21    115s]         cell capacitance : b=0.001pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.001pF
[11/06 17:18:21    115s]         sink capacitance : total=0.042pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[11/06 17:18:21    115s]         wire capacitance : top=0.000pF, trunk=0.007pF, leaf=0.066pF, total=0.074pF
[11/06 17:18:21    115s]         wire lengths     : top=0.000um, trunk=71.970um, leaf=694.070um, total=766.040um
[11/06 17:18:21    115s]         hp wire lengths  : top=0.000um, trunk=0.000um, leaf=271.530um, total=271.530um
[11/06 17:18:21    115s]       Clock DAG net violations after 'PostConditioning Upsizing To Fix DRVs': none
[11/06 17:18:21    115s]       Clock DAG primary half-corner transition distribution after 'PostConditioning Upsizing To Fix DRVs':
[11/06 17:18:21    115s]         Trunk : target=0.280ns count=1 avg=0.034ns sd=0.000ns min=0.034ns max=0.034ns {1 <= 0.168ns, 0 <= 0.224ns, 0 <= 0.252ns, 0 <= 0.266ns, 0 <= 0.280ns}
[11/06 17:18:21    115s]         Leaf  : target=0.280ns count=3 avg=0.260ns sd=0.027ns min=0.229ns max=0.279ns {0 <= 0.168ns, 0 <= 0.224ns, 1 <= 0.252ns, 0 <= 0.266ns, 2 <= 0.280ns}
[11/06 17:18:21    115s]       Clock DAG library cell distribution after 'PostConditioning Upsizing To Fix DRVs' {count}:
[11/06 17:18:21    115s]          Bufs: CLKBUFX4: 2 CLKBUFX3: 1 
[11/06 17:18:21    115s]       Clock DAG hash after 'PostConditioning Upsizing To Fix DRVs': 9325533868656040239 11515231401778770438
[11/06 17:18:21    115s]       CTS services accumulated run-time stats after 'PostConditioning Upsizing To Fix DRVs':
[11/06 17:18:21    115s]         delay calculator: calls=6747, total_wall_time=0.206s, mean_wall_time=0.031ms
[11/06 17:18:21    115s]         legalizer: calls=257, total_wall_time=0.006s, mean_wall_time=0.025ms
[11/06 17:18:21    115s]         steiner router: calls=6733, total_wall_time=0.167s, mean_wall_time=0.025ms
[11/06 17:18:21    115s]       Primary reporting skew groups after 'PostConditioning Upsizing To Fix DRVs':
[11/06 17:18:21    115s]         skew_group clk/constraints: insertion delay [min=0.181, max=0.201], skew [0.020 vs 0.265]
[11/06 17:18:21    115s]             min path sink: rA_reg_1_/CK
[11/06 17:18:21    115s]             max path sink: rB_reg_18_/CK
[11/06 17:18:21    115s]       Skew group summary after 'PostConditioning Upsizing To Fix DRVs':
[11/06 17:18:21    115s]         skew_group clk/constraints: insertion delay [min=0.181, max=0.201], skew [0.020 vs 0.265]
[11/06 17:18:21    115s]       Legalizer API calls during this step: 2 succeeded with high effort: 2 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[11/06 17:18:21    115s]     PostConditioning Upsizing To Fix DRVs done. (took cpu=0:00:00.0 real=0:00:00.0)
[11/06 17:18:21    115s]     Recomputing CTS skew targets...
[11/06 17:18:21    115s]     Resolving skew group constraints...
[11/06 17:18:21    115s]       Solving LP: 1 skew groups; 2 fragments, 2 fraglets and 3 vertices; 25 variables and 66 constraints; tolerance 1
[11/06 17:18:21    115s]     Resolving skew group constraints done.
[11/06 17:18:21    115s]     Recomputing CTS skew targets done. (took cpu=0:00:00.0 real=0:00:00.0)
[11/06 17:18:21    115s]     PostConditioning Fixing DRVs...
[11/06 17:18:21    115s]       Clock DAG hash before 'PostConditioning Fixing DRVs': 9325533868656040239 11515231401778770438
[11/06 17:18:21    115s]       CTS services accumulated run-time stats before 'PostConditioning Fixing DRVs':
[11/06 17:18:21    115s]         delay calculator: calls=6747, total_wall_time=0.206s, mean_wall_time=0.031ms
[11/06 17:18:21    115s]         legalizer: calls=257, total_wall_time=0.006s, mean_wall_time=0.025ms
[11/06 17:18:21    115s]         steiner router: calls=6733, total_wall_time=0.167s, mean_wall_time=0.025ms
[11/06 17:18:21    115s]       Fixing clock tree DRVs: ...20% ...40% ...60% ...80% ...100% 
[11/06 17:18:21    115s]       CCOpt-PostConditioning: considered: 4, tested: 4, violation detected: 0, violation ignored (due to small violation): 0, cannot run: 0, attempted: 0, unsuccessful: 0, sized: 0
[11/06 17:18:21    115s]       
[11/06 17:18:21    115s]       Statistics: Fix DRVs (cell sizing):
[11/06 17:18:21    115s]       ===================================
[11/06 17:18:21    115s]       
[11/06 17:18:21    115s]       Cell changes by Net Type:
[11/06 17:18:21    115s]       
[11/06 17:18:21    115s]       -------------------------------------------------------------------------------------------------
[11/06 17:18:21    115s]       Net Type    Attempted    Upsized     Downsized    Swapped Same Size    Total Changed    Not Sized
[11/06 17:18:21    115s]       -------------------------------------------------------------------------------------------------
[11/06 17:18:21    115s]       top                0            0           0            0                    0                0
[11/06 17:18:21    115s]       trunk              0            0           0            0                    0                0
[11/06 17:18:21    115s]       leaf               0            0           0            0                    0                0
[11/06 17:18:21    115s]       -------------------------------------------------------------------------------------------------
[11/06 17:18:21    115s]       Total              0            0           0            0                    0                0
[11/06 17:18:21    115s]       -------------------------------------------------------------------------------------------------
[11/06 17:18:21    115s]       
[11/06 17:18:21    115s]       Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 0, Area change: 0.000um^2 (0.000%)
[11/06 17:18:21    115s]       Max. move: 0.000um, Min. move: 0.000um, Avg. move: N/A
[11/06 17:18:21    115s]       
[11/06 17:18:21    115s]       Clock DAG stats after 'PostConditioning Fixing DRVs':
[11/06 17:18:21    115s]         cell counts      : b=3, i=0, icg=0, dcg=0, l=0, total=3
[11/06 17:18:21    115s]         sink counts      : regular=200, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=200
[11/06 17:18:21    115s]         misc counts      : r=1, pp=0
[11/06 17:18:21    115s]         cell areas       : b=6.840um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=6.840um^2
[11/06 17:18:21    115s]         cell capacitance : b=0.001pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.001pF
[11/06 17:18:21    115s]         sink capacitance : total=0.042pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[11/06 17:18:21    115s]         wire capacitance : top=0.000pF, trunk=0.007pF, leaf=0.066pF, total=0.074pF
[11/06 17:18:21    115s]         wire lengths     : top=0.000um, trunk=71.970um, leaf=694.070um, total=766.040um
[11/06 17:18:21    115s]         hp wire lengths  : top=0.000um, trunk=0.000um, leaf=271.530um, total=271.530um
[11/06 17:18:21    115s]       Clock DAG net violations after 'PostConditioning Fixing DRVs': none
[11/06 17:18:21    115s]       Clock DAG primary half-corner transition distribution after 'PostConditioning Fixing DRVs':
[11/06 17:18:21    115s]         Trunk : target=0.280ns count=1 avg=0.034ns sd=0.000ns min=0.034ns max=0.034ns {1 <= 0.168ns, 0 <= 0.224ns, 0 <= 0.252ns, 0 <= 0.266ns, 0 <= 0.280ns}
[11/06 17:18:21    115s]         Leaf  : target=0.280ns count=3 avg=0.260ns sd=0.027ns min=0.229ns max=0.279ns {0 <= 0.168ns, 0 <= 0.224ns, 1 <= 0.252ns, 0 <= 0.266ns, 2 <= 0.280ns}
[11/06 17:18:21    115s]       Clock DAG library cell distribution after 'PostConditioning Fixing DRVs' {count}:
[11/06 17:18:21    115s]          Bufs: CLKBUFX4: 2 CLKBUFX3: 1 
[11/06 17:18:21    115s]       Clock DAG hash after 'PostConditioning Fixing DRVs': 9325533868656040239 11515231401778770438
[11/06 17:18:21    115s]       CTS services accumulated run-time stats after 'PostConditioning Fixing DRVs':
[11/06 17:18:21    115s]         delay calculator: calls=6747, total_wall_time=0.206s, mean_wall_time=0.031ms
[11/06 17:18:21    115s]         legalizer: calls=257, total_wall_time=0.006s, mean_wall_time=0.025ms
[11/06 17:18:21    115s]         steiner router: calls=6733, total_wall_time=0.167s, mean_wall_time=0.025ms
[11/06 17:18:21    115s]       Primary reporting skew groups after 'PostConditioning Fixing DRVs':
[11/06 17:18:21    115s]         skew_group clk/constraints: insertion delay [min=0.181, max=0.201], skew [0.020 vs 0.265]
[11/06 17:18:21    115s]             min path sink: rA_reg_1_/CK
[11/06 17:18:21    115s]             max path sink: rB_reg_18_/CK
[11/06 17:18:21    115s]       Skew group summary after 'PostConditioning Fixing DRVs':
[11/06 17:18:21    115s]         skew_group clk/constraints: insertion delay [min=0.181, max=0.201], skew [0.020 vs 0.265]
[11/06 17:18:21    115s]       Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[11/06 17:18:21    115s]     PostConditioning Fixing DRVs done. (took cpu=0:00:00.0 real=0:00:00.0)
[11/06 17:18:21    115s]     Buffering to fix DRVs...
[11/06 17:18:21    115s]     Fixing DRVs with route buffering pass 1. Quick buffering: enabled
[11/06 17:18:21    115s]     Rebuffering to fix clock tree DRVs: ...20% ...40% ...60% ...80% ...100% 
[11/06 17:18:21    115s]     Inserted 0 buffers and inverters.
[11/06 17:18:21    115s]     success count. Default: 0, QS: 0, QD: 0, FS: 0, MQS: 0
[11/06 17:18:21    115s]     CCOpt-PostConditioning: nets considered: 4, nets tested: 4, nets violation detected: 0, nets violation ignored (due to small violation): 0, nets cannot run: 0, nets attempted: 0, nets unsuccessful: 0, buffered: 0
[11/06 17:18:21    115s]     Clock DAG stats PostConditioning after re-buffering DRV fixing:
[11/06 17:18:21    115s]       cell counts      : b=3, i=0, icg=0, dcg=0, l=0, total=3
[11/06 17:18:21    115s]       sink counts      : regular=200, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=200
[11/06 17:18:21    115s]       misc counts      : r=1, pp=0
[11/06 17:18:21    115s]       cell areas       : b=6.840um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=6.840um^2
[11/06 17:18:21    115s]       cell capacitance : b=0.001pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.001pF
[11/06 17:18:21    115s]       sink capacitance : total=0.042pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[11/06 17:18:21    115s]       wire capacitance : top=0.000pF, trunk=0.007pF, leaf=0.066pF, total=0.074pF
[11/06 17:18:21    115s]       wire lengths     : top=0.000um, trunk=71.970um, leaf=694.070um, total=766.040um
[11/06 17:18:21    115s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=271.530um, total=271.530um
[11/06 17:18:21    115s]     Clock DAG net violations PostConditioning after re-buffering DRV fixing: none
[11/06 17:18:21    115s]     Clock DAG primary half-corner transition distribution PostConditioning after re-buffering DRV fixing:
[11/06 17:18:21    115s]       Trunk : target=0.280ns count=1 avg=0.034ns sd=0.000ns min=0.034ns max=0.034ns {1 <= 0.168ns, 0 <= 0.224ns, 0 <= 0.252ns, 0 <= 0.266ns, 0 <= 0.280ns}
[11/06 17:18:21    115s]       Leaf  : target=0.280ns count=3 avg=0.260ns sd=0.027ns min=0.229ns max=0.279ns {0 <= 0.168ns, 0 <= 0.224ns, 1 <= 0.252ns, 0 <= 0.266ns, 2 <= 0.280ns}
[11/06 17:18:21    115s]     Clock DAG library cell distribution PostConditioning after re-buffering DRV fixing {count}:
[11/06 17:18:21    115s]        Bufs: CLKBUFX4: 2 CLKBUFX3: 1 
[11/06 17:18:21    115s]     Clock DAG hash PostConditioning after re-buffering DRV fixing: 9325533868656040239 11515231401778770438
[11/06 17:18:21    115s]     CTS services accumulated run-time stats PostConditioning after re-buffering DRV fixing:
[11/06 17:18:21    115s]       delay calculator: calls=6747, total_wall_time=0.206s, mean_wall_time=0.031ms
[11/06 17:18:21    115s]       legalizer: calls=257, total_wall_time=0.006s, mean_wall_time=0.025ms
[11/06 17:18:21    115s]       steiner router: calls=6733, total_wall_time=0.167s, mean_wall_time=0.025ms
[11/06 17:18:21    115s]     Primary reporting skew groups PostConditioning after re-buffering DRV fixing:
[11/06 17:18:21    115s]       skew_group clk/constraints: insertion delay [min=0.181, max=0.201, avg=0.193, sd=0.009], skew [0.020 vs 0.265], 100% {0.181, 0.201} (wid=0.002 ws=0.001) (gid=0.199 gs=0.019)
[11/06 17:18:21    115s]           min path sink: rA_reg_1_/CK
[11/06 17:18:21    115s]           max path sink: rB_reg_18_/CK
[11/06 17:18:21    115s]     Skew group summary PostConditioning after re-buffering DRV fixing:
[11/06 17:18:21    115s]       skew_group clk/constraints: insertion delay [min=0.181, max=0.201, avg=0.193, sd=0.009], skew [0.020 vs 0.265], 100% {0.181, 0.201} (wid=0.002 ws=0.001) (gid=0.199 gs=0.019)
[11/06 17:18:21    115s]     Buffering to fix DRVs done. (took cpu=0:00:00.0 real=0:00:00.0)
[11/06 17:18:21    115s]     
[11/06 17:18:21    115s]     Slew Diagnostics: After DRV fixing
[11/06 17:18:21    115s]     ==================================
[11/06 17:18:21    115s]     
[11/06 17:18:21    115s]     Global Causes:
[11/06 17:18:21    115s]     
[11/06 17:18:21    115s]     -----
[11/06 17:18:21    115s]     Cause
[11/06 17:18:21    115s]     -----
[11/06 17:18:21    115s]       (empty table)
[11/06 17:18:21    115s]     -----
[11/06 17:18:21    115s]     
[11/06 17:18:21    115s]     Top 5 overslews:
[11/06 17:18:21    115s]     
[11/06 17:18:21    115s]     ---------------------------------
[11/06 17:18:21    115s]     Overslew    Causes    Driving Pin
[11/06 17:18:21    115s]     ---------------------------------
[11/06 17:18:21    115s]       (empty table)
[11/06 17:18:21    115s]     ---------------------------------
[11/06 17:18:21    115s]     
[11/06 17:18:21    115s]     Slew diagnostics counts from the 0 nodes with slew violations (the 0 nodes with only other violation types are excluded):
[11/06 17:18:21    115s]     
[11/06 17:18:21    115s]     -------------------
[11/06 17:18:21    115s]     Cause    Occurences
[11/06 17:18:21    115s]     -------------------
[11/06 17:18:21    115s]       (empty table)
[11/06 17:18:21    115s]     -------------------
[11/06 17:18:21    115s]     
[11/06 17:18:21    115s]     Violation diagnostics counts from the 0 nodes that have violations:
[11/06 17:18:21    115s]     
[11/06 17:18:21    115s]     -------------------
[11/06 17:18:21    115s]     Cause    Occurences
[11/06 17:18:21    115s]     -------------------
[11/06 17:18:21    115s]       (empty table)
[11/06 17:18:21    115s]     -------------------
[11/06 17:18:21    115s]     
[11/06 17:18:21    115s]     PostConditioning Fixing Skew by cell sizing...
[11/06 17:18:21    115s]       Clock DAG hash before 'PostConditioning Fixing Skew by cell sizing': 9325533868656040239 11515231401778770438
[11/06 17:18:21    115s]       CTS services accumulated run-time stats before 'PostConditioning Fixing Skew by cell sizing':
[11/06 17:18:21    115s]         delay calculator: calls=6747, total_wall_time=0.206s, mean_wall_time=0.031ms
[11/06 17:18:21    115s]         legalizer: calls=257, total_wall_time=0.006s, mean_wall_time=0.025ms
[11/06 17:18:21    115s]         steiner router: calls=6733, total_wall_time=0.167s, mean_wall_time=0.025ms
[11/06 17:18:21    115s]       Path optimization required 0 stage delay updates 
[11/06 17:18:21    115s]       Resized 0 clock insts to decrease delay.
[11/06 17:18:21    115s]       Fixing short paths with downsize only
[11/06 17:18:21    115s]       Path optimization required 0 stage delay updates 
[11/06 17:18:21    115s]       Resized 0 clock insts to increase delay.
[11/06 17:18:21    115s]       
[11/06 17:18:21    115s]       Statistics: Fix Skew (cell sizing):
[11/06 17:18:21    115s]       ===================================
[11/06 17:18:21    115s]       
[11/06 17:18:21    115s]       Cell changes by Net Type:
[11/06 17:18:21    115s]       
[11/06 17:18:21    115s]       -------------------------------------------------------------------------------------------------
[11/06 17:18:21    115s]       Net Type    Attempted    Upsized     Downsized    Swapped Same Size    Total Changed    Not Sized
[11/06 17:18:21    115s]       -------------------------------------------------------------------------------------------------
[11/06 17:18:21    115s]       top                0            0           0            0                    0                0
[11/06 17:18:21    115s]       trunk              0            0           0            0                    0                0
[11/06 17:18:21    115s]       leaf               0            0           0            0                    0                0
[11/06 17:18:21    115s]       -------------------------------------------------------------------------------------------------
[11/06 17:18:21    115s]       Total              0            0           0            0                    0                0
[11/06 17:18:21    115s]       -------------------------------------------------------------------------------------------------
[11/06 17:18:21    115s]       
[11/06 17:18:21    115s]       Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 0, Area change: 0.000um^2 (0.000%)
[11/06 17:18:21    115s]       Max. move: 0.000um, Min. move: 0.000um, Avg. move: N/A
[11/06 17:18:21    115s]       
[11/06 17:18:21    115s]       Clock DAG stats after 'PostConditioning Fixing Skew by cell sizing':
[11/06 17:18:21    115s]         cell counts      : b=3, i=0, icg=0, dcg=0, l=0, total=3
[11/06 17:18:21    115s]         sink counts      : regular=200, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=200
[11/06 17:18:21    115s]         misc counts      : r=1, pp=0
[11/06 17:18:21    115s]         cell areas       : b=6.840um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=6.840um^2
[11/06 17:18:21    115s]         cell capacitance : b=0.001pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.001pF
[11/06 17:18:21    115s]         sink capacitance : total=0.042pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[11/06 17:18:21    115s]         wire capacitance : top=0.000pF, trunk=0.007pF, leaf=0.066pF, total=0.074pF
[11/06 17:18:21    115s]         wire lengths     : top=0.000um, trunk=71.970um, leaf=694.070um, total=766.040um
[11/06 17:18:21    115s]         hp wire lengths  : top=0.000um, trunk=0.000um, leaf=271.530um, total=271.530um
[11/06 17:18:21    115s]       Clock DAG net violations after 'PostConditioning Fixing Skew by cell sizing': none
[11/06 17:18:21    115s]       Clock DAG primary half-corner transition distribution after 'PostConditioning Fixing Skew by cell sizing':
[11/06 17:18:21    115s]         Trunk : target=0.280ns count=1 avg=0.034ns sd=0.000ns min=0.034ns max=0.034ns {1 <= 0.168ns, 0 <= 0.224ns, 0 <= 0.252ns, 0 <= 0.266ns, 0 <= 0.280ns}
[11/06 17:18:21    115s]         Leaf  : target=0.280ns count=3 avg=0.260ns sd=0.027ns min=0.229ns max=0.279ns {0 <= 0.168ns, 0 <= 0.224ns, 1 <= 0.252ns, 0 <= 0.266ns, 2 <= 0.280ns}
[11/06 17:18:21    115s]       Clock DAG library cell distribution after 'PostConditioning Fixing Skew by cell sizing' {count}:
[11/06 17:18:21    115s]          Bufs: CLKBUFX4: 2 CLKBUFX3: 1 
[11/06 17:18:21    115s]       Clock DAG hash after 'PostConditioning Fixing Skew by cell sizing': 9325533868656040239 11515231401778770438
[11/06 17:18:21    115s]       CTS services accumulated run-time stats after 'PostConditioning Fixing Skew by cell sizing':
[11/06 17:18:21    115s]         delay calculator: calls=6747, total_wall_time=0.206s, mean_wall_time=0.031ms
[11/06 17:18:21    115s]         legalizer: calls=257, total_wall_time=0.006s, mean_wall_time=0.025ms
[11/06 17:18:21    115s]         steiner router: calls=6733, total_wall_time=0.167s, mean_wall_time=0.025ms
[11/06 17:18:21    115s]       Primary reporting skew groups after 'PostConditioning Fixing Skew by cell sizing':
[11/06 17:18:21    115s]         skew_group clk/constraints: insertion delay [min=0.181, max=0.201, avg=0.193, sd=0.009], skew [0.020 vs 0.265], 100% {0.181, 0.201} (wid=0.002 ws=0.001) (gid=0.199 gs=0.019)
[11/06 17:18:21    115s]             min path sink: rA_reg_1_/CK
[11/06 17:18:21    115s]             max path sink: rB_reg_18_/CK
[11/06 17:18:21    115s]       Skew group summary after 'PostConditioning Fixing Skew by cell sizing':
[11/06 17:18:21    115s]         skew_group clk/constraints: insertion delay [min=0.181, max=0.201, avg=0.193, sd=0.009], skew [0.020 vs 0.265], 100% {0.181, 0.201} (wid=0.002 ws=0.001) (gid=0.199 gs=0.019)
[11/06 17:18:21    115s]       Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[11/06 17:18:21    115s]     PostConditioning Fixing Skew by cell sizing done. (took cpu=0:00:00.0 real=0:00:00.0)
[11/06 17:18:21    115s]     Reconnecting optimized routes...
[11/06 17:18:21    115s]     Reset timing graph...
[11/06 17:18:21    115s] Ignoring AAE DB Resetting ...
[11/06 17:18:21    115s]     Reset timing graph done.
[11/06 17:18:21    115s]     Reconnecting optimized routes done. (took cpu=0:00:00.0 real=0:00:00.0)
[11/06 17:18:21    115s]     Leaving CCOpt scope - Cleaning up placement interface...
[11/06 17:18:21    115s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:2747.8M, EPOCH TIME: 1762467501.946309
[11/06 17:18:21    115s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:200).
[11/06 17:18:21    115s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/06 17:18:21    115s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/06 17:18:21    115s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/06 17:18:21    115s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.005, REAL:0.005, MEM:2709.8M, EPOCH TIME: 1762467501.951456
[11/06 17:18:21    115s]     Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
[11/06 17:18:21    115s]     Leaving CCOpt scope - ClockRefiner...
[11/06 17:18:21    115s]     Assigned high priority to 0 instances.
[11/06 17:18:21    115s]     Soft fixed 3 clock instances.
[11/06 17:18:21    115s]     Performing Single Pass Refine Place.
[11/06 17:18:21    115s]     Refine Place Checks - Clock Cells : full DRC checks enabled, Clock Sinks : full DRC checks enabled, Datapath : full DRC checks enabled
[11/06 17:18:21    115s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:2709.8M, EPOCH TIME: 1762467501.963856
[11/06 17:18:21    115s] OPERPROF:   Starting DPlace-Init at level 2, MEM:2709.8M, EPOCH TIME: 1762467501.963928
[11/06 17:18:21    115s] Processing tracks to init pin-track alignment.
[11/06 17:18:21    115s] z: 2, totalTracks: 1
[11/06 17:18:21    115s] z: 4, totalTracks: 1
[11/06 17:18:21    115s] z: 6, totalTracks: 1
[11/06 17:18:21    115s] z: 8, totalTracks: 1
[11/06 17:18:21    115s] #spOpts: mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[11/06 17:18:21    115s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:2709.8M, EPOCH TIME: 1762467501.967183
[11/06 17:18:21    115s] Info: 3 insts are soft-fixed.
[11/06 17:18:21    115s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/06 17:18:21    115s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/06 17:18:21    115s] 
[11/06 17:18:21    115s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[11/06 17:18:21    115s] OPERPROF:       Starting CMU at level 4, MEM:2709.8M, EPOCH TIME: 1762467501.991639
[11/06 17:18:21    115s] OPERPROF:       Finished CMU at level 4, CPU:0.000, REAL:0.000, MEM:2709.8M, EPOCH TIME: 1762467501.992029
[11/06 17:18:21    115s] 
[11/06 17:18:21    115s] Bad Lib Cell Checking (CMU) is done! (0)
[11/06 17:18:21    115s] Info: 3 insts are soft-fixed.
[11/06 17:18:21    115s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.025, REAL:0.025, MEM:2709.8M, EPOCH TIME: 1762467501.992319
[11/06 17:18:21    115s] OPERPROF:     Starting PlacementInitSBTree at level 3, MEM:2709.8M, EPOCH TIME: 1762467501.992367
[11/06 17:18:21    115s] OPERPROF:     Finished PlacementInitSBTree at level 3, CPU:0.000, REAL:0.000, MEM:2709.8M, EPOCH TIME: 1762467501.992656
[11/06 17:18:21    115s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2709.8MB).
[11/06 17:18:21    115s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.029, REAL:0.029, MEM:2709.8M, EPOCH TIME: 1762467501.992942
[11/06 17:18:21    115s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.029, REAL:0.029, MEM:2709.8M, EPOCH TIME: 1762467501.992970
[11/06 17:18:21    115s] TDRefine: refinePlace mode is spiral
[11/06 17:18:21    115s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.3822460.5
[11/06 17:18:21    115s] OPERPROF: Starting RefinePlace at level 1, MEM:2709.8M, EPOCH TIME: 1762467501.993031
[11/06 17:18:21    115s] *** Starting refinePlace (0:01:55 mem=2709.8M) ***
[11/06 17:18:21    115s] Total net bbox length = 1.277e+04 (6.481e+03 6.284e+03) (ext = 1.045e+03)
[11/06 17:18:21    115s] 
[11/06 17:18:21    115s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[11/06 17:18:21    115s] Info: 3 insts are soft-fixed.
[11/06 17:18:21    115s] Move report: Pre Soft Fixed moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[11/06 17:18:21    115s] Move report: Soft Fixed moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[11/06 17:18:21    115s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[11/06 17:18:21    115s] (I)      Default pattern map key = mult_unsigned_default.
[11/06 17:18:21    115s] (I)      Default pattern map key = mult_unsigned_default.
[11/06 17:18:21    115s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:2709.8M, EPOCH TIME: 1762467501.997300
[11/06 17:18:21    115s] Starting refinePlace ...
[11/06 17:18:21    115s] (I)      Default pattern map key = mult_unsigned_default.
[11/06 17:18:21    115s] One DDP V2 for no tweak run.
[11/06 17:18:21    115s] (I)      Default pattern map key = mult_unsigned_default.
[11/06 17:18:22    115s] OPERPROF:     Starting AdvanceDataManager::initSiteMarkMT at level 3, MEM:2709.8M, EPOCH TIME: 1762467502.001777
[11/06 17:18:22    115s] DDP initSite1 nrRow 40 nrJob 40
[11/06 17:18:22    115s] OPERPROF:       Starting AdvanceDataManager::initSite1 at level 4, MEM:2709.8M, EPOCH TIME: 1762467502.001855
[11/06 17:18:22    115s] OPERPROF:       Finished AdvanceDataManager::initSite1 at level 4, CPU:0.000, REAL:0.000, MEM:2709.8M, EPOCH TIME: 1762467502.001921
[11/06 17:18:22    115s] OPERPROF:       Starting AdvanceDataManager::markSite at level 4, MEM:2709.8M, EPOCH TIME: 1762467502.001959
[11/06 17:18:22    115s] DDP markSite nrRow 40 nrJob 40
[11/06 17:18:22    115s] OPERPROF:       Finished AdvanceDataManager::markSite at level 4, CPU:0.000, REAL:0.000, MEM:2709.8M, EPOCH TIME: 1762467502.002048
[11/06 17:18:22    115s] OPERPROF:     Finished AdvanceDataManager::initSiteMarkMT at level 3, CPU:0.000, REAL:0.000, MEM:2709.8M, EPOCH TIME: 1762467502.002084
[11/06 17:18:22    115s]   Spread Effort: high, standalone mode, useDDP on.
[11/06 17:18:22    115s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:01.0, mem=2709.8MB) @(0:01:55 - 0:01:55).
[11/06 17:18:22    115s] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[11/06 17:18:22    115s] wireLenOptFixPriorityInst 200 inst fixed
[11/06 17:18:22    115s] 
[11/06 17:18:22    115s] Running Spiral with 1 thread in Normal Mode  fetchWidth=8 
[11/06 17:18:22    115s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): Rebuild thread pool 0x7f89c3eccc98.
[11/06 17:18:22    115s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): 0 out of 1 thread pools are available.
[11/06 17:18:22    115s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um spiral
[11/06 17:18:22    115s] [CPU] RefinePlace/Spiral (cpu=0:00:00.0, real=0:00:00.0)
[11/06 17:18:22    115s] [CPU] RefinePlace/Commit (cpu=0:00:00.0, real=0:00:00.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:00.0, real=0:00:00.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[11/06 17:18:22    115s] [CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=2685.8MB) @(0:01:55 - 0:01:55).
[11/06 17:18:22    115s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[11/06 17:18:22    115s] 	Runtime: CPU: 0:00:00.0 REAL: 0:00:01.0 MEM: 2685.8MB
[11/06 17:18:22    115s] Statistics of distance of Instance movement in refine placement:
[11/06 17:18:22    115s]   maximum (X+Y) =         0.00 um
[11/06 17:18:22    115s]   mean    (X+Y) =         0.00 um
[11/06 17:18:22    115s] Summary Report:
[11/06 17:18:22    115s] Instances move: 0 (out of 1180 movable)
[11/06 17:18:22    115s] Instances flipped: 0
[11/06 17:18:22    115s] Mean displacement: 0.00 um
[11/06 17:18:22    115s] Max displacement: 0.00 um 
[11/06 17:18:22    115s] Total instances moved : 0
[11/06 17:18:22    115s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:0.039, REAL:0.038, MEM:2685.8M, EPOCH TIME: 1762467502.035599
[11/06 17:18:22    115s] Total net bbox length = 1.277e+04 (6.481e+03 6.284e+03) (ext = 1.045e+03)
[11/06 17:18:22    115s] Runtime: CPU: 0:00:00.0 REAL: 0:00:01.0 MEM: 2685.8MB
[11/06 17:18:22    115s] [CPU] RefinePlace/total (cpu=0:00:00.0, real=0:00:01.0, mem=2685.8MB) @(0:01:55 - 0:01:55).
[11/06 17:18:22    115s] *** Finished refinePlace (0:01:55 mem=2685.8M) ***
[11/06 17:18:22    115s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.3822460.5
[11/06 17:18:22    115s] OPERPROF: Finished RefinePlace at level 1, CPU:0.044, REAL:0.043, MEM:2685.8M, EPOCH TIME: 1762467502.036262
[11/06 17:18:22    115s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:2685.8M, EPOCH TIME: 1762467502.036309
[11/06 17:18:22    115s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:1180).
[11/06 17:18:22    115s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/06 17:18:22    115s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/06 17:18:22    115s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/06 17:18:22    115s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.004, REAL:0.004, MEM:2685.8M, EPOCH TIME: 1762467502.040689
[11/06 17:18:22    115s]     ClockRefiner summary
[11/06 17:18:22    115s]     All clock instances: Moved 0, flipped 0 and cell swapped 0 (out of a total of 203).
[11/06 17:18:22    115s]     Non-sink clock instances: Moved 0, flipped 0 and cell swapped 0 (out of a total of 3).
[11/06 17:18:22    115s]     Clock sinks: Moved 0, flipped 0 and cell swapped 0 (out of a total of 200).
[11/06 17:18:22    115s]     Restoring pStatusCts on 3 clock instances.
[11/06 17:18:22    115s]     Revert refine place priority changes on 0 instances.
[11/06 17:18:22    115s]     Leaving CCOpt scope - ClockRefiner done. (took cpu=0:00:00.1 real=0:00:00.1)
[11/06 17:18:22    115s]     Set dirty flag on 1 instances, 2 nets
[11/06 17:18:22    115s]   PostConditioning done.
[11/06 17:18:22    115s] Net route status summary:
[11/06 17:18:22    115s]   Clock:         4 (unrouted=0, trialRouted=0, noStatus=0, routed=0, fixed=4, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
[11/06 17:18:22    115s]   Non-clock:  1437 (unrouted=42, trialRouted=1395, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=42, (crossesIlmBoundary AND tooFewTerms=0)])
[11/06 17:18:22    115s]   Update timing and DAG stats after post-conditioning...
[11/06 17:18:22    115s]   Update timing and DAG stats after post-conditioning done. (took cpu=0:00:00.0 real=0:00:00.0)
[11/06 17:18:22    115s]   Clock tree timing engine global stage delay update for max_delay:setup.late...
[11/06 17:18:22    115s] End AAE Lib Interpolated Model. (MEM=2685.82 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/06 17:18:22    115s]   Clock tree timing engine global stage delay update for max_delay:setup.late done. (took cpu=0:00:00.0 real=0:00:00.0)
[11/06 17:18:22    115s]   Clock DAG stats after post-conditioning:
[11/06 17:18:22    115s]     cell counts      : b=3, i=0, icg=0, dcg=0, l=0, total=3
[11/06 17:18:22    115s]     sink counts      : regular=200, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=200
[11/06 17:18:22    115s]     misc counts      : r=1, pp=0
[11/06 17:18:22    115s]     cell areas       : b=6.840um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=6.840um^2
[11/06 17:18:22    115s]     cell capacitance : b=0.001pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.001pF
[11/06 17:18:22    115s]     sink capacitance : total=0.042pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[11/06 17:18:22    115s]     wire capacitance : top=0.000pF, trunk=0.007pF, leaf=0.066pF, total=0.074pF
[11/06 17:18:22    115s]     wire lengths     : top=0.000um, trunk=71.970um, leaf=694.070um, total=766.040um
[11/06 17:18:22    115s]     hp wire lengths  : top=0.000um, trunk=0.000um, leaf=271.530um, total=271.530um
[11/06 17:18:22    115s]   Clock DAG net violations after post-conditioning: none
[11/06 17:18:22    115s]   Clock DAG primary half-corner transition distribution after post-conditioning:
[11/06 17:18:22    115s]     Trunk : target=0.280ns count=1 avg=0.034ns sd=0.000ns min=0.034ns max=0.034ns {1 <= 0.168ns, 0 <= 0.224ns, 0 <= 0.252ns, 0 <= 0.266ns, 0 <= 0.280ns}
[11/06 17:18:22    115s]     Leaf  : target=0.280ns count=3 avg=0.260ns sd=0.027ns min=0.229ns max=0.279ns {0 <= 0.168ns, 0 <= 0.224ns, 1 <= 0.252ns, 0 <= 0.266ns, 2 <= 0.280ns}
[11/06 17:18:22    115s]   Clock DAG library cell distribution after post-conditioning {count}:
[11/06 17:18:22    115s]      Bufs: CLKBUFX4: 2 CLKBUFX3: 1 
[11/06 17:18:22    115s]   Clock DAG hash after post-conditioning: 9325533868656040239 11515231401778770438
[11/06 17:18:22    115s]   CTS services accumulated run-time stats after post-conditioning:
[11/06 17:18:22    115s]     delay calculator: calls=6751, total_wall_time=0.207s, mean_wall_time=0.031ms
[11/06 17:18:22    115s]     legalizer: calls=257, total_wall_time=0.006s, mean_wall_time=0.025ms
[11/06 17:18:22    115s]     steiner router: calls=6733, total_wall_time=0.167s, mean_wall_time=0.025ms
[11/06 17:18:22    115s]   Primary reporting skew groups after post-conditioning:
[11/06 17:18:22    115s]     skew_group clk/constraints: insertion delay [min=0.181, max=0.201, avg=0.193, sd=0.009], skew [0.020 vs 0.265], 100% {0.181, 0.201} (wid=0.002 ws=0.001) (gid=0.199 gs=0.019)
[11/06 17:18:22    115s]         min path sink: rA_reg_1_/CK
[11/06 17:18:22    115s]         max path sink: rB_reg_18_/CK
[11/06 17:18:22    115s]   Skew group summary after post-conditioning:
[11/06 17:18:22    115s]     skew_group clk/constraints: insertion delay [min=0.181, max=0.201, avg=0.193, sd=0.009], skew [0.020 vs 0.265], 100% {0.181, 0.201} (wid=0.002 ws=0.001) (gid=0.199 gs=0.019)
[11/06 17:18:22    115s]   CCOpt::Phase::PostConditioning done. (took cpu=0:00:00.2 real=0:00:00.2)
[11/06 17:18:22    115s]   Setting CTS place status to fixed for clock tree and sinks.
[11/06 17:18:22    115s]   numClockCells = 5, numClockCellsFixed = 5, numClockCellsRestored = 0, numClockLatches = 0, numClockLatchesFixed =  0, numClockLatchesRestored = 0
[11/06 17:18:22    115s]   Post-balance tidy up or trial balance steps...
[11/06 17:18:22    115s]   
[11/06 17:18:22    115s]   Clock DAG stats at end of CTS:
[11/06 17:18:22    115s]   ==============================
[11/06 17:18:22    115s]   
[11/06 17:18:22    115s]   -------------------------------------------------------
[11/06 17:18:22    115s]   Cell type                 Count    Area     Capacitance
[11/06 17:18:22    115s]   -------------------------------------------------------
[11/06 17:18:22    115s]   Buffers                     3      6.840       0.001
[11/06 17:18:22    115s]   Inverters                   0      0.000       0.000
[11/06 17:18:22    115s]   Integrated Clock Gates      0      0.000       0.000
[11/06 17:18:22    115s]   Discrete Clock Gates        0      0.000       0.000
[11/06 17:18:22    115s]   Clock Logic                 0      0.000       0.000
[11/06 17:18:22    115s]   All                         3      6.840       0.001
[11/06 17:18:22    115s]   -------------------------------------------------------
[11/06 17:18:22    115s]   
[11/06 17:18:22    115s]   
[11/06 17:18:22    115s]   Clock DAG sink counts at end of CTS:
[11/06 17:18:22    115s]   ====================================
[11/06 17:18:22    115s]   
[11/06 17:18:22    115s]   -------------------------
[11/06 17:18:22    115s]   Sink type           Count
[11/06 17:18:22    115s]   -------------------------
[11/06 17:18:22    115s]   Regular              200
[11/06 17:18:22    115s]   Enable Latch           0
[11/06 17:18:22    115s]   Load Capacitance       0
[11/06 17:18:22    115s]   Antenna Diode          0
[11/06 17:18:22    115s]   Node Sink              0
[11/06 17:18:22    115s]   Total                200
[11/06 17:18:22    115s]   -------------------------
[11/06 17:18:22    115s]   
[11/06 17:18:22    115s]   
[11/06 17:18:22    115s]   Clock DAG wire lengths at end of CTS:
[11/06 17:18:22    115s]   =====================================
[11/06 17:18:22    115s]   
[11/06 17:18:22    115s]   --------------------
[11/06 17:18:22    115s]   Type     Wire Length
[11/06 17:18:22    115s]   --------------------
[11/06 17:18:22    115s]   Top          0.000
[11/06 17:18:22    115s]   Trunk       71.970
[11/06 17:18:22    115s]   Leaf       694.070
[11/06 17:18:22    115s]   Total      766.040
[11/06 17:18:22    115s]   --------------------
[11/06 17:18:22    115s]   
[11/06 17:18:22    115s]   
[11/06 17:18:22    115s]   Clock DAG hp wire lengths at end of CTS:
[11/06 17:18:22    115s]   ========================================
[11/06 17:18:22    115s]   
[11/06 17:18:22    115s]   -----------------------
[11/06 17:18:22    115s]   Type     hp Wire Length
[11/06 17:18:22    115s]   -----------------------
[11/06 17:18:22    115s]   Top           0.000
[11/06 17:18:22    115s]   Trunk         0.000
[11/06 17:18:22    115s]   Leaf        271.530
[11/06 17:18:22    115s]   Total       271.530
[11/06 17:18:22    115s]   -----------------------
[11/06 17:18:22    115s]   
[11/06 17:18:22    115s]   
[11/06 17:18:22    115s]   Clock DAG capacitances at end of CTS:
[11/06 17:18:22    115s]   =====================================
[11/06 17:18:22    115s]   
[11/06 17:18:22    115s]   --------------------------------
[11/06 17:18:22    115s]   Type     Gate     Wire     Total
[11/06 17:18:22    115s]   --------------------------------
[11/06 17:18:22    115s]   Top      0.000    0.000    0.000
[11/06 17:18:22    115s]   Trunk    0.001    0.007    0.008
[11/06 17:18:22    115s]   Leaf     0.042    0.066    0.109
[11/06 17:18:22    115s]   Total    0.043    0.074    0.117
[11/06 17:18:22    115s]   --------------------------------
[11/06 17:18:22    115s]   
[11/06 17:18:22    115s]   
[11/06 17:18:22    115s]   Clock DAG sink capacitances at end of CTS:
[11/06 17:18:22    115s]   ==========================================
[11/06 17:18:22    115s]   
[11/06 17:18:22    115s]   -----------------------------------------------
[11/06 17:18:22    115s]   Total    Average    Std. Dev.    Min      Max
[11/06 17:18:22    115s]   -----------------------------------------------
[11/06 17:18:22    115s]   0.042     0.000       0.000      0.000    0.000
[11/06 17:18:22    115s]   -----------------------------------------------
[11/06 17:18:22    115s]   
[11/06 17:18:22    115s]   
[11/06 17:18:22    115s]   Clock DAG net violations at end of CTS:
[11/06 17:18:22    115s]   =======================================
[11/06 17:18:22    115s]   
[11/06 17:18:22    115s]   None
[11/06 17:18:22    115s]   
[11/06 17:18:22    115s]   
[11/06 17:18:22    115s]   Clock DAG primary half-corner transition distribution at end of CTS:
[11/06 17:18:22    115s]   ====================================================================
[11/06 17:18:22    115s]   
[11/06 17:18:22    115s]   --------------------------------------------------------------------------------------------------------------------------------------------------------------
[11/06 17:18:22    115s]   Net Type    Target    Count    Average    Std. Dev.    Min      Max      Distribution                                                              Over Target
[11/06 17:18:22    115s]   --------------------------------------------------------------------------------------------------------------------------------------------------------------
[11/06 17:18:22    115s]   Trunk       0.280       1       0.034       0.000      0.034    0.034    {1 <= 0.168ns, 0 <= 0.224ns, 0 <= 0.252ns, 0 <= 0.266ns, 0 <= 0.280ns}         -
[11/06 17:18:22    115s]   Leaf        0.280       3       0.260       0.027      0.229    0.279    {0 <= 0.168ns, 0 <= 0.224ns, 1 <= 0.252ns, 0 <= 0.266ns, 2 <= 0.280ns}         -
[11/06 17:18:22    115s]   --------------------------------------------------------------------------------------------------------------------------------------------------------------
[11/06 17:18:22    115s]   
[11/06 17:18:22    115s]   
[11/06 17:18:22    115s]   Clock DAG library cell distribution at end of CTS:
[11/06 17:18:22    115s]   ==================================================
[11/06 17:18:22    115s]   
[11/06 17:18:22    115s]   -----------------------------------------
[11/06 17:18:22    115s]   Name        Type      Inst     Inst Area 
[11/06 17:18:22    115s]                         Count    (um^2)
[11/06 17:18:22    115s]   -----------------------------------------
[11/06 17:18:22    115s]   CLKBUFX4    buffer      2        4.788
[11/06 17:18:22    115s]   CLKBUFX3    buffer      1        2.052
[11/06 17:18:22    115s]   -----------------------------------------
[11/06 17:18:22    115s]   
[11/06 17:18:22    115s]   Clock DAG hash at end of CTS: 9325533868656040239 11515231401778770438
[11/06 17:18:22    115s]   CTS services accumulated run-time stats at end of CTS:
[11/06 17:18:22    115s]     delay calculator: calls=6751, total_wall_time=0.207s, mean_wall_time=0.031ms
[11/06 17:18:22    115s]     legalizer: calls=257, total_wall_time=0.006s, mean_wall_time=0.025ms
[11/06 17:18:22    115s]     steiner router: calls=6733, total_wall_time=0.167s, mean_wall_time=0.025ms
[11/06 17:18:22    115s]   
[11/06 17:18:22    115s]   Primary reporting skew groups summary at end of CTS:
[11/06 17:18:22    115s]   ====================================================
[11/06 17:18:22    115s]   
[11/06 17:18:22    115s]   ---------------------------------------------------------------------------------------------------------------------------------------------------------------------
[11/06 17:18:22    115s]   Half-corner             Skew Group         Min ID    Max ID    Skew     Skew target    Wire skew    Worst sink skew    Average ID    Std.Dev    Skew window occupancy
[11/06 17:18:22    115s]   ---------------------------------------------------------------------------------------------------------------------------------------------------------------------
[11/06 17:18:22    115s]   max_delay:setup.late    clk/constraints    0.181     0.201     0.020       0.265         0.001           0.001           0.193        0.009     100% {0.181, 0.201}
[11/06 17:18:22    115s]   ---------------------------------------------------------------------------------------------------------------------------------------------------------------------
[11/06 17:18:22    115s]   
[11/06 17:18:22    115s]   
[11/06 17:18:22    115s]   Skew group summary at end of CTS:
[11/06 17:18:22    115s]   =================================
[11/06 17:18:22    115s]   
[11/06 17:18:22    115s]   ---------------------------------------------------------------------------------------------------------------------------------------------------------------------
[11/06 17:18:22    115s]   Half-corner             Skew Group         Min ID    Max ID    Skew     Skew target    Wire skew    Worst sink skew    Average ID    Std.Dev    Skew window occupancy
[11/06 17:18:22    115s]   ---------------------------------------------------------------------------------------------------------------------------------------------------------------------
[11/06 17:18:22    115s]   max_delay:setup.late    clk/constraints    0.181     0.201     0.020       0.265         0.001           0.001           0.193        0.009     100% {0.181, 0.201}
[11/06 17:18:22    115s]   ---------------------------------------------------------------------------------------------------------------------------------------------------------------------
[11/06 17:18:22    115s]   
[11/06 17:18:22    115s]   
[11/06 17:18:22    115s]   Found a total of 0 clock tree pins with a slew violation.
[11/06 17:18:22    115s]   
[11/06 17:18:22    115s]   Post-balance tidy up or trial balance steps done. (took cpu=0:00:00.0 real=0:00:00.0)
[11/06 17:18:22    115s] Synthesizing clock trees done.
[11/06 17:18:22    115s] Tidy Up And Update Timing...
[11/06 17:18:22    115s] External - Set all clocks to propagated mode...
[11/06 17:18:22    115s] Innovus updating I/O latencies
[11/06 17:18:22    115s] AAE_INFO: opIsDesignInPostRouteState() is 0
[11/06 17:18:22    115s] #################################################################################
[11/06 17:18:22    115s] # Design Stage: PreRoute
[11/06 17:18:22    115s] # Design Name: mult_unsigned
[11/06 17:18:22    115s] # Design Mode: 90nm
[11/06 17:18:22    115s] # Analysis Mode: MMMC Non-OCV 
[11/06 17:18:22    115s] # Parasitics Mode: No SPEF/RCDB 
[11/06 17:18:22    115s] # Signoff Settings: SI Off 
[11/06 17:18:22    115s] #################################################################################
[11/06 17:18:22    115s] Topological Sorting (REAL = 0:00:00.0, MEM = 2742.3M, InitMEM = 2742.3M)
[11/06 17:18:22    115s] Start delay calculation (fullDC) (1 T). (MEM=2742.32)
[11/06 17:18:22    115s] End AAE Lib Interpolated Model. (MEM=2753.93 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/06 17:18:22    115s] Total number of fetched objects 1439
[11/06 17:18:22    115s] Total number of fetched objects 1439
[11/06 17:18:22    115s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/06 17:18:22    115s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/06 17:18:22    115s] End delay calculation. (MEM=2806.14 CPU=0:00:00.0 REAL=0:00:00.0)
[11/06 17:18:22    115s] End delay calculation (fullDC). (MEM=2806.14 CPU=0:00:00.1 REAL=0:00:00.0)
[11/06 17:18:22    115s] *** CDM Built up (cpu=0:00:00.2  real=0:00:00.0  mem= 2806.1M) ***
[11/06 17:18:22    116s] Setting all clocks to propagated mode.
[11/06 17:18:22    116s] External - Set all clocks to propagated mode done. (took cpu=0:00:00.5 real=0:00:00.5)
[11/06 17:18:22    116s] Clock DAG stats after update timingGraph:
[11/06 17:18:22    116s]   cell counts      : b=3, i=0, icg=0, dcg=0, l=0, total=3
[11/06 17:18:22    116s]   sink counts      : regular=200, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=200
[11/06 17:18:22    116s]   misc counts      : r=1, pp=0
[11/06 17:18:22    116s]   cell areas       : b=6.840um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=6.840um^2
[11/06 17:18:22    116s]   cell capacitance : b=0.001pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.001pF
[11/06 17:18:22    116s]   sink capacitance : total=0.042pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[11/06 17:18:22    116s]   wire capacitance : top=0.000pF, trunk=0.007pF, leaf=0.066pF, total=0.074pF
[11/06 17:18:22    116s]   wire lengths     : top=0.000um, trunk=71.970um, leaf=694.070um, total=766.040um
[11/06 17:18:22    116s]   hp wire lengths  : top=0.000um, trunk=0.000um, leaf=271.530um, total=271.530um
[11/06 17:18:22    116s] Clock DAG net violations after update timingGraph: none
[11/06 17:18:22    116s] Clock DAG primary half-corner transition distribution after update timingGraph:
[11/06 17:18:22    116s]   Trunk : target=0.280ns count=1 avg=0.034ns sd=0.000ns min=0.034ns max=0.034ns {1 <= 0.168ns, 0 <= 0.224ns, 0 <= 0.252ns, 0 <= 0.266ns, 0 <= 0.280ns}
[11/06 17:18:22    116s]   Leaf  : target=0.280ns count=3 avg=0.260ns sd=0.027ns min=0.229ns max=0.279ns {0 <= 0.168ns, 0 <= 0.224ns, 1 <= 0.252ns, 0 <= 0.266ns, 2 <= 0.280ns}
[11/06 17:18:22    116s] Clock DAG library cell distribution after update timingGraph {count}:
[11/06 17:18:22    116s]    Bufs: CLKBUFX4: 2 CLKBUFX3: 1 
[11/06 17:18:22    116s] Clock DAG hash after update timingGraph: 9325533868656040239 11515231401778770438
[11/06 17:18:22    116s] CTS services accumulated run-time stats after update timingGraph:
[11/06 17:18:22    116s]   delay calculator: calls=6751, total_wall_time=0.207s, mean_wall_time=0.031ms
[11/06 17:18:22    116s]   legalizer: calls=257, total_wall_time=0.006s, mean_wall_time=0.025ms
[11/06 17:18:22    116s]   steiner router: calls=6733, total_wall_time=0.167s, mean_wall_time=0.025ms
[11/06 17:18:22    116s] Primary reporting skew groups after update timingGraph:
[11/06 17:18:22    116s]   skew_group clk/constraints: insertion delay [min=0.181, max=0.201, avg=0.193, sd=0.009], skew [0.020 vs 0.265], 100% {0.181, 0.201} (wid=0.002 ws=0.001) (gid=0.199 gs=0.019)
[11/06 17:18:22    116s]       min path sink: rA_reg_1_/CK
[11/06 17:18:22    116s]       max path sink: rB_reg_18_/CK
[11/06 17:18:22    116s] Skew group summary after update timingGraph:
[11/06 17:18:22    116s]   skew_group clk/constraints: insertion delay [min=0.181, max=0.201, avg=0.193, sd=0.009], skew [0.020 vs 0.265], 100% {0.181, 0.201} (wid=0.002 ws=0.001) (gid=0.199 gs=0.019)
[11/06 17:18:22    116s] Logging CTS constraint violations...
[11/06 17:18:22    116s]   No violations found.
[11/06 17:18:22    116s] Logging CTS constraint violations done.
[11/06 17:18:22    116s] Tidy Up And Update Timing done. (took cpu=0:00:00.5 real=0:00:00.5)
[11/06 17:18:22    116s] Runtime done. (took cpu=0:00:07.7 real=0:00:07.9)
[11/06 17:18:22    116s] Runtime Report Coverage % = 99.7
[11/06 17:18:22    116s] Runtime Summary
[11/06 17:18:22    116s] ===============
[11/06 17:18:22    116s] Clock Runtime:  (35%) Core CTS           2.76 (Init 1.46, Construction 0.41, Implementation 0.48, eGRPC 0.11, PostConditioning 0.13, Other 0.16)
[11/06 17:18:22    116s] Clock Runtime:  (54%) CTS services       4.26 (RefinePlace 0.34, EarlyGlobalClock 0.22, NanoRoute 3.62, ExtractRC 0.08, TimingAnalysis 0.00)
[11/06 17:18:22    116s] Clock Runtime:  (10%) Other CTS          0.81 (Init 0.12, CongRepair/EGR-DP 0.16, TimingUpdate 0.54, Other 0.00)
[11/06 17:18:22    116s] Clock Runtime: (100%) Total              7.83
[11/06 17:18:22    116s] 
[11/06 17:18:22    116s] 
[11/06 17:18:22    116s] Runtime Summary:
[11/06 17:18:22    116s] ================
[11/06 17:18:22    116s] 
[11/06 17:18:22    116s] -------------------------------------------------------------------------------------------------------------------
[11/06 17:18:22    116s] wall  % time  children  called  name
[11/06 17:18:22    116s] -------------------------------------------------------------------------------------------------------------------
[11/06 17:18:22    116s] 7.85  100.00    7.85      0       
[11/06 17:18:22    116s] 7.85  100.00    7.83      1     Runtime
[11/06 17:18:22    116s] 0.03    0.32    0.02      1     CCOpt::Phase::Initialization
[11/06 17:18:22    116s] 0.02    0.32    0.02      1       Check Prerequisites
[11/06 17:18:22    116s] 0.02    0.31    0.00      1         Leaving CCOpt scope - CheckPlace
[11/06 17:18:22    116s] 1.51   19.28    1.51      1     CCOpt::Phase::PreparingToBalance
[11/06 17:18:22    116s] 0.00    0.00    0.00      1       Leaving CCOpt scope - Initializing power interface
[11/06 17:18:22    116s] 0.09    1.19    0.00      1       Leaving CCOpt scope - optDesignGlobalRouteStep
[11/06 17:18:22    116s] 0.09    1.17    0.07      1       Legalization setup
[11/06 17:18:22    116s] 0.06    0.80    0.00      2         Leaving CCOpt scope - Initializing placement interface
[11/06 17:18:22    116s] 0.00    0.06    0.00      1         Leaving CCOpt scope - Cleaning up placement interface
[11/06 17:18:22    116s] 1.32   16.87    0.00      1       Validating CTS configuration
[11/06 17:18:22    116s] 0.00    0.00    0.00      1         Checking module port directions
[11/06 17:18:22    116s] 0.00    0.00    0.00      1         Checking for illegal sizes of clock logic instances
[11/06 17:18:22    116s] 0.04    0.50    0.03      1     Preparing To Balance
[11/06 17:18:22    116s] 0.00    0.05    0.00      1       Leaving CCOpt scope - Cleaning up placement interface
[11/06 17:18:22    116s] 0.03    0.37    0.00      1       Leaving CCOpt scope - Initializing placement interface
[11/06 17:18:22    116s] 0.81   10.30    0.81      1     CCOpt::Phase::Construction
[11/06 17:18:22    116s] 0.55    7.07    0.55      1       Stage::Clustering
[11/06 17:18:22    116s] 0.28    3.54    0.27      1         Clustering
[11/06 17:18:22    116s] 0.00    0.04    0.00      1           Initialize for clustering
[11/06 17:18:22    116s] 0.00    0.01    0.00      1             Computing optimal clock node locations
[11/06 17:18:22    116s] 0.07    0.93    0.00      1           Bottom-up phase
[11/06 17:18:22    116s] 0.19    2.42    0.18      1           Legalizing clock trees
[11/06 17:18:22    116s] 0.14    1.80    0.00      1             Leaving CCOpt scope - ClockRefiner
[11/06 17:18:22    116s] 0.00    0.05    0.00      1             Leaving CCOpt scope - Cleaning up placement interface
[11/06 17:18:22    116s] 0.03    0.37    0.00      1             Leaving CCOpt scope - Initializing placement interface
[11/06 17:18:22    116s] 0.01    0.09    0.00      1             Clock tree timing engine global stage delay update for max_delay:setup.late
[11/06 17:18:22    116s] 0.27    3.50    0.26      1         CongRepair After Initial Clustering
[11/06 17:18:22    116s] 0.23    2.87    0.17      1           Leaving CCOpt scope - Early Global Route
[11/06 17:18:22    116s] 0.08    1.08    0.00      1             Early Global Route - eGR only step
[11/06 17:18:22    116s] 0.08    1.06    0.00      1             Congestion Repair
[11/06 17:18:22    116s] 0.03    0.37    0.00      1           Leaving CCOpt scope - extractRC
[11/06 17:18:22    116s] 0.01    0.09    0.00      1           Clock tree timing engine global stage delay update for max_delay:setup.late
[11/06 17:18:22    116s] 0.01    0.16    0.01      1       Stage::DRV Fixing
[11/06 17:18:22    116s] 0.01    0.08    0.00      1         Fixing clock tree slew time and max cap violations
[11/06 17:18:22    116s] 0.01    0.08    0.00      1         Fixing clock tree slew time and max cap violations - detailed pass
[11/06 17:18:22    116s] 0.24    3.06    0.24      1       Stage::Insertion Delay Reduction
[11/06 17:18:22    116s] 0.00    0.05    0.00      1         Removing unnecessary root buffering
[11/06 17:18:22    116s] 0.00    0.05    0.00      1         Removing unconstrained drivers
[11/06 17:18:22    116s] 0.02    0.27    0.00      1         Reducing insertion delay 1
[11/06 17:18:22    116s] 0.00    0.05    0.00      1         Removing longest path buffering
[11/06 17:18:22    116s] 0.21    2.62    0.00      1         Reducing insertion delay 2
[11/06 17:18:22    116s] 0.52    6.65    0.52      1     CCOpt::Phase::Implementation
[11/06 17:18:22    116s] 0.04    0.54    0.04      1       Stage::Reducing Power
[11/06 17:18:22    116s] 0.00    0.05    0.00      1         Improving clock tree routing
[11/06 17:18:22    116s] 0.03    0.42    0.00      1         Reducing clock tree power 1
[11/06 17:18:22    116s] 0.00    0.01    0.00      2           Legalizing clock trees
[11/06 17:18:22    116s] 0.01    0.07    0.00      1         Reducing clock tree power 2
[11/06 17:18:22    116s] 0.09    1.17    0.09      1       Stage::Balancing
[11/06 17:18:22    116s] 0.05    0.67    0.05      1         Approximately balancing fragments step
[11/06 17:18:22    116s] 0.02    0.27    0.00      1           Resolve constraints - Approximately balancing fragments
[11/06 17:18:22    116s] 0.01    0.08    0.00      1           Estimate delay to be added in balancing - Approximately balancing fragments
[11/06 17:18:22    116s] 0.00    0.06    0.00      1           Moving gates to improve sub-tree skew
[11/06 17:18:22    116s] 0.01    0.13    0.00      1           Approximately balancing fragments bottom up
[11/06 17:18:22    116s] 0.01    0.07    0.00      1           Approximately balancing fragments, wire and cell delays
[11/06 17:18:22    116s] 0.01    0.08    0.00      1         Improving fragments clock skew
[11/06 17:18:22    116s] 0.02    0.23    0.01      1         Approximately balancing step
[11/06 17:18:22    116s] 0.01    0.11    0.00      1           Resolve constraints - Approximately balancing
[11/06 17:18:22    116s] 0.00    0.06    0.00      1           Approximately balancing, wire and cell delays
[11/06 17:18:22    116s] 0.00    0.06    0.00      1         Fixing clock tree overload
[11/06 17:18:22    116s] 0.01    0.07    0.00      1         Approximately balancing paths
[11/06 17:18:22    116s] 0.33    4.17    0.32      1       Stage::Polishing
[11/06 17:18:22    116s] 0.01    0.07    0.00      1         Clock tree timing engine global stage delay update for max_delay:setup.late
[11/06 17:18:22    116s] 0.00    0.05    0.00      1         Merging balancing drivers for power
[11/06 17:18:22    116s] 0.01    0.09    0.00      1         Improving clock skew
[11/06 17:18:22    116s] 0.21    2.66    0.20      1         Moving gates to reduce wire capacitance
[11/06 17:18:22    116s] 0.00    0.04    0.00      2           Artificially removing short and long paths
[11/06 17:18:22    116s] 0.01    0.14    0.00      1           Moving gates to reduce wire capacitance - iteration 1: WireCapReduction
[11/06 17:18:22    116s] 0.00    0.00    0.00      1             Legalizing clock trees
[11/06 17:18:22    116s] 0.08    1.08    0.00      1           Moving gates to reduce wire capacitance - iteration 1: MoveGates
[11/06 17:18:22    116s] 0.00    0.00    0.00      1             Legalizing clock trees
[11/06 17:18:22    116s] 0.02    0.25    0.00      1           Moving gates to reduce wire capacitance - iteration 2: WireCapReduction
[11/06 17:18:22    116s] 0.00    0.04    0.00      1             Legalizing clock trees
[11/06 17:18:22    116s] 0.08    1.04    0.00      1           Moving gates to reduce wire capacitance - iteration 2: MoveGates
[11/06 17:18:22    116s] 0.00    0.00    0.00      1             Legalizing clock trees
[11/06 17:18:22    116s] 0.02    0.22    0.00      1         Reducing clock tree power 3
[11/06 17:18:22    116s] 0.00    0.02    0.00      1           Artificially removing short and long paths
[11/06 17:18:22    116s] 0.00    0.00    0.00      1           Legalizing clock trees
[11/06 17:18:22    116s] 0.01    0.07    0.00      1         Improving insertion delay
[11/06 17:18:22    116s] 0.07    0.91    0.06      1         Wire Opt OverFix
[11/06 17:18:22    116s] 0.05    0.69    0.05      1           Wire Reduction extra effort
[11/06 17:18:22    116s] 0.00    0.02    0.00      1             Artificially removing short and long paths
[11/06 17:18:22    116s] 0.00    0.01    0.00      1             Global shorten wires A0
[11/06 17:18:22    116s] 0.03    0.39    0.00      2             Move For Wirelength - core
[11/06 17:18:22    116s] 0.00    0.01    0.00      1             Global shorten wires A1
[11/06 17:18:22    116s] 0.01    0.14    0.00      1             Global shorten wires B
[11/06 17:18:22    116s] 0.00    0.04    0.00      1             Move For Wirelength - branch
[11/06 17:18:22    116s] 0.00    0.04    0.00      1           Optimizing orientation
[11/06 17:18:22    116s] 0.00    0.04    0.00      1             FlipOpt
[11/06 17:18:22    116s] 0.06    0.76    0.05      1       Stage::Updating netlist
[11/06 17:18:22    116s] 0.01    0.06    0.00      1         Leaving CCOpt scope - Cleaning up placement interface
[11/06 17:18:22    116s] 0.04    0.53    0.00      1         Leaving CCOpt scope - ClockRefiner
[11/06 17:18:22    116s] 0.29    3.75    0.26      1     CCOpt::Phase::eGRPC
[11/06 17:18:22    116s] 0.08    1.04    0.08      1       Leaving CCOpt scope - Routing Tools
[11/06 17:18:22    116s] 0.08    0.96    0.00      1         Early Global Route - eGR only step
[11/06 17:18:22    116s] 0.03    0.36    0.00      1       Leaving CCOpt scope - extractRC
[11/06 17:18:22    116s] 0.03    0.40    0.00      1       Leaving CCOpt scope - Initializing placement interface
[11/06 17:18:22    116s] 0.01    0.11    0.01      1       Reset bufferability constraints
[11/06 17:18:22    116s] 0.01    0.11    0.00      1         Clock tree timing engine global stage delay update for max_delay:setup.late
[11/06 17:18:22    116s] 0.01    0.07    0.00      1       eGRPC Moving buffers
[11/06 17:18:22    116s] 0.00    0.01    0.00      1         Violation analysis
[11/06 17:18:22    116s] 0.01    0.09    0.00      1       eGRPC Initial Pass of Downsizing Clock Tree cells
[11/06 17:18:22    116s] 0.00    0.01    0.00      1         Artificially removing long paths
[11/06 17:18:22    116s] 0.01    0.07    0.00      1       eGRPC Fixing DRVs
[11/06 17:18:22    116s] 0.00    0.02    0.00      1       Reconnecting optimized routes
[11/06 17:18:22    116s] 0.00    0.01    0.00      1       Violation analysis
[11/06 17:18:22    116s] 0.00    0.05    0.00      1       Leaving CCOpt scope - Cleaning up placement interface
[11/06 17:18:22    116s] 0.08    1.02    0.00      1       Leaving CCOpt scope - ClockRefiner
[11/06 17:18:22    116s] 3.87   49.28    3.86      1     CCOpt::Phase::Routing
[11/06 17:18:22    116s] 3.82   48.71    3.76      1       Leaving CCOpt scope - Routing Tools
[11/06 17:18:22    116s] 0.07    0.95    0.00      1         Early Global Route - eGR->Nr High Frequency step
[11/06 17:18:22    116s] 3.62   46.08    0.00      1         NanoRoute
[11/06 17:18:22    116s] 0.07    0.92    0.00      1         Route Remaining Unrouted Nets
[11/06 17:18:22    116s] 0.03    0.35    0.00      1       Leaving CCOpt scope - extractRC
[11/06 17:18:22    116s] 0.01    0.10    0.00      1       Clock tree timing engine global stage delay update for max_delay:setup.late
[11/06 17:18:22    116s] 0.21    2.62    0.17      1     CCOpt::Phase::PostConditioning
[11/06 17:18:22    116s] 0.03    0.42    0.00      1       Leaving CCOpt scope - Initializing placement interface
[11/06 17:18:22    116s] 0.00    0.00    0.00      1       Reset bufferability constraints
[11/06 17:18:22    116s] 0.02    0.22    0.00      1       PostConditioning Upsizing To Fix DRVs
[11/06 17:18:22    116s] 0.01    0.15    0.00      1       Recomputing CTS skew targets
[11/06 17:18:22    116s] 0.01    0.07    0.00      1       PostConditioning Fixing DRVs
[11/06 17:18:22    116s] 0.01    0.07    0.00      1       Buffering to fix DRVs
[11/06 17:18:22    116s] 0.01    0.07    0.00      1       PostConditioning Fixing Skew by cell sizing
[11/06 17:18:22    116s] 0.00    0.03    0.00      1       Reconnecting optimized routes
[11/06 17:18:22    116s] 0.01    0.07    0.00      1       Leaving CCOpt scope - Cleaning up placement interface
[11/06 17:18:22    116s] 0.08    0.99    0.00      1       Leaving CCOpt scope - ClockRefiner
[11/06 17:18:22    116s] 0.00    0.00    0.00      1       Update timing and DAG stats after post-conditioning
[11/06 17:18:22    116s] 0.01    0.10    0.00      1       Clock tree timing engine global stage delay update for max_delay:setup.late
[11/06 17:18:22    116s] 0.01    0.09    0.00      1     Post-balance tidy up or trial balance steps
[11/06 17:18:22    116s] 0.54    6.93    0.54      1     Tidy Up And Update Timing
[11/06 17:18:22    116s] 0.54    6.84    0.00      1       External - Set all clocks to propagated mode
[11/06 17:18:22    116s] -------------------------------------------------------------------------------------------------------------------
[11/06 17:18:22    116s] 
[11/06 17:18:22    116s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[11/06 17:18:22    116s] *** CTS #1 [finish] (ccopt_design #1) : cpu/real = 0:00:07.6/0:00:07.8 (1.0), totSession cpu/real = 0:01:56.1/0:14:22.0 (0.1), mem = 2787.0M
[11/06 17:18:22    116s] 
[11/06 17:18:22    116s] =============================================================================================
[11/06 17:18:22    116s]  Step TAT Report : CTS #1 / ccopt_design #1                                     21.17-s075_1
[11/06 17:18:22    116s] =============================================================================================
[11/06 17:18:22    116s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[11/06 17:18:22    116s] ---------------------------------------------------------------------------------------------
[11/06 17:18:22    116s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/06 17:18:22    116s] [ IncrReplace            ]      1   0:00:00.1  (   1.0 % )     0:00:00.1 /  0:00:00.1    0.9
[11/06 17:18:22    116s] [ EarlyGlobalRoute       ]      5   0:00:00.3  (   3.5 % )     0:00:00.3 /  0:00:00.3    0.9
[11/06 17:18:22    116s] [ DetailRoute            ]      1   0:00:00.8  (   9.9 % )     0:00:00.8 /  0:00:00.8    1.0
[11/06 17:18:22    116s] [ ExtractRC              ]      3   0:00:00.1  (   1.0 % )     0:00:00.1 /  0:00:00.1    1.1
[11/06 17:18:22    116s] [ FullDelayCalc          ]      1   0:00:00.2  (   2.5 % )     0:00:00.2 /  0:00:00.2    1.0
[11/06 17:18:22    116s] [ MISC                   ]          0:00:06.4  (  82.0 % )     0:00:06.4 /  0:00:06.2    1.0
[11/06 17:18:22    116s] ---------------------------------------------------------------------------------------------
[11/06 17:18:22    116s]  CTS #1 TOTAL                       0:00:07.8  ( 100.0 % )     0:00:07.8 /  0:00:07.6    1.0
[11/06 17:18:22    116s] ---------------------------------------------------------------------------------------------
[11/06 17:18:22    116s] 
[11/06 17:18:22    116s] Synthesizing clock trees with CCOpt done.
[11/06 17:18:22    116s] **WARN: (IMPSP-9025):	No scan chain specified/traced.
[11/06 17:18:22    116s] Type 'man IMPSP-9025' for more detail.
[11/06 17:18:22    116s] **optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 2136.0M, totSessionCpu=0:01:56 **
[11/06 17:18:22    116s] GigaOpt running with 1 threads.
[11/06 17:18:22    116s] *** InitOpt #1 [begin] (ccopt_design #1) : totSession cpu/real = 0:01:56.1/0:14:22.0 (0.1), mem = 2687.0M
[11/06 17:18:22    116s] **INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
[11/06 17:18:22    116s] Need call spDPlaceInit before registerPrioInstLoc.
[11/06 17:18:22    116s] OPERPROF: Starting DPlace-Init at level 1, MEM:2694.8M, EPOCH TIME: 1762467502.694020
[11/06 17:18:22    116s] Processing tracks to init pin-track alignment.
[11/06 17:18:22    116s] z: 2, totalTracks: 1
[11/06 17:18:22    116s] z: 4, totalTracks: 1
[11/06 17:18:22    116s] z: 6, totalTracks: 1
[11/06 17:18:22    116s] z: 8, totalTracks: 1
[11/06 17:18:22    116s] #spOpts: mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[11/06 17:18:22    116s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2694.8M, EPOCH TIME: 1762467502.698231
[11/06 17:18:22    116s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/06 17:18:22    116s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/06 17:18:22    116s] 
[11/06 17:18:22    116s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[11/06 17:18:22    116s] OPERPROF:     Starting CMU at level 3, MEM:2694.8M, EPOCH TIME: 1762467502.722437
[11/06 17:18:22    116s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:2694.8M, EPOCH TIME: 1762467502.722882
[11/06 17:18:22    116s] 
[11/06 17:18:22    116s] Bad Lib Cell Checking (CMU) is done! (0)
[11/06 17:18:22    116s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.025, REAL:0.025, MEM:2694.8M, EPOCH TIME: 1762467502.723255
[11/06 17:18:22    116s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2694.8M, EPOCH TIME: 1762467502.723315
[11/06 17:18:22    116s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.001, REAL:0.001, MEM:2710.8M, EPOCH TIME: 1762467502.723974
[11/06 17:18:22    116s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2710.8MB).
[11/06 17:18:22    116s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.030, REAL:0.030, MEM:2710.8M, EPOCH TIME: 1762467502.724280
[11/06 17:18:22    116s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2710.8M, EPOCH TIME: 1762467502.724525
[11/06 17:18:22    116s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:3).
[11/06 17:18:22    116s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/06 17:18:22    116s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/06 17:18:22    116s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/06 17:18:22    116s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.004, REAL:0.004, MEM:2710.8M, EPOCH TIME: 1762467502.728439
[11/06 17:18:22    116s] 
[11/06 17:18:22    116s] Creating Lib Analyzer ...
[11/06 17:18:22    116s] Total number of usable buffers from Lib Analyzer: 16 ( CLKBUFX2 BUFX2 CLKBUFX3 BUFX3 CLKBUFX4 BUFX4 CLKBUFX6 BUFX6 CLKBUFX8 BUFX8 CLKBUFX12 BUFX12 CLKBUFX16 BUFX16 CLKBUFX20 BUFX20)
[11/06 17:18:22    116s] Total number of usable inverters from Lib Analyzer: 19 ( INVXL INVX1 INVX2 CLKINVX1 INVX3 CLKINVX2 INVX4 CLKINVX4 CLKINVX3 INVX6 CLKINVX6 INVX8 CLKINVX8 INVX12 CLKINVX12 INVX16 CLKINVX16 INVX20 CLKINVX20)
[11/06 17:18:22    116s] Total number of usable delay cells from Lib Analyzer: 8 ( DLY1X1 DLY1X4 DLY2X1 DLY2X4 DLY3X1 DLY3X4 DLY4X1 DLY4X4)
[11/06 17:18:22    116s] 
[11/06 17:18:22    116s] {RT rc_best 0 11 11 {8 0} {10 0} 2}
[11/06 17:18:23    116s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:01:57 mem=2718.8M
[11/06 17:18:23    116s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:01:57 mem=2718.8M
[11/06 17:18:23    116s] Creating Lib Analyzer, finished. 
[11/06 17:18:23    116s] Effort level <high> specified for reg2reg path_group
[11/06 17:18:23    117s] Setting timing_disable_library_data_to_data_checks to 'true'.
[11/06 17:18:23    117s] Setting timing_disable_user_data_to_data_checks to 'true'.
[11/06 17:18:23    117s] **optDesign ... cpu = 0:00:01, real = 0:00:01, mem = 2129.3M, totSessionCpu=0:01:57 **
[11/06 17:18:23    117s] *** optDesign -postCTS ***
[11/06 17:18:23    117s] DRC Margin: user margin 0.0; extra margin 0.2
[11/06 17:18:23    117s] Hold Target Slack: user slack 0
[11/06 17:18:23    117s] Setup Target Slack: user slack 0; extra slack 0.0
[11/06 17:18:23    117s] setUsefulSkewMode -ecoRoute false
[11/06 17:18:23    117s] No user sequential activity specified, applying default sequential activity of "0.2" for Dynamic Power reporting.
[11/06 17:18:23    117s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2677.2M, EPOCH TIME: 1762467503.611802
[11/06 17:18:23    117s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/06 17:18:23    117s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/06 17:18:23    117s] 
[11/06 17:18:23    117s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[11/06 17:18:23    117s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.026, REAL:0.026, MEM:2677.2M, EPOCH TIME: 1762467503.638275
[11/06 17:18:23    117s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:3).
[11/06 17:18:23    117s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/06 17:18:23    117s] Multi-VT timing optimization disabled based on library information.
[11/06 17:18:23    117s] 
[11/06 17:18:23    117s] TimeStamp Deleting Cell Server Begin ...
[11/06 17:18:23    117s] Deleting Lib Analyzer.
[11/06 17:18:23    117s] 
[11/06 17:18:23    117s] TimeStamp Deleting Cell Server End ...
[11/06 17:18:23    117s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[11/06 17:18:23    117s] 
[11/06 17:18:23    117s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[11/06 17:18:23    117s] SBFF Setting to complicate: SMDFFHQX8 complicate code: 30.1
[11/06 17:18:23    117s] SBFF Setting to complicate: SMDFFHQX4 complicate code: 30.1
[11/06 17:18:23    117s] SBFF Setting to complicate: SMDFFHQX2 complicate code: 30.1
[11/06 17:18:23    117s] SBFF Setting to complicate: SMDFFHQX1 complicate code: 30.1
[11/06 17:18:23    117s] SBFF Setting to complicate: SEDFFTRXL complicate code: 30.05
[11/06 17:18:23    117s] SBFF Setting to complicate: SEDFFTRX4 complicate code: 30.05
[11/06 17:18:23    117s] SBFF Setting to complicate: SEDFFTRX2 complicate code: 30.05
[11/06 17:18:23    117s] SBFF Setting to complicate: SEDFFTRX1 complicate code: 30.05
[11/06 17:18:23    117s] SBFF Setting to complicate: SEDFFHQX8 complicate code: 30.05
[11/06 17:18:23    117s] SBFF Setting to complicate: SEDFFHQX4 complicate code: 30.05
[11/06 17:18:23    117s] SBFF Setting to complicate: SEDFFHQX2 complicate code: 30.05
[11/06 17:18:23    117s] SBFF Setting to complicate: SEDFFHQX1 complicate code: 30.05
[11/06 17:18:23    117s] SBFF Setting to complicate: EDFFTRXL complicate code: 30.05
[11/06 17:18:23    117s] SBFF Setting to complicate: EDFFTRX4 complicate code: 30.05
[11/06 17:18:23    117s] SBFF Setting to complicate: EDFFTRX2 complicate code: 30.05
[11/06 17:18:23    117s] SBFF Setting to complicate: EDFFTRX1 complicate code: 30.05
[11/06 17:18:23    117s] Summary for sequential cells identification: 
[11/06 17:18:23    117s]   Identified SBFF number: 104
[11/06 17:18:23    117s]   Identified MBFF number: 0
[11/06 17:18:23    117s]   Identified SB Latch number: 0
[11/06 17:18:23    117s]   Identified MB Latch number: 0
[11/06 17:18:23    117s]   Not identified SBFF number: 16
[11/06 17:18:23    117s]   Not identified MBFF number: 0
[11/06 17:18:23    117s]   Not identified SB Latch number: 0
[11/06 17:18:23    117s]   Not identified MB Latch number: 0
[11/06 17:18:23    117s]   Number of sequential cells which are not FFs: 32
[11/06 17:18:23    117s]  Visiting view : worst_case
[11/06 17:18:23    117s]    : PowerDomain = none : Weighted F : unweighted  = 37.90 (1.000) with rcCorner = 0
[11/06 17:18:23    117s]    : PowerDomain = none : Weighted F : unweighted  = 20.10 (1.000) with rcCorner = -1
[11/06 17:18:23    117s]  Visiting view : best_case
[11/06 17:18:23    117s]    : PowerDomain = none : Weighted F : unweighted  = 9.90 (1.000) with rcCorner = 1
[11/06 17:18:23    117s]    : PowerDomain = none : Weighted F : unweighted  = 4.50 (1.000) with rcCorner = -1
[11/06 17:18:23    117s] TLC MultiMap info (StdDelay):
[11/06 17:18:23    117s]   : min_delay + min_timing + 1 + no RcCorner := 4.5ps
[11/06 17:18:23    117s]   : min_delay + min_timing + 1 + rc_worst := 9.9ps
[11/06 17:18:23    117s]   : max_delay + max_timing + 1 + no RcCorner := 20.1ps
[11/06 17:18:23    117s]   : max_delay + max_timing + 1 + rc_best := 37.9ps
[11/06 17:18:23    117s]  Setting StdDelay to: 37.9ps
[11/06 17:18:23    117s] 
[11/06 17:18:23    117s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[11/06 17:18:23    117s] 
[11/06 17:18:23    117s] TimeStamp Deleting Cell Server Begin ...
[11/06 17:18:23    117s] 
[11/06 17:18:23    117s] TimeStamp Deleting Cell Server End ...
[11/06 17:18:23    117s] OPERPROF: Starting spDPlaceCleanup(full) at level 1, MEM:2677.2M, EPOCH TIME: 1762467503.708061
[11/06 17:18:23    117s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/06 17:18:23    117s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/06 17:18:23    117s] All LLGs are deleted
[11/06 17:18:23    117s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/06 17:18:23    117s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/06 17:18:23    117s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2677.2M, EPOCH TIME: 1762467503.708165
[11/06 17:18:23    117s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2677.2M, EPOCH TIME: 1762467503.708208
[11/06 17:18:23    117s] OPERPROF: Finished spDPlaceCleanup(full) at level 1, CPU:0.001, REAL:0.001, MEM:2669.2M, EPOCH TIME: 1762467503.708821
[11/06 17:18:23    117s] Start to check current routing status for nets...
[11/06 17:18:23    117s] All nets are already routed correctly.
[11/06 17:18:23    117s] End to check current routing status for nets (mem=2669.2M)
[11/06 17:18:23    117s] 
[11/06 17:18:23    117s] Creating Lib Analyzer ...
[11/06 17:18:23    117s] 
[11/06 17:18:23    117s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[11/06 17:18:23    117s] SBFF Setting to complicate: SMDFFHQX8 complicate code: 30.1
[11/06 17:18:23    117s] SBFF Setting to complicate: SMDFFHQX4 complicate code: 30.1
[11/06 17:18:23    117s] SBFF Setting to complicate: SMDFFHQX2 complicate code: 30.1
[11/06 17:18:23    117s] SBFF Setting to complicate: SMDFFHQX1 complicate code: 30.1
[11/06 17:18:23    117s] SBFF Setting to complicate: SEDFFTRXL complicate code: 30.05
[11/06 17:18:23    117s] SBFF Setting to complicate: SEDFFTRX4 complicate code: 30.05
[11/06 17:18:23    117s] SBFF Setting to complicate: SEDFFTRX2 complicate code: 30.05
[11/06 17:18:23    117s] SBFF Setting to complicate: SEDFFTRX1 complicate code: 30.05
[11/06 17:18:23    117s] SBFF Setting to complicate: SEDFFHQX8 complicate code: 30.05
[11/06 17:18:23    117s] SBFF Setting to complicate: SEDFFHQX4 complicate code: 30.05
[11/06 17:18:23    117s] SBFF Setting to complicate: SEDFFHQX2 complicate code: 30.05
[11/06 17:18:23    117s] SBFF Setting to complicate: SEDFFHQX1 complicate code: 30.05
[11/06 17:18:23    117s] SBFF Setting to complicate: EDFFTRXL complicate code: 30.05
[11/06 17:18:23    117s] SBFF Setting to complicate: EDFFTRX4 complicate code: 30.05
[11/06 17:18:23    117s] SBFF Setting to complicate: EDFFTRX2 complicate code: 30.05
[11/06 17:18:23    117s] SBFF Setting to complicate: EDFFTRX1 complicate code: 30.05
[11/06 17:18:23    117s] Summary for sequential cells identification: 
[11/06 17:18:23    117s]   Identified SBFF number: 104
[11/06 17:18:23    117s]   Identified MBFF number: 0
[11/06 17:18:23    117s]   Identified SB Latch number: 0
[11/06 17:18:23    117s]   Identified MB Latch number: 0
[11/06 17:18:23    117s]   Not identified SBFF number: 16
[11/06 17:18:23    117s]   Not identified MBFF number: 0
[11/06 17:18:23    117s]   Not identified SB Latch number: 0
[11/06 17:18:23    117s]   Not identified MB Latch number: 0
[11/06 17:18:23    117s]   Number of sequential cells which are not FFs: 32
[11/06 17:18:23    117s]  Visiting view : worst_case
[11/06 17:18:23    117s]    : PowerDomain = none : Weighted F : unweighted  = 41.70 (1.000) with rcCorner = 0
[11/06 17:18:23    117s]    : PowerDomain = none : Weighted F : unweighted  = 20.10 (1.000) with rcCorner = -1
[11/06 17:18:23    117s]  Visiting view : best_case
[11/06 17:18:23    117s]    : PowerDomain = none : Weighted F : unweighted  = 10.00 (1.000) with rcCorner = 1
[11/06 17:18:23    117s]    : PowerDomain = none : Weighted F : unweighted  = 4.50 (1.000) with rcCorner = -1
[11/06 17:18:23    117s] TLC MultiMap info (StdDelay):
[11/06 17:18:23    117s]   : min_delay + min_timing + 1 + no RcCorner := 4.5ps
[11/06 17:18:23    117s]   : min_delay + min_timing + 1 + rc_worst := 10ps
[11/06 17:18:23    117s]   : max_delay + max_timing + 1 + no RcCorner := 20.1ps
[11/06 17:18:23    117s]   : max_delay + max_timing + 1 + rc_best := 41.7ps
[11/06 17:18:23    117s]  Setting StdDelay to: 41.7ps
[11/06 17:18:23    117s] 
[11/06 17:18:23    117s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[11/06 17:18:23    117s] Total number of usable buffers from Lib Analyzer: 10 ( CLKBUFX2 BUFX2 BUFX3 CLKBUFX4 BUFX4 CLKBUFX6 CLKBUFX8 CLKBUFX12 BUFX12 CLKBUFX20)
[11/06 17:18:23    117s] Total number of usable inverters from Lib Analyzer: 12 ( INVXL INVX1 INVX2 CLKINVX1 INVX3 CLKINVX2 INVX4 CLKINVX4 INVX6 CLKINVX6 CLKINVX8 CLKINVX20)
[11/06 17:18:23    117s] Total number of usable delay cells from Lib Analyzer: 8 ( DLY1X1 DLY1X4 DLY2X1 DLY2X4 DLY3X1 DLY3X4 DLY4X1 DLY4X4)
[11/06 17:18:23    117s] 
[11/06 17:18:23    117s] {RT rc_best 0 11 11 {8 0} {10 0} 2}
[11/06 17:18:24    117s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:01:58 mem=2679.2M
[11/06 17:18:24    117s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:01:58 mem=2679.2M
[11/06 17:18:24    117s] Creating Lib Analyzer, finished. 
[11/06 17:18:24    117s] AAE DB initialization (MEM=2717.36 CPU=0:00:00.0 REAL=0:00:00.0) 
[11/06 17:18:24    117s] ### Creating TopoMgr, started
[11/06 17:18:24    117s] ### Creating TopoMgr, finished
[11/06 17:18:24    117s] 
[11/06 17:18:24    117s] Footprint cell information for calculating maxBufDist
[11/06 17:18:24    117s] *info: There are 10 candidate Buffer cells
[11/06 17:18:24    117s] *info: There are 12 candidate Inverter cells
[11/06 17:18:24    117s] 
[11/06 17:18:24    118s] #optDebug: Start CG creation (mem=2717.4M)
[11/06 17:18:24    118s]  ...initializing CG  maxDriveDist 818.181000 stdCellHgt 1.710000 defLenToSkip 11.970000 IgnoreMultFactor 7.000000 RTBasedMultFactor 0.100000  length 81.818000 
[11/06 17:18:24    118s] (cpu=0:00:00.1, mem=2906.4M)
[11/06 17:18:24    118s]  ...processing cgPrt (cpu=0:00:00.1, mem=2906.4M)
[11/06 17:18:24    118s]  ...processing cgEgp (cpu=0:00:00.1, mem=2906.4M)
[11/06 17:18:24    118s]  ...processing cgPbk (cpu=0:00:00.1, mem=2906.4M)
[11/06 17:18:24    118s]  ...processing cgNrb(cpu=0:00:00.1, mem=2906.4M)
[11/06 17:18:24    118s]  ...processing cgObs (cpu=0:00:00.1, mem=2906.4M)
[11/06 17:18:24    118s]  ...processing cgCon (cpu=0:00:00.1, mem=2906.4M)
[11/06 17:18:24    118s]  ...processing cgPdm (cpu=0:00:00.1, mem=2906.4M)
[11/06 17:18:24    118s] #optDebug: Finish CG creation (cpu=0:00:00.1, mem=2906.4M)
[11/06 17:18:24    118s] Compute RC Scale Done ...
[11/06 17:18:24    118s] All LLGs are deleted
[11/06 17:18:24    118s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/06 17:18:24    118s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/06 17:18:24    118s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2896.9M, EPOCH TIME: 1762467504.744051
[11/06 17:18:24    118s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2896.9M, EPOCH TIME: 1762467504.744165
[11/06 17:18:24    118s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2896.9M, EPOCH TIME: 1762467504.744415
[11/06 17:18:24    118s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/06 17:18:24    118s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/06 17:18:24    118s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:2896.9M, EPOCH TIME: 1762467504.745490
[11/06 17:18:24    118s] Max number of tech site patterns supported in site array is 256.
[11/06 17:18:24    118s] Core basic site is CoreSite
[11/06 17:18:24    118s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:2896.9M, EPOCH TIME: 1762467504.767963
[11/06 17:18:24    118s] After signature check, allow fast init is true, keep pre-filter is true.
[11/06 17:18:24    118s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[11/06 17:18:24    118s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.000, REAL:0.000, MEM:2896.9M, EPOCH TIME: 1762467504.768309
[11/06 17:18:24    118s] Fast DP-INIT is on for default
[11/06 17:18:24    118s] Atter site array init, number of instance map data is 0.
[11/06 17:18:24    118s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.024, REAL:0.024, MEM:2896.9M, EPOCH TIME: 1762467504.769195
[11/06 17:18:24    118s] 
[11/06 17:18:24    118s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[11/06 17:18:24    118s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.026, REAL:0.026, MEM:2896.9M, EPOCH TIME: 1762467504.770181
[11/06 17:18:24    118s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:3).
[11/06 17:18:24    118s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/06 17:18:24    118s] Starting delay calculation for Setup views
[11/06 17:18:24    118s] AAE_INFO: opIsDesignInPostRouteState() is 0
[11/06 17:18:24    118s] #################################################################################
[11/06 17:18:24    118s] # Design Stage: PreRoute
[11/06 17:18:24    118s] # Design Name: mult_unsigned
[11/06 17:18:24    118s] # Design Mode: 90nm
[11/06 17:18:24    118s] # Analysis Mode: MMMC Non-OCV 
[11/06 17:18:24    118s] # Parasitics Mode: No SPEF/RCDB 
[11/06 17:18:24    118s] # Signoff Settings: SI Off 
[11/06 17:18:24    118s] #################################################################################
[11/06 17:18:24    118s] Calculate delays in BcWc mode...
[11/06 17:18:24    118s] Topological Sorting (REAL = 0:00:00.0, MEM = 2894.9M, InitMEM = 2894.9M)
[11/06 17:18:24    118s] Start delay calculation (fullDC) (1 T). (MEM=2894.89)
[11/06 17:18:24    118s] Start AAE Lib Loading. (MEM=2906.4)
[11/06 17:18:24    118s] End AAE Lib Loading. (MEM=2925.48 CPU=0:00:00.0 Real=0:00:00.0)
[11/06 17:18:24    118s] End AAE Lib Interpolated Model. (MEM=2925.48 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/06 17:18:25    118s] Total number of fetched objects 1439
[11/06 17:18:25    118s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/06 17:18:25    118s] End delay calculation. (MEM=2927.02 CPU=0:00:00.2 REAL=0:00:01.0)
[11/06 17:18:25    118s] End delay calculation (fullDC). (MEM=2927.02 CPU=0:00:00.3 REAL=0:00:01.0)
[11/06 17:18:25    118s] *** CDM Built up (cpu=0:00:00.4  real=0:00:01.0  mem= 2927.0M) ***
[11/06 17:18:25    118s] *** Done Building Timing Graph (cpu=0:00:00.5 real=0:00:01.0 totSessionCpu=0:01:59 mem=2919.0M)
[11/06 17:18:25    118s] 
------------------------------------------------------------------
             Initial Summary
------------------------------------------------------------------

Setup views included:
 worst_case 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -1.700  | -1.700  |  3.019  |
|           TNS (ns):| -9.424  | -9.424  |  0.000  |
|    Violating Paths:|   11    |   11    |    0    |
|          All Paths:|   240   |   160   |   80    |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |     40 (40)      |   -3.701   |     40 (40)      |
|   max_tran     |    110 (1186)    |   -5.362   |    110 (1186)    |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

OPERPROF: Starting spInitSiteArr at level 1, MEM:2935.0M, EPOCH TIME: 1762467505.374718
[11/06 17:18:25    118s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/06 17:18:25    118s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/06 17:18:25    118s] 
[11/06 17:18:25    118s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[11/06 17:18:25    118s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.024, REAL:0.024, MEM:2935.0M, EPOCH TIME: 1762467505.399013
[11/06 17:18:25    118s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:3).
[11/06 17:18:25    118s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/06 17:18:25    118s] Density: 70.053%
------------------------------------------------------------------

[11/06 17:18:25    118s] **optDesign ... cpu = 0:00:03, real = 0:00:03, mem = 2275.1M, totSessionCpu=0:01:59 **
[11/06 17:18:25    118s] *** InitOpt #1 [finish] (ccopt_design #1) : cpu/real = 0:00:02.7/0:00:02.8 (1.0), totSession cpu/real = 0:01:58.8/0:14:24.8 (0.1), mem = 2839.0M
[11/06 17:18:25    118s] 
[11/06 17:18:25    118s] =============================================================================================
[11/06 17:18:25    118s]  Step TAT Report : InitOpt #1 / ccopt_design #1                                 21.17-s075_1
[11/06 17:18:25    118s] =============================================================================================
[11/06 17:18:25    118s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[11/06 17:18:25    118s] ---------------------------------------------------------------------------------------------
[11/06 17:18:25    118s] [ ViewPruning            ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/06 17:18:25    118s] [ OptSummaryReport       ]      1   0:00:00.1  (   2.3 % )     0:00:00.7 /  0:00:00.6    1.0
[11/06 17:18:25    118s] [ DrvReport              ]      1   0:00:00.0  (   0.9 % )     0:00:00.0 /  0:00:00.0    0.8
[11/06 17:18:25    118s] [ CellServerInit         ]      2   0:00:00.0  (   0.8 % )     0:00:00.0 /  0:00:00.0    0.9
[11/06 17:18:25    118s] [ LibAnalyzerInit        ]      2   0:00:01.3  (  47.9 % )     0:00:01.3 /  0:00:01.3    1.0
[11/06 17:18:25    118s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/06 17:18:25    118s] [ SteinerInterfaceInit   ]      1   0:00:00.4  (  13.5 % )     0:00:00.4 /  0:00:00.4    1.0
[11/06 17:18:25    118s] [ MetricInit             ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/06 17:18:25    118s] [ TimingUpdate           ]      1   0:00:00.1  (   5.0 % )     0:00:00.5 /  0:00:00.5    1.0
[11/06 17:18:25    118s] [ FullDelayCalc          ]      1   0:00:00.4  (  13.9 % )     0:00:00.4 /  0:00:00.4    1.0
[11/06 17:18:25    118s] [ TimingReport           ]      1   0:00:00.0  (   1.7 % )     0:00:00.0 /  0:00:00.0    0.6
[11/06 17:18:25    118s] [ MISC                   ]          0:00:00.4  (  13.9 % )     0:00:00.4 /  0:00:00.3    0.9
[11/06 17:18:25    118s] ---------------------------------------------------------------------------------------------
[11/06 17:18:25    118s]  InitOpt #1 TOTAL                   0:00:02.8  ( 100.0 % )     0:00:02.8 /  0:00:02.7    1.0
[11/06 17:18:25    118s] ---------------------------------------------------------------------------------------------
[11/06 17:18:25    118s] 
[11/06 17:18:25    118s] ** INFO : this run is activating low effort ccoptDesign flow
[11/06 17:18:25    118s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[11/06 17:18:25    118s] ### Creating PhyDesignMc. totSessionCpu=0:01:59 mem=2839.0M
[11/06 17:18:25    118s] OPERPROF: Starting DPlace-Init at level 1, MEM:2839.0M, EPOCH TIME: 1762467505.406687
[11/06 17:18:25    118s] Processing tracks to init pin-track alignment.
[11/06 17:18:25    118s] z: 2, totalTracks: 1
[11/06 17:18:25    118s] z: 4, totalTracks: 1
[11/06 17:18:25    118s] z: 6, totalTracks: 1
[11/06 17:18:25    118s] z: 8, totalTracks: 1
[11/06 17:18:25    118s] #spOpts: mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[11/06 17:18:25    118s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2839.0M, EPOCH TIME: 1762467505.410781
[11/06 17:18:25    118s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/06 17:18:25    118s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/06 17:18:25    118s] 
[11/06 17:18:25    118s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[11/06 17:18:25    118s] 
[11/06 17:18:25    118s]  Skipping Bad Lib Cell Checking (CMU) !
[11/06 17:18:25    118s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.025, REAL:0.025, MEM:2839.0M, EPOCH TIME: 1762467505.436012
[11/06 17:18:25    118s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2839.0M, EPOCH TIME: 1762467505.436112
[11/06 17:18:25    118s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2839.0M, EPOCH TIME: 1762467505.436360
[11/06 17:18:25    118s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2839.0MB).
[11/06 17:18:25    118s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.030, REAL:0.030, MEM:2839.0M, EPOCH TIME: 1762467505.436595
[11/06 17:18:25    118s] TotalInstCnt at PhyDesignMc Initialization: 1180
[11/06 17:18:25    118s] ### Creating PhyDesignMc, finished. totSessionCpu=0:01:59 mem=2839.0M
[11/06 17:18:25    118s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2839.0M, EPOCH TIME: 1762467505.438072
[11/06 17:18:25    118s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:3).
[11/06 17:18:25    118s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/06 17:18:25    118s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/06 17:18:25    118s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/06 17:18:25    118s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.004, REAL:0.004, MEM:2839.0M, EPOCH TIME: 1762467505.441689
[11/06 17:18:25    118s] TotalInstCnt at PhyDesignMc Destruction: 1180
[11/06 17:18:25    118s] OPTC: m1 20.0 20.0
[11/06 17:18:25    118s] #optDebug: fT-E <X 2 0 0 1>
[11/06 17:18:25    118s] -congRepairInPostCTS false                 # bool, default=false, private
[11/06 17:18:25    118s] GigaOpt Checkpoint: Internal congRefineRouteType -postCTS -congThreshold 0.001 -rescheduleForCongestion -resetVeryShortNets -resetShortNets -useSpineBased -rescheduleForAdherence -minSlack 83.4
[11/06 17:18:25    118s] Begin: GigaOpt Route Type Constraints Refinement
[11/06 17:18:25    118s] *** CongRefineRouteType #1 [begin] (ccopt_design #1) : totSession cpu/real = 0:01:58.9/0:14:24.9 (0.1), mem = 2839.0M
[11/06 17:18:25    118s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.3822460.1
[11/06 17:18:25    118s] ### Creating RouteCongInterface, started
[11/06 17:18:25    118s] 
[11/06 17:18:25    118s] #optDebug:  {2, 1.000, 0.8500} {3, 0.885, 0.8500} {4, 0.770, 0.8500} {5, 0.656, 0.8500} {6, 0.541, 0.8500} {7, 0.426, 0.8500} {8, 0.311, 0.7654} {9, 0.082, 0.4854} {10, 0.082, 0.4854} {11, 0.041, 0.4418} 
[11/06 17:18:25    118s] 
[11/06 17:18:25    118s] #optDebug: {0, 1.000}
[11/06 17:18:25    118s] ### Creating RouteCongInterface, finished
[11/06 17:18:25    118s] Updated routing constraints on 0 nets.
[11/06 17:18:25    118s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.3822460.1
[11/06 17:18:25    118s] Bottom Preferred Layer:
[11/06 17:18:25    118s] +---------------+------------+----------+
[11/06 17:18:25    118s] |     Layer     |    CLK     |   Rule   |
[11/06 17:18:25    118s] +---------------+------------+----------+
[11/06 17:18:25    118s] | Metal3 (z=3)  |          4 | default  |
[11/06 17:18:25    118s] +---------------+------------+----------+
[11/06 17:18:25    118s] Via Pillar Rule:
[11/06 17:18:25    118s]     None
[11/06 17:18:25    118s] *** CongRefineRouteType #1 [finish] (ccopt_design #1) : cpu/real = 0:00:00.0/0:00:00.0 (1.4), totSession cpu/real = 0:01:58.9/0:14:24.9 (0.1), mem = 2839.0M
[11/06 17:18:25    118s] 
[11/06 17:18:25    118s] =============================================================================================
[11/06 17:18:25    118s]  Step TAT Report : CongRefineRouteType #1 / ccopt_design #1                     21.17-s075_1
[11/06 17:18:25    118s] =============================================================================================
[11/06 17:18:25    118s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[11/06 17:18:25    118s] ---------------------------------------------------------------------------------------------
[11/06 17:18:25    118s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (  67.2 % )     0:00:00.0 /  0:00:00.0    0.0
[11/06 17:18:25    118s] [ MISC                   ]          0:00:00.0  (  32.8 % )     0:00:00.0 /  0:00:00.0    0.0
[11/06 17:18:25    118s] ---------------------------------------------------------------------------------------------
[11/06 17:18:25    118s]  CongRefineRouteType #1 TOTAL       0:00:00.0  ( 100.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/06 17:18:25    118s] ---------------------------------------------------------------------------------------------
[11/06 17:18:25    118s] 
[11/06 17:18:25    118s] End: GigaOpt Route Type Constraints Refinement
[11/06 17:18:25    118s] Deleting Lib Analyzer.
[11/06 17:18:25    118s] *** SimplifyNetlist #1 [begin] (ccopt_design #1) : totSession cpu/real = 0:01:58.9/0:14:24.9 (0.1), mem = 2839.0M
[11/06 17:18:25    118s] Info: 4 nets with fixed/cover wires excluded.
[11/06 17:18:25    118s] Info: 4 clock nets excluded from IPO operation.
[11/06 17:18:25    118s] ### Creating LA Mngr. totSessionCpu=0:01:59 mem=2839.0M
[11/06 17:18:25    118s] ### Creating LA Mngr, finished. totSessionCpu=0:01:59 mem=2839.0M
[11/06 17:18:25    118s] Tech dependent Parameter, Build TLibAnalyzer for: SkipAdjustMaxLocalDensityReclaim
[11/06 17:18:25    118s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.3822460.2
[11/06 17:18:25    118s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[11/06 17:18:25    118s] ### Creating PhyDesignMc. totSessionCpu=0:01:59 mem=2839.0M
[11/06 17:18:25    118s] OPERPROF: Starting DPlace-Init at level 1, MEM:2839.0M, EPOCH TIME: 1762467505.552713
[11/06 17:18:25    118s] Processing tracks to init pin-track alignment.
[11/06 17:18:25    118s] z: 2, totalTracks: 1
[11/06 17:18:25    118s] z: 4, totalTracks: 1
[11/06 17:18:25    118s] z: 6, totalTracks: 1
[11/06 17:18:25    118s] z: 8, totalTracks: 1
[11/06 17:18:25    118s] #spOpts: mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[11/06 17:18:25    118s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2839.0M, EPOCH TIME: 1762467505.557264
[11/06 17:18:25    118s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/06 17:18:25    118s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/06 17:18:25    118s] 
[11/06 17:18:25    118s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[11/06 17:18:25    118s] 
[11/06 17:18:25    118s]  Skipping Bad Lib Cell Checking (CMU) !
[11/06 17:18:25    118s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.025, REAL:0.025, MEM:2839.0M, EPOCH TIME: 1762467505.582662
[11/06 17:18:25    118s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2839.0M, EPOCH TIME: 1762467505.582735
[11/06 17:18:25    118s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2839.0M, EPOCH TIME: 1762467505.583023
[11/06 17:18:25    118s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2839.0MB).
[11/06 17:18:25    118s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.030, REAL:0.031, MEM:2839.0M, EPOCH TIME: 1762467505.583281
[11/06 17:18:25    118s] TotalInstCnt at PhyDesignMc Initialization: 1180
[11/06 17:18:25    118s] ### Creating PhyDesignMc, finished. totSessionCpu=0:01:59 mem=2839.0M
[11/06 17:18:25    118s] ### Creating RouteCongInterface, started
[11/06 17:18:25    118s] 
[11/06 17:18:25    118s] Creating Lib Analyzer ...
[11/06 17:18:25    119s] Total number of usable buffers from Lib Analyzer: 10 ( CLKBUFX2 BUFX2 BUFX3 CLKBUFX4 BUFX4 CLKBUFX6 CLKBUFX8 CLKBUFX12 BUFX12 CLKBUFX20)
[11/06 17:18:25    119s] Total number of usable inverters from Lib Analyzer: 12 ( INVXL INVX1 INVX2 CLKINVX1 INVX3 CLKINVX2 INVX4 CLKINVX4 INVX6 CLKINVX6 CLKINVX8 CLKINVX20)
[11/06 17:18:25    119s] Total number of usable delay cells from Lib Analyzer: 8 ( DLY1X1 DLY1X4 DLY2X1 DLY2X4 DLY3X1 DLY3X4 DLY4X1 DLY4X4)
[11/06 17:18:25    119s] 
[11/06 17:18:25    119s] {RT rc_best 0 11 11 {8 0} {10 0} 2}
[11/06 17:18:26    119s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:02:00 mem=2839.0M
[11/06 17:18:26    119s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:02:00 mem=2839.0M
[11/06 17:18:26    119s] Creating Lib Analyzer, finished. 
[11/06 17:18:26    119s] 
[11/06 17:18:26    119s] #optDebug:  {2, 1.000, 0.8500} {3, 0.885, 0.8500} {4, 0.770, 0.8500} {5, 0.656, 0.8500} {6, 0.541, 0.8500} {7, 0.426, 0.8500} {8, 0.311, 0.7654} {9, 0.082, 0.4854} {10, 0.082, 0.4854} {11, 0.041, 0.4418} 
[11/06 17:18:26    119s] 
[11/06 17:18:26    119s] #optDebug: {0, 1.000}
[11/06 17:18:26    119s] ### Creating RouteCongInterface, finished
[11/06 17:18:26    119s] {MG  {8 0 1 0.025}  {10 0 5.8 0.14} }
[11/06 17:18:26    119s] ### Creating LA Mngr. totSessionCpu=0:02:00 mem=2839.0M
[11/06 17:18:26    119s] ### Creating LA Mngr, finished. totSessionCpu=0:02:00 mem=2839.0M
[11/06 17:18:26    119s] Usable buffer cells for single buffer setup transform:
[11/06 17:18:26    119s] CLKBUFX2 BUFX2 BUFX3 CLKBUFX4 BUFX4 CLKBUFX6 CLKBUFX8 CLKBUFX12 BUFX12 CLKBUFX20 
[11/06 17:18:26    119s] Number of usable buffer cells above: 10
[11/06 17:18:26    119s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:2896.3M, EPOCH TIME: 1762467506.315798
[11/06 17:18:26    119s] Found 0 hard placement blockage before merging.
[11/06 17:18:26    119s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:2896.3M, EPOCH TIME: 1762467506.315925
[11/06 17:18:26    119s] 
[11/06 17:18:26    119s] Netlist preparation processing... 
[11/06 17:18:26    119s] Removed 0 instance
[11/06 17:18:26    119s] *info: Marking 0 isolation instances dont touch
[11/06 17:18:26    119s] *info: Marking 0 level shifter instances dont touch
[11/06 17:18:26    119s] Deleting 0 temporary hard placement blockage(s).
[11/06 17:18:26    119s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2932.3M, EPOCH TIME: 1762467506.334532
[11/06 17:18:26    119s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:1180).
[11/06 17:18:26    119s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/06 17:18:26    119s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/06 17:18:26    119s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/06 17:18:26    119s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.005, REAL:0.005, MEM:2856.3M, EPOCH TIME: 1762467506.339202
[11/06 17:18:26    119s] TotalInstCnt at PhyDesignMc Destruction: 1180
[11/06 17:18:26    119s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.3822460.2
[11/06 17:18:26    119s] *** SimplifyNetlist #1 [finish] (ccopt_design #1) : cpu/real = 0:00:00.8/0:00:00.8 (1.0), totSession cpu/real = 0:01:59.7/0:14:25.7 (0.1), mem = 2856.3M
[11/06 17:18:26    119s] 
[11/06 17:18:26    119s] =============================================================================================
[11/06 17:18:26    119s]  Step TAT Report : SimplifyNetlist #1 / ccopt_design #1                         21.17-s075_1
[11/06 17:18:26    119s] =============================================================================================
[11/06 17:18:26    119s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[11/06 17:18:26    119s] ---------------------------------------------------------------------------------------------
[11/06 17:18:26    119s] [ LibAnalyzerInit        ]      1   0:00:00.6  (  74.2 % )     0:00:00.6 /  0:00:00.6    1.0
[11/06 17:18:26    119s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/06 17:18:26    119s] [ PlacerInterfaceInit    ]      1   0:00:00.0  (   4.4 % )     0:00:00.0 /  0:00:00.0    1.4
[11/06 17:18:26    119s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    0.0
[11/06 17:18:26    119s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   1.1 % )     0:00:00.6 /  0:00:00.6    1.0
[11/06 17:18:26    119s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/06 17:18:26    119s] [ PostCommitDelayUpdate  ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[11/06 17:18:26    119s] [ IncrDelayCalc          ]      1   0:00:00.0  (   0.8 % )     0:00:00.0 /  0:00:00.0    0.0
[11/06 17:18:26    119s] [ TimingUpdate           ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/06 17:18:26    119s] [ MISC                   ]          0:00:00.2  (  19.0 % )     0:00:00.2 /  0:00:00.1    0.8
[11/06 17:18:26    119s] ---------------------------------------------------------------------------------------------
[11/06 17:18:26    119s]  SimplifyNetlist #1 TOTAL           0:00:00.8  ( 100.0 % )     0:00:00.8 /  0:00:00.8    1.0
[11/06 17:18:26    119s] ---------------------------------------------------------------------------------------------
[11/06 17:18:26    119s] 
[11/06 17:18:26    119s] *** Starting optimizing excluded clock nets MEM= 2856.3M) ***
[11/06 17:18:26    119s] *info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 2856.3M) ***
[11/06 17:18:26    119s] *** Starting optimizing excluded clock nets MEM= 2856.3M) ***
[11/06 17:18:26    119s] *info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 2856.3M) ***
[11/06 17:18:26    119s] Info: Done creating the CCOpt slew target map.
[11/06 17:18:26    119s] Begin: GigaOpt high fanout net optimization
[11/06 17:18:26    119s] GigaOpt HFN: use maxLocalDensity 1.2
[11/06 17:18:26    119s] GigaOpt Checkpoint: Internal optDRV -useLevelizedBufferTreeOnly -auxMaxFanoutCountLimit 500 -largeScaleFixing -maxIter 1 -maxLocalDensity 1.2 -numThreads 1 -postCTS -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC
[11/06 17:18:26    119s] *** DrvOpt #1 [begin] (ccopt_design #1) : totSession cpu/real = 0:01:59.7/0:14:25.7 (0.1), mem = 2856.3M
[11/06 17:18:26    119s] Info: 4 nets with fixed/cover wires excluded.
[11/06 17:18:26    119s] Info: 4 clock nets excluded from IPO operation.
[11/06 17:18:26    119s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.3822460.3
[11/06 17:18:26    119s] PhyDesignGrid: maxLocalDensity 1.20, TinyGridDensity 1000.00 TinyGridSize 10.0
[11/06 17:18:26    119s] ### Creating PhyDesignMc. totSessionCpu=0:02:00 mem=2856.3M
[11/06 17:18:26    119s] Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[11/06 17:18:26    119s] OPERPROF: Starting DPlace-Init at level 1, MEM:2856.3M, EPOCH TIME: 1762467506.350737
[11/06 17:18:26    119s] Processing tracks to init pin-track alignment.
[11/06 17:18:26    119s] z: 2, totalTracks: 1
[11/06 17:18:26    119s] z: 4, totalTracks: 1
[11/06 17:18:26    119s] z: 6, totalTracks: 1
[11/06 17:18:26    119s] z: 8, totalTracks: 1
[11/06 17:18:26    119s] #spOpts: mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[11/06 17:18:26    119s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2856.3M, EPOCH TIME: 1762467506.354954
[11/06 17:18:26    119s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/06 17:18:26    119s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/06 17:18:26    119s] 
[11/06 17:18:26    119s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[11/06 17:18:26    119s] 
[11/06 17:18:26    119s]  Skipping Bad Lib Cell Checking (CMU) !
[11/06 17:18:26    119s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.026, REAL:0.026, MEM:2856.3M, EPOCH TIME: 1762467506.381107
[11/06 17:18:26    119s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2856.3M, EPOCH TIME: 1762467506.381180
[11/06 17:18:26    119s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2856.3M, EPOCH TIME: 1762467506.381464
[11/06 17:18:26    119s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2856.3MB).
[11/06 17:18:26    119s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.031, REAL:0.031, MEM:2856.3M, EPOCH TIME: 1762467506.381695
[11/06 17:18:26    119s] TotalInstCnt at PhyDesignMc Initialization: 1180
[11/06 17:18:26    119s] ### Creating PhyDesignMc, finished. totSessionCpu=0:02:00 mem=2856.3M
[11/06 17:18:26    119s] ### Creating RouteCongInterface, started
[11/06 17:18:26    119s] 
[11/06 17:18:26    119s] #optDebug:  {2, 1.000, 0.8500} {3, 0.885, 0.8500} {4, 0.770, 0.8500} {5, 0.656, 0.8500} {6, 0.541, 0.8500} {7, 0.426, 0.7452} {8, 0.311, 0.6124} {9, 0.082, 0.3883} {10, 0.082, 0.3883} {11, 0.041, 0.3535} 
[11/06 17:18:26    119s] 
[11/06 17:18:26    119s] #optDebug: {0, 1.000}
[11/06 17:18:26    119s] ### Creating RouteCongInterface, finished
[11/06 17:18:26    119s] {MG  {8 0 1 0.025}  {10 0 5.8 0.14} }
[11/06 17:18:26    119s] ### Creating LA Mngr. totSessionCpu=0:02:00 mem=2856.3M
[11/06 17:18:26    119s] ### Creating LA Mngr, finished. totSessionCpu=0:02:00 mem=2856.3M
[11/06 17:18:26    119s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[11/06 17:18:26    119s] Total-nets :: 1399, Stn-nets :: 2, ratio :: 0.142959 %, Total-len 15965.1, Stn-len 290.55
[11/06 17:18:26    119s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2894.5M, EPOCH TIME: 1762467506.510330
[11/06 17:18:26    119s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:3).
[11/06 17:18:26    119s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/06 17:18:26    119s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/06 17:18:26    119s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/06 17:18:26    119s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.003, REAL:0.003, MEM:2856.5M, EPOCH TIME: 1762467506.513731
[11/06 17:18:26    119s] TotalInstCnt at PhyDesignMc Destruction: 1180
[11/06 17:18:26    119s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.3822460.3
[11/06 17:18:26    119s] *** DrvOpt #1 [finish] (ccopt_design #1) : cpu/real = 0:00:00.2/0:00:00.2 (1.0), totSession cpu/real = 0:01:59.9/0:14:25.9 (0.1), mem = 2856.5M
[11/06 17:18:26    119s] 
[11/06 17:18:26    119s] =============================================================================================
[11/06 17:18:26    119s]  Step TAT Report : DrvOpt #1 / ccopt_design #1                                  21.17-s075_1
[11/06 17:18:26    119s] =============================================================================================
[11/06 17:18:26    119s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[11/06 17:18:26    119s] ---------------------------------------------------------------------------------------------
[11/06 17:18:26    119s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[11/06 17:18:26    119s] [ PlacerInterfaceInit    ]      1   0:00:00.0  (  21.9 % )     0:00:00.0 /  0:00:00.0    1.1
[11/06 17:18:26    119s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   2.8 % )     0:00:00.0 /  0:00:00.0    0.0
[11/06 17:18:26    119s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/06 17:18:26    119s] [ DrvFindVioNets         ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[11/06 17:18:26    119s] [ MISC                   ]          0:00:00.1  (  75.0 % )     0:00:00.1 /  0:00:00.1    1.0
[11/06 17:18:26    119s] ---------------------------------------------------------------------------------------------
[11/06 17:18:26    119s]  DrvOpt #1 TOTAL                    0:00:00.2  ( 100.0 % )     0:00:00.2 /  0:00:00.2    1.0
[11/06 17:18:26    119s] ---------------------------------------------------------------------------------------------
[11/06 17:18:26    119s] 
[11/06 17:18:26    119s] GigaOpt HFN: restore maxLocalDensity to 0.98
[11/06 17:18:26    119s] End: GigaOpt high fanout net optimization
[11/06 17:18:26    119s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[11/06 17:18:26    119s] Deleting Lib Analyzer.
[11/06 17:18:26    119s] Begin: GigaOpt DRV Optimization
[11/06 17:18:26    119s] GigaOpt Checkpoint: Internal optDRV -max_tran -max_cap -maxLocalDensity 0.98 -numThreads 1 -smallScaleFixing -maxIter 3 -setupTNSCostFactor 3.0 -postCTS
[11/06 17:18:26    119s] *** DrvOpt #2 [begin] (ccopt_design #1) : totSession cpu/real = 0:01:59.9/0:14:25.9 (0.1), mem = 2856.5M
[11/06 17:18:26    119s] Info: 4 nets with fixed/cover wires excluded.
[11/06 17:18:26    119s] Info: 4 clock nets excluded from IPO operation.
[11/06 17:18:26    119s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.3822460.4
[11/06 17:18:26    119s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[11/06 17:18:26    119s] ### Creating PhyDesignMc. totSessionCpu=0:02:00 mem=2856.5M
[11/06 17:18:26    119s] Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[11/06 17:18:26    119s] OPERPROF: Starting DPlace-Init at level 1, MEM:2856.5M, EPOCH TIME: 1762467506.540793
[11/06 17:18:26    119s] Processing tracks to init pin-track alignment.
[11/06 17:18:26    119s] z: 2, totalTracks: 1
[11/06 17:18:26    119s] z: 4, totalTracks: 1
[11/06 17:18:26    119s] z: 6, totalTracks: 1
[11/06 17:18:26    119s] z: 8, totalTracks: 1
[11/06 17:18:26    119s] #spOpts: mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[11/06 17:18:26    119s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2856.5M, EPOCH TIME: 1762467506.544586
[11/06 17:18:26    119s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/06 17:18:26    119s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/06 17:18:26    119s] 
[11/06 17:18:26    119s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[11/06 17:18:26    119s] 
[11/06 17:18:26    119s]  Skipping Bad Lib Cell Checking (CMU) !
[11/06 17:18:26    119s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.026, REAL:0.026, MEM:2856.5M, EPOCH TIME: 1762467506.570419
[11/06 17:18:26    119s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2856.5M, EPOCH TIME: 1762467506.570496
[11/06 17:18:26    119s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2856.5M, EPOCH TIME: 1762467506.570775
[11/06 17:18:26    119s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2856.5MB).
[11/06 17:18:26    119s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.030, REAL:0.030, MEM:2856.5M, EPOCH TIME: 1762467506.571010
[11/06 17:18:26    119s] TotalInstCnt at PhyDesignMc Initialization: 1180
[11/06 17:18:26    119s] ### Creating PhyDesignMc, finished. totSessionCpu=0:02:00 mem=2856.5M
[11/06 17:18:26    119s] ### Creating RouteCongInterface, started
[11/06 17:18:26    119s] 
[11/06 17:18:26    119s] Creating Lib Analyzer ...
[11/06 17:18:26    119s] Total number of usable buffers from Lib Analyzer: 10 ( CLKBUFX2 BUFX2 BUFX3 CLKBUFX4 BUFX4 CLKBUFX6 CLKBUFX8 CLKBUFX12 BUFX12 CLKBUFX20)
[11/06 17:18:26    119s] Total number of usable inverters from Lib Analyzer: 12 ( INVXL INVX1 INVX2 CLKINVX1 INVX3 CLKINVX2 INVX4 CLKINVX4 INVX6 CLKINVX6 CLKINVX8 CLKINVX20)
[11/06 17:18:26    119s] Total number of usable delay cells from Lib Analyzer: 8 ( DLY1X1 DLY1X4 DLY2X1 DLY2X4 DLY3X1 DLY3X4 DLY4X1 DLY4X4)
[11/06 17:18:26    119s] 
[11/06 17:18:26    119s] {RT rc_best 0 11 11 {8 0} {10 0} 2}
[11/06 17:18:27    120s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:02:01 mem=2856.5M
[11/06 17:18:27    120s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:02:01 mem=2856.5M
[11/06 17:18:27    120s] Creating Lib Analyzer, finished. 
[11/06 17:18:27    120s] 
[11/06 17:18:27    120s] #optDebug:  {2, 1.000, 0.8500} {3, 0.885, 0.8500} {4, 0.770, 0.8500} {5, 0.656, 0.8500} {6, 0.541, 0.8500} {7, 0.426, 0.7452} {8, 0.311, 0.6124} {9, 0.082, 0.3883} {10, 0.082, 0.3883} {11, 0.041, 0.3535} 
[11/06 17:18:27    120s] 
[11/06 17:18:27    120s] #optDebug: {0, 1.000}
[11/06 17:18:27    120s] ### Creating RouteCongInterface, finished
[11/06 17:18:27    120s] {MG  {8 0 1 0.025}  {10 0 5.8 0.14} }
[11/06 17:18:27    120s] ### Creating LA Mngr. totSessionCpu=0:02:01 mem=2856.5M
[11/06 17:18:27    120s] ### Creating LA Mngr, finished. totSessionCpu=0:02:01 mem=2856.5M
[11/06 17:18:27    120s] [GPS-DRV] Optimizer parameters ============================= 
[11/06 17:18:27    120s] [GPS-DRV] maxDensity (design): 0.95
[11/06 17:18:27    120s] [GPS-DRV] maxLocalDensity: 0.98
[11/06 17:18:27    120s] [GPS-DRV] MaxBufDistForPlaceBlk: 49 Microns
[11/06 17:18:27    120s] [GPS-DRV] All active and enabled setup views
[11/06 17:18:27    120s] [GPS-DRV]     worst_case
[11/06 17:18:27    120s] [GPS-DRV] MarginForMaxTran: 0.2 (in which tool's ExtraDrcMargin: 0.2)
[11/06 17:18:27    120s] [GPS-DRV] MarginForMaxCap : 0.2 (in which tool's ExtraDrcMargin: 0.2)
[11/06 17:18:27    120s] [GPS-DRV] maxFanoutCount on: Threshold = 75
[11/06 17:18:27    120s] [GPS-DRV] 2DC {5 0 0 0 0 0}
[11/06 17:18:27    120s] [GPS-DRV] timing-driven DRV settings {0 0 0 0 0 0}
[11/06 17:18:27    120s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:2913.7M, EPOCH TIME: 1762467507.288150
[11/06 17:18:27    120s] Found 0 hard placement blockage before merging.
[11/06 17:18:27    120s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:2913.7M, EPOCH TIME: 1762467507.288264
[11/06 17:18:27    120s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[11/06 17:18:27    120s] |        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
[11/06 17:18:27    120s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[11/06 17:18:27    120s] | nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
[11/06 17:18:27    120s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[11/06 17:18:27    120s] Info: violation cost 4504.735840 (cap = 626.789551, tran = 3877.948242, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[11/06 17:18:27    120s] |   185|  1469|    -5.42|    40|    40|    -3.76|     0|     0|     0|     0|    -1.70|    -9.42|       0|       0|       0| 70.05%|          |         |
[11/06 17:18:29    122s] Info: violation cost 2281.945557 (cap = 626.789551, tran = 1655.156128, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[11/06 17:18:29    122s] |    40|    40|    -5.42|    40|    40|    -3.76|     0|     0|     0|     0|     0.20|     0.00|      90|      18|      38| 74.30%| 0:00:02.0|  2966.9M|
[11/06 17:18:29    122s] Info: violation cost 2281.945557 (cap = 626.789551, tran = 1655.156128, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[11/06 17:18:29    122s] |    40|    40|    -5.42|    40|    40|    -3.76|     0|     0|     0|     0|     0.20|     0.00|       0|       0|       0| 74.30%| 0:00:00.0|  2966.9M|
[11/06 17:18:29    122s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[11/06 17:18:29    122s] 
[11/06 17:18:29    122s] ###############################################################################
[11/06 17:18:29    122s] #
[11/06 17:18:29    122s] #  Large fanout net report:  
[11/06 17:18:29    122s] #     - there is 0 high fanout ( > 75) net in the design. (excluding clock nets)
[11/06 17:18:29    122s] #     - current density: 74.30
[11/06 17:18:29    122s] #
[11/06 17:18:29    122s] #  List of high fanout nets:
[11/06 17:18:29    122s] #
[11/06 17:18:29    122s] ###############################################################################
[11/06 17:18:29    122s] Bottom Preferred Layer:
[11/06 17:18:29    122s] +---------------+------------+----------+
[11/06 17:18:29    122s] |     Layer     |    CLK     |   Rule   |
[11/06 17:18:29    122s] +---------------+------------+----------+
[11/06 17:18:29    122s] | Metal3 (z=3)  |          4 | default  |
[11/06 17:18:29    122s] +---------------+------------+----------+
[11/06 17:18:29    122s] Via Pillar Rule:
[11/06 17:18:29    122s]     None
[11/06 17:18:29    122s] 
[11/06 17:18:29    122s] 
[11/06 17:18:29    122s] =======================================================================
[11/06 17:18:29    122s]                 Reasons for remaining drv violations
[11/06 17:18:29    122s] =======================================================================
[11/06 17:18:29    122s] *info: Total 40 net(s) have violations which can't be fixed by DRV optimization.
[11/06 17:18:29    122s] 
[11/06 17:18:29    122s] MultiBuffering failure reasons
[11/06 17:18:29    122s] ------------------------------------------------
[11/06 17:18:29    122s] *info:    40 net(s): Could not be fixed because the gain is not enough.
[11/06 17:18:29    122s] 
[11/06 17:18:29    122s] 
[11/06 17:18:29    122s] *** Finish DRV Fixing (cpu=0:00:02.3 real=0:00:02.0 mem=2966.9M) ***
[11/06 17:18:29    122s] 
[11/06 17:18:29    122s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2966.9M, EPOCH TIME: 1762467509.668123
[11/06 17:18:29    122s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:1288).
[11/06 17:18:29    122s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/06 17:18:29    122s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/06 17:18:29    122s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/06 17:18:29    122s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.005, REAL:0.005, MEM:2953.9M, EPOCH TIME: 1762467509.672941
[11/06 17:18:29    122s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:2953.9M, EPOCH TIME: 1762467509.673147
[11/06 17:18:29    122s] OPERPROF:   Starting DPlace-Init at level 2, MEM:2953.9M, EPOCH TIME: 1762467509.673203
[11/06 17:18:29    123s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:2953.9M, EPOCH TIME: 1762467509.676424
[11/06 17:18:29    123s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/06 17:18:29    123s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/06 17:18:29    123s] 
[11/06 17:18:29    123s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[11/06 17:18:29    123s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.025, REAL:0.025, MEM:2953.9M, EPOCH TIME: 1762467509.701710
[11/06 17:18:29    123s] OPERPROF:     Starting PlacementInitSBTree at level 3, MEM:2953.9M, EPOCH TIME: 1762467509.701782
[11/06 17:18:29    123s] OPERPROF:     Finished PlacementInitSBTree at level 3, CPU:0.000, REAL:0.000, MEM:2953.9M, EPOCH TIME: 1762467509.702062
[11/06 17:18:29    123s] OPERPROF:     Starting PlacementFarEyeInit at level 3, MEM:2953.9M, EPOCH TIME: 1762467509.702291
[11/06 17:18:29    123s] OPERPROF:     Finished PlacementFarEyeInit at level 3, CPU:0.000, REAL:0.000, MEM:2953.9M, EPOCH TIME: 1762467509.702395
[11/06 17:18:29    123s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.029, REAL:0.029, MEM:2953.9M, EPOCH TIME: 1762467509.702456
[11/06 17:18:29    123s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.029, REAL:0.029, MEM:2953.9M, EPOCH TIME: 1762467509.702481
[11/06 17:18:29    123s] TDRefine: refinePlace mode is spiral
[11/06 17:18:29    123s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.3822460.6
[11/06 17:18:29    123s] OPERPROF: Starting RefinePlace at level 1, MEM:2953.9M, EPOCH TIME: 1762467509.702540
[11/06 17:18:29    123s] *** Starting refinePlace (0:02:03 mem=2953.9M) ***
[11/06 17:18:29    123s] Total net bbox length = 1.351e+04 (6.922e+03 6.589e+03) (ext = 1.045e+03)
[11/06 17:18:29    123s] 
[11/06 17:18:29    123s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[11/06 17:18:29    123s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[11/06 17:18:29    123s] **WARN: (IMPSP-5140):	Global net connect rules have not been created. Added  insts would have no supply connectivity, and would fail DRC.
[11/06 17:18:29    123s] Type 'man IMPSP-5140' for more detail.
[11/06 17:18:29    123s] **WARN: (IMPSP-315):	Found 1288 instances insts with no PG Term connections.
[11/06 17:18:29    123s] Type 'man IMPSP-315' for more detail.
[11/06 17:18:29    123s] (I)      Default pattern map key = mult_unsigned_default.
[11/06 17:18:29    123s] (I)      Default pattern map key = mult_unsigned_default.
[11/06 17:18:29    123s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:2953.9M, EPOCH TIME: 1762467509.706534
[11/06 17:18:29    123s] Starting refinePlace ...
[11/06 17:18:29    123s] (I)      Default pattern map key = mult_unsigned_default.
[11/06 17:18:29    123s] One DDP V2 for no tweak run.
[11/06 17:18:29    123s] (I)      Default pattern map key = mult_unsigned_default.
[11/06 17:18:29    123s] OPERPROF:     Starting AdvanceDataManager::initSiteMarkMT at level 3, MEM:2953.9M, EPOCH TIME: 1762467509.711093
[11/06 17:18:29    123s] DDP initSite1 nrRow 40 nrJob 40
[11/06 17:18:29    123s] OPERPROF:       Starting AdvanceDataManager::initSite1 at level 4, MEM:2953.9M, EPOCH TIME: 1762467509.711160
[11/06 17:18:29    123s] OPERPROF:       Finished AdvanceDataManager::initSite1 at level 4, CPU:0.000, REAL:0.000, MEM:2953.9M, EPOCH TIME: 1762467509.711217
[11/06 17:18:29    123s] OPERPROF:       Starting AdvanceDataManager::markSite at level 4, MEM:2953.9M, EPOCH TIME: 1762467509.711252
[11/06 17:18:29    123s] DDP markSite nrRow 40 nrJob 40
[11/06 17:18:29    123s] OPERPROF:       Finished AdvanceDataManager::markSite at level 4, CPU:0.000, REAL:0.000, MEM:2953.9M, EPOCH TIME: 1762467509.711335
[11/06 17:18:29    123s] OPERPROF:     Finished AdvanceDataManager::initSiteMarkMT at level 3, CPU:0.000, REAL:0.000, MEM:2953.9M, EPOCH TIME: 1762467509.711366
[11/06 17:18:29    123s] DDP V2: orientation: 1, pin-track: 0, preRoute DRC (short): 1, vtMinWidth: 0, context rule: 0, honorPriority: 0, ddp2AfterTweak: 0
[11/06 17:18:29    123s] OPERPROF:     Starting AdvanceRowAssigner::collectAndSplitActiveRowMT() at level 3, MEM:2953.9M, EPOCH TIME: 1762467509.712667
[11/06 17:18:29    123s] OPERPROF:       Starting AdvanceRowAssigner::cut row at level 4, MEM:2953.9M, EPOCH TIME: 1762467509.712708
[11/06 17:18:29    123s] OPERPROF:       Finished AdvanceRowAssigner::cut row at level 4, CPU:0.000, REAL:0.000, MEM:2953.9M, EPOCH TIME: 1762467509.713003
[11/06 17:18:29    123s] ** Cut row section cpu time 0:00:00.0.
[11/06 17:18:29    123s]  ** Cut row section real time 0:00:00.0.
[11/06 17:18:29    123s]  OPERPROF:     Finished AdvanceRowAssigner::collectAndSplitActiveRowMT() at level 3, CPU:0.000, REAL:0.000, MEM:2953.9M, EPOCH TIME: 1762467509.713060
[11/06 17:18:29    123s]   Spread Effort: high, standalone mode, useDDP on.
[11/06 17:18:29    123s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=2953.9MB) @(0:02:03 - 0:02:03).
[11/06 17:18:29    123s] Move report: preRPlace moves 298 insts, mean move: 0.54 um, max move: 3.11 um 
[11/06 17:18:29    123s] 	Max move on inst (FE_OFC22_rA_5): (31.00, 32.49) --> (29.60, 34.20)
[11/06 17:18:29    123s] 	Length: 5 sites, height: 1 rows, site name: CoreSite, cell type: CLKBUFX2
[11/06 17:18:29    123s] wireLenOptFixPriorityInst 200 inst fixed
[11/06 17:18:29    123s] 
[11/06 17:18:29    123s] Running Spiral with 1 thread in Normal Mode  fetchWidth=8 
[11/06 17:18:29    123s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): Rebuild thread pool 0x7f89c3eccc98.
[11/06 17:18:29    123s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): 0 out of 1 thread pools are available.
[11/06 17:18:29    123s] Move report: legalization moves 87 insts, mean move: 2.15 um, max move: 6.73 um spiral
[11/06 17:18:29    123s] 	Max move on inst (FE_OFC94_mul_26_12_n_391): (46.20, 34.20) --> (44.60, 29.07)
[11/06 17:18:29    123s] [CPU] RefinePlace/Spiral (cpu=0:00:00.0, real=0:00:00.0)
[11/06 17:18:29    123s] [CPU] RefinePlace/Commit (cpu=0:00:00.0, real=0:00:00.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:00.0, real=0:00:00.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[11/06 17:18:29    123s] [CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=2944.0MB) @(0:02:03 - 0:02:03).
[11/06 17:18:29    123s] Move report: Detail placement moves 378 insts, mean move: 0.92 um, max move: 6.73 um 
[11/06 17:18:29    123s] 	Max move on inst (FE_OFC94_mul_26_12_n_391): (46.20, 34.20) --> (44.60, 29.07)
[11/06 17:18:29    123s] 	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 2944.0MB
[11/06 17:18:29    123s] Statistics of distance of Instance movement in refine placement:
[11/06 17:18:29    123s]   maximum (X+Y) =         6.73 um
[11/06 17:18:29    123s]   inst (FE_OFC94_mul_26_12_n_391) with max move: (46.2, 34.2) -> (44.6, 29.07)
[11/06 17:18:29    123s]   mean    (X+Y) =         0.92 um
[11/06 17:18:29    123s] Summary Report:
[11/06 17:18:29    123s] Instances move: 378 (out of 1285 movable)
[11/06 17:18:29    123s] Instances flipped: 0
[11/06 17:18:29    123s] Mean displacement: 0.92 um
[11/06 17:18:29    123s] Max displacement: 6.73 um (Instance: FE_OFC94_mul_26_12_n_391) (46.2, 34.2) -> (44.6, 29.07)
[11/06 17:18:29    123s] 	Length: 5 sites, height: 1 rows, site name: CoreSiteDouble, cell type: BUFX2
[11/06 17:18:29    123s] Total instances moved : 378
[11/06 17:18:29    123s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:0.055, REAL:0.054, MEM:2944.0M, EPOCH TIME: 1762467509.760609
[11/06 17:18:29    123s] Total net bbox length = 1.371e+04 (7.014e+03 6.691e+03) (ext = 1.045e+03)
[11/06 17:18:29    123s] Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 2944.0MB
[11/06 17:18:29    123s] [CPU] RefinePlace/total (cpu=0:00:00.1, real=0:00:00.0, mem=2944.0MB) @(0:02:03 - 0:02:03).
[11/06 17:18:29    123s] *** Finished refinePlace (0:02:03 mem=2944.0M) ***
[11/06 17:18:29    123s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.3822460.6
[11/06 17:18:29    123s] OPERPROF: Finished RefinePlace at level 1, CPU:0.060, REAL:0.059, MEM:2944.0M, EPOCH TIME: 1762467509.761308
[11/06 17:18:29    123s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2944.0M, EPOCH TIME: 1762467509.767821
[11/06 17:18:29    123s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:1288).
[11/06 17:18:29    123s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/06 17:18:29    123s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/06 17:18:29    123s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/06 17:18:29    123s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.004, REAL:0.004, MEM:2938.0M, EPOCH TIME: 1762467509.771746
[11/06 17:18:29    123s] *** maximum move = 6.73 um ***
[11/06 17:18:29    123s] *** Finished re-routing un-routed nets (2938.0M) ***
[11/06 17:18:29    123s] OPERPROF: Starting DPlace-Init at level 1, MEM:2938.0M, EPOCH TIME: 1762467509.775391
[11/06 17:18:29    123s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2938.0M, EPOCH TIME: 1762467509.779055
[11/06 17:18:29    123s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/06 17:18:29    123s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/06 17:18:29    123s] 
[11/06 17:18:29    123s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[11/06 17:18:29    123s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.025, REAL:0.025, MEM:2938.0M, EPOCH TIME: 1762467509.804433
[11/06 17:18:29    123s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2938.0M, EPOCH TIME: 1762467509.804518
[11/06 17:18:29    123s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.001, REAL:0.001, MEM:2954.0M, EPOCH TIME: 1762467509.805091
[11/06 17:18:29    123s] OPERPROF:   Starting PlacementFarEyeInit at level 2, MEM:2954.0M, EPOCH TIME: 1762467509.805367
[11/06 17:18:29    123s] OPERPROF:   Finished PlacementFarEyeInit at level 2, CPU:0.000, REAL:0.000, MEM:2954.0M, EPOCH TIME: 1762467509.805467
[11/06 17:18:29    123s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.030, REAL:0.030, MEM:2954.0M, EPOCH TIME: 1762467509.805530
[11/06 17:18:29    123s] 
[11/06 17:18:29    123s] *** Finish Physical Update (cpu=0:00:00.1 real=0:00:00.0 mem=2954.0M) ***
[11/06 17:18:29    123s] Deleting 0 temporary hard placement blockage(s).
[11/06 17:18:29    123s] Total-nets :: 1507, Stn-nets :: 211, ratio :: 14.0013 %, Total-len 15763, Stn-len 5719.29
[11/06 17:18:29    123s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2934.9M, EPOCH TIME: 1762467509.821306
[11/06 17:18:29    123s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:3).
[11/06 17:18:29    123s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/06 17:18:29    123s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/06 17:18:29    123s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/06 17:18:29    123s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.005, REAL:0.005, MEM:2870.9M, EPOCH TIME: 1762467509.826440
[11/06 17:18:29    123s] TotalInstCnt at PhyDesignMc Destruction: 1288
[11/06 17:18:29    123s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.3822460.4
[11/06 17:18:29    123s] *** DrvOpt #2 [finish] (ccopt_design #1) : cpu/real = 0:00:03.3/0:00:03.3 (1.0), totSession cpu/real = 0:02:03.2/0:14:29.2 (0.1), mem = 2870.9M
[11/06 17:18:29    123s] 
[11/06 17:18:29    123s] =============================================================================================
[11/06 17:18:29    123s]  Step TAT Report : DrvOpt #2 / ccopt_design #1                                  21.17-s075_1
[11/06 17:18:29    123s] =============================================================================================
[11/06 17:18:29    123s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[11/06 17:18:29    123s] ---------------------------------------------------------------------------------------------
[11/06 17:18:29    123s] [ SlackTraversorInit     ]      2   0:00:00.0  (   0.4 % )     0:00:00.0 /  0:00:00.0    1.7
[11/06 17:18:29    123s] [ LibAnalyzerInit        ]      1   0:00:00.6  (  18.1 % )     0:00:00.6 /  0:00:00.6    1.0
[11/06 17:18:29    123s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/06 17:18:29    123s] [ PlacerInterfaceInit    ]      1   0:00:00.0  (   1.1 % )     0:00:00.0 /  0:00:00.0    1.1
[11/06 17:18:29    123s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[11/06 17:18:29    123s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   0.3 % )     0:00:00.6 /  0:00:00.6    1.0
[11/06 17:18:29    123s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/06 17:18:29    123s] [ OptimizationStep       ]      1   0:00:00.0  (   0.0 % )     0:00:02.4 /  0:00:02.3    1.0
[11/06 17:18:29    123s] [ OptSingleIteration     ]      2   0:00:00.0  (   0.1 % )     0:00:02.3 /  0:00:02.3    1.0
[11/06 17:18:29    123s] [ OptGetWeight           ]      6   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/06 17:18:29    123s] [ OptEval                ]      6   0:00:01.8  (  53.9 % )     0:00:01.8 /  0:00:01.7    1.0
[11/06 17:18:29    123s] [ OptCommit              ]      6   0:00:00.0  (   1.5 % )     0:00:00.0 /  0:00:00.0    1.0
[11/06 17:18:29    123s] [ PostCommitDelayUpdate  ]      5   0:00:00.0  (   0.7 % )     0:00:00.4 /  0:00:00.4    1.0
[11/06 17:18:29    123s] [ IncrDelayCalc          ]     42   0:00:00.4  (  12.8 % )     0:00:00.4 /  0:00:00.4    0.9
[11/06 17:18:29    123s] [ DrvFindVioNets         ]      3   0:00:00.0  (   0.5 % )     0:00:00.0 /  0:00:00.0    1.3
[11/06 17:18:29    123s] [ DrvComputeSummary      ]      3   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[11/06 17:18:29    123s] [ RefinePlace            ]      1   0:00:00.1  (   4.4 % )     0:00:00.1 /  0:00:00.1    1.0
[11/06 17:18:29    123s] [ TimingUpdate           ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[11/06 17:18:29    123s] [ IncrTimingUpdate       ]      5   0:00:00.1  (   2.3 % )     0:00:00.1 /  0:00:00.1    0.9
[11/06 17:18:29    123s] [ MISC                   ]          0:00:00.1  (   3.6 % )     0:00:00.1 /  0:00:00.1    1.1
[11/06 17:18:29    123s] ---------------------------------------------------------------------------------------------
[11/06 17:18:29    123s]  DrvOpt #2 TOTAL                    0:00:03.3  ( 100.0 % )     0:00:03.3 /  0:00:03.3    1.0
[11/06 17:18:29    123s] ---------------------------------------------------------------------------------------------
[11/06 17:18:29    123s] 
[11/06 17:18:29    123s] End: GigaOpt DRV Optimization
[11/06 17:18:29    123s] GigaOpt DRV: restore maxLocalDensity to 0.98
[11/06 17:18:29    123s] **optDesign ... cpu = 0:00:07, real = 0:00:07, mem = 2290.5M, totSessionCpu=0:02:03 **
[11/06 17:18:29    123s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[11/06 17:18:29    123s] Deleting Lib Analyzer.
[11/06 17:18:29    123s] Begin: GigaOpt Global Optimization
[11/06 17:18:29    123s] *info: use new DP (enabled)
[11/06 17:18:29    123s] GigaOpt Checkpoint: Internal globalOpt -maxLocalDensity 1.2 -numThreads 1 -postCTS -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC -enableHighLayerOpt -maxIter 50 -maxIterForLEPG 50
[11/06 17:18:29    123s] Info: 4 nets with fixed/cover wires excluded.
[11/06 17:18:29    123s] Info: 4 clock nets excluded from IPO operation.
[11/06 17:18:29    123s] *** GlobalOpt #1 [begin] (ccopt_design #1) : totSession cpu/real = 0:02:03.2/0:14:29.2 (0.1), mem = 2870.9M
[11/06 17:18:29    123s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.3822460.5
[11/06 17:18:29    123s] PhyDesignGrid: maxLocalDensity 1.20, TinyGridDensity 1000.00 TinyGridSize 10.0
[11/06 17:18:29    123s] ### Creating PhyDesignMc. totSessionCpu=0:02:03 mem=2870.9M
[11/06 17:18:29    123s] Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[11/06 17:18:29    123s] OPERPROF: Starting DPlace-Init at level 1, MEM:2870.9M, EPOCH TIME: 1762467509.838922
[11/06 17:18:29    123s] Processing tracks to init pin-track alignment.
[11/06 17:18:29    123s] z: 2, totalTracks: 1
[11/06 17:18:29    123s] z: 4, totalTracks: 1
[11/06 17:18:29    123s] z: 6, totalTracks: 1
[11/06 17:18:29    123s] z: 8, totalTracks: 1
[11/06 17:18:29    123s] #spOpts: mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[11/06 17:18:29    123s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2870.9M, EPOCH TIME: 1762467509.842819
[11/06 17:18:29    123s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/06 17:18:29    123s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/06 17:18:29    123s] 
[11/06 17:18:29    123s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[11/06 17:18:29    123s] 
[11/06 17:18:29    123s]  Skipping Bad Lib Cell Checking (CMU) !
[11/06 17:18:29    123s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.025, REAL:0.025, MEM:2870.9M, EPOCH TIME: 1762467509.868130
[11/06 17:18:29    123s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2870.9M, EPOCH TIME: 1762467509.868211
[11/06 17:18:29    123s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2870.9M, EPOCH TIME: 1762467509.868475
[11/06 17:18:29    123s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2870.9MB).
[11/06 17:18:29    123s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.030, REAL:0.030, MEM:2870.9M, EPOCH TIME: 1762467509.868762
[11/06 17:18:29    123s] TotalInstCnt at PhyDesignMc Initialization: 1288
[11/06 17:18:29    123s] ### Creating PhyDesignMc, finished. totSessionCpu=0:02:03 mem=2870.9M
[11/06 17:18:29    123s] ### Creating RouteCongInterface, started
[11/06 17:18:29    123s] 
[11/06 17:18:29    123s] Creating Lib Analyzer ...
[11/06 17:18:29    123s] Total number of usable buffers from Lib Analyzer: 10 ( CLKBUFX2 BUFX2 BUFX3 CLKBUFX4 BUFX4 CLKBUFX6 CLKBUFX8 CLKBUFX12 BUFX12 CLKBUFX20)
[11/06 17:18:29    123s] Total number of usable inverters from Lib Analyzer: 12 ( INVXL INVX1 INVX2 CLKINVX1 INVX3 CLKINVX2 INVX4 CLKINVX4 INVX6 CLKINVX6 CLKINVX8 CLKINVX20)
[11/06 17:18:29    123s] Total number of usable delay cells from Lib Analyzer: 8 ( DLY1X1 DLY1X4 DLY2X1 DLY2X4 DLY3X1 DLY3X4 DLY4X1 DLY4X4)
[11/06 17:18:29    123s] 
[11/06 17:18:29    123s] {RT rc_best 0 11 11 {8 0} {10 0} 2}
[11/06 17:18:30    123s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:02:04 mem=2870.9M
[11/06 17:18:30    123s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:02:04 mem=2870.9M
[11/06 17:18:30    123s] Creating Lib Analyzer, finished. 
[11/06 17:18:30    123s] 
[11/06 17:18:30    123s] #optDebug:  {2, 1.000, 0.8500} {3, 0.885, 0.8500} {4, 0.770, 0.8500} {5, 0.656, 0.8500} {6, 0.541, 0.8500} {7, 0.426, 0.8500} {8, 0.311, 0.7654} {9, 0.082, 0.4854} {10, 0.082, 0.4854} {11, 0.041, 0.4418} 
[11/06 17:18:30    123s] 
[11/06 17:18:30    123s] #optDebug: {0, 1.000}
[11/06 17:18:30    123s] ### Creating RouteCongInterface, finished
[11/06 17:18:30    123s] {MG  {8 0 1 0.025}  {10 0 5.8 0.14} }
[11/06 17:18:30    123s] ### Creating LA Mngr. totSessionCpu=0:02:04 mem=2870.9M
[11/06 17:18:30    123s] ### Creating LA Mngr, finished. totSessionCpu=0:02:04 mem=2870.9M
[11/06 17:18:30    123s] *info: 4 clock nets excluded
[11/06 17:18:30    123s] *info: 4 nets with fixed/cover wires excluded.
[11/06 17:18:30    123s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:2928.1M, EPOCH TIME: 1762467510.617236
[11/06 17:18:30    123s] Found 0 hard placement blockage before merging.
[11/06 17:18:30    123s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:2928.1M, EPOCH TIME: 1762467510.617363
[11/06 17:18:30    124s] ** GigaOpt Global Opt WNS Slack 0.000  TNS Slack 0.000 
[11/06 17:18:30    124s] +--------+--------+---------+------------+--------+----------+---------+----------------+
[11/06 17:18:30    124s] |  WNS   |  TNS   | Density |    Real    |  Mem   |Worst View|Pathgroup|   End Point    |
[11/06 17:18:30    124s] +--------+--------+---------+------------+--------+----------+---------+----------------+
[11/06 17:18:30    124s] |   0.000|   0.000|   74.30%|   0:00:00.0| 2928.1M|worst_case|       NA| NA             |
[11/06 17:18:30    124s] +--------+--------+---------+------------+--------+----------+---------+----------------+
[11/06 17:18:30    124s] 
[11/06 17:18:30    124s] *** Finish post-CTS Global Setup Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=2928.1M) ***
[11/06 17:18:30    124s] 
[11/06 17:18:30    124s] *** Finish post-CTS Setup Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=2928.1M) ***
[11/06 17:18:30    124s] Deleting 0 temporary hard placement blockage(s).
[11/06 17:18:30    124s] Bottom Preferred Layer:
[11/06 17:18:30    124s] +---------------+------------+----------+
[11/06 17:18:30    124s] |     Layer     |    CLK     |   Rule   |
[11/06 17:18:30    124s] +---------------+------------+----------+
[11/06 17:18:30    124s] | Metal3 (z=3)  |          4 | default  |
[11/06 17:18:30    124s] +---------------+------------+----------+
[11/06 17:18:30    124s] Via Pillar Rule:
[11/06 17:18:30    124s]     None
[11/06 17:18:30    124s] ** GigaOpt Global Opt End WNS Slack 0.000  TNS Slack 0.000 
[11/06 17:18:30    124s] Total-nets :: 1507, Stn-nets :: 211, ratio :: 14.0013 %, Total-len 15763, Stn-len 5719.29
[11/06 17:18:30    124s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2909.0M, EPOCH TIME: 1762467510.731041
[11/06 17:18:30    124s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:1288).
[11/06 17:18:30    124s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/06 17:18:30    124s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/06 17:18:30    124s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/06 17:18:30    124s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.005, REAL:0.005, MEM:2869.0M, EPOCH TIME: 1762467510.735787
[11/06 17:18:30    124s] TotalInstCnt at PhyDesignMc Destruction: 1288
[11/06 17:18:30    124s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.3822460.5
[11/06 17:18:30    124s] *** GlobalOpt #1 [finish] (ccopt_design #1) : cpu/real = 0:00:00.9/0:00:00.9 (1.0), totSession cpu/real = 0:02:04.1/0:14:30.1 (0.1), mem = 2869.0M
[11/06 17:18:30    124s] 
[11/06 17:18:30    124s] =============================================================================================
[11/06 17:18:30    124s]  Step TAT Report : GlobalOpt #1 / ccopt_design #1                               21.17-s075_1
[11/06 17:18:30    124s] =============================================================================================
[11/06 17:18:30    124s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[11/06 17:18:30    124s] ---------------------------------------------------------------------------------------------
[11/06 17:18:30    124s] [ SlackTraversorInit     ]      1   0:00:00.0  (   0.7 % )     0:00:00.0 /  0:00:00.0    0.0
[11/06 17:18:30    124s] [ LibAnalyzerInit        ]      1   0:00:00.6  (  64.9 % )     0:00:00.6 /  0:00:00.6    1.0
[11/06 17:18:30    124s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/06 17:18:30    124s] [ PlacerInterfaceInit    ]      1   0:00:00.0  (   4.0 % )     0:00:00.0 /  0:00:00.0    0.8
[11/06 17:18:30    124s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    0.0
[11/06 17:18:30    124s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   1.0 % )     0:00:00.6 /  0:00:00.6    1.0
[11/06 17:18:30    124s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/06 17:18:30    124s] [ TransformInit          ]      1   0:00:00.1  (  16.5 % )     0:00:00.1 /  0:00:00.1    1.0
[11/06 17:18:30    124s] [ MISC                   ]          0:00:00.1  (  12.5 % )     0:00:00.1 /  0:00:00.1    1.1
[11/06 17:18:30    124s] ---------------------------------------------------------------------------------------------
[11/06 17:18:30    124s]  GlobalOpt #1 TOTAL                 0:00:00.9  ( 100.0 % )     0:00:00.9 /  0:00:00.9    1.0
[11/06 17:18:30    124s] ---------------------------------------------------------------------------------------------
[11/06 17:18:30    124s] 
[11/06 17:18:30    124s] End: GigaOpt Global Optimization
[11/06 17:18:30    124s] *** Timing Is met
[11/06 17:18:30    124s] *** Check timing (0:00:00.0)
[11/06 17:18:30    124s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[11/06 17:18:30    124s] Deleting Lib Analyzer.
[11/06 17:18:30    124s] GigaOpt Checkpoint: Internal reclaim -numThreads 1 -postCTS -doRemoveUselessTerm -tgtSlackMult 3 -routeType -noRouteTypeResizePolish -noViewPrune -weedwhack -nonLegal -nativePathGroupFlow
[11/06 17:18:30    124s] Info: 4 nets with fixed/cover wires excluded.
[11/06 17:18:30    124s] Info: 4 clock nets excluded from IPO operation.
[11/06 17:18:30    124s] ### Creating LA Mngr. totSessionCpu=0:02:04 mem=2869.0M
[11/06 17:18:30    124s] ### Creating LA Mngr, finished. totSessionCpu=0:02:04 mem=2869.0M
[11/06 17:18:30    124s] Tech dependent Parameter, Build TLibAnalyzer for: SkipAdjustMaxLocalDensityReclaim
[11/06 17:18:30    124s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2869.0M, EPOCH TIME: 1762467510.749827
[11/06 17:18:30    124s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/06 17:18:30    124s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/06 17:18:30    124s] 
[11/06 17:18:30    124s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[11/06 17:18:30    124s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.026, REAL:0.027, MEM:2869.0M, EPOCH TIME: 1762467510.776433
[11/06 17:18:30    124s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:3).
[11/06 17:18:30    124s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/06 17:18:30    124s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[11/06 17:18:30    124s] ### Creating PhyDesignMc. totSessionCpu=0:02:04 mem=2926.3M
[11/06 17:18:30    124s] OPERPROF: Starting DPlace-Init at level 1, MEM:2926.3M, EPOCH TIME: 1762467510.779531
[11/06 17:18:30    124s] Processing tracks to init pin-track alignment.
[11/06 17:18:30    124s] z: 2, totalTracks: 1
[11/06 17:18:30    124s] z: 4, totalTracks: 1
[11/06 17:18:30    124s] z: 6, totalTracks: 1
[11/06 17:18:30    124s] z: 8, totalTracks: 1
[11/06 17:18:30    124s] #spOpts: mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[11/06 17:18:30    124s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2926.3M, EPOCH TIME: 1762467510.782187
[11/06 17:18:30    124s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/06 17:18:30    124s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/06 17:18:30    124s] 
[11/06 17:18:30    124s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[11/06 17:18:30    124s] 
[11/06 17:18:30    124s]  Skipping Bad Lib Cell Checking (CMU) !
[11/06 17:18:30    124s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.022, REAL:0.022, MEM:2926.3M, EPOCH TIME: 1762467510.804604
[11/06 17:18:30    124s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2926.3M, EPOCH TIME: 1762467510.804651
[11/06 17:18:30    124s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2926.3M, EPOCH TIME: 1762467510.804863
[11/06 17:18:30    124s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2926.3MB).
[11/06 17:18:30    124s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.025, REAL:0.026, MEM:2926.3M, EPOCH TIME: 1762467510.805127
[11/06 17:18:30    124s] TotalInstCnt at PhyDesignMc Initialization: 1288
[11/06 17:18:30    124s] ### Creating PhyDesignMc, finished. totSessionCpu=0:02:04 mem=2926.3M
[11/06 17:18:30    124s] Begin: Area Reclaim Optimization
[11/06 17:18:30    124s] *** AreaOpt #1 [begin] (ccopt_design #1) : totSession cpu/real = 0:02:04.2/0:14:30.2 (0.1), mem = 2926.3M
[11/06 17:18:30    124s] 
[11/06 17:18:30    124s] Creating Lib Analyzer ...
[11/06 17:18:30    124s] Total number of usable buffers from Lib Analyzer: 10 ( CLKBUFX2 BUFX2 BUFX3 CLKBUFX4 BUFX4 CLKBUFX6 CLKBUFX8 CLKBUFX12 BUFX12 CLKBUFX20)
[11/06 17:18:30    124s] Total number of usable inverters from Lib Analyzer: 12 ( INVXL INVX1 INVX2 CLKINVX1 INVX3 CLKINVX2 INVX4 CLKINVX4 INVX6 CLKINVX6 CLKINVX8 CLKINVX20)
[11/06 17:18:30    124s] Total number of usable delay cells from Lib Analyzer: 8 ( DLY1X1 DLY1X4 DLY2X1 DLY2X4 DLY3X1 DLY3X4 DLY4X1 DLY4X4)
[11/06 17:18:30    124s] 
[11/06 17:18:30    124s] {RT rc_best 0 11 11 {8 0} {10 0} 2}
[11/06 17:18:31    124s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:02:05 mem=2928.3M
[11/06 17:18:31    124s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:02:05 mem=2928.3M
[11/06 17:18:31    124s] Creating Lib Analyzer, finished. 
[11/06 17:18:31    124s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.3822460.6
[11/06 17:18:31    124s] ### Creating RouteCongInterface, started
[11/06 17:18:31    124s] 
[11/06 17:18:31    124s] #optDebug:  {2, 1.000, 0.8500} {3, 0.885, 0.8500} {4, 0.770, 0.8500} {5, 0.656, 0.8500} {6, 0.541, 0.8500} {7, 0.426, 0.8500} {8, 0.311, 0.7654} {9, 0.082, 0.4854} {10, 0.082, 0.4854} {11, 0.041, 0.4418} 
[11/06 17:18:31    124s] 
[11/06 17:18:31    124s] #optDebug: {0, 1.000}
[11/06 17:18:31    124s] ### Creating RouteCongInterface, finished
[11/06 17:18:31    124s] {MG  {8 0 1 0.025}  {10 0 5.8 0.14} }
[11/06 17:18:31    124s] ### Creating LA Mngr. totSessionCpu=0:02:05 mem=2928.3M
[11/06 17:18:31    124s] ### Creating LA Mngr, finished. totSessionCpu=0:02:05 mem=2928.3M
[11/06 17:18:31    124s] Usable buffer cells for single buffer setup transform:
[11/06 17:18:31    124s] CLKBUFX2 BUFX2 BUFX3 CLKBUFX4 BUFX4 CLKBUFX6 CLKBUFX8 CLKBUFX12 BUFX12 CLKBUFX20 
[11/06 17:18:31    124s] Number of usable buffer cells above: 10
[11/06 17:18:31    124s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:2928.3M, EPOCH TIME: 1762467511.535138
[11/06 17:18:31    124s] Found 0 hard placement blockage before merging.
[11/06 17:18:31    124s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:2928.3M, EPOCH TIME: 1762467511.535230
[11/06 17:18:31    124s] Reclaim Optimization WNS Slack 0.100  TNS Slack 0.000 Density 74.30
[11/06 17:18:31    124s] +---------+---------+--------+--------+------------+--------+
[11/06 17:18:31    124s] | Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[11/06 17:18:31    124s] +---------+---------+--------+--------+------------+--------+
[11/06 17:18:31    124s] |   74.30%|        -|   0.100|   0.000|   0:00:00.0| 2928.3M|
[11/06 17:18:31    124s] |   74.30%|        0|   0.100|   0.000|   0:00:00.0| 2928.3M|
[11/06 17:18:31    124s] #optDebug: <stH: 1.7100 MiSeL: 25.4370>
[11/06 17:18:31    124s] |   74.30%|        0|   0.100|   0.000|   0:00:00.0| 2928.3M|
[11/06 17:18:31    125s] |   74.02%|        9|   0.100|   0.000|   0:00:00.0| 2952.9M|
[11/06 17:18:32    125s] |   73.61%|       31|   0.100|   0.000|   0:00:01.0| 2952.9M|
[11/06 17:18:32    125s] |   73.61%|        0|   0.100|   0.000|   0:00:00.0| 2952.9M|
[11/06 17:18:32    125s] #optDebug: <stH: 1.7100 MiSeL: 25.4370>
[11/06 17:18:32    125s] |   73.61%|        0|   0.100|   0.000|   0:00:00.0| 2952.9M|
[11/06 17:18:32    125s] +---------+---------+--------+--------+------------+--------+
[11/06 17:18:32    125s] Reclaim Optimization End WNS Slack 0.100  TNS Slack 0.000 Density 73.61
[11/06 17:18:32    125s] 
[11/06 17:18:32    125s] ** Summary: Restruct = 0 Buffer Deletion = 7 Declone = 2 Resize = 31 **
[11/06 17:18:32    125s] --------------------------------------------------------------
[11/06 17:18:32    125s] |                                   | Total     | Sequential |
[11/06 17:18:32    125s] --------------------------------------------------------------
[11/06 17:18:32    125s] | Num insts resized                 |      31  |       2    |
[11/06 17:18:32    125s] | Num insts undone                  |       0  |       0    |
[11/06 17:18:32    125s] | Num insts Downsized               |      31  |       2    |
[11/06 17:18:32    125s] | Num insts Samesized               |       0  |       0    |
[11/06 17:18:32    125s] | Num insts Upsized                 |       0  |       0    |
[11/06 17:18:32    125s] | Num multiple commits+uncommits    |       0  |       -    |
[11/06 17:18:32    125s] --------------------------------------------------------------
[11/06 17:18:32    125s] Bottom Preferred Layer:
[11/06 17:18:32    125s] +---------------+------------+----------+
[11/06 17:18:32    125s] |     Layer     |    CLK     |   Rule   |
[11/06 17:18:32    125s] +---------------+------------+----------+
[11/06 17:18:32    125s] | Metal3 (z=3)  |          4 | default  |
[11/06 17:18:32    125s] +---------------+------------+----------+
[11/06 17:18:32    125s] Via Pillar Rule:
[11/06 17:18:32    125s]     None
[11/06 17:18:32    125s] 
[11/06 17:18:32    125s] Number of times islegalLocAvaiable called = 0 skipped = 0, called in commitmove = 0, skipped in commitmove = 0
[11/06 17:18:32    125s] End: Core Area Reclaim Optimization (cpu = 0:00:01.4) (real = 0:00:02.0) **
[11/06 17:18:32    125s] Deleting 0 temporary hard placement blockage(s).
[11/06 17:18:32    125s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.3822460.6
[11/06 17:18:32    125s] *** AreaOpt #1 [finish] (ccopt_design #1) : cpu/real = 0:00:01.4/0:00:01.4 (1.0), totSession cpu/real = 0:02:05.6/0:14:31.6 (0.1), mem = 2952.9M
[11/06 17:18:32    125s] 
[11/06 17:18:32    125s] =============================================================================================
[11/06 17:18:32    125s]  Step TAT Report : AreaOpt #1 / ccopt_design #1                                 21.17-s075_1
[11/06 17:18:32    125s] =============================================================================================
[11/06 17:18:32    125s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[11/06 17:18:32    125s] ---------------------------------------------------------------------------------------------
[11/06 17:18:32    125s] [ SlackTraversorInit     ]      1   0:00:00.0  (   0.4 % )     0:00:00.0 /  0:00:00.0    0.0
[11/06 17:18:32    125s] [ LibAnalyzerInit        ]      1   0:00:00.6  (  44.2 % )     0:00:00.6 /  0:00:00.6    1.0
[11/06 17:18:32    125s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/06 17:18:32    125s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.0
[11/06 17:18:32    125s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    0.0
[11/06 17:18:32    125s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/06 17:18:32    125s] [ OptimizationStep       ]      1   0:00:00.0  (   1.5 % )     0:00:00.7 /  0:00:00.7    1.0
[11/06 17:18:32    125s] [ OptSingleIteration     ]      6   0:00:00.0  (   1.7 % )     0:00:00.7 /  0:00:00.7    1.0
[11/06 17:18:32    125s] [ OptGetWeight           ]    155   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.0
[11/06 17:18:32    125s] [ OptEval                ]    155   0:00:00.2  (  15.5 % )     0:00:00.2 /  0:00:00.2    0.9
[11/06 17:18:32    125s] [ OptCommit              ]    155   0:00:00.0  (   0.8 % )     0:00:00.0 /  0:00:00.0    2.7
[11/06 17:18:32    125s] [ PostCommitDelayUpdate  ]    155   0:00:00.0  (   1.2 % )     0:00:00.3 /  0:00:00.3    1.0
[11/06 17:18:32    125s] [ IncrDelayCalc          ]     73   0:00:00.3  (  21.1 % )     0:00:00.3 /  0:00:00.3    1.0
[11/06 17:18:32    125s] [ IncrTimingUpdate       ]     19   0:00:00.1  (   6.5 % )     0:00:00.1 /  0:00:00.1    1.1
[11/06 17:18:32    125s] [ MISC                   ]          0:00:00.1  (   6.5 % )     0:00:00.1 /  0:00:00.1    1.0
[11/06 17:18:32    125s] ---------------------------------------------------------------------------------------------
[11/06 17:18:32    125s]  AreaOpt #1 TOTAL                   0:00:01.4  ( 100.0 % )     0:00:01.4 /  0:00:01.4    1.0
[11/06 17:18:32    125s] ---------------------------------------------------------------------------------------------
[11/06 17:18:32    125s] 
[11/06 17:18:32    125s] Executing incremental physical updates
[11/06 17:18:32    125s] Executing incremental physical updates
[11/06 17:18:32    125s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2933.8M, EPOCH TIME: 1762467512.236656
[11/06 17:18:32    125s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:1279).
[11/06 17:18:32    125s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/06 17:18:32    125s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/06 17:18:32    125s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/06 17:18:32    125s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.004, REAL:0.004, MEM:2872.8M, EPOCH TIME: 1762467512.240684
[11/06 17:18:32    125s] TotalInstCnt at PhyDesignMc Destruction: 1279
[11/06 17:18:32    125s] End: Area Reclaim Optimization (cpu=0:00:01, real=0:00:02, mem=2872.80M, totSessionCpu=0:02:06).
[11/06 17:18:32    125s] Deleting Lib Analyzer.
[11/06 17:18:32    125s] Begin: GigaOpt DRV Optimization
[11/06 17:18:32    125s] GigaOpt Checkpoint: Internal optDRV -max_tran -max_cap -maxLocalDensity 0.98 -numThreads 1 -smallScaleFixing -maxIter 3 -setupTNSCostFactor 3.0 -postCTS
[11/06 17:18:32    125s] *** DrvOpt #3 [begin] (ccopt_design #1) : totSession cpu/real = 0:02:05.6/0:14:31.7 (0.1), mem = 2872.8M
[11/06 17:18:32    125s] Info: 4 nets with fixed/cover wires excluded.
[11/06 17:18:32    125s] Info: 4 clock nets excluded from IPO operation.
[11/06 17:18:32    125s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.3822460.7
[11/06 17:18:32    125s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[11/06 17:18:32    125s] ### Creating PhyDesignMc. totSessionCpu=0:02:06 mem=2872.8M
[11/06 17:18:32    125s] Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[11/06 17:18:32    125s] OPERPROF: Starting DPlace-Init at level 1, MEM:2872.8M, EPOCH TIME: 1762467512.271301
[11/06 17:18:32    125s] Processing tracks to init pin-track alignment.
[11/06 17:18:32    125s] z: 2, totalTracks: 1
[11/06 17:18:32    125s] z: 4, totalTracks: 1
[11/06 17:18:32    125s] z: 6, totalTracks: 1
[11/06 17:18:32    125s] z: 8, totalTracks: 1
[11/06 17:18:32    125s] #spOpts: mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[11/06 17:18:32    125s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2872.8M, EPOCH TIME: 1762467512.275195
[11/06 17:18:32    125s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/06 17:18:32    125s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/06 17:18:32    125s] 
[11/06 17:18:32    125s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[11/06 17:18:32    125s] 
[11/06 17:18:32    125s]  Skipping Bad Lib Cell Checking (CMU) !
[11/06 17:18:32    125s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.025, REAL:0.025, MEM:2872.8M, EPOCH TIME: 1762467512.300040
[11/06 17:18:32    125s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2872.8M, EPOCH TIME: 1762467512.300121
[11/06 17:18:32    125s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2872.8M, EPOCH TIME: 1762467512.300406
[11/06 17:18:32    125s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2872.8MB).
[11/06 17:18:32    125s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.029, REAL:0.029, MEM:2872.8M, EPOCH TIME: 1762467512.300690
[11/06 17:18:32    125s] TotalInstCnt at PhyDesignMc Initialization: 1279
[11/06 17:18:32    125s] ### Creating PhyDesignMc, finished. totSessionCpu=0:02:06 mem=2872.8M
[11/06 17:18:32    125s] ### Creating RouteCongInterface, started
[11/06 17:18:32    125s] 
[11/06 17:18:32    125s] Creating Lib Analyzer ...
[11/06 17:18:32    125s] Total number of usable buffers from Lib Analyzer: 10 ( CLKBUFX2 BUFX2 BUFX3 CLKBUFX4 BUFX4 CLKBUFX6 CLKBUFX8 CLKBUFX12 BUFX12 CLKBUFX20)
[11/06 17:18:32    125s] Total number of usable inverters from Lib Analyzer: 12 ( INVXL INVX1 INVX2 CLKINVX1 INVX3 CLKINVX2 INVX4 CLKINVX4 INVX6 CLKINVX6 CLKINVX8 CLKINVX20)
[11/06 17:18:32    125s] Total number of usable delay cells from Lib Analyzer: 8 ( DLY1X1 DLY1X4 DLY2X1 DLY2X4 DLY3X1 DLY3X4 DLY4X1 DLY4X4)
[11/06 17:18:32    125s] 
[11/06 17:18:32    125s] {RT rc_best 0 11 11 {8 0} {10 0} 2}
[11/06 17:18:32    126s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:02:06 mem=2872.8M
[11/06 17:18:32    126s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:02:06 mem=2872.8M
[11/06 17:18:32    126s] Creating Lib Analyzer, finished. 
[11/06 17:18:32    126s] 
[11/06 17:18:32    126s] #optDebug:  {2, 1.000, 0.8500} {3, 0.885, 0.8500} {4, 0.770, 0.8500} {5, 0.656, 0.8500} {6, 0.541, 0.8500} {7, 0.426, 0.7452} {8, 0.311, 0.6124} {9, 0.082, 0.3883} {10, 0.082, 0.3883} {11, 0.041, 0.3535} 
[11/06 17:18:32    126s] 
[11/06 17:18:32    126s] #optDebug: {0, 1.000}
[11/06 17:18:32    126s] ### Creating RouteCongInterface, finished
[11/06 17:18:32    126s] {MG  {8 0 1 0.025}  {10 0 5.8 0.14} }
[11/06 17:18:32    126s] ### Creating LA Mngr. totSessionCpu=0:02:06 mem=2872.8M
[11/06 17:18:32    126s] ### Creating LA Mngr, finished. totSessionCpu=0:02:06 mem=2872.8M
[11/06 17:18:33    126s] [GPS-DRV] Optimizer parameters ============================= 
[11/06 17:18:33    126s] [GPS-DRV] maxDensity (design): 0.95
[11/06 17:18:33    126s] [GPS-DRV] maxLocalDensity: 0.98
[11/06 17:18:33    126s] [GPS-DRV] MaxBufDistForPlaceBlk: 49 Microns
[11/06 17:18:33    126s] [GPS-DRV] All active and enabled setup views
[11/06 17:18:33    126s] [GPS-DRV]     worst_case
[11/06 17:18:33    126s] [GPS-DRV] MarginForMaxTran: 0.2 (in which tool's ExtraDrcMargin: 0.2)
[11/06 17:18:33    126s] [GPS-DRV] MarginForMaxCap : 0.2 (in which tool's ExtraDrcMargin: 0.2)
[11/06 17:18:33    126s] [GPS-DRV] maxFanoutCount on: Threshold = 75
[11/06 17:18:33    126s] [GPS-DRV] 2DC {5 0 0 0 0 0}
[11/06 17:18:33    126s] [GPS-DRV] timing-driven DRV settings {0 0 0 0 0 0}
[11/06 17:18:33    126s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:2930.0M, EPOCH TIME: 1762467513.045946
[11/06 17:18:33    126s] Found 0 hard placement blockage before merging.
[11/06 17:18:33    126s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:2930.0M, EPOCH TIME: 1762467513.046047
[11/06 17:18:33    126s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[11/06 17:18:33    126s] |        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
[11/06 17:18:33    126s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[11/06 17:18:33    126s] | nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
[11/06 17:18:33    126s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[11/06 17:18:33    126s] Info: violation cost 2281.945557 (cap = 626.789551, tran = 1655.156128, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[11/06 17:18:33    126s] |    40|    40|    -5.42|    40|    40|    -3.76|     0|     0|     0|     0|     0.16|     0.00|       0|       0|       0| 73.61%|          |         |
[11/06 17:18:33    126s] Info: violation cost 2281.945557 (cap = 626.789551, tran = 1655.156128, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[11/06 17:18:33    126s] |    40|    40|    -5.42|    40|    40|    -3.76|     0|     0|     0|     0|     0.16|     0.00|       0|       0|       0| 73.61%| 0:00:00.0|  2957.1M|
[11/06 17:18:33    126s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[11/06 17:18:33    126s] 
[11/06 17:18:33    126s] ###############################################################################
[11/06 17:18:33    126s] #
[11/06 17:18:33    126s] #  Large fanout net report:  
[11/06 17:18:33    126s] #     - there is 0 high fanout ( > 75) net in the design. (excluding clock nets)
[11/06 17:18:33    126s] #     - current density: 73.61
[11/06 17:18:33    126s] #
[11/06 17:18:33    126s] #  List of high fanout nets:
[11/06 17:18:33    126s] #
[11/06 17:18:33    126s] ###############################################################################
[11/06 17:18:33    126s] Bottom Preferred Layer:
[11/06 17:18:33    126s] +---------------+------------+----------+
[11/06 17:18:33    126s] |     Layer     |    CLK     |   Rule   |
[11/06 17:18:33    126s] +---------------+------------+----------+
[11/06 17:18:33    126s] | Metal3 (z=3)  |          4 | default  |
[11/06 17:18:33    126s] +---------------+------------+----------+
[11/06 17:18:33    126s] Via Pillar Rule:
[11/06 17:18:33    126s]     None
[11/06 17:18:33    126s] 
[11/06 17:18:33    126s] 
[11/06 17:18:33    126s] =======================================================================
[11/06 17:18:33    126s]                 Reasons for remaining drv violations
[11/06 17:18:33    126s] =======================================================================
[11/06 17:18:33    126s] *info: Total 40 net(s) have violations which can't be fixed by DRV optimization.
[11/06 17:18:33    126s] 
[11/06 17:18:33    126s] MultiBuffering failure reasons
[11/06 17:18:33    126s] ------------------------------------------------
[11/06 17:18:33    126s] *info:    40 net(s): Could not be fixed because the gain is not enough.
[11/06 17:18:33    126s] 
[11/06 17:18:33    126s] 
[11/06 17:18:33    126s] *** Finish DRV Fixing (cpu=0:00:00.4 real=0:00:00.0 mem=2958.1M) ***
[11/06 17:18:33    126s] 
[11/06 17:18:33    126s] Deleting 0 temporary hard placement blockage(s).
[11/06 17:18:33    126s] Total-nets :: 1498, Stn-nets :: 202, ratio :: 13.4846 %, Total-len 15761.9, Stn-len 5718.22
[11/06 17:18:33    126s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2939.1M, EPOCH TIME: 1762467513.409288
[11/06 17:18:33    126s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:1279).
[11/06 17:18:33    126s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/06 17:18:33    126s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/06 17:18:33    126s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/06 17:18:33    126s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.004, REAL:0.004, MEM:2877.1M, EPOCH TIME: 1762467513.413171
[11/06 17:18:33    126s] TotalInstCnt at PhyDesignMc Destruction: 1279
[11/06 17:18:33    126s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.3822460.7
[11/06 17:18:33    126s] *** DrvOpt #3 [finish] (ccopt_design #1) : cpu/real = 0:00:01.1/0:00:01.1 (1.0), totSession cpu/real = 0:02:06.7/0:14:32.8 (0.1), mem = 2877.1M
[11/06 17:18:33    126s] 
[11/06 17:18:33    126s] =============================================================================================
[11/06 17:18:33    126s]  Step TAT Report : DrvOpt #3 / ccopt_design #1                                  21.17-s075_1
[11/06 17:18:33    126s] =============================================================================================
[11/06 17:18:33    126s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[11/06 17:18:33    126s] ---------------------------------------------------------------------------------------------
[11/06 17:18:33    126s] [ SlackTraversorInit     ]      1   0:00:00.0  (   0.5 % )     0:00:00.0 /  0:00:00.0    0.0
[11/06 17:18:33    126s] [ LibAnalyzerInit        ]      1   0:00:00.6  (  54.7 % )     0:00:00.6 /  0:00:00.6    1.0
[11/06 17:18:33    126s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/06 17:18:33    126s] [ PlacerInterfaceInit    ]      1   0:00:00.0  (   3.2 % )     0:00:00.0 /  0:00:00.0    1.4
[11/06 17:18:33    126s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.0
[11/06 17:18:33    126s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   0.9 % )     0:00:00.6 /  0:00:00.6    1.0
[11/06 17:18:33    126s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/06 17:18:33    126s] [ OptimizationStep       ]      1   0:00:00.0  (   0.0 % )     0:00:00.4 /  0:00:00.4    1.0
[11/06 17:18:33    126s] [ OptSingleIteration     ]      1   0:00:00.0  (   0.1 % )     0:00:00.3 /  0:00:00.3    1.0
[11/06 17:18:33    126s] [ OptGetWeight           ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/06 17:18:33    126s] [ OptEval                ]      1   0:00:00.3  (  29.5 % )     0:00:00.3 /  0:00:00.3    1.0
[11/06 17:18:33    126s] [ OptCommit              ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/06 17:18:33    126s] [ DrvFindVioNets         ]      2   0:00:00.0  (   0.8 % )     0:00:00.0 /  0:00:00.0    0.0
[11/06 17:18:33    126s] [ DrvComputeSummary      ]      2   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    0.0
[11/06 17:18:33    126s] [ MISC                   ]          0:00:00.1  (   9.9 % )     0:00:00.1 /  0:00:00.1    1.1
[11/06 17:18:33    126s] ---------------------------------------------------------------------------------------------
[11/06 17:18:33    126s]  DrvOpt #3 TOTAL                    0:00:01.1  ( 100.0 % )     0:00:01.1 /  0:00:01.1    1.0
[11/06 17:18:33    126s] ---------------------------------------------------------------------------------------------
[11/06 17:18:33    126s] 
[11/06 17:18:33    126s] End: GigaOpt DRV Optimization
[11/06 17:18:33    126s] GigaOpt DRV: restore maxLocalDensity to 0.98
[11/06 17:18:33    126s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2877.1M, EPOCH TIME: 1762467513.417244
[11/06 17:18:33    126s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/06 17:18:33    126s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/06 17:18:33    126s] 
[11/06 17:18:33    126s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[11/06 17:18:33    126s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.026, REAL:0.026, MEM:2877.1M, EPOCH TIME: 1762467513.442913
[11/06 17:18:33    126s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:3).
[11/06 17:18:33    126s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/06 17:18:33    126s] 
------------------------------------------------------------------
     Summary (cpu=0.02min real=0.02min mem=2877.1M)
------------------------------------------------------------------

Setup views included:
 worst_case 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.158  |  0.158  |  3.019  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   240   |   160   |   80    |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |     40 (40)      |   -3.701   |     40 (40)      |
|   max_tran     |     40 (40)      |   -5.362   |     40 (40)      |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[11/06 17:18:33    126s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2925.2M, EPOCH TIME: 1762467513.484695
[11/06 17:18:33    126s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/06 17:18:33    126s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/06 17:18:33    126s] 
[11/06 17:18:33    126s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[11/06 17:18:33    126s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.024, REAL:0.024, MEM:2925.2M, EPOCH TIME: 1762467513.508280
[11/06 17:18:33    126s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:3).
[11/06 17:18:33    126s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/06 17:18:33    126s] Density: 73.614%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------------

[11/06 17:18:33    126s] **optDesign ... cpu = 0:00:11, real = 0:00:11, mem = 2295.1M, totSessionCpu=0:02:07 **
[11/06 17:18:33    126s] 
[11/06 17:18:33    126s] Active setup views:
[11/06 17:18:33    126s]  worst_case
[11/06 17:18:33    126s]   Dominating endpoints: 0
[11/06 17:18:33    126s]   Dominating TNS: -0.000
[11/06 17:18:33    126s] 
[11/06 17:18:33    126s] Deleting Lib Analyzer.
[11/06 17:18:33    126s] **INFO: Flow update: Design timing is met.
[11/06 17:18:33    126s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[11/06 17:18:33    126s] **INFO: Flow update: Design timing is met.
[11/06 17:18:33    126s] GigaOpt Checkpoint: Internal reclaim -noViewPrune -rebufferOnly -costCleanup -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC -force -numThreads 1 -postCTS
[11/06 17:18:33    126s] Info: 4 nets with fixed/cover wires excluded.
[11/06 17:18:33    126s] Info: 4 clock nets excluded from IPO operation.
[11/06 17:18:33    126s] ### Creating LA Mngr. totSessionCpu=0:02:07 mem=2871.4M
[11/06 17:18:33    126s] ### Creating LA Mngr, finished. totSessionCpu=0:02:07 mem=2871.4M
[11/06 17:18:33    126s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[11/06 17:18:33    126s] ### Creating PhyDesignMc. totSessionCpu=0:02:07 mem=2928.6M
[11/06 17:18:33    126s] OPERPROF: Starting DPlace-Init at level 1, MEM:2928.6M, EPOCH TIME: 1762467513.579756
[11/06 17:18:33    126s] Processing tracks to init pin-track alignment.
[11/06 17:18:33    126s] z: 2, totalTracks: 1
[11/06 17:18:33    126s] z: 4, totalTracks: 1
[11/06 17:18:33    126s] z: 6, totalTracks: 1
[11/06 17:18:33    126s] z: 8, totalTracks: 1
[11/06 17:18:33    126s] #spOpts: mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[11/06 17:18:33    126s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2928.6M, EPOCH TIME: 1762467513.583477
[11/06 17:18:33    126s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/06 17:18:33    126s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/06 17:18:33    126s] 
[11/06 17:18:33    126s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[11/06 17:18:33    126s] 
[11/06 17:18:33    126s]  Skipping Bad Lib Cell Checking (CMU) !
[11/06 17:18:33    126s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.024, REAL:0.024, MEM:2928.6M, EPOCH TIME: 1762467513.607663
[11/06 17:18:33    126s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2928.6M, EPOCH TIME: 1762467513.607772
[11/06 17:18:33    126s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2928.6M, EPOCH TIME: 1762467513.608111
[11/06 17:18:33    126s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2928.6MB).
[11/06 17:18:33    126s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.029, REAL:0.029, MEM:2928.6M, EPOCH TIME: 1762467513.608633
[11/06 17:18:33    126s] TotalInstCnt at PhyDesignMc Initialization: 1279
[11/06 17:18:33    126s] ### Creating PhyDesignMc, finished. totSessionCpu=0:02:07 mem=2928.6M
[11/06 17:18:33    126s] Begin: Area Reclaim Optimization
[11/06 17:18:33    126s] *** AreaOpt #2 [begin] (ccopt_design #1) : totSession cpu/real = 0:02:06.9/0:14:33.0 (0.1), mem = 2928.6M
[11/06 17:18:33    126s] 
[11/06 17:18:33    126s] Creating Lib Analyzer ...
[11/06 17:18:33    127s] Total number of usable buffers from Lib Analyzer: 10 ( CLKBUFX2 BUFX2 BUFX3 CLKBUFX4 BUFX4 CLKBUFX6 CLKBUFX8 CLKBUFX12 BUFX12 CLKBUFX20)
[11/06 17:18:33    127s] Total number of usable inverters from Lib Analyzer: 12 ( INVXL INVX1 INVX2 CLKINVX1 INVX3 CLKINVX2 INVX4 CLKINVX4 INVX6 CLKINVX6 CLKINVX8 CLKINVX20)
[11/06 17:18:33    127s] Total number of usable delay cells from Lib Analyzer: 8 ( DLY1X1 DLY1X4 DLY2X1 DLY2X4 DLY3X1 DLY3X4 DLY4X1 DLY4X4)
[11/06 17:18:33    127s] 
[11/06 17:18:33    127s] {RT rc_best 0 11 11 {8 0} {10 0} 2}
[11/06 17:18:34    127s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:02:08 mem=2934.6M
[11/06 17:18:34    127s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:02:08 mem=2934.6M
[11/06 17:18:34    127s] Creating Lib Analyzer, finished. 
[11/06 17:18:34    127s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.3822460.8
[11/06 17:18:34    127s] ### Creating RouteCongInterface, started
[11/06 17:18:34    127s] 
[11/06 17:18:34    127s] #optDebug:  {2, 1.000, 0.8500} {3, 0.885, 0.8500} {4, 0.770, 0.8500} {5, 0.656, 0.8500} {6, 0.541, 0.8500} {7, 0.426, 0.8500} {8, 0.311, 0.8500} {9, 0.082, 0.8500} {10, 0.082, 0.8500} {11, 0.041, 0.8500} 
[11/06 17:18:34    127s] 
[11/06 17:18:34    127s] #optDebug: {0, 1.000}
[11/06 17:18:34    127s] ### Creating RouteCongInterface, finished
[11/06 17:18:34    127s] {MG  {8 0 1 0.025}  {10 0 5.8 0.14} }
[11/06 17:18:34    127s] ### Creating LA Mngr. totSessionCpu=0:02:08 mem=2934.6M
[11/06 17:18:34    127s] ### Creating LA Mngr, finished. totSessionCpu=0:02:08 mem=2934.6M
[11/06 17:18:34    127s] Usable buffer cells for single buffer setup transform:
[11/06 17:18:34    127s] CLKBUFX2 BUFX2 BUFX3 CLKBUFX4 BUFX4 CLKBUFX6 CLKBUFX8 CLKBUFX12 BUFX12 CLKBUFX20 
[11/06 17:18:34    127s] Number of usable buffer cells above: 10
[11/06 17:18:34    127s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:2934.6M, EPOCH TIME: 1762467514.380351
[11/06 17:18:34    127s] Found 0 hard placement blockage before merging.
[11/06 17:18:34    127s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:2934.6M, EPOCH TIME: 1762467514.380446
[11/06 17:18:34    127s] Reclaim Optimization WNS Slack 0.000  TNS Slack 0.000 Density 73.61
[11/06 17:18:34    127s] +---------+---------+--------+--------+------------+--------+
[11/06 17:18:34    127s] | Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[11/06 17:18:34    127s] +---------+---------+--------+--------+------------+--------+
[11/06 17:18:34    127s] |   73.61%|        -|   0.000|   0.000|   0:00:00.0| 2934.6M|
[11/06 17:18:34    127s] #optDebug: <stH: 1.7100 MiSeL: 25.4370>
[11/06 17:18:36    130s] |   72.73%|       30|   0.000|   0.000|   0:00:02.0| 2989.4M|
[11/06 17:18:36    130s] #optDebug: <stH: 1.7100 MiSeL: 25.4370>
[11/06 17:18:36    130s] +---------+---------+--------+--------+------------+--------+
[11/06 17:18:36    130s] Reclaim Optimization End WNS Slack 0.000  TNS Slack 0.000 Density 72.73
[11/06 17:18:36    130s] 
[11/06 17:18:36    130s] ** Summary: Restruct = 0 Buffer Deletion = 0 Declone = 0 Resize = 0 **
[11/06 17:18:36    130s] --------------------------------------------------------------
[11/06 17:18:36    130s] |                                   | Total     | Sequential |
[11/06 17:18:36    130s] --------------------------------------------------------------
[11/06 17:18:36    130s] | Num insts resized                 |       0  |       0    |
[11/06 17:18:36    130s] | Num insts undone                  |       0  |       0    |
[11/06 17:18:36    130s] | Num insts Downsized               |       0  |       0    |
[11/06 17:18:36    130s] | Num insts Samesized               |       0  |       0    |
[11/06 17:18:36    130s] | Num insts Upsized                 |       0  |       0    |
[11/06 17:18:36    130s] | Num multiple commits+uncommits    |       0  |       -    |
[11/06 17:18:36    130s] --------------------------------------------------------------
[11/06 17:18:36    130s] Bottom Preferred Layer:
[11/06 17:18:36    130s] +---------------+------------+----------+
[11/06 17:18:36    130s] |     Layer     |    CLK     |   Rule   |
[11/06 17:18:36    130s] +---------------+------------+----------+
[11/06 17:18:36    130s] | Metal3 (z=3)  |          4 | default  |
[11/06 17:18:36    130s] +---------------+------------+----------+
[11/06 17:18:36    130s] Via Pillar Rule:
[11/06 17:18:36    130s]     None
[11/06 17:18:36    130s] 
[11/06 17:18:36    130s] Number of times islegalLocAvaiable called = 0 skipped = 0, called in commitmove = 0, skipped in commitmove = 0
[11/06 17:18:36    130s] End: Core Area Reclaim Optimization (cpu = 0:00:03.3) (real = 0:00:03.0) **
[11/06 17:18:36    130s] Deleting 0 temporary hard placement blockage(s).
[11/06 17:18:36    130s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.3822460.8
[11/06 17:18:36    130s] *** AreaOpt #2 [finish] (ccopt_design #1) : cpu/real = 0:00:03.3/0:00:03.4 (1.0), totSession cpu/real = 0:02:10.3/0:14:36.4 (0.1), mem = 2989.4M
[11/06 17:18:36    130s] 
[11/06 17:18:36    130s] =============================================================================================
[11/06 17:18:36    130s]  Step TAT Report : AreaOpt #2 / ccopt_design #1                                 21.17-s075_1
[11/06 17:18:36    130s] =============================================================================================
[11/06 17:18:36    130s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[11/06 17:18:36    130s] ---------------------------------------------------------------------------------------------
[11/06 17:18:36    130s] [ SlackTraversorInit     ]      1   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.0
[11/06 17:18:36    130s] [ LibAnalyzerInit        ]      1   0:00:00.7  (  19.5 % )     0:00:00.7 /  0:00:00.6    1.0
[11/06 17:18:36    130s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/06 17:18:36    130s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[11/06 17:18:36    130s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[11/06 17:18:36    130s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/06 17:18:36    130s] [ OptimizationStep       ]      1   0:00:00.0  (   0.2 % )     0:00:02.6 /  0:00:02.6    1.0
[11/06 17:18:36    130s] [ OptSingleIteration     ]      1   0:00:00.0  (   0.2 % )     0:00:02.6 /  0:00:02.6    1.0
[11/06 17:18:36    130s] [ OptGetWeight           ]     37   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/06 17:18:36    130s] [ OptEval                ]     37   0:00:02.1  (  62.0 % )     0:00:02.1 /  0:00:02.1    1.0
[11/06 17:18:36    130s] [ OptCommit              ]     37   0:00:00.0  (   0.6 % )     0:00:00.0 /  0:00:00.0    1.6
[11/06 17:18:36    130s] [ PostCommitDelayUpdate  ]     37   0:00:00.0  (   0.6 % )     0:00:00.4 /  0:00:00.4    1.0
[11/06 17:18:36    130s] [ IncrDelayCalc          ]     70   0:00:00.4  (  11.3 % )     0:00:00.4 /  0:00:00.4    1.0
[11/06 17:18:36    130s] [ IncrTimingUpdate       ]     12   0:00:00.1  (   2.1 % )     0:00:00.1 /  0:00:00.1    0.8
[11/06 17:18:36    130s] [ MISC                   ]          0:00:00.1  (   3.1 % )     0:00:00.1 /  0:00:00.1    1.0
[11/06 17:18:36    130s] ---------------------------------------------------------------------------------------------
[11/06 17:18:36    130s]  AreaOpt #2 TOTAL                   0:00:03.4  ( 100.0 % )     0:00:03.4 /  0:00:03.3    1.0
[11/06 17:18:36    130s] ---------------------------------------------------------------------------------------------
[11/06 17:18:36    130s] 
[11/06 17:18:36    130s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2970.3M, EPOCH TIME: 1762467516.985347
[11/06 17:18:36    130s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:1252).
[11/06 17:18:36    130s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/06 17:18:36    130s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/06 17:18:36    130s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/06 17:18:36    130s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.005, REAL:0.005, MEM:2885.3M, EPOCH TIME: 1762467516.989873
[11/06 17:18:36    130s] TotalInstCnt at PhyDesignMc Destruction: 1252
[11/06 17:18:36    130s] End: Area Reclaim Optimization (cpu=0:00:03, real=0:00:03, mem=2885.30M, totSessionCpu=0:02:10).
[11/06 17:18:36    130s] GigaOpt Checkpoint: Internal reclaim -numThreads 1 -customPhyUpdate -noGCompAndPhase -force -svrReclaim -rtrShortNets -allowDegradingShortNetRemoval -postCTS -tgtSlackMult 2 -wtns -noRouteTypeResizePolish -noViewPrune -nativePathGroupFlow
[11/06 17:18:36    130s] Info: 4 nets with fixed/cover wires excluded.
[11/06 17:18:36    130s] Info: 4 clock nets excluded from IPO operation.
[11/06 17:18:36    130s] ### Creating LA Mngr. totSessionCpu=0:02:10 mem=2885.3M
[11/06 17:18:36    130s] ### Creating LA Mngr, finished. totSessionCpu=0:02:10 mem=2885.3M
[11/06 17:18:37    130s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[11/06 17:18:37    130s] ### Creating PhyDesignMc. totSessionCpu=0:02:10 mem=2942.5M
[11/06 17:18:37    130s] OPERPROF: Starting DPlace-Init at level 1, MEM:2942.5M, EPOCH TIME: 1762467517.001474
[11/06 17:18:37    130s] Processing tracks to init pin-track alignment.
[11/06 17:18:37    130s] z: 2, totalTracks: 1
[11/06 17:18:37    130s] z: 4, totalTracks: 1
[11/06 17:18:37    130s] z: 6, totalTracks: 1
[11/06 17:18:37    130s] z: 8, totalTracks: 1
[11/06 17:18:37    130s] #spOpts: mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[11/06 17:18:37    130s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2942.5M, EPOCH TIME: 1762467517.005168
[11/06 17:18:37    130s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/06 17:18:37    130s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/06 17:18:37    130s] 
[11/06 17:18:37    130s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[11/06 17:18:37    130s] 
[11/06 17:18:37    130s]  Skipping Bad Lib Cell Checking (CMU) !
[11/06 17:18:37    130s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.026, REAL:0.026, MEM:2942.5M, EPOCH TIME: 1762467517.030866
[11/06 17:18:37    130s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2942.5M, EPOCH TIME: 1762467517.030941
[11/06 17:18:37    130s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2942.5M, EPOCH TIME: 1762467517.031234
[11/06 17:18:37    130s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2942.5MB).
[11/06 17:18:37    130s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.030, REAL:0.030, MEM:2942.5M, EPOCH TIME: 1762467517.031539
[11/06 17:18:37    130s] TotalInstCnt at PhyDesignMc Initialization: 1252
[11/06 17:18:37    130s] ### Creating PhyDesignMc, finished. totSessionCpu=0:02:10 mem=2942.5M
[11/06 17:18:37    130s] Begin: Area Reclaim Optimization
[11/06 17:18:37    130s] *** AreaOpt #3 [begin] (ccopt_design #1) : totSession cpu/real = 0:02:10.4/0:14:36.4 (0.1), mem = 2942.5M
[11/06 17:18:37    130s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.3822460.9
[11/06 17:18:37    130s] ### Creating RouteCongInterface, started
[11/06 17:18:37    130s] 
[11/06 17:18:37    130s] #optDebug:  {2, 1.000, 0.8500} {3, 0.885, 0.8500} {4, 0.770, 0.8500} {5, 0.656, 0.8500} {6, 0.541, 0.8500} {7, 0.426, 0.8500} {8, 0.311, 0.7654} {9, 0.082, 0.4854} {10, 0.082, 0.4854} {11, 0.041, 0.4418} 
[11/06 17:18:37    130s] 
[11/06 17:18:37    130s] #optDebug: {0, 1.000}
[11/06 17:18:37    130s] ### Creating RouteCongInterface, finished
[11/06 17:18:37    130s] {MG  {8 0 1 0.025}  {10 0 5.8 0.14} }
[11/06 17:18:37    130s] ### Creating LA Mngr. totSessionCpu=0:02:10 mem=2942.5M
[11/06 17:18:37    130s] ### Creating LA Mngr, finished. totSessionCpu=0:02:10 mem=2942.5M
[11/06 17:18:37    130s] Usable buffer cells for single buffer setup transform:
[11/06 17:18:37    130s] CLKBUFX2 BUFX2 BUFX3 CLKBUFX4 BUFX4 CLKBUFX6 CLKBUFX8 CLKBUFX12 BUFX12 CLKBUFX20 
[11/06 17:18:37    130s] Number of usable buffer cells above: 10
[11/06 17:18:37    130s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:2942.5M, EPOCH TIME: 1762467517.133446
[11/06 17:18:37    130s] Found 0 hard placement blockage before merging.
[11/06 17:18:37    130s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:2942.5M, EPOCH TIME: 1762467517.133546
[11/06 17:18:37    130s] Reclaim Optimization WNS Slack 0.061  TNS Slack 0.000 Density 72.73
[11/06 17:18:37    130s] +---------+---------+--------+--------+------------+--------+
[11/06 17:18:37    130s] | Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[11/06 17:18:37    130s] +---------+---------+--------+--------+------------+--------+
[11/06 17:18:37    130s] |   72.73%|        -|   0.061|   0.000|   0:00:00.0| 2942.5M|
[11/06 17:18:37    130s] |   72.73%|        0|   0.061|   0.000|   0:00:00.0| 2942.5M|
[11/06 17:18:37    130s] #optDebug: <stH: 1.7100 MiSeL: 25.4370>
[11/06 17:18:37    130s] |   72.73%|        0|   0.061|   0.000|   0:00:00.0| 2942.5M|
[11/06 17:18:37    130s] |   72.68%|        2|   0.061|   0.000|   0:00:00.0| 2966.1M|
[11/06 17:18:37    130s] |   72.66%|        2|   0.061|   0.000|   0:00:00.0| 2966.1M|
[11/06 17:18:37    130s] |   72.66%|        0|   0.061|   0.000|   0:00:00.0| 2966.1M|
[11/06 17:18:37    130s] #optDebug: <stH: 1.7100 MiSeL: 25.4370>
[11/06 17:18:37    130s] #optDebug: RTR_SNLTF <10.0000 1.7100> <17.1000> 
[11/06 17:18:37    130s] |   72.66%|        0|   0.061|   0.000|   0:00:00.0| 2966.1M|
[11/06 17:18:37    130s] +---------+---------+--------+--------+------------+--------+
[11/06 17:18:37    130s] Reclaim Optimization End WNS Slack 0.061  TNS Slack 0.000 Density 72.66
[11/06 17:18:37    130s] 
[11/06 17:18:37    130s] ** Summary: Restruct = 0 Buffer Deletion = 1 Declone = 1 Resize = 2 **
[11/06 17:18:37    130s] --------------------------------------------------------------
[11/06 17:18:37    130s] |                                   | Total     | Sequential |
[11/06 17:18:37    130s] --------------------------------------------------------------
[11/06 17:18:37    130s] | Num insts resized                 |       2  |       0    |
[11/06 17:18:37    130s] | Num insts undone                  |       0  |       0    |
[11/06 17:18:37    130s] | Num insts Downsized               |       2  |       0    |
[11/06 17:18:37    130s] | Num insts Samesized               |       0  |       0    |
[11/06 17:18:37    130s] | Num insts Upsized                 |       0  |       0    |
[11/06 17:18:37    130s] | Num multiple commits+uncommits    |       0  |       -    |
[11/06 17:18:37    130s] --------------------------------------------------------------
[11/06 17:18:37    130s] Bottom Preferred Layer:
[11/06 17:18:37    130s] +---------------+------------+----------+
[11/06 17:18:37    130s] |     Layer     |    CLK     |   Rule   |
[11/06 17:18:37    130s] +---------------+------------+----------+
[11/06 17:18:37    130s] | Metal3 (z=3)  |          4 | default  |
[11/06 17:18:37    130s] +---------------+------------+----------+
[11/06 17:18:37    130s] Via Pillar Rule:
[11/06 17:18:37    130s]     None
[11/06 17:18:37    130s] 
[11/06 17:18:37    130s] Number of times islegalLocAvaiable called = 4 skipped = 0, called in commitmove = 2, skipped in commitmove = 0
[11/06 17:18:37    130s] End: Core Area Reclaim Optimization (cpu = 0:00:00.4) (real = 0:00:00.0) **
[11/06 17:18:37    130s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2966.1M, EPOCH TIME: 1762467517.436681
[11/06 17:18:37    130s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:1250).
[11/06 17:18:37    130s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/06 17:18:37    130s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/06 17:18:37    130s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/06 17:18:37    130s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.004, REAL:0.004, MEM:2966.1M, EPOCH TIME: 1762467517.440775
[11/06 17:18:37    130s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:2966.1M, EPOCH TIME: 1762467517.441492
[11/06 17:18:37    130s] OPERPROF:   Starting DPlace-Init at level 2, MEM:2966.1M, EPOCH TIME: 1762467517.441562
[11/06 17:18:37    130s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:2966.1M, EPOCH TIME: 1762467517.444314
[11/06 17:18:37    130s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/06 17:18:37    130s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/06 17:18:37    130s] 
[11/06 17:18:37    130s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[11/06 17:18:37    130s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.026, REAL:0.026, MEM:2966.1M, EPOCH TIME: 1762467517.470597
[11/06 17:18:37    130s] OPERPROF:     Starting PlacementInitSBTree at level 3, MEM:2966.1M, EPOCH TIME: 1762467517.470693
[11/06 17:18:37    130s] OPERPROF:     Finished PlacementInitSBTree at level 3, CPU:0.000, REAL:0.000, MEM:2966.1M, EPOCH TIME: 1762467517.470990
[11/06 17:18:37    130s] OPERPROF:     Starting PlacementFarEyeInit at level 3, MEM:2966.1M, EPOCH TIME: 1762467517.471240
[11/06 17:18:37    130s] OPERPROF:     Finished PlacementFarEyeInit at level 3, CPU:0.000, REAL:0.000, MEM:2966.1M, EPOCH TIME: 1762467517.471343
[11/06 17:18:37    130s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.030, REAL:0.030, MEM:2966.1M, EPOCH TIME: 1762467517.471418
[11/06 17:18:37    130s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.030, REAL:0.030, MEM:2966.1M, EPOCH TIME: 1762467517.471447
[11/06 17:18:37    130s] TDRefine: refinePlace mode is spiral
[11/06 17:18:37    130s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.3822460.7
[11/06 17:18:37    130s] OPERPROF: Starting RefinePlace at level 1, MEM:2966.1M, EPOCH TIME: 1762467517.471524
[11/06 17:18:37    130s] *** Starting refinePlace (0:02:11 mem=2966.1M) ***
[11/06 17:18:37    130s] Total net bbox length = 1.350e+04 (6.884e+03 6.621e+03) (ext = 1.049e+03)
[11/06 17:18:37    130s] 
[11/06 17:18:37    130s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[11/06 17:18:37    130s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[11/06 17:18:37    130s] **WARN: (IMPSP-5140):	Global net connect rules have not been created. Added  insts would have no supply connectivity, and would fail DRC.
[11/06 17:18:37    130s] Type 'man IMPSP-5140' for more detail.
[11/06 17:18:37    130s] **WARN: (IMPSP-315):	Found 1250 instances insts with no PG Term connections.
[11/06 17:18:37    130s] Type 'man IMPSP-315' for more detail.
[11/06 17:18:37    130s] (I)      Default pattern map key = mult_unsigned_default.
[11/06 17:18:37    130s] (I)      Default pattern map key = mult_unsigned_default.
[11/06 17:18:37    130s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:2966.1M, EPOCH TIME: 1762467517.475387
[11/06 17:18:37    130s] Starting refinePlace ...
[11/06 17:18:37    130s] (I)      Default pattern map key = mult_unsigned_default.
[11/06 17:18:37    130s] One DDP V2 for no tweak run.
[11/06 17:18:37    130s] 
[11/06 17:18:37    130s] Running Spiral with 1 thread in Normal Mode  fetchWidth=8 
[11/06 17:18:37    130s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): Rebuild thread pool 0x7f89c3eccc98.
[11/06 17:18:37    130s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): 0 out of 1 thread pools are available.
[11/06 17:18:37    130s] Move report: legalization moves 64 insts, mean move: 1.12 um, max move: 3.42 um spiral
[11/06 17:18:37    130s] 	Max move on inst (mul_26_12_g10512): (36.20, 32.49) --> (36.20, 29.07)
[11/06 17:18:37    130s] [CPU] RefinePlace/Spiral (cpu=0:00:00.0, real=0:00:00.0)
[11/06 17:18:37    130s] [CPU] RefinePlace/Commit (cpu=0:00:00.0, real=0:00:00.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:00.0, real=0:00:00.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[11/06 17:18:37    130s] [CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=2955.2MB) @(0:02:11 - 0:02:11).
[11/06 17:18:37    130s] Move report: Detail placement moves 64 insts, mean move: 1.12 um, max move: 3.42 um 
[11/06 17:18:37    130s] 	Max move on inst (mul_26_12_g10512): (36.20, 32.49) --> (36.20, 29.07)
[11/06 17:18:37    130s] 	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 2955.2MB
[11/06 17:18:37    130s] Statistics of distance of Instance movement in refine placement:
[11/06 17:18:37    130s]   maximum (X+Y) =         3.42 um
[11/06 17:18:37    130s]   inst (mul_26_12_g10512) with max move: (36.2, 32.49) -> (36.2, 29.07)
[11/06 17:18:37    130s]   mean    (X+Y) =         1.12 um
[11/06 17:18:37    130s] Summary Report:
[11/06 17:18:37    130s] Instances move: 64 (out of 1247 movable)
[11/06 17:18:37    130s] Instances flipped: 0
[11/06 17:18:37    130s] Mean displacement: 1.12 um
[11/06 17:18:37    130s] Max displacement: 3.42 um (Instance: mul_26_12_g10512) (36.2, 32.49) -> (36.2, 29.07)
[11/06 17:18:37    130s] 	Length: 2 sites, height: 1 rows, site name: CoreSite, cell type: INVX1
[11/06 17:18:37    130s] Total instances moved : 64
[11/06 17:18:37    130s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:0.039, REAL:0.038, MEM:2955.2M, EPOCH TIME: 1762467517.513420
[11/06 17:18:37    130s] Total net bbox length = 1.353e+04 (6.898e+03 6.631e+03) (ext = 1.049e+03)
[11/06 17:18:37    130s] Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 2955.2MB
[11/06 17:18:37    130s] [CPU] RefinePlace/total (cpu=0:00:00.0, real=0:00:00.0, mem=2955.2MB) @(0:02:11 - 0:02:11).
[11/06 17:18:37    130s] *** Finished refinePlace (0:02:11 mem=2955.2M) ***
[11/06 17:18:37    130s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.3822460.7
[11/06 17:18:37    130s] OPERPROF: Finished RefinePlace at level 1, CPU:0.044, REAL:0.043, MEM:2955.2M, EPOCH TIME: 1762467517.514097
[11/06 17:18:37    130s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2955.2M, EPOCH TIME: 1762467517.520366
[11/06 17:18:37    130s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:1250).
[11/06 17:18:37    130s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/06 17:18:37    130s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/06 17:18:37    130s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/06 17:18:37    130s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.004, REAL:0.004, MEM:2950.2M, EPOCH TIME: 1762467517.524194
[11/06 17:18:37    130s] *** maximum move = 3.42 um ***
[11/06 17:18:37    130s] *** Finished re-routing un-routed nets (2950.2M) ***
[11/06 17:18:37    130s] OPERPROF: Starting DPlace-Init at level 1, MEM:2950.2M, EPOCH TIME: 1762467517.529207
[11/06 17:18:37    130s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2950.2M, EPOCH TIME: 1762467517.533051
[11/06 17:18:37    130s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/06 17:18:37    130s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/06 17:18:37    130s] 
[11/06 17:18:37    130s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[11/06 17:18:37    130s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.025, REAL:0.025, MEM:2950.2M, EPOCH TIME: 1762467517.558053
[11/06 17:18:37    130s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2950.2M, EPOCH TIME: 1762467517.558136
[11/06 17:18:37    130s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.001, REAL:0.001, MEM:2966.2M, EPOCH TIME: 1762467517.558653
[11/06 17:18:37    130s] OPERPROF:   Starting PlacementFarEyeInit at level 2, MEM:2966.2M, EPOCH TIME: 1762467517.558882
[11/06 17:18:37    130s] OPERPROF:   Finished PlacementFarEyeInit at level 2, CPU:0.000, REAL:0.000, MEM:2966.2M, EPOCH TIME: 1762467517.558980
[11/06 17:18:37    130s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.030, REAL:0.030, MEM:2966.2M, EPOCH TIME: 1762467517.559059
[11/06 17:18:37    130s] 
[11/06 17:18:37    130s] *** Finish Physical Update (cpu=0:00:00.1 real=0:00:00.0 mem=2966.2M) ***
[11/06 17:18:37    130s] Deleting 0 temporary hard placement blockage(s).
[11/06 17:18:37    130s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.3822460.9
[11/06 17:18:37    130s] *** AreaOpt #3 [finish] (ccopt_design #1) : cpu/real = 0:00:00.5/0:00:00.5 (1.0), totSession cpu/real = 0:02:10.9/0:14:37.0 (0.1), mem = 2966.2M
[11/06 17:18:37    130s] 
[11/06 17:18:37    130s] =============================================================================================
[11/06 17:18:37    130s]  Step TAT Report : AreaOpt #3 / ccopt_design #1                                 21.17-s075_1
[11/06 17:18:37    130s] =============================================================================================
[11/06 17:18:37    130s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[11/06 17:18:37    130s] ---------------------------------------------------------------------------------------------
[11/06 17:18:37    130s] [ SlackTraversorInit     ]      1   0:00:00.0  (   1.1 % )     0:00:00.0 /  0:00:00.0    0.0
[11/06 17:18:37    130s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/06 17:18:37    130s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   0.5 % )     0:00:00.0 /  0:00:00.0    0.0
[11/06 17:18:37    130s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   0.8 % )     0:00:00.0 /  0:00:00.0    0.0
[11/06 17:18:37    130s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/06 17:18:37    130s] [ OptimizationStep       ]      1   0:00:00.0  (   3.9 % )     0:00:00.3 /  0:00:00.3    1.0
[11/06 17:18:37    130s] [ OptSingleIteration     ]      6   0:00:00.0  (   3.8 % )     0:00:00.3 /  0:00:00.3    0.9
[11/06 17:18:37    130s] [ OptGetWeight           ]    156   0:00:00.0  (   0.6 % )     0:00:00.0 /  0:00:00.0    0.0
[11/06 17:18:37    130s] [ OptEval                ]    156   0:00:00.2  (  32.4 % )     0:00:00.2 /  0:00:00.2    0.9
[11/06 17:18:37    130s] [ OptCommit              ]    156   0:00:00.0  (   0.9 % )     0:00:00.0 /  0:00:00.0    0.0
[11/06 17:18:37    130s] [ PostCommitDelayUpdate  ]    156   0:00:00.0  (   1.0 % )     0:00:00.1 /  0:00:00.1    0.9
[11/06 17:18:37    130s] [ IncrDelayCalc          ]     16   0:00:00.1  (  11.5 % )     0:00:00.1 /  0:00:00.1    1.0
[11/06 17:18:37    130s] [ RefinePlace            ]      1   0:00:00.1  (  24.0 % )     0:00:00.1 /  0:00:00.1    1.0
[11/06 17:18:37    130s] [ TimingUpdate           ]      1   0:00:00.0  (   0.7 % )     0:00:00.0 /  0:00:00.0    0.0
[11/06 17:18:37    130s] [ IncrTimingUpdate       ]      4   0:00:00.0  (   1.3 % )     0:00:00.0 /  0:00:00.0    0.0
[11/06 17:18:37    130s] [ MISC                   ]          0:00:00.1  (  17.4 % )     0:00:00.1 /  0:00:00.1    1.0
[11/06 17:18:37    130s] ---------------------------------------------------------------------------------------------
[11/06 17:18:37    130s]  AreaOpt #3 TOTAL                   0:00:00.5  ( 100.0 % )     0:00:00.5 /  0:00:00.5    1.0
[11/06 17:18:37    130s] ---------------------------------------------------------------------------------------------
[11/06 17:18:37    130s] 
[11/06 17:18:37    130s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2947.1M, EPOCH TIME: 1762467517.567406
[11/06 17:18:37    130s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:3).
[11/06 17:18:37    130s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/06 17:18:37    130s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/06 17:18:37    130s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/06 17:18:37    130s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.004, REAL:0.004, MEM:2885.1M, EPOCH TIME: 1762467517.571554
[11/06 17:18:37    130s] TotalInstCnt at PhyDesignMc Destruction: 1250
[11/06 17:18:37    130s] End: Area Reclaim Optimization (cpu=0:00:01, real=0:00:00, mem=2885.11M, totSessionCpu=0:02:11).
[11/06 17:18:37    130s] postCtsLateCongRepair #1 0
[11/06 17:18:37    130s] postCtsLateCongRepair #1 0
[11/06 17:18:37    130s] postCtsLateCongRepair #1 0
[11/06 17:18:37    130s] postCtsLateCongRepair #1 0
[11/06 17:18:37    130s] Starting local wire reclaim
[11/06 17:18:37    130s] OPERPROF: Starting RefinePlace2 at level 1, MEM:2885.1M, EPOCH TIME: 1762467517.610203
[11/06 17:18:37    130s] OPERPROF:   Starting RefinePlaceInit at level 2, MEM:2885.1M, EPOCH TIME: 1762467517.610332
[11/06 17:18:37    130s] OPERPROF:     Starting DPlace-Init at level 3, MEM:2885.1M, EPOCH TIME: 1762467517.610389
[11/06 17:18:37    130s] Processing tracks to init pin-track alignment.
[11/06 17:18:37    130s] z: 2, totalTracks: 1
[11/06 17:18:37    130s] z: 4, totalTracks: 1
[11/06 17:18:37    130s] z: 6, totalTracks: 1
[11/06 17:18:37    130s] z: 8, totalTracks: 1
[11/06 17:18:37    130s] #spOpts: hrOri=1 hrSnap=1 rpCkHalo=4 
[11/06 17:18:37    130s] OPERPROF:       Starting spInitSiteArr at level 4, MEM:2885.1M, EPOCH TIME: 1762467517.614424
[11/06 17:18:37    130s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/06 17:18:37    130s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/06 17:18:37    130s] 
[11/06 17:18:37    130s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[11/06 17:18:37    130s] 
[11/06 17:18:37    130s]  Skipping Bad Lib Cell Checking (CMU) !
[11/06 17:18:37    130s] OPERPROF:       Finished spInitSiteArr at level 4, CPU:0.024, REAL:0.024, MEM:2885.1M, EPOCH TIME: 1762467517.638249
[11/06 17:18:37    130s] OPERPROF:       Starting PlacementInitSBTree at level 4, MEM:2885.1M, EPOCH TIME: 1762467517.638333
[11/06 17:18:37    130s] OPERPROF:       Finished PlacementInitSBTree at level 4, CPU:0.000, REAL:0.000, MEM:2885.1M, EPOCH TIME: 1762467517.638665
[11/06 17:18:37    130s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2885.1MB).
[11/06 17:18:37    130s] OPERPROF:     Finished DPlace-Init at level 3, CPU:0.028, REAL:0.029, MEM:2885.1M, EPOCH TIME: 1762467517.638974
[11/06 17:18:37    130s] OPERPROF:   Finished RefinePlaceInit at level 2, CPU:0.029, REAL:0.029, MEM:2885.1M, EPOCH TIME: 1762467517.639056
[11/06 17:18:37    130s] TDRefine: refinePlace mode is spiral
[11/06 17:18:37    130s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.3822460.8
[11/06 17:18:37    130s] OPERPROF:   Starting RefinePlace at level 2, MEM:2885.1M, EPOCH TIME: 1762467517.639167
[11/06 17:18:37    130s] *** Starting refinePlace (0:02:11 mem=2885.1M) ***
[11/06 17:18:37    130s] Total net bbox length = 1.353e+04 (6.898e+03 6.631e+03) (ext = 1.049e+03)
[11/06 17:18:37    130s] 
[11/06 17:18:37    130s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[11/06 17:18:37    130s] **WARN: (IMPSP-5140):	Global net connect rules have not been created. Added  insts would have no supply connectivity, and would fail DRC.
[11/06 17:18:37    130s] Type 'man IMPSP-5140' for more detail.
[11/06 17:18:37    130s] **WARN: (IMPSP-315):	Found 1250 instances insts with no PG Term connections.
[11/06 17:18:37    130s] Type 'man IMPSP-315' for more detail.
[11/06 17:18:37    130s] (I)      Default pattern map key = mult_unsigned_default.
[11/06 17:18:37    130s] (I)      Default pattern map key = mult_unsigned_default.
[11/06 17:18:37    130s] OPERPROF:     Starting RefinePlace2 at level 3, MEM:2885.1M, EPOCH TIME: 1762467517.644956
[11/06 17:18:37    130s] Starting refinePlace ...
[11/06 17:18:37    130s] (I)      Default pattern map key = mult_unsigned_default.
[11/06 17:18:37    130s] One DDP V2 for no tweak run.
[11/06 17:18:37    130s] OPERPROF:       Starting spsTweakCongEngine::run at level 4, MEM:2885.1M, EPOCH TIME: 1762467517.646255
[11/06 17:18:37    130s] OPERPROF:         Starting spMPad at level 5, MEM:2885.1M, EPOCH TIME: 1762467517.651360
[11/06 17:18:37    130s] OPERPROF:           Starting spContextMPad at level 6, MEM:2885.1M, EPOCH TIME: 1762467517.651471
[11/06 17:18:37    130s] OPERPROF:           Finished spContextMPad at level 6, CPU:0.000, REAL:0.000, MEM:2885.1M, EPOCH TIME: 1762467517.651508
[11/06 17:18:37    130s] MP Top (1247): mp=1.050. U=0.726.
[11/06 17:18:37    130s] OPERPROF:         Finished spMPad at level 5, CPU:0.001, REAL:0.001, MEM:2885.1M, EPOCH TIME: 1762467517.651907
[11/06 17:18:37    130s] OPERPROF:         Starting spsTweakCongDB::buildTimingInfo at level 5, MEM:2885.1M, EPOCH TIME: 1762467517.652228
[11/06 17:18:37    130s] OPERPROF:           Starting initAAETimingInfo at level 6, MEM:2885.1M, EPOCH TIME: 1762467517.652264
[11/06 17:18:37    130s] OPERPROF:             Starting InitSKP at level 7, MEM:2885.1M, EPOCH TIME: 1762467517.652563
[11/06 17:18:37    130s] no activity file in design. spp won't run.
[11/06 17:18:37    130s] no activity file in design. spp won't run.
[11/06 17:18:37    131s] *** Finished SKP initialization (cpu=0:00:00.1, real=0:00:00.0)***
[11/06 17:18:37    131s] OPERPROF:             Finished InitSKP at level 7, CPU:0.055, REAL:0.061, MEM:2885.1M, EPOCH TIME: 1762467517.713449
[11/06 17:18:37    131s] Timing cost in AAE based: 213.4399471518274822
[11/06 17:18:37    131s] OPERPROF:           Finished initAAETimingInfo at level 6, CPU:0.069, REAL:0.075, MEM:2885.1M, EPOCH TIME: 1762467517.727240
[11/06 17:18:37    131s] OPERPROF:         Finished spsTweakCongDB::buildTimingInfo at level 5, CPU:0.069, REAL:0.075, MEM:2885.1M, EPOCH TIME: 1762467517.727412
[11/06 17:18:37    131s] SKP cleared!
[11/06 17:18:37    131s] AAE Timing clean up.
[11/06 17:18:37    131s] Tweakage: fix icg 1, fix clk 0.
[11/06 17:18:37    131s] Tweakage: density cost 1, scale 0.4.
[11/06 17:18:37    131s] Tweakage: activity cost 0, scale 1.0.
[11/06 17:18:37    131s] Tweakage: timing cost on, scale 1.0.
[11/06 17:18:37    131s] OPERPROF:         Starting CoreOperation at level 5, MEM:2885.1M, EPOCH TIME: 1762467517.728358
[11/06 17:18:37    131s] OPERPROF:           Starting spsTweakCongEngine::runCongAwareTweak at level 6, MEM:2885.1M, EPOCH TIME: 1762467517.729162
[11/06 17:18:37    131s] Tweakage swap 0 pairs.
[11/06 17:18:37    131s] Tweakage swap 0 pairs.
[11/06 17:18:37    131s] Tweakage swap 0 pairs.
[11/06 17:18:37    131s] Tweakage swap 249 pairs.
[11/06 17:18:37    131s] Tweakage swap 0 pairs.
[11/06 17:18:37    131s] Tweakage swap 0 pairs.
[11/06 17:18:37    131s] Tweakage swap 0 pairs.
[11/06 17:18:37    131s] Tweakage swap 48 pairs.
[11/06 17:18:37    131s] Tweakage swap 0 pairs.
[11/06 17:18:37    131s] Tweakage swap 0 pairs.
[11/06 17:18:37    131s] Tweakage swap 0 pairs.
[11/06 17:18:38    131s] Tweakage swap 13 pairs.
[11/06 17:18:38    131s] Tweakage swap 0 pairs.
[11/06 17:18:38    131s] Tweakage swap 0 pairs.
[11/06 17:18:38    131s] Tweakage swap 0 pairs.
[11/06 17:18:38    131s] Tweakage swap 29 pairs.
[11/06 17:18:38    131s] Tweakage swap 0 pairs.
[11/06 17:18:38    131s] Tweakage swap 0 pairs.
[11/06 17:18:38    131s] Tweakage swap 0 pairs.
[11/06 17:18:38    131s] Tweakage swap 7 pairs.
[11/06 17:18:38    131s] Tweakage swap 0 pairs.
[11/06 17:18:38    131s] Tweakage swap 0 pairs.
[11/06 17:18:38    131s] Tweakage swap 0 pairs.
[11/06 17:18:38    131s] Tweakage swap 1 pairs.
[11/06 17:18:38    131s] Tweakage move 0 insts.
[11/06 17:18:38    131s] Tweakage move 0 insts.
[11/06 17:18:38    131s] Tweakage move 0 insts.
[11/06 17:18:38    131s] Tweakage move 44 insts.
[11/06 17:18:38    131s] OPERPROF:           Finished spsTweakCongEngine::runCongAwareTweak at level 6, CPU:0.488, REAL:0.490, MEM:2901.1M, EPOCH TIME: 1762467518.219568
[11/06 17:18:38    131s] OPERPROF:         Finished CoreOperation at level 5, CPU:0.489, REAL:0.491, MEM:2901.1M, EPOCH TIME: 1762467518.219788
[11/06 17:18:38    131s] OPERPROF:       Finished spsTweakCongEngine::run at level 4, CPU:0.563, REAL:0.574, MEM:2893.1M, EPOCH TIME: 1762467518.220234
[11/06 17:18:38    131s] Move report: Congestion aware Tweak moves 462 insts, mean move: 2.89 um, max move: 16.15 um 
[11/06 17:18:38    131s] 	Max move on inst (FE_OFC103_mul_26_12_n_387): (46.00, 44.46) --> (53.60, 53.01)
[11/06 17:18:38    131s] [CPU] RefinePlace/Congestion aware tweakage (cpu=0:00:00.6, real=0:00:01.0, mem=2893.1mb) @(0:02:11 - 0:02:12).
[11/06 17:18:38    131s] 
[11/06 17:18:38    131s] Running Spiral with 1 thread in Normal Mode  fetchWidth=8 
[11/06 17:18:38    131s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): Rebuild thread pool 0x7f89c3eccc98.
[11/06 17:18:38    131s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): 0 out of 1 thread pools are available.
[11/06 17:18:38    131s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um spiral
[11/06 17:18:38    131s] [CPU] RefinePlace/Spiral (cpu=0:00:00.0, real=0:00:00.0)
[11/06 17:18:38    131s] [CPU] RefinePlace/Commit (cpu=0:00:00.0, real=0:00:00.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:00.0, real=0:00:00.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[11/06 17:18:38    131s] [CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=2861.1MB) @(0:02:12 - 0:02:12).
[11/06 17:18:38    131s] Move report: Detail placement moves 462 insts, mean move: 2.89 um, max move: 16.15 um 
[11/06 17:18:38    131s] 	Max move on inst (FE_OFC103_mul_26_12_n_387): (46.00, 44.46) --> (53.60, 53.01)
[11/06 17:18:38    131s] 	Runtime: CPU: 0:00:00.6 REAL: 0:00:01.0 MEM: 2861.1MB
[11/06 17:18:38    131s] Statistics of distance of Instance movement in refine placement:
[11/06 17:18:38    131s]   maximum (X+Y) =        16.15 um
[11/06 17:18:38    131s]   inst (FE_OFC103_mul_26_12_n_387) with max move: (46, 44.46) -> (53.6, 53.01)
[11/06 17:18:38    131s]   mean    (X+Y) =         2.89 um
[11/06 17:18:38    131s] Summary Report:
[11/06 17:18:38    131s] Instances move: 462 (out of 1247 movable)
[11/06 17:18:38    131s] Instances flipped: 0
[11/06 17:18:38    131s] Mean displacement: 2.89 um
[11/06 17:18:38    131s] Max displacement: 16.15 um (Instance: FE_OFC103_mul_26_12_n_387) (46, 44.46) -> (53.6, 53.01)
[11/06 17:18:38    131s] 	Length: 5 sites, height: 1 rows, site name: CoreSiteDouble, cell type: BUFX2
[11/06 17:18:38    131s] Total instances moved : 462
[11/06 17:18:38    131s] OPERPROF:     Finished RefinePlace2 at level 3, CPU:0.598, REAL:0.608, MEM:2861.1M, EPOCH TIME: 1762467518.252480
[11/06 17:18:38    131s] Total net bbox length = 1.307e+04 (6.687e+03 6.385e+03) (ext = 1.052e+03)
[11/06 17:18:38    131s] Runtime: CPU: 0:00:00.6 REAL: 0:00:01.0 MEM: 2861.1MB
[11/06 17:18:38    131s] [CPU] RefinePlace/total (cpu=0:00:00.6, real=0:00:01.0, mem=2861.1MB) @(0:02:11 - 0:02:12).
[11/06 17:18:38    131s] *** Finished refinePlace (0:02:12 mem=2861.1M) ***
[11/06 17:18:38    131s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.3822460.8
[11/06 17:18:38    131s] OPERPROF:   Finished RefinePlace at level 2, CPU:0.603, REAL:0.614, MEM:2861.1M, EPOCH TIME: 1762467518.253123
[11/06 17:18:38    131s] OPERPROF:   Starting spDPlaceCleanup(auto) at level 2, MEM:2861.1M, EPOCH TIME: 1762467518.253171
[11/06 17:18:38    131s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:1250).
[11/06 17:18:38    131s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/06 17:18:38    131s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/06 17:18:38    131s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/06 17:18:38    131s] OPERPROF:   Finished spDPlaceCleanup(auto) at level 2, CPU:0.003, REAL:0.003, MEM:2861.1M, EPOCH TIME: 1762467518.255705
[11/06 17:18:38    131s] OPERPROF: Finished RefinePlace2 at level 1, CPU:0.635, REAL:0.646, MEM:2861.1M, EPOCH TIME: 1762467518.255755
[11/06 17:18:38    131s] AAE_INFO: opIsDesignInPostRouteState() is 0
[11/06 17:18:38    131s] #################################################################################
[11/06 17:18:38    131s] # Design Stage: PreRoute
[11/06 17:18:38    131s] # Design Name: mult_unsigned
[11/06 17:18:38    131s] # Design Mode: 90nm
[11/06 17:18:38    131s] # Analysis Mode: MMMC Non-OCV 
[11/06 17:18:38    131s] # Parasitics Mode: No SPEF/RCDB 
[11/06 17:18:38    131s] # Signoff Settings: SI Off 
[11/06 17:18:38    131s] #################################################################################
[11/06 17:18:38    131s] Calculate delays in BcWc mode...
[11/06 17:18:38    131s] Topological Sorting (REAL = 0:00:00.0, MEM = 2841.6M, InitMEM = 2841.6M)
[11/06 17:18:38    131s] Start delay calculation (fullDC) (1 T). (MEM=2841.6)
[11/06 17:18:38    131s] End AAE Lib Interpolated Model. (MEM=2853.11 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/06 17:18:38    131s] Total number of fetched objects 1509
[11/06 17:18:38    131s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/06 17:18:38    131s] End delay calculation. (MEM=2900.81 CPU=0:00:00.2 REAL=0:00:00.0)
[11/06 17:18:38    131s] End delay calculation (fullDC). (MEM=2900.81 CPU=0:00:00.3 REAL=0:00:00.0)
[11/06 17:18:38    131s] *** CDM Built up (cpu=0:00:00.3  real=0:00:00.0  mem= 2900.8M) ***
[11/06 17:18:38    132s] eGR doReRoute: optGuide
[11/06 17:18:38    132s] OPERPROF: Starting spDPlaceCleanup(full) at level 1, MEM:2900.8M, EPOCH TIME: 1762467518.749500
[11/06 17:18:38    132s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/06 17:18:38    132s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/06 17:18:38    132s] All LLGs are deleted
[11/06 17:18:38    132s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/06 17:18:38    132s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/06 17:18:38    132s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2900.8M, EPOCH TIME: 1762467518.749587
[11/06 17:18:38    132s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2900.8M, EPOCH TIME: 1762467518.749636
[11/06 17:18:38    132s] OPERPROF: Finished spDPlaceCleanup(full) at level 1, CPU:0.000, REAL:0.000, MEM:2856.8M, EPOCH TIME: 1762467518.749975
[11/06 17:18:38    132s] {MMLU 4 4 1509}
[11/06 17:18:38    132s] ### Creating LA Mngr. totSessionCpu=0:02:12 mem=2856.8M
[11/06 17:18:38    132s] ### Creating LA Mngr, finished. totSessionCpu=0:02:12 mem=2856.8M
[11/06 17:18:38    132s] [PSP]    Started Early Global Route kernel ( Curr Mem: 2856.81 MB )
[11/06 17:18:38    132s] (I)      ==================== Layers =====================
[11/06 17:18:38    132s] (I)      +-----+----+---------+---------+--------+-------+
[11/06 17:18:38    132s] (I)      | DB# | ID |    Name |    Type | #Masks | Extra |
[11/06 17:18:38    132s] (I)      +-----+----+---------+---------+--------+-------+
[11/06 17:18:38    132s] (I)      |  33 |  0 |    Cont |     cut |      1 |       |
[11/06 17:18:38    132s] (I)      |   1 |  1 |  Metal1 |    wire |      1 |       |
[11/06 17:18:38    132s] (I)      |  34 |  1 |    Via1 |     cut |      1 |       |
[11/06 17:18:38    132s] (I)      |   2 |  2 |  Metal2 |    wire |      1 |       |
[11/06 17:18:38    132s] (I)      |  35 |  2 |    Via2 |     cut |      1 |       |
[11/06 17:18:38    132s] (I)      |   3 |  3 |  Metal3 |    wire |      1 |       |
[11/06 17:18:38    132s] (I)      |  36 |  3 |    Via3 |     cut |      1 |       |
[11/06 17:18:38    132s] (I)      |   4 |  4 |  Metal4 |    wire |      1 |       |
[11/06 17:18:38    132s] (I)      |  37 |  4 |    Via4 |     cut |      1 |       |
[11/06 17:18:38    132s] (I)      |   5 |  5 |  Metal5 |    wire |      1 |       |
[11/06 17:18:38    132s] (I)      |  38 |  5 |    Via5 |     cut |      1 |       |
[11/06 17:18:38    132s] (I)      |   6 |  6 |  Metal6 |    wire |      1 |       |
[11/06 17:18:38    132s] (I)      |  39 |  6 |    Via6 |     cut |      1 |       |
[11/06 17:18:38    132s] (I)      |   7 |  7 |  Metal7 |    wire |      1 |       |
[11/06 17:18:38    132s] (I)      |  40 |  7 |    Via7 |     cut |      1 |       |
[11/06 17:18:38    132s] (I)      |   8 |  8 |  Metal8 |    wire |      1 |       |
[11/06 17:18:38    132s] (I)      |  41 |  8 |    Via8 |     cut |      1 |       |
[11/06 17:18:38    132s] (I)      |   9 |  9 |  Metal9 |    wire |      1 |       |
[11/06 17:18:38    132s] (I)      |  42 |  9 |    Via9 |     cut |      1 |       |
[11/06 17:18:38    132s] (I)      |  10 | 10 | Metal10 |    wire |      1 |       |
[11/06 17:18:38    132s] (I)      |  43 | 10 |   Via10 |     cut |      1 |       |
[11/06 17:18:38    132s] (I)      |  11 | 11 | Metal11 |    wire |      1 |       |
[11/06 17:18:38    132s] (I)      +-----+----+---------+---------+--------+-------+
[11/06 17:18:38    132s] (I)      |  64 | 64 | OVERLAP | overlap |        |       |
[11/06 17:18:38    132s] (I)      |  65 | 65 | PWdummy |   other |        |    MS |
[11/06 17:18:38    132s] (I)      |  66 | 66 |   Nwell |   other |        |    MS |
[11/06 17:18:38    132s] (I)      |  67 | 67 |   Oxide |   other |        |    MS |
[11/06 17:18:38    132s] (I)      |  68 | 68 |    Nhvt | implant |        |       |
[11/06 17:18:38    132s] (I)      |  69 | 69 |    Nimp | implant |        |       |
[11/06 17:18:38    132s] (I)      |  70 | 70 |    Phvt | implant |        |       |
[11/06 17:18:38    132s] (I)      |  71 | 71 |    Pimp | implant |        |       |
[11/06 17:18:38    132s] (I)      |  72 | 72 |    Nzvt | implant |        |       |
[11/06 17:18:38    132s] (I)      |  73 | 73 |    Nlvt | implant |        |       |
[11/06 17:18:38    132s] (I)      |  74 | 74 |    Plvt | implant |        |       |
[11/06 17:18:38    132s] (I)      |  75 | 75 |  SiProt | implant |        |       |
[11/06 17:18:38    132s] (I)      |   0 |  0 |    Poly |   other |        |    MS |
[11/06 17:18:38    132s] (I)      |  44 | 44 | Bondpad |   other |        |       |
[11/06 17:18:38    132s] (I)      +-----+----+---------+---------+--------+-------+
[11/06 17:18:38    132s] (I)      Started Import and model ( Curr Mem: 2856.81 MB )
[11/06 17:18:38    132s] (I)      Default pattern map key = mult_unsigned_default.
[11/06 17:18:38    132s] (I)      == Non-default Options ==
[11/06 17:18:38    132s] (I)      Maximum routing layer                              : 11
[11/06 17:18:38    132s] (I)      Number of threads                                  : 1
[11/06 17:18:38    132s] (I)      Method to set GCell size                           : row
[11/06 17:18:38    132s] (I)      Counted 221 PG shapes. We will not process PG shapes layer by layer.
[11/06 17:18:38    132s] (I)      Use row-based GCell size
[11/06 17:18:38    132s] (I)      Use row-based GCell align
[11/06 17:18:38    132s] (I)      layer 0 area = 80000
[11/06 17:18:38    132s] (I)      layer 1 area = 80000
[11/06 17:18:38    132s] (I)      layer 2 area = 80000
[11/06 17:18:38    132s] (I)      layer 3 area = 80000
[11/06 17:18:38    132s] (I)      layer 4 area = 80000
[11/06 17:18:38    132s] (I)      layer 5 area = 80000
[11/06 17:18:38    132s] (I)      layer 6 area = 80000
[11/06 17:18:38    132s] (I)      layer 7 area = 80000
[11/06 17:18:38    132s] (I)      layer 8 area = 80000
[11/06 17:18:38    132s] (I)      layer 9 area = 400000
[11/06 17:18:38    132s] (I)      layer 10 area = 400000
[11/06 17:18:38    132s] (I)      GCell unit size   : 3420
[11/06 17:18:38    132s] (I)      GCell multiplier  : 1
[11/06 17:18:38    132s] (I)      GCell row height  : 3420
[11/06 17:18:38    132s] (I)      Actual row height : 3420
[11/06 17:18:38    132s] (I)      GCell align ref   : 10000 10260
[11/06 17:18:38    132s] [NR-eGR] Track table information for default rule: 
[11/06 17:18:38    132s] [NR-eGR] Metal1 has single uniform track structure
[11/06 17:18:38    132s] [NR-eGR] Metal2 has single uniform track structure
[11/06 17:18:38    132s] [NR-eGR] Metal3 has single uniform track structure
[11/06 17:18:38    132s] [NR-eGR] Metal4 has single uniform track structure
[11/06 17:18:38    132s] [NR-eGR] Metal5 has single uniform track structure
[11/06 17:18:38    132s] [NR-eGR] Metal6 has single uniform track structure
[11/06 17:18:38    132s] [NR-eGR] Metal7 has single uniform track structure
[11/06 17:18:38    132s] [NR-eGR] Metal8 has single uniform track structure
[11/06 17:18:38    132s] [NR-eGR] Metal9 has single uniform track structure
[11/06 17:18:38    132s] [NR-eGR] Metal10 has single uniform track structure
[11/06 17:18:38    132s] [NR-eGR] Metal11 has single uniform track structure
[11/06 17:18:38    132s] (I)      ================== Default via ===================
[11/06 17:18:38    132s] (I)      +----+------------------+------------------------+
[11/06 17:18:38    132s] (I)      |  Z | Code  Single-Cut | Code  Multi-Cut        |
[11/06 17:18:38    132s] (I)      +----+------------------+------------------------+
[11/06 17:18:38    132s] (I)      |  1 |    3  M2_M1_VH   |    7  M2_M1_1x2_HV_N   |
[11/06 17:18:38    132s] (I)      |  2 |   11  M3_M2_HV   |   15  M3_M2_2x1_VH_E   |
[11/06 17:18:38    132s] (I)      |  3 |   21  M4_M3_VH   |   25  M4_M3_2x1_HV_E   |
[11/06 17:18:38    132s] (I)      |  4 |   31  M5_M4_HV   |   35  M5_M4_2x1_VH_E   |
[11/06 17:18:38    132s] (I)      |  5 |   41  M6_M5_VH   |   47  M6_M5_1x2_HV_N   |
[11/06 17:18:38    132s] (I)      |  6 |   51  M7_M6_HV   |   55  M7_M6_2x1_VH_E   |
[11/06 17:18:38    132s] (I)      |  7 |   61  M8_M7_VH   |   67  M8_M7_1x2_HV_N   |
[11/06 17:18:38    132s] (I)      |  8 |   71  M9_M8_HV   |   75  M9_M8_2x1_VH_E   |
[11/06 17:18:38    132s] (I)      |  9 |   81  M10_M9_VH  |   83  M10_M9_2x1_HV_E  |
[11/06 17:18:38    132s] (I)      | 10 |   89  M11_M10_HV |   93  M11_M10_2x1_VH_E |
[11/06 17:18:38    132s] (I)      +----+------------------+------------------------+
[11/06 17:18:38    132s] [NR-eGR] Read 94 PG shapes
[11/06 17:18:38    132s] [NR-eGR] Read 0 clock shapes
[11/06 17:18:38    132s] [NR-eGR] Read 0 other shapes
[11/06 17:18:38    132s] [NR-eGR] #Routing Blockages  : 0
[11/06 17:18:38    132s] [NR-eGR] #Instance Blockages : 0
[11/06 17:18:38    132s] [NR-eGR] #PG Blockages       : 94
[11/06 17:18:38    132s] [NR-eGR] #Halo Blockages     : 0
[11/06 17:18:38    132s] [NR-eGR] #Boundary Blockages : 0
[11/06 17:18:38    132s] [NR-eGR] #Clock Blockages    : 0
[11/06 17:18:38    132s] [NR-eGR] #Other Blockages    : 0
[11/06 17:18:38    132s] (I)      Design has 0 blackboxes considered as all layer blockages.
[11/06 17:18:38    132s] [NR-eGR] Num Prerouted Nets = 4  Num Prerouted Wires = 563
[11/06 17:18:38    132s] [NR-eGR] Read 1469 nets ( ignored 4 )
[11/06 17:18:38    132s] (I)      early_global_route_priority property id does not exist.
[11/06 17:18:38    132s] (I)      Read Num Blocks=94  Num Prerouted Wires=563  Num CS=0
[11/06 17:18:38    132s] (I)      Layer 1 (V) : #blockages 94 : #preroutes 338
[11/06 17:18:38    132s] (I)      Layer 2 (H) : #blockages 0 : #preroutes 200
[11/06 17:18:38    132s] (I)      Layer 3 (V) : #blockages 0 : #preroutes 25
[11/06 17:18:38    132s] (I)      Layer 4 (H) : #blockages 0 : #preroutes 0
[11/06 17:18:38    132s] (I)      Layer 5 (V) : #blockages 0 : #preroutes 0
[11/06 17:18:38    132s] (I)      Layer 6 (H) : #blockages 0 : #preroutes 0
[11/06 17:18:38    132s] (I)      Layer 7 (V) : #blockages 0 : #preroutes 0
[11/06 17:18:38    132s] (I)      Layer 8 (H) : #blockages 0 : #preroutes 0
[11/06 17:18:38    132s] (I)      Layer 9 (V) : #blockages 0 : #preroutes 0
[11/06 17:18:38    132s] (I)      Layer 10 (H) : #blockages 0 : #preroutes 0
[11/06 17:18:38    132s] (I)      Number of ignored nets                =      4
[11/06 17:18:38    132s] (I)      Number of connected nets              =      0
[11/06 17:18:38    132s] (I)      Number of fixed nets                  =      4.  Ignored: Yes
[11/06 17:18:38    132s] (I)      Number of clock nets                  =      4.  Ignored: No
[11/06 17:18:38    132s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[11/06 17:18:38    132s] (I)      Number of special nets                =      0.  Ignored: Yes
[11/06 17:18:38    132s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[11/06 17:18:38    132s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[11/06 17:18:38    132s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[11/06 17:18:38    132s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[11/06 17:18:38    132s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[11/06 17:18:38    132s] (I)      Ndr track 0 does not exist
[11/06 17:18:38    132s] (I)      ---------------------Grid Graph Info--------------------
[11/06 17:18:38    132s] (I)      Routing area        : (0, 0) - (170800, 157320)
[11/06 17:18:38    132s] (I)      Core area           : (10000, 10260) - (160800, 147060)
[11/06 17:18:38    132s] (I)      Site width          :   400  (dbu)
[11/06 17:18:38    132s] (I)      Row height          :  3420  (dbu)
[11/06 17:18:38    132s] (I)      GCell row height    :  3420  (dbu)
[11/06 17:18:38    132s] (I)      GCell width         :  3420  (dbu)
[11/06 17:18:38    132s] (I)      GCell height        :  3420  (dbu)
[11/06 17:18:38    132s] (I)      Grid                :    50    46    11
[11/06 17:18:38    132s] (I)      Layer numbers       :     1     2     3     4     5     6     7     8     9    10    11
[11/06 17:18:38    132s] (I)      Vertical capacity   :     0  3420     0  3420     0  3420     0  3420     0  3420     0
[11/06 17:18:38    132s] (I)      Horizontal capacity :     0     0  3420     0  3420     0  3420     0  3420     0  3420
[11/06 17:18:38    132s] (I)      Default wire width  :   120   160   160   160   160   160   160   160   160   440   440
[11/06 17:18:38    132s] (I)      Default wire space  :   120   140   140   140   140   140   140   140   140   400   400
[11/06 17:18:38    132s] (I)      Default wire pitch  :   240   300   300   300   300   300   300   300   300   840   840
[11/06 17:18:38    132s] (I)      Default pitch size  :   240   400   380   400   380   400   380   400   380  1000   950
[11/06 17:18:38    132s] (I)      First track coord   :   190   200   190   200   190   200   190   200   190  1200   950
[11/06 17:18:38    132s] (I)      Num tracks per GCell: 14.25  8.55  9.00  8.55  9.00  8.55  9.00  8.55  9.00  3.42  3.60
[11/06 17:18:38    132s] (I)      Total num of tracks :   414   427   414   427   414   427   414   427   414   170   165
[11/06 17:18:38    132s] (I)      Num of masks        :     1     1     1     1     1     1     1     1     1     1     1
[11/06 17:18:38    132s] (I)      Num of trim masks   :     0     0     0     0     0     0     0     0     0     0     0
[11/06 17:18:38    132s] (I)      --------------------------------------------------------
[11/06 17:18:38    132s] 
[11/06 17:18:38    132s] [NR-eGR] ============ Routing rule table ============
[11/06 17:18:38    132s] [NR-eGR] Rule id: 0  Nets: 1465
[11/06 17:18:38    132s] (I)      ID:0 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[11/06 17:18:38    132s] (I)                    Layer    2    3    4    5    6    7    8    9    10   11 
[11/06 17:18:38    132s] (I)                    Pitch  400  380  400  380  400  380  400  380  1000  950 
[11/06 17:18:38    132s] (I)             #Used tracks    1    1    1    1    1    1    1    1     1    1 
[11/06 17:18:38    132s] (I)       #Fully used tracks    1    1    1    1    1    1    1    1     1    1 
[11/06 17:18:38    132s] [NR-eGR] ========================================
[11/06 17:18:38    132s] [NR-eGR] 
[11/06 17:18:38    132s] (I)      =============== Blocked Tracks ===============
[11/06 17:18:38    132s] (I)      +-------+---------+----------+---------------+
[11/06 17:18:38    132s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[11/06 17:18:38    132s] (I)      +-------+---------+----------+---------------+
[11/06 17:18:38    132s] (I)      |     1 |       0 |        0 |         0.00% |
[11/06 17:18:38    132s] (I)      |     2 |   19642 |     1260 |         6.41% |
[11/06 17:18:38    132s] (I)      |     3 |   20700 |        0 |         0.00% |
[11/06 17:18:38    132s] (I)      |     4 |   19642 |        0 |         0.00% |
[11/06 17:18:38    132s] (I)      |     5 |   20700 |        0 |         0.00% |
[11/06 17:18:38    132s] (I)      |     6 |   19642 |        0 |         0.00% |
[11/06 17:18:38    132s] (I)      |     7 |   20700 |        0 |         0.00% |
[11/06 17:18:38    132s] (I)      |     8 |   19642 |        0 |         0.00% |
[11/06 17:18:38    132s] (I)      |     9 |   20700 |        0 |         0.00% |
[11/06 17:18:38    132s] (I)      |    10 |    7820 |        0 |         0.00% |
[11/06 17:18:38    132s] (I)      |    11 |    8250 |        0 |         0.00% |
[11/06 17:18:38    132s] (I)      +-------+---------+----------+---------------+
[11/06 17:18:38    132s] (I)      Finished Import and model ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2856.81 MB )
[11/06 17:18:38    132s] (I)      Reset routing kernel
[11/06 17:18:38    132s] (I)      Started Global Routing ( Curr Mem: 2856.81 MB )
[11/06 17:18:38    132s] (I)      totalPins=4597  totalGlobalPin=4365 (94.95%)
[11/06 17:18:38    132s] (I)      total 2D Cap : 176194 = (91050 H, 85144 V)
[11/06 17:18:38    132s] [NR-eGR] Layer group 1: route 1465 net(s) in layer range [2, 11]
[11/06 17:18:38    132s] (I)      
[11/06 17:18:38    132s] (I)      ============  Phase 1a Route ============
[11/06 17:18:38    132s] (I)      Usage: 8184 = (4199 H, 3985 V) = (4.61% H, 4.68% V) = (7.180e+03um H, 6.814e+03um V)
[11/06 17:18:38    132s] (I)      
[11/06 17:18:38    132s] (I)      ============  Phase 1b Route ============
[11/06 17:18:38    132s] (I)      Usage: 8184 = (4199 H, 3985 V) = (4.61% H, 4.68% V) = (7.180e+03um H, 6.814e+03um V)
[11/06 17:18:38    132s] (I)      Overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.399464e+04um
[11/06 17:18:38    132s] (I)      Congestion metric : 0.00%H 0.00%V, 0.00%HV
[11/06 17:18:38    132s] (I)      Congestion threshold : each 60.00, sum 90.00
[11/06 17:18:38    132s] (I)      
[11/06 17:18:38    132s] (I)      ============  Phase 1c Route ============
[11/06 17:18:38    132s] (I)      Usage: 8184 = (4199 H, 3985 V) = (4.61% H, 4.68% V) = (7.180e+03um H, 6.814e+03um V)
[11/06 17:18:38    132s] (I)      
[11/06 17:18:38    132s] (I)      ============  Phase 1d Route ============
[11/06 17:18:38    132s] (I)      Usage: 8184 = (4199 H, 3985 V) = (4.61% H, 4.68% V) = (7.180e+03um H, 6.814e+03um V)
[11/06 17:18:38    132s] (I)      
[11/06 17:18:38    132s] (I)      ============  Phase 1e Route ============
[11/06 17:18:38    132s] (I)      Usage: 8184 = (4199 H, 3985 V) = (4.61% H, 4.68% V) = (7.180e+03um H, 6.814e+03um V)
[11/06 17:18:38    132s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.399464e+04um
[11/06 17:18:38    132s] (I)      
[11/06 17:18:38    132s] (I)      ============  Phase 1l Route ============
[11/06 17:18:38    132s] (I)                  capacity    demand   overflow    blocked   non-blocked   
[11/06 17:18:38    132s] (I)      Layer  2:      17999      4940         1         291       18947    ( 1.51%) 
[11/06 17:18:38    132s] (I)      Layer  3:      20286      4590         0           0       20286    ( 0.00%) 
[11/06 17:18:38    132s] (I)      Layer  4:      19216      1578         0         376       18861    ( 1.96%) 
[11/06 17:18:38    132s] (I)      Layer  5:      20286       530         0           0       20286    ( 0.00%) 
[11/06 17:18:38    132s] (I)      Layer  6:      19215        23         0         385       18853    ( 2.00%) 
[11/06 17:18:38    132s] (I)      Layer  7:      20286         0         0           0       20286    ( 0.00%) 
[11/06 17:18:38    132s] (I)      Layer  8:      19215         0         0         385       18853    ( 2.00%) 
[11/06 17:18:38    132s] (I)      Layer  9:      20286         0         0           0       20286    ( 0.00%) 
[11/06 17:18:38    132s] (I)      Layer 10:       7650         0         0         154        7541    ( 2.00%) 
[11/06 17:18:38    132s] (I)      Layer 11:       8085         0         0           0        8114    ( 0.00%) 
[11/06 17:18:38    132s] (I)      Total:        172524     11661         1        1587      172310    ( 0.91%) 
[11/06 17:18:38    132s] (I)      
[11/06 17:18:38    132s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[11/06 17:18:38    132s] [NR-eGR]                        OverCon            
[11/06 17:18:38    132s] [NR-eGR]                         #Gcell     %Gcell
[11/06 17:18:38    132s] [NR-eGR]        Layer               (1)    OverCon
[11/06 17:18:38    132s] [NR-eGR] ----------------------------------------------
[11/06 17:18:38    132s] [NR-eGR]  Metal1 ( 1)         0( 0.00%)   ( 0.00%) 
[11/06 17:18:38    132s] [NR-eGR]  Metal2 ( 2)         1( 0.05%)   ( 0.05%) 
[11/06 17:18:38    132s] [NR-eGR]  Metal3 ( 3)         0( 0.00%)   ( 0.00%) 
[11/06 17:18:38    132s] [NR-eGR]  Metal4 ( 4)         0( 0.00%)   ( 0.00%) 
[11/06 17:18:38    132s] [NR-eGR]  Metal5 ( 5)         0( 0.00%)   ( 0.00%) 
[11/06 17:18:38    132s] [NR-eGR]  Metal6 ( 6)         0( 0.00%)   ( 0.00%) 
[11/06 17:18:38    132s] [NR-eGR]  Metal7 ( 7)         0( 0.00%)   ( 0.00%) 
[11/06 17:18:38    132s] [NR-eGR]  Metal8 ( 8)         0( 0.00%)   ( 0.00%) 
[11/06 17:18:38    132s] [NR-eGR]  Metal9 ( 9)         0( 0.00%)   ( 0.00%) 
[11/06 17:18:38    132s] [NR-eGR] Metal10 (10)         0( 0.00%)   ( 0.00%) 
[11/06 17:18:38    132s] [NR-eGR] Metal11 (11)         0( 0.00%)   ( 0.00%) 
[11/06 17:18:38    132s] [NR-eGR] ----------------------------------------------
[11/06 17:18:38    132s] [NR-eGR]        Total         1( 0.00%)   ( 0.00%) 
[11/06 17:18:38    132s] [NR-eGR] 
[11/06 17:18:38    132s] (I)      Finished Global Routing ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 2864.81 MB )
[11/06 17:18:38    132s] (I)      total 2D Cap : 176212 = (91050 H, 85162 V)
[11/06 17:18:38    132s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[11/06 17:18:38    132s] (I)      ============= Track Assignment ============
[11/06 17:18:38    132s] (I)      Started Track Assignment (1T) ( Curr Mem: 2864.81 MB )
[11/06 17:18:38    132s] (I)      Initialize Track Assignment ( max pin layer : 11 )
[11/06 17:18:38    132s] (I)      Run Multi-thread track assignment
[11/06 17:18:38    132s] (I)      Finished Track Assignment (1T) ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2864.81 MB )
[11/06 17:18:38    132s] (I)      Started Export ( Curr Mem: 2864.81 MB )
[11/06 17:18:38    132s] [NR-eGR]                  Length (um)   Vias 
[11/06 17:18:38    132s] [NR-eGR] ------------------------------------
[11/06 17:18:38    132s] [NR-eGR]  Metal1   (1H)             0   4723 
[11/06 17:18:38    132s] [NR-eGR]  Metal2   (2V)          5856   6274 
[11/06 17:18:38    132s] [NR-eGR]  Metal3   (3H)          6885    762 
[11/06 17:18:38    132s] [NR-eGR]  Metal4   (4V)          2115    228 
[11/06 17:18:38    132s] [NR-eGR]  Metal5   (5H)           920     10 
[11/06 17:18:38    132s] [NR-eGR]  Metal6   (6V)            41      0 
[11/06 17:18:38    132s] [NR-eGR]  Metal7   (7H)             0      0 
[11/06 17:18:38    132s] [NR-eGR]  Metal8   (8V)             0      0 
[11/06 17:18:38    132s] [NR-eGR]  Metal9   (9H)             0      0 
[11/06 17:18:38    132s] [NR-eGR]  Metal10  (10V)            0      0 
[11/06 17:18:38    132s] [NR-eGR]  Metal11  (11H)            0      0 
[11/06 17:18:38    132s] [NR-eGR] ------------------------------------
[11/06 17:18:38    132s] [NR-eGR]           Total        15817  11997 
[11/06 17:18:38    132s] [NR-eGR] --------------------------------------------------------------------------
[11/06 17:18:38    132s] [NR-eGR] Total half perimeter of net bounding box: 13072um
[11/06 17:18:38    132s] [NR-eGR] Total length: 15817um, number of vias: 11997
[11/06 17:18:38    132s] [NR-eGR] --------------------------------------------------------------------------
[11/06 17:18:38    132s] [NR-eGR] Total eGR-routed clock nets wire length: 0um, number of vias: 0
[11/06 17:18:38    132s] [NR-eGR] --------------------------------------------------------------------------
[11/06 17:18:38    132s] (I)      Finished Export ( CPU: 0.04 sec, Real: 0.04 sec, Curr Mem: 2855.29 MB )
[11/06 17:18:38    132s] [NR-eGR] Finished Early Global Route kernel ( CPU: 0.09 sec, Real: 0.09 sec, Curr Mem: 2855.29 MB )
[11/06 17:18:38    132s] (I)      ====================================== Runtime Summary ======================================
[11/06 17:18:38    132s] (I)       Step                                          %       Start      Finish      Real       CPU 
[11/06 17:18:38    132s] (I)      ---------------------------------------------------------------------------------------------
[11/06 17:18:38    132s] (I)       Early Global Route kernel               100.00%  264.64 sec  264.73 sec  0.09 sec  0.09 sec 
[11/06 17:18:38    132s] (I)       +-Import and model                       13.98%  264.64 sec  264.66 sec  0.01 sec  0.01 sec 
[11/06 17:18:38    132s] (I)       | +-Create place DB                       3.70%  264.64 sec  264.65 sec  0.00 sec  0.00 sec 
[11/06 17:18:38    132s] (I)       | | +-Import place data                   3.64%  264.64 sec  264.65 sec  0.00 sec  0.00 sec 
[11/06 17:18:38    132s] (I)       | | | +-Read instances and placement      1.17%  264.64 sec  264.65 sec  0.00 sec  0.00 sec 
[11/06 17:18:38    132s] (I)       | | | +-Read nets                         2.33%  264.65 sec  264.65 sec  0.00 sec  0.00 sec 
[11/06 17:18:38    132s] (I)       | +-Create route DB                       7.20%  264.65 sec  264.65 sec  0.01 sec  0.01 sec 
[11/06 17:18:38    132s] (I)       | | +-Import route data (1T)              6.89%  264.65 sec  264.65 sec  0.01 sec  0.01 sec 
[11/06 17:18:38    132s] (I)       | | | +-Read blockages ( Layer 2-11 )     0.92%  264.65 sec  264.65 sec  0.00 sec  0.00 sec 
[11/06 17:18:38    132s] (I)       | | | | +-Read routing blockages          0.00%  264.65 sec  264.65 sec  0.00 sec  0.00 sec 
[11/06 17:18:38    132s] (I)       | | | | +-Read instance blockages         0.31%  264.65 sec  264.65 sec  0.00 sec  0.00 sec 
[11/06 17:18:38    132s] (I)       | | | | +-Read PG blockages               0.05%  264.65 sec  264.65 sec  0.00 sec  0.00 sec 
[11/06 17:18:38    132s] (I)       | | | | +-Read clock blockages            0.02%  264.65 sec  264.65 sec  0.00 sec  0.00 sec 
[11/06 17:18:38    132s] (I)       | | | | +-Read other blockages            0.02%  264.65 sec  264.65 sec  0.00 sec  0.00 sec 
[11/06 17:18:38    132s] (I)       | | | | +-Read halo blockages             0.02%  264.65 sec  264.65 sec  0.00 sec  0.00 sec 
[11/06 17:18:38    132s] (I)       | | | | +-Read boundary cut boxes         0.00%  264.65 sec  264.65 sec  0.00 sec  0.00 sec 
[11/06 17:18:38    132s] (I)       | | | +-Read blackboxes                   0.02%  264.65 sec  264.65 sec  0.00 sec  0.00 sec 
[11/06 17:18:38    132s] (I)       | | | +-Read prerouted                    0.29%  264.65 sec  264.65 sec  0.00 sec  0.00 sec 
[11/06 17:18:38    132s] (I)       | | | +-Read unlegalized nets             0.11%  264.65 sec  264.65 sec  0.00 sec  0.00 sec 
[11/06 17:18:38    132s] (I)       | | | +-Read nets                         0.58%  264.65 sec  264.65 sec  0.00 sec  0.00 sec 
[11/06 17:18:38    132s] (I)       | | | +-Set up via pillars                0.01%  264.65 sec  264.65 sec  0.00 sec  0.00 sec 
[11/06 17:18:38    132s] (I)       | | | +-Initialize 3D grid graph          0.06%  264.65 sec  264.65 sec  0.00 sec  0.00 sec 
[11/06 17:18:38    132s] (I)       | | | +-Model blockage capacity           2.12%  264.65 sec  264.65 sec  0.00 sec  0.00 sec 
[11/06 17:18:38    132s] (I)       | | | | +-Initialize 3D capacity          1.93%  264.65 sec  264.65 sec  0.00 sec  0.00 sec 
[11/06 17:18:38    132s] (I)       | +-Read aux data                         0.00%  264.65 sec  264.65 sec  0.00 sec  0.00 sec 
[11/06 17:18:38    132s] (I)       | +-Others data preparation               0.09%  264.65 sec  264.65 sec  0.00 sec  0.00 sec 
[11/06 17:18:38    132s] (I)       | +-Create route kernel                   2.55%  264.65 sec  264.66 sec  0.00 sec  0.00 sec 
[11/06 17:18:38    132s] (I)       +-Global Routing                         24.01%  264.66 sec  264.68 sec  0.02 sec  0.02 sec 
[11/06 17:18:38    132s] (I)       | +-Initialization                        0.78%  264.66 sec  264.66 sec  0.00 sec  0.00 sec 
[11/06 17:18:38    132s] (I)       | +-Net group 1                          21.53%  264.66 sec  264.68 sec  0.02 sec  0.02 sec 
[11/06 17:18:38    132s] (I)       | | +-Generate topology                   1.12%  264.66 sec  264.66 sec  0.00 sec  0.00 sec 
[11/06 17:18:38    132s] (I)       | | +-Phase 1a                            2.71%  264.66 sec  264.66 sec  0.00 sec  0.00 sec 
[11/06 17:18:38    132s] (I)       | | | +-Pattern routing (1T)              2.19%  264.66 sec  264.66 sec  0.00 sec  0.00 sec 
[11/06 17:18:38    132s] (I)       | | | +-Add via demand to 2D              0.34%  264.66 sec  264.66 sec  0.00 sec  0.00 sec 
[11/06 17:18:38    132s] (I)       | | +-Phase 1b                            0.07%  264.66 sec  264.66 sec  0.00 sec  0.00 sec 
[11/06 17:18:38    132s] (I)       | | +-Phase 1c                            0.02%  264.66 sec  264.66 sec  0.00 sec  0.00 sec 
[11/06 17:18:38    132s] (I)       | | +-Phase 1d                            0.02%  264.66 sec  264.66 sec  0.00 sec  0.00 sec 
[11/06 17:18:38    132s] (I)       | | +-Phase 1e                            0.31%  264.66 sec  264.66 sec  0.00 sec  0.00 sec 
[11/06 17:18:38    132s] (I)       | | | +-Route legalization                0.21%  264.66 sec  264.66 sec  0.00 sec  0.00 sec 
[11/06 17:18:38    132s] (I)       | | | | +-Legalize Blockage Violations    0.15%  264.66 sec  264.66 sec  0.00 sec  0.00 sec 
[11/06 17:18:38    132s] (I)       | | +-Phase 1l                           16.04%  264.66 sec  264.68 sec  0.01 sec  0.01 sec 
[11/06 17:18:38    132s] (I)       | | | +-Layer assignment (1T)            15.67%  264.66 sec  264.68 sec  0.01 sec  0.01 sec 
[11/06 17:18:38    132s] (I)       | +-Clean cong LA                         0.00%  264.68 sec  264.68 sec  0.00 sec  0.00 sec 
[11/06 17:18:38    132s] (I)       +-Export 3D cong map                      0.86%  264.68 sec  264.68 sec  0.00 sec  0.00 sec 
[11/06 17:18:38    132s] (I)       | +-Export 2D cong map                    0.15%  264.68 sec  264.68 sec  0.00 sec  0.00 sec 
[11/06 17:18:38    132s] (I)       +-Extract Global 3D Wires                 0.29%  264.68 sec  264.68 sec  0.00 sec  0.00 sec 
[11/06 17:18:38    132s] (I)       +-Track Assignment (1T)                  14.20%  264.68 sec  264.69 sec  0.01 sec  0.01 sec 
[11/06 17:18:38    132s] (I)       | +-Initialization                        0.11%  264.68 sec  264.68 sec  0.00 sec  0.00 sec 
[11/06 17:18:38    132s] (I)       | +-Track Assignment Kernel              13.79%  264.68 sec  264.69 sec  0.01 sec  0.01 sec 
[11/06 17:18:38    132s] (I)       | +-Free Memory                           0.01%  264.69 sec  264.69 sec  0.00 sec  0.00 sec 
[11/06 17:18:38    132s] (I)       +-Export                                 40.97%  264.69 sec  264.73 sec  0.04 sec  0.04 sec 
[11/06 17:18:38    132s] (I)       | +-Export DB wires                       6.60%  264.69 sec  264.70 sec  0.01 sec  0.01 sec 
[11/06 17:18:38    132s] (I)       | | +-Export all nets                     5.13%  264.69 sec  264.70 sec  0.00 sec  0.00 sec 
[11/06 17:18:38    132s] (I)       | | +-Set wire vias                       1.04%  264.70 sec  264.70 sec  0.00 sec  0.00 sec 
[11/06 17:18:38    132s] (I)       | +-Report wirelength                     3.14%  264.70 sec  264.70 sec  0.00 sec  0.00 sec 
[11/06 17:18:38    132s] (I)       | +-Update net boxes                      2.42%  264.70 sec  264.70 sec  0.00 sec  0.00 sec 
[11/06 17:18:38    132s] (I)       | +-Update timing                        28.46%  264.70 sec  264.73 sec  0.03 sec  0.03 sec 
[11/06 17:18:38    132s] (I)       +-Postprocess design                      0.15%  264.73 sec  264.73 sec  0.00 sec  0.00 sec 
[11/06 17:18:38    132s] (I)      ===================== Summary by functions =====================
[11/06 17:18:38    132s] (I)       Lv  Step                                 %      Real       CPU 
[11/06 17:18:38    132s] (I)      ----------------------------------------------------------------
[11/06 17:18:38    132s] (I)        0  Early Global Route kernel      100.00%  0.09 sec  0.09 sec 
[11/06 17:18:38    132s] (I)        1  Export                          40.97%  0.04 sec  0.04 sec 
[11/06 17:18:38    132s] (I)        1  Global Routing                  24.01%  0.02 sec  0.02 sec 
[11/06 17:18:38    132s] (I)        1  Track Assignment (1T)           14.20%  0.01 sec  0.01 sec 
[11/06 17:18:38    132s] (I)        1  Import and model                13.98%  0.01 sec  0.01 sec 
[11/06 17:18:38    132s] (I)        1  Export 3D cong map               0.86%  0.00 sec  0.00 sec 
[11/06 17:18:38    132s] (I)        1  Extract Global 3D Wires          0.29%  0.00 sec  0.00 sec 
[11/06 17:18:38    132s] (I)        1  Postprocess design               0.15%  0.00 sec  0.00 sec 
[11/06 17:18:38    132s] (I)        2  Update timing                   28.46%  0.03 sec  0.03 sec 
[11/06 17:18:38    132s] (I)        2  Net group 1                     21.53%  0.02 sec  0.02 sec 
[11/06 17:18:38    132s] (I)        2  Track Assignment Kernel         13.79%  0.01 sec  0.01 sec 
[11/06 17:18:38    132s] (I)        2  Create route DB                  7.20%  0.01 sec  0.01 sec 
[11/06 17:18:38    132s] (I)        2  Export DB wires                  6.60%  0.01 sec  0.01 sec 
[11/06 17:18:38    132s] (I)        2  Create place DB                  3.70%  0.00 sec  0.00 sec 
[11/06 17:18:38    132s] (I)        2  Report wirelength                3.14%  0.00 sec  0.00 sec 
[11/06 17:18:38    132s] (I)        2  Create route kernel              2.55%  0.00 sec  0.00 sec 
[11/06 17:18:38    132s] (I)        2  Update net boxes                 2.42%  0.00 sec  0.00 sec 
[11/06 17:18:38    132s] (I)        2  Initialization                   0.89%  0.00 sec  0.00 sec 
[11/06 17:18:38    132s] (I)        2  Export 2D cong map               0.15%  0.00 sec  0.00 sec 
[11/06 17:18:38    132s] (I)        2  Others data preparation          0.09%  0.00 sec  0.00 sec 
[11/06 17:18:38    132s] (I)        2  Free Memory                      0.01%  0.00 sec  0.00 sec 
[11/06 17:18:38    132s] (I)        2  Clean cong LA                    0.00%  0.00 sec  0.00 sec 
[11/06 17:18:38    132s] (I)        2  Read aux data                    0.00%  0.00 sec  0.00 sec 
[11/06 17:18:38    132s] (I)        3  Phase 1l                        16.04%  0.01 sec  0.01 sec 
[11/06 17:18:38    132s] (I)        3  Import route data (1T)           6.89%  0.01 sec  0.01 sec 
[11/06 17:18:38    132s] (I)        3  Export all nets                  5.13%  0.00 sec  0.00 sec 
[11/06 17:18:38    132s] (I)        3  Import place data                3.64%  0.00 sec  0.00 sec 
[11/06 17:18:38    132s] (I)        3  Phase 1a                         2.71%  0.00 sec  0.00 sec 
[11/06 17:18:38    132s] (I)        3  Generate topology                1.12%  0.00 sec  0.00 sec 
[11/06 17:18:38    132s] (I)        3  Set wire vias                    1.04%  0.00 sec  0.00 sec 
[11/06 17:18:38    132s] (I)        3  Phase 1e                         0.31%  0.00 sec  0.00 sec 
[11/06 17:18:38    132s] (I)        3  Phase 1b                         0.07%  0.00 sec  0.00 sec 
[11/06 17:18:38    132s] (I)        3  Phase 1d                         0.02%  0.00 sec  0.00 sec 
[11/06 17:18:38    132s] (I)        3  Phase 1c                         0.02%  0.00 sec  0.00 sec 
[11/06 17:18:38    132s] (I)        4  Layer assignment (1T)           15.67%  0.01 sec  0.01 sec 
[11/06 17:18:38    132s] (I)        4  Read nets                        2.91%  0.00 sec  0.00 sec 
[11/06 17:18:38    132s] (I)        4  Pattern routing (1T)             2.19%  0.00 sec  0.00 sec 
[11/06 17:18:38    132s] (I)        4  Model blockage capacity          2.12%  0.00 sec  0.00 sec 
[11/06 17:18:38    132s] (I)        4  Read instances and placement     1.17%  0.00 sec  0.00 sec 
[11/06 17:18:38    132s] (I)        4  Read blockages ( Layer 2-11 )    0.92%  0.00 sec  0.00 sec 
[11/06 17:18:38    132s] (I)        4  Add via demand to 2D             0.34%  0.00 sec  0.00 sec 
[11/06 17:18:38    132s] (I)        4  Read prerouted                   0.29%  0.00 sec  0.00 sec 
[11/06 17:18:38    132s] (I)        4  Route legalization               0.21%  0.00 sec  0.00 sec 
[11/06 17:18:38    132s] (I)        4  Read unlegalized nets            0.11%  0.00 sec  0.00 sec 
[11/06 17:18:38    132s] (I)        4  Initialize 3D grid graph         0.06%  0.00 sec  0.00 sec 
[11/06 17:18:38    132s] (I)        4  Read blackboxes                  0.02%  0.00 sec  0.00 sec 
[11/06 17:18:38    132s] (I)        4  Set up via pillars               0.01%  0.00 sec  0.00 sec 
[11/06 17:18:38    132s] (I)        5  Initialize 3D capacity           1.93%  0.00 sec  0.00 sec 
[11/06 17:18:38    132s] (I)        5  Read instance blockages          0.31%  0.00 sec  0.00 sec 
[11/06 17:18:38    132s] (I)        5  Legalize Blockage Violations     0.15%  0.00 sec  0.00 sec 
[11/06 17:18:38    132s] (I)        5  Read PG blockages                0.05%  0.00 sec  0.00 sec 
[11/06 17:18:38    132s] (I)        5  Read other blockages             0.02%  0.00 sec  0.00 sec 
[11/06 17:18:38    132s] (I)        5  Read clock blockages             0.02%  0.00 sec  0.00 sec 
[11/06 17:18:38    132s] (I)        5  Read halo blockages              0.02%  0.00 sec  0.00 sec 
[11/06 17:18:38    132s] (I)        5  Read routing blockages           0.00%  0.00 sec  0.00 sec 
[11/06 17:18:38    132s] (I)        5  Read boundary cut boxes          0.00%  0.00 sec  0.00 sec 
[11/06 17:18:38    132s] Extraction called for design 'mult_unsigned' of instances=1250 and nets=1511 using extraction engine 'preRoute' .
[11/06 17:18:38    132s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[11/06 17:18:38    132s] Type 'man IMPEXT-3530' for more detail.
[11/06 17:18:38    132s] PreRoute RC Extraction called for design mult_unsigned.
[11/06 17:18:38    132s] RC Extraction called in multi-corner(2) mode.
[11/06 17:18:38    132s] **WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
[11/06 17:18:38    132s] Type 'man IMPEXT-6197' for more detail.
[11/06 17:18:38    132s] RCMode: PreRoute
[11/06 17:18:38    132s]       RC Corner Indexes            0       1   
[11/06 17:18:38    132s] Capacitance Scaling Factor   : 1.00000 1.00000 
[11/06 17:18:38    132s] Resistance Scaling Factor    : 1.00000 1.00000 
[11/06 17:18:38    132s] Clock Cap. Scaling Factor    : 1.00000 1.00000 
[11/06 17:18:38    132s] Clock Res. Scaling Factor    : 1.00000 1.00000 
[11/06 17:18:38    132s] Shrink Factor                : 1.00000
[11/06 17:18:38    132s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[11/06 17:18:38    132s] 
[11/06 17:18:38    132s] Trim Metal Layers:
[11/06 17:18:38    132s] LayerId::1 widthSet size::1
[11/06 17:18:38    132s] LayerId::2 widthSet size::1
[11/06 17:18:38    132s] LayerId::3 widthSet size::1
[11/06 17:18:38    132s] LayerId::4 widthSet size::1
[11/06 17:18:38    132s] LayerId::5 widthSet size::1
[11/06 17:18:38    132s] LayerId::6 widthSet size::1
[11/06 17:18:38    132s] LayerId::7 widthSet size::1
[11/06 17:18:38    132s] LayerId::8 widthSet size::1
[11/06 17:18:38    132s] LayerId::9 widthSet size::1
[11/06 17:18:38    132s] LayerId::10 widthSet size::1
[11/06 17:18:38    132s] LayerId::11 widthSet size::1
[11/06 17:18:38    132s] Updating RC grid for preRoute extraction ...
[11/06 17:18:38    132s] eee: pegSigSF::1.070000
[11/06 17:18:38    132s] Initializing multi-corner resistance tables ...
[11/06 17:18:38    132s] eee: l::1 avDens::0.109233 usedTrk::245.773654 availTrk::2250.000000 sigTrk::245.773654
[11/06 17:18:38    132s] eee: l::2 avDens::0.171516 usedTrk::366.616056 availTrk::2137.500000 sigTrk::366.616056
[11/06 17:18:38    132s] eee: l::3 avDens::0.181240 usedTrk::407.790875 availTrk::2250.000000 sigTrk::407.790875
[11/06 17:18:38    132s] eee: l::4 avDens::0.064380 usedTrk::126.603772 availTrk::1966.500000 sigTrk::126.603772
[11/06 17:18:38    132s] eee: l::5 avDens::0.042689 usedTrk::53.788157 availTrk::1260.000000 sigTrk::53.788157
[11/06 17:18:38    132s] eee: l::6 avDens::0.003967 usedTrk::2.373977 availTrk::598.500000 sigTrk::2.373977
[11/06 17:18:38    132s] eee: l::7 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[11/06 17:18:38    132s] eee: l::8 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[11/06 17:18:38    132s] eee: l::9 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[11/06 17:18:38    132s] eee: l::10 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[11/06 17:18:38    132s] eee: l::11 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[11/06 17:18:38    132s] {RT rc_best 0 11 11 {8 0} {10 0} 2}
[11/06 17:18:38    132s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.208868 uaWl=1.000000 uaWlH=0.188031 aWlH=0.000000 lMod=0 pMax=0.814100 pMod=83 wcR=0.772700 newSi=0.001600 wHLS=1.931750 siPrev=0 viaL=0.000000 crit=0.000000 shortMod=0.000000 fMod=0.000000 
[11/06 17:18:38    132s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 2855.293M)
[11/06 17:18:38    132s] Compute RC Scale Done ...
[11/06 17:18:38    132s] OPERPROF: Starting HotSpotCal at level 1, MEM:2874.4M, EPOCH TIME: 1762467518.902492
[11/06 17:18:38    132s] [hotspot] +------------+---------------+---------------+
[11/06 17:18:38    132s] [hotspot] |            |   max hotspot | total hotspot |
[11/06 17:18:38    132s] [hotspot] +------------+---------------+---------------+
[11/06 17:18:38    132s] [hotspot] | normalized |          0.00 |          0.00 |
[11/06 17:18:38    132s] [hotspot] +------------+---------------+---------------+
[11/06 17:18:38    132s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[11/06 17:18:38    132s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[11/06 17:18:38    132s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.001, REAL:0.001, MEM:2890.4M, EPOCH TIME: 1762467518.903551
[11/06 17:18:38    132s] GigaOpt Checkpoint: Internal congRefineRouteType -postCTS -resetVeryShortNets -rescheduleForAdherence  
[11/06 17:18:38    132s] Begin: GigaOpt Route Type Constraints Refinement
[11/06 17:18:38    132s] *** CongRefineRouteType #2 [begin] (ccopt_design #1) : totSession cpu/real = 0:02:12.2/0:14:38.3 (0.2), mem = 2890.4M
[11/06 17:18:38    132s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.3822460.10
[11/06 17:18:38    132s] ### Creating RouteCongInterface, started
[11/06 17:18:38    132s] 
[11/06 17:18:38    132s] #optDebug:  {2, 1.000, 0.8500} {3, 0.885, 0.8500} {4, 0.770, 0.8500} {5, 0.656, 0.8500} {6, 0.541, 0.8500} {7, 0.426, 0.8500} {8, 0.311, 0.7654} {9, 0.082, 0.4854} {10, 0.082, 0.4854} {11, 0.041, 0.4418} 
[11/06 17:18:38    132s] 
[11/06 17:18:38    132s] #optDebug: {0, 1.000}
[11/06 17:18:38    132s] ### Creating RouteCongInterface, finished
[11/06 17:18:38    132s] Updated routing constraints on 0 nets.
[11/06 17:18:38    132s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.3822460.10
[11/06 17:18:38    132s] Bottom Preferred Layer:
[11/06 17:18:38    132s] +---------------+------------+----------+
[11/06 17:18:38    132s] |     Layer     |    CLK     |   Rule   |
[11/06 17:18:38    132s] +---------------+------------+----------+
[11/06 17:18:38    132s] | Metal3 (z=3)  |          4 | default  |
[11/06 17:18:38    132s] +---------------+------------+----------+
[11/06 17:18:38    132s] Via Pillar Rule:
[11/06 17:18:38    132s]     None
[11/06 17:18:38    132s] *** CongRefineRouteType #2 [finish] (ccopt_design #1) : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:02:12.2/0:14:38.3 (0.2), mem = 2890.4M
[11/06 17:18:38    132s] 
[11/06 17:18:38    132s] =============================================================================================
[11/06 17:18:38    132s]  Step TAT Report : CongRefineRouteType #2 / ccopt_design #1                     21.17-s075_1
[11/06 17:18:38    132s] =============================================================================================
[11/06 17:18:38    132s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[11/06 17:18:38    132s] ---------------------------------------------------------------------------------------------
[11/06 17:18:38    132s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (  80.2 % )     0:00:00.0 /  0:00:00.0    0.0
[11/06 17:18:38    132s] [ MISC                   ]          0:00:00.0  (  19.8 % )     0:00:00.0 /  0:00:00.0    0.0
[11/06 17:18:38    132s] ---------------------------------------------------------------------------------------------
[11/06 17:18:38    132s]  CongRefineRouteType #2 TOTAL       0:00:00.0  ( 100.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/06 17:18:38    132s] ---------------------------------------------------------------------------------------------
[11/06 17:18:38    132s] 
[11/06 17:18:38    132s] End: GigaOpt Route Type Constraints Refinement
[11/06 17:18:38    132s] skip EGR on cluster skew clock nets.
[11/06 17:18:38    132s] OPTC: user 20.0
[11/06 17:18:38    132s] AAE_INFO: opIsDesignInPostRouteState() is 0
[11/06 17:18:38    132s] #################################################################################
[11/06 17:18:38    132s] # Design Stage: PreRoute
[11/06 17:18:38    132s] # Design Name: mult_unsigned
[11/06 17:18:38    132s] # Design Mode: 90nm
[11/06 17:18:38    132s] # Analysis Mode: MMMC Non-OCV 
[11/06 17:18:38    132s] # Parasitics Mode: No SPEF/RCDB 
[11/06 17:18:38    132s] # Signoff Settings: SI Off 
[11/06 17:18:38    132s] #################################################################################
[11/06 17:18:39    132s] Calculate delays in BcWc mode...
[11/06 17:18:39    132s] Topological Sorting (REAL = 0:00:00.0, MEM = 2888.4M, InitMEM = 2888.4M)
[11/06 17:18:39    132s] Start delay calculation (fullDC) (1 T). (MEM=2888.37)
[11/06 17:18:39    132s] End AAE Lib Interpolated Model. (MEM=2899.89 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/06 17:18:39    132s] Total number of fetched objects 1509
[11/06 17:18:39    132s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/06 17:18:39    132s] End delay calculation. (MEM=2901.5 CPU=0:00:00.2 REAL=0:00:00.0)
[11/06 17:18:39    132s] End delay calculation (fullDC). (MEM=2901.5 CPU=0:00:00.3 REAL=0:00:00.0)
[11/06 17:18:39    132s] *** CDM Built up (cpu=0:00:00.3  real=0:00:01.0  mem= 2901.5M) ***
[11/06 17:18:39    132s] Begin: GigaOpt postEco DRV Optimization
[11/06 17:18:39    132s] GigaOpt Checkpoint: Internal optDRV -inPostEcoStage -smallScaleFixing -maxIter 3 -max_tran -max_cap -maxLocalDensity 0.98 -numThreads 1 -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC -postCTS
[11/06 17:18:39    132s] *** DrvOpt #4 [begin] (ccopt_design #1) : totSession cpu/real = 0:02:12.7/0:14:38.8 (0.2), mem = 2901.5M
[11/06 17:18:39    132s] Info: 4 nets with fixed/cover wires excluded.
[11/06 17:18:39    132s] Info: 4 clock nets excluded from IPO operation.
[11/06 17:18:39    132s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.3822460.11
[11/06 17:18:39    132s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[11/06 17:18:39    132s] ### Creating PhyDesignMc. totSessionCpu=0:02:13 mem=2901.5M
[11/06 17:18:39    132s] OPERPROF: Starting DPlace-Init at level 1, MEM:2901.5M, EPOCH TIME: 1762467519.379274
[11/06 17:18:39    132s] Processing tracks to init pin-track alignment.
[11/06 17:18:39    132s] z: 2, totalTracks: 1
[11/06 17:18:39    132s] z: 4, totalTracks: 1
[11/06 17:18:39    132s] z: 6, totalTracks: 1
[11/06 17:18:39    132s] z: 8, totalTracks: 1
[11/06 17:18:39    132s] #spOpts: hrOri=1 hrSnap=1 rpCkHalo=4 
[11/06 17:18:39    132s] All LLGs are deleted
[11/06 17:18:39    132s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/06 17:18:39    132s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/06 17:18:39    132s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2901.5M, EPOCH TIME: 1762467519.383101
[11/06 17:18:39    132s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2901.5M, EPOCH TIME: 1762467519.383224
[11/06 17:18:39    132s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2901.5M, EPOCH TIME: 1762467519.383504
[11/06 17:18:39    132s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/06 17:18:39    132s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/06 17:18:39    132s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:2901.5M, EPOCH TIME: 1762467519.384613
[11/06 17:18:39    132s] Max number of tech site patterns supported in site array is 256.
[11/06 17:18:39    132s] **ERROR: (IMPSP-365):	Design has inst(s) with SITE 'CoreSiteDouble', but the floorplan has no rows defined for this site. Any locations found for such insts will be illegal; create rows for this site to avoid this.
Type 'man IMPSP-365' for more detail.
[11/06 17:18:39    132s] Core basic site is CoreSite
[11/06 17:18:39    132s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:2901.5M, EPOCH TIME: 1762467519.407043
[11/06 17:18:39    132s] After signature check, allow fast init is true, keep pre-filter is true.
[11/06 17:18:39    132s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[11/06 17:18:39    132s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.000, REAL:0.000, MEM:2901.5M, EPOCH TIME: 1762467519.407374
[11/06 17:18:39    132s] Fast DP-INIT is on for default
[11/06 17:18:39    132s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[11/06 17:18:39    132s] Atter site array init, number of instance map data is 0.
[11/06 17:18:39    132s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.023, REAL:0.024, MEM:2901.5M, EPOCH TIME: 1762467519.408223
[11/06 17:18:39    132s] 
[11/06 17:18:39    132s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[11/06 17:18:39    132s] 
[11/06 17:18:39    132s]  Skipping Bad Lib Cell Checking (CMU) !
[11/06 17:18:39    132s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.025, REAL:0.025, MEM:2901.5M, EPOCH TIME: 1762467519.408867
[11/06 17:18:39    132s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2901.5M, EPOCH TIME: 1762467519.408915
[11/06 17:18:39    132s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.001, REAL:0.001, MEM:2917.5M, EPOCH TIME: 1762467519.409868
[11/06 17:18:39    132s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2917.5MB).
[11/06 17:18:39    132s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.031, REAL:0.031, MEM:2917.5M, EPOCH TIME: 1762467519.410180
[11/06 17:18:39    132s] TotalInstCnt at PhyDesignMc Initialization: 1250
[11/06 17:18:39    132s] ### Creating PhyDesignMc, finished. totSessionCpu=0:02:13 mem=2917.5M
[11/06 17:18:39    132s] ### Creating RouteCongInterface, started
[11/06 17:18:39    132s] 
[11/06 17:18:39    132s] #optDebug:  {2, 1.000, 0.8500} {3, 0.885, 0.8500} {4, 0.770, 0.8500} {5, 0.656, 0.8500} {6, 0.541, 0.8500} {7, 0.426, 0.7452} {8, 0.311, 0.6124} {9, 0.082, 0.3883} {10, 0.082, 0.3883} {11, 0.041, 0.3535} 
[11/06 17:18:39    132s] 
[11/06 17:18:39    132s] #optDebug: {0, 1.000}
[11/06 17:18:39    132s] ### Creating RouteCongInterface, finished
[11/06 17:18:39    132s] {MG  {8 0 1 0.025}  {10 0 5.8 0.14} }
[11/06 17:18:39    132s] ### Creating LA Mngr. totSessionCpu=0:02:13 mem=2917.5M
[11/06 17:18:39    132s] ### Creating LA Mngr, finished. totSessionCpu=0:02:13 mem=2917.5M
[11/06 17:18:39    132s] [GPS-DRV] Optimizer parameters ============================= 
[11/06 17:18:39    132s] [GPS-DRV] maxDensity (design): 0.95
[11/06 17:18:39    132s] [GPS-DRV] maxLocalDensity: 0.98
[11/06 17:18:39    132s] [GPS-DRV] MaxBufDistForPlaceBlk: 49 Microns
[11/06 17:18:39    132s] [GPS-DRV] All active and enabled setup views
[11/06 17:18:39    132s] [GPS-DRV]     worst_case
[11/06 17:18:39    132s] [GPS-DRV] MarginForMaxTran: 0.2 (in which tool's ExtraDrcMargin: 0.2)
[11/06 17:18:39    132s] [GPS-DRV] MarginForMaxCap : 0.2 (in which tool's ExtraDrcMargin: 0.2)
[11/06 17:18:39    132s] [GPS-DRV] maxFanoutCount on: Threshold = 75
[11/06 17:18:39    132s] [GPS-DRV] 2DC {5 0 0 0 0 0}
[11/06 17:18:39    132s] [GPS-DRV] timing-driven DRV settings {0 0 0 0 0 0}
[11/06 17:18:39    132s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:2936.6M, EPOCH TIME: 1762467519.536235
[11/06 17:18:39    132s] Found 0 hard placement blockage before merging.
[11/06 17:18:39    132s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:2936.6M, EPOCH TIME: 1762467519.536329
[11/06 17:18:39    132s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[11/06 17:18:39    132s] |        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
[11/06 17:18:39    132s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[11/06 17:18:39    132s] | nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
[11/06 17:18:39    132s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[11/06 17:18:39    132s] Info: violation cost 2286.701660 (cap = 626.790833, tran = 1659.910889, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[11/06 17:18:39    132s] |    50|   146|    -5.42|    40|    40|    -3.76|     0|     0|     0|     0|     0.05|     0.00|       0|       0|       0| 72.66%|          |         |
[11/06 17:18:40    133s] Info: violation cost 2282.290527 (cap = 626.790833, tran = 1655.499878, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[11/06 17:18:40    133s] |    40|    40|    -5.42|    40|    40|    -3.76|     0|     0|     0|     0|     0.05|     0.00|       6|       0|       4| 72.89%| 0:00:01.0|  2975.2M|
[11/06 17:18:40    133s] Info: violation cost 2282.290527 (cap = 626.790833, tran = 1655.499878, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[11/06 17:18:40    133s] |    40|    40|    -5.42|    40|    40|    -3.76|     0|     0|     0|     0|     0.05|     0.00|       0|       0|       0| 72.89%| 0:00:00.0|  2975.2M|
[11/06 17:18:40    133s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[11/06 17:18:40    133s] 
[11/06 17:18:40    133s] ###############################################################################
[11/06 17:18:40    133s] #
[11/06 17:18:40    133s] #  Large fanout net report:  
[11/06 17:18:40    133s] #     - there is 0 high fanout ( > 75) net in the design. (excluding clock nets)
[11/06 17:18:40    133s] #     - current density: 72.89
[11/06 17:18:40    133s] #
[11/06 17:18:40    133s] #  List of high fanout nets:
[11/06 17:18:40    133s] #
[11/06 17:18:40    133s] ###############################################################################
[11/06 17:18:40    133s] Bottom Preferred Layer:
[11/06 17:18:40    133s] +---------------+------------+----------+
[11/06 17:18:40    133s] |     Layer     |    CLK     |   Rule   |
[11/06 17:18:40    133s] +---------------+------------+----------+
[11/06 17:18:40    133s] | Metal3 (z=3)  |          4 | default  |
[11/06 17:18:40    133s] +---------------+------------+----------+
[11/06 17:18:40    133s] Via Pillar Rule:
[11/06 17:18:40    133s]     None
[11/06 17:18:40    133s] 
[11/06 17:18:40    133s] 
[11/06 17:18:40    133s] =======================================================================
[11/06 17:18:40    133s]                 Reasons for remaining drv violations
[11/06 17:18:40    133s] =======================================================================
[11/06 17:18:40    133s] *info: Total 40 net(s) have violations which can't be fixed by DRV optimization.
[11/06 17:18:40    133s] 
[11/06 17:18:40    133s] MultiBuffering failure reasons
[11/06 17:18:40    133s] ------------------------------------------------
[11/06 17:18:40    133s] *info:    40 net(s): Could not be fixed because the gain is not enough.
[11/06 17:18:40    133s] 
[11/06 17:18:40    133s] 
[11/06 17:18:40    133s] *** Finish DRV Fixing (cpu=0:00:00.8 real=0:00:01.0 mem=2975.2M) ***
[11/06 17:18:40    133s] 
[11/06 17:18:40    133s] Deleting 0 temporary hard placement blockage(s).
[11/06 17:18:40    133s] Total-nets :: 1475, Stn-nets :: 2, ratio :: 0.135593 %, Total-len 15817.2, Stn-len 290.55
[11/06 17:18:40    133s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2956.1M, EPOCH TIME: 1762467520.393309
[11/06 17:18:40    133s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:1256).
[11/06 17:18:40    133s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/06 17:18:40    133s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/06 17:18:40    133s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/06 17:18:40    133s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.004, REAL:0.004, MEM:2895.1M, EPOCH TIME: 1762467520.397725
[11/06 17:18:40    133s] TotalInstCnt at PhyDesignMc Destruction: 1256
[11/06 17:18:40    133s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.3822460.11
[11/06 17:18:40    133s] *** DrvOpt #4 [finish] (ccopt_design #1) : cpu/real = 0:00:01.0/0:00:01.0 (1.0), totSession cpu/real = 0:02:13.7/0:14:39.8 (0.2), mem = 2895.1M
[11/06 17:18:40    133s] 
[11/06 17:18:40    133s] =============================================================================================
[11/06 17:18:40    133s]  Step TAT Report : DrvOpt #4 / ccopt_design #1                                  21.17-s075_1
[11/06 17:18:40    133s] =============================================================================================
[11/06 17:18:40    133s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[11/06 17:18:40    133s] ---------------------------------------------------------------------------------------------
[11/06 17:18:40    133s] [ SlackTraversorInit     ]      1   0:00:00.0  (   2.2 % )     0:00:00.0 /  0:00:00.0    0.9
[11/06 17:18:40    133s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/06 17:18:40    133s] [ PlacerInterfaceInit    ]      1   0:00:00.0  (   3.7 % )     0:00:00.0 /  0:00:00.0    0.8
[11/06 17:18:40    133s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.0
[11/06 17:18:40    133s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   0.5 % )     0:00:00.0 /  0:00:00.0    0.0
[11/06 17:18:40    133s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/06 17:18:40    133s] [ OptimizationStep       ]      1   0:00:00.0  (   0.0 % )     0:00:00.8 /  0:00:00.8    1.0
[11/06 17:18:40    133s] [ OptSingleIteration     ]      2   0:00:00.0  (   0.1 % )     0:00:00.8 /  0:00:00.8    1.0
[11/06 17:18:40    133s] [ OptGetWeight           ]      3   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/06 17:18:40    133s] [ OptEval                ]      3   0:00:00.7  (  72.2 % )     0:00:00.7 /  0:00:00.7    1.0
[11/06 17:18:40    133s] [ OptCommit              ]      3   0:00:00.0  (   0.5 % )     0:00:00.0 /  0:00:00.0    0.0
[11/06 17:18:40    133s] [ PostCommitDelayUpdate  ]      2   0:00:00.0  (   0.2 % )     0:00:00.1 /  0:00:00.1    1.0
[11/06 17:18:40    133s] [ IncrDelayCalc          ]     10   0:00:00.1  (   5.4 % )     0:00:00.1 /  0:00:00.1    1.1
[11/06 17:18:40    133s] [ DrvFindVioNets         ]      3   0:00:00.0  (   1.0 % )     0:00:00.0 /  0:00:00.0    1.0
[11/06 17:18:40    133s] [ DrvComputeSummary      ]      3   0:00:00.0  (   0.4 % )     0:00:00.0 /  0:00:00.0    0.0
[11/06 17:18:40    133s] [ IncrTimingUpdate       ]      2   0:00:00.0  (   1.0 % )     0:00:00.0 /  0:00:00.0    1.0
[11/06 17:18:40    133s] [ MISC                   ]          0:00:00.1  (  12.4 % )     0:00:00.1 /  0:00:00.1    0.9
[11/06 17:18:40    133s] ---------------------------------------------------------------------------------------------
[11/06 17:18:40    133s]  DrvOpt #4 TOTAL                    0:00:01.0  ( 100.0 % )     0:00:01.0 /  0:00:01.0    1.0
[11/06 17:18:40    133s] ---------------------------------------------------------------------------------------------
[11/06 17:18:40    133s] 
[11/06 17:18:40    133s] End: GigaOpt postEco DRV Optimization
[11/06 17:18:40    133s] **INFO: Flow update: Design timing is met.
[11/06 17:18:40    133s] Running refinePlace -preserveRouting true -hardFence false
[11/06 17:18:40    133s] OPERPROF: Starting RefinePlace2 at level 1, MEM:2895.1M, EPOCH TIME: 1762467520.400257
[11/06 17:18:40    133s] OPERPROF:   Starting RefinePlaceInit at level 2, MEM:2895.1M, EPOCH TIME: 1762467520.400311
[11/06 17:18:40    133s] OPERPROF:     Starting DPlace-Init at level 3, MEM:2895.1M, EPOCH TIME: 1762467520.400375
[11/06 17:18:40    133s] Processing tracks to init pin-track alignment.
[11/06 17:18:40    133s] z: 2, totalTracks: 1
[11/06 17:18:40    133s] z: 4, totalTracks: 1
[11/06 17:18:40    133s] z: 6, totalTracks: 1
[11/06 17:18:40    133s] z: 8, totalTracks: 1
[11/06 17:18:40    133s] #spOpts: hrOri=1 hrSnap=1 rpCkHalo=4 
[11/06 17:18:40    133s] OPERPROF:       Starting spInitSiteArr at level 4, MEM:2895.1M, EPOCH TIME: 1762467520.404083
[11/06 17:18:40    133s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/06 17:18:40    133s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/06 17:18:40    133s] 
[11/06 17:18:40    133s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[11/06 17:18:40    133s] 
[11/06 17:18:40    133s]  Skipping Bad Lib Cell Checking (CMU) !
[11/06 17:18:40    133s] OPERPROF:       Finished spInitSiteArr at level 4, CPU:0.025, REAL:0.025, MEM:2895.1M, EPOCH TIME: 1762467520.429385
[11/06 17:18:40    133s] OPERPROF:       Starting PlacementInitSBTree at level 4, MEM:2895.1M, EPOCH TIME: 1762467520.429459
[11/06 17:18:40    133s] OPERPROF:       Finished PlacementInitSBTree at level 4, CPU:0.000, REAL:0.000, MEM:2895.1M, EPOCH TIME: 1762467520.429749
[11/06 17:18:40    133s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2895.1MB).
[11/06 17:18:40    133s] OPERPROF:     Finished DPlace-Init at level 3, CPU:0.030, REAL:0.030, MEM:2895.1M, EPOCH TIME: 1762467520.430028
[11/06 17:18:40    133s] OPERPROF:   Finished RefinePlaceInit at level 2, CPU:0.030, REAL:0.030, MEM:2895.1M, EPOCH TIME: 1762467520.430083
[11/06 17:18:40    133s] TDRefine: refinePlace mode is spiral
[11/06 17:18:40    133s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.3822460.9
[11/06 17:18:40    133s] OPERPROF:   Starting RefinePlace at level 2, MEM:2895.1M, EPOCH TIME: 1762467520.430144
[11/06 17:18:40    133s] *** Starting refinePlace (0:02:14 mem=2895.1M) ***
[11/06 17:18:40    133s] Total net bbox length = 1.308e+04 (6.690e+03 6.389e+03) (ext = 1.052e+03)
[11/06 17:18:40    133s] 
[11/06 17:18:40    133s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[11/06 17:18:40    133s] **WARN: (IMPSP-5140):	Global net connect rules have not been created. Added  insts would have no supply connectivity, and would fail DRC.
[11/06 17:18:40    133s] Type 'man IMPSP-5140' for more detail.
[11/06 17:18:40    133s] **WARN: (IMPSP-315):	Found 1256 instances insts with no PG Term connections.
[11/06 17:18:40    133s] Type 'man IMPSP-315' for more detail.
[11/06 17:18:40    133s] (I)      Default pattern map key = mult_unsigned_default.
[11/06 17:18:40    133s] (I)      Default pattern map key = mult_unsigned_default.
[11/06 17:18:40    133s] 
[11/06 17:18:40    133s] Starting Small incrNP...
[11/06 17:18:40    133s] User Input Parameters:
[11/06 17:18:40    133s] - Congestion Driven    : Off
[11/06 17:18:40    133s] - Timing Driven        : Off
[11/06 17:18:40    133s] - Area-Violation Based : Off
[11/06 17:18:40    133s] - Start Rollback Level : -5
[11/06 17:18:40    133s] - Legalized            : On
[11/06 17:18:40    133s] - Window Based         : Off
[11/06 17:18:40    133s] - eDen incr mode       : Off
[11/06 17:18:40    133s] - Small incr mode      : On
[11/06 17:18:40    133s] 
[11/06 17:18:40    133s] OPERPROF:     Starting spReportDensityMap (exclude fixed instaces) at level 3, MEM:2895.1M, EPOCH TIME: 1762467520.433990
[11/06 17:18:40    133s] OPERPROF:       Starting Cal-LLG-Density-Map at level 4, MEM:2895.1M, EPOCH TIME: 1762467520.434278
[11/06 17:18:40    133s] OPERPROF:       Finished Cal-LLG-Density-Map at level 4, CPU:0.001, REAL:0.000, MEM:2895.1M, EPOCH TIME: 1762467520.434778
[11/06 17:18:40    133s] default core: bins with density > 0.750 = 35.00 % ( 7 / 20 )
[11/06 17:18:40    133s] Density distribution unevenness ratio = 3.547%
[11/06 17:18:40    133s] Density distribution unevenness ratio (U70) = 3.547%
[11/06 17:18:40    133s] Density distribution unevenness ratio (U80) = 0.580%
[11/06 17:18:40    133s] Density distribution unevenness ratio (U90) = 0.000%
[11/06 17:18:40    133s] OPERPROF:     Finished spReportDensityMap (exclude fixed instaces) at level 3, CPU:0.001, REAL:0.001, MEM:2895.1M, EPOCH TIME: 1762467520.434879
[11/06 17:18:40    133s] cost 0.841860, thresh 1.000000
[11/06 17:18:40    133s] Skipped incrNP (cpu=0:00:00.0, real=0:00:00.0, mem=2895.1M)
[11/06 17:18:40    133s] End of Small incrNP (cpu=0:00:00.0, real=0:00:00.0)
[11/06 17:18:40    133s] OPERPROF:     Starting RefinePlace2 at level 3, MEM:2895.1M, EPOCH TIME: 1762467520.435025
[11/06 17:18:40    133s] Starting refinePlace ...
[11/06 17:18:40    133s] (I)      Default pattern map key = mult_unsigned_default.
[11/06 17:18:40    133s] One DDP V2 for no tweak run.
[11/06 17:18:40    133s] (I)      Default pattern map key = mult_unsigned_default.
[11/06 17:18:40    133s] OPERPROF:       Starting AdvanceDataManager::initSiteMarkMT at level 4, MEM:2895.1M, EPOCH TIME: 1762467520.439400
[11/06 17:18:40    133s] DDP initSite1 nrRow 40 nrJob 40
[11/06 17:18:40    133s] OPERPROF:         Starting AdvanceDataManager::initSite1 at level 5, MEM:2895.1M, EPOCH TIME: 1762467520.439454
[11/06 17:18:40    133s] OPERPROF:         Finished AdvanceDataManager::initSite1 at level 5, CPU:0.000, REAL:0.000, MEM:2895.1M, EPOCH TIME: 1762467520.439510
[11/06 17:18:40    133s] OPERPROF:         Starting AdvanceDataManager::markSite at level 5, MEM:2895.1M, EPOCH TIME: 1762467520.439545
[11/06 17:18:40    133s] DDP markSite nrRow 40 nrJob 40
[11/06 17:18:40    133s] OPERPROF:         Finished AdvanceDataManager::markSite at level 5, CPU:0.000, REAL:0.000, MEM:2895.1M, EPOCH TIME: 1762467520.439628
[11/06 17:18:40    133s] OPERPROF:       Finished AdvanceDataManager::initSiteMarkMT at level 4, CPU:0.000, REAL:0.000, MEM:2895.1M, EPOCH TIME: 1762467520.439668
[11/06 17:18:40    133s]   Spread Effort: high, pre-route mode, useDDP on.
[11/06 17:18:40    133s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=2895.1MB) @(0:02:14 - 0:02:14).
[11/06 17:18:40    133s] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[11/06 17:18:40    133s] wireLenOptFixPriorityInst 200 inst fixed
[11/06 17:18:40    133s] 
[11/06 17:18:40    133s] Running Spiral with 1 thread in Normal Mode  fetchWidth=8 
[11/06 17:18:40    133s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): Rebuild thread pool 0x7f89c3eccc98.
[11/06 17:18:40    133s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): 0 out of 1 thread pools are available.
[11/06 17:18:40    133s] Move report: legalization moves 10 insts, mean move: 1.74 um, max move: 3.40 um spiral
[11/06 17:18:40    133s] 	Max move on inst (FE_OFC149_mul_26_12_n_229): (30.80, 42.75) --> (27.40, 42.75)
[11/06 17:18:40    133s] [CPU] RefinePlace/Spiral (cpu=0:00:00.0, real=0:00:00.0)
[11/06 17:18:40    133s] [CPU] RefinePlace/Commit (cpu=0:00:00.0, real=0:00:00.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:00.0, real=0:00:00.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[11/06 17:18:40    133s] [CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=2867.1MB) @(0:02:14 - 0:02:14).
[11/06 17:18:40    133s] Move report: Detail placement moves 10 insts, mean move: 1.74 um, max move: 3.40 um 
[11/06 17:18:40    133s] 	Max move on inst (FE_OFC149_mul_26_12_n_229): (30.80, 42.75) --> (27.40, 42.75)
[11/06 17:18:40    133s] 	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 2867.1MB
[11/06 17:18:40    133s] Statistics of distance of Instance movement in refine placement:
[11/06 17:18:40    133s]   maximum (X+Y) =         3.40 um
[11/06 17:18:40    133s]   inst (FE_OFC149_mul_26_12_n_229) with max move: (30.8, 42.75) -> (27.4, 42.75)
[11/06 17:18:40    133s]   mean    (X+Y) =         1.74 um
[11/06 17:18:40    133s] Summary Report:
[11/06 17:18:40    133s] Instances move: 10 (out of 1253 movable)
[11/06 17:18:40    133s] Instances flipped: 0
[11/06 17:18:40    133s] Mean displacement: 1.74 um
[11/06 17:18:40    133s] Max displacement: 3.40 um (Instance: FE_OFC149_mul_26_12_n_229) (30.8, 42.75) -> (27.4, 42.75)
[11/06 17:18:40    133s] 	Length: 5 sites, height: 1 rows, site name: CoreSiteDouble, cell type: BUFX2
[11/06 17:18:40    133s] Total instances moved : 10
[11/06 17:18:40    133s] OPERPROF:     Finished RefinePlace2 at level 3, CPU:0.044, REAL:0.043, MEM:2867.1M, EPOCH TIME: 1762467520.477955
[11/06 17:18:40    133s] Total net bbox length = 1.310e+04 (6.702e+03 6.397e+03) (ext = 1.052e+03)
[11/06 17:18:40    133s] Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 2867.1MB
[11/06 17:18:40    133s] [CPU] RefinePlace/total (cpu=0:00:00.0, real=0:00:00.0, mem=2867.1MB) @(0:02:14 - 0:02:14).
[11/06 17:18:40    133s] *** Finished refinePlace (0:02:14 mem=2867.1M) ***
[11/06 17:18:40    133s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.3822460.9
[11/06 17:18:40    133s] OPERPROF:   Finished RefinePlace at level 2, CPU:0.050, REAL:0.049, MEM:2867.1M, EPOCH TIME: 1762467520.478707
[11/06 17:18:40    133s] OPERPROF:   Starting spDPlaceCleanup(auto) at level 2, MEM:2867.1M, EPOCH TIME: 1762467520.478751
[11/06 17:18:40    133s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:1256).
[11/06 17:18:40    133s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/06 17:18:40    133s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/06 17:18:40    133s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/06 17:18:40    133s] OPERPROF:   Finished spDPlaceCleanup(auto) at level 2, CPU:0.005, REAL:0.005, MEM:2864.1M, EPOCH TIME: 1762467520.483530
[11/06 17:18:40    133s] OPERPROF: Finished RefinePlace2 at level 1, CPU:0.084, REAL:0.083, MEM:2864.1M, EPOCH TIME: 1762467520.483605
[11/06 17:18:40    133s] **INFO: Flow update: Design timing is met.
[11/06 17:18:40    133s] **INFO: Flow update: Design timing is met.
[11/06 17:18:40    133s] **INFO: Flow update: Design timing is met.
[11/06 17:18:40    133s] #optDebug: fT-D <X 1 0 0 0>
[11/06 17:18:40    133s] Register exp ratio and priority group on 0 nets on 1515 nets : 
[11/06 17:18:40    133s] 
[11/06 17:18:40    133s] Active setup views:
[11/06 17:18:40    133s]  worst_case
[11/06 17:18:40    133s]   Dominating endpoints: 0
[11/06 17:18:40    133s]   Dominating TNS: -0.000
[11/06 17:18:40    133s] 
[11/06 17:18:40    133s] Extraction called for design 'mult_unsigned' of instances=1256 and nets=1517 using extraction engine 'preRoute' .
[11/06 17:18:40    133s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[11/06 17:18:40    133s] Type 'man IMPEXT-3530' for more detail.
[11/06 17:18:40    133s] PreRoute RC Extraction called for design mult_unsigned.
[11/06 17:18:40    133s] RC Extraction called in multi-corner(2) mode.
[11/06 17:18:40    133s] **WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
[11/06 17:18:40    133s] Type 'man IMPEXT-6197' for more detail.
[11/06 17:18:40    133s] RCMode: PreRoute
[11/06 17:18:40    133s]       RC Corner Indexes            0       1   
[11/06 17:18:40    133s] Capacitance Scaling Factor   : 1.00000 1.00000 
[11/06 17:18:40    133s] Resistance Scaling Factor    : 1.00000 1.00000 
[11/06 17:18:40    133s] Clock Cap. Scaling Factor    : 1.00000 1.00000 
[11/06 17:18:40    133s] Clock Res. Scaling Factor    : 1.00000 1.00000 
[11/06 17:18:40    133s] Shrink Factor                : 1.00000
[11/06 17:18:40    133s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[11/06 17:18:40    133s] 
[11/06 17:18:40    133s] Trim Metal Layers:
[11/06 17:18:40    133s] LayerId::1 widthSet size::1
[11/06 17:18:40    133s] LayerId::2 widthSet size::1
[11/06 17:18:40    133s] LayerId::3 widthSet size::1
[11/06 17:18:40    133s] LayerId::4 widthSet size::1
[11/06 17:18:40    133s] LayerId::5 widthSet size::1
[11/06 17:18:40    133s] LayerId::6 widthSet size::1
[11/06 17:18:40    133s] LayerId::7 widthSet size::1
[11/06 17:18:40    133s] LayerId::8 widthSet size::1
[11/06 17:18:40    133s] LayerId::9 widthSet size::1
[11/06 17:18:40    133s] LayerId::10 widthSet size::1
[11/06 17:18:40    133s] LayerId::11 widthSet size::1
[11/06 17:18:40    133s] Updating RC grid for preRoute extraction ...
[11/06 17:18:40    133s] eee: pegSigSF::1.070000
[11/06 17:18:40    133s] Initializing multi-corner resistance tables ...
[11/06 17:18:40    133s] eee: l::1 avDens::0.109233 usedTrk::245.773888 availTrk::2250.000000 sigTrk::245.773888
[11/06 17:18:40    133s] eee: l::2 avDens::0.171519 usedTrk::366.621026 availTrk::2137.500000 sigTrk::366.621026
[11/06 17:18:40    133s] eee: l::3 avDens::0.181240 usedTrk::407.790875 availTrk::2250.000000 sigTrk::407.790875
[11/06 17:18:40    133s] eee: l::4 avDens::0.064380 usedTrk::126.603772 availTrk::1966.500000 sigTrk::126.603772
[11/06 17:18:40    133s] eee: l::5 avDens::0.042689 usedTrk::53.788157 availTrk::1260.000000 sigTrk::53.788157
[11/06 17:18:40    133s] eee: l::6 avDens::0.003967 usedTrk::2.373977 availTrk::598.500000 sigTrk::2.373977
[11/06 17:18:40    133s] eee: l::7 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[11/06 17:18:40    133s] eee: l::8 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[11/06 17:18:40    133s] eee: l::9 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[11/06 17:18:40    133s] eee: l::10 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[11/06 17:18:40    133s] eee: l::11 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[11/06 17:18:40    133s] {RT rc_best 0 11 11 {8 0} {10 0} 2}
[11/06 17:18:40    133s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.208868 uaWl=1.000000 uaWlH=0.188030 aWlH=0.000000 lMod=0 pMax=0.814100 pMod=83 wcR=0.772700 newSi=0.001600 wHLS=1.931750 siPrev=0 viaL=0.000000 crit=0.000000 shortMod=0.000000 fMod=0.000000 
[11/06 17:18:40    133s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 2924.770M)
[11/06 17:18:40    133s] Starting delay calculation for Setup views
[11/06 17:18:40    133s] AAE_INFO: opIsDesignInPostRouteState() is 0
[11/06 17:18:40    133s] #################################################################################
[11/06 17:18:40    133s] # Design Stage: PreRoute
[11/06 17:18:40    133s] # Design Name: mult_unsigned
[11/06 17:18:40    133s] # Design Mode: 90nm
[11/06 17:18:40    133s] # Analysis Mode: MMMC Non-OCV 
[11/06 17:18:40    133s] # Parasitics Mode: No SPEF/RCDB 
[11/06 17:18:40    133s] # Signoff Settings: SI Off 
[11/06 17:18:40    133s] #################################################################################
[11/06 17:18:40    133s] Calculate delays in BcWc mode...
[11/06 17:18:40    133s] Topological Sorting (REAL = 0:00:00.0, MEM = 2922.8M, InitMEM = 2922.8M)
[11/06 17:18:40    133s] Start delay calculation (fullDC) (1 T). (MEM=2922.77)
[11/06 17:18:40    134s] End AAE Lib Interpolated Model. (MEM=2934.29 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/06 17:18:40    134s] Total number of fetched objects 1515
[11/06 17:18:40    134s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/06 17:18:40    134s] End delay calculation. (MEM=2921.36 CPU=0:00:00.2 REAL=0:00:00.0)
[11/06 17:18:40    134s] End delay calculation (fullDC). (MEM=2921.36 CPU=0:00:00.3 REAL=0:00:00.0)
[11/06 17:18:40    134s] *** CDM Built up (cpu=0:00:00.3  real=0:00:00.0  mem= 2921.4M) ***
[11/06 17:18:41    134s] *** Done Building Timing Graph (cpu=0:00:00.5 real=0:00:01.0 totSessionCpu=0:02:14 mem=2921.4M)
[11/06 17:18:41    134s] OPTC: user 20.0
[11/06 17:18:41    134s] Reported timing to dir ./timingReports
[11/06 17:18:41    134s] **optDesign ... cpu = 0:00:18, real = 0:00:19, mem = 2302.3M, totSessionCpu=0:02:14 **
[11/06 17:18:41    134s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2866.4M, EPOCH TIME: 1762467521.054899
[11/06 17:18:41    134s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/06 17:18:41    134s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/06 17:18:41    134s] 
[11/06 17:18:41    134s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[11/06 17:18:41    134s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.025, REAL:0.025, MEM:2866.4M, EPOCH TIME: 1762467521.079766
[11/06 17:18:41    134s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:3).
[11/06 17:18:41    134s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/06 17:18:42    134s] 
------------------------------------------------------------------
     optDesign Final Summary
------------------------------------------------------------------

Setup views included:
 worst_case 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.046  |  0.046  |  3.019  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   240   |   160   |   80    |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |     40 (40)      |   -3.701   |     40 (40)      |
|   max_tran     |     40 (40)      |   -5.362   |     40 (40)      |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

OPERPROF: Starting spInitSiteArr at level 1, MEM:2882.5M, EPOCH TIME: 1762467522.454651
[11/06 17:18:42    134s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/06 17:18:42    134s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/06 17:18:42    134s] 
[11/06 17:18:42    134s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[11/06 17:18:42    134s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.025, REAL:0.025, MEM:2882.5M, EPOCH TIME: 1762467522.479954
[11/06 17:18:42    134s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:3).
[11/06 17:18:42    134s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/06 17:18:42    134s] Density: 72.891%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------------

[11/06 17:18:42    134s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2882.5M, EPOCH TIME: 1762467522.485583
[11/06 17:18:42    134s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/06 17:18:42    134s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/06 17:18:42    134s] 
[11/06 17:18:42    134s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[11/06 17:18:42    134s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.024, REAL:0.024, MEM:2882.5M, EPOCH TIME: 1762467522.509659
[11/06 17:18:42    134s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:3).
[11/06 17:18:42    134s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/06 17:18:42    134s] **optDesign ... cpu = 0:00:19, real = 0:00:20, mem = 2306.6M, totSessionCpu=0:02:15 **
[11/06 17:18:42    134s] 
[11/06 17:18:42    134s] TimeStamp Deleting Cell Server Begin ...
[11/06 17:18:42    134s] Deleting Lib Analyzer.
[11/06 17:18:42    134s] 
[11/06 17:18:42    134s] TimeStamp Deleting Cell Server End ...
[11/06 17:18:42    134s] *** Finished optDesign ***
[11/06 17:18:42    134s] 
[11/06 17:18:42    134s] 	OPT_RUNTIME:          optDesign (count =  3): (cpu=0:00:24.7 real=0:00:26.2)
[11/06 17:18:42    134s] 	OPT_RUNTIME:                ofo (count =  1): (cpu=0:00:00.9 real=0:00:00.9)
[11/06 17:18:42    134s] 	OPT_RUNTIME:            reclaim (count =  2): (cpu=0:00:02.1 real=0:00:02.1)
[11/06 17:18:42    134s] 	OPT_RUNTIME:          postGROpt (count =  1): (cpu=0:00:01.6 real=0:00:01.6)
[11/06 17:18:42    134s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[11/06 17:18:42    134s] Info: Destroy the CCOpt slew target map.
[11/06 17:18:42    134s] clean pInstBBox. size 0
[11/06 17:18:42    134s] Set place::cacheFPlanSiteMark to 0
[11/06 17:18:42    134s] All LLGs are deleted
[11/06 17:18:42    134s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/06 17:18:42    134s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/06 17:18:42    134s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2883.5M, EPOCH TIME: 1762467522.576630
[11/06 17:18:42    134s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2883.5M, EPOCH TIME: 1762467522.576728
[11/06 17:18:42    134s] Info: pop threads available for lower-level modules during optimization.
[11/06 17:18:42    134s] 
[11/06 17:18:42    134s] *** Summary of all messages that are not suppressed in this session:
[11/06 17:18:42    134s] Severity  ID               Count  Summary                                  
[11/06 17:18:42    134s] WARNING   IMPEXT-6197          5  The Cap table file is not specified. Thi...
[11/06 17:18:42    134s] WARNING   IMPEXT-2882         10  Unable to find the resistance for via '%...
[11/06 17:18:42    134s] WARNING   IMPEXT-3530          5  The process node is not set. Use the com...
[11/06 17:18:42    134s] WARNING   IMPSP-5140           4  Global net connect rules have not been c...
[11/06 17:18:42    134s] WARNING   IMPSP-315            4  Found %d instances insts with no PG Term...
[11/06 17:18:42    134s] WARNING   IMPSP-9025           1  No scan chain specified/traced.          
[11/06 17:18:42    134s] ERROR     IMPSP-365            1  Design has inst(s) with SITE '%s', but t...
[11/06 17:18:42    134s] WARNING   IMPCCOPT-1261       34  The skew target of %s for %s in %sdelay ...
[11/06 17:18:42    134s] WARNING   IMPTCM-77            2  Option "%s" for command %s is obsolete a...
[11/06 17:18:42    134s] *** Message Summary: 65 warning(s), 1 error(s)
[11/06 17:18:42    134s] 
[11/06 17:18:42    134s] *** ccopt_design #1 [finish] : cpu/real = 0:00:26.3/0:00:27.8 (0.9), totSession cpu/real = 0:02:14.7/0:14:42.0 (0.2), mem = 2883.5M
[11/06 17:18:42    134s] 
[11/06 17:18:42    134s] =============================================================================================
[11/06 17:18:42    134s]  Final TAT Report : ccopt_design #1                                             21.17-s075_1
[11/06 17:18:42    134s] =============================================================================================
[11/06 17:18:42    134s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[11/06 17:18:42    134s] ---------------------------------------------------------------------------------------------
[11/06 17:18:42    134s] [ InitOpt                ]      1   0:00:02.1  (   7.6 % )     0:00:02.8 /  0:00:02.7    1.0
[11/06 17:18:42    134s] [ GlobalOpt              ]      1   0:00:00.9  (   3.2 % )     0:00:00.9 /  0:00:00.9    1.0
[11/06 17:18:42    134s] [ DrvOpt                 ]      4   0:00:05.5  (  19.7 % )     0:00:05.6 /  0:00:05.6    1.0
[11/06 17:18:42    134s] [ SimplifyNetlist        ]      1   0:00:00.8  (   3.0 % )     0:00:00.8 /  0:00:00.8    1.0
[11/06 17:18:42    134s] [ AreaOpt                ]      3   0:00:05.2  (  18.7 % )     0:00:05.3 /  0:00:05.3    1.0
[11/06 17:18:42    134s] [ ViewPruning            ]      8   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.8
[11/06 17:18:42    134s] [ OptSummaryReport       ]      3   0:00:00.2  (   0.8 % )     0:00:02.2 /  0:00:01.0    0.5
[11/06 17:18:42    134s] [ DrvReport              ]      3   0:00:01.2  (   4.4 % )     0:00:01.2 /  0:00:00.1    0.1
[11/06 17:18:42    134s] [ CongRefineRouteType    ]      2   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.7
[11/06 17:18:42    134s] [ SlackTraversorInit     ]      4   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.9
[11/06 17:18:42    134s] [ PowerInterfaceInit     ]      4   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/06 17:18:42    134s] [ PlacerInterfaceInit    ]      3   0:00:00.1  (   0.4 % )     0:00:00.1 /  0:00:00.1    1.0
[11/06 17:18:42    134s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/06 17:18:42    134s] [ ReportCapViolation     ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    1.5
[11/06 17:18:42    134s] [ IncrReplace            ]      1   0:00:00.1  (   0.3 % )     0:00:00.1 /  0:00:00.1    0.9
[11/06 17:18:42    134s] [ RefinePlace            ]      3   0:00:00.4  (   1.3 % )     0:00:00.4 /  0:00:00.4    1.0
[11/06 17:18:42    134s] [ CTS                    ]      1   0:00:07.2  (  25.8 % )     0:00:07.8 /  0:00:07.6    1.0
[11/06 17:18:42    134s] [ EarlyGlobalRoute       ]      6   0:00:00.4  (   1.3 % )     0:00:00.4 /  0:00:00.4    1.0
[11/06 17:18:42    134s] [ ExtractRC              ]      5   0:00:00.1  (   0.5 % )     0:00:00.1 /  0:00:00.1    1.0
[11/06 17:18:42    134s] [ TimingUpdate           ]     29   0:00:00.4  (   1.4 % )     0:00:01.1 /  0:00:01.1    1.0
[11/06 17:18:42    134s] [ FullDelayCalc          ]      5   0:00:01.6  (   5.6 % )     0:00:01.6 /  0:00:01.5    1.0
[11/06 17:18:42    134s] [ TimingReport           ]      3   0:00:00.1  (   0.3 % )     0:00:00.1 /  0:00:00.1    0.8
[11/06 17:18:42    134s] [ GenerateReports        ]      1   0:00:00.2  (   0.6 % )     0:00:00.2 /  0:00:00.1    0.8
[11/06 17:18:42    134s] [ MISC                   ]          0:00:01.4  (   5.0 % )     0:00:01.4 /  0:00:01.4    1.0
[11/06 17:18:42    134s] ---------------------------------------------------------------------------------------------
[11/06 17:18:42    134s]  ccopt_design #1 TOTAL              0:00:27.8  ( 100.0 % )     0:00:27.8 /  0:00:26.3    0.9
[11/06 17:18:42    134s] ---------------------------------------------------------------------------------------------
[11/06 17:18:42    134s] 
[11/06 17:18:42    134s] #% End ccopt_design (date=11/06 17:18:42, total cpu=0:00:26.3, real=0:00:28.0, peak res=2325.1M, current mem=2196.5M)
[11/06 17:20:36    145s] <CMD> setNanoRouteMode -quiet -routeTopRoutingLayer 11
[11/06 17:20:36    145s] #WARNING (NRIF-91) Option setNanoRouteMode -routeTopRoutingLayer is obsolete. It will continue to work for the current release. To ensure compatibility with future releases, use option setDesignMode -topRoutingLayer instead.
[11/06 17:20:36    145s] <CMD> setNanoRouteMode -quiet -routeBottomRoutingLayer 1
[11/06 17:20:36    145s] #WARNING (NRIF-90) Option setNanoRouteMode -routeBottomRoutingLayer is obsolete. It will continue to work for the current release. To ensure compatibility with future releases, use option setDesignMode -bottomRoutingLayer instead.
[11/06 17:20:36    145s] <CMD> setNanoRouteMode -quiet -drouteEndIteration 1
[11/06 17:20:36    145s] <CMD> setNanoRouteMode -quiet -routeWithTimingDriven false
[11/06 17:20:36    145s] <CMD> setNanoRouteMode -quiet -routeWithSiDriven false
[11/06 17:20:36    145s] <CMD> routeDesign -globalDetail
[11/06 17:20:36    145s] ### Time Record (routeDesign) is installed.
[11/06 17:20:36    145s] #routeDesign: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2197.66 (MB), peak = 2325.07 (MB)
[11/06 17:20:36    145s] AAE_INFO: Pre Route call back at the beginning of routeDesign
[11/06 17:20:36    145s] #**INFO: setDesignMode -flowEffort standard
[11/06 17:20:36    145s] #**INFO: setDesignMode -powerEffort none
[11/06 17:20:36    145s] #WARNING (NRIG-96) Selected single pass global detail route "-globalDetail". Clock eco and post optimizations will not be run. See "man NRIG-96" for more details.
[11/06 17:20:36    145s] **INFO: User settings:
[11/06 17:20:36    145s] setNanoRouteMode -drouteEndIteration            1
[11/06 17:20:36    145s] setNanoRouteMode -droutePostRouteSpreadWire     1
[11/06 17:20:36    145s] setNanoRouteMode -droutePostRouteWidenWireRule  LEFSpecialRouteSpec
[11/06 17:20:36    145s] setNanoRouteMode -extractThirdPartyCompatible   false
[11/06 17:20:36    145s] setNanoRouteMode -grouteExpTdStdDelay           41.7
[11/06 17:20:36    145s] setNanoRouteMode -routeBottomRoutingLayer       1
[11/06 17:20:36    145s] setNanoRouteMode -routeTopRoutingLayer          11
[11/06 17:20:36    145s] setNanoRouteMode -routeWithSiDriven             false
[11/06 17:20:36    145s] setNanoRouteMode -routeWithTimingDriven         false
[11/06 17:20:36    145s] setNanoRouteMode -timingEngine                  {}
[11/06 17:20:36    145s] setExtractRCMode -engine                        preRoute
[11/06 17:20:36    145s] setDelayCalMode -enable_high_fanout             true
[11/06 17:20:36    145s] setDelayCalMode -engine                         aae
[11/06 17:20:36    145s] setDelayCalMode -ignoreNetLoad                  false
[11/06 17:20:36    145s] setDelayCalMode -socv_accuracy_mode             low
[11/06 17:20:36    145s] setSIMode -separate_delta_delay_on_data         true
[11/06 17:20:36    145s] 
[11/06 17:20:36    145s] #**INFO: multi-cut via swapping will not be performed after routing.
[11/06 17:20:36    145s] #**INFO: All auto set options tuned by routeDesign will be restored to their original settings on command completion.
[11/06 17:20:36    145s] OPERPROF: Starting checkPlace at level 1, MEM:2792.1M, EPOCH TIME: 1762467636.133800
[11/06 17:20:36    145s] Processing tracks to init pin-track alignment.
[11/06 17:20:36    145s] z: 2, totalTracks: 1
[11/06 17:20:36    145s] z: 4, totalTracks: 1
[11/06 17:20:36    145s] z: 6, totalTracks: 1
[11/06 17:20:36    145s] z: 8, totalTracks: 1
[11/06 17:20:36    145s] #spOpts: hrOri=1 hrSnap=1 rpCkHalo=4 
[11/06 17:20:36    145s] All LLGs are deleted
[11/06 17:20:36    145s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/06 17:20:36    145s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/06 17:20:36    145s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2792.1M, EPOCH TIME: 1762467636.141341
[11/06 17:20:36    145s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2792.1M, EPOCH TIME: 1762467636.141498
[11/06 17:20:36    145s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2792.1M, EPOCH TIME: 1762467636.141609
[11/06 17:20:36    145s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/06 17:20:36    145s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/06 17:20:36    145s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:2792.1M, EPOCH TIME: 1762467636.142835
[11/06 17:20:36    145s] Max number of tech site patterns supported in site array is 256.
[11/06 17:20:36    145s] **ERROR: (IMPSP-365):	Design has inst(s) with SITE 'CoreSiteDouble', but the floorplan has no rows defined for this site. Any locations found for such insts will be illegal; create rows for this site to avoid this.
Type 'man IMPSP-365' for more detail.
[11/06 17:20:36    145s] Core basic site is CoreSite
[11/06 17:20:36    145s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:2792.1M, EPOCH TIME: 1762467636.143384
[11/06 17:20:36    145s] After signature check, allow fast init is false, keep pre-filter is true.
[11/06 17:20:36    145s] After signature check and other controls, allow fast init is false, keep pre-filter is true.
[11/06 17:20:36    145s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.000, REAL:0.000, MEM:2792.1M, EPOCH TIME: 1762467636.143818
[11/06 17:20:36    145s] SiteArray: non-trimmed site array dimensions = 40 x 377
[11/06 17:20:36    145s] SiteArray: use 102,400 bytes
[11/06 17:20:36    145s] SiteArray: current memory after site array memory allocation 2792.1M
[11/06 17:20:36    145s] SiteArray: FP blocked sites are writable
[11/06 17:20:36    145s] SiteArray: number of non floorplan blocked sites for llg default is 15080
[11/06 17:20:36    145s] Atter site array init, number of instance map data is 0.
[11/06 17:20:36    145s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.002, REAL:0.002, MEM:2792.1M, EPOCH TIME: 1762467636.144500
[11/06 17:20:36    145s] 
[11/06 17:20:36    145s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[11/06 17:20:36    145s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.003, REAL:0.003, MEM:2792.1M, EPOCH TIME: 1762467636.144785
[11/06 17:20:36    145s] Begin checking placement ... (start mem=2792.1M, init mem=2792.1M)
[11/06 17:20:36    145s] Begin checking exclusive groups violation ...
[11/06 17:20:36    145s] There are 0 groups to check, max #box is 0, total #box is 0
[11/06 17:20:36    145s] Finished checking exclusive groups violations. Found 0 Vio.
[11/06 17:20:36    145s] 
[11/06 17:20:36    145s] Running CheckPlace using 1 thread in normal mode...
[11/06 17:20:36    145s] 
[11/06 17:20:36    145s] ...checkPlace normal is done!
[11/06 17:20:36    145s] OPERPROF:   Starting checkPlace/Vio-Check at level 2, MEM:2792.1M, EPOCH TIME: 1762467636.156469
[11/06 17:20:36    145s] OPERPROF:   Finished checkPlace/Vio-Check at level 2, CPU:0.001, REAL:0.001, MEM:2792.1M, EPOCH TIME: 1762467636.157233
[11/06 17:20:36    145s] TechSite Violation:	31
[11/06 17:20:36    145s] *info: Placed = 1256           (Fixed = 3)
[11/06 17:20:36    145s] *info: Unplaced = 0           
[11/06 17:20:36    145s] Placement Density:72.89%(3759/5157)
[11/06 17:20:36    145s] Placement Density (including fixed std cells):72.89%(3759/5157)
[11/06 17:20:36    145s] All LLGs are deleted
[11/06 17:20:36    145s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:1256).
[11/06 17:20:36    145s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/06 17:20:36    145s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2792.1M, EPOCH TIME: 1762467636.157903
[11/06 17:20:36    145s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2792.1M, EPOCH TIME: 1762467636.158042
[11/06 17:20:36    145s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/06 17:20:36    145s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/06 17:20:36    145s] Finished checkPlace (total: cpu=0:00:00.0, real=0:00:00.0; vio checks: cpu=0:00:00.0, real=0:00:00.0; mem=2792.1M)
[11/06 17:20:36    145s] OPERPROF: Finished checkPlace at level 1, CPU:0.025, REAL:0.025, MEM:2792.1M, EPOCH TIME: 1762467636.158733
[11/06 17:20:36    145s] #WARNING (NRIG-77) Found placement violations. Please investigate and correct before routing. Routing with placement violations can cause long runtime and may be irresolvable.
[11/06 17:20:36    145s] #Use routeDesign -placementCheck to stop on violations. Use routeDesign -noPlacementCheck to skip the check.
[11/06 17:20:36    145s] 
[11/06 17:20:36    145s] changeUseClockNetStatus Option :  -noFixedNetWires 
[11/06 17:20:36    145s] *** Changed status on (4) nets in Clock.
[11/06 17:20:36    145s] *** End changeUseClockNetStatus (cpu=0:00:00.0, real=0:00:00.0, mem=2792.1M) ***
[11/06 17:20:36    145s] 
[11/06 17:20:36    145s] globalDetailRoute
[11/06 17:20:36    145s] 
[11/06 17:20:36    145s] #Start globalDetailRoute on Thu Nov  6 17:20:36 2025
[11/06 17:20:36    145s] #
[11/06 17:20:36    145s] ### Time Record (globalDetailRoute) is installed.
[11/06 17:20:36    145s] ### Time Record (Pre Callback) is installed.
[11/06 17:20:36    145s] ### Time Record (Pre Callback) is uninstalled.
[11/06 17:20:36    145s] ### Time Record (DB Import) is installed.
[11/06 17:20:36    145s] ### Time Record (Timing Data Generation) is installed.
[11/06 17:20:36    145s] ### Time Record (Timing Data Generation) is uninstalled.
[11/06 17:20:36    145s] #WARNING (NRIG-1303) The congestion map does not match the GCELL grid. Clearing the map.
[11/06 17:20:36    145s] ### Net info: total nets: 1517
[11/06 17:20:36    145s] ### Net info: dirty nets: 2
[11/06 17:20:36    145s] ### Net info: marked as disconnected nets: 0
[11/06 17:20:36    145s] #num needed restored net=0
[11/06 17:20:36    145s] #need_extraction net=0 (total=1517)
[11/06 17:20:36    145s] ### Net info: fully routed nets: 4
[11/06 17:20:36    145s] ### Net info: trivial (< 2 pins) nets: 42
[11/06 17:20:36    145s] ### Net info: unrouted nets: 1471
[11/06 17:20:36    145s] ### Net info: re-extraction nets: 0
[11/06 17:20:36    145s] ### Net info: ignored nets: 0
[11/06 17:20:36    145s] ### Net info: skip routing nets: 0
[11/06 17:20:36    145s] #WARNING (NRDB-2005) SPECIAL_NET VDD has special wires but no definitions for instance pins or top level pins. This will cause routability problems later.
[11/06 17:20:36    145s] #WARNING (NRDB-2005) SPECIAL_NET VSS has special wires but no definitions for instance pins or top level pins. This will cause routability problems later.
[11/06 17:20:36    145s] ### import design signature (12): route=535527494 fixed_route=745301618 flt_obj=0 vio=1905142130 swire=282492057 shield_wire=1 net_attr=1374600102 dirty_area=0 del_dirty_area=0 cell=1077376178 placement=488796614 pin_access=1717975615 inst_pattern=1 via=610195162 routing_via=995836026
[11/06 17:20:36    145s] ### Time Record (DB Import) is uninstalled.
[11/06 17:20:36    145s] #NanoRoute Version 21.17-s075_1 NR230308-2354/21_17-UB
[11/06 17:20:36    145s] #RTESIG:78da9593c14ec3300c8639f31456b64391b6113b4dd35e91c609012a83eb14d6b4abd4a5
[11/06 17:20:36    145s] #       a8490fbc3d9d386d2a29f52972befcf96d278be5c7360746b841b5765cc93dc2734e820b
[11/06 17:20:36    145s] #       9eae49c8f89e703f6cbd3fb0dbc5f2e575a7522875e30c449f6ddbaca0f8b6fa541fa030
[11/06 17:20:36    145s] #       a5ee1b0fce785fdbeaee9726910142545b6f2ad3ada077a6bb4204e77314e38480871515
[11/06 17:20:36    145s] #       57c09041e47c3764c71914c09eb68f6f5fe650eb266f7b6fceebf0a92ca6395e91235ef2
[11/06 17:20:36    145s] #       239a882201dff5ffd54489f3f059ea52498871a3f839202a9b56fb71db09a7e9da12954d
[11/06 17:20:36    145s] #       432ae3538f646024b0635d1dc303c2341d66efbcb685ee8a8135b63ffd45a6c06c6b4d88
[11/06 17:20:36    145s] #       22247ed1be514629c0890208b30458d8fcc0a8c96e115dff975148c481db6e7e00b60038
[11/06 17:20:36    145s] #       3d
[11/06 17:20:36    145s] #
[11/06 17:20:36    145s] ### Time Record (Data Preparation) is installed.
[11/06 17:20:36    145s] #RTESIG:78da95933d4fc330108699f91527b74390dae23b2771bc229509010a1f6b651a278d943a
[11/06 17:20:36    145s] #       287106fe3d294cad824d3c59bec7ef7b1ff662f9becd81116e50ae7b2e931dc2634e820b
[11/06 17:20:36    145s] #       9ead4924f12de16e0cbdddb1ebc5f2e9f9556650eaa637107db46db382e2cbea63bd87c2
[11/06 17:20:36    145s] #       947a681cf4c6b9da5637bf34090508516d9da94cb782a137dd0522389fa318a704dcaf28
[11/06 17:20:36    145s] #       b904860ca2de75e3e9348302d8c3f6fee5d3ec6bdde4ede0cc69efbfa5629a932b72c473
[11/06 17:20:36    145s] #       7e421351a4e0bae1bf9a98e03c7c967a2213887123f969415436ad76d369a79cc2b5a552
[11/06 17:20:36    145s] #       8521a978e8918c4c02ec505707ff8030cbc6d9f74edb4277c5c81a3b1cff223360b6b5c6
[11/06 17:20:36    145s] #       4b2941c07e2af01b13123febf324232560a0524295020b9929196c2bd1e5c79a8444ec71
[11/06 17:20:36    145s] #       bbfa06ee1444f0
[11/06 17:20:36    145s] #
[11/06 17:20:36    145s] ### Time Record (Data Preparation) is uninstalled.
[11/06 17:20:36    145s] ### Time Record (Global Routing) is installed.
[11/06 17:20:36    145s] ### Time Record (Global Routing) is uninstalled.
[11/06 17:20:36    145s] #Total number of trivial nets (e.g. < 2 pins) = 42 (skipped).
[11/06 17:20:36    145s] #Total number of routable nets = 1475.
[11/06 17:20:36    145s] #Total number of nets in the design = 1517.
[11/06 17:20:36    145s] #1473 routable nets do not have any wires.
[11/06 17:20:36    145s] #2 routable nets have routed wires.
[11/06 17:20:36    145s] #1473 nets will be global routed.
[11/06 17:20:36    145s] #2 global routed or unrouted (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
[11/06 17:20:36    145s] #2 detail routed (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
[11/06 17:20:36    145s] ### Time Record (Data Preparation) is installed.
[11/06 17:20:36    145s] #Start routing data preparation on Thu Nov  6 17:20:36 2025
[11/06 17:20:36    145s] #
[11/06 17:20:36    145s] #Minimum voltage of a net in the design = 0.000.
[11/06 17:20:36    145s] #Maximum voltage of a net in the design = 1.320.
[11/06 17:20:36    145s] #Voltage range [0.000 - 1.320] has 1515 nets.
[11/06 17:20:36    145s] #Voltage range [0.900 - 1.320] has 1 net.
[11/06 17:20:36    145s] #Voltage range [0.000 - 0.000] has 1 net.
[11/06 17:20:36    145s] #Build and mark too close pins for the same net.
[11/06 17:20:36    145s] ### Time Record (Cell Pin Access) is installed.
[11/06 17:20:36    145s] #Rebuild pin access data for design.
[11/06 17:20:36    145s] #Initial pin access analysis.
[11/06 17:20:37    147s] #Detail pin access analysis.
[11/06 17:20:37    147s] ### Time Record (Cell Pin Access) is uninstalled.
[11/06 17:20:37    147s] # Metal1       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.13000
[11/06 17:20:37    147s] # Metal2       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
[11/06 17:20:37    147s] # Metal3       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
[11/06 17:20:37    147s] # Metal4       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
[11/06 17:20:37    147s] # Metal5       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
[11/06 17:20:37    147s] # Metal6       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
[11/06 17:20:37    147s] # Metal7       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
[11/06 17:20:37    147s] # Metal8       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
[11/06 17:20:37    147s] # Metal9       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
[11/06 17:20:37    147s] # Metal10      V   Track-Pitch = 0.50000    Line-2-Via Pitch = 0.42000
[11/06 17:20:37    147s] # Metal11      H   Track-Pitch = 0.47500    Line-2-Via Pitch = 0.43000
[11/06 17:20:37    147s] #Bottom routing layer index=1(Metal1), bottom routing layer for shielding=1(Metal1), bottom shield layer=1(Metal1)
[11/06 17:20:37    147s] #shield_bottom_stripe_layer=1(Metal1), shield_top_stripe_layer=11(Metal11)
[11/06 17:20:37    147s] #pin_access_rlayer=2(Metal2)
[11/06 17:20:37    147s] #shield_top_dpt_rlayer=-1 top_rlayer=11 top_trim_metal_rlayer=-1 rlayer_lowest=1 bottom_rlayer=1
[11/06 17:20:37    147s] #enable_trim_layer_shield=F enable_dpt_layer_shield=F has_line_end_grid=F
[11/06 17:20:38    147s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2203.30 (MB), peak = 2325.07 (MB)
[11/06 17:20:38    147s] #Regenerating Ggrids automatically.
[11/06 17:20:38    147s] #Auto generating G-grids with size=15 tracks, using layer Metal3's pitch = 0.19000.
[11/06 17:20:38    147s] #Using automatically generated G-grids.
[11/06 17:20:39    148s] #Done routing data preparation.
[11/06 17:20:39    148s] #cpu time = 00:00:03, elapsed time = 00:00:03, memory = 2207.86 (MB), peak = 2325.07 (MB)
[11/06 17:20:39    148s] #
[11/06 17:20:39    148s] #Finished routing data preparation on Thu Nov  6 17:20:39 2025
[11/06 17:20:39    148s] #
[11/06 17:20:39    148s] #Cpu time = 00:00:03
[11/06 17:20:39    148s] #Elapsed time = 00:00:03
[11/06 17:20:39    148s] #Increased memory = 8.56 (MB)
[11/06 17:20:39    148s] #Total memory = 2207.86 (MB)
[11/06 17:20:39    148s] #Peak memory = 2325.07 (MB)
[11/06 17:20:39    148s] #
[11/06 17:20:39    148s] ### Time Record (Data Preparation) is uninstalled.
[11/06 17:20:39    148s] ### Time Record (Global Routing) is installed.
[11/06 17:20:39    148s] #
[11/06 17:20:39    148s] #Start global routing on Thu Nov  6 17:20:39 2025
[11/06 17:20:39    148s] #
[11/06 17:20:39    148s] #
[11/06 17:20:39    148s] #Start global routing initialization on Thu Nov  6 17:20:39 2025
[11/06 17:20:39    148s] #
[11/06 17:20:39    148s] #Number of eco nets is 2
[11/06 17:20:39    148s] #
[11/06 17:20:39    148s] #Start global routing data preparation on Thu Nov  6 17:20:39 2025
[11/06 17:20:39    148s] #
[11/06 17:20:39    148s] ### build_merged_routing_blockage_rect_list starts on Thu Nov  6 17:20:39 2025 with memory = 2207.86 (MB), peak = 2325.07 (MB)
[11/06 17:20:39    148s] ### build_merged_routing_blockage_rect_list cpu:00:00:00, real:00:00:00, mem:2.2 GB, peak:2.3 GB
[11/06 17:20:39    148s] #Start routing resource analysis on Thu Nov  6 17:20:39 2025
[11/06 17:20:39    148s] #
[11/06 17:20:39    148s] ### init_is_bin_blocked starts on Thu Nov  6 17:20:39 2025 with memory = 2207.86 (MB), peak = 2325.07 (MB)
[11/06 17:20:39    148s] ### init_is_bin_blocked cpu:00:00:00, real:00:00:00, mem:2.2 GB, peak:2.3 GB
[11/06 17:20:39    148s] ### PDHT_Row_Thread::compute_flow_cap starts on Thu Nov  6 17:20:39 2025 with memory = 2207.91 (MB), peak = 2325.07 (MB)
[11/06 17:20:39    148s] ### PDHT_Row_Thread::compute_flow_cap cpu:00:00:00, real:00:00:00, mem:2.2 GB, peak:2.3 GB
[11/06 17:20:39    148s] ### adjust_flow_cap starts on Thu Nov  6 17:20:39 2025 with memory = 2207.98 (MB), peak = 2325.07 (MB)
[11/06 17:20:39    148s] ### adjust_flow_cap cpu:00:00:00, real:00:00:00, mem:2.2 GB, peak:2.3 GB
[11/06 17:20:39    148s] ### adjust_flow_per_partial_route_obs starts on Thu Nov  6 17:20:39 2025 with memory = 2207.98 (MB), peak = 2325.07 (MB)
[11/06 17:20:39    148s] ### adjust_flow_per_partial_route_obs cpu:00:00:00, real:00:00:00, mem:2.2 GB, peak:2.3 GB
[11/06 17:20:39    148s] ### set_via_blocked starts on Thu Nov  6 17:20:39 2025 with memory = 2207.98 (MB), peak = 2325.07 (MB)
[11/06 17:20:39    148s] ### set_via_blocked cpu:00:00:00, real:00:00:00, mem:2.2 GB, peak:2.3 GB
[11/06 17:20:39    148s] ### copy_flow starts on Thu Nov  6 17:20:39 2025 with memory = 2207.98 (MB), peak = 2325.07 (MB)
[11/06 17:20:39    148s] ### copy_flow cpu:00:00:00, real:00:00:00, mem:2.2 GB, peak:2.3 GB
[11/06 17:20:39    148s] #Routing resource analysis is done on Thu Nov  6 17:20:39 2025
[11/06 17:20:39    148s] #
[11/06 17:20:39    148s] ### report_flow_cap starts on Thu Nov  6 17:20:39 2025 with memory = 2207.98 (MB), peak = 2325.07 (MB)
[11/06 17:20:39    148s] #  Resource Analysis:
[11/06 17:20:39    148s] #
[11/06 17:20:39    148s] #               Routing  #Avail      #Track     #Total     %Gcell
[11/06 17:20:39    148s] #  Layer      Direction   Track     Blocked      Gcell    Blocked
[11/06 17:20:39    148s] #  --------------------------------------------------------------
[11/06 17:20:39    148s] #  Metal1         H          65         349         840    59.64%
[11/06 17:20:39    148s] #  Metal2         V         395          32         840     0.00%
[11/06 17:20:39    148s] #  Metal3         H         410           4         840     0.00%
[11/06 17:20:39    148s] #  Metal4         V         424           3         840     0.00%
[11/06 17:20:39    148s] #  Metal5         H         413           1         840     0.00%
[11/06 17:20:39    148s] #  Metal6         V         427           0         840     0.00%
[11/06 17:20:39    148s] #  Metal7         H         414           0         840     0.00%
[11/06 17:20:39    148s] #  Metal8         V         427           0         840     0.00%
[11/06 17:20:39    148s] #  Metal9         H         414           0         840     0.00%
[11/06 17:20:39    148s] #  Metal10        V         170           0         840     0.00%
[11/06 17:20:39    148s] #  Metal11        H         165           0         840     0.00%
[11/06 17:20:39    148s] #  --------------------------------------------------------------
[11/06 17:20:39    148s] #  Total                   3726       8.48%        9240     5.42%
[11/06 17:20:39    148s] #
[11/06 17:20:39    148s] #  4 nets (0.26%) with 1 preferred extra spacing.
[11/06 17:20:39    148s] #
[11/06 17:20:39    148s] #
[11/06 17:20:39    148s] ### report_flow_cap cpu:00:00:00, real:00:00:00, mem:2.2 GB, peak:2.3 GB
[11/06 17:20:39    148s] ### analyze_m2_tracks starts on Thu Nov  6 17:20:39 2025 with memory = 2207.98 (MB), peak = 2325.07 (MB)
[11/06 17:20:39    148s] ### analyze_m2_tracks cpu:00:00:00, real:00:00:00, mem:2.2 GB, peak:2.3 GB
[11/06 17:20:39    148s] ### report_initial_resource starts on Thu Nov  6 17:20:39 2025 with memory = 2207.98 (MB), peak = 2325.07 (MB)
[11/06 17:20:39    148s] ### report_initial_resource cpu:00:00:00, real:00:00:00, mem:2.2 GB, peak:2.3 GB
[11/06 17:20:39    148s] ### mark_pg_pins_accessibility starts on Thu Nov  6 17:20:39 2025 with memory = 2207.98 (MB), peak = 2325.07 (MB)
[11/06 17:20:39    148s] ### mark_pg_pins_accessibility cpu:00:00:00, real:00:00:00, mem:2.2 GB, peak:2.3 GB
[11/06 17:20:39    148s] ### set_net_region starts on Thu Nov  6 17:20:39 2025 with memory = 2207.98 (MB), peak = 2325.07 (MB)
[11/06 17:20:39    148s] ### set_net_region cpu:00:00:00, real:00:00:00, mem:2.2 GB, peak:2.3 GB
[11/06 17:20:39    148s] #
[11/06 17:20:39    148s] #Global routing data preparation is done on Thu Nov  6 17:20:39 2025
[11/06 17:20:39    148s] #
[11/06 17:20:39    148s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2207.98 (MB), peak = 2325.07 (MB)
[11/06 17:20:39    148s] #
[11/06 17:20:39    148s] ### prepare_level starts on Thu Nov  6 17:20:39 2025 with memory = 2207.98 (MB), peak = 2325.07 (MB)
[11/06 17:20:39    148s] ### init level 1 starts on Thu Nov  6 17:20:39 2025 with memory = 2207.98 (MB), peak = 2325.07 (MB)
[11/06 17:20:39    148s] ### init level 1 cpu:00:00:00, real:00:00:00, mem:2.2 GB, peak:2.3 GB
[11/06 17:20:39    148s] ### Level 1 hgrid = 30 X 28
[11/06 17:20:39    148s] ### prepare_level_flow starts on Thu Nov  6 17:20:39 2025 with memory = 2207.98 (MB), peak = 2325.07 (MB)
[11/06 17:20:39    148s] ### prepare_level_flow cpu:00:00:00, real:00:00:00, mem:2.2 GB, peak:2.3 GB
[11/06 17:20:39    148s] ### prepare_level cpu:00:00:00, real:00:00:00, mem:2.2 GB, peak:2.3 GB
[11/06 17:20:39    148s] #
[11/06 17:20:39    148s] #Global routing initialization is done on Thu Nov  6 17:20:39 2025
[11/06 17:20:39    148s] #
[11/06 17:20:39    148s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2207.98 (MB), peak = 2325.07 (MB)
[11/06 17:20:39    148s] #
[11/06 17:20:39    148s] #start global routing iteration 1...
[11/06 17:20:39    148s] ### init_flow_edge starts on Thu Nov  6 17:20:39 2025 with memory = 2208.12 (MB), peak = 2325.07 (MB)
[11/06 17:20:39    148s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:2.2 GB, peak:2.3 GB
[11/06 17:20:39    148s] ### routing at level 1 (topmost level) iter 0
[11/06 17:20:39    149s] ### measure_qor starts on Thu Nov  6 17:20:39 2025 with memory = 2209.92 (MB), peak = 2325.07 (MB)
[11/06 17:20:39    149s] ### measure_congestion starts on Thu Nov  6 17:20:39 2025 with memory = 2209.92 (MB), peak = 2325.07 (MB)
[11/06 17:20:39    149s] ### measure_congestion cpu:00:00:00, real:00:00:00, mem:2.2 GB, peak:2.3 GB
[11/06 17:20:39    149s] ### measure_qor cpu:00:00:00, real:00:00:00, mem:2.2 GB, peak:2.3 GB
[11/06 17:20:39    149s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 2209.92 (MB), peak = 2325.07 (MB)
[11/06 17:20:39    149s] #
[11/06 17:20:39    149s] #start global routing iteration 2...
[11/06 17:20:39    149s] ### routing at level 1 (topmost level) iter 1
[11/06 17:20:39    149s] ### measure_qor starts on Thu Nov  6 17:20:39 2025 with memory = 2209.92 (MB), peak = 2325.07 (MB)
[11/06 17:20:39    149s] ### measure_congestion starts on Thu Nov  6 17:20:39 2025 with memory = 2209.92 (MB), peak = 2325.07 (MB)
[11/06 17:20:39    149s] ### measure_congestion cpu:00:00:00, real:00:00:00, mem:2.2 GB, peak:2.3 GB
[11/06 17:20:39    149s] ### measure_qor cpu:00:00:00, real:00:00:00, mem:2.2 GB, peak:2.3 GB
[11/06 17:20:39    149s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2209.92 (MB), peak = 2325.07 (MB)
[11/06 17:20:39    149s] #
[11/06 17:20:39    149s] ### route_end starts on Thu Nov  6 17:20:39 2025 with memory = 2209.92 (MB), peak = 2325.07 (MB)
[11/06 17:20:39    149s] #
[11/06 17:20:39    149s] #Total number of trivial nets (e.g. < 2 pins) = 42 (skipped).
[11/06 17:20:39    149s] #Total number of routable nets = 1475.
[11/06 17:20:39    149s] #Total number of nets in the design = 1517.
[11/06 17:20:39    149s] #
[11/06 17:20:39    149s] #1475 routable nets have routed wires.
[11/06 17:20:39    149s] #2 global routed or unrouted (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
[11/06 17:20:39    149s] #2 detail routed (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
[11/06 17:20:39    149s] #
[11/06 17:20:39    149s] #Routed nets constraints summary:
[11/06 17:20:39    149s] #------------------------------------------------
[11/06 17:20:39    149s] #        Rules   Pref Extra Space   Unconstrained  
[11/06 17:20:39    149s] #------------------------------------------------
[11/06 17:20:39    149s] #      Default                  2            1471  
[11/06 17:20:39    149s] #------------------------------------------------
[11/06 17:20:39    149s] #        Total                  2            1471  
[11/06 17:20:39    149s] #------------------------------------------------
[11/06 17:20:39    149s] #
[11/06 17:20:39    149s] #Routing constraints summary of the whole design:
[11/06 17:20:39    149s] #------------------------------------------------
[11/06 17:20:39    149s] #        Rules   Pref Extra Space   Unconstrained  
[11/06 17:20:39    149s] #------------------------------------------------
[11/06 17:20:39    149s] #      Default                  4            1471  
[11/06 17:20:39    149s] #------------------------------------------------
[11/06 17:20:39    149s] #        Total                  4            1471  
[11/06 17:20:39    149s] #------------------------------------------------
[11/06 17:20:39    149s] #
[11/06 17:20:39    149s] ### adjust_flow_per_partial_route_obs starts on Thu Nov  6 17:20:39 2025 with memory = 2209.92 (MB), peak = 2325.07 (MB)
[11/06 17:20:39    149s] ### adjust_flow_per_partial_route_obs cpu:00:00:00, real:00:00:00, mem:2.2 GB, peak:2.3 GB
[11/06 17:20:39    149s] ### cal_base_flow starts on Thu Nov  6 17:20:39 2025 with memory = 2209.92 (MB), peak = 2325.07 (MB)
[11/06 17:20:39    149s] ### init_flow_edge starts on Thu Nov  6 17:20:39 2025 with memory = 2209.92 (MB), peak = 2325.07 (MB)
[11/06 17:20:39    149s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:2.2 GB, peak:2.3 GB
[11/06 17:20:39    149s] ### cal_flow starts on Thu Nov  6 17:20:39 2025 with memory = 2209.92 (MB), peak = 2325.07 (MB)
[11/06 17:20:39    149s] ### cal_flow cpu:00:00:00, real:00:00:00, mem:2.2 GB, peak:2.3 GB
[11/06 17:20:39    149s] ### cal_base_flow cpu:00:00:00, real:00:00:00, mem:2.2 GB, peak:2.3 GB
[11/06 17:20:39    149s] ### report_overcon starts on Thu Nov  6 17:20:39 2025 with memory = 2209.92 (MB), peak = 2325.07 (MB)
[11/06 17:20:39    149s] #
[11/06 17:20:39    149s] #  Congestion Analysis: (blocked Gcells are excluded)
[11/06 17:20:39    149s] #
[11/06 17:20:39    149s] #                 OverCon          
[11/06 17:20:39    149s] #                  #Gcell    %Gcell
[11/06 17:20:39    149s] #     Layer           (1)   OverCon  Flow/Cap
[11/06 17:20:39    149s] #  ----------------------------------------------
[11/06 17:20:39    149s] #  Metal1        0(0.00%)   (0.00%)     0.71  
[11/06 17:20:39    149s] #  Metal2        2(0.24%)   (0.24%)     0.36  
[11/06 17:20:39    149s] #  Metal3        0(0.00%)   (0.00%)     0.34  
[11/06 17:20:39    149s] #  Metal4        0(0.00%)   (0.00%)     0.15  
[11/06 17:20:39    149s] #  Metal5        0(0.00%)   (0.00%)     0.07  
[11/06 17:20:39    149s] #  Metal6        0(0.00%)   (0.00%)     0.01  
[11/06 17:20:39    149s] #  Metal7        0(0.00%)   (0.00%)     0.00  
[11/06 17:20:39    149s] #  Metal8        0(0.00%)   (0.00%)     0.00  
[11/06 17:20:39    149s] #  Metal9        0(0.00%)   (0.00%)     0.00  
[11/06 17:20:39    149s] #  Metal10       0(0.00%)   (0.00%)     0.00  
[11/06 17:20:39    149s] #  Metal11       0(0.00%)   (0.00%)     0.00  
[11/06 17:20:39    149s] #  ----------------------------------------------
[11/06 17:20:39    149s] #     Total      2(0.02%)   (0.02%)
[11/06 17:20:39    149s] #
[11/06 17:20:39    149s] #  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 1
[11/06 17:20:39    149s] #  Overflow after GR: 0.00% H + 0.02% V
[11/06 17:20:39    149s] #
[11/06 17:20:39    149s] ### report_overcon cpu:00:00:00, real:00:00:00, mem:2.2 GB, peak:2.3 GB
[11/06 17:20:39    149s] ### cal_base_flow starts on Thu Nov  6 17:20:39 2025 with memory = 2209.92 (MB), peak = 2325.07 (MB)
[11/06 17:20:39    149s] ### init_flow_edge starts on Thu Nov  6 17:20:39 2025 with memory = 2209.92 (MB), peak = 2325.07 (MB)
[11/06 17:20:39    149s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:2.2 GB, peak:2.3 GB
[11/06 17:20:39    149s] ### cal_flow starts on Thu Nov  6 17:20:39 2025 with memory = 2209.92 (MB), peak = 2325.07 (MB)
[11/06 17:20:39    149s] ### cal_flow cpu:00:00:00, real:00:00:00, mem:2.2 GB, peak:2.3 GB
[11/06 17:20:39    149s] ### cal_base_flow cpu:00:00:00, real:00:00:00, mem:2.2 GB, peak:2.3 GB
[11/06 17:20:39    149s] ### generate_cong_map_content starts on Thu Nov  6 17:20:39 2025 with memory = 2209.92 (MB), peak = 2325.07 (MB)
[11/06 17:20:39    149s] ### Sync with Inovus CongMap starts on Thu Nov  6 17:20:39 2025 with memory = 2209.92 (MB), peak = 2325.07 (MB)
[11/06 17:20:39    149s] #Hotspot report including placement blocked areas
[11/06 17:20:39    149s] OPERPROF: Starting HotSpotCal at level 1, MEM:2808.4M, EPOCH TIME: 1762467639.878465
[11/06 17:20:39    149s] [hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[11/06 17:20:39    149s] [hotspot] |      layer     |    max hotspot    |   total hotspot   |            hotspot bbox             |
[11/06 17:20:39    149s] [hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[11/06 17:20:39    149s] [hotspot] |   Metal1(H)    |              0.00 |              0.00 |   (none)                            |
[11/06 17:20:39    149s] [hotspot] |   Metal2(V)    |              0.00 |              0.00 |   (none)                            |
[11/06 17:20:39    149s] [hotspot] |   Metal3(H)    |              0.00 |              0.00 |   (none)                            |
[11/06 17:20:39    149s] [hotspot] |   Metal4(V)    |              0.00 |              0.00 |   (none)                            |
[11/06 17:20:39    149s] [hotspot] |   Metal5(H)    |              0.00 |              0.00 |   (none)                            |
[11/06 17:20:39    149s] [hotspot] |   Metal6(V)    |              0.00 |              0.00 |   (none)                            |
[11/06 17:20:39    149s] [hotspot] |   Metal7(H)    |              0.00 |              0.00 |   (none)                            |
[11/06 17:20:39    149s] [hotspot] |   Metal8(V)    |              0.00 |              0.00 |   (none)                            |
[11/06 17:20:39    149s] [hotspot] |   Metal9(H)    |              0.00 |              0.00 |   (none)                            |
[11/06 17:20:39    149s] [hotspot] |  Metal10(V)    |              0.00 |              0.00 |   (none)                            |
[11/06 17:20:39    149s] [hotspot] |  Metal11(H)    |              0.00 |              0.00 |   (none)                            |
[11/06 17:20:39    149s] [hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[11/06 17:20:39    149s] [hotspot] |      worst     |              0.00 |              0.00 |                                     |
[11/06 17:20:39    149s] [hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[11/06 17:20:39    149s] [hotspot] |   all layers   |              0.00 |              0.00 |                                     |
[11/06 17:20:39    149s] [hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[11/06 17:20:39    149s] Local HotSpot Analysis (blockage included) (3d): normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[11/06 17:20:39    149s] Local HotSpot Analysis (blockage included) (3d): normalized congestion max/total hotspot area = 0.00/0.00 (area is in unit of 4 std-cell row bins)
[11/06 17:20:39    149s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[11/06 17:20:39    149s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.004, REAL:0.004, MEM:2824.4M, EPOCH TIME: 1762467639.882850
[11/06 17:20:39    149s] ### Sync with Inovus CongMap cpu:00:00:00, real:00:00:00, mem:2.2 GB, peak:2.3 GB
[11/06 17:20:39    149s] ### generate_cong_map_content cpu:00:00:00, real:00:00:00, mem:2.2 GB, peak:2.3 GB
[11/06 17:20:39    149s] ### update starts on Thu Nov  6 17:20:39 2025 with memory = 2210.57 (MB), peak = 2325.07 (MB)
[11/06 17:20:39    149s] #Complete Global Routing.
[11/06 17:20:39    149s] #Total number of nets with non-default rule or having extra spacing = 4
[11/06 17:20:39    149s] #Total wire length = 14590 um.
[11/06 17:20:39    149s] #Total half perimeter of net bounding box = 14773 um.
[11/06 17:20:39    149s] #Total wire length on LAYER Metal1 = 3 um.
[11/06 17:20:39    149s] #Total wire length on LAYER Metal2 = 3829 um.
[11/06 17:20:39    149s] #Total wire length on LAYER Metal3 = 5477 um.
[11/06 17:20:39    149s] #Total wire length on LAYER Metal4 = 3287 um.
[11/06 17:20:39    149s] #Total wire length on LAYER Metal5 = 1807 um.
[11/06 17:20:39    149s] #Total wire length on LAYER Metal6 = 188 um.
[11/06 17:20:39    149s] #Total wire length on LAYER Metal7 = 0 um.
[11/06 17:20:39    149s] #Total wire length on LAYER Metal8 = 0 um.
[11/06 17:20:39    149s] #Total wire length on LAYER Metal9 = 0 um.
[11/06 17:20:39    149s] #Total wire length on LAYER Metal10 = 0 um.
[11/06 17:20:39    149s] #Total wire length on LAYER Metal11 = 0 um.
[11/06 17:20:39    149s] #Total number of vias = 9183
[11/06 17:20:39    149s] #Up-Via Summary (total 9183):
[11/06 17:20:39    149s] #           
[11/06 17:20:39    149s] #-----------------------
[11/06 17:20:39    149s] # Metal1           4561
[11/06 17:20:39    149s] # Metal2           3034
[11/06 17:20:39    149s] # Metal3           1121
[11/06 17:20:39    149s] # Metal4            433
[11/06 17:20:39    149s] # Metal5             34
[11/06 17:20:39    149s] #-----------------------
[11/06 17:20:39    149s] #                  9183 
[11/06 17:20:39    149s] #
[11/06 17:20:39    149s] ### update cpu:00:00:00, real:00:00:00, mem:2.2 GB, peak:2.3 GB
[11/06 17:20:39    149s] ### report_overcon starts on Thu Nov  6 17:20:39 2025 with memory = 2210.57 (MB), peak = 2325.07 (MB)
[11/06 17:20:39    149s] ### report_overcon cpu:00:00:00, real:00:00:00, mem:2.2 GB, peak:2.3 GB
[11/06 17:20:39    149s] ### report_overcon starts on Thu Nov  6 17:20:39 2025 with memory = 2210.57 (MB), peak = 2325.07 (MB)
[11/06 17:20:39    149s] #Max overcon = 1 tracks.
[11/06 17:20:39    149s] #Total overcon = 0.02%.
[11/06 17:20:39    149s] #Worst layer Gcell overcon rate = 0.00%.
[11/06 17:20:39    149s] ### report_overcon cpu:00:00:00, real:00:00:00, mem:2.2 GB, peak:2.3 GB
[11/06 17:20:39    149s] ### route_end cpu:00:00:00, real:00:00:00, mem:2.2 GB, peak:2.3 GB
[11/06 17:20:39    149s] ### global_route design signature (15): route=511049799 net_attr=1463068535
[11/06 17:20:39    149s] #
[11/06 17:20:39    149s] #Global routing statistics:
[11/06 17:20:39    149s] #Cpu time = 00:00:01
[11/06 17:20:39    149s] #Elapsed time = 00:00:01
[11/06 17:20:39    149s] #Increased memory = 2.71 (MB)
[11/06 17:20:39    149s] #Total memory = 2210.57 (MB)
[11/06 17:20:39    149s] #Peak memory = 2325.07 (MB)
[11/06 17:20:39    149s] #
[11/06 17:20:39    149s] #Finished global routing on Thu Nov  6 17:20:39 2025
[11/06 17:20:39    149s] #
[11/06 17:20:39    149s] #
[11/06 17:20:39    149s] ### Time Record (Global Routing) is uninstalled.
[11/06 17:20:39    149s] ### Time Record (Data Preparation) is installed.
[11/06 17:20:39    149s] ### Time Record (Data Preparation) is uninstalled.
[11/06 17:20:39    149s] ### track-assign external-init starts on Thu Nov  6 17:20:39 2025 with memory = 2210.63 (MB), peak = 2325.07 (MB)
[11/06 17:20:39    149s] ### Time Record (Track Assignment) is installed.
[11/06 17:20:39    149s] ### Time Record (Track Assignment) is uninstalled.
[11/06 17:20:39    149s] ### track-assign external-init cpu:00:00:00, real:00:00:00, mem:2.2 GB, peak:2.3 GB
[11/06 17:20:39    149s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2210.63 (MB), peak = 2325.07 (MB)
[11/06 17:20:39    149s] ### track-assign engine-init starts on Thu Nov  6 17:20:39 2025 with memory = 2210.63 (MB), peak = 2325.07 (MB)
[11/06 17:20:39    149s] ### Time Record (Track Assignment) is installed.
[11/06 17:20:39    149s] ### track-assign engine-init cpu:00:00:00, real:00:00:00, mem:2.2 GB, peak:2.3 GB
[11/06 17:20:39    149s] ### track-assign core-engine starts on Thu Nov  6 17:20:39 2025 with memory = 2210.63 (MB), peak = 2325.07 (MB)
[11/06 17:20:39    149s] #Start Track Assignment.
[11/06 17:20:39    149s] #Done with 1858 horizontal wires in 1 hboxes and 1830 vertical wires in 1 hboxes.
[11/06 17:20:40    149s] #Done with 387 horizontal wires in 1 hboxes and 457 vertical wires in 1 hboxes.
[11/06 17:20:40    149s] #Done with 1 horizontal wires in 1 hboxes and 1 vertical wires in 1 hboxes.
[11/06 17:20:40    149s] #
[11/06 17:20:40    149s] #Track assignment summary:
[11/06 17:20:40    149s] # layer   (wire length)   (overlap)     (long ovlp)	(with obs/pg/clk)  
[11/06 17:20:40    149s] #------------------------------------------------------------------------
[11/06 17:20:40    149s] # Metal1         3.09 	  0.00%  	  0.00% 	  0.00%
[11/06 17:20:40    149s] # Metal2      3558.77 	  0.08%  	  0.00% 	  0.00%
[11/06 17:20:40    149s] # Metal3      4993.83 	  0.23%  	  0.00% 	  0.01%
[11/06 17:20:40    149s] # Metal4      2992.80 	  0.06%  	  0.00% 	  0.00%
[11/06 17:20:40    149s] # Metal5      1793.78 	  0.01%  	  0.00% 	  0.00%
[11/06 17:20:40    149s] # Metal6       182.70 	  0.00%  	  0.00% 	  0.00%
[11/06 17:20:40    149s] # Metal7         0.00 	  0.00%  	  0.00% 	  0.00%
[11/06 17:20:40    149s] # Metal8         0.00 	  0.00%  	  0.00% 	  0.00%
[11/06 17:20:40    149s] # Metal9         0.00 	  0.00%  	  0.00% 	  0.00%
[11/06 17:20:40    149s] # Metal10        0.00 	  0.00%  	  0.00% 	  0.00%
[11/06 17:20:40    149s] # Metal11        0.00 	  0.00%  	  0.00% 	  0.00%
[11/06 17:20:40    149s] #------------------------------------------------------------------------
[11/06 17:20:40    149s] # All       13524.96  	  0.12% 	  0.00% 	  0.00%
[11/06 17:20:40    149s] #Complete Track Assignment.
[11/06 17:20:40    149s] #Total number of nets with non-default rule or having extra spacing = 4
[11/06 17:20:40    149s] #Total wire length = 14163 um.
[11/06 17:20:40    149s] #Total half perimeter of net bounding box = 14773 um.
[11/06 17:20:40    149s] #Total wire length on LAYER Metal1 = 3 um.
[11/06 17:20:40    149s] #Total wire length on LAYER Metal2 = 3629 um.
[11/06 17:20:40    149s] #Total wire length on LAYER Metal3 = 5310 um.
[11/06 17:20:40    149s] #Total wire length on LAYER Metal4 = 3243 um.
[11/06 17:20:40    149s] #Total wire length on LAYER Metal5 = 1796 um.
[11/06 17:20:40    149s] #Total wire length on LAYER Metal6 = 181 um.
[11/06 17:20:40    149s] #Total wire length on LAYER Metal7 = 0 um.
[11/06 17:20:40    149s] #Total wire length on LAYER Metal8 = 0 um.
[11/06 17:20:40    149s] #Total wire length on LAYER Metal9 = 0 um.
[11/06 17:20:40    149s] #Total wire length on LAYER Metal10 = 0 um.
[11/06 17:20:40    149s] #Total wire length on LAYER Metal11 = 0 um.
[11/06 17:20:40    149s] #Total number of vias = 9183
[11/06 17:20:40    149s] #Up-Via Summary (total 9183):
[11/06 17:20:40    149s] #           
[11/06 17:20:40    149s] #-----------------------
[11/06 17:20:40    149s] # Metal1           4561
[11/06 17:20:40    149s] # Metal2           3034
[11/06 17:20:40    149s] # Metal3           1121
[11/06 17:20:40    149s] # Metal4            433
[11/06 17:20:40    149s] # Metal5             34
[11/06 17:20:40    149s] #-----------------------
[11/06 17:20:40    149s] #                  9183 
[11/06 17:20:40    149s] #
[11/06 17:20:40    149s] ### track_assign design signature (18): route=298390052
[11/06 17:20:40    149s] ### track-assign core-engine cpu:00:00:00, real:00:00:00, mem:2.2 GB, peak:2.3 GB
[11/06 17:20:40    149s] ### Time Record (Track Assignment) is uninstalled.
[11/06 17:20:40    149s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2210.70 (MB), peak = 2325.07 (MB)
[11/06 17:20:40    149s] #
[11/06 17:20:40    149s] #number of short segments in preferred routing layers
[11/06 17:20:40    149s] #	Metal3    Total 
[11/06 17:20:40    149s] #	1         1         
[11/06 17:20:40    149s] #
[11/06 17:20:40    149s] #Routing data preparation, pin analysis, global routing and track assignment statistics:
[11/06 17:20:40    149s] #Cpu time = 00:00:04
[11/06 17:20:40    149s] #Elapsed time = 00:00:04
[11/06 17:20:40    149s] #Increased memory = 11.46 (MB)
[11/06 17:20:40    149s] #Total memory = 2210.70 (MB)
[11/06 17:20:40    149s] #Peak memory = 2325.07 (MB)
[11/06 17:20:40    149s] ### Time Record (Detail Routing) is installed.
[11/06 17:20:40    149s] ### drc_pitch = 4500 ( 2.25000 um) drc_range = 3500 ( 1.75000 um) route_pitch = 2400 ( 1.20000 um) patch_pitch = 6800 ( 3.40000 um) top_route_layer = 11 top_pin_layer = 11
[11/06 17:20:40    149s] #
[11/06 17:20:40    149s] #Start Detail Routing..
[11/06 17:20:40    149s] #start initial detail routing ...
[11/06 17:20:40    149s] ### Design has 2 dirty nets, 1682 dirty-areas)
[11/06 17:20:45    154s] #   number of violations = 9
[11/06 17:20:45    154s] #
[11/06 17:20:45    154s] #    By Layer and Type :
[11/06 17:20:45    154s] #	          Short   Totals
[11/06 17:20:45    154s] #	Metal1        9        9
[11/06 17:20:45    154s] #	Totals        9        9
[11/06 17:20:45    154s] #672 out of 1256 instances (53.5%) need to be verified(marked ipoed), dirty area = 22.1%.
[11/06 17:20:46    155s] ### Routing stats: routing = 100.00% dirty-area = 73.21%
[11/06 17:20:46    155s] #   number of violations = 9
[11/06 17:20:46    155s] #
[11/06 17:20:46    155s] #    By Layer and Type :
[11/06 17:20:46    155s] #	          Short   Totals
[11/06 17:20:46    155s] #	Metal1        9        9
[11/06 17:20:46    155s] #	Totals        9        9
[11/06 17:20:46    155s] #cpu time = 00:00:06, elapsed time = 00:00:06, memory = 2224.68 (MB), peak = 2325.07 (MB)
[11/06 17:20:46    155s] #start 1st optimization iteration ...
[11/06 17:20:46    155s] ### Routing stats: routing = 100.00% dirty-area = 73.21%
[11/06 17:20:46    155s] #   number of violations = 0
[11/06 17:20:46    155s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2226.59 (MB), peak = 2325.07 (MB)
[11/06 17:20:46    155s] #Complete Detail Routing.
[11/06 17:20:46    155s] #Total number of nets with non-default rule or having extra spacing = 4
[11/06 17:20:46    155s] #Total wire length = 15370 um.
[11/06 17:20:46    155s] #Total half perimeter of net bounding box = 14773 um.
[11/06 17:20:46    155s] #Total wire length on LAYER Metal1 = 449 um.
[11/06 17:20:46    155s] #Total wire length on LAYER Metal2 = 5368 um.
[11/06 17:20:46    155s] #Total wire length on LAYER Metal3 = 6115 um.
[11/06 17:20:46    155s] #Total wire length on LAYER Metal4 = 2510 um.
[11/06 17:20:46    155s] #Total wire length on LAYER Metal5 = 820 um.
[11/06 17:20:46    155s] #Total wire length on LAYER Metal6 = 109 um.
[11/06 17:20:46    155s] #Total wire length on LAYER Metal7 = 0 um.
[11/06 17:20:46    155s] #Total wire length on LAYER Metal8 = 0 um.
[11/06 17:20:46    155s] #Total wire length on LAYER Metal9 = 0 um.
[11/06 17:20:46    155s] #Total wire length on LAYER Metal10 = 0 um.
[11/06 17:20:46    155s] #Total wire length on LAYER Metal11 = 0 um.
[11/06 17:20:46    155s] #Total number of vias = 9273
[11/06 17:20:46    155s] #Up-Via Summary (total 9273):
[11/06 17:20:46    155s] #           
[11/06 17:20:46    155s] #-----------------------
[11/06 17:20:46    155s] # Metal1           4834
[11/06 17:20:46    155s] # Metal2           3398
[11/06 17:20:46    155s] # Metal3            850
[11/06 17:20:46    155s] # Metal4            178
[11/06 17:20:46    155s] # Metal5             13
[11/06 17:20:46    155s] #-----------------------
[11/06 17:20:46    155s] #                  9273 
[11/06 17:20:46    155s] #
[11/06 17:20:46    155s] #Total number of DRC violations = 0
[11/06 17:20:46    155s] ### Time Record (Detail Routing) is uninstalled.
[11/06 17:20:46    155s] #Cpu time = 00:00:06
[11/06 17:20:46    155s] #Elapsed time = 00:00:06
[11/06 17:20:46    155s] #Increased memory = 15.89 (MB)
[11/06 17:20:46    155s] #Total memory = 2226.59 (MB)
[11/06 17:20:46    155s] #Peak memory = 2325.07 (MB)
[11/06 17:20:46    155s] ### Time Record (Post Route Wire Spreading) is installed.
[11/06 17:20:46    155s] ### drc_pitch = 4500 ( 2.25000 um) drc_range = 3500 ( 1.75000 um) route_pitch = 2400 ( 1.20000 um) patch_pitch = 6800 ( 3.40000 um) top_route_layer = 11 top_pin_layer = 11
[11/06 17:20:46    155s] #
[11/06 17:20:46    155s] #Start Post Route wire spreading..
[11/06 17:20:46    155s] ### drc_pitch = 4500 ( 2.25000 um) drc_range = 3500 ( 1.75000 um) route_pitch = 2400 ( 1.20000 um) patch_pitch = 6800 ( 3.40000 um) top_route_layer = 11 top_pin_layer = 11
[11/06 17:20:46    155s] #
[11/06 17:20:46    155s] #Start DRC checking..
[11/06 17:20:47    156s] #   number of violations = 0
[11/06 17:20:47    156s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2226.59 (MB), peak = 2325.07 (MB)
[11/06 17:20:47    156s] #CELL_VIEW mult_unsigned,init has no DRC violation.
[11/06 17:20:47    156s] #Total number of DRC violations = 0
[11/06 17:20:47    156s] #Total number of process antenna violations = 0
[11/06 17:20:47    156s] #Total number of net violated process antenna rule = 0
[11/06 17:20:47    156s] #
[11/06 17:20:47    156s] #Start data preparation for wire spreading...
[11/06 17:20:47    156s] #
[11/06 17:20:47    156s] #Data preparation is done on Thu Nov  6 17:20:47 2025
[11/06 17:20:47    156s] #
[11/06 17:20:47    156s] ### track-assign engine-init starts on Thu Nov  6 17:20:47 2025 with memory = 2226.59 (MB), peak = 2325.07 (MB)
[11/06 17:20:47    156s] ### track-assign engine-init cpu:00:00:00, real:00:00:00, mem:2.2 GB, peak:2.3 GB
[11/06 17:20:47    156s] #
[11/06 17:20:47    156s] #Start Post Route Wire Spread.
[11/06 17:20:47    156s] #Done with 218 horizontal wires in 2 hboxes and 186 vertical wires in 2 hboxes.
[11/06 17:20:47    156s] #Complete Post Route Wire Spread.
[11/06 17:20:47    156s] #
[11/06 17:20:47    156s] #Total number of nets with non-default rule or having extra spacing = 4
[11/06 17:20:47    156s] #Total wire length = 15531 um.
[11/06 17:20:47    156s] #Total half perimeter of net bounding box = 14773 um.
[11/06 17:20:47    156s] #Total wire length on LAYER Metal1 = 454 um.
[11/06 17:20:47    156s] #Total wire length on LAYER Metal2 = 5390 um.
[11/06 17:20:47    156s] #Total wire length on LAYER Metal3 = 6185 um.
[11/06 17:20:47    156s] #Total wire length on LAYER Metal4 = 2561 um.
[11/06 17:20:47    156s] #Total wire length on LAYER Metal5 = 832 um.
[11/06 17:20:47    156s] #Total wire length on LAYER Metal6 = 109 um.
[11/06 17:20:47    156s] #Total wire length on LAYER Metal7 = 0 um.
[11/06 17:20:47    156s] #Total wire length on LAYER Metal8 = 0 um.
[11/06 17:20:47    156s] #Total wire length on LAYER Metal9 = 0 um.
[11/06 17:20:47    156s] #Total wire length on LAYER Metal10 = 0 um.
[11/06 17:20:47    156s] #Total wire length on LAYER Metal11 = 0 um.
[11/06 17:20:47    156s] #Total number of vias = 9273
[11/06 17:20:47    156s] #Up-Via Summary (total 9273):
[11/06 17:20:47    156s] #           
[11/06 17:20:47    156s] #-----------------------
[11/06 17:20:47    156s] # Metal1           4834
[11/06 17:20:47    156s] # Metal2           3398
[11/06 17:20:47    156s] # Metal3            850
[11/06 17:20:47    156s] # Metal4            178
[11/06 17:20:47    156s] # Metal5             13
[11/06 17:20:47    156s] #-----------------------
[11/06 17:20:47    156s] #                  9273 
[11/06 17:20:47    156s] #
[11/06 17:20:47    156s] ### drc_pitch = 4500 ( 2.25000 um) drc_range = 3500 ( 1.75000 um) route_pitch = 2400 ( 1.20000 um) patch_pitch = 6800 ( 3.40000 um) top_route_layer = 11 top_pin_layer = 11
[11/06 17:20:47    156s] #
[11/06 17:20:47    156s] #Start DRC checking..
[11/06 17:20:47    157s] #   number of violations = 0
[11/06 17:20:47    157s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2226.46 (MB), peak = 2325.07 (MB)
[11/06 17:20:47    157s] #CELL_VIEW mult_unsigned,init has no DRC violation.
[11/06 17:20:47    157s] #Total number of DRC violations = 0
[11/06 17:20:47    157s] #Total number of process antenna violations = 0
[11/06 17:20:47    157s] #Total number of net violated process antenna rule = 0
[11/06 17:20:47    157s] #   number of violations = 0
[11/06 17:20:47    157s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 2226.46 (MB), peak = 2325.07 (MB)
[11/06 17:20:47    157s] #CELL_VIEW mult_unsigned,init has no DRC violation.
[11/06 17:20:47    157s] #Total number of DRC violations = 0
[11/06 17:20:47    157s] #Total number of process antenna violations = 0
[11/06 17:20:47    157s] #Total number of net violated process antenna rule = 0
[11/06 17:20:47    157s] #Post Route wire spread is done.
[11/06 17:20:47    157s] ### Time Record (Post Route Wire Spreading) is uninstalled.
[11/06 17:20:47    157s] #Total number of nets with non-default rule or having extra spacing = 4
[11/06 17:20:47    157s] #Total wire length = 15531 um.
[11/06 17:20:47    157s] #Total half perimeter of net bounding box = 14773 um.
[11/06 17:20:47    157s] #Total wire length on LAYER Metal1 = 454 um.
[11/06 17:20:47    157s] #Total wire length on LAYER Metal2 = 5390 um.
[11/06 17:20:47    157s] #Total wire length on LAYER Metal3 = 6185 um.
[11/06 17:20:47    157s] #Total wire length on LAYER Metal4 = 2561 um.
[11/06 17:20:47    157s] #Total wire length on LAYER Metal5 = 832 um.
[11/06 17:20:47    157s] #Total wire length on LAYER Metal6 = 109 um.
[11/06 17:20:47    157s] #Total wire length on LAYER Metal7 = 0 um.
[11/06 17:20:47    157s] #Total wire length on LAYER Metal8 = 0 um.
[11/06 17:20:47    157s] #Total wire length on LAYER Metal9 = 0 um.
[11/06 17:20:47    157s] #Total wire length on LAYER Metal10 = 0 um.
[11/06 17:20:47    157s] #Total wire length on LAYER Metal11 = 0 um.
[11/06 17:20:47    157s] #Total number of vias = 9273
[11/06 17:20:47    157s] #Up-Via Summary (total 9273):
[11/06 17:20:47    157s] #           
[11/06 17:20:47    157s] #-----------------------
[11/06 17:20:47    157s] # Metal1           4834
[11/06 17:20:47    157s] # Metal2           3398
[11/06 17:20:47    157s] # Metal3            850
[11/06 17:20:47    157s] # Metal4            178
[11/06 17:20:47    157s] # Metal5             13
[11/06 17:20:47    157s] #-----------------------
[11/06 17:20:47    157s] #                  9273 
[11/06 17:20:47    157s] #
[11/06 17:20:47    157s] #detailRoute Statistics:
[11/06 17:20:47    157s] #Cpu time = 00:00:08
[11/06 17:20:47    157s] #Elapsed time = 00:00:08
[11/06 17:20:47    157s] #Increased memory = 15.75 (MB)
[11/06 17:20:47    157s] #Total memory = 2226.46 (MB)
[11/06 17:20:47    157s] #Peak memory = 2325.07 (MB)
[11/06 17:20:47    157s] ### global_detail_route design signature (40): route=451725170 flt_obj=0 vio=1905142130 shield_wire=1
[11/06 17:20:47    157s] ### Time Record (DB Export) is installed.
[11/06 17:20:47    157s] ### export design design signature (41): route=451725170 fixed_route=745301618 flt_obj=0 vio=1905142130 swire=282492057 shield_wire=1 net_attr=377911991 dirty_area=0 del_dirty_area=0 cell=1077376178 placement=488796614 pin_access=1914461002 inst_pattern=1 via=610195162 routing_via=995836026
[11/06 17:20:47    157s] ### Time Record (DB Export) is uninstalled.
[11/06 17:20:47    157s] ### Time Record (Post Callback) is installed.
[11/06 17:20:47    157s] ### Time Record (Post Callback) is uninstalled.
[11/06 17:20:47    157s] #
[11/06 17:20:47    157s] #globalDetailRoute statistics:
[11/06 17:20:47    157s] #Cpu time = 00:00:12
[11/06 17:20:47    157s] #Elapsed time = 00:00:12
[11/06 17:20:47    157s] #Increased memory = -10.37 (MB)
[11/06 17:20:47    157s] #Total memory = 2188.29 (MB)
[11/06 17:20:47    157s] #Peak memory = 2325.07 (MB)
[11/06 17:20:47    157s] #Number of warnings = 3
[11/06 17:20:47    157s] #Total number of warnings = 9
[11/06 17:20:47    157s] #Number of fails = 0
[11/06 17:20:47    157s] #Total number of fails = 0
[11/06 17:20:47    157s] #Complete globalDetailRoute on Thu Nov  6 17:20:47 2025
[11/06 17:20:47    157s] #
[11/06 17:20:47    157s] ### import design signature (42): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=0 placement=0 pin_access=1914461002 inst_pattern=1 via=610195162 routing_via=995836026
[11/06 17:20:47    157s] ### Time Record (globalDetailRoute) is uninstalled.
[11/06 17:20:47    157s] #Default setup view is reset to worst_case.
[11/06 17:20:47    157s] #Default setup view is reset to worst_case.
[11/06 17:20:47    157s] AAE_INFO: Post Route call back at the end of routeDesign
[11/06 17:20:47    157s] #routeDesign: cpu time = 00:00:12, elapsed time = 00:00:12, memory = 2179.17 (MB), peak = 2325.07 (MB)
[11/06 17:20:47    157s] 
[11/06 17:20:47    157s] *** Summary of all messages that are not suppressed in this session:
[11/06 17:20:47    157s] Severity  ID               Count  Summary                                  
[11/06 17:20:47    157s] ERROR     IMPSP-365            1  Design has inst(s) with SITE '%s', but t...
[11/06 17:20:47    157s] WARNING   NRDB-2005            2  %s %s has special wires but no definitio...
[11/06 17:20:47    157s] WARNING   NRIG-1303            1  The congestion map does not match the GC...
[11/06 17:20:47    157s] WARNING   NRIF-90              1  Option setNanoRouteMode -routeBottomRout...
[11/06 17:20:47    157s] WARNING   NRIF-91              1  Option setNanoRouteMode -routeTopRouting...
[11/06 17:20:47    157s] *** Message Summary: 5 warning(s), 1 error(s)
[11/06 17:20:47    157s] 
[11/06 17:20:47    157s] ### Time Record (routeDesign) is uninstalled.
[11/06 17:20:47    157s] ### 
[11/06 17:20:47    157s] ###   Scalability Statistics
[11/06 17:20:47    157s] ### 
[11/06 17:20:47    157s] ### --------------------------------+----------------+----------------+----------------+
[11/06 17:20:47    157s] ###   routeDesign                   |        cpu time|    elapsed time|     scalability|
[11/06 17:20:47    157s] ### --------------------------------+----------------+----------------+----------------+
[11/06 17:20:47    157s] ###   Pre Callback                  |        00:00:00|        00:00:00|             1.0|
[11/06 17:20:47    157s] ###   Post Callback                 |        00:00:00|        00:00:00|             1.0|
[11/06 17:20:47    157s] ###   Timing Data Generation        |        00:00:00|        00:00:00|             1.0|
[11/06 17:20:47    157s] ###   DB Import                     |        00:00:00|        00:00:00|             1.0|
[11/06 17:20:47    157s] ###   DB Export                     |        00:00:00|        00:00:00|             1.0|
[11/06 17:20:47    157s] ###   Cell Pin Access               |        00:00:02|        00:00:02|             1.0|
[11/06 17:20:47    157s] ###   Data Preparation              |        00:00:01|        00:00:01|             1.0|
[11/06 17:20:47    157s] ###   Global Routing                |        00:00:01|        00:00:01|             1.0|
[11/06 17:20:47    157s] ###   Track Assignment              |        00:00:00|        00:00:00|             1.0|
[11/06 17:20:47    157s] ###   Detail Routing                |        00:00:06|        00:00:06|             1.0|
[11/06 17:20:47    157s] ###   Post Route Wire Spreading     |        00:00:01|        00:00:01|             1.0|
[11/06 17:20:47    157s] ###   Entire Command                |        00:00:12|        00:00:12|             1.0|
[11/06 17:20:47    157s] ### --------------------------------+----------------+----------------+----------------+
[11/06 17:20:47    157s] ### 
[11/06 17:22:09    164s] <CMD> getFillerMode -quiet
[11/06 17:23:24    171s] <CMD> addFiller -cell FILL8 FILL64 FILL4 FILL32 FILL2 FILL16 FILL1 -prefix FILLER
[11/06 17:23:24    171s] **WARN: (IMPSP-5217):	addFiller command is running on a postRoute database. It is recommended to be followed by ecoRoute -target command to make the DRC clean.
[11/06 17:23:24    171s] Type 'man IMPSP-5217' for more detail.
[11/06 17:23:24    171s] OPERPROF: Starting PlacementAddFillerCore
 at level 1, MEM:2761.0M, EPOCH TIME: 1762467804.477083
[11/06 17:23:24    171s] OPERPROF:   Starting DPlace-Init-For-Physical at level 2, MEM:2761.0M, EPOCH TIME: 1762467804.478012
[11/06 17:23:24    171s] OPERPROF:     Starting DPlace-Init at level 3, MEM:2761.0M, EPOCH TIME: 1762467804.478098
[11/06 17:23:24    171s] Processing tracks to init pin-track alignment.
[11/06 17:23:24    171s] z: 2, totalTracks: 1
[11/06 17:23:24    171s] z: 4, totalTracks: 1
[11/06 17:23:24    171s] z: 6, totalTracks: 1
[11/06 17:23:24    171s] z: 8, totalTracks: 1
[11/06 17:23:24    171s] #spOpts: hrOri=1 hrSnap=1 rpCkHalo=4 
[11/06 17:23:24    171s] All LLGs are deleted
[11/06 17:23:24    171s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/06 17:23:24    171s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/06 17:23:24    171s] OPERPROF:       Starting spSiteCleanup(true) at level 4, MEM:2761.0M, EPOCH TIME: 1762467804.484537
[11/06 17:23:24    171s] OPERPROF:       Finished spSiteCleanup(true) at level 4, CPU:0.000, REAL:0.000, MEM:2761.0M, EPOCH TIME: 1762467804.484699
[11/06 17:23:24    171s] OPERPROF:       Starting spInitSiteArr at level 4, MEM:2761.0M, EPOCH TIME: 1762467804.484832
[11/06 17:23:24    171s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/06 17:23:24    171s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/06 17:23:24    171s] OPERPROF:         Starting spiInitFpSiteArr at level 5, MEM:2761.0M, EPOCH TIME: 1762467804.485864
[11/06 17:23:24    171s] Max number of tech site patterns supported in site array is 256.
[11/06 17:23:24    171s] **ERROR: (IMPSP-365):	Design has inst(s) with SITE 'CoreSiteDouble', but the floorplan has no rows defined for this site. Any locations found for such insts will be illegal; create rows for this site to avoid this.
Type 'man IMPSP-365' for more detail.
[11/06 17:23:24    171s] Core basic site is CoreSite
[11/06 17:23:24    171s] OPERPROF:           Starting spiCheckSiteIfFastDPInitAvailable at level 6, MEM:2761.0M, EPOCH TIME: 1762467804.509330
[11/06 17:23:24    171s] After signature check, allow fast init is false, keep pre-filter is true.
[11/06 17:23:24    171s] After signature check and other controls, allow fast init is false, keep pre-filter is true.
[11/06 17:23:24    171s] OPERPROF:           Finished spiCheckSiteIfFastDPInitAvailable at level 6, CPU:0.006, REAL:0.006, MEM:2761.0M, EPOCH TIME: 1762467804.515661
[11/06 17:23:24    171s] SiteArray: non-trimmed site array dimensions = 40 x 377
[11/06 17:23:24    171s] SiteArray: use 102,400 bytes
[11/06 17:23:24    171s] SiteArray: current memory after site array memory allocation 2761.0M
[11/06 17:23:24    171s] SiteArray: FP blocked sites are writable
[11/06 17:23:24    171s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[11/06 17:23:24    171s] OPERPROF:           Starting RoutingBlockageFromWireViaStBox at level 6, MEM:2761.0M, EPOCH TIME: 1762467804.516329
[11/06 17:23:24    171s] Process 22147 wires and vias for routing blockage and capacity analysis
[11/06 17:23:24    171s] OPERPROF:           Finished RoutingBlockageFromWireViaStBox at level 6, CPU:0.006, REAL:0.006, MEM:2761.0M, EPOCH TIME: 1762467804.521993
[11/06 17:23:24    171s] SiteArray: number of non floorplan blocked sites for llg default is 15080
[11/06 17:23:24    171s] Atter site array init, number of instance map data is 0.
[11/06 17:23:24    171s] OPERPROF:         Finished spiInitFpSiteArr at level 5, CPU:0.036, REAL:0.037, MEM:2761.0M, EPOCH TIME: 1762467804.522374
[11/06 17:23:24    171s] 
[11/06 17:23:24    171s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[11/06 17:23:24    171s] OPERPROF:       Finished spInitSiteArr at level 4, CPU:0.038, REAL:0.038, MEM:2761.0M, EPOCH TIME: 1762467804.523071
[11/06 17:23:24    171s] OPERPROF:       Starting PlacementInitSBTree at level 4, MEM:2761.0M, EPOCH TIME: 1762467804.523116
[11/06 17:23:24    171s] OPERPROF:       Finished PlacementInitSBTree at level 4, CPU:0.000, REAL:0.000, MEM:2761.0M, EPOCH TIME: 1762467804.523574
[11/06 17:23:24    171s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=2761.0MB).
[11/06 17:23:24    171s] OPERPROF:     Finished DPlace-Init at level 3, CPU:0.045, REAL:0.046, MEM:2761.0M, EPOCH TIME: 1762467804.523785
[11/06 17:23:24    171s] OPERPROF:   Finished DPlace-Init-For-Physical at level 2, CPU:0.046, REAL:0.046, MEM:2761.0M, EPOCH TIME: 1762467804.523812
[11/06 17:23:24    171s] OPERPROF:   Starting PlacementInitRegWireSearchTree at level 2, MEM:2761.0M, EPOCH TIME: 1762467804.523840
[11/06 17:23:24    171s]   Signal wire search tree: 22084 elements. (cpu=0:00:00.0, mem=0.0M)
[11/06 17:23:24    171s] OPERPROF:   Finished PlacementInitRegWireSearchTree at level 2, CPU:0.005, REAL:0.005, MEM:2761.0M, EPOCH TIME: 1762467804.528793
[11/06 17:23:24    171s] OPERPROF:   Starting AddFillerWithCallMap at level 2, MEM:2761.0M, EPOCH TIME: 1762467804.531079
[11/06 17:23:24    171s] OPERPROF:     Starting AddFillerWithCallMap-Iter-1 at level 3, MEM:2761.0M, EPOCH TIME: 1762467804.531141
[11/06 17:23:24    171s] OPERPROF:       Starting AddFillerWithCallMap/AddFiller at level 4, MEM:2761.0M, EPOCH TIME: 1762467804.531353
[11/06 17:23:24    171s] OPERPROF:         Starting spiAddFillerInstInBox at level 5, MEM:2761.0M, EPOCH TIME: 1762467804.532220
[11/06 17:23:24    171s] AddFiller init all instances time CPU:0.000, REAL:0.000
[11/06 17:23:24    171s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): Rebuild thread pool 0x7f89c3eccc98.
[11/06 17:23:24    171s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): 0 out of 1 thread pools are available.
[11/06 17:23:24    171s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): Rebuild thread pool 0x7f89c3eccc98.
[11/06 17:23:24    171s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): 0 out of 1 thread pools are available.
[11/06 17:23:24    171s] AddFiller main function time CPU:0.057, REAL:0.066
[11/06 17:23:24    171s] Filler instance commit time CPU:0.013, REAL:0.013
[11/06 17:23:24    171s] *INFO: Adding fillers to top-module.
[11/06 17:23:24    171s] *INFO:   Added 2 filler insts (cell FILL64 / prefix FILLER).
[11/06 17:23:24    171s] *INFO:   Added 11 filler insts (cell FILL32 / prefix FILLER).
[11/06 17:23:24    171s] *INFO:   Added 49 filler insts (cell FILL16 / prefix FILLER).
[11/06 17:23:24    171s] *INFO:   Added 100 filler insts (cell FILL8 / prefix FILLER).
[11/06 17:23:24    171s] *INFO:   Added 218 filler insts (cell FILL4 / prefix FILLER).
[11/06 17:23:24    171s] *INFO:   Added 361 filler insts (cell FILL2 / prefix FILLER).
[11/06 17:23:24    171s] *INFO:   Added 430 filler insts (cell FILL1 / prefix FILLER).
[11/06 17:23:24    171s] OPERPROF:         Finished spiAddFillerInstInBox at level 5, CPU:0.069, REAL:0.067, MEM:2737.0M, EPOCH TIME: 1762467804.598869
[11/06 17:23:24    171s] *INFO: Total 1171 filler insts added - prefix FILLER (CPU: 0:00:00.1).
[11/06 17:23:24    171s] OPERPROF:       Finished AddFillerWithCallMap/AddFiller at level 4, CPU:0.069, REAL:0.068, MEM:2737.0M, EPOCH TIME: 1762467804.598941
[11/06 17:23:24    171s] OPERPROF:       Starting AddFillerWithCellMap/BatchGNCProcess at level 4, MEM:2737.0M, EPOCH TIME: 1762467804.598977
[11/06 17:23:24    171s] For 1171 new insts, OPERPROF:       Finished AddFillerWithCellMap/BatchGNCProcess at level 4, CPU:0.000, REAL:0.000, MEM:2737.0M, EPOCH TIME: 1762467804.599164
[11/06 17:23:24    171s] OPERPROF:     Finished AddFillerWithCallMap-Iter-1 at level 3, CPU:0.069, REAL:0.068, MEM:2737.0M, EPOCH TIME: 1762467804.599202
[11/06 17:23:24    171s] OPERPROF:   Finished AddFillerWithCallMap at level 2, CPU:0.070, REAL:0.068, MEM:2737.0M, EPOCH TIME: 1762467804.599232
[11/06 17:23:24    171s] OPERPROF:   Starting spDPlaceCleanup(full) at level 2, MEM:2737.0M, EPOCH TIME: 1762467804.599298
[11/06 17:23:24    171s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:2427).
[11/06 17:23:24    171s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/06 17:23:24    171s] All LLGs are deleted
[11/06 17:23:24    171s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/06 17:23:24    171s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/06 17:23:24    171s] OPERPROF:     Starting spSiteCleanup(true) at level 3, MEM:2737.0M, EPOCH TIME: 1762467804.603161
[11/06 17:23:24    171s] OPERPROF:     Finished spSiteCleanup(true) at level 3, CPU:0.000, REAL:0.000, MEM:2736.9M, EPOCH TIME: 1762467804.603345
[11/06 17:23:24    171s] OPERPROF:   Finished spDPlaceCleanup(full) at level 2, CPU:0.006, REAL:0.006, MEM:2728.9M, EPOCH TIME: 1762467804.604979
[11/06 17:23:24    171s] OPERPROF: Finished PlacementAddFillerCore
 at level 1, CPU:0.129, REAL:0.128, MEM:2728.9M, EPOCH TIME: 1762467804.605029
[11/06 17:24:37    178s] <CMD> zoomBox 9.22550 23.41900 103.95350 61.81150
[11/06 17:24:39    178s] <CMD> zoomBox 17.41100 26.89650 97.93000 59.53000
[11/06 17:24:40    178s] <CMD> zoomBox 30.29600 32.36450 88.47100 55.94250
[11/06 17:24:41    178s] <CMD> zoomBox 39.66300 36.28600 81.69550 53.32150
[11/06 17:24:41    178s] <CMD> zoomBox 43.32100 37.81750 79.04950 52.29800
[11/06 17:24:42    179s] <CMD> zoomBox 46.46950 39.11950 76.83900 51.42800
[11/06 17:24:43    179s] <CMD> zoomBox 49.14550 40.22600 74.96000 50.68850
[11/06 17:24:43    179s] <CMD> zoomBox 54.99650 42.64550 70.85100 49.07100
[11/06 17:24:46    179s] <CMD> zoomBox 56.39350 43.22300 69.87000 48.68500
[11/06 17:24:46    179s] <CMD> zoomBox 57.58050 43.71400 69.03650 48.35700
[11/06 17:24:46    179s] <CMD> zoomBox 58.59000 44.13150 68.32750 48.07800
[11/06 17:24:47    179s] <CMD> zoomBox 59.44800 44.48650 67.72500 47.84100
[11/06 17:24:48    179s] <CMD> zoomBox 60.79750 45.04450 66.77750 47.46800
[11/06 17:24:48    179s] <CMD> zoomBox 61.32450 45.26250 66.40750 47.32250
[11/06 17:24:50    179s] <CMD> zoomBox 60.79750 45.04450 66.77750 47.46800
[11/06 17:24:51    180s] <CMD> zoomBox 61.32450 45.26250 66.40750 47.32250
[11/06 17:24:52    180s] <CMD> zoomBox 62.15300 45.60500 65.82550 47.09350
[11/06 17:24:55    180s] <CMD> zoomBox 61.77200 45.44750 66.09350 47.19900
[11/06 17:24:56    180s] <CMD> zoomBox 60.79650 45.04400 66.77850 47.46850
[11/06 17:24:56    180s] <CMD> zoomBox 60.17600 44.78750 67.21400 47.64000
[11/06 17:24:57    180s] <CMD> zoomBox 59.44600 44.48550 67.72650 47.84150
[11/06 17:24:57    180s] <CMD> zoomBox 58.58700 44.13050 68.32950 48.07900
[11/06 17:24:57    180s] <CMD> zoomBox 57.57700 43.71250 69.03850 48.35800
[11/06 17:24:58    180s] <CMD> zoomBox 54.98950 42.64300 70.85450 49.07300
[11/06 17:24:58    180s] <CMD> zoomBox 53.34450 41.96250 72.00950 49.52750
[11/06 17:24:58    180s] <CMD> zoomBox 51.40850 41.16250 73.36800 50.06250
[11/06 17:24:58    180s] <CMD> zoomBox 49.13200 40.22100 74.96650 50.69150
[11/06 17:25:00    181s] <CMD> zoomBox 45.89950 38.95150 76.29350 51.27000
[11/06 17:25:01    181s] <CMD> zoomBox 37.62250 35.70100 79.69100 52.75100
[11/06 17:25:01    181s] <CMD> zoomBox 32.35900 33.63400 81.85200 53.69300
[11/06 17:25:01    181s] <CMD> zoomBox 18.88100 28.34100 87.38500 56.10500
[11/06 17:25:01    181s] <CMD> zoomBox -11.63550 16.35700 99.91250 61.56650
[11/06 17:25:03    181s] <CMD> zoomBox -42.01000 4.42900 112.38150 67.00250
[11/06 17:25:04    182s] <CMD> zoomBox -61.32600 -3.15650 120.31100 70.45950
[11/06 17:25:04    182s] <CMD> zoomBox -84.05050 -12.08050 129.64000 74.52650
[11/06 17:25:09    182s] <CMD> fit
[11/06 17:25:26    184s] <CMD> getMultiCpuUsage -localCpu
[11/06 17:25:26    184s] <CMD> get_verify_drc_mode -disable_rules -quiet
[11/06 17:25:26    184s] <CMD> get_verify_drc_mode -quiet -area
[11/06 17:25:26    184s] <CMD> get_verify_drc_mode -quiet -layer_range
[11/06 17:25:26    184s] <CMD> get_verify_drc_mode -check_ndr_spacing -quiet
[11/06 17:25:26    184s] <CMD> get_verify_drc_mode -check_only -quiet
[11/06 17:25:26    184s] <CMD> get_verify_drc_mode -check_same_via_cell -quiet
[11/06 17:25:26    184s] <CMD> get_verify_drc_mode -exclude_pg_net -quiet
[11/06 17:25:26    184s] <CMD> get_verify_drc_mode -ignore_trial_route -quiet
[11/06 17:25:26    184s] <CMD> get_verify_drc_mode -max_wrong_way_halo -quiet
[11/06 17:25:26    184s] <CMD> get_verify_drc_mode -use_min_spacing_on_block_obs -quiet
[11/06 17:25:26    184s] <CMD> get_verify_drc_mode -limit -quiet
[11/06 17:25:43    186s] <CMD> set_verify_drc_mode -disable_rules {} -check_ndr_spacing auto -check_only default -check_same_via_cell true -exclude_pg_net true -ignore_trial_route false -ignore_cell_blockage false -use_min_spacing_on_block_obs auto -report mult_unsigned.drc.rpt -limit 1000
[11/06 17:25:43    186s] <CMD> verify_drc
[11/06 17:25:43    186s] #-check_ndr_spacing auto                 # enums={true false auto}, default=auto,  user setting
[11/06 17:25:43    186s] #-check_same_via_cell true               # bool, default=false, user setting
[11/06 17:25:43    186s] #-exclude_pg_net true                    # bool, default=false, user setting
[11/06 17:25:43    186s] #-report mult_unsigned.drc.rpt           # string, default="", user setting
[11/06 17:25:43    186s]  *** Starting Verify DRC (MEM: 2737.5) ***
[11/06 17:25:43    186s] 
[11/06 17:25:43    186s]   VERIFY DRC ...... Starting Verification
[11/06 17:25:43    186s]   VERIFY DRC ...... Initializing
[11/06 17:25:43    186s]   VERIFY DRC ...... Deleting Existing Violations
[11/06 17:25:43    186s]   VERIFY DRC ...... Creating Sub-Areas
[11/06 17:25:43    186s]   VERIFY DRC ...... Using new threading
[11/06 17:25:43    186s]   VERIFY DRC ...... Sub-Area: {0.000 0.000 85.400 78.660} 1 of 1
[11/06 17:25:43    186s]   VERIFY DRC ...... Sub-Area : 1 complete 0 Viols.
[11/06 17:25:43    186s] 
[11/06 17:25:43    186s]   Verification Complete : 0 Viols.
[11/06 17:25:43    186s] 
[11/06 17:25:43    186s]  *** End Verify DRC (CPU: 0:00:00.2  ELAPSED TIME: 0.00  MEM: 256.1M) ***
[11/06 17:25:43    186s] 
[11/06 17:25:43    186s] <CMD> set_verify_drc_mode -area {0 0 0 0}
[11/06 17:28:27    201s] <CMD> verifyConnectivity -type all -error 1000 -warning 50
[11/06 17:28:27    201s] VERIFY_CONNECTIVITY use new engine.
[11/06 17:28:27    201s] 
[11/06 17:28:27    201s] ******** Start: VERIFY CONNECTIVITY ********
[11/06 17:28:27    201s] Start Time: Thu Nov  6 17:28:27 2025
[11/06 17:28:27    201s] 
[11/06 17:28:27    201s] Design Name: mult_unsigned
[11/06 17:28:27    201s] Database Units: 2000
[11/06 17:28:27    201s] Design Boundary: (0.0000, 0.0000) (85.4000, 78.6600)
[11/06 17:28:27    201s] Error Limit = 1000; Warning Limit = 50
[11/06 17:28:27    201s] Check all nets
[11/06 17:28:27    201s] 
[11/06 17:28:27    201s] Begin Summary 
[11/06 17:28:27    201s]   Found no problems or warnings.
[11/06 17:28:27    201s] End Summary
[11/06 17:28:27    201s] 
[11/06 17:28:27    201s] End Time: Thu Nov  6 17:28:27 2025
[11/06 17:28:27    201s] Time Elapsed: 0:00:00.0
[11/06 17:28:27    201s] 
[11/06 17:28:27    201s] ******** End: VERIFY CONNECTIVITY ********
[11/06 17:28:27    201s]   Verification Complete : 0 Viols.  0 Wrngs.
[11/06 17:28:27    201s]   (CPU Time: 0:00:00.0  MEM: 0.000M)
[11/06 17:28:27    201s] 
[11/06 17:43:38    310s] <CMD> streamOut gds/mult_unsigned.gds -mapFile scripts/gpdk045.map -libName DesignLib -merge { scripts/gsclib045.gds } -units 2000 -mode ALL
[11/06 17:43:38    310s] Merge file: scripts/gsclib045.gds has version number: 5
[11/06 17:43:38    310s] Parse flat map file...
[11/06 17:43:38    310s] Writing GDSII file ...
[11/06 17:43:38    310s] 	****** db unit per micron = 2000 ******
[11/06 17:43:38    310s] 	****** output gds2 file unit per micron = 2000 ******
[11/06 17:43:38    310s] 	****** unit scaling factor = 1 ******
[11/06 17:43:38    310s] Output for instance
[11/06 17:43:38    310s] Output for bump
[11/06 17:43:38    310s] Output for physical terminals
[11/06 17:43:38    310s] Output for logical terminals
[11/06 17:43:38    310s] Output for regular nets
[11/06 17:43:38    310s] Output for special nets and metal fills
[11/06 17:43:38    310s] Output for via structure generation total number 16
[11/06 17:43:38    310s] Statistics for GDS generated (version 5)
[11/06 17:43:38    310s] ----------------------------------------
[11/06 17:43:38    310s] Stream Out Layer Mapping Information:
[11/06 17:43:38    310s] GDS Layer Number          GDS Layer Name
[11/06 17:43:38    310s] ----------------------------------------
[11/06 17:43:38    310s]     59                              COMP
[11/06 17:43:38    310s]     62                           DIEAREA
[11/06 17:43:38    310s]     38                            Metal7
[11/06 17:43:38    310s]     35                            Metal6
[11/06 17:43:38    310s]     33                            Metal5
[11/06 17:43:38    310s]     31                            Metal4
[11/06 17:43:38    310s]     11                            Metal3
[11/06 17:43:38    310s]     9                             Metal2
[11/06 17:43:38    310s]     7                             Metal1
[11/06 17:43:38    310s]     162                          Metal11
[11/06 17:43:38    310s]     152                          Metal10
[11/06 17:43:38    310s]     42                            Metal9
[11/06 17:43:38    310s]     40                            Metal8
[11/06 17:43:38    310s]     37                              Via6
[11/06 17:43:38    310s]     30                              Via3
[11/06 17:43:38    310s]     34                              Via5
[11/06 17:43:38    310s]     10                              Via2
[11/06 17:43:38    310s]     32                              Via4
[11/06 17:43:38    310s]     39                              Via7
[11/06 17:43:38    310s]     8                               Via1
[11/06 17:43:38    310s]     6                               Cont
[11/06 17:43:38    310s]     3                               Poly
[11/06 17:43:38    310s]     41                              Via8
[11/06 17:43:38    310s]     151                             Via9
[11/06 17:43:38    310s]     161                            Via10
[11/06 17:43:38    310s] 
[11/06 17:43:38    310s] 
[11/06 17:43:38    310s] Stream Out Information Processed for GDS version 5:
[11/06 17:43:38    310s] Units: 2000 DBU
[11/06 17:43:38    310s] 
[11/06 17:43:38    310s] Object                             Count
[11/06 17:43:38    310s] ----------------------------------------
[11/06 17:43:38    310s] Instances                           2427
[11/06 17:43:38    310s] 
[11/06 17:43:38    310s] Ports/Pins                            81
[11/06 17:43:38    310s]     metal layer Metal2                38
[11/06 17:43:38    310s]     metal layer Metal3                34
[11/06 17:43:38    310s]     metal layer Metal4                 6
[11/06 17:43:38    310s]     metal layer Metal5                 3
[11/06 17:43:38    310s] 
[11/06 17:43:38    310s] Nets                               12811
[11/06 17:43:38    310s]     metal layer Metal1               675
[11/06 17:43:38    310s]     metal layer Metal2              6968
[11/06 17:43:38    310s]     metal layer Metal3              3754
[11/06 17:43:38    310s]     metal layer Metal4              1178
[11/06 17:43:38    310s]     metal layer Metal5               229
[11/06 17:43:38    310s]     metal layer Metal6                 7
[11/06 17:43:38    310s] 
[11/06 17:43:38    310s]     Via Instances                   9273
[11/06 17:43:38    310s] 
[11/06 17:43:38    310s] Special Nets                         131
[11/06 17:43:38    310s]     metal layer Metal1               127
[11/06 17:43:38    310s]     metal layer Metal2                 4
[11/06 17:43:38    310s] 
[11/06 17:43:38    310s]     Via Instances                     90
[11/06 17:43:38    310s] 
[11/06 17:43:38    310s] Metal Fills                            0
[11/06 17:43:38    310s] 
[11/06 17:43:38    310s]     Via Instances                      0
[11/06 17:43:38    310s] 
[11/06 17:43:38    310s] Metal FillOPCs                         0
[11/06 17:43:38    310s] 
[11/06 17:43:38    310s]     Via Instances                      0
[11/06 17:43:38    310s] 
[11/06 17:43:38    310s] Metal FillDRCs                         0
[11/06 17:43:38    310s] 
[11/06 17:43:38    310s]     Via Instances                      0
[11/06 17:43:38    310s] 
[11/06 17:43:38    310s] Text                                  81
[11/06 17:43:38    310s]     metal layer Metal2                38
[11/06 17:43:38    310s]     metal layer Metal3                34
[11/06 17:43:38    310s]     metal layer Metal4                 6
[11/06 17:43:38    310s]     metal layer Metal5                 3
[11/06 17:43:38    310s] 
[11/06 17:43:38    310s] 
[11/06 17:43:38    310s] Blockages                              0
[11/06 17:43:38    310s] 
[11/06 17:43:38    310s] 
[11/06 17:43:38    310s] Custom Text                            0
[11/06 17:43:38    310s] 
[11/06 17:43:38    310s] 
[11/06 17:43:38    310s] Custom Box                             0
[11/06 17:43:38    310s] 
[11/06 17:43:38    310s] Trim Metal                             0
[11/06 17:43:38    310s] 
[11/06 17:43:38    310s] Scanning GDS file scripts/gsclib045.gds to register cell name ......
[11/06 17:43:38    311s] Merging GDS file scripts/gsclib045.gds ......
[11/06 17:43:38    311s] 	****** Merge file: scripts/gsclib045.gds has version number: 5.
[11/06 17:43:38    311s] 	****** Merge file: scripts/gsclib045.gds has units: 2000 per micron.
[11/06 17:43:38    311s] 	****** unit scaling factor = 1 ******
[11/06 17:43:38    311s] ######Streamout is finished!
[11/06 17:45:40    323s] 
--------------------------------------------------------------------------------
Exiting Innovus on Thu Nov  6 17:45:40 2025
  Total CPU time:     0:05:25
  Total real time:    0:41:42
  Peak memory (main): 2303.88MB

[11/06 17:45:40    323s] 
[11/06 17:45:40    323s] *** Memory Usage v#1 (Current mem = 3009.562M, initial mem = 486.922M) ***
[11/06 17:45:40    323s] 
[11/06 17:45:40    323s] *** Summary of all messages that are not suppressed in this session:
[11/06 17:45:40    323s] Severity  ID               Count  Summary                                  
[11/06 17:45:40    323s] WARNING   IMPLF-200            1  Pin '%s' in macro '%s' has no ANTENNAGAT...
[11/06 17:45:40    323s] WARNING   IMPFP-325            1  Floorplan of the design is resized. All ...
[11/06 17:45:40    323s] WARNING   IMPFP-3961           4  The techSite '%s' has no related standar...
[11/06 17:45:40    323s] WARNING   IMPEXT-6197          5  The Cap table file is not specified. Thi...
[11/06 17:45:40    323s] WARNING   IMPEXT-2766         22  The sheet resistance for layer %s is not...
[11/06 17:45:40    323s] WARNING   IMPEXT-2773         22  The via resistance between layers %s and...
[11/06 17:45:40    323s] WARNING   IMPEXT-2882         10  Unable to find the resistance for via '%...
[11/06 17:45:40    323s] WARNING   IMPEXT-3530          5  The process node is not set. Use the com...
[11/06 17:45:40    323s] WARNING   IMPDC-1629           2  The default delay limit was set to %d. T...
[11/06 17:45:40    323s] WARNING   IMPSR-468            8  Cannot find any standard cell pin connec...
[11/06 17:45:40    323s] WARNING   IMPSR-1253           2  Unable to find any standard cell pin con...
[11/06 17:45:40    323s] WARNING   IMPSR-1254           2  Unable to connect the specified objects,...
[11/06 17:45:40    323s] WARNING   IMPSR-1256           2  Unable to find any CORE class pad pin of...
[11/06 17:45:40    323s] WARNING   IMPSP-5140           4  Global net connect rules have not been c...
[11/06 17:45:40    323s] WARNING   IMPSP-5217           1  addFiller command is running on a postRo...
[11/06 17:45:40    323s] WARNING   IMPSP-315            4  Found %d instances insts with no PG Term...
[11/06 17:45:40    323s] WARNING   IMPSP-9025           2  No scan chain specified/traced.          
[11/06 17:45:40    323s] WARNING   IMPSP-9042           1  Scan chains were not defined, -place_glo...
[11/06 17:45:40    323s] ERROR     IMPSP-365            3  Design has inst(s) with SITE '%s', but t...
[11/06 17:45:40    323s] WARNING   IMPCCOPT-1261       34  The skew target of %s for %s in %sdelay ...
[11/06 17:45:40    323s] WARNING   NRDB-2005            2  %s %s has special wires but no definitio...
[11/06 17:45:40    323s] WARNING   NRIG-1303            1  The congestion map does not match the GC...
[11/06 17:45:40    323s] WARNING   IMPTCM-77            2  Option "%s" for command %s is obsolete a...
[11/06 17:45:40    323s] WARNING   IMPTCM-125           3  Option "%s" for command %s is obsolete a...
[11/06 17:45:40    323s] WARNING   TCLCMD-1461          2  Skipped unsupported command: %s          
[11/06 17:45:40    323s] WARNING   TCLNL-330            1  set_input_delay on clock root '%s' is no...
[11/06 17:45:40    323s] WARNING   TECHLIB-302         40  No function defined for cell '%s'. The c...
[11/06 17:45:40    323s] *** Message Summary: 183 warning(s), 3 error(s)
[11/06 17:45:40    323s] 
[11/06 17:45:40    323s] --- Ending "Innovus" (totcpu=0:05:23, real=0:41:41, mem=3009.6M) ---
