Fitter report for de0_nano
Sun Aug 30 15:21:59 2020
Quartus Prime Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Fitter Summary
  3. Fitter Settings
  4. Parallel Compilation
  5. Fitter Netlist Optimizations
  6. Ignored Assignments
  7. Incremental Compilation Preservation Summary
  8. Incremental Compilation Partition Settings
  9. Incremental Compilation Placement Preservation
 10. Pin-Out File
 11. Fitter Resource Usage Summary
 12. Fitter Partition Statistics
 13. Input Pins
 14. Output Pins
 15. Bidir Pins
 16. Dual Purpose and Dedicated Pins
 17. I/O Bank Usage
 18. All Package Pins
 19. PLL Summary
 20. PLL Usage
 21. I/O Assignment Warnings
 22. Fitter Resource Utilization by Entity
 23. Delay Chain Summary
 24. Pad To Core Delay Chain Fanout
 25. Control Signals
 26. Global & Other Fast Signals
 27. Fitter RAM Summary
 28. |de0_nano|qsys_block:qsys|qsys_block_onchip_ram:onchip_ram|altsyncram:the_altsyncram|altsyncram_lug1:auto_generated|ALTSYNCRAM
 29. Fitter DSP Block Usage Summary
 30. DSP Block Details
 31. Routing Usage Summary
 32. LAB Logic Elements
 33. LAB-wide Signals
 34. LAB Signals Sourced
 35. LAB Signals Sourced Out
 36. LAB Distinct Inputs
 37. I/O Rules Summary
 38. I/O Rules Details
 39. I/O Rules Matrix
 40. Fitter Device Options
 41. Operating Settings and Conditions
 42. Estimated Delay Added for Hold Timing Summary
 43. Estimated Delay Added for Hold Timing Details
 44. Fitter Messages
 45. Fitter Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+--------------------------------------------------------------------------------------+
; Fitter Summary                                                                       ;
+------------------------------------+-------------------------------------------------+
; Fitter Status                      ; Successful - Sun Aug 30 15:21:59 2020           ;
; Quartus Prime Version              ; 18.1.0 Build 625 09/12/2018 SJ Standard Edition ;
; Revision Name                      ; de0_nano                                        ;
; Top-level Entity Name              ; de0_nano                                        ;
; Family                             ; Cyclone IV E                                    ;
; Device                             ; EP4CE22F17C6                                    ;
; Timing Models                      ; Final                                           ;
; Total logic elements               ; 6,877 / 22,320 ( 31 % )                         ;
;     Total combinational functions  ; 6,190 / 22,320 ( 28 % )                         ;
;     Dedicated logic registers      ; 3,727 / 22,320 ( 17 % )                         ;
; Total registers                    ; 3796                                            ;
; Total pins                         ; 48 / 154 ( 31 % )                               ;
; Total virtual pins                 ; 0                                               ;
; Total memory bits                  ; 108,992 / 608,256 ( 18 % )                      ;
; Embedded Multiplier 9-bit elements ; 9 / 132 ( 7 % )                                 ;
; Total PLLs                         ; 1 / 4 ( 25 % )                                  ;
+------------------------------------+-------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Settings                                                                                                                                    ;
+--------------------------------------------------------------------+---------------------------------------+---------------------------------------+
; Option                                                             ; Setting                               ; Default Value                         ;
+--------------------------------------------------------------------+---------------------------------------+---------------------------------------+
; Device                                                             ; EP4CE22F17C6                          ;                                       ;
; Minimum Core Junction Temperature                                  ; 0                                     ;                                       ;
; Maximum Core Junction Temperature                                  ; 85                                    ;                                       ;
; Fit Attempts to Skip                                               ; 0                                     ; 0.0                                   ;
; Device I/O Standard                                                ; 2.5 V                                 ;                                       ;
; Use smart compilation                                              ; Off                                   ; Off                                   ;
; Enable parallel Assembler and Timing Analyzer during compilation   ; On                                    ; On                                    ;
; Enable compact report table                                        ; Off                                   ; Off                                   ;
; Auto Merge PLLs                                                    ; On                                    ; On                                    ;
; Router Timing Optimization Level                                   ; Normal                                ; Normal                                ;
; Perform Clocking Topology Analysis During Routing                  ; Off                                   ; Off                                   ;
; Placement Effort Multiplier                                        ; 1.0                                   ; 1.0                                   ;
; Router Effort Multiplier                                           ; 1.0                                   ; 1.0                                   ;
; Optimize Hold Timing                                               ; All Paths                             ; All Paths                             ;
; Optimize Multi-Corner Timing                                       ; On                                    ; On                                    ;
; Power Optimization During Fitting                                  ; Normal compilation                    ; Normal compilation                    ;
; SSN Optimization                                                   ; Off                                   ; Off                                   ;
; Optimize Timing                                                    ; Normal compilation                    ; Normal compilation                    ;
; Optimize Timing for ECOs                                           ; Off                                   ; Off                                   ;
; Regenerate Full Fit Report During ECO Compiles                     ; Off                                   ; Off                                   ;
; Optimize IOC Register Placement for Timing                         ; Normal                                ; Normal                                ;
; Limit to One Fitting Attempt                                       ; Off                                   ; Off                                   ;
; Final Placement Optimizations                                      ; Automatically                         ; Automatically                         ;
; Fitter Aggressive Routability Optimizations                        ; Automatically                         ; Automatically                         ;
; Fitter Initial Placement Seed                                      ; 1                                     ; 1                                     ;
; Periphery to Core Placement and Routing Optimization               ; Off                                   ; Off                                   ;
; PCI I/O                                                            ; Off                                   ; Off                                   ;
; Weak Pull-Up Resistor                                              ; Off                                   ; Off                                   ;
; Enable Bus-Hold Circuitry                                          ; Off                                   ; Off                                   ;
; Auto Packed Registers                                              ; Auto                                  ; Auto                                  ;
; Auto Delay Chains                                                  ; On                                    ; On                                    ;
; Auto Delay Chains for High Fanout Input Pins                       ; Off                                   ; Off                                   ;
; Allow Single-ended Buffer for Differential-XSTL Input              ; Off                                   ; Off                                   ;
; Treat Bidirectional Pin as Output Pin                              ; Off                                   ; Off                                   ;
; Perform Physical Synthesis for Combinational Logic for Fitting     ; Off                                   ; Off                                   ;
; Perform Physical Synthesis for Combinational Logic for Performance ; Off                                   ; Off                                   ;
; Perform Register Duplication for Performance                       ; Off                                   ; Off                                   ;
; Perform Logic to Memory Mapping for Fitting                        ; Off                                   ; Off                                   ;
; Perform Register Retiming for Performance                          ; Off                                   ; Off                                   ;
; Perform Asynchronous Signal Pipelining                             ; Off                                   ; Off                                   ;
; Fitter Effort                                                      ; Auto Fit                              ; Auto Fit                              ;
; Physical Synthesis Effort Level                                    ; Normal                                ; Normal                                ;
; Logic Cell Insertion - Logic Duplication                           ; Auto                                  ; Auto                                  ;
; Auto Register Duplication                                          ; Auto                                  ; Auto                                  ;
; Auto Global Clock                                                  ; On                                    ; On                                    ;
; Auto Global Register Control Signals                               ; On                                    ; On                                    ;
; Reserve all unused pins                                            ; As input tri-stated with weak pull-up ; As input tri-stated with weak pull-up ;
; Synchronizer Identification                                        ; Auto                                  ; Auto                                  ;
; Enable Beneficial Skew Optimization                                ; On                                    ; On                                    ;
; Optimize Design for Metastability                                  ; On                                    ; On                                    ;
; Force Fitter to Avoid Periphery Placement Warnings                 ; Off                                   ; Off                                   ;
; Enable input tri-state on active configuration pins in user mode   ; Off                                   ; Off                                   ;
+--------------------------------------------------------------------+---------------------------------------+---------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.14        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   4.8%      ;
;     Processor 3            ;   4.5%      ;
;     Processor 4            ;   4.3%      ;
+----------------------------+-------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Netlist Optimizations                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+------------------------------------------------------------------------------------------------------------------+-----------------+------------------+----------------------------------------+-----------+----------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+-----------------------+
; Node                                                                                                             ; Action          ; Operation        ; Reason                                 ; Node Port ; Node Port Name ; Destination Node                                                                                                                                                                                           ; Destination Port ; Destination Port Name ;
+------------------------------------------------------------------------------------------------------------------+-----------------+------------------+----------------------------------------+-----------+----------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+-----------------------+
; qsys_block:qsys|convolution_burst:convolution|fp_add:adder|datab_reg[0]                                          ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; qsys_block:qsys|convolution_burst:convolution|stream_from_memory:from_memory2|scfifo:src_rd_fifo|scfifo_rnv:auto_generated|a_dpfifo_efv:dpfifo|altsyncram_9tb1:FIFOram|q_b[0]                              ; PORTBDATAOUT     ;                       ;
; qsys_block:qsys|convolution_burst:convolution|fp_add:adder|datab_reg[1]                                          ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; qsys_block:qsys|convolution_burst:convolution|stream_from_memory:from_memory2|scfifo:src_rd_fifo|scfifo_rnv:auto_generated|a_dpfifo_efv:dpfifo|altsyncram_9tb1:FIFOram|q_b[1]                              ; PORTBDATAOUT     ;                       ;
; qsys_block:qsys|convolution_burst:convolution|fp_add:adder|datab_reg[2]                                          ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; qsys_block:qsys|convolution_burst:convolution|stream_from_memory:from_memory2|scfifo:src_rd_fifo|scfifo_rnv:auto_generated|a_dpfifo_efv:dpfifo|altsyncram_9tb1:FIFOram|q_b[2]                              ; PORTBDATAOUT     ;                       ;
; qsys_block:qsys|convolution_burst:convolution|fp_add:adder|datab_reg[3]                                          ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; qsys_block:qsys|convolution_burst:convolution|stream_from_memory:from_memory2|scfifo:src_rd_fifo|scfifo_rnv:auto_generated|a_dpfifo_efv:dpfifo|altsyncram_9tb1:FIFOram|q_b[3]                              ; PORTBDATAOUT     ;                       ;
; qsys_block:qsys|convolution_burst:convolution|fp_add:adder|datab_reg[4]                                          ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; qsys_block:qsys|convolution_burst:convolution|stream_from_memory:from_memory2|scfifo:src_rd_fifo|scfifo_rnv:auto_generated|a_dpfifo_efv:dpfifo|altsyncram_9tb1:FIFOram|q_b[4]                              ; PORTBDATAOUT     ;                       ;
; qsys_block:qsys|convolution_burst:convolution|fp_add:adder|datab_reg[5]                                          ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; qsys_block:qsys|convolution_burst:convolution|stream_from_memory:from_memory2|scfifo:src_rd_fifo|scfifo_rnv:auto_generated|a_dpfifo_efv:dpfifo|altsyncram_9tb1:FIFOram|q_b[5]                              ; PORTBDATAOUT     ;                       ;
; qsys_block:qsys|convolution_burst:convolution|fp_add:adder|datab_reg[6]                                          ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; qsys_block:qsys|convolution_burst:convolution|stream_from_memory:from_memory2|scfifo:src_rd_fifo|scfifo_rnv:auto_generated|a_dpfifo_efv:dpfifo|altsyncram_9tb1:FIFOram|q_b[6]                              ; PORTBDATAOUT     ;                       ;
; qsys_block:qsys|convolution_burst:convolution|fp_add:adder|datab_reg[7]                                          ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; qsys_block:qsys|convolution_burst:convolution|stream_from_memory:from_memory2|scfifo:src_rd_fifo|scfifo_rnv:auto_generated|a_dpfifo_efv:dpfifo|altsyncram_9tb1:FIFOram|q_b[7]                              ; PORTBDATAOUT     ;                       ;
; qsys_block:qsys|convolution_burst:convolution|fp_add:adder|datab_reg[8]                                          ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; qsys_block:qsys|convolution_burst:convolution|stream_from_memory:from_memory2|scfifo:src_rd_fifo|scfifo_rnv:auto_generated|a_dpfifo_efv:dpfifo|altsyncram_9tb1:FIFOram|q_b[8]                              ; PORTBDATAOUT     ;                       ;
; qsys_block:qsys|convolution_burst:convolution|fp_add:adder|datab_reg[9]                                          ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; qsys_block:qsys|convolution_burst:convolution|stream_from_memory:from_memory2|scfifo:src_rd_fifo|scfifo_rnv:auto_generated|a_dpfifo_efv:dpfifo|altsyncram_9tb1:FIFOram|q_b[9]                              ; PORTBDATAOUT     ;                       ;
; qsys_block:qsys|convolution_burst:convolution|fp_add:adder|datab_reg[10]                                         ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; qsys_block:qsys|convolution_burst:convolution|stream_from_memory:from_memory2|scfifo:src_rd_fifo|scfifo_rnv:auto_generated|a_dpfifo_efv:dpfifo|altsyncram_9tb1:FIFOram|q_b[10]                             ; PORTBDATAOUT     ;                       ;
; qsys_block:qsys|convolution_burst:convolution|fp_add:adder|datab_reg[11]                                         ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; qsys_block:qsys|convolution_burst:convolution|stream_from_memory:from_memory2|scfifo:src_rd_fifo|scfifo_rnv:auto_generated|a_dpfifo_efv:dpfifo|altsyncram_9tb1:FIFOram|q_b[11]                             ; PORTBDATAOUT     ;                       ;
; qsys_block:qsys|convolution_burst:convolution|fp_add:adder|datab_reg[12]                                         ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; qsys_block:qsys|convolution_burst:convolution|stream_from_memory:from_memory2|scfifo:src_rd_fifo|scfifo_rnv:auto_generated|a_dpfifo_efv:dpfifo|altsyncram_9tb1:FIFOram|q_b[12]                             ; PORTBDATAOUT     ;                       ;
; qsys_block:qsys|convolution_burst:convolution|fp_add:adder|datab_reg[13]                                         ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; qsys_block:qsys|convolution_burst:convolution|stream_from_memory:from_memory2|scfifo:src_rd_fifo|scfifo_rnv:auto_generated|a_dpfifo_efv:dpfifo|altsyncram_9tb1:FIFOram|q_b[13]                             ; PORTBDATAOUT     ;                       ;
; qsys_block:qsys|convolution_burst:convolution|fp_add:adder|datab_reg[14]                                         ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; qsys_block:qsys|convolution_burst:convolution|stream_from_memory:from_memory2|scfifo:src_rd_fifo|scfifo_rnv:auto_generated|a_dpfifo_efv:dpfifo|altsyncram_9tb1:FIFOram|q_b[14]                             ; PORTBDATAOUT     ;                       ;
; qsys_block:qsys|convolution_burst:convolution|fp_add:adder|datab_reg[15]                                         ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; qsys_block:qsys|convolution_burst:convolution|stream_from_memory:from_memory2|scfifo:src_rd_fifo|scfifo_rnv:auto_generated|a_dpfifo_efv:dpfifo|altsyncram_9tb1:FIFOram|q_b[15]                             ; PORTBDATAOUT     ;                       ;
; qsys_block:qsys|convolution_burst:convolution|stream_to_memory:to_memory|m_writedata[0]                          ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; qsys_block:qsys|convolution_burst:convolution|stream_to_memory:to_memory|scfifo:src_rd_fifo|scfifo_rnv:auto_generated|a_dpfifo_efv:dpfifo|altsyncram_9tb1:FIFOram|q_b[0]                                   ; PORTBDATAOUT     ;                       ;
; qsys_block:qsys|convolution_burst:convolution|stream_to_memory:to_memory|m_writedata[1]                          ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; qsys_block:qsys|convolution_burst:convolution|stream_to_memory:to_memory|scfifo:src_rd_fifo|scfifo_rnv:auto_generated|a_dpfifo_efv:dpfifo|altsyncram_9tb1:FIFOram|q_b[1]                                   ; PORTBDATAOUT     ;                       ;
; qsys_block:qsys|convolution_burst:convolution|stream_to_memory:to_memory|m_writedata[2]                          ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; qsys_block:qsys|convolution_burst:convolution|stream_to_memory:to_memory|scfifo:src_rd_fifo|scfifo_rnv:auto_generated|a_dpfifo_efv:dpfifo|altsyncram_9tb1:FIFOram|q_b[2]                                   ; PORTBDATAOUT     ;                       ;
; qsys_block:qsys|convolution_burst:convolution|stream_to_memory:to_memory|m_writedata[3]                          ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; qsys_block:qsys|convolution_burst:convolution|stream_to_memory:to_memory|scfifo:src_rd_fifo|scfifo_rnv:auto_generated|a_dpfifo_efv:dpfifo|altsyncram_9tb1:FIFOram|q_b[3]                                   ; PORTBDATAOUT     ;                       ;
; qsys_block:qsys|convolution_burst:convolution|stream_to_memory:to_memory|m_writedata[4]                          ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; qsys_block:qsys|convolution_burst:convolution|stream_to_memory:to_memory|scfifo:src_rd_fifo|scfifo_rnv:auto_generated|a_dpfifo_efv:dpfifo|altsyncram_9tb1:FIFOram|q_b[4]                                   ; PORTBDATAOUT     ;                       ;
; qsys_block:qsys|convolution_burst:convolution|stream_to_memory:to_memory|m_writedata[5]                          ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; qsys_block:qsys|convolution_burst:convolution|stream_to_memory:to_memory|scfifo:src_rd_fifo|scfifo_rnv:auto_generated|a_dpfifo_efv:dpfifo|altsyncram_9tb1:FIFOram|q_b[5]                                   ; PORTBDATAOUT     ;                       ;
; qsys_block:qsys|convolution_burst:convolution|stream_to_memory:to_memory|m_writedata[6]                          ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; qsys_block:qsys|convolution_burst:convolution|stream_to_memory:to_memory|scfifo:src_rd_fifo|scfifo_rnv:auto_generated|a_dpfifo_efv:dpfifo|altsyncram_9tb1:FIFOram|q_b[6]                                   ; PORTBDATAOUT     ;                       ;
; qsys_block:qsys|convolution_burst:convolution|stream_to_memory:to_memory|m_writedata[7]                          ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; qsys_block:qsys|convolution_burst:convolution|stream_to_memory:to_memory|scfifo:src_rd_fifo|scfifo_rnv:auto_generated|a_dpfifo_efv:dpfifo|altsyncram_9tb1:FIFOram|q_b[7]                                   ; PORTBDATAOUT     ;                       ;
; qsys_block:qsys|convolution_burst:convolution|stream_to_memory:to_memory|m_writedata[8]                          ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; qsys_block:qsys|convolution_burst:convolution|stream_to_memory:to_memory|scfifo:src_rd_fifo|scfifo_rnv:auto_generated|a_dpfifo_efv:dpfifo|altsyncram_9tb1:FIFOram|q_b[8]                                   ; PORTBDATAOUT     ;                       ;
; qsys_block:qsys|convolution_burst:convolution|stream_to_memory:to_memory|m_writedata[9]                          ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; qsys_block:qsys|convolution_burst:convolution|stream_to_memory:to_memory|scfifo:src_rd_fifo|scfifo_rnv:auto_generated|a_dpfifo_efv:dpfifo|altsyncram_9tb1:FIFOram|q_b[9]                                   ; PORTBDATAOUT     ;                       ;
; qsys_block:qsys|convolution_burst:convolution|stream_to_memory:to_memory|m_writedata[10]                         ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; qsys_block:qsys|convolution_burst:convolution|stream_to_memory:to_memory|scfifo:src_rd_fifo|scfifo_rnv:auto_generated|a_dpfifo_efv:dpfifo|altsyncram_9tb1:FIFOram|q_b[10]                                  ; PORTBDATAOUT     ;                       ;
; qsys_block:qsys|convolution_burst:convolution|stream_to_memory:to_memory|m_writedata[11]                         ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; qsys_block:qsys|convolution_burst:convolution|stream_to_memory:to_memory|scfifo:src_rd_fifo|scfifo_rnv:auto_generated|a_dpfifo_efv:dpfifo|altsyncram_9tb1:FIFOram|q_b[11]                                  ; PORTBDATAOUT     ;                       ;
; qsys_block:qsys|convolution_burst:convolution|stream_to_memory:to_memory|m_writedata[12]                         ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; qsys_block:qsys|convolution_burst:convolution|stream_to_memory:to_memory|scfifo:src_rd_fifo|scfifo_rnv:auto_generated|a_dpfifo_efv:dpfifo|altsyncram_9tb1:FIFOram|q_b[12]                                  ; PORTBDATAOUT     ;                       ;
; qsys_block:qsys|convolution_burst:convolution|stream_to_memory:to_memory|m_writedata[13]                         ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; qsys_block:qsys|convolution_burst:convolution|stream_to_memory:to_memory|scfifo:src_rd_fifo|scfifo_rnv:auto_generated|a_dpfifo_efv:dpfifo|altsyncram_9tb1:FIFOram|q_b[13]                                  ; PORTBDATAOUT     ;                       ;
; qsys_block:qsys|convolution_burst:convolution|stream_to_memory:to_memory|m_writedata[14]                         ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; qsys_block:qsys|convolution_burst:convolution|stream_to_memory:to_memory|scfifo:src_rd_fifo|scfifo_rnv:auto_generated|a_dpfifo_efv:dpfifo|altsyncram_9tb1:FIFOram|q_b[14]                                  ; PORTBDATAOUT     ;                       ;
; qsys_block:qsys|convolution_burst:convolution|stream_to_memory:to_memory|m_writedata[15]                         ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; qsys_block:qsys|convolution_burst:convolution|stream_to_memory:to_memory|scfifo:src_rd_fifo|scfifo_rnv:auto_generated|a_dpfifo_efv:dpfifo|altsyncram_9tb1:FIFOram|q_b[15]                                  ; PORTBDATAOUT     ;                       ;
; qsys_block:qsys|qsys_block_jtag_uart:jtag_uart|alt_jtag_atlantic:qsys_block_jtag_uart_alt_jtag_atlantic|rdata[0] ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; qsys_block:qsys|qsys_block_jtag_uart:jtag_uart|qsys_block_jtag_uart_scfifo_w:the_qsys_block_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|q_b[0] ; PORTBDATAOUT     ;                       ;
; qsys_block:qsys|qsys_block_jtag_uart:jtag_uart|alt_jtag_atlantic:qsys_block_jtag_uart_alt_jtag_atlantic|rdata[1] ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; qsys_block:qsys|qsys_block_jtag_uart:jtag_uart|qsys_block_jtag_uart_scfifo_w:the_qsys_block_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|q_b[1] ; PORTBDATAOUT     ;                       ;
; qsys_block:qsys|qsys_block_jtag_uart:jtag_uart|alt_jtag_atlantic:qsys_block_jtag_uart_alt_jtag_atlantic|rdata[2] ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; qsys_block:qsys|qsys_block_jtag_uart:jtag_uart|qsys_block_jtag_uart_scfifo_w:the_qsys_block_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|q_b[2] ; PORTBDATAOUT     ;                       ;
; qsys_block:qsys|qsys_block_jtag_uart:jtag_uart|alt_jtag_atlantic:qsys_block_jtag_uart_alt_jtag_atlantic|rdata[3] ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; qsys_block:qsys|qsys_block_jtag_uart:jtag_uart|qsys_block_jtag_uart_scfifo_w:the_qsys_block_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|q_b[3] ; PORTBDATAOUT     ;                       ;
; qsys_block:qsys|qsys_block_jtag_uart:jtag_uart|alt_jtag_atlantic:qsys_block_jtag_uart_alt_jtag_atlantic|rdata[4] ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; qsys_block:qsys|qsys_block_jtag_uart:jtag_uart|qsys_block_jtag_uart_scfifo_w:the_qsys_block_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|q_b[4] ; PORTBDATAOUT     ;                       ;
; qsys_block:qsys|qsys_block_jtag_uart:jtag_uart|alt_jtag_atlantic:qsys_block_jtag_uart_alt_jtag_atlantic|rdata[5] ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; qsys_block:qsys|qsys_block_jtag_uart:jtag_uart|qsys_block_jtag_uart_scfifo_w:the_qsys_block_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|q_b[5] ; PORTBDATAOUT     ;                       ;
; qsys_block:qsys|qsys_block_jtag_uart:jtag_uart|alt_jtag_atlantic:qsys_block_jtag_uart_alt_jtag_atlantic|rdata[6] ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; qsys_block:qsys|qsys_block_jtag_uart:jtag_uart|qsys_block_jtag_uart_scfifo_w:the_qsys_block_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|q_b[6] ; PORTBDATAOUT     ;                       ;
; qsys_block:qsys|qsys_block_jtag_uart:jtag_uart|alt_jtag_atlantic:qsys_block_jtag_uart_alt_jtag_atlantic|rdata[7] ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; qsys_block:qsys|qsys_block_jtag_uart:jtag_uart|qsys_block_jtag_uart_scfifo_w:the_qsys_block_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|q_b[7] ; PORTBDATAOUT     ;                       ;
; qsys_block:qsys|qsys_block_sdram:sdram|m_addr[0]                                                                 ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; sdram_addr[0]~output                                                                                                                                                                                       ; I                ;                       ;
; qsys_block:qsys|qsys_block_sdram:sdram|m_addr[1]                                                                 ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; sdram_addr[1]~output                                                                                                                                                                                       ; I                ;                       ;
; qsys_block:qsys|qsys_block_sdram:sdram|m_addr[2]                                                                 ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; sdram_addr[2]~output                                                                                                                                                                                       ; I                ;                       ;
; qsys_block:qsys|qsys_block_sdram:sdram|m_addr[3]                                                                 ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; sdram_addr[3]~output                                                                                                                                                                                       ; I                ;                       ;
; qsys_block:qsys|qsys_block_sdram:sdram|m_addr[4]                                                                 ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; sdram_addr[4]~output                                                                                                                                                                                       ; I                ;                       ;
; qsys_block:qsys|qsys_block_sdram:sdram|m_addr[5]                                                                 ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; sdram_addr[5]~output                                                                                                                                                                                       ; I                ;                       ;
; qsys_block:qsys|qsys_block_sdram:sdram|m_addr[6]                                                                 ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; sdram_addr[6]~output                                                                                                                                                                                       ; I                ;                       ;
; qsys_block:qsys|qsys_block_sdram:sdram|m_addr[7]                                                                 ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; sdram_addr[7]~output                                                                                                                                                                                       ; I                ;                       ;
; qsys_block:qsys|qsys_block_sdram:sdram|m_addr[8]                                                                 ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; sdram_addr[8]~output                                                                                                                                                                                       ; I                ;                       ;
; qsys_block:qsys|qsys_block_sdram:sdram|m_addr[9]                                                                 ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; sdram_addr[9]~output                                                                                                                                                                                       ; I                ;                       ;
; qsys_block:qsys|qsys_block_sdram:sdram|m_addr[10]                                                                ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; sdram_addr[10]~output                                                                                                                                                                                      ; I                ;                       ;
; qsys_block:qsys|qsys_block_sdram:sdram|m_addr[11]                                                                ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; sdram_addr[11]~output                                                                                                                                                                                      ; I                ;                       ;
; qsys_block:qsys|qsys_block_sdram:sdram|m_addr[12]                                                                ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; sdram_addr[12]~output                                                                                                                                                                                      ; I                ;                       ;
; qsys_block:qsys|qsys_block_sdram:sdram|m_bank[0]                                                                 ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; sdram_ba[0]~output                                                                                                                                                                                         ; I                ;                       ;
; qsys_block:qsys|qsys_block_sdram:sdram|m_bank[1]                                                                 ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; sdram_ba[1]~output                                                                                                                                                                                         ; I                ;                       ;
; qsys_block:qsys|qsys_block_sdram:sdram|m_cmd[0]                                                                  ; Duplicated      ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; qsys_block:qsys|qsys_block_sdram:sdram|m_cmd[0]~_Duplicate_1                                                                                                                                               ; Q                ;                       ;
; qsys_block:qsys|qsys_block_sdram:sdram|m_cmd[0]                                                                  ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; sdram_we_n~output                                                                                                                                                                                          ; I                ;                       ;
; qsys_block:qsys|qsys_block_sdram:sdram|m_cmd[0]                                                                  ; Inverted        ; Register Packing ; Fast Output Register assignment        ; Q         ;                ;                                                                                                                                                                                                            ;                  ;                       ;
; qsys_block:qsys|qsys_block_sdram:sdram|m_cmd[1]                                                                  ; Duplicated      ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; qsys_block:qsys|qsys_block_sdram:sdram|m_cmd[1]~_Duplicate_1                                                                                                                                               ; Q                ;                       ;
; qsys_block:qsys|qsys_block_sdram:sdram|m_cmd[1]                                                                  ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; sdram_cas_n~output                                                                                                                                                                                         ; I                ;                       ;
; qsys_block:qsys|qsys_block_sdram:sdram|m_cmd[1]                                                                  ; Inverted        ; Register Packing ; Fast Output Register assignment        ; Q         ;                ;                                                                                                                                                                                                            ;                  ;                       ;
; qsys_block:qsys|qsys_block_sdram:sdram|m_cmd[2]                                                                  ; Duplicated      ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; qsys_block:qsys|qsys_block_sdram:sdram|m_cmd[2]~_Duplicate_1                                                                                                                                               ; Q                ;                       ;
; qsys_block:qsys|qsys_block_sdram:sdram|m_cmd[2]                                                                  ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; sdram_ras_n~output                                                                                                                                                                                         ; I                ;                       ;
; qsys_block:qsys|qsys_block_sdram:sdram|m_cmd[2]                                                                  ; Inverted        ; Register Packing ; Fast Output Register assignment        ; Q         ;                ;                                                                                                                                                                                                            ;                  ;                       ;
; qsys_block:qsys|qsys_block_sdram:sdram|m_cmd[3]                                                                  ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; sdram_cs_n~output                                                                                                                                                                                          ; I                ;                       ;
; qsys_block:qsys|qsys_block_sdram:sdram|m_cmd[3]                                                                  ; Inverted        ; Register Packing ; Fast Output Register assignment        ; Q         ;                ;                                                                                                                                                                                                            ;                  ;                       ;
; qsys_block:qsys|qsys_block_sdram:sdram|m_data[0]                                                                 ; Duplicated      ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; qsys_block:qsys|qsys_block_sdram:sdram|m_data[0]~_Duplicate_1                                                                                                                                              ; Q                ;                       ;
; qsys_block:qsys|qsys_block_sdram:sdram|m_data[0]                                                                 ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; sdram_dq[0]~output                                                                                                                                                                                         ; I                ;                       ;
; qsys_block:qsys|qsys_block_sdram:sdram|m_data[1]                                                                 ; Duplicated      ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; qsys_block:qsys|qsys_block_sdram:sdram|m_data[1]~_Duplicate_1                                                                                                                                              ; Q                ;                       ;
; qsys_block:qsys|qsys_block_sdram:sdram|m_data[1]                                                                 ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; sdram_dq[1]~output                                                                                                                                                                                         ; I                ;                       ;
; qsys_block:qsys|qsys_block_sdram:sdram|m_data[2]                                                                 ; Duplicated      ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; qsys_block:qsys|qsys_block_sdram:sdram|m_data[2]~_Duplicate_1                                                                                                                                              ; Q                ;                       ;
; qsys_block:qsys|qsys_block_sdram:sdram|m_data[2]                                                                 ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; sdram_dq[2]~output                                                                                                                                                                                         ; I                ;                       ;
; qsys_block:qsys|qsys_block_sdram:sdram|m_data[3]                                                                 ; Duplicated      ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; qsys_block:qsys|qsys_block_sdram:sdram|m_data[3]~_Duplicate_1                                                                                                                                              ; Q                ;                       ;
; qsys_block:qsys|qsys_block_sdram:sdram|m_data[3]                                                                 ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; sdram_dq[3]~output                                                                                                                                                                                         ; I                ;                       ;
; qsys_block:qsys|qsys_block_sdram:sdram|m_data[4]                                                                 ; Duplicated      ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; qsys_block:qsys|qsys_block_sdram:sdram|m_data[4]~_Duplicate_1                                                                                                                                              ; Q                ;                       ;
; qsys_block:qsys|qsys_block_sdram:sdram|m_data[4]                                                                 ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; sdram_dq[4]~output                                                                                                                                                                                         ; I                ;                       ;
; qsys_block:qsys|qsys_block_sdram:sdram|m_data[5]                                                                 ; Duplicated      ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; qsys_block:qsys|qsys_block_sdram:sdram|m_data[5]~_Duplicate_1                                                                                                                                              ; Q                ;                       ;
; qsys_block:qsys|qsys_block_sdram:sdram|m_data[5]                                                                 ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; sdram_dq[5]~output                                                                                                                                                                                         ; I                ;                       ;
; qsys_block:qsys|qsys_block_sdram:sdram|m_data[6]                                                                 ; Duplicated      ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; qsys_block:qsys|qsys_block_sdram:sdram|m_data[6]~_Duplicate_1                                                                                                                                              ; Q                ;                       ;
; qsys_block:qsys|qsys_block_sdram:sdram|m_data[6]                                                                 ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; sdram_dq[6]~output                                                                                                                                                                                         ; I                ;                       ;
; qsys_block:qsys|qsys_block_sdram:sdram|m_data[7]                                                                 ; Duplicated      ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; qsys_block:qsys|qsys_block_sdram:sdram|m_data[7]~_Duplicate_1                                                                                                                                              ; Q                ;                       ;
; qsys_block:qsys|qsys_block_sdram:sdram|m_data[7]                                                                 ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; sdram_dq[7]~output                                                                                                                                                                                         ; I                ;                       ;
; qsys_block:qsys|qsys_block_sdram:sdram|m_data[8]                                                                 ; Duplicated      ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; qsys_block:qsys|qsys_block_sdram:sdram|m_data[8]~_Duplicate_1                                                                                                                                              ; Q                ;                       ;
; qsys_block:qsys|qsys_block_sdram:sdram|m_data[8]                                                                 ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; sdram_dq[8]~output                                                                                                                                                                                         ; I                ;                       ;
; qsys_block:qsys|qsys_block_sdram:sdram|m_data[9]                                                                 ; Duplicated      ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; qsys_block:qsys|qsys_block_sdram:sdram|m_data[9]~_Duplicate_1                                                                                                                                              ; Q                ;                       ;
; qsys_block:qsys|qsys_block_sdram:sdram|m_data[9]                                                                 ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; sdram_dq[9]~output                                                                                                                                                                                         ; I                ;                       ;
; qsys_block:qsys|qsys_block_sdram:sdram|m_data[10]                                                                ; Duplicated      ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; qsys_block:qsys|qsys_block_sdram:sdram|m_data[10]~_Duplicate_1                                                                                                                                             ; Q                ;                       ;
; qsys_block:qsys|qsys_block_sdram:sdram|m_data[10]                                                                ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; sdram_dq[10]~output                                                                                                                                                                                        ; I                ;                       ;
; qsys_block:qsys|qsys_block_sdram:sdram|m_data[11]                                                                ; Duplicated      ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; qsys_block:qsys|qsys_block_sdram:sdram|m_data[11]~_Duplicate_1                                                                                                                                             ; Q                ;                       ;
; qsys_block:qsys|qsys_block_sdram:sdram|m_data[11]                                                                ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; sdram_dq[11]~output                                                                                                                                                                                        ; I                ;                       ;
; qsys_block:qsys|qsys_block_sdram:sdram|m_data[12]                                                                ; Duplicated      ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; qsys_block:qsys|qsys_block_sdram:sdram|m_data[12]~_Duplicate_1                                                                                                                                             ; Q                ;                       ;
; qsys_block:qsys|qsys_block_sdram:sdram|m_data[12]                                                                ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; sdram_dq[12]~output                                                                                                                                                                                        ; I                ;                       ;
; qsys_block:qsys|qsys_block_sdram:sdram|m_data[13]                                                                ; Duplicated      ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; qsys_block:qsys|qsys_block_sdram:sdram|m_data[13]~_Duplicate_1                                                                                                                                             ; Q                ;                       ;
; qsys_block:qsys|qsys_block_sdram:sdram|m_data[13]                                                                ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; sdram_dq[13]~output                                                                                                                                                                                        ; I                ;                       ;
; qsys_block:qsys|qsys_block_sdram:sdram|m_data[14]                                                                ; Duplicated      ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; qsys_block:qsys|qsys_block_sdram:sdram|m_data[14]~_Duplicate_1                                                                                                                                             ; Q                ;                       ;
; qsys_block:qsys|qsys_block_sdram:sdram|m_data[14]                                                                ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; sdram_dq[14]~output                                                                                                                                                                                        ; I                ;                       ;
; qsys_block:qsys|qsys_block_sdram:sdram|m_data[15]                                                                ; Duplicated      ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; qsys_block:qsys|qsys_block_sdram:sdram|m_data[15]~_Duplicate_1                                                                                                                                             ; Q                ;                       ;
; qsys_block:qsys|qsys_block_sdram:sdram|m_data[15]                                                                ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; sdram_dq[15]~output                                                                                                                                                                                        ; I                ;                       ;
; qsys_block:qsys|qsys_block_sdram:sdram|m_dqm[0]                                                                  ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; sdram_dqm[0]~output                                                                                                                                                                                        ; I                ;                       ;
; qsys_block:qsys|qsys_block_sdram:sdram|m_dqm[1]                                                                  ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; sdram_dqm[1]~output                                                                                                                                                                                        ; I                ;                       ;
; qsys_block:qsys|qsys_block_sdram:sdram|oe                                                                        ; Duplicated      ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; qsys_block:qsys|qsys_block_sdram:sdram|oe~_Duplicate_1                                                                                                                                                     ; Q                ;                       ;
; qsys_block:qsys|qsys_block_sdram:sdram|oe                                                                        ; Packed Register ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; sdram_dq[0]~output                                                                                                                                                                                         ; OE               ;                       ;
; qsys_block:qsys|qsys_block_sdram:sdram|oe                                                                        ; Inverted        ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                                                                                                            ;                  ;                       ;
; qsys_block:qsys|qsys_block_sdram:sdram|oe~_Duplicate_1                                                           ; Duplicated      ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; qsys_block:qsys|qsys_block_sdram:sdram|oe~_Duplicate_2                                                                                                                                                     ; Q                ;                       ;
; qsys_block:qsys|qsys_block_sdram:sdram|oe~_Duplicate_1                                                           ; Packed Register ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; sdram_dq[1]~output                                                                                                                                                                                         ; OE               ;                       ;
; qsys_block:qsys|qsys_block_sdram:sdram|oe~_Duplicate_1                                                           ; Inverted        ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                                                                                                            ;                  ;                       ;
; qsys_block:qsys|qsys_block_sdram:sdram|oe~_Duplicate_2                                                           ; Duplicated      ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; qsys_block:qsys|qsys_block_sdram:sdram|oe~_Duplicate_3                                                                                                                                                     ; Q                ;                       ;
; qsys_block:qsys|qsys_block_sdram:sdram|oe~_Duplicate_2                                                           ; Packed Register ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; sdram_dq[2]~output                                                                                                                                                                                         ; OE               ;                       ;
; qsys_block:qsys|qsys_block_sdram:sdram|oe~_Duplicate_2                                                           ; Inverted        ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                                                                                                            ;                  ;                       ;
; qsys_block:qsys|qsys_block_sdram:sdram|oe~_Duplicate_3                                                           ; Duplicated      ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; qsys_block:qsys|qsys_block_sdram:sdram|oe~_Duplicate_4                                                                                                                                                     ; Q                ;                       ;
; qsys_block:qsys|qsys_block_sdram:sdram|oe~_Duplicate_3                                                           ; Packed Register ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; sdram_dq[3]~output                                                                                                                                                                                         ; OE               ;                       ;
; qsys_block:qsys|qsys_block_sdram:sdram|oe~_Duplicate_3                                                           ; Inverted        ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                                                                                                            ;                  ;                       ;
; qsys_block:qsys|qsys_block_sdram:sdram|oe~_Duplicate_4                                                           ; Duplicated      ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; qsys_block:qsys|qsys_block_sdram:sdram|oe~_Duplicate_5                                                                                                                                                     ; Q                ;                       ;
; qsys_block:qsys|qsys_block_sdram:sdram|oe~_Duplicate_4                                                           ; Packed Register ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; sdram_dq[4]~output                                                                                                                                                                                         ; OE               ;                       ;
; qsys_block:qsys|qsys_block_sdram:sdram|oe~_Duplicate_4                                                           ; Inverted        ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                                                                                                            ;                  ;                       ;
; qsys_block:qsys|qsys_block_sdram:sdram|oe~_Duplicate_5                                                           ; Duplicated      ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; qsys_block:qsys|qsys_block_sdram:sdram|oe~_Duplicate_6                                                                                                                                                     ; Q                ;                       ;
; qsys_block:qsys|qsys_block_sdram:sdram|oe~_Duplicate_5                                                           ; Packed Register ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; sdram_dq[5]~output                                                                                                                                                                                         ; OE               ;                       ;
; qsys_block:qsys|qsys_block_sdram:sdram|oe~_Duplicate_5                                                           ; Inverted        ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                                                                                                            ;                  ;                       ;
; qsys_block:qsys|qsys_block_sdram:sdram|oe~_Duplicate_6                                                           ; Duplicated      ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; qsys_block:qsys|qsys_block_sdram:sdram|oe~_Duplicate_7                                                                                                                                                     ; Q                ;                       ;
; qsys_block:qsys|qsys_block_sdram:sdram|oe~_Duplicate_6                                                           ; Packed Register ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; sdram_dq[6]~output                                                                                                                                                                                         ; OE               ;                       ;
; qsys_block:qsys|qsys_block_sdram:sdram|oe~_Duplicate_6                                                           ; Inverted        ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                                                                                                            ;                  ;                       ;
; qsys_block:qsys|qsys_block_sdram:sdram|oe~_Duplicate_7                                                           ; Duplicated      ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; qsys_block:qsys|qsys_block_sdram:sdram|oe~_Duplicate_8                                                                                                                                                     ; Q                ;                       ;
; qsys_block:qsys|qsys_block_sdram:sdram|oe~_Duplicate_7                                                           ; Packed Register ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; sdram_dq[7]~output                                                                                                                                                                                         ; OE               ;                       ;
; qsys_block:qsys|qsys_block_sdram:sdram|oe~_Duplicate_7                                                           ; Inverted        ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                                                                                                            ;                  ;                       ;
; qsys_block:qsys|qsys_block_sdram:sdram|oe~_Duplicate_8                                                           ; Duplicated      ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; qsys_block:qsys|qsys_block_sdram:sdram|oe~_Duplicate_9                                                                                                                                                     ; Q                ;                       ;
; qsys_block:qsys|qsys_block_sdram:sdram|oe~_Duplicate_8                                                           ; Packed Register ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; sdram_dq[8]~output                                                                                                                                                                                         ; OE               ;                       ;
; qsys_block:qsys|qsys_block_sdram:sdram|oe~_Duplicate_8                                                           ; Inverted        ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                                                                                                            ;                  ;                       ;
; qsys_block:qsys|qsys_block_sdram:sdram|oe~_Duplicate_9                                                           ; Duplicated      ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; qsys_block:qsys|qsys_block_sdram:sdram|oe~_Duplicate_10                                                                                                                                                    ; Q                ;                       ;
; qsys_block:qsys|qsys_block_sdram:sdram|oe~_Duplicate_9                                                           ; Packed Register ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; sdram_dq[9]~output                                                                                                                                                                                         ; OE               ;                       ;
; qsys_block:qsys|qsys_block_sdram:sdram|oe~_Duplicate_9                                                           ; Inverted        ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                                                                                                            ;                  ;                       ;
; qsys_block:qsys|qsys_block_sdram:sdram|oe~_Duplicate_10                                                          ; Duplicated      ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; qsys_block:qsys|qsys_block_sdram:sdram|oe~_Duplicate_11                                                                                                                                                    ; Q                ;                       ;
; qsys_block:qsys|qsys_block_sdram:sdram|oe~_Duplicate_10                                                          ; Packed Register ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; sdram_dq[10]~output                                                                                                                                                                                        ; OE               ;                       ;
; qsys_block:qsys|qsys_block_sdram:sdram|oe~_Duplicate_10                                                          ; Inverted        ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                                                                                                            ;                  ;                       ;
; qsys_block:qsys|qsys_block_sdram:sdram|oe~_Duplicate_11                                                          ; Duplicated      ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; qsys_block:qsys|qsys_block_sdram:sdram|oe~_Duplicate_12                                                                                                                                                    ; Q                ;                       ;
; qsys_block:qsys|qsys_block_sdram:sdram|oe~_Duplicate_11                                                          ; Packed Register ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; sdram_dq[11]~output                                                                                                                                                                                        ; OE               ;                       ;
; qsys_block:qsys|qsys_block_sdram:sdram|oe~_Duplicate_11                                                          ; Inverted        ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                                                                                                            ;                  ;                       ;
; qsys_block:qsys|qsys_block_sdram:sdram|oe~_Duplicate_12                                                          ; Duplicated      ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; qsys_block:qsys|qsys_block_sdram:sdram|oe~_Duplicate_13                                                                                                                                                    ; Q                ;                       ;
; qsys_block:qsys|qsys_block_sdram:sdram|oe~_Duplicate_12                                                          ; Packed Register ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; sdram_dq[12]~output                                                                                                                                                                                        ; OE               ;                       ;
; qsys_block:qsys|qsys_block_sdram:sdram|oe~_Duplicate_12                                                          ; Inverted        ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                                                                                                            ;                  ;                       ;
; qsys_block:qsys|qsys_block_sdram:sdram|oe~_Duplicate_13                                                          ; Duplicated      ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; qsys_block:qsys|qsys_block_sdram:sdram|oe~_Duplicate_14                                                                                                                                                    ; Q                ;                       ;
; qsys_block:qsys|qsys_block_sdram:sdram|oe~_Duplicate_13                                                          ; Packed Register ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; sdram_dq[13]~output                                                                                                                                                                                        ; OE               ;                       ;
; qsys_block:qsys|qsys_block_sdram:sdram|oe~_Duplicate_13                                                          ; Inverted        ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                                                                                                            ;                  ;                       ;
; qsys_block:qsys|qsys_block_sdram:sdram|oe~_Duplicate_14                                                          ; Duplicated      ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; qsys_block:qsys|qsys_block_sdram:sdram|oe~_Duplicate_15                                                                                                                                                    ; Q                ;                       ;
; qsys_block:qsys|qsys_block_sdram:sdram|oe~_Duplicate_14                                                          ; Packed Register ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; sdram_dq[14]~output                                                                                                                                                                                        ; OE               ;                       ;
; qsys_block:qsys|qsys_block_sdram:sdram|oe~_Duplicate_14                                                          ; Inverted        ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                                                                                                            ;                  ;                       ;
; qsys_block:qsys|qsys_block_sdram:sdram|oe~_Duplicate_15                                                          ; Packed Register ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; sdram_dq[15]~output                                                                                                                                                                                        ; OE               ;                       ;
; qsys_block:qsys|qsys_block_sdram:sdram|oe~_Duplicate_15                                                          ; Inverted        ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                                                                                                            ;                  ;                       ;
; qsys_block:qsys|qsys_block_sdram:sdram|za_data[0]                                                                ; Packed Register ; Register Packing ; Fast Input Register assignment         ; Q         ;                ; sdram_dq[0]~input                                                                                                                                                                                          ; O                ;                       ;
; qsys_block:qsys|qsys_block_sdram:sdram|za_data[1]                                                                ; Packed Register ; Register Packing ; Fast Input Register assignment         ; Q         ;                ; sdram_dq[1]~input                                                                                                                                                                                          ; O                ;                       ;
; qsys_block:qsys|qsys_block_sdram:sdram|za_data[2]                                                                ; Packed Register ; Register Packing ; Fast Input Register assignment         ; Q         ;                ; sdram_dq[2]~input                                                                                                                                                                                          ; O                ;                       ;
; qsys_block:qsys|qsys_block_sdram:sdram|za_data[3]                                                                ; Packed Register ; Register Packing ; Fast Input Register assignment         ; Q         ;                ; sdram_dq[3]~input                                                                                                                                                                                          ; O                ;                       ;
; qsys_block:qsys|qsys_block_sdram:sdram|za_data[4]                                                                ; Packed Register ; Register Packing ; Fast Input Register assignment         ; Q         ;                ; sdram_dq[4]~input                                                                                                                                                                                          ; O                ;                       ;
; qsys_block:qsys|qsys_block_sdram:sdram|za_data[5]                                                                ; Packed Register ; Register Packing ; Fast Input Register assignment         ; Q         ;                ; sdram_dq[5]~input                                                                                                                                                                                          ; O                ;                       ;
; qsys_block:qsys|qsys_block_sdram:sdram|za_data[6]                                                                ; Packed Register ; Register Packing ; Fast Input Register assignment         ; Q         ;                ; sdram_dq[6]~input                                                                                                                                                                                          ; O                ;                       ;
; qsys_block:qsys|qsys_block_sdram:sdram|za_data[7]                                                                ; Packed Register ; Register Packing ; Fast Input Register assignment         ; Q         ;                ; sdram_dq[7]~input                                                                                                                                                                                          ; O                ;                       ;
; qsys_block:qsys|qsys_block_sdram:sdram|za_data[8]                                                                ; Packed Register ; Register Packing ; Fast Input Register assignment         ; Q         ;                ; sdram_dq[8]~input                                                                                                                                                                                          ; O                ;                       ;
; qsys_block:qsys|qsys_block_sdram:sdram|za_data[9]                                                                ; Packed Register ; Register Packing ; Fast Input Register assignment         ; Q         ;                ; sdram_dq[9]~input                                                                                                                                                                                          ; O                ;                       ;
; qsys_block:qsys|qsys_block_sdram:sdram|za_data[10]                                                               ; Packed Register ; Register Packing ; Fast Input Register assignment         ; Q         ;                ; sdram_dq[10]~input                                                                                                                                                                                         ; O                ;                       ;
; qsys_block:qsys|qsys_block_sdram:sdram|za_data[11]                                                               ; Packed Register ; Register Packing ; Fast Input Register assignment         ; Q         ;                ; sdram_dq[11]~input                                                                                                                                                                                         ; O                ;                       ;
; qsys_block:qsys|qsys_block_sdram:sdram|za_data[12]                                                               ; Packed Register ; Register Packing ; Fast Input Register assignment         ; Q         ;                ; sdram_dq[12]~input                                                                                                                                                                                         ; O                ;                       ;
; qsys_block:qsys|qsys_block_sdram:sdram|za_data[13]                                                               ; Packed Register ; Register Packing ; Fast Input Register assignment         ; Q         ;                ; sdram_dq[13]~input                                                                                                                                                                                         ; O                ;                       ;
; qsys_block:qsys|qsys_block_sdram:sdram|za_data[14]                                                               ; Packed Register ; Register Packing ; Fast Input Register assignment         ; Q         ;                ; sdram_dq[14]~input                                                                                                                                                                                         ; O                ;                       ;
; qsys_block:qsys|qsys_block_sdram:sdram|za_data[15]                                                               ; Packed Register ; Register Packing ; Fast Input Register assignment         ; Q         ;                ; sdram_dq[15]~input                                                                                                                                                                                         ; O                ;                       ;
+------------------------------------------------------------------------------------------------------------------+-----------------+------------------+----------------------------------------+-----------+----------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+-----------------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Ignored Assignments                                                                                                           ;
+-----------------------------+------------------+--------------+------------------+---------------+----------------------------+
; Name                        ; Ignored Entity   ; Ignored From ; Ignored To       ; Ignored Value ; Ignored Source             ;
+-----------------------------+------------------+--------------+------------------+---------------+----------------------------+
; Fast Input Register         ; qsys_block_sdram ;              ; za_data[0]~reg0  ; ON            ; Compiler or HDL Assignment ;
; Fast Input Register         ; qsys_block_sdram ;              ; za_data[10]~reg0 ; ON            ; Compiler or HDL Assignment ;
; Fast Input Register         ; qsys_block_sdram ;              ; za_data[11]~reg0 ; ON            ; Compiler or HDL Assignment ;
; Fast Input Register         ; qsys_block_sdram ;              ; za_data[12]~reg0 ; ON            ; Compiler or HDL Assignment ;
; Fast Input Register         ; qsys_block_sdram ;              ; za_data[13]~reg0 ; ON            ; Compiler or HDL Assignment ;
; Fast Input Register         ; qsys_block_sdram ;              ; za_data[14]~reg0 ; ON            ; Compiler or HDL Assignment ;
; Fast Input Register         ; qsys_block_sdram ;              ; za_data[15]~reg0 ; ON            ; Compiler or HDL Assignment ;
; Fast Input Register         ; qsys_block_sdram ;              ; za_data[1]~reg0  ; ON            ; Compiler or HDL Assignment ;
; Fast Input Register         ; qsys_block_sdram ;              ; za_data[2]~reg0  ; ON            ; Compiler or HDL Assignment ;
; Fast Input Register         ; qsys_block_sdram ;              ; za_data[3]~reg0  ; ON            ; Compiler or HDL Assignment ;
; Fast Input Register         ; qsys_block_sdram ;              ; za_data[4]~reg0  ; ON            ; Compiler or HDL Assignment ;
; Fast Input Register         ; qsys_block_sdram ;              ; za_data[5]~reg0  ; ON            ; Compiler or HDL Assignment ;
; Fast Input Register         ; qsys_block_sdram ;              ; za_data[6]~reg0  ; ON            ; Compiler or HDL Assignment ;
; Fast Input Register         ; qsys_block_sdram ;              ; za_data[7]~reg0  ; ON            ; Compiler or HDL Assignment ;
; Fast Input Register         ; qsys_block_sdram ;              ; za_data[8]~reg0  ; ON            ; Compiler or HDL Assignment ;
; Fast Input Register         ; qsys_block_sdram ;              ; za_data[9]~reg0  ; ON            ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; qsys_block_sdram ;              ; m_data[0]        ; ON            ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; qsys_block_sdram ;              ; m_data[10]       ; ON            ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; qsys_block_sdram ;              ; m_data[11]       ; ON            ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; qsys_block_sdram ;              ; m_data[12]       ; ON            ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; qsys_block_sdram ;              ; m_data[13]       ; ON            ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; qsys_block_sdram ;              ; m_data[14]       ; ON            ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; qsys_block_sdram ;              ; m_data[15]       ; ON            ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; qsys_block_sdram ;              ; m_data[1]        ; ON            ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; qsys_block_sdram ;              ; m_data[2]        ; ON            ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; qsys_block_sdram ;              ; m_data[3]        ; ON            ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; qsys_block_sdram ;              ; m_data[4]        ; ON            ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; qsys_block_sdram ;              ; m_data[5]        ; ON            ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; qsys_block_sdram ;              ; m_data[6]        ; ON            ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; qsys_block_sdram ;              ; m_data[7]        ; ON            ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; qsys_block_sdram ;              ; m_data[8]        ; ON            ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; qsys_block_sdram ;              ; m_data[9]        ; ON            ; Compiler or HDL Assignment ;
+-----------------------------+------------------+--------------+------------------+---------------+----------------------------+


+----------------------------------------------------------------------------------------------------+
; Incremental Compilation Preservation Summary                                                       ;
+---------------------+----------------------+----------------------------+--------------------------+
; Type                ; Total [A + B]        ; From Design Partitions [A] ; From Rapid Recompile [B] ;
+---------------------+----------------------+----------------------------+--------------------------+
; Placement (by node) ;                      ;                            ;                          ;
;     -- Requested    ; 0.00 % ( 0 / 10506 ) ; 0.00 % ( 0 / 10506 )       ; 0.00 % ( 0 / 10506 )     ;
;     -- Achieved     ; 0.00 % ( 0 / 10506 ) ; 0.00 % ( 0 / 10506 )       ; 0.00 % ( 0 / 10506 )     ;
;                     ;                      ;                            ;                          ;
; Routing (by net)    ;                      ;                            ;                          ;
;     -- Requested    ; 0.00 % ( 0 / 0 )     ; 0.00 % ( 0 / 0 )           ; 0.00 % ( 0 / 0 )         ;
;     -- Achieved     ; 0.00 % ( 0 / 0 )     ; 0.00 % ( 0 / 0 )           ; 0.00 % ( 0 / 0 )         ;
+---------------------+----------------------+----------------------------+--------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Incremental Compilation Partition Settings                                                                                                                                             ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+
; Partition Name                 ; Partition Type ; Netlist Type Used ; Preservation Level Used ; Netlist Type Requested ; Preservation Level Requested ; Contents                       ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+
; Top                            ; User-created   ; Source File       ; N/A                     ; Source File            ; N/A                          ;                                ;
; sld_hub:auto_hub               ; Auto-generated ; Post-Synthesis    ; N/A                     ; Post-Synthesis         ; N/A                          ; sld_hub:auto_hub               ;
; hard_block:auto_generated_inst ; Auto-generated ; Source File       ; N/A                     ; Source File            ; N/A                          ; hard_block:auto_generated_inst ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Incremental Compilation Placement Preservation                                                                                     ;
+--------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+
; Partition Name                 ; Preservation Achieved ; Preservation Level Used ; Netlist Type Used ; Preservation Method ; Notes ;
+--------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+
; Top                            ; 0.00 % ( 0 / 10245 )  ; N/A                     ; Source File       ; N/A                 ;       ;
; sld_hub:auto_hub               ; 0.00 % ( 0 / 236 )    ; N/A                     ; Post-Synthesis    ; N/A                 ;       ;
; hard_block:auto_generated_inst ; 0.00 % ( 0 / 25 )     ; N/A                     ; Source File       ; N/A                 ;       ;
+--------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+


+--------------+
; Pin-Out File ;
+--------------+
The pin-out file can be found in C:/Quartus_Projects/FPGA_Inference/Development_Kits/Terasic_DE0_Nano/Base_Project/18.1/output_files/de0_nano.pin.


+--------------------------------------------------------------------------+
; Fitter Resource Usage Summary                                            ;
+---------------------------------------------+----------------------------+
; Resource                                    ; Usage                      ;
+---------------------------------------------+----------------------------+
; Total logic elements                        ; 6,877 / 22,320 ( 31 % )    ;
;     -- Combinational with no register       ; 3150                       ;
;     -- Register only                        ; 687                        ;
;     -- Combinational with a register        ; 3040                       ;
;                                             ;                            ;
; Logic element usage by number of LUT inputs ;                            ;
;     -- 4 input functions                    ; 2658                       ;
;     -- 3 input functions                    ; 2261                       ;
;     -- <=2 input functions                  ; 1271                       ;
;     -- Register only                        ; 687                        ;
;                                             ;                            ;
; Logic elements by mode                      ;                            ;
;     -- normal mode                          ; 4887                       ;
;     -- arithmetic mode                      ; 1303                       ;
;                                             ;                            ;
; Total registers*                            ; 3,796 / 23,018 ( 16 % )    ;
;     -- Dedicated logic registers            ; 3,727 / 22,320 ( 17 % )    ;
;     -- I/O registers                        ; 69 / 698 ( 10 % )          ;
;                                             ;                            ;
; Total LABs:  partially or completely used   ; 512 / 1,395 ( 37 % )       ;
; Virtual pins                                ; 0                          ;
; I/O pins                                    ; 48 / 154 ( 31 % )          ;
;     -- Clock pins                           ; 1 / 7 ( 14 % )             ;
;     -- Dedicated input pins                 ; 3 / 9 ( 33 % )             ;
;                                             ;                            ;
; M9Ks                                        ; 21 / 66 ( 32 % )           ;
; Total block memory bits                     ; 108,992 / 608,256 ( 18 % ) ;
; Total block memory implementation bits      ; 193,536 / 608,256 ( 32 % ) ;
; Embedded Multiplier 9-bit elements          ; 9 / 132 ( 7 % )            ;
; PLLs                                        ; 1 / 4 ( 25 % )             ;
; Global signals                              ; 7                          ;
;     -- Global clocks                        ; 7 / 20 ( 35 % )            ;
; JTAGs                                       ; 1 / 1 ( 100 % )            ;
; CRC blocks                                  ; 0 / 1 ( 0 % )              ;
; ASMI blocks                                 ; 0 / 1 ( 0 % )              ;
; Oscillator blocks                           ; 1 / 1 ( 100 % )            ;
; Impedance control blocks                    ; 0 / 4 ( 0 % )              ;
; Average interconnect usage (total/H/V)      ; 9.4% / 9.2% / 9.7%         ;
; Peak interconnect usage (total/H/V)         ; 26.0% / 24.5% / 28.1%      ;
; Maximum fan-out                             ; 3630                       ;
; Highest non-global fan-out                  ; 332                        ;
; Total fan-out                               ; 33747                      ;
; Average fan-out                             ; 3.17                       ;
+---------------------------------------------+----------------------------+
*  Register count does not include registers inside RAM blocks or DSP blocks.



+-------------------------------------------------------------------------------------------------------------------------------+
; Fitter Partition Statistics                                                                                                   ;
+----------------------------------------------+-----------------------+-----------------------+--------------------------------+
; Statistic                                    ; Top                   ; sld_hub:auto_hub      ; hard_block:auto_generated_inst ;
+----------------------------------------------+-----------------------+-----------------------+--------------------------------+
; Difficulty Clustering Region                 ; Low                   ; Low                   ; Low                            ;
;                                              ;                       ;                       ;                                ;
; Total logic elements                         ; 6709 / 22320 ( 30 % ) ; 168 / 22320 ( < 1 % ) ; 0 / 22320 ( 0 % )              ;
;     -- Combinational with no register        ; 3067                  ; 83                    ; 0                              ;
;     -- Register only                         ; 670                   ; 17                    ; 0                              ;
;     -- Combinational with a register         ; 2972                  ; 68                    ; 0                              ;
;                                              ;                       ;                       ;                                ;
; Logic element usage by number of LUT inputs  ;                       ;                       ;                                ;
;     -- 4 input functions                     ; 2587                  ; 71                    ; 0                              ;
;     -- 3 input functions                     ; 2225                  ; 36                    ; 0                              ;
;     -- <=2 input functions                   ; 1227                  ; 44                    ; 0                              ;
;     -- Register only                         ; 670                   ; 17                    ; 0                              ;
;                                              ;                       ;                       ;                                ;
; Logic elements by mode                       ;                       ;                       ;                                ;
;     -- normal mode                           ; 4744                  ; 143                   ; 0                              ;
;     -- arithmetic mode                       ; 1295                  ; 8                     ; 0                              ;
;                                              ;                       ;                       ;                                ;
; Total registers                              ; 3711                  ; 85                    ; 0                              ;
;     -- Dedicated logic registers             ; 3642 / 22320 ( 16 % ) ; 85 / 22320 ( < 1 % )  ; 0 / 22320 ( 0 % )              ;
;     -- I/O registers                         ; 138                   ; 0                     ; 0                              ;
;                                              ;                       ;                       ;                                ;
; Total LABs:  partially or completely used    ; 498 / 1395 ( 36 % )   ; 14 / 1395 ( 1 % )     ; 0 / 1395 ( 0 % )               ;
;                                              ;                       ;                       ;                                ;
; Virtual pins                                 ; 0                     ; 0                     ; 0                              ;
; I/O pins                                     ; 48                    ; 0                     ; 0                              ;
; Embedded Multiplier 9-bit elements           ; 9 / 132 ( 7 % )       ; 0 / 132 ( 0 % )       ; 0 / 132 ( 0 % )                ;
; Total memory bits                            ; 108992                ; 0                     ; 0                              ;
; Total RAM block bits                         ; 193536                ; 0                     ; 0                              ;
; JTAG                                         ; 1 / 1 ( 100 % )       ; 0 / 1 ( 0 % )         ; 0 / 1 ( 0 % )                  ;
; PLL                                          ; 0 / 4 ( 0 % )         ; 0 / 4 ( 0 % )         ; 1 / 4 ( 25 % )                 ;
; M9K                                          ; 21 / 66 ( 31 % )      ; 0 / 66 ( 0 % )        ; 0 / 66 ( 0 % )                 ;
; Clock control block                          ; 5 / 24 ( 20 % )       ; 0 / 24 ( 0 % )        ; 2 / 24 ( 8 % )                 ;
; Double Data Rate I/O output circuitry        ; 37 / 220 ( 16 % )     ; 0 / 220 ( 0 % )       ; 0 / 220 ( 0 % )                ;
; Double Data Rate I/O output enable circuitry ; 16 / 220 ( 7 % )      ; 0 / 220 ( 0 % )       ; 0 / 220 ( 0 % )                ;
; Oscillator block                             ; 1 / 1 ( 100 % )       ; 0 / 1 ( 0 % )         ; 0 / 1 ( 0 % )                  ;
;                                              ;                       ;                       ;                                ;
; Connections                                  ;                       ;                       ;                                ;
;     -- Input Connections                     ; 3917                  ; 125                   ; 2                              ;
;     -- Registered Input Connections          ; 3745                  ; 93                    ; 0                              ;
;     -- Output Connections                    ; 238                   ; 173                   ; 3633                           ;
;     -- Registered Output Connections         ; 6                     ; 173                   ; 0                              ;
;                                              ;                       ;                       ;                                ;
; Internal Connections                         ;                       ;                       ;                                ;
;     -- Total Connections                     ; 33479                 ; 945                   ; 3649                           ;
;     -- Registered Connections                ; 16547                 ; 658                   ; 0                              ;
;                                              ;                       ;                       ;                                ;
; External Connections                         ;                       ;                       ;                                ;
;     -- Top                                   ; 224                   ; 296                   ; 3635                           ;
;     -- sld_hub:auto_hub                      ; 296                   ; 2                     ; 0                              ;
;     -- hard_block:auto_generated_inst        ; 3635                  ; 0                     ; 0                              ;
;                                              ;                       ;                       ;                                ;
; Partition Interface                          ;                       ;                       ;                                ;
;     -- Input Ports                           ; 38                    ; 62                    ; 2                              ;
;     -- Output Ports                          ; 37                    ; 79                    ; 3                              ;
;     -- Bidir Ports                           ; 16                    ; 0                     ; 0                              ;
;                                              ;                       ;                       ;                                ;
; Registered Ports                             ;                       ;                       ;                                ;
;     -- Registered Input Ports                ; 0                     ; 3                     ; 0                              ;
;     -- Registered Output Ports               ; 0                     ; 40                    ; 0                              ;
;                                              ;                       ;                       ;                                ;
; Port Connectivity                            ;                       ;                       ;                                ;
;     -- Input Ports driven by GND             ; 0                     ; 2                     ; 0                              ;
;     -- Output Ports driven by GND            ; 0                     ; 29                    ; 0                              ;
;     -- Input Ports driven by VCC             ; 0                     ; 0                     ; 0                              ;
;     -- Output Ports driven by VCC            ; 0                     ; 0                     ; 0                              ;
;     -- Input Ports with no Source            ; 0                     ; 47                    ; 0                              ;
;     -- Output Ports with no Source           ; 0                     ; 0                     ; 0                              ;
;     -- Input Ports with no Fanout            ; 0                     ; 52                    ; 0                              ;
;     -- Output Ports with no Fanout           ; 0                     ; 59                    ; 0                              ;
+----------------------------------------------+-----------------------+-----------------------+--------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Input Pins                                                                                                                                                                                                                                                                               ;
+---------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+---------------------------+----------------------+-----------+
; Name    ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Combinational Fan-Out ; Registered Fan-Out ; Global ; Input Register ; Power Up High ; PCI I/O Enabled ; Bus Hold ; Weak Pull Up ; I/O Standard ; Termination Control Block ; Location assigned by ; Slew Rate ;
+---------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+---------------------------+----------------------+-----------+
; clock50 ; R8    ; 3        ; 27           ; 0            ; 21           ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVCMOS ; --                        ; User                 ; no        ;
+---------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+---------------------------+----------------------+-----------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Output Pins                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+----------------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+---------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-------------+---------------------------+----------------------------+-----------------------------+----------------------+----------------------+---------------------+
; Name           ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Output Register ; Output Enable Register ; Power Up High ; Slew Rate ; PCI I/O Enabled ; Open Drain ; TRI Primitive ; Bus Hold ; Weak Pull Up ; I/O Standard ; Current Strength ; Termination ; Termination Control Block ; Output Buffer Pre-emphasis ; Voltage Output Differential ; Location assigned by ; Output Enable Source ; Output Enable Group ;
+----------------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+---------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-------------+---------------------------+----------------------------+-----------------------------+----------------------+----------------------+---------------------+
; led[0]         ; A15   ; 7        ; 38           ; 34           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; led[1]         ; A13   ; 7        ; 49           ; 34           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; led[2]         ; B13   ; 7        ; 49           ; 34           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; led[3]         ; A11   ; 7        ; 40           ; 34           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; led[4]         ; D1    ; 1        ; 0            ; 25           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; led[5]         ; F3    ; 1        ; 0            ; 26           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; led[6]         ; B1    ; 1        ; 0            ; 28           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; led[7]         ; L3    ; 2        ; 0            ; 10           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; sdram_addr[0]  ; P2    ; 2        ; 0            ; 4            ; 14           ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; sdram_addr[10] ; N2    ; 2        ; 0            ; 8            ; 21           ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; sdram_addr[11] ; N1    ; 2        ; 0            ; 7            ; 0            ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; sdram_addr[12] ; L4    ; 2        ; 0            ; 6            ; 14           ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; sdram_addr[1]  ; N5    ; 3        ; 5            ; 0            ; 7            ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; sdram_addr[2]  ; N6    ; 3        ; 5            ; 0            ; 0            ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; sdram_addr[3]  ; M8    ; 3        ; 20           ; 0            ; 7            ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; sdram_addr[4]  ; P8    ; 3        ; 25           ; 0            ; 14           ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; sdram_addr[5]  ; T7    ; 3        ; 18           ; 0            ; 21           ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; sdram_addr[6]  ; N8    ; 3        ; 20           ; 0            ; 0            ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; sdram_addr[7]  ; T6    ; 3        ; 14           ; 0            ; 0            ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; sdram_addr[8]  ; R1    ; 2        ; 0            ; 5            ; 21           ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; sdram_addr[9]  ; P1    ; 2        ; 0            ; 4            ; 21           ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; sdram_ba[0]    ; M7    ; 3        ; 11           ; 0            ; 14           ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; sdram_ba[1]    ; M6    ; 3        ; 7            ; 0            ; 7            ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; sdram_cas_n    ; L1    ; 2        ; 0            ; 11           ; 7            ; yes             ; no                     ; yes           ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; sdram_cke      ; L7    ; 3        ; 16           ; 0            ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; sdram_clock    ; R4    ; 3        ; 5            ; 0            ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; sdram_cs_n     ; P6    ; 3        ; 11           ; 0            ; 21           ; yes             ; no                     ; yes           ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; sdram_dqm[0]   ; R6    ; 3        ; 14           ; 0            ; 7            ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; sdram_dqm[1]   ; T5    ; 3        ; 14           ; 0            ; 14           ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; sdram_ras_n    ; L2    ; 2        ; 0            ; 11           ; 0            ; yes             ; no                     ; yes           ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; sdram_we_n     ; C2    ; 1        ; 0            ; 27           ; 0            ; yes             ; no                     ; yes           ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
+----------------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+---------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-------------+---------------------------+----------------------------+-----------------------------+----------------------+----------------------+---------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Bidir Pins                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+--------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+------------------------+---------------+-----------+-----------------+------------+----------+--------------+--------------+------------------+--------------------+---------------------------+----------------------------+----------------------+----------------------+---------------------------------------------------------+
; Name         ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Combinational Fan-Out ; Registered Fan-Out ; Global ; Input Register ; Output Register ; Output Enable Register ; Power Up High ; Slew Rate ; PCI I/O Enabled ; Open Drain ; Bus Hold ; Weak Pull Up ; I/O Standard ; Current Strength ; Output Termination ; Termination Control Block ; Output Buffer Pre-emphasis ; Location assigned by ; Output Enable Source ; Output Enable Group                                     ;
+--------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+------------------------+---------------+-----------+-----------------+------------+----------+--------------+--------------+------------------+--------------------+---------------------------+----------------------------+----------------------+----------------------+---------------------------------------------------------+
; sdram_dq[0]  ; G2    ; 1        ; 0            ; 23           ; 14           ; 0                     ; 8                  ; no     ; yes            ; yes             ; yes                    ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; qsys_block:qsys|qsys_block_sdram:sdram|oe               ;
; sdram_dq[10] ; T3    ; 3        ; 1            ; 0            ; 0            ; 0                     ; 8                  ; no     ; yes            ; yes             ; yes                    ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; qsys_block:qsys|qsys_block_sdram:sdram|oe~_Duplicate_10 ;
; sdram_dq[11] ; R3    ; 3        ; 1            ; 0            ; 7            ; 0                     ; 8                  ; no     ; yes            ; yes             ; yes                    ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; qsys_block:qsys|qsys_block_sdram:sdram|oe~_Duplicate_11 ;
; sdram_dq[12] ; R5    ; 3        ; 14           ; 0            ; 21           ; 0                     ; 8                  ; no     ; yes            ; yes             ; yes                    ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; qsys_block:qsys|qsys_block_sdram:sdram|oe~_Duplicate_12 ;
; sdram_dq[13] ; P3    ; 3        ; 1            ; 0            ; 14           ; 0                     ; 8                  ; no     ; yes            ; yes             ; yes                    ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; qsys_block:qsys|qsys_block_sdram:sdram|oe~_Duplicate_13 ;
; sdram_dq[14] ; N3    ; 3        ; 1            ; 0            ; 21           ; 0                     ; 8                  ; no     ; yes            ; yes             ; yes                    ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; qsys_block:qsys|qsys_block_sdram:sdram|oe~_Duplicate_14 ;
; sdram_dq[15] ; K1    ; 2        ; 0            ; 12           ; 7            ; 0                     ; 8                  ; no     ; yes            ; yes             ; yes                    ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; qsys_block:qsys|qsys_block_sdram:sdram|oe~_Duplicate_15 ;
; sdram_dq[1]  ; G1    ; 1        ; 0            ; 23           ; 21           ; 0                     ; 8                  ; no     ; yes            ; yes             ; yes                    ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; qsys_block:qsys|qsys_block_sdram:sdram|oe~_Duplicate_1  ;
; sdram_dq[2]  ; L8    ; 3        ; 18           ; 0            ; 7            ; 0                     ; 8                  ; no     ; yes            ; yes             ; yes                    ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; qsys_block:qsys|qsys_block_sdram:sdram|oe~_Duplicate_2  ;
; sdram_dq[3]  ; K5    ; 2        ; 0            ; 7            ; 7            ; 0                     ; 8                  ; no     ; yes            ; yes             ; yes                    ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; qsys_block:qsys|qsys_block_sdram:sdram|oe~_Duplicate_3  ;
; sdram_dq[4]  ; K2    ; 2        ; 0            ; 12           ; 0            ; 0                     ; 8                  ; no     ; yes            ; yes             ; yes                    ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; qsys_block:qsys|qsys_block_sdram:sdram|oe~_Duplicate_4  ;
; sdram_dq[5]  ; J2    ; 2        ; 0            ; 15           ; 0            ; 0                     ; 8                  ; no     ; yes            ; yes             ; yes                    ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; qsys_block:qsys|qsys_block_sdram:sdram|oe~_Duplicate_5  ;
; sdram_dq[6]  ; J1    ; 2        ; 0            ; 15           ; 7            ; 0                     ; 8                  ; no     ; yes            ; yes             ; yes                    ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; qsys_block:qsys|qsys_block_sdram:sdram|oe~_Duplicate_6  ;
; sdram_dq[7]  ; R7    ; 3        ; 16           ; 0            ; 14           ; 0                     ; 8                  ; no     ; yes            ; yes             ; yes                    ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; qsys_block:qsys|qsys_block_sdram:sdram|oe~_Duplicate_7  ;
; sdram_dq[8]  ; T4    ; 3        ; 5            ; 0            ; 14           ; 0                     ; 8                  ; no     ; yes            ; yes             ; yes                    ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; qsys_block:qsys|qsys_block_sdram:sdram|oe~_Duplicate_8  ;
; sdram_dq[9]  ; T2    ; 3        ; 3            ; 0            ; 0            ; 0                     ; 8                  ; no     ; yes            ; yes             ; yes                    ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; qsys_block:qsys|qsys_block_sdram:sdram|oe~_Duplicate_9  ;
+--------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+------------------------+---------------+-----------+-----------------+------------+----------+--------------+--------------+------------------+--------------------+---------------------------+----------------------------+----------------------+----------------------+---------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Dual Purpose and Dedicated Pins                                                                                         ;
+----------+-----------------------------+--------------------------+-------------------------+---------------------------+
; Location ; Pin Name                    ; Reserved As              ; User Signal Name        ; Pin Type                  ;
+----------+-----------------------------+--------------------------+-------------------------+---------------------------+
; C1       ; DIFFIO_L3n, DATA1, ASDO     ; As input tri-stated      ; ~ALTERA_ASDO_DATA1~     ; Dual Purpose Pin          ;
; D2       ; DIFFIO_L4p, FLASH_nCE, nCSO ; As input tri-stated      ; ~ALTERA_FLASH_nCE_nCSO~ ; Dual Purpose Pin          ;
; F4       ; nSTATUS                     ; -                        ; -                       ; Dedicated Programming Pin ;
; H1       ; DCLK                        ; As output driving ground ; ~ALTERA_DCLK~           ; Dual Purpose Pin          ;
; H2       ; DATA0                       ; As input tri-stated      ; ~ALTERA_DATA0~          ; Dual Purpose Pin          ;
; H5       ; nCONFIG                     ; -                        ; -                       ; Dedicated Programming Pin ;
; H4       ; TDI                         ; -                        ; altera_reserved_tdi     ; JTAG Pin                  ;
; H3       ; TCK                         ; -                        ; altera_reserved_tck     ; JTAG Pin                  ;
; J5       ; TMS                         ; -                        ; altera_reserved_tms     ; JTAG Pin                  ;
; J4       ; TDO                         ; -                        ; altera_reserved_tdo     ; JTAG Pin                  ;
; J3       ; nCE                         ; -                        ; -                       ; Dedicated Programming Pin ;
; H14      ; CONF_DONE                   ; -                        ; -                       ; Dedicated Programming Pin ;
; H13      ; MSEL0                       ; -                        ; -                       ; Dedicated Programming Pin ;
; H12      ; MSEL1                       ; -                        ; -                       ; Dedicated Programming Pin ;
; G12      ; MSEL2                       ; -                        ; -                       ; Dedicated Programming Pin ;
; G12      ; MSEL3                       ; -                        ; -                       ; Dedicated Programming Pin ;
; F16      ; DIFFIO_R4n, nCEO            ; Use as programming pin   ; ~ALTERA_nCEO~           ; Dual Purpose Pin          ;
; A15      ; DIFFIO_T19n, PADD1          ; As input tri-stated      ; led[0]                  ; Dual Purpose Pin          ;
; E8       ; DIFFIO_T10n, DATA2          ; As input tri-stated      ; ~ALTERA_DATA2~          ; Dual Purpose Pin          ;
; F8       ; DIFFIO_T10p, DATA3          ; As input tri-stated      ; ~ALTERA_DATA3~          ; Dual Purpose Pin          ;
; B7       ; DIFFIO_T9p, DATA4           ; As input tri-stated      ; ~ALTERA_DATA4~          ; Dual Purpose Pin          ;
; E7       ; DATA5                       ; As input tri-stated      ; ~ALTERA_DATA5~          ; Dual Purpose Pin          ;
; E6       ; DIFFIO_T6p, DATA6           ; As input tri-stated      ; ~ALTERA_DATA6~          ; Dual Purpose Pin          ;
; A5       ; DIFFIO_T5n, DATA7           ; As input tri-stated      ; ~ALTERA_DATA7~          ; Dual Purpose Pin          ;
+----------+-----------------------------+--------------------------+-------------------------+---------------------------+


+------------------------------------------------------------+
; I/O Bank Usage                                             ;
+----------+------------------+---------------+--------------+
; I/O Bank ; Usage            ; VCCIO Voltage ; VREF Voltage ;
+----------+------------------+---------------+--------------+
; 1        ; 10 / 14 ( 71 % ) ; 3.3V          ; --           ;
; 2        ; 14 / 16 ( 88 % ) ; 3.3V          ; --           ;
; 3        ; 24 / 25 ( 96 % ) ; 3.3V          ; --           ;
; 4        ; 0 / 20 ( 0 % )   ; 2.5V          ; --           ;
; 5        ; 0 / 18 ( 0 % )   ; 2.5V          ; --           ;
; 6        ; 1 / 13 ( 8 % )   ; 2.5V          ; --           ;
; 7        ; 4 / 24 ( 17 % )  ; 3.3V          ; --           ;
; 8        ; 6 / 24 ( 25 % )  ; 2.5V          ; --           ;
+----------+------------------+---------------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; All Package Pins                                                                                                                                                                        ;
+----------+------------+----------+-----------------------------------------------------------+--------+--------------+---------+------------+-----------------+----------+--------------+
; Location ; Pad Number ; I/O Bank ; Pin Name/Usage                                            ; Dir.   ; I/O Standard ; Voltage ; I/O Type   ; User Assignment ; Bus Hold ; Weak Pull Up ;
+----------+------------+----------+-----------------------------------------------------------+--------+--------------+---------+------------+-----------------+----------+--------------+
; A1       ;            ; 8        ; VCCIO8                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; A2       ; 238        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A3       ; 239        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A4       ; 236        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A5       ; 232        ; 8        ; ~ALTERA_DATA7~ / RESERVED_INPUT                           ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; A6       ; 225        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A7       ; 220        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A8       ; 211        ; 8        ; GND+                                                      ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; A9       ; 209        ; 7        ; GND+                                                      ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; A10      ; 198        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A11      ; 188        ; 7        ; led[3]                                                    ; output ; 3.3-V LVCMOS ;         ; Column I/O ; Y               ; no       ; Off          ;
; A12      ; 186        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A13      ; 179        ; 7        ; led[1]                                                    ; output ; 3.3-V LVCMOS ;         ; Column I/O ; Y               ; no       ; Off          ;
; A14      ; 181        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A15      ; 191        ; 7        ; led[0]                                                    ; output ; 3.3-V LVCMOS ;         ; Column I/O ; Y               ; no       ; Off          ;
; A16      ;            ; 7        ; VCCIO7                                                    ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; B1       ; 5          ; 1        ; led[6]                                                    ; output ; 3.3-V LVCMOS ;         ; Row I/O    ; Y               ; no       ; Off          ;
; B2       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; B3       ; 242        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B4       ; 237        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B5       ; 233        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B6       ; 226        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B7       ; 221        ; 8        ; ~ALTERA_DATA4~ / RESERVED_INPUT                           ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; B8       ; 212        ; 8        ; GND+                                                      ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; B9       ; 210        ; 7        ; GND+                                                      ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; B10      ; 199        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B11      ; 189        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B12      ; 187        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B13      ; 180        ; 7        ; led[2]                                                    ; output ; 3.3-V LVCMOS ;         ; Column I/O ; Y               ; no       ; Off          ;
; B14      ; 182        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B15      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; B16      ; 164        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; C1       ; 7          ; 1        ; ~ALTERA_ASDO_DATA1~ / RESERVED_INPUT_WITH_WEAK_PULLUP     ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; On           ;
; C2       ; 6          ; 1        ; sdram_we_n                                                ; output ; 3.3-V LVCMOS ;         ; Row I/O    ; Y               ; no       ; Off          ;
; C3       ; 245        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; C4       ;            ; 8        ; VCCIO8                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; C5       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; C6       ; 224        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; C7       ;            ; 8        ; VCCIO8                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; C8       ; 215        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; C9       ; 200        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; C10      ;            ; 7        ; VCCIO7                                                    ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; C11      ; 190        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; C12      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; C13      ;            ; 7        ; VCCIO7                                                    ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; C14      ; 175        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; C15      ; 174        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; C16      ; 173        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; D1       ; 10         ; 1        ; led[4]                                                    ; output ; 3.3-V LVCMOS ;         ; Row I/O    ; Y               ; no       ; Off          ;
; D2       ; 9          ; 1        ; ~ALTERA_FLASH_nCE_nCSO~ / RESERVED_INPUT_WITH_WEAK_PULLUP ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; On           ;
; D3       ; 246        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D4       ;            ;          ; VCCD_PLL3                                                 ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; D5       ; 241        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D6       ; 234        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D7       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; D8       ; 216        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D9       ; 201        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D10      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; D11      ; 177        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D12      ; 178        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D13      ;            ;          ; VCCD_PLL2                                                 ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; D14      ; 176        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D15      ; 170        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; D16      ; 169        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; E1       ; 26         ; 1        ; GND+                                                      ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; E2       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; E3       ;            ; 1        ; VCCIO1                                                    ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; E4       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; E5       ;            ;          ; GNDA3                                                     ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; E6       ; 231        ; 8        ; ~ALTERA_DATA6~ / RESERVED_INPUT                           ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; E7       ; 227        ; 8        ; ~ALTERA_DATA5~ / RESERVED_INPUT                           ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; E8       ; 218        ; 8        ; ~ALTERA_DATA2~ / RESERVED_INPUT                           ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; E9       ; 205        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; E10      ; 184        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; E11      ; 183        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; E12      ;            ;          ; GNDA2                                                     ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; E13      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; E14      ;            ; 6        ; VCCIO6                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; E15      ; 151        ; 6        ; GND+                                                      ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; E16      ; 150        ; 6        ; GND+                                                      ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; F1       ; 14         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; F2       ; 13         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; F3       ; 8          ; 1        ; led[5]                                                    ; output ; 3.3-V LVCMOS ;         ; Row I/O    ; Y               ; no       ; Off          ;
; F4       ; 11         ; 1        ; ^nSTATUS                                                  ;        ;              ;         ; --         ;                 ; --       ; --           ;
; F5       ;            ; --       ; VCCA3                                                     ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; F6       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; F7       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; F8       ; 219        ; 8        ; ~ALTERA_DATA3~ / RESERVED_INPUT                           ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; F9       ; 197        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; F10      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; F11      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; F12      ;            ; --       ; VCCA2                                                     ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; F13      ; 161        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; F14      ; 167        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; F15      ; 163        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; F16      ; 162        ; 6        ; ~ALTERA_nCEO~ / RESERVED_OUTPUT_OPEN_DRAIN                ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; G1       ; 16         ; 1        ; sdram_dq[1]                                               ; bidir  ; 3.3-V LVCMOS ;         ; Row I/O    ; Y               ; no       ; Off          ;
; G2       ; 15         ; 1        ; sdram_dq[0]                                               ; bidir  ; 3.3-V LVCMOS ;         ; Row I/O    ; Y               ; no       ; Off          ;
; G3       ;            ; 1        ; VCCIO1                                                    ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; G4       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; G5       ; 12         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; G6       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; G7       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; G8       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; G9       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; G10      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; G11      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; G12      ; 155        ; 6        ; ^MSEL2                                                    ;        ;              ;         ; --         ;                 ; --       ; --           ;
; G12      ; 156        ; 6        ; ^MSEL3                                                    ;        ;              ;         ; --         ;                 ; --       ; --           ;
; G13      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; G14      ;            ; 6        ; VCCIO6                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; G15      ; 160        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; G16      ; 159        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; H1       ; 17         ; 1        ; ~ALTERA_DCLK~                                             ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; On           ;
; H2       ; 18         ; 1        ; ~ALTERA_DATA0~ / RESERVED_INPUT_WITH_WEAK_PULLUP          ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; On           ;
; H3       ; 21         ; 1        ; altera_reserved_tck                                       ; input  ; 3.3-V LVTTL  ;         ; --         ; N               ; no       ; Off          ;
; H4       ; 20         ; 1        ; altera_reserved_tdi                                       ; input  ; 3.3-V LVTTL  ;         ; --         ; N               ; no       ; Off          ;
; H5       ; 19         ; 1        ; ^nCONFIG                                                  ;        ;              ;         ; --         ;                 ; --       ; --           ;
; H6       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; H7       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; H8       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; H9       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; H10      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; H11      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; H12      ; 154        ; 6        ; ^MSEL1                                                    ;        ;              ;         ; --         ;                 ; --       ; --           ;
; H13      ; 153        ; 6        ; ^MSEL0                                                    ;        ;              ;         ; --         ;                 ; --       ; --           ;
; H14      ; 152        ; 6        ; ^CONF_DONE                                                ;        ;              ;         ; --         ;                 ; --       ; --           ;
; H15      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; H16      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; J1       ; 30         ; 2        ; sdram_dq[6]                                               ; bidir  ; 3.3-V LVCMOS ;         ; Row I/O    ; Y               ; no       ; Off          ;
; J2       ; 29         ; 2        ; sdram_dq[5]                                               ; bidir  ; 3.3-V LVCMOS ;         ; Row I/O    ; Y               ; no       ; Off          ;
; J3       ; 24         ; 1        ; ^nCE                                                      ;        ;              ;         ; --         ;                 ; --       ; --           ;
; J4       ; 23         ; 1        ; altera_reserved_tdo                                       ; output ; 3.3-V LVTTL  ;         ; --         ; N               ; no       ; Off          ;
; J5       ; 22         ; 1        ; altera_reserved_tms                                       ; input  ; 3.3-V LVTTL  ;         ; --         ; N               ; no       ; Off          ;
; J6       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; J7       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; J8       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; J9       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; J10      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; J11      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; J12      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; J13      ; 146        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; J14      ; 144        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; J15      ; 143        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; J16      ; 142        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; K1       ; 37         ; 2        ; sdram_dq[15]                                              ; bidir  ; 3.3-V LVCMOS ;         ; Row I/O    ; Y               ; no       ; Off          ;
; K2       ; 36         ; 2        ; sdram_dq[4]                                               ; bidir  ; 3.3-V LVCMOS ;         ; Row I/O    ; Y               ; no       ; Off          ;
; K3       ;            ; 2        ; VCCIO2                                                    ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; K4       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; K5       ; 45         ; 2        ; sdram_dq[3]                                               ; bidir  ; 3.3-V LVCMOS ;         ; Row I/O    ; Y               ; no       ; Off          ;
; K6       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; K7       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; K8       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; K9       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; K10      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; K11      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; K12      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; K13      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; K14      ;            ; 5        ; VCCIO5                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; K15      ; 141        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; K16      ; 140        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; L1       ; 39         ; 2        ; sdram_cas_n                                               ; output ; 3.3-V LVCMOS ;         ; Row I/O    ; Y               ; no       ; Off          ;
; L2       ; 38         ; 2        ; sdram_ras_n                                               ; output ; 3.3-V LVCMOS ;         ; Row I/O    ; Y               ; no       ; Off          ;
; L3       ; 40         ; 2        ; led[7]                                                    ; output ; 3.3-V LVCMOS ;         ; Row I/O    ; Y               ; no       ; Off          ;
; L4       ; 46         ; 2        ; sdram_addr[12]                                            ; output ; 3.3-V LVCMOS ;         ; Row I/O    ; Y               ; no       ; Off          ;
; L5       ;            ; --       ; VCCA1                                                     ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; L6       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; L7       ; 75         ; 3        ; sdram_cke                                                 ; output ; 3.3-V LVCMOS ;         ; Column I/O ; Y               ; no       ; Off          ;
; L8       ; 79         ; 3        ; sdram_dq[2]                                               ; bidir  ; 3.3-V LVCMOS ;         ; Column I/O ; Y               ; no       ; Off          ;
; L9       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; L10      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; L11      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; L12      ;            ; --       ; VCCA4                                                     ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; L13      ; 136        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; L14      ; 134        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; L15      ; 138        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; L16      ; 137        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; M1       ; 28         ; 2        ; GND+                                                      ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; M2       ; 27         ; 2        ; GND+                                                      ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; M3       ;            ; 2        ; VCCIO2                                                    ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; M4       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; M5       ;            ;          ; GNDA1                                                     ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; M6       ; 64         ; 3        ; sdram_ba[1]                                               ; output ; 3.3-V LVCMOS ;         ; Column I/O ; Y               ; no       ; Off          ;
; M7       ; 68         ; 3        ; sdram_ba[0]                                               ; output ; 3.3-V LVCMOS ;         ; Column I/O ; Y               ; no       ; Off          ;
; M8       ; 81         ; 3        ; sdram_addr[3]                                             ; output ; 3.3-V LVCMOS ;         ; Column I/O ; Y               ; no       ; Off          ;
; M9       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; M10      ; 111        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; M11      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; M12      ;            ;          ; GNDA4                                                     ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; M13      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; M14      ;            ; 5        ; VCCIO5                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; M15      ; 149        ; 5        ; GND+                                                      ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; M16      ; 148        ; 5        ; GND+                                                      ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; N1       ; 44         ; 2        ; sdram_addr[11]                                            ; output ; 3.3-V LVCMOS ;         ; Row I/O    ; Y               ; no       ; Off          ;
; N2       ; 43         ; 2        ; sdram_addr[10]                                            ; output ; 3.3-V LVCMOS ;         ; Row I/O    ; Y               ; no       ; Off          ;
; N3       ; 52         ; 3        ; sdram_dq[14]                                              ; bidir  ; 3.3-V LVCMOS ;         ; Column I/O ; Y               ; no       ; Off          ;
; N4       ;            ;          ; VCCD_PLL1                                                 ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; N5       ; 62         ; 3        ; sdram_addr[1]                                             ; output ; 3.3-V LVCMOS ;         ; Column I/O ; Y               ; no       ; Off          ;
; N6       ; 63         ; 3        ; sdram_addr[2]                                             ; output ; 3.3-V LVCMOS ;         ; Column I/O ; Y               ; no       ; Off          ;
; N7       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; N8       ; 82         ; 3        ; sdram_addr[6]                                             ; output ; 3.3-V LVCMOS ;         ; Column I/O ; Y               ; no       ; Off          ;
; N9       ; 93         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; N10      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; N11      ; 112        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; N12      ; 117        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; N13      ;            ;          ; VCCD_PLL4                                                 ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; N14      ; 126        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; N15      ; 133        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; N16      ; 132        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; P1       ; 51         ; 2        ; sdram_addr[9]                                             ; output ; 3.3-V LVCMOS ;         ; Row I/O    ; Y               ; no       ; Off          ;
; P2       ; 50         ; 2        ; sdram_addr[0]                                             ; output ; 3.3-V LVCMOS ;         ; Row I/O    ; Y               ; no       ; Off          ;
; P3       ; 53         ; 3        ; sdram_dq[13]                                              ; bidir  ; 3.3-V LVCMOS ;         ; Column I/O ; Y               ; no       ; Off          ;
; P4       ;            ; 3        ; VCCIO3                                                    ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; P5       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; P6       ; 67         ; 3        ; sdram_cs_n                                                ; output ; 3.3-V LVCMOS ;         ; Column I/O ; Y               ; no       ; Off          ;
; P7       ;            ; 3        ; VCCIO3                                                    ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; P8       ; 85         ; 3        ; sdram_addr[4]                                             ; output ; 3.3-V LVCMOS ;         ; Column I/O ; Y               ; no       ; Off          ;
; P9       ; 105        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; P10      ;            ; 4        ; VCCIO4                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; P11      ; 106        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; P12      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; P13      ;            ; 4        ; VCCIO4                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; P14      ; 119        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; P15      ; 127        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; P16      ; 128        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; R1       ; 49         ; 2        ; sdram_addr[8]                                             ; output ; 3.3-V LVCMOS ;         ; Row I/O    ; Y               ; no       ; Off          ;
; R2       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; R3       ; 54         ; 3        ; sdram_dq[11]                                              ; bidir  ; 3.3-V LVCMOS ;         ; Column I/O ; Y               ; no       ; Off          ;
; R4       ; 60         ; 3        ; sdram_clock                                               ; output ; 3.3-V LVCMOS ;         ; Column I/O ; Y               ; no       ; Off          ;
; R5       ; 71         ; 3        ; sdram_dq[12]                                              ; bidir  ; 3.3-V LVCMOS ;         ; Column I/O ; Y               ; no       ; Off          ;
; R6       ; 73         ; 3        ; sdram_dqm[0]                                              ; output ; 3.3-V LVCMOS ;         ; Column I/O ; Y               ; no       ; Off          ;
; R7       ; 76         ; 3        ; sdram_dq[7]                                               ; bidir  ; 3.3-V LVCMOS ;         ; Column I/O ; Y               ; no       ; Off          ;
; R8       ; 86         ; 3        ; clock50                                                   ; input  ; 3.3-V LVCMOS ;         ; Column I/O ; Y               ; no       ; Off          ;
; R9       ; 88         ; 4        ; GND+                                                      ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; R10      ; 96         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; R11      ; 98         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; R12      ; 100        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; R13      ; 107        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; R14      ; 120        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; R15      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; R16      ; 129        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; T1       ;            ; 3        ; VCCIO3                                                    ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; T2       ; 59         ; 3        ; sdram_dq[9]                                               ; bidir  ; 3.3-V LVCMOS ;         ; Column I/O ; Y               ; no       ; Off          ;
; T3       ; 55         ; 3        ; sdram_dq[10]                                              ; bidir  ; 3.3-V LVCMOS ;         ; Column I/O ; Y               ; no       ; Off          ;
; T4       ; 61         ; 3        ; sdram_dq[8]                                               ; bidir  ; 3.3-V LVCMOS ;         ; Column I/O ; Y               ; no       ; Off          ;
; T5       ; 72         ; 3        ; sdram_dqm[1]                                              ; output ; 3.3-V LVCMOS ;         ; Column I/O ; Y               ; no       ; Off          ;
; T6       ; 74         ; 3        ; sdram_addr[7]                                             ; output ; 3.3-V LVCMOS ;         ; Column I/O ; Y               ; no       ; Off          ;
; T7       ; 77         ; 3        ; sdram_addr[5]                                             ; output ; 3.3-V LVCMOS ;         ; Column I/O ; Y               ; no       ; Off          ;
; T8       ; 87         ; 3        ; GND+                                                      ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; T9       ; 89         ; 4        ; GND+                                                      ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; T10      ; 97         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; T11      ; 99         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; T12      ; 101        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; T13      ; 108        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; T14      ; 115        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; T15      ; 116        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; T16      ;            ; 4        ; VCCIO4                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
+----------+------------+----------+-----------------------------------------------------------+--------+--------------+---------+------------+-----------------+----------+--------------+
Note: Pin directions (input, output or bidir) are based on device operating in user mode.


+---------------------------------------------------------------------------------------------------+
; PLL Summary                                                                                       ;
+-------------------------------+-------------------------------------------------------------------+
; Name                          ; PLL0:pll0|altpll:altpll_component|PLL0_altpll:auto_generated|pll1 ;
+-------------------------------+-------------------------------------------------------------------+
; SDC pin name                  ; pll0|altpll_component|auto_generated|pll1                         ;
; PLL mode                      ; Normal                                                            ;
; Compensate clock              ; clock1                                                            ;
; Compensated input/output pins ; --                                                                ;
; Switchover type               ; --                                                                ;
; Input frequency 0             ; 50.0 MHz                                                          ;
; Input frequency 1             ; --                                                                ;
; Nominal PFD frequency         ; 50.0 MHz                                                          ;
; Nominal VCO frequency         ; 600.0 MHz                                                         ;
; VCO post scale K counter      ; 2                                                                 ;
; VCO frequency control         ; Auto                                                              ;
; VCO phase shift step          ; 208 ps                                                            ;
; VCO multiply                  ; --                                                                ;
; VCO divide                    ; --                                                                ;
; Freq min lock                 ; 25.0 MHz                                                          ;
; Freq max lock                 ; 54.18 MHz                                                         ;
; M VCO Tap                     ; 0                                                                 ;
; M Initial                     ; 2                                                                 ;
; M value                       ; 12                                                                ;
; N value                       ; 1                                                                 ;
; Charge pump current           ; setting 1                                                         ;
; Loop filter resistance        ; setting 27                                                        ;
; Loop filter capacitance       ; setting 0                                                         ;
; Bandwidth                     ; 680 kHz to 980 kHz                                                ;
; Bandwidth type                ; Medium                                                            ;
; Real time reconfigurable      ; Off                                                               ;
; Scan chain MIF file           ; --                                                                ;
; Preserve PLL counter order    ; Off                                                               ;
; PLL location                  ; PLL_4                                                             ;
; Inclk0 signal                 ; clock50                                                           ;
; Inclk1 signal                 ; --                                                                ;
; Inclk0 signal type            ; Dedicated Pin                                                     ;
; Inclk1 signal type            ; --                                                                ;
+-------------------------------+-------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PLL Usage                                                                                                                                                                                                                                                                                                   ;
+-------------------------------------------------------------------------------+--------------+------+-----+------------------+----------------+------------------+------------+---------+---------------+------------+---------------+---------+---------+--------------------------------------------------+
; Name                                                                          ; Output Clock ; Mult ; Div ; Output Frequency ; Phase Shift    ; Phase Shift Step ; Duty Cycle ; Counter ; Counter Value ; High / Low ; Cascade Input ; Initial ; VCO Tap ; SDC Pin Name                                     ;
+-------------------------------------------------------------------------------+--------------+------+-----+------------------+----------------+------------------+------------+---------+---------------+------------+---------------+---------+---------+--------------------------------------------------+
; PLL0:pll0|altpll:altpll_component|PLL0_altpll:auto_generated|wire_pll1_clk[0] ; clock0       ; 2    ; 1   ; 100.0 MHz        ; 0 (0 ps)       ; 7.50 (208 ps)    ; 50/50      ; C1      ; 6             ; 3/3 Even   ; --            ; 2       ; 0       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
; PLL0:pll0|altpll:altpll_component|PLL0_altpll:auto_generated|wire_pll1_clk[1] ; clock1       ; 2    ; 1   ; 100.0 MHz        ; -60 (-1667 ps) ; 7.50 (208 ps)    ; 50/50      ; C0      ; 6             ; 3/3 Even   ; --            ; 1       ; 0       ; pll0|altpll_component|auto_generated|pll1|clk[1] ;
+-------------------------------------------------------------------------------+--------------+------+-----+------------------+----------------+------------------+------------+---------+---------------+------------+---------------+---------+---------+--------------------------------------------------+


+-----------------------------------------+
; I/O Assignment Warnings                 ;
+----------------+------------------------+
; Pin Name       ; Reason                 ;
+----------------+------------------------+
; led[0]         ; Missing drive strength ;
; led[1]         ; Missing drive strength ;
; led[2]         ; Missing drive strength ;
; led[3]         ; Missing drive strength ;
; led[4]         ; Missing drive strength ;
; led[5]         ; Missing drive strength ;
; led[6]         ; Missing drive strength ;
; led[7]         ; Missing drive strength ;
; sdram_clock    ; Missing drive strength ;
; sdram_addr[0]  ; Missing drive strength ;
; sdram_addr[1]  ; Missing drive strength ;
; sdram_addr[2]  ; Missing drive strength ;
; sdram_addr[3]  ; Missing drive strength ;
; sdram_addr[4]  ; Missing drive strength ;
; sdram_addr[5]  ; Missing drive strength ;
; sdram_addr[6]  ; Missing drive strength ;
; sdram_addr[7]  ; Missing drive strength ;
; sdram_addr[8]  ; Missing drive strength ;
; sdram_addr[9]  ; Missing drive strength ;
; sdram_addr[10] ; Missing drive strength ;
; sdram_addr[11] ; Missing drive strength ;
; sdram_addr[12] ; Missing drive strength ;
; sdram_ba[0]    ; Missing drive strength ;
; sdram_ba[1]    ; Missing drive strength ;
; sdram_cas_n    ; Missing drive strength ;
; sdram_cke      ; Missing drive strength ;
; sdram_cs_n     ; Missing drive strength ;
; sdram_dqm[0]   ; Missing drive strength ;
; sdram_dqm[1]   ; Missing drive strength ;
; sdram_ras_n    ; Missing drive strength ;
; sdram_we_n     ; Missing drive strength ;
; sdram_dq[0]    ; Missing drive strength ;
; sdram_dq[1]    ; Missing drive strength ;
; sdram_dq[2]    ; Missing drive strength ;
; sdram_dq[3]    ; Missing drive strength ;
; sdram_dq[4]    ; Missing drive strength ;
; sdram_dq[5]    ; Missing drive strength ;
; sdram_dq[6]    ; Missing drive strength ;
; sdram_dq[7]    ; Missing drive strength ;
; sdram_dq[8]    ; Missing drive strength ;
; sdram_dq[9]    ; Missing drive strength ;
; sdram_dq[10]   ; Missing drive strength ;
; sdram_dq[11]   ; Missing drive strength ;
; sdram_dq[12]   ; Missing drive strength ;
; sdram_dq[13]   ; Missing drive strength ;
; sdram_dq[14]   ; Missing drive strength ;
; sdram_dq[15]   ; Missing drive strength ;
+----------------+------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+-----------------------------------------------------------------------------------------------------------------------------------------+-------------+---------------------------+---------------+-------------+------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------+--------------+
; Compilation Hierarchy Node                                                                                                              ; Logic Cells ; Dedicated Logic Registers ; I/O Registers ; Memory Bits ; M9Ks ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; LUT-Only LCs ; Register-Only LCs ; LUT/Register LCs ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                                                                                 ; Entity Name                                  ; Library Name ;
+-----------------------------------------------------------------------------------------------------------------------------------------+-------------+---------------------------+---------------+-------------+------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------+--------------+
; |de0_nano                                                                                                                               ; 6877 (1)    ; 3727 (0)                  ; 69 (69)       ; 108992      ; 21   ; 9            ; 9       ; 0         ; 48   ; 0            ; 3150 (1)     ; 687 (0)           ; 3040 (0)         ; |de0_nano                                                                                                                                                                                                                                                                                                                                                                           ; de0_nano                                     ; work         ;
;    |PLL0:pll0|                                                                                                                          ; 2 (0)       ; 1 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (0)            ; |de0_nano|PLL0:pll0                                                                                                                                                                                                                                                                                                                                                                 ; PLL0                                         ; work         ;
;       |altpll:altpll_component|                                                                                                         ; 2 (0)       ; 1 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (0)            ; |de0_nano|PLL0:pll0|altpll:altpll_component                                                                                                                                                                                                                                                                                                                                         ; altpll                                       ; work         ;
;          |PLL0_altpll:auto_generated|                                                                                                   ; 2 (2)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |de0_nano|PLL0:pll0|altpll:altpll_component|PLL0_altpll:auto_generated                                                                                                                                                                                                                                                                                                              ; PLL0_altpll                                  ; work         ;
;    |oscillator:comb_3|                                                                                                                  ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |de0_nano|oscillator:comb_3                                                                                                                                                                                                                                                                                                                                                         ; oscillator                                   ; work         ;
;       |oscillator_altint_osc_i57:oscillator_altint_osc_i57_component|                                                                   ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |de0_nano|oscillator:comb_3|oscillator_altint_osc_i57:oscillator_altint_osc_i57_component                                                                                                                                                                                                                                                                                           ; oscillator_altint_osc_i57                    ; work         ;
;    |qsys_block:qsys|                                                                                                                    ; 6677 (0)    ; 3616 (0)                  ; 0 (0)         ; 108992      ; 21   ; 9            ; 9       ; 0         ; 0    ; 0            ; 3061 (0)     ; 665 (0)           ; 2951 (0)         ; |de0_nano|qsys_block:qsys                                                                                                                                                                                                                                                                                                                                                           ; qsys_block                                   ; qsys_block   ;
;       |altera_reset_controller:rst_controller|                                                                                          ; 16 (10)     ; 16 (10)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 9 (5)             ; 7 (5)            ; |de0_nano|qsys_block:qsys|altera_reset_controller:rst_controller                                                                                                                                                                                                                                                                                                                    ; altera_reset_controller                      ; qsys_block   ;
;          |altera_reset_synchronizer:alt_rst_req_sync_uq1|                                                                               ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 1 (1)            ; |de0_nano|qsys_block:qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1                                                                                                                                                                                                                                                                     ; altera_reset_synchronizer                    ; qsys_block   ;
;          |altera_reset_synchronizer:alt_rst_sync_uq1|                                                                                   ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 1 (1)            ; |de0_nano|qsys_block:qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                                                                                                                                         ; altera_reset_synchronizer                    ; qsys_block   ;
;       |convolution_burst:convolution|                                                                                                   ; 3351 (0)    ; 1738 (0)                  ; 0 (0)         ; 32192       ; 8    ; 9            ; 9       ; 0         ; 0    ; 0            ; 1613 (0)     ; 360 (0)           ; 1378 (0)         ; |de0_nano|qsys_block:qsys|convolution_burst:convolution                                                                                                                                                                                                                                                                                                                             ; convolution_burst                            ; qsys_block   ;
;          |burst_from_memory:kernel_weights|                                                                                             ; 39 (39)     ; 35 (35)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 4 (4)        ; 7 (7)             ; 28 (28)          ; |de0_nano|qsys_block:qsys|convolution_burst:convolution|burst_from_memory:kernel_weights                                                                                                                                                                                                                                                                                            ; burst_from_memory                            ; work         ;
;          |convolution_calc:convolution|                                                                                                 ; 2225 (378)  ; 1060 (448)                ; 0 (0)         ; 7616        ; 5    ; 9            ; 9       ; 0         ; 0    ; 0            ; 1164 (10)    ; 243 (228)         ; 818 (87)         ; |de0_nano|qsys_block:qsys|convolution_burst:convolution|convolution_calc:convolution                                                                                                                                                                                                                                                                                                ; convolution_calc                             ; work         ;
;             |altshift_taps:buffer[128][1][15]_rtl_0|                                                                                    ; 17 (0)      ; 7 (0)                     ; 0 (0)         ; 4032        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 10 (0)       ; 0 (0)             ; 7 (0)            ; |de0_nano|qsys_block:qsys|convolution_burst:convolution|convolution_calc:convolution|altshift_taps:buffer[128][1][15]_rtl_0                                                                                                                                                                                                                                                         ; altshift_taps                                ; work         ;
;                |shift_taps_vqm:auto_generated|                                                                                          ; 17 (0)      ; 7 (0)                     ; 0 (0)         ; 4032        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 10 (0)       ; 0 (0)             ; 7 (0)            ; |de0_nano|qsys_block:qsys|convolution_burst:convolution|convolution_calc:convolution|altshift_taps:buffer[128][1][15]_rtl_0|shift_taps_vqm:auto_generated                                                                                                                                                                                                                           ; shift_taps_vqm                               ; work         ;
;                   |altsyncram_kk81:altsyncram2|                                                                                         ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 4032        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |de0_nano|qsys_block:qsys|convolution_burst:convolution|convolution_calc:convolution|altshift_taps:buffer[128][1][15]_rtl_0|shift_taps_vqm:auto_generated|altsyncram_kk81:altsyncram2                                                                                                                                                                                               ; altsyncram_kk81                              ; work         ;
;                   |cntr_hsf:cntr1|                                                                                                      ; 17 (15)     ; 7 (7)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 10 (8)       ; 0 (0)             ; 7 (7)            ; |de0_nano|qsys_block:qsys|convolution_burst:convolution|convolution_calc:convolution|altshift_taps:buffer[128][1][15]_rtl_0|shift_taps_vqm:auto_generated|cntr_hsf:cntr1                                                                                                                                                                                                            ; cntr_hsf                                     ; work         ;
;                      |cmpr_tgc:cmpr4|                                                                                                   ; 2 (2)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 0 (0)            ; |de0_nano|qsys_block:qsys|convolution_burst:convolution|convolution_calc:convolution|altshift_taps:buffer[128][1][15]_rtl_0|shift_taps_vqm:auto_generated|cntr_hsf:cntr1|cmpr_tgc:cmpr4                                                                                                                                                                                             ; cmpr_tgc                                     ; work         ;
;             |altshift_taps:buffer[32][1][15]_rtl_0|                                                                                     ; 12 (0)      ; 5 (0)                     ; 0 (0)         ; 928         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 7 (0)        ; 0 (0)             ; 5 (0)            ; |de0_nano|qsys_block:qsys|convolution_burst:convolution|convolution_calc:convolution|altshift_taps:buffer[32][1][15]_rtl_0                                                                                                                                                                                                                                                          ; altshift_taps                                ; work         ;
;                |shift_taps_8pm:auto_generated|                                                                                          ; 12 (0)      ; 5 (0)                     ; 0 (0)         ; 928         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 7 (0)        ; 0 (0)             ; 5 (0)            ; |de0_nano|qsys_block:qsys|convolution_burst:convolution|convolution_calc:convolution|altshift_taps:buffer[32][1][15]_rtl_0|shift_taps_8pm:auto_generated                                                                                                                                                                                                                            ; shift_taps_8pm                               ; work         ;
;                   |altsyncram_kh81:altsyncram2|                                                                                         ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 928         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |de0_nano|qsys_block:qsys|convolution_burst:convolution|convolution_calc:convolution|altshift_taps:buffer[32][1][15]_rtl_0|shift_taps_8pm:auto_generated|altsyncram_kh81:altsyncram2                                                                                                                                                                                                ; altsyncram_kh81                              ; work         ;
;                   |cntr_1rf:cntr1|                                                                                                      ; 12 (11)     ; 5 (5)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 7 (6)        ; 0 (0)             ; 5 (5)            ; |de0_nano|qsys_block:qsys|convolution_burst:convolution|convolution_calc:convolution|altshift_taps:buffer[32][1][15]_rtl_0|shift_taps_8pm:auto_generated|cntr_1rf:cntr1                                                                                                                                                                                                             ; cntr_1rf                                     ; work         ;
;                      |cmpr_rgc:cmpr4|                                                                                                   ; 1 (1)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 0 (0)            ; |de0_nano|qsys_block:qsys|convolution_burst:convolution|convolution_calc:convolution|altshift_taps:buffer[32][1][15]_rtl_0|shift_taps_8pm:auto_generated|cntr_1rf:cntr1|cmpr_rgc:cmpr4                                                                                                                                                                                              ; cmpr_rgc                                     ; work         ;
;             |altshift_taps:buffer[3][1][15]_rtl_0|                                                                                      ; 10 (0)      ; 4 (0)                     ; 0 (0)         ; 704         ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 6 (0)        ; 0 (0)             ; 4 (0)            ; |de0_nano|qsys_block:qsys|convolution_burst:convolution|convolution_calc:convolution|altshift_taps:buffer[3][1][15]_rtl_0                                                                                                                                                                                                                                                           ; altshift_taps                                ; work         ;
;                |shift_taps_9pm:auto_generated|                                                                                          ; 10 (0)      ; 4 (0)                     ; 0 (0)         ; 704         ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 6 (0)        ; 0 (0)             ; 4 (0)            ; |de0_nano|qsys_block:qsys|convolution_burst:convolution|convolution_calc:convolution|altshift_taps:buffer[3][1][15]_rtl_0|shift_taps_9pm:auto_generated                                                                                                                                                                                                                             ; shift_taps_9pm                               ; work         ;
;                   |altsyncram_ah81:altsyncram2|                                                                                         ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 704         ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |de0_nano|qsys_block:qsys|convolution_burst:convolution|convolution_calc:convolution|altshift_taps:buffer[3][1][15]_rtl_0|shift_taps_9pm:auto_generated|altsyncram_ah81:altsyncram2                                                                                                                                                                                                 ; altsyncram_ah81                              ; work         ;
;                   |cntr_nqf:cntr1|                                                                                                      ; 10 (9)      ; 4 (4)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 6 (5)        ; 0 (0)             ; 4 (4)            ; |de0_nano|qsys_block:qsys|convolution_burst:convolution|convolution_calc:convolution|altshift_taps:buffer[3][1][15]_rtl_0|shift_taps_9pm:auto_generated|cntr_nqf:cntr1                                                                                                                                                                                                              ; cntr_nqf                                     ; work         ;
;                      |cmpr_qgc:cmpr4|                                                                                                   ; 1 (1)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 0 (0)            ; |de0_nano|qsys_block:qsys|convolution_burst:convolution|convolution_calc:convolution|altshift_taps:buffer[3][1][15]_rtl_0|shift_taps_9pm:auto_generated|cntr_nqf:cntr1|cmpr_qgc:cmpr4                                                                                                                                                                                               ; cmpr_qgc                                     ; work         ;
;             |altshift_taps:buffer[64][1][15]_rtl_0|                                                                                     ; 15 (0)      ; 6 (0)                     ; 0 (0)         ; 1952        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 9 (0)        ; 0 (0)             ; 6 (0)            ; |de0_nano|qsys_block:qsys|convolution_burst:convolution|convolution_calc:convolution|altshift_taps:buffer[64][1][15]_rtl_0                                                                                                                                                                                                                                                          ; altshift_taps                                ; work         ;
;                |shift_taps_dpm:auto_generated|                                                                                          ; 15 (0)      ; 6 (0)                     ; 0 (0)         ; 1952        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 9 (0)        ; 0 (0)             ; 6 (0)            ; |de0_nano|qsys_block:qsys|convolution_burst:convolution|convolution_calc:convolution|altshift_taps:buffer[64][1][15]_rtl_0|shift_taps_dpm:auto_generated                                                                                                                                                                                                                            ; shift_taps_dpm                               ; work         ;
;                   |altsyncram_eh81:altsyncram2|                                                                                         ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 1952        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |de0_nano|qsys_block:qsys|convolution_burst:convolution|convolution_calc:convolution|altshift_taps:buffer[64][1][15]_rtl_0|shift_taps_dpm:auto_generated|altsyncram_eh81:altsyncram2                                                                                                                                                                                                ; altsyncram_eh81                              ; work         ;
;                   |cntr_uqf:cntr1|                                                                                                      ; 15 (14)     ; 6 (6)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 9 (8)        ; 0 (0)             ; 6 (6)            ; |de0_nano|qsys_block:qsys|convolution_burst:convolution|convolution_calc:convolution|altshift_taps:buffer[64][1][15]_rtl_0|shift_taps_dpm:auto_generated|cntr_uqf:cntr1                                                                                                                                                                                                             ; cntr_uqf                                     ; work         ;
;                      |cmpr_sgc:cmpr4|                                                                                                   ; 1 (1)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 0 (0)            ; |de0_nano|qsys_block:qsys|convolution_burst:convolution|convolution_calc:convolution|altshift_taps:buffer[64][1][15]_rtl_0|shift_taps_dpm:auto_generated|cntr_uqf:cntr1|cmpr_sgc:cmpr4                                                                                                                                                                                              ; cmpr_sgc                                     ; work         ;
;             |fp_add_tree:adder_tree|                                                                                                    ; 1531 (0)    ; 445 (0)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1086 (0)     ; 15 (0)            ; 430 (0)          ; |de0_nano|qsys_block:qsys|convolution_burst:convolution|convolution_calc:convolution|fp_add_tree:adder_tree                                                                                                                                                                                                                                                                         ; fp_add_tree                                  ; work         ;
;                |fp_add:adderc|                                                                                                          ; 169 (155)   ; 44 (44)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 124 (110)    ; 1 (1)             ; 44 (42)          ; |de0_nano|qsys_block:qsys|convolution_burst:convolution|convolution_calc:convolution|fp_add_tree:adder_tree|fp_add:adderc                                                                                                                                                                                                                                                           ; fp_add                                       ; work         ;
;                   |zero_count:zc|                                                                                                       ; 16 (16)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 14 (14)      ; 0 (0)             ; 2 (2)            ; |de0_nano|qsys_block:qsys|convolution_burst:convolution|convolution_calc:convolution|fp_add_tree:adder_tree|fp_add:adderc|zero_count:zc                                                                                                                                                                                                                                             ; zero_count                                   ; work         ;
;                |fp_add_tree:addera|                                                                                                     ; 182 (0)     ; 107 (0)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 75 (0)       ; 2 (0)             ; 105 (0)          ; |de0_nano|qsys_block:qsys|convolution_burst:convolution|convolution_calc:convolution|fp_add_tree:adder_tree|fp_add_tree:addera                                                                                                                                                                                                                                                      ; fp_add_tree                                  ; work         ;
;                   |fp_add:adderc|                                                                                                       ; 67 (49)     ; 36 (36)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 31 (13)      ; 1 (1)             ; 35 (35)          ; |de0_nano|qsys_block:qsys|convolution_burst:convolution|convolution_calc:convolution|fp_add_tree:adder_tree|fp_add_tree:addera|fp_add:adderc                                                                                                                                                                                                                                        ; fp_add                                       ; work         ;
;                      |zero_count:zc|                                                                                                    ; 18 (18)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 18 (18)      ; 0 (0)             ; 0 (0)            ; |de0_nano|qsys_block:qsys|convolution_burst:convolution|convolution_calc:convolution|fp_add_tree:adder_tree|fp_add_tree:addera|fp_add:adderc|zero_count:zc                                                                                                                                                                                                                          ; zero_count                                   ; work         ;
;                   |fp_add_tree:addera|                                                                                                  ; 4 (0)       ; 4 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 4 (0)            ; |de0_nano|qsys_block:qsys|convolution_burst:convolution|convolution_calc:convolution|fp_add_tree:adder_tree|fp_add_tree:addera|fp_add_tree:addera                                                                                                                                                                                                                                   ; fp_add_tree                                  ; work         ;
;                      |fp_add:adderc|                                                                                                    ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |de0_nano|qsys_block:qsys|convolution_burst:convolution|convolution_calc:convolution|fp_add_tree:adder_tree|fp_add_tree:addera|fp_add_tree:addera|fp_add:adderc                                                                                                                                                                                                                     ; fp_add                                       ; work         ;
;                      |fp_add_tree:addera|                                                                                               ; 2 (0)       ; 2 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (0)            ; |de0_nano|qsys_block:qsys|convolution_burst:convolution|convolution_calc:convolution|fp_add_tree:adder_tree|fp_add_tree:addera|fp_add_tree:addera|fp_add_tree:addera                                                                                                                                                                                                                ; fp_add_tree                                  ; work         ;
;                         |fp_add:addera|                                                                                                 ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |de0_nano|qsys_block:qsys|convolution_burst:convolution|convolution_calc:convolution|fp_add_tree:adder_tree|fp_add_tree:addera|fp_add_tree:addera|fp_add_tree:addera|fp_add:addera                                                                                                                                                                                                  ; fp_add                                       ; work         ;
;                   |fp_add_tree:adderb|                                                                                                  ; 111 (0)     ; 67 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 44 (0)       ; 1 (0)             ; 66 (0)           ; |de0_nano|qsys_block:qsys|convolution_burst:convolution|convolution_calc:convolution|fp_add_tree:adder_tree|fp_add_tree:addera|fp_add_tree:adderb                                                                                                                                                                                                                                   ; fp_add_tree                                  ; work         ;
;                      |fp_add:adderc|                                                                                                    ; 63 (48)     ; 34 (34)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 29 (14)      ; 0 (0)             ; 34 (33)          ; |de0_nano|qsys_block:qsys|convolution_burst:convolution|convolution_calc:convolution|fp_add_tree:adder_tree|fp_add_tree:addera|fp_add_tree:adderb|fp_add:adderc                                                                                                                                                                                                                     ; fp_add                                       ; work         ;
;                         |zero_count:zc|                                                                                                 ; 16 (16)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 15 (15)      ; 0 (0)             ; 1 (1)            ; |de0_nano|qsys_block:qsys|convolution_burst:convolution|convolution_calc:convolution|fp_add_tree:adder_tree|fp_add_tree:addera|fp_add_tree:adderb|fp_add:adderc|zero_count:zc                                                                                                                                                                                                       ; zero_count                                   ; work         ;
;                      |fp_add_tree:adderb|                                                                                               ; 48 (0)      ; 33 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 15 (0)       ; 1 (0)             ; 32 (0)           ; |de0_nano|qsys_block:qsys|convolution_burst:convolution|convolution_calc:convolution|fp_add_tree:adder_tree|fp_add_tree:addera|fp_add_tree:adderb|fp_add_tree:adderb                                                                                                                                                                                                                ; fp_add_tree                                  ; work         ;
;                         |fp_add:addera|                                                                                                 ; 48 (41)     ; 33 (33)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 15 (8)       ; 1 (1)             ; 32 (27)          ; |de0_nano|qsys_block:qsys|convolution_burst:convolution|convolution_calc:convolution|fp_add_tree:adder_tree|fp_add_tree:addera|fp_add_tree:adderb|fp_add_tree:adderb|fp_add:addera                                                                                                                                                                                                  ; fp_add                                       ; work         ;
;                            |zero_count:zc|                                                                                              ; 12 (12)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 7 (7)        ; 0 (0)             ; 5 (5)            ; |de0_nano|qsys_block:qsys|convolution_burst:convolution|convolution_calc:convolution|fp_add_tree:adder_tree|fp_add_tree:addera|fp_add_tree:adderb|fp_add_tree:adderb|fp_add:addera|zero_count:zc                                                                                                                                                                                    ; zero_count                                   ; work         ;
;                |fp_add_tree:adderb|                                                                                                     ; 1181 (0)    ; 294 (0)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 887 (0)      ; 12 (0)            ; 282 (0)          ; |de0_nano|qsys_block:qsys|convolution_burst:convolution|convolution_calc:convolution|fp_add_tree:adder_tree|fp_add_tree:adderb                                                                                                                                                                                                                                                      ; fp_add_tree                                  ; work         ;
;                   |fp_add:adderc|                                                                                                       ; 172 (154)   ; 42 (42)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 130 (112)    ; 1 (1)             ; 41 (41)          ; |de0_nano|qsys_block:qsys|convolution_burst:convolution|convolution_calc:convolution|fp_add_tree:adder_tree|fp_add_tree:adderb|fp_add:adderc                                                                                                                                                                                                                                        ; fp_add                                       ; work         ;
;                      |zero_count:zc|                                                                                                    ; 18 (18)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 18 (18)      ; 0 (0)             ; 0 (0)            ; |de0_nano|qsys_block:qsys|convolution_burst:convolution|convolution_calc:convolution|fp_add_tree:adder_tree|fp_add_tree:adderb|fp_add:adderc|zero_count:zc                                                                                                                                                                                                                          ; zero_count                                   ; work         ;
;                   |fp_add_tree:addera|                                                                                                  ; 506 (0)     ; 126 (0)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 380 (0)      ; 4 (0)             ; 122 (0)          ; |de0_nano|qsys_block:qsys|convolution_burst:convolution|convolution_calc:convolution|fp_add_tree:adder_tree|fp_add_tree:adderb|fp_add_tree:addera                                                                                                                                                                                                                                   ; fp_add_tree                                  ; work         ;
;                      |fp_add:adderc|                                                                                                    ; 170 (156)   ; 42 (42)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 128 (114)    ; 1 (1)             ; 41 (38)          ; |de0_nano|qsys_block:qsys|convolution_burst:convolution|convolution_calc:convolution|fp_add_tree:adder_tree|fp_add_tree:adderb|fp_add_tree:addera|fp_add:adderc                                                                                                                                                                                                                     ; fp_add                                       ; work         ;
;                         |zero_count:zc|                                                                                                 ; 17 (17)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 14 (14)      ; 0 (0)             ; 3 (3)            ; |de0_nano|qsys_block:qsys|convolution_burst:convolution|convolution_calc:convolution|fp_add_tree:adder_tree|fp_add_tree:adderb|fp_add_tree:addera|fp_add:adderc|zero_count:zc                                                                                                                                                                                                       ; zero_count                                   ; work         ;
;                      |fp_add_tree:addera|                                                                                               ; 171 (0)     ; 42 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 129 (0)      ; 1 (0)             ; 41 (0)           ; |de0_nano|qsys_block:qsys|convolution_burst:convolution|convolution_calc:convolution|fp_add_tree:adder_tree|fp_add_tree:adderb|fp_add_tree:addera|fp_add_tree:addera                                                                                                                                                                                                                ; fp_add_tree                                  ; work         ;
;                         |fp_add:addera|                                                                                                 ; 171 (156)   ; 42 (42)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 129 (114)    ; 1 (1)             ; 41 (39)          ; |de0_nano|qsys_block:qsys|convolution_burst:convolution|convolution_calc:convolution|fp_add_tree:adder_tree|fp_add_tree:adderb|fp_add_tree:addera|fp_add_tree:addera|fp_add:addera                                                                                                                                                                                                  ; fp_add                                       ; work         ;
;                            |zero_count:zc|                                                                                              ; 17 (17)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 15 (15)      ; 0 (0)             ; 2 (2)            ; |de0_nano|qsys_block:qsys|convolution_burst:convolution|convolution_calc:convolution|fp_add_tree:adder_tree|fp_add_tree:adderb|fp_add_tree:addera|fp_add_tree:addera|fp_add:addera|zero_count:zc                                                                                                                                                                                    ; zero_count                                   ; work         ;
;                      |fp_add_tree:adderb|                                                                                               ; 165 (0)     ; 42 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 123 (0)      ; 2 (0)             ; 40 (0)           ; |de0_nano|qsys_block:qsys|convolution_burst:convolution|convolution_calc:convolution|fp_add_tree:adder_tree|fp_add_tree:adderb|fp_add_tree:addera|fp_add_tree:adderb                                                                                                                                                                                                                ; fp_add_tree                                  ; work         ;
;                         |fp_add:addera|                                                                                                 ; 165 (148)   ; 42 (42)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 123 (106)    ; 2 (2)             ; 40 (39)          ; |de0_nano|qsys_block:qsys|convolution_burst:convolution|convolution_calc:convolution|fp_add_tree:adder_tree|fp_add_tree:adderb|fp_add_tree:addera|fp_add_tree:adderb|fp_add:addera                                                                                                                                                                                                  ; fp_add                                       ; work         ;
;                            |zero_count:zc|                                                                                              ; 18 (18)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 17 (17)      ; 0 (0)             ; 1 (1)            ; |de0_nano|qsys_block:qsys|convolution_burst:convolution|convolution_calc:convolution|fp_add_tree:adder_tree|fp_add_tree:adderb|fp_add_tree:addera|fp_add_tree:adderb|fp_add:addera|zero_count:zc                                                                                                                                                                                    ; zero_count                                   ; work         ;
;                   |fp_add_tree:adderb|                                                                                                  ; 503 (0)     ; 126 (0)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 377 (0)      ; 7 (0)             ; 119 (0)          ; |de0_nano|qsys_block:qsys|convolution_burst:convolution|convolution_calc:convolution|fp_add_tree:adder_tree|fp_add_tree:adderb|fp_add_tree:adderb                                                                                                                                                                                                                                   ; fp_add_tree                                  ; work         ;
;                      |fp_add:adderc|                                                                                                    ; 167 (153)   ; 42 (42)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 124 (110)    ; 1 (1)             ; 42 (39)          ; |de0_nano|qsys_block:qsys|convolution_burst:convolution|convolution_calc:convolution|fp_add_tree:adder_tree|fp_add_tree:adderb|fp_add_tree:adderb|fp_add:adderc                                                                                                                                                                                                                     ; fp_add                                       ; work         ;
;                         |zero_count:zc|                                                                                                 ; 17 (17)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 14 (14)      ; 0 (0)             ; 3 (3)            ; |de0_nano|qsys_block:qsys|convolution_burst:convolution|convolution_calc:convolution|fp_add_tree:adder_tree|fp_add_tree:adderb|fp_add_tree:adderb|fp_add:adderc|zero_count:zc                                                                                                                                                                                                       ; zero_count                                   ; work         ;
;                      |fp_add_tree:addera|                                                                                               ; 176 (0)     ; 42 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 134 (0)      ; 6 (0)             ; 36 (0)           ; |de0_nano|qsys_block:qsys|convolution_burst:convolution|convolution_calc:convolution|fp_add_tree:adder_tree|fp_add_tree:adderb|fp_add_tree:adderb|fp_add_tree:addera                                                                                                                                                                                                                ; fp_add_tree                                  ; work         ;
;                         |fp_add:addera|                                                                                                 ; 176 (158)   ; 42 (42)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 134 (116)    ; 6 (6)             ; 36 (36)          ; |de0_nano|qsys_block:qsys|convolution_burst:convolution|convolution_calc:convolution|fp_add_tree:adder_tree|fp_add_tree:adderb|fp_add_tree:adderb|fp_add_tree:addera|fp_add:addera                                                                                                                                                                                                  ; fp_add                                       ; work         ;
;                            |zero_count:zc|                                                                                              ; 18 (18)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 18 (18)      ; 0 (0)             ; 0 (0)            ; |de0_nano|qsys_block:qsys|convolution_burst:convolution|convolution_calc:convolution|fp_add_tree:adder_tree|fp_add_tree:adderb|fp_add_tree:adderb|fp_add_tree:addera|fp_add:addera|zero_count:zc                                                                                                                                                                                    ; zero_count                                   ; work         ;
;                      |fp_add_tree:adderb|                                                                                               ; 161 (0)     ; 42 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 119 (0)      ; 0 (0)             ; 42 (0)           ; |de0_nano|qsys_block:qsys|convolution_burst:convolution|convolution_calc:convolution|fp_add_tree:adder_tree|fp_add_tree:adderb|fp_add_tree:adderb|fp_add_tree:adderb                                                                                                                                                                                                                ; fp_add_tree                                  ; work         ;
;                         |fp_add:addera|                                                                                                 ; 161 (147)   ; 42 (42)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 119 (105)    ; 0 (0)             ; 42 (40)          ; |de0_nano|qsys_block:qsys|convolution_burst:convolution|convolution_calc:convolution|fp_add_tree:adder_tree|fp_add_tree:adderb|fp_add_tree:adderb|fp_add_tree:adderb|fp_add:addera                                                                                                                                                                                                  ; fp_add                                       ; work         ;
;                            |zero_count:zc|                                                                                              ; 16 (16)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 14 (14)      ; 0 (0)             ; 2 (2)            ; |de0_nano|qsys_block:qsys|convolution_burst:convolution|convolution_calc:convolution|fp_add_tree:adder_tree|fp_add_tree:adderb|fp_add_tree:adderb|fp_add_tree:adderb|fp_add:addera|zero_count:zc                                                                                                                                                                                    ; zero_count                                   ; work         ;
;             |fp_mlt:my[0].mx[0].mlt|                                                                                                    ; 36 (36)     ; 17 (17)                   ; 0 (0)         ; 0           ; 0    ; 1            ; 1       ; 0         ; 0    ; 0            ; 3 (3)        ; 0 (0)             ; 33 (33)          ; |de0_nano|qsys_block:qsys|convolution_burst:convolution|convolution_calc:convolution|fp_mlt:my[0].mx[0].mlt                                                                                                                                                                                                                                                                         ; fp_mlt                                       ; work         ;
;                |lpm_mult:multiply|                                                                                                      ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 1            ; 1       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |de0_nano|qsys_block:qsys|convolution_burst:convolution|convolution_calc:convolution|fp_mlt:my[0].mx[0].mlt|lpm_mult:multiply                                                                                                                                                                                                                                                       ; lpm_mult                                     ; work         ;
;                   |mult_aco:auto_generated|                                                                                             ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 1            ; 1       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |de0_nano|qsys_block:qsys|convolution_burst:convolution|convolution_calc:convolution|fp_mlt:my[0].mx[0].mlt|lpm_mult:multiply|mult_aco:auto_generated                                                                                                                                                                                                                               ; mult_aco                                     ; work         ;
;             |fp_mlt:my[0].mx[1].mlt|                                                                                                    ; 35 (35)     ; 16 (16)                   ; 0 (0)         ; 0           ; 0    ; 1            ; 1       ; 0         ; 0    ; 0            ; 4 (4)        ; 0 (0)             ; 31 (31)          ; |de0_nano|qsys_block:qsys|convolution_burst:convolution|convolution_calc:convolution|fp_mlt:my[0].mx[1].mlt                                                                                                                                                                                                                                                                         ; fp_mlt                                       ; work         ;
;                |lpm_mult:multiply|                                                                                                      ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 1            ; 1       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |de0_nano|qsys_block:qsys|convolution_burst:convolution|convolution_calc:convolution|fp_mlt:my[0].mx[1].mlt|lpm_mult:multiply                                                                                                                                                                                                                                                       ; lpm_mult                                     ; work         ;
;                   |mult_aco:auto_generated|                                                                                             ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 1            ; 1       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |de0_nano|qsys_block:qsys|convolution_burst:convolution|convolution_calc:convolution|fp_mlt:my[0].mx[1].mlt|lpm_mult:multiply|mult_aco:auto_generated                                                                                                                                                                                                                               ; mult_aco                                     ; work         ;
;             |fp_mlt:my[0].mx[2].mlt|                                                                                                    ; 35 (35)     ; 16 (16)                   ; 0 (0)         ; 0           ; 0    ; 1            ; 1       ; 0         ; 0    ; 0            ; 4 (4)        ; 0 (0)             ; 31 (31)          ; |de0_nano|qsys_block:qsys|convolution_burst:convolution|convolution_calc:convolution|fp_mlt:my[0].mx[2].mlt                                                                                                                                                                                                                                                                         ; fp_mlt                                       ; work         ;
;                |lpm_mult:multiply|                                                                                                      ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 1            ; 1       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |de0_nano|qsys_block:qsys|convolution_burst:convolution|convolution_calc:convolution|fp_mlt:my[0].mx[2].mlt|lpm_mult:multiply                                                                                                                                                                                                                                                       ; lpm_mult                                     ; work         ;
;                   |mult_aco:auto_generated|                                                                                             ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 1            ; 1       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |de0_nano|qsys_block:qsys|convolution_burst:convolution|convolution_calc:convolution|fp_mlt:my[0].mx[2].mlt|lpm_mult:multiply|mult_aco:auto_generated                                                                                                                                                                                                                               ; mult_aco                                     ; work         ;
;             |fp_mlt:my[1].mx[0].mlt|                                                                                                    ; 35 (35)     ; 16 (16)                   ; 0 (0)         ; 0           ; 0    ; 1            ; 1       ; 0         ; 0    ; 0            ; 5 (5)        ; 0 (0)             ; 30 (30)          ; |de0_nano|qsys_block:qsys|convolution_burst:convolution|convolution_calc:convolution|fp_mlt:my[1].mx[0].mlt                                                                                                                                                                                                                                                                         ; fp_mlt                                       ; work         ;
;                |lpm_mult:multiply|                                                                                                      ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 1            ; 1       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |de0_nano|qsys_block:qsys|convolution_burst:convolution|convolution_calc:convolution|fp_mlt:my[1].mx[0].mlt|lpm_mult:multiply                                                                                                                                                                                                                                                       ; lpm_mult                                     ; work         ;
;                   |mult_aco:auto_generated|                                                                                             ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 1            ; 1       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |de0_nano|qsys_block:qsys|convolution_burst:convolution|convolution_calc:convolution|fp_mlt:my[1].mx[0].mlt|lpm_mult:multiply|mult_aco:auto_generated                                                                                                                                                                                                                               ; mult_aco                                     ; work         ;
;             |fp_mlt:my[1].mx[1].mlt|                                                                                                    ; 35 (35)     ; 16 (16)                   ; 0 (0)         ; 0           ; 0    ; 1            ; 1       ; 0         ; 0    ; 0            ; 5 (5)        ; 0 (0)             ; 30 (30)          ; |de0_nano|qsys_block:qsys|convolution_burst:convolution|convolution_calc:convolution|fp_mlt:my[1].mx[1].mlt                                                                                                                                                                                                                                                                         ; fp_mlt                                       ; work         ;
;                |lpm_mult:multiply|                                                                                                      ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 1            ; 1       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |de0_nano|qsys_block:qsys|convolution_burst:convolution|convolution_calc:convolution|fp_mlt:my[1].mx[1].mlt|lpm_mult:multiply                                                                                                                                                                                                                                                       ; lpm_mult                                     ; work         ;
;                   |mult_aco:auto_generated|                                                                                             ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 1            ; 1       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |de0_nano|qsys_block:qsys|convolution_burst:convolution|convolution_calc:convolution|fp_mlt:my[1].mx[1].mlt|lpm_mult:multiply|mult_aco:auto_generated                                                                                                                                                                                                                               ; mult_aco                                     ; work         ;
;             |fp_mlt:my[1].mx[2].mlt|                                                                                                    ; 35 (35)     ; 16 (16)                   ; 0 (0)         ; 0           ; 0    ; 1            ; 1       ; 0         ; 0    ; 0            ; 4 (4)        ; 0 (0)             ; 31 (31)          ; |de0_nano|qsys_block:qsys|convolution_burst:convolution|convolution_calc:convolution|fp_mlt:my[1].mx[2].mlt                                                                                                                                                                                                                                                                         ; fp_mlt                                       ; work         ;
;                |lpm_mult:multiply|                                                                                                      ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 1            ; 1       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |de0_nano|qsys_block:qsys|convolution_burst:convolution|convolution_calc:convolution|fp_mlt:my[1].mx[2].mlt|lpm_mult:multiply                                                                                                                                                                                                                                                       ; lpm_mult                                     ; work         ;
;                   |mult_aco:auto_generated|                                                                                             ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 1            ; 1       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |de0_nano|qsys_block:qsys|convolution_burst:convolution|convolution_calc:convolution|fp_mlt:my[1].mx[2].mlt|lpm_mult:multiply|mult_aco:auto_generated                                                                                                                                                                                                                               ; mult_aco                                     ; work         ;
;             |fp_mlt:my[2].mx[0].mlt|                                                                                                    ; 35 (35)     ; 16 (16)                   ; 0 (0)         ; 0           ; 0    ; 1            ; 1       ; 0         ; 0    ; 0            ; 5 (5)        ; 0 (0)             ; 30 (30)          ; |de0_nano|qsys_block:qsys|convolution_burst:convolution|convolution_calc:convolution|fp_mlt:my[2].mx[0].mlt                                                                                                                                                                                                                                                                         ; fp_mlt                                       ; work         ;
;                |lpm_mult:multiply|                                                                                                      ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 1            ; 1       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |de0_nano|qsys_block:qsys|convolution_burst:convolution|convolution_calc:convolution|fp_mlt:my[2].mx[0].mlt|lpm_mult:multiply                                                                                                                                                                                                                                                       ; lpm_mult                                     ; work         ;
;                   |mult_aco:auto_generated|                                                                                             ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 1            ; 1       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |de0_nano|qsys_block:qsys|convolution_burst:convolution|convolution_calc:convolution|fp_mlt:my[2].mx[0].mlt|lpm_mult:multiply|mult_aco:auto_generated                                                                                                                                                                                                                               ; mult_aco                                     ; work         ;
;             |fp_mlt:my[2].mx[1].mlt|                                                                                                    ; 35 (35)     ; 16 (16)                   ; 0 (0)         ; 0           ; 0    ; 1            ; 1       ; 0         ; 0    ; 0            ; 3 (3)        ; 0 (0)             ; 32 (32)          ; |de0_nano|qsys_block:qsys|convolution_burst:convolution|convolution_calc:convolution|fp_mlt:my[2].mx[1].mlt                                                                                                                                                                                                                                                                         ; fp_mlt                                       ; work         ;
;                |lpm_mult:multiply|                                                                                                      ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 1            ; 1       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |de0_nano|qsys_block:qsys|convolution_burst:convolution|convolution_calc:convolution|fp_mlt:my[2].mx[1].mlt|lpm_mult:multiply                                                                                                                                                                                                                                                       ; lpm_mult                                     ; work         ;
;                   |mult_aco:auto_generated|                                                                                             ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 1            ; 1       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |de0_nano|qsys_block:qsys|convolution_burst:convolution|convolution_calc:convolution|fp_mlt:my[2].mx[1].mlt|lpm_mult:multiply|mult_aco:auto_generated                                                                                                                                                                                                                               ; mult_aco                                     ; work         ;
;             |fp_mlt:my[2].mx[2].mlt|                                                                                                    ; 35 (35)     ; 16 (16)                   ; 0 (0)         ; 0           ; 0    ; 1            ; 1       ; 0         ; 0    ; 0            ; 3 (3)        ; 0 (0)             ; 32 (32)          ; |de0_nano|qsys_block:qsys|convolution_burst:convolution|convolution_calc:convolution|fp_mlt:my[2].mx[2].mlt                                                                                                                                                                                                                                                                         ; fp_mlt                                       ; work         ;
;                |lpm_mult:multiply|                                                                                                      ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 1            ; 1       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |de0_nano|qsys_block:qsys|convolution_burst:convolution|convolution_calc:convolution|fp_mlt:my[2].mx[2].mlt|lpm_mult:multiply                                                                                                                                                                                                                                                       ; lpm_mult                                     ; work         ;
;                   |mult_aco:auto_generated|                                                                                             ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 1            ; 1       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |de0_nano|qsys_block:qsys|convolution_burst:convolution|convolution_calc:convolution|fp_mlt:my[2].mx[2].mlt|lpm_mult:multiply|mult_aco:auto_generated                                                                                                                                                                                                                               ; mult_aco                                     ; work         ;
;          |convolution_csr:csr|                                                                                                          ; 227 (227)   ; 197 (197)                 ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 29 (29)      ; 89 (89)           ; 109 (109)        ; |de0_nano|qsys_block:qsys|convolution_burst:convolution|convolution_csr:csr                                                                                                                                                                                                                                                                                                         ; convolution_csr                              ; qsys_block   ;
;          |fp_add:adder|                                                                                                                 ; 170 (152)   ; 61 (61)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 109 (91)     ; 1 (1)             ; 60 (57)          ; |de0_nano|qsys_block:qsys|convolution_burst:convolution|fp_add:adder                                                                                                                                                                                                                                                                                                                ; fp_add                                       ; work         ;
;             |zero_count:zc|                                                                                                             ; 21 (21)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 18 (18)      ; 0 (0)             ; 3 (3)            ; |de0_nano|qsys_block:qsys|convolution_burst:convolution|fp_add:adder|zero_count:zc                                                                                                                                                                                                                                                                                                  ; zero_count                                   ; work         ;
;          |pad_video:pad_video|                                                                                                          ; 185 (185)   ; 73 (73)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 112 (112)    ; 5 (5)             ; 68 (68)          ; |de0_nano|qsys_block:qsys|convolution_burst:convolution|pad_video:pad_video                                                                                                                                                                                                                                                                                                         ; pad_video                                    ; qsys_block   ;
;          |stream_from_memory:from_memory1|                                                                                              ; 179 (130)   ; 104 (68)                  ; 0 (0)         ; 8192        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 75 (62)      ; 6 (6)             ; 98 (62)          ; |de0_nano|qsys_block:qsys|convolution_burst:convolution|stream_from_memory:from_memory1                                                                                                                                                                                                                                                                                             ; stream_from_memory                           ; work         ;
;             |scfifo:src_rd_fifo|                                                                                                        ; 49 (0)      ; 36 (0)                    ; 0 (0)         ; 8192        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 13 (0)       ; 0 (0)             ; 36 (0)           ; |de0_nano|qsys_block:qsys|convolution_burst:convolution|stream_from_memory:from_memory1|scfifo:src_rd_fifo                                                                                                                                                                                                                                                                          ; scfifo                                       ; work         ;
;                |scfifo_rnv:auto_generated|                                                                                              ; 49 (0)      ; 36 (0)                    ; 0 (0)         ; 8192        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 13 (0)       ; 0 (0)             ; 36 (0)           ; |de0_nano|qsys_block:qsys|convolution_burst:convolution|stream_from_memory:from_memory1|scfifo:src_rd_fifo|scfifo_rnv:auto_generated                                                                                                                                                                                                                                                ; scfifo_rnv                                   ; work         ;
;                   |a_dpfifo_efv:dpfifo|                                                                                                 ; 49 (20)     ; 36 (10)                   ; 0 (0)         ; 8192        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 13 (10)      ; 0 (0)             ; 36 (10)          ; |de0_nano|qsys_block:qsys|convolution_burst:convolution|stream_from_memory:from_memory1|scfifo:src_rd_fifo|scfifo_rnv:auto_generated|a_dpfifo_efv:dpfifo                                                                                                                                                                                                                            ; a_dpfifo_efv                                 ; work         ;
;                      |altsyncram_9tb1:FIFOram|                                                                                          ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 8192        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |de0_nano|qsys_block:qsys|convolution_burst:convolution|stream_from_memory:from_memory1|scfifo:src_rd_fifo|scfifo_rnv:auto_generated|a_dpfifo_efv:dpfifo|altsyncram_9tb1:FIFOram                                                                                                                                                                                                    ; altsyncram_9tb1                              ; work         ;
;                      |cntr_1ab:rd_ptr_msb|                                                                                              ; 9 (9)       ; 8 (8)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 8 (8)            ; |de0_nano|qsys_block:qsys|convolution_burst:convolution|stream_from_memory:from_memory1|scfifo:src_rd_fifo|scfifo_rnv:auto_generated|a_dpfifo_efv:dpfifo|cntr_1ab:rd_ptr_msb                                                                                                                                                                                                        ; cntr_1ab                                     ; work         ;
;                      |cntr_2ab:wr_ptr|                                                                                                  ; 10 (10)     ; 9 (9)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 9 (9)            ; |de0_nano|qsys_block:qsys|convolution_burst:convolution|stream_from_memory:from_memory1|scfifo:src_rd_fifo|scfifo_rnv:auto_generated|a_dpfifo_efv:dpfifo|cntr_2ab:wr_ptr                                                                                                                                                                                                            ; cntr_2ab                                     ; work         ;
;                      |cntr_ea7:usedw_counter|                                                                                           ; 10 (10)     ; 9 (9)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 9 (9)            ; |de0_nano|qsys_block:qsys|convolution_burst:convolution|stream_from_memory:from_memory1|scfifo:src_rd_fifo|scfifo_rnv:auto_generated|a_dpfifo_efv:dpfifo|cntr_ea7:usedw_counter                                                                                                                                                                                                     ; cntr_ea7                                     ; work         ;
;          |stream_from_memory:from_memory2|                                                                                              ; 173 (124)   ; 104 (68)                  ; 0 (0)         ; 8192        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 69 (56)      ; 1 (1)             ; 103 (67)         ; |de0_nano|qsys_block:qsys|convolution_burst:convolution|stream_from_memory:from_memory2                                                                                                                                                                                                                                                                                             ; stream_from_memory                           ; work         ;
;             |scfifo:src_rd_fifo|                                                                                                        ; 49 (0)      ; 36 (0)                    ; 0 (0)         ; 8192        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 13 (0)       ; 0 (0)             ; 36 (0)           ; |de0_nano|qsys_block:qsys|convolution_burst:convolution|stream_from_memory:from_memory2|scfifo:src_rd_fifo                                                                                                                                                                                                                                                                          ; scfifo                                       ; work         ;
;                |scfifo_rnv:auto_generated|                                                                                              ; 49 (0)      ; 36 (0)                    ; 0 (0)         ; 8192        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 13 (0)       ; 0 (0)             ; 36 (0)           ; |de0_nano|qsys_block:qsys|convolution_burst:convolution|stream_from_memory:from_memory2|scfifo:src_rd_fifo|scfifo_rnv:auto_generated                                                                                                                                                                                                                                                ; scfifo_rnv                                   ; work         ;
;                   |a_dpfifo_efv:dpfifo|                                                                                                 ; 49 (20)     ; 36 (10)                   ; 0 (0)         ; 8192        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 13 (10)      ; 0 (0)             ; 36 (10)          ; |de0_nano|qsys_block:qsys|convolution_burst:convolution|stream_from_memory:from_memory2|scfifo:src_rd_fifo|scfifo_rnv:auto_generated|a_dpfifo_efv:dpfifo                                                                                                                                                                                                                            ; a_dpfifo_efv                                 ; work         ;
;                      |altsyncram_9tb1:FIFOram|                                                                                          ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 8192        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |de0_nano|qsys_block:qsys|convolution_burst:convolution|stream_from_memory:from_memory2|scfifo:src_rd_fifo|scfifo_rnv:auto_generated|a_dpfifo_efv:dpfifo|altsyncram_9tb1:FIFOram                                                                                                                                                                                                    ; altsyncram_9tb1                              ; work         ;
;                      |cntr_1ab:rd_ptr_msb|                                                                                              ; 9 (9)       ; 8 (8)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 8 (8)            ; |de0_nano|qsys_block:qsys|convolution_burst:convolution|stream_from_memory:from_memory2|scfifo:src_rd_fifo|scfifo_rnv:auto_generated|a_dpfifo_efv:dpfifo|cntr_1ab:rd_ptr_msb                                                                                                                                                                                                        ; cntr_1ab                                     ; work         ;
;                      |cntr_2ab:wr_ptr|                                                                                                  ; 10 (10)     ; 9 (9)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 9 (9)            ; |de0_nano|qsys_block:qsys|convolution_burst:convolution|stream_from_memory:from_memory2|scfifo:src_rd_fifo|scfifo_rnv:auto_generated|a_dpfifo_efv:dpfifo|cntr_2ab:wr_ptr                                                                                                                                                                                                            ; cntr_2ab                                     ; work         ;
;                      |cntr_ea7:usedw_counter|                                                                                           ; 10 (10)     ; 9 (9)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 9 (9)            ; |de0_nano|qsys_block:qsys|convolution_burst:convolution|stream_from_memory:from_memory2|scfifo:src_rd_fifo|scfifo_rnv:auto_generated|a_dpfifo_efv:dpfifo|cntr_ea7:usedw_counter                                                                                                                                                                                                     ; cntr_ea7                                     ; work         ;
;          |stream_to_memory:to_memory|                                                                                                   ; 156 (107)   ; 104 (68)                  ; 0 (0)         ; 8192        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 51 (38)      ; 8 (8)             ; 97 (61)          ; |de0_nano|qsys_block:qsys|convolution_burst:convolution|stream_to_memory:to_memory                                                                                                                                                                                                                                                                                                  ; stream_to_memory                             ; work         ;
;             |scfifo:src_rd_fifo|                                                                                                        ; 49 (0)      ; 36 (0)                    ; 0 (0)         ; 8192        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 13 (0)       ; 0 (0)             ; 36 (0)           ; |de0_nano|qsys_block:qsys|convolution_burst:convolution|stream_to_memory:to_memory|scfifo:src_rd_fifo                                                                                                                                                                                                                                                                               ; scfifo                                       ; work         ;
;                |scfifo_rnv:auto_generated|                                                                                              ; 49 (0)      ; 36 (0)                    ; 0 (0)         ; 8192        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 13 (0)       ; 0 (0)             ; 36 (0)           ; |de0_nano|qsys_block:qsys|convolution_burst:convolution|stream_to_memory:to_memory|scfifo:src_rd_fifo|scfifo_rnv:auto_generated                                                                                                                                                                                                                                                     ; scfifo_rnv                                   ; work         ;
;                   |a_dpfifo_efv:dpfifo|                                                                                                 ; 49 (20)     ; 36 (10)                   ; 0 (0)         ; 8192        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 13 (10)      ; 0 (0)             ; 36 (10)          ; |de0_nano|qsys_block:qsys|convolution_burst:convolution|stream_to_memory:to_memory|scfifo:src_rd_fifo|scfifo_rnv:auto_generated|a_dpfifo_efv:dpfifo                                                                                                                                                                                                                                 ; a_dpfifo_efv                                 ; work         ;
;                      |altsyncram_9tb1:FIFOram|                                                                                          ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 8192        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |de0_nano|qsys_block:qsys|convolution_burst:convolution|stream_to_memory:to_memory|scfifo:src_rd_fifo|scfifo_rnv:auto_generated|a_dpfifo_efv:dpfifo|altsyncram_9tb1:FIFOram                                                                                                                                                                                                         ; altsyncram_9tb1                              ; work         ;
;                      |cntr_1ab:rd_ptr_msb|                                                                                              ; 9 (9)       ; 8 (8)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 8 (8)            ; |de0_nano|qsys_block:qsys|convolution_burst:convolution|stream_to_memory:to_memory|scfifo:src_rd_fifo|scfifo_rnv:auto_generated|a_dpfifo_efv:dpfifo|cntr_1ab:rd_ptr_msb                                                                                                                                                                                                             ; cntr_1ab                                     ; work         ;
;                      |cntr_2ab:wr_ptr|                                                                                                  ; 10 (10)     ; 9 (9)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 9 (9)            ; |de0_nano|qsys_block:qsys|convolution_burst:convolution|stream_to_memory:to_memory|scfifo:src_rd_fifo|scfifo_rnv:auto_generated|a_dpfifo_efv:dpfifo|cntr_2ab:wr_ptr                                                                                                                                                                                                                 ; cntr_2ab                                     ; work         ;
;                      |cntr_ea7:usedw_counter|                                                                                           ; 10 (10)     ; 9 (9)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 9 (9)            ; |de0_nano|qsys_block:qsys|convolution_burst:convolution|stream_to_memory:to_memory|scfifo:src_rd_fifo|scfifo_rnv:auto_generated|a_dpfifo_efv:dpfifo|cntr_ea7:usedw_counter                                                                                                                                                                                                          ; cntr_ea7                                     ; work         ;
;       |qsys_block_jtag_uart:jtag_uart|                                                                                                  ; 159 (40)    ; 105 (13)                  ; 0 (0)         ; 1024        ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 43 (16)      ; 20 (4)            ; 96 (19)          ; |de0_nano|qsys_block:qsys|qsys_block_jtag_uart:jtag_uart                                                                                                                                                                                                                                                                                                                            ; qsys_block_jtag_uart                         ; qsys_block   ;
;          |alt_jtag_atlantic:qsys_block_jtag_uart_alt_jtag_atlantic|                                                                     ; 69 (69)     ; 52 (52)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 16 (16)      ; 16 (16)           ; 37 (37)          ; |de0_nano|qsys_block:qsys|qsys_block_jtag_uart:jtag_uart|alt_jtag_atlantic:qsys_block_jtag_uart_alt_jtag_atlantic                                                                                                                                                                                                                                                                   ; alt_jtag_atlantic                            ; work         ;
;          |qsys_block_jtag_uart_scfifo_r:the_qsys_block_jtag_uart_scfifo_r|                                                              ; 26 (0)      ; 20 (0)                    ; 0 (0)         ; 512         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 6 (0)        ; 0 (0)             ; 20 (0)           ; |de0_nano|qsys_block:qsys|qsys_block_jtag_uart:jtag_uart|qsys_block_jtag_uart_scfifo_r:the_qsys_block_jtag_uart_scfifo_r                                                                                                                                                                                                                                                            ; qsys_block_jtag_uart_scfifo_r                ; qsys_block   ;
;             |scfifo:rfifo|                                                                                                              ; 26 (0)      ; 20 (0)                    ; 0 (0)         ; 512         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 6 (0)        ; 0 (0)             ; 20 (0)           ; |de0_nano|qsys_block:qsys|qsys_block_jtag_uart:jtag_uart|qsys_block_jtag_uart_scfifo_r:the_qsys_block_jtag_uart_scfifo_r|scfifo:rfifo                                                                                                                                                                                                                                               ; scfifo                                       ; work         ;
;                |scfifo_jr21:auto_generated|                                                                                             ; 26 (0)      ; 20 (0)                    ; 0 (0)         ; 512         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 6 (0)        ; 0 (0)             ; 20 (0)           ; |de0_nano|qsys_block:qsys|qsys_block_jtag_uart:jtag_uart|qsys_block_jtag_uart_scfifo_r:the_qsys_block_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated                                                                                                                                                                                                                    ; scfifo_jr21                                  ; work         ;
;                   |a_dpfifo_l011:dpfifo|                                                                                                ; 26 (0)      ; 20 (0)                    ; 0 (0)         ; 512         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 6 (0)        ; 0 (0)             ; 20 (0)           ; |de0_nano|qsys_block:qsys|qsys_block_jtag_uart:jtag_uart|qsys_block_jtag_uart_scfifo_r:the_qsys_block_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo                                                                                                                                                                                               ; a_dpfifo_l011                                ; work         ;
;                      |a_fefifo_7cf:fifo_state|                                                                                          ; 14 (8)      ; 8 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 6 (6)        ; 0 (0)             ; 8 (2)            ; |de0_nano|qsys_block:qsys|qsys_block_jtag_uart:jtag_uart|qsys_block_jtag_uart_scfifo_r:the_qsys_block_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state                                                                                                                                                                       ; a_fefifo_7cf                                 ; work         ;
;                         |cntr_do7:count_usedw|                                                                                          ; 6 (6)       ; 6 (6)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 6 (6)            ; |de0_nano|qsys_block:qsys|qsys_block_jtag_uart:jtag_uart|qsys_block_jtag_uart_scfifo_r:the_qsys_block_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state|cntr_do7:count_usedw                                                                                                                                                  ; cntr_do7                                     ; work         ;
;                      |altsyncram_nio1:FIFOram|                                                                                          ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 512         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |de0_nano|qsys_block:qsys|qsys_block_jtag_uart:jtag_uart|qsys_block_jtag_uart_scfifo_r:the_qsys_block_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram                                                                                                                                                                       ; altsyncram_nio1                              ; work         ;
;                      |cntr_1ob:rd_ptr_count|                                                                                            ; 6 (6)       ; 6 (6)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 6 (6)            ; |de0_nano|qsys_block:qsys|qsys_block_jtag_uart:jtag_uart|qsys_block_jtag_uart_scfifo_r:the_qsys_block_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:rd_ptr_count                                                                                                                                                                         ; cntr_1ob                                     ; work         ;
;                      |cntr_1ob:wr_ptr|                                                                                                  ; 6 (6)       ; 6 (6)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 6 (6)            ; |de0_nano|qsys_block:qsys|qsys_block_jtag_uart:jtag_uart|qsys_block_jtag_uart_scfifo_r:the_qsys_block_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:wr_ptr                                                                                                                                                                               ; cntr_1ob                                     ; work         ;
;          |qsys_block_jtag_uart_scfifo_w:the_qsys_block_jtag_uart_scfifo_w|                                                              ; 25 (0)      ; 20 (0)                    ; 0 (0)         ; 512         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 5 (0)        ; 0 (0)             ; 20 (0)           ; |de0_nano|qsys_block:qsys|qsys_block_jtag_uart:jtag_uart|qsys_block_jtag_uart_scfifo_w:the_qsys_block_jtag_uart_scfifo_w                                                                                                                                                                                                                                                            ; qsys_block_jtag_uart_scfifo_w                ; qsys_block   ;
;             |scfifo:wfifo|                                                                                                              ; 25 (0)      ; 20 (0)                    ; 0 (0)         ; 512         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 5 (0)        ; 0 (0)             ; 20 (0)           ; |de0_nano|qsys_block:qsys|qsys_block_jtag_uart:jtag_uart|qsys_block_jtag_uart_scfifo_w:the_qsys_block_jtag_uart_scfifo_w|scfifo:wfifo                                                                                                                                                                                                                                               ; scfifo                                       ; work         ;
;                |scfifo_jr21:auto_generated|                                                                                             ; 25 (0)      ; 20 (0)                    ; 0 (0)         ; 512         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 5 (0)        ; 0 (0)             ; 20 (0)           ; |de0_nano|qsys_block:qsys|qsys_block_jtag_uart:jtag_uart|qsys_block_jtag_uart_scfifo_w:the_qsys_block_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated                                                                                                                                                                                                                    ; scfifo_jr21                                  ; work         ;
;                   |a_dpfifo_l011:dpfifo|                                                                                                ; 25 (0)      ; 20 (0)                    ; 0 (0)         ; 512         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 5 (0)        ; 0 (0)             ; 20 (0)           ; |de0_nano|qsys_block:qsys|qsys_block_jtag_uart:jtag_uart|qsys_block_jtag_uart_scfifo_w:the_qsys_block_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo                                                                                                                                                                                               ; a_dpfifo_l011                                ; work         ;
;                      |a_fefifo_7cf:fifo_state|                                                                                          ; 13 (7)      ; 8 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 5 (5)        ; 0 (0)             ; 8 (2)            ; |de0_nano|qsys_block:qsys|qsys_block_jtag_uart:jtag_uart|qsys_block_jtag_uart_scfifo_w:the_qsys_block_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state                                                                                                                                                                       ; a_fefifo_7cf                                 ; work         ;
;                         |cntr_do7:count_usedw|                                                                                          ; 6 (6)       ; 6 (6)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 6 (6)            ; |de0_nano|qsys_block:qsys|qsys_block_jtag_uart:jtag_uart|qsys_block_jtag_uart_scfifo_w:the_qsys_block_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state|cntr_do7:count_usedw                                                                                                                                                  ; cntr_do7                                     ; work         ;
;                      |altsyncram_nio1:FIFOram|                                                                                          ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 512         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |de0_nano|qsys_block:qsys|qsys_block_jtag_uart:jtag_uart|qsys_block_jtag_uart_scfifo_w:the_qsys_block_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram                                                                                                                                                                       ; altsyncram_nio1                              ; work         ;
;                      |cntr_1ob:rd_ptr_count|                                                                                            ; 6 (6)       ; 6 (6)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 6 (6)            ; |de0_nano|qsys_block:qsys|qsys_block_jtag_uart:jtag_uart|qsys_block_jtag_uart_scfifo_w:the_qsys_block_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:rd_ptr_count                                                                                                                                                                         ; cntr_1ob                                     ; work         ;
;                      |cntr_1ob:wr_ptr|                                                                                                  ; 6 (6)       ; 6 (6)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 6 (6)            ; |de0_nano|qsys_block:qsys|qsys_block_jtag_uart:jtag_uart|qsys_block_jtag_uart_scfifo_w:the_qsys_block_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:wr_ptr                                                                                                                                                                               ; cntr_1ob                                     ; work         ;
;       |qsys_block_led:led|                                                                                                              ; 20 (20)     ; 8 (8)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 4 (4)        ; 8 (8)             ; 8 (8)            ; |de0_nano|qsys_block:qsys|qsys_block_led:led                                                                                                                                                                                                                                                                                                                                        ; qsys_block_led                               ; qsys_block   ;
;       |qsys_block_mm_interconnect_0:mm_interconnect_0|                                                                                  ; 1794 (0)    ; 954 (0)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 756 (0)      ; 140 (0)           ; 898 (0)          ; |de0_nano|qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0                                                                                                                                                                                                                                                                                                            ; qsys_block_mm_interconnect_0                 ; qsys_block   ;
;          |altera_avalon_sc_fifo:convolution_slave_agent_rsp_fifo|                                                                       ; 4 (4)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 2 (2)            ; |de0_nano|qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:convolution_slave_agent_rsp_fifo                                                                                                                                                                                                                                                     ; altera_avalon_sc_fifo                        ; qsys_block   ;
;          |altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|                                                             ; 3 (3)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 2 (2)            ; |de0_nano|qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo                                                                                                                                                                                                                                           ; altera_avalon_sc_fifo                        ; qsys_block   ;
;          |altera_avalon_sc_fifo:led_s1_agent_rsp_fifo|                                                                                  ; 3 (3)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 2 (2)            ; |de0_nano|qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo                                                                                                                                                                                                                                                                ; altera_avalon_sc_fifo                        ; qsys_block   ;
;          |altera_avalon_sc_fifo:nios2e_debug_mem_slave_agent_rdata_fifo|                                                                ; 32 (32)     ; 32 (32)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 32 (32)          ; |de0_nano|qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2e_debug_mem_slave_agent_rdata_fifo                                                                                                                                                                                                                                              ; altera_avalon_sc_fifo                        ; qsys_block   ;
;          |altera_avalon_sc_fifo:nios2e_debug_mem_slave_agent_rsp_fifo|                                                                  ; 12 (12)     ; 8 (8)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (3)        ; 0 (0)             ; 9 (9)            ; |de0_nano|qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2e_debug_mem_slave_agent_rsp_fifo                                                                                                                                                                                                                                                ; altera_avalon_sc_fifo                        ; qsys_block   ;
;          |altera_avalon_sc_fifo:onchip_ram_s1_agent_rdata_fifo|                                                                         ; 32 (32)     ; 32 (32)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 32 (32)          ; |de0_nano|qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_ram_s1_agent_rdata_fifo                                                                                                                                                                                                                                                       ; altera_avalon_sc_fifo                        ; qsys_block   ;
;          |altera_avalon_sc_fifo:onchip_ram_s1_agent_rsp_fifo|                                                                           ; 11 (11)     ; 8 (8)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (3)        ; 1 (1)             ; 7 (7)            ; |de0_nano|qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_ram_s1_agent_rsp_fifo                                                                                                                                                                                                                                                         ; altera_avalon_sc_fifo                        ; qsys_block   ;
;          |altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|                                                                              ; 188 (188)   ; 170 (170)                 ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 17 (17)      ; 73 (73)           ; 98 (98)          ; |de0_nano|qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo                                                                                                                                                                                                                                                            ; altera_avalon_sc_fifo                        ; qsys_block   ;
;          |altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|                                                                                ; 205 (205)   ; 192 (192)                 ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 12 (12)      ; 24 (24)           ; 169 (169)        ; |de0_nano|qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo                                                                                                                                                                                                                                                              ; altera_avalon_sc_fifo                        ; qsys_block   ;
;          |altera_merlin_burst_adapter:sdram_s1_burst_adapter|                                                                           ; 406 (0)     ; 108 (0)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 237 (0)      ; 5 (0)             ; 164 (0)          ; |de0_nano|qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter                                                                                                                                                                                                                                                         ; altera_merlin_burst_adapter                  ; qsys_block   ;
;             |altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|                                           ; 406 (406)   ; 108 (108)                 ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 237 (237)    ; 5 (5)             ; 164 (164)        ; |de0_nano|qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter                                                                                                                                                                         ; altera_merlin_burst_adapter_13_1             ; qsys_block   ;
;          |altera_merlin_master_agent:convolution_read_master_1_agent|                                                                   ; 2 (2)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 0 (0)            ; |de0_nano|qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:convolution_read_master_1_agent                                                                                                                                                                                                                                                 ; altera_merlin_master_agent                   ; qsys_block   ;
;          |altera_merlin_master_agent:convolution_read_master_2_agent|                                                                   ; 4 (4)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 4 (4)        ; 0 (0)             ; 0 (0)            ; |de0_nano|qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:convolution_read_master_2_agent                                                                                                                                                                                                                                                 ; altera_merlin_master_agent                   ; qsys_block   ;
;          |altera_merlin_master_agent:convolution_read_master_3_agent|                                                                   ; 7 (7)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 7 (7)        ; 0 (0)             ; 0 (0)            ; |de0_nano|qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:convolution_read_master_3_agent                                                                                                                                                                                                                                                 ; altera_merlin_master_agent                   ; qsys_block   ;
;          |altera_merlin_master_agent:convolution_write_master_1_agent|                                                                  ; 2 (2)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 0 (0)            ; |de0_nano|qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:convolution_write_master_1_agent                                                                                                                                                                                                                                                ; altera_merlin_master_agent                   ; qsys_block   ;
;          |altera_merlin_master_agent:nios2e_data_master_agent|                                                                          ; 1 (1)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 0 (0)            ; |de0_nano|qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2e_data_master_agent                                                                                                                                                                                                                                                        ; altera_merlin_master_agent                   ; qsys_block   ;
;          |altera_merlin_master_agent:nios2e_instruction_master_agent|                                                                   ; 1 (1)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 0 (0)            ; |de0_nano|qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2e_instruction_master_agent                                                                                                                                                                                                                                                 ; altera_merlin_master_agent                   ; qsys_block   ;
;          |altera_merlin_master_translator:convolution_read_master_1_translator|                                                         ; 75 (75)     ; 34 (34)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 41 (41)      ; 0 (0)             ; 34 (34)          ; |de0_nano|qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:convolution_read_master_1_translator                                                                                                                                                                                                                                       ; altera_merlin_master_translator              ; qsys_block   ;
;          |altera_merlin_master_translator:convolution_read_master_2_translator|                                                         ; 75 (75)     ; 34 (34)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 40 (40)      ; 0 (0)             ; 35 (35)          ; |de0_nano|qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:convolution_read_master_2_translator                                                                                                                                                                                                                                       ; altera_merlin_master_translator              ; qsys_block   ;
;          |altera_merlin_master_translator:convolution_read_master_3_translator|                                                         ; 75 (75)     ; 34 (34)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 30 (30)      ; 0 (0)             ; 45 (45)          ; |de0_nano|qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:convolution_read_master_3_translator                                                                                                                                                                                                                                       ; altera_merlin_master_translator              ; qsys_block   ;
;          |altera_merlin_master_translator:convolution_write_master_1_translator|                                                        ; 83 (83)     ; 36 (36)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 39 (39)      ; 0 (0)             ; 44 (44)          ; |de0_nano|qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:convolution_write_master_1_translator                                                                                                                                                                                                                                      ; altera_merlin_master_translator              ; qsys_block   ;
;          |altera_merlin_master_translator:nios2e_data_master_translator|                                                                ; 7 (7)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 4 (4)        ; 0 (0)             ; 3 (3)            ; |de0_nano|qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2e_data_master_translator                                                                                                                                                                                                                                              ; altera_merlin_master_translator              ; qsys_block   ;
;          |altera_merlin_master_translator:nios2e_instruction_master_translator|                                                         ; 8 (8)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 7 (7)        ; 0 (0)             ; 1 (1)            ; |de0_nano|qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2e_instruction_master_translator                                                                                                                                                                                                                                       ; altera_merlin_master_translator              ; qsys_block   ;
;          |altera_merlin_slave_agent:convolution_slave_agent|                                                                            ; 1 (1)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 0 (0)            ; |de0_nano|qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:convolution_slave_agent                                                                                                                                                                                                                                                          ; altera_merlin_slave_agent                    ; qsys_block   ;
;          |altera_merlin_slave_agent:nios2e_debug_mem_slave_agent|                                                                       ; 1 (1)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; |de0_nano|qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2e_debug_mem_slave_agent                                                                                                                                                                                                                                                     ; altera_merlin_slave_agent                    ; qsys_block   ;
;          |altera_merlin_slave_agent:sdram_s1_agent|                                                                                     ; 42 (4)      ; 13 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 29 (4)       ; 0 (0)             ; 13 (0)           ; |de0_nano|qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent                                                                                                                                                                                                                                                                   ; altera_merlin_slave_agent                    ; qsys_block   ;
;             |altera_merlin_burst_uncompressor:uncompressor|                                                                             ; 38 (38)     ; 13 (13)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 25 (25)      ; 0 (0)             ; 13 (13)          ; |de0_nano|qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor                                                                                                                                                                                                                     ; altera_merlin_burst_uncompressor             ; qsys_block   ;
;          |altera_merlin_slave_translator:convolution_slave_translator|                                                                  ; 33 (33)     ; 33 (33)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 33 (33)          ; |de0_nano|qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:convolution_slave_translator                                                                                                                                                                                                                                                ; altera_merlin_slave_translator               ; qsys_block   ;
;          |altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator|                                                        ; 24 (24)     ; 23 (23)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 3 (3)             ; 20 (20)          ; |de0_nano|qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator                                                                                                                                                                                                                                      ; altera_merlin_slave_translator               ; qsys_block   ;
;          |altera_merlin_slave_translator:led_s1_translator|                                                                             ; 13 (13)     ; 11 (11)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 11 (11)          ; |de0_nano|qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:led_s1_translator                                                                                                                                                                                                                                                           ; altera_merlin_slave_translator               ; qsys_block   ;
;          |altera_merlin_slave_translator:nios2e_debug_mem_slave_translator|                                                             ; 33 (33)     ; 33 (33)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 29 (29)           ; 4 (4)            ; |de0_nano|qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2e_debug_mem_slave_translator                                                                                                                                                                                                                                           ; altera_merlin_slave_translator               ; qsys_block   ;
;          |altera_merlin_slave_translator:onchip_ram_s1_translator|                                                                      ; 1 (1)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; |de0_nano|qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_ram_s1_translator                                                                                                                                                                                                                                                    ; altera_merlin_slave_translator               ; qsys_block   ;
;          |altera_merlin_width_adapter:nios2e_data_master_to_sdram_s1_cmd_width_adapter|                                                 ; 55 (55)     ; 52 (52)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 2 (2)             ; 51 (51)          ; |de0_nano|qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:nios2e_data_master_to_sdram_s1_cmd_width_adapter                                                                                                                                                                                                                               ; altera_merlin_width_adapter                  ; qsys_block   ;
;          |altera_merlin_width_adapter:nios2e_instruction_master_to_sdram_s1_cmd_width_adapter|                                          ; 36 (36)     ; 35 (35)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 35 (35)          ; |de0_nano|qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:nios2e_instruction_master_to_sdram_s1_cmd_width_adapter                                                                                                                                                                                                                        ; altera_merlin_width_adapter                  ; qsys_block   ;
;          |altera_merlin_width_adapter:sdram_s1_to_nios2e_data_master_rsp_width_adapter|                                                 ; 20 (20)     ; 16 (16)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 4 (4)        ; 0 (0)             ; 16 (16)          ; |de0_nano|qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_to_nios2e_data_master_rsp_width_adapter                                                                                                                                                                                                                               ; altera_merlin_width_adapter                  ; qsys_block   ;
;          |altera_merlin_width_adapter:sdram_s1_to_nios2e_instruction_master_rsp_width_adapter|                                          ; 17 (17)     ; 16 (16)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 16 (16)          ; |de0_nano|qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_to_nios2e_instruction_master_rsp_width_adapter                                                                                                                                                                                                                        ; altera_merlin_width_adapter                  ; qsys_block   ;
;          |qsys_block_mm_interconnect_0_cmd_demux:cmd_demux|                                                                             ; 10 (10)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 10 (10)      ; 0 (0)             ; 0 (0)            ; |de0_nano|qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|qsys_block_mm_interconnect_0_cmd_demux:cmd_demux                                                                                                                                                                                                                                                           ; qsys_block_mm_interconnect_0_cmd_demux       ; qsys_block   ;
;          |qsys_block_mm_interconnect_0_cmd_demux_001:cmd_demux_001|                                                                     ; 3 (3)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (3)        ; 0 (0)             ; 0 (0)            ; |de0_nano|qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|qsys_block_mm_interconnect_0_cmd_demux_001:cmd_demux_001                                                                                                                                                                                                                                                   ; qsys_block_mm_interconnect_0_cmd_demux_001   ; qsys_block   ;
;          |qsys_block_mm_interconnect_0_cmd_mux_001:cmd_mux_001|                                                                         ; 56 (53)     ; 5 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 6 (5)        ; 0 (0)             ; 50 (47)          ; |de0_nano|qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|qsys_block_mm_interconnect_0_cmd_mux_001:cmd_mux_001                                                                                                                                                                                                                                                       ; qsys_block_mm_interconnect_0_cmd_mux_001     ; qsys_block   ;
;             |altera_merlin_arbitrator:arb|                                                                                              ; 4 (4)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 3 (3)            ; |de0_nano|qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|qsys_block_mm_interconnect_0_cmd_mux_001:cmd_mux_001|altera_merlin_arbitrator:arb                                                                                                                                                                                                                          ; altera_merlin_arbitrator                     ; qsys_block   ;
;          |qsys_block_mm_interconnect_0_cmd_mux_001:cmd_mux_002|                                                                         ; 57 (54)     ; 5 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 48 (47)      ; 1 (1)             ; 8 (5)            ; |de0_nano|qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|qsys_block_mm_interconnect_0_cmd_mux_001:cmd_mux_002                                                                                                                                                                                                                                                       ; qsys_block_mm_interconnect_0_cmd_mux_001     ; qsys_block   ;
;             |altera_merlin_arbitrator:arb|                                                                                              ; 4 (4)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 3 (3)            ; |de0_nano|qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|qsys_block_mm_interconnect_0_cmd_mux_001:cmd_mux_002|altera_merlin_arbitrator:arb                                                                                                                                                                                                                          ; altera_merlin_arbitrator                     ; qsys_block   ;
;          |qsys_block_mm_interconnect_0_cmd_mux_004:cmd_mux_004|                                                                         ; 134 (116)   ; 13 (7)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 98 (87)      ; 2 (1)             ; 34 (24)          ; |de0_nano|qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|qsys_block_mm_interconnect_0_cmd_mux_004:cmd_mux_004                                                                                                                                                                                                                                                       ; qsys_block_mm_interconnect_0_cmd_mux_004     ; qsys_block   ;
;             |altera_merlin_arbitrator:arb|                                                                                              ; 22 (10)     ; 6 (6)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 11 (3)       ; 1 (1)             ; 10 (6)           ; |de0_nano|qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|qsys_block_mm_interconnect_0_cmd_mux_004:cmd_mux_004|altera_merlin_arbitrator:arb                                                                                                                                                                                                                          ; altera_merlin_arbitrator                     ; qsys_block   ;
;                |altera_merlin_arb_adder:adder|                                                                                          ; 12 (12)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 8 (8)        ; 0 (0)             ; 4 (4)            ; |de0_nano|qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|qsys_block_mm_interconnect_0_cmd_mux_004:cmd_mux_004|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder                                                                                                                                                                                            ; altera_merlin_arb_adder                      ; qsys_block   ;
;          |qsys_block_mm_interconnect_0_router:router|                                                                                   ; 19 (19)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 19 (19)      ; 0 (0)             ; 0 (0)            ; |de0_nano|qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|qsys_block_mm_interconnect_0_router:router                                                                                                                                                                                                                                                                 ; qsys_block_mm_interconnect_0_router          ; qsys_block   ;
;          |qsys_block_mm_interconnect_0_router_001:router_001|                                                                           ; 7 (7)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 7 (7)        ; 0 (0)             ; 0 (0)            ; |de0_nano|qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|qsys_block_mm_interconnect_0_router_001:router_001                                                                                                                                                                                                                                                         ; qsys_block_mm_interconnect_0_router_001      ; qsys_block   ;
;          |qsys_block_mm_interconnect_0_router_010:router_010|                                                                           ; 2 (2)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 0 (0)            ; |de0_nano|qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|qsys_block_mm_interconnect_0_router_010:router_010                                                                                                                                                                                                                                                         ; qsys_block_mm_interconnect_0_router_010      ; qsys_block   ;
;          |qsys_block_mm_interconnect_0_rsp_demux_001:rsp_demux_001|                                                                     ; 2 (2)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |de0_nano|qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|qsys_block_mm_interconnect_0_rsp_demux_001:rsp_demux_001                                                                                                                                                                                                                                                   ; qsys_block_mm_interconnect_0_rsp_demux_001   ; qsys_block   ;
;          |qsys_block_mm_interconnect_0_rsp_demux_001:rsp_demux_002|                                                                     ; 2 (2)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |de0_nano|qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|qsys_block_mm_interconnect_0_rsp_demux_001:rsp_demux_002                                                                                                                                                                                                                                                   ; qsys_block_mm_interconnect_0_rsp_demux_001   ; qsys_block   ;
;          |qsys_block_mm_interconnect_0_rsp_demux_004:rsp_demux_004|                                                                     ; 3 (3)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (3)        ; 0 (0)             ; 0 (0)            ; |de0_nano|qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|qsys_block_mm_interconnect_0_rsp_demux_004:rsp_demux_004                                                                                                                                                                                                                                                   ; qsys_block_mm_interconnect_0_rsp_demux_004   ; qsys_block   ;
;          |qsys_block_mm_interconnect_0_rsp_mux:rsp_mux|                                                                                 ; 121 (121)   ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 64 (64)      ; 0 (0)             ; 57 (57)          ; |de0_nano|qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|qsys_block_mm_interconnect_0_rsp_mux:rsp_mux                                                                                                                                                                                                                                                               ; qsys_block_mm_interconnect_0_rsp_mux         ; qsys_block   ;
;          |qsys_block_mm_interconnect_0_rsp_mux_001:rsp_mux_001|                                                                         ; 1 (1)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 0 (0)            ; |de0_nano|qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|qsys_block_mm_interconnect_0_rsp_mux_001:rsp_mux_001                                                                                                                                                                                                                                                       ; qsys_block_mm_interconnect_0_rsp_mux_001     ; qsys_block   ;
;       |qsys_block_nios2e:nios2e|                                                                                                        ; 1127 (0)    ; 582 (0)                   ; 0 (0)         ; 10240       ; 3    ; 0            ; 0       ; 0         ; 0    ; 0            ; 511 (0)      ; 54 (0)            ; 562 (0)          ; |de0_nano|qsys_block:qsys|qsys_block_nios2e:nios2e                                                                                                                                                                                                                                                                                                                                  ; qsys_block_nios2e                            ; qsys_block   ;
;          |qsys_block_nios2e_cpu:cpu|                                                                                                    ; 1127 (749)  ; 582 (314)                 ; 0 (0)         ; 10240       ; 3    ; 0            ; 0       ; 0         ; 0    ; 0            ; 511 (401)    ; 54 (12)           ; 562 (336)        ; |de0_nano|qsys_block:qsys|qsys_block_nios2e:nios2e|qsys_block_nios2e_cpu:cpu                                                                                                                                                                                                                                                                                                        ; qsys_block_nios2e_cpu                        ; qsys_block   ;
;             |qsys_block_nios2e_cpu_nios2_oci:the_qsys_block_nios2e_cpu_nios2_oci|                                                       ; 378 (84)    ; 268 (80)                  ; 0 (0)         ; 8192        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 110 (4)      ; 42 (4)            ; 226 (75)         ; |de0_nano|qsys_block:qsys|qsys_block_nios2e:nios2e|qsys_block_nios2e_cpu:cpu|qsys_block_nios2e_cpu_nios2_oci:the_qsys_block_nios2e_cpu_nios2_oci                                                                                                                                                                                                                                    ; qsys_block_nios2e_cpu_nios2_oci              ; qsys_block   ;
;                |qsys_block_nios2e_cpu_debug_slave_wrapper:the_qsys_block_nios2e_cpu_debug_slave_wrapper|                                ; 135 (0)     ; 96 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 39 (0)       ; 35 (0)            ; 61 (0)           ; |de0_nano|qsys_block:qsys|qsys_block_nios2e:nios2e|qsys_block_nios2e_cpu:cpu|qsys_block_nios2e_cpu_nios2_oci:the_qsys_block_nios2e_cpu_nios2_oci|qsys_block_nios2e_cpu_debug_slave_wrapper:the_qsys_block_nios2e_cpu_debug_slave_wrapper                                                                                                                                            ; qsys_block_nios2e_cpu_debug_slave_wrapper    ; qsys_block   ;
;                   |qsys_block_nios2e_cpu_debug_slave_sysclk:the_qsys_block_nios2e_cpu_debug_slave_sysclk|                               ; 50 (46)     ; 49 (45)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 25 (23)           ; 24 (22)          ; |de0_nano|qsys_block:qsys|qsys_block_nios2e:nios2e|qsys_block_nios2e_cpu:cpu|qsys_block_nios2e_cpu_nios2_oci:the_qsys_block_nios2e_cpu_nios2_oci|qsys_block_nios2e_cpu_debug_slave_wrapper:the_qsys_block_nios2e_cpu_debug_slave_wrapper|qsys_block_nios2e_cpu_debug_slave_sysclk:the_qsys_block_nios2e_cpu_debug_slave_sysclk                                                      ; qsys_block_nios2e_cpu_debug_slave_sysclk     ; qsys_block   ;
;                      |altera_std_synchronizer:the_altera_std_synchronizer3|                                                             ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 1 (1)            ; |de0_nano|qsys_block:qsys|qsys_block_nios2e:nios2e|qsys_block_nios2e_cpu:cpu|qsys_block_nios2e_cpu_nios2_oci:the_qsys_block_nios2e_cpu_nios2_oci|qsys_block_nios2e_cpu_debug_slave_wrapper:the_qsys_block_nios2e_cpu_debug_slave_wrapper|qsys_block_nios2e_cpu_debug_slave_sysclk:the_qsys_block_nios2e_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3 ; altera_std_synchronizer                      ; work         ;
;                      |altera_std_synchronizer:the_altera_std_synchronizer4|                                                             ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 1 (1)            ; |de0_nano|qsys_block:qsys|qsys_block_nios2e:nios2e|qsys_block_nios2e_cpu:cpu|qsys_block_nios2e_cpu_nios2_oci:the_qsys_block_nios2e_cpu_nios2_oci|qsys_block_nios2e_cpu_debug_slave_wrapper:the_qsys_block_nios2e_cpu_debug_slave_wrapper|qsys_block_nios2e_cpu_debug_slave_sysclk:the_qsys_block_nios2e_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4 ; altera_std_synchronizer                      ; work         ;
;                   |qsys_block_nios2e_cpu_debug_slave_tck:the_qsys_block_nios2e_cpu_debug_slave_tck|                                     ; 93 (89)     ; 47 (43)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 35 (35)      ; 10 (6)            ; 48 (48)          ; |de0_nano|qsys_block:qsys|qsys_block_nios2e:nios2e|qsys_block_nios2e_cpu:cpu|qsys_block_nios2e_cpu_nios2_oci:the_qsys_block_nios2e_cpu_nios2_oci|qsys_block_nios2e_cpu_debug_slave_wrapper:the_qsys_block_nios2e_cpu_debug_slave_wrapper|qsys_block_nios2e_cpu_debug_slave_tck:the_qsys_block_nios2e_cpu_debug_slave_tck                                                            ; qsys_block_nios2e_cpu_debug_slave_tck        ; qsys_block   ;
;                      |altera_std_synchronizer:the_altera_std_synchronizer1|                                                             ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 0 (0)            ; |de0_nano|qsys_block:qsys|qsys_block_nios2e:nios2e|qsys_block_nios2e_cpu:cpu|qsys_block_nios2e_cpu_nios2_oci:the_qsys_block_nios2e_cpu_nios2_oci|qsys_block_nios2e_cpu_debug_slave_wrapper:the_qsys_block_nios2e_cpu_debug_slave_wrapper|qsys_block_nios2e_cpu_debug_slave_tck:the_qsys_block_nios2e_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1       ; altera_std_synchronizer                      ; work         ;
;                      |altera_std_synchronizer:the_altera_std_synchronizer2|                                                             ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 0 (0)            ; |de0_nano|qsys_block:qsys|qsys_block_nios2e:nios2e|qsys_block_nios2e_cpu:cpu|qsys_block_nios2e_cpu_nios2_oci:the_qsys_block_nios2e_cpu_nios2_oci|qsys_block_nios2e_cpu_debug_slave_wrapper:the_qsys_block_nios2e_cpu_debug_slave_wrapper|qsys_block_nios2e_cpu_debug_slave_tck:the_qsys_block_nios2e_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2       ; altera_std_synchronizer                      ; work         ;
;                   |sld_virtual_jtag_basic:qsys_block_nios2e_cpu_debug_slave_phy|                                                        ; 4 (4)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (3)        ; 0 (0)             ; 1 (1)            ; |de0_nano|qsys_block:qsys|qsys_block_nios2e:nios2e|qsys_block_nios2e_cpu:cpu|qsys_block_nios2e_cpu_nios2_oci:the_qsys_block_nios2e_cpu_nios2_oci|qsys_block_nios2e_cpu_debug_slave_wrapper:the_qsys_block_nios2e_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:qsys_block_nios2e_cpu_debug_slave_phy                                                                               ; sld_virtual_jtag_basic                       ; work         ;
;                |qsys_block_nios2e_cpu_nios2_avalon_reg:the_qsys_block_nios2e_cpu_nios2_avalon_reg|                                      ; 10 (10)     ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 7 (7)        ; 0 (0)             ; 3 (3)            ; |de0_nano|qsys_block:qsys|qsys_block_nios2e:nios2e|qsys_block_nios2e_cpu:cpu|qsys_block_nios2e_cpu_nios2_oci:the_qsys_block_nios2e_cpu_nios2_oci|qsys_block_nios2e_cpu_nios2_avalon_reg:the_qsys_block_nios2e_cpu_nios2_avalon_reg                                                                                                                                                  ; qsys_block_nios2e_cpu_nios2_avalon_reg       ; qsys_block   ;
;                |qsys_block_nios2e_cpu_nios2_oci_break:the_qsys_block_nios2e_cpu_nios2_oci_break|                                        ; 33 (33)     ; 32 (32)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 32 (32)          ; |de0_nano|qsys_block:qsys|qsys_block_nios2e:nios2e|qsys_block_nios2e_cpu:cpu|qsys_block_nios2e_cpu_nios2_oci:the_qsys_block_nios2e_cpu_nios2_oci|qsys_block_nios2e_cpu_nios2_oci_break:the_qsys_block_nios2e_cpu_nios2_oci_break                                                                                                                                                    ; qsys_block_nios2e_cpu_nios2_oci_break        ; qsys_block   ;
;                |qsys_block_nios2e_cpu_nios2_oci_debug:the_qsys_block_nios2e_cpu_nios2_oci_debug|                                        ; 10 (8)      ; 8 (6)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (0)             ; 8 (8)            ; |de0_nano|qsys_block:qsys|qsys_block_nios2e:nios2e|qsys_block_nios2e_cpu:cpu|qsys_block_nios2e_cpu_nios2_oci:the_qsys_block_nios2e_cpu_nios2_oci|qsys_block_nios2e_cpu_nios2_oci_debug:the_qsys_block_nios2e_cpu_nios2_oci_debug                                                                                                                                                    ; qsys_block_nios2e_cpu_nios2_oci_debug        ; qsys_block   ;
;                   |altera_std_synchronizer:the_altera_std_synchronizer|                                                                 ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 0 (0)            ; |de0_nano|qsys_block:qsys|qsys_block_nios2e:nios2e|qsys_block_nios2e_cpu:cpu|qsys_block_nios2e_cpu_nios2_oci:the_qsys_block_nios2e_cpu_nios2_oci|qsys_block_nios2e_cpu_nios2_oci_debug:the_qsys_block_nios2e_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer                                                                                                ; altera_std_synchronizer                      ; work         ;
;                |qsys_block_nios2e_cpu_nios2_ocimem:the_qsys_block_nios2e_cpu_nios2_ocimem|                                              ; 114 (114)   ; 49 (49)                   ; 0 (0)         ; 8192        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 59 (59)      ; 1 (1)             ; 54 (54)          ; |de0_nano|qsys_block:qsys|qsys_block_nios2e:nios2e|qsys_block_nios2e_cpu:cpu|qsys_block_nios2e_cpu_nios2_oci:the_qsys_block_nios2e_cpu_nios2_oci|qsys_block_nios2e_cpu_nios2_ocimem:the_qsys_block_nios2e_cpu_nios2_ocimem                                                                                                                                                          ; qsys_block_nios2e_cpu_nios2_ocimem           ; qsys_block   ;
;                   |qsys_block_nios2e_cpu_ociram_sp_ram_module:qsys_block_nios2e_cpu_ociram_sp_ram|                                      ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 8192        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |de0_nano|qsys_block:qsys|qsys_block_nios2e:nios2e|qsys_block_nios2e_cpu:cpu|qsys_block_nios2e_cpu_nios2_oci:the_qsys_block_nios2e_cpu_nios2_oci|qsys_block_nios2e_cpu_nios2_ocimem:the_qsys_block_nios2e_cpu_nios2_ocimem|qsys_block_nios2e_cpu_ociram_sp_ram_module:qsys_block_nios2e_cpu_ociram_sp_ram                                                                           ; qsys_block_nios2e_cpu_ociram_sp_ram_module   ; qsys_block   ;
;                      |altsyncram:the_altsyncram|                                                                                        ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 8192        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |de0_nano|qsys_block:qsys|qsys_block_nios2e:nios2e|qsys_block_nios2e_cpu:cpu|qsys_block_nios2e_cpu_nios2_oci:the_qsys_block_nios2e_cpu_nios2_oci|qsys_block_nios2e_cpu_nios2_ocimem:the_qsys_block_nios2e_cpu_nios2_ocimem|qsys_block_nios2e_cpu_ociram_sp_ram_module:qsys_block_nios2e_cpu_ociram_sp_ram|altsyncram:the_altsyncram                                                 ; altsyncram                                   ; work         ;
;                         |altsyncram_ac71:auto_generated|                                                                                ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 8192        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |de0_nano|qsys_block:qsys|qsys_block_nios2e:nios2e|qsys_block_nios2e_cpu:cpu|qsys_block_nios2e_cpu_nios2_oci:the_qsys_block_nios2e_cpu_nios2_oci|qsys_block_nios2e_cpu_nios2_ocimem:the_qsys_block_nios2e_cpu_nios2_ocimem|qsys_block_nios2e_cpu_ociram_sp_ram_module:qsys_block_nios2e_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_ac71:auto_generated                  ; altsyncram_ac71                              ; work         ;
;             |qsys_block_nios2e_cpu_register_bank_a_module:qsys_block_nios2e_cpu_register_bank_a|                                        ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 1024        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |de0_nano|qsys_block:qsys|qsys_block_nios2e:nios2e|qsys_block_nios2e_cpu:cpu|qsys_block_nios2e_cpu_register_bank_a_module:qsys_block_nios2e_cpu_register_bank_a                                                                                                                                                                                                                     ; qsys_block_nios2e_cpu_register_bank_a_module ; qsys_block   ;
;                |altsyncram:the_altsyncram|                                                                                              ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 1024        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |de0_nano|qsys_block:qsys|qsys_block_nios2e:nios2e|qsys_block_nios2e_cpu:cpu|qsys_block_nios2e_cpu_register_bank_a_module:qsys_block_nios2e_cpu_register_bank_a|altsyncram:the_altsyncram                                                                                                                                                                                           ; altsyncram                                   ; work         ;
;                   |altsyncram_6mc1:auto_generated|                                                                                      ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 1024        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |de0_nano|qsys_block:qsys|qsys_block_nios2e:nios2e|qsys_block_nios2e_cpu:cpu|qsys_block_nios2e_cpu_register_bank_a_module:qsys_block_nios2e_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_6mc1:auto_generated                                                                                                                                                            ; altsyncram_6mc1                              ; work         ;
;             |qsys_block_nios2e_cpu_register_bank_b_module:qsys_block_nios2e_cpu_register_bank_b|                                        ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 1024        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |de0_nano|qsys_block:qsys|qsys_block_nios2e:nios2e|qsys_block_nios2e_cpu:cpu|qsys_block_nios2e_cpu_register_bank_b_module:qsys_block_nios2e_cpu_register_bank_b                                                                                                                                                                                                                     ; qsys_block_nios2e_cpu_register_bank_b_module ; qsys_block   ;
;                |altsyncram:the_altsyncram|                                                                                              ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 1024        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |de0_nano|qsys_block:qsys|qsys_block_nios2e:nios2e|qsys_block_nios2e_cpu:cpu|qsys_block_nios2e_cpu_register_bank_b_module:qsys_block_nios2e_cpu_register_bank_b|altsyncram:the_altsyncram                                                                                                                                                                                           ; altsyncram                                   ; work         ;
;                   |altsyncram_6mc1:auto_generated|                                                                                      ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 1024        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |de0_nano|qsys_block:qsys|qsys_block_nios2e:nios2e|qsys_block_nios2e_cpu:cpu|qsys_block_nios2e_cpu_register_bank_b_module:qsys_block_nios2e_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_6mc1:auto_generated                                                                                                                                                            ; altsyncram_6mc1                              ; work         ;
;       |qsys_block_onchip_ram:onchip_ram|                                                                                                ; 1 (1)       ; 0 (0)                     ; 0 (0)         ; 65536       ; 8    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 0 (0)            ; |de0_nano|qsys_block:qsys|qsys_block_onchip_ram:onchip_ram                                                                                                                                                                                                                                                                                                                          ; qsys_block_onchip_ram                        ; qsys_block   ;
;          |altsyncram:the_altsyncram|                                                                                                    ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 65536       ; 8    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |de0_nano|qsys_block:qsys|qsys_block_onchip_ram:onchip_ram|altsyncram:the_altsyncram                                                                                                                                                                                                                                                                                                ; altsyncram                                   ; work         ;
;             |altsyncram_lug1:auto_generated|                                                                                            ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 65536       ; 8    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |de0_nano|qsys_block:qsys|qsys_block_onchip_ram:onchip_ram|altsyncram:the_altsyncram|altsyncram_lug1:auto_generated                                                                                                                                                                                                                                                                 ; altsyncram_lug1                              ; work         ;
;       |qsys_block_sdram:sdram|                                                                                                          ; 346 (232)   ; 213 (123)                 ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 133 (128)    ; 74 (5)            ; 139 (93)         ; |de0_nano|qsys_block:qsys|qsys_block_sdram:sdram                                                                                                                                                                                                                                                                                                                                    ; qsys_block_sdram                             ; qsys_block   ;
;          |qsys_block_sdram_input_efifo_module:the_qsys_block_sdram_input_efifo_module|                                                  ; 122 (122)   ; 90 (90)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 5 (5)        ; 69 (69)           ; 48 (48)          ; |de0_nano|qsys_block:qsys|qsys_block_sdram:sdram|qsys_block_sdram_input_efifo_module:the_qsys_block_sdram_input_efifo_module                                                                                                                                                                                                                                                        ; qsys_block_sdram_input_efifo_module          ; qsys_block   ;
;    |sld_hub:auto_hub|                                                                                                                   ; 168 (1)     ; 85 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 83 (1)       ; 17 (0)            ; 68 (0)           ; |de0_nano|sld_hub:auto_hub                                                                                                                                                                                                                                                                                                                                                          ; sld_hub                                      ; altera_sld   ;
;       |alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric| ; 167 (0)     ; 85 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 82 (0)       ; 17 (0)            ; 68 (0)           ; |de0_nano|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric                                                                                                                                                                                                                          ; alt_sld_fab_with_jtag_input                  ; altera_sld   ;
;          |alt_sld_fab:instrumentation_fabric|                                                                                           ; 167 (0)     ; 85 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 82 (0)       ; 17 (0)            ; 68 (0)           ; |de0_nano|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                                                                                                                       ; alt_sld_fab                                  ; alt_sld_fab  ;
;             |alt_sld_fab_alt_sld_fab:alt_sld_fab|                                                                                       ; 167 (7)     ; 85 (6)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 82 (1)       ; 17 (4)            ; 68 (0)           ; |de0_nano|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                                                                                                                                   ; alt_sld_fab_alt_sld_fab                      ; alt_sld_fab  ;
;                |alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|                                                                            ; 162 (0)     ; 79 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 81 (0)       ; 13 (0)            ; 68 (0)           ; |de0_nano|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric                                                                                                       ; alt_sld_fab_alt_sld_fab_sldfabric            ; alt_sld_fab  ;
;                   |sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|                                                                        ; 162 (117)   ; 79 (51)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 81 (64)      ; 13 (11)           ; 68 (43)          ; |de0_nano|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub                                                          ; sld_jtag_hub                                 ; work         ;
;                      |sld_rom_sr:hub_info_reg|                                                                                          ; 24 (24)     ; 9 (9)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 15 (15)      ; 0 (0)             ; 9 (9)            ; |de0_nano|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg                                  ; sld_rom_sr                                   ; work         ;
;                      |sld_shadow_jsm:shadow_jsm|                                                                                        ; 21 (21)     ; 19 (19)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 2 (2)             ; 17 (17)          ; |de0_nano|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm                                ; sld_shadow_jsm                               ; altera_sld   ;
;    |system_monitor:monitor0|                                                                                                            ; 30 (30)     ; 25 (25)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 5 (5)        ; 5 (5)             ; 20 (20)          ; |de0_nano|system_monitor:monitor0                                                                                                                                                                                                                                                                                                                                                   ; system_monitor                               ; work         ;
+-----------------------------------------------------------------------------------------------------------------------------------------+-------------+---------------------------+---------------+-------------+------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+---------------------------------------------------------------------------------------------------------+
; Delay Chain Summary                                                                                     ;
+----------------+----------+---------------+---------------+-----------------------+----------+----------+
; Name           ; Pin Type ; Pad to Core 0 ; Pad to Core 1 ; Pad to Input Register ; TCO      ; TCOE     ;
+----------------+----------+---------------+---------------+-----------------------+----------+----------+
; led[0]         ; Output   ; --            ; --            ; --                    ; --       ; --       ;
; led[1]         ; Output   ; --            ; --            ; --                    ; --       ; --       ;
; led[2]         ; Output   ; --            ; --            ; --                    ; --       ; --       ;
; led[3]         ; Output   ; --            ; --            ; --                    ; --       ; --       ;
; led[4]         ; Output   ; --            ; --            ; --                    ; --       ; --       ;
; led[5]         ; Output   ; --            ; --            ; --                    ; --       ; --       ;
; led[6]         ; Output   ; --            ; --            ; --                    ; --       ; --       ;
; led[7]         ; Output   ; --            ; --            ; --                    ; --       ; --       ;
; sdram_clock    ; Output   ; --            ; --            ; --                    ; --       ; --       ;
; sdram_addr[0]  ; Output   ; --            ; --            ; --                    ; (0) 0 ps ; --       ;
; sdram_addr[1]  ; Output   ; --            ; --            ; --                    ; (0) 0 ps ; --       ;
; sdram_addr[2]  ; Output   ; --            ; --            ; --                    ; (0) 0 ps ; --       ;
; sdram_addr[3]  ; Output   ; --            ; --            ; --                    ; (0) 0 ps ; --       ;
; sdram_addr[4]  ; Output   ; --            ; --            ; --                    ; (0) 0 ps ; --       ;
; sdram_addr[5]  ; Output   ; --            ; --            ; --                    ; (0) 0 ps ; --       ;
; sdram_addr[6]  ; Output   ; --            ; --            ; --                    ; (0) 0 ps ; --       ;
; sdram_addr[7]  ; Output   ; --            ; --            ; --                    ; (0) 0 ps ; --       ;
; sdram_addr[8]  ; Output   ; --            ; --            ; --                    ; (0) 0 ps ; --       ;
; sdram_addr[9]  ; Output   ; --            ; --            ; --                    ; (0) 0 ps ; --       ;
; sdram_addr[10] ; Output   ; --            ; --            ; --                    ; (0) 0 ps ; --       ;
; sdram_addr[11] ; Output   ; --            ; --            ; --                    ; (0) 0 ps ; --       ;
; sdram_addr[12] ; Output   ; --            ; --            ; --                    ; (0) 0 ps ; --       ;
; sdram_ba[0]    ; Output   ; --            ; --            ; --                    ; (0) 0 ps ; --       ;
; sdram_ba[1]    ; Output   ; --            ; --            ; --                    ; (0) 0 ps ; --       ;
; sdram_cas_n    ; Output   ; --            ; --            ; --                    ; (0) 0 ps ; --       ;
; sdram_cke      ; Output   ; --            ; --            ; --                    ; --       ; --       ;
; sdram_cs_n     ; Output   ; --            ; --            ; --                    ; (0) 0 ps ; --       ;
; sdram_dqm[0]   ; Output   ; --            ; --            ; --                    ; (0) 0 ps ; --       ;
; sdram_dqm[1]   ; Output   ; --            ; --            ; --                    ; (0) 0 ps ; --       ;
; sdram_ras_n    ; Output   ; --            ; --            ; --                    ; (0) 0 ps ; --       ;
; sdram_we_n     ; Output   ; --            ; --            ; --                    ; (0) 0 ps ; --       ;
; sdram_dq[0]    ; Bidir    ; --            ; --            ; (0) 0 ps              ; (0) 0 ps ; (0) 0 ps ;
; sdram_dq[1]    ; Bidir    ; --            ; --            ; (0) 0 ps              ; (0) 0 ps ; (0) 0 ps ;
; sdram_dq[2]    ; Bidir    ; --            ; --            ; (0) 0 ps              ; (0) 0 ps ; (0) 0 ps ;
; sdram_dq[3]    ; Bidir    ; --            ; --            ; (0) 0 ps              ; (0) 0 ps ; (0) 0 ps ;
; sdram_dq[4]    ; Bidir    ; --            ; --            ; (0) 0 ps              ; (0) 0 ps ; (0) 0 ps ;
; sdram_dq[5]    ; Bidir    ; --            ; --            ; (0) 0 ps              ; (0) 0 ps ; (0) 0 ps ;
; sdram_dq[6]    ; Bidir    ; --            ; --            ; (0) 0 ps              ; (0) 0 ps ; (0) 0 ps ;
; sdram_dq[7]    ; Bidir    ; --            ; --            ; (0) 0 ps              ; (0) 0 ps ; (0) 0 ps ;
; sdram_dq[8]    ; Bidir    ; --            ; --            ; (0) 0 ps              ; (0) 0 ps ; (0) 0 ps ;
; sdram_dq[9]    ; Bidir    ; --            ; --            ; (0) 0 ps              ; (0) 0 ps ; (0) 0 ps ;
; sdram_dq[10]   ; Bidir    ; --            ; --            ; (0) 0 ps              ; (0) 0 ps ; (0) 0 ps ;
; sdram_dq[11]   ; Bidir    ; --            ; --            ; (0) 0 ps              ; (0) 0 ps ; (0) 0 ps ;
; sdram_dq[12]   ; Bidir    ; --            ; --            ; (0) 0 ps              ; (0) 0 ps ; (0) 0 ps ;
; sdram_dq[13]   ; Bidir    ; --            ; --            ; (0) 0 ps              ; (0) 0 ps ; (0) 0 ps ;
; sdram_dq[14]   ; Bidir    ; --            ; --            ; (0) 0 ps              ; (0) 0 ps ; (0) 0 ps ;
; sdram_dq[15]   ; Bidir    ; --            ; --            ; (0) 0 ps              ; (0) 0 ps ; (0) 0 ps ;
; clock50        ; Input    ; --            ; --            ; --                    ; --       ; --       ;
+----------------+----------+---------------+---------------+-----------------------+----------+----------+


+---------------------------------------------------+
; Pad To Core Delay Chain Fanout                    ;
+---------------------+-------------------+---------+
; Source Pin / Fanout ; Pad To Core Index ; Setting ;
+---------------------+-------------------+---------+
; sdram_dq[0]         ;                   ;         ;
; sdram_dq[1]         ;                   ;         ;
; sdram_dq[2]         ;                   ;         ;
; sdram_dq[3]         ;                   ;         ;
; sdram_dq[4]         ;                   ;         ;
; sdram_dq[5]         ;                   ;         ;
; sdram_dq[6]         ;                   ;         ;
; sdram_dq[7]         ;                   ;         ;
; sdram_dq[8]         ;                   ;         ;
; sdram_dq[9]         ;                   ;         ;
; sdram_dq[10]        ;                   ;         ;
; sdram_dq[11]        ;                   ;         ;
; sdram_dq[12]        ;                   ;         ;
; sdram_dq[13]        ;                   ;         ;
; sdram_dq[14]        ;                   ;         ;
; sdram_dq[15]        ;                   ;         ;
; clock50             ;                   ;         ;
+---------------------+-------------------+---------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Control Signals                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------+---------+---------------------------------------+--------+----------------------+------------------+---------------------------+
; Name                                                                                                                                                                                                                                                                                                                                                        ; Location              ; Fan-Out ; Usage                                 ; Global ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------+---------+---------------------------------------+--------+----------------------+------------------+---------------------------+
; PLL0:pll0|altpll:altpll_component|PLL0_altpll:auto_generated|wire_pll1_clk[0]                                                                                                                                                                                                                                                                               ; PLL_4                 ; 3625    ; Clock                                 ; yes    ; Global Clock         ; GCLK19           ; --                        ;
; PLL0:pll0|altpll:altpll_component|PLL0_altpll:auto_generated|wire_pll1_locked                                                                                                                                                                                                                                                                               ; PLL_4                 ; 2       ; Clock                                 ; no     ; --                   ; --               ; --                        ;
; altera_internal_jtag~TCKUTAP                                                                                                                                                                                                                                                                                                                                ; JTAG_X1_Y17_N0        ; 171     ; Clock                                 ; yes    ; Global Clock         ; GCLK1            ; --                        ;
; altera_internal_jtag~TMSUTAP                                                                                                                                                                                                                                                                                                                                ; JTAG_X1_Y17_N0        ; 22      ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; clock50                                                                                                                                                                                                                                                                                                                                                     ; PIN_R8                ; 1       ; Clock                                 ; no     ; --                   ; --               ; --                        ;
; oscillator:comb_3|oscillator_altint_osc_i57:oscillator_altint_osc_i57_component|wire_sd1_clkout                                                                                                                                                                                                                                                             ; OSCILLATOR_X1_Y17_N3  ; 21      ; Clock                                 ; yes    ; Global Clock         ; GCLK0            ; --                        ;
; qsys_block:qsys|altera_reset_controller:rst_controller|r_early_rst                                                                                                                                                                                                                                                                                          ; FF_X27_Y22_N5         ; 9       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; qsys_block:qsys|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                                                                                                                                                                           ; FF_X27_Y22_N21        ; 9       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; qsys_block:qsys|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                                                                                                                                                                           ; FF_X27_Y22_N21        ; 1351    ; Async. clear, Async. load             ; yes    ; Global Clock         ; GCLK3            ; --                        ;
; qsys_block:qsys|convolution_burst:convolution|burst_from_memory:kernel_weights|fsm.S2                                                                                                                                                                                                                                                                       ; FF_X27_Y9_N11         ; 36      ; Clock enable, Sync. load              ; no     ; --                   ; --               ; --                        ;
; qsys_block:qsys|convolution_burst:convolution|burst_from_memory:kernel_weights|m_burstcount[2]~14                                                                                                                                                                                                                                                           ; LCCOMB_X26_Y8_N18     ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; qsys_block:qsys|convolution_burst:convolution|convolution_calc:convolution|fp_add_tree:adder_tree|fp_add:adderc|WideNor2                                                                                                                                                                                                                                    ; LCCOMB_X23_Y23_N16    ; 7       ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; qsys_block:qsys|convolution_burst:convolution|convolution_calc:convolution|fp_add_tree:adder_tree|fp_add:adderc|zero_count:zc|node[3][8]~10                                                                                                                                                                                                                 ; LCCOMB_X24_Y21_N20    ; 5       ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; qsys_block:qsys|convolution_burst:convolution|convolution_calc:convolution|fp_add_tree:adder_tree|fp_add_tree:addera|fp_add:adderc|WideNor2                                                                                                                                                                                                                 ; LCCOMB_X26_Y26_N2     ; 7       ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; qsys_block:qsys|convolution_burst:convolution|convolution_calc:convolution|fp_add_tree:adder_tree|fp_add_tree:addera|fp_add:adderc|zero_count:zc|node[3][8]~12                                                                                                                                                                                              ; LCCOMB_X25_Y26_N22    ; 5       ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; qsys_block:qsys|convolution_burst:convolution|convolution_calc:convolution|fp_add_tree:adder_tree|fp_add_tree:addera|fp_add_tree:adderb|fp_add:adderc|WideNor2                                                                                                                                                                                              ; LCCOMB_X26_Y25_N4     ; 7       ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; qsys_block:qsys|convolution_burst:convolution|convolution_calc:convolution|fp_add_tree:adder_tree|fp_add_tree:addera|fp_add_tree:adderb|fp_add:adderc|zero_count:zc|node[3][8]~10                                                                                                                                                                           ; LCCOMB_X25_Y25_N6     ; 5       ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; qsys_block:qsys|convolution_burst:convolution|convolution_calc:convolution|fp_add_tree:adder_tree|fp_add_tree:addera|fp_add_tree:adderb|fp_add_tree:adderb|fp_add:addera|WideNor2                                                                                                                                                                           ; LCCOMB_X25_Y22_N4     ; 7       ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; qsys_block:qsys|convolution_burst:convolution|convolution_calc:convolution|fp_add_tree:adder_tree|fp_add_tree:addera|fp_add_tree:adderb|fp_add_tree:adderb|fp_add:addera|zero_count:zc|node[3][8]~3                                                                                                                                                         ; LCCOMB_X25_Y19_N6     ; 5       ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; qsys_block:qsys|convolution_burst:convolution|convolution_calc:convolution|fp_add_tree:adder_tree|fp_add_tree:adderb|fp_add:adderc|WideNor2                                                                                                                                                                                                                 ; LCCOMB_X19_Y27_N24    ; 7       ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; qsys_block:qsys|convolution_burst:convolution|convolution_calc:convolution|fp_add_tree:adder_tree|fp_add_tree:adderb|fp_add:adderc|zero_count:zc|node[3][8]~12                                                                                                                                                                                              ; LCCOMB_X17_Y27_N16    ; 5       ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; qsys_block:qsys|convolution_burst:convolution|convolution_calc:convolution|fp_add_tree:adder_tree|fp_add_tree:adderb|fp_add_tree:addera|fp_add:adderc|WideNor2                                                                                                                                                                                              ; LCCOMB_X10_Y24_N16    ; 7       ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; qsys_block:qsys|convolution_burst:convolution|convolution_calc:convolution|fp_add_tree:adder_tree|fp_add_tree:adderb|fp_add_tree:addera|fp_add:adderc|zero_count:zc|node[3][8]~11                                                                                                                                                                           ; LCCOMB_X10_Y24_N6     ; 5       ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; qsys_block:qsys|convolution_burst:convolution|convolution_calc:convolution|fp_add_tree:adder_tree|fp_add_tree:adderb|fp_add_tree:addera|fp_add_tree:addera|fp_add:addera|WideNor2                                                                                                                                                                           ; LCCOMB_X9_Y16_N2      ; 7       ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; qsys_block:qsys|convolution_burst:convolution|convolution_calc:convolution|fp_add_tree:adder_tree|fp_add_tree:adderb|fp_add_tree:addera|fp_add_tree:addera|fp_add:addera|zero_count:zc|node[3][8]~11                                                                                                                                                        ; LCCOMB_X7_Y16_N20     ; 5       ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; qsys_block:qsys|convolution_burst:convolution|convolution_calc:convolution|fp_add_tree:adder_tree|fp_add_tree:adderb|fp_add_tree:addera|fp_add_tree:adderb|fp_add:addera|WideNor2                                                                                                                                                                           ; LCCOMB_X10_Y22_N28    ; 7       ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; qsys_block:qsys|convolution_burst:convolution|convolution_calc:convolution|fp_add_tree:adder_tree|fp_add_tree:adderb|fp_add_tree:addera|fp_add_tree:adderb|fp_add:addera|zero_count:zc|node[3][8]~12                                                                                                                                                        ; LCCOMB_X9_Y22_N16     ; 5       ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; qsys_block:qsys|convolution_burst:convolution|convolution_calc:convolution|fp_add_tree:adder_tree|fp_add_tree:adderb|fp_add_tree:adderb|fp_add:adderc|WideNor2                                                                                                                                                                                              ; LCCOMB_X9_Y25_N28     ; 7       ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; qsys_block:qsys|convolution_burst:convolution|convolution_calc:convolution|fp_add_tree:adder_tree|fp_add_tree:adderb|fp_add_tree:adderb|fp_add:adderc|zero_count:zc|node[3][8]~11                                                                                                                                                                           ; LCCOMB_X12_Y25_N24    ; 5       ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; qsys_block:qsys|convolution_burst:convolution|convolution_calc:convolution|fp_add_tree:adder_tree|fp_add_tree:adderb|fp_add_tree:adderb|fp_add_tree:addera|fp_add:addera|WideNor2                                                                                                                                                                           ; LCCOMB_X19_Y23_N30    ; 7       ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; qsys_block:qsys|convolution_burst:convolution|convolution_calc:convolution|fp_add_tree:adder_tree|fp_add_tree:adderb|fp_add_tree:adderb|fp_add_tree:addera|fp_add:addera|zero_count:zc|node[3][8]~12                                                                                                                                                        ; LCCOMB_X20_Y23_N14    ; 5       ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; qsys_block:qsys|convolution_burst:convolution|convolution_calc:convolution|fp_add_tree:adder_tree|fp_add_tree:adderb|fp_add_tree:adderb|fp_add_tree:adderb|fp_add:addera|WideNor2                                                                                                                                                                           ; LCCOMB_X15_Y24_N12    ; 7       ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; qsys_block:qsys|convolution_burst:convolution|convolution_calc:convolution|fp_add_tree:adder_tree|fp_add_tree:adderb|fp_add_tree:adderb|fp_add_tree:adderb|fp_add:addera|zero_count:zc|node[3][8]~10                                                                                                                                                        ; LCCOMB_X17_Y24_N0     ; 5       ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; qsys_block:qsys|convolution_burst:convolution|convolution_calc:convolution|fp_mlt:my[0].mx[0].mlt|result~25                                                                                                                                                                                                                                                 ; LCCOMB_X14_Y19_N24    ; 15      ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; qsys_block:qsys|convolution_burst:convolution|convolution_calc:convolution|fp_mlt:my[0].mx[1].mlt|result~25                                                                                                                                                                                                                                                 ; LCCOMB_X14_Y23_N2     ; 15      ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; qsys_block:qsys|convolution_burst:convolution|convolution_calc:convolution|fp_mlt:my[0].mx[2].mlt|result~25                                                                                                                                                                                                                                                 ; LCCOMB_X17_Y20_N20    ; 15      ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; qsys_block:qsys|convolution_burst:convolution|convolution_calc:convolution|fp_mlt:my[1].mx[0].mlt|result~25                                                                                                                                                                                                                                                 ; LCCOMB_X14_Y21_N26    ; 15      ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; qsys_block:qsys|convolution_burst:convolution|convolution_calc:convolution|fp_mlt:my[1].mx[1].mlt|result~25                                                                                                                                                                                                                                                 ; LCCOMB_X14_Y18_N30    ; 15      ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; qsys_block:qsys|convolution_burst:convolution|convolution_calc:convolution|fp_mlt:my[1].mx[2].mlt|result~25                                                                                                                                                                                                                                                 ; LCCOMB_X18_Y18_N4     ; 15      ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; qsys_block:qsys|convolution_burst:convolution|convolution_calc:convolution|fp_mlt:my[2].mx[0].mlt|result~25                                                                                                                                                                                                                                                 ; LCCOMB_X14_Y15_N4     ; 15      ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; qsys_block:qsys|convolution_burst:convolution|convolution_calc:convolution|fp_mlt:my[2].mx[1].mlt|result~25                                                                                                                                                                                                                                                 ; LCCOMB_X14_Y15_N2     ; 15      ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; qsys_block:qsys|convolution_burst:convolution|convolution_calc:convolution|fp_mlt:my[2].mx[2].mlt|result~9                                                                                                                                                                                                                                                  ; LCCOMB_X14_Y15_N16    ; 15      ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; qsys_block:qsys|convolution_burst:convolution|convolution_csr:csr|burst_count[1]~0                                                                                                                                                                                                                                                                          ; LCCOMB_X31_Y10_N0     ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; qsys_block:qsys|convolution_burst:convolution|convolution_csr:csr|destination_pointer[23]~0                                                                                                                                                                                                                                                                 ; LCCOMB_X31_Y11_N30    ; 32      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; qsys_block:qsys|convolution_burst:convolution|convolution_csr:csr|kernel_pointer[23]~0                                                                                                                                                                                                                                                                      ; LCCOMB_X31_Y12_N30    ; 32      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; qsys_block:qsys|convolution_burst:convolution|convolution_csr:csr|pad[2]~0                                                                                                                                                                                                                                                                                  ; LCCOMB_X30_Y12_N20    ; 3       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; qsys_block:qsys|convolution_burst:convolution|convolution_csr:csr|s_readdata[0]~19                                                                                                                                                                                                                                                                          ; LCCOMB_X31_Y11_N20    ; 32      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; qsys_block:qsys|convolution_burst:convolution|convolution_csr:csr|s_readdata[28]~60                                                                                                                                                                                                                                                                         ; LCCOMB_X35_Y12_N6     ; 8       ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; qsys_block:qsys|convolution_burst:convolution|convolution_csr:csr|s_readdata[9]~59                                                                                                                                                                                                                                                                          ; LCCOMB_X30_Y10_N30    ; 4       ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; qsys_block:qsys|convolution_burst:convolution|convolution_csr:csr|source_pointer[23]~0                                                                                                                                                                                                                                                                      ; LCCOMB_X30_Y12_N16    ; 32      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; qsys_block:qsys|convolution_burst:convolution|convolution_csr:csr|word_size[0]~0                                                                                                                                                                                                                                                                            ; LCCOMB_X30_Y12_N26    ; 24      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; qsys_block:qsys|convolution_burst:convolution|convolution_csr:csr|xres[0]~0                                                                                                                                                                                                                                                                                 ; LCCOMB_X30_Y13_N12    ; 12      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; qsys_block:qsys|convolution_burst:convolution|convolution_csr:csr|xres_select[2]~0                                                                                                                                                                                                                                                                          ; LCCOMB_X30_Y12_N28    ; 3       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; qsys_block:qsys|convolution_burst:convolution|convolution_csr:csr|yres[11]~0                                                                                                                                                                                                                                                                                ; LCCOMB_X30_Y12_N12    ; 12      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; qsys_block:qsys|convolution_burst:convolution|fp_add:adder|WideNor2                                                                                                                                                                                                                                                                                         ; LCCOMB_X18_Y12_N8     ; 7       ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; qsys_block:qsys|convolution_burst:convolution|fp_add:adder|result_valid                                                                                                                                                                                                                                                                                     ; FF_X21_Y12_N29        ; 11      ; Clock enable, Write enable            ; no     ; --                   ; --               ; --                        ;
; qsys_block:qsys|convolution_burst:convolution|fp_add:adder|zero_count:zc|node[3][8]~13                                                                                                                                                                                                                                                                      ; LCCOMB_X19_Y12_N30    ; 5       ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; qsys_block:qsys|convolution_burst:convolution|pad_video:pad_video|conv_data_shift                                                                                                                                                                                                                                                                           ; FF_X24_Y16_N9         ; 332     ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; qsys_block:qsys|convolution_burst:convolution|pad_video:pad_video|conv_enable_calc~1                                                                                                                                                                                                                                                                        ; LCCOMB_X25_Y13_N10    ; 1       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; qsys_block:qsys|convolution_burst:convolution|pad_video:pad_video|fsm.S1                                                                                                                                                                                                                                                                                    ; FF_X25_Y13_N13        ; 52      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; qsys_block:qsys|convolution_burst:convolution|pad_video:pad_video|xres_count[10]~37                                                                                                                                                                                                                                                                         ; LCCOMB_X25_Y13_N22    ; 12      ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; qsys_block:qsys|convolution_burst:convolution|pad_video:pad_video|xres_count[11]~39                                                                                                                                                                                                                                                                         ; LCCOMB_X25_Y13_N18    ; 12      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; qsys_block:qsys|convolution_burst:convolution|pad_video:pad_video|yres_count[11]~37                                                                                                                                                                                                                                                                         ; LCCOMB_X26_Y12_N2     ; 12      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; qsys_block:qsys|convolution_burst:convolution|stream_from_memory:from_memory1|fsm.S2                                                                                                                                                                                                                                                                        ; FF_X29_Y10_N25        ; 64      ; Clock enable, Sync. load              ; no     ; --                   ; --               ; --                        ;
; qsys_block:qsys|convolution_burst:convolution|stream_from_memory:from_memory1|m_address[10]~47                                                                                                                                                                                                                                                              ; LCCOMB_X29_Y10_N16    ; 25      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; qsys_block:qsys|convolution_burst:convolution|stream_from_memory:from_memory1|m_burstcount[7]~2                                                                                                                                                                                                                                                             ; LCCOMB_X29_Y10_N6     ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; qsys_block:qsys|convolution_burst:convolution|stream_from_memory:from_memory1|scfifo:src_rd_fifo|scfifo_rnv:auto_generated|a_dpfifo_efv:dpfifo|cntr_1ab:rd_ptr_msb|_~0                                                                                                                                                                                      ; LCCOMB_X20_Y16_N28    ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; qsys_block:qsys|convolution_burst:convolution|stream_from_memory:from_memory1|scfifo:src_rd_fifo|scfifo_rnv:auto_generated|a_dpfifo_efv:dpfifo|cntr_2ab:wr_ptr|_~0                                                                                                                                                                                          ; LCCOMB_X23_Y16_N30    ; 9       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; qsys_block:qsys|convolution_burst:convolution|stream_from_memory:from_memory1|scfifo:src_rd_fifo|scfifo_rnv:auto_generated|a_dpfifo_efv:dpfifo|cntr_ea7:usedw_counter|_~0                                                                                                                                                                                   ; LCCOMB_X28_Y12_N28    ; 9       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; qsys_block:qsys|convolution_burst:convolution|stream_from_memory:from_memory1|scfifo:src_rd_fifo|scfifo_rnv:auto_generated|a_dpfifo_efv:dpfifo|rd_ptr_lsb~1                                                                                                                                                                                                 ; LCCOMB_X24_Y14_N2     ; 1       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; qsys_block:qsys|convolution_burst:convolution|stream_from_memory:from_memory1|word_size_reg[13]~2                                                                                                                                                                                                                                                           ; LCCOMB_X29_Y10_N8     ; 24      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; qsys_block:qsys|convolution_burst:convolution|stream_from_memory:from_memory2|fsm.S2                                                                                                                                                                                                                                                                        ; FF_X30_Y8_N21         ; 64      ; Clock enable, Sync. load              ; no     ; --                   ; --               ; --                        ;
; qsys_block:qsys|convolution_burst:convolution|stream_from_memory:from_memory2|m_address[30]~47                                                                                                                                                                                                                                                              ; LCCOMB_X30_Y6_N2      ; 25      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; qsys_block:qsys|convolution_burst:convolution|stream_from_memory:from_memory2|m_burstcount[7]~2                                                                                                                                                                                                                                                             ; LCCOMB_X30_Y6_N4      ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; qsys_block:qsys|convolution_burst:convolution|stream_from_memory:from_memory2|scfifo:src_rd_fifo|scfifo_rnv:auto_generated|a_dpfifo_efv:dpfifo|cntr_1ab:rd_ptr_msb|_~0                                                                                                                                                                                      ; LCCOMB_X21_Y14_N28    ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; qsys_block:qsys|convolution_burst:convolution|stream_from_memory:from_memory2|scfifo:src_rd_fifo|scfifo_rnv:auto_generated|a_dpfifo_efv:dpfifo|cntr_2ab:wr_ptr|_~0                                                                                                                                                                                          ; LCCOMB_X21_Y13_N30    ; 9       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; qsys_block:qsys|convolution_burst:convolution|stream_from_memory:from_memory2|scfifo:src_rd_fifo|scfifo_rnv:auto_generated|a_dpfifo_efv:dpfifo|cntr_ea7:usedw_counter|_~0                                                                                                                                                                                   ; LCCOMB_X25_Y11_N28    ; 9       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; qsys_block:qsys|convolution_burst:convolution|stream_from_memory:from_memory2|scfifo:src_rd_fifo|scfifo_rnv:auto_generated|a_dpfifo_efv:dpfifo|rd_ptr_lsb~1                                                                                                                                                                                                 ; LCCOMB_X21_Y14_N2     ; 1       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; qsys_block:qsys|convolution_burst:convolution|stream_from_memory:from_memory2|word_size_reg[9]~2                                                                                                                                                                                                                                                            ; LCCOMB_X30_Y6_N20     ; 24      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; qsys_block:qsys|convolution_burst:convolution|stream_to_memory:to_memory|burst_count_reg[0]~0                                                                                                                                                                                                                                                               ; LCCOMB_X29_Y6_N30     ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; qsys_block:qsys|convolution_burst:convolution|stream_to_memory:to_memory|fsm.S2                                                                                                                                                                                                                                                                             ; FF_X29_Y9_N21         ; 59      ; Clock enable, Sync. load              ; no     ; --                   ; --               ; --                        ;
; qsys_block:qsys|convolution_burst:convolution|stream_to_memory:to_memory|m_burstcount[7]~13                                                                                                                                                                                                                                                                 ; LCCOMB_X29_Y6_N28     ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; qsys_block:qsys|convolution_burst:convolution|stream_to_memory:to_memory|m_write                                                                                                                                                                                                                                                                            ; FF_X29_Y6_N25         ; 22      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; qsys_block:qsys|convolution_burst:convolution|stream_to_memory:to_memory|m_writedata[0]~0                                                                                                                                                                                                                                                                   ; LCCOMB_X30_Y8_N0      ; 1       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; qsys_block:qsys|convolution_burst:convolution|stream_to_memory:to_memory|scfifo:src_rd_fifo|scfifo_rnv:auto_generated|a_dpfifo_efv:dpfifo|cntr_1ab:rd_ptr_msb|_~0                                                                                                                                                                                           ; LCCOMB_X23_Y12_N2     ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; qsys_block:qsys|convolution_burst:convolution|stream_to_memory:to_memory|scfifo:src_rd_fifo|scfifo_rnv:auto_generated|a_dpfifo_efv:dpfifo|cntr_2ab:wr_ptr|_~0                                                                                                                                                                                               ; LCCOMB_X21_Y12_N30    ; 9       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; qsys_block:qsys|convolution_burst:convolution|stream_to_memory:to_memory|scfifo:src_rd_fifo|scfifo_rnv:auto_generated|a_dpfifo_efv:dpfifo|cntr_ea7:usedw_counter|_~0                                                                                                                                                                                        ; LCCOMB_X28_Y9_N28     ; 9       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; qsys_block:qsys|convolution_burst:convolution|stream_to_memory:to_memory|scfifo:src_rd_fifo|scfifo_rnv:auto_generated|a_dpfifo_efv:dpfifo|rd_ptr_lsb~1                                                                                                                                                                                                      ; LCCOMB_X24_Y12_N16    ; 1       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; qsys_block:qsys|convolution_burst:convolution|stream_to_memory:to_memory|word_counter[5]~30                                                                                                                                                                                                                                                                 ; LCCOMB_X30_Y8_N14     ; 24      ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; qsys_block:qsys|convolution_burst:convolution|stream_to_memory:to_memory|word_counter[5]~31                                                                                                                                                                                                                                                                 ; LCCOMB_X29_Y9_N30     ; 24      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; qsys_block:qsys|qsys_block_jtag_uart:jtag_uart|alt_jtag_atlantic:qsys_block_jtag_uart_alt_jtag_atlantic|r_ena~0                                                                                                                                                                                                                                             ; LCCOMB_X30_Y21_N0     ; 1       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; qsys_block:qsys|qsys_block_jtag_uart:jtag_uart|alt_jtag_atlantic:qsys_block_jtag_uart_alt_jtag_atlantic|td_shift[0]~4                                                                                                                                                                                                                                       ; LCCOMB_X27_Y21_N14    ; 21      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; qsys_block:qsys|qsys_block_jtag_uart:jtag_uart|alt_jtag_atlantic:qsys_block_jtag_uart_alt_jtag_atlantic|wdata[1]~1                                                                                                                                                                                                                                          ; LCCOMB_X27_Y21_N12    ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; qsys_block:qsys|qsys_block_jtag_uart:jtag_uart|alt_jtag_atlantic:qsys_block_jtag_uart_alt_jtag_atlantic|write_stalled~1                                                                                                                                                                                                                                     ; LCCOMB_X27_Y21_N4     ; 5       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; qsys_block:qsys|qsys_block_jtag_uart:jtag_uart|fifo_wr                                                                                                                                                                                                                                                                                                      ; FF_X32_Y18_N25        ; 15      ; Clock enable, Write enable            ; no     ; --                   ; --               ; --                        ;
; qsys_block:qsys|qsys_block_jtag_uart:jtag_uart|ien_AF~2                                                                                                                                                                                                                                                                                                     ; LCCOMB_X36_Y14_N8     ; 3       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; qsys_block:qsys|qsys_block_jtag_uart:jtag_uart|qsys_block_jtag_uart_scfifo_r:the_qsys_block_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state|_~4                                                                                                                                                     ; LCCOMB_X30_Y17_N8     ; 6       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; qsys_block:qsys|qsys_block_jtag_uart:jtag_uart|qsys_block_jtag_uart_scfifo_w:the_qsys_block_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state|_~0                                                                                                                                                     ; LCCOMB_X31_Y21_N4     ; 6       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; qsys_block:qsys|qsys_block_jtag_uart:jtag_uart|r_val~0                                                                                                                                                                                                                                                                                                      ; LCCOMB_X30_Y21_N4     ; 11      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; qsys_block:qsys|qsys_block_jtag_uart:jtag_uart|read_0                                                                                                                                                                                                                                                                                                       ; FF_X32_Y18_N29        ; 16      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; qsys_block:qsys|qsys_block_jtag_uart:jtag_uart|rvalid~0                                                                                                                                                                                                                                                                                                     ; LCCOMB_X32_Y18_N30    ; 11      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; qsys_block:qsys|qsys_block_jtag_uart:jtag_uart|wr_rfifo                                                                                                                                                                                                                                                                                                     ; LCCOMB_X32_Y18_N22    ; 13      ; Clock enable, Write enable            ; no     ; --                   ; --               ; --                        ;
; qsys_block:qsys|qsys_block_led:led|always0~3                                                                                                                                                                                                                                                                                                                ; LCCOMB_X35_Y13_N26    ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2e_debug_mem_slave_agent_rsp_fifo|mem_used[1]~0                                                                                                                                                                                                                    ; LCCOMB_X36_Y18_N8     ; 4       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_ram_s1_agent_rsp_fifo|mem_used[1]~0                                                                                                                                                                                                                             ; LCCOMB_X35_Y15_N12    ; 4       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|internal_out_ready~0                                                                                                                                                                                                                         ; LCCOMB_X20_Y11_N10    ; 20      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|mem~208                                                                                                                                                                                                                                      ; LCCOMB_X8_Y8_N30      ; 16      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|mem~209                                                                                                                                                                                                                                      ; LCCOMB_X8_Y8_N20      ; 16      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|mem~210                                                                                                                                                                                                                                      ; LCCOMB_X8_Y8_N6       ; 16      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|mem~211                                                                                                                                                                                                                                      ; LCCOMB_X8_Y8_N16      ; 16      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|mem~212                                                                                                                                                                                                                                      ; LCCOMB_X8_Y8_N14      ; 16      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|mem~213                                                                                                                                                                                                                                      ; LCCOMB_X8_Y8_N24      ; 16      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|mem~214                                                                                                                                                                                                                                      ; LCCOMB_X8_Y8_N22      ; 16      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|mem~215                                                                                                                                                                                                                                      ; LCCOMB_X8_Y8_N28      ; 16      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|write                                                                                                                                                                                                                                        ; LCCOMB_X11_Y8_N12     ; 12      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|always0~2                                                                                                                                                                                                                                      ; LCCOMB_X20_Y11_N20    ; 23      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|always1~0                                                                                                                                                                                                                                      ; LCCOMB_X21_Y10_N24    ; 23      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|always2~0                                                                                                                                                                                                                                      ; LCCOMB_X19_Y10_N18    ; 23      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|always3~0                                                                                                                                                                                                                                      ; LCCOMB_X19_Y10_N0     ; 23      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|always4~0                                                                                                                                                                                                                                      ; LCCOMB_X19_Y8_N20     ; 23      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|always5~0                                                                                                                                                                                                                                      ; LCCOMB_X19_Y8_N6      ; 23      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|always6~0                                                                                                                                                                                                                                      ; LCCOMB_X21_Y9_N28     ; 23      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                    ; FF_X21_Y10_N21        ; 26      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem_used[6]~3                                                                                                                                                                                                                                  ; LCCOMB_X21_Y10_N14    ; 6       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|read~0                                                                                                                                                                                                                                         ; LCCOMB_X20_Y11_N22    ; 25      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|NON_PIPELINED_INPUTS.load_next_cmd                                                                                                                        ; LCCOMB_X28_Y10_N22    ; 31      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|load_next_out_cmd                                                                                                                                         ; LCCOMB_X28_Y10_N10    ; 76      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:convolution_read_master_1_agent|av_readdatavalid~0                                                                                                                                                                                                                ; LCCOMB_X23_Y14_N2     ; 11      ; Clock enable, Write enable            ; no     ; --                   ; --               ; --                        ;
; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:convolution_read_master_2_agent|av_readdatavalid~0                                                                                                                                                                                                                ; LCCOMB_X23_Y14_N24    ; 11      ; Clock enable, Write enable            ; no     ; --                   ; --               ; --                        ;
; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:convolution_read_master_3_agent|av_readdatavalid~3                                                                                                                                                                                                                ; LCCOMB_X23_Y14_N26    ; 145     ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:convolution_read_master_1_translator|address_register[11]~24                                                                                                                                                                                                 ; LCCOMB_X25_Y5_N30     ; 33      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:convolution_read_master_1_translator|always4~0                                                                                                                                                                                                               ; LCCOMB_X25_Y5_N16     ; 65      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:convolution_read_master_2_translator|address_register[23]~24                                                                                                                                                                                                 ; LCCOMB_X26_Y6_N8      ; 33      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:convolution_read_master_2_translator|always4~0                                                                                                                                                                                                               ; LCCOMB_X26_Y6_N30     ; 65      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:convolution_read_master_3_translator|address_register[18]~24                                                                                                                                                                                                 ; LCCOMB_X28_Y9_N0      ; 33      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:convolution_read_master_3_translator|always4~0                                                                                                                                                                                                               ; LCCOMB_X28_Y9_N24     ; 60      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:convolution_write_master_1_translator|burstcount_register_lint[5]~12                                                                                                                                                                                         ; LCCOMB_X29_Y6_N14     ; 33      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:convolution_write_master_1_translator|burstcount_register_lint[5]~13                                                                                                                                                                                         ; LCCOMB_X29_Y6_N18     ; 32      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter~13                                                                                                                                                                      ; LCCOMB_X20_Y9_N2      ; 9       ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|last_packet_beat~6                                                                                                                                                                                    ; LCCOMB_X21_Y10_N22    ; 21      ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:nios2e_data_master_to_sdram_s1_cmd_width_adapter|byte_cnt_reg[1]~8                                                                                                                                                                                               ; LCCOMB_X32_Y10_N4     ; 49      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:nios2e_data_master_to_sdram_s1_cmd_width_adapter|use_reg                                                                                                                                                                                                         ; FF_X28_Y11_N29        ; 74      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:nios2e_instruction_master_to_sdram_s1_cmd_width_adapter|byte_cnt_reg[5]~20                                                                                                                                                                                       ; LCCOMB_X29_Y12_N4     ; 31      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:nios2e_instruction_master_to_sdram_s1_cmd_width_adapter|use_reg                                                                                                                                                                                                  ; FF_X29_Y12_N17        ; 39      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|qsys_block_mm_interconnect_0_cmd_mux_001:cmd_mux_001|altera_merlin_arbitrator:arb|top_priority_reg[0]~0                                                                                                                                                                                      ; LCCOMB_X36_Y18_N22    ; 2       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|qsys_block_mm_interconnect_0_cmd_mux_001:cmd_mux_001|update_grant~1                                                                                                                                                                                                                          ; LCCOMB_X36_Y18_N4     ; 4       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|qsys_block_mm_interconnect_0_cmd_mux_001:cmd_mux_002|altera_merlin_arbitrator:arb|top_priority_reg[0]~2                                                                                                                                                                                      ; LCCOMB_X36_Y11_N26    ; 2       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|qsys_block_mm_interconnect_0_cmd_mux_001:cmd_mux_002|update_grant~1                                                                                                                                                                                                                          ; LCCOMB_X35_Y15_N14    ; 4       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|qsys_block_mm_interconnect_0_cmd_mux_004:cmd_mux_004|altera_merlin_arbitrator:arb|top_priority_reg[5]~1                                                                                                                                                                                      ; LCCOMB_X27_Y10_N26    ; 6       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|qsys_block_mm_interconnect_0_cmd_mux_004:cmd_mux_004|update_grant~0                                                                                                                                                                                                                          ; LCCOMB_X28_Y10_N8     ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|qsys_block_mm_interconnect_0_rsp_demux_004:rsp_demux_004|src0_valid~1                                                                                                                                                                                                                        ; LCCOMB_X23_Y14_N22    ; 36      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|qsys_block_mm_interconnect_0_rsp_demux_004:rsp_demux_004|src1_valid                                                                                                                                                                                                                          ; LCCOMB_X23_Y14_N14    ; 20      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; qsys_block:qsys|qsys_block_nios2e:nios2e|qsys_block_nios2e_cpu:cpu|D_ctrl_mem8~1                                                                                                                                                                                                                                                                            ; LCCOMB_X34_Y14_N4     ; 12      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; qsys_block:qsys|qsys_block_nios2e:nios2e|qsys_block_nios2e_cpu:cpu|D_iw[2]                                                                                                                                                                                                                                                                                  ; FF_X34_Y16_N27        ; 26      ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; qsys_block:qsys|qsys_block_nios2e:nios2e|qsys_block_nios2e_cpu:cpu|E_alu_result~0                                                                                                                                                                                                                                                                           ; LCCOMB_X36_Y16_N14    ; 63      ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; qsys_block:qsys|qsys_block_nios2e:nios2e|qsys_block_nios2e_cpu:cpu|E_new_inst                                                                                                                                                                                                                                                                               ; FF_X37_Y14_N3         ; 42      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; qsys_block:qsys|qsys_block_nios2e:nios2e|qsys_block_nios2e_cpu:cpu|E_valid_from_R                                                                                                                                                                                                                                                                           ; FF_X37_Y14_N17        ; 18      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; qsys_block:qsys|qsys_block_nios2e:nios2e|qsys_block_nios2e_cpu:cpu|F_valid~0                                                                                                                                                                                                                                                                                ; LCCOMB_X28_Y16_N16    ; 34      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; qsys_block:qsys|qsys_block_nios2e:nios2e|qsys_block_nios2e_cpu:cpu|R_ctrl_hi_imm16                                                                                                                                                                                                                                                                          ; FF_X34_Y16_N15        ; 18      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; qsys_block:qsys|qsys_block_nios2e:nios2e|qsys_block_nios2e_cpu:cpu|R_ctrl_shift_rot                                                                                                                                                                                                                                                                         ; FF_X41_Y18_N13        ; 33      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; qsys_block:qsys|qsys_block_nios2e:nios2e|qsys_block_nios2e_cpu:cpu|R_src1~17                                                                                                                                                                                                                                                                                ; LCCOMB_X38_Y16_N10    ; 32      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; qsys_block:qsys|qsys_block_nios2e:nios2e|qsys_block_nios2e_cpu:cpu|R_src2_hi~0                                                                                                                                                                                                                                                                              ; LCCOMB_X39_Y14_N10    ; 15      ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; qsys_block:qsys|qsys_block_nios2e:nios2e|qsys_block_nios2e_cpu:cpu|W_alu_result[3]                                                                                                                                                                                                                                                                          ; FF_X38_Y13_N27        ; 66      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; qsys_block:qsys|qsys_block_nios2e:nios2e|qsys_block_nios2e_cpu:cpu|W_alu_result[4]                                                                                                                                                                                                                                                                          ; FF_X41_Y13_N17        ; 48      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; qsys_block:qsys|qsys_block_nios2e:nios2e|qsys_block_nios2e_cpu:cpu|W_alu_result[5]                                                                                                                                                                                                                                                                          ; FF_X43_Y15_N5         ; 29      ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; qsys_block:qsys|qsys_block_nios2e:nios2e|qsys_block_nios2e_cpu:cpu|W_rf_wren                                                                                                                                                                                                                                                                                ; LCCOMB_X32_Y13_N4     ; 2       ; Write enable                          ; no     ; --                   ; --               ; --                        ;
; qsys_block:qsys|qsys_block_nios2e:nios2e|qsys_block_nios2e_cpu:cpu|W_valid                                                                                                                                                                                                                                                                                  ; FF_X37_Y14_N7         ; 27      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; qsys_block:qsys|qsys_block_nios2e:nios2e|qsys_block_nios2e_cpu:cpu|av_ld_byte0_data[3]~0                                                                                                                                                                                                                                                                    ; LCCOMB_X31_Y16_N2     ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; qsys_block:qsys|qsys_block_nios2e:nios2e|qsys_block_nios2e_cpu:cpu|av_ld_byte1_data_en~0                                                                                                                                                                                                                                                                    ; LCCOMB_X31_Y16_N30    ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; qsys_block:qsys|qsys_block_nios2e:nios2e|qsys_block_nios2e_cpu:cpu|av_ld_rshift8~1                                                                                                                                                                                                                                                                          ; LCCOMB_X32_Y15_N22    ; 26      ; Clock enable, Sync. load              ; no     ; --                   ; --               ; --                        ;
; qsys_block:qsys|qsys_block_nios2e:nios2e|qsys_block_nios2e_cpu:cpu|qsys_block_nios2e_cpu_nios2_oci:the_qsys_block_nios2e_cpu_nios2_oci|address[8]                                                                                                                                                                                                           ; FF_X36_Y17_N25        ; 36      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; qsys_block:qsys|qsys_block_nios2e:nios2e|qsys_block_nios2e_cpu:cpu|qsys_block_nios2e_cpu_nios2_oci:the_qsys_block_nios2e_cpu_nios2_oci|qsys_block_nios2e_cpu_debug_slave_wrapper:the_qsys_block_nios2e_cpu_debug_slave_wrapper|qsys_block_nios2e_cpu_debug_slave_sysclk:the_qsys_block_nios2e_cpu_debug_slave_sysclk|jxuir                                  ; FF_X36_Y23_N23        ; 2       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; qsys_block:qsys|qsys_block_nios2e:nios2e|qsys_block_nios2e_cpu:cpu|qsys_block_nios2e_cpu_nios2_oci:the_qsys_block_nios2e_cpu_nios2_oci|qsys_block_nios2e_cpu_debug_slave_wrapper:the_qsys_block_nios2e_cpu_debug_slave_wrapper|qsys_block_nios2e_cpu_debug_slave_sysclk:the_qsys_block_nios2e_cpu_debug_slave_sysclk|take_action_ocimem_a                   ; LCCOMB_X38_Y20_N16    ; 4       ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; qsys_block:qsys|qsys_block_nios2e:nios2e|qsys_block_nios2e_cpu:cpu|qsys_block_nios2e_cpu_nios2_oci:the_qsys_block_nios2e_cpu_nios2_oci|qsys_block_nios2e_cpu_debug_slave_wrapper:the_qsys_block_nios2e_cpu_debug_slave_wrapper|qsys_block_nios2e_cpu_debug_slave_sysclk:the_qsys_block_nios2e_cpu_debug_slave_sysclk|take_action_ocimem_a~0                 ; LCCOMB_X36_Y23_N16    ; 13      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; qsys_block:qsys|qsys_block_nios2e:nios2e|qsys_block_nios2e_cpu:cpu|qsys_block_nios2e_cpu_nios2_oci:the_qsys_block_nios2e_cpu_nios2_oci|qsys_block_nios2e_cpu_debug_slave_wrapper:the_qsys_block_nios2e_cpu_debug_slave_wrapper|qsys_block_nios2e_cpu_debug_slave_sysclk:the_qsys_block_nios2e_cpu_debug_slave_sysclk|take_action_ocimem_b                   ; LCCOMB_X36_Y23_N2     ; 35      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; qsys_block:qsys|qsys_block_nios2e:nios2e|qsys_block_nios2e_cpu:cpu|qsys_block_nios2e_cpu_nios2_oci:the_qsys_block_nios2e_cpu_nios2_oci|qsys_block_nios2e_cpu_debug_slave_wrapper:the_qsys_block_nios2e_cpu_debug_slave_wrapper|qsys_block_nios2e_cpu_debug_slave_sysclk:the_qsys_block_nios2e_cpu_debug_slave_sysclk|update_jdo_strobe                      ; FF_X36_Y23_N27        ; 39      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; qsys_block:qsys|qsys_block_nios2e:nios2e|qsys_block_nios2e_cpu:cpu|qsys_block_nios2e_cpu_nios2_oci:the_qsys_block_nios2e_cpu_nios2_oci|qsys_block_nios2e_cpu_debug_slave_wrapper:the_qsys_block_nios2e_cpu_debug_slave_wrapper|qsys_block_nios2e_cpu_debug_slave_tck:the_qsys_block_nios2e_cpu_debug_slave_tck|sr[33]~29                                    ; LCCOMB_X34_Y24_N24    ; 18      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; qsys_block:qsys|qsys_block_nios2e:nios2e|qsys_block_nios2e_cpu:cpu|qsys_block_nios2e_cpu_nios2_oci:the_qsys_block_nios2e_cpu_nios2_oci|qsys_block_nios2e_cpu_debug_slave_wrapper:the_qsys_block_nios2e_cpu_debug_slave_wrapper|qsys_block_nios2e_cpu_debug_slave_tck:the_qsys_block_nios2e_cpu_debug_slave_tck|sr[37]~21                                    ; LCCOMB_X34_Y24_N12    ; 2       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; qsys_block:qsys|qsys_block_nios2e:nios2e|qsys_block_nios2e_cpu:cpu|qsys_block_nios2e_cpu_nios2_oci:the_qsys_block_nios2e_cpu_nios2_oci|qsys_block_nios2e_cpu_debug_slave_wrapper:the_qsys_block_nios2e_cpu_debug_slave_wrapper|qsys_block_nios2e_cpu_debug_slave_tck:the_qsys_block_nios2e_cpu_debug_slave_tck|sr[4]~13                                     ; LCCOMB_X34_Y24_N8     ; 13      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; qsys_block:qsys|qsys_block_nios2e:nios2e|qsys_block_nios2e_cpu:cpu|qsys_block_nios2e_cpu_nios2_oci:the_qsys_block_nios2e_cpu_nios2_oci|qsys_block_nios2e_cpu_debug_slave_wrapper:the_qsys_block_nios2e_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:qsys_block_nios2e_cpu_debug_slave_phy|virtual_state_sdr~0                                             ; LCCOMB_X34_Y24_N6     ; 39      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; qsys_block:qsys|qsys_block_nios2e:nios2e|qsys_block_nios2e_cpu:cpu|qsys_block_nios2e_cpu_nios2_oci:the_qsys_block_nios2e_cpu_nios2_oci|qsys_block_nios2e_cpu_debug_slave_wrapper:the_qsys_block_nios2e_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:qsys_block_nios2e_cpu_debug_slave_phy|virtual_state_uir~0                                             ; LCCOMB_X36_Y23_N0     ; 4       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; qsys_block:qsys|qsys_block_nios2e:nios2e|qsys_block_nios2e_cpu:cpu|qsys_block_nios2e_cpu_nios2_oci:the_qsys_block_nios2e_cpu_nios2_oci|qsys_block_nios2e_cpu_nios2_avalon_reg:the_qsys_block_nios2e_cpu_nios2_avalon_reg|take_action_oci_intr_mask_reg~0                                                                                                    ; LCCOMB_X34_Y21_N4     ; 2       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; qsys_block:qsys|qsys_block_nios2e:nios2e|qsys_block_nios2e_cpu:cpu|qsys_block_nios2e_cpu_nios2_oci:the_qsys_block_nios2e_cpu_nios2_oci|qsys_block_nios2e_cpu_nios2_oci_break:the_qsys_block_nios2e_cpu_nios2_oci_break|break_readreg[2]~1                                                                                                                   ; LCCOMB_X36_Y23_N8     ; 61      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; qsys_block:qsys|qsys_block_nios2e:nios2e|qsys_block_nios2e_cpu:cpu|qsys_block_nios2e_cpu_nios2_oci:the_qsys_block_nios2e_cpu_nios2_oci|qsys_block_nios2e_cpu_nios2_ocimem:the_qsys_block_nios2e_cpu_nios2_ocimem|MonDReg[0]~13                                                                                                                              ; LCCOMB_X36_Y23_N6     ; 32      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; qsys_block:qsys|qsys_block_nios2e:nios2e|qsys_block_nios2e_cpu:cpu|qsys_block_nios2e_cpu_nios2_oci:the_qsys_block_nios2e_cpu_nios2_oci|qsys_block_nios2e_cpu_nios2_ocimem:the_qsys_block_nios2e_cpu_nios2_ocimem|ociram_reset_req                                                                                                                           ; LCCOMB_X34_Y18_N2     ; 2       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; qsys_block:qsys|qsys_block_nios2e:nios2e|qsys_block_nios2e_cpu:cpu|qsys_block_nios2e_cpu_nios2_oci:the_qsys_block_nios2e_cpu_nios2_oci|qsys_block_nios2e_cpu_nios2_ocimem:the_qsys_block_nios2e_cpu_nios2_ocimem|ociram_wr_en~1                                                                                                                             ; LCCOMB_X37_Y21_N30    ; 2       ; Read enable, Write enable             ; no     ; --                   ; --               ; --                        ;
; qsys_block:qsys|qsys_block_onchip_ram:onchip_ram|wren~0                                                                                                                                                                                                                                                                                                     ; LCCOMB_X35_Y15_N28    ; 8       ; Read enable, Write enable             ; no     ; --                   ; --               ; --                        ;
; qsys_block:qsys|qsys_block_sdram:sdram|Selector27~6                                                                                                                                                                                                                                                                                                         ; LCCOMB_X12_Y7_N24     ; 2       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; qsys_block:qsys|qsys_block_sdram:sdram|Selector34~2                                                                                                                                                                                                                                                                                                         ; LCCOMB_X15_Y7_N16     ; 2       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; qsys_block:qsys|qsys_block_sdram:sdram|WideOr16~0                                                                                                                                                                                                                                                                                                           ; LCCOMB_X14_Y6_N6      ; 4       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; qsys_block:qsys|qsys_block_sdram:sdram|active_rnw~2                                                                                                                                                                                                                                                                                                         ; LCCOMB_X14_Y7_N30     ; 43      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; qsys_block:qsys|qsys_block_sdram:sdram|m_addr[2]~2                                                                                                                                                                                                                                                                                                          ; LCCOMB_X12_Y7_N8      ; 13      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; qsys_block:qsys|qsys_block_sdram:sdram|m_state.000000010                                                                                                                                                                                                                                                                                                    ; FF_X14_Y7_N1          ; 32      ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; qsys_block:qsys|qsys_block_sdram:sdram|m_state.000010000                                                                                                                                                                                                                                                                                                    ; FF_X16_Y7_N31         ; 41      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; qsys_block:qsys|qsys_block_sdram:sdram|m_state.001000000                                                                                                                                                                                                                                                                                                    ; FF_X12_Y6_N21         ; 19      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; qsys_block:qsys|qsys_block_sdram:sdram|oe                                                                                                                                                                                                                                                                                                                   ; DDIOOECELL_X0_Y23_N19 ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; qsys_block:qsys|qsys_block_sdram:sdram|oe~_Duplicate_1                                                                                                                                                                                                                                                                                                      ; DDIOOECELL_X0_Y23_N26 ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; qsys_block:qsys|qsys_block_sdram:sdram|oe~_Duplicate_10                                                                                                                                                                                                                                                                                                     ; DDIOOECELL_X1_Y0_N5   ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; qsys_block:qsys|qsys_block_sdram:sdram|oe~_Duplicate_11                                                                                                                                                                                                                                                                                                     ; DDIOOECELL_X1_Y0_N12  ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; qsys_block:qsys|qsys_block_sdram:sdram|oe~_Duplicate_12                                                                                                                                                                                                                                                                                                     ; DDIOOECELL_X14_Y0_N26 ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; qsys_block:qsys|qsys_block_sdram:sdram|oe~_Duplicate_13                                                                                                                                                                                                                                                                                                     ; DDIOOECELL_X1_Y0_N19  ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; qsys_block:qsys|qsys_block_sdram:sdram|oe~_Duplicate_14                                                                                                                                                                                                                                                                                                     ; DDIOOECELL_X1_Y0_N26  ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; qsys_block:qsys|qsys_block_sdram:sdram|oe~_Duplicate_15                                                                                                                                                                                                                                                                                                     ; DDIOOECELL_X0_Y12_N12 ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; qsys_block:qsys|qsys_block_sdram:sdram|oe~_Duplicate_2                                                                                                                                                                                                                                                                                                      ; DDIOOECELL_X18_Y0_N12 ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; qsys_block:qsys|qsys_block_sdram:sdram|oe~_Duplicate_3                                                                                                                                                                                                                                                                                                      ; DDIOOECELL_X0_Y7_N12  ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; qsys_block:qsys|qsys_block_sdram:sdram|oe~_Duplicate_4                                                                                                                                                                                                                                                                                                      ; DDIOOECELL_X0_Y12_N5  ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; qsys_block:qsys|qsys_block_sdram:sdram|oe~_Duplicate_5                                                                                                                                                                                                                                                                                                      ; DDIOOECELL_X0_Y15_N5  ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; qsys_block:qsys|qsys_block_sdram:sdram|oe~_Duplicate_6                                                                                                                                                                                                                                                                                                      ; DDIOOECELL_X0_Y15_N12 ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; qsys_block:qsys|qsys_block_sdram:sdram|oe~_Duplicate_7                                                                                                                                                                                                                                                                                                      ; DDIOOECELL_X16_Y0_N19 ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; qsys_block:qsys|qsys_block_sdram:sdram|oe~_Duplicate_8                                                                                                                                                                                                                                                                                                      ; DDIOOECELL_X5_Y0_N19  ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; qsys_block:qsys|qsys_block_sdram:sdram|oe~_Duplicate_9                                                                                                                                                                                                                                                                                                      ; DDIOOECELL_X3_Y0_N5   ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; qsys_block:qsys|qsys_block_sdram:sdram|qsys_block_sdram_input_efifo_module:the_qsys_block_sdram_input_efifo_module|entry_0[42]~0                                                                                                                                                                                                                            ; LCCOMB_X14_Y5_N22     ; 43      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; qsys_block:qsys|qsys_block_sdram:sdram|qsys_block_sdram_input_efifo_module:the_qsys_block_sdram_input_efifo_module|entry_1[42]~0                                                                                                                                                                                                                            ; LCCOMB_X14_Y5_N4      ; 43      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                                    ; FF_X28_Y23_N7         ; 59      ; Async. clear                          ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_proc~0                         ; LCCOMB_X30_Y25_N30    ; 4       ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena                           ; LCCOMB_X30_Y25_N4     ; 4       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~0                         ; LCCOMB_X28_Y24_N14    ; 6       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~1            ; LCCOMB_X29_Y25_N0     ; 4       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~9                            ; LCCOMB_X29_Y23_N18    ; 2       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~16                             ; LCCOMB_X29_Y25_N16    ; 5       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]~15              ; LCCOMB_X31_Y25_N26    ; 5       ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]~16              ; LCCOMB_X31_Y24_N14    ; 5       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|node_ena~4                                 ; LCCOMB_X28_Y24_N8     ; 2       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg_proc~0                       ; LCCOMB_X31_Y24_N24    ; 5       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~7                     ; LCCOMB_X29_Y23_N16    ; 2       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[0]~20      ; LCCOMB_X31_Y24_N28    ; 4       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[2]~22 ; LCCOMB_X32_Y24_N30    ; 5       ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[2]~23 ; LCCOMB_X31_Y24_N6     ; 5       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]         ; FF_X28_Y23_N25        ; 15      ; Async. clear                          ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]        ; FF_X28_Y23_N27        ; 12      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]         ; FF_X28_Y23_N1         ; 34      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]         ; FF_X31_Y24_N13        ; 45      ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_dr_scan_proc~0                  ; LCCOMB_X28_Y23_N12    ; 3       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                        ; FF_X27_Y24_N9         ; 30      ; Async. clear                          ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[0]~0                                                                                                      ; LCCOMB_X30_Y25_N16    ; 4       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; system_monitor:monitor0|counter[7]~18                                                                                                                                                                                                                                                                                                                       ; LCCOMB_X49_Y7_N18     ; 16      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; system_monitor:monitor0|pll_areset                                                                                                                                                                                                                                                                                                                          ; FF_X49_Y7_N21         ; 2       ; Async. clear                          ; yes    ; Global Clock         ; GCLK6            ; --                        ;
; system_monitor:monitor0|pll_sreset[0]                                                                                                                                                                                                                                                                                                                       ; FF_X25_Y13_N31        ; 179     ; Clock enable, Sync. clear, Sync. load ; no     ; --                   ; --               ; --                        ;
; system_monitor:monitor0|pll_sreset[0]                                                                                                                                                                                                                                                                                                                       ; FF_X25_Y13_N31        ; 3       ; Async. clear                          ; yes    ; Global Clock         ; GCLK16           ; --                        ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------+---------+---------------------------------------+--------+----------------------+------------------+---------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Global & Other Fast Signals                                                                                                                                                                                                                   ;
+-------------------------------------------------------------------------------------------------+----------------------+---------+--------------------------------------+----------------------+------------------+---------------------------+
; Name                                                                                            ; Location             ; Fan-Out ; Fan-Out Using Intentional Clock Skew ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ;
+-------------------------------------------------------------------------------------------------+----------------------+---------+--------------------------------------+----------------------+------------------+---------------------------+
; PLL0:pll0|altpll:altpll_component|PLL0_altpll:auto_generated|wire_pll1_clk[0]                   ; PLL_4                ; 3625    ; 0                                    ; Global Clock         ; GCLK19           ; --                        ;
; PLL0:pll0|altpll:altpll_component|PLL0_altpll:auto_generated|wire_pll1_clk[1]                   ; PLL_4                ; 1       ; 0                                    ; Global Clock         ; GCLK18           ; --                        ;
; altera_internal_jtag~TCKUTAP                                                                    ; JTAG_X1_Y17_N0       ; 171     ; 5                                    ; Global Clock         ; GCLK1            ; --                        ;
; oscillator:comb_3|oscillator_altint_osc_i57:oscillator_altint_osc_i57_component|wire_sd1_clkout ; OSCILLATOR_X1_Y17_N3 ; 21      ; 0                                    ; Global Clock         ; GCLK0            ; --                        ;
; qsys_block:qsys|altera_reset_controller:rst_controller|r_sync_rst                               ; FF_X27_Y22_N21       ; 1351    ; 0                                    ; Global Clock         ; GCLK3            ; --                        ;
; system_monitor:monitor0|pll_areset                                                              ; FF_X49_Y7_N21        ; 2       ; 0                                    ; Global Clock         ; GCLK6            ; --                        ;
; system_monitor:monitor0|pll_sreset[0]                                                           ; FF_X25_Y13_N31       ; 3       ; 0                                    ; Global Clock         ; GCLK16           ; --                        ;
+-------------------------------------------------------------------------------------------------+----------------------+---------+--------------------------------------+----------------------+------------------+---------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter RAM Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+-------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+------+---------------------------+--------------------------------------------------------------------------------------------------------------------------------+----------------------+------------------------+------------------------+----------+------------------------+---------------+
; Name                                                                                                                                                                                                                                                                                                                                                                ; Type ; Mode             ; Clock Mode   ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Port A Input Registers ; Port A Output Registers ; Port B Input Registers ; Port B Output Registers ; Size  ; Implementation Port A Depth ; Implementation Port A Width ; Implementation Port B Depth ; Implementation Port B Width ; Implementation Bits ; M9Ks ; MIF                       ; Location                                                                                                                       ; Mixed Width RDW Mode ; Port A RDW Mode        ; Port B RDW Mode        ; ECC Mode ; ECC Pipeline Registers ; Fits in MLABs ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+-------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+------+---------------------------+--------------------------------------------------------------------------------------------------------------------------------+----------------------+------------------------+------------------------+----------+------------------------+---------------+
; qsys_block:qsys|convolution_burst:convolution|convolution_calc:convolution|altshift_taps:buffer[128][1][15]_rtl_0|shift_taps_vqm:auto_generated|altsyncram_kk81:altsyncram2|ALTSYNCRAM                                                                                                                                                                              ; AUTO ; Simple Dual Port ; Single Clock ; 126          ; 32           ; 126          ; 32           ; yes                    ; no                      ; yes                    ; yes                     ; 4032  ; 126                         ; 32                          ; 126                         ; 32                          ; 4032                ; 1    ; None                      ; M9K_X22_Y15_N0                                                                                                                 ; Old data             ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
; qsys_block:qsys|convolution_burst:convolution|convolution_calc:convolution|altshift_taps:buffer[32][1][15]_rtl_0|shift_taps_8pm:auto_generated|altsyncram_kh81:altsyncram2|ALTSYNCRAM                                                                                                                                                                               ; AUTO ; Simple Dual Port ; Single Clock ; 29           ; 32           ; 29           ; 32           ; yes                    ; no                      ; yes                    ; yes                     ; 928   ; 29                          ; 32                          ; 29                          ; 32                          ; 928                 ; 1    ; None                      ; M9K_X22_Y17_N0                                                                                                                 ; Old data             ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
; qsys_block:qsys|convolution_burst:convolution|convolution_calc:convolution|altshift_taps:buffer[3][1][15]_rtl_0|shift_taps_9pm:auto_generated|altsyncram_ah81:altsyncram2|ALTSYNCRAM                                                                                                                                                                                ; AUTO ; Simple Dual Port ; Single Clock ; 11           ; 64           ; 11           ; 64           ; yes                    ; no                      ; yes                    ; yes                     ; 704   ; 11                          ; 64                          ; 11                          ; 64                          ; 704                 ; 2    ; None                      ; M9K_X22_Y20_N0, M9K_X22_Y19_N0                                                                                                 ; Old data             ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
; qsys_block:qsys|convolution_burst:convolution|convolution_calc:convolution|altshift_taps:buffer[64][1][15]_rtl_0|shift_taps_dpm:auto_generated|altsyncram_eh81:altsyncram2|ALTSYNCRAM                                                                                                                                                                               ; AUTO ; Simple Dual Port ; Single Clock ; 61           ; 32           ; 61           ; 32           ; yes                    ; no                      ; yes                    ; yes                     ; 1952  ; 61                          ; 32                          ; 61                          ; 32                          ; 1952                ; 1    ; None                      ; M9K_X22_Y18_N0                                                                                                                 ; Old data             ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
; qsys_block:qsys|convolution_burst:convolution|stream_from_memory:from_memory1|scfifo:src_rd_fifo|scfifo_rnv:auto_generated|a_dpfifo_efv:dpfifo|altsyncram_9tb1:FIFOram|ALTSYNCRAM                                                                                                                                                                                   ; AUTO ; Simple Dual Port ; Single Clock ; 512          ; 16           ; 512          ; 16           ; yes                    ; no                      ; yes                    ; no                      ; 8192  ; 512                         ; 16                          ; 512                         ; 16                          ; 8192                ; 1    ; None                      ; M9K_X22_Y16_N0                                                                                                                 ; Don't care           ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
; qsys_block:qsys|convolution_burst:convolution|stream_from_memory:from_memory2|scfifo:src_rd_fifo|scfifo_rnv:auto_generated|a_dpfifo_efv:dpfifo|altsyncram_9tb1:FIFOram|ALTSYNCRAM                                                                                                                                                                                   ; AUTO ; Simple Dual Port ; Single Clock ; 512          ; 16           ; 512          ; 16           ; yes                    ; no                      ; yes                    ; yes                     ; 8192  ; 512                         ; 16                          ; 512                         ; 16                          ; 8192                ; 1    ; None                      ; M9K_X22_Y13_N0                                                                                                                 ; Don't care           ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
; qsys_block:qsys|convolution_burst:convolution|stream_to_memory:to_memory|scfifo:src_rd_fifo|scfifo_rnv:auto_generated|a_dpfifo_efv:dpfifo|altsyncram_9tb1:FIFOram|ALTSYNCRAM                                                                                                                                                                                        ; AUTO ; Simple Dual Port ; Single Clock ; 512          ; 16           ; 512          ; 16           ; yes                    ; no                      ; yes                    ; yes                     ; 8192  ; 512                         ; 16                          ; 512                         ; 16                          ; 8192                ; 1    ; None                      ; M9K_X22_Y12_N0                                                                                                                 ; Don't care           ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
; qsys_block:qsys|qsys_block_jtag_uart:jtag_uart|qsys_block_jtag_uart_scfifo_r:the_qsys_block_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|ALTSYNCRAM                                                                                                                                                      ; AUTO ; Simple Dual Port ; Single Clock ; 64           ; 8            ; 64           ; 8            ; yes                    ; no                      ; yes                    ; no                      ; 512   ; 64                          ; 8                           ; 64                          ; 8                           ; 512                 ; 1    ; None                      ; M9K_X33_Y22_N0                                                                                                                 ; Don't care           ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
; qsys_block:qsys|qsys_block_jtag_uart:jtag_uart|qsys_block_jtag_uart_scfifo_w:the_qsys_block_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|ALTSYNCRAM                                                                                                                                                      ; AUTO ; Simple Dual Port ; Single Clock ; 64           ; 8            ; 64           ; 8            ; yes                    ; no                      ; yes                    ; yes                     ; 512   ; 64                          ; 8                           ; 64                          ; 8                           ; 512                 ; 1    ; None                      ; M9K_X33_Y21_N0                                                                                                                 ; Don't care           ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
; qsys_block:qsys|qsys_block_nios2e:nios2e|qsys_block_nios2e_cpu:cpu|qsys_block_nios2e_cpu_nios2_oci:the_qsys_block_nios2e_cpu_nios2_oci|qsys_block_nios2e_cpu_nios2_ocimem:the_qsys_block_nios2e_cpu_nios2_ocimem|qsys_block_nios2e_cpu_ociram_sp_ram_module:qsys_block_nios2e_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_ac71:auto_generated|ALTSYNCRAM ; AUTO ; Single Port      ; Single Clock ; 256          ; 32           ; --           ; --           ; yes                    ; no                      ; --                     ; --                      ; 8192  ; 256                         ; 32                          ; --                          ; --                          ; 8192                ; 1    ; None                      ; M9K_X33_Y20_N0                                                                                                                 ; Don't care           ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
; qsys_block:qsys|qsys_block_nios2e:nios2e|qsys_block_nios2e_cpu:cpu|qsys_block_nios2e_cpu_register_bank_a_module:qsys_block_nios2e_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_6mc1:auto_generated|ALTSYNCRAM                                                                                                                                           ; AUTO ; Simple Dual Port ; Single Clock ; 32           ; 32           ; 32           ; 32           ; yes                    ; no                      ; yes                    ; no                      ; 1024  ; 32                          ; 32                          ; 32                          ; 32                          ; 1024                ; 1    ; None                      ; M9K_X33_Y15_N0                                                                                                                 ; Don't care           ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
; qsys_block:qsys|qsys_block_nios2e:nios2e|qsys_block_nios2e_cpu:cpu|qsys_block_nios2e_cpu_register_bank_b_module:qsys_block_nios2e_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_6mc1:auto_generated|ALTSYNCRAM                                                                                                                                           ; AUTO ; Simple Dual Port ; Single Clock ; 32           ; 32           ; 32           ; 32           ; yes                    ; no                      ; yes                    ; no                      ; 1024  ; 32                          ; 32                          ; 32                          ; 32                          ; 1024                ; 1    ; None                      ; M9K_X33_Y14_N0                                                                                                                 ; Don't care           ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
; qsys_block:qsys|qsys_block_onchip_ram:onchip_ram|altsyncram:the_altsyncram|altsyncram_lug1:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                                                ; AUTO ; Single Port      ; Single Clock ; 2048         ; 32           ; --           ; --           ; yes                    ; no                      ; --                     ; --                      ; 65536 ; 2048                        ; 32                          ; --                          ; --                          ; 65536               ; 8    ; qsys_block_onchip_ram.hex ; M9K_X33_Y17_N0, M9K_X33_Y11_N0, M9K_X33_Y19_N0, M9K_X33_Y18_N0, M9K_X33_Y13_N0, M9K_X33_Y12_N0, M9K_X33_Y10_N0, M9K_X33_Y16_N0 ; Don't care           ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+-------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+------+---------------------------+--------------------------------------------------------------------------------------------------------------------------------+----------------------+------------------------+------------------------+----------+------------------------+---------------+
Note: Fitter may spread logical memories into multiple blocks to improve timing. The actual required RAM blocks can be found in the Fitter Resource Usage section.


RAM content values are presented in the following format: (Binary) (Octal) (Decimal) (Hexadecimal) 
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; |de0_nano|qsys_block:qsys|qsys_block_onchip_ram:onchip_ram|altsyncram:the_altsyncram|altsyncram_lug1:auto_generated|ALTSYNCRAM                                                                                                                                   ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
;   Addr   ;              +0              ;              +1              ;              +2              ;              +3              ;              +4              ;              +5              ;              +6              ;              +7              ;
+----------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+
;0;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;8;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;16;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;24;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;32;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;40;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;48;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;56;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;64;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;72;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;80;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;88;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;96;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;104;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;112;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;120;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;128;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;136;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;144;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;152;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;160;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;168;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;176;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;184;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;192;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;200;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;208;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;216;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;224;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;232;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;240;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;248;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;256;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;264;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;272;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;280;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;288;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;296;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;304;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;312;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;320;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;328;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;336;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;344;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;352;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;360;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;368;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;376;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;384;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;392;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;400;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;408;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;416;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;424;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;432;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;440;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;448;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;456;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;464;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;472;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;480;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;488;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;496;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;504;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;512;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;520;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;528;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;536;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;544;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;552;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;560;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;568;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;576;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;584;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;592;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;600;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;608;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;616;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;624;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;632;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;640;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;648;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;656;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;664;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;672;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;680;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;688;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;696;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;704;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;712;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;720;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;728;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;736;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;744;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;752;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;760;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;768;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;776;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;784;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;792;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;800;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;808;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;816;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;824;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;832;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;840;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;848;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;856;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;864;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;872;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;880;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;888;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;896;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;904;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;912;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;920;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;928;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;936;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;944;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;952;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;960;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;968;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;976;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;984;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;992;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1000;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1008;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1016;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1024;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1032;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1040;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1048;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1056;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1064;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1072;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1080;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1088;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1096;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1104;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1112;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1120;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1128;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1136;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1144;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1152;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1160;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1168;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1176;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1184;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1192;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1200;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1208;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1216;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1224;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1232;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1240;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1248;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1256;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1264;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1272;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1280;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1288;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1296;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1304;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1312;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1320;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1328;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1336;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1344;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1352;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1360;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1368;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1376;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1384;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1392;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1400;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1408;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1416;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1424;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1432;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1440;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1448;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1456;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1464;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1472;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1480;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1488;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1496;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1504;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1512;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1520;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1528;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1536;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1544;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1552;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1560;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1568;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1576;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1584;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1592;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1600;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1608;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1616;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1624;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1632;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1640;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1648;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1656;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1664;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1672;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1680;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1688;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1696;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1704;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1712;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1720;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1728;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1736;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1744;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1752;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1760;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1768;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1776;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1784;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1792;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1800;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1808;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1816;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1824;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1832;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1840;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1848;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1856;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1864;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1872;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1880;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1888;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1896;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1904;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1912;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1920;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1928;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1936;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1944;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1952;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1960;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1968;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1976;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1984;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1992;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;2000;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;2008;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;2016;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;2024;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;2032;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;2040;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;


+-----------------------------------------------------------------------------------------------+
; Fitter DSP Block Usage Summary                                                                ;
+---------------------------------------+-------------+---------------------+-------------------+
; Statistic                             ; Number Used ; Available per Block ; Maximum Available ;
+---------------------------------------+-------------+---------------------+-------------------+
; Simple Multipliers (9-bit)            ; 9           ; 2                   ; 132               ;
; Simple Multipliers (18-bit)           ; 0           ; 1                   ; 66                ;
; Embedded Multiplier Blocks            ; 5           ; --                  ; 66                ;
; Embedded Multiplier 9-bit elements    ; 9           ; 2                   ; 132               ;
; Signed Embedded Multipliers           ; 0           ; --                  ; --                ;
; Unsigned Embedded Multipliers         ; 9           ; --                  ; --                ;
; Mixed Sign Embedded Multipliers       ; 0           ; --                  ; --                ;
; Variable Sign Embedded Multipliers    ; 0           ; --                  ; --                ;
; Dedicated Input Shift Register Chains ; 0           ; --                  ; --                ;
+---------------------------------------+-------------+---------------------+-------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DSP Block Details                                                                                                                                                                                                                                                                                                                                      ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+--------------------+---------------------+--------------------------------+-----------------------+-----------------------+-------------------+-----------------+
; Name                                                                                                                                                     ; Mode                      ; Location           ; Sign Representation ; Has Input Shift Register Chain ; Data A Input Register ; Data B Input Register ; Pipeline Register ; Output Register ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+--------------------+---------------------+--------------------------------+-----------------------+-----------------------+-------------------+-----------------+
; qsys_block:qsys|convolution_burst:convolution|convolution_calc:convolution|fp_mlt:my[0].mx[0].mlt|lpm_mult:multiply|mult_aco:auto_generated|result[0]    ; Simple Multiplier (9-bit) ; DSPOUT_X13_Y20_N3  ;                     ; No                             ;                       ;                       ;                   ; no              ;
;    qsys_block:qsys|convolution_burst:convolution|convolution_calc:convolution|fp_mlt:my[0].mx[0].mlt|lpm_mult:multiply|mult_aco:auto_generated|mac_mult1 ;                           ; DSPMULT_X13_Y20_N1 ; Unsigned            ;                                ; no                    ; no                    ; no                ;                 ;
; qsys_block:qsys|convolution_burst:convolution|convolution_calc:convolution|fp_mlt:my[0].mx[1].mlt|lpm_mult:multiply|mult_aco:auto_generated|result[0]    ; Simple Multiplier (9-bit) ; DSPOUT_X13_Y20_N2  ;                     ; No                             ;                       ;                       ;                   ; no              ;
;    qsys_block:qsys|convolution_burst:convolution|convolution_calc:convolution|fp_mlt:my[0].mx[1].mlt|lpm_mult:multiply|mult_aco:auto_generated|mac_mult1 ;                           ; DSPMULT_X13_Y20_N0 ; Unsigned            ;                                ; no                    ; no                    ; no                ;                 ;
; qsys_block:qsys|convolution_burst:convolution|convolution_calc:convolution|fp_mlt:my[0].mx[2].mlt|lpm_mult:multiply|mult_aco:auto_generated|result[0]    ; Simple Multiplier (9-bit) ; DSPOUT_X13_Y21_N2  ;                     ; No                             ;                       ;                       ;                   ; no              ;
;    qsys_block:qsys|convolution_burst:convolution|convolution_calc:convolution|fp_mlt:my[0].mx[2].mlt|lpm_mult:multiply|mult_aco:auto_generated|mac_mult1 ;                           ; DSPMULT_X13_Y21_N0 ; Unsigned            ;                                ; no                    ; no                    ; no                ;                 ;
; qsys_block:qsys|convolution_burst:convolution|convolution_calc:convolution|fp_mlt:my[1].mx[0].mlt|lpm_mult:multiply|mult_aco:auto_generated|result[0]    ; Simple Multiplier (9-bit) ; DSPOUT_X13_Y21_N3  ;                     ; No                             ;                       ;                       ;                   ; no              ;
;    qsys_block:qsys|convolution_burst:convolution|convolution_calc:convolution|fp_mlt:my[1].mx[0].mlt|lpm_mult:multiply|mult_aco:auto_generated|mac_mult1 ;                           ; DSPMULT_X13_Y21_N1 ; Unsigned            ;                                ; no                    ; no                    ; no                ;                 ;
; qsys_block:qsys|convolution_burst:convolution|convolution_calc:convolution|fp_mlt:my[1].mx[1].mlt|lpm_mult:multiply|mult_aco:auto_generated|result[0]    ; Simple Multiplier (9-bit) ; DSPOUT_X13_Y18_N2  ;                     ; No                             ;                       ;                       ;                   ; no              ;
;    qsys_block:qsys|convolution_burst:convolution|convolution_calc:convolution|fp_mlt:my[1].mx[1].mlt|lpm_mult:multiply|mult_aco:auto_generated|mac_mult1 ;                           ; DSPMULT_X13_Y18_N0 ; Unsigned            ;                                ; no                    ; no                    ; no                ;                 ;
; qsys_block:qsys|convolution_burst:convolution|convolution_calc:convolution|fp_mlt:my[1].mx[2].mlt|lpm_mult:multiply|mult_aco:auto_generated|result[0]    ; Simple Multiplier (9-bit) ; DSPOUT_X13_Y16_N3  ;                     ; No                             ;                       ;                       ;                   ; no              ;
;    qsys_block:qsys|convolution_burst:convolution|convolution_calc:convolution|fp_mlt:my[1].mx[2].mlt|lpm_mult:multiply|mult_aco:auto_generated|mac_mult1 ;                           ; DSPMULT_X13_Y16_N1 ; Unsigned            ;                                ; no                    ; no                    ; no                ;                 ;
; qsys_block:qsys|convolution_burst:convolution|convolution_calc:convolution|fp_mlt:my[2].mx[0].mlt|lpm_mult:multiply|mult_aco:auto_generated|result[0]    ; Simple Multiplier (9-bit) ; DSPOUT_X13_Y16_N2  ;                     ; No                             ;                       ;                       ;                   ; no              ;
;    qsys_block:qsys|convolution_burst:convolution|convolution_calc:convolution|fp_mlt:my[2].mx[0].mlt|lpm_mult:multiply|mult_aco:auto_generated|mac_mult1 ;                           ; DSPMULT_X13_Y16_N0 ; Unsigned            ;                                ; no                    ; no                    ; no                ;                 ;
; qsys_block:qsys|convolution_burst:convolution|convolution_calc:convolution|fp_mlt:my[2].mx[1].mlt|lpm_mult:multiply|mult_aco:auto_generated|result[0]    ; Simple Multiplier (9-bit) ; DSPOUT_X13_Y15_N2  ;                     ; No                             ;                       ;                       ;                   ; no              ;
;    qsys_block:qsys|convolution_burst:convolution|convolution_calc:convolution|fp_mlt:my[2].mx[1].mlt|lpm_mult:multiply|mult_aco:auto_generated|mac_mult1 ;                           ; DSPMULT_X13_Y15_N0 ; Unsigned            ;                                ; no                    ; no                    ; no                ;                 ;
; qsys_block:qsys|convolution_burst:convolution|convolution_calc:convolution|fp_mlt:my[2].mx[2].mlt|lpm_mult:multiply|mult_aco:auto_generated|result[0]    ; Simple Multiplier (9-bit) ; DSPOUT_X13_Y15_N3  ;                     ; No                             ;                       ;                       ;                   ; no              ;
;    qsys_block:qsys|convolution_burst:convolution|convolution_calc:convolution|fp_mlt:my[2].mx[2].mlt|lpm_mult:multiply|mult_aco:auto_generated|mac_mult1 ;                           ; DSPMULT_X13_Y15_N1 ; Unsigned            ;                                ; no                    ; no                    ; no                ;                 ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+--------------------+---------------------+--------------------------------+-----------------------+-----------------------+-------------------+-----------------+


+-------------------------------------------------+
; Routing Usage Summary                           ;
+-----------------------+-------------------------+
; Routing Resource Type ; Usage                   ;
+-----------------------+-------------------------+
; Block interconnects   ; 9,867 / 71,559 ( 14 % ) ;
; C16 interconnects     ; 55 / 2,597 ( 2 % )      ;
; C4 interconnects      ; 4,719 / 46,848 ( 10 % ) ;
; Direct links          ; 1,834 / 71,559 ( 3 % )  ;
; Global clocks         ; 7 / 20 ( 35 % )         ;
; Local interconnects   ; 3,530 / 24,624 ( 14 % ) ;
; R24 interconnects     ; 113 / 2,496 ( 5 % )     ;
; R4 interconnects      ; 5,850 / 62,424 ( 9 % )  ;
+-----------------------+-------------------------+


+-----------------------------------------------------------------------------+
; LAB Logic Elements                                                          ;
+---------------------------------------------+-------------------------------+
; Number of Logic Elements  (Average = 13.43) ; Number of LABs  (Total = 512) ;
+---------------------------------------------+-------------------------------+
; 1                                           ; 14                            ;
; 2                                           ; 11                            ;
; 3                                           ; 9                             ;
; 4                                           ; 8                             ;
; 5                                           ; 4                             ;
; 6                                           ; 9                             ;
; 7                                           ; 4                             ;
; 8                                           ; 7                             ;
; 9                                           ; 12                            ;
; 10                                          ; 13                            ;
; 11                                          ; 17                            ;
; 12                                          ; 18                            ;
; 13                                          ; 24                            ;
; 14                                          ; 33                            ;
; 15                                          ; 55                            ;
; 16                                          ; 274                           ;
+---------------------------------------------+-------------------------------+


+--------------------------------------------------------------------+
; LAB-wide Signals                                                   ;
+------------------------------------+-------------------------------+
; LAB-wide Signals  (Average = 1.96) ; Number of LABs  (Total = 512) ;
+------------------------------------+-------------------------------+
; 1 Async. clear                     ; 190                           ;
; 1 Clock                            ; 467                           ;
; 1 Clock enable                     ; 152                           ;
; 1 Sync. clear                      ; 33                            ;
; 1 Sync. load                       ; 63                            ;
; 2 Async. clears                    ; 2                             ;
; 2 Clock enables                    ; 88                            ;
; 2 Clocks                           ; 8                             ;
+------------------------------------+-------------------------------+


+------------------------------------------------------------------------------+
; LAB Signals Sourced                                                          ;
+----------------------------------------------+-------------------------------+
; Number of Signals Sourced  (Average = 19.84) ; Number of LABs  (Total = 512) ;
+----------------------------------------------+-------------------------------+
; 0                                            ; 1                             ;
; 1                                            ; 3                             ;
; 2                                            ; 13                            ;
; 3                                            ; 9                             ;
; 4                                            ; 8                             ;
; 5                                            ; 4                             ;
; 6                                            ; 3                             ;
; 7                                            ; 8                             ;
; 8                                            ; 6                             ;
; 9                                            ; 9                             ;
; 10                                           ; 11                            ;
; 11                                           ; 7                             ;
; 12                                           ; 8                             ;
; 13                                           ; 11                            ;
; 14                                           ; 7                             ;
; 15                                           ; 8                             ;
; 16                                           ; 22                            ;
; 17                                           ; 26                            ;
; 18                                           ; 19                            ;
; 19                                           ; 36                            ;
; 20                                           ; 27                            ;
; 21                                           ; 21                            ;
; 22                                           ; 28                            ;
; 23                                           ; 33                            ;
; 24                                           ; 38                            ;
; 25                                           ; 22                            ;
; 26                                           ; 25                            ;
; 27                                           ; 7                             ;
; 28                                           ; 31                            ;
; 29                                           ; 19                            ;
; 30                                           ; 10                            ;
; 31                                           ; 15                            ;
; 32                                           ; 17                            ;
+----------------------------------------------+-------------------------------+


+---------------------------------------------------------------------------------+
; LAB Signals Sourced Out                                                         ;
+-------------------------------------------------+-------------------------------+
; Number of Signals Sourced Out  (Average = 9.90) ; Number of LABs  (Total = 512) ;
+-------------------------------------------------+-------------------------------+
; 0                                               ; 1                             ;
; 1                                               ; 19                            ;
; 2                                               ; 13                            ;
; 3                                               ; 14                            ;
; 4                                               ; 20                            ;
; 5                                               ; 22                            ;
; 6                                               ; 36                            ;
; 7                                               ; 40                            ;
; 8                                               ; 47                            ;
; 9                                               ; 53                            ;
; 10                                              ; 35                            ;
; 11                                              ; 31                            ;
; 12                                              ; 39                            ;
; 13                                              ; 35                            ;
; 14                                              ; 23                            ;
; 15                                              ; 28                            ;
; 16                                              ; 20                            ;
; 17                                              ; 4                             ;
; 18                                              ; 7                             ;
; 19                                              ; 2                             ;
; 20                                              ; 2                             ;
; 21                                              ; 6                             ;
; 22                                              ; 2                             ;
; 23                                              ; 2                             ;
; 24                                              ; 4                             ;
; 25                                              ; 2                             ;
; 26                                              ; 3                             ;
; 27                                              ; 1                             ;
; 28                                              ; 0                             ;
; 29                                              ; 0                             ;
; 30                                              ; 1                             ;
+-------------------------------------------------+-------------------------------+


+------------------------------------------------------------------------------+
; LAB Distinct Inputs                                                          ;
+----------------------------------------------+-------------------------------+
; Number of Distinct Inputs  (Average = 17.35) ; Number of LABs  (Total = 512) ;
+----------------------------------------------+-------------------------------+
; 0                                            ; 0                             ;
; 1                                            ; 0                             ;
; 2                                            ; 5                             ;
; 3                                            ; 11                            ;
; 4                                            ; 8                             ;
; 5                                            ; 16                            ;
; 6                                            ; 8                             ;
; 7                                            ; 14                            ;
; 8                                            ; 9                             ;
; 9                                            ; 10                            ;
; 10                                           ; 12                            ;
; 11                                           ; 14                            ;
; 12                                           ; 20                            ;
; 13                                           ; 21                            ;
; 14                                           ; 21                            ;
; 15                                           ; 21                            ;
; 16                                           ; 22                            ;
; 17                                           ; 38                            ;
; 18                                           ; 21                            ;
; 19                                           ; 39                            ;
; 20                                           ; 34                            ;
; 21                                           ; 25                            ;
; 22                                           ; 24                            ;
; 23                                           ; 14                            ;
; 24                                           ; 19                            ;
; 25                                           ; 22                            ;
; 26                                           ; 9                             ;
; 27                                           ; 8                             ;
; 28                                           ; 7                             ;
; 29                                           ; 7                             ;
; 30                                           ; 12                            ;
; 31                                           ; 6                             ;
; 32                                           ; 4                             ;
; 33                                           ; 1                             ;
; 34                                           ; 1                             ;
; 35                                           ; 1                             ;
; 36                                           ; 1                             ;
; 37                                           ; 3                             ;
; 38                                           ; 2                             ;
+----------------------------------------------+-------------------------------+


+------------------------------------------+
; I/O Rules Summary                        ;
+----------------------------------+-------+
; I/O Rules Statistic              ; Total ;
+----------------------------------+-------+
; Total I/O Rules                  ; 30    ;
; Number of I/O Rules Passed       ; 11    ;
; Number of I/O Rules Failed       ; 0     ;
; Number of I/O Rules Unchecked    ; 0     ;
; Number of I/O Rules Inapplicable ; 19    ;
+----------------------------------+-------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; I/O Rules Details                                                                                                                                                                                                                                                                    ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+------+-------------------+
; Status       ; ID        ; Category                          ; Rule Description                                                                                     ; Severity ; Information                                                              ; Area ; Extra Information ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+------+-------------------+
; Pass         ; IO_000001 ; Capacity Checks                   ; Number of pins in an I/O bank should not exceed the number of locations available.                   ; Critical ; 0 such failures found.                                                   ; I/O  ;                   ;
; Pass         ; IO_000002 ; Capacity Checks                   ; Number of clocks in an I/O bank should not exceed the number of clocks available.                    ; Critical ; 0 such failures found.                                                   ; I/O  ;                   ;
; Pass         ; IO_000003 ; Capacity Checks                   ; Number of pins in a Vrefgroup should not exceed the number of locations available.                   ; Critical ; 0 such failures found.                                                   ; I/O  ;                   ;
; Pass         ; IO_000004 ; Voltage Compatibility Checks      ; The I/O bank should support the requested VCCIO.                                                     ; Critical ; 0 such failures found.                                                   ; I/O  ;                   ;
; Inapplicable ; IO_000005 ; Voltage Compatibility Checks      ; The I/O bank should not have competing VREF values.                                                  ; Critical ; No VREF I/O Standard assignments found.                                  ; I/O  ;                   ;
; Pass         ; IO_000006 ; Voltage Compatibility Checks      ; The I/O bank should not have competing VCCIO values.                                                 ; Critical ; 0 such failures found.                                                   ; I/O  ;                   ;
; Pass         ; IO_000007 ; Valid Location Checks             ; Checks for unavailable locations.                                                                    ; Critical ; 0 such failures found.                                                   ; I/O  ;                   ;
; Inapplicable ; IO_000008 ; Valid Location Checks             ; Checks for reserved locations.                                                                       ; Critical ; No reserved LogicLock region found.                                      ; I/O  ;                   ;
; Pass         ; IO_000009 ; I/O Properties Checks for One I/O ; The location should support the requested I/O standard.                                              ; Critical ; 0 such failures found.                                                   ; I/O  ;                   ;
; Pass         ; IO_000010 ; I/O Properties Checks for One I/O ; The location should support the requested I/O direction.                                             ; Critical ; 0 such failures found.                                                   ; I/O  ;                   ;
; Inapplicable ; IO_000011 ; I/O Properties Checks for One I/O ; The location should support the requested Current Strength.                                          ; Critical ; No Current Strength assignments found.                                   ; I/O  ;                   ;
; Inapplicable ; IO_000012 ; I/O Properties Checks for One I/O ; The location should support the requested On Chip Termination value.                                 ; Critical ; No Termination assignments found.                                        ; I/O  ;                   ;
; Inapplicable ; IO_000013 ; I/O Properties Checks for One I/O ; The location should support the requested Bus Hold value.                                            ; Critical ; No Enable Bus-Hold Circuitry assignments found.                          ; I/O  ;                   ;
; Inapplicable ; IO_000014 ; I/O Properties Checks for One I/O ; The location should support the requested Weak Pull Up value.                                        ; Critical ; No Weak Pull-Up Resistor assignments found.                              ; I/O  ;                   ;
; Pass         ; IO_000015 ; I/O Properties Checks for One I/O ; The location should support the requested PCI Clamp Diode.                                           ; Critical ; 0 such failures found.                                                   ; I/O  ;                   ;
; Inapplicable ; IO_000018 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Current Strength.                                      ; Critical ; No Current Strength assignments found.                                   ; I/O  ;                   ;
; Inapplicable ; IO_000019 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested On Chip Termination value.                             ; Critical ; No Termination assignments found.                                        ; I/O  ;                   ;
; Pass         ; IO_000020 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested PCI Clamp Diode.                                       ; Critical ; 0 such failures found.                                                   ; I/O  ;                   ;
; Inapplicable ; IO_000021 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Weak Pull Up value.                                    ; Critical ; No Weak Pull-Up Resistor assignments found.                              ; I/O  ;                   ;
; Inapplicable ; IO_000022 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Bus Hold value.                                        ; Critical ; No Enable Bus-Hold Circuitry assignments found.                          ; I/O  ;                   ;
; Inapplicable ; IO_000023 ; I/O Properties Checks for One I/O ; The I/O standard should support the Open Drain value.                                                ; Critical ; No open drain assignments found.                                         ; I/O  ;                   ;
; Inapplicable ; IO_000024 ; I/O Properties Checks for One I/O ; The I/O direction should support the On Chip Termination value.                                      ; Critical ; No Termination assignments found.                                        ; I/O  ;                   ;
; Inapplicable ; IO_000026 ; I/O Properties Checks for One I/O ; On Chip Termination and Current Strength should not be used at the same time.                        ; Critical ; No Current Strength or Termination assignments found.                    ; I/O  ;                   ;
; Inapplicable ; IO_000027 ; I/O Properties Checks for One I/O ; Weak Pull Up and Bus Hold should not be used at the same time.                                       ; Critical ; No Enable Bus-Hold Circuitry or Weak Pull-Up Resistor assignments found. ; I/O  ;                   ;
; Inapplicable ; IO_000045 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Slew Rate value.                                       ; Critical ; No Slew Rate assignments found.                                          ; I/O  ;                   ;
; Inapplicable ; IO_000046 ; I/O Properties Checks for One I/O ; The location should support the requested Slew Rate value.                                           ; Critical ; No Slew Rate assignments found.                                          ; I/O  ;                   ;
; Inapplicable ; IO_000047 ; I/O Properties Checks for One I/O ; On Chip Termination and Slew Rate should not be used at the same time.                               ; Critical ; No Slew Rate assignments found.                                          ; I/O  ;                   ;
; Pass         ; IO_000033 ; Electromigration Checks           ; Current density for consecutive I/Os should not exceed 240mA for row I/Os and 240mA for column I/Os. ; Critical ; 0 such failures found.                                                   ; I/O  ;                   ;
; Inapplicable ; IO_000034 ; SI Related Distance Checks        ; Single-ended outputs should be 5 LAB row(s) away from a differential I/O.                            ; High     ; No Differential I/O Standard assignments found.                          ; I/O  ;                   ;
; Inapplicable ; IO_000042 ; SI Related SSO Limit Checks       ; No more than 20 outputs are allowed in a VREF group when VREF is being read from.                    ; High     ; No VREF I/O Standard assignments found.                                  ; I/O  ;                   ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+------+-------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; I/O Rules Matrix                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+---------------------+--------------+--------------+--------------+-----------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+
; Pin/Rules           ; IO_000001    ; IO_000002    ; IO_000003    ; IO_000004 ; IO_000005    ; IO_000006 ; IO_000007    ; IO_000008    ; IO_000009 ; IO_000010 ; IO_000011    ; IO_000012    ; IO_000013    ; IO_000014    ; IO_000015    ; IO_000018    ; IO_000019    ; IO_000020    ; IO_000021    ; IO_000022    ; IO_000023    ; IO_000024    ; IO_000026    ; IO_000027    ; IO_000045    ; IO_000046    ; IO_000047    ; IO_000033 ; IO_000034    ; IO_000042    ;
+---------------------+--------------+--------------+--------------+-----------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+
; Total Pass          ; 48           ; 37           ; 48           ; 52        ; 0            ; 52        ; 48           ; 0            ; 52        ; 52        ; 0            ; 0            ; 0            ; 0            ; 17           ; 0            ; 0            ; 17           ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 52        ; 0            ; 0            ;
; Total Unchecked     ; 0            ; 0            ; 0            ; 0         ; 0            ; 0         ; 0            ; 0            ; 0         ; 0         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ;
; Total Inapplicable  ; 4            ; 15           ; 4            ; 0         ; 52           ; 0         ; 4            ; 52           ; 0         ; 0         ; 52           ; 52           ; 52           ; 52           ; 35           ; 52           ; 52           ; 35           ; 52           ; 52           ; 52           ; 52           ; 52           ; 52           ; 52           ; 52           ; 52           ; 0         ; 52           ; 52           ;
; Total Fail          ; 0            ; 0            ; 0            ; 0         ; 0            ; 0         ; 0            ; 0            ; 0         ; 0         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ;
; led[0]              ; Pass         ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; led[1]              ; Pass         ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; led[2]              ; Pass         ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; led[3]              ; Pass         ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; led[4]              ; Pass         ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; led[5]              ; Pass         ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; led[6]              ; Pass         ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; led[7]              ; Pass         ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_clock         ; Pass         ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_addr[0]       ; Pass         ; Pass         ; Pass         ; Pass      ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_addr[1]       ; Pass         ; Pass         ; Pass         ; Pass      ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_addr[2]       ; Pass         ; Pass         ; Pass         ; Pass      ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_addr[3]       ; Pass         ; Pass         ; Pass         ; Pass      ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_addr[4]       ; Pass         ; Pass         ; Pass         ; Pass      ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_addr[5]       ; Pass         ; Pass         ; Pass         ; Pass      ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_addr[6]       ; Pass         ; Pass         ; Pass         ; Pass      ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_addr[7]       ; Pass         ; Pass         ; Pass         ; Pass      ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_addr[8]       ; Pass         ; Pass         ; Pass         ; Pass      ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_addr[9]       ; Pass         ; Pass         ; Pass         ; Pass      ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_addr[10]      ; Pass         ; Pass         ; Pass         ; Pass      ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_addr[11]      ; Pass         ; Pass         ; Pass         ; Pass      ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_addr[12]      ; Pass         ; Pass         ; Pass         ; Pass      ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_ba[0]         ; Pass         ; Pass         ; Pass         ; Pass      ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_ba[1]         ; Pass         ; Pass         ; Pass         ; Pass      ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_cas_n         ; Pass         ; Pass         ; Pass         ; Pass      ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_cke           ; Pass         ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_cs_n          ; Pass         ; Pass         ; Pass         ; Pass      ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_dqm[0]        ; Pass         ; Pass         ; Pass         ; Pass      ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_dqm[1]        ; Pass         ; Pass         ; Pass         ; Pass      ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_ras_n         ; Pass         ; Pass         ; Pass         ; Pass      ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_we_n          ; Pass         ; Pass         ; Pass         ; Pass      ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_dq[0]         ; Pass         ; Pass         ; Pass         ; Pass      ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_dq[1]         ; Pass         ; Pass         ; Pass         ; Pass      ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_dq[2]         ; Pass         ; Pass         ; Pass         ; Pass      ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_dq[3]         ; Pass         ; Pass         ; Pass         ; Pass      ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_dq[4]         ; Pass         ; Pass         ; Pass         ; Pass      ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_dq[5]         ; Pass         ; Pass         ; Pass         ; Pass      ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_dq[6]         ; Pass         ; Pass         ; Pass         ; Pass      ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_dq[7]         ; Pass         ; Pass         ; Pass         ; Pass      ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_dq[8]         ; Pass         ; Pass         ; Pass         ; Pass      ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_dq[9]         ; Pass         ; Pass         ; Pass         ; Pass      ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_dq[10]        ; Pass         ; Pass         ; Pass         ; Pass      ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_dq[11]        ; Pass         ; Pass         ; Pass         ; Pass      ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_dq[12]        ; Pass         ; Pass         ; Pass         ; Pass      ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_dq[13]        ; Pass         ; Pass         ; Pass         ; Pass      ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_dq[14]        ; Pass         ; Pass         ; Pass         ; Pass      ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_dq[15]        ; Pass         ; Pass         ; Pass         ; Pass      ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; clock50             ; Pass         ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; altera_reserved_tms ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; altera_reserved_tck ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; altera_reserved_tdi ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; altera_reserved_tdo ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
+---------------------+--------------+--------------+--------------+-----------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+


+---------------------------------------------------------------------------------------------+
; Fitter Device Options                                                                       ;
+------------------------------------------------------------------+--------------------------+
; Option                                                           ; Setting                  ;
+------------------------------------------------------------------+--------------------------+
; Enable user-supplied start-up clock (CLKUSR)                     ; Off                      ;
; Enable device-wide reset (DEV_CLRn)                              ; Off                      ;
; Enable device-wide output enable (DEV_OE)                        ; Off                      ;
; Enable INIT_DONE output                                          ; Off                      ;
; Configuration scheme                                             ; Active Serial            ;
; Error detection CRC                                              ; Off                      ;
; Enable open drain on CRC_ERROR pin                               ; Off                      ;
; Enable input tri-state on active configuration pins in user mode ; Off                      ;
; Configuration Voltage Level                                      ; Auto                     ;
; Force Configuration Voltage Level                                ; Off                      ;
; nCEO                                                             ; As output driving ground ;
; Data[0]                                                          ; As input tri-stated      ;
; Data[1]/ASDO                                                     ; As input tri-stated      ;
; Data[7..2]                                                       ; As input tri-stated      ;
; FLASH_nCE/nCSO                                                   ; As input tri-stated      ;
; Other Active Parallel pins                                       ; As input tri-stated      ;
; DCLK                                                             ; As output driving ground ;
+------------------------------------------------------------------+--------------------------+


+------------------------------------+
; Operating Settings and Conditions  ;
+---------------------------+--------+
; Setting                   ; Value  ;
+---------------------------+--------+
; Nominal Core Voltage      ; 1.20 V ;
; Low Junction Temperature  ; 0 C   ;
; High Junction Temperature ; 85 C  ;
+---------------------------+--------+


+-------------------------------------------------------------------------------------------------------------------------+
; Estimated Delay Added for Hold Timing Summary                                                                           ;
+--------------------------------------------------+--------------------------------------------------+-------------------+
; Source Clock(s)                                  ; Destination Clock(s)                             ; Delay Added in ns ;
+--------------------------------------------------+--------------------------------------------------+-------------------+
; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 6.8               ;
+--------------------------------------------------+--------------------------------------------------+-------------------+
Note: For more information on problematic transfers, consider running the Fitter again with the Optimize hold timing option (Settings Menu) turned off.
This will disable optimization of problematic paths and expose them for further analysis using the Timing Analyzer.


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Estimated Delay Added for Hold Timing Details                                                                                                                                                                                                                                                                                                                                                                                                          ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+
; Source Register                                                                                                                                                                   ; Destination Register                                                                                                                                                                                                                           ; Delay Added in ns ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+
; qsys_block:qsys|convolution_burst:convolution|convolution_calc:convolution|buffer[31][1][12]                                                                                      ; qsys_block:qsys|convolution_burst:convolution|convolution_calc:convolution|altshift_taps:buffer[32][1][15]_rtl_0|shift_taps_8pm:auto_generated|altsyncram_kh81:altsyncram2|ram_block3a3~porta_datain_reg0                                      ; 0.214             ;
; qsys_block:qsys|convolution_burst:convolution|convolution_calc:convolution|buffer[63][1][7]                                                                                       ; qsys_block:qsys|convolution_burst:convolution|convolution_calc:convolution|altshift_taps:buffer[64][1][15]_rtl_0|shift_taps_dpm:auto_generated|altsyncram_eh81:altsyncram2|ram_block3a8~porta_datain_reg0                                      ; 0.214             ;
; qsys_block:qsys|convolution_burst:convolution|convolution_calc:convolution|buffer[31][1][4]                                                                                       ; qsys_block:qsys|convolution_burst:convolution|convolution_calc:convolution|altshift_taps:buffer[32][1][15]_rtl_0|shift_taps_8pm:auto_generated|altsyncram_kh81:altsyncram2|ram_block3a11~porta_datain_reg0                                     ; 0.214             ;
; qsys_block:qsys|convolution_burst:convolution|convolution_calc:convolution|buffer[31][0][11]                                                                                      ; qsys_block:qsys|convolution_burst:convolution|convolution_calc:convolution|altshift_taps:buffer[32][1][15]_rtl_0|shift_taps_8pm:auto_generated|altsyncram_kh81:altsyncram2|ram_block3a20~porta_datain_reg0                                     ; 0.214             ;
; qsys_block:qsys|convolution_burst:convolution|convolution_calc:convolution|buffer[63][0][5]                                                                                       ; qsys_block:qsys|convolution_burst:convolution|convolution_calc:convolution|altshift_taps:buffer[64][1][15]_rtl_0|shift_taps_dpm:auto_generated|altsyncram_eh81:altsyncram2|ram_block3a26~porta_datain_reg0                                     ; 0.214             ;
; qsys_block:qsys|convolution_burst:convolution|convolution_calc:convolution|buffer[127][1][9]                                                                                      ; qsys_block:qsys|convolution_burst:convolution|convolution_calc:convolution|altshift_taps:buffer[128][1][15]_rtl_0|shift_taps_vqm:auto_generated|altsyncram_kk81:altsyncram2|ram_block3a6~porta_datain_reg0                                     ; 0.204             ;
; qsys_block:qsys|convolution_burst:convolution|convolution_calc:convolution|buffer[127][0][9]                                                                                      ; qsys_block:qsys|convolution_burst:convolution|convolution_calc:convolution|altshift_taps:buffer[128][1][15]_rtl_0|shift_taps_vqm:auto_generated|altsyncram_kk81:altsyncram2|ram_block3a22~porta_datain_reg0                                    ; 0.204             ;
; qsys_block:qsys|convolution_burst:convolution|convolution_calc:convolution|buffer[63][0][1]                                                                                       ; qsys_block:qsys|convolution_burst:convolution|convolution_calc:convolution|altshift_taps:buffer[64][1][15]_rtl_0|shift_taps_dpm:auto_generated|altsyncram_eh81:altsyncram2|ram_block3a30~porta_datain_reg0                                     ; 0.204             ;
; qsys_block:qsys|convolution_burst:convolution|stream_from_memory:from_memory2|scfifo:src_rd_fifo|scfifo_rnv:auto_generated|a_dpfifo_efv:dpfifo|cntr_2ab:wr_ptr|counter_reg_bit[0] ; qsys_block:qsys|convolution_burst:convolution|stream_from_memory:from_memory2|scfifo:src_rd_fifo|scfifo_rnv:auto_generated|a_dpfifo_efv:dpfifo|altsyncram_9tb1:FIFOram|ram_block1a14~porta_address_reg0                                        ; 0.198             ;
; qsys_block:qsys|convolution_burst:convolution|stream_to_memory:to_memory|scfifo:src_rd_fifo|scfifo_rnv:auto_generated|a_dpfifo_efv:dpfifo|cntr_2ab:wr_ptr|counter_reg_bit[0]      ; qsys_block:qsys|convolution_burst:convolution|stream_to_memory:to_memory|scfifo:src_rd_fifo|scfifo_rnv:auto_generated|a_dpfifo_efv:dpfifo|altsyncram_9tb1:FIFOram|ram_block1a0~porta_address_reg0                                              ; 0.198             ;
; qsys_block:qsys|convolution_burst:convolution|convolution_calc:convolution|altshift_taps:buffer[128][1][15]_rtl_0|shift_taps_vqm:auto_generated|cntr_hsf:cntr1|counter_reg_bit[3] ; qsys_block:qsys|convolution_burst:convolution|convolution_calc:convolution|altshift_taps:buffer[128][1][15]_rtl_0|shift_taps_vqm:auto_generated|altsyncram_kk81:altsyncram2|ram_block3a31~portb_address_reg0                                   ; 0.189             ;
; qsys_block:qsys|convolution_burst:convolution|convolution_calc:convolution|altshift_taps:buffer[128][1][15]_rtl_0|shift_taps_vqm:auto_generated|cntr_hsf:cntr1|counter_reg_bit[4] ; qsys_block:qsys|convolution_burst:convolution|convolution_calc:convolution|altshift_taps:buffer[128][1][15]_rtl_0|shift_taps_vqm:auto_generated|altsyncram_kk81:altsyncram2|ram_block3a31~portb_address_reg0                                   ; 0.189             ;
; qsys_block:qsys|convolution_burst:convolution|convolution_calc:convolution|altshift_taps:buffer[128][1][15]_rtl_0|shift_taps_vqm:auto_generated|cntr_hsf:cntr1|counter_reg_bit[5] ; qsys_block:qsys|convolution_burst:convolution|convolution_calc:convolution|altshift_taps:buffer[128][1][15]_rtl_0|shift_taps_vqm:auto_generated|altsyncram_kk81:altsyncram2|ram_block3a31~portb_address_reg0                                   ; 0.189             ;
; qsys_block:qsys|convolution_burst:convolution|convolution_calc:convolution|altshift_taps:buffer[128][1][15]_rtl_0|shift_taps_vqm:auto_generated|cntr_hsf:cntr1|counter_reg_bit[6] ; qsys_block:qsys|convolution_burst:convolution|convolution_calc:convolution|altshift_taps:buffer[128][1][15]_rtl_0|shift_taps_vqm:auto_generated|altsyncram_kk81:altsyncram2|ram_block3a31~portb_address_reg0                                   ; 0.189             ;
; qsys_block:qsys|convolution_burst:convolution|convolution_calc:convolution|altshift_taps:buffer[128][1][15]_rtl_0|shift_taps_vqm:auto_generated|cntr_hsf:cntr1|counter_reg_bit[2] ; qsys_block:qsys|convolution_burst:convolution|convolution_calc:convolution|altshift_taps:buffer[128][1][15]_rtl_0|shift_taps_vqm:auto_generated|altsyncram_kk81:altsyncram2|ram_block3a31~portb_address_reg0                                   ; 0.187             ;
; qsys_block:qsys|convolution_burst:convolution|convolution_calc:convolution|altshift_taps:buffer[128][1][15]_rtl_0|shift_taps_vqm:auto_generated|cntr_hsf:cntr1|counter_reg_bit[1] ; qsys_block:qsys|convolution_burst:convolution|convolution_calc:convolution|altshift_taps:buffer[128][1][15]_rtl_0|shift_taps_vqm:auto_generated|altsyncram_kk81:altsyncram2|ram_block3a31~portb_address_reg0                                   ; 0.187             ;
; qsys_block:qsys|convolution_burst:convolution|stream_from_memory:from_memory1|scfifo:src_rd_fifo|scfifo_rnv:auto_generated|a_dpfifo_efv:dpfifo|cntr_2ab:wr_ptr|counter_reg_bit[7] ; qsys_block:qsys|convolution_burst:convolution|stream_from_memory:from_memory1|scfifo:src_rd_fifo|scfifo_rnv:auto_generated|a_dpfifo_efv:dpfifo|altsyncram_9tb1:FIFOram|ram_block1a0~porta_address_reg0                                         ; 0.186             ;
; qsys_block:qsys|convolution_burst:convolution|stream_from_memory:from_memory1|scfifo:src_rd_fifo|scfifo_rnv:auto_generated|a_dpfifo_efv:dpfifo|cntr_2ab:wr_ptr|counter_reg_bit[6] ; qsys_block:qsys|convolution_burst:convolution|stream_from_memory:from_memory1|scfifo:src_rd_fifo|scfifo_rnv:auto_generated|a_dpfifo_efv:dpfifo|altsyncram_9tb1:FIFOram|ram_block1a0~porta_address_reg0                                         ; 0.186             ;
; qsys_block:qsys|convolution_burst:convolution|stream_from_memory:from_memory1|scfifo:src_rd_fifo|scfifo_rnv:auto_generated|a_dpfifo_efv:dpfifo|cntr_2ab:wr_ptr|counter_reg_bit[5] ; qsys_block:qsys|convolution_burst:convolution|stream_from_memory:from_memory1|scfifo:src_rd_fifo|scfifo_rnv:auto_generated|a_dpfifo_efv:dpfifo|altsyncram_9tb1:FIFOram|ram_block1a0~porta_address_reg0                                         ; 0.186             ;
; qsys_block:qsys|convolution_burst:convolution|stream_from_memory:from_memory1|scfifo:src_rd_fifo|scfifo_rnv:auto_generated|a_dpfifo_efv:dpfifo|cntr_2ab:wr_ptr|counter_reg_bit[2] ; qsys_block:qsys|convolution_burst:convolution|stream_from_memory:from_memory1|scfifo:src_rd_fifo|scfifo_rnv:auto_generated|a_dpfifo_efv:dpfifo|altsyncram_9tb1:FIFOram|ram_block1a0~porta_address_reg0                                         ; 0.186             ;
; qsys_block:qsys|convolution_burst:convolution|stream_from_memory:from_memory1|scfifo:src_rd_fifo|scfifo_rnv:auto_generated|a_dpfifo_efv:dpfifo|cntr_2ab:wr_ptr|counter_reg_bit[1] ; qsys_block:qsys|convolution_burst:convolution|stream_from_memory:from_memory1|scfifo:src_rd_fifo|scfifo_rnv:auto_generated|a_dpfifo_efv:dpfifo|altsyncram_9tb1:FIFOram|ram_block1a0~porta_address_reg0                                         ; 0.186             ;
; qsys_block:qsys|convolution_burst:convolution|stream_from_memory:from_memory1|scfifo:src_rd_fifo|scfifo_rnv:auto_generated|a_dpfifo_efv:dpfifo|cntr_2ab:wr_ptr|counter_reg_bit[8] ; qsys_block:qsys|convolution_burst:convolution|stream_from_memory:from_memory1|scfifo:src_rd_fifo|scfifo_rnv:auto_generated|a_dpfifo_efv:dpfifo|altsyncram_9tb1:FIFOram|ram_block1a0~porta_address_reg0                                         ; 0.186             ;
; qsys_block:qsys|convolution_burst:convolution|stream_from_memory:from_memory1|scfifo:src_rd_fifo|scfifo_rnv:auto_generated|a_dpfifo_efv:dpfifo|cntr_2ab:wr_ptr|counter_reg_bit[4] ; qsys_block:qsys|convolution_burst:convolution|stream_from_memory:from_memory1|scfifo:src_rd_fifo|scfifo_rnv:auto_generated|a_dpfifo_efv:dpfifo|altsyncram_9tb1:FIFOram|ram_block1a0~porta_address_reg0                                         ; 0.186             ;
; qsys_block:qsys|convolution_burst:convolution|stream_from_memory:from_memory1|scfifo:src_rd_fifo|scfifo_rnv:auto_generated|a_dpfifo_efv:dpfifo|cntr_2ab:wr_ptr|counter_reg_bit[3] ; qsys_block:qsys|convolution_burst:convolution|stream_from_memory:from_memory1|scfifo:src_rd_fifo|scfifo_rnv:auto_generated|a_dpfifo_efv:dpfifo|altsyncram_9tb1:FIFOram|ram_block1a0~porta_address_reg0                                         ; 0.186             ;
; qsys_block:qsys|convolution_burst:convolution|convolution_calc:convolution|buffer[63][0][14]                                                                                      ; qsys_block:qsys|convolution_burst:convolution|convolution_calc:convolution|altshift_taps:buffer[64][1][15]_rtl_0|shift_taps_dpm:auto_generated|altsyncram_eh81:altsyncram2|ram_block3a17~porta_datain_reg0                                     ; 0.132             ;
; qsys_block:qsys|qsys_block_nios2e:nios2e|qsys_block_nios2e_cpu:cpu|av_ld_byte0_data[2]                                                                                            ; qsys_block:qsys|qsys_block_nios2e:nios2e|qsys_block_nios2e_cpu:cpu|qsys_block_nios2e_cpu_register_bank_b_module:qsys_block_nios2e_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_6mc1:auto_generated|ram_block1a2~porta_datain_reg0  ; 0.126             ;
; qsys_block:qsys|qsys_block_nios2e:nios2e|qsys_block_nios2e_cpu:cpu|av_ld_byte2_data[0]                                                                                            ; qsys_block:qsys|qsys_block_nios2e:nios2e|qsys_block_nios2e_cpu:cpu|qsys_block_nios2e_cpu_register_bank_b_module:qsys_block_nios2e_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_6mc1:auto_generated|ram_block1a16~porta_datain_reg0 ; 0.126             ;
; qsys_block:qsys|qsys_block_nios2e:nios2e|qsys_block_nios2e_cpu:cpu|av_ld_byte0_data[5]                                                                                            ; qsys_block:qsys|qsys_block_nios2e:nios2e|qsys_block_nios2e_cpu:cpu|qsys_block_nios2e_cpu_register_bank_a_module:qsys_block_nios2e_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_6mc1:auto_generated|ram_block1a5~porta_datain_reg0  ; 0.126             ;
; qsys_block:qsys|qsys_block_nios2e:nios2e|qsys_block_nios2e_cpu:cpu|av_ld_byte0_data[7]                                                                                            ; qsys_block:qsys|qsys_block_nios2e:nios2e|qsys_block_nios2e_cpu:cpu|qsys_block_nios2e_cpu_register_bank_a_module:qsys_block_nios2e_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_6mc1:auto_generated|ram_block1a7~porta_datain_reg0  ; 0.126             ;
; qsys_block:qsys|convolution_burst:convolution|convolution_calc:convolution|altshift_taps:buffer[128][1][15]_rtl_0|shift_taps_vqm:auto_generated|cntr_hsf:cntr1|counter_reg_bit[0] ; qsys_block:qsys|convolution_burst:convolution|convolution_calc:convolution|altshift_taps:buffer[128][1][15]_rtl_0|shift_taps_vqm:auto_generated|altsyncram_kk81:altsyncram2|ram_block3a31~portb_address_reg0                                   ; 0.117             ;
; qsys_block:qsys|convolution_burst:convolution|convolution_calc:convolution|buffer[2][0][1]                                                                                        ; qsys_block:qsys|convolution_burst:convolution|convolution_calc:convolution|altshift_taps:buffer[3][1][15]_rtl_0|shift_taps_9pm:auto_generated|altsyncram_ah81:altsyncram2|ram_block3a30~porta_datain_reg0                                      ; 0.020             ;
; qsys_block:qsys|convolution_burst:convolution|convolution_calc:convolution|buffer[2][0][0]                                                                                        ; qsys_block:qsys|convolution_burst:convolution|convolution_calc:convolution|altshift_taps:buffer[3][1][15]_rtl_0|shift_taps_9pm:auto_generated|altsyncram_ah81:altsyncram2|ram_block3a31~porta_datain_reg0                                      ; 0.020             ;
; qsys_block:qsys|convolution_burst:convolution|fp_add:adder|result[15]                                                                                                             ; qsys_block:qsys|convolution_burst:convolution|stream_to_memory:to_memory|scfifo:src_rd_fifo|scfifo_rnv:auto_generated|a_dpfifo_efv:dpfifo|altsyncram_9tb1:FIFOram|ram_block1a15~porta_datain_reg0                                              ; 0.011             ;
; qsys_block:qsys|convolution_burst:convolution|convolution_calc:convolution|buffer[31][1][11]                                                                                      ; qsys_block:qsys|convolution_burst:convolution|convolution_calc:convolution|altshift_taps:buffer[32][1][15]_rtl_0|shift_taps_8pm:auto_generated|altsyncram_kh81:altsyncram2|ram_block3a4~porta_datain_reg0                                      ; 0.010             ;
; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|qsys_block_mm_interconnect_0_cmd_mux_001:cmd_mux_001|altera_merlin_arbitrator:arb|top_priority_reg[1]              ; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|qsys_block_mm_interconnect_0_cmd_mux_001:cmd_mux_001|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                           ; 0.010             ;
; qsys_block:qsys|qsys_block_jtag_uart:jtag_uart|ien_AE                                                                                                                             ; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[9]                                                                                        ; 0.010             ;
; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|qsys_block_mm_interconnect_0_cmd_mux_001:cmd_mux_002|altera_merlin_arbitrator:arb|top_priority_reg[1]              ; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|qsys_block_mm_interconnect_0_cmd_mux_001:cmd_mux_002|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                           ; 0.010             ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+
Note: This table only shows the top 37 path(s) that have the largest delay added for hold.


+-----------------+
; Fitter Messages ;
+-----------------+
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (119006): Selected device EP4CE22F17C6 for design "de0_nano"
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Info (15535): Implemented PLL "PLL0:pll0|altpll:altpll_component|PLL0_altpll:auto_generated|pll1" as Cyclone IV E PLL type File: C:/Quartus_Projects/FPGA_Inference/Development_Kits/Terasic_DE0_Nano/Base_Project/18.1/db/pll0_altpll.v Line: 50
    Info (15099): Implementing clock multiplication of 2, clock division of 1, and phase shift of 0 degrees (0 ps) for PLL0:pll0|altpll:altpll_component|PLL0_altpll:auto_generated|wire_pll1_clk[0] port File: C:/Quartus_Projects/FPGA_Inference/Development_Kits/Terasic_DE0_Nano/Base_Project/18.1/db/pll0_altpll.v Line: 50
    Info (15099): Implementing clock multiplication of 2, clock division of 1, and phase shift of -60 degrees (-1667 ps) for PLL0:pll0|altpll:altpll_component|PLL0_altpll:auto_generated|wire_pll1_clk[1] port File: C:/Quartus_Projects/FPGA_Inference/Development_Kits/Terasic_DE0_Nano/Base_Project/18.1/db/pll0_altpll.v Line: 50
Info (171003): Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time
Info (176444): Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices
    Info (176445): Device EP4CE10F17C6 is compatible
    Info (176445): Device EP4CE6F17C6 is compatible
    Info (176445): Device EP4CE15F17C6 is compatible
Info (169124): Fitter converted 11 user pins into dedicated programming pins
    Info (169125): Pin ~ALTERA_ASDO_DATA1~ is reserved at location C1
    Info (169125): Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location D2
    Info (169125): Pin ~ALTERA_DCLK~ is reserved at location H1
    Info (169125): Pin ~ALTERA_DATA0~ is reserved at location H2
    Info (169125): Pin ~ALTERA_nCEO~ is reserved at location F16
    Info (169125): Pin ~ALTERA_DATA2~ is reserved at location E8
    Info (169125): Pin ~ALTERA_DATA3~ is reserved at location F8
    Info (169125): Pin ~ALTERA_DATA4~ is reserved at location B7
    Info (169125): Pin ~ALTERA_DATA5~ is reserved at location E7
    Info (169125): Pin ~ALTERA_DATA6~ is reserved at location E6
    Info (169125): Pin ~ALTERA_DATA7~ is reserved at location A5
Warning (15714): Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details
Info (176045): Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements.
Critical Warning (176584): Output pin "sdram_clock" (external output clock of PLL "PLL0:pll0|altpll:altpll_component|PLL0_altpll:auto_generated|pll1") uses I/O standard 3.3-V LVCMOS, has current strength 2mA, output load 0pF, and output clock frequency of 100 MHz, but target device can support only maximum output clock frequency of 96 MHz for this combination of I/O standard, current strength and load File: C:/Quartus_Projects/FPGA_Inference/Development_Kits/Terasic_DE0_Nano/Base_Project/18.1/de0_nano.sv Line: 32
Info (332164): Evaluating HDL-embedded SDC commands
    Info (332165): Entity alt_jtag_atlantic
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|jupdate}] -to [get_registers {*|alt_jtag_atlantic:*|jupdate1*}] 
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|read}] -to [get_registers {*|alt_jtag_atlantic:*|read1*}] 
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|read_req}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rvalid}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|t_dav}] -to [get_registers {*|alt_jtag_atlantic:*|tck_t_dav}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|user_saw_rvalid}] -to [get_registers {*|alt_jtag_atlantic:*|rvalid0*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|write}] -to [get_registers {*|alt_jtag_atlantic:*|write1*}] 
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|write_stalled}] -to [get_registers {*|alt_jtag_atlantic:*|t_ena*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|write_stalled}] -to [get_registers {*|alt_jtag_atlantic:*|t_pause*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|write_valid}]
    Info (332165): Entity altera_std_synchronizer
        Info (332166): set_false_path -to [get_keepers {*altera_std_synchronizer:*|din_s1}]
    Info (332165): Entity sld_hub
        Info (332166): create_clock -name altera_reserved_tck [get_ports {altera_reserved_tck}] -period 10MHz   
        Info (332166): set_clock_groups -asynchronous -group {altera_reserved_tck}
Info (332104): Reading SDC File: 'de0_nano.sdc'
Warning (332043): Overwriting existing clock: altera_reserved_tck
Info (332110): Deriving PLL clocks
    Info (332110): create_generated_clock -source {pll0|altpll_component|auto_generated|pll1|inclk[0]} -multiply_by 2 -duty_cycle 50.00 -name {pll0|altpll_component|auto_generated|pll1|clk[0]} {pll0|altpll_component|auto_generated|pll1|clk[0]}
    Info (332110): create_generated_clock -source {pll0|altpll_component|auto_generated|pll1|inclk[0]} -multiply_by 2 -phase -60.00 -duty_cycle 50.00 -name {pll0|altpll_component|auto_generated|pll1|clk[1]} {pll0|altpll_component|auto_generated|pll1|clk[1]}
Info (332151): Clock uncertainty is not calculated until you update the timing netlist.
Info (332104): Reading SDC File: 'qsys_block/synthesis/submodules/altera_reset_controller.sdc'
Info (332104): Reading SDC File: 'qsys_block/synthesis/submodules/qsys_block_nios2e_cpu.sdc'
Info (332154): The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers.
Info (332129): Detected timing requirements -- optimizing circuit to achieve only the specified requirements
Info (332111): Found 4 clocks
    Info (332111):   Period   Clock Name
    Info (332111): ======== ============
    Info (332111):  100.000 altera_reserved_tck
    Info (332111):   20.000      clock50
    Info (332111):   10.000 pll0|altpll_component|auto_generated|pll1|clk[0]
    Info (332111):   10.000 pll0|altpll_component|auto_generated|pll1|clk[1]
Info (176353): Automatically promoted node PLL0:pll0|altpll:altpll_component|PLL0_altpll:auto_generated|wire_pll1_clk[0] (placed in counter C1 of PLL_4) File: C:/Quartus_Projects/FPGA_Inference/Development_Kits/Terasic_DE0_Nano/Base_Project/18.1/db/pll0_altpll.v Line: 92
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G19
Info (176353): Automatically promoted node PLL0:pll0|altpll:altpll_component|PLL0_altpll:auto_generated|wire_pll1_clk[1] (placed in counter C0 of PLL_4) File: C:/Quartus_Projects/FPGA_Inference/Development_Kits/Terasic_DE0_Nano/Base_Project/18.1/db/pll0_altpll.v Line: 92
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G18
Info (176353): Automatically promoted node altera_internal_jtag~TCKUTAP 
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
Info (176353): Automatically promoted node oscillator:comb_3|oscillator_altint_osc_i57:oscillator_altint_osc_i57_component|wire_sd1_clkout  File: C:/Quartus_Projects/FPGA_Inference/Development_Kits/Terasic_DE0_Nano/Base_Project/18.1/oscillator.v Line: 58
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
Info (176353): Automatically promoted node qsys_block:qsys|altera_reset_controller:rst_controller|r_sync_rst  File: C:/Quartus_Projects/FPGA_Inference/Development_Kits/Terasic_DE0_Nano/Base_Project/18.1/qsys_block/synthesis/submodules/altera_reset_controller.v Line: 288
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
    Info (176356): Following destination nodes may be non-global or may not use global or regional clocks
        Info (176357): Destination node qsys_block:qsys|altera_reset_controller:rst_controller|WideOr0~0 File: C:/Quartus_Projects/FPGA_Inference/Development_Kits/Terasic_DE0_Nano/Base_Project/18.1/qsys_block/synthesis/submodules/altera_reset_controller.v Line: 290
        Info (176357): Destination node qsys_block:qsys|qsys_block_sdram:sdram|active_rnw~2 File: C:/Quartus_Projects/FPGA_Inference/Development_Kits/Terasic_DE0_Nano/Base_Project/18.1/qsys_block/synthesis/submodules/qsys_block_sdram.v Line: 215
        Info (176357): Destination node qsys_block:qsys|qsys_block_sdram:sdram|active_cs_n~1 File: C:/Quartus_Projects/FPGA_Inference/Development_Kits/Terasic_DE0_Nano/Base_Project/18.1/qsys_block/synthesis/submodules/qsys_block_sdram.v Line: 212
        Info (176357): Destination node qsys_block:qsys|qsys_block_nios2e:nios2e|qsys_block_nios2e_cpu:cpu|W_rf_wren File: C:/Quartus_Projects/FPGA_Inference/Development_Kits/Terasic_DE0_Nano/Base_Project/18.1/qsys_block/synthesis/submodules/qsys_block_nios2e_cpu.v Line: 3451
        Info (176357): Destination node qsys_block:qsys|qsys_block_sdram:sdram|i_refs[2] File: C:/Quartus_Projects/FPGA_Inference/Development_Kits/Terasic_DE0_Nano/Base_Project/18.1/qsys_block/synthesis/submodules/qsys_block_sdram.v Line: 356
        Info (176357): Destination node qsys_block:qsys|qsys_block_sdram:sdram|i_refs[1] File: C:/Quartus_Projects/FPGA_Inference/Development_Kits/Terasic_DE0_Nano/Base_Project/18.1/qsys_block/synthesis/submodules/qsys_block_sdram.v Line: 356
        Info (176357): Destination node qsys_block:qsys|qsys_block_sdram:sdram|i_refs[0] File: C:/Quartus_Projects/FPGA_Inference/Development_Kits/Terasic_DE0_Nano/Base_Project/18.1/qsys_block/synthesis/submodules/qsys_block_sdram.v Line: 356
        Info (176357): Destination node qsys_block:qsys|qsys_block_nios2e:nios2e|qsys_block_nios2e_cpu:cpu|qsys_block_nios2e_cpu_nios2_oci:the_qsys_block_nios2e_cpu_nios2_oci|qsys_block_nios2e_cpu_nios2_oci_debug:the_qsys_block_nios2e_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer|din_s1 File: c:/intelfpga/18.1/quartus/libraries/megafunctions/altera_std_synchronizer.v Line: 45
Info (176353): Automatically promoted node system_monitor:monitor0|pll_sreset[0]  File: C:/Quartus_Projects/FPGA_Inference/verilog_src/verilog/common/system_monitor.sv Line: 36
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
    Info (176356): Following destination nodes may be non-global or may not use global or regional clocks
        Info (176357): Destination node qsys_block:qsys|convolution_burst:convolution|stream_to_memory:to_memory|scfifo:src_rd_fifo|scfifo_rnv:auto_generated|a_dpfifo_efv:dpfifo|cntr_2ab:wr_ptr|counter_reg_bit[8] File: C:/Quartus_Projects/FPGA_Inference/Development_Kits/Terasic_DE0_Nano/Base_Project/18.1/db/cntr_2ab.tdf Line: 78
        Info (176357): Destination node qsys_block:qsys|convolution_burst:convolution|stream_to_memory:to_memory|scfifo:src_rd_fifo|scfifo_rnv:auto_generated|a_dpfifo_efv:dpfifo|cntr_2ab:wr_ptr|counter_reg_bit[7] File: C:/Quartus_Projects/FPGA_Inference/Development_Kits/Terasic_DE0_Nano/Base_Project/18.1/db/cntr_2ab.tdf Line: 78
        Info (176357): Destination node qsys_block:qsys|convolution_burst:convolution|stream_to_memory:to_memory|scfifo:src_rd_fifo|scfifo_rnv:auto_generated|a_dpfifo_efv:dpfifo|cntr_2ab:wr_ptr|counter_reg_bit[6] File: C:/Quartus_Projects/FPGA_Inference/Development_Kits/Terasic_DE0_Nano/Base_Project/18.1/db/cntr_2ab.tdf Line: 78
        Info (176357): Destination node qsys_block:qsys|convolution_burst:convolution|stream_to_memory:to_memory|scfifo:src_rd_fifo|scfifo_rnv:auto_generated|a_dpfifo_efv:dpfifo|cntr_2ab:wr_ptr|counter_reg_bit[5] File: C:/Quartus_Projects/FPGA_Inference/Development_Kits/Terasic_DE0_Nano/Base_Project/18.1/db/cntr_2ab.tdf Line: 78
        Info (176357): Destination node qsys_block:qsys|convolution_burst:convolution|stream_to_memory:to_memory|scfifo:src_rd_fifo|scfifo_rnv:auto_generated|a_dpfifo_efv:dpfifo|cntr_2ab:wr_ptr|counter_reg_bit[4] File: C:/Quartus_Projects/FPGA_Inference/Development_Kits/Terasic_DE0_Nano/Base_Project/18.1/db/cntr_2ab.tdf Line: 78
        Info (176357): Destination node qsys_block:qsys|convolution_burst:convolution|stream_to_memory:to_memory|scfifo:src_rd_fifo|scfifo_rnv:auto_generated|a_dpfifo_efv:dpfifo|cntr_2ab:wr_ptr|counter_reg_bit[3] File: C:/Quartus_Projects/FPGA_Inference/Development_Kits/Terasic_DE0_Nano/Base_Project/18.1/db/cntr_2ab.tdf Line: 78
        Info (176357): Destination node qsys_block:qsys|convolution_burst:convolution|stream_to_memory:to_memory|scfifo:src_rd_fifo|scfifo_rnv:auto_generated|a_dpfifo_efv:dpfifo|cntr_2ab:wr_ptr|counter_reg_bit[2] File: C:/Quartus_Projects/FPGA_Inference/Development_Kits/Terasic_DE0_Nano/Base_Project/18.1/db/cntr_2ab.tdf Line: 78
        Info (176357): Destination node qsys_block:qsys|convolution_burst:convolution|stream_to_memory:to_memory|scfifo:src_rd_fifo|scfifo_rnv:auto_generated|a_dpfifo_efv:dpfifo|cntr_2ab:wr_ptr|counter_reg_bit[1] File: C:/Quartus_Projects/FPGA_Inference/Development_Kits/Terasic_DE0_Nano/Base_Project/18.1/db/cntr_2ab.tdf Line: 78
        Info (176357): Destination node qsys_block:qsys|convolution_burst:convolution|stream_to_memory:to_memory|scfifo:src_rd_fifo|scfifo_rnv:auto_generated|a_dpfifo_efv:dpfifo|cntr_2ab:wr_ptr|counter_reg_bit[0] File: C:/Quartus_Projects/FPGA_Inference/Development_Kits/Terasic_DE0_Nano/Base_Project/18.1/db/cntr_2ab.tdf Line: 78
        Info (176357): Destination node qsys_block:qsys|convolution_burst:convolution|stream_to_memory:to_memory|scfifo:src_rd_fifo|scfifo_rnv:auto_generated|a_dpfifo_efv:dpfifo|cntr_ea7:usedw_counter|counter_reg_bit[8] File: C:/Quartus_Projects/FPGA_Inference/Development_Kits/Terasic_DE0_Nano/Base_Project/18.1/db/cntr_ea7.tdf Line: 79
        Info (176358): Non-global destination nodes limited to 10 nodes
Info (176353): Automatically promoted node system_monitor:monitor0|pll_areset  File: C:/Quartus_Projects/FPGA_Inference/verilog_src/verilog/common/system_monitor.sv Line: 7
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
    Info (176356): Following destination nodes may be non-global or may not use global or regional clocks
        Info (176357): Destination node system_monitor:monitor0|pll_areset_flop~0 File: C:/Quartus_Projects/FPGA_Inference/verilog_src/verilog/common/system_monitor.sv Line: 13
Info (176233): Starting register packing
Warning (176250): Ignoring invalid fast I/O register assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information.
Warning (176251): Ignoring some wildcard destinations of fast I/O register assignments
    Info (176252): Wildcard assignment "Fast Output Enable Register=ON" to "oe" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_data[9]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_data[8]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_data[7]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_data[6]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_data[5]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_data[4]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_data[3]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_data[2]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_data[1]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_data[15]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_data[14]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_data[13]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_data[12]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_data[11]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_data[10]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_data[0]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_cmd[2]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_cmd[1]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_cmd[0]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
Info (176235): Finished register packing
    Extra Info (176218): Packed 40 registers into blocks of type Block RAM
    Extra Info (176218): Packed 16 registers into blocks of type I/O Input Buffer
    Extra Info (176218): Packed 53 registers into blocks of type I/O Output Buffer
    Extra Info (176220): Created 34 register duplicates
Warning (15058): PLL "PLL0:pll0|altpll:altpll_component|PLL0_altpll:auto_generated|pll1" is in normal or source synchronous mode with output clock "compensate_clock" set to clk[1] that is not fully compensated because it feeds an output pin -- only PLLs in zero delay buffer mode can fully compensate output pins File: C:/Quartus_Projects/FPGA_Inference/Development_Kits/Terasic_DE0_Nano/Base_Project/18.1/db/pll0_altpll.v Line: 50
Warning (15064): PLL "PLL0:pll0|altpll:altpll_component|PLL0_altpll:auto_generated|pll1" output port clk[1] feeds output pin "sdram_clock~output" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance File: C:/Quartus_Projects/FPGA_Inference/Development_Kits/Terasic_DE0_Nano/Base_Project/18.1/db/pll0_altpll.v Line: 50
Info (171121): Fitter preparation operations ending: elapsed time is 00:00:05
Info (14896): Fitter has disabled Advanced Physical Optimization because it is not supported for the current family.
Info (170189): Fitter placement preparation operations beginning
Info (170190): Fitter placement preparation operations ending: elapsed time is 00:00:02
Info (170191): Fitter placement operations beginning
Info (170137): Fitter placement was successful
Info (170192): Fitter placement operations ending: elapsed time is 00:00:10
Info (170193): Fitter routing operations beginning
Info (170195): Router estimated average interconnect usage is 8% of the available device resources
    Info (170196): Router estimated peak interconnect usage is 22% of the available device resources in the region that extends from location X21_Y11 to location X31_Y22
Info (170199): The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time.
    Info (170201): Optimizations that may affect the design's routability were skipped
    Info (170200): Optimizations that may affect the design's timing were skipped
Info (170194): Fitter routing operations ending: elapsed time is 00:00:05
Info (11888): Total time spent on timing analysis during the Fitter is 5.51 seconds.
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (11218): Fitter post-fit operations ending: elapsed time is 00:00:03
Warning (171167): Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information.
Warning (169177): 17 pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing Cyclone IV E Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems.
    Info (169178): Pin sdram_dq[0] uses I/O standard 3.3-V LVCMOS at G2 File: C:/Quartus_Projects/FPGA_Inference/Development_Kits/Terasic_DE0_Nano/Base_Project/18.1/de0_nano.sv Line: 12
    Info (169178): Pin sdram_dq[1] uses I/O standard 3.3-V LVCMOS at G1 File: C:/Quartus_Projects/FPGA_Inference/Development_Kits/Terasic_DE0_Nano/Base_Project/18.1/de0_nano.sv Line: 12
    Info (169178): Pin sdram_dq[2] uses I/O standard 3.3-V LVCMOS at L8 File: C:/Quartus_Projects/FPGA_Inference/Development_Kits/Terasic_DE0_Nano/Base_Project/18.1/de0_nano.sv Line: 12
    Info (169178): Pin sdram_dq[3] uses I/O standard 3.3-V LVCMOS at K5 File: C:/Quartus_Projects/FPGA_Inference/Development_Kits/Terasic_DE0_Nano/Base_Project/18.1/de0_nano.sv Line: 12
    Info (169178): Pin sdram_dq[4] uses I/O standard 3.3-V LVCMOS at K2 File: C:/Quartus_Projects/FPGA_Inference/Development_Kits/Terasic_DE0_Nano/Base_Project/18.1/de0_nano.sv Line: 12
    Info (169178): Pin sdram_dq[5] uses I/O standard 3.3-V LVCMOS at J2 File: C:/Quartus_Projects/FPGA_Inference/Development_Kits/Terasic_DE0_Nano/Base_Project/18.1/de0_nano.sv Line: 12
    Info (169178): Pin sdram_dq[6] uses I/O standard 3.3-V LVCMOS at J1 File: C:/Quartus_Projects/FPGA_Inference/Development_Kits/Terasic_DE0_Nano/Base_Project/18.1/de0_nano.sv Line: 12
    Info (169178): Pin sdram_dq[7] uses I/O standard 3.3-V LVCMOS at R7 File: C:/Quartus_Projects/FPGA_Inference/Development_Kits/Terasic_DE0_Nano/Base_Project/18.1/de0_nano.sv Line: 12
    Info (169178): Pin sdram_dq[8] uses I/O standard 3.3-V LVCMOS at T4 File: C:/Quartus_Projects/FPGA_Inference/Development_Kits/Terasic_DE0_Nano/Base_Project/18.1/de0_nano.sv Line: 12
    Info (169178): Pin sdram_dq[9] uses I/O standard 3.3-V LVCMOS at T2 File: C:/Quartus_Projects/FPGA_Inference/Development_Kits/Terasic_DE0_Nano/Base_Project/18.1/de0_nano.sv Line: 12
    Info (169178): Pin sdram_dq[10] uses I/O standard 3.3-V LVCMOS at T3 File: C:/Quartus_Projects/FPGA_Inference/Development_Kits/Terasic_DE0_Nano/Base_Project/18.1/de0_nano.sv Line: 12
    Info (169178): Pin sdram_dq[11] uses I/O standard 3.3-V LVCMOS at R3 File: C:/Quartus_Projects/FPGA_Inference/Development_Kits/Terasic_DE0_Nano/Base_Project/18.1/de0_nano.sv Line: 12
    Info (169178): Pin sdram_dq[12] uses I/O standard 3.3-V LVCMOS at R5 File: C:/Quartus_Projects/FPGA_Inference/Development_Kits/Terasic_DE0_Nano/Base_Project/18.1/de0_nano.sv Line: 12
    Info (169178): Pin sdram_dq[13] uses I/O standard 3.3-V LVCMOS at P3 File: C:/Quartus_Projects/FPGA_Inference/Development_Kits/Terasic_DE0_Nano/Base_Project/18.1/de0_nano.sv Line: 12
    Info (169178): Pin sdram_dq[14] uses I/O standard 3.3-V LVCMOS at N3 File: C:/Quartus_Projects/FPGA_Inference/Development_Kits/Terasic_DE0_Nano/Base_Project/18.1/de0_nano.sv Line: 12
    Info (169178): Pin sdram_dq[15] uses I/O standard 3.3-V LVCMOS at K1 File: C:/Quartus_Projects/FPGA_Inference/Development_Kits/Terasic_DE0_Nano/Base_Project/18.1/de0_nano.sv Line: 12
    Info (169178): Pin clock50 uses I/O standard 3.3-V LVCMOS at R8 File: C:/Quartus_Projects/FPGA_Inference/Development_Kits/Terasic_DE0_Nano/Base_Project/18.1/de0_nano.sv Line: 2
Info (144001): Generated suppressed messages file C:/Quartus_Projects/FPGA_Inference/Development_Kits/Terasic_DE0_Nano/Base_Project/18.1/output_files/de0_nano.fit.smsg
Info: Quartus Prime Fitter was successful. 0 errors, 10 warnings
    Info: Peak virtual memory: 5685 megabytes
    Info: Processing ended: Sun Aug 30 15:22:00 2020
    Info: Elapsed time: 00:00:32
    Info: Total CPU time (on all processors): 00:00:52


+----------------------------+
; Fitter Suppressed Messages ;
+----------------------------+
The suppressed messages can be found in C:/Quartus_Projects/FPGA_Inference/Development_Kits/Terasic_DE0_Nano/Base_Project/18.1/output_files/de0_nano.fit.smsg.


