Release 14.7 - xst P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> 
Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.40 secs
 
--> 
Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.40 secs
 
--> 
Reading design: MPP.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "MPP.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "MPP"
Output Format                      : NGC
Target Device                      : xc6slx9-3-tqg144

---- Source Options
Top Module Name                    : MPP
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Parsing VHDL file "/home/ise/Desktop/SimpleProcessor/mybuf4.vhf" into library work
Parsing entity <mybuf4>.
Parsing architecture <BEHAVIORAL> of entity <mybuf4>.
Parsing VHDL file "/home/ise/Desktop/SimpleProcessor/mux4bit8to1.vhf" into library work
Parsing entity <M8_1E_HXILINX_mux4bit8to1>.
Parsing architecture <M8_1E_HXILINX_mux4bit8to1_V> of entity <m8_1e_hxilinx_mux4bit8to1>.
Parsing entity <mux4bit8to1>.
Parsing architecture <BEHAVIORAL> of entity <mux4bit8to1>.
Parsing VHDL file "/home/ise/Desktop/SimpleProcessor/mux8bit8to1.vhf" into library work
Parsing entity <M8_1E_HXILINX_mux8bit8to1>.
Parsing architecture <M8_1E_HXILINX_mux8bit8to1_V> of entity <m8_1e_hxilinx_mux8bit8to1>.
Parsing entity <mybuf4_MUSER_mux8bit8to1>.
Parsing architecture <BEHAVIORAL> of entity <mybuf4_muser_mux8bit8to1>.
Parsing entity <mux4bit8to1_MUSER_mux8bit8to1>.
Parsing architecture <BEHAVIORAL> of entity <mux4bit8to1_muser_mux8bit8to1>.
Parsing entity <mux8bit8to1>.
Parsing architecture <BEHAVIORAL> of entity <mux8bit8to1>.
Parsing VHDL file "/home/ise/Desktop/SimpleProcessor/bitXOR.vhf" into library work
Parsing entity <bitXOR>.
Parsing architecture <BEHAVIORAL> of entity <bitxor>.
Parsing VHDL file "/home/ise/Desktop/SimpleProcessor/bitOR.vhf" into library work
Parsing entity <bitOR>.
Parsing architecture <BEHAVIORAL> of entity <bitor>.
Parsing VHDL file "/home/ise/Desktop/SimpleProcessor/bitAND.vhf" into library work
Parsing entity <bitAND>.
Parsing architecture <BEHAVIORAL> of entity <bitand>.
Parsing VHDL file "/home/ise/Desktop/SimpleProcessor/RegParallelLoad_8.vhd" into library work
Parsing entity <RegParallelLoad_8>.
Parsing architecture <Behavioral> of entity <regparallelload_8>.
Parsing VHDL file "/home/ise/Desktop/SimpleProcessor/Mux2_8.vhd" into library work
Parsing entity <Mux2_8>.
Parsing architecture <Behavioral> of entity <mux2_8>.
Parsing VHDL file "/home/ise/Desktop/SimpleProcessor/ALU.vhf" into library work
Parsing entity <M8_1E_HXILINX_ALU>.
Parsing architecture <M8_1E_HXILINX_ALU_V> of entity <m8_1e_hxilinx_alu>.
Parsing entity <bitOR_MUSER_ALU>.
Parsing architecture <BEHAVIORAL> of entity <bitor_muser_alu>.
Parsing entity <bitAND_MUSER_ALU>.
Parsing architecture <BEHAVIORAL> of entity <bitand_muser_alu>.
Parsing entity <bitXOR_MUSER_ALU>.
Parsing architecture <BEHAVIORAL> of entity <bitxor_muser_alu>.
Parsing entity <mybuf4_MUSER_ALU>.
Parsing architecture <BEHAVIORAL> of entity <mybuf4_muser_alu>.
Parsing entity <mux4bit8to1_MUSER_ALU>.
Parsing architecture <BEHAVIORAL> of entity <mux4bit8to1_muser_alu>.
Parsing entity <mux8bit8to1_MUSER_ALU>.
Parsing architecture <BEHAVIORAL> of entity <mux8bit8to1_muser_alu>.
Parsing entity <ALU>.
Parsing architecture <BEHAVIORAL> of entity <alu>.
Parsing VHDL file "/home/ise/Desktop/SimpleProcessor/MPP.vhf" into library work
Parsing entity <M8_1E_HXILINX_MPP>.
Parsing architecture <M8_1E_HXILINX_MPP_V> of entity <m8_1e_hxilinx_mpp>.
Parsing entity <bitOR_MUSER_MPP>.
Parsing architecture <BEHAVIORAL> of entity <bitor_muser_mpp>.
Parsing entity <bitAND_MUSER_MPP>.
Parsing architecture <BEHAVIORAL> of entity <bitand_muser_mpp>.
Parsing entity <bitXOR_MUSER_MPP>.
Parsing architecture <BEHAVIORAL> of entity <bitxor_muser_mpp>.
Parsing entity <mybuf4_MUSER_MPP>.
Parsing architecture <BEHAVIORAL> of entity <mybuf4_muser_mpp>.
Parsing entity <mux4bit8to1_MUSER_MPP>.
Parsing architecture <BEHAVIORAL> of entity <mux4bit8to1_muser_mpp>.
Parsing entity <mux8bit8to1_MUSER_MPP>.
Parsing architecture <BEHAVIORAL> of entity <mux8bit8to1_muser_mpp>.
Parsing entity <ALU_MUSER_MPP>.
Parsing architecture <BEHAVIORAL> of entity <alu_muser_mpp>.
Parsing entity <MPP>.
Parsing architecture <BEHAVIORAL> of entity <mpp>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating entity <MPP> (architecture <BEHAVIORAL>) from library <work>.

Elaborating entity <ALU_MUSER_MPP> (architecture <BEHAVIORAL>) from library <work>.

Elaborating entity <mux8bit8to1_MUSER_MPP> (architecture <BEHAVIORAL>) from library <work>.

Elaborating entity <mux4bit8to1_MUSER_MPP> (architecture <BEHAVIORAL>) from library <work>.

Elaborating entity <M8_1E_HXILINX_MPP> (architecture <M8_1E_HXILINX_MPP_V>) from library <work>.
INFO:HDLCompiler:679 - "/home/ise/Desktop/SimpleProcessor/MPP.vhf" Line 64. Case statement is complete. others clause is never selected

Elaborating entity <mybuf4_MUSER_MPP> (architecture <BEHAVIORAL>) from library <work>.

Elaborating entity <bitXOR_MUSER_MPP> (architecture <BEHAVIORAL>) from library <work>.

Elaborating entity <bitAND_MUSER_MPP> (architecture <BEHAVIORAL>) from library <work>.

Elaborating entity <bitOR_MUSER_MPP> (architecture <BEHAVIORAL>) from library <work>.
WARNING:HDLCompiler:634 - "/home/ise/Desktop/SimpleProcessor/MPP.vhf" Line 598: Net <XLXI_1_add_openSignal[7]> does not have a driver.
WARNING:HDLCompiler:634 - "/home/ise/Desktop/SimpleProcessor/MPP.vhf" Line 599: Net <XLXI_1_multiply_openSignal[7]> does not have a driver.
WARNING:HDLCompiler:634 - "/home/ise/Desktop/SimpleProcessor/MPP.vhf" Line 600: Net <XLXI_1_shiftRight_openSignal[7]> does not have a driver.
WARNING:HDLCompiler:634 - "/home/ise/Desktop/SimpleProcessor/MPP.vhf" Line 601: Net <XLXI_1_subtract_openSignal[7]> does not have a driver.

Elaborating entity <Mux2_8> (architecture <Behavioral>) with generics from library <work>.

Elaborating entity <RegParallelLoad_8> (architecture <Behavioral>) with generics from library <work>.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <MPP>.
    Related source file is "/home/ise/Desktop/SimpleProcessor/MPP.vhf".
    Summary:
	no macro.
Unit <MPP> synthesized.

Synthesizing Unit <ALU_MUSER_MPP>.
    Related source file is "/home/ise/Desktop/SimpleProcessor/MPP.vhf".
WARNING:Xst:653 - Signal <XLXI_1_add_openSignal> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <XLXI_1_multiply_openSignal> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <XLXI_1_shiftRight_openSignal> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <XLXI_1_subtract_openSignal> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Summary:
	no macro.
Unit <ALU_MUSER_MPP> synthesized.

Synthesizing Unit <mux8bit8to1_MUSER_MPP>.
    Related source file is "/home/ise/Desktop/SimpleProcessor/MPP.vhf".
    Summary:
	no macro.
Unit <mux8bit8to1_MUSER_MPP> synthesized.

Synthesizing Unit <mux4bit8to1_MUSER_MPP>.
    Related source file is "/home/ise/Desktop/SimpleProcessor/MPP.vhf".
    Set property "HU_SET = XLXI_1_4" for instance <XLXI_1>.
    Set property "HU_SET = XLXI_2_5" for instance <XLXI_2>.
    Set property "HU_SET = XLXI_3_6" for instance <XLXI_3>.
    Set property "HU_SET = XLXI_4_7" for instance <XLXI_4>.
    Summary:
	no macro.
Unit <mux4bit8to1_MUSER_MPP> synthesized.

Synthesizing Unit <M8_1E_HXILINX_MPP>.
    Related source file is "/home/ise/Desktop/SimpleProcessor/MPP.vhf".
    Found 1-bit 8-to-1 multiplexer for signal <S2_D7_Mux_0_o> created at line 55.
    Summary:
	inferred   2 Multiplexer(s).
Unit <M8_1E_HXILINX_MPP> synthesized.

Synthesizing Unit <mybuf4_MUSER_MPP>.
    Related source file is "/home/ise/Desktop/SimpleProcessor/MPP.vhf".
    Summary:
	no macro.
Unit <mybuf4_MUSER_MPP> synthesized.

Synthesizing Unit <bitXOR_MUSER_MPP>.
    Related source file is "/home/ise/Desktop/SimpleProcessor/MPP.vhf".
    Summary:
	no macro.
Unit <bitXOR_MUSER_MPP> synthesized.

Synthesizing Unit <bitAND_MUSER_MPP>.
    Related source file is "/home/ise/Desktop/SimpleProcessor/MPP.vhf".
    Summary:
	no macro.
Unit <bitAND_MUSER_MPP> synthesized.

Synthesizing Unit <bitOR_MUSER_MPP>.
    Related source file is "/home/ise/Desktop/SimpleProcessor/MPP.vhf".
    Summary:
	no macro.
Unit <bitOR_MUSER_MPP> synthesized.

Synthesizing Unit <Mux2_8>.
    Related source file is "/home/ise/Desktop/SimpleProcessor/Mux2_8.vhd".
        BusWidth = 8
    Summary:
	inferred   1 Multiplexer(s).
Unit <Mux2_8> synthesized.

Synthesizing Unit <RegParallelLoad_8>.
    Related source file is "/home/ise/Desktop/SimpleProcessor/RegParallelLoad_8.vhd".
        BusWidth = 8
    Found 8-bit register for signal <q>.
    Summary:
	inferred   8 D-type flip-flop(s).
Unit <RegParallelLoad_8> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Registers                                            : 1
 8-bit register                                        : 1
# Multiplexers                                         : 17
 1-bit 2-to-1 multiplexer                              : 8
 1-bit 8-to-1 multiplexer                              : 8
 8-bit 2-to-1 multiplexer                              : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Registers                                            : 8
 Flip-Flops                                            : 8
# Multiplexers                                         : 17
 1-bit 2-to-1 multiplexer                              : 8
 1-bit 8-to-1 multiplexer                              : 8
 8-bit 2-to-1 multiplexer                              : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <mux8bit8to1_MUSER_MPP> ...

Optimizing unit <RegParallelLoad_8> ...

Optimizing unit <MPP> ...

Optimizing unit <M8_1E_HXILINX_MPP> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block MPP, actual ratio is 0.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 8
 Flip-Flops                                            : 8

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : MPP.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 129
#      AND2                        : 8
#      BUF                         : 72
#      GND                         : 1
#      LUT3                        : 8
#      LUT6                        : 16
#      MUXF7                       : 8
#      OR2                         : 8
#      XOR2                        : 8
# FlipFlops/Latches                : 8
#      FDE                         : 8
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 21
#      IBUF                        : 13
#      OBUF                        : 8

Device utilization summary:
---------------------------

Selected Device : 6slx9tqg144-3 


Slice Logic Utilization: 
 Number of Slice Registers:               8  out of  11440     0%  
 Number of Slice LUTs:                   24  out of   5720     0%  
    Number used as Logic:                24  out of   5720     0%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:     32
   Number with an unused Flip Flop:      24  out of     32    75%  
   Number with an unused LUT:             8  out of     32    25%  
   Number of fully used LUT-FF pairs:     0  out of     32     0%  
   Number of unique control sets:         1

IO Utilization: 
 Number of IOs:                          22
 Number of bonded IOBs:                  22  out of    102    21%  

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                1  out of     16     6%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
CLK                                | BUFGP                  | 8     |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: 6.753ns (Maximum Frequency: 148.083MHz)
   Minimum input arrival time before clock: 7.844ns
   Maximum output required time after clock: 3.732ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'CLK'
  Clock period: 6.753ns (frequency: 148.083MHz)
  Total number of paths / destination ports: 56 / 8
-------------------------------------------------------------------------
Delay:               6.753ns (Levels of Logic = 7)
  Source:            Parallel_Load_Reg/q[7]_dff_1_7 (FF)
  Destination:       Parallel_Load_Reg/q[7]_dff_1_7 (FF)
  Source Clock:      CLK rising
  Destination Clock: CLK rising

  Data Path: Parallel_Load_Reg/q[7]_dff_1_7 to Parallel_Load_Reg/q[7]_dff_1_7
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q              5   0.447   0.715  Parallel_Load_Reg/q[7]_dff_1_7 (Parallel_Load_Reg/q[7]_dff_1_7)
     LUT3:I2->O            4   0.205   1.048  OPERAND_SELECT/Mmux_o81 (XLXN_8<7>)
     AND2:I0->O            1   0.203   0.579  CORE_ALU/XLXI_3/XLXI_9 (CORE_ALU/XLXN_19<7>)
     BUF:I->O              1   0.568   0.827  CORE_ALU/XLXI_1/XLXI_6/XLXI_4 (CORE_ALU/XLXI_1/XLXN_54<3>)
     begin scope: 'CORE_ALU/XLXI_1/XLXI_1/XLXI_4:D2'
     LUT6:I2->O            1   0.203   0.000  Mmux_S2_D7_Mux_0_o_4 (Mmux_S2_D7_Mux_0_o_4)
     MUXF7:I0->O           1   0.131   0.579  Mmux_S2_D7_Mux_0_o_2_f7 (O)
     end scope: 'CORE_ALU/XLXI_1/XLXI_1/XLXI_4:O'
     BUF:I->O              1   0.568   0.579  CORE_ALU/XLXI_1/XLXI_37/XLXI_4 (XLXN_10<7>)
     FDE:D                     0.102          Parallel_Load_Reg/q[7]_dff_1_7
    ----------------------------------------
    Total                      6.753ns (2.427ns logic, 4.326ns route)
                                       (35.9% logic, 64.1% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'CLK'
  Total number of paths / destination ports: 112 / 16
-------------------------------------------------------------------------
Offset:              7.844ns (Levels of Logic = 8)
  Source:            OPERAND (PAD)
  Destination:       Parallel_Load_Reg/q[7]_dff_1_7 (FF)
  Destination Clock: CLK rising

  Data Path: OPERAND to Parallel_Load_Reg/q[7]_dff_1_7
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             8   1.222   1.031  OPERAND_IBUF (OPERAND_IBUF)
     LUT3:I0->O            4   0.205   1.048  OPERAND_SELECT/Mmux_o81 (XLXN_8<7>)
     AND2:I0->O            1   0.203   0.579  CORE_ALU/XLXI_3/XLXI_9 (CORE_ALU/XLXN_19<7>)
     BUF:I->O              1   0.568   0.827  CORE_ALU/XLXI_1/XLXI_6/XLXI_4 (CORE_ALU/XLXI_1/XLXN_54<3>)
     begin scope: 'CORE_ALU/XLXI_1/XLXI_1/XLXI_4:D2'
     LUT6:I2->O            1   0.203   0.000  Mmux_S2_D7_Mux_0_o_4 (Mmux_S2_D7_Mux_0_o_4)
     MUXF7:I0->O           1   0.131   0.579  Mmux_S2_D7_Mux_0_o_2_f7 (O)
     end scope: 'CORE_ALU/XLXI_1/XLXI_1/XLXI_4:O'
     BUF:I->O              1   0.568   0.579  CORE_ALU/XLXI_1/XLXI_37/XLXI_4 (XLXN_10<7>)
     FDE:D                     0.102          Parallel_Load_Reg/q[7]_dff_1_7
    ----------------------------------------
    Total                      7.844ns (3.202ns logic, 4.641ns route)
                                       (40.8% logic, 59.2% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'CLK'
  Total number of paths / destination ports: 8 / 8
-------------------------------------------------------------------------
Offset:              3.732ns (Levels of Logic = 1)
  Source:            Parallel_Load_Reg/q[7]_dff_1_7 (FF)
  Destination:       OUTPUT<7> (PAD)
  Source Clock:      CLK rising

  Data Path: Parallel_Load_Reg/q[7]_dff_1_7 to OUTPUT<7>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q              5   0.447   0.714  Parallel_Load_Reg/q[7]_dff_1_7 (Parallel_Load_Reg/q[7]_dff_1_7)
     OBUF:I->O                 2.571          OUTPUT_7_OBUF (OUTPUT<7>)
    ----------------------------------------
    Total                      3.732ns (3.018ns logic, 0.714ns route)
                                       (80.9% logic, 19.1% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock CLK
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLK            |    6.753|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 43.00 secs
Total CPU time to Xst completion: 42.20 secs
 
--> 


Total memory usage is 500644 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    8 (   0 filtered)
Number of infos    :    0 (   0 filtered)

