
Wine_prediction_Project.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001bc  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000a6d8  080001c0  080001c0  000101c0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000abfc  0800a8a0  0800a8a0  0001a8a0  2**5
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0801549c  0801549c  00030988  2**0
                  CONTENTS
  4 .ARM          00000008  0801549c  0801549c  0002549c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  080154a4  080154a4  00030988  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080154a4  080154a4  000254a4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  080154a8  080154a8  000254a8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000988  20000000  080154ac  00030000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000007e8  200009a0  08015e34  000309a0  2**5
                  ALLOC
 10 ._user_heap_stack 00001000  20001188  08015e34  00031188  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00030988  2**0
                  CONTENTS, READONLY
 12 .comment      00000093  00000000  00000000  000309b8  2**0
                  CONTENTS, READONLY
 13 .debug_info   0001b3ea  00000000  00000000  00030a4b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 000038a8  00000000  00000000  0004be35  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00001460  00000000  00000000  0004f6e0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00000fc5  00000000  00000000  00050b40  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00035d2d  00000000  00000000  00051b05  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0001d0aa  00000000  00000000  00087832  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    0013cc8c  00000000  00000000  000a48dc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_frame  00005e2c  00000000  00000000  001e1568  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000008e  00000000  00000000  001e7394  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001c0 <__do_global_dtors_aux>:
 80001c0:	b510      	push	{r4, lr}
 80001c2:	4c05      	ldr	r4, [pc, #20]	; (80001d8 <__do_global_dtors_aux+0x18>)
 80001c4:	7823      	ldrb	r3, [r4, #0]
 80001c6:	b933      	cbnz	r3, 80001d6 <__do_global_dtors_aux+0x16>
 80001c8:	4b04      	ldr	r3, [pc, #16]	; (80001dc <__do_global_dtors_aux+0x1c>)
 80001ca:	b113      	cbz	r3, 80001d2 <__do_global_dtors_aux+0x12>
 80001cc:	4804      	ldr	r0, [pc, #16]	; (80001e0 <__do_global_dtors_aux+0x20>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	2301      	movs	r3, #1
 80001d4:	7023      	strb	r3, [r4, #0]
 80001d6:	bd10      	pop	{r4, pc}
 80001d8:	200009a0 	.word	0x200009a0
 80001dc:	00000000 	.word	0x00000000
 80001e0:	0800a880 	.word	0x0800a880

080001e4 <frame_dummy>:
 80001e4:	b508      	push	{r3, lr}
 80001e6:	4b03      	ldr	r3, [pc, #12]	; (80001f4 <frame_dummy+0x10>)
 80001e8:	b11b      	cbz	r3, 80001f2 <frame_dummy+0xe>
 80001ea:	4903      	ldr	r1, [pc, #12]	; (80001f8 <frame_dummy+0x14>)
 80001ec:	4803      	ldr	r0, [pc, #12]	; (80001fc <frame_dummy+0x18>)
 80001ee:	f3af 8000 	nop.w
 80001f2:	bd08      	pop	{r3, pc}
 80001f4:	00000000 	.word	0x00000000
 80001f8:	200009a4 	.word	0x200009a4
 80001fc:	0800a880 	.word	0x0800a880

08000200 <memchr>:
 8000200:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8000204:	2a10      	cmp	r2, #16
 8000206:	db2b      	blt.n	8000260 <memchr+0x60>
 8000208:	f010 0f07 	tst.w	r0, #7
 800020c:	d008      	beq.n	8000220 <memchr+0x20>
 800020e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000212:	3a01      	subs	r2, #1
 8000214:	428b      	cmp	r3, r1
 8000216:	d02d      	beq.n	8000274 <memchr+0x74>
 8000218:	f010 0f07 	tst.w	r0, #7
 800021c:	b342      	cbz	r2, 8000270 <memchr+0x70>
 800021e:	d1f6      	bne.n	800020e <memchr+0xe>
 8000220:	b4f0      	push	{r4, r5, r6, r7}
 8000222:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000226:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800022a:	f022 0407 	bic.w	r4, r2, #7
 800022e:	f07f 0700 	mvns.w	r7, #0
 8000232:	2300      	movs	r3, #0
 8000234:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000238:	3c08      	subs	r4, #8
 800023a:	ea85 0501 	eor.w	r5, r5, r1
 800023e:	ea86 0601 	eor.w	r6, r6, r1
 8000242:	fa85 f547 	uadd8	r5, r5, r7
 8000246:	faa3 f587 	sel	r5, r3, r7
 800024a:	fa86 f647 	uadd8	r6, r6, r7
 800024e:	faa5 f687 	sel	r6, r5, r7
 8000252:	b98e      	cbnz	r6, 8000278 <memchr+0x78>
 8000254:	d1ee      	bne.n	8000234 <memchr+0x34>
 8000256:	bcf0      	pop	{r4, r5, r6, r7}
 8000258:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800025c:	f002 0207 	and.w	r2, r2, #7
 8000260:	b132      	cbz	r2, 8000270 <memchr+0x70>
 8000262:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000266:	3a01      	subs	r2, #1
 8000268:	ea83 0301 	eor.w	r3, r3, r1
 800026c:	b113      	cbz	r3, 8000274 <memchr+0x74>
 800026e:	d1f8      	bne.n	8000262 <memchr+0x62>
 8000270:	2000      	movs	r0, #0
 8000272:	4770      	bx	lr
 8000274:	3801      	subs	r0, #1
 8000276:	4770      	bx	lr
 8000278:	2d00      	cmp	r5, #0
 800027a:	bf06      	itte	eq
 800027c:	4635      	moveq	r5, r6
 800027e:	3803      	subeq	r0, #3
 8000280:	3807      	subne	r0, #7
 8000282:	f015 0f01 	tst.w	r5, #1
 8000286:	d107      	bne.n	8000298 <memchr+0x98>
 8000288:	3001      	adds	r0, #1
 800028a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800028e:	bf02      	ittt	eq
 8000290:	3001      	addeq	r0, #1
 8000292:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000296:	3001      	addeq	r0, #1
 8000298:	bcf0      	pop	{r4, r5, r6, r7}
 800029a:	3801      	subs	r0, #1
 800029c:	4770      	bx	lr
 800029e:	bf00      	nop

080002a0 <__aeabi_uldivmod>:
 80002a0:	b953      	cbnz	r3, 80002b8 <__aeabi_uldivmod+0x18>
 80002a2:	b94a      	cbnz	r2, 80002b8 <__aeabi_uldivmod+0x18>
 80002a4:	2900      	cmp	r1, #0
 80002a6:	bf08      	it	eq
 80002a8:	2800      	cmpeq	r0, #0
 80002aa:	bf1c      	itt	ne
 80002ac:	f04f 31ff 	movne.w	r1, #4294967295
 80002b0:	f04f 30ff 	movne.w	r0, #4294967295
 80002b4:	f000 b970 	b.w	8000598 <__aeabi_idiv0>
 80002b8:	f1ad 0c08 	sub.w	ip, sp, #8
 80002bc:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002c0:	f000 f806 	bl	80002d0 <__udivmoddi4>
 80002c4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002c8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002cc:	b004      	add	sp, #16
 80002ce:	4770      	bx	lr

080002d0 <__udivmoddi4>:
 80002d0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002d4:	9e08      	ldr	r6, [sp, #32]
 80002d6:	460d      	mov	r5, r1
 80002d8:	4604      	mov	r4, r0
 80002da:	460f      	mov	r7, r1
 80002dc:	2b00      	cmp	r3, #0
 80002de:	d14a      	bne.n	8000376 <__udivmoddi4+0xa6>
 80002e0:	428a      	cmp	r2, r1
 80002e2:	4694      	mov	ip, r2
 80002e4:	d965      	bls.n	80003b2 <__udivmoddi4+0xe2>
 80002e6:	fab2 f382 	clz	r3, r2
 80002ea:	b143      	cbz	r3, 80002fe <__udivmoddi4+0x2e>
 80002ec:	fa02 fc03 	lsl.w	ip, r2, r3
 80002f0:	f1c3 0220 	rsb	r2, r3, #32
 80002f4:	409f      	lsls	r7, r3
 80002f6:	fa20 f202 	lsr.w	r2, r0, r2
 80002fa:	4317      	orrs	r7, r2
 80002fc:	409c      	lsls	r4, r3
 80002fe:	ea4f 4e1c 	mov.w	lr, ip, lsr #16
 8000302:	fa1f f58c 	uxth.w	r5, ip
 8000306:	fbb7 f1fe 	udiv	r1, r7, lr
 800030a:	0c22      	lsrs	r2, r4, #16
 800030c:	fb0e 7711 	mls	r7, lr, r1, r7
 8000310:	ea42 4207 	orr.w	r2, r2, r7, lsl #16
 8000314:	fb01 f005 	mul.w	r0, r1, r5
 8000318:	4290      	cmp	r0, r2
 800031a:	d90a      	bls.n	8000332 <__udivmoddi4+0x62>
 800031c:	eb1c 0202 	adds.w	r2, ip, r2
 8000320:	f101 37ff 	add.w	r7, r1, #4294967295
 8000324:	f080 811c 	bcs.w	8000560 <__udivmoddi4+0x290>
 8000328:	4290      	cmp	r0, r2
 800032a:	f240 8119 	bls.w	8000560 <__udivmoddi4+0x290>
 800032e:	3902      	subs	r1, #2
 8000330:	4462      	add	r2, ip
 8000332:	1a12      	subs	r2, r2, r0
 8000334:	b2a4      	uxth	r4, r4
 8000336:	fbb2 f0fe 	udiv	r0, r2, lr
 800033a:	fb0e 2210 	mls	r2, lr, r0, r2
 800033e:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8000342:	fb00 f505 	mul.w	r5, r0, r5
 8000346:	42a5      	cmp	r5, r4
 8000348:	d90a      	bls.n	8000360 <__udivmoddi4+0x90>
 800034a:	eb1c 0404 	adds.w	r4, ip, r4
 800034e:	f100 32ff 	add.w	r2, r0, #4294967295
 8000352:	f080 8107 	bcs.w	8000564 <__udivmoddi4+0x294>
 8000356:	42a5      	cmp	r5, r4
 8000358:	f240 8104 	bls.w	8000564 <__udivmoddi4+0x294>
 800035c:	4464      	add	r4, ip
 800035e:	3802      	subs	r0, #2
 8000360:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000364:	1b64      	subs	r4, r4, r5
 8000366:	2100      	movs	r1, #0
 8000368:	b11e      	cbz	r6, 8000372 <__udivmoddi4+0xa2>
 800036a:	40dc      	lsrs	r4, r3
 800036c:	2300      	movs	r3, #0
 800036e:	e9c6 4300 	strd	r4, r3, [r6]
 8000372:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000376:	428b      	cmp	r3, r1
 8000378:	d908      	bls.n	800038c <__udivmoddi4+0xbc>
 800037a:	2e00      	cmp	r6, #0
 800037c:	f000 80ed 	beq.w	800055a <__udivmoddi4+0x28a>
 8000380:	2100      	movs	r1, #0
 8000382:	e9c6 0500 	strd	r0, r5, [r6]
 8000386:	4608      	mov	r0, r1
 8000388:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800038c:	fab3 f183 	clz	r1, r3
 8000390:	2900      	cmp	r1, #0
 8000392:	d149      	bne.n	8000428 <__udivmoddi4+0x158>
 8000394:	42ab      	cmp	r3, r5
 8000396:	d302      	bcc.n	800039e <__udivmoddi4+0xce>
 8000398:	4282      	cmp	r2, r0
 800039a:	f200 80f8 	bhi.w	800058e <__udivmoddi4+0x2be>
 800039e:	1a84      	subs	r4, r0, r2
 80003a0:	eb65 0203 	sbc.w	r2, r5, r3
 80003a4:	2001      	movs	r0, #1
 80003a6:	4617      	mov	r7, r2
 80003a8:	2e00      	cmp	r6, #0
 80003aa:	d0e2      	beq.n	8000372 <__udivmoddi4+0xa2>
 80003ac:	e9c6 4700 	strd	r4, r7, [r6]
 80003b0:	e7df      	b.n	8000372 <__udivmoddi4+0xa2>
 80003b2:	b902      	cbnz	r2, 80003b6 <__udivmoddi4+0xe6>
 80003b4:	deff      	udf	#255	; 0xff
 80003b6:	fab2 f382 	clz	r3, r2
 80003ba:	2b00      	cmp	r3, #0
 80003bc:	f040 8090 	bne.w	80004e0 <__udivmoddi4+0x210>
 80003c0:	1a8a      	subs	r2, r1, r2
 80003c2:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80003c6:	fa1f fe8c 	uxth.w	lr, ip
 80003ca:	2101      	movs	r1, #1
 80003cc:	fbb2 f5f7 	udiv	r5, r2, r7
 80003d0:	fb07 2015 	mls	r0, r7, r5, r2
 80003d4:	0c22      	lsrs	r2, r4, #16
 80003d6:	ea42 4200 	orr.w	r2, r2, r0, lsl #16
 80003da:	fb0e f005 	mul.w	r0, lr, r5
 80003de:	4290      	cmp	r0, r2
 80003e0:	d908      	bls.n	80003f4 <__udivmoddi4+0x124>
 80003e2:	eb1c 0202 	adds.w	r2, ip, r2
 80003e6:	f105 38ff 	add.w	r8, r5, #4294967295
 80003ea:	d202      	bcs.n	80003f2 <__udivmoddi4+0x122>
 80003ec:	4290      	cmp	r0, r2
 80003ee:	f200 80cb 	bhi.w	8000588 <__udivmoddi4+0x2b8>
 80003f2:	4645      	mov	r5, r8
 80003f4:	1a12      	subs	r2, r2, r0
 80003f6:	b2a4      	uxth	r4, r4
 80003f8:	fbb2 f0f7 	udiv	r0, r2, r7
 80003fc:	fb07 2210 	mls	r2, r7, r0, r2
 8000400:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8000404:	fb0e fe00 	mul.w	lr, lr, r0
 8000408:	45a6      	cmp	lr, r4
 800040a:	d908      	bls.n	800041e <__udivmoddi4+0x14e>
 800040c:	eb1c 0404 	adds.w	r4, ip, r4
 8000410:	f100 32ff 	add.w	r2, r0, #4294967295
 8000414:	d202      	bcs.n	800041c <__udivmoddi4+0x14c>
 8000416:	45a6      	cmp	lr, r4
 8000418:	f200 80bb 	bhi.w	8000592 <__udivmoddi4+0x2c2>
 800041c:	4610      	mov	r0, r2
 800041e:	eba4 040e 	sub.w	r4, r4, lr
 8000422:	ea40 4005 	orr.w	r0, r0, r5, lsl #16
 8000426:	e79f      	b.n	8000368 <__udivmoddi4+0x98>
 8000428:	f1c1 0720 	rsb	r7, r1, #32
 800042c:	408b      	lsls	r3, r1
 800042e:	fa22 fc07 	lsr.w	ip, r2, r7
 8000432:	ea4c 0c03 	orr.w	ip, ip, r3
 8000436:	fa05 f401 	lsl.w	r4, r5, r1
 800043a:	fa20 f307 	lsr.w	r3, r0, r7
 800043e:	40fd      	lsrs	r5, r7
 8000440:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000444:	4323      	orrs	r3, r4
 8000446:	fbb5 f8f9 	udiv	r8, r5, r9
 800044a:	fa1f fe8c 	uxth.w	lr, ip
 800044e:	fb09 5518 	mls	r5, r9, r8, r5
 8000452:	0c1c      	lsrs	r4, r3, #16
 8000454:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
 8000458:	fb08 f50e 	mul.w	r5, r8, lr
 800045c:	42a5      	cmp	r5, r4
 800045e:	fa02 f201 	lsl.w	r2, r2, r1
 8000462:	fa00 f001 	lsl.w	r0, r0, r1
 8000466:	d90b      	bls.n	8000480 <__udivmoddi4+0x1b0>
 8000468:	eb1c 0404 	adds.w	r4, ip, r4
 800046c:	f108 3aff 	add.w	sl, r8, #4294967295
 8000470:	f080 8088 	bcs.w	8000584 <__udivmoddi4+0x2b4>
 8000474:	42a5      	cmp	r5, r4
 8000476:	f240 8085 	bls.w	8000584 <__udivmoddi4+0x2b4>
 800047a:	f1a8 0802 	sub.w	r8, r8, #2
 800047e:	4464      	add	r4, ip
 8000480:	1b64      	subs	r4, r4, r5
 8000482:	b29d      	uxth	r5, r3
 8000484:	fbb4 f3f9 	udiv	r3, r4, r9
 8000488:	fb09 4413 	mls	r4, r9, r3, r4
 800048c:	ea45 4404 	orr.w	r4, r5, r4, lsl #16
 8000490:	fb03 fe0e 	mul.w	lr, r3, lr
 8000494:	45a6      	cmp	lr, r4
 8000496:	d908      	bls.n	80004aa <__udivmoddi4+0x1da>
 8000498:	eb1c 0404 	adds.w	r4, ip, r4
 800049c:	f103 35ff 	add.w	r5, r3, #4294967295
 80004a0:	d26c      	bcs.n	800057c <__udivmoddi4+0x2ac>
 80004a2:	45a6      	cmp	lr, r4
 80004a4:	d96a      	bls.n	800057c <__udivmoddi4+0x2ac>
 80004a6:	3b02      	subs	r3, #2
 80004a8:	4464      	add	r4, ip
 80004aa:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 80004ae:	fba3 9502 	umull	r9, r5, r3, r2
 80004b2:	eba4 040e 	sub.w	r4, r4, lr
 80004b6:	42ac      	cmp	r4, r5
 80004b8:	46c8      	mov	r8, r9
 80004ba:	46ae      	mov	lr, r5
 80004bc:	d356      	bcc.n	800056c <__udivmoddi4+0x29c>
 80004be:	d053      	beq.n	8000568 <__udivmoddi4+0x298>
 80004c0:	b156      	cbz	r6, 80004d8 <__udivmoddi4+0x208>
 80004c2:	ebb0 0208 	subs.w	r2, r0, r8
 80004c6:	eb64 040e 	sbc.w	r4, r4, lr
 80004ca:	fa04 f707 	lsl.w	r7, r4, r7
 80004ce:	40ca      	lsrs	r2, r1
 80004d0:	40cc      	lsrs	r4, r1
 80004d2:	4317      	orrs	r7, r2
 80004d4:	e9c6 7400 	strd	r7, r4, [r6]
 80004d8:	4618      	mov	r0, r3
 80004da:	2100      	movs	r1, #0
 80004dc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80004e0:	f1c3 0120 	rsb	r1, r3, #32
 80004e4:	fa02 fc03 	lsl.w	ip, r2, r3
 80004e8:	fa20 f201 	lsr.w	r2, r0, r1
 80004ec:	fa25 f101 	lsr.w	r1, r5, r1
 80004f0:	409d      	lsls	r5, r3
 80004f2:	432a      	orrs	r2, r5
 80004f4:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80004f8:	fa1f fe8c 	uxth.w	lr, ip
 80004fc:	fbb1 f0f7 	udiv	r0, r1, r7
 8000500:	fb07 1510 	mls	r5, r7, r0, r1
 8000504:	0c11      	lsrs	r1, r2, #16
 8000506:	ea41 4105 	orr.w	r1, r1, r5, lsl #16
 800050a:	fb00 f50e 	mul.w	r5, r0, lr
 800050e:	428d      	cmp	r5, r1
 8000510:	fa04 f403 	lsl.w	r4, r4, r3
 8000514:	d908      	bls.n	8000528 <__udivmoddi4+0x258>
 8000516:	eb1c 0101 	adds.w	r1, ip, r1
 800051a:	f100 38ff 	add.w	r8, r0, #4294967295
 800051e:	d22f      	bcs.n	8000580 <__udivmoddi4+0x2b0>
 8000520:	428d      	cmp	r5, r1
 8000522:	d92d      	bls.n	8000580 <__udivmoddi4+0x2b0>
 8000524:	3802      	subs	r0, #2
 8000526:	4461      	add	r1, ip
 8000528:	1b49      	subs	r1, r1, r5
 800052a:	b292      	uxth	r2, r2
 800052c:	fbb1 f5f7 	udiv	r5, r1, r7
 8000530:	fb07 1115 	mls	r1, r7, r5, r1
 8000534:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000538:	fb05 f10e 	mul.w	r1, r5, lr
 800053c:	4291      	cmp	r1, r2
 800053e:	d908      	bls.n	8000552 <__udivmoddi4+0x282>
 8000540:	eb1c 0202 	adds.w	r2, ip, r2
 8000544:	f105 38ff 	add.w	r8, r5, #4294967295
 8000548:	d216      	bcs.n	8000578 <__udivmoddi4+0x2a8>
 800054a:	4291      	cmp	r1, r2
 800054c:	d914      	bls.n	8000578 <__udivmoddi4+0x2a8>
 800054e:	3d02      	subs	r5, #2
 8000550:	4462      	add	r2, ip
 8000552:	1a52      	subs	r2, r2, r1
 8000554:	ea45 4100 	orr.w	r1, r5, r0, lsl #16
 8000558:	e738      	b.n	80003cc <__udivmoddi4+0xfc>
 800055a:	4631      	mov	r1, r6
 800055c:	4630      	mov	r0, r6
 800055e:	e708      	b.n	8000372 <__udivmoddi4+0xa2>
 8000560:	4639      	mov	r1, r7
 8000562:	e6e6      	b.n	8000332 <__udivmoddi4+0x62>
 8000564:	4610      	mov	r0, r2
 8000566:	e6fb      	b.n	8000360 <__udivmoddi4+0x90>
 8000568:	4548      	cmp	r0, r9
 800056a:	d2a9      	bcs.n	80004c0 <__udivmoddi4+0x1f0>
 800056c:	ebb9 0802 	subs.w	r8, r9, r2
 8000570:	eb65 0e0c 	sbc.w	lr, r5, ip
 8000574:	3b01      	subs	r3, #1
 8000576:	e7a3      	b.n	80004c0 <__udivmoddi4+0x1f0>
 8000578:	4645      	mov	r5, r8
 800057a:	e7ea      	b.n	8000552 <__udivmoddi4+0x282>
 800057c:	462b      	mov	r3, r5
 800057e:	e794      	b.n	80004aa <__udivmoddi4+0x1da>
 8000580:	4640      	mov	r0, r8
 8000582:	e7d1      	b.n	8000528 <__udivmoddi4+0x258>
 8000584:	46d0      	mov	r8, sl
 8000586:	e77b      	b.n	8000480 <__udivmoddi4+0x1b0>
 8000588:	3d02      	subs	r5, #2
 800058a:	4462      	add	r2, ip
 800058c:	e732      	b.n	80003f4 <__udivmoddi4+0x124>
 800058e:	4608      	mov	r0, r1
 8000590:	e70a      	b.n	80003a8 <__udivmoddi4+0xd8>
 8000592:	4464      	add	r4, ip
 8000594:	3802      	subs	r0, #2
 8000596:	e742      	b.n	800041e <__udivmoddi4+0x14e>

08000598 <__aeabi_idiv0>:
 8000598:	4770      	bx	lr
 800059a:	bf00      	nop

0800059c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 800059c:	b580      	push	{r7, lr}
 800059e:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80005a0:	f001 f835 	bl	800160e <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80005a4:	f000 f815 	bl	80005d2 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80005a8:	f000 fa6c 	bl	8000a84 <MX_GPIO_Init>
  MX_CRC_Init();
 80005ac:	f000 f864 	bl	8000678 <MX_CRC_Init>
  MX_FMC_Init();
 80005b0:	f000 fa02 	bl	80009b8 <MX_FMC_Init>
  MX_I2C1_Init();
 80005b4:	f000 f882 	bl	80006bc <MX_I2C1_Init>
  MX_SAI1_Init();
 80005b8:	f000 f8c0 	bl	800073c <MX_SAI1_Init>
  //MX_SDMMC1_SD_Init();
  MX_SPI2_Init();
 80005bc:	f000 f926 	bl	800080c <MX_SPI2_Init>
  MX_USART2_UART_Init();
 80005c0:	f000 f962 	bl	8000888 <MX_USART2_UART_Init>
  MX_USART3_UART_Init();
 80005c4:	f000 f9ac 	bl	8000920 <MX_USART3_UART_Init>
  //MX_USB_OTG_FS_PCD_Init();
  MX_X_CUBE_AI_Init();
 80005c8:	f006 fc3c 	bl	8006e44 <MX_X_CUBE_AI_Init>
  /* USER CODE BEGIN WHILE */
  while (1)
  {
    /* USER CODE END WHILE */

  MX_X_CUBE_AI_Process();
 80005cc:	f006 fc48 	bl	8006e60 <MX_X_CUBE_AI_Process>
 80005d0:	e7fc      	b.n	80005cc <main+0x30>

080005d2 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80005d2:	b580      	push	{r7, lr}
 80005d4:	b096      	sub	sp, #88	; 0x58
 80005d6:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80005d8:	f107 0314 	add.w	r3, r7, #20
 80005dc:	2244      	movs	r2, #68	; 0x44
 80005de:	2100      	movs	r1, #0
 80005e0:	4618      	mov	r0, r3
 80005e2:	f009 f97d 	bl	80098e0 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80005e6:	463b      	mov	r3, r7
 80005e8:	2200      	movs	r2, #0
 80005ea:	601a      	str	r2, [r3, #0]
 80005ec:	605a      	str	r2, [r3, #4]
 80005ee:	609a      	str	r2, [r3, #8]
 80005f0:	60da      	str	r2, [r3, #12]
 80005f2:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1_BOOST) != HAL_OK)
 80005f4:	2000      	movs	r0, #0
 80005f6:	f001 fe3b 	bl	8002270 <HAL_PWREx_ControlVoltageScaling>
 80005fa:	4603      	mov	r3, r0
 80005fc:	2b00      	cmp	r3, #0
 80005fe:	d001      	beq.n	8000604 <SystemClock_Config+0x32>
  {
    Error_Handler();
 8000600:	f000 fc5e 	bl	8000ec0 <Error_Handler>
  }

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI48|RCC_OSCILLATORTYPE_MSI;
 8000604:	2330      	movs	r3, #48	; 0x30
 8000606:	617b      	str	r3, [r7, #20]
  RCC_OscInitStruct.HSI48State = RCC_HSI48_ON;
 8000608:	2301      	movs	r3, #1
 800060a:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.MSIState = RCC_MSI_ON;
 800060c:	2301      	movs	r3, #1
 800060e:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.MSICalibrationValue = 0;
 8000610:	2300      	movs	r3, #0
 8000612:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_6;
 8000614:	2360      	movs	r3, #96	; 0x60
 8000616:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000618:	2302      	movs	r3, #2
 800061a:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_MSI;
 800061c:	2301      	movs	r3, #1
 800061e:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLM = 1;
 8000620:	2301      	movs	r3, #1
 8000622:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLN = 60;
 8000624:	233c      	movs	r3, #60	; 0x3c
 8000626:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV5;
 8000628:	2305      	movs	r3, #5
 800062a:	64fb      	str	r3, [r7, #76]	; 0x4c
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 800062c:	2302      	movs	r3, #2
 800062e:	653b      	str	r3, [r7, #80]	; 0x50
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 8000630:	2302      	movs	r3, #2
 8000632:	657b      	str	r3, [r7, #84]	; 0x54
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000634:	f107 0314 	add.w	r3, r7, #20
 8000638:	4618      	mov	r0, r3
 800063a:	f001 fecd 	bl	80023d8 <HAL_RCC_OscConfig>
 800063e:	4603      	mov	r3, r0
 8000640:	2b00      	cmp	r3, #0
 8000642:	d001      	beq.n	8000648 <SystemClock_Config+0x76>
  {
    Error_Handler();
 8000644:	f000 fc3c 	bl	8000ec0 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000648:	230f      	movs	r3, #15
 800064a:	603b      	str	r3, [r7, #0]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800064c:	2303      	movs	r3, #3
 800064e:	607b      	str	r3, [r7, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000650:	2300      	movs	r3, #0
 8000652:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000654:	2300      	movs	r3, #0
 8000656:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000658:	2300      	movs	r3, #0
 800065a:	613b      	str	r3, [r7, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 800065c:	463b      	mov	r3, r7
 800065e:	2105      	movs	r1, #5
 8000660:	4618      	mov	r0, r3
 8000662:	f002 fad3 	bl	8002c0c <HAL_RCC_ClockConfig>
 8000666:	4603      	mov	r3, r0
 8000668:	2b00      	cmp	r3, #0
 800066a:	d001      	beq.n	8000670 <SystemClock_Config+0x9e>
  {
    Error_Handler();
 800066c:	f000 fc28 	bl	8000ec0 <Error_Handler>
  }
}
 8000670:	bf00      	nop
 8000672:	3758      	adds	r7, #88	; 0x58
 8000674:	46bd      	mov	sp, r7
 8000676:	bd80      	pop	{r7, pc}

08000678 <MX_CRC_Init>:
  * @brief CRC Initialization Function
  * @param None
  * @retval None
  */
static void MX_CRC_Init(void)
{
 8000678:	b580      	push	{r7, lr}
 800067a:	af00      	add	r7, sp, #0
  /* USER CODE END CRC_Init 0 */

  /* USER CODE BEGIN CRC_Init 1 */

  /* USER CODE END CRC_Init 1 */
  hcrc.Instance = CRC;
 800067c:	4b0d      	ldr	r3, [pc, #52]	; (80006b4 <MX_CRC_Init+0x3c>)
 800067e:	4a0e      	ldr	r2, [pc, #56]	; (80006b8 <MX_CRC_Init+0x40>)
 8000680:	601a      	str	r2, [r3, #0]
  hcrc.Init.DefaultPolynomialUse = DEFAULT_POLYNOMIAL_ENABLE;
 8000682:	4b0c      	ldr	r3, [pc, #48]	; (80006b4 <MX_CRC_Init+0x3c>)
 8000684:	2200      	movs	r2, #0
 8000686:	711a      	strb	r2, [r3, #4]
  hcrc.Init.DefaultInitValueUse = DEFAULT_INIT_VALUE_ENABLE;
 8000688:	4b0a      	ldr	r3, [pc, #40]	; (80006b4 <MX_CRC_Init+0x3c>)
 800068a:	2200      	movs	r2, #0
 800068c:	715a      	strb	r2, [r3, #5]
  hcrc.Init.InputDataInversionMode = CRC_INPUTDATA_INVERSION_NONE;
 800068e:	4b09      	ldr	r3, [pc, #36]	; (80006b4 <MX_CRC_Init+0x3c>)
 8000690:	2200      	movs	r2, #0
 8000692:	615a      	str	r2, [r3, #20]
  hcrc.Init.OutputDataInversionMode = CRC_OUTPUTDATA_INVERSION_DISABLE;
 8000694:	4b07      	ldr	r3, [pc, #28]	; (80006b4 <MX_CRC_Init+0x3c>)
 8000696:	2200      	movs	r2, #0
 8000698:	619a      	str	r2, [r3, #24]
  hcrc.InputDataFormat = CRC_INPUTDATA_FORMAT_BYTES;
 800069a:	4b06      	ldr	r3, [pc, #24]	; (80006b4 <MX_CRC_Init+0x3c>)
 800069c:	2201      	movs	r2, #1
 800069e:	621a      	str	r2, [r3, #32]
  if (HAL_CRC_Init(&hcrc) != HAL_OK)
 80006a0:	4804      	ldr	r0, [pc, #16]	; (80006b4 <MX_CRC_Init+0x3c>)
 80006a2:	f001 f93b 	bl	800191c <HAL_CRC_Init>
 80006a6:	4603      	mov	r3, r0
 80006a8:	2b00      	cmp	r3, #0
 80006aa:	d001      	beq.n	80006b0 <MX_CRC_Init+0x38>
  {
    Error_Handler();
 80006ac:	f000 fc08 	bl	8000ec0 <Error_Handler>
  }
  /* USER CODE BEGIN CRC_Init 2 */

  /* USER CODE END CRC_Init 2 */

}
 80006b0:	bf00      	nop
 80006b2:	bd80      	pop	{r7, pc}
 80006b4:	200009bc 	.word	0x200009bc
 80006b8:	40023000 	.word	0x40023000

080006bc <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 80006bc:	b580      	push	{r7, lr}
 80006be:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 80006c0:	4b1b      	ldr	r3, [pc, #108]	; (8000730 <MX_I2C1_Init+0x74>)
 80006c2:	4a1c      	ldr	r2, [pc, #112]	; (8000734 <MX_I2C1_Init+0x78>)
 80006c4:	601a      	str	r2, [r3, #0]
  hi2c1.Init.Timing = 0x307075B1;
 80006c6:	4b1a      	ldr	r3, [pc, #104]	; (8000730 <MX_I2C1_Init+0x74>)
 80006c8:	4a1b      	ldr	r2, [pc, #108]	; (8000738 <MX_I2C1_Init+0x7c>)
 80006ca:	605a      	str	r2, [r3, #4]
  hi2c1.Init.OwnAddress1 = 0;
 80006cc:	4b18      	ldr	r3, [pc, #96]	; (8000730 <MX_I2C1_Init+0x74>)
 80006ce:	2200      	movs	r2, #0
 80006d0:	609a      	str	r2, [r3, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80006d2:	4b17      	ldr	r3, [pc, #92]	; (8000730 <MX_I2C1_Init+0x74>)
 80006d4:	2201      	movs	r2, #1
 80006d6:	60da      	str	r2, [r3, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 80006d8:	4b15      	ldr	r3, [pc, #84]	; (8000730 <MX_I2C1_Init+0x74>)
 80006da:	2200      	movs	r2, #0
 80006dc:	611a      	str	r2, [r3, #16]
  hi2c1.Init.OwnAddress2 = 0;
 80006de:	4b14      	ldr	r3, [pc, #80]	; (8000730 <MX_I2C1_Init+0x74>)
 80006e0:	2200      	movs	r2, #0
 80006e2:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 80006e4:	4b12      	ldr	r3, [pc, #72]	; (8000730 <MX_I2C1_Init+0x74>)
 80006e6:	2200      	movs	r2, #0
 80006e8:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 80006ea:	4b11      	ldr	r3, [pc, #68]	; (8000730 <MX_I2C1_Init+0x74>)
 80006ec:	2200      	movs	r2, #0
 80006ee:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 80006f0:	4b0f      	ldr	r3, [pc, #60]	; (8000730 <MX_I2C1_Init+0x74>)
 80006f2:	2200      	movs	r2, #0
 80006f4:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 80006f6:	480e      	ldr	r0, [pc, #56]	; (8000730 <MX_I2C1_Init+0x74>)
 80006f8:	f001 fc68 	bl	8001fcc <HAL_I2C_Init>
 80006fc:	4603      	mov	r3, r0
 80006fe:	2b00      	cmp	r3, #0
 8000700:	d001      	beq.n	8000706 <MX_I2C1_Init+0x4a>
  {
    Error_Handler();
 8000702:	f000 fbdd 	bl	8000ec0 <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8000706:	2100      	movs	r1, #0
 8000708:	4809      	ldr	r0, [pc, #36]	; (8000730 <MX_I2C1_Init+0x74>)
 800070a:	f001 fcfa 	bl	8002102 <HAL_I2CEx_ConfigAnalogFilter>
 800070e:	4603      	mov	r3, r0
 8000710:	2b00      	cmp	r3, #0
 8000712:	d001      	beq.n	8000718 <MX_I2C1_Init+0x5c>
  {
    Error_Handler();
 8000714:	f000 fbd4 	bl	8000ec0 <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 8000718:	2100      	movs	r1, #0
 800071a:	4805      	ldr	r0, [pc, #20]	; (8000730 <MX_I2C1_Init+0x74>)
 800071c:	f001 fd3c 	bl	8002198 <HAL_I2CEx_ConfigDigitalFilter>
 8000720:	4603      	mov	r3, r0
 8000722:	2b00      	cmp	r3, #0
 8000724:	d001      	beq.n	800072a <MX_I2C1_Init+0x6e>
  {
    Error_Handler();
 8000726:	f000 fbcb 	bl	8000ec0 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 800072a:	bf00      	nop
 800072c:	bd80      	pop	{r7, pc}
 800072e:	bf00      	nop
 8000730:	200009e0 	.word	0x200009e0
 8000734:	40005400 	.word	0x40005400
 8000738:	307075b1 	.word	0x307075b1

0800073c <MX_SAI1_Init>:
  * @brief SAI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SAI1_Init(void)
{
 800073c:	b580      	push	{r7, lr}
 800073e:	af00      	add	r7, sp, #0
  /* USER CODE END SAI1_Init 0 */

  /* USER CODE BEGIN SAI1_Init 1 */

  /* USER CODE END SAI1_Init 1 */
  hsai_BlockA1.Instance = SAI1_Block_A;
 8000740:	4b2f      	ldr	r3, [pc, #188]	; (8000800 <MX_SAI1_Init+0xc4>)
 8000742:	4a30      	ldr	r2, [pc, #192]	; (8000804 <MX_SAI1_Init+0xc8>)
 8000744:	601a      	str	r2, [r3, #0]
  hsai_BlockA1.Init.Protocol = SAI_FREE_PROTOCOL;
 8000746:	4b2e      	ldr	r3, [pc, #184]	; (8000800 <MX_SAI1_Init+0xc4>)
 8000748:	2200      	movs	r2, #0
 800074a:	641a      	str	r2, [r3, #64]	; 0x40
  hsai_BlockA1.Init.AudioMode = SAI_MODEMASTER_TX;
 800074c:	4b2c      	ldr	r3, [pc, #176]	; (8000800 <MX_SAI1_Init+0xc4>)
 800074e:	2200      	movs	r2, #0
 8000750:	605a      	str	r2, [r3, #4]
  hsai_BlockA1.Init.DataSize = SAI_DATASIZE_8;
 8000752:	4b2b      	ldr	r3, [pc, #172]	; (8000800 <MX_SAI1_Init+0xc4>)
 8000754:	2240      	movs	r2, #64	; 0x40
 8000756:	645a      	str	r2, [r3, #68]	; 0x44
  hsai_BlockA1.Init.FirstBit = SAI_FIRSTBIT_MSB;
 8000758:	4b29      	ldr	r3, [pc, #164]	; (8000800 <MX_SAI1_Init+0xc4>)
 800075a:	2200      	movs	r2, #0
 800075c:	649a      	str	r2, [r3, #72]	; 0x48
  hsai_BlockA1.Init.ClockStrobing = SAI_CLOCKSTROBING_FALLINGEDGE;
 800075e:	4b28      	ldr	r3, [pc, #160]	; (8000800 <MX_SAI1_Init+0xc4>)
 8000760:	2200      	movs	r2, #0
 8000762:	64da      	str	r2, [r3, #76]	; 0x4c
  hsai_BlockA1.Init.Synchro = SAI_ASYNCHRONOUS;
 8000764:	4b26      	ldr	r3, [pc, #152]	; (8000800 <MX_SAI1_Init+0xc4>)
 8000766:	2200      	movs	r2, #0
 8000768:	609a      	str	r2, [r3, #8]
  hsai_BlockA1.Init.OutputDrive = SAI_OUTPUTDRIVE_DISABLE;
 800076a:	4b25      	ldr	r3, [pc, #148]	; (8000800 <MX_SAI1_Init+0xc4>)
 800076c:	2200      	movs	r2, #0
 800076e:	611a      	str	r2, [r3, #16]
  hsai_BlockA1.Init.NoDivider = SAI_MASTERDIVIDER_ENABLE;
 8000770:	4b23      	ldr	r3, [pc, #140]	; (8000800 <MX_SAI1_Init+0xc4>)
 8000772:	2200      	movs	r2, #0
 8000774:	615a      	str	r2, [r3, #20]
  hsai_BlockA1.Init.MckOverSampling = SAI_MCK_OVERSAMPLING_DISABLE;
 8000776:	4b22      	ldr	r3, [pc, #136]	; (8000800 <MX_SAI1_Init+0xc4>)
 8000778:	2200      	movs	r2, #0
 800077a:	625a      	str	r2, [r3, #36]	; 0x24
  hsai_BlockA1.Init.FIFOThreshold = SAI_FIFOTHRESHOLD_EMPTY;
 800077c:	4b20      	ldr	r3, [pc, #128]	; (8000800 <MX_SAI1_Init+0xc4>)
 800077e:	2200      	movs	r2, #0
 8000780:	619a      	str	r2, [r3, #24]
  hsai_BlockA1.Init.AudioFrequency = SAI_AUDIO_FREQUENCY_192K;
 8000782:	4b1f      	ldr	r3, [pc, #124]	; (8000800 <MX_SAI1_Init+0xc4>)
 8000784:	4a20      	ldr	r2, [pc, #128]	; (8000808 <MX_SAI1_Init+0xcc>)
 8000786:	61da      	str	r2, [r3, #28]
  hsai_BlockA1.Init.SynchroExt = SAI_SYNCEXT_DISABLE;
 8000788:	4b1d      	ldr	r3, [pc, #116]	; (8000800 <MX_SAI1_Init+0xc4>)
 800078a:	2200      	movs	r2, #0
 800078c:	60da      	str	r2, [r3, #12]
  hsai_BlockA1.Init.MonoStereoMode = SAI_STEREOMODE;
 800078e:	4b1c      	ldr	r3, [pc, #112]	; (8000800 <MX_SAI1_Init+0xc4>)
 8000790:	2200      	movs	r2, #0
 8000792:	629a      	str	r2, [r3, #40]	; 0x28
  hsai_BlockA1.Init.CompandingMode = SAI_NOCOMPANDING;
 8000794:	4b1a      	ldr	r3, [pc, #104]	; (8000800 <MX_SAI1_Init+0xc4>)
 8000796:	2200      	movs	r2, #0
 8000798:	62da      	str	r2, [r3, #44]	; 0x2c
  hsai_BlockA1.Init.TriState = SAI_OUTPUT_NOTRELEASED;
 800079a:	4b19      	ldr	r3, [pc, #100]	; (8000800 <MX_SAI1_Init+0xc4>)
 800079c:	2200      	movs	r2, #0
 800079e:	631a      	str	r2, [r3, #48]	; 0x30
  hsai_BlockA1.Init.PdmInit.Activation = DISABLE;
 80007a0:	4b17      	ldr	r3, [pc, #92]	; (8000800 <MX_SAI1_Init+0xc4>)
 80007a2:	2200      	movs	r2, #0
 80007a4:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  hsai_BlockA1.Init.PdmInit.MicPairsNbr = 0;
 80007a8:	4b15      	ldr	r3, [pc, #84]	; (8000800 <MX_SAI1_Init+0xc4>)
 80007aa:	2200      	movs	r2, #0
 80007ac:	639a      	str	r2, [r3, #56]	; 0x38
  hsai_BlockA1.Init.PdmInit.ClockEnable = SAI_PDM_CLOCK1_ENABLE;
 80007ae:	4b14      	ldr	r3, [pc, #80]	; (8000800 <MX_SAI1_Init+0xc4>)
 80007b0:	f44f 7280 	mov.w	r2, #256	; 0x100
 80007b4:	63da      	str	r2, [r3, #60]	; 0x3c
  hsai_BlockA1.FrameInit.FrameLength = 8;
 80007b6:	4b12      	ldr	r3, [pc, #72]	; (8000800 <MX_SAI1_Init+0xc4>)
 80007b8:	2208      	movs	r2, #8
 80007ba:	651a      	str	r2, [r3, #80]	; 0x50
  hsai_BlockA1.FrameInit.ActiveFrameLength = 1;
 80007bc:	4b10      	ldr	r3, [pc, #64]	; (8000800 <MX_SAI1_Init+0xc4>)
 80007be:	2201      	movs	r2, #1
 80007c0:	655a      	str	r2, [r3, #84]	; 0x54
  hsai_BlockA1.FrameInit.FSDefinition = SAI_FS_STARTFRAME;
 80007c2:	4b0f      	ldr	r3, [pc, #60]	; (8000800 <MX_SAI1_Init+0xc4>)
 80007c4:	2200      	movs	r2, #0
 80007c6:	659a      	str	r2, [r3, #88]	; 0x58
  hsai_BlockA1.FrameInit.FSPolarity = SAI_FS_ACTIVE_LOW;
 80007c8:	4b0d      	ldr	r3, [pc, #52]	; (8000800 <MX_SAI1_Init+0xc4>)
 80007ca:	2200      	movs	r2, #0
 80007cc:	65da      	str	r2, [r3, #92]	; 0x5c
  hsai_BlockA1.FrameInit.FSOffset = SAI_FS_FIRSTBIT;
 80007ce:	4b0c      	ldr	r3, [pc, #48]	; (8000800 <MX_SAI1_Init+0xc4>)
 80007d0:	2200      	movs	r2, #0
 80007d2:	661a      	str	r2, [r3, #96]	; 0x60
  hsai_BlockA1.SlotInit.FirstBitOffset = 0;
 80007d4:	4b0a      	ldr	r3, [pc, #40]	; (8000800 <MX_SAI1_Init+0xc4>)
 80007d6:	2200      	movs	r2, #0
 80007d8:	665a      	str	r2, [r3, #100]	; 0x64
  hsai_BlockA1.SlotInit.SlotSize = SAI_SLOTSIZE_DATASIZE;
 80007da:	4b09      	ldr	r3, [pc, #36]	; (8000800 <MX_SAI1_Init+0xc4>)
 80007dc:	2200      	movs	r2, #0
 80007de:	669a      	str	r2, [r3, #104]	; 0x68
  hsai_BlockA1.SlotInit.SlotNumber = 1;
 80007e0:	4b07      	ldr	r3, [pc, #28]	; (8000800 <MX_SAI1_Init+0xc4>)
 80007e2:	2201      	movs	r2, #1
 80007e4:	66da      	str	r2, [r3, #108]	; 0x6c
  hsai_BlockA1.SlotInit.SlotActive = 0x00000000;
 80007e6:	4b06      	ldr	r3, [pc, #24]	; (8000800 <MX_SAI1_Init+0xc4>)
 80007e8:	2200      	movs	r2, #0
 80007ea:	671a      	str	r2, [r3, #112]	; 0x70
  if (HAL_SAI_Init(&hsai_BlockA1) != HAL_OK)
 80007ec:	4804      	ldr	r0, [pc, #16]	; (8000800 <MX_SAI1_Init+0xc4>)
 80007ee:	f004 fa71 	bl	8004cd4 <HAL_SAI_Init>
 80007f2:	4603      	mov	r3, r0
 80007f4:	2b00      	cmp	r3, #0
 80007f6:	d001      	beq.n	80007fc <MX_SAI1_Init+0xc0>
  {
    Error_Handler();
 80007f8:	f000 fb62 	bl	8000ec0 <Error_Handler>
  }
  /* USER CODE BEGIN SAI1_Init 2 */

  /* USER CODE END SAI1_Init 2 */

}
 80007fc:	bf00      	nop
 80007fe:	bd80      	pop	{r7, pc}
 8000800:	20000a34 	.word	0x20000a34
 8000804:	40015404 	.word	0x40015404
 8000808:	0002ee00 	.word	0x0002ee00

0800080c <MX_SPI2_Init>:
  * @brief SPI2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI2_Init(void)
{
 800080c:	b580      	push	{r7, lr}
 800080e:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI2_Init 1 */

  /* USER CODE END SPI2_Init 1 */
  /* SPI2 parameter configuration*/
  hspi2.Instance = SPI2;
 8000810:	4b1b      	ldr	r3, [pc, #108]	; (8000880 <MX_SPI2_Init+0x74>)
 8000812:	4a1c      	ldr	r2, [pc, #112]	; (8000884 <MX_SPI2_Init+0x78>)
 8000814:	601a      	str	r2, [r3, #0]
  hspi2.Init.Mode = SPI_MODE_MASTER;
 8000816:	4b1a      	ldr	r3, [pc, #104]	; (8000880 <MX_SPI2_Init+0x74>)
 8000818:	f44f 7282 	mov.w	r2, #260	; 0x104
 800081c:	605a      	str	r2, [r3, #4]
  hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 800081e:	4b18      	ldr	r3, [pc, #96]	; (8000880 <MX_SPI2_Init+0x74>)
 8000820:	2200      	movs	r2, #0
 8000822:	609a      	str	r2, [r3, #8]
  hspi2.Init.DataSize = SPI_DATASIZE_4BIT;
 8000824:	4b16      	ldr	r3, [pc, #88]	; (8000880 <MX_SPI2_Init+0x74>)
 8000826:	f44f 7240 	mov.w	r2, #768	; 0x300
 800082a:	60da      	str	r2, [r3, #12]
  hspi2.Init.CLKPolarity = SPI_POLARITY_LOW;
 800082c:	4b14      	ldr	r3, [pc, #80]	; (8000880 <MX_SPI2_Init+0x74>)
 800082e:	2200      	movs	r2, #0
 8000830:	611a      	str	r2, [r3, #16]
  hspi2.Init.CLKPhase = SPI_PHASE_1EDGE;
 8000832:	4b13      	ldr	r3, [pc, #76]	; (8000880 <MX_SPI2_Init+0x74>)
 8000834:	2200      	movs	r2, #0
 8000836:	615a      	str	r2, [r3, #20]
  hspi2.Init.NSS = SPI_NSS_SOFT;
 8000838:	4b11      	ldr	r3, [pc, #68]	; (8000880 <MX_SPI2_Init+0x74>)
 800083a:	f44f 7200 	mov.w	r2, #512	; 0x200
 800083e:	619a      	str	r2, [r3, #24]
  hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_4;
 8000840:	4b0f      	ldr	r3, [pc, #60]	; (8000880 <MX_SPI2_Init+0x74>)
 8000842:	2208      	movs	r2, #8
 8000844:	61da      	str	r2, [r3, #28]
  hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8000846:	4b0e      	ldr	r3, [pc, #56]	; (8000880 <MX_SPI2_Init+0x74>)
 8000848:	2200      	movs	r2, #0
 800084a:	621a      	str	r2, [r3, #32]
  hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 800084c:	4b0c      	ldr	r3, [pc, #48]	; (8000880 <MX_SPI2_Init+0x74>)
 800084e:	2200      	movs	r2, #0
 8000850:	625a      	str	r2, [r3, #36]	; 0x24
  hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8000852:	4b0b      	ldr	r3, [pc, #44]	; (8000880 <MX_SPI2_Init+0x74>)
 8000854:	2200      	movs	r2, #0
 8000856:	629a      	str	r2, [r3, #40]	; 0x28
  hspi2.Init.CRCPolynomial = 7;
 8000858:	4b09      	ldr	r3, [pc, #36]	; (8000880 <MX_SPI2_Init+0x74>)
 800085a:	2207      	movs	r2, #7
 800085c:	62da      	str	r2, [r3, #44]	; 0x2c
  hspi2.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 800085e:	4b08      	ldr	r3, [pc, #32]	; (8000880 <MX_SPI2_Init+0x74>)
 8000860:	2200      	movs	r2, #0
 8000862:	631a      	str	r2, [r3, #48]	; 0x30
  hspi2.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 8000864:	4b06      	ldr	r3, [pc, #24]	; (8000880 <MX_SPI2_Init+0x74>)
 8000866:	2208      	movs	r2, #8
 8000868:	635a      	str	r2, [r3, #52]	; 0x34
  if (HAL_SPI_Init(&hspi2) != HAL_OK)
 800086a:	4805      	ldr	r0, [pc, #20]	; (8000880 <MX_SPI2_Init+0x74>)
 800086c:	f004 fc4a 	bl	8005104 <HAL_SPI_Init>
 8000870:	4603      	mov	r3, r0
 8000872:	2b00      	cmp	r3, #0
 8000874:	d001      	beq.n	800087a <MX_SPI2_Init+0x6e>
  {
    Error_Handler();
 8000876:	f000 fb23 	bl	8000ec0 <Error_Handler>
  }
  /* USER CODE BEGIN SPI2_Init 2 */

  /* USER CODE END SPI2_Init 2 */

}
 800087a:	bf00      	nop
 800087c:	bd80      	pop	{r7, pc}
 800087e:	bf00      	nop
 8000880:	20000ac8 	.word	0x20000ac8
 8000884:	40003800 	.word	0x40003800

08000888 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8000888:	b580      	push	{r7, lr}
 800088a:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 800088c:	4b22      	ldr	r3, [pc, #136]	; (8000918 <MX_USART2_UART_Init+0x90>)
 800088e:	4a23      	ldr	r2, [pc, #140]	; (800091c <MX_USART2_UART_Init+0x94>)
 8000890:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8000892:	4b21      	ldr	r3, [pc, #132]	; (8000918 <MX_USART2_UART_Init+0x90>)
 8000894:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8000898:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 800089a:	4b1f      	ldr	r3, [pc, #124]	; (8000918 <MX_USART2_UART_Init+0x90>)
 800089c:	2200      	movs	r2, #0
 800089e:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 80008a0:	4b1d      	ldr	r3, [pc, #116]	; (8000918 <MX_USART2_UART_Init+0x90>)
 80008a2:	2200      	movs	r2, #0
 80008a4:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 80008a6:	4b1c      	ldr	r3, [pc, #112]	; (8000918 <MX_USART2_UART_Init+0x90>)
 80008a8:	2200      	movs	r2, #0
 80008aa:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 80008ac:	4b1a      	ldr	r3, [pc, #104]	; (8000918 <MX_USART2_UART_Init+0x90>)
 80008ae:	220c      	movs	r2, #12
 80008b0:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80008b2:	4b19      	ldr	r3, [pc, #100]	; (8000918 <MX_USART2_UART_Init+0x90>)
 80008b4:	2200      	movs	r2, #0
 80008b6:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 80008b8:	4b17      	ldr	r3, [pc, #92]	; (8000918 <MX_USART2_UART_Init+0x90>)
 80008ba:	2200      	movs	r2, #0
 80008bc:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80008be:	4b16      	ldr	r3, [pc, #88]	; (8000918 <MX_USART2_UART_Init+0x90>)
 80008c0:	2200      	movs	r2, #0
 80008c2:	621a      	str	r2, [r3, #32]
  huart2.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 80008c4:	4b14      	ldr	r3, [pc, #80]	; (8000918 <MX_USART2_UART_Init+0x90>)
 80008c6:	2200      	movs	r2, #0
 80008c8:	625a      	str	r2, [r3, #36]	; 0x24
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80008ca:	4b13      	ldr	r3, [pc, #76]	; (8000918 <MX_USART2_UART_Init+0x90>)
 80008cc:	2200      	movs	r2, #0
 80008ce:	629a      	str	r2, [r3, #40]	; 0x28
  if (HAL_UART_Init(&huart2) != HAL_OK)
 80008d0:	4811      	ldr	r0, [pc, #68]	; (8000918 <MX_USART2_UART_Init+0x90>)
 80008d2:	f004 fd02 	bl	80052da <HAL_UART_Init>
 80008d6:	4603      	mov	r3, r0
 80008d8:	2b00      	cmp	r3, #0
 80008da:	d001      	beq.n	80008e0 <MX_USART2_UART_Init+0x58>
  {
    Error_Handler();
 80008dc:	f000 faf0 	bl	8000ec0 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart2, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 80008e0:	2100      	movs	r1, #0
 80008e2:	480d      	ldr	r0, [pc, #52]	; (8000918 <MX_USART2_UART_Init+0x90>)
 80008e4:	f005 ff93 	bl	800680e <HAL_UARTEx_SetTxFifoThreshold>
 80008e8:	4603      	mov	r3, r0
 80008ea:	2b00      	cmp	r3, #0
 80008ec:	d001      	beq.n	80008f2 <MX_USART2_UART_Init+0x6a>
  {
    Error_Handler();
 80008ee:	f000 fae7 	bl	8000ec0 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart2, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 80008f2:	2100      	movs	r1, #0
 80008f4:	4808      	ldr	r0, [pc, #32]	; (8000918 <MX_USART2_UART_Init+0x90>)
 80008f6:	f005 ffc8 	bl	800688a <HAL_UARTEx_SetRxFifoThreshold>
 80008fa:	4603      	mov	r3, r0
 80008fc:	2b00      	cmp	r3, #0
 80008fe:	d001      	beq.n	8000904 <MX_USART2_UART_Init+0x7c>
  {
    Error_Handler();
 8000900:	f000 fade 	bl	8000ec0 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart2) != HAL_OK)
 8000904:	4804      	ldr	r0, [pc, #16]	; (8000918 <MX_USART2_UART_Init+0x90>)
 8000906:	f005 ff49 	bl	800679c <HAL_UARTEx_DisableFifoMode>
 800090a:	4603      	mov	r3, r0
 800090c:	2b00      	cmp	r3, #0
 800090e:	d001      	beq.n	8000914 <MX_USART2_UART_Init+0x8c>
  {
    Error_Handler();
 8000910:	f000 fad6 	bl	8000ec0 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8000914:	bf00      	nop
 8000916:	bd80      	pop	{r7, pc}
 8000918:	20000b2c 	.word	0x20000b2c
 800091c:	40004400 	.word	0x40004400

08000920 <MX_USART3_UART_Init>:
  * @brief USART3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART3_UART_Init(void)
{
 8000920:	b580      	push	{r7, lr}
 8000922:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 8000924:	4b22      	ldr	r3, [pc, #136]	; (80009b0 <MX_USART3_UART_Init+0x90>)
 8000926:	4a23      	ldr	r2, [pc, #140]	; (80009b4 <MX_USART3_UART_Init+0x94>)
 8000928:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 115200;
 800092a:	4b21      	ldr	r3, [pc, #132]	; (80009b0 <MX_USART3_UART_Init+0x90>)
 800092c:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8000930:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 8000932:	4b1f      	ldr	r3, [pc, #124]	; (80009b0 <MX_USART3_UART_Init+0x90>)
 8000934:	2200      	movs	r2, #0
 8000936:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 8000938:	4b1d      	ldr	r3, [pc, #116]	; (80009b0 <MX_USART3_UART_Init+0x90>)
 800093a:	2200      	movs	r2, #0
 800093c:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 800093e:	4b1c      	ldr	r3, [pc, #112]	; (80009b0 <MX_USART3_UART_Init+0x90>)
 8000940:	2200      	movs	r2, #0
 8000942:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 8000944:	4b1a      	ldr	r3, [pc, #104]	; (80009b0 <MX_USART3_UART_Init+0x90>)
 8000946:	220c      	movs	r2, #12
 8000948:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800094a:	4b19      	ldr	r3, [pc, #100]	; (80009b0 <MX_USART3_UART_Init+0x90>)
 800094c:	2200      	movs	r2, #0
 800094e:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 8000950:	4b17      	ldr	r3, [pc, #92]	; (80009b0 <MX_USART3_UART_Init+0x90>)
 8000952:	2200      	movs	r2, #0
 8000954:	61da      	str	r2, [r3, #28]
  huart3.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8000956:	4b16      	ldr	r3, [pc, #88]	; (80009b0 <MX_USART3_UART_Init+0x90>)
 8000958:	2200      	movs	r2, #0
 800095a:	621a      	str	r2, [r3, #32]
  huart3.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 800095c:	4b14      	ldr	r3, [pc, #80]	; (80009b0 <MX_USART3_UART_Init+0x90>)
 800095e:	2200      	movs	r2, #0
 8000960:	625a      	str	r2, [r3, #36]	; 0x24
  huart3.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8000962:	4b13      	ldr	r3, [pc, #76]	; (80009b0 <MX_USART3_UART_Init+0x90>)
 8000964:	2200      	movs	r2, #0
 8000966:	629a      	str	r2, [r3, #40]	; 0x28
  if (HAL_UART_Init(&huart3) != HAL_OK)
 8000968:	4811      	ldr	r0, [pc, #68]	; (80009b0 <MX_USART3_UART_Init+0x90>)
 800096a:	f004 fcb6 	bl	80052da <HAL_UART_Init>
 800096e:	4603      	mov	r3, r0
 8000970:	2b00      	cmp	r3, #0
 8000972:	d001      	beq.n	8000978 <MX_USART3_UART_Init+0x58>
  {
    Error_Handler();
 8000974:	f000 faa4 	bl	8000ec0 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart3, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8000978:	2100      	movs	r1, #0
 800097a:	480d      	ldr	r0, [pc, #52]	; (80009b0 <MX_USART3_UART_Init+0x90>)
 800097c:	f005 ff47 	bl	800680e <HAL_UARTEx_SetTxFifoThreshold>
 8000980:	4603      	mov	r3, r0
 8000982:	2b00      	cmp	r3, #0
 8000984:	d001      	beq.n	800098a <MX_USART3_UART_Init+0x6a>
  {
    Error_Handler();
 8000986:	f000 fa9b 	bl	8000ec0 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart3, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 800098a:	2100      	movs	r1, #0
 800098c:	4808      	ldr	r0, [pc, #32]	; (80009b0 <MX_USART3_UART_Init+0x90>)
 800098e:	f005 ff7c 	bl	800688a <HAL_UARTEx_SetRxFifoThreshold>
 8000992:	4603      	mov	r3, r0
 8000994:	2b00      	cmp	r3, #0
 8000996:	d001      	beq.n	800099c <MX_USART3_UART_Init+0x7c>
  {
    Error_Handler();
 8000998:	f000 fa92 	bl	8000ec0 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart3) != HAL_OK)
 800099c:	4804      	ldr	r0, [pc, #16]	; (80009b0 <MX_USART3_UART_Init+0x90>)
 800099e:	f005 fefd 	bl	800679c <HAL_UARTEx_DisableFifoMode>
 80009a2:	4603      	mov	r3, r0
 80009a4:	2b00      	cmp	r3, #0
 80009a6:	d001      	beq.n	80009ac <MX_USART3_UART_Init+0x8c>
  {
    Error_Handler();
 80009a8:	f000 fa8a 	bl	8000ec0 <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 80009ac:	bf00      	nop
 80009ae:	bd80      	pop	{r7, pc}
 80009b0:	20000bc0 	.word	0x20000bc0
 80009b4:	40004800 	.word	0x40004800

080009b8 <MX_FMC_Init>:

}

/* FMC initialization function */
static void MX_FMC_Init(void)
{
 80009b8:	b580      	push	{r7, lr}
 80009ba:	b088      	sub	sp, #32
 80009bc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN FMC_Init 0 */

  /* USER CODE END FMC_Init 0 */

  FMC_NORSRAM_TimingTypeDef Timing = {0};
 80009be:	463b      	mov	r3, r7
 80009c0:	2220      	movs	r2, #32
 80009c2:	2100      	movs	r1, #0
 80009c4:	4618      	mov	r0, r3
 80009c6:	f008 ff8b 	bl	80098e0 <memset>

  /* USER CODE END FMC_Init 1 */

  /** Perform the SRAM1 memory initialization sequence
  */
  hsram1.Instance = FMC_NORSRAM_DEVICE;
 80009ca:	4b2c      	ldr	r3, [pc, #176]	; (8000a7c <MX_FMC_Init+0xc4>)
 80009cc:	f04f 4220 	mov.w	r2, #2684354560	; 0xa0000000
 80009d0:	601a      	str	r2, [r3, #0]
  hsram1.Extended = FMC_NORSRAM_EXTENDED_DEVICE;
 80009d2:	4b2a      	ldr	r3, [pc, #168]	; (8000a7c <MX_FMC_Init+0xc4>)
 80009d4:	4a2a      	ldr	r2, [pc, #168]	; (8000a80 <MX_FMC_Init+0xc8>)
 80009d6:	605a      	str	r2, [r3, #4]
  /* hsram1.Init */
  hsram1.Init.NSBank = FMC_NORSRAM_BANK1;
 80009d8:	4b28      	ldr	r3, [pc, #160]	; (8000a7c <MX_FMC_Init+0xc4>)
 80009da:	2200      	movs	r2, #0
 80009dc:	609a      	str	r2, [r3, #8]
  hsram1.Init.DataAddressMux = FMC_DATA_ADDRESS_MUX_DISABLE;
 80009de:	4b27      	ldr	r3, [pc, #156]	; (8000a7c <MX_FMC_Init+0xc4>)
 80009e0:	2200      	movs	r2, #0
 80009e2:	60da      	str	r2, [r3, #12]
  hsram1.Init.MemoryType = FMC_MEMORY_TYPE_PSRAM;
 80009e4:	4b25      	ldr	r3, [pc, #148]	; (8000a7c <MX_FMC_Init+0xc4>)
 80009e6:	2204      	movs	r2, #4
 80009e8:	611a      	str	r2, [r3, #16]
  hsram1.Init.MemoryDataWidth = FMC_NORSRAM_MEM_BUS_WIDTH_16;
 80009ea:	4b24      	ldr	r3, [pc, #144]	; (8000a7c <MX_FMC_Init+0xc4>)
 80009ec:	2210      	movs	r2, #16
 80009ee:	615a      	str	r2, [r3, #20]
  hsram1.Init.BurstAccessMode = FMC_BURST_ACCESS_MODE_ENABLE;
 80009f0:	4b22      	ldr	r3, [pc, #136]	; (8000a7c <MX_FMC_Init+0xc4>)
 80009f2:	f44f 7280 	mov.w	r2, #256	; 0x100
 80009f6:	619a      	str	r2, [r3, #24]
  hsram1.Init.WaitSignalPolarity = FMC_WAIT_SIGNAL_POLARITY_LOW;
 80009f8:	4b20      	ldr	r3, [pc, #128]	; (8000a7c <MX_FMC_Init+0xc4>)
 80009fa:	2200      	movs	r2, #0
 80009fc:	61da      	str	r2, [r3, #28]
  hsram1.Init.WaitSignalActive = FMC_WAIT_TIMING_BEFORE_WS;
 80009fe:	4b1f      	ldr	r3, [pc, #124]	; (8000a7c <MX_FMC_Init+0xc4>)
 8000a00:	2200      	movs	r2, #0
 8000a02:	621a      	str	r2, [r3, #32]
  hsram1.Init.WriteOperation = FMC_WRITE_OPERATION_DISABLE;
 8000a04:	4b1d      	ldr	r3, [pc, #116]	; (8000a7c <MX_FMC_Init+0xc4>)
 8000a06:	2200      	movs	r2, #0
 8000a08:	625a      	str	r2, [r3, #36]	; 0x24
  hsram1.Init.WaitSignal = FMC_WAIT_SIGNAL_ENABLE;
 8000a0a:	4b1c      	ldr	r3, [pc, #112]	; (8000a7c <MX_FMC_Init+0xc4>)
 8000a0c:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8000a10:	629a      	str	r2, [r3, #40]	; 0x28
  hsram1.Init.ExtendedMode = FMC_EXTENDED_MODE_DISABLE;
 8000a12:	4b1a      	ldr	r3, [pc, #104]	; (8000a7c <MX_FMC_Init+0xc4>)
 8000a14:	2200      	movs	r2, #0
 8000a16:	62da      	str	r2, [r3, #44]	; 0x2c
  hsram1.Init.AsynchronousWait = FMC_ASYNCHRONOUS_WAIT_DISABLE;
 8000a18:	4b18      	ldr	r3, [pc, #96]	; (8000a7c <MX_FMC_Init+0xc4>)
 8000a1a:	2200      	movs	r2, #0
 8000a1c:	631a      	str	r2, [r3, #48]	; 0x30
  hsram1.Init.WriteBurst = FMC_WRITE_BURST_ENABLE;
 8000a1e:	4b17      	ldr	r3, [pc, #92]	; (8000a7c <MX_FMC_Init+0xc4>)
 8000a20:	f44f 2200 	mov.w	r2, #524288	; 0x80000
 8000a24:	635a      	str	r2, [r3, #52]	; 0x34
  hsram1.Init.ContinuousClock = FMC_CONTINUOUS_CLOCK_SYNC_ONLY;
 8000a26:	4b15      	ldr	r3, [pc, #84]	; (8000a7c <MX_FMC_Init+0xc4>)
 8000a28:	2200      	movs	r2, #0
 8000a2a:	639a      	str	r2, [r3, #56]	; 0x38
  hsram1.Init.WriteFifo = FMC_WRITE_FIFO_ENABLE;
 8000a2c:	4b13      	ldr	r3, [pc, #76]	; (8000a7c <MX_FMC_Init+0xc4>)
 8000a2e:	2200      	movs	r2, #0
 8000a30:	63da      	str	r2, [r3, #60]	; 0x3c
  hsram1.Init.NBLSetupTime = 0;
 8000a32:	4b12      	ldr	r3, [pc, #72]	; (8000a7c <MX_FMC_Init+0xc4>)
 8000a34:	2200      	movs	r2, #0
 8000a36:	645a      	str	r2, [r3, #68]	; 0x44
  hsram1.Init.PageSize = FMC_PAGE_SIZE_NONE;
 8000a38:	4b10      	ldr	r3, [pc, #64]	; (8000a7c <MX_FMC_Init+0xc4>)
 8000a3a:	2200      	movs	r2, #0
 8000a3c:	641a      	str	r2, [r3, #64]	; 0x40
  /* Timing */
  Timing.AddressSetupTime = 15;
 8000a3e:	230f      	movs	r3, #15
 8000a40:	603b      	str	r3, [r7, #0]
  Timing.AddressHoldTime = 15;
 8000a42:	230f      	movs	r3, #15
 8000a44:	607b      	str	r3, [r7, #4]
  Timing.DataSetupTime = 255;
 8000a46:	23ff      	movs	r3, #255	; 0xff
 8000a48:	60bb      	str	r3, [r7, #8]
  Timing.DataHoldTime = 0;
 8000a4a:	2300      	movs	r3, #0
 8000a4c:	60fb      	str	r3, [r7, #12]
  Timing.BusTurnAroundDuration = 15;
 8000a4e:	230f      	movs	r3, #15
 8000a50:	613b      	str	r3, [r7, #16]
  Timing.CLKDivision = 16;
 8000a52:	2310      	movs	r3, #16
 8000a54:	617b      	str	r3, [r7, #20]
  Timing.DataLatency = 2;
 8000a56:	2302      	movs	r3, #2
 8000a58:	61bb      	str	r3, [r7, #24]
  Timing.AccessMode = FMC_ACCESS_MODE_A;
 8000a5a:	2300      	movs	r3, #0
 8000a5c:	61fb      	str	r3, [r7, #28]
  /* ExtTiming */

  if (HAL_SRAM_Init(&hsram1, &Timing, NULL) != HAL_OK)
 8000a5e:	463b      	mov	r3, r7
 8000a60:	2200      	movs	r2, #0
 8000a62:	4619      	mov	r1, r3
 8000a64:	4805      	ldr	r0, [pc, #20]	; (8000a7c <MX_FMC_Init+0xc4>)
 8000a66:	f004 fbf0 	bl	800524a <HAL_SRAM_Init>
 8000a6a:	4603      	mov	r3, r0
 8000a6c:	2b00      	cmp	r3, #0
 8000a6e:	d001      	beq.n	8000a74 <MX_FMC_Init+0xbc>
  {
    Error_Handler( );
 8000a70:	f000 fa26 	bl	8000ec0 <Error_Handler>
  }

  /* USER CODE BEGIN FMC_Init 2 */

  /* USER CODE END FMC_Init 2 */
}
 8000a74:	bf00      	nop
 8000a76:	3720      	adds	r7, #32
 8000a78:	46bd      	mov	sp, r7
 8000a7a:	bd80      	pop	{r7, pc}
 8000a7c:	20000c54 	.word	0x20000c54
 8000a80:	a0000104 	.word	0xa0000104

08000a84 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000a84:	b580      	push	{r7, lr}
 8000a86:	b08e      	sub	sp, #56	; 0x38
 8000a88:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000a8a:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000a8e:	2200      	movs	r2, #0
 8000a90:	601a      	str	r2, [r3, #0]
 8000a92:	605a      	str	r2, [r3, #4]
 8000a94:	609a      	str	r2, [r3, #8]
 8000a96:	60da      	str	r2, [r3, #12]
 8000a98:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOI_CLK_ENABLE();
 8000a9a:	4bb2      	ldr	r3, [pc, #712]	; (8000d64 <MX_GPIO_Init+0x2e0>)
 8000a9c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000a9e:	4ab1      	ldr	r2, [pc, #708]	; (8000d64 <MX_GPIO_Init+0x2e0>)
 8000aa0:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8000aa4:	64d3      	str	r3, [r2, #76]	; 0x4c
 8000aa6:	4baf      	ldr	r3, [pc, #700]	; (8000d64 <MX_GPIO_Init+0x2e0>)
 8000aa8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000aaa:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8000aae:	623b      	str	r3, [r7, #32]
 8000ab0:	6a3b      	ldr	r3, [r7, #32]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8000ab2:	4bac      	ldr	r3, [pc, #688]	; (8000d64 <MX_GPIO_Init+0x2e0>)
 8000ab4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000ab6:	4aab      	ldr	r2, [pc, #684]	; (8000d64 <MX_GPIO_Init+0x2e0>)
 8000ab8:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8000abc:	64d3      	str	r3, [r2, #76]	; 0x4c
 8000abe:	4ba9      	ldr	r3, [pc, #676]	; (8000d64 <MX_GPIO_Init+0x2e0>)
 8000ac0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000ac2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8000ac6:	61fb      	str	r3, [r7, #28]
 8000ac8:	69fb      	ldr	r3, [r7, #28]
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8000aca:	4ba6      	ldr	r3, [pc, #664]	; (8000d64 <MX_GPIO_Init+0x2e0>)
 8000acc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000ace:	4aa5      	ldr	r2, [pc, #660]	; (8000d64 <MX_GPIO_Init+0x2e0>)
 8000ad0:	f043 0310 	orr.w	r3, r3, #16
 8000ad4:	64d3      	str	r3, [r2, #76]	; 0x4c
 8000ad6:	4ba3      	ldr	r3, [pc, #652]	; (8000d64 <MX_GPIO_Init+0x2e0>)
 8000ad8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000ada:	f003 0310 	and.w	r3, r3, #16
 8000ade:	61bb      	str	r3, [r7, #24]
 8000ae0:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000ae2:	4ba0      	ldr	r3, [pc, #640]	; (8000d64 <MX_GPIO_Init+0x2e0>)
 8000ae4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000ae6:	4a9f      	ldr	r2, [pc, #636]	; (8000d64 <MX_GPIO_Init+0x2e0>)
 8000ae8:	f043 0302 	orr.w	r3, r3, #2
 8000aec:	64d3      	str	r3, [r2, #76]	; 0x4c
 8000aee:	4b9d      	ldr	r3, [pc, #628]	; (8000d64 <MX_GPIO_Init+0x2e0>)
 8000af0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000af2:	f003 0302 	and.w	r3, r3, #2
 8000af6:	617b      	str	r3, [r7, #20]
 8000af8:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000afa:	4b9a      	ldr	r3, [pc, #616]	; (8000d64 <MX_GPIO_Init+0x2e0>)
 8000afc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000afe:	4a99      	ldr	r2, [pc, #612]	; (8000d64 <MX_GPIO_Init+0x2e0>)
 8000b00:	f043 0301 	orr.w	r3, r3, #1
 8000b04:	64d3      	str	r3, [r2, #76]	; 0x4c
 8000b06:	4b97      	ldr	r3, [pc, #604]	; (8000d64 <MX_GPIO_Init+0x2e0>)
 8000b08:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000b0a:	f003 0301 	and.w	r3, r3, #1
 8000b0e:	613b      	str	r3, [r7, #16]
 8000b10:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 8000b12:	4b94      	ldr	r3, [pc, #592]	; (8000d64 <MX_GPIO_Init+0x2e0>)
 8000b14:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000b16:	4a93      	ldr	r2, [pc, #588]	; (8000d64 <MX_GPIO_Init+0x2e0>)
 8000b18:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8000b1c:	64d3      	str	r3, [r2, #76]	; 0x4c
 8000b1e:	4b91      	ldr	r3, [pc, #580]	; (8000d64 <MX_GPIO_Init+0x2e0>)
 8000b20:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000b22:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8000b26:	60fb      	str	r3, [r7, #12]
 8000b28:	68fb      	ldr	r3, [r7, #12]
  HAL_PWREx_EnableVddIO2();
 8000b2a:	f001 fc45 	bl	80023b8 <HAL_PWREx_EnableVddIO2>
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8000b2e:	4b8d      	ldr	r3, [pc, #564]	; (8000d64 <MX_GPIO_Init+0x2e0>)
 8000b30:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000b32:	4a8c      	ldr	r2, [pc, #560]	; (8000d64 <MX_GPIO_Init+0x2e0>)
 8000b34:	f043 0308 	orr.w	r3, r3, #8
 8000b38:	64d3      	str	r3, [r2, #76]	; 0x4c
 8000b3a:	4b8a      	ldr	r3, [pc, #552]	; (8000d64 <MX_GPIO_Init+0x2e0>)
 8000b3c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000b3e:	f003 0308 	and.w	r3, r3, #8
 8000b42:	60bb      	str	r3, [r7, #8]
 8000b44:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000b46:	4b87      	ldr	r3, [pc, #540]	; (8000d64 <MX_GPIO_Init+0x2e0>)
 8000b48:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000b4a:	4a86      	ldr	r2, [pc, #536]	; (8000d64 <MX_GPIO_Init+0x2e0>)
 8000b4c:	f043 0304 	orr.w	r3, r3, #4
 8000b50:	64d3      	str	r3, [r2, #76]	; 0x4c
 8000b52:	4b84      	ldr	r3, [pc, #528]	; (8000d64 <MX_GPIO_Init+0x2e0>)
 8000b54:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000b56:	f003 0304 	and.w	r3, r3, #4
 8000b5a:	607b      	str	r3, [r7, #4]
 8000b5c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8000b5e:	4b81      	ldr	r3, [pc, #516]	; (8000d64 <MX_GPIO_Init+0x2e0>)
 8000b60:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000b62:	4a80      	ldr	r2, [pc, #512]	; (8000d64 <MX_GPIO_Init+0x2e0>)
 8000b64:	f043 0320 	orr.w	r3, r3, #32
 8000b68:	64d3      	str	r3, [r2, #76]	; 0x4c
 8000b6a:	4b7e      	ldr	r3, [pc, #504]	; (8000d64 <MX_GPIO_Init+0x2e0>)
 8000b6c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000b6e:	f003 0320 	and.w	r3, r3, #32
 8000b72:	603b      	str	r3, [r7, #0]
 8000b74:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOH, MIC_VDD_Pin|DSI_SPI_USART_CS_Pin|LED_GREEN_Pin, GPIO_PIN_RESET);
 8000b76:	2200      	movs	r2, #0
 8000b78:	f244 0114 	movw	r1, #16404	; 0x4014
 8000b7c:	487a      	ldr	r0, [pc, #488]	; (8000d68 <MX_GPIO_Init+0x2e4>)
 8000b7e:	f001 fa0d 	bl	8001f9c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(JOY_SEL_GPIO_Port, JOY_SEL_Pin, GPIO_PIN_RESET);
 8000b82:	2200      	movs	r2, #0
 8000b84:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000b88:	4878      	ldr	r0, [pc, #480]	; (8000d6c <MX_GPIO_Init+0x2e8>)
 8000b8a:	f001 fa07 	bl	8001f9c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(SPI2_CS_GPIO_Port, SPI2_CS_Pin, GPIO_PIN_RESET);
 8000b8e:	2200      	movs	r2, #0
 8000b90:	2140      	movs	r1, #64	; 0x40
 8000b92:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000b96:	f001 fa01 	bl	8001f9c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(MFX_WAKEUP_GPIO_Port, MFX_WAKEUP_Pin, GPIO_PIN_RESET);
 8000b9a:	2200      	movs	r2, #0
 8000b9c:	2104      	movs	r1, #4
 8000b9e:	4874      	ldr	r0, [pc, #464]	; (8000d70 <MX_GPIO_Init+0x2ec>)
 8000ba0:	f001 f9fc 	bl	8001f9c <HAL_GPIO_WritePin>

  /*Configure GPIO pins : OCTOSPIM_P2_IO1_Pin OCTOSPIM_P2_IO2_Pin OCTOSPIM_P2_CLK_Pin OCTOSPIM_P2_IO0_Pin */
  GPIO_InitStruct.Pin = OCTOSPIM_P2_IO1_Pin|OCTOSPIM_P2_IO2_Pin|OCTOSPIM_P2_CLK_Pin|OCTOSPIM_P2_IO0_Pin;
 8000ba4:	f44f 6364 	mov.w	r3, #3648	; 0xe40
 8000ba8:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000baa:	2302      	movs	r3, #2
 8000bac:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000bae:	2300      	movs	r3, #0
 8000bb0:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000bb2:	2303      	movs	r3, #3
 8000bb4:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Alternate = GPIO_AF5_OCTOSPIM_P2;
 8000bb6:	2305      	movs	r3, #5
 8000bb8:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(GPIOI, &GPIO_InitStruct);
 8000bba:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000bbe:	4619      	mov	r1, r3
 8000bc0:	486c      	ldr	r0, [pc, #432]	; (8000d74 <MX_GPIO_Init+0x2f0>)
 8000bc2:	f001 f859 	bl	8001c78 <HAL_GPIO_Init>

  /*Configure GPIO pins : MIC_VDD_Pin DSI_SPI_USART_CS_Pin LED_GREEN_Pin */
  GPIO_InitStruct.Pin = MIC_VDD_Pin|DSI_SPI_USART_CS_Pin|LED_GREEN_Pin;
 8000bc6:	f244 0314 	movw	r3, #16404	; 0x4014
 8000bca:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000bcc:	2301      	movs	r3, #1
 8000bce:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000bd0:	2300      	movs	r3, #0
 8000bd2:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000bd4:	2300      	movs	r3, #0
 8000bd6:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(GPIOH, &GPIO_InitStruct);
 8000bd8:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000bdc:	4619      	mov	r1, r3
 8000bde:	4862      	ldr	r0, [pc, #392]	; (8000d68 <MX_GPIO_Init+0x2e4>)
 8000be0:	f001 f84a 	bl	8001c78 <HAL_GPIO_Init>

  /*Configure GPIO pin : ARD_D6_Pin */
  GPIO_InitStruct.Pin = ARD_D6_Pin;
 8000be4:	2310      	movs	r3, #16
 8000be6:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000be8:	2302      	movs	r3, #2
 8000bea:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000bec:	2300      	movs	r3, #0
 8000bee:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000bf0:	2300      	movs	r3, #0
 8000bf2:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 8000bf4:	2302      	movs	r3, #2
 8000bf6:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(ARD_D6_GPIO_Port, &GPIO_InitStruct);
 8000bf8:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000bfc:	4619      	mov	r1, r3
 8000bfe:	485c      	ldr	r0, [pc, #368]	; (8000d70 <MX_GPIO_Init+0x2ec>)
 8000c00:	f001 f83a 	bl	8001c78 <HAL_GPIO_Init>

  /*Configure GPIO pins : DCMI_D7_Pin DCMI_D5_Pin DCMI_VSYNC_Pin */
  GPIO_InitStruct.Pin = DCMI_D7_Pin|DCMI_D5_Pin|DCMI_VSYNC_Pin;
 8000c04:	23b0      	movs	r3, #176	; 0xb0
 8000c06:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000c08:	2302      	movs	r3, #2
 8000c0a:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000c0c:	2300      	movs	r3, #0
 8000c0e:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000c10:	2300      	movs	r3, #0
 8000c12:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Alternate = GPIO_AF10_DCMI;
 8000c14:	230a      	movs	r3, #10
 8000c16:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(GPIOI, &GPIO_InitStruct);
 8000c18:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000c1c:	4619      	mov	r1, r3
 8000c1e:	4855      	ldr	r0, [pc, #340]	; (8000d74 <MX_GPIO_Init+0x2f0>)
 8000c20:	f001 f82a 	bl	8001c78 <HAL_GPIO_Init>

  /*Configure GPIO pins : OCTOSPIM_P2_IO6_Pin OCTOSPIM_P2_DQS_Pin OCTOSPIM_P2_IO7_Pin OCTOSPIM_P2_CS_Pin */
  GPIO_InitStruct.Pin = OCTOSPIM_P2_IO6_Pin|OCTOSPIM_P2_DQS_Pin|OCTOSPIM_P2_IO7_Pin|OCTOSPIM_P2_CS_Pin;
 8000c24:	f44f 4316 	mov.w	r3, #38400	; 0x9600
 8000c28:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000c2a:	2302      	movs	r3, #2
 8000c2c:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000c2e:	2300      	movs	r3, #0
 8000c30:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000c32:	2303      	movs	r3, #3
 8000c34:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Alternate = GPIO_AF5_OCTOSPIM_P2;
 8000c36:	2305      	movs	r3, #5
 8000c38:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8000c3a:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000c3e:	4619      	mov	r1, r3
 8000c40:	484d      	ldr	r0, [pc, #308]	; (8000d78 <MX_GPIO_Init+0x2f4>)
 8000c42:	f001 f819 	bl	8001c78 <HAL_GPIO_Init>

  /*Configure GPIO pin : MFX_IRQ_OUT_Pin */
  GPIO_InitStruct.Pin = MFX_IRQ_OUT_Pin;
 8000c46:	2302      	movs	r3, #2
 8000c48:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8000c4a:	f44f 1388 	mov.w	r3, #1114112	; 0x110000
 8000c4e:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000c50:	2300      	movs	r3, #0
 8000c52:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(MFX_IRQ_OUT_GPIO_Port, &GPIO_InitStruct);
 8000c54:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000c58:	4619      	mov	r1, r3
 8000c5a:	4846      	ldr	r0, [pc, #280]	; (8000d74 <MX_GPIO_Init+0x2f0>)
 8000c5c:	f001 f80c 	bl	8001c78 <HAL_GPIO_Init>

  /*Configure GPIO pins : DCMI_D3_Pin DCMI_PIXCLK_Pin DCMI_D2_Pin */
  GPIO_InitStruct.Pin = DCMI_D3_Pin|DCMI_PIXCLK_Pin|DCMI_D2_Pin;
 8000c60:	f44f 53c1 	mov.w	r3, #6176	; 0x1820
 8000c64:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000c66:	2302      	movs	r3, #2
 8000c68:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000c6a:	2300      	movs	r3, #0
 8000c6c:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000c6e:	2300      	movs	r3, #0
 8000c70:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Alternate = GPIO_AF10_DCMI;
 8000c72:	230a      	movs	r3, #10
 8000c74:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(GPIOH, &GPIO_InitStruct);
 8000c76:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000c7a:	4619      	mov	r1, r3
 8000c7c:	483a      	ldr	r0, [pc, #232]	; (8000d68 <MX_GPIO_Init+0x2e4>)
 8000c7e:	f000 fffb 	bl	8001c78 <HAL_GPIO_Init>

  /*Configure GPIO pin : ARD_D9_Pin */
  GPIO_InitStruct.Pin = ARD_D9_Pin;
 8000c82:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8000c86:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000c88:	2302      	movs	r3, #2
 8000c8a:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000c8c:	2300      	movs	r3, #0
 8000c8e:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000c90:	2300      	movs	r3, #0
 8000c92:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Alternate = GPIO_AF3_TIM8;
 8000c94:	2303      	movs	r3, #3
 8000c96:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(ARD_D9_GPIO_Port, &GPIO_InitStruct);
 8000c98:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000c9c:	4619      	mov	r1, r3
 8000c9e:	4832      	ldr	r0, [pc, #200]	; (8000d68 <MX_GPIO_Init+0x2e4>)
 8000ca0:	f000 ffea 	bl	8001c78 <HAL_GPIO_Init>

  /*Configure GPIO pins : OCTOPSIM_P2_IO4_Pin OCTOSPIM_P2_IO5_Pin OCTOSPI_P2_IO3_Pin */
  GPIO_InitStruct.Pin = OCTOPSIM_P2_IO4_Pin|OCTOSPIM_P2_IO5_Pin|OCTOSPI_P2_IO3_Pin;
 8000ca4:	f44f 63e0 	mov.w	r3, #1792	; 0x700
 8000ca8:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000caa:	2302      	movs	r3, #2
 8000cac:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000cae:	2300      	movs	r3, #0
 8000cb0:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000cb2:	2303      	movs	r3, #3
 8000cb4:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Alternate = GPIO_AF5_OCTOSPIM_P2;
 8000cb6:	2305      	movs	r3, #5
 8000cb8:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(GPIOH, &GPIO_InitStruct);
 8000cba:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000cbe:	4619      	mov	r1, r3
 8000cc0:	4829      	ldr	r0, [pc, #164]	; (8000d68 <MX_GPIO_Init+0x2e4>)
 8000cc2:	f000 ffd9 	bl	8001c78 <HAL_GPIO_Init>

  /*Configure GPIO pin : JOY_SEL_Pin */
  GPIO_InitStruct.Pin = JOY_SEL_Pin;
 8000cc6:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8000cca:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000ccc:	2301      	movs	r3, #1
 8000cce:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000cd0:	2300      	movs	r3, #0
 8000cd2:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000cd4:	2300      	movs	r3, #0
 8000cd6:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(JOY_SEL_GPIO_Port, &GPIO_InitStruct);
 8000cd8:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000cdc:	4619      	mov	r1, r3
 8000cde:	4823      	ldr	r0, [pc, #140]	; (8000d6c <MX_GPIO_Init+0x2e8>)
 8000ce0:	f000 ffca 	bl	8001c78 <HAL_GPIO_Init>

  /*Configure GPIO pins : ARD_14_Pin ARD_15_Pin */
  GPIO_InitStruct.Pin = ARD_14_Pin|ARD_15_Pin;
 8000ce4:	f44f 73c0 	mov.w	r3, #384	; 0x180
 8000ce8:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8000cea:	2312      	movs	r3, #18
 8000cec:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000cee:	2300      	movs	r3, #0
 8000cf0:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000cf2:	2303      	movs	r3, #3
 8000cf4:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Alternate = GPIO_AF4_I2C3;
 8000cf6:	2304      	movs	r3, #4
 8000cf8:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8000cfa:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000cfe:	4619      	mov	r1, r3
 8000d00:	481d      	ldr	r0, [pc, #116]	; (8000d78 <MX_GPIO_Init+0x2f4>)
 8000d02:	f000 ffb9 	bl	8001c78 <HAL_GPIO_Init>

  /*Configure GPIO pin : STMOD_INT_Pin */
  GPIO_InitStruct.Pin = STMOD_INT_Pin;
 8000d06:	2340      	movs	r3, #64	; 0x40
 8000d08:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8000d0a:	f44f 1388 	mov.w	r3, #1114112	; 0x110000
 8000d0e:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000d10:	2300      	movs	r3, #0
 8000d12:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(STMOD_INT_GPIO_Port, &GPIO_InitStruct);
 8000d14:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000d18:	4619      	mov	r1, r3
 8000d1a:	4814      	ldr	r0, [pc, #80]	; (8000d6c <MX_GPIO_Init+0x2e8>)
 8000d1c:	f000 ffac 	bl	8001c78 <HAL_GPIO_Init>

  /*Configure GPIO pins : DFDATIN3_Pin DF_CKOUT_Pin */
  GPIO_InitStruct.Pin = DFDATIN3_Pin|DF_CKOUT_Pin;
 8000d20:	2384      	movs	r3, #132	; 0x84
 8000d22:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000d24:	2302      	movs	r3, #2
 8000d26:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000d28:	2300      	movs	r3, #0
 8000d2a:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000d2c:	2300      	movs	r3, #0
 8000d2e:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Alternate = GPIO_AF6_DFSDM1;
 8000d30:	2306      	movs	r3, #6
 8000d32:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000d34:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000d38:	4619      	mov	r1, r3
 8000d3a:	480c      	ldr	r0, [pc, #48]	; (8000d6c <MX_GPIO_Init+0x2e8>)
 8000d3c:	f000 ff9c 	bl	8001c78 <HAL_GPIO_Init>

  /*Configure GPIO pins : ARD_D0_Pin ARD_D1_Pin */
  GPIO_InitStruct.Pin = ARD_D0_Pin|ARD_D1_Pin;
 8000d40:	2303      	movs	r3, #3
 8000d42:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000d44:	2302      	movs	r3, #2
 8000d46:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000d48:	2300      	movs	r3, #0
 8000d4a:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000d4c:	2303      	movs	r3, #3
 8000d4e:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Alternate = GPIO_AF8_LPUART1;
 8000d50:	2308      	movs	r3, #8
 8000d52:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000d54:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000d58:	4619      	mov	r1, r3
 8000d5a:	4804      	ldr	r0, [pc, #16]	; (8000d6c <MX_GPIO_Init+0x2e8>)
 8000d5c:	f000 ff8c 	bl	8001c78 <HAL_GPIO_Init>
 8000d60:	e00c      	b.n	8000d7c <MX_GPIO_Init+0x2f8>
 8000d62:	bf00      	nop
 8000d64:	40021000 	.word	0x40021000
 8000d68:	48001c00 	.word	0x48001c00
 8000d6c:	48000800 	.word	0x48000800
 8000d70:	48000400 	.word	0x48000400
 8000d74:	48002000 	.word	0x48002000
 8000d78:	48001800 	.word	0x48001800

  /*Configure GPIO pins : ARD_A2_Pin ARD_A1_Pin */
  GPIO_InitStruct.Pin = ARD_A2_Pin|ARD_A1_Pin;
 8000d7c:	2318      	movs	r3, #24
 8000d7e:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG_ADC_CONTROL;
 8000d80:	230b      	movs	r3, #11
 8000d82:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000d84:	2300      	movs	r3, #0
 8000d86:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000d88:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000d8c:	4619      	mov	r1, r3
 8000d8e:	4849      	ldr	r0, [pc, #292]	; (8000eb4 <MX_GPIO_Init+0x430>)
 8000d90:	f000 ff72 	bl	8001c78 <HAL_GPIO_Init>

  /*Configure GPIO pins : ARD_A4_Pin ARD_A0_Pin */
  GPIO_InitStruct.Pin = ARD_A4_Pin|ARD_A0_Pin;
 8000d94:	2381      	movs	r3, #129	; 0x81
 8000d96:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG_ADC_CONTROL;
 8000d98:	230b      	movs	r3, #11
 8000d9a:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000d9c:	2300      	movs	r3, #0
 8000d9e:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000da0:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000da4:	4619      	mov	r1, r3
 8000da6:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000daa:	f000 ff65 	bl	8001c78 <HAL_GPIO_Init>

  /*Configure GPIO pin : STMOD_PWM_Pin */
  GPIO_InitStruct.Pin = STMOD_PWM_Pin;
 8000dae:	2320      	movs	r3, #32
 8000db0:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000db2:	2302      	movs	r3, #2
 8000db4:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000db6:	2300      	movs	r3, #0
 8000db8:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000dba:	2300      	movs	r3, #0
 8000dbc:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 8000dbe:	2301      	movs	r3, #1
 8000dc0:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(STMOD_PWM_GPIO_Port, &GPIO_InitStruct);
 8000dc2:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000dc6:	4619      	mov	r1, r3
 8000dc8:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000dcc:	f000 ff54 	bl	8001c78 <HAL_GPIO_Init>

  /*Configure GPIO pin : SPI2_CS_Pin */
  GPIO_InitStruct.Pin = SPI2_CS_Pin;
 8000dd0:	2340      	movs	r3, #64	; 0x40
 8000dd2:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000dd4:	2301      	movs	r3, #1
 8000dd6:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000dd8:	2300      	movs	r3, #0
 8000dda:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000ddc:	2300      	movs	r3, #0
 8000dde:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(SPI2_CS_GPIO_Port, &GPIO_InitStruct);
 8000de0:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000de4:	4619      	mov	r1, r3
 8000de6:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000dea:	f000 ff45 	bl	8001c78 <HAL_GPIO_Init>

  /*Configure GPIO pin : ARD_D5_Pin */
  GPIO_InitStruct.Pin = ARD_D5_Pin;
 8000dee:	2302      	movs	r3, #2
 8000df0:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000df2:	2302      	movs	r3, #2
 8000df4:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000df6:	2300      	movs	r3, #0
 8000df8:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000dfa:	2300      	movs	r3, #0
 8000dfc:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Alternate = GPIO_AF2_TIM5;
 8000dfe:	2302      	movs	r3, #2
 8000e00:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(ARD_D5_GPIO_Port, &GPIO_InitStruct);
 8000e02:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000e06:	4619      	mov	r1, r3
 8000e08:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000e0c:	f000 ff34 	bl	8001c78 <HAL_GPIO_Init>

  /*Configure GPIO pin : DSI_TE_Pin */
  GPIO_InitStruct.Pin = DSI_TE_Pin;
 8000e10:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8000e14:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000e16:	2302      	movs	r3, #2
 8000e18:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000e1a:	2300      	movs	r3, #0
 8000e1c:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000e1e:	2300      	movs	r3, #0
 8000e20:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Alternate = GPIO_AF11_DSI;
 8000e22:	230b      	movs	r3, #11
 8000e24:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(DSI_TE_GPIO_Port, &GPIO_InitStruct);
 8000e26:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000e2a:	4619      	mov	r1, r3
 8000e2c:	4822      	ldr	r0, [pc, #136]	; (8000eb8 <MX_GPIO_Init+0x434>)
 8000e2e:	f000 ff23 	bl	8001c78 <HAL_GPIO_Init>

  /*Configure GPIO pin : DCMI_HSYNC_Pin */
  GPIO_InitStruct.Pin = DCMI_HSYNC_Pin;
 8000e32:	2310      	movs	r3, #16
 8000e34:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000e36:	2302      	movs	r3, #2
 8000e38:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000e3a:	2300      	movs	r3, #0
 8000e3c:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000e3e:	2300      	movs	r3, #0
 8000e40:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Alternate = GPIO_AF10_DCMI;
 8000e42:	230a      	movs	r3, #10
 8000e44:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(DCMI_HSYNC_GPIO_Port, &GPIO_InitStruct);
 8000e46:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000e4a:	4619      	mov	r1, r3
 8000e4c:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000e50:	f000 ff12 	bl	8001c78 <HAL_GPIO_Init>

  /*Configure GPIO pin : ARD_A3_Pin */
  GPIO_InitStruct.Pin = ARD_A3_Pin;
 8000e54:	2301      	movs	r3, #1
 8000e56:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG_ADC_CONTROL;
 8000e58:	230b      	movs	r3, #11
 8000e5a:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000e5c:	2300      	movs	r3, #0
 8000e5e:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(ARD_A3_GPIO_Port, &GPIO_InitStruct);
 8000e60:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000e64:	4619      	mov	r1, r3
 8000e66:	4815      	ldr	r0, [pc, #84]	; (8000ebc <MX_GPIO_Init+0x438>)
 8000e68:	f000 ff06 	bl	8001c78 <HAL_GPIO_Init>

  /*Configure GPIO pin : MFX_WAKEUP_Pin */
  GPIO_InitStruct.Pin = MFX_WAKEUP_Pin;
 8000e6c:	2304      	movs	r3, #4
 8000e6e:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000e70:	2301      	movs	r3, #1
 8000e72:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000e74:	2300      	movs	r3, #0
 8000e76:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000e78:	2300      	movs	r3, #0
 8000e7a:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(MFX_WAKEUP_GPIO_Port, &GPIO_InitStruct);
 8000e7c:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000e80:	4619      	mov	r1, r3
 8000e82:	480e      	ldr	r0, [pc, #56]	; (8000ebc <MX_GPIO_Init+0x438>)
 8000e84:	f000 fef8 	bl	8001c78 <HAL_GPIO_Init>

  /*Configure GPIO pin : DFDATIN1_Pin */
  GPIO_InitStruct.Pin = DFDATIN1_Pin;
 8000e88:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8000e8c:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000e8e:	2302      	movs	r3, #2
 8000e90:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000e92:	2300      	movs	r3, #0
 8000e94:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000e96:	2300      	movs	r3, #0
 8000e98:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Alternate = GPIO_AF6_DFSDM1;
 8000e9a:	2306      	movs	r3, #6
 8000e9c:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(DFDATIN1_GPIO_Port, &GPIO_InitStruct);
 8000e9e:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000ea2:	4619      	mov	r1, r3
 8000ea4:	4805      	ldr	r0, [pc, #20]	; (8000ebc <MX_GPIO_Init+0x438>)
 8000ea6:	f000 fee7 	bl	8001c78 <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 8000eaa:	bf00      	nop
 8000eac:	3738      	adds	r7, #56	; 0x38
 8000eae:	46bd      	mov	sp, r7
 8000eb0:	bd80      	pop	{r7, pc}
 8000eb2:	bf00      	nop
 8000eb4:	48000800 	.word	0x48000800
 8000eb8:	48001400 	.word	0x48001400
 8000ebc:	48000400 	.word	0x48000400

08000ec0 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000ec0:	b480      	push	{r7}
 8000ec2:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000ec4:	b672      	cpsid	i
}
 8000ec6:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000ec8:	e7fe      	b.n	8000ec8 <Error_Handler+0x8>
	...

08000ecc <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000ecc:	b480      	push	{r7}
 8000ece:	b083      	sub	sp, #12
 8000ed0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000ed2:	4b0f      	ldr	r3, [pc, #60]	; (8000f10 <HAL_MspInit+0x44>)
 8000ed4:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8000ed6:	4a0e      	ldr	r2, [pc, #56]	; (8000f10 <HAL_MspInit+0x44>)
 8000ed8:	f043 0301 	orr.w	r3, r3, #1
 8000edc:	6613      	str	r3, [r2, #96]	; 0x60
 8000ede:	4b0c      	ldr	r3, [pc, #48]	; (8000f10 <HAL_MspInit+0x44>)
 8000ee0:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8000ee2:	f003 0301 	and.w	r3, r3, #1
 8000ee6:	607b      	str	r3, [r7, #4]
 8000ee8:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000eea:	4b09      	ldr	r3, [pc, #36]	; (8000f10 <HAL_MspInit+0x44>)
 8000eec:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8000eee:	4a08      	ldr	r2, [pc, #32]	; (8000f10 <HAL_MspInit+0x44>)
 8000ef0:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000ef4:	6593      	str	r3, [r2, #88]	; 0x58
 8000ef6:	4b06      	ldr	r3, [pc, #24]	; (8000f10 <HAL_MspInit+0x44>)
 8000ef8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8000efa:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000efe:	603b      	str	r3, [r7, #0]
 8000f00:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000f02:	bf00      	nop
 8000f04:	370c      	adds	r7, #12
 8000f06:	46bd      	mov	sp, r7
 8000f08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f0c:	4770      	bx	lr
 8000f0e:	bf00      	nop
 8000f10:	40021000 	.word	0x40021000

08000f14 <HAL_CRC_MspInit>:
* This function configures the hardware resources used in this example
* @param hcrc: CRC handle pointer
* @retval None
*/
void HAL_CRC_MspInit(CRC_HandleTypeDef* hcrc)
{
 8000f14:	b480      	push	{r7}
 8000f16:	b085      	sub	sp, #20
 8000f18:	af00      	add	r7, sp, #0
 8000f1a:	6078      	str	r0, [r7, #4]
  if(hcrc->Instance==CRC)
 8000f1c:	687b      	ldr	r3, [r7, #4]
 8000f1e:	681b      	ldr	r3, [r3, #0]
 8000f20:	4a0a      	ldr	r2, [pc, #40]	; (8000f4c <HAL_CRC_MspInit+0x38>)
 8000f22:	4293      	cmp	r3, r2
 8000f24:	d10b      	bne.n	8000f3e <HAL_CRC_MspInit+0x2a>
  {
  /* USER CODE BEGIN CRC_MspInit 0 */

  /* USER CODE END CRC_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_CRC_CLK_ENABLE();
 8000f26:	4b0a      	ldr	r3, [pc, #40]	; (8000f50 <HAL_CRC_MspInit+0x3c>)
 8000f28:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8000f2a:	4a09      	ldr	r2, [pc, #36]	; (8000f50 <HAL_CRC_MspInit+0x3c>)
 8000f2c:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8000f30:	6493      	str	r3, [r2, #72]	; 0x48
 8000f32:	4b07      	ldr	r3, [pc, #28]	; (8000f50 <HAL_CRC_MspInit+0x3c>)
 8000f34:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8000f36:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8000f3a:	60fb      	str	r3, [r7, #12]
 8000f3c:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN CRC_MspInit 1 */

  /* USER CODE END CRC_MspInit 1 */
  }

}
 8000f3e:	bf00      	nop
 8000f40:	3714      	adds	r7, #20
 8000f42:	46bd      	mov	sp, r7
 8000f44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f48:	4770      	bx	lr
 8000f4a:	bf00      	nop
 8000f4c:	40023000 	.word	0x40023000
 8000f50:	40021000 	.word	0x40021000

08000f54 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8000f54:	b580      	push	{r7, lr}
 8000f56:	b0b2      	sub	sp, #200	; 0xc8
 8000f58:	af00      	add	r7, sp, #0
 8000f5a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000f5c:	f107 03b4 	add.w	r3, r7, #180	; 0xb4
 8000f60:	2200      	movs	r2, #0
 8000f62:	601a      	str	r2, [r3, #0]
 8000f64:	605a      	str	r2, [r3, #4]
 8000f66:	609a      	str	r2, [r3, #8]
 8000f68:	60da      	str	r2, [r3, #12]
 8000f6a:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8000f6c:	f107 0318 	add.w	r3, r7, #24
 8000f70:	229c      	movs	r2, #156	; 0x9c
 8000f72:	2100      	movs	r1, #0
 8000f74:	4618      	mov	r0, r3
 8000f76:	f008 fcb3 	bl	80098e0 <memset>
  if(hi2c->Instance==I2C1)
 8000f7a:	687b      	ldr	r3, [r7, #4]
 8000f7c:	681b      	ldr	r3, [r3, #0]
 8000f7e:	4a33      	ldr	r2, [pc, #204]	; (800104c <HAL_I2C_MspInit+0xf8>)
 8000f80:	4293      	cmp	r3, r2
 8000f82:	d15e      	bne.n	8001042 <HAL_I2C_MspInit+0xee>

  /* USER CODE END I2C1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_I2C1;
 8000f84:	2340      	movs	r3, #64	; 0x40
 8000f86:	61bb      	str	r3, [r7, #24]
    PeriphClkInit.I2c1ClockSelection = RCC_I2C1CLKSOURCE_PCLK1;
 8000f88:	2300      	movs	r3, #0
 8000f8a:	66fb      	str	r3, [r7, #108]	; 0x6c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8000f8c:	f107 0318 	add.w	r3, r7, #24
 8000f90:	4618      	mov	r0, r3
 8000f92:	f002 f8f5 	bl	8003180 <HAL_RCCEx_PeriphCLKConfig>
 8000f96:	4603      	mov	r3, r0
 8000f98:	2b00      	cmp	r3, #0
 8000f9a:	d001      	beq.n	8000fa0 <HAL_I2C_MspInit+0x4c>
    {
      Error_Handler();
 8000f9c:	f7ff ff90 	bl	8000ec0 <Error_Handler>
    }

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000fa0:	4b2b      	ldr	r3, [pc, #172]	; (8001050 <HAL_I2C_MspInit+0xfc>)
 8000fa2:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000fa4:	4a2a      	ldr	r2, [pc, #168]	; (8001050 <HAL_I2C_MspInit+0xfc>)
 8000fa6:	f043 0302 	orr.w	r3, r3, #2
 8000faa:	64d3      	str	r3, [r2, #76]	; 0x4c
 8000fac:	4b28      	ldr	r3, [pc, #160]	; (8001050 <HAL_I2C_MspInit+0xfc>)
 8000fae:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000fb0:	f003 0302 	and.w	r3, r3, #2
 8000fb4:	617b      	str	r3, [r7, #20]
 8000fb6:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOG_CLK_ENABLE();
 8000fb8:	4b25      	ldr	r3, [pc, #148]	; (8001050 <HAL_I2C_MspInit+0xfc>)
 8000fba:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000fbc:	4a24      	ldr	r2, [pc, #144]	; (8001050 <HAL_I2C_MspInit+0xfc>)
 8000fbe:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8000fc2:	64d3      	str	r3, [r2, #76]	; 0x4c
 8000fc4:	4b22      	ldr	r3, [pc, #136]	; (8001050 <HAL_I2C_MspInit+0xfc>)
 8000fc6:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000fc8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8000fcc:	613b      	str	r3, [r7, #16]
 8000fce:	693b      	ldr	r3, [r7, #16]
    HAL_PWREx_EnableVddIO2();
 8000fd0:	f001 f9f2 	bl	80023b8 <HAL_PWREx_EnableVddIO2>
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PG13     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = I2C1_SCL_Pin;
 8000fd4:	2340      	movs	r3, #64	; 0x40
 8000fd6:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8000fda:	2312      	movs	r3, #18
 8000fdc:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000fe0:	2301      	movs	r3, #1
 8000fe2:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000fe6:	2303      	movs	r3, #3
 8000fe8:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8000fec:	2304      	movs	r3, #4
 8000fee:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
    HAL_GPIO_Init(I2C1_SCL_GPIO_Port, &GPIO_InitStruct);
 8000ff2:	f107 03b4 	add.w	r3, r7, #180	; 0xb4
 8000ff6:	4619      	mov	r1, r3
 8000ff8:	4816      	ldr	r0, [pc, #88]	; (8001054 <HAL_I2C_MspInit+0x100>)
 8000ffa:	f000 fe3d 	bl	8001c78 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = I2C1_SDA_Pin;
 8000ffe:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8001002:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001006:	2312      	movs	r3, #18
 8001008:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 800100c:	2301      	movs	r3, #1
 800100e:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001012:	2303      	movs	r3, #3
 8001014:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8001018:	2304      	movs	r3, #4
 800101a:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
    HAL_GPIO_Init(I2C1_SDA_GPIO_Port, &GPIO_InitStruct);
 800101e:	f107 03b4 	add.w	r3, r7, #180	; 0xb4
 8001022:	4619      	mov	r1, r3
 8001024:	480c      	ldr	r0, [pc, #48]	; (8001058 <HAL_I2C_MspInit+0x104>)
 8001026:	f000 fe27 	bl	8001c78 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 800102a:	4b09      	ldr	r3, [pc, #36]	; (8001050 <HAL_I2C_MspInit+0xfc>)
 800102c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800102e:	4a08      	ldr	r2, [pc, #32]	; (8001050 <HAL_I2C_MspInit+0xfc>)
 8001030:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8001034:	6593      	str	r3, [r2, #88]	; 0x58
 8001036:	4b06      	ldr	r3, [pc, #24]	; (8001050 <HAL_I2C_MspInit+0xfc>)
 8001038:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800103a:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800103e:	60fb      	str	r3, [r7, #12]
 8001040:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }

}
 8001042:	bf00      	nop
 8001044:	37c8      	adds	r7, #200	; 0xc8
 8001046:	46bd      	mov	sp, r7
 8001048:	bd80      	pop	{r7, pc}
 800104a:	bf00      	nop
 800104c:	40005400 	.word	0x40005400
 8001050:	40021000 	.word	0x40021000
 8001054:	48000400 	.word	0x48000400
 8001058:	48001800 	.word	0x48001800

0800105c <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 800105c:	b580      	push	{r7, lr}
 800105e:	b08a      	sub	sp, #40	; 0x28
 8001060:	af00      	add	r7, sp, #0
 8001062:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001064:	f107 0314 	add.w	r3, r7, #20
 8001068:	2200      	movs	r2, #0
 800106a:	601a      	str	r2, [r3, #0]
 800106c:	605a      	str	r2, [r3, #4]
 800106e:	609a      	str	r2, [r3, #8]
 8001070:	60da      	str	r2, [r3, #12]
 8001072:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI2)
 8001074:	687b      	ldr	r3, [r7, #4]
 8001076:	681b      	ldr	r3, [r3, #0]
 8001078:	4a25      	ldr	r2, [pc, #148]	; (8001110 <HAL_SPI_MspInit+0xb4>)
 800107a:	4293      	cmp	r3, r2
 800107c:	d144      	bne.n	8001108 <HAL_SPI_MspInit+0xac>
  {
  /* USER CODE BEGIN SPI2_MspInit 0 */

  /* USER CODE END SPI2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI2_CLK_ENABLE();
 800107e:	4b25      	ldr	r3, [pc, #148]	; (8001114 <HAL_SPI_MspInit+0xb8>)
 8001080:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001082:	4a24      	ldr	r2, [pc, #144]	; (8001114 <HAL_SPI_MspInit+0xb8>)
 8001084:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001088:	6593      	str	r3, [r2, #88]	; 0x58
 800108a:	4b22      	ldr	r3, [pc, #136]	; (8001114 <HAL_SPI_MspInit+0xb8>)
 800108c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800108e:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001092:	613b      	str	r3, [r7, #16]
 8001094:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOI_CLK_ENABLE();
 8001096:	4b1f      	ldr	r3, [pc, #124]	; (8001114 <HAL_SPI_MspInit+0xb8>)
 8001098:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800109a:	4a1e      	ldr	r2, [pc, #120]	; (8001114 <HAL_SPI_MspInit+0xb8>)
 800109c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80010a0:	64d3      	str	r3, [r2, #76]	; 0x4c
 80010a2:	4b1c      	ldr	r3, [pc, #112]	; (8001114 <HAL_SPI_MspInit+0xb8>)
 80010a4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80010a6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80010aa:	60fb      	str	r3, [r7, #12]
 80010ac:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80010ae:	4b19      	ldr	r3, [pc, #100]	; (8001114 <HAL_SPI_MspInit+0xb8>)
 80010b0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80010b2:	4a18      	ldr	r2, [pc, #96]	; (8001114 <HAL_SPI_MspInit+0xb8>)
 80010b4:	f043 0302 	orr.w	r3, r3, #2
 80010b8:	64d3      	str	r3, [r2, #76]	; 0x4c
 80010ba:	4b16      	ldr	r3, [pc, #88]	; (8001114 <HAL_SPI_MspInit+0xb8>)
 80010bc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80010be:	f003 0302 	and.w	r3, r3, #2
 80010c2:	60bb      	str	r3, [r7, #8]
 80010c4:	68bb      	ldr	r3, [r7, #8]
    PI0     ------> SPI2_NSS
    PB15     ------> SPI2_MOSI
    PB14     ------> SPI2_MISO
    PB13     ------> SPI2_SCK
    */
    GPIO_InitStruct.Pin = ARD_10_Pin;
 80010c6:	2301      	movs	r3, #1
 80010c8:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80010ca:	2302      	movs	r3, #2
 80010cc:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80010ce:	2300      	movs	r3, #0
 80010d0:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80010d2:	2303      	movs	r3, #3
 80010d4:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 80010d6:	2305      	movs	r3, #5
 80010d8:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(ARD_10_GPIO_Port, &GPIO_InitStruct);
 80010da:	f107 0314 	add.w	r3, r7, #20
 80010de:	4619      	mov	r1, r3
 80010e0:	480d      	ldr	r0, [pc, #52]	; (8001118 <HAL_SPI_MspInit+0xbc>)
 80010e2:	f000 fdc9 	bl	8001c78 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = SPI_MOSI_Pin|SPI2_MISO_Pin|SPI2_CLK_Pin;
 80010e6:	f44f 4360 	mov.w	r3, #57344	; 0xe000
 80010ea:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80010ec:	2302      	movs	r3, #2
 80010ee:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80010f0:	2300      	movs	r3, #0
 80010f2:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80010f4:	2303      	movs	r3, #3
 80010f6:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 80010f8:	2305      	movs	r3, #5
 80010fa:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80010fc:	f107 0314 	add.w	r3, r7, #20
 8001100:	4619      	mov	r1, r3
 8001102:	4806      	ldr	r0, [pc, #24]	; (800111c <HAL_SPI_MspInit+0xc0>)
 8001104:	f000 fdb8 	bl	8001c78 <HAL_GPIO_Init>
  /* USER CODE BEGIN SPI2_MspInit 1 */

  /* USER CODE END SPI2_MspInit 1 */
  }

}
 8001108:	bf00      	nop
 800110a:	3728      	adds	r7, #40	; 0x28
 800110c:	46bd      	mov	sp, r7
 800110e:	bd80      	pop	{r7, pc}
 8001110:	40003800 	.word	0x40003800
 8001114:	40021000 	.word	0x40021000
 8001118:	48002000 	.word	0x48002000
 800111c:	48000400 	.word	0x48000400

08001120 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8001120:	b580      	push	{r7, lr}
 8001122:	b0b4      	sub	sp, #208	; 0xd0
 8001124:	af00      	add	r7, sp, #0
 8001126:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001128:	f107 03bc 	add.w	r3, r7, #188	; 0xbc
 800112c:	2200      	movs	r2, #0
 800112e:	601a      	str	r2, [r3, #0]
 8001130:	605a      	str	r2, [r3, #4]
 8001132:	609a      	str	r2, [r3, #8]
 8001134:	60da      	str	r2, [r3, #12]
 8001136:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001138:	f107 0320 	add.w	r3, r7, #32
 800113c:	229c      	movs	r2, #156	; 0x9c
 800113e:	2100      	movs	r1, #0
 8001140:	4618      	mov	r0, r3
 8001142:	f008 fbcd 	bl	80098e0 <memset>
  if(huart->Instance==USART2)
 8001146:	687b      	ldr	r3, [r7, #4]
 8001148:	681b      	ldr	r3, [r3, #0]
 800114a:	4a58      	ldr	r2, [pc, #352]	; (80012ac <HAL_UART_MspInit+0x18c>)
 800114c:	4293      	cmp	r3, r2
 800114e:	d144      	bne.n	80011da <HAL_UART_MspInit+0xba>

  /* USER CODE END USART2_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 8001150:	2302      	movs	r3, #2
 8001152:	623b      	str	r3, [r7, #32]
    PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 8001154:	2300      	movs	r3, #0
 8001156:	663b      	str	r3, [r7, #96]	; 0x60
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001158:	f107 0320 	add.w	r3, r7, #32
 800115c:	4618      	mov	r0, r3
 800115e:	f002 f80f 	bl	8003180 <HAL_RCCEx_PeriphCLKConfig>
 8001162:	4603      	mov	r3, r0
 8001164:	2b00      	cmp	r3, #0
 8001166:	d001      	beq.n	800116c <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 8001168:	f7ff feaa 	bl	8000ec0 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 800116c:	4b50      	ldr	r3, [pc, #320]	; (80012b0 <HAL_UART_MspInit+0x190>)
 800116e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001170:	4a4f      	ldr	r2, [pc, #316]	; (80012b0 <HAL_UART_MspInit+0x190>)
 8001172:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001176:	6593      	str	r3, [r2, #88]	; 0x58
 8001178:	4b4d      	ldr	r3, [pc, #308]	; (80012b0 <HAL_UART_MspInit+0x190>)
 800117a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800117c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001180:	61fb      	str	r3, [r7, #28]
 8001182:	69fb      	ldr	r3, [r7, #28]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001184:	4b4a      	ldr	r3, [pc, #296]	; (80012b0 <HAL_UART_MspInit+0x190>)
 8001186:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001188:	4a49      	ldr	r2, [pc, #292]	; (80012b0 <HAL_UART_MspInit+0x190>)
 800118a:	f043 0301 	orr.w	r3, r3, #1
 800118e:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001190:	4b47      	ldr	r3, [pc, #284]	; (80012b0 <HAL_UART_MspInit+0x190>)
 8001192:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001194:	f003 0301 	and.w	r3, r3, #1
 8001198:	61bb      	str	r3, [r7, #24]
 800119a:	69bb      	ldr	r3, [r7, #24]
    /**USART2 GPIO Configuration
    PA3     ------> USART2_RX
    PA2     ------> USART2_TX
    */
    GPIO_InitStruct.Pin = USART2_RX_Pin|USART2_TX_Pin;
 800119c:	230c      	movs	r3, #12
 800119e:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80011a2:	2302      	movs	r3, #2
 80011a4:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80011a8:	2300      	movs	r3, #0
 80011aa:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80011ae:	2303      	movs	r3, #3
 80011b0:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 80011b4:	2307      	movs	r3, #7
 80011b6:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80011ba:	f107 03bc 	add.w	r3, r7, #188	; 0xbc
 80011be:	4619      	mov	r1, r3
 80011c0:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80011c4:	f000 fd58 	bl	8001c78 <HAL_GPIO_Init>

    /* USART2 interrupt Init */
    HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 80011c8:	2200      	movs	r2, #0
 80011ca:	2100      	movs	r1, #0
 80011cc:	2026      	movs	r0, #38	; 0x26
 80011ce:	f000 fb6e 	bl	80018ae <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 80011d2:	2026      	movs	r0, #38	; 0x26
 80011d4:	f000 fb87 	bl	80018e6 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }

}
 80011d8:	e063      	b.n	80012a2 <HAL_UART_MspInit+0x182>
  else if(huart->Instance==USART3)
 80011da:	687b      	ldr	r3, [r7, #4]
 80011dc:	681b      	ldr	r3, [r3, #0]
 80011de:	4a35      	ldr	r2, [pc, #212]	; (80012b4 <HAL_UART_MspInit+0x194>)
 80011e0:	4293      	cmp	r3, r2
 80011e2:	d15e      	bne.n	80012a2 <HAL_UART_MspInit+0x182>
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART3;
 80011e4:	2304      	movs	r3, #4
 80011e6:	623b      	str	r3, [r7, #32]
    PeriphClkInit.Usart3ClockSelection = RCC_USART3CLKSOURCE_PCLK1;
 80011e8:	2300      	movs	r3, #0
 80011ea:	667b      	str	r3, [r7, #100]	; 0x64
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80011ec:	f107 0320 	add.w	r3, r7, #32
 80011f0:	4618      	mov	r0, r3
 80011f2:	f001 ffc5 	bl	8003180 <HAL_RCCEx_PeriphCLKConfig>
 80011f6:	4603      	mov	r3, r0
 80011f8:	2b00      	cmp	r3, #0
 80011fa:	d001      	beq.n	8001200 <HAL_UART_MspInit+0xe0>
      Error_Handler();
 80011fc:	f7ff fe60 	bl	8000ec0 <Error_Handler>
    __HAL_RCC_USART3_CLK_ENABLE();
 8001200:	4b2b      	ldr	r3, [pc, #172]	; (80012b0 <HAL_UART_MspInit+0x190>)
 8001202:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001204:	4a2a      	ldr	r2, [pc, #168]	; (80012b0 <HAL_UART_MspInit+0x190>)
 8001206:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 800120a:	6593      	str	r3, [r2, #88]	; 0x58
 800120c:	4b28      	ldr	r3, [pc, #160]	; (80012b0 <HAL_UART_MspInit+0x190>)
 800120e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001210:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8001214:	617b      	str	r3, [r7, #20]
 8001216:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001218:	4b25      	ldr	r3, [pc, #148]	; (80012b0 <HAL_UART_MspInit+0x190>)
 800121a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800121c:	4a24      	ldr	r2, [pc, #144]	; (80012b0 <HAL_UART_MspInit+0x190>)
 800121e:	f043 0301 	orr.w	r3, r3, #1
 8001222:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001224:	4b22      	ldr	r3, [pc, #136]	; (80012b0 <HAL_UART_MspInit+0x190>)
 8001226:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001228:	f003 0301 	and.w	r3, r3, #1
 800122c:	613b      	str	r3, [r7, #16]
 800122e:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001230:	4b1f      	ldr	r3, [pc, #124]	; (80012b0 <HAL_UART_MspInit+0x190>)
 8001232:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001234:	4a1e      	ldr	r2, [pc, #120]	; (80012b0 <HAL_UART_MspInit+0x190>)
 8001236:	f043 0302 	orr.w	r3, r3, #2
 800123a:	64d3      	str	r3, [r2, #76]	; 0x4c
 800123c:	4b1c      	ldr	r3, [pc, #112]	; (80012b0 <HAL_UART_MspInit+0x190>)
 800123e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001240:	f003 0302 	and.w	r3, r3, #2
 8001244:	60fb      	str	r3, [r7, #12]
 8001246:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = USART3_RTS_Pin;
 8001248:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800124c:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001250:	2302      	movs	r3, #2
 8001252:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001256:	2300      	movs	r3, #0
 8001258:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800125c:	2303      	movs	r3, #3
 800125e:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 8001262:	2307      	movs	r3, #7
 8001264:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
    HAL_GPIO_Init(USART3_RTS_GPIO_Port, &GPIO_InitStruct);
 8001268:	f107 03bc 	add.w	r3, r7, #188	; 0xbc
 800126c:	4619      	mov	r1, r3
 800126e:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001272:	f000 fd01 	bl	8001c78 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = USART3_RX_Pin|USART3_TX_Pin;
 8001276:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 800127a:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800127e:	2302      	movs	r3, #2
 8001280:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001284:	2300      	movs	r3, #0
 8001286:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800128a:	2303      	movs	r3, #3
 800128c:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 8001290:	2307      	movs	r3, #7
 8001292:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001296:	f107 03bc 	add.w	r3, r7, #188	; 0xbc
 800129a:	4619      	mov	r1, r3
 800129c:	4806      	ldr	r0, [pc, #24]	; (80012b8 <HAL_UART_MspInit+0x198>)
 800129e:	f000 fceb 	bl	8001c78 <HAL_GPIO_Init>
}
 80012a2:	bf00      	nop
 80012a4:	37d0      	adds	r7, #208	; 0xd0
 80012a6:	46bd      	mov	sp, r7
 80012a8:	bd80      	pop	{r7, pc}
 80012aa:	bf00      	nop
 80012ac:	40004400 	.word	0x40004400
 80012b0:	40021000 	.word	0x40021000
 80012b4:	40004800 	.word	0x40004800
 80012b8:	48000400 	.word	0x48000400

080012bc <HAL_FMC_MspInit>:

}

static uint32_t FMC_Initialized = 0;

static void HAL_FMC_MspInit(void){
 80012bc:	b580      	push	{r7, lr}
 80012be:	b086      	sub	sp, #24
 80012c0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN FMC_MspInit 0 */

  /* USER CODE END FMC_MspInit 0 */
  GPIO_InitTypeDef GPIO_InitStruct ={0};
 80012c2:	1d3b      	adds	r3, r7, #4
 80012c4:	2200      	movs	r2, #0
 80012c6:	601a      	str	r2, [r3, #0]
 80012c8:	605a      	str	r2, [r3, #4]
 80012ca:	609a      	str	r2, [r3, #8]
 80012cc:	60da      	str	r2, [r3, #12]
 80012ce:	611a      	str	r2, [r3, #16]
  if (FMC_Initialized) {
 80012d0:	4b32      	ldr	r3, [pc, #200]	; (800139c <HAL_FMC_MspInit+0xe0>)
 80012d2:	681b      	ldr	r3, [r3, #0]
 80012d4:	2b00      	cmp	r3, #0
 80012d6:	d15d      	bne.n	8001394 <HAL_FMC_MspInit+0xd8>
    return;
  }
  FMC_Initialized = 1;
 80012d8:	4b30      	ldr	r3, [pc, #192]	; (800139c <HAL_FMC_MspInit+0xe0>)
 80012da:	2201      	movs	r2, #1
 80012dc:	601a      	str	r2, [r3, #0]

  /* Peripheral clock enable */
  __HAL_RCC_FMC_CLK_ENABLE();
 80012de:	4b30      	ldr	r3, [pc, #192]	; (80013a0 <HAL_FMC_MspInit+0xe4>)
 80012e0:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80012e2:	4a2f      	ldr	r2, [pc, #188]	; (80013a0 <HAL_FMC_MspInit+0xe4>)
 80012e4:	f043 0301 	orr.w	r3, r3, #1
 80012e8:	6513      	str	r3, [r2, #80]	; 0x50
 80012ea:	4b2d      	ldr	r3, [pc, #180]	; (80013a0 <HAL_FMC_MspInit+0xe4>)
 80012ec:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80012ee:	f003 0301 	and.w	r3, r3, #1
 80012f2:	603b      	str	r3, [r7, #0]
 80012f4:	683b      	ldr	r3, [r7, #0]
  PF13   ------> FMC_A7
  PE12   ------> FMC_D9
  PF12   ------> FMC_A6
  PE11   ------> FMC_D8
  */
  GPIO_InitStruct.Pin = PSRAM_NBL0_Pin|PSRAM_NBL1_Pin|PSRAM_A20_Pin|PSRAM_A19_Pin
 80012f6:	f64f 739b 	movw	r3, #65435	; 0xff9b
 80012fa:	607b      	str	r3, [r7, #4]
                          |D7_Pin|D6_Pin|D12_Pin|D5_Pin
                          |D11_Pin|D4_Pin|D10_Pin|D9_Pin
                          |D8_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80012fc:	2302      	movs	r3, #2
 80012fe:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001300:	2300      	movs	r3, #0
 8001302:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001304:	2303      	movs	r3, #3
 8001306:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 8001308:	230c      	movs	r3, #12
 800130a:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 800130c:	1d3b      	adds	r3, r7, #4
 800130e:	4619      	mov	r1, r3
 8001310:	4824      	ldr	r0, [pc, #144]	; (80013a4 <HAL_FMC_MspInit+0xe8>)
 8001312:	f000 fcb1 	bl	8001c78 <HAL_GPIO_Init>

  GPIO_InitStruct.Pin = D2_Pin|PSRAM_OE_Pin|D3_Pin|PSRAM_WE_Pin
 8001316:	f64f 73fb 	movw	r3, #65531	; 0xfffb
 800131a:	607b      	str	r3, [r7, #4]
                          |PSRAM_WAIT_Pin|PSRAM_CLK_Pin|PSRAM_NE1_Pin|PSRAM_A18_Pin
                          |D1_Pin|D0_Pin|PSRAM_A17_Pin|PSRAM_A16_Pin
                          |D15_Pin|D14_Pin|D13_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800131c:	2302      	movs	r3, #2
 800131e:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001320:	2300      	movs	r3, #0
 8001322:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001324:	2303      	movs	r3, #3
 8001326:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 8001328:	230c      	movs	r3, #12
 800132a:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 800132c:	1d3b      	adds	r3, r7, #4
 800132e:	4619      	mov	r1, r3
 8001330:	481d      	ldr	r0, [pc, #116]	; (80013a8 <HAL_FMC_MspInit+0xec>)
 8001332:	f000 fca1 	bl	8001c78 <HAL_GPIO_Init>

  GPIO_InitStruct.Pin = PSRAM_ADV_Pin;
 8001336:	2380      	movs	r3, #128	; 0x80
 8001338:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800133a:	2302      	movs	r3, #2
 800133c:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800133e:	2300      	movs	r3, #0
 8001340:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001342:	2303      	movs	r3, #3
 8001344:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 8001346:	230c      	movs	r3, #12
 8001348:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(PSRAM_ADV_GPIO_Port, &GPIO_InitStruct);
 800134a:	1d3b      	adds	r3, r7, #4
 800134c:	4619      	mov	r1, r3
 800134e:	4817      	ldr	r0, [pc, #92]	; (80013ac <HAL_FMC_MspInit+0xf0>)
 8001350:	f000 fc92 	bl	8001c78 <HAL_GPIO_Init>

  GPIO_InitStruct.Pin = PSRAM_A2_Pin|PSRAM_A1_Pin|PSRAM_A0_Pin|PSRAM_A3_Pin
 8001354:	f24f 033f 	movw	r3, #61503	; 0xf03f
 8001358:	607b      	str	r3, [r7, #4]
                          |PSRAM_A4_Pin|PSRAM_A5_Pin|PSRAM_A9_Pin|PSRAM_A8_Pin
                          |PSRAM_A7_Pin|PSRAM_A6_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800135a:	2302      	movs	r3, #2
 800135c:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800135e:	2300      	movs	r3, #0
 8001360:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001362:	2303      	movs	r3, #3
 8001364:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 8001366:	230c      	movs	r3, #12
 8001368:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 800136a:	1d3b      	adds	r3, r7, #4
 800136c:	4619      	mov	r1, r3
 800136e:	4810      	ldr	r0, [pc, #64]	; (80013b0 <HAL_FMC_MspInit+0xf4>)
 8001370:	f000 fc82 	bl	8001c78 <HAL_GPIO_Init>

  GPIO_InitStruct.Pin = PSRAM_A14_Pin|PSRAM_A13_Pin|PSRAM_A15_Pin|PSRAM_A11_Pin
 8001374:	233f      	movs	r3, #63	; 0x3f
 8001376:	607b      	str	r3, [r7, #4]
                          |PSRAM_A12_Pin|PSRAM_A10_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001378:	2302      	movs	r3, #2
 800137a:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800137c:	2300      	movs	r3, #0
 800137e:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001380:	2303      	movs	r3, #3
 8001382:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 8001384:	230c      	movs	r3, #12
 8001386:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8001388:	1d3b      	adds	r3, r7, #4
 800138a:	4619      	mov	r1, r3
 800138c:	4809      	ldr	r0, [pc, #36]	; (80013b4 <HAL_FMC_MspInit+0xf8>)
 800138e:	f000 fc73 	bl	8001c78 <HAL_GPIO_Init>
 8001392:	e000      	b.n	8001396 <HAL_FMC_MspInit+0xda>
    return;
 8001394:	bf00      	nop

  /* USER CODE BEGIN FMC_MspInit 1 */

  /* USER CODE END FMC_MspInit 1 */
}
 8001396:	3718      	adds	r7, #24
 8001398:	46bd      	mov	sp, r7
 800139a:	bd80      	pop	{r7, pc}
 800139c:	20000ca4 	.word	0x20000ca4
 80013a0:	40021000 	.word	0x40021000
 80013a4:	48001000 	.word	0x48001000
 80013a8:	48000c00 	.word	0x48000c00
 80013ac:	48000400 	.word	0x48000400
 80013b0:	48001400 	.word	0x48001400
 80013b4:	48001800 	.word	0x48001800

080013b8 <HAL_SRAM_MspInit>:

void HAL_SRAM_MspInit(SRAM_HandleTypeDef* hsram){
 80013b8:	b580      	push	{r7, lr}
 80013ba:	b082      	sub	sp, #8
 80013bc:	af00      	add	r7, sp, #0
 80013be:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN SRAM_MspInit 0 */

  /* USER CODE END SRAM_MspInit 0 */
  HAL_FMC_MspInit();
 80013c0:	f7ff ff7c 	bl	80012bc <HAL_FMC_MspInit>
  /* USER CODE BEGIN SRAM_MspInit 1 */

  /* USER CODE END SRAM_MspInit 1 */
}
 80013c4:	bf00      	nop
 80013c6:	3708      	adds	r7, #8
 80013c8:	46bd      	mov	sp, r7
 80013ca:	bd80      	pop	{r7, pc}

080013cc <HAL_SAI_MspInit>:
}

static uint32_t SAI1_client =0;

void HAL_SAI_MspInit(SAI_HandleTypeDef* hsai)
{
 80013cc:	b580      	push	{r7, lr}
 80013ce:	b0b0      	sub	sp, #192	; 0xc0
 80013d0:	af00      	add	r7, sp, #0
 80013d2:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct;
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80013d4:	f107 0310 	add.w	r3, r7, #16
 80013d8:	229c      	movs	r2, #156	; 0x9c
 80013da:	2100      	movs	r1, #0
 80013dc:	4618      	mov	r0, r3
 80013de:	f008 fa7f 	bl	80098e0 <memset>
/* SAI1 */
    if(hsai->Instance==SAI1_Block_A)
 80013e2:	687b      	ldr	r3, [r7, #4]
 80013e4:	681b      	ldr	r3, [r3, #0]
 80013e6:	4a32      	ldr	r2, [pc, #200]	; (80014b0 <HAL_SAI_MspInit+0xe4>)
 80013e8:	4293      	cmp	r3, r2
 80013ea:	d15d      	bne.n	80014a8 <HAL_SAI_MspInit+0xdc>
    {
    /* Peripheral clock enable */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_SAI1;
 80013ec:	f44f 6300 	mov.w	r3, #2048	; 0x800
 80013f0:	613b      	str	r3, [r7, #16]
    PeriphClkInit.Sai1ClockSelection = RCC_SAI1CLKSOURCE_PLLSAI1;
 80013f2:	2300      	movs	r3, #0
 80013f4:	67fb      	str	r3, [r7, #124]	; 0x7c
    PeriphClkInit.PLLSAI1.PLLSAI1Source = RCC_PLLSOURCE_MSI;
 80013f6:	2301      	movs	r3, #1
 80013f8:	617b      	str	r3, [r7, #20]
    PeriphClkInit.PLLSAI1.PLLSAI1M = 1;
 80013fa:	2301      	movs	r3, #1
 80013fc:	61bb      	str	r3, [r7, #24]
    PeriphClkInit.PLLSAI1.PLLSAI1N = 16;
 80013fe:	2310      	movs	r3, #16
 8001400:	61fb      	str	r3, [r7, #28]
    PeriphClkInit.PLLSAI1.PLLSAI1P = RCC_PLLP_DIV2;
 8001402:	2302      	movs	r3, #2
 8001404:	623b      	str	r3, [r7, #32]
    PeriphClkInit.PLLSAI1.PLLSAI1Q = RCC_PLLQ_DIV2;
 8001406:	2302      	movs	r3, #2
 8001408:	627b      	str	r3, [r7, #36]	; 0x24
    PeriphClkInit.PLLSAI1.PLLSAI1R = RCC_PLLR_DIV2;
 800140a:	2302      	movs	r3, #2
 800140c:	62bb      	str	r3, [r7, #40]	; 0x28
    PeriphClkInit.PLLSAI1.PLLSAI1ClockOut = RCC_PLLSAI1_SAI1CLK;
 800140e:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8001412:	62fb      	str	r3, [r7, #44]	; 0x2c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001414:	f107 0310 	add.w	r3, r7, #16
 8001418:	4618      	mov	r0, r3
 800141a:	f001 feb1 	bl	8003180 <HAL_RCCEx_PeriphCLKConfig>
 800141e:	4603      	mov	r3, r0
 8001420:	2b00      	cmp	r3, #0
 8001422:	d001      	beq.n	8001428 <HAL_SAI_MspInit+0x5c>
    {
      Error_Handler();
 8001424:	f7ff fd4c 	bl	8000ec0 <Error_Handler>
    }

    if (SAI1_client == 0)
 8001428:	4b22      	ldr	r3, [pc, #136]	; (80014b4 <HAL_SAI_MspInit+0xe8>)
 800142a:	681b      	ldr	r3, [r3, #0]
 800142c:	2b00      	cmp	r3, #0
 800142e:	d10b      	bne.n	8001448 <HAL_SAI_MspInit+0x7c>
    {
       __HAL_RCC_SAI1_CLK_ENABLE();
 8001430:	4b21      	ldr	r3, [pc, #132]	; (80014b8 <HAL_SAI_MspInit+0xec>)
 8001432:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001434:	4a20      	ldr	r2, [pc, #128]	; (80014b8 <HAL_SAI_MspInit+0xec>)
 8001436:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 800143a:	6613      	str	r3, [r2, #96]	; 0x60
 800143c:	4b1e      	ldr	r3, [pc, #120]	; (80014b8 <HAL_SAI_MspInit+0xec>)
 800143e:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001440:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001444:	60fb      	str	r3, [r7, #12]
 8001446:	68fb      	ldr	r3, [r7, #12]
    }
    SAI1_client ++;
 8001448:	4b1a      	ldr	r3, [pc, #104]	; (80014b4 <HAL_SAI_MspInit+0xe8>)
 800144a:	681b      	ldr	r3, [r3, #0]
 800144c:	3301      	adds	r3, #1
 800144e:	4a19      	ldr	r2, [pc, #100]	; (80014b4 <HAL_SAI_MspInit+0xe8>)
 8001450:	6013      	str	r3, [r2, #0]
    PE2     ------> SAI1_MCLK_A
    PB9     ------> SAI1_FS_A
    PE6     ------> SAI1_SD_A
    PE5     ------> SAI1_SCK_A
    */
    GPIO_InitStruct.Pin = SAI1_SDB_Pin|SAI1_FSA_Pin;
 8001452:	f44f 7308 	mov.w	r3, #544	; 0x220
 8001456:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800145a:	2302      	movs	r3, #2
 800145c:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001460:	2300      	movs	r3, #0
 8001462:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001466:	2300      	movs	r3, #0
 8001468:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
    GPIO_InitStruct.Alternate = GPIO_AF13_SAI1;
 800146c:	230d      	movs	r3, #13
 800146e:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001472:	f107 03ac 	add.w	r3, r7, #172	; 0xac
 8001476:	4619      	mov	r1, r3
 8001478:	4810      	ldr	r0, [pc, #64]	; (80014bc <HAL_SAI_MspInit+0xf0>)
 800147a:	f000 fbfd 	bl	8001c78 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = SAI1_MCKA_Pin|SAI1_SDA_Pin|SAI1_SCKA_Pin;
 800147e:	2364      	movs	r3, #100	; 0x64
 8001480:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001484:	2302      	movs	r3, #2
 8001486:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800148a:	2300      	movs	r3, #0
 800148c:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001490:	2300      	movs	r3, #0
 8001492:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
    GPIO_InitStruct.Alternate = GPIO_AF13_SAI1;
 8001496:	230d      	movs	r3, #13
 8001498:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 800149c:	f107 03ac 	add.w	r3, r7, #172	; 0xac
 80014a0:	4619      	mov	r1, r3
 80014a2:	4807      	ldr	r0, [pc, #28]	; (80014c0 <HAL_SAI_MspInit+0xf4>)
 80014a4:	f000 fbe8 	bl	8001c78 <HAL_GPIO_Init>

    }
}
 80014a8:	bf00      	nop
 80014aa:	37c0      	adds	r7, #192	; 0xc0
 80014ac:	46bd      	mov	sp, r7
 80014ae:	bd80      	pop	{r7, pc}
 80014b0:	40015404 	.word	0x40015404
 80014b4:	20000ca8 	.word	0x20000ca8
 80014b8:	40021000 	.word	0x40021000
 80014bc:	48000400 	.word	0x48000400
 80014c0:	48001000 	.word	0x48001000

080014c4 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80014c4:	b480      	push	{r7}
 80014c6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 80014c8:	e7fe      	b.n	80014c8 <NMI_Handler+0x4>

080014ca <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80014ca:	b480      	push	{r7}
 80014cc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80014ce:	e7fe      	b.n	80014ce <HardFault_Handler+0x4>

080014d0 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80014d0:	b480      	push	{r7}
 80014d2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80014d4:	e7fe      	b.n	80014d4 <MemManage_Handler+0x4>

080014d6 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80014d6:	b480      	push	{r7}
 80014d8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80014da:	e7fe      	b.n	80014da <BusFault_Handler+0x4>

080014dc <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80014dc:	b480      	push	{r7}
 80014de:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80014e0:	e7fe      	b.n	80014e0 <UsageFault_Handler+0x4>

080014e2 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80014e2:	b480      	push	{r7}
 80014e4:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80014e6:	bf00      	nop
 80014e8:	46bd      	mov	sp, r7
 80014ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014ee:	4770      	bx	lr

080014f0 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80014f0:	b480      	push	{r7}
 80014f2:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80014f4:	bf00      	nop
 80014f6:	46bd      	mov	sp, r7
 80014f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014fc:	4770      	bx	lr

080014fe <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80014fe:	b480      	push	{r7}
 8001500:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001502:	bf00      	nop
 8001504:	46bd      	mov	sp, r7
 8001506:	f85d 7b04 	ldr.w	r7, [sp], #4
 800150a:	4770      	bx	lr

0800150c <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800150c:	b580      	push	{r7, lr}
 800150e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001510:	f000 f8d2 	bl	80016b8 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001514:	bf00      	nop
 8001516:	bd80      	pop	{r7, pc}

08001518 <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 8001518:	b580      	push	{r7, lr}
 800151a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 800151c:	4802      	ldr	r0, [pc, #8]	; (8001528 <USART2_IRQHandler+0x10>)
 800151e:	f004 f885 	bl	800562c <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 8001522:	bf00      	nop
 8001524:	bd80      	pop	{r7, pc}
 8001526:	bf00      	nop
 8001528:	20000b2c 	.word	0x20000b2c

0800152c <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 800152c:	b580      	push	{r7, lr}
 800152e:	b086      	sub	sp, #24
 8001530:	af00      	add	r7, sp, #0
 8001532:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001534:	4a14      	ldr	r2, [pc, #80]	; (8001588 <_sbrk+0x5c>)
 8001536:	4b15      	ldr	r3, [pc, #84]	; (800158c <_sbrk+0x60>)
 8001538:	1ad3      	subs	r3, r2, r3
 800153a:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 800153c:	697b      	ldr	r3, [r7, #20]
 800153e:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001540:	4b13      	ldr	r3, [pc, #76]	; (8001590 <_sbrk+0x64>)
 8001542:	681b      	ldr	r3, [r3, #0]
 8001544:	2b00      	cmp	r3, #0
 8001546:	d102      	bne.n	800154e <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001548:	4b11      	ldr	r3, [pc, #68]	; (8001590 <_sbrk+0x64>)
 800154a:	4a12      	ldr	r2, [pc, #72]	; (8001594 <_sbrk+0x68>)
 800154c:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800154e:	4b10      	ldr	r3, [pc, #64]	; (8001590 <_sbrk+0x64>)
 8001550:	681a      	ldr	r2, [r3, #0]
 8001552:	687b      	ldr	r3, [r7, #4]
 8001554:	4413      	add	r3, r2
 8001556:	693a      	ldr	r2, [r7, #16]
 8001558:	429a      	cmp	r2, r3
 800155a:	d207      	bcs.n	800156c <_sbrk+0x40>
  {
    errno = ENOMEM;
 800155c:	f008 fa1e 	bl	800999c <__errno>
 8001560:	4603      	mov	r3, r0
 8001562:	220c      	movs	r2, #12
 8001564:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001566:	f04f 33ff 	mov.w	r3, #4294967295
 800156a:	e009      	b.n	8001580 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 800156c:	4b08      	ldr	r3, [pc, #32]	; (8001590 <_sbrk+0x64>)
 800156e:	681b      	ldr	r3, [r3, #0]
 8001570:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001572:	4b07      	ldr	r3, [pc, #28]	; (8001590 <_sbrk+0x64>)
 8001574:	681a      	ldr	r2, [r3, #0]
 8001576:	687b      	ldr	r3, [r7, #4]
 8001578:	4413      	add	r3, r2
 800157a:	4a05      	ldr	r2, [pc, #20]	; (8001590 <_sbrk+0x64>)
 800157c:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 800157e:	68fb      	ldr	r3, [r7, #12]
}
 8001580:	4618      	mov	r0, r3
 8001582:	3718      	adds	r7, #24
 8001584:	46bd      	mov	sp, r7
 8001586:	bd80      	pop	{r7, pc}
 8001588:	200a0000 	.word	0x200a0000
 800158c:	00000800 	.word	0x00000800
 8001590:	20000cac 	.word	0x20000cac
 8001594:	20001188 	.word	0x20001188

08001598 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @retval None
  */

void SystemInit(void)
{
 8001598:	b480      	push	{r7}
 800159a:	af00      	add	r7, sp, #0
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;
#endif

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 800159c:	4b06      	ldr	r3, [pc, #24]	; (80015b8 <SystemInit+0x20>)
 800159e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80015a2:	4a05      	ldr	r2, [pc, #20]	; (80015b8 <SystemInit+0x20>)
 80015a4:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 80015a8:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
#endif
}
 80015ac:	bf00      	nop
 80015ae:	46bd      	mov	sp, r7
 80015b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015b4:	4770      	bx	lr
 80015b6:	bf00      	nop
 80015b8:	e000ed00 	.word	0xe000ed00

080015bc <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Set stack pointer */
 80015bc:	f8df d034 	ldr.w	sp, [pc, #52]	; 80015f4 <LoopForever+0x2>

/* Call the clock system initialization function.*/
    bl  SystemInit
 80015c0:	f7ff ffea 	bl	8001598 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80015c4:	480c      	ldr	r0, [pc, #48]	; (80015f8 <LoopForever+0x6>)
  ldr r1, =_edata
 80015c6:	490d      	ldr	r1, [pc, #52]	; (80015fc <LoopForever+0xa>)
  ldr r2, =_sidata
 80015c8:	4a0d      	ldr	r2, [pc, #52]	; (8001600 <LoopForever+0xe>)
  movs r3, #0
 80015ca:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80015cc:	e002      	b.n	80015d4 <LoopCopyDataInit>

080015ce <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80015ce:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80015d0:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80015d2:	3304      	adds	r3, #4

080015d4 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80015d4:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80015d6:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80015d8:	d3f9      	bcc.n	80015ce <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80015da:	4a0a      	ldr	r2, [pc, #40]	; (8001604 <LoopForever+0x12>)
  ldr r4, =_ebss
 80015dc:	4c0a      	ldr	r4, [pc, #40]	; (8001608 <LoopForever+0x16>)
  movs r3, #0
 80015de:	2300      	movs	r3, #0
  b LoopFillZerobss
 80015e0:	e001      	b.n	80015e6 <LoopFillZerobss>

080015e2 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80015e2:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80015e4:	3204      	adds	r2, #4

080015e6 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80015e6:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80015e8:	d3fb      	bcc.n	80015e2 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 80015ea:	f008 f9dd 	bl	80099a8 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 80015ee:	f7fe ffd5 	bl	800059c <main>

080015f2 <LoopForever>:

LoopForever:
    b LoopForever
 80015f2:	e7fe      	b.n	80015f2 <LoopForever>
  ldr   sp, =_estack    /* Set stack pointer */
 80015f4:	200a0000 	.word	0x200a0000
  ldr r0, =_sdata
 80015f8:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80015fc:	20000988 	.word	0x20000988
  ldr r2, =_sidata
 8001600:	080154ac 	.word	0x080154ac
  ldr r2, =_sbss
 8001604:	200009a0 	.word	0x200009a0
  ldr r4, =_ebss
 8001608:	20001188 	.word	0x20001188

0800160c <ADC1_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 800160c:	e7fe      	b.n	800160c <ADC1_IRQHandler>

0800160e <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800160e:	b580      	push	{r7, lr}
 8001610:	b082      	sub	sp, #8
 8001612:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8001614:	2300      	movs	r3, #0
 8001616:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001618:	2003      	movs	r0, #3
 800161a:	f000 f93d 	bl	8001898 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 800161e:	2000      	movs	r0, #0
 8001620:	f000 f80e 	bl	8001640 <HAL_InitTick>
 8001624:	4603      	mov	r3, r0
 8001626:	2b00      	cmp	r3, #0
 8001628:	d002      	beq.n	8001630 <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 800162a:	2301      	movs	r3, #1
 800162c:	71fb      	strb	r3, [r7, #7]
 800162e:	e001      	b.n	8001634 <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8001630:	f7ff fc4c 	bl	8000ecc <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8001634:	79fb      	ldrb	r3, [r7, #7]
}
 8001636:	4618      	mov	r0, r3
 8001638:	3708      	adds	r7, #8
 800163a:	46bd      	mov	sp, r7
 800163c:	bd80      	pop	{r7, pc}
	...

08001640 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority  Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001640:	b580      	push	{r7, lr}
 8001642:	b084      	sub	sp, #16
 8001644:	af00      	add	r7, sp, #0
 8001646:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8001648:	2300      	movs	r3, #0
 800164a:	73fb      	strb	r3, [r7, #15]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/
  if ((uint32_t)uwTickFreq != 0U)
 800164c:	4b17      	ldr	r3, [pc, #92]	; (80016ac <HAL_InitTick+0x6c>)
 800164e:	781b      	ldrb	r3, [r3, #0]
 8001650:	2b00      	cmp	r3, #0
 8001652:	d023      	beq.n	800169c <HAL_InitTick+0x5c>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / (uint32_t)uwTickFreq)) == 0U)
 8001654:	4b16      	ldr	r3, [pc, #88]	; (80016b0 <HAL_InitTick+0x70>)
 8001656:	681a      	ldr	r2, [r3, #0]
 8001658:	4b14      	ldr	r3, [pc, #80]	; (80016ac <HAL_InitTick+0x6c>)
 800165a:	781b      	ldrb	r3, [r3, #0]
 800165c:	4619      	mov	r1, r3
 800165e:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001662:	fbb3 f3f1 	udiv	r3, r3, r1
 8001666:	fbb2 f3f3 	udiv	r3, r2, r3
 800166a:	4618      	mov	r0, r3
 800166c:	f000 f949 	bl	8001902 <HAL_SYSTICK_Config>
 8001670:	4603      	mov	r3, r0
 8001672:	2b00      	cmp	r3, #0
 8001674:	d10f      	bne.n	8001696 <HAL_InitTick+0x56>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001676:	687b      	ldr	r3, [r7, #4]
 8001678:	2b0f      	cmp	r3, #15
 800167a:	d809      	bhi.n	8001690 <HAL_InitTick+0x50>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 800167c:	2200      	movs	r2, #0
 800167e:	6879      	ldr	r1, [r7, #4]
 8001680:	f04f 30ff 	mov.w	r0, #4294967295
 8001684:	f000 f913 	bl	80018ae <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8001688:	4a0a      	ldr	r2, [pc, #40]	; (80016b4 <HAL_InitTick+0x74>)
 800168a:	687b      	ldr	r3, [r7, #4]
 800168c:	6013      	str	r3, [r2, #0]
 800168e:	e007      	b.n	80016a0 <HAL_InitTick+0x60>
      }
      else
      {
        status = HAL_ERROR;
 8001690:	2301      	movs	r3, #1
 8001692:	73fb      	strb	r3, [r7, #15]
 8001694:	e004      	b.n	80016a0 <HAL_InitTick+0x60>
      }
    }
    else
    {
      status = HAL_ERROR;
 8001696:	2301      	movs	r3, #1
 8001698:	73fb      	strb	r3, [r7, #15]
 800169a:	e001      	b.n	80016a0 <HAL_InitTick+0x60>
    }
  }
  else
  {
    status = HAL_ERROR;
 800169c:	2301      	movs	r3, #1
 800169e:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 80016a0:	7bfb      	ldrb	r3, [r7, #15]
}
 80016a2:	4618      	mov	r0, r3
 80016a4:	3710      	adds	r7, #16
 80016a6:	46bd      	mov	sp, r7
 80016a8:	bd80      	pop	{r7, pc}
 80016aa:	bf00      	nop
 80016ac:	20000008 	.word	0x20000008
 80016b0:	20000000 	.word	0x20000000
 80016b4:	20000004 	.word	0x20000004

080016b8 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80016b8:	b480      	push	{r7}
 80016ba:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 80016bc:	4b06      	ldr	r3, [pc, #24]	; (80016d8 <HAL_IncTick+0x20>)
 80016be:	781b      	ldrb	r3, [r3, #0]
 80016c0:	461a      	mov	r2, r3
 80016c2:	4b06      	ldr	r3, [pc, #24]	; (80016dc <HAL_IncTick+0x24>)
 80016c4:	681b      	ldr	r3, [r3, #0]
 80016c6:	4413      	add	r3, r2
 80016c8:	4a04      	ldr	r2, [pc, #16]	; (80016dc <HAL_IncTick+0x24>)
 80016ca:	6013      	str	r3, [r2, #0]
}
 80016cc:	bf00      	nop
 80016ce:	46bd      	mov	sp, r7
 80016d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016d4:	4770      	bx	lr
 80016d6:	bf00      	nop
 80016d8:	20000008 	.word	0x20000008
 80016dc:	20000cb0 	.word	0x20000cb0

080016e0 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80016e0:	b480      	push	{r7}
 80016e2:	af00      	add	r7, sp, #0
  return uwTick;
 80016e4:	4b03      	ldr	r3, [pc, #12]	; (80016f4 <HAL_GetTick+0x14>)
 80016e6:	681b      	ldr	r3, [r3, #0]
}
 80016e8:	4618      	mov	r0, r3
 80016ea:	46bd      	mov	sp, r7
 80016ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016f0:	4770      	bx	lr
 80016f2:	bf00      	nop
 80016f4:	20000cb0 	.word	0x20000cb0

080016f8 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80016f8:	b480      	push	{r7}
 80016fa:	b085      	sub	sp, #20
 80016fc:	af00      	add	r7, sp, #0
 80016fe:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001700:	687b      	ldr	r3, [r7, #4]
 8001702:	f003 0307 	and.w	r3, r3, #7
 8001706:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001708:	4b0c      	ldr	r3, [pc, #48]	; (800173c <__NVIC_SetPriorityGrouping+0x44>)
 800170a:	68db      	ldr	r3, [r3, #12]
 800170c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800170e:	68ba      	ldr	r2, [r7, #8]
 8001710:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8001714:	4013      	ands	r3, r2
 8001716:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001718:	68fb      	ldr	r3, [r7, #12]
 800171a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 800171c:	68bb      	ldr	r3, [r7, #8]
 800171e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001720:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8001724:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001728:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800172a:	4a04      	ldr	r2, [pc, #16]	; (800173c <__NVIC_SetPriorityGrouping+0x44>)
 800172c:	68bb      	ldr	r3, [r7, #8]
 800172e:	60d3      	str	r3, [r2, #12]
}
 8001730:	bf00      	nop
 8001732:	3714      	adds	r7, #20
 8001734:	46bd      	mov	sp, r7
 8001736:	f85d 7b04 	ldr.w	r7, [sp], #4
 800173a:	4770      	bx	lr
 800173c:	e000ed00 	.word	0xe000ed00

08001740 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001740:	b480      	push	{r7}
 8001742:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001744:	4b04      	ldr	r3, [pc, #16]	; (8001758 <__NVIC_GetPriorityGrouping+0x18>)
 8001746:	68db      	ldr	r3, [r3, #12]
 8001748:	0a1b      	lsrs	r3, r3, #8
 800174a:	f003 0307 	and.w	r3, r3, #7
}
 800174e:	4618      	mov	r0, r3
 8001750:	46bd      	mov	sp, r7
 8001752:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001756:	4770      	bx	lr
 8001758:	e000ed00 	.word	0xe000ed00

0800175c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800175c:	b480      	push	{r7}
 800175e:	b083      	sub	sp, #12
 8001760:	af00      	add	r7, sp, #0
 8001762:	4603      	mov	r3, r0
 8001764:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001766:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800176a:	2b00      	cmp	r3, #0
 800176c:	db0b      	blt.n	8001786 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800176e:	79fb      	ldrb	r3, [r7, #7]
 8001770:	f003 021f 	and.w	r2, r3, #31
 8001774:	4907      	ldr	r1, [pc, #28]	; (8001794 <__NVIC_EnableIRQ+0x38>)
 8001776:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800177a:	095b      	lsrs	r3, r3, #5
 800177c:	2001      	movs	r0, #1
 800177e:	fa00 f202 	lsl.w	r2, r0, r2
 8001782:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8001786:	bf00      	nop
 8001788:	370c      	adds	r7, #12
 800178a:	46bd      	mov	sp, r7
 800178c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001790:	4770      	bx	lr
 8001792:	bf00      	nop
 8001794:	e000e100 	.word	0xe000e100

08001798 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001798:	b480      	push	{r7}
 800179a:	b083      	sub	sp, #12
 800179c:	af00      	add	r7, sp, #0
 800179e:	4603      	mov	r3, r0
 80017a0:	6039      	str	r1, [r7, #0]
 80017a2:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80017a4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80017a8:	2b00      	cmp	r3, #0
 80017aa:	db0a      	blt.n	80017c2 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80017ac:	683b      	ldr	r3, [r7, #0]
 80017ae:	b2da      	uxtb	r2, r3
 80017b0:	490c      	ldr	r1, [pc, #48]	; (80017e4 <__NVIC_SetPriority+0x4c>)
 80017b2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80017b6:	0112      	lsls	r2, r2, #4
 80017b8:	b2d2      	uxtb	r2, r2
 80017ba:	440b      	add	r3, r1
 80017bc:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80017c0:	e00a      	b.n	80017d8 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80017c2:	683b      	ldr	r3, [r7, #0]
 80017c4:	b2da      	uxtb	r2, r3
 80017c6:	4908      	ldr	r1, [pc, #32]	; (80017e8 <__NVIC_SetPriority+0x50>)
 80017c8:	79fb      	ldrb	r3, [r7, #7]
 80017ca:	f003 030f 	and.w	r3, r3, #15
 80017ce:	3b04      	subs	r3, #4
 80017d0:	0112      	lsls	r2, r2, #4
 80017d2:	b2d2      	uxtb	r2, r2
 80017d4:	440b      	add	r3, r1
 80017d6:	761a      	strb	r2, [r3, #24]
}
 80017d8:	bf00      	nop
 80017da:	370c      	adds	r7, #12
 80017dc:	46bd      	mov	sp, r7
 80017de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017e2:	4770      	bx	lr
 80017e4:	e000e100 	.word	0xe000e100
 80017e8:	e000ed00 	.word	0xe000ed00

080017ec <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80017ec:	b480      	push	{r7}
 80017ee:	b089      	sub	sp, #36	; 0x24
 80017f0:	af00      	add	r7, sp, #0
 80017f2:	60f8      	str	r0, [r7, #12]
 80017f4:	60b9      	str	r1, [r7, #8]
 80017f6:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80017f8:	68fb      	ldr	r3, [r7, #12]
 80017fa:	f003 0307 	and.w	r3, r3, #7
 80017fe:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001800:	69fb      	ldr	r3, [r7, #28]
 8001802:	f1c3 0307 	rsb	r3, r3, #7
 8001806:	2b04      	cmp	r3, #4
 8001808:	bf28      	it	cs
 800180a:	2304      	movcs	r3, #4
 800180c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800180e:	69fb      	ldr	r3, [r7, #28]
 8001810:	3304      	adds	r3, #4
 8001812:	2b06      	cmp	r3, #6
 8001814:	d902      	bls.n	800181c <NVIC_EncodePriority+0x30>
 8001816:	69fb      	ldr	r3, [r7, #28]
 8001818:	3b03      	subs	r3, #3
 800181a:	e000      	b.n	800181e <NVIC_EncodePriority+0x32>
 800181c:	2300      	movs	r3, #0
 800181e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001820:	f04f 32ff 	mov.w	r2, #4294967295
 8001824:	69bb      	ldr	r3, [r7, #24]
 8001826:	fa02 f303 	lsl.w	r3, r2, r3
 800182a:	43da      	mvns	r2, r3
 800182c:	68bb      	ldr	r3, [r7, #8]
 800182e:	401a      	ands	r2, r3
 8001830:	697b      	ldr	r3, [r7, #20]
 8001832:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001834:	f04f 31ff 	mov.w	r1, #4294967295
 8001838:	697b      	ldr	r3, [r7, #20]
 800183a:	fa01 f303 	lsl.w	r3, r1, r3
 800183e:	43d9      	mvns	r1, r3
 8001840:	687b      	ldr	r3, [r7, #4]
 8001842:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001844:	4313      	orrs	r3, r2
         );
}
 8001846:	4618      	mov	r0, r3
 8001848:	3724      	adds	r7, #36	; 0x24
 800184a:	46bd      	mov	sp, r7
 800184c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001850:	4770      	bx	lr
	...

08001854 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001854:	b580      	push	{r7, lr}
 8001856:	b082      	sub	sp, #8
 8001858:	af00      	add	r7, sp, #0
 800185a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 800185c:	687b      	ldr	r3, [r7, #4]
 800185e:	3b01      	subs	r3, #1
 8001860:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8001864:	d301      	bcc.n	800186a <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001866:	2301      	movs	r3, #1
 8001868:	e00f      	b.n	800188a <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800186a:	4a0a      	ldr	r2, [pc, #40]	; (8001894 <SysTick_Config+0x40>)
 800186c:	687b      	ldr	r3, [r7, #4]
 800186e:	3b01      	subs	r3, #1
 8001870:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001872:	210f      	movs	r1, #15
 8001874:	f04f 30ff 	mov.w	r0, #4294967295
 8001878:	f7ff ff8e 	bl	8001798 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 800187c:	4b05      	ldr	r3, [pc, #20]	; (8001894 <SysTick_Config+0x40>)
 800187e:	2200      	movs	r2, #0
 8001880:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001882:	4b04      	ldr	r3, [pc, #16]	; (8001894 <SysTick_Config+0x40>)
 8001884:	2207      	movs	r2, #7
 8001886:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001888:	2300      	movs	r3, #0
}
 800188a:	4618      	mov	r0, r3
 800188c:	3708      	adds	r7, #8
 800188e:	46bd      	mov	sp, r7
 8001890:	bd80      	pop	{r7, pc}
 8001892:	bf00      	nop
 8001894:	e000e010 	.word	0xe000e010

08001898 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001898:	b580      	push	{r7, lr}
 800189a:	b082      	sub	sp, #8
 800189c:	af00      	add	r7, sp, #0
 800189e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80018a0:	6878      	ldr	r0, [r7, #4]
 80018a2:	f7ff ff29 	bl	80016f8 <__NVIC_SetPriorityGrouping>
}
 80018a6:	bf00      	nop
 80018a8:	3708      	adds	r7, #8
 80018aa:	46bd      	mov	sp, r7
 80018ac:	bd80      	pop	{r7, pc}

080018ae <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80018ae:	b580      	push	{r7, lr}
 80018b0:	b086      	sub	sp, #24
 80018b2:	af00      	add	r7, sp, #0
 80018b4:	4603      	mov	r3, r0
 80018b6:	60b9      	str	r1, [r7, #8]
 80018b8:	607a      	str	r2, [r7, #4]
 80018ba:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 80018bc:	2300      	movs	r3, #0
 80018be:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 80018c0:	f7ff ff3e 	bl	8001740 <__NVIC_GetPriorityGrouping>
 80018c4:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80018c6:	687a      	ldr	r2, [r7, #4]
 80018c8:	68b9      	ldr	r1, [r7, #8]
 80018ca:	6978      	ldr	r0, [r7, #20]
 80018cc:	f7ff ff8e 	bl	80017ec <NVIC_EncodePriority>
 80018d0:	4602      	mov	r2, r0
 80018d2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80018d6:	4611      	mov	r1, r2
 80018d8:	4618      	mov	r0, r3
 80018da:	f7ff ff5d 	bl	8001798 <__NVIC_SetPriority>
}
 80018de:	bf00      	nop
 80018e0:	3718      	adds	r7, #24
 80018e2:	46bd      	mov	sp, r7
 80018e4:	bd80      	pop	{r7, pc}

080018e6 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32l4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80018e6:	b580      	push	{r7, lr}
 80018e8:	b082      	sub	sp, #8
 80018ea:	af00      	add	r7, sp, #0
 80018ec:	4603      	mov	r3, r0
 80018ee:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80018f0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80018f4:	4618      	mov	r0, r3
 80018f6:	f7ff ff31 	bl	800175c <__NVIC_EnableIRQ>
}
 80018fa:	bf00      	nop
 80018fc:	3708      	adds	r7, #8
 80018fe:	46bd      	mov	sp, r7
 8001900:	bd80      	pop	{r7, pc}

08001902 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001902:	b580      	push	{r7, lr}
 8001904:	b082      	sub	sp, #8
 8001906:	af00      	add	r7, sp, #0
 8001908:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800190a:	6878      	ldr	r0, [r7, #4]
 800190c:	f7ff ffa2 	bl	8001854 <SysTick_Config>
 8001910:	4603      	mov	r3, r0
}
 8001912:	4618      	mov	r0, r3
 8001914:	3708      	adds	r7, #8
 8001916:	46bd      	mov	sp, r7
 8001918:	bd80      	pop	{r7, pc}
	...

0800191c <HAL_CRC_Init>:
  *         parameters in the CRC_InitTypeDef and create the associated handle.
  * @param  hcrc CRC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CRC_Init(CRC_HandleTypeDef *hcrc)
{
 800191c:	b580      	push	{r7, lr}
 800191e:	b082      	sub	sp, #8
 8001920:	af00      	add	r7, sp, #0
 8001922:	6078      	str	r0, [r7, #4]
  /* Check the CRC handle allocation */
  if (hcrc == NULL)
 8001924:	687b      	ldr	r3, [r7, #4]
 8001926:	2b00      	cmp	r3, #0
 8001928:	d101      	bne.n	800192e <HAL_CRC_Init+0x12>
  {
    return HAL_ERROR;
 800192a:	2301      	movs	r3, #1
 800192c:	e054      	b.n	80019d8 <HAL_CRC_Init+0xbc>
  }

  /* Check the parameters */
  assert_param(IS_CRC_ALL_INSTANCE(hcrc->Instance));

  if (hcrc->State == HAL_CRC_STATE_RESET)
 800192e:	687b      	ldr	r3, [r7, #4]
 8001930:	7f5b      	ldrb	r3, [r3, #29]
 8001932:	b2db      	uxtb	r3, r3
 8001934:	2b00      	cmp	r3, #0
 8001936:	d105      	bne.n	8001944 <HAL_CRC_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    hcrc->Lock = HAL_UNLOCKED;
 8001938:	687b      	ldr	r3, [r7, #4]
 800193a:	2200      	movs	r2, #0
 800193c:	771a      	strb	r2, [r3, #28]
    /* Init the low level hardware */
    HAL_CRC_MspInit(hcrc);
 800193e:	6878      	ldr	r0, [r7, #4]
 8001940:	f7ff fae8 	bl	8000f14 <HAL_CRC_MspInit>
  }

  hcrc->State = HAL_CRC_STATE_BUSY;
 8001944:	687b      	ldr	r3, [r7, #4]
 8001946:	2202      	movs	r2, #2
 8001948:	775a      	strb	r2, [r3, #29]

  /* check whether or not non-default generating polynomial has been
   * picked up by user */
  assert_param(IS_DEFAULT_POLYNOMIAL(hcrc->Init.DefaultPolynomialUse));
  if (hcrc->Init.DefaultPolynomialUse == DEFAULT_POLYNOMIAL_ENABLE)
 800194a:	687b      	ldr	r3, [r7, #4]
 800194c:	791b      	ldrb	r3, [r3, #4]
 800194e:	2b00      	cmp	r3, #0
 8001950:	d10c      	bne.n	800196c <HAL_CRC_Init+0x50>
  {
    /* initialize peripheral with default generating polynomial */
    WRITE_REG(hcrc->Instance->POL, DEFAULT_CRC32_POLY);
 8001952:	687b      	ldr	r3, [r7, #4]
 8001954:	681b      	ldr	r3, [r3, #0]
 8001956:	4a22      	ldr	r2, [pc, #136]	; (80019e0 <HAL_CRC_Init+0xc4>)
 8001958:	615a      	str	r2, [r3, #20]
    MODIFY_REG(hcrc->Instance->CR, CRC_CR_POLYSIZE, CRC_POLYLENGTH_32B);
 800195a:	687b      	ldr	r3, [r7, #4]
 800195c:	681b      	ldr	r3, [r3, #0]
 800195e:	689a      	ldr	r2, [r3, #8]
 8001960:	687b      	ldr	r3, [r7, #4]
 8001962:	681b      	ldr	r3, [r3, #0]
 8001964:	f022 0218 	bic.w	r2, r2, #24
 8001968:	609a      	str	r2, [r3, #8]
 800196a:	e00c      	b.n	8001986 <HAL_CRC_Init+0x6a>
  }
  else
  {
    /* initialize CRC peripheral with generating polynomial defined by user */
    if (HAL_CRCEx_Polynomial_Set(hcrc, hcrc->Init.GeneratingPolynomial, hcrc->Init.CRCLength) != HAL_OK)
 800196c:	687b      	ldr	r3, [r7, #4]
 800196e:	6899      	ldr	r1, [r3, #8]
 8001970:	687b      	ldr	r3, [r7, #4]
 8001972:	68db      	ldr	r3, [r3, #12]
 8001974:	461a      	mov	r2, r3
 8001976:	6878      	ldr	r0, [r7, #4]
 8001978:	f000 f834 	bl	80019e4 <HAL_CRCEx_Polynomial_Set>
 800197c:	4603      	mov	r3, r0
 800197e:	2b00      	cmp	r3, #0
 8001980:	d001      	beq.n	8001986 <HAL_CRC_Init+0x6a>
    {
      return HAL_ERROR;
 8001982:	2301      	movs	r3, #1
 8001984:	e028      	b.n	80019d8 <HAL_CRC_Init+0xbc>
  }

  /* check whether or not non-default CRC initial value has been
   * picked up by user */
  assert_param(IS_DEFAULT_INIT_VALUE(hcrc->Init.DefaultInitValueUse));
  if (hcrc->Init.DefaultInitValueUse == DEFAULT_INIT_VALUE_ENABLE)
 8001986:	687b      	ldr	r3, [r7, #4]
 8001988:	795b      	ldrb	r3, [r3, #5]
 800198a:	2b00      	cmp	r3, #0
 800198c:	d105      	bne.n	800199a <HAL_CRC_Init+0x7e>
  {
    WRITE_REG(hcrc->Instance->INIT, DEFAULT_CRC_INITVALUE);
 800198e:	687b      	ldr	r3, [r7, #4]
 8001990:	681b      	ldr	r3, [r3, #0]
 8001992:	f04f 32ff 	mov.w	r2, #4294967295
 8001996:	611a      	str	r2, [r3, #16]
 8001998:	e004      	b.n	80019a4 <HAL_CRC_Init+0x88>
  }
  else
  {
    WRITE_REG(hcrc->Instance->INIT, hcrc->Init.InitValue);
 800199a:	687b      	ldr	r3, [r7, #4]
 800199c:	681b      	ldr	r3, [r3, #0]
 800199e:	687a      	ldr	r2, [r7, #4]
 80019a0:	6912      	ldr	r2, [r2, #16]
 80019a2:	611a      	str	r2, [r3, #16]
  }


  /* set input data inversion mode */
  assert_param(IS_CRC_INPUTDATA_INVERSION_MODE(hcrc->Init.InputDataInversionMode));
  MODIFY_REG(hcrc->Instance->CR, CRC_CR_REV_IN, hcrc->Init.InputDataInversionMode);
 80019a4:	687b      	ldr	r3, [r7, #4]
 80019a6:	681b      	ldr	r3, [r3, #0]
 80019a8:	689b      	ldr	r3, [r3, #8]
 80019aa:	f023 0160 	bic.w	r1, r3, #96	; 0x60
 80019ae:	687b      	ldr	r3, [r7, #4]
 80019b0:	695a      	ldr	r2, [r3, #20]
 80019b2:	687b      	ldr	r3, [r7, #4]
 80019b4:	681b      	ldr	r3, [r3, #0]
 80019b6:	430a      	orrs	r2, r1
 80019b8:	609a      	str	r2, [r3, #8]

  /* set output data inversion mode */
  assert_param(IS_CRC_OUTPUTDATA_INVERSION_MODE(hcrc->Init.OutputDataInversionMode));
  MODIFY_REG(hcrc->Instance->CR, CRC_CR_REV_OUT, hcrc->Init.OutputDataInversionMode);
 80019ba:	687b      	ldr	r3, [r7, #4]
 80019bc:	681b      	ldr	r3, [r3, #0]
 80019be:	689b      	ldr	r3, [r3, #8]
 80019c0:	f023 0180 	bic.w	r1, r3, #128	; 0x80
 80019c4:	687b      	ldr	r3, [r7, #4]
 80019c6:	699a      	ldr	r2, [r3, #24]
 80019c8:	687b      	ldr	r3, [r7, #4]
 80019ca:	681b      	ldr	r3, [r3, #0]
 80019cc:	430a      	orrs	r2, r1
 80019ce:	609a      	str	r2, [r3, #8]
  /* makes sure the input data format (bytes, halfwords or words stream)
   * is properly specified by user */
  assert_param(IS_CRC_INPUTDATA_FORMAT(hcrc->InputDataFormat));

  /* Change CRC peripheral state */
  hcrc->State = HAL_CRC_STATE_READY;
 80019d0:	687b      	ldr	r3, [r7, #4]
 80019d2:	2201      	movs	r2, #1
 80019d4:	775a      	strb	r2, [r3, #29]

  /* Return function status */
  return HAL_OK;
 80019d6:	2300      	movs	r3, #0
}
 80019d8:	4618      	mov	r0, r3
 80019da:	3708      	adds	r7, #8
 80019dc:	46bd      	mov	sp, r7
 80019de:	bd80      	pop	{r7, pc}
 80019e0:	04c11db7 	.word	0x04c11db7

080019e4 <HAL_CRCEx_Polynomial_Set>:
  *          @arg @ref CRC_POLYLENGTH_16B 16-bit long CRC (generating polynomial of degree 16)
  *          @arg @ref CRC_POLYLENGTH_32B 32-bit long CRC (generating polynomial of degree 32)
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CRCEx_Polynomial_Set(CRC_HandleTypeDef *hcrc, uint32_t Pol, uint32_t PolyLength)
{
 80019e4:	b480      	push	{r7}
 80019e6:	b087      	sub	sp, #28
 80019e8:	af00      	add	r7, sp, #0
 80019ea:	60f8      	str	r0, [r7, #12]
 80019ec:	60b9      	str	r1, [r7, #8]
 80019ee:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80019f0:	2300      	movs	r3, #0
 80019f2:	75fb      	strb	r3, [r7, #23]
  uint32_t msb = 31U; /* polynomial degree is 32 at most, so msb is initialized to max value */
 80019f4:	231f      	movs	r3, #31
 80019f6:	613b      	str	r3, [r7, #16]

  /* Check the parameters */
  assert_param(IS_CRC_POL_LENGTH(PolyLength));

  /* Ensure that the generating polynomial is odd */
  if ((Pol & (uint32_t)(0x1U)) ==  0U)
 80019f8:	68bb      	ldr	r3, [r7, #8]
 80019fa:	f003 0301 	and.w	r3, r3, #1
 80019fe:	2b00      	cmp	r3, #0
 8001a00:	d102      	bne.n	8001a08 <HAL_CRCEx_Polynomial_Set+0x24>
  {
    status =  HAL_ERROR;
 8001a02:	2301      	movs	r3, #1
 8001a04:	75fb      	strb	r3, [r7, #23]
 8001a06:	e063      	b.n	8001ad0 <HAL_CRCEx_Polynomial_Set+0xec>
     * definition. HAL_ERROR is reported if Pol degree is
     * larger than that indicated by PolyLength.
     * Look for MSB position: msb will contain the degree of
     *  the second to the largest polynomial member. E.g., for
     *  X^7 + X^6 + X^5 + X^2 + 1, msb = 6. */
    while ((msb-- > 0U) && ((Pol & ((uint32_t)(0x1U) << (msb & 0x1FU))) == 0U))
 8001a08:	bf00      	nop
 8001a0a:	693b      	ldr	r3, [r7, #16]
 8001a0c:	1e5a      	subs	r2, r3, #1
 8001a0e:	613a      	str	r2, [r7, #16]
 8001a10:	2b00      	cmp	r3, #0
 8001a12:	d009      	beq.n	8001a28 <HAL_CRCEx_Polynomial_Set+0x44>
 8001a14:	693b      	ldr	r3, [r7, #16]
 8001a16:	f003 031f 	and.w	r3, r3, #31
 8001a1a:	68ba      	ldr	r2, [r7, #8]
 8001a1c:	fa22 f303 	lsr.w	r3, r2, r3
 8001a20:	f003 0301 	and.w	r3, r3, #1
 8001a24:	2b00      	cmp	r3, #0
 8001a26:	d0f0      	beq.n	8001a0a <HAL_CRCEx_Polynomial_Set+0x26>
    {
    }

    switch (PolyLength)
 8001a28:	687b      	ldr	r3, [r7, #4]
 8001a2a:	2b18      	cmp	r3, #24
 8001a2c:	d846      	bhi.n	8001abc <HAL_CRCEx_Polynomial_Set+0xd8>
 8001a2e:	a201      	add	r2, pc, #4	; (adr r2, 8001a34 <HAL_CRCEx_Polynomial_Set+0x50>)
 8001a30:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001a34:	08001ac3 	.word	0x08001ac3
 8001a38:	08001abd 	.word	0x08001abd
 8001a3c:	08001abd 	.word	0x08001abd
 8001a40:	08001abd 	.word	0x08001abd
 8001a44:	08001abd 	.word	0x08001abd
 8001a48:	08001abd 	.word	0x08001abd
 8001a4c:	08001abd 	.word	0x08001abd
 8001a50:	08001abd 	.word	0x08001abd
 8001a54:	08001ab1 	.word	0x08001ab1
 8001a58:	08001abd 	.word	0x08001abd
 8001a5c:	08001abd 	.word	0x08001abd
 8001a60:	08001abd 	.word	0x08001abd
 8001a64:	08001abd 	.word	0x08001abd
 8001a68:	08001abd 	.word	0x08001abd
 8001a6c:	08001abd 	.word	0x08001abd
 8001a70:	08001abd 	.word	0x08001abd
 8001a74:	08001aa5 	.word	0x08001aa5
 8001a78:	08001abd 	.word	0x08001abd
 8001a7c:	08001abd 	.word	0x08001abd
 8001a80:	08001abd 	.word	0x08001abd
 8001a84:	08001abd 	.word	0x08001abd
 8001a88:	08001abd 	.word	0x08001abd
 8001a8c:	08001abd 	.word	0x08001abd
 8001a90:	08001abd 	.word	0x08001abd
 8001a94:	08001a99 	.word	0x08001a99
    {

      case CRC_POLYLENGTH_7B:
        if (msb >= HAL_CRC_LENGTH_7B)
 8001a98:	693b      	ldr	r3, [r7, #16]
 8001a9a:	2b06      	cmp	r3, #6
 8001a9c:	d913      	bls.n	8001ac6 <HAL_CRCEx_Polynomial_Set+0xe2>
        {
          status =   HAL_ERROR;
 8001a9e:	2301      	movs	r3, #1
 8001aa0:	75fb      	strb	r3, [r7, #23]
        }
        break;
 8001aa2:	e010      	b.n	8001ac6 <HAL_CRCEx_Polynomial_Set+0xe2>
      case CRC_POLYLENGTH_8B:
        if (msb >= HAL_CRC_LENGTH_8B)
 8001aa4:	693b      	ldr	r3, [r7, #16]
 8001aa6:	2b07      	cmp	r3, #7
 8001aa8:	d90f      	bls.n	8001aca <HAL_CRCEx_Polynomial_Set+0xe6>
        {
          status =   HAL_ERROR;
 8001aaa:	2301      	movs	r3, #1
 8001aac:	75fb      	strb	r3, [r7, #23]
        }
        break;
 8001aae:	e00c      	b.n	8001aca <HAL_CRCEx_Polynomial_Set+0xe6>
      case CRC_POLYLENGTH_16B:
        if (msb >= HAL_CRC_LENGTH_16B)
 8001ab0:	693b      	ldr	r3, [r7, #16]
 8001ab2:	2b0f      	cmp	r3, #15
 8001ab4:	d90b      	bls.n	8001ace <HAL_CRCEx_Polynomial_Set+0xea>
        {
          status =   HAL_ERROR;
 8001ab6:	2301      	movs	r3, #1
 8001ab8:	75fb      	strb	r3, [r7, #23]
        }
        break;
 8001aba:	e008      	b.n	8001ace <HAL_CRCEx_Polynomial_Set+0xea>

      case CRC_POLYLENGTH_32B:
        /* no polynomial definition vs. polynomial length issue possible */
        break;
      default:
        status =  HAL_ERROR;
 8001abc:	2301      	movs	r3, #1
 8001abe:	75fb      	strb	r3, [r7, #23]
        break;
 8001ac0:	e006      	b.n	8001ad0 <HAL_CRCEx_Polynomial_Set+0xec>
        break;
 8001ac2:	bf00      	nop
 8001ac4:	e004      	b.n	8001ad0 <HAL_CRCEx_Polynomial_Set+0xec>
        break;
 8001ac6:	bf00      	nop
 8001ac8:	e002      	b.n	8001ad0 <HAL_CRCEx_Polynomial_Set+0xec>
        break;
 8001aca:	bf00      	nop
 8001acc:	e000      	b.n	8001ad0 <HAL_CRCEx_Polynomial_Set+0xec>
        break;
 8001ace:	bf00      	nop
    }
  }
  if (status == HAL_OK)
 8001ad0:	7dfb      	ldrb	r3, [r7, #23]
 8001ad2:	2b00      	cmp	r3, #0
 8001ad4:	d10d      	bne.n	8001af2 <HAL_CRCEx_Polynomial_Set+0x10e>
  {
    /* set generating polynomial */
    WRITE_REG(hcrc->Instance->POL, Pol);
 8001ad6:	68fb      	ldr	r3, [r7, #12]
 8001ad8:	681b      	ldr	r3, [r3, #0]
 8001ada:	68ba      	ldr	r2, [r7, #8]
 8001adc:	615a      	str	r2, [r3, #20]

    /* set generating polynomial size */
    MODIFY_REG(hcrc->Instance->CR, CRC_CR_POLYSIZE, PolyLength);
 8001ade:	68fb      	ldr	r3, [r7, #12]
 8001ae0:	681b      	ldr	r3, [r3, #0]
 8001ae2:	689b      	ldr	r3, [r3, #8]
 8001ae4:	f023 0118 	bic.w	r1, r3, #24
 8001ae8:	68fb      	ldr	r3, [r7, #12]
 8001aea:	681b      	ldr	r3, [r3, #0]
 8001aec:	687a      	ldr	r2, [r7, #4]
 8001aee:	430a      	orrs	r2, r1
 8001af0:	609a      	str	r2, [r3, #8]
  }
  /* Return function status */
  return status;
 8001af2:	7dfb      	ldrb	r3, [r7, #23]
}
 8001af4:	4618      	mov	r0, r3
 8001af6:	371c      	adds	r7, #28
 8001af8:	46bd      	mov	sp, r7
 8001afa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001afe:	4770      	bx	lr

08001b00 <HAL_DMA_Abort>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
    * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8001b00:	b480      	push	{r7}
 8001b02:	b085      	sub	sp, #20
 8001b04:	af00      	add	r7, sp, #0
 8001b06:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8001b08:	2300      	movs	r3, #0
 8001b0a:	73fb      	strb	r3, [r7, #15]

  /* Check the DMA peripheral state */
  if (hdma->State != HAL_DMA_STATE_BUSY)
 8001b0c:	687b      	ldr	r3, [r7, #4]
 8001b0e:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 8001b12:	b2db      	uxtb	r3, r3
 8001b14:	2b02      	cmp	r3, #2
 8001b16:	d008      	beq.n	8001b2a <HAL_DMA_Abort+0x2a>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8001b18:	687b      	ldr	r3, [r7, #4]
 8001b1a:	2204      	movs	r2, #4
 8001b1c:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001b1e:	687b      	ldr	r3, [r7, #4]
 8001b20:	2200      	movs	r2, #0
 8001b22:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 8001b26:	2301      	movs	r3, #1
 8001b28:	e040      	b.n	8001bac <HAL_DMA_Abort+0xac>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8001b2a:	687b      	ldr	r3, [r7, #4]
 8001b2c:	681b      	ldr	r3, [r3, #0]
 8001b2e:	681a      	ldr	r2, [r3, #0]
 8001b30:	687b      	ldr	r3, [r7, #4]
 8001b32:	681b      	ldr	r3, [r3, #0]
 8001b34:	f022 020e 	bic.w	r2, r2, #14
 8001b38:	601a      	str	r2, [r3, #0]

#if defined(DMAMUX1)
    /* disable the DMAMUX sync overrun IT*/
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 8001b3a:	687b      	ldr	r3, [r7, #4]
 8001b3c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8001b3e:	681a      	ldr	r2, [r3, #0]
 8001b40:	687b      	ldr	r3, [r7, #4]
 8001b42:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8001b44:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8001b48:	601a      	str	r2, [r3, #0]
#endif /* DMAMUX1 */

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8001b4a:	687b      	ldr	r3, [r7, #4]
 8001b4c:	681b      	ldr	r3, [r3, #0]
 8001b4e:	681a      	ldr	r2, [r3, #0]
 8001b50:	687b      	ldr	r3, [r7, #4]
 8001b52:	681b      	ldr	r3, [r3, #0]
 8001b54:	f022 0201 	bic.w	r2, r2, #1
 8001b58:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8001b5a:	687b      	ldr	r3, [r7, #4]
 8001b5c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001b5e:	f003 021c 	and.w	r2, r3, #28
 8001b62:	687b      	ldr	r3, [r7, #4]
 8001b64:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001b66:	2101      	movs	r1, #1
 8001b68:	fa01 f202 	lsl.w	r2, r1, r2
 8001b6c:	605a      	str	r2, [r3, #4]

#if defined(DMAMUX1)
    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8001b6e:	687b      	ldr	r3, [r7, #4]
 8001b70:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001b72:	687a      	ldr	r2, [r7, #4]
 8001b74:	6d12      	ldr	r2, [r2, #80]	; 0x50
 8001b76:	605a      	str	r2, [r3, #4]

    if (hdma->DMAmuxRequestGen != 0U)
 8001b78:	687b      	ldr	r3, [r7, #4]
 8001b7a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001b7c:	2b00      	cmp	r3, #0
 8001b7e:	d00c      	beq.n	8001b9a <HAL_DMA_Abort+0x9a>
    {
      /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
      /* disable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 8001b80:	687b      	ldr	r3, [r7, #4]
 8001b82:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001b84:	681a      	ldr	r2, [r3, #0]
 8001b86:	687b      	ldr	r3, [r7, #4]
 8001b88:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001b8a:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8001b8e:	601a      	str	r2, [r3, #0]

      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8001b90:	687b      	ldr	r3, [r7, #4]
 8001b92:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001b94:	687a      	ldr	r2, [r7, #4]
 8001b96:	6dd2      	ldr	r2, [r2, #92]	; 0x5c
 8001b98:	605a      	str	r2, [r3, #4]
    }

#endif /* DMAMUX1 */

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8001b9a:	687b      	ldr	r3, [r7, #4]
 8001b9c:	2201      	movs	r2, #1
 8001b9e:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001ba2:	687b      	ldr	r3, [r7, #4]
 8001ba4:	2200      	movs	r2, #0
 8001ba6:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    return status;
 8001baa:	7bfb      	ldrb	r3, [r7, #15]
  }
}
 8001bac:	4618      	mov	r0, r3
 8001bae:	3714      	adds	r7, #20
 8001bb0:	46bd      	mov	sp, r7
 8001bb2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bb6:	4770      	bx	lr

08001bb8 <HAL_DMA_Abort_IT>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8001bb8:	b580      	push	{r7, lr}
 8001bba:	b084      	sub	sp, #16
 8001bbc:	af00      	add	r7, sp, #0
 8001bbe:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8001bc0:	2300      	movs	r3, #0
 8001bc2:	73fb      	strb	r3, [r7, #15]

  if (HAL_DMA_STATE_BUSY != hdma->State)
 8001bc4:	687b      	ldr	r3, [r7, #4]
 8001bc6:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 8001bca:	b2db      	uxtb	r3, r3
 8001bcc:	2b02      	cmp	r3, #2
 8001bce:	d005      	beq.n	8001bdc <HAL_DMA_Abort_IT+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8001bd0:	687b      	ldr	r3, [r7, #4]
 8001bd2:	2204      	movs	r2, #4
 8001bd4:	63da      	str	r2, [r3, #60]	; 0x3c

    status = HAL_ERROR;
 8001bd6:	2301      	movs	r3, #1
 8001bd8:	73fb      	strb	r3, [r7, #15]
 8001bda:	e047      	b.n	8001c6c <HAL_DMA_Abort_IT+0xb4>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8001bdc:	687b      	ldr	r3, [r7, #4]
 8001bde:	681b      	ldr	r3, [r3, #0]
 8001be0:	681a      	ldr	r2, [r3, #0]
 8001be2:	687b      	ldr	r3, [r7, #4]
 8001be4:	681b      	ldr	r3, [r3, #0]
 8001be6:	f022 020e 	bic.w	r2, r2, #14
 8001bea:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8001bec:	687b      	ldr	r3, [r7, #4]
 8001bee:	681b      	ldr	r3, [r3, #0]
 8001bf0:	681a      	ldr	r2, [r3, #0]
 8001bf2:	687b      	ldr	r3, [r7, #4]
 8001bf4:	681b      	ldr	r3, [r3, #0]
 8001bf6:	f022 0201 	bic.w	r2, r2, #1
 8001bfa:	601a      	str	r2, [r3, #0]

#if defined(DMAMUX1)
    /* disable the DMAMUX sync overrun IT*/
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 8001bfc:	687b      	ldr	r3, [r7, #4]
 8001bfe:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8001c00:	681a      	ldr	r2, [r3, #0]
 8001c02:	687b      	ldr	r3, [r7, #4]
 8001c04:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8001c06:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8001c0a:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8001c0c:	687b      	ldr	r3, [r7, #4]
 8001c0e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001c10:	f003 021c 	and.w	r2, r3, #28
 8001c14:	687b      	ldr	r3, [r7, #4]
 8001c16:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001c18:	2101      	movs	r1, #1
 8001c1a:	fa01 f202 	lsl.w	r2, r1, r2
 8001c1e:	605a      	str	r2, [r3, #4]

    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8001c20:	687b      	ldr	r3, [r7, #4]
 8001c22:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001c24:	687a      	ldr	r2, [r7, #4]
 8001c26:	6d12      	ldr	r2, [r2, #80]	; 0x50
 8001c28:	605a      	str	r2, [r3, #4]

    if (hdma->DMAmuxRequestGen != 0U)
 8001c2a:	687b      	ldr	r3, [r7, #4]
 8001c2c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001c2e:	2b00      	cmp	r3, #0
 8001c30:	d00c      	beq.n	8001c4c <HAL_DMA_Abort_IT+0x94>
    {
      /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
      /* disable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 8001c32:	687b      	ldr	r3, [r7, #4]
 8001c34:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001c36:	681a      	ldr	r2, [r3, #0]
 8001c38:	687b      	ldr	r3, [r7, #4]
 8001c3a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001c3c:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8001c40:	601a      	str	r2, [r3, #0]

      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8001c42:	687b      	ldr	r3, [r7, #4]
 8001c44:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001c46:	687a      	ldr	r2, [r7, #4]
 8001c48:	6dd2      	ldr	r2, [r2, #92]	; 0x5c
 8001c4a:	605a      	str	r2, [r3, #4]
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
#endif /* DMAMUX1 */

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8001c4c:	687b      	ldr	r3, [r7, #4]
 8001c4e:	2201      	movs	r2, #1
 8001c50:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001c54:	687b      	ldr	r3, [r7, #4]
 8001c56:	2200      	movs	r2, #0
 8001c58:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    /* Call User Abort callback */
    if (hdma->XferAbortCallback != NULL)
 8001c5c:	687b      	ldr	r3, [r7, #4]
 8001c5e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001c60:	2b00      	cmp	r3, #0
 8001c62:	d003      	beq.n	8001c6c <HAL_DMA_Abort_IT+0xb4>
    {
      hdma->XferAbortCallback(hdma);
 8001c64:	687b      	ldr	r3, [r7, #4]
 8001c66:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001c68:	6878      	ldr	r0, [r7, #4]
 8001c6a:	4798      	blx	r3
    }
  }
  return status;
 8001c6c:	7bfb      	ldrb	r3, [r7, #15]
}
 8001c6e:	4618      	mov	r0, r3
 8001c70:	3710      	adds	r7, #16
 8001c72:	46bd      	mov	sp, r7
 8001c74:	bd80      	pop	{r7, pc}
	...

08001c78 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001c78:	b480      	push	{r7}
 8001c7a:	b087      	sub	sp, #28
 8001c7c:	af00      	add	r7, sp, #0
 8001c7e:	6078      	str	r0, [r7, #4]
 8001c80:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8001c82:	2300      	movs	r3, #0
 8001c84:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001c86:	e166      	b.n	8001f56 <HAL_GPIO_Init+0x2de>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8001c88:	683b      	ldr	r3, [r7, #0]
 8001c8a:	681a      	ldr	r2, [r3, #0]
 8001c8c:	2101      	movs	r1, #1
 8001c8e:	697b      	ldr	r3, [r7, #20]
 8001c90:	fa01 f303 	lsl.w	r3, r1, r3
 8001c94:	4013      	ands	r3, r2
 8001c96:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8001c98:	68fb      	ldr	r3, [r7, #12]
 8001c9a:	2b00      	cmp	r3, #0
 8001c9c:	f000 8158 	beq.w	8001f50 <HAL_GPIO_Init+0x2d8>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8001ca0:	683b      	ldr	r3, [r7, #0]
 8001ca2:	685b      	ldr	r3, [r3, #4]
 8001ca4:	f003 0303 	and.w	r3, r3, #3
 8001ca8:	2b01      	cmp	r3, #1
 8001caa:	d005      	beq.n	8001cb8 <HAL_GPIO_Init+0x40>
 8001cac:	683b      	ldr	r3, [r7, #0]
 8001cae:	685b      	ldr	r3, [r3, #4]
 8001cb0:	f003 0303 	and.w	r3, r3, #3
 8001cb4:	2b02      	cmp	r3, #2
 8001cb6:	d130      	bne.n	8001d1a <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8001cb8:	687b      	ldr	r3, [r7, #4]
 8001cba:	689b      	ldr	r3, [r3, #8]
 8001cbc:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 8001cbe:	697b      	ldr	r3, [r7, #20]
 8001cc0:	005b      	lsls	r3, r3, #1
 8001cc2:	2203      	movs	r2, #3
 8001cc4:	fa02 f303 	lsl.w	r3, r2, r3
 8001cc8:	43db      	mvns	r3, r3
 8001cca:	693a      	ldr	r2, [r7, #16]
 8001ccc:	4013      	ands	r3, r2
 8001cce:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8001cd0:	683b      	ldr	r3, [r7, #0]
 8001cd2:	68da      	ldr	r2, [r3, #12]
 8001cd4:	697b      	ldr	r3, [r7, #20]
 8001cd6:	005b      	lsls	r3, r3, #1
 8001cd8:	fa02 f303 	lsl.w	r3, r2, r3
 8001cdc:	693a      	ldr	r2, [r7, #16]
 8001cde:	4313      	orrs	r3, r2
 8001ce0:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8001ce2:	687b      	ldr	r3, [r7, #4]
 8001ce4:	693a      	ldr	r2, [r7, #16]
 8001ce6:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001ce8:	687b      	ldr	r3, [r7, #4]
 8001cea:	685b      	ldr	r3, [r3, #4]
 8001cec:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8001cee:	2201      	movs	r2, #1
 8001cf0:	697b      	ldr	r3, [r7, #20]
 8001cf2:	fa02 f303 	lsl.w	r3, r2, r3
 8001cf6:	43db      	mvns	r3, r3
 8001cf8:	693a      	ldr	r2, [r7, #16]
 8001cfa:	4013      	ands	r3, r2
 8001cfc:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8001cfe:	683b      	ldr	r3, [r7, #0]
 8001d00:	685b      	ldr	r3, [r3, #4]
 8001d02:	091b      	lsrs	r3, r3, #4
 8001d04:	f003 0201 	and.w	r2, r3, #1
 8001d08:	697b      	ldr	r3, [r7, #20]
 8001d0a:	fa02 f303 	lsl.w	r3, r2, r3
 8001d0e:	693a      	ldr	r2, [r7, #16]
 8001d10:	4313      	orrs	r3, r2
 8001d12:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8001d14:	687b      	ldr	r3, [r7, #4]
 8001d16:	693a      	ldr	r2, [r7, #16]
 8001d18:	605a      	str	r2, [r3, #4]
      }

#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */

      /* Activate the Pull-up or Pull down resistor for the current IO */
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8001d1a:	683b      	ldr	r3, [r7, #0]
 8001d1c:	685b      	ldr	r3, [r3, #4]
 8001d1e:	f003 0303 	and.w	r3, r3, #3
 8001d22:	2b03      	cmp	r3, #3
 8001d24:	d017      	beq.n	8001d56 <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        temp = GPIOx->PUPDR;
 8001d26:	687b      	ldr	r3, [r7, #4]
 8001d28:	68db      	ldr	r3, [r3, #12]
 8001d2a:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8001d2c:	697b      	ldr	r3, [r7, #20]
 8001d2e:	005b      	lsls	r3, r3, #1
 8001d30:	2203      	movs	r2, #3
 8001d32:	fa02 f303 	lsl.w	r3, r2, r3
 8001d36:	43db      	mvns	r3, r3
 8001d38:	693a      	ldr	r2, [r7, #16]
 8001d3a:	4013      	ands	r3, r2
 8001d3c:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8001d3e:	683b      	ldr	r3, [r7, #0]
 8001d40:	689a      	ldr	r2, [r3, #8]
 8001d42:	697b      	ldr	r3, [r7, #20]
 8001d44:	005b      	lsls	r3, r3, #1
 8001d46:	fa02 f303 	lsl.w	r3, r2, r3
 8001d4a:	693a      	ldr	r2, [r7, #16]
 8001d4c:	4313      	orrs	r3, r2
 8001d4e:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8001d50:	687b      	ldr	r3, [r7, #4]
 8001d52:	693a      	ldr	r2, [r7, #16]
 8001d54:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001d56:	683b      	ldr	r3, [r7, #0]
 8001d58:	685b      	ldr	r3, [r3, #4]
 8001d5a:	f003 0303 	and.w	r3, r3, #3
 8001d5e:	2b02      	cmp	r3, #2
 8001d60:	d123      	bne.n	8001daa <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8001d62:	697b      	ldr	r3, [r7, #20]
 8001d64:	08da      	lsrs	r2, r3, #3
 8001d66:	687b      	ldr	r3, [r7, #4]
 8001d68:	3208      	adds	r2, #8
 8001d6a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001d6e:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8001d70:	697b      	ldr	r3, [r7, #20]
 8001d72:	f003 0307 	and.w	r3, r3, #7
 8001d76:	009b      	lsls	r3, r3, #2
 8001d78:	220f      	movs	r2, #15
 8001d7a:	fa02 f303 	lsl.w	r3, r2, r3
 8001d7e:	43db      	mvns	r3, r3
 8001d80:	693a      	ldr	r2, [r7, #16]
 8001d82:	4013      	ands	r3, r2
 8001d84:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8001d86:	683b      	ldr	r3, [r7, #0]
 8001d88:	691a      	ldr	r2, [r3, #16]
 8001d8a:	697b      	ldr	r3, [r7, #20]
 8001d8c:	f003 0307 	and.w	r3, r3, #7
 8001d90:	009b      	lsls	r3, r3, #2
 8001d92:	fa02 f303 	lsl.w	r3, r2, r3
 8001d96:	693a      	ldr	r2, [r7, #16]
 8001d98:	4313      	orrs	r3, r2
 8001d9a:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8001d9c:	697b      	ldr	r3, [r7, #20]
 8001d9e:	08da      	lsrs	r2, r3, #3
 8001da0:	687b      	ldr	r3, [r7, #4]
 8001da2:	3208      	adds	r2, #8
 8001da4:	6939      	ldr	r1, [r7, #16]
 8001da6:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001daa:	687b      	ldr	r3, [r7, #4]
 8001dac:	681b      	ldr	r3, [r3, #0]
 8001dae:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 8001db0:	697b      	ldr	r3, [r7, #20]
 8001db2:	005b      	lsls	r3, r3, #1
 8001db4:	2203      	movs	r2, #3
 8001db6:	fa02 f303 	lsl.w	r3, r2, r3
 8001dba:	43db      	mvns	r3, r3
 8001dbc:	693a      	ldr	r2, [r7, #16]
 8001dbe:	4013      	ands	r3, r2
 8001dc0:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8001dc2:	683b      	ldr	r3, [r7, #0]
 8001dc4:	685b      	ldr	r3, [r3, #4]
 8001dc6:	f003 0203 	and.w	r2, r3, #3
 8001dca:	697b      	ldr	r3, [r7, #20]
 8001dcc:	005b      	lsls	r3, r3, #1
 8001dce:	fa02 f303 	lsl.w	r3, r2, r3
 8001dd2:	693a      	ldr	r2, [r7, #16]
 8001dd4:	4313      	orrs	r3, r2
 8001dd6:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8001dd8:	687b      	ldr	r3, [r7, #4]
 8001dda:	693a      	ldr	r2, [r7, #16]
 8001ddc:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8001dde:	683b      	ldr	r3, [r7, #0]
 8001de0:	685b      	ldr	r3, [r3, #4]
 8001de2:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8001de6:	2b00      	cmp	r3, #0
 8001de8:	f000 80b2 	beq.w	8001f50 <HAL_GPIO_Init+0x2d8>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001dec:	4b61      	ldr	r3, [pc, #388]	; (8001f74 <HAL_GPIO_Init+0x2fc>)
 8001dee:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001df0:	4a60      	ldr	r2, [pc, #384]	; (8001f74 <HAL_GPIO_Init+0x2fc>)
 8001df2:	f043 0301 	orr.w	r3, r3, #1
 8001df6:	6613      	str	r3, [r2, #96]	; 0x60
 8001df8:	4b5e      	ldr	r3, [pc, #376]	; (8001f74 <HAL_GPIO_Init+0x2fc>)
 8001dfa:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001dfc:	f003 0301 	and.w	r3, r3, #1
 8001e00:	60bb      	str	r3, [r7, #8]
 8001e02:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8001e04:	4a5c      	ldr	r2, [pc, #368]	; (8001f78 <HAL_GPIO_Init+0x300>)
 8001e06:	697b      	ldr	r3, [r7, #20]
 8001e08:	089b      	lsrs	r3, r3, #2
 8001e0a:	3302      	adds	r3, #2
 8001e0c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001e10:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8001e12:	697b      	ldr	r3, [r7, #20]
 8001e14:	f003 0303 	and.w	r3, r3, #3
 8001e18:	009b      	lsls	r3, r3, #2
 8001e1a:	220f      	movs	r2, #15
 8001e1c:	fa02 f303 	lsl.w	r3, r2, r3
 8001e20:	43db      	mvns	r3, r3
 8001e22:	693a      	ldr	r2, [r7, #16]
 8001e24:	4013      	ands	r3, r2
 8001e26:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8001e28:	687b      	ldr	r3, [r7, #4]
 8001e2a:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 8001e2e:	d02b      	beq.n	8001e88 <HAL_GPIO_Init+0x210>
 8001e30:	687b      	ldr	r3, [r7, #4]
 8001e32:	4a52      	ldr	r2, [pc, #328]	; (8001f7c <HAL_GPIO_Init+0x304>)
 8001e34:	4293      	cmp	r3, r2
 8001e36:	d025      	beq.n	8001e84 <HAL_GPIO_Init+0x20c>
 8001e38:	687b      	ldr	r3, [r7, #4]
 8001e3a:	4a51      	ldr	r2, [pc, #324]	; (8001f80 <HAL_GPIO_Init+0x308>)
 8001e3c:	4293      	cmp	r3, r2
 8001e3e:	d01f      	beq.n	8001e80 <HAL_GPIO_Init+0x208>
 8001e40:	687b      	ldr	r3, [r7, #4]
 8001e42:	4a50      	ldr	r2, [pc, #320]	; (8001f84 <HAL_GPIO_Init+0x30c>)
 8001e44:	4293      	cmp	r3, r2
 8001e46:	d019      	beq.n	8001e7c <HAL_GPIO_Init+0x204>
 8001e48:	687b      	ldr	r3, [r7, #4]
 8001e4a:	4a4f      	ldr	r2, [pc, #316]	; (8001f88 <HAL_GPIO_Init+0x310>)
 8001e4c:	4293      	cmp	r3, r2
 8001e4e:	d013      	beq.n	8001e78 <HAL_GPIO_Init+0x200>
 8001e50:	687b      	ldr	r3, [r7, #4]
 8001e52:	4a4e      	ldr	r2, [pc, #312]	; (8001f8c <HAL_GPIO_Init+0x314>)
 8001e54:	4293      	cmp	r3, r2
 8001e56:	d00d      	beq.n	8001e74 <HAL_GPIO_Init+0x1fc>
 8001e58:	687b      	ldr	r3, [r7, #4]
 8001e5a:	4a4d      	ldr	r2, [pc, #308]	; (8001f90 <HAL_GPIO_Init+0x318>)
 8001e5c:	4293      	cmp	r3, r2
 8001e5e:	d007      	beq.n	8001e70 <HAL_GPIO_Init+0x1f8>
 8001e60:	687b      	ldr	r3, [r7, #4]
 8001e62:	4a4c      	ldr	r2, [pc, #304]	; (8001f94 <HAL_GPIO_Init+0x31c>)
 8001e64:	4293      	cmp	r3, r2
 8001e66:	d101      	bne.n	8001e6c <HAL_GPIO_Init+0x1f4>
 8001e68:	2307      	movs	r3, #7
 8001e6a:	e00e      	b.n	8001e8a <HAL_GPIO_Init+0x212>
 8001e6c:	2308      	movs	r3, #8
 8001e6e:	e00c      	b.n	8001e8a <HAL_GPIO_Init+0x212>
 8001e70:	2306      	movs	r3, #6
 8001e72:	e00a      	b.n	8001e8a <HAL_GPIO_Init+0x212>
 8001e74:	2305      	movs	r3, #5
 8001e76:	e008      	b.n	8001e8a <HAL_GPIO_Init+0x212>
 8001e78:	2304      	movs	r3, #4
 8001e7a:	e006      	b.n	8001e8a <HAL_GPIO_Init+0x212>
 8001e7c:	2303      	movs	r3, #3
 8001e7e:	e004      	b.n	8001e8a <HAL_GPIO_Init+0x212>
 8001e80:	2302      	movs	r3, #2
 8001e82:	e002      	b.n	8001e8a <HAL_GPIO_Init+0x212>
 8001e84:	2301      	movs	r3, #1
 8001e86:	e000      	b.n	8001e8a <HAL_GPIO_Init+0x212>
 8001e88:	2300      	movs	r3, #0
 8001e8a:	697a      	ldr	r2, [r7, #20]
 8001e8c:	f002 0203 	and.w	r2, r2, #3
 8001e90:	0092      	lsls	r2, r2, #2
 8001e92:	4093      	lsls	r3, r2
 8001e94:	693a      	ldr	r2, [r7, #16]
 8001e96:	4313      	orrs	r3, r2
 8001e98:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8001e9a:	4937      	ldr	r1, [pc, #220]	; (8001f78 <HAL_GPIO_Init+0x300>)
 8001e9c:	697b      	ldr	r3, [r7, #20]
 8001e9e:	089b      	lsrs	r3, r3, #2
 8001ea0:	3302      	adds	r3, #2
 8001ea2:	693a      	ldr	r2, [r7, #16]
 8001ea4:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8001ea8:	4b3b      	ldr	r3, [pc, #236]	; (8001f98 <HAL_GPIO_Init+0x320>)
 8001eaa:	689b      	ldr	r3, [r3, #8]
 8001eac:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001eae:	68fb      	ldr	r3, [r7, #12]
 8001eb0:	43db      	mvns	r3, r3
 8001eb2:	693a      	ldr	r2, [r7, #16]
 8001eb4:	4013      	ands	r3, r2
 8001eb6:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8001eb8:	683b      	ldr	r3, [r7, #0]
 8001eba:	685b      	ldr	r3, [r3, #4]
 8001ebc:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8001ec0:	2b00      	cmp	r3, #0
 8001ec2:	d003      	beq.n	8001ecc <HAL_GPIO_Init+0x254>
        {
          temp |= iocurrent;
 8001ec4:	693a      	ldr	r2, [r7, #16]
 8001ec6:	68fb      	ldr	r3, [r7, #12]
 8001ec8:	4313      	orrs	r3, r2
 8001eca:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8001ecc:	4a32      	ldr	r2, [pc, #200]	; (8001f98 <HAL_GPIO_Init+0x320>)
 8001ece:	693b      	ldr	r3, [r7, #16]
 8001ed0:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 8001ed2:	4b31      	ldr	r3, [pc, #196]	; (8001f98 <HAL_GPIO_Init+0x320>)
 8001ed4:	68db      	ldr	r3, [r3, #12]
 8001ed6:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001ed8:	68fb      	ldr	r3, [r7, #12]
 8001eda:	43db      	mvns	r3, r3
 8001edc:	693a      	ldr	r2, [r7, #16]
 8001ede:	4013      	ands	r3, r2
 8001ee0:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8001ee2:	683b      	ldr	r3, [r7, #0]
 8001ee4:	685b      	ldr	r3, [r3, #4]
 8001ee6:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001eea:	2b00      	cmp	r3, #0
 8001eec:	d003      	beq.n	8001ef6 <HAL_GPIO_Init+0x27e>
        {
          temp |= iocurrent;
 8001eee:	693a      	ldr	r2, [r7, #16]
 8001ef0:	68fb      	ldr	r3, [r7, #12]
 8001ef2:	4313      	orrs	r3, r2
 8001ef4:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8001ef6:	4a28      	ldr	r2, [pc, #160]	; (8001f98 <HAL_GPIO_Init+0x320>)
 8001ef8:	693b      	ldr	r3, [r7, #16]
 8001efa:	60d3      	str	r3, [r2, #12]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 8001efc:	4b26      	ldr	r3, [pc, #152]	; (8001f98 <HAL_GPIO_Init+0x320>)
 8001efe:	685b      	ldr	r3, [r3, #4]
 8001f00:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001f02:	68fb      	ldr	r3, [r7, #12]
 8001f04:	43db      	mvns	r3, r3
 8001f06:	693a      	ldr	r2, [r7, #16]
 8001f08:	4013      	ands	r3, r2
 8001f0a:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8001f0c:	683b      	ldr	r3, [r7, #0]
 8001f0e:	685b      	ldr	r3, [r3, #4]
 8001f10:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001f14:	2b00      	cmp	r3, #0
 8001f16:	d003      	beq.n	8001f20 <HAL_GPIO_Init+0x2a8>
        {
          temp |= iocurrent;
 8001f18:	693a      	ldr	r2, [r7, #16]
 8001f1a:	68fb      	ldr	r3, [r7, #12]
 8001f1c:	4313      	orrs	r3, r2
 8001f1e:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8001f20:	4a1d      	ldr	r2, [pc, #116]	; (8001f98 <HAL_GPIO_Init+0x320>)
 8001f22:	693b      	ldr	r3, [r7, #16]
 8001f24:	6053      	str	r3, [r2, #4]

        temp = EXTI->IMR1;
 8001f26:	4b1c      	ldr	r3, [pc, #112]	; (8001f98 <HAL_GPIO_Init+0x320>)
 8001f28:	681b      	ldr	r3, [r3, #0]
 8001f2a:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001f2c:	68fb      	ldr	r3, [r7, #12]
 8001f2e:	43db      	mvns	r3, r3
 8001f30:	693a      	ldr	r2, [r7, #16]
 8001f32:	4013      	ands	r3, r2
 8001f34:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8001f36:	683b      	ldr	r3, [r7, #0]
 8001f38:	685b      	ldr	r3, [r3, #4]
 8001f3a:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001f3e:	2b00      	cmp	r3, #0
 8001f40:	d003      	beq.n	8001f4a <HAL_GPIO_Init+0x2d2>
        {
          temp |= iocurrent;
 8001f42:	693a      	ldr	r2, [r7, #16]
 8001f44:	68fb      	ldr	r3, [r7, #12]
 8001f46:	4313      	orrs	r3, r2
 8001f48:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8001f4a:	4a13      	ldr	r2, [pc, #76]	; (8001f98 <HAL_GPIO_Init+0x320>)
 8001f4c:	693b      	ldr	r3, [r7, #16]
 8001f4e:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 8001f50:	697b      	ldr	r3, [r7, #20]
 8001f52:	3301      	adds	r3, #1
 8001f54:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001f56:	683b      	ldr	r3, [r7, #0]
 8001f58:	681a      	ldr	r2, [r3, #0]
 8001f5a:	697b      	ldr	r3, [r7, #20]
 8001f5c:	fa22 f303 	lsr.w	r3, r2, r3
 8001f60:	2b00      	cmp	r3, #0
 8001f62:	f47f ae91 	bne.w	8001c88 <HAL_GPIO_Init+0x10>
  }
}
 8001f66:	bf00      	nop
 8001f68:	bf00      	nop
 8001f6a:	371c      	adds	r7, #28
 8001f6c:	46bd      	mov	sp, r7
 8001f6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f72:	4770      	bx	lr
 8001f74:	40021000 	.word	0x40021000
 8001f78:	40010000 	.word	0x40010000
 8001f7c:	48000400 	.word	0x48000400
 8001f80:	48000800 	.word	0x48000800
 8001f84:	48000c00 	.word	0x48000c00
 8001f88:	48001000 	.word	0x48001000
 8001f8c:	48001400 	.word	0x48001400
 8001f90:	48001800 	.word	0x48001800
 8001f94:	48001c00 	.word	0x48001c00
 8001f98:	40010400 	.word	0x40010400

08001f9c <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001f9c:	b480      	push	{r7}
 8001f9e:	b083      	sub	sp, #12
 8001fa0:	af00      	add	r7, sp, #0
 8001fa2:	6078      	str	r0, [r7, #4]
 8001fa4:	460b      	mov	r3, r1
 8001fa6:	807b      	strh	r3, [r7, #2]
 8001fa8:	4613      	mov	r3, r2
 8001faa:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8001fac:	787b      	ldrb	r3, [r7, #1]
 8001fae:	2b00      	cmp	r3, #0
 8001fb0:	d003      	beq.n	8001fba <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8001fb2:	887a      	ldrh	r2, [r7, #2]
 8001fb4:	687b      	ldr	r3, [r7, #4]
 8001fb6:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8001fb8:	e002      	b.n	8001fc0 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8001fba:	887a      	ldrh	r2, [r7, #2]
 8001fbc:	687b      	ldr	r3, [r7, #4]
 8001fbe:	629a      	str	r2, [r3, #40]	; 0x28
}
 8001fc0:	bf00      	nop
 8001fc2:	370c      	adds	r7, #12
 8001fc4:	46bd      	mov	sp, r7
 8001fc6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fca:	4770      	bx	lr

08001fcc <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8001fcc:	b580      	push	{r7, lr}
 8001fce:	b082      	sub	sp, #8
 8001fd0:	af00      	add	r7, sp, #0
 8001fd2:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8001fd4:	687b      	ldr	r3, [r7, #4]
 8001fd6:	2b00      	cmp	r3, #0
 8001fd8:	d101      	bne.n	8001fde <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8001fda:	2301      	movs	r3, #1
 8001fdc:	e08d      	b.n	80020fa <HAL_I2C_Init+0x12e>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8001fde:	687b      	ldr	r3, [r7, #4]
 8001fe0:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8001fe4:	b2db      	uxtb	r3, r3
 8001fe6:	2b00      	cmp	r3, #0
 8001fe8:	d106      	bne.n	8001ff8 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8001fea:	687b      	ldr	r3, [r7, #4]
 8001fec:	2200      	movs	r2, #0
 8001fee:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 8001ff2:	6878      	ldr	r0, [r7, #4]
 8001ff4:	f7fe ffae 	bl	8000f54 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8001ff8:	687b      	ldr	r3, [r7, #4]
 8001ffa:	2224      	movs	r2, #36	; 0x24
 8001ffc:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8002000:	687b      	ldr	r3, [r7, #4]
 8002002:	681b      	ldr	r3, [r3, #0]
 8002004:	681a      	ldr	r2, [r3, #0]
 8002006:	687b      	ldr	r3, [r7, #4]
 8002008:	681b      	ldr	r3, [r3, #0]
 800200a:	f022 0201 	bic.w	r2, r2, #1
 800200e:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 8002010:	687b      	ldr	r3, [r7, #4]
 8002012:	685a      	ldr	r2, [r3, #4]
 8002014:	687b      	ldr	r3, [r7, #4]
 8002016:	681b      	ldr	r3, [r3, #0]
 8002018:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 800201c:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 800201e:	687b      	ldr	r3, [r7, #4]
 8002020:	681b      	ldr	r3, [r3, #0]
 8002022:	689a      	ldr	r2, [r3, #8]
 8002024:	687b      	ldr	r3, [r7, #4]
 8002026:	681b      	ldr	r3, [r3, #0]
 8002028:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 800202c:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 800202e:	687b      	ldr	r3, [r7, #4]
 8002030:	68db      	ldr	r3, [r3, #12]
 8002032:	2b01      	cmp	r3, #1
 8002034:	d107      	bne.n	8002046 <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 8002036:	687b      	ldr	r3, [r7, #4]
 8002038:	689a      	ldr	r2, [r3, #8]
 800203a:	687b      	ldr	r3, [r7, #4]
 800203c:	681b      	ldr	r3, [r3, #0]
 800203e:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8002042:	609a      	str	r2, [r3, #8]
 8002044:	e006      	b.n	8002054 <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 8002046:	687b      	ldr	r3, [r7, #4]
 8002048:	689a      	ldr	r2, [r3, #8]
 800204a:	687b      	ldr	r3, [r7, #4]
 800204c:	681b      	ldr	r3, [r3, #0]
 800204e:	f442 4204 	orr.w	r2, r2, #33792	; 0x8400
 8002052:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8002054:	687b      	ldr	r3, [r7, #4]
 8002056:	68db      	ldr	r3, [r3, #12]
 8002058:	2b02      	cmp	r3, #2
 800205a:	d108      	bne.n	800206e <HAL_I2C_Init+0xa2>
  {
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 800205c:	687b      	ldr	r3, [r7, #4]
 800205e:	681b      	ldr	r3, [r3, #0]
 8002060:	685a      	ldr	r2, [r3, #4]
 8002062:	687b      	ldr	r3, [r7, #4]
 8002064:	681b      	ldr	r3, [r3, #0]
 8002066:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800206a:	605a      	str	r2, [r3, #4]
 800206c:	e007      	b.n	800207e <HAL_I2C_Init+0xb2>
  }
  else
  {
    /* Clear the I2C ADD10 bit */
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 800206e:	687b      	ldr	r3, [r7, #4]
 8002070:	681b      	ldr	r3, [r3, #0]
 8002072:	685a      	ldr	r2, [r3, #4]
 8002074:	687b      	ldr	r3, [r7, #4]
 8002076:	681b      	ldr	r3, [r3, #0]
 8002078:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800207c:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 800207e:	687b      	ldr	r3, [r7, #4]
 8002080:	681b      	ldr	r3, [r3, #0]
 8002082:	685b      	ldr	r3, [r3, #4]
 8002084:	687a      	ldr	r2, [r7, #4]
 8002086:	6812      	ldr	r2, [r2, #0]
 8002088:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 800208c:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8002090:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 8002092:	687b      	ldr	r3, [r7, #4]
 8002094:	681b      	ldr	r3, [r3, #0]
 8002096:	68da      	ldr	r2, [r3, #12]
 8002098:	687b      	ldr	r3, [r7, #4]
 800209a:	681b      	ldr	r3, [r3, #0]
 800209c:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 80020a0:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 80020a2:	687b      	ldr	r3, [r7, #4]
 80020a4:	691a      	ldr	r2, [r3, #16]
 80020a6:	687b      	ldr	r3, [r7, #4]
 80020a8:	695b      	ldr	r3, [r3, #20]
 80020aa:	ea42 0103 	orr.w	r1, r2, r3
                          (hi2c->Init.OwnAddress2Masks << 8));
 80020ae:	687b      	ldr	r3, [r7, #4]
 80020b0:	699b      	ldr	r3, [r3, #24]
 80020b2:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 80020b4:	687b      	ldr	r3, [r7, #4]
 80020b6:	681b      	ldr	r3, [r3, #0]
 80020b8:	430a      	orrs	r2, r1
 80020ba:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 80020bc:	687b      	ldr	r3, [r7, #4]
 80020be:	69d9      	ldr	r1, [r3, #28]
 80020c0:	687b      	ldr	r3, [r7, #4]
 80020c2:	6a1a      	ldr	r2, [r3, #32]
 80020c4:	687b      	ldr	r3, [r7, #4]
 80020c6:	681b      	ldr	r3, [r3, #0]
 80020c8:	430a      	orrs	r2, r1
 80020ca:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 80020cc:	687b      	ldr	r3, [r7, #4]
 80020ce:	681b      	ldr	r3, [r3, #0]
 80020d0:	681a      	ldr	r2, [r3, #0]
 80020d2:	687b      	ldr	r3, [r7, #4]
 80020d4:	681b      	ldr	r3, [r3, #0]
 80020d6:	f042 0201 	orr.w	r2, r2, #1
 80020da:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80020dc:	687b      	ldr	r3, [r7, #4]
 80020de:	2200      	movs	r2, #0
 80020e0:	645a      	str	r2, [r3, #68]	; 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 80020e2:	687b      	ldr	r3, [r7, #4]
 80020e4:	2220      	movs	r2, #32
 80020e6:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 80020ea:	687b      	ldr	r3, [r7, #4]
 80020ec:	2200      	movs	r2, #0
 80020ee:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 80020f0:	687b      	ldr	r3, [r7, #4]
 80020f2:	2200      	movs	r2, #0
 80020f4:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

  return HAL_OK;
 80020f8:	2300      	movs	r3, #0
}
 80020fa:	4618      	mov	r0, r3
 80020fc:	3708      	adds	r7, #8
 80020fe:	46bd      	mov	sp, r7
 8002100:	bd80      	pop	{r7, pc}

08002102 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 8002102:	b480      	push	{r7}
 8002104:	b083      	sub	sp, #12
 8002106:	af00      	add	r7, sp, #0
 8002108:	6078      	str	r0, [r7, #4]
 800210a:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800210c:	687b      	ldr	r3, [r7, #4]
 800210e:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8002112:	b2db      	uxtb	r3, r3
 8002114:	2b20      	cmp	r3, #32
 8002116:	d138      	bne.n	800218a <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8002118:	687b      	ldr	r3, [r7, #4]
 800211a:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 800211e:	2b01      	cmp	r3, #1
 8002120:	d101      	bne.n	8002126 <HAL_I2CEx_ConfigAnalogFilter+0x24>
 8002122:	2302      	movs	r3, #2
 8002124:	e032      	b.n	800218c <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 8002126:	687b      	ldr	r3, [r7, #4]
 8002128:	2201      	movs	r2, #1
 800212a:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 800212e:	687b      	ldr	r3, [r7, #4]
 8002130:	2224      	movs	r2, #36	; 0x24
 8002132:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8002136:	687b      	ldr	r3, [r7, #4]
 8002138:	681b      	ldr	r3, [r3, #0]
 800213a:	681a      	ldr	r2, [r3, #0]
 800213c:	687b      	ldr	r3, [r7, #4]
 800213e:	681b      	ldr	r3, [r3, #0]
 8002140:	f022 0201 	bic.w	r2, r2, #1
 8002144:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 8002146:	687b      	ldr	r3, [r7, #4]
 8002148:	681b      	ldr	r3, [r3, #0]
 800214a:	681a      	ldr	r2, [r3, #0]
 800214c:	687b      	ldr	r3, [r7, #4]
 800214e:	681b      	ldr	r3, [r3, #0]
 8002150:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 8002154:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 8002156:	687b      	ldr	r3, [r7, #4]
 8002158:	681b      	ldr	r3, [r3, #0]
 800215a:	6819      	ldr	r1, [r3, #0]
 800215c:	687b      	ldr	r3, [r7, #4]
 800215e:	681b      	ldr	r3, [r3, #0]
 8002160:	683a      	ldr	r2, [r7, #0]
 8002162:	430a      	orrs	r2, r1
 8002164:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8002166:	687b      	ldr	r3, [r7, #4]
 8002168:	681b      	ldr	r3, [r3, #0]
 800216a:	681a      	ldr	r2, [r3, #0]
 800216c:	687b      	ldr	r3, [r7, #4]
 800216e:	681b      	ldr	r3, [r3, #0]
 8002170:	f042 0201 	orr.w	r2, r2, #1
 8002174:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8002176:	687b      	ldr	r3, [r7, #4]
 8002178:	2220      	movs	r2, #32
 800217a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800217e:	687b      	ldr	r3, [r7, #4]
 8002180:	2200      	movs	r2, #0
 8002182:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 8002186:	2300      	movs	r3, #0
 8002188:	e000      	b.n	800218c <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 800218a:	2302      	movs	r3, #2
  }
}
 800218c:	4618      	mov	r0, r3
 800218e:	370c      	adds	r7, #12
 8002190:	46bd      	mov	sp, r7
 8002192:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002196:	4770      	bx	lr

08002198 <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 8002198:	b480      	push	{r7}
 800219a:	b085      	sub	sp, #20
 800219c:	af00      	add	r7, sp, #0
 800219e:	6078      	str	r0, [r7, #4]
 80021a0:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80021a2:	687b      	ldr	r3, [r7, #4]
 80021a4:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80021a8:	b2db      	uxtb	r3, r3
 80021aa:	2b20      	cmp	r3, #32
 80021ac:	d139      	bne.n	8002222 <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 80021ae:	687b      	ldr	r3, [r7, #4]
 80021b0:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 80021b4:	2b01      	cmp	r3, #1
 80021b6:	d101      	bne.n	80021bc <HAL_I2CEx_ConfigDigitalFilter+0x24>
 80021b8:	2302      	movs	r3, #2
 80021ba:	e033      	b.n	8002224 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 80021bc:	687b      	ldr	r3, [r7, #4]
 80021be:	2201      	movs	r2, #1
 80021c0:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 80021c4:	687b      	ldr	r3, [r7, #4]
 80021c6:	2224      	movs	r2, #36	; 0x24
 80021c8:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 80021cc:	687b      	ldr	r3, [r7, #4]
 80021ce:	681b      	ldr	r3, [r3, #0]
 80021d0:	681a      	ldr	r2, [r3, #0]
 80021d2:	687b      	ldr	r3, [r7, #4]
 80021d4:	681b      	ldr	r3, [r3, #0]
 80021d6:	f022 0201 	bic.w	r2, r2, #1
 80021da:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 80021dc:	687b      	ldr	r3, [r7, #4]
 80021de:	681b      	ldr	r3, [r3, #0]
 80021e0:	681b      	ldr	r3, [r3, #0]
 80021e2:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 80021e4:	68fb      	ldr	r3, [r7, #12]
 80021e6:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 80021ea:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 80021ec:	683b      	ldr	r3, [r7, #0]
 80021ee:	021b      	lsls	r3, r3, #8
 80021f0:	68fa      	ldr	r2, [r7, #12]
 80021f2:	4313      	orrs	r3, r2
 80021f4:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 80021f6:	687b      	ldr	r3, [r7, #4]
 80021f8:	681b      	ldr	r3, [r3, #0]
 80021fa:	68fa      	ldr	r2, [r7, #12]
 80021fc:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 80021fe:	687b      	ldr	r3, [r7, #4]
 8002200:	681b      	ldr	r3, [r3, #0]
 8002202:	681a      	ldr	r2, [r3, #0]
 8002204:	687b      	ldr	r3, [r7, #4]
 8002206:	681b      	ldr	r3, [r3, #0]
 8002208:	f042 0201 	orr.w	r2, r2, #1
 800220c:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 800220e:	687b      	ldr	r3, [r7, #4]
 8002210:	2220      	movs	r2, #32
 8002212:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002216:	687b      	ldr	r3, [r7, #4]
 8002218:	2200      	movs	r2, #0
 800221a:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 800221e:	2300      	movs	r3, #0
 8002220:	e000      	b.n	8002224 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 8002222:	2302      	movs	r3, #2
  }
}
 8002224:	4618      	mov	r0, r3
 8002226:	3714      	adds	r7, #20
 8002228:	46bd      	mov	sp, r7
 800222a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800222e:	4770      	bx	lr

08002230 <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 8002230:	b480      	push	{r7}
 8002232:	af00      	add	r7, sp, #0
#if defined(PWR_CR5_R1MODE)
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 8002234:	4b0d      	ldr	r3, [pc, #52]	; (800226c <HAL_PWREx_GetVoltageRange+0x3c>)
 8002236:	681b      	ldr	r3, [r3, #0]
 8002238:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 800223c:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8002240:	d102      	bne.n	8002248 <HAL_PWREx_GetVoltageRange+0x18>
    {
      return PWR_REGULATOR_VOLTAGE_SCALE2;
 8002242:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8002246:	e00b      	b.n	8002260 <HAL_PWREx_GetVoltageRange+0x30>
    }
    else if (READ_BIT(PWR->CR5, PWR_CR5_R1MODE) == PWR_CR5_R1MODE)
 8002248:	4b08      	ldr	r3, [pc, #32]	; (800226c <HAL_PWREx_GetVoltageRange+0x3c>)
 800224a:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800224e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002252:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8002256:	d102      	bne.n	800225e <HAL_PWREx_GetVoltageRange+0x2e>
    {
      /* PWR_CR5_R1MODE bit set means that Range 1 Boost is disabled */
      return PWR_REGULATOR_VOLTAGE_SCALE1;
 8002258:	f44f 7300 	mov.w	r3, #512	; 0x200
 800225c:	e000      	b.n	8002260 <HAL_PWREx_GetVoltageRange+0x30>
    }
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
 800225e:	2300      	movs	r3, #0
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
#endif
}
 8002260:	4618      	mov	r0, r3
 8002262:	46bd      	mov	sp, r7
 8002264:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002268:	4770      	bx	lr
 800226a:	bf00      	nop
 800226c:	40007000 	.word	0x40007000

08002270 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8002270:	b480      	push	{r7}
 8002272:	b085      	sub	sp, #20
 8002274:	af00      	add	r7, sp, #0
 8002276:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

#if defined(PWR_CR5_R1MODE)
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1_BOOST)
 8002278:	687b      	ldr	r3, [r7, #4]
 800227a:	2b00      	cmp	r3, #0
 800227c:	d141      	bne.n	8002302 <HAL_PWREx_ControlVoltageScaling+0x92>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 800227e:	4b4b      	ldr	r3, [pc, #300]	; (80023ac <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002280:	681b      	ldr	r3, [r3, #0]
 8002282:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8002286:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800228a:	d131      	bne.n	80022f0 <HAL_PWREx_ControlVoltageScaling+0x80>
    {
      /* Make sure Range 1 Boost is enabled */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 800228c:	4b47      	ldr	r3, [pc, #284]	; (80023ac <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800228e:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8002292:	4a46      	ldr	r2, [pc, #280]	; (80023ac <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002294:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8002298:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 800229c:	4b43      	ldr	r3, [pc, #268]	; (80023ac <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800229e:	681b      	ldr	r3, [r3, #0]
 80022a0:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 80022a4:	4a41      	ldr	r2, [pc, #260]	; (80023ac <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80022a6:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80022aa:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1;
 80022ac:	4b40      	ldr	r3, [pc, #256]	; (80023b0 <HAL_PWREx_ControlVoltageScaling+0x140>)
 80022ae:	681b      	ldr	r3, [r3, #0]
 80022b0:	2232      	movs	r2, #50	; 0x32
 80022b2:	fb02 f303 	mul.w	r3, r2, r3
 80022b6:	4a3f      	ldr	r2, [pc, #252]	; (80023b4 <HAL_PWREx_ControlVoltageScaling+0x144>)
 80022b8:	fba2 2303 	umull	r2, r3, r2, r3
 80022bc:	0c9b      	lsrs	r3, r3, #18
 80022be:	3301      	adds	r3, #1
 80022c0:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80022c2:	e002      	b.n	80022ca <HAL_PWREx_ControlVoltageScaling+0x5a>
      {
        wait_loop_index--;
 80022c4:	68fb      	ldr	r3, [r7, #12]
 80022c6:	3b01      	subs	r3, #1
 80022c8:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80022ca:	4b38      	ldr	r3, [pc, #224]	; (80023ac <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80022cc:	695b      	ldr	r3, [r3, #20]
 80022ce:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80022d2:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80022d6:	d102      	bne.n	80022de <HAL_PWREx_ControlVoltageScaling+0x6e>
 80022d8:	68fb      	ldr	r3, [r7, #12]
 80022da:	2b00      	cmp	r3, #0
 80022dc:	d1f2      	bne.n	80022c4 <HAL_PWREx_ControlVoltageScaling+0x54>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 80022de:	4b33      	ldr	r3, [pc, #204]	; (80023ac <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80022e0:	695b      	ldr	r3, [r3, #20]
 80022e2:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80022e6:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80022ea:	d158      	bne.n	800239e <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 80022ec:	2303      	movs	r3, #3
 80022ee:	e057      	b.n	80023a0 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
    /* If current range is range 1 normal or boost mode */
    else
    {
      /* Enable Range 1 Boost (no issue if bit already reset) */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 80022f0:	4b2e      	ldr	r3, [pc, #184]	; (80023ac <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80022f2:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 80022f6:	4a2d      	ldr	r2, [pc, #180]	; (80023ac <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80022f8:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80022fc:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80
 8002300:	e04d      	b.n	800239e <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8002302:	687b      	ldr	r3, [r7, #4]
 8002304:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8002308:	d141      	bne.n	800238e <HAL_PWREx_ControlVoltageScaling+0x11e>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 800230a:	4b28      	ldr	r3, [pc, #160]	; (80023ac <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800230c:	681b      	ldr	r3, [r3, #0]
 800230e:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8002312:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8002316:	d131      	bne.n	800237c <HAL_PWREx_ControlVoltageScaling+0x10c>
    {
      /* Make sure Range 1 Boost is disabled */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8002318:	4b24      	ldr	r3, [pc, #144]	; (80023ac <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800231a:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800231e:	4a23      	ldr	r2, [pc, #140]	; (80023ac <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002320:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002324:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8002328:	4b20      	ldr	r3, [pc, #128]	; (80023ac <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800232a:	681b      	ldr	r3, [r3, #0]
 800232c:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8002330:	4a1e      	ldr	r2, [pc, #120]	; (80023ac <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002332:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8002336:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1;
 8002338:	4b1d      	ldr	r3, [pc, #116]	; (80023b0 <HAL_PWREx_ControlVoltageScaling+0x140>)
 800233a:	681b      	ldr	r3, [r3, #0]
 800233c:	2232      	movs	r2, #50	; 0x32
 800233e:	fb02 f303 	mul.w	r3, r2, r3
 8002342:	4a1c      	ldr	r2, [pc, #112]	; (80023b4 <HAL_PWREx_ControlVoltageScaling+0x144>)
 8002344:	fba2 2303 	umull	r2, r3, r2, r3
 8002348:	0c9b      	lsrs	r3, r3, #18
 800234a:	3301      	adds	r3, #1
 800234c:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800234e:	e002      	b.n	8002356 <HAL_PWREx_ControlVoltageScaling+0xe6>
      {
        wait_loop_index--;
 8002350:	68fb      	ldr	r3, [r7, #12]
 8002352:	3b01      	subs	r3, #1
 8002354:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8002356:	4b15      	ldr	r3, [pc, #84]	; (80023ac <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002358:	695b      	ldr	r3, [r3, #20]
 800235a:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800235e:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8002362:	d102      	bne.n	800236a <HAL_PWREx_ControlVoltageScaling+0xfa>
 8002364:	68fb      	ldr	r3, [r7, #12]
 8002366:	2b00      	cmp	r3, #0
 8002368:	d1f2      	bne.n	8002350 <HAL_PWREx_ControlVoltageScaling+0xe0>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 800236a:	4b10      	ldr	r3, [pc, #64]	; (80023ac <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800236c:	695b      	ldr	r3, [r3, #20]
 800236e:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002372:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8002376:	d112      	bne.n	800239e <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 8002378:	2303      	movs	r3, #3
 800237a:	e011      	b.n	80023a0 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
     /* If current range is range 1 normal or boost mode */
    else
    {
      /* Disable Range 1 Boost (no issue if bit already set) */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 800237c:	4b0b      	ldr	r3, [pc, #44]	; (80023ac <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800237e:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8002382:	4a0a      	ldr	r2, [pc, #40]	; (80023ac <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002384:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002388:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80
 800238c:	e007      	b.n	800239e <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else
  {
    /* Set Range 2 */
    MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 800238e:	4b07      	ldr	r3, [pc, #28]	; (80023ac <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002390:	681b      	ldr	r3, [r3, #0]
 8002392:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8002396:	4a05      	ldr	r2, [pc, #20]	; (80023ac <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002398:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 800239c:	6013      	str	r3, [r2, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 800239e:	2300      	movs	r3, #0
}
 80023a0:	4618      	mov	r0, r3
 80023a2:	3714      	adds	r7, #20
 80023a4:	46bd      	mov	sp, r7
 80023a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023aa:	4770      	bx	lr
 80023ac:	40007000 	.word	0x40007000
 80023b0:	20000000 	.word	0x20000000
 80023b4:	431bde83 	.word	0x431bde83

080023b8 <HAL_PWREx_EnableVddIO2>:
  * @brief Enable VDDIO2 supply.
  * @note  Remove VDDIO2 electrical and logical isolation, once VDDIO2 supply is present.
  * @retval None
  */
void HAL_PWREx_EnableVddIO2(void)
{
 80023b8:	b480      	push	{r7}
 80023ba:	af00      	add	r7, sp, #0
  SET_BIT(PWR->CR2, PWR_CR2_IOSV);
 80023bc:	4b05      	ldr	r3, [pc, #20]	; (80023d4 <HAL_PWREx_EnableVddIO2+0x1c>)
 80023be:	685b      	ldr	r3, [r3, #4]
 80023c0:	4a04      	ldr	r2, [pc, #16]	; (80023d4 <HAL_PWREx_EnableVddIO2+0x1c>)
 80023c2:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80023c6:	6053      	str	r3, [r2, #4]
}
 80023c8:	bf00      	nop
 80023ca:	46bd      	mov	sp, r7
 80023cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023d0:	4770      	bx	lr
 80023d2:	bf00      	nop
 80023d4:	40007000 	.word	0x40007000

080023d8 <HAL_RCC_OscConfig>:
  * @note   If HSE failed to start, HSE should be disabled before recalling
            HAL_RCC_OscConfig().
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80023d8:	b580      	push	{r7, lr}
 80023da:	b088      	sub	sp, #32
 80023dc:	af00      	add	r7, sp, #0
 80023de:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 80023e0:	687b      	ldr	r3, [r7, #4]
 80023e2:	2b00      	cmp	r3, #0
 80023e4:	d102      	bne.n	80023ec <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 80023e6:	2301      	movs	r3, #1
 80023e8:	f000 bc08 	b.w	8002bfc <HAL_RCC_OscConfig+0x824>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 80023ec:	4b96      	ldr	r3, [pc, #600]	; (8002648 <HAL_RCC_OscConfig+0x270>)
 80023ee:	689b      	ldr	r3, [r3, #8]
 80023f0:	f003 030c 	and.w	r3, r3, #12
 80023f4:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 80023f6:	4b94      	ldr	r3, [pc, #592]	; (8002648 <HAL_RCC_OscConfig+0x270>)
 80023f8:	68db      	ldr	r3, [r3, #12]
 80023fa:	f003 0303 	and.w	r3, r3, #3
 80023fe:	617b      	str	r3, [r7, #20]

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8002400:	687b      	ldr	r3, [r7, #4]
 8002402:	681b      	ldr	r3, [r3, #0]
 8002404:	f003 0310 	and.w	r3, r3, #16
 8002408:	2b00      	cmp	r3, #0
 800240a:	f000 80e4 	beq.w	80025d6 <HAL_RCC_OscConfig+0x1fe>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 800240e:	69bb      	ldr	r3, [r7, #24]
 8002410:	2b00      	cmp	r3, #0
 8002412:	d007      	beq.n	8002424 <HAL_RCC_OscConfig+0x4c>
 8002414:	69bb      	ldr	r3, [r7, #24]
 8002416:	2b0c      	cmp	r3, #12
 8002418:	f040 808b 	bne.w	8002532 <HAL_RCC_OscConfig+0x15a>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 800241c:	697b      	ldr	r3, [r7, #20]
 800241e:	2b01      	cmp	r3, #1
 8002420:	f040 8087 	bne.w	8002532 <HAL_RCC_OscConfig+0x15a>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8002424:	4b88      	ldr	r3, [pc, #544]	; (8002648 <HAL_RCC_OscConfig+0x270>)
 8002426:	681b      	ldr	r3, [r3, #0]
 8002428:	f003 0302 	and.w	r3, r3, #2
 800242c:	2b00      	cmp	r3, #0
 800242e:	d005      	beq.n	800243c <HAL_RCC_OscConfig+0x64>
 8002430:	687b      	ldr	r3, [r7, #4]
 8002432:	699b      	ldr	r3, [r3, #24]
 8002434:	2b00      	cmp	r3, #0
 8002436:	d101      	bne.n	800243c <HAL_RCC_OscConfig+0x64>
      {
        return HAL_ERROR;
 8002438:	2301      	movs	r3, #1
 800243a:	e3df      	b.n	8002bfc <HAL_RCC_OscConfig+0x824>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 800243c:	687b      	ldr	r3, [r7, #4]
 800243e:	6a1a      	ldr	r2, [r3, #32]
 8002440:	4b81      	ldr	r3, [pc, #516]	; (8002648 <HAL_RCC_OscConfig+0x270>)
 8002442:	681b      	ldr	r3, [r3, #0]
 8002444:	f003 0308 	and.w	r3, r3, #8
 8002448:	2b00      	cmp	r3, #0
 800244a:	d004      	beq.n	8002456 <HAL_RCC_OscConfig+0x7e>
 800244c:	4b7e      	ldr	r3, [pc, #504]	; (8002648 <HAL_RCC_OscConfig+0x270>)
 800244e:	681b      	ldr	r3, [r3, #0]
 8002450:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8002454:	e005      	b.n	8002462 <HAL_RCC_OscConfig+0x8a>
 8002456:	4b7c      	ldr	r3, [pc, #496]	; (8002648 <HAL_RCC_OscConfig+0x270>)
 8002458:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800245c:	091b      	lsrs	r3, r3, #4
 800245e:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8002462:	4293      	cmp	r3, r2
 8002464:	d223      	bcs.n	80024ae <HAL_RCC_OscConfig+0xd6>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8002466:	687b      	ldr	r3, [r7, #4]
 8002468:	6a1b      	ldr	r3, [r3, #32]
 800246a:	4618      	mov	r0, r3
 800246c:	f000 fdca 	bl	8003004 <RCC_SetFlashLatencyFromMSIRange>
 8002470:	4603      	mov	r3, r0
 8002472:	2b00      	cmp	r3, #0
 8002474:	d001      	beq.n	800247a <HAL_RCC_OscConfig+0xa2>
          {
            return HAL_ERROR;
 8002476:	2301      	movs	r3, #1
 8002478:	e3c0      	b.n	8002bfc <HAL_RCC_OscConfig+0x824>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 800247a:	4b73      	ldr	r3, [pc, #460]	; (8002648 <HAL_RCC_OscConfig+0x270>)
 800247c:	681b      	ldr	r3, [r3, #0]
 800247e:	4a72      	ldr	r2, [pc, #456]	; (8002648 <HAL_RCC_OscConfig+0x270>)
 8002480:	f043 0308 	orr.w	r3, r3, #8
 8002484:	6013      	str	r3, [r2, #0]
 8002486:	4b70      	ldr	r3, [pc, #448]	; (8002648 <HAL_RCC_OscConfig+0x270>)
 8002488:	681b      	ldr	r3, [r3, #0]
 800248a:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 800248e:	687b      	ldr	r3, [r7, #4]
 8002490:	6a1b      	ldr	r3, [r3, #32]
 8002492:	496d      	ldr	r1, [pc, #436]	; (8002648 <HAL_RCC_OscConfig+0x270>)
 8002494:	4313      	orrs	r3, r2
 8002496:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8002498:	4b6b      	ldr	r3, [pc, #428]	; (8002648 <HAL_RCC_OscConfig+0x270>)
 800249a:	685b      	ldr	r3, [r3, #4]
 800249c:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 80024a0:	687b      	ldr	r3, [r7, #4]
 80024a2:	69db      	ldr	r3, [r3, #28]
 80024a4:	021b      	lsls	r3, r3, #8
 80024a6:	4968      	ldr	r1, [pc, #416]	; (8002648 <HAL_RCC_OscConfig+0x270>)
 80024a8:	4313      	orrs	r3, r2
 80024aa:	604b      	str	r3, [r1, #4]
 80024ac:	e025      	b.n	80024fa <HAL_RCC_OscConfig+0x122>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80024ae:	4b66      	ldr	r3, [pc, #408]	; (8002648 <HAL_RCC_OscConfig+0x270>)
 80024b0:	681b      	ldr	r3, [r3, #0]
 80024b2:	4a65      	ldr	r2, [pc, #404]	; (8002648 <HAL_RCC_OscConfig+0x270>)
 80024b4:	f043 0308 	orr.w	r3, r3, #8
 80024b8:	6013      	str	r3, [r2, #0]
 80024ba:	4b63      	ldr	r3, [pc, #396]	; (8002648 <HAL_RCC_OscConfig+0x270>)
 80024bc:	681b      	ldr	r3, [r3, #0]
 80024be:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80024c2:	687b      	ldr	r3, [r7, #4]
 80024c4:	6a1b      	ldr	r3, [r3, #32]
 80024c6:	4960      	ldr	r1, [pc, #384]	; (8002648 <HAL_RCC_OscConfig+0x270>)
 80024c8:	4313      	orrs	r3, r2
 80024ca:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80024cc:	4b5e      	ldr	r3, [pc, #376]	; (8002648 <HAL_RCC_OscConfig+0x270>)
 80024ce:	685b      	ldr	r3, [r3, #4]
 80024d0:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 80024d4:	687b      	ldr	r3, [r7, #4]
 80024d6:	69db      	ldr	r3, [r3, #28]
 80024d8:	021b      	lsls	r3, r3, #8
 80024da:	495b      	ldr	r1, [pc, #364]	; (8002648 <HAL_RCC_OscConfig+0x270>)
 80024dc:	4313      	orrs	r3, r2
 80024de:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if(sysclk_source == RCC_CFGR_SWS_MSI)
 80024e0:	69bb      	ldr	r3, [r7, #24]
 80024e2:	2b00      	cmp	r3, #0
 80024e4:	d109      	bne.n	80024fa <HAL_RCC_OscConfig+0x122>
          {
            if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 80024e6:	687b      	ldr	r3, [r7, #4]
 80024e8:	6a1b      	ldr	r3, [r3, #32]
 80024ea:	4618      	mov	r0, r3
 80024ec:	f000 fd8a 	bl	8003004 <RCC_SetFlashLatencyFromMSIRange>
 80024f0:	4603      	mov	r3, r0
 80024f2:	2b00      	cmp	r3, #0
 80024f4:	d001      	beq.n	80024fa <HAL_RCC_OscConfig+0x122>
            {
              return HAL_ERROR;
 80024f6:	2301      	movs	r3, #1
 80024f8:	e380      	b.n	8002bfc <HAL_RCC_OscConfig+0x824>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 80024fa:	f000 fcc1 	bl	8002e80 <HAL_RCC_GetSysClockFreq>
 80024fe:	4602      	mov	r2, r0
 8002500:	4b51      	ldr	r3, [pc, #324]	; (8002648 <HAL_RCC_OscConfig+0x270>)
 8002502:	689b      	ldr	r3, [r3, #8]
 8002504:	091b      	lsrs	r3, r3, #4
 8002506:	f003 030f 	and.w	r3, r3, #15
 800250a:	4950      	ldr	r1, [pc, #320]	; (800264c <HAL_RCC_OscConfig+0x274>)
 800250c:	5ccb      	ldrb	r3, [r1, r3]
 800250e:	f003 031f 	and.w	r3, r3, #31
 8002512:	fa22 f303 	lsr.w	r3, r2, r3
 8002516:	4a4e      	ldr	r2, [pc, #312]	; (8002650 <HAL_RCC_OscConfig+0x278>)
 8002518:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 800251a:	4b4e      	ldr	r3, [pc, #312]	; (8002654 <HAL_RCC_OscConfig+0x27c>)
 800251c:	681b      	ldr	r3, [r3, #0]
 800251e:	4618      	mov	r0, r3
 8002520:	f7ff f88e 	bl	8001640 <HAL_InitTick>
 8002524:	4603      	mov	r3, r0
 8002526:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 8002528:	7bfb      	ldrb	r3, [r7, #15]
 800252a:	2b00      	cmp	r3, #0
 800252c:	d052      	beq.n	80025d4 <HAL_RCC_OscConfig+0x1fc>
        {
          return status;
 800252e:	7bfb      	ldrb	r3, [r7, #15]
 8002530:	e364      	b.n	8002bfc <HAL_RCC_OscConfig+0x824>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 8002532:	687b      	ldr	r3, [r7, #4]
 8002534:	699b      	ldr	r3, [r3, #24]
 8002536:	2b00      	cmp	r3, #0
 8002538:	d032      	beq.n	80025a0 <HAL_RCC_OscConfig+0x1c8>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 800253a:	4b43      	ldr	r3, [pc, #268]	; (8002648 <HAL_RCC_OscConfig+0x270>)
 800253c:	681b      	ldr	r3, [r3, #0]
 800253e:	4a42      	ldr	r2, [pc, #264]	; (8002648 <HAL_RCC_OscConfig+0x270>)
 8002540:	f043 0301 	orr.w	r3, r3, #1
 8002544:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8002546:	f7ff f8cb 	bl	80016e0 <HAL_GetTick>
 800254a:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 800254c:	e008      	b.n	8002560 <HAL_RCC_OscConfig+0x188>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 800254e:	f7ff f8c7 	bl	80016e0 <HAL_GetTick>
 8002552:	4602      	mov	r2, r0
 8002554:	693b      	ldr	r3, [r7, #16]
 8002556:	1ad3      	subs	r3, r2, r3
 8002558:	2b02      	cmp	r3, #2
 800255a:	d901      	bls.n	8002560 <HAL_RCC_OscConfig+0x188>
          {
            return HAL_TIMEOUT;
 800255c:	2303      	movs	r3, #3
 800255e:	e34d      	b.n	8002bfc <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8002560:	4b39      	ldr	r3, [pc, #228]	; (8002648 <HAL_RCC_OscConfig+0x270>)
 8002562:	681b      	ldr	r3, [r3, #0]
 8002564:	f003 0302 	and.w	r3, r3, #2
 8002568:	2b00      	cmp	r3, #0
 800256a:	d0f0      	beq.n	800254e <HAL_RCC_OscConfig+0x176>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 800256c:	4b36      	ldr	r3, [pc, #216]	; (8002648 <HAL_RCC_OscConfig+0x270>)
 800256e:	681b      	ldr	r3, [r3, #0]
 8002570:	4a35      	ldr	r2, [pc, #212]	; (8002648 <HAL_RCC_OscConfig+0x270>)
 8002572:	f043 0308 	orr.w	r3, r3, #8
 8002576:	6013      	str	r3, [r2, #0]
 8002578:	4b33      	ldr	r3, [pc, #204]	; (8002648 <HAL_RCC_OscConfig+0x270>)
 800257a:	681b      	ldr	r3, [r3, #0]
 800257c:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8002580:	687b      	ldr	r3, [r7, #4]
 8002582:	6a1b      	ldr	r3, [r3, #32]
 8002584:	4930      	ldr	r1, [pc, #192]	; (8002648 <HAL_RCC_OscConfig+0x270>)
 8002586:	4313      	orrs	r3, r2
 8002588:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 800258a:	4b2f      	ldr	r3, [pc, #188]	; (8002648 <HAL_RCC_OscConfig+0x270>)
 800258c:	685b      	ldr	r3, [r3, #4]
 800258e:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 8002592:	687b      	ldr	r3, [r7, #4]
 8002594:	69db      	ldr	r3, [r3, #28]
 8002596:	021b      	lsls	r3, r3, #8
 8002598:	492b      	ldr	r1, [pc, #172]	; (8002648 <HAL_RCC_OscConfig+0x270>)
 800259a:	4313      	orrs	r3, r2
 800259c:	604b      	str	r3, [r1, #4]
 800259e:	e01a      	b.n	80025d6 <HAL_RCC_OscConfig+0x1fe>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 80025a0:	4b29      	ldr	r3, [pc, #164]	; (8002648 <HAL_RCC_OscConfig+0x270>)
 80025a2:	681b      	ldr	r3, [r3, #0]
 80025a4:	4a28      	ldr	r2, [pc, #160]	; (8002648 <HAL_RCC_OscConfig+0x270>)
 80025a6:	f023 0301 	bic.w	r3, r3, #1
 80025aa:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 80025ac:	f7ff f898 	bl	80016e0 <HAL_GetTick>
 80025b0:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 80025b2:	e008      	b.n	80025c6 <HAL_RCC_OscConfig+0x1ee>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 80025b4:	f7ff f894 	bl	80016e0 <HAL_GetTick>
 80025b8:	4602      	mov	r2, r0
 80025ba:	693b      	ldr	r3, [r7, #16]
 80025bc:	1ad3      	subs	r3, r2, r3
 80025be:	2b02      	cmp	r3, #2
 80025c0:	d901      	bls.n	80025c6 <HAL_RCC_OscConfig+0x1ee>
          {
            return HAL_TIMEOUT;
 80025c2:	2303      	movs	r3, #3
 80025c4:	e31a      	b.n	8002bfc <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 80025c6:	4b20      	ldr	r3, [pc, #128]	; (8002648 <HAL_RCC_OscConfig+0x270>)
 80025c8:	681b      	ldr	r3, [r3, #0]
 80025ca:	f003 0302 	and.w	r3, r3, #2
 80025ce:	2b00      	cmp	r3, #0
 80025d0:	d1f0      	bne.n	80025b4 <HAL_RCC_OscConfig+0x1dc>
 80025d2:	e000      	b.n	80025d6 <HAL_RCC_OscConfig+0x1fe>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 80025d4:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80025d6:	687b      	ldr	r3, [r7, #4]
 80025d8:	681b      	ldr	r3, [r3, #0]
 80025da:	f003 0301 	and.w	r3, r3, #1
 80025de:	2b00      	cmp	r3, #0
 80025e0:	d073      	beq.n	80026ca <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 80025e2:	69bb      	ldr	r3, [r7, #24]
 80025e4:	2b08      	cmp	r3, #8
 80025e6:	d005      	beq.n	80025f4 <HAL_RCC_OscConfig+0x21c>
 80025e8:	69bb      	ldr	r3, [r7, #24]
 80025ea:	2b0c      	cmp	r3, #12
 80025ec:	d10e      	bne.n	800260c <HAL_RCC_OscConfig+0x234>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 80025ee:	697b      	ldr	r3, [r7, #20]
 80025f0:	2b03      	cmp	r3, #3
 80025f2:	d10b      	bne.n	800260c <HAL_RCC_OscConfig+0x234>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80025f4:	4b14      	ldr	r3, [pc, #80]	; (8002648 <HAL_RCC_OscConfig+0x270>)
 80025f6:	681b      	ldr	r3, [r3, #0]
 80025f8:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80025fc:	2b00      	cmp	r3, #0
 80025fe:	d063      	beq.n	80026c8 <HAL_RCC_OscConfig+0x2f0>
 8002600:	687b      	ldr	r3, [r7, #4]
 8002602:	685b      	ldr	r3, [r3, #4]
 8002604:	2b00      	cmp	r3, #0
 8002606:	d15f      	bne.n	80026c8 <HAL_RCC_OscConfig+0x2f0>
      {
        return HAL_ERROR;
 8002608:	2301      	movs	r3, #1
 800260a:	e2f7      	b.n	8002bfc <HAL_RCC_OscConfig+0x824>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800260c:	687b      	ldr	r3, [r7, #4]
 800260e:	685b      	ldr	r3, [r3, #4]
 8002610:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002614:	d106      	bne.n	8002624 <HAL_RCC_OscConfig+0x24c>
 8002616:	4b0c      	ldr	r3, [pc, #48]	; (8002648 <HAL_RCC_OscConfig+0x270>)
 8002618:	681b      	ldr	r3, [r3, #0]
 800261a:	4a0b      	ldr	r2, [pc, #44]	; (8002648 <HAL_RCC_OscConfig+0x270>)
 800261c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002620:	6013      	str	r3, [r2, #0]
 8002622:	e025      	b.n	8002670 <HAL_RCC_OscConfig+0x298>
 8002624:	687b      	ldr	r3, [r7, #4]
 8002626:	685b      	ldr	r3, [r3, #4]
 8002628:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 800262c:	d114      	bne.n	8002658 <HAL_RCC_OscConfig+0x280>
 800262e:	4b06      	ldr	r3, [pc, #24]	; (8002648 <HAL_RCC_OscConfig+0x270>)
 8002630:	681b      	ldr	r3, [r3, #0]
 8002632:	4a05      	ldr	r2, [pc, #20]	; (8002648 <HAL_RCC_OscConfig+0x270>)
 8002634:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8002638:	6013      	str	r3, [r2, #0]
 800263a:	4b03      	ldr	r3, [pc, #12]	; (8002648 <HAL_RCC_OscConfig+0x270>)
 800263c:	681b      	ldr	r3, [r3, #0]
 800263e:	4a02      	ldr	r2, [pc, #8]	; (8002648 <HAL_RCC_OscConfig+0x270>)
 8002640:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002644:	6013      	str	r3, [r2, #0]
 8002646:	e013      	b.n	8002670 <HAL_RCC_OscConfig+0x298>
 8002648:	40021000 	.word	0x40021000
 800264c:	0800a9bc 	.word	0x0800a9bc
 8002650:	20000000 	.word	0x20000000
 8002654:	20000004 	.word	0x20000004
 8002658:	4ba0      	ldr	r3, [pc, #640]	; (80028dc <HAL_RCC_OscConfig+0x504>)
 800265a:	681b      	ldr	r3, [r3, #0]
 800265c:	4a9f      	ldr	r2, [pc, #636]	; (80028dc <HAL_RCC_OscConfig+0x504>)
 800265e:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8002662:	6013      	str	r3, [r2, #0]
 8002664:	4b9d      	ldr	r3, [pc, #628]	; (80028dc <HAL_RCC_OscConfig+0x504>)
 8002666:	681b      	ldr	r3, [r3, #0]
 8002668:	4a9c      	ldr	r2, [pc, #624]	; (80028dc <HAL_RCC_OscConfig+0x504>)
 800266a:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800266e:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8002670:	687b      	ldr	r3, [r7, #4]
 8002672:	685b      	ldr	r3, [r3, #4]
 8002674:	2b00      	cmp	r3, #0
 8002676:	d013      	beq.n	80026a0 <HAL_RCC_OscConfig+0x2c8>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002678:	f7ff f832 	bl	80016e0 <HAL_GetTick>
 800267c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800267e:	e008      	b.n	8002692 <HAL_RCC_OscConfig+0x2ba>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002680:	f7ff f82e 	bl	80016e0 <HAL_GetTick>
 8002684:	4602      	mov	r2, r0
 8002686:	693b      	ldr	r3, [r7, #16]
 8002688:	1ad3      	subs	r3, r2, r3
 800268a:	2b64      	cmp	r3, #100	; 0x64
 800268c:	d901      	bls.n	8002692 <HAL_RCC_OscConfig+0x2ba>
          {
            return HAL_TIMEOUT;
 800268e:	2303      	movs	r3, #3
 8002690:	e2b4      	b.n	8002bfc <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8002692:	4b92      	ldr	r3, [pc, #584]	; (80028dc <HAL_RCC_OscConfig+0x504>)
 8002694:	681b      	ldr	r3, [r3, #0]
 8002696:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800269a:	2b00      	cmp	r3, #0
 800269c:	d0f0      	beq.n	8002680 <HAL_RCC_OscConfig+0x2a8>
 800269e:	e014      	b.n	80026ca <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80026a0:	f7ff f81e 	bl	80016e0 <HAL_GetTick>
 80026a4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 80026a6:	e008      	b.n	80026ba <HAL_RCC_OscConfig+0x2e2>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80026a8:	f7ff f81a 	bl	80016e0 <HAL_GetTick>
 80026ac:	4602      	mov	r2, r0
 80026ae:	693b      	ldr	r3, [r7, #16]
 80026b0:	1ad3      	subs	r3, r2, r3
 80026b2:	2b64      	cmp	r3, #100	; 0x64
 80026b4:	d901      	bls.n	80026ba <HAL_RCC_OscConfig+0x2e2>
          {
            return HAL_TIMEOUT;
 80026b6:	2303      	movs	r3, #3
 80026b8:	e2a0      	b.n	8002bfc <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 80026ba:	4b88      	ldr	r3, [pc, #544]	; (80028dc <HAL_RCC_OscConfig+0x504>)
 80026bc:	681b      	ldr	r3, [r3, #0]
 80026be:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80026c2:	2b00      	cmp	r3, #0
 80026c4:	d1f0      	bne.n	80026a8 <HAL_RCC_OscConfig+0x2d0>
 80026c6:	e000      	b.n	80026ca <HAL_RCC_OscConfig+0x2f2>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80026c8:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80026ca:	687b      	ldr	r3, [r7, #4]
 80026cc:	681b      	ldr	r3, [r3, #0]
 80026ce:	f003 0302 	and.w	r3, r3, #2
 80026d2:	2b00      	cmp	r3, #0
 80026d4:	d060      	beq.n	8002798 <HAL_RCC_OscConfig+0x3c0>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 80026d6:	69bb      	ldr	r3, [r7, #24]
 80026d8:	2b04      	cmp	r3, #4
 80026da:	d005      	beq.n	80026e8 <HAL_RCC_OscConfig+0x310>
 80026dc:	69bb      	ldr	r3, [r7, #24]
 80026de:	2b0c      	cmp	r3, #12
 80026e0:	d119      	bne.n	8002716 <HAL_RCC_OscConfig+0x33e>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 80026e2:	697b      	ldr	r3, [r7, #20]
 80026e4:	2b02      	cmp	r3, #2
 80026e6:	d116      	bne.n	8002716 <HAL_RCC_OscConfig+0x33e>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80026e8:	4b7c      	ldr	r3, [pc, #496]	; (80028dc <HAL_RCC_OscConfig+0x504>)
 80026ea:	681b      	ldr	r3, [r3, #0]
 80026ec:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80026f0:	2b00      	cmp	r3, #0
 80026f2:	d005      	beq.n	8002700 <HAL_RCC_OscConfig+0x328>
 80026f4:	687b      	ldr	r3, [r7, #4]
 80026f6:	68db      	ldr	r3, [r3, #12]
 80026f8:	2b00      	cmp	r3, #0
 80026fa:	d101      	bne.n	8002700 <HAL_RCC_OscConfig+0x328>
      {
        return HAL_ERROR;
 80026fc:	2301      	movs	r3, #1
 80026fe:	e27d      	b.n	8002bfc <HAL_RCC_OscConfig+0x824>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002700:	4b76      	ldr	r3, [pc, #472]	; (80028dc <HAL_RCC_OscConfig+0x504>)
 8002702:	685b      	ldr	r3, [r3, #4]
 8002704:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 8002708:	687b      	ldr	r3, [r7, #4]
 800270a:	691b      	ldr	r3, [r3, #16]
 800270c:	061b      	lsls	r3, r3, #24
 800270e:	4973      	ldr	r1, [pc, #460]	; (80028dc <HAL_RCC_OscConfig+0x504>)
 8002710:	4313      	orrs	r3, r2
 8002712:	604b      	str	r3, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8002714:	e040      	b.n	8002798 <HAL_RCC_OscConfig+0x3c0>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8002716:	687b      	ldr	r3, [r7, #4]
 8002718:	68db      	ldr	r3, [r3, #12]
 800271a:	2b00      	cmp	r3, #0
 800271c:	d023      	beq.n	8002766 <HAL_RCC_OscConfig+0x38e>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800271e:	4b6f      	ldr	r3, [pc, #444]	; (80028dc <HAL_RCC_OscConfig+0x504>)
 8002720:	681b      	ldr	r3, [r3, #0]
 8002722:	4a6e      	ldr	r2, [pc, #440]	; (80028dc <HAL_RCC_OscConfig+0x504>)
 8002724:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002728:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800272a:	f7fe ffd9 	bl	80016e0 <HAL_GetTick>
 800272e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8002730:	e008      	b.n	8002744 <HAL_RCC_OscConfig+0x36c>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002732:	f7fe ffd5 	bl	80016e0 <HAL_GetTick>
 8002736:	4602      	mov	r2, r0
 8002738:	693b      	ldr	r3, [r7, #16]
 800273a:	1ad3      	subs	r3, r2, r3
 800273c:	2b02      	cmp	r3, #2
 800273e:	d901      	bls.n	8002744 <HAL_RCC_OscConfig+0x36c>
          {
            return HAL_TIMEOUT;
 8002740:	2303      	movs	r3, #3
 8002742:	e25b      	b.n	8002bfc <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8002744:	4b65      	ldr	r3, [pc, #404]	; (80028dc <HAL_RCC_OscConfig+0x504>)
 8002746:	681b      	ldr	r3, [r3, #0]
 8002748:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800274c:	2b00      	cmp	r3, #0
 800274e:	d0f0      	beq.n	8002732 <HAL_RCC_OscConfig+0x35a>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002750:	4b62      	ldr	r3, [pc, #392]	; (80028dc <HAL_RCC_OscConfig+0x504>)
 8002752:	685b      	ldr	r3, [r3, #4]
 8002754:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 8002758:	687b      	ldr	r3, [r7, #4]
 800275a:	691b      	ldr	r3, [r3, #16]
 800275c:	061b      	lsls	r3, r3, #24
 800275e:	495f      	ldr	r1, [pc, #380]	; (80028dc <HAL_RCC_OscConfig+0x504>)
 8002760:	4313      	orrs	r3, r2
 8002762:	604b      	str	r3, [r1, #4]
 8002764:	e018      	b.n	8002798 <HAL_RCC_OscConfig+0x3c0>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8002766:	4b5d      	ldr	r3, [pc, #372]	; (80028dc <HAL_RCC_OscConfig+0x504>)
 8002768:	681b      	ldr	r3, [r3, #0]
 800276a:	4a5c      	ldr	r2, [pc, #368]	; (80028dc <HAL_RCC_OscConfig+0x504>)
 800276c:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8002770:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002772:	f7fe ffb5 	bl	80016e0 <HAL_GetTick>
 8002776:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8002778:	e008      	b.n	800278c <HAL_RCC_OscConfig+0x3b4>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800277a:	f7fe ffb1 	bl	80016e0 <HAL_GetTick>
 800277e:	4602      	mov	r2, r0
 8002780:	693b      	ldr	r3, [r7, #16]
 8002782:	1ad3      	subs	r3, r2, r3
 8002784:	2b02      	cmp	r3, #2
 8002786:	d901      	bls.n	800278c <HAL_RCC_OscConfig+0x3b4>
          {
            return HAL_TIMEOUT;
 8002788:	2303      	movs	r3, #3
 800278a:	e237      	b.n	8002bfc <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 800278c:	4b53      	ldr	r3, [pc, #332]	; (80028dc <HAL_RCC_OscConfig+0x504>)
 800278e:	681b      	ldr	r3, [r3, #0]
 8002790:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002794:	2b00      	cmp	r3, #0
 8002796:	d1f0      	bne.n	800277a <HAL_RCC_OscConfig+0x3a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002798:	687b      	ldr	r3, [r7, #4]
 800279a:	681b      	ldr	r3, [r3, #0]
 800279c:	f003 0308 	and.w	r3, r3, #8
 80027a0:	2b00      	cmp	r3, #0
 80027a2:	d03c      	beq.n	800281e <HAL_RCC_OscConfig+0x446>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80027a4:	687b      	ldr	r3, [r7, #4]
 80027a6:	695b      	ldr	r3, [r3, #20]
 80027a8:	2b00      	cmp	r3, #0
 80027aa:	d01c      	beq.n	80027e6 <HAL_RCC_OscConfig+0x40e>
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, RCC_OscInitStruct->LSIDiv);
      }
#endif /* RCC_CSR_LSIPREDIV */

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80027ac:	4b4b      	ldr	r3, [pc, #300]	; (80028dc <HAL_RCC_OscConfig+0x504>)
 80027ae:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80027b2:	4a4a      	ldr	r2, [pc, #296]	; (80028dc <HAL_RCC_OscConfig+0x504>)
 80027b4:	f043 0301 	orr.w	r3, r3, #1
 80027b8:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80027bc:	f7fe ff90 	bl	80016e0 <HAL_GetTick>
 80027c0:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 80027c2:	e008      	b.n	80027d6 <HAL_RCC_OscConfig+0x3fe>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80027c4:	f7fe ff8c 	bl	80016e0 <HAL_GetTick>
 80027c8:	4602      	mov	r2, r0
 80027ca:	693b      	ldr	r3, [r7, #16]
 80027cc:	1ad3      	subs	r3, r2, r3
 80027ce:	2b02      	cmp	r3, #2
 80027d0:	d901      	bls.n	80027d6 <HAL_RCC_OscConfig+0x3fe>
        {
          return HAL_TIMEOUT;
 80027d2:	2303      	movs	r3, #3
 80027d4:	e212      	b.n	8002bfc <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 80027d6:	4b41      	ldr	r3, [pc, #260]	; (80028dc <HAL_RCC_OscConfig+0x504>)
 80027d8:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80027dc:	f003 0302 	and.w	r3, r3, #2
 80027e0:	2b00      	cmp	r3, #0
 80027e2:	d0ef      	beq.n	80027c4 <HAL_RCC_OscConfig+0x3ec>
 80027e4:	e01b      	b.n	800281e <HAL_RCC_OscConfig+0x446>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80027e6:	4b3d      	ldr	r3, [pc, #244]	; (80028dc <HAL_RCC_OscConfig+0x504>)
 80027e8:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80027ec:	4a3b      	ldr	r2, [pc, #236]	; (80028dc <HAL_RCC_OscConfig+0x504>)
 80027ee:	f023 0301 	bic.w	r3, r3, #1
 80027f2:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80027f6:	f7fe ff73 	bl	80016e0 <HAL_GetTick>
 80027fa:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 80027fc:	e008      	b.n	8002810 <HAL_RCC_OscConfig+0x438>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80027fe:	f7fe ff6f 	bl	80016e0 <HAL_GetTick>
 8002802:	4602      	mov	r2, r0
 8002804:	693b      	ldr	r3, [r7, #16]
 8002806:	1ad3      	subs	r3, r2, r3
 8002808:	2b02      	cmp	r3, #2
 800280a:	d901      	bls.n	8002810 <HAL_RCC_OscConfig+0x438>
        {
          return HAL_TIMEOUT;
 800280c:	2303      	movs	r3, #3
 800280e:	e1f5      	b.n	8002bfc <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8002810:	4b32      	ldr	r3, [pc, #200]	; (80028dc <HAL_RCC_OscConfig+0x504>)
 8002812:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8002816:	f003 0302 	and.w	r3, r3, #2
 800281a:	2b00      	cmp	r3, #0
 800281c:	d1ef      	bne.n	80027fe <HAL_RCC_OscConfig+0x426>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800281e:	687b      	ldr	r3, [r7, #4]
 8002820:	681b      	ldr	r3, [r3, #0]
 8002822:	f003 0304 	and.w	r3, r3, #4
 8002826:	2b00      	cmp	r3, #0
 8002828:	f000 80a6 	beq.w	8002978 <HAL_RCC_OscConfig+0x5a0>
  {
    FlagStatus       pwrclkchanged = RESET;
 800282c:	2300      	movs	r3, #0
 800282e:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 8002830:	4b2a      	ldr	r3, [pc, #168]	; (80028dc <HAL_RCC_OscConfig+0x504>)
 8002832:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002834:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002838:	2b00      	cmp	r3, #0
 800283a:	d10d      	bne.n	8002858 <HAL_RCC_OscConfig+0x480>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800283c:	4b27      	ldr	r3, [pc, #156]	; (80028dc <HAL_RCC_OscConfig+0x504>)
 800283e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002840:	4a26      	ldr	r2, [pc, #152]	; (80028dc <HAL_RCC_OscConfig+0x504>)
 8002842:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002846:	6593      	str	r3, [r2, #88]	; 0x58
 8002848:	4b24      	ldr	r3, [pc, #144]	; (80028dc <HAL_RCC_OscConfig+0x504>)
 800284a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800284c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002850:	60bb      	str	r3, [r7, #8]
 8002852:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8002854:	2301      	movs	r3, #1
 8002856:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8002858:	4b21      	ldr	r3, [pc, #132]	; (80028e0 <HAL_RCC_OscConfig+0x508>)
 800285a:	681b      	ldr	r3, [r3, #0]
 800285c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002860:	2b00      	cmp	r3, #0
 8002862:	d118      	bne.n	8002896 <HAL_RCC_OscConfig+0x4be>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8002864:	4b1e      	ldr	r3, [pc, #120]	; (80028e0 <HAL_RCC_OscConfig+0x508>)
 8002866:	681b      	ldr	r3, [r3, #0]
 8002868:	4a1d      	ldr	r2, [pc, #116]	; (80028e0 <HAL_RCC_OscConfig+0x508>)
 800286a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800286e:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002870:	f7fe ff36 	bl	80016e0 <HAL_GetTick>
 8002874:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8002876:	e008      	b.n	800288a <HAL_RCC_OscConfig+0x4b2>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002878:	f7fe ff32 	bl	80016e0 <HAL_GetTick>
 800287c:	4602      	mov	r2, r0
 800287e:	693b      	ldr	r3, [r7, #16]
 8002880:	1ad3      	subs	r3, r2, r3
 8002882:	2b02      	cmp	r3, #2
 8002884:	d901      	bls.n	800288a <HAL_RCC_OscConfig+0x4b2>
        {
          return HAL_TIMEOUT;
 8002886:	2303      	movs	r3, #3
 8002888:	e1b8      	b.n	8002bfc <HAL_RCC_OscConfig+0x824>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800288a:	4b15      	ldr	r3, [pc, #84]	; (80028e0 <HAL_RCC_OscConfig+0x508>)
 800288c:	681b      	ldr	r3, [r3, #0]
 800288e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002892:	2b00      	cmp	r3, #0
 8002894:	d0f0      	beq.n	8002878 <HAL_RCC_OscConfig+0x4a0>
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
    }
#else
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002896:	687b      	ldr	r3, [r7, #4]
 8002898:	689b      	ldr	r3, [r3, #8]
 800289a:	2b01      	cmp	r3, #1
 800289c:	d108      	bne.n	80028b0 <HAL_RCC_OscConfig+0x4d8>
 800289e:	4b0f      	ldr	r3, [pc, #60]	; (80028dc <HAL_RCC_OscConfig+0x504>)
 80028a0:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80028a4:	4a0d      	ldr	r2, [pc, #52]	; (80028dc <HAL_RCC_OscConfig+0x504>)
 80028a6:	f043 0301 	orr.w	r3, r3, #1
 80028aa:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 80028ae:	e029      	b.n	8002904 <HAL_RCC_OscConfig+0x52c>
 80028b0:	687b      	ldr	r3, [r7, #4]
 80028b2:	689b      	ldr	r3, [r3, #8]
 80028b4:	2b05      	cmp	r3, #5
 80028b6:	d115      	bne.n	80028e4 <HAL_RCC_OscConfig+0x50c>
 80028b8:	4b08      	ldr	r3, [pc, #32]	; (80028dc <HAL_RCC_OscConfig+0x504>)
 80028ba:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80028be:	4a07      	ldr	r2, [pc, #28]	; (80028dc <HAL_RCC_OscConfig+0x504>)
 80028c0:	f043 0304 	orr.w	r3, r3, #4
 80028c4:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 80028c8:	4b04      	ldr	r3, [pc, #16]	; (80028dc <HAL_RCC_OscConfig+0x504>)
 80028ca:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80028ce:	4a03      	ldr	r2, [pc, #12]	; (80028dc <HAL_RCC_OscConfig+0x504>)
 80028d0:	f043 0301 	orr.w	r3, r3, #1
 80028d4:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 80028d8:	e014      	b.n	8002904 <HAL_RCC_OscConfig+0x52c>
 80028da:	bf00      	nop
 80028dc:	40021000 	.word	0x40021000
 80028e0:	40007000 	.word	0x40007000
 80028e4:	4b9d      	ldr	r3, [pc, #628]	; (8002b5c <HAL_RCC_OscConfig+0x784>)
 80028e6:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80028ea:	4a9c      	ldr	r2, [pc, #624]	; (8002b5c <HAL_RCC_OscConfig+0x784>)
 80028ec:	f023 0301 	bic.w	r3, r3, #1
 80028f0:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 80028f4:	4b99      	ldr	r3, [pc, #612]	; (8002b5c <HAL_RCC_OscConfig+0x784>)
 80028f6:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80028fa:	4a98      	ldr	r2, [pc, #608]	; (8002b5c <HAL_RCC_OscConfig+0x784>)
 80028fc:	f023 0304 	bic.w	r3, r3, #4
 8002900:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
#endif /* RCC_BDCR_LSESYSDIS */

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8002904:	687b      	ldr	r3, [r7, #4]
 8002906:	689b      	ldr	r3, [r3, #8]
 8002908:	2b00      	cmp	r3, #0
 800290a:	d016      	beq.n	800293a <HAL_RCC_OscConfig+0x562>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800290c:	f7fe fee8 	bl	80016e0 <HAL_GetTick>
 8002910:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8002912:	e00a      	b.n	800292a <HAL_RCC_OscConfig+0x552>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002914:	f7fe fee4 	bl	80016e0 <HAL_GetTick>
 8002918:	4602      	mov	r2, r0
 800291a:	693b      	ldr	r3, [r7, #16]
 800291c:	1ad3      	subs	r3, r2, r3
 800291e:	f241 3288 	movw	r2, #5000	; 0x1388
 8002922:	4293      	cmp	r3, r2
 8002924:	d901      	bls.n	800292a <HAL_RCC_OscConfig+0x552>
        {
          return HAL_TIMEOUT;
 8002926:	2303      	movs	r3, #3
 8002928:	e168      	b.n	8002bfc <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800292a:	4b8c      	ldr	r3, [pc, #560]	; (8002b5c <HAL_RCC_OscConfig+0x784>)
 800292c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002930:	f003 0302 	and.w	r3, r3, #2
 8002934:	2b00      	cmp	r3, #0
 8002936:	d0ed      	beq.n	8002914 <HAL_RCC_OscConfig+0x53c>
 8002938:	e015      	b.n	8002966 <HAL_RCC_OscConfig+0x58e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800293a:	f7fe fed1 	bl	80016e0 <HAL_GetTick>
 800293e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8002940:	e00a      	b.n	8002958 <HAL_RCC_OscConfig+0x580>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002942:	f7fe fecd 	bl	80016e0 <HAL_GetTick>
 8002946:	4602      	mov	r2, r0
 8002948:	693b      	ldr	r3, [r7, #16]
 800294a:	1ad3      	subs	r3, r2, r3
 800294c:	f241 3288 	movw	r2, #5000	; 0x1388
 8002950:	4293      	cmp	r3, r2
 8002952:	d901      	bls.n	8002958 <HAL_RCC_OscConfig+0x580>
        {
          return HAL_TIMEOUT;
 8002954:	2303      	movs	r3, #3
 8002956:	e151      	b.n	8002bfc <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8002958:	4b80      	ldr	r3, [pc, #512]	; (8002b5c <HAL_RCC_OscConfig+0x784>)
 800295a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800295e:	f003 0302 	and.w	r3, r3, #2
 8002962:	2b00      	cmp	r3, #0
 8002964:	d1ed      	bne.n	8002942 <HAL_RCC_OscConfig+0x56a>
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
#endif /* RCC_BDCR_LSESYSDIS */
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8002966:	7ffb      	ldrb	r3, [r7, #31]
 8002968:	2b01      	cmp	r3, #1
 800296a:	d105      	bne.n	8002978 <HAL_RCC_OscConfig+0x5a0>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800296c:	4b7b      	ldr	r3, [pc, #492]	; (8002b5c <HAL_RCC_OscConfig+0x784>)
 800296e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002970:	4a7a      	ldr	r2, [pc, #488]	; (8002b5c <HAL_RCC_OscConfig+0x784>)
 8002972:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8002976:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }
#if defined(RCC_HSI48_SUPPORT)
  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8002978:	687b      	ldr	r3, [r7, #4]
 800297a:	681b      	ldr	r3, [r3, #0]
 800297c:	f003 0320 	and.w	r3, r3, #32
 8002980:	2b00      	cmp	r3, #0
 8002982:	d03c      	beq.n	80029fe <HAL_RCC_OscConfig+0x626>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the LSI State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 8002984:	687b      	ldr	r3, [r7, #4]
 8002986:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002988:	2b00      	cmp	r3, #0
 800298a:	d01c      	beq.n	80029c6 <HAL_RCC_OscConfig+0x5ee>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 800298c:	4b73      	ldr	r3, [pc, #460]	; (8002b5c <HAL_RCC_OscConfig+0x784>)
 800298e:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8002992:	4a72      	ldr	r2, [pc, #456]	; (8002b5c <HAL_RCC_OscConfig+0x784>)
 8002994:	f043 0301 	orr.w	r3, r3, #1
 8002998:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800299c:	f7fe fea0 	bl	80016e0 <HAL_GetTick>
 80029a0:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 80029a2:	e008      	b.n	80029b6 <HAL_RCC_OscConfig+0x5de>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 80029a4:	f7fe fe9c 	bl	80016e0 <HAL_GetTick>
 80029a8:	4602      	mov	r2, r0
 80029aa:	693b      	ldr	r3, [r7, #16]
 80029ac:	1ad3      	subs	r3, r2, r3
 80029ae:	2b02      	cmp	r3, #2
 80029b0:	d901      	bls.n	80029b6 <HAL_RCC_OscConfig+0x5de>
        {
          return HAL_TIMEOUT;
 80029b2:	2303      	movs	r3, #3
 80029b4:	e122      	b.n	8002bfc <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 80029b6:	4b69      	ldr	r3, [pc, #420]	; (8002b5c <HAL_RCC_OscConfig+0x784>)
 80029b8:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 80029bc:	f003 0302 	and.w	r3, r3, #2
 80029c0:	2b00      	cmp	r3, #0
 80029c2:	d0ef      	beq.n	80029a4 <HAL_RCC_OscConfig+0x5cc>
 80029c4:	e01b      	b.n	80029fe <HAL_RCC_OscConfig+0x626>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 80029c6:	4b65      	ldr	r3, [pc, #404]	; (8002b5c <HAL_RCC_OscConfig+0x784>)
 80029c8:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 80029cc:	4a63      	ldr	r2, [pc, #396]	; (8002b5c <HAL_RCC_OscConfig+0x784>)
 80029ce:	f023 0301 	bic.w	r3, r3, #1
 80029d2:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80029d6:	f7fe fe83 	bl	80016e0 <HAL_GetTick>
 80029da:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is disabled */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 80029dc:	e008      	b.n	80029f0 <HAL_RCC_OscConfig+0x618>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 80029de:	f7fe fe7f 	bl	80016e0 <HAL_GetTick>
 80029e2:	4602      	mov	r2, r0
 80029e4:	693b      	ldr	r3, [r7, #16]
 80029e6:	1ad3      	subs	r3, r2, r3
 80029e8:	2b02      	cmp	r3, #2
 80029ea:	d901      	bls.n	80029f0 <HAL_RCC_OscConfig+0x618>
        {
          return HAL_TIMEOUT;
 80029ec:	2303      	movs	r3, #3
 80029ee:	e105      	b.n	8002bfc <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 80029f0:	4b5a      	ldr	r3, [pc, #360]	; (8002b5c <HAL_RCC_OscConfig+0x784>)
 80029f2:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 80029f6:	f003 0302 	and.w	r3, r3, #2
 80029fa:	2b00      	cmp	r3, #0
 80029fc:	d1ef      	bne.n	80029de <HAL_RCC_OscConfig+0x606>
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 80029fe:	687b      	ldr	r3, [r7, #4]
 8002a00:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002a02:	2b00      	cmp	r3, #0
 8002a04:	f000 80f9 	beq.w	8002bfa <HAL_RCC_OscConfig+0x822>
  {
    /* PLL On ? */
    if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8002a08:	687b      	ldr	r3, [r7, #4]
 8002a0a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002a0c:	2b02      	cmp	r3, #2
 8002a0e:	f040 80cf 	bne.w	8002bb0 <HAL_RCC_OscConfig+0x7d8>
#endif /* RCC_PLLP_SUPPORT */
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is the unchanged */
      pll_config = RCC->PLLCFGR;
 8002a12:	4b52      	ldr	r3, [pc, #328]	; (8002b5c <HAL_RCC_OscConfig+0x784>)
 8002a14:	68db      	ldr	r3, [r3, #12]
 8002a16:	617b      	str	r3, [r7, #20]
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8002a18:	697b      	ldr	r3, [r7, #20]
 8002a1a:	f003 0203 	and.w	r2, r3, #3
 8002a1e:	687b      	ldr	r3, [r7, #4]
 8002a20:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002a22:	429a      	cmp	r2, r3
 8002a24:	d12c      	bne.n	8002a80 <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8002a26:	697b      	ldr	r3, [r7, #20]
 8002a28:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 8002a2c:	687b      	ldr	r3, [r7, #4]
 8002a2e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002a30:	3b01      	subs	r3, #1
 8002a32:	011b      	lsls	r3, r3, #4
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8002a34:	429a      	cmp	r2, r3
 8002a36:	d123      	bne.n	8002a80 <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8002a38:	697b      	ldr	r3, [r7, #20]
 8002a3a:	f403 42fe 	and.w	r2, r3, #32512	; 0x7f00
 8002a3e:	687b      	ldr	r3, [r7, #4]
 8002a40:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002a42:	021b      	lsls	r3, r3, #8
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8002a44:	429a      	cmp	r2, r3
 8002a46:	d11b      	bne.n	8002a80 <HAL_RCC_OscConfig+0x6a8>
#if defined(RCC_PLLP_SUPPORT)
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8002a48:	697b      	ldr	r3, [r7, #20]
 8002a4a:	f003 4278 	and.w	r2, r3, #4160749568	; 0xf8000000
 8002a4e:	687b      	ldr	r3, [r7, #4]
 8002a50:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002a52:	06db      	lsls	r3, r3, #27
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8002a54:	429a      	cmp	r2, r3
 8002a56:	d113      	bne.n	8002a80 <HAL_RCC_OscConfig+0x6a8>
#else
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
#endif
#endif
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8002a58:	697b      	ldr	r3, [r7, #20]
 8002a5a:	f403 02c0 	and.w	r2, r3, #6291456	; 0x600000
 8002a5e:	687b      	ldr	r3, [r7, #4]
 8002a60:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002a62:	085b      	lsrs	r3, r3, #1
 8002a64:	3b01      	subs	r3, #1
 8002a66:	055b      	lsls	r3, r3, #21
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8002a68:	429a      	cmp	r2, r3
 8002a6a:	d109      	bne.n	8002a80 <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 8002a6c:	697b      	ldr	r3, [r7, #20]
 8002a6e:	f003 62c0 	and.w	r2, r3, #100663296	; 0x6000000
 8002a72:	687b      	ldr	r3, [r7, #4]
 8002a74:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002a76:	085b      	lsrs	r3, r3, #1
 8002a78:	3b01      	subs	r3, #1
 8002a7a:	065b      	lsls	r3, r3, #25
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8002a7c:	429a      	cmp	r2, r3
 8002a7e:	d071      	beq.n	8002b64 <HAL_RCC_OscConfig+0x78c>
      {
        /* Check if the PLL is used as system clock or not */
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8002a80:	69bb      	ldr	r3, [r7, #24]
 8002a82:	2b0c      	cmp	r3, #12
 8002a84:	d068      	beq.n	8002b58 <HAL_RCC_OscConfig+0x780>
        {
#if defined(RCC_PLLSAI1_SUPPORT) || defined(RCC_PLLSAI2_SUPPORT)
          /* Check if main PLL can be updated */
          /* Not possible if the source is shared by other enabled PLLSAIx */
          if((READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 8002a86:	4b35      	ldr	r3, [pc, #212]	; (8002b5c <HAL_RCC_OscConfig+0x784>)
 8002a88:	681b      	ldr	r3, [r3, #0]
 8002a8a:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8002a8e:	2b00      	cmp	r3, #0
 8002a90:	d105      	bne.n	8002a9e <HAL_RCC_OscConfig+0x6c6>
#if defined(RCC_PLLSAI2_SUPPORT)
             || (READ_BIT(RCC->CR, RCC_CR_PLLSAI2ON) != 0U)
 8002a92:	4b32      	ldr	r3, [pc, #200]	; (8002b5c <HAL_RCC_OscConfig+0x784>)
 8002a94:	681b      	ldr	r3, [r3, #0]
 8002a96:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002a9a:	2b00      	cmp	r3, #0
 8002a9c:	d001      	beq.n	8002aa2 <HAL_RCC_OscConfig+0x6ca>
#endif
            )
          {
            return HAL_ERROR;
 8002a9e:	2301      	movs	r3, #1
 8002aa0:	e0ac      	b.n	8002bfc <HAL_RCC_OscConfig+0x824>
          }
          else
#endif /* RCC_PLLSAI1_SUPPORT || RCC_PLLSAI2_SUPPORT */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 8002aa2:	4b2e      	ldr	r3, [pc, #184]	; (8002b5c <HAL_RCC_OscConfig+0x784>)
 8002aa4:	681b      	ldr	r3, [r3, #0]
 8002aa6:	4a2d      	ldr	r2, [pc, #180]	; (8002b5c <HAL_RCC_OscConfig+0x784>)
 8002aa8:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8002aac:	6013      	str	r3, [r2, #0]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8002aae:	f7fe fe17 	bl	80016e0 <HAL_GetTick>
 8002ab2:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002ab4:	e008      	b.n	8002ac8 <HAL_RCC_OscConfig+0x6f0>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002ab6:	f7fe fe13 	bl	80016e0 <HAL_GetTick>
 8002aba:	4602      	mov	r2, r0
 8002abc:	693b      	ldr	r3, [r7, #16]
 8002abe:	1ad3      	subs	r3, r2, r3
 8002ac0:	2b02      	cmp	r3, #2
 8002ac2:	d901      	bls.n	8002ac8 <HAL_RCC_OscConfig+0x6f0>
              {
                return HAL_TIMEOUT;
 8002ac4:	2303      	movs	r3, #3
 8002ac6:	e099      	b.n	8002bfc <HAL_RCC_OscConfig+0x824>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002ac8:	4b24      	ldr	r3, [pc, #144]	; (8002b5c <HAL_RCC_OscConfig+0x784>)
 8002aca:	681b      	ldr	r3, [r3, #0]
 8002acc:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002ad0:	2b00      	cmp	r3, #0
 8002ad2:	d1f0      	bne.n	8002ab6 <HAL_RCC_OscConfig+0x6de>
              }
            }

            /* Configure the main PLL clock source, multiplication and division factors. */
#if defined(RCC_PLLP_SUPPORT)
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8002ad4:	4b21      	ldr	r3, [pc, #132]	; (8002b5c <HAL_RCC_OscConfig+0x784>)
 8002ad6:	68da      	ldr	r2, [r3, #12]
 8002ad8:	4b21      	ldr	r3, [pc, #132]	; (8002b60 <HAL_RCC_OscConfig+0x788>)
 8002ada:	4013      	ands	r3, r2
 8002adc:	687a      	ldr	r2, [r7, #4]
 8002ade:	6ad1      	ldr	r1, [r2, #44]	; 0x2c
 8002ae0:	687a      	ldr	r2, [r7, #4]
 8002ae2:	6b12      	ldr	r2, [r2, #48]	; 0x30
 8002ae4:	3a01      	subs	r2, #1
 8002ae6:	0112      	lsls	r2, r2, #4
 8002ae8:	4311      	orrs	r1, r2
 8002aea:	687a      	ldr	r2, [r7, #4]
 8002aec:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8002aee:	0212      	lsls	r2, r2, #8
 8002af0:	4311      	orrs	r1, r2
 8002af2:	687a      	ldr	r2, [r7, #4]
 8002af4:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
 8002af6:	0852      	lsrs	r2, r2, #1
 8002af8:	3a01      	subs	r2, #1
 8002afa:	0552      	lsls	r2, r2, #21
 8002afc:	4311      	orrs	r1, r2
 8002afe:	687a      	ldr	r2, [r7, #4]
 8002b00:	6c12      	ldr	r2, [r2, #64]	; 0x40
 8002b02:	0852      	lsrs	r2, r2, #1
 8002b04:	3a01      	subs	r2, #1
 8002b06:	0652      	lsls	r2, r2, #25
 8002b08:	4311      	orrs	r1, r2
 8002b0a:	687a      	ldr	r2, [r7, #4]
 8002b0c:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8002b0e:	06d2      	lsls	r2, r2, #27
 8002b10:	430a      	orrs	r2, r1
 8002b12:	4912      	ldr	r1, [pc, #72]	; (8002b5c <HAL_RCC_OscConfig+0x784>)
 8002b14:	4313      	orrs	r3, r2
 8002b16:	60cb      	str	r3, [r1, #12]
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);
#endif

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 8002b18:	4b10      	ldr	r3, [pc, #64]	; (8002b5c <HAL_RCC_OscConfig+0x784>)
 8002b1a:	681b      	ldr	r3, [r3, #0]
 8002b1c:	4a0f      	ldr	r2, [pc, #60]	; (8002b5c <HAL_RCC_OscConfig+0x784>)
 8002b1e:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8002b22:	6013      	str	r3, [r2, #0]

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8002b24:	4b0d      	ldr	r3, [pc, #52]	; (8002b5c <HAL_RCC_OscConfig+0x784>)
 8002b26:	68db      	ldr	r3, [r3, #12]
 8002b28:	4a0c      	ldr	r2, [pc, #48]	; (8002b5c <HAL_RCC_OscConfig+0x784>)
 8002b2a:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8002b2e:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8002b30:	f7fe fdd6 	bl	80016e0 <HAL_GetTick>
 8002b34:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002b36:	e008      	b.n	8002b4a <HAL_RCC_OscConfig+0x772>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002b38:	f7fe fdd2 	bl	80016e0 <HAL_GetTick>
 8002b3c:	4602      	mov	r2, r0
 8002b3e:	693b      	ldr	r3, [r7, #16]
 8002b40:	1ad3      	subs	r3, r2, r3
 8002b42:	2b02      	cmp	r3, #2
 8002b44:	d901      	bls.n	8002b4a <HAL_RCC_OscConfig+0x772>
              {
                return HAL_TIMEOUT;
 8002b46:	2303      	movs	r3, #3
 8002b48:	e058      	b.n	8002bfc <HAL_RCC_OscConfig+0x824>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002b4a:	4b04      	ldr	r3, [pc, #16]	; (8002b5c <HAL_RCC_OscConfig+0x784>)
 8002b4c:	681b      	ldr	r3, [r3, #0]
 8002b4e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002b52:	2b00      	cmp	r3, #0
 8002b54:	d0f0      	beq.n	8002b38 <HAL_RCC_OscConfig+0x760>
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8002b56:	e050      	b.n	8002bfa <HAL_RCC_OscConfig+0x822>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 8002b58:	2301      	movs	r3, #1
 8002b5a:	e04f      	b.n	8002bfc <HAL_RCC_OscConfig+0x824>
 8002b5c:	40021000 	.word	0x40021000
 8002b60:	019d800c 	.word	0x019d800c
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002b64:	4b27      	ldr	r3, [pc, #156]	; (8002c04 <HAL_RCC_OscConfig+0x82c>)
 8002b66:	681b      	ldr	r3, [r3, #0]
 8002b68:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002b6c:	2b00      	cmp	r3, #0
 8002b6e:	d144      	bne.n	8002bfa <HAL_RCC_OscConfig+0x822>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 8002b70:	4b24      	ldr	r3, [pc, #144]	; (8002c04 <HAL_RCC_OscConfig+0x82c>)
 8002b72:	681b      	ldr	r3, [r3, #0]
 8002b74:	4a23      	ldr	r2, [pc, #140]	; (8002c04 <HAL_RCC_OscConfig+0x82c>)
 8002b76:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8002b7a:	6013      	str	r3, [r2, #0]

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8002b7c:	4b21      	ldr	r3, [pc, #132]	; (8002c04 <HAL_RCC_OscConfig+0x82c>)
 8002b7e:	68db      	ldr	r3, [r3, #12]
 8002b80:	4a20      	ldr	r2, [pc, #128]	; (8002c04 <HAL_RCC_OscConfig+0x82c>)
 8002b82:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8002b86:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8002b88:	f7fe fdaa 	bl	80016e0 <HAL_GetTick>
 8002b8c:	6138      	str	r0, [r7, #16]

          /* Wait till PLL is ready */
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002b8e:	e008      	b.n	8002ba2 <HAL_RCC_OscConfig+0x7ca>
          {
            if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002b90:	f7fe fda6 	bl	80016e0 <HAL_GetTick>
 8002b94:	4602      	mov	r2, r0
 8002b96:	693b      	ldr	r3, [r7, #16]
 8002b98:	1ad3      	subs	r3, r2, r3
 8002b9a:	2b02      	cmp	r3, #2
 8002b9c:	d901      	bls.n	8002ba2 <HAL_RCC_OscConfig+0x7ca>
            {
              return HAL_TIMEOUT;
 8002b9e:	2303      	movs	r3, #3
 8002ba0:	e02c      	b.n	8002bfc <HAL_RCC_OscConfig+0x824>
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002ba2:	4b18      	ldr	r3, [pc, #96]	; (8002c04 <HAL_RCC_OscConfig+0x82c>)
 8002ba4:	681b      	ldr	r3, [r3, #0]
 8002ba6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002baa:	2b00      	cmp	r3, #0
 8002bac:	d0f0      	beq.n	8002b90 <HAL_RCC_OscConfig+0x7b8>
 8002bae:	e024      	b.n	8002bfa <HAL_RCC_OscConfig+0x822>
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if(sysclk_source != RCC_CFGR_SWS_PLL)
 8002bb0:	69bb      	ldr	r3, [r7, #24]
 8002bb2:	2b0c      	cmp	r3, #12
 8002bb4:	d01f      	beq.n	8002bf6 <HAL_RCC_OscConfig+0x81e>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002bb6:	4b13      	ldr	r3, [pc, #76]	; (8002c04 <HAL_RCC_OscConfig+0x82c>)
 8002bb8:	681b      	ldr	r3, [r3, #0]
 8002bba:	4a12      	ldr	r2, [pc, #72]	; (8002c04 <HAL_RCC_OscConfig+0x82c>)
 8002bbc:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8002bc0:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002bc2:	f7fe fd8d 	bl	80016e0 <HAL_GetTick>
 8002bc6:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002bc8:	e008      	b.n	8002bdc <HAL_RCC_OscConfig+0x804>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002bca:	f7fe fd89 	bl	80016e0 <HAL_GetTick>
 8002bce:	4602      	mov	r2, r0
 8002bd0:	693b      	ldr	r3, [r7, #16]
 8002bd2:	1ad3      	subs	r3, r2, r3
 8002bd4:	2b02      	cmp	r3, #2
 8002bd6:	d901      	bls.n	8002bdc <HAL_RCC_OscConfig+0x804>
          {
            return HAL_TIMEOUT;
 8002bd8:	2303      	movs	r3, #3
 8002bda:	e00f      	b.n	8002bfc <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002bdc:	4b09      	ldr	r3, [pc, #36]	; (8002c04 <HAL_RCC_OscConfig+0x82c>)
 8002bde:	681b      	ldr	r3, [r3, #0]
 8002be0:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002be4:	2b00      	cmp	r3, #0
 8002be6:	d1f0      	bne.n	8002bca <HAL_RCC_OscConfig+0x7f2>
          }
        }
        /* Unselect main PLL clock source and disable main PLL outputs to save power */
#if defined(RCC_PLLSAI2_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
 8002be8:	4b06      	ldr	r3, [pc, #24]	; (8002c04 <HAL_RCC_OscConfig+0x82c>)
 8002bea:	68da      	ldr	r2, [r3, #12]
 8002bec:	4905      	ldr	r1, [pc, #20]	; (8002c04 <HAL_RCC_OscConfig+0x82c>)
 8002bee:	4b06      	ldr	r3, [pc, #24]	; (8002c08 <HAL_RCC_OscConfig+0x830>)
 8002bf0:	4013      	ands	r3, r2
 8002bf2:	60cb      	str	r3, [r1, #12]
 8002bf4:	e001      	b.n	8002bfa <HAL_RCC_OscConfig+0x822>
#endif /* RCC_PLLSAI2_SUPPORT */
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 8002bf6:	2301      	movs	r3, #1
 8002bf8:	e000      	b.n	8002bfc <HAL_RCC_OscConfig+0x824>
      }
    }
  }
  return HAL_OK;
 8002bfa:	2300      	movs	r3, #0
}
 8002bfc:	4618      	mov	r0, r3
 8002bfe:	3720      	adds	r7, #32
 8002c00:	46bd      	mov	sp, r7
 8002c02:	bd80      	pop	{r7, pc}
 8002c04:	40021000 	.word	0x40021000
 8002c08:	feeefffc 	.word	0xfeeefffc

08002c0c <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002c0c:	b580      	push	{r7, lr}
 8002c0e:	b086      	sub	sp, #24
 8002c10:	af00      	add	r7, sp, #0
 8002c12:	6078      	str	r0, [r7, #4]
 8002c14:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
  uint32_t hpre = RCC_SYSCLK_DIV1;
 8002c16:	2300      	movs	r3, #0
 8002c18:	617b      	str	r3, [r7, #20]
#endif
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8002c1a:	687b      	ldr	r3, [r7, #4]
 8002c1c:	2b00      	cmp	r3, #0
 8002c1e:	d101      	bne.n	8002c24 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 8002c20:	2301      	movs	r3, #1
 8002c22:	e11d      	b.n	8002e60 <HAL_RCC_ClockConfig+0x254>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8002c24:	4b90      	ldr	r3, [pc, #576]	; (8002e68 <HAL_RCC_ClockConfig+0x25c>)
 8002c26:	681b      	ldr	r3, [r3, #0]
 8002c28:	f003 030f 	and.w	r3, r3, #15
 8002c2c:	683a      	ldr	r2, [r7, #0]
 8002c2e:	429a      	cmp	r2, r3
 8002c30:	d910      	bls.n	8002c54 <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002c32:	4b8d      	ldr	r3, [pc, #564]	; (8002e68 <HAL_RCC_ClockConfig+0x25c>)
 8002c34:	681b      	ldr	r3, [r3, #0]
 8002c36:	f023 020f 	bic.w	r2, r3, #15
 8002c3a:	498b      	ldr	r1, [pc, #556]	; (8002e68 <HAL_RCC_ClockConfig+0x25c>)
 8002c3c:	683b      	ldr	r3, [r7, #0]
 8002c3e:	4313      	orrs	r3, r2
 8002c40:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8002c42:	4b89      	ldr	r3, [pc, #548]	; (8002e68 <HAL_RCC_ClockConfig+0x25c>)
 8002c44:	681b      	ldr	r3, [r3, #0]
 8002c46:	f003 030f 	and.w	r3, r3, #15
 8002c4a:	683a      	ldr	r2, [r7, #0]
 8002c4c:	429a      	cmp	r2, r3
 8002c4e:	d001      	beq.n	8002c54 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 8002c50:	2301      	movs	r3, #1
 8002c52:	e105      	b.n	8002e60 <HAL_RCC_ClockConfig+0x254>
    }
  }

  /*----------------- HCLK Configuration prior to SYSCLK----------------------*/
  /* Apply higher HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is increased */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002c54:	687b      	ldr	r3, [r7, #4]
 8002c56:	681b      	ldr	r3, [r3, #0]
 8002c58:	f003 0302 	and.w	r3, r3, #2
 8002c5c:	2b00      	cmp	r3, #0
 8002c5e:	d010      	beq.n	8002c82 <HAL_RCC_ClockConfig+0x76>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));

    if(RCC_ClkInitStruct->AHBCLKDivider > READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8002c60:	687b      	ldr	r3, [r7, #4]
 8002c62:	689a      	ldr	r2, [r3, #8]
 8002c64:	4b81      	ldr	r3, [pc, #516]	; (8002e6c <HAL_RCC_ClockConfig+0x260>)
 8002c66:	689b      	ldr	r3, [r3, #8]
 8002c68:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8002c6c:	429a      	cmp	r2, r3
 8002c6e:	d908      	bls.n	8002c82 <HAL_RCC_ClockConfig+0x76>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002c70:	4b7e      	ldr	r3, [pc, #504]	; (8002e6c <HAL_RCC_ClockConfig+0x260>)
 8002c72:	689b      	ldr	r3, [r3, #8]
 8002c74:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8002c78:	687b      	ldr	r3, [r7, #4]
 8002c7a:	689b      	ldr	r3, [r3, #8]
 8002c7c:	497b      	ldr	r1, [pc, #492]	; (8002e6c <HAL_RCC_ClockConfig+0x260>)
 8002c7e:	4313      	orrs	r3, r2
 8002c80:	608b      	str	r3, [r1, #8]
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002c82:	687b      	ldr	r3, [r7, #4]
 8002c84:	681b      	ldr	r3, [r3, #0]
 8002c86:	f003 0301 	and.w	r3, r3, #1
 8002c8a:	2b00      	cmp	r3, #0
 8002c8c:	d079      	beq.n	8002d82 <HAL_RCC_ClockConfig+0x176>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8002c8e:	687b      	ldr	r3, [r7, #4]
 8002c90:	685b      	ldr	r3, [r3, #4]
 8002c92:	2b03      	cmp	r3, #3
 8002c94:	d11e      	bne.n	8002cd4 <HAL_RCC_ClockConfig+0xc8>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002c96:	4b75      	ldr	r3, [pc, #468]	; (8002e6c <HAL_RCC_ClockConfig+0x260>)
 8002c98:	681b      	ldr	r3, [r3, #0]
 8002c9a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002c9e:	2b00      	cmp	r3, #0
 8002ca0:	d101      	bne.n	8002ca6 <HAL_RCC_ClockConfig+0x9a>
      {
        return HAL_ERROR;
 8002ca2:	2301      	movs	r3, #1
 8002ca4:	e0dc      	b.n	8002e60 <HAL_RCC_ClockConfig+0x254>
      }
#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
      /* Undershoot management when selection PLL as SYSCLK source and frequency above 80Mhz */
      /* Compute target PLL output frequency */
      if(RCC_GetSysClockFreqFromPLLSource() > 80000000U)
 8002ca6:	f000 fa07 	bl	80030b8 <RCC_GetSysClockFreqFromPLLSource>
 8002caa:	4603      	mov	r3, r0
 8002cac:	4a70      	ldr	r2, [pc, #448]	; (8002e70 <HAL_RCC_ClockConfig+0x264>)
 8002cae:	4293      	cmp	r3, r2
 8002cb0:	d946      	bls.n	8002d40 <HAL_RCC_ClockConfig+0x134>
      {
        /* If lowest HCLK prescaler, apply intermediate step with HCLK prescaler 2 necessary before to go over 80Mhz */
        if(READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)
 8002cb2:	4b6e      	ldr	r3, [pc, #440]	; (8002e6c <HAL_RCC_ClockConfig+0x260>)
 8002cb4:	689b      	ldr	r3, [r3, #8]
 8002cb6:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8002cba:	2b00      	cmp	r3, #0
 8002cbc:	d140      	bne.n	8002d40 <HAL_RCC_ClockConfig+0x134>
        {
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 8002cbe:	4b6b      	ldr	r3, [pc, #428]	; (8002e6c <HAL_RCC_ClockConfig+0x260>)
 8002cc0:	689b      	ldr	r3, [r3, #8]
 8002cc2:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8002cc6:	4a69      	ldr	r2, [pc, #420]	; (8002e6c <HAL_RCC_ClockConfig+0x260>)
 8002cc8:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8002ccc:	6093      	str	r3, [r2, #8]
          hpre = RCC_SYSCLK_DIV2;
 8002cce:	2380      	movs	r3, #128	; 0x80
 8002cd0:	617b      	str	r3, [r7, #20]
 8002cd2:	e035      	b.n	8002d40 <HAL_RCC_ClockConfig+0x134>
#endif
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002cd4:	687b      	ldr	r3, [r7, #4]
 8002cd6:	685b      	ldr	r3, [r3, #4]
 8002cd8:	2b02      	cmp	r3, #2
 8002cda:	d107      	bne.n	8002cec <HAL_RCC_ClockConfig+0xe0>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8002cdc:	4b63      	ldr	r3, [pc, #396]	; (8002e6c <HAL_RCC_ClockConfig+0x260>)
 8002cde:	681b      	ldr	r3, [r3, #0]
 8002ce0:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002ce4:	2b00      	cmp	r3, #0
 8002ce6:	d115      	bne.n	8002d14 <HAL_RCC_ClockConfig+0x108>
        {
          return HAL_ERROR;
 8002ce8:	2301      	movs	r3, #1
 8002cea:	e0b9      	b.n	8002e60 <HAL_RCC_ClockConfig+0x254>
        }
      }
      /* MSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 8002cec:	687b      	ldr	r3, [r7, #4]
 8002cee:	685b      	ldr	r3, [r3, #4]
 8002cf0:	2b00      	cmp	r3, #0
 8002cf2:	d107      	bne.n	8002d04 <HAL_RCC_ClockConfig+0xf8>
      {
        /* Check the MSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8002cf4:	4b5d      	ldr	r3, [pc, #372]	; (8002e6c <HAL_RCC_ClockConfig+0x260>)
 8002cf6:	681b      	ldr	r3, [r3, #0]
 8002cf8:	f003 0302 	and.w	r3, r3, #2
 8002cfc:	2b00      	cmp	r3, #0
 8002cfe:	d109      	bne.n	8002d14 <HAL_RCC_ClockConfig+0x108>
        {
          return HAL_ERROR;
 8002d00:	2301      	movs	r3, #1
 8002d02:	e0ad      	b.n	8002e60 <HAL_RCC_ClockConfig+0x254>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8002d04:	4b59      	ldr	r3, [pc, #356]	; (8002e6c <HAL_RCC_ClockConfig+0x260>)
 8002d06:	681b      	ldr	r3, [r3, #0]
 8002d08:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002d0c:	2b00      	cmp	r3, #0
 8002d0e:	d101      	bne.n	8002d14 <HAL_RCC_ClockConfig+0x108>
        {
          return HAL_ERROR;
 8002d10:	2301      	movs	r3, #1
 8002d12:	e0a5      	b.n	8002e60 <HAL_RCC_ClockConfig+0x254>
        }
      }
#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
      /* Overshoot management when going down from PLL as SYSCLK source and frequency above 80Mhz */
      if(HAL_RCC_GetSysClockFreq() > 80000000U)
 8002d14:	f000 f8b4 	bl	8002e80 <HAL_RCC_GetSysClockFreq>
 8002d18:	4603      	mov	r3, r0
 8002d1a:	4a55      	ldr	r2, [pc, #340]	; (8002e70 <HAL_RCC_ClockConfig+0x264>)
 8002d1c:	4293      	cmp	r3, r2
 8002d1e:	d90f      	bls.n	8002d40 <HAL_RCC_ClockConfig+0x134>
      {
        /* If lowest HCLK prescaler, apply intermediate step with HCLK prescaler 2 necessary before to go under 80Mhz */
        if(READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)
 8002d20:	4b52      	ldr	r3, [pc, #328]	; (8002e6c <HAL_RCC_ClockConfig+0x260>)
 8002d22:	689b      	ldr	r3, [r3, #8]
 8002d24:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8002d28:	2b00      	cmp	r3, #0
 8002d2a:	d109      	bne.n	8002d40 <HAL_RCC_ClockConfig+0x134>
        {
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 8002d2c:	4b4f      	ldr	r3, [pc, #316]	; (8002e6c <HAL_RCC_ClockConfig+0x260>)
 8002d2e:	689b      	ldr	r3, [r3, #8]
 8002d30:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8002d34:	4a4d      	ldr	r2, [pc, #308]	; (8002e6c <HAL_RCC_ClockConfig+0x260>)
 8002d36:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8002d3a:	6093      	str	r3, [r2, #8]
          hpre = RCC_SYSCLK_DIV2;
 8002d3c:	2380      	movs	r3, #128	; 0x80
 8002d3e:	617b      	str	r3, [r7, #20]
      }
#endif

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8002d40:	4b4a      	ldr	r3, [pc, #296]	; (8002e6c <HAL_RCC_ClockConfig+0x260>)
 8002d42:	689b      	ldr	r3, [r3, #8]
 8002d44:	f023 0203 	bic.w	r2, r3, #3
 8002d48:	687b      	ldr	r3, [r7, #4]
 8002d4a:	685b      	ldr	r3, [r3, #4]
 8002d4c:	4947      	ldr	r1, [pc, #284]	; (8002e6c <HAL_RCC_ClockConfig+0x260>)
 8002d4e:	4313      	orrs	r3, r2
 8002d50:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8002d52:	f7fe fcc5 	bl	80016e0 <HAL_GetTick>
 8002d56:	6138      	str	r0, [r7, #16]

    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002d58:	e00a      	b.n	8002d70 <HAL_RCC_ClockConfig+0x164>
    {
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002d5a:	f7fe fcc1 	bl	80016e0 <HAL_GetTick>
 8002d5e:	4602      	mov	r2, r0
 8002d60:	693b      	ldr	r3, [r7, #16]
 8002d62:	1ad3      	subs	r3, r2, r3
 8002d64:	f241 3288 	movw	r2, #5000	; 0x1388
 8002d68:	4293      	cmp	r3, r2
 8002d6a:	d901      	bls.n	8002d70 <HAL_RCC_ClockConfig+0x164>
      {
        return HAL_TIMEOUT;
 8002d6c:	2303      	movs	r3, #3
 8002d6e:	e077      	b.n	8002e60 <HAL_RCC_ClockConfig+0x254>
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002d70:	4b3e      	ldr	r3, [pc, #248]	; (8002e6c <HAL_RCC_ClockConfig+0x260>)
 8002d72:	689b      	ldr	r3, [r3, #8]
 8002d74:	f003 020c 	and.w	r2, r3, #12
 8002d78:	687b      	ldr	r3, [r7, #4]
 8002d7a:	685b      	ldr	r3, [r3, #4]
 8002d7c:	009b      	lsls	r3, r3, #2
 8002d7e:	429a      	cmp	r2, r3
 8002d80:	d1eb      	bne.n	8002d5a <HAL_RCC_ClockConfig+0x14e>
  }

#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
  /* Is intermediate HCLK prescaler 2 applied internally, resume with HCLK prescaler 1 */
  if(hpre == RCC_SYSCLK_DIV2)
 8002d82:	697b      	ldr	r3, [r7, #20]
 8002d84:	2b80      	cmp	r3, #128	; 0x80
 8002d86:	d105      	bne.n	8002d94 <HAL_RCC_ClockConfig+0x188>
  {
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV1);
 8002d88:	4b38      	ldr	r3, [pc, #224]	; (8002e6c <HAL_RCC_ClockConfig+0x260>)
 8002d8a:	689b      	ldr	r3, [r3, #8]
 8002d8c:	4a37      	ldr	r2, [pc, #220]	; (8002e6c <HAL_RCC_ClockConfig+0x260>)
 8002d8e:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8002d92:	6093      	str	r3, [r2, #8]
  }
#endif

  /*----------------- HCLK Configuration after SYSCLK-------------------------*/
  /* Apply lower HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is set */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002d94:	687b      	ldr	r3, [r7, #4]
 8002d96:	681b      	ldr	r3, [r3, #0]
 8002d98:	f003 0302 	and.w	r3, r3, #2
 8002d9c:	2b00      	cmp	r3, #0
 8002d9e:	d010      	beq.n	8002dc2 <HAL_RCC_ClockConfig+0x1b6>
  {
    if(RCC_ClkInitStruct->AHBCLKDivider < READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8002da0:	687b      	ldr	r3, [r7, #4]
 8002da2:	689a      	ldr	r2, [r3, #8]
 8002da4:	4b31      	ldr	r3, [pc, #196]	; (8002e6c <HAL_RCC_ClockConfig+0x260>)
 8002da6:	689b      	ldr	r3, [r3, #8]
 8002da8:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8002dac:	429a      	cmp	r2, r3
 8002dae:	d208      	bcs.n	8002dc2 <HAL_RCC_ClockConfig+0x1b6>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002db0:	4b2e      	ldr	r3, [pc, #184]	; (8002e6c <HAL_RCC_ClockConfig+0x260>)
 8002db2:	689b      	ldr	r3, [r3, #8]
 8002db4:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8002db8:	687b      	ldr	r3, [r7, #4]
 8002dba:	689b      	ldr	r3, [r3, #8]
 8002dbc:	492b      	ldr	r1, [pc, #172]	; (8002e6c <HAL_RCC_ClockConfig+0x260>)
 8002dbe:	4313      	orrs	r3, r2
 8002dc0:	608b      	str	r3, [r1, #8]
    }
  }

  /* Allow decreasing of the number of wait states (because of lower CPU frequency expected) */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8002dc2:	4b29      	ldr	r3, [pc, #164]	; (8002e68 <HAL_RCC_ClockConfig+0x25c>)
 8002dc4:	681b      	ldr	r3, [r3, #0]
 8002dc6:	f003 030f 	and.w	r3, r3, #15
 8002dca:	683a      	ldr	r2, [r7, #0]
 8002dcc:	429a      	cmp	r2, r3
 8002dce:	d210      	bcs.n	8002df2 <HAL_RCC_ClockConfig+0x1e6>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002dd0:	4b25      	ldr	r3, [pc, #148]	; (8002e68 <HAL_RCC_ClockConfig+0x25c>)
 8002dd2:	681b      	ldr	r3, [r3, #0]
 8002dd4:	f023 020f 	bic.w	r2, r3, #15
 8002dd8:	4923      	ldr	r1, [pc, #140]	; (8002e68 <HAL_RCC_ClockConfig+0x25c>)
 8002dda:	683b      	ldr	r3, [r7, #0]
 8002ddc:	4313      	orrs	r3, r2
 8002dde:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8002de0:	4b21      	ldr	r3, [pc, #132]	; (8002e68 <HAL_RCC_ClockConfig+0x25c>)
 8002de2:	681b      	ldr	r3, [r3, #0]
 8002de4:	f003 030f 	and.w	r3, r3, #15
 8002de8:	683a      	ldr	r2, [r7, #0]
 8002dea:	429a      	cmp	r2, r3
 8002dec:	d001      	beq.n	8002df2 <HAL_RCC_ClockConfig+0x1e6>
    {
      return HAL_ERROR;
 8002dee:	2301      	movs	r3, #1
 8002df0:	e036      	b.n	8002e60 <HAL_RCC_ClockConfig+0x254>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002df2:	687b      	ldr	r3, [r7, #4]
 8002df4:	681b      	ldr	r3, [r3, #0]
 8002df6:	f003 0304 	and.w	r3, r3, #4
 8002dfa:	2b00      	cmp	r3, #0
 8002dfc:	d008      	beq.n	8002e10 <HAL_RCC_ClockConfig+0x204>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8002dfe:	4b1b      	ldr	r3, [pc, #108]	; (8002e6c <HAL_RCC_ClockConfig+0x260>)
 8002e00:	689b      	ldr	r3, [r3, #8]
 8002e02:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8002e06:	687b      	ldr	r3, [r7, #4]
 8002e08:	68db      	ldr	r3, [r3, #12]
 8002e0a:	4918      	ldr	r1, [pc, #96]	; (8002e6c <HAL_RCC_ClockConfig+0x260>)
 8002e0c:	4313      	orrs	r3, r2
 8002e0e:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002e10:	687b      	ldr	r3, [r7, #4]
 8002e12:	681b      	ldr	r3, [r3, #0]
 8002e14:	f003 0308 	and.w	r3, r3, #8
 8002e18:	2b00      	cmp	r3, #0
 8002e1a:	d009      	beq.n	8002e30 <HAL_RCC_ClockConfig+0x224>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8002e1c:	4b13      	ldr	r3, [pc, #76]	; (8002e6c <HAL_RCC_ClockConfig+0x260>)
 8002e1e:	689b      	ldr	r3, [r3, #8]
 8002e20:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8002e24:	687b      	ldr	r3, [r7, #4]
 8002e26:	691b      	ldr	r3, [r3, #16]
 8002e28:	00db      	lsls	r3, r3, #3
 8002e2a:	4910      	ldr	r1, [pc, #64]	; (8002e6c <HAL_RCC_ClockConfig+0x260>)
 8002e2c:	4313      	orrs	r3, r2
 8002e2e:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8002e30:	f000 f826 	bl	8002e80 <HAL_RCC_GetSysClockFreq>
 8002e34:	4602      	mov	r2, r0
 8002e36:	4b0d      	ldr	r3, [pc, #52]	; (8002e6c <HAL_RCC_ClockConfig+0x260>)
 8002e38:	689b      	ldr	r3, [r3, #8]
 8002e3a:	091b      	lsrs	r3, r3, #4
 8002e3c:	f003 030f 	and.w	r3, r3, #15
 8002e40:	490c      	ldr	r1, [pc, #48]	; (8002e74 <HAL_RCC_ClockConfig+0x268>)
 8002e42:	5ccb      	ldrb	r3, [r1, r3]
 8002e44:	f003 031f 	and.w	r3, r3, #31
 8002e48:	fa22 f303 	lsr.w	r3, r2, r3
 8002e4c:	4a0a      	ldr	r2, [pc, #40]	; (8002e78 <HAL_RCC_ClockConfig+0x26c>)
 8002e4e:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 8002e50:	4b0a      	ldr	r3, [pc, #40]	; (8002e7c <HAL_RCC_ClockConfig+0x270>)
 8002e52:	681b      	ldr	r3, [r3, #0]
 8002e54:	4618      	mov	r0, r3
 8002e56:	f7fe fbf3 	bl	8001640 <HAL_InitTick>
 8002e5a:	4603      	mov	r3, r0
 8002e5c:	73fb      	strb	r3, [r7, #15]

  return status;
 8002e5e:	7bfb      	ldrb	r3, [r7, #15]
}
 8002e60:	4618      	mov	r0, r3
 8002e62:	3718      	adds	r7, #24
 8002e64:	46bd      	mov	sp, r7
 8002e66:	bd80      	pop	{r7, pc}
 8002e68:	40022000 	.word	0x40022000
 8002e6c:	40021000 	.word	0x40021000
 8002e70:	04c4b400 	.word	0x04c4b400
 8002e74:	0800a9bc 	.word	0x0800a9bc
 8002e78:	20000000 	.word	0x20000000
 8002e7c:	20000004 	.word	0x20000004

08002e80 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002e80:	b480      	push	{r7}
 8002e82:	b089      	sub	sp, #36	; 0x24
 8002e84:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 8002e86:	2300      	movs	r3, #0
 8002e88:	61fb      	str	r3, [r7, #28]
 8002e8a:	2300      	movs	r3, #0
 8002e8c:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8002e8e:	4b3e      	ldr	r3, [pc, #248]	; (8002f88 <HAL_RCC_GetSysClockFreq+0x108>)
 8002e90:	689b      	ldr	r3, [r3, #8]
 8002e92:	f003 030c 	and.w	r3, r3, #12
 8002e96:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 8002e98:	4b3b      	ldr	r3, [pc, #236]	; (8002f88 <HAL_RCC_GetSysClockFreq+0x108>)
 8002e9a:	68db      	ldr	r3, [r3, #12]
 8002e9c:	f003 0303 	and.w	r3, r3, #3
 8002ea0:	60fb      	str	r3, [r7, #12]

  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8002ea2:	693b      	ldr	r3, [r7, #16]
 8002ea4:	2b00      	cmp	r3, #0
 8002ea6:	d005      	beq.n	8002eb4 <HAL_RCC_GetSysClockFreq+0x34>
 8002ea8:	693b      	ldr	r3, [r7, #16]
 8002eaa:	2b0c      	cmp	r3, #12
 8002eac:	d121      	bne.n	8002ef2 <HAL_RCC_GetSysClockFreq+0x72>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 8002eae:	68fb      	ldr	r3, [r7, #12]
 8002eb0:	2b01      	cmp	r3, #1
 8002eb2:	d11e      	bne.n	8002ef2 <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 8002eb4:	4b34      	ldr	r3, [pc, #208]	; (8002f88 <HAL_RCC_GetSysClockFreq+0x108>)
 8002eb6:	681b      	ldr	r3, [r3, #0]
 8002eb8:	f003 0308 	and.w	r3, r3, #8
 8002ebc:	2b00      	cmp	r3, #0
 8002ebe:	d107      	bne.n	8002ed0 <HAL_RCC_GetSysClockFreq+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 8002ec0:	4b31      	ldr	r3, [pc, #196]	; (8002f88 <HAL_RCC_GetSysClockFreq+0x108>)
 8002ec2:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8002ec6:	0a1b      	lsrs	r3, r3, #8
 8002ec8:	f003 030f 	and.w	r3, r3, #15
 8002ecc:	61fb      	str	r3, [r7, #28]
 8002ece:	e005      	b.n	8002edc <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 8002ed0:	4b2d      	ldr	r3, [pc, #180]	; (8002f88 <HAL_RCC_GetSysClockFreq+0x108>)
 8002ed2:	681b      	ldr	r3, [r3, #0]
 8002ed4:	091b      	lsrs	r3, r3, #4
 8002ed6:	f003 030f 	and.w	r3, r3, #15
 8002eda:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 8002edc:	4a2b      	ldr	r2, [pc, #172]	; (8002f8c <HAL_RCC_GetSysClockFreq+0x10c>)
 8002ede:	69fb      	ldr	r3, [r7, #28]
 8002ee0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002ee4:	61fb      	str	r3, [r7, #28]

    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8002ee6:	693b      	ldr	r3, [r7, #16]
 8002ee8:	2b00      	cmp	r3, #0
 8002eea:	d10d      	bne.n	8002f08 <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 8002eec:	69fb      	ldr	r3, [r7, #28]
 8002eee:	61bb      	str	r3, [r7, #24]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8002ef0:	e00a      	b.n	8002f08 <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 8002ef2:	693b      	ldr	r3, [r7, #16]
 8002ef4:	2b04      	cmp	r3, #4
 8002ef6:	d102      	bne.n	8002efe <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8002ef8:	4b25      	ldr	r3, [pc, #148]	; (8002f90 <HAL_RCC_GetSysClockFreq+0x110>)
 8002efa:	61bb      	str	r3, [r7, #24]
 8002efc:	e004      	b.n	8002f08 <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 8002efe:	693b      	ldr	r3, [r7, #16]
 8002f00:	2b08      	cmp	r3, #8
 8002f02:	d101      	bne.n	8002f08 <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8002f04:	4b22      	ldr	r3, [pc, #136]	; (8002f90 <HAL_RCC_GetSysClockFreq+0x110>)
 8002f06:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if(sysclk_source == RCC_CFGR_SWS_PLL)
 8002f08:	693b      	ldr	r3, [r7, #16]
 8002f0a:	2b0c      	cmp	r3, #12
 8002f0c:	d134      	bne.n	8002f78 <HAL_RCC_GetSysClockFreq+0xf8>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8002f0e:	4b1e      	ldr	r3, [pc, #120]	; (8002f88 <HAL_RCC_GetSysClockFreq+0x108>)
 8002f10:	68db      	ldr	r3, [r3, #12]
 8002f12:	f003 0303 	and.w	r3, r3, #3
 8002f16:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8002f18:	68bb      	ldr	r3, [r7, #8]
 8002f1a:	2b02      	cmp	r3, #2
 8002f1c:	d003      	beq.n	8002f26 <HAL_RCC_GetSysClockFreq+0xa6>
 8002f1e:	68bb      	ldr	r3, [r7, #8]
 8002f20:	2b03      	cmp	r3, #3
 8002f22:	d003      	beq.n	8002f2c <HAL_RCC_GetSysClockFreq+0xac>
 8002f24:	e005      	b.n	8002f32 <HAL_RCC_GetSysClockFreq+0xb2>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = HSI_VALUE;
 8002f26:	4b1a      	ldr	r3, [pc, #104]	; (8002f90 <HAL_RCC_GetSysClockFreq+0x110>)
 8002f28:	617b      	str	r3, [r7, #20]
      break;
 8002f2a:	e005      	b.n	8002f38 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = HSE_VALUE;
 8002f2c:	4b18      	ldr	r3, [pc, #96]	; (8002f90 <HAL_RCC_GetSysClockFreq+0x110>)
 8002f2e:	617b      	str	r3, [r7, #20]
      break;
 8002f30:	e002      	b.n	8002f38 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = msirange;
 8002f32:	69fb      	ldr	r3, [r7, #28]
 8002f34:	617b      	str	r3, [r7, #20]
      break;
 8002f36:	bf00      	nop
    }
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8002f38:	4b13      	ldr	r3, [pc, #76]	; (8002f88 <HAL_RCC_GetSysClockFreq+0x108>)
 8002f3a:	68db      	ldr	r3, [r3, #12]
 8002f3c:	091b      	lsrs	r3, r3, #4
 8002f3e:	f003 030f 	and.w	r3, r3, #15
 8002f42:	3301      	adds	r3, #1
 8002f44:	607b      	str	r3, [r7, #4]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 8002f46:	4b10      	ldr	r3, [pc, #64]	; (8002f88 <HAL_RCC_GetSysClockFreq+0x108>)
 8002f48:	68db      	ldr	r3, [r3, #12]
 8002f4a:	0a1b      	lsrs	r3, r3, #8
 8002f4c:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8002f50:	697a      	ldr	r2, [r7, #20]
 8002f52:	fb03 f202 	mul.w	r2, r3, r2
 8002f56:	687b      	ldr	r3, [r7, #4]
 8002f58:	fbb2 f3f3 	udiv	r3, r2, r3
 8002f5c:	617b      	str	r3, [r7, #20]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8002f5e:	4b0a      	ldr	r3, [pc, #40]	; (8002f88 <HAL_RCC_GetSysClockFreq+0x108>)
 8002f60:	68db      	ldr	r3, [r3, #12]
 8002f62:	0e5b      	lsrs	r3, r3, #25
 8002f64:	f003 0303 	and.w	r3, r3, #3
 8002f68:	3301      	adds	r3, #1
 8002f6a:	005b      	lsls	r3, r3, #1
 8002f6c:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 8002f6e:	697a      	ldr	r2, [r7, #20]
 8002f70:	683b      	ldr	r3, [r7, #0]
 8002f72:	fbb2 f3f3 	udiv	r3, r2, r3
 8002f76:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 8002f78:	69bb      	ldr	r3, [r7, #24]
}
 8002f7a:	4618      	mov	r0, r3
 8002f7c:	3724      	adds	r7, #36	; 0x24
 8002f7e:	46bd      	mov	sp, r7
 8002f80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f84:	4770      	bx	lr
 8002f86:	bf00      	nop
 8002f88:	40021000 	.word	0x40021000
 8002f8c:	0800a9d4 	.word	0x0800a9d4
 8002f90:	00f42400 	.word	0x00f42400

08002f94 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8002f94:	b480      	push	{r7}
 8002f96:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8002f98:	4b03      	ldr	r3, [pc, #12]	; (8002fa8 <HAL_RCC_GetHCLKFreq+0x14>)
 8002f9a:	681b      	ldr	r3, [r3, #0]
}
 8002f9c:	4618      	mov	r0, r3
 8002f9e:	46bd      	mov	sp, r7
 8002fa0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002fa4:	4770      	bx	lr
 8002fa6:	bf00      	nop
 8002fa8:	20000000 	.word	0x20000000

08002fac <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8002fac:	b580      	push	{r7, lr}
 8002fae:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 8002fb0:	f7ff fff0 	bl	8002f94 <HAL_RCC_GetHCLKFreq>
 8002fb4:	4602      	mov	r2, r0
 8002fb6:	4b06      	ldr	r3, [pc, #24]	; (8002fd0 <HAL_RCC_GetPCLK1Freq+0x24>)
 8002fb8:	689b      	ldr	r3, [r3, #8]
 8002fba:	0a1b      	lsrs	r3, r3, #8
 8002fbc:	f003 0307 	and.w	r3, r3, #7
 8002fc0:	4904      	ldr	r1, [pc, #16]	; (8002fd4 <HAL_RCC_GetPCLK1Freq+0x28>)
 8002fc2:	5ccb      	ldrb	r3, [r1, r3]
 8002fc4:	f003 031f 	and.w	r3, r3, #31
 8002fc8:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002fcc:	4618      	mov	r0, r3
 8002fce:	bd80      	pop	{r7, pc}
 8002fd0:	40021000 	.word	0x40021000
 8002fd4:	0800a9cc 	.word	0x0800a9cc

08002fd8 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8002fd8:	b580      	push	{r7, lr}
 8002fda:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 8002fdc:	f7ff ffda 	bl	8002f94 <HAL_RCC_GetHCLKFreq>
 8002fe0:	4602      	mov	r2, r0
 8002fe2:	4b06      	ldr	r3, [pc, #24]	; (8002ffc <HAL_RCC_GetPCLK2Freq+0x24>)
 8002fe4:	689b      	ldr	r3, [r3, #8]
 8002fe6:	0adb      	lsrs	r3, r3, #11
 8002fe8:	f003 0307 	and.w	r3, r3, #7
 8002fec:	4904      	ldr	r1, [pc, #16]	; (8003000 <HAL_RCC_GetPCLK2Freq+0x28>)
 8002fee:	5ccb      	ldrb	r3, [r1, r3]
 8002ff0:	f003 031f 	and.w	r3, r3, #31
 8002ff4:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002ff8:	4618      	mov	r0, r3
 8002ffa:	bd80      	pop	{r7, pc}
 8002ffc:	40021000 	.word	0x40021000
 8003000:	0800a9cc 	.word	0x0800a9cc

08003004 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 8003004:	b580      	push	{r7, lr}
 8003006:	b086      	sub	sp, #24
 8003008:	af00      	add	r7, sp, #0
 800300a:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 800300c:	2300      	movs	r3, #0
 800300e:	613b      	str	r3, [r7, #16]

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 8003010:	4b27      	ldr	r3, [pc, #156]	; (80030b0 <RCC_SetFlashLatencyFromMSIRange+0xac>)
 8003012:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003014:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003018:	2b00      	cmp	r3, #0
 800301a:	d003      	beq.n	8003024 <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 800301c:	f7ff f908 	bl	8002230 <HAL_PWREx_GetVoltageRange>
 8003020:	6178      	str	r0, [r7, #20]
 8003022:	e014      	b.n	800304e <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 8003024:	4b22      	ldr	r3, [pc, #136]	; (80030b0 <RCC_SetFlashLatencyFromMSIRange+0xac>)
 8003026:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003028:	4a21      	ldr	r2, [pc, #132]	; (80030b0 <RCC_SetFlashLatencyFromMSIRange+0xac>)
 800302a:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800302e:	6593      	str	r3, [r2, #88]	; 0x58
 8003030:	4b1f      	ldr	r3, [pc, #124]	; (80030b0 <RCC_SetFlashLatencyFromMSIRange+0xac>)
 8003032:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003034:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003038:	60fb      	str	r3, [r7, #12]
 800303a:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 800303c:	f7ff f8f8 	bl	8002230 <HAL_PWREx_GetVoltageRange>
 8003040:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 8003042:	4b1b      	ldr	r3, [pc, #108]	; (80030b0 <RCC_SetFlashLatencyFromMSIRange+0xac>)
 8003044:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003046:	4a1a      	ldr	r2, [pc, #104]	; (80030b0 <RCC_SetFlashLatencyFromMSIRange+0xac>)
 8003048:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800304c:	6593      	str	r3, [r2, #88]	; 0x58
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 800304e:	697b      	ldr	r3, [r7, #20]
 8003050:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8003054:	d10b      	bne.n	800306e <RCC_SetFlashLatencyFromMSIRange+0x6a>
  {
    if(msirange > RCC_MSIRANGE_8)
 8003056:	687b      	ldr	r3, [r7, #4]
 8003058:	2b80      	cmp	r3, #128	; 0x80
 800305a:	d913      	bls.n	8003084 <RCC_SetFlashLatencyFromMSIRange+0x80>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 800305c:	687b      	ldr	r3, [r7, #4]
 800305e:	2ba0      	cmp	r3, #160	; 0xa0
 8003060:	d902      	bls.n	8003068 <RCC_SetFlashLatencyFromMSIRange+0x64>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8003062:	2302      	movs	r3, #2
 8003064:	613b      	str	r3, [r7, #16]
 8003066:	e00d      	b.n	8003084 <RCC_SetFlashLatencyFromMSIRange+0x80>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8003068:	2301      	movs	r3, #1
 800306a:	613b      	str	r3, [r7, #16]
 800306c:	e00a      	b.n	8003084 <RCC_SetFlashLatencyFromMSIRange+0x80>
  }
  else
  {
#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
    if(msirange >= RCC_MSIRANGE_8)
 800306e:	687b      	ldr	r3, [r7, #4]
 8003070:	2b7f      	cmp	r3, #127	; 0x7f
 8003072:	d902      	bls.n	800307a <RCC_SetFlashLatencyFromMSIRange+0x76>
    {
      /* MSI >= 16Mhz */
      latency = FLASH_LATENCY_2; /* 2WS */
 8003074:	2302      	movs	r3, #2
 8003076:	613b      	str	r3, [r7, #16]
 8003078:	e004      	b.n	8003084 <RCC_SetFlashLatencyFromMSIRange+0x80>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_7)
 800307a:	687b      	ldr	r3, [r7, #4]
 800307c:	2b70      	cmp	r3, #112	; 0x70
 800307e:	d101      	bne.n	8003084 <RCC_SetFlashLatencyFromMSIRange+0x80>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8003080:	2301      	movs	r3, #1
 8003082:	613b      	str	r3, [r7, #16]
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 8003084:	4b0b      	ldr	r3, [pc, #44]	; (80030b4 <RCC_SetFlashLatencyFromMSIRange+0xb0>)
 8003086:	681b      	ldr	r3, [r3, #0]
 8003088:	f023 020f 	bic.w	r2, r3, #15
 800308c:	4909      	ldr	r1, [pc, #36]	; (80030b4 <RCC_SetFlashLatencyFromMSIRange+0xb0>)
 800308e:	693b      	ldr	r3, [r7, #16]
 8003090:	4313      	orrs	r3, r2
 8003092:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 8003094:	4b07      	ldr	r3, [pc, #28]	; (80030b4 <RCC_SetFlashLatencyFromMSIRange+0xb0>)
 8003096:	681b      	ldr	r3, [r3, #0]
 8003098:	f003 030f 	and.w	r3, r3, #15
 800309c:	693a      	ldr	r2, [r7, #16]
 800309e:	429a      	cmp	r2, r3
 80030a0:	d001      	beq.n	80030a6 <RCC_SetFlashLatencyFromMSIRange+0xa2>
  {
    return HAL_ERROR;
 80030a2:	2301      	movs	r3, #1
 80030a4:	e000      	b.n	80030a8 <RCC_SetFlashLatencyFromMSIRange+0xa4>
  }

  return HAL_OK;
 80030a6:	2300      	movs	r3, #0
}
 80030a8:	4618      	mov	r0, r3
 80030aa:	3718      	adds	r7, #24
 80030ac:	46bd      	mov	sp, r7
 80030ae:	bd80      	pop	{r7, pc}
 80030b0:	40021000 	.word	0x40021000
 80030b4:	40022000 	.word	0x40022000

080030b8 <RCC_GetSysClockFreqFromPLLSource>:
/**
  * @brief  Compute SYSCLK frequency based on PLL SYSCLK source.
  * @retval SYSCLK frequency
  */
static uint32_t RCC_GetSysClockFreqFromPLLSource(void)
{
 80030b8:	b480      	push	{r7}
 80030ba:	b087      	sub	sp, #28
 80030bc:	af00      	add	r7, sp, #0
  uint32_t msirange, pllvco, pllsource, pllr, pllm, sysclockfreq;  /* no init needed */

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
     SYSCLK = PLL_VCO / PLLR
   */
  pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 80030be:	4b2d      	ldr	r3, [pc, #180]	; (8003174 <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 80030c0:	68db      	ldr	r3, [r3, #12]
 80030c2:	f003 0303 	and.w	r3, r3, #3
 80030c6:	60fb      	str	r3, [r7, #12]

  switch (pllsource)
 80030c8:	68fb      	ldr	r3, [r7, #12]
 80030ca:	2b03      	cmp	r3, #3
 80030cc:	d00b      	beq.n	80030e6 <RCC_GetSysClockFreqFromPLLSource+0x2e>
 80030ce:	68fb      	ldr	r3, [r7, #12]
 80030d0:	2b03      	cmp	r3, #3
 80030d2:	d825      	bhi.n	8003120 <RCC_GetSysClockFreqFromPLLSource+0x68>
 80030d4:	68fb      	ldr	r3, [r7, #12]
 80030d6:	2b01      	cmp	r3, #1
 80030d8:	d008      	beq.n	80030ec <RCC_GetSysClockFreqFromPLLSource+0x34>
 80030da:	68fb      	ldr	r3, [r7, #12]
 80030dc:	2b02      	cmp	r3, #2
 80030de:	d11f      	bne.n	8003120 <RCC_GetSysClockFreqFromPLLSource+0x68>
  {
  case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
    pllvco = HSI_VALUE;
 80030e0:	4b25      	ldr	r3, [pc, #148]	; (8003178 <RCC_GetSysClockFreqFromPLLSource+0xc0>)
 80030e2:	613b      	str	r3, [r7, #16]
    break;
 80030e4:	e01f      	b.n	8003126 <RCC_GetSysClockFreqFromPLLSource+0x6e>

  case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
    pllvco = HSE_VALUE;
 80030e6:	4b24      	ldr	r3, [pc, #144]	; (8003178 <RCC_GetSysClockFreqFromPLLSource+0xc0>)
 80030e8:	613b      	str	r3, [r7, #16]
    break;
 80030ea:	e01c      	b.n	8003126 <RCC_GetSysClockFreqFromPLLSource+0x6e>

  case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    /* Get MSI range source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 80030ec:	4b21      	ldr	r3, [pc, #132]	; (8003174 <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 80030ee:	681b      	ldr	r3, [r3, #0]
 80030f0:	f003 0308 	and.w	r3, r3, #8
 80030f4:	2b00      	cmp	r3, #0
 80030f6:	d107      	bne.n	8003108 <RCC_GetSysClockFreqFromPLLSource+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 80030f8:	4b1e      	ldr	r3, [pc, #120]	; (8003174 <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 80030fa:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80030fe:	0a1b      	lsrs	r3, r3, #8
 8003100:	f003 030f 	and.w	r3, r3, #15
 8003104:	617b      	str	r3, [r7, #20]
 8003106:	e005      	b.n	8003114 <RCC_GetSysClockFreqFromPLLSource+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 8003108:	4b1a      	ldr	r3, [pc, #104]	; (8003174 <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 800310a:	681b      	ldr	r3, [r3, #0]
 800310c:	091b      	lsrs	r3, r3, #4
 800310e:	f003 030f 	and.w	r3, r3, #15
 8003112:	617b      	str	r3, [r7, #20]
    }
    /*MSI frequency range in HZ*/
    pllvco = MSIRangeTable[msirange];
 8003114:	4a19      	ldr	r2, [pc, #100]	; (800317c <RCC_GetSysClockFreqFromPLLSource+0xc4>)
 8003116:	697b      	ldr	r3, [r7, #20]
 8003118:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800311c:	613b      	str	r3, [r7, #16]
    break;
 800311e:	e002      	b.n	8003126 <RCC_GetSysClockFreqFromPLLSource+0x6e>
  default:
    /* unexpected */
    pllvco = 0;
 8003120:	2300      	movs	r3, #0
 8003122:	613b      	str	r3, [r7, #16]
    break;
 8003124:	bf00      	nop
  }
  pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8003126:	4b13      	ldr	r3, [pc, #76]	; (8003174 <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 8003128:	68db      	ldr	r3, [r3, #12]
 800312a:	091b      	lsrs	r3, r3, #4
 800312c:	f003 030f 	and.w	r3, r3, #15
 8003130:	3301      	adds	r3, #1
 8003132:	60bb      	str	r3, [r7, #8]
  pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 8003134:	4b0f      	ldr	r3, [pc, #60]	; (8003174 <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 8003136:	68db      	ldr	r3, [r3, #12]
 8003138:	0a1b      	lsrs	r3, r3, #8
 800313a:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800313e:	693a      	ldr	r2, [r7, #16]
 8003140:	fb03 f202 	mul.w	r2, r3, r2
 8003144:	68bb      	ldr	r3, [r7, #8]
 8003146:	fbb2 f3f3 	udiv	r3, r2, r3
 800314a:	613b      	str	r3, [r7, #16]
  pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 800314c:	4b09      	ldr	r3, [pc, #36]	; (8003174 <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 800314e:	68db      	ldr	r3, [r3, #12]
 8003150:	0e5b      	lsrs	r3, r3, #25
 8003152:	f003 0303 	and.w	r3, r3, #3
 8003156:	3301      	adds	r3, #1
 8003158:	005b      	lsls	r3, r3, #1
 800315a:	607b      	str	r3, [r7, #4]
  sysclockfreq = pllvco / pllr;
 800315c:	693a      	ldr	r2, [r7, #16]
 800315e:	687b      	ldr	r3, [r7, #4]
 8003160:	fbb2 f3f3 	udiv	r3, r2, r3
 8003164:	603b      	str	r3, [r7, #0]

  return sysclockfreq;
 8003166:	683b      	ldr	r3, [r7, #0]
}
 8003168:	4618      	mov	r0, r3
 800316a:	371c      	adds	r7, #28
 800316c:	46bd      	mov	sp, r7
 800316e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003172:	4770      	bx	lr
 8003174:	40021000 	.word	0x40021000
 8003178:	00f42400 	.word	0x00f42400
 800317c:	0800a9d4 	.word	0x0800a9d4

08003180 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8003180:	b580      	push	{r7, lr}
 8003182:	b086      	sub	sp, #24
 8003184:	af00      	add	r7, sp, #0
 8003186:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister, tickstart;     /* no init needed */
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8003188:	2300      	movs	r3, #0
 800318a:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 800318c:	2300      	movs	r3, #0
 800318e:	74bb      	strb	r3, [r7, #18]
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

#if defined(SAI1)

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 8003190:	687b      	ldr	r3, [r7, #4]
 8003192:	681b      	ldr	r3, [r3, #0]
 8003194:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8003198:	2b00      	cmp	r3, #0
 800319a:	d040      	beq.n	800321e <HAL_RCCEx_PeriphCLKConfig+0x9e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(PeriphClkInit->Sai1ClockSelection));

    switch(PeriphClkInit->Sai1ClockSelection)
 800319c:	687b      	ldr	r3, [r7, #4]
 800319e:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80031a0:	2b80      	cmp	r3, #128	; 0x80
 80031a2:	d02a      	beq.n	80031fa <HAL_RCCEx_PeriphCLKConfig+0x7a>
 80031a4:	2b80      	cmp	r3, #128	; 0x80
 80031a6:	d825      	bhi.n	80031f4 <HAL_RCCEx_PeriphCLKConfig+0x74>
 80031a8:	2b60      	cmp	r3, #96	; 0x60
 80031aa:	d026      	beq.n	80031fa <HAL_RCCEx_PeriphCLKConfig+0x7a>
 80031ac:	2b60      	cmp	r3, #96	; 0x60
 80031ae:	d821      	bhi.n	80031f4 <HAL_RCCEx_PeriphCLKConfig+0x74>
 80031b0:	2b40      	cmp	r3, #64	; 0x40
 80031b2:	d006      	beq.n	80031c2 <HAL_RCCEx_PeriphCLKConfig+0x42>
 80031b4:	2b40      	cmp	r3, #64	; 0x40
 80031b6:	d81d      	bhi.n	80031f4 <HAL_RCCEx_PeriphCLKConfig+0x74>
 80031b8:	2b00      	cmp	r3, #0
 80031ba:	d009      	beq.n	80031d0 <HAL_RCCEx_PeriphCLKConfig+0x50>
 80031bc:	2b20      	cmp	r3, #32
 80031be:	d010      	beq.n	80031e2 <HAL_RCCEx_PeriphCLKConfig+0x62>
 80031c0:	e018      	b.n	80031f4 <HAL_RCCEx_PeriphCLKConfig+0x74>
    {
    case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
      /* Enable SAI Clock output generated from System PLL . */
#if defined(RCC_PLLSAI2_SUPPORT)
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 80031c2:	4b89      	ldr	r3, [pc, #548]	; (80033e8 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 80031c4:	68db      	ldr	r3, [r3, #12]
 80031c6:	4a88      	ldr	r2, [pc, #544]	; (80033e8 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 80031c8:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80031cc:	60d3      	str	r3, [r2, #12]
#else
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI2CLK);
#endif /* RCC_PLLSAI2_SUPPORT */
      /* SAI1 clock source config set later after clock selection check */
      break;
 80031ce:	e015      	b.n	80031fc <HAL_RCCEx_PeriphCLKConfig+0x7c>

    case RCC_SAI1CLKSOURCE_PLLSAI1:  /* PLLSAI1 is used as clock source for SAI1*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 80031d0:	687b      	ldr	r3, [r7, #4]
 80031d2:	3304      	adds	r3, #4
 80031d4:	2100      	movs	r1, #0
 80031d6:	4618      	mov	r0, r3
 80031d8:	f001 fa82 	bl	80046e0 <RCCEx_PLLSAI1_Config>
 80031dc:	4603      	mov	r3, r0
 80031de:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 80031e0:	e00c      	b.n	80031fc <HAL_RCCEx_PeriphCLKConfig+0x7c>

#if defined(RCC_PLLSAI2_SUPPORT)

    case RCC_SAI1CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI1*/
      /* PLLSAI2 input clock, parameters M, N & P configuration clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 80031e2:	687b      	ldr	r3, [r7, #4]
 80031e4:	3320      	adds	r3, #32
 80031e6:	2100      	movs	r1, #0
 80031e8:	4618      	mov	r0, r3
 80031ea:	f001 fb6d 	bl	80048c8 <RCCEx_PLLSAI2_Config>
 80031ee:	4603      	mov	r3, r0
 80031f0:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 80031f2:	e003      	b.n	80031fc <HAL_RCCEx_PeriphCLKConfig+0x7c>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI1 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 80031f4:	2301      	movs	r3, #1
 80031f6:	74fb      	strb	r3, [r7, #19]
      break;
 80031f8:	e000      	b.n	80031fc <HAL_RCCEx_PeriphCLKConfig+0x7c>
      break;
 80031fa:	bf00      	nop
    }

    if(ret == HAL_OK)
 80031fc:	7cfb      	ldrb	r3, [r7, #19]
 80031fe:	2b00      	cmp	r3, #0
 8003200:	d10b      	bne.n	800321a <HAL_RCCEx_PeriphCLKConfig+0x9a>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8003202:	4b79      	ldr	r3, [pc, #484]	; (80033e8 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8003204:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 8003208:	f023 02e0 	bic.w	r2, r3, #224	; 0xe0
 800320c:	687b      	ldr	r3, [r7, #4]
 800320e:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8003210:	4975      	ldr	r1, [pc, #468]	; (80033e8 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8003212:	4313      	orrs	r3, r2
 8003214:	f8c1 309c 	str.w	r3, [r1, #156]	; 0x9c
 8003218:	e001      	b.n	800321e <HAL_RCCEx_PeriphCLKConfig+0x9e>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800321a:	7cfb      	ldrb	r3, [r7, #19]
 800321c:	74bb      	strb	r3, [r7, #18]
#endif /* SAI1 */

#if defined(SAI2)

  /*-------------------------- SAI2 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2))
 800321e:	687b      	ldr	r3, [r7, #4]
 8003220:	681b      	ldr	r3, [r3, #0]
 8003222:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8003226:	2b00      	cmp	r3, #0
 8003228:	d047      	beq.n	80032ba <HAL_RCCEx_PeriphCLKConfig+0x13a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLK(PeriphClkInit->Sai2ClockSelection));

    switch(PeriphClkInit->Sai2ClockSelection)
 800322a:	687b      	ldr	r3, [r7, #4]
 800322c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800322e:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003232:	d030      	beq.n	8003296 <HAL_RCCEx_PeriphCLKConfig+0x116>
 8003234:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003238:	d82a      	bhi.n	8003290 <HAL_RCCEx_PeriphCLKConfig+0x110>
 800323a:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800323e:	d02a      	beq.n	8003296 <HAL_RCCEx_PeriphCLKConfig+0x116>
 8003240:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8003244:	d824      	bhi.n	8003290 <HAL_RCCEx_PeriphCLKConfig+0x110>
 8003246:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800324a:	d008      	beq.n	800325e <HAL_RCCEx_PeriphCLKConfig+0xde>
 800324c:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8003250:	d81e      	bhi.n	8003290 <HAL_RCCEx_PeriphCLKConfig+0x110>
 8003252:	2b00      	cmp	r3, #0
 8003254:	d00a      	beq.n	800326c <HAL_RCCEx_PeriphCLKConfig+0xec>
 8003256:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800325a:	d010      	beq.n	800327e <HAL_RCCEx_PeriphCLKConfig+0xfe>
 800325c:	e018      	b.n	8003290 <HAL_RCCEx_PeriphCLKConfig+0x110>
    {
    case RCC_SAI2CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
      /* Enable SAI Clock output generated from System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 800325e:	4b62      	ldr	r3, [pc, #392]	; (80033e8 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8003260:	68db      	ldr	r3, [r3, #12]
 8003262:	4a61      	ldr	r2, [pc, #388]	; (80033e8 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8003264:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003268:	60d3      	str	r3, [r2, #12]
      /* SAI2 clock source config set later after clock selection check */
      break;
 800326a:	e015      	b.n	8003298 <HAL_RCCEx_PeriphCLKConfig+0x118>

    case RCC_SAI2CLKSOURCE_PLLSAI1: /* PLLSAI1 is used as clock source for SAI2*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 800326c:	687b      	ldr	r3, [r7, #4]
 800326e:	3304      	adds	r3, #4
 8003270:	2100      	movs	r1, #0
 8003272:	4618      	mov	r0, r3
 8003274:	f001 fa34 	bl	80046e0 <RCCEx_PLLSAI1_Config>
 8003278:	4603      	mov	r3, r0
 800327a:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 800327c:	e00c      	b.n	8003298 <HAL_RCCEx_PeriphCLKConfig+0x118>

    case RCC_SAI2CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI2*/
      /* PLLSAI2 input clock, parameters M, N & P configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 800327e:	687b      	ldr	r3, [r7, #4]
 8003280:	3320      	adds	r3, #32
 8003282:	2100      	movs	r1, #0
 8003284:	4618      	mov	r0, r3
 8003286:	f001 fb1f 	bl	80048c8 <RCCEx_PLLSAI2_Config>
 800328a:	4603      	mov	r3, r0
 800328c:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 800328e:	e003      	b.n	8003298 <HAL_RCCEx_PeriphCLKConfig+0x118>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI2 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8003290:	2301      	movs	r3, #1
 8003292:	74fb      	strb	r3, [r7, #19]
      break;
 8003294:	e000      	b.n	8003298 <HAL_RCCEx_PeriphCLKConfig+0x118>
      break;
 8003296:	bf00      	nop
    }

    if(ret == HAL_OK)
 8003298:	7cfb      	ldrb	r3, [r7, #19]
 800329a:	2b00      	cmp	r3, #0
 800329c:	d10b      	bne.n	80032b6 <HAL_RCCEx_PeriphCLKConfig+0x136>
    {
      /* Set the source of SAI2 clock*/
      __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 800329e:	4b52      	ldr	r3, [pc, #328]	; (80033e8 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 80032a0:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 80032a4:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 80032a8:	687b      	ldr	r3, [r7, #4]
 80032aa:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80032ac:	494e      	ldr	r1, [pc, #312]	; (80033e8 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 80032ae:	4313      	orrs	r3, r2
 80032b0:	f8c1 309c 	str.w	r3, [r1, #156]	; 0x9c
 80032b4:	e001      	b.n	80032ba <HAL_RCCEx_PeriphCLKConfig+0x13a>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80032b6:	7cfb      	ldrb	r3, [r7, #19]
 80032b8:	74bb      	strb	r3, [r7, #18]
    }
  }
#endif /* SAI2 */

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 80032ba:	687b      	ldr	r3, [r7, #4]
 80032bc:	681b      	ldr	r3, [r3, #0]
 80032be:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80032c2:	2b00      	cmp	r3, #0
 80032c4:	f000 809f 	beq.w	8003406 <HAL_RCCEx_PeriphCLKConfig+0x286>
  {
    FlagStatus       pwrclkchanged = RESET;
 80032c8:	2300      	movs	r3, #0
 80032ca:	747b      	strb	r3, [r7, #17]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 80032cc:	4b46      	ldr	r3, [pc, #280]	; (80033e8 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 80032ce:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80032d0:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80032d4:	2b00      	cmp	r3, #0
 80032d6:	d101      	bne.n	80032dc <HAL_RCCEx_PeriphCLKConfig+0x15c>
 80032d8:	2301      	movs	r3, #1
 80032da:	e000      	b.n	80032de <HAL_RCCEx_PeriphCLKConfig+0x15e>
 80032dc:	2300      	movs	r3, #0
 80032de:	2b00      	cmp	r3, #0
 80032e0:	d00d      	beq.n	80032fe <HAL_RCCEx_PeriphCLKConfig+0x17e>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80032e2:	4b41      	ldr	r3, [pc, #260]	; (80033e8 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 80032e4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80032e6:	4a40      	ldr	r2, [pc, #256]	; (80033e8 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 80032e8:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80032ec:	6593      	str	r3, [r2, #88]	; 0x58
 80032ee:	4b3e      	ldr	r3, [pc, #248]	; (80033e8 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 80032f0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80032f2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80032f6:	60bb      	str	r3, [r7, #8]
 80032f8:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80032fa:	2301      	movs	r3, #1
 80032fc:	747b      	strb	r3, [r7, #17]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80032fe:	4b3b      	ldr	r3, [pc, #236]	; (80033ec <HAL_RCCEx_PeriphCLKConfig+0x26c>)
 8003300:	681b      	ldr	r3, [r3, #0]
 8003302:	4a3a      	ldr	r2, [pc, #232]	; (80033ec <HAL_RCCEx_PeriphCLKConfig+0x26c>)
 8003304:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003308:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 800330a:	f7fe f9e9 	bl	80016e0 <HAL_GetTick>
 800330e:	60f8      	str	r0, [r7, #12]

    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8003310:	e009      	b.n	8003326 <HAL_RCCEx_PeriphCLKConfig+0x1a6>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003312:	f7fe f9e5 	bl	80016e0 <HAL_GetTick>
 8003316:	4602      	mov	r2, r0
 8003318:	68fb      	ldr	r3, [r7, #12]
 800331a:	1ad3      	subs	r3, r2, r3
 800331c:	2b02      	cmp	r3, #2
 800331e:	d902      	bls.n	8003326 <HAL_RCCEx_PeriphCLKConfig+0x1a6>
      {
        ret = HAL_TIMEOUT;
 8003320:	2303      	movs	r3, #3
 8003322:	74fb      	strb	r3, [r7, #19]
        break;
 8003324:	e005      	b.n	8003332 <HAL_RCCEx_PeriphCLKConfig+0x1b2>
    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8003326:	4b31      	ldr	r3, [pc, #196]	; (80033ec <HAL_RCCEx_PeriphCLKConfig+0x26c>)
 8003328:	681b      	ldr	r3, [r3, #0]
 800332a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800332e:	2b00      	cmp	r3, #0
 8003330:	d0ef      	beq.n	8003312 <HAL_RCCEx_PeriphCLKConfig+0x192>
      }
    }

    if(ret == HAL_OK)
 8003332:	7cfb      	ldrb	r3, [r7, #19]
 8003334:	2b00      	cmp	r3, #0
 8003336:	d15b      	bne.n	80033f0 <HAL_RCCEx_PeriphCLKConfig+0x270>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8003338:	4b2b      	ldr	r3, [pc, #172]	; (80033e8 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 800333a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800333e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8003342:	617b      	str	r3, [r7, #20]

      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8003344:	697b      	ldr	r3, [r7, #20]
 8003346:	2b00      	cmp	r3, #0
 8003348:	d01f      	beq.n	800338a <HAL_RCCEx_PeriphCLKConfig+0x20a>
 800334a:	687b      	ldr	r3, [r7, #4]
 800334c:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8003350:	697a      	ldr	r2, [r7, #20]
 8003352:	429a      	cmp	r2, r3
 8003354:	d019      	beq.n	800338a <HAL_RCCEx_PeriphCLKConfig+0x20a>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8003356:	4b24      	ldr	r3, [pc, #144]	; (80033e8 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8003358:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800335c:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8003360:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8003362:	4b21      	ldr	r3, [pc, #132]	; (80033e8 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8003364:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003368:	4a1f      	ldr	r2, [pc, #124]	; (80033e8 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 800336a:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800336e:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 8003372:	4b1d      	ldr	r3, [pc, #116]	; (80033e8 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8003374:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003378:	4a1b      	ldr	r2, [pc, #108]	; (80033e8 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 800337a:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800337e:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8003382:	4a19      	ldr	r2, [pc, #100]	; (80033e8 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8003384:	697b      	ldr	r3, [r7, #20]
 8003386:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 800338a:	697b      	ldr	r3, [r7, #20]
 800338c:	f003 0301 	and.w	r3, r3, #1
 8003390:	2b00      	cmp	r3, #0
 8003392:	d016      	beq.n	80033c2 <HAL_RCCEx_PeriphCLKConfig+0x242>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003394:	f7fe f9a4 	bl	80016e0 <HAL_GetTick>
 8003398:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800339a:	e00b      	b.n	80033b4 <HAL_RCCEx_PeriphCLKConfig+0x234>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800339c:	f7fe f9a0 	bl	80016e0 <HAL_GetTick>
 80033a0:	4602      	mov	r2, r0
 80033a2:	68fb      	ldr	r3, [r7, #12]
 80033a4:	1ad3      	subs	r3, r2, r3
 80033a6:	f241 3288 	movw	r2, #5000	; 0x1388
 80033aa:	4293      	cmp	r3, r2
 80033ac:	d902      	bls.n	80033b4 <HAL_RCCEx_PeriphCLKConfig+0x234>
          {
            ret = HAL_TIMEOUT;
 80033ae:	2303      	movs	r3, #3
 80033b0:	74fb      	strb	r3, [r7, #19]
            break;
 80033b2:	e006      	b.n	80033c2 <HAL_RCCEx_PeriphCLKConfig+0x242>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80033b4:	4b0c      	ldr	r3, [pc, #48]	; (80033e8 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 80033b6:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80033ba:	f003 0302 	and.w	r3, r3, #2
 80033be:	2b00      	cmp	r3, #0
 80033c0:	d0ec      	beq.n	800339c <HAL_RCCEx_PeriphCLKConfig+0x21c>
          }
        }
      }

      if(ret == HAL_OK)
 80033c2:	7cfb      	ldrb	r3, [r7, #19]
 80033c4:	2b00      	cmp	r3, #0
 80033c6:	d10c      	bne.n	80033e2 <HAL_RCCEx_PeriphCLKConfig+0x262>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80033c8:	4b07      	ldr	r3, [pc, #28]	; (80033e8 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 80033ca:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80033ce:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 80033d2:	687b      	ldr	r3, [r7, #4]
 80033d4:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 80033d8:	4903      	ldr	r1, [pc, #12]	; (80033e8 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 80033da:	4313      	orrs	r3, r2
 80033dc:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
 80033e0:	e008      	b.n	80033f4 <HAL_RCCEx_PeriphCLKConfig+0x274>
      }
      else
      {
        /* set overall return value */
        status = ret;
 80033e2:	7cfb      	ldrb	r3, [r7, #19]
 80033e4:	74bb      	strb	r3, [r7, #18]
 80033e6:	e005      	b.n	80033f4 <HAL_RCCEx_PeriphCLKConfig+0x274>
 80033e8:	40021000 	.word	0x40021000
 80033ec:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 80033f0:	7cfb      	ldrb	r3, [r7, #19]
 80033f2:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 80033f4:	7c7b      	ldrb	r3, [r7, #17]
 80033f6:	2b01      	cmp	r3, #1
 80033f8:	d105      	bne.n	8003406 <HAL_RCCEx_PeriphCLKConfig+0x286>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80033fa:	4ba0      	ldr	r3, [pc, #640]	; (800367c <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80033fc:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80033fe:	4a9f      	ldr	r2, [pc, #636]	; (800367c <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8003400:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8003404:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8003406:	687b      	ldr	r3, [r7, #4]
 8003408:	681b      	ldr	r3, [r3, #0]
 800340a:	f003 0301 	and.w	r3, r3, #1
 800340e:	2b00      	cmp	r3, #0
 8003410:	d00a      	beq.n	8003428 <HAL_RCCEx_PeriphCLKConfig+0x2a8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8003412:	4b9a      	ldr	r3, [pc, #616]	; (800367c <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8003414:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003418:	f023 0203 	bic.w	r2, r3, #3
 800341c:	687b      	ldr	r3, [r7, #4]
 800341e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003420:	4996      	ldr	r1, [pc, #600]	; (800367c <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8003422:	4313      	orrs	r3, r2
 8003424:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8003428:	687b      	ldr	r3, [r7, #4]
 800342a:	681b      	ldr	r3, [r3, #0]
 800342c:	f003 0302 	and.w	r3, r3, #2
 8003430:	2b00      	cmp	r3, #0
 8003432:	d00a      	beq.n	800344a <HAL_RCCEx_PeriphCLKConfig+0x2ca>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8003434:	4b91      	ldr	r3, [pc, #580]	; (800367c <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8003436:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800343a:	f023 020c 	bic.w	r2, r3, #12
 800343e:	687b      	ldr	r3, [r7, #4]
 8003440:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003442:	498e      	ldr	r1, [pc, #568]	; (800367c <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8003444:	4313      	orrs	r3, r2
 8003446:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 800344a:	687b      	ldr	r3, [r7, #4]
 800344c:	681b      	ldr	r3, [r3, #0]
 800344e:	f003 0304 	and.w	r3, r3, #4
 8003452:	2b00      	cmp	r3, #0
 8003454:	d00a      	beq.n	800346c <HAL_RCCEx_PeriphCLKConfig+0x2ec>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8003456:	4b89      	ldr	r3, [pc, #548]	; (800367c <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8003458:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800345c:	f023 0230 	bic.w	r2, r3, #48	; 0x30
 8003460:	687b      	ldr	r3, [r7, #4]
 8003462:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003464:	4985      	ldr	r1, [pc, #532]	; (800367c <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8003466:	4313      	orrs	r3, r2
 8003468:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* USART3 */

#if defined(UART4)

  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 800346c:	687b      	ldr	r3, [r7, #4]
 800346e:	681b      	ldr	r3, [r3, #0]
 8003470:	f003 0308 	and.w	r3, r3, #8
 8003474:	2b00      	cmp	r3, #0
 8003476:	d00a      	beq.n	800348e <HAL_RCCEx_PeriphCLKConfig+0x30e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8003478:	4b80      	ldr	r3, [pc, #512]	; (800367c <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800347a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800347e:	f023 02c0 	bic.w	r2, r3, #192	; 0xc0
 8003482:	687b      	ldr	r3, [r7, #4]
 8003484:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003486:	497d      	ldr	r1, [pc, #500]	; (800367c <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8003488:	4313      	orrs	r3, r2
 800348a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 800348e:	687b      	ldr	r3, [r7, #4]
 8003490:	681b      	ldr	r3, [r3, #0]
 8003492:	f003 0310 	and.w	r3, r3, #16
 8003496:	2b00      	cmp	r3, #0
 8003498:	d00a      	beq.n	80034b0 <HAL_RCCEx_PeriphCLKConfig+0x330>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 800349a:	4b78      	ldr	r3, [pc, #480]	; (800367c <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800349c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80034a0:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 80034a4:	687b      	ldr	r3, [r7, #4]
 80034a6:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80034a8:	4974      	ldr	r1, [pc, #464]	; (800367c <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80034aa:	4313      	orrs	r3, r2
 80034ac:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 80034b0:	687b      	ldr	r3, [r7, #4]
 80034b2:	681b      	ldr	r3, [r3, #0]
 80034b4:	f003 0320 	and.w	r3, r3, #32
 80034b8:	2b00      	cmp	r3, #0
 80034ba:	d00a      	beq.n	80034d2 <HAL_RCCEx_PeriphCLKConfig+0x352>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 80034bc:	4b6f      	ldr	r3, [pc, #444]	; (800367c <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80034be:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80034c2:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 80034c6:	687b      	ldr	r3, [r7, #4]
 80034c8:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80034ca:	496c      	ldr	r1, [pc, #432]	; (800367c <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80034cc:	4313      	orrs	r3, r2
 80034ce:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 80034d2:	687b      	ldr	r3, [r7, #4]
 80034d4:	681b      	ldr	r3, [r3, #0]
 80034d6:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80034da:	2b00      	cmp	r3, #0
 80034dc:	d00a      	beq.n	80034f4 <HAL_RCCEx_PeriphCLKConfig+0x374>
  {
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 80034de:	4b67      	ldr	r3, [pc, #412]	; (800367c <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80034e0:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80034e4:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 80034e8:	687b      	ldr	r3, [r7, #4]
 80034ea:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 80034ec:	4963      	ldr	r1, [pc, #396]	; (800367c <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80034ee:	4313      	orrs	r3, r2
 80034f0:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 80034f4:	687b      	ldr	r3, [r7, #4]
 80034f6:	681b      	ldr	r3, [r3, #0]
 80034f8:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80034fc:	2b00      	cmp	r3, #0
 80034fe:	d00a      	beq.n	8003516 <HAL_RCCEx_PeriphCLKConfig+0x396>
  {
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8003500:	4b5e      	ldr	r3, [pc, #376]	; (800367c <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8003502:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003506:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 800350a:	687b      	ldr	r3, [r7, #4]
 800350c:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800350e:	495b      	ldr	r1, [pc, #364]	; (800367c <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8003510:	4313      	orrs	r3, r2
 8003512:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8003516:	687b      	ldr	r3, [r7, #4]
 8003518:	681b      	ldr	r3, [r3, #0]
 800351a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800351e:	2b00      	cmp	r3, #0
 8003520:	d00a      	beq.n	8003538 <HAL_RCCEx_PeriphCLKConfig+0x3b8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8003522:	4b56      	ldr	r3, [pc, #344]	; (800367c <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8003524:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003528:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 800352c:	687b      	ldr	r3, [r7, #4]
 800352e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003530:	4952      	ldr	r1, [pc, #328]	; (800367c <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8003532:	4313      	orrs	r3, r2
 8003534:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(I2C2)

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8003538:	687b      	ldr	r3, [r7, #4]
 800353a:	681b      	ldr	r3, [r3, #0]
 800353c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003540:	2b00      	cmp	r3, #0
 8003542:	d00a      	beq.n	800355a <HAL_RCCEx_PeriphCLKConfig+0x3da>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8003544:	4b4d      	ldr	r3, [pc, #308]	; (800367c <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8003546:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800354a:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 800354e:	687b      	ldr	r3, [r7, #4]
 8003550:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003552:	494a      	ldr	r1, [pc, #296]	; (800367c <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8003554:	4313      	orrs	r3, r2
 8003556:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* I2C2 */

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 800355a:	687b      	ldr	r3, [r7, #4]
 800355c:	681b      	ldr	r3, [r3, #0]
 800355e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003562:	2b00      	cmp	r3, #0
 8003564:	d00a      	beq.n	800357c <HAL_RCCEx_PeriphCLKConfig+0x3fc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8003566:	4b45      	ldr	r3, [pc, #276]	; (800367c <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8003568:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800356c:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8003570:	687b      	ldr	r3, [r7, #4]
 8003572:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003574:	4941      	ldr	r1, [pc, #260]	; (800367c <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8003576:	4313      	orrs	r3, r2
 8003578:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(I2C4)

  /*-------------------------- I2C4 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 800357c:	687b      	ldr	r3, [r7, #4]
 800357e:	681b      	ldr	r3, [r3, #0]
 8003580:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8003584:	2b00      	cmp	r3, #0
 8003586:	d00a      	beq.n	800359e <HAL_RCCEx_PeriphCLKConfig+0x41e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 8003588:	4b3c      	ldr	r3, [pc, #240]	; (800367c <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800358a:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 800358e:	f023 0203 	bic.w	r2, r3, #3
 8003592:	687b      	ldr	r3, [r7, #4]
 8003594:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003596:	4939      	ldr	r1, [pc, #228]	; (800367c <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8003598:	4313      	orrs	r3, r2
 800359a:	f8c1 309c 	str.w	r3, [r1, #156]	; 0x9c
#endif /* I2C4 */

#if defined(USB_OTG_FS) || defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 800359e:	687b      	ldr	r3, [r7, #4]
 80035a0:	681b      	ldr	r3, [r3, #0]
 80035a2:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 80035a6:	2b00      	cmp	r3, #0
 80035a8:	d028      	beq.n	80035fc <HAL_RCCEx_PeriphCLKConfig+0x47c>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 80035aa:	4b34      	ldr	r3, [pc, #208]	; (800367c <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80035ac:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80035b0:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 80035b4:	687b      	ldr	r3, [r7, #4]
 80035b6:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80035b8:	4930      	ldr	r1, [pc, #192]	; (800367c <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80035ba:	4313      	orrs	r3, r2
 80035bc:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 80035c0:	687b      	ldr	r3, [r7, #4]
 80035c2:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80035c4:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 80035c8:	d106      	bne.n	80035d8 <HAL_RCCEx_PeriphCLKConfig+0x458>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80035ca:	4b2c      	ldr	r3, [pc, #176]	; (800367c <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80035cc:	68db      	ldr	r3, [r3, #12]
 80035ce:	4a2b      	ldr	r2, [pc, #172]	; (800367c <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80035d0:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80035d4:	60d3      	str	r3, [r2, #12]
 80035d6:	e011      	b.n	80035fc <HAL_RCCEx_PeriphCLKConfig+0x47c>
    }
    else
    {
#if defined(RCC_PLLSAI1_SUPPORT)
      if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 80035d8:	687b      	ldr	r3, [r7, #4]
 80035da:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80035dc:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 80035e0:	d10c      	bne.n	80035fc <HAL_RCCEx_PeriphCLKConfig+0x47c>
      {
        /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
        ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 80035e2:	687b      	ldr	r3, [r7, #4]
 80035e4:	3304      	adds	r3, #4
 80035e6:	2101      	movs	r1, #1
 80035e8:	4618      	mov	r0, r3
 80035ea:	f001 f879 	bl	80046e0 <RCCEx_PLLSAI1_Config>
 80035ee:	4603      	mov	r3, r0
 80035f0:	74fb      	strb	r3, [r7, #19]

        if(ret != HAL_OK)
 80035f2:	7cfb      	ldrb	r3, [r7, #19]
 80035f4:	2b00      	cmp	r3, #0
 80035f6:	d001      	beq.n	80035fc <HAL_RCCEx_PeriphCLKConfig+0x47c>
        {
          /* set overall return value */
          status = ret;
 80035f8:	7cfb      	ldrb	r3, [r7, #19]
 80035fa:	74bb      	strb	r3, [r7, #18]
#endif /* USB_OTG_FS || USB */

#if defined(SDMMC1)

  /*-------------------------- SDMMC1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == (RCC_PERIPHCLK_SDMMC1))
 80035fc:	687b      	ldr	r3, [r7, #4]
 80035fe:	681b      	ldr	r3, [r3, #0]
 8003600:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8003604:	2b00      	cmp	r3, #0
 8003606:	d04d      	beq.n	80036a4 <HAL_RCCEx_PeriphCLKConfig+0x524>
  {
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 8003608:	687b      	ldr	r3, [r7, #4]
 800360a:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800360c:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8003610:	d108      	bne.n	8003624 <HAL_RCCEx_PeriphCLKConfig+0x4a4>
 8003612:	4b1a      	ldr	r3, [pc, #104]	; (800367c <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8003614:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 8003618:	4a18      	ldr	r2, [pc, #96]	; (800367c <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800361a:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800361e:	f8c2 309c 	str.w	r3, [r2, #156]	; 0x9c
 8003622:	e012      	b.n	800364a <HAL_RCCEx_PeriphCLKConfig+0x4ca>
 8003624:	4b15      	ldr	r3, [pc, #84]	; (800367c <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8003626:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 800362a:	4a14      	ldr	r2, [pc, #80]	; (800367c <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800362c:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8003630:	f8c2 309c 	str.w	r3, [r2, #156]	; 0x9c
 8003634:	4b11      	ldr	r3, [pc, #68]	; (800367c <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8003636:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800363a:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 800363e:	687b      	ldr	r3, [r7, #4]
 8003640:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8003642:	490e      	ldr	r1, [pc, #56]	; (800367c <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8003644:	4313      	orrs	r3, r2
 8003646:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLL)   /* PLL "Q" ? */
 800364a:	687b      	ldr	r3, [r7, #4]
 800364c:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800364e:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8003652:	d106      	bne.n	8003662 <HAL_RCCEx_PeriphCLKConfig+0x4e2>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8003654:	4b09      	ldr	r3, [pc, #36]	; (800367c <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8003656:	68db      	ldr	r3, [r3, #12]
 8003658:	4a08      	ldr	r2, [pc, #32]	; (800367c <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800365a:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800365e:	60d3      	str	r3, [r2, #12]
 8003660:	e020      	b.n	80036a4 <HAL_RCCEx_PeriphCLKConfig+0x524>
    }
#if defined(RCC_CCIPR2_SDMMCSEL)
    else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLP) /* PLL "P" ? */
 8003662:	687b      	ldr	r3, [r7, #4]
 8003664:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8003666:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 800366a:	d109      	bne.n	8003680 <HAL_RCCEx_PeriphCLKConfig+0x500>
    {
      /* Enable PLLSAI3CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 800366c:	4b03      	ldr	r3, [pc, #12]	; (800367c <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800366e:	68db      	ldr	r3, [r3, #12]
 8003670:	4a02      	ldr	r2, [pc, #8]	; (800367c <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8003672:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003676:	60d3      	str	r3, [r2, #12]
 8003678:	e014      	b.n	80036a4 <HAL_RCCEx_PeriphCLKConfig+0x524>
 800367a:	bf00      	nop
 800367c:	40021000 	.word	0x40021000
    }
#endif
    else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLSAI1)
 8003680:	687b      	ldr	r3, [r7, #4]
 8003682:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8003684:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8003688:	d10c      	bne.n	80036a4 <HAL_RCCEx_PeriphCLKConfig+0x524>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 800368a:	687b      	ldr	r3, [r7, #4]
 800368c:	3304      	adds	r3, #4
 800368e:	2101      	movs	r1, #1
 8003690:	4618      	mov	r0, r3
 8003692:	f001 f825 	bl	80046e0 <RCCEx_PLLSAI1_Config>
 8003696:	4603      	mov	r3, r0
 8003698:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 800369a:	7cfb      	ldrb	r3, [r7, #19]
 800369c:	2b00      	cmp	r3, #0
 800369e:	d001      	beq.n	80036a4 <HAL_RCCEx_PeriphCLKConfig+0x524>
      {
        /* set overall return value */
        status = ret;
 80036a0:	7cfb      	ldrb	r3, [r7, #19]
 80036a2:	74bb      	strb	r3, [r7, #18]
  }

#endif /* SDMMC1 */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 80036a4:	687b      	ldr	r3, [r7, #4]
 80036a6:	681b      	ldr	r3, [r3, #0]
 80036a8:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80036ac:	2b00      	cmp	r3, #0
 80036ae:	d028      	beq.n	8003702 <HAL_RCCEx_PeriphCLKConfig+0x582>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 80036b0:	4b7a      	ldr	r3, [pc, #488]	; (800389c <HAL_RCCEx_PeriphCLKConfig+0x71c>)
 80036b2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80036b6:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 80036ba:	687b      	ldr	r3, [r7, #4]
 80036bc:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 80036be:	4977      	ldr	r1, [pc, #476]	; (800389c <HAL_RCCEx_PeriphCLKConfig+0x71c>)
 80036c0:	4313      	orrs	r3, r2
 80036c2:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 80036c6:	687b      	ldr	r3, [r7, #4]
 80036c8:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 80036ca:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 80036ce:	d106      	bne.n	80036de <HAL_RCCEx_PeriphCLKConfig+0x55e>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80036d0:	4b72      	ldr	r3, [pc, #456]	; (800389c <HAL_RCCEx_PeriphCLKConfig+0x71c>)
 80036d2:	68db      	ldr	r3, [r3, #12]
 80036d4:	4a71      	ldr	r2, [pc, #452]	; (800389c <HAL_RCCEx_PeriphCLKConfig+0x71c>)
 80036d6:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80036da:	60d3      	str	r3, [r2, #12]
 80036dc:	e011      	b.n	8003702 <HAL_RCCEx_PeriphCLKConfig+0x582>
    }
#if defined(RCC_PLLSAI1_SUPPORT)
    else if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLLSAI1)
 80036de:	687b      	ldr	r3, [r7, #4]
 80036e0:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 80036e2:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 80036e6:	d10c      	bne.n	8003702 <HAL_RCCEx_PeriphCLKConfig+0x582>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 80036e8:	687b      	ldr	r3, [r7, #4]
 80036ea:	3304      	adds	r3, #4
 80036ec:	2101      	movs	r1, #1
 80036ee:	4618      	mov	r0, r3
 80036f0:	f000 fff6 	bl	80046e0 <RCCEx_PLLSAI1_Config>
 80036f4:	4603      	mov	r3, r0
 80036f6:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 80036f8:	7cfb      	ldrb	r3, [r7, #19]
 80036fa:	2b00      	cmp	r3, #0
 80036fc:	d001      	beq.n	8003702 <HAL_RCCEx_PeriphCLKConfig+0x582>
      {
        /* set overall return value */
        status = ret;
 80036fe:	7cfb      	ldrb	r3, [r7, #19]
 8003700:	74bb      	strb	r3, [r7, #18]
    }
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
#if !defined(STM32L412xx) && !defined(STM32L422xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8003702:	687b      	ldr	r3, [r7, #4]
 8003704:	681b      	ldr	r3, [r3, #0]
 8003706:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800370a:	2b00      	cmp	r3, #0
 800370c:	d01e      	beq.n	800374c <HAL_RCCEx_PeriphCLKConfig+0x5cc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 800370e:	4b63      	ldr	r3, [pc, #396]	; (800389c <HAL_RCCEx_PeriphCLKConfig+0x71c>)
 8003710:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003714:	f023 5240 	bic.w	r2, r3, #805306368	; 0x30000000
 8003718:	687b      	ldr	r3, [r7, #4]
 800371a:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800371e:	495f      	ldr	r1, [pc, #380]	; (800389c <HAL_RCCEx_PeriphCLKConfig+0x71c>)
 8003720:	4313      	orrs	r3, r2
 8003722:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

#if defined(RCC_PLLSAI1_SUPPORT)
    if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 8003726:	687b      	ldr	r3, [r7, #4]
 8003728:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800372c:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8003730:	d10c      	bne.n	800374c <HAL_RCCEx_PeriphCLKConfig+0x5cc>
    {
      /* PLLSAI1 input clock, parameters M, N & R configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_R_UPDATE);
 8003732:	687b      	ldr	r3, [r7, #4]
 8003734:	3304      	adds	r3, #4
 8003736:	2102      	movs	r1, #2
 8003738:	4618      	mov	r0, r3
 800373a:	f000 ffd1 	bl	80046e0 <RCCEx_PLLSAI1_Config>
 800373e:	4603      	mov	r3, r0
 8003740:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8003742:	7cfb      	ldrb	r3, [r7, #19]
 8003744:	2b00      	cmp	r3, #0
 8003746:	d001      	beq.n	800374c <HAL_RCCEx_PeriphCLKConfig+0x5cc>
      {
        /* set overall return value */
        status = ret;
 8003748:	7cfb      	ldrb	r3, [r7, #19]
 800374a:	74bb      	strb	r3, [r7, #18]
#endif /* SWPMI1 */

#if defined(DFSDM1_Filter0)

  /*-------------------------- DFSDM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 800374c:	687b      	ldr	r3, [r7, #4]
 800374e:	681b      	ldr	r3, [r3, #0]
 8003750:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003754:	2b00      	cmp	r3, #0
 8003756:	d00b      	beq.n	8003770 <HAL_RCCEx_PeriphCLKConfig+0x5f0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 8003758:	4b50      	ldr	r3, [pc, #320]	; (800389c <HAL_RCCEx_PeriphCLKConfig+0x71c>)
 800375a:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 800375e:	f023 0204 	bic.w	r2, r3, #4
 8003762:	687b      	ldr	r3, [r7, #4]
 8003764:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8003768:	494c      	ldr	r1, [pc, #304]	; (800389c <HAL_RCCEx_PeriphCLKConfig+0x71c>)
 800376a:	4313      	orrs	r3, r2
 800376c:	f8c1 309c 	str.w	r3, [r1, #156]	; 0x9c
  }

#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
  /*-------------------------- DFSDM1 audio clock source configuration -------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1AUDIO) == RCC_PERIPHCLK_DFSDM1AUDIO)
 8003770:	687b      	ldr	r3, [r7, #4]
 8003772:	681b      	ldr	r3, [r3, #0]
 8003774:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8003778:	2b00      	cmp	r3, #0
 800377a:	d00b      	beq.n	8003794 <HAL_RCCEx_PeriphCLKConfig+0x614>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1AUDIOCLKSOURCE(PeriphClkInit->Dfsdm1AudioClockSelection));

    /* Configure the DFSDM1 interface audio clock source */
    __HAL_RCC_DFSDM1AUDIO_CONFIG(PeriphClkInit->Dfsdm1AudioClockSelection);
 800377c:	4b47      	ldr	r3, [pc, #284]	; (800389c <HAL_RCCEx_PeriphCLKConfig+0x71c>)
 800377e:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 8003782:	f023 0218 	bic.w	r2, r3, #24
 8003786:	687b      	ldr	r3, [r7, #4]
 8003788:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800378c:	4943      	ldr	r1, [pc, #268]	; (800389c <HAL_RCCEx_PeriphCLKConfig+0x71c>)
 800378e:	4313      	orrs	r3, r2
 8003790:	f8c1 309c 	str.w	r3, [r1, #156]	; 0x9c
#endif /* DFSDM1_Filter0 */

#if defined(LTDC)

  /*-------------------------- LTDC clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 8003794:	687b      	ldr	r3, [r7, #4]
 8003796:	681b      	ldr	r3, [r3, #0]
 8003798:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800379c:	2b00      	cmp	r3, #0
 800379e:	d035      	beq.n	800380c <HAL_RCCEx_PeriphCLKConfig+0x68c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LTDCCLKSOURCE(PeriphClkInit->LtdcClockSelection));

    /* Disable the PLLSAI2 */
    __HAL_RCC_PLLSAI2_DISABLE();
 80037a0:	4b3e      	ldr	r3, [pc, #248]	; (800389c <HAL_RCCEx_PeriphCLKConfig+0x71c>)
 80037a2:	681b      	ldr	r3, [r3, #0]
 80037a4:	4a3d      	ldr	r2, [pc, #244]	; (800389c <HAL_RCCEx_PeriphCLKConfig+0x71c>)
 80037a6:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80037aa:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80037ac:	f7fd ff98 	bl	80016e0 <HAL_GetTick>
 80037b0:	60f8      	str	r0, [r7, #12]

    /* Wait till PLLSAI2 is ready */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 80037b2:	e009      	b.n	80037c8 <HAL_RCCEx_PeriphCLKConfig+0x648>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 80037b4:	f7fd ff94 	bl	80016e0 <HAL_GetTick>
 80037b8:	4602      	mov	r2, r0
 80037ba:	68fb      	ldr	r3, [r7, #12]
 80037bc:	1ad3      	subs	r3, r2, r3
 80037be:	2b02      	cmp	r3, #2
 80037c0:	d902      	bls.n	80037c8 <HAL_RCCEx_PeriphCLKConfig+0x648>
      {
        ret = HAL_TIMEOUT;
 80037c2:	2303      	movs	r3, #3
 80037c4:	74fb      	strb	r3, [r7, #19]
        break;
 80037c6:	e005      	b.n	80037d4 <HAL_RCCEx_PeriphCLKConfig+0x654>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 80037c8:	4b34      	ldr	r3, [pc, #208]	; (800389c <HAL_RCCEx_PeriphCLKConfig+0x71c>)
 80037ca:	681b      	ldr	r3, [r3, #0]
 80037cc:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 80037d0:	2b00      	cmp	r3, #0
 80037d2:	d1ef      	bne.n	80037b4 <HAL_RCCEx_PeriphCLKConfig+0x634>
      }
    }

    if(ret == HAL_OK)
 80037d4:	7cfb      	ldrb	r3, [r7, #19]
 80037d6:	2b00      	cmp	r3, #0
 80037d8:	d113      	bne.n	8003802 <HAL_RCCEx_PeriphCLKConfig+0x682>
    {
      /* Configure the LTDC clock source */
      __HAL_RCC_LTDC_CONFIG(PeriphClkInit->LtdcClockSelection);
 80037da:	4b30      	ldr	r3, [pc, #192]	; (800389c <HAL_RCCEx_PeriphCLKConfig+0x71c>)
 80037dc:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 80037e0:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 80037e4:	687b      	ldr	r3, [r7, #4]
 80037e6:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80037ea:	492c      	ldr	r1, [pc, #176]	; (800389c <HAL_RCCEx_PeriphCLKConfig+0x71c>)
 80037ec:	4313      	orrs	r3, r2
 80037ee:	f8c1 309c 	str.w	r3, [r1, #156]	; 0x9c

      /* PLLSAI2 input clock, parameters M, N & R configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_R_UPDATE);
 80037f2:	687b      	ldr	r3, [r7, #4]
 80037f4:	3320      	adds	r3, #32
 80037f6:	2102      	movs	r1, #2
 80037f8:	4618      	mov	r0, r3
 80037fa:	f001 f865 	bl	80048c8 <RCCEx_PLLSAI2_Config>
 80037fe:	4603      	mov	r3, r0
 8003800:	74fb      	strb	r3, [r7, #19]
    }

    if(ret != HAL_OK)
 8003802:	7cfb      	ldrb	r3, [r7, #19]
 8003804:	2b00      	cmp	r3, #0
 8003806:	d001      	beq.n	800380c <HAL_RCCEx_PeriphCLKConfig+0x68c>
    {
      /* set overall return value */
      status = ret;
 8003808:	7cfb      	ldrb	r3, [r7, #19]
 800380a:	74bb      	strb	r3, [r7, #18]
#endif /* LTDC */

#if defined(DSI)

  /*-------------------------- DSI clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DSI) == RCC_PERIPHCLK_DSI)
 800380c:	687b      	ldr	r3, [r7, #4]
 800380e:	681b      	ldr	r3, [r3, #0]
 8003810:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8003814:	2b00      	cmp	r3, #0
 8003816:	d01e      	beq.n	8003856 <HAL_RCCEx_PeriphCLKConfig+0x6d6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DSICLKSOURCE(PeriphClkInit->DsiClockSelection));

    /* Configure the DSI clock source */
    __HAL_RCC_DSI_CONFIG(PeriphClkInit->DsiClockSelection);
 8003818:	4b20      	ldr	r3, [pc, #128]	; (800389c <HAL_RCCEx_PeriphCLKConfig+0x71c>)
 800381a:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 800381e:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8003822:	687b      	ldr	r3, [r7, #4]
 8003824:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003828:	491c      	ldr	r1, [pc, #112]	; (800389c <HAL_RCCEx_PeriphCLKConfig+0x71c>)
 800382a:	4313      	orrs	r3, r2
 800382c:	f8c1 309c 	str.w	r3, [r1, #156]	; 0x9c

    if(PeriphClkInit->DsiClockSelection == RCC_DSICLKSOURCE_PLLSAI2)
 8003830:	687b      	ldr	r3, [r7, #4]
 8003832:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003836:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800383a:	d10c      	bne.n	8003856 <HAL_RCCEx_PeriphCLKConfig+0x6d6>
    {
      /* PLLSAI2 input clock, parameters M, N & Q configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_Q_UPDATE);
 800383c:	687b      	ldr	r3, [r7, #4]
 800383e:	3320      	adds	r3, #32
 8003840:	2101      	movs	r1, #1
 8003842:	4618      	mov	r0, r3
 8003844:	f001 f840 	bl	80048c8 <RCCEx_PLLSAI2_Config>
 8003848:	4603      	mov	r3, r0
 800384a:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 800384c:	7cfb      	ldrb	r3, [r7, #19]
 800384e:	2b00      	cmp	r3, #0
 8003850:	d001      	beq.n	8003856 <HAL_RCCEx_PeriphCLKConfig+0x6d6>
      {
        /* set overall return value */
        status = ret;
 8003852:	7cfb      	ldrb	r3, [r7, #19]
 8003854:	74bb      	strb	r3, [r7, #18]
#endif /* DSI */

#if defined(OCTOSPI1) || defined(OCTOSPI2)

  /*-------------------------- OctoSPIx clock source configuration ----------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_OSPI) == RCC_PERIPHCLK_OSPI)
 8003856:	687b      	ldr	r3, [r7, #4]
 8003858:	681b      	ldr	r3, [r3, #0]
 800385a:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 800385e:	2b00      	cmp	r3, #0
 8003860:	d017      	beq.n	8003892 <HAL_RCCEx_PeriphCLKConfig+0x712>
  {
    /* Check the parameters */
    assert_param(IS_RCC_OSPICLKSOURCE(PeriphClkInit->OspiClockSelection));

    /* Configure the OctoSPI clock source */
    __HAL_RCC_OSPI_CONFIG(PeriphClkInit->OspiClockSelection);
 8003862:	4b0e      	ldr	r3, [pc, #56]	; (800389c <HAL_RCCEx_PeriphCLKConfig+0x71c>)
 8003864:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 8003868:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 800386c:	687b      	ldr	r3, [r7, #4]
 800386e:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8003872:	490a      	ldr	r1, [pc, #40]	; (800389c <HAL_RCCEx_PeriphCLKConfig+0x71c>)
 8003874:	4313      	orrs	r3, r2
 8003876:	f8c1 309c 	str.w	r3, [r1, #156]	; 0x9c

    if(PeriphClkInit->OspiClockSelection == RCC_OSPICLKSOURCE_PLL)
 800387a:	687b      	ldr	r3, [r7, #4]
 800387c:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8003880:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8003884:	d105      	bne.n	8003892 <HAL_RCCEx_PeriphCLKConfig+0x712>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8003886:	4b05      	ldr	r3, [pc, #20]	; (800389c <HAL_RCCEx_PeriphCLKConfig+0x71c>)
 8003888:	68db      	ldr	r3, [r3, #12]
 800388a:	4a04      	ldr	r2, [pc, #16]	; (800389c <HAL_RCCEx_PeriphCLKConfig+0x71c>)
 800388c:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8003890:	60d3      	str	r3, [r2, #12]
    }
  }

#endif /* OCTOSPI1 || OCTOSPI2 */

  return status;
 8003892:	7cbb      	ldrb	r3, [r7, #18]
}
 8003894:	4618      	mov	r0, r3
 8003896:	3718      	adds	r7, #24
 8003898:	46bd      	mov	sp, r7
 800389a:	bd80      	pop	{r7, pc}
 800389c:	40021000 	.word	0x40021000

080038a0 <HAL_RCCEx_GetPeriphCLKFreq>:
  *            @arg @ref RCC_PERIPHCLK_OSPI  OctoSPI peripheral clock (only for devices with OctoSPI)
  @endif
  * @retval Frequency in Hz
  */
uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint32_t PeriphClk)
{
 80038a0:	b580      	push	{r7, lr}
 80038a2:	b088      	sub	sp, #32
 80038a4:	af00      	add	r7, sp, #0
 80038a6:	6078      	str	r0, [r7, #4]
  uint32_t frequency = 0U;
 80038a8:	2300      	movs	r3, #0
 80038aa:	61fb      	str	r3, [r7, #28]
#endif

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClk));

  if(PeriphClk == RCC_PERIPHCLK_RTC)
 80038ac:	687b      	ldr	r3, [r7, #4]
 80038ae:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 80038b2:	d13e      	bne.n	8003932 <HAL_RCCEx_GetPeriphCLKFreq+0x92>
  {
    /* Get the current RTC source */
    srcclk = __HAL_RCC_GET_RTC_SOURCE();
 80038b4:	4bb6      	ldr	r3, [pc, #728]	; (8003b90 <HAL_RCCEx_GetPeriphCLKFreq+0x2f0>)
 80038b6:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80038ba:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80038be:	60fb      	str	r3, [r7, #12]

    switch(srcclk)
 80038c0:	68fb      	ldr	r3, [r7, #12]
 80038c2:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 80038c6:	d028      	beq.n	800391a <HAL_RCCEx_GetPeriphCLKFreq+0x7a>
 80038c8:	68fb      	ldr	r3, [r7, #12]
 80038ca:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 80038ce:	f200 86f2 	bhi.w	80046b6 <HAL_RCCEx_GetPeriphCLKFreq+0xe16>
 80038d2:	68fb      	ldr	r3, [r7, #12]
 80038d4:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80038d8:	d005      	beq.n	80038e6 <HAL_RCCEx_GetPeriphCLKFreq+0x46>
 80038da:	68fb      	ldr	r3, [r7, #12]
 80038dc:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80038e0:	d00e      	beq.n	8003900 <HAL_RCCEx_GetPeriphCLKFreq+0x60>
        frequency = HSE_VALUE / 32U;
      }
      break;
    default:
      /* No clock source, frequency default init at 0 */
      break;
 80038e2:	f000 bee8 	b.w	80046b6 <HAL_RCCEx_GetPeriphCLKFreq+0xe16>
      if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 80038e6:	4baa      	ldr	r3, [pc, #680]	; (8003b90 <HAL_RCCEx_GetPeriphCLKFreq+0x2f0>)
 80038e8:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80038ec:	f003 0302 	and.w	r3, r3, #2
 80038f0:	2b02      	cmp	r3, #2
 80038f2:	f040 86e2 	bne.w	80046ba <HAL_RCCEx_GetPeriphCLKFreq+0xe1a>
        frequency = LSE_VALUE;
 80038f6:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80038fa:	61fb      	str	r3, [r7, #28]
      break;
 80038fc:	f000 bedd 	b.w	80046ba <HAL_RCCEx_GetPeriphCLKFreq+0xe1a>
      if(HAL_IS_BIT_SET(RCC->CSR, RCC_CSR_LSIRDY))
 8003900:	4ba3      	ldr	r3, [pc, #652]	; (8003b90 <HAL_RCCEx_GetPeriphCLKFreq+0x2f0>)
 8003902:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8003906:	f003 0302 	and.w	r3, r3, #2
 800390a:	2b02      	cmp	r3, #2
 800390c:	f040 86d7 	bne.w	80046be <HAL_RCCEx_GetPeriphCLKFreq+0xe1e>
          frequency = LSI_VALUE;
 8003910:	f44f 43fa 	mov.w	r3, #32000	; 0x7d00
 8003914:	61fb      	str	r3, [r7, #28]
      break;
 8003916:	f000 bed2 	b.w	80046be <HAL_RCCEx_GetPeriphCLKFreq+0xe1e>
      if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 800391a:	4b9d      	ldr	r3, [pc, #628]	; (8003b90 <HAL_RCCEx_GetPeriphCLKFreq+0x2f0>)
 800391c:	681b      	ldr	r3, [r3, #0]
 800391e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003922:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8003926:	f040 86cc 	bne.w	80046c2 <HAL_RCCEx_GetPeriphCLKFreq+0xe22>
        frequency = HSE_VALUE / 32U;
 800392a:	4b9a      	ldr	r3, [pc, #616]	; (8003b94 <HAL_RCCEx_GetPeriphCLKFreq+0x2f4>)
 800392c:	61fb      	str	r3, [r7, #28]
      break;
 800392e:	f000 bec8 	b.w	80046c2 <HAL_RCCEx_GetPeriphCLKFreq+0xe22>
    }
  }
  else
  {
    /* Other external peripheral clock source than RTC */
    pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 8003932:	4b97      	ldr	r3, [pc, #604]	; (8003b90 <HAL_RCCEx_GetPeriphCLKFreq+0x2f0>)
 8003934:	68db      	ldr	r3, [r3, #12]
 8003936:	f003 0303 	and.w	r3, r3, #3
 800393a:	613b      	str	r3, [r7, #16]

    /* Compute PLL clock input */
    switch(pll_oscsource)
 800393c:	693b      	ldr	r3, [r7, #16]
 800393e:	2b03      	cmp	r3, #3
 8003940:	d036      	beq.n	80039b0 <HAL_RCCEx_GetPeriphCLKFreq+0x110>
 8003942:	693b      	ldr	r3, [r7, #16]
 8003944:	2b03      	cmp	r3, #3
 8003946:	d840      	bhi.n	80039ca <HAL_RCCEx_GetPeriphCLKFreq+0x12a>
 8003948:	693b      	ldr	r3, [r7, #16]
 800394a:	2b01      	cmp	r3, #1
 800394c:	d003      	beq.n	8003956 <HAL_RCCEx_GetPeriphCLKFreq+0xb6>
 800394e:	693b      	ldr	r3, [r7, #16]
 8003950:	2b02      	cmp	r3, #2
 8003952:	d020      	beq.n	8003996 <HAL_RCCEx_GetPeriphCLKFreq+0xf6>
 8003954:	e039      	b.n	80039ca <HAL_RCCEx_GetPeriphCLKFreq+0x12a>
    {
    case RCC_PLLSOURCE_MSI:   /* MSI ? */
      if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_MSIRDY))
 8003956:	4b8e      	ldr	r3, [pc, #568]	; (8003b90 <HAL_RCCEx_GetPeriphCLKFreq+0x2f0>)
 8003958:	681b      	ldr	r3, [r3, #0]
 800395a:	f003 0302 	and.w	r3, r3, #2
 800395e:	2b02      	cmp	r3, #2
 8003960:	d116      	bne.n	8003990 <HAL_RCCEx_GetPeriphCLKFreq+0xf0>
      {
        /*MSI frequency range in HZ*/
        pllvco = MSIRangeTable[(__HAL_RCC_GET_MSI_RANGE() >> 4U)];
 8003962:	4b8b      	ldr	r3, [pc, #556]	; (8003b90 <HAL_RCCEx_GetPeriphCLKFreq+0x2f0>)
 8003964:	681b      	ldr	r3, [r3, #0]
 8003966:	f003 0308 	and.w	r3, r3, #8
 800396a:	2b00      	cmp	r3, #0
 800396c:	d005      	beq.n	800397a <HAL_RCCEx_GetPeriphCLKFreq+0xda>
 800396e:	4b88      	ldr	r3, [pc, #544]	; (8003b90 <HAL_RCCEx_GetPeriphCLKFreq+0x2f0>)
 8003970:	681b      	ldr	r3, [r3, #0]
 8003972:	091b      	lsrs	r3, r3, #4
 8003974:	f003 030f 	and.w	r3, r3, #15
 8003978:	e005      	b.n	8003986 <HAL_RCCEx_GetPeriphCLKFreq+0xe6>
 800397a:	4b85      	ldr	r3, [pc, #532]	; (8003b90 <HAL_RCCEx_GetPeriphCLKFreq+0x2f0>)
 800397c:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8003980:	0a1b      	lsrs	r3, r3, #8
 8003982:	f003 030f 	and.w	r3, r3, #15
 8003986:	4a84      	ldr	r2, [pc, #528]	; (8003b98 <HAL_RCCEx_GetPeriphCLKFreq+0x2f8>)
 8003988:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800398c:	61bb      	str	r3, [r7, #24]
      }
      else
      {
        pllvco = 0U;
      }
      break;
 800398e:	e01f      	b.n	80039d0 <HAL_RCCEx_GetPeriphCLKFreq+0x130>
        pllvco = 0U;
 8003990:	2300      	movs	r3, #0
 8003992:	61bb      	str	r3, [r7, #24]
      break;
 8003994:	e01c      	b.n	80039d0 <HAL_RCCEx_GetPeriphCLKFreq+0x130>
    case RCC_PLLSOURCE_HSI:   /* HSI ? */
      if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8003996:	4b7e      	ldr	r3, [pc, #504]	; (8003b90 <HAL_RCCEx_GetPeriphCLKFreq+0x2f0>)
 8003998:	681b      	ldr	r3, [r3, #0]
 800399a:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800399e:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80039a2:	d102      	bne.n	80039aa <HAL_RCCEx_GetPeriphCLKFreq+0x10a>
      {
        pllvco = HSI_VALUE;
 80039a4:	4b7d      	ldr	r3, [pc, #500]	; (8003b9c <HAL_RCCEx_GetPeriphCLKFreq+0x2fc>)
 80039a6:	61bb      	str	r3, [r7, #24]
      }
      else
      {
        pllvco = 0U;
      }
      break;
 80039a8:	e012      	b.n	80039d0 <HAL_RCCEx_GetPeriphCLKFreq+0x130>
        pllvco = 0U;
 80039aa:	2300      	movs	r3, #0
 80039ac:	61bb      	str	r3, [r7, #24]
      break;
 80039ae:	e00f      	b.n	80039d0 <HAL_RCCEx_GetPeriphCLKFreq+0x130>
    case RCC_PLLSOURCE_HSE:   /* HSE ? */
      if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 80039b0:	4b77      	ldr	r3, [pc, #476]	; (8003b90 <HAL_RCCEx_GetPeriphCLKFreq+0x2f0>)
 80039b2:	681b      	ldr	r3, [r3, #0]
 80039b4:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80039b8:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 80039bc:	d102      	bne.n	80039c4 <HAL_RCCEx_GetPeriphCLKFreq+0x124>
      {
        pllvco = HSE_VALUE;
 80039be:	4b77      	ldr	r3, [pc, #476]	; (8003b9c <HAL_RCCEx_GetPeriphCLKFreq+0x2fc>)
 80039c0:	61bb      	str	r3, [r7, #24]
      }
      else
      {
        pllvco = 0U;
      }
      break;
 80039c2:	e005      	b.n	80039d0 <HAL_RCCEx_GetPeriphCLKFreq+0x130>
        pllvco = 0U;
 80039c4:	2300      	movs	r3, #0
 80039c6:	61bb      	str	r3, [r7, #24]
      break;
 80039c8:	e002      	b.n	80039d0 <HAL_RCCEx_GetPeriphCLKFreq+0x130>
    default:
      /* No source */
      pllvco = 0U;
 80039ca:	2300      	movs	r3, #0
 80039cc:	61bb      	str	r3, [r7, #24]
      break;
 80039ce:	bf00      	nop
    }

    switch(PeriphClk)
 80039d0:	687b      	ldr	r3, [r7, #4]
 80039d2:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80039d6:	f000 8604 	beq.w	80045e2 <HAL_RCCEx_GetPeriphCLKFreq+0xd42>
 80039da:	687b      	ldr	r3, [r7, #4]
 80039dc:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80039e0:	f200 8671 	bhi.w	80046c6 <HAL_RCCEx_GetPeriphCLKFreq+0xe26>
 80039e4:	687b      	ldr	r3, [r7, #4]
 80039e6:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 80039ea:	f000 8467 	beq.w	80042bc <HAL_RCCEx_GetPeriphCLKFreq+0xa1c>
 80039ee:	687b      	ldr	r3, [r7, #4]
 80039f0:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 80039f4:	f200 8667 	bhi.w	80046c6 <HAL_RCCEx_GetPeriphCLKFreq+0xe26>
 80039f8:	687b      	ldr	r3, [r7, #4]
 80039fa:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 80039fe:	f000 852f 	beq.w	8004460 <HAL_RCCEx_GetPeriphCLKFreq+0xbc0>
 8003a02:	687b      	ldr	r3, [r7, #4]
 8003a04:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8003a08:	f200 865d 	bhi.w	80046c6 <HAL_RCCEx_GetPeriphCLKFreq+0xe26>
 8003a0c:	687b      	ldr	r3, [r7, #4]
 8003a0e:	f5b3 2f00 	cmp.w	r3, #524288	; 0x80000
 8003a12:	f000 8185 	beq.w	8003d20 <HAL_RCCEx_GetPeriphCLKFreq+0x480>
 8003a16:	687b      	ldr	r3, [r7, #4]
 8003a18:	f5b3 2f00 	cmp.w	r3, #524288	; 0x80000
 8003a1c:	f200 8653 	bhi.w	80046c6 <HAL_RCCEx_GetPeriphCLKFreq+0xe26>
 8003a20:	687b      	ldr	r3, [r7, #4]
 8003a22:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 8003a26:	f000 80cb 	beq.w	8003bc0 <HAL_RCCEx_GetPeriphCLKFreq+0x320>
 8003a2a:	687b      	ldr	r3, [r7, #4]
 8003a2c:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 8003a30:	f200 8649 	bhi.w	80046c6 <HAL_RCCEx_GetPeriphCLKFreq+0xe26>
 8003a34:	687b      	ldr	r3, [r7, #4]
 8003a36:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003a3a:	f000 842e 	beq.w	800429a <HAL_RCCEx_GetPeriphCLKFreq+0x9fa>
 8003a3e:	687b      	ldr	r3, [r7, #4]
 8003a40:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003a44:	f200 863f 	bhi.w	80046c6 <HAL_RCCEx_GetPeriphCLKFreq+0xe26>
 8003a48:	687b      	ldr	r3, [r7, #4]
 8003a4a:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8003a4e:	f000 83e2 	beq.w	8004216 <HAL_RCCEx_GetPeriphCLKFreq+0x976>
 8003a52:	687b      	ldr	r3, [r7, #4]
 8003a54:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8003a58:	f200 8635 	bhi.w	80046c6 <HAL_RCCEx_GetPeriphCLKFreq+0xe26>
 8003a5c:	687b      	ldr	r3, [r7, #4]
 8003a5e:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8003a62:	f000 80ad 	beq.w	8003bc0 <HAL_RCCEx_GetPeriphCLKFreq+0x320>
 8003a66:	687b      	ldr	r3, [r7, #4]
 8003a68:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8003a6c:	f200 862b 	bhi.w	80046c6 <HAL_RCCEx_GetPeriphCLKFreq+0xe26>
 8003a70:	687b      	ldr	r3, [r7, #4]
 8003a72:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003a76:	f000 809b 	beq.w	8003bb0 <HAL_RCCEx_GetPeriphCLKFreq+0x310>
 8003a7a:	687b      	ldr	r3, [r7, #4]
 8003a7c:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003a80:	f200 8621 	bhi.w	80046c6 <HAL_RCCEx_GetPeriphCLKFreq+0xe26>
 8003a84:	687b      	ldr	r3, [r7, #4]
 8003a86:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8003a8a:	f000 8089 	beq.w	8003ba0 <HAL_RCCEx_GetPeriphCLKFreq+0x300>
 8003a8e:	687b      	ldr	r3, [r7, #4]
 8003a90:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8003a94:	f200 8617 	bhi.w	80046c6 <HAL_RCCEx_GetPeriphCLKFreq+0xe26>
 8003a98:	687b      	ldr	r3, [r7, #4]
 8003a9a:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003a9e:	f000 8552 	beq.w	8004546 <HAL_RCCEx_GetPeriphCLKFreq+0xca6>
 8003aa2:	687b      	ldr	r3, [r7, #4]
 8003aa4:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003aa8:	f200 860d 	bhi.w	80046c6 <HAL_RCCEx_GetPeriphCLKFreq+0xe26>
 8003aac:	687b      	ldr	r3, [r7, #4]
 8003aae:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8003ab2:	f000 84fe 	beq.w	80044b2 <HAL_RCCEx_GetPeriphCLKFreq+0xc12>
 8003ab6:	687b      	ldr	r3, [r7, #4]
 8003ab8:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8003abc:	f200 8603 	bhi.w	80046c6 <HAL_RCCEx_GetPeriphCLKFreq+0xe26>
 8003ac0:	687b      	ldr	r3, [r7, #4]
 8003ac2:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8003ac6:	f000 849f 	beq.w	8004408 <HAL_RCCEx_GetPeriphCLKFreq+0xb68>
 8003aca:	687b      	ldr	r3, [r7, #4]
 8003acc:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8003ad0:	f200 85f9 	bhi.w	80046c6 <HAL_RCCEx_GetPeriphCLKFreq+0xe26>
 8003ad4:	687b      	ldr	r3, [r7, #4]
 8003ad6:	2b80      	cmp	r3, #128	; 0x80
 8003ad8:	f000 846a 	beq.w	80043b0 <HAL_RCCEx_GetPeriphCLKFreq+0xb10>
 8003adc:	687b      	ldr	r3, [r7, #4]
 8003ade:	2b80      	cmp	r3, #128	; 0x80
 8003ae0:	f200 85f1 	bhi.w	80046c6 <HAL_RCCEx_GetPeriphCLKFreq+0xe26>
 8003ae4:	687b      	ldr	r3, [r7, #4]
 8003ae6:	2b20      	cmp	r3, #32
 8003ae8:	d84c      	bhi.n	8003b84 <HAL_RCCEx_GetPeriphCLKFreq+0x2e4>
 8003aea:	687b      	ldr	r3, [r7, #4]
 8003aec:	2b00      	cmp	r3, #0
 8003aee:	f000 85ea 	beq.w	80046c6 <HAL_RCCEx_GetPeriphCLKFreq+0xe26>
 8003af2:	687b      	ldr	r3, [r7, #4]
 8003af4:	3b01      	subs	r3, #1
 8003af6:	2b1f      	cmp	r3, #31
 8003af8:	f200 85e5 	bhi.w	80046c6 <HAL_RCCEx_GetPeriphCLKFreq+0xe26>
 8003afc:	a201      	add	r2, pc, #4	; (adr r2, 8003b04 <HAL_RCCEx_GetPeriphCLKFreq+0x264>)
 8003afe:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003b02:	bf00      	nop
 8003b04:	08003f15 	.word	0x08003f15
 8003b08:	08003f83 	.word	0x08003f83
 8003b0c:	080046c7 	.word	0x080046c7
 8003b10:	08004017 	.word	0x08004017
 8003b14:	080046c7 	.word	0x080046c7
 8003b18:	080046c7 	.word	0x080046c7
 8003b1c:	080046c7 	.word	0x080046c7
 8003b20:	0800408f 	.word	0x0800408f
 8003b24:	080046c7 	.word	0x080046c7
 8003b28:	080046c7 	.word	0x080046c7
 8003b2c:	080046c7 	.word	0x080046c7
 8003b30:	080046c7 	.word	0x080046c7
 8003b34:	080046c7 	.word	0x080046c7
 8003b38:	080046c7 	.word	0x080046c7
 8003b3c:	080046c7 	.word	0x080046c7
 8003b40:	08004113 	.word	0x08004113
 8003b44:	080046c7 	.word	0x080046c7
 8003b48:	080046c7 	.word	0x080046c7
 8003b4c:	080046c7 	.word	0x080046c7
 8003b50:	080046c7 	.word	0x080046c7
 8003b54:	080046c7 	.word	0x080046c7
 8003b58:	080046c7 	.word	0x080046c7
 8003b5c:	080046c7 	.word	0x080046c7
 8003b60:	080046c7 	.word	0x080046c7
 8003b64:	080046c7 	.word	0x080046c7
 8003b68:	080046c7 	.word	0x080046c7
 8003b6c:	080046c7 	.word	0x080046c7
 8003b70:	080046c7 	.word	0x080046c7
 8003b74:	080046c7 	.word	0x080046c7
 8003b78:	080046c7 	.word	0x080046c7
 8003b7c:	080046c7 	.word	0x080046c7
 8003b80:	08004195 	.word	0x08004195
 8003b84:	687b      	ldr	r3, [r7, #4]
 8003b86:	2b40      	cmp	r3, #64	; 0x40
 8003b88:	f000 83e6 	beq.w	8004358 <HAL_RCCEx_GetPeriphCLKFreq+0xab8>
      }

#endif /* OCTOSPI1 || OCTOSPI2 */

    default:
      break;
 8003b8c:	f000 bd9b 	b.w	80046c6 <HAL_RCCEx_GetPeriphCLKFreq+0xe26>
 8003b90:	40021000 	.word	0x40021000
 8003b94:	0007a120 	.word	0x0007a120
 8003b98:	0800a9d4 	.word	0x0800a9d4
 8003b9c:	00f42400 	.word	0x00f42400
      frequency = RCCEx_GetSAIxPeriphCLKFreq(RCC_PERIPHCLK_SAI1, pllvco);
 8003ba0:	69b9      	ldr	r1, [r7, #24]
 8003ba2:	f44f 6000 	mov.w	r0, #2048	; 0x800
 8003ba6:	f000 ff83 	bl	8004ab0 <RCCEx_GetSAIxPeriphCLKFreq>
 8003baa:	61f8      	str	r0, [r7, #28]
      break;
 8003bac:	f000 bd8e 	b.w	80046cc <HAL_RCCEx_GetPeriphCLKFreq+0xe2c>
      frequency = RCCEx_GetSAIxPeriphCLKFreq(RCC_PERIPHCLK_SAI2, pllvco);
 8003bb0:	69b9      	ldr	r1, [r7, #24]
 8003bb2:	f44f 5080 	mov.w	r0, #4096	; 0x1000
 8003bb6:	f000 ff7b 	bl	8004ab0 <RCCEx_GetSAIxPeriphCLKFreq>
 8003bba:	61f8      	str	r0, [r7, #28]
      break;
 8003bbc:	f000 bd86 	b.w	80046cc <HAL_RCCEx_GetPeriphCLKFreq+0xe2c>
        srcclk = READ_BIT(RCC->CCIPR, RCC_CCIPR_CLK48SEL);
 8003bc0:	4b9a      	ldr	r3, [pc, #616]	; (8003e2c <HAL_RCCEx_GetPeriphCLKFreq+0x58c>)
 8003bc2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003bc6:	f003 6340 	and.w	r3, r3, #201326592	; 0xc000000
 8003bca:	60fb      	str	r3, [r7, #12]
 8003bcc:	68fb      	ldr	r3, [r7, #12]
 8003bce:	f1b3 6f40 	cmp.w	r3, #201326592	; 0xc000000
 8003bd2:	d015      	beq.n	8003c00 <HAL_RCCEx_GetPeriphCLKFreq+0x360>
 8003bd4:	68fb      	ldr	r3, [r7, #12]
 8003bd6:	f1b3 6f40 	cmp.w	r3, #201326592	; 0xc000000
 8003bda:	f200 8092 	bhi.w	8003d02 <HAL_RCCEx_GetPeriphCLKFreq+0x462>
 8003bde:	68fb      	ldr	r3, [r7, #12]
 8003be0:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8003be4:	d029      	beq.n	8003c3a <HAL_RCCEx_GetPeriphCLKFreq+0x39a>
 8003be6:	68fb      	ldr	r3, [r7, #12]
 8003be8:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8003bec:	f200 8089 	bhi.w	8003d02 <HAL_RCCEx_GetPeriphCLKFreq+0x462>
 8003bf0:	68fb      	ldr	r3, [r7, #12]
 8003bf2:	2b00      	cmp	r3, #0
 8003bf4:	d07b      	beq.n	8003cee <HAL_RCCEx_GetPeriphCLKFreq+0x44e>
 8003bf6:	68fb      	ldr	r3, [r7, #12]
 8003bf8:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8003bfc:	d04a      	beq.n	8003c94 <HAL_RCCEx_GetPeriphCLKFreq+0x3f4>
          break;
 8003bfe:	e080      	b.n	8003d02 <HAL_RCCEx_GetPeriphCLKFreq+0x462>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_MSIRDY))
 8003c00:	4b8a      	ldr	r3, [pc, #552]	; (8003e2c <HAL_RCCEx_GetPeriphCLKFreq+0x58c>)
 8003c02:	681b      	ldr	r3, [r3, #0]
 8003c04:	f003 0302 	and.w	r3, r3, #2
 8003c08:	2b02      	cmp	r3, #2
 8003c0a:	d17d      	bne.n	8003d08 <HAL_RCCEx_GetPeriphCLKFreq+0x468>
            frequency = MSIRangeTable[(__HAL_RCC_GET_MSI_RANGE() >> 4U)];
 8003c0c:	4b87      	ldr	r3, [pc, #540]	; (8003e2c <HAL_RCCEx_GetPeriphCLKFreq+0x58c>)
 8003c0e:	681b      	ldr	r3, [r3, #0]
 8003c10:	f003 0308 	and.w	r3, r3, #8
 8003c14:	2b00      	cmp	r3, #0
 8003c16:	d005      	beq.n	8003c24 <HAL_RCCEx_GetPeriphCLKFreq+0x384>
 8003c18:	4b84      	ldr	r3, [pc, #528]	; (8003e2c <HAL_RCCEx_GetPeriphCLKFreq+0x58c>)
 8003c1a:	681b      	ldr	r3, [r3, #0]
 8003c1c:	091b      	lsrs	r3, r3, #4
 8003c1e:	f003 030f 	and.w	r3, r3, #15
 8003c22:	e005      	b.n	8003c30 <HAL_RCCEx_GetPeriphCLKFreq+0x390>
 8003c24:	4b81      	ldr	r3, [pc, #516]	; (8003e2c <HAL_RCCEx_GetPeriphCLKFreq+0x58c>)
 8003c26:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8003c2a:	0a1b      	lsrs	r3, r3, #8
 8003c2c:	f003 030f 	and.w	r3, r3, #15
 8003c30:	4a7f      	ldr	r2, [pc, #508]	; (8003e30 <HAL_RCCEx_GetPeriphCLKFreq+0x590>)
 8003c32:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003c36:	61fb      	str	r3, [r7, #28]
          break;
 8003c38:	e066      	b.n	8003d08 <HAL_RCCEx_GetPeriphCLKFreq+0x468>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLRDY))
 8003c3a:	4b7c      	ldr	r3, [pc, #496]	; (8003e2c <HAL_RCCEx_GetPeriphCLKFreq+0x58c>)
 8003c3c:	681b      	ldr	r3, [r3, #0]
 8003c3e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003c42:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8003c46:	d162      	bne.n	8003d0e <HAL_RCCEx_GetPeriphCLKFreq+0x46e>
            if(HAL_IS_BIT_SET(RCC->PLLCFGR, RCC_PLLCFGR_PLLQEN))
 8003c48:	4b78      	ldr	r3, [pc, #480]	; (8003e2c <HAL_RCCEx_GetPeriphCLKFreq+0x58c>)
 8003c4a:	68db      	ldr	r3, [r3, #12]
 8003c4c:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8003c50:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8003c54:	d15b      	bne.n	8003d0e <HAL_RCCEx_GetPeriphCLKFreq+0x46e>
              plln = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos;
 8003c56:	4b75      	ldr	r3, [pc, #468]	; (8003e2c <HAL_RCCEx_GetPeriphCLKFreq+0x58c>)
 8003c58:	68db      	ldr	r3, [r3, #12]
 8003c5a:	0a1b      	lsrs	r3, r3, #8
 8003c5c:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8003c60:	60bb      	str	r3, [r7, #8]
              pllvco = ((pllvco * plln) / ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U));
 8003c62:	69bb      	ldr	r3, [r7, #24]
 8003c64:	68ba      	ldr	r2, [r7, #8]
 8003c66:	fb03 f202 	mul.w	r2, r3, r2
 8003c6a:	4b70      	ldr	r3, [pc, #448]	; (8003e2c <HAL_RCCEx_GetPeriphCLKFreq+0x58c>)
 8003c6c:	68db      	ldr	r3, [r3, #12]
 8003c6e:	091b      	lsrs	r3, r3, #4
 8003c70:	f003 030f 	and.w	r3, r3, #15
 8003c74:	3301      	adds	r3, #1
 8003c76:	fbb2 f3f3 	udiv	r3, r2, r3
 8003c7a:	61bb      	str	r3, [r7, #24]
              frequency = (pllvco / (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLQ) >> RCC_PLLCFGR_PLLQ_Pos) + 1U) << 1U));
 8003c7c:	4b6b      	ldr	r3, [pc, #428]	; (8003e2c <HAL_RCCEx_GetPeriphCLKFreq+0x58c>)
 8003c7e:	68db      	ldr	r3, [r3, #12]
 8003c80:	0d5b      	lsrs	r3, r3, #21
 8003c82:	f003 0303 	and.w	r3, r3, #3
 8003c86:	3301      	adds	r3, #1
 8003c88:	005b      	lsls	r3, r3, #1
 8003c8a:	69ba      	ldr	r2, [r7, #24]
 8003c8c:	fbb2 f3f3 	udiv	r3, r2, r3
 8003c90:	61fb      	str	r3, [r7, #28]
          break;
 8003c92:	e03c      	b.n	8003d0e <HAL_RCCEx_GetPeriphCLKFreq+0x46e>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLSAI1RDY))
 8003c94:	4b65      	ldr	r3, [pc, #404]	; (8003e2c <HAL_RCCEx_GetPeriphCLKFreq+0x58c>)
 8003c96:	681b      	ldr	r3, [r3, #0]
 8003c98:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8003c9c:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8003ca0:	d138      	bne.n	8003d14 <HAL_RCCEx_GetPeriphCLKFreq+0x474>
            if(HAL_IS_BIT_SET(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1QEN))
 8003ca2:	4b62      	ldr	r3, [pc, #392]	; (8003e2c <HAL_RCCEx_GetPeriphCLKFreq+0x58c>)
 8003ca4:	691b      	ldr	r3, [r3, #16]
 8003ca6:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8003caa:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8003cae:	d131      	bne.n	8003d14 <HAL_RCCEx_GetPeriphCLKFreq+0x474>
              plln = READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1N) >> RCC_PLLSAI1CFGR_PLLSAI1N_Pos;
 8003cb0:	4b5e      	ldr	r3, [pc, #376]	; (8003e2c <HAL_RCCEx_GetPeriphCLKFreq+0x58c>)
 8003cb2:	691b      	ldr	r3, [r3, #16]
 8003cb4:	0a1b      	lsrs	r3, r3, #8
 8003cb6:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8003cba:	60bb      	str	r3, [r7, #8]
              pllvco = ((pllvco * plln) / ((READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1M) >> RCC_PLLSAI1CFGR_PLLSAI1M_Pos) + 1U));
 8003cbc:	69bb      	ldr	r3, [r7, #24]
 8003cbe:	68ba      	ldr	r2, [r7, #8]
 8003cc0:	fb03 f202 	mul.w	r2, r3, r2
 8003cc4:	4b59      	ldr	r3, [pc, #356]	; (8003e2c <HAL_RCCEx_GetPeriphCLKFreq+0x58c>)
 8003cc6:	691b      	ldr	r3, [r3, #16]
 8003cc8:	091b      	lsrs	r3, r3, #4
 8003cca:	f003 030f 	and.w	r3, r3, #15
 8003cce:	3301      	adds	r3, #1
 8003cd0:	fbb2 f3f3 	udiv	r3, r2, r3
 8003cd4:	61bb      	str	r3, [r7, #24]
              frequency = (pllvco / (((READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1Q) >> RCC_PLLSAI1CFGR_PLLSAI1Q_Pos) + 1U) << 1U));
 8003cd6:	4b55      	ldr	r3, [pc, #340]	; (8003e2c <HAL_RCCEx_GetPeriphCLKFreq+0x58c>)
 8003cd8:	691b      	ldr	r3, [r3, #16]
 8003cda:	0d5b      	lsrs	r3, r3, #21
 8003cdc:	f003 0303 	and.w	r3, r3, #3
 8003ce0:	3301      	adds	r3, #1
 8003ce2:	005b      	lsls	r3, r3, #1
 8003ce4:	69ba      	ldr	r2, [r7, #24]
 8003ce6:	fbb2 f3f3 	udiv	r3, r2, r3
 8003cea:	61fb      	str	r3, [r7, #28]
          break;
 8003cec:	e012      	b.n	8003d14 <HAL_RCCEx_GetPeriphCLKFreq+0x474>
          if(HAL_IS_BIT_SET(RCC->CRRCR, RCC_CRRCR_HSI48RDY)) /* HSI48 ? */
 8003cee:	4b4f      	ldr	r3, [pc, #316]	; (8003e2c <HAL_RCCEx_GetPeriphCLKFreq+0x58c>)
 8003cf0:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8003cf4:	f003 0302 	and.w	r3, r3, #2
 8003cf8:	2b02      	cmp	r3, #2
 8003cfa:	d10e      	bne.n	8003d1a <HAL_RCCEx_GetPeriphCLKFreq+0x47a>
            frequency = HSI48_VALUE;
 8003cfc:	4b4d      	ldr	r3, [pc, #308]	; (8003e34 <HAL_RCCEx_GetPeriphCLKFreq+0x594>)
 8003cfe:	61fb      	str	r3, [r7, #28]
          break;
 8003d00:	e00b      	b.n	8003d1a <HAL_RCCEx_GetPeriphCLKFreq+0x47a>
          break;
 8003d02:	bf00      	nop
 8003d04:	f000 bce2 	b.w	80046cc <HAL_RCCEx_GetPeriphCLKFreq+0xe2c>
          break;
 8003d08:	bf00      	nop
 8003d0a:	f000 bcdf 	b.w	80046cc <HAL_RCCEx_GetPeriphCLKFreq+0xe2c>
          break;
 8003d0e:	bf00      	nop
 8003d10:	f000 bcdc 	b.w	80046cc <HAL_RCCEx_GetPeriphCLKFreq+0xe2c>
          break;
 8003d14:	bf00      	nop
 8003d16:	f000 bcd9 	b.w	80046cc <HAL_RCCEx_GetPeriphCLKFreq+0xe2c>
          break;
 8003d1a:	bf00      	nop
        break;
 8003d1c:	f000 bcd6 	b.w	80046cc <HAL_RCCEx_GetPeriphCLKFreq+0xe2c>
      if(HAL_IS_BIT_SET(RCC->CCIPR2, RCC_CCIPR2_SDMMCSEL))  /* PLL "P" ? */
 8003d20:	4b42      	ldr	r3, [pc, #264]	; (8003e2c <HAL_RCCEx_GetPeriphCLKFreq+0x58c>)
 8003d22:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 8003d26:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8003d2a:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8003d2e:	d13d      	bne.n	8003dac <HAL_RCCEx_GetPeriphCLKFreq+0x50c>
        if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLRDY))
 8003d30:	4b3e      	ldr	r3, [pc, #248]	; (8003e2c <HAL_RCCEx_GetPeriphCLKFreq+0x58c>)
 8003d32:	681b      	ldr	r3, [r3, #0]
 8003d34:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003d38:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8003d3c:	f040 84c5 	bne.w	80046ca <HAL_RCCEx_GetPeriphCLKFreq+0xe2a>
          if(HAL_IS_BIT_SET(RCC->PLLCFGR, RCC_PLLCFGR_PLLPEN))
 8003d40:	4b3a      	ldr	r3, [pc, #232]	; (8003e2c <HAL_RCCEx_GetPeriphCLKFreq+0x58c>)
 8003d42:	68db      	ldr	r3, [r3, #12]
 8003d44:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003d48:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003d4c:	f040 84bd 	bne.w	80046ca <HAL_RCCEx_GetPeriphCLKFreq+0xe2a>
            plln = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos;
 8003d50:	4b36      	ldr	r3, [pc, #216]	; (8003e2c <HAL_RCCEx_GetPeriphCLKFreq+0x58c>)
 8003d52:	68db      	ldr	r3, [r3, #12]
 8003d54:	0a1b      	lsrs	r3, r3, #8
 8003d56:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8003d5a:	60bb      	str	r3, [r7, #8]
            pllvco = ((pllvco * plln) / ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U));
 8003d5c:	69bb      	ldr	r3, [r7, #24]
 8003d5e:	68ba      	ldr	r2, [r7, #8]
 8003d60:	fb03 f202 	mul.w	r2, r3, r2
 8003d64:	4b31      	ldr	r3, [pc, #196]	; (8003e2c <HAL_RCCEx_GetPeriphCLKFreq+0x58c>)
 8003d66:	68db      	ldr	r3, [r3, #12]
 8003d68:	091b      	lsrs	r3, r3, #4
 8003d6a:	f003 030f 	and.w	r3, r3, #15
 8003d6e:	3301      	adds	r3, #1
 8003d70:	fbb2 f3f3 	udiv	r3, r2, r3
 8003d74:	61bb      	str	r3, [r7, #24]
            pllp = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLPDIV) >> RCC_PLLCFGR_PLLPDIV_Pos;
 8003d76:	4b2d      	ldr	r3, [pc, #180]	; (8003e2c <HAL_RCCEx_GetPeriphCLKFreq+0x58c>)
 8003d78:	68db      	ldr	r3, [r3, #12]
 8003d7a:	0edb      	lsrs	r3, r3, #27
 8003d7c:	f003 031f 	and.w	r3, r3, #31
 8003d80:	617b      	str	r3, [r7, #20]
            if(pllp == 0U)
 8003d82:	697b      	ldr	r3, [r7, #20]
 8003d84:	2b00      	cmp	r3, #0
 8003d86:	d10a      	bne.n	8003d9e <HAL_RCCEx_GetPeriphCLKFreq+0x4fe>
              if(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLP) != 0U)
 8003d88:	4b28      	ldr	r3, [pc, #160]	; (8003e2c <HAL_RCCEx_GetPeriphCLKFreq+0x58c>)
 8003d8a:	68db      	ldr	r3, [r3, #12]
 8003d8c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003d90:	2b00      	cmp	r3, #0
 8003d92:	d002      	beq.n	8003d9a <HAL_RCCEx_GetPeriphCLKFreq+0x4fa>
                pllp = 17U;
 8003d94:	2311      	movs	r3, #17
 8003d96:	617b      	str	r3, [r7, #20]
 8003d98:	e001      	b.n	8003d9e <HAL_RCCEx_GetPeriphCLKFreq+0x4fe>
                pllp = 7U;
 8003d9a:	2307      	movs	r3, #7
 8003d9c:	617b      	str	r3, [r7, #20]
            frequency = (pllvco / pllp);
 8003d9e:	69ba      	ldr	r2, [r7, #24]
 8003da0:	697b      	ldr	r3, [r7, #20]
 8003da2:	fbb2 f3f3 	udiv	r3, r2, r3
 8003da6:	61fb      	str	r3, [r7, #28]
      break;
 8003da8:	f000 bc8f 	b.w	80046ca <HAL_RCCEx_GetPeriphCLKFreq+0xe2a>
        srcclk = READ_BIT(RCC->CCIPR, RCC_CCIPR_CLK48SEL);
 8003dac:	4b1f      	ldr	r3, [pc, #124]	; (8003e2c <HAL_RCCEx_GetPeriphCLKFreq+0x58c>)
 8003dae:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003db2:	f003 6340 	and.w	r3, r3, #201326592	; 0xc000000
 8003db6:	60fb      	str	r3, [r7, #12]
 8003db8:	68fb      	ldr	r3, [r7, #12]
 8003dba:	f1b3 6f40 	cmp.w	r3, #201326592	; 0xc000000
 8003dbe:	d016      	beq.n	8003dee <HAL_RCCEx_GetPeriphCLKFreq+0x54e>
 8003dc0:	68fb      	ldr	r3, [r7, #12]
 8003dc2:	f1b3 6f40 	cmp.w	r3, #201326592	; 0xc000000
 8003dc6:	f200 809b 	bhi.w	8003f00 <HAL_RCCEx_GetPeriphCLKFreq+0x660>
 8003dca:	68fb      	ldr	r3, [r7, #12]
 8003dcc:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8003dd0:	d032      	beq.n	8003e38 <HAL_RCCEx_GetPeriphCLKFreq+0x598>
 8003dd2:	68fb      	ldr	r3, [r7, #12]
 8003dd4:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8003dd8:	f200 8092 	bhi.w	8003f00 <HAL_RCCEx_GetPeriphCLKFreq+0x660>
 8003ddc:	68fb      	ldr	r3, [r7, #12]
 8003dde:	2b00      	cmp	r3, #0
 8003de0:	f000 8084 	beq.w	8003eec <HAL_RCCEx_GetPeriphCLKFreq+0x64c>
 8003de4:	68fb      	ldr	r3, [r7, #12]
 8003de6:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8003dea:	d052      	beq.n	8003e92 <HAL_RCCEx_GetPeriphCLKFreq+0x5f2>
          break;
 8003dec:	e088      	b.n	8003f00 <HAL_RCCEx_GetPeriphCLKFreq+0x660>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_MSIRDY))
 8003dee:	4b0f      	ldr	r3, [pc, #60]	; (8003e2c <HAL_RCCEx_GetPeriphCLKFreq+0x58c>)
 8003df0:	681b      	ldr	r3, [r3, #0]
 8003df2:	f003 0302 	and.w	r3, r3, #2
 8003df6:	2b02      	cmp	r3, #2
 8003df8:	f040 8084 	bne.w	8003f04 <HAL_RCCEx_GetPeriphCLKFreq+0x664>
            frequency = MSIRangeTable[(__HAL_RCC_GET_MSI_RANGE() >> 4U)];
 8003dfc:	4b0b      	ldr	r3, [pc, #44]	; (8003e2c <HAL_RCCEx_GetPeriphCLKFreq+0x58c>)
 8003dfe:	681b      	ldr	r3, [r3, #0]
 8003e00:	f003 0308 	and.w	r3, r3, #8
 8003e04:	2b00      	cmp	r3, #0
 8003e06:	d005      	beq.n	8003e14 <HAL_RCCEx_GetPeriphCLKFreq+0x574>
 8003e08:	4b08      	ldr	r3, [pc, #32]	; (8003e2c <HAL_RCCEx_GetPeriphCLKFreq+0x58c>)
 8003e0a:	681b      	ldr	r3, [r3, #0]
 8003e0c:	091b      	lsrs	r3, r3, #4
 8003e0e:	f003 030f 	and.w	r3, r3, #15
 8003e12:	e005      	b.n	8003e20 <HAL_RCCEx_GetPeriphCLKFreq+0x580>
 8003e14:	4b05      	ldr	r3, [pc, #20]	; (8003e2c <HAL_RCCEx_GetPeriphCLKFreq+0x58c>)
 8003e16:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8003e1a:	0a1b      	lsrs	r3, r3, #8
 8003e1c:	f003 030f 	and.w	r3, r3, #15
 8003e20:	4a03      	ldr	r2, [pc, #12]	; (8003e30 <HAL_RCCEx_GetPeriphCLKFreq+0x590>)
 8003e22:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003e26:	61fb      	str	r3, [r7, #28]
          break;
 8003e28:	e06c      	b.n	8003f04 <HAL_RCCEx_GetPeriphCLKFreq+0x664>
 8003e2a:	bf00      	nop
 8003e2c:	40021000 	.word	0x40021000
 8003e30:	0800a9d4 	.word	0x0800a9d4
 8003e34:	02dc6c00 	.word	0x02dc6c00
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLRDY))
 8003e38:	4ba5      	ldr	r3, [pc, #660]	; (80040d0 <HAL_RCCEx_GetPeriphCLKFreq+0x830>)
 8003e3a:	681b      	ldr	r3, [r3, #0]
 8003e3c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003e40:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8003e44:	d160      	bne.n	8003f08 <HAL_RCCEx_GetPeriphCLKFreq+0x668>
            if(HAL_IS_BIT_SET(RCC->PLLCFGR, RCC_PLLCFGR_PLLQEN))
 8003e46:	4ba2      	ldr	r3, [pc, #648]	; (80040d0 <HAL_RCCEx_GetPeriphCLKFreq+0x830>)
 8003e48:	68db      	ldr	r3, [r3, #12]
 8003e4a:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8003e4e:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8003e52:	d159      	bne.n	8003f08 <HAL_RCCEx_GetPeriphCLKFreq+0x668>
              plln = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos;
 8003e54:	4b9e      	ldr	r3, [pc, #632]	; (80040d0 <HAL_RCCEx_GetPeriphCLKFreq+0x830>)
 8003e56:	68db      	ldr	r3, [r3, #12]
 8003e58:	0a1b      	lsrs	r3, r3, #8
 8003e5a:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8003e5e:	60bb      	str	r3, [r7, #8]
              pllvco = ((pllvco * plln) / ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U));
 8003e60:	69bb      	ldr	r3, [r7, #24]
 8003e62:	68ba      	ldr	r2, [r7, #8]
 8003e64:	fb03 f202 	mul.w	r2, r3, r2
 8003e68:	4b99      	ldr	r3, [pc, #612]	; (80040d0 <HAL_RCCEx_GetPeriphCLKFreq+0x830>)
 8003e6a:	68db      	ldr	r3, [r3, #12]
 8003e6c:	091b      	lsrs	r3, r3, #4
 8003e6e:	f003 030f 	and.w	r3, r3, #15
 8003e72:	3301      	adds	r3, #1
 8003e74:	fbb2 f3f3 	udiv	r3, r2, r3
 8003e78:	61bb      	str	r3, [r7, #24]
              frequency = (pllvco / (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLQ) >> RCC_PLLCFGR_PLLQ_Pos) + 1U) << 1U));
 8003e7a:	4b95      	ldr	r3, [pc, #596]	; (80040d0 <HAL_RCCEx_GetPeriphCLKFreq+0x830>)
 8003e7c:	68db      	ldr	r3, [r3, #12]
 8003e7e:	0d5b      	lsrs	r3, r3, #21
 8003e80:	f003 0303 	and.w	r3, r3, #3
 8003e84:	3301      	adds	r3, #1
 8003e86:	005b      	lsls	r3, r3, #1
 8003e88:	69ba      	ldr	r2, [r7, #24]
 8003e8a:	fbb2 f3f3 	udiv	r3, r2, r3
 8003e8e:	61fb      	str	r3, [r7, #28]
          break;
 8003e90:	e03a      	b.n	8003f08 <HAL_RCCEx_GetPeriphCLKFreq+0x668>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLSAI1RDY))
 8003e92:	4b8f      	ldr	r3, [pc, #572]	; (80040d0 <HAL_RCCEx_GetPeriphCLKFreq+0x830>)
 8003e94:	681b      	ldr	r3, [r3, #0]
 8003e96:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8003e9a:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8003e9e:	d135      	bne.n	8003f0c <HAL_RCCEx_GetPeriphCLKFreq+0x66c>
            if(HAL_IS_BIT_SET(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1QEN))
 8003ea0:	4b8b      	ldr	r3, [pc, #556]	; (80040d0 <HAL_RCCEx_GetPeriphCLKFreq+0x830>)
 8003ea2:	691b      	ldr	r3, [r3, #16]
 8003ea4:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8003ea8:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8003eac:	d12e      	bne.n	8003f0c <HAL_RCCEx_GetPeriphCLKFreq+0x66c>
              plln = READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1N) >> RCC_PLLSAI1CFGR_PLLSAI1N_Pos;
 8003eae:	4b88      	ldr	r3, [pc, #544]	; (80040d0 <HAL_RCCEx_GetPeriphCLKFreq+0x830>)
 8003eb0:	691b      	ldr	r3, [r3, #16]
 8003eb2:	0a1b      	lsrs	r3, r3, #8
 8003eb4:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8003eb8:	60bb      	str	r3, [r7, #8]
              pllvco = ((pllvco * plln) / ((READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1M) >> RCC_PLLSAI1CFGR_PLLSAI1M_Pos) + 1U));
 8003eba:	69bb      	ldr	r3, [r7, #24]
 8003ebc:	68ba      	ldr	r2, [r7, #8]
 8003ebe:	fb03 f202 	mul.w	r2, r3, r2
 8003ec2:	4b83      	ldr	r3, [pc, #524]	; (80040d0 <HAL_RCCEx_GetPeriphCLKFreq+0x830>)
 8003ec4:	691b      	ldr	r3, [r3, #16]
 8003ec6:	091b      	lsrs	r3, r3, #4
 8003ec8:	f003 030f 	and.w	r3, r3, #15
 8003ecc:	3301      	adds	r3, #1
 8003ece:	fbb2 f3f3 	udiv	r3, r2, r3
 8003ed2:	61bb      	str	r3, [r7, #24]
              frequency = (pllvco / (((READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1Q) >> RCC_PLLSAI1CFGR_PLLSAI1Q_Pos) + 1U) << 1U));
 8003ed4:	4b7e      	ldr	r3, [pc, #504]	; (80040d0 <HAL_RCCEx_GetPeriphCLKFreq+0x830>)
 8003ed6:	691b      	ldr	r3, [r3, #16]
 8003ed8:	0d5b      	lsrs	r3, r3, #21
 8003eda:	f003 0303 	and.w	r3, r3, #3
 8003ede:	3301      	adds	r3, #1
 8003ee0:	005b      	lsls	r3, r3, #1
 8003ee2:	69ba      	ldr	r2, [r7, #24]
 8003ee4:	fbb2 f3f3 	udiv	r3, r2, r3
 8003ee8:	61fb      	str	r3, [r7, #28]
          break;
 8003eea:	e00f      	b.n	8003f0c <HAL_RCCEx_GetPeriphCLKFreq+0x66c>
          if(HAL_IS_BIT_SET(RCC->CRRCR, RCC_CRRCR_HSI48RDY)) /* HSI48 ? */
 8003eec:	4b78      	ldr	r3, [pc, #480]	; (80040d0 <HAL_RCCEx_GetPeriphCLKFreq+0x830>)
 8003eee:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8003ef2:	f003 0302 	and.w	r3, r3, #2
 8003ef6:	2b02      	cmp	r3, #2
 8003ef8:	d10a      	bne.n	8003f10 <HAL_RCCEx_GetPeriphCLKFreq+0x670>
            frequency = HSI48_VALUE;
 8003efa:	4b76      	ldr	r3, [pc, #472]	; (80040d4 <HAL_RCCEx_GetPeriphCLKFreq+0x834>)
 8003efc:	61fb      	str	r3, [r7, #28]
          break;
 8003efe:	e007      	b.n	8003f10 <HAL_RCCEx_GetPeriphCLKFreq+0x670>
          break;
 8003f00:	bf00      	nop
 8003f02:	e3e2      	b.n	80046ca <HAL_RCCEx_GetPeriphCLKFreq+0xe2a>
          break;
 8003f04:	bf00      	nop
 8003f06:	e3e0      	b.n	80046ca <HAL_RCCEx_GetPeriphCLKFreq+0xe2a>
          break;
 8003f08:	bf00      	nop
 8003f0a:	e3de      	b.n	80046ca <HAL_RCCEx_GetPeriphCLKFreq+0xe2a>
          break;
 8003f0c:	bf00      	nop
 8003f0e:	e3dc      	b.n	80046ca <HAL_RCCEx_GetPeriphCLKFreq+0xe2a>
          break;
 8003f10:	bf00      	nop
      break;
 8003f12:	e3da      	b.n	80046ca <HAL_RCCEx_GetPeriphCLKFreq+0xe2a>
        srcclk = __HAL_RCC_GET_USART1_SOURCE();
 8003f14:	4b6e      	ldr	r3, [pc, #440]	; (80040d0 <HAL_RCCEx_GetPeriphCLKFreq+0x830>)
 8003f16:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003f1a:	f003 0303 	and.w	r3, r3, #3
 8003f1e:	60fb      	str	r3, [r7, #12]
 8003f20:	68fb      	ldr	r3, [r7, #12]
 8003f22:	2b03      	cmp	r3, #3
 8003f24:	d827      	bhi.n	8003f76 <HAL_RCCEx_GetPeriphCLKFreq+0x6d6>
 8003f26:	a201      	add	r2, pc, #4	; (adr r2, 8003f2c <HAL_RCCEx_GetPeriphCLKFreq+0x68c>)
 8003f28:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003f2c:	08003f3d 	.word	0x08003f3d
 8003f30:	08003f45 	.word	0x08003f45
 8003f34:	08003f4d 	.word	0x08003f4d
 8003f38:	08003f61 	.word	0x08003f61
          frequency = HAL_RCC_GetPCLK2Freq();
 8003f3c:	f7ff f84c 	bl	8002fd8 <HAL_RCC_GetPCLK2Freq>
 8003f40:	61f8      	str	r0, [r7, #28]
          break;
 8003f42:	e01d      	b.n	8003f80 <HAL_RCCEx_GetPeriphCLKFreq+0x6e0>
          frequency = HAL_RCC_GetSysClockFreq();
 8003f44:	f7fe ff9c 	bl	8002e80 <HAL_RCC_GetSysClockFreq>
 8003f48:	61f8      	str	r0, [r7, #28]
          break;
 8003f4a:	e019      	b.n	8003f80 <HAL_RCCEx_GetPeriphCLKFreq+0x6e0>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8003f4c:	4b60      	ldr	r3, [pc, #384]	; (80040d0 <HAL_RCCEx_GetPeriphCLKFreq+0x830>)
 8003f4e:	681b      	ldr	r3, [r3, #0]
 8003f50:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003f54:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003f58:	d10f      	bne.n	8003f7a <HAL_RCCEx_GetPeriphCLKFreq+0x6da>
            frequency = HSI_VALUE;
 8003f5a:	4b5f      	ldr	r3, [pc, #380]	; (80040d8 <HAL_RCCEx_GetPeriphCLKFreq+0x838>)
 8003f5c:	61fb      	str	r3, [r7, #28]
          break;
 8003f5e:	e00c      	b.n	8003f7a <HAL_RCCEx_GetPeriphCLKFreq+0x6da>
          if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 8003f60:	4b5b      	ldr	r3, [pc, #364]	; (80040d0 <HAL_RCCEx_GetPeriphCLKFreq+0x830>)
 8003f62:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003f66:	f003 0302 	and.w	r3, r3, #2
 8003f6a:	2b02      	cmp	r3, #2
 8003f6c:	d107      	bne.n	8003f7e <HAL_RCCEx_GetPeriphCLKFreq+0x6de>
            frequency = LSE_VALUE;
 8003f6e:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8003f72:	61fb      	str	r3, [r7, #28]
          break;
 8003f74:	e003      	b.n	8003f7e <HAL_RCCEx_GetPeriphCLKFreq+0x6de>
          break;
 8003f76:	bf00      	nop
 8003f78:	e3a8      	b.n	80046cc <HAL_RCCEx_GetPeriphCLKFreq+0xe2c>
          break;
 8003f7a:	bf00      	nop
 8003f7c:	e3a6      	b.n	80046cc <HAL_RCCEx_GetPeriphCLKFreq+0xe2c>
          break;
 8003f7e:	bf00      	nop
        break;
 8003f80:	e3a4      	b.n	80046cc <HAL_RCCEx_GetPeriphCLKFreq+0xe2c>
        srcclk = __HAL_RCC_GET_USART2_SOURCE();
 8003f82:	4b53      	ldr	r3, [pc, #332]	; (80040d0 <HAL_RCCEx_GetPeriphCLKFreq+0x830>)
 8003f84:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003f88:	f003 030c 	and.w	r3, r3, #12
 8003f8c:	60fb      	str	r3, [r7, #12]
 8003f8e:	68fb      	ldr	r3, [r7, #12]
 8003f90:	2b0c      	cmp	r3, #12
 8003f92:	d83a      	bhi.n	800400a <HAL_RCCEx_GetPeriphCLKFreq+0x76a>
 8003f94:	a201      	add	r2, pc, #4	; (adr r2, 8003f9c <HAL_RCCEx_GetPeriphCLKFreq+0x6fc>)
 8003f96:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003f9a:	bf00      	nop
 8003f9c:	08003fd1 	.word	0x08003fd1
 8003fa0:	0800400b 	.word	0x0800400b
 8003fa4:	0800400b 	.word	0x0800400b
 8003fa8:	0800400b 	.word	0x0800400b
 8003fac:	08003fd9 	.word	0x08003fd9
 8003fb0:	0800400b 	.word	0x0800400b
 8003fb4:	0800400b 	.word	0x0800400b
 8003fb8:	0800400b 	.word	0x0800400b
 8003fbc:	08003fe1 	.word	0x08003fe1
 8003fc0:	0800400b 	.word	0x0800400b
 8003fc4:	0800400b 	.word	0x0800400b
 8003fc8:	0800400b 	.word	0x0800400b
 8003fcc:	08003ff5 	.word	0x08003ff5
          frequency = HAL_RCC_GetPCLK1Freq();
 8003fd0:	f7fe ffec 	bl	8002fac <HAL_RCC_GetPCLK1Freq>
 8003fd4:	61f8      	str	r0, [r7, #28]
          break;
 8003fd6:	e01d      	b.n	8004014 <HAL_RCCEx_GetPeriphCLKFreq+0x774>
          frequency = HAL_RCC_GetSysClockFreq();
 8003fd8:	f7fe ff52 	bl	8002e80 <HAL_RCC_GetSysClockFreq>
 8003fdc:	61f8      	str	r0, [r7, #28]
          break;
 8003fde:	e019      	b.n	8004014 <HAL_RCCEx_GetPeriphCLKFreq+0x774>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8003fe0:	4b3b      	ldr	r3, [pc, #236]	; (80040d0 <HAL_RCCEx_GetPeriphCLKFreq+0x830>)
 8003fe2:	681b      	ldr	r3, [r3, #0]
 8003fe4:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003fe8:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003fec:	d10f      	bne.n	800400e <HAL_RCCEx_GetPeriphCLKFreq+0x76e>
            frequency = HSI_VALUE;
 8003fee:	4b3a      	ldr	r3, [pc, #232]	; (80040d8 <HAL_RCCEx_GetPeriphCLKFreq+0x838>)
 8003ff0:	61fb      	str	r3, [r7, #28]
          break;
 8003ff2:	e00c      	b.n	800400e <HAL_RCCEx_GetPeriphCLKFreq+0x76e>
          if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 8003ff4:	4b36      	ldr	r3, [pc, #216]	; (80040d0 <HAL_RCCEx_GetPeriphCLKFreq+0x830>)
 8003ff6:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003ffa:	f003 0302 	and.w	r3, r3, #2
 8003ffe:	2b02      	cmp	r3, #2
 8004000:	d107      	bne.n	8004012 <HAL_RCCEx_GetPeriphCLKFreq+0x772>
            frequency = LSE_VALUE;
 8004002:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8004006:	61fb      	str	r3, [r7, #28]
          break;
 8004008:	e003      	b.n	8004012 <HAL_RCCEx_GetPeriphCLKFreq+0x772>
          break;
 800400a:	bf00      	nop
 800400c:	e35e      	b.n	80046cc <HAL_RCCEx_GetPeriphCLKFreq+0xe2c>
          break;
 800400e:	bf00      	nop
 8004010:	e35c      	b.n	80046cc <HAL_RCCEx_GetPeriphCLKFreq+0xe2c>
          break;
 8004012:	bf00      	nop
        break;
 8004014:	e35a      	b.n	80046cc <HAL_RCCEx_GetPeriphCLKFreq+0xe2c>
        srcclk = __HAL_RCC_GET_USART3_SOURCE();
 8004016:	4b2e      	ldr	r3, [pc, #184]	; (80040d0 <HAL_RCCEx_GetPeriphCLKFreq+0x830>)
 8004018:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800401c:	f003 0330 	and.w	r3, r3, #48	; 0x30
 8004020:	60fb      	str	r3, [r7, #12]
 8004022:	68fb      	ldr	r3, [r7, #12]
 8004024:	2b30      	cmp	r3, #48	; 0x30
 8004026:	d021      	beq.n	800406c <HAL_RCCEx_GetPeriphCLKFreq+0x7cc>
 8004028:	68fb      	ldr	r3, [r7, #12]
 800402a:	2b30      	cmp	r3, #48	; 0x30
 800402c:	d829      	bhi.n	8004082 <HAL_RCCEx_GetPeriphCLKFreq+0x7e2>
 800402e:	68fb      	ldr	r3, [r7, #12]
 8004030:	2b20      	cmp	r3, #32
 8004032:	d011      	beq.n	8004058 <HAL_RCCEx_GetPeriphCLKFreq+0x7b8>
 8004034:	68fb      	ldr	r3, [r7, #12]
 8004036:	2b20      	cmp	r3, #32
 8004038:	d823      	bhi.n	8004082 <HAL_RCCEx_GetPeriphCLKFreq+0x7e2>
 800403a:	68fb      	ldr	r3, [r7, #12]
 800403c:	2b00      	cmp	r3, #0
 800403e:	d003      	beq.n	8004048 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>
 8004040:	68fb      	ldr	r3, [r7, #12]
 8004042:	2b10      	cmp	r3, #16
 8004044:	d004      	beq.n	8004050 <HAL_RCCEx_GetPeriphCLKFreq+0x7b0>
          break;
 8004046:	e01c      	b.n	8004082 <HAL_RCCEx_GetPeriphCLKFreq+0x7e2>
          frequency = HAL_RCC_GetPCLK1Freq();
 8004048:	f7fe ffb0 	bl	8002fac <HAL_RCC_GetPCLK1Freq>
 800404c:	61f8      	str	r0, [r7, #28]
          break;
 800404e:	e01d      	b.n	800408c <HAL_RCCEx_GetPeriphCLKFreq+0x7ec>
          frequency = HAL_RCC_GetSysClockFreq();
 8004050:	f7fe ff16 	bl	8002e80 <HAL_RCC_GetSysClockFreq>
 8004054:	61f8      	str	r0, [r7, #28]
          break;
 8004056:	e019      	b.n	800408c <HAL_RCCEx_GetPeriphCLKFreq+0x7ec>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8004058:	4b1d      	ldr	r3, [pc, #116]	; (80040d0 <HAL_RCCEx_GetPeriphCLKFreq+0x830>)
 800405a:	681b      	ldr	r3, [r3, #0]
 800405c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004060:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8004064:	d10f      	bne.n	8004086 <HAL_RCCEx_GetPeriphCLKFreq+0x7e6>
            frequency = HSI_VALUE;
 8004066:	4b1c      	ldr	r3, [pc, #112]	; (80040d8 <HAL_RCCEx_GetPeriphCLKFreq+0x838>)
 8004068:	61fb      	str	r3, [r7, #28]
          break;
 800406a:	e00c      	b.n	8004086 <HAL_RCCEx_GetPeriphCLKFreq+0x7e6>
          if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 800406c:	4b18      	ldr	r3, [pc, #96]	; (80040d0 <HAL_RCCEx_GetPeriphCLKFreq+0x830>)
 800406e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004072:	f003 0302 	and.w	r3, r3, #2
 8004076:	2b02      	cmp	r3, #2
 8004078:	d107      	bne.n	800408a <HAL_RCCEx_GetPeriphCLKFreq+0x7ea>
            frequency = LSE_VALUE;
 800407a:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800407e:	61fb      	str	r3, [r7, #28]
          break;
 8004080:	e003      	b.n	800408a <HAL_RCCEx_GetPeriphCLKFreq+0x7ea>
          break;
 8004082:	bf00      	nop
 8004084:	e322      	b.n	80046cc <HAL_RCCEx_GetPeriphCLKFreq+0xe2c>
          break;
 8004086:	bf00      	nop
 8004088:	e320      	b.n	80046cc <HAL_RCCEx_GetPeriphCLKFreq+0xe2c>
          break;
 800408a:	bf00      	nop
        break;
 800408c:	e31e      	b.n	80046cc <HAL_RCCEx_GetPeriphCLKFreq+0xe2c>
        srcclk = __HAL_RCC_GET_UART4_SOURCE();
 800408e:	4b10      	ldr	r3, [pc, #64]	; (80040d0 <HAL_RCCEx_GetPeriphCLKFreq+0x830>)
 8004090:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004094:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
 8004098:	60fb      	str	r3, [r7, #12]
 800409a:	68fb      	ldr	r3, [r7, #12]
 800409c:	2bc0      	cmp	r3, #192	; 0xc0
 800409e:	d027      	beq.n	80040f0 <HAL_RCCEx_GetPeriphCLKFreq+0x850>
 80040a0:	68fb      	ldr	r3, [r7, #12]
 80040a2:	2bc0      	cmp	r3, #192	; 0xc0
 80040a4:	d82f      	bhi.n	8004106 <HAL_RCCEx_GetPeriphCLKFreq+0x866>
 80040a6:	68fb      	ldr	r3, [r7, #12]
 80040a8:	2b80      	cmp	r3, #128	; 0x80
 80040aa:	d017      	beq.n	80040dc <HAL_RCCEx_GetPeriphCLKFreq+0x83c>
 80040ac:	68fb      	ldr	r3, [r7, #12]
 80040ae:	2b80      	cmp	r3, #128	; 0x80
 80040b0:	d829      	bhi.n	8004106 <HAL_RCCEx_GetPeriphCLKFreq+0x866>
 80040b2:	68fb      	ldr	r3, [r7, #12]
 80040b4:	2b00      	cmp	r3, #0
 80040b6:	d003      	beq.n	80040c0 <HAL_RCCEx_GetPeriphCLKFreq+0x820>
 80040b8:	68fb      	ldr	r3, [r7, #12]
 80040ba:	2b40      	cmp	r3, #64	; 0x40
 80040bc:	d004      	beq.n	80040c8 <HAL_RCCEx_GetPeriphCLKFreq+0x828>
          break;
 80040be:	e022      	b.n	8004106 <HAL_RCCEx_GetPeriphCLKFreq+0x866>
          frequency = HAL_RCC_GetPCLK1Freq();
 80040c0:	f7fe ff74 	bl	8002fac <HAL_RCC_GetPCLK1Freq>
 80040c4:	61f8      	str	r0, [r7, #28]
          break;
 80040c6:	e023      	b.n	8004110 <HAL_RCCEx_GetPeriphCLKFreq+0x870>
          frequency = HAL_RCC_GetSysClockFreq();
 80040c8:	f7fe feda 	bl	8002e80 <HAL_RCC_GetSysClockFreq>
 80040cc:	61f8      	str	r0, [r7, #28]
          break;
 80040ce:	e01f      	b.n	8004110 <HAL_RCCEx_GetPeriphCLKFreq+0x870>
 80040d0:	40021000 	.word	0x40021000
 80040d4:	02dc6c00 	.word	0x02dc6c00
 80040d8:	00f42400 	.word	0x00f42400
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 80040dc:	4b9b      	ldr	r3, [pc, #620]	; (800434c <HAL_RCCEx_GetPeriphCLKFreq+0xaac>)
 80040de:	681b      	ldr	r3, [r3, #0]
 80040e0:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80040e4:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80040e8:	d10f      	bne.n	800410a <HAL_RCCEx_GetPeriphCLKFreq+0x86a>
            frequency = HSI_VALUE;
 80040ea:	4b99      	ldr	r3, [pc, #612]	; (8004350 <HAL_RCCEx_GetPeriphCLKFreq+0xab0>)
 80040ec:	61fb      	str	r3, [r7, #28]
          break;
 80040ee:	e00c      	b.n	800410a <HAL_RCCEx_GetPeriphCLKFreq+0x86a>
          if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 80040f0:	4b96      	ldr	r3, [pc, #600]	; (800434c <HAL_RCCEx_GetPeriphCLKFreq+0xaac>)
 80040f2:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80040f6:	f003 0302 	and.w	r3, r3, #2
 80040fa:	2b02      	cmp	r3, #2
 80040fc:	d107      	bne.n	800410e <HAL_RCCEx_GetPeriphCLKFreq+0x86e>
            frequency = LSE_VALUE;
 80040fe:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8004102:	61fb      	str	r3, [r7, #28]
          break;
 8004104:	e003      	b.n	800410e <HAL_RCCEx_GetPeriphCLKFreq+0x86e>
          break;
 8004106:	bf00      	nop
 8004108:	e2e0      	b.n	80046cc <HAL_RCCEx_GetPeriphCLKFreq+0xe2c>
          break;
 800410a:	bf00      	nop
 800410c:	e2de      	b.n	80046cc <HAL_RCCEx_GetPeriphCLKFreq+0xe2c>
          break;
 800410e:	bf00      	nop
        break;
 8004110:	e2dc      	b.n	80046cc <HAL_RCCEx_GetPeriphCLKFreq+0xe2c>
        srcclk = __HAL_RCC_GET_UART5_SOURCE();
 8004112:	4b8e      	ldr	r3, [pc, #568]	; (800434c <HAL_RCCEx_GetPeriphCLKFreq+0xaac>)
 8004114:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004118:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800411c:	60fb      	str	r3, [r7, #12]
 800411e:	68fb      	ldr	r3, [r7, #12]
 8004120:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8004124:	d025      	beq.n	8004172 <HAL_RCCEx_GetPeriphCLKFreq+0x8d2>
 8004126:	68fb      	ldr	r3, [r7, #12]
 8004128:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800412c:	d82c      	bhi.n	8004188 <HAL_RCCEx_GetPeriphCLKFreq+0x8e8>
 800412e:	68fb      	ldr	r3, [r7, #12]
 8004130:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8004134:	d013      	beq.n	800415e <HAL_RCCEx_GetPeriphCLKFreq+0x8be>
 8004136:	68fb      	ldr	r3, [r7, #12]
 8004138:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800413c:	d824      	bhi.n	8004188 <HAL_RCCEx_GetPeriphCLKFreq+0x8e8>
 800413e:	68fb      	ldr	r3, [r7, #12]
 8004140:	2b00      	cmp	r3, #0
 8004142:	d004      	beq.n	800414e <HAL_RCCEx_GetPeriphCLKFreq+0x8ae>
 8004144:	68fb      	ldr	r3, [r7, #12]
 8004146:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800414a:	d004      	beq.n	8004156 <HAL_RCCEx_GetPeriphCLKFreq+0x8b6>
          break;
 800414c:	e01c      	b.n	8004188 <HAL_RCCEx_GetPeriphCLKFreq+0x8e8>
          frequency = HAL_RCC_GetPCLK1Freq();
 800414e:	f7fe ff2d 	bl	8002fac <HAL_RCC_GetPCLK1Freq>
 8004152:	61f8      	str	r0, [r7, #28]
          break;
 8004154:	e01d      	b.n	8004192 <HAL_RCCEx_GetPeriphCLKFreq+0x8f2>
          frequency = HAL_RCC_GetSysClockFreq();
 8004156:	f7fe fe93 	bl	8002e80 <HAL_RCC_GetSysClockFreq>
 800415a:	61f8      	str	r0, [r7, #28]
          break;
 800415c:	e019      	b.n	8004192 <HAL_RCCEx_GetPeriphCLKFreq+0x8f2>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 800415e:	4b7b      	ldr	r3, [pc, #492]	; (800434c <HAL_RCCEx_GetPeriphCLKFreq+0xaac>)
 8004160:	681b      	ldr	r3, [r3, #0]
 8004162:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004166:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800416a:	d10f      	bne.n	800418c <HAL_RCCEx_GetPeriphCLKFreq+0x8ec>
            frequency = HSI_VALUE;
 800416c:	4b78      	ldr	r3, [pc, #480]	; (8004350 <HAL_RCCEx_GetPeriphCLKFreq+0xab0>)
 800416e:	61fb      	str	r3, [r7, #28]
          break;
 8004170:	e00c      	b.n	800418c <HAL_RCCEx_GetPeriphCLKFreq+0x8ec>
          if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 8004172:	4b76      	ldr	r3, [pc, #472]	; (800434c <HAL_RCCEx_GetPeriphCLKFreq+0xaac>)
 8004174:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004178:	f003 0302 	and.w	r3, r3, #2
 800417c:	2b02      	cmp	r3, #2
 800417e:	d107      	bne.n	8004190 <HAL_RCCEx_GetPeriphCLKFreq+0x8f0>
            frequency = LSE_VALUE;
 8004180:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8004184:	61fb      	str	r3, [r7, #28]
          break;
 8004186:	e003      	b.n	8004190 <HAL_RCCEx_GetPeriphCLKFreq+0x8f0>
          break;
 8004188:	bf00      	nop
 800418a:	e29f      	b.n	80046cc <HAL_RCCEx_GetPeriphCLKFreq+0xe2c>
          break;
 800418c:	bf00      	nop
 800418e:	e29d      	b.n	80046cc <HAL_RCCEx_GetPeriphCLKFreq+0xe2c>
          break;
 8004190:	bf00      	nop
        break;
 8004192:	e29b      	b.n	80046cc <HAL_RCCEx_GetPeriphCLKFreq+0xe2c>
        srcclk = __HAL_RCC_GET_LPUART1_SOURCE();
 8004194:	4b6d      	ldr	r3, [pc, #436]	; (800434c <HAL_RCCEx_GetPeriphCLKFreq+0xaac>)
 8004196:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800419a:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 800419e:	60fb      	str	r3, [r7, #12]
 80041a0:	68fb      	ldr	r3, [r7, #12]
 80041a2:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 80041a6:	d025      	beq.n	80041f4 <HAL_RCCEx_GetPeriphCLKFreq+0x954>
 80041a8:	68fb      	ldr	r3, [r7, #12]
 80041aa:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 80041ae:	d82c      	bhi.n	800420a <HAL_RCCEx_GetPeriphCLKFreq+0x96a>
 80041b0:	68fb      	ldr	r3, [r7, #12]
 80041b2:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80041b6:	d013      	beq.n	80041e0 <HAL_RCCEx_GetPeriphCLKFreq+0x940>
 80041b8:	68fb      	ldr	r3, [r7, #12]
 80041ba:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80041be:	d824      	bhi.n	800420a <HAL_RCCEx_GetPeriphCLKFreq+0x96a>
 80041c0:	68fb      	ldr	r3, [r7, #12]
 80041c2:	2b00      	cmp	r3, #0
 80041c4:	d004      	beq.n	80041d0 <HAL_RCCEx_GetPeriphCLKFreq+0x930>
 80041c6:	68fb      	ldr	r3, [r7, #12]
 80041c8:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80041cc:	d004      	beq.n	80041d8 <HAL_RCCEx_GetPeriphCLKFreq+0x938>
          break;
 80041ce:	e01c      	b.n	800420a <HAL_RCCEx_GetPeriphCLKFreq+0x96a>
          frequency = HAL_RCC_GetPCLK1Freq();
 80041d0:	f7fe feec 	bl	8002fac <HAL_RCC_GetPCLK1Freq>
 80041d4:	61f8      	str	r0, [r7, #28]
          break;
 80041d6:	e01d      	b.n	8004214 <HAL_RCCEx_GetPeriphCLKFreq+0x974>
          frequency = HAL_RCC_GetSysClockFreq();
 80041d8:	f7fe fe52 	bl	8002e80 <HAL_RCC_GetSysClockFreq>
 80041dc:	61f8      	str	r0, [r7, #28]
          break;
 80041de:	e019      	b.n	8004214 <HAL_RCCEx_GetPeriphCLKFreq+0x974>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 80041e0:	4b5a      	ldr	r3, [pc, #360]	; (800434c <HAL_RCCEx_GetPeriphCLKFreq+0xaac>)
 80041e2:	681b      	ldr	r3, [r3, #0]
 80041e4:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80041e8:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80041ec:	d10f      	bne.n	800420e <HAL_RCCEx_GetPeriphCLKFreq+0x96e>
            frequency = HSI_VALUE;
 80041ee:	4b58      	ldr	r3, [pc, #352]	; (8004350 <HAL_RCCEx_GetPeriphCLKFreq+0xab0>)
 80041f0:	61fb      	str	r3, [r7, #28]
          break;
 80041f2:	e00c      	b.n	800420e <HAL_RCCEx_GetPeriphCLKFreq+0x96e>
          if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 80041f4:	4b55      	ldr	r3, [pc, #340]	; (800434c <HAL_RCCEx_GetPeriphCLKFreq+0xaac>)
 80041f6:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80041fa:	f003 0302 	and.w	r3, r3, #2
 80041fe:	2b02      	cmp	r3, #2
 8004200:	d107      	bne.n	8004212 <HAL_RCCEx_GetPeriphCLKFreq+0x972>
            frequency = LSE_VALUE;
 8004202:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8004206:	61fb      	str	r3, [r7, #28]
          break;
 8004208:	e003      	b.n	8004212 <HAL_RCCEx_GetPeriphCLKFreq+0x972>
          break;
 800420a:	bf00      	nop
 800420c:	e25e      	b.n	80046cc <HAL_RCCEx_GetPeriphCLKFreq+0xe2c>
          break;
 800420e:	bf00      	nop
 8004210:	e25c      	b.n	80046cc <HAL_RCCEx_GetPeriphCLKFreq+0xe2c>
          break;
 8004212:	bf00      	nop
        break;
 8004214:	e25a      	b.n	80046cc <HAL_RCCEx_GetPeriphCLKFreq+0xe2c>
        srcclk = __HAL_RCC_GET_ADC_SOURCE();
 8004216:	4b4d      	ldr	r3, [pc, #308]	; (800434c <HAL_RCCEx_GetPeriphCLKFreq+0xaac>)
 8004218:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800421c:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8004220:	60fb      	str	r3, [r7, #12]
 8004222:	68fb      	ldr	r3, [r7, #12]
 8004224:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8004228:	d007      	beq.n	800423a <HAL_RCCEx_GetPeriphCLKFreq+0x99a>
 800422a:	68fb      	ldr	r3, [r7, #12]
 800422c:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
 8004230:	d12f      	bne.n	8004292 <HAL_RCCEx_GetPeriphCLKFreq+0x9f2>
          frequency = HAL_RCC_GetSysClockFreq();
 8004232:	f7fe fe25 	bl	8002e80 <HAL_RCC_GetSysClockFreq>
 8004236:	61f8      	str	r0, [r7, #28]
          break;
 8004238:	e02e      	b.n	8004298 <HAL_RCCEx_GetPeriphCLKFreq+0x9f8>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLSAI1RDY) && (__HAL_RCC_GET_PLLSAI1CLKOUT_CONFIG(RCC_PLLSAI1_ADC1CLK) != 0U))
 800423a:	4b44      	ldr	r3, [pc, #272]	; (800434c <HAL_RCCEx_GetPeriphCLKFreq+0xaac>)
 800423c:	681b      	ldr	r3, [r3, #0]
 800423e:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8004242:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8004246:	d126      	bne.n	8004296 <HAL_RCCEx_GetPeriphCLKFreq+0x9f6>
 8004248:	4b40      	ldr	r3, [pc, #256]	; (800434c <HAL_RCCEx_GetPeriphCLKFreq+0xaac>)
 800424a:	691b      	ldr	r3, [r3, #16]
 800424c:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8004250:	2b00      	cmp	r3, #0
 8004252:	d020      	beq.n	8004296 <HAL_RCCEx_GetPeriphCLKFreq+0x9f6>
            plln = READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1N) >> RCC_PLLSAI1CFGR_PLLSAI1N_Pos;
 8004254:	4b3d      	ldr	r3, [pc, #244]	; (800434c <HAL_RCCEx_GetPeriphCLKFreq+0xaac>)
 8004256:	691b      	ldr	r3, [r3, #16]
 8004258:	0a1b      	lsrs	r3, r3, #8
 800425a:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800425e:	60bb      	str	r3, [r7, #8]
            pllvco = ((pllvco * plln) / ((READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1M) >> RCC_PLLSAI1CFGR_PLLSAI1M_Pos) + 1U));
 8004260:	69bb      	ldr	r3, [r7, #24]
 8004262:	68ba      	ldr	r2, [r7, #8]
 8004264:	fb03 f202 	mul.w	r2, r3, r2
 8004268:	4b38      	ldr	r3, [pc, #224]	; (800434c <HAL_RCCEx_GetPeriphCLKFreq+0xaac>)
 800426a:	691b      	ldr	r3, [r3, #16]
 800426c:	091b      	lsrs	r3, r3, #4
 800426e:	f003 030f 	and.w	r3, r3, #15
 8004272:	3301      	adds	r3, #1
 8004274:	fbb2 f3f3 	udiv	r3, r2, r3
 8004278:	61bb      	str	r3, [r7, #24]
            frequency = (pllvco / (((READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1R) >> RCC_PLLSAI1CFGR_PLLSAI1R_Pos) + 1U) << 1U));
 800427a:	4b34      	ldr	r3, [pc, #208]	; (800434c <HAL_RCCEx_GetPeriphCLKFreq+0xaac>)
 800427c:	691b      	ldr	r3, [r3, #16]
 800427e:	0e5b      	lsrs	r3, r3, #25
 8004280:	f003 0303 	and.w	r3, r3, #3
 8004284:	3301      	adds	r3, #1
 8004286:	005b      	lsls	r3, r3, #1
 8004288:	69ba      	ldr	r2, [r7, #24]
 800428a:	fbb2 f3f3 	udiv	r3, r2, r3
 800428e:	61fb      	str	r3, [r7, #28]
          break;
 8004290:	e001      	b.n	8004296 <HAL_RCCEx_GetPeriphCLKFreq+0x9f6>
          break;
 8004292:	bf00      	nop
 8004294:	e21a      	b.n	80046cc <HAL_RCCEx_GetPeriphCLKFreq+0xe2c>
          break;
 8004296:	bf00      	nop
        break;
 8004298:	e218      	b.n	80046cc <HAL_RCCEx_GetPeriphCLKFreq+0xe2c>
        srcclk = __HAL_RCC_GET_DFSDM1_SOURCE();
 800429a:	4b2c      	ldr	r3, [pc, #176]	; (800434c <HAL_RCCEx_GetPeriphCLKFreq+0xaac>)
 800429c:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 80042a0:	f003 0304 	and.w	r3, r3, #4
 80042a4:	60fb      	str	r3, [r7, #12]
        if(srcclk == RCC_DFSDM1CLKSOURCE_PCLK2)
 80042a6:	68fb      	ldr	r3, [r7, #12]
 80042a8:	2b00      	cmp	r3, #0
 80042aa:	d103      	bne.n	80042b4 <HAL_RCCEx_GetPeriphCLKFreq+0xa14>
          frequency = HAL_RCC_GetPCLK2Freq();
 80042ac:	f7fe fe94 	bl	8002fd8 <HAL_RCC_GetPCLK2Freq>
 80042b0:	61f8      	str	r0, [r7, #28]
        break;
 80042b2:	e20b      	b.n	80046cc <HAL_RCCEx_GetPeriphCLKFreq+0xe2c>
          frequency = HAL_RCC_GetSysClockFreq();
 80042b4:	f7fe fde4 	bl	8002e80 <HAL_RCC_GetSysClockFreq>
 80042b8:	61f8      	str	r0, [r7, #28]
        break;
 80042ba:	e207      	b.n	80046cc <HAL_RCCEx_GetPeriphCLKFreq+0xe2c>
        srcclk = __HAL_RCC_GET_DFSDM1AUDIO_SOURCE();
 80042bc:	4b23      	ldr	r3, [pc, #140]	; (800434c <HAL_RCCEx_GetPeriphCLKFreq+0xaac>)
 80042be:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 80042c2:	f003 0318 	and.w	r3, r3, #24
 80042c6:	60fb      	str	r3, [r7, #12]
 80042c8:	68fb      	ldr	r3, [r7, #12]
 80042ca:	2b10      	cmp	r3, #16
 80042cc:	d010      	beq.n	80042f0 <HAL_RCCEx_GetPeriphCLKFreq+0xa50>
 80042ce:	68fb      	ldr	r3, [r7, #12]
 80042d0:	2b10      	cmp	r3, #16
 80042d2:	d834      	bhi.n	800433e <HAL_RCCEx_GetPeriphCLKFreq+0xa9e>
 80042d4:	68fb      	ldr	r3, [r7, #12]
 80042d6:	2b00      	cmp	r3, #0
 80042d8:	d003      	beq.n	80042e2 <HAL_RCCEx_GetPeriphCLKFreq+0xa42>
 80042da:	68fb      	ldr	r3, [r7, #12]
 80042dc:	2b08      	cmp	r3, #8
 80042de:	d024      	beq.n	800432a <HAL_RCCEx_GetPeriphCLKFreq+0xa8a>
          break;
 80042e0:	e02d      	b.n	800433e <HAL_RCCEx_GetPeriphCLKFreq+0xa9e>
          frequency = RCCEx_GetSAIxPeriphCLKFreq(RCC_PERIPHCLK_SAI1, pllvco);
 80042e2:	69b9      	ldr	r1, [r7, #24]
 80042e4:	f44f 6000 	mov.w	r0, #2048	; 0x800
 80042e8:	f000 fbe2 	bl	8004ab0 <RCCEx_GetSAIxPeriphCLKFreq>
 80042ec:	61f8      	str	r0, [r7, #28]
          break;
 80042ee:	e02b      	b.n	8004348 <HAL_RCCEx_GetPeriphCLKFreq+0xaa8>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_MSIRDY))
 80042f0:	4b16      	ldr	r3, [pc, #88]	; (800434c <HAL_RCCEx_GetPeriphCLKFreq+0xaac>)
 80042f2:	681b      	ldr	r3, [r3, #0]
 80042f4:	f003 0302 	and.w	r3, r3, #2
 80042f8:	2b02      	cmp	r3, #2
 80042fa:	d122      	bne.n	8004342 <HAL_RCCEx_GetPeriphCLKFreq+0xaa2>
            frequency = MSIRangeTable[(__HAL_RCC_GET_MSI_RANGE() >> 4U)];
 80042fc:	4b13      	ldr	r3, [pc, #76]	; (800434c <HAL_RCCEx_GetPeriphCLKFreq+0xaac>)
 80042fe:	681b      	ldr	r3, [r3, #0]
 8004300:	f003 0308 	and.w	r3, r3, #8
 8004304:	2b00      	cmp	r3, #0
 8004306:	d005      	beq.n	8004314 <HAL_RCCEx_GetPeriphCLKFreq+0xa74>
 8004308:	4b10      	ldr	r3, [pc, #64]	; (800434c <HAL_RCCEx_GetPeriphCLKFreq+0xaac>)
 800430a:	681b      	ldr	r3, [r3, #0]
 800430c:	091b      	lsrs	r3, r3, #4
 800430e:	f003 030f 	and.w	r3, r3, #15
 8004312:	e005      	b.n	8004320 <HAL_RCCEx_GetPeriphCLKFreq+0xa80>
 8004314:	4b0d      	ldr	r3, [pc, #52]	; (800434c <HAL_RCCEx_GetPeriphCLKFreq+0xaac>)
 8004316:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800431a:	0a1b      	lsrs	r3, r3, #8
 800431c:	f003 030f 	and.w	r3, r3, #15
 8004320:	4a0c      	ldr	r2, [pc, #48]	; (8004354 <HAL_RCCEx_GetPeriphCLKFreq+0xab4>)
 8004322:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004326:	61fb      	str	r3, [r7, #28]
          break;
 8004328:	e00b      	b.n	8004342 <HAL_RCCEx_GetPeriphCLKFreq+0xaa2>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 800432a:	4b08      	ldr	r3, [pc, #32]	; (800434c <HAL_RCCEx_GetPeriphCLKFreq+0xaac>)
 800432c:	681b      	ldr	r3, [r3, #0]
 800432e:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004332:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8004336:	d106      	bne.n	8004346 <HAL_RCCEx_GetPeriphCLKFreq+0xaa6>
            frequency = HSI_VALUE;
 8004338:	4b05      	ldr	r3, [pc, #20]	; (8004350 <HAL_RCCEx_GetPeriphCLKFreq+0xab0>)
 800433a:	61fb      	str	r3, [r7, #28]
          break;
 800433c:	e003      	b.n	8004346 <HAL_RCCEx_GetPeriphCLKFreq+0xaa6>
          break;
 800433e:	bf00      	nop
 8004340:	e1c4      	b.n	80046cc <HAL_RCCEx_GetPeriphCLKFreq+0xe2c>
          break;
 8004342:	bf00      	nop
 8004344:	e1c2      	b.n	80046cc <HAL_RCCEx_GetPeriphCLKFreq+0xe2c>
          break;
 8004346:	bf00      	nop
        break;
 8004348:	e1c0      	b.n	80046cc <HAL_RCCEx_GetPeriphCLKFreq+0xe2c>
 800434a:	bf00      	nop
 800434c:	40021000 	.word	0x40021000
 8004350:	00f42400 	.word	0x00f42400
 8004354:	0800a9d4 	.word	0x0800a9d4
        srcclk = __HAL_RCC_GET_I2C1_SOURCE();
 8004358:	4b96      	ldr	r3, [pc, #600]	; (80045b4 <HAL_RCCEx_GetPeriphCLKFreq+0xd14>)
 800435a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800435e:	f403 5340 	and.w	r3, r3, #12288	; 0x3000
 8004362:	60fb      	str	r3, [r7, #12]
 8004364:	68fb      	ldr	r3, [r7, #12]
 8004366:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800436a:	d013      	beq.n	8004394 <HAL_RCCEx_GetPeriphCLKFreq+0xaf4>
 800436c:	68fb      	ldr	r3, [r7, #12]
 800436e:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8004372:	d819      	bhi.n	80043a8 <HAL_RCCEx_GetPeriphCLKFreq+0xb08>
 8004374:	68fb      	ldr	r3, [r7, #12]
 8004376:	2b00      	cmp	r3, #0
 8004378:	d004      	beq.n	8004384 <HAL_RCCEx_GetPeriphCLKFreq+0xae4>
 800437a:	68fb      	ldr	r3, [r7, #12]
 800437c:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004380:	d004      	beq.n	800438c <HAL_RCCEx_GetPeriphCLKFreq+0xaec>
          break;
 8004382:	e011      	b.n	80043a8 <HAL_RCCEx_GetPeriphCLKFreq+0xb08>
          frequency = HAL_RCC_GetPCLK1Freq();
 8004384:	f7fe fe12 	bl	8002fac <HAL_RCC_GetPCLK1Freq>
 8004388:	61f8      	str	r0, [r7, #28]
          break;
 800438a:	e010      	b.n	80043ae <HAL_RCCEx_GetPeriphCLKFreq+0xb0e>
          frequency = HAL_RCC_GetSysClockFreq();
 800438c:	f7fe fd78 	bl	8002e80 <HAL_RCC_GetSysClockFreq>
 8004390:	61f8      	str	r0, [r7, #28]
          break;
 8004392:	e00c      	b.n	80043ae <HAL_RCCEx_GetPeriphCLKFreq+0xb0e>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8004394:	4b87      	ldr	r3, [pc, #540]	; (80045b4 <HAL_RCCEx_GetPeriphCLKFreq+0xd14>)
 8004396:	681b      	ldr	r3, [r3, #0]
 8004398:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800439c:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80043a0:	d104      	bne.n	80043ac <HAL_RCCEx_GetPeriphCLKFreq+0xb0c>
            frequency = HSI_VALUE;
 80043a2:	4b85      	ldr	r3, [pc, #532]	; (80045b8 <HAL_RCCEx_GetPeriphCLKFreq+0xd18>)
 80043a4:	61fb      	str	r3, [r7, #28]
          break;
 80043a6:	e001      	b.n	80043ac <HAL_RCCEx_GetPeriphCLKFreq+0xb0c>
          break;
 80043a8:	bf00      	nop
 80043aa:	e18f      	b.n	80046cc <HAL_RCCEx_GetPeriphCLKFreq+0xe2c>
          break;
 80043ac:	bf00      	nop
        break;
 80043ae:	e18d      	b.n	80046cc <HAL_RCCEx_GetPeriphCLKFreq+0xe2c>
        srcclk = __HAL_RCC_GET_I2C2_SOURCE();
 80043b0:	4b80      	ldr	r3, [pc, #512]	; (80045b4 <HAL_RCCEx_GetPeriphCLKFreq+0xd14>)
 80043b2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80043b6:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 80043ba:	60fb      	str	r3, [r7, #12]
 80043bc:	68fb      	ldr	r3, [r7, #12]
 80043be:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80043c2:	d013      	beq.n	80043ec <HAL_RCCEx_GetPeriphCLKFreq+0xb4c>
 80043c4:	68fb      	ldr	r3, [r7, #12]
 80043c6:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80043ca:	d819      	bhi.n	8004400 <HAL_RCCEx_GetPeriphCLKFreq+0xb60>
 80043cc:	68fb      	ldr	r3, [r7, #12]
 80043ce:	2b00      	cmp	r3, #0
 80043d0:	d004      	beq.n	80043dc <HAL_RCCEx_GetPeriphCLKFreq+0xb3c>
 80043d2:	68fb      	ldr	r3, [r7, #12]
 80043d4:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 80043d8:	d004      	beq.n	80043e4 <HAL_RCCEx_GetPeriphCLKFreq+0xb44>
          break;
 80043da:	e011      	b.n	8004400 <HAL_RCCEx_GetPeriphCLKFreq+0xb60>
          frequency = HAL_RCC_GetPCLK1Freq();
 80043dc:	f7fe fde6 	bl	8002fac <HAL_RCC_GetPCLK1Freq>
 80043e0:	61f8      	str	r0, [r7, #28]
          break;
 80043e2:	e010      	b.n	8004406 <HAL_RCCEx_GetPeriphCLKFreq+0xb66>
          frequency = HAL_RCC_GetSysClockFreq();
 80043e4:	f7fe fd4c 	bl	8002e80 <HAL_RCC_GetSysClockFreq>
 80043e8:	61f8      	str	r0, [r7, #28]
          break;
 80043ea:	e00c      	b.n	8004406 <HAL_RCCEx_GetPeriphCLKFreq+0xb66>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 80043ec:	4b71      	ldr	r3, [pc, #452]	; (80045b4 <HAL_RCCEx_GetPeriphCLKFreq+0xd14>)
 80043ee:	681b      	ldr	r3, [r3, #0]
 80043f0:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80043f4:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80043f8:	d104      	bne.n	8004404 <HAL_RCCEx_GetPeriphCLKFreq+0xb64>
            frequency = HSI_VALUE;
 80043fa:	4b6f      	ldr	r3, [pc, #444]	; (80045b8 <HAL_RCCEx_GetPeriphCLKFreq+0xd18>)
 80043fc:	61fb      	str	r3, [r7, #28]
          break;
 80043fe:	e001      	b.n	8004404 <HAL_RCCEx_GetPeriphCLKFreq+0xb64>
          break;
 8004400:	bf00      	nop
 8004402:	e163      	b.n	80046cc <HAL_RCCEx_GetPeriphCLKFreq+0xe2c>
          break;
 8004404:	bf00      	nop
        break;
 8004406:	e161      	b.n	80046cc <HAL_RCCEx_GetPeriphCLKFreq+0xe2c>
        srcclk = __HAL_RCC_GET_I2C3_SOURCE();
 8004408:	4b6a      	ldr	r3, [pc, #424]	; (80045b4 <HAL_RCCEx_GetPeriphCLKFreq+0xd14>)
 800440a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800440e:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8004412:	60fb      	str	r3, [r7, #12]
 8004414:	68fb      	ldr	r3, [r7, #12]
 8004416:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 800441a:	d013      	beq.n	8004444 <HAL_RCCEx_GetPeriphCLKFreq+0xba4>
 800441c:	68fb      	ldr	r3, [r7, #12]
 800441e:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8004422:	d819      	bhi.n	8004458 <HAL_RCCEx_GetPeriphCLKFreq+0xbb8>
 8004424:	68fb      	ldr	r3, [r7, #12]
 8004426:	2b00      	cmp	r3, #0
 8004428:	d004      	beq.n	8004434 <HAL_RCCEx_GetPeriphCLKFreq+0xb94>
 800442a:	68fb      	ldr	r3, [r7, #12]
 800442c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8004430:	d004      	beq.n	800443c <HAL_RCCEx_GetPeriphCLKFreq+0xb9c>
          break;
 8004432:	e011      	b.n	8004458 <HAL_RCCEx_GetPeriphCLKFreq+0xbb8>
          frequency = HAL_RCC_GetPCLK1Freq();
 8004434:	f7fe fdba 	bl	8002fac <HAL_RCC_GetPCLK1Freq>
 8004438:	61f8      	str	r0, [r7, #28]
          break;
 800443a:	e010      	b.n	800445e <HAL_RCCEx_GetPeriphCLKFreq+0xbbe>
          frequency = HAL_RCC_GetSysClockFreq();
 800443c:	f7fe fd20 	bl	8002e80 <HAL_RCC_GetSysClockFreq>
 8004440:	61f8      	str	r0, [r7, #28]
          break;
 8004442:	e00c      	b.n	800445e <HAL_RCCEx_GetPeriphCLKFreq+0xbbe>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8004444:	4b5b      	ldr	r3, [pc, #364]	; (80045b4 <HAL_RCCEx_GetPeriphCLKFreq+0xd14>)
 8004446:	681b      	ldr	r3, [r3, #0]
 8004448:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800444c:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8004450:	d104      	bne.n	800445c <HAL_RCCEx_GetPeriphCLKFreq+0xbbc>
            frequency = HSI_VALUE;
 8004452:	4b59      	ldr	r3, [pc, #356]	; (80045b8 <HAL_RCCEx_GetPeriphCLKFreq+0xd18>)
 8004454:	61fb      	str	r3, [r7, #28]
          break;
 8004456:	e001      	b.n	800445c <HAL_RCCEx_GetPeriphCLKFreq+0xbbc>
          break;
 8004458:	bf00      	nop
 800445a:	e137      	b.n	80046cc <HAL_RCCEx_GetPeriphCLKFreq+0xe2c>
          break;
 800445c:	bf00      	nop
        break;
 800445e:	e135      	b.n	80046cc <HAL_RCCEx_GetPeriphCLKFreq+0xe2c>
        srcclk = __HAL_RCC_GET_I2C4_SOURCE();
 8004460:	4b54      	ldr	r3, [pc, #336]	; (80045b4 <HAL_RCCEx_GetPeriphCLKFreq+0xd14>)
 8004462:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 8004466:	f003 0303 	and.w	r3, r3, #3
 800446a:	60fb      	str	r3, [r7, #12]
 800446c:	68fb      	ldr	r3, [r7, #12]
 800446e:	2b02      	cmp	r3, #2
 8004470:	d011      	beq.n	8004496 <HAL_RCCEx_GetPeriphCLKFreq+0xbf6>
 8004472:	68fb      	ldr	r3, [r7, #12]
 8004474:	2b02      	cmp	r3, #2
 8004476:	d818      	bhi.n	80044aa <HAL_RCCEx_GetPeriphCLKFreq+0xc0a>
 8004478:	68fb      	ldr	r3, [r7, #12]
 800447a:	2b00      	cmp	r3, #0
 800447c:	d003      	beq.n	8004486 <HAL_RCCEx_GetPeriphCLKFreq+0xbe6>
 800447e:	68fb      	ldr	r3, [r7, #12]
 8004480:	2b01      	cmp	r3, #1
 8004482:	d004      	beq.n	800448e <HAL_RCCEx_GetPeriphCLKFreq+0xbee>
          break;
 8004484:	e011      	b.n	80044aa <HAL_RCCEx_GetPeriphCLKFreq+0xc0a>
          frequency = HAL_RCC_GetPCLK1Freq();
 8004486:	f7fe fd91 	bl	8002fac <HAL_RCC_GetPCLK1Freq>
 800448a:	61f8      	str	r0, [r7, #28]
          break;
 800448c:	e010      	b.n	80044b0 <HAL_RCCEx_GetPeriphCLKFreq+0xc10>
          frequency = HAL_RCC_GetSysClockFreq();
 800448e:	f7fe fcf7 	bl	8002e80 <HAL_RCC_GetSysClockFreq>
 8004492:	61f8      	str	r0, [r7, #28]
          break;
 8004494:	e00c      	b.n	80044b0 <HAL_RCCEx_GetPeriphCLKFreq+0xc10>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8004496:	4b47      	ldr	r3, [pc, #284]	; (80045b4 <HAL_RCCEx_GetPeriphCLKFreq+0xd14>)
 8004498:	681b      	ldr	r3, [r3, #0]
 800449a:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800449e:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80044a2:	d104      	bne.n	80044ae <HAL_RCCEx_GetPeriphCLKFreq+0xc0e>
            frequency = HSI_VALUE;
 80044a4:	4b44      	ldr	r3, [pc, #272]	; (80045b8 <HAL_RCCEx_GetPeriphCLKFreq+0xd18>)
 80044a6:	61fb      	str	r3, [r7, #28]
          break;
 80044a8:	e001      	b.n	80044ae <HAL_RCCEx_GetPeriphCLKFreq+0xc0e>
          break;
 80044aa:	bf00      	nop
 80044ac:	e10e      	b.n	80046cc <HAL_RCCEx_GetPeriphCLKFreq+0xe2c>
          break;
 80044ae:	bf00      	nop
        break;
 80044b0:	e10c      	b.n	80046cc <HAL_RCCEx_GetPeriphCLKFreq+0xe2c>
        srcclk = __HAL_RCC_GET_LPTIM1_SOURCE();
 80044b2:	4b40      	ldr	r3, [pc, #256]	; (80045b4 <HAL_RCCEx_GetPeriphCLKFreq+0xd14>)
 80044b4:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80044b8:	f403 2340 	and.w	r3, r3, #786432	; 0xc0000
 80044bc:	60fb      	str	r3, [r7, #12]
 80044be:	68fb      	ldr	r3, [r7, #12]
 80044c0:	f5b3 2f40 	cmp.w	r3, #786432	; 0xc0000
 80044c4:	d02c      	beq.n	8004520 <HAL_RCCEx_GetPeriphCLKFreq+0xc80>
 80044c6:	68fb      	ldr	r3, [r7, #12]
 80044c8:	f5b3 2f40 	cmp.w	r3, #786432	; 0xc0000
 80044cc:	d833      	bhi.n	8004536 <HAL_RCCEx_GetPeriphCLKFreq+0xc96>
 80044ce:	68fb      	ldr	r3, [r7, #12]
 80044d0:	f5b3 2f00 	cmp.w	r3, #524288	; 0x80000
 80044d4:	d01a      	beq.n	800450c <HAL_RCCEx_GetPeriphCLKFreq+0xc6c>
 80044d6:	68fb      	ldr	r3, [r7, #12]
 80044d8:	f5b3 2f00 	cmp.w	r3, #524288	; 0x80000
 80044dc:	d82b      	bhi.n	8004536 <HAL_RCCEx_GetPeriphCLKFreq+0xc96>
 80044de:	68fb      	ldr	r3, [r7, #12]
 80044e0:	2b00      	cmp	r3, #0
 80044e2:	d004      	beq.n	80044ee <HAL_RCCEx_GetPeriphCLKFreq+0xc4e>
 80044e4:	68fb      	ldr	r3, [r7, #12]
 80044e6:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 80044ea:	d004      	beq.n	80044f6 <HAL_RCCEx_GetPeriphCLKFreq+0xc56>
          break;
 80044ec:	e023      	b.n	8004536 <HAL_RCCEx_GetPeriphCLKFreq+0xc96>
          frequency = HAL_RCC_GetPCLK1Freq();
 80044ee:	f7fe fd5d 	bl	8002fac <HAL_RCC_GetPCLK1Freq>
 80044f2:	61f8      	str	r0, [r7, #28]
          break;
 80044f4:	e026      	b.n	8004544 <HAL_RCCEx_GetPeriphCLKFreq+0xca4>
          if(HAL_IS_BIT_SET(RCC->CSR, RCC_CSR_LSIRDY))
 80044f6:	4b2f      	ldr	r3, [pc, #188]	; (80045b4 <HAL_RCCEx_GetPeriphCLKFreq+0xd14>)
 80044f8:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80044fc:	f003 0302 	and.w	r3, r3, #2
 8004500:	2b02      	cmp	r3, #2
 8004502:	d11a      	bne.n	800453a <HAL_RCCEx_GetPeriphCLKFreq+0xc9a>
              frequency = LSI_VALUE;
 8004504:	f44f 43fa 	mov.w	r3, #32000	; 0x7d00
 8004508:	61fb      	str	r3, [r7, #28]
          break;
 800450a:	e016      	b.n	800453a <HAL_RCCEx_GetPeriphCLKFreq+0xc9a>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 800450c:	4b29      	ldr	r3, [pc, #164]	; (80045b4 <HAL_RCCEx_GetPeriphCLKFreq+0xd14>)
 800450e:	681b      	ldr	r3, [r3, #0]
 8004510:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004514:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8004518:	d111      	bne.n	800453e <HAL_RCCEx_GetPeriphCLKFreq+0xc9e>
            frequency = HSI_VALUE;
 800451a:	4b27      	ldr	r3, [pc, #156]	; (80045b8 <HAL_RCCEx_GetPeriphCLKFreq+0xd18>)
 800451c:	61fb      	str	r3, [r7, #28]
          break;
 800451e:	e00e      	b.n	800453e <HAL_RCCEx_GetPeriphCLKFreq+0xc9e>
          if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 8004520:	4b24      	ldr	r3, [pc, #144]	; (80045b4 <HAL_RCCEx_GetPeriphCLKFreq+0xd14>)
 8004522:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004526:	f003 0302 	and.w	r3, r3, #2
 800452a:	2b02      	cmp	r3, #2
 800452c:	d109      	bne.n	8004542 <HAL_RCCEx_GetPeriphCLKFreq+0xca2>
            frequency = LSE_VALUE;
 800452e:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8004532:	61fb      	str	r3, [r7, #28]
          break;
 8004534:	e005      	b.n	8004542 <HAL_RCCEx_GetPeriphCLKFreq+0xca2>
          break;
 8004536:	bf00      	nop
 8004538:	e0c8      	b.n	80046cc <HAL_RCCEx_GetPeriphCLKFreq+0xe2c>
          break;
 800453a:	bf00      	nop
 800453c:	e0c6      	b.n	80046cc <HAL_RCCEx_GetPeriphCLKFreq+0xe2c>
          break;
 800453e:	bf00      	nop
 8004540:	e0c4      	b.n	80046cc <HAL_RCCEx_GetPeriphCLKFreq+0xe2c>
          break;
 8004542:	bf00      	nop
        break;
 8004544:	e0c2      	b.n	80046cc <HAL_RCCEx_GetPeriphCLKFreq+0xe2c>
       srcclk = __HAL_RCC_GET_LPTIM2_SOURCE();
 8004546:	4b1b      	ldr	r3, [pc, #108]	; (80045b4 <HAL_RCCEx_GetPeriphCLKFreq+0xd14>)
 8004548:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800454c:	f403 1340 	and.w	r3, r3, #3145728	; 0x300000
 8004550:	60fb      	str	r3, [r7, #12]
 8004552:	68fb      	ldr	r3, [r7, #12]
 8004554:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 8004558:	d030      	beq.n	80045bc <HAL_RCCEx_GetPeriphCLKFreq+0xd1c>
 800455a:	68fb      	ldr	r3, [r7, #12]
 800455c:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 8004560:	d837      	bhi.n	80045d2 <HAL_RCCEx_GetPeriphCLKFreq+0xd32>
 8004562:	68fb      	ldr	r3, [r7, #12]
 8004564:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8004568:	d01a      	beq.n	80045a0 <HAL_RCCEx_GetPeriphCLKFreq+0xd00>
 800456a:	68fb      	ldr	r3, [r7, #12]
 800456c:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8004570:	d82f      	bhi.n	80045d2 <HAL_RCCEx_GetPeriphCLKFreq+0xd32>
 8004572:	68fb      	ldr	r3, [r7, #12]
 8004574:	2b00      	cmp	r3, #0
 8004576:	d004      	beq.n	8004582 <HAL_RCCEx_GetPeriphCLKFreq+0xce2>
 8004578:	68fb      	ldr	r3, [r7, #12]
 800457a:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800457e:	d004      	beq.n	800458a <HAL_RCCEx_GetPeriphCLKFreq+0xcea>
          break;
 8004580:	e027      	b.n	80045d2 <HAL_RCCEx_GetPeriphCLKFreq+0xd32>
          frequency = HAL_RCC_GetPCLK1Freq();
 8004582:	f7fe fd13 	bl	8002fac <HAL_RCC_GetPCLK1Freq>
 8004586:	61f8      	str	r0, [r7, #28]
          break;
 8004588:	e02a      	b.n	80045e0 <HAL_RCCEx_GetPeriphCLKFreq+0xd40>
          if(HAL_IS_BIT_SET(RCC->CSR, RCC_CSR_LSIRDY))
 800458a:	4b0a      	ldr	r3, [pc, #40]	; (80045b4 <HAL_RCCEx_GetPeriphCLKFreq+0xd14>)
 800458c:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8004590:	f003 0302 	and.w	r3, r3, #2
 8004594:	2b02      	cmp	r3, #2
 8004596:	d11e      	bne.n	80045d6 <HAL_RCCEx_GetPeriphCLKFreq+0xd36>
              frequency = LSI_VALUE;
 8004598:	f44f 43fa 	mov.w	r3, #32000	; 0x7d00
 800459c:	61fb      	str	r3, [r7, #28]
          break;
 800459e:	e01a      	b.n	80045d6 <HAL_RCCEx_GetPeriphCLKFreq+0xd36>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 80045a0:	4b04      	ldr	r3, [pc, #16]	; (80045b4 <HAL_RCCEx_GetPeriphCLKFreq+0xd14>)
 80045a2:	681b      	ldr	r3, [r3, #0]
 80045a4:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80045a8:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80045ac:	d115      	bne.n	80045da <HAL_RCCEx_GetPeriphCLKFreq+0xd3a>
            frequency = HSI_VALUE;
 80045ae:	4b02      	ldr	r3, [pc, #8]	; (80045b8 <HAL_RCCEx_GetPeriphCLKFreq+0xd18>)
 80045b0:	61fb      	str	r3, [r7, #28]
          break;
 80045b2:	e012      	b.n	80045da <HAL_RCCEx_GetPeriphCLKFreq+0xd3a>
 80045b4:	40021000 	.word	0x40021000
 80045b8:	00f42400 	.word	0x00f42400
          if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 80045bc:	4b46      	ldr	r3, [pc, #280]	; (80046d8 <HAL_RCCEx_GetPeriphCLKFreq+0xe38>)
 80045be:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80045c2:	f003 0302 	and.w	r3, r3, #2
 80045c6:	2b02      	cmp	r3, #2
 80045c8:	d109      	bne.n	80045de <HAL_RCCEx_GetPeriphCLKFreq+0xd3e>
            frequency = LSE_VALUE;
 80045ca:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80045ce:	61fb      	str	r3, [r7, #28]
          break;
 80045d0:	e005      	b.n	80045de <HAL_RCCEx_GetPeriphCLKFreq+0xd3e>
          break;
 80045d2:	bf00      	nop
 80045d4:	e07a      	b.n	80046cc <HAL_RCCEx_GetPeriphCLKFreq+0xe2c>
          break;
 80045d6:	bf00      	nop
 80045d8:	e078      	b.n	80046cc <HAL_RCCEx_GetPeriphCLKFreq+0xe2c>
          break;
 80045da:	bf00      	nop
 80045dc:	e076      	b.n	80046cc <HAL_RCCEx_GetPeriphCLKFreq+0xe2c>
          break;
 80045de:	bf00      	nop
        break;
 80045e0:	e074      	b.n	80046cc <HAL_RCCEx_GetPeriphCLKFreq+0xe2c>
        srcclk = __HAL_RCC_GET_OSPI_SOURCE();
 80045e2:	4b3d      	ldr	r3, [pc, #244]	; (80046d8 <HAL_RCCEx_GetPeriphCLKFreq+0xe38>)
 80045e4:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 80045e8:	f403 1340 	and.w	r3, r3, #3145728	; 0x300000
 80045ec:	60fb      	str	r3, [r7, #12]
 80045ee:	68fb      	ldr	r3, [r7, #12]
 80045f0:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 80045f4:	d02c      	beq.n	8004650 <HAL_RCCEx_GetPeriphCLKFreq+0xdb0>
 80045f6:	68fb      	ldr	r3, [r7, #12]
 80045f8:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 80045fc:	d855      	bhi.n	80046aa <HAL_RCCEx_GetPeriphCLKFreq+0xe0a>
 80045fe:	68fb      	ldr	r3, [r7, #12]
 8004600:	2b00      	cmp	r3, #0
 8004602:	d004      	beq.n	800460e <HAL_RCCEx_GetPeriphCLKFreq+0xd6e>
 8004604:	68fb      	ldr	r3, [r7, #12]
 8004606:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800460a:	d004      	beq.n	8004616 <HAL_RCCEx_GetPeriphCLKFreq+0xd76>
          break;
 800460c:	e04d      	b.n	80046aa <HAL_RCCEx_GetPeriphCLKFreq+0xe0a>
          frequency = HAL_RCC_GetSysClockFreq();
 800460e:	f7fe fc37 	bl	8002e80 <HAL_RCC_GetSysClockFreq>
 8004612:	61f8      	str	r0, [r7, #28]
          break;
 8004614:	e04e      	b.n	80046b4 <HAL_RCCEx_GetPeriphCLKFreq+0xe14>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_MSIRDY))
 8004616:	4b30      	ldr	r3, [pc, #192]	; (80046d8 <HAL_RCCEx_GetPeriphCLKFreq+0xe38>)
 8004618:	681b      	ldr	r3, [r3, #0]
 800461a:	f003 0302 	and.w	r3, r3, #2
 800461e:	2b02      	cmp	r3, #2
 8004620:	d145      	bne.n	80046ae <HAL_RCCEx_GetPeriphCLKFreq+0xe0e>
            frequency = MSIRangeTable[(__HAL_RCC_GET_MSI_RANGE() >> 4U)];
 8004622:	4b2d      	ldr	r3, [pc, #180]	; (80046d8 <HAL_RCCEx_GetPeriphCLKFreq+0xe38>)
 8004624:	681b      	ldr	r3, [r3, #0]
 8004626:	f003 0308 	and.w	r3, r3, #8
 800462a:	2b00      	cmp	r3, #0
 800462c:	d005      	beq.n	800463a <HAL_RCCEx_GetPeriphCLKFreq+0xd9a>
 800462e:	4b2a      	ldr	r3, [pc, #168]	; (80046d8 <HAL_RCCEx_GetPeriphCLKFreq+0xe38>)
 8004630:	681b      	ldr	r3, [r3, #0]
 8004632:	091b      	lsrs	r3, r3, #4
 8004634:	f003 030f 	and.w	r3, r3, #15
 8004638:	e005      	b.n	8004646 <HAL_RCCEx_GetPeriphCLKFreq+0xda6>
 800463a:	4b27      	ldr	r3, [pc, #156]	; (80046d8 <HAL_RCCEx_GetPeriphCLKFreq+0xe38>)
 800463c:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8004640:	0a1b      	lsrs	r3, r3, #8
 8004642:	f003 030f 	and.w	r3, r3, #15
 8004646:	4a25      	ldr	r2, [pc, #148]	; (80046dc <HAL_RCCEx_GetPeriphCLKFreq+0xe3c>)
 8004648:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800464c:	61fb      	str	r3, [r7, #28]
          break;
 800464e:	e02e      	b.n	80046ae <HAL_RCCEx_GetPeriphCLKFreq+0xe0e>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLRDY))
 8004650:	4b21      	ldr	r3, [pc, #132]	; (80046d8 <HAL_RCCEx_GetPeriphCLKFreq+0xe38>)
 8004652:	681b      	ldr	r3, [r3, #0]
 8004654:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004658:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 800465c:	d129      	bne.n	80046b2 <HAL_RCCEx_GetPeriphCLKFreq+0xe12>
            if(HAL_IS_BIT_SET(RCC->PLLCFGR, RCC_PLLCFGR_PLLQEN))
 800465e:	4b1e      	ldr	r3, [pc, #120]	; (80046d8 <HAL_RCCEx_GetPeriphCLKFreq+0xe38>)
 8004660:	68db      	ldr	r3, [r3, #12]
 8004662:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8004666:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800466a:	d122      	bne.n	80046b2 <HAL_RCCEx_GetPeriphCLKFreq+0xe12>
              plln = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos;
 800466c:	4b1a      	ldr	r3, [pc, #104]	; (80046d8 <HAL_RCCEx_GetPeriphCLKFreq+0xe38>)
 800466e:	68db      	ldr	r3, [r3, #12]
 8004670:	0a1b      	lsrs	r3, r3, #8
 8004672:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8004676:	60bb      	str	r3, [r7, #8]
              pllvco = ((pllvco * plln) / ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U));
 8004678:	69bb      	ldr	r3, [r7, #24]
 800467a:	68ba      	ldr	r2, [r7, #8]
 800467c:	fb03 f202 	mul.w	r2, r3, r2
 8004680:	4b15      	ldr	r3, [pc, #84]	; (80046d8 <HAL_RCCEx_GetPeriphCLKFreq+0xe38>)
 8004682:	68db      	ldr	r3, [r3, #12]
 8004684:	091b      	lsrs	r3, r3, #4
 8004686:	f003 030f 	and.w	r3, r3, #15
 800468a:	3301      	adds	r3, #1
 800468c:	fbb2 f3f3 	udiv	r3, r2, r3
 8004690:	61bb      	str	r3, [r7, #24]
              frequency = (pllvco / (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLQ) >> RCC_PLLCFGR_PLLQ_Pos) + 1U) << 1U));
 8004692:	4b11      	ldr	r3, [pc, #68]	; (80046d8 <HAL_RCCEx_GetPeriphCLKFreq+0xe38>)
 8004694:	68db      	ldr	r3, [r3, #12]
 8004696:	0d5b      	lsrs	r3, r3, #21
 8004698:	f003 0303 	and.w	r3, r3, #3
 800469c:	3301      	adds	r3, #1
 800469e:	005b      	lsls	r3, r3, #1
 80046a0:	69ba      	ldr	r2, [r7, #24]
 80046a2:	fbb2 f3f3 	udiv	r3, r2, r3
 80046a6:	61fb      	str	r3, [r7, #28]
          break;
 80046a8:	e003      	b.n	80046b2 <HAL_RCCEx_GetPeriphCLKFreq+0xe12>
          break;
 80046aa:	bf00      	nop
 80046ac:	e00e      	b.n	80046cc <HAL_RCCEx_GetPeriphCLKFreq+0xe2c>
          break;
 80046ae:	bf00      	nop
 80046b0:	e00c      	b.n	80046cc <HAL_RCCEx_GetPeriphCLKFreq+0xe2c>
          break;
 80046b2:	bf00      	nop
        break;
 80046b4:	e00a      	b.n	80046cc <HAL_RCCEx_GetPeriphCLKFreq+0xe2c>
      break;
 80046b6:	bf00      	nop
 80046b8:	e008      	b.n	80046cc <HAL_RCCEx_GetPeriphCLKFreq+0xe2c>
      break;
 80046ba:	bf00      	nop
 80046bc:	e006      	b.n	80046cc <HAL_RCCEx_GetPeriphCLKFreq+0xe2c>
      break;
 80046be:	bf00      	nop
 80046c0:	e004      	b.n	80046cc <HAL_RCCEx_GetPeriphCLKFreq+0xe2c>
      break;
 80046c2:	bf00      	nop
 80046c4:	e002      	b.n	80046cc <HAL_RCCEx_GetPeriphCLKFreq+0xe2c>
      break;
 80046c6:	bf00      	nop
 80046c8:	e000      	b.n	80046cc <HAL_RCCEx_GetPeriphCLKFreq+0xe2c>
      break;
 80046ca:	bf00      	nop
    }
  }

  return(frequency);
 80046cc:	69fb      	ldr	r3, [r7, #28]
}
 80046ce:	4618      	mov	r0, r3
 80046d0:	3720      	adds	r7, #32
 80046d2:	46bd      	mov	sp, r7
 80046d4:	bd80      	pop	{r7, pc}
 80046d6:	bf00      	nop
 80046d8:	40021000 	.word	0x40021000
 80046dc:	0800a9d4 	.word	0x0800a9d4

080046e0 <RCCEx_PLLSAI1_Config>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_Config(RCC_PLLSAI1InitTypeDef *PllSai1, uint32_t Divider)
{
 80046e0:	b580      	push	{r7, lr}
 80046e2:	b084      	sub	sp, #16
 80046e4:	af00      	add	r7, sp, #0
 80046e6:	6078      	str	r0, [r7, #4]
 80046e8:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 80046ea:	2300      	movs	r3, #0
 80046ec:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI1M_VALUE(PllSai1->PLLSAI1M));
  assert_param(IS_RCC_PLLSAI1N_VALUE(PllSai1->PLLSAI1N));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PllSai1->PLLSAI1ClockOut));

  /* Check that PLLSAI1 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 80046ee:	4b72      	ldr	r3, [pc, #456]	; (80048b8 <RCCEx_PLLSAI1_Config+0x1d8>)
 80046f0:	68db      	ldr	r3, [r3, #12]
 80046f2:	f003 0303 	and.w	r3, r3, #3
 80046f6:	2b00      	cmp	r3, #0
 80046f8:	d00e      	beq.n	8004718 <RCCEx_PLLSAI1_Config+0x38>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai1->PLLSAI1Source)
 80046fa:	4b6f      	ldr	r3, [pc, #444]	; (80048b8 <RCCEx_PLLSAI1_Config+0x1d8>)
 80046fc:	68db      	ldr	r3, [r3, #12]
 80046fe:	f003 0203 	and.w	r2, r3, #3
 8004702:	687b      	ldr	r3, [r7, #4]
 8004704:	681b      	ldr	r3, [r3, #0]
 8004706:	429a      	cmp	r2, r3
 8004708:	d103      	bne.n	8004712 <RCCEx_PLLSAI1_Config+0x32>
       ||
       (PllSai1->PLLSAI1Source == RCC_PLLSOURCE_NONE)
 800470a:	687b      	ldr	r3, [r7, #4]
 800470c:	681b      	ldr	r3, [r3, #0]
       ||
 800470e:	2b00      	cmp	r3, #0
 8004710:	d142      	bne.n	8004798 <RCCEx_PLLSAI1_Config+0xb8>
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai1->PLLSAI1M)
#endif
      )
    {
      status = HAL_ERROR;
 8004712:	2301      	movs	r3, #1
 8004714:	73fb      	strb	r3, [r7, #15]
 8004716:	e03f      	b.n	8004798 <RCCEx_PLLSAI1_Config+0xb8>
    }
  }
  else
  {
    /* Check PLLSAI1 clock source availability */
    switch(PllSai1->PLLSAI1Source)
 8004718:	687b      	ldr	r3, [r7, #4]
 800471a:	681b      	ldr	r3, [r3, #0]
 800471c:	2b03      	cmp	r3, #3
 800471e:	d018      	beq.n	8004752 <RCCEx_PLLSAI1_Config+0x72>
 8004720:	2b03      	cmp	r3, #3
 8004722:	d825      	bhi.n	8004770 <RCCEx_PLLSAI1_Config+0x90>
 8004724:	2b01      	cmp	r3, #1
 8004726:	d002      	beq.n	800472e <RCCEx_PLLSAI1_Config+0x4e>
 8004728:	2b02      	cmp	r3, #2
 800472a:	d009      	beq.n	8004740 <RCCEx_PLLSAI1_Config+0x60>
 800472c:	e020      	b.n	8004770 <RCCEx_PLLSAI1_Config+0x90>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 800472e:	4b62      	ldr	r3, [pc, #392]	; (80048b8 <RCCEx_PLLSAI1_Config+0x1d8>)
 8004730:	681b      	ldr	r3, [r3, #0]
 8004732:	f003 0302 	and.w	r3, r3, #2
 8004736:	2b00      	cmp	r3, #0
 8004738:	d11d      	bne.n	8004776 <RCCEx_PLLSAI1_Config+0x96>
      {
        status = HAL_ERROR;
 800473a:	2301      	movs	r3, #1
 800473c:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800473e:	e01a      	b.n	8004776 <RCCEx_PLLSAI1_Config+0x96>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8004740:	4b5d      	ldr	r3, [pc, #372]	; (80048b8 <RCCEx_PLLSAI1_Config+0x1d8>)
 8004742:	681b      	ldr	r3, [r3, #0]
 8004744:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004748:	2b00      	cmp	r3, #0
 800474a:	d116      	bne.n	800477a <RCCEx_PLLSAI1_Config+0x9a>
      {
        status = HAL_ERROR;
 800474c:	2301      	movs	r3, #1
 800474e:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8004750:	e013      	b.n	800477a <RCCEx_PLLSAI1_Config+0x9a>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 8004752:	4b59      	ldr	r3, [pc, #356]	; (80048b8 <RCCEx_PLLSAI1_Config+0x1d8>)
 8004754:	681b      	ldr	r3, [r3, #0]
 8004756:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800475a:	2b00      	cmp	r3, #0
 800475c:	d10f      	bne.n	800477e <RCCEx_PLLSAI1_Config+0x9e>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 800475e:	4b56      	ldr	r3, [pc, #344]	; (80048b8 <RCCEx_PLLSAI1_Config+0x1d8>)
 8004760:	681b      	ldr	r3, [r3, #0]
 8004762:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8004766:	2b00      	cmp	r3, #0
 8004768:	d109      	bne.n	800477e <RCCEx_PLLSAI1_Config+0x9e>
        {
          status = HAL_ERROR;
 800476a:	2301      	movs	r3, #1
 800476c:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 800476e:	e006      	b.n	800477e <RCCEx_PLLSAI1_Config+0x9e>
    default:
      status = HAL_ERROR;
 8004770:	2301      	movs	r3, #1
 8004772:	73fb      	strb	r3, [r7, #15]
      break;
 8004774:	e004      	b.n	8004780 <RCCEx_PLLSAI1_Config+0xa0>
      break;
 8004776:	bf00      	nop
 8004778:	e002      	b.n	8004780 <RCCEx_PLLSAI1_Config+0xa0>
      break;
 800477a:	bf00      	nop
 800477c:	e000      	b.n	8004780 <RCCEx_PLLSAI1_Config+0xa0>
      break;
 800477e:	bf00      	nop
    }

    if(status == HAL_OK)
 8004780:	7bfb      	ldrb	r3, [r7, #15]
 8004782:	2b00      	cmp	r3, #0
 8004784:	d108      	bne.n	8004798 <RCCEx_PLLSAI1_Config+0xb8>
    {
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
      /* Set PLLSAI1 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai1->PLLSAI1Source);
 8004786:	4b4c      	ldr	r3, [pc, #304]	; (80048b8 <RCCEx_PLLSAI1_Config+0x1d8>)
 8004788:	68db      	ldr	r3, [r3, #12]
 800478a:	f023 0203 	bic.w	r2, r3, #3
 800478e:	687b      	ldr	r3, [r7, #4]
 8004790:	681b      	ldr	r3, [r3, #0]
 8004792:	4949      	ldr	r1, [pc, #292]	; (80048b8 <RCCEx_PLLSAI1_Config+0x1d8>)
 8004794:	4313      	orrs	r3, r2
 8004796:	60cb      	str	r3, [r1, #12]
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai1->PLLSAI1Source | (PllSai1->PLLSAI1M - 1U) << RCC_PLLCFGR_PLLM_Pos);
#endif
    }
  }

  if(status == HAL_OK)
 8004798:	7bfb      	ldrb	r3, [r7, #15]
 800479a:	2b00      	cmp	r3, #0
 800479c:	f040 8086 	bne.w	80048ac <RCCEx_PLLSAI1_Config+0x1cc>
  {
    /* Disable the PLLSAI1 */
    __HAL_RCC_PLLSAI1_DISABLE();
 80047a0:	4b45      	ldr	r3, [pc, #276]	; (80048b8 <RCCEx_PLLSAI1_Config+0x1d8>)
 80047a2:	681b      	ldr	r3, [r3, #0]
 80047a4:	4a44      	ldr	r2, [pc, #272]	; (80048b8 <RCCEx_PLLSAI1_Config+0x1d8>)
 80047a6:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 80047aa:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80047ac:	f7fc ff98 	bl	80016e0 <HAL_GetTick>
 80047b0:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 80047b2:	e009      	b.n	80047c8 <RCCEx_PLLSAI1_Config+0xe8>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 80047b4:	f7fc ff94 	bl	80016e0 <HAL_GetTick>
 80047b8:	4602      	mov	r2, r0
 80047ba:	68bb      	ldr	r3, [r7, #8]
 80047bc:	1ad3      	subs	r3, r2, r3
 80047be:	2b02      	cmp	r3, #2
 80047c0:	d902      	bls.n	80047c8 <RCCEx_PLLSAI1_Config+0xe8>
      {
        status = HAL_TIMEOUT;
 80047c2:	2303      	movs	r3, #3
 80047c4:	73fb      	strb	r3, [r7, #15]
        break;
 80047c6:	e005      	b.n	80047d4 <RCCEx_PLLSAI1_Config+0xf4>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 80047c8:	4b3b      	ldr	r3, [pc, #236]	; (80048b8 <RCCEx_PLLSAI1_Config+0x1d8>)
 80047ca:	681b      	ldr	r3, [r3, #0]
 80047cc:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 80047d0:	2b00      	cmp	r3, #0
 80047d2:	d1ef      	bne.n	80047b4 <RCCEx_PLLSAI1_Config+0xd4>
      }
    }

    if(status == HAL_OK)
 80047d4:	7bfb      	ldrb	r3, [r7, #15]
 80047d6:	2b00      	cmp	r3, #0
 80047d8:	d168      	bne.n	80048ac <RCCEx_PLLSAI1_Config+0x1cc>
    {
      if(Divider == DIVIDER_P_UPDATE)
 80047da:	683b      	ldr	r3, [r7, #0]
 80047dc:	2b00      	cmp	r3, #0
 80047de:	d113      	bne.n	8004808 <RCCEx_PLLSAI1_Config+0x128>
        assert_param(IS_RCC_PLLSAI1P_VALUE(PllSai1->PLLSAI1P));
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)

        /* Configure the PLLSAI1 Division factor M, P and Multiplication factor N*/
#if defined(RCC_PLLSAI1P_DIV_2_31_SUPPORT)
        MODIFY_REG(RCC->PLLSAI1CFGR,
 80047e0:	4b35      	ldr	r3, [pc, #212]	; (80048b8 <RCCEx_PLLSAI1_Config+0x1d8>)
 80047e2:	691a      	ldr	r2, [r3, #16]
 80047e4:	4b35      	ldr	r3, [pc, #212]	; (80048bc <RCCEx_PLLSAI1_Config+0x1dc>)
 80047e6:	4013      	ands	r3, r2
 80047e8:	687a      	ldr	r2, [r7, #4]
 80047ea:	6892      	ldr	r2, [r2, #8]
 80047ec:	0211      	lsls	r1, r2, #8
 80047ee:	687a      	ldr	r2, [r7, #4]
 80047f0:	68d2      	ldr	r2, [r2, #12]
 80047f2:	06d2      	lsls	r2, r2, #27
 80047f4:	4311      	orrs	r1, r2
 80047f6:	687a      	ldr	r2, [r7, #4]
 80047f8:	6852      	ldr	r2, [r2, #4]
 80047fa:	3a01      	subs	r2, #1
 80047fc:	0112      	lsls	r2, r2, #4
 80047fe:	430a      	orrs	r2, r1
 8004800:	492d      	ldr	r1, [pc, #180]	; (80048b8 <RCCEx_PLLSAI1_Config+0x1d8>)
 8004802:	4313      	orrs	r3, r2
 8004804:	610b      	str	r3, [r1, #16]
 8004806:	e02d      	b.n	8004864 <RCCEx_PLLSAI1_Config+0x184>
                   ((PllSai1->PLLSAI1P >> 4U) << RCC_PLLSAI1CFGR_PLLSAI1P_Pos));
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }
      else if(Divider == DIVIDER_Q_UPDATE)
 8004808:	683b      	ldr	r3, [r7, #0]
 800480a:	2b01      	cmp	r3, #1
 800480c:	d115      	bne.n	800483a <RCCEx_PLLSAI1_Config+0x15a>
      {
        assert_param(IS_RCC_PLLSAI1Q_VALUE(PllSai1->PLLSAI1Q));
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
        /* Configure the PLLSAI1 Division factor M, Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 800480e:	4b2a      	ldr	r3, [pc, #168]	; (80048b8 <RCCEx_PLLSAI1_Config+0x1d8>)
 8004810:	691a      	ldr	r2, [r3, #16]
 8004812:	4b2b      	ldr	r3, [pc, #172]	; (80048c0 <RCCEx_PLLSAI1_Config+0x1e0>)
 8004814:	4013      	ands	r3, r2
 8004816:	687a      	ldr	r2, [r7, #4]
 8004818:	6892      	ldr	r2, [r2, #8]
 800481a:	0211      	lsls	r1, r2, #8
 800481c:	687a      	ldr	r2, [r7, #4]
 800481e:	6912      	ldr	r2, [r2, #16]
 8004820:	0852      	lsrs	r2, r2, #1
 8004822:	3a01      	subs	r2, #1
 8004824:	0552      	lsls	r2, r2, #21
 8004826:	4311      	orrs	r1, r2
 8004828:	687a      	ldr	r2, [r7, #4]
 800482a:	6852      	ldr	r2, [r2, #4]
 800482c:	3a01      	subs	r2, #1
 800482e:	0112      	lsls	r2, r2, #4
 8004830:	430a      	orrs	r2, r1
 8004832:	4921      	ldr	r1, [pc, #132]	; (80048b8 <RCCEx_PLLSAI1_Config+0x1d8>)
 8004834:	4313      	orrs	r3, r2
 8004836:	610b      	str	r3, [r1, #16]
 8004838:	e014      	b.n	8004864 <RCCEx_PLLSAI1_Config+0x184>
      else
      {
        assert_param(IS_RCC_PLLSAI1R_VALUE(PllSai1->PLLSAI1R));
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
        /* Configure the PLLSAI1 Division factor M, R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 800483a:	4b1f      	ldr	r3, [pc, #124]	; (80048b8 <RCCEx_PLLSAI1_Config+0x1d8>)
 800483c:	691a      	ldr	r2, [r3, #16]
 800483e:	4b21      	ldr	r3, [pc, #132]	; (80048c4 <RCCEx_PLLSAI1_Config+0x1e4>)
 8004840:	4013      	ands	r3, r2
 8004842:	687a      	ldr	r2, [r7, #4]
 8004844:	6892      	ldr	r2, [r2, #8]
 8004846:	0211      	lsls	r1, r2, #8
 8004848:	687a      	ldr	r2, [r7, #4]
 800484a:	6952      	ldr	r2, [r2, #20]
 800484c:	0852      	lsrs	r2, r2, #1
 800484e:	3a01      	subs	r2, #1
 8004850:	0652      	lsls	r2, r2, #25
 8004852:	4311      	orrs	r1, r2
 8004854:	687a      	ldr	r2, [r7, #4]
 8004856:	6852      	ldr	r2, [r2, #4]
 8004858:	3a01      	subs	r2, #1
 800485a:	0112      	lsls	r2, r2, #4
 800485c:	430a      	orrs	r2, r1
 800485e:	4916      	ldr	r1, [pc, #88]	; (80048b8 <RCCEx_PLLSAI1_Config+0x1d8>)
 8004860:	4313      	orrs	r3, r2
 8004862:	610b      	str	r3, [r1, #16]
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos));
#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
      __HAL_RCC_PLLSAI1_ENABLE();
 8004864:	4b14      	ldr	r3, [pc, #80]	; (80048b8 <RCCEx_PLLSAI1_Config+0x1d8>)
 8004866:	681b      	ldr	r3, [r3, #0]
 8004868:	4a13      	ldr	r2, [pc, #76]	; (80048b8 <RCCEx_PLLSAI1_Config+0x1d8>)
 800486a:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 800486e:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004870:	f7fc ff36 	bl	80016e0 <HAL_GetTick>
 8004874:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI1 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8004876:	e009      	b.n	800488c <RCCEx_PLLSAI1_Config+0x1ac>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8004878:	f7fc ff32 	bl	80016e0 <HAL_GetTick>
 800487c:	4602      	mov	r2, r0
 800487e:	68bb      	ldr	r3, [r7, #8]
 8004880:	1ad3      	subs	r3, r2, r3
 8004882:	2b02      	cmp	r3, #2
 8004884:	d902      	bls.n	800488c <RCCEx_PLLSAI1_Config+0x1ac>
        {
          status = HAL_TIMEOUT;
 8004886:	2303      	movs	r3, #3
 8004888:	73fb      	strb	r3, [r7, #15]
          break;
 800488a:	e005      	b.n	8004898 <RCCEx_PLLSAI1_Config+0x1b8>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 800488c:	4b0a      	ldr	r3, [pc, #40]	; (80048b8 <RCCEx_PLLSAI1_Config+0x1d8>)
 800488e:	681b      	ldr	r3, [r3, #0]
 8004890:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8004894:	2b00      	cmp	r3, #0
 8004896:	d0ef      	beq.n	8004878 <RCCEx_PLLSAI1_Config+0x198>
        }
      }

      if(status == HAL_OK)
 8004898:	7bfb      	ldrb	r3, [r7, #15]
 800489a:	2b00      	cmp	r3, #0
 800489c:	d106      	bne.n	80048ac <RCCEx_PLLSAI1_Config+0x1cc>
      {
        /* Configure the PLLSAI1 Clock output(s) */
        __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PllSai1->PLLSAI1ClockOut);
 800489e:	4b06      	ldr	r3, [pc, #24]	; (80048b8 <RCCEx_PLLSAI1_Config+0x1d8>)
 80048a0:	691a      	ldr	r2, [r3, #16]
 80048a2:	687b      	ldr	r3, [r7, #4]
 80048a4:	699b      	ldr	r3, [r3, #24]
 80048a6:	4904      	ldr	r1, [pc, #16]	; (80048b8 <RCCEx_PLLSAI1_Config+0x1d8>)
 80048a8:	4313      	orrs	r3, r2
 80048aa:	610b      	str	r3, [r1, #16]
      }
    }
  }

  return status;
 80048ac:	7bfb      	ldrb	r3, [r7, #15]
}
 80048ae:	4618      	mov	r0, r3
 80048b0:	3710      	adds	r7, #16
 80048b2:	46bd      	mov	sp, r7
 80048b4:	bd80      	pop	{r7, pc}
 80048b6:	bf00      	nop
 80048b8:	40021000 	.word	0x40021000
 80048bc:	07ff800f 	.word	0x07ff800f
 80048c0:	ff9f800f 	.word	0xff9f800f
 80048c4:	f9ff800f 	.word	0xf9ff800f

080048c8 <RCCEx_PLLSAI2_Config>:
  * @note   PLLSAI2 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI2_Config(RCC_PLLSAI2InitTypeDef *PllSai2, uint32_t Divider)
{
 80048c8:	b580      	push	{r7, lr}
 80048ca:	b084      	sub	sp, #16
 80048cc:	af00      	add	r7, sp, #0
 80048ce:	6078      	str	r0, [r7, #4]
 80048d0:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 80048d2:	2300      	movs	r3, #0
 80048d4:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI2M_VALUE(PllSai2->PLLSAI2M));
  assert_param(IS_RCC_PLLSAI2N_VALUE(PllSai2->PLLSAI2N));
  assert_param(IS_RCC_PLLSAI2CLOCKOUT_VALUE(PllSai2->PLLSAI2ClockOut));

  /* Check that PLLSAI2 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 80048d6:	4b72      	ldr	r3, [pc, #456]	; (8004aa0 <RCCEx_PLLSAI2_Config+0x1d8>)
 80048d8:	68db      	ldr	r3, [r3, #12]
 80048da:	f003 0303 	and.w	r3, r3, #3
 80048de:	2b00      	cmp	r3, #0
 80048e0:	d00e      	beq.n	8004900 <RCCEx_PLLSAI2_Config+0x38>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai2->PLLSAI2Source)
 80048e2:	4b6f      	ldr	r3, [pc, #444]	; (8004aa0 <RCCEx_PLLSAI2_Config+0x1d8>)
 80048e4:	68db      	ldr	r3, [r3, #12]
 80048e6:	f003 0203 	and.w	r2, r3, #3
 80048ea:	687b      	ldr	r3, [r7, #4]
 80048ec:	681b      	ldr	r3, [r3, #0]
 80048ee:	429a      	cmp	r2, r3
 80048f0:	d103      	bne.n	80048fa <RCCEx_PLLSAI2_Config+0x32>
       ||
       (PllSai2->PLLSAI2Source == RCC_PLLSOURCE_NONE)
 80048f2:	687b      	ldr	r3, [r7, #4]
 80048f4:	681b      	ldr	r3, [r3, #0]
       ||
 80048f6:	2b00      	cmp	r3, #0
 80048f8:	d142      	bne.n	8004980 <RCCEx_PLLSAI2_Config+0xb8>
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai2->PLLSAI2M)
#endif
      )
    {
      status = HAL_ERROR;
 80048fa:	2301      	movs	r3, #1
 80048fc:	73fb      	strb	r3, [r7, #15]
 80048fe:	e03f      	b.n	8004980 <RCCEx_PLLSAI2_Config+0xb8>
    }
  }
  else
  {
    /* Check PLLSAI2 clock source availability */
    switch(PllSai2->PLLSAI2Source)
 8004900:	687b      	ldr	r3, [r7, #4]
 8004902:	681b      	ldr	r3, [r3, #0]
 8004904:	2b03      	cmp	r3, #3
 8004906:	d018      	beq.n	800493a <RCCEx_PLLSAI2_Config+0x72>
 8004908:	2b03      	cmp	r3, #3
 800490a:	d825      	bhi.n	8004958 <RCCEx_PLLSAI2_Config+0x90>
 800490c:	2b01      	cmp	r3, #1
 800490e:	d002      	beq.n	8004916 <RCCEx_PLLSAI2_Config+0x4e>
 8004910:	2b02      	cmp	r3, #2
 8004912:	d009      	beq.n	8004928 <RCCEx_PLLSAI2_Config+0x60>
 8004914:	e020      	b.n	8004958 <RCCEx_PLLSAI2_Config+0x90>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 8004916:	4b62      	ldr	r3, [pc, #392]	; (8004aa0 <RCCEx_PLLSAI2_Config+0x1d8>)
 8004918:	681b      	ldr	r3, [r3, #0]
 800491a:	f003 0302 	and.w	r3, r3, #2
 800491e:	2b00      	cmp	r3, #0
 8004920:	d11d      	bne.n	800495e <RCCEx_PLLSAI2_Config+0x96>
      {
        status = HAL_ERROR;
 8004922:	2301      	movs	r3, #1
 8004924:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8004926:	e01a      	b.n	800495e <RCCEx_PLLSAI2_Config+0x96>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8004928:	4b5d      	ldr	r3, [pc, #372]	; (8004aa0 <RCCEx_PLLSAI2_Config+0x1d8>)
 800492a:	681b      	ldr	r3, [r3, #0]
 800492c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004930:	2b00      	cmp	r3, #0
 8004932:	d116      	bne.n	8004962 <RCCEx_PLLSAI2_Config+0x9a>
      {
        status = HAL_ERROR;
 8004934:	2301      	movs	r3, #1
 8004936:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8004938:	e013      	b.n	8004962 <RCCEx_PLLSAI2_Config+0x9a>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 800493a:	4b59      	ldr	r3, [pc, #356]	; (8004aa0 <RCCEx_PLLSAI2_Config+0x1d8>)
 800493c:	681b      	ldr	r3, [r3, #0]
 800493e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004942:	2b00      	cmp	r3, #0
 8004944:	d10f      	bne.n	8004966 <RCCEx_PLLSAI2_Config+0x9e>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 8004946:	4b56      	ldr	r3, [pc, #344]	; (8004aa0 <RCCEx_PLLSAI2_Config+0x1d8>)
 8004948:	681b      	ldr	r3, [r3, #0]
 800494a:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800494e:	2b00      	cmp	r3, #0
 8004950:	d109      	bne.n	8004966 <RCCEx_PLLSAI2_Config+0x9e>
        {
          status = HAL_ERROR;
 8004952:	2301      	movs	r3, #1
 8004954:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 8004956:	e006      	b.n	8004966 <RCCEx_PLLSAI2_Config+0x9e>
    default:
      status = HAL_ERROR;
 8004958:	2301      	movs	r3, #1
 800495a:	73fb      	strb	r3, [r7, #15]
      break;
 800495c:	e004      	b.n	8004968 <RCCEx_PLLSAI2_Config+0xa0>
      break;
 800495e:	bf00      	nop
 8004960:	e002      	b.n	8004968 <RCCEx_PLLSAI2_Config+0xa0>
      break;
 8004962:	bf00      	nop
 8004964:	e000      	b.n	8004968 <RCCEx_PLLSAI2_Config+0xa0>
      break;
 8004966:	bf00      	nop
    }

    if(status == HAL_OK)
 8004968:	7bfb      	ldrb	r3, [r7, #15]
 800496a:	2b00      	cmp	r3, #0
 800496c:	d108      	bne.n	8004980 <RCCEx_PLLSAI2_Config+0xb8>
    {
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
      /* Set PLLSAI2 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai2->PLLSAI2Source);
 800496e:	4b4c      	ldr	r3, [pc, #304]	; (8004aa0 <RCCEx_PLLSAI2_Config+0x1d8>)
 8004970:	68db      	ldr	r3, [r3, #12]
 8004972:	f023 0203 	bic.w	r2, r3, #3
 8004976:	687b      	ldr	r3, [r7, #4]
 8004978:	681b      	ldr	r3, [r3, #0]
 800497a:	4949      	ldr	r1, [pc, #292]	; (8004aa0 <RCCEx_PLLSAI2_Config+0x1d8>)
 800497c:	4313      	orrs	r3, r2
 800497e:	60cb      	str	r3, [r1, #12]
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai2->PLLSAI2Source | (PllSai2->PLLSAI2M - 1U) << RCC_PLLCFGR_PLLM_Pos);
#endif
    }
  }

  if(status == HAL_OK)
 8004980:	7bfb      	ldrb	r3, [r7, #15]
 8004982:	2b00      	cmp	r3, #0
 8004984:	f040 8086 	bne.w	8004a94 <RCCEx_PLLSAI2_Config+0x1cc>
  {
    /* Disable the PLLSAI2 */
    __HAL_RCC_PLLSAI2_DISABLE();
 8004988:	4b45      	ldr	r3, [pc, #276]	; (8004aa0 <RCCEx_PLLSAI2_Config+0x1d8>)
 800498a:	681b      	ldr	r3, [r3, #0]
 800498c:	4a44      	ldr	r2, [pc, #272]	; (8004aa0 <RCCEx_PLLSAI2_Config+0x1d8>)
 800498e:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8004992:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8004994:	f7fc fea4 	bl	80016e0 <HAL_GetTick>
 8004998:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI2 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 800499a:	e009      	b.n	80049b0 <RCCEx_PLLSAI2_Config+0xe8>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 800499c:	f7fc fea0 	bl	80016e0 <HAL_GetTick>
 80049a0:	4602      	mov	r2, r0
 80049a2:	68bb      	ldr	r3, [r7, #8]
 80049a4:	1ad3      	subs	r3, r2, r3
 80049a6:	2b02      	cmp	r3, #2
 80049a8:	d902      	bls.n	80049b0 <RCCEx_PLLSAI2_Config+0xe8>
      {
        status = HAL_TIMEOUT;
 80049aa:	2303      	movs	r3, #3
 80049ac:	73fb      	strb	r3, [r7, #15]
        break;
 80049ae:	e005      	b.n	80049bc <RCCEx_PLLSAI2_Config+0xf4>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 80049b0:	4b3b      	ldr	r3, [pc, #236]	; (8004aa0 <RCCEx_PLLSAI2_Config+0x1d8>)
 80049b2:	681b      	ldr	r3, [r3, #0]
 80049b4:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 80049b8:	2b00      	cmp	r3, #0
 80049ba:	d1ef      	bne.n	800499c <RCCEx_PLLSAI2_Config+0xd4>
      }
    }

    if(status == HAL_OK)
 80049bc:	7bfb      	ldrb	r3, [r7, #15]
 80049be:	2b00      	cmp	r3, #0
 80049c0:	d168      	bne.n	8004a94 <RCCEx_PLLSAI2_Config+0x1cc>
    {
      if(Divider == DIVIDER_P_UPDATE)
 80049c2:	683b      	ldr	r3, [r7, #0]
 80049c4:	2b00      	cmp	r3, #0
 80049c6:	d113      	bne.n	80049f0 <RCCEx_PLLSAI2_Config+0x128>
        assert_param(IS_RCC_PLLSAI2P_VALUE(PllSai2->PLLSAI2P));
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)

        /* Configure the PLLSAI2 Division factor M, P and Multiplication factor N*/
#if defined(RCC_PLLSAI2P_DIV_2_31_SUPPORT)
        MODIFY_REG(RCC->PLLSAI2CFGR,
 80049c8:	4b35      	ldr	r3, [pc, #212]	; (8004aa0 <RCCEx_PLLSAI2_Config+0x1d8>)
 80049ca:	695a      	ldr	r2, [r3, #20]
 80049cc:	4b35      	ldr	r3, [pc, #212]	; (8004aa4 <RCCEx_PLLSAI2_Config+0x1dc>)
 80049ce:	4013      	ands	r3, r2
 80049d0:	687a      	ldr	r2, [r7, #4]
 80049d2:	6892      	ldr	r2, [r2, #8]
 80049d4:	0211      	lsls	r1, r2, #8
 80049d6:	687a      	ldr	r2, [r7, #4]
 80049d8:	68d2      	ldr	r2, [r2, #12]
 80049da:	06d2      	lsls	r2, r2, #27
 80049dc:	4311      	orrs	r1, r2
 80049de:	687a      	ldr	r2, [r7, #4]
 80049e0:	6852      	ldr	r2, [r2, #4]
 80049e2:	3a01      	subs	r2, #1
 80049e4:	0112      	lsls	r2, r2, #4
 80049e6:	430a      	orrs	r2, r1
 80049e8:	492d      	ldr	r1, [pc, #180]	; (8004aa0 <RCCEx_PLLSAI2_Config+0x1d8>)
 80049ea:	4313      	orrs	r3, r2
 80049ec:	614b      	str	r3, [r1, #20]
 80049ee:	e02d      	b.n	8004a4c <RCCEx_PLLSAI2_Config+0x184>
#endif /* RCC_PLLSAI2P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI2M_DIV_1_16_SUPPORT */
      }
#if defined(RCC_PLLSAI2Q_DIV_SUPPORT)
      else if(Divider == DIVIDER_Q_UPDATE)
 80049f0:	683b      	ldr	r3, [r7, #0]
 80049f2:	2b01      	cmp	r3, #1
 80049f4:	d115      	bne.n	8004a22 <RCCEx_PLLSAI2_Config+0x15a>
      {
        assert_param(IS_RCC_PLLSAI2Q_VALUE(PllSai2->PLLSAI2Q));
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
        /* Configure the PLLSAI2 Division factor M, Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI2CFGR,
 80049f6:	4b2a      	ldr	r3, [pc, #168]	; (8004aa0 <RCCEx_PLLSAI2_Config+0x1d8>)
 80049f8:	695a      	ldr	r2, [r3, #20]
 80049fa:	4b2b      	ldr	r3, [pc, #172]	; (8004aa8 <RCCEx_PLLSAI2_Config+0x1e0>)
 80049fc:	4013      	ands	r3, r2
 80049fe:	687a      	ldr	r2, [r7, #4]
 8004a00:	6892      	ldr	r2, [r2, #8]
 8004a02:	0211      	lsls	r1, r2, #8
 8004a04:	687a      	ldr	r2, [r7, #4]
 8004a06:	6912      	ldr	r2, [r2, #16]
 8004a08:	0852      	lsrs	r2, r2, #1
 8004a0a:	3a01      	subs	r2, #1
 8004a0c:	0552      	lsls	r2, r2, #21
 8004a0e:	4311      	orrs	r1, r2
 8004a10:	687a      	ldr	r2, [r7, #4]
 8004a12:	6852      	ldr	r2, [r2, #4]
 8004a14:	3a01      	subs	r2, #1
 8004a16:	0112      	lsls	r2, r2, #4
 8004a18:	430a      	orrs	r2, r1
 8004a1a:	4921      	ldr	r1, [pc, #132]	; (8004aa0 <RCCEx_PLLSAI2_Config+0x1d8>)
 8004a1c:	4313      	orrs	r3, r2
 8004a1e:	614b      	str	r3, [r1, #20]
 8004a20:	e014      	b.n	8004a4c <RCCEx_PLLSAI2_Config+0x184>
      else
      {
        assert_param(IS_RCC_PLLSAI2R_VALUE(PllSai2->PLLSAI2R));
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
        /* Configure the PLLSAI2 Division factor M, R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI2CFGR,
 8004a22:	4b1f      	ldr	r3, [pc, #124]	; (8004aa0 <RCCEx_PLLSAI2_Config+0x1d8>)
 8004a24:	695a      	ldr	r2, [r3, #20]
 8004a26:	4b21      	ldr	r3, [pc, #132]	; (8004aac <RCCEx_PLLSAI2_Config+0x1e4>)
 8004a28:	4013      	ands	r3, r2
 8004a2a:	687a      	ldr	r2, [r7, #4]
 8004a2c:	6892      	ldr	r2, [r2, #8]
 8004a2e:	0211      	lsls	r1, r2, #8
 8004a30:	687a      	ldr	r2, [r7, #4]
 8004a32:	6952      	ldr	r2, [r2, #20]
 8004a34:	0852      	lsrs	r2, r2, #1
 8004a36:	3a01      	subs	r2, #1
 8004a38:	0652      	lsls	r2, r2, #25
 8004a3a:	4311      	orrs	r1, r2
 8004a3c:	687a      	ldr	r2, [r7, #4]
 8004a3e:	6852      	ldr	r2, [r2, #4]
 8004a40:	3a01      	subs	r2, #1
 8004a42:	0112      	lsls	r2, r2, #4
 8004a44:	430a      	orrs	r2, r1
 8004a46:	4916      	ldr	r1, [pc, #88]	; (8004aa0 <RCCEx_PLLSAI2_Config+0x1d8>)
 8004a48:	4313      	orrs	r3, r2
 8004a4a:	614b      	str	r3, [r1, #20]
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos));
#endif /* RCC_PLLSAI2M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI2 again by setting PLLSAI2ON to 1*/
      __HAL_RCC_PLLSAI2_ENABLE();
 8004a4c:	4b14      	ldr	r3, [pc, #80]	; (8004aa0 <RCCEx_PLLSAI2_Config+0x1d8>)
 8004a4e:	681b      	ldr	r3, [r3, #0]
 8004a50:	4a13      	ldr	r2, [pc, #76]	; (8004aa0 <RCCEx_PLLSAI2_Config+0x1d8>)
 8004a52:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8004a56:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004a58:	f7fc fe42 	bl	80016e0 <HAL_GetTick>
 8004a5c:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI2 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 8004a5e:	e009      	b.n	8004a74 <RCCEx_PLLSAI2_Config+0x1ac>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 8004a60:	f7fc fe3e 	bl	80016e0 <HAL_GetTick>
 8004a64:	4602      	mov	r2, r0
 8004a66:	68bb      	ldr	r3, [r7, #8]
 8004a68:	1ad3      	subs	r3, r2, r3
 8004a6a:	2b02      	cmp	r3, #2
 8004a6c:	d902      	bls.n	8004a74 <RCCEx_PLLSAI2_Config+0x1ac>
        {
          status = HAL_TIMEOUT;
 8004a6e:	2303      	movs	r3, #3
 8004a70:	73fb      	strb	r3, [r7, #15]
          break;
 8004a72:	e005      	b.n	8004a80 <RCCEx_PLLSAI2_Config+0x1b8>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 8004a74:	4b0a      	ldr	r3, [pc, #40]	; (8004aa0 <RCCEx_PLLSAI2_Config+0x1d8>)
 8004a76:	681b      	ldr	r3, [r3, #0]
 8004a78:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8004a7c:	2b00      	cmp	r3, #0
 8004a7e:	d0ef      	beq.n	8004a60 <RCCEx_PLLSAI2_Config+0x198>
        }
      }

      if(status == HAL_OK)
 8004a80:	7bfb      	ldrb	r3, [r7, #15]
 8004a82:	2b00      	cmp	r3, #0
 8004a84:	d106      	bne.n	8004a94 <RCCEx_PLLSAI2_Config+0x1cc>
      {
        /* Configure the PLLSAI2 Clock output(s) */
        __HAL_RCC_PLLSAI2CLKOUT_ENABLE(PllSai2->PLLSAI2ClockOut);
 8004a86:	4b06      	ldr	r3, [pc, #24]	; (8004aa0 <RCCEx_PLLSAI2_Config+0x1d8>)
 8004a88:	695a      	ldr	r2, [r3, #20]
 8004a8a:	687b      	ldr	r3, [r7, #4]
 8004a8c:	699b      	ldr	r3, [r3, #24]
 8004a8e:	4904      	ldr	r1, [pc, #16]	; (8004aa0 <RCCEx_PLLSAI2_Config+0x1d8>)
 8004a90:	4313      	orrs	r3, r2
 8004a92:	614b      	str	r3, [r1, #20]
      }
    }
  }

  return status;
 8004a94:	7bfb      	ldrb	r3, [r7, #15]
}
 8004a96:	4618      	mov	r0, r3
 8004a98:	3710      	adds	r7, #16
 8004a9a:	46bd      	mov	sp, r7
 8004a9c:	bd80      	pop	{r7, pc}
 8004a9e:	bf00      	nop
 8004aa0:	40021000 	.word	0x40021000
 8004aa4:	07ff800f 	.word	0x07ff800f
 8004aa8:	ff9f800f 	.word	0xff9f800f
 8004aac:	f9ff800f 	.word	0xf9ff800f

08004ab0 <RCCEx_GetSAIxPeriphCLKFreq>:
#endif /* RCC_PLLSAI2_SUPPORT */

#if defined(SAI1)

static uint32_t RCCEx_GetSAIxPeriphCLKFreq(uint32_t PeriphClk, uint32_t InputFrequency)
{
 8004ab0:	b480      	push	{r7}
 8004ab2:	b089      	sub	sp, #36	; 0x24
 8004ab4:	af00      	add	r7, sp, #0
 8004ab6:	6078      	str	r0, [r7, #4]
 8004ab8:	6039      	str	r1, [r7, #0]
  uint32_t frequency = 0U;
 8004aba:	2300      	movs	r3, #0
 8004abc:	61fb      	str	r3, [r7, #28]
  uint32_t srcclk = 0U;
 8004abe:	2300      	movs	r3, #0
 8004ac0:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, plln;    /* no init needed */
#if defined(RCC_PLLP_SUPPORT)
  uint32_t pllp = 0U;
 8004ac2:	2300      	movs	r3, #0
 8004ac4:	617b      	str	r3, [r7, #20]
#endif /* RCC_PLLP_SUPPORT */

  /* Handle SAIs */
  if(PeriphClk == RCC_PERIPHCLK_SAI1)
 8004ac6:	687b      	ldr	r3, [r7, #4]
 8004ac8:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8004acc:	d10b      	bne.n	8004ae6 <RCCEx_GetSAIxPeriphCLKFreq+0x36>
  {
    srcclk = __HAL_RCC_GET_SAI1_SOURCE();
 8004ace:	4b7e      	ldr	r3, [pc, #504]	; (8004cc8 <RCCEx_GetSAIxPeriphCLKFreq+0x218>)
 8004ad0:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 8004ad4:	f003 03e0 	and.w	r3, r3, #224	; 0xe0
 8004ad8:	61bb      	str	r3, [r7, #24]
    if(srcclk == RCC_SAI1CLKSOURCE_PIN)
 8004ada:	69bb      	ldr	r3, [r7, #24]
 8004adc:	2b60      	cmp	r3, #96	; 0x60
 8004ade:	d112      	bne.n	8004b06 <RCCEx_GetSAIxPeriphCLKFreq+0x56>
    {
      frequency = EXTERNAL_SAI1_CLOCK_VALUE;
 8004ae0:	4b7a      	ldr	r3, [pc, #488]	; (8004ccc <RCCEx_GetSAIxPeriphCLKFreq+0x21c>)
 8004ae2:	61fb      	str	r3, [r7, #28]
 8004ae4:	e00f      	b.n	8004b06 <RCCEx_GetSAIxPeriphCLKFreq+0x56>
    /* Else, PLL clock output to check below */
  }
#if defined(SAI2)
  else
  {
    if(PeriphClk == RCC_PERIPHCLK_SAI2)
 8004ae6:	687b      	ldr	r3, [r7, #4]
 8004ae8:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004aec:	d10b      	bne.n	8004b06 <RCCEx_GetSAIxPeriphCLKFreq+0x56>
    {
      srcclk = __HAL_RCC_GET_SAI2_SOURCE();
 8004aee:	4b76      	ldr	r3, [pc, #472]	; (8004cc8 <RCCEx_GetSAIxPeriphCLKFreq+0x218>)
 8004af0:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 8004af4:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 8004af8:	61bb      	str	r3, [r7, #24]
      if(srcclk == RCC_SAI2CLKSOURCE_PIN)
 8004afa:	69bb      	ldr	r3, [r7, #24]
 8004afc:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8004b00:	d101      	bne.n	8004b06 <RCCEx_GetSAIxPeriphCLKFreq+0x56>
      {
        frequency = EXTERNAL_SAI2_CLOCK_VALUE;
 8004b02:	4b72      	ldr	r3, [pc, #456]	; (8004ccc <RCCEx_GetSAIxPeriphCLKFreq+0x21c>)
 8004b04:	61fb      	str	r3, [r7, #28]
      /* Else, PLL clock output to check below */
    }
  }
#endif /* SAI2 */

  if(frequency == 0U)
 8004b06:	69fb      	ldr	r3, [r7, #28]
 8004b08:	2b00      	cmp	r3, #0
 8004b0a:	f040 80d6 	bne.w	8004cba <RCCEx_GetSAIxPeriphCLKFreq+0x20a>
  {
    pllvco = InputFrequency;
 8004b0e:	683b      	ldr	r3, [r7, #0]
 8004b10:	613b      	str	r3, [r7, #16]

#if defined(SAI2)
    if((srcclk == RCC_SAI1CLKSOURCE_PLL) || (srcclk == RCC_SAI2CLKSOURCE_PLL))
 8004b12:	69bb      	ldr	r3, [r7, #24]
 8004b14:	2b40      	cmp	r3, #64	; 0x40
 8004b16:	d003      	beq.n	8004b20 <RCCEx_GetSAIxPeriphCLKFreq+0x70>
 8004b18:	69bb      	ldr	r3, [r7, #24]
 8004b1a:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8004b1e:	d13b      	bne.n	8004b98 <RCCEx_GetSAIxPeriphCLKFreq+0xe8>
    {
      if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLRDY) && (__HAL_RCC_GET_PLLCLKOUT_CONFIG(RCC_PLL_SAI3CLK) != 0U))
 8004b20:	4b69      	ldr	r3, [pc, #420]	; (8004cc8 <RCCEx_GetSAIxPeriphCLKFreq+0x218>)
 8004b22:	681b      	ldr	r3, [r3, #0]
 8004b24:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004b28:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8004b2c:	f040 80c4 	bne.w	8004cb8 <RCCEx_GetSAIxPeriphCLKFreq+0x208>
 8004b30:	4b65      	ldr	r3, [pc, #404]	; (8004cc8 <RCCEx_GetSAIxPeriphCLKFreq+0x218>)
 8004b32:	68db      	ldr	r3, [r3, #12]
 8004b34:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8004b38:	2b00      	cmp	r3, #0
 8004b3a:	f000 80bd 	beq.w	8004cb8 <RCCEx_GetSAIxPeriphCLKFreq+0x208>
      {
        /* f(PLL Source) / PLLM */
        pllvco = (pllvco / ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U));
 8004b3e:	4b62      	ldr	r3, [pc, #392]	; (8004cc8 <RCCEx_GetSAIxPeriphCLKFreq+0x218>)
 8004b40:	68db      	ldr	r3, [r3, #12]
 8004b42:	091b      	lsrs	r3, r3, #4
 8004b44:	f003 030f 	and.w	r3, r3, #15
 8004b48:	3301      	adds	r3, #1
 8004b4a:	693a      	ldr	r2, [r7, #16]
 8004b4c:	fbb2 f3f3 	udiv	r3, r2, r3
 8004b50:	613b      	str	r3, [r7, #16]
        /* f(PLLSAI3CLK) = f(VCO input) * PLLN / PLLP */
        plln = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos;
 8004b52:	4b5d      	ldr	r3, [pc, #372]	; (8004cc8 <RCCEx_GetSAIxPeriphCLKFreq+0x218>)
 8004b54:	68db      	ldr	r3, [r3, #12]
 8004b56:	0a1b      	lsrs	r3, r3, #8
 8004b58:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8004b5c:	60fb      	str	r3, [r7, #12]
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
        pllp = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLPDIV) >> RCC_PLLCFGR_PLLPDIV_Pos;
 8004b5e:	4b5a      	ldr	r3, [pc, #360]	; (8004cc8 <RCCEx_GetSAIxPeriphCLKFreq+0x218>)
 8004b60:	68db      	ldr	r3, [r3, #12]
 8004b62:	0edb      	lsrs	r3, r3, #27
 8004b64:	f003 031f 	and.w	r3, r3, #31
 8004b68:	617b      	str	r3, [r7, #20]
#endif
        if(pllp == 0U)
 8004b6a:	697b      	ldr	r3, [r7, #20]
 8004b6c:	2b00      	cmp	r3, #0
 8004b6e:	d10a      	bne.n	8004b86 <RCCEx_GetSAIxPeriphCLKFreq+0xd6>
        {
          if(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLP) != 0U)
 8004b70:	4b55      	ldr	r3, [pc, #340]	; (8004cc8 <RCCEx_GetSAIxPeriphCLKFreq+0x218>)
 8004b72:	68db      	ldr	r3, [r3, #12]
 8004b74:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004b78:	2b00      	cmp	r3, #0
 8004b7a:	d002      	beq.n	8004b82 <RCCEx_GetSAIxPeriphCLKFreq+0xd2>
          {
            pllp = 17U;
 8004b7c:	2311      	movs	r3, #17
 8004b7e:	617b      	str	r3, [r7, #20]
 8004b80:	e001      	b.n	8004b86 <RCCEx_GetSAIxPeriphCLKFreq+0xd6>
          }
          else
          {
            pllp = 7U;
 8004b82:	2307      	movs	r3, #7
 8004b84:	617b      	str	r3, [r7, #20]
          }
        }
        frequency = (pllvco * plln) / pllp;
 8004b86:	693b      	ldr	r3, [r7, #16]
 8004b88:	68fa      	ldr	r2, [r7, #12]
 8004b8a:	fb03 f202 	mul.w	r2, r3, r2
 8004b8e:	697b      	ldr	r3, [r7, #20]
 8004b90:	fbb2 f3f3 	udiv	r3, r2, r3
 8004b94:	61fb      	str	r3, [r7, #28]
      if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLRDY) && (__HAL_RCC_GET_PLLCLKOUT_CONFIG(RCC_PLL_SAI3CLK) != 0U))
 8004b96:	e08f      	b.n	8004cb8 <RCCEx_GetSAIxPeriphCLKFreq+0x208>
      }
    }
    else if(srcclk == 0U)  /* RCC_SAI1CLKSOURCE_PLLSAI1 || RCC_SAI2CLKSOURCE_PLLSAI1 */
 8004b98:	69bb      	ldr	r3, [r7, #24]
 8004b9a:	2b00      	cmp	r3, #0
 8004b9c:	d13a      	bne.n	8004c14 <RCCEx_GetSAIxPeriphCLKFreq+0x164>
    {
      if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLSAI1RDY) && (__HAL_RCC_GET_PLLSAI1CLKOUT_CONFIG(RCC_PLLSAI1_SAI1CLK) != 0U))
 8004b9e:	4b4a      	ldr	r3, [pc, #296]	; (8004cc8 <RCCEx_GetSAIxPeriphCLKFreq+0x218>)
 8004ba0:	681b      	ldr	r3, [r3, #0]
 8004ba2:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8004ba6:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8004baa:	f040 8086 	bne.w	8004cba <RCCEx_GetSAIxPeriphCLKFreq+0x20a>
 8004bae:	4b46      	ldr	r3, [pc, #280]	; (8004cc8 <RCCEx_GetSAIxPeriphCLKFreq+0x218>)
 8004bb0:	691b      	ldr	r3, [r3, #16]
 8004bb2:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8004bb6:	2b00      	cmp	r3, #0
 8004bb8:	d07f      	beq.n	8004cba <RCCEx_GetSAIxPeriphCLKFreq+0x20a>
      {
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
        /* PLLSAI1M exists: apply PLLSAI1M divider for PLLSAI1 output computation */
        /* f(PLLSAI1 Source) / PLLSAI1M */
        pllvco = (pllvco / ((READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1M) >> RCC_PLLSAI1CFGR_PLLSAI1M_Pos) + 1U));
 8004bba:	4b43      	ldr	r3, [pc, #268]	; (8004cc8 <RCCEx_GetSAIxPeriphCLKFreq+0x218>)
 8004bbc:	691b      	ldr	r3, [r3, #16]
 8004bbe:	091b      	lsrs	r3, r3, #4
 8004bc0:	f003 030f 	and.w	r3, r3, #15
 8004bc4:	3301      	adds	r3, #1
 8004bc6:	693a      	ldr	r2, [r7, #16]
 8004bc8:	fbb2 f3f3 	udiv	r3, r2, r3
 8004bcc:	613b      	str	r3, [r7, #16]
#else
        /* f(PLL Source) / PLLM */
        pllvco = (pllvco / ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U));
#endif
        /* f(PLLSAI1CLK) = f(VCOSAI1 input) * PLLSAI1N / PLLSAI1P */
        plln = READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1N) >> RCC_PLLSAI1CFGR_PLLSAI1N_Pos;
 8004bce:	4b3e      	ldr	r3, [pc, #248]	; (8004cc8 <RCCEx_GetSAIxPeriphCLKFreq+0x218>)
 8004bd0:	691b      	ldr	r3, [r3, #16]
 8004bd2:	0a1b      	lsrs	r3, r3, #8
 8004bd4:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8004bd8:	60fb      	str	r3, [r7, #12]
#if defined(RCC_PLLSAI1P_DIV_2_31_SUPPORT)
        pllp = READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1PDIV) >> RCC_PLLSAI1CFGR_PLLSAI1PDIV_Pos;
 8004bda:	4b3b      	ldr	r3, [pc, #236]	; (8004cc8 <RCCEx_GetSAIxPeriphCLKFreq+0x218>)
 8004bdc:	691b      	ldr	r3, [r3, #16]
 8004bde:	0edb      	lsrs	r3, r3, #27
 8004be0:	f003 031f 	and.w	r3, r3, #31
 8004be4:	617b      	str	r3, [r7, #20]
#endif
        if(pllp == 0U)
 8004be6:	697b      	ldr	r3, [r7, #20]
 8004be8:	2b00      	cmp	r3, #0
 8004bea:	d10a      	bne.n	8004c02 <RCCEx_GetSAIxPeriphCLKFreq+0x152>
        {
          if(READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1P) != 0U)
 8004bec:	4b36      	ldr	r3, [pc, #216]	; (8004cc8 <RCCEx_GetSAIxPeriphCLKFreq+0x218>)
 8004bee:	691b      	ldr	r3, [r3, #16]
 8004bf0:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004bf4:	2b00      	cmp	r3, #0
 8004bf6:	d002      	beq.n	8004bfe <RCCEx_GetSAIxPeriphCLKFreq+0x14e>
          {
            pllp = 17U;
 8004bf8:	2311      	movs	r3, #17
 8004bfa:	617b      	str	r3, [r7, #20]
 8004bfc:	e001      	b.n	8004c02 <RCCEx_GetSAIxPeriphCLKFreq+0x152>
          }
          else
          {
            pllp = 7U;
 8004bfe:	2307      	movs	r3, #7
 8004c00:	617b      	str	r3, [r7, #20]
          }
        }
        frequency = (pllvco * plln) / pllp;
 8004c02:	693b      	ldr	r3, [r7, #16]
 8004c04:	68fa      	ldr	r2, [r7, #12]
 8004c06:	fb03 f202 	mul.w	r2, r3, r2
 8004c0a:	697b      	ldr	r3, [r7, #20]
 8004c0c:	fbb2 f3f3 	udiv	r3, r2, r3
 8004c10:	61fb      	str	r3, [r7, #28]
 8004c12:	e052      	b.n	8004cba <RCCEx_GetSAIxPeriphCLKFreq+0x20a>
      }
    }
#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
    else if((srcclk == RCC_SAI1CLKSOURCE_HSI) || (srcclk == RCC_SAI2CLKSOURCE_HSI))
 8004c14:	69bb      	ldr	r3, [r7, #24]
 8004c16:	2b80      	cmp	r3, #128	; 0x80
 8004c18:	d003      	beq.n	8004c22 <RCCEx_GetSAIxPeriphCLKFreq+0x172>
 8004c1a:	69bb      	ldr	r3, [r7, #24]
 8004c1c:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8004c20:	d109      	bne.n	8004c36 <RCCEx_GetSAIxPeriphCLKFreq+0x186>
    {
      if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8004c22:	4b29      	ldr	r3, [pc, #164]	; (8004cc8 <RCCEx_GetSAIxPeriphCLKFreq+0x218>)
 8004c24:	681b      	ldr	r3, [r3, #0]
 8004c26:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004c2a:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8004c2e:	d144      	bne.n	8004cba <RCCEx_GetSAIxPeriphCLKFreq+0x20a>
      {
        frequency = HSI_VALUE;
 8004c30:	4b27      	ldr	r3, [pc, #156]	; (8004cd0 <RCCEx_GetSAIxPeriphCLKFreq+0x220>)
 8004c32:	61fb      	str	r3, [r7, #28]
      if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8004c34:	e041      	b.n	8004cba <RCCEx_GetSAIxPeriphCLKFreq+0x20a>
    }
#endif /* SAI2 */

#if defined(RCC_PLLSAI2_SUPPORT)

    else if((srcclk == RCC_SAI1CLKSOURCE_PLLSAI2) || (srcclk == RCC_SAI2CLKSOURCE_PLLSAI2))
 8004c36:	69bb      	ldr	r3, [r7, #24]
 8004c38:	2b20      	cmp	r3, #32
 8004c3a:	d003      	beq.n	8004c44 <RCCEx_GetSAIxPeriphCLKFreq+0x194>
 8004c3c:	69bb      	ldr	r3, [r7, #24]
 8004c3e:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8004c42:	d13a      	bne.n	8004cba <RCCEx_GetSAIxPeriphCLKFreq+0x20a>
    {
      if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLSAI2RDY) && (__HAL_RCC_GET_PLLSAI2CLKOUT_CONFIG(RCC_PLLSAI2_SAI2CLK) != 0U))
 8004c44:	4b20      	ldr	r3, [pc, #128]	; (8004cc8 <RCCEx_GetSAIxPeriphCLKFreq+0x218>)
 8004c46:	681b      	ldr	r3, [r3, #0]
 8004c48:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8004c4c:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8004c50:	d133      	bne.n	8004cba <RCCEx_GetSAIxPeriphCLKFreq+0x20a>
 8004c52:	4b1d      	ldr	r3, [pc, #116]	; (8004cc8 <RCCEx_GetSAIxPeriphCLKFreq+0x218>)
 8004c54:	695b      	ldr	r3, [r3, #20]
 8004c56:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8004c5a:	2b00      	cmp	r3, #0
 8004c5c:	d02d      	beq.n	8004cba <RCCEx_GetSAIxPeriphCLKFreq+0x20a>
      {
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
        /* PLLSAI2M exists: apply PLLSAI2M divider for PLLSAI2 output computation */
        /* f(PLLSAI2 Source) / PLLSAI2M */
        pllvco = (pllvco / ((READ_BIT(RCC->PLLSAI2CFGR, RCC_PLLSAI2CFGR_PLLSAI2M) >> RCC_PLLSAI2CFGR_PLLSAI2M_Pos) + 1U));
 8004c5e:	4b1a      	ldr	r3, [pc, #104]	; (8004cc8 <RCCEx_GetSAIxPeriphCLKFreq+0x218>)
 8004c60:	695b      	ldr	r3, [r3, #20]
 8004c62:	091b      	lsrs	r3, r3, #4
 8004c64:	f003 030f 	and.w	r3, r3, #15
 8004c68:	3301      	adds	r3, #1
 8004c6a:	693a      	ldr	r2, [r7, #16]
 8004c6c:	fbb2 f3f3 	udiv	r3, r2, r3
 8004c70:	613b      	str	r3, [r7, #16]
#else
        /* f(PLL Source) / PLLM */
        pllvco = (pllvco / ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U));
#endif
        /* f(PLLSAI2CLK) = f(VCOSAI2 input) * PLLSAI2N / PLLSAI2P */
        plln = READ_BIT(RCC->PLLSAI2CFGR, RCC_PLLSAI2CFGR_PLLSAI2N) >> RCC_PLLSAI2CFGR_PLLSAI2N_Pos;
 8004c72:	4b15      	ldr	r3, [pc, #84]	; (8004cc8 <RCCEx_GetSAIxPeriphCLKFreq+0x218>)
 8004c74:	695b      	ldr	r3, [r3, #20]
 8004c76:	0a1b      	lsrs	r3, r3, #8
 8004c78:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8004c7c:	60fb      	str	r3, [r7, #12]
#if defined(RCC_PLLSAI2P_DIV_2_31_SUPPORT)
        pllp = READ_BIT(RCC->PLLSAI2CFGR, RCC_PLLSAI2CFGR_PLLSAI2PDIV) >> RCC_PLLSAI2CFGR_PLLSAI2PDIV_Pos;
 8004c7e:	4b12      	ldr	r3, [pc, #72]	; (8004cc8 <RCCEx_GetSAIxPeriphCLKFreq+0x218>)
 8004c80:	695b      	ldr	r3, [r3, #20]
 8004c82:	0edb      	lsrs	r3, r3, #27
 8004c84:	f003 031f 	and.w	r3, r3, #31
 8004c88:	617b      	str	r3, [r7, #20]
#endif
        if(pllp == 0U)
 8004c8a:	697b      	ldr	r3, [r7, #20]
 8004c8c:	2b00      	cmp	r3, #0
 8004c8e:	d10a      	bne.n	8004ca6 <RCCEx_GetSAIxPeriphCLKFreq+0x1f6>
        {
          if(READ_BIT(RCC->PLLSAI2CFGR, RCC_PLLSAI2CFGR_PLLSAI2P) != 0U)
 8004c90:	4b0d      	ldr	r3, [pc, #52]	; (8004cc8 <RCCEx_GetSAIxPeriphCLKFreq+0x218>)
 8004c92:	695b      	ldr	r3, [r3, #20]
 8004c94:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004c98:	2b00      	cmp	r3, #0
 8004c9a:	d002      	beq.n	8004ca2 <RCCEx_GetSAIxPeriphCLKFreq+0x1f2>
          {
            pllp = 17U;
 8004c9c:	2311      	movs	r3, #17
 8004c9e:	617b      	str	r3, [r7, #20]
 8004ca0:	e001      	b.n	8004ca6 <RCCEx_GetSAIxPeriphCLKFreq+0x1f6>
          }
          else
          {
            pllp = 7U;
 8004ca2:	2307      	movs	r3, #7
 8004ca4:	617b      	str	r3, [r7, #20]
          }
        }
        frequency = (pllvco * plln) / pllp;
 8004ca6:	693b      	ldr	r3, [r7, #16]
 8004ca8:	68fa      	ldr	r2, [r7, #12]
 8004caa:	fb03 f202 	mul.w	r2, r3, r2
 8004cae:	697b      	ldr	r3, [r7, #20]
 8004cb0:	fbb2 f3f3 	udiv	r3, r2, r3
 8004cb4:	61fb      	str	r3, [r7, #28]
 8004cb6:	e000      	b.n	8004cba <RCCEx_GetSAIxPeriphCLKFreq+0x20a>
      if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLRDY) && (__HAL_RCC_GET_PLLCLKOUT_CONFIG(RCC_PLL_SAI3CLK) != 0U))
 8004cb8:	bf00      	nop
      /* No clock source, frequency default init at 0 */
    }
  }


  return frequency;
 8004cba:	69fb      	ldr	r3, [r7, #28]
}
 8004cbc:	4618      	mov	r0, r3
 8004cbe:	3724      	adds	r7, #36	; 0x24
 8004cc0:	46bd      	mov	sp, r7
 8004cc2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004cc6:	4770      	bx	lr
 8004cc8:	40021000 	.word	0x40021000
 8004ccc:	001fff68 	.word	0x001fff68
 8004cd0:	00f42400 	.word	0x00f42400

08004cd4 <HAL_SAI_Init>:
  * @param  hsai pointer to a SAI_HandleTypeDef structure that contains
  *              the configuration information for SAI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SAI_Init(SAI_HandleTypeDef *hsai)
{
 8004cd4:	b580      	push	{r7, lr}
 8004cd6:	b08a      	sub	sp, #40	; 0x28
 8004cd8:	af00      	add	r7, sp, #0
 8004cda:	6078      	str	r0, [r7, #4]
#endif /* SAI2 */
  uint32_t ckstr_bits;
  uint32_t syncen_bits;

  /* Check the SAI handle allocation */
  if (hsai == NULL)
 8004cdc:	687b      	ldr	r3, [r7, #4]
 8004cde:	2b00      	cmp	r3, #0
 8004ce0:	d101      	bne.n	8004ce6 <HAL_SAI_Init+0x12>
  {
    return HAL_ERROR;
 8004ce2:	2301      	movs	r3, #1
 8004ce4:	e1c7      	b.n	8005076 <HAL_SAI_Init+0x3a2>

#if defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx) || \
    defined(STM32L4P5xx) || defined(STM32L4Q5xx)
  /* Check the SAI PDM parameters */
  assert_param(IS_FUNCTIONAL_STATE(hsai->Init.PdmInit.Activation));
  if (hsai->Init.PdmInit.Activation == ENABLE)
 8004ce6:	687b      	ldr	r3, [r7, #4]
 8004ce8:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 8004cec:	2b01      	cmp	r3, #1
 8004cee:	d10e      	bne.n	8004d0e <HAL_SAI_Init+0x3a>
  {
    assert_param(IS_SAI_PDM_MIC_PAIRS_NUMBER(hsai->Init.PdmInit.MicPairsNbr));
    assert_param(IS_SAI_PDM_CLOCK_ENABLE(hsai->Init.PdmInit.ClockEnable));
    /* Check that SAI sub-block is SAI1 sub-block A, in master RX mode with free protocol */
    if ((hsai->Instance != SAI1_Block_A) ||
 8004cf0:	687b      	ldr	r3, [r7, #4]
 8004cf2:	681b      	ldr	r3, [r3, #0]
 8004cf4:	4a81      	ldr	r2, [pc, #516]	; (8004efc <HAL_SAI_Init+0x228>)
 8004cf6:	4293      	cmp	r3, r2
 8004cf8:	d107      	bne.n	8004d0a <HAL_SAI_Init+0x36>
        (hsai->Init.AudioMode != SAI_MODEMASTER_RX) ||
 8004cfa:	687b      	ldr	r3, [r7, #4]
 8004cfc:	685b      	ldr	r3, [r3, #4]
    if ((hsai->Instance != SAI1_Block_A) ||
 8004cfe:	2b01      	cmp	r3, #1
 8004d00:	d103      	bne.n	8004d0a <HAL_SAI_Init+0x36>
        (hsai->Init.Protocol != SAI_FREE_PROTOCOL))
 8004d02:	687b      	ldr	r3, [r7, #4]
 8004d04:	6c1b      	ldr	r3, [r3, #64]	; 0x40
        (hsai->Init.AudioMode != SAI_MODEMASTER_RX) ||
 8004d06:	2b00      	cmp	r3, #0
 8004d08:	d001      	beq.n	8004d0e <HAL_SAI_Init+0x3a>
    {
      return HAL_ERROR;
 8004d0a:	2301      	movs	r3, #1
 8004d0c:	e1b3      	b.n	8005076 <HAL_SAI_Init+0x3a2>
    }
  }
#endif /* STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx || */
  /* STM32L4P5xx || STM32L4Q5xx */

  if (hsai->State == HAL_SAI_STATE_RESET)
 8004d0e:	687b      	ldr	r3, [r7, #4]
 8004d10:	f893 308d 	ldrb.w	r3, [r3, #141]	; 0x8d
 8004d14:	b2db      	uxtb	r3, r3
 8004d16:	2b00      	cmp	r3, #0
 8004d18:	d106      	bne.n	8004d28 <HAL_SAI_Init+0x54>
  {
    /* Allocate lock resource and initialize it */
    hsai->Lock = HAL_UNLOCKED;
 8004d1a:	687b      	ldr	r3, [r7, #4]
 8004d1c:	2200      	movs	r2, #0
 8004d1e:	f883 208c 	strb.w	r2, [r3, #140]	; 0x8c
      hsai->MspInitCallback = HAL_SAI_MspInit;
    }
    hsai->MspInitCallback(hsai);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_SAI_MspInit(hsai);
 8004d22:	6878      	ldr	r0, [r7, #4]
 8004d24:	f7fc fb52 	bl	80013cc <HAL_SAI_MspInit>
#endif
  }

  /* Disable the selected SAI peripheral */
  if (SAI_Disable(hsai) != HAL_OK)
 8004d28:	6878      	ldr	r0, [r7, #4]
 8004d2a:	f000 f9b1 	bl	8005090 <SAI_Disable>
 8004d2e:	4603      	mov	r3, r0
 8004d30:	2b00      	cmp	r3, #0
 8004d32:	d001      	beq.n	8004d38 <HAL_SAI_Init+0x64>
  {
    return HAL_ERROR;
 8004d34:	2301      	movs	r3, #1
 8004d36:	e19e      	b.n	8005076 <HAL_SAI_Init+0x3a2>
  }

  hsai->State = HAL_SAI_STATE_BUSY;
 8004d38:	687b      	ldr	r3, [r7, #4]
 8004d3a:	2202      	movs	r2, #2
 8004d3c:	f883 208d 	strb.w	r2, [r3, #141]	; 0x8d

  /* SAI Block Synchro Configuration -----------------------------------------*/
  /* This setting must be done with both audio block (A & B) disabled         */
#if defined(SAI2)
  switch (hsai->Init.SynchroExt)
 8004d40:	687b      	ldr	r3, [r7, #4]
 8004d42:	68db      	ldr	r3, [r3, #12]
 8004d44:	2b02      	cmp	r3, #2
 8004d46:	d00c      	beq.n	8004d62 <HAL_SAI_Init+0x8e>
 8004d48:	2b02      	cmp	r3, #2
 8004d4a:	d80d      	bhi.n	8004d68 <HAL_SAI_Init+0x94>
 8004d4c:	2b00      	cmp	r3, #0
 8004d4e:	d002      	beq.n	8004d56 <HAL_SAI_Init+0x82>
 8004d50:	2b01      	cmp	r3, #1
 8004d52:	d003      	beq.n	8004d5c <HAL_SAI_Init+0x88>
 8004d54:	e008      	b.n	8004d68 <HAL_SAI_Init+0x94>
  {
    case SAI_SYNCEXT_DISABLE :
      tmpregisterGCR = 0;
 8004d56:	2300      	movs	r3, #0
 8004d58:	627b      	str	r3, [r7, #36]	; 0x24
      break;
 8004d5a:	e008      	b.n	8004d6e <HAL_SAI_Init+0x9a>
    case SAI_SYNCEXT_OUTBLOCKA_ENABLE :
      tmpregisterGCR = SAI_GCR_SYNCOUT_0;
 8004d5c:	2310      	movs	r3, #16
 8004d5e:	627b      	str	r3, [r7, #36]	; 0x24
      break;
 8004d60:	e005      	b.n	8004d6e <HAL_SAI_Init+0x9a>
    case SAI_SYNCEXT_OUTBLOCKB_ENABLE :
      tmpregisterGCR = SAI_GCR_SYNCOUT_1;
 8004d62:	2320      	movs	r3, #32
 8004d64:	627b      	str	r3, [r7, #36]	; 0x24
      break;
 8004d66:	e002      	b.n	8004d6e <HAL_SAI_Init+0x9a>
    default :
      tmpregisterGCR = 0;
 8004d68:	2300      	movs	r3, #0
 8004d6a:	627b      	str	r3, [r7, #36]	; 0x24
      break;
 8004d6c:	bf00      	nop
  }
#endif /* SAI2 */

  switch (hsai->Init.Synchro)
 8004d6e:	687b      	ldr	r3, [r7, #4]
 8004d70:	689b      	ldr	r3, [r3, #8]
 8004d72:	2b03      	cmp	r3, #3
 8004d74:	d81d      	bhi.n	8004db2 <HAL_SAI_Init+0xde>
 8004d76:	a201      	add	r2, pc, #4	; (adr r2, 8004d7c <HAL_SAI_Init+0xa8>)
 8004d78:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004d7c:	08004d8d 	.word	0x08004d8d
 8004d80:	08004d93 	.word	0x08004d93
 8004d84:	08004d9b 	.word	0x08004d9b
 8004d88:	08004da3 	.word	0x08004da3
  {
    case SAI_ASYNCHRONOUS :
      syncen_bits = 0;
 8004d8c:	2300      	movs	r3, #0
 8004d8e:	61fb      	str	r3, [r7, #28]
      break;
 8004d90:	e012      	b.n	8004db8 <HAL_SAI_Init+0xe4>
    case SAI_SYNCHRONOUS :
      syncen_bits = SAI_xCR1_SYNCEN_0;
 8004d92:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8004d96:	61fb      	str	r3, [r7, #28]
      break;
 8004d98:	e00e      	b.n	8004db8 <HAL_SAI_Init+0xe4>
#if defined(SAI2)
    case SAI_SYNCHRONOUS_EXT_SAI1 :
      syncen_bits = SAI_xCR1_SYNCEN_1;
 8004d9a:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8004d9e:	61fb      	str	r3, [r7, #28]
      break;
 8004da0:	e00a      	b.n	8004db8 <HAL_SAI_Init+0xe4>
    case SAI_SYNCHRONOUS_EXT_SAI2 :
      syncen_bits = SAI_xCR1_SYNCEN_1;
 8004da2:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8004da6:	61fb      	str	r3, [r7, #28]
      tmpregisterGCR |= SAI_GCR_SYNCIN_0;
 8004da8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004daa:	f043 0301 	orr.w	r3, r3, #1
 8004dae:	627b      	str	r3, [r7, #36]	; 0x24
      break;
 8004db0:	e002      	b.n	8004db8 <HAL_SAI_Init+0xe4>
#endif /* SAI2 */
    default :
      syncen_bits = 0;
 8004db2:	2300      	movs	r3, #0
 8004db4:	61fb      	str	r3, [r7, #28]
      break;
 8004db6:	bf00      	nop
  }

#if defined(SAI2)
  if ((hsai->Instance == SAI1_Block_A) || (hsai->Instance == SAI1_Block_B))
 8004db8:	687b      	ldr	r3, [r7, #4]
 8004dba:	681b      	ldr	r3, [r3, #0]
 8004dbc:	4a4f      	ldr	r2, [pc, #316]	; (8004efc <HAL_SAI_Init+0x228>)
 8004dbe:	4293      	cmp	r3, r2
 8004dc0:	d004      	beq.n	8004dcc <HAL_SAI_Init+0xf8>
 8004dc2:	687b      	ldr	r3, [r7, #4]
 8004dc4:	681b      	ldr	r3, [r3, #0]
 8004dc6:	4a4e      	ldr	r2, [pc, #312]	; (8004f00 <HAL_SAI_Init+0x22c>)
 8004dc8:	4293      	cmp	r3, r2
 8004dca:	d103      	bne.n	8004dd4 <HAL_SAI_Init+0x100>
  {
    SAI1->GCR = tmpregisterGCR;
 8004dcc:	4a4d      	ldr	r2, [pc, #308]	; (8004f04 <HAL_SAI_Init+0x230>)
 8004dce:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004dd0:	6013      	str	r3, [r2, #0]
 8004dd2:	e002      	b.n	8004dda <HAL_SAI_Init+0x106>
  }
  else
  {
    SAI2->GCR = tmpregisterGCR;
 8004dd4:	4a4c      	ldr	r2, [pc, #304]	; (8004f08 <HAL_SAI_Init+0x234>)
 8004dd6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004dd8:	6013      	str	r3, [r2, #0]
  }
#else
  SAI1->GCR = 0;
#endif /* SAI2 */

  if (hsai->Init.AudioFrequency != SAI_AUDIO_FREQUENCY_MCKDIV)
 8004dda:	687b      	ldr	r3, [r7, #4]
 8004ddc:	69db      	ldr	r3, [r3, #28]
 8004dde:	2b00      	cmp	r3, #0
 8004de0:	d073      	beq.n	8004eca <HAL_SAI_Init+0x1f6>
#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx) || \
    defined(STM32L496xx) || defined(STM32L4A6xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx) || \
    defined(STM32L4P5xx) || defined(STM32L4Q5xx)

    if ((hsai->Instance == SAI1_Block_A) || (hsai->Instance == SAI1_Block_B))
 8004de2:	687b      	ldr	r3, [r7, #4]
 8004de4:	681b      	ldr	r3, [r3, #0]
 8004de6:	4a45      	ldr	r2, [pc, #276]	; (8004efc <HAL_SAI_Init+0x228>)
 8004de8:	4293      	cmp	r3, r2
 8004dea:	d004      	beq.n	8004df6 <HAL_SAI_Init+0x122>
 8004dec:	687b      	ldr	r3, [r7, #4]
 8004dee:	681b      	ldr	r3, [r3, #0]
 8004df0:	4a43      	ldr	r2, [pc, #268]	; (8004f00 <HAL_SAI_Init+0x22c>)
 8004df2:	4293      	cmp	r3, r2
 8004df4:	d105      	bne.n	8004e02 <HAL_SAI_Init+0x12e>
    {
      freq = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_SAI1);
 8004df6:	f44f 6000 	mov.w	r0, #2048	; 0x800
 8004dfa:	f7fe fd51 	bl	80038a0 <HAL_RCCEx_GetPeriphCLKFreq>
 8004dfe:	61b8      	str	r0, [r7, #24]
 8004e00:	e004      	b.n	8004e0c <HAL_SAI_Init+0x138>
    }
    else
    {
      /* SAI2_Block_A or SAI2_Block_B */
      freq = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_SAI2);
 8004e02:	f44f 5080 	mov.w	r0, #4096	; 0x1000
 8004e06:	f7fe fd4b 	bl	80038a0 <HAL_RCCEx_GetPeriphCLKFreq>
 8004e0a:	61b8      	str	r0, [r7, #24]
    /* Configure Master Clock Divider using the following formula :
       - If NOMCK = 1 :
         MCKDIV[5:0] = SAI_CK_x / (FS * (FRL + 1))
       - If NOMCK = 0 :
         MCKDIV[5:0] = SAI_CK_x / (FS * (OSR + 1) * 256) */
    if (hsai->Init.NoDivider == SAI_MASTERDIVIDER_DISABLE)
 8004e0c:	687b      	ldr	r3, [r7, #4]
 8004e0e:	695b      	ldr	r3, [r3, #20]
 8004e10:	f5b3 2f00 	cmp.w	r3, #524288	; 0x80000
 8004e14:	d120      	bne.n	8004e58 <HAL_SAI_Init+0x184>
    {
      /* NOMCK = 1 */
      uint32_t tmpframelength;

      if (hsai->Init.Protocol == SAI_SPDIF_PROTOCOL)
 8004e16:	687b      	ldr	r3, [r7, #4]
 8004e18:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004e1a:	2b04      	cmp	r3, #4
 8004e1c:	d102      	bne.n	8004e24 <HAL_SAI_Init+0x150>
      {
        /* For SPDIF protocol, frame length is set by hardware to 64 */
        tmpframelength = SAI_SPDIF_FRAME_LENGTH;
 8004e1e:	2340      	movs	r3, #64	; 0x40
 8004e20:	613b      	str	r3, [r7, #16]
 8004e22:	e00a      	b.n	8004e3a <HAL_SAI_Init+0x166>
      }
      else if (hsai->Init.Protocol == SAI_AC97_PROTOCOL)
 8004e24:	687b      	ldr	r3, [r7, #4]
 8004e26:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004e28:	2b08      	cmp	r3, #8
 8004e2a:	d103      	bne.n	8004e34 <HAL_SAI_Init+0x160>
      {
        /* For AC97 protocol, frame length is set by hardware to 256 */
        tmpframelength = SAI_AC97_FRAME_LENGTH;
 8004e2c:	f44f 7380 	mov.w	r3, #256	; 0x100
 8004e30:	613b      	str	r3, [r7, #16]
 8004e32:	e002      	b.n	8004e3a <HAL_SAI_Init+0x166>
      }
      else
      {
        /* For free protocol, frame length is set by user */
        tmpframelength = hsai->FrameInit.FrameLength;
 8004e34:	687b      	ldr	r3, [r7, #4]
 8004e36:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004e38:	613b      	str	r3, [r7, #16]
      }

      /* (freq x 10) to keep Significant digits */
      tmpval = (freq * 10U) / (hsai->Init.AudioFrequency * tmpframelength);
 8004e3a:	69ba      	ldr	r2, [r7, #24]
 8004e3c:	4613      	mov	r3, r2
 8004e3e:	009b      	lsls	r3, r3, #2
 8004e40:	4413      	add	r3, r2
 8004e42:	005b      	lsls	r3, r3, #1
 8004e44:	4619      	mov	r1, r3
 8004e46:	687b      	ldr	r3, [r7, #4]
 8004e48:	69db      	ldr	r3, [r3, #28]
 8004e4a:	693a      	ldr	r2, [r7, #16]
 8004e4c:	fb02 f303 	mul.w	r3, r2, r3
 8004e50:	fbb1 f3f3 	udiv	r3, r1, r3
 8004e54:	617b      	str	r3, [r7, #20]
 8004e56:	e017      	b.n	8004e88 <HAL_SAI_Init+0x1b4>
    }
    else
    {
      /* NOMCK = 0 */
      uint32_t tmposr;
      tmposr = (hsai->Init.MckOverSampling == SAI_MCK_OVERSAMPLING_ENABLE) ? 2U : 1U;
 8004e58:	687b      	ldr	r3, [r7, #4]
 8004e5a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004e5c:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8004e60:	d101      	bne.n	8004e66 <HAL_SAI_Init+0x192>
 8004e62:	2302      	movs	r3, #2
 8004e64:	e000      	b.n	8004e68 <HAL_SAI_Init+0x194>
 8004e66:	2301      	movs	r3, #1
 8004e68:	60fb      	str	r3, [r7, #12]
      /* (freq x 10) to keep Significant digits */
      tmpval = (freq * 10U) / (hsai->Init.AudioFrequency * tmposr * 256U);
 8004e6a:	69ba      	ldr	r2, [r7, #24]
 8004e6c:	4613      	mov	r3, r2
 8004e6e:	009b      	lsls	r3, r3, #2
 8004e70:	4413      	add	r3, r2
 8004e72:	005b      	lsls	r3, r3, #1
 8004e74:	4619      	mov	r1, r3
 8004e76:	687b      	ldr	r3, [r7, #4]
 8004e78:	69db      	ldr	r3, [r3, #28]
 8004e7a:	68fa      	ldr	r2, [r7, #12]
 8004e7c:	fb02 f303 	mul.w	r3, r2, r3
 8004e80:	021b      	lsls	r3, r3, #8
 8004e82:	fbb1 f3f3 	udiv	r3, r1, r3
 8004e86:	617b      	str	r3, [r7, #20]
    }
    hsai->Init.Mckdiv = tmpval / 10U;
 8004e88:	697b      	ldr	r3, [r7, #20]
 8004e8a:	4a20      	ldr	r2, [pc, #128]	; (8004f0c <HAL_SAI_Init+0x238>)
 8004e8c:	fba2 2303 	umull	r2, r3, r2, r3
 8004e90:	08da      	lsrs	r2, r3, #3
 8004e92:	687b      	ldr	r3, [r7, #4]
 8004e94:	621a      	str	r2, [r3, #32]

    /* Round result to the nearest integer */
    if ((tmpval % 10U) > 8U)
 8004e96:	6979      	ldr	r1, [r7, #20]
 8004e98:	4b1c      	ldr	r3, [pc, #112]	; (8004f0c <HAL_SAI_Init+0x238>)
 8004e9a:	fba3 2301 	umull	r2, r3, r3, r1
 8004e9e:	08da      	lsrs	r2, r3, #3
 8004ea0:	4613      	mov	r3, r2
 8004ea2:	009b      	lsls	r3, r3, #2
 8004ea4:	4413      	add	r3, r2
 8004ea6:	005b      	lsls	r3, r3, #1
 8004ea8:	1aca      	subs	r2, r1, r3
 8004eaa:	2a08      	cmp	r2, #8
 8004eac:	d904      	bls.n	8004eb8 <HAL_SAI_Init+0x1e4>
    {
      hsai->Init.Mckdiv += 1U;
 8004eae:	687b      	ldr	r3, [r7, #4]
 8004eb0:	6a1b      	ldr	r3, [r3, #32]
 8004eb2:	1c5a      	adds	r2, r3, #1
 8004eb4:	687b      	ldr	r3, [r7, #4]
 8004eb6:	621a      	str	r2, [r3, #32]
    }
#endif /* STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx || */
    /* STM32L4P5xx || STM32L4Q5xx */

    /* For SPDIF protocol, SAI shall provide a bit clock twice faster the symbol-rate */
    if (hsai->Init.Protocol == SAI_SPDIF_PROTOCOL)
 8004eb8:	687b      	ldr	r3, [r7, #4]
 8004eba:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004ebc:	2b04      	cmp	r3, #4
 8004ebe:	d104      	bne.n	8004eca <HAL_SAI_Init+0x1f6>
    {
      hsai->Init.Mckdiv = hsai->Init.Mckdiv >> 1;
 8004ec0:	687b      	ldr	r3, [r7, #4]
 8004ec2:	6a1b      	ldr	r3, [r3, #32]
 8004ec4:	085a      	lsrs	r2, r3, #1
 8004ec6:	687b      	ldr	r3, [r7, #4]
 8004ec8:	621a      	str	r2, [r3, #32]
  }
  /* Check the SAI Block master clock divider parameter */
  assert_param(IS_SAI_BLOCK_MASTER_DIVIDER(hsai->Init.Mckdiv));

  /* Compute CKSTR bits of SAI CR1 according ClockStrobing and AudioMode */
  if ((hsai->Init.AudioMode == SAI_MODEMASTER_TX) || (hsai->Init.AudioMode == SAI_MODESLAVE_TX))
 8004eca:	687b      	ldr	r3, [r7, #4]
 8004ecc:	685b      	ldr	r3, [r3, #4]
 8004ece:	2b00      	cmp	r3, #0
 8004ed0:	d003      	beq.n	8004eda <HAL_SAI_Init+0x206>
 8004ed2:	687b      	ldr	r3, [r7, #4]
 8004ed4:	685b      	ldr	r3, [r3, #4]
 8004ed6:	2b02      	cmp	r3, #2
 8004ed8:	d109      	bne.n	8004eee <HAL_SAI_Init+0x21a>
  {
    /* Transmit */
    ckstr_bits = (hsai->Init.ClockStrobing == SAI_CLOCKSTROBING_RISINGEDGE) ? 0U : SAI_xCR1_CKSTR;
 8004eda:	687b      	ldr	r3, [r7, #4]
 8004edc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004ede:	2b01      	cmp	r3, #1
 8004ee0:	d101      	bne.n	8004ee6 <HAL_SAI_Init+0x212>
 8004ee2:	2300      	movs	r3, #0
 8004ee4:	e001      	b.n	8004eea <HAL_SAI_Init+0x216>
 8004ee6:	f44f 7300 	mov.w	r3, #512	; 0x200
 8004eea:	623b      	str	r3, [r7, #32]
 8004eec:	e012      	b.n	8004f14 <HAL_SAI_Init+0x240>
  }
  else
  {
    /* Receive */
    ckstr_bits = (hsai->Init.ClockStrobing == SAI_CLOCKSTROBING_RISINGEDGE) ? SAI_xCR1_CKSTR : 0U;
 8004eee:	687b      	ldr	r3, [r7, #4]
 8004ef0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004ef2:	2b01      	cmp	r3, #1
 8004ef4:	d10c      	bne.n	8004f10 <HAL_SAI_Init+0x23c>
 8004ef6:	f44f 7300 	mov.w	r3, #512	; 0x200
 8004efa:	e00a      	b.n	8004f12 <HAL_SAI_Init+0x23e>
 8004efc:	40015404 	.word	0x40015404
 8004f00:	40015424 	.word	0x40015424
 8004f04:	40015400 	.word	0x40015400
 8004f08:	40015800 	.word	0x40015800
 8004f0c:	cccccccd 	.word	0xcccccccd
 8004f10:	2300      	movs	r3, #0
 8004f12:	623b      	str	r3, [r7, #32]

  /* SAI Block Configuration -------------------------------------------------*/
  /* SAI CR1 Configuration */
#if defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx) || \
    defined(STM32L4P5xx) || defined(STM32L4Q5xx)
  hsai->Instance->CR1 &= ~(SAI_xCR1_MODE | SAI_xCR1_PRTCFG |  SAI_xCR1_DS |      \
 8004f14:	687b      	ldr	r3, [r7, #4]
 8004f16:	681b      	ldr	r3, [r3, #0]
 8004f18:	6819      	ldr	r1, [r3, #0]
 8004f1a:	687b      	ldr	r3, [r7, #4]
 8004f1c:	681a      	ldr	r2, [r3, #0]
 8004f1e:	4b58      	ldr	r3, [pc, #352]	; (8005080 <HAL_SAI_Init+0x3ac>)
 8004f20:	400b      	ands	r3, r1
 8004f22:	6013      	str	r3, [r2, #0]
                           SAI_xCR1_LSBFIRST | SAI_xCR1_CKSTR | SAI_xCR1_SYNCEN | \
                           SAI_xCR1_MONO | SAI_xCR1_OUTDRIV  | SAI_xCR1_DMAEN |  \
                           SAI_xCR1_NOMCK | SAI_xCR1_MCKDIV | SAI_xCR1_OSR);

  hsai->Instance->CR1 |= (hsai->Init.AudioMode | hsai->Init.Protocol |           \
 8004f24:	687b      	ldr	r3, [r7, #4]
 8004f26:	681b      	ldr	r3, [r3, #0]
 8004f28:	6819      	ldr	r1, [r3, #0]
 8004f2a:	687b      	ldr	r3, [r7, #4]
 8004f2c:	685a      	ldr	r2, [r3, #4]
 8004f2e:	687b      	ldr	r3, [r7, #4]
 8004f30:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004f32:	431a      	orrs	r2, r3
                          hsai->Init.DataSize | hsai->Init.FirstBit  |           \
 8004f34:	687b      	ldr	r3, [r7, #4]
 8004f36:	6c5b      	ldr	r3, [r3, #68]	; 0x44
  hsai->Instance->CR1 |= (hsai->Init.AudioMode | hsai->Init.Protocol |           \
 8004f38:	431a      	orrs	r2, r3
                          hsai->Init.DataSize | hsai->Init.FirstBit  |           \
 8004f3a:	687b      	ldr	r3, [r7, #4]
 8004f3c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8004f3e:	431a      	orrs	r2, r3
 8004f40:	6a3b      	ldr	r3, [r7, #32]
 8004f42:	431a      	orrs	r2, r3
                          ckstr_bits | syncen_bits |                             \
 8004f44:	69fb      	ldr	r3, [r7, #28]
 8004f46:	431a      	orrs	r2, r3
                          hsai->Init.MonoStereoMode | hsai->Init.OutputDrive |   \
 8004f48:	687b      	ldr	r3, [r7, #4]
 8004f4a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
                          ckstr_bits | syncen_bits |                             \
 8004f4c:	431a      	orrs	r2, r3
                          hsai->Init.MonoStereoMode | hsai->Init.OutputDrive |   \
 8004f4e:	687b      	ldr	r3, [r7, #4]
 8004f50:	691b      	ldr	r3, [r3, #16]
 8004f52:	431a      	orrs	r2, r3
                          hsai->Init.NoDivider | (hsai->Init.Mckdiv << 20) |     \
 8004f54:	687b      	ldr	r3, [r7, #4]
 8004f56:	695b      	ldr	r3, [r3, #20]
                          hsai->Init.MonoStereoMode | hsai->Init.OutputDrive |   \
 8004f58:	431a      	orrs	r2, r3
                          hsai->Init.NoDivider | (hsai->Init.Mckdiv << 20) |     \
 8004f5a:	687b      	ldr	r3, [r7, #4]
 8004f5c:	6a1b      	ldr	r3, [r3, #32]
 8004f5e:	051b      	lsls	r3, r3, #20
 8004f60:	431a      	orrs	r2, r3
                          hsai->Init.MckOverSampling);
 8004f62:	687b      	ldr	r3, [r7, #4]
 8004f64:	6a5b      	ldr	r3, [r3, #36]	; 0x24
                          hsai->Init.NoDivider | (hsai->Init.Mckdiv << 20) |     \
 8004f66:	431a      	orrs	r2, r3
  hsai->Instance->CR1 |= (hsai->Init.AudioMode | hsai->Init.Protocol |           \
 8004f68:	687b      	ldr	r3, [r7, #4]
 8004f6a:	681b      	ldr	r3, [r3, #0]
 8004f6c:	430a      	orrs	r2, r1
 8004f6e:	601a      	str	r2, [r3, #0]
                          hsai->Init.NoDivider | (hsai->Init.Mckdiv << 20));
#endif /* STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx || */
  /* STM32L4P5xx || STM32L4Q5xx */

  /* SAI CR2 Configuration */
  hsai->Instance->CR2 &= ~(SAI_xCR2_FTH | SAI_xCR2_FFLUSH | SAI_xCR2_COMP | SAI_xCR2_CPL);
 8004f70:	687b      	ldr	r3, [r7, #4]
 8004f72:	681b      	ldr	r3, [r3, #0]
 8004f74:	685b      	ldr	r3, [r3, #4]
 8004f76:	687a      	ldr	r2, [r7, #4]
 8004f78:	6812      	ldr	r2, [r2, #0]
 8004f7a:	f423 4360 	bic.w	r3, r3, #57344	; 0xe000
 8004f7e:	f023 030f 	bic.w	r3, r3, #15
 8004f82:	6053      	str	r3, [r2, #4]
  hsai->Instance->CR2 |= (hsai->Init.FIFOThreshold | hsai->Init.CompandingMode | hsai->Init.TriState);
 8004f84:	687b      	ldr	r3, [r7, #4]
 8004f86:	681b      	ldr	r3, [r3, #0]
 8004f88:	6859      	ldr	r1, [r3, #4]
 8004f8a:	687b      	ldr	r3, [r7, #4]
 8004f8c:	699a      	ldr	r2, [r3, #24]
 8004f8e:	687b      	ldr	r3, [r7, #4]
 8004f90:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004f92:	431a      	orrs	r2, r3
 8004f94:	687b      	ldr	r3, [r7, #4]
 8004f96:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004f98:	431a      	orrs	r2, r3
 8004f9a:	687b      	ldr	r3, [r7, #4]
 8004f9c:	681b      	ldr	r3, [r3, #0]
 8004f9e:	430a      	orrs	r2, r1
 8004fa0:	605a      	str	r2, [r3, #4]

  /* SAI Frame Configuration -----------------------------------------*/
  hsai->Instance->FRCR &= (~(SAI_xFRCR_FRL | SAI_xFRCR_FSALL | SAI_xFRCR_FSDEF | \
 8004fa2:	687b      	ldr	r3, [r7, #4]
 8004fa4:	681b      	ldr	r3, [r3, #0]
 8004fa6:	6899      	ldr	r1, [r3, #8]
 8004fa8:	687b      	ldr	r3, [r7, #4]
 8004faa:	681a      	ldr	r2, [r3, #0]
 8004fac:	4b35      	ldr	r3, [pc, #212]	; (8005084 <HAL_SAI_Init+0x3b0>)
 8004fae:	400b      	ands	r3, r1
 8004fb0:	6093      	str	r3, [r2, #8]
                             SAI_xFRCR_FSPOL | SAI_xFRCR_FSOFF));
  hsai->Instance->FRCR |= ((hsai->FrameInit.FrameLength - 1U) |
 8004fb2:	687b      	ldr	r3, [r7, #4]
 8004fb4:	681b      	ldr	r3, [r3, #0]
 8004fb6:	6899      	ldr	r1, [r3, #8]
 8004fb8:	687b      	ldr	r3, [r7, #4]
 8004fba:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004fbc:	1e5a      	subs	r2, r3, #1
                           hsai->FrameInit.FSOffset |
 8004fbe:	687b      	ldr	r3, [r7, #4]
 8004fc0:	6e1b      	ldr	r3, [r3, #96]	; 0x60
  hsai->Instance->FRCR |= ((hsai->FrameInit.FrameLength - 1U) |
 8004fc2:	431a      	orrs	r2, r3
                           hsai->FrameInit.FSDefinition |
 8004fc4:	687b      	ldr	r3, [r7, #4]
 8004fc6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
                           hsai->FrameInit.FSOffset |
 8004fc8:	431a      	orrs	r2, r3
                           hsai->FrameInit.FSPolarity   |
 8004fca:	687b      	ldr	r3, [r7, #4]
 8004fcc:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
                           hsai->FrameInit.FSDefinition |
 8004fce:	431a      	orrs	r2, r3
                           ((hsai->FrameInit.ActiveFrameLength - 1U) << 8));
 8004fd0:	687b      	ldr	r3, [r7, #4]
 8004fd2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004fd4:	3b01      	subs	r3, #1
 8004fd6:	021b      	lsls	r3, r3, #8
                           hsai->FrameInit.FSPolarity   |
 8004fd8:	431a      	orrs	r2, r3
  hsai->Instance->FRCR |= ((hsai->FrameInit.FrameLength - 1U) |
 8004fda:	687b      	ldr	r3, [r7, #4]
 8004fdc:	681b      	ldr	r3, [r3, #0]
 8004fde:	430a      	orrs	r2, r1
 8004fe0:	609a      	str	r2, [r3, #8]

  /* SAI Block_x SLOT Configuration ------------------------------------------*/
  /* This register has no meaning in AC 97 and SPDIF audio protocol */
  hsai->Instance->SLOTR &= (~(SAI_xSLOTR_FBOFF | SAI_xSLOTR_SLOTSZ |  \
 8004fe2:	687b      	ldr	r3, [r7, #4]
 8004fe4:	681b      	ldr	r3, [r3, #0]
 8004fe6:	68d9      	ldr	r1, [r3, #12]
 8004fe8:	687b      	ldr	r3, [r7, #4]
 8004fea:	681a      	ldr	r2, [r3, #0]
 8004fec:	f24f 0320 	movw	r3, #61472	; 0xf020
 8004ff0:	400b      	ands	r3, r1
 8004ff2:	60d3      	str	r3, [r2, #12]
                              SAI_xSLOTR_NBSLOT | SAI_xSLOTR_SLOTEN));

  hsai->Instance->SLOTR |= hsai->SlotInit.FirstBitOffset | hsai->SlotInit.SlotSize | \
 8004ff4:	687b      	ldr	r3, [r7, #4]
 8004ff6:	681b      	ldr	r3, [r3, #0]
 8004ff8:	68d9      	ldr	r1, [r3, #12]
 8004ffa:	687b      	ldr	r3, [r7, #4]
 8004ffc:	6e5a      	ldr	r2, [r3, #100]	; 0x64
 8004ffe:	687b      	ldr	r3, [r7, #4]
 8005000:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8005002:	431a      	orrs	r2, r3
                           (hsai->SlotInit.SlotActive << 16) | ((hsai->SlotInit.SlotNumber - 1U) <<  8);
 8005004:	687b      	ldr	r3, [r7, #4]
 8005006:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005008:	041b      	lsls	r3, r3, #16
  hsai->Instance->SLOTR |= hsai->SlotInit.FirstBitOffset | hsai->SlotInit.SlotSize | \
 800500a:	431a      	orrs	r2, r3
                           (hsai->SlotInit.SlotActive << 16) | ((hsai->SlotInit.SlotNumber - 1U) <<  8);
 800500c:	687b      	ldr	r3, [r7, #4]
 800500e:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8005010:	3b01      	subs	r3, #1
 8005012:	021b      	lsls	r3, r3, #8
 8005014:	431a      	orrs	r2, r3
  hsai->Instance->SLOTR |= hsai->SlotInit.FirstBitOffset | hsai->SlotInit.SlotSize | \
 8005016:	687b      	ldr	r3, [r7, #4]
 8005018:	681b      	ldr	r3, [r3, #0]
 800501a:	430a      	orrs	r2, r1
 800501c:	60da      	str	r2, [r3, #12]

#if defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx) || \
    defined(STM32L4P5xx) || defined(STM32L4Q5xx)
  /* SAI PDM Configuration ---------------------------------------------------*/
  if (hsai->Instance == SAI1_Block_A)
 800501e:	687b      	ldr	r3, [r7, #4]
 8005020:	681b      	ldr	r3, [r3, #0]
 8005022:	4a19      	ldr	r2, [pc, #100]	; (8005088 <HAL_SAI_Init+0x3b4>)
 8005024:	4293      	cmp	r3, r2
 8005026:	d119      	bne.n	800505c <HAL_SAI_Init+0x388>
  {
    /* Disable PDM interface */
    SAI1->PDMCR &= ~(SAI_PDMCR_PDMEN);
 8005028:	4b18      	ldr	r3, [pc, #96]	; (800508c <HAL_SAI_Init+0x3b8>)
 800502a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800502c:	4a17      	ldr	r2, [pc, #92]	; (800508c <HAL_SAI_Init+0x3b8>)
 800502e:	f023 0301 	bic.w	r3, r3, #1
 8005032:	6453      	str	r3, [r2, #68]	; 0x44
    if (hsai->Init.PdmInit.Activation == ENABLE)
 8005034:	687b      	ldr	r3, [r7, #4]
 8005036:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 800503a:	2b01      	cmp	r3, #1
 800503c:	d10e      	bne.n	800505c <HAL_SAI_Init+0x388>
    {
      /* Configure and enable PDM interface */
      SAI1->PDMCR = (hsai->Init.PdmInit.ClockEnable |
 800503e:	687b      	ldr	r3, [r7, #4]
 8005040:	6bda      	ldr	r2, [r3, #60]	; 0x3c
                     ((hsai->Init.PdmInit.MicPairsNbr - 1U) << SAI_PDMCR_MICNBR_Pos));
 8005042:	687b      	ldr	r3, [r7, #4]
 8005044:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005046:	3b01      	subs	r3, #1
 8005048:	011b      	lsls	r3, r3, #4
      SAI1->PDMCR = (hsai->Init.PdmInit.ClockEnable |
 800504a:	4910      	ldr	r1, [pc, #64]	; (800508c <HAL_SAI_Init+0x3b8>)
 800504c:	4313      	orrs	r3, r2
 800504e:	644b      	str	r3, [r1, #68]	; 0x44
      SAI1->PDMCR |= SAI_PDMCR_PDMEN;
 8005050:	4b0e      	ldr	r3, [pc, #56]	; (800508c <HAL_SAI_Init+0x3b8>)
 8005052:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005054:	4a0d      	ldr	r2, [pc, #52]	; (800508c <HAL_SAI_Init+0x3b8>)
 8005056:	f043 0301 	orr.w	r3, r3, #1
 800505a:	6453      	str	r3, [r2, #68]	; 0x44
  }
#endif /* STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx || */
  /* STM32L4P5xx || STM32L4Q5xx */

  /* Initialize the error code */
  hsai->ErrorCode = HAL_SAI_ERROR_NONE;
 800505c:	687b      	ldr	r3, [r7, #4]
 800505e:	2200      	movs	r2, #0
 8005060:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90

  /* Initialize the SAI state */
  hsai->State = HAL_SAI_STATE_READY;
 8005064:	687b      	ldr	r3, [r7, #4]
 8005066:	2201      	movs	r2, #1
 8005068:	f883 208d 	strb.w	r2, [r3, #141]	; 0x8d

  /* Release Lock */
  __HAL_UNLOCK(hsai);
 800506c:	687b      	ldr	r3, [r7, #4]
 800506e:	2200      	movs	r2, #0
 8005070:	f883 208c 	strb.w	r2, [r3, #140]	; 0x8c

  return HAL_OK;
 8005074:	2300      	movs	r3, #0
}
 8005076:	4618      	mov	r0, r3
 8005078:	3728      	adds	r7, #40	; 0x28
 800507a:	46bd      	mov	sp, r7
 800507c:	bd80      	pop	{r7, pc}
 800507e:	bf00      	nop
 8005080:	f805c010 	.word	0xf805c010
 8005084:	fff88000 	.word	0xfff88000
 8005088:	40015404 	.word	0x40015404
 800508c:	40015400 	.word	0x40015400

08005090 <SAI_Disable>:
  * @param  hsai pointer to a SAI_HandleTypeDef structure that contains
  *              the configuration information for SAI module.
  * @retval None
  */
static HAL_StatusTypeDef SAI_Disable(SAI_HandleTypeDef *hsai)
{
 8005090:	b480      	push	{r7}
 8005092:	b085      	sub	sp, #20
 8005094:	af00      	add	r7, sp, #0
 8005096:	6078      	str	r0, [r7, #4]
  uint32_t count = SAI_DEFAULT_TIMEOUT * (SystemCoreClock / 7U / 1000U);
 8005098:	4b18      	ldr	r3, [pc, #96]	; (80050fc <SAI_Disable+0x6c>)
 800509a:	681b      	ldr	r3, [r3, #0]
 800509c:	4a18      	ldr	r2, [pc, #96]	; (8005100 <SAI_Disable+0x70>)
 800509e:	fba2 2303 	umull	r2, r3, r2, r3
 80050a2:	0b1b      	lsrs	r3, r3, #12
 80050a4:	009b      	lsls	r3, r3, #2
 80050a6:	60fb      	str	r3, [r7, #12]
  HAL_StatusTypeDef status = HAL_OK;
 80050a8:	2300      	movs	r3, #0
 80050aa:	72fb      	strb	r3, [r7, #11]

  /* Disable the SAI instance */
  __HAL_SAI_DISABLE(hsai);
 80050ac:	687b      	ldr	r3, [r7, #4]
 80050ae:	681b      	ldr	r3, [r3, #0]
 80050b0:	681a      	ldr	r2, [r3, #0]
 80050b2:	687b      	ldr	r3, [r7, #4]
 80050b4:	681b      	ldr	r3, [r3, #0]
 80050b6:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 80050ba:	601a      	str	r2, [r3, #0]

  do
  {
    /* Check for the Timeout */
    if (count == 0U)
 80050bc:	68fb      	ldr	r3, [r7, #12]
 80050be:	2b00      	cmp	r3, #0
 80050c0:	d10a      	bne.n	80050d8 <SAI_Disable+0x48>
    {
      /* Update error code */
      hsai->ErrorCode |= HAL_SAI_ERROR_TIMEOUT;
 80050c2:	687b      	ldr	r3, [r7, #4]
 80050c4:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80050c8:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 80050cc:	687b      	ldr	r3, [r7, #4]
 80050ce:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
      status = HAL_TIMEOUT;
 80050d2:	2303      	movs	r3, #3
 80050d4:	72fb      	strb	r3, [r7, #11]
      break;
 80050d6:	e009      	b.n	80050ec <SAI_Disable+0x5c>
    }
    count--;
 80050d8:	68fb      	ldr	r3, [r7, #12]
 80050da:	3b01      	subs	r3, #1
 80050dc:	60fb      	str	r3, [r7, #12]
  }
  while ((hsai->Instance->CR1 & SAI_xCR1_SAIEN) != 0U);
 80050de:	687b      	ldr	r3, [r7, #4]
 80050e0:	681b      	ldr	r3, [r3, #0]
 80050e2:	681b      	ldr	r3, [r3, #0]
 80050e4:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80050e8:	2b00      	cmp	r3, #0
 80050ea:	d1e7      	bne.n	80050bc <SAI_Disable+0x2c>

  return status;
 80050ec:	7afb      	ldrb	r3, [r7, #11]
}
 80050ee:	4618      	mov	r0, r3
 80050f0:	3714      	adds	r7, #20
 80050f2:	46bd      	mov	sp, r7
 80050f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80050f8:	4770      	bx	lr
 80050fa:	bf00      	nop
 80050fc:	20000000 	.word	0x20000000
 8005100:	95cbec1b 	.word	0x95cbec1b

08005104 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8005104:	b580      	push	{r7, lr}
 8005106:	b084      	sub	sp, #16
 8005108:	af00      	add	r7, sp, #0
 800510a:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 800510c:	687b      	ldr	r3, [r7, #4]
 800510e:	2b00      	cmp	r3, #0
 8005110:	d101      	bne.n	8005116 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8005112:	2301      	movs	r3, #1
 8005114:	e095      	b.n	8005242 <HAL_SPI_Init+0x13e>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8005116:	687b      	ldr	r3, [r7, #4]
 8005118:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800511a:	2b00      	cmp	r3, #0
 800511c:	d108      	bne.n	8005130 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 800511e:	687b      	ldr	r3, [r7, #4]
 8005120:	685b      	ldr	r3, [r3, #4]
 8005122:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8005126:	d009      	beq.n	800513c <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8005128:	687b      	ldr	r3, [r7, #4]
 800512a:	2200      	movs	r2, #0
 800512c:	61da      	str	r2, [r3, #28]
 800512e:	e005      	b.n	800513c <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8005130:	687b      	ldr	r3, [r7, #4]
 8005132:	2200      	movs	r2, #0
 8005134:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8005136:	687b      	ldr	r3, [r7, #4]
 8005138:	2200      	movs	r2, #0
 800513a:	615a      	str	r2, [r3, #20]
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800513c:	687b      	ldr	r3, [r7, #4]
 800513e:	2200      	movs	r2, #0
 8005140:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8005142:	687b      	ldr	r3, [r7, #4]
 8005144:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 8005148:	b2db      	uxtb	r3, r3
 800514a:	2b00      	cmp	r3, #0
 800514c:	d106      	bne.n	800515c <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 800514e:	687b      	ldr	r3, [r7, #4]
 8005150:	2200      	movs	r2, #0
 8005152:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8005156:	6878      	ldr	r0, [r7, #4]
 8005158:	f7fb ff80 	bl	800105c <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 800515c:	687b      	ldr	r3, [r7, #4]
 800515e:	2202      	movs	r2, #2
 8005160:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8005164:	687b      	ldr	r3, [r7, #4]
 8005166:	681b      	ldr	r3, [r3, #0]
 8005168:	681a      	ldr	r2, [r3, #0]
 800516a:	687b      	ldr	r3, [r7, #4]
 800516c:	681b      	ldr	r3, [r3, #0]
 800516e:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8005172:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8005174:	687b      	ldr	r3, [r7, #4]
 8005176:	68db      	ldr	r3, [r3, #12]
 8005178:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 800517c:	d902      	bls.n	8005184 <HAL_SPI_Init+0x80>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 800517e:	2300      	movs	r3, #0
 8005180:	60fb      	str	r3, [r7, #12]
 8005182:	e002      	b.n	800518a <HAL_SPI_Init+0x86>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 8005184:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8005188:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 800518a:	687b      	ldr	r3, [r7, #4]
 800518c:	68db      	ldr	r3, [r3, #12]
 800518e:	f5b3 6f70 	cmp.w	r3, #3840	; 0xf00
 8005192:	d007      	beq.n	80051a4 <HAL_SPI_Init+0xa0>
 8005194:	687b      	ldr	r3, [r7, #4]
 8005196:	68db      	ldr	r3, [r3, #12]
 8005198:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 800519c:	d002      	beq.n	80051a4 <HAL_SPI_Init+0xa0>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800519e:	687b      	ldr	r3, [r7, #4]
 80051a0:	2200      	movs	r2, #0
 80051a2:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 80051a4:	687b      	ldr	r3, [r7, #4]
 80051a6:	685b      	ldr	r3, [r3, #4]
 80051a8:	f403 7282 	and.w	r2, r3, #260	; 0x104
 80051ac:	687b      	ldr	r3, [r7, #4]
 80051ae:	689b      	ldr	r3, [r3, #8]
 80051b0:	f403 4304 	and.w	r3, r3, #33792	; 0x8400
 80051b4:	431a      	orrs	r2, r3
 80051b6:	687b      	ldr	r3, [r7, #4]
 80051b8:	691b      	ldr	r3, [r3, #16]
 80051ba:	f003 0302 	and.w	r3, r3, #2
 80051be:	431a      	orrs	r2, r3
 80051c0:	687b      	ldr	r3, [r7, #4]
 80051c2:	695b      	ldr	r3, [r3, #20]
 80051c4:	f003 0301 	and.w	r3, r3, #1
 80051c8:	431a      	orrs	r2, r3
 80051ca:	687b      	ldr	r3, [r7, #4]
 80051cc:	699b      	ldr	r3, [r3, #24]
 80051ce:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80051d2:	431a      	orrs	r2, r3
 80051d4:	687b      	ldr	r3, [r7, #4]
 80051d6:	69db      	ldr	r3, [r3, #28]
 80051d8:	f003 0338 	and.w	r3, r3, #56	; 0x38
 80051dc:	431a      	orrs	r2, r3
 80051de:	687b      	ldr	r3, [r7, #4]
 80051e0:	6a1b      	ldr	r3, [r3, #32]
 80051e2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80051e6:	ea42 0103 	orr.w	r1, r2, r3
 80051ea:	687b      	ldr	r3, [r7, #4]
 80051ec:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80051ee:	f403 5200 	and.w	r2, r3, #8192	; 0x2000
 80051f2:	687b      	ldr	r3, [r7, #4]
 80051f4:	681b      	ldr	r3, [r3, #0]
 80051f6:	430a      	orrs	r2, r1
 80051f8:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 80051fa:	687b      	ldr	r3, [r7, #4]
 80051fc:	699b      	ldr	r3, [r3, #24]
 80051fe:	0c1b      	lsrs	r3, r3, #16
 8005200:	f003 0204 	and.w	r2, r3, #4
 8005204:	687b      	ldr	r3, [r7, #4]
 8005206:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005208:	f003 0310 	and.w	r3, r3, #16
 800520c:	431a      	orrs	r2, r3
 800520e:	687b      	ldr	r3, [r7, #4]
 8005210:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005212:	f003 0308 	and.w	r3, r3, #8
 8005216:	431a      	orrs	r2, r3
 8005218:	687b      	ldr	r3, [r7, #4]
 800521a:	68db      	ldr	r3, [r3, #12]
 800521c:	f403 6370 	and.w	r3, r3, #3840	; 0xf00
 8005220:	ea42 0103 	orr.w	r1, r2, r3
 8005224:	68fb      	ldr	r3, [r7, #12]
 8005226:	f403 5280 	and.w	r2, r3, #4096	; 0x1000
 800522a:	687b      	ldr	r3, [r7, #4]
 800522c:	681b      	ldr	r3, [r3, #0]
 800522e:	430a      	orrs	r2, r1
 8005230:	605a      	str	r2, [r3, #4]
#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8005232:	687b      	ldr	r3, [r7, #4]
 8005234:	2200      	movs	r2, #0
 8005236:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 8005238:	687b      	ldr	r3, [r7, #4]
 800523a:	2201      	movs	r2, #1
 800523c:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

  return HAL_OK;
 8005240:	2300      	movs	r3, #0
}
 8005242:	4618      	mov	r0, r3
 8005244:	3710      	adds	r7, #16
 8005246:	46bd      	mov	sp, r7
 8005248:	bd80      	pop	{r7, pc}

0800524a <HAL_SRAM_Init>:
  * @param  ExtTiming Pointer to SRAM extended mode timing structure
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SRAM_Init(SRAM_HandleTypeDef *hsram, FMC_NORSRAM_TimingTypeDef *Timing,
                                FMC_NORSRAM_TimingTypeDef *ExtTiming)
{
 800524a:	b580      	push	{r7, lr}
 800524c:	b084      	sub	sp, #16
 800524e:	af00      	add	r7, sp, #0
 8005250:	60f8      	str	r0, [r7, #12]
 8005252:	60b9      	str	r1, [r7, #8]
 8005254:	607a      	str	r2, [r7, #4]
  /* Check the SRAM handle parameter */
  if (hsram == NULL)
 8005256:	68fb      	ldr	r3, [r7, #12]
 8005258:	2b00      	cmp	r3, #0
 800525a:	d101      	bne.n	8005260 <HAL_SRAM_Init+0x16>
  {
    return HAL_ERROR;
 800525c:	2301      	movs	r3, #1
 800525e:	e038      	b.n	80052d2 <HAL_SRAM_Init+0x88>
  }

  if (hsram->State == HAL_SRAM_STATE_RESET)
 8005260:	68fb      	ldr	r3, [r7, #12]
 8005262:	f893 3049 	ldrb.w	r3, [r3, #73]	; 0x49
 8005266:	b2db      	uxtb	r3, r3
 8005268:	2b00      	cmp	r3, #0
 800526a:	d106      	bne.n	800527a <HAL_SRAM_Init+0x30>
  {
    /* Allocate lock resource and initialize it */
    hsram->Lock = HAL_UNLOCKED;
 800526c:	68fb      	ldr	r3, [r7, #12]
 800526e:	2200      	movs	r2, #0
 8005270:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

    /* Init the low level hardware */
    hsram->MspInitCallback(hsram);
#else
    /* Initialize the low level hardware (MSP) */
    HAL_SRAM_MspInit(hsram);
 8005274:	68f8      	ldr	r0, [r7, #12]
 8005276:	f7fc f89f 	bl	80013b8 <HAL_SRAM_MspInit>
#endif /* USE_HAL_SRAM_REGISTER_CALLBACKS */
  }

  /* Initialize SRAM control Interface */
  (void)FMC_NORSRAM_Init(hsram->Instance, &(hsram->Init));
 800527a:	68fb      	ldr	r3, [r7, #12]
 800527c:	681a      	ldr	r2, [r3, #0]
 800527e:	68fb      	ldr	r3, [r7, #12]
 8005280:	3308      	adds	r3, #8
 8005282:	4619      	mov	r1, r3
 8005284:	4610      	mov	r0, r2
 8005286:	f001 fb8d 	bl	80069a4 <FMC_NORSRAM_Init>

  /* Initialize SRAM timing Interface */
  (void)FMC_NORSRAM_Timing_Init(hsram->Instance, Timing, hsram->Init.NSBank);
 800528a:	68fb      	ldr	r3, [r7, #12]
 800528c:	6818      	ldr	r0, [r3, #0]
 800528e:	68fb      	ldr	r3, [r7, #12]
 8005290:	689b      	ldr	r3, [r3, #8]
 8005292:	461a      	mov	r2, r3
 8005294:	68b9      	ldr	r1, [r7, #8]
 8005296:	f001 fc1f 	bl	8006ad8 <FMC_NORSRAM_Timing_Init>

  /* Initialize SRAM extended mode timing Interface */
  (void)FMC_NORSRAM_Extended_Timing_Init(hsram->Extended, ExtTiming, hsram->Init.NSBank,
 800529a:	68fb      	ldr	r3, [r7, #12]
 800529c:	6858      	ldr	r0, [r3, #4]
 800529e:	68fb      	ldr	r3, [r7, #12]
 80052a0:	689a      	ldr	r2, [r3, #8]
 80052a2:	68fb      	ldr	r3, [r7, #12]
 80052a4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80052a6:	6879      	ldr	r1, [r7, #4]
 80052a8:	f001 fc68 	bl	8006b7c <FMC_NORSRAM_Extended_Timing_Init>
                                         hsram->Init.ExtendedMode);

  /* Enable the NORSRAM device */
  __FMC_NORSRAM_ENABLE(hsram->Instance, hsram->Init.NSBank);
 80052ac:	68fb      	ldr	r3, [r7, #12]
 80052ae:	681b      	ldr	r3, [r3, #0]
 80052b0:	68fa      	ldr	r2, [r7, #12]
 80052b2:	6892      	ldr	r2, [r2, #8]
 80052b4:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 80052b8:	68fb      	ldr	r3, [r7, #12]
 80052ba:	681b      	ldr	r3, [r3, #0]
 80052bc:	68fa      	ldr	r2, [r7, #12]
 80052be:	6892      	ldr	r2, [r2, #8]
 80052c0:	f041 0101 	orr.w	r1, r1, #1
 80052c4:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

  /* Initialize the SRAM controller state */
  hsram->State = HAL_SRAM_STATE_READY;
 80052c8:	68fb      	ldr	r3, [r7, #12]
 80052ca:	2201      	movs	r2, #1
 80052cc:	f883 2049 	strb.w	r2, [r3, #73]	; 0x49

  return HAL_OK;
 80052d0:	2300      	movs	r3, #0
}
 80052d2:	4618      	mov	r0, r3
 80052d4:	3710      	adds	r7, #16
 80052d6:	46bd      	mov	sp, r7
 80052d8:	bd80      	pop	{r7, pc}

080052da <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80052da:	b580      	push	{r7, lr}
 80052dc:	b082      	sub	sp, #8
 80052de:	af00      	add	r7, sp, #0
 80052e0:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80052e2:	687b      	ldr	r3, [r7, #4]
 80052e4:	2b00      	cmp	r3, #0
 80052e6:	d101      	bne.n	80052ec <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80052e8:	2301      	movs	r3, #1
 80052ea:	e042      	b.n	8005372 <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 80052ec:	687b      	ldr	r3, [r7, #4]
 80052ee:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80052f2:	2b00      	cmp	r3, #0
 80052f4:	d106      	bne.n	8005304 <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80052f6:	687b      	ldr	r3, [r7, #4]
 80052f8:	2200      	movs	r2, #0
 80052fa:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80052fe:	6878      	ldr	r0, [r7, #4]
 8005300:	f7fb ff0e 	bl	8001120 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8005304:	687b      	ldr	r3, [r7, #4]
 8005306:	2224      	movs	r2, #36	; 0x24
 8005308:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  __HAL_UART_DISABLE(huart);
 800530c:	687b      	ldr	r3, [r7, #4]
 800530e:	681b      	ldr	r3, [r3, #0]
 8005310:	681a      	ldr	r2, [r3, #0]
 8005312:	687b      	ldr	r3, [r7, #4]
 8005314:	681b      	ldr	r3, [r3, #0]
 8005316:	f022 0201 	bic.w	r2, r2, #1
 800531a:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 800531c:	687b      	ldr	r3, [r7, #4]
 800531e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005320:	2b00      	cmp	r3, #0
 8005322:	d002      	beq.n	800532a <HAL_UART_Init+0x50>
  {
    UART_AdvFeatureConfig(huart);
 8005324:	6878      	ldr	r0, [r7, #4]
 8005326:	f000 ffc1 	bl	80062ac <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 800532a:	6878      	ldr	r0, [r7, #4]
 800532c:	f000 fcc2 	bl	8005cb4 <UART_SetConfig>
 8005330:	4603      	mov	r3, r0
 8005332:	2b01      	cmp	r3, #1
 8005334:	d101      	bne.n	800533a <HAL_UART_Init+0x60>
  {
    return HAL_ERROR;
 8005336:	2301      	movs	r3, #1
 8005338:	e01b      	b.n	8005372 <HAL_UART_Init+0x98>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800533a:	687b      	ldr	r3, [r7, #4]
 800533c:	681b      	ldr	r3, [r3, #0]
 800533e:	685a      	ldr	r2, [r3, #4]
 8005340:	687b      	ldr	r3, [r7, #4]
 8005342:	681b      	ldr	r3, [r3, #0]
 8005344:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8005348:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800534a:	687b      	ldr	r3, [r7, #4]
 800534c:	681b      	ldr	r3, [r3, #0]
 800534e:	689a      	ldr	r2, [r3, #8]
 8005350:	687b      	ldr	r3, [r7, #4]
 8005352:	681b      	ldr	r3, [r3, #0]
 8005354:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8005358:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 800535a:	687b      	ldr	r3, [r7, #4]
 800535c:	681b      	ldr	r3, [r3, #0]
 800535e:	681a      	ldr	r2, [r3, #0]
 8005360:	687b      	ldr	r3, [r7, #4]
 8005362:	681b      	ldr	r3, [r3, #0]
 8005364:	f042 0201 	orr.w	r2, r2, #1
 8005368:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 800536a:	6878      	ldr	r0, [r7, #4]
 800536c:	f001 f840 	bl	80063f0 <UART_CheckIdleState>
 8005370:	4603      	mov	r3, r0
}
 8005372:	4618      	mov	r0, r3
 8005374:	3708      	adds	r7, #8
 8005376:	46bd      	mov	sp, r7
 8005378:	bd80      	pop	{r7, pc}

0800537a <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800537a:	b580      	push	{r7, lr}
 800537c:	b08a      	sub	sp, #40	; 0x28
 800537e:	af02      	add	r7, sp, #8
 8005380:	60f8      	str	r0, [r7, #12]
 8005382:	60b9      	str	r1, [r7, #8]
 8005384:	603b      	str	r3, [r7, #0]
 8005386:	4613      	mov	r3, r2
 8005388:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800538a:	68fb      	ldr	r3, [r7, #12]
 800538c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005390:	2b20      	cmp	r3, #32
 8005392:	d17c      	bne.n	800548e <HAL_UART_Transmit+0x114>
  {
    if ((pData == NULL) || (Size == 0U))
 8005394:	68bb      	ldr	r3, [r7, #8]
 8005396:	2b00      	cmp	r3, #0
 8005398:	d002      	beq.n	80053a0 <HAL_UART_Transmit+0x26>
 800539a:	88fb      	ldrh	r3, [r7, #6]
 800539c:	2b00      	cmp	r3, #0
 800539e:	d101      	bne.n	80053a4 <HAL_UART_Transmit+0x2a>
    {
      return  HAL_ERROR;
 80053a0:	2301      	movs	r3, #1
 80053a2:	e075      	b.n	8005490 <HAL_UART_Transmit+0x116>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80053a4:	68fb      	ldr	r3, [r7, #12]
 80053a6:	2200      	movs	r2, #0
 80053a8:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80053ac:	68fb      	ldr	r3, [r7, #12]
 80053ae:	2221      	movs	r2, #33	; 0x21
 80053b0:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 80053b4:	f7fc f994 	bl	80016e0 <HAL_GetTick>
 80053b8:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 80053ba:	68fb      	ldr	r3, [r7, #12]
 80053bc:	88fa      	ldrh	r2, [r7, #6]
 80053be:	f8a3 2054 	strh.w	r2, [r3, #84]	; 0x54
    huart->TxXferCount = Size;
 80053c2:	68fb      	ldr	r3, [r7, #12]
 80053c4:	88fa      	ldrh	r2, [r7, #6]
 80053c6:	f8a3 2056 	strh.w	r2, [r3, #86]	; 0x56

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80053ca:	68fb      	ldr	r3, [r7, #12]
 80053cc:	689b      	ldr	r3, [r3, #8]
 80053ce:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80053d2:	d108      	bne.n	80053e6 <HAL_UART_Transmit+0x6c>
 80053d4:	68fb      	ldr	r3, [r7, #12]
 80053d6:	691b      	ldr	r3, [r3, #16]
 80053d8:	2b00      	cmp	r3, #0
 80053da:	d104      	bne.n	80053e6 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 80053dc:	2300      	movs	r3, #0
 80053de:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 80053e0:	68bb      	ldr	r3, [r7, #8]
 80053e2:	61bb      	str	r3, [r7, #24]
 80053e4:	e003      	b.n	80053ee <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 80053e6:	68bb      	ldr	r3, [r7, #8]
 80053e8:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 80053ea:	2300      	movs	r3, #0
 80053ec:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 80053ee:	e031      	b.n	8005454 <HAL_UART_Transmit+0xda>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80053f0:	683b      	ldr	r3, [r7, #0]
 80053f2:	9300      	str	r3, [sp, #0]
 80053f4:	697b      	ldr	r3, [r7, #20]
 80053f6:	2200      	movs	r2, #0
 80053f8:	2180      	movs	r1, #128	; 0x80
 80053fa:	68f8      	ldr	r0, [r7, #12]
 80053fc:	f001 f8a2 	bl	8006544 <UART_WaitOnFlagUntilTimeout>
 8005400:	4603      	mov	r3, r0
 8005402:	2b00      	cmp	r3, #0
 8005404:	d005      	beq.n	8005412 <HAL_UART_Transmit+0x98>
      {

        huart->gState = HAL_UART_STATE_READY;
 8005406:	68fb      	ldr	r3, [r7, #12]
 8005408:	2220      	movs	r2, #32
 800540a:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

        return HAL_TIMEOUT;
 800540e:	2303      	movs	r3, #3
 8005410:	e03e      	b.n	8005490 <HAL_UART_Transmit+0x116>
      }
      if (pdata8bits == NULL)
 8005412:	69fb      	ldr	r3, [r7, #28]
 8005414:	2b00      	cmp	r3, #0
 8005416:	d10b      	bne.n	8005430 <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8005418:	69bb      	ldr	r3, [r7, #24]
 800541a:	881a      	ldrh	r2, [r3, #0]
 800541c:	68fb      	ldr	r3, [r7, #12]
 800541e:	681b      	ldr	r3, [r3, #0]
 8005420:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8005424:	b292      	uxth	r2, r2
 8005426:	851a      	strh	r2, [r3, #40]	; 0x28
        pdata16bits++;
 8005428:	69bb      	ldr	r3, [r7, #24]
 800542a:	3302      	adds	r3, #2
 800542c:	61bb      	str	r3, [r7, #24]
 800542e:	e008      	b.n	8005442 <HAL_UART_Transmit+0xc8>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8005430:	69fb      	ldr	r3, [r7, #28]
 8005432:	781a      	ldrb	r2, [r3, #0]
 8005434:	68fb      	ldr	r3, [r7, #12]
 8005436:	681b      	ldr	r3, [r3, #0]
 8005438:	b292      	uxth	r2, r2
 800543a:	851a      	strh	r2, [r3, #40]	; 0x28
        pdata8bits++;
 800543c:	69fb      	ldr	r3, [r7, #28]
 800543e:	3301      	adds	r3, #1
 8005440:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8005442:	68fb      	ldr	r3, [r7, #12]
 8005444:	f8b3 3056 	ldrh.w	r3, [r3, #86]	; 0x56
 8005448:	b29b      	uxth	r3, r3
 800544a:	3b01      	subs	r3, #1
 800544c:	b29a      	uxth	r2, r3
 800544e:	68fb      	ldr	r3, [r7, #12]
 8005450:	f8a3 2056 	strh.w	r2, [r3, #86]	; 0x56
    while (huart->TxXferCount > 0U)
 8005454:	68fb      	ldr	r3, [r7, #12]
 8005456:	f8b3 3056 	ldrh.w	r3, [r3, #86]	; 0x56
 800545a:	b29b      	uxth	r3, r3
 800545c:	2b00      	cmp	r3, #0
 800545e:	d1c7      	bne.n	80053f0 <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8005460:	683b      	ldr	r3, [r7, #0]
 8005462:	9300      	str	r3, [sp, #0]
 8005464:	697b      	ldr	r3, [r7, #20]
 8005466:	2200      	movs	r2, #0
 8005468:	2140      	movs	r1, #64	; 0x40
 800546a:	68f8      	ldr	r0, [r7, #12]
 800546c:	f001 f86a 	bl	8006544 <UART_WaitOnFlagUntilTimeout>
 8005470:	4603      	mov	r3, r0
 8005472:	2b00      	cmp	r3, #0
 8005474:	d005      	beq.n	8005482 <HAL_UART_Transmit+0x108>
    {
      huart->gState = HAL_UART_STATE_READY;
 8005476:	68fb      	ldr	r3, [r7, #12]
 8005478:	2220      	movs	r2, #32
 800547a:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

      return HAL_TIMEOUT;
 800547e:	2303      	movs	r3, #3
 8005480:	e006      	b.n	8005490 <HAL_UART_Transmit+0x116>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8005482:	68fb      	ldr	r3, [r7, #12]
 8005484:	2220      	movs	r2, #32
 8005486:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

    return HAL_OK;
 800548a:	2300      	movs	r3, #0
 800548c:	e000      	b.n	8005490 <HAL_UART_Transmit+0x116>
  }
  else
  {
    return HAL_BUSY;
 800548e:	2302      	movs	r3, #2
  }
}
 8005490:	4618      	mov	r0, r3
 8005492:	3720      	adds	r7, #32
 8005494:	46bd      	mov	sp, r7
 8005496:	bd80      	pop	{r7, pc}

08005498 <HAL_UART_Receive>:
  * @param Size    Amount of data elements (u8 or u16) to be received.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8005498:	b580      	push	{r7, lr}
 800549a:	b08a      	sub	sp, #40	; 0x28
 800549c:	af02      	add	r7, sp, #8
 800549e:	60f8      	str	r0, [r7, #12]
 80054a0:	60b9      	str	r1, [r7, #8]
 80054a2:	603b      	str	r3, [r7, #0]
 80054a4:	4613      	mov	r3, r2
 80054a6:	80fb      	strh	r3, [r7, #6]
  uint16_t *pdata16bits;
  uint16_t uhMask;
  uint32_t tickstart;

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 80054a8:	68fb      	ldr	r3, [r7, #12]
 80054aa:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80054ae:	2b20      	cmp	r3, #32
 80054b0:	f040 80b6 	bne.w	8005620 <HAL_UART_Receive+0x188>
  {
    if ((pData == NULL) || (Size == 0U))
 80054b4:	68bb      	ldr	r3, [r7, #8]
 80054b6:	2b00      	cmp	r3, #0
 80054b8:	d002      	beq.n	80054c0 <HAL_UART_Receive+0x28>
 80054ba:	88fb      	ldrh	r3, [r7, #6]
 80054bc:	2b00      	cmp	r3, #0
 80054be:	d101      	bne.n	80054c4 <HAL_UART_Receive+0x2c>
    {
      return  HAL_ERROR;
 80054c0:	2301      	movs	r3, #1
 80054c2:	e0ae      	b.n	8005622 <HAL_UART_Receive+0x18a>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80054c4:	68fb      	ldr	r3, [r7, #12]
 80054c6:	2200      	movs	r2, #0
 80054c8:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 80054cc:	68fb      	ldr	r3, [r7, #12]
 80054ce:	2222      	movs	r2, #34	; 0x22
 80054d0:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80054d4:	68fb      	ldr	r3, [r7, #12]
 80054d6:	2200      	movs	r2, #0
 80054d8:	66da      	str	r2, [r3, #108]	; 0x6c

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 80054da:	f7fc f901 	bl	80016e0 <HAL_GetTick>
 80054de:	6178      	str	r0, [r7, #20]

    huart->RxXferSize  = Size;
 80054e0:	68fb      	ldr	r3, [r7, #12]
 80054e2:	88fa      	ldrh	r2, [r7, #6]
 80054e4:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
    huart->RxXferCount = Size;
 80054e8:	68fb      	ldr	r3, [r7, #12]
 80054ea:	88fa      	ldrh	r2, [r7, #6]
 80054ec:	f8a3 205e 	strh.w	r2, [r3, #94]	; 0x5e

    /* Computation of UART mask to apply to RDR register */
    UART_MASK_COMPUTATION(huart);
 80054f0:	68fb      	ldr	r3, [r7, #12]
 80054f2:	689b      	ldr	r3, [r3, #8]
 80054f4:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80054f8:	d10e      	bne.n	8005518 <HAL_UART_Receive+0x80>
 80054fa:	68fb      	ldr	r3, [r7, #12]
 80054fc:	691b      	ldr	r3, [r3, #16]
 80054fe:	2b00      	cmp	r3, #0
 8005500:	d105      	bne.n	800550e <HAL_UART_Receive+0x76>
 8005502:	68fb      	ldr	r3, [r7, #12]
 8005504:	f240 12ff 	movw	r2, #511	; 0x1ff
 8005508:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
 800550c:	e02d      	b.n	800556a <HAL_UART_Receive+0xd2>
 800550e:	68fb      	ldr	r3, [r7, #12]
 8005510:	22ff      	movs	r2, #255	; 0xff
 8005512:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
 8005516:	e028      	b.n	800556a <HAL_UART_Receive+0xd2>
 8005518:	68fb      	ldr	r3, [r7, #12]
 800551a:	689b      	ldr	r3, [r3, #8]
 800551c:	2b00      	cmp	r3, #0
 800551e:	d10d      	bne.n	800553c <HAL_UART_Receive+0xa4>
 8005520:	68fb      	ldr	r3, [r7, #12]
 8005522:	691b      	ldr	r3, [r3, #16]
 8005524:	2b00      	cmp	r3, #0
 8005526:	d104      	bne.n	8005532 <HAL_UART_Receive+0x9a>
 8005528:	68fb      	ldr	r3, [r7, #12]
 800552a:	22ff      	movs	r2, #255	; 0xff
 800552c:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
 8005530:	e01b      	b.n	800556a <HAL_UART_Receive+0xd2>
 8005532:	68fb      	ldr	r3, [r7, #12]
 8005534:	227f      	movs	r2, #127	; 0x7f
 8005536:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
 800553a:	e016      	b.n	800556a <HAL_UART_Receive+0xd2>
 800553c:	68fb      	ldr	r3, [r7, #12]
 800553e:	689b      	ldr	r3, [r3, #8]
 8005540:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8005544:	d10d      	bne.n	8005562 <HAL_UART_Receive+0xca>
 8005546:	68fb      	ldr	r3, [r7, #12]
 8005548:	691b      	ldr	r3, [r3, #16]
 800554a:	2b00      	cmp	r3, #0
 800554c:	d104      	bne.n	8005558 <HAL_UART_Receive+0xc0>
 800554e:	68fb      	ldr	r3, [r7, #12]
 8005550:	227f      	movs	r2, #127	; 0x7f
 8005552:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
 8005556:	e008      	b.n	800556a <HAL_UART_Receive+0xd2>
 8005558:	68fb      	ldr	r3, [r7, #12]
 800555a:	223f      	movs	r2, #63	; 0x3f
 800555c:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
 8005560:	e003      	b.n	800556a <HAL_UART_Receive+0xd2>
 8005562:	68fb      	ldr	r3, [r7, #12]
 8005564:	2200      	movs	r2, #0
 8005566:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
    uhMask = huart->Mask;
 800556a:	68fb      	ldr	r3, [r7, #12]
 800556c:	f8b3 3060 	ldrh.w	r3, [r3, #96]	; 0x60
 8005570:	827b      	strh	r3, [r7, #18]

    /* In case of 9bits/No Parity transfer, pRxData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8005572:	68fb      	ldr	r3, [r7, #12]
 8005574:	689b      	ldr	r3, [r3, #8]
 8005576:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800557a:	d108      	bne.n	800558e <HAL_UART_Receive+0xf6>
 800557c:	68fb      	ldr	r3, [r7, #12]
 800557e:	691b      	ldr	r3, [r3, #16]
 8005580:	2b00      	cmp	r3, #0
 8005582:	d104      	bne.n	800558e <HAL_UART_Receive+0xf6>
    {
      pdata8bits  = NULL;
 8005584:	2300      	movs	r3, #0
 8005586:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 8005588:	68bb      	ldr	r3, [r7, #8]
 800558a:	61bb      	str	r3, [r7, #24]
 800558c:	e003      	b.n	8005596 <HAL_UART_Receive+0xfe>
    }
    else
    {
      pdata8bits  = pData;
 800558e:	68bb      	ldr	r3, [r7, #8]
 8005590:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8005592:	2300      	movs	r3, #0
 8005594:	61bb      	str	r3, [r7, #24]
    }

    /* as long as data have to be received */
    while (huart->RxXferCount > 0U)
 8005596:	e037      	b.n	8005608 <HAL_UART_Receive+0x170>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_RXNE, RESET, tickstart, Timeout) != HAL_OK)
 8005598:	683b      	ldr	r3, [r7, #0]
 800559a:	9300      	str	r3, [sp, #0]
 800559c:	697b      	ldr	r3, [r7, #20]
 800559e:	2200      	movs	r2, #0
 80055a0:	2120      	movs	r1, #32
 80055a2:	68f8      	ldr	r0, [r7, #12]
 80055a4:	f000 ffce 	bl	8006544 <UART_WaitOnFlagUntilTimeout>
 80055a8:	4603      	mov	r3, r0
 80055aa:	2b00      	cmp	r3, #0
 80055ac:	d005      	beq.n	80055ba <HAL_UART_Receive+0x122>
      {
        huart->RxState = HAL_UART_STATE_READY;
 80055ae:	68fb      	ldr	r3, [r7, #12]
 80055b0:	2220      	movs	r2, #32
 80055b2:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c

        return HAL_TIMEOUT;
 80055b6:	2303      	movs	r3, #3
 80055b8:	e033      	b.n	8005622 <HAL_UART_Receive+0x18a>
      }
      if (pdata8bits == NULL)
 80055ba:	69fb      	ldr	r3, [r7, #28]
 80055bc:	2b00      	cmp	r3, #0
 80055be:	d10c      	bne.n	80055da <HAL_UART_Receive+0x142>
      {
        *pdata16bits = (uint16_t)(huart->Instance->RDR & uhMask);
 80055c0:	68fb      	ldr	r3, [r7, #12]
 80055c2:	681b      	ldr	r3, [r3, #0]
 80055c4:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
 80055c6:	b29a      	uxth	r2, r3
 80055c8:	8a7b      	ldrh	r3, [r7, #18]
 80055ca:	4013      	ands	r3, r2
 80055cc:	b29a      	uxth	r2, r3
 80055ce:	69bb      	ldr	r3, [r7, #24]
 80055d0:	801a      	strh	r2, [r3, #0]
        pdata16bits++;
 80055d2:	69bb      	ldr	r3, [r7, #24]
 80055d4:	3302      	adds	r3, #2
 80055d6:	61bb      	str	r3, [r7, #24]
 80055d8:	e00d      	b.n	80055f6 <HAL_UART_Receive+0x15e>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->RDR & (uint8_t)uhMask);
 80055da:	68fb      	ldr	r3, [r7, #12]
 80055dc:	681b      	ldr	r3, [r3, #0]
 80055de:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
 80055e0:	b29b      	uxth	r3, r3
 80055e2:	b2da      	uxtb	r2, r3
 80055e4:	8a7b      	ldrh	r3, [r7, #18]
 80055e6:	b2db      	uxtb	r3, r3
 80055e8:	4013      	ands	r3, r2
 80055ea:	b2da      	uxtb	r2, r3
 80055ec:	69fb      	ldr	r3, [r7, #28]
 80055ee:	701a      	strb	r2, [r3, #0]
        pdata8bits++;
 80055f0:	69fb      	ldr	r3, [r7, #28]
 80055f2:	3301      	adds	r3, #1
 80055f4:	61fb      	str	r3, [r7, #28]
      }
      huart->RxXferCount--;
 80055f6:	68fb      	ldr	r3, [r7, #12]
 80055f8:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 80055fc:	b29b      	uxth	r3, r3
 80055fe:	3b01      	subs	r3, #1
 8005600:	b29a      	uxth	r2, r3
 8005602:	68fb      	ldr	r3, [r7, #12]
 8005604:	f8a3 205e 	strh.w	r2, [r3, #94]	; 0x5e
    while (huart->RxXferCount > 0U)
 8005608:	68fb      	ldr	r3, [r7, #12]
 800560a:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 800560e:	b29b      	uxth	r3, r3
 8005610:	2b00      	cmp	r3, #0
 8005612:	d1c1      	bne.n	8005598 <HAL_UART_Receive+0x100>
    }

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 8005614:	68fb      	ldr	r3, [r7, #12]
 8005616:	2220      	movs	r2, #32
 8005618:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c

    return HAL_OK;
 800561c:	2300      	movs	r3, #0
 800561e:	e000      	b.n	8005622 <HAL_UART_Receive+0x18a>
  }
  else
  {
    return HAL_BUSY;
 8005620:	2302      	movs	r3, #2
  }
}
 8005622:	4618      	mov	r0, r3
 8005624:	3720      	adds	r7, #32
 8005626:	46bd      	mov	sp, r7
 8005628:	bd80      	pop	{r7, pc}
	...

0800562c <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 800562c:	b580      	push	{r7, lr}
 800562e:	b0ba      	sub	sp, #232	; 0xe8
 8005630:	af00      	add	r7, sp, #0
 8005632:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 8005634:	687b      	ldr	r3, [r7, #4]
 8005636:	681b      	ldr	r3, [r3, #0]
 8005638:	69db      	ldr	r3, [r3, #28]
 800563a:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 800563e:	687b      	ldr	r3, [r7, #4]
 8005640:	681b      	ldr	r3, [r3, #0]
 8005642:	681b      	ldr	r3, [r3, #0]
 8005644:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8005648:	687b      	ldr	r3, [r7, #4]
 800564a:	681b      	ldr	r3, [r3, #0]
 800564c:	689b      	ldr	r3, [r3, #8]
 800564e:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 8005652:	f8d7 20e4 	ldr.w	r2, [r7, #228]	; 0xe4
 8005656:	f640 030f 	movw	r3, #2063	; 0x80f
 800565a:	4013      	ands	r3, r2
 800565c:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  if (errorflags == 0U)
 8005660:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8005664:	2b00      	cmp	r3, #0
 8005666:	d11b      	bne.n	80056a0 <HAL_UART_IRQHandler+0x74>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
#if defined(USART_CR1_FIFOEN)
    if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 8005668:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800566c:	f003 0320 	and.w	r3, r3, #32
 8005670:	2b00      	cmp	r3, #0
 8005672:	d015      	beq.n	80056a0 <HAL_UART_IRQHandler+0x74>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 8005674:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8005678:	f003 0320 	and.w	r3, r3, #32
 800567c:	2b00      	cmp	r3, #0
 800567e:	d105      	bne.n	800568c <HAL_UART_IRQHandler+0x60>
            || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 8005680:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8005684:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8005688:	2b00      	cmp	r3, #0
 800568a:	d009      	beq.n	80056a0 <HAL_UART_IRQHandler+0x74>
#else
    if (((isrflags & USART_ISR_RXNE) != 0U)
        && ((cr1its & USART_CR1_RXNEIE) != 0U))
#endif /* USART_CR1_FIFOEN */
    {
      if (huart->RxISR != NULL)
 800568c:	687b      	ldr	r3, [r7, #4]
 800568e:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8005690:	2b00      	cmp	r3, #0
 8005692:	f000 82e3 	beq.w	8005c5c <HAL_UART_IRQHandler+0x630>
      {
        huart->RxISR(huart);
 8005696:	687b      	ldr	r3, [r7, #4]
 8005698:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800569a:	6878      	ldr	r0, [r7, #4]
 800569c:	4798      	blx	r3
      }
      return;
 800569e:	e2dd      	b.n	8005c5c <HAL_UART_IRQHandler+0x630>
    }
  }

  /* If some errors occur */
#if defined(USART_CR1_FIFOEN)
  if ((errorflags != 0U)
 80056a0:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 80056a4:	2b00      	cmp	r3, #0
 80056a6:	f000 8123 	beq.w	80058f0 <HAL_UART_IRQHandler+0x2c4>
      && ((((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)
 80056aa:	f8d7 20dc 	ldr.w	r2, [r7, #220]	; 0xdc
 80056ae:	4b8d      	ldr	r3, [pc, #564]	; (80058e4 <HAL_UART_IRQHandler+0x2b8>)
 80056b0:	4013      	ands	r3, r2
 80056b2:	2b00      	cmp	r3, #0
 80056b4:	d106      	bne.n	80056c4 <HAL_UART_IRQHandler+0x98>
           || ((cr1its & (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U))))
 80056b6:	f8d7 20e0 	ldr.w	r2, [r7, #224]	; 0xe0
 80056ba:	4b8b      	ldr	r3, [pc, #556]	; (80058e8 <HAL_UART_IRQHandler+0x2bc>)
 80056bc:	4013      	ands	r3, r2
 80056be:	2b00      	cmp	r3, #0
 80056c0:	f000 8116 	beq.w	80058f0 <HAL_UART_IRQHandler+0x2c4>
      && (((cr3its & USART_CR3_EIE) != 0U)
          || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U)))
#endif /* USART_CR1_FIFOEN */
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 80056c4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80056c8:	f003 0301 	and.w	r3, r3, #1
 80056cc:	2b00      	cmp	r3, #0
 80056ce:	d011      	beq.n	80056f4 <HAL_UART_IRQHandler+0xc8>
 80056d0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80056d4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80056d8:	2b00      	cmp	r3, #0
 80056da:	d00b      	beq.n	80056f4 <HAL_UART_IRQHandler+0xc8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 80056dc:	687b      	ldr	r3, [r7, #4]
 80056de:	681b      	ldr	r3, [r3, #0]
 80056e0:	2201      	movs	r2, #1
 80056e2:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 80056e4:	687b      	ldr	r3, [r7, #4]
 80056e6:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80056ea:	f043 0201 	orr.w	r2, r3, #1
 80056ee:	687b      	ldr	r3, [r7, #4]
 80056f0:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 80056f4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80056f8:	f003 0302 	and.w	r3, r3, #2
 80056fc:	2b00      	cmp	r3, #0
 80056fe:	d011      	beq.n	8005724 <HAL_UART_IRQHandler+0xf8>
 8005700:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8005704:	f003 0301 	and.w	r3, r3, #1
 8005708:	2b00      	cmp	r3, #0
 800570a:	d00b      	beq.n	8005724 <HAL_UART_IRQHandler+0xf8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 800570c:	687b      	ldr	r3, [r7, #4]
 800570e:	681b      	ldr	r3, [r3, #0]
 8005710:	2202      	movs	r2, #2
 8005712:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8005714:	687b      	ldr	r3, [r7, #4]
 8005716:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800571a:	f043 0204 	orr.w	r2, r3, #4
 800571e:	687b      	ldr	r3, [r7, #4]
 8005720:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8005724:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8005728:	f003 0304 	and.w	r3, r3, #4
 800572c:	2b00      	cmp	r3, #0
 800572e:	d011      	beq.n	8005754 <HAL_UART_IRQHandler+0x128>
 8005730:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8005734:	f003 0301 	and.w	r3, r3, #1
 8005738:	2b00      	cmp	r3, #0
 800573a:	d00b      	beq.n	8005754 <HAL_UART_IRQHandler+0x128>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 800573c:	687b      	ldr	r3, [r7, #4]
 800573e:	681b      	ldr	r3, [r3, #0]
 8005740:	2204      	movs	r2, #4
 8005742:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8005744:	687b      	ldr	r3, [r7, #4]
 8005746:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800574a:	f043 0202 	orr.w	r2, r3, #2
 800574e:	687b      	ldr	r3, [r7, #4]
 8005750:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
#if defined(USART_CR1_FIFOEN)
    if (((isrflags & USART_ISR_ORE) != 0U)
 8005754:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8005758:	f003 0308 	and.w	r3, r3, #8
 800575c:	2b00      	cmp	r3, #0
 800575e:	d017      	beq.n	8005790 <HAL_UART_IRQHandler+0x164>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 8005760:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8005764:	f003 0320 	and.w	r3, r3, #32
 8005768:	2b00      	cmp	r3, #0
 800576a:	d105      	bne.n	8005778 <HAL_UART_IRQHandler+0x14c>
            ((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)))
 800576c:	f8d7 20dc 	ldr.w	r2, [r7, #220]	; 0xdc
 8005770:	4b5c      	ldr	r3, [pc, #368]	; (80058e4 <HAL_UART_IRQHandler+0x2b8>)
 8005772:	4013      	ands	r3, r2
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 8005774:	2b00      	cmp	r3, #0
 8005776:	d00b      	beq.n	8005790 <HAL_UART_IRQHandler+0x164>
    if (((isrflags & USART_ISR_ORE) != 0U)
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
            ((cr3its & USART_CR3_EIE) != 0U)))
#endif /* USART_CR1_FIFOEN */
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8005778:	687b      	ldr	r3, [r7, #4]
 800577a:	681b      	ldr	r3, [r3, #0]
 800577c:	2208      	movs	r2, #8
 800577e:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8005780:	687b      	ldr	r3, [r7, #4]
 8005782:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005786:	f043 0208 	orr.w	r2, r3, #8
 800578a:	687b      	ldr	r3, [r7, #4]
 800578c:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 8005790:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8005794:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8005798:	2b00      	cmp	r3, #0
 800579a:	d012      	beq.n	80057c2 <HAL_UART_IRQHandler+0x196>
 800579c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80057a0:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 80057a4:	2b00      	cmp	r3, #0
 80057a6:	d00c      	beq.n	80057c2 <HAL_UART_IRQHandler+0x196>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 80057a8:	687b      	ldr	r3, [r7, #4]
 80057aa:	681b      	ldr	r3, [r3, #0]
 80057ac:	f44f 6200 	mov.w	r2, #2048	; 0x800
 80057b0:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 80057b2:	687b      	ldr	r3, [r7, #4]
 80057b4:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80057b8:	f043 0220 	orr.w	r2, r3, #32
 80057bc:	687b      	ldr	r3, [r7, #4]
 80057be:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 80057c2:	687b      	ldr	r3, [r7, #4]
 80057c4:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80057c8:	2b00      	cmp	r3, #0
 80057ca:	f000 8249 	beq.w	8005c60 <HAL_UART_IRQHandler+0x634>
    {
      /* UART in mode Receiver --------------------------------------------------*/
#if defined(USART_CR1_FIFOEN)
      if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 80057ce:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80057d2:	f003 0320 	and.w	r3, r3, #32
 80057d6:	2b00      	cmp	r3, #0
 80057d8:	d013      	beq.n	8005802 <HAL_UART_IRQHandler+0x1d6>
          && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 80057da:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80057de:	f003 0320 	and.w	r3, r3, #32
 80057e2:	2b00      	cmp	r3, #0
 80057e4:	d105      	bne.n	80057f2 <HAL_UART_IRQHandler+0x1c6>
              || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 80057e6:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 80057ea:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80057ee:	2b00      	cmp	r3, #0
 80057f0:	d007      	beq.n	8005802 <HAL_UART_IRQHandler+0x1d6>
#else
      if (((isrflags & USART_ISR_RXNE) != 0U)
          && ((cr1its & USART_CR1_RXNEIE) != 0U))
#endif /* USART_CR1_FIFOEN */
      {
        if (huart->RxISR != NULL)
 80057f2:	687b      	ldr	r3, [r7, #4]
 80057f4:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80057f6:	2b00      	cmp	r3, #0
 80057f8:	d003      	beq.n	8005802 <HAL_UART_IRQHandler+0x1d6>
        {
          huart->RxISR(huart);
 80057fa:	687b      	ldr	r3, [r7, #4]
 80057fc:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80057fe:	6878      	ldr	r0, [r7, #4]
 8005800:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 8005802:	687b      	ldr	r3, [r7, #4]
 8005804:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005808:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 800580c:	687b      	ldr	r3, [r7, #4]
 800580e:	681b      	ldr	r3, [r3, #0]
 8005810:	689b      	ldr	r3, [r3, #8]
 8005812:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005816:	2b40      	cmp	r3, #64	; 0x40
 8005818:	d005      	beq.n	8005826 <HAL_UART_IRQHandler+0x1fa>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 800581a:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 800581e:	f003 0328 	and.w	r3, r3, #40	; 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8005822:	2b00      	cmp	r3, #0
 8005824:	d054      	beq.n	80058d0 <HAL_UART_IRQHandler+0x2a4>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8005826:	6878      	ldr	r0, [r7, #4]
 8005828:	f000 fef3 	bl	8006612 <UART_EndRxTransfer>

        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800582c:	687b      	ldr	r3, [r7, #4]
 800582e:	681b      	ldr	r3, [r3, #0]
 8005830:	689b      	ldr	r3, [r3, #8]
 8005832:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005836:	2b40      	cmp	r3, #64	; 0x40
 8005838:	d146      	bne.n	80058c8 <HAL_UART_IRQHandler+0x29c>
        {
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800583a:	687b      	ldr	r3, [r7, #4]
 800583c:	681b      	ldr	r3, [r3, #0]
 800583e:	3308      	adds	r3, #8
 8005840:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005844:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8005848:	e853 3f00 	ldrex	r3, [r3]
 800584c:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   return(result);
 8005850:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8005854:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8005858:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 800585c:	687b      	ldr	r3, [r7, #4]
 800585e:	681b      	ldr	r3, [r3, #0]
 8005860:	3308      	adds	r3, #8
 8005862:	f8d7 20d0 	ldr.w	r2, [r7, #208]	; 0xd0
 8005866:	f8c7 20a8 	str.w	r2, [r7, #168]	; 0xa8
 800586a:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800586e:	f8d7 10a4 	ldr.w	r1, [r7, #164]	; 0xa4
 8005872:	f8d7 20a8 	ldr.w	r2, [r7, #168]	; 0xa8
 8005876:	e841 2300 	strex	r3, r2, [r1]
 800587a:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
   return(result);
 800587e:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 8005882:	2b00      	cmp	r3, #0
 8005884:	d1d9      	bne.n	800583a <HAL_UART_IRQHandler+0x20e>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 8005886:	687b      	ldr	r3, [r7, #4]
 8005888:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800588c:	2b00      	cmp	r3, #0
 800588e:	d017      	beq.n	80058c0 <HAL_UART_IRQHandler+0x294>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8005890:	687b      	ldr	r3, [r7, #4]
 8005892:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8005896:	4a15      	ldr	r2, [pc, #84]	; (80058ec <HAL_UART_IRQHandler+0x2c0>)
 8005898:	639a      	str	r2, [r3, #56]	; 0x38

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 800589a:	687b      	ldr	r3, [r7, #4]
 800589c:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 80058a0:	4618      	mov	r0, r3
 80058a2:	f7fc f989 	bl	8001bb8 <HAL_DMA_Abort_IT>
 80058a6:	4603      	mov	r3, r0
 80058a8:	2b00      	cmp	r3, #0
 80058aa:	d019      	beq.n	80058e0 <HAL_UART_IRQHandler+0x2b4>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 80058ac:	687b      	ldr	r3, [r7, #4]
 80058ae:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 80058b2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80058b4:	687a      	ldr	r2, [r7, #4]
 80058b6:	f8d2 2080 	ldr.w	r2, [r2, #128]	; 0x80
 80058ba:	4610      	mov	r0, r2
 80058bc:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80058be:	e00f      	b.n	80058e0 <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 80058c0:	6878      	ldr	r0, [r7, #4]
 80058c2:	f000 f9e1 	bl	8005c88 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80058c6:	e00b      	b.n	80058e0 <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 80058c8:	6878      	ldr	r0, [r7, #4]
 80058ca:	f000 f9dd 	bl	8005c88 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80058ce:	e007      	b.n	80058e0 <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 80058d0:	6878      	ldr	r0, [r7, #4]
 80058d2:	f000 f9d9 	bl	8005c88 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 80058d6:	687b      	ldr	r3, [r7, #4]
 80058d8:	2200      	movs	r2, #0
 80058da:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
      }
    }
    return;
 80058de:	e1bf      	b.n	8005c60 <HAL_UART_IRQHandler+0x634>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80058e0:	bf00      	nop
    return;
 80058e2:	e1bd      	b.n	8005c60 <HAL_UART_IRQHandler+0x634>
 80058e4:	10000001 	.word	0x10000001
 80058e8:	04000120 	.word	0x04000120
 80058ec:	080066df 	.word	0x080066df

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80058f0:	687b      	ldr	r3, [r7, #4]
 80058f2:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80058f4:	2b01      	cmp	r3, #1
 80058f6:	f040 8153 	bne.w	8005ba0 <HAL_UART_IRQHandler+0x574>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 80058fa:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80058fe:	f003 0310 	and.w	r3, r3, #16
 8005902:	2b00      	cmp	r3, #0
 8005904:	f000 814c 	beq.w	8005ba0 <HAL_UART_IRQHandler+0x574>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 8005908:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800590c:	f003 0310 	and.w	r3, r3, #16
 8005910:	2b00      	cmp	r3, #0
 8005912:	f000 8145 	beq.w	8005ba0 <HAL_UART_IRQHandler+0x574>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8005916:	687b      	ldr	r3, [r7, #4]
 8005918:	681b      	ldr	r3, [r3, #0]
 800591a:	2210      	movs	r2, #16
 800591c:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800591e:	687b      	ldr	r3, [r7, #4]
 8005920:	681b      	ldr	r3, [r3, #0]
 8005922:	689b      	ldr	r3, [r3, #8]
 8005924:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005928:	2b40      	cmp	r3, #64	; 0x40
 800592a:	f040 80bb 	bne.w	8005aa4 <HAL_UART_IRQHandler+0x478>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 800592e:	687b      	ldr	r3, [r7, #4]
 8005930:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8005934:	681b      	ldr	r3, [r3, #0]
 8005936:	685b      	ldr	r3, [r3, #4]
 8005938:	f8a7 30be 	strh.w	r3, [r7, #190]	; 0xbe
      if ((nb_remaining_rx_data > 0U)
 800593c:	f8b7 30be 	ldrh.w	r3, [r7, #190]	; 0xbe
 8005940:	2b00      	cmp	r3, #0
 8005942:	f000 818f 	beq.w	8005c64 <HAL_UART_IRQHandler+0x638>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8005946:	687b      	ldr	r3, [r7, #4]
 8005948:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 800594c:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 8005950:	429a      	cmp	r2, r3
 8005952:	f080 8187 	bcs.w	8005c64 <HAL_UART_IRQHandler+0x638>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8005956:	687b      	ldr	r3, [r7, #4]
 8005958:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 800595c:	f8a3 205e 	strh.w	r2, [r3, #94]	; 0x5e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (HAL_IS_BIT_CLR(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 8005960:	687b      	ldr	r3, [r7, #4]
 8005962:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8005966:	681b      	ldr	r3, [r3, #0]
 8005968:	681b      	ldr	r3, [r3, #0]
 800596a:	f003 0320 	and.w	r3, r3, #32
 800596e:	2b00      	cmp	r3, #0
 8005970:	f040 8087 	bne.w	8005a82 <HAL_UART_IRQHandler+0x456>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8005974:	687b      	ldr	r3, [r7, #4]
 8005976:	681b      	ldr	r3, [r3, #0]
 8005978:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800597c:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8005980:	e853 3f00 	ldrex	r3, [r3]
 8005984:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
   return(result);
 8005988:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 800598c:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8005990:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8005994:	687b      	ldr	r3, [r7, #4]
 8005996:	681b      	ldr	r3, [r3, #0]
 8005998:	461a      	mov	r2, r3
 800599a:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 800599e:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
 80059a2:	f8c7 2090 	str.w	r2, [r7, #144]	; 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80059a6:	f8d7 1090 	ldr.w	r1, [r7, #144]	; 0x90
 80059aa:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 80059ae:	e841 2300 	strex	r3, r2, [r1]
 80059b2:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   return(result);
 80059b6:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 80059ba:	2b00      	cmp	r3, #0
 80059bc:	d1da      	bne.n	8005974 <HAL_UART_IRQHandler+0x348>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80059be:	687b      	ldr	r3, [r7, #4]
 80059c0:	681b      	ldr	r3, [r3, #0]
 80059c2:	3308      	adds	r3, #8
 80059c4:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80059c6:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80059c8:	e853 3f00 	ldrex	r3, [r3]
 80059cc:	673b      	str	r3, [r7, #112]	; 0x70
   return(result);
 80059ce:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 80059d0:	f023 0301 	bic.w	r3, r3, #1
 80059d4:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 80059d8:	687b      	ldr	r3, [r7, #4]
 80059da:	681b      	ldr	r3, [r3, #0]
 80059dc:	3308      	adds	r3, #8
 80059de:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 80059e2:	f8c7 2080 	str.w	r2, [r7, #128]	; 0x80
 80059e6:	67fb      	str	r3, [r7, #124]	; 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80059e8:	6ff9      	ldr	r1, [r7, #124]	; 0x7c
 80059ea:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 80059ee:	e841 2300 	strex	r3, r2, [r1]
 80059f2:	67bb      	str	r3, [r7, #120]	; 0x78
   return(result);
 80059f4:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 80059f6:	2b00      	cmp	r3, #0
 80059f8:	d1e1      	bne.n	80059be <HAL_UART_IRQHandler+0x392>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80059fa:	687b      	ldr	r3, [r7, #4]
 80059fc:	681b      	ldr	r3, [r3, #0]
 80059fe:	3308      	adds	r3, #8
 8005a00:	663b      	str	r3, [r7, #96]	; 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005a02:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8005a04:	e853 3f00 	ldrex	r3, [r3]
 8005a08:	65fb      	str	r3, [r7, #92]	; 0x5c
   return(result);
 8005a0a:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8005a0c:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8005a10:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 8005a14:	687b      	ldr	r3, [r7, #4]
 8005a16:	681b      	ldr	r3, [r3, #0]
 8005a18:	3308      	adds	r3, #8
 8005a1a:	f8d7 20b0 	ldr.w	r2, [r7, #176]	; 0xb0
 8005a1e:	66fa      	str	r2, [r7, #108]	; 0x6c
 8005a20:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005a22:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 8005a24:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 8005a26:	e841 2300 	strex	r3, r2, [r1]
 8005a2a:	667b      	str	r3, [r7, #100]	; 0x64
   return(result);
 8005a2c:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8005a2e:	2b00      	cmp	r3, #0
 8005a30:	d1e3      	bne.n	80059fa <HAL_UART_IRQHandler+0x3ce>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8005a32:	687b      	ldr	r3, [r7, #4]
 8005a34:	2220      	movs	r2, #32
 8005a36:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005a3a:	687b      	ldr	r3, [r7, #4]
 8005a3c:	2200      	movs	r2, #0
 8005a3e:	66da      	str	r2, [r3, #108]	; 0x6c

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005a40:	687b      	ldr	r3, [r7, #4]
 8005a42:	681b      	ldr	r3, [r3, #0]
 8005a44:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005a46:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8005a48:	e853 3f00 	ldrex	r3, [r3]
 8005a4c:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 8005a4e:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8005a50:	f023 0310 	bic.w	r3, r3, #16
 8005a54:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 8005a58:	687b      	ldr	r3, [r7, #4]
 8005a5a:	681b      	ldr	r3, [r3, #0]
 8005a5c:	461a      	mov	r2, r3
 8005a5e:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8005a62:	65bb      	str	r3, [r7, #88]	; 0x58
 8005a64:	657a      	str	r2, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005a66:	6d79      	ldr	r1, [r7, #84]	; 0x54
 8005a68:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8005a6a:	e841 2300 	strex	r3, r2, [r1]
 8005a6e:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 8005a70:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8005a72:	2b00      	cmp	r3, #0
 8005a74:	d1e4      	bne.n	8005a40 <HAL_UART_IRQHandler+0x414>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8005a76:	687b      	ldr	r3, [r7, #4]
 8005a78:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8005a7c:	4618      	mov	r0, r3
 8005a7e:	f7fc f83f 	bl	8001b00 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8005a82:	687b      	ldr	r3, [r7, #4]
 8005a84:	2202      	movs	r2, #2
 8005a86:	671a      	str	r2, [r3, #112]	; 0x70
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8005a88:	687b      	ldr	r3, [r7, #4]
 8005a8a:	f8b3 205c 	ldrh.w	r2, [r3, #92]	; 0x5c
 8005a8e:	687b      	ldr	r3, [r7, #4]
 8005a90:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 8005a94:	b29b      	uxth	r3, r3
 8005a96:	1ad3      	subs	r3, r2, r3
 8005a98:	b29b      	uxth	r3, r3
 8005a9a:	4619      	mov	r1, r3
 8005a9c:	6878      	ldr	r0, [r7, #4]
 8005a9e:	f000 f8fd 	bl	8005c9c <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 8005aa2:	e0df      	b.n	8005c64 <HAL_UART_IRQHandler+0x638>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8005aa4:	687b      	ldr	r3, [r7, #4]
 8005aa6:	f8b3 205c 	ldrh.w	r2, [r3, #92]	; 0x5c
 8005aaa:	687b      	ldr	r3, [r7, #4]
 8005aac:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 8005ab0:	b29b      	uxth	r3, r3
 8005ab2:	1ad3      	subs	r3, r2, r3
 8005ab4:	f8a7 30ce 	strh.w	r3, [r7, #206]	; 0xce
      if ((huart->RxXferCount > 0U)
 8005ab8:	687b      	ldr	r3, [r7, #4]
 8005aba:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 8005abe:	b29b      	uxth	r3, r3
 8005ac0:	2b00      	cmp	r3, #0
 8005ac2:	f000 80d1 	beq.w	8005c68 <HAL_UART_IRQHandler+0x63c>
          && (nb_rx_data > 0U))
 8005ac6:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 8005aca:	2b00      	cmp	r3, #0
 8005acc:	f000 80cc 	beq.w	8005c68 <HAL_UART_IRQHandler+0x63c>
      {
#if defined(USART_CR1_FIFOEN)
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8005ad0:	687b      	ldr	r3, [r7, #4]
 8005ad2:	681b      	ldr	r3, [r3, #0]
 8005ad4:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005ad6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005ad8:	e853 3f00 	ldrex	r3, [r3]
 8005adc:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 8005ade:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005ae0:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8005ae4:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 8005ae8:	687b      	ldr	r3, [r7, #4]
 8005aea:	681b      	ldr	r3, [r3, #0]
 8005aec:	461a      	mov	r2, r3
 8005aee:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 8005af2:	647b      	str	r3, [r7, #68]	; 0x44
 8005af4:	643a      	str	r2, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005af6:	6c39      	ldr	r1, [r7, #64]	; 0x40
 8005af8:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8005afa:	e841 2300 	strex	r3, r2, [r1]
 8005afe:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 8005b00:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8005b02:	2b00      	cmp	r3, #0
 8005b04:	d1e4      	bne.n	8005ad0 <HAL_UART_IRQHandler+0x4a4>

        /* Disable the UART Error Interrupt:(Frame error, noise error, overrun error) and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8005b06:	687b      	ldr	r3, [r7, #4]
 8005b08:	681b      	ldr	r3, [r3, #0]
 8005b0a:	3308      	adds	r3, #8
 8005b0c:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005b0e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005b10:	e853 3f00 	ldrex	r3, [r3]
 8005b14:	623b      	str	r3, [r7, #32]
   return(result);
 8005b16:	6a3b      	ldr	r3, [r7, #32]
 8005b18:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8005b1c:	f023 0301 	bic.w	r3, r3, #1
 8005b20:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 8005b24:	687b      	ldr	r3, [r7, #4]
 8005b26:	681b      	ldr	r3, [r3, #0]
 8005b28:	3308      	adds	r3, #8
 8005b2a:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 8005b2e:	633a      	str	r2, [r7, #48]	; 0x30
 8005b30:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005b32:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8005b34:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8005b36:	e841 2300 	strex	r3, r2, [r1]
 8005b3a:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8005b3c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005b3e:	2b00      	cmp	r3, #0
 8005b40:	d1e1      	bne.n	8005b06 <HAL_UART_IRQHandler+0x4da>
        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
#endif /* USART_CR1_FIFOEN */

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8005b42:	687b      	ldr	r3, [r7, #4]
 8005b44:	2220      	movs	r2, #32
 8005b46:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005b4a:	687b      	ldr	r3, [r7, #4]
 8005b4c:	2200      	movs	r2, #0
 8005b4e:	66da      	str	r2, [r3, #108]	; 0x6c

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 8005b50:	687b      	ldr	r3, [r7, #4]
 8005b52:	2200      	movs	r2, #0
 8005b54:	675a      	str	r2, [r3, #116]	; 0x74

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005b56:	687b      	ldr	r3, [r7, #4]
 8005b58:	681b      	ldr	r3, [r3, #0]
 8005b5a:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005b5c:	693b      	ldr	r3, [r7, #16]
 8005b5e:	e853 3f00 	ldrex	r3, [r3]
 8005b62:	60fb      	str	r3, [r7, #12]
   return(result);
 8005b64:	68fb      	ldr	r3, [r7, #12]
 8005b66:	f023 0310 	bic.w	r3, r3, #16
 8005b6a:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 8005b6e:	687b      	ldr	r3, [r7, #4]
 8005b70:	681b      	ldr	r3, [r3, #0]
 8005b72:	461a      	mov	r2, r3
 8005b74:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 8005b78:	61fb      	str	r3, [r7, #28]
 8005b7a:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005b7c:	69b9      	ldr	r1, [r7, #24]
 8005b7e:	69fa      	ldr	r2, [r7, #28]
 8005b80:	e841 2300 	strex	r3, r2, [r1]
 8005b84:	617b      	str	r3, [r7, #20]
   return(result);
 8005b86:	697b      	ldr	r3, [r7, #20]
 8005b88:	2b00      	cmp	r3, #0
 8005b8a:	d1e4      	bne.n	8005b56 <HAL_UART_IRQHandler+0x52a>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8005b8c:	687b      	ldr	r3, [r7, #4]
 8005b8e:	2202      	movs	r2, #2
 8005b90:	671a      	str	r2, [r3, #112]	; 0x70
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8005b92:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 8005b96:	4619      	mov	r1, r3
 8005b98:	6878      	ldr	r0, [r7, #4]
 8005b9a:	f000 f87f 	bl	8005c9c <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 8005b9e:	e063      	b.n	8005c68 <HAL_UART_IRQHandler+0x63c>
    }
  }

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 8005ba0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8005ba4:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8005ba8:	2b00      	cmp	r3, #0
 8005baa:	d00e      	beq.n	8005bca <HAL_UART_IRQHandler+0x59e>
 8005bac:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8005bb0:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8005bb4:	2b00      	cmp	r3, #0
 8005bb6:	d008      	beq.n	8005bca <HAL_UART_IRQHandler+0x59e>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 8005bb8:	687b      	ldr	r3, [r7, #4]
 8005bba:	681b      	ldr	r3, [r3, #0]
 8005bbc:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
 8005bc0:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 8005bc2:	6878      	ldr	r0, [r7, #4]
 8005bc4:	f000 fdcc 	bl	8006760 <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8005bc8:	e051      	b.n	8005c6e <HAL_UART_IRQHandler+0x642>
  }

  /* UART in mode Transmitter ------------------------------------------------*/
#if defined(USART_CR1_FIFOEN)
  if (((isrflags & USART_ISR_TXE_TXFNF) != 0U)
 8005bca:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8005bce:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005bd2:	2b00      	cmp	r3, #0
 8005bd4:	d014      	beq.n	8005c00 <HAL_UART_IRQHandler+0x5d4>
      && (((cr1its & USART_CR1_TXEIE_TXFNFIE) != 0U)
 8005bd6:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8005bda:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005bde:	2b00      	cmp	r3, #0
 8005be0:	d105      	bne.n	8005bee <HAL_UART_IRQHandler+0x5c2>
          || ((cr3its & USART_CR3_TXFTIE) != 0U)))
 8005be2:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8005be6:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8005bea:	2b00      	cmp	r3, #0
 8005bec:	d008      	beq.n	8005c00 <HAL_UART_IRQHandler+0x5d4>
#else
  if (((isrflags & USART_ISR_TXE) != 0U)
      && ((cr1its & USART_CR1_TXEIE) != 0U))
#endif /* USART_CR1_FIFOEN */
  {
    if (huart->TxISR != NULL)
 8005bee:	687b      	ldr	r3, [r7, #4]
 8005bf0:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8005bf2:	2b00      	cmp	r3, #0
 8005bf4:	d03a      	beq.n	8005c6c <HAL_UART_IRQHandler+0x640>
    {
      huart->TxISR(huart);
 8005bf6:	687b      	ldr	r3, [r7, #4]
 8005bf8:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8005bfa:	6878      	ldr	r0, [r7, #4]
 8005bfc:	4798      	blx	r3
    }
    return;
 8005bfe:	e035      	b.n	8005c6c <HAL_UART_IRQHandler+0x640>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 8005c00:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8005c04:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005c08:	2b00      	cmp	r3, #0
 8005c0a:	d009      	beq.n	8005c20 <HAL_UART_IRQHandler+0x5f4>
 8005c0c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8005c10:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005c14:	2b00      	cmp	r3, #0
 8005c16:	d003      	beq.n	8005c20 <HAL_UART_IRQHandler+0x5f4>
  {
    UART_EndTransmit_IT(huart);
 8005c18:	6878      	ldr	r0, [r7, #4]
 8005c1a:	f000 fd76 	bl	800670a <UART_EndTransmit_IT>
    return;
 8005c1e:	e026      	b.n	8005c6e <HAL_UART_IRQHandler+0x642>
  }

#if defined(USART_CR1_FIFOEN)
  /* UART TX Fifo Empty occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_TXFE) != 0U) && ((cr1its & USART_CR1_TXFEIE) != 0U))
 8005c20:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8005c24:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8005c28:	2b00      	cmp	r3, #0
 8005c2a:	d009      	beq.n	8005c40 <HAL_UART_IRQHandler+0x614>
 8005c2c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8005c30:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 8005c34:	2b00      	cmp	r3, #0
 8005c36:	d003      	beq.n	8005c40 <HAL_UART_IRQHandler+0x614>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Tx Fifo Empty Callback */
    huart->TxFifoEmptyCallback(huart);
#else
    /* Call legacy weak Tx Fifo Empty Callback */
    HAL_UARTEx_TxFifoEmptyCallback(huart);
 8005c38:	6878      	ldr	r0, [r7, #4]
 8005c3a:	f000 fda5 	bl	8006788 <HAL_UARTEx_TxFifoEmptyCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8005c3e:	e016      	b.n	8005c6e <HAL_UART_IRQHandler+0x642>
  }

  /* UART RX Fifo Full occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_RXFF) != 0U) && ((cr1its & USART_CR1_RXFFIE) != 0U))
 8005c40:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8005c44:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8005c48:	2b00      	cmp	r3, #0
 8005c4a:	d010      	beq.n	8005c6e <HAL_UART_IRQHandler+0x642>
 8005c4c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8005c50:	2b00      	cmp	r3, #0
 8005c52:	da0c      	bge.n	8005c6e <HAL_UART_IRQHandler+0x642>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Rx Fifo Full Callback */
    huart->RxFifoFullCallback(huart);
#else
    /* Call legacy weak Rx Fifo Full Callback */
    HAL_UARTEx_RxFifoFullCallback(huart);
 8005c54:	6878      	ldr	r0, [r7, #4]
 8005c56:	f000 fd8d 	bl	8006774 <HAL_UARTEx_RxFifoFullCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8005c5a:	e008      	b.n	8005c6e <HAL_UART_IRQHandler+0x642>
      return;
 8005c5c:	bf00      	nop
 8005c5e:	e006      	b.n	8005c6e <HAL_UART_IRQHandler+0x642>
    return;
 8005c60:	bf00      	nop
 8005c62:	e004      	b.n	8005c6e <HAL_UART_IRQHandler+0x642>
      return;
 8005c64:	bf00      	nop
 8005c66:	e002      	b.n	8005c6e <HAL_UART_IRQHandler+0x642>
      return;
 8005c68:	bf00      	nop
 8005c6a:	e000      	b.n	8005c6e <HAL_UART_IRQHandler+0x642>
    return;
 8005c6c:	bf00      	nop
  }
#endif /* USART_CR1_FIFOEN */
}
 8005c6e:	37e8      	adds	r7, #232	; 0xe8
 8005c70:	46bd      	mov	sp, r7
 8005c72:	bd80      	pop	{r7, pc}

08005c74 <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8005c74:	b480      	push	{r7}
 8005c76:	b083      	sub	sp, #12
 8005c78:	af00      	add	r7, sp, #0
 8005c7a:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 8005c7c:	bf00      	nop
 8005c7e:	370c      	adds	r7, #12
 8005c80:	46bd      	mov	sp, r7
 8005c82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c86:	4770      	bx	lr

08005c88 <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8005c88:	b480      	push	{r7}
 8005c8a:	b083      	sub	sp, #12
 8005c8c:	af00      	add	r7, sp, #0
 8005c8e:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 8005c90:	bf00      	nop
 8005c92:	370c      	adds	r7, #12
 8005c94:	46bd      	mov	sp, r7
 8005c96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c9a:	4770      	bx	lr

08005c9c <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8005c9c:	b480      	push	{r7}
 8005c9e:	b083      	sub	sp, #12
 8005ca0:	af00      	add	r7, sp, #0
 8005ca2:	6078      	str	r0, [r7, #4]
 8005ca4:	460b      	mov	r3, r1
 8005ca6:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8005ca8:	bf00      	nop
 8005caa:	370c      	adds	r7, #12
 8005cac:	46bd      	mov	sp, r7
 8005cae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005cb2:	4770      	bx	lr

08005cb4 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8005cb4:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8005cb8:	b08c      	sub	sp, #48	; 0x30
 8005cba:	af00      	add	r7, sp, #0
 8005cbc:	6178      	str	r0, [r7, #20]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8005cbe:	2300      	movs	r3, #0
 8005cc0:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8005cc4:	697b      	ldr	r3, [r7, #20]
 8005cc6:	689a      	ldr	r2, [r3, #8]
 8005cc8:	697b      	ldr	r3, [r7, #20]
 8005cca:	691b      	ldr	r3, [r3, #16]
 8005ccc:	431a      	orrs	r2, r3
 8005cce:	697b      	ldr	r3, [r7, #20]
 8005cd0:	695b      	ldr	r3, [r3, #20]
 8005cd2:	431a      	orrs	r2, r3
 8005cd4:	697b      	ldr	r3, [r7, #20]
 8005cd6:	69db      	ldr	r3, [r3, #28]
 8005cd8:	4313      	orrs	r3, r2
 8005cda:	62fb      	str	r3, [r7, #44]	; 0x2c
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8005cdc:	697b      	ldr	r3, [r7, #20]
 8005cde:	681b      	ldr	r3, [r3, #0]
 8005ce0:	681a      	ldr	r2, [r3, #0]
 8005ce2:	4baa      	ldr	r3, [pc, #680]	; (8005f8c <UART_SetConfig+0x2d8>)
 8005ce4:	4013      	ands	r3, r2
 8005ce6:	697a      	ldr	r2, [r7, #20]
 8005ce8:	6812      	ldr	r2, [r2, #0]
 8005cea:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8005cec:	430b      	orrs	r3, r1
 8005cee:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8005cf0:	697b      	ldr	r3, [r7, #20]
 8005cf2:	681b      	ldr	r3, [r3, #0]
 8005cf4:	685b      	ldr	r3, [r3, #4]
 8005cf6:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8005cfa:	697b      	ldr	r3, [r7, #20]
 8005cfc:	68da      	ldr	r2, [r3, #12]
 8005cfe:	697b      	ldr	r3, [r7, #20]
 8005d00:	681b      	ldr	r3, [r3, #0]
 8005d02:	430a      	orrs	r2, r1
 8005d04:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8005d06:	697b      	ldr	r3, [r7, #20]
 8005d08:	699b      	ldr	r3, [r3, #24]
 8005d0a:	62fb      	str	r3, [r7, #44]	; 0x2c

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8005d0c:	697b      	ldr	r3, [r7, #20]
 8005d0e:	681b      	ldr	r3, [r3, #0]
 8005d10:	4a9f      	ldr	r2, [pc, #636]	; (8005f90 <UART_SetConfig+0x2dc>)
 8005d12:	4293      	cmp	r3, r2
 8005d14:	d004      	beq.n	8005d20 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8005d16:	697b      	ldr	r3, [r7, #20]
 8005d18:	6a1b      	ldr	r3, [r3, #32]
 8005d1a:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8005d1c:	4313      	orrs	r3, r2
 8005d1e:	62fb      	str	r3, [r7, #44]	; 0x2c
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8005d20:	697b      	ldr	r3, [r7, #20]
 8005d22:	681b      	ldr	r3, [r3, #0]
 8005d24:	689b      	ldr	r3, [r3, #8]
 8005d26:	f023 436e 	bic.w	r3, r3, #3992977408	; 0xee000000
 8005d2a:	f423 6330 	bic.w	r3, r3, #2816	; 0xb00
 8005d2e:	697a      	ldr	r2, [r7, #20]
 8005d30:	6812      	ldr	r2, [r2, #0]
 8005d32:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8005d34:	430b      	orrs	r3, r1
 8005d36:	6093      	str	r3, [r2, #8]

#if defined(USART_PRESC_PRESCALER)
  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 8005d38:	697b      	ldr	r3, [r7, #20]
 8005d3a:	681b      	ldr	r3, [r3, #0]
 8005d3c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005d3e:	f023 010f 	bic.w	r1, r3, #15
 8005d42:	697b      	ldr	r3, [r7, #20]
 8005d44:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8005d46:	697b      	ldr	r3, [r7, #20]
 8005d48:	681b      	ldr	r3, [r3, #0]
 8005d4a:	430a      	orrs	r2, r1
 8005d4c:	62da      	str	r2, [r3, #44]	; 0x2c
#endif /* USART_PRESC_PRESCALER */

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8005d4e:	697b      	ldr	r3, [r7, #20]
 8005d50:	681b      	ldr	r3, [r3, #0]
 8005d52:	4a90      	ldr	r2, [pc, #576]	; (8005f94 <UART_SetConfig+0x2e0>)
 8005d54:	4293      	cmp	r3, r2
 8005d56:	d125      	bne.n	8005da4 <UART_SetConfig+0xf0>
 8005d58:	4b8f      	ldr	r3, [pc, #572]	; (8005f98 <UART_SetConfig+0x2e4>)
 8005d5a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005d5e:	f003 0303 	and.w	r3, r3, #3
 8005d62:	2b03      	cmp	r3, #3
 8005d64:	d81a      	bhi.n	8005d9c <UART_SetConfig+0xe8>
 8005d66:	a201      	add	r2, pc, #4	; (adr r2, 8005d6c <UART_SetConfig+0xb8>)
 8005d68:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005d6c:	08005d7d 	.word	0x08005d7d
 8005d70:	08005d8d 	.word	0x08005d8d
 8005d74:	08005d85 	.word	0x08005d85
 8005d78:	08005d95 	.word	0x08005d95
 8005d7c:	2301      	movs	r3, #1
 8005d7e:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8005d82:	e116      	b.n	8005fb2 <UART_SetConfig+0x2fe>
 8005d84:	2302      	movs	r3, #2
 8005d86:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8005d8a:	e112      	b.n	8005fb2 <UART_SetConfig+0x2fe>
 8005d8c:	2304      	movs	r3, #4
 8005d8e:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8005d92:	e10e      	b.n	8005fb2 <UART_SetConfig+0x2fe>
 8005d94:	2308      	movs	r3, #8
 8005d96:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8005d9a:	e10a      	b.n	8005fb2 <UART_SetConfig+0x2fe>
 8005d9c:	2310      	movs	r3, #16
 8005d9e:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8005da2:	e106      	b.n	8005fb2 <UART_SetConfig+0x2fe>
 8005da4:	697b      	ldr	r3, [r7, #20]
 8005da6:	681b      	ldr	r3, [r3, #0]
 8005da8:	4a7c      	ldr	r2, [pc, #496]	; (8005f9c <UART_SetConfig+0x2e8>)
 8005daa:	4293      	cmp	r3, r2
 8005dac:	d138      	bne.n	8005e20 <UART_SetConfig+0x16c>
 8005dae:	4b7a      	ldr	r3, [pc, #488]	; (8005f98 <UART_SetConfig+0x2e4>)
 8005db0:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005db4:	f003 030c 	and.w	r3, r3, #12
 8005db8:	2b0c      	cmp	r3, #12
 8005dba:	d82d      	bhi.n	8005e18 <UART_SetConfig+0x164>
 8005dbc:	a201      	add	r2, pc, #4	; (adr r2, 8005dc4 <UART_SetConfig+0x110>)
 8005dbe:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005dc2:	bf00      	nop
 8005dc4:	08005df9 	.word	0x08005df9
 8005dc8:	08005e19 	.word	0x08005e19
 8005dcc:	08005e19 	.word	0x08005e19
 8005dd0:	08005e19 	.word	0x08005e19
 8005dd4:	08005e09 	.word	0x08005e09
 8005dd8:	08005e19 	.word	0x08005e19
 8005ddc:	08005e19 	.word	0x08005e19
 8005de0:	08005e19 	.word	0x08005e19
 8005de4:	08005e01 	.word	0x08005e01
 8005de8:	08005e19 	.word	0x08005e19
 8005dec:	08005e19 	.word	0x08005e19
 8005df0:	08005e19 	.word	0x08005e19
 8005df4:	08005e11 	.word	0x08005e11
 8005df8:	2300      	movs	r3, #0
 8005dfa:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8005dfe:	e0d8      	b.n	8005fb2 <UART_SetConfig+0x2fe>
 8005e00:	2302      	movs	r3, #2
 8005e02:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8005e06:	e0d4      	b.n	8005fb2 <UART_SetConfig+0x2fe>
 8005e08:	2304      	movs	r3, #4
 8005e0a:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8005e0e:	e0d0      	b.n	8005fb2 <UART_SetConfig+0x2fe>
 8005e10:	2308      	movs	r3, #8
 8005e12:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8005e16:	e0cc      	b.n	8005fb2 <UART_SetConfig+0x2fe>
 8005e18:	2310      	movs	r3, #16
 8005e1a:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8005e1e:	e0c8      	b.n	8005fb2 <UART_SetConfig+0x2fe>
 8005e20:	697b      	ldr	r3, [r7, #20]
 8005e22:	681b      	ldr	r3, [r3, #0]
 8005e24:	4a5e      	ldr	r2, [pc, #376]	; (8005fa0 <UART_SetConfig+0x2ec>)
 8005e26:	4293      	cmp	r3, r2
 8005e28:	d125      	bne.n	8005e76 <UART_SetConfig+0x1c2>
 8005e2a:	4b5b      	ldr	r3, [pc, #364]	; (8005f98 <UART_SetConfig+0x2e4>)
 8005e2c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005e30:	f003 0330 	and.w	r3, r3, #48	; 0x30
 8005e34:	2b30      	cmp	r3, #48	; 0x30
 8005e36:	d016      	beq.n	8005e66 <UART_SetConfig+0x1b2>
 8005e38:	2b30      	cmp	r3, #48	; 0x30
 8005e3a:	d818      	bhi.n	8005e6e <UART_SetConfig+0x1ba>
 8005e3c:	2b20      	cmp	r3, #32
 8005e3e:	d00a      	beq.n	8005e56 <UART_SetConfig+0x1a2>
 8005e40:	2b20      	cmp	r3, #32
 8005e42:	d814      	bhi.n	8005e6e <UART_SetConfig+0x1ba>
 8005e44:	2b00      	cmp	r3, #0
 8005e46:	d002      	beq.n	8005e4e <UART_SetConfig+0x19a>
 8005e48:	2b10      	cmp	r3, #16
 8005e4a:	d008      	beq.n	8005e5e <UART_SetConfig+0x1aa>
 8005e4c:	e00f      	b.n	8005e6e <UART_SetConfig+0x1ba>
 8005e4e:	2300      	movs	r3, #0
 8005e50:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8005e54:	e0ad      	b.n	8005fb2 <UART_SetConfig+0x2fe>
 8005e56:	2302      	movs	r3, #2
 8005e58:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8005e5c:	e0a9      	b.n	8005fb2 <UART_SetConfig+0x2fe>
 8005e5e:	2304      	movs	r3, #4
 8005e60:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8005e64:	e0a5      	b.n	8005fb2 <UART_SetConfig+0x2fe>
 8005e66:	2308      	movs	r3, #8
 8005e68:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8005e6c:	e0a1      	b.n	8005fb2 <UART_SetConfig+0x2fe>
 8005e6e:	2310      	movs	r3, #16
 8005e70:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8005e74:	e09d      	b.n	8005fb2 <UART_SetConfig+0x2fe>
 8005e76:	697b      	ldr	r3, [r7, #20]
 8005e78:	681b      	ldr	r3, [r3, #0]
 8005e7a:	4a4a      	ldr	r2, [pc, #296]	; (8005fa4 <UART_SetConfig+0x2f0>)
 8005e7c:	4293      	cmp	r3, r2
 8005e7e:	d125      	bne.n	8005ecc <UART_SetConfig+0x218>
 8005e80:	4b45      	ldr	r3, [pc, #276]	; (8005f98 <UART_SetConfig+0x2e4>)
 8005e82:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005e86:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
 8005e8a:	2bc0      	cmp	r3, #192	; 0xc0
 8005e8c:	d016      	beq.n	8005ebc <UART_SetConfig+0x208>
 8005e8e:	2bc0      	cmp	r3, #192	; 0xc0
 8005e90:	d818      	bhi.n	8005ec4 <UART_SetConfig+0x210>
 8005e92:	2b80      	cmp	r3, #128	; 0x80
 8005e94:	d00a      	beq.n	8005eac <UART_SetConfig+0x1f8>
 8005e96:	2b80      	cmp	r3, #128	; 0x80
 8005e98:	d814      	bhi.n	8005ec4 <UART_SetConfig+0x210>
 8005e9a:	2b00      	cmp	r3, #0
 8005e9c:	d002      	beq.n	8005ea4 <UART_SetConfig+0x1f0>
 8005e9e:	2b40      	cmp	r3, #64	; 0x40
 8005ea0:	d008      	beq.n	8005eb4 <UART_SetConfig+0x200>
 8005ea2:	e00f      	b.n	8005ec4 <UART_SetConfig+0x210>
 8005ea4:	2300      	movs	r3, #0
 8005ea6:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8005eaa:	e082      	b.n	8005fb2 <UART_SetConfig+0x2fe>
 8005eac:	2302      	movs	r3, #2
 8005eae:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8005eb2:	e07e      	b.n	8005fb2 <UART_SetConfig+0x2fe>
 8005eb4:	2304      	movs	r3, #4
 8005eb6:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8005eba:	e07a      	b.n	8005fb2 <UART_SetConfig+0x2fe>
 8005ebc:	2308      	movs	r3, #8
 8005ebe:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8005ec2:	e076      	b.n	8005fb2 <UART_SetConfig+0x2fe>
 8005ec4:	2310      	movs	r3, #16
 8005ec6:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8005eca:	e072      	b.n	8005fb2 <UART_SetConfig+0x2fe>
 8005ecc:	697b      	ldr	r3, [r7, #20]
 8005ece:	681b      	ldr	r3, [r3, #0]
 8005ed0:	4a35      	ldr	r2, [pc, #212]	; (8005fa8 <UART_SetConfig+0x2f4>)
 8005ed2:	4293      	cmp	r3, r2
 8005ed4:	d12a      	bne.n	8005f2c <UART_SetConfig+0x278>
 8005ed6:	4b30      	ldr	r3, [pc, #192]	; (8005f98 <UART_SetConfig+0x2e4>)
 8005ed8:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005edc:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8005ee0:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8005ee4:	d01a      	beq.n	8005f1c <UART_SetConfig+0x268>
 8005ee6:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8005eea:	d81b      	bhi.n	8005f24 <UART_SetConfig+0x270>
 8005eec:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8005ef0:	d00c      	beq.n	8005f0c <UART_SetConfig+0x258>
 8005ef2:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8005ef6:	d815      	bhi.n	8005f24 <UART_SetConfig+0x270>
 8005ef8:	2b00      	cmp	r3, #0
 8005efa:	d003      	beq.n	8005f04 <UART_SetConfig+0x250>
 8005efc:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8005f00:	d008      	beq.n	8005f14 <UART_SetConfig+0x260>
 8005f02:	e00f      	b.n	8005f24 <UART_SetConfig+0x270>
 8005f04:	2300      	movs	r3, #0
 8005f06:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8005f0a:	e052      	b.n	8005fb2 <UART_SetConfig+0x2fe>
 8005f0c:	2302      	movs	r3, #2
 8005f0e:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8005f12:	e04e      	b.n	8005fb2 <UART_SetConfig+0x2fe>
 8005f14:	2304      	movs	r3, #4
 8005f16:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8005f1a:	e04a      	b.n	8005fb2 <UART_SetConfig+0x2fe>
 8005f1c:	2308      	movs	r3, #8
 8005f1e:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8005f22:	e046      	b.n	8005fb2 <UART_SetConfig+0x2fe>
 8005f24:	2310      	movs	r3, #16
 8005f26:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8005f2a:	e042      	b.n	8005fb2 <UART_SetConfig+0x2fe>
 8005f2c:	697b      	ldr	r3, [r7, #20]
 8005f2e:	681b      	ldr	r3, [r3, #0]
 8005f30:	4a17      	ldr	r2, [pc, #92]	; (8005f90 <UART_SetConfig+0x2dc>)
 8005f32:	4293      	cmp	r3, r2
 8005f34:	d13a      	bne.n	8005fac <UART_SetConfig+0x2f8>
 8005f36:	4b18      	ldr	r3, [pc, #96]	; (8005f98 <UART_SetConfig+0x2e4>)
 8005f38:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005f3c:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 8005f40:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8005f44:	d01a      	beq.n	8005f7c <UART_SetConfig+0x2c8>
 8005f46:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8005f4a:	d81b      	bhi.n	8005f84 <UART_SetConfig+0x2d0>
 8005f4c:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8005f50:	d00c      	beq.n	8005f6c <UART_SetConfig+0x2b8>
 8005f52:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8005f56:	d815      	bhi.n	8005f84 <UART_SetConfig+0x2d0>
 8005f58:	2b00      	cmp	r3, #0
 8005f5a:	d003      	beq.n	8005f64 <UART_SetConfig+0x2b0>
 8005f5c:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8005f60:	d008      	beq.n	8005f74 <UART_SetConfig+0x2c0>
 8005f62:	e00f      	b.n	8005f84 <UART_SetConfig+0x2d0>
 8005f64:	2300      	movs	r3, #0
 8005f66:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8005f6a:	e022      	b.n	8005fb2 <UART_SetConfig+0x2fe>
 8005f6c:	2302      	movs	r3, #2
 8005f6e:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8005f72:	e01e      	b.n	8005fb2 <UART_SetConfig+0x2fe>
 8005f74:	2304      	movs	r3, #4
 8005f76:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8005f7a:	e01a      	b.n	8005fb2 <UART_SetConfig+0x2fe>
 8005f7c:	2308      	movs	r3, #8
 8005f7e:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8005f82:	e016      	b.n	8005fb2 <UART_SetConfig+0x2fe>
 8005f84:	2310      	movs	r3, #16
 8005f86:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8005f8a:	e012      	b.n	8005fb2 <UART_SetConfig+0x2fe>
 8005f8c:	cfff69f3 	.word	0xcfff69f3
 8005f90:	40008000 	.word	0x40008000
 8005f94:	40013800 	.word	0x40013800
 8005f98:	40021000 	.word	0x40021000
 8005f9c:	40004400 	.word	0x40004400
 8005fa0:	40004800 	.word	0x40004800
 8005fa4:	40004c00 	.word	0x40004c00
 8005fa8:	40005000 	.word	0x40005000
 8005fac:	2310      	movs	r3, #16
 8005fae:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8005fb2:	697b      	ldr	r3, [r7, #20]
 8005fb4:	681b      	ldr	r3, [r3, #0]
 8005fb6:	4aae      	ldr	r2, [pc, #696]	; (8006270 <UART_SetConfig+0x5bc>)
 8005fb8:	4293      	cmp	r3, r2
 8005fba:	f040 8097 	bne.w	80060ec <UART_SetConfig+0x438>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8005fbe:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 8005fc2:	2b08      	cmp	r3, #8
 8005fc4:	d823      	bhi.n	800600e <UART_SetConfig+0x35a>
 8005fc6:	a201      	add	r2, pc, #4	; (adr r2, 8005fcc <UART_SetConfig+0x318>)
 8005fc8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005fcc:	08005ff1 	.word	0x08005ff1
 8005fd0:	0800600f 	.word	0x0800600f
 8005fd4:	08005ff9 	.word	0x08005ff9
 8005fd8:	0800600f 	.word	0x0800600f
 8005fdc:	08005fff 	.word	0x08005fff
 8005fe0:	0800600f 	.word	0x0800600f
 8005fe4:	0800600f 	.word	0x0800600f
 8005fe8:	0800600f 	.word	0x0800600f
 8005fec:	08006007 	.word	0x08006007
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8005ff0:	f7fc ffdc 	bl	8002fac <HAL_RCC_GetPCLK1Freq>
 8005ff4:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 8005ff6:	e010      	b.n	800601a <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8005ff8:	4b9e      	ldr	r3, [pc, #632]	; (8006274 <UART_SetConfig+0x5c0>)
 8005ffa:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 8005ffc:	e00d      	b.n	800601a <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8005ffe:	f7fc ff3f 	bl	8002e80 <HAL_RCC_GetSysClockFreq>
 8006002:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 8006004:	e009      	b.n	800601a <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8006006:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800600a:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 800600c:	e005      	b.n	800601a <UART_SetConfig+0x366>
      default:
        pclk = 0U;
 800600e:	2300      	movs	r3, #0
 8006010:	627b      	str	r3, [r7, #36]	; 0x24
        ret = HAL_ERROR;
 8006012:	2301      	movs	r3, #1
 8006014:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
        break;
 8006018:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 800601a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800601c:	2b00      	cmp	r3, #0
 800601e:	f000 8130 	beq.w	8006282 <UART_SetConfig+0x5ce>
    {
#if defined(USART_PRESC_PRESCALER)
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 8006022:	697b      	ldr	r3, [r7, #20]
 8006024:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006026:	4a94      	ldr	r2, [pc, #592]	; (8006278 <UART_SetConfig+0x5c4>)
 8006028:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800602c:	461a      	mov	r2, r3
 800602e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006030:	fbb3 f3f2 	udiv	r3, r3, r2
 8006034:	61bb      	str	r3, [r7, #24]

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8006036:	697b      	ldr	r3, [r7, #20]
 8006038:	685a      	ldr	r2, [r3, #4]
 800603a:	4613      	mov	r3, r2
 800603c:	005b      	lsls	r3, r3, #1
 800603e:	4413      	add	r3, r2
 8006040:	69ba      	ldr	r2, [r7, #24]
 8006042:	429a      	cmp	r2, r3
 8006044:	d305      	bcc.n	8006052 <UART_SetConfig+0x39e>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 8006046:	697b      	ldr	r3, [r7, #20]
 8006048:	685b      	ldr	r3, [r3, #4]
 800604a:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 800604c:	69ba      	ldr	r2, [r7, #24]
 800604e:	429a      	cmp	r2, r3
 8006050:	d903      	bls.n	800605a <UART_SetConfig+0x3a6>
      {
        ret = HAL_ERROR;
 8006052:	2301      	movs	r3, #1
 8006054:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
 8006058:	e113      	b.n	8006282 <UART_SetConfig+0x5ce>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800605a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800605c:	2200      	movs	r2, #0
 800605e:	60bb      	str	r3, [r7, #8]
 8006060:	60fa      	str	r2, [r7, #12]
 8006062:	697b      	ldr	r3, [r7, #20]
 8006064:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006066:	4a84      	ldr	r2, [pc, #528]	; (8006278 <UART_SetConfig+0x5c4>)
 8006068:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800606c:	b29b      	uxth	r3, r3
 800606e:	2200      	movs	r2, #0
 8006070:	603b      	str	r3, [r7, #0]
 8006072:	607a      	str	r2, [r7, #4]
 8006074:	e9d7 2300 	ldrd	r2, r3, [r7]
 8006078:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 800607c:	f7fa f910 	bl	80002a0 <__aeabi_uldivmod>
 8006080:	4602      	mov	r2, r0
 8006082:	460b      	mov	r3, r1
 8006084:	4610      	mov	r0, r2
 8006086:	4619      	mov	r1, r3
 8006088:	f04f 0200 	mov.w	r2, #0
 800608c:	f04f 0300 	mov.w	r3, #0
 8006090:	020b      	lsls	r3, r1, #8
 8006092:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 8006096:	0202      	lsls	r2, r0, #8
 8006098:	6979      	ldr	r1, [r7, #20]
 800609a:	6849      	ldr	r1, [r1, #4]
 800609c:	0849      	lsrs	r1, r1, #1
 800609e:	2000      	movs	r0, #0
 80060a0:	460c      	mov	r4, r1
 80060a2:	4605      	mov	r5, r0
 80060a4:	eb12 0804 	adds.w	r8, r2, r4
 80060a8:	eb43 0905 	adc.w	r9, r3, r5
 80060ac:	697b      	ldr	r3, [r7, #20]
 80060ae:	685b      	ldr	r3, [r3, #4]
 80060b0:	2200      	movs	r2, #0
 80060b2:	469a      	mov	sl, r3
 80060b4:	4693      	mov	fp, r2
 80060b6:	4652      	mov	r2, sl
 80060b8:	465b      	mov	r3, fp
 80060ba:	4640      	mov	r0, r8
 80060bc:	4649      	mov	r1, r9
 80060be:	f7fa f8ef 	bl	80002a0 <__aeabi_uldivmod>
 80060c2:	4602      	mov	r2, r0
 80060c4:	460b      	mov	r3, r1
 80060c6:	4613      	mov	r3, r2
 80060c8:	623b      	str	r3, [r7, #32]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 80060ca:	6a3b      	ldr	r3, [r7, #32]
 80060cc:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 80060d0:	d308      	bcc.n	80060e4 <UART_SetConfig+0x430>
 80060d2:	6a3b      	ldr	r3, [r7, #32]
 80060d4:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 80060d8:	d204      	bcs.n	80060e4 <UART_SetConfig+0x430>
        {
          huart->Instance->BRR = usartdiv;
 80060da:	697b      	ldr	r3, [r7, #20]
 80060dc:	681b      	ldr	r3, [r3, #0]
 80060de:	6a3a      	ldr	r2, [r7, #32]
 80060e0:	60da      	str	r2, [r3, #12]
 80060e2:	e0ce      	b.n	8006282 <UART_SetConfig+0x5ce>
        }
        else
        {
          ret = HAL_ERROR;
 80060e4:	2301      	movs	r3, #1
 80060e6:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
 80060ea:	e0ca      	b.n	8006282 <UART_SetConfig+0x5ce>
      } /* if ( (pclk < (3 * huart->Init.BaudRate) ) || (pclk > (4096 * huart->Init.BaudRate) )) */
#endif /* USART_PRESC_PRESCALER */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80060ec:	697b      	ldr	r3, [r7, #20]
 80060ee:	69db      	ldr	r3, [r3, #28]
 80060f0:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80060f4:	d166      	bne.n	80061c4 <UART_SetConfig+0x510>
  {
    switch (clocksource)
 80060f6:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 80060fa:	2b08      	cmp	r3, #8
 80060fc:	d827      	bhi.n	800614e <UART_SetConfig+0x49a>
 80060fe:	a201      	add	r2, pc, #4	; (adr r2, 8006104 <UART_SetConfig+0x450>)
 8006100:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006104:	08006129 	.word	0x08006129
 8006108:	08006131 	.word	0x08006131
 800610c:	08006139 	.word	0x08006139
 8006110:	0800614f 	.word	0x0800614f
 8006114:	0800613f 	.word	0x0800613f
 8006118:	0800614f 	.word	0x0800614f
 800611c:	0800614f 	.word	0x0800614f
 8006120:	0800614f 	.word	0x0800614f
 8006124:	08006147 	.word	0x08006147
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8006128:	f7fc ff40 	bl	8002fac <HAL_RCC_GetPCLK1Freq>
 800612c:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 800612e:	e014      	b.n	800615a <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8006130:	f7fc ff52 	bl	8002fd8 <HAL_RCC_GetPCLK2Freq>
 8006134:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 8006136:	e010      	b.n	800615a <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8006138:	4b4e      	ldr	r3, [pc, #312]	; (8006274 <UART_SetConfig+0x5c0>)
 800613a:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 800613c:	e00d      	b.n	800615a <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800613e:	f7fc fe9f 	bl	8002e80 <HAL_RCC_GetSysClockFreq>
 8006142:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 8006144:	e009      	b.n	800615a <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8006146:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800614a:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 800614c:	e005      	b.n	800615a <UART_SetConfig+0x4a6>
      default:
        pclk = 0U;
 800614e:	2300      	movs	r3, #0
 8006150:	627b      	str	r3, [r7, #36]	; 0x24
        ret = HAL_ERROR;
 8006152:	2301      	movs	r3, #1
 8006154:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
        break;
 8006158:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 800615a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800615c:	2b00      	cmp	r3, #0
 800615e:	f000 8090 	beq.w	8006282 <UART_SetConfig+0x5ce>
    {
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8006162:	697b      	ldr	r3, [r7, #20]
 8006164:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006166:	4a44      	ldr	r2, [pc, #272]	; (8006278 <UART_SetConfig+0x5c4>)
 8006168:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800616c:	461a      	mov	r2, r3
 800616e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006170:	fbb3 f3f2 	udiv	r3, r3, r2
 8006174:	005a      	lsls	r2, r3, #1
 8006176:	697b      	ldr	r3, [r7, #20]
 8006178:	685b      	ldr	r3, [r3, #4]
 800617a:	085b      	lsrs	r3, r3, #1
 800617c:	441a      	add	r2, r3
 800617e:	697b      	ldr	r3, [r7, #20]
 8006180:	685b      	ldr	r3, [r3, #4]
 8006182:	fbb2 f3f3 	udiv	r3, r2, r3
 8006186:	623b      	str	r3, [r7, #32]
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8006188:	6a3b      	ldr	r3, [r7, #32]
 800618a:	2b0f      	cmp	r3, #15
 800618c:	d916      	bls.n	80061bc <UART_SetConfig+0x508>
 800618e:	6a3b      	ldr	r3, [r7, #32]
 8006190:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8006194:	d212      	bcs.n	80061bc <UART_SetConfig+0x508>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8006196:	6a3b      	ldr	r3, [r7, #32]
 8006198:	b29b      	uxth	r3, r3
 800619a:	f023 030f 	bic.w	r3, r3, #15
 800619e:	83fb      	strh	r3, [r7, #30]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 80061a0:	6a3b      	ldr	r3, [r7, #32]
 80061a2:	085b      	lsrs	r3, r3, #1
 80061a4:	b29b      	uxth	r3, r3
 80061a6:	f003 0307 	and.w	r3, r3, #7
 80061aa:	b29a      	uxth	r2, r3
 80061ac:	8bfb      	ldrh	r3, [r7, #30]
 80061ae:	4313      	orrs	r3, r2
 80061b0:	83fb      	strh	r3, [r7, #30]
        huart->Instance->BRR = brrtemp;
 80061b2:	697b      	ldr	r3, [r7, #20]
 80061b4:	681b      	ldr	r3, [r3, #0]
 80061b6:	8bfa      	ldrh	r2, [r7, #30]
 80061b8:	60da      	str	r2, [r3, #12]
 80061ba:	e062      	b.n	8006282 <UART_SetConfig+0x5ce>
      }
      else
      {
        ret = HAL_ERROR;
 80061bc:	2301      	movs	r3, #1
 80061be:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
 80061c2:	e05e      	b.n	8006282 <UART_SetConfig+0x5ce>
      }
    }
  }
  else
  {
    switch (clocksource)
 80061c4:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 80061c8:	2b08      	cmp	r3, #8
 80061ca:	d828      	bhi.n	800621e <UART_SetConfig+0x56a>
 80061cc:	a201      	add	r2, pc, #4	; (adr r2, 80061d4 <UART_SetConfig+0x520>)
 80061ce:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80061d2:	bf00      	nop
 80061d4:	080061f9 	.word	0x080061f9
 80061d8:	08006201 	.word	0x08006201
 80061dc:	08006209 	.word	0x08006209
 80061e0:	0800621f 	.word	0x0800621f
 80061e4:	0800620f 	.word	0x0800620f
 80061e8:	0800621f 	.word	0x0800621f
 80061ec:	0800621f 	.word	0x0800621f
 80061f0:	0800621f 	.word	0x0800621f
 80061f4:	08006217 	.word	0x08006217
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80061f8:	f7fc fed8 	bl	8002fac <HAL_RCC_GetPCLK1Freq>
 80061fc:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 80061fe:	e014      	b.n	800622a <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8006200:	f7fc feea 	bl	8002fd8 <HAL_RCC_GetPCLK2Freq>
 8006204:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 8006206:	e010      	b.n	800622a <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8006208:	4b1a      	ldr	r3, [pc, #104]	; (8006274 <UART_SetConfig+0x5c0>)
 800620a:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 800620c:	e00d      	b.n	800622a <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800620e:	f7fc fe37 	bl	8002e80 <HAL_RCC_GetSysClockFreq>
 8006212:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 8006214:	e009      	b.n	800622a <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8006216:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800621a:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 800621c:	e005      	b.n	800622a <UART_SetConfig+0x576>
      default:
        pclk = 0U;
 800621e:	2300      	movs	r3, #0
 8006220:	627b      	str	r3, [r7, #36]	; 0x24
        ret = HAL_ERROR;
 8006222:	2301      	movs	r3, #1
 8006224:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
        break;
 8006228:	bf00      	nop
    }

    if (pclk != 0U)
 800622a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800622c:	2b00      	cmp	r3, #0
 800622e:	d028      	beq.n	8006282 <UART_SetConfig+0x5ce>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8006230:	697b      	ldr	r3, [r7, #20]
 8006232:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006234:	4a10      	ldr	r2, [pc, #64]	; (8006278 <UART_SetConfig+0x5c4>)
 8006236:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800623a:	461a      	mov	r2, r3
 800623c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800623e:	fbb3 f2f2 	udiv	r2, r3, r2
 8006242:	697b      	ldr	r3, [r7, #20]
 8006244:	685b      	ldr	r3, [r3, #4]
 8006246:	085b      	lsrs	r3, r3, #1
 8006248:	441a      	add	r2, r3
 800624a:	697b      	ldr	r3, [r7, #20]
 800624c:	685b      	ldr	r3, [r3, #4]
 800624e:	fbb2 f3f3 	udiv	r3, r2, r3
 8006252:	623b      	str	r3, [r7, #32]
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8006254:	6a3b      	ldr	r3, [r7, #32]
 8006256:	2b0f      	cmp	r3, #15
 8006258:	d910      	bls.n	800627c <UART_SetConfig+0x5c8>
 800625a:	6a3b      	ldr	r3, [r7, #32]
 800625c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8006260:	d20c      	bcs.n	800627c <UART_SetConfig+0x5c8>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8006262:	6a3b      	ldr	r3, [r7, #32]
 8006264:	b29a      	uxth	r2, r3
 8006266:	697b      	ldr	r3, [r7, #20]
 8006268:	681b      	ldr	r3, [r3, #0]
 800626a:	60da      	str	r2, [r3, #12]
 800626c:	e009      	b.n	8006282 <UART_SetConfig+0x5ce>
 800626e:	bf00      	nop
 8006270:	40008000 	.word	0x40008000
 8006274:	00f42400 	.word	0x00f42400
 8006278:	0800aa04 	.word	0x0800aa04
      }
      else
      {
        ret = HAL_ERROR;
 800627c:	2301      	movs	r3, #1
 800627e:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
    }
  }

#if defined(USART_CR1_FIFOEN)
  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 8006282:	697b      	ldr	r3, [r7, #20]
 8006284:	2201      	movs	r2, #1
 8006286:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
  huart->NbRxDataToProcess = 1;
 800628a:	697b      	ldr	r3, [r7, #20]
 800628c:	2201      	movs	r2, #1
 800628e:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
#endif /* USART_CR1_FIFOEN */

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8006292:	697b      	ldr	r3, [r7, #20]
 8006294:	2200      	movs	r2, #0
 8006296:	675a      	str	r2, [r3, #116]	; 0x74
  huart->TxISR = NULL;
 8006298:	697b      	ldr	r3, [r7, #20]
 800629a:	2200      	movs	r2, #0
 800629c:	679a      	str	r2, [r3, #120]	; 0x78

  return ret;
 800629e:	f897 302a 	ldrb.w	r3, [r7, #42]	; 0x2a
}
 80062a2:	4618      	mov	r0, r3
 80062a4:	3730      	adds	r7, #48	; 0x30
 80062a6:	46bd      	mov	sp, r7
 80062a8:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}

080062ac <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 80062ac:	b480      	push	{r7}
 80062ae:	b083      	sub	sp, #12
 80062b0:	af00      	add	r7, sp, #0
 80062b2:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 80062b4:	687b      	ldr	r3, [r7, #4]
 80062b6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80062b8:	f003 0308 	and.w	r3, r3, #8
 80062bc:	2b00      	cmp	r3, #0
 80062be:	d00a      	beq.n	80062d6 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 80062c0:	687b      	ldr	r3, [r7, #4]
 80062c2:	681b      	ldr	r3, [r3, #0]
 80062c4:	685b      	ldr	r3, [r3, #4]
 80062c6:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 80062ca:	687b      	ldr	r3, [r7, #4]
 80062cc:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80062ce:	687b      	ldr	r3, [r7, #4]
 80062d0:	681b      	ldr	r3, [r3, #0]
 80062d2:	430a      	orrs	r2, r1
 80062d4:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 80062d6:	687b      	ldr	r3, [r7, #4]
 80062d8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80062da:	f003 0301 	and.w	r3, r3, #1
 80062de:	2b00      	cmp	r3, #0
 80062e0:	d00a      	beq.n	80062f8 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 80062e2:	687b      	ldr	r3, [r7, #4]
 80062e4:	681b      	ldr	r3, [r3, #0]
 80062e6:	685b      	ldr	r3, [r3, #4]
 80062e8:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 80062ec:	687b      	ldr	r3, [r7, #4]
 80062ee:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80062f0:	687b      	ldr	r3, [r7, #4]
 80062f2:	681b      	ldr	r3, [r3, #0]
 80062f4:	430a      	orrs	r2, r1
 80062f6:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 80062f8:	687b      	ldr	r3, [r7, #4]
 80062fa:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80062fc:	f003 0302 	and.w	r3, r3, #2
 8006300:	2b00      	cmp	r3, #0
 8006302:	d00a      	beq.n	800631a <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8006304:	687b      	ldr	r3, [r7, #4]
 8006306:	681b      	ldr	r3, [r3, #0]
 8006308:	685b      	ldr	r3, [r3, #4]
 800630a:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 800630e:	687b      	ldr	r3, [r7, #4]
 8006310:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8006312:	687b      	ldr	r3, [r7, #4]
 8006314:	681b      	ldr	r3, [r3, #0]
 8006316:	430a      	orrs	r2, r1
 8006318:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 800631a:	687b      	ldr	r3, [r7, #4]
 800631c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800631e:	f003 0304 	and.w	r3, r3, #4
 8006322:	2b00      	cmp	r3, #0
 8006324:	d00a      	beq.n	800633c <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8006326:	687b      	ldr	r3, [r7, #4]
 8006328:	681b      	ldr	r3, [r3, #0]
 800632a:	685b      	ldr	r3, [r3, #4]
 800632c:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 8006330:	687b      	ldr	r3, [r7, #4]
 8006332:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8006334:	687b      	ldr	r3, [r7, #4]
 8006336:	681b      	ldr	r3, [r3, #0]
 8006338:	430a      	orrs	r2, r1
 800633a:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 800633c:	687b      	ldr	r3, [r7, #4]
 800633e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006340:	f003 0310 	and.w	r3, r3, #16
 8006344:	2b00      	cmp	r3, #0
 8006346:	d00a      	beq.n	800635e <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8006348:	687b      	ldr	r3, [r7, #4]
 800634a:	681b      	ldr	r3, [r3, #0]
 800634c:	689b      	ldr	r3, [r3, #8]
 800634e:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 8006352:	687b      	ldr	r3, [r7, #4]
 8006354:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8006356:	687b      	ldr	r3, [r7, #4]
 8006358:	681b      	ldr	r3, [r3, #0]
 800635a:	430a      	orrs	r2, r1
 800635c:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800635e:	687b      	ldr	r3, [r7, #4]
 8006360:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006362:	f003 0320 	and.w	r3, r3, #32
 8006366:	2b00      	cmp	r3, #0
 8006368:	d00a      	beq.n	8006380 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 800636a:	687b      	ldr	r3, [r7, #4]
 800636c:	681b      	ldr	r3, [r3, #0]
 800636e:	689b      	ldr	r3, [r3, #8]
 8006370:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 8006374:	687b      	ldr	r3, [r7, #4]
 8006376:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8006378:	687b      	ldr	r3, [r7, #4]
 800637a:	681b      	ldr	r3, [r3, #0]
 800637c:	430a      	orrs	r2, r1
 800637e:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8006380:	687b      	ldr	r3, [r7, #4]
 8006382:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006384:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006388:	2b00      	cmp	r3, #0
 800638a:	d01a      	beq.n	80063c2 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 800638c:	687b      	ldr	r3, [r7, #4]
 800638e:	681b      	ldr	r3, [r3, #0]
 8006390:	685b      	ldr	r3, [r3, #4]
 8006392:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 8006396:	687b      	ldr	r3, [r7, #4]
 8006398:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800639a:	687b      	ldr	r3, [r7, #4]
 800639c:	681b      	ldr	r3, [r3, #0]
 800639e:	430a      	orrs	r2, r1
 80063a0:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 80063a2:	687b      	ldr	r3, [r7, #4]
 80063a4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80063a6:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 80063aa:	d10a      	bne.n	80063c2 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 80063ac:	687b      	ldr	r3, [r7, #4]
 80063ae:	681b      	ldr	r3, [r3, #0]
 80063b0:	685b      	ldr	r3, [r3, #4]
 80063b2:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 80063b6:	687b      	ldr	r3, [r7, #4]
 80063b8:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 80063ba:	687b      	ldr	r3, [r7, #4]
 80063bc:	681b      	ldr	r3, [r3, #0]
 80063be:	430a      	orrs	r2, r1
 80063c0:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 80063c2:	687b      	ldr	r3, [r7, #4]
 80063c4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80063c6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80063ca:	2b00      	cmp	r3, #0
 80063cc:	d00a      	beq.n	80063e4 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 80063ce:	687b      	ldr	r3, [r7, #4]
 80063d0:	681b      	ldr	r3, [r3, #0]
 80063d2:	685b      	ldr	r3, [r3, #4]
 80063d4:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 80063d8:	687b      	ldr	r3, [r7, #4]
 80063da:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 80063dc:	687b      	ldr	r3, [r7, #4]
 80063de:	681b      	ldr	r3, [r3, #0]
 80063e0:	430a      	orrs	r2, r1
 80063e2:	605a      	str	r2, [r3, #4]
  }
}
 80063e4:	bf00      	nop
 80063e6:	370c      	adds	r7, #12
 80063e8:	46bd      	mov	sp, r7
 80063ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80063ee:	4770      	bx	lr

080063f0 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 80063f0:	b580      	push	{r7, lr}
 80063f2:	b098      	sub	sp, #96	; 0x60
 80063f4:	af02      	add	r7, sp, #8
 80063f6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80063f8:	687b      	ldr	r3, [r7, #4]
 80063fa:	2200      	movs	r2, #0
 80063fc:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8006400:	f7fb f96e 	bl	80016e0 <HAL_GetTick>
 8006404:	6578      	str	r0, [r7, #84]	; 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8006406:	687b      	ldr	r3, [r7, #4]
 8006408:	681b      	ldr	r3, [r3, #0]
 800640a:	681b      	ldr	r3, [r3, #0]
 800640c:	f003 0308 	and.w	r3, r3, #8
 8006410:	2b08      	cmp	r3, #8
 8006412:	d12f      	bne.n	8006474 <UART_CheckIdleState+0x84>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8006414:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8006418:	9300      	str	r3, [sp, #0]
 800641a:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800641c:	2200      	movs	r2, #0
 800641e:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 8006422:	6878      	ldr	r0, [r7, #4]
 8006424:	f000 f88e 	bl	8006544 <UART_WaitOnFlagUntilTimeout>
 8006428:	4603      	mov	r3, r0
 800642a:	2b00      	cmp	r3, #0
 800642c:	d022      	beq.n	8006474 <UART_CheckIdleState+0x84>
    {
      /* Disable TXE interrupt for the interrupt process */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 800642e:	687b      	ldr	r3, [r7, #4]
 8006430:	681b      	ldr	r3, [r3, #0]
 8006432:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006434:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006436:	e853 3f00 	ldrex	r3, [r3]
 800643a:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 800643c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800643e:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8006442:	653b      	str	r3, [r7, #80]	; 0x50
 8006444:	687b      	ldr	r3, [r7, #4]
 8006446:	681b      	ldr	r3, [r3, #0]
 8006448:	461a      	mov	r2, r3
 800644a:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800644c:	647b      	str	r3, [r7, #68]	; 0x44
 800644e:	643a      	str	r2, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006450:	6c39      	ldr	r1, [r7, #64]	; 0x40
 8006452:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8006454:	e841 2300 	strex	r3, r2, [r1]
 8006458:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 800645a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800645c:	2b00      	cmp	r3, #0
 800645e:	d1e6      	bne.n	800642e <UART_CheckIdleState+0x3e>
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
#endif /* USART_CR1_FIFOEN */

      huart->gState = HAL_UART_STATE_READY;
 8006460:	687b      	ldr	r3, [r7, #4]
 8006462:	2220      	movs	r2, #32
 8006464:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

      __HAL_UNLOCK(huart);
 8006468:	687b      	ldr	r3, [r7, #4]
 800646a:	2200      	movs	r2, #0
 800646c:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8006470:	2303      	movs	r3, #3
 8006472:	e063      	b.n	800653c <UART_CheckIdleState+0x14c>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8006474:	687b      	ldr	r3, [r7, #4]
 8006476:	681b      	ldr	r3, [r3, #0]
 8006478:	681b      	ldr	r3, [r3, #0]
 800647a:	f003 0304 	and.w	r3, r3, #4
 800647e:	2b04      	cmp	r3, #4
 8006480:	d149      	bne.n	8006516 <UART_CheckIdleState+0x126>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8006482:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8006486:	9300      	str	r3, [sp, #0]
 8006488:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800648a:	2200      	movs	r2, #0
 800648c:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 8006490:	6878      	ldr	r0, [r7, #4]
 8006492:	f000 f857 	bl	8006544 <UART_WaitOnFlagUntilTimeout>
 8006496:	4603      	mov	r3, r0
 8006498:	2b00      	cmp	r3, #0
 800649a:	d03c      	beq.n	8006516 <UART_CheckIdleState+0x126>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800649c:	687b      	ldr	r3, [r7, #4]
 800649e:	681b      	ldr	r3, [r3, #0]
 80064a0:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80064a2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80064a4:	e853 3f00 	ldrex	r3, [r3]
 80064a8:	623b      	str	r3, [r7, #32]
   return(result);
 80064aa:	6a3b      	ldr	r3, [r7, #32]
 80064ac:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 80064b0:	64fb      	str	r3, [r7, #76]	; 0x4c
 80064b2:	687b      	ldr	r3, [r7, #4]
 80064b4:	681b      	ldr	r3, [r3, #0]
 80064b6:	461a      	mov	r2, r3
 80064b8:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80064ba:	633b      	str	r3, [r7, #48]	; 0x30
 80064bc:	62fa      	str	r2, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80064be:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 80064c0:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80064c2:	e841 2300 	strex	r3, r2, [r1]
 80064c6:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 80064c8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80064ca:	2b00      	cmp	r3, #0
 80064cc:	d1e6      	bne.n	800649c <UART_CheckIdleState+0xac>
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
#endif /* USART_CR1_FIFOEN */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80064ce:	687b      	ldr	r3, [r7, #4]
 80064d0:	681b      	ldr	r3, [r3, #0]
 80064d2:	3308      	adds	r3, #8
 80064d4:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80064d6:	693b      	ldr	r3, [r7, #16]
 80064d8:	e853 3f00 	ldrex	r3, [r3]
 80064dc:	60fb      	str	r3, [r7, #12]
   return(result);
 80064de:	68fb      	ldr	r3, [r7, #12]
 80064e0:	f023 0301 	bic.w	r3, r3, #1
 80064e4:	64bb      	str	r3, [r7, #72]	; 0x48
 80064e6:	687b      	ldr	r3, [r7, #4]
 80064e8:	681b      	ldr	r3, [r3, #0]
 80064ea:	3308      	adds	r3, #8
 80064ec:	6cba      	ldr	r2, [r7, #72]	; 0x48
 80064ee:	61fa      	str	r2, [r7, #28]
 80064f0:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80064f2:	69b9      	ldr	r1, [r7, #24]
 80064f4:	69fa      	ldr	r2, [r7, #28]
 80064f6:	e841 2300 	strex	r3, r2, [r1]
 80064fa:	617b      	str	r3, [r7, #20]
   return(result);
 80064fc:	697b      	ldr	r3, [r7, #20]
 80064fe:	2b00      	cmp	r3, #0
 8006500:	d1e5      	bne.n	80064ce <UART_CheckIdleState+0xde>

      huart->RxState = HAL_UART_STATE_READY;
 8006502:	687b      	ldr	r3, [r7, #4]
 8006504:	2220      	movs	r2, #32
 8006506:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c

      __HAL_UNLOCK(huart);
 800650a:	687b      	ldr	r3, [r7, #4]
 800650c:	2200      	movs	r2, #0
 800650e:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8006512:	2303      	movs	r3, #3
 8006514:	e012      	b.n	800653c <UART_CheckIdleState+0x14c>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8006516:	687b      	ldr	r3, [r7, #4]
 8006518:	2220      	movs	r2, #32
 800651a:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
  huart->RxState = HAL_UART_STATE_READY;
 800651e:	687b      	ldr	r3, [r7, #4]
 8006520:	2220      	movs	r2, #32
 8006522:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006526:	687b      	ldr	r3, [r7, #4]
 8006528:	2200      	movs	r2, #0
 800652a:	66da      	str	r2, [r3, #108]	; 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 800652c:	687b      	ldr	r3, [r7, #4]
 800652e:	2200      	movs	r2, #0
 8006530:	671a      	str	r2, [r3, #112]	; 0x70

  __HAL_UNLOCK(huart);
 8006532:	687b      	ldr	r3, [r7, #4]
 8006534:	2200      	movs	r2, #0
 8006536:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

  return HAL_OK;
 800653a:	2300      	movs	r3, #0
}
 800653c:	4618      	mov	r0, r3
 800653e:	3758      	adds	r7, #88	; 0x58
 8006540:	46bd      	mov	sp, r7
 8006542:	bd80      	pop	{r7, pc}

08006544 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8006544:	b580      	push	{r7, lr}
 8006546:	b084      	sub	sp, #16
 8006548:	af00      	add	r7, sp, #0
 800654a:	60f8      	str	r0, [r7, #12]
 800654c:	60b9      	str	r1, [r7, #8]
 800654e:	603b      	str	r3, [r7, #0]
 8006550:	4613      	mov	r3, r2
 8006552:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8006554:	e049      	b.n	80065ea <UART_WaitOnFlagUntilTimeout+0xa6>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8006556:	69bb      	ldr	r3, [r7, #24]
 8006558:	f1b3 3fff 	cmp.w	r3, #4294967295
 800655c:	d045      	beq.n	80065ea <UART_WaitOnFlagUntilTimeout+0xa6>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800655e:	f7fb f8bf 	bl	80016e0 <HAL_GetTick>
 8006562:	4602      	mov	r2, r0
 8006564:	683b      	ldr	r3, [r7, #0]
 8006566:	1ad3      	subs	r3, r2, r3
 8006568:	69ba      	ldr	r2, [r7, #24]
 800656a:	429a      	cmp	r2, r3
 800656c:	d302      	bcc.n	8006574 <UART_WaitOnFlagUntilTimeout+0x30>
 800656e:	69bb      	ldr	r3, [r7, #24]
 8006570:	2b00      	cmp	r3, #0
 8006572:	d101      	bne.n	8006578 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8006574:	2303      	movs	r3, #3
 8006576:	e048      	b.n	800660a <UART_WaitOnFlagUntilTimeout+0xc6>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 8006578:	68fb      	ldr	r3, [r7, #12]
 800657a:	681b      	ldr	r3, [r3, #0]
 800657c:	681b      	ldr	r3, [r3, #0]
 800657e:	f003 0304 	and.w	r3, r3, #4
 8006582:	2b00      	cmp	r3, #0
 8006584:	d031      	beq.n	80065ea <UART_WaitOnFlagUntilTimeout+0xa6>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8006586:	68fb      	ldr	r3, [r7, #12]
 8006588:	681b      	ldr	r3, [r3, #0]
 800658a:	69db      	ldr	r3, [r3, #28]
 800658c:	f003 0308 	and.w	r3, r3, #8
 8006590:	2b08      	cmp	r3, #8
 8006592:	d110      	bne.n	80065b6 <UART_WaitOnFlagUntilTimeout+0x72>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8006594:	68fb      	ldr	r3, [r7, #12]
 8006596:	681b      	ldr	r3, [r3, #0]
 8006598:	2208      	movs	r2, #8
 800659a:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800659c:	68f8      	ldr	r0, [r7, #12]
 800659e:	f000 f838 	bl	8006612 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 80065a2:	68fb      	ldr	r3, [r7, #12]
 80065a4:	2208      	movs	r2, #8
 80065a6:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80065aa:	68fb      	ldr	r3, [r7, #12]
 80065ac:	2200      	movs	r2, #0
 80065ae:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

          return HAL_ERROR;
 80065b2:	2301      	movs	r3, #1
 80065b4:	e029      	b.n	800660a <UART_WaitOnFlagUntilTimeout+0xc6>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 80065b6:	68fb      	ldr	r3, [r7, #12]
 80065b8:	681b      	ldr	r3, [r3, #0]
 80065ba:	69db      	ldr	r3, [r3, #28]
 80065bc:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80065c0:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80065c4:	d111      	bne.n	80065ea <UART_WaitOnFlagUntilTimeout+0xa6>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 80065c6:	68fb      	ldr	r3, [r7, #12]
 80065c8:	681b      	ldr	r3, [r3, #0]
 80065ca:	f44f 6200 	mov.w	r2, #2048	; 0x800
 80065ce:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 80065d0:	68f8      	ldr	r0, [r7, #12]
 80065d2:	f000 f81e 	bl	8006612 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 80065d6:	68fb      	ldr	r3, [r7, #12]
 80065d8:	2220      	movs	r2, #32
 80065da:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80065de:	68fb      	ldr	r3, [r7, #12]
 80065e0:	2200      	movs	r2, #0
 80065e2:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

          return HAL_TIMEOUT;
 80065e6:	2303      	movs	r3, #3
 80065e8:	e00f      	b.n	800660a <UART_WaitOnFlagUntilTimeout+0xc6>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80065ea:	68fb      	ldr	r3, [r7, #12]
 80065ec:	681b      	ldr	r3, [r3, #0]
 80065ee:	69da      	ldr	r2, [r3, #28]
 80065f0:	68bb      	ldr	r3, [r7, #8]
 80065f2:	4013      	ands	r3, r2
 80065f4:	68ba      	ldr	r2, [r7, #8]
 80065f6:	429a      	cmp	r2, r3
 80065f8:	bf0c      	ite	eq
 80065fa:	2301      	moveq	r3, #1
 80065fc:	2300      	movne	r3, #0
 80065fe:	b2db      	uxtb	r3, r3
 8006600:	461a      	mov	r2, r3
 8006602:	79fb      	ldrb	r3, [r7, #7]
 8006604:	429a      	cmp	r2, r3
 8006606:	d0a6      	beq.n	8006556 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8006608:	2300      	movs	r3, #0
}
 800660a:	4618      	mov	r0, r3
 800660c:	3710      	adds	r7, #16
 800660e:	46bd      	mov	sp, r7
 8006610:	bd80      	pop	{r7, pc}

08006612 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8006612:	b480      	push	{r7}
 8006614:	b095      	sub	sp, #84	; 0x54
 8006616:	af00      	add	r7, sp, #0
 8006618:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
#if defined(USART_CR1_FIFOEN)
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800661a:	687b      	ldr	r3, [r7, #4]
 800661c:	681b      	ldr	r3, [r3, #0]
 800661e:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006620:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8006622:	e853 3f00 	ldrex	r3, [r3]
 8006626:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 8006628:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800662a:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 800662e:	64fb      	str	r3, [r7, #76]	; 0x4c
 8006630:	687b      	ldr	r3, [r7, #4]
 8006632:	681b      	ldr	r3, [r3, #0]
 8006634:	461a      	mov	r2, r3
 8006636:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8006638:	643b      	str	r3, [r7, #64]	; 0x40
 800663a:	63fa      	str	r2, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800663c:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 800663e:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8006640:	e841 2300 	strex	r3, r2, [r1]
 8006644:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8006646:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006648:	2b00      	cmp	r3, #0
 800664a:	d1e6      	bne.n	800661a <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 800664c:	687b      	ldr	r3, [r7, #4]
 800664e:	681b      	ldr	r3, [r3, #0]
 8006650:	3308      	adds	r3, #8
 8006652:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006654:	6a3b      	ldr	r3, [r7, #32]
 8006656:	e853 3f00 	ldrex	r3, [r3]
 800665a:	61fb      	str	r3, [r7, #28]
   return(result);
 800665c:	69fb      	ldr	r3, [r7, #28]
 800665e:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8006662:	f023 0301 	bic.w	r3, r3, #1
 8006666:	64bb      	str	r3, [r7, #72]	; 0x48
 8006668:	687b      	ldr	r3, [r7, #4]
 800666a:	681b      	ldr	r3, [r3, #0]
 800666c:	3308      	adds	r3, #8
 800666e:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8006670:	62fa      	str	r2, [r7, #44]	; 0x2c
 8006672:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006674:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8006676:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8006678:	e841 2300 	strex	r3, r2, [r1]
 800667c:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 800667e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006680:	2b00      	cmp	r3, #0
 8006682:	d1e3      	bne.n	800664c <UART_EndRxTransfer+0x3a>
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
#endif /* USART_CR1_FIFOEN */

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8006684:	687b      	ldr	r3, [r7, #4]
 8006686:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8006688:	2b01      	cmp	r3, #1
 800668a:	d118      	bne.n	80066be <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800668c:	687b      	ldr	r3, [r7, #4]
 800668e:	681b      	ldr	r3, [r3, #0]
 8006690:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006692:	68fb      	ldr	r3, [r7, #12]
 8006694:	e853 3f00 	ldrex	r3, [r3]
 8006698:	60bb      	str	r3, [r7, #8]
   return(result);
 800669a:	68bb      	ldr	r3, [r7, #8]
 800669c:	f023 0310 	bic.w	r3, r3, #16
 80066a0:	647b      	str	r3, [r7, #68]	; 0x44
 80066a2:	687b      	ldr	r3, [r7, #4]
 80066a4:	681b      	ldr	r3, [r3, #0]
 80066a6:	461a      	mov	r2, r3
 80066a8:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80066aa:	61bb      	str	r3, [r7, #24]
 80066ac:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80066ae:	6979      	ldr	r1, [r7, #20]
 80066b0:	69ba      	ldr	r2, [r7, #24]
 80066b2:	e841 2300 	strex	r3, r2, [r1]
 80066b6:	613b      	str	r3, [r7, #16]
   return(result);
 80066b8:	693b      	ldr	r3, [r7, #16]
 80066ba:	2b00      	cmp	r3, #0
 80066bc:	d1e6      	bne.n	800668c <UART_EndRxTransfer+0x7a>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 80066be:	687b      	ldr	r3, [r7, #4]
 80066c0:	2220      	movs	r2, #32
 80066c2:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80066c6:	687b      	ldr	r3, [r7, #4]
 80066c8:	2200      	movs	r2, #0
 80066ca:	66da      	str	r2, [r3, #108]	; 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 80066cc:	687b      	ldr	r3, [r7, #4]
 80066ce:	2200      	movs	r2, #0
 80066d0:	675a      	str	r2, [r3, #116]	; 0x74
}
 80066d2:	bf00      	nop
 80066d4:	3754      	adds	r7, #84	; 0x54
 80066d6:	46bd      	mov	sp, r7
 80066d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80066dc:	4770      	bx	lr

080066de <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 80066de:	b580      	push	{r7, lr}
 80066e0:	b084      	sub	sp, #16
 80066e2:	af00      	add	r7, sp, #0
 80066e4:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 80066e6:	687b      	ldr	r3, [r7, #4]
 80066e8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80066ea:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 80066ec:	68fb      	ldr	r3, [r7, #12]
 80066ee:	2200      	movs	r2, #0
 80066f0:	f8a3 205e 	strh.w	r2, [r3, #94]	; 0x5e
  huart->TxXferCount = 0U;
 80066f4:	68fb      	ldr	r3, [r7, #12]
 80066f6:	2200      	movs	r2, #0
 80066f8:	f8a3 2056 	strh.w	r2, [r3, #86]	; 0x56
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 80066fc:	68f8      	ldr	r0, [r7, #12]
 80066fe:	f7ff fac3 	bl	8005c88 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8006702:	bf00      	nop
 8006704:	3710      	adds	r7, #16
 8006706:	46bd      	mov	sp, r7
 8006708:	bd80      	pop	{r7, pc}

0800670a <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 800670a:	b580      	push	{r7, lr}
 800670c:	b088      	sub	sp, #32
 800670e:	af00      	add	r7, sp, #0
 8006710:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8006712:	687b      	ldr	r3, [r7, #4]
 8006714:	681b      	ldr	r3, [r3, #0]
 8006716:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006718:	68fb      	ldr	r3, [r7, #12]
 800671a:	e853 3f00 	ldrex	r3, [r3]
 800671e:	60bb      	str	r3, [r7, #8]
   return(result);
 8006720:	68bb      	ldr	r3, [r7, #8]
 8006722:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8006726:	61fb      	str	r3, [r7, #28]
 8006728:	687b      	ldr	r3, [r7, #4]
 800672a:	681b      	ldr	r3, [r3, #0]
 800672c:	461a      	mov	r2, r3
 800672e:	69fb      	ldr	r3, [r7, #28]
 8006730:	61bb      	str	r3, [r7, #24]
 8006732:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006734:	6979      	ldr	r1, [r7, #20]
 8006736:	69ba      	ldr	r2, [r7, #24]
 8006738:	e841 2300 	strex	r3, r2, [r1]
 800673c:	613b      	str	r3, [r7, #16]
   return(result);
 800673e:	693b      	ldr	r3, [r7, #16]
 8006740:	2b00      	cmp	r3, #0
 8006742:	d1e6      	bne.n	8006712 <UART_EndTransmit_IT+0x8>

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8006744:	687b      	ldr	r3, [r7, #4]
 8006746:	2220      	movs	r2, #32
 8006748:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 800674c:	687b      	ldr	r3, [r7, #4]
 800674e:	2200      	movs	r2, #0
 8006750:	679a      	str	r2, [r3, #120]	; 0x78
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8006752:	6878      	ldr	r0, [r7, #4]
 8006754:	f7ff fa8e 	bl	8005c74 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8006758:	bf00      	nop
 800675a:	3720      	adds	r7, #32
 800675c:	46bd      	mov	sp, r7
 800675e:	bd80      	pop	{r7, pc}

08006760 <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 8006760:	b480      	push	{r7}
 8006762:	b083      	sub	sp, #12
 8006764:	af00      	add	r7, sp, #0
 8006766:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 8006768:	bf00      	nop
 800676a:	370c      	adds	r7, #12
 800676c:	46bd      	mov	sp, r7
 800676e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006772:	4770      	bx	lr

08006774 <HAL_UARTEx_RxFifoFullCallback>:
  * @brief  UART RX Fifo full callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_RxFifoFullCallback(UART_HandleTypeDef *huart)
{
 8006774:	b480      	push	{r7}
 8006776:	b083      	sub	sp, #12
 8006778:	af00      	add	r7, sp, #0
 800677a:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxFifoFullCallback can be implemented in the user file.
   */
}
 800677c:	bf00      	nop
 800677e:	370c      	adds	r7, #12
 8006780:	46bd      	mov	sp, r7
 8006782:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006786:	4770      	bx	lr

08006788 <HAL_UARTEx_TxFifoEmptyCallback>:
  * @brief  UART TX Fifo empty callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_TxFifoEmptyCallback(UART_HandleTypeDef *huart)
{
 8006788:	b480      	push	{r7}
 800678a:	b083      	sub	sp, #12
 800678c:	af00      	add	r7, sp, #0
 800678e:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_TxFifoEmptyCallback can be implemented in the user file.
   */
}
 8006790:	bf00      	nop
 8006792:	370c      	adds	r7, #12
 8006794:	46bd      	mov	sp, r7
 8006796:	f85d 7b04 	ldr.w	r7, [sp], #4
 800679a:	4770      	bx	lr

0800679c <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 800679c:	b480      	push	{r7}
 800679e:	b085      	sub	sp, #20
 80067a0:	af00      	add	r7, sp, #0
 80067a2:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 80067a4:	687b      	ldr	r3, [r7, #4]
 80067a6:	f893 3084 	ldrb.w	r3, [r3, #132]	; 0x84
 80067aa:	2b01      	cmp	r3, #1
 80067ac:	d101      	bne.n	80067b2 <HAL_UARTEx_DisableFifoMode+0x16>
 80067ae:	2302      	movs	r3, #2
 80067b0:	e027      	b.n	8006802 <HAL_UARTEx_DisableFifoMode+0x66>
 80067b2:	687b      	ldr	r3, [r7, #4]
 80067b4:	2201      	movs	r2, #1
 80067b6:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 80067ba:	687b      	ldr	r3, [r7, #4]
 80067bc:	2224      	movs	r2, #36	; 0x24
 80067be:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 80067c2:	687b      	ldr	r3, [r7, #4]
 80067c4:	681b      	ldr	r3, [r3, #0]
 80067c6:	681b      	ldr	r3, [r3, #0]
 80067c8:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 80067ca:	687b      	ldr	r3, [r7, #4]
 80067cc:	681b      	ldr	r3, [r3, #0]
 80067ce:	681a      	ldr	r2, [r3, #0]
 80067d0:	687b      	ldr	r3, [r7, #4]
 80067d2:	681b      	ldr	r3, [r3, #0]
 80067d4:	f022 0201 	bic.w	r2, r2, #1
 80067d8:	601a      	str	r2, [r3, #0]

  /* Enable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 80067da:	68fb      	ldr	r3, [r7, #12]
 80067dc:	f023 5300 	bic.w	r3, r3, #536870912	; 0x20000000
 80067e0:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 80067e2:	687b      	ldr	r3, [r7, #4]
 80067e4:	2200      	movs	r2, #0
 80067e6:	665a      	str	r2, [r3, #100]	; 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 80067e8:	687b      	ldr	r3, [r7, #4]
 80067ea:	681b      	ldr	r3, [r3, #0]
 80067ec:	68fa      	ldr	r2, [r7, #12]
 80067ee:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 80067f0:	687b      	ldr	r3, [r7, #4]
 80067f2:	2220      	movs	r2, #32
 80067f4:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 80067f8:	687b      	ldr	r3, [r7, #4]
 80067fa:	2200      	movs	r2, #0
 80067fc:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

  return HAL_OK;
 8006800:	2300      	movs	r3, #0
}
 8006802:	4618      	mov	r0, r3
 8006804:	3714      	adds	r7, #20
 8006806:	46bd      	mov	sp, r7
 8006808:	f85d 7b04 	ldr.w	r7, [sp], #4
 800680c:	4770      	bx	lr

0800680e <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 800680e:	b580      	push	{r7, lr}
 8006810:	b084      	sub	sp, #16
 8006812:	af00      	add	r7, sp, #0
 8006814:	6078      	str	r0, [r7, #4]
 8006816:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8006818:	687b      	ldr	r3, [r7, #4]
 800681a:	f893 3084 	ldrb.w	r3, [r3, #132]	; 0x84
 800681e:	2b01      	cmp	r3, #1
 8006820:	d101      	bne.n	8006826 <HAL_UARTEx_SetTxFifoThreshold+0x18>
 8006822:	2302      	movs	r3, #2
 8006824:	e02d      	b.n	8006882 <HAL_UARTEx_SetTxFifoThreshold+0x74>
 8006826:	687b      	ldr	r3, [r7, #4]
 8006828:	2201      	movs	r2, #1
 800682a:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 800682e:	687b      	ldr	r3, [r7, #4]
 8006830:	2224      	movs	r2, #36	; 0x24
 8006832:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8006836:	687b      	ldr	r3, [r7, #4]
 8006838:	681b      	ldr	r3, [r3, #0]
 800683a:	681b      	ldr	r3, [r3, #0]
 800683c:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800683e:	687b      	ldr	r3, [r7, #4]
 8006840:	681b      	ldr	r3, [r3, #0]
 8006842:	681a      	ldr	r2, [r3, #0]
 8006844:	687b      	ldr	r3, [r7, #4]
 8006846:	681b      	ldr	r3, [r3, #0]
 8006848:	f022 0201 	bic.w	r2, r2, #1
 800684c:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 800684e:	687b      	ldr	r3, [r7, #4]
 8006850:	681b      	ldr	r3, [r3, #0]
 8006852:	689b      	ldr	r3, [r3, #8]
 8006854:	f023 4160 	bic.w	r1, r3, #3758096384	; 0xe0000000
 8006858:	687b      	ldr	r3, [r7, #4]
 800685a:	681b      	ldr	r3, [r3, #0]
 800685c:	683a      	ldr	r2, [r7, #0]
 800685e:	430a      	orrs	r2, r1
 8006860:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8006862:	6878      	ldr	r0, [r7, #4]
 8006864:	f000 f850 	bl	8006908 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8006868:	687b      	ldr	r3, [r7, #4]
 800686a:	681b      	ldr	r3, [r3, #0]
 800686c:	68fa      	ldr	r2, [r7, #12]
 800686e:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8006870:	687b      	ldr	r3, [r7, #4]
 8006872:	2220      	movs	r2, #32
 8006874:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8006878:	687b      	ldr	r3, [r7, #4]
 800687a:	2200      	movs	r2, #0
 800687c:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

  return HAL_OK;
 8006880:	2300      	movs	r3, #0
}
 8006882:	4618      	mov	r0, r3
 8006884:	3710      	adds	r7, #16
 8006886:	46bd      	mov	sp, r7
 8006888:	bd80      	pop	{r7, pc}

0800688a <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 800688a:	b580      	push	{r7, lr}
 800688c:	b084      	sub	sp, #16
 800688e:	af00      	add	r7, sp, #0
 8006890:	6078      	str	r0, [r7, #4]
 8006892:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8006894:	687b      	ldr	r3, [r7, #4]
 8006896:	f893 3084 	ldrb.w	r3, [r3, #132]	; 0x84
 800689a:	2b01      	cmp	r3, #1
 800689c:	d101      	bne.n	80068a2 <HAL_UARTEx_SetRxFifoThreshold+0x18>
 800689e:	2302      	movs	r3, #2
 80068a0:	e02d      	b.n	80068fe <HAL_UARTEx_SetRxFifoThreshold+0x74>
 80068a2:	687b      	ldr	r3, [r7, #4]
 80068a4:	2201      	movs	r2, #1
 80068a6:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 80068aa:	687b      	ldr	r3, [r7, #4]
 80068ac:	2224      	movs	r2, #36	; 0x24
 80068ae:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 80068b2:	687b      	ldr	r3, [r7, #4]
 80068b4:	681b      	ldr	r3, [r3, #0]
 80068b6:	681b      	ldr	r3, [r3, #0]
 80068b8:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 80068ba:	687b      	ldr	r3, [r7, #4]
 80068bc:	681b      	ldr	r3, [r3, #0]
 80068be:	681a      	ldr	r2, [r3, #0]
 80068c0:	687b      	ldr	r3, [r7, #4]
 80068c2:	681b      	ldr	r3, [r3, #0]
 80068c4:	f022 0201 	bic.w	r2, r2, #1
 80068c8:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 80068ca:	687b      	ldr	r3, [r7, #4]
 80068cc:	681b      	ldr	r3, [r3, #0]
 80068ce:	689b      	ldr	r3, [r3, #8]
 80068d0:	f023 6160 	bic.w	r1, r3, #234881024	; 0xe000000
 80068d4:	687b      	ldr	r3, [r7, #4]
 80068d6:	681b      	ldr	r3, [r3, #0]
 80068d8:	683a      	ldr	r2, [r7, #0]
 80068da:	430a      	orrs	r2, r1
 80068dc:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 80068de:	6878      	ldr	r0, [r7, #4]
 80068e0:	f000 f812 	bl	8006908 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 80068e4:	687b      	ldr	r3, [r7, #4]
 80068e6:	681b      	ldr	r3, [r3, #0]
 80068e8:	68fa      	ldr	r2, [r7, #12]
 80068ea:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 80068ec:	687b      	ldr	r3, [r7, #4]
 80068ee:	2220      	movs	r2, #32
 80068f0:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 80068f4:	687b      	ldr	r3, [r7, #4]
 80068f6:	2200      	movs	r2, #0
 80068f8:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

  return HAL_OK;
 80068fc:	2300      	movs	r3, #0
}
 80068fe:	4618      	mov	r0, r3
 8006900:	3710      	adds	r7, #16
 8006902:	46bd      	mov	sp, r7
 8006904:	bd80      	pop	{r7, pc}
	...

08006908 <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 8006908:	b480      	push	{r7}
 800690a:	b085      	sub	sp, #20
 800690c:	af00      	add	r7, sp, #0
 800690e:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 8006910:	687b      	ldr	r3, [r7, #4]
 8006912:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8006914:	2b00      	cmp	r3, #0
 8006916:	d108      	bne.n	800692a <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 8006918:	687b      	ldr	r3, [r7, #4]
 800691a:	2201      	movs	r2, #1
 800691c:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
    huart->NbRxDataToProcess = 1U;
 8006920:	687b      	ldr	r3, [r7, #4]
 8006922:	2201      	movs	r2, #1
 8006924:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 8006928:	e031      	b.n	800698e <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 800692a:	2308      	movs	r3, #8
 800692c:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 800692e:	2308      	movs	r3, #8
 8006930:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 8006932:	687b      	ldr	r3, [r7, #4]
 8006934:	681b      	ldr	r3, [r3, #0]
 8006936:	689b      	ldr	r3, [r3, #8]
 8006938:	0e5b      	lsrs	r3, r3, #25
 800693a:	b2db      	uxtb	r3, r3
 800693c:	f003 0307 	and.w	r3, r3, #7
 8006940:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 8006942:	687b      	ldr	r3, [r7, #4]
 8006944:	681b      	ldr	r3, [r3, #0]
 8006946:	689b      	ldr	r3, [r3, #8]
 8006948:	0f5b      	lsrs	r3, r3, #29
 800694a:	b2db      	uxtb	r3, r3
 800694c:	f003 0307 	and.w	r3, r3, #7
 8006950:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8006952:	7bbb      	ldrb	r3, [r7, #14]
 8006954:	7b3a      	ldrb	r2, [r7, #12]
 8006956:	4911      	ldr	r1, [pc, #68]	; (800699c <UARTEx_SetNbDataToProcess+0x94>)
 8006958:	5c8a      	ldrb	r2, [r1, r2]
 800695a:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 800695e:	7b3a      	ldrb	r2, [r7, #12]
 8006960:	490f      	ldr	r1, [pc, #60]	; (80069a0 <UARTEx_SetNbDataToProcess+0x98>)
 8006962:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8006964:	fb93 f3f2 	sdiv	r3, r3, r2
 8006968:	b29a      	uxth	r2, r3
 800696a:	687b      	ldr	r3, [r7, #4]
 800696c:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8006970:	7bfb      	ldrb	r3, [r7, #15]
 8006972:	7b7a      	ldrb	r2, [r7, #13]
 8006974:	4909      	ldr	r1, [pc, #36]	; (800699c <UARTEx_SetNbDataToProcess+0x94>)
 8006976:	5c8a      	ldrb	r2, [r1, r2]
 8006978:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 800697c:	7b7a      	ldrb	r2, [r7, #13]
 800697e:	4908      	ldr	r1, [pc, #32]	; (80069a0 <UARTEx_SetNbDataToProcess+0x98>)
 8006980:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8006982:	fb93 f3f2 	sdiv	r3, r3, r2
 8006986:	b29a      	uxth	r2, r3
 8006988:	687b      	ldr	r3, [r7, #4]
 800698a:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
}
 800698e:	bf00      	nop
 8006990:	3714      	adds	r7, #20
 8006992:	46bd      	mov	sp, r7
 8006994:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006998:	4770      	bx	lr
 800699a:	bf00      	nop
 800699c:	0800aa1c 	.word	0x0800aa1c
 80069a0:	0800aa24 	.word	0x0800aa24

080069a4 <FMC_NORSRAM_Init>:
  * @param  Init Pointer to NORSRAM Initialization structure
  * @retval HAL status
  */
HAL_StatusTypeDef  FMC_NORSRAM_Init(FMC_NORSRAM_TypeDef *Device,
                                    FMC_NORSRAM_InitTypeDef *Init)
{
 80069a4:	b480      	push	{r7}
 80069a6:	b087      	sub	sp, #28
 80069a8:	af00      	add	r7, sp, #0
 80069aa:	6078      	str	r0, [r7, #4]
 80069ac:	6039      	str	r1, [r7, #0]
#if defined(FMC_PCSCNTR_CSCOUNT)
  assert_param(IS_FUNCTIONAL_STATE(Init->MaxChipSelectPulse));
#endif /* FMC_PCSCNTR_CSCOUNT */

  /* Disable NORSRAM Device */
  __FMC_NORSRAM_DISABLE(Device, Init->NSBank);
 80069ae:	683b      	ldr	r3, [r7, #0]
 80069b0:	681a      	ldr	r2, [r3, #0]
 80069b2:	687b      	ldr	r3, [r7, #4]
 80069b4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80069b8:	683a      	ldr	r2, [r7, #0]
 80069ba:	6812      	ldr	r2, [r2, #0]
 80069bc:	f023 0101 	bic.w	r1, r3, #1
 80069c0:	687b      	ldr	r3, [r7, #4]
 80069c2:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

  /* Set NORSRAM device control parameters */
  if (Init->MemoryType == FMC_MEMORY_TYPE_NOR)
 80069c6:	683b      	ldr	r3, [r7, #0]
 80069c8:	689b      	ldr	r3, [r3, #8]
 80069ca:	2b08      	cmp	r3, #8
 80069cc:	d102      	bne.n	80069d4 <FMC_NORSRAM_Init+0x30>
  {
    flashaccess = FMC_NORSRAM_FLASH_ACCESS_ENABLE;
 80069ce:	2340      	movs	r3, #64	; 0x40
 80069d0:	617b      	str	r3, [r7, #20]
 80069d2:	e001      	b.n	80069d8 <FMC_NORSRAM_Init+0x34>
  }
  else
  {
    flashaccess = FMC_NORSRAM_FLASH_ACCESS_DISABLE;
 80069d4:	2300      	movs	r3, #0
 80069d6:	617b      	str	r3, [r7, #20]
  }

  btcr_reg = (flashaccess                   | \
              Init->DataAddressMux          | \
 80069d8:	683b      	ldr	r3, [r7, #0]
 80069da:	685a      	ldr	r2, [r3, #4]
  btcr_reg = (flashaccess                   | \
 80069dc:	697b      	ldr	r3, [r7, #20]
 80069de:	431a      	orrs	r2, r3
              Init->MemoryType              | \
 80069e0:	683b      	ldr	r3, [r7, #0]
 80069e2:	689b      	ldr	r3, [r3, #8]
              Init->DataAddressMux          | \
 80069e4:	431a      	orrs	r2, r3
              Init->MemoryDataWidth         | \
 80069e6:	683b      	ldr	r3, [r7, #0]
 80069e8:	68db      	ldr	r3, [r3, #12]
              Init->MemoryType              | \
 80069ea:	431a      	orrs	r2, r3
              Init->BurstAccessMode         | \
 80069ec:	683b      	ldr	r3, [r7, #0]
 80069ee:	691b      	ldr	r3, [r3, #16]
              Init->MemoryDataWidth         | \
 80069f0:	431a      	orrs	r2, r3
              Init->WaitSignalPolarity      | \
 80069f2:	683b      	ldr	r3, [r7, #0]
 80069f4:	695b      	ldr	r3, [r3, #20]
              Init->BurstAccessMode         | \
 80069f6:	431a      	orrs	r2, r3
              Init->WaitSignalActive        | \
 80069f8:	683b      	ldr	r3, [r7, #0]
 80069fa:	699b      	ldr	r3, [r3, #24]
              Init->WaitSignalPolarity      | \
 80069fc:	431a      	orrs	r2, r3
              Init->WriteOperation          | \
 80069fe:	683b      	ldr	r3, [r7, #0]
 8006a00:	69db      	ldr	r3, [r3, #28]
              Init->WaitSignalActive        | \
 8006a02:	431a      	orrs	r2, r3
              Init->WaitSignal              | \
 8006a04:	683b      	ldr	r3, [r7, #0]
 8006a06:	6a1b      	ldr	r3, [r3, #32]
              Init->WriteOperation          | \
 8006a08:	431a      	orrs	r2, r3
              Init->ExtendedMode            | \
 8006a0a:	683b      	ldr	r3, [r7, #0]
 8006a0c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
              Init->WaitSignal              | \
 8006a0e:	431a      	orrs	r2, r3
              Init->AsynchronousWait        | \
 8006a10:	683b      	ldr	r3, [r7, #0]
 8006a12:	6a9b      	ldr	r3, [r3, #40]	; 0x28
              Init->ExtendedMode            | \
 8006a14:	431a      	orrs	r2, r3
              Init->WriteBurst);
 8006a16:	683b      	ldr	r3, [r7, #0]
 8006a18:	6adb      	ldr	r3, [r3, #44]	; 0x2c
  btcr_reg = (flashaccess                   | \
 8006a1a:	4313      	orrs	r3, r2
 8006a1c:	613b      	str	r3, [r7, #16]

  btcr_reg |= Init->ContinuousClock;
 8006a1e:	683b      	ldr	r3, [r7, #0]
 8006a20:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006a22:	693a      	ldr	r2, [r7, #16]
 8006a24:	4313      	orrs	r3, r2
 8006a26:	613b      	str	r3, [r7, #16]
#if defined(FMC_BCR1_WFDIS)
  btcr_reg |= Init->WriteFifo;
 8006a28:	683b      	ldr	r3, [r7, #0]
 8006a2a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006a2c:	693a      	ldr	r2, [r7, #16]
 8006a2e:	4313      	orrs	r3, r2
 8006a30:	613b      	str	r3, [r7, #16]
#endif /* FMC_BCR1_WFDIS */
#if defined(FMC_BCRx_NBLSET)
  btcr_reg |= Init->NBLSetupTime;
 8006a32:	683b      	ldr	r3, [r7, #0]
 8006a34:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006a36:	693a      	ldr	r2, [r7, #16]
 8006a38:	4313      	orrs	r3, r2
 8006a3a:	613b      	str	r3, [r7, #16]
#endif /* FMC_BCRx_NBLSET */
  btcr_reg |= Init->PageSize;
 8006a3c:	683b      	ldr	r3, [r7, #0]
 8006a3e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006a40:	693a      	ldr	r2, [r7, #16]
 8006a42:	4313      	orrs	r3, r2
 8006a44:	613b      	str	r3, [r7, #16]

  mask = (FMC_BCRx_MBKEN                |
 8006a46:	4b23      	ldr	r3, [pc, #140]	; (8006ad4 <FMC_NORSRAM_Init+0x130>)
 8006a48:	60fb      	str	r3, [r7, #12]
          FMC_BCRx_WAITEN               |
          FMC_BCRx_EXTMOD               |
          FMC_BCRx_ASYNCWAIT            |
          FMC_BCRx_CBURSTRW);

  mask |= FMC_BCR1_CCLKEN;
 8006a4a:	68fb      	ldr	r3, [r7, #12]
 8006a4c:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8006a50:	60fb      	str	r3, [r7, #12]
#if defined(FMC_BCR1_WFDIS)
  mask |= FMC_BCR1_WFDIS;
 8006a52:	68fb      	ldr	r3, [r7, #12]
 8006a54:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8006a58:	60fb      	str	r3, [r7, #12]
#endif /* FMC_BCR1_WFDIS */
#if defined(FMC_BCRx_NBLSET)
  mask |= FMC_BCRx_NBLSET;
 8006a5a:	68fb      	ldr	r3, [r7, #12]
 8006a5c:	f443 0340 	orr.w	r3, r3, #12582912	; 0xc00000
 8006a60:	60fb      	str	r3, [r7, #12]
#endif /* FMC_BCRx_NBLSET */
  mask |= FMC_BCRx_CPSIZE;
 8006a62:	68fb      	ldr	r3, [r7, #12]
 8006a64:	f443 23e0 	orr.w	r3, r3, #458752	; 0x70000
 8006a68:	60fb      	str	r3, [r7, #12]

  MODIFY_REG(Device->BTCR[Init->NSBank], mask, btcr_reg);
 8006a6a:	683b      	ldr	r3, [r7, #0]
 8006a6c:	681a      	ldr	r2, [r3, #0]
 8006a6e:	687b      	ldr	r3, [r7, #4]
 8006a70:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 8006a74:	68fb      	ldr	r3, [r7, #12]
 8006a76:	43db      	mvns	r3, r3
 8006a78:	ea02 0103 	and.w	r1, r2, r3
 8006a7c:	683b      	ldr	r3, [r7, #0]
 8006a7e:	681a      	ldr	r2, [r3, #0]
 8006a80:	693b      	ldr	r3, [r7, #16]
 8006a82:	4319      	orrs	r1, r3
 8006a84:	687b      	ldr	r3, [r7, #4]
 8006a86:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

  /* Configure synchronous mode when Continuous clock is enabled for bank2..4 */
  if ((Init->ContinuousClock == FMC_CONTINUOUS_CLOCK_SYNC_ASYNC) && (Init->NSBank != FMC_NORSRAM_BANK1))
 8006a8a:	683b      	ldr	r3, [r7, #0]
 8006a8c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006a8e:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8006a92:	d10c      	bne.n	8006aae <FMC_NORSRAM_Init+0x10a>
 8006a94:	683b      	ldr	r3, [r7, #0]
 8006a96:	681b      	ldr	r3, [r3, #0]
 8006a98:	2b00      	cmp	r3, #0
 8006a9a:	d008      	beq.n	8006aae <FMC_NORSRAM_Init+0x10a>
  {
    MODIFY_REG(Device->BTCR[FMC_NORSRAM_BANK1], FMC_BCR1_CCLKEN, Init->ContinuousClock);
 8006a9c:	687b      	ldr	r3, [r7, #4]
 8006a9e:	681b      	ldr	r3, [r3, #0]
 8006aa0:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 8006aa4:	683b      	ldr	r3, [r7, #0]
 8006aa6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006aa8:	431a      	orrs	r2, r3
 8006aaa:	687b      	ldr	r3, [r7, #4]
 8006aac:	601a      	str	r2, [r3, #0]
  }
#if defined(FMC_BCR1_WFDIS)

  if (Init->NSBank != FMC_NORSRAM_BANK1)
 8006aae:	683b      	ldr	r3, [r7, #0]
 8006ab0:	681b      	ldr	r3, [r3, #0]
 8006ab2:	2b00      	cmp	r3, #0
 8006ab4:	d006      	beq.n	8006ac4 <FMC_NORSRAM_Init+0x120>
  {
    /* Configure Write FIFO mode when Write Fifo is enabled for bank2..4 */
    SET_BIT(Device->BTCR[FMC_NORSRAM_BANK1], (uint32_t)(Init->WriteFifo));
 8006ab6:	687b      	ldr	r3, [r7, #4]
 8006ab8:	681a      	ldr	r2, [r3, #0]
 8006aba:	683b      	ldr	r3, [r7, #0]
 8006abc:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006abe:	431a      	orrs	r2, r3
 8006ac0:	687b      	ldr	r3, [r7, #4]
 8006ac2:	601a      	str	r2, [r3, #0]
        break;
    }
  }
#endif /* FMC_PCSCNTR_CSCOUNT */

  return HAL_OK;
 8006ac4:	2300      	movs	r3, #0
}
 8006ac6:	4618      	mov	r0, r3
 8006ac8:	371c      	adds	r7, #28
 8006aca:	46bd      	mov	sp, r7
 8006acc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ad0:	4770      	bx	lr
 8006ad2:	bf00      	nop
 8006ad4:	0008fb7f 	.word	0x0008fb7f

08006ad8 <FMC_NORSRAM_Timing_Init>:
  * @param  Bank NORSRAM bank number
  * @retval HAL status
  */
HAL_StatusTypeDef FMC_NORSRAM_Timing_Init(FMC_NORSRAM_TypeDef *Device,
                                          FMC_NORSRAM_TimingTypeDef *Timing, uint32_t Bank)
{
 8006ad8:	b480      	push	{r7}
 8006ada:	b087      	sub	sp, #28
 8006adc:	af00      	add	r7, sp, #0
 8006ade:	60f8      	str	r0, [r7, #12]
 8006ae0:	60b9      	str	r1, [r7, #8]
 8006ae2:	607a      	str	r2, [r7, #4]
  assert_param(IS_FMC_ACCESS_MODE(Timing->AccessMode));
  assert_param(IS_FMC_NORSRAM_BANK(Bank));

  /* Set FMC_NORSRAM device timing parameters */
#if defined(FMC_BTRx_DATAHLD)
  MODIFY_REG(Device->BTCR[Bank + 1U], BTR_CLEAR_MASK, (Timing->AddressSetupTime                                  |
 8006ae4:	687b      	ldr	r3, [r7, #4]
 8006ae6:	1c5a      	adds	r2, r3, #1
 8006ae8:	68fb      	ldr	r3, [r7, #12]
 8006aea:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8006aee:	68bb      	ldr	r3, [r7, #8]
 8006af0:	681a      	ldr	r2, [r3, #0]
 8006af2:	68bb      	ldr	r3, [r7, #8]
 8006af4:	685b      	ldr	r3, [r3, #4]
 8006af6:	011b      	lsls	r3, r3, #4
 8006af8:	431a      	orrs	r2, r3
 8006afa:	68bb      	ldr	r3, [r7, #8]
 8006afc:	689b      	ldr	r3, [r3, #8]
 8006afe:	021b      	lsls	r3, r3, #8
 8006b00:	431a      	orrs	r2, r3
 8006b02:	68bb      	ldr	r3, [r7, #8]
 8006b04:	68db      	ldr	r3, [r3, #12]
 8006b06:	079b      	lsls	r3, r3, #30
 8006b08:	431a      	orrs	r2, r3
 8006b0a:	68bb      	ldr	r3, [r7, #8]
 8006b0c:	691b      	ldr	r3, [r3, #16]
 8006b0e:	041b      	lsls	r3, r3, #16
 8006b10:	431a      	orrs	r2, r3
 8006b12:	68bb      	ldr	r3, [r7, #8]
 8006b14:	695b      	ldr	r3, [r3, #20]
 8006b16:	3b01      	subs	r3, #1
 8006b18:	051b      	lsls	r3, r3, #20
 8006b1a:	431a      	orrs	r2, r3
 8006b1c:	68bb      	ldr	r3, [r7, #8]
 8006b1e:	699b      	ldr	r3, [r3, #24]
 8006b20:	3b02      	subs	r3, #2
 8006b22:	061b      	lsls	r3, r3, #24
 8006b24:	ea42 0103 	orr.w	r1, r2, r3
 8006b28:	68bb      	ldr	r3, [r7, #8]
 8006b2a:	69db      	ldr	r3, [r3, #28]
 8006b2c:	687a      	ldr	r2, [r7, #4]
 8006b2e:	3201      	adds	r2, #1
 8006b30:	4319      	orrs	r1, r3
 8006b32:	68fb      	ldr	r3, [r7, #12]
 8006b34:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
                                                       (((Timing->DataLatency) - 2U)     << FMC_BTRx_DATLAT_Pos)  |
                                                       (Timing->AccessMode)));
#endif /* FMC_BTRx_DATAHLD */

  /* Configure Clock division value (in NORSRAM bank 1) when continuous clock is enabled */
  if (HAL_IS_BIT_SET(Device->BTCR[FMC_NORSRAM_BANK1], FMC_BCR1_CCLKEN))
 8006b38:	68fb      	ldr	r3, [r7, #12]
 8006b3a:	681b      	ldr	r3, [r3, #0]
 8006b3c:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8006b40:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8006b44:	d113      	bne.n	8006b6e <FMC_NORSRAM_Timing_Init+0x96>
  {
    tmpr = (uint32_t)(Device->BTCR[FMC_NORSRAM_BANK1 + 1U] & ~((0x0FU) << FMC_BTRx_CLKDIV_Pos));
 8006b46:	68fb      	ldr	r3, [r7, #12]
 8006b48:	685b      	ldr	r3, [r3, #4]
 8006b4a:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
 8006b4e:	617b      	str	r3, [r7, #20]
    tmpr |= (uint32_t)(((Timing->CLKDivision) - 1U) << FMC_BTRx_CLKDIV_Pos);
 8006b50:	68bb      	ldr	r3, [r7, #8]
 8006b52:	695b      	ldr	r3, [r3, #20]
 8006b54:	3b01      	subs	r3, #1
 8006b56:	051b      	lsls	r3, r3, #20
 8006b58:	697a      	ldr	r2, [r7, #20]
 8006b5a:	4313      	orrs	r3, r2
 8006b5c:	617b      	str	r3, [r7, #20]
    MODIFY_REG(Device->BTCR[FMC_NORSRAM_BANK1 + 1U], FMC_BTRx_CLKDIV, tmpr);
 8006b5e:	68fb      	ldr	r3, [r7, #12]
 8006b60:	685b      	ldr	r3, [r3, #4]
 8006b62:	f423 0270 	bic.w	r2, r3, #15728640	; 0xf00000
 8006b66:	697b      	ldr	r3, [r7, #20]
 8006b68:	431a      	orrs	r2, r3
 8006b6a:	68fb      	ldr	r3, [r7, #12]
 8006b6c:	605a      	str	r2, [r3, #4]
  }

  return HAL_OK;
 8006b6e:	2300      	movs	r3, #0
}
 8006b70:	4618      	mov	r0, r3
 8006b72:	371c      	adds	r7, #28
 8006b74:	46bd      	mov	sp, r7
 8006b76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b7a:	4770      	bx	lr

08006b7c <FMC_NORSRAM_Extended_Timing_Init>:
  * @retval HAL status
  */
HAL_StatusTypeDef FMC_NORSRAM_Extended_Timing_Init(FMC_NORSRAM_EXTENDED_TypeDef *Device,
                                                   FMC_NORSRAM_TimingTypeDef *Timing, uint32_t Bank,
                                                   uint32_t ExtendedMode)
{
 8006b7c:	b480      	push	{r7}
 8006b7e:	b085      	sub	sp, #20
 8006b80:	af00      	add	r7, sp, #0
 8006b82:	60f8      	str	r0, [r7, #12]
 8006b84:	60b9      	str	r1, [r7, #8]
 8006b86:	607a      	str	r2, [r7, #4]
 8006b88:	603b      	str	r3, [r7, #0]
  /* Check the parameters */
  assert_param(IS_FMC_EXTENDED_MODE(ExtendedMode));

  /* Set NORSRAM device timing register for write configuration, if extended mode is used */
  if (ExtendedMode == FMC_EXTENDED_MODE_ENABLE)
 8006b8a:	683b      	ldr	r3, [r7, #0]
 8006b8c:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8006b90:	d121      	bne.n	8006bd6 <FMC_NORSRAM_Extended_Timing_Init+0x5a>
    assert_param(IS_FMC_ACCESS_MODE(Timing->AccessMode));
    assert_param(IS_FMC_NORSRAM_BANK(Bank));

    /* Set NORSRAM device timing register for write configuration, if extended mode is used */
#if defined(FMC_BTRx_DATAHLD)
    MODIFY_REG(Device->BWTR[Bank], BWTR_CLEAR_MASK, (Timing->AddressSetupTime                                    |
 8006b92:	68fb      	ldr	r3, [r7, #12]
 8006b94:	687a      	ldr	r2, [r7, #4]
 8006b96:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8006b9a:	f003 627f 	and.w	r2, r3, #267386880	; 0xff00000
 8006b9e:	68bb      	ldr	r3, [r7, #8]
 8006ba0:	6819      	ldr	r1, [r3, #0]
 8006ba2:	68bb      	ldr	r3, [r7, #8]
 8006ba4:	685b      	ldr	r3, [r3, #4]
 8006ba6:	011b      	lsls	r3, r3, #4
 8006ba8:	4319      	orrs	r1, r3
 8006baa:	68bb      	ldr	r3, [r7, #8]
 8006bac:	689b      	ldr	r3, [r3, #8]
 8006bae:	021b      	lsls	r3, r3, #8
 8006bb0:	4319      	orrs	r1, r3
 8006bb2:	68bb      	ldr	r3, [r7, #8]
 8006bb4:	68db      	ldr	r3, [r3, #12]
 8006bb6:	079b      	lsls	r3, r3, #30
 8006bb8:	4319      	orrs	r1, r3
 8006bba:	68bb      	ldr	r3, [r7, #8]
 8006bbc:	69db      	ldr	r3, [r3, #28]
 8006bbe:	4319      	orrs	r1, r3
 8006bc0:	68bb      	ldr	r3, [r7, #8]
 8006bc2:	691b      	ldr	r3, [r3, #16]
 8006bc4:	041b      	lsls	r3, r3, #16
 8006bc6:	430b      	orrs	r3, r1
 8006bc8:	ea42 0103 	orr.w	r1, r2, r3
 8006bcc:	68fb      	ldr	r3, [r7, #12]
 8006bce:	687a      	ldr	r2, [r7, #4]
 8006bd0:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
 8006bd4:	e005      	b.n	8006be2 <FMC_NORSRAM_Extended_Timing_Init+0x66>
                                                     ((Timing->BusTurnAroundDuration)  << FMC_BWTRx_BUSTURN_Pos)));
#endif /* FMC_BTRx_DATAHLD */
  }
  else
  {
    Device->BWTR[Bank] = 0x0FFFFFFFU;
 8006bd6:	68fb      	ldr	r3, [r7, #12]
 8006bd8:	687a      	ldr	r2, [r7, #4]
 8006bda:	f06f 4170 	mvn.w	r1, #4026531840	; 0xf0000000
 8006bde:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  }

  return HAL_OK;
 8006be2:	2300      	movs	r3, #0
}
 8006be4:	4618      	mov	r0, r3
 8006be6:	3714      	adds	r7, #20
 8006be8:	46bd      	mov	sp, r7
 8006bea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006bee:	4770      	bx	lr

08006bf0 <ai_log_err>:

static ai_buffer* ai_input;
static ai_buffer* ai_output;

static void ai_log_err(const ai_error err, const char *fct)
{
 8006bf0:	b580      	push	{r7, lr}
 8006bf2:	b082      	sub	sp, #8
 8006bf4:	af00      	add	r7, sp, #0
 8006bf6:	6078      	str	r0, [r7, #4]
 8006bf8:	6039      	str	r1, [r7, #0]
  /* USER CODE BEGIN log */
  if (fct)
 8006bfa:	683b      	ldr	r3, [r7, #0]
 8006bfc:	2b00      	cmp	r3, #0
 8006bfe:	d009      	beq.n	8006c14 <ai_log_err+0x24>
    printf("TEMPLATE - Error (%s) - type=0x%02x code=0x%02x\r\n", fct,
        err.type, err.code);
 8006c00:	793b      	ldrb	r3, [r7, #4]
    printf("TEMPLATE - Error (%s) - type=0x%02x code=0x%02x\r\n", fct,
 8006c02:	461a      	mov	r2, r3
        err.type, err.code);
 8006c04:	687b      	ldr	r3, [r7, #4]
 8006c06:	f3c3 2317 	ubfx	r3, r3, #8, #24
    printf("TEMPLATE - Error (%s) - type=0x%02x code=0x%02x\r\n", fct,
 8006c0a:	6839      	ldr	r1, [r7, #0]
 8006c0c:	4806      	ldr	r0, [pc, #24]	; (8006c28 <ai_log_err+0x38>)
 8006c0e:	f002 fd21 	bl	8009654 <iprintf>
 8006c12:	e008      	b.n	8006c26 <ai_log_err+0x36>
  else
    printf("TEMPLATE - Error - type=0x%02x code=0x%02x\r\n", err.type, err.code);
 8006c14:	793b      	ldrb	r3, [r7, #4]
 8006c16:	4619      	mov	r1, r3
 8006c18:	687b      	ldr	r3, [r7, #4]
 8006c1a:	f3c3 2317 	ubfx	r3, r3, #8, #24
 8006c1e:	461a      	mov	r2, r3
 8006c20:	4802      	ldr	r0, [pc, #8]	; (8006c2c <ai_log_err+0x3c>)
 8006c22:	f002 fd17 	bl	8009654 <iprintf>

  do {} while (1);
 8006c26:	e7fe      	b.n	8006c26 <ai_log_err+0x36>
 8006c28:	0800a8a0 	.word	0x0800a8a0
 8006c2c:	0800a8d4 	.word	0x0800a8d4

08006c30 <ai_boostrap>:
  /* USER CODE END log */
}

static int ai_boostrap(ai_handle *act_addr)
{
 8006c30:	b580      	push	{r7, lr}
 8006c32:	b086      	sub	sp, #24
 8006c34:	af00      	add	r7, sp, #0
 8006c36:	6078      	str	r0, [r7, #4]
  ai_error err;

  /* Create and initialize an instance of the model */
  err = ai_wine_quality_create_and_init(&wine_quality, act_addr, NULL);
 8006c38:	2200      	movs	r2, #0
 8006c3a:	6879      	ldr	r1, [r7, #4]
 8006c3c:	4828      	ldr	r0, [pc, #160]	; (8006ce0 <ai_boostrap+0xb0>)
 8006c3e:	f000 fabb 	bl	80071b8 <ai_wine_quality_create_and_init>
 8006c42:	4603      	mov	r3, r0
 8006c44:	60fb      	str	r3, [r7, #12]
  if (err.type != AI_ERROR_NONE) {
 8006c46:	7b3b      	ldrb	r3, [r7, #12]
 8006c48:	2b00      	cmp	r3, #0
 8006c4a:	d006      	beq.n	8006c5a <ai_boostrap+0x2a>
    ai_log_err(err, "ai_wine_quality_create_and_init");
 8006c4c:	4925      	ldr	r1, [pc, #148]	; (8006ce4 <ai_boostrap+0xb4>)
 8006c4e:	68f8      	ldr	r0, [r7, #12]
 8006c50:	f7ff ffce 	bl	8006bf0 <ai_log_err>
    return -1;
 8006c54:	f04f 33ff 	mov.w	r3, #4294967295
 8006c58:	e03e      	b.n	8006cd8 <ai_boostrap+0xa8>
  }

  ai_input = ai_wine_quality_inputs_get(wine_quality, NULL);
 8006c5a:	4b21      	ldr	r3, [pc, #132]	; (8006ce0 <ai_boostrap+0xb0>)
 8006c5c:	681b      	ldr	r3, [r3, #0]
 8006c5e:	2100      	movs	r1, #0
 8006c60:	4618      	mov	r0, r3
 8006c62:	f000 fb1d 	bl	80072a0 <ai_wine_quality_inputs_get>
 8006c66:	4603      	mov	r3, r0
 8006c68:	4a1f      	ldr	r2, [pc, #124]	; (8006ce8 <ai_boostrap+0xb8>)
 8006c6a:	6013      	str	r3, [r2, #0]
  ai_output = ai_wine_quality_outputs_get(wine_quality, NULL);
 8006c6c:	4b1c      	ldr	r3, [pc, #112]	; (8006ce0 <ai_boostrap+0xb0>)
 8006c6e:	681b      	ldr	r3, [r3, #0]
 8006c70:	2100      	movs	r1, #0
 8006c72:	4618      	mov	r0, r3
 8006c74:	f000 fb2e 	bl	80072d4 <ai_wine_quality_outputs_get>
 8006c78:	4603      	mov	r3, r0
 8006c7a:	4a1c      	ldr	r2, [pc, #112]	; (8006cec <ai_boostrap+0xbc>)
 8006c7c:	6013      	str	r3, [r2, #0]

#if defined(AI_WINE_QUALITY_INPUTS_IN_ACTIVATIONS)
  /*  In the case where "--allocate-inputs" option is used, memory buffer can be
   *  used from the activations buffer. This is not mandatory.
   */
  for (int idx=0; idx < AI_WINE_QUALITY_IN_NUM; idx++) {
 8006c7e:	2300      	movs	r3, #0
 8006c80:	617b      	str	r3, [r7, #20]
 8006c82:	e00f      	b.n	8006ca4 <ai_boostrap+0x74>
	data_ins[idx] = ai_input[idx].data;
 8006c84:	4b18      	ldr	r3, [pc, #96]	; (8006ce8 <ai_boostrap+0xb8>)
 8006c86:	6819      	ldr	r1, [r3, #0]
 8006c88:	697a      	ldr	r2, [r7, #20]
 8006c8a:	4613      	mov	r3, r2
 8006c8c:	00db      	lsls	r3, r3, #3
 8006c8e:	1a9b      	subs	r3, r3, r2
 8006c90:	009b      	lsls	r3, r3, #2
 8006c92:	440b      	add	r3, r1
 8006c94:	685a      	ldr	r2, [r3, #4]
 8006c96:	4916      	ldr	r1, [pc, #88]	; (8006cf0 <ai_boostrap+0xc0>)
 8006c98:	697b      	ldr	r3, [r7, #20]
 8006c9a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  for (int idx=0; idx < AI_WINE_QUALITY_IN_NUM; idx++) {
 8006c9e:	697b      	ldr	r3, [r7, #20]
 8006ca0:	3301      	adds	r3, #1
 8006ca2:	617b      	str	r3, [r7, #20]
 8006ca4:	697b      	ldr	r3, [r7, #20]
 8006ca6:	2b00      	cmp	r3, #0
 8006ca8:	ddec      	ble.n	8006c84 <ai_boostrap+0x54>

#if defined(AI_WINE_QUALITY_OUTPUTS_IN_ACTIVATIONS)
  /*  In the case where "--allocate-outputs" option is used, memory buffer can be
   *  used from the activations buffer. This is no mandatory.
   */
  for (int idx=0; idx < AI_WINE_QUALITY_OUT_NUM; idx++) {
 8006caa:	2300      	movs	r3, #0
 8006cac:	613b      	str	r3, [r7, #16]
 8006cae:	e00f      	b.n	8006cd0 <ai_boostrap+0xa0>
	data_outs[idx] = ai_output[idx].data;
 8006cb0:	4b0e      	ldr	r3, [pc, #56]	; (8006cec <ai_boostrap+0xbc>)
 8006cb2:	6819      	ldr	r1, [r3, #0]
 8006cb4:	693a      	ldr	r2, [r7, #16]
 8006cb6:	4613      	mov	r3, r2
 8006cb8:	00db      	lsls	r3, r3, #3
 8006cba:	1a9b      	subs	r3, r3, r2
 8006cbc:	009b      	lsls	r3, r3, #2
 8006cbe:	440b      	add	r3, r1
 8006cc0:	685a      	ldr	r2, [r3, #4]
 8006cc2:	490c      	ldr	r1, [pc, #48]	; (8006cf4 <ai_boostrap+0xc4>)
 8006cc4:	693b      	ldr	r3, [r7, #16]
 8006cc6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  for (int idx=0; idx < AI_WINE_QUALITY_OUT_NUM; idx++) {
 8006cca:	693b      	ldr	r3, [r7, #16]
 8006ccc:	3301      	adds	r3, #1
 8006cce:	613b      	str	r3, [r7, #16]
 8006cd0:	693b      	ldr	r3, [r7, #16]
 8006cd2:	2b00      	cmp	r3, #0
 8006cd4:	ddec      	ble.n	8006cb0 <ai_boostrap+0x80>
  for (int idx=0; idx < AI_WINE_QUALITY_OUT_NUM; idx++) {
	ai_output[idx].data = data_outs[idx];
  }
#endif

  return 0;
 8006cd6:	2300      	movs	r3, #0
}
 8006cd8:	4618      	mov	r0, r3
 8006cda:	3718      	adds	r7, #24
 8006cdc:	46bd      	mov	sp, r7
 8006cde:	bd80      	pop	{r7, pc}
 8006ce0:	20000f90 	.word	0x20000f90
 8006ce4:	0800a904 	.word	0x0800a904
 8006ce8:	20000f94 	.word	0x20000f94
 8006cec:	20000f98 	.word	0x20000f98
 8006cf0:	20000cb4 	.word	0x20000cb4
 8006cf4:	20000cb8 	.word	0x20000cb8

08006cf8 <ai_run>:

static int ai_run(void)
{
 8006cf8:	b580      	push	{r7, lr}
 8006cfa:	b082      	sub	sp, #8
 8006cfc:	af00      	add	r7, sp, #0
  ai_i32 batch;

  batch = ai_wine_quality_run(wine_quality, ai_input, ai_output);
 8006cfe:	4b0f      	ldr	r3, [pc, #60]	; (8006d3c <ai_run+0x44>)
 8006d00:	681b      	ldr	r3, [r3, #0]
 8006d02:	4a0f      	ldr	r2, [pc, #60]	; (8006d40 <ai_run+0x48>)
 8006d04:	6811      	ldr	r1, [r2, #0]
 8006d06:	4a0f      	ldr	r2, [pc, #60]	; (8006d44 <ai_run+0x4c>)
 8006d08:	6812      	ldr	r2, [r2, #0]
 8006d0a:	4618      	mov	r0, r3
 8006d0c:	f000 fb38 	bl	8007380 <ai_wine_quality_run>
 8006d10:	6078      	str	r0, [r7, #4]
  if (batch != 1) {
 8006d12:	687b      	ldr	r3, [r7, #4]
 8006d14:	2b01      	cmp	r3, #1
 8006d16:	d00c      	beq.n	8006d32 <ai_run+0x3a>
    ai_log_err(ai_wine_quality_get_error(wine_quality),
 8006d18:	4b08      	ldr	r3, [pc, #32]	; (8006d3c <ai_run+0x44>)
 8006d1a:	681b      	ldr	r3, [r3, #0]
 8006d1c:	4618      	mov	r0, r3
 8006d1e:	f000 fa29 	bl	8007174 <ai_wine_quality_get_error>
 8006d22:	4603      	mov	r3, r0
 8006d24:	4908      	ldr	r1, [pc, #32]	; (8006d48 <ai_run+0x50>)
 8006d26:	4618      	mov	r0, r3
 8006d28:	f7ff ff62 	bl	8006bf0 <ai_log_err>
        "ai_wine_quality_run");
    return -1;
 8006d2c:	f04f 33ff 	mov.w	r3, #4294967295
 8006d30:	e000      	b.n	8006d34 <ai_run+0x3c>
  }

  return 0;
 8006d32:	2300      	movs	r3, #0
}
 8006d34:	4618      	mov	r0, r3
 8006d36:	3708      	adds	r7, #8
 8006d38:	46bd      	mov	sp, r7
 8006d3a:	bd80      	pop	{r7, pc}
 8006d3c:	20000f90 	.word	0x20000f90
 8006d40:	20000f94 	.word	0x20000f94
 8006d44:	20000f98 	.word	0x20000f98
 8006d48:	0800a924 	.word	0x0800a924

08006d4c <acquire_and_process_data>:

/* USER CODE BEGIN 2 */
int acquire_and_process_data(ai_i8* data[])
{
 8006d4c:	b580      	push	{r7, lr}
 8006d4e:	b086      	sub	sp, #24
 8006d50:	af00      	add	r7, sp, #0
 8006d52:	6078      	str	r0, [r7, #4]

 /* fill the inputs of the c-model */

	uint8_t tmp[4] = {0}; //This buffer takes one feature at a time
 8006d54:	2300      	movs	r3, #0
 8006d56:	60fb      	str	r3, [r7, #12]
		#endif



	  // Here we will receive all 12 feature of one sample
	  for (i = 0; i < 12; i++){
 8006d58:	2300      	movs	r3, #0
 8006d5a:	617b      	str	r3, [r7, #20]
 8006d5c:	e01f      	b.n	8006d9e <acquire_and_process_data+0x52>
		  HAL_UART_Receive(&huart2, (uint8_t *) tmp, sizeof(tmp), 100);
 8006d5e:	f107 010c 	add.w	r1, r7, #12
 8006d62:	2364      	movs	r3, #100	; 0x64
 8006d64:	2204      	movs	r2, #4
 8006d66:	4812      	ldr	r0, [pc, #72]	; (8006db0 <acquire_and_process_data+0x64>)
 8006d68:	f7fe fb96 	bl	8005498 <HAL_UART_Receive>
		#if _DEBUG
		input[i] = *(float*) &tmp;
		#endif

	// Copy the received features in the "data" parameter
		  for ( k = 0; k < 4; k++){
 8006d6c:	2300      	movs	r3, #0
 8006d6e:	613b      	str	r3, [r7, #16]
 8006d70:	e00f      	b.n	8006d92 <acquire_and_process_data+0x46>
			((uint8_t *) data)[(i*4)+k] = tmp[k];
 8006d72:	697b      	ldr	r3, [r7, #20]
 8006d74:	009a      	lsls	r2, r3, #2
 8006d76:	693b      	ldr	r3, [r7, #16]
 8006d78:	4413      	add	r3, r2
 8006d7a:	461a      	mov	r2, r3
 8006d7c:	687b      	ldr	r3, [r7, #4]
 8006d7e:	4413      	add	r3, r2
 8006d80:	f107 010c 	add.w	r1, r7, #12
 8006d84:	693a      	ldr	r2, [r7, #16]
 8006d86:	440a      	add	r2, r1
 8006d88:	7812      	ldrb	r2, [r2, #0]
 8006d8a:	701a      	strb	r2, [r3, #0]
		  for ( k = 0; k < 4; k++){
 8006d8c:	693b      	ldr	r3, [r7, #16]
 8006d8e:	3301      	adds	r3, #1
 8006d90:	613b      	str	r3, [r7, #16]
 8006d92:	693b      	ldr	r3, [r7, #16]
 8006d94:	2b03      	cmp	r3, #3
 8006d96:	ddec      	ble.n	8006d72 <acquire_and_process_data+0x26>
	  for (i = 0; i < 12; i++){
 8006d98:	697b      	ldr	r3, [r7, #20]
 8006d9a:	3301      	adds	r3, #1
 8006d9c:	617b      	str	r3, [r7, #20]
 8006d9e:	697b      	ldr	r3, [r7, #20]
 8006da0:	2b0b      	cmp	r3, #11
 8006da2:	dddc      	ble.n	8006d5e <acquire_and_process_data+0x12>
		  }
	  }

	  return 0;
 8006da4:	2300      	movs	r3, #0
}
 8006da6:	4618      	mov	r0, r3
 8006da8:	3718      	adds	r7, #24
 8006daa:	46bd      	mov	sp, r7
 8006dac:	bd80      	pop	{r7, pc}
 8006dae:	bf00      	nop
 8006db0:	20000b2c 	.word	0x20000b2c

08006db4 <post_process>:

int post_process(ai_i8* data[])
{
 8006db4:	b580      	push	{r7, lr}
 8006db6:	b088      	sub	sp, #32
 8006db8:	af00      	add	r7, sp, #0
 8006dba:	6078      	str	r0, [r7, #4]
/* process the predictions */

	  uint8_t *output = data; // put the "data parameter in a buffer"
 8006dbc:	687b      	ldr	r3, [r7, #4]
 8006dbe:	617b      	str	r3, [r7, #20]
	  int i,j;

	  // We wait for the synchronisation before sending the prediction
	  char sync[3] = "010";
 8006dc0:	4a1e      	ldr	r2, [pc, #120]	; (8006e3c <post_process+0x88>)
 8006dc2:	f107 0310 	add.w	r3, r7, #16
 8006dc6:	6812      	ldr	r2, [r2, #0]
 8006dc8:	4611      	mov	r1, r2
 8006dca:	8019      	strh	r1, [r3, #0]
 8006dcc:	3302      	adds	r3, #2
 8006dce:	0c12      	lsrs	r2, r2, #16
 8006dd0:	701a      	strb	r2, [r3, #0]
	  HAL_UART_Transmit(&huart2, (uint8_t *) sync, sizeof(sync), 100);
 8006dd2:	f107 0110 	add.w	r1, r7, #16
 8006dd6:	2364      	movs	r3, #100	; 0x64
 8006dd8:	2203      	movs	r2, #3
 8006dda:	4819      	ldr	r0, [pc, #100]	; (8006e40 <post_process+0x8c>)
 8006ddc:	f7fe facd 	bl	800537a <HAL_UART_Transmit>

	  //We send the prediction of each class
	  for(i=0; i<7; i++){
 8006de0:	2300      	movs	r3, #0
 8006de2:	61fb      	str	r3, [r7, #28]
 8006de4:	e022      	b.n	8006e2c <post_process+0x78>
		  char tmp[4] = {0};
 8006de6:	2300      	movs	r3, #0
 8006de8:	60fb      	str	r3, [r7, #12]
		  for (j=0; j < 4; j++){
 8006dea:	2300      	movs	r3, #0
 8006dec:	61bb      	str	r3, [r7, #24]
 8006dee:	e010      	b.n	8006e12 <post_process+0x5e>
		  		  tmp[j] = output[4*i+j];
 8006df0:	69fb      	ldr	r3, [r7, #28]
 8006df2:	009a      	lsls	r2, r3, #2
 8006df4:	69bb      	ldr	r3, [r7, #24]
 8006df6:	4413      	add	r3, r2
 8006df8:	461a      	mov	r2, r3
 8006dfa:	697b      	ldr	r3, [r7, #20]
 8006dfc:	4413      	add	r3, r2
 8006dfe:	7819      	ldrb	r1, [r3, #0]
 8006e00:	f107 020c 	add.w	r2, r7, #12
 8006e04:	69bb      	ldr	r3, [r7, #24]
 8006e06:	4413      	add	r3, r2
 8006e08:	460a      	mov	r2, r1
 8006e0a:	701a      	strb	r2, [r3, #0]
		  for (j=0; j < 4; j++){
 8006e0c:	69bb      	ldr	r3, [r7, #24]
 8006e0e:	3301      	adds	r3, #1
 8006e10:	61bb      	str	r3, [r7, #24]
 8006e12:	69bb      	ldr	r3, [r7, #24]
 8006e14:	2b03      	cmp	r3, #3
 8006e16:	ddeb      	ble.n	8006df0 <post_process+0x3c>
		  	  }
		  HAL_UART_Transmit(&huart2, (uint8_t *) tmp, sizeof(tmp), 100);
 8006e18:	f107 010c 	add.w	r1, r7, #12
 8006e1c:	2364      	movs	r3, #100	; 0x64
 8006e1e:	2204      	movs	r2, #4
 8006e20:	4807      	ldr	r0, [pc, #28]	; (8006e40 <post_process+0x8c>)
 8006e22:	f7fe faaa 	bl	800537a <HAL_UART_Transmit>
	  for(i=0; i<7; i++){
 8006e26:	69fb      	ldr	r3, [r7, #28]
 8006e28:	3301      	adds	r3, #1
 8006e2a:	61fb      	str	r3, [r7, #28]
 8006e2c:	69fb      	ldr	r3, [r7, #28]
 8006e2e:	2b06      	cmp	r3, #6
 8006e30:	ddd9      	ble.n	8006de6 <post_process+0x32>

	#ifdef _DEBUG
	  float predicted_quality = *(float*) &tmp;
	  printf("Predicted quality: %f\n", predicted_quality)
	#endif
	  return 0;
 8006e32:	2300      	movs	r3, #0
}
 8006e34:	4618      	mov	r0, r3
 8006e36:	3720      	adds	r7, #32
 8006e38:	46bd      	mov	sp, r7
 8006e3a:	bd80      	pop	{r7, pc}
 8006e3c:	0800a938 	.word	0x0800a938
 8006e40:	20000b2c 	.word	0x20000b2c

08006e44 <MX_X_CUBE_AI_Init>:
/* USER CODE END 2 */

/* Entry points --------------------------------------------------------------*/

void MX_X_CUBE_AI_Init(void)
{
 8006e44:	b580      	push	{r7, lr}
 8006e46:	af00      	add	r7, sp, #0
    /* USER CODE BEGIN 5 */
  printf("\r\nTEMPLATE - initialization\r\n");
 8006e48:	4803      	ldr	r0, [pc, #12]	; (8006e58 <MX_X_CUBE_AI_Init+0x14>)
 8006e4a:	f002 fc69 	bl	8009720 <puts>

  ai_boostrap(data_activations0);
 8006e4e:	4803      	ldr	r0, [pc, #12]	; (8006e5c <MX_X_CUBE_AI_Init+0x18>)
 8006e50:	f7ff feee 	bl	8006c30 <ai_boostrap>
    /* USER CODE END 5 */
}
 8006e54:	bf00      	nop
 8006e56:	bd80      	pop	{r7, pc}
 8006e58:	0800a93c 	.word	0x0800a93c
 8006e5c:	2000000c 	.word	0x2000000c

08006e60 <MX_X_CUBE_AI_Process>:

void MX_X_CUBE_AI_Process(void)
{
 8006e60:	b580      	push	{r7, lr}
 8006e62:	b084      	sub	sp, #16
 8006e64:	af00      	add	r7, sp, #0
    /* USER CODE BEGIN 6 */
  int res = -1;
 8006e66:	f04f 33ff 	mov.w	r3, #4294967295
 8006e6a:	60fb      	str	r3, [r7, #12]
  uint8_t *in_data = NULL;
 8006e6c:	2300      	movs	r3, #0
 8006e6e:	60bb      	str	r3, [r7, #8]
  uint8_t *out_data = NULL;
 8006e70:	2300      	movs	r3, #0
 8006e72:	607b      	str	r3, [r7, #4]
  printf("TEMPLATE - run - main loop\r\n");
 8006e74:	481a      	ldr	r0, [pc, #104]	; (8006ee0 <MX_X_CUBE_AI_Process+0x80>)
 8006e76:	f002 fc53 	bl	8009720 <puts>



  if (wine_quality) {
 8006e7a:	4b1a      	ldr	r3, [pc, #104]	; (8006ee4 <MX_X_CUBE_AI_Process+0x84>)
 8006e7c:	681b      	ldr	r3, [r3, #0]
 8006e7e:	2b00      	cmp	r3, #0
 8006e80:	d01b      	beq.n	8006eba <MX_X_CUBE_AI_Process+0x5a>
  // set pointer on NN buffer
	#if defined(AI_WINE_QUALITY_INPUTS_IN_ACTIVATIONS)
	  in_data = ai_input[0].data;
 8006e82:	4b19      	ldr	r3, [pc, #100]	; (8006ee8 <MX_X_CUBE_AI_Process+0x88>)
 8006e84:	681b      	ldr	r3, [r3, #0]
 8006e86:	685b      	ldr	r3, [r3, #4]
 8006e88:	60bb      	str	r3, [r7, #8]
	#else
	  in_data = in_data_s;
	#endif

	#if defined(AI_WINE_QUALITY_OUTPUTS_IN_ACTIVATIONS)
	  out_data = ai_output[0].data;
 8006e8a:	4b18      	ldr	r3, [pc, #96]	; (8006eec <MX_X_CUBE_AI_Process+0x8c>)
 8006e8c:	681b      	ldr	r3, [r3, #0]
 8006e8e:	685b      	ldr	r3, [r3, #4]
 8006e90:	607b      	str	r3, [r7, #4]
	  out_data = out_data_s;
	#endif

    do {
      /* 1 - acquire and pre-process input data */
      res = acquire_and_process_data(in_data);
 8006e92:	68b8      	ldr	r0, [r7, #8]
 8006e94:	f7ff ff5a 	bl	8006d4c <acquire_and_process_data>
 8006e98:	60f8      	str	r0, [r7, #12]
      /* 2 - process the data - call inference engine */
      if (res == 0)
 8006e9a:	68fb      	ldr	r3, [r7, #12]
 8006e9c:	2b00      	cmp	r3, #0
 8006e9e:	d102      	bne.n	8006ea6 <MX_X_CUBE_AI_Process+0x46>
        res = ai_run();
 8006ea0:	f7ff ff2a 	bl	8006cf8 <ai_run>
 8006ea4:	60f8      	str	r0, [r7, #12]
      /* 3- post-process the predictions */
      if (res == 0)
 8006ea6:	68fb      	ldr	r3, [r7, #12]
 8006ea8:	2b00      	cmp	r3, #0
 8006eaa:	d103      	bne.n	8006eb4 <MX_X_CUBE_AI_Process+0x54>
        res = post_process(out_data);
 8006eac:	6878      	ldr	r0, [r7, #4]
 8006eae:	f7ff ff81 	bl	8006db4 <post_process>
 8006eb2:	60f8      	str	r0, [r7, #12]
    } while (res==0);
 8006eb4:	68fb      	ldr	r3, [r7, #12]
 8006eb6:	2b00      	cmp	r3, #0
 8006eb8:	d0eb      	beq.n	8006e92 <MX_X_CUBE_AI_Process+0x32>
  }

  if (res) {
 8006eba:	68fb      	ldr	r3, [r7, #12]
 8006ebc:	2b00      	cmp	r3, #0
 8006ebe:	d00a      	beq.n	8006ed6 <MX_X_CUBE_AI_Process+0x76>
    ai_error err = {AI_ERROR_INVALID_STATE, AI_ERROR_CODE_NETWORK};
 8006ec0:	2311      	movs	r3, #17
 8006ec2:	703b      	strb	r3, [r7, #0]
 8006ec4:	683b      	ldr	r3, [r7, #0]
 8006ec6:	2210      	movs	r2, #16
 8006ec8:	f362 231f 	bfi	r3, r2, #8, #24
 8006ecc:	603b      	str	r3, [r7, #0]
    ai_log_err(err, "Process has FAILED");
 8006ece:	4908      	ldr	r1, [pc, #32]	; (8006ef0 <MX_X_CUBE_AI_Process+0x90>)
 8006ed0:	6838      	ldr	r0, [r7, #0]
 8006ed2:	f7ff fe8d 	bl	8006bf0 <ai_log_err>
  }
    /* USER CODE END 6 */
}
 8006ed6:	bf00      	nop
 8006ed8:	3710      	adds	r7, #16
 8006eda:	46bd      	mov	sp, r7
 8006edc:	bd80      	pop	{r7, pc}
 8006ede:	bf00      	nop
 8006ee0:	0800a95c 	.word	0x0800a95c
 8006ee4:	20000f90 	.word	0x20000f90
 8006ee8:	20000f94 	.word	0x20000f94
 8006eec:	20000f98 	.word	0x20000f98
 8006ef0:	0800a978 	.word	0x0800a978

08006ef4 <wine_quality_configure_activations>:

/******************************************************************************/
AI_DECLARE_STATIC
ai_bool wine_quality_configure_activations(
  ai_network* net_ctx, const ai_network_params* params)
{
 8006ef4:	b580      	push	{r7, lr}
 8006ef6:	b082      	sub	sp, #8
 8006ef8:	af00      	add	r7, sp, #0
 8006efa:	6078      	str	r0, [r7, #4]
 8006efc:	6039      	str	r1, [r7, #0]
  AI_ASSERT(net_ctx)

  if (ai_platform_get_activations_map(g_wine_quality_activations_map, 1, params)) {
 8006efe:	683a      	ldr	r2, [r7, #0]
 8006f00:	2101      	movs	r1, #1
 8006f02:	4833      	ldr	r0, [pc, #204]	; (8006fd0 <wine_quality_configure_activations+0xdc>)
 8006f04:	f000 fb1a 	bl	800753c <ai_platform_get_activations_map>
 8006f08:	4603      	mov	r3, r0
 8006f0a:	2b00      	cmp	r3, #0
 8006f0c:	d055      	beq.n	8006fba <wine_quality_configure_activations+0xc6>
    /* Updating activations (byte) offsets */
    
    input_0_output_array.data = AI_PTR(g_wine_quality_activations_map[0] + 192);
 8006f0e:	4b30      	ldr	r3, [pc, #192]	; (8006fd0 <wine_quality_configure_activations+0xdc>)
 8006f10:	681b      	ldr	r3, [r3, #0]
 8006f12:	33c0      	adds	r3, #192	; 0xc0
 8006f14:	4a2f      	ldr	r2, [pc, #188]	; (8006fd4 <wine_quality_configure_activations+0xe0>)
 8006f16:	6093      	str	r3, [r2, #8]
    input_0_output_array.data_start = AI_PTR(g_wine_quality_activations_map[0] + 192);
 8006f18:	4b2d      	ldr	r3, [pc, #180]	; (8006fd0 <wine_quality_configure_activations+0xdc>)
 8006f1a:	681b      	ldr	r3, [r3, #0]
 8006f1c:	33c0      	adds	r3, #192	; 0xc0
 8006f1e:	4a2d      	ldr	r2, [pc, #180]	; (8006fd4 <wine_quality_configure_activations+0xe0>)
 8006f20:	60d3      	str	r3, [r2, #12]
    
    dense_4_dense_output_array.data = AI_PTR(g_wine_quality_activations_map[0] + 240);
 8006f22:	4b2b      	ldr	r3, [pc, #172]	; (8006fd0 <wine_quality_configure_activations+0xdc>)
 8006f24:	681b      	ldr	r3, [r3, #0]
 8006f26:	33f0      	adds	r3, #240	; 0xf0
 8006f28:	4a2b      	ldr	r2, [pc, #172]	; (8006fd8 <wine_quality_configure_activations+0xe4>)
 8006f2a:	6093      	str	r3, [r2, #8]
    dense_4_dense_output_array.data_start = AI_PTR(g_wine_quality_activations_map[0] + 240);
 8006f2c:	4b28      	ldr	r3, [pc, #160]	; (8006fd0 <wine_quality_configure_activations+0xdc>)
 8006f2e:	681b      	ldr	r3, [r3, #0]
 8006f30:	33f0      	adds	r3, #240	; 0xf0
 8006f32:	4a29      	ldr	r2, [pc, #164]	; (8006fd8 <wine_quality_configure_activations+0xe4>)
 8006f34:	60d3      	str	r3, [r2, #12]
    
    dense_4_output_array.data = AI_PTR(g_wine_quality_activations_map[0] + 240);
 8006f36:	4b26      	ldr	r3, [pc, #152]	; (8006fd0 <wine_quality_configure_activations+0xdc>)
 8006f38:	681b      	ldr	r3, [r3, #0]
 8006f3a:	33f0      	adds	r3, #240	; 0xf0
 8006f3c:	4a27      	ldr	r2, [pc, #156]	; (8006fdc <wine_quality_configure_activations+0xe8>)
 8006f3e:	6093      	str	r3, [r2, #8]
    dense_4_output_array.data_start = AI_PTR(g_wine_quality_activations_map[0] + 240);
 8006f40:	4b23      	ldr	r3, [pc, #140]	; (8006fd0 <wine_quality_configure_activations+0xdc>)
 8006f42:	681b      	ldr	r3, [r3, #0]
 8006f44:	33f0      	adds	r3, #240	; 0xf0
 8006f46:	4a25      	ldr	r2, [pc, #148]	; (8006fdc <wine_quality_configure_activations+0xe8>)
 8006f48:	60d3      	str	r3, [r2, #12]
    
    dense_5_dense_output_array.data = AI_PTR(g_wine_quality_activations_map[0] + 0);
 8006f4a:	4b21      	ldr	r3, [pc, #132]	; (8006fd0 <wine_quality_configure_activations+0xdc>)
 8006f4c:	681b      	ldr	r3, [r3, #0]
 8006f4e:	4a24      	ldr	r2, [pc, #144]	; (8006fe0 <wine_quality_configure_activations+0xec>)
 8006f50:	6093      	str	r3, [r2, #8]
    dense_5_dense_output_array.data_start = AI_PTR(g_wine_quality_activations_map[0] + 0);
 8006f52:	4b1f      	ldr	r3, [pc, #124]	; (8006fd0 <wine_quality_configure_activations+0xdc>)
 8006f54:	681b      	ldr	r3, [r3, #0]
 8006f56:	4a22      	ldr	r2, [pc, #136]	; (8006fe0 <wine_quality_configure_activations+0xec>)
 8006f58:	60d3      	str	r3, [r2, #12]
    
    dense_5_output_array.data = AI_PTR(g_wine_quality_activations_map[0] + 240);
 8006f5a:	4b1d      	ldr	r3, [pc, #116]	; (8006fd0 <wine_quality_configure_activations+0xdc>)
 8006f5c:	681b      	ldr	r3, [r3, #0]
 8006f5e:	33f0      	adds	r3, #240	; 0xf0
 8006f60:	4a20      	ldr	r2, [pc, #128]	; (8006fe4 <wine_quality_configure_activations+0xf0>)
 8006f62:	6093      	str	r3, [r2, #8]
    dense_5_output_array.data_start = AI_PTR(g_wine_quality_activations_map[0] + 240);
 8006f64:	4b1a      	ldr	r3, [pc, #104]	; (8006fd0 <wine_quality_configure_activations+0xdc>)
 8006f66:	681b      	ldr	r3, [r3, #0]
 8006f68:	33f0      	adds	r3, #240	; 0xf0
 8006f6a:	4a1e      	ldr	r2, [pc, #120]	; (8006fe4 <wine_quality_configure_activations+0xf0>)
 8006f6c:	60d3      	str	r3, [r2, #12]
    
    dense_6_dense_output_array.data = AI_PTR(g_wine_quality_activations_map[0] + 0);
 8006f6e:	4b18      	ldr	r3, [pc, #96]	; (8006fd0 <wine_quality_configure_activations+0xdc>)
 8006f70:	681b      	ldr	r3, [r3, #0]
 8006f72:	4a1d      	ldr	r2, [pc, #116]	; (8006fe8 <wine_quality_configure_activations+0xf4>)
 8006f74:	6093      	str	r3, [r2, #8]
    dense_6_dense_output_array.data_start = AI_PTR(g_wine_quality_activations_map[0] + 0);
 8006f76:	4b16      	ldr	r3, [pc, #88]	; (8006fd0 <wine_quality_configure_activations+0xdc>)
 8006f78:	681b      	ldr	r3, [r3, #0]
 8006f7a:	4a1b      	ldr	r2, [pc, #108]	; (8006fe8 <wine_quality_configure_activations+0xf4>)
 8006f7c:	60d3      	str	r3, [r2, #12]
    
    dense_6_output_array.data = AI_PTR(g_wine_quality_activations_map[0] + 120);
 8006f7e:	4b14      	ldr	r3, [pc, #80]	; (8006fd0 <wine_quality_configure_activations+0xdc>)
 8006f80:	681b      	ldr	r3, [r3, #0]
 8006f82:	3378      	adds	r3, #120	; 0x78
 8006f84:	4a19      	ldr	r2, [pc, #100]	; (8006fec <wine_quality_configure_activations+0xf8>)
 8006f86:	6093      	str	r3, [r2, #8]
    dense_6_output_array.data_start = AI_PTR(g_wine_quality_activations_map[0] + 120);
 8006f88:	4b11      	ldr	r3, [pc, #68]	; (8006fd0 <wine_quality_configure_activations+0xdc>)
 8006f8a:	681b      	ldr	r3, [r3, #0]
 8006f8c:	3378      	adds	r3, #120	; 0x78
 8006f8e:	4a17      	ldr	r2, [pc, #92]	; (8006fec <wine_quality_configure_activations+0xf8>)
 8006f90:	60d3      	str	r3, [r2, #12]
    
    dense_7_dense_output_array.data = AI_PTR(g_wine_quality_activations_map[0] + 0);
 8006f92:	4b0f      	ldr	r3, [pc, #60]	; (8006fd0 <wine_quality_configure_activations+0xdc>)
 8006f94:	681b      	ldr	r3, [r3, #0]
 8006f96:	4a16      	ldr	r2, [pc, #88]	; (8006ff0 <wine_quality_configure_activations+0xfc>)
 8006f98:	6093      	str	r3, [r2, #8]
    dense_7_dense_output_array.data_start = AI_PTR(g_wine_quality_activations_map[0] + 0);
 8006f9a:	4b0d      	ldr	r3, [pc, #52]	; (8006fd0 <wine_quality_configure_activations+0xdc>)
 8006f9c:	681b      	ldr	r3, [r3, #0]
 8006f9e:	4a14      	ldr	r2, [pc, #80]	; (8006ff0 <wine_quality_configure_activations+0xfc>)
 8006fa0:	60d3      	str	r3, [r2, #12]
    
    dense_7_output_array.data = AI_PTR(g_wine_quality_activations_map[0] + 28);
 8006fa2:	4b0b      	ldr	r3, [pc, #44]	; (8006fd0 <wine_quality_configure_activations+0xdc>)
 8006fa4:	681b      	ldr	r3, [r3, #0]
 8006fa6:	331c      	adds	r3, #28
 8006fa8:	4a12      	ldr	r2, [pc, #72]	; (8006ff4 <wine_quality_configure_activations+0x100>)
 8006faa:	6093      	str	r3, [r2, #8]
    dense_7_output_array.data_start = AI_PTR(g_wine_quality_activations_map[0] + 28);
 8006fac:	4b08      	ldr	r3, [pc, #32]	; (8006fd0 <wine_quality_configure_activations+0xdc>)
 8006fae:	681b      	ldr	r3, [r3, #0]
 8006fb0:	331c      	adds	r3, #28
 8006fb2:	4a10      	ldr	r2, [pc, #64]	; (8006ff4 <wine_quality_configure_activations+0x100>)
 8006fb4:	60d3      	str	r3, [r2, #12]
    
    return true;
 8006fb6:	2301      	movs	r3, #1
 8006fb8:	e005      	b.n	8006fc6 <wine_quality_configure_activations+0xd2>
  }
  AI_ERROR_TRAP(net_ctx, INIT_FAILED, NETWORK_ACTIVATIONS);
 8006fba:	2213      	movs	r2, #19
 8006fbc:	2130      	movs	r1, #48	; 0x30
 8006fbe:	6878      	ldr	r0, [r7, #4]
 8006fc0:	f000 fba0 	bl	8007704 <ai_platform_network_set_error>
  return false;
 8006fc4:	2300      	movs	r3, #0
}
 8006fc6:	4618      	mov	r0, r3
 8006fc8:	3708      	adds	r7, #8
 8006fca:	46bd      	mov	sp, r7
 8006fcc:	bd80      	pop	{r7, pc}
 8006fce:	bf00      	nop
 8006fd0:	20000f9c 	.word	0x20000f9c
 8006fd4:	20000010 	.word	0x20000010
 8006fd8:	20000030 	.word	0x20000030
 8006fdc:	20000040 	.word	0x20000040
 8006fe0:	20000060 	.word	0x20000060
 8006fe4:	20000080 	.word	0x20000080
 8006fe8:	20000090 	.word	0x20000090
 8006fec:	200000a0 	.word	0x200000a0
 8006ff0:	200000b0 	.word	0x200000b0
 8006ff4:	200000c0 	.word	0x200000c0

08006ff8 <wine_quality_configure_weights>:

/******************************************************************************/
AI_DECLARE_STATIC
ai_bool wine_quality_configure_weights(
  ai_network* net_ctx, const ai_network_params* params)
{
 8006ff8:	b580      	push	{r7, lr}
 8006ffa:	b082      	sub	sp, #8
 8006ffc:	af00      	add	r7, sp, #0
 8006ffe:	6078      	str	r0, [r7, #4]
 8007000:	6039      	str	r1, [r7, #0]
  AI_ASSERT(net_ctx)

  if (ai_platform_get_weights_map(g_wine_quality_weights_map, 1, params)) {
 8007002:	683a      	ldr	r2, [r7, #0]
 8007004:	2101      	movs	r1, #1
 8007006:	4852      	ldr	r0, [pc, #328]	; (8007150 <wine_quality_configure_weights+0x158>)
 8007008:	f000 fa44 	bl	8007494 <ai_platform_get_weights_map>
 800700c:	4603      	mov	r3, r0
 800700e:	2b00      	cmp	r3, #0
 8007010:	f000 8094 	beq.w	800713c <wine_quality_configure_weights+0x144>
    /* Updating weights (byte) offsets */
    
    dense_6_dense_bias_array.format |= AI_FMT_FLAG_CONST;
 8007014:	4b4f      	ldr	r3, [pc, #316]	; (8007154 <wine_quality_configure_weights+0x15c>)
 8007016:	681b      	ldr	r3, [r3, #0]
 8007018:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 800701c:	4a4d      	ldr	r2, [pc, #308]	; (8007154 <wine_quality_configure_weights+0x15c>)
 800701e:	6013      	str	r3, [r2, #0]
    dense_6_dense_bias_array.data = AI_PTR(g_wine_quality_weights_map[0] + 0);
 8007020:	4b4b      	ldr	r3, [pc, #300]	; (8007150 <wine_quality_configure_weights+0x158>)
 8007022:	681b      	ldr	r3, [r3, #0]
 8007024:	4a4b      	ldr	r2, [pc, #300]	; (8007154 <wine_quality_configure_weights+0x15c>)
 8007026:	6093      	str	r3, [r2, #8]
    dense_6_dense_bias_array.data_start = AI_PTR(g_wine_quality_weights_map[0] + 0);
 8007028:	4b49      	ldr	r3, [pc, #292]	; (8007150 <wine_quality_configure_weights+0x158>)
 800702a:	681b      	ldr	r3, [r3, #0]
 800702c:	4a49      	ldr	r2, [pc, #292]	; (8007154 <wine_quality_configure_weights+0x15c>)
 800702e:	60d3      	str	r3, [r2, #12]
    
    dense_7_dense_weights_array.format |= AI_FMT_FLAG_CONST;
 8007030:	4b49      	ldr	r3, [pc, #292]	; (8007158 <wine_quality_configure_weights+0x160>)
 8007032:	681b      	ldr	r3, [r3, #0]
 8007034:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8007038:	4a47      	ldr	r2, [pc, #284]	; (8007158 <wine_quality_configure_weights+0x160>)
 800703a:	6013      	str	r3, [r2, #0]
    dense_7_dense_weights_array.data = AI_PTR(g_wine_quality_weights_map[0] + 120);
 800703c:	4b44      	ldr	r3, [pc, #272]	; (8007150 <wine_quality_configure_weights+0x158>)
 800703e:	681b      	ldr	r3, [r3, #0]
 8007040:	3378      	adds	r3, #120	; 0x78
 8007042:	4a45      	ldr	r2, [pc, #276]	; (8007158 <wine_quality_configure_weights+0x160>)
 8007044:	6093      	str	r3, [r2, #8]
    dense_7_dense_weights_array.data_start = AI_PTR(g_wine_quality_weights_map[0] + 120);
 8007046:	4b42      	ldr	r3, [pc, #264]	; (8007150 <wine_quality_configure_weights+0x158>)
 8007048:	681b      	ldr	r3, [r3, #0]
 800704a:	3378      	adds	r3, #120	; 0x78
 800704c:	4a42      	ldr	r2, [pc, #264]	; (8007158 <wine_quality_configure_weights+0x160>)
 800704e:	60d3      	str	r3, [r2, #12]
    
    dense_7_dense_bias_array.format |= AI_FMT_FLAG_CONST;
 8007050:	4b42      	ldr	r3, [pc, #264]	; (800715c <wine_quality_configure_weights+0x164>)
 8007052:	681b      	ldr	r3, [r3, #0]
 8007054:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8007058:	4a40      	ldr	r2, [pc, #256]	; (800715c <wine_quality_configure_weights+0x164>)
 800705a:	6013      	str	r3, [r2, #0]
    dense_7_dense_bias_array.data = AI_PTR(g_wine_quality_weights_map[0] + 960);
 800705c:	4b3c      	ldr	r3, [pc, #240]	; (8007150 <wine_quality_configure_weights+0x158>)
 800705e:	681b      	ldr	r3, [r3, #0]
 8007060:	f503 7370 	add.w	r3, r3, #960	; 0x3c0
 8007064:	4a3d      	ldr	r2, [pc, #244]	; (800715c <wine_quality_configure_weights+0x164>)
 8007066:	6093      	str	r3, [r2, #8]
    dense_7_dense_bias_array.data_start = AI_PTR(g_wine_quality_weights_map[0] + 960);
 8007068:	4b39      	ldr	r3, [pc, #228]	; (8007150 <wine_quality_configure_weights+0x158>)
 800706a:	681b      	ldr	r3, [r3, #0]
 800706c:	f503 7370 	add.w	r3, r3, #960	; 0x3c0
 8007070:	4a3a      	ldr	r2, [pc, #232]	; (800715c <wine_quality_configure_weights+0x164>)
 8007072:	60d3      	str	r3, [r2, #12]
    
    dense_4_dense_weights_array.format |= AI_FMT_FLAG_CONST;
 8007074:	4b3a      	ldr	r3, [pc, #232]	; (8007160 <wine_quality_configure_weights+0x168>)
 8007076:	681b      	ldr	r3, [r3, #0]
 8007078:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 800707c:	4a38      	ldr	r2, [pc, #224]	; (8007160 <wine_quality_configure_weights+0x168>)
 800707e:	6013      	str	r3, [r2, #0]
    dense_4_dense_weights_array.data = AI_PTR(g_wine_quality_weights_map[0] + 988);
 8007080:	4b33      	ldr	r3, [pc, #204]	; (8007150 <wine_quality_configure_weights+0x158>)
 8007082:	681b      	ldr	r3, [r3, #0]
 8007084:	f503 7377 	add.w	r3, r3, #988	; 0x3dc
 8007088:	4a35      	ldr	r2, [pc, #212]	; (8007160 <wine_quality_configure_weights+0x168>)
 800708a:	6093      	str	r3, [r2, #8]
    dense_4_dense_weights_array.data_start = AI_PTR(g_wine_quality_weights_map[0] + 988);
 800708c:	4b30      	ldr	r3, [pc, #192]	; (8007150 <wine_quality_configure_weights+0x158>)
 800708e:	681b      	ldr	r3, [r3, #0]
 8007090:	f503 7377 	add.w	r3, r3, #988	; 0x3dc
 8007094:	4a32      	ldr	r2, [pc, #200]	; (8007160 <wine_quality_configure_weights+0x168>)
 8007096:	60d3      	str	r3, [r2, #12]
    
    dense_4_dense_bias_array.format |= AI_FMT_FLAG_CONST;
 8007098:	4b32      	ldr	r3, [pc, #200]	; (8007164 <wine_quality_configure_weights+0x16c>)
 800709a:	681b      	ldr	r3, [r3, #0]
 800709c:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 80070a0:	4a30      	ldr	r2, [pc, #192]	; (8007164 <wine_quality_configure_weights+0x16c>)
 80070a2:	6013      	str	r3, [r2, #0]
    dense_4_dense_bias_array.data = AI_PTR(g_wine_quality_weights_map[0] + 6748);
 80070a4:	4b2a      	ldr	r3, [pc, #168]	; (8007150 <wine_quality_configure_weights+0x158>)
 80070a6:	681b      	ldr	r3, [r3, #0]
 80070a8:	f503 53d2 	add.w	r3, r3, #6720	; 0x1a40
 80070ac:	331c      	adds	r3, #28
 80070ae:	4a2d      	ldr	r2, [pc, #180]	; (8007164 <wine_quality_configure_weights+0x16c>)
 80070b0:	6093      	str	r3, [r2, #8]
    dense_4_dense_bias_array.data_start = AI_PTR(g_wine_quality_weights_map[0] + 6748);
 80070b2:	4b27      	ldr	r3, [pc, #156]	; (8007150 <wine_quality_configure_weights+0x158>)
 80070b4:	681b      	ldr	r3, [r3, #0]
 80070b6:	f503 53d2 	add.w	r3, r3, #6720	; 0x1a40
 80070ba:	331c      	adds	r3, #28
 80070bc:	4a29      	ldr	r2, [pc, #164]	; (8007164 <wine_quality_configure_weights+0x16c>)
 80070be:	60d3      	str	r3, [r2, #12]
    
    dense_5_dense_weights_array.format |= AI_FMT_FLAG_CONST;
 80070c0:	4b29      	ldr	r3, [pc, #164]	; (8007168 <wine_quality_configure_weights+0x170>)
 80070c2:	681b      	ldr	r3, [r3, #0]
 80070c4:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 80070c8:	4a27      	ldr	r2, [pc, #156]	; (8007168 <wine_quality_configure_weights+0x170>)
 80070ca:	6013      	str	r3, [r2, #0]
    dense_5_dense_weights_array.data = AI_PTR(g_wine_quality_weights_map[0] + 7228);
 80070cc:	4b20      	ldr	r3, [pc, #128]	; (8007150 <wine_quality_configure_weights+0x158>)
 80070ce:	681b      	ldr	r3, [r3, #0]
 80070d0:	f503 53e1 	add.w	r3, r3, #7200	; 0x1c20
 80070d4:	331c      	adds	r3, #28
 80070d6:	4a24      	ldr	r2, [pc, #144]	; (8007168 <wine_quality_configure_weights+0x170>)
 80070d8:	6093      	str	r3, [r2, #8]
    dense_5_dense_weights_array.data_start = AI_PTR(g_wine_quality_weights_map[0] + 7228);
 80070da:	4b1d      	ldr	r3, [pc, #116]	; (8007150 <wine_quality_configure_weights+0x158>)
 80070dc:	681b      	ldr	r3, [r3, #0]
 80070de:	f503 53e1 	add.w	r3, r3, #7200	; 0x1c20
 80070e2:	331c      	adds	r3, #28
 80070e4:	4a20      	ldr	r2, [pc, #128]	; (8007168 <wine_quality_configure_weights+0x170>)
 80070e6:	60d3      	str	r3, [r2, #12]
    
    dense_5_dense_bias_array.format |= AI_FMT_FLAG_CONST;
 80070e8:	4b20      	ldr	r3, [pc, #128]	; (800716c <wine_quality_configure_weights+0x174>)
 80070ea:	681b      	ldr	r3, [r3, #0]
 80070ec:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 80070f0:	4a1e      	ldr	r2, [pc, #120]	; (800716c <wine_quality_configure_weights+0x174>)
 80070f2:	6013      	str	r3, [r2, #0]
    dense_5_dense_bias_array.data = AI_PTR(g_wine_quality_weights_map[0] + 36028);
 80070f4:	4b16      	ldr	r3, [pc, #88]	; (8007150 <wine_quality_configure_weights+0x158>)
 80070f6:	681b      	ldr	r3, [r3, #0]
 80070f8:	f503 430c 	add.w	r3, r3, #35840	; 0x8c00
 80070fc:	33bc      	adds	r3, #188	; 0xbc
 80070fe:	4a1b      	ldr	r2, [pc, #108]	; (800716c <wine_quality_configure_weights+0x174>)
 8007100:	6093      	str	r3, [r2, #8]
    dense_5_dense_bias_array.data_start = AI_PTR(g_wine_quality_weights_map[0] + 36028);
 8007102:	4b13      	ldr	r3, [pc, #76]	; (8007150 <wine_quality_configure_weights+0x158>)
 8007104:	681b      	ldr	r3, [r3, #0]
 8007106:	f503 430c 	add.w	r3, r3, #35840	; 0x8c00
 800710a:	33bc      	adds	r3, #188	; 0xbc
 800710c:	4a17      	ldr	r2, [pc, #92]	; (800716c <wine_quality_configure_weights+0x174>)
 800710e:	60d3      	str	r3, [r2, #12]
    
    dense_6_dense_weights_array.format |= AI_FMT_FLAG_CONST;
 8007110:	4b17      	ldr	r3, [pc, #92]	; (8007170 <wine_quality_configure_weights+0x178>)
 8007112:	681b      	ldr	r3, [r3, #0]
 8007114:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8007118:	4a15      	ldr	r2, [pc, #84]	; (8007170 <wine_quality_configure_weights+0x178>)
 800711a:	6013      	str	r3, [r2, #0]
    dense_6_dense_weights_array.data = AI_PTR(g_wine_quality_weights_map[0] + 36268);
 800711c:	4b0c      	ldr	r3, [pc, #48]	; (8007150 <wine_quality_configure_weights+0x158>)
 800711e:	681b      	ldr	r3, [r3, #0]
 8007120:	f503 430d 	add.w	r3, r3, #36096	; 0x8d00
 8007124:	33ac      	adds	r3, #172	; 0xac
 8007126:	4a12      	ldr	r2, [pc, #72]	; (8007170 <wine_quality_configure_weights+0x178>)
 8007128:	6093      	str	r3, [r2, #8]
    dense_6_dense_weights_array.data_start = AI_PTR(g_wine_quality_weights_map[0] + 36268);
 800712a:	4b09      	ldr	r3, [pc, #36]	; (8007150 <wine_quality_configure_weights+0x158>)
 800712c:	681b      	ldr	r3, [r3, #0]
 800712e:	f503 430d 	add.w	r3, r3, #36096	; 0x8d00
 8007132:	33ac      	adds	r3, #172	; 0xac
 8007134:	4a0e      	ldr	r2, [pc, #56]	; (8007170 <wine_quality_configure_weights+0x178>)
 8007136:	60d3      	str	r3, [r2, #12]
    
    return true;
 8007138:	2301      	movs	r3, #1
 800713a:	e005      	b.n	8007148 <wine_quality_configure_weights+0x150>
  }
  AI_ERROR_TRAP(net_ctx, INIT_FAILED, NETWORK_WEIGHTS);
 800713c:	2212      	movs	r2, #18
 800713e:	2130      	movs	r1, #48	; 0x30
 8007140:	6878      	ldr	r0, [r7, #4]
 8007142:	f000 fadf 	bl	8007704 <ai_platform_network_set_error>
  return false;
 8007146:	2300      	movs	r3, #0
}
 8007148:	4618      	mov	r0, r3
 800714a:	3708      	adds	r7, #8
 800714c:	46bd      	mov	sp, r7
 800714e:	bd80      	pop	{r7, pc}
 8007150:	20000fa0 	.word	0x20000fa0
 8007154:	20000020 	.word	0x20000020
 8007158:	20000050 	.word	0x20000050
 800715c:	20000070 	.word	0x20000070
 8007160:	200000d0 	.word	0x200000d0
 8007164:	200000e0 	.word	0x200000e0
 8007168:	200000f0 	.word	0x200000f0
 800716c:	20000100 	.word	0x20000100
 8007170:	20000110 	.word	0x20000110

08007174 <ai_wine_quality_get_error>:
  return false;
}

AI_API_ENTRY
ai_error ai_wine_quality_get_error(ai_handle network)
{
 8007174:	b580      	push	{r7, lr}
 8007176:	b082      	sub	sp, #8
 8007178:	af00      	add	r7, sp, #0
 800717a:	6078      	str	r0, [r7, #4]
  return ai_platform_network_get_error(network);
 800717c:	6878      	ldr	r0, [r7, #4]
 800717e:	f000 fa53 	bl	8007628 <ai_platform_network_get_error>
 8007182:	4603      	mov	r3, r0
}
 8007184:	4618      	mov	r0, r3
 8007186:	3708      	adds	r7, #8
 8007188:	46bd      	mov	sp, r7
 800718a:	bd80      	pop	{r7, pc}

0800718c <ai_wine_quality_create>:

AI_API_ENTRY
ai_error ai_wine_quality_create(
  ai_handle* network, const ai_buffer* network_config)
{
 800718c:	b580      	push	{r7, lr}
 800718e:	b084      	sub	sp, #16
 8007190:	af02      	add	r7, sp, #8
 8007192:	6078      	str	r0, [r7, #4]
 8007194:	6039      	str	r1, [r7, #0]
  return ai_platform_network_create(
 8007196:	2300      	movs	r3, #0
 8007198:	9301      	str	r3, [sp, #4]
 800719a:	2305      	movs	r3, #5
 800719c:	9300      	str	r3, [sp, #0]
 800719e:	2301      	movs	r3, #1
 80071a0:	4a04      	ldr	r2, [pc, #16]	; (80071b4 <ai_wine_quality_create+0x28>)
 80071a2:	6839      	ldr	r1, [r7, #0]
 80071a4:	6878      	ldr	r0, [r7, #4]
 80071a6:	f000 fc59 	bl	8007a5c <ai_platform_network_create>
 80071aa:	4603      	mov	r3, r0
    network, network_config, 
    &AI_NET_OBJ_INSTANCE,
    AI_TOOLS_API_VERSION_MAJOR, AI_TOOLS_API_VERSION_MINOR, AI_TOOLS_API_VERSION_MICRO);
}
 80071ac:	4618      	mov	r0, r3
 80071ae:	3708      	adds	r7, #8
 80071b0:	46bd      	mov	sp, r7
 80071b2:	bd80      	pop	{r7, pc}
 80071b4:	2000087c 	.word	0x2000087c

080071b8 <ai_wine_quality_create_and_init>:

AI_API_ENTRY
ai_error ai_wine_quality_create_and_init(
  ai_handle* network, const ai_handle activations[], const ai_handle weights[])
{
 80071b8:	b580      	push	{r7, lr}
 80071ba:	b096      	sub	sp, #88	; 0x58
 80071bc:	af00      	add	r7, sp, #0
 80071be:	60f8      	str	r0, [r7, #12]
 80071c0:	60b9      	str	r1, [r7, #8]
 80071c2:	607a      	str	r2, [r7, #4]
    ai_error err;
    ai_network_params params;

    err = ai_wine_quality_create(network, AI_WINE_QUALITY_DATA_CONFIG);
 80071c4:	2100      	movs	r1, #0
 80071c6:	68f8      	ldr	r0, [r7, #12]
 80071c8:	f7ff ffe0 	bl	800718c <ai_wine_quality_create>
 80071cc:	4603      	mov	r3, r0
 80071ce:	64fb      	str	r3, [r7, #76]	; 0x4c
    if (err.type != AI_ERROR_NONE)
 80071d0:	f897 304c 	ldrb.w	r3, [r7, #76]	; 0x4c
 80071d4:	2b00      	cmp	r3, #0
 80071d6:	d001      	beq.n	80071dc <ai_wine_quality_create_and_init+0x24>
        return err;
 80071d8:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80071da:	e05d      	b.n	8007298 <ai_wine_quality_create_and_init+0xe0>
    if (ai_wine_quality_data_params_get(&params) != true) {
 80071dc:	f107 0314 	add.w	r3, r7, #20
 80071e0:	4618      	mov	r0, r3
 80071e2:	f000 f8dd 	bl	80073a0 <ai_wine_quality_data_params_get>
 80071e6:	4603      	mov	r3, r0
 80071e8:	f083 0301 	eor.w	r3, r3, #1
 80071ec:	b2db      	uxtb	r3, r3
 80071ee:	2b00      	cmp	r3, #0
 80071f0:	d008      	beq.n	8007204 <ai_wine_quality_create_and_init+0x4c>
        err = ai_wine_quality_get_error(*network);
 80071f2:	68fb      	ldr	r3, [r7, #12]
 80071f4:	681b      	ldr	r3, [r3, #0]
 80071f6:	4618      	mov	r0, r3
 80071f8:	f7ff ffbc 	bl	8007174 <ai_wine_quality_get_error>
 80071fc:	4603      	mov	r3, r0
 80071fe:	64fb      	str	r3, [r7, #76]	; 0x4c
        return err;
 8007200:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8007202:	e049      	b.n	8007298 <ai_wine_quality_create_and_init+0xe0>
    }
#if defined(AI_WINE_QUALITY_DATA_ACTIVATIONS_COUNT)
    if (activations) {
 8007204:	68bb      	ldr	r3, [r7, #8]
 8007206:	2b00      	cmp	r3, #0
 8007208:	d016      	beq.n	8007238 <ai_wine_quality_create_and_init+0x80>
        /* set the addresses of the activations buffers */
        for (int idx=0;idx<params.map_activations.size;idx++)
 800720a:	2300      	movs	r3, #0
 800720c:	657b      	str	r3, [r7, #84]	; 0x54
 800720e:	e00e      	b.n	800722e <ai_wine_quality_create_and_init+0x76>
            AI_BUFFER_ARRAY_ITEM_SET_ADDRESS(&params.map_activations, idx, activations[idx]);
 8007210:	6d79      	ldr	r1, [r7, #84]	; 0x54
 8007212:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8007214:	009b      	lsls	r3, r3, #2
 8007216:	68ba      	ldr	r2, [r7, #8]
 8007218:	4413      	add	r3, r2
 800721a:	681a      	ldr	r2, [r3, #0]
 800721c:	f107 0314 	add.w	r3, r7, #20
 8007220:	330c      	adds	r3, #12
 8007222:	4618      	mov	r0, r3
 8007224:	f000 f922 	bl	800746c <ai_buffer_array_item_set_address>
        for (int idx=0;idx<params.map_activations.size;idx++)
 8007228:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800722a:	3301      	adds	r3, #1
 800722c:	657b      	str	r3, [r7, #84]	; 0x54
 800722e:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 8007230:	461a      	mov	r2, r3
 8007232:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8007234:	4293      	cmp	r3, r2
 8007236:	dbeb      	blt.n	8007210 <ai_wine_quality_create_and_init+0x58>
    }
#endif
#if defined(AI_WINE_QUALITY_DATA_WEIGHTS_COUNT)
    if (weights) {
 8007238:	687b      	ldr	r3, [r7, #4]
 800723a:	2b00      	cmp	r3, #0
 800723c:	d016      	beq.n	800726c <ai_wine_quality_create_and_init+0xb4>
        /* set the addresses of the weight buffers */
        for (int idx=0;idx<params.map_weights.size;idx++)
 800723e:	2300      	movs	r3, #0
 8007240:	653b      	str	r3, [r7, #80]	; 0x50
 8007242:	e00e      	b.n	8007262 <ai_wine_quality_create_and_init+0xaa>
            AI_BUFFER_ARRAY_ITEM_SET_ADDRESS(&params.map_weights, idx, weights[idx]);
 8007244:	6d39      	ldr	r1, [r7, #80]	; 0x50
 8007246:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8007248:	009b      	lsls	r3, r3, #2
 800724a:	687a      	ldr	r2, [r7, #4]
 800724c:	4413      	add	r3, r2
 800724e:	681a      	ldr	r2, [r3, #0]
 8007250:	f107 0314 	add.w	r3, r7, #20
 8007254:	3304      	adds	r3, #4
 8007256:	4618      	mov	r0, r3
 8007258:	f000 f908 	bl	800746c <ai_buffer_array_item_set_address>
        for (int idx=0;idx<params.map_weights.size;idx++)
 800725c:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800725e:	3301      	adds	r3, #1
 8007260:	653b      	str	r3, [r7, #80]	; 0x50
 8007262:	8b7b      	ldrh	r3, [r7, #26]
 8007264:	461a      	mov	r2, r3
 8007266:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8007268:	4293      	cmp	r3, r2
 800726a:	dbeb      	blt.n	8007244 <ai_wine_quality_create_and_init+0x8c>
    }
#endif
    if (ai_wine_quality_init(*network, &params) != true) {
 800726c:	68fb      	ldr	r3, [r7, #12]
 800726e:	681b      	ldr	r3, [r3, #0]
 8007270:	f107 0214 	add.w	r2, r7, #20
 8007274:	4611      	mov	r1, r2
 8007276:	4618      	mov	r0, r3
 8007278:	f000 f846 	bl	8007308 <ai_wine_quality_init>
 800727c:	4603      	mov	r3, r0
 800727e:	f083 0301 	eor.w	r3, r3, #1
 8007282:	b2db      	uxtb	r3, r3
 8007284:	2b00      	cmp	r3, #0
 8007286:	d006      	beq.n	8007296 <ai_wine_quality_create_and_init+0xde>
        err = ai_wine_quality_get_error(*network);
 8007288:	68fb      	ldr	r3, [r7, #12]
 800728a:	681b      	ldr	r3, [r3, #0]
 800728c:	4618      	mov	r0, r3
 800728e:	f7ff ff71 	bl	8007174 <ai_wine_quality_get_error>
 8007292:	4603      	mov	r3, r0
 8007294:	64fb      	str	r3, [r7, #76]	; 0x4c
    }
    return err;
 8007296:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
}
 8007298:	4618      	mov	r0, r3
 800729a:	3758      	adds	r7, #88	; 0x58
 800729c:	46bd      	mov	sp, r7
 800729e:	bd80      	pop	{r7, pc}

080072a0 <ai_wine_quality_inputs_get>:

AI_API_ENTRY
ai_buffer* ai_wine_quality_inputs_get(ai_handle network, ai_u16 *n_buffer)
{
 80072a0:	b580      	push	{r7, lr}
 80072a2:	b082      	sub	sp, #8
 80072a4:	af00      	add	r7, sp, #0
 80072a6:	6078      	str	r0, [r7, #4]
 80072a8:	6039      	str	r1, [r7, #0]
  if (network == AI_HANDLE_NULL) {
 80072aa:	687b      	ldr	r3, [r7, #4]
 80072ac:	2b00      	cmp	r3, #0
 80072ae:	d104      	bne.n	80072ba <ai_wine_quality_inputs_get+0x1a>
    network = (ai_handle)&AI_NET_OBJ_INSTANCE;
 80072b0:	4b06      	ldr	r3, [pc, #24]	; (80072cc <ai_wine_quality_inputs_get+0x2c>)
 80072b2:	607b      	str	r3, [r7, #4]
    ((ai_network *)network)->magic = AI_MAGIC_CONTEXT_TOKEN;
 80072b4:	687b      	ldr	r3, [r7, #4]
 80072b6:	4a06      	ldr	r2, [pc, #24]	; (80072d0 <ai_wine_quality_inputs_get+0x30>)
 80072b8:	601a      	str	r2, [r3, #0]
  }
  return ai_platform_inputs_get(network, n_buffer);
 80072ba:	6839      	ldr	r1, [r7, #0]
 80072bc:	6878      	ldr	r0, [r7, #4]
 80072be:	f000 fa27 	bl	8007710 <ai_platform_inputs_get>
 80072c2:	4603      	mov	r3, r0
}
 80072c4:	4618      	mov	r0, r3
 80072c6:	3708      	adds	r7, #8
 80072c8:	46bd      	mov	sp, r7
 80072ca:	bd80      	pop	{r7, pc}
 80072cc:	2000087c 	.word	0x2000087c
 80072d0:	a1c00100 	.word	0xa1c00100

080072d4 <ai_wine_quality_outputs_get>:

AI_API_ENTRY
ai_buffer* ai_wine_quality_outputs_get(ai_handle network, ai_u16 *n_buffer)
{
 80072d4:	b580      	push	{r7, lr}
 80072d6:	b082      	sub	sp, #8
 80072d8:	af00      	add	r7, sp, #0
 80072da:	6078      	str	r0, [r7, #4]
 80072dc:	6039      	str	r1, [r7, #0]
  if (network == AI_HANDLE_NULL) {
 80072de:	687b      	ldr	r3, [r7, #4]
 80072e0:	2b00      	cmp	r3, #0
 80072e2:	d104      	bne.n	80072ee <ai_wine_quality_outputs_get+0x1a>
    network = (ai_handle)&AI_NET_OBJ_INSTANCE;
 80072e4:	4b06      	ldr	r3, [pc, #24]	; (8007300 <ai_wine_quality_outputs_get+0x2c>)
 80072e6:	607b      	str	r3, [r7, #4]
    ((ai_network *)network)->magic = AI_MAGIC_CONTEXT_TOKEN;
 80072e8:	687b      	ldr	r3, [r7, #4]
 80072ea:	4a06      	ldr	r2, [pc, #24]	; (8007304 <ai_wine_quality_outputs_get+0x30>)
 80072ec:	601a      	str	r2, [r3, #0]
  }
  return ai_platform_outputs_get(network, n_buffer);
 80072ee:	6839      	ldr	r1, [r7, #0]
 80072f0:	6878      	ldr	r0, [r7, #4]
 80072f2:	f000 fae3 	bl	80078bc <ai_platform_outputs_get>
 80072f6:	4603      	mov	r3, r0
}
 80072f8:	4618      	mov	r0, r3
 80072fa:	3708      	adds	r7, #8
 80072fc:	46bd      	mov	sp, r7
 80072fe:	bd80      	pop	{r7, pc}
 8007300:	2000087c 	.word	0x2000087c
 8007304:	a1c00100 	.word	0xa1c00100

08007308 <ai_wine_quality_init>:
}

AI_API_ENTRY
ai_bool ai_wine_quality_init(
  ai_handle network, const ai_network_params* params)
{
 8007308:	b580      	push	{r7, lr}
 800730a:	b084      	sub	sp, #16
 800730c:	af00      	add	r7, sp, #0
 800730e:	6078      	str	r0, [r7, #4]
 8007310:	6039      	str	r1, [r7, #0]
  ai_network* net_ctx = ai_platform_network_init(network, params);
 8007312:	6839      	ldr	r1, [r7, #0]
 8007314:	6878      	ldr	r0, [r7, #4]
 8007316:	f000 fc77 	bl	8007c08 <ai_platform_network_init>
 800731a:	60f8      	str	r0, [r7, #12]
  if (!net_ctx) return false;
 800731c:	68fb      	ldr	r3, [r7, #12]
 800731e:	2b00      	cmp	r3, #0
 8007320:	d101      	bne.n	8007326 <ai_wine_quality_init+0x1e>
 8007322:	2300      	movs	r3, #0
 8007324:	e028      	b.n	8007378 <ai_wine_quality_init+0x70>

  ai_bool ok = true;
 8007326:	2301      	movs	r3, #1
 8007328:	72fb      	strb	r3, [r7, #11]
  ok &= wine_quality_configure_weights(net_ctx, params);
 800732a:	6839      	ldr	r1, [r7, #0]
 800732c:	68f8      	ldr	r0, [r7, #12]
 800732e:	f7ff fe63 	bl	8006ff8 <wine_quality_configure_weights>
 8007332:	4603      	mov	r3, r0
 8007334:	461a      	mov	r2, r3
 8007336:	7afb      	ldrb	r3, [r7, #11]
 8007338:	4013      	ands	r3, r2
 800733a:	2b00      	cmp	r3, #0
 800733c:	bf14      	ite	ne
 800733e:	2301      	movne	r3, #1
 8007340:	2300      	moveq	r3, #0
 8007342:	72fb      	strb	r3, [r7, #11]
  ok &= wine_quality_configure_activations(net_ctx, params);
 8007344:	6839      	ldr	r1, [r7, #0]
 8007346:	68f8      	ldr	r0, [r7, #12]
 8007348:	f7ff fdd4 	bl	8006ef4 <wine_quality_configure_activations>
 800734c:	4603      	mov	r3, r0
 800734e:	461a      	mov	r2, r3
 8007350:	7afb      	ldrb	r3, [r7, #11]
 8007352:	4013      	ands	r3, r2
 8007354:	2b00      	cmp	r3, #0
 8007356:	bf14      	ite	ne
 8007358:	2301      	movne	r3, #1
 800735a:	2300      	moveq	r3, #0
 800735c:	72fb      	strb	r3, [r7, #11]

  ok &= ai_platform_network_post_init(network);
 800735e:	6878      	ldr	r0, [r7, #4]
 8007360:	f000 fd40 	bl	8007de4 <ai_platform_network_post_init>
 8007364:	4603      	mov	r3, r0
 8007366:	461a      	mov	r2, r3
 8007368:	7afb      	ldrb	r3, [r7, #11]
 800736a:	4013      	ands	r3, r2
 800736c:	2b00      	cmp	r3, #0
 800736e:	bf14      	ite	ne
 8007370:	2301      	movne	r3, #1
 8007372:	2300      	moveq	r3, #0
 8007374:	72fb      	strb	r3, [r7, #11]

  return ok;
 8007376:	7afb      	ldrb	r3, [r7, #11]
}
 8007378:	4618      	mov	r0, r3
 800737a:	3710      	adds	r7, #16
 800737c:	46bd      	mov	sp, r7
 800737e:	bd80      	pop	{r7, pc}

08007380 <ai_wine_quality_run>:


AI_API_ENTRY
ai_i32 ai_wine_quality_run(
  ai_handle network, const ai_buffer* input, ai_buffer* output)
{
 8007380:	b580      	push	{r7, lr}
 8007382:	b084      	sub	sp, #16
 8007384:	af00      	add	r7, sp, #0
 8007386:	60f8      	str	r0, [r7, #12]
 8007388:	60b9      	str	r1, [r7, #8]
 800738a:	607a      	str	r2, [r7, #4]
  return ai_platform_network_process(network, input, output);
 800738c:	687a      	ldr	r2, [r7, #4]
 800738e:	68b9      	ldr	r1, [r7, #8]
 8007390:	68f8      	ldr	r0, [r7, #12]
 8007392:	f000 fdaf 	bl	8007ef4 <ai_platform_network_process>
 8007396:	4603      	mov	r3, r0
}
 8007398:	4618      	mov	r0, r3
 800739a:	3710      	adds	r7, #16
 800739c:	46bd      	mov	sp, r7
 800739e:	bd80      	pop	{r7, pc}

080073a0 <ai_wine_quality_data_params_get>:
 * @ingroup wine_quality_data
 * @return true if a valid configuration is present, false otherwise
 */
AI_API_ENTRY
ai_bool ai_wine_quality_data_params_get(ai_network_params* params)
{
 80073a0:	b580      	push	{r7, lr}
 80073a2:	b086      	sub	sp, #24
 80073a4:	af00      	add	r7, sp, #0
 80073a6:	6078      	str	r0, [r7, #4]
  if (!params) return false;
 80073a8:	687b      	ldr	r3, [r7, #4]
 80073aa:	2b00      	cmp	r3, #0
 80073ac:	d101      	bne.n	80073b2 <ai_wine_quality_data_params_get+0x12>
 80073ae:	2300      	movs	r3, #0
 80073b0:	e016      	b.n	80073e0 <ai_wine_quality_data_params_get+0x40>
  
  const ai_buffer_array map_activations = 
 80073b2:	4a0d      	ldr	r2, [pc, #52]	; (80073e8 <ai_wine_quality_data_params_get+0x48>)
 80073b4:	f107 0310 	add.w	r3, r7, #16
 80073b8:	e892 0003 	ldmia.w	r2, {r0, r1}
 80073bc:	e883 0003 	stmia.w	r3, {r0, r1}
    AI_BUFFER_ARRAY_OBJ_INIT(AI_FLAG_NONE, AI_WINE_QUALITY_DATA_ACTIVATIONS_COUNT, g_wine_quality_data_map_activations);
  
  const ai_buffer_array map_weights = 
 80073c0:	4a0a      	ldr	r2, [pc, #40]	; (80073ec <ai_wine_quality_data_params_get+0x4c>)
 80073c2:	f107 0308 	add.w	r3, r7, #8
 80073c6:	e892 0003 	ldmia.w	r2, {r0, r1}
 80073ca:	e883 0003 	stmia.w	r3, {r0, r1}
    AI_BUFFER_ARRAY_OBJ_INIT(AI_FLAG_NONE, AI_WINE_QUALITY_DATA_WEIGHTS_COUNT, g_wine_quality_data_map_weights);

  return ai_platform_bind_network_params(params, &map_weights, &map_activations);
 80073ce:	f107 0210 	add.w	r2, r7, #16
 80073d2:	f107 0308 	add.w	r3, r7, #8
 80073d6:	4619      	mov	r1, r3
 80073d8:	6878      	ldr	r0, [r7, #4]
 80073da:	f000 f903 	bl	80075e4 <ai_platform_bind_network_params>
 80073de:	4603      	mov	r3, r0
}
 80073e0:	4618      	mov	r0, r3
 80073e2:	3718      	adds	r7, #24
 80073e4:	46bd      	mov	sp, r7
 80073e6:	bd80      	pop	{r7, pc}
 80073e8:	0800a9ac 	.word	0x0800a9ac
 80073ec:	0800a9b4 	.word	0x0800a9b4

080073f0 <ai_buffer_get_size>:
 80073f0:	b378      	cbz	r0, 8007452 <ai_buffer_get_size+0x62>
 80073f2:	b410      	push	{r4}
 80073f4:	6803      	ldr	r3, [r0, #0]
 80073f6:	4a17      	ldr	r2, [pc, #92]	; (8007454 <ai_buffer_get_size+0x64>)
 80073f8:	f023 437e 	bic.w	r3, r3, #4261412864	; 0xfe000000
 80073fc:	f423 0300 	bic.w	r3, r3, #8388608	; 0x800000
 8007400:	4293      	cmp	r3, r2
 8007402:	d01e      	beq.n	8007442 <ai_buffer_get_size+0x52>
 8007404:	6984      	ldr	r4, [r0, #24]
 8007406:	6862      	ldr	r2, [r4, #4]
 8007408:	7d03      	ldrb	r3, [r0, #20]
 800740a:	6941      	ldr	r1, [r0, #20]
 800740c:	f1a3 0301 	sub.w	r3, r3, #1
 8007410:	fab3 f383 	clz	r3, r3
 8007414:	095b      	lsrs	r3, r3, #5
 8007416:	ebb3 2f11 	cmp.w	r3, r1, lsr #8
 800741a:	f3c1 2017 	ubfx	r0, r1, #8, #24
 800741e:	da0b      	bge.n	8007438 <ai_buffer_get_size+0x48>
 8007420:	2b01      	cmp	r3, #1
 8007422:	d102      	bne.n	800742a <ai_buffer_get_size+0x3a>
 8007424:	2802      	cmp	r0, #2
 8007426:	d007      	beq.n	8007438 <ai_buffer_get_size+0x48>
 8007428:	2302      	movs	r3, #2
 800742a:	f854 1023 	ldr.w	r1, [r4, r3, lsl #2]
 800742e:	3301      	adds	r3, #1
 8007430:	4298      	cmp	r0, r3
 8007432:	fb01 f202 	mul.w	r2, r1, r2
 8007436:	d1f3      	bne.n	8007420 <ai_buffer_get_size+0x30>
 8007438:	ea22 70e2 	bic.w	r0, r2, r2, asr #31
 800743c:	f85d 4b04 	ldr.w	r4, [sp], #4
 8007440:	4770      	bx	lr
 8007442:	2900      	cmp	r1, #0
 8007444:	d0de      	beq.n	8007404 <ai_buffer_get_size+0x14>
 8007446:	6984      	ldr	r4, [r0, #24]
 8007448:	6863      	ldr	r3, [r4, #4]
 800744a:	331f      	adds	r3, #31
 800744c:	f023 021f 	bic.w	r2, r3, #31
 8007450:	e7da      	b.n	8007408 <ai_buffer_get_size+0x18>
 8007452:	4770      	bx	lr
 8007454:	000400c0 	.word	0x000400c0

08007458 <ai_buffer_array_sane>:
 8007458:	b138      	cbz	r0, 800746a <ai_buffer_array_sane+0x12>
 800745a:	6843      	ldr	r3, [r0, #4]
 800745c:	b123      	cbz	r3, 8007468 <ai_buffer_array_sane+0x10>
 800745e:	8840      	ldrh	r0, [r0, #2]
 8007460:	3800      	subs	r0, #0
 8007462:	bf18      	it	ne
 8007464:	2001      	movne	r0, #1
 8007466:	4770      	bx	lr
 8007468:	4618      	mov	r0, r3
 800746a:	4770      	bx	lr

0800746c <ai_buffer_array_item_set_address>:
 800746c:	b150      	cbz	r0, 8007484 <ai_buffer_array_item_set_address+0x18>
 800746e:	6843      	ldr	r3, [r0, #4]
 8007470:	b14b      	cbz	r3, 8007486 <ai_buffer_array_item_set_address+0x1a>
 8007472:	8840      	ldrh	r0, [r0, #2]
 8007474:	b900      	cbnz	r0, 8007478 <ai_buffer_array_item_set_address+0xc>
 8007476:	4770      	bx	lr
 8007478:	ebc1 01c1 	rsb	r1, r1, r1, lsl #3
 800747c:	eb03 0181 	add.w	r1, r3, r1, lsl #2
 8007480:	2001      	movs	r0, #1
 8007482:	604a      	str	r2, [r1, #4]
 8007484:	4770      	bx	lr
 8007486:	4618      	mov	r0, r3
 8007488:	4770      	bx	lr
 800748a:	bf00      	nop

0800748c <_ai_platform_acquire_crc>:
 800748c:	2001      	movs	r0, #1
 800748e:	4770      	bx	lr

08007490 <_ai_platform_release_crc>:
 8007490:	4770      	bx	lr
 8007492:	bf00      	nop

08007494 <ai_platform_get_weights_map>:
 8007494:	2a00      	cmp	r2, #0
 8007496:	d037      	beq.n	8007508 <ai_platform_get_weights_map+0x74>
 8007498:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800749a:	4604      	mov	r4, r0
 800749c:	b1a0      	cbz	r0, 80074c8 <ai_platform_get_weights_map+0x34>
 800749e:	460f      	mov	r7, r1
 80074a0:	b191      	cbz	r1, 80074c8 <ai_platform_get_weights_map+0x34>
 80074a2:	4b25      	ldr	r3, [pc, #148]	; (8007538 <ai_platform_get_weights_map+0xa4>)
 80074a4:	6810      	ldr	r0, [r2, #0]
 80074a6:	4298      	cmp	r0, r3
 80074a8:	4615      	mov	r5, r2
 80074aa:	d00f      	beq.n	80074cc <ai_platform_get_weights_map+0x38>
 80074ac:	6855      	ldr	r5, [r2, #4]
 80074ae:	b15d      	cbz	r5, 80074c8 <ai_platform_get_weights_map+0x34>
 80074b0:	682e      	ldr	r6, [r5, #0]
 80074b2:	429e      	cmp	r6, r3
 80074b4:	d02a      	beq.n	800750c <ai_platform_get_weights_map+0x78>
 80074b6:	f1a1 0001 	sub.w	r0, r1, #1
 80074ba:	6025      	str	r5, [r4, #0]
 80074bc:	fab0 f080 	clz	r0, r0
 80074c0:	0940      	lsrs	r0, r0, #5
 80074c2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80074c4:	42a7      	cmp	r7, r4
 80074c6:	d034      	beq.n	8007532 <ai_platform_get_weights_map+0x9e>
 80074c8:	2000      	movs	r0, #0
 80074ca:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80074cc:	1d10      	adds	r0, r2, #4
 80074ce:	f7ff ffc3 	bl	8007458 <ai_buffer_array_sane>
 80074d2:	2800      	cmp	r0, #0
 80074d4:	d0f8      	beq.n	80074c8 <ai_platform_get_weights_map+0x34>
 80074d6:	88eb      	ldrh	r3, [r5, #6]
 80074d8:	429f      	cmp	r7, r3
 80074da:	d1f5      	bne.n	80074c8 <ai_platform_get_weights_map+0x34>
 80074dc:	f04f 0e00 	mov.w	lr, #0
 80074e0:	1f23      	subs	r3, r4, #4
 80074e2:	4670      	mov	r0, lr
 80074e4:	68aa      	ldr	r2, [r5, #8]
 80074e6:	eb02 0c0e 	add.w	ip, r2, lr
 80074ea:	f10e 0e1c 	add.w	lr, lr, #28
 80074ee:	f8dc 4004 	ldr.w	r4, [ip, #4]
 80074f2:	b124      	cbz	r4, 80074fe <ai_platform_get_weights_map+0x6a>
 80074f4:	3001      	adds	r0, #1
 80074f6:	4287      	cmp	r7, r0
 80074f8:	f843 4f04 	str.w	r4, [r3, #4]!
 80074fc:	d1f2      	bne.n	80074e4 <ai_platform_get_weights_map+0x50>
 80074fe:	1a38      	subs	r0, r7, r0
 8007500:	fab0 f080 	clz	r0, r0
 8007504:	0940      	lsrs	r0, r0, #5
 8007506:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8007508:	2000      	movs	r0, #0
 800750a:	4770      	bx	lr
 800750c:	1f23      	subs	r3, r4, #4
 800750e:	4628      	mov	r0, r5
 8007510:	2400      	movs	r4, #0
 8007512:	e000      	b.n	8007516 <ai_platform_get_weights_map+0x82>
 8007514:	4614      	mov	r4, r2
 8007516:	f850 2f04 	ldr.w	r2, [r0, #4]!
 800751a:	42b2      	cmp	r2, r6
 800751c:	d0d2      	beq.n	80074c4 <ai_platform_get_weights_map+0x30>
 800751e:	f843 2f04 	str.w	r2, [r3, #4]!
 8007522:	1c62      	adds	r2, r4, #1
 8007524:	4297      	cmp	r7, r2
 8007526:	d1f5      	bne.n	8007514 <ai_platform_get_weights_map+0x80>
 8007528:	3402      	adds	r4, #2
 800752a:	f855 3024 	ldr.w	r3, [r5, r4, lsl #2]
 800752e:	42b3      	cmp	r3, r6
 8007530:	d1ca      	bne.n	80074c8 <ai_platform_get_weights_map+0x34>
 8007532:	2001      	movs	r0, #1
 8007534:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8007536:	bf00      	nop
 8007538:	a1facade 	.word	0xa1facade

0800753c <ai_platform_get_activations_map>:
 800753c:	2a00      	cmp	r2, #0
 800753e:	d038      	beq.n	80075b2 <ai_platform_get_activations_map+0x76>
 8007540:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007542:	4604      	mov	r4, r0
 8007544:	b1a0      	cbz	r0, 8007570 <ai_platform_get_activations_map+0x34>
 8007546:	460f      	mov	r7, r1
 8007548:	b191      	cbz	r1, 8007570 <ai_platform_get_activations_map+0x34>
 800754a:	4b25      	ldr	r3, [pc, #148]	; (80075e0 <ai_platform_get_activations_map+0xa4>)
 800754c:	6810      	ldr	r0, [r2, #0]
 800754e:	4298      	cmp	r0, r3
 8007550:	4615      	mov	r5, r2
 8007552:	d00f      	beq.n	8007574 <ai_platform_get_activations_map+0x38>
 8007554:	6a15      	ldr	r5, [r2, #32]
 8007556:	b15d      	cbz	r5, 8007570 <ai_platform_get_activations_map+0x34>
 8007558:	682e      	ldr	r6, [r5, #0]
 800755a:	429e      	cmp	r6, r3
 800755c:	d02b      	beq.n	80075b6 <ai_platform_get_activations_map+0x7a>
 800755e:	f1a1 0001 	sub.w	r0, r1, #1
 8007562:	6025      	str	r5, [r4, #0]
 8007564:	fab0 f080 	clz	r0, r0
 8007568:	0940      	lsrs	r0, r0, #5
 800756a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800756c:	42a7      	cmp	r7, r4
 800756e:	d035      	beq.n	80075dc <ai_platform_get_activations_map+0xa0>
 8007570:	2000      	movs	r0, #0
 8007572:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8007574:	f102 000c 	add.w	r0, r2, #12
 8007578:	f7ff ff6e 	bl	8007458 <ai_buffer_array_sane>
 800757c:	2800      	cmp	r0, #0
 800757e:	d0f7      	beq.n	8007570 <ai_platform_get_activations_map+0x34>
 8007580:	89eb      	ldrh	r3, [r5, #14]
 8007582:	429f      	cmp	r7, r3
 8007584:	d1f4      	bne.n	8007570 <ai_platform_get_activations_map+0x34>
 8007586:	f04f 0e00 	mov.w	lr, #0
 800758a:	1f23      	subs	r3, r4, #4
 800758c:	4670      	mov	r0, lr
 800758e:	692a      	ldr	r2, [r5, #16]
 8007590:	eb02 0c0e 	add.w	ip, r2, lr
 8007594:	f10e 0e1c 	add.w	lr, lr, #28
 8007598:	f8dc 4004 	ldr.w	r4, [ip, #4]
 800759c:	b124      	cbz	r4, 80075a8 <ai_platform_get_activations_map+0x6c>
 800759e:	3001      	adds	r0, #1
 80075a0:	4287      	cmp	r7, r0
 80075a2:	f843 4f04 	str.w	r4, [r3, #4]!
 80075a6:	d1f2      	bne.n	800758e <ai_platform_get_activations_map+0x52>
 80075a8:	1a38      	subs	r0, r7, r0
 80075aa:	fab0 f080 	clz	r0, r0
 80075ae:	0940      	lsrs	r0, r0, #5
 80075b0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80075b2:	2000      	movs	r0, #0
 80075b4:	4770      	bx	lr
 80075b6:	1f23      	subs	r3, r4, #4
 80075b8:	4628      	mov	r0, r5
 80075ba:	2400      	movs	r4, #0
 80075bc:	e000      	b.n	80075c0 <ai_platform_get_activations_map+0x84>
 80075be:	4614      	mov	r4, r2
 80075c0:	f850 2f04 	ldr.w	r2, [r0, #4]!
 80075c4:	42b2      	cmp	r2, r6
 80075c6:	d0d1      	beq.n	800756c <ai_platform_get_activations_map+0x30>
 80075c8:	f843 2f04 	str.w	r2, [r3, #4]!
 80075cc:	1c62      	adds	r2, r4, #1
 80075ce:	4297      	cmp	r7, r2
 80075d0:	d1f5      	bne.n	80075be <ai_platform_get_activations_map+0x82>
 80075d2:	3402      	adds	r4, #2
 80075d4:	f855 3024 	ldr.w	r3, [r5, r4, lsl #2]
 80075d8:	42b3      	cmp	r3, r6
 80075da:	d1c9      	bne.n	8007570 <ai_platform_get_activations_map+0x34>
 80075dc:	2001      	movs	r0, #1
 80075de:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80075e0:	a1facade 	.word	0xa1facade

080075e4 <ai_platform_bind_network_params>:
 80075e4:	b1a0      	cbz	r0, 8007610 <ai_platform_bind_network_params+0x2c>
 80075e6:	b1b1      	cbz	r1, 8007616 <ai_platform_bind_network_params+0x32>
 80075e8:	b1c2      	cbz	r2, 800761c <ai_platform_bind_network_params+0x38>
 80075ea:	b410      	push	{r4}
 80075ec:	4603      	mov	r3, r0
 80075ee:	4c0d      	ldr	r4, [pc, #52]	; (8007624 <ai_platform_bind_network_params+0x40>)
 80075f0:	f843 4b04 	str.w	r4, [r3], #4
 80075f4:	f100 0c0c 	add.w	ip, r0, #12
 80075f8:	c903      	ldmia	r1, {r0, r1}
 80075fa:	e883 0003 	stmia.w	r3, {r0, r1}
 80075fe:	e892 0003 	ldmia.w	r2, {r0, r1}
 8007602:	e88c 0003 	stmia.w	ip, {r0, r1}
 8007606:	2301      	movs	r3, #1
 8007608:	4618      	mov	r0, r3
 800760a:	f85d 4b04 	ldr.w	r4, [sp], #4
 800760e:	4770      	bx	lr
 8007610:	4603      	mov	r3, r0
 8007612:	4618      	mov	r0, r3
 8007614:	4770      	bx	lr
 8007616:	460b      	mov	r3, r1
 8007618:	4618      	mov	r0, r3
 800761a:	4770      	bx	lr
 800761c:	4613      	mov	r3, r2
 800761e:	4618      	mov	r0, r3
 8007620:	4770      	bx	lr
 8007622:	bf00      	nop
 8007624:	a1facade 	.word	0xa1facade

08007628 <ai_platform_network_get_error>:
 8007628:	b510      	push	{r4, lr}
 800762a:	b1f0      	cbz	r0, 800766a <ai_platform_network_get_error+0x42>
 800762c:	4b2f      	ldr	r3, [pc, #188]	; (80076ec <ai_platform_network_get_error+0xc4>)
 800762e:	6802      	ldr	r2, [r0, #0]
 8007630:	429a      	cmp	r2, r3
 8007632:	4604      	mov	r4, r0
 8007634:	d119      	bne.n	800766a <ai_platform_network_get_error+0x42>
 8007636:	f7ff ff29 	bl	800748c <_ai_platform_acquire_crc>
 800763a:	4b2d      	ldr	r3, [pc, #180]	; (80076f0 <ai_platform_network_get_error+0xc8>)
 800763c:	681b      	ldr	r3, [r3, #0]
 800763e:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 8007642:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8007646:	d03c      	beq.n	80076c2 <ai_platform_network_get_error+0x9a>
 8007648:	4a2a      	ldr	r2, [pc, #168]	; (80076f4 <ai_platform_network_get_error+0xcc>)
 800764a:	2301      	movs	r3, #1
 800764c:	f8c2 3c08 	str.w	r3, [r2, #3080]	; 0xc08
 8007650:	f8d2 3c08 	ldr.w	r3, [r2, #3080]	; 0xc08
 8007654:	2b00      	cmp	r3, #0
 8007656:	d1fb      	bne.n	8007650 <ai_platform_network_get_error+0x28>
 8007658:	4b27      	ldr	r3, [pc, #156]	; (80076f8 <ai_platform_network_get_error+0xd0>)
 800765a:	f8c2 3c00 	str.w	r3, [r2, #3072]	; 0xc00
 800765e:	f8d2 2c00 	ldr.w	r2, [r2, #3072]	; 0xc00
 8007662:	4b26      	ldr	r3, [pc, #152]	; (80076fc <ai_platform_network_get_error+0xd4>)
 8007664:	429a      	cmp	r2, r3
 8007666:	d038      	beq.n	80076da <ai_platform_network_get_error+0xb2>
 8007668:	e7fe      	b.n	8007668 <ai_platform_network_get_error+0x40>
 800766a:	f7ff ff0f 	bl	800748c <_ai_platform_acquire_crc>
 800766e:	4b20      	ldr	r3, [pc, #128]	; (80076f0 <ai_platform_network_get_error+0xc8>)
 8007670:	681b      	ldr	r3, [r3, #0]
 8007672:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 8007676:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800767a:	d010      	beq.n	800769e <ai_platform_network_get_error+0x76>
 800767c:	4a1d      	ldr	r2, [pc, #116]	; (80076f4 <ai_platform_network_get_error+0xcc>)
 800767e:	2301      	movs	r3, #1
 8007680:	f8c2 3c08 	str.w	r3, [r2, #3080]	; 0xc08
 8007684:	f8d2 3c08 	ldr.w	r3, [r2, #3080]	; 0xc08
 8007688:	2b00      	cmp	r3, #0
 800768a:	d1fb      	bne.n	8007684 <ai_platform_network_get_error+0x5c>
 800768c:	4b1a      	ldr	r3, [pc, #104]	; (80076f8 <ai_platform_network_get_error+0xd0>)
 800768e:	f8c2 3c00 	str.w	r3, [r2, #3072]	; 0xc00
 8007692:	f8d2 2c00 	ldr.w	r2, [r2, #3072]	; 0xc00
 8007696:	4b19      	ldr	r3, [pc, #100]	; (80076fc <ai_platform_network_get_error+0xd4>)
 8007698:	429a      	cmp	r2, r3
 800769a:	d00d      	beq.n	80076b8 <ai_platform_network_get_error+0x90>
 800769c:	e7fe      	b.n	800769c <ai_platform_network_get_error+0x74>
 800769e:	4a18      	ldr	r2, [pc, #96]	; (8007700 <ai_platform_network_get_error+0xd8>)
 80076a0:	2301      	movs	r3, #1
 80076a2:	6093      	str	r3, [r2, #8]
 80076a4:	6893      	ldr	r3, [r2, #8]
 80076a6:	2b00      	cmp	r3, #0
 80076a8:	d1fc      	bne.n	80076a4 <ai_platform_network_get_error+0x7c>
 80076aa:	4b13      	ldr	r3, [pc, #76]	; (80076f8 <ai_platform_network_get_error+0xd0>)
 80076ac:	6013      	str	r3, [r2, #0]
 80076ae:	6812      	ldr	r2, [r2, #0]
 80076b0:	4b12      	ldr	r3, [pc, #72]	; (80076fc <ai_platform_network_get_error+0xd4>)
 80076b2:	429a      	cmp	r2, r3
 80076b4:	d000      	beq.n	80076b8 <ai_platform_network_get_error+0x90>
 80076b6:	e7fe      	b.n	80076b6 <ai_platform_network_get_error+0x8e>
 80076b8:	f7ff feea 	bl	8007490 <_ai_platform_release_crc>
 80076bc:	f241 0010 	movw	r0, #4112	; 0x1010
 80076c0:	bd10      	pop	{r4, pc}
 80076c2:	4a0f      	ldr	r2, [pc, #60]	; (8007700 <ai_platform_network_get_error+0xd8>)
 80076c4:	2301      	movs	r3, #1
 80076c6:	6093      	str	r3, [r2, #8]
 80076c8:	6893      	ldr	r3, [r2, #8]
 80076ca:	2b00      	cmp	r3, #0
 80076cc:	d1fc      	bne.n	80076c8 <ai_platform_network_get_error+0xa0>
 80076ce:	4b0a      	ldr	r3, [pc, #40]	; (80076f8 <ai_platform_network_get_error+0xd0>)
 80076d0:	6013      	str	r3, [r2, #0]
 80076d2:	6812      	ldr	r2, [r2, #0]
 80076d4:	4b09      	ldr	r3, [pc, #36]	; (80076fc <ai_platform_network_get_error+0xd4>)
 80076d6:	429a      	cmp	r2, r3
 80076d8:	d107      	bne.n	80076ea <ai_platform_network_get_error+0xc2>
 80076da:	f7ff fed9 	bl	8007490 <_ai_platform_release_crc>
 80076de:	f104 0010 	add.w	r0, r4, #16
 80076e2:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80076e6:	f000 be8b 	b.w	8008400 <core_get_error>
 80076ea:	e7fe      	b.n	80076ea <ai_platform_network_get_error+0xc2>
 80076ec:	a1c00100 	.word	0xa1c00100
 80076f0:	e0042000 	.word	0xe0042000
 80076f4:	58024000 	.word	0x58024000
 80076f8:	f407a5c2 	.word	0xf407a5c2
 80076fc:	b5e8b5cd 	.word	0xb5e8b5cd
 8007700:	40023000 	.word	0x40023000

08007704 <ai_platform_network_set_error>:
 8007704:	b110      	cbz	r0, 800770c <ai_platform_network_set_error+0x8>
 8007706:	3010      	adds	r0, #16
 8007708:	f000 be80 	b.w	800840c <core_set_error>
 800770c:	4770      	bx	lr
 800770e:	bf00      	nop

08007710 <ai_platform_inputs_get>:
 8007710:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007714:	b085      	sub	sp, #20
 8007716:	9102      	str	r1, [sp, #8]
 8007718:	b1f0      	cbz	r0, 8007758 <ai_platform_inputs_get+0x48>
 800771a:	4b62      	ldr	r3, [pc, #392]	; (80078a4 <ai_platform_inputs_get+0x194>)
 800771c:	6802      	ldr	r2, [r0, #0]
 800771e:	429a      	cmp	r2, r3
 8007720:	4607      	mov	r7, r0
 8007722:	d119      	bne.n	8007758 <ai_platform_inputs_get+0x48>
 8007724:	f7ff feb2 	bl	800748c <_ai_platform_acquire_crc>
 8007728:	4b5f      	ldr	r3, [pc, #380]	; (80078a8 <ai_platform_inputs_get+0x198>)
 800772a:	681b      	ldr	r3, [r3, #0]
 800772c:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 8007730:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8007734:	d03d      	beq.n	80077b2 <ai_platform_inputs_get+0xa2>
 8007736:	4a5d      	ldr	r2, [pc, #372]	; (80078ac <ai_platform_inputs_get+0x19c>)
 8007738:	2301      	movs	r3, #1
 800773a:	f8c2 3c08 	str.w	r3, [r2, #3080]	; 0xc08
 800773e:	f8d2 3c08 	ldr.w	r3, [r2, #3080]	; 0xc08
 8007742:	2b00      	cmp	r3, #0
 8007744:	d1fb      	bne.n	800773e <ai_platform_inputs_get+0x2e>
 8007746:	4b5a      	ldr	r3, [pc, #360]	; (80078b0 <ai_platform_inputs_get+0x1a0>)
 8007748:	f8c2 3c00 	str.w	r3, [r2, #3072]	; 0xc00
 800774c:	f8d2 2c00 	ldr.w	r2, [r2, #3072]	; 0xc00
 8007750:	4b58      	ldr	r3, [pc, #352]	; (80078b4 <ai_platform_inputs_get+0x1a4>)
 8007752:	429a      	cmp	r2, r3
 8007754:	d039      	beq.n	80077ca <ai_platform_inputs_get+0xba>
 8007756:	e7fe      	b.n	8007756 <ai_platform_inputs_get+0x46>
 8007758:	f7ff fe98 	bl	800748c <_ai_platform_acquire_crc>
 800775c:	4b52      	ldr	r3, [pc, #328]	; (80078a8 <ai_platform_inputs_get+0x198>)
 800775e:	681b      	ldr	r3, [r3, #0]
 8007760:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 8007764:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8007768:	d010      	beq.n	800778c <ai_platform_inputs_get+0x7c>
 800776a:	4a50      	ldr	r2, [pc, #320]	; (80078ac <ai_platform_inputs_get+0x19c>)
 800776c:	2301      	movs	r3, #1
 800776e:	f8c2 3c08 	str.w	r3, [r2, #3080]	; 0xc08
 8007772:	f8d2 3c08 	ldr.w	r3, [r2, #3080]	; 0xc08
 8007776:	2b00      	cmp	r3, #0
 8007778:	d1fb      	bne.n	8007772 <ai_platform_inputs_get+0x62>
 800777a:	4b4d      	ldr	r3, [pc, #308]	; (80078b0 <ai_platform_inputs_get+0x1a0>)
 800777c:	f8c2 3c00 	str.w	r3, [r2, #3072]	; 0xc00
 8007780:	f8d2 2c00 	ldr.w	r2, [r2, #3072]	; 0xc00
 8007784:	4b4b      	ldr	r3, [pc, #300]	; (80078b4 <ai_platform_inputs_get+0x1a4>)
 8007786:	429a      	cmp	r2, r3
 8007788:	d00d      	beq.n	80077a6 <ai_platform_inputs_get+0x96>
 800778a:	e7fe      	b.n	800778a <ai_platform_inputs_get+0x7a>
 800778c:	4a4a      	ldr	r2, [pc, #296]	; (80078b8 <ai_platform_inputs_get+0x1a8>)
 800778e:	2301      	movs	r3, #1
 8007790:	6093      	str	r3, [r2, #8]
 8007792:	6893      	ldr	r3, [r2, #8]
 8007794:	2b00      	cmp	r3, #0
 8007796:	d1fc      	bne.n	8007792 <ai_platform_inputs_get+0x82>
 8007798:	4b45      	ldr	r3, [pc, #276]	; (80078b0 <ai_platform_inputs_get+0x1a0>)
 800779a:	6013      	str	r3, [r2, #0]
 800779c:	6812      	ldr	r2, [r2, #0]
 800779e:	4b45      	ldr	r3, [pc, #276]	; (80078b4 <ai_platform_inputs_get+0x1a4>)
 80077a0:	429a      	cmp	r2, r3
 80077a2:	d000      	beq.n	80077a6 <ai_platform_inputs_get+0x96>
 80077a4:	e7fe      	b.n	80077a4 <ai_platform_inputs_get+0x94>
 80077a6:	f7ff fe73 	bl	8007490 <_ai_platform_release_crc>
 80077aa:	2000      	movs	r0, #0
 80077ac:	b005      	add	sp, #20
 80077ae:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80077b2:	4a41      	ldr	r2, [pc, #260]	; (80078b8 <ai_platform_inputs_get+0x1a8>)
 80077b4:	2301      	movs	r3, #1
 80077b6:	6093      	str	r3, [r2, #8]
 80077b8:	6893      	ldr	r3, [r2, #8]
 80077ba:	2b00      	cmp	r3, #0
 80077bc:	d1fc      	bne.n	80077b8 <ai_platform_inputs_get+0xa8>
 80077be:	4b3c      	ldr	r3, [pc, #240]	; (80078b0 <ai_platform_inputs_get+0x1a0>)
 80077c0:	6013      	str	r3, [r2, #0]
 80077c2:	6812      	ldr	r2, [r2, #0]
 80077c4:	4b3b      	ldr	r3, [pc, #236]	; (80078b4 <ai_platform_inputs_get+0x1a4>)
 80077c6:	429a      	cmp	r2, r3
 80077c8:	d155      	bne.n	8007876 <ai_platform_inputs_get+0x166>
 80077ca:	f7ff fe61 	bl	8007490 <_ai_platform_release_crc>
 80077ce:	8dbb      	ldrh	r3, [r7, #44]	; 0x2c
 80077d0:	2b00      	cmp	r3, #0
 80077d2:	d051      	beq.n	8007878 <ai_platform_inputs_get+0x168>
 80077d4:	f8d7 a030 	ldr.w	sl, [r7, #48]	; 0x30
 80077d8:	f1ba 0f00 	cmp.w	sl, #0
 80077dc:	d04c      	beq.n	8007878 <ai_platform_inputs_get+0x168>
 80077de:	f04f 0b00 	mov.w	fp, #0
 80077e2:	465d      	mov	r5, fp
 80077e4:	9703      	str	r7, [sp, #12]
 80077e6:	e016      	b.n	8007816 <ai_platform_inputs_get+0x106>
 80077e8:	9901      	ldr	r1, [sp, #4]
 80077ea:	2301      	movs	r3, #1
 80077ec:	507b      	str	r3, [r7, r1]
 80077ee:	69b1      	ldr	r1, [r6, #24]
 80077f0:	6849      	ldr	r1, [r1, #4]
 80077f2:	6121      	str	r1, [r4, #16]
 80077f4:	f04f 0301 	mov.w	r3, #1
 80077f8:	7523      	strb	r3, [r4, #20]
 80077fa:	e9c4 c200 	strd	ip, r2, [r4]
 80077fe:	6962      	ldr	r2, [r4, #20]
 8007800:	60a0      	str	r0, [r4, #8]
 8007802:	2300      	movs	r3, #0
 8007804:	f369 221f 	bfi	r2, r9, #8, #24
 8007808:	f8c4 8018 	str.w	r8, [r4, #24]
 800780c:	60e3      	str	r3, [r4, #12]
 800780e:	3501      	adds	r5, #1
 8007810:	f10b 0b1c 	add.w	fp, fp, #28
 8007814:	6162      	str	r2, [r4, #20]
 8007816:	f8ba 3000 	ldrh.w	r3, [sl]
 800781a:	42ab      	cmp	r3, r5
 800781c:	b2aa      	uxth	r2, r5
 800781e:	d93a      	bls.n	8007896 <ai_platform_inputs_get+0x186>
 8007820:	f8da 3004 	ldr.w	r3, [sl, #4]
 8007824:	00e9      	lsls	r1, r5, #3
 8007826:	9101      	str	r1, [sp, #4]
 8007828:	2b00      	cmp	r3, #0
 800782a:	d034      	beq.n	8007896 <ai_platform_inputs_get+0x186>
 800782c:	f853 6025 	ldr.w	r6, [r3, r5, lsl #2]
 8007830:	2e00      	cmp	r6, #0
 8007832:	d030      	beq.n	8007896 <ai_platform_inputs_get+0x186>
 8007834:	f8da 3008 	ldr.w	r3, [sl, #8]
 8007838:	69b2      	ldr	r2, [r6, #24]
 800783a:	f8d6 800c 	ldr.w	r8, [r6, #12]
 800783e:	6810      	ldr	r0, [r2, #0]
 8007840:	e9d3 4701 	ldrd	r4, r7, [r3, #4]
 8007844:	68b3      	ldr	r3, [r6, #8]
 8007846:	f3c3 2917 	ubfx	r9, r3, #8, #24
 800784a:	f001 fcd1 	bl	80091f0 <ai_array_to_buffer_fmt>
 800784e:	69b1      	ldr	r1, [r6, #24]
 8007850:	4684      	mov	ip, r0
 8007852:	eb07 00c5 	add.w	r0, r7, r5, lsl #3
 8007856:	688a      	ldr	r2, [r1, #8]
 8007858:	445c      	add	r4, fp
 800785a:	2800      	cmp	r0, #0
 800785c:	d0c8      	beq.n	80077f0 <ai_platform_inputs_get+0xe0>
 800785e:	2100      	movs	r1, #0
 8007860:	f847 1035 	str.w	r1, [r7, r5, lsl #3]
 8007864:	6831      	ldr	r1, [r6, #0]
 8007866:	6041      	str	r1, [r0, #4]
 8007868:	b111      	cbz	r1, 8007870 <ai_platform_inputs_get+0x160>
 800786a:	8849      	ldrh	r1, [r1, #2]
 800786c:	2900      	cmp	r1, #0
 800786e:	d1bb      	bne.n	80077e8 <ai_platform_inputs_get+0xd8>
 8007870:	69b1      	ldr	r1, [r6, #24]
 8007872:	2000      	movs	r0, #0
 8007874:	e7bc      	b.n	80077f0 <ai_platform_inputs_get+0xe0>
 8007876:	e7fe      	b.n	8007876 <ai_platform_inputs_get+0x166>
 8007878:	2218      	movs	r2, #24
 800787a:	2111      	movs	r1, #17
 800787c:	f107 0010 	add.w	r0, r7, #16
 8007880:	f000 fdc4 	bl	800840c <core_set_error>
 8007884:	2200      	movs	r2, #0
 8007886:	4610      	mov	r0, r2
 8007888:	9b02      	ldr	r3, [sp, #8]
 800788a:	2b00      	cmp	r3, #0
 800788c:	d08e      	beq.n	80077ac <ai_platform_inputs_get+0x9c>
 800788e:	801a      	strh	r2, [r3, #0]
 8007890:	b005      	add	sp, #20
 8007892:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007896:	9f03      	ldr	r7, [sp, #12]
 8007898:	2a00      	cmp	r2, #0
 800789a:	d0ed      	beq.n	8007878 <ai_platform_inputs_get+0x168>
 800789c:	f8da 3008 	ldr.w	r3, [sl, #8]
 80078a0:	6858      	ldr	r0, [r3, #4]
 80078a2:	e7f1      	b.n	8007888 <ai_platform_inputs_get+0x178>
 80078a4:	a1c00100 	.word	0xa1c00100
 80078a8:	e0042000 	.word	0xe0042000
 80078ac:	58024000 	.word	0x58024000
 80078b0:	f407a5c2 	.word	0xf407a5c2
 80078b4:	b5e8b5cd 	.word	0xb5e8b5cd
 80078b8:	40023000 	.word	0x40023000

080078bc <ai_platform_outputs_get>:
 80078bc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80078c0:	b085      	sub	sp, #20
 80078c2:	9102      	str	r1, [sp, #8]
 80078c4:	b1f0      	cbz	r0, 8007904 <ai_platform_outputs_get+0x48>
 80078c6:	4b5f      	ldr	r3, [pc, #380]	; (8007a44 <ai_platform_outputs_get+0x188>)
 80078c8:	6802      	ldr	r2, [r0, #0]
 80078ca:	429a      	cmp	r2, r3
 80078cc:	4607      	mov	r7, r0
 80078ce:	d119      	bne.n	8007904 <ai_platform_outputs_get+0x48>
 80078d0:	f7ff fddc 	bl	800748c <_ai_platform_acquire_crc>
 80078d4:	4b5c      	ldr	r3, [pc, #368]	; (8007a48 <ai_platform_outputs_get+0x18c>)
 80078d6:	681b      	ldr	r3, [r3, #0]
 80078d8:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 80078dc:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80078e0:	d03d      	beq.n	800795e <ai_platform_outputs_get+0xa2>
 80078e2:	4a5a      	ldr	r2, [pc, #360]	; (8007a4c <ai_platform_outputs_get+0x190>)
 80078e4:	2301      	movs	r3, #1
 80078e6:	f8c2 3c08 	str.w	r3, [r2, #3080]	; 0xc08
 80078ea:	f8d2 3c08 	ldr.w	r3, [r2, #3080]	; 0xc08
 80078ee:	2b00      	cmp	r3, #0
 80078f0:	d1fb      	bne.n	80078ea <ai_platform_outputs_get+0x2e>
 80078f2:	4b57      	ldr	r3, [pc, #348]	; (8007a50 <ai_platform_outputs_get+0x194>)
 80078f4:	f8c2 3c00 	str.w	r3, [r2, #3072]	; 0xc00
 80078f8:	f8d2 2c00 	ldr.w	r2, [r2, #3072]	; 0xc00
 80078fc:	4b55      	ldr	r3, [pc, #340]	; (8007a54 <ai_platform_outputs_get+0x198>)
 80078fe:	429a      	cmp	r2, r3
 8007900:	d039      	beq.n	8007976 <ai_platform_outputs_get+0xba>
 8007902:	e7fe      	b.n	8007902 <ai_platform_outputs_get+0x46>
 8007904:	f7ff fdc2 	bl	800748c <_ai_platform_acquire_crc>
 8007908:	4b4f      	ldr	r3, [pc, #316]	; (8007a48 <ai_platform_outputs_get+0x18c>)
 800790a:	681b      	ldr	r3, [r3, #0]
 800790c:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 8007910:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8007914:	d010      	beq.n	8007938 <ai_platform_outputs_get+0x7c>
 8007916:	4a4d      	ldr	r2, [pc, #308]	; (8007a4c <ai_platform_outputs_get+0x190>)
 8007918:	2301      	movs	r3, #1
 800791a:	f8c2 3c08 	str.w	r3, [r2, #3080]	; 0xc08
 800791e:	f8d2 3c08 	ldr.w	r3, [r2, #3080]	; 0xc08
 8007922:	2b00      	cmp	r3, #0
 8007924:	d1fb      	bne.n	800791e <ai_platform_outputs_get+0x62>
 8007926:	4b4a      	ldr	r3, [pc, #296]	; (8007a50 <ai_platform_outputs_get+0x194>)
 8007928:	f8c2 3c00 	str.w	r3, [r2, #3072]	; 0xc00
 800792c:	f8d2 2c00 	ldr.w	r2, [r2, #3072]	; 0xc00
 8007930:	4b48      	ldr	r3, [pc, #288]	; (8007a54 <ai_platform_outputs_get+0x198>)
 8007932:	429a      	cmp	r2, r3
 8007934:	d00d      	beq.n	8007952 <ai_platform_outputs_get+0x96>
 8007936:	e7fe      	b.n	8007936 <ai_platform_outputs_get+0x7a>
 8007938:	4a47      	ldr	r2, [pc, #284]	; (8007a58 <ai_platform_outputs_get+0x19c>)
 800793a:	2301      	movs	r3, #1
 800793c:	6093      	str	r3, [r2, #8]
 800793e:	6893      	ldr	r3, [r2, #8]
 8007940:	2b00      	cmp	r3, #0
 8007942:	d1fc      	bne.n	800793e <ai_platform_outputs_get+0x82>
 8007944:	4b42      	ldr	r3, [pc, #264]	; (8007a50 <ai_platform_outputs_get+0x194>)
 8007946:	6013      	str	r3, [r2, #0]
 8007948:	6812      	ldr	r2, [r2, #0]
 800794a:	4b42      	ldr	r3, [pc, #264]	; (8007a54 <ai_platform_outputs_get+0x198>)
 800794c:	429a      	cmp	r2, r3
 800794e:	d000      	beq.n	8007952 <ai_platform_outputs_get+0x96>
 8007950:	e7fe      	b.n	8007950 <ai_platform_outputs_get+0x94>
 8007952:	f7ff fd9d 	bl	8007490 <_ai_platform_release_crc>
 8007956:	2000      	movs	r0, #0
 8007958:	b005      	add	sp, #20
 800795a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800795e:	4a3e      	ldr	r2, [pc, #248]	; (8007a58 <ai_platform_outputs_get+0x19c>)
 8007960:	2301      	movs	r3, #1
 8007962:	6093      	str	r3, [r2, #8]
 8007964:	6893      	ldr	r3, [r2, #8]
 8007966:	2b00      	cmp	r3, #0
 8007968:	d1fc      	bne.n	8007964 <ai_platform_outputs_get+0xa8>
 800796a:	4b39      	ldr	r3, [pc, #228]	; (8007a50 <ai_platform_outputs_get+0x194>)
 800796c:	6013      	str	r3, [r2, #0]
 800796e:	6812      	ldr	r2, [r2, #0]
 8007970:	4b38      	ldr	r3, [pc, #224]	; (8007a54 <ai_platform_outputs_get+0x198>)
 8007972:	429a      	cmp	r2, r3
 8007974:	d150      	bne.n	8007a18 <ai_platform_outputs_get+0x15c>
 8007976:	f7ff fd8b 	bl	8007490 <_ai_platform_release_crc>
 800797a:	8dbb      	ldrh	r3, [r7, #44]	; 0x2c
 800797c:	2b01      	cmp	r3, #1
 800797e:	d958      	bls.n	8007a32 <ai_platform_outputs_get+0x176>
 8007980:	f04f 0b00 	mov.w	fp, #0
 8007984:	f8d7 a030 	ldr.w	sl, [r7, #48]	; 0x30
 8007988:	9703      	str	r7, [sp, #12]
 800798a:	465d      	mov	r5, fp
 800798c:	e016      	b.n	80079bc <ai_platform_outputs_get+0x100>
 800798e:	9901      	ldr	r1, [sp, #4]
 8007990:	2301      	movs	r3, #1
 8007992:	507b      	str	r3, [r7, r1]
 8007994:	69b1      	ldr	r1, [r6, #24]
 8007996:	6849      	ldr	r1, [r1, #4]
 8007998:	6121      	str	r1, [r4, #16]
 800799a:	f04f 0301 	mov.w	r3, #1
 800799e:	7523      	strb	r3, [r4, #20]
 80079a0:	e9c4 c200 	strd	ip, r2, [r4]
 80079a4:	6962      	ldr	r2, [r4, #20]
 80079a6:	60a0      	str	r0, [r4, #8]
 80079a8:	2300      	movs	r3, #0
 80079aa:	f369 221f 	bfi	r2, r9, #8, #24
 80079ae:	f8c4 8018 	str.w	r8, [r4, #24]
 80079b2:	60e3      	str	r3, [r4, #12]
 80079b4:	3501      	adds	r5, #1
 80079b6:	f10b 0b1c 	add.w	fp, fp, #28
 80079ba:	6162      	str	r2, [r4, #20]
 80079bc:	f8ba 300c 	ldrh.w	r3, [sl, #12]
 80079c0:	42ab      	cmp	r3, r5
 80079c2:	b2aa      	uxth	r2, r5
 80079c4:	d929      	bls.n	8007a1a <ai_platform_outputs_get+0x15e>
 80079c6:	f8da 3010 	ldr.w	r3, [sl, #16]
 80079ca:	00e9      	lsls	r1, r5, #3
 80079cc:	9101      	str	r1, [sp, #4]
 80079ce:	b323      	cbz	r3, 8007a1a <ai_platform_outputs_get+0x15e>
 80079d0:	f853 6025 	ldr.w	r6, [r3, r5, lsl #2]
 80079d4:	b30e      	cbz	r6, 8007a1a <ai_platform_outputs_get+0x15e>
 80079d6:	f8da 3014 	ldr.w	r3, [sl, #20]
 80079da:	69b2      	ldr	r2, [r6, #24]
 80079dc:	f8d6 800c 	ldr.w	r8, [r6, #12]
 80079e0:	6810      	ldr	r0, [r2, #0]
 80079e2:	e9d3 4701 	ldrd	r4, r7, [r3, #4]
 80079e6:	68b3      	ldr	r3, [r6, #8]
 80079e8:	f3c3 2917 	ubfx	r9, r3, #8, #24
 80079ec:	f001 fc00 	bl	80091f0 <ai_array_to_buffer_fmt>
 80079f0:	69b1      	ldr	r1, [r6, #24]
 80079f2:	4684      	mov	ip, r0
 80079f4:	eb07 00c5 	add.w	r0, r7, r5, lsl #3
 80079f8:	688a      	ldr	r2, [r1, #8]
 80079fa:	445c      	add	r4, fp
 80079fc:	2800      	cmp	r0, #0
 80079fe:	d0ca      	beq.n	8007996 <ai_platform_outputs_get+0xda>
 8007a00:	2100      	movs	r1, #0
 8007a02:	f847 1035 	str.w	r1, [r7, r5, lsl #3]
 8007a06:	6831      	ldr	r1, [r6, #0]
 8007a08:	6041      	str	r1, [r0, #4]
 8007a0a:	b111      	cbz	r1, 8007a12 <ai_platform_outputs_get+0x156>
 8007a0c:	8849      	ldrh	r1, [r1, #2]
 8007a0e:	2900      	cmp	r1, #0
 8007a10:	d1bd      	bne.n	800798e <ai_platform_outputs_get+0xd2>
 8007a12:	69b1      	ldr	r1, [r6, #24]
 8007a14:	2000      	movs	r0, #0
 8007a16:	e7be      	b.n	8007996 <ai_platform_outputs_get+0xda>
 8007a18:	e7fe      	b.n	8007a18 <ai_platform_outputs_get+0x15c>
 8007a1a:	9f03      	ldr	r7, [sp, #12]
 8007a1c:	b14a      	cbz	r2, 8007a32 <ai_platform_outputs_get+0x176>
 8007a1e:	f8da 3014 	ldr.w	r3, [sl, #20]
 8007a22:	6858      	ldr	r0, [r3, #4]
 8007a24:	9b02      	ldr	r3, [sp, #8]
 8007a26:	2b00      	cmp	r3, #0
 8007a28:	d096      	beq.n	8007958 <ai_platform_outputs_get+0x9c>
 8007a2a:	801a      	strh	r2, [r3, #0]
 8007a2c:	b005      	add	sp, #20
 8007a2e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007a32:	2218      	movs	r2, #24
 8007a34:	2111      	movs	r1, #17
 8007a36:	f107 0010 	add.w	r0, r7, #16
 8007a3a:	f000 fce7 	bl	800840c <core_set_error>
 8007a3e:	2200      	movs	r2, #0
 8007a40:	4610      	mov	r0, r2
 8007a42:	e7ef      	b.n	8007a24 <ai_platform_outputs_get+0x168>
 8007a44:	a1c00100 	.word	0xa1c00100
 8007a48:	e0042000 	.word	0xe0042000
 8007a4c:	58024000 	.word	0x58024000
 8007a50:	f407a5c2 	.word	0xf407a5c2
 8007a54:	b5e8b5cd 	.word	0xb5e8b5cd
 8007a58:	40023000 	.word	0x40023000

08007a5c <ai_platform_network_create>:
 8007a5c:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8007a60:	b083      	sub	sp, #12
 8007a62:	4606      	mov	r6, r0
 8007a64:	f89d 8028 	ldrb.w	r8, [sp, #40]	; 0x28
 8007a68:	f89d 902c 	ldrb.w	r9, [sp, #44]	; 0x2c
 8007a6c:	4615      	mov	r5, r2
 8007a6e:	461f      	mov	r7, r3
 8007a70:	f7ff fd0c 	bl	800748c <_ai_platform_acquire_crc>
 8007a74:	b188      	cbz	r0, 8007a9a <ai_platform_network_create+0x3e>
 8007a76:	4a5d      	ldr	r2, [pc, #372]	; (8007bec <ai_platform_network_create+0x190>)
 8007a78:	6812      	ldr	r2, [r2, #0]
 8007a7a:	f402 62e0 	and.w	r2, r2, #1792	; 0x700
 8007a7e:	f5b2 6f80 	cmp.w	r2, #1024	; 0x400
 8007a82:	4603      	mov	r3, r0
 8007a84:	d00e      	beq.n	8007aa4 <ai_platform_network_create+0x48>
 8007a86:	4a5a      	ldr	r2, [pc, #360]	; (8007bf0 <ai_platform_network_create+0x194>)
 8007a88:	2118      	movs	r1, #24
 8007a8a:	f8c2 1c08 	str.w	r1, [r2, #3080]	; 0xc08
 8007a8e:	f8d2 1c08 	ldr.w	r1, [r2, #3080]	; 0xc08
 8007a92:	2918      	cmp	r1, #24
 8007a94:	d018      	beq.n	8007ac8 <ai_platform_network_create+0x6c>
 8007a96:	f7ff fcfb 	bl	8007490 <_ai_platform_release_crc>
 8007a9a:	f244 1033 	movw	r0, #16691	; 0x4133
 8007a9e:	b003      	add	sp, #12
 8007aa0:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8007aa4:	4a53      	ldr	r2, [pc, #332]	; (8007bf4 <ai_platform_network_create+0x198>)
 8007aa6:	2101      	movs	r1, #1
 8007aa8:	6091      	str	r1, [r2, #8]
 8007aaa:	2114      	movs	r1, #20
 8007aac:	e001      	b.n	8007ab2 <ai_platform_network_create+0x56>
 8007aae:	3901      	subs	r1, #1
 8007ab0:	d002      	beq.n	8007ab8 <ai_platform_network_create+0x5c>
 8007ab2:	6894      	ldr	r4, [r2, #8]
 8007ab4:	2c00      	cmp	r4, #0
 8007ab6:	d1fa      	bne.n	8007aae <ai_platform_network_create+0x52>
 8007ab8:	4a4e      	ldr	r2, [pc, #312]	; (8007bf4 <ai_platform_network_create+0x198>)
 8007aba:	6891      	ldr	r1, [r2, #8]
 8007abc:	b911      	cbnz	r1, 8007ac4 <ai_platform_network_create+0x68>
 8007abe:	6812      	ldr	r2, [r2, #0]
 8007ac0:	3201      	adds	r2, #1
 8007ac2:	d008      	beq.n	8007ad6 <ai_platform_network_create+0x7a>
 8007ac4:	4618      	mov	r0, r3
 8007ac6:	e7e6      	b.n	8007a96 <ai_platform_network_create+0x3a>
 8007ac8:	2101      	movs	r1, #1
 8007aca:	f8c2 1c08 	str.w	r1, [r2, #3080]	; 0xc08
 8007ace:	f8d2 1c08 	ldr.w	r1, [r2, #3080]	; 0xc08
 8007ad2:	2900      	cmp	r1, #0
 8007ad4:	d1fb      	bne.n	8007ace <ai_platform_network_create+0x72>
 8007ad6:	4618      	mov	r0, r3
 8007ad8:	f7ff fcda 	bl	8007490 <_ai_platform_release_crc>
 8007adc:	f7ff fcd6 	bl	800748c <_ai_platform_acquire_crc>
 8007ae0:	4b42      	ldr	r3, [pc, #264]	; (8007bec <ai_platform_network_create+0x190>)
 8007ae2:	681b      	ldr	r3, [r3, #0]
 8007ae4:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 8007ae8:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8007aec:	d010      	beq.n	8007b10 <ai_platform_network_create+0xb4>
 8007aee:	4b40      	ldr	r3, [pc, #256]	; (8007bf0 <ai_platform_network_create+0x194>)
 8007af0:	2201      	movs	r2, #1
 8007af2:	f8c3 2c08 	str.w	r2, [r3, #3080]	; 0xc08
 8007af6:	f8d3 1c08 	ldr.w	r1, [r3, #3080]	; 0xc08
 8007afa:	2900      	cmp	r1, #0
 8007afc:	d1fb      	bne.n	8007af6 <ai_platform_network_create+0x9a>
 8007afe:	4a3e      	ldr	r2, [pc, #248]	; (8007bf8 <ai_platform_network_create+0x19c>)
 8007b00:	f8c3 2c00 	str.w	r2, [r3, #3072]	; 0xc00
 8007b04:	f8d3 2c00 	ldr.w	r2, [r3, #3072]	; 0xc00
 8007b08:	4b3c      	ldr	r3, [pc, #240]	; (8007bfc <ai_platform_network_create+0x1a0>)
 8007b0a:	429a      	cmp	r2, r3
 8007b0c:	d00c      	beq.n	8007b28 <ai_platform_network_create+0xcc>
 8007b0e:	e7fe      	b.n	8007b0e <ai_platform_network_create+0xb2>
 8007b10:	4a38      	ldr	r2, [pc, #224]	; (8007bf4 <ai_platform_network_create+0x198>)
 8007b12:	2301      	movs	r3, #1
 8007b14:	6093      	str	r3, [r2, #8]
 8007b16:	6893      	ldr	r3, [r2, #8]
 8007b18:	2b00      	cmp	r3, #0
 8007b1a:	d1fc      	bne.n	8007b16 <ai_platform_network_create+0xba>
 8007b1c:	4b36      	ldr	r3, [pc, #216]	; (8007bf8 <ai_platform_network_create+0x19c>)
 8007b1e:	6013      	str	r3, [r2, #0]
 8007b20:	6812      	ldr	r2, [r2, #0]
 8007b22:	4b36      	ldr	r3, [pc, #216]	; (8007bfc <ai_platform_network_create+0x1a0>)
 8007b24:	429a      	cmp	r2, r3
 8007b26:	d122      	bne.n	8007b6e <ai_platform_network_create+0x112>
 8007b28:	f7ff fcb2 	bl	8007490 <_ai_platform_release_crc>
 8007b2c:	b38e      	cbz	r6, 8007b92 <ai_platform_network_create+0x136>
 8007b2e:	4b34      	ldr	r3, [pc, #208]	; (8007c00 <ai_platform_network_create+0x1a4>)
 8007b30:	602b      	str	r3, [r5, #0]
 8007b32:	6035      	str	r5, [r6, #0]
 8007b34:	f000 fc62 	bl	80083fc <core_init>
 8007b38:	b1d0      	cbz	r0, 8007b70 <ai_platform_network_create+0x114>
 8007b3a:	f7ff fca7 	bl	800748c <_ai_platform_acquire_crc>
 8007b3e:	4b2b      	ldr	r3, [pc, #172]	; (8007bec <ai_platform_network_create+0x190>)
 8007b40:	681b      	ldr	r3, [r3, #0]
 8007b42:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 8007b46:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8007b4a:	d025      	beq.n	8007b98 <ai_platform_network_create+0x13c>
 8007b4c:	4a28      	ldr	r2, [pc, #160]	; (8007bf0 <ai_platform_network_create+0x194>)
 8007b4e:	2301      	movs	r3, #1
 8007b50:	f8c2 3c08 	str.w	r3, [r2, #3080]	; 0xc08
 8007b54:	f8d2 3c08 	ldr.w	r3, [r2, #3080]	; 0xc08
 8007b58:	2b00      	cmp	r3, #0
 8007b5a:	d1fb      	bne.n	8007b54 <ai_platform_network_create+0xf8>
 8007b5c:	4b26      	ldr	r3, [pc, #152]	; (8007bf8 <ai_platform_network_create+0x19c>)
 8007b5e:	f8c2 3c00 	str.w	r3, [r2, #3072]	; 0xc00
 8007b62:	f8d2 2c00 	ldr.w	r2, [r2, #3072]	; 0xc00
 8007b66:	4b25      	ldr	r3, [pc, #148]	; (8007bfc <ai_platform_network_create+0x1a0>)
 8007b68:	429a      	cmp	r2, r3
 8007b6a:	d022      	beq.n	8007bb2 <ai_platform_network_create+0x156>
 8007b6c:	e7fe      	b.n	8007b6c <ai_platform_network_create+0x110>
 8007b6e:	e7fe      	b.n	8007b6e <ai_platform_network_create+0x112>
 8007b70:	2430      	movs	r4, #48	; 0x30
 8007b72:	2300      	movs	r3, #0
 8007b74:	6033      	str	r3, [r6, #0]
 8007b76:	2610      	movs	r6, #16
 8007b78:	464a      	mov	r2, r9
 8007b7a:	4641      	mov	r1, r8
 8007b7c:	4638      	mov	r0, r7
 8007b7e:	f001 fbdd 	bl	800933c <ai_version_get>
 8007b82:	4603      	mov	r3, r0
 8007b84:	2000      	movs	r0, #0
 8007b86:	f364 0007 	bfi	r0, r4, #0, #8
 8007b8a:	64ab      	str	r3, [r5, #72]	; 0x48
 8007b8c:	f366 201f 	bfi	r0, r6, #8, #24
 8007b90:	e785      	b.n	8007a9e <ai_platform_network_create+0x42>
 8007b92:	f241 0010 	movw	r0, #4112	; 0x1010
 8007b96:	e782      	b.n	8007a9e <ai_platform_network_create+0x42>
 8007b98:	4a16      	ldr	r2, [pc, #88]	; (8007bf4 <ai_platform_network_create+0x198>)
 8007b9a:	2301      	movs	r3, #1
 8007b9c:	6093      	str	r3, [r2, #8]
 8007b9e:	6893      	ldr	r3, [r2, #8]
 8007ba0:	2b00      	cmp	r3, #0
 8007ba2:	d1fc      	bne.n	8007b9e <ai_platform_network_create+0x142>
 8007ba4:	4b14      	ldr	r3, [pc, #80]	; (8007bf8 <ai_platform_network_create+0x19c>)
 8007ba6:	6013      	str	r3, [r2, #0]
 8007ba8:	6812      	ldr	r2, [r2, #0]
 8007baa:	4b14      	ldr	r3, [pc, #80]	; (8007bfc <ai_platform_network_create+0x1a0>)
 8007bac:	429a      	cmp	r2, r3
 8007bae:	d000      	beq.n	8007bb2 <ai_platform_network_create+0x156>
 8007bb0:	e7fe      	b.n	8007bb0 <ai_platform_network_create+0x154>
 8007bb2:	f7ff fc6d 	bl	8007490 <_ai_platform_release_crc>
 8007bb6:	2200      	movs	r2, #0
 8007bb8:	4641      	mov	r1, r8
 8007bba:	4638      	mov	r0, r7
 8007bbc:	f001 fbbe 	bl	800933c <ai_version_get>
 8007bc0:	2200      	movs	r2, #0
 8007bc2:	4604      	mov	r4, r0
 8007bc4:	2105      	movs	r1, #5
 8007bc6:	2001      	movs	r0, #1
 8007bc8:	f001 fbb8 	bl	800933c <ai_version_get>
 8007bcc:	4284      	cmp	r4, r0
 8007bce:	d001      	beq.n	8007bd4 <ai_platform_network_create+0x178>
 8007bd0:	2401      	movs	r4, #1
 8007bd2:	e7ce      	b.n	8007b72 <ai_platform_network_create+0x116>
 8007bd4:	4b0b      	ldr	r3, [pc, #44]	; (8007c04 <ai_platform_network_create+0x1a8>)
 8007bd6:	9301      	str	r3, [sp, #4]
 8007bd8:	a801      	add	r0, sp, #4
 8007bda:	f000 fc23 	bl	8008424 <ai_check_custom_types>
 8007bde:	b110      	cbz	r0, 8007be6 <ai_platform_network_create+0x18a>
 8007be0:	2600      	movs	r6, #0
 8007be2:	4634      	mov	r4, r6
 8007be4:	e7c8      	b.n	8007b78 <ai_platform_network_create+0x11c>
 8007be6:	2402      	movs	r4, #2
 8007be8:	e7c3      	b.n	8007b72 <ai_platform_network_create+0x116>
 8007bea:	bf00      	nop
 8007bec:	e0042000 	.word	0xe0042000
 8007bf0:	58024000 	.word	0x58024000
 8007bf4:	40023000 	.word	0x40023000
 8007bf8:	f407a5c2 	.word	0xf407a5c2
 8007bfc:	b5e8b5cd 	.word	0xb5e8b5cd
 8007c00:	a1c00100 	.word	0xa1c00100
 8007c04:	84048403 	.word	0x84048403

08007c08 <ai_platform_network_init>:
 8007c08:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8007c0c:	b1f8      	cbz	r0, 8007c4e <ai_platform_network_init+0x46>
 8007c0e:	4b6e      	ldr	r3, [pc, #440]	; (8007dc8 <ai_platform_network_init+0x1c0>)
 8007c10:	6802      	ldr	r2, [r0, #0]
 8007c12:	429a      	cmp	r2, r3
 8007c14:	4604      	mov	r4, r0
 8007c16:	d11a      	bne.n	8007c4e <ai_platform_network_init+0x46>
 8007c18:	460e      	mov	r6, r1
 8007c1a:	f7ff fc37 	bl	800748c <_ai_platform_acquire_crc>
 8007c1e:	4b6b      	ldr	r3, [pc, #428]	; (8007dcc <ai_platform_network_init+0x1c4>)
 8007c20:	681b      	ldr	r3, [r3, #0]
 8007c22:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 8007c26:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8007c2a:	d03d      	beq.n	8007ca8 <ai_platform_network_init+0xa0>
 8007c2c:	4a68      	ldr	r2, [pc, #416]	; (8007dd0 <ai_platform_network_init+0x1c8>)
 8007c2e:	2301      	movs	r3, #1
 8007c30:	f8c2 3c08 	str.w	r3, [r2, #3080]	; 0xc08
 8007c34:	f8d2 3c08 	ldr.w	r3, [r2, #3080]	; 0xc08
 8007c38:	2b00      	cmp	r3, #0
 8007c3a:	d1fb      	bne.n	8007c34 <ai_platform_network_init+0x2c>
 8007c3c:	4b65      	ldr	r3, [pc, #404]	; (8007dd4 <ai_platform_network_init+0x1cc>)
 8007c3e:	f8c2 3c00 	str.w	r3, [r2, #3072]	; 0xc00
 8007c42:	f8d2 2c00 	ldr.w	r2, [r2, #3072]	; 0xc00
 8007c46:	4b64      	ldr	r3, [pc, #400]	; (8007dd8 <ai_platform_network_init+0x1d0>)
 8007c48:	429a      	cmp	r2, r3
 8007c4a:	d039      	beq.n	8007cc0 <ai_platform_network_init+0xb8>
 8007c4c:	e7fe      	b.n	8007c4c <ai_platform_network_init+0x44>
 8007c4e:	f7ff fc1d 	bl	800748c <_ai_platform_acquire_crc>
 8007c52:	4b5e      	ldr	r3, [pc, #376]	; (8007dcc <ai_platform_network_init+0x1c4>)
 8007c54:	681b      	ldr	r3, [r3, #0]
 8007c56:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 8007c5a:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8007c5e:	d010      	beq.n	8007c82 <ai_platform_network_init+0x7a>
 8007c60:	4a5b      	ldr	r2, [pc, #364]	; (8007dd0 <ai_platform_network_init+0x1c8>)
 8007c62:	2301      	movs	r3, #1
 8007c64:	f8c2 3c08 	str.w	r3, [r2, #3080]	; 0xc08
 8007c68:	f8d2 3c08 	ldr.w	r3, [r2, #3080]	; 0xc08
 8007c6c:	2b00      	cmp	r3, #0
 8007c6e:	d1fb      	bne.n	8007c68 <ai_platform_network_init+0x60>
 8007c70:	4b58      	ldr	r3, [pc, #352]	; (8007dd4 <ai_platform_network_init+0x1cc>)
 8007c72:	f8c2 3c00 	str.w	r3, [r2, #3072]	; 0xc00
 8007c76:	f8d2 2c00 	ldr.w	r2, [r2, #3072]	; 0xc00
 8007c7a:	4b57      	ldr	r3, [pc, #348]	; (8007dd8 <ai_platform_network_init+0x1d0>)
 8007c7c:	429a      	cmp	r2, r3
 8007c7e:	d00d      	beq.n	8007c9c <ai_platform_network_init+0x94>
 8007c80:	e7fe      	b.n	8007c80 <ai_platform_network_init+0x78>
 8007c82:	4a56      	ldr	r2, [pc, #344]	; (8007ddc <ai_platform_network_init+0x1d4>)
 8007c84:	2301      	movs	r3, #1
 8007c86:	6093      	str	r3, [r2, #8]
 8007c88:	6893      	ldr	r3, [r2, #8]
 8007c8a:	2b00      	cmp	r3, #0
 8007c8c:	d1fc      	bne.n	8007c88 <ai_platform_network_init+0x80>
 8007c8e:	4b51      	ldr	r3, [pc, #324]	; (8007dd4 <ai_platform_network_init+0x1cc>)
 8007c90:	6013      	str	r3, [r2, #0]
 8007c92:	6812      	ldr	r2, [r2, #0]
 8007c94:	4b50      	ldr	r3, [pc, #320]	; (8007dd8 <ai_platform_network_init+0x1d0>)
 8007c96:	429a      	cmp	r2, r3
 8007c98:	d000      	beq.n	8007c9c <ai_platform_network_init+0x94>
 8007c9a:	e7fe      	b.n	8007c9a <ai_platform_network_init+0x92>
 8007c9c:	f7ff fbf8 	bl	8007490 <_ai_platform_release_crc>
 8007ca0:	2600      	movs	r6, #0
 8007ca2:	4630      	mov	r0, r6
 8007ca4:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8007ca8:	4a4c      	ldr	r2, [pc, #304]	; (8007ddc <ai_platform_network_init+0x1d4>)
 8007caa:	2301      	movs	r3, #1
 8007cac:	6093      	str	r3, [r2, #8]
 8007cae:	6893      	ldr	r3, [r2, #8]
 8007cb0:	2b00      	cmp	r3, #0
 8007cb2:	d1fc      	bne.n	8007cae <ai_platform_network_init+0xa6>
 8007cb4:	4b47      	ldr	r3, [pc, #284]	; (8007dd4 <ai_platform_network_init+0x1cc>)
 8007cb6:	6013      	str	r3, [r2, #0]
 8007cb8:	6812      	ldr	r2, [r2, #0]
 8007cba:	4b47      	ldr	r3, [pc, #284]	; (8007dd8 <ai_platform_network_init+0x1d0>)
 8007cbc:	429a      	cmp	r2, r3
 8007cbe:	d11c      	bne.n	8007cfa <ai_platform_network_init+0xf2>
 8007cc0:	f7ff fbe6 	bl	8007490 <_ai_platform_release_crc>
 8007cc4:	2e00      	cmp	r6, #0
 8007cc6:	d06f      	beq.n	8007da8 <ai_platform_network_init+0x1a0>
 8007cc8:	4b45      	ldr	r3, [pc, #276]	; (8007de0 <ai_platform_network_init+0x1d8>)
 8007cca:	6832      	ldr	r2, [r6, #0]
 8007ccc:	429a      	cmp	r2, r3
 8007cce:	d115      	bne.n	8007cfc <ai_platform_network_init+0xf4>
 8007cd0:	e9d6 2101 	ldrd	r2, r1, [r6, #4]
 8007cd4:	6933      	ldr	r3, [r6, #16]
 8007cd6:	f8b6 e00c 	ldrh.w	lr, [r6, #12]
 8007cda:	89f7      	ldrh	r7, [r6, #14]
 8007cdc:	62a3      	str	r3, [r4, #40]	; 0x28
 8007cde:	e9c4 2107 	strd	r2, r1, [r4, #28]
 8007ce2:	2303      	movs	r3, #3
 8007ce4:	84e7      	strh	r7, [r4, #38]	; 0x26
 8007ce6:	f8a4 e024 	strh.w	lr, [r4, #36]	; 0x24
 8007cea:	60e3      	str	r3, [r4, #12]
 8007cec:	4620      	mov	r0, r4
 8007cee:	4626      	mov	r6, r4
 8007cf0:	f000 fbc2 	bl	8008478 <ai_layers_init_all>
 8007cf4:	4630      	mov	r0, r6
 8007cf6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8007cfa:	e7fe      	b.n	8007cfa <ai_platform_network_init+0xf2>
 8007cfc:	2101      	movs	r1, #1
 8007cfe:	4630      	mov	r0, r6
 8007d00:	4635      	mov	r5, r6
 8007d02:	6876      	ldr	r6, [r6, #4]
 8007d04:	f7ff fb74 	bl	80073f0 <ai_buffer_get_size>
 8007d08:	f105 081c 	add.w	r8, r5, #28
 8007d0c:	4681      	mov	r9, r0
 8007d0e:	2101      	movs	r1, #1
 8007d10:	4640      	mov	r0, r8
 8007d12:	6a2f      	ldr	r7, [r5, #32]
 8007d14:	f7ff fb6c 	bl	80073f0 <ai_buffer_get_size>
 8007d18:	f1b9 0f00 	cmp.w	r9, #0
 8007d1c:	d025      	beq.n	8007d6a <ai_platform_network_init+0x162>
 8007d1e:	2201      	movs	r2, #1
 8007d20:	4696      	mov	lr, r2
 8007d22:	bb30      	cbnz	r0, 8007d72 <ai_platform_network_init+0x16a>
 8007d24:	4680      	mov	r8, r0
 8007d26:	4607      	mov	r7, r0
 8007d28:	b376      	cbz	r6, 8007d88 <ai_platform_network_init+0x180>
 8007d2a:	8be3      	ldrh	r3, [r4, #30]
 8007d2c:	4573      	cmp	r3, lr
 8007d2e:	d323      	bcc.n	8007d78 <ai_platform_network_init+0x170>
 8007d30:	b142      	cbz	r2, 8007d44 <ai_platform_network_init+0x13c>
 8007d32:	46ac      	mov	ip, r5
 8007d34:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 8007d38:	6a25      	ldr	r5, [r4, #32]
 8007d3a:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8007d3c:	e89c 0007 	ldmia.w	ip, {r0, r1, r2}
 8007d40:	e885 0007 	stmia.w	r5, {r0, r1, r2}
 8007d44:	8ce3      	ldrh	r3, [r4, #38]	; 0x26
 8007d46:	f8a4 e01e 	strh.w	lr, [r4, #30]
 8007d4a:	2600      	movs	r6, #0
 8007d4c:	42bb      	cmp	r3, r7
 8007d4e:	83a6      	strh	r6, [r4, #28]
 8007d50:	d323      	bcc.n	8007d9a <ai_platform_network_init+0x192>
 8007d52:	b37f      	cbz	r7, 8007db4 <ai_platform_network_init+0x1ac>
 8007d54:	46c4      	mov	ip, r8
 8007d56:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 8007d5a:	6aa5      	ldr	r5, [r4, #40]	; 0x28
 8007d5c:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8007d5e:	e89c 0007 	ldmia.w	ip, {r0, r1, r2}
 8007d62:	46b6      	mov	lr, r6
 8007d64:	e885 0007 	stmia.w	r5, {r0, r1, r2}
 8007d68:	e7bb      	b.n	8007ce2 <ai_platform_network_init+0xda>
 8007d6a:	464a      	mov	r2, r9
 8007d6c:	46ce      	mov	lr, r9
 8007d6e:	464d      	mov	r5, r9
 8007d70:	e7d7      	b.n	8007d22 <ai_platform_network_init+0x11a>
 8007d72:	b30f      	cbz	r7, 8007db8 <ai_platform_network_init+0x1b0>
 8007d74:	2701      	movs	r7, #1
 8007d76:	e7d7      	b.n	8007d28 <ai_platform_network_init+0x120>
 8007d78:	2212      	movs	r2, #18
 8007d7a:	2116      	movs	r1, #22
 8007d7c:	f104 0010 	add.w	r0, r4, #16
 8007d80:	f000 fb44 	bl	800840c <core_set_error>
 8007d84:	2600      	movs	r6, #0
 8007d86:	e78c      	b.n	8007ca2 <ai_platform_network_init+0x9a>
 8007d88:	f1b9 0f00 	cmp.w	r9, #0
 8007d8c:	d0cd      	beq.n	8007d2a <ai_platform_network_init+0x122>
 8007d8e:	2110      	movs	r1, #16
 8007d90:	2212      	movs	r2, #18
 8007d92:	1860      	adds	r0, r4, r1
 8007d94:	f000 fb3a 	bl	800840c <core_set_error>
 8007d98:	e783      	b.n	8007ca2 <ai_platform_network_init+0x9a>
 8007d9a:	2213      	movs	r2, #19
 8007d9c:	2116      	movs	r1, #22
 8007d9e:	f104 0010 	add.w	r0, r4, #16
 8007da2:	f000 fb33 	bl	800840c <core_set_error>
 8007da6:	e77c      	b.n	8007ca2 <ai_platform_network_init+0x9a>
 8007da8:	2110      	movs	r1, #16
 8007daa:	2211      	movs	r2, #17
 8007dac:	1860      	adds	r0, r4, r1
 8007dae:	f000 fb2d 	bl	800840c <core_set_error>
 8007db2:	e776      	b.n	8007ca2 <ai_platform_network_init+0x9a>
 8007db4:	46be      	mov	lr, r7
 8007db6:	e794      	b.n	8007ce2 <ai_platform_network_init+0xda>
 8007db8:	2110      	movs	r1, #16
 8007dba:	2213      	movs	r2, #19
 8007dbc:	1860      	adds	r0, r4, r1
 8007dbe:	f000 fb25 	bl	800840c <core_set_error>
 8007dc2:	463e      	mov	r6, r7
 8007dc4:	e76d      	b.n	8007ca2 <ai_platform_network_init+0x9a>
 8007dc6:	bf00      	nop
 8007dc8:	a1c00100 	.word	0xa1c00100
 8007dcc:	e0042000 	.word	0xe0042000
 8007dd0:	58024000 	.word	0x58024000
 8007dd4:	f407a5c2 	.word	0xf407a5c2
 8007dd8:	b5e8b5cd 	.word	0xb5e8b5cd
 8007ddc:	40023000 	.word	0x40023000
 8007de0:	a1facade 	.word	0xa1facade

08007de4 <ai_platform_network_post_init>:
 8007de4:	b538      	push	{r3, r4, r5, lr}
 8007de6:	b1f0      	cbz	r0, 8007e26 <ai_platform_network_post_init+0x42>
 8007de8:	4b3c      	ldr	r3, [pc, #240]	; (8007edc <ai_platform_network_post_init+0xf8>)
 8007dea:	6802      	ldr	r2, [r0, #0]
 8007dec:	429a      	cmp	r2, r3
 8007dee:	4604      	mov	r4, r0
 8007df0:	d119      	bne.n	8007e26 <ai_platform_network_post_init+0x42>
 8007df2:	f7ff fb4b 	bl	800748c <_ai_platform_acquire_crc>
 8007df6:	4b3a      	ldr	r3, [pc, #232]	; (8007ee0 <ai_platform_network_post_init+0xfc>)
 8007df8:	681b      	ldr	r3, [r3, #0]
 8007dfa:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 8007dfe:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8007e02:	d03b      	beq.n	8007e7c <ai_platform_network_post_init+0x98>
 8007e04:	4a37      	ldr	r2, [pc, #220]	; (8007ee4 <ai_platform_network_post_init+0x100>)
 8007e06:	2301      	movs	r3, #1
 8007e08:	f8c2 3c08 	str.w	r3, [r2, #3080]	; 0xc08
 8007e0c:	f8d2 3c08 	ldr.w	r3, [r2, #3080]	; 0xc08
 8007e10:	2b00      	cmp	r3, #0
 8007e12:	d1fb      	bne.n	8007e0c <ai_platform_network_post_init+0x28>
 8007e14:	4b34      	ldr	r3, [pc, #208]	; (8007ee8 <ai_platform_network_post_init+0x104>)
 8007e16:	f8c2 3c00 	str.w	r3, [r2, #3072]	; 0xc00
 8007e1a:	f8d2 2c00 	ldr.w	r2, [r2, #3072]	; 0xc00
 8007e1e:	4b33      	ldr	r3, [pc, #204]	; (8007eec <ai_platform_network_post_init+0x108>)
 8007e20:	429a      	cmp	r2, r3
 8007e22:	d037      	beq.n	8007e94 <ai_platform_network_post_init+0xb0>
 8007e24:	e7fe      	b.n	8007e24 <ai_platform_network_post_init+0x40>
 8007e26:	f7ff fb31 	bl	800748c <_ai_platform_acquire_crc>
 8007e2a:	4b2d      	ldr	r3, [pc, #180]	; (8007ee0 <ai_platform_network_post_init+0xfc>)
 8007e2c:	681b      	ldr	r3, [r3, #0]
 8007e2e:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 8007e32:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8007e36:	d010      	beq.n	8007e5a <ai_platform_network_post_init+0x76>
 8007e38:	4a2a      	ldr	r2, [pc, #168]	; (8007ee4 <ai_platform_network_post_init+0x100>)
 8007e3a:	2301      	movs	r3, #1
 8007e3c:	f8c2 3c08 	str.w	r3, [r2, #3080]	; 0xc08
 8007e40:	f8d2 3c08 	ldr.w	r3, [r2, #3080]	; 0xc08
 8007e44:	2b00      	cmp	r3, #0
 8007e46:	d1fb      	bne.n	8007e40 <ai_platform_network_post_init+0x5c>
 8007e48:	4b27      	ldr	r3, [pc, #156]	; (8007ee8 <ai_platform_network_post_init+0x104>)
 8007e4a:	f8c2 3c00 	str.w	r3, [r2, #3072]	; 0xc00
 8007e4e:	f8d2 2c00 	ldr.w	r2, [r2, #3072]	; 0xc00
 8007e52:	4b26      	ldr	r3, [pc, #152]	; (8007eec <ai_platform_network_post_init+0x108>)
 8007e54:	429a      	cmp	r2, r3
 8007e56:	d00d      	beq.n	8007e74 <ai_platform_network_post_init+0x90>
 8007e58:	e7fe      	b.n	8007e58 <ai_platform_network_post_init+0x74>
 8007e5a:	4a25      	ldr	r2, [pc, #148]	; (8007ef0 <ai_platform_network_post_init+0x10c>)
 8007e5c:	2301      	movs	r3, #1
 8007e5e:	6093      	str	r3, [r2, #8]
 8007e60:	6893      	ldr	r3, [r2, #8]
 8007e62:	2b00      	cmp	r3, #0
 8007e64:	d1fc      	bne.n	8007e60 <ai_platform_network_post_init+0x7c>
 8007e66:	4b20      	ldr	r3, [pc, #128]	; (8007ee8 <ai_platform_network_post_init+0x104>)
 8007e68:	6013      	str	r3, [r2, #0]
 8007e6a:	6812      	ldr	r2, [r2, #0]
 8007e6c:	4b1f      	ldr	r3, [pc, #124]	; (8007eec <ai_platform_network_post_init+0x108>)
 8007e6e:	429a      	cmp	r2, r3
 8007e70:	d000      	beq.n	8007e74 <ai_platform_network_post_init+0x90>
 8007e72:	e7fe      	b.n	8007e72 <ai_platform_network_post_init+0x8e>
 8007e74:	f7ff fb0c 	bl	8007490 <_ai_platform_release_crc>
 8007e78:	2000      	movs	r0, #0
 8007e7a:	bd38      	pop	{r3, r4, r5, pc}
 8007e7c:	4a1c      	ldr	r2, [pc, #112]	; (8007ef0 <ai_platform_network_post_init+0x10c>)
 8007e7e:	2301      	movs	r3, #1
 8007e80:	6093      	str	r3, [r2, #8]
 8007e82:	6893      	ldr	r3, [r2, #8]
 8007e84:	2b00      	cmp	r3, #0
 8007e86:	d1fc      	bne.n	8007e82 <ai_platform_network_post_init+0x9e>
 8007e88:	4b17      	ldr	r3, [pc, #92]	; (8007ee8 <ai_platform_network_post_init+0x104>)
 8007e8a:	6013      	str	r3, [r2, #0]
 8007e8c:	6812      	ldr	r2, [r2, #0]
 8007e8e:	4b17      	ldr	r3, [pc, #92]	; (8007eec <ai_platform_network_post_init+0x108>)
 8007e90:	429a      	cmp	r2, r3
 8007e92:	d11a      	bne.n	8007eca <ai_platform_network_post_init+0xe6>
 8007e94:	f7ff fafc 	bl	8007490 <_ai_platform_release_crc>
 8007e98:	68e3      	ldr	r3, [r4, #12]
 8007e9a:	f013 0502 	ands.w	r5, r3, #2
 8007e9e:	d015      	beq.n	8007ecc <ai_platform_network_post_init+0xe8>
 8007ea0:	4620      	mov	r0, r4
 8007ea2:	f000 faf7 	bl	8008494 <ai_layers_post_init_all>
 8007ea6:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 8007ea8:	b16b      	cbz	r3, 8007ec6 <ai_platform_network_post_init+0xe2>
 8007eaa:	6b65      	ldr	r5, [r4, #52]	; 0x34
 8007eac:	e007      	b.n	8007ebe <ai_platform_network_post_init+0xda>
 8007eae:	e9d4 320f 	ldrd	r3, r2, [r4, #60]	; 0x3c
 8007eb2:	4798      	blx	r3
 8007eb4:	692b      	ldr	r3, [r5, #16]
 8007eb6:	42ab      	cmp	r3, r5
 8007eb8:	d005      	beq.n	8007ec6 <ai_platform_network_post_init+0xe2>
 8007eba:	b123      	cbz	r3, 8007ec6 <ai_platform_network_post_init+0xe2>
 8007ebc:	461d      	mov	r5, r3
 8007ebe:	4629      	mov	r1, r5
 8007ec0:	2000      	movs	r0, #0
 8007ec2:	2d00      	cmp	r5, #0
 8007ec4:	d1f3      	bne.n	8007eae <ai_platform_network_post_init+0xca>
 8007ec6:	2001      	movs	r0, #1
 8007ec8:	bd38      	pop	{r3, r4, r5, pc}
 8007eca:	e7fe      	b.n	8007eca <ai_platform_network_post_init+0xe6>
 8007ecc:	2210      	movs	r2, #16
 8007ece:	2111      	movs	r1, #17
 8007ed0:	18a0      	adds	r0, r4, r2
 8007ed2:	f000 fa9b 	bl	800840c <core_set_error>
 8007ed6:	4628      	mov	r0, r5
 8007ed8:	bd38      	pop	{r3, r4, r5, pc}
 8007eda:	bf00      	nop
 8007edc:	a1c00100 	.word	0xa1c00100
 8007ee0:	e0042000 	.word	0xe0042000
 8007ee4:	58024000 	.word	0x58024000
 8007ee8:	f407a5c2 	.word	0xf407a5c2
 8007eec:	b5e8b5cd 	.word	0xb5e8b5cd
 8007ef0:	40023000 	.word	0x40023000

08007ef4 <ai_platform_network_process>:
 8007ef4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007ef8:	460e      	mov	r6, r1
 8007efa:	b085      	sub	sp, #20
 8007efc:	4693      	mov	fp, r2
 8007efe:	4605      	mov	r5, r0
 8007f00:	b120      	cbz	r0, 8007f0c <ai_platform_network_process+0x18>
 8007f02:	4bb8      	ldr	r3, [pc, #736]	; (80081e4 <ai_platform_network_process+0x2f0>)
 8007f04:	6802      	ldr	r2, [r0, #0]
 8007f06:	429a      	cmp	r2, r3
 8007f08:	bf18      	it	ne
 8007f0a:	2500      	movne	r5, #0
 8007f0c:	f7ff fabe 	bl	800748c <_ai_platform_acquire_crc>
 8007f10:	4bb5      	ldr	r3, [pc, #724]	; (80081e8 <ai_platform_network_process+0x2f4>)
 8007f12:	681b      	ldr	r3, [r3, #0]
 8007f14:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 8007f18:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8007f1c:	d010      	beq.n	8007f40 <ai_platform_network_process+0x4c>
 8007f1e:	4ab3      	ldr	r2, [pc, #716]	; (80081ec <ai_platform_network_process+0x2f8>)
 8007f20:	2301      	movs	r3, #1
 8007f22:	f8c2 3c08 	str.w	r3, [r2, #3080]	; 0xc08
 8007f26:	f8d2 3c08 	ldr.w	r3, [r2, #3080]	; 0xc08
 8007f2a:	2b00      	cmp	r3, #0
 8007f2c:	d1fb      	bne.n	8007f26 <ai_platform_network_process+0x32>
 8007f2e:	4bb0      	ldr	r3, [pc, #704]	; (80081f0 <ai_platform_network_process+0x2fc>)
 8007f30:	f8c2 3c00 	str.w	r3, [r2, #3072]	; 0xc00
 8007f34:	f8d2 2c00 	ldr.w	r2, [r2, #3072]	; 0xc00
 8007f38:	4bae      	ldr	r3, [pc, #696]	; (80081f4 <ai_platform_network_process+0x300>)
 8007f3a:	429a      	cmp	r2, r3
 8007f3c:	d00d      	beq.n	8007f5a <ai_platform_network_process+0x66>
 8007f3e:	e7fe      	b.n	8007f3e <ai_platform_network_process+0x4a>
 8007f40:	4aad      	ldr	r2, [pc, #692]	; (80081f8 <ai_platform_network_process+0x304>)
 8007f42:	2301      	movs	r3, #1
 8007f44:	6093      	str	r3, [r2, #8]
 8007f46:	6893      	ldr	r3, [r2, #8]
 8007f48:	2b00      	cmp	r3, #0
 8007f4a:	d1fc      	bne.n	8007f46 <ai_platform_network_process+0x52>
 8007f4c:	4ba8      	ldr	r3, [pc, #672]	; (80081f0 <ai_platform_network_process+0x2fc>)
 8007f4e:	6013      	str	r3, [r2, #0]
 8007f50:	6812      	ldr	r2, [r2, #0]
 8007f52:	4ba8      	ldr	r3, [pc, #672]	; (80081f4 <ai_platform_network_process+0x300>)
 8007f54:	429a      	cmp	r2, r3
 8007f56:	f040 812c 	bne.w	80081b2 <ai_platform_network_process+0x2be>
 8007f5a:	f7ff fa99 	bl	8007490 <_ai_platform_release_crc>
 8007f5e:	2d00      	cmp	r5, #0
 8007f60:	f000 8154 	beq.w	800820c <ai_platform_network_process+0x318>
 8007f64:	8dab      	ldrh	r3, [r5, #44]	; 0x2c
 8007f66:	2b00      	cmp	r3, #0
 8007f68:	f000 8124 	beq.w	80081b4 <ai_platform_network_process+0x2c0>
 8007f6c:	68eb      	ldr	r3, [r5, #12]
 8007f6e:	f8d5 a030 	ldr.w	sl, [r5, #48]	; 0x30
 8007f72:	f003 0303 	and.w	r3, r3, #3
 8007f76:	2700      	movs	r7, #0
 8007f78:	2b03      	cmp	r3, #3
 8007f7a:	616f      	str	r7, [r5, #20]
 8007f7c:	f040 813e 	bne.w	80081fc <ai_platform_network_process+0x308>
 8007f80:	2e00      	cmp	r6, #0
 8007f82:	f000 811d 	beq.w	80081c0 <ai_platform_network_process+0x2cc>
 8007f86:	f1ba 0f00 	cmp.w	sl, #0
 8007f8a:	f000 8119 	beq.w	80081c0 <ai_platform_network_process+0x2cc>
 8007f8e:	f8ba 3000 	ldrh.w	r3, [sl]
 8007f92:	2b00      	cmp	r3, #0
 8007f94:	f000 8114 	beq.w	80081c0 <ai_platform_network_process+0x2cc>
 8007f98:	69b3      	ldr	r3, [r6, #24]
 8007f9a:	f8cd b00c 	str.w	fp, [sp, #12]
 8007f9e:	681b      	ldr	r3, [r3, #0]
 8007fa0:	e9cd 3501 	strd	r3, r5, [sp, #4]
 8007fa4:	f8da 3004 	ldr.w	r3, [sl, #4]
 8007fa8:	2b00      	cmp	r3, #0
 8007faa:	d072      	beq.n	8008092 <ai_platform_network_process+0x19e>
 8007fac:	f853 4027 	ldr.w	r4, [r3, r7, lsl #2]
 8007fb0:	2c00      	cmp	r4, #0
 8007fb2:	d06e      	beq.n	8008092 <ai_platform_network_process+0x19e>
 8007fb4:	f8da 3008 	ldr.w	r3, [sl, #8]
 8007fb8:	f8d3 9000 	ldr.w	r9, [r3]
 8007fbc:	eb19 1807 	adds.w	r8, r9, r7, lsl #4
 8007fc0:	ea4f 1b07 	mov.w	fp, r7, lsl #4
 8007fc4:	f000 81de 	beq.w	8008384 <ai_platform_network_process+0x490>
 8007fc8:	69a3      	ldr	r3, [r4, #24]
 8007fca:	2101      	movs	r1, #1
 8007fcc:	4630      	mov	r0, r6
 8007fce:	685d      	ldr	r5, [r3, #4]
 8007fd0:	f7ff fa0e 	bl	80073f0 <ai_buffer_get_size>
 8007fd4:	4285      	cmp	r5, r0
 8007fd6:	f0c0 811b 	bcc.w	8008210 <ai_platform_network_process+0x31c>
 8007fda:	68e0      	ldr	r0, [r4, #12]
 8007fdc:	69b1      	ldr	r1, [r6, #24]
 8007fde:	68c2      	ldr	r2, [r0, #12]
 8007fe0:	68cb      	ldr	r3, [r1, #12]
 8007fe2:	429a      	cmp	r2, r3
 8007fe4:	f040 8114 	bne.w	8008210 <ai_platform_network_process+0x31c>
 8007fe8:	6882      	ldr	r2, [r0, #8]
 8007fea:	688b      	ldr	r3, [r1, #8]
 8007fec:	429a      	cmp	r2, r3
 8007fee:	f040 810f 	bne.w	8008210 <ai_platform_network_process+0x31c>
 8007ff2:	6842      	ldr	r2, [r0, #4]
 8007ff4:	684b      	ldr	r3, [r1, #4]
 8007ff6:	429a      	cmp	r2, r3
 8007ff8:	f040 810a 	bne.w	8008210 <ai_platform_network_process+0x31c>
 8007ffc:	69a3      	ldr	r3, [r4, #24]
 8007ffe:	e9d3 0100 	ldrd	r0, r1, [r3]
 8008002:	f001 f989 	bl	8009318 <ai_array_get_data_byte_size>
 8008006:	4605      	mov	r5, r0
 8008008:	4620      	mov	r0, r4
 800800a:	f001 f99d 	bl	8009348 <get_tensor_byte_size>
 800800e:	4285      	cmp	r5, r0
 8008010:	f0c0 80fe 	bcc.w	8008210 <ai_platform_network_process+0x31c>
 8008014:	69a3      	ldr	r3, [r4, #24]
 8008016:	6818      	ldr	r0, [r3, #0]
 8008018:	f001 f8ea 	bl	80091f0 <ai_array_to_buffer_fmt>
 800801c:	6833      	ldr	r3, [r6, #0]
 800801e:	4058      	eors	r0, r3
 8008020:	f030 407e 	bics.w	r0, r0, #4261412864	; 0xfe000000
 8008024:	f040 81b9 	bne.w	800839a <ai_platform_network_process+0x4a6>
 8008028:	6873      	ldr	r3, [r6, #4]
 800802a:	2b00      	cmp	r3, #0
 800802c:	f000 81ac 	beq.w	8008388 <ai_platform_network_process+0x494>
 8008030:	69b3      	ldr	r3, [r6, #24]
 8008032:	681b      	ldr	r3, [r3, #0]
 8008034:	2b00      	cmp	r3, #0
 8008036:	f000 819c 	beq.w	8008372 <ai_platform_network_process+0x47e>
 800803a:	9a01      	ldr	r2, [sp, #4]
 800803c:	429a      	cmp	r2, r3
 800803e:	bf38      	it	cc
 8008040:	461a      	movcc	r2, r3
 8008042:	4620      	mov	r0, r4
 8008044:	9201      	str	r2, [sp, #4]
 8008046:	f001 f97f 	bl	8009348 <get_tensor_byte_size>
 800804a:	f8c8 0008 	str.w	r0, [r8, #8]
 800804e:	69b3      	ldr	r3, [r6, #24]
 8008050:	681b      	ldr	r3, [r3, #0]
 8008052:	fb00 f303 	mul.w	r3, r0, r3
 8008056:	f8c8 300c 	str.w	r3, [r8, #12]
 800805a:	6871      	ldr	r1, [r6, #4]
 800805c:	f8c8 1004 	str.w	r1, [r8, #4]
 8008060:	440b      	add	r3, r1
 8008062:	f849 300b 	str.w	r3, [r9, fp]
 8008066:	69a0      	ldr	r0, [r4, #24]
 8008068:	6803      	ldr	r3, [r0, #0]
 800806a:	009a      	lsls	r2, r3, #2
 800806c:	f107 0701 	add.w	r7, r7, #1
 8008070:	f106 061c 	add.w	r6, r6, #28
 8008074:	f100 80af 	bmi.w	80081d6 <ai_platform_network_process+0x2e2>
 8008078:	e9d0 3202 	ldrd	r3, r2, [r0, #8]
 800807c:	1a9b      	subs	r3, r3, r2
 800807e:	4419      	add	r1, r3
 8008080:	6081      	str	r1, [r0, #8]
 8008082:	69a3      	ldr	r3, [r4, #24]
 8008084:	f8d8 2004 	ldr.w	r2, [r8, #4]
 8008088:	60da      	str	r2, [r3, #12]
 800808a:	f8ba 3000 	ldrh.w	r3, [sl]
 800808e:	42bb      	cmp	r3, r7
 8008090:	d888      	bhi.n	8007fa4 <ai_platform_network_process+0xb0>
 8008092:	e9dd 5b02 	ldrd	r5, fp, [sp, #8]
 8008096:	8daa      	ldrh	r2, [r5, #44]	; 0x2c
 8008098:	f1bb 0f00 	cmp.w	fp, #0
 800809c:	f000 8186 	beq.w	80083ac <ai_platform_network_process+0x4b8>
 80080a0:	2a01      	cmp	r2, #1
 80080a2:	f240 815e 	bls.w	8008362 <ai_platform_network_process+0x46e>
 80080a6:	f8d5 9030 	ldr.w	r9, [r5, #48]	; 0x30
 80080aa:	f8b9 300c 	ldrh.w	r3, [r9, #12]
 80080ae:	2b00      	cmp	r3, #0
 80080b0:	f000 8157 	beq.w	8008362 <ai_platform_network_process+0x46e>
 80080b4:	465e      	mov	r6, fp
 80080b6:	2700      	movs	r7, #0
 80080b8:	462c      	mov	r4, r5
 80080ba:	f8d9 3010 	ldr.w	r3, [r9, #16]
 80080be:	2b00      	cmp	r3, #0
 80080c0:	f000 80b4 	beq.w	800822c <ai_platform_network_process+0x338>
 80080c4:	f853 5027 	ldr.w	r5, [r3, r7, lsl #2]
 80080c8:	2d00      	cmp	r5, #0
 80080ca:	f000 80af 	beq.w	800822c <ai_platform_network_process+0x338>
 80080ce:	f8d9 3014 	ldr.w	r3, [r9, #20]
 80080d2:	f8d3 8000 	ldr.w	r8, [r3]
 80080d6:	eb18 1a07 	adds.w	sl, r8, r7, lsl #4
 80080da:	ea4f 1b07 	mov.w	fp, r7, lsl #4
 80080de:	f000 8171 	beq.w	80083c4 <ai_platform_network_process+0x4d0>
 80080e2:	69ab      	ldr	r3, [r5, #24]
 80080e4:	2101      	movs	r1, #1
 80080e6:	685b      	ldr	r3, [r3, #4]
 80080e8:	9302      	str	r3, [sp, #8]
 80080ea:	4630      	mov	r0, r6
 80080ec:	f7ff f980 	bl	80073f0 <ai_buffer_get_size>
 80080f0:	9b02      	ldr	r3, [sp, #8]
 80080f2:	4283      	cmp	r3, r0
 80080f4:	f0c0 8134 	bcc.w	8008360 <ai_platform_network_process+0x46c>
 80080f8:	68e8      	ldr	r0, [r5, #12]
 80080fa:	69b1      	ldr	r1, [r6, #24]
 80080fc:	68c2      	ldr	r2, [r0, #12]
 80080fe:	68cb      	ldr	r3, [r1, #12]
 8008100:	429a      	cmp	r2, r3
 8008102:	f040 812d 	bne.w	8008360 <ai_platform_network_process+0x46c>
 8008106:	6882      	ldr	r2, [r0, #8]
 8008108:	688b      	ldr	r3, [r1, #8]
 800810a:	429a      	cmp	r2, r3
 800810c:	f040 8128 	bne.w	8008360 <ai_platform_network_process+0x46c>
 8008110:	6842      	ldr	r2, [r0, #4]
 8008112:	684b      	ldr	r3, [r1, #4]
 8008114:	429a      	cmp	r2, r3
 8008116:	f040 8123 	bne.w	8008360 <ai_platform_network_process+0x46c>
 800811a:	69ab      	ldr	r3, [r5, #24]
 800811c:	e9d3 0100 	ldrd	r0, r1, [r3]
 8008120:	f001 f8fa 	bl	8009318 <ai_array_get_data_byte_size>
 8008124:	9002      	str	r0, [sp, #8]
 8008126:	4628      	mov	r0, r5
 8008128:	f001 f90e 	bl	8009348 <get_tensor_byte_size>
 800812c:	9b02      	ldr	r3, [sp, #8]
 800812e:	4283      	cmp	r3, r0
 8008130:	f0c0 8116 	bcc.w	8008360 <ai_platform_network_process+0x46c>
 8008134:	69ab      	ldr	r3, [r5, #24]
 8008136:	6818      	ldr	r0, [r3, #0]
 8008138:	f001 f85a 	bl	80091f0 <ai_array_to_buffer_fmt>
 800813c:	6833      	ldr	r3, [r6, #0]
 800813e:	4058      	eors	r0, r3
 8008140:	f030 407e 	bics.w	r0, r0, #4261412864	; 0xfe000000
 8008144:	f040 8136 	bne.w	80083b4 <ai_platform_network_process+0x4c0>
 8008148:	6873      	ldr	r3, [r6, #4]
 800814a:	2b00      	cmp	r3, #0
 800814c:	f000 814d 	beq.w	80083ea <ai_platform_network_process+0x4f6>
 8008150:	69b3      	ldr	r3, [r6, #24]
 8008152:	681b      	ldr	r3, [r3, #0]
 8008154:	2b00      	cmp	r3, #0
 8008156:	f000 813f 	beq.w	80083d8 <ai_platform_network_process+0x4e4>
 800815a:	9a01      	ldr	r2, [sp, #4]
 800815c:	429a      	cmp	r2, r3
 800815e:	bf38      	it	cc
 8008160:	461a      	movcc	r2, r3
 8008162:	4628      	mov	r0, r5
 8008164:	9201      	str	r2, [sp, #4]
 8008166:	f001 f8ef 	bl	8009348 <get_tensor_byte_size>
 800816a:	f8ca 0008 	str.w	r0, [sl, #8]
 800816e:	69b3      	ldr	r3, [r6, #24]
 8008170:	681b      	ldr	r3, [r3, #0]
 8008172:	fb00 f303 	mul.w	r3, r0, r3
 8008176:	f8ca 300c 	str.w	r3, [sl, #12]
 800817a:	6871      	ldr	r1, [r6, #4]
 800817c:	f8ca 1004 	str.w	r1, [sl, #4]
 8008180:	440b      	add	r3, r1
 8008182:	f848 300b 	str.w	r3, [r8, fp]
 8008186:	69a8      	ldr	r0, [r5, #24]
 8008188:	6803      	ldr	r3, [r0, #0]
 800818a:	009b      	lsls	r3, r3, #2
 800818c:	f107 0701 	add.w	r7, r7, #1
 8008190:	f106 061c 	add.w	r6, r6, #28
 8008194:	d445      	bmi.n	8008222 <ai_platform_network_process+0x32e>
 8008196:	e9d0 3202 	ldrd	r3, r2, [r0, #8]
 800819a:	1a9b      	subs	r3, r3, r2
 800819c:	4419      	add	r1, r3
 800819e:	6081      	str	r1, [r0, #8]
 80081a0:	69ab      	ldr	r3, [r5, #24]
 80081a2:	f8da 2004 	ldr.w	r2, [sl, #4]
 80081a6:	60da      	str	r2, [r3, #12]
 80081a8:	f8b9 300c 	ldrh.w	r3, [r9, #12]
 80081ac:	429f      	cmp	r7, r3
 80081ae:	d384      	bcc.n	80080ba <ai_platform_network_process+0x1c6>
 80081b0:	e03c      	b.n	800822c <ai_platform_network_process+0x338>
 80081b2:	e7fe      	b.n	80081b2 <ai_platform_network_process+0x2be>
 80081b4:	68ea      	ldr	r2, [r5, #12]
 80081b6:	616b      	str	r3, [r5, #20]
 80081b8:	f002 0203 	and.w	r2, r2, #3
 80081bc:	2a03      	cmp	r2, #3
 80081be:	d11d      	bne.n	80081fc <ai_platform_network_process+0x308>
 80081c0:	2217      	movs	r2, #23
 80081c2:	2112      	movs	r1, #18
 80081c4:	f105 0010 	add.w	r0, r5, #16
 80081c8:	f000 f920 	bl	800840c <core_set_error>
 80081cc:	2400      	movs	r4, #0
 80081ce:	4620      	mov	r0, r4
 80081d0:	b005      	add	sp, #20
 80081d2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80081d6:	f8ba 3000 	ldrh.w	r3, [sl]
 80081da:	429f      	cmp	r7, r3
 80081dc:	f4ff aee2 	bcc.w	8007fa4 <ai_platform_network_process+0xb0>
 80081e0:	e757      	b.n	8008092 <ai_platform_network_process+0x19e>
 80081e2:	bf00      	nop
 80081e4:	a1c00100 	.word	0xa1c00100
 80081e8:	e0042000 	.word	0xe0042000
 80081ec:	58024000 	.word	0x58024000
 80081f0:	f407a5c2 	.word	0xf407a5c2
 80081f4:	b5e8b5cd 	.word	0xb5e8b5cd
 80081f8:	40023000 	.word	0x40023000
 80081fc:	2230      	movs	r2, #48	; 0x30
 80081fe:	2111      	movs	r1, #17
 8008200:	f105 0010 	add.w	r0, r5, #16
 8008204:	f000 f902 	bl	800840c <core_set_error>
 8008208:	2400      	movs	r4, #0
 800820a:	e7e0      	b.n	80081ce <ai_platform_network_process+0x2da>
 800820c:	462c      	mov	r4, r5
 800820e:	e7de      	b.n	80081ce <ai_platform_network_process+0x2da>
 8008210:	9d02      	ldr	r5, [sp, #8]
 8008212:	2218      	movs	r2, #24
 8008214:	2112      	movs	r1, #18
 8008216:	f105 0010 	add.w	r0, r5, #16
 800821a:	f000 f8f7 	bl	800840c <core_set_error>
 800821e:	2400      	movs	r4, #0
 8008220:	e7d5      	b.n	80081ce <ai_platform_network_process+0x2da>
 8008222:	f8b9 300c 	ldrh.w	r3, [r9, #12]
 8008226:	429f      	cmp	r7, r3
 8008228:	f4ff af47 	bcc.w	80080ba <ai_platform_network_process+0x1c6>
 800822c:	f8bd 3004 	ldrh.w	r3, [sp, #4]
 8008230:	8da2      	ldrh	r2, [r4, #44]	; 0x2c
 8008232:	82a3      	strh	r3, [r4, #20]
 8008234:	4625      	mov	r5, r4
 8008236:	2a00      	cmp	r2, #0
 8008238:	f040 808c 	bne.w	8008354 <ai_platform_network_process+0x460>
 800823c:	4616      	mov	r6, r2
 800823e:	4617      	mov	r7, r2
 8008240:	8aec      	ldrh	r4, [r5, #22]
 8008242:	429c      	cmp	r4, r3
 8008244:	bf38      	it	cc
 8008246:	46ab      	movcc	fp, r5
 8008248:	d2c1      	bcs.n	80081ce <ai_platform_network_process+0x2da>
 800824a:	2e00      	cmp	r6, #0
 800824c:	d030      	beq.n	80082b0 <ai_platform_network_process+0x3bc>
 800824e:	f04f 0800 	mov.w	r8, #0
 8008252:	e014      	b.n	800827e <ai_platform_network_process+0x38a>
 8008254:	6882      	ldr	r2, [r0, #8]
 8008256:	68c5      	ldr	r5, [r0, #12]
 8008258:	6863      	ldr	r3, [r4, #4]
 800825a:	1b52      	subs	r2, r2, r5
 800825c:	4413      	add	r3, r2
 800825e:	6083      	str	r3, [r0, #8]
 8008260:	698b      	ldr	r3, [r1, #24]
 8008262:	6862      	ldr	r2, [r4, #4]
 8008264:	60da      	str	r2, [r3, #12]
 8008266:	e9d4 3101 	ldrd	r3, r1, [r4, #4]
 800826a:	f859 200a 	ldr.w	r2, [r9, sl]
 800826e:	440b      	add	r3, r1
 8008270:	4293      	cmp	r3, r2
 8008272:	bf24      	itt	cs
 8008274:	68e3      	ldrcs	r3, [r4, #12]
 8008276:	1ad3      	subcs	r3, r2, r3
 8008278:	6063      	str	r3, [r4, #4]
 800827a:	f108 0801 	add.w	r8, r8, #1
 800827e:	8833      	ldrh	r3, [r6, #0]
 8008280:	4543      	cmp	r3, r8
 8008282:	ea4f 1a08 	mov.w	sl, r8, lsl #4
 8008286:	d913      	bls.n	80082b0 <ai_platform_network_process+0x3bc>
 8008288:	6873      	ldr	r3, [r6, #4]
 800828a:	b18b      	cbz	r3, 80082b0 <ai_platform_network_process+0x3bc>
 800828c:	f853 1028 	ldr.w	r1, [r3, r8, lsl #2]
 8008290:	b171      	cbz	r1, 80082b0 <ai_platform_network_process+0x3bc>
 8008292:	6988      	ldr	r0, [r1, #24]
 8008294:	68b2      	ldr	r2, [r6, #8]
 8008296:	6803      	ldr	r3, [r0, #0]
 8008298:	f8d2 9000 	ldr.w	r9, [r2]
 800829c:	009d      	lsls	r5, r3, #2
 800829e:	eb09 1408 	add.w	r4, r9, r8, lsl #4
 80082a2:	d5d7      	bpl.n	8008254 <ai_platform_network_process+0x360>
 80082a4:	6881      	ldr	r1, [r0, #8]
 80082a6:	68a2      	ldr	r2, [r4, #8]
 80082a8:	6860      	ldr	r0, [r4, #4]
 80082aa:	f000 ff1b 	bl	80090e4 <st_int8_copy>
 80082ae:	e7da      	b.n	8008266 <ai_platform_network_process+0x372>
 80082b0:	4658      	mov	r0, fp
 80082b2:	f000 f903 	bl	80084bc <ai_layers_forward_all>
 80082b6:	2f00      	cmp	r7, #0
 80082b8:	d03d      	beq.n	8008336 <ai_platform_network_process+0x442>
 80082ba:	2400      	movs	r4, #0
 80082bc:	e016      	b.n	80082ec <ai_platform_network_process+0x3f8>
 80082be:	e9d8 3201 	ldrd	r3, r2, [r8, #4]
 80082c2:	f859 100a 	ldr.w	r1, [r9, sl]
 80082c6:	4413      	add	r3, r2
 80082c8:	428b      	cmp	r3, r1
 80082ca:	bf24      	itt	cs
 80082cc:	f8d8 300c 	ldrcs.w	r3, [r8, #12]
 80082d0:	1acb      	subcs	r3, r1, r3
 80082d2:	f8c8 3004 	str.w	r3, [r8, #4]
 80082d6:	6981      	ldr	r1, [r0, #24]
 80082d8:	e9d1 2502 	ldrd	r2, r5, [r1, #8]
 80082dc:	1b52      	subs	r2, r2, r5
 80082de:	4413      	add	r3, r2
 80082e0:	608b      	str	r3, [r1, #8]
 80082e2:	6983      	ldr	r3, [r0, #24]
 80082e4:	f8d8 2004 	ldr.w	r2, [r8, #4]
 80082e8:	60da      	str	r2, [r3, #12]
 80082ea:	3401      	adds	r4, #1
 80082ec:	883b      	ldrh	r3, [r7, #0]
 80082ee:	42a3      	cmp	r3, r4
 80082f0:	d921      	bls.n	8008336 <ai_platform_network_process+0x442>
 80082f2:	687b      	ldr	r3, [r7, #4]
 80082f4:	b1fb      	cbz	r3, 8008336 <ai_platform_network_process+0x442>
 80082f6:	f853 0024 	ldr.w	r0, [r3, r4, lsl #2]
 80082fa:	b1e0      	cbz	r0, 8008336 <ai_platform_network_process+0x442>
 80082fc:	68ba      	ldr	r2, [r7, #8]
 80082fe:	6983      	ldr	r3, [r0, #24]
 8008300:	f8d2 9000 	ldr.w	r9, [r2]
 8008304:	681a      	ldr	r2, [r3, #0]
 8008306:	0092      	lsls	r2, r2, #2
 8008308:	ea4f 1a04 	mov.w	sl, r4, lsl #4
 800830c:	eb09 1804 	add.w	r8, r9, r4, lsl #4
 8008310:	d5d5      	bpl.n	80082be <ai_platform_network_process+0x3ca>
 8008312:	e9d8 1201 	ldrd	r1, r2, [r8, #4]
 8008316:	6898      	ldr	r0, [r3, #8]
 8008318:	f000 fee4 	bl	80090e4 <st_int8_copy>
 800831c:	e9d8 3101 	ldrd	r3, r1, [r8, #4]
 8008320:	f859 200a 	ldr.w	r2, [r9, sl]
 8008324:	440b      	add	r3, r1
 8008326:	4293      	cmp	r3, r2
 8008328:	bf24      	itt	cs
 800832a:	f8d8 300c 	ldrcs.w	r3, [r8, #12]
 800832e:	1ad3      	subcs	r3, r2, r3
 8008330:	f8c8 3004 	str.w	r3, [r8, #4]
 8008334:	e7d9      	b.n	80082ea <ai_platform_network_process+0x3f6>
 8008336:	f8bb 4016 	ldrh.w	r4, [fp, #22]
 800833a:	f8bb 3014 	ldrh.w	r3, [fp, #20]
 800833e:	3401      	adds	r4, #1
 8008340:	b2a4      	uxth	r4, r4
 8008342:	42a3      	cmp	r3, r4
 8008344:	f8ab 4016 	strh.w	r4, [fp, #22]
 8008348:	f63f af7f 	bhi.w	800824a <ai_platform_network_process+0x356>
 800834c:	4620      	mov	r0, r4
 800834e:	b005      	add	sp, #20
 8008350:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008354:	2a01      	cmp	r2, #1
 8008356:	6b2e      	ldr	r6, [r5, #48]	; 0x30
 8008358:	d03c      	beq.n	80083d4 <ai_platform_network_process+0x4e0>
 800835a:	f106 070c 	add.w	r7, r6, #12
 800835e:	e76f      	b.n	8008240 <ai_platform_network_process+0x34c>
 8008360:	4625      	mov	r5, r4
 8008362:	2218      	movs	r2, #24
 8008364:	2113      	movs	r1, #19
 8008366:	f105 0010 	add.w	r0, r5, #16
 800836a:	f000 f84f 	bl	800840c <core_set_error>
 800836e:	2400      	movs	r4, #0
 8008370:	e72d      	b.n	80081ce <ai_platform_network_process+0x2da>
 8008372:	9d02      	ldr	r5, [sp, #8]
 8008374:	4604      	mov	r4, r0
 8008376:	2221      	movs	r2, #33	; 0x21
 8008378:	2112      	movs	r1, #18
 800837a:	f105 0010 	add.w	r0, r5, #16
 800837e:	f000 f845 	bl	800840c <core_set_error>
 8008382:	e724      	b.n	80081ce <ai_platform_network_process+0x2da>
 8008384:	9d02      	ldr	r5, [sp, #8]
 8008386:	e71b      	b.n	80081c0 <ai_platform_network_process+0x2cc>
 8008388:	9d02      	ldr	r5, [sp, #8]
 800838a:	4604      	mov	r4, r0
 800838c:	2217      	movs	r2, #23
 800838e:	2112      	movs	r1, #18
 8008390:	f105 0010 	add.w	r0, r5, #16
 8008394:	f000 f83a 	bl	800840c <core_set_error>
 8008398:	e719      	b.n	80081ce <ai_platform_network_process+0x2da>
 800839a:	9d02      	ldr	r5, [sp, #8]
 800839c:	2219      	movs	r2, #25
 800839e:	2112      	movs	r1, #18
 80083a0:	f105 0010 	add.w	r0, r5, #16
 80083a4:	f000 f832 	bl	800840c <core_set_error>
 80083a8:	2400      	movs	r4, #0
 80083aa:	e710      	b.n	80081ce <ai_platform_network_process+0x2da>
 80083ac:	f8bd 3004 	ldrh.w	r3, [sp, #4]
 80083b0:	82ab      	strh	r3, [r5, #20]
 80083b2:	e740      	b.n	8008236 <ai_platform_network_process+0x342>
 80083b4:	f104 0010 	add.w	r0, r4, #16
 80083b8:	2219      	movs	r2, #25
 80083ba:	2113      	movs	r1, #19
 80083bc:	f000 f826 	bl	800840c <core_set_error>
 80083c0:	2400      	movs	r4, #0
 80083c2:	e704      	b.n	80081ce <ai_platform_network_process+0x2da>
 80083c4:	f104 0010 	add.w	r0, r4, #16
 80083c8:	2217      	movs	r2, #23
 80083ca:	2113      	movs	r1, #19
 80083cc:	f000 f81e 	bl	800840c <core_set_error>
 80083d0:	4654      	mov	r4, sl
 80083d2:	e6fc      	b.n	80081ce <ai_platform_network_process+0x2da>
 80083d4:	2700      	movs	r7, #0
 80083d6:	e733      	b.n	8008240 <ai_platform_network_process+0x34c>
 80083d8:	4625      	mov	r5, r4
 80083da:	2221      	movs	r2, #33	; 0x21
 80083dc:	4604      	mov	r4, r0
 80083de:	2113      	movs	r1, #19
 80083e0:	f105 0010 	add.w	r0, r5, #16
 80083e4:	f000 f812 	bl	800840c <core_set_error>
 80083e8:	e6f1      	b.n	80081ce <ai_platform_network_process+0x2da>
 80083ea:	4625      	mov	r5, r4
 80083ec:	2217      	movs	r2, #23
 80083ee:	4604      	mov	r4, r0
 80083f0:	2113      	movs	r1, #19
 80083f2:	f105 0010 	add.w	r0, r5, #16
 80083f6:	f000 f809 	bl	800840c <core_set_error>
 80083fa:	e6e8      	b.n	80081ce <ai_platform_network_process+0x2da>

080083fc <core_init>:
 80083fc:	2001      	movs	r0, #1
 80083fe:	4770      	bx	lr

08008400 <core_get_error>:
 8008400:	4603      	mov	r3, r0
 8008402:	2200      	movs	r2, #0
 8008404:	6800      	ldr	r0, [r0, #0]
 8008406:	601a      	str	r2, [r3, #0]
 8008408:	4770      	bx	lr
 800840a:	bf00      	nop

0800840c <core_set_error>:
 800840c:	4603      	mov	r3, r0
 800840e:	7800      	ldrb	r0, [r0, #0]
 8008410:	b108      	cbz	r0, 8008416 <core_set_error+0xa>
 8008412:	2000      	movs	r0, #0
 8008414:	4770      	bx	lr
 8008416:	7019      	strb	r1, [r3, #0]
 8008418:	6819      	ldr	r1, [r3, #0]
 800841a:	f362 211f 	bfi	r1, r2, #8, #24
 800841e:	2001      	movs	r0, #1
 8008420:	6019      	str	r1, [r3, #0]
 8008422:	4770      	bx	lr

08008424 <ai_check_custom_types>:
 8008424:	b082      	sub	sp, #8
 8008426:	4b13      	ldr	r3, [pc, #76]	; (8008474 <ai_check_custom_types+0x50>)
 8008428:	9301      	str	r3, [sp, #4]
 800842a:	b118      	cbz	r0, 8008434 <ai_check_custom_types+0x10>
 800842c:	7803      	ldrb	r3, [r0, #0]
 800842e:	2b03      	cmp	r3, #3
 8008430:	d002      	beq.n	8008438 <ai_check_custom_types+0x14>
 8008432:	2000      	movs	r0, #0
 8008434:	b002      	add	sp, #8
 8008436:	4770      	bx	lr
 8008438:	f89d 2004 	ldrb.w	r2, [sp, #4]
 800843c:	4293      	cmp	r3, r2
 800843e:	d004      	beq.n	800844a <ai_check_custom_types+0x26>
 8008440:	2001      	movs	r0, #1
 8008442:	f080 0001 	eor.w	r0, r0, #1
 8008446:	b002      	add	sp, #8
 8008448:	4770      	bx	lr
 800844a:	7842      	ldrb	r2, [r0, #1]
 800844c:	f89d 3005 	ldrb.w	r3, [sp, #5]
 8008450:	429a      	cmp	r2, r3
 8008452:	f100 0001 	add.w	r0, r0, #1
 8008456:	d1f3      	bne.n	8008440 <ai_check_custom_types+0x1c>
 8008458:	f810 2f01 	ldrb.w	r2, [r0, #1]!
 800845c:	f89d 3006 	ldrb.w	r3, [sp, #6]
 8008460:	429a      	cmp	r2, r3
 8008462:	d1ed      	bne.n	8008440 <ai_check_custom_types+0x1c>
 8008464:	7842      	ldrb	r2, [r0, #1]
 8008466:	f89d 3007 	ldrb.w	r3, [sp, #7]
 800846a:	429a      	cmp	r2, r3
 800846c:	d1e8      	bne.n	8008440 <ai_check_custom_types+0x1c>
 800846e:	2000      	movs	r0, #0
 8008470:	e7e7      	b.n	8008442 <ai_check_custom_types+0x1e>
 8008472:	bf00      	nop
 8008474:	84048403 	.word	0x84048403

08008478 <ai_layers_init_all>:
 8008478:	4601      	mov	r1, r0
 800847a:	2000      	movs	r0, #0
 800847c:	6b4b      	ldr	r3, [r1, #52]	; 0x34
 800847e:	b143      	cbz	r3, 8008492 <ai_layers_init_all+0x1a>
 8008480:	691a      	ldr	r2, [r3, #16]
 8008482:	60d9      	str	r1, [r3, #12]
 8008484:	429a      	cmp	r2, r3
 8008486:	f100 0001 	add.w	r0, r0, #1
 800848a:	d002      	beq.n	8008492 <ai_layers_init_all+0x1a>
 800848c:	b10a      	cbz	r2, 8008492 <ai_layers_init_all+0x1a>
 800848e:	4613      	mov	r3, r2
 8008490:	e7f5      	b.n	800847e <ai_layers_init_all+0x6>
 8008492:	4770      	bx	lr

08008494 <ai_layers_post_init_all>:
 8008494:	b538      	push	{r3, r4, r5, lr}
 8008496:	6b44      	ldr	r4, [r0, #52]	; 0x34
 8008498:	2500      	movs	r5, #0
 800849a:	b16c      	cbz	r4, 80084b8 <ai_layers_post_init_all+0x24>
 800849c:	6863      	ldr	r3, [r4, #4]
 800849e:	07db      	lsls	r3, r3, #31
 80084a0:	d504      	bpl.n	80084ac <ai_layers_post_init_all+0x18>
 80084a2:	6a23      	ldr	r3, [r4, #32]
 80084a4:	4620      	mov	r0, r4
 80084a6:	b10b      	cbz	r3, 80084ac <ai_layers_post_init_all+0x18>
 80084a8:	4798      	blx	r3
 80084aa:	3501      	adds	r5, #1
 80084ac:	6923      	ldr	r3, [r4, #16]
 80084ae:	42a3      	cmp	r3, r4
 80084b0:	d002      	beq.n	80084b8 <ai_layers_post_init_all+0x24>
 80084b2:	b10b      	cbz	r3, 80084b8 <ai_layers_post_init_all+0x24>
 80084b4:	461c      	mov	r4, r3
 80084b6:	e7f0      	b.n	800849a <ai_layers_post_init_all+0x6>
 80084b8:	4628      	mov	r0, r5
 80084ba:	bd38      	pop	{r3, r4, r5, pc}

080084bc <ai_layers_forward_all>:
 80084bc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80084c0:	f8d0 803c 	ldr.w	r8, [r0, #60]	; 0x3c
 80084c4:	4604      	mov	r4, r0
 80084c6:	f1b8 0f00 	cmp.w	r8, #0
 80084ca:	d02b      	beq.n	8008524 <ai_layers_forward_all+0x68>
 80084cc:	6b41      	ldr	r1, [r0, #52]	; 0x34
 80084ce:	6381      	str	r1, [r0, #56]	; 0x38
 80084d0:	b321      	cbz	r1, 800851c <ai_layers_forward_all+0x60>
 80084d2:	6c02      	ldr	r2, [r0, #64]	; 0x40
 80084d4:	2001      	movs	r0, #1
 80084d6:	47c0      	blx	r8
 80084d8:	6ba6      	ldr	r6, [r4, #56]	; 0x38
 80084da:	b1fe      	cbz	r6, 800851c <ai_layers_forward_all+0x60>
 80084dc:	2700      	movs	r7, #0
 80084de:	4631      	mov	r1, r6
 80084e0:	6c22      	ldr	r2, [r4, #64]	; 0x40
 80084e2:	2002      	movs	r0, #2
 80084e4:	47c0      	blx	r8
 80084e6:	6ba5      	ldr	r5, [r4, #56]	; 0x38
 80084e8:	4628      	mov	r0, r5
 80084ea:	696b      	ldr	r3, [r5, #20]
 80084ec:	4798      	blx	r3
 80084ee:	692e      	ldr	r6, [r5, #16]
 80084f0:	6c22      	ldr	r2, [r4, #64]	; 0x40
 80084f2:	6ba1      	ldr	r1, [r4, #56]	; 0x38
 80084f4:	42b5      	cmp	r5, r6
 80084f6:	f04f 0003 	mov.w	r0, #3
 80084fa:	d007      	beq.n	800850c <ai_layers_forward_all+0x50>
 80084fc:	47c0      	blx	r8
 80084fe:	3701      	adds	r7, #1
 8008500:	63a6      	str	r6, [r4, #56]	; 0x38
 8008502:	2e00      	cmp	r6, #0
 8008504:	d1eb      	bne.n	80084de <ai_layers_forward_all+0x22>
 8008506:	4638      	mov	r0, r7
 8008508:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800850c:	2003      	movs	r0, #3
 800850e:	47c0      	blx	r8
 8008510:	2300      	movs	r3, #0
 8008512:	3701      	adds	r7, #1
 8008514:	63a3      	str	r3, [r4, #56]	; 0x38
 8008516:	4638      	mov	r0, r7
 8008518:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800851c:	2700      	movs	r7, #0
 800851e:	4638      	mov	r0, r7
 8008520:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8008524:	6b45      	ldr	r5, [r0, #52]	; 0x34
 8008526:	6385      	str	r5, [r0, #56]	; 0x38
 8008528:	2d00      	cmp	r5, #0
 800852a:	d0f7      	beq.n	800851c <ai_layers_forward_all+0x60>
 800852c:	4647      	mov	r7, r8
 800852e:	696b      	ldr	r3, [r5, #20]
 8008530:	4628      	mov	r0, r5
 8008532:	4798      	blx	r3
 8008534:	462b      	mov	r3, r5
 8008536:	692d      	ldr	r5, [r5, #16]
 8008538:	429d      	cmp	r5, r3
 800853a:	d004      	beq.n	8008546 <ai_layers_forward_all+0x8a>
 800853c:	63a5      	str	r5, [r4, #56]	; 0x38
 800853e:	3701      	adds	r7, #1
 8008540:	2d00      	cmp	r5, #0
 8008542:	d1f4      	bne.n	800852e <ai_layers_forward_all+0x72>
 8008544:	e7df      	b.n	8008506 <ai_layers_forward_all+0x4a>
 8008546:	2300      	movs	r3, #0
 8008548:	63a3      	str	r3, [r4, #56]	; 0x38
 800854a:	3701      	adds	r7, #1
 800854c:	e7db      	b.n	8008506 <ai_layers_forward_all+0x4a>
 800854e:	bf00      	nop

08008550 <forward_dense>:
 8008550:	6983      	ldr	r3, [r0, #24]
 8008552:	881a      	ldrh	r2, [r3, #0]
 8008554:	2a00      	cmp	r2, #0
 8008556:	f000 8181 	beq.w	800885c <forward_dense+0x30c>
 800855a:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800855e:	ed2d 8b02 	vpush	{d8}
 8008562:	f8d3 c004 	ldr.w	ip, [r3, #4]
 8008566:	f8dc 5004 	ldr.w	r5, [ip, #4]
 800856a:	b095      	sub	sp, #84	; 0x54
 800856c:	b105      	cbz	r5, 8008570 <forward_dense+0x20>
 800856e:	682d      	ldr	r5, [r5, #0]
 8008570:	2a01      	cmp	r2, #1
 8008572:	f000 828f 	beq.w	8008a94 <forward_dense+0x544>
 8008576:	f8dc 6010 	ldr.w	r6, [ip, #16]
 800857a:	b106      	cbz	r6, 800857e <forward_dense+0x2e>
 800857c:	6836      	ldr	r6, [r6, #0]
 800857e:	2a02      	cmp	r2, #2
 8008580:	f000 816e 	beq.w	8008860 <forward_dense+0x310>
 8008584:	f8dc 301c 	ldr.w	r3, [ip, #28]
 8008588:	930b      	str	r3, [sp, #44]	; 0x2c
 800858a:	2b00      	cmp	r3, #0
 800858c:	f000 8274 	beq.w	8008a78 <forward_dense+0x528>
 8008590:	4619      	mov	r1, r3
 8008592:	f8bc 3018 	ldrh.w	r3, [ip, #24]
 8008596:	6809      	ldr	r1, [r1, #0]
 8008598:	910d      	str	r1, [sp, #52]	; 0x34
 800859a:	2b01      	cmp	r3, #1
 800859c:	f240 826e 	bls.w	8008a7c <forward_dense+0x52c>
 80085a0:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80085a2:	685b      	ldr	r3, [r3, #4]
 80085a4:	930b      	str	r3, [sp, #44]	; 0x2c
 80085a6:	460b      	mov	r3, r1
 80085a8:	68e8      	ldr	r0, [r5, #12]
 80085aa:	68f7      	ldr	r7, [r6, #12]
 80085ac:	6840      	ldr	r0, [r0, #4]
 80085ae:	6999      	ldr	r1, [r3, #24]
 80085b0:	9013      	str	r0, [sp, #76]	; 0x4c
 80085b2:	6878      	ldr	r0, [r7, #4]
 80085b4:	680b      	ldr	r3, [r1, #0]
 80085b6:	9012      	str	r0, [sp, #72]	; 0x48
 80085b8:	e9d7 4702 	ldrd	r4, r7, [r7, #8]
 80085bc:	f3c3 1ec6 	ubfx	lr, r3, #7, #7
 80085c0:	fb00 f404 	mul.w	r4, r0, r4
 80085c4:	f3c3 5041 	ubfx	r0, r3, #21, #2
 80085c8:	fa4e f000 	asr.w	r0, lr, r0
 80085cc:	2a03      	cmp	r2, #3
 80085ce:	9010      	str	r0, [sp, #64]	; 0x40
 80085d0:	f000 825d 	beq.w	8008a8e <forward_dense+0x53e>
 80085d4:	f8dc 2028 	ldr.w	r2, [ip, #40]	; 0x28
 80085d8:	f3c3 4343 	ubfx	r3, r3, #17, #4
 80085dc:	2a00      	cmp	r2, #0
 80085de:	f000 8246 	beq.w	8008a6e <forward_dense+0x51e>
 80085e2:	6812      	ldr	r2, [r2, #0]
 80085e4:	2a00      	cmp	r2, #0
 80085e6:	f000 8242 	beq.w	8008a6e <forward_dense+0x51e>
 80085ea:	2b04      	cmp	r3, #4
 80085ec:	f8d2 9018 	ldr.w	r9, [r2, #24]
 80085f0:	f000 822c 	beq.w	8008a4c <forward_dense+0x4fc>
 80085f4:	2b08      	cmp	r3, #8
 80085f6:	f000 8229 	beq.w	8008a4c <forward_dense+0x4fc>
 80085fa:	f04f 0b00 	mov.w	fp, #0
 80085fe:	69b2      	ldr	r2, [r6, #24]
 8008600:	69ab      	ldr	r3, [r5, #24]
 8008602:	6891      	ldr	r1, [r2, #8]
 8008604:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8008606:	689b      	ldr	r3, [r3, #8]
 8008608:	6952      	ldr	r2, [r2, #20]
 800860a:	9106      	str	r1, [sp, #24]
 800860c:	fb07 f404 	mul.w	r4, r7, r4
 8008610:	f8d2 9004 	ldr.w	r9, [r2, #4]
 8008614:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8008616:	eb01 0084 	add.w	r0, r1, r4, lsl #2
 800861a:	4281      	cmp	r1, r0
 800861c:	ea4f 0482 	mov.w	r4, r2, lsl #2
 8008620:	900e      	str	r0, [sp, #56]	; 0x38
 8008622:	940c      	str	r4, [sp, #48]	; 0x30
 8008624:	eb01 0882 	add.w	r8, r1, r2, lsl #2
 8008628:	f080 8113 	bcs.w	8008852 <forward_dense+0x302>
 800862c:	9913      	ldr	r1, [sp, #76]	; 0x4c
 800862e:	ed9f 8a93 	vldr	s16, [pc, #588]	; 800887c <forward_dense+0x32c>
 8008632:	f021 0201 	bic.w	r2, r1, #1
 8008636:	eb03 0282 	add.w	r2, r3, r2, lsl #2
 800863a:	9204      	str	r2, [sp, #16]
 800863c:	f001 0201 	and.w	r2, r1, #1
 8008640:	08c8      	lsrs	r0, r1, #3
 8008642:	9208      	str	r2, [sp, #32]
 8008644:	008a      	lsls	r2, r1, #2
 8008646:	f001 0a07 	and.w	sl, r1, #7
 800864a:	920f      	str	r2, [sp, #60]	; 0x3c
 800864c:	eb03 1240 	add.w	r2, r3, r0, lsl #5
 8008650:	3320      	adds	r3, #32
 8008652:	465c      	mov	r4, fp
 8008654:	9007      	str	r0, [sp, #28]
 8008656:	46cb      	mov	fp, r9
 8008658:	9205      	str	r2, [sp, #20]
 800865a:	9302      	str	r3, [sp, #8]
 800865c:	46c1      	mov	r9, r8
 800865e:	f8cd a044 	str.w	sl, [sp, #68]	; 0x44
 8008662:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8008664:	699b      	ldr	r3, [r3, #24]
 8008666:	689a      	ldr	r2, [r3, #8]
 8008668:	9b02      	ldr	r3, [sp, #8]
 800866a:	3b20      	subs	r3, #32
 800866c:	930a      	str	r3, [sp, #40]	; 0x28
 800866e:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8008670:	b10b      	cbz	r3, 8008676 <forward_dense+0x126>
 8008672:	699b      	ldr	r3, [r3, #24]
 8008674:	689b      	ldr	r3, [r3, #8]
 8008676:	2c00      	cmp	r4, #0
 8008678:	f000 81da 	beq.w	8008a30 <forward_dense+0x4e0>
 800867c:	9910      	ldr	r1, [sp, #64]	; 0x40
 800867e:	2904      	cmp	r1, #4
 8008680:	9906      	ldr	r1, [sp, #24]
 8008682:	f000 80fd 	beq.w	8008880 <forward_dense+0x330>
 8008686:	4549      	cmp	r1, r9
 8008688:	f080 80d2 	bcs.w	8008830 <forward_dense+0x2e0>
 800868c:	460f      	mov	r7, r1
 800868e:	9907      	ldr	r1, [sp, #28]
 8008690:	f8dd 8008 	ldr.w	r8, [sp, #8]
 8008694:	f8dd a014 	ldr.w	sl, [sp, #20]
 8008698:	1c4e      	adds	r6, r1, #1
 800869a:	eb02 06c6 	add.w	r6, r2, r6, lsl #3
 800869e:	4694      	mov	ip, r2
 80086a0:	9a11      	ldr	r2, [sp, #68]	; 0x44
 80086a2:	468e      	mov	lr, r1
 80086a4:	2b00      	cmp	r3, #0
 80086a6:	f000 80de 	beq.w	8008866 <forward_dense+0x316>
 80086aa:	ecf3 2a01 	vldmia	r3!, {s5}
 80086ae:	ed9f 7a73 	vldr	s14, [pc, #460]	; 800887c <forward_dense+0x32c>
 80086b2:	f1be 0f00 	cmp.w	lr, #0
 80086b6:	f000 80de 	beq.w	8008876 <forward_dense+0x326>
 80086ba:	f10c 0108 	add.w	r1, ip, #8
 80086be:	4640      	mov	r0, r8
 80086c0:	f811 5c07 	ldrb.w	r5, [r1, #-7]
 80086c4:	ed10 3a07 	vldr	s6, [r0, #-28]	; 0xffffffe4
 80086c8:	ed50 3a08 	vldr	s7, [r0, #-32]	; 0xffffffe0
 80086cc:	ed10 4a06 	vldr	s8, [r0, #-24]	; 0xffffffe8
 80086d0:	ed50 4a05 	vldr	s9, [r0, #-20]	; 0xffffffec
 80086d4:	ed10 5a04 	vldr	s10, [r0, #-16]
 80086d8:	ed50 5a03 	vldr	s11, [r0, #-12]
 80086dc:	ed10 6a02 	vldr	s12, [r0, #-8]
 80086e0:	ed50 6a01 	vldr	s13, [r0, #-4]
 80086e4:	eb04 0585 	add.w	r5, r4, r5, lsl #2
 80086e8:	edd5 7a00 	vldr	s15, [r5]
 80086ec:	f811 5c08 	ldrb.w	r5, [r1, #-8]
 80086f0:	eb04 0585 	add.w	r5, r4, r5, lsl #2
 80086f4:	ee67 7a83 	vmul.f32	s15, s15, s6
 80086f8:	ed95 3a00 	vldr	s6, [r5]
 80086fc:	f811 5c06 	ldrb.w	r5, [r1, #-6]
 8008700:	eee3 7a23 	vfma.f32	s15, s6, s7
 8008704:	eb04 0585 	add.w	r5, r4, r5, lsl #2
 8008708:	3108      	adds	r1, #8
 800870a:	edd5 3a00 	vldr	s7, [r5]
 800870e:	f811 5c0d 	ldrb.w	r5, [r1, #-13]
 8008712:	eee3 7a84 	vfma.f32	s15, s7, s8
 8008716:	eb04 0585 	add.w	r5, r4, r5, lsl #2
 800871a:	3020      	adds	r0, #32
 800871c:	ed95 4a00 	vldr	s8, [r5]
 8008720:	f811 5c0c 	ldrb.w	r5, [r1, #-12]
 8008724:	eee4 7a24 	vfma.f32	s15, s8, s9
 8008728:	eb04 0585 	add.w	r5, r4, r5, lsl #2
 800872c:	edd5 4a00 	vldr	s9, [r5]
 8008730:	f811 5c0b 	ldrb.w	r5, [r1, #-11]
 8008734:	eee4 7a85 	vfma.f32	s15, s9, s10
 8008738:	eb04 0585 	add.w	r5, r4, r5, lsl #2
 800873c:	ed95 5a00 	vldr	s10, [r5]
 8008740:	f811 5c0a 	ldrb.w	r5, [r1, #-10]
 8008744:	eee5 7a25 	vfma.f32	s15, s10, s11
 8008748:	eb04 0585 	add.w	r5, r4, r5, lsl #2
 800874c:	edd5 5a00 	vldr	s11, [r5]
 8008750:	f811 5c09 	ldrb.w	r5, [r1, #-9]
 8008754:	eee5 7a86 	vfma.f32	s15, s11, s12
 8008758:	eb04 0585 	add.w	r5, r4, r5, lsl #2
 800875c:	428e      	cmp	r6, r1
 800875e:	ed95 6a00 	vldr	s12, [r5]
 8008762:	eee6 7a26 	vfma.f32	s15, s12, s13
 8008766:	ee37 7a27 	vadd.f32	s14, s14, s15
 800876a:	d1a9      	bne.n	80086c0 <forward_dense+0x170>
 800876c:	f1a6 0108 	sub.w	r1, r6, #8
 8008770:	4650      	mov	r0, sl
 8008772:	2a00      	cmp	r2, #0
 8008774:	d04a      	beq.n	800880c <forward_dense+0x2bc>
 8008776:	780d      	ldrb	r5, [r1, #0]
 8008778:	edd0 6a00 	vldr	s13, [r0]
 800877c:	eb04 0585 	add.w	r5, r4, r5, lsl #2
 8008780:	edd5 7a00 	vldr	s15, [r5]
 8008784:	2a01      	cmp	r2, #1
 8008786:	eea6 7aa7 	vfma.f32	s14, s13, s15
 800878a:	d03f      	beq.n	800880c <forward_dense+0x2bc>
 800878c:	784d      	ldrb	r5, [r1, #1]
 800878e:	edd0 6a01 	vldr	s13, [r0, #4]
 8008792:	eb04 0585 	add.w	r5, r4, r5, lsl #2
 8008796:	edd5 7a00 	vldr	s15, [r5]
 800879a:	2a02      	cmp	r2, #2
 800879c:	eea6 7aa7 	vfma.f32	s14, s13, s15
 80087a0:	d034      	beq.n	800880c <forward_dense+0x2bc>
 80087a2:	788d      	ldrb	r5, [r1, #2]
 80087a4:	edd0 6a02 	vldr	s13, [r0, #8]
 80087a8:	eb04 0585 	add.w	r5, r4, r5, lsl #2
 80087ac:	edd5 7a00 	vldr	s15, [r5]
 80087b0:	2a03      	cmp	r2, #3
 80087b2:	eea6 7aa7 	vfma.f32	s14, s13, s15
 80087b6:	d029      	beq.n	800880c <forward_dense+0x2bc>
 80087b8:	78cd      	ldrb	r5, [r1, #3]
 80087ba:	edd0 6a03 	vldr	s13, [r0, #12]
 80087be:	eb04 0585 	add.w	r5, r4, r5, lsl #2
 80087c2:	edd5 7a00 	vldr	s15, [r5]
 80087c6:	2a04      	cmp	r2, #4
 80087c8:	eea6 7aa7 	vfma.f32	s14, s13, s15
 80087cc:	d01e      	beq.n	800880c <forward_dense+0x2bc>
 80087ce:	790d      	ldrb	r5, [r1, #4]
 80087d0:	edd0 6a04 	vldr	s13, [r0, #16]
 80087d4:	eb04 0585 	add.w	r5, r4, r5, lsl #2
 80087d8:	edd5 7a00 	vldr	s15, [r5]
 80087dc:	2a05      	cmp	r2, #5
 80087de:	eea6 7aa7 	vfma.f32	s14, s13, s15
 80087e2:	d013      	beq.n	800880c <forward_dense+0x2bc>
 80087e4:	794d      	ldrb	r5, [r1, #5]
 80087e6:	edd0 6a05 	vldr	s13, [r0, #20]
 80087ea:	eb04 0585 	add.w	r5, r4, r5, lsl #2
 80087ee:	edd5 7a00 	vldr	s15, [r5]
 80087f2:	2a06      	cmp	r2, #6
 80087f4:	eea6 7aa7 	vfma.f32	s14, s13, s15
 80087f8:	d008      	beq.n	800880c <forward_dense+0x2bc>
 80087fa:	7989      	ldrb	r1, [r1, #6]
 80087fc:	edd0 7a06 	vldr	s15, [r0, #24]
 8008800:	eb04 0181 	add.w	r1, r4, r1, lsl #2
 8008804:	edd1 6a00 	vldr	s13, [r1]
 8008808:	eea6 7aa7 	vfma.f32	s14, s13, s15
 800880c:	44dc      	add	ip, fp
 800880e:	445e      	add	r6, fp
 8008810:	ee32 7a87 	vadd.f32	s14, s5, s14
 8008814:	eca7 7a01 	vstmia	r7!, {s14}
 8008818:	454f      	cmp	r7, r9
 800881a:	f4ff af43 	bcc.w	80086a4 <forward_dense+0x154>
 800881e:	9a06      	ldr	r2, [sp, #24]
 8008820:	eba9 0302 	sub.w	r3, r9, r2
 8008824:	3b01      	subs	r3, #1
 8008826:	f023 0303 	bic.w	r3, r3, #3
 800882a:	3304      	adds	r3, #4
 800882c:	18d3      	adds	r3, r2, r3
 800882e:	9306      	str	r3, [sp, #24]
 8008830:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8008832:	9a05      	ldr	r2, [sp, #20]
 8008834:	4499      	add	r9, r3
 8008836:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8008838:	441a      	add	r2, r3
 800883a:	9205      	str	r2, [sp, #20]
 800883c:	9a02      	ldr	r2, [sp, #8]
 800883e:	441a      	add	r2, r3
 8008840:	9202      	str	r2, [sp, #8]
 8008842:	9a04      	ldr	r2, [sp, #16]
 8008844:	441a      	add	r2, r3
 8008846:	9204      	str	r2, [sp, #16]
 8008848:	9b06      	ldr	r3, [sp, #24]
 800884a:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800884c:	4293      	cmp	r3, r2
 800884e:	f4ff af08 	bcc.w	8008662 <forward_dense+0x112>
 8008852:	b015      	add	sp, #84	; 0x54
 8008854:	ecbd 8b02 	vpop	{d8}
 8008858:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800885c:	6853      	ldr	r3, [r2, #4]
 800885e:	deff      	udf	#255	; 0xff
 8008860:	2300      	movs	r3, #0
 8008862:	685b      	ldr	r3, [r3, #4]
 8008864:	deff      	udf	#255	; 0xff
 8008866:	ed9f 7a05 	vldr	s14, [pc, #20]	; 800887c <forward_dense+0x32c>
 800886a:	eef0 2a48 	vmov.f32	s5, s16
 800886e:	f1be 0f00 	cmp.w	lr, #0
 8008872:	f47f af22 	bne.w	80086ba <forward_dense+0x16a>
 8008876:	980a      	ldr	r0, [sp, #40]	; 0x28
 8008878:	4661      	mov	r1, ip
 800887a:	e77a      	b.n	8008772 <forward_dense+0x222>
 800887c:	00000000 	.word	0x00000000
 8008880:	4549      	cmp	r1, r9
 8008882:	d2d5      	bcs.n	8008830 <forward_dense+0x2e0>
 8008884:	9807      	ldr	r0, [sp, #28]
 8008886:	9103      	str	r1, [sp, #12]
 8008888:	9904      	ldr	r1, [sp, #16]
 800888a:	f100 0c01 	add.w	ip, r0, #1
 800888e:	3901      	subs	r1, #1
 8008890:	eb02 0c8c 	add.w	ip, r2, ip, lsl #2
 8008894:	9109      	str	r1, [sp, #36]	; 0x24
 8008896:	2b00      	cmp	r3, #0
 8008898:	f000 80b2 	beq.w	8008a00 <forward_dense+0x4b0>
 800889c:	9907      	ldr	r1, [sp, #28]
 800889e:	ecf3 2a01 	vldmia	r3!, {s5}
 80088a2:	ed1f 7a0a 	vldr	s14, [pc, #-40]	; 800887c <forward_dense+0x32c>
 80088a6:	2900      	cmp	r1, #0
 80088a8:	f000 80b2 	beq.w	8008a10 <forward_dense+0x4c0>
 80088ac:	9902      	ldr	r1, [sp, #8]
 80088ae:	1d10      	adds	r0, r2, #4
 80088b0:	f810 6c04 	ldrb.w	r6, [r0, #-4]
 80088b4:	ed11 2a07 	vldr	s4, [r1, #-28]	; 0xffffffe4
 80088b8:	f810 5c03 	ldrb.w	r5, [r0, #-3]
 80088bc:	ed51 3a08 	vldr	s7, [r1, #-32]	; 0xffffffe0
 80088c0:	ed11 4a06 	vldr	s8, [r1, #-24]	; 0xffffffe8
 80088c4:	ed51 4a05 	vldr	s9, [r1, #-20]	; 0xffffffec
 80088c8:	ed11 5a04 	vldr	s10, [r1, #-16]
 80088cc:	ed51 5a03 	vldr	s11, [r1, #-12]
 80088d0:	ed11 6a02 	vldr	s12, [r1, #-8]
 80088d4:	ed51 6a01 	vldr	s13, [r1, #-4]
 80088d8:	f006 070f 	and.w	r7, r6, #15
 80088dc:	eb04 0787 	add.w	r7, r4, r7, lsl #2
 80088e0:	edd7 7a00 	vldr	s15, [r7]
 80088e4:	0936      	lsrs	r6, r6, #4
 80088e6:	eb04 0686 	add.w	r6, r4, r6, lsl #2
 80088ea:	ed96 3a00 	vldr	s6, [r6]
 80088ee:	ee67 7a82 	vmul.f32	s15, s15, s4
 80088f2:	092e      	lsrs	r6, r5, #4
 80088f4:	eee3 7a23 	vfma.f32	s15, s6, s7
 80088f8:	eb04 0686 	add.w	r6, r4, r6, lsl #2
 80088fc:	f005 050f 	and.w	r5, r5, #15
 8008900:	edd6 3a00 	vldr	s7, [r6]
 8008904:	f810 6c02 	ldrb.w	r6, [r0, #-2]
 8008908:	eee3 7a84 	vfma.f32	s15, s7, s8
 800890c:	eb04 0585 	add.w	r5, r4, r5, lsl #2
 8008910:	0937      	lsrs	r7, r6, #4
 8008912:	ed95 4a00 	vldr	s8, [r5]
 8008916:	f810 5c01 	ldrb.w	r5, [r0, #-1]
 800891a:	eee4 7a24 	vfma.f32	s15, s8, s9
 800891e:	eb04 0787 	add.w	r7, r4, r7, lsl #2
 8008922:	f006 060f 	and.w	r6, r6, #15
 8008926:	edd7 4a00 	vldr	s9, [r7]
 800892a:	eee4 7a85 	vfma.f32	s15, s9, s10
 800892e:	eb04 0686 	add.w	r6, r4, r6, lsl #2
 8008932:	3004      	adds	r0, #4
 8008934:	ed96 5a00 	vldr	s10, [r6]
 8008938:	092e      	lsrs	r6, r5, #4
 800893a:	eee5 7a25 	vfma.f32	s15, s10, s11
 800893e:	eb04 0686 	add.w	r6, r4, r6, lsl #2
 8008942:	f005 050f 	and.w	r5, r5, #15
 8008946:	edd6 5a00 	vldr	s11, [r6]
 800894a:	eee5 7a86 	vfma.f32	s15, s11, s12
 800894e:	eb04 0585 	add.w	r5, r4, r5, lsl #2
 8008952:	4584      	cmp	ip, r0
 8008954:	ed95 6a00 	vldr	s12, [r5]
 8008958:	eee6 7a26 	vfma.f32	s15, s12, s13
 800895c:	f101 0120 	add.w	r1, r1, #32
 8008960:	ee37 7a27 	vadd.f32	s14, s14, s15
 8008964:	d1a4      	bne.n	80088b0 <forward_dense+0x360>
 8008966:	f8dd e014 	ldr.w	lr, [sp, #20]
 800896a:	f1ac 0804 	sub.w	r8, ip, #4
 800896e:	9904      	ldr	r1, [sp, #16]
 8008970:	458e      	cmp	lr, r1
 8008972:	d22a      	bcs.n	80089ca <forward_dense+0x47a>
 8008974:	9909      	ldr	r1, [sp, #36]	; 0x24
 8008976:	eba1 070e 	sub.w	r7, r1, lr
 800897a:	ea4f 0ad7 	mov.w	sl, r7, lsr #3
 800897e:	f10e 0008 	add.w	r0, lr, #8
 8008982:	f108 36ff 	add.w	r6, r8, #4294967295
 8008986:	eb08 07d7 	add.w	r7, r8, r7, lsr #3
 800898a:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 800898e:	ed50 5a01 	vldr	s11, [r0, #-4]
 8008992:	ed50 6a02 	vldr	s13, [r0, #-8]
 8008996:	f001 050f 	and.w	r5, r1, #15
 800899a:	eb04 0585 	add.w	r5, r4, r5, lsl #2
 800899e:	edd5 7a00 	vldr	s15, [r5]
 80089a2:	0909      	lsrs	r1, r1, #4
 80089a4:	eb04 0181 	add.w	r1, r4, r1, lsl #2
 80089a8:	ed91 6a00 	vldr	s12, [r1]
 80089ac:	ee67 7aa5 	vmul.f32	s15, s15, s11
 80089b0:	42b7      	cmp	r7, r6
 80089b2:	eee6 7a26 	vfma.f32	s15, s12, s13
 80089b6:	f100 0008 	add.w	r0, r0, #8
 80089ba:	ee37 7a27 	vadd.f32	s14, s14, s15
 80089be:	d1e4      	bne.n	800898a <forward_dense+0x43a>
 80089c0:	f10a 0a01 	add.w	sl, sl, #1
 80089c4:	44d0      	add	r8, sl
 80089c6:	eb0e 0eca 	add.w	lr, lr, sl, lsl #3
 80089ca:	9908      	ldr	r1, [sp, #32]
 80089cc:	b321      	cbz	r1, 8008a18 <forward_dense+0x4c8>
 80089ce:	f898 1000 	ldrb.w	r1, [r8]
 80089d2:	edde 7a00 	vldr	s15, [lr]
 80089d6:	0909      	lsrs	r1, r1, #4
 80089d8:	eb04 0181 	add.w	r1, r4, r1, lsl #2
 80089dc:	edd1 6a00 	vldr	s13, [r1]
 80089e0:	9903      	ldr	r1, [sp, #12]
 80089e2:	eea6 7aa7 	vfma.f32	s14, s13, s15
 80089e6:	445a      	add	r2, fp
 80089e8:	44dc      	add	ip, fp
 80089ea:	ee72 2a87 	vadd.f32	s5, s5, s14
 80089ee:	ece1 2a01 	vstmia	r1!, {s5}
 80089f2:	4589      	cmp	r9, r1
 80089f4:	9103      	str	r1, [sp, #12]
 80089f6:	f67f af12 	bls.w	800881e <forward_dense+0x2ce>
 80089fa:	2b00      	cmp	r3, #0
 80089fc:	f47f af4e 	bne.w	800889c <forward_dense+0x34c>
 8008a00:	9907      	ldr	r1, [sp, #28]
 8008a02:	ed1f 7a62 	vldr	s14, [pc, #-392]	; 800887c <forward_dense+0x32c>
 8008a06:	eef0 2a48 	vmov.f32	s5, s16
 8008a0a:	2900      	cmp	r1, #0
 8008a0c:	f47f af4e 	bne.w	80088ac <forward_dense+0x35c>
 8008a10:	f8dd e028 	ldr.w	lr, [sp, #40]	; 0x28
 8008a14:	4690      	mov	r8, r2
 8008a16:	e7aa      	b.n	800896e <forward_dense+0x41e>
 8008a18:	9903      	ldr	r1, [sp, #12]
 8008a1a:	ee32 7a87 	vadd.f32	s14, s5, s14
 8008a1e:	445a      	add	r2, fp
 8008a20:	eca1 7a01 	vstmia	r1!, {s14}
 8008a24:	4549      	cmp	r1, r9
 8008a26:	9103      	str	r1, [sp, #12]
 8008a28:	44dc      	add	ip, fp
 8008a2a:	f4ff af34 	bcc.w	8008896 <forward_dense+0x346>
 8008a2e:	e6f6      	b.n	800881e <forward_dense+0x2ce>
 8008a30:	9912      	ldr	r1, [sp, #72]	; 0x48
 8008a32:	9d06      	ldr	r5, [sp, #24]
 8008a34:	9101      	str	r1, [sp, #4]
 8008a36:	9913      	ldr	r1, [sp, #76]	; 0x4c
 8008a38:	9100      	str	r1, [sp, #0]
 8008a3a:	4628      	mov	r0, r5
 8008a3c:	990a      	ldr	r1, [sp, #40]	; 0x28
 8008a3e:	f000 fa2d 	bl	8008e9c <forward_lite_dense_if32of32wf32>
 8008a42:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8008a44:	462b      	mov	r3, r5
 8008a46:	4413      	add	r3, r2
 8008a48:	9306      	str	r3, [sp, #24]
 8008a4a:	e6f1      	b.n	8008830 <forward_dense+0x2e0>
 8008a4c:	f8d1 800c 	ldr.w	r8, [r1, #12]
 8008a50:	f1b9 0f00 	cmp.w	r9, #0
 8008a54:	d016      	beq.n	8008a84 <forward_dense+0x534>
 8008a56:	e9d9 0100 	ldrd	r0, r1, [r9]
 8008a5a:	f000 fc35 	bl	80092c8 <ai_array_get_byte_size>
 8008a5e:	f8d9 b00c 	ldr.w	fp, [r9, #12]
 8008a62:	4602      	mov	r2, r0
 8008a64:	4659      	mov	r1, fp
 8008a66:	4640      	mov	r0, r8
 8008a68:	f000 fb3c 	bl	80090e4 <st_int8_copy>
 8008a6c:	e5c7      	b.n	80085fe <forward_dense+0xae>
 8008a6e:	2b04      	cmp	r3, #4
 8008a70:	d00a      	beq.n	8008a88 <forward_dense+0x538>
 8008a72:	f04f 0900 	mov.w	r9, #0
 8008a76:	e5bd      	b.n	80085f4 <forward_dense+0xa4>
 8008a78:	930d      	str	r3, [sp, #52]	; 0x34
 8008a7a:	e595      	b.n	80085a8 <forward_dense+0x58>
 8008a7c:	2300      	movs	r3, #0
 8008a7e:	930b      	str	r3, [sp, #44]	; 0x2c
 8008a80:	460b      	mov	r3, r1
 8008a82:	e591      	b.n	80085a8 <forward_dense+0x58>
 8008a84:	46c3      	mov	fp, r8
 8008a86:	e5ba      	b.n	80085fe <forward_dense+0xae>
 8008a88:	f8d1 b00c 	ldr.w	fp, [r1, #12]
 8008a8c:	e5b7      	b.n	80085fe <forward_dense+0xae>
 8008a8e:	2300      	movs	r3, #0
 8008a90:	685b      	ldr	r3, [r3, #4]
 8008a92:	deff      	udf	#255	; 0xff
 8008a94:	2300      	movs	r3, #0
 8008a96:	685b      	ldr	r3, [r3, #4]
 8008a98:	deff      	udf	#255	; 0xff
 8008a9a:	bf00      	nop

08008a9c <forward_tanh>:
 8008a9c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008a9e:	6982      	ldr	r2, [r0, #24]
 8008aa0:	8813      	ldrh	r3, [r2, #0]
 8008aa2:	b38b      	cbz	r3, 8008b08 <forward_tanh+0x6c>
 8008aa4:	6852      	ldr	r2, [r2, #4]
 8008aa6:	6854      	ldr	r4, [r2, #4]
 8008aa8:	b104      	cbz	r4, 8008aac <forward_tanh+0x10>
 8008aaa:	6824      	ldr	r4, [r4, #0]
 8008aac:	2b01      	cmp	r3, #1
 8008aae:	d02a      	beq.n	8008b06 <forward_tanh+0x6a>
 8008ab0:	6915      	ldr	r5, [r2, #16]
 8008ab2:	b105      	cbz	r5, 8008ab6 <forward_tanh+0x1a>
 8008ab4:	682d      	ldr	r5, [r5, #0]
 8008ab6:	68a3      	ldr	r3, [r4, #8]
 8008ab8:	0a1b      	lsrs	r3, r3, #8
 8008aba:	d027      	beq.n	8008b0c <forward_tanh+0x70>
 8008abc:	68e0      	ldr	r0, [r4, #12]
 8008abe:	2201      	movs	r2, #1
 8008ac0:	eb00 0383 	add.w	r3, r0, r3, lsl #2
 8008ac4:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 8008ac8:	4298      	cmp	r0, r3
 8008aca:	fb01 f202 	mul.w	r2, r1, r2
 8008ace:	d1f9      	bne.n	8008ac4 <forward_tanh+0x28>
 8008ad0:	69a7      	ldr	r7, [r4, #24]
 8008ad2:	69a9      	ldr	r1, [r5, #24]
 8008ad4:	68bb      	ldr	r3, [r7, #8]
 8008ad6:	688e      	ldr	r6, [r1, #8]
 8008ad8:	f102 4280 	add.w	r2, r2, #1073741824	; 0x40000000
 8008adc:	3a01      	subs	r2, #1
 8008ade:	eb03 0582 	add.w	r5, r3, r2, lsl #2
 8008ae2:	42ab      	cmp	r3, r5
 8008ae4:	eb06 0682 	add.w	r6, r6, r2, lsl #2
 8008ae8:	d80c      	bhi.n	8008b04 <forward_tanh+0x68>
 8008aea:	3504      	adds	r5, #4
 8008aec:	3604      	adds	r6, #4
 8008aee:	462c      	mov	r4, r5
 8008af0:	ed35 0a01 	vldmdb	r5!, {s0}
 8008af4:	f001 fc10 	bl	800a318 <tanhf>
 8008af8:	ed26 0a01 	vstmdb	r6!, {s0}
 8008afc:	68bb      	ldr	r3, [r7, #8]
 8008afe:	3c08      	subs	r4, #8
 8008b00:	42a3      	cmp	r3, r4
 8008b02:	d9f4      	bls.n	8008aee <forward_tanh+0x52>
 8008b04:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8008b06:	2300      	movs	r3, #0
 8008b08:	685b      	ldr	r3, [r3, #4]
 8008b0a:	deff      	udf	#255	; 0xff
 8008b0c:	69ab      	ldr	r3, [r5, #24]
 8008b0e:	69a7      	ldr	r7, [r4, #24]
 8008b10:	689e      	ldr	r6, [r3, #8]
 8008b12:	68bd      	ldr	r5, [r7, #8]
 8008b14:	e7e9      	b.n	8008aea <forward_tanh+0x4e>
 8008b16:	bf00      	nop

08008b18 <forward_relu>:
 8008b18:	6982      	ldr	r2, [r0, #24]
 8008b1a:	8813      	ldrh	r3, [r2, #0]
 8008b1c:	2b00      	cmp	r3, #0
 8008b1e:	d05b      	beq.n	8008bd8 <forward_relu+0xc0>
 8008b20:	6851      	ldr	r1, [r2, #4]
 8008b22:	684a      	ldr	r2, [r1, #4]
 8008b24:	b102      	cbz	r2, 8008b28 <forward_relu+0x10>
 8008b26:	6812      	ldr	r2, [r2, #0]
 8008b28:	2b01      	cmp	r3, #1
 8008b2a:	f000 8123 	beq.w	8008d74 <forward_relu+0x25c>
 8008b2e:	b470      	push	{r4, r5, r6}
 8008b30:	6909      	ldr	r1, [r1, #16]
 8008b32:	b101      	cbz	r1, 8008b36 <forward_relu+0x1e>
 8008b34:	6809      	ldr	r1, [r1, #0]
 8008b36:	69c6      	ldr	r6, [r0, #28]
 8008b38:	2e00      	cmp	r6, #0
 8008b3a:	f000 8097 	beq.w	8008c6c <forward_relu+0x154>
 8008b3e:	6873      	ldr	r3, [r6, #4]
 8008b40:	6988      	ldr	r0, [r1, #24]
 8008b42:	6991      	ldr	r1, [r2, #24]
 8008b44:	2b01      	cmp	r3, #1
 8008b46:	f000 80c1 	beq.w	8008ccc <forward_relu+0x1b4>
 8008b4a:	6893      	ldr	r3, [r2, #8]
 8008b4c:	6880      	ldr	r0, [r0, #8]
 8008b4e:	688c      	ldr	r4, [r1, #8]
 8008b50:	0a1b      	lsrs	r3, r3, #8
 8008b52:	f000 80f2 	beq.w	8008d3a <forward_relu+0x222>
 8008b56:	68d5      	ldr	r5, [r2, #12]
 8008b58:	2201      	movs	r2, #1
 8008b5a:	eb05 0383 	add.w	r3, r5, r3, lsl #2
 8008b5e:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 8008b62:	42ab      	cmp	r3, r5
 8008b64:	fb01 f202 	mul.w	r2, r1, r2
 8008b68:	d1f9      	bne.n	8008b5e <forward_relu+0x46>
 8008b6a:	68b3      	ldr	r3, [r6, #8]
 8008b6c:	ed93 7a02 	vldr	s14, [r3, #8]
 8008b70:	edd3 6a00 	vldr	s13, [r3]
 8008b74:	ed93 6a01 	vldr	s12, [r3, #4]
 8008b78:	eeb5 7ac0 	vcmpe.f32	s14, #0.0
 8008b7c:	f102 4280 	add.w	r2, r2, #1073741824	; 0x40000000
 8008b80:	3a01      	subs	r2, #1
 8008b82:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8008b86:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 8008b8a:	eb00 0082 	add.w	r0, r0, r2, lsl #2
 8008b8e:	d425      	bmi.n	8008bdc <forward_relu+0xc4>
 8008b90:	429c      	cmp	r4, r3
 8008b92:	d81f      	bhi.n	8008bd4 <forward_relu+0xbc>
 8008b94:	1d1a      	adds	r2, r3, #4
 8008b96:	1d01      	adds	r1, r0, #4
 8008b98:	e00d      	b.n	8008bb6 <forward_relu+0x9e>
 8008b9a:	eef4 6ae7 	vcmpe.f32	s13, s15
 8008b9e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8008ba2:	db03      	blt.n	8008bac <forward_relu+0x94>
 8008ba4:	ee77 7ae6 	vsub.f32	s15, s15, s13
 8008ba8:	ee67 7a86 	vmul.f32	s15, s15, s12
 8008bac:	3b08      	subs	r3, #8
 8008bae:	429c      	cmp	r4, r3
 8008bb0:	ed61 7a01 	vstmdb	r1!, {s15}
 8008bb4:	d80e      	bhi.n	8008bd4 <forward_relu+0xbc>
 8008bb6:	4613      	mov	r3, r2
 8008bb8:	ed72 7a01 	vldmdb	r2!, {s15}
 8008bbc:	eef4 7ac7 	vcmpe.f32	s15, s14
 8008bc0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8008bc4:	d9e9      	bls.n	8008b9a <forward_relu+0x82>
 8008bc6:	3b08      	subs	r3, #8
 8008bc8:	eef0 7a47 	vmov.f32	s15, s14
 8008bcc:	429c      	cmp	r4, r3
 8008bce:	ed61 7a01 	vstmdb	r1!, {s15}
 8008bd2:	d9f0      	bls.n	8008bb6 <forward_relu+0x9e>
 8008bd4:	bc70      	pop	{r4, r5, r6}
 8008bd6:	4770      	bx	lr
 8008bd8:	685b      	ldr	r3, [r3, #4]
 8008bda:	deff      	udf	#255	; 0xff
 8008bdc:	eeb5 6a40 	vcmp.f32	s12, #0.0
 8008be0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8008be4:	d11f      	bne.n	8008c26 <forward_relu+0x10e>
 8008be6:	429c      	cmp	r4, r3
 8008be8:	d8f4      	bhi.n	8008bd4 <forward_relu+0xbc>
 8008bea:	1b1c      	subs	r4, r3, r4
 8008bec:	f024 0403 	bic.w	r4, r4, #3
 8008bf0:	1d1a      	adds	r2, r3, #4
 8008bf2:	2500      	movs	r5, #0
 8008bf4:	1b1b      	subs	r3, r3, r4
 8008bf6:	1d01      	adds	r1, r0, #4
 8008bf8:	ed72 7a01 	vldmdb	r2!, {s15}
 8008bfc:	eef4 7ae6 	vcmpe.f32	s15, s13
 8008c00:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8008c04:	dc0a      	bgt.n	8008c1c <forward_relu+0x104>
 8008c06:	429a      	cmp	r2, r3
 8008c08:	f841 5d04 	str.w	r5, [r1, #-4]!
 8008c0c:	d0e2      	beq.n	8008bd4 <forward_relu+0xbc>
 8008c0e:	ed72 7a01 	vldmdb	r2!, {s15}
 8008c12:	eef4 7ae6 	vcmpe.f32	s15, s13
 8008c16:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8008c1a:	ddf4      	ble.n	8008c06 <forward_relu+0xee>
 8008c1c:	429a      	cmp	r2, r3
 8008c1e:	ed61 7a01 	vstmdb	r1!, {s15}
 8008c22:	d1e9      	bne.n	8008bf8 <forward_relu+0xe0>
 8008c24:	e7d6      	b.n	8008bd4 <forward_relu+0xbc>
 8008c26:	429c      	cmp	r4, r3
 8008c28:	d8d4      	bhi.n	8008bd4 <forward_relu+0xbc>
 8008c2a:	1b1c      	subs	r4, r3, r4
 8008c2c:	f024 0403 	bic.w	r4, r4, #3
 8008c30:	1d1a      	adds	r2, r3, #4
 8008c32:	1d01      	adds	r1, r0, #4
 8008c34:	1b1b      	subs	r3, r3, r4
 8008c36:	ed72 7a01 	vldmdb	r2!, {s15}
 8008c3a:	eef4 6ae7 	vcmpe.f32	s13, s15
 8008c3e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8008c42:	db0e      	blt.n	8008c62 <forward_relu+0x14a>
 8008c44:	ee77 7ae6 	vsub.f32	s15, s15, s13
 8008c48:	4293      	cmp	r3, r2
 8008c4a:	ee67 7a86 	vmul.f32	s15, s15, s12
 8008c4e:	ed61 7a01 	vstmdb	r1!, {s15}
 8008c52:	d0bf      	beq.n	8008bd4 <forward_relu+0xbc>
 8008c54:	ed72 7a01 	vldmdb	r2!, {s15}
 8008c58:	eef4 6ae7 	vcmpe.f32	s13, s15
 8008c5c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8008c60:	daf0      	bge.n	8008c44 <forward_relu+0x12c>
 8008c62:	4293      	cmp	r3, r2
 8008c64:	ed61 7a01 	vstmdb	r1!, {s15}
 8008c68:	d1e5      	bne.n	8008c36 <forward_relu+0x11e>
 8008c6a:	e7b3      	b.n	8008bd4 <forward_relu+0xbc>
 8008c6c:	6893      	ldr	r3, [r2, #8]
 8008c6e:	6989      	ldr	r1, [r1, #24]
 8008c70:	6990      	ldr	r0, [r2, #24]
 8008c72:	6889      	ldr	r1, [r1, #8]
 8008c74:	6884      	ldr	r4, [r0, #8]
 8008c76:	0a1b      	lsrs	r3, r3, #8
 8008c78:	d075      	beq.n	8008d66 <forward_relu+0x24e>
 8008c7a:	68d5      	ldr	r5, [r2, #12]
 8008c7c:	2201      	movs	r2, #1
 8008c7e:	eb05 0383 	add.w	r3, r5, r3, lsl #2
 8008c82:	f853 0d04 	ldr.w	r0, [r3, #-4]!
 8008c86:	429d      	cmp	r5, r3
 8008c88:	fb00 f202 	mul.w	r2, r0, r2
 8008c8c:	d1f9      	bne.n	8008c82 <forward_relu+0x16a>
 8008c8e:	f102 4380 	add.w	r3, r2, #1073741824	; 0x40000000
 8008c92:	3b01      	subs	r3, #1
 8008c94:	eb04 0283 	add.w	r2, r4, r3, lsl #2
 8008c98:	4294      	cmp	r4, r2
 8008c9a:	eb01 0183 	add.w	r1, r1, r3, lsl #2
 8008c9e:	d899      	bhi.n	8008bd4 <forward_relu+0xbc>
 8008ca0:	ed9f 7a36 	vldr	s14, [pc, #216]	; 8008d7c <forward_relu+0x264>
 8008ca4:	3204      	adds	r2, #4
 8008ca6:	3104      	adds	r1, #4
 8008ca8:	4613      	mov	r3, r2
 8008caa:	ed72 7a01 	vldmdb	r2!, {s15}
 8008cae:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8008cb2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8008cb6:	f1a3 0308 	sub.w	r3, r3, #8
 8008cba:	bfb8      	it	lt
 8008cbc:	eef0 7a47 	vmovlt.f32	s15, s14
 8008cc0:	429c      	cmp	r4, r3
 8008cc2:	ed61 7a01 	vstmdb	r1!, {s15}
 8008cc6:	d9ef      	bls.n	8008ca8 <forward_relu+0x190>
 8008cc8:	bc70      	pop	{r4, r5, r6}
 8008cca:	4770      	bx	lr
 8008ccc:	688c      	ldr	r4, [r1, #8]
 8008cce:	6891      	ldr	r1, [r2, #8]
 8008cd0:	6880      	ldr	r0, [r0, #8]
 8008cd2:	0a09      	lsrs	r1, r1, #8
 8008cd4:	d049      	beq.n	8008d6a <forward_relu+0x252>
 8008cd6:	68d5      	ldr	r5, [r2, #12]
 8008cd8:	eb05 0281 	add.w	r2, r5, r1, lsl #2
 8008cdc:	f852 1d04 	ldr.w	r1, [r2, #-4]!
 8008ce0:	42aa      	cmp	r2, r5
 8008ce2:	fb01 f303 	mul.w	r3, r1, r3
 8008ce6:	d1f9      	bne.n	8008cdc <forward_relu+0x1c4>
 8008ce8:	f103 4280 	add.w	r2, r3, #1073741824	; 0x40000000
 8008cec:	3a01      	subs	r2, #1
 8008cee:	68b1      	ldr	r1, [r6, #8]
 8008cf0:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 8008cf4:	429c      	cmp	r4, r3
 8008cf6:	ed91 7a00 	vldr	s14, [r1]
 8008cfa:	eb00 0082 	add.w	r0, r0, r2, lsl #2
 8008cfe:	f63f af69 	bhi.w	8008bd4 <forward_relu+0xbc>
 8008d02:	2500      	movs	r5, #0
 8008d04:	3304      	adds	r3, #4
 8008d06:	1d02      	adds	r2, r0, #4
 8008d08:	ed53 7a01 	vldr	s15, [r3, #-4]
 8008d0c:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8008d10:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8008d14:	f1a3 0104 	sub.w	r1, r3, #4
 8008d18:	f1a3 0308 	sub.w	r3, r3, #8
 8008d1c:	d406      	bmi.n	8008d2c <forward_relu+0x214>
 8008d1e:	429c      	cmp	r4, r3
 8008d20:	f842 5d04 	str.w	r5, [r2, #-4]!
 8008d24:	f63f af56 	bhi.w	8008bd4 <forward_relu+0xbc>
 8008d28:	460b      	mov	r3, r1
 8008d2a:	e7ed      	b.n	8008d08 <forward_relu+0x1f0>
 8008d2c:	429c      	cmp	r4, r3
 8008d2e:	ed62 7a01 	vstmdb	r2!, {s15}
 8008d32:	f63f af4f 	bhi.w	8008bd4 <forward_relu+0xbc>
 8008d36:	460b      	mov	r3, r1
 8008d38:	e7e6      	b.n	8008d08 <forward_relu+0x1f0>
 8008d3a:	68b3      	ldr	r3, [r6, #8]
 8008d3c:	ed93 7a02 	vldr	s14, [r3, #8]
 8008d40:	edd3 6a00 	vldr	s13, [r3]
 8008d44:	ed93 6a01 	vldr	s12, [r3, #4]
 8008d48:	eeb5 7ac0 	vcmpe.f32	s14, #0.0
 8008d4c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8008d50:	d401      	bmi.n	8008d56 <forward_relu+0x23e>
 8008d52:	4623      	mov	r3, r4
 8008d54:	e71e      	b.n	8008b94 <forward_relu+0x7c>
 8008d56:	eeb5 6a40 	vcmp.f32	s12, #0.0
 8008d5a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8008d5e:	4623      	mov	r3, r4
 8008d60:	f47f af63 	bne.w	8008c2a <forward_relu+0x112>
 8008d64:	e741      	b.n	8008bea <forward_relu+0xd2>
 8008d66:	4622      	mov	r2, r4
 8008d68:	e79a      	b.n	8008ca0 <forward_relu+0x188>
 8008d6a:	68b2      	ldr	r2, [r6, #8]
 8008d6c:	4623      	mov	r3, r4
 8008d6e:	ed92 7a00 	vldr	s14, [r2]
 8008d72:	e7c6      	b.n	8008d02 <forward_relu+0x1ea>
 8008d74:	2300      	movs	r3, #0
 8008d76:	685b      	ldr	r3, [r3, #4]
 8008d78:	deff      	udf	#255	; 0xff
 8008d7a:	bf00      	nop
 8008d7c:	00000000 	.word	0x00000000

08008d80 <forward_sm>:
 8008d80:	6982      	ldr	r2, [r0, #24]
 8008d82:	8813      	ldrh	r3, [r2, #0]
 8008d84:	2b00      	cmp	r3, #0
 8008d86:	d07c      	beq.n	8008e82 <forward_sm+0x102>
 8008d88:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008d8c:	ed2d 8b04 	vpush	{d8-d9}
 8008d90:	6852      	ldr	r2, [r2, #4]
 8008d92:	6854      	ldr	r4, [r2, #4]
 8008d94:	b085      	sub	sp, #20
 8008d96:	b104      	cbz	r4, 8008d9a <forward_sm+0x1a>
 8008d98:	6824      	ldr	r4, [r4, #0]
 8008d9a:	2b01      	cmp	r3, #1
 8008d9c:	d076      	beq.n	8008e8c <forward_sm+0x10c>
 8008d9e:	6913      	ldr	r3, [r2, #16]
 8008da0:	2b00      	cmp	r3, #0
 8008da2:	d076      	beq.n	8008e92 <forward_sm+0x112>
 8008da4:	681e      	ldr	r6, [r3, #0]
 8008da6:	68a3      	ldr	r3, [r4, #8]
 8008da8:	68e0      	ldr	r0, [r4, #12]
 8008daa:	68f2      	ldr	r2, [r6, #12]
 8008dac:	6845      	ldr	r5, [r0, #4]
 8008dae:	6857      	ldr	r7, [r2, #4]
 8008db0:	0a1b      	lsrs	r3, r3, #8
 8008db2:	d068      	beq.n	8008e86 <forward_sm+0x106>
 8008db4:	eb00 0383 	add.w	r3, r0, r3, lsl #2
 8008db8:	2201      	movs	r2, #1
 8008dba:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 8008dbe:	4298      	cmp	r0, r3
 8008dc0:	fb01 f202 	mul.w	r2, r1, r2
 8008dc4:	d1f9      	bne.n	8008dba <forward_sm+0x3a>
 8008dc6:	ea4f 0982 	mov.w	r9, r2, lsl #2
 8008dca:	69a2      	ldr	r2, [r4, #24]
 8008dcc:	69b3      	ldr	r3, [r6, #24]
 8008dce:	6892      	ldr	r2, [r2, #8]
 8008dd0:	f8d3 8008 	ldr.w	r8, [r3, #8]
 8008dd4:	eb02 0309 	add.w	r3, r2, r9
 8008dd8:	429a      	cmp	r2, r3
 8008dda:	9301      	str	r3, [sp, #4]
 8008ddc:	d24c      	bcs.n	8008e78 <forward_sm+0xf8>
 8008dde:	00bb      	lsls	r3, r7, #2
 8008de0:	9303      	str	r3, [sp, #12]
 8008de2:	eb02 0785 	add.w	r7, r2, r5, lsl #2
 8008de6:	00ab      	lsls	r3, r5, #2
 8008de8:	2d01      	cmp	r5, #1
 8008dea:	ed92 8a00 	vldr	s16, [r2]
 8008dee:	9302      	str	r3, [sp, #8]
 8008df0:	eeb7 9a00 	vmov.f32	s18, #112	; 0x3f800000  1.0
 8008df4:	463e      	mov	r6, r7
 8008df6:	d93c      	bls.n	8008e72 <forward_sm+0xf2>
 8008df8:	1d13      	adds	r3, r2, #4
 8008dfa:	ecf3 7a01 	vldmia	r3!, {s15}
 8008dfe:	eeb4 8ae7 	vcmpe.f32	s16, s15
 8008e02:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8008e06:	bfb8      	it	lt
 8008e08:	eeb0 8a67 	vmovlt.f32	s16, s15
 8008e0c:	429e      	cmp	r6, r3
 8008e0e:	d1f4      	bne.n	8008dfa <forward_sm+0x7a>
 8008e10:	eddf 8a21 	vldr	s17, [pc, #132]	; 8008e98 <forward_sm+0x118>
 8008e14:	4692      	mov	sl, r2
 8008e16:	46c3      	mov	fp, r8
 8008e18:	46c1      	mov	r9, r8
 8008e1a:	2400      	movs	r4, #0
 8008e1c:	ecba 0a01 	vldmia	sl!, {s0}
 8008e20:	ee30 0a48 	vsub.f32	s0, s0, s16
 8008e24:	f001 fa3a 	bl	800a29c <expf>
 8008e28:	3401      	adds	r4, #1
 8008e2a:	42a5      	cmp	r5, r4
 8008e2c:	ee78 8a80 	vadd.f32	s17, s17, s0
 8008e30:	eca9 0a01 	vstmia	r9!, {s0}
 8008e34:	d8f2      	bhi.n	8008e1c <forward_sm+0x9c>
 8008e36:	eef5 8a40 	vcmp.f32	s17, #0.0
 8008e3a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8008e3e:	d00b      	beq.n	8008e58 <forward_sm+0xd8>
 8008e40:	ee89 7a28 	vdiv.f32	s14, s18, s17
 8008e44:	2300      	movs	r3, #0
 8008e46:	3301      	adds	r3, #1
 8008e48:	429d      	cmp	r5, r3
 8008e4a:	eddb 7a00 	vldr	s15, [fp]
 8008e4e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8008e52:	eceb 7a01 	vstmia	fp!, {s15}
 8008e56:	d8f6      	bhi.n	8008e46 <forward_sm+0xc6>
 8008e58:	9b03      	ldr	r3, [sp, #12]
 8008e5a:	9901      	ldr	r1, [sp, #4]
 8008e5c:	4498      	add	r8, r3
 8008e5e:	9b02      	ldr	r3, [sp, #8]
 8008e60:	42b9      	cmp	r1, r7
 8008e62:	463a      	mov	r2, r7
 8008e64:	441e      	add	r6, r3
 8008e66:	d907      	bls.n	8008e78 <forward_sm+0xf8>
 8008e68:	2d01      	cmp	r5, #1
 8008e6a:	ed92 8a00 	vldr	s16, [r2]
 8008e6e:	441f      	add	r7, r3
 8008e70:	d8c2      	bhi.n	8008df8 <forward_sm+0x78>
 8008e72:	2d00      	cmp	r5, #0
 8008e74:	d0f0      	beq.n	8008e58 <forward_sm+0xd8>
 8008e76:	e7cb      	b.n	8008e10 <forward_sm+0x90>
 8008e78:	b005      	add	sp, #20
 8008e7a:	ecbd 8b04 	vpop	{d8-d9}
 8008e7e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008e82:	685b      	ldr	r3, [r3, #4]
 8008e84:	deff      	udf	#255	; 0xff
 8008e86:	f04f 0904 	mov.w	r9, #4
 8008e8a:	e79e      	b.n	8008dca <forward_sm+0x4a>
 8008e8c:	2300      	movs	r3, #0
 8008e8e:	685b      	ldr	r3, [r3, #4]
 8008e90:	deff      	udf	#255	; 0xff
 8008e92:	68db      	ldr	r3, [r3, #12]
 8008e94:	deff      	udf	#255	; 0xff
 8008e96:	bf00      	nop
 8008e98:	00000000 	.word	0x00000000

08008e9c <forward_lite_dense_if32of32wf32>:
 8008e9c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008ea0:	e9dd 6409 	ldrd	r6, r4, [sp, #36]	; 0x24
 8008ea4:	eb00 0784 	add.w	r7, r0, r4, lsl #2
 8008ea8:	4287      	cmp	r7, r0
 8008eaa:	f240 8106 	bls.w	80090ba <forward_lite_dense_if32of32wf32+0x21e>
 8008eae:	f1a6 0810 	sub.w	r8, r6, #16
 8008eb2:	ea4f 1818 	mov.w	r8, r8, lsr #4
 8008eb6:	f108 0801 	add.w	r8, r8, #1
 8008eba:	ea4f 1b88 	mov.w	fp, r8, lsl #6
 8008ebe:	ea4f 0986 	mov.w	r9, r6, lsl #2
 8008ec2:	eb01 1888 	add.w	r8, r1, r8, lsl #6
 8008ec6:	4605      	mov	r5, r0
 8008ec8:	f006 0a0f 	and.w	sl, r6, #15
 8008ecc:	2e0f      	cmp	r6, #15
 8008ece:	ed9f 7a84 	vldr	s14, [pc, #528]	; 80090e0 <forward_lite_dense_if32of32wf32+0x244>
 8008ed2:	f240 8101 	bls.w	80090d8 <forward_lite_dense_if32of32wf32+0x23c>
 8008ed6:	f101 0c40 	add.w	ip, r1, #64	; 0x40
 8008eda:	f102 0440 	add.w	r4, r2, #64	; 0x40
 8008ede:	46b6      	mov	lr, r6
 8008ee0:	ed54 5a0f 	vldr	s11, [r4, #-60]	; 0xffffffc4
 8008ee4:	ed5c 7a0f 	vldr	s15, [ip, #-60]	; 0xffffffc4
 8008ee8:	ed1c 6a10 	vldr	s12, [ip, #-64]	; 0xffffffc0
 8008eec:	ed54 6a10 	vldr	s13, [r4, #-64]	; 0xffffffc0
 8008ef0:	ed5c 4a0d 	vldr	s9, [ip, #-52]	; 0xffffffcc
 8008ef4:	ed1c 5a0c 	vldr	s10, [ip, #-48]	; 0xffffffd0
 8008ef8:	ed1c 3a0a 	vldr	s6, [ip, #-40]	; 0xffffffd8
 8008efc:	ed54 3a0a 	vldr	s7, [r4, #-40]	; 0xffffffd8
 8008f00:	ed1c 4a09 	vldr	s8, [ip, #-36]	; 0xffffffdc
 8008f04:	ed1c 1a06 	vldr	s2, [ip, #-24]	; 0xffffffe8
 8008f08:	ed54 1a06 	vldr	s3, [r4, #-24]	; 0xffffffe8
 8008f0c:	ed1c 2a05 	vldr	s4, [ip, #-20]	; 0xffffffec
 8008f10:	ed54 2a05 	vldr	s5, [r4, #-20]	; 0xffffffec
 8008f14:	ee67 7aa5 	vmul.f32	s15, s15, s11
 8008f18:	ed5c 5a0e 	vldr	s11, [ip, #-56]	; 0xffffffc8
 8008f1c:	eee6 7a26 	vfma.f32	s15, s12, s13
 8008f20:	f1ae 0e10 	sub.w	lr, lr, #16
 8008f24:	f1be 0f0f 	cmp.w	lr, #15
 8008f28:	ed14 6a0e 	vldr	s12, [r4, #-56]	; 0xffffffc8
 8008f2c:	ed54 6a0d 	vldr	s13, [r4, #-52]	; 0xffffffcc
 8008f30:	eee5 7a86 	vfma.f32	s15, s11, s12
 8008f34:	f10c 0c40 	add.w	ip, ip, #64	; 0x40
 8008f38:	f104 0440 	add.w	r4, r4, #64	; 0x40
 8008f3c:	ed54 5a1c 	vldr	s11, [r4, #-112]	; 0xffffff90
 8008f40:	ed1c 6a1b 	vldr	s12, [ip, #-108]	; 0xffffff94
 8008f44:	eee4 7aa6 	vfma.f32	s15, s9, s13
 8008f48:	ed54 6a1b 	vldr	s13, [r4, #-108]	; 0xffffff94
 8008f4c:	ed54 4a19 	vldr	s9, [r4, #-100]	; 0xffffff9c
 8008f50:	eee5 7a25 	vfma.f32	s15, s10, s11
 8008f54:	ed1c 5a18 	vldr	s10, [ip, #-96]	; 0xffffffa0
 8008f58:	ed54 5a18 	vldr	s11, [r4, #-96]	; 0xffffffa0
 8008f5c:	eee6 7a26 	vfma.f32	s15, s12, s13
 8008f60:	ed1c 6a17 	vldr	s12, [ip, #-92]	; 0xffffffa4
 8008f64:	ed54 6a17 	vldr	s13, [r4, #-92]	; 0xffffffa4
 8008f68:	eee3 7a23 	vfma.f32	s15, s6, s7
 8008f6c:	ed1c 3a14 	vldr	s6, [ip, #-80]	; 0xffffffb0
 8008f70:	ed54 3a14 	vldr	s7, [r4, #-80]	; 0xffffffb0
 8008f74:	eee4 7a24 	vfma.f32	s15, s8, s9
 8008f78:	ed1c 4a13 	vldr	s8, [ip, #-76]	; 0xffffffb4
 8008f7c:	ed54 4a13 	vldr	s9, [r4, #-76]	; 0xffffffb4
 8008f80:	eee5 7a25 	vfma.f32	s15, s10, s11
 8008f84:	ed1c 5a12 	vldr	s10, [ip, #-72]	; 0xffffffb8
 8008f88:	ed54 5a12 	vldr	s11, [r4, #-72]	; 0xffffffb8
 8008f8c:	eee6 7a26 	vfma.f32	s15, s12, s13
 8008f90:	ed1c 6a11 	vldr	s12, [ip, #-68]	; 0xffffffbc
 8008f94:	ed54 6a11 	vldr	s13, [r4, #-68]	; 0xffffffbc
 8008f98:	eee1 7a21 	vfma.f32	s15, s2, s3
 8008f9c:	eee2 7a22 	vfma.f32	s15, s4, s5
 8008fa0:	eee3 7a23 	vfma.f32	s15, s6, s7
 8008fa4:	eee4 7a24 	vfma.f32	s15, s8, s9
 8008fa8:	eee5 7a25 	vfma.f32	s15, s10, s11
 8008fac:	eee6 7a26 	vfma.f32	s15, s12, s13
 8008fb0:	ee37 7a27 	vadd.f32	s14, s14, s15
 8008fb4:	d894      	bhi.n	8008ee0 <forward_lite_dense_if32of32wf32+0x44>
 8008fb6:	eb02 0e0b 	add.w	lr, r2, fp
 8008fba:	4654      	mov	r4, sl
 8008fbc:	46c4      	mov	ip, r8
 8008fbe:	2c00      	cmp	r4, #0
 8008fc0:	d075      	beq.n	80090ae <forward_lite_dense_if32of32wf32+0x212>
 8008fc2:	eddc 6a00 	vldr	s13, [ip]
 8008fc6:	edde 7a00 	vldr	s15, [lr]
 8008fca:	2c01      	cmp	r4, #1
 8008fcc:	eea6 7aa7 	vfma.f32	s14, s13, s15
 8008fd0:	d06d      	beq.n	80090ae <forward_lite_dense_if32of32wf32+0x212>
 8008fd2:	eddc 6a01 	vldr	s13, [ip, #4]
 8008fd6:	edde 7a01 	vldr	s15, [lr, #4]
 8008fda:	2c02      	cmp	r4, #2
 8008fdc:	eea6 7aa7 	vfma.f32	s14, s13, s15
 8008fe0:	d065      	beq.n	80090ae <forward_lite_dense_if32of32wf32+0x212>
 8008fe2:	eddc 6a02 	vldr	s13, [ip, #8]
 8008fe6:	edde 7a02 	vldr	s15, [lr, #8]
 8008fea:	2c03      	cmp	r4, #3
 8008fec:	eea6 7aa7 	vfma.f32	s14, s13, s15
 8008ff0:	d05d      	beq.n	80090ae <forward_lite_dense_if32of32wf32+0x212>
 8008ff2:	eddc 6a03 	vldr	s13, [ip, #12]
 8008ff6:	edde 7a03 	vldr	s15, [lr, #12]
 8008ffa:	2c04      	cmp	r4, #4
 8008ffc:	eea6 7aa7 	vfma.f32	s14, s13, s15
 8009000:	d055      	beq.n	80090ae <forward_lite_dense_if32of32wf32+0x212>
 8009002:	eddc 6a04 	vldr	s13, [ip, #16]
 8009006:	edde 7a04 	vldr	s15, [lr, #16]
 800900a:	2c05      	cmp	r4, #5
 800900c:	eea6 7aa7 	vfma.f32	s14, s13, s15
 8009010:	d04d      	beq.n	80090ae <forward_lite_dense_if32of32wf32+0x212>
 8009012:	eddc 6a05 	vldr	s13, [ip, #20]
 8009016:	edde 7a05 	vldr	s15, [lr, #20]
 800901a:	2c06      	cmp	r4, #6
 800901c:	eea6 7aa7 	vfma.f32	s14, s13, s15
 8009020:	d045      	beq.n	80090ae <forward_lite_dense_if32of32wf32+0x212>
 8009022:	eddc 6a06 	vldr	s13, [ip, #24]
 8009026:	edde 7a06 	vldr	s15, [lr, #24]
 800902a:	2c07      	cmp	r4, #7
 800902c:	eea6 7aa7 	vfma.f32	s14, s13, s15
 8009030:	d03d      	beq.n	80090ae <forward_lite_dense_if32of32wf32+0x212>
 8009032:	eddc 6a07 	vldr	s13, [ip, #28]
 8009036:	edde 7a07 	vldr	s15, [lr, #28]
 800903a:	2c08      	cmp	r4, #8
 800903c:	eea6 7aa7 	vfma.f32	s14, s13, s15
 8009040:	d035      	beq.n	80090ae <forward_lite_dense_if32of32wf32+0x212>
 8009042:	eddc 6a08 	vldr	s13, [ip, #32]
 8009046:	edde 7a08 	vldr	s15, [lr, #32]
 800904a:	2c09      	cmp	r4, #9
 800904c:	eea6 7aa7 	vfma.f32	s14, s13, s15
 8009050:	d02d      	beq.n	80090ae <forward_lite_dense_if32of32wf32+0x212>
 8009052:	eddc 6a09 	vldr	s13, [ip, #36]	; 0x24
 8009056:	edde 7a09 	vldr	s15, [lr, #36]	; 0x24
 800905a:	2c0a      	cmp	r4, #10
 800905c:	eea6 7aa7 	vfma.f32	s14, s13, s15
 8009060:	d025      	beq.n	80090ae <forward_lite_dense_if32of32wf32+0x212>
 8009062:	eddc 6a0a 	vldr	s13, [ip, #40]	; 0x28
 8009066:	edde 7a0a 	vldr	s15, [lr, #40]	; 0x28
 800906a:	2c0b      	cmp	r4, #11
 800906c:	eea6 7aa7 	vfma.f32	s14, s13, s15
 8009070:	d01d      	beq.n	80090ae <forward_lite_dense_if32of32wf32+0x212>
 8009072:	eddc 6a0b 	vldr	s13, [ip, #44]	; 0x2c
 8009076:	edde 7a0b 	vldr	s15, [lr, #44]	; 0x2c
 800907a:	2c0c      	cmp	r4, #12
 800907c:	eea6 7aa7 	vfma.f32	s14, s13, s15
 8009080:	d015      	beq.n	80090ae <forward_lite_dense_if32of32wf32+0x212>
 8009082:	eddc 6a0c 	vldr	s13, [ip, #48]	; 0x30
 8009086:	edde 7a0c 	vldr	s15, [lr, #48]	; 0x30
 800908a:	3c0d      	subs	r4, #13
 800908c:	eea6 7aa7 	vfma.f32	s14, s13, s15
 8009090:	d00d      	beq.n	80090ae <forward_lite_dense_if32of32wf32+0x212>
 8009092:	eddc 6a0d 	vldr	s13, [ip, #52]	; 0x34
 8009096:	edde 7a0d 	vldr	s15, [lr, #52]	; 0x34
 800909a:	2c01      	cmp	r4, #1
 800909c:	eea6 7aa7 	vfma.f32	s14, s13, s15
 80090a0:	d005      	beq.n	80090ae <forward_lite_dense_if32of32wf32+0x212>
 80090a2:	edde 6a0e 	vldr	s13, [lr, #56]	; 0x38
 80090a6:	eddc 7a0e 	vldr	s15, [ip, #56]	; 0x38
 80090aa:	eea6 7aa7 	vfma.f32	s14, s13, s15
 80090ae:	444a      	add	r2, r9
 80090b0:	eca5 7a01 	vstmia	r5!, {s14}
 80090b4:	42af      	cmp	r7, r5
 80090b6:	f63f af09 	bhi.w	8008ecc <forward_lite_dense_if32of32wf32+0x30>
 80090ba:	b15b      	cbz	r3, 80090d4 <forward_lite_dense_if32of32wf32+0x238>
 80090bc:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80090be:	b14a      	cbz	r2, 80090d4 <forward_lite_dense_if32of32wf32+0x238>
 80090c0:	edd0 7a00 	vldr	s15, [r0]
 80090c4:	ecb3 7a01 	vldmia	r3!, {s14}
 80090c8:	ee77 7a87 	vadd.f32	s15, s15, s14
 80090cc:	ece0 7a01 	vstmia	r0!, {s15}
 80090d0:	4287      	cmp	r7, r0
 80090d2:	d1f5      	bne.n	80090c0 <forward_lite_dense_if32of32wf32+0x224>
 80090d4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80090d8:	4634      	mov	r4, r6
 80090da:	4696      	mov	lr, r2
 80090dc:	468c      	mov	ip, r1
 80090de:	e76e      	b.n	8008fbe <forward_lite_dense_if32of32wf32+0x122>
 80090e0:	00000000 	.word	0x00000000

080090e4 <st_int8_copy>:
 80090e4:	4288      	cmp	r0, r1
 80090e6:	d057      	beq.n	8009198 <st_int8_copy+0xb4>
 80090e8:	2a00      	cmp	r2, #0
 80090ea:	d055      	beq.n	8009198 <st_int8_copy+0xb4>
 80090ec:	4288      	cmp	r0, r1
 80090ee:	d354      	bcc.n	800919a <st_int8_copy+0xb6>
 80090f0:	078b      	lsls	r3, r1, #30
 80090f2:	d102      	bne.n	80090fa <st_int8_copy+0x16>
 80090f4:	e009      	b.n	800910a <st_int8_copy+0x26>
 80090f6:	2a00      	cmp	r2, #0
 80090f8:	d05c      	beq.n	80091b4 <st_int8_copy+0xd0>
 80090fa:	f910 3b01 	ldrsb.w	r3, [r0], #1
 80090fe:	f801 3b01 	strb.w	r3, [r1], #1
 8009102:	078b      	lsls	r3, r1, #30
 8009104:	f102 32ff 	add.w	r2, r2, #4294967295
 8009108:	d1f5      	bne.n	80090f6 <st_int8_copy+0x12>
 800910a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800910e:	ea5f 1e12 	movs.w	lr, r2, lsr #4
 8009112:	d069      	beq.n	80091e8 <st_int8_copy+0x104>
 8009114:	ea41 0300 	orr.w	r3, r1, r0
 8009118:	075b      	lsls	r3, r3, #29
 800911a:	d14c      	bne.n	80091b6 <st_int8_copy+0xd2>
 800911c:	f10e 33ff 	add.w	r3, lr, #4294967295
 8009120:	2b01      	cmp	r3, #1
 8009122:	d948      	bls.n	80091b6 <st_int8_copy+0xd2>
 8009124:	f100 0310 	add.w	r3, r0, #16
 8009128:	ea4f 140e 	mov.w	r4, lr, lsl #4
 800912c:	f101 0c10 	add.w	ip, r1, #16
 8009130:	eb03 1e0e 	add.w	lr, r3, lr, lsl #4
 8009134:	ed13 6b04 	vldr	d6, [r3, #-16]
 8009138:	ed13 7b02 	vldr	d7, [r3, #-8]
 800913c:	3310      	adds	r3, #16
 800913e:	4573      	cmp	r3, lr
 8009140:	ed0c 6b04 	vstr	d6, [ip, #-16]
 8009144:	ed0c 7b02 	vstr	d7, [ip, #-8]
 8009148:	f10c 0c10 	add.w	ip, ip, #16
 800914c:	d1f2      	bne.n	8009134 <st_int8_copy+0x50>
 800914e:	f3c2 0381 	ubfx	r3, r2, #2, #2
 8009152:	4421      	add	r1, r4
 8009154:	4420      	add	r0, r4
 8009156:	f002 0203 	and.w	r2, r2, #3
 800915a:	b16b      	cbz	r3, 8009178 <st_int8_copy+0x94>
 800915c:	6804      	ldr	r4, [r0, #0]
 800915e:	600c      	str	r4, [r1, #0]
 8009160:	1e5c      	subs	r4, r3, #1
 8009162:	d005      	beq.n	8009170 <st_int8_copy+0x8c>
 8009164:	6845      	ldr	r5, [r0, #4]
 8009166:	604d      	str	r5, [r1, #4]
 8009168:	2c01      	cmp	r4, #1
 800916a:	bf1c      	itt	ne
 800916c:	6884      	ldrne	r4, [r0, #8]
 800916e:	608c      	strne	r4, [r1, #8]
 8009170:	eb00 0083 	add.w	r0, r0, r3, lsl #2
 8009174:	eb01 0183 	add.w	r1, r1, r3, lsl #2
 8009178:	b162      	cbz	r2, 8009194 <st_int8_copy+0xb0>
 800917a:	f990 3000 	ldrsb.w	r3, [r0]
 800917e:	700b      	strb	r3, [r1, #0]
 8009180:	3a01      	subs	r2, #1
 8009182:	d007      	beq.n	8009194 <st_int8_copy+0xb0>
 8009184:	f990 3001 	ldrsb.w	r3, [r0, #1]
 8009188:	704b      	strb	r3, [r1, #1]
 800918a:	2a01      	cmp	r2, #1
 800918c:	bf1c      	itt	ne
 800918e:	f990 3002 	ldrsbne.w	r3, [r0, #2]
 8009192:	708b      	strbne	r3, [r1, #2]
 8009194:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8009198:	4770      	bx	lr
 800919a:	1883      	adds	r3, r0, r2
 800919c:	428b      	cmp	r3, r1
 800919e:	d9a7      	bls.n	80090f0 <st_int8_copy+0xc>
 80091a0:	4283      	cmp	r3, r0
 80091a2:	440a      	add	r2, r1
 80091a4:	d9f8      	bls.n	8009198 <st_int8_copy+0xb4>
 80091a6:	f913 1d01 	ldrsb.w	r1, [r3, #-1]!
 80091aa:	f802 1d01 	strb.w	r1, [r2, #-1]!
 80091ae:	4283      	cmp	r3, r0
 80091b0:	d1f9      	bne.n	80091a6 <st_int8_copy+0xc2>
 80091b2:	4770      	bx	lr
 80091b4:	4770      	bx	lr
 80091b6:	ea4f 140e 	mov.w	r4, lr, lsl #4
 80091ba:	460b      	mov	r3, r1
 80091bc:	eb01 1e0e 	add.w	lr, r1, lr, lsl #4
 80091c0:	4684      	mov	ip, r0
 80091c2:	f8dc 7000 	ldr.w	r7, [ip]
 80091c6:	f8dc 6004 	ldr.w	r6, [ip, #4]
 80091ca:	f8dc 5008 	ldr.w	r5, [ip, #8]
 80091ce:	f8dc 800c 	ldr.w	r8, [ip, #12]
 80091d2:	f8c3 800c 	str.w	r8, [r3, #12]
 80091d6:	601f      	str	r7, [r3, #0]
 80091d8:	605e      	str	r6, [r3, #4]
 80091da:	609d      	str	r5, [r3, #8]
 80091dc:	3310      	adds	r3, #16
 80091de:	459e      	cmp	lr, r3
 80091e0:	f10c 0c10 	add.w	ip, ip, #16
 80091e4:	d1ed      	bne.n	80091c2 <st_int8_copy+0xde>
 80091e6:	e7b2      	b.n	800914e <st_int8_copy+0x6a>
 80091e8:	0893      	lsrs	r3, r2, #2
 80091ea:	f002 0203 	and.w	r2, r2, #3
 80091ee:	e7b4      	b.n	800915a <st_int8_copy+0x76>

080091f0 <ai_array_to_buffer_fmt>:
 80091f0:	f3c0 4343 	ubfx	r3, r0, #17, #4
 80091f4:	2b02      	cmp	r3, #2
 80091f6:	d050      	beq.n	800929a <ai_array_to_buffer_fmt+0xaa>
 80091f8:	4b2a      	ldr	r3, [pc, #168]	; (80092a4 <ai_array_to_buffer_fmt+0xb4>)
 80091fa:	f020 427e 	bic.w	r2, r0, #4261412864	; 0xfe000000
 80091fe:	429a      	cmp	r2, r3
 8009200:	d00b      	beq.n	800921a <ai_array_to_buffer_fmt+0x2a>
 8009202:	dc1c      	bgt.n	800923e <ai_array_to_buffer_fmt+0x4e>
 8009204:	4b28      	ldr	r3, [pc, #160]	; (80092a8 <ai_array_to_buffer_fmt+0xb8>)
 8009206:	429a      	cmp	r2, r3
 8009208:	d007      	beq.n	800921a <ai_array_to_buffer_fmt+0x2a>
 800920a:	dd0b      	ble.n	8009224 <ai_array_to_buffer_fmt+0x34>
 800920c:	4b27      	ldr	r3, [pc, #156]	; (80092ac <ai_array_to_buffer_fmt+0xbc>)
 800920e:	429a      	cmp	r2, r3
 8009210:	d003      	beq.n	800921a <ai_array_to_buffer_fmt+0x2a>
 8009212:	f503 33fa 	add.w	r3, r3, #128000	; 0x1f400
 8009216:	429a      	cmp	r2, r3
 8009218:	d131      	bne.n	800927e <ai_array_to_buffer_fmt+0x8e>
 800921a:	4613      	mov	r3, r2
 800921c:	f000 40d0 	and.w	r0, r0, #1744830464	; 0x68000000
 8009220:	4318      	orrs	r0, r3
 8009222:	4770      	bx	lr
 8009224:	f5a3 6380 	sub.w	r3, r3, #1024	; 0x400
 8009228:	429a      	cmp	r2, r3
 800922a:	d0f6      	beq.n	800921a <ai_array_to_buffer_fmt+0x2a>
 800922c:	dd2c      	ble.n	8009288 <ai_array_to_buffer_fmt+0x98>
 800922e:	4b20      	ldr	r3, [pc, #128]	; (80092b0 <ai_array_to_buffer_fmt+0xc0>)
 8009230:	f000 40d0 	and.w	r0, r0, #1744830464	; 0x68000000
 8009234:	429a      	cmp	r2, r3
 8009236:	bf18      	it	ne
 8009238:	2340      	movne	r3, #64	; 0x40
 800923a:	4318      	orrs	r0, r3
 800923c:	4770      	bx	lr
 800923e:	4b1d      	ldr	r3, [pc, #116]	; (80092b4 <ai_array_to_buffer_fmt+0xc4>)
 8009240:	429a      	cmp	r2, r3
 8009242:	d0ea      	beq.n	800921a <ai_array_to_buffer_fmt+0x2a>
 8009244:	dd0e      	ble.n	8009264 <ai_array_to_buffer_fmt+0x74>
 8009246:	4b1c      	ldr	r3, [pc, #112]	; (80092b8 <ai_array_to_buffer_fmt+0xc8>)
 8009248:	429a      	cmp	r2, r3
 800924a:	d0e6      	beq.n	800921a <ai_array_to_buffer_fmt+0x2a>
 800924c:	f503 037e 	add.w	r3, r3, #16646144	; 0xfe0000
 8009250:	429a      	cmp	r2, r3
 8009252:	d0e2      	beq.n	800921a <ai_array_to_buffer_fmt+0x2a>
 8009254:	4b19      	ldr	r3, [pc, #100]	; (80092bc <ai_array_to_buffer_fmt+0xcc>)
 8009256:	f000 40d0 	and.w	r0, r0, #1744830464	; 0x68000000
 800925a:	429a      	cmp	r2, r3
 800925c:	bf18      	it	ne
 800925e:	2340      	movne	r3, #64	; 0x40
 8009260:	4318      	orrs	r0, r3
 8009262:	4770      	bx	lr
 8009264:	f5a3 6380 	sub.w	r3, r3, #1024	; 0x400
 8009268:	429a      	cmp	r2, r3
 800926a:	d0d6      	beq.n	800921a <ai_array_to_buffer_fmt+0x2a>
 800926c:	3307      	adds	r3, #7
 800926e:	429a      	cmp	r2, r3
 8009270:	d0d3      	beq.n	800921a <ai_array_to_buffer_fmt+0x2a>
 8009272:	f2a3 3387 	subw	r3, r3, #903	; 0x387
 8009276:	429a      	cmp	r2, r3
 8009278:	bf18      	it	ne
 800927a:	2340      	movne	r3, #64	; 0x40
 800927c:	e7ce      	b.n	800921c <ai_array_to_buffer_fmt+0x2c>
 800927e:	4b10      	ldr	r3, [pc, #64]	; (80092c0 <ai_array_to_buffer_fmt+0xd0>)
 8009280:	429a      	cmp	r2, r3
 8009282:	bf18      	it	ne
 8009284:	2340      	movne	r3, #64	; 0x40
 8009286:	e7c9      	b.n	800921c <ai_array_to_buffer_fmt+0x2c>
 8009288:	f5a3 6380 	sub.w	r3, r3, #1024	; 0x400
 800928c:	429a      	cmp	r2, r3
 800928e:	d0c4      	beq.n	800921a <ai_array_to_buffer_fmt+0x2a>
 8009290:	3380      	adds	r3, #128	; 0x80
 8009292:	429a      	cmp	r2, r3
 8009294:	bf18      	it	ne
 8009296:	2340      	movne	r3, #64	; 0x40
 8009298:	e7c0      	b.n	800921c <ai_array_to_buffer_fmt+0x2c>
 800929a:	4b0a      	ldr	r3, [pc, #40]	; (80092c4 <ai_array_to_buffer_fmt+0xd4>)
 800929c:	4003      	ands	r3, r0
 800929e:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80092a2:	e7bb      	b.n	800921c <ai_array_to_buffer_fmt+0x2c>
 80092a4:	00840040 	.word	0x00840040
 80092a8:	00040840 	.word	0x00040840
 80092ac:	00041040 	.word	0x00041040
 80092b0:	00040447 	.word	0x00040447
 80092b4:	00840840 	.word	0x00840840
 80092b8:	00841040 	.word	0x00841040
 80092bc:	0084084f 	.word	0x0084084f
 80092c0:	0004084f 	.word	0x0004084f
 80092c4:	00803fff 	.word	0x00803fff

080092c8 <ai_array_get_byte_size>:
 80092c8:	b319      	cbz	r1, 8009312 <ai_array_get_byte_size+0x4a>
 80092ca:	f3c0 13c6 	ubfx	r3, r0, #7, #7
 80092ce:	fb03 f101 	mul.w	r1, r3, r1
 80092d2:	3107      	adds	r1, #7
 80092d4:	f3c0 4243 	ubfx	r2, r0, #17, #4
 80092d8:	f021 0307 	bic.w	r3, r1, #7
 80092dc:	2a04      	cmp	r2, #4
 80092de:	f3c0 5141 	ubfx	r1, r0, #21, #2
 80092e2:	fa23 f101 	lsr.w	r1, r3, r1
 80092e6:	ea4f 10e0 	mov.w	r0, r0, asr #7
 80092ea:	d00b      	beq.n	8009304 <ai_array_get_byte_size+0x3c>
 80092ec:	2a08      	cmp	r2, #8
 80092ee:	d002      	beq.n	80092f6 <ai_array_get_byte_size+0x2e>
 80092f0:	3107      	adds	r1, #7
 80092f2:	08c8      	lsrs	r0, r1, #3
 80092f4:	4770      	bx	lr
 80092f6:	f000 007f 	and.w	r0, r0, #127	; 0x7f
 80092fa:	eb01 2100 	add.w	r1, r1, r0, lsl #8
 80092fe:	3107      	adds	r1, #7
 8009300:	08c8      	lsrs	r0, r1, #3
 8009302:	4770      	bx	lr
 8009304:	f000 007f 	and.w	r0, r0, #127	; 0x7f
 8009308:	eb01 1100 	add.w	r1, r1, r0, lsl #4
 800930c:	3107      	adds	r1, #7
 800930e:	08c8      	lsrs	r0, r1, #3
 8009310:	4770      	bx	lr
 8009312:	4608      	mov	r0, r1
 8009314:	4770      	bx	lr
 8009316:	bf00      	nop

08009318 <ai_array_get_data_byte_size>:
 8009318:	b169      	cbz	r1, 8009336 <ai_array_get_data_byte_size+0x1e>
 800931a:	f3c0 12c6 	ubfx	r2, r0, #7, #7
 800931e:	fb02 f101 	mul.w	r1, r2, r1
 8009322:	1dcb      	adds	r3, r1, #7
 8009324:	f023 0307 	bic.w	r3, r3, #7
 8009328:	f3c0 5041 	ubfx	r0, r0, #21, #2
 800932c:	fa23 f000 	lsr.w	r0, r3, r0
 8009330:	3007      	adds	r0, #7
 8009332:	08c0      	lsrs	r0, r0, #3
 8009334:	4770      	bx	lr
 8009336:	4608      	mov	r0, r1
 8009338:	4770      	bx	lr
 800933a:	bf00      	nop

0800933c <ai_version_get>:
 800933c:	0212      	lsls	r2, r2, #8
 800933e:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8009342:	ea42 6000 	orr.w	r0, r2, r0, lsl #24
 8009346:	4770      	bx	lr

08009348 <get_tensor_byte_size>:
 8009348:	b410      	push	{r4}
 800934a:	6983      	ldr	r3, [r0, #24]
 800934c:	68c4      	ldr	r4, [r0, #12]
 800934e:	6941      	ldr	r1, [r0, #20]
 8009350:	681b      	ldr	r3, [r3, #0]
 8009352:	68e0      	ldr	r0, [r4, #12]
 8009354:	4a07      	ldr	r2, [pc, #28]	; (8009374 <get_tensor_byte_size+0x2c>)
 8009356:	68c9      	ldr	r1, [r1, #12]
 8009358:	f85d 4b04 	ldr.w	r4, [sp], #4
 800935c:	f023 437e 	bic.w	r3, r3, #4261412864	; 0xfe000000
 8009360:	f423 0300 	bic.w	r3, r3, #8388608	; 0x800000
 8009364:	fb01 f000 	mul.w	r0, r1, r0
 8009368:	4293      	cmp	r3, r2
 800936a:	bf04      	itt	eq
 800936c:	3007      	addeq	r0, #7
 800936e:	08c0      	lsreq	r0, r0, #3
 8009370:	4770      	bx	lr
 8009372:	bf00      	nop
 8009374:	000400c0 	.word	0x000400c0

08009378 <sbrk_aligned>:
 8009378:	b570      	push	{r4, r5, r6, lr}
 800937a:	4e0e      	ldr	r6, [pc, #56]	; (80093b4 <sbrk_aligned+0x3c>)
 800937c:	460c      	mov	r4, r1
 800937e:	6831      	ldr	r1, [r6, #0]
 8009380:	4605      	mov	r5, r0
 8009382:	b911      	cbnz	r1, 800938a <sbrk_aligned+0x12>
 8009384:	f000 fae8 	bl	8009958 <_sbrk_r>
 8009388:	6030      	str	r0, [r6, #0]
 800938a:	4621      	mov	r1, r4
 800938c:	4628      	mov	r0, r5
 800938e:	f000 fae3 	bl	8009958 <_sbrk_r>
 8009392:	1c43      	adds	r3, r0, #1
 8009394:	d00a      	beq.n	80093ac <sbrk_aligned+0x34>
 8009396:	1cc4      	adds	r4, r0, #3
 8009398:	f024 0403 	bic.w	r4, r4, #3
 800939c:	42a0      	cmp	r0, r4
 800939e:	d007      	beq.n	80093b0 <sbrk_aligned+0x38>
 80093a0:	1a21      	subs	r1, r4, r0
 80093a2:	4628      	mov	r0, r5
 80093a4:	f000 fad8 	bl	8009958 <_sbrk_r>
 80093a8:	3001      	adds	r0, #1
 80093aa:	d101      	bne.n	80093b0 <sbrk_aligned+0x38>
 80093ac:	f04f 34ff 	mov.w	r4, #4294967295
 80093b0:	4620      	mov	r0, r4
 80093b2:	bd70      	pop	{r4, r5, r6, pc}
 80093b4:	20001040 	.word	0x20001040

080093b8 <_malloc_r>:
 80093b8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80093bc:	1ccd      	adds	r5, r1, #3
 80093be:	f025 0503 	bic.w	r5, r5, #3
 80093c2:	3508      	adds	r5, #8
 80093c4:	2d0c      	cmp	r5, #12
 80093c6:	bf38      	it	cc
 80093c8:	250c      	movcc	r5, #12
 80093ca:	2d00      	cmp	r5, #0
 80093cc:	4607      	mov	r7, r0
 80093ce:	db01      	blt.n	80093d4 <_malloc_r+0x1c>
 80093d0:	42a9      	cmp	r1, r5
 80093d2:	d905      	bls.n	80093e0 <_malloc_r+0x28>
 80093d4:	230c      	movs	r3, #12
 80093d6:	603b      	str	r3, [r7, #0]
 80093d8:	2600      	movs	r6, #0
 80093da:	4630      	mov	r0, r6
 80093dc:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80093e0:	f8df 80d0 	ldr.w	r8, [pc, #208]	; 80094b4 <_malloc_r+0xfc>
 80093e4:	f000 f868 	bl	80094b8 <__malloc_lock>
 80093e8:	f8d8 3000 	ldr.w	r3, [r8]
 80093ec:	461c      	mov	r4, r3
 80093ee:	bb5c      	cbnz	r4, 8009448 <_malloc_r+0x90>
 80093f0:	4629      	mov	r1, r5
 80093f2:	4638      	mov	r0, r7
 80093f4:	f7ff ffc0 	bl	8009378 <sbrk_aligned>
 80093f8:	1c43      	adds	r3, r0, #1
 80093fa:	4604      	mov	r4, r0
 80093fc:	d155      	bne.n	80094aa <_malloc_r+0xf2>
 80093fe:	f8d8 4000 	ldr.w	r4, [r8]
 8009402:	4626      	mov	r6, r4
 8009404:	2e00      	cmp	r6, #0
 8009406:	d145      	bne.n	8009494 <_malloc_r+0xdc>
 8009408:	2c00      	cmp	r4, #0
 800940a:	d048      	beq.n	800949e <_malloc_r+0xe6>
 800940c:	6823      	ldr	r3, [r4, #0]
 800940e:	4631      	mov	r1, r6
 8009410:	4638      	mov	r0, r7
 8009412:	eb04 0903 	add.w	r9, r4, r3
 8009416:	f000 fa9f 	bl	8009958 <_sbrk_r>
 800941a:	4581      	cmp	r9, r0
 800941c:	d13f      	bne.n	800949e <_malloc_r+0xe6>
 800941e:	6821      	ldr	r1, [r4, #0]
 8009420:	1a6d      	subs	r5, r5, r1
 8009422:	4629      	mov	r1, r5
 8009424:	4638      	mov	r0, r7
 8009426:	f7ff ffa7 	bl	8009378 <sbrk_aligned>
 800942a:	3001      	adds	r0, #1
 800942c:	d037      	beq.n	800949e <_malloc_r+0xe6>
 800942e:	6823      	ldr	r3, [r4, #0]
 8009430:	442b      	add	r3, r5
 8009432:	6023      	str	r3, [r4, #0]
 8009434:	f8d8 3000 	ldr.w	r3, [r8]
 8009438:	2b00      	cmp	r3, #0
 800943a:	d038      	beq.n	80094ae <_malloc_r+0xf6>
 800943c:	685a      	ldr	r2, [r3, #4]
 800943e:	42a2      	cmp	r2, r4
 8009440:	d12b      	bne.n	800949a <_malloc_r+0xe2>
 8009442:	2200      	movs	r2, #0
 8009444:	605a      	str	r2, [r3, #4]
 8009446:	e00f      	b.n	8009468 <_malloc_r+0xb0>
 8009448:	6822      	ldr	r2, [r4, #0]
 800944a:	1b52      	subs	r2, r2, r5
 800944c:	d41f      	bmi.n	800948e <_malloc_r+0xd6>
 800944e:	2a0b      	cmp	r2, #11
 8009450:	d917      	bls.n	8009482 <_malloc_r+0xca>
 8009452:	1961      	adds	r1, r4, r5
 8009454:	42a3      	cmp	r3, r4
 8009456:	6025      	str	r5, [r4, #0]
 8009458:	bf18      	it	ne
 800945a:	6059      	strne	r1, [r3, #4]
 800945c:	6863      	ldr	r3, [r4, #4]
 800945e:	bf08      	it	eq
 8009460:	f8c8 1000 	streq.w	r1, [r8]
 8009464:	5162      	str	r2, [r4, r5]
 8009466:	604b      	str	r3, [r1, #4]
 8009468:	4638      	mov	r0, r7
 800946a:	f104 060b 	add.w	r6, r4, #11
 800946e:	f000 f829 	bl	80094c4 <__malloc_unlock>
 8009472:	f026 0607 	bic.w	r6, r6, #7
 8009476:	1d23      	adds	r3, r4, #4
 8009478:	1af2      	subs	r2, r6, r3
 800947a:	d0ae      	beq.n	80093da <_malloc_r+0x22>
 800947c:	1b9b      	subs	r3, r3, r6
 800947e:	50a3      	str	r3, [r4, r2]
 8009480:	e7ab      	b.n	80093da <_malloc_r+0x22>
 8009482:	42a3      	cmp	r3, r4
 8009484:	6862      	ldr	r2, [r4, #4]
 8009486:	d1dd      	bne.n	8009444 <_malloc_r+0x8c>
 8009488:	f8c8 2000 	str.w	r2, [r8]
 800948c:	e7ec      	b.n	8009468 <_malloc_r+0xb0>
 800948e:	4623      	mov	r3, r4
 8009490:	6864      	ldr	r4, [r4, #4]
 8009492:	e7ac      	b.n	80093ee <_malloc_r+0x36>
 8009494:	4634      	mov	r4, r6
 8009496:	6876      	ldr	r6, [r6, #4]
 8009498:	e7b4      	b.n	8009404 <_malloc_r+0x4c>
 800949a:	4613      	mov	r3, r2
 800949c:	e7cc      	b.n	8009438 <_malloc_r+0x80>
 800949e:	230c      	movs	r3, #12
 80094a0:	603b      	str	r3, [r7, #0]
 80094a2:	4638      	mov	r0, r7
 80094a4:	f000 f80e 	bl	80094c4 <__malloc_unlock>
 80094a8:	e797      	b.n	80093da <_malloc_r+0x22>
 80094aa:	6025      	str	r5, [r4, #0]
 80094ac:	e7dc      	b.n	8009468 <_malloc_r+0xb0>
 80094ae:	605b      	str	r3, [r3, #4]
 80094b0:	deff      	udf	#255	; 0xff
 80094b2:	bf00      	nop
 80094b4:	2000103c 	.word	0x2000103c

080094b8 <__malloc_lock>:
 80094b8:	4801      	ldr	r0, [pc, #4]	; (80094c0 <__malloc_lock+0x8>)
 80094ba:	f000 ba9a 	b.w	80099f2 <__retarget_lock_acquire_recursive>
 80094be:	bf00      	nop
 80094c0:	20001184 	.word	0x20001184

080094c4 <__malloc_unlock>:
 80094c4:	4801      	ldr	r0, [pc, #4]	; (80094cc <__malloc_unlock+0x8>)
 80094c6:	f000 ba95 	b.w	80099f4 <__retarget_lock_release_recursive>
 80094ca:	bf00      	nop
 80094cc:	20001184 	.word	0x20001184

080094d0 <std>:
 80094d0:	2300      	movs	r3, #0
 80094d2:	b510      	push	{r4, lr}
 80094d4:	4604      	mov	r4, r0
 80094d6:	e9c0 3300 	strd	r3, r3, [r0]
 80094da:	e9c0 3304 	strd	r3, r3, [r0, #16]
 80094de:	6083      	str	r3, [r0, #8]
 80094e0:	8181      	strh	r1, [r0, #12]
 80094e2:	6643      	str	r3, [r0, #100]	; 0x64
 80094e4:	81c2      	strh	r2, [r0, #14]
 80094e6:	6183      	str	r3, [r0, #24]
 80094e8:	4619      	mov	r1, r3
 80094ea:	2208      	movs	r2, #8
 80094ec:	305c      	adds	r0, #92	; 0x5c
 80094ee:	f000 f9f7 	bl	80098e0 <memset>
 80094f2:	4b0d      	ldr	r3, [pc, #52]	; (8009528 <std+0x58>)
 80094f4:	6263      	str	r3, [r4, #36]	; 0x24
 80094f6:	4b0d      	ldr	r3, [pc, #52]	; (800952c <std+0x5c>)
 80094f8:	62a3      	str	r3, [r4, #40]	; 0x28
 80094fa:	4b0d      	ldr	r3, [pc, #52]	; (8009530 <std+0x60>)
 80094fc:	62e3      	str	r3, [r4, #44]	; 0x2c
 80094fe:	4b0d      	ldr	r3, [pc, #52]	; (8009534 <std+0x64>)
 8009500:	6323      	str	r3, [r4, #48]	; 0x30
 8009502:	4b0d      	ldr	r3, [pc, #52]	; (8009538 <std+0x68>)
 8009504:	6224      	str	r4, [r4, #32]
 8009506:	429c      	cmp	r4, r3
 8009508:	d006      	beq.n	8009518 <std+0x48>
 800950a:	f103 0268 	add.w	r2, r3, #104	; 0x68
 800950e:	4294      	cmp	r4, r2
 8009510:	d002      	beq.n	8009518 <std+0x48>
 8009512:	33d0      	adds	r3, #208	; 0xd0
 8009514:	429c      	cmp	r4, r3
 8009516:	d105      	bne.n	8009524 <std+0x54>
 8009518:	f104 0058 	add.w	r0, r4, #88	; 0x58
 800951c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8009520:	f000 ba66 	b.w	80099f0 <__retarget_lock_init_recursive>
 8009524:	bd10      	pop	{r4, pc}
 8009526:	bf00      	nop
 8009528:	08009731 	.word	0x08009731
 800952c:	08009753 	.word	0x08009753
 8009530:	0800978b 	.word	0x0800978b
 8009534:	080097af 	.word	0x080097af
 8009538:	20001044 	.word	0x20001044

0800953c <stdio_exit_handler>:
 800953c:	4a02      	ldr	r2, [pc, #8]	; (8009548 <stdio_exit_handler+0xc>)
 800953e:	4903      	ldr	r1, [pc, #12]	; (800954c <stdio_exit_handler+0x10>)
 8009540:	4803      	ldr	r0, [pc, #12]	; (8009550 <stdio_exit_handler+0x14>)
 8009542:	f000 b869 	b.w	8009618 <_fwalk_sglue>
 8009546:	bf00      	nop
 8009548:	20000920 	.word	0x20000920
 800954c:	0800a145 	.word	0x0800a145
 8009550:	2000092c 	.word	0x2000092c

08009554 <cleanup_stdio>:
 8009554:	6841      	ldr	r1, [r0, #4]
 8009556:	4b0c      	ldr	r3, [pc, #48]	; (8009588 <cleanup_stdio+0x34>)
 8009558:	4299      	cmp	r1, r3
 800955a:	b510      	push	{r4, lr}
 800955c:	4604      	mov	r4, r0
 800955e:	d001      	beq.n	8009564 <cleanup_stdio+0x10>
 8009560:	f000 fdf0 	bl	800a144 <_fflush_r>
 8009564:	68a1      	ldr	r1, [r4, #8]
 8009566:	4b09      	ldr	r3, [pc, #36]	; (800958c <cleanup_stdio+0x38>)
 8009568:	4299      	cmp	r1, r3
 800956a:	d002      	beq.n	8009572 <cleanup_stdio+0x1e>
 800956c:	4620      	mov	r0, r4
 800956e:	f000 fde9 	bl	800a144 <_fflush_r>
 8009572:	68e1      	ldr	r1, [r4, #12]
 8009574:	4b06      	ldr	r3, [pc, #24]	; (8009590 <cleanup_stdio+0x3c>)
 8009576:	4299      	cmp	r1, r3
 8009578:	d004      	beq.n	8009584 <cleanup_stdio+0x30>
 800957a:	4620      	mov	r0, r4
 800957c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8009580:	f000 bde0 	b.w	800a144 <_fflush_r>
 8009584:	bd10      	pop	{r4, pc}
 8009586:	bf00      	nop
 8009588:	20001044 	.word	0x20001044
 800958c:	200010ac 	.word	0x200010ac
 8009590:	20001114 	.word	0x20001114

08009594 <global_stdio_init.part.0>:
 8009594:	b510      	push	{r4, lr}
 8009596:	4b0b      	ldr	r3, [pc, #44]	; (80095c4 <global_stdio_init.part.0+0x30>)
 8009598:	4c0b      	ldr	r4, [pc, #44]	; (80095c8 <global_stdio_init.part.0+0x34>)
 800959a:	4a0c      	ldr	r2, [pc, #48]	; (80095cc <global_stdio_init.part.0+0x38>)
 800959c:	601a      	str	r2, [r3, #0]
 800959e:	4620      	mov	r0, r4
 80095a0:	2200      	movs	r2, #0
 80095a2:	2104      	movs	r1, #4
 80095a4:	f7ff ff94 	bl	80094d0 <std>
 80095a8:	f104 0068 	add.w	r0, r4, #104	; 0x68
 80095ac:	2201      	movs	r2, #1
 80095ae:	2109      	movs	r1, #9
 80095b0:	f7ff ff8e 	bl	80094d0 <std>
 80095b4:	f104 00d0 	add.w	r0, r4, #208	; 0xd0
 80095b8:	2202      	movs	r2, #2
 80095ba:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80095be:	2112      	movs	r1, #18
 80095c0:	f7ff bf86 	b.w	80094d0 <std>
 80095c4:	2000117c 	.word	0x2000117c
 80095c8:	20001044 	.word	0x20001044
 80095cc:	0800953d 	.word	0x0800953d

080095d0 <__sfp_lock_acquire>:
 80095d0:	4801      	ldr	r0, [pc, #4]	; (80095d8 <__sfp_lock_acquire+0x8>)
 80095d2:	f000 ba0e 	b.w	80099f2 <__retarget_lock_acquire_recursive>
 80095d6:	bf00      	nop
 80095d8:	20001185 	.word	0x20001185

080095dc <__sfp_lock_release>:
 80095dc:	4801      	ldr	r0, [pc, #4]	; (80095e4 <__sfp_lock_release+0x8>)
 80095de:	f000 ba09 	b.w	80099f4 <__retarget_lock_release_recursive>
 80095e2:	bf00      	nop
 80095e4:	20001185 	.word	0x20001185

080095e8 <__sinit>:
 80095e8:	b510      	push	{r4, lr}
 80095ea:	4604      	mov	r4, r0
 80095ec:	f7ff fff0 	bl	80095d0 <__sfp_lock_acquire>
 80095f0:	6a23      	ldr	r3, [r4, #32]
 80095f2:	b11b      	cbz	r3, 80095fc <__sinit+0x14>
 80095f4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80095f8:	f7ff bff0 	b.w	80095dc <__sfp_lock_release>
 80095fc:	4b04      	ldr	r3, [pc, #16]	; (8009610 <__sinit+0x28>)
 80095fe:	6223      	str	r3, [r4, #32]
 8009600:	4b04      	ldr	r3, [pc, #16]	; (8009614 <__sinit+0x2c>)
 8009602:	681b      	ldr	r3, [r3, #0]
 8009604:	2b00      	cmp	r3, #0
 8009606:	d1f5      	bne.n	80095f4 <__sinit+0xc>
 8009608:	f7ff ffc4 	bl	8009594 <global_stdio_init.part.0>
 800960c:	e7f2      	b.n	80095f4 <__sinit+0xc>
 800960e:	bf00      	nop
 8009610:	08009555 	.word	0x08009555
 8009614:	2000117c 	.word	0x2000117c

08009618 <_fwalk_sglue>:
 8009618:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800961c:	4607      	mov	r7, r0
 800961e:	4688      	mov	r8, r1
 8009620:	4614      	mov	r4, r2
 8009622:	2600      	movs	r6, #0
 8009624:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8009628:	f1b9 0901 	subs.w	r9, r9, #1
 800962c:	d505      	bpl.n	800963a <_fwalk_sglue+0x22>
 800962e:	6824      	ldr	r4, [r4, #0]
 8009630:	2c00      	cmp	r4, #0
 8009632:	d1f7      	bne.n	8009624 <_fwalk_sglue+0xc>
 8009634:	4630      	mov	r0, r6
 8009636:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800963a:	89ab      	ldrh	r3, [r5, #12]
 800963c:	2b01      	cmp	r3, #1
 800963e:	d907      	bls.n	8009650 <_fwalk_sglue+0x38>
 8009640:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8009644:	3301      	adds	r3, #1
 8009646:	d003      	beq.n	8009650 <_fwalk_sglue+0x38>
 8009648:	4629      	mov	r1, r5
 800964a:	4638      	mov	r0, r7
 800964c:	47c0      	blx	r8
 800964e:	4306      	orrs	r6, r0
 8009650:	3568      	adds	r5, #104	; 0x68
 8009652:	e7e9      	b.n	8009628 <_fwalk_sglue+0x10>

08009654 <iprintf>:
 8009654:	b40f      	push	{r0, r1, r2, r3}
 8009656:	b507      	push	{r0, r1, r2, lr}
 8009658:	4906      	ldr	r1, [pc, #24]	; (8009674 <iprintf+0x20>)
 800965a:	ab04      	add	r3, sp, #16
 800965c:	6808      	ldr	r0, [r1, #0]
 800965e:	f853 2b04 	ldr.w	r2, [r3], #4
 8009662:	6881      	ldr	r1, [r0, #8]
 8009664:	9301      	str	r3, [sp, #4]
 8009666:	f000 fa3d 	bl	8009ae4 <_vfiprintf_r>
 800966a:	b003      	add	sp, #12
 800966c:	f85d eb04 	ldr.w	lr, [sp], #4
 8009670:	b004      	add	sp, #16
 8009672:	4770      	bx	lr
 8009674:	20000978 	.word	0x20000978

08009678 <_puts_r>:
 8009678:	6a03      	ldr	r3, [r0, #32]
 800967a:	b570      	push	{r4, r5, r6, lr}
 800967c:	6884      	ldr	r4, [r0, #8]
 800967e:	4605      	mov	r5, r0
 8009680:	460e      	mov	r6, r1
 8009682:	b90b      	cbnz	r3, 8009688 <_puts_r+0x10>
 8009684:	f7ff ffb0 	bl	80095e8 <__sinit>
 8009688:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800968a:	07db      	lsls	r3, r3, #31
 800968c:	d405      	bmi.n	800969a <_puts_r+0x22>
 800968e:	89a3      	ldrh	r3, [r4, #12]
 8009690:	0598      	lsls	r0, r3, #22
 8009692:	d402      	bmi.n	800969a <_puts_r+0x22>
 8009694:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8009696:	f000 f9ac 	bl	80099f2 <__retarget_lock_acquire_recursive>
 800969a:	89a3      	ldrh	r3, [r4, #12]
 800969c:	0719      	lsls	r1, r3, #28
 800969e:	d513      	bpl.n	80096c8 <_puts_r+0x50>
 80096a0:	6923      	ldr	r3, [r4, #16]
 80096a2:	b18b      	cbz	r3, 80096c8 <_puts_r+0x50>
 80096a4:	3e01      	subs	r6, #1
 80096a6:	68a3      	ldr	r3, [r4, #8]
 80096a8:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 80096ac:	3b01      	subs	r3, #1
 80096ae:	60a3      	str	r3, [r4, #8]
 80096b0:	b9e9      	cbnz	r1, 80096ee <_puts_r+0x76>
 80096b2:	2b00      	cmp	r3, #0
 80096b4:	da2e      	bge.n	8009714 <_puts_r+0x9c>
 80096b6:	4622      	mov	r2, r4
 80096b8:	210a      	movs	r1, #10
 80096ba:	4628      	mov	r0, r5
 80096bc:	f000 f87b 	bl	80097b6 <__swbuf_r>
 80096c0:	3001      	adds	r0, #1
 80096c2:	d007      	beq.n	80096d4 <_puts_r+0x5c>
 80096c4:	250a      	movs	r5, #10
 80096c6:	e007      	b.n	80096d8 <_puts_r+0x60>
 80096c8:	4621      	mov	r1, r4
 80096ca:	4628      	mov	r0, r5
 80096cc:	f000 f8b0 	bl	8009830 <__swsetup_r>
 80096d0:	2800      	cmp	r0, #0
 80096d2:	d0e7      	beq.n	80096a4 <_puts_r+0x2c>
 80096d4:	f04f 35ff 	mov.w	r5, #4294967295
 80096d8:	6e63      	ldr	r3, [r4, #100]	; 0x64
 80096da:	07da      	lsls	r2, r3, #31
 80096dc:	d405      	bmi.n	80096ea <_puts_r+0x72>
 80096de:	89a3      	ldrh	r3, [r4, #12]
 80096e0:	059b      	lsls	r3, r3, #22
 80096e2:	d402      	bmi.n	80096ea <_puts_r+0x72>
 80096e4:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80096e6:	f000 f985 	bl	80099f4 <__retarget_lock_release_recursive>
 80096ea:	4628      	mov	r0, r5
 80096ec:	bd70      	pop	{r4, r5, r6, pc}
 80096ee:	2b00      	cmp	r3, #0
 80096f0:	da04      	bge.n	80096fc <_puts_r+0x84>
 80096f2:	69a2      	ldr	r2, [r4, #24]
 80096f4:	429a      	cmp	r2, r3
 80096f6:	dc06      	bgt.n	8009706 <_puts_r+0x8e>
 80096f8:	290a      	cmp	r1, #10
 80096fa:	d004      	beq.n	8009706 <_puts_r+0x8e>
 80096fc:	6823      	ldr	r3, [r4, #0]
 80096fe:	1c5a      	adds	r2, r3, #1
 8009700:	6022      	str	r2, [r4, #0]
 8009702:	7019      	strb	r1, [r3, #0]
 8009704:	e7cf      	b.n	80096a6 <_puts_r+0x2e>
 8009706:	4622      	mov	r2, r4
 8009708:	4628      	mov	r0, r5
 800970a:	f000 f854 	bl	80097b6 <__swbuf_r>
 800970e:	3001      	adds	r0, #1
 8009710:	d1c9      	bne.n	80096a6 <_puts_r+0x2e>
 8009712:	e7df      	b.n	80096d4 <_puts_r+0x5c>
 8009714:	6823      	ldr	r3, [r4, #0]
 8009716:	250a      	movs	r5, #10
 8009718:	1c5a      	adds	r2, r3, #1
 800971a:	6022      	str	r2, [r4, #0]
 800971c:	701d      	strb	r5, [r3, #0]
 800971e:	e7db      	b.n	80096d8 <_puts_r+0x60>

08009720 <puts>:
 8009720:	4b02      	ldr	r3, [pc, #8]	; (800972c <puts+0xc>)
 8009722:	4601      	mov	r1, r0
 8009724:	6818      	ldr	r0, [r3, #0]
 8009726:	f7ff bfa7 	b.w	8009678 <_puts_r>
 800972a:	bf00      	nop
 800972c:	20000978 	.word	0x20000978

08009730 <__sread>:
 8009730:	b510      	push	{r4, lr}
 8009732:	460c      	mov	r4, r1
 8009734:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009738:	f000 f8fc 	bl	8009934 <_read_r>
 800973c:	2800      	cmp	r0, #0
 800973e:	bfab      	itete	ge
 8009740:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 8009742:	89a3      	ldrhlt	r3, [r4, #12]
 8009744:	181b      	addge	r3, r3, r0
 8009746:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 800974a:	bfac      	ite	ge
 800974c:	6563      	strge	r3, [r4, #84]	; 0x54
 800974e:	81a3      	strhlt	r3, [r4, #12]
 8009750:	bd10      	pop	{r4, pc}

08009752 <__swrite>:
 8009752:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009756:	461f      	mov	r7, r3
 8009758:	898b      	ldrh	r3, [r1, #12]
 800975a:	05db      	lsls	r3, r3, #23
 800975c:	4605      	mov	r5, r0
 800975e:	460c      	mov	r4, r1
 8009760:	4616      	mov	r6, r2
 8009762:	d505      	bpl.n	8009770 <__swrite+0x1e>
 8009764:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009768:	2302      	movs	r3, #2
 800976a:	2200      	movs	r2, #0
 800976c:	f000 f8d0 	bl	8009910 <_lseek_r>
 8009770:	89a3      	ldrh	r3, [r4, #12]
 8009772:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8009776:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800977a:	81a3      	strh	r3, [r4, #12]
 800977c:	4632      	mov	r2, r6
 800977e:	463b      	mov	r3, r7
 8009780:	4628      	mov	r0, r5
 8009782:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8009786:	f000 b8f7 	b.w	8009978 <_write_r>

0800978a <__sseek>:
 800978a:	b510      	push	{r4, lr}
 800978c:	460c      	mov	r4, r1
 800978e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009792:	f000 f8bd 	bl	8009910 <_lseek_r>
 8009796:	1c43      	adds	r3, r0, #1
 8009798:	89a3      	ldrh	r3, [r4, #12]
 800979a:	bf15      	itete	ne
 800979c:	6560      	strne	r0, [r4, #84]	; 0x54
 800979e:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 80097a2:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 80097a6:	81a3      	strheq	r3, [r4, #12]
 80097a8:	bf18      	it	ne
 80097aa:	81a3      	strhne	r3, [r4, #12]
 80097ac:	bd10      	pop	{r4, pc}

080097ae <__sclose>:
 80097ae:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80097b2:	f000 b89d 	b.w	80098f0 <_close_r>

080097b6 <__swbuf_r>:
 80097b6:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80097b8:	460e      	mov	r6, r1
 80097ba:	4614      	mov	r4, r2
 80097bc:	4605      	mov	r5, r0
 80097be:	b118      	cbz	r0, 80097c8 <__swbuf_r+0x12>
 80097c0:	6a03      	ldr	r3, [r0, #32]
 80097c2:	b90b      	cbnz	r3, 80097c8 <__swbuf_r+0x12>
 80097c4:	f7ff ff10 	bl	80095e8 <__sinit>
 80097c8:	69a3      	ldr	r3, [r4, #24]
 80097ca:	60a3      	str	r3, [r4, #8]
 80097cc:	89a3      	ldrh	r3, [r4, #12]
 80097ce:	071a      	lsls	r2, r3, #28
 80097d0:	d525      	bpl.n	800981e <__swbuf_r+0x68>
 80097d2:	6923      	ldr	r3, [r4, #16]
 80097d4:	b31b      	cbz	r3, 800981e <__swbuf_r+0x68>
 80097d6:	6823      	ldr	r3, [r4, #0]
 80097d8:	6922      	ldr	r2, [r4, #16]
 80097da:	1a98      	subs	r0, r3, r2
 80097dc:	6963      	ldr	r3, [r4, #20]
 80097de:	b2f6      	uxtb	r6, r6
 80097e0:	4283      	cmp	r3, r0
 80097e2:	4637      	mov	r7, r6
 80097e4:	dc04      	bgt.n	80097f0 <__swbuf_r+0x3a>
 80097e6:	4621      	mov	r1, r4
 80097e8:	4628      	mov	r0, r5
 80097ea:	f000 fcab 	bl	800a144 <_fflush_r>
 80097ee:	b9e0      	cbnz	r0, 800982a <__swbuf_r+0x74>
 80097f0:	68a3      	ldr	r3, [r4, #8]
 80097f2:	3b01      	subs	r3, #1
 80097f4:	60a3      	str	r3, [r4, #8]
 80097f6:	6823      	ldr	r3, [r4, #0]
 80097f8:	1c5a      	adds	r2, r3, #1
 80097fa:	6022      	str	r2, [r4, #0]
 80097fc:	701e      	strb	r6, [r3, #0]
 80097fe:	6962      	ldr	r2, [r4, #20]
 8009800:	1c43      	adds	r3, r0, #1
 8009802:	429a      	cmp	r2, r3
 8009804:	d004      	beq.n	8009810 <__swbuf_r+0x5a>
 8009806:	89a3      	ldrh	r3, [r4, #12]
 8009808:	07db      	lsls	r3, r3, #31
 800980a:	d506      	bpl.n	800981a <__swbuf_r+0x64>
 800980c:	2e0a      	cmp	r6, #10
 800980e:	d104      	bne.n	800981a <__swbuf_r+0x64>
 8009810:	4621      	mov	r1, r4
 8009812:	4628      	mov	r0, r5
 8009814:	f000 fc96 	bl	800a144 <_fflush_r>
 8009818:	b938      	cbnz	r0, 800982a <__swbuf_r+0x74>
 800981a:	4638      	mov	r0, r7
 800981c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800981e:	4621      	mov	r1, r4
 8009820:	4628      	mov	r0, r5
 8009822:	f000 f805 	bl	8009830 <__swsetup_r>
 8009826:	2800      	cmp	r0, #0
 8009828:	d0d5      	beq.n	80097d6 <__swbuf_r+0x20>
 800982a:	f04f 37ff 	mov.w	r7, #4294967295
 800982e:	e7f4      	b.n	800981a <__swbuf_r+0x64>

08009830 <__swsetup_r>:
 8009830:	b538      	push	{r3, r4, r5, lr}
 8009832:	4b2a      	ldr	r3, [pc, #168]	; (80098dc <__swsetup_r+0xac>)
 8009834:	4605      	mov	r5, r0
 8009836:	6818      	ldr	r0, [r3, #0]
 8009838:	460c      	mov	r4, r1
 800983a:	b118      	cbz	r0, 8009844 <__swsetup_r+0x14>
 800983c:	6a03      	ldr	r3, [r0, #32]
 800983e:	b90b      	cbnz	r3, 8009844 <__swsetup_r+0x14>
 8009840:	f7ff fed2 	bl	80095e8 <__sinit>
 8009844:	89a3      	ldrh	r3, [r4, #12]
 8009846:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800984a:	0718      	lsls	r0, r3, #28
 800984c:	d422      	bmi.n	8009894 <__swsetup_r+0x64>
 800984e:	06d9      	lsls	r1, r3, #27
 8009850:	d407      	bmi.n	8009862 <__swsetup_r+0x32>
 8009852:	2309      	movs	r3, #9
 8009854:	602b      	str	r3, [r5, #0]
 8009856:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 800985a:	81a3      	strh	r3, [r4, #12]
 800985c:	f04f 30ff 	mov.w	r0, #4294967295
 8009860:	e034      	b.n	80098cc <__swsetup_r+0x9c>
 8009862:	0758      	lsls	r0, r3, #29
 8009864:	d512      	bpl.n	800988c <__swsetup_r+0x5c>
 8009866:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8009868:	b141      	cbz	r1, 800987c <__swsetup_r+0x4c>
 800986a:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800986e:	4299      	cmp	r1, r3
 8009870:	d002      	beq.n	8009878 <__swsetup_r+0x48>
 8009872:	4628      	mov	r0, r5
 8009874:	f000 f8c0 	bl	80099f8 <_free_r>
 8009878:	2300      	movs	r3, #0
 800987a:	6363      	str	r3, [r4, #52]	; 0x34
 800987c:	89a3      	ldrh	r3, [r4, #12]
 800987e:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8009882:	81a3      	strh	r3, [r4, #12]
 8009884:	2300      	movs	r3, #0
 8009886:	6063      	str	r3, [r4, #4]
 8009888:	6923      	ldr	r3, [r4, #16]
 800988a:	6023      	str	r3, [r4, #0]
 800988c:	89a3      	ldrh	r3, [r4, #12]
 800988e:	f043 0308 	orr.w	r3, r3, #8
 8009892:	81a3      	strh	r3, [r4, #12]
 8009894:	6923      	ldr	r3, [r4, #16]
 8009896:	b94b      	cbnz	r3, 80098ac <__swsetup_r+0x7c>
 8009898:	89a3      	ldrh	r3, [r4, #12]
 800989a:	f403 7320 	and.w	r3, r3, #640	; 0x280
 800989e:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80098a2:	d003      	beq.n	80098ac <__swsetup_r+0x7c>
 80098a4:	4621      	mov	r1, r4
 80098a6:	4628      	mov	r0, r5
 80098a8:	f000 fc9a 	bl	800a1e0 <__smakebuf_r>
 80098ac:	89a0      	ldrh	r0, [r4, #12]
 80098ae:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 80098b2:	f010 0301 	ands.w	r3, r0, #1
 80098b6:	d00a      	beq.n	80098ce <__swsetup_r+0x9e>
 80098b8:	2300      	movs	r3, #0
 80098ba:	60a3      	str	r3, [r4, #8]
 80098bc:	6963      	ldr	r3, [r4, #20]
 80098be:	425b      	negs	r3, r3
 80098c0:	61a3      	str	r3, [r4, #24]
 80098c2:	6923      	ldr	r3, [r4, #16]
 80098c4:	b943      	cbnz	r3, 80098d8 <__swsetup_r+0xa8>
 80098c6:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 80098ca:	d1c4      	bne.n	8009856 <__swsetup_r+0x26>
 80098cc:	bd38      	pop	{r3, r4, r5, pc}
 80098ce:	0781      	lsls	r1, r0, #30
 80098d0:	bf58      	it	pl
 80098d2:	6963      	ldrpl	r3, [r4, #20]
 80098d4:	60a3      	str	r3, [r4, #8]
 80098d6:	e7f4      	b.n	80098c2 <__swsetup_r+0x92>
 80098d8:	2000      	movs	r0, #0
 80098da:	e7f7      	b.n	80098cc <__swsetup_r+0x9c>
 80098dc:	20000978 	.word	0x20000978

080098e0 <memset>:
 80098e0:	4402      	add	r2, r0
 80098e2:	4603      	mov	r3, r0
 80098e4:	4293      	cmp	r3, r2
 80098e6:	d100      	bne.n	80098ea <memset+0xa>
 80098e8:	4770      	bx	lr
 80098ea:	f803 1b01 	strb.w	r1, [r3], #1
 80098ee:	e7f9      	b.n	80098e4 <memset+0x4>

080098f0 <_close_r>:
 80098f0:	b538      	push	{r3, r4, r5, lr}
 80098f2:	4d06      	ldr	r5, [pc, #24]	; (800990c <_close_r+0x1c>)
 80098f4:	2300      	movs	r3, #0
 80098f6:	4604      	mov	r4, r0
 80098f8:	4608      	mov	r0, r1
 80098fa:	602b      	str	r3, [r5, #0]
 80098fc:	f000 ff90 	bl	800a820 <_close>
 8009900:	1c43      	adds	r3, r0, #1
 8009902:	d102      	bne.n	800990a <_close_r+0x1a>
 8009904:	682b      	ldr	r3, [r5, #0]
 8009906:	b103      	cbz	r3, 800990a <_close_r+0x1a>
 8009908:	6023      	str	r3, [r4, #0]
 800990a:	bd38      	pop	{r3, r4, r5, pc}
 800990c:	20001180 	.word	0x20001180

08009910 <_lseek_r>:
 8009910:	b538      	push	{r3, r4, r5, lr}
 8009912:	4d07      	ldr	r5, [pc, #28]	; (8009930 <_lseek_r+0x20>)
 8009914:	4604      	mov	r4, r0
 8009916:	4608      	mov	r0, r1
 8009918:	4611      	mov	r1, r2
 800991a:	2200      	movs	r2, #0
 800991c:	602a      	str	r2, [r5, #0]
 800991e:	461a      	mov	r2, r3
 8009920:	f000 ff96 	bl	800a850 <_lseek>
 8009924:	1c43      	adds	r3, r0, #1
 8009926:	d102      	bne.n	800992e <_lseek_r+0x1e>
 8009928:	682b      	ldr	r3, [r5, #0]
 800992a:	b103      	cbz	r3, 800992e <_lseek_r+0x1e>
 800992c:	6023      	str	r3, [r4, #0]
 800992e:	bd38      	pop	{r3, r4, r5, pc}
 8009930:	20001180 	.word	0x20001180

08009934 <_read_r>:
 8009934:	b538      	push	{r3, r4, r5, lr}
 8009936:	4d07      	ldr	r5, [pc, #28]	; (8009954 <_read_r+0x20>)
 8009938:	4604      	mov	r4, r0
 800993a:	4608      	mov	r0, r1
 800993c:	4611      	mov	r1, r2
 800993e:	2200      	movs	r2, #0
 8009940:	602a      	str	r2, [r5, #0]
 8009942:	461a      	mov	r2, r3
 8009944:	f000 ff8c 	bl	800a860 <_read>
 8009948:	1c43      	adds	r3, r0, #1
 800994a:	d102      	bne.n	8009952 <_read_r+0x1e>
 800994c:	682b      	ldr	r3, [r5, #0]
 800994e:	b103      	cbz	r3, 8009952 <_read_r+0x1e>
 8009950:	6023      	str	r3, [r4, #0]
 8009952:	bd38      	pop	{r3, r4, r5, pc}
 8009954:	20001180 	.word	0x20001180

08009958 <_sbrk_r>:
 8009958:	b538      	push	{r3, r4, r5, lr}
 800995a:	4d06      	ldr	r5, [pc, #24]	; (8009974 <_sbrk_r+0x1c>)
 800995c:	2300      	movs	r3, #0
 800995e:	4604      	mov	r4, r0
 8009960:	4608      	mov	r0, r1
 8009962:	602b      	str	r3, [r5, #0]
 8009964:	f7f7 fde2 	bl	800152c <_sbrk>
 8009968:	1c43      	adds	r3, r0, #1
 800996a:	d102      	bne.n	8009972 <_sbrk_r+0x1a>
 800996c:	682b      	ldr	r3, [r5, #0]
 800996e:	b103      	cbz	r3, 8009972 <_sbrk_r+0x1a>
 8009970:	6023      	str	r3, [r4, #0]
 8009972:	bd38      	pop	{r3, r4, r5, pc}
 8009974:	20001180 	.word	0x20001180

08009978 <_write_r>:
 8009978:	b538      	push	{r3, r4, r5, lr}
 800997a:	4d07      	ldr	r5, [pc, #28]	; (8009998 <_write_r+0x20>)
 800997c:	4604      	mov	r4, r0
 800997e:	4608      	mov	r0, r1
 8009980:	4611      	mov	r1, r2
 8009982:	2200      	movs	r2, #0
 8009984:	602a      	str	r2, [r5, #0]
 8009986:	461a      	mov	r2, r3
 8009988:	f000 ff72 	bl	800a870 <_write>
 800998c:	1c43      	adds	r3, r0, #1
 800998e:	d102      	bne.n	8009996 <_write_r+0x1e>
 8009990:	682b      	ldr	r3, [r5, #0]
 8009992:	b103      	cbz	r3, 8009996 <_write_r+0x1e>
 8009994:	6023      	str	r3, [r4, #0]
 8009996:	bd38      	pop	{r3, r4, r5, pc}
 8009998:	20001180 	.word	0x20001180

0800999c <__errno>:
 800999c:	4b01      	ldr	r3, [pc, #4]	; (80099a4 <__errno+0x8>)
 800999e:	6818      	ldr	r0, [r3, #0]
 80099a0:	4770      	bx	lr
 80099a2:	bf00      	nop
 80099a4:	20000978 	.word	0x20000978

080099a8 <__libc_init_array>:
 80099a8:	b570      	push	{r4, r5, r6, lr}
 80099aa:	4d0d      	ldr	r5, [pc, #52]	; (80099e0 <__libc_init_array+0x38>)
 80099ac:	4c0d      	ldr	r4, [pc, #52]	; (80099e4 <__libc_init_array+0x3c>)
 80099ae:	1b64      	subs	r4, r4, r5
 80099b0:	10a4      	asrs	r4, r4, #2
 80099b2:	2600      	movs	r6, #0
 80099b4:	42a6      	cmp	r6, r4
 80099b6:	d109      	bne.n	80099cc <__libc_init_array+0x24>
 80099b8:	4d0b      	ldr	r5, [pc, #44]	; (80099e8 <__libc_init_array+0x40>)
 80099ba:	4c0c      	ldr	r4, [pc, #48]	; (80099ec <__libc_init_array+0x44>)
 80099bc:	f000 ff60 	bl	800a880 <_init>
 80099c0:	1b64      	subs	r4, r4, r5
 80099c2:	10a4      	asrs	r4, r4, #2
 80099c4:	2600      	movs	r6, #0
 80099c6:	42a6      	cmp	r6, r4
 80099c8:	d105      	bne.n	80099d6 <__libc_init_array+0x2e>
 80099ca:	bd70      	pop	{r4, r5, r6, pc}
 80099cc:	f855 3b04 	ldr.w	r3, [r5], #4
 80099d0:	4798      	blx	r3
 80099d2:	3601      	adds	r6, #1
 80099d4:	e7ee      	b.n	80099b4 <__libc_init_array+0xc>
 80099d6:	f855 3b04 	ldr.w	r3, [r5], #4
 80099da:	4798      	blx	r3
 80099dc:	3601      	adds	r6, #1
 80099de:	e7f2      	b.n	80099c6 <__libc_init_array+0x1e>
 80099e0:	080154a4 	.word	0x080154a4
 80099e4:	080154a4 	.word	0x080154a4
 80099e8:	080154a4 	.word	0x080154a4
 80099ec:	080154a8 	.word	0x080154a8

080099f0 <__retarget_lock_init_recursive>:
 80099f0:	4770      	bx	lr

080099f2 <__retarget_lock_acquire_recursive>:
 80099f2:	4770      	bx	lr

080099f4 <__retarget_lock_release_recursive>:
 80099f4:	4770      	bx	lr
	...

080099f8 <_free_r>:
 80099f8:	b537      	push	{r0, r1, r2, r4, r5, lr}
 80099fa:	2900      	cmp	r1, #0
 80099fc:	d044      	beq.n	8009a88 <_free_r+0x90>
 80099fe:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8009a02:	9001      	str	r0, [sp, #4]
 8009a04:	2b00      	cmp	r3, #0
 8009a06:	f1a1 0404 	sub.w	r4, r1, #4
 8009a0a:	bfb8      	it	lt
 8009a0c:	18e4      	addlt	r4, r4, r3
 8009a0e:	f7ff fd53 	bl	80094b8 <__malloc_lock>
 8009a12:	4a1e      	ldr	r2, [pc, #120]	; (8009a8c <_free_r+0x94>)
 8009a14:	9801      	ldr	r0, [sp, #4]
 8009a16:	6813      	ldr	r3, [r2, #0]
 8009a18:	b933      	cbnz	r3, 8009a28 <_free_r+0x30>
 8009a1a:	6063      	str	r3, [r4, #4]
 8009a1c:	6014      	str	r4, [r2, #0]
 8009a1e:	b003      	add	sp, #12
 8009a20:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8009a24:	f7ff bd4e 	b.w	80094c4 <__malloc_unlock>
 8009a28:	42a3      	cmp	r3, r4
 8009a2a:	d908      	bls.n	8009a3e <_free_r+0x46>
 8009a2c:	6825      	ldr	r5, [r4, #0]
 8009a2e:	1961      	adds	r1, r4, r5
 8009a30:	428b      	cmp	r3, r1
 8009a32:	bf01      	itttt	eq
 8009a34:	6819      	ldreq	r1, [r3, #0]
 8009a36:	685b      	ldreq	r3, [r3, #4]
 8009a38:	1949      	addeq	r1, r1, r5
 8009a3a:	6021      	streq	r1, [r4, #0]
 8009a3c:	e7ed      	b.n	8009a1a <_free_r+0x22>
 8009a3e:	461a      	mov	r2, r3
 8009a40:	685b      	ldr	r3, [r3, #4]
 8009a42:	b10b      	cbz	r3, 8009a48 <_free_r+0x50>
 8009a44:	42a3      	cmp	r3, r4
 8009a46:	d9fa      	bls.n	8009a3e <_free_r+0x46>
 8009a48:	6811      	ldr	r1, [r2, #0]
 8009a4a:	1855      	adds	r5, r2, r1
 8009a4c:	42a5      	cmp	r5, r4
 8009a4e:	d10b      	bne.n	8009a68 <_free_r+0x70>
 8009a50:	6824      	ldr	r4, [r4, #0]
 8009a52:	4421      	add	r1, r4
 8009a54:	1854      	adds	r4, r2, r1
 8009a56:	42a3      	cmp	r3, r4
 8009a58:	6011      	str	r1, [r2, #0]
 8009a5a:	d1e0      	bne.n	8009a1e <_free_r+0x26>
 8009a5c:	681c      	ldr	r4, [r3, #0]
 8009a5e:	685b      	ldr	r3, [r3, #4]
 8009a60:	6053      	str	r3, [r2, #4]
 8009a62:	440c      	add	r4, r1
 8009a64:	6014      	str	r4, [r2, #0]
 8009a66:	e7da      	b.n	8009a1e <_free_r+0x26>
 8009a68:	d902      	bls.n	8009a70 <_free_r+0x78>
 8009a6a:	230c      	movs	r3, #12
 8009a6c:	6003      	str	r3, [r0, #0]
 8009a6e:	e7d6      	b.n	8009a1e <_free_r+0x26>
 8009a70:	6825      	ldr	r5, [r4, #0]
 8009a72:	1961      	adds	r1, r4, r5
 8009a74:	428b      	cmp	r3, r1
 8009a76:	bf04      	itt	eq
 8009a78:	6819      	ldreq	r1, [r3, #0]
 8009a7a:	685b      	ldreq	r3, [r3, #4]
 8009a7c:	6063      	str	r3, [r4, #4]
 8009a7e:	bf04      	itt	eq
 8009a80:	1949      	addeq	r1, r1, r5
 8009a82:	6021      	streq	r1, [r4, #0]
 8009a84:	6054      	str	r4, [r2, #4]
 8009a86:	e7ca      	b.n	8009a1e <_free_r+0x26>
 8009a88:	b003      	add	sp, #12
 8009a8a:	bd30      	pop	{r4, r5, pc}
 8009a8c:	2000103c 	.word	0x2000103c

08009a90 <__sfputc_r>:
 8009a90:	6893      	ldr	r3, [r2, #8]
 8009a92:	3b01      	subs	r3, #1
 8009a94:	2b00      	cmp	r3, #0
 8009a96:	b410      	push	{r4}
 8009a98:	6093      	str	r3, [r2, #8]
 8009a9a:	da08      	bge.n	8009aae <__sfputc_r+0x1e>
 8009a9c:	6994      	ldr	r4, [r2, #24]
 8009a9e:	42a3      	cmp	r3, r4
 8009aa0:	db01      	blt.n	8009aa6 <__sfputc_r+0x16>
 8009aa2:	290a      	cmp	r1, #10
 8009aa4:	d103      	bne.n	8009aae <__sfputc_r+0x1e>
 8009aa6:	f85d 4b04 	ldr.w	r4, [sp], #4
 8009aaa:	f7ff be84 	b.w	80097b6 <__swbuf_r>
 8009aae:	6813      	ldr	r3, [r2, #0]
 8009ab0:	1c58      	adds	r0, r3, #1
 8009ab2:	6010      	str	r0, [r2, #0]
 8009ab4:	7019      	strb	r1, [r3, #0]
 8009ab6:	4608      	mov	r0, r1
 8009ab8:	f85d 4b04 	ldr.w	r4, [sp], #4
 8009abc:	4770      	bx	lr

08009abe <__sfputs_r>:
 8009abe:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009ac0:	4606      	mov	r6, r0
 8009ac2:	460f      	mov	r7, r1
 8009ac4:	4614      	mov	r4, r2
 8009ac6:	18d5      	adds	r5, r2, r3
 8009ac8:	42ac      	cmp	r4, r5
 8009aca:	d101      	bne.n	8009ad0 <__sfputs_r+0x12>
 8009acc:	2000      	movs	r0, #0
 8009ace:	e007      	b.n	8009ae0 <__sfputs_r+0x22>
 8009ad0:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009ad4:	463a      	mov	r2, r7
 8009ad6:	4630      	mov	r0, r6
 8009ad8:	f7ff ffda 	bl	8009a90 <__sfputc_r>
 8009adc:	1c43      	adds	r3, r0, #1
 8009ade:	d1f3      	bne.n	8009ac8 <__sfputs_r+0xa>
 8009ae0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08009ae4 <_vfiprintf_r>:
 8009ae4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009ae8:	460d      	mov	r5, r1
 8009aea:	b09d      	sub	sp, #116	; 0x74
 8009aec:	4614      	mov	r4, r2
 8009aee:	4698      	mov	r8, r3
 8009af0:	4606      	mov	r6, r0
 8009af2:	b118      	cbz	r0, 8009afc <_vfiprintf_r+0x18>
 8009af4:	6a03      	ldr	r3, [r0, #32]
 8009af6:	b90b      	cbnz	r3, 8009afc <_vfiprintf_r+0x18>
 8009af8:	f7ff fd76 	bl	80095e8 <__sinit>
 8009afc:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8009afe:	07d9      	lsls	r1, r3, #31
 8009b00:	d405      	bmi.n	8009b0e <_vfiprintf_r+0x2a>
 8009b02:	89ab      	ldrh	r3, [r5, #12]
 8009b04:	059a      	lsls	r2, r3, #22
 8009b06:	d402      	bmi.n	8009b0e <_vfiprintf_r+0x2a>
 8009b08:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8009b0a:	f7ff ff72 	bl	80099f2 <__retarget_lock_acquire_recursive>
 8009b0e:	89ab      	ldrh	r3, [r5, #12]
 8009b10:	071b      	lsls	r3, r3, #28
 8009b12:	d501      	bpl.n	8009b18 <_vfiprintf_r+0x34>
 8009b14:	692b      	ldr	r3, [r5, #16]
 8009b16:	b99b      	cbnz	r3, 8009b40 <_vfiprintf_r+0x5c>
 8009b18:	4629      	mov	r1, r5
 8009b1a:	4630      	mov	r0, r6
 8009b1c:	f7ff fe88 	bl	8009830 <__swsetup_r>
 8009b20:	b170      	cbz	r0, 8009b40 <_vfiprintf_r+0x5c>
 8009b22:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8009b24:	07dc      	lsls	r4, r3, #31
 8009b26:	d504      	bpl.n	8009b32 <_vfiprintf_r+0x4e>
 8009b28:	f04f 30ff 	mov.w	r0, #4294967295
 8009b2c:	b01d      	add	sp, #116	; 0x74
 8009b2e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009b32:	89ab      	ldrh	r3, [r5, #12]
 8009b34:	0598      	lsls	r0, r3, #22
 8009b36:	d4f7      	bmi.n	8009b28 <_vfiprintf_r+0x44>
 8009b38:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8009b3a:	f7ff ff5b 	bl	80099f4 <__retarget_lock_release_recursive>
 8009b3e:	e7f3      	b.n	8009b28 <_vfiprintf_r+0x44>
 8009b40:	2300      	movs	r3, #0
 8009b42:	9309      	str	r3, [sp, #36]	; 0x24
 8009b44:	2320      	movs	r3, #32
 8009b46:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8009b4a:	f8cd 800c 	str.w	r8, [sp, #12]
 8009b4e:	2330      	movs	r3, #48	; 0x30
 8009b50:	f8df 81b0 	ldr.w	r8, [pc, #432]	; 8009d04 <_vfiprintf_r+0x220>
 8009b54:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8009b58:	f04f 0901 	mov.w	r9, #1
 8009b5c:	4623      	mov	r3, r4
 8009b5e:	469a      	mov	sl, r3
 8009b60:	f813 2b01 	ldrb.w	r2, [r3], #1
 8009b64:	b10a      	cbz	r2, 8009b6a <_vfiprintf_r+0x86>
 8009b66:	2a25      	cmp	r2, #37	; 0x25
 8009b68:	d1f9      	bne.n	8009b5e <_vfiprintf_r+0x7a>
 8009b6a:	ebba 0b04 	subs.w	fp, sl, r4
 8009b6e:	d00b      	beq.n	8009b88 <_vfiprintf_r+0xa4>
 8009b70:	465b      	mov	r3, fp
 8009b72:	4622      	mov	r2, r4
 8009b74:	4629      	mov	r1, r5
 8009b76:	4630      	mov	r0, r6
 8009b78:	f7ff ffa1 	bl	8009abe <__sfputs_r>
 8009b7c:	3001      	adds	r0, #1
 8009b7e:	f000 80a9 	beq.w	8009cd4 <_vfiprintf_r+0x1f0>
 8009b82:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8009b84:	445a      	add	r2, fp
 8009b86:	9209      	str	r2, [sp, #36]	; 0x24
 8009b88:	f89a 3000 	ldrb.w	r3, [sl]
 8009b8c:	2b00      	cmp	r3, #0
 8009b8e:	f000 80a1 	beq.w	8009cd4 <_vfiprintf_r+0x1f0>
 8009b92:	2300      	movs	r3, #0
 8009b94:	f04f 32ff 	mov.w	r2, #4294967295
 8009b98:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8009b9c:	f10a 0a01 	add.w	sl, sl, #1
 8009ba0:	9304      	str	r3, [sp, #16]
 8009ba2:	9307      	str	r3, [sp, #28]
 8009ba4:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8009ba8:	931a      	str	r3, [sp, #104]	; 0x68
 8009baa:	4654      	mov	r4, sl
 8009bac:	2205      	movs	r2, #5
 8009bae:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009bb2:	4854      	ldr	r0, [pc, #336]	; (8009d04 <_vfiprintf_r+0x220>)
 8009bb4:	f7f6 fb24 	bl	8000200 <memchr>
 8009bb8:	9a04      	ldr	r2, [sp, #16]
 8009bba:	b9d8      	cbnz	r0, 8009bf4 <_vfiprintf_r+0x110>
 8009bbc:	06d1      	lsls	r1, r2, #27
 8009bbe:	bf44      	itt	mi
 8009bc0:	2320      	movmi	r3, #32
 8009bc2:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8009bc6:	0713      	lsls	r3, r2, #28
 8009bc8:	bf44      	itt	mi
 8009bca:	232b      	movmi	r3, #43	; 0x2b
 8009bcc:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8009bd0:	f89a 3000 	ldrb.w	r3, [sl]
 8009bd4:	2b2a      	cmp	r3, #42	; 0x2a
 8009bd6:	d015      	beq.n	8009c04 <_vfiprintf_r+0x120>
 8009bd8:	9a07      	ldr	r2, [sp, #28]
 8009bda:	4654      	mov	r4, sl
 8009bdc:	2000      	movs	r0, #0
 8009bde:	f04f 0c0a 	mov.w	ip, #10
 8009be2:	4621      	mov	r1, r4
 8009be4:	f811 3b01 	ldrb.w	r3, [r1], #1
 8009be8:	3b30      	subs	r3, #48	; 0x30
 8009bea:	2b09      	cmp	r3, #9
 8009bec:	d94d      	bls.n	8009c8a <_vfiprintf_r+0x1a6>
 8009bee:	b1b0      	cbz	r0, 8009c1e <_vfiprintf_r+0x13a>
 8009bf0:	9207      	str	r2, [sp, #28]
 8009bf2:	e014      	b.n	8009c1e <_vfiprintf_r+0x13a>
 8009bf4:	eba0 0308 	sub.w	r3, r0, r8
 8009bf8:	fa09 f303 	lsl.w	r3, r9, r3
 8009bfc:	4313      	orrs	r3, r2
 8009bfe:	9304      	str	r3, [sp, #16]
 8009c00:	46a2      	mov	sl, r4
 8009c02:	e7d2      	b.n	8009baa <_vfiprintf_r+0xc6>
 8009c04:	9b03      	ldr	r3, [sp, #12]
 8009c06:	1d19      	adds	r1, r3, #4
 8009c08:	681b      	ldr	r3, [r3, #0]
 8009c0a:	9103      	str	r1, [sp, #12]
 8009c0c:	2b00      	cmp	r3, #0
 8009c0e:	bfbb      	ittet	lt
 8009c10:	425b      	neglt	r3, r3
 8009c12:	f042 0202 	orrlt.w	r2, r2, #2
 8009c16:	9307      	strge	r3, [sp, #28]
 8009c18:	9307      	strlt	r3, [sp, #28]
 8009c1a:	bfb8      	it	lt
 8009c1c:	9204      	strlt	r2, [sp, #16]
 8009c1e:	7823      	ldrb	r3, [r4, #0]
 8009c20:	2b2e      	cmp	r3, #46	; 0x2e
 8009c22:	d10c      	bne.n	8009c3e <_vfiprintf_r+0x15a>
 8009c24:	7863      	ldrb	r3, [r4, #1]
 8009c26:	2b2a      	cmp	r3, #42	; 0x2a
 8009c28:	d134      	bne.n	8009c94 <_vfiprintf_r+0x1b0>
 8009c2a:	9b03      	ldr	r3, [sp, #12]
 8009c2c:	1d1a      	adds	r2, r3, #4
 8009c2e:	681b      	ldr	r3, [r3, #0]
 8009c30:	9203      	str	r2, [sp, #12]
 8009c32:	2b00      	cmp	r3, #0
 8009c34:	bfb8      	it	lt
 8009c36:	f04f 33ff 	movlt.w	r3, #4294967295
 8009c3a:	3402      	adds	r4, #2
 8009c3c:	9305      	str	r3, [sp, #20]
 8009c3e:	f8df a0d4 	ldr.w	sl, [pc, #212]	; 8009d14 <_vfiprintf_r+0x230>
 8009c42:	7821      	ldrb	r1, [r4, #0]
 8009c44:	2203      	movs	r2, #3
 8009c46:	4650      	mov	r0, sl
 8009c48:	f7f6 fada 	bl	8000200 <memchr>
 8009c4c:	b138      	cbz	r0, 8009c5e <_vfiprintf_r+0x17a>
 8009c4e:	9b04      	ldr	r3, [sp, #16]
 8009c50:	eba0 000a 	sub.w	r0, r0, sl
 8009c54:	2240      	movs	r2, #64	; 0x40
 8009c56:	4082      	lsls	r2, r0
 8009c58:	4313      	orrs	r3, r2
 8009c5a:	3401      	adds	r4, #1
 8009c5c:	9304      	str	r3, [sp, #16]
 8009c5e:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009c62:	4829      	ldr	r0, [pc, #164]	; (8009d08 <_vfiprintf_r+0x224>)
 8009c64:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8009c68:	2206      	movs	r2, #6
 8009c6a:	f7f6 fac9 	bl	8000200 <memchr>
 8009c6e:	2800      	cmp	r0, #0
 8009c70:	d03f      	beq.n	8009cf2 <_vfiprintf_r+0x20e>
 8009c72:	4b26      	ldr	r3, [pc, #152]	; (8009d0c <_vfiprintf_r+0x228>)
 8009c74:	bb1b      	cbnz	r3, 8009cbe <_vfiprintf_r+0x1da>
 8009c76:	9b03      	ldr	r3, [sp, #12]
 8009c78:	3307      	adds	r3, #7
 8009c7a:	f023 0307 	bic.w	r3, r3, #7
 8009c7e:	3308      	adds	r3, #8
 8009c80:	9303      	str	r3, [sp, #12]
 8009c82:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8009c84:	443b      	add	r3, r7
 8009c86:	9309      	str	r3, [sp, #36]	; 0x24
 8009c88:	e768      	b.n	8009b5c <_vfiprintf_r+0x78>
 8009c8a:	fb0c 3202 	mla	r2, ip, r2, r3
 8009c8e:	460c      	mov	r4, r1
 8009c90:	2001      	movs	r0, #1
 8009c92:	e7a6      	b.n	8009be2 <_vfiprintf_r+0xfe>
 8009c94:	2300      	movs	r3, #0
 8009c96:	3401      	adds	r4, #1
 8009c98:	9305      	str	r3, [sp, #20]
 8009c9a:	4619      	mov	r1, r3
 8009c9c:	f04f 0c0a 	mov.w	ip, #10
 8009ca0:	4620      	mov	r0, r4
 8009ca2:	f810 2b01 	ldrb.w	r2, [r0], #1
 8009ca6:	3a30      	subs	r2, #48	; 0x30
 8009ca8:	2a09      	cmp	r2, #9
 8009caa:	d903      	bls.n	8009cb4 <_vfiprintf_r+0x1d0>
 8009cac:	2b00      	cmp	r3, #0
 8009cae:	d0c6      	beq.n	8009c3e <_vfiprintf_r+0x15a>
 8009cb0:	9105      	str	r1, [sp, #20]
 8009cb2:	e7c4      	b.n	8009c3e <_vfiprintf_r+0x15a>
 8009cb4:	fb0c 2101 	mla	r1, ip, r1, r2
 8009cb8:	4604      	mov	r4, r0
 8009cba:	2301      	movs	r3, #1
 8009cbc:	e7f0      	b.n	8009ca0 <_vfiprintf_r+0x1bc>
 8009cbe:	ab03      	add	r3, sp, #12
 8009cc0:	9300      	str	r3, [sp, #0]
 8009cc2:	462a      	mov	r2, r5
 8009cc4:	4b12      	ldr	r3, [pc, #72]	; (8009d10 <_vfiprintf_r+0x22c>)
 8009cc6:	a904      	add	r1, sp, #16
 8009cc8:	4630      	mov	r0, r6
 8009cca:	f3af 8000 	nop.w
 8009cce:	4607      	mov	r7, r0
 8009cd0:	1c78      	adds	r0, r7, #1
 8009cd2:	d1d6      	bne.n	8009c82 <_vfiprintf_r+0x19e>
 8009cd4:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8009cd6:	07d9      	lsls	r1, r3, #31
 8009cd8:	d405      	bmi.n	8009ce6 <_vfiprintf_r+0x202>
 8009cda:	89ab      	ldrh	r3, [r5, #12]
 8009cdc:	059a      	lsls	r2, r3, #22
 8009cde:	d402      	bmi.n	8009ce6 <_vfiprintf_r+0x202>
 8009ce0:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8009ce2:	f7ff fe87 	bl	80099f4 <__retarget_lock_release_recursive>
 8009ce6:	89ab      	ldrh	r3, [r5, #12]
 8009ce8:	065b      	lsls	r3, r3, #25
 8009cea:	f53f af1d 	bmi.w	8009b28 <_vfiprintf_r+0x44>
 8009cee:	9809      	ldr	r0, [sp, #36]	; 0x24
 8009cf0:	e71c      	b.n	8009b2c <_vfiprintf_r+0x48>
 8009cf2:	ab03      	add	r3, sp, #12
 8009cf4:	9300      	str	r3, [sp, #0]
 8009cf6:	462a      	mov	r2, r5
 8009cf8:	4b05      	ldr	r3, [pc, #20]	; (8009d10 <_vfiprintf_r+0x22c>)
 8009cfa:	a904      	add	r1, sp, #16
 8009cfc:	4630      	mov	r0, r6
 8009cfe:	f000 f879 	bl	8009df4 <_printf_i>
 8009d02:	e7e4      	b.n	8009cce <_vfiprintf_r+0x1ea>
 8009d04:	08015450 	.word	0x08015450
 8009d08:	0801545a 	.word	0x0801545a
 8009d0c:	00000000 	.word	0x00000000
 8009d10:	08009abf 	.word	0x08009abf
 8009d14:	08015456 	.word	0x08015456

08009d18 <_printf_common>:
 8009d18:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8009d1c:	4616      	mov	r6, r2
 8009d1e:	4699      	mov	r9, r3
 8009d20:	688a      	ldr	r2, [r1, #8]
 8009d22:	690b      	ldr	r3, [r1, #16]
 8009d24:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8009d28:	4293      	cmp	r3, r2
 8009d2a:	bfb8      	it	lt
 8009d2c:	4613      	movlt	r3, r2
 8009d2e:	6033      	str	r3, [r6, #0]
 8009d30:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8009d34:	4607      	mov	r7, r0
 8009d36:	460c      	mov	r4, r1
 8009d38:	b10a      	cbz	r2, 8009d3e <_printf_common+0x26>
 8009d3a:	3301      	adds	r3, #1
 8009d3c:	6033      	str	r3, [r6, #0]
 8009d3e:	6823      	ldr	r3, [r4, #0]
 8009d40:	0699      	lsls	r1, r3, #26
 8009d42:	bf42      	ittt	mi
 8009d44:	6833      	ldrmi	r3, [r6, #0]
 8009d46:	3302      	addmi	r3, #2
 8009d48:	6033      	strmi	r3, [r6, #0]
 8009d4a:	6825      	ldr	r5, [r4, #0]
 8009d4c:	f015 0506 	ands.w	r5, r5, #6
 8009d50:	d106      	bne.n	8009d60 <_printf_common+0x48>
 8009d52:	f104 0a19 	add.w	sl, r4, #25
 8009d56:	68e3      	ldr	r3, [r4, #12]
 8009d58:	6832      	ldr	r2, [r6, #0]
 8009d5a:	1a9b      	subs	r3, r3, r2
 8009d5c:	42ab      	cmp	r3, r5
 8009d5e:	dc26      	bgt.n	8009dae <_printf_common+0x96>
 8009d60:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8009d64:	1e13      	subs	r3, r2, #0
 8009d66:	6822      	ldr	r2, [r4, #0]
 8009d68:	bf18      	it	ne
 8009d6a:	2301      	movne	r3, #1
 8009d6c:	0692      	lsls	r2, r2, #26
 8009d6e:	d42b      	bmi.n	8009dc8 <_printf_common+0xb0>
 8009d70:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8009d74:	4649      	mov	r1, r9
 8009d76:	4638      	mov	r0, r7
 8009d78:	47c0      	blx	r8
 8009d7a:	3001      	adds	r0, #1
 8009d7c:	d01e      	beq.n	8009dbc <_printf_common+0xa4>
 8009d7e:	6823      	ldr	r3, [r4, #0]
 8009d80:	6922      	ldr	r2, [r4, #16]
 8009d82:	f003 0306 	and.w	r3, r3, #6
 8009d86:	2b04      	cmp	r3, #4
 8009d88:	bf02      	ittt	eq
 8009d8a:	68e5      	ldreq	r5, [r4, #12]
 8009d8c:	6833      	ldreq	r3, [r6, #0]
 8009d8e:	1aed      	subeq	r5, r5, r3
 8009d90:	68a3      	ldr	r3, [r4, #8]
 8009d92:	bf0c      	ite	eq
 8009d94:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8009d98:	2500      	movne	r5, #0
 8009d9a:	4293      	cmp	r3, r2
 8009d9c:	bfc4      	itt	gt
 8009d9e:	1a9b      	subgt	r3, r3, r2
 8009da0:	18ed      	addgt	r5, r5, r3
 8009da2:	2600      	movs	r6, #0
 8009da4:	341a      	adds	r4, #26
 8009da6:	42b5      	cmp	r5, r6
 8009da8:	d11a      	bne.n	8009de0 <_printf_common+0xc8>
 8009daa:	2000      	movs	r0, #0
 8009dac:	e008      	b.n	8009dc0 <_printf_common+0xa8>
 8009dae:	2301      	movs	r3, #1
 8009db0:	4652      	mov	r2, sl
 8009db2:	4649      	mov	r1, r9
 8009db4:	4638      	mov	r0, r7
 8009db6:	47c0      	blx	r8
 8009db8:	3001      	adds	r0, #1
 8009dba:	d103      	bne.n	8009dc4 <_printf_common+0xac>
 8009dbc:	f04f 30ff 	mov.w	r0, #4294967295
 8009dc0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009dc4:	3501      	adds	r5, #1
 8009dc6:	e7c6      	b.n	8009d56 <_printf_common+0x3e>
 8009dc8:	18e1      	adds	r1, r4, r3
 8009dca:	1c5a      	adds	r2, r3, #1
 8009dcc:	2030      	movs	r0, #48	; 0x30
 8009dce:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8009dd2:	4422      	add	r2, r4
 8009dd4:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8009dd8:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8009ddc:	3302      	adds	r3, #2
 8009dde:	e7c7      	b.n	8009d70 <_printf_common+0x58>
 8009de0:	2301      	movs	r3, #1
 8009de2:	4622      	mov	r2, r4
 8009de4:	4649      	mov	r1, r9
 8009de6:	4638      	mov	r0, r7
 8009de8:	47c0      	blx	r8
 8009dea:	3001      	adds	r0, #1
 8009dec:	d0e6      	beq.n	8009dbc <_printf_common+0xa4>
 8009dee:	3601      	adds	r6, #1
 8009df0:	e7d9      	b.n	8009da6 <_printf_common+0x8e>
	...

08009df4 <_printf_i>:
 8009df4:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8009df8:	7e0f      	ldrb	r7, [r1, #24]
 8009dfa:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8009dfc:	2f78      	cmp	r7, #120	; 0x78
 8009dfe:	4691      	mov	r9, r2
 8009e00:	4680      	mov	r8, r0
 8009e02:	460c      	mov	r4, r1
 8009e04:	469a      	mov	sl, r3
 8009e06:	f101 0243 	add.w	r2, r1, #67	; 0x43
 8009e0a:	d807      	bhi.n	8009e1c <_printf_i+0x28>
 8009e0c:	2f62      	cmp	r7, #98	; 0x62
 8009e0e:	d80a      	bhi.n	8009e26 <_printf_i+0x32>
 8009e10:	2f00      	cmp	r7, #0
 8009e12:	f000 80d4 	beq.w	8009fbe <_printf_i+0x1ca>
 8009e16:	2f58      	cmp	r7, #88	; 0x58
 8009e18:	f000 80c0 	beq.w	8009f9c <_printf_i+0x1a8>
 8009e1c:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8009e20:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8009e24:	e03a      	b.n	8009e9c <_printf_i+0xa8>
 8009e26:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8009e2a:	2b15      	cmp	r3, #21
 8009e2c:	d8f6      	bhi.n	8009e1c <_printf_i+0x28>
 8009e2e:	a101      	add	r1, pc, #4	; (adr r1, 8009e34 <_printf_i+0x40>)
 8009e30:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8009e34:	08009e8d 	.word	0x08009e8d
 8009e38:	08009ea1 	.word	0x08009ea1
 8009e3c:	08009e1d 	.word	0x08009e1d
 8009e40:	08009e1d 	.word	0x08009e1d
 8009e44:	08009e1d 	.word	0x08009e1d
 8009e48:	08009e1d 	.word	0x08009e1d
 8009e4c:	08009ea1 	.word	0x08009ea1
 8009e50:	08009e1d 	.word	0x08009e1d
 8009e54:	08009e1d 	.word	0x08009e1d
 8009e58:	08009e1d 	.word	0x08009e1d
 8009e5c:	08009e1d 	.word	0x08009e1d
 8009e60:	08009fa5 	.word	0x08009fa5
 8009e64:	08009ecd 	.word	0x08009ecd
 8009e68:	08009f5f 	.word	0x08009f5f
 8009e6c:	08009e1d 	.word	0x08009e1d
 8009e70:	08009e1d 	.word	0x08009e1d
 8009e74:	08009fc7 	.word	0x08009fc7
 8009e78:	08009e1d 	.word	0x08009e1d
 8009e7c:	08009ecd 	.word	0x08009ecd
 8009e80:	08009e1d 	.word	0x08009e1d
 8009e84:	08009e1d 	.word	0x08009e1d
 8009e88:	08009f67 	.word	0x08009f67
 8009e8c:	682b      	ldr	r3, [r5, #0]
 8009e8e:	1d1a      	adds	r2, r3, #4
 8009e90:	681b      	ldr	r3, [r3, #0]
 8009e92:	602a      	str	r2, [r5, #0]
 8009e94:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8009e98:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8009e9c:	2301      	movs	r3, #1
 8009e9e:	e09f      	b.n	8009fe0 <_printf_i+0x1ec>
 8009ea0:	6820      	ldr	r0, [r4, #0]
 8009ea2:	682b      	ldr	r3, [r5, #0]
 8009ea4:	0607      	lsls	r7, r0, #24
 8009ea6:	f103 0104 	add.w	r1, r3, #4
 8009eaa:	6029      	str	r1, [r5, #0]
 8009eac:	d501      	bpl.n	8009eb2 <_printf_i+0xbe>
 8009eae:	681e      	ldr	r6, [r3, #0]
 8009eb0:	e003      	b.n	8009eba <_printf_i+0xc6>
 8009eb2:	0646      	lsls	r6, r0, #25
 8009eb4:	d5fb      	bpl.n	8009eae <_printf_i+0xba>
 8009eb6:	f9b3 6000 	ldrsh.w	r6, [r3]
 8009eba:	2e00      	cmp	r6, #0
 8009ebc:	da03      	bge.n	8009ec6 <_printf_i+0xd2>
 8009ebe:	232d      	movs	r3, #45	; 0x2d
 8009ec0:	4276      	negs	r6, r6
 8009ec2:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8009ec6:	485a      	ldr	r0, [pc, #360]	; (800a030 <_printf_i+0x23c>)
 8009ec8:	230a      	movs	r3, #10
 8009eca:	e012      	b.n	8009ef2 <_printf_i+0xfe>
 8009ecc:	682b      	ldr	r3, [r5, #0]
 8009ece:	6820      	ldr	r0, [r4, #0]
 8009ed0:	1d19      	adds	r1, r3, #4
 8009ed2:	6029      	str	r1, [r5, #0]
 8009ed4:	0605      	lsls	r5, r0, #24
 8009ed6:	d501      	bpl.n	8009edc <_printf_i+0xe8>
 8009ed8:	681e      	ldr	r6, [r3, #0]
 8009eda:	e002      	b.n	8009ee2 <_printf_i+0xee>
 8009edc:	0641      	lsls	r1, r0, #25
 8009ede:	d5fb      	bpl.n	8009ed8 <_printf_i+0xe4>
 8009ee0:	881e      	ldrh	r6, [r3, #0]
 8009ee2:	4853      	ldr	r0, [pc, #332]	; (800a030 <_printf_i+0x23c>)
 8009ee4:	2f6f      	cmp	r7, #111	; 0x6f
 8009ee6:	bf0c      	ite	eq
 8009ee8:	2308      	moveq	r3, #8
 8009eea:	230a      	movne	r3, #10
 8009eec:	2100      	movs	r1, #0
 8009eee:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8009ef2:	6865      	ldr	r5, [r4, #4]
 8009ef4:	60a5      	str	r5, [r4, #8]
 8009ef6:	2d00      	cmp	r5, #0
 8009ef8:	bfa2      	ittt	ge
 8009efa:	6821      	ldrge	r1, [r4, #0]
 8009efc:	f021 0104 	bicge.w	r1, r1, #4
 8009f00:	6021      	strge	r1, [r4, #0]
 8009f02:	b90e      	cbnz	r6, 8009f08 <_printf_i+0x114>
 8009f04:	2d00      	cmp	r5, #0
 8009f06:	d04b      	beq.n	8009fa0 <_printf_i+0x1ac>
 8009f08:	4615      	mov	r5, r2
 8009f0a:	fbb6 f1f3 	udiv	r1, r6, r3
 8009f0e:	fb03 6711 	mls	r7, r3, r1, r6
 8009f12:	5dc7      	ldrb	r7, [r0, r7]
 8009f14:	f805 7d01 	strb.w	r7, [r5, #-1]!
 8009f18:	4637      	mov	r7, r6
 8009f1a:	42bb      	cmp	r3, r7
 8009f1c:	460e      	mov	r6, r1
 8009f1e:	d9f4      	bls.n	8009f0a <_printf_i+0x116>
 8009f20:	2b08      	cmp	r3, #8
 8009f22:	d10b      	bne.n	8009f3c <_printf_i+0x148>
 8009f24:	6823      	ldr	r3, [r4, #0]
 8009f26:	07de      	lsls	r6, r3, #31
 8009f28:	d508      	bpl.n	8009f3c <_printf_i+0x148>
 8009f2a:	6923      	ldr	r3, [r4, #16]
 8009f2c:	6861      	ldr	r1, [r4, #4]
 8009f2e:	4299      	cmp	r1, r3
 8009f30:	bfde      	ittt	le
 8009f32:	2330      	movle	r3, #48	; 0x30
 8009f34:	f805 3c01 	strble.w	r3, [r5, #-1]
 8009f38:	f105 35ff 	addle.w	r5, r5, #4294967295
 8009f3c:	1b52      	subs	r2, r2, r5
 8009f3e:	6122      	str	r2, [r4, #16]
 8009f40:	f8cd a000 	str.w	sl, [sp]
 8009f44:	464b      	mov	r3, r9
 8009f46:	aa03      	add	r2, sp, #12
 8009f48:	4621      	mov	r1, r4
 8009f4a:	4640      	mov	r0, r8
 8009f4c:	f7ff fee4 	bl	8009d18 <_printf_common>
 8009f50:	3001      	adds	r0, #1
 8009f52:	d14a      	bne.n	8009fea <_printf_i+0x1f6>
 8009f54:	f04f 30ff 	mov.w	r0, #4294967295
 8009f58:	b004      	add	sp, #16
 8009f5a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009f5e:	6823      	ldr	r3, [r4, #0]
 8009f60:	f043 0320 	orr.w	r3, r3, #32
 8009f64:	6023      	str	r3, [r4, #0]
 8009f66:	4833      	ldr	r0, [pc, #204]	; (800a034 <_printf_i+0x240>)
 8009f68:	2778      	movs	r7, #120	; 0x78
 8009f6a:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 8009f6e:	6823      	ldr	r3, [r4, #0]
 8009f70:	6829      	ldr	r1, [r5, #0]
 8009f72:	061f      	lsls	r7, r3, #24
 8009f74:	f851 6b04 	ldr.w	r6, [r1], #4
 8009f78:	d402      	bmi.n	8009f80 <_printf_i+0x18c>
 8009f7a:	065f      	lsls	r7, r3, #25
 8009f7c:	bf48      	it	mi
 8009f7e:	b2b6      	uxthmi	r6, r6
 8009f80:	07df      	lsls	r7, r3, #31
 8009f82:	bf48      	it	mi
 8009f84:	f043 0320 	orrmi.w	r3, r3, #32
 8009f88:	6029      	str	r1, [r5, #0]
 8009f8a:	bf48      	it	mi
 8009f8c:	6023      	strmi	r3, [r4, #0]
 8009f8e:	b91e      	cbnz	r6, 8009f98 <_printf_i+0x1a4>
 8009f90:	6823      	ldr	r3, [r4, #0]
 8009f92:	f023 0320 	bic.w	r3, r3, #32
 8009f96:	6023      	str	r3, [r4, #0]
 8009f98:	2310      	movs	r3, #16
 8009f9a:	e7a7      	b.n	8009eec <_printf_i+0xf8>
 8009f9c:	4824      	ldr	r0, [pc, #144]	; (800a030 <_printf_i+0x23c>)
 8009f9e:	e7e4      	b.n	8009f6a <_printf_i+0x176>
 8009fa0:	4615      	mov	r5, r2
 8009fa2:	e7bd      	b.n	8009f20 <_printf_i+0x12c>
 8009fa4:	682b      	ldr	r3, [r5, #0]
 8009fa6:	6826      	ldr	r6, [r4, #0]
 8009fa8:	6961      	ldr	r1, [r4, #20]
 8009faa:	1d18      	adds	r0, r3, #4
 8009fac:	6028      	str	r0, [r5, #0]
 8009fae:	0635      	lsls	r5, r6, #24
 8009fb0:	681b      	ldr	r3, [r3, #0]
 8009fb2:	d501      	bpl.n	8009fb8 <_printf_i+0x1c4>
 8009fb4:	6019      	str	r1, [r3, #0]
 8009fb6:	e002      	b.n	8009fbe <_printf_i+0x1ca>
 8009fb8:	0670      	lsls	r0, r6, #25
 8009fba:	d5fb      	bpl.n	8009fb4 <_printf_i+0x1c0>
 8009fbc:	8019      	strh	r1, [r3, #0]
 8009fbe:	2300      	movs	r3, #0
 8009fc0:	6123      	str	r3, [r4, #16]
 8009fc2:	4615      	mov	r5, r2
 8009fc4:	e7bc      	b.n	8009f40 <_printf_i+0x14c>
 8009fc6:	682b      	ldr	r3, [r5, #0]
 8009fc8:	1d1a      	adds	r2, r3, #4
 8009fca:	602a      	str	r2, [r5, #0]
 8009fcc:	681d      	ldr	r5, [r3, #0]
 8009fce:	6862      	ldr	r2, [r4, #4]
 8009fd0:	2100      	movs	r1, #0
 8009fd2:	4628      	mov	r0, r5
 8009fd4:	f7f6 f914 	bl	8000200 <memchr>
 8009fd8:	b108      	cbz	r0, 8009fde <_printf_i+0x1ea>
 8009fda:	1b40      	subs	r0, r0, r5
 8009fdc:	6060      	str	r0, [r4, #4]
 8009fde:	6863      	ldr	r3, [r4, #4]
 8009fe0:	6123      	str	r3, [r4, #16]
 8009fe2:	2300      	movs	r3, #0
 8009fe4:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8009fe8:	e7aa      	b.n	8009f40 <_printf_i+0x14c>
 8009fea:	6923      	ldr	r3, [r4, #16]
 8009fec:	462a      	mov	r2, r5
 8009fee:	4649      	mov	r1, r9
 8009ff0:	4640      	mov	r0, r8
 8009ff2:	47d0      	blx	sl
 8009ff4:	3001      	adds	r0, #1
 8009ff6:	d0ad      	beq.n	8009f54 <_printf_i+0x160>
 8009ff8:	6823      	ldr	r3, [r4, #0]
 8009ffa:	079b      	lsls	r3, r3, #30
 8009ffc:	d413      	bmi.n	800a026 <_printf_i+0x232>
 8009ffe:	68e0      	ldr	r0, [r4, #12]
 800a000:	9b03      	ldr	r3, [sp, #12]
 800a002:	4298      	cmp	r0, r3
 800a004:	bfb8      	it	lt
 800a006:	4618      	movlt	r0, r3
 800a008:	e7a6      	b.n	8009f58 <_printf_i+0x164>
 800a00a:	2301      	movs	r3, #1
 800a00c:	4632      	mov	r2, r6
 800a00e:	4649      	mov	r1, r9
 800a010:	4640      	mov	r0, r8
 800a012:	47d0      	blx	sl
 800a014:	3001      	adds	r0, #1
 800a016:	d09d      	beq.n	8009f54 <_printf_i+0x160>
 800a018:	3501      	adds	r5, #1
 800a01a:	68e3      	ldr	r3, [r4, #12]
 800a01c:	9903      	ldr	r1, [sp, #12]
 800a01e:	1a5b      	subs	r3, r3, r1
 800a020:	42ab      	cmp	r3, r5
 800a022:	dcf2      	bgt.n	800a00a <_printf_i+0x216>
 800a024:	e7eb      	b.n	8009ffe <_printf_i+0x20a>
 800a026:	2500      	movs	r5, #0
 800a028:	f104 0619 	add.w	r6, r4, #25
 800a02c:	e7f5      	b.n	800a01a <_printf_i+0x226>
 800a02e:	bf00      	nop
 800a030:	08015461 	.word	0x08015461
 800a034:	08015472 	.word	0x08015472

0800a038 <__sflush_r>:
 800a038:	898a      	ldrh	r2, [r1, #12]
 800a03a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800a03e:	4605      	mov	r5, r0
 800a040:	0710      	lsls	r0, r2, #28
 800a042:	460c      	mov	r4, r1
 800a044:	d458      	bmi.n	800a0f8 <__sflush_r+0xc0>
 800a046:	684b      	ldr	r3, [r1, #4]
 800a048:	2b00      	cmp	r3, #0
 800a04a:	dc05      	bgt.n	800a058 <__sflush_r+0x20>
 800a04c:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 800a04e:	2b00      	cmp	r3, #0
 800a050:	dc02      	bgt.n	800a058 <__sflush_r+0x20>
 800a052:	2000      	movs	r0, #0
 800a054:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800a058:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800a05a:	2e00      	cmp	r6, #0
 800a05c:	d0f9      	beq.n	800a052 <__sflush_r+0x1a>
 800a05e:	2300      	movs	r3, #0
 800a060:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 800a064:	682f      	ldr	r7, [r5, #0]
 800a066:	6a21      	ldr	r1, [r4, #32]
 800a068:	602b      	str	r3, [r5, #0]
 800a06a:	d032      	beq.n	800a0d2 <__sflush_r+0x9a>
 800a06c:	6d60      	ldr	r0, [r4, #84]	; 0x54
 800a06e:	89a3      	ldrh	r3, [r4, #12]
 800a070:	075a      	lsls	r2, r3, #29
 800a072:	d505      	bpl.n	800a080 <__sflush_r+0x48>
 800a074:	6863      	ldr	r3, [r4, #4]
 800a076:	1ac0      	subs	r0, r0, r3
 800a078:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800a07a:	b10b      	cbz	r3, 800a080 <__sflush_r+0x48>
 800a07c:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800a07e:	1ac0      	subs	r0, r0, r3
 800a080:	2300      	movs	r3, #0
 800a082:	4602      	mov	r2, r0
 800a084:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800a086:	6a21      	ldr	r1, [r4, #32]
 800a088:	4628      	mov	r0, r5
 800a08a:	47b0      	blx	r6
 800a08c:	1c43      	adds	r3, r0, #1
 800a08e:	89a3      	ldrh	r3, [r4, #12]
 800a090:	d106      	bne.n	800a0a0 <__sflush_r+0x68>
 800a092:	6829      	ldr	r1, [r5, #0]
 800a094:	291d      	cmp	r1, #29
 800a096:	d82b      	bhi.n	800a0f0 <__sflush_r+0xb8>
 800a098:	4a29      	ldr	r2, [pc, #164]	; (800a140 <__sflush_r+0x108>)
 800a09a:	410a      	asrs	r2, r1
 800a09c:	07d6      	lsls	r6, r2, #31
 800a09e:	d427      	bmi.n	800a0f0 <__sflush_r+0xb8>
 800a0a0:	2200      	movs	r2, #0
 800a0a2:	6062      	str	r2, [r4, #4]
 800a0a4:	04d9      	lsls	r1, r3, #19
 800a0a6:	6922      	ldr	r2, [r4, #16]
 800a0a8:	6022      	str	r2, [r4, #0]
 800a0aa:	d504      	bpl.n	800a0b6 <__sflush_r+0x7e>
 800a0ac:	1c42      	adds	r2, r0, #1
 800a0ae:	d101      	bne.n	800a0b4 <__sflush_r+0x7c>
 800a0b0:	682b      	ldr	r3, [r5, #0]
 800a0b2:	b903      	cbnz	r3, 800a0b6 <__sflush_r+0x7e>
 800a0b4:	6560      	str	r0, [r4, #84]	; 0x54
 800a0b6:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800a0b8:	602f      	str	r7, [r5, #0]
 800a0ba:	2900      	cmp	r1, #0
 800a0bc:	d0c9      	beq.n	800a052 <__sflush_r+0x1a>
 800a0be:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800a0c2:	4299      	cmp	r1, r3
 800a0c4:	d002      	beq.n	800a0cc <__sflush_r+0x94>
 800a0c6:	4628      	mov	r0, r5
 800a0c8:	f7ff fc96 	bl	80099f8 <_free_r>
 800a0cc:	2000      	movs	r0, #0
 800a0ce:	6360      	str	r0, [r4, #52]	; 0x34
 800a0d0:	e7c0      	b.n	800a054 <__sflush_r+0x1c>
 800a0d2:	2301      	movs	r3, #1
 800a0d4:	4628      	mov	r0, r5
 800a0d6:	47b0      	blx	r6
 800a0d8:	1c41      	adds	r1, r0, #1
 800a0da:	d1c8      	bne.n	800a06e <__sflush_r+0x36>
 800a0dc:	682b      	ldr	r3, [r5, #0]
 800a0de:	2b00      	cmp	r3, #0
 800a0e0:	d0c5      	beq.n	800a06e <__sflush_r+0x36>
 800a0e2:	2b1d      	cmp	r3, #29
 800a0e4:	d001      	beq.n	800a0ea <__sflush_r+0xb2>
 800a0e6:	2b16      	cmp	r3, #22
 800a0e8:	d101      	bne.n	800a0ee <__sflush_r+0xb6>
 800a0ea:	602f      	str	r7, [r5, #0]
 800a0ec:	e7b1      	b.n	800a052 <__sflush_r+0x1a>
 800a0ee:	89a3      	ldrh	r3, [r4, #12]
 800a0f0:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800a0f4:	81a3      	strh	r3, [r4, #12]
 800a0f6:	e7ad      	b.n	800a054 <__sflush_r+0x1c>
 800a0f8:	690f      	ldr	r7, [r1, #16]
 800a0fa:	2f00      	cmp	r7, #0
 800a0fc:	d0a9      	beq.n	800a052 <__sflush_r+0x1a>
 800a0fe:	0793      	lsls	r3, r2, #30
 800a100:	680e      	ldr	r6, [r1, #0]
 800a102:	bf08      	it	eq
 800a104:	694b      	ldreq	r3, [r1, #20]
 800a106:	600f      	str	r7, [r1, #0]
 800a108:	bf18      	it	ne
 800a10a:	2300      	movne	r3, #0
 800a10c:	eba6 0807 	sub.w	r8, r6, r7
 800a110:	608b      	str	r3, [r1, #8]
 800a112:	f1b8 0f00 	cmp.w	r8, #0
 800a116:	dd9c      	ble.n	800a052 <__sflush_r+0x1a>
 800a118:	6a21      	ldr	r1, [r4, #32]
 800a11a:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 800a11c:	4643      	mov	r3, r8
 800a11e:	463a      	mov	r2, r7
 800a120:	4628      	mov	r0, r5
 800a122:	47b0      	blx	r6
 800a124:	2800      	cmp	r0, #0
 800a126:	dc06      	bgt.n	800a136 <__sflush_r+0xfe>
 800a128:	89a3      	ldrh	r3, [r4, #12]
 800a12a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800a12e:	81a3      	strh	r3, [r4, #12]
 800a130:	f04f 30ff 	mov.w	r0, #4294967295
 800a134:	e78e      	b.n	800a054 <__sflush_r+0x1c>
 800a136:	4407      	add	r7, r0
 800a138:	eba8 0800 	sub.w	r8, r8, r0
 800a13c:	e7e9      	b.n	800a112 <__sflush_r+0xda>
 800a13e:	bf00      	nop
 800a140:	dfbffffe 	.word	0xdfbffffe

0800a144 <_fflush_r>:
 800a144:	b538      	push	{r3, r4, r5, lr}
 800a146:	690b      	ldr	r3, [r1, #16]
 800a148:	4605      	mov	r5, r0
 800a14a:	460c      	mov	r4, r1
 800a14c:	b913      	cbnz	r3, 800a154 <_fflush_r+0x10>
 800a14e:	2500      	movs	r5, #0
 800a150:	4628      	mov	r0, r5
 800a152:	bd38      	pop	{r3, r4, r5, pc}
 800a154:	b118      	cbz	r0, 800a15e <_fflush_r+0x1a>
 800a156:	6a03      	ldr	r3, [r0, #32]
 800a158:	b90b      	cbnz	r3, 800a15e <_fflush_r+0x1a>
 800a15a:	f7ff fa45 	bl	80095e8 <__sinit>
 800a15e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800a162:	2b00      	cmp	r3, #0
 800a164:	d0f3      	beq.n	800a14e <_fflush_r+0xa>
 800a166:	6e62      	ldr	r2, [r4, #100]	; 0x64
 800a168:	07d0      	lsls	r0, r2, #31
 800a16a:	d404      	bmi.n	800a176 <_fflush_r+0x32>
 800a16c:	0599      	lsls	r1, r3, #22
 800a16e:	d402      	bmi.n	800a176 <_fflush_r+0x32>
 800a170:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800a172:	f7ff fc3e 	bl	80099f2 <__retarget_lock_acquire_recursive>
 800a176:	4628      	mov	r0, r5
 800a178:	4621      	mov	r1, r4
 800a17a:	f7ff ff5d 	bl	800a038 <__sflush_r>
 800a17e:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800a180:	07da      	lsls	r2, r3, #31
 800a182:	4605      	mov	r5, r0
 800a184:	d4e4      	bmi.n	800a150 <_fflush_r+0xc>
 800a186:	89a3      	ldrh	r3, [r4, #12]
 800a188:	059b      	lsls	r3, r3, #22
 800a18a:	d4e1      	bmi.n	800a150 <_fflush_r+0xc>
 800a18c:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800a18e:	f7ff fc31 	bl	80099f4 <__retarget_lock_release_recursive>
 800a192:	e7dd      	b.n	800a150 <_fflush_r+0xc>

0800a194 <__swhatbuf_r>:
 800a194:	b570      	push	{r4, r5, r6, lr}
 800a196:	460c      	mov	r4, r1
 800a198:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800a19c:	2900      	cmp	r1, #0
 800a19e:	b096      	sub	sp, #88	; 0x58
 800a1a0:	4615      	mov	r5, r2
 800a1a2:	461e      	mov	r6, r3
 800a1a4:	da0d      	bge.n	800a1c2 <__swhatbuf_r+0x2e>
 800a1a6:	89a3      	ldrh	r3, [r4, #12]
 800a1a8:	f013 0f80 	tst.w	r3, #128	; 0x80
 800a1ac:	f04f 0100 	mov.w	r1, #0
 800a1b0:	bf0c      	ite	eq
 800a1b2:	f44f 6380 	moveq.w	r3, #1024	; 0x400
 800a1b6:	2340      	movne	r3, #64	; 0x40
 800a1b8:	2000      	movs	r0, #0
 800a1ba:	6031      	str	r1, [r6, #0]
 800a1bc:	602b      	str	r3, [r5, #0]
 800a1be:	b016      	add	sp, #88	; 0x58
 800a1c0:	bd70      	pop	{r4, r5, r6, pc}
 800a1c2:	466a      	mov	r2, sp
 800a1c4:	f000 f848 	bl	800a258 <_fstat_r>
 800a1c8:	2800      	cmp	r0, #0
 800a1ca:	dbec      	blt.n	800a1a6 <__swhatbuf_r+0x12>
 800a1cc:	9901      	ldr	r1, [sp, #4]
 800a1ce:	f401 4170 	and.w	r1, r1, #61440	; 0xf000
 800a1d2:	f5a1 5300 	sub.w	r3, r1, #8192	; 0x2000
 800a1d6:	4259      	negs	r1, r3
 800a1d8:	4159      	adcs	r1, r3
 800a1da:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800a1de:	e7eb      	b.n	800a1b8 <__swhatbuf_r+0x24>

0800a1e0 <__smakebuf_r>:
 800a1e0:	898b      	ldrh	r3, [r1, #12]
 800a1e2:	b573      	push	{r0, r1, r4, r5, r6, lr}
 800a1e4:	079d      	lsls	r5, r3, #30
 800a1e6:	4606      	mov	r6, r0
 800a1e8:	460c      	mov	r4, r1
 800a1ea:	d507      	bpl.n	800a1fc <__smakebuf_r+0x1c>
 800a1ec:	f104 0347 	add.w	r3, r4, #71	; 0x47
 800a1f0:	6023      	str	r3, [r4, #0]
 800a1f2:	6123      	str	r3, [r4, #16]
 800a1f4:	2301      	movs	r3, #1
 800a1f6:	6163      	str	r3, [r4, #20]
 800a1f8:	b002      	add	sp, #8
 800a1fa:	bd70      	pop	{r4, r5, r6, pc}
 800a1fc:	ab01      	add	r3, sp, #4
 800a1fe:	466a      	mov	r2, sp
 800a200:	f7ff ffc8 	bl	800a194 <__swhatbuf_r>
 800a204:	9900      	ldr	r1, [sp, #0]
 800a206:	4605      	mov	r5, r0
 800a208:	4630      	mov	r0, r6
 800a20a:	f7ff f8d5 	bl	80093b8 <_malloc_r>
 800a20e:	b948      	cbnz	r0, 800a224 <__smakebuf_r+0x44>
 800a210:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800a214:	059a      	lsls	r2, r3, #22
 800a216:	d4ef      	bmi.n	800a1f8 <__smakebuf_r+0x18>
 800a218:	f023 0303 	bic.w	r3, r3, #3
 800a21c:	f043 0302 	orr.w	r3, r3, #2
 800a220:	81a3      	strh	r3, [r4, #12]
 800a222:	e7e3      	b.n	800a1ec <__smakebuf_r+0xc>
 800a224:	89a3      	ldrh	r3, [r4, #12]
 800a226:	6020      	str	r0, [r4, #0]
 800a228:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800a22c:	81a3      	strh	r3, [r4, #12]
 800a22e:	9b00      	ldr	r3, [sp, #0]
 800a230:	6163      	str	r3, [r4, #20]
 800a232:	9b01      	ldr	r3, [sp, #4]
 800a234:	6120      	str	r0, [r4, #16]
 800a236:	b15b      	cbz	r3, 800a250 <__smakebuf_r+0x70>
 800a238:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800a23c:	4630      	mov	r0, r6
 800a23e:	f000 f81d 	bl	800a27c <_isatty_r>
 800a242:	b128      	cbz	r0, 800a250 <__smakebuf_r+0x70>
 800a244:	89a3      	ldrh	r3, [r4, #12]
 800a246:	f023 0303 	bic.w	r3, r3, #3
 800a24a:	f043 0301 	orr.w	r3, r3, #1
 800a24e:	81a3      	strh	r3, [r4, #12]
 800a250:	89a3      	ldrh	r3, [r4, #12]
 800a252:	431d      	orrs	r5, r3
 800a254:	81a5      	strh	r5, [r4, #12]
 800a256:	e7cf      	b.n	800a1f8 <__smakebuf_r+0x18>

0800a258 <_fstat_r>:
 800a258:	b538      	push	{r3, r4, r5, lr}
 800a25a:	4d07      	ldr	r5, [pc, #28]	; (800a278 <_fstat_r+0x20>)
 800a25c:	2300      	movs	r3, #0
 800a25e:	4604      	mov	r4, r0
 800a260:	4608      	mov	r0, r1
 800a262:	4611      	mov	r1, r2
 800a264:	602b      	str	r3, [r5, #0]
 800a266:	f000 fae3 	bl	800a830 <_fstat>
 800a26a:	1c43      	adds	r3, r0, #1
 800a26c:	d102      	bne.n	800a274 <_fstat_r+0x1c>
 800a26e:	682b      	ldr	r3, [r5, #0]
 800a270:	b103      	cbz	r3, 800a274 <_fstat_r+0x1c>
 800a272:	6023      	str	r3, [r4, #0]
 800a274:	bd38      	pop	{r3, r4, r5, pc}
 800a276:	bf00      	nop
 800a278:	20001180 	.word	0x20001180

0800a27c <_isatty_r>:
 800a27c:	b538      	push	{r3, r4, r5, lr}
 800a27e:	4d06      	ldr	r5, [pc, #24]	; (800a298 <_isatty_r+0x1c>)
 800a280:	2300      	movs	r3, #0
 800a282:	4604      	mov	r4, r0
 800a284:	4608      	mov	r0, r1
 800a286:	602b      	str	r3, [r5, #0]
 800a288:	f000 fada 	bl	800a840 <_isatty>
 800a28c:	1c43      	adds	r3, r0, #1
 800a28e:	d102      	bne.n	800a296 <_isatty_r+0x1a>
 800a290:	682b      	ldr	r3, [r5, #0]
 800a292:	b103      	cbz	r3, 800a296 <_isatty_r+0x1a>
 800a294:	6023      	str	r3, [r4, #0]
 800a296:	bd38      	pop	{r3, r4, r5, pc}
 800a298:	20001180 	.word	0x20001180

0800a29c <expf>:
 800a29c:	b508      	push	{r3, lr}
 800a29e:	ed2d 8b02 	vpush	{d8}
 800a2a2:	eef0 8a40 	vmov.f32	s17, s0
 800a2a6:	f000 f9ed 	bl	800a684 <__ieee754_expf>
 800a2aa:	eeb0 8a40 	vmov.f32	s16, s0
 800a2ae:	eeb0 0a68 	vmov.f32	s0, s17
 800a2b2:	f000 f899 	bl	800a3e8 <finitef>
 800a2b6:	b160      	cbz	r0, 800a2d2 <expf+0x36>
 800a2b8:	eddf 7a0f 	vldr	s15, [pc, #60]	; 800a2f8 <expf+0x5c>
 800a2bc:	eef4 8ae7 	vcmpe.f32	s17, s15
 800a2c0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800a2c4:	dd0a      	ble.n	800a2dc <expf+0x40>
 800a2c6:	f7ff fb69 	bl	800999c <__errno>
 800a2ca:	ed9f 8a0c 	vldr	s16, [pc, #48]	; 800a2fc <expf+0x60>
 800a2ce:	2322      	movs	r3, #34	; 0x22
 800a2d0:	6003      	str	r3, [r0, #0]
 800a2d2:	eeb0 0a48 	vmov.f32	s0, s16
 800a2d6:	ecbd 8b02 	vpop	{d8}
 800a2da:	bd08      	pop	{r3, pc}
 800a2dc:	eddf 7a08 	vldr	s15, [pc, #32]	; 800a300 <expf+0x64>
 800a2e0:	eef4 8ae7 	vcmpe.f32	s17, s15
 800a2e4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800a2e8:	d5f3      	bpl.n	800a2d2 <expf+0x36>
 800a2ea:	f7ff fb57 	bl	800999c <__errno>
 800a2ee:	2322      	movs	r3, #34	; 0x22
 800a2f0:	ed9f 8a04 	vldr	s16, [pc, #16]	; 800a304 <expf+0x68>
 800a2f4:	6003      	str	r3, [r0, #0]
 800a2f6:	e7ec      	b.n	800a2d2 <expf+0x36>
 800a2f8:	42b17217 	.word	0x42b17217
 800a2fc:	7f800000 	.word	0x7f800000
 800a300:	c2cff1b5 	.word	0xc2cff1b5
 800a304:	00000000 	.word	0x00000000

0800a308 <fabsf>:
 800a308:	ee10 3a10 	vmov	r3, s0
 800a30c:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 800a310:	ee00 3a10 	vmov	s0, r3
 800a314:	4770      	bx	lr
	...

0800a318 <tanhf>:
 800a318:	b538      	push	{r3, r4, r5, lr}
 800a31a:	ee10 5a10 	vmov	r5, s0
 800a31e:	f025 4300 	bic.w	r3, r5, #2147483648	; 0x80000000
 800a322:	f1b3 4fff 	cmp.w	r3, #2139095040	; 0x7f800000
 800a326:	ed2d 8b02 	vpush	{d8}
 800a32a:	db0f      	blt.n	800a34c <tanhf+0x34>
 800a32c:	4b2a      	ldr	r3, [pc, #168]	; (800a3d8 <tanhf+0xc0>)
 800a32e:	ed93 6a00 	vldr	s12, [r3]
 800a332:	edd3 6a00 	vldr	s13, [r3]
 800a336:	eec6 7a00 	vdiv.f32	s15, s12, s0
 800a33a:	2d00      	cmp	r5, #0
 800a33c:	bfac      	ite	ge
 800a33e:	ee37 0aa6 	vaddge.f32	s0, s15, s13
 800a342:	ee37 0ae6 	vsublt.f32	s0, s15, s13
 800a346:	ecbd 8b02 	vpop	{d8}
 800a34a:	bd38      	pop	{r3, r4, r5, pc}
 800a34c:	4a23      	ldr	r2, [pc, #140]	; (800a3dc <tanhf+0xc4>)
 800a34e:	4293      	cmp	r3, r2
 800a350:	dc39      	bgt.n	800a3c6 <tanhf+0xae>
 800a352:	f1b3 5f10 	cmp.w	r3, #603979776	; 0x24000000
 800a356:	da07      	bge.n	800a368 <tanhf+0x50>
 800a358:	4b1f      	ldr	r3, [pc, #124]	; (800a3d8 <tanhf+0xc0>)
 800a35a:	edd3 7a00 	vldr	s15, [r3]
 800a35e:	ee77 7a80 	vadd.f32	s15, s15, s0
 800a362:	ee27 0a80 	vmul.f32	s0, s15, s0
 800a366:	e7ee      	b.n	800a346 <tanhf+0x2e>
 800a368:	f1b3 5f7e 	cmp.w	r3, #1065353216	; 0x3f800000
 800a36c:	4c1c      	ldr	r4, [pc, #112]	; (800a3e0 <tanhf+0xc8>)
 800a36e:	db19      	blt.n	800a3a4 <tanhf+0x8c>
 800a370:	f7ff ffca 	bl	800a308 <fabsf>
 800a374:	edd4 7a00 	vldr	s15, [r4]
 800a378:	ee20 0a27 	vmul.f32	s0, s0, s15
 800a37c:	f000 f842 	bl	800a404 <expm1f>
 800a380:	4b15      	ldr	r3, [pc, #84]	; (800a3d8 <tanhf+0xc0>)
 800a382:	edd3 7a00 	vldr	s15, [r3]
 800a386:	edd4 6a00 	vldr	s13, [r4]
 800a38a:	ed94 7a00 	vldr	s14, [r4]
 800a38e:	ee37 0a00 	vadd.f32	s0, s14, s0
 800a392:	ee86 7a80 	vdiv.f32	s14, s13, s0
 800a396:	ee37 0ac7 	vsub.f32	s0, s15, s14
 800a39a:	2d00      	cmp	r5, #0
 800a39c:	bfb8      	it	lt
 800a39e:	eeb1 0a40 	vneglt.f32	s0, s0
 800a3a2:	e7d0      	b.n	800a346 <tanhf+0x2e>
 800a3a4:	ed94 8a00 	vldr	s16, [r4]
 800a3a8:	f7ff ffae 	bl	800a308 <fabsf>
 800a3ac:	ee28 0a40 	vnmul.f32	s0, s16, s0
 800a3b0:	f000 f828 	bl	800a404 <expm1f>
 800a3b4:	edd4 7a00 	vldr	s15, [r4]
 800a3b8:	ee77 7a80 	vadd.f32	s15, s15, s0
 800a3bc:	eeb1 7a40 	vneg.f32	s14, s0
 800a3c0:	ee87 0a27 	vdiv.f32	s0, s14, s15
 800a3c4:	e7e9      	b.n	800a39a <tanhf+0x82>
 800a3c6:	4b04      	ldr	r3, [pc, #16]	; (800a3d8 <tanhf+0xc0>)
 800a3c8:	ed93 0a00 	vldr	s0, [r3]
 800a3cc:	4b05      	ldr	r3, [pc, #20]	; (800a3e4 <tanhf+0xcc>)
 800a3ce:	edd3 7a00 	vldr	s15, [r3]
 800a3d2:	ee30 0a67 	vsub.f32	s0, s0, s15
 800a3d6:	e7e0      	b.n	800a39a <tanhf+0x82>
 800a3d8:	2000097c 	.word	0x2000097c
 800a3dc:	41afffff 	.word	0x41afffff
 800a3e0:	20000984 	.word	0x20000984
 800a3e4:	20000980 	.word	0x20000980

0800a3e8 <finitef>:
 800a3e8:	b082      	sub	sp, #8
 800a3ea:	ed8d 0a01 	vstr	s0, [sp, #4]
 800a3ee:	9801      	ldr	r0, [sp, #4]
 800a3f0:	f020 4000 	bic.w	r0, r0, #2147483648	; 0x80000000
 800a3f4:	f1b0 4fff 	cmp.w	r0, #2139095040	; 0x7f800000
 800a3f8:	bfac      	ite	ge
 800a3fa:	2000      	movge	r0, #0
 800a3fc:	2001      	movlt	r0, #1
 800a3fe:	b002      	add	sp, #8
 800a400:	4770      	bx	lr
	...

0800a404 <expm1f>:
 800a404:	ee10 2a10 	vmov	r2, s0
 800a408:	497e      	ldr	r1, [pc, #504]	; (800a604 <expm1f+0x200>)
 800a40a:	f022 4300 	bic.w	r3, r2, #2147483648	; 0x80000000
 800a40e:	428b      	cmp	r3, r1
 800a410:	d921      	bls.n	800a456 <expm1f+0x52>
 800a412:	f1b3 4fff 	cmp.w	r3, #2139095040	; 0x7f800000
 800a416:	d902      	bls.n	800a41e <expm1f+0x1a>
 800a418:	ee30 0a00 	vadd.f32	s0, s0, s0
 800a41c:	4770      	bx	lr
 800a41e:	d106      	bne.n	800a42e <expm1f+0x2a>
 800a420:	2a00      	cmp	r2, #0
 800a422:	eeff 7a00 	vmov.f32	s15, #240	; 0xbf800000 -1.0
 800a426:	bfb8      	it	lt
 800a428:	eeb0 0a67 	vmovlt.f32	s0, s15
 800a42c:	4770      	bx	lr
 800a42e:	2a00      	cmp	r2, #0
 800a430:	db05      	blt.n	800a43e <expm1f+0x3a>
 800a432:	4975      	ldr	r1, [pc, #468]	; (800a608 <expm1f+0x204>)
 800a434:	428b      	cmp	r3, r1
 800a436:	d95c      	bls.n	800a4f2 <expm1f+0xee>
 800a438:	2000      	movs	r0, #0
 800a43a:	f000 b91d 	b.w	800a678 <__math_oflowf>
 800a43e:	eddf 7a73 	vldr	s15, [pc, #460]	; 800a60c <expm1f+0x208>
 800a442:	ee70 7a27 	vadd.f32	s15, s0, s15
 800a446:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 800a44a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800a44e:	d550      	bpl.n	800a4f2 <expm1f+0xee>
 800a450:	eebf 0a00 	vmov.f32	s0, #240	; 0xbf800000 -1.0
 800a454:	4770      	bx	lr
 800a456:	496e      	ldr	r1, [pc, #440]	; (800a610 <expm1f+0x20c>)
 800a458:	428b      	cmp	r3, r1
 800a45a:	d967      	bls.n	800a52c <expm1f+0x128>
 800a45c:	496d      	ldr	r1, [pc, #436]	; (800a614 <expm1f+0x210>)
 800a45e:	428b      	cmp	r3, r1
 800a460:	d847      	bhi.n	800a4f2 <expm1f+0xee>
 800a462:	ed9f 7a6d 	vldr	s14, [pc, #436]	; 800a618 <expm1f+0x214>
 800a466:	2a00      	cmp	r2, #0
 800a468:	bfa7      	ittee	ge
 800a46a:	ee30 7a47 	vsubge.f32	s14, s0, s14
 800a46e:	eddf 6a6b 	vldrge	s13, [pc, #428]	; 800a61c <expm1f+0x218>
 800a472:	eddf 6a6b 	vldrlt	s13, [pc, #428]	; 800a620 <expm1f+0x21c>
 800a476:	ee30 7a07 	vaddlt.f32	s14, s0, s14
 800a47a:	bfac      	ite	ge
 800a47c:	2301      	movge	r3, #1
 800a47e:	f04f 33ff 	movlt.w	r3, #4294967295
 800a482:	ee37 0a66 	vsub.f32	s0, s14, s13
 800a486:	ee77 7a40 	vsub.f32	s15, s14, s0
 800a48a:	ee77 7ae6 	vsub.f32	s15, s15, s13
 800a48e:	eef6 5a00 	vmov.f32	s11, #96	; 0x3f000000  0.5
 800a492:	ee20 4a25 	vmul.f32	s8, s0, s11
 800a496:	ed9f 6a63 	vldr	s12, [pc, #396]	; 800a624 <expm1f+0x220>
 800a49a:	eddf 6a63 	vldr	s13, [pc, #396]	; 800a628 <expm1f+0x224>
 800a49e:	ed9f 5a63 	vldr	s10, [pc, #396]	; 800a62c <expm1f+0x228>
 800a4a2:	ee20 7a04 	vmul.f32	s14, s0, s8
 800a4a6:	eef0 4a08 	vmov.f32	s9, #8	; 0x40400000  3.0
 800a4aa:	eee7 6a06 	vfma.f32	s13, s14, s12
 800a4ae:	ed9f 6a60 	vldr	s12, [pc, #384]	; 800a630 <expm1f+0x22c>
 800a4b2:	eea6 6a87 	vfma.f32	s12, s13, s14
 800a4b6:	eddf 6a5f 	vldr	s13, [pc, #380]	; 800a634 <expm1f+0x230>
 800a4ba:	eee6 6a07 	vfma.f32	s13, s12, s14
 800a4be:	eeb7 6a00 	vmov.f32	s12, #112	; 0x3f800000  1.0
 800a4c2:	eea6 5a87 	vfma.f32	s10, s13, s14
 800a4c6:	eef0 6a46 	vmov.f32	s13, s12
 800a4ca:	eee5 6a07 	vfma.f32	s13, s10, s14
 800a4ce:	eee4 4a66 	vfms.f32	s9, s8, s13
 800a4d2:	eeb1 4a08 	vmov.f32	s8, #24	; 0x40c00000  6.0
 800a4d6:	eea0 4a64 	vfms.f32	s8, s0, s9
 800a4da:	ee36 5ae4 	vsub.f32	s10, s13, s9
 800a4de:	eec5 6a04 	vdiv.f32	s13, s10, s8
 800a4e2:	ee66 6a87 	vmul.f32	s13, s13, s14
 800a4e6:	bb7b      	cbnz	r3, 800a548 <expm1f+0x144>
 800a4e8:	ee90 7a26 	vfnms.f32	s14, s0, s13
 800a4ec:	ee30 0a47 	vsub.f32	s0, s0, s14
 800a4f0:	4770      	bx	lr
 800a4f2:	eebe 7a00 	vmov.f32	s14, #224	; 0xbf000000 -0.5
 800a4f6:	2a00      	cmp	r2, #0
 800a4f8:	eef6 7a00 	vmov.f32	s15, #96	; 0x3f000000  0.5
 800a4fc:	bfb8      	it	lt
 800a4fe:	eef0 7a47 	vmovlt.f32	s15, s14
 800a502:	ed9f 7a4d 	vldr	s14, [pc, #308]	; 800a638 <expm1f+0x234>
 800a506:	ee40 7a07 	vmla.f32	s15, s0, s14
 800a50a:	eeb0 7a40 	vmov.f32	s14, s0
 800a50e:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800a512:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 800a516:	ee17 3a90 	vmov	r3, s15
 800a51a:	eddf 7a3f 	vldr	s15, [pc, #252]	; 800a618 <expm1f+0x214>
 800a51e:	eea6 7ae7 	vfms.f32	s14, s13, s15
 800a522:	eddf 7a3e 	vldr	s15, [pc, #248]	; 800a61c <expm1f+0x218>
 800a526:	ee66 6aa7 	vmul.f32	s13, s13, s15
 800a52a:	e7aa      	b.n	800a482 <expm1f+0x7e>
 800a52c:	f1b3 5f4c 	cmp.w	r3, #855638016	; 0x33000000
 800a530:	d208      	bcs.n	800a544 <expm1f+0x140>
 800a532:	eddf 7a42 	vldr	s15, [pc, #264]	; 800a63c <expm1f+0x238>
 800a536:	ee70 7a27 	vadd.f32	s15, s0, s15
 800a53a:	ee77 7ae7 	vsub.f32	s15, s15, s15
 800a53e:	ee30 0a67 	vsub.f32	s0, s0, s15
 800a542:	4770      	bx	lr
 800a544:	2300      	movs	r3, #0
 800a546:	e7a2      	b.n	800a48e <expm1f+0x8a>
 800a548:	ee76 6ae7 	vsub.f32	s13, s13, s15
 800a54c:	1c5a      	adds	r2, r3, #1
 800a54e:	eed6 7a80 	vfnms.f32	s15, s13, s0
 800a552:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800a556:	d106      	bne.n	800a566 <expm1f+0x162>
 800a558:	ee70 7a67 	vsub.f32	s15, s0, s15
 800a55c:	eebe 0a00 	vmov.f32	s0, #224	; 0xbf000000 -0.5
 800a560:	eea7 0aa5 	vfma.f32	s0, s15, s11
 800a564:	4770      	bx	lr
 800a566:	2b01      	cmp	r3, #1
 800a568:	d118      	bne.n	800a59c <expm1f+0x198>
 800a56a:	eebd 7a00 	vmov.f32	s14, #208	; 0xbe800000 -0.250
 800a56e:	eeb4 0ac7 	vcmpe.f32	s0, s14
 800a572:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800a576:	bf5b      	ittet	pl
 800a578:	ee70 7a67 	vsubpl.f32	s15, s0, s15
 800a57c:	eeb0 7a00 	vmovpl.f32	s14, #0	; 0x40000000  2.0
 800a580:	ee70 5a25 	vaddmi.f32	s11, s0, s11
 800a584:	eea7 6a87 	vfmapl.f32	s12, s15, s14
 800a588:	bf43      	ittte	mi
 800a58a:	ee77 7ae5 	vsubmi.f32	s15, s15, s11
 800a58e:	eeb8 0a00 	vmovmi.f32	s0, #128	; 0xc0000000 -2.0
 800a592:	ee27 0a80 	vmulmi.f32	s0, s15, s0
 800a596:	eeb0 0a46 	vmovpl.f32	s0, s12
 800a59a:	4770      	bx	lr
 800a59c:	1c5a      	adds	r2, r3, #1
 800a59e:	2a39      	cmp	r2, #57	; 0x39
 800a5a0:	ea4f 51c3 	mov.w	r1, r3, lsl #23
 800a5a4:	d90b      	bls.n	800a5be <expm1f+0x1ba>
 800a5a6:	ee77 7ac0 	vsub.f32	s15, s15, s0
 800a5aa:	ee76 7a67 	vsub.f32	s15, s12, s15
 800a5ae:	ee17 3a90 	vmov	r3, s15
 800a5b2:	4419      	add	r1, r3
 800a5b4:	ee07 1a90 	vmov	s15, r1
 800a5b8:	ee37 0ac6 	vsub.f32	s0, s15, s12
 800a5bc:	4770      	bx	lr
 800a5be:	2b16      	cmp	r3, #22
 800a5c0:	dc11      	bgt.n	800a5e6 <expm1f+0x1e2>
 800a5c2:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 800a5c6:	fa42 f303 	asr.w	r3, r2, r3
 800a5ca:	f1c3 537e 	rsb	r3, r3, #1065353216	; 0x3f800000
 800a5ce:	ee07 3a10 	vmov	s14, r3
 800a5d2:	ee77 7ac0 	vsub.f32	s15, s15, s0
 800a5d6:	ee77 7a67 	vsub.f32	s15, s14, s15
 800a5da:	ee17 3a90 	vmov	r3, s15
 800a5de:	440b      	add	r3, r1
 800a5e0:	ee00 3a10 	vmov	s0, r3
 800a5e4:	4770      	bx	lr
 800a5e6:	f1c3 037f 	rsb	r3, r3, #127	; 0x7f
 800a5ea:	05db      	lsls	r3, r3, #23
 800a5ec:	ee07 3a10 	vmov	s14, r3
 800a5f0:	ee77 7a87 	vadd.f32	s15, s15, s14
 800a5f4:	ee70 7a67 	vsub.f32	s15, s0, s15
 800a5f8:	ee77 7a86 	vadd.f32	s15, s15, s12
 800a5fc:	ee17 3a90 	vmov	r3, s15
 800a600:	e7ed      	b.n	800a5de <expm1f+0x1da>
 800a602:	bf00      	nop
 800a604:	4195b843 	.word	0x4195b843
 800a608:	42b17217 	.word	0x42b17217
 800a60c:	0da24260 	.word	0x0da24260
 800a610:	3eb17218 	.word	0x3eb17218
 800a614:	3f851591 	.word	0x3f851591
 800a618:	3f317180 	.word	0x3f317180
 800a61c:	3717f7d1 	.word	0x3717f7d1
 800a620:	b717f7d1 	.word	0xb717f7d1
 800a624:	b457edbb 	.word	0xb457edbb
 800a628:	36867e54 	.word	0x36867e54
 800a62c:	bd088889 	.word	0xbd088889
 800a630:	b8a670cd 	.word	0xb8a670cd
 800a634:	3ad00d01 	.word	0x3ad00d01
 800a638:	3fb8aa3b 	.word	0x3fb8aa3b
 800a63c:	7149f2ca 	.word	0x7149f2ca

0800a640 <with_errnof>:
 800a640:	b513      	push	{r0, r1, r4, lr}
 800a642:	4604      	mov	r4, r0
 800a644:	ed8d 0a01 	vstr	s0, [sp, #4]
 800a648:	f7ff f9a8 	bl	800999c <__errno>
 800a64c:	ed9d 0a01 	vldr	s0, [sp, #4]
 800a650:	6004      	str	r4, [r0, #0]
 800a652:	b002      	add	sp, #8
 800a654:	bd10      	pop	{r4, pc}

0800a656 <xflowf>:
 800a656:	b130      	cbz	r0, 800a666 <xflowf+0x10>
 800a658:	eef1 7a40 	vneg.f32	s15, s0
 800a65c:	ee27 0a80 	vmul.f32	s0, s15, s0
 800a660:	2022      	movs	r0, #34	; 0x22
 800a662:	f7ff bfed 	b.w	800a640 <with_errnof>
 800a666:	eef0 7a40 	vmov.f32	s15, s0
 800a66a:	e7f7      	b.n	800a65c <xflowf+0x6>

0800a66c <__math_uflowf>:
 800a66c:	ed9f 0a01 	vldr	s0, [pc, #4]	; 800a674 <__math_uflowf+0x8>
 800a670:	f7ff bff1 	b.w	800a656 <xflowf>
 800a674:	10000000 	.word	0x10000000

0800a678 <__math_oflowf>:
 800a678:	ed9f 0a01 	vldr	s0, [pc, #4]	; 800a680 <__math_oflowf+0x8>
 800a67c:	f7ff bfeb 	b.w	800a656 <xflowf>
 800a680:	70000000 	.word	0x70000000

0800a684 <__ieee754_expf>:
 800a684:	ee10 2a10 	vmov	r2, s0
 800a688:	f022 4300 	bic.w	r3, r2, #2147483648	; 0x80000000
 800a68c:	f1b3 4fff 	cmp.w	r3, #2139095040	; 0x7f800000
 800a690:	d902      	bls.n	800a698 <__ieee754_expf+0x14>
 800a692:	ee30 0a00 	vadd.f32	s0, s0, s0
 800a696:	4770      	bx	lr
 800a698:	ea4f 71d2 	mov.w	r1, r2, lsr #31
 800a69c:	d106      	bne.n	800a6ac <__ieee754_expf+0x28>
 800a69e:	eddf 7a4e 	vldr	s15, [pc, #312]	; 800a7d8 <__ieee754_expf+0x154>
 800a6a2:	2900      	cmp	r1, #0
 800a6a4:	bf18      	it	ne
 800a6a6:	eeb0 0a67 	vmovne.f32	s0, s15
 800a6aa:	4770      	bx	lr
 800a6ac:	484b      	ldr	r0, [pc, #300]	; (800a7dc <__ieee754_expf+0x158>)
 800a6ae:	4282      	cmp	r2, r0
 800a6b0:	dd02      	ble.n	800a6b8 <__ieee754_expf+0x34>
 800a6b2:	2000      	movs	r0, #0
 800a6b4:	f7ff bfe0 	b.w	800a678 <__math_oflowf>
 800a6b8:	2a00      	cmp	r2, #0
 800a6ba:	da05      	bge.n	800a6c8 <__ieee754_expf+0x44>
 800a6bc:	4a48      	ldr	r2, [pc, #288]	; (800a7e0 <__ieee754_expf+0x15c>)
 800a6be:	4293      	cmp	r3, r2
 800a6c0:	d902      	bls.n	800a6c8 <__ieee754_expf+0x44>
 800a6c2:	2000      	movs	r0, #0
 800a6c4:	f7ff bfd2 	b.w	800a66c <__math_uflowf>
 800a6c8:	4a46      	ldr	r2, [pc, #280]	; (800a7e4 <__ieee754_expf+0x160>)
 800a6ca:	4293      	cmp	r3, r2
 800a6cc:	eef7 5a00 	vmov.f32	s11, #112	; 0x3f800000  1.0
 800a6d0:	d952      	bls.n	800a778 <__ieee754_expf+0xf4>
 800a6d2:	4a45      	ldr	r2, [pc, #276]	; (800a7e8 <__ieee754_expf+0x164>)
 800a6d4:	4293      	cmp	r3, r2
 800a6d6:	ea4f 0281 	mov.w	r2, r1, lsl #2
 800a6da:	d834      	bhi.n	800a746 <__ieee754_expf+0xc2>
 800a6dc:	4b43      	ldr	r3, [pc, #268]	; (800a7ec <__ieee754_expf+0x168>)
 800a6de:	4413      	add	r3, r2
 800a6e0:	ed93 7a00 	vldr	s14, [r3]
 800a6e4:	4b42      	ldr	r3, [pc, #264]	; (800a7f0 <__ieee754_expf+0x16c>)
 800a6e6:	4413      	add	r3, r2
 800a6e8:	ee30 7a47 	vsub.f32	s14, s0, s14
 800a6ec:	f1c1 0201 	rsb	r2, r1, #1
 800a6f0:	edd3 7a00 	vldr	s15, [r3]
 800a6f4:	1a52      	subs	r2, r2, r1
 800a6f6:	ee37 0a67 	vsub.f32	s0, s14, s15
 800a6fa:	ee20 6a00 	vmul.f32	s12, s0, s0
 800a6fe:	ed9f 5a3d 	vldr	s10, [pc, #244]	; 800a7f4 <__ieee754_expf+0x170>
 800a702:	eddf 6a3d 	vldr	s13, [pc, #244]	; 800a7f8 <__ieee754_expf+0x174>
 800a706:	eee6 6a05 	vfma.f32	s13, s12, s10
 800a70a:	ed9f 5a3c 	vldr	s10, [pc, #240]	; 800a7fc <__ieee754_expf+0x178>
 800a70e:	eea6 5a86 	vfma.f32	s10, s13, s12
 800a712:	eddf 6a3b 	vldr	s13, [pc, #236]	; 800a800 <__ieee754_expf+0x17c>
 800a716:	eee5 6a06 	vfma.f32	s13, s10, s12
 800a71a:	ed9f 5a3a 	vldr	s10, [pc, #232]	; 800a804 <__ieee754_expf+0x180>
 800a71e:	eea6 5a86 	vfma.f32	s10, s13, s12
 800a722:	eef0 6a40 	vmov.f32	s13, s0
 800a726:	eee5 6a46 	vfms.f32	s13, s10, s12
 800a72a:	eeb0 6a00 	vmov.f32	s12, #0	; 0x40000000  2.0
 800a72e:	ee20 5a26 	vmul.f32	s10, s0, s13
 800a732:	bb92      	cbnz	r2, 800a79a <__ieee754_expf+0x116>
 800a734:	ee76 6ac6 	vsub.f32	s13, s13, s12
 800a738:	eec5 7a26 	vdiv.f32	s15, s10, s13
 800a73c:	ee37 0ac0 	vsub.f32	s0, s15, s0
 800a740:	ee35 0ac0 	vsub.f32	s0, s11, s0
 800a744:	4770      	bx	lr
 800a746:	4b30      	ldr	r3, [pc, #192]	; (800a808 <__ieee754_expf+0x184>)
 800a748:	ed9f 7a30 	vldr	s14, [pc, #192]	; 800a80c <__ieee754_expf+0x188>
 800a74c:	eddf 6a30 	vldr	s13, [pc, #192]	; 800a810 <__ieee754_expf+0x18c>
 800a750:	4413      	add	r3, r2
 800a752:	edd3 7a00 	vldr	s15, [r3]
 800a756:	eee0 7a07 	vfma.f32	s15, s0, s14
 800a75a:	eeb0 7a40 	vmov.f32	s14, s0
 800a75e:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800a762:	ee17 2a90 	vmov	r2, s15
 800a766:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800a76a:	eea7 7ae6 	vfms.f32	s14, s15, s13
 800a76e:	eddf 6a29 	vldr	s13, [pc, #164]	; 800a814 <__ieee754_expf+0x190>
 800a772:	ee67 7aa6 	vmul.f32	s15, s15, s13
 800a776:	e7be      	b.n	800a6f6 <__ieee754_expf+0x72>
 800a778:	f1b3 5f50 	cmp.w	r3, #872415232	; 0x34000000
 800a77c:	d20b      	bcs.n	800a796 <__ieee754_expf+0x112>
 800a77e:	eddf 6a26 	vldr	s13, [pc, #152]	; 800a818 <__ieee754_expf+0x194>
 800a782:	ee70 6a26 	vadd.f32	s13, s0, s13
 800a786:	eef4 6ae5 	vcmpe.f32	s13, s11
 800a78a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800a78e:	dd02      	ble.n	800a796 <__ieee754_expf+0x112>
 800a790:	ee30 0a25 	vadd.f32	s0, s0, s11
 800a794:	4770      	bx	lr
 800a796:	2200      	movs	r2, #0
 800a798:	e7af      	b.n	800a6fa <__ieee754_expf+0x76>
 800a79a:	ee36 6a66 	vsub.f32	s12, s12, s13
 800a79e:	f112 0f7d 	cmn.w	r2, #125	; 0x7d
 800a7a2:	eec5 6a06 	vdiv.f32	s13, s10, s12
 800a7a6:	bfb8      	it	lt
 800a7a8:	3264      	addlt	r2, #100	; 0x64
 800a7aa:	ee77 7ae6 	vsub.f32	s15, s15, s13
 800a7ae:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800a7b2:	ee75 7ae7 	vsub.f32	s15, s11, s15
 800a7b6:	ee17 3a90 	vmov	r3, s15
 800a7ba:	bfab      	itete	ge
 800a7bc:	eb03 53c2 	addge.w	r3, r3, r2, lsl #23
 800a7c0:	eb03 53c2 	addlt.w	r3, r3, r2, lsl #23
 800a7c4:	ee00 3a10 	vmovge	s0, r3
 800a7c8:	eddf 7a14 	vldrlt	s15, [pc, #80]	; 800a81c <__ieee754_expf+0x198>
 800a7cc:	bfbc      	itt	lt
 800a7ce:	ee00 3a10 	vmovlt	s0, r3
 800a7d2:	ee20 0a27 	vmullt.f32	s0, s0, s15
 800a7d6:	4770      	bx	lr
 800a7d8:	00000000 	.word	0x00000000
 800a7dc:	42b17217 	.word	0x42b17217
 800a7e0:	42cff1b5 	.word	0x42cff1b5
 800a7e4:	3eb17218 	.word	0x3eb17218
 800a7e8:	3f851591 	.word	0x3f851591
 800a7ec:	0801548c 	.word	0x0801548c
 800a7f0:	08015494 	.word	0x08015494
 800a7f4:	3331bb4c 	.word	0x3331bb4c
 800a7f8:	b5ddea0e 	.word	0xb5ddea0e
 800a7fc:	388ab355 	.word	0x388ab355
 800a800:	bb360b61 	.word	0xbb360b61
 800a804:	3e2aaaab 	.word	0x3e2aaaab
 800a808:	08015484 	.word	0x08015484
 800a80c:	3fb8aa3b 	.word	0x3fb8aa3b
 800a810:	3f317180 	.word	0x3f317180
 800a814:	3717f7d1 	.word	0x3717f7d1
 800a818:	7149f2ca 	.word	0x7149f2ca
 800a81c:	0d800000 	.word	0x0d800000

0800a820 <_close>:
 800a820:	4b02      	ldr	r3, [pc, #8]	; (800a82c <_close+0xc>)
 800a822:	2258      	movs	r2, #88	; 0x58
 800a824:	601a      	str	r2, [r3, #0]
 800a826:	f04f 30ff 	mov.w	r0, #4294967295
 800a82a:	4770      	bx	lr
 800a82c:	20001180 	.word	0x20001180

0800a830 <_fstat>:
 800a830:	4b02      	ldr	r3, [pc, #8]	; (800a83c <_fstat+0xc>)
 800a832:	2258      	movs	r2, #88	; 0x58
 800a834:	601a      	str	r2, [r3, #0]
 800a836:	f04f 30ff 	mov.w	r0, #4294967295
 800a83a:	4770      	bx	lr
 800a83c:	20001180 	.word	0x20001180

0800a840 <_isatty>:
 800a840:	4b02      	ldr	r3, [pc, #8]	; (800a84c <_isatty+0xc>)
 800a842:	2258      	movs	r2, #88	; 0x58
 800a844:	601a      	str	r2, [r3, #0]
 800a846:	2000      	movs	r0, #0
 800a848:	4770      	bx	lr
 800a84a:	bf00      	nop
 800a84c:	20001180 	.word	0x20001180

0800a850 <_lseek>:
 800a850:	4b02      	ldr	r3, [pc, #8]	; (800a85c <_lseek+0xc>)
 800a852:	2258      	movs	r2, #88	; 0x58
 800a854:	601a      	str	r2, [r3, #0]
 800a856:	f04f 30ff 	mov.w	r0, #4294967295
 800a85a:	4770      	bx	lr
 800a85c:	20001180 	.word	0x20001180

0800a860 <_read>:
 800a860:	4b02      	ldr	r3, [pc, #8]	; (800a86c <_read+0xc>)
 800a862:	2258      	movs	r2, #88	; 0x58
 800a864:	601a      	str	r2, [r3, #0]
 800a866:	f04f 30ff 	mov.w	r0, #4294967295
 800a86a:	4770      	bx	lr
 800a86c:	20001180 	.word	0x20001180

0800a870 <_write>:
 800a870:	4b02      	ldr	r3, [pc, #8]	; (800a87c <_write+0xc>)
 800a872:	2258      	movs	r2, #88	; 0x58
 800a874:	601a      	str	r2, [r3, #0]
 800a876:	f04f 30ff 	mov.w	r0, #4294967295
 800a87a:	4770      	bx	lr
 800a87c:	20001180 	.word	0x20001180

0800a880 <_init>:
 800a880:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a882:	bf00      	nop
 800a884:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800a886:	bc08      	pop	{r3}
 800a888:	469e      	mov	lr, r3
 800a88a:	4770      	bx	lr

0800a88c <_fini>:
 800a88c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a88e:	bf00      	nop
 800a890:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800a892:	bc08      	pop	{r3}
 800a894:	469e      	mov	lr, r3
 800a896:	4770      	bx	lr
