[2025-09-17 04:11:00] START suite=qualcomm_srv trace=srv219_ap
CMD: ./bin/champsim -w 20000000 -i 100000000 /home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv219_ap.champsimtrace.xz
[VMEM] WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 20000000
Simulation Instructions: 100000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 16 GiB Channels: 1 Width: 64-bit Data Rate: 3205 MT/s
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
Heartbeat CPU 0 instructions: 10000000 cycles: 2575535 heartbeat IPC: 3.883 cumulative IPC: 3.883 (Simulation time: 00 hr 00 min 39 sec)
Heartbeat CPU 0 instructions: 20000002 cycles: 4997709 heartbeat IPC: 4.129 cumulative IPC: 4.002 (Simulation time: 00 hr 01 min 14 sec)
Warmup finished CPU 0 instructions: 20000002 cycles: 4997709 cumulative IPC: 4.002 (Simulation time: 00 hr 01 min 14 sec)
Warmup complete CPU 0 instructions: 20000002 cycles: 4997709 cumulative IPC: 4.002 (Simulation time: 00 hr 01 min 14 sec)
Heartbeat CPU 0 instructions: 30000003 cycles: 13377850 heartbeat IPC: 1.193 cumulative IPC: 1.193 (Simulation time: 00 hr 02 min 22 sec)
Heartbeat CPU 0 instructions: 40000005 cycles: 21744075 heartbeat IPC: 1.195 cumulative IPC: 1.194 (Simulation time: 00 hr 03 min 27 sec)
Heartbeat CPU 0 instructions: 50000006 cycles: 30092016 heartbeat IPC: 1.198 cumulative IPC: 1.195 (Simulation time: 00 hr 04 min 34 sec)
*** Reached end of trace: (0, "/home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv219_ap.champsimtrace.xz")
Heartbeat CPU 0 instructions: 60000006 cycles: 38471203 heartbeat IPC: 1.193 cumulative IPC: 1.195 (Simulation time: 00 hr 05 min 40 sec)
Heartbeat CPU 0 instructions: 70000008 cycles: 46868236 heartbeat IPC: 1.191 cumulative IPC: 1.194 (Simulation time: 00 hr 06 min 44 sec)
Heartbeat CPU 0 instructions: 80000011 cycles: 55334011 heartbeat IPC: 1.181 cumulative IPC: 1.192 (Simulation time: 00 hr 07 min 51 sec)
Heartbeat CPU 0 instructions: 90000011 cycles: 63806116 heartbeat IPC: 1.18 cumulative IPC: 1.19 (Simulation time: 00 hr 08 min 57 sec)
Heartbeat CPU 0 instructions: 100000015 cycles: 72280283 heartbeat IPC: 1.18 cumulative IPC: 1.189 (Simulation time: 00 hr 10 min 06 sec)
*** Reached end of trace: (0, "/home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv219_ap.champsimtrace.xz")
Heartbeat CPU 0 instructions: 110000015 cycles: 80646394 heartbeat IPC: 1.195 cumulative IPC: 1.19 (Simulation time: 00 hr 11 min 16 sec)
Simulation finished CPU 0 instructions: 100000003 cycles: 83898677 cumulative IPC: 1.192 (Simulation time: 00 hr 12 min 25 sec)
Simulation complete CPU 0 instructions: 100000003 cycles: 83898677 cumulative IPC: 1.192 (Simulation time: 00 hr 12 min 25 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv219_ap.champsimtrace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 1.192 instructions: 100000003 cycles: 83898677
CPU 0 Branch Prediction Accuracy: 92.47% MPKI: 13.36 Average ROB Occupancy at Mispredict: 28.91
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.08527
BRANCH_INDIRECT: 0.3698
BRANCH_CONDITIONAL: 11.54
BRANCH_DIRECT_CALL: 0.4195
BRANCH_INDIRECT_CALL: 0.5435
BRANCH_RETURN: 0.4048


====Backend Stall Breakdown====
ROB_STALL: 2465
LQ_STALL: 0
SQ_STALL: 39616


====ROB Stall Breakdown====

== Average ==
ADDR_TRANS: 48
REPLAY_LOAD: 40
NON_REPLAY_LOAD: 2.2277412

== Total ==
ADDR_TRANS: 48
REPLAY_LOAD: 40
NON_REPLAY_LOAD: 2377

== Counts ==
ADDR_TRANS: 1
REPLAY_LOAD: 1
NON_REPLAY_LOAD: 1067

cpu0->cpu0_STLB TOTAL        ACCESS:    2115159 HIT:    2114397 MISS:        762 MSHR_MERGE:          0
cpu0->cpu0_STLB LOAD         ACCESS:    2115159 HIT:    2114397 MISS:        762 MSHR_MERGE:          0
cpu0->cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_STLB AVERAGE MISS LATENCY: 93.58 cycles
cpu0->cpu0_L2C TOTAL        ACCESS:    9447345 HIT:    8603835 MISS:     843510 MSHR_MERGE:          0
cpu0->cpu0_L2C LOAD         ACCESS:    7721237 HIT:    7001409 MISS:     719828 MSHR_MERGE:          0
cpu0->cpu0_L2C RFO          ACCESS:     581675 HIT:     484762 MISS:      96913 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L2C WRITE        ACCESS:    1143106 HIT:    1117071 MISS:      26035 MSHR_MERGE:          0
cpu0->cpu0_L2C TRANSLATION  ACCESS:       1327 HIT:        593 MISS:        734 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L2C AVERAGE MISS LATENCY: 29.9 cycles
cpu0->cpu0_L1I TOTAL        ACCESS:   15819811 HIT:    7727836 MISS:    8091975 MSHR_MERGE:    1994888
cpu0->cpu0_L1I LOAD         ACCESS:   15819811 HIT:    7727836 MISS:    8091975 MSHR_MERGE:    1994888
cpu0->cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1I AVERAGE MISS LATENCY: 13.79 cycles
cpu0->cpu0_L1D TOTAL        ACCESS:   30613994 HIT:   26700411 MISS:    3913583 MSHR_MERGE:    1706427
cpu0->cpu0_L1D LOAD         ACCESS:   16748583 HIT:   14625262 MISS:    2123321 MSHR_MERGE:     499171
cpu0->cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D WRITE        ACCESS:   13863884 HIT:   12074986 MISS:    1788898 MSHR_MERGE:    1207219
cpu0->cpu0_L1D TRANSLATION  ACCESS:       1527 HIT:        163 MISS:       1364 MSHR_MERGE:         37
cpu0->cpu0_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1D AVERAGE MISS LATENCY: 16.61 cycles
cpu0->cpu0_ITLB TOTAL        ACCESS:   12989068 HIT:   10708685 MISS:    2280383 MSHR_MERGE:    1151292
cpu0->cpu0_ITLB LOAD         ACCESS:   12989068 HIT:   10708685 MISS:    2280383 MSHR_MERGE:    1151292
cpu0->cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_ITLB AVERAGE MISS LATENCY: 5.014 cycles
cpu0->cpu0_DTLB TOTAL        ACCESS:   29130853 HIT:   27826133 MISS:    1304720 MSHR_MERGE:     318652
cpu0->cpu0_DTLB LOAD         ACCESS:   29130853 HIT:   27826133 MISS:    1304720 MSHR_MERGE:     318652
cpu0->cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_DTLB AVERAGE MISS LATENCY: 5.073 cycles
cpu0->LLC TOTAL        ACCESS:     988870 HIT:     982789 MISS:       6081 MSHR_MERGE:          0
cpu0->LLC LOAD         ACCESS:     719828 HIT:     713914 MISS:       5914 MSHR_MERGE:          0
cpu0->LLC RFO          ACCESS:      96913 HIT:      96911 MISS:          2 MSHR_MERGE:          0
cpu0->LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->LLC WRITE        ACCESS:     171395 HIT:     171395 MISS:          0 MSHR_MERGE:          0
cpu0->LLC TRANSLATION  ACCESS:        734 HIT:        569 MISS:        165 MSHR_MERGE:          0
cpu0->LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->LLC AVERAGE MISS LATENCY: 116.4 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:         18
  ROW_BUFFER_MISS:       6063
  AVG DBUS CONGESTED CYCLE: 3.003
Channel 0 WQ ROW_BUFFER_HIT:          0
  ROW_BUFFER_MISS:          0
  FULL:          0
Channel 0 REFRESHES ISSUED:       6992

==== TLB→Cache/MEM Breakdown (ROI totals across all caches) ====

DTLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level                  0       535771       520914        71410          460
---------------------------------------------------------------
  STLB miss resolved @ L1D                0            9           81           50           10
  STLB miss resolved @ L2C                0           65          294          305           17
  STLB miss resolved @ LLC                0           38          210          332           35
  STLB miss resolved @ MEM                0            0           83           74           79

ITLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level             197607        49088      1549028       123096            4
---------------------------------------------------------------
  STLB miss resolved @ L1D                0            0           27            2            0
  STLB miss resolved @ L2C                0            8           60            9            0
  STLB miss resolved @ LLC                0           21           45           32            0
  STLB miss resolved @ MEM                0            0            2            8            2
[2025-09-17 04:23:26] END   suite=qualcomm_srv trace=srv219_ap (rc=0)
