Analysis & Synthesis report for DE10_Standard
Thu Jan 26 15:57:50 2023
Quartus Prime Version 21.1.1 Build 850 06/23/2022 SJ Standard Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. State Machine - |DE10_Standard|uart_tx:T1|r_SM_Main
 10. State Machine - |DE10_Standard|uart_rx:R3|r_SM_Main
 11. Registers Removed During Synthesis
 12. General Register Statistics
 13. Inverted Register Statistics
 14. Registers Added for RAM Pass-Through Logic
 15. Multiplexer Restructuring Statistics (Restructuring Performed)
 16. Source assignments for altsyncram:pixels[0][7]__1|altsyncram_09n1:auto_generated
 17. Parameter Settings for User Entity Instance: Top-level Entity: |DE10_Standard
 18. Parameter Settings for User Entity Instance: uart_rx:R3
 19. Parameter Settings for User Entity Instance: uart_tx:T1
 20. Parameter Settings for User Entity Instance: altsyncram:pixels[0][7]__1
 21. altsyncram Parameter Settings by Entity Instance
 22. Port Connectivity Checks: "uart_tx:T1"
 23. Port Connectivity Checks: "Binary_To_7Segment:seg6"
 24. Post-Synthesis Netlist Statistics for Top Partition
 25. Elapsed Time Per Partition
 26. Analysis & Synthesis Messages
 27. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2022  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+-----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                      ;
+---------------------------------+-------------------------------------------------+
; Analysis & Synthesis Status     ; Successful - Thu Jan 26 15:57:50 2023           ;
; Quartus Prime Version           ; 21.1.1 Build 850 06/23/2022 SJ Standard Edition ;
; Revision Name                   ; DE10_Standard                                   ;
; Top-level Entity Name           ; DE10_Standard                                   ;
; Family                          ; Cyclone V                                       ;
; Logic utilization (in ALMs)     ; N/A                                             ;
; Total registers                 ; 2612                                            ;
; Total pins                      ; 106                                             ;
; Total virtual pins              ; 0                                               ;
; Total block memory bits         ; 8,192                                           ;
; Total DSP Blocks                ; 0                                               ;
; Total HSSI RX PCSs              ; 0                                               ;
; Total HSSI PMA RX Deserializers ; 0                                               ;
; Total HSSI TX PCSs              ; 0                                               ;
; Total HSSI PMA TX Serializers   ; 0                                               ;
; Total PLLs                      ; 0                                               ;
; Total DLLs                      ; 0                                               ;
+---------------------------------+-------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                             ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CSXFC6D6F31C6     ;                    ;
; Top-level entity name                                                           ; DE10_Standard      ; DE10_Standard      ;
; Family name                                                                     ; Cyclone V          ; Cyclone V          ;
; Use smart compilation                                                           ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation                ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                                   ; Enable             ; Enable             ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; Power Optimization During Synthesis                                             ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.0%      ;
;     Processor 3            ;   0.0%      ;
;     Processor 4            ;   0.0%      ;
+----------------------------+-------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                      ;
+----------------------------------+-----------------+------------------------------+-----------------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                    ; File Name with Absolute Path                                                                  ; Library ;
+----------------------------------+-----------------+------------------------------+-----------------------------------------------------------------------------------------------+---------+
; de10_standard.v                  ; yes             ; Auto-Found Verilog HDL File  ; C:/Quartus_Projects/DecisionTree_Comb_Unenc_GPIO_UART/Quartus with VGA/de10_standard.v        ;         ;
; altsyncram.tdf                   ; yes             ; Megafunction                 ; c:/intelfpga/21.1/quartus/libraries/megafunctions/altsyncram.tdf                              ;         ;
; stratix_ram_block.inc            ; yes             ; Megafunction                 ; c:/intelfpga/21.1/quartus/libraries/megafunctions/stratix_ram_block.inc                       ;         ;
; lpm_mux.inc                      ; yes             ; Megafunction                 ; c:/intelfpga/21.1/quartus/libraries/megafunctions/lpm_mux.inc                                 ;         ;
; lpm_decode.inc                   ; yes             ; Megafunction                 ; c:/intelfpga/21.1/quartus/libraries/megafunctions/lpm_decode.inc                              ;         ;
; aglobal211.inc                   ; yes             ; Megafunction                 ; c:/intelfpga/21.1/quartus/libraries/megafunctions/aglobal211.inc                              ;         ;
; a_rdenreg.inc                    ; yes             ; Megafunction                 ; c:/intelfpga/21.1/quartus/libraries/megafunctions/a_rdenreg.inc                               ;         ;
; altrom.inc                       ; yes             ; Megafunction                 ; c:/intelfpga/21.1/quartus/libraries/megafunctions/altrom.inc                                  ;         ;
; altram.inc                       ; yes             ; Megafunction                 ; c:/intelfpga/21.1/quartus/libraries/megafunctions/altram.inc                                  ;         ;
; altdpram.inc                     ; yes             ; Megafunction                 ; c:/intelfpga/21.1/quartus/libraries/megafunctions/altdpram.inc                                ;         ;
; db/altsyncram_09n1.tdf           ; yes             ; Auto-Generated Megafunction  ; C:/Quartus_Projects/DecisionTree_Comb_Unenc_GPIO_UART/Quartus with VGA/db/altsyncram_09n1.tdf ;         ;
+----------------------------------+-----------------+------------------------------+-----------------------------------------------------------------------------------------------+---------+


+--------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                  ;
+---------------------------------------------+----------------+
; Resource                                    ; Usage          ;
+---------------------------------------------+----------------+
; Estimate of Logic utilization (ALMs needed) ; 2189           ;
;                                             ;                ;
; Combinational ALUT usage for logic          ; 2591           ;
;     -- 7 input functions                    ; 44             ;
;     -- 6 input functions                    ; 502            ;
;     -- 5 input functions                    ; 819            ;
;     -- 4 input functions                    ; 832            ;
;     -- <=3 input functions                  ; 394            ;
;                                             ;                ;
; Dedicated logic registers                   ; 2612           ;
;                                             ;                ;
; I/O pins                                    ; 106            ;
; Total MLAB memory bits                      ; 0              ;
; Total block memory bits                     ; 8192           ;
;                                             ;                ;
; Total DSP Blocks                            ; 0              ;
;                                             ;                ;
; Maximum fan-out node                        ; CLOCK_50~input ;
; Maximum fan-out                             ; 2619           ;
; Total fan-out                               ; 19911          ;
; Average fan-out                             ; 3.65           ;
+---------------------------------------------+----------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                            ;
+----------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+--------------------------------------------------------------------------+--------------------+--------------+
; Compilation Hierarchy Node             ; Combinational ALUTs ; Dedicated Logic Registers ; Block Memory Bits ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                                                      ; Entity Name        ; Library Name ;
+----------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+--------------------------------------------------------------------------+--------------------+--------------+
; |DE10_Standard                         ; 2591 (2493)         ; 2612 (2518)               ; 8192              ; 0          ; 106  ; 0            ; |DE10_Standard                                                           ; DE10_Standard      ; work         ;
;    |Binary_To_7Segment:seg1|           ; 7 (7)               ; 7 (7)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10_Standard|Binary_To_7Segment:seg1                                   ; Binary_To_7Segment ; work         ;
;    |Binary_To_7Segment:seg2|           ; 7 (7)               ; 7 (7)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10_Standard|Binary_To_7Segment:seg2                                   ; Binary_To_7Segment ; work         ;
;    |Binary_To_7Segment:seg3|           ; 6 (6)               ; 7 (7)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10_Standard|Binary_To_7Segment:seg3                                   ; Binary_To_7Segment ; work         ;
;    |Binary_To_7Segment:seg4|           ; 7 (7)               ; 7 (7)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10_Standard|Binary_To_7Segment:seg4                                   ; Binary_To_7Segment ; work         ;
;    |Binary_To_7Segment:seg5|           ; 7 (7)               ; 7 (7)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10_Standard|Binary_To_7Segment:seg5                                   ; Binary_To_7Segment ; work         ;
;    |Binary_To_7Segment:seg6|           ; 3 (3)               ; 6 (6)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10_Standard|Binary_To_7Segment:seg6                                   ; Binary_To_7Segment ; work         ;
;    |altsyncram:pixels[0][7]__1|        ; 0 (0)               ; 0 (0)                     ; 8192              ; 0          ; 0    ; 0            ; |DE10_Standard|altsyncram:pixels[0][7]__1                                ; altsyncram         ; work         ;
;       |altsyncram_09n1:auto_generated| ; 0 (0)               ; 0 (0)                     ; 8192              ; 0          ; 0    ; 0            ; |DE10_Standard|altsyncram:pixels[0][7]__1|altsyncram_09n1:auto_generated ; altsyncram_09n1    ; work         ;
;    |uart_rx:R3|                        ; 38 (38)             ; 27 (27)                   ; 0                 ; 0          ; 0    ; 0            ; |DE10_Standard|uart_rx:R3                                                ; uart_rx            ; work         ;
;    |uart_tx:T1|                        ; 23 (23)             ; 26 (26)                   ; 0                 ; 0          ; 0    ; 0            ; |DE10_Standard|uart_tx:T1                                                ; uart_tx            ; work         ;
+----------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+--------------------------------------------------------------------------+--------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                         ;
+----------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+------+
; Name                                                                 ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size ; MIF  ;
+----------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+------+
; altsyncram:pixels[0][7]__1|altsyncram_09n1:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 1024         ; 8            ; 1024         ; 8            ; 8192 ; None ;
+----------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |DE10_Standard|uart_tx:T1|r_SM_Main                                                                                            ;
+--------------------------+-------------------------+--------------------------+--------------------------+---------------+---------------------+
; Name                     ; r_SM_Main.s_TX_STOP_BIT ; r_SM_Main.s_TX_DATA_BITS ; r_SM_Main.s_TX_START_BIT ; r_SM_Main.000 ; r_SM_Main.s_CLEANUP ;
+--------------------------+-------------------------+--------------------------+--------------------------+---------------+---------------------+
; r_SM_Main.000            ; 0                       ; 0                        ; 0                        ; 0             ; 0                   ;
; r_SM_Main.s_TX_START_BIT ; 0                       ; 0                        ; 1                        ; 1             ; 0                   ;
; r_SM_Main.s_TX_DATA_BITS ; 0                       ; 1                        ; 0                        ; 1             ; 0                   ;
; r_SM_Main.s_TX_STOP_BIT  ; 1                       ; 0                        ; 0                        ; 1             ; 0                   ;
; r_SM_Main.s_CLEANUP      ; 0                       ; 0                        ; 0                        ; 1             ; 1                   ;
+--------------------------+-------------------------+--------------------------+--------------------------+---------------+---------------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |DE10_Standard|uart_rx:R3|r_SM_Main                                                                                            ;
+--------------------------+-------------------------+--------------------------+--------------------------+---------------+---------------------+
; Name                     ; r_SM_Main.s_RX_STOP_BIT ; r_SM_Main.s_RX_DATA_BITS ; r_SM_Main.s_RX_START_BIT ; r_SM_Main.000 ; r_SM_Main.s_CLEANUP ;
+--------------------------+-------------------------+--------------------------+--------------------------+---------------+---------------------+
; r_SM_Main.000            ; 0                       ; 0                        ; 0                        ; 0             ; 0                   ;
; r_SM_Main.s_RX_START_BIT ; 0                       ; 0                        ; 1                        ; 1             ; 0                   ;
; r_SM_Main.s_RX_DATA_BITS ; 0                       ; 1                        ; 0                        ; 1             ; 0                   ;
; r_SM_Main.s_RX_STOP_BIT  ; 1                       ; 0                        ; 0                        ; 1             ; 0                   ;
; r_SM_Main.s_CLEANUP      ; 0                       ; 0                        ; 0                        ; 1             ; 1                   ;
+--------------------------+-------------------------+--------------------------+--------------------------+---------------+---------------------+


+------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                 ;
+-------------------------------------------+----------------------------------------+
; Register name                             ; Reason for Removal                     ;
+-------------------------------------------+----------------------------------------+
; Binary_To_7Segment:seg6|r_Hex_Encoding[5] ; Stuck at GND due to stuck port data_in ;
; pixels_0__7__bypass[8]                    ; Merged with mem_address[3]             ;
; pixels_0__7__bypass[6]                    ; Merged with mem_address[2]             ;
; pixels_0__7__bypass[4]                    ; Merged with mem_address[1]             ;
; pixels_0__7__bypass[2]                    ; Merged with mem_address[0]             ;
; pixels_0__7__bypass[16]                   ; Merged with mem_address[7]             ;
; pixels_0__7__bypass[14]                   ; Merged with mem_address[6]             ;
; pixels_0__7__bypass[12]                   ; Merged with mem_address[5]             ;
; pixels_0__7__bypass[10]                   ; Merged with mem_address[4]             ;
; pixels_0__7__bypass[20]                   ; Merged with mem_address[9]             ;
; pixels_0__7__bypass[18]                   ; Merged with mem_address[8]             ;
; pixels[239][0]                            ; Lost fanout                            ;
; pixels[602][0]                            ; Lost fanout                            ;
; pixels[602][1]                            ; Lost fanout                            ;
; pixels[602][2]                            ; Lost fanout                            ;
; pixels[602][3]                            ; Lost fanout                            ;
; pixels[149][0]                            ; Lost fanout                            ;
; pixels[149][1]                            ; Lost fanout                            ;
; pixels[317][0]                            ; Lost fanout                            ;
; pixels[317][1]                            ; Lost fanout                            ;
; pixels[317][2]                            ; Lost fanout                            ;
; pixels[317][3]                            ; Lost fanout                            ;
; pixels[359][0]                            ; Lost fanout                            ;
; pixels[359][1]                            ; Lost fanout                            ;
; pixels[571][0]                            ; Lost fanout                            ;
; pixels[103][0]                            ; Lost fanout                            ;
; pixels[575][0]                            ; Lost fanout                            ;
; pixels[575][1]                            ; Lost fanout                            ;
; pixels[443][0]                            ; Lost fanout                            ;
; pixels[443][1]                            ; Lost fanout                            ;
; pixels[443][2]                            ; Lost fanout                            ;
; pixels[443][3]                            ; Lost fanout                            ;
; pixels[652][0]                            ; Lost fanout                            ;
; pixels[652][1]                            ; Lost fanout                            ;
; pixels[513][0]                            ; Lost fanout                            ;
; pixels[513][1]                            ; Lost fanout                            ;
; pixels[352][0]                            ; Lost fanout                            ;
; pixels[382][0]                            ; Lost fanout                            ;
; pixels[219][0]                            ; Lost fanout                            ;
; pixels[603][0]                            ; Lost fanout                            ;
; pixels[208][0]                            ; Lost fanout                            ;
; pixels[454][0]                            ; Lost fanout                            ;
; pixels[454][1]                            ; Lost fanout                            ;
; pixels[379][0]                            ; Lost fanout                            ;
; pixels[379][1]                            ; Lost fanout                            ;
; pixels[633][0]                            ; Lost fanout                            ;
; pixels[261][0]                            ; Lost fanout                            ;
; pixels[261][1]                            ; Lost fanout                            ;
; pixels[261][2]                            ; Lost fanout                            ;
; pixels[100][0]                            ; Lost fanout                            ;
; pixels[100][1]                            ; Lost fanout                            ;
; pixels[544][0]                            ; Lost fanout                            ;
; pixels[190][0]                            ; Lost fanout                            ;
; pixels[711][0]                            ; Lost fanout                            ;
; pixels[128][0]                            ; Lost fanout                            ;
; pixels[241][0]                            ; Lost fanout                            ;
; pixels[482][0]                            ; Lost fanout                            ;
; pixels[480][0]                            ; Lost fanout                            ;
; pixels[480][1]                            ; Lost fanout                            ;
; pixels[469][0]                            ; Lost fanout                            ;
; pixels[276][0]                            ; Lost fanout                            ;
; pixels[133][0]                            ; Lost fanout                            ;
; pixels[328][0]                            ; Lost fanout                            ;
; pixels[493][0]                            ; Lost fanout                            ;
; pixels[248][0]                            ; Lost fanout                            ;
; pixels[214][0]                            ; Lost fanout                            ;
; pixels[689][0]                            ; Lost fanout                            ;
; pixels[689][1]                            ; Lost fanout                            ;
; pixels[244][0]                            ; Lost fanout                            ;
; pixels[378][0]                            ; Lost fanout                            ;
; pixels[574][0]                            ; Lost fanout                            ;
; pixels[96][0]                             ; Lost fanout                            ;
; pixels[96][1]                             ; Lost fanout                            ;
; pixels[342][0]                            ; Lost fanout                            ;
; pixels[576][0]                            ; Lost fanout                            ;
; pixels[576][1]                            ; Lost fanout                            ;
; pixels[576][2]                            ; Lost fanout                            ;
; pixels[492][0]                            ; Lost fanout                            ;
; pixels[492][1]                            ; Lost fanout                            ;
; pixels[492][2]                            ; Lost fanout                            ;
; pixels[492][3]                            ; Lost fanout                            ;
; pixels[263][0]                            ; Lost fanout                            ;
; pixels[263][1]                            ; Lost fanout                            ;
; pixels[263][2]                            ; Lost fanout                            ;
; pixels[263][3]                            ; Lost fanout                            ;
; pixels[263][4]                            ; Lost fanout                            ;
; pixels[331][0]                            ; Lost fanout                            ;
; pixels[331][1]                            ; Lost fanout                            ;
; pixels[497][0]                            ; Lost fanout                            ;
; pixels[497][1]                            ; Lost fanout                            ;
; pixels[497][2]                            ; Lost fanout                            ;
; pixels[413][0]                            ; Lost fanout                            ;
; pixels[148][0]                            ; Lost fanout                            ;
; pixels[148][1]                            ; Lost fanout                            ;
; pixels[148][2]                            ; Lost fanout                            ;
; pixels[119][0]                            ; Lost fanout                            ;
; pixels[119][1]                            ; Lost fanout                            ;
; pixels[237][0]                            ; Lost fanout                            ;
; pixels[288][0]                            ; Lost fanout                            ;
; pixels[288][1]                            ; Lost fanout                            ;
; pixels[288][2]                            ; Lost fanout                            ;
; pixels[521][0]                            ; Lost fanout                            ;
; pixels[653][0]                            ; Lost fanout                            ;
; pixels[105][0]                            ; Lost fanout                            ;
; pixels[105][1]                            ; Lost fanout                            ;
; pixels[105][2]                            ; Lost fanout                            ;
; pixels[99][0]                             ; Lost fanout                            ;
; pixels[323][0]                            ; Lost fanout                            ;
; pixels[323][1]                            ; Lost fanout                            ;
; pixels[626][0]                            ; Lost fanout                            ;
; pixels[632][0]                            ; Lost fanout                            ;
; pixels[623][0]                            ; Lost fanout                            ;
; pixels[179][0]                            ; Lost fanout                            ;
; pixels[179][1]                            ; Lost fanout                            ;
; pixels[179][2]                            ; Lost fanout                            ;
; pixels[510][0]                            ; Lost fanout                            ;
; pixels[605][0]                            ; Lost fanout                            ;
; pixels[302][0]                            ; Lost fanout                            ;
; pixels[302][1]                            ; Lost fanout                            ;
; pixels[125][0]                            ; Lost fanout                            ;
; pixels[134][0]                            ; Lost fanout                            ;
; pixels[134][1]                            ; Lost fanout                            ;
; pixels[572][0]                            ; Lost fanout                            ;
; pixels[520][0]                            ; Lost fanout                            ;
; pixels[206][0]                            ; Lost fanout                            ;
; pixels[552][0]                            ; Lost fanout                            ;
; pixels[552][1]                            ; Lost fanout                            ;
; pixels[552][2]                            ; Lost fanout                            ;
; pixels[465][0]                            ; Lost fanout                            ;
; pixels[636][0]                            ; Lost fanout                            ;
; pixels[606][0]                            ; Lost fanout                            ;
; pixels[353][0]                            ; Lost fanout                            ;
; pixels[353][1]                            ; Lost fanout                            ;
; pixels[191][0]                            ; Lost fanout                            ;
; pixels[160][0]                            ; Lost fanout                            ;
; pixels[438][0]                            ; Lost fanout                            ;
; pixels[625][0]                            ; Lost fanout                            ;
; pixels[630][0]                            ; Lost fanout                            ;
; pixels[630][1]                            ; Lost fanout                            ;
; pixels[630][2]                            ; Lost fanout                            ;
; pixels[630][3]                            ; Lost fanout                            ;
; pixels[630][4]                            ; Lost fanout                            ;
; pixels[630][5]                            ; Lost fanout                            ;
; pixels[355][0]                            ; Lost fanout                            ;
; uart_tx:T1|r_SM_Main~2                    ; Lost fanout                            ;
; uart_tx:T1|r_SM_Main~3                    ; Lost fanout                            ;
; uart_rx:R3|r_SM_Main~2                    ; Lost fanout                            ;
; uart_rx:R3|r_SM_Main~3                    ; Lost fanout                            ;
; Total Number of Removed Registers = 148   ;                                        ;
+-------------------------------------------+----------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 2612  ;
; Number of registers using Synchronous Clear  ; 26    ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 0     ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 2519  ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+--------------------------------------------------+
; Inverted Register Statistics                     ;
+----------------------------------------+---------+
; Inverted Register                      ; Fan out ;
+----------------------------------------+---------+
; uart_rx:R3|r_Rx_Data                   ; 12      ;
; uart_rx:R3|r_Rx_Data_R                 ; 1       ;
; Total number of inverted registers = 2 ;         ;
+----------------------------------------+---------+


+------------------------------------------------------+
; Registers Added for RAM Pass-Through Logic           ;
+-------------------------+----------------------------+
; Register Name           ; RAM Name                   ;
+-------------------------+----------------------------+
; pixels_0__7__bypass[0]  ; altsyncram:pixels[0][7]__1 ;
; pixels_0__7__bypass[1]  ; altsyncram:pixels[0][7]__1 ;
; pixels_0__7__bypass[2]  ; altsyncram:pixels[0][7]__1 ;
; pixels_0__7__bypass[3]  ; altsyncram:pixels[0][7]__1 ;
; pixels_0__7__bypass[4]  ; altsyncram:pixels[0][7]__1 ;
; pixels_0__7__bypass[5]  ; altsyncram:pixels[0][7]__1 ;
; pixels_0__7__bypass[6]  ; altsyncram:pixels[0][7]__1 ;
; pixels_0__7__bypass[7]  ; altsyncram:pixels[0][7]__1 ;
; pixels_0__7__bypass[8]  ; altsyncram:pixels[0][7]__1 ;
; pixels_0__7__bypass[9]  ; altsyncram:pixels[0][7]__1 ;
; pixels_0__7__bypass[10] ; altsyncram:pixels[0][7]__1 ;
; pixels_0__7__bypass[11] ; altsyncram:pixels[0][7]__1 ;
; pixels_0__7__bypass[12] ; altsyncram:pixels[0][7]__1 ;
; pixels_0__7__bypass[13] ; altsyncram:pixels[0][7]__1 ;
; pixels_0__7__bypass[14] ; altsyncram:pixels[0][7]__1 ;
; pixels_0__7__bypass[15] ; altsyncram:pixels[0][7]__1 ;
; pixels_0__7__bypass[16] ; altsyncram:pixels[0][7]__1 ;
; pixels_0__7__bypass[17] ; altsyncram:pixels[0][7]__1 ;
; pixels_0__7__bypass[18] ; altsyncram:pixels[0][7]__1 ;
; pixels_0__7__bypass[19] ; altsyncram:pixels[0][7]__1 ;
; pixels_0__7__bypass[20] ; altsyncram:pixels[0][7]__1 ;
; pixels_0__7__bypass[21] ; altsyncram:pixels[0][7]__1 ;
; pixels_0__7__bypass[22] ; altsyncram:pixels[0][7]__1 ;
; pixels_0__7__bypass[23] ; altsyncram:pixels[0][7]__1 ;
; pixels_0__7__bypass[24] ; altsyncram:pixels[0][7]__1 ;
; pixels_0__7__bypass[25] ; altsyncram:pixels[0][7]__1 ;
; pixels_0__7__bypass[26] ; altsyncram:pixels[0][7]__1 ;
; pixels_0__7__bypass[27] ; altsyncram:pixels[0][7]__1 ;
; pixels_0__7__bypass[28] ; altsyncram:pixels[0][7]__1 ;
+-------------------------+----------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                           ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                 ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------+
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |DE10_Standard|serial_transmit_reg[5]      ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |DE10_Standard|serial_transmit_reg[0]      ;
; 4:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |DE10_Standard|uart_tx:T1|r_Clock_Count[1] ;
; 7:1                ; 8 bits    ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |DE10_Standard|uart_rx:R3|r_Clock_Count[1] ;
; 3:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |DE10_Standard|uart_tx:T1|r_Bit_Index      ;
; 3:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |DE10_Standard|uart_rx:R3|r_Bit_Index      ;
; 4:1                ; 10 bits   ; 20 LEs        ; 20 LEs               ; 0 LEs                  ; No         ; |DE10_Standard|mem_address                 ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------+


+----------------------------------------------------------------------------------+
; Source assignments for altsyncram:pixels[0][7]__1|altsyncram_09n1:auto_generated ;
+---------------------------------+--------------------+------+--------------------+
; Assignment                      ; Value              ; From ; To                 ;
+---------------------------------+--------------------+------+--------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                  ;
+---------------------------------+--------------------+------+--------------------+


+-------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Top-level Entity: |DE10_Standard ;
+----------------+-------+------------------------------------------------------+
; Parameter Name ; Value ; Type                                                 ;
+----------------+-------+------------------------------------------------------+
; storage_length ; 784   ; Signed Integer                                       ;
+----------------+-------+------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------+
; Parameter Settings for User Entity Instance: uart_rx:R3 ;
+----------------+-------+--------------------------------+
; Parameter Name ; Value ; Type                           ;
+----------------+-------+--------------------------------+
; CLKS_PER_BIT   ; 53    ; Signed Integer                 ;
+----------------+-------+--------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------+
; Parameter Settings for User Entity Instance: uart_tx:T1 ;
+----------------+-------+--------------------------------+
; Parameter Name ; Value ; Type                           ;
+----------------+-------+--------------------------------+
; CLKS_PER_BIT   ; 53    ; Signed Integer                 ;
+----------------+-------+--------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: altsyncram:pixels[0][7]__1    ;
+------------------------------------+----------------------+----------------+
; Parameter Name                     ; Value                ; Type           ;
+------------------------------------+----------------------+----------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped        ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY     ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY   ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE   ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped        ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped        ;
; WIDTH_A                            ; 8                    ; Untyped        ;
; WIDTHAD_A                          ; 10                   ; Untyped        ;
; NUMWORDS_A                         ; 1024                 ; Untyped        ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped        ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped        ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped        ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped        ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped        ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped        ;
; WIDTH_B                            ; 8                    ; Untyped        ;
; WIDTHAD_B                          ; 10                   ; Untyped        ;
; NUMWORDS_B                         ; 1024                 ; Untyped        ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped        ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped        ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped        ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped        ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped        ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped        ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped        ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped        ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped        ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped        ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped        ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped        ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped        ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped        ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped        ;
; BYTE_SIZE                          ; 8                    ; Untyped        ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped        ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped        ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped        ;
; INIT_FILE                          ; UNUSED               ; Untyped        ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped        ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped        ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped        ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped        ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped        ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped        ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped        ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped        ;
; ENABLE_ECC                         ; FALSE                ; Untyped        ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped        ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped        ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped        ;
; CBXI_PARAMETER                     ; altsyncram_09n1      ; Untyped        ;
+------------------------------------+----------------------+----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                       ;
+-------------------------------------------+----------------------------+
; Name                                      ; Value                      ;
+-------------------------------------------+----------------------------+
; Number of entity instances                ; 1                          ;
; Entity Instance                           ; altsyncram:pixels[0][7]__1 ;
;     -- OPERATION_MODE                     ; DUAL_PORT                  ;
;     -- WIDTH_A                            ; 8                          ;
;     -- NUMWORDS_A                         ; 1024                       ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED               ;
;     -- WIDTH_B                            ; 8                          ;
;     -- NUMWORDS_B                         ; 1024                       ;
;     -- ADDRESS_REG_B                      ; CLOCK0                     ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED               ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                       ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                   ;
+-------------------------------------------+----------------------------+


+----------------------------------------------------------+
; Port Connectivity Checks: "uart_tx:T1"                   ;
+-------------+--------+----------+------------------------+
; Port        ; Type   ; Severity ; Details                ;
+-------------+--------+----------+------------------------+
; o_Tx_Active ; Output ; Info     ; Explicitly unconnected ;
+-------------+--------+----------+------------------------+


+------------------------------------------------------+
; Port Connectivity Checks: "Binary_To_7Segment:seg6"  ;
+--------------------+-------+----------+--------------+
; Port               ; Type  ; Severity ; Details      ;
+--------------------+-------+----------+--------------+
; i_Binary_Num[3..2] ; Input ; Info     ; Stuck at GND ;
+--------------------+-------+----------+--------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; arriav_ff             ; 2612                        ;
;     ENA               ; 2493                        ;
;     ENA SCLR          ; 26                          ;
;     plain             ; 93                          ;
; arriav_io_obuf        ; 36                          ;
; arriav_lcell_comb     ; 2592                        ;
;     arith             ; 26                          ;
;         1 data inputs ; 26                          ;
;     extend            ; 44                          ;
;         7 data inputs ; 44                          ;
;     normal            ; 2522                        ;
;         0 data inputs ; 1                           ;
;         1 data inputs ; 1                           ;
;         2 data inputs ; 121                         ;
;         3 data inputs ; 246                         ;
;         4 data inputs ; 832                         ;
;         5 data inputs ; 819                         ;
;         6 data inputs ; 502                         ;
; boundary_port         ; 106                         ;
; stratixv_ram_block    ; 8                           ;
;                       ;                             ;
; Max LUT depth         ; 9.00                        ;
; Average LUT depth     ; 7.42                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:25     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 21.1.1 Build 850 06/23/2022 SJ Standard Edition
    Info: Processing started: Thu Jan 26 15:57:16 2023
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off DE10_Standard -c DE10_Standard
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Warning (12125): Using design file de10_standard.v, which is not specified as a design file for the current project, but contains definitions for 4 design units and 4 entities in project
    Info (12023): Found entity 1: DE10_Standard File: C:/Quartus_Projects/DecisionTree_Comb_Unenc_GPIO_UART/Quartus with VGA/de10_standard.v Line: 6
    Info (12023): Found entity 2: Binary_To_7Segment File: C:/Quartus_Projects/DecisionTree_Comb_Unenc_GPIO_UART/Quartus with VGA/de10_standard.v Line: 2679
    Info (12023): Found entity 3: uart_rx File: C:/Quartus_Projects/DecisionTree_Comb_Unenc_GPIO_UART/Quartus with VGA/de10_standard.v Line: 2746
    Info (12023): Found entity 4: uart_tx File: C:/Quartus_Projects/DecisionTree_Comb_Unenc_GPIO_UART/Quartus with VGA/de10_standard.v Line: 2895
Warning (10222): Verilog HDL Parameter Declaration warning at de10_standard.v(2754): Parameter Declaration in module "uart_rx" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List File: C:/Quartus_Projects/DecisionTree_Comb_Unenc_GPIO_UART/Quartus with VGA/de10_standard.v Line: 2754
Warning (10222): Verilog HDL Parameter Declaration warning at de10_standard.v(2755): Parameter Declaration in module "uart_rx" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List File: C:/Quartus_Projects/DecisionTree_Comb_Unenc_GPIO_UART/Quartus with VGA/de10_standard.v Line: 2755
Warning (10222): Verilog HDL Parameter Declaration warning at de10_standard.v(2756): Parameter Declaration in module "uart_rx" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List File: C:/Quartus_Projects/DecisionTree_Comb_Unenc_GPIO_UART/Quartus with VGA/de10_standard.v Line: 2756
Warning (10222): Verilog HDL Parameter Declaration warning at de10_standard.v(2757): Parameter Declaration in module "uart_rx" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List File: C:/Quartus_Projects/DecisionTree_Comb_Unenc_GPIO_UART/Quartus with VGA/de10_standard.v Line: 2757
Warning (10222): Verilog HDL Parameter Declaration warning at de10_standard.v(2758): Parameter Declaration in module "uart_rx" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List File: C:/Quartus_Projects/DecisionTree_Comb_Unenc_GPIO_UART/Quartus with VGA/de10_standard.v Line: 2758
Warning (10222): Verilog HDL Parameter Declaration warning at de10_standard.v(2906): Parameter Declaration in module "uart_tx" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List File: C:/Quartus_Projects/DecisionTree_Comb_Unenc_GPIO_UART/Quartus with VGA/de10_standard.v Line: 2906
Warning (10222): Verilog HDL Parameter Declaration warning at de10_standard.v(2907): Parameter Declaration in module "uart_tx" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List File: C:/Quartus_Projects/DecisionTree_Comb_Unenc_GPIO_UART/Quartus with VGA/de10_standard.v Line: 2907
Warning (10222): Verilog HDL Parameter Declaration warning at de10_standard.v(2908): Parameter Declaration in module "uart_tx" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List File: C:/Quartus_Projects/DecisionTree_Comb_Unenc_GPIO_UART/Quartus with VGA/de10_standard.v Line: 2908
Warning (10222): Verilog HDL Parameter Declaration warning at de10_standard.v(2909): Parameter Declaration in module "uart_tx" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List File: C:/Quartus_Projects/DecisionTree_Comb_Unenc_GPIO_UART/Quartus with VGA/de10_standard.v Line: 2909
Warning (10222): Verilog HDL Parameter Declaration warning at de10_standard.v(2910): Parameter Declaration in module "uart_tx" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List File: C:/Quartus_Projects/DecisionTree_Comb_Unenc_GPIO_UART/Quartus with VGA/de10_standard.v Line: 2910
Info (12127): Elaborating entity "DE10_Standard" for the top level hierarchy
Warning (10230): Verilog HDL assignment warning at de10_standard.v(104): truncated value with size 32 to match size of target (10) File: C:/Quartus_Projects/DecisionTree_Comb_Unenc_GPIO_UART/Quartus with VGA/de10_standard.v Line: 104
Warning (10230): Verilog HDL assignment warning at de10_standard.v(122): truncated value with size 32 to match size of target (10) File: C:/Quartus_Projects/DecisionTree_Comb_Unenc_GPIO_UART/Quartus with VGA/de10_standard.v Line: 122
Warning (10034): Output port "LEDR[9..2]" at de10_standard.v(21) has no driver File: C:/Quartus_Projects/DecisionTree_Comb_Unenc_GPIO_UART/Quartus with VGA/de10_standard.v Line: 21
Warning (10034): Output port "LEDR[0]" at de10_standard.v(21) has no driver File: C:/Quartus_Projects/DecisionTree_Comb_Unenc_GPIO_UART/Quartus with VGA/de10_standard.v Line: 21
Warning (276020): Inferred RAM node "|altsyncram:pixels[0][7]__1" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design.
Info (19000): Inferred 1 megafunctions from design logic
    Info (276029): Inferred altsyncram megafunction from the following design logic: "|altsyncram:pixels[0][7]__1" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 8
        Info (286033): Parameter WIDTHAD_A set to 10
        Info (286033): Parameter NUMWORDS_A set to 1024
        Info (286033): Parameter WIDTH_B set to 8
        Info (286033): Parameter WIDTHAD_B set to 10
        Info (286033): Parameter NUMWORDS_B set to 1024
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
Info (12128): Elaborating entity "Binary_To_7Segment" for hierarchy "Binary_To_7Segment:seg1" File: C:/Quartus_Projects/DecisionTree_Comb_Unenc_GPIO_UART/Quartus with VGA/de10_standard.v Line: 66
Info (12128): Elaborating entity "uart_rx" for hierarchy "uart_rx:R3" File: C:/Quartus_Projects/DecisionTree_Comb_Unenc_GPIO_UART/Quartus with VGA/de10_standard.v Line: 91
Warning (10230): Verilog HDL assignment warning at de10_standard.v(2811): truncated value with size 32 to match size of target (8) File: C:/Quartus_Projects/DecisionTree_Comb_Unenc_GPIO_UART/Quartus with VGA/de10_standard.v Line: 2811
Warning (10230): Verilog HDL assignment warning at de10_standard.v(2822): truncated value with size 32 to match size of target (8) File: C:/Quartus_Projects/DecisionTree_Comb_Unenc_GPIO_UART/Quartus with VGA/de10_standard.v Line: 2822
Warning (10230): Verilog HDL assignment warning at de10_standard.v(2833): truncated value with size 32 to match size of target (3) File: C:/Quartus_Projects/DecisionTree_Comb_Unenc_GPIO_UART/Quartus with VGA/de10_standard.v Line: 2833
Warning (10230): Verilog HDL assignment warning at de10_standard.v(2851): truncated value with size 32 to match size of target (8) File: C:/Quartus_Projects/DecisionTree_Comb_Unenc_GPIO_UART/Quartus with VGA/de10_standard.v Line: 2851
Info (12128): Elaborating entity "uart_tx" for hierarchy "uart_tx:T1" File: C:/Quartus_Projects/DecisionTree_Comb_Unenc_GPIO_UART/Quartus with VGA/de10_standard.v Line: 149
Warning (10230): Verilog HDL assignment warning at de10_standard.v(2949): truncated value with size 32 to match size of target (8) File: C:/Quartus_Projects/DecisionTree_Comb_Unenc_GPIO_UART/Quartus with VGA/de10_standard.v Line: 2949
Warning (10230): Verilog HDL assignment warning at de10_standard.v(2967): truncated value with size 32 to match size of target (8) File: C:/Quartus_Projects/DecisionTree_Comb_Unenc_GPIO_UART/Quartus with VGA/de10_standard.v Line: 2967
Warning (10230): Verilog HDL assignment warning at de10_standard.v(2977): truncated value with size 32 to match size of target (3) File: C:/Quartus_Projects/DecisionTree_Comb_Unenc_GPIO_UART/Quartus with VGA/de10_standard.v Line: 2977
Warning (10230): Verilog HDL assignment warning at de10_standard.v(2997): truncated value with size 32 to match size of target (8) File: C:/Quartus_Projects/DecisionTree_Comb_Unenc_GPIO_UART/Quartus with VGA/de10_standard.v Line: 2997
Info (12128): Elaborating entity "altsyncram" for hierarchy "altsyncram:pixels[0][7]__1"
Info (12130): Elaborated megafunction instantiation "altsyncram:pixels[0][7]__1"
Info (12133): Instantiated megafunction "altsyncram:pixels[0][7]__1" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "8"
    Info (12134): Parameter "WIDTHAD_A" = "10"
    Info (12134): Parameter "NUMWORDS_A" = "1024"
    Info (12134): Parameter "WIDTH_B" = "8"
    Info (12134): Parameter "WIDTHAD_B" = "10"
    Info (12134): Parameter "NUMWORDS_B" = "1024"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK0"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "READ_DURING_WRITE_MODE_MIXED_PORTS" = "OLD_DATA"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_09n1.tdf
    Info (12023): Found entity 1: altsyncram_09n1 File: C:/Quartus_Projects/DecisionTree_Comb_Unenc_GPIO_UART/Quartus with VGA/db/altsyncram_09n1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_09n1" for hierarchy "altsyncram:pixels[0][7]__1|altsyncram_09n1:auto_generated" File: c:/intelfpga/21.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Warning (13034): The following nodes have both tri-state and non-tri-state drivers
    Warning (13035): Inserted always-enabled tri-state buffer between "GPIO[1]" and its non-tri-state driver. File: C:/Quartus_Projects/DecisionTree_Comb_Unenc_GPIO_UART/Quartus with VGA/de10_standard.v Line: 33
Warning (13039): The following bidirectional pins have no drivers
    Warning (13040): bidirectional pin "GPIO[0]" has no driver File: C:/Quartus_Projects/DecisionTree_Comb_Unenc_GPIO_UART/Quartus with VGA/de10_standard.v Line: 33
    Warning (13040): bidirectional pin "GPIO[2]" has no driver File: C:/Quartus_Projects/DecisionTree_Comb_Unenc_GPIO_UART/Quartus with VGA/de10_standard.v Line: 33
    Warning (13040): bidirectional pin "GPIO[3]" has no driver File: C:/Quartus_Projects/DecisionTree_Comb_Unenc_GPIO_UART/Quartus with VGA/de10_standard.v Line: 33
    Warning (13040): bidirectional pin "GPIO[4]" has no driver File: C:/Quartus_Projects/DecisionTree_Comb_Unenc_GPIO_UART/Quartus with VGA/de10_standard.v Line: 33
    Warning (13040): bidirectional pin "GPIO[5]" has no driver File: C:/Quartus_Projects/DecisionTree_Comb_Unenc_GPIO_UART/Quartus with VGA/de10_standard.v Line: 33
    Warning (13040): bidirectional pin "GPIO[6]" has no driver File: C:/Quartus_Projects/DecisionTree_Comb_Unenc_GPIO_UART/Quartus with VGA/de10_standard.v Line: 33
    Warning (13040): bidirectional pin "GPIO[7]" has no driver File: C:/Quartus_Projects/DecisionTree_Comb_Unenc_GPIO_UART/Quartus with VGA/de10_standard.v Line: 33
    Warning (13040): bidirectional pin "GPIO[8]" has no driver File: C:/Quartus_Projects/DecisionTree_Comb_Unenc_GPIO_UART/Quartus with VGA/de10_standard.v Line: 33
    Warning (13040): bidirectional pin "GPIO[9]" has no driver File: C:/Quartus_Projects/DecisionTree_Comb_Unenc_GPIO_UART/Quartus with VGA/de10_standard.v Line: 33
    Warning (13040): bidirectional pin "GPIO[10]" has no driver File: C:/Quartus_Projects/DecisionTree_Comb_Unenc_GPIO_UART/Quartus with VGA/de10_standard.v Line: 33
    Warning (13040): bidirectional pin "GPIO[11]" has no driver File: C:/Quartus_Projects/DecisionTree_Comb_Unenc_GPIO_UART/Quartus with VGA/de10_standard.v Line: 33
    Warning (13040): bidirectional pin "GPIO[12]" has no driver File: C:/Quartus_Projects/DecisionTree_Comb_Unenc_GPIO_UART/Quartus with VGA/de10_standard.v Line: 33
    Warning (13040): bidirectional pin "GPIO[13]" has no driver File: C:/Quartus_Projects/DecisionTree_Comb_Unenc_GPIO_UART/Quartus with VGA/de10_standard.v Line: 33
    Warning (13040): bidirectional pin "GPIO[14]" has no driver File: C:/Quartus_Projects/DecisionTree_Comb_Unenc_GPIO_UART/Quartus with VGA/de10_standard.v Line: 33
    Warning (13040): bidirectional pin "GPIO[15]" has no driver File: C:/Quartus_Projects/DecisionTree_Comb_Unenc_GPIO_UART/Quartus with VGA/de10_standard.v Line: 33
    Warning (13040): bidirectional pin "GPIO[16]" has no driver File: C:/Quartus_Projects/DecisionTree_Comb_Unenc_GPIO_UART/Quartus with VGA/de10_standard.v Line: 33
    Warning (13040): bidirectional pin "GPIO[17]" has no driver File: C:/Quartus_Projects/DecisionTree_Comb_Unenc_GPIO_UART/Quartus with VGA/de10_standard.v Line: 33
    Warning (13040): bidirectional pin "GPIO[18]" has no driver File: C:/Quartus_Projects/DecisionTree_Comb_Unenc_GPIO_UART/Quartus with VGA/de10_standard.v Line: 33
    Warning (13040): bidirectional pin "GPIO[19]" has no driver File: C:/Quartus_Projects/DecisionTree_Comb_Unenc_GPIO_UART/Quartus with VGA/de10_standard.v Line: 33
    Warning (13040): bidirectional pin "GPIO[20]" has no driver File: C:/Quartus_Projects/DecisionTree_Comb_Unenc_GPIO_UART/Quartus with VGA/de10_standard.v Line: 33
    Warning (13040): bidirectional pin "GPIO[21]" has no driver File: C:/Quartus_Projects/DecisionTree_Comb_Unenc_GPIO_UART/Quartus with VGA/de10_standard.v Line: 33
    Warning (13040): bidirectional pin "GPIO[22]" has no driver File: C:/Quartus_Projects/DecisionTree_Comb_Unenc_GPIO_UART/Quartus with VGA/de10_standard.v Line: 33
    Warning (13040): bidirectional pin "GPIO[23]" has no driver File: C:/Quartus_Projects/DecisionTree_Comb_Unenc_GPIO_UART/Quartus with VGA/de10_standard.v Line: 33
    Warning (13040): bidirectional pin "GPIO[24]" has no driver File: C:/Quartus_Projects/DecisionTree_Comb_Unenc_GPIO_UART/Quartus with VGA/de10_standard.v Line: 33
    Warning (13040): bidirectional pin "GPIO[25]" has no driver File: C:/Quartus_Projects/DecisionTree_Comb_Unenc_GPIO_UART/Quartus with VGA/de10_standard.v Line: 33
    Warning (13040): bidirectional pin "GPIO[26]" has no driver File: C:/Quartus_Projects/DecisionTree_Comb_Unenc_GPIO_UART/Quartus with VGA/de10_standard.v Line: 33
    Warning (13040): bidirectional pin "GPIO[27]" has no driver File: C:/Quartus_Projects/DecisionTree_Comb_Unenc_GPIO_UART/Quartus with VGA/de10_standard.v Line: 33
    Warning (13040): bidirectional pin "GPIO[28]" has no driver File: C:/Quartus_Projects/DecisionTree_Comb_Unenc_GPIO_UART/Quartus with VGA/de10_standard.v Line: 33
    Warning (13040): bidirectional pin "GPIO[29]" has no driver File: C:/Quartus_Projects/DecisionTree_Comb_Unenc_GPIO_UART/Quartus with VGA/de10_standard.v Line: 33
    Warning (13040): bidirectional pin "GPIO[30]" has no driver File: C:/Quartus_Projects/DecisionTree_Comb_Unenc_GPIO_UART/Quartus with VGA/de10_standard.v Line: 33
    Warning (13040): bidirectional pin "GPIO[31]" has no driver File: C:/Quartus_Projects/DecisionTree_Comb_Unenc_GPIO_UART/Quartus with VGA/de10_standard.v Line: 33
    Warning (13040): bidirectional pin "GPIO[32]" has no driver File: C:/Quartus_Projects/DecisionTree_Comb_Unenc_GPIO_UART/Quartus with VGA/de10_standard.v Line: 33
    Warning (13040): bidirectional pin "GPIO[33]" has no driver File: C:/Quartus_Projects/DecisionTree_Comb_Unenc_GPIO_UART/Quartus with VGA/de10_standard.v Line: 33
    Warning (13040): bidirectional pin "GPIO[34]" has no driver File: C:/Quartus_Projects/DecisionTree_Comb_Unenc_GPIO_UART/Quartus with VGA/de10_standard.v Line: 33
    Warning (13040): bidirectional pin "GPIO[35]" has no driver File: C:/Quartus_Projects/DecisionTree_Comb_Unenc_GPIO_UART/Quartus with VGA/de10_standard.v Line: 33
Warning (13009): TRI or OPNDRN buffers permanently enabled
    Warning (13010): Node "GPIO[1]~synth" File: C:/Quartus_Projects/DecisionTree_Comb_Unenc_GPIO_UART/Quartus with VGA/de10_standard.v Line: 33
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "LEDR[0]" is stuck at GND File: C:/Quartus_Projects/DecisionTree_Comb_Unenc_GPIO_UART/Quartus with VGA/de10_standard.v Line: 21
    Warning (13410): Pin "LEDR[2]" is stuck at GND File: C:/Quartus_Projects/DecisionTree_Comb_Unenc_GPIO_UART/Quartus with VGA/de10_standard.v Line: 21
    Warning (13410): Pin "LEDR[3]" is stuck at GND File: C:/Quartus_Projects/DecisionTree_Comb_Unenc_GPIO_UART/Quartus with VGA/de10_standard.v Line: 21
    Warning (13410): Pin "LEDR[4]" is stuck at GND File: C:/Quartus_Projects/DecisionTree_Comb_Unenc_GPIO_UART/Quartus with VGA/de10_standard.v Line: 21
    Warning (13410): Pin "LEDR[5]" is stuck at GND File: C:/Quartus_Projects/DecisionTree_Comb_Unenc_GPIO_UART/Quartus with VGA/de10_standard.v Line: 21
    Warning (13410): Pin "LEDR[6]" is stuck at GND File: C:/Quartus_Projects/DecisionTree_Comb_Unenc_GPIO_UART/Quartus with VGA/de10_standard.v Line: 21
    Warning (13410): Pin "LEDR[7]" is stuck at GND File: C:/Quartus_Projects/DecisionTree_Comb_Unenc_GPIO_UART/Quartus with VGA/de10_standard.v Line: 21
    Warning (13410): Pin "LEDR[8]" is stuck at GND File: C:/Quartus_Projects/DecisionTree_Comb_Unenc_GPIO_UART/Quartus with VGA/de10_standard.v Line: 21
    Warning (13410): Pin "LEDR[9]" is stuck at GND File: C:/Quartus_Projects/DecisionTree_Comb_Unenc_GPIO_UART/Quartus with VGA/de10_standard.v Line: 21
    Warning (13410): Pin "HEX5[1]" is stuck at GND File: C:/Quartus_Projects/DecisionTree_Comb_Unenc_GPIO_UART/Quartus with VGA/de10_standard.v Line: 29
Info (286030): Timing-Driven Synthesis is running
Info (17049): 137 registers lost all their fanouts during netlist optimizations.
Info (144001): Generated suppressed messages file C:/Quartus_Projects/DecisionTree_Comb_Unenc_GPIO_UART/Quartus with VGA/DE10_Standard.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 14 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "CLOCK2_50" File: C:/Quartus_Projects/DecisionTree_Comb_Unenc_GPIO_UART/Quartus with VGA/de10_standard.v Line: 9
    Warning (15610): No output dependent on input pin "CLOCK3_50" File: C:/Quartus_Projects/DecisionTree_Comb_Unenc_GPIO_UART/Quartus with VGA/de10_standard.v Line: 10
    Warning (15610): No output dependent on input pin "CLOCK4_50" File: C:/Quartus_Projects/DecisionTree_Comb_Unenc_GPIO_UART/Quartus with VGA/de10_standard.v Line: 11
    Warning (15610): No output dependent on input pin "KEY[0]" File: C:/Quartus_Projects/DecisionTree_Comb_Unenc_GPIO_UART/Quartus with VGA/de10_standard.v Line: 15
    Warning (15610): No output dependent on input pin "KEY[1]" File: C:/Quartus_Projects/DecisionTree_Comb_Unenc_GPIO_UART/Quartus with VGA/de10_standard.v Line: 15
    Warning (15610): No output dependent on input pin "KEY[2]" File: C:/Quartus_Projects/DecisionTree_Comb_Unenc_GPIO_UART/Quartus with VGA/de10_standard.v Line: 15
    Warning (15610): No output dependent on input pin "KEY[3]" File: C:/Quartus_Projects/DecisionTree_Comb_Unenc_GPIO_UART/Quartus with VGA/de10_standard.v Line: 15
    Warning (15610): No output dependent on input pin "SW[3]" File: C:/Quartus_Projects/DecisionTree_Comb_Unenc_GPIO_UART/Quartus with VGA/de10_standard.v Line: 18
    Warning (15610): No output dependent on input pin "SW[4]" File: C:/Quartus_Projects/DecisionTree_Comb_Unenc_GPIO_UART/Quartus with VGA/de10_standard.v Line: 18
    Warning (15610): No output dependent on input pin "SW[5]" File: C:/Quartus_Projects/DecisionTree_Comb_Unenc_GPIO_UART/Quartus with VGA/de10_standard.v Line: 18
    Warning (15610): No output dependent on input pin "SW[6]" File: C:/Quartus_Projects/DecisionTree_Comb_Unenc_GPIO_UART/Quartus with VGA/de10_standard.v Line: 18
    Warning (15610): No output dependent on input pin "SW[7]" File: C:/Quartus_Projects/DecisionTree_Comb_Unenc_GPIO_UART/Quartus with VGA/de10_standard.v Line: 18
    Warning (15610): No output dependent on input pin "SW[8]" File: C:/Quartus_Projects/DecisionTree_Comb_Unenc_GPIO_UART/Quartus with VGA/de10_standard.v Line: 18
    Warning (15610): No output dependent on input pin "SW[9]" File: C:/Quartus_Projects/DecisionTree_Comb_Unenc_GPIO_UART/Quartus with VGA/de10_standard.v Line: 18
Info (21057): Implemented 5228 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 18 input pins
    Info (21059): Implemented 52 output pins
    Info (21060): Implemented 36 bidirectional pins
    Info (21061): Implemented 5114 logic cells
    Info (21064): Implemented 8 RAM segments
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 91 warnings
    Info: Peak virtual memory: 4902 megabytes
    Info: Processing ended: Thu Jan 26 15:57:50 2023
    Info: Elapsed time: 00:00:34
    Info: Total CPU time (on all processors): 00:00:43


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in C:/Quartus_Projects/DecisionTree_Comb_Unenc_GPIO_UART/Quartus with VGA/DE10_Standard.map.smsg.


