
****** Vivado v2025.1 (64-bit)
  **** SW Build 6140274 on Wed May 21 22:58:25 MDT 2025
  **** IP Build 6138677 on Thu May 22 03:10:11 MDT 2025
  **** SharedData Build 6139179 on Tue May 20 17:58:58 MDT 2025
  **** Start of session at: Mon Sep 15 00:31:19 2025
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.

source /home/shundroid/dynamatic/integration-test/collision_donut/out_0/synth/synthesize.tcl
# set_param general.maxThreads 8
# set vivado_ver [version -short]
# set fpo_ver 7.1
# if {[regexp -nocase {2015\.1.*}  match]} {
#     set fpo_ver 7.0
# }
# read_vhdl -vhdl2008 [glob /home/shundroid/dynamatic/integration-test/collision_donut/out_0/synth/hdl/*.vhd]
# source /home/shundroid/dynamatic/tools/backend/synth-resources/addf_vitis_hls_single_precision_lat_8.tcl
## create_ip -name floating_point -version $fpo_ver -vendor xilinx.com -library ip -module_name addf_vitis_hls_single_precision_lat_8
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/2025.1/Vivado/data/ip'.
## set_property -dict [list CONFIG.a_precision_type Single \
##                           CONFIG.a_tuser_width 1 \
##                           CONFIG.add_sub_value Add \
##                           CONFIG.b_tuser_width 1 \
##                           CONFIG.c_a_exponent_width 8 \
##                           CONFIG.c_a_fraction_width 24 \
##                           CONFIG.c_compare_operation Programmable \
##                           CONFIG.c_has_divide_by_zero false \
##                           CONFIG.c_has_invalid_op false \
##                           CONFIG.c_has_overflow false \
##                           CONFIG.c_has_underflow false \
##                           CONFIG.c_latency 8 \
##                           CONFIG.c_mult_usage Full_Usage \
##                           CONFIG.c_optimization Speed_Optimized \
##                           CONFIG.c_rate 1 \
##                           CONFIG.c_result_exponent_width 8 \
##                           CONFIG.c_result_fraction_width 24 \
##                           CONFIG.component_name addf_vitis_hls_single_precision_lat_8 \
##                           CONFIG.flow_control NonBlocking \
##                           CONFIG.has_a_tlast false \
##                           CONFIG.has_a_tuser false \
##                           CONFIG.has_aclken true \
##                           CONFIG.has_aresetn false \
##                           CONFIG.has_b_tlast false \
##                           CONFIG.has_b_tuser false \
##                           CONFIG.has_operation_tlast false \
##                           CONFIG.has_operation_tuser false \
##                           CONFIG.has_result_tready false \
##                           CONFIG.maximum_latency false \
##                           CONFIG.operation_tuser_width 1 \
##                           CONFIG.operation_type Add_Subtract \
##                           CONFIG.result_precision_type Single \
##                           CONFIG.result_tlast_behv Null] -objects [get_ips addf_vitis_hls_single_precision_lat_8] -quiet
## set_property generate_synth_checkpoint false [get_files addf_vitis_hls_single_precision_lat_8.xci]
## generate_target {synthesis simulation} [get_files addf_vitis_hls_single_precision_lat_8.xci]
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'addf_vitis_hls_single_precision_lat_8'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'addf_vitis_hls_single_precision_lat_8'...
# source /home/shundroid/dynamatic/tools/backend/synth-resources/cmpf_vitis_hls_single_precision_lat_0.tcl
## create_ip -name floating_point -version $fpo_ver -vendor xilinx.com -library ip -module_name cmpf_vitis_hls_single_precision_lat_0
## set_property -dict [list CONFIG.a_precision_type Single \
##                           CONFIG.a_tuser_width 1 \
##                           CONFIG.add_sub_value Both \
##                           CONFIG.b_tuser_width 1 \
##                           CONFIG.c_a_exponent_width 8 \
##                           CONFIG.c_a_fraction_width 24 \
##                           CONFIG.c_compare_operation Programmable \
##                           CONFIG.c_has_divide_by_zero false \
##                           CONFIG.c_has_invalid_op false \
##                           CONFIG.c_has_overflow false \
##                           CONFIG.c_has_underflow false \
##                           CONFIG.c_latency 0 \
##                           CONFIG.c_mult_usage No_Usage \
##                           CONFIG.c_optimization Speed_Optimized \
##                           CONFIG.c_rate 1 \
##                           CONFIG.c_result_exponent_width 1 \
##                           CONFIG.c_result_fraction_width 0 \
##                           CONFIG.component_name cmpf_vitis_hls_single_precision_lat_0 \
##                           CONFIG.flow_control NonBlocking \
##                           CONFIG.has_a_tlast false \
##                           CONFIG.has_a_tuser false \
##                           CONFIG.has_aclken false \
##                           CONFIG.has_aresetn false \
##                           CONFIG.has_b_tlast false \
##                           CONFIG.has_b_tuser false \
##                           CONFIG.has_operation_tlast false \
##                           CONFIG.has_operation_tuser false \
##                           CONFIG.has_result_tready false \
##                           CONFIG.maximum_latency false \
##                           CONFIG.operation_tuser_width 1 \
##                           CONFIG.operation_type Compare \
##                           CONFIG.result_precision_type Custom \
##                           CONFIG.result_tlast_behv Null] -objects [get_ips cmpf_vitis_hls_single_precision_lat_0] -quiet
## set_property generate_synth_checkpoint false [get_files cmpf_vitis_hls_single_precision_lat_0.xci]
## generate_target {synthesis simulation} [get_files cmpf_vitis_hls_single_precision_lat_0.xci]
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'cmpf_vitis_hls_single_precision_lat_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'cmpf_vitis_hls_single_precision_lat_0'...
# source /home/shundroid/dynamatic/tools/backend/synth-resources/divf_vitis_hls_single_precision_lat_28.tcl
## create_ip -name floating_point -version $fpo_ver -vendor xilinx.com -library ip -module_name divf_vitis_hls_single_precision_lat_28
## set_property -dict [list CONFIG.a_precision_type Single \
##                           CONFIG.a_tuser_width 1 \
##                           CONFIG.add_sub_value Both \
##                           CONFIG.b_tuser_width 1 \
##                           CONFIG.c_a_exponent_width 8 \
##                           CONFIG.c_a_fraction_width 24 \
##                           CONFIG.c_compare_operation Programmable \
##                           CONFIG.c_has_divide_by_zero false \
##                           CONFIG.c_has_invalid_op false \
##                           CONFIG.c_has_overflow false \
##                           CONFIG.c_has_underflow false \
##                           CONFIG.c_latency 28 \
##                           CONFIG.c_mult_usage No_Usage \
##                           CONFIG.c_optimization Speed_Optimized \
##                           CONFIG.c_rate 1 \
##                           CONFIG.c_result_exponent_width 8 \
##                           CONFIG.c_result_fraction_width 24 \
##                           CONFIG.component_name divf_vitis_hls_single_precision_lat_28 \
##                           CONFIG.flow_control NonBlocking \
##                           CONFIG.has_a_tlast false \
##                           CONFIG.has_a_tuser false \
##                           CONFIG.has_aclken true \
##                           CONFIG.has_aresetn false \
##                           CONFIG.has_b_tlast false \
##                           CONFIG.has_b_tuser false \
##                           CONFIG.has_operation_tlast false \
##                           CONFIG.has_operation_tuser false \
##                           CONFIG.has_result_tready false \
##                           CONFIG.maximum_latency false \
##                           CONFIG.operation_tuser_width 1 \
##                           CONFIG.operation_type Divide \
##                           CONFIG.result_precision_type Single \
##                           CONFIG.result_tlast_behv Null] -objects [get_ips divf_vitis_hls_single_precision_lat_28] -quiet
## set_property generate_synth_checkpoint false [get_files divf_vitis_hls_single_precision_lat_28.xci]
## generate_target {synthesis simulation} [get_files divf_vitis_hls_single_precision_lat_28.xci]
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'divf_vitis_hls_single_precision_lat_28'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'divf_vitis_hls_single_precision_lat_28'...
# source /home/shundroid/dynamatic/tools/backend/synth-resources/mulf_vitis_hls_single_precision_lat_4.tcl
## create_ip -name floating_point -version $fpo_ver -vendor xilinx.com -library ip -module_name mulf_vitis_hls_single_precision_lat_4
## set_property -dict [list CONFIG.a_precision_type Single \
##                           CONFIG.a_tuser_width 1 \
##                           CONFIG.add_sub_value Both \
##                           CONFIG.b_tuser_width 1 \
##                           CONFIG.c_a_exponent_width 8 \
##                           CONFIG.c_a_fraction_width 24 \
##                           CONFIG.c_compare_operation Programmable \
##                           CONFIG.c_has_divide_by_zero false \
##                           CONFIG.c_has_invalid_op false \
##                           CONFIG.c_has_overflow false \
##                           CONFIG.c_has_underflow false \
##                           CONFIG.c_latency 4 \
##                           CONFIG.c_mult_usage Max_Usage \
##                           CONFIG.c_optimization Speed_Optimized \
##                           CONFIG.c_rate 1 \
##                           CONFIG.c_result_exponent_width 8 \
##                           CONFIG.c_result_fraction_width 24 \
##                           CONFIG.component_name mulf_vitis_hls_single_precision_lat_4 \
##                           CONFIG.flow_control NonBlocking \
##                           CONFIG.has_a_tlast false \
##                           CONFIG.has_a_tuser false \
##                           CONFIG.has_aclken true \
##                           CONFIG.has_aresetn false \
##                           CONFIG.has_b_tlast false \
##                           CONFIG.has_b_tuser false \
##                           CONFIG.has_operation_tlast false \
##                           CONFIG.has_operation_tuser false \
##                           CONFIG.has_result_tready false \
##                           CONFIG.maximum_latency false \
##                           CONFIG.operation_tuser_width 1 \
##                           CONFIG.operation_type Multiply \
##                           CONFIG.result_precision_type Single \
##                           CONFIG.result_tlast_behv Null] -objects [get_ips mulf_vitis_hls_single_precision_lat_4] -quiet
## set_property generate_synth_checkpoint false [get_files mulf_vitis_hls_single_precision_lat_4.xci]
## generate_target {synthesis simulation} [get_files mulf_vitis_hls_single_precision_lat_4.xci]
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'mulf_vitis_hls_single_precision_lat_4'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'mulf_vitis_hls_single_precision_lat_4'...
# source /home/shundroid/dynamatic/tools/backend/synth-resources/subf_vitis_hls_single_precision_lat_8.tcl
## create_ip -name floating_point -version $fpo_ver -vendor xilinx.com -library ip -module_name subf_vitis_hls_single_precision_lat_8
## set_property -dict [list CONFIG.a_precision_type Single \
##                           CONFIG.a_tuser_width 1 \
##                           CONFIG.add_sub_value Subtract \
##                           CONFIG.b_tuser_width 1 \
##                           CONFIG.c_a_exponent_width 8 \
##                           CONFIG.c_a_fraction_width 24 \
##                           CONFIG.c_compare_operation Programmable \
##                           CONFIG.c_has_divide_by_zero false \
##                           CONFIG.c_has_invalid_op false \
##                           CONFIG.c_has_overflow false \
##                           CONFIG.c_has_underflow false \
##                           CONFIG.c_latency 8 \
##                           CONFIG.c_mult_usage Full_Usage \
##                           CONFIG.c_optimization Speed_Optimized \
##                           CONFIG.c_rate 1 \
##                           CONFIG.c_result_exponent_width 8 \
##                           CONFIG.c_result_fraction_width 24 \
##                           CONFIG.component_name subf_vitis_hls_single_precision_lat_8 \
##                           CONFIG.flow_control NonBlocking \
##                           CONFIG.has_a_tlast false \
##                           CONFIG.has_a_tuser false \
##                           CONFIG.has_aclken true \
##                           CONFIG.has_aresetn false \
##                           CONFIG.has_b_tlast false \
##                           CONFIG.has_b_tuser false \
##                           CONFIG.has_operation_tlast false \
##                           CONFIG.has_operation_tuser false \
##                           CONFIG.has_result_tready false \
##                           CONFIG.maximum_latency false \
##                           CONFIG.operation_tuser_width 1 \
##                           CONFIG.operation_type Add_Subtract \
##                           CONFIG.result_precision_type Single \
##                           CONFIG.result_tlast_behv Null] -objects [get_ips subf_vitis_hls_single_precision_lat_8] -quiet
## set_property generate_synth_checkpoint false [get_files subf_vitis_hls_single_precision_lat_8.xci]
## generate_target {synthesis simulation} [get_files subf_vitis_hls_single_precision_lat_8.xci]
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'subf_vitis_hls_single_precision_lat_8'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'subf_vitis_hls_single_precision_lat_8'...
# read_xdc /home/shundroid/dynamatic/integration-test/collision_donut/out_0/synth/period_5.000.xdc
# synth_design -top collision_donut -part xc7k160tfbg484-2 -no_iobuf -mode out_of_context
Command: synth_design -top collision_donut -part xc7k160tfbg484-2 -no_iobuf -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7k160t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7k160t'
INFO: [Device 21-403] Loading part xc7k160tfbg484-2
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 7 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 984026
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2192.137 ; gain = 442.680 ; free physical = 11661 ; free virtual = 18824
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'collision_donut' [/home/shundroid/dynamatic/integration-test/collision_donut/out_0/synth/hdl/collision_donut.vhd:39]
INFO: [Synth 8-638] synthesizing module 'handshake_fork_0' [/home/shundroid/dynamatic/integration-test/collision_donut/out_0/synth/hdl/handshake_fork_0.vhd:82]
INFO: [Synth 8-638] synthesizing module 'handshake_fork_0_or_n' [/home/shundroid/dynamatic/integration-test/collision_donut/out_0/synth/hdl/handshake_fork_0.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'handshake_fork_0_or_n' (0#1) [/home/shundroid/dynamatic/integration-test/collision_donut/out_0/synth/hdl/handshake_fork_0.vhd:18]
INFO: [Synth 8-638] synthesizing module 'handshake_fork_0_regblock' [/home/shundroid/dynamatic/integration-test/collision_donut/out_0/synth/hdl/handshake_fork_0.vhd:43]
INFO: [Synth 8-256] done synthesizing module 'handshake_fork_0_regblock' (0#1) [/home/shundroid/dynamatic/integration-test/collision_donut/out_0/synth/hdl/handshake_fork_0.vhd:43]
INFO: [Synth 8-256] done synthesizing module 'handshake_fork_0' (0#1) [/home/shundroid/dynamatic/integration-test/collision_donut/out_0/synth/hdl/handshake_fork_0.vhd:82]
INFO: [Synth 8-638] synthesizing module 'handshake_mem_controller_0' [/home/shundroid/dynamatic/integration-test/collision_donut/out_0/synth/hdl/handshake_mem_controller_0.vhd:335]
INFO: [Synth 8-638] synthesizing module 'handshake_mem_controller_0_read_arbiter' [/home/shundroid/dynamatic/integration-test/collision_donut/out_0/synth/hdl/handshake_mem_controller_0.vhd:248]
INFO: [Synth 8-638] synthesizing module 'handshake_mem_controller_0_read_arbiter_priority' [/home/shundroid/dynamatic/integration-test/collision_donut/out_0/synth/hdl/handshake_mem_controller_0.vhd:76]
INFO: [Synth 8-256] done synthesizing module 'handshake_mem_controller_0_read_arbiter_priority' (0#1) [/home/shundroid/dynamatic/integration-test/collision_donut/out_0/synth/hdl/handshake_mem_controller_0.vhd:76]
INFO: [Synth 8-638] synthesizing module 'handshake_mem_controller_0_read_arbiter_addressing' [/home/shundroid/dynamatic/integration-test/collision_donut/out_0/synth/hdl/handshake_mem_controller_0.vhd:106]
INFO: [Synth 8-256] done synthesizing module 'handshake_mem_controller_0_read_arbiter_addressing' (0#1) [/home/shundroid/dynamatic/integration-test/collision_donut/out_0/synth/hdl/handshake_mem_controller_0.vhd:106]
INFO: [Synth 8-638] synthesizing module 'handshake_mem_controller_0_read_arbiter_addressReady' [/home/shundroid/dynamatic/integration-test/collision_donut/out_0/synth/hdl/handshake_mem_controller_0.vhd:135]
INFO: [Synth 8-256] done synthesizing module 'handshake_mem_controller_0_read_arbiter_addressReady' (0#1) [/home/shundroid/dynamatic/integration-test/collision_donut/out_0/synth/hdl/handshake_mem_controller_0.vhd:135]
INFO: [Synth 8-638] synthesizing module 'handshake_mem_controller_0_read_arbiter_data' [/home/shundroid/dynamatic/integration-test/collision_donut/out_0/synth/hdl/handshake_mem_controller_0.vhd:161]
INFO: [Synth 8-256] done synthesizing module 'handshake_mem_controller_0_read_arbiter_data' (0#1) [/home/shundroid/dynamatic/integration-test/collision_donut/out_0/synth/hdl/handshake_mem_controller_0.vhd:161]
INFO: [Synth 8-256] done synthesizing module 'handshake_mem_controller_0_read_arbiter' (0#1) [/home/shundroid/dynamatic/integration-test/collision_donut/out_0/synth/hdl/handshake_mem_controller_0.vhd:248]
INFO: [Synth 8-638] synthesizing module 'handshake_mem_controller_0_control' [/home/shundroid/dynamatic/integration-test/collision_donut/out_0/synth/hdl/handshake_mem_controller_0.vhd:28]
INFO: [Synth 8-256] done synthesizing module 'handshake_mem_controller_0_control' (0#1) [/home/shundroid/dynamatic/integration-test/collision_donut/out_0/synth/hdl/handshake_mem_controller_0.vhd:28]
INFO: [Synth 8-256] done synthesizing module 'handshake_mem_controller_0' (0#1) [/home/shundroid/dynamatic/integration-test/collision_donut/out_0/synth/hdl/handshake_mem_controller_0.vhd:335]
INFO: [Synth 8-638] synthesizing module 'handshake_mem_controller_1' [/home/shundroid/dynamatic/integration-test/collision_donut/out_0/synth/hdl/handshake_mem_controller_1.vhd:335]
INFO: [Synth 8-638] synthesizing module 'handshake_mem_controller_1_read_arbiter' [/home/shundroid/dynamatic/integration-test/collision_donut/out_0/synth/hdl/handshake_mem_controller_1.vhd:248]
INFO: [Synth 8-638] synthesizing module 'handshake_mem_controller_1_read_arbiter_priority' [/home/shundroid/dynamatic/integration-test/collision_donut/out_0/synth/hdl/handshake_mem_controller_1.vhd:76]
INFO: [Synth 8-256] done synthesizing module 'handshake_mem_controller_1_read_arbiter_priority' (0#1) [/home/shundroid/dynamatic/integration-test/collision_donut/out_0/synth/hdl/handshake_mem_controller_1.vhd:76]
INFO: [Synth 8-638] synthesizing module 'handshake_mem_controller_1_read_arbiter_addressing' [/home/shundroid/dynamatic/integration-test/collision_donut/out_0/synth/hdl/handshake_mem_controller_1.vhd:106]
INFO: [Synth 8-256] done synthesizing module 'handshake_mem_controller_1_read_arbiter_addressing' (0#1) [/home/shundroid/dynamatic/integration-test/collision_donut/out_0/synth/hdl/handshake_mem_controller_1.vhd:106]
INFO: [Synth 8-638] synthesizing module 'handshake_mem_controller_1_read_arbiter_addressReady' [/home/shundroid/dynamatic/integration-test/collision_donut/out_0/synth/hdl/handshake_mem_controller_1.vhd:135]
INFO: [Synth 8-256] done synthesizing module 'handshake_mem_controller_1_read_arbiter_addressReady' (0#1) [/home/shundroid/dynamatic/integration-test/collision_donut/out_0/synth/hdl/handshake_mem_controller_1.vhd:135]
INFO: [Synth 8-638] synthesizing module 'handshake_mem_controller_1_read_arbiter_data' [/home/shundroid/dynamatic/integration-test/collision_donut/out_0/synth/hdl/handshake_mem_controller_1.vhd:161]
INFO: [Synth 8-256] done synthesizing module 'handshake_mem_controller_1_read_arbiter_data' (0#1) [/home/shundroid/dynamatic/integration-test/collision_donut/out_0/synth/hdl/handshake_mem_controller_1.vhd:161]
INFO: [Synth 8-256] done synthesizing module 'handshake_mem_controller_1_read_arbiter' (0#1) [/home/shundroid/dynamatic/integration-test/collision_donut/out_0/synth/hdl/handshake_mem_controller_1.vhd:248]
INFO: [Synth 8-638] synthesizing module 'handshake_mem_controller_1_control' [/home/shundroid/dynamatic/integration-test/collision_donut/out_0/synth/hdl/handshake_mem_controller_1.vhd:28]
INFO: [Synth 8-256] done synthesizing module 'handshake_mem_controller_1_control' (0#1) [/home/shundroid/dynamatic/integration-test/collision_donut/out_0/synth/hdl/handshake_mem_controller_1.vhd:28]
INFO: [Synth 8-256] done synthesizing module 'handshake_mem_controller_1' (0#1) [/home/shundroid/dynamatic/integration-test/collision_donut/out_0/synth/hdl/handshake_mem_controller_1.vhd:335]
INFO: [Synth 8-638] synthesizing module 'handshake_constant_0' [/home/shundroid/dynamatic/integration-test/collision_donut/out_0/synth/hdl/handshake_constant_0.vhd:24]
INFO: [Synth 8-256] done synthesizing module 'handshake_constant_0' (0#1) [/home/shundroid/dynamatic/integration-test/collision_donut/out_0/synth/hdl/handshake_constant_0.vhd:24]
INFO: [Synth 8-638] synthesizing module 'handshake_extsi_0' [/home/shundroid/dynamatic/integration-test/collision_donut/out_0/synth/hdl/handshake_extsi_0.vhd:25]
INFO: [Synth 8-256] done synthesizing module 'handshake_extsi_0' (0#1) [/home/shundroid/dynamatic/integration-test/collision_donut/out_0/synth/hdl/handshake_extsi_0.vhd:25]
INFO: [Synth 8-638] synthesizing module 'handshake_buffer_0' [/home/shundroid/dynamatic/integration-test/collision_donut/out_0/synth/hdl/handshake_buffer_0.vhd:116]
INFO: [Synth 8-638] synthesizing module 'handshake_buffer_0_fifo' [/home/shundroid/dynamatic/integration-test/collision_donut/out_0/synth/hdl/handshake_buffer_0.vhd:64]
INFO: [Synth 8-638] synthesizing module 'handshake_buffer_0_fifo_inner' [/home/shundroid/dynamatic/integration-test/collision_donut/out_0/synth/hdl/handshake_buffer_0.vhd:23]
INFO: [Synth 8-256] done synthesizing module 'handshake_buffer_0_fifo_inner' (0#1) [/home/shundroid/dynamatic/integration-test/collision_donut/out_0/synth/hdl/handshake_buffer_0.vhd:23]
INFO: [Synth 8-256] done synthesizing module 'handshake_buffer_0_fifo' (0#1) [/home/shundroid/dynamatic/integration-test/collision_donut/out_0/synth/hdl/handshake_buffer_0.vhd:64]
INFO: [Synth 8-256] done synthesizing module 'handshake_buffer_0' (0#1) [/home/shundroid/dynamatic/integration-test/collision_donut/out_0/synth/hdl/handshake_buffer_0.vhd:116]
INFO: [Synth 8-638] synthesizing module 'handshake_init_0' [/home/shundroid/dynamatic/integration-test/collision_donut/out_0/synth/hdl/handshake_init_0.vhd:24]
INFO: [Synth 8-256] done synthesizing module 'handshake_init_0' (0#1) [/home/shundroid/dynamatic/integration-test/collision_donut/out_0/synth/hdl/handshake_init_0.vhd:24]
INFO: [Synth 8-638] synthesizing module 'handshake_mux_0' [/home/shundroid/dynamatic/integration-test/collision_donut/out_0/synth/hdl/handshake_mux_0.vhd:31]
INFO: [Synth 8-256] done synthesizing module 'handshake_mux_0' (0#1) [/home/shundroid/dynamatic/integration-test/collision_donut/out_0/synth/hdl/handshake_mux_0.vhd:31]
INFO: [Synth 8-638] synthesizing module 'handshake_buffer_1' [/home/shundroid/dynamatic/integration-test/collision_donut/out_0/synth/hdl/handshake_buffer_1.vhd:66]
INFO: [Synth 8-638] synthesizing module 'handshake_buffer_1_dataless' [/home/shundroid/dynamatic/integration-test/collision_donut/out_0/synth/hdl/handshake_buffer_1.vhd:23]
INFO: [Synth 8-256] done synthesizing module 'handshake_buffer_1_dataless' (0#1) [/home/shundroid/dynamatic/integration-test/collision_donut/out_0/synth/hdl/handshake_buffer_1.vhd:23]
INFO: [Synth 8-256] done synthesizing module 'handshake_buffer_1' (0#1) [/home/shundroid/dynamatic/integration-test/collision_donut/out_0/synth/hdl/handshake_buffer_1.vhd:66]
INFO: [Synth 8-638] synthesizing module 'handshake_fork_1' [/home/shundroid/dynamatic/integration-test/collision_donut/out_0/synth/hdl/handshake_fork_1.vhd:134]
INFO: [Synth 8-638] synthesizing module 'handshake_fork_1_inner' [/home/shundroid/dynamatic/integration-test/collision_donut/out_0/synth/hdl/handshake_fork_1.vhd:82]
INFO: [Synth 8-638] synthesizing module 'handshake_fork_1_inner_or_n' [/home/shundroid/dynamatic/integration-test/collision_donut/out_0/synth/hdl/handshake_fork_1.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'handshake_fork_1_inner_or_n' (0#1) [/home/shundroid/dynamatic/integration-test/collision_donut/out_0/synth/hdl/handshake_fork_1.vhd:18]
INFO: [Synth 8-638] synthesizing module 'handshake_fork_1_inner_regblock' [/home/shundroid/dynamatic/integration-test/collision_donut/out_0/synth/hdl/handshake_fork_1.vhd:43]
INFO: [Synth 8-256] done synthesizing module 'handshake_fork_1_inner_regblock' (0#1) [/home/shundroid/dynamatic/integration-test/collision_donut/out_0/synth/hdl/handshake_fork_1.vhd:43]
INFO: [Synth 8-256] done synthesizing module 'handshake_fork_1_inner' (0#1) [/home/shundroid/dynamatic/integration-test/collision_donut/out_0/synth/hdl/handshake_fork_1.vhd:82]
INFO: [Synth 8-256] done synthesizing module 'handshake_fork_1' (0#1) [/home/shundroid/dynamatic/integration-test/collision_donut/out_0/synth/hdl/handshake_fork_1.vhd:134]
INFO: [Synth 8-638] synthesizing module 'handshake_trunci_0' [/home/shundroid/dynamatic/integration-test/collision_donut/out_0/synth/hdl/handshake_trunci_0.vhd:25]
INFO: [Synth 8-256] done synthesizing module 'handshake_trunci_0' (0#1) [/home/shundroid/dynamatic/integration-test/collision_donut/out_0/synth/hdl/handshake_trunci_0.vhd:25]
INFO: [Synth 8-638] synthesizing module 'handshake_mux_1' [/home/shundroid/dynamatic/integration-test/collision_donut/out_0/synth/hdl/handshake_mux_1.vhd:28]
INFO: [Synth 8-256] done synthesizing module 'handshake_mux_1' (0#1) [/home/shundroid/dynamatic/integration-test/collision_donut/out_0/synth/hdl/handshake_mux_1.vhd:28]
INFO: [Synth 8-638] synthesizing module 'handshake_buffer_2' [/home/shundroid/dynamatic/integration-test/collision_donut/out_0/synth/hdl/handshake_buffer_2.vhd:23]
INFO: [Synth 8-256] done synthesizing module 'handshake_buffer_2' (0#1) [/home/shundroid/dynamatic/integration-test/collision_donut/out_0/synth/hdl/handshake_buffer_2.vhd:23]
INFO: [Synth 8-638] synthesizing module 'handshake_buffer_3' [/home/shundroid/dynamatic/integration-test/collision_donut/out_0/synth/hdl/handshake_buffer_3.vhd:23]
INFO: [Synth 8-256] done synthesizing module 'handshake_buffer_3' (0#1) [/home/shundroid/dynamatic/integration-test/collision_donut/out_0/synth/hdl/handshake_buffer_3.vhd:23]
INFO: [Synth 8-638] synthesizing module 'handshake_fork_2' [/home/shundroid/dynamatic/integration-test/collision_donut/out_0/synth/hdl/handshake_fork_2.vhd:82]
INFO: [Synth 8-638] synthesizing module 'handshake_fork_2_or_n' [/home/shundroid/dynamatic/integration-test/collision_donut/out_0/synth/hdl/handshake_fork_2.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'handshake_fork_2_or_n' (0#1) [/home/shundroid/dynamatic/integration-test/collision_donut/out_0/synth/hdl/handshake_fork_2.vhd:18]
INFO: [Synth 8-638] synthesizing module 'handshake_fork_2_regblock' [/home/shundroid/dynamatic/integration-test/collision_donut/out_0/synth/hdl/handshake_fork_2.vhd:43]
INFO: [Synth 8-256] done synthesizing module 'handshake_fork_2_regblock' (0#1) [/home/shundroid/dynamatic/integration-test/collision_donut/out_0/synth/hdl/handshake_fork_2.vhd:43]
INFO: [Synth 8-256] done synthesizing module 'handshake_fork_2' (0#1) [/home/shundroid/dynamatic/integration-test/collision_donut/out_0/synth/hdl/handshake_fork_2.vhd:82]
INFO: [Synth 8-638] synthesizing module 'handshake_source_0' [/home/shundroid/dynamatic/integration-test/collision_donut/out_0/synth/hdl/handshake_source_0.vhd:20]
INFO: [Synth 8-256] done synthesizing module 'handshake_source_0' (0#1) [/home/shundroid/dynamatic/integration-test/collision_donut/out_0/synth/hdl/handshake_source_0.vhd:20]
INFO: [Synth 8-638] synthesizing module 'handshake_constant_1' [/home/shundroid/dynamatic/integration-test/collision_donut/out_0/synth/hdl/handshake_constant_1.vhd:24]
INFO: [Synth 8-256] done synthesizing module 'handshake_constant_1' (0#1) [/home/shundroid/dynamatic/integration-test/collision_donut/out_0/synth/hdl/handshake_constant_1.vhd:24]
INFO: [Synth 8-638] synthesizing module 'handshake_extsi_1' [/home/shundroid/dynamatic/integration-test/collision_donut/out_0/synth/hdl/handshake_extsi_1.vhd:25]
INFO: [Synth 8-256] done synthesizing module 'handshake_extsi_1' (0#1) [/home/shundroid/dynamatic/integration-test/collision_donut/out_0/synth/hdl/handshake_extsi_1.vhd:25]
INFO: [Synth 8-638] synthesizing module 'handshake_constant_2' [/home/shundroid/dynamatic/integration-test/collision_donut/out_0/synth/hdl/handshake_constant_2.vhd:24]
INFO: [Synth 8-256] done synthesizing module 'handshake_constant_2' (0#1) [/home/shundroid/dynamatic/integration-test/collision_donut/out_0/synth/hdl/handshake_constant_2.vhd:24]
INFO: [Synth 8-638] synthesizing module 'handshake_load_0' [/home/shundroid/dynamatic/integration-test/collision_donut/out_0/synth/hdl/handshake_load_0.vhd:239]
INFO: [Synth 8-638] synthesizing module 'handshake_load_0_addr_one_slot_break_r' [/home/shundroid/dynamatic/integration-test/collision_donut/out_0/synth/hdl/handshake_load_0.vhd:66]
INFO: [Synth 8-638] synthesizing module 'handshake_load_0_addr_one_slot_break_r_dataless' [/home/shundroid/dynamatic/integration-test/collision_donut/out_0/synth/hdl/handshake_load_0.vhd:23]
INFO: [Synth 8-256] done synthesizing module 'handshake_load_0_addr_one_slot_break_r_dataless' (0#1) [/home/shundroid/dynamatic/integration-test/collision_donut/out_0/synth/hdl/handshake_load_0.vhd:23]
INFO: [Synth 8-256] done synthesizing module 'handshake_load_0_addr_one_slot_break_r' (0#1) [/home/shundroid/dynamatic/integration-test/collision_donut/out_0/synth/hdl/handshake_load_0.vhd:66]
INFO: [Synth 8-638] synthesizing module 'handshake_load_0_data_one_slot_break_r' [/home/shundroid/dynamatic/integration-test/collision_donut/out_0/synth/hdl/handshake_load_0.vhd:169]
INFO: [Synth 8-638] synthesizing module 'handshake_load_0_data_one_slot_break_r_dataless' [/home/shundroid/dynamatic/integration-test/collision_donut/out_0/synth/hdl/handshake_load_0.vhd:126]
INFO: [Synth 8-256] done synthesizing module 'handshake_load_0_data_one_slot_break_r_dataless' (0#1) [/home/shundroid/dynamatic/integration-test/collision_donut/out_0/synth/hdl/handshake_load_0.vhd:126]
INFO: [Synth 8-256] done synthesizing module 'handshake_load_0_data_one_slot_break_r' (0#1) [/home/shundroid/dynamatic/integration-test/collision_donut/out_0/synth/hdl/handshake_load_0.vhd:169]
INFO: [Synth 8-256] done synthesizing module 'handshake_load_0' (0#1) [/home/shundroid/dynamatic/integration-test/collision_donut/out_0/synth/hdl/handshake_load_0.vhd:239]
INFO: [Synth 8-638] synthesizing module 'handshake_fork_3' [/home/shundroid/dynamatic/integration-test/collision_donut/out_0/synth/hdl/handshake_fork_3.vhd:134]
INFO: [Synth 8-638] synthesizing module 'handshake_fork_3_inner' [/home/shundroid/dynamatic/integration-test/collision_donut/out_0/synth/hdl/handshake_fork_3.vhd:82]
INFO: [Synth 8-638] synthesizing module 'handshake_fork_3_inner_or_n' [/home/shundroid/dynamatic/integration-test/collision_donut/out_0/synth/hdl/handshake_fork_3.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'handshake_fork_3_inner_or_n' (0#1) [/home/shundroid/dynamatic/integration-test/collision_donut/out_0/synth/hdl/handshake_fork_3.vhd:18]
INFO: [Synth 8-638] synthesizing module 'handshake_fork_3_inner_regblock' [/home/shundroid/dynamatic/integration-test/collision_donut/out_0/synth/hdl/handshake_fork_3.vhd:43]
INFO: [Synth 8-256] done synthesizing module 'handshake_fork_3_inner_regblock' (0#1) [/home/shundroid/dynamatic/integration-test/collision_donut/out_0/synth/hdl/handshake_fork_3.vhd:43]
INFO: [Synth 8-256] done synthesizing module 'handshake_fork_3_inner' (0#1) [/home/shundroid/dynamatic/integration-test/collision_donut/out_0/synth/hdl/handshake_fork_3.vhd:82]
INFO: [Synth 8-256] done synthesizing module 'handshake_fork_3' (0#1) [/home/shundroid/dynamatic/integration-test/collision_donut/out_0/synth/hdl/handshake_fork_3.vhd:134]
INFO: [Synth 8-638] synthesizing module 'handshake_muli_0' [/home/shundroid/dynamatic/integration-test/collision_donut/out_0/synth/hdl/handshake_muli_0.vhd:271]
INFO: [Synth 8-638] synthesizing module 'handshake_muli_0_join' [/home/shundroid/dynamatic/integration-test/collision_donut/out_0/synth/hdl/handshake_muli_0.vhd:40]
INFO: [Synth 8-638] synthesizing module 'handshake_muli_0_join_and_n' [/home/shundroid/dynamatic/integration-test/collision_donut/out_0/synth/hdl/handshake_muli_0.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'handshake_muli_0_join_and_n' (0#1) [/home/shundroid/dynamatic/integration-test/collision_donut/out_0/synth/hdl/handshake_muli_0.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'handshake_muli_0_join' (0#1) [/home/shundroid/dynamatic/integration-test/collision_donut/out_0/synth/hdl/handshake_muli_0.vhd:40]
INFO: [Synth 8-638] synthesizing module 'handshake_muli_0_mul_4_stage' [/home/shundroid/dynamatic/integration-test/collision_donut/out_0/synth/hdl/handshake_muli_0.vhd:79]
INFO: [Synth 8-256] done synthesizing module 'handshake_muli_0_mul_4_stage' (0#1) [/home/shundroid/dynamatic/integration-test/collision_donut/out_0/synth/hdl/handshake_muli_0.vhd:79]
INFO: [Synth 8-638] synthesizing module 'handshake_muli_0_buff' [/home/shundroid/dynamatic/integration-test/collision_donut/out_0/synth/hdl/handshake_muli_0.vhd:122]
INFO: [Synth 8-256] done synthesizing module 'handshake_muli_0_buff' (0#1) [/home/shundroid/dynamatic/integration-test/collision_donut/out_0/synth/hdl/handshake_muli_0.vhd:122]
INFO: [Synth 8-638] synthesizing module 'handshake_muli_0_one_slot_break_dv' [/home/shundroid/dynamatic/integration-test/collision_donut/out_0/synth/hdl/handshake_muli_0.vhd:217]
INFO: [Synth 8-638] synthesizing module 'handshake_muli_0_one_slot_break_dv_inner' [/home/shundroid/dynamatic/integration-test/collision_donut/out_0/synth/hdl/handshake_muli_0.vhd:176]
INFO: [Synth 8-256] done synthesizing module 'handshake_muli_0_one_slot_break_dv_inner' (0#1) [/home/shundroid/dynamatic/integration-test/collision_donut/out_0/synth/hdl/handshake_muli_0.vhd:176]
INFO: [Synth 8-256] done synthesizing module 'handshake_muli_0_one_slot_break_dv' (0#1) [/home/shundroid/dynamatic/integration-test/collision_donut/out_0/synth/hdl/handshake_muli_0.vhd:217]
INFO: [Synth 8-256] done synthesizing module 'handshake_muli_0' (0#1) [/home/shundroid/dynamatic/integration-test/collision_donut/out_0/synth/hdl/handshake_muli_0.vhd:271]
INFO: [Synth 8-638] synthesizing module 'handshake_addi_0' [/home/shundroid/dynamatic/integration-test/collision_donut/out_0/synth/hdl/handshake_addi_0.vhd:88]
INFO: [Synth 8-638] synthesizing module 'handshake_addi_0_join' [/home/shundroid/dynamatic/integration-test/collision_donut/out_0/synth/hdl/handshake_addi_0.vhd:40]
INFO: [Synth 8-638] synthesizing module 'handshake_addi_0_join_and_n' [/home/shundroid/dynamatic/integration-test/collision_donut/out_0/synth/hdl/handshake_addi_0.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'handshake_addi_0_join_and_n' (0#1) [/home/shundroid/dynamatic/integration-test/collision_donut/out_0/synth/hdl/handshake_addi_0.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'handshake_addi_0_join' (0#1) [/home/shundroid/dynamatic/integration-test/collision_donut/out_0/synth/hdl/handshake_addi_0.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'handshake_addi_0' (0#1) [/home/shundroid/dynamatic/integration-test/collision_donut/out_0/synth/hdl/handshake_addi_0.vhd:88]
INFO: [Synth 8-638] synthesizing module 'handshake_cmpi_0' [/home/shundroid/dynamatic/integration-test/collision_donut/out_0/synth/hdl/handshake_cmpi_0.vhd:88]
INFO: [Synth 8-638] synthesizing module 'handshake_cmpi_0_join' [/home/shundroid/dynamatic/integration-test/collision_donut/out_0/synth/hdl/handshake_cmpi_0.vhd:40]
INFO: [Synth 8-638] synthesizing module 'handshake_cmpi_0_join_and_n' [/home/shundroid/dynamatic/integration-test/collision_donut/out_0/synth/hdl/handshake_cmpi_0.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'handshake_cmpi_0_join_and_n' (0#1) [/home/shundroid/dynamatic/integration-test/collision_donut/out_0/synth/hdl/handshake_cmpi_0.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'handshake_cmpi_0_join' (0#1) [/home/shundroid/dynamatic/integration-test/collision_donut/out_0/synth/hdl/handshake_cmpi_0.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'handshake_cmpi_0' (0#1) [/home/shundroid/dynamatic/integration-test/collision_donut/out_0/synth/hdl/handshake_cmpi_0.vhd:88]
INFO: [Synth 8-638] synthesizing module 'handshake_buffer_4' [/home/shundroid/dynamatic/integration-test/collision_donut/out_0/synth/hdl/handshake_buffer_4.vhd:64]
INFO: [Synth 8-638] synthesizing module 'handshake_buffer_4_inner' [/home/shundroid/dynamatic/integration-test/collision_donut/out_0/synth/hdl/handshake_buffer_4.vhd:23]
INFO: [Synth 8-256] done synthesizing module 'handshake_buffer_4_inner' (0#1) [/home/shundroid/dynamatic/integration-test/collision_donut/out_0/synth/hdl/handshake_buffer_4.vhd:23]
INFO: [Synth 8-256] done synthesizing module 'handshake_buffer_4' (0#1) [/home/shundroid/dynamatic/integration-test/collision_donut/out_0/synth/hdl/handshake_buffer_4.vhd:64]
INFO: [Synth 8-638] synthesizing module 'handshake_fork_4' [/home/shundroid/dynamatic/integration-test/collision_donut/out_0/synth/hdl/handshake_fork_4.vhd:134]
INFO: [Synth 8-638] synthesizing module 'handshake_fork_4_inner' [/home/shundroid/dynamatic/integration-test/collision_donut/out_0/synth/hdl/handshake_fork_4.vhd:82]
INFO: [Synth 8-638] synthesizing module 'handshake_fork_4_inner_or_n' [/home/shundroid/dynamatic/integration-test/collision_donut/out_0/synth/hdl/handshake_fork_4.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'handshake_fork_4_inner_or_n' (0#1) [/home/shundroid/dynamatic/integration-test/collision_donut/out_0/synth/hdl/handshake_fork_4.vhd:18]
INFO: [Synth 8-638] synthesizing module 'handshake_fork_4_inner_regblock' [/home/shundroid/dynamatic/integration-test/collision_donut/out_0/synth/hdl/handshake_fork_4.vhd:43]
INFO: [Synth 8-256] done synthesizing module 'handshake_fork_4_inner_regblock' (0#1) [/home/shundroid/dynamatic/integration-test/collision_donut/out_0/synth/hdl/handshake_fork_4.vhd:43]
INFO: [Synth 8-256] done synthesizing module 'handshake_fork_4_inner' (0#1) [/home/shundroid/dynamatic/integration-test/collision_donut/out_0/synth/hdl/handshake_fork_4.vhd:82]
INFO: [Synth 8-256] done synthesizing module 'handshake_fork_4' (0#1) [/home/shundroid/dynamatic/integration-test/collision_donut/out_0/synth/hdl/handshake_fork_4.vhd:134]
INFO: [Synth 8-638] synthesizing module 'handshake_not_0' [/home/shundroid/dynamatic/integration-test/collision_donut/out_0/synth/hdl/handshake_not_0.vhd:22]
INFO: [Synth 8-256] done synthesizing module 'handshake_not_0' (0#1) [/home/shundroid/dynamatic/integration-test/collision_donut/out_0/synth/hdl/handshake_not_0.vhd:22]
INFO: [Synth 8-638] synthesizing module 'handshake_fork_5' [/home/shundroid/dynamatic/integration-test/collision_donut/out_0/synth/hdl/handshake_fork_5.vhd:134]
INFO: [Synth 8-638] synthesizing module 'handshake_fork_5_inner' [/home/shundroid/dynamatic/integration-test/collision_donut/out_0/synth/hdl/handshake_fork_5.vhd:82]
INFO: [Synth 8-638] synthesizing module 'handshake_fork_5_inner_or_n' [/home/shundroid/dynamatic/integration-test/collision_donut/out_0/synth/hdl/handshake_fork_5.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'handshake_fork_5_inner_or_n' (0#1) [/home/shundroid/dynamatic/integration-test/collision_donut/out_0/synth/hdl/handshake_fork_5.vhd:18]
INFO: [Synth 8-638] synthesizing module 'handshake_fork_5_inner_regblock' [/home/shundroid/dynamatic/integration-test/collision_donut/out_0/synth/hdl/handshake_fork_5.vhd:43]
INFO: [Synth 8-256] done synthesizing module 'handshake_fork_5_inner_regblock' (0#1) [/home/shundroid/dynamatic/integration-test/collision_donut/out_0/synth/hdl/handshake_fork_5.vhd:43]
INFO: [Synth 8-256] done synthesizing module 'handshake_fork_5_inner' (0#1) [/home/shundroid/dynamatic/integration-test/collision_donut/out_0/synth/hdl/handshake_fork_5.vhd:82]
INFO: [Synth 8-256] done synthesizing module 'handshake_fork_5' (0#1) [/home/shundroid/dynamatic/integration-test/collision_donut/out_0/synth/hdl/handshake_fork_5.vhd:134]
INFO: [Synth 8-638] synthesizing module 'handshake_andi_0' [/home/shundroid/dynamatic/integration-test/collision_donut/out_0/synth/hdl/handshake_andi_0.vhd:88]
INFO: [Synth 8-638] synthesizing module 'handshake_andi_0_join' [/home/shundroid/dynamatic/integration-test/collision_donut/out_0/synth/hdl/handshake_andi_0.vhd:40]
INFO: [Synth 8-638] synthesizing module 'handshake_andi_0_join_and_n' [/home/shundroid/dynamatic/integration-test/collision_donut/out_0/synth/hdl/handshake_andi_0.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'handshake_andi_0_join_and_n' (0#1) [/home/shundroid/dynamatic/integration-test/collision_donut/out_0/synth/hdl/handshake_andi_0.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'handshake_andi_0_join' (0#1) [/home/shundroid/dynamatic/integration-test/collision_donut/out_0/synth/hdl/handshake_andi_0.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'handshake_andi_0' (0#1) [/home/shundroid/dynamatic/integration-test/collision_donut/out_0/synth/hdl/handshake_andi_0.vhd:88]
INFO: [Synth 8-638] synthesizing module 'handshake_fork_6' [/home/shundroid/dynamatic/integration-test/collision_donut/out_0/synth/hdl/handshake_fork_6.vhd:134]
INFO: [Synth 8-638] synthesizing module 'handshake_fork_6_inner' [/home/shundroid/dynamatic/integration-test/collision_donut/out_0/synth/hdl/handshake_fork_6.vhd:82]
INFO: [Synth 8-638] synthesizing module 'handshake_fork_6_inner_or_n' [/home/shundroid/dynamatic/integration-test/collision_donut/out_0/synth/hdl/handshake_fork_6.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'handshake_fork_6_inner_or_n' (0#1) [/home/shundroid/dynamatic/integration-test/collision_donut/out_0/synth/hdl/handshake_fork_6.vhd:18]
INFO: [Synth 8-638] synthesizing module 'handshake_fork_6_inner_regblock' [/home/shundroid/dynamatic/integration-test/collision_donut/out_0/synth/hdl/handshake_fork_6.vhd:43]
INFO: [Synth 8-256] done synthesizing module 'handshake_fork_6_inner_regblock' (0#1) [/home/shundroid/dynamatic/integration-test/collision_donut/out_0/synth/hdl/handshake_fork_6.vhd:43]
INFO: [Synth 8-256] done synthesizing module 'handshake_fork_6_inner' (0#1) [/home/shundroid/dynamatic/integration-test/collision_donut/out_0/synth/hdl/handshake_fork_6.vhd:82]
INFO: [Synth 8-256] done synthesizing module 'handshake_fork_6' (0#1) [/home/shundroid/dynamatic/integration-test/collision_donut/out_0/synth/hdl/handshake_fork_6.vhd:134]
INFO: [Synth 8-638] synthesizing module 'handshake_buffer_5' [/home/shundroid/dynamatic/integration-test/collision_donut/out_0/synth/hdl/handshake_buffer_5.vhd:64]
INFO: [Synth 8-638] synthesizing module 'handshake_buffer_5_inner' [/home/shundroid/dynamatic/integration-test/collision_donut/out_0/synth/hdl/handshake_buffer_5.vhd:23]
INFO: [Synth 8-256] done synthesizing module 'handshake_buffer_5_inner' (0#1) [/home/shundroid/dynamatic/integration-test/collision_donut/out_0/synth/hdl/handshake_buffer_5.vhd:23]
INFO: [Synth 8-256] done synthesizing module 'handshake_buffer_5' (0#1) [/home/shundroid/dynamatic/integration-test/collision_donut/out_0/synth/hdl/handshake_buffer_5.vhd:64]
INFO: [Synth 8-638] synthesizing module 'handshake_passer_0' [/home/shundroid/dynamatic/integration-test/collision_donut/out_0/synth/hdl/handshake_passer_0.vhd:122]
INFO: [Synth 8-638] synthesizing module 'handshake_passer_0_inner' [/home/shundroid/dynamatic/integration-test/collision_donut/out_0/synth/hdl/handshake_passer_0.vhd:83]
INFO: [Synth 8-638] synthesizing module 'handshake_passer_0_inner_join' [/home/shundroid/dynamatic/integration-test/collision_donut/out_0/synth/hdl/handshake_passer_0.vhd:40]
INFO: [Synth 8-638] synthesizing module 'handshake_passer_0_inner_join_and_n' [/home/shundroid/dynamatic/integration-test/collision_donut/out_0/synth/hdl/handshake_passer_0.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'handshake_passer_0_inner_join_and_n' (0#1) [/home/shundroid/dynamatic/integration-test/collision_donut/out_0/synth/hdl/handshake_passer_0.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'handshake_passer_0_inner_join' (0#1) [/home/shundroid/dynamatic/integration-test/collision_donut/out_0/synth/hdl/handshake_passer_0.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'handshake_passer_0_inner' (0#1) [/home/shundroid/dynamatic/integration-test/collision_donut/out_0/synth/hdl/handshake_passer_0.vhd:83]
INFO: [Synth 8-256] done synthesizing module 'handshake_passer_0' (0#1) [/home/shundroid/dynamatic/integration-test/collision_donut/out_0/synth/hdl/handshake_passer_0.vhd:122]
INFO: [Synth 8-638] synthesizing module 'handshake_extsi_2' [/home/shundroid/dynamatic/integration-test/collision_donut/out_0/synth/hdl/handshake_extsi_2.vhd:25]
INFO: [Synth 8-256] done synthesizing module 'handshake_extsi_2' (0#1) [/home/shundroid/dynamatic/integration-test/collision_donut/out_0/synth/hdl/handshake_extsi_2.vhd:25]
INFO: [Synth 8-638] synthesizing module 'handshake_passer_1' [/home/shundroid/dynamatic/integration-test/collision_donut/out_0/synth/hdl/handshake_passer_1.vhd:122]
INFO: [Synth 8-638] synthesizing module 'handshake_passer_1_inner' [/home/shundroid/dynamatic/integration-test/collision_donut/out_0/synth/hdl/handshake_passer_1.vhd:83]
INFO: [Synth 8-638] synthesizing module 'handshake_passer_1_inner_join' [/home/shundroid/dynamatic/integration-test/collision_donut/out_0/synth/hdl/handshake_passer_1.vhd:40]
INFO: [Synth 8-638] synthesizing module 'handshake_passer_1_inner_join_and_n' [/home/shundroid/dynamatic/integration-test/collision_donut/out_0/synth/hdl/handshake_passer_1.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'handshake_passer_1_inner_join_and_n' (0#1) [/home/shundroid/dynamatic/integration-test/collision_donut/out_0/synth/hdl/handshake_passer_1.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'handshake_passer_1_inner_join' (0#1) [/home/shundroid/dynamatic/integration-test/collision_donut/out_0/synth/hdl/handshake_passer_1.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'handshake_passer_1_inner' (0#1) [/home/shundroid/dynamatic/integration-test/collision_donut/out_0/synth/hdl/handshake_passer_1.vhd:83]
INFO: [Synth 8-256] done synthesizing module 'handshake_passer_1' (0#1) [/home/shundroid/dynamatic/integration-test/collision_donut/out_0/synth/hdl/handshake_passer_1.vhd:122]
INFO: [Synth 8-638] synthesizing module 'handshake_passer_2' [/home/shundroid/dynamatic/integration-test/collision_donut/out_0/synth/hdl/handshake_passer_2.vhd:83]
INFO: [Synth 8-638] synthesizing module 'handshake_passer_2_join' [/home/shundroid/dynamatic/integration-test/collision_donut/out_0/synth/hdl/handshake_passer_2.vhd:40]
INFO: [Synth 8-638] synthesizing module 'handshake_passer_2_join_and_n' [/home/shundroid/dynamatic/integration-test/collision_donut/out_0/synth/hdl/handshake_passer_2.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'handshake_passer_2_join_and_n' (0#1) [/home/shundroid/dynamatic/integration-test/collision_donut/out_0/synth/hdl/handshake_passer_2.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'handshake_passer_2_join' (0#1) [/home/shundroid/dynamatic/integration-test/collision_donut/out_0/synth/hdl/handshake_passer_2.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'handshake_passer_2' (0#1) [/home/shundroid/dynamatic/integration-test/collision_donut/out_0/synth/hdl/handshake_passer_2.vhd:83]
INFO: [Synth 8-638] synthesizing module 'handshake_constant_3' [/home/shundroid/dynamatic/integration-test/collision_donut/out_0/synth/hdl/handshake_constant_3.vhd:24]
INFO: [Synth 8-256] done synthesizing module 'handshake_constant_3' (0#1) [/home/shundroid/dynamatic/integration-test/collision_donut/out_0/synth/hdl/handshake_constant_3.vhd:24]
INFO: [Synth 8-638] synthesizing module 'handshake_extsi_3' [/home/shundroid/dynamatic/integration-test/collision_donut/out_0/synth/hdl/handshake_extsi_3.vhd:25]
INFO: [Synth 8-256] done synthesizing module 'handshake_extsi_3' (0#1) [/home/shundroid/dynamatic/integration-test/collision_donut/out_0/synth/hdl/handshake_extsi_3.vhd:25]
INFO: [Synth 8-638] synthesizing module 'handshake_constant_4' [/home/shundroid/dynamatic/integration-test/collision_donut/out_0/synth/hdl/handshake_constant_4.vhd:24]
INFO: [Synth 8-256] done synthesizing module 'handshake_constant_4' (0#1) [/home/shundroid/dynamatic/integration-test/collision_donut/out_0/synth/hdl/handshake_constant_4.vhd:24]
INFO: [Synth 8-638] synthesizing module 'handshake_cmpi_1' [/home/shundroid/dynamatic/integration-test/collision_donut/out_0/synth/hdl/handshake_cmpi_1.vhd:88]
INFO: [Synth 8-638] synthesizing module 'handshake_cmpi_1_join' [/home/shundroid/dynamatic/integration-test/collision_donut/out_0/synth/hdl/handshake_cmpi_1.vhd:40]
INFO: [Synth 8-638] synthesizing module 'handshake_cmpi_1_join_and_n' [/home/shundroid/dynamatic/integration-test/collision_donut/out_0/synth/hdl/handshake_cmpi_1.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'handshake_cmpi_1_join_and_n' (0#1) [/home/shundroid/dynamatic/integration-test/collision_donut/out_0/synth/hdl/handshake_cmpi_1.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'handshake_cmpi_1_join' (0#1) [/home/shundroid/dynamatic/integration-test/collision_donut/out_0/synth/hdl/handshake_cmpi_1.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'handshake_cmpi_1' (0#1) [/home/shundroid/dynamatic/integration-test/collision_donut/out_0/synth/hdl/handshake_cmpi_1.vhd:88]
INFO: [Synth 8-638] synthesizing module 'handshake_buffer_6' [/home/shundroid/dynamatic/integration-test/collision_donut/out_0/synth/hdl/handshake_buffer_6.vhd:64]
INFO: [Synth 8-638] synthesizing module 'handshake_buffer_6_inner' [/home/shundroid/dynamatic/integration-test/collision_donut/out_0/synth/hdl/handshake_buffer_6.vhd:23]
INFO: [Synth 8-256] done synthesizing module 'handshake_buffer_6_inner' (0#1) [/home/shundroid/dynamatic/integration-test/collision_donut/out_0/synth/hdl/handshake_buffer_6.vhd:23]
INFO: [Synth 8-256] done synthesizing module 'handshake_buffer_6' (0#1) [/home/shundroid/dynamatic/integration-test/collision_donut/out_0/synth/hdl/handshake_buffer_6.vhd:64]
INFO: [Synth 8-638] synthesizing module 'handshake_constant_5' [/home/shundroid/dynamatic/integration-test/collision_donut/out_0/synth/hdl/handshake_constant_5.vhd:24]
INFO: [Synth 8-256] done synthesizing module 'handshake_constant_5' (0#1) [/home/shundroid/dynamatic/integration-test/collision_donut/out_0/synth/hdl/handshake_constant_5.vhd:24]
INFO: [Synth 8-638] synthesizing module 'handshake_extsi_4' [/home/shundroid/dynamatic/integration-test/collision_donut/out_0/synth/hdl/handshake_extsi_4.vhd:25]
INFO: [Synth 8-256] done synthesizing module 'handshake_extsi_4' (0#1) [/home/shundroid/dynamatic/integration-test/collision_donut/out_0/synth/hdl/handshake_extsi_4.vhd:25]
INFO: [Synth 8-638] synthesizing module 'handshake_constant_6' [/home/shundroid/dynamatic/integration-test/collision_donut/out_0/synth/hdl/handshake_constant_6.vhd:24]
INFO: [Synth 8-256] done synthesizing module 'handshake_constant_6' (0#1) [/home/shundroid/dynamatic/integration-test/collision_donut/out_0/synth/hdl/handshake_constant_6.vhd:24]
INFO: [Synth 8-638] synthesizing module 'handshake_fork_7' [/home/shundroid/dynamatic/integration-test/collision_donut/out_0/synth/hdl/handshake_fork_7.vhd:134]
INFO: [Synth 8-638] synthesizing module 'handshake_fork_7_inner' [/home/shundroid/dynamatic/integration-test/collision_donut/out_0/synth/hdl/handshake_fork_7.vhd:82]
INFO: [Synth 8-638] synthesizing module 'handshake_fork_7_inner_or_n' [/home/shundroid/dynamatic/integration-test/collision_donut/out_0/synth/hdl/handshake_fork_7.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'handshake_fork_7_inner_or_n' (0#1) [/home/shundroid/dynamatic/integration-test/collision_donut/out_0/synth/hdl/handshake_fork_7.vhd:18]
INFO: [Synth 8-638] synthesizing module 'handshake_fork_7_inner_regblock' [/home/shundroid/dynamatic/integration-test/collision_donut/out_0/synth/hdl/handshake_fork_7.vhd:43]
INFO: [Synth 8-256] done synthesizing module 'handshake_fork_7_inner_regblock' (0#1) [/home/shundroid/dynamatic/integration-test/collision_donut/out_0/synth/hdl/handshake_fork_7.vhd:43]
INFO: [Synth 8-256] done synthesizing module 'handshake_fork_7_inner' (0#1) [/home/shundroid/dynamatic/integration-test/collision_donut/out_0/synth/hdl/handshake_fork_7.vhd:82]
INFO: [Synth 8-256] done synthesizing module 'handshake_fork_7' (0#1) [/home/shundroid/dynamatic/integration-test/collision_donut/out_0/synth/hdl/handshake_fork_7.vhd:134]
INFO: [Synth 8-638] synthesizing module 'handshake_addi_1' [/home/shundroid/dynamatic/integration-test/collision_donut/out_0/synth/hdl/handshake_addi_1.vhd:88]
INFO: [Synth 8-638] synthesizing module 'handshake_addi_1_join' [/home/shundroid/dynamatic/integration-test/collision_donut/out_0/synth/hdl/handshake_addi_1.vhd:40]
INFO: [Synth 8-638] synthesizing module 'handshake_addi_1_join_and_n' [/home/shundroid/dynamatic/integration-test/collision_donut/out_0/synth/hdl/handshake_addi_1.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'handshake_addi_1_join_and_n' (0#1) [/home/shundroid/dynamatic/integration-test/collision_donut/out_0/synth/hdl/handshake_addi_1.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'handshake_addi_1_join' (0#1) [/home/shundroid/dynamatic/integration-test/collision_donut/out_0/synth/hdl/handshake_addi_1.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'handshake_addi_1' (0#1) [/home/shundroid/dynamatic/integration-test/collision_donut/out_0/synth/hdl/handshake_addi_1.vhd:88]
INFO: [Synth 8-638] synthesizing module 'handshake_cmpi_2' [/home/shundroid/dynamatic/integration-test/collision_donut/out_0/synth/hdl/handshake_cmpi_2.vhd:88]
INFO: [Synth 8-638] synthesizing module 'handshake_cmpi_2_join' [/home/shundroid/dynamatic/integration-test/collision_donut/out_0/synth/hdl/handshake_cmpi_2.vhd:40]
INFO: [Synth 8-638] synthesizing module 'handshake_cmpi_2_join_and_n' [/home/shundroid/dynamatic/integration-test/collision_donut/out_0/synth/hdl/handshake_cmpi_2.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'handshake_cmpi_2_join_and_n' (0#1) [/home/shundroid/dynamatic/integration-test/collision_donut/out_0/synth/hdl/handshake_cmpi_2.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'handshake_cmpi_2_join' (0#1) [/home/shundroid/dynamatic/integration-test/collision_donut/out_0/synth/hdl/handshake_cmpi_2.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'handshake_cmpi_2' (0#1) [/home/shundroid/dynamatic/integration-test/collision_donut/out_0/synth/hdl/handshake_cmpi_2.vhd:88]
INFO: [Synth 8-638] synthesizing module 'handshake_passer_3' [/home/shundroid/dynamatic/integration-test/collision_donut/out_0/synth/hdl/handshake_passer_3.vhd:122]
INFO: [Synth 8-638] synthesizing module 'handshake_passer_3_inner' [/home/shundroid/dynamatic/integration-test/collision_donut/out_0/synth/hdl/handshake_passer_3.vhd:83]
INFO: [Synth 8-638] synthesizing module 'handshake_passer_3_inner_join' [/home/shundroid/dynamatic/integration-test/collision_donut/out_0/synth/hdl/handshake_passer_3.vhd:40]
INFO: [Synth 8-638] synthesizing module 'handshake_passer_3_inner_join_and_n' [/home/shundroid/dynamatic/integration-test/collision_donut/out_0/synth/hdl/handshake_passer_3.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'handshake_passer_3_inner_join_and_n' (0#1) [/home/shundroid/dynamatic/integration-test/collision_donut/out_0/synth/hdl/handshake_passer_3.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'handshake_passer_3_inner_join' (0#1) [/home/shundroid/dynamatic/integration-test/collision_donut/out_0/synth/hdl/handshake_passer_3.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'handshake_passer_3_inner' (0#1) [/home/shundroid/dynamatic/integration-test/collision_donut/out_0/synth/hdl/handshake_passer_3.vhd:83]
INFO: [Synth 8-256] done synthesizing module 'handshake_passer_3' (0#1) [/home/shundroid/dynamatic/integration-test/collision_donut/out_0/synth/hdl/handshake_passer_3.vhd:122]
INFO: [Synth 8-638] synthesizing module 'handshake_trunci_1' [/home/shundroid/dynamatic/integration-test/collision_donut/out_0/synth/hdl/handshake_trunci_1.vhd:25]
INFO: [Synth 8-256] done synthesizing module 'handshake_trunci_1' (0#1) [/home/shundroid/dynamatic/integration-test/collision_donut/out_0/synth/hdl/handshake_trunci_1.vhd:25]
INFO: [Synth 8-638] synthesizing module 'handshake_extsi_5' [/home/shundroid/dynamatic/integration-test/collision_donut/out_0/synth/hdl/handshake_extsi_5.vhd:25]
INFO: [Synth 8-256] done synthesizing module 'handshake_extsi_5' (0#1) [/home/shundroid/dynamatic/integration-test/collision_donut/out_0/synth/hdl/handshake_extsi_5.vhd:25]
INFO: [Synth 8-638] synthesizing module 'handshake_mux_2' [/home/shundroid/dynamatic/integration-test/collision_donut/out_0/synth/hdl/handshake_mux_2.vhd:31]
INFO: [Synth 8-256] done synthesizing module 'handshake_mux_2' (0#1) [/home/shundroid/dynamatic/integration-test/collision_donut/out_0/synth/hdl/handshake_mux_2.vhd:31]
INFO: [Synth 8-638] synthesizing module 'handshake_mux_3' [/home/shundroid/dynamatic/integration-test/collision_donut/out_0/synth/hdl/handshake_mux_3.vhd:31]
INFO: [Synth 8-256] done synthesizing module 'handshake_mux_3' (0#1) [/home/shundroid/dynamatic/integration-test/collision_donut/out_0/synth/hdl/handshake_mux_3.vhd:31]
INFO: [Synth 8-638] synthesizing module 'handshake_control_merge_0' [/home/shundroid/dynamatic/integration-test/collision_donut/out_0/synth/hdl/handshake_control_merge_0.vhd:284]
INFO: [Synth 8-638] synthesizing module 'handshake_control_merge_0_merge' [/home/shundroid/dynamatic/integration-test/collision_donut/out_0/synth/hdl/handshake_control_merge_0.vhd:23]
INFO: [Synth 8-256] done synthesizing module 'handshake_control_merge_0_merge' (0#1) [/home/shundroid/dynamatic/integration-test/collision_donut/out_0/synth/hdl/handshake_control_merge_0.vhd:23]
INFO: [Synth 8-638] synthesizing module 'handshake_control_merge_0_one_slot_break_r' [/home/shundroid/dynamatic/integration-test/collision_donut/out_0/synth/hdl/handshake_control_merge_0.vhd:108]
INFO: [Synth 8-638] synthesizing module 'handshake_control_merge_0_one_slot_break_r_dataless' [/home/shundroid/dynamatic/integration-test/collision_donut/out_0/synth/hdl/handshake_control_merge_0.vhd:65]
INFO: [Synth 8-256] done synthesizing module 'handshake_control_merge_0_one_slot_break_r_dataless' (0#1) [/home/shundroid/dynamatic/integration-test/collision_donut/out_0/synth/hdl/handshake_control_merge_0.vhd:65]
INFO: [Synth 8-256] done synthesizing module 'handshake_control_merge_0_one_slot_break_r' (0#1) [/home/shundroid/dynamatic/integration-test/collision_donut/out_0/synth/hdl/handshake_control_merge_0.vhd:108]
INFO: [Synth 8-638] synthesizing module 'handshake_control_merge_0_fork' [/home/shundroid/dynamatic/integration-test/collision_donut/out_0/synth/hdl/handshake_control_merge_0.vhd:227]
INFO: [Synth 8-638] synthesizing module 'handshake_control_merge_0_fork_or_n' [/home/shundroid/dynamatic/integration-test/collision_donut/out_0/synth/hdl/handshake_control_merge_0.vhd:163]
INFO: [Synth 8-256] done synthesizing module 'handshake_control_merge_0_fork_or_n' (0#1) [/home/shundroid/dynamatic/integration-test/collision_donut/out_0/synth/hdl/handshake_control_merge_0.vhd:163]
INFO: [Synth 8-638] synthesizing module 'handshake_control_merge_0_fork_regblock' [/home/shundroid/dynamatic/integration-test/collision_donut/out_0/synth/hdl/handshake_control_merge_0.vhd:188]
INFO: [Synth 8-256] done synthesizing module 'handshake_control_merge_0_fork_regblock' (0#1) [/home/shundroid/dynamatic/integration-test/collision_donut/out_0/synth/hdl/handshake_control_merge_0.vhd:188]
INFO: [Synth 8-256] done synthesizing module 'handshake_control_merge_0_fork' (0#1) [/home/shundroid/dynamatic/integration-test/collision_donut/out_0/synth/hdl/handshake_control_merge_0.vhd:227]
INFO: [Synth 8-256] done synthesizing module 'handshake_control_merge_0' (0#1) [/home/shundroid/dynamatic/integration-test/collision_donut/out_0/synth/hdl/handshake_control_merge_0.vhd:284]
INFO: [Synth 8-638] synthesizing module 'handshake_extsi_6' [/home/shundroid/dynamatic/integration-test/collision_donut/out_0/synth/hdl/handshake_extsi_6.vhd:25]
INFO: [Synth 8-256] done synthesizing module 'handshake_extsi_6' (0#1) [/home/shundroid/dynamatic/integration-test/collision_donut/out_0/synth/hdl/handshake_extsi_6.vhd:25]
INFO: [Synth 8-638] synthesizing module 'handshake_buffer_7' [/home/shundroid/dynamatic/integration-test/collision_donut/out_0/synth/hdl/handshake_buffer_7.vhd:64]
INFO: [Synth 8-638] synthesizing module 'handshake_buffer_7_inner' [/home/shundroid/dynamatic/integration-test/collision_donut/out_0/synth/hdl/handshake_buffer_7.vhd:23]
INFO: [Synth 8-256] done synthesizing module 'handshake_buffer_7_inner' (0#1) [/home/shundroid/dynamatic/integration-test/collision_donut/out_0/synth/hdl/handshake_buffer_7.vhd:23]
INFO: [Synth 8-256] done synthesizing module 'handshake_buffer_7' (0#1) [/home/shundroid/dynamatic/integration-test/collision_donut/out_0/synth/hdl/handshake_buffer_7.vhd:64]
INFO: [Synth 8-638] synthesizing module 'handshake_fork_8' [/home/shundroid/dynamatic/integration-test/collision_donut/out_0/synth/hdl/handshake_fork_8.vhd:82]
INFO: [Synth 8-638] synthesizing module 'handshake_fork_8_or_n' [/home/shundroid/dynamatic/integration-test/collision_donut/out_0/synth/hdl/handshake_fork_8.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'handshake_fork_8_or_n' (0#1) [/home/shundroid/dynamatic/integration-test/collision_donut/out_0/synth/hdl/handshake_fork_8.vhd:18]
INFO: [Synth 8-638] synthesizing module 'handshake_fork_8_regblock' [/home/shundroid/dynamatic/integration-test/collision_donut/out_0/synth/hdl/handshake_fork_8.vhd:43]
INFO: [Synth 8-256] done synthesizing module 'handshake_fork_8_regblock' (0#1) [/home/shundroid/dynamatic/integration-test/collision_donut/out_0/synth/hdl/handshake_fork_8.vhd:43]
INFO: [Synth 8-256] done synthesizing module 'handshake_fork_8' (0#1) [/home/shundroid/dynamatic/integration-test/collision_donut/out_0/synth/hdl/handshake_fork_8.vhd:82]
INFO: [Synth 8-638] synthesizing module 'handshake_extsi_7' [/home/shundroid/dynamatic/integration-test/collision_donut/out_0/synth/hdl/handshake_extsi_7.vhd:25]
INFO: [Synth 8-256] done synthesizing module 'handshake_extsi_7' (0#1) [/home/shundroid/dynamatic/integration-test/collision_donut/out_0/synth/hdl/handshake_extsi_7.vhd:25]
INFO: [Synth 8-638] synthesizing module 'handshake_shli_0' [/home/shundroid/dynamatic/integration-test/collision_donut/out_0/synth/hdl/handshake_shli_0.vhd:88]
INFO: [Synth 8-638] synthesizing module 'handshake_shli_0_join' [/home/shundroid/dynamatic/integration-test/collision_donut/out_0/synth/hdl/handshake_shli_0.vhd:40]
INFO: [Synth 8-638] synthesizing module 'handshake_shli_0_join_and_n' [/home/shundroid/dynamatic/integration-test/collision_donut/out_0/synth/hdl/handshake_shli_0.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'handshake_shli_0_join_and_n' (0#1) [/home/shundroid/dynamatic/integration-test/collision_donut/out_0/synth/hdl/handshake_shli_0.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'handshake_shli_0_join' (0#1) [/home/shundroid/dynamatic/integration-test/collision_donut/out_0/synth/hdl/handshake_shli_0.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'handshake_shli_0' (0#1) [/home/shundroid/dynamatic/integration-test/collision_donut/out_0/synth/hdl/handshake_shli_0.vhd:88]
INFO: [Synth 8-638] synthesizing module 'handshake_andi_1' [/home/shundroid/dynamatic/integration-test/collision_donut/out_0/synth/hdl/handshake_andi_1.vhd:88]
INFO: [Synth 8-638] synthesizing module 'handshake_andi_1_join' [/home/shundroid/dynamatic/integration-test/collision_donut/out_0/synth/hdl/handshake_andi_1.vhd:40]
INFO: [Synth 8-638] synthesizing module 'handshake_andi_1_join_and_n' [/home/shundroid/dynamatic/integration-test/collision_donut/out_0/synth/hdl/handshake_andi_1.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'handshake_andi_1_join_and_n' (0#1) [/home/shundroid/dynamatic/integration-test/collision_donut/out_0/synth/hdl/handshake_andi_1.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'handshake_andi_1_join' (0#1) [/home/shundroid/dynamatic/integration-test/collision_donut/out_0/synth/hdl/handshake_andi_1.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'handshake_andi_1' (0#1) [/home/shundroid/dynamatic/integration-test/collision_donut/out_0/synth/hdl/handshake_andi_1.vhd:88]
INFO: [Synth 8-256] done synthesizing module 'collision_donut' (0#1) [/home/shundroid/dynamatic/integration-test/collision_donut/out_0/synth/hdl/collision_donut.vhd:39]
WARNING: [Synth 8-3848] Net one_slot_break_dv_datain in module/entity handshake_muli_0 does not have driver. [/home/shundroid/dynamatic/integration-test/collision_donut/out_0/synth/hdl/handshake_muli_0.vhd:274]
WARNING: [Synth 8-7129] Port clk in module handshake_andi_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst in module handshake_andi_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port clk in module handshake_shli_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst in module handshake_shli_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rhs[31] in module handshake_shli_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port clk in module handshake_extsi_7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst in module handshake_extsi_7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port clk in module handshake_constant_5 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst in module handshake_constant_5 is either unconnected or has no load
WARNING: [Synth 8-7129] Port clk in module handshake_source_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst in module handshake_source_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port outs_ready in module handshake_source_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port clk in module handshake_control_merge_0_merge is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst in module handshake_control_merge_0_merge is either unconnected or has no load
WARNING: [Synth 8-7129] Port clk in module handshake_mux_3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst in module handshake_mux_3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port clk in module handshake_extsi_6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst in module handshake_extsi_6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port clk in module handshake_mux_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst in module handshake_mux_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port clk in module handshake_extsi_5 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst in module handshake_extsi_5 is either unconnected or has no load
WARNING: [Synth 8-7129] Port clk in module handshake_passer_1_inner is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst in module handshake_passer_1_inner is either unconnected or has no load
WARNING: [Synth 8-7129] Port clk in module handshake_passer_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst in module handshake_passer_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port clk in module handshake_trunci_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst in module handshake_trunci_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ins[11] in module handshake_trunci_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port clk in module handshake_passer_3_inner is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst in module handshake_passer_3_inner is either unconnected or has no load
WARNING: [Synth 8-7129] Port clk in module handshake_passer_0_inner is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst in module handshake_passer_0_inner is either unconnected or has no load
WARNING: [Synth 8-7129] Port clk in module handshake_not_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst in module handshake_not_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port clk in module handshake_andi_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst in module handshake_andi_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port clk in module handshake_cmpi_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst in module handshake_cmpi_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port clk in module handshake_addi_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst in module handshake_addi_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port clk in module handshake_extsi_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst in module handshake_extsi_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port clk in module handshake_constant_6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst in module handshake_constant_6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port clk in module handshake_extsi_4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst in module handshake_extsi_4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port clk in module handshake_constant_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst in module handshake_constant_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port clk in module handshake_cmpi_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst in module handshake_cmpi_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port clk in module handshake_constant_4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst in module handshake_constant_4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port clk in module handshake_extsi_3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst in module handshake_extsi_3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port clk in module handshake_constant_3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst in module handshake_constant_3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port clk in module handshake_cmpi_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst in module handshake_cmpi_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port clk in module handshake_addi_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst in module handshake_addi_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port clk in module handshake_constant_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst in module handshake_constant_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port clk in module handshake_extsi_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst in module handshake_extsi_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port clk in module handshake_constant_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst in module handshake_constant_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port clk in module handshake_mux_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst in module handshake_mux_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port clk in module handshake_trunci_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst in module handshake_trunci_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ins[10] in module handshake_trunci_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port clk in module handshake_mux_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst in module handshake_mux_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port clk in module handshake_extsi_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst in module handshake_extsi_0 is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2328.043 ; gain = 578.586 ; free physical = 11658 ; free virtual = 18826
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2339.918 ; gain = 590.461 ; free physical = 11657 ; free virtual = 18825
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2339.918 ; gain = 590.461 ; free physical = 11657 ; free virtual = 18825
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2339.918 ; gain = 0.000 ; free physical = 11657 ; free virtual = 18825
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/shundroid/dynamatic/integration-test/collision_donut/out_0/synth/period_5.000.xdc]
Finished Parsing XDC File [/home/shundroid/dynamatic/integration-test/collision_donut/out_0/synth/period_5.000.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2440.656 ; gain = 0.000 ; free physical = 11627 ; free virtual = 18803
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2440.691 ; gain = 0.000 ; free physical = 11626 ; free virtual = 18802
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 2440.691 ; gain = 691.234 ; free physical = 11621 ; free virtual = 18781
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7k160tfbg484-2
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 2448.660 ; gain = 699.203 ; free physical = 11621 ; free virtual = 18781
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 2448.660 ; gain = 699.203 ; free physical = 11621 ; free virtual = 18781
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 2448.660 ; gain = 699.203 ; free physical = 11625 ; free virtual = 18786
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   32 Bit       Adders := 1     
	   2 Input   12 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 17    
	               12 Bit    Registers := 3     
	               11 Bit    Registers := 3     
	               10 Bit    Registers := 2     
	                1 Bit    Registers := 101   
+---Multipliers : 
	              32x32  Multipliers := 2     
+---Muxes : 
	   2 Input   32 Bit        Muxes := 10    
	   2 Input   12 Bit        Muxes := 4     
	   2 Input   11 Bit        Muxes := 3     
	   2 Input   10 Bit        Muxes := 4     
	   2 Input    1 Bit        Muxes := 69    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 600 (col length:100)
BRAMs: 650 (col length: RAMB18 100 RAMB36 50)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-6014] Unused sequential element muli1/multiply_unit/q0_reg was removed.  [/home/shundroid/dynamatic/integration-test/collision_donut/out_0/synth/hdl/handshake_muli_0.vhd:98]
WARNING: [Synth 8-6014] Unused sequential element muli1/multiply_unit/q0_reg was removed.  [/home/shundroid/dynamatic/integration-test/collision_donut/out_0/synth/hdl/handshake_muli_0.vhd:98]
WARNING: [Synth 8-6014] Unused sequential element muli1/multiply_unit/q1_reg was removed.  [/home/shundroid/dynamatic/integration-test/collision_donut/out_0/synth/hdl/handshake_muli_0.vhd:99]
WARNING: [Synth 8-6014] Unused sequential element muli1/multiply_unit/q2_reg was removed.  [/home/shundroid/dynamatic/integration-test/collision_donut/out_0/synth/hdl/handshake_muli_0.vhd:100]
WARNING: [Synth 8-6014] Unused sequential element muli0/multiply_unit/q0_reg was removed.  [/home/shundroid/dynamatic/integration-test/collision_donut/out_0/synth/hdl/handshake_muli_0.vhd:98]
WARNING: [Synth 8-6014] Unused sequential element muli0/multiply_unit/q0_reg was removed.  [/home/shundroid/dynamatic/integration-test/collision_donut/out_0/synth/hdl/handshake_muli_0.vhd:98]
WARNING: [Synth 8-6014] Unused sequential element muli0/multiply_unit/q1_reg was removed.  [/home/shundroid/dynamatic/integration-test/collision_donut/out_0/synth/hdl/handshake_muli_0.vhd:99]
WARNING: [Synth 8-6014] Unused sequential element muli0/multiply_unit/q2_reg was removed.  [/home/shundroid/dynamatic/integration-test/collision_donut/out_0/synth/hdl/handshake_muli_0.vhd:100]
DSP Report: Generating DSP muli1/multiply_unit/q0_reg, operation Mode is: (A2*B2)'.
DSP Report: register muli1/multiply_unit/q0_reg is absorbed into DSP muli1/multiply_unit/q0_reg.
DSP Report: register muli1/multiply_unit/q0_reg is absorbed into DSP muli1/multiply_unit/q0_reg.
DSP Report: register muli1/multiply_unit/q0_reg is absorbed into DSP muli1/multiply_unit/q0_reg.
DSP Report: operator muli1/multiply_unit/mul is absorbed into DSP muli1/multiply_unit/q0_reg.
DSP Report: operator muli1/multiply_unit/mul is absorbed into DSP muli1/multiply_unit/q0_reg.
DSP Report: Generating DSP muli1/multiply_unit/q1_reg, operation Mode is: (PCIN>>17)+(A2*B2)'.
DSP Report: register muli1/multiply_unit/b_reg_reg is absorbed into DSP muli1/multiply_unit/q1_reg.
DSP Report: register muli1/multiply_unit/q1_reg is absorbed into DSP muli1/multiply_unit/q1_reg.
DSP Report: register muli1/multiply_unit/q1_reg is absorbed into DSP muli1/multiply_unit/q1_reg.
DSP Report: register muli1/multiply_unit/q0_reg is absorbed into DSP muli1/multiply_unit/q1_reg.
DSP Report: operator muli1/multiply_unit/mul is absorbed into DSP muli1/multiply_unit/q1_reg.
DSP Report: operator muli1/multiply_unit/mul is absorbed into DSP muli1/multiply_unit/q1_reg.
DSP Report: Generating DSP muli1/multiply_unit/q2_reg, operation Mode is: (PCIN+(A''*B'')')'.
DSP Report: register muli1/multiply_unit/b_reg_reg is absorbed into DSP muli1/multiply_unit/q2_reg.
DSP Report: register muli1/multiply_unit/q0_reg is absorbed into DSP muli1/multiply_unit/q2_reg.
DSP Report: register muli1/multiply_unit/q2_reg is absorbed into DSP muli1/multiply_unit/q2_reg.
DSP Report: register muli1/multiply_unit/q0_reg is absorbed into DSP muli1/multiply_unit/q2_reg.
DSP Report: register muli1/multiply_unit/q2_reg is absorbed into DSP muli1/multiply_unit/q2_reg.
DSP Report: register muli1/multiply_unit/q1_reg is absorbed into DSP muli1/multiply_unit/q2_reg.
DSP Report: operator muli1/multiply_unit/mul is absorbed into DSP muli1/multiply_unit/q2_reg.
DSP Report: operator muli1/multiply_unit/mul is absorbed into DSP muli1/multiply_unit/q2_reg.
DSP Report: Generating DSP muli0/multiply_unit/q0_reg, operation Mode is: (A2*B2)'.
DSP Report: register muli0/multiply_unit/q0_reg is absorbed into DSP muli0/multiply_unit/q0_reg.
DSP Report: register muli0/multiply_unit/q0_reg is absorbed into DSP muli0/multiply_unit/q0_reg.
DSP Report: register muli0/multiply_unit/q0_reg is absorbed into DSP muli0/multiply_unit/q0_reg.
DSP Report: operator muli0/multiply_unit/mul is absorbed into DSP muli0/multiply_unit/q0_reg.
DSP Report: operator muli0/multiply_unit/mul is absorbed into DSP muli0/multiply_unit/q0_reg.
DSP Report: Generating DSP muli0/multiply_unit/q1_reg, operation Mode is: (PCIN>>17)+(A2*B2)'.
DSP Report: register muli0/multiply_unit/b_reg_reg is absorbed into DSP muli0/multiply_unit/q1_reg.
DSP Report: register muli0/multiply_unit/q1_reg is absorbed into DSP muli0/multiply_unit/q1_reg.
DSP Report: register muli0/multiply_unit/q1_reg is absorbed into DSP muli0/multiply_unit/q1_reg.
DSP Report: register muli0/multiply_unit/q0_reg is absorbed into DSP muli0/multiply_unit/q1_reg.
DSP Report: operator muli0/multiply_unit/mul is absorbed into DSP muli0/multiply_unit/q1_reg.
DSP Report: operator muli0/multiply_unit/mul is absorbed into DSP muli0/multiply_unit/q1_reg.
DSP Report: Generating DSP muli0/multiply_unit/q2_reg, operation Mode is: (PCIN+(A''*B'')')'.
DSP Report: register muli0/multiply_unit/b_reg_reg is absorbed into DSP muli0/multiply_unit/q2_reg.
DSP Report: register muli0/multiply_unit/q0_reg is absorbed into DSP muli0/multiply_unit/q2_reg.
DSP Report: register muli0/multiply_unit/q2_reg is absorbed into DSP muli0/multiply_unit/q2_reg.
DSP Report: register muli0/multiply_unit/q0_reg is absorbed into DSP muli0/multiply_unit/q2_reg.
DSP Report: register muli0/multiply_unit/q2_reg is absorbed into DSP muli0/multiply_unit/q2_reg.
DSP Report: register muli0/multiply_unit/q1_reg is absorbed into DSP muli0/multiply_unit/q2_reg.
DSP Report: operator muli0/multiply_unit/mul is absorbed into DSP muli0/multiply_unit/q2_reg.
DSP Report: operator muli0/multiply_unit/mul is absorbed into DSP muli0/multiply_unit/q2_reg.
WARNING: [Synth 8-3917] design collision_donut has port x_storeEn driven by constant 0
WARNING: [Synth 8-3917] design collision_donut has port x_storeAddr[9] driven by constant 0
WARNING: [Synth 8-3917] design collision_donut has port x_storeAddr[8] driven by constant 0
WARNING: [Synth 8-3917] design collision_donut has port x_storeAddr[7] driven by constant 0
WARNING: [Synth 8-3917] design collision_donut has port x_storeAddr[6] driven by constant 0
WARNING: [Synth 8-3917] design collision_donut has port x_storeAddr[5] driven by constant 0
WARNING: [Synth 8-3917] design collision_donut has port x_storeAddr[4] driven by constant 0
WARNING: [Synth 8-3917] design collision_donut has port x_storeAddr[3] driven by constant 0
WARNING: [Synth 8-3917] design collision_donut has port x_storeAddr[2] driven by constant 0
WARNING: [Synth 8-3917] design collision_donut has port x_storeAddr[1] driven by constant 0
WARNING: [Synth 8-3917] design collision_donut has port x_storeAddr[0] driven by constant 0
WARNING: [Synth 8-3917] design collision_donut has port x_storeData[31] driven by constant 0
WARNING: [Synth 8-3917] design collision_donut has port x_storeData[30] driven by constant 0
WARNING: [Synth 8-3917] design collision_donut has port x_storeData[29] driven by constant 0
WARNING: [Synth 8-3917] design collision_donut has port x_storeData[28] driven by constant 0
WARNING: [Synth 8-3917] design collision_donut has port x_storeData[27] driven by constant 0
WARNING: [Synth 8-3917] design collision_donut has port x_storeData[26] driven by constant 0
WARNING: [Synth 8-3917] design collision_donut has port x_storeData[25] driven by constant 0
WARNING: [Synth 8-3917] design collision_donut has port x_storeData[24] driven by constant 0
WARNING: [Synth 8-3917] design collision_donut has port x_storeData[23] driven by constant 0
WARNING: [Synth 8-3917] design collision_donut has port x_storeData[22] driven by constant 0
WARNING: [Synth 8-3917] design collision_donut has port x_storeData[21] driven by constant 0
WARNING: [Synth 8-3917] design collision_donut has port x_storeData[20] driven by constant 0
WARNING: [Synth 8-3917] design collision_donut has port x_storeData[19] driven by constant 0
WARNING: [Synth 8-3917] design collision_donut has port x_storeData[18] driven by constant 0
WARNING: [Synth 8-3917] design collision_donut has port x_storeData[17] driven by constant 0
WARNING: [Synth 8-3917] design collision_donut has port x_storeData[16] driven by constant 0
WARNING: [Synth 8-3917] design collision_donut has port x_storeData[15] driven by constant 0
WARNING: [Synth 8-3917] design collision_donut has port x_storeData[14] driven by constant 0
WARNING: [Synth 8-3917] design collision_donut has port x_storeData[13] driven by constant 0
WARNING: [Synth 8-3917] design collision_donut has port x_storeData[12] driven by constant 0
WARNING: [Synth 8-3917] design collision_donut has port x_storeData[11] driven by constant 0
WARNING: [Synth 8-3917] design collision_donut has port x_storeData[10] driven by constant 0
WARNING: [Synth 8-3917] design collision_donut has port x_storeData[9] driven by constant 0
WARNING: [Synth 8-3917] design collision_donut has port x_storeData[8] driven by constant 0
WARNING: [Synth 8-3917] design collision_donut has port x_storeData[7] driven by constant 0
WARNING: [Synth 8-3917] design collision_donut has port x_storeData[6] driven by constant 0
WARNING: [Synth 8-3917] design collision_donut has port x_storeData[5] driven by constant 0
WARNING: [Synth 8-3917] design collision_donut has port x_storeData[4] driven by constant 0
WARNING: [Synth 8-3917] design collision_donut has port x_storeData[3] driven by constant 0
WARNING: [Synth 8-3917] design collision_donut has port x_storeData[2] driven by constant 0
WARNING: [Synth 8-3917] design collision_donut has port x_storeData[1] driven by constant 0
WARNING: [Synth 8-3917] design collision_donut has port x_storeData[0] driven by constant 0
WARNING: [Synth 8-3917] design collision_donut has port y_storeEn driven by constant 0
WARNING: [Synth 8-3917] design collision_donut has port y_storeAddr[9] driven by constant 0
WARNING: [Synth 8-3917] design collision_donut has port y_storeAddr[8] driven by constant 0
WARNING: [Synth 8-3917] design collision_donut has port y_storeAddr[7] driven by constant 0
WARNING: [Synth 8-3917] design collision_donut has port y_storeAddr[6] driven by constant 0
WARNING: [Synth 8-3917] design collision_donut has port y_storeAddr[5] driven by constant 0
WARNING: [Synth 8-3917] design collision_donut has port y_storeAddr[4] driven by constant 0
WARNING: [Synth 8-3917] design collision_donut has port y_storeAddr[3] driven by constant 0
WARNING: [Synth 8-3917] design collision_donut has port y_storeAddr[2] driven by constant 0
WARNING: [Synth 8-3917] design collision_donut has port y_storeAddr[1] driven by constant 0
WARNING: [Synth 8-3917] design collision_donut has port y_storeAddr[0] driven by constant 0
WARNING: [Synth 8-3917] design collision_donut has port y_storeData[31] driven by constant 0
WARNING: [Synth 8-3917] design collision_donut has port y_storeData[30] driven by constant 0
WARNING: [Synth 8-3917] design collision_donut has port y_storeData[29] driven by constant 0
WARNING: [Synth 8-3917] design collision_donut has port y_storeData[28] driven by constant 0
WARNING: [Synth 8-3917] design collision_donut has port y_storeData[27] driven by constant 0
WARNING: [Synth 8-3917] design collision_donut has port y_storeData[26] driven by constant 0
WARNING: [Synth 8-3917] design collision_donut has port y_storeData[25] driven by constant 0
WARNING: [Synth 8-3917] design collision_donut has port y_storeData[24] driven by constant 0
WARNING: [Synth 8-3917] design collision_donut has port y_storeData[23] driven by constant 0
WARNING: [Synth 8-3917] design collision_donut has port y_storeData[22] driven by constant 0
WARNING: [Synth 8-3917] design collision_donut has port y_storeData[21] driven by constant 0
WARNING: [Synth 8-3917] design collision_donut has port y_storeData[20] driven by constant 0
WARNING: [Synth 8-3917] design collision_donut has port y_storeData[19] driven by constant 0
WARNING: [Synth 8-3917] design collision_donut has port y_storeData[18] driven by constant 0
WARNING: [Synth 8-3917] design collision_donut has port y_storeData[17] driven by constant 0
WARNING: [Synth 8-3917] design collision_donut has port y_storeData[16] driven by constant 0
WARNING: [Synth 8-3917] design collision_donut has port y_storeData[15] driven by constant 0
WARNING: [Synth 8-3917] design collision_donut has port y_storeData[14] driven by constant 0
WARNING: [Synth 8-3917] design collision_donut has port y_storeData[13] driven by constant 0
WARNING: [Synth 8-3917] design collision_donut has port y_storeData[12] driven by constant 0
WARNING: [Synth 8-3917] design collision_donut has port y_storeData[11] driven by constant 0
WARNING: [Synth 8-3917] design collision_donut has port y_storeData[10] driven by constant 0
WARNING: [Synth 8-3917] design collision_donut has port y_storeData[9] driven by constant 0
WARNING: [Synth 8-3917] design collision_donut has port y_storeData[8] driven by constant 0
WARNING: [Synth 8-3917] design collision_donut has port y_storeData[7] driven by constant 0
WARNING: [Synth 8-3917] design collision_donut has port y_storeData[6] driven by constant 0
WARNING: [Synth 8-3917] design collision_donut has port y_storeData[5] driven by constant 0
WARNING: [Synth 8-3917] design collision_donut has port y_storeData[4] driven by constant 0
WARNING: [Synth 8-3917] design collision_donut has port y_storeData[3] driven by constant 0
WARNING: [Synth 8-3917] design collision_donut has port y_storeData[2] driven by constant 0
WARNING: [Synth 8-3917] design collision_donut has port y_storeData[1] driven by constant 0
WARNING: [Synth 8-3917] design collision_donut has port y_storeData[0] driven by constant 0
WARNING: [Synth 8-3332] Sequential element (muli1/multiply_unit/q1_reg[47]) is unused and will be removed from module collision_donut.
WARNING: [Synth 8-3332] Sequential element (muli1/multiply_unit/q1_reg[46]) is unused and will be removed from module collision_donut.
WARNING: [Synth 8-3332] Sequential element (muli1/multiply_unit/q1_reg[45]) is unused and will be removed from module collision_donut.
WARNING: [Synth 8-3332] Sequential element (muli1/multiply_unit/q1_reg[44]) is unused and will be removed from module collision_donut.
WARNING: [Synth 8-3332] Sequential element (muli1/multiply_unit/q1_reg[43]) is unused and will be removed from module collision_donut.
WARNING: [Synth 8-3332] Sequential element (muli1/multiply_unit/q1_reg[42]) is unused and will be removed from module collision_donut.
WARNING: [Synth 8-3332] Sequential element (muli1/multiply_unit/q1_reg[41]) is unused and will be removed from module collision_donut.
WARNING: [Synth 8-3332] Sequential element (muli1/multiply_unit/q1_reg[40]) is unused and will be removed from module collision_donut.
WARNING: [Synth 8-3332] Sequential element (muli1/multiply_unit/q1_reg[39]) is unused and will be removed from module collision_donut.
WARNING: [Synth 8-3332] Sequential element (muli1/multiply_unit/q1_reg[38]) is unused and will be removed from module collision_donut.
WARNING: [Synth 8-3332] Sequential element (muli1/multiply_unit/q1_reg[37]) is unused and will be removed from module collision_donut.
WARNING: [Synth 8-3332] Sequential element (muli1/multiply_unit/q1_reg[36]) is unused and will be removed from module collision_donut.
WARNING: [Synth 8-3332] Sequential element (muli1/multiply_unit/q1_reg[35]) is unused and will be removed from module collision_donut.
WARNING: [Synth 8-3332] Sequential element (muli1/multiply_unit/q1_reg[34]) is unused and will be removed from module collision_donut.
WARNING: [Synth 8-3332] Sequential element (muli1/multiply_unit/q1_reg[33]) is unused and will be removed from module collision_donut.
WARNING: [Synth 8-3332] Sequential element (muli1/multiply_unit/q1_reg[32]) is unused and will be removed from module collision_donut.
WARNING: [Synth 8-3332] Sequential element (muli1/multiply_unit/q1_reg[31]) is unused and will be removed from module collision_donut.
WARNING: [Synth 8-3332] Sequential element (muli1/multiply_unit/q1_reg[30]) is unused and will be removed from module collision_donut.
WARNING: [Synth 8-3332] Sequential element (muli1/multiply_unit/q1_reg[29]) is unused and will be removed from module collision_donut.
WARNING: [Synth 8-3332] Sequential element (muli1/multiply_unit/q1_reg[28]) is unused and will be removed from module collision_donut.
WARNING: [Synth 8-3332] Sequential element (muli1/multiply_unit/q1_reg[27]) is unused and will be removed from module collision_donut.
WARNING: [Synth 8-3332] Sequential element (muli1/multiply_unit/q1_reg[26]) is unused and will be removed from module collision_donut.
WARNING: [Synth 8-3332] Sequential element (muli1/multiply_unit/q1_reg[25]) is unused and will be removed from module collision_donut.
WARNING: [Synth 8-3332] Sequential element (muli1/multiply_unit/q1_reg[24]) is unused and will be removed from module collision_donut.
WARNING: [Synth 8-3332] Sequential element (muli1/multiply_unit/q1_reg[23]) is unused and will be removed from module collision_donut.
WARNING: [Synth 8-3332] Sequential element (muli1/multiply_unit/q1_reg[22]) is unused and will be removed from module collision_donut.
WARNING: [Synth 8-3332] Sequential element (muli1/multiply_unit/q1_reg[21]) is unused and will be removed from module collision_donut.
WARNING: [Synth 8-3332] Sequential element (muli1/multiply_unit/q1_reg[20]) is unused and will be removed from module collision_donut.
WARNING: [Synth 8-3332] Sequential element (muli1/multiply_unit/q1_reg[19]) is unused and will be removed from module collision_donut.
WARNING: [Synth 8-3332] Sequential element (muli1/multiply_unit/q1_reg[18]) is unused and will be removed from module collision_donut.
WARNING: [Synth 8-3332] Sequential element (muli1/multiply_unit/q1_reg[17]) is unused and will be removed from module collision_donut.
WARNING: [Synth 8-3332] Sequential element (muli1/multiply_unit/q2_reg[47]) is unused and will be removed from module collision_donut.
WARNING: [Synth 8-3332] Sequential element (muli1/multiply_unit/q2_reg[46]) is unused and will be removed from module collision_donut.
WARNING: [Synth 8-3332] Sequential element (muli1/multiply_unit/q2_reg[45]) is unused and will be removed from module collision_donut.
WARNING: [Synth 8-3332] Sequential element (muli1/multiply_unit/q2_reg[44]) is unused and will be removed from module collision_donut.
WARNING: [Synth 8-3332] Sequential element (muli1/multiply_unit/q2_reg[43]) is unused and will be removed from module collision_donut.
WARNING: [Synth 8-3332] Sequential element (muli1/multiply_unit/q2_reg[42]) is unused and will be removed from module collision_donut.
WARNING: [Synth 8-3332] Sequential element (muli1/multiply_unit/q2_reg[41]) is unused and will be removed from module collision_donut.
WARNING: [Synth 8-3332] Sequential element (muli1/multiply_unit/q2_reg[40]) is unused and will be removed from module collision_donut.
WARNING: [Synth 8-3332] Sequential element (muli1/multiply_unit/q2_reg[39]) is unused and will be removed from module collision_donut.
WARNING: [Synth 8-3332] Sequential element (muli1/multiply_unit/q2_reg[38]) is unused and will be removed from module collision_donut.
WARNING: [Synth 8-3332] Sequential element (muli1/multiply_unit/q2_reg[37]) is unused and will be removed from module collision_donut.
WARNING: [Synth 8-3332] Sequential element (muli1/multiply_unit/q2_reg[36]) is unused and will be removed from module collision_donut.
WARNING: [Synth 8-3332] Sequential element (muli1/multiply_unit/q2_reg[35]) is unused and will be removed from module collision_donut.
WARNING: [Synth 8-3332] Sequential element (muli1/multiply_unit/q2_reg[34]) is unused and will be removed from module collision_donut.
WARNING: [Synth 8-3332] Sequential element (muli1/multiply_unit/q2_reg[33]) is unused and will be removed from module collision_donut.
WARNING: [Synth 8-3332] Sequential element (muli1/multiply_unit/q2_reg[32]) is unused and will be removed from module collision_donut.
WARNING: [Synth 8-3332] Sequential element (muli1/multiply_unit/q2_reg[31]) is unused and will be removed from module collision_donut.
WARNING: [Synth 8-3332] Sequential element (muli1/multiply_unit/q2_reg[30]) is unused and will be removed from module collision_donut.
WARNING: [Synth 8-3332] Sequential element (muli1/multiply_unit/q2_reg[29]) is unused and will be removed from module collision_donut.
WARNING: [Synth 8-3332] Sequential element (muli1/multiply_unit/q2_reg[28]) is unused and will be removed from module collision_donut.
WARNING: [Synth 8-3332] Sequential element (muli1/multiply_unit/q2_reg[27]) is unused and will be removed from module collision_donut.
WARNING: [Synth 8-3332] Sequential element (muli1/multiply_unit/q2_reg[26]) is unused and will be removed from module collision_donut.
WARNING: [Synth 8-3332] Sequential element (muli1/multiply_unit/q2_reg[25]) is unused and will be removed from module collision_donut.
WARNING: [Synth 8-3332] Sequential element (muli1/multiply_unit/q2_reg[24]) is unused and will be removed from module collision_donut.
WARNING: [Synth 8-3332] Sequential element (muli1/multiply_unit/q2_reg[23]) is unused and will be removed from module collision_donut.
WARNING: [Synth 8-3332] Sequential element (muli1/multiply_unit/q2_reg[22]) is unused and will be removed from module collision_donut.
WARNING: [Synth 8-3332] Sequential element (muli1/multiply_unit/q2_reg[21]) is unused and will be removed from module collision_donut.
WARNING: [Synth 8-3332] Sequential element (muli1/multiply_unit/q2_reg[20]) is unused and will be removed from module collision_donut.
WARNING: [Synth 8-3332] Sequential element (muli1/multiply_unit/q2_reg[19]) is unused and will be removed from module collision_donut.
WARNING: [Synth 8-3332] Sequential element (muli1/multiply_unit/q2_reg[18]) is unused and will be removed from module collision_donut.
WARNING: [Synth 8-3332] Sequential element (muli1/multiply_unit/q2_reg[17]) is unused and will be removed from module collision_donut.
WARNING: [Synth 8-3332] Sequential element (muli0/multiply_unit/q1_reg[47]) is unused and will be removed from module collision_donut.
WARNING: [Synth 8-3332] Sequential element (muli0/multiply_unit/q1_reg[46]) is unused and will be removed from module collision_donut.
WARNING: [Synth 8-3332] Sequential element (muli0/multiply_unit/q1_reg[45]) is unused and will be removed from module collision_donut.
WARNING: [Synth 8-3332] Sequential element (muli0/multiply_unit/q1_reg[44]) is unused and will be removed from module collision_donut.
WARNING: [Synth 8-3332] Sequential element (muli0/multiply_unit/q1_reg[43]) is unused and will be removed from module collision_donut.
WARNING: [Synth 8-3332] Sequential element (muli0/multiply_unit/q1_reg[42]) is unused and will be removed from module collision_donut.
WARNING: [Synth 8-3332] Sequential element (muli0/multiply_unit/q1_reg[41]) is unused and will be removed from module collision_donut.
WARNING: [Synth 8-3332] Sequential element (muli0/multiply_unit/q1_reg[40]) is unused and will be removed from module collision_donut.
WARNING: [Synth 8-3332] Sequential element (muli0/multiply_unit/q1_reg[39]) is unused and will be removed from module collision_donut.
WARNING: [Synth 8-3332] Sequential element (muli0/multiply_unit/q1_reg[38]) is unused and will be removed from module collision_donut.
WARNING: [Synth 8-3332] Sequential element (muli0/multiply_unit/q1_reg[37]) is unused and will be removed from module collision_donut.
WARNING: [Synth 8-3332] Sequential element (muli0/multiply_unit/q1_reg[36]) is unused and will be removed from module collision_donut.
WARNING: [Synth 8-3332] Sequential element (muli0/multiply_unit/q1_reg[35]) is unused and will be removed from module collision_donut.
WARNING: [Synth 8-3332] Sequential element (muli0/multiply_unit/q1_reg[34]) is unused and will be removed from module collision_donut.
WARNING: [Synth 8-3332] Sequential element (muli0/multiply_unit/q1_reg[33]) is unused and will be removed from module collision_donut.
WARNING: [Synth 8-3332] Sequential element (muli0/multiply_unit/q1_reg[32]) is unused and will be removed from module collision_donut.
WARNING: [Synth 8-3332] Sequential element (muli0/multiply_unit/q1_reg[31]) is unused and will be removed from module collision_donut.
WARNING: [Synth 8-3332] Sequential element (muli0/multiply_unit/q1_reg[30]) is unused and will be removed from module collision_donut.
WARNING: [Synth 8-3332] Sequential element (muli0/multiply_unit/q1_reg[29]) is unused and will be removed from module collision_donut.
WARNING: [Synth 8-3332] Sequential element (muli0/multiply_unit/q1_reg[28]) is unused and will be removed from module collision_donut.
WARNING: [Synth 8-3332] Sequential element (muli0/multiply_unit/q1_reg[27]) is unused and will be removed from module collision_donut.
WARNING: [Synth 8-3332] Sequential element (muli0/multiply_unit/q1_reg[26]) is unused and will be removed from module collision_donut.
WARNING: [Synth 8-3332] Sequential element (muli0/multiply_unit/q1_reg[25]) is unused and will be removed from module collision_donut.
WARNING: [Synth 8-3332] Sequential element (muli0/multiply_unit/q1_reg[24]) is unused and will be removed from module collision_donut.
WARNING: [Synth 8-3332] Sequential element (muli0/multiply_unit/q1_reg[23]) is unused and will be removed from module collision_donut.
WARNING: [Synth 8-3332] Sequential element (muli0/multiply_unit/q1_reg[22]) is unused and will be removed from module collision_donut.
WARNING: [Synth 8-3332] Sequential element (muli0/multiply_unit/q1_reg[21]) is unused and will be removed from module collision_donut.
WARNING: [Synth 8-3332] Sequential element (muli0/multiply_unit/q1_reg[20]) is unused and will be removed from module collision_donut.
WARNING: [Synth 8-3332] Sequential element (muli0/multiply_unit/q1_reg[19]) is unused and will be removed from module collision_donut.
WARNING: [Synth 8-3332] Sequential element (muli0/multiply_unit/q1_reg[18]) is unused and will be removed from module collision_donut.
WARNING: [Synth 8-3332] Sequential element (muli0/multiply_unit/q1_reg[17]) is unused and will be removed from module collision_donut.
WARNING: [Synth 8-3332] Sequential element (muli0/multiply_unit/q2_reg[47]) is unused and will be removed from module collision_donut.
WARNING: [Synth 8-3332] Sequential element (muli0/multiply_unit/q2_reg[46]) is unused and will be removed from module collision_donut.
WARNING: [Synth 8-3332] Sequential element (muli0/multiply_unit/q2_reg[45]) is unused and will be removed from module collision_donut.
WARNING: [Synth 8-3332] Sequential element (muli0/multiply_unit/q2_reg[44]) is unused and will be removed from module collision_donut.
WARNING: [Synth 8-3332] Sequential element (muli0/multiply_unit/q2_reg[43]) is unused and will be removed from module collision_donut.
WARNING: [Synth 8-3332] Sequential element (muli0/multiply_unit/q2_reg[42]) is unused and will be removed from module collision_donut.
WARNING: [Synth 8-3332] Sequential element (muli0/multiply_unit/q2_reg[41]) is unused and will be removed from module collision_donut.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 2448.660 ; gain = 699.203 ; free physical = 11571 ; free virtual = 18735
---------------------------------------------------------------------------------
 Sort Area is  muli0/multiply_unit/q0_reg_0 : 0 0 : 3185 8763 : Used 1 time 0
 Sort Area is  muli0/multiply_unit/q0_reg_0 : 0 1 : 2782 8763 : Used 1 time 0
 Sort Area is  muli0/multiply_unit/q0_reg_0 : 0 2 : 2796 8763 : Used 1 time 0
 Sort Area is  muli1/multiply_unit/q0_reg_4 : 0 0 : 3185 8763 : Used 1 time 0
 Sort Area is  muli1/multiply_unit/q0_reg_4 : 0 1 : 2782 8763 : Used 1 time 0
 Sort Area is  muli1/multiply_unit/q0_reg_4 : 0 2 : 2796 8763 : Used 1 time 0
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

DSP: Preliminary Mapping Report (see note below. The ' indicates corresponding REG is set)
+----------------+---------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name     | DSP Mapping         | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+----------------+---------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|collision_donut | (A2*B2)'            | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|collision_donut | (PCIN>>17)+(A2*B2)' | 18     | 15     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|collision_donut | (PCIN+(A''*B'')')'  | 18     | 15     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|collision_donut | (A2*B2)'            | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|collision_donut | (PCIN>>17)+(A2*B2)' | 18     | 15     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|collision_donut | (PCIN+(A''*B'')')'  | 18     | 15     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 1    | 
+----------------+---------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 2505.660 ; gain = 756.203 ; free physical = 11523 ; free virtual = 18684
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 2610.691 ; gain = 861.234 ; free physical = 11463 ; free virtual = 18629
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 2618.699 ; gain = 869.242 ; free physical = 11451 ; free virtual = 18617
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 2760.512 ; gain = 1011.055 ; free physical = 11338 ; free virtual = 18507
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 2760.512 ; gain = 1011.055 ; free physical = 11338 ; free virtual = 18507
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 2760.512 ; gain = 1011.055 ; free physical = 11350 ; free virtual = 18519
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 2760.512 ; gain = 1011.055 ; free physical = 11350 ; free virtual = 18519
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 2760.512 ; gain = 1011.055 ; free physical = 11350 ; free virtual = 18519
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 2760.512 ; gain = 1011.055 ; free physical = 11350 ; free virtual = 18519
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

DSP Final Report (the ' indicates corresponding REG is set)
+----------------+----------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name     | DSP Mapping          | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+----------------+----------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|collision_donut | (A'*B')'             | 17     | 17     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|collision_donut | (PCIN>>17+(A'*B')')' | 17     | 18     | -      | -      | 0      | 1    | 1    | -    | -    | -     | 1    | 1    | 
|collision_donut | (PCIN+(A''*B')')'    | 17     | 0      | -      | -      | 48     | 2    | 1    | -    | -    | -     | 1    | 1    | 
|collision_donut | (A'*B')'             | 17     | 17     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|collision_donut | (PCIN>>17+(A'*B')')' | 17     | 18     | -      | -      | 0      | 1    | 1    | -    | -    | -     | 1    | 1    | 
|collision_donut | (PCIN+(A''*B')')'    | 17     | 0      | -      | -      | 48     | 2    | 1    | -    | -    | -     | 1    | 1    | 
+----------------+----------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+


Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+--------+------+
|      |Cell    |Count |
+------+--------+------+
|1     |CARRY4  |     8|
|2     |DSP48E1 |     6|
|5     |LUT1    |     1|
|6     |LUT2    |    84|
|7     |LUT3    |    96|
|8     |LUT4    |    52|
|9     |LUT5    |   143|
|10    |LUT6    |   159|
|11    |FDRE    |   322|
|12    |FDSE    |    54|
+------+--------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 2760.512 ; gain = 1011.055 ; free physical = 11350 ; free virtual = 18519
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 219 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 2760.512 ; gain = 910.281 ; free physical = 11350 ; free virtual = 18519
Synthesis Optimization Complete : Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 2760.520 ; gain = 1011.055 ; free physical = 11350 ; free virtual = 18519
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2760.520 ; gain = 0.000 ; free physical = 11478 ; free virtual = 18647
INFO: [Netlist 29-17] Analyzing 14 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/shundroid/dynamatic/integration-test/collision_donut/out_0/synth/period_5.000.xdc]
INFO: [Vivado 12-4761] HD.CLK_SRC property is set on port clk. The net connecting to the port drives either clock PIN or hierarchical black box. Use the create_clock constraint to create a clock on this port prior to setting HD.CLK_SRC.  [/home/shundroid/dynamatic/integration-test/collision_donut/out_0/synth/period_5.000.xdc:2]
Finished Parsing XDC File [/home/shundroid/dynamatic/integration-test/collision_donut/out_0/synth/period_5.000.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2816.539 ; gain = 0.000 ; free physical = 11485 ; free virtual = 18655
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete | Checksum: 6d494c74
INFO: [Common 17-83] Releasing license: Synthesis
306 Infos, 272 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:26 ; elapsed = 00:00:26 . Memory (MB): peak = 2816.574 ; gain = 1245.273 ; free physical = 11494 ; free virtual = 18663
INFO: [Common 17-2834] synth_design peak Physical Memory [PSS] (MB): overall = 2270.801; main = 2197.954; forked = 333.312
INFO: [Common 17-2834] synth_design peak Virtual Memory [VSS] (MB): overall = 3623.695; main = 2816.543; forked = 967.992
# report_utilization > /home/shundroid/dynamatic/integration-test/collision_donut/out_0/synth/utilization_post_syn.rpt
# report_timing > /home/shundroid/dynamatic/integration-test/collision_donut/out_0/synth/timing_post_syn.rpt
# opt_design
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7k160t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7k160t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
WARNING: [DRC 23-814] Not all possible (connectivity based) DRCs may have been run because this design is seen as Out of Context.
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:00.68 ; elapsed = 00:00:00.25 . Memory (MB): peak = 3028.961 ; gain = 160.578 ; free physical = 11366 ; free virtual = 18545

Starting Cache Timing Information Task
Ending Cache Timing Information Task | Checksum: 1c4a11ae9

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3028.961 ; gain = 0.000 ; free physical = 11366 ; free virtual = 18545

Starting Logic Optimization Task

Phase 1 Initialization

Phase 1.1 Core Generation And Design Setup
Phase 1.1 Core Generation And Design Setup | Checksum: 1c4a11ae9

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3186.898 ; gain = 0.000 ; free physical = 11140 ; free virtual = 18316

Phase 1.2 Setup Constraints And Sort Netlist
Phase 1.2 Setup Constraints And Sort Netlist | Checksum: 1c4a11ae9

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3186.898 ; gain = 0.000 ; free physical = 11140 ; free virtual = 18316
Phase 1 Initialization | Checksum: 1c4a11ae9

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3186.898 ; gain = 0.000 ; free physical = 11140 ; free virtual = 18316

Phase 2 Timer Update And Timing Data Collection

Phase 2.1 Timer Update
Phase 2.1 Timer Update | Checksum: 1c4a11ae9

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3186.898 ; gain = 0.000 ; free physical = 11140 ; free virtual = 18316

Phase 2.2 Timing Data Collection
Phase 2.2 Timing Data Collection | Checksum: 1c4a11ae9

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3186.898 ; gain = 0.000 ; free physical = 11140 ; free virtual = 18316
Phase 2 Timer Update And Timing Data Collection | Checksum: 1c4a11ae9

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3186.898 ; gain = 0.000 ; free physical = 11140 ; free virtual = 18316

Phase 3 Retarget
INFO: [Opt 31-1851] Number of loadless carry chains removed were: 0
INFO: [Opt 31-1834] Total Chains To Be Transformed Were: 0 AND Number of Transformed insts Created are: 0
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 3 Retarget | Checksum: 1c4a11ae9

Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.03 . Memory (MB): peak = 3186.898 ; gain = 0.000 ; free physical = 11140 ; free virtual = 18316
Retarget | Checksum: 1c4a11ae9
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 4 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 4 Constant propagation | Checksum: 1c4a11ae9

Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.03 . Memory (MB): peak = 3186.898 ; gain = 0.000 ; free physical = 11140 ; free virtual = 18316
Constant propagation | Checksum: 1c4a11ae9
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 5 Sweep
INFO: [Constraints 18-11670] Building netlist checker database with flags, 0x8
Done building netlist checker database: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3186.898 ; gain = 0.000 ; free physical = 11140 ; free virtual = 18316
Phase 5 Sweep | Checksum: 1fe3e48ca

Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.04 . Memory (MB): peak = 3186.898 ; gain = 0.000 ; free physical = 11140 ; free virtual = 18316
Sweep | Checksum: 1fe3e48ca
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 6 BUFG optimization
Phase 6 BUFG optimization | Checksum: 1fe3e48ca

Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.05 . Memory (MB): peak = 3218.914 ; gain = 32.016 ; free physical = 11139 ; free virtual = 18316
BUFG optimization | Checksum: 1fe3e48ca
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 7 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 7 Shift Register Optimization | Checksum: 1fe3e48ca

Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.05 . Memory (MB): peak = 3218.914 ; gain = 32.016 ; free physical = 11139 ; free virtual = 18316
Shift Register Optimization | Checksum: 1fe3e48ca
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 8 Post Processing Netlist
Phase 8 Post Processing Netlist | Checksum: 1fe3e48ca

Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.05 . Memory (MB): peak = 3218.914 ; gain = 32.016 ; free physical = 11139 ; free virtual = 18316
Post Processing Netlist | Checksum: 1fe3e48ca
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells

Phase 9 Finalization

Phase 9.1 Finalizing Design Cores and Updating Shapes
Phase 9.1 Finalizing Design Cores and Updating Shapes | Checksum: 14c209e2b

Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.05 . Memory (MB): peak = 3218.914 ; gain = 32.016 ; free physical = 11139 ; free virtual = 18316

Phase 9.2 Verifying Netlist Connectivity

Starting Connectivity Check Task

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3218.914 ; gain = 0.000 ; free physical = 11139 ; free virtual = 18316
Phase 9.2 Verifying Netlist Connectivity | Checksum: 14c209e2b

Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.06 . Memory (MB): peak = 3218.914 ; gain = 32.016 ; free physical = 11139 ; free virtual = 18316
Phase 9 Finalization | Checksum: 14c209e2b

Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.06 . Memory (MB): peak = 3218.914 ; gain = 32.016 ; free physical = 11139 ; free virtual = 18316
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               0  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               0  |               0  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------


Ending Logic Optimization Task | Checksum: 14c209e2b

Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.06 . Memory (MB): peak = 3218.914 ; gain = 32.016 ; free physical = 11138 ; free virtual = 18314

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 14c209e2b

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3218.914 ; gain = 0.000 ; free physical = 11132 ; free virtual = 18309

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 14c209e2b

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3218.914 ; gain = 0.000 ; free physical = 11132 ; free virtual = 18309

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3218.914 ; gain = 0.000 ; free physical = 11132 ; free virtual = 18309
Ending Netlist Obfuscation Task | Checksum: 14c209e2b

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3218.914 ; gain = 0.000 ; free physical = 11132 ; free virtual = 18309
INFO: [Common 17-83] Releasing license: Implementation
19 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
# place_design
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7k160t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7k160t'
INFO: [Common 17-83] Releasing license: Implementation
INFO: [DRC 23-27] Running DRC with 8 threads
WARNING: [DRC 23-814] Not all possible (connectivity based) DRCs may have been run because this design is seen as Out of Context.
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
WARNING: [DRC 23-814] Not all possible (connectivity based) DRCs may have been run because this design is seen as Out of Context.
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Starting Placer Task

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3218.914 ; gain = 0.000 ; free physical = 11147 ; free virtual = 18323
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 11662c516

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3218.914 ; gain = 0.000 ; free physical = 11147 ; free virtual = 18323
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3218.914 ; gain = 0.000 ; free physical = 11147 ; free virtual = 18323

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 188f85c4e

Time (s): cpu = 00:00:00.28 ; elapsed = 00:00:00.13 . Memory (MB): peak = 3218.914 ; gain = 0.000 ; free physical = 11149 ; free virtual = 18322

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 18d70c602

Time (s): cpu = 00:00:00.55 ; elapsed = 00:00:00.24 . Memory (MB): peak = 3257.957 ; gain = 39.043 ; free physical = 11148 ; free virtual = 18321

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 18d70c602

Time (s): cpu = 00:00:00.55 ; elapsed = 00:00:00.24 . Memory (MB): peak = 3257.957 ; gain = 39.043 ; free physical = 11148 ; free virtual = 18321
Phase 1 Placer Initialization | Checksum: 18d70c602

Time (s): cpu = 00:00:00.56 ; elapsed = 00:00:00.24 . Memory (MB): peak = 3257.957 ; gain = 39.043 ; free physical = 11148 ; free virtual = 18321

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 262b58a05

Time (s): cpu = 00:00:00.67 ; elapsed = 00:00:00.28 . Memory (MB): peak = 3257.957 ; gain = 39.043 ; free physical = 11148 ; free virtual = 18322

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 21c356cc0

Time (s): cpu = 00:00:00.73 ; elapsed = 00:00:00.31 . Memory (MB): peak = 3257.957 ; gain = 39.043 ; free physical = 11160 ; free virtual = 18333

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: 21c356cc0

Time (s): cpu = 00:00:00.74 ; elapsed = 00:00:00.31 . Memory (MB): peak = 3257.957 ; gain = 39.043 ; free physical = 11160 ; free virtual = 18333

Phase 2.4 Global Place Phase1
Phase 2.4 Global Place Phase1 | Checksum: 2e0e6bf50

Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 3265.961 ; gain = 47.047 ; free physical = 11222 ; free virtual = 18396

Phase 2.5 Global Place Phase2

Phase 2.5.1 UpdateTiming Before Physical Synthesis
Phase 2.5.1 UpdateTiming Before Physical Synthesis | Checksum: 30aa32603

Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 3265.961 ; gain = 47.047 ; free physical = 11221 ; free virtual = 18395

Phase 2.5.2 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 0 LUTNM shape to break, 52 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 0, two critical 0, total 0, new lutff created 0
INFO: [Physopt 32-1138] End 1 Pass. Optimized 16 nets or LUTs. Breaked 0 LUT, combined 16 existing LUTs and moved 0 existing LUT
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-1123] No candidate cells found for Shift Register to Pipeline optimization
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-1401] No candidate cells found for Shift Register optimization.
INFO: [Physopt 32-677] No candidate cells for Shift Register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-526] No candidate cells for BRAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3265.961 ; gain = 0.000 ; free physical = 11220 ; free virtual = 18395

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            0  |             16  |                    16  |           0  |           1  |  00:00:00  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            0  |             16  |                    16  |           0  |           9  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.5.2 Physical Synthesis In Placer | Checksum: 2f3f81e16

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 3265.961 ; gain = 47.047 ; free physical = 11225 ; free virtual = 18399
Phase 2.5 Global Place Phase2 | Checksum: 27a9593b0

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 3265.961 ; gain = 47.047 ; free physical = 11225 ; free virtual = 18399
Phase 2 Global Placement | Checksum: 27a9593b0

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 3265.961 ; gain = 47.047 ; free physical = 11225 ; free virtual = 18399

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 344fc0074

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 3265.961 ; gain = 47.047 ; free physical = 11214 ; free virtual = 18388

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 202671bf1

Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 3265.961 ; gain = 47.047 ; free physical = 11212 ; free virtual = 18386

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 1ce295f65

Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 3265.961 ; gain = 47.047 ; free physical = 11212 ; free virtual = 18386

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 279594fd0

Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 3265.961 ; gain = 47.047 ; free physical = 11212 ; free virtual = 18386

Phase 3.5 Fast Optimization
Phase 3.5 Fast Optimization | Checksum: 21f1eb4dd

Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 3265.961 ; gain = 47.047 ; free physical = 11213 ; free virtual = 18387

Phase 3.6 Small Shape Detail Placement
Phase 3.6 Small Shape Detail Placement | Checksum: 2ae9c738b

Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 3265.961 ; gain = 47.047 ; free physical = 11210 ; free virtual = 18385

Phase 3.7 Re-assign LUT pins
Phase 3.7 Re-assign LUT pins | Checksum: 335520037

Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 3265.961 ; gain = 47.047 ; free physical = 11207 ; free virtual = 18381

Phase 3.8 Pipeline Register Optimization
Phase 3.8 Pipeline Register Optimization | Checksum: 25939895b

Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 3265.961 ; gain = 47.047 ; free physical = 11206 ; free virtual = 18381
Phase 3 Detail Placement | Checksum: 25939895b

Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 3265.961 ; gain = 47.047 ; free physical = 11206 ; free virtual = 18381

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 1ee3cd138

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.424 | TNS=-27.972 |
Phase 1 Physical Synthesis Initialization | Checksum: 9b4e8099

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3265.961 ; gain = 0.000 ; free physical = 11206 ; free virtual = 18380
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to netlist editing failed: 0.
Ending Physical Synthesis Task | Checksum: 1dea0be67

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3265.961 ; gain = 0.000 ; free physical = 11206 ; free virtual = 18380
Phase 4.1.1.1 BUFG Insertion | Checksum: 1ee3cd138

Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 3265.961 ; gain = 47.047 ; free physical = 11206 ; free virtual = 18380

Phase 4.1.1.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=0.441. For the most accurate timing information please run report_timing.
Phase 4.1.1.2 Post Placement Timing Optimization | Checksum: 1775716c7

Time (s): cpu = 00:00:14 ; elapsed = 00:00:10 . Memory (MB): peak = 3265.961 ; gain = 47.047 ; free physical = 11023 ; free virtual = 18204

Time (s): cpu = 00:00:14 ; elapsed = 00:00:10 . Memory (MB): peak = 3265.961 ; gain = 47.047 ; free physical = 11023 ; free virtual = 18204
Phase 4.1 Post Commit Optimization | Checksum: 1775716c7

Time (s): cpu = 00:00:14 ; elapsed = 00:00:10 . Memory (MB): peak = 3265.961 ; gain = 47.047 ; free physical = 11023 ; free virtual = 18204

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 1775716c7

Time (s): cpu = 00:00:14 ; elapsed = 00:00:10 . Memory (MB): peak = 3265.961 ; gain = 47.047 ; free physical = 11023 ; free virtual = 18204

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                1x1|                1x1|
|___________|___________________|___________________|
|      South|                1x1|                2x2|
|___________|___________________|___________________|
|       East|                1x1|                1x1|
|___________|___________________|___________________|
|       West|                1x1|                1x1|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 1775716c7

Time (s): cpu = 00:00:14 ; elapsed = 00:00:10 . Memory (MB): peak = 3265.961 ; gain = 47.047 ; free physical = 11023 ; free virtual = 18204
Phase 4.3 Placer Reporting | Checksum: 1775716c7

Time (s): cpu = 00:00:14 ; elapsed = 00:00:10 . Memory (MB): peak = 3265.961 ; gain = 47.047 ; free physical = 11023 ; free virtual = 18204

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3265.961 ; gain = 0.000 ; free physical = 11023 ; free virtual = 18204

Time (s): cpu = 00:00:14 ; elapsed = 00:00:10 . Memory (MB): peak = 3265.961 ; gain = 47.047 ; free physical = 11023 ; free virtual = 18204
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 23f13806e

Time (s): cpu = 00:00:14 ; elapsed = 00:00:10 . Memory (MB): peak = 3265.961 ; gain = 47.047 ; free physical = 11023 ; free virtual = 18204
Ending Placer Task | Checksum: 1c5b3e787

Time (s): cpu = 00:00:14 ; elapsed = 00:00:10 . Memory (MB): peak = 3265.961 ; gain = 47.047 ; free physical = 11023 ; free virtual = 18204
37 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:16 ; elapsed = 00:00:11 . Memory (MB): peak = 3265.961 ; gain = 47.047 ; free physical = 11023 ; free virtual = 18204
# phys_opt_design
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7k160t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7k160t'

Starting Initial Update Timing Task

Time (s): cpu = 00:00:00.1 ; elapsed = 00:00:00.05 . Memory (MB): peak = 3265.961 ; gain = 0.000 ; free physical = 11023 ; free virtual = 18204
INFO: [Vivado_Tcl 4-2279] Estimated Timing Summary | WNS= 0.473 | TNS= 0.000 | 
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.000 ns. All physical synthesis setup optimizations will be skipped.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
5 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
# route_design
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7k160t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7k160t'


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: 3cbc6e05 ConstDB: 0 ShapeSum: e7f32545 RouteDB: a104543d
WARNING: [Route 35-198] Port "x_end_ready" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "x_end_ready". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "rst" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "rst". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "y_end_ready" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "y_end_ready". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "y_start_valid" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "y_start_valid". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "x_start_valid" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "x_start_valid". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "x_loadData[13]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "x_loadData[13]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "x_loadData[12]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "x_loadData[12]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "x_loadData[15]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "x_loadData[15]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "x_loadData[14]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "x_loadData[14]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "x_loadData[11]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "x_loadData[11]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "x_loadData[10]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "x_loadData[10]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "y_loadData[13]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "y_loadData[13]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "y_loadData[12]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "y_loadData[12]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "y_loadData[9]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "y_loadData[9]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "y_loadData[8]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "y_loadData[8]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "y_loadData[15]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "y_loadData[15]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "y_loadData[14]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "y_loadData[14]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "y_loadData[11]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "y_loadData[11]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "y_loadData[10]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "y_loadData[10]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "x_loadData[29]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "x_loadData[29]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "x_loadData[28]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "x_loadData[28]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "out0_ready" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "out0_ready". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "x_loadData[9]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "x_loadData[9]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "x_loadData[8]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "x_loadData[8]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "start_valid" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "start_valid". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "end_ready" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "end_ready". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "x_loadData[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "x_loadData[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "x_loadData[17]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "x_loadData[17]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "x_loadData[16]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "x_loadData[16]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "x_loadData[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "x_loadData[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "x_loadData[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "x_loadData[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "x_loadData[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "x_loadData[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "x_loadData[27]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "x_loadData[27]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "x_loadData[26]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "x_loadData[26]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "y_loadData[17]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "y_loadData[17]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "y_loadData[16]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "y_loadData[16]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "x_loadData[25]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "x_loadData[25]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "x_loadData[22]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "x_loadData[22]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "y_loadData[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "y_loadData[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "y_loadData[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "y_loadData[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "x_loadData[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "x_loadData[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "x_loadData[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "x_loadData[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "y_loadData[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "y_loadData[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "y_loadData[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "y_loadData[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "y_loadData[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "y_loadData[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "y_loadData[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "y_loadData[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "x_loadData[23]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "x_loadData[23]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "x_loadData[24]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "x_loadData[24]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "x_loadData[19]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "x_loadData[19]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "x_loadData[18]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "x_loadData[18]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "y_loadData[29]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "y_loadData[29]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "y_loadData[28]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "y_loadData[28]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "y_loadData[27]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "y_loadData[27]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "y_loadData[26]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "y_loadData[26]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "x_loadData[30]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "x_loadData[30]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "y_loadData[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "y_loadData[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "y_loadData[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "y_loadData[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "x_loadData[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "x_loadData[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "x_loadData[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "x_loadData[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "y_loadData[19]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "y_loadData[19]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "y_loadData[18]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "y_loadData[18]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "y_loadData[31]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "y_loadData[31]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "y_loadData[30]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "y_loadData[30]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "x_loadData[31]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "x_loadData[31]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "x_loadData[21]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "x_loadData[21]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "x_loadData[20]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "x_loadData[20]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "y_loadData[21]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "y_loadData[21]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "y_loadData[25]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "y_loadData[25]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "y_loadData[24]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "y_loadData[24]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "y_loadData[20]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "y_loadData[20]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "y_loadData[23]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "y_loadData[23]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "y_loadData[22]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "y_loadData[22]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Constraints 18-8777] Unable to split tiles. All required files are not available.
Post Restoration Checksum: NetGraph: 2793f5f8 | NumContArr: 13c47cd6 | Constraints: c2a8fa9d | Timing: c2a8fa9d
Phase 1 Build RT Design | Checksum: 1c0aa6808

Time (s): cpu = 00:00:14 ; elapsed = 00:00:09 . Memory (MB): peak = 3265.961 ; gain = 0.000 ; free physical = 10991 ; free virtual = 18181

Phase 2 Router Initialization

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 1c0aa6808

Time (s): cpu = 00:00:14 ; elapsed = 00:00:09 . Memory (MB): peak = 3265.961 ; gain = 0.000 ; free physical = 10991 ; free virtual = 18181

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 1c0aa6808

Time (s): cpu = 00:00:14 ; elapsed = 00:00:09 . Memory (MB): peak = 3265.961 ; gain = 0.000 ; free physical = 10991 ; free virtual = 18181
 Number of Nodes with overlaps = 0

Phase 2.3 Update Timing
Phase 2.3 Update Timing | Checksum: 1d9c251b9

Time (s): cpu = 00:00:15 ; elapsed = 00:00:10 . Memory (MB): peak = 3265.961 ; gain = 0.000 ; free physical = 10977 ; free virtual = 18167
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.671  | TNS=0.000  | WHS=-0.117 | THS=-6.646 |


Phase 2.4 Soft Constraint Pins - Fast Budgeting
Phase 2.4 Soft Constraint Pins - Fast Budgeting | Checksum: 1de34f3f2

Time (s): cpu = 00:00:15 ; elapsed = 00:00:10 . Memory (MB): peak = 3265.961 ; gain = 0.000 ; free physical = 10977 ; free virtual = 18167

Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 1057
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 1057
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 2 Router Initialization | Checksum: 1de34f3f2

Time (s): cpu = 00:00:16 ; elapsed = 00:00:10 . Memory (MB): peak = 3265.961 ; gain = 0.000 ; free physical = 10977 ; free virtual = 18167

Phase 3 Global Routing
Phase 3 Global Routing | Checksum: 1de34f3f2

Time (s): cpu = 00:00:16 ; elapsed = 00:00:10 . Memory (MB): peak = 3265.961 ; gain = 0.000 ; free physical = 10977 ; free virtual = 18167

Phase 4 Initial Routing

Phase 4.1 Initial Net Routing Pass
Phase 4.1 Initial Net Routing Pass | Checksum: 21e9404f9

Time (s): cpu = 00:00:16 ; elapsed = 00:00:10 . Memory (MB): peak = 3265.961 ; gain = 0.000 ; free physical = 10977 ; free virtual = 18167
Phase 4 Initial Routing | Checksum: 21e9404f9

Time (s): cpu = 00:00:16 ; elapsed = 00:00:10 . Memory (MB): peak = 3265.961 ; gain = 0.000 ; free physical = 10977 ; free virtual = 18167

Phase 5 Rip-up And Reroute

Phase 5.1 Global Iteration 0
 Number of Nodes with overlaps = 167
 Number of Nodes with overlaps = 64
 Number of Nodes with overlaps = 31
 Number of Nodes with overlaps = 18
 Number of Nodes with overlaps = 9
 Number of Nodes with overlaps = 8
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.383  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 5.1 Global Iteration 0 | Checksum: 1e674e709

Time (s): cpu = 00:00:17 ; elapsed = 00:00:11 . Memory (MB): peak = 3265.961 ; gain = 0.000 ; free physical = 10994 ; free virtual = 18170
Phase 5 Rip-up And Reroute | Checksum: 1e674e709

Time (s): cpu = 00:00:17 ; elapsed = 00:00:11 . Memory (MB): peak = 3265.961 ; gain = 0.000 ; free physical = 10994 ; free virtual = 18170

Phase 6 Delay and Skew Optimization

Phase 6.1 Delay CleanUp
Phase 6.1 Delay CleanUp | Checksum: 1e674e709

Time (s): cpu = 00:00:17 ; elapsed = 00:00:11 . Memory (MB): peak = 3265.961 ; gain = 0.000 ; free physical = 10994 ; free virtual = 18170

Phase 6.2 Clock Skew Optimization
Phase 6.2 Clock Skew Optimization | Checksum: 1e674e709

Time (s): cpu = 00:00:17 ; elapsed = 00:00:11 . Memory (MB): peak = 3265.961 ; gain = 0.000 ; free physical = 10994 ; free virtual = 18170
Phase 6 Delay and Skew Optimization | Checksum: 1e674e709

Time (s): cpu = 00:00:17 ; elapsed = 00:00:11 . Memory (MB): peak = 3265.961 ; gain = 0.000 ; free physical = 10994 ; free virtual = 18170

Phase 7 Post Hold Fix

Phase 7.1 Hold Fix Iter
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.490  | TNS=0.000  | WHS=0.094  | THS=0.000  |

Phase 7.1 Hold Fix Iter | Checksum: 1fff9d340

Time (s): cpu = 00:00:17 ; elapsed = 00:00:11 . Memory (MB): peak = 3265.961 ; gain = 0.000 ; free physical = 10994 ; free virtual = 18170
Phase 7 Post Hold Fix | Checksum: 1fff9d340

Time (s): cpu = 00:00:17 ; elapsed = 00:00:11 . Memory (MB): peak = 3265.961 ; gain = 0.000 ; free physical = 10994 ; free virtual = 18170

Phase 8 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.0800104 %
  Global Horizontal Routing Utilization  = 0.10584 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 8 Route finalize | Checksum: 1fff9d340

Time (s): cpu = 00:00:17 ; elapsed = 00:00:11 . Memory (MB): peak = 3265.961 ; gain = 0.000 ; free physical = 10993 ; free virtual = 18170

Phase 9 Verifying routed nets

 Verification completed successfully
Phase 9 Verifying routed nets | Checksum: 1fff9d340

Time (s): cpu = 00:00:17 ; elapsed = 00:00:11 . Memory (MB): peak = 3265.961 ; gain = 0.000 ; free physical = 10993 ; free virtual = 18170

Phase 10 Depositing Routes
Phase 10 Depositing Routes | Checksum: 27b9ad0f4

Time (s): cpu = 00:00:17 ; elapsed = 00:00:11 . Memory (MB): peak = 3265.961 ; gain = 0.000 ; free physical = 10993 ; free virtual = 18170

Phase 11 Post Process Routing
Phase 11 Post Process Routing | Checksum: 27b9ad0f4

Time (s): cpu = 00:00:17 ; elapsed = 00:00:11 . Memory (MB): peak = 3265.961 ; gain = 0.000 ; free physical = 10993 ; free virtual = 18170

Phase 12 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=0.490  | TNS=0.000  | WHS=0.094  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 12 Post Router Timing | Checksum: 27b9ad0f4

Time (s): cpu = 00:00:17 ; elapsed = 00:00:11 . Memory (MB): peak = 3265.961 ; gain = 0.000 ; free physical = 10993 ; free virtual = 18170
Total Elapsed time in route_design: 10.67 secs

Phase 13 Post-Route Event Processing
Phase 13 Post-Route Event Processing | Checksum: 1ac9a654b

Time (s): cpu = 00:00:17 ; elapsed = 00:00:11 . Memory (MB): peak = 3265.961 ; gain = 0.000 ; free physical = 10993 ; free virtual = 18170
INFO: [Route 35-16] Router Completed Successfully
Ending Routing Task | Checksum: 1ac9a654b

Time (s): cpu = 00:00:17 ; elapsed = 00:00:11 . Memory (MB): peak = 3265.961 ; gain = 0.000 ; free physical = 10993 ; free virtual = 18170

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
9 Infos, 73 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:17 ; elapsed = 00:00:11 . Memory (MB): peak = 3265.961 ; gain = 0.000 ; free physical = 10993 ; free virtual = 18170
# phys_opt_design
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7k160t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7k160t'
INFO: [Vivado_Tcl 4-241] Physical synthesis in post route mode 

Starting Initial Update Timing Task

Time (s): cpu = 00:00:00.1 ; elapsed = 00:00:00.04 . Memory (MB): peak = 3265.961 ; gain = 0.000 ; free physical = 10993 ; free virtual = 18169
INFO: [Vivado_Tcl 4-2279] Estimated Timing Summary | WNS= 0.491 | TNS= 0.000 | 
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.000 ns. All physical synthesis setup optimizations will be skipped.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
6 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
# report_utilization > /home/shundroid/dynamatic/integration-test/collision_donut/out_0/synth/utilization_post_pr.rpt
# report_timing > /home/shundroid/dynamatic/integration-test/collision_donut/out_0/synth/timing_post_pr.rpt
# write_checkpoint -force /home/shundroid/dynamatic/integration-test/collision_donut/out_0/synth/impl.dcp
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3265.961 ; gain = 0.000 ; free physical = 10984 ; free virtual = 18160
Wrote PlaceDB: Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.03 . Memory (MB): peak = 3265.961 ; gain = 0.000 ; free physical = 10983 ; free virtual = 18160
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3265.961 ; gain = 0.000 ; free physical = 10983 ; free virtual = 18160
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3265.961 ; gain = 0.000 ; free physical = 10983 ; free virtual = 18160
Wrote Netlist Cache: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3265.961 ; gain = 0.000 ; free physical = 10983 ; free virtual = 18160
Wrote Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3265.961 ; gain = 0.000 ; free physical = 10983 ; free virtual = 18160
Write Physdb Complete: Time (s): cpu = 00:00:00.12 ; elapsed = 00:00:00.04 . Memory (MB): peak = 3265.961 ; gain = 0.000 ; free physical = 10983 ; free virtual = 18160
INFO: [Common 17-1381] The checkpoint '/home/shundroid/dynamatic/integration-test/collision_donut/out_0/synth/impl.dcp' has been generated.
# set outFile [open "/home/shundroid/dynamatic/integration-test/collision_donut/out_0/synth/primitive_counts.txt" w]
# proc count_primitives {cells outFile} {
#     set primitive_counts {}
#     set total_primitive_counts 0
#     foreach cell $cells {
#         if {[get_property IS_PRIMITIVE $cell]} {
#             set group [get_property PRIMITIVE_GROUP $cell]
#             if {[dict exists $primitive_counts $group]} {
#                 dict incr $primitive_counts $group
#             } else {
#                 dict set $primitive_counts $group 1
#             }
#         } else {
#             puts "not primitive cell: $cell"
#         }
#         incr total_primitive_counts [get_property PRIMITIVE_COUNT $cell]
#     }
#     puts $outFile "Total Primitive Count: $total_primitive_counts"
#     puts $outFile $primitive_counts
#     return $primitive_counts
# }
# puts $outFile "All Primitives:"
# count_primitives [get_cells -leaf] $outFile
# puts $outFile "Spec*:"
WARNING: [Vivado 12-180] No cells matched 'spec*'.
# count_primitives [get_cells spec* -leaf] $outFile
# puts $outFile "Buffers:"
# count_primitives [get_cells buffer* -leaf] $outFile
# puts $outFile "Others:"
# count_primitives [get_cells -leaf -filter {NAME !~ "buffer*" && NAME !~ "spec*"}] $outFile
# close $outFile
# exit
INFO: [Common 17-206] Exiting Vivado at Mon Sep 15 00:32:19 2025...
