[
  {
    "class":"firrtl.transforms.CombinationalPath",
    "sink":"~Vector0|Vector0>io_o2",
    "sources":[
      "~Vector0|Vector0>io_vec"
    ]
  },
  {
    "class":"firrtl.transforms.CombinationalPath",
    "sink":"~Vector0|Vector0>io_outv",
    "sources":[
      "~Vector0|Vector0>io_vec"
    ]
  },
  {
    "class":"firrtl.transforms.CombinationalPath",
    "sink":"~Vector0|Vector0>io_o1",
    "sources":[
      "~Vector0|Vector0>io_vec"
    ]
  },
  {
    "class":"firrtl.transforms.CombinationalPath",
    "sink":"~Vector0|Vector0>io_o0",
    "sources":[
      "~Vector0|Vector0>io_vec"
    ]
  },
  {
    "class":"firrtl.EmitCircuitAnnotation",
    "emitter":"firrtl.VerilogEmitter"
  },
  {
    "class":"firrtl.transforms.BlackBoxTargetDirAnno",
    "targetDir":"vout"
  }
]