<root><simulation><result_generated_time />2023-05-17 19:07:39<layer><layer_spec />{'B': 1, 'K': 24, 'C': 256, 'OY': 3, 'OX': 3, 'IY': 3, 'IX': 3, 'FY': 1, 'FX': 1, 'SY': 1, 'SX': 1, 'SFY': 1, 'SFX': 1, 'G': 1}<im2col_enable />False<total_MAC_operation />55296<total_data_size_element />{'W': 6144, 'I': 2304, 'O': 216}<total_data_reuse />{'W': 9, 'I': 24.0, 'O': 256}</layer><search_engine><mem_hierarchy_search><mode />fixed<mem_scheme_index />1/1</mem_hierarchy_search><spatial_mapping_search><mode />hint-driven search<spatial_mapping_hint_list />[[{'Col': ['K_2', 'OY_15']}, {'Row': ['C_8', 'K_2', 'OY_2']}]]<unrolling_scheme_index />1/1</spatial_mapping_search><temporal_mapping_search><mode />loma search<valid_temporal_mapping_found />8</temporal_mapping_search></search_engine><hw_spec><PE_array><precision_bit />{'W': 8, 'I': 8, 'O_partial': 8, 'O_final': 8}<MAC_array_size />{'Col': 32, 'Row': 32}</PE_array><memory_hierarchy><mem_name_in_the_hierarchy><W />['spad_32byte', 'buffer_2Mbyte', 'sram_big']<I />['spad_32byte', 'buffer_2Mbyte', 'sram_big']<O />['spad_32byte', 'buffer_2Mbyte', 'sram_big']</mem_name_in_the_hierarchy><mem_size_bit />{'W': [512, 33554432, 34359738368], 'I': [512, 33554432, 34359738368], 'O': [512, 33554432, 34359738368]}<mem_bw_bit_per_cycle_or_mem_wordlength />{'W': [[64, 64], [512, 512], [2048, 2048]], 'I': [[64, 64], [512, 512], [2048, 2048]], 'O': [[64, 64], [512, 512], [2048, 2048]]}<mem_access_energy_per_word />{'W': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]], 'I': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]], 'O': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]]}<mem_type />{'W': ['dp_sb', 'dp_db', 'dp_sb'], 'I': ['dp_sb', 'dp_db', 'dp_sb'], 'O': ['dp_sb', 'dp_db', 'dp_sb']}<mem_share />{0: [('W', 'buffer_2Mbyte'), ('I', 'buffer_2Mbyte'), ('O', 'buffer_2Mbyte')], 1: [('W', 'sram_big'), ('I', 'sram_big'), ('O', 'sram_big')]}<mem_area_single_module />{'W': [0.000693826, 27.0113, 93.2871], 'I': [0.000693826, 27.0113, 93.2871], 'O': [0.000693826, 27.0113, 93.2871]}<mem_unroll />{'W': [64, 1, 1], 'I': [18, 1, 1], 'O': [288, 1, 1]}</memory_hierarchy></hw_spec><results><basic_info><spatial_unrolling><W />[[[('OY', 3)], [('OY', 3)]], [[('K', 8)], [('C', 2), ('K', 4)]], [], []]<I />[[[('K', 8)], [('K', 4)]], [[('OY', 3)], [('C', 2), ('OY', 3)]], [], []]<O />[[[], [('C', 2)]], [[('K', 8), ('OY', 3)], [('K', 4), ('OY', 3)]], [], []]<greedy_mapping />False</spatial_unrolling><temporal_mapping><W />[[('C', 2)], [('C', 64), ('OX', 3)], []]<I />[[('C', 2)], [('C', 64), ('OX', 3)], []]<O />[[('C', 2), ('C', 64)], [('OX', 3)], []]<fully_PE_level_output_stationary />True</temporal_mapping><data_reuse />{'W': [9.0, 1, 3, 1], 'I': [32.0, 1.0, 1.0, 1.0], 'O': [2.0, 128, 1, 1]}<I_pr_diagonally_broadcast_or_fifo_effect />'I': [False, False, False, False]<used_mem_size_bit />{'W': [16, 65536, 65536], 'I': [16, 55296, 55296], 'O': [8, 6912, 6912], 'O_partial': [8, 0, 0], 'O_final': [0, 6912, 6912]}<actual_mem_utilization_individual />{'W': [0.03, 0.0, 0.0], 'I': [0.03, 0.0, 0.0], 'O': [0.02, 0.0, 0.0]}<actual_mem_utilization_shared />{'W': [0.03, 0.0, 0.0], 'I': [0.03, 0.0, 0.0], 'O': [0.02, 0.0, 0.0]}<effective_mem_size_bit />{'W': [8, 65536, 65536], 'I': [8, 55296, 55296], 'O': [8, 2304, 6912], 'O_partial': [8, 0, 0], 'O_final': [0, 2304, 6912]}<total_unit_count />{'W': [576, 64, 1, 1], 'I': [576, 18, 1, 1], 'O': [576, 288, 1, 1]}<unique_unit_count />{'W': [64, 64, 1, 1], 'I': [18, 18, 1, 1], 'O': [288, 288, 1, 1]}<duplicate_unit_count />{'W': [9.0, 1.0, 1.0, 1.0], 'I': [32.0, 1.0, 1.0, 1.0], 'O': [2.0, 1.0, 1.0, 1.0]}<mem_access_count_elem><W />[[18432, 18432], [18432, 6144], [6144, 0]]<I />[[2304, 2304], [2304, 2304], [2304, 0]]<O />[[(27432, 27648), (216, 0)], [(0, 216), (216, 0)], [(0, 216), (0, 0)]]<O_partial />[[(27432, 27648), (0, 0)], [(0, 0), (0, 0)], [(0, 0), (0, 0)]]<O_final />[[(0, 0), (216, 0)], [(0, 216), (216, 0)], [(0, 216), (0, 0)]]</mem_access_count_elem><mem_access_count_word><W />[[2304, 2304], [288, 96], [24, 0]]<I />[[288, 288], [36, 36], [9, 0]]<O />[[(3429, 3456), (27, 0)], [(0, 3), (3, 0)], [(0, 1), (0, 0)]]<O_partial />[([3429, 3456], [0, 0]), ([0, 0], [0, 0]), ([0, 0], [0, 0])]<O_final />[([0, 0], [27, 0]), ([0, 3], [3, 0]), ([0, 1], [0, 0])]</mem_access_count_word><mac_count><active />55296<idle />43008</mac_count></basic_info><energy><total_energy />123123.8<mem_energy_breakdown><W />[1.6, 39.2, 32.0]<I />[0.2, 7.1, 12.0]<O />[2.4, 0.7, 1.1]</mem_energy_breakdown><MAC_energy><active_MAC />120877.1<idle_MAC />2150.4<total />123027.5</MAC_energy></energy><performance><mac_array_utilization><utilization_with_data_loading />0.2667<utilization_without_data_loading />0.377<utilization_spatial />0.5625<utilization_temporal_with_data_loading />0.4741<mac_utilize_temporal_without_data_loading />0.6702</mac_array_utilization><latency><latency_cycle_with_data_loading />810<latency_cycle_without_data_loading />573<ideal_computing_cycle />384<data_loading><load_cycle_total />237<load_cycle_individual />{'W': [2, 128, 0], 'I': [1, 108, 0]}<load_cycle_combined />{'W': 128, 'I': 108}</data_loading><mem_stalling><mem_stall_cycle_total />189<mem_stall_cycle_individual />{'W': [[-383], [-382, 0], [-384, -384]], 'I': [[-383], [-382, -191], [-384, -384]], 'O': [[-384], [-384, -372], [-370, -381]]}<mem_stall_cycle_shared />{'W': [[-383], [-382, 189], [0, 0]], 'I': [[-383], [-382, 189], [0, 0]], 'O': [[-384], [-384, -372], [-370, -381]]}<latency_deep_analysis><data_size_each_level_unrolled />{'W': [16, 65536, 65536], 'I': [16, 55296, 55296], 'O': [8, 6912, 6912], 'O_partial': [8, 0, 0], 'O_final': [0, 6912, 6912]}<data_size_each_level_total />{'W': [1024, 65536, 65536], 'I': [288, 55296, 55296], 'O': [2304, 6912, 6912]}<loop_cycles_each_level />{'W': [2, 384, 384], 'I': [2, 384, 384], 'O': [128, 384, 384]}<top_ir_loop_size />{'W': [1, 3, 1], 'I': [1, 1, 1], 'O': [128, 1, 1]}<req_aver_mem_bw />{'W': [[8.0, 8.0], [512.0, 170.7], [170.7, 170.7]], 'I': [[8.0, 8.0], [144.0, 144.0], [144.0, 144.0]], 'O': [[8.0, 0.1], [18.0, 18.0], [18.0, 18.0]]}<req_inst_mem_bw />{'W': [[8.0, 8.0], [512.0, 512.0], [512.0, 170.7]], 'I': [[8.0, 8.0], [144.0, 144.0], [144.0, 144.0]], 'O': [[8.0, 8.0], [2304.0, 18.0], [18.0, 18.0]]}<req_mem_bw_bit_per_cycle_individual />{'W': [[8.0, 8.0], [512.0, 170.7], [170.7, 0]], 'I': [[8.0, 8.0], [144.0, 144.0], [144.0, 0]], 'O': [[8.0, 0.1], [18.0, 18.0], [18.0, 0]]}<req_mem_bw_bit_per_cycle_shared />{'W': [[8.0, 8.0], [674.0, 332.7], [314.7, 18.0]], 'I': [[8.0, 8.0], [674.0, 332.7], [314.7, 18.0]], 'O': [[8.0, 0.1], [674.0, 332.7], [314.7, 18.0]]}<output_distinguish />[('psum', 'fsum'), ('fsum', 'fsum'), ('fsum', 'fsum')]<mem_bw_requirement_meet />{'W': [[True, True], [False, True], [True, True]], 'I': [[True, True], [False, True], [True, True]], 'O': [[True, True], [False, True], [True, True]]}<trans_time_ideal />{'W': [[1, 1, 384], [2, 2, 192], [384, 384, 1]], 'I': [[1, 1, 384], [2, 2, 192], [384, 384, 1]], 'O': [[1, 1, 384], [128, 128, 3], [384, 384, 1]]}<trans_time_real />{'W': [[0, 1, 384], [[0, 2, 192], [2, 2, 192]], [[128, 384, 1], [32, 384, 1]]], 'I': [[0, 1, 384], [[0, 2, 192], [1, 2, 192]], [[108, 384, 1], [27, 384, 1]]], 'O': [[0, 1, 384], [[0, 128, 3], [4, 128, 3]], [[14, 384, 1], [3, 384, 1]]]}<single_stall_cycle />{'W': [[-1], [-2, 0], [-256, -352]], 'I': [[-1], [-2, -1], [-276, -357]], 'O': [[-1], [-128, -124], [-370, -381]]}<single_stall_count />{'W': [383, 191, 0], 'I': [383, 191, 0], 'O': [384, 3, 1]}<mem_compute_overlap_cc_for_shared_mem />{0: {'W': [382, 0], 'I': [191, 0], 'O': [12, 14]}, 1: {'W': [0, 0], 'I': [0, 0], 'O': [14, 0]}}<mem_compute_overlap_stall_for_shared_mem_LH />{0: [[189, -384], [-372, -370]], 1: [[-384, -384], [-370, -384]]}</latency_deep_analysis></mem_stalling></latency></performance><area><total_area />120.8<mem_area />120.6<mem_area_percentage />99.8 %</area></results><elapsed_time_second />0</simulation></root>