$date
	Mon Oct 17 21:21:55 2016
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module testshiftregister $end
$var wire 8 ! parallelDataOut [7:0] $end
$var wire 1 " serialDataOut $end
$var reg 1 # clk $end
$var reg 8 $ parallelDataIn [7:0] $end
$var reg 1 % parallelLoad $end
$var reg 1 & peripheralClkEdge $end
$var reg 1 ' serialDataIn $end
$scope module dut $end
$var wire 1 ( clk $end
$var wire 8 ) parallelDataIn [7:0] $end
$var wire 8 * parallelDataOut [7:0] $end
$var wire 1 + parallelLoad $end
$var wire 1 , peripheralClkEdge $end
$var wire 1 - serialDataIn $end
$var wire 1 " serialDataOut $end
$var reg 8 . shiftregistermem [7:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
bx .
1-
0,
0+
bx *
b11110000 )
0(
1'
0&
0%
b11110000 $
0#
x"
bx !
$end
#2000
1#
1(
#22000
bx1 .
bx1 !
bx1 *
1&
1,
#24000
0#
0(
#26000
1%
1+
#44000
0&
0,
#46000
1"
b11110000 .
b11110000 !
b11110000 *
1#
1(
#66000
1&
1,
#68000
0#
0(
#88000
0&
0,
#90000
1#
1(
#110000
1&
1,
#112000
0#
0(
#132000
0&
0,
#134000
1#
1(
#154000
1&
1,
#156000
0#
0(
