#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:47 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Thu Feb 17 13:09:38 2022
# Process ID: 7336
# Current directory: /home/anubhav/workspace/neural_net/neural_net/neural_net.runs/impl_1
# Command line: vivado -log design_1_wrapper.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source design_1_wrapper.tcl -notrace
# Log file: /home/anubhav/workspace/neural_net/neural_net/neural_net.runs/impl_1/design_1_wrapper.vdi
# Journal file: /home/anubhav/workspace/neural_net/neural_net/neural_net.runs/impl_1/vivado.jou
#-----------------------------------------------------------
source design_1_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/anubhav/workspace/ip_repo'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2020.2/data/ip'.
Command: link_design -top design_1_wrapper -part xc7z020clg400-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Project 1-454] Reading design checkpoint '/home/anubhav/workspace/neural_net/neural_net/neural_net.gen/sources_1/bd/design_1/ip/design_1_axi_bram_ctrl_0_0/design_1_axi_bram_ctrl_0_0.dcp' for cell 'design_1_i/axi_bram_ctrl_0'
INFO: [Project 1-454] Reading design checkpoint '/home/anubhav/workspace/neural_net/neural_net/neural_net.gen/sources_1/bd/design_1/ip/design_1_axi_bram_ctrl_0_bram_0/design_1_axi_bram_ctrl_0_bram_0.dcp' for cell 'design_1_i/axi_bram_ctrl_0_bram'
INFO: [Project 1-454] Reading design checkpoint '/home/anubhav/workspace/neural_net/neural_net/neural_net.gen/sources_1/bd/design_1/ip/design_1_backward_fcc_0_2/design_1_backward_fcc_0_2.dcp' for cell 'design_1_i/backward_fcc_0'
INFO: [Project 1-454] Reading design checkpoint '/home/anubhav/workspace/neural_net/neural_net/neural_net.gen/sources_1/bd/design_1/ip/design_1_forward_fcc_0_8/design_1_forward_fcc_0_8.dcp' for cell 'design_1_i/forward_fcc_0'
INFO: [Project 1-454] Reading design checkpoint '/home/anubhav/workspace/neural_net/neural_net/neural_net.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.dcp' for cell 'design_1_i/processing_system7_0'
INFO: [Project 1-454] Reading design checkpoint '/home/anubhav/workspace/neural_net/neural_net/neural_net.gen/sources_1/bd/design_1/ip/design_1_rst_ps7_0_100M_13/design_1_rst_ps7_0_100M_13.dcp' for cell 'design_1_i/rst_ps7_0_100M'
INFO: [Project 1-454] Reading design checkpoint '/home/anubhav/workspace/neural_net/neural_net/neural_net.gen/sources_1/bd/design_1/ip/design_1_s01_mmu_0/design_1_s01_mmu_0.dcp' for cell 'design_1_i/ps7_0_axi_periph/s01_mmu'
INFO: [Project 1-454] Reading design checkpoint '/home/anubhav/workspace/neural_net/neural_net/neural_net.gen/sources_1/bd/design_1/ip/design_1_s02_mmu_0/design_1_s02_mmu_0.dcp' for cell 'design_1_i/ps7_0_axi_periph/s02_mmu'
INFO: [Project 1-454] Reading design checkpoint '/home/anubhav/workspace/neural_net/neural_net/neural_net.gen/sources_1/bd/design_1/ip/design_1_xbar_0/design_1_xbar_0.dcp' for cell 'design_1_i/ps7_0_axi_periph/xbar'
INFO: [Project 1-454] Reading design checkpoint '/home/anubhav/workspace/neural_net/neural_net/neural_net.gen/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0.dcp' for cell 'design_1_i/ps7_0_axi_periph/m00_couplers/auto_pc'
INFO: [Project 1-454] Reading design checkpoint '/home/anubhav/workspace/neural_net/neural_net/neural_net.gen/sources_1/bd/design_1/ip/design_1_auto_pc_1/design_1_auto_pc_1.dcp' for cell 'design_1_i/ps7_0_axi_periph/m02_couplers/auto_pc'
INFO: [Project 1-454] Reading design checkpoint '/home/anubhav/workspace/neural_net/neural_net/neural_net.gen/sources_1/bd/design_1/ip/design_1_auto_pc_2/design_1_auto_pc_2.dcp' for cell 'design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc'
Netlist sorting complete. Time (s): cpu = 00:00:00.19 ; elapsed = 00:00:00.20 . Memory (MB): peak = 2366.402 ; gain = 0.000 ; free physical = 4440 ; free virtual = 6949
INFO: [Netlist 29-17] Analyzing 1407 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2020.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/anubhav/workspace/neural_net/neural_net/neural_net.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.xdc] for cell 'design_1_i/processing_system7_0/inst'
Finished Parsing XDC File [/home/anubhav/workspace/neural_net/neural_net/neural_net.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.xdc] for cell 'design_1_i/processing_system7_0/inst'
Parsing XDC File [/home/anubhav/workspace/neural_net/neural_net/neural_net.gen/sources_1/bd/design_1/ip/design_1_rst_ps7_0_100M_13/design_1_rst_ps7_0_100M_13_board.xdc] for cell 'design_1_i/rst_ps7_0_100M/U0'
Finished Parsing XDC File [/home/anubhav/workspace/neural_net/neural_net/neural_net.gen/sources_1/bd/design_1/ip/design_1_rst_ps7_0_100M_13/design_1_rst_ps7_0_100M_13_board.xdc] for cell 'design_1_i/rst_ps7_0_100M/U0'
Parsing XDC File [/home/anubhav/workspace/neural_net/neural_net/neural_net.gen/sources_1/bd/design_1/ip/design_1_rst_ps7_0_100M_13/design_1_rst_ps7_0_100M_13.xdc] for cell 'design_1_i/rst_ps7_0_100M/U0'
Finished Parsing XDC File [/home/anubhav/workspace/neural_net/neural_net/neural_net.gen/sources_1/bd/design_1/ip/design_1_rst_ps7_0_100M_13/design_1_rst_ps7_0_100M_13.xdc] for cell 'design_1_i/rst_ps7_0_100M/U0'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Generating merged BMM file for the design top 'design_1_wrapper'...
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2606.449 ; gain = 0.000 ; free physical = 4324 ; free virtual = 6833
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

22 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 2606.449 ; gain = 240.117 ; free physical = 4324 ; free virtual = 6833
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.91 . Memory (MB): peak = 2606.449 ; gain = 0.000 ; free physical = 4316 ; free virtual = 6827

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 10d33a984

Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2784.359 ; gain = 177.910 ; free physical = 3896 ; free virtual = 6420

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 3 inverter(s) to 20 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: b96d9e33

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.63 . Memory (MB): peak = 2956.266 ; gain = 0.000 ; free physical = 3750 ; free virtual = 6275
INFO: [Opt 31-389] Phase Retarget created 85 cells and removed 122 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 183b2c7f6

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.86 . Memory (MB): peak = 2956.266 ; gain = 0.000 ; free physical = 3750 ; free virtual = 6275
INFO: [Opt 31-389] Phase Constant propagation created 108 cells and removed 321 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 17244a688

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2956.266 ; gain = 0.000 ; free physical = 3751 ; free virtual = 6275
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 679 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 17244a688

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2956.266 ; gain = 0.000 ; free physical = 3751 ; free virtual = 6275
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: 17244a688

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2956.266 ; gain = 0.000 ; free physical = 3751 ; free virtual = 6275
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 17244a688

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2956.266 ; gain = 0.000 ; free physical = 3751 ; free virtual = 6275
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |              85  |             122  |                                              0  |
|  Constant propagation         |             108  |             321  |                                              0  |
|  Sweep                        |               0  |             679  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2956.266 ; gain = 0.000 ; free physical = 3751 ; free virtual = 6275
Ending Logic Optimization Task | Checksum: 125f72013

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2956.266 ; gain = 0.000 ; free physical = 3751 ; free virtual = 6275

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 61 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 0 newly gated: 0 Total Ports: 122
Ending PowerOpt Patch Enables Task | Checksum: 125f72013

Time (s): cpu = 00:00:00.16 ; elapsed = 00:00:00.16 . Memory (MB): peak = 3377.219 ; gain = 0.000 ; free physical = 3682 ; free virtual = 6211
Ending Power Optimization Task | Checksum: 125f72013

Time (s): cpu = 00:00:09 ; elapsed = 00:00:05 . Memory (MB): peak = 3377.219 ; gain = 420.953 ; free physical = 3705 ; free virtual = 6234

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 125f72013

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3377.219 ; gain = 0.000 ; free physical = 3705 ; free virtual = 6234

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3377.219 ; gain = 0.000 ; free physical = 3705 ; free virtual = 6234
Ending Netlist Obfuscation Task | Checksum: 125f72013

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3377.219 ; gain = 0.000 ; free physical = 3705 ; free virtual = 6234
INFO: [Common 17-83] Releasing license: Implementation
44 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:21 ; elapsed = 00:00:15 . Memory (MB): peak = 3377.219 ; gain = 770.770 ; free physical = 3705 ; free virtual = 6234
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3377.219 ; gain = 0.000 ; free physical = 3700 ; free virtual = 6231
INFO: [Common 17-1381] The checkpoint '/home/anubhav/workspace/neural_net/neural_net/neural_net.runs/impl_1/design_1_wrapper_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file design_1_wrapper_drc_opted.rpt -pb design_1_wrapper_drc_opted.pb -rpx design_1_wrapper_drc_opted.rpx
Command: report_drc -file design_1_wrapper_drc_opted.rpt -pb design_1_wrapper_drc_opted.pb -rpx design_1_wrapper_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/anubhav/workspace/neural_net/neural_net/neural_net.runs/impl_1/design_1_wrapper_drc_opted.rpt.
report_drc completed successfully
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [DRC REQP-1725] DSP_Abus_sign_bit_alert: design_1_i/backward_fcc_0/inst/fsub_32ns_32ns_32_5_full_dsp_1_U1/backward_fcc_ap_fsub_3_full_dsp_32_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP: When using the PreAdder and USE_DPORT is TRUE, the A operand should be restricted to 24 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
INFO: [DRC REQP-1725] DSP_Abus_sign_bit_alert: design_1_i/forward_fcc_0/inst/fadd_32ns_32ns_32_5_full_dsp_1_U1/forward_fcc_ap_fadd_3_full_dsp_32_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP: When using the PreAdder and USE_DPORT is TRUE, the A operand should be restricted to 24 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors, 2 Advisories
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3377.219 ; gain = 0.000 ; free physical = 3624 ; free virtual = 6160
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: b7dd257a

Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.11 . Memory (MB): peak = 3377.219 ; gain = 0.000 ; free physical = 3624 ; free virtual = 6160
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3377.219 ; gain = 0.000 ; free physical = 3624 ; free virtual = 6160

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: f1cbea9d

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.83 . Memory (MB): peak = 3377.219 ; gain = 0.000 ; free physical = 3650 ; free virtual = 6186

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 10db062c5

Time (s): cpu = 00:00:07 ; elapsed = 00:00:03 . Memory (MB): peak = 3377.219 ; gain = 0.000 ; free physical = 3644 ; free virtual = 6181

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 10db062c5

Time (s): cpu = 00:00:07 ; elapsed = 00:00:03 . Memory (MB): peak = 3377.219 ; gain = 0.000 ; free physical = 3644 ; free virtual = 6182
Phase 1 Placer Initialization | Checksum: 10db062c5

Time (s): cpu = 00:00:07 ; elapsed = 00:00:03 . Memory (MB): peak = 3377.219 ; gain = 0.000 ; free physical = 3643 ; free virtual = 6181

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 15cb6ecfc

Time (s): cpu = 00:00:10 ; elapsed = 00:00:04 . Memory (MB): peak = 3377.219 ; gain = 0.000 ; free physical = 3615 ; free virtual = 6154

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 13a6321e0

Time (s): cpu = 00:00:12 ; elapsed = 00:00:04 . Memory (MB): peak = 3377.219 ; gain = 0.000 ; free physical = 3614 ; free virtual = 6152

Phase 2.3 Global Placement Core

Phase 2.3.1 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 11 LUTNM shape to break, 856 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 9, two critical 2, total 11, new lutff created 1
INFO: [Physopt 32-775] End 1 Pass. Optimized 283 nets or cells. Created 11 new cells, deleted 272 existing cells and moved 0 existing cell
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-1123] No candidate cells found for Shift Register to Pipeline optimization
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-677] No candidate cells for Shift Register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-526] No candidate cells for BRAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3377.219 ; gain = 0.000 ; free physical = 3579 ; free virtual = 6119

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |           11  |            272  |                   283  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |           11  |            272  |                   283  |           0  |           8  |  00:00:01  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.3.1 Physical Synthesis In Placer | Checksum: 1f66aae55

Time (s): cpu = 00:00:44 ; elapsed = 00:00:13 . Memory (MB): peak = 3377.219 ; gain = 0.000 ; free physical = 3580 ; free virtual = 6121
Phase 2.3 Global Placement Core | Checksum: 1c7dc949f

Time (s): cpu = 00:00:46 ; elapsed = 00:00:13 . Memory (MB): peak = 3377.219 ; gain = 0.000 ; free physical = 3578 ; free virtual = 6119
Phase 2 Global Placement | Checksum: 1c7dc949f

Time (s): cpu = 00:00:46 ; elapsed = 00:00:14 . Memory (MB): peak = 3377.219 ; gain = 0.000 ; free physical = 3585 ; free virtual = 6126

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 28eae7131

Time (s): cpu = 00:00:48 ; elapsed = 00:00:14 . Memory (MB): peak = 3377.219 ; gain = 0.000 ; free physical = 3585 ; free virtual = 6126

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 263d2c39b

Time (s): cpu = 00:00:52 ; elapsed = 00:00:15 . Memory (MB): peak = 3377.219 ; gain = 0.000 ; free physical = 3583 ; free virtual = 6123

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 1ec4195e2

Time (s): cpu = 00:00:52 ; elapsed = 00:00:16 . Memory (MB): peak = 3377.219 ; gain = 0.000 ; free physical = 3583 ; free virtual = 6123

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 2b1226956

Time (s): cpu = 00:00:52 ; elapsed = 00:00:16 . Memory (MB): peak = 3377.219 ; gain = 0.000 ; free physical = 3583 ; free virtual = 6123

Phase 3.5 Fast Optimization
Phase 3.5 Fast Optimization | Checksum: 1ed4b6b42

Time (s): cpu = 00:00:55 ; elapsed = 00:00:16 . Memory (MB): peak = 3377.219 ; gain = 0.000 ; free physical = 3582 ; free virtual = 6123

Phase 3.6 Small Shape Detail Placement
Phase 3.6 Small Shape Detail Placement | Checksum: 25bd9b3da

Time (s): cpu = 00:00:59 ; elapsed = 00:00:19 . Memory (MB): peak = 3377.219 ; gain = 0.000 ; free physical = 3566 ; free virtual = 6107

Phase 3.7 Re-assign LUT pins
Phase 3.7 Re-assign LUT pins | Checksum: 25591440a

Time (s): cpu = 00:01:00 ; elapsed = 00:00:20 . Memory (MB): peak = 3377.219 ; gain = 0.000 ; free physical = 3565 ; free virtual = 6106

Phase 3.8 Pipeline Register Optimization
Phase 3.8 Pipeline Register Optimization | Checksum: 238e71111

Time (s): cpu = 00:01:00 ; elapsed = 00:00:20 . Memory (MB): peak = 3377.219 ; gain = 0.000 ; free physical = 3565 ; free virtual = 6106

Phase 3.9 Fast Optimization
Phase 3.9 Fast Optimization | Checksum: 1e0007cb0

Time (s): cpu = 00:01:06 ; elapsed = 00:00:22 . Memory (MB): peak = 3377.219 ; gain = 0.000 ; free physical = 3548 ; free virtual = 6089
Phase 3 Detail Placement | Checksum: 1e0007cb0

Time (s): cpu = 00:01:06 ; elapsed = 00:00:22 . Memory (MB): peak = 3377.219 ; gain = 0.000 ; free physical = 3548 ; free virtual = 6089

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 11718a3dc

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.019 | TNS=-123.681 |
Phase 1 Physical Synthesis Initialization | Checksum: a26250b7

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.27 . Memory (MB): peak = 3377.219 ; gain = 0.000 ; free physical = 3544 ; free virtual = 6085
INFO: [Place 46-33] Processed net design_1_i/backward_fcc_0/inst/gmem_m_axi_U/bus_read/buff_rdata/SR[0], BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-33] Processed net design_1_i/forward_fcc_0/inst/gmem_m_axi_U/bus_read/buff_rdata/SR[0], BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-56] BUFG insertion identified 2 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 2, Skipped due to Timing Degradation: 0, Skipped due to Illegal Netlist: 0.
Ending Physical Synthesis Task | Checksum: 157739725

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.41 . Memory (MB): peak = 3377.219 ; gain = 0.000 ; free physical = 3544 ; free virtual = 6085
Phase 4.1.1.1 BUFG Insertion | Checksum: 11718a3dc

Time (s): cpu = 00:01:14 ; elapsed = 00:00:24 . Memory (MB): peak = 3377.219 ; gain = 0.000 ; free physical = 3544 ; free virtual = 6085
INFO: [Place 30-746] Post Placement Timing Summary WNS=-0.616. For the most accurate timing information please run report_timing.

Time (s): cpu = 00:01:28 ; elapsed = 00:00:34 . Memory (MB): peak = 3377.219 ; gain = 0.000 ; free physical = 3553 ; free virtual = 6094
Phase 4.1 Post Commit Optimization | Checksum: e08f85f0

Time (s): cpu = 00:01:28 ; elapsed = 00:00:34 . Memory (MB): peak = 3377.219 ; gain = 0.000 ; free physical = 3553 ; free virtual = 6094

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: e08f85f0

Time (s): cpu = 00:01:29 ; elapsed = 00:00:34 . Memory (MB): peak = 3377.219 ; gain = 0.000 ; free physical = 3554 ; free virtual = 6095

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                1x1|                2x2|
|___________|___________________|___________________|
|      South|                1x1|                2x2|
|___________|___________________|___________________|
|       East|                1x1|                1x1|
|___________|___________________|___________________|
|       West|                1x1|                1x1|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: e08f85f0

Time (s): cpu = 00:01:29 ; elapsed = 00:00:34 . Memory (MB): peak = 3377.219 ; gain = 0.000 ; free physical = 3554 ; free virtual = 6095
Phase 4.3 Placer Reporting | Checksum: e08f85f0

Time (s): cpu = 00:01:29 ; elapsed = 00:00:34 . Memory (MB): peak = 3377.219 ; gain = 0.000 ; free physical = 3554 ; free virtual = 6095

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3377.219 ; gain = 0.000 ; free physical = 3554 ; free virtual = 6095

Time (s): cpu = 00:01:29 ; elapsed = 00:00:34 . Memory (MB): peak = 3377.219 ; gain = 0.000 ; free physical = 3554 ; free virtual = 6095
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 18838ff27

Time (s): cpu = 00:01:29 ; elapsed = 00:00:34 . Memory (MB): peak = 3377.219 ; gain = 0.000 ; free physical = 3554 ; free virtual = 6095
Ending Placer Task | Checksum: ebc6d0b6

Time (s): cpu = 00:01:29 ; elapsed = 00:00:34 . Memory (MB): peak = 3377.219 ; gain = 0.000 ; free physical = 3554 ; free virtual = 6095
INFO: [Common 17-83] Releasing license: Implementation
88 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:01:31 ; elapsed = 00:00:35 . Memory (MB): peak = 3377.219 ; gain = 0.000 ; free physical = 3587 ; free virtual = 6128
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.74 . Memory (MB): peak = 3377.219 ; gain = 0.000 ; free physical = 3539 ; free virtual = 6111
INFO: [Common 17-1381] The checkpoint '/home/anubhav/workspace/neural_net/neural_net/neural_net.runs/impl_1/design_1_wrapper_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file design_1_wrapper_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.11 . Memory (MB): peak = 3377.219 ; gain = 0.000 ; free physical = 3568 ; free virtual = 6118
INFO: [runtcl-4] Executing : report_utilization -file design_1_wrapper_utilization_placed.rpt -pb design_1_wrapper_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file design_1_wrapper_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.11 . Memory (MB): peak = 3377.219 ; gain = 0.000 ; free physical = 3576 ; free virtual = 6125
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3377.219 ; gain = 0.000 ; free physical = 3552 ; free virtual = 6102

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.594 | TNS=-27.316 |
Phase 1 Physical Synthesis Initialization | Checksum: c78b553a

Time (s): cpu = 00:00:06 ; elapsed = 00:00:01 . Memory (MB): peak = 3377.219 ; gain = 0.000 ; free physical = 3535 ; free virtual = 6085
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.594 | TNS=-27.316 |

Phase 2 DSP Register Optimization
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 2 DSP Register Optimization | Checksum: c78b553a

Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 3377.219 ; gain = 0.000 ; free physical = 3536 ; free virtual = 6086

Phase 3 Critical Path Optimization
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.594 | TNS=-27.316 |
INFO: [Physopt 32-663] Processed net design_1_i/backward_fcc_0/inst/add_ln46_9_reg_2036_reg[1].  Re-placed instance design_1_i/backward_fcc_0/inst/add_ln46_9_reg_2036_reg[1]
INFO: [Physopt 32-735] Processed net design_1_i/backward_fcc_0/inst/add_ln46_9_reg_2036_reg[1]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.594 | TNS=-26.911 |
INFO: [Physopt 32-663] Processed net design_1_i/backward_fcc_0/inst/add_ln46_9_reg_2036_reg[2].  Re-placed instance design_1_i/backward_fcc_0/inst/add_ln46_9_reg_2036_reg[2]
INFO: [Physopt 32-735] Processed net design_1_i/backward_fcc_0/inst/add_ln46_9_reg_2036_reg[2]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.594 | TNS=-26.506 |
INFO: [Physopt 32-663] Processed net design_1_i/backward_fcc_0/inst/add_ln46_9_reg_2036_reg[3].  Re-placed instance design_1_i/backward_fcc_0/inst/add_ln46_9_reg_2036_reg[3]
INFO: [Physopt 32-735] Processed net design_1_i/backward_fcc_0/inst/add_ln46_9_reg_2036_reg[3]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.594 | TNS=-26.101 |
INFO: [Physopt 32-663] Processed net design_1_i/backward_fcc_0/inst/add_ln46_9_reg_2036_reg[4].  Re-placed instance design_1_i/backward_fcc_0/inst/add_ln46_9_reg_2036_reg[4]
INFO: [Physopt 32-735] Processed net design_1_i/backward_fcc_0/inst/add_ln46_9_reg_2036_reg[4]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.560 | TNS=-25.696 |
INFO: [Physopt 32-663] Processed net design_1_i/backward_fcc_0/inst/add_ln46_9_reg_2036_reg[57].  Re-placed instance design_1_i/backward_fcc_0/inst/add_ln46_9_reg_2036_reg[57]
INFO: [Physopt 32-735] Processed net design_1_i/backward_fcc_0/inst/add_ln46_9_reg_2036_reg[57]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.560 | TNS=-25.327 |
INFO: [Physopt 32-663] Processed net design_1_i/backward_fcc_0/inst/add_ln46_9_reg_2036_reg[58].  Re-placed instance design_1_i/backward_fcc_0/inst/add_ln46_9_reg_2036_reg[58]
INFO: [Physopt 32-735] Processed net design_1_i/backward_fcc_0/inst/add_ln46_9_reg_2036_reg[58]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.560 | TNS=-24.958 |
INFO: [Physopt 32-663] Processed net design_1_i/backward_fcc_0/inst/add_ln46_9_reg_2036_reg[59].  Re-placed instance design_1_i/backward_fcc_0/inst/add_ln46_9_reg_2036_reg[59]
INFO: [Physopt 32-735] Processed net design_1_i/backward_fcc_0/inst/add_ln46_9_reg_2036_reg[59]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.560 | TNS=-24.589 |
INFO: [Physopt 32-663] Processed net design_1_i/backward_fcc_0/inst/add_ln46_9_reg_2036_reg[60].  Re-placed instance design_1_i/backward_fcc_0/inst/add_ln46_9_reg_2036_reg[60]
INFO: [Physopt 32-735] Processed net design_1_i/backward_fcc_0/inst/add_ln46_9_reg_2036_reg[60]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.556 | TNS=-24.220 |
INFO: [Physopt 32-663] Processed net design_1_i/backward_fcc_0/inst/add_ln46_9_reg_2036_reg[10].  Re-placed instance design_1_i/backward_fcc_0/inst/add_ln46_9_reg_2036_reg[10]
INFO: [Physopt 32-735] Processed net design_1_i/backward_fcc_0/inst/add_ln46_9_reg_2036_reg[10]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.556 | TNS=-23.855 |
INFO: [Physopt 32-663] Processed net design_1_i/backward_fcc_0/inst/add_ln46_9_reg_2036_reg[11].  Re-placed instance design_1_i/backward_fcc_0/inst/add_ln46_9_reg_2036_reg[11]
INFO: [Physopt 32-735] Processed net design_1_i/backward_fcc_0/inst/add_ln46_9_reg_2036_reg[11]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.556 | TNS=-23.490 |
INFO: [Physopt 32-663] Processed net design_1_i/backward_fcc_0/inst/add_ln46_9_reg_2036_reg[12].  Re-placed instance design_1_i/backward_fcc_0/inst/add_ln46_9_reg_2036_reg[12]
INFO: [Physopt 32-735] Processed net design_1_i/backward_fcc_0/inst/add_ln46_9_reg_2036_reg[12]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.556 | TNS=-23.125 |
INFO: [Physopt 32-663] Processed net design_1_i/backward_fcc_0/inst/add_ln46_9_reg_2036_reg[9].  Re-placed instance design_1_i/backward_fcc_0/inst/add_ln46_9_reg_2036_reg[9]
INFO: [Physopt 32-735] Processed net design_1_i/backward_fcc_0/inst/add_ln46_9_reg_2036_reg[9]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.529 | TNS=-22.760 |
INFO: [Physopt 32-663] Processed net design_1_i/backward_fcc_0/inst/add_ln46_9_reg_2036_reg[13].  Re-placed instance design_1_i/backward_fcc_0/inst/add_ln46_9_reg_2036_reg[13]
INFO: [Physopt 32-735] Processed net design_1_i/backward_fcc_0/inst/add_ln46_9_reg_2036_reg[13]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.529 | TNS=-22.422 |
INFO: [Physopt 32-663] Processed net design_1_i/backward_fcc_0/inst/add_ln46_9_reg_2036_reg[14].  Re-placed instance design_1_i/backward_fcc_0/inst/add_ln46_9_reg_2036_reg[14]
INFO: [Physopt 32-735] Processed net design_1_i/backward_fcc_0/inst/add_ln46_9_reg_2036_reg[14]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.529 | TNS=-22.084 |
INFO: [Physopt 32-663] Processed net design_1_i/backward_fcc_0/inst/add_ln46_9_reg_2036_reg[15].  Re-placed instance design_1_i/backward_fcc_0/inst/add_ln46_9_reg_2036_reg[15]
INFO: [Physopt 32-735] Processed net design_1_i/backward_fcc_0/inst/add_ln46_9_reg_2036_reg[15]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.529 | TNS=-21.746 |
INFO: [Physopt 32-663] Processed net design_1_i/backward_fcc_0/inst/add_ln46_9_reg_2036_reg[16].  Re-placed instance design_1_i/backward_fcc_0/inst/add_ln46_9_reg_2036_reg[16]
INFO: [Physopt 32-735] Processed net design_1_i/backward_fcc_0/inst/add_ln46_9_reg_2036_reg[16]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.524 | TNS=-21.408 |
INFO: [Physopt 32-663] Processed net design_1_i/backward_fcc_0/inst/add_ln46_9_reg_2036_reg[49].  Re-placed instance design_1_i/backward_fcc_0/inst/add_ln46_9_reg_2036_reg[49]
INFO: [Physopt 32-735] Processed net design_1_i/backward_fcc_0/inst/add_ln46_9_reg_2036_reg[49]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.524 | TNS=-21.102 |
INFO: [Physopt 32-663] Processed net design_1_i/backward_fcc_0/inst/add_ln46_9_reg_2036_reg[50].  Re-placed instance design_1_i/backward_fcc_0/inst/add_ln46_9_reg_2036_reg[50]
INFO: [Physopt 32-735] Processed net design_1_i/backward_fcc_0/inst/add_ln46_9_reg_2036_reg[50]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.524 | TNS=-20.796 |
INFO: [Physopt 32-663] Processed net design_1_i/backward_fcc_0/inst/add_ln46_9_reg_2036_reg[51].  Re-placed instance design_1_i/backward_fcc_0/inst/add_ln46_9_reg_2036_reg[51]
INFO: [Physopt 32-735] Processed net design_1_i/backward_fcc_0/inst/add_ln46_9_reg_2036_reg[51]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.524 | TNS=-20.490 |
INFO: [Physopt 32-663] Processed net design_1_i/backward_fcc_0/inst/add_ln46_9_reg_2036_reg[52].  Re-placed instance design_1_i/backward_fcc_0/inst/add_ln46_9_reg_2036_reg[52]
INFO: [Physopt 32-735] Processed net design_1_i/backward_fcc_0/inst/add_ln46_9_reg_2036_reg[52]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.453 | TNS=-20.184 |
INFO: [Physopt 32-663] Processed net design_1_i/backward_fcc_0/inst/add_ln46_9_reg_2036_reg[5].  Re-placed instance design_1_i/backward_fcc_0/inst/add_ln46_9_reg_2036_reg[5]
INFO: [Physopt 32-735] Processed net design_1_i/backward_fcc_0/inst/add_ln46_9_reg_2036_reg[5]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.453 | TNS=-19.949 |
INFO: [Physopt 32-663] Processed net design_1_i/backward_fcc_0/inst/add_ln46_9_reg_2036_reg[6].  Re-placed instance design_1_i/backward_fcc_0/inst/add_ln46_9_reg_2036_reg[6]
INFO: [Physopt 32-735] Processed net design_1_i/backward_fcc_0/inst/add_ln46_9_reg_2036_reg[6]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.453 | TNS=-19.730 |
INFO: [Physopt 32-663] Processed net design_1_i/backward_fcc_0/inst/add_ln46_9_reg_2036_reg[7].  Re-placed instance design_1_i/backward_fcc_0/inst/add_ln46_9_reg_2036_reg[7]
INFO: [Physopt 32-735] Processed net design_1_i/backward_fcc_0/inst/add_ln46_9_reg_2036_reg[7]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.453 | TNS=-19.511 |
INFO: [Physopt 32-663] Processed net design_1_i/backward_fcc_0/inst/add_ln46_9_reg_2036_reg[8].  Re-placed instance design_1_i/backward_fcc_0/inst/add_ln46_9_reg_2036_reg[8]
INFO: [Physopt 32-735] Processed net design_1_i/backward_fcc_0/inst/add_ln46_9_reg_2036_reg[8]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.437 | TNS=-19.292 |
INFO: [Physopt 32-663] Processed net design_1_i/backward_fcc_0/inst/add_ln46_9_reg_2036_reg[61].  Re-placed instance design_1_i/backward_fcc_0/inst/add_ln46_9_reg_2036_reg[61]
INFO: [Physopt 32-735] Processed net design_1_i/backward_fcc_0/inst/add_ln46_9_reg_2036_reg[61]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.437 | TNS=-19.089 |
INFO: [Physopt 32-663] Processed net design_1_i/backward_fcc_0/inst/add_ln46_9_reg_2036_reg[62].  Re-placed instance design_1_i/backward_fcc_0/inst/add_ln46_9_reg_2036_reg[62]
INFO: [Physopt 32-735] Processed net design_1_i/backward_fcc_0/inst/add_ln46_9_reg_2036_reg[62]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.437 | TNS=-18.886 |
INFO: [Physopt 32-663] Processed net design_1_i/backward_fcc_0/inst/add_ln46_9_reg_2036_reg[63].  Re-placed instance design_1_i/backward_fcc_0/inst/add_ln46_9_reg_2036_reg[63]
INFO: [Physopt 32-735] Processed net design_1_i/backward_fcc_0/inst/add_ln46_9_reg_2036_reg[63]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.420 | TNS=-18.683 |
INFO: [Physopt 32-663] Processed net design_1_i/backward_fcc_0/inst/add_ln46_9_reg_2036_reg[53].  Re-placed instance design_1_i/backward_fcc_0/inst/add_ln46_9_reg_2036_reg[53]
INFO: [Physopt 32-735] Processed net design_1_i/backward_fcc_0/inst/add_ln46_9_reg_2036_reg[53]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.420 | TNS=-18.497 |
INFO: [Physopt 32-663] Processed net design_1_i/backward_fcc_0/inst/add_ln46_9_reg_2036_reg[54].  Re-placed instance design_1_i/backward_fcc_0/inst/add_ln46_9_reg_2036_reg[54]
INFO: [Physopt 32-735] Processed net design_1_i/backward_fcc_0/inst/add_ln46_9_reg_2036_reg[54]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.420 | TNS=-18.311 |
INFO: [Physopt 32-663] Processed net design_1_i/backward_fcc_0/inst/add_ln46_9_reg_2036_reg[55].  Re-placed instance design_1_i/backward_fcc_0/inst/add_ln46_9_reg_2036_reg[55]
INFO: [Physopt 32-735] Processed net design_1_i/backward_fcc_0/inst/add_ln46_9_reg_2036_reg[55]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.420 | TNS=-18.133 |
INFO: [Physopt 32-663] Processed net design_1_i/backward_fcc_0/inst/add_ln46_9_reg_2036_reg[56].  Re-placed instance design_1_i/backward_fcc_0/inst/add_ln46_9_reg_2036_reg[56]
INFO: [Physopt 32-735] Processed net design_1_i/backward_fcc_0/inst/add_ln46_9_reg_2036_reg[56]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.413 | TNS=-17.955 |
INFO: [Physopt 32-663] Processed net design_1_i/backward_fcc_0/inst/add_ln46_9_reg_2036_reg[17].  Re-placed instance design_1_i/backward_fcc_0/inst/add_ln46_9_reg_2036_reg[17]
INFO: [Physopt 32-735] Processed net design_1_i/backward_fcc_0/inst/add_ln46_9_reg_2036_reg[17]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.413 | TNS=-17.784 |
INFO: [Physopt 32-663] Processed net design_1_i/backward_fcc_0/inst/add_ln46_9_reg_2036_reg[18].  Re-placed instance design_1_i/backward_fcc_0/inst/add_ln46_9_reg_2036_reg[18]
INFO: [Physopt 32-735] Processed net design_1_i/backward_fcc_0/inst/add_ln46_9_reg_2036_reg[18]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.413 | TNS=-17.613 |
INFO: [Physopt 32-663] Processed net design_1_i/backward_fcc_0/inst/add_ln46_9_reg_2036_reg[19].  Re-placed instance design_1_i/backward_fcc_0/inst/add_ln46_9_reg_2036_reg[19]
INFO: [Physopt 32-735] Processed net design_1_i/backward_fcc_0/inst/add_ln46_9_reg_2036_reg[19]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.413 | TNS=-17.443 |
INFO: [Physopt 32-663] Processed net design_1_i/backward_fcc_0/inst/add_ln46_9_reg_2036_reg[20].  Re-placed instance design_1_i/backward_fcc_0/inst/add_ln46_9_reg_2036_reg[20]
INFO: [Physopt 32-735] Processed net design_1_i/backward_fcc_0/inst/add_ln46_9_reg_2036_reg[20]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.387 | TNS=-17.273 |
INFO: [Physopt 32-663] Processed net design_1_i/backward_fcc_0/inst/add_ln46_9_reg_2036_reg[21].  Re-placed instance design_1_i/backward_fcc_0/inst/add_ln46_9_reg_2036_reg[21]
INFO: [Physopt 32-735] Processed net design_1_i/backward_fcc_0/inst/add_ln46_9_reg_2036_reg[21]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.387 | TNS=-17.129 |
INFO: [Physopt 32-663] Processed net design_1_i/backward_fcc_0/inst/add_ln46_9_reg_2036_reg[22].  Re-placed instance design_1_i/backward_fcc_0/inst/add_ln46_9_reg_2036_reg[22]
INFO: [Physopt 32-735] Processed net design_1_i/backward_fcc_0/inst/add_ln46_9_reg_2036_reg[22]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.387 | TNS=-16.985 |
INFO: [Physopt 32-663] Processed net design_1_i/backward_fcc_0/inst/add_ln46_9_reg_2036_reg[23].  Re-placed instance design_1_i/backward_fcc_0/inst/add_ln46_9_reg_2036_reg[23]
INFO: [Physopt 32-735] Processed net design_1_i/backward_fcc_0/inst/add_ln46_9_reg_2036_reg[23]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.387 | TNS=-16.958 |
INFO: [Physopt 32-663] Processed net design_1_i/backward_fcc_0/inst/add_ln46_9_reg_2036_reg[24].  Re-placed instance design_1_i/backward_fcc_0/inst/add_ln46_9_reg_2036_reg[24]
INFO: [Physopt 32-735] Processed net design_1_i/backward_fcc_0/inst/add_ln46_9_reg_2036_reg[24]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.384 | TNS=-16.931 |
INFO: [Physopt 32-663] Processed net design_1_i/backward_fcc_0/inst/add_ln46_9_reg_2036_reg[45].  Re-placed instance design_1_i/backward_fcc_0/inst/add_ln46_9_reg_2036_reg[45]
INFO: [Physopt 32-735] Processed net design_1_i/backward_fcc_0/inst/add_ln46_9_reg_2036_reg[45]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.384 | TNS=-16.907 |
INFO: [Physopt 32-663] Processed net design_1_i/backward_fcc_0/inst/add_ln46_9_reg_2036_reg[46].  Re-placed instance design_1_i/backward_fcc_0/inst/add_ln46_9_reg_2036_reg[46]
INFO: [Physopt 32-735] Processed net design_1_i/backward_fcc_0/inst/add_ln46_9_reg_2036_reg[46]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.384 | TNS=-16.883 |
INFO: [Physopt 32-663] Processed net design_1_i/backward_fcc_0/inst/add_ln46_9_reg_2036_reg[47].  Re-placed instance design_1_i/backward_fcc_0/inst/add_ln46_9_reg_2036_reg[47]
INFO: [Physopt 32-735] Processed net design_1_i/backward_fcc_0/inst/add_ln46_9_reg_2036_reg[47]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.384 | TNS=-16.830 |
INFO: [Physopt 32-663] Processed net design_1_i/backward_fcc_0/inst/add_ln46_9_reg_2036_reg[48].  Re-placed instance design_1_i/backward_fcc_0/inst/add_ln46_9_reg_2036_reg[48]
INFO: [Physopt 32-735] Processed net design_1_i/backward_fcc_0/inst/add_ln46_9_reg_2036_reg[48]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.383 | TNS=-16.777 |
INFO: [Physopt 32-663] Processed net design_1_i/backward_fcc_0/inst/add_ln46_9_reg_2036_reg[33].  Re-placed instance design_1_i/backward_fcc_0/inst/add_ln46_9_reg_2036_reg[33]
INFO: [Physopt 32-735] Processed net design_1_i/backward_fcc_0/inst/add_ln46_9_reg_2036_reg[33]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.383 | TNS=-16.725 |
INFO: [Physopt 32-663] Processed net design_1_i/backward_fcc_0/inst/add_ln46_9_reg_2036_reg[34].  Re-placed instance design_1_i/backward_fcc_0/inst/add_ln46_9_reg_2036_reg[34]
INFO: [Physopt 32-735] Processed net design_1_i/backward_fcc_0/inst/add_ln46_9_reg_2036_reg[34]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.383 | TNS=-16.673 |
INFO: [Physopt 32-663] Processed net design_1_i/backward_fcc_0/inst/add_ln46_9_reg_2036_reg[35].  Re-placed instance design_1_i/backward_fcc_0/inst/add_ln46_9_reg_2036_reg[35]
INFO: [Physopt 32-735] Processed net design_1_i/backward_fcc_0/inst/add_ln46_9_reg_2036_reg[35]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.383 | TNS=-16.623 |
INFO: [Physopt 32-663] Processed net design_1_i/backward_fcc_0/inst/add_ln46_9_reg_2036_reg[36].  Re-placed instance design_1_i/backward_fcc_0/inst/add_ln46_9_reg_2036_reg[36]
INFO: [Physopt 32-735] Processed net design_1_i/backward_fcc_0/inst/add_ln46_9_reg_2036_reg[36]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.383 | TNS=-16.573 |
INFO: [Physopt 32-663] Processed net design_1_i/backward_fcc_0/inst/add_ln46_9_reg_2036_reg[41].  Re-placed instance design_1_i/backward_fcc_0/inst/add_ln46_9_reg_2036_reg[41]
INFO: [Physopt 32-735] Processed net design_1_i/backward_fcc_0/inst/add_ln46_9_reg_2036_reg[41]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.383 | TNS=-16.523 |
INFO: [Physopt 32-663] Processed net design_1_i/backward_fcc_0/inst/add_ln46_9_reg_2036_reg[42].  Re-placed instance design_1_i/backward_fcc_0/inst/add_ln46_9_reg_2036_reg[42]
INFO: [Physopt 32-735] Processed net design_1_i/backward_fcc_0/inst/add_ln46_9_reg_2036_reg[42]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.383 | TNS=-16.473 |
INFO: [Physopt 32-663] Processed net design_1_i/backward_fcc_0/inst/add_ln46_9_reg_2036_reg[43].  Re-placed instance design_1_i/backward_fcc_0/inst/add_ln46_9_reg_2036_reg[43]
INFO: [Physopt 32-735] Processed net design_1_i/backward_fcc_0/inst/add_ln46_9_reg_2036_reg[43]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.383 | TNS=-16.329 |
INFO: [Physopt 32-663] Processed net design_1_i/backward_fcc_0/inst/add_ln46_9_reg_2036_reg[44].  Re-placed instance design_1_i/backward_fcc_0/inst/add_ln46_9_reg_2036_reg[44]
INFO: [Physopt 32-735] Processed net design_1_i/backward_fcc_0/inst/add_ln46_9_reg_2036_reg[44]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.374 | TNS=-16.185 |
INFO: [Physopt 32-663] Processed net design_1_i/backward_fcc_0/inst/add_ln46_9_reg_2036_reg[25].  Re-placed instance design_1_i/backward_fcc_0/inst/add_ln46_9_reg_2036_reg[25]
INFO: [Physopt 32-735] Processed net design_1_i/backward_fcc_0/inst/add_ln46_9_reg_2036_reg[25]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.374 | TNS=-16.050 |
INFO: [Physopt 32-663] Processed net design_1_i/backward_fcc_0/inst/add_ln46_9_reg_2036_reg[26].  Re-placed instance design_1_i/backward_fcc_0/inst/add_ln46_9_reg_2036_reg[26]
INFO: [Physopt 32-735] Processed net design_1_i/backward_fcc_0/inst/add_ln46_9_reg_2036_reg[26]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.374 | TNS=-15.915 |
INFO: [Physopt 32-663] Processed net design_1_i/backward_fcc_0/inst/add_ln46_9_reg_2036_reg[27].  Re-placed instance design_1_i/backward_fcc_0/inst/add_ln46_9_reg_2036_reg[27]
INFO: [Physopt 32-735] Processed net design_1_i/backward_fcc_0/inst/add_ln46_9_reg_2036_reg[27]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.374 | TNS=-15.874 |
INFO: [Physopt 32-663] Processed net design_1_i/backward_fcc_0/inst/add_ln46_9_reg_2036_reg[28].  Re-placed instance design_1_i/backward_fcc_0/inst/add_ln46_9_reg_2036_reg[28]
INFO: [Physopt 32-735] Processed net design_1_i/backward_fcc_0/inst/add_ln46_9_reg_2036_reg[28]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.360 | TNS=-15.833 |
INFO: [Physopt 32-662] Processed net design_1_i/backward_fcc_0/inst/add_ln46_9_reg_2036_reg[23].  Did not re-place instance design_1_i/backward_fcc_0/inst/add_ln46_9_reg_2036_reg[23]
INFO: [Physopt 32-702] Processed net design_1_i/backward_fcc_0/inst/add_ln46_9_reg_2036_reg[23]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/backward_fcc_0/inst/icmp_ln46_9_reg_20320.  Did not re-place instance design_1_i/backward_fcc_0/inst/add_ln46_9_reg_2036[0]_i_2
INFO: [Physopt 32-702] Processed net design_1_i/backward_fcc_0/inst/icmp_ln46_9_reg_20320. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/backward_fcc_0/inst/icmp_ln46_5_reg_2016[0]_i_2_n_2.  Did not re-place instance design_1_i/backward_fcc_0/inst/icmp_ln46_5_reg_2016[0]_i_2
INFO: [Physopt 32-702] Processed net design_1_i/backward_fcc_0/inst/icmp_ln46_5_reg_2016[0]_i_2_n_2. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/backward_fcc_0/inst/icmp_ln46_2_reg_2004_reg[0]_i_2_n_4. Optimizations did not improve timing on the net.
INFO: [Physopt 32-735] Processed net design_1_i/backward_fcc_0/inst/icmp_ln46_2_reg_2004[0]_i_7_n_2. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.359 | TNS=-15.769 |
INFO: [Physopt 32-702] Processed net design_1_i/backward_fcc_0/inst/icmp_ln46_4_reg_2012_reg[0]_i_3_n_4. Optimizations did not improve timing on the net.
INFO: [Physopt 32-735] Processed net design_1_i/backward_fcc_0/inst/icmp_ln46_4_reg_2012[0]_i_6_n_2. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.313 | TNS=-12.825 |
INFO: [Physopt 32-702] Processed net design_1_i/backward_fcc_0/inst/icmp_ln46_4_reg_2012[0]_i_6_n_2. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/backward_fcc_0/inst/add_ln46_3_fu_1173_p2[61]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/backward_fcc_0/inst/icmp_ln46_4_reg_2012[0]_i_108_n_2. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/backward_fcc_0/inst/w_t_U/backward_fcc_w_t_ram_U/ap_enable_reg_pp5_iter1_reg.  Did not re-place instance design_1_i/backward_fcc_0/inst/w_t_U/backward_fcc_w_t_ram_U/i_0_reg_693[62]_i_2
INFO: [Physopt 32-702] Processed net design_1_i/backward_fcc_0/inst/w_t_U/backward_fcc_w_t_ram_U/ap_enable_reg_pp5_iter1_reg. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/backward_fcc_0/inst/w_t_U/backward_fcc_w_t_ram_U/icmp_ln46_9_reg_2032_reg[0].  Did not re-place instance design_1_i/backward_fcc_0/inst/w_t_U/backward_fcc_w_t_ram_U/i_0_reg_693[63]_i_2
INFO: [Physopt 32-702] Processed net design_1_i/backward_fcc_0/inst/w_t_U/backward_fcc_w_t_ram_U/icmp_ln46_9_reg_2032_reg[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/backward_fcc_0/inst/w_t_U/backward_fcc_w_t_ram_U/icmp_ln46_2_reg_2004_reg[0].  Did not re-place instance design_1_i/backward_fcc_0/inst/w_t_U/backward_fcc_w_t_ram_U/dx_t_addr_8_reg_2106[6]_i_3
INFO: [Physopt 32-702] Processed net design_1_i/backward_fcc_0/inst/w_t_U/backward_fcc_w_t_ram_U/icmp_ln46_2_reg_2004_reg[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/backward_fcc_0/inst/add_ln46_9_reg_20360.  Did not re-place instance design_1_i/backward_fcc_0/inst/add_ln46_9_reg_2036[0]_i_1
INFO: [Physopt 32-702] Processed net design_1_i/backward_fcc_0/inst/add_ln46_9_reg_20360. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/backward_fcc_0/inst/icmp_ln46_2_reg_2004_reg_n_2_[0].  Did not re-place instance design_1_i/backward_fcc_0/inst/icmp_ln46_2_reg_2004_reg[0]
INFO: [Physopt 32-702] Processed net design_1_i/backward_fcc_0/inst/icmp_ln46_2_reg_2004_reg_n_2_[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.313 | TNS=-12.825 |
Phase 3 Critical Path Optimization | Checksum: c78b553a

Time (s): cpu = 00:00:20 ; elapsed = 00:00:05 . Memory (MB): peak = 3377.219 ; gain = 0.000 ; free physical = 3533 ; free virtual = 6084

Phase 4 Critical Path Optimization
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.313 | TNS=-12.825 |
INFO: [Physopt 32-662] Processed net design_1_i/backward_fcc_0/inst/add_ln46_9_reg_2036_reg[23].  Did not re-place instance design_1_i/backward_fcc_0/inst/add_ln46_9_reg_2036_reg[23]
INFO: [Physopt 32-702] Processed net design_1_i/backward_fcc_0/inst/add_ln46_9_reg_2036_reg[23]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/backward_fcc_0/inst/icmp_ln46_9_reg_20320.  Did not re-place instance design_1_i/backward_fcc_0/inst/add_ln46_9_reg_2036[0]_i_2
INFO: [Physopt 32-710] Processed net design_1_i/backward_fcc_0/inst/add_ln46_9_reg_20360. Critical path length was reduced through logic transformation on cell design_1_i/backward_fcc_0/inst/add_ln46_9_reg_2036[0]_i_1_comp.
INFO: [Physopt 32-735] Processed net design_1_i/backward_fcc_0/inst/icmp_ln46_9_reg_20320. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.037 | TNS=-0.242 |
INFO: [Physopt 32-663] Processed net design_1_i/backward_fcc_0/inst/icmp_ln46_5_reg_2016[0]_i_2_n_2.  Re-placed instance design_1_i/backward_fcc_0/inst/icmp_ln46_5_reg_2016[0]_i_2
INFO: [Physopt 32-735] Processed net design_1_i/backward_fcc_0/inst/icmp_ln46_5_reg_2016[0]_i_2_n_2. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.010 | TNS=-0.046 |
INFO: [Physopt 32-662] Processed net design_1_i/backward_fcc_0/inst/icmp_ln46_5_reg_2016[0]_i_2_n_2.  Did not re-place instance design_1_i/backward_fcc_0/inst/icmp_ln46_5_reg_2016[0]_i_2
INFO: [Physopt 32-572] Net design_1_i/backward_fcc_0/inst/icmp_ln46_5_reg_2016[0]_i_2_n_2 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-735] Processed net design_1_i/backward_fcc_0/inst/icmp_ln46_5_reg_2016[0]_i_2_n_2. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=0.035 | TNS=0.000 |
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=0.035 | TNS=0.000 |
Phase 4 Critical Path Optimization | Checksum: c78b553a

Time (s): cpu = 00:00:22 ; elapsed = 00:00:05 . Memory (MB): peak = 3377.219 ; gain = 0.000 ; free physical = 3530 ; free virtual = 6080
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3377.219 ; gain = 0.000 ; free physical = 3530 ; free virtual = 6081
INFO: [Physopt 32-603] Post Physical Optimization Timing Summary | WNS=0.035 | TNS=0.000 |

Summary of Physical Synthesis Optimizations
============================================


-------------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization   |  WNS Gain (ns)  |  TNS Gain (ns)  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-------------------------------------------------------------------------------------------------------------------------------------------------------------
|  DSP Register   |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Critical Path  |          0.629  |         27.316  |            0  |              0  |                    60  |           0  |           2  |  00:00:04  |
|  Total          |          0.629  |         27.316  |            0  |              0  |                    60  |           0  |           3  |  00:00:04  |
-------------------------------------------------------------------------------------------------------------------------------------------------------------


Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3377.219 ; gain = 0.000 ; free physical = 3530 ; free virtual = 6081
Ending Physical Synthesis Task | Checksum: 1dd328c8f

Time (s): cpu = 00:00:22 ; elapsed = 00:00:05 . Memory (MB): peak = 3377.219 ; gain = 0.000 ; free physical = 3530 ; free virtual = 6081
INFO: [Common 17-83] Releasing license: Implementation
310 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
phys_opt_design: Time (s): cpu = 00:00:29 ; elapsed = 00:00:07 . Memory (MB): peak = 3377.219 ; gain = 0.000 ; free physical = 3544 ; free virtual = 6094
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.76 . Memory (MB): peak = 3377.219 ; gain = 0.000 ; free physical = 3497 ; free virtual = 6077
INFO: [Common 17-1381] The checkpoint '/home/anubhav/workspace/neural_net/neural_net/neural_net.runs/impl_1/design_1_wrapper_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs
Checksum: PlaceDB: 8083b66d ConstDB: 0 ShapeSum: 7aa781ed RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 11a87a0aa

Time (s): cpu = 00:00:14 ; elapsed = 00:00:10 . Memory (MB): peak = 3377.219 ; gain = 0.000 ; free physical = 3403 ; free virtual = 5962
Post Restoration Checksum: NetGraph: f31da42e NumContArr: 2769fc7c Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 11a87a0aa

Time (s): cpu = 00:00:15 ; elapsed = 00:00:10 . Memory (MB): peak = 3377.219 ; gain = 0.000 ; free physical = 3402 ; free virtual = 5962

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 11a87a0aa

Time (s): cpu = 00:00:15 ; elapsed = 00:00:11 . Memory (MB): peak = 3377.219 ; gain = 0.000 ; free physical = 3367 ; free virtual = 5927

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 11a87a0aa

Time (s): cpu = 00:00:15 ; elapsed = 00:00:11 . Memory (MB): peak = 3377.219 ; gain = 0.000 ; free physical = 3367 ; free virtual = 5927
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 1be7587a0

Time (s): cpu = 00:00:22 ; elapsed = 00:00:13 . Memory (MB): peak = 3377.219 ; gain = 0.000 ; free physical = 3348 ; free virtual = 5909
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.257  | TNS=0.000  | WHS=-0.259 | THS=-174.021|

Phase 2 Router Initialization | Checksum: 167584989

Time (s): cpu = 00:00:25 ; elapsed = 00:00:14 . Memory (MB): peak = 3377.219 ; gain = 0.000 ; free physical = 3346 ; free virtual = 5907

Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 20168
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 20168
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0


Phase 3 Initial Routing

Phase 3.1 Global Routing
Phase 3.1 Global Routing | Checksum: 167584989

Time (s): cpu = 00:00:26 ; elapsed = 00:00:14 . Memory (MB): peak = 3377.219 ; gain = 0.000 ; free physical = 3341 ; free virtual = 5902
Phase 3 Initial Routing | Checksum: 11d33bc8f

Time (s): cpu = 00:00:36 ; elapsed = 00:00:16 . Memory (MB): peak = 3409.340 ; gain = 32.121 ; free physical = 3338 ; free virtual = 5898
INFO: [Route 35-580] Design has 1 pins with tight setup and hold constraints.

The top 5 pins with tight setup and hold constraints:

+--------------------------+--------------------------+----------------------------------------------------------------------------------------------------------+
|       Launch Clock       |      Capture Clock       |                                                 Pin                                                      |
+--------------------------+--------------------------+----------------------------------------------------------------------------------------------------------+
|               clk_fpga_0 |               clk_fpga_0 |                                              design_1_i/backward_fcc_0/inst/icmp_ln46_9_reg_2032_reg[0]/D|
+--------------------------+--------------------------+----------------------------------------------------------------------------------------------------------+

File with complete list of pins: tight_setup_hold_pins.txt


Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 2692
 Number of Nodes with overlaps = 622
 Number of Nodes with overlaps = 137
 Number of Nodes with overlaps = 45
 Number of Nodes with overlaps = 19
 Number of Nodes with overlaps = 12
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.348 | TNS=-7.400 | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 18a8bacad

Time (s): cpu = 00:00:57 ; elapsed = 00:00:30 . Memory (MB): peak = 3409.340 ; gain = 32.121 ; free physical = 3330 ; free virtual = 5892

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 226
 Number of Nodes with overlaps = 47
 Number of Nodes with overlaps = 48
 Number of Nodes with overlaps = 24
 Number of Nodes with overlaps = 6
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.559 | TNS=-16.990| WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: ee1cde2b

Time (s): cpu = 00:01:02 ; elapsed = 00:00:33 . Memory (MB): peak = 3409.340 ; gain = 32.121 ; free physical = 3333 ; free virtual = 5894
Phase 4 Rip-up And Reroute | Checksum: ee1cde2b

Time (s): cpu = 00:01:02 ; elapsed = 00:00:33 . Memory (MB): peak = 3409.340 ; gain = 32.121 ; free physical = 3333 ; free virtual = 5894

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 1e30cf386

Time (s): cpu = 00:01:03 ; elapsed = 00:00:34 . Memory (MB): peak = 3409.340 ; gain = 32.121 ; free physical = 3333 ; free virtual = 5894
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.233 | TNS=-1.629 | WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0
Phase 5.1 Delay CleanUp | Checksum: d38c63e0

Time (s): cpu = 00:01:04 ; elapsed = 00:00:34 . Memory (MB): peak = 3409.340 ; gain = 32.121 ; free physical = 3324 ; free virtual = 5885

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: d38c63e0

Time (s): cpu = 00:01:04 ; elapsed = 00:00:34 . Memory (MB): peak = 3409.340 ; gain = 32.121 ; free physical = 3324 ; free virtual = 5885
Phase 5 Delay and Skew Optimization | Checksum: d38c63e0

Time (s): cpu = 00:01:04 ; elapsed = 00:00:34 . Memory (MB): peak = 3409.340 ; gain = 32.121 ; free physical = 3324 ; free virtual = 5885

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: e11b2ca2

Time (s): cpu = 00:01:06 ; elapsed = 00:00:35 . Memory (MB): peak = 3409.340 ; gain = 32.121 ; free physical = 3324 ; free virtual = 5885
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.218 | TNS=-1.324 | WHS=0.011  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 15dc76863

Time (s): cpu = 00:01:06 ; elapsed = 00:00:35 . Memory (MB): peak = 3409.340 ; gain = 32.121 ; free physical = 3324 ; free virtual = 5885
Phase 6 Post Hold Fix | Checksum: 15dc76863

Time (s): cpu = 00:01:06 ; elapsed = 00:00:35 . Memory (MB): peak = 3409.340 ; gain = 32.121 ; free physical = 3324 ; free virtual = 5885

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 5.16511 %
  Global Horizontal Routing Utilization  = 6.5044 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Congestion Report
North Dir 1x1 Area, Max Cong = 62.1622%, No Congested Regions.
South Dir 1x1 Area, Max Cong = 86.4865%, Congestion bounded by tiles (Lower Left Tile -> Upper Right Tile):
   INT_R_X43Y28 -> INT_R_X43Y28
East Dir 1x1 Area, Max Cong = 75%, No Congested Regions.
West Dir 1x1 Area, Max Cong = 76.4706%, No Congested Regions.

------------------------------
Reporting congestion hotspots
------------------------------
Direction: North
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: South
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 1
Direction: East
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: West
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0

Phase 7 Route finalize | Checksum: 1c124807d

Time (s): cpu = 00:01:06 ; elapsed = 00:00:35 . Memory (MB): peak = 3409.340 ; gain = 32.121 ; free physical = 3324 ; free virtual = 5885

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 1c124807d

Time (s): cpu = 00:01:06 ; elapsed = 00:00:35 . Memory (MB): peak = 3409.340 ; gain = 32.121 ; free physical = 3324 ; free virtual = 5885

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 1df021cb6

Time (s): cpu = 00:01:07 ; elapsed = 00:00:36 . Memory (MB): peak = 3441.355 ; gain = 64.137 ; free physical = 3322 ; free virtual = 5883

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=-0.218 | TNS=-1.324 | WHS=0.011  | THS=0.000  |

WARNING: [Route 35-328] Router estimated timing not met.
Resolution: For a complete and accurate timing signoff, report_timing_summary must be run after route_design. Alternatively, route_design can be run with the -timing_summary option to enable a complete timing signoff at the end of route_design.
Phase 10 Post Router Timing | Checksum: 1df021cb6

Time (s): cpu = 00:01:07 ; elapsed = 00:00:36 . Memory (MB): peak = 3441.355 ; gain = 64.137 ; free physical = 3324 ; free virtual = 5885
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:01:07 ; elapsed = 00:00:36 . Memory (MB): peak = 3441.355 ; gain = 64.137 ; free physical = 3379 ; free virtual = 5940

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
329 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:01:15 ; elapsed = 00:00:38 . Memory (MB): peak = 3441.355 ; gain = 64.137 ; free physical = 3379 ; free virtual = 5940
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.86 . Memory (MB): peak = 3441.355 ; gain = 0.000 ; free physical = 3324 ; free virtual = 5923
INFO: [Common 17-1381] The checkpoint '/home/anubhav/workspace/neural_net/neural_net/neural_net.runs/impl_1/design_1_wrapper_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file design_1_wrapper_drc_routed.rpt -pb design_1_wrapper_drc_routed.pb -rpx design_1_wrapper_drc_routed.rpx
Command: report_drc -file design_1_wrapper_drc_routed.rpt -pb design_1_wrapper_drc_routed.pb -rpx design_1_wrapper_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/anubhav/workspace/neural_net/neural_net/neural_net.runs/impl_1/design_1_wrapper_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file design_1_wrapper_methodology_drc_routed.rpt -pb design_1_wrapper_methodology_drc_routed.pb -rpx design_1_wrapper_methodology_drc_routed.rpx
Command: report_methodology -file design_1_wrapper_methodology_drc_routed.rpt -pb design_1_wrapper_methodology_drc_routed.pb -rpx design_1_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 8 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file /home/anubhav/workspace/neural_net/neural_net/neural_net.runs/impl_1/design_1_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file design_1_wrapper_power_routed.rpt -pb design_1_wrapper_power_summary_routed.pb -rpx design_1_wrapper_power_routed.rpx
Command: report_power -file design_1_wrapper_power_routed.rpt -pb design_1_wrapper_power_summary_routed.pb -rpx design_1_wrapper_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
341 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file design_1_wrapper_route_status.rpt -pb design_1_wrapper_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file design_1_wrapper_timing_summary_routed.rpt -pb design_1_wrapper_timing_summary_routed.pb -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
CRITICAL WARNING: [Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations.
INFO: [runtcl-4] Executing : report_incremental_reuse -file design_1_wrapper_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file design_1_wrapper_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file design_1_wrapper_bus_skew_routed.rpt -pb design_1_wrapper_bus_skew_routed.pb -rpx design_1_wrapper_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Common 17-206] Exiting Vivado at Thu Feb 17 13:11:59 2022...
