<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.13"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>gem5: arch/arm/kvm/base_cpu.cc Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">gem5
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.13 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
</script>
<div id="main-nav"></div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_ea9599923402ca8ab47fc3e495999dea.html">arch</a></li><li class="navelem"><a class="el" href="dir_9e929c73feaf15d3695ce4c76b483065.html">arm</a></li><li class="navelem"><a class="el" href="dir_8e9ac25f52a9f9534844aab188f358c5.html">kvm</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="headertitle">
<div class="title">base_cpu.cc</div>  </div>
</div><!--header-->
<div class="contents">
<a href="base__cpu_8cc.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00002"></a><span class="lineno">    2</span>&#160;<span class="comment"> * Copyright (c) 2012, 2015, 2017 ARM Limited</span></div><div class="line"><a name="l00003"></a><span class="lineno">    3</span>&#160;<span class="comment"> * All rights reserved</span></div><div class="line"><a name="l00004"></a><span class="lineno">    4</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00005"></a><span class="lineno">    5</span>&#160;<span class="comment"> * The license below extends only to copyright in the software and shall</span></div><div class="line"><a name="l00006"></a><span class="lineno">    6</span>&#160;<span class="comment"> * not be construed as granting a license to any other intellectual</span></div><div class="line"><a name="l00007"></a><span class="lineno">    7</span>&#160;<span class="comment"> * property including but not limited to intellectual property relating</span></div><div class="line"><a name="l00008"></a><span class="lineno">    8</span>&#160;<span class="comment"> * to a hardware implementation of the functionality of the software</span></div><div class="line"><a name="l00009"></a><span class="lineno">    9</span>&#160;<span class="comment"> * licensed hereunder.  You may use the software subject to the license</span></div><div class="line"><a name="l00010"></a><span class="lineno">   10</span>&#160;<span class="comment"> * terms below provided that you ensure that this notice is replicated</span></div><div class="line"><a name="l00011"></a><span class="lineno">   11</span>&#160;<span class="comment"> * unmodified and in its entirety in all distributions of the software,</span></div><div class="line"><a name="l00012"></a><span class="lineno">   12</span>&#160;<span class="comment"> * modified or unmodified, in source code or in binary form.</span></div><div class="line"><a name="l00013"></a><span class="lineno">   13</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00014"></a><span class="lineno">   14</span>&#160;<span class="comment"> * Redistribution and use in source and binary forms, with or without</span></div><div class="line"><a name="l00015"></a><span class="lineno">   15</span>&#160;<span class="comment"> * modification, are permitted provided that the following conditions are</span></div><div class="line"><a name="l00016"></a><span class="lineno">   16</span>&#160;<span class="comment"> * met: redistributions of source code must retain the above copyright</span></div><div class="line"><a name="l00017"></a><span class="lineno">   17</span>&#160;<span class="comment"> * notice, this list of conditions and the following disclaimer;</span></div><div class="line"><a name="l00018"></a><span class="lineno">   18</span>&#160;<span class="comment"> * redistributions in binary form must reproduce the above copyright</span></div><div class="line"><a name="l00019"></a><span class="lineno">   19</span>&#160;<span class="comment"> * notice, this list of conditions and the following disclaimer in the</span></div><div class="line"><a name="l00020"></a><span class="lineno">   20</span>&#160;<span class="comment"> * documentation and/or other materials provided with the distribution;</span></div><div class="line"><a name="l00021"></a><span class="lineno">   21</span>&#160;<span class="comment"> * neither the name of the copyright holders nor the names of its</span></div><div class="line"><a name="l00022"></a><span class="lineno">   22</span>&#160;<span class="comment"> * contributors may be used to endorse or promote products derived from</span></div><div class="line"><a name="l00023"></a><span class="lineno">   23</span>&#160;<span class="comment"> * this software without specific prior written permission.</span></div><div class="line"><a name="l00024"></a><span class="lineno">   24</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00025"></a><span class="lineno">   25</span>&#160;<span class="comment"> * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS</span></div><div class="line"><a name="l00026"></a><span class="lineno">   26</span>&#160;<span class="comment"> * &quot;AS IS&quot; AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT</span></div><div class="line"><a name="l00027"></a><span class="lineno">   27</span>&#160;<span class="comment"> * LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR</span></div><div class="line"><a name="l00028"></a><span class="lineno">   28</span>&#160;<span class="comment"> * A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT</span></div><div class="line"><a name="l00029"></a><span class="lineno">   29</span>&#160;<span class="comment"> * OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL,</span></div><div class="line"><a name="l00030"></a><span class="lineno">   30</span>&#160;<span class="comment"> * SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT</span></div><div class="line"><a name="l00031"></a><span class="lineno">   31</span>&#160;<span class="comment"> * LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,</span></div><div class="line"><a name="l00032"></a><span class="lineno">   32</span>&#160;<span class="comment"> * DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY</span></div><div class="line"><a name="l00033"></a><span class="lineno">   33</span>&#160;<span class="comment"> * THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT</span></div><div class="line"><a name="l00034"></a><span class="lineno">   34</span>&#160;<span class="comment"> * (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE</span></div><div class="line"><a name="l00035"></a><span class="lineno">   35</span>&#160;<span class="comment"> * OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.</span></div><div class="line"><a name="l00036"></a><span class="lineno">   36</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00037"></a><span class="lineno">   37</span>&#160;<span class="comment"> * Authors: Andreas Sandberg</span></div><div class="line"><a name="l00038"></a><span class="lineno">   38</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00039"></a><span class="lineno">   39</span>&#160;</div><div class="line"><a name="l00040"></a><span class="lineno">   40</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="base__cpu_8hh.html">arch/arm/kvm/base_cpu.hh</a>&quot;</span></div><div class="line"><a name="l00041"></a><span class="lineno">   41</span>&#160;</div><div class="line"><a name="l00042"></a><span class="lineno">   42</span>&#160;<span class="preprocessor">#include &lt;linux/kvm.h&gt;</span></div><div class="line"><a name="l00043"></a><span class="lineno">   43</span>&#160;</div><div class="line"><a name="l00044"></a><span class="lineno">   44</span>&#160;<span class="preprocessor">#include &quot;debug/KvmInt.hh&quot;</span></div><div class="line"><a name="l00045"></a><span class="lineno">   45</span>&#160;<span class="preprocessor">#include &quot;params/BaseArmKvmCPU.hh&quot;</span></div><div class="line"><a name="l00046"></a><span class="lineno">   46</span>&#160;</div><div class="line"><a name="l00047"></a><span class="lineno"><a class="line" href="base__cpu_8cc.html#a6b12b6e57bcd2b0d7a9a8be3ee7483c5">   47</a></span>&#160;<span class="preprocessor">#define INTERRUPT_ID(type, vcpu, irq) (                    \</span></div><div class="line"><a name="l00048"></a><span class="lineno">   48</span>&#160;<span class="preprocessor">        ((type) &lt;&lt; KVM_ARM_IRQ_TYPE_SHIFT) |               \</span></div><div class="line"><a name="l00049"></a><span class="lineno">   49</span>&#160;<span class="preprocessor">        ((vcpu) &lt;&lt; KVM_ARM_IRQ_VCPU_SHIFT) |               \</span></div><div class="line"><a name="l00050"></a><span class="lineno">   50</span>&#160;<span class="preprocessor">        ((irq) &lt;&lt; KVM_ARM_IRQ_NUM_SHIFT))</span></div><div class="line"><a name="l00051"></a><span class="lineno">   51</span>&#160;</div><div class="line"><a name="l00052"></a><span class="lineno"><a class="line" href="base__cpu_8cc.html#a4ba9838d143c2908d0df30aee7538146">   52</a></span>&#160;<span class="preprocessor">#define INTERRUPT_VCPU_IRQ(vcpu)                                \</span></div><div class="line"><a name="l00053"></a><span class="lineno">   53</span>&#160;<span class="preprocessor">    INTERRUPT_ID(KVM_ARM_IRQ_TYPE_CPU, vcpu, KVM_ARM_IRQ_CPU_IRQ)</span></div><div class="line"><a name="l00054"></a><span class="lineno">   54</span>&#160;</div><div class="line"><a name="l00055"></a><span class="lineno"><a class="line" href="base__cpu_8cc.html#a6f3141c5d3bd5102d152524db35d1ff1">   55</a></span>&#160;<span class="preprocessor">#define INTERRUPT_VCPU_FIQ(vcpu)                                \</span></div><div class="line"><a name="l00056"></a><span class="lineno">   56</span>&#160;<span class="preprocessor">    INTERRUPT_ID(KVM_ARM_IRQ_TYPE_CPU, vcpu, KVM_ARM_IRQ_CPU_FIQ)</span></div><div class="line"><a name="l00057"></a><span class="lineno">   57</span>&#160;</div><div class="line"><a name="l00058"></a><span class="lineno">   58</span>&#160;</div><div class="line"><a name="l00059"></a><span class="lineno"><a class="line" href="classBaseArmKvmCPU.html#a460c3b40a95a2fded566780bc40ecc1c">   59</a></span>&#160;<a class="code" href="classBaseArmKvmCPU.html#a460c3b40a95a2fded566780bc40ecc1c">BaseArmKvmCPU::BaseArmKvmCPU</a>(BaseArmKvmCPUParams *params)</div><div class="line"><a name="l00060"></a><span class="lineno">   60</span>&#160;    : <a class="code" href="classBaseKvmCPU.html">BaseKvmCPU</a>(params),</div><div class="line"><a name="l00061"></a><span class="lineno">   61</span>&#160;      irqAsserted(false), fiqAsserted(false)</div><div class="line"><a name="l00062"></a><span class="lineno">   62</span>&#160;{</div><div class="line"><a name="l00063"></a><span class="lineno">   63</span>&#160;}</div><div class="line"><a name="l00064"></a><span class="lineno">   64</span>&#160;</div><div class="line"><a name="l00065"></a><span class="lineno"><a class="line" href="classBaseArmKvmCPU.html#a0ff5e7798d6f68a6e01ca9e7d8fa35f7">   65</a></span>&#160;<a class="code" href="classBaseArmKvmCPU.html#a0ff5e7798d6f68a6e01ca9e7d8fa35f7">BaseArmKvmCPU::~BaseArmKvmCPU</a>()</div><div class="line"><a name="l00066"></a><span class="lineno">   66</span>&#160;{</div><div class="line"><a name="l00067"></a><span class="lineno">   67</span>&#160;}</div><div class="line"><a name="l00068"></a><span class="lineno">   68</span>&#160;</div><div class="line"><a name="l00069"></a><span class="lineno">   69</span>&#160;<span class="keywordtype">void</span></div><div class="line"><a name="l00070"></a><span class="lineno"><a class="line" href="classBaseArmKvmCPU.html#adaa18539f23cbaaf318ebacb76f40fe2">   70</a></span>&#160;<a class="code" href="classBaseArmKvmCPU.html#adaa18539f23cbaaf318ebacb76f40fe2">BaseArmKvmCPU::startup</a>()</div><div class="line"><a name="l00071"></a><span class="lineno">   71</span>&#160;{</div><div class="line"><a name="l00072"></a><span class="lineno">   72</span>&#160;    <a class="code" href="classBaseKvmCPU.html#a5200a5d735b056f13b7ee17c1dc696e8">BaseKvmCPU::startup</a>();</div><div class="line"><a name="l00073"></a><span class="lineno">   73</span>&#160;</div><div class="line"><a name="l00074"></a><span class="lineno">   74</span>&#160;    <span class="comment">/* TODO: This needs to be moved when we start to support VMs with</span></div><div class="line"><a name="l00075"></a><span class="lineno">   75</span>&#160;<span class="comment">     * multiple threads since kvmArmVCpuInit requires that all CPUs in</span></div><div class="line"><a name="l00076"></a><span class="lineno">   76</span>&#160;<span class="comment">     * the VM have been created.</span></div><div class="line"><a name="l00077"></a><span class="lineno">   77</span>&#160;<span class="comment">     */</span></div><div class="line"><a name="l00078"></a><span class="lineno">   78</span>&#160;    <span class="keyword">struct </span>kvm_vcpu_init target_config;</div><div class="line"><a name="l00079"></a><span class="lineno">   79</span>&#160;    memset(&amp;target_config, 0, <span class="keyword">sizeof</span>(target_config));</div><div class="line"><a name="l00080"></a><span class="lineno">   80</span>&#160;</div><div class="line"><a name="l00081"></a><span class="lineno">   81</span>&#160;    <a class="code" href="classBaseKvmCPU.html#adeeeb00ef99797a5acd84121aa9d48ce">vm</a>.kvmArmPreferredTarget(target_config);</div><div class="line"><a name="l00082"></a><span class="lineno">   82</span>&#160;    <span class="keywordflow">if</span> (!((<a class="code" href="classArmSystem.html">ArmSystem</a> *)<a class="code" href="classBaseCPU.html#aec7be52311ec347359ea6bffc40db74a">system</a>)-&gt;highestELIs64()) {</div><div class="line"><a name="l00083"></a><span class="lineno">   83</span>&#160;        target_config.features[0] |= (1 &lt;&lt; KVM_ARM_VCPU_EL1_32BIT);</div><div class="line"><a name="l00084"></a><span class="lineno">   84</span>&#160;    }</div><div class="line"><a name="l00085"></a><span class="lineno">   85</span>&#160;    <a class="code" href="classBaseArmKvmCPU.html#af33a3c2f34ed45ca0c19b0264b162cfe">kvmArmVCpuInit</a>(target_config);</div><div class="line"><a name="l00086"></a><span class="lineno">   86</span>&#160;}</div><div class="line"><a name="l00087"></a><span class="lineno">   87</span>&#160;</div><div class="line"><a name="l00088"></a><span class="lineno">   88</span>&#160;<a class="code" href="base_2types_8hh.html#a5c8ed81b7d238c9083e1037ba6d61643">Tick</a></div><div class="line"><a name="l00089"></a><span class="lineno"><a class="line" href="classBaseArmKvmCPU.html#aa3d9c03de5e9a074fcd003099c3032c8">   89</a></span>&#160;<a class="code" href="classBaseArmKvmCPU.html#aa3d9c03de5e9a074fcd003099c3032c8">BaseArmKvmCPU::kvmRun</a>(<a class="code" href="base_2types_8hh.html#a5c8ed81b7d238c9083e1037ba6d61643">Tick</a> ticks)</div><div class="line"><a name="l00090"></a><span class="lineno">   90</span>&#160;{</div><div class="line"><a name="l00091"></a><span class="lineno">   91</span>&#160;    <span class="keyword">const</span> <span class="keywordtype">bool</span> simFIQ(<a class="code" href="classBaseCPU.html#ad632b5fdf96b18eb627ef842494d48a5">interrupts</a>[0]-&gt;checkRaw(<a class="code" href="namespaceArmISA.html#a5944639e8d6a3ef3fd6a51234896148aa1a8d6650c6b7cd450171b19c2ae5806b">INT_FIQ</a>));</div><div class="line"><a name="l00092"></a><span class="lineno">   92</span>&#160;    <span class="keyword">const</span> <span class="keywordtype">bool</span> simIRQ(<a class="code" href="classBaseCPU.html#ad632b5fdf96b18eb627ef842494d48a5">interrupts</a>[0]-&gt;checkRaw(<a class="code" href="namespaceArmISA.html#a5944639e8d6a3ef3fd6a51234896148aa191006dfb22bb0de6321f02394154cf5">INT_IRQ</a>));</div><div class="line"><a name="l00093"></a><span class="lineno">   93</span>&#160;</div><div class="line"><a name="l00094"></a><span class="lineno">   94</span>&#160;    <span class="keywordflow">if</span> (!<a class="code" href="classBaseKvmCPU.html#adeeeb00ef99797a5acd84121aa9d48ce">vm</a>.<a class="code" href="group__KvmInterrupts.html#ga530df0caa59c52a2ac0e50ffb3c4d6d7">hasKernelIRQChip</a>()) {</div><div class="line"><a name="l00095"></a><span class="lineno">   95</span>&#160;        <span class="keywordflow">if</span> (<a class="code" href="classBaseArmKvmCPU.html#aa613561bc3eeccfc86ac81a94a0fe1ec">fiqAsserted</a> != simFIQ) {</div><div class="line"><a name="l00096"></a><span class="lineno">   96</span>&#160;            <a class="code" href="base_2trace_8hh.html#aefe58fddf89e41edd783bf4c3e31d2c3">DPRINTF</a>(KvmInt, <span class="stringliteral">&quot;KVM: Update FIQ state: %i\n&quot;</span>, simFIQ);</div><div class="line"><a name="l00097"></a><span class="lineno">   97</span>&#160;            <a class="code" href="classBaseKvmCPU.html#adeeeb00ef99797a5acd84121aa9d48ce">vm</a>.<a class="code" href="group__KvmInterrupts.html#ga24f25100642b68c4a9a119e172954cf2">setIRQLine</a>(<a class="code" href="base__cpu_8cc.html#a6f3141c5d3bd5102d152524db35d1ff1">INTERRUPT_VCPU_FIQ</a>(<a class="code" href="classBaseKvmCPU.html#a2052ce54091f66f08c0f0dee6904710f">vcpuID</a>), simFIQ);</div><div class="line"><a name="l00098"></a><span class="lineno">   98</span>&#160;        }</div><div class="line"><a name="l00099"></a><span class="lineno">   99</span>&#160;        <span class="keywordflow">if</span> (<a class="code" href="classBaseArmKvmCPU.html#a502c282e42b770e858721d6fd9ef9bbf">irqAsserted</a> != simIRQ) {</div><div class="line"><a name="l00100"></a><span class="lineno">  100</span>&#160;            <a class="code" href="base_2trace_8hh.html#aefe58fddf89e41edd783bf4c3e31d2c3">DPRINTF</a>(KvmInt, <span class="stringliteral">&quot;KVM: Update IRQ state: %i\n&quot;</span>, simIRQ);</div><div class="line"><a name="l00101"></a><span class="lineno">  101</span>&#160;            <a class="code" href="classBaseKvmCPU.html#adeeeb00ef99797a5acd84121aa9d48ce">vm</a>.<a class="code" href="group__KvmInterrupts.html#ga24f25100642b68c4a9a119e172954cf2">setIRQLine</a>(<a class="code" href="base__cpu_8cc.html#a4ba9838d143c2908d0df30aee7538146">INTERRUPT_VCPU_IRQ</a>(<a class="code" href="classBaseKvmCPU.html#a2052ce54091f66f08c0f0dee6904710f">vcpuID</a>), simIRQ);</div><div class="line"><a name="l00102"></a><span class="lineno">  102</span>&#160;        }</div><div class="line"><a name="l00103"></a><span class="lineno">  103</span>&#160;    } <span class="keywordflow">else</span> {</div><div class="line"><a name="l00104"></a><span class="lineno">  104</span>&#160;        <a class="code" href="logging_8hh.html#acbbc8d5d071c2756fd6490624be5b64c">warn_if</a>(simFIQ &amp;&amp; !<a class="code" href="classBaseArmKvmCPU.html#aa613561bc3eeccfc86ac81a94a0fe1ec">fiqAsserted</a>,</div><div class="line"><a name="l00105"></a><span class="lineno">  105</span>&#160;                <span class="stringliteral">&quot;FIQ raised by the simulated interrupt controller &quot;</span> \</div><div class="line"><a name="l00106"></a><span class="lineno">  106</span>&#160;                <span class="stringliteral">&quot;despite in-kernel GIC emulation. This is probably a bug.&quot;</span>);</div><div class="line"><a name="l00107"></a><span class="lineno">  107</span>&#160;</div><div class="line"><a name="l00108"></a><span class="lineno">  108</span>&#160;        <a class="code" href="logging_8hh.html#acbbc8d5d071c2756fd6490624be5b64c">warn_if</a>(simIRQ &amp;&amp; !<a class="code" href="classBaseArmKvmCPU.html#a502c282e42b770e858721d6fd9ef9bbf">irqAsserted</a>,</div><div class="line"><a name="l00109"></a><span class="lineno">  109</span>&#160;                <span class="stringliteral">&quot;IRQ raised by the simulated interrupt controller &quot;</span> \</div><div class="line"><a name="l00110"></a><span class="lineno">  110</span>&#160;                <span class="stringliteral">&quot;despite in-kernel GIC emulation. This is probably a bug.&quot;</span>);</div><div class="line"><a name="l00111"></a><span class="lineno">  111</span>&#160;    }</div><div class="line"><a name="l00112"></a><span class="lineno">  112</span>&#160;</div><div class="line"><a name="l00113"></a><span class="lineno">  113</span>&#160;    <a class="code" href="classBaseArmKvmCPU.html#a502c282e42b770e858721d6fd9ef9bbf">irqAsserted</a> = simIRQ;</div><div class="line"><a name="l00114"></a><span class="lineno">  114</span>&#160;    <a class="code" href="classBaseArmKvmCPU.html#aa613561bc3eeccfc86ac81a94a0fe1ec">fiqAsserted</a> = simFIQ;</div><div class="line"><a name="l00115"></a><span class="lineno">  115</span>&#160;</div><div class="line"><a name="l00116"></a><span class="lineno">  116</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="classBaseKvmCPU.html#a76cee3dce21295def5b0ad86a25b3835">BaseKvmCPU::kvmRun</a>(ticks);</div><div class="line"><a name="l00117"></a><span class="lineno">  117</span>&#160;}</div><div class="line"><a name="l00118"></a><span class="lineno">  118</span>&#160;</div><div class="line"><a name="l00119"></a><span class="lineno">  119</span>&#160;<span class="keyword">const</span> <a class="code" href="classstd_1_1vector.html">BaseArmKvmCPU::RegIndexVector</a> &amp;</div><div class="line"><a name="l00120"></a><span class="lineno"><a class="line" href="classBaseArmKvmCPU.html#a77cdda8216b36f51729ae112faf6e278">  120</a></span>&#160;<a class="code" href="classBaseArmKvmCPU.html#a77cdda8216b36f51729ae112faf6e278">BaseArmKvmCPU::getRegList</a>()<span class="keyword"> const</span></div><div class="line"><a name="l00121"></a><span class="lineno">  121</span>&#160;<span class="keyword"></span>{</div><div class="line"><a name="l00122"></a><span class="lineno">  122</span>&#160;    <span class="comment">// Do we need to request a list of registers from the kernel?</span></div><div class="line"><a name="l00123"></a><span class="lineno">  123</span>&#160;    <span class="keywordflow">if</span> (<a class="code" href="classBaseArmKvmCPU.html#acaed6ea1d2872be00cdb70e49a616e8b">_regIndexList</a>.size() == 0) {</div><div class="line"><a name="l00124"></a><span class="lineno">  124</span>&#160;        <span class="comment">// Start by probing for the size of the list. We do this</span></div><div class="line"><a name="l00125"></a><span class="lineno">  125</span>&#160;        <span class="comment">// calling the ioctl with a struct size of 0. The kernel will</span></div><div class="line"><a name="l00126"></a><span class="lineno">  126</span>&#160;        <span class="comment">// return the number of elements required to hold the list.</span></div><div class="line"><a name="l00127"></a><span class="lineno">  127</span>&#160;        kvm_reg_list regs_probe;</div><div class="line"><a name="l00128"></a><span class="lineno">  128</span>&#160;        regs_probe.n = 0;</div><div class="line"><a name="l00129"></a><span class="lineno">  129</span>&#160;        <a class="code" href="classBaseArmKvmCPU.html#a77cdda8216b36f51729ae112faf6e278">getRegList</a>(regs_probe);</div><div class="line"><a name="l00130"></a><span class="lineno">  130</span>&#160;</div><div class="line"><a name="l00131"></a><span class="lineno">  131</span>&#160;        <span class="comment">// Request the actual register list now that we know how many</span></div><div class="line"><a name="l00132"></a><span class="lineno">  132</span>&#160;        <span class="comment">// register we need to allocate space for.</span></div><div class="line"><a name="l00133"></a><span class="lineno">  133</span>&#160;        std::unique_ptr&lt;struct kvm_reg_list&gt; regs;</div><div class="line"><a name="l00134"></a><span class="lineno">  134</span>&#160;        <span class="keyword">const</span> <span class="keywordtype">size_t</span> size(<span class="keyword">sizeof</span>(<span class="keyword">struct</span> kvm_reg_list) +</div><div class="line"><a name="l00135"></a><span class="lineno">  135</span>&#160;                          regs_probe.n * <span class="keyword">sizeof</span>(uint64_t));</div><div class="line"><a name="l00136"></a><span class="lineno">  136</span>&#160;        regs.reset((<span class="keyword">struct</span> kvm_reg_list *)<span class="keyword">operator</span> <span class="keyword">new</span>(size));</div><div class="line"><a name="l00137"></a><span class="lineno">  137</span>&#160;        regs-&gt;n = regs_probe.n;</div><div class="line"><a name="l00138"></a><span class="lineno">  138</span>&#160;        <span class="keywordflow">if</span> (!<a class="code" href="classBaseArmKvmCPU.html#a77cdda8216b36f51729ae112faf6e278">getRegList</a>(*regs))</div><div class="line"><a name="l00139"></a><span class="lineno">  139</span>&#160;            <a class="code" href="logging_8hh.html#a1445e207e36c97ff84c54b47288cea19">panic</a>(<span class="stringliteral">&quot;Failed to determine register list size.\n&quot;</span>);</div><div class="line"><a name="l00140"></a><span class="lineno">  140</span>&#160;</div><div class="line"><a name="l00141"></a><span class="lineno">  141</span>&#160;        <a class="code" href="classBaseArmKvmCPU.html#acaed6ea1d2872be00cdb70e49a616e8b">_regIndexList</a>.assign(regs-&gt;reg, regs-&gt;reg + regs-&gt;n);</div><div class="line"><a name="l00142"></a><span class="lineno">  142</span>&#160;    }</div><div class="line"><a name="l00143"></a><span class="lineno">  143</span>&#160;</div><div class="line"><a name="l00144"></a><span class="lineno">  144</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="classBaseArmKvmCPU.html#acaed6ea1d2872be00cdb70e49a616e8b">_regIndexList</a>;</div><div class="line"><a name="l00145"></a><span class="lineno">  145</span>&#160;}</div><div class="line"><a name="l00146"></a><span class="lineno">  146</span>&#160;</div><div class="line"><a name="l00147"></a><span class="lineno">  147</span>&#160;<span class="keywordtype">void</span></div><div class="line"><a name="l00148"></a><span class="lineno"><a class="line" href="classBaseArmKvmCPU.html#af33a3c2f34ed45ca0c19b0264b162cfe">  148</a></span>&#160;<a class="code" href="classBaseArmKvmCPU.html#af33a3c2f34ed45ca0c19b0264b162cfe">BaseArmKvmCPU::kvmArmVCpuInit</a>(<span class="keyword">const</span> <span class="keyword">struct</span> kvm_vcpu_init &amp;<a class="code" href="classBaseKvmCPU.html#a9fd22d60856f797b08483828ec71f1e2">init</a>)</div><div class="line"><a name="l00149"></a><span class="lineno">  149</span>&#160;{</div><div class="line"><a name="l00150"></a><span class="lineno">  150</span>&#160;    <span class="keywordflow">if</span> (<a class="code" href="group__KvmIoctl.html#gaea3beb8166f5849f6c733e1376454e5c">ioctl</a>(KVM_ARM_VCPU_INIT, (<span class="keywordtype">void</span> *)&amp;init) == -1)</div><div class="line"><a name="l00151"></a><span class="lineno">  151</span>&#160;        <a class="code" href="logging_8hh.html#a1445e207e36c97ff84c54b47288cea19">panic</a>(<span class="stringliteral">&quot;KVM: Failed to initialize vCPU\n&quot;</span>);</div><div class="line"><a name="l00152"></a><span class="lineno">  152</span>&#160;}</div><div class="line"><a name="l00153"></a><span class="lineno">  153</span>&#160;</div><div class="line"><a name="l00154"></a><span class="lineno">  154</span>&#160;<span class="keywordtype">bool</span></div><div class="line"><a name="l00155"></a><span class="lineno"><a class="line" href="classBaseArmKvmCPU.html#a67d216a6c9c26ad5615b6610120552d5">  155</a></span>&#160;<a class="code" href="classBaseArmKvmCPU.html#a77cdda8216b36f51729ae112faf6e278">BaseArmKvmCPU::getRegList</a>(<span class="keyword">struct</span> kvm_reg_list &amp;regs)<span class="keyword"> const</span></div><div class="line"><a name="l00156"></a><span class="lineno">  156</span>&#160;<span class="keyword"></span>{</div><div class="line"><a name="l00157"></a><span class="lineno">  157</span>&#160;    <span class="keywordflow">if</span> (<a class="code" href="group__KvmIoctl.html#gaea3beb8166f5849f6c733e1376454e5c">ioctl</a>(KVM_GET_REG_LIST, (<span class="keywordtype">void</span> *)&amp;regs) == -1) {</div><div class="line"><a name="l00158"></a><span class="lineno">  158</span>&#160;        <span class="keywordflow">if</span> (errno == E2BIG) {</div><div class="line"><a name="l00159"></a><span class="lineno">  159</span>&#160;            <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l00160"></a><span class="lineno">  160</span>&#160;        } <span class="keywordflow">else</span> {</div><div class="line"><a name="l00161"></a><span class="lineno">  161</span>&#160;            <a class="code" href="logging_8hh.html#a1445e207e36c97ff84c54b47288cea19">panic</a>(<span class="stringliteral">&quot;KVM: Failed to get vCPU register list (errno: %i)\n&quot;</span>,</div><div class="line"><a name="l00162"></a><span class="lineno">  162</span>&#160;                  errno);</div><div class="line"><a name="l00163"></a><span class="lineno">  163</span>&#160;        }</div><div class="line"><a name="l00164"></a><span class="lineno">  164</span>&#160;    } <span class="keywordflow">else</span> {</div><div class="line"><a name="l00165"></a><span class="lineno">  165</span>&#160;        <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l00166"></a><span class="lineno">  166</span>&#160;    }</div><div class="line"><a name="l00167"></a><span class="lineno">  167</span>&#160;}</div><div class="ttc" id="logging_8hh_html_a1445e207e36c97ff84c54b47288cea19"><div class="ttname"><a href="logging_8hh.html#a1445e207e36c97ff84c54b47288cea19">panic</a></div><div class="ttdeci">#define panic(...)</div><div class="ttdoc">This implements a cprintf based panic() function. </div><div class="ttdef"><b>Definition:</b> <a href="logging_8hh_source.html#l00167">logging.hh:167</a></div></div>
<div class="ttc" id="base_2trace_8hh_html_aefe58fddf89e41edd783bf4c3e31d2c3"><div class="ttname"><a href="base_2trace_8hh.html#aefe58fddf89e41edd783bf4c3e31d2c3">DPRINTF</a></div><div class="ttdeci">#define DPRINTF(x,...)</div><div class="ttdef"><b>Definition:</b> <a href="base_2trace_8hh_source.html#l00215">trace.hh:215</a></div></div>
<div class="ttc" id="classBaseArmKvmCPU_html_af33a3c2f34ed45ca0c19b0264b162cfe"><div class="ttname"><a href="classBaseArmKvmCPU.html#af33a3c2f34ed45ca0c19b0264b162cfe">BaseArmKvmCPU::kvmArmVCpuInit</a></div><div class="ttdeci">void kvmArmVCpuInit(const struct kvm_vcpu_init &amp;init)</div><div class="ttdoc">Tell the kernel to initialize this CPU. </div><div class="ttdef"><b>Definition:</b> <a href="base__cpu_8cc_source.html#l00148">base_cpu.cc:148</a></div></div>
<div class="ttc" id="classBaseArmKvmCPU_html_a460c3b40a95a2fded566780bc40ecc1c"><div class="ttname"><a href="classBaseArmKvmCPU.html#a460c3b40a95a2fded566780bc40ecc1c">BaseArmKvmCPU::BaseArmKvmCPU</a></div><div class="ttdeci">BaseArmKvmCPU(BaseArmKvmCPUParams *params)</div><div class="ttdef"><b>Definition:</b> <a href="base__cpu_8cc_source.html#l00059">base_cpu.cc:59</a></div></div>
<div class="ttc" id="classBaseCPU_html_ad632b5fdf96b18eb627ef842494d48a5"><div class="ttname"><a href="classBaseCPU.html#ad632b5fdf96b18eb627ef842494d48a5">BaseCPU::interrupts</a></div><div class="ttdeci">std::vector&lt; BaseInterrupts * &gt; interrupts</div><div class="ttdef"><b>Definition:</b> <a href="cpu_2base_8hh_source.html#l00222">base.hh:222</a></div></div>
<div class="ttc" id="classBaseKvmCPU_html_a76cee3dce21295def5b0ad86a25b3835"><div class="ttname"><a href="classBaseKvmCPU.html#a76cee3dce21295def5b0ad86a25b3835">BaseKvmCPU::kvmRun</a></div><div class="ttdeci">virtual Tick kvmRun(Tick ticks)</div><div class="ttdoc">Request KVM to run the guest for a given number of ticks. </div><div class="ttdef"><b>Definition:</b> <a href="cpu_2kvm_2base_8cc_source.html#l00728">base.cc:728</a></div></div>
<div class="ttc" id="group__KvmInterrupts_html_ga530df0caa59c52a2ac0e50ffb3c4d6d7"><div class="ttname"><a href="group__KvmInterrupts.html#ga530df0caa59c52a2ac0e50ffb3c4d6d7">KvmVM::hasKernelIRQChip</a></div><div class="ttdeci">bool hasKernelIRQChip() const</div><div class="ttdoc">Is in-kernel IRQ chip emulation enabled? </div><div class="ttdef"><b>Definition:</b> <a href="vm_8hh_source.html#l00353">vm.hh:353</a></div></div>
<div class="ttc" id="classBaseCPU_html_aec7be52311ec347359ea6bffc40db74a"><div class="ttname"><a href="classBaseCPU.html#aec7be52311ec347359ea6bffc40db74a">BaseCPU::system</a></div><div class="ttdeci">System * system</div><div class="ttdef"><b>Definition:</b> <a href="cpu_2base_8hh_source.html#l00386">base.hh:386</a></div></div>
<div class="ttc" id="classBaseKvmCPU_html"><div class="ttname"><a href="classBaseKvmCPU.html">BaseKvmCPU</a></div><div class="ttdoc">Base class for KVM based CPU models. </div><div class="ttdef"><b>Definition:</b> <a href="cpu_2kvm_2base_8hh_source.html#l00079">base.hh:79</a></div></div>
<div class="ttc" id="classBaseKvmCPU_html_a9fd22d60856f797b08483828ec71f1e2"><div class="ttname"><a href="classBaseKvmCPU.html#a9fd22d60856f797b08483828ec71f1e2">BaseKvmCPU::init</a></div><div class="ttdeci">void init() override</div><div class="ttdoc">init() is called after all C++ SimObjects have been created and all ports are connected. </div><div class="ttdef"><b>Definition:</b> <a href="cpu_2kvm_2base_8cc_source.html#l00109">base.cc:109</a></div></div>
<div class="ttc" id="group__KvmInterrupts_html_ga24f25100642b68c4a9a119e172954cf2"><div class="ttname"><a href="group__KvmInterrupts.html#ga24f25100642b68c4a9a119e172954cf2">KvmVM::setIRQLine</a></div><div class="ttdeci">void setIRQLine(uint32_t irq, bool high)</div><div class="ttdoc">Set the status of an IRQ line using KVM_IRQ_LINE. </div><div class="ttdef"><b>Definition:</b> <a href="vm_8cc_source.html#l00502">vm.cc:502</a></div></div>
<div class="ttc" id="classBaseKvmCPU_html_a2052ce54091f66f08c0f0dee6904710f"><div class="ttname"><a href="classBaseKvmCPU.html#a2052ce54091f66f08c0f0dee6904710f">BaseKvmCPU::vcpuID</a></div><div class="ttdeci">const long vcpuID</div><div class="ttdoc">KVM internal ID of the vCPU. </div><div class="ttdef"><b>Definition:</b> <a href="cpu_2kvm_2base_8hh_source.html#l00638">base.hh:638</a></div></div>
<div class="ttc" id="classstd_1_1vector_html"><div class="ttname"><a href="classstd_1_1vector.html">std::vector&lt; uint64_t &gt;</a></div></div>
<div class="ttc" id="classBaseArmKvmCPU_html_adaa18539f23cbaaf318ebacb76f40fe2"><div class="ttname"><a href="classBaseArmKvmCPU.html#adaa18539f23cbaaf318ebacb76f40fe2">BaseArmKvmCPU::startup</a></div><div class="ttdeci">void startup() override</div><div class="ttdoc">startup() is the final initialization call before simulation. </div><div class="ttdef"><b>Definition:</b> <a href="base__cpu_8cc_source.html#l00070">base_cpu.cc:70</a></div></div>
<div class="ttc" id="base__cpu_8cc_html_a4ba9838d143c2908d0df30aee7538146"><div class="ttname"><a href="base__cpu_8cc.html#a4ba9838d143c2908d0df30aee7538146">INTERRUPT_VCPU_IRQ</a></div><div class="ttdeci">#define INTERRUPT_VCPU_IRQ(vcpu)</div><div class="ttdef"><b>Definition:</b> <a href="base__cpu_8cc_source.html#l00052">base_cpu.cc:52</a></div></div>
<div class="ttc" id="namespaceArmISA_html_a5944639e8d6a3ef3fd6a51234896148aa191006dfb22bb0de6321f02394154cf5"><div class="ttname"><a href="namespaceArmISA.html#a5944639e8d6a3ef3fd6a51234896148aa191006dfb22bb0de6321f02394154cf5">ArmISA::INT_IRQ</a></div><div class="ttdef"><b>Definition:</b> <a href="arm_2isa__traits_8hh_source.html#l00108">isa_traits.hh:108</a></div></div>
<div class="ttc" id="classBaseArmKvmCPU_html_a77cdda8216b36f51729ae112faf6e278"><div class="ttname"><a href="classBaseArmKvmCPU.html#a77cdda8216b36f51729ae112faf6e278">BaseArmKvmCPU::getRegList</a></div><div class="ttdeci">const RegIndexVector &amp; getRegList() const</div><div class="ttdoc">Get a list of registers supported by getOneReg() and setOneReg(). </div><div class="ttdef"><b>Definition:</b> <a href="base__cpu_8cc_source.html#l00120">base_cpu.cc:120</a></div></div>
<div class="ttc" id="classBaseKvmCPU_html_adeeeb00ef99797a5acd84121aa9d48ce"><div class="ttname"><a href="classBaseKvmCPU.html#adeeeb00ef99797a5acd84121aa9d48ce">BaseKvmCPU::vm</a></div><div class="ttdeci">KvmVM &amp; vm</div><div class="ttdef"><b>Definition:</b> <a href="cpu_2kvm_2base_8hh_source.html#l00153">base.hh:153</a></div></div>
<div class="ttc" id="classBaseArmKvmCPU_html_acaed6ea1d2872be00cdb70e49a616e8b"><div class="ttname"><a href="classBaseArmKvmCPU.html#acaed6ea1d2872be00cdb70e49a616e8b">BaseArmKvmCPU::_regIndexList</a></div><div class="ttdeci">RegIndexVector _regIndexList</div><div class="ttdoc">Cached copy of the list of registers supported by KVM. </div><div class="ttdef"><b>Definition:</b> <a href="base__cpu_8hh_source.html#l00108">base_cpu.hh:108</a></div></div>
<div class="ttc" id="base_2types_8hh_html_a5c8ed81b7d238c9083e1037ba6d61643"><div class="ttname"><a href="base_2types_8hh.html#a5c8ed81b7d238c9083e1037ba6d61643">Tick</a></div><div class="ttdeci">uint64_t Tick</div><div class="ttdoc">Tick count type. </div><div class="ttdef"><b>Definition:</b> <a href="base_2types_8hh_source.html#l00063">types.hh:63</a></div></div>
<div class="ttc" id="logging_8hh_html_acbbc8d5d071c2756fd6490624be5b64c"><div class="ttname"><a href="logging_8hh.html#acbbc8d5d071c2756fd6490624be5b64c">warn_if</a></div><div class="ttdeci">#define warn_if(cond,...)</div><div class="ttdoc">Conditional warning macro that checks the supplied condition and only prints a warning if the conditi...</div><div class="ttdef"><b>Definition:</b> <a href="logging_8hh_source.html#l00228">logging.hh:228</a></div></div>
<div class="ttc" id="namespaceArmISA_html_a5944639e8d6a3ef3fd6a51234896148aa1a8d6650c6b7cd450171b19c2ae5806b"><div class="ttname"><a href="namespaceArmISA.html#a5944639e8d6a3ef3fd6a51234896148aa1a8d6650c6b7cd450171b19c2ae5806b">ArmISA::INT_FIQ</a></div><div class="ttdef"><b>Definition:</b> <a href="arm_2isa__traits_8hh_source.html#l00109">isa_traits.hh:109</a></div></div>
<div class="ttc" id="classBaseArmKvmCPU_html_aa3d9c03de5e9a074fcd003099c3032c8"><div class="ttname"><a href="classBaseArmKvmCPU.html#aa3d9c03de5e9a074fcd003099c3032c8">BaseArmKvmCPU::kvmRun</a></div><div class="ttdeci">Tick kvmRun(Tick ticks) override</div><div class="ttdoc">Request KVM to run the guest for a given number of ticks. </div><div class="ttdef"><b>Definition:</b> <a href="base__cpu_8cc_source.html#l00089">base_cpu.cc:89</a></div></div>
<div class="ttc" id="base__cpu_8cc_html_a6f3141c5d3bd5102d152524db35d1ff1"><div class="ttname"><a href="base__cpu_8cc.html#a6f3141c5d3bd5102d152524db35d1ff1">INTERRUPT_VCPU_FIQ</a></div><div class="ttdeci">#define INTERRUPT_VCPU_FIQ(vcpu)</div><div class="ttdef"><b>Definition:</b> <a href="base__cpu_8cc_source.html#l00055">base_cpu.cc:55</a></div></div>
<div class="ttc" id="classBaseArmKvmCPU_html_a502c282e42b770e858721d6fd9ef9bbf"><div class="ttname"><a href="classBaseArmKvmCPU.html#a502c282e42b770e858721d6fd9ef9bbf">BaseArmKvmCPU::irqAsserted</a></div><div class="ttdeci">bool irqAsserted</div><div class="ttdoc">Cached state of the IRQ line. </div><div class="ttdef"><b>Definition:</b> <a href="base__cpu_8hh_source.html#l00062">base_cpu.hh:62</a></div></div>
<div class="ttc" id="base__cpu_8hh_html"><div class="ttname"><a href="base__cpu_8hh.html">base_cpu.hh</a></div></div>
<div class="ttc" id="group__KvmIoctl_html_gaea3beb8166f5849f6c733e1376454e5c"><div class="ttname"><a href="group__KvmIoctl.html#gaea3beb8166f5849f6c733e1376454e5c">BaseKvmCPU::ioctl</a></div><div class="ttdeci">int ioctl(int request, long p1) const</div><div class="ttdoc">vCPU ioctl interface. </div><div class="ttdef"><b>Definition:</b> <a href="cpu_2kvm_2base_8cc_source.html#l01178">base.cc:1178</a></div></div>
<div class="ttc" id="classArmSystem_html"><div class="ttname"><a href="classArmSystem.html">ArmSystem</a></div><div class="ttdef"><b>Definition:</b> <a href="arch_2arm_2system_8hh_source.html#l00060">system.hh:60</a></div></div>
<div class="ttc" id="classBaseKvmCPU_html_a5200a5d735b056f13b7ee17c1dc696e8"><div class="ttname"><a href="classBaseKvmCPU.html#a5200a5d735b056f13b7ee17c1dc696e8">BaseKvmCPU::startup</a></div><div class="ttdeci">void startup() override</div><div class="ttdoc">startup() is the final initialization call before simulation. </div><div class="ttdef"><b>Definition:</b> <a href="cpu_2kvm_2base_8cc_source.html#l00124">base.cc:124</a></div></div>
<div class="ttc" id="classBaseArmKvmCPU_html_aa613561bc3eeccfc86ac81a94a0fe1ec"><div class="ttname"><a href="classBaseArmKvmCPU.html#aa613561bc3eeccfc86ac81a94a0fe1ec">BaseArmKvmCPU::fiqAsserted</a></div><div class="ttdeci">bool fiqAsserted</div><div class="ttdoc">Cached state of the FIQ line. </div><div class="ttdef"><b>Definition:</b> <a href="base__cpu_8hh_source.html#l00064">base_cpu.hh:64</a></div></div>
<div class="ttc" id="classBaseArmKvmCPU_html_a0ff5e7798d6f68a6e01ca9e7d8fa35f7"><div class="ttname"><a href="classBaseArmKvmCPU.html#a0ff5e7798d6f68a6e01ca9e7d8fa35f7">BaseArmKvmCPU::~BaseArmKvmCPU</a></div><div class="ttdeci">virtual ~BaseArmKvmCPU()</div><div class="ttdef"><b>Definition:</b> <a href="base__cpu_8cc_source.html#l00065">base_cpu.cc:65</a></div></div>
</div><!-- fragment --></div><!-- contents -->
<hr size="1"><address style="align: right;"><small>
Generated on Mon Nov 25 2019 12:52:05 for gem5 by <a href="http://www.doxygen.org/index.html"> doxygen</a> 1.8.13</small></address>
</body>
</html>
