

================================================================
== Vivado HLS Report for 'store_bufs_organize'
================================================================
* Date:           Mon Sep 14 06:19:05 2020

* Version:        2019.2.1 (Build 2724168 on Thu Dec 05 05:19:09 MST 2019)
* Project:        model
* Solution:       solution1
* Product family: zynquplus
* Target device:  xczu3eg-sbva484-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 3.00 ns | 2.846 ns |   0.38 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       67|       67| 0.201 us | 0.201 us |   67|   67|   none  |
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop 1  |       64|       64|        17|          1|          1|    49|    yes   |
        +----------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 17


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 20
* Pipeline : 1
  Pipeline-0 : II = 1, D = 17, States = { 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 20 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 3 
20 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.84>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%ch_offset_read = call i6 @_ssdm_op_Read.ap_auto.i6(i6 %ch_offset)"   --->   Operation 21 'read' 'ch_offset_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%col_offset_read = call i5 @_ssdm_op_Read.ap_auto.i5(i5 %col_offset)"   --->   Operation 22 'read' 'col_offset_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%row_offset_read = call i5 @_ssdm_op_Read.ap_auto.i5(i5 %row_offset)"   --->   Operation 23 'read' 'row_offset_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%zext_ln287 = zext i6 %ch_offset_read to i19" [net_hls.cc:287]   --->   Operation 24 'zext' 'zext_ln287' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (2.84ns) (root node of the DSP)   --->   "%mul_ln287 = mul i19 12996, %zext_ln287" [net_hls.cc:287]   --->   Operation 25 'mul' 'mul_ln287' <Predicate = true> <Delay = 2.84> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.84> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%zext_ln287_1 = zext i5 %row_offset_read to i16" [net_hls.cc:287]   --->   Operation 26 'zext' 'zext_ln287_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (2.84ns) (root node of the DSP)   --->   "%mul_ln287_1 = mul i16 798, %zext_ln287_1" [net_hls.cc:287]   --->   Operation 27 'mul' 'mul_ln287_1' <Predicate = true> <Delay = 2.84> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.84> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%trunc_ln287 = trunc i16 %mul_ln287_1 to i15" [net_hls.cc:287]   --->   Operation 28 'trunc' 'trunc_ln287' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%trunc_ln287_1 = trunc i16 %mul_ln287_1 to i14" [net_hls.cc:287]   --->   Operation 29 'trunc' 'trunc_ln287_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%trunc_ln287_2 = trunc i5 %col_offset_read to i4" [net_hls.cc:287]   --->   Operation 30 'trunc' 'trunc_ln287_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%shl_ln = call i7 @_ssdm_op_BitConcatenate.i7.i4.i3(i4 %trunc_ln287_2, i3 0)" [net_hls.cc:287]   --->   Operation 31 'bitconcatenate' 'shl_ln' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%zext_ln287_2 = zext i7 %shl_ln to i8" [net_hls.cc:287]   --->   Operation 32 'zext' 'zext_ln287_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%zext_ln287_3 = zext i5 %col_offset_read to i8" [net_hls.cc:287]   --->   Operation 33 'zext' 'zext_ln287_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.89ns)   --->   "%sub_ln287 = sub i8 %zext_ln287_2, %zext_ln287_3" [net_hls.cc:287]   --->   Operation 34 'sub' 'sub_ln287' <Predicate = true> <Delay = 0.89> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 35 [2/2] (0.79ns)   --->   "%bn_weight_buf_V_0_lo = load i11* getelementptr inbounds ([4 x i11]* @bn_weight_buf_V_0, i64 0, i64 1), align 16" [net_hls.cc:296]   --->   Operation 35 'load' 'bn_weight_buf_V_0_lo' <Predicate = true> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 4> <RAM>
ST_1 : Operation 36 [2/2] (0.79ns)   --->   "%bn_bias_buf_V_0_load = load i11* getelementptr inbounds ([4 x i11]* @bn_bias_buf_V_0, i64 0, i64 1), align 16" [net_hls.cc:297]   --->   Operation 36 'load' 'bn_bias_buf_V_0_load' <Predicate = true> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 4> <RAM>
ST_1 : Operation 37 [2/2] (0.79ns)   --->   "%bn_weight_buf_V_1_lo = load i11* getelementptr inbounds ([4 x i11]* @bn_weight_buf_V_1, i64 0, i64 1), align 2" [net_hls.cc:296]   --->   Operation 37 'load' 'bn_weight_buf_V_1_lo' <Predicate = true> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 4> <RAM>
ST_1 : Operation 38 [2/2] (0.79ns)   --->   "%bn_bias_buf_V_1_load = load i11* getelementptr inbounds ([4 x i11]* @bn_bias_buf_V_1, i64 0, i64 1), align 2" [net_hls.cc:297]   --->   Operation 38 'load' 'bn_bias_buf_V_1_load' <Predicate = true> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 4> <RAM>
ST_1 : Operation 39 [2/2] (0.79ns)   --->   "%bn_weight_buf_V_2_lo = load i11* getelementptr inbounds ([4 x i11]* @bn_weight_buf_V_2, i64 0, i64 1), align 4" [net_hls.cc:296]   --->   Operation 39 'load' 'bn_weight_buf_V_2_lo' <Predicate = true> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 4> <RAM>
ST_1 : Operation 40 [2/2] (0.79ns)   --->   "%bn_bias_buf_V_2_load = load i11* getelementptr inbounds ([4 x i11]* @bn_bias_buf_V_2, i64 0, i64 1), align 4" [net_hls.cc:297]   --->   Operation 40 'load' 'bn_bias_buf_V_2_load' <Predicate = true> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 4> <RAM>
ST_1 : Operation 41 [2/2] (0.79ns)   --->   "%bn_weight_buf_V_3_lo = load i11* getelementptr inbounds ([4 x i11]* @bn_weight_buf_V_3, i64 0, i64 1), align 2" [net_hls.cc:296]   --->   Operation 41 'load' 'bn_weight_buf_V_3_lo' <Predicate = true> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 4> <RAM>
ST_1 : Operation 42 [2/2] (0.79ns)   --->   "%bn_bias_buf_V_3_load = load i11* getelementptr inbounds ([4 x i11]* @bn_bias_buf_V_3, i64 0, i64 1), align 2" [net_hls.cc:297]   --->   Operation 42 'load' 'bn_bias_buf_V_3_load' <Predicate = true> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 4> <RAM>
ST_1 : Operation 43 [2/2] (0.79ns)   --->   "%bn_weight_buf_V_4_lo = load i11* getelementptr inbounds ([4 x i11]* @bn_weight_buf_V_4, i64 0, i64 1), align 8" [net_hls.cc:296]   --->   Operation 43 'load' 'bn_weight_buf_V_4_lo' <Predicate = true> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 4> <RAM>
ST_1 : Operation 44 [2/2] (0.79ns)   --->   "%bn_bias_buf_V_4_load = load i11* getelementptr inbounds ([4 x i11]* @bn_bias_buf_V_4, i64 0, i64 1), align 8" [net_hls.cc:297]   --->   Operation 44 'load' 'bn_bias_buf_V_4_load' <Predicate = true> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 4> <RAM>
ST_1 : Operation 45 [2/2] (0.79ns)   --->   "%bn_weight_buf_V_5_lo = load i11* getelementptr inbounds ([4 x i11]* @bn_weight_buf_V_5, i64 0, i64 1), align 2" [net_hls.cc:296]   --->   Operation 45 'load' 'bn_weight_buf_V_5_lo' <Predicate = true> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 4> <RAM>
ST_1 : Operation 46 [2/2] (0.79ns)   --->   "%bn_bias_buf_V_5_load = load i11* getelementptr inbounds ([4 x i11]* @bn_bias_buf_V_5, i64 0, i64 1), align 2" [net_hls.cc:297]   --->   Operation 46 'load' 'bn_bias_buf_V_5_load' <Predicate = true> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 4> <RAM>
ST_1 : Operation 47 [2/2] (0.79ns)   --->   "%bn_weight_buf_V_6_lo = load i11* getelementptr inbounds ([4 x i11]* @bn_weight_buf_V_6, i64 0, i64 1), align 4" [net_hls.cc:296]   --->   Operation 47 'load' 'bn_weight_buf_V_6_lo' <Predicate = true> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 4> <RAM>
ST_1 : Operation 48 [2/2] (0.79ns)   --->   "%bn_bias_buf_V_6_load = load i11* getelementptr inbounds ([4 x i11]* @bn_bias_buf_V_6, i64 0, i64 1), align 4" [net_hls.cc:297]   --->   Operation 48 'load' 'bn_bias_buf_V_6_load' <Predicate = true> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 4> <RAM>
ST_1 : Operation 49 [2/2] (0.79ns)   --->   "%bn_weight_buf_V_7_lo = load i11* getelementptr inbounds ([4 x i11]* @bn_weight_buf_V_7, i64 0, i64 1), align 2" [net_hls.cc:296]   --->   Operation 49 'load' 'bn_weight_buf_V_7_lo' <Predicate = true> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 4> <RAM>
ST_1 : Operation 50 [2/2] (0.79ns)   --->   "%bn_bias_buf_V_7_load = load i11* getelementptr inbounds ([4 x i11]* @bn_bias_buf_V_7, i64 0, i64 1), align 2" [net_hls.cc:297]   --->   Operation 50 'load' 'bn_bias_buf_V_7_load' <Predicate = true> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 4> <RAM>
ST_1 : Operation 51 [2/2] (0.79ns)   --->   "%bn_weight_buf_V_8_lo = load i11* getelementptr inbounds ([4 x i11]* @bn_weight_buf_V_8, i64 0, i64 1), align 16" [net_hls.cc:296]   --->   Operation 51 'load' 'bn_weight_buf_V_8_lo' <Predicate = true> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 4> <RAM>
ST_1 : Operation 52 [2/2] (0.79ns)   --->   "%bn_bias_buf_V_8_load = load i11* getelementptr inbounds ([4 x i11]* @bn_bias_buf_V_8, i64 0, i64 1), align 16" [net_hls.cc:297]   --->   Operation 52 'load' 'bn_bias_buf_V_8_load' <Predicate = true> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 4> <RAM>
ST_1 : Operation 53 [2/2] (0.79ns)   --->   "%bn_weight_buf_V_9_lo = load i11* getelementptr inbounds ([4 x i11]* @bn_weight_buf_V_9, i64 0, i64 1), align 2" [net_hls.cc:296]   --->   Operation 53 'load' 'bn_weight_buf_V_9_lo' <Predicate = true> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 4> <RAM>
ST_1 : Operation 54 [2/2] (0.79ns)   --->   "%bn_bias_buf_V_9_load = load i11* getelementptr inbounds ([4 x i11]* @bn_bias_buf_V_9, i64 0, i64 1), align 2" [net_hls.cc:297]   --->   Operation 54 'load' 'bn_bias_buf_V_9_load' <Predicate = true> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 4> <RAM>
ST_1 : Operation 55 [2/2] (0.79ns)   --->   "%bn_weight_buf_V_10_l = load i11* getelementptr inbounds ([4 x i11]* @bn_weight_buf_V_10, i64 0, i64 1), align 4" [net_hls.cc:296]   --->   Operation 55 'load' 'bn_weight_buf_V_10_l' <Predicate = true> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 4> <RAM>
ST_1 : Operation 56 [2/2] (0.79ns)   --->   "%bn_bias_buf_V_10_loa = load i11* getelementptr inbounds ([4 x i11]* @bn_bias_buf_V_10, i64 0, i64 1), align 4" [net_hls.cc:297]   --->   Operation 56 'load' 'bn_bias_buf_V_10_loa' <Predicate = true> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 4> <RAM>
ST_1 : Operation 57 [2/2] (0.79ns)   --->   "%bn_weight_buf_V_11_l = load i11* getelementptr inbounds ([4 x i11]* @bn_weight_buf_V_11, i64 0, i64 1), align 2" [net_hls.cc:296]   --->   Operation 57 'load' 'bn_weight_buf_V_11_l' <Predicate = true> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 4> <RAM>
ST_1 : Operation 58 [2/2] (0.79ns)   --->   "%bn_bias_buf_V_11_loa = load i11* getelementptr inbounds ([4 x i11]* @bn_bias_buf_V_11, i64 0, i64 1), align 2" [net_hls.cc:297]   --->   Operation 58 'load' 'bn_bias_buf_V_11_loa' <Predicate = true> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 4> <RAM>
ST_1 : Operation 59 [2/2] (0.79ns)   --->   "%bn_weight_buf_V_12_l = load i11* getelementptr inbounds ([4 x i11]* @bn_weight_buf_V_12, i64 0, i64 1), align 8" [net_hls.cc:296]   --->   Operation 59 'load' 'bn_weight_buf_V_12_l' <Predicate = true> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 4> <RAM>
ST_1 : Operation 60 [2/2] (0.79ns)   --->   "%bn_bias_buf_V_12_loa = load i11* getelementptr inbounds ([4 x i11]* @bn_bias_buf_V_12, i64 0, i64 1), align 8" [net_hls.cc:297]   --->   Operation 60 'load' 'bn_bias_buf_V_12_loa' <Predicate = true> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 4> <RAM>
ST_1 : Operation 61 [2/2] (0.79ns)   --->   "%bn_weight_buf_V_13_l = load i11* getelementptr inbounds ([4 x i11]* @bn_weight_buf_V_13, i64 0, i64 1), align 2" [net_hls.cc:296]   --->   Operation 61 'load' 'bn_weight_buf_V_13_l' <Predicate = true> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 4> <RAM>
ST_1 : Operation 62 [2/2] (0.79ns)   --->   "%bn_bias_buf_V_13_loa = load i11* getelementptr inbounds ([4 x i11]* @bn_bias_buf_V_13, i64 0, i64 1), align 2" [net_hls.cc:297]   --->   Operation 62 'load' 'bn_bias_buf_V_13_loa' <Predicate = true> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 4> <RAM>
ST_1 : Operation 63 [2/2] (0.79ns)   --->   "%bn_weight_buf_V_14_l = load i11* getelementptr inbounds ([4 x i11]* @bn_weight_buf_V_14, i64 0, i64 1), align 4" [net_hls.cc:296]   --->   Operation 63 'load' 'bn_weight_buf_V_14_l' <Predicate = true> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 4> <RAM>
ST_1 : Operation 64 [2/2] (0.79ns)   --->   "%bn_bias_buf_V_14_loa = load i11* getelementptr inbounds ([4 x i11]* @bn_bias_buf_V_14, i64 0, i64 1), align 4" [net_hls.cc:297]   --->   Operation 64 'load' 'bn_bias_buf_V_14_loa' <Predicate = true> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 4> <RAM>
ST_1 : Operation 65 [2/2] (0.79ns)   --->   "%bn_weight_buf_V_15_l = load i11* getelementptr inbounds ([4 x i11]* @bn_weight_buf_V_15, i64 0, i64 1), align 2" [net_hls.cc:296]   --->   Operation 65 'load' 'bn_weight_buf_V_15_l' <Predicate = true> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 4> <RAM>
ST_1 : Operation 66 [2/2] (0.79ns)   --->   "%bn_bias_buf_V_15_loa = load i11* getelementptr inbounds ([4 x i11]* @bn_bias_buf_V_15, i64 0, i64 1), align 2" [net_hls.cc:297]   --->   Operation 66 'load' 'bn_bias_buf_V_15_loa' <Predicate = true> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 4> <RAM>
ST_1 : Operation 67 [2/2] (0.79ns)   --->   "%bn_weight_buf_V_16_l = load i11* getelementptr inbounds ([4 x i11]* @bn_weight_buf_V_16, i64 0, i64 1), align 16" [net_hls.cc:296]   --->   Operation 67 'load' 'bn_weight_buf_V_16_l' <Predicate = true> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 4> <RAM>
ST_1 : Operation 68 [2/2] (0.79ns)   --->   "%bn_bias_buf_V_16_loa = load i11* getelementptr inbounds ([4 x i11]* @bn_bias_buf_V_16, i64 0, i64 1), align 16" [net_hls.cc:297]   --->   Operation 68 'load' 'bn_bias_buf_V_16_loa' <Predicate = true> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 4> <RAM>
ST_1 : Operation 69 [2/2] (0.79ns)   --->   "%bn_weight_buf_V_17_l = load i11* getelementptr inbounds ([4 x i11]* @bn_weight_buf_V_17, i64 0, i64 1), align 2" [net_hls.cc:296]   --->   Operation 69 'load' 'bn_weight_buf_V_17_l' <Predicate = true> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 4> <RAM>
ST_1 : Operation 70 [2/2] (0.79ns)   --->   "%bn_bias_buf_V_17_loa = load i11* getelementptr inbounds ([4 x i11]* @bn_bias_buf_V_17, i64 0, i64 1), align 2" [net_hls.cc:297]   --->   Operation 70 'load' 'bn_bias_buf_V_17_loa' <Predicate = true> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 4> <RAM>
ST_1 : Operation 71 [2/2] (0.79ns)   --->   "%bn_weight_buf_V_18_l = load i11* getelementptr inbounds ([4 x i11]* @bn_weight_buf_V_18, i64 0, i64 1), align 4" [net_hls.cc:296]   --->   Operation 71 'load' 'bn_weight_buf_V_18_l' <Predicate = true> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 4> <RAM>
ST_1 : Operation 72 [2/2] (0.79ns)   --->   "%bn_bias_buf_V_18_loa = load i11* getelementptr inbounds ([4 x i11]* @bn_bias_buf_V_18, i64 0, i64 1), align 4" [net_hls.cc:297]   --->   Operation 72 'load' 'bn_bias_buf_V_18_loa' <Predicate = true> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 4> <RAM>
ST_1 : Operation 73 [2/2] (0.79ns)   --->   "%bn_weight_buf_V_19_l = load i11* getelementptr inbounds ([4 x i11]* @bn_weight_buf_V_19, i64 0, i64 1), align 2" [net_hls.cc:296]   --->   Operation 73 'load' 'bn_weight_buf_V_19_l' <Predicate = true> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 4> <RAM>
ST_1 : Operation 74 [2/2] (0.79ns)   --->   "%bn_bias_buf_V_19_loa = load i11* getelementptr inbounds ([4 x i11]* @bn_bias_buf_V_19, i64 0, i64 1), align 2" [net_hls.cc:297]   --->   Operation 74 'load' 'bn_bias_buf_V_19_loa' <Predicate = true> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 4> <RAM>
ST_1 : Operation 75 [2/2] (0.79ns)   --->   "%bn_weight_buf_V_20_l = load i11* getelementptr inbounds ([4 x i11]* @bn_weight_buf_V_20, i64 0, i64 1), align 8" [net_hls.cc:296]   --->   Operation 75 'load' 'bn_weight_buf_V_20_l' <Predicate = true> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 4> <RAM>
ST_1 : Operation 76 [2/2] (0.79ns)   --->   "%bn_bias_buf_V_20_loa = load i11* getelementptr inbounds ([4 x i11]* @bn_bias_buf_V_20, i64 0, i64 1), align 8" [net_hls.cc:297]   --->   Operation 76 'load' 'bn_bias_buf_V_20_loa' <Predicate = true> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 4> <RAM>
ST_1 : Operation 77 [2/2] (0.79ns)   --->   "%bn_weight_buf_V_21_l = load i11* getelementptr inbounds ([4 x i11]* @bn_weight_buf_V_21, i64 0, i64 1), align 2" [net_hls.cc:296]   --->   Operation 77 'load' 'bn_weight_buf_V_21_l' <Predicate = true> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 4> <RAM>
ST_1 : Operation 78 [2/2] (0.79ns)   --->   "%bn_bias_buf_V_21_loa = load i11* getelementptr inbounds ([4 x i11]* @bn_bias_buf_V_21, i64 0, i64 1), align 2" [net_hls.cc:297]   --->   Operation 78 'load' 'bn_bias_buf_V_21_loa' <Predicate = true> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 4> <RAM>
ST_1 : Operation 79 [2/2] (0.79ns)   --->   "%bn_weight_buf_V_22_l = load i11* getelementptr inbounds ([4 x i11]* @bn_weight_buf_V_22, i64 0, i64 1), align 4" [net_hls.cc:296]   --->   Operation 79 'load' 'bn_weight_buf_V_22_l' <Predicate = true> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 4> <RAM>
ST_1 : Operation 80 [2/2] (0.79ns)   --->   "%bn_bias_buf_V_22_loa = load i11* getelementptr inbounds ([4 x i11]* @bn_bias_buf_V_22, i64 0, i64 1), align 4" [net_hls.cc:297]   --->   Operation 80 'load' 'bn_bias_buf_V_22_loa' <Predicate = true> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 4> <RAM>
ST_1 : Operation 81 [2/2] (0.79ns)   --->   "%bn_weight_buf_V_23_l = load i11* getelementptr inbounds ([4 x i11]* @bn_weight_buf_V_23, i64 0, i64 1), align 2" [net_hls.cc:296]   --->   Operation 81 'load' 'bn_weight_buf_V_23_l' <Predicate = true> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 4> <RAM>
ST_1 : Operation 82 [2/2] (0.79ns)   --->   "%bn_bias_buf_V_23_loa = load i11* getelementptr inbounds ([4 x i11]* @bn_bias_buf_V_23, i64 0, i64 1), align 2" [net_hls.cc:297]   --->   Operation 82 'load' 'bn_bias_buf_V_23_loa' <Predicate = true> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 4> <RAM>
ST_1 : Operation 83 [2/2] (0.79ns)   --->   "%bn_weight_buf_V_24_l = load i11* getelementptr inbounds ([4 x i11]* @bn_weight_buf_V_24, i64 0, i64 1), align 16" [net_hls.cc:296]   --->   Operation 83 'load' 'bn_weight_buf_V_24_l' <Predicate = true> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 4> <RAM>
ST_1 : Operation 84 [2/2] (0.79ns)   --->   "%bn_bias_buf_V_24_loa = load i11* getelementptr inbounds ([4 x i11]* @bn_bias_buf_V_24, i64 0, i64 1), align 16" [net_hls.cc:297]   --->   Operation 84 'load' 'bn_bias_buf_V_24_loa' <Predicate = true> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 4> <RAM>
ST_1 : Operation 85 [2/2] (0.79ns)   --->   "%bn_weight_buf_V_25_l = load i11* getelementptr inbounds ([4 x i11]* @bn_weight_buf_V_25, i64 0, i64 1), align 2" [net_hls.cc:296]   --->   Operation 85 'load' 'bn_weight_buf_V_25_l' <Predicate = true> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 4> <RAM>
ST_1 : Operation 86 [2/2] (0.79ns)   --->   "%bn_bias_buf_V_25_loa = load i11* getelementptr inbounds ([4 x i11]* @bn_bias_buf_V_25, i64 0, i64 1), align 2" [net_hls.cc:297]   --->   Operation 86 'load' 'bn_bias_buf_V_25_loa' <Predicate = true> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 4> <RAM>
ST_1 : Operation 87 [2/2] (0.79ns)   --->   "%bn_weight_buf_V_26_l = load i11* getelementptr inbounds ([4 x i11]* @bn_weight_buf_V_26, i64 0, i64 1), align 4" [net_hls.cc:296]   --->   Operation 87 'load' 'bn_weight_buf_V_26_l' <Predicate = true> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 4> <RAM>
ST_1 : Operation 88 [2/2] (0.79ns)   --->   "%bn_bias_buf_V_26_loa = load i11* getelementptr inbounds ([4 x i11]* @bn_bias_buf_V_26, i64 0, i64 1), align 4" [net_hls.cc:297]   --->   Operation 88 'load' 'bn_bias_buf_V_26_loa' <Predicate = true> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 4> <RAM>
ST_1 : Operation 89 [2/2] (0.79ns)   --->   "%bn_weight_buf_V_27_l = load i11* getelementptr inbounds ([4 x i11]* @bn_weight_buf_V_27, i64 0, i64 1), align 2" [net_hls.cc:296]   --->   Operation 89 'load' 'bn_weight_buf_V_27_l' <Predicate = true> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 4> <RAM>
ST_1 : Operation 90 [2/2] (0.79ns)   --->   "%bn_bias_buf_V_27_loa = load i11* getelementptr inbounds ([4 x i11]* @bn_bias_buf_V_27, i64 0, i64 1), align 2" [net_hls.cc:297]   --->   Operation 90 'load' 'bn_bias_buf_V_27_loa' <Predicate = true> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 4> <RAM>
ST_1 : Operation 91 [2/2] (0.79ns)   --->   "%bn_weight_buf_V_28_l = load i11* getelementptr inbounds ([4 x i11]* @bn_weight_buf_V_28, i64 0, i64 1), align 8" [net_hls.cc:296]   --->   Operation 91 'load' 'bn_weight_buf_V_28_l' <Predicate = true> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 4> <RAM>
ST_1 : Operation 92 [2/2] (0.79ns)   --->   "%bn_bias_buf_V_28_loa = load i11* getelementptr inbounds ([4 x i11]* @bn_bias_buf_V_28, i64 0, i64 1), align 8" [net_hls.cc:297]   --->   Operation 92 'load' 'bn_bias_buf_V_28_loa' <Predicate = true> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 4> <RAM>
ST_1 : Operation 93 [2/2] (0.79ns)   --->   "%bn_weight_buf_V_29_l = load i11* getelementptr inbounds ([4 x i11]* @bn_weight_buf_V_29, i64 0, i64 1), align 2" [net_hls.cc:296]   --->   Operation 93 'load' 'bn_weight_buf_V_29_l' <Predicate = true> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 4> <RAM>
ST_1 : Operation 94 [2/2] (0.79ns)   --->   "%bn_bias_buf_V_29_loa = load i11* getelementptr inbounds ([4 x i11]* @bn_bias_buf_V_29, i64 0, i64 1), align 2" [net_hls.cc:297]   --->   Operation 94 'load' 'bn_bias_buf_V_29_loa' <Predicate = true> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 4> <RAM>
ST_1 : Operation 95 [2/2] (0.79ns)   --->   "%bn_weight_buf_V_30_l = load i11* getelementptr inbounds ([4 x i11]* @bn_weight_buf_V_30, i64 0, i64 1), align 4" [net_hls.cc:296]   --->   Operation 95 'load' 'bn_weight_buf_V_30_l' <Predicate = true> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 4> <RAM>
ST_1 : Operation 96 [2/2] (0.79ns)   --->   "%bn_bias_buf_V_30_loa = load i11* getelementptr inbounds ([4 x i11]* @bn_bias_buf_V_30, i64 0, i64 1), align 4" [net_hls.cc:297]   --->   Operation 96 'load' 'bn_bias_buf_V_30_loa' <Predicate = true> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 4> <RAM>
ST_1 : Operation 97 [2/2] (0.79ns)   --->   "%bn_weight_buf_V_31_l = load i11* getelementptr inbounds ([4 x i11]* @bn_weight_buf_V_31, i64 0, i64 1), align 2" [net_hls.cc:296]   --->   Operation 97 'load' 'bn_weight_buf_V_31_l' <Predicate = true> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 4> <RAM>
ST_1 : Operation 98 [2/2] (0.79ns)   --->   "%bn_bias_buf_V_31_loa = load i11* getelementptr inbounds ([4 x i11]* @bn_bias_buf_V_31, i64 0, i64 1), align 2" [net_hls.cc:297]   --->   Operation 98 'load' 'bn_bias_buf_V_31_loa' <Predicate = true> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 4> <RAM>

State 2 <SV = 1> <Delay = 1.05>
ST_2 : Operation 99 [1/1] (0.00ns)   --->   "%ddr_ptr_V_offset_rea = call i26 @_ssdm_op_Read.ap_auto.i26(i26 %ddr_ptr_V_offset)"   --->   Operation 99 'read' 'ddr_ptr_V_offset_rea' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 100 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i512* %ddr_ptr_V, [6 x i8]* @p_str39, i32 0, i32 0, [1 x i8]* @p_str1430, i32 0, i32 861184, [7 x i8]* @p_str44, [6 x i8]* @p_str41, [1 x i8]* @p_str1430, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str1430, [1 x i8]* @p_str1430)"   --->   Operation 100 'specinterface' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 101 [1/1] (0.00ns)   --->   "%sext_ln287 = sext i8 %sub_ln287 to i15" [net_hls.cc:287]   --->   Operation 101 'sext' 'sext_ln287' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 102 [1/1] (0.00ns)   --->   "%sext_ln288 = sext i8 %sub_ln287 to i20" [net_hls.cc:288]   --->   Operation 102 'sext' 'sext_ln288' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 103 [1/1] (1.00ns)   --->   "%index = add i15 %trunc_ln287, %sext_ln287" [net_hls.cc:288]   --->   Operation 103 'add' 'index' <Predicate = true> <Delay = 1.00> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 104 [1/1] (0.00ns)   --->   "%shl_ln321 = shl i6 %ch_offset_read, 5" [net_hls.cc:308]   --->   Operation 104 'shl' 'shl_ln321' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 105 [1/2] (0.79ns)   --->   "%bn_weight_buf_V_0_lo = load i11* getelementptr inbounds ([4 x i11]* @bn_weight_buf_V_0, i64 0, i64 1), align 16" [net_hls.cc:296]   --->   Operation 105 'load' 'bn_weight_buf_V_0_lo' <Predicate = true> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 4> <RAM>
ST_2 : Operation 106 [1/2] (0.79ns)   --->   "%bn_bias_buf_V_0_load = load i11* getelementptr inbounds ([4 x i11]* @bn_bias_buf_V_0, i64 0, i64 1), align 16" [net_hls.cc:297]   --->   Operation 106 'load' 'bn_bias_buf_V_0_load' <Predicate = true> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 4> <RAM>
ST_2 : Operation 107 [1/1] (0.00ns)   --->   "%sext_ln1118 = sext i11 %bn_weight_buf_V_0_lo to i25" [net_hls.cc:299]   --->   Operation 107 'sext' 'sext_ln1118' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 108 [1/1] (0.00ns)   --->   "%shl_ln728_s = call i12 @_ssdm_op_BitConcatenate.i12.i11.i1(i11 %bn_bias_buf_V_0_load, i1 false)" [net_hls.cc:300]   --->   Operation 108 'bitconcatenate' 'shl_ln728_s' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 109 [1/1] (0.00ns)   --->   "%sext_ln728 = sext i12 %shl_ln728_s to i15" [net_hls.cc:300]   --->   Operation 109 'sext' 'sext_ln728' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 110 [1/1] (0.00ns)   --->   "%sext_ln1192 = sext i12 %shl_ln728_s to i14" [net_hls.cc:300]   --->   Operation 110 'sext' 'sext_ln1192' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 111 [1/1] (0.87ns)   --->   "%icmp_ln321 = icmp eq i6 %shl_ln321, 0" [net_hls.cc:308]   --->   Operation 111 'icmp' 'icmp_ln321' <Predicate = true> <Delay = 0.87> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 112 [1/2] (0.79ns)   --->   "%bn_weight_buf_V_1_lo = load i11* getelementptr inbounds ([4 x i11]* @bn_weight_buf_V_1, i64 0, i64 1), align 2" [net_hls.cc:296]   --->   Operation 112 'load' 'bn_weight_buf_V_1_lo' <Predicate = true> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 4> <RAM>
ST_2 : Operation 113 [1/2] (0.79ns)   --->   "%bn_bias_buf_V_1_load = load i11* getelementptr inbounds ([4 x i11]* @bn_bias_buf_V_1, i64 0, i64 1), align 2" [net_hls.cc:297]   --->   Operation 113 'load' 'bn_bias_buf_V_1_load' <Predicate = true> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 4> <RAM>
ST_2 : Operation 114 [1/1] (0.00ns)   --->   "%sext_ln1118_1 = sext i11 %bn_weight_buf_V_1_lo to i25" [net_hls.cc:299]   --->   Operation 114 'sext' 'sext_ln1118_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 115 [1/1] (0.00ns)   --->   "%shl_ln728_63 = call i12 @_ssdm_op_BitConcatenate.i12.i11.i1(i11 %bn_bias_buf_V_1_load, i1 false)" [net_hls.cc:300]   --->   Operation 115 'bitconcatenate' 'shl_ln728_63' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 116 [1/1] (0.00ns)   --->   "%sext_ln728_65 = sext i12 %shl_ln728_63 to i15" [net_hls.cc:300]   --->   Operation 116 'sext' 'sext_ln728_65' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 117 [1/1] (0.00ns)   --->   "%sext_ln1192_65 = sext i12 %shl_ln728_63 to i14" [net_hls.cc:300]   --->   Operation 117 'sext' 'sext_ln1192_65' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 118 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln321_32)   --->   "%or_ln321 = or i6 %shl_ln321, 1" [net_hls.cc:308]   --->   Operation 118 'or' 'or_ln321' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 119 [1/1] (0.87ns) (out node of the LUT)   --->   "%icmp_ln321_32 = icmp eq i6 %or_ln321, 1" [net_hls.cc:308]   --->   Operation 119 'icmp' 'icmp_ln321_32' <Predicate = true> <Delay = 0.87> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 120 [1/2] (0.79ns)   --->   "%bn_weight_buf_V_2_lo = load i11* getelementptr inbounds ([4 x i11]* @bn_weight_buf_V_2, i64 0, i64 1), align 4" [net_hls.cc:296]   --->   Operation 120 'load' 'bn_weight_buf_V_2_lo' <Predicate = true> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 4> <RAM>
ST_2 : Operation 121 [1/2] (0.79ns)   --->   "%bn_bias_buf_V_2_load = load i11* getelementptr inbounds ([4 x i11]* @bn_bias_buf_V_2, i64 0, i64 1), align 4" [net_hls.cc:297]   --->   Operation 121 'load' 'bn_bias_buf_V_2_load' <Predicate = true> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 4> <RAM>
ST_2 : Operation 122 [1/1] (0.00ns)   --->   "%sext_ln1118_2 = sext i11 %bn_weight_buf_V_2_lo to i25" [net_hls.cc:299]   --->   Operation 122 'sext' 'sext_ln1118_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 123 [1/1] (0.00ns)   --->   "%shl_ln728_64 = call i12 @_ssdm_op_BitConcatenate.i12.i11.i1(i11 %bn_bias_buf_V_2_load, i1 false)" [net_hls.cc:300]   --->   Operation 123 'bitconcatenate' 'shl_ln728_64' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 124 [1/1] (0.00ns)   --->   "%sext_ln728_66 = sext i12 %shl_ln728_64 to i15" [net_hls.cc:300]   --->   Operation 124 'sext' 'sext_ln728_66' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 125 [1/1] (0.00ns)   --->   "%sext_ln1192_66 = sext i12 %shl_ln728_64 to i14" [net_hls.cc:300]   --->   Operation 125 'sext' 'sext_ln1192_66' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 126 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln321_33)   --->   "%or_ln321_31 = or i6 %shl_ln321, 2" [net_hls.cc:308]   --->   Operation 126 'or' 'or_ln321_31' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 127 [1/1] (0.87ns) (out node of the LUT)   --->   "%icmp_ln321_33 = icmp eq i6 %or_ln321_31, 2" [net_hls.cc:308]   --->   Operation 127 'icmp' 'icmp_ln321_33' <Predicate = true> <Delay = 0.87> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 128 [1/2] (0.79ns)   --->   "%bn_weight_buf_V_3_lo = load i11* getelementptr inbounds ([4 x i11]* @bn_weight_buf_V_3, i64 0, i64 1), align 2" [net_hls.cc:296]   --->   Operation 128 'load' 'bn_weight_buf_V_3_lo' <Predicate = true> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 4> <RAM>
ST_2 : Operation 129 [1/2] (0.79ns)   --->   "%bn_bias_buf_V_3_load = load i11* getelementptr inbounds ([4 x i11]* @bn_bias_buf_V_3, i64 0, i64 1), align 2" [net_hls.cc:297]   --->   Operation 129 'load' 'bn_bias_buf_V_3_load' <Predicate = true> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 4> <RAM>
ST_2 : Operation 130 [1/1] (0.00ns)   --->   "%sext_ln1118_3 = sext i11 %bn_weight_buf_V_3_lo to i25" [net_hls.cc:299]   --->   Operation 130 'sext' 'sext_ln1118_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 131 [1/1] (0.00ns)   --->   "%shl_ln728_66 = call i12 @_ssdm_op_BitConcatenate.i12.i11.i1(i11 %bn_bias_buf_V_3_load, i1 false)" [net_hls.cc:300]   --->   Operation 131 'bitconcatenate' 'shl_ln728_66' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 132 [1/1] (0.00ns)   --->   "%sext_ln728_67 = sext i12 %shl_ln728_66 to i15" [net_hls.cc:300]   --->   Operation 132 'sext' 'sext_ln728_67' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 133 [1/1] (0.00ns)   --->   "%sext_ln1192_67 = sext i12 %shl_ln728_66 to i14" [net_hls.cc:300]   --->   Operation 133 'sext' 'sext_ln1192_67' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 134 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln321_34)   --->   "%or_ln321_32 = or i6 %shl_ln321, 3" [net_hls.cc:308]   --->   Operation 134 'or' 'or_ln321_32' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 135 [1/1] (0.87ns) (out node of the LUT)   --->   "%icmp_ln321_34 = icmp eq i6 %or_ln321_32, 3" [net_hls.cc:308]   --->   Operation 135 'icmp' 'icmp_ln321_34' <Predicate = true> <Delay = 0.87> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 136 [1/2] (0.79ns)   --->   "%bn_weight_buf_V_4_lo = load i11* getelementptr inbounds ([4 x i11]* @bn_weight_buf_V_4, i64 0, i64 1), align 8" [net_hls.cc:296]   --->   Operation 136 'load' 'bn_weight_buf_V_4_lo' <Predicate = true> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 4> <RAM>
ST_2 : Operation 137 [1/2] (0.79ns)   --->   "%bn_bias_buf_V_4_load = load i11* getelementptr inbounds ([4 x i11]* @bn_bias_buf_V_4, i64 0, i64 1), align 8" [net_hls.cc:297]   --->   Operation 137 'load' 'bn_bias_buf_V_4_load' <Predicate = true> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 4> <RAM>
ST_2 : Operation 138 [1/1] (0.00ns)   --->   "%sext_ln1118_4 = sext i11 %bn_weight_buf_V_4_lo to i25" [net_hls.cc:299]   --->   Operation 138 'sext' 'sext_ln1118_4' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 139 [1/1] (0.00ns)   --->   "%shl_ln728_68 = call i12 @_ssdm_op_BitConcatenate.i12.i11.i1(i11 %bn_bias_buf_V_4_load, i1 false)" [net_hls.cc:300]   --->   Operation 139 'bitconcatenate' 'shl_ln728_68' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 140 [1/1] (0.00ns)   --->   "%sext_ln728_68 = sext i12 %shl_ln728_68 to i15" [net_hls.cc:300]   --->   Operation 140 'sext' 'sext_ln728_68' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 141 [1/1] (0.00ns)   --->   "%sext_ln1192_68 = sext i12 %shl_ln728_68 to i14" [net_hls.cc:300]   --->   Operation 141 'sext' 'sext_ln1192_68' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 142 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln321_35)   --->   "%or_ln321_33 = or i6 %shl_ln321, 4" [net_hls.cc:308]   --->   Operation 142 'or' 'or_ln321_33' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 143 [1/1] (0.87ns) (out node of the LUT)   --->   "%icmp_ln321_35 = icmp eq i6 %or_ln321_33, 4" [net_hls.cc:308]   --->   Operation 143 'icmp' 'icmp_ln321_35' <Predicate = true> <Delay = 0.87> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 144 [1/2] (0.79ns)   --->   "%bn_weight_buf_V_5_lo = load i11* getelementptr inbounds ([4 x i11]* @bn_weight_buf_V_5, i64 0, i64 1), align 2" [net_hls.cc:296]   --->   Operation 144 'load' 'bn_weight_buf_V_5_lo' <Predicate = true> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 4> <RAM>
ST_2 : Operation 145 [1/2] (0.79ns)   --->   "%bn_bias_buf_V_5_load = load i11* getelementptr inbounds ([4 x i11]* @bn_bias_buf_V_5, i64 0, i64 1), align 2" [net_hls.cc:297]   --->   Operation 145 'load' 'bn_bias_buf_V_5_load' <Predicate = true> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 4> <RAM>
ST_2 : Operation 146 [1/1] (0.00ns)   --->   "%sext_ln1118_5 = sext i11 %bn_weight_buf_V_5_lo to i25" [net_hls.cc:299]   --->   Operation 146 'sext' 'sext_ln1118_5' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 147 [1/1] (0.00ns)   --->   "%shl_ln728_70 = call i12 @_ssdm_op_BitConcatenate.i12.i11.i1(i11 %bn_bias_buf_V_5_load, i1 false)" [net_hls.cc:300]   --->   Operation 147 'bitconcatenate' 'shl_ln728_70' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 148 [1/1] (0.00ns)   --->   "%sext_ln728_69 = sext i12 %shl_ln728_70 to i15" [net_hls.cc:300]   --->   Operation 148 'sext' 'sext_ln728_69' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 149 [1/1] (0.00ns)   --->   "%sext_ln1192_69 = sext i12 %shl_ln728_70 to i14" [net_hls.cc:300]   --->   Operation 149 'sext' 'sext_ln1192_69' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 150 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln321_36)   --->   "%or_ln321_34 = or i6 %shl_ln321, 5" [net_hls.cc:308]   --->   Operation 150 'or' 'or_ln321_34' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 151 [1/1] (0.87ns) (out node of the LUT)   --->   "%icmp_ln321_36 = icmp eq i6 %or_ln321_34, 5" [net_hls.cc:308]   --->   Operation 151 'icmp' 'icmp_ln321_36' <Predicate = true> <Delay = 0.87> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 152 [1/2] (0.79ns)   --->   "%bn_weight_buf_V_6_lo = load i11* getelementptr inbounds ([4 x i11]* @bn_weight_buf_V_6, i64 0, i64 1), align 4" [net_hls.cc:296]   --->   Operation 152 'load' 'bn_weight_buf_V_6_lo' <Predicate = true> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 4> <RAM>
ST_2 : Operation 153 [1/2] (0.79ns)   --->   "%bn_bias_buf_V_6_load = load i11* getelementptr inbounds ([4 x i11]* @bn_bias_buf_V_6, i64 0, i64 1), align 4" [net_hls.cc:297]   --->   Operation 153 'load' 'bn_bias_buf_V_6_load' <Predicate = true> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 4> <RAM>
ST_2 : Operation 154 [1/1] (0.00ns)   --->   "%sext_ln1118_6 = sext i11 %bn_weight_buf_V_6_lo to i25" [net_hls.cc:299]   --->   Operation 154 'sext' 'sext_ln1118_6' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 155 [1/1] (0.00ns)   --->   "%shl_ln728_72 = call i12 @_ssdm_op_BitConcatenate.i12.i11.i1(i11 %bn_bias_buf_V_6_load, i1 false)" [net_hls.cc:300]   --->   Operation 155 'bitconcatenate' 'shl_ln728_72' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 156 [1/1] (0.00ns)   --->   "%sext_ln728_70 = sext i12 %shl_ln728_72 to i15" [net_hls.cc:300]   --->   Operation 156 'sext' 'sext_ln728_70' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 157 [1/1] (0.00ns)   --->   "%sext_ln1192_70 = sext i12 %shl_ln728_72 to i14" [net_hls.cc:300]   --->   Operation 157 'sext' 'sext_ln1192_70' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 158 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln321_37)   --->   "%or_ln321_35 = or i6 %shl_ln321, 6" [net_hls.cc:308]   --->   Operation 158 'or' 'or_ln321_35' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 159 [1/1] (0.87ns) (out node of the LUT)   --->   "%icmp_ln321_37 = icmp eq i6 %or_ln321_35, 6" [net_hls.cc:308]   --->   Operation 159 'icmp' 'icmp_ln321_37' <Predicate = true> <Delay = 0.87> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 160 [1/2] (0.79ns)   --->   "%bn_weight_buf_V_7_lo = load i11* getelementptr inbounds ([4 x i11]* @bn_weight_buf_V_7, i64 0, i64 1), align 2" [net_hls.cc:296]   --->   Operation 160 'load' 'bn_weight_buf_V_7_lo' <Predicate = true> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 4> <RAM>
ST_2 : Operation 161 [1/2] (0.79ns)   --->   "%bn_bias_buf_V_7_load = load i11* getelementptr inbounds ([4 x i11]* @bn_bias_buf_V_7, i64 0, i64 1), align 2" [net_hls.cc:297]   --->   Operation 161 'load' 'bn_bias_buf_V_7_load' <Predicate = true> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 4> <RAM>
ST_2 : Operation 162 [1/1] (0.00ns)   --->   "%sext_ln1118_7 = sext i11 %bn_weight_buf_V_7_lo to i25" [net_hls.cc:299]   --->   Operation 162 'sext' 'sext_ln1118_7' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 163 [1/1] (0.00ns)   --->   "%shl_ln728_74 = call i12 @_ssdm_op_BitConcatenate.i12.i11.i1(i11 %bn_bias_buf_V_7_load, i1 false)" [net_hls.cc:300]   --->   Operation 163 'bitconcatenate' 'shl_ln728_74' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 164 [1/1] (0.00ns)   --->   "%sext_ln728_71 = sext i12 %shl_ln728_74 to i15" [net_hls.cc:300]   --->   Operation 164 'sext' 'sext_ln728_71' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 165 [1/1] (0.00ns)   --->   "%sext_ln1192_71 = sext i12 %shl_ln728_74 to i14" [net_hls.cc:300]   --->   Operation 165 'sext' 'sext_ln1192_71' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 166 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln321_38)   --->   "%or_ln321_36 = or i6 %shl_ln321, 7" [net_hls.cc:308]   --->   Operation 166 'or' 'or_ln321_36' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 167 [1/1] (0.87ns) (out node of the LUT)   --->   "%icmp_ln321_38 = icmp eq i6 %or_ln321_36, 7" [net_hls.cc:308]   --->   Operation 167 'icmp' 'icmp_ln321_38' <Predicate = true> <Delay = 0.87> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 168 [1/2] (0.79ns)   --->   "%bn_weight_buf_V_8_lo = load i11* getelementptr inbounds ([4 x i11]* @bn_weight_buf_V_8, i64 0, i64 1), align 16" [net_hls.cc:296]   --->   Operation 168 'load' 'bn_weight_buf_V_8_lo' <Predicate = true> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 4> <RAM>
ST_2 : Operation 169 [1/2] (0.79ns)   --->   "%bn_bias_buf_V_8_load = load i11* getelementptr inbounds ([4 x i11]* @bn_bias_buf_V_8, i64 0, i64 1), align 16" [net_hls.cc:297]   --->   Operation 169 'load' 'bn_bias_buf_V_8_load' <Predicate = true> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 4> <RAM>
ST_2 : Operation 170 [1/1] (0.00ns)   --->   "%sext_ln1118_8 = sext i11 %bn_weight_buf_V_8_lo to i25" [net_hls.cc:299]   --->   Operation 170 'sext' 'sext_ln1118_8' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 171 [1/1] (0.00ns)   --->   "%shl_ln728_76 = call i12 @_ssdm_op_BitConcatenate.i12.i11.i1(i11 %bn_bias_buf_V_8_load, i1 false)" [net_hls.cc:300]   --->   Operation 171 'bitconcatenate' 'shl_ln728_76' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 172 [1/1] (0.00ns)   --->   "%sext_ln728_72 = sext i12 %shl_ln728_76 to i15" [net_hls.cc:300]   --->   Operation 172 'sext' 'sext_ln728_72' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 173 [1/1] (0.00ns)   --->   "%sext_ln1192_72 = sext i12 %shl_ln728_76 to i14" [net_hls.cc:300]   --->   Operation 173 'sext' 'sext_ln1192_72' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 174 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln321_39)   --->   "%or_ln321_37 = or i6 %shl_ln321, 8" [net_hls.cc:308]   --->   Operation 174 'or' 'or_ln321_37' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 175 [1/1] (0.87ns) (out node of the LUT)   --->   "%icmp_ln321_39 = icmp eq i6 %or_ln321_37, 8" [net_hls.cc:308]   --->   Operation 175 'icmp' 'icmp_ln321_39' <Predicate = true> <Delay = 0.87> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 176 [1/2] (0.79ns)   --->   "%bn_weight_buf_V_9_lo = load i11* getelementptr inbounds ([4 x i11]* @bn_weight_buf_V_9, i64 0, i64 1), align 2" [net_hls.cc:296]   --->   Operation 176 'load' 'bn_weight_buf_V_9_lo' <Predicate = true> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 4> <RAM>
ST_2 : Operation 177 [1/2] (0.79ns)   --->   "%bn_bias_buf_V_9_load = load i11* getelementptr inbounds ([4 x i11]* @bn_bias_buf_V_9, i64 0, i64 1), align 2" [net_hls.cc:297]   --->   Operation 177 'load' 'bn_bias_buf_V_9_load' <Predicate = true> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 4> <RAM>
ST_2 : Operation 178 [1/1] (0.00ns)   --->   "%sext_ln1118_9 = sext i11 %bn_weight_buf_V_9_lo to i25" [net_hls.cc:299]   --->   Operation 178 'sext' 'sext_ln1118_9' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 179 [1/1] (0.00ns)   --->   "%shl_ln728_78 = call i12 @_ssdm_op_BitConcatenate.i12.i11.i1(i11 %bn_bias_buf_V_9_load, i1 false)" [net_hls.cc:300]   --->   Operation 179 'bitconcatenate' 'shl_ln728_78' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 180 [1/1] (0.00ns)   --->   "%sext_ln728_73 = sext i12 %shl_ln728_78 to i15" [net_hls.cc:300]   --->   Operation 180 'sext' 'sext_ln728_73' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 181 [1/1] (0.00ns)   --->   "%sext_ln1192_73 = sext i12 %shl_ln728_78 to i14" [net_hls.cc:300]   --->   Operation 181 'sext' 'sext_ln1192_73' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 182 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln321_40)   --->   "%or_ln321_38 = or i6 %shl_ln321, 9" [net_hls.cc:308]   --->   Operation 182 'or' 'or_ln321_38' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 183 [1/1] (0.87ns) (out node of the LUT)   --->   "%icmp_ln321_40 = icmp eq i6 %or_ln321_38, 9" [net_hls.cc:308]   --->   Operation 183 'icmp' 'icmp_ln321_40' <Predicate = true> <Delay = 0.87> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 184 [1/2] (0.79ns)   --->   "%bn_weight_buf_V_10_l = load i11* getelementptr inbounds ([4 x i11]* @bn_weight_buf_V_10, i64 0, i64 1), align 4" [net_hls.cc:296]   --->   Operation 184 'load' 'bn_weight_buf_V_10_l' <Predicate = true> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 4> <RAM>
ST_2 : Operation 185 [1/2] (0.79ns)   --->   "%bn_bias_buf_V_10_loa = load i11* getelementptr inbounds ([4 x i11]* @bn_bias_buf_V_10, i64 0, i64 1), align 4" [net_hls.cc:297]   --->   Operation 185 'load' 'bn_bias_buf_V_10_loa' <Predicate = true> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 4> <RAM>
ST_2 : Operation 186 [1/1] (0.00ns)   --->   "%sext_ln1118_10 = sext i11 %bn_weight_buf_V_10_l to i25" [net_hls.cc:299]   --->   Operation 186 'sext' 'sext_ln1118_10' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 187 [1/1] (0.00ns)   --->   "%shl_ln728_80 = call i12 @_ssdm_op_BitConcatenate.i12.i11.i1(i11 %bn_bias_buf_V_10_loa, i1 false)" [net_hls.cc:300]   --->   Operation 187 'bitconcatenate' 'shl_ln728_80' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 188 [1/1] (0.00ns)   --->   "%sext_ln728_74 = sext i12 %shl_ln728_80 to i15" [net_hls.cc:300]   --->   Operation 188 'sext' 'sext_ln728_74' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 189 [1/1] (0.00ns)   --->   "%sext_ln1192_74 = sext i12 %shl_ln728_80 to i14" [net_hls.cc:300]   --->   Operation 189 'sext' 'sext_ln1192_74' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 190 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln321_41)   --->   "%or_ln321_39 = or i6 %shl_ln321, 10" [net_hls.cc:308]   --->   Operation 190 'or' 'or_ln321_39' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 191 [1/1] (0.87ns) (out node of the LUT)   --->   "%icmp_ln321_41 = icmp eq i6 %or_ln321_39, 10" [net_hls.cc:308]   --->   Operation 191 'icmp' 'icmp_ln321_41' <Predicate = true> <Delay = 0.87> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 192 [1/2] (0.79ns)   --->   "%bn_weight_buf_V_11_l = load i11* getelementptr inbounds ([4 x i11]* @bn_weight_buf_V_11, i64 0, i64 1), align 2" [net_hls.cc:296]   --->   Operation 192 'load' 'bn_weight_buf_V_11_l' <Predicate = true> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 4> <RAM>
ST_2 : Operation 193 [1/2] (0.79ns)   --->   "%bn_bias_buf_V_11_loa = load i11* getelementptr inbounds ([4 x i11]* @bn_bias_buf_V_11, i64 0, i64 1), align 2" [net_hls.cc:297]   --->   Operation 193 'load' 'bn_bias_buf_V_11_loa' <Predicate = true> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 4> <RAM>
ST_2 : Operation 194 [1/1] (0.00ns)   --->   "%sext_ln1118_11 = sext i11 %bn_weight_buf_V_11_l to i25" [net_hls.cc:299]   --->   Operation 194 'sext' 'sext_ln1118_11' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 195 [1/1] (0.00ns)   --->   "%shl_ln728_82 = call i12 @_ssdm_op_BitConcatenate.i12.i11.i1(i11 %bn_bias_buf_V_11_loa, i1 false)" [net_hls.cc:300]   --->   Operation 195 'bitconcatenate' 'shl_ln728_82' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 196 [1/1] (0.00ns)   --->   "%sext_ln728_75 = sext i12 %shl_ln728_82 to i15" [net_hls.cc:300]   --->   Operation 196 'sext' 'sext_ln728_75' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 197 [1/1] (0.00ns)   --->   "%sext_ln1192_75 = sext i12 %shl_ln728_82 to i14" [net_hls.cc:300]   --->   Operation 197 'sext' 'sext_ln1192_75' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 198 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln321_42)   --->   "%or_ln321_40 = or i6 %shl_ln321, 11" [net_hls.cc:308]   --->   Operation 198 'or' 'or_ln321_40' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 199 [1/1] (0.87ns) (out node of the LUT)   --->   "%icmp_ln321_42 = icmp eq i6 %or_ln321_40, 11" [net_hls.cc:308]   --->   Operation 199 'icmp' 'icmp_ln321_42' <Predicate = true> <Delay = 0.87> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 200 [1/2] (0.79ns)   --->   "%bn_weight_buf_V_12_l = load i11* getelementptr inbounds ([4 x i11]* @bn_weight_buf_V_12, i64 0, i64 1), align 8" [net_hls.cc:296]   --->   Operation 200 'load' 'bn_weight_buf_V_12_l' <Predicate = true> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 4> <RAM>
ST_2 : Operation 201 [1/2] (0.79ns)   --->   "%bn_bias_buf_V_12_loa = load i11* getelementptr inbounds ([4 x i11]* @bn_bias_buf_V_12, i64 0, i64 1), align 8" [net_hls.cc:297]   --->   Operation 201 'load' 'bn_bias_buf_V_12_loa' <Predicate = true> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 4> <RAM>
ST_2 : Operation 202 [1/1] (0.00ns)   --->   "%sext_ln1118_12 = sext i11 %bn_weight_buf_V_12_l to i25" [net_hls.cc:299]   --->   Operation 202 'sext' 'sext_ln1118_12' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 203 [1/1] (0.00ns)   --->   "%shl_ln728_84 = call i12 @_ssdm_op_BitConcatenate.i12.i11.i1(i11 %bn_bias_buf_V_12_loa, i1 false)" [net_hls.cc:300]   --->   Operation 203 'bitconcatenate' 'shl_ln728_84' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 204 [1/1] (0.00ns)   --->   "%sext_ln728_76 = sext i12 %shl_ln728_84 to i15" [net_hls.cc:300]   --->   Operation 204 'sext' 'sext_ln728_76' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 205 [1/1] (0.00ns)   --->   "%sext_ln1192_76 = sext i12 %shl_ln728_84 to i14" [net_hls.cc:300]   --->   Operation 205 'sext' 'sext_ln1192_76' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 206 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln321_43)   --->   "%or_ln321_41 = or i6 %shl_ln321, 12" [net_hls.cc:308]   --->   Operation 206 'or' 'or_ln321_41' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 207 [1/1] (0.87ns) (out node of the LUT)   --->   "%icmp_ln321_43 = icmp eq i6 %or_ln321_41, 12" [net_hls.cc:308]   --->   Operation 207 'icmp' 'icmp_ln321_43' <Predicate = true> <Delay = 0.87> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 208 [1/2] (0.79ns)   --->   "%bn_weight_buf_V_13_l = load i11* getelementptr inbounds ([4 x i11]* @bn_weight_buf_V_13, i64 0, i64 1), align 2" [net_hls.cc:296]   --->   Operation 208 'load' 'bn_weight_buf_V_13_l' <Predicate = true> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 4> <RAM>
ST_2 : Operation 209 [1/2] (0.79ns)   --->   "%bn_bias_buf_V_13_loa = load i11* getelementptr inbounds ([4 x i11]* @bn_bias_buf_V_13, i64 0, i64 1), align 2" [net_hls.cc:297]   --->   Operation 209 'load' 'bn_bias_buf_V_13_loa' <Predicate = true> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 4> <RAM>
ST_2 : Operation 210 [1/1] (0.00ns)   --->   "%sext_ln1118_13 = sext i11 %bn_weight_buf_V_13_l to i25" [net_hls.cc:299]   --->   Operation 210 'sext' 'sext_ln1118_13' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 211 [1/1] (0.00ns)   --->   "%shl_ln728_86 = call i12 @_ssdm_op_BitConcatenate.i12.i11.i1(i11 %bn_bias_buf_V_13_loa, i1 false)" [net_hls.cc:300]   --->   Operation 211 'bitconcatenate' 'shl_ln728_86' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 212 [1/1] (0.00ns)   --->   "%sext_ln728_77 = sext i12 %shl_ln728_86 to i15" [net_hls.cc:300]   --->   Operation 212 'sext' 'sext_ln728_77' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 213 [1/1] (0.00ns)   --->   "%sext_ln1192_77 = sext i12 %shl_ln728_86 to i14" [net_hls.cc:300]   --->   Operation 213 'sext' 'sext_ln1192_77' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 214 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln321_44)   --->   "%or_ln321_42 = or i6 %shl_ln321, 13" [net_hls.cc:308]   --->   Operation 214 'or' 'or_ln321_42' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 215 [1/1] (0.87ns) (out node of the LUT)   --->   "%icmp_ln321_44 = icmp eq i6 %or_ln321_42, 13" [net_hls.cc:308]   --->   Operation 215 'icmp' 'icmp_ln321_44' <Predicate = true> <Delay = 0.87> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 216 [1/2] (0.79ns)   --->   "%bn_weight_buf_V_14_l = load i11* getelementptr inbounds ([4 x i11]* @bn_weight_buf_V_14, i64 0, i64 1), align 4" [net_hls.cc:296]   --->   Operation 216 'load' 'bn_weight_buf_V_14_l' <Predicate = true> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 4> <RAM>
ST_2 : Operation 217 [1/2] (0.79ns)   --->   "%bn_bias_buf_V_14_loa = load i11* getelementptr inbounds ([4 x i11]* @bn_bias_buf_V_14, i64 0, i64 1), align 4" [net_hls.cc:297]   --->   Operation 217 'load' 'bn_bias_buf_V_14_loa' <Predicate = true> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 4> <RAM>
ST_2 : Operation 218 [1/1] (0.00ns)   --->   "%sext_ln1118_14 = sext i11 %bn_weight_buf_V_14_l to i25" [net_hls.cc:299]   --->   Operation 218 'sext' 'sext_ln1118_14' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 219 [1/1] (0.00ns)   --->   "%shl_ln728_88 = call i12 @_ssdm_op_BitConcatenate.i12.i11.i1(i11 %bn_bias_buf_V_14_loa, i1 false)" [net_hls.cc:300]   --->   Operation 219 'bitconcatenate' 'shl_ln728_88' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 220 [1/1] (0.00ns)   --->   "%sext_ln728_78 = sext i12 %shl_ln728_88 to i15" [net_hls.cc:300]   --->   Operation 220 'sext' 'sext_ln728_78' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 221 [1/1] (0.00ns)   --->   "%sext_ln1192_78 = sext i12 %shl_ln728_88 to i14" [net_hls.cc:300]   --->   Operation 221 'sext' 'sext_ln1192_78' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 222 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln321_45)   --->   "%or_ln321_43 = or i6 %shl_ln321, 14" [net_hls.cc:308]   --->   Operation 222 'or' 'or_ln321_43' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 223 [1/1] (0.87ns) (out node of the LUT)   --->   "%icmp_ln321_45 = icmp eq i6 %or_ln321_43, 14" [net_hls.cc:308]   --->   Operation 223 'icmp' 'icmp_ln321_45' <Predicate = true> <Delay = 0.87> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 224 [1/2] (0.79ns)   --->   "%bn_weight_buf_V_15_l = load i11* getelementptr inbounds ([4 x i11]* @bn_weight_buf_V_15, i64 0, i64 1), align 2" [net_hls.cc:296]   --->   Operation 224 'load' 'bn_weight_buf_V_15_l' <Predicate = true> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 4> <RAM>
ST_2 : Operation 225 [1/2] (0.79ns)   --->   "%bn_bias_buf_V_15_loa = load i11* getelementptr inbounds ([4 x i11]* @bn_bias_buf_V_15, i64 0, i64 1), align 2" [net_hls.cc:297]   --->   Operation 225 'load' 'bn_bias_buf_V_15_loa' <Predicate = true> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 4> <RAM>
ST_2 : Operation 226 [1/1] (0.00ns)   --->   "%sext_ln1118_15 = sext i11 %bn_weight_buf_V_15_l to i25" [net_hls.cc:299]   --->   Operation 226 'sext' 'sext_ln1118_15' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 227 [1/1] (0.00ns)   --->   "%shl_ln728_90 = call i12 @_ssdm_op_BitConcatenate.i12.i11.i1(i11 %bn_bias_buf_V_15_loa, i1 false)" [net_hls.cc:300]   --->   Operation 227 'bitconcatenate' 'shl_ln728_90' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 228 [1/1] (0.00ns)   --->   "%sext_ln728_79 = sext i12 %shl_ln728_90 to i15" [net_hls.cc:300]   --->   Operation 228 'sext' 'sext_ln728_79' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 229 [1/1] (0.00ns)   --->   "%sext_ln1192_79 = sext i12 %shl_ln728_90 to i14" [net_hls.cc:300]   --->   Operation 229 'sext' 'sext_ln1192_79' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 230 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln321_46)   --->   "%or_ln321_44 = or i6 %shl_ln321, 15" [net_hls.cc:308]   --->   Operation 230 'or' 'or_ln321_44' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 231 [1/1] (0.87ns) (out node of the LUT)   --->   "%icmp_ln321_46 = icmp eq i6 %or_ln321_44, 15" [net_hls.cc:308]   --->   Operation 231 'icmp' 'icmp_ln321_46' <Predicate = true> <Delay = 0.87> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 232 [1/2] (0.79ns)   --->   "%bn_weight_buf_V_16_l = load i11* getelementptr inbounds ([4 x i11]* @bn_weight_buf_V_16, i64 0, i64 1), align 16" [net_hls.cc:296]   --->   Operation 232 'load' 'bn_weight_buf_V_16_l' <Predicate = true> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 4> <RAM>
ST_2 : Operation 233 [1/2] (0.79ns)   --->   "%bn_bias_buf_V_16_loa = load i11* getelementptr inbounds ([4 x i11]* @bn_bias_buf_V_16, i64 0, i64 1), align 16" [net_hls.cc:297]   --->   Operation 233 'load' 'bn_bias_buf_V_16_loa' <Predicate = true> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 4> <RAM>
ST_2 : Operation 234 [1/1] (0.00ns)   --->   "%sext_ln1118_16 = sext i11 %bn_weight_buf_V_16_l to i25" [net_hls.cc:299]   --->   Operation 234 'sext' 'sext_ln1118_16' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 235 [1/1] (0.00ns)   --->   "%shl_ln728_92 = call i12 @_ssdm_op_BitConcatenate.i12.i11.i1(i11 %bn_bias_buf_V_16_loa, i1 false)" [net_hls.cc:300]   --->   Operation 235 'bitconcatenate' 'shl_ln728_92' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 236 [1/1] (0.00ns)   --->   "%sext_ln728_80 = sext i12 %shl_ln728_92 to i15" [net_hls.cc:300]   --->   Operation 236 'sext' 'sext_ln728_80' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 237 [1/1] (0.00ns)   --->   "%sext_ln1192_80 = sext i12 %shl_ln728_92 to i14" [net_hls.cc:300]   --->   Operation 237 'sext' 'sext_ln1192_80' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 238 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln321_47)   --->   "%or_ln321_45 = or i6 %shl_ln321, 16" [net_hls.cc:308]   --->   Operation 238 'or' 'or_ln321_45' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 239 [1/1] (0.87ns) (out node of the LUT)   --->   "%icmp_ln321_47 = icmp eq i6 %or_ln321_45, 16" [net_hls.cc:308]   --->   Operation 239 'icmp' 'icmp_ln321_47' <Predicate = true> <Delay = 0.87> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 240 [1/2] (0.79ns)   --->   "%bn_weight_buf_V_17_l = load i11* getelementptr inbounds ([4 x i11]* @bn_weight_buf_V_17, i64 0, i64 1), align 2" [net_hls.cc:296]   --->   Operation 240 'load' 'bn_weight_buf_V_17_l' <Predicate = true> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 4> <RAM>
ST_2 : Operation 241 [1/2] (0.79ns)   --->   "%bn_bias_buf_V_17_loa = load i11* getelementptr inbounds ([4 x i11]* @bn_bias_buf_V_17, i64 0, i64 1), align 2" [net_hls.cc:297]   --->   Operation 241 'load' 'bn_bias_buf_V_17_loa' <Predicate = true> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 4> <RAM>
ST_2 : Operation 242 [1/1] (0.00ns)   --->   "%sext_ln1118_17 = sext i11 %bn_weight_buf_V_17_l to i25" [net_hls.cc:299]   --->   Operation 242 'sext' 'sext_ln1118_17' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 243 [1/1] (0.00ns)   --->   "%shl_ln728_94 = call i12 @_ssdm_op_BitConcatenate.i12.i11.i1(i11 %bn_bias_buf_V_17_loa, i1 false)" [net_hls.cc:300]   --->   Operation 243 'bitconcatenate' 'shl_ln728_94' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 244 [1/1] (0.00ns)   --->   "%sext_ln728_81 = sext i12 %shl_ln728_94 to i15" [net_hls.cc:300]   --->   Operation 244 'sext' 'sext_ln728_81' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 245 [1/1] (0.00ns)   --->   "%sext_ln1192_81 = sext i12 %shl_ln728_94 to i14" [net_hls.cc:300]   --->   Operation 245 'sext' 'sext_ln1192_81' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 246 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln321_48)   --->   "%or_ln321_46 = or i6 %shl_ln321, 17" [net_hls.cc:308]   --->   Operation 246 'or' 'or_ln321_46' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 247 [1/1] (0.87ns) (out node of the LUT)   --->   "%icmp_ln321_48 = icmp eq i6 %or_ln321_46, 17" [net_hls.cc:308]   --->   Operation 247 'icmp' 'icmp_ln321_48' <Predicate = true> <Delay = 0.87> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 248 [1/2] (0.79ns)   --->   "%bn_weight_buf_V_18_l = load i11* getelementptr inbounds ([4 x i11]* @bn_weight_buf_V_18, i64 0, i64 1), align 4" [net_hls.cc:296]   --->   Operation 248 'load' 'bn_weight_buf_V_18_l' <Predicate = true> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 4> <RAM>
ST_2 : Operation 249 [1/2] (0.79ns)   --->   "%bn_bias_buf_V_18_loa = load i11* getelementptr inbounds ([4 x i11]* @bn_bias_buf_V_18, i64 0, i64 1), align 4" [net_hls.cc:297]   --->   Operation 249 'load' 'bn_bias_buf_V_18_loa' <Predicate = true> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 4> <RAM>
ST_2 : Operation 250 [1/1] (0.00ns)   --->   "%sext_ln1118_18 = sext i11 %bn_weight_buf_V_18_l to i25" [net_hls.cc:299]   --->   Operation 250 'sext' 'sext_ln1118_18' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 251 [1/1] (0.00ns)   --->   "%shl_ln728_96 = call i12 @_ssdm_op_BitConcatenate.i12.i11.i1(i11 %bn_bias_buf_V_18_loa, i1 false)" [net_hls.cc:300]   --->   Operation 251 'bitconcatenate' 'shl_ln728_96' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 252 [1/1] (0.00ns)   --->   "%sext_ln728_82 = sext i12 %shl_ln728_96 to i15" [net_hls.cc:300]   --->   Operation 252 'sext' 'sext_ln728_82' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 253 [1/1] (0.00ns)   --->   "%sext_ln1192_82 = sext i12 %shl_ln728_96 to i14" [net_hls.cc:300]   --->   Operation 253 'sext' 'sext_ln1192_82' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 254 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln321_49)   --->   "%or_ln321_47 = or i6 %shl_ln321, 18" [net_hls.cc:308]   --->   Operation 254 'or' 'or_ln321_47' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 255 [1/1] (0.87ns) (out node of the LUT)   --->   "%icmp_ln321_49 = icmp eq i6 %or_ln321_47, 18" [net_hls.cc:308]   --->   Operation 255 'icmp' 'icmp_ln321_49' <Predicate = true> <Delay = 0.87> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 256 [1/2] (0.79ns)   --->   "%bn_weight_buf_V_19_l = load i11* getelementptr inbounds ([4 x i11]* @bn_weight_buf_V_19, i64 0, i64 1), align 2" [net_hls.cc:296]   --->   Operation 256 'load' 'bn_weight_buf_V_19_l' <Predicate = true> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 4> <RAM>
ST_2 : Operation 257 [1/2] (0.79ns)   --->   "%bn_bias_buf_V_19_loa = load i11* getelementptr inbounds ([4 x i11]* @bn_bias_buf_V_19, i64 0, i64 1), align 2" [net_hls.cc:297]   --->   Operation 257 'load' 'bn_bias_buf_V_19_loa' <Predicate = true> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 4> <RAM>
ST_2 : Operation 258 [1/1] (0.00ns)   --->   "%sext_ln1118_19 = sext i11 %bn_weight_buf_V_19_l to i25" [net_hls.cc:299]   --->   Operation 258 'sext' 'sext_ln1118_19' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 259 [1/1] (0.00ns)   --->   "%shl_ln728_98 = call i12 @_ssdm_op_BitConcatenate.i12.i11.i1(i11 %bn_bias_buf_V_19_loa, i1 false)" [net_hls.cc:300]   --->   Operation 259 'bitconcatenate' 'shl_ln728_98' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 260 [1/1] (0.00ns)   --->   "%sext_ln728_83 = sext i12 %shl_ln728_98 to i15" [net_hls.cc:300]   --->   Operation 260 'sext' 'sext_ln728_83' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 261 [1/1] (0.00ns)   --->   "%sext_ln1192_83 = sext i12 %shl_ln728_98 to i14" [net_hls.cc:300]   --->   Operation 261 'sext' 'sext_ln1192_83' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 262 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln321_50)   --->   "%or_ln321_48 = or i6 %shl_ln321, 19" [net_hls.cc:308]   --->   Operation 262 'or' 'or_ln321_48' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 263 [1/1] (0.87ns) (out node of the LUT)   --->   "%icmp_ln321_50 = icmp eq i6 %or_ln321_48, 19" [net_hls.cc:308]   --->   Operation 263 'icmp' 'icmp_ln321_50' <Predicate = true> <Delay = 0.87> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 264 [1/2] (0.79ns)   --->   "%bn_weight_buf_V_20_l = load i11* getelementptr inbounds ([4 x i11]* @bn_weight_buf_V_20, i64 0, i64 1), align 8" [net_hls.cc:296]   --->   Operation 264 'load' 'bn_weight_buf_V_20_l' <Predicate = true> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 4> <RAM>
ST_2 : Operation 265 [1/2] (0.79ns)   --->   "%bn_bias_buf_V_20_loa = load i11* getelementptr inbounds ([4 x i11]* @bn_bias_buf_V_20, i64 0, i64 1), align 8" [net_hls.cc:297]   --->   Operation 265 'load' 'bn_bias_buf_V_20_loa' <Predicate = true> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 4> <RAM>
ST_2 : Operation 266 [1/1] (0.00ns)   --->   "%sext_ln1118_20 = sext i11 %bn_weight_buf_V_20_l to i25" [net_hls.cc:299]   --->   Operation 266 'sext' 'sext_ln1118_20' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 267 [1/1] (0.00ns)   --->   "%shl_ln728_100 = call i12 @_ssdm_op_BitConcatenate.i12.i11.i1(i11 %bn_bias_buf_V_20_loa, i1 false)" [net_hls.cc:300]   --->   Operation 267 'bitconcatenate' 'shl_ln728_100' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 268 [1/1] (0.00ns)   --->   "%sext_ln728_84 = sext i12 %shl_ln728_100 to i15" [net_hls.cc:300]   --->   Operation 268 'sext' 'sext_ln728_84' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 269 [1/1] (0.00ns)   --->   "%sext_ln1192_84 = sext i12 %shl_ln728_100 to i14" [net_hls.cc:300]   --->   Operation 269 'sext' 'sext_ln1192_84' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 270 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln321_51)   --->   "%or_ln321_49 = or i6 %shl_ln321, 20" [net_hls.cc:308]   --->   Operation 270 'or' 'or_ln321_49' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 271 [1/1] (0.87ns) (out node of the LUT)   --->   "%icmp_ln321_51 = icmp eq i6 %or_ln321_49, 20" [net_hls.cc:308]   --->   Operation 271 'icmp' 'icmp_ln321_51' <Predicate = true> <Delay = 0.87> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 272 [1/2] (0.79ns)   --->   "%bn_weight_buf_V_21_l = load i11* getelementptr inbounds ([4 x i11]* @bn_weight_buf_V_21, i64 0, i64 1), align 2" [net_hls.cc:296]   --->   Operation 272 'load' 'bn_weight_buf_V_21_l' <Predicate = true> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 4> <RAM>
ST_2 : Operation 273 [1/2] (0.79ns)   --->   "%bn_bias_buf_V_21_loa = load i11* getelementptr inbounds ([4 x i11]* @bn_bias_buf_V_21, i64 0, i64 1), align 2" [net_hls.cc:297]   --->   Operation 273 'load' 'bn_bias_buf_V_21_loa' <Predicate = true> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 4> <RAM>
ST_2 : Operation 274 [1/1] (0.00ns)   --->   "%sext_ln1118_21 = sext i11 %bn_weight_buf_V_21_l to i25" [net_hls.cc:299]   --->   Operation 274 'sext' 'sext_ln1118_21' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 275 [1/1] (0.00ns)   --->   "%shl_ln728_102 = call i12 @_ssdm_op_BitConcatenate.i12.i11.i1(i11 %bn_bias_buf_V_21_loa, i1 false)" [net_hls.cc:300]   --->   Operation 275 'bitconcatenate' 'shl_ln728_102' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 276 [1/1] (0.00ns)   --->   "%sext_ln728_85 = sext i12 %shl_ln728_102 to i15" [net_hls.cc:300]   --->   Operation 276 'sext' 'sext_ln728_85' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 277 [1/1] (0.00ns)   --->   "%sext_ln1192_85 = sext i12 %shl_ln728_102 to i14" [net_hls.cc:300]   --->   Operation 277 'sext' 'sext_ln1192_85' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 278 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln321_52)   --->   "%or_ln321_50 = or i6 %shl_ln321, 21" [net_hls.cc:308]   --->   Operation 278 'or' 'or_ln321_50' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 279 [1/1] (0.87ns) (out node of the LUT)   --->   "%icmp_ln321_52 = icmp eq i6 %or_ln321_50, 21" [net_hls.cc:308]   --->   Operation 279 'icmp' 'icmp_ln321_52' <Predicate = true> <Delay = 0.87> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 280 [1/2] (0.79ns)   --->   "%bn_weight_buf_V_22_l = load i11* getelementptr inbounds ([4 x i11]* @bn_weight_buf_V_22, i64 0, i64 1), align 4" [net_hls.cc:296]   --->   Operation 280 'load' 'bn_weight_buf_V_22_l' <Predicate = true> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 4> <RAM>
ST_2 : Operation 281 [1/2] (0.79ns)   --->   "%bn_bias_buf_V_22_loa = load i11* getelementptr inbounds ([4 x i11]* @bn_bias_buf_V_22, i64 0, i64 1), align 4" [net_hls.cc:297]   --->   Operation 281 'load' 'bn_bias_buf_V_22_loa' <Predicate = true> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 4> <RAM>
ST_2 : Operation 282 [1/1] (0.00ns)   --->   "%sext_ln1118_22 = sext i11 %bn_weight_buf_V_22_l to i25" [net_hls.cc:299]   --->   Operation 282 'sext' 'sext_ln1118_22' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 283 [1/1] (0.00ns)   --->   "%shl_ln728_104 = call i12 @_ssdm_op_BitConcatenate.i12.i11.i1(i11 %bn_bias_buf_V_22_loa, i1 false)" [net_hls.cc:300]   --->   Operation 283 'bitconcatenate' 'shl_ln728_104' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 284 [1/1] (0.00ns)   --->   "%sext_ln728_86 = sext i12 %shl_ln728_104 to i15" [net_hls.cc:300]   --->   Operation 284 'sext' 'sext_ln728_86' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 285 [1/1] (0.00ns)   --->   "%sext_ln1192_86 = sext i12 %shl_ln728_104 to i14" [net_hls.cc:300]   --->   Operation 285 'sext' 'sext_ln1192_86' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 286 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln321_53)   --->   "%or_ln321_51 = or i6 %shl_ln321, 22" [net_hls.cc:308]   --->   Operation 286 'or' 'or_ln321_51' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 287 [1/1] (0.87ns) (out node of the LUT)   --->   "%icmp_ln321_53 = icmp eq i6 %or_ln321_51, 22" [net_hls.cc:308]   --->   Operation 287 'icmp' 'icmp_ln321_53' <Predicate = true> <Delay = 0.87> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 288 [1/2] (0.79ns)   --->   "%bn_weight_buf_V_23_l = load i11* getelementptr inbounds ([4 x i11]* @bn_weight_buf_V_23, i64 0, i64 1), align 2" [net_hls.cc:296]   --->   Operation 288 'load' 'bn_weight_buf_V_23_l' <Predicate = true> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 4> <RAM>
ST_2 : Operation 289 [1/2] (0.79ns)   --->   "%bn_bias_buf_V_23_loa = load i11* getelementptr inbounds ([4 x i11]* @bn_bias_buf_V_23, i64 0, i64 1), align 2" [net_hls.cc:297]   --->   Operation 289 'load' 'bn_bias_buf_V_23_loa' <Predicate = true> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 4> <RAM>
ST_2 : Operation 290 [1/1] (0.00ns)   --->   "%sext_ln1118_23 = sext i11 %bn_weight_buf_V_23_l to i25" [net_hls.cc:299]   --->   Operation 290 'sext' 'sext_ln1118_23' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 291 [1/1] (0.00ns)   --->   "%shl_ln728_106 = call i12 @_ssdm_op_BitConcatenate.i12.i11.i1(i11 %bn_bias_buf_V_23_loa, i1 false)" [net_hls.cc:300]   --->   Operation 291 'bitconcatenate' 'shl_ln728_106' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 292 [1/1] (0.00ns)   --->   "%sext_ln728_87 = sext i12 %shl_ln728_106 to i15" [net_hls.cc:300]   --->   Operation 292 'sext' 'sext_ln728_87' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 293 [1/1] (0.00ns)   --->   "%sext_ln1192_87 = sext i12 %shl_ln728_106 to i14" [net_hls.cc:300]   --->   Operation 293 'sext' 'sext_ln1192_87' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 294 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln321_54)   --->   "%or_ln321_52 = or i6 %shl_ln321, 23" [net_hls.cc:308]   --->   Operation 294 'or' 'or_ln321_52' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 295 [1/1] (0.87ns) (out node of the LUT)   --->   "%icmp_ln321_54 = icmp eq i6 %or_ln321_52, 23" [net_hls.cc:308]   --->   Operation 295 'icmp' 'icmp_ln321_54' <Predicate = true> <Delay = 0.87> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 296 [1/2] (0.79ns)   --->   "%bn_weight_buf_V_24_l = load i11* getelementptr inbounds ([4 x i11]* @bn_weight_buf_V_24, i64 0, i64 1), align 16" [net_hls.cc:296]   --->   Operation 296 'load' 'bn_weight_buf_V_24_l' <Predicate = true> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 4> <RAM>
ST_2 : Operation 297 [1/2] (0.79ns)   --->   "%bn_bias_buf_V_24_loa = load i11* getelementptr inbounds ([4 x i11]* @bn_bias_buf_V_24, i64 0, i64 1), align 16" [net_hls.cc:297]   --->   Operation 297 'load' 'bn_bias_buf_V_24_loa' <Predicate = true> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 4> <RAM>
ST_2 : Operation 298 [1/1] (0.00ns)   --->   "%sext_ln1118_24 = sext i11 %bn_weight_buf_V_24_l to i25" [net_hls.cc:299]   --->   Operation 298 'sext' 'sext_ln1118_24' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 299 [1/1] (0.00ns)   --->   "%shl_ln728_108 = call i12 @_ssdm_op_BitConcatenate.i12.i11.i1(i11 %bn_bias_buf_V_24_loa, i1 false)" [net_hls.cc:300]   --->   Operation 299 'bitconcatenate' 'shl_ln728_108' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 300 [1/1] (0.00ns)   --->   "%sext_ln728_88 = sext i12 %shl_ln728_108 to i15" [net_hls.cc:300]   --->   Operation 300 'sext' 'sext_ln728_88' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 301 [1/1] (0.00ns)   --->   "%sext_ln1192_88 = sext i12 %shl_ln728_108 to i14" [net_hls.cc:300]   --->   Operation 301 'sext' 'sext_ln1192_88' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 302 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln321_55)   --->   "%or_ln321_53 = or i6 %shl_ln321, 24" [net_hls.cc:308]   --->   Operation 302 'or' 'or_ln321_53' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 303 [1/1] (0.87ns) (out node of the LUT)   --->   "%icmp_ln321_55 = icmp eq i6 %or_ln321_53, 24" [net_hls.cc:308]   --->   Operation 303 'icmp' 'icmp_ln321_55' <Predicate = true> <Delay = 0.87> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 304 [1/2] (0.79ns)   --->   "%bn_weight_buf_V_25_l = load i11* getelementptr inbounds ([4 x i11]* @bn_weight_buf_V_25, i64 0, i64 1), align 2" [net_hls.cc:296]   --->   Operation 304 'load' 'bn_weight_buf_V_25_l' <Predicate = true> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 4> <RAM>
ST_2 : Operation 305 [1/2] (0.79ns)   --->   "%bn_bias_buf_V_25_loa = load i11* getelementptr inbounds ([4 x i11]* @bn_bias_buf_V_25, i64 0, i64 1), align 2" [net_hls.cc:297]   --->   Operation 305 'load' 'bn_bias_buf_V_25_loa' <Predicate = true> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 4> <RAM>
ST_2 : Operation 306 [1/1] (0.00ns)   --->   "%sext_ln1118_25 = sext i11 %bn_weight_buf_V_25_l to i25" [net_hls.cc:299]   --->   Operation 306 'sext' 'sext_ln1118_25' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 307 [1/1] (0.00ns)   --->   "%shl_ln728_110 = call i12 @_ssdm_op_BitConcatenate.i12.i11.i1(i11 %bn_bias_buf_V_25_loa, i1 false)" [net_hls.cc:300]   --->   Operation 307 'bitconcatenate' 'shl_ln728_110' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 308 [1/1] (0.00ns)   --->   "%sext_ln728_89 = sext i12 %shl_ln728_110 to i15" [net_hls.cc:300]   --->   Operation 308 'sext' 'sext_ln728_89' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 309 [1/1] (0.00ns)   --->   "%sext_ln1192_89 = sext i12 %shl_ln728_110 to i14" [net_hls.cc:300]   --->   Operation 309 'sext' 'sext_ln1192_89' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 310 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln321_56)   --->   "%or_ln321_54 = or i6 %shl_ln321, 25" [net_hls.cc:308]   --->   Operation 310 'or' 'or_ln321_54' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 311 [1/1] (0.87ns) (out node of the LUT)   --->   "%icmp_ln321_56 = icmp eq i6 %or_ln321_54, 25" [net_hls.cc:308]   --->   Operation 311 'icmp' 'icmp_ln321_56' <Predicate = true> <Delay = 0.87> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 312 [1/2] (0.79ns)   --->   "%bn_weight_buf_V_26_l = load i11* getelementptr inbounds ([4 x i11]* @bn_weight_buf_V_26, i64 0, i64 1), align 4" [net_hls.cc:296]   --->   Operation 312 'load' 'bn_weight_buf_V_26_l' <Predicate = true> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 4> <RAM>
ST_2 : Operation 313 [1/2] (0.79ns)   --->   "%bn_bias_buf_V_26_loa = load i11* getelementptr inbounds ([4 x i11]* @bn_bias_buf_V_26, i64 0, i64 1), align 4" [net_hls.cc:297]   --->   Operation 313 'load' 'bn_bias_buf_V_26_loa' <Predicate = true> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 4> <RAM>
ST_2 : Operation 314 [1/1] (0.00ns)   --->   "%sext_ln1118_26 = sext i11 %bn_weight_buf_V_26_l to i25" [net_hls.cc:299]   --->   Operation 314 'sext' 'sext_ln1118_26' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 315 [1/1] (0.00ns)   --->   "%shl_ln728_112 = call i12 @_ssdm_op_BitConcatenate.i12.i11.i1(i11 %bn_bias_buf_V_26_loa, i1 false)" [net_hls.cc:300]   --->   Operation 315 'bitconcatenate' 'shl_ln728_112' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 316 [1/1] (0.00ns)   --->   "%sext_ln728_90 = sext i12 %shl_ln728_112 to i15" [net_hls.cc:300]   --->   Operation 316 'sext' 'sext_ln728_90' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 317 [1/1] (0.00ns)   --->   "%sext_ln1192_90 = sext i12 %shl_ln728_112 to i14" [net_hls.cc:300]   --->   Operation 317 'sext' 'sext_ln1192_90' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 318 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln321_57)   --->   "%or_ln321_55 = or i6 %shl_ln321, 26" [net_hls.cc:308]   --->   Operation 318 'or' 'or_ln321_55' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 319 [1/1] (0.87ns) (out node of the LUT)   --->   "%icmp_ln321_57 = icmp eq i6 %or_ln321_55, 26" [net_hls.cc:308]   --->   Operation 319 'icmp' 'icmp_ln321_57' <Predicate = true> <Delay = 0.87> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 320 [1/2] (0.79ns)   --->   "%bn_weight_buf_V_27_l = load i11* getelementptr inbounds ([4 x i11]* @bn_weight_buf_V_27, i64 0, i64 1), align 2" [net_hls.cc:296]   --->   Operation 320 'load' 'bn_weight_buf_V_27_l' <Predicate = true> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 4> <RAM>
ST_2 : Operation 321 [1/2] (0.79ns)   --->   "%bn_bias_buf_V_27_loa = load i11* getelementptr inbounds ([4 x i11]* @bn_bias_buf_V_27, i64 0, i64 1), align 2" [net_hls.cc:297]   --->   Operation 321 'load' 'bn_bias_buf_V_27_loa' <Predicate = true> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 4> <RAM>
ST_2 : Operation 322 [1/1] (0.00ns)   --->   "%sext_ln1118_27 = sext i11 %bn_weight_buf_V_27_l to i25" [net_hls.cc:299]   --->   Operation 322 'sext' 'sext_ln1118_27' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 323 [1/1] (0.00ns)   --->   "%shl_ln728_114 = call i12 @_ssdm_op_BitConcatenate.i12.i11.i1(i11 %bn_bias_buf_V_27_loa, i1 false)" [net_hls.cc:300]   --->   Operation 323 'bitconcatenate' 'shl_ln728_114' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 324 [1/1] (0.00ns)   --->   "%sext_ln728_91 = sext i12 %shl_ln728_114 to i15" [net_hls.cc:300]   --->   Operation 324 'sext' 'sext_ln728_91' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 325 [1/1] (0.00ns)   --->   "%sext_ln1192_91 = sext i12 %shl_ln728_114 to i14" [net_hls.cc:300]   --->   Operation 325 'sext' 'sext_ln1192_91' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 326 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln321_58)   --->   "%or_ln321_56 = or i6 %shl_ln321, 27" [net_hls.cc:308]   --->   Operation 326 'or' 'or_ln321_56' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 327 [1/1] (0.87ns) (out node of the LUT)   --->   "%icmp_ln321_58 = icmp eq i6 %or_ln321_56, 27" [net_hls.cc:308]   --->   Operation 327 'icmp' 'icmp_ln321_58' <Predicate = true> <Delay = 0.87> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 328 [1/2] (0.79ns)   --->   "%bn_weight_buf_V_28_l = load i11* getelementptr inbounds ([4 x i11]* @bn_weight_buf_V_28, i64 0, i64 1), align 8" [net_hls.cc:296]   --->   Operation 328 'load' 'bn_weight_buf_V_28_l' <Predicate = true> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 4> <RAM>
ST_2 : Operation 329 [1/2] (0.79ns)   --->   "%bn_bias_buf_V_28_loa = load i11* getelementptr inbounds ([4 x i11]* @bn_bias_buf_V_28, i64 0, i64 1), align 8" [net_hls.cc:297]   --->   Operation 329 'load' 'bn_bias_buf_V_28_loa' <Predicate = true> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 4> <RAM>
ST_2 : Operation 330 [1/1] (0.00ns)   --->   "%sext_ln1118_28 = sext i11 %bn_weight_buf_V_28_l to i25" [net_hls.cc:299]   --->   Operation 330 'sext' 'sext_ln1118_28' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 331 [1/1] (0.00ns)   --->   "%shl_ln728_116 = call i12 @_ssdm_op_BitConcatenate.i12.i11.i1(i11 %bn_bias_buf_V_28_loa, i1 false)" [net_hls.cc:300]   --->   Operation 331 'bitconcatenate' 'shl_ln728_116' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 332 [1/1] (0.00ns)   --->   "%sext_ln728_92 = sext i12 %shl_ln728_116 to i15" [net_hls.cc:300]   --->   Operation 332 'sext' 'sext_ln728_92' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 333 [1/1] (0.00ns)   --->   "%sext_ln1192_92 = sext i12 %shl_ln728_116 to i14" [net_hls.cc:300]   --->   Operation 333 'sext' 'sext_ln1192_92' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 334 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln321_59)   --->   "%or_ln321_57 = or i6 %shl_ln321, 28" [net_hls.cc:308]   --->   Operation 334 'or' 'or_ln321_57' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 335 [1/1] (0.87ns) (out node of the LUT)   --->   "%icmp_ln321_59 = icmp eq i6 %or_ln321_57, 28" [net_hls.cc:308]   --->   Operation 335 'icmp' 'icmp_ln321_59' <Predicate = true> <Delay = 0.87> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 336 [1/2] (0.79ns)   --->   "%bn_weight_buf_V_29_l = load i11* getelementptr inbounds ([4 x i11]* @bn_weight_buf_V_29, i64 0, i64 1), align 2" [net_hls.cc:296]   --->   Operation 336 'load' 'bn_weight_buf_V_29_l' <Predicate = true> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 4> <RAM>
ST_2 : Operation 337 [1/2] (0.79ns)   --->   "%bn_bias_buf_V_29_loa = load i11* getelementptr inbounds ([4 x i11]* @bn_bias_buf_V_29, i64 0, i64 1), align 2" [net_hls.cc:297]   --->   Operation 337 'load' 'bn_bias_buf_V_29_loa' <Predicate = true> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 4> <RAM>
ST_2 : Operation 338 [1/1] (0.00ns)   --->   "%sext_ln1118_29 = sext i11 %bn_weight_buf_V_29_l to i25" [net_hls.cc:299]   --->   Operation 338 'sext' 'sext_ln1118_29' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 339 [1/1] (0.00ns)   --->   "%shl_ln728_118 = call i12 @_ssdm_op_BitConcatenate.i12.i11.i1(i11 %bn_bias_buf_V_29_loa, i1 false)" [net_hls.cc:300]   --->   Operation 339 'bitconcatenate' 'shl_ln728_118' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 340 [1/1] (0.00ns)   --->   "%sext_ln728_93 = sext i12 %shl_ln728_118 to i15" [net_hls.cc:300]   --->   Operation 340 'sext' 'sext_ln728_93' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 341 [1/1] (0.00ns)   --->   "%sext_ln1192_93 = sext i12 %shl_ln728_118 to i14" [net_hls.cc:300]   --->   Operation 341 'sext' 'sext_ln1192_93' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 342 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln321_60)   --->   "%or_ln321_58 = or i6 %shl_ln321, 29" [net_hls.cc:308]   --->   Operation 342 'or' 'or_ln321_58' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 343 [1/1] (0.87ns) (out node of the LUT)   --->   "%icmp_ln321_60 = icmp eq i6 %or_ln321_58, 29" [net_hls.cc:308]   --->   Operation 343 'icmp' 'icmp_ln321_60' <Predicate = true> <Delay = 0.87> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 344 [1/2] (0.79ns)   --->   "%bn_weight_buf_V_30_l = load i11* getelementptr inbounds ([4 x i11]* @bn_weight_buf_V_30, i64 0, i64 1), align 4" [net_hls.cc:296]   --->   Operation 344 'load' 'bn_weight_buf_V_30_l' <Predicate = true> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 4> <RAM>
ST_2 : Operation 345 [1/2] (0.79ns)   --->   "%bn_bias_buf_V_30_loa = load i11* getelementptr inbounds ([4 x i11]* @bn_bias_buf_V_30, i64 0, i64 1), align 4" [net_hls.cc:297]   --->   Operation 345 'load' 'bn_bias_buf_V_30_loa' <Predicate = true> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 4> <RAM>
ST_2 : Operation 346 [1/1] (0.00ns)   --->   "%sext_ln1118_30 = sext i11 %bn_weight_buf_V_30_l to i25" [net_hls.cc:299]   --->   Operation 346 'sext' 'sext_ln1118_30' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 347 [1/1] (0.00ns)   --->   "%shl_ln728_120 = call i12 @_ssdm_op_BitConcatenate.i12.i11.i1(i11 %bn_bias_buf_V_30_loa, i1 false)" [net_hls.cc:300]   --->   Operation 347 'bitconcatenate' 'shl_ln728_120' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 348 [1/1] (0.00ns)   --->   "%sext_ln728_94 = sext i12 %shl_ln728_120 to i15" [net_hls.cc:300]   --->   Operation 348 'sext' 'sext_ln728_94' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 349 [1/1] (0.00ns)   --->   "%sext_ln1192_94 = sext i12 %shl_ln728_120 to i14" [net_hls.cc:300]   --->   Operation 349 'sext' 'sext_ln1192_94' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 350 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln321_61)   --->   "%or_ln321_59 = or i6 %shl_ln321, 30" [net_hls.cc:308]   --->   Operation 350 'or' 'or_ln321_59' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 351 [1/1] (0.87ns) (out node of the LUT)   --->   "%icmp_ln321_61 = icmp eq i6 %or_ln321_59, 30" [net_hls.cc:308]   --->   Operation 351 'icmp' 'icmp_ln321_61' <Predicate = true> <Delay = 0.87> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 352 [1/2] (0.79ns)   --->   "%bn_weight_buf_V_31_l = load i11* getelementptr inbounds ([4 x i11]* @bn_weight_buf_V_31, i64 0, i64 1), align 2" [net_hls.cc:296]   --->   Operation 352 'load' 'bn_weight_buf_V_31_l' <Predicate = true> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 4> <RAM>
ST_2 : Operation 353 [1/2] (0.79ns)   --->   "%bn_bias_buf_V_31_loa = load i11* getelementptr inbounds ([4 x i11]* @bn_bias_buf_V_31, i64 0, i64 1), align 2" [net_hls.cc:297]   --->   Operation 353 'load' 'bn_bias_buf_V_31_loa' <Predicate = true> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 4> <RAM>
ST_2 : Operation 354 [1/1] (0.00ns)   --->   "%sext_ln1118_31 = sext i11 %bn_weight_buf_V_31_l to i25" [net_hls.cc:299]   --->   Operation 354 'sext' 'sext_ln1118_31' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 355 [1/1] (0.00ns)   --->   "%shl_ln728_122 = call i12 @_ssdm_op_BitConcatenate.i12.i11.i1(i11 %bn_bias_buf_V_31_loa, i1 false)" [net_hls.cc:300]   --->   Operation 355 'bitconcatenate' 'shl_ln728_122' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 356 [1/1] (0.00ns)   --->   "%sext_ln728_95 = sext i12 %shl_ln728_122 to i15" [net_hls.cc:300]   --->   Operation 356 'sext' 'sext_ln728_95' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 357 [1/1] (0.00ns)   --->   "%sext_ln1192_95 = sext i12 %shl_ln728_122 to i14" [net_hls.cc:300]   --->   Operation 357 'sext' 'sext_ln1192_95' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 358 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln321_62)   --->   "%or_ln321_60 = or i6 %shl_ln321, 31" [net_hls.cc:308]   --->   Operation 358 'or' 'or_ln321_60' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 359 [1/1] (0.87ns) (out node of the LUT)   --->   "%icmp_ln321_62 = icmp eq i6 %or_ln321_60, 31" [net_hls.cc:308]   --->   Operation 359 'icmp' 'icmp_ln321_62' <Predicate = true> <Delay = 0.87> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 360 [1/1] (0.00ns)   --->   "%zext_ln310 = zext i19 %mul_ln287 to i20" [net_hls.cc:310]   --->   Operation 360 'zext' 'zext_ln310' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 361 [1/1] (1.05ns)   --->   "%add_ln310 = add i20 %sext_ln288, %zext_ln310" [net_hls.cc:310]   --->   Operation 361 'add' 'add_ln310' <Predicate = true> <Delay = 1.05> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 362 [1/1] (0.00ns)   --->   "%zext_ln289 = zext i26 %ddr_ptr_V_offset_rea to i28" [net_hls.cc:289]   --->   Operation 362 'zext' 'zext_ln289' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 363 [1/1] (0.75ns)   --->   "br label %.preheader" [net_hls.cc:289]   --->   Operation 363 'br' <Predicate = true> <Delay = 0.75>

State 3 <SV = 2> <Delay = 2.42>
ST_3 : Operation 364 [1/1] (0.00ns)   --->   "%indvar_flatten = phi i6 [ 0, %0 ], [ %add_ln289_2, %BurstBB1 ]" [net_hls.cc:289]   --->   Operation 364 'phi' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 365 [1/1] (0.00ns)   --->   "%dest_ptr_0_rec = phi i10 [ 0, %0 ], [ %select_ln289_2, %BurstBB1 ]" [net_hls.cc:289]   --->   Operation 365 'phi' 'dest_ptr_0_rec' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 366 [1/1] (0.00ns)   --->   "%index_0 = phi i15 [ %index, %0 ], [ %select_ln289_3, %BurstBB1 ]"   --->   Operation 366 'phi' 'index_0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 367 [1/1] (0.00ns)   --->   "%row_0 = phi i4 [ 1, %0 ], [ %select_ln289_1, %BurstBB1 ]" [net_hls.cc:289]   --->   Operation 367 'phi' 'row_0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 368 [1/1] (0.00ns)   --->   "%col_0 = phi i4 [ 1, %0 ], [ %col, %BurstBB1 ]"   --->   Operation 368 'phi' 'col_0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 369 [1/1] (0.87ns)   --->   "%icmp_ln289 = icmp eq i6 %indvar_flatten, -15" [net_hls.cc:289]   --->   Operation 369 'icmp' 'icmp_ln289' <Predicate = true> <Delay = 0.87> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 370 [1/1] (0.88ns)   --->   "%add_ln289_2 = add i6 %indvar_flatten, 1" [net_hls.cc:289]   --->   Operation 370 'add' 'add_ln289_2' <Predicate = true> <Delay = 0.88> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 371 [1/1] (0.00ns)   --->   "br i1 %icmp_ln289, label %1, label %hls_label_19_begin" [net_hls.cc:289]   --->   Operation 371 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 372 [1/1] (0.86ns)   --->   "%row = add i4 1, %row_0" [net_hls.cc:289]   --->   Operation 372 'add' 'row' <Predicate = (!icmp_ln289)> <Delay = 0.86> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 373 [1/1] (0.88ns)   --->   "%icmp_ln290 = icmp eq i4 %col_0, -8" [net_hls.cc:290]   --->   Operation 373 'icmp' 'icmp_ln290' <Predicate = (!icmp_ln289)> <Delay = 0.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 374 [1/1] (0.45ns)   --->   "%select_ln289 = select i1 %icmp_ln290, i4 1, i4 %col_0" [net_hls.cc:289]   --->   Operation 374 'select' 'select_ln289' <Predicate = (!icmp_ln289)> <Delay = 0.45> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 375 [1/1] (0.45ns)   --->   "%select_ln289_1 = select i1 %icmp_ln290, i4 %row, i4 %row_0" [net_hls.cc:289]   --->   Operation 375 'select' 'select_ln289_1' <Predicate = (!icmp_ln289)> <Delay = 0.45> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 376 [1/1] (0.00ns)   --->   "%tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str34)" [net_hls.cc:290]   --->   Operation 376 'specregionbegin' 'tmp' <Predicate = (!icmp_ln289)> <Delay = 0.00>
ST_3 : Operation 377 [1/1] (0.00ns)   --->   "br i1 %icmp_ln321, label %branch1984, label %branch2016" [net_hls.cc:308]   --->   Operation 377 'br' <Predicate = (!icmp_ln289)> <Delay = 0.00>
ST_3 : Operation 378 [10/10] (1.53ns)   --->   "%empty = urem i6 %indvar_flatten, 7" [net_hls.cc:289]   --->   Operation 378 'urem' 'empty' <Predicate = (!icmp_ln289)> <Delay = 1.53> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 9> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 379 [1/1] (0.86ns)   --->   "%col = add i4 %select_ln289, 1" [net_hls.cc:290]   --->   Operation 379 'add' 'col' <Predicate = (!icmp_ln289)> <Delay = 0.86> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 380 [10/10] (1.53ns)   --->   "%empty_28 = urem i6 %add_ln289_2, 7" [net_hls.cc:289]   --->   Operation 380 'urem' 'empty_28' <Predicate = (!icmp_ln289)> <Delay = 1.53> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 9> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 381 [1/1] (0.00ns)   --->   "br label %.preheader" [net_hls.cc:290]   --->   Operation 381 'br' <Predicate = (!icmp_ln289)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 2.57>
ST_4 : Operation 382 [1/1] (0.00ns)   --->   "%zext_ln295 = zext i4 %select_ln289_1 to i8" [net_hls.cc:295]   --->   Operation 382 'zext' 'zext_ln295' <Predicate = (!icmp_ln289)> <Delay = 0.00>
ST_4 : Operation 383 [1/1] (0.00ns)   --->   "%tmp_8 = call i7 @_ssdm_op_BitConcatenate.i7.i4.i3(i4 %select_ln289_1, i3 0)" [net_hls.cc:295]   --->   Operation 383 'bitconcatenate' 'tmp_8' <Predicate = (!icmp_ln289)> <Delay = 0.00>
ST_4 : Operation 384 [1/1] (0.00ns)   --->   "%zext_ln295_1 = zext i7 %tmp_8 to i8" [net_hls.cc:295]   --->   Operation 384 'zext' 'zext_ln295_1' <Predicate = (!icmp_ln289)> <Delay = 0.00>
ST_4 : Operation 385 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln295 = add i8 %zext_ln295_1, %zext_ln295" [net_hls.cc:295]   --->   Operation 385 'add' 'add_ln295' <Predicate = (!icmp_ln289)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.61> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 386 [1/1] (0.00ns)   --->   "%zext_ln295_2 = zext i4 %select_ln289 to i8" [net_hls.cc:295]   --->   Operation 386 'zext' 'zext_ln295_2' <Predicate = (!icmp_ln289)> <Delay = 0.00>
ST_4 : Operation 387 [1/1] (1.22ns) (root node of TernaryAdder)   --->   "%add_ln295_1 = add i8 %zext_ln295_2, %add_ln295" [net_hls.cc:295]   --->   Operation 387 'add' 'add_ln295_1' <Predicate = (!icmp_ln289)> <Delay = 1.22> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.61> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 388 [1/1] (0.00ns)   --->   "%zext_ln295_3 = zext i8 %add_ln295_1 to i64" [net_hls.cc:295]   --->   Operation 388 'zext' 'zext_ln295_3' <Predicate = (!icmp_ln289)> <Delay = 0.00>
ST_4 : Operation 389 [1/1] (0.00ns)   --->   "%FM_buf0_V_0_addr = getelementptr [81 x i9]* @FM_buf0_V_0, i64 0, i64 %zext_ln295_3" [net_hls.cc:295]   --->   Operation 389 'getelementptr' 'FM_buf0_V_0_addr' <Predicate = (!icmp_ln289)> <Delay = 0.00>
ST_4 : Operation 390 [1/1] (0.00ns)   --->   "%FM_buf0_V_1_addr = getelementptr [81 x i9]* @FM_buf0_V_1, i64 0, i64 %zext_ln295_3" [net_hls.cc:295]   --->   Operation 390 'getelementptr' 'FM_buf0_V_1_addr' <Predicate = (!icmp_ln289)> <Delay = 0.00>
ST_4 : Operation 391 [1/1] (0.00ns)   --->   "%FM_buf0_V_10_addr = getelementptr [81 x i9]* @FM_buf0_V_10, i64 0, i64 %zext_ln295_3" [net_hls.cc:295]   --->   Operation 391 'getelementptr' 'FM_buf0_V_10_addr' <Predicate = (!icmp_ln289)> <Delay = 0.00>
ST_4 : Operation 392 [1/1] (0.00ns)   --->   "%FM_buf0_V_11_addr = getelementptr [81 x i9]* @FM_buf0_V_11, i64 0, i64 %zext_ln295_3" [net_hls.cc:295]   --->   Operation 392 'getelementptr' 'FM_buf0_V_11_addr' <Predicate = (!icmp_ln289)> <Delay = 0.00>
ST_4 : Operation 393 [1/1] (0.00ns)   --->   "%FM_buf0_V_12_addr = getelementptr [81 x i9]* @FM_buf0_V_12, i64 0, i64 %zext_ln295_3" [net_hls.cc:295]   --->   Operation 393 'getelementptr' 'FM_buf0_V_12_addr' <Predicate = (!icmp_ln289)> <Delay = 0.00>
ST_4 : Operation 394 [1/1] (0.00ns)   --->   "%FM_buf0_V_13_addr = getelementptr [81 x i9]* @FM_buf0_V_13, i64 0, i64 %zext_ln295_3" [net_hls.cc:295]   --->   Operation 394 'getelementptr' 'FM_buf0_V_13_addr' <Predicate = (!icmp_ln289)> <Delay = 0.00>
ST_4 : Operation 395 [1/1] (0.00ns)   --->   "%FM_buf0_V_14_addr = getelementptr [81 x i9]* @FM_buf0_V_14, i64 0, i64 %zext_ln295_3" [net_hls.cc:295]   --->   Operation 395 'getelementptr' 'FM_buf0_V_14_addr' <Predicate = (!icmp_ln289)> <Delay = 0.00>
ST_4 : Operation 396 [1/1] (0.00ns)   --->   "%FM_buf0_V_15_addr = getelementptr [81 x i9]* @FM_buf0_V_15, i64 0, i64 %zext_ln295_3" [net_hls.cc:295]   --->   Operation 396 'getelementptr' 'FM_buf0_V_15_addr' <Predicate = (!icmp_ln289)> <Delay = 0.00>
ST_4 : Operation 397 [1/1] (0.00ns)   --->   "%FM_buf0_V_16_addr = getelementptr [81 x i9]* @FM_buf0_V_16, i64 0, i64 %zext_ln295_3" [net_hls.cc:295]   --->   Operation 397 'getelementptr' 'FM_buf0_V_16_addr' <Predicate = (!icmp_ln289)> <Delay = 0.00>
ST_4 : Operation 398 [1/1] (0.00ns)   --->   "%FM_buf0_V_17_addr = getelementptr [81 x i9]* @FM_buf0_V_17, i64 0, i64 %zext_ln295_3" [net_hls.cc:295]   --->   Operation 398 'getelementptr' 'FM_buf0_V_17_addr' <Predicate = (!icmp_ln289)> <Delay = 0.00>
ST_4 : Operation 399 [1/1] (0.00ns)   --->   "%FM_buf0_V_18_addr = getelementptr [81 x i9]* @FM_buf0_V_18, i64 0, i64 %zext_ln295_3" [net_hls.cc:295]   --->   Operation 399 'getelementptr' 'FM_buf0_V_18_addr' <Predicate = (!icmp_ln289)> <Delay = 0.00>
ST_4 : Operation 400 [1/1] (0.00ns)   --->   "%FM_buf0_V_19_addr = getelementptr [81 x i9]* @FM_buf0_V_19, i64 0, i64 %zext_ln295_3" [net_hls.cc:295]   --->   Operation 400 'getelementptr' 'FM_buf0_V_19_addr' <Predicate = (!icmp_ln289)> <Delay = 0.00>
ST_4 : Operation 401 [1/1] (0.00ns)   --->   "%FM_buf0_V_2_addr = getelementptr [81 x i9]* @FM_buf0_V_2, i64 0, i64 %zext_ln295_3" [net_hls.cc:295]   --->   Operation 401 'getelementptr' 'FM_buf0_V_2_addr' <Predicate = (!icmp_ln289)> <Delay = 0.00>
ST_4 : Operation 402 [1/1] (0.00ns)   --->   "%FM_buf0_V_20_addr = getelementptr [81 x i9]* @FM_buf0_V_20, i64 0, i64 %zext_ln295_3" [net_hls.cc:295]   --->   Operation 402 'getelementptr' 'FM_buf0_V_20_addr' <Predicate = (!icmp_ln289)> <Delay = 0.00>
ST_4 : Operation 403 [1/1] (0.00ns)   --->   "%FM_buf0_V_21_addr = getelementptr [81 x i9]* @FM_buf0_V_21, i64 0, i64 %zext_ln295_3" [net_hls.cc:295]   --->   Operation 403 'getelementptr' 'FM_buf0_V_21_addr' <Predicate = (!icmp_ln289)> <Delay = 0.00>
ST_4 : Operation 404 [1/1] (0.00ns)   --->   "%FM_buf0_V_22_addr = getelementptr [81 x i9]* @FM_buf0_V_22, i64 0, i64 %zext_ln295_3" [net_hls.cc:295]   --->   Operation 404 'getelementptr' 'FM_buf0_V_22_addr' <Predicate = (!icmp_ln289)> <Delay = 0.00>
ST_4 : Operation 405 [1/1] (0.00ns)   --->   "%FM_buf0_V_23_addr = getelementptr [81 x i9]* @FM_buf0_V_23, i64 0, i64 %zext_ln295_3" [net_hls.cc:295]   --->   Operation 405 'getelementptr' 'FM_buf0_V_23_addr' <Predicate = (!icmp_ln289)> <Delay = 0.00>
ST_4 : Operation 406 [1/1] (0.00ns)   --->   "%FM_buf0_V_24_addr = getelementptr [81 x i9]* @FM_buf0_V_24, i64 0, i64 %zext_ln295_3" [net_hls.cc:295]   --->   Operation 406 'getelementptr' 'FM_buf0_V_24_addr' <Predicate = (!icmp_ln289)> <Delay = 0.00>
ST_4 : Operation 407 [1/1] (0.00ns)   --->   "%FM_buf0_V_25_addr = getelementptr [81 x i9]* @FM_buf0_V_25, i64 0, i64 %zext_ln295_3" [net_hls.cc:295]   --->   Operation 407 'getelementptr' 'FM_buf0_V_25_addr' <Predicate = (!icmp_ln289)> <Delay = 0.00>
ST_4 : Operation 408 [1/1] (0.00ns)   --->   "%FM_buf0_V_26_addr = getelementptr [81 x i9]* @FM_buf0_V_26, i64 0, i64 %zext_ln295_3" [net_hls.cc:295]   --->   Operation 408 'getelementptr' 'FM_buf0_V_26_addr' <Predicate = (!icmp_ln289)> <Delay = 0.00>
ST_4 : Operation 409 [1/1] (0.00ns)   --->   "%FM_buf0_V_27_addr = getelementptr [81 x i9]* @FM_buf0_V_27, i64 0, i64 %zext_ln295_3" [net_hls.cc:295]   --->   Operation 409 'getelementptr' 'FM_buf0_V_27_addr' <Predicate = (!icmp_ln289)> <Delay = 0.00>
ST_4 : Operation 410 [1/1] (0.00ns)   --->   "%FM_buf0_V_28_addr = getelementptr [81 x i9]* @FM_buf0_V_28, i64 0, i64 %zext_ln295_3" [net_hls.cc:295]   --->   Operation 410 'getelementptr' 'FM_buf0_V_28_addr' <Predicate = (!icmp_ln289)> <Delay = 0.00>
ST_4 : Operation 411 [1/1] (0.00ns)   --->   "%FM_buf0_V_29_addr = getelementptr [81 x i9]* @FM_buf0_V_29, i64 0, i64 %zext_ln295_3" [net_hls.cc:295]   --->   Operation 411 'getelementptr' 'FM_buf0_V_29_addr' <Predicate = (!icmp_ln289)> <Delay = 0.00>
ST_4 : Operation 412 [1/1] (0.00ns)   --->   "%FM_buf0_V_3_addr = getelementptr [81 x i9]* @FM_buf0_V_3, i64 0, i64 %zext_ln295_3" [net_hls.cc:295]   --->   Operation 412 'getelementptr' 'FM_buf0_V_3_addr' <Predicate = (!icmp_ln289)> <Delay = 0.00>
ST_4 : Operation 413 [1/1] (0.00ns)   --->   "%FM_buf0_V_30_addr = getelementptr [81 x i9]* @FM_buf0_V_30, i64 0, i64 %zext_ln295_3" [net_hls.cc:295]   --->   Operation 413 'getelementptr' 'FM_buf0_V_30_addr' <Predicate = (!icmp_ln289)> <Delay = 0.00>
ST_4 : Operation 414 [1/1] (0.00ns)   --->   "%FM_buf0_V_31_addr = getelementptr [81 x i9]* @FM_buf0_V_31, i64 0, i64 %zext_ln295_3" [net_hls.cc:295]   --->   Operation 414 'getelementptr' 'FM_buf0_V_31_addr' <Predicate = (!icmp_ln289)> <Delay = 0.00>
ST_4 : Operation 415 [1/1] (0.00ns)   --->   "%FM_buf0_V_4_addr = getelementptr [81 x i9]* @FM_buf0_V_4, i64 0, i64 %zext_ln295_3" [net_hls.cc:295]   --->   Operation 415 'getelementptr' 'FM_buf0_V_4_addr' <Predicate = (!icmp_ln289)> <Delay = 0.00>
ST_4 : Operation 416 [1/1] (0.00ns)   --->   "%FM_buf0_V_5_addr = getelementptr [81 x i9]* @FM_buf0_V_5, i64 0, i64 %zext_ln295_3" [net_hls.cc:295]   --->   Operation 416 'getelementptr' 'FM_buf0_V_5_addr' <Predicate = (!icmp_ln289)> <Delay = 0.00>
ST_4 : Operation 417 [1/1] (0.00ns)   --->   "%FM_buf0_V_6_addr = getelementptr [81 x i9]* @FM_buf0_V_6, i64 0, i64 %zext_ln295_3" [net_hls.cc:295]   --->   Operation 417 'getelementptr' 'FM_buf0_V_6_addr' <Predicate = (!icmp_ln289)> <Delay = 0.00>
ST_4 : Operation 418 [1/1] (0.00ns)   --->   "%FM_buf0_V_7_addr = getelementptr [81 x i9]* @FM_buf0_V_7, i64 0, i64 %zext_ln295_3" [net_hls.cc:295]   --->   Operation 418 'getelementptr' 'FM_buf0_V_7_addr' <Predicate = (!icmp_ln289)> <Delay = 0.00>
ST_4 : Operation 419 [1/1] (0.00ns)   --->   "%FM_buf0_V_8_addr = getelementptr [81 x i9]* @FM_buf0_V_8, i64 0, i64 %zext_ln295_3" [net_hls.cc:295]   --->   Operation 419 'getelementptr' 'FM_buf0_V_8_addr' <Predicate = (!icmp_ln289)> <Delay = 0.00>
ST_4 : Operation 420 [1/1] (0.00ns)   --->   "%FM_buf0_V_9_addr = getelementptr [81 x i9]* @FM_buf0_V_9, i64 0, i64 %zext_ln295_3" [net_hls.cc:295]   --->   Operation 420 'getelementptr' 'FM_buf0_V_9_addr' <Predicate = (!icmp_ln289)> <Delay = 0.00>
ST_4 : Operation 421 [1/1] (0.00ns)   --->   "%FM_buf_acc0_V_0_addr = getelementptr [81 x i14]* @FM_buf_acc0_V_0, i64 0, i64 %zext_ln295_3" [net_hls.cc:298]   --->   Operation 421 'getelementptr' 'FM_buf_acc0_V_0_addr' <Predicate = (!icmp_ln289)> <Delay = 0.00>
ST_4 : Operation 422 [1/1] (0.00ns)   --->   "%FM_buf_acc0_V_1_addr = getelementptr [81 x i14]* @FM_buf_acc0_V_1, i64 0, i64 %zext_ln295_3" [net_hls.cc:298]   --->   Operation 422 'getelementptr' 'FM_buf_acc0_V_1_addr' <Predicate = (!icmp_ln289)> <Delay = 0.00>
ST_4 : Operation 423 [1/1] (0.00ns)   --->   "%FM_buf_acc0_V_10_add = getelementptr [81 x i14]* @FM_buf_acc0_V_10, i64 0, i64 %zext_ln295_3" [net_hls.cc:298]   --->   Operation 423 'getelementptr' 'FM_buf_acc0_V_10_add' <Predicate = (!icmp_ln289)> <Delay = 0.00>
ST_4 : Operation 424 [1/1] (0.00ns)   --->   "%FM_buf_acc0_V_11_add = getelementptr [81 x i14]* @FM_buf_acc0_V_11, i64 0, i64 %zext_ln295_3" [net_hls.cc:298]   --->   Operation 424 'getelementptr' 'FM_buf_acc0_V_11_add' <Predicate = (!icmp_ln289)> <Delay = 0.00>
ST_4 : Operation 425 [1/1] (0.00ns)   --->   "%FM_buf_acc0_V_12_add = getelementptr [81 x i14]* @FM_buf_acc0_V_12, i64 0, i64 %zext_ln295_3" [net_hls.cc:298]   --->   Operation 425 'getelementptr' 'FM_buf_acc0_V_12_add' <Predicate = (!icmp_ln289)> <Delay = 0.00>
ST_4 : Operation 426 [1/1] (0.00ns)   --->   "%FM_buf_acc0_V_13_add = getelementptr [81 x i14]* @FM_buf_acc0_V_13, i64 0, i64 %zext_ln295_3" [net_hls.cc:298]   --->   Operation 426 'getelementptr' 'FM_buf_acc0_V_13_add' <Predicate = (!icmp_ln289)> <Delay = 0.00>
ST_4 : Operation 427 [1/1] (0.00ns)   --->   "%FM_buf_acc0_V_14_add = getelementptr [81 x i14]* @FM_buf_acc0_V_14, i64 0, i64 %zext_ln295_3" [net_hls.cc:298]   --->   Operation 427 'getelementptr' 'FM_buf_acc0_V_14_add' <Predicate = (!icmp_ln289)> <Delay = 0.00>
ST_4 : Operation 428 [1/1] (0.00ns)   --->   "%FM_buf_acc0_V_15_add = getelementptr [81 x i14]* @FM_buf_acc0_V_15, i64 0, i64 %zext_ln295_3" [net_hls.cc:298]   --->   Operation 428 'getelementptr' 'FM_buf_acc0_V_15_add' <Predicate = (!icmp_ln289)> <Delay = 0.00>
ST_4 : Operation 429 [1/1] (0.00ns)   --->   "%FM_buf_acc0_V_16_add = getelementptr [81 x i14]* @FM_buf_acc0_V_16, i64 0, i64 %zext_ln295_3" [net_hls.cc:298]   --->   Operation 429 'getelementptr' 'FM_buf_acc0_V_16_add' <Predicate = (!icmp_ln289)> <Delay = 0.00>
ST_4 : Operation 430 [1/1] (0.00ns)   --->   "%FM_buf_acc0_V_17_add = getelementptr [81 x i14]* @FM_buf_acc0_V_17, i64 0, i64 %zext_ln295_3" [net_hls.cc:298]   --->   Operation 430 'getelementptr' 'FM_buf_acc0_V_17_add' <Predicate = (!icmp_ln289)> <Delay = 0.00>
ST_4 : Operation 431 [1/1] (0.00ns)   --->   "%FM_buf_acc0_V_18_add = getelementptr [81 x i14]* @FM_buf_acc0_V_18, i64 0, i64 %zext_ln295_3" [net_hls.cc:298]   --->   Operation 431 'getelementptr' 'FM_buf_acc0_V_18_add' <Predicate = (!icmp_ln289)> <Delay = 0.00>
ST_4 : Operation 432 [1/1] (0.00ns)   --->   "%FM_buf_acc0_V_19_add = getelementptr [81 x i14]* @FM_buf_acc0_V_19, i64 0, i64 %zext_ln295_3" [net_hls.cc:298]   --->   Operation 432 'getelementptr' 'FM_buf_acc0_V_19_add' <Predicate = (!icmp_ln289)> <Delay = 0.00>
ST_4 : Operation 433 [1/1] (0.00ns)   --->   "%FM_buf_acc0_V_2_addr = getelementptr [81 x i14]* @FM_buf_acc0_V_2, i64 0, i64 %zext_ln295_3" [net_hls.cc:298]   --->   Operation 433 'getelementptr' 'FM_buf_acc0_V_2_addr' <Predicate = (!icmp_ln289)> <Delay = 0.00>
ST_4 : Operation 434 [1/1] (0.00ns)   --->   "%FM_buf_acc0_V_20_add = getelementptr [81 x i14]* @FM_buf_acc0_V_20, i64 0, i64 %zext_ln295_3" [net_hls.cc:298]   --->   Operation 434 'getelementptr' 'FM_buf_acc0_V_20_add' <Predicate = (!icmp_ln289)> <Delay = 0.00>
ST_4 : Operation 435 [1/1] (0.00ns)   --->   "%FM_buf_acc0_V_21_add = getelementptr [81 x i14]* @FM_buf_acc0_V_21, i64 0, i64 %zext_ln295_3" [net_hls.cc:298]   --->   Operation 435 'getelementptr' 'FM_buf_acc0_V_21_add' <Predicate = (!icmp_ln289)> <Delay = 0.00>
ST_4 : Operation 436 [1/1] (0.00ns)   --->   "%FM_buf_acc0_V_22_add = getelementptr [81 x i14]* @FM_buf_acc0_V_22, i64 0, i64 %zext_ln295_3" [net_hls.cc:298]   --->   Operation 436 'getelementptr' 'FM_buf_acc0_V_22_add' <Predicate = (!icmp_ln289)> <Delay = 0.00>
ST_4 : Operation 437 [1/1] (0.00ns)   --->   "%FM_buf_acc0_V_23_add = getelementptr [81 x i14]* @FM_buf_acc0_V_23, i64 0, i64 %zext_ln295_3" [net_hls.cc:298]   --->   Operation 437 'getelementptr' 'FM_buf_acc0_V_23_add' <Predicate = (!icmp_ln289)> <Delay = 0.00>
ST_4 : Operation 438 [1/1] (0.00ns)   --->   "%FM_buf_acc0_V_24_add = getelementptr [81 x i14]* @FM_buf_acc0_V_24, i64 0, i64 %zext_ln295_3" [net_hls.cc:298]   --->   Operation 438 'getelementptr' 'FM_buf_acc0_V_24_add' <Predicate = (!icmp_ln289)> <Delay = 0.00>
ST_4 : Operation 439 [1/1] (0.00ns)   --->   "%FM_buf_acc0_V_25_add = getelementptr [81 x i14]* @FM_buf_acc0_V_25, i64 0, i64 %zext_ln295_3" [net_hls.cc:298]   --->   Operation 439 'getelementptr' 'FM_buf_acc0_V_25_add' <Predicate = (!icmp_ln289)> <Delay = 0.00>
ST_4 : Operation 440 [1/1] (0.00ns)   --->   "%FM_buf_acc0_V_26_add = getelementptr [81 x i14]* @FM_buf_acc0_V_26, i64 0, i64 %zext_ln295_3" [net_hls.cc:298]   --->   Operation 440 'getelementptr' 'FM_buf_acc0_V_26_add' <Predicate = (!icmp_ln289)> <Delay = 0.00>
ST_4 : Operation 441 [1/1] (0.00ns)   --->   "%FM_buf_acc0_V_27_add = getelementptr [81 x i14]* @FM_buf_acc0_V_27, i64 0, i64 %zext_ln295_3" [net_hls.cc:298]   --->   Operation 441 'getelementptr' 'FM_buf_acc0_V_27_add' <Predicate = (!icmp_ln289)> <Delay = 0.00>
ST_4 : Operation 442 [1/1] (0.00ns)   --->   "%FM_buf_acc0_V_28_add = getelementptr [81 x i14]* @FM_buf_acc0_V_28, i64 0, i64 %zext_ln295_3" [net_hls.cc:298]   --->   Operation 442 'getelementptr' 'FM_buf_acc0_V_28_add' <Predicate = (!icmp_ln289)> <Delay = 0.00>
ST_4 : Operation 443 [1/1] (0.00ns)   --->   "%FM_buf_acc0_V_29_add = getelementptr [81 x i14]* @FM_buf_acc0_V_29, i64 0, i64 %zext_ln295_3" [net_hls.cc:298]   --->   Operation 443 'getelementptr' 'FM_buf_acc0_V_29_add' <Predicate = (!icmp_ln289)> <Delay = 0.00>
ST_4 : Operation 444 [1/1] (0.00ns)   --->   "%FM_buf_acc0_V_3_addr = getelementptr [81 x i14]* @FM_buf_acc0_V_3, i64 0, i64 %zext_ln295_3" [net_hls.cc:298]   --->   Operation 444 'getelementptr' 'FM_buf_acc0_V_3_addr' <Predicate = (!icmp_ln289)> <Delay = 0.00>
ST_4 : Operation 445 [1/1] (0.00ns)   --->   "%FM_buf_acc0_V_30_add = getelementptr [81 x i14]* @FM_buf_acc0_V_30, i64 0, i64 %zext_ln295_3" [net_hls.cc:298]   --->   Operation 445 'getelementptr' 'FM_buf_acc0_V_30_add' <Predicate = (!icmp_ln289)> <Delay = 0.00>
ST_4 : Operation 446 [1/1] (0.00ns)   --->   "%FM_buf_acc0_V_31_add = getelementptr [81 x i14]* @FM_buf_acc0_V_31, i64 0, i64 %zext_ln295_3" [net_hls.cc:298]   --->   Operation 446 'getelementptr' 'FM_buf_acc0_V_31_add' <Predicate = (!icmp_ln289)> <Delay = 0.00>
ST_4 : Operation 447 [1/1] (0.00ns)   --->   "%FM_buf_acc0_V_4_addr = getelementptr [81 x i14]* @FM_buf_acc0_V_4, i64 0, i64 %zext_ln295_3" [net_hls.cc:298]   --->   Operation 447 'getelementptr' 'FM_buf_acc0_V_4_addr' <Predicate = (!icmp_ln289)> <Delay = 0.00>
ST_4 : Operation 448 [1/1] (0.00ns)   --->   "%FM_buf_acc0_V_5_addr = getelementptr [81 x i14]* @FM_buf_acc0_V_5, i64 0, i64 %zext_ln295_3" [net_hls.cc:298]   --->   Operation 448 'getelementptr' 'FM_buf_acc0_V_5_addr' <Predicate = (!icmp_ln289)> <Delay = 0.00>
ST_4 : Operation 449 [1/1] (0.00ns)   --->   "%FM_buf_acc0_V_6_addr = getelementptr [81 x i14]* @FM_buf_acc0_V_6, i64 0, i64 %zext_ln295_3" [net_hls.cc:298]   --->   Operation 449 'getelementptr' 'FM_buf_acc0_V_6_addr' <Predicate = (!icmp_ln289)> <Delay = 0.00>
ST_4 : Operation 450 [1/1] (0.00ns)   --->   "%FM_buf_acc0_V_7_addr = getelementptr [81 x i14]* @FM_buf_acc0_V_7, i64 0, i64 %zext_ln295_3" [net_hls.cc:298]   --->   Operation 450 'getelementptr' 'FM_buf_acc0_V_7_addr' <Predicate = (!icmp_ln289)> <Delay = 0.00>
ST_4 : Operation 451 [1/1] (0.00ns)   --->   "%FM_buf_acc0_V_8_addr = getelementptr [81 x i14]* @FM_buf_acc0_V_8, i64 0, i64 %zext_ln295_3" [net_hls.cc:298]   --->   Operation 451 'getelementptr' 'FM_buf_acc0_V_8_addr' <Predicate = (!icmp_ln289)> <Delay = 0.00>
ST_4 : Operation 452 [1/1] (0.00ns)   --->   "%FM_buf_acc0_V_9_addr = getelementptr [81 x i14]* @FM_buf_acc0_V_9, i64 0, i64 %zext_ln295_3" [net_hls.cc:298]   --->   Operation 452 'getelementptr' 'FM_buf_acc0_V_9_addr' <Predicate = (!icmp_ln289)> <Delay = 0.00>
ST_4 : Operation 453 [2/2] (0.78ns)   --->   "%FM_buf0_V_0_load = load i9* %FM_buf0_V_0_addr, align 2" [net_hls.cc:295]   --->   Operation 453 'load' 'FM_buf0_V_0_load' <Predicate = (!icmp_ln289)> <Delay = 0.78> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 4> <RAM>
ST_4 : Operation 454 [2/2] (1.35ns)   --->   "%FM_buf_acc0_V_0_load = load i14* %FM_buf_acc0_V_0_addr, align 2" [net_hls.cc:298]   --->   Operation 454 'load' 'FM_buf_acc0_V_0_load' <Predicate = (!icmp_ln289)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 4> <RAM>
ST_4 : Operation 455 [2/2] (0.78ns)   --->   "%FM_buf0_V_1_load = load i9* %FM_buf0_V_1_addr, align 2" [net_hls.cc:295]   --->   Operation 455 'load' 'FM_buf0_V_1_load' <Predicate = true> <Delay = 0.78> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 4> <RAM>
ST_4 : Operation 456 [2/2] (1.35ns)   --->   "%FM_buf_acc0_V_1_load = load i14* %FM_buf_acc0_V_1_addr, align 2" [net_hls.cc:298]   --->   Operation 456 'load' 'FM_buf_acc0_V_1_load' <Predicate = true> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 4> <RAM>
ST_4 : Operation 457 [1/1] (0.00ns)   --->   "br i1 %icmp_ln321_32, label %branch1921, label %branch1953" [net_hls.cc:308]   --->   Operation 457 'br' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 458 [2/2] (0.78ns)   --->   "%FM_buf0_V_2_load = load i9* %FM_buf0_V_2_addr, align 2" [net_hls.cc:295]   --->   Operation 458 'load' 'FM_buf0_V_2_load' <Predicate = true> <Delay = 0.78> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 4> <RAM>
ST_4 : Operation 459 [2/2] (1.35ns)   --->   "%FM_buf_acc0_V_2_load = load i14* %FM_buf_acc0_V_2_addr, align 2" [net_hls.cc:298]   --->   Operation 459 'load' 'FM_buf_acc0_V_2_load' <Predicate = true> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 4> <RAM>
ST_4 : Operation 460 [1/1] (0.00ns)   --->   "br i1 %icmp_ln321_33, label %branch1858, label %branch1890" [net_hls.cc:308]   --->   Operation 460 'br' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 461 [2/2] (0.78ns)   --->   "%FM_buf0_V_3_load = load i9* %FM_buf0_V_3_addr, align 2" [net_hls.cc:295]   --->   Operation 461 'load' 'FM_buf0_V_3_load' <Predicate = true> <Delay = 0.78> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 4> <RAM>
ST_4 : Operation 462 [2/2] (1.35ns)   --->   "%FM_buf_acc0_V_3_load = load i14* %FM_buf_acc0_V_3_addr, align 2" [net_hls.cc:298]   --->   Operation 462 'load' 'FM_buf_acc0_V_3_load' <Predicate = true> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 4> <RAM>
ST_4 : Operation 463 [1/1] (0.00ns)   --->   "br i1 %icmp_ln321_34, label %branch1795, label %branch1827" [net_hls.cc:308]   --->   Operation 463 'br' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 464 [2/2] (0.78ns)   --->   "%FM_buf0_V_4_load = load i9* %FM_buf0_V_4_addr, align 2" [net_hls.cc:295]   --->   Operation 464 'load' 'FM_buf0_V_4_load' <Predicate = true> <Delay = 0.78> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 4> <RAM>
ST_4 : Operation 465 [2/2] (1.35ns)   --->   "%FM_buf_acc0_V_4_load = load i14* %FM_buf_acc0_V_4_addr, align 2" [net_hls.cc:298]   --->   Operation 465 'load' 'FM_buf_acc0_V_4_load' <Predicate = true> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 4> <RAM>
ST_4 : Operation 466 [1/1] (0.00ns)   --->   "br i1 %icmp_ln321_35, label %branch1732, label %branch1764" [net_hls.cc:308]   --->   Operation 466 'br' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 467 [2/2] (0.78ns)   --->   "%FM_buf0_V_5_load = load i9* %FM_buf0_V_5_addr, align 2" [net_hls.cc:295]   --->   Operation 467 'load' 'FM_buf0_V_5_load' <Predicate = true> <Delay = 0.78> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 4> <RAM>
ST_4 : Operation 468 [2/2] (1.35ns)   --->   "%FM_buf_acc0_V_5_load = load i14* %FM_buf_acc0_V_5_addr, align 2" [net_hls.cc:298]   --->   Operation 468 'load' 'FM_buf_acc0_V_5_load' <Predicate = true> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 4> <RAM>
ST_4 : Operation 469 [1/1] (0.00ns)   --->   "br i1 %icmp_ln321_36, label %branch1669, label %branch1701" [net_hls.cc:308]   --->   Operation 469 'br' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 470 [2/2] (0.78ns)   --->   "%FM_buf0_V_6_load = load i9* %FM_buf0_V_6_addr, align 2" [net_hls.cc:295]   --->   Operation 470 'load' 'FM_buf0_V_6_load' <Predicate = true> <Delay = 0.78> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 4> <RAM>
ST_4 : Operation 471 [2/2] (1.35ns)   --->   "%FM_buf_acc0_V_6_load = load i14* %FM_buf_acc0_V_6_addr, align 2" [net_hls.cc:298]   --->   Operation 471 'load' 'FM_buf_acc0_V_6_load' <Predicate = true> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 4> <RAM>
ST_4 : Operation 472 [1/1] (0.00ns)   --->   "br i1 %icmp_ln321_37, label %branch1606, label %branch1638" [net_hls.cc:308]   --->   Operation 472 'br' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 473 [2/2] (0.78ns)   --->   "%FM_buf0_V_7_load = load i9* %FM_buf0_V_7_addr, align 2" [net_hls.cc:295]   --->   Operation 473 'load' 'FM_buf0_V_7_load' <Predicate = true> <Delay = 0.78> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 4> <RAM>
ST_4 : Operation 474 [2/2] (1.35ns)   --->   "%FM_buf_acc0_V_7_load = load i14* %FM_buf_acc0_V_7_addr, align 2" [net_hls.cc:298]   --->   Operation 474 'load' 'FM_buf_acc0_V_7_load' <Predicate = true> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 4> <RAM>
ST_4 : Operation 475 [1/1] (0.00ns)   --->   "br i1 %icmp_ln321_38, label %branch1543, label %branch1575" [net_hls.cc:308]   --->   Operation 475 'br' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 476 [2/2] (0.78ns)   --->   "%FM_buf0_V_8_load = load i9* %FM_buf0_V_8_addr, align 2" [net_hls.cc:295]   --->   Operation 476 'load' 'FM_buf0_V_8_load' <Predicate = true> <Delay = 0.78> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 4> <RAM>
ST_4 : Operation 477 [2/2] (1.35ns)   --->   "%FM_buf_acc0_V_8_load = load i14* %FM_buf_acc0_V_8_addr, align 2" [net_hls.cc:298]   --->   Operation 477 'load' 'FM_buf_acc0_V_8_load' <Predicate = true> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 4> <RAM>
ST_4 : Operation 478 [1/1] (0.00ns)   --->   "br i1 %icmp_ln321_39, label %branch1480, label %branch1512" [net_hls.cc:308]   --->   Operation 478 'br' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 479 [2/2] (0.78ns)   --->   "%FM_buf0_V_9_load = load i9* %FM_buf0_V_9_addr, align 2" [net_hls.cc:295]   --->   Operation 479 'load' 'FM_buf0_V_9_load' <Predicate = true> <Delay = 0.78> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 4> <RAM>
ST_4 : Operation 480 [2/2] (1.35ns)   --->   "%FM_buf_acc0_V_9_load = load i14* %FM_buf_acc0_V_9_addr, align 2" [net_hls.cc:298]   --->   Operation 480 'load' 'FM_buf_acc0_V_9_load' <Predicate = true> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 4> <RAM>
ST_4 : Operation 481 [1/1] (0.00ns)   --->   "br i1 %icmp_ln321_40, label %branch1417, label %branch1449" [net_hls.cc:308]   --->   Operation 481 'br' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 482 [2/2] (0.78ns)   --->   "%FM_buf0_V_10_load = load i9* %FM_buf0_V_10_addr, align 2" [net_hls.cc:295]   --->   Operation 482 'load' 'FM_buf0_V_10_load' <Predicate = true> <Delay = 0.78> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 4> <RAM>
ST_4 : Operation 483 [2/2] (1.35ns)   --->   "%FM_buf_acc0_V_10_loa = load i14* %FM_buf_acc0_V_10_add, align 2" [net_hls.cc:298]   --->   Operation 483 'load' 'FM_buf_acc0_V_10_loa' <Predicate = true> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 4> <RAM>
ST_4 : Operation 484 [1/1] (0.00ns)   --->   "br i1 %icmp_ln321_41, label %branch1354, label %branch1386" [net_hls.cc:308]   --->   Operation 484 'br' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 485 [2/2] (0.78ns)   --->   "%FM_buf0_V_11_load = load i9* %FM_buf0_V_11_addr, align 2" [net_hls.cc:295]   --->   Operation 485 'load' 'FM_buf0_V_11_load' <Predicate = true> <Delay = 0.78> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 4> <RAM>
ST_4 : Operation 486 [2/2] (1.35ns)   --->   "%FM_buf_acc0_V_11_loa = load i14* %FM_buf_acc0_V_11_add, align 2" [net_hls.cc:298]   --->   Operation 486 'load' 'FM_buf_acc0_V_11_loa' <Predicate = true> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 4> <RAM>
ST_4 : Operation 487 [1/1] (0.00ns)   --->   "br i1 %icmp_ln321_42, label %branch1291, label %branch1323" [net_hls.cc:308]   --->   Operation 487 'br' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 488 [2/2] (0.78ns)   --->   "%FM_buf0_V_12_load = load i9* %FM_buf0_V_12_addr, align 2" [net_hls.cc:295]   --->   Operation 488 'load' 'FM_buf0_V_12_load' <Predicate = true> <Delay = 0.78> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 4> <RAM>
ST_4 : Operation 489 [2/2] (1.35ns)   --->   "%FM_buf_acc0_V_12_loa = load i14* %FM_buf_acc0_V_12_add, align 2" [net_hls.cc:298]   --->   Operation 489 'load' 'FM_buf_acc0_V_12_loa' <Predicate = true> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 4> <RAM>
ST_4 : Operation 490 [1/1] (0.00ns)   --->   "br i1 %icmp_ln321_43, label %branch1228, label %branch1260" [net_hls.cc:308]   --->   Operation 490 'br' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 491 [2/2] (0.78ns)   --->   "%FM_buf0_V_13_load = load i9* %FM_buf0_V_13_addr, align 2" [net_hls.cc:295]   --->   Operation 491 'load' 'FM_buf0_V_13_load' <Predicate = true> <Delay = 0.78> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 4> <RAM>
ST_4 : Operation 492 [2/2] (1.35ns)   --->   "%FM_buf_acc0_V_13_loa = load i14* %FM_buf_acc0_V_13_add, align 2" [net_hls.cc:298]   --->   Operation 492 'load' 'FM_buf_acc0_V_13_loa' <Predicate = true> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 4> <RAM>
ST_4 : Operation 493 [1/1] (0.00ns)   --->   "br i1 %icmp_ln321_44, label %branch1165, label %branch1197" [net_hls.cc:308]   --->   Operation 493 'br' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 494 [2/2] (0.78ns)   --->   "%FM_buf0_V_14_load = load i9* %FM_buf0_V_14_addr, align 2" [net_hls.cc:295]   --->   Operation 494 'load' 'FM_buf0_V_14_load' <Predicate = true> <Delay = 0.78> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 4> <RAM>
ST_4 : Operation 495 [2/2] (1.35ns)   --->   "%FM_buf_acc0_V_14_loa = load i14* %FM_buf_acc0_V_14_add, align 2" [net_hls.cc:298]   --->   Operation 495 'load' 'FM_buf_acc0_V_14_loa' <Predicate = true> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 4> <RAM>
ST_4 : Operation 496 [1/1] (0.00ns)   --->   "br i1 %icmp_ln321_45, label %branch1102, label %branch1134" [net_hls.cc:308]   --->   Operation 496 'br' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 497 [2/2] (0.78ns)   --->   "%FM_buf0_V_15_load = load i9* %FM_buf0_V_15_addr, align 2" [net_hls.cc:295]   --->   Operation 497 'load' 'FM_buf0_V_15_load' <Predicate = true> <Delay = 0.78> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 4> <RAM>
ST_4 : Operation 498 [2/2] (1.35ns)   --->   "%FM_buf_acc0_V_15_loa = load i14* %FM_buf_acc0_V_15_add, align 2" [net_hls.cc:298]   --->   Operation 498 'load' 'FM_buf_acc0_V_15_loa' <Predicate = true> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 4> <RAM>
ST_4 : Operation 499 [1/1] (0.00ns)   --->   "br i1 %icmp_ln321_46, label %branch1039, label %branch1071" [net_hls.cc:308]   --->   Operation 499 'br' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 500 [2/2] (0.78ns)   --->   "%FM_buf0_V_16_load = load i9* %FM_buf0_V_16_addr, align 2" [net_hls.cc:295]   --->   Operation 500 'load' 'FM_buf0_V_16_load' <Predicate = true> <Delay = 0.78> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 4> <RAM>
ST_4 : Operation 501 [2/2] (1.35ns)   --->   "%FM_buf_acc0_V_16_loa = load i14* %FM_buf_acc0_V_16_add, align 2" [net_hls.cc:298]   --->   Operation 501 'load' 'FM_buf_acc0_V_16_loa' <Predicate = true> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 4> <RAM>
ST_4 : Operation 502 [1/1] (0.00ns)   --->   "br i1 %icmp_ln321_47, label %branch976, label %branch1008" [net_hls.cc:308]   --->   Operation 502 'br' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 503 [2/2] (0.78ns)   --->   "%FM_buf0_V_17_load = load i9* %FM_buf0_V_17_addr, align 2" [net_hls.cc:295]   --->   Operation 503 'load' 'FM_buf0_V_17_load' <Predicate = true> <Delay = 0.78> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 4> <RAM>
ST_4 : Operation 504 [2/2] (1.35ns)   --->   "%FM_buf_acc0_V_17_loa = load i14* %FM_buf_acc0_V_17_add, align 2" [net_hls.cc:298]   --->   Operation 504 'load' 'FM_buf_acc0_V_17_loa' <Predicate = true> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 4> <RAM>
ST_4 : Operation 505 [1/1] (0.00ns)   --->   "br i1 %icmp_ln321_48, label %branch913, label %branch945" [net_hls.cc:308]   --->   Operation 505 'br' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 506 [2/2] (0.78ns)   --->   "%FM_buf0_V_18_load = load i9* %FM_buf0_V_18_addr, align 2" [net_hls.cc:295]   --->   Operation 506 'load' 'FM_buf0_V_18_load' <Predicate = true> <Delay = 0.78> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 4> <RAM>
ST_4 : Operation 507 [2/2] (1.35ns)   --->   "%FM_buf_acc0_V_18_loa = load i14* %FM_buf_acc0_V_18_add, align 2" [net_hls.cc:298]   --->   Operation 507 'load' 'FM_buf_acc0_V_18_loa' <Predicate = true> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 4> <RAM>
ST_4 : Operation 508 [1/1] (0.00ns)   --->   "br i1 %icmp_ln321_49, label %branch850, label %branch882" [net_hls.cc:308]   --->   Operation 508 'br' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 509 [2/2] (0.78ns)   --->   "%FM_buf0_V_19_load = load i9* %FM_buf0_V_19_addr, align 2" [net_hls.cc:295]   --->   Operation 509 'load' 'FM_buf0_V_19_load' <Predicate = true> <Delay = 0.78> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 4> <RAM>
ST_4 : Operation 510 [2/2] (1.35ns)   --->   "%FM_buf_acc0_V_19_loa = load i14* %FM_buf_acc0_V_19_add, align 2" [net_hls.cc:298]   --->   Operation 510 'load' 'FM_buf_acc0_V_19_loa' <Predicate = true> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 4> <RAM>
ST_4 : Operation 511 [1/1] (0.00ns)   --->   "br i1 %icmp_ln321_50, label %branch787, label %branch819" [net_hls.cc:308]   --->   Operation 511 'br' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 512 [2/2] (0.78ns)   --->   "%FM_buf0_V_20_load = load i9* %FM_buf0_V_20_addr, align 2" [net_hls.cc:295]   --->   Operation 512 'load' 'FM_buf0_V_20_load' <Predicate = true> <Delay = 0.78> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 4> <RAM>
ST_4 : Operation 513 [2/2] (1.35ns)   --->   "%FM_buf_acc0_V_20_loa = load i14* %FM_buf_acc0_V_20_add, align 2" [net_hls.cc:298]   --->   Operation 513 'load' 'FM_buf_acc0_V_20_loa' <Predicate = true> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 4> <RAM>
ST_4 : Operation 514 [1/1] (0.00ns)   --->   "br i1 %icmp_ln321_51, label %branch724, label %branch756" [net_hls.cc:308]   --->   Operation 514 'br' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 515 [2/2] (0.78ns)   --->   "%FM_buf0_V_21_load = load i9* %FM_buf0_V_21_addr, align 2" [net_hls.cc:295]   --->   Operation 515 'load' 'FM_buf0_V_21_load' <Predicate = true> <Delay = 0.78> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 4> <RAM>
ST_4 : Operation 516 [2/2] (1.35ns)   --->   "%FM_buf_acc0_V_21_loa = load i14* %FM_buf_acc0_V_21_add, align 2" [net_hls.cc:298]   --->   Operation 516 'load' 'FM_buf_acc0_V_21_loa' <Predicate = true> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 4> <RAM>
ST_4 : Operation 517 [1/1] (0.00ns)   --->   "br i1 %icmp_ln321_52, label %branch661, label %branch693" [net_hls.cc:308]   --->   Operation 517 'br' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 518 [2/2] (0.78ns)   --->   "%FM_buf0_V_22_load = load i9* %FM_buf0_V_22_addr, align 2" [net_hls.cc:295]   --->   Operation 518 'load' 'FM_buf0_V_22_load' <Predicate = true> <Delay = 0.78> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 4> <RAM>
ST_4 : Operation 519 [2/2] (1.35ns)   --->   "%FM_buf_acc0_V_22_loa = load i14* %FM_buf_acc0_V_22_add, align 2" [net_hls.cc:298]   --->   Operation 519 'load' 'FM_buf_acc0_V_22_loa' <Predicate = true> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 4> <RAM>
ST_4 : Operation 520 [1/1] (0.00ns)   --->   "br i1 %icmp_ln321_53, label %branch598, label %branch630" [net_hls.cc:308]   --->   Operation 520 'br' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 521 [2/2] (0.78ns)   --->   "%FM_buf0_V_23_load = load i9* %FM_buf0_V_23_addr, align 2" [net_hls.cc:295]   --->   Operation 521 'load' 'FM_buf0_V_23_load' <Predicate = true> <Delay = 0.78> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 4> <RAM>
ST_4 : Operation 522 [2/2] (1.35ns)   --->   "%FM_buf_acc0_V_23_loa = load i14* %FM_buf_acc0_V_23_add, align 2" [net_hls.cc:298]   --->   Operation 522 'load' 'FM_buf_acc0_V_23_loa' <Predicate = true> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 4> <RAM>
ST_4 : Operation 523 [1/1] (0.00ns)   --->   "br i1 %icmp_ln321_54, label %branch535, label %branch567" [net_hls.cc:308]   --->   Operation 523 'br' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 524 [2/2] (0.78ns)   --->   "%FM_buf0_V_24_load = load i9* %FM_buf0_V_24_addr, align 2" [net_hls.cc:295]   --->   Operation 524 'load' 'FM_buf0_V_24_load' <Predicate = true> <Delay = 0.78> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 4> <RAM>
ST_4 : Operation 525 [2/2] (1.35ns)   --->   "%FM_buf_acc0_V_24_loa = load i14* %FM_buf_acc0_V_24_add, align 2" [net_hls.cc:298]   --->   Operation 525 'load' 'FM_buf_acc0_V_24_loa' <Predicate = true> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 4> <RAM>
ST_4 : Operation 526 [1/1] (0.00ns)   --->   "br i1 %icmp_ln321_55, label %branch472, label %branch504" [net_hls.cc:308]   --->   Operation 526 'br' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 527 [2/2] (0.78ns)   --->   "%FM_buf0_V_25_load = load i9* %FM_buf0_V_25_addr, align 2" [net_hls.cc:295]   --->   Operation 527 'load' 'FM_buf0_V_25_load' <Predicate = true> <Delay = 0.78> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 4> <RAM>
ST_4 : Operation 528 [2/2] (1.35ns)   --->   "%FM_buf_acc0_V_25_loa = load i14* %FM_buf_acc0_V_25_add, align 2" [net_hls.cc:298]   --->   Operation 528 'load' 'FM_buf_acc0_V_25_loa' <Predicate = true> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 4> <RAM>
ST_4 : Operation 529 [1/1] (0.00ns)   --->   "br i1 %icmp_ln321_56, label %branch409, label %branch441" [net_hls.cc:308]   --->   Operation 529 'br' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 530 [2/2] (0.78ns)   --->   "%FM_buf0_V_26_load = load i9* %FM_buf0_V_26_addr, align 2" [net_hls.cc:295]   --->   Operation 530 'load' 'FM_buf0_V_26_load' <Predicate = true> <Delay = 0.78> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 4> <RAM>
ST_4 : Operation 531 [2/2] (1.35ns)   --->   "%FM_buf_acc0_V_26_loa = load i14* %FM_buf_acc0_V_26_add, align 2" [net_hls.cc:298]   --->   Operation 531 'load' 'FM_buf_acc0_V_26_loa' <Predicate = true> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 4> <RAM>
ST_4 : Operation 532 [1/1] (0.00ns)   --->   "br i1 %icmp_ln321_57, label %branch346, label %branch378" [net_hls.cc:308]   --->   Operation 532 'br' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 533 [2/2] (0.78ns)   --->   "%FM_buf0_V_27_load = load i9* %FM_buf0_V_27_addr, align 2" [net_hls.cc:295]   --->   Operation 533 'load' 'FM_buf0_V_27_load' <Predicate = true> <Delay = 0.78> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 4> <RAM>
ST_4 : Operation 534 [2/2] (1.35ns)   --->   "%FM_buf_acc0_V_27_loa = load i14* %FM_buf_acc0_V_27_add, align 2" [net_hls.cc:298]   --->   Operation 534 'load' 'FM_buf_acc0_V_27_loa' <Predicate = true> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 4> <RAM>
ST_4 : Operation 535 [1/1] (0.00ns)   --->   "br i1 %icmp_ln321_58, label %branch283, label %branch315" [net_hls.cc:308]   --->   Operation 535 'br' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 536 [2/2] (0.78ns)   --->   "%FM_buf0_V_28_load = load i9* %FM_buf0_V_28_addr, align 2" [net_hls.cc:295]   --->   Operation 536 'load' 'FM_buf0_V_28_load' <Predicate = true> <Delay = 0.78> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 4> <RAM>
ST_4 : Operation 537 [2/2] (1.35ns)   --->   "%FM_buf_acc0_V_28_loa = load i14* %FM_buf_acc0_V_28_add, align 2" [net_hls.cc:298]   --->   Operation 537 'load' 'FM_buf_acc0_V_28_loa' <Predicate = true> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 4> <RAM>
ST_4 : Operation 538 [1/1] (0.00ns)   --->   "br i1 %icmp_ln321_59, label %branch220, label %branch252" [net_hls.cc:308]   --->   Operation 538 'br' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 539 [2/2] (0.78ns)   --->   "%FM_buf0_V_29_load = load i9* %FM_buf0_V_29_addr, align 2" [net_hls.cc:295]   --->   Operation 539 'load' 'FM_buf0_V_29_load' <Predicate = true> <Delay = 0.78> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 4> <RAM>
ST_4 : Operation 540 [2/2] (1.35ns)   --->   "%FM_buf_acc0_V_29_loa = load i14* %FM_buf_acc0_V_29_add, align 2" [net_hls.cc:298]   --->   Operation 540 'load' 'FM_buf_acc0_V_29_loa' <Predicate = true> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 4> <RAM>
ST_4 : Operation 541 [1/1] (0.00ns)   --->   "br i1 %icmp_ln321_60, label %branch157, label %branch189" [net_hls.cc:308]   --->   Operation 541 'br' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 542 [2/2] (0.78ns)   --->   "%FM_buf0_V_30_load = load i9* %FM_buf0_V_30_addr, align 2" [net_hls.cc:295]   --->   Operation 542 'load' 'FM_buf0_V_30_load' <Predicate = true> <Delay = 0.78> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 4> <RAM>
ST_4 : Operation 543 [2/2] (1.35ns)   --->   "%FM_buf_acc0_V_30_loa = load i14* %FM_buf_acc0_V_30_add, align 2" [net_hls.cc:298]   --->   Operation 543 'load' 'FM_buf_acc0_V_30_loa' <Predicate = true> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 4> <RAM>
ST_4 : Operation 544 [1/1] (0.00ns)   --->   "br i1 %icmp_ln321_61, label %branch94, label %branch126" [net_hls.cc:308]   --->   Operation 544 'br' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 545 [2/2] (0.78ns)   --->   "%FM_buf0_V_31_load = load i9* %FM_buf0_V_31_addr, align 2" [net_hls.cc:295]   --->   Operation 545 'load' 'FM_buf0_V_31_load' <Predicate = true> <Delay = 0.78> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 4> <RAM>
ST_4 : Operation 546 [2/2] (1.35ns)   --->   "%FM_buf_acc0_V_31_loa = load i14* %FM_buf_acc0_V_31_add, align 2" [net_hls.cc:298]   --->   Operation 546 'load' 'FM_buf_acc0_V_31_loa' <Predicate = true> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 4> <RAM>
ST_4 : Operation 547 [1/1] (0.00ns)   --->   "br i1 %icmp_ln321_62, label %branch31, label %branch63" [net_hls.cc:308]   --->   Operation 547 'br' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 548 [9/10] (1.53ns)   --->   "%empty = urem i6 %indvar_flatten, 7" [net_hls.cc:289]   --->   Operation 548 'urem' 'empty' <Predicate = true> <Delay = 1.53> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 9> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 549 [9/10] (1.53ns)   --->   "%empty_28 = urem i6 %add_ln289_2, 7" [net_hls.cc:289]   --->   Operation 549 'urem' 'empty_28' <Predicate = (!icmp_ln289)> <Delay = 1.53> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 9> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 2.34>
ST_5 : Operation 550 [1/2] (0.78ns)   --->   "%FM_buf0_V_0_load = load i9* %FM_buf0_V_0_addr, align 2" [net_hls.cc:295]   --->   Operation 550 'load' 'FM_buf0_V_0_load' <Predicate = (!icmp_ln289)> <Delay = 0.78> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 4> <RAM>
ST_5 : Operation 551 [1/2] (1.35ns)   --->   "%FM_buf_acc0_V_0_load = load i14* %FM_buf_acc0_V_0_addr, align 2" [net_hls.cc:298]   --->   Operation 551 'load' 'FM_buf_acc0_V_0_load' <Predicate = (!icmp_ln289)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 4> <RAM>
ST_5 : Operation 552 [1/1] (0.00ns)   --->   "%sext_ln703 = sext i14 %FM_buf_acc0_V_0_load to i15" [net_hls.cc:298]   --->   Operation 552 'sext' 'sext_ln703' <Predicate = (!icmp_ln289)> <Delay = 0.00>
ST_5 : Operation 553 [1/1] (0.00ns)   --->   "%shl_ln5 = call i11 @_ssdm_op_BitConcatenate.i11.i9.i2(i9 %FM_buf0_V_0_load, i2 0)" [net_hls.cc:298]   --->   Operation 553 'bitconcatenate' 'shl_ln5' <Predicate = (!icmp_ln289)> <Delay = 0.00>
ST_5 : Operation 554 [1/1] (0.00ns)   --->   "%sext_ln728_96 = sext i11 %shl_ln5 to i15" [net_hls.cc:298]   --->   Operation 554 'sext' 'sext_ln728_96' <Predicate = (!icmp_ln289)> <Delay = 0.00>
ST_5 : Operation 555 [1/1] (0.00ns)   --->   "%sext_ln1192_96 = sext i11 %shl_ln5 to i14" [net_hls.cc:298]   --->   Operation 555 'sext' 'sext_ln1192_96' <Predicate = (!icmp_ln289)> <Delay = 0.00>
ST_5 : Operation 556 [1/1] (0.98ns)   --->   "%add_ln1192 = add nsw i15 %sext_ln728_96, %sext_ln703" [net_hls.cc:298]   --->   Operation 556 'add' 'add_ln1192' <Predicate = (!icmp_ln289)> <Delay = 0.98> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 557 [1/1] (0.00ns)   --->   "%tmp_354 = call i1 @_ssdm_op_BitSelect.i1.i15.i32(i15 %add_ln1192, i32 14)" [net_hls.cc:298]   --->   Operation 557 'bitselect' 'tmp_354' <Predicate = (!icmp_ln289)> <Delay = 0.00>
ST_5 : Operation 558 [1/1] (0.98ns)   --->   "%add_ln703 = add i14 %FM_buf_acc0_V_0_load, %sext_ln1192_96" [net_hls.cc:298]   --->   Operation 558 'add' 'add_ln703' <Predicate = (!icmp_ln289)> <Delay = 0.98> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 559 [1/1] (0.00ns)   --->   "%tmp_355 = call i1 @_ssdm_op_BitSelect.i1.i14.i32(i14 %add_ln703, i32 13)" [net_hls.cc:298]   --->   Operation 559 'bitselect' 'tmp_355' <Predicate = (!icmp_ln289)> <Delay = 0.00>
ST_5 : Operation 560 [1/2] (0.78ns)   --->   "%FM_buf0_V_1_load = load i9* %FM_buf0_V_1_addr, align 2" [net_hls.cc:295]   --->   Operation 560 'load' 'FM_buf0_V_1_load' <Predicate = true> <Delay = 0.78> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 4> <RAM>
ST_5 : Operation 561 [1/2] (1.35ns)   --->   "%FM_buf_acc0_V_1_load = load i14* %FM_buf_acc0_V_1_addr, align 2" [net_hls.cc:298]   --->   Operation 561 'load' 'FM_buf_acc0_V_1_load' <Predicate = true> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 4> <RAM>
ST_5 : Operation 562 [1/1] (0.00ns)   --->   "%sext_ln703_65 = sext i14 %FM_buf_acc0_V_1_load to i15" [net_hls.cc:298]   --->   Operation 562 'sext' 'sext_ln703_65' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 563 [1/1] (0.00ns)   --->   "%shl_ln728_65 = call i11 @_ssdm_op_BitConcatenate.i11.i9.i2(i9 %FM_buf0_V_1_load, i2 0)" [net_hls.cc:298]   --->   Operation 563 'bitconcatenate' 'shl_ln728_65' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 564 [1/1] (0.00ns)   --->   "%sext_ln728_97 = sext i11 %shl_ln728_65 to i15" [net_hls.cc:298]   --->   Operation 564 'sext' 'sext_ln728_97' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 565 [1/1] (0.00ns)   --->   "%sext_ln1192_97 = sext i11 %shl_ln728_65 to i14" [net_hls.cc:298]   --->   Operation 565 'sext' 'sext_ln1192_97' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 566 [1/1] (0.98ns)   --->   "%add_ln1192_67 = add nsw i15 %sext_ln728_97, %sext_ln703_65" [net_hls.cc:298]   --->   Operation 566 'add' 'add_ln1192_67' <Predicate = true> <Delay = 0.98> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 567 [1/1] (0.00ns)   --->   "%tmp_365 = call i1 @_ssdm_op_BitSelect.i1.i15.i32(i15 %add_ln1192_67, i32 14)" [net_hls.cc:298]   --->   Operation 567 'bitselect' 'tmp_365' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 568 [1/1] (0.98ns)   --->   "%add_ln703_65 = add i14 %FM_buf_acc0_V_1_load, %sext_ln1192_97" [net_hls.cc:298]   --->   Operation 568 'add' 'add_ln703_65' <Predicate = true> <Delay = 0.98> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 569 [1/1] (0.00ns)   --->   "%tmp_366 = call i1 @_ssdm_op_BitSelect.i1.i14.i32(i14 %add_ln703_65, i32 13)" [net_hls.cc:298]   --->   Operation 569 'bitselect' 'tmp_366' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 570 [1/2] (0.78ns)   --->   "%FM_buf0_V_2_load = load i9* %FM_buf0_V_2_addr, align 2" [net_hls.cc:295]   --->   Operation 570 'load' 'FM_buf0_V_2_load' <Predicate = true> <Delay = 0.78> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 4> <RAM>
ST_5 : Operation 571 [1/2] (1.35ns)   --->   "%FM_buf_acc0_V_2_load = load i14* %FM_buf_acc0_V_2_addr, align 2" [net_hls.cc:298]   --->   Operation 571 'load' 'FM_buf_acc0_V_2_load' <Predicate = true> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 4> <RAM>
ST_5 : Operation 572 [1/1] (0.00ns)   --->   "%sext_ln703_67 = sext i14 %FM_buf_acc0_V_2_load to i15" [net_hls.cc:298]   --->   Operation 572 'sext' 'sext_ln703_67' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 573 [1/1] (0.00ns)   --->   "%shl_ln728_67 = call i11 @_ssdm_op_BitConcatenate.i11.i9.i2(i9 %FM_buf0_V_2_load, i2 0)" [net_hls.cc:298]   --->   Operation 573 'bitconcatenate' 'shl_ln728_67' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 574 [1/1] (0.00ns)   --->   "%sext_ln728_98 = sext i11 %shl_ln728_67 to i15" [net_hls.cc:298]   --->   Operation 574 'sext' 'sext_ln728_98' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 575 [1/1] (0.00ns)   --->   "%sext_ln1192_98 = sext i11 %shl_ln728_67 to i14" [net_hls.cc:298]   --->   Operation 575 'sext' 'sext_ln1192_98' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 576 [1/1] (0.98ns)   --->   "%add_ln1192_69 = add nsw i15 %sext_ln728_98, %sext_ln703_67" [net_hls.cc:298]   --->   Operation 576 'add' 'add_ln1192_69' <Predicate = true> <Delay = 0.98> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 577 [1/1] (0.00ns)   --->   "%tmp_376 = call i1 @_ssdm_op_BitSelect.i1.i15.i32(i15 %add_ln1192_69, i32 14)" [net_hls.cc:298]   --->   Operation 577 'bitselect' 'tmp_376' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 578 [1/1] (0.98ns)   --->   "%add_ln703_67 = add i14 %FM_buf_acc0_V_2_load, %sext_ln1192_98" [net_hls.cc:298]   --->   Operation 578 'add' 'add_ln703_67' <Predicate = true> <Delay = 0.98> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 579 [1/1] (0.00ns)   --->   "%tmp_377 = call i1 @_ssdm_op_BitSelect.i1.i14.i32(i14 %add_ln703_67, i32 13)" [net_hls.cc:298]   --->   Operation 579 'bitselect' 'tmp_377' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 580 [1/2] (0.78ns)   --->   "%FM_buf0_V_3_load = load i9* %FM_buf0_V_3_addr, align 2" [net_hls.cc:295]   --->   Operation 580 'load' 'FM_buf0_V_3_load' <Predicate = true> <Delay = 0.78> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 4> <RAM>
ST_5 : Operation 581 [1/2] (1.35ns)   --->   "%FM_buf_acc0_V_3_load = load i14* %FM_buf_acc0_V_3_addr, align 2" [net_hls.cc:298]   --->   Operation 581 'load' 'FM_buf_acc0_V_3_load' <Predicate = true> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 4> <RAM>
ST_5 : Operation 582 [1/1] (0.00ns)   --->   "%sext_ln703_69 = sext i14 %FM_buf_acc0_V_3_load to i15" [net_hls.cc:298]   --->   Operation 582 'sext' 'sext_ln703_69' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 583 [1/1] (0.00ns)   --->   "%shl_ln728_69 = call i11 @_ssdm_op_BitConcatenate.i11.i9.i2(i9 %FM_buf0_V_3_load, i2 0)" [net_hls.cc:298]   --->   Operation 583 'bitconcatenate' 'shl_ln728_69' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 584 [1/1] (0.00ns)   --->   "%sext_ln728_99 = sext i11 %shl_ln728_69 to i15" [net_hls.cc:298]   --->   Operation 584 'sext' 'sext_ln728_99' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 585 [1/1] (0.00ns)   --->   "%sext_ln1192_99 = sext i11 %shl_ln728_69 to i14" [net_hls.cc:298]   --->   Operation 585 'sext' 'sext_ln1192_99' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 586 [1/1] (0.98ns)   --->   "%add_ln1192_71 = add nsw i15 %sext_ln728_99, %sext_ln703_69" [net_hls.cc:298]   --->   Operation 586 'add' 'add_ln1192_71' <Predicate = true> <Delay = 0.98> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 587 [1/1] (0.00ns)   --->   "%tmp_387 = call i1 @_ssdm_op_BitSelect.i1.i15.i32(i15 %add_ln1192_71, i32 14)" [net_hls.cc:298]   --->   Operation 587 'bitselect' 'tmp_387' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 588 [1/1] (0.98ns)   --->   "%add_ln703_69 = add i14 %FM_buf_acc0_V_3_load, %sext_ln1192_99" [net_hls.cc:298]   --->   Operation 588 'add' 'add_ln703_69' <Predicate = true> <Delay = 0.98> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 589 [1/1] (0.00ns)   --->   "%tmp_388 = call i1 @_ssdm_op_BitSelect.i1.i14.i32(i14 %add_ln703_69, i32 13)" [net_hls.cc:298]   --->   Operation 589 'bitselect' 'tmp_388' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 590 [1/2] (0.78ns)   --->   "%FM_buf0_V_4_load = load i9* %FM_buf0_V_4_addr, align 2" [net_hls.cc:295]   --->   Operation 590 'load' 'FM_buf0_V_4_load' <Predicate = true> <Delay = 0.78> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 4> <RAM>
ST_5 : Operation 591 [1/2] (1.35ns)   --->   "%FM_buf_acc0_V_4_load = load i14* %FM_buf_acc0_V_4_addr, align 2" [net_hls.cc:298]   --->   Operation 591 'load' 'FM_buf_acc0_V_4_load' <Predicate = true> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 4> <RAM>
ST_5 : Operation 592 [1/1] (0.00ns)   --->   "%sext_ln703_71 = sext i14 %FM_buf_acc0_V_4_load to i15" [net_hls.cc:298]   --->   Operation 592 'sext' 'sext_ln703_71' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 593 [1/1] (0.00ns)   --->   "%shl_ln728_71 = call i11 @_ssdm_op_BitConcatenate.i11.i9.i2(i9 %FM_buf0_V_4_load, i2 0)" [net_hls.cc:298]   --->   Operation 593 'bitconcatenate' 'shl_ln728_71' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 594 [1/1] (0.00ns)   --->   "%sext_ln728_100 = sext i11 %shl_ln728_71 to i15" [net_hls.cc:298]   --->   Operation 594 'sext' 'sext_ln728_100' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 595 [1/1] (0.00ns)   --->   "%sext_ln1192_100 = sext i11 %shl_ln728_71 to i14" [net_hls.cc:298]   --->   Operation 595 'sext' 'sext_ln1192_100' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 596 [1/1] (0.98ns)   --->   "%add_ln1192_73 = add nsw i15 %sext_ln728_100, %sext_ln703_71" [net_hls.cc:298]   --->   Operation 596 'add' 'add_ln1192_73' <Predicate = true> <Delay = 0.98> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 597 [1/1] (0.00ns)   --->   "%tmp_398 = call i1 @_ssdm_op_BitSelect.i1.i15.i32(i15 %add_ln1192_73, i32 14)" [net_hls.cc:298]   --->   Operation 597 'bitselect' 'tmp_398' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 598 [1/1] (0.98ns)   --->   "%add_ln703_71 = add i14 %FM_buf_acc0_V_4_load, %sext_ln1192_100" [net_hls.cc:298]   --->   Operation 598 'add' 'add_ln703_71' <Predicate = true> <Delay = 0.98> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 599 [1/1] (0.00ns)   --->   "%tmp_399 = call i1 @_ssdm_op_BitSelect.i1.i14.i32(i14 %add_ln703_71, i32 13)" [net_hls.cc:298]   --->   Operation 599 'bitselect' 'tmp_399' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 600 [1/2] (0.78ns)   --->   "%FM_buf0_V_5_load = load i9* %FM_buf0_V_5_addr, align 2" [net_hls.cc:295]   --->   Operation 600 'load' 'FM_buf0_V_5_load' <Predicate = true> <Delay = 0.78> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 4> <RAM>
ST_5 : Operation 601 [1/2] (1.35ns)   --->   "%FM_buf_acc0_V_5_load = load i14* %FM_buf_acc0_V_5_addr, align 2" [net_hls.cc:298]   --->   Operation 601 'load' 'FM_buf_acc0_V_5_load' <Predicate = true> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 4> <RAM>
ST_5 : Operation 602 [1/1] (0.00ns)   --->   "%sext_ln703_73 = sext i14 %FM_buf_acc0_V_5_load to i15" [net_hls.cc:298]   --->   Operation 602 'sext' 'sext_ln703_73' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 603 [1/1] (0.00ns)   --->   "%shl_ln728_73 = call i11 @_ssdm_op_BitConcatenate.i11.i9.i2(i9 %FM_buf0_V_5_load, i2 0)" [net_hls.cc:298]   --->   Operation 603 'bitconcatenate' 'shl_ln728_73' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 604 [1/1] (0.00ns)   --->   "%sext_ln728_101 = sext i11 %shl_ln728_73 to i15" [net_hls.cc:298]   --->   Operation 604 'sext' 'sext_ln728_101' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 605 [1/1] (0.00ns)   --->   "%sext_ln1192_101 = sext i11 %shl_ln728_73 to i14" [net_hls.cc:298]   --->   Operation 605 'sext' 'sext_ln1192_101' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 606 [1/1] (0.98ns)   --->   "%add_ln1192_75 = add nsw i15 %sext_ln728_101, %sext_ln703_73" [net_hls.cc:298]   --->   Operation 606 'add' 'add_ln1192_75' <Predicate = true> <Delay = 0.98> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 607 [1/1] (0.00ns)   --->   "%tmp_409 = call i1 @_ssdm_op_BitSelect.i1.i15.i32(i15 %add_ln1192_75, i32 14)" [net_hls.cc:298]   --->   Operation 607 'bitselect' 'tmp_409' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 608 [1/1] (0.98ns)   --->   "%add_ln703_73 = add i14 %FM_buf_acc0_V_5_load, %sext_ln1192_101" [net_hls.cc:298]   --->   Operation 608 'add' 'add_ln703_73' <Predicate = true> <Delay = 0.98> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 609 [1/1] (0.00ns)   --->   "%tmp_410 = call i1 @_ssdm_op_BitSelect.i1.i14.i32(i14 %add_ln703_73, i32 13)" [net_hls.cc:298]   --->   Operation 609 'bitselect' 'tmp_410' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 610 [1/2] (0.78ns)   --->   "%FM_buf0_V_6_load = load i9* %FM_buf0_V_6_addr, align 2" [net_hls.cc:295]   --->   Operation 610 'load' 'FM_buf0_V_6_load' <Predicate = true> <Delay = 0.78> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 4> <RAM>
ST_5 : Operation 611 [1/2] (1.35ns)   --->   "%FM_buf_acc0_V_6_load = load i14* %FM_buf_acc0_V_6_addr, align 2" [net_hls.cc:298]   --->   Operation 611 'load' 'FM_buf_acc0_V_6_load' <Predicate = true> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 4> <RAM>
ST_5 : Operation 612 [1/1] (0.00ns)   --->   "%sext_ln703_75 = sext i14 %FM_buf_acc0_V_6_load to i15" [net_hls.cc:298]   --->   Operation 612 'sext' 'sext_ln703_75' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 613 [1/1] (0.00ns)   --->   "%shl_ln728_75 = call i11 @_ssdm_op_BitConcatenate.i11.i9.i2(i9 %FM_buf0_V_6_load, i2 0)" [net_hls.cc:298]   --->   Operation 613 'bitconcatenate' 'shl_ln728_75' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 614 [1/1] (0.00ns)   --->   "%sext_ln728_102 = sext i11 %shl_ln728_75 to i15" [net_hls.cc:298]   --->   Operation 614 'sext' 'sext_ln728_102' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 615 [1/1] (0.00ns)   --->   "%sext_ln1192_102 = sext i11 %shl_ln728_75 to i14" [net_hls.cc:298]   --->   Operation 615 'sext' 'sext_ln1192_102' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 616 [1/1] (0.98ns)   --->   "%add_ln1192_77 = add nsw i15 %sext_ln728_102, %sext_ln703_75" [net_hls.cc:298]   --->   Operation 616 'add' 'add_ln1192_77' <Predicate = true> <Delay = 0.98> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 617 [1/1] (0.00ns)   --->   "%tmp_420 = call i1 @_ssdm_op_BitSelect.i1.i15.i32(i15 %add_ln1192_77, i32 14)" [net_hls.cc:298]   --->   Operation 617 'bitselect' 'tmp_420' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 618 [1/1] (0.98ns)   --->   "%add_ln703_75 = add i14 %FM_buf_acc0_V_6_load, %sext_ln1192_102" [net_hls.cc:298]   --->   Operation 618 'add' 'add_ln703_75' <Predicate = true> <Delay = 0.98> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 619 [1/1] (0.00ns)   --->   "%tmp_421 = call i1 @_ssdm_op_BitSelect.i1.i14.i32(i14 %add_ln703_75, i32 13)" [net_hls.cc:298]   --->   Operation 619 'bitselect' 'tmp_421' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 620 [1/2] (0.78ns)   --->   "%FM_buf0_V_7_load = load i9* %FM_buf0_V_7_addr, align 2" [net_hls.cc:295]   --->   Operation 620 'load' 'FM_buf0_V_7_load' <Predicate = true> <Delay = 0.78> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 4> <RAM>
ST_5 : Operation 621 [1/2] (1.35ns)   --->   "%FM_buf_acc0_V_7_load = load i14* %FM_buf_acc0_V_7_addr, align 2" [net_hls.cc:298]   --->   Operation 621 'load' 'FM_buf_acc0_V_7_load' <Predicate = true> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 4> <RAM>
ST_5 : Operation 622 [1/1] (0.00ns)   --->   "%sext_ln703_77 = sext i14 %FM_buf_acc0_V_7_load to i15" [net_hls.cc:298]   --->   Operation 622 'sext' 'sext_ln703_77' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 623 [1/1] (0.00ns)   --->   "%shl_ln728_77 = call i11 @_ssdm_op_BitConcatenate.i11.i9.i2(i9 %FM_buf0_V_7_load, i2 0)" [net_hls.cc:298]   --->   Operation 623 'bitconcatenate' 'shl_ln728_77' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 624 [1/1] (0.00ns)   --->   "%sext_ln728_103 = sext i11 %shl_ln728_77 to i15" [net_hls.cc:298]   --->   Operation 624 'sext' 'sext_ln728_103' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 625 [1/1] (0.00ns)   --->   "%sext_ln1192_103 = sext i11 %shl_ln728_77 to i14" [net_hls.cc:298]   --->   Operation 625 'sext' 'sext_ln1192_103' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 626 [1/1] (0.98ns)   --->   "%add_ln1192_79 = add nsw i15 %sext_ln728_103, %sext_ln703_77" [net_hls.cc:298]   --->   Operation 626 'add' 'add_ln1192_79' <Predicate = true> <Delay = 0.98> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 627 [1/1] (0.00ns)   --->   "%tmp_431 = call i1 @_ssdm_op_BitSelect.i1.i15.i32(i15 %add_ln1192_79, i32 14)" [net_hls.cc:298]   --->   Operation 627 'bitselect' 'tmp_431' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 628 [1/1] (0.98ns)   --->   "%add_ln703_77 = add i14 %FM_buf_acc0_V_7_load, %sext_ln1192_103" [net_hls.cc:298]   --->   Operation 628 'add' 'add_ln703_77' <Predicate = true> <Delay = 0.98> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 629 [1/1] (0.00ns)   --->   "%tmp_432 = call i1 @_ssdm_op_BitSelect.i1.i14.i32(i14 %add_ln703_77, i32 13)" [net_hls.cc:298]   --->   Operation 629 'bitselect' 'tmp_432' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 630 [1/2] (0.78ns)   --->   "%FM_buf0_V_8_load = load i9* %FM_buf0_V_8_addr, align 2" [net_hls.cc:295]   --->   Operation 630 'load' 'FM_buf0_V_8_load' <Predicate = true> <Delay = 0.78> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 4> <RAM>
ST_5 : Operation 631 [1/2] (1.35ns)   --->   "%FM_buf_acc0_V_8_load = load i14* %FM_buf_acc0_V_8_addr, align 2" [net_hls.cc:298]   --->   Operation 631 'load' 'FM_buf_acc0_V_8_load' <Predicate = true> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 4> <RAM>
ST_5 : Operation 632 [1/1] (0.00ns)   --->   "%sext_ln703_79 = sext i14 %FM_buf_acc0_V_8_load to i15" [net_hls.cc:298]   --->   Operation 632 'sext' 'sext_ln703_79' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 633 [1/1] (0.00ns)   --->   "%shl_ln728_79 = call i11 @_ssdm_op_BitConcatenate.i11.i9.i2(i9 %FM_buf0_V_8_load, i2 0)" [net_hls.cc:298]   --->   Operation 633 'bitconcatenate' 'shl_ln728_79' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 634 [1/1] (0.00ns)   --->   "%sext_ln728_104 = sext i11 %shl_ln728_79 to i15" [net_hls.cc:298]   --->   Operation 634 'sext' 'sext_ln728_104' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 635 [1/1] (0.00ns)   --->   "%sext_ln1192_104 = sext i11 %shl_ln728_79 to i14" [net_hls.cc:298]   --->   Operation 635 'sext' 'sext_ln1192_104' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 636 [1/1] (0.98ns)   --->   "%add_ln1192_81 = add nsw i15 %sext_ln728_104, %sext_ln703_79" [net_hls.cc:298]   --->   Operation 636 'add' 'add_ln1192_81' <Predicate = true> <Delay = 0.98> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 637 [1/1] (0.00ns)   --->   "%tmp_442 = call i1 @_ssdm_op_BitSelect.i1.i15.i32(i15 %add_ln1192_81, i32 14)" [net_hls.cc:298]   --->   Operation 637 'bitselect' 'tmp_442' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 638 [1/1] (0.98ns)   --->   "%add_ln703_79 = add i14 %FM_buf_acc0_V_8_load, %sext_ln1192_104" [net_hls.cc:298]   --->   Operation 638 'add' 'add_ln703_79' <Predicate = true> <Delay = 0.98> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 639 [1/1] (0.00ns)   --->   "%tmp_443 = call i1 @_ssdm_op_BitSelect.i1.i14.i32(i14 %add_ln703_79, i32 13)" [net_hls.cc:298]   --->   Operation 639 'bitselect' 'tmp_443' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 640 [1/2] (0.78ns)   --->   "%FM_buf0_V_9_load = load i9* %FM_buf0_V_9_addr, align 2" [net_hls.cc:295]   --->   Operation 640 'load' 'FM_buf0_V_9_load' <Predicate = true> <Delay = 0.78> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 4> <RAM>
ST_5 : Operation 641 [1/2] (1.35ns)   --->   "%FM_buf_acc0_V_9_load = load i14* %FM_buf_acc0_V_9_addr, align 2" [net_hls.cc:298]   --->   Operation 641 'load' 'FM_buf_acc0_V_9_load' <Predicate = true> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 4> <RAM>
ST_5 : Operation 642 [1/1] (0.00ns)   --->   "%sext_ln703_81 = sext i14 %FM_buf_acc0_V_9_load to i15" [net_hls.cc:298]   --->   Operation 642 'sext' 'sext_ln703_81' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 643 [1/1] (0.00ns)   --->   "%shl_ln728_81 = call i11 @_ssdm_op_BitConcatenate.i11.i9.i2(i9 %FM_buf0_V_9_load, i2 0)" [net_hls.cc:298]   --->   Operation 643 'bitconcatenate' 'shl_ln728_81' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 644 [1/1] (0.00ns)   --->   "%sext_ln728_105 = sext i11 %shl_ln728_81 to i15" [net_hls.cc:298]   --->   Operation 644 'sext' 'sext_ln728_105' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 645 [1/1] (0.00ns)   --->   "%sext_ln1192_105 = sext i11 %shl_ln728_81 to i14" [net_hls.cc:298]   --->   Operation 645 'sext' 'sext_ln1192_105' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 646 [1/1] (0.98ns)   --->   "%add_ln1192_83 = add nsw i15 %sext_ln728_105, %sext_ln703_81" [net_hls.cc:298]   --->   Operation 646 'add' 'add_ln1192_83' <Predicate = true> <Delay = 0.98> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 647 [1/1] (0.00ns)   --->   "%tmp_453 = call i1 @_ssdm_op_BitSelect.i1.i15.i32(i15 %add_ln1192_83, i32 14)" [net_hls.cc:298]   --->   Operation 647 'bitselect' 'tmp_453' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 648 [1/1] (0.98ns)   --->   "%add_ln703_81 = add i14 %FM_buf_acc0_V_9_load, %sext_ln1192_105" [net_hls.cc:298]   --->   Operation 648 'add' 'add_ln703_81' <Predicate = true> <Delay = 0.98> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 649 [1/1] (0.00ns)   --->   "%tmp_454 = call i1 @_ssdm_op_BitSelect.i1.i14.i32(i14 %add_ln703_81, i32 13)" [net_hls.cc:298]   --->   Operation 649 'bitselect' 'tmp_454' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 650 [1/2] (0.78ns)   --->   "%FM_buf0_V_10_load = load i9* %FM_buf0_V_10_addr, align 2" [net_hls.cc:295]   --->   Operation 650 'load' 'FM_buf0_V_10_load' <Predicate = true> <Delay = 0.78> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 4> <RAM>
ST_5 : Operation 651 [1/2] (1.35ns)   --->   "%FM_buf_acc0_V_10_loa = load i14* %FM_buf_acc0_V_10_add, align 2" [net_hls.cc:298]   --->   Operation 651 'load' 'FM_buf_acc0_V_10_loa' <Predicate = true> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 4> <RAM>
ST_5 : Operation 652 [1/1] (0.00ns)   --->   "%sext_ln703_83 = sext i14 %FM_buf_acc0_V_10_loa to i15" [net_hls.cc:298]   --->   Operation 652 'sext' 'sext_ln703_83' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 653 [1/1] (0.00ns)   --->   "%shl_ln728_83 = call i11 @_ssdm_op_BitConcatenate.i11.i9.i2(i9 %FM_buf0_V_10_load, i2 0)" [net_hls.cc:298]   --->   Operation 653 'bitconcatenate' 'shl_ln728_83' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 654 [1/1] (0.00ns)   --->   "%sext_ln728_106 = sext i11 %shl_ln728_83 to i15" [net_hls.cc:298]   --->   Operation 654 'sext' 'sext_ln728_106' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 655 [1/1] (0.00ns)   --->   "%sext_ln1192_106 = sext i11 %shl_ln728_83 to i14" [net_hls.cc:298]   --->   Operation 655 'sext' 'sext_ln1192_106' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 656 [1/1] (0.98ns)   --->   "%add_ln1192_85 = add nsw i15 %sext_ln728_106, %sext_ln703_83" [net_hls.cc:298]   --->   Operation 656 'add' 'add_ln1192_85' <Predicate = true> <Delay = 0.98> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 657 [1/1] (0.00ns)   --->   "%tmp_464 = call i1 @_ssdm_op_BitSelect.i1.i15.i32(i15 %add_ln1192_85, i32 14)" [net_hls.cc:298]   --->   Operation 657 'bitselect' 'tmp_464' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 658 [1/1] (0.98ns)   --->   "%add_ln703_83 = add i14 %FM_buf_acc0_V_10_loa, %sext_ln1192_106" [net_hls.cc:298]   --->   Operation 658 'add' 'add_ln703_83' <Predicate = true> <Delay = 0.98> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 659 [1/1] (0.00ns)   --->   "%tmp_465 = call i1 @_ssdm_op_BitSelect.i1.i14.i32(i14 %add_ln703_83, i32 13)" [net_hls.cc:298]   --->   Operation 659 'bitselect' 'tmp_465' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 660 [1/2] (0.78ns)   --->   "%FM_buf0_V_11_load = load i9* %FM_buf0_V_11_addr, align 2" [net_hls.cc:295]   --->   Operation 660 'load' 'FM_buf0_V_11_load' <Predicate = true> <Delay = 0.78> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 4> <RAM>
ST_5 : Operation 661 [1/2] (1.35ns)   --->   "%FM_buf_acc0_V_11_loa = load i14* %FM_buf_acc0_V_11_add, align 2" [net_hls.cc:298]   --->   Operation 661 'load' 'FM_buf_acc0_V_11_loa' <Predicate = true> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 4> <RAM>
ST_5 : Operation 662 [1/1] (0.00ns)   --->   "%sext_ln703_85 = sext i14 %FM_buf_acc0_V_11_loa to i15" [net_hls.cc:298]   --->   Operation 662 'sext' 'sext_ln703_85' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 663 [1/1] (0.00ns)   --->   "%shl_ln728_85 = call i11 @_ssdm_op_BitConcatenate.i11.i9.i2(i9 %FM_buf0_V_11_load, i2 0)" [net_hls.cc:298]   --->   Operation 663 'bitconcatenate' 'shl_ln728_85' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 664 [1/1] (0.00ns)   --->   "%sext_ln728_107 = sext i11 %shl_ln728_85 to i15" [net_hls.cc:298]   --->   Operation 664 'sext' 'sext_ln728_107' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 665 [1/1] (0.00ns)   --->   "%sext_ln1192_107 = sext i11 %shl_ln728_85 to i14" [net_hls.cc:298]   --->   Operation 665 'sext' 'sext_ln1192_107' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 666 [1/1] (0.98ns)   --->   "%add_ln1192_87 = add nsw i15 %sext_ln728_107, %sext_ln703_85" [net_hls.cc:298]   --->   Operation 666 'add' 'add_ln1192_87' <Predicate = true> <Delay = 0.98> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 667 [1/1] (0.00ns)   --->   "%tmp_475 = call i1 @_ssdm_op_BitSelect.i1.i15.i32(i15 %add_ln1192_87, i32 14)" [net_hls.cc:298]   --->   Operation 667 'bitselect' 'tmp_475' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 668 [1/1] (0.98ns)   --->   "%add_ln703_85 = add i14 %FM_buf_acc0_V_11_loa, %sext_ln1192_107" [net_hls.cc:298]   --->   Operation 668 'add' 'add_ln703_85' <Predicate = true> <Delay = 0.98> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 669 [1/1] (0.00ns)   --->   "%tmp_476 = call i1 @_ssdm_op_BitSelect.i1.i14.i32(i14 %add_ln703_85, i32 13)" [net_hls.cc:298]   --->   Operation 669 'bitselect' 'tmp_476' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 670 [1/2] (0.78ns)   --->   "%FM_buf0_V_12_load = load i9* %FM_buf0_V_12_addr, align 2" [net_hls.cc:295]   --->   Operation 670 'load' 'FM_buf0_V_12_load' <Predicate = true> <Delay = 0.78> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 4> <RAM>
ST_5 : Operation 671 [1/2] (1.35ns)   --->   "%FM_buf_acc0_V_12_loa = load i14* %FM_buf_acc0_V_12_add, align 2" [net_hls.cc:298]   --->   Operation 671 'load' 'FM_buf_acc0_V_12_loa' <Predicate = true> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 4> <RAM>
ST_5 : Operation 672 [1/1] (0.00ns)   --->   "%sext_ln703_87 = sext i14 %FM_buf_acc0_V_12_loa to i15" [net_hls.cc:298]   --->   Operation 672 'sext' 'sext_ln703_87' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 673 [1/1] (0.00ns)   --->   "%shl_ln728_87 = call i11 @_ssdm_op_BitConcatenate.i11.i9.i2(i9 %FM_buf0_V_12_load, i2 0)" [net_hls.cc:298]   --->   Operation 673 'bitconcatenate' 'shl_ln728_87' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 674 [1/1] (0.00ns)   --->   "%sext_ln728_108 = sext i11 %shl_ln728_87 to i15" [net_hls.cc:298]   --->   Operation 674 'sext' 'sext_ln728_108' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 675 [1/1] (0.00ns)   --->   "%sext_ln1192_108 = sext i11 %shl_ln728_87 to i14" [net_hls.cc:298]   --->   Operation 675 'sext' 'sext_ln1192_108' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 676 [1/1] (0.98ns)   --->   "%add_ln1192_89 = add nsw i15 %sext_ln728_108, %sext_ln703_87" [net_hls.cc:298]   --->   Operation 676 'add' 'add_ln1192_89' <Predicate = true> <Delay = 0.98> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 677 [1/1] (0.00ns)   --->   "%tmp_486 = call i1 @_ssdm_op_BitSelect.i1.i15.i32(i15 %add_ln1192_89, i32 14)" [net_hls.cc:298]   --->   Operation 677 'bitselect' 'tmp_486' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 678 [1/1] (0.98ns)   --->   "%add_ln703_87 = add i14 %FM_buf_acc0_V_12_loa, %sext_ln1192_108" [net_hls.cc:298]   --->   Operation 678 'add' 'add_ln703_87' <Predicate = true> <Delay = 0.98> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 679 [1/1] (0.00ns)   --->   "%tmp_487 = call i1 @_ssdm_op_BitSelect.i1.i14.i32(i14 %add_ln703_87, i32 13)" [net_hls.cc:298]   --->   Operation 679 'bitselect' 'tmp_487' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 680 [1/2] (0.78ns)   --->   "%FM_buf0_V_13_load = load i9* %FM_buf0_V_13_addr, align 2" [net_hls.cc:295]   --->   Operation 680 'load' 'FM_buf0_V_13_load' <Predicate = true> <Delay = 0.78> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 4> <RAM>
ST_5 : Operation 681 [1/2] (1.35ns)   --->   "%FM_buf_acc0_V_13_loa = load i14* %FM_buf_acc0_V_13_add, align 2" [net_hls.cc:298]   --->   Operation 681 'load' 'FM_buf_acc0_V_13_loa' <Predicate = true> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 4> <RAM>
ST_5 : Operation 682 [1/1] (0.00ns)   --->   "%sext_ln703_89 = sext i14 %FM_buf_acc0_V_13_loa to i15" [net_hls.cc:298]   --->   Operation 682 'sext' 'sext_ln703_89' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 683 [1/1] (0.00ns)   --->   "%shl_ln728_89 = call i11 @_ssdm_op_BitConcatenate.i11.i9.i2(i9 %FM_buf0_V_13_load, i2 0)" [net_hls.cc:298]   --->   Operation 683 'bitconcatenate' 'shl_ln728_89' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 684 [1/1] (0.00ns)   --->   "%sext_ln728_109 = sext i11 %shl_ln728_89 to i15" [net_hls.cc:298]   --->   Operation 684 'sext' 'sext_ln728_109' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 685 [1/1] (0.00ns)   --->   "%sext_ln1192_109 = sext i11 %shl_ln728_89 to i14" [net_hls.cc:298]   --->   Operation 685 'sext' 'sext_ln1192_109' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 686 [1/1] (0.98ns)   --->   "%add_ln1192_91 = add nsw i15 %sext_ln728_109, %sext_ln703_89" [net_hls.cc:298]   --->   Operation 686 'add' 'add_ln1192_91' <Predicate = true> <Delay = 0.98> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 687 [1/1] (0.00ns)   --->   "%tmp_497 = call i1 @_ssdm_op_BitSelect.i1.i15.i32(i15 %add_ln1192_91, i32 14)" [net_hls.cc:298]   --->   Operation 687 'bitselect' 'tmp_497' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 688 [1/1] (0.98ns)   --->   "%add_ln703_89 = add i14 %FM_buf_acc0_V_13_loa, %sext_ln1192_109" [net_hls.cc:298]   --->   Operation 688 'add' 'add_ln703_89' <Predicate = true> <Delay = 0.98> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 689 [1/1] (0.00ns)   --->   "%tmp_498 = call i1 @_ssdm_op_BitSelect.i1.i14.i32(i14 %add_ln703_89, i32 13)" [net_hls.cc:298]   --->   Operation 689 'bitselect' 'tmp_498' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 690 [1/2] (0.78ns)   --->   "%FM_buf0_V_14_load = load i9* %FM_buf0_V_14_addr, align 2" [net_hls.cc:295]   --->   Operation 690 'load' 'FM_buf0_V_14_load' <Predicate = true> <Delay = 0.78> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 4> <RAM>
ST_5 : Operation 691 [1/2] (1.35ns)   --->   "%FM_buf_acc0_V_14_loa = load i14* %FM_buf_acc0_V_14_add, align 2" [net_hls.cc:298]   --->   Operation 691 'load' 'FM_buf_acc0_V_14_loa' <Predicate = true> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 4> <RAM>
ST_5 : Operation 692 [1/1] (0.00ns)   --->   "%sext_ln703_91 = sext i14 %FM_buf_acc0_V_14_loa to i15" [net_hls.cc:298]   --->   Operation 692 'sext' 'sext_ln703_91' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 693 [1/1] (0.00ns)   --->   "%shl_ln728_91 = call i11 @_ssdm_op_BitConcatenate.i11.i9.i2(i9 %FM_buf0_V_14_load, i2 0)" [net_hls.cc:298]   --->   Operation 693 'bitconcatenate' 'shl_ln728_91' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 694 [1/1] (0.00ns)   --->   "%sext_ln728_110 = sext i11 %shl_ln728_91 to i15" [net_hls.cc:298]   --->   Operation 694 'sext' 'sext_ln728_110' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 695 [1/1] (0.00ns)   --->   "%sext_ln1192_110 = sext i11 %shl_ln728_91 to i14" [net_hls.cc:298]   --->   Operation 695 'sext' 'sext_ln1192_110' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 696 [1/1] (0.98ns)   --->   "%add_ln1192_93 = add nsw i15 %sext_ln728_110, %sext_ln703_91" [net_hls.cc:298]   --->   Operation 696 'add' 'add_ln1192_93' <Predicate = true> <Delay = 0.98> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 697 [1/1] (0.00ns)   --->   "%tmp_508 = call i1 @_ssdm_op_BitSelect.i1.i15.i32(i15 %add_ln1192_93, i32 14)" [net_hls.cc:298]   --->   Operation 697 'bitselect' 'tmp_508' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 698 [1/1] (0.98ns)   --->   "%add_ln703_91 = add i14 %FM_buf_acc0_V_14_loa, %sext_ln1192_110" [net_hls.cc:298]   --->   Operation 698 'add' 'add_ln703_91' <Predicate = true> <Delay = 0.98> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 699 [1/1] (0.00ns)   --->   "%tmp_509 = call i1 @_ssdm_op_BitSelect.i1.i14.i32(i14 %add_ln703_91, i32 13)" [net_hls.cc:298]   --->   Operation 699 'bitselect' 'tmp_509' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 700 [1/2] (0.78ns)   --->   "%FM_buf0_V_15_load = load i9* %FM_buf0_V_15_addr, align 2" [net_hls.cc:295]   --->   Operation 700 'load' 'FM_buf0_V_15_load' <Predicate = true> <Delay = 0.78> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 4> <RAM>
ST_5 : Operation 701 [1/2] (1.35ns)   --->   "%FM_buf_acc0_V_15_loa = load i14* %FM_buf_acc0_V_15_add, align 2" [net_hls.cc:298]   --->   Operation 701 'load' 'FM_buf_acc0_V_15_loa' <Predicate = true> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 4> <RAM>
ST_5 : Operation 702 [1/1] (0.00ns)   --->   "%sext_ln703_93 = sext i14 %FM_buf_acc0_V_15_loa to i15" [net_hls.cc:298]   --->   Operation 702 'sext' 'sext_ln703_93' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 703 [1/1] (0.00ns)   --->   "%shl_ln728_93 = call i11 @_ssdm_op_BitConcatenate.i11.i9.i2(i9 %FM_buf0_V_15_load, i2 0)" [net_hls.cc:298]   --->   Operation 703 'bitconcatenate' 'shl_ln728_93' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 704 [1/1] (0.00ns)   --->   "%sext_ln728_111 = sext i11 %shl_ln728_93 to i15" [net_hls.cc:298]   --->   Operation 704 'sext' 'sext_ln728_111' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 705 [1/1] (0.00ns)   --->   "%sext_ln1192_111 = sext i11 %shl_ln728_93 to i14" [net_hls.cc:298]   --->   Operation 705 'sext' 'sext_ln1192_111' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 706 [1/1] (0.98ns)   --->   "%add_ln1192_95 = add nsw i15 %sext_ln728_111, %sext_ln703_93" [net_hls.cc:298]   --->   Operation 706 'add' 'add_ln1192_95' <Predicate = true> <Delay = 0.98> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 707 [1/1] (0.00ns)   --->   "%tmp_519 = call i1 @_ssdm_op_BitSelect.i1.i15.i32(i15 %add_ln1192_95, i32 14)" [net_hls.cc:298]   --->   Operation 707 'bitselect' 'tmp_519' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 708 [1/1] (0.98ns)   --->   "%add_ln703_93 = add i14 %FM_buf_acc0_V_15_loa, %sext_ln1192_111" [net_hls.cc:298]   --->   Operation 708 'add' 'add_ln703_93' <Predicate = true> <Delay = 0.98> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 709 [1/1] (0.00ns)   --->   "%tmp_520 = call i1 @_ssdm_op_BitSelect.i1.i14.i32(i14 %add_ln703_93, i32 13)" [net_hls.cc:298]   --->   Operation 709 'bitselect' 'tmp_520' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 710 [1/2] (0.78ns)   --->   "%FM_buf0_V_16_load = load i9* %FM_buf0_V_16_addr, align 2" [net_hls.cc:295]   --->   Operation 710 'load' 'FM_buf0_V_16_load' <Predicate = true> <Delay = 0.78> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 4> <RAM>
ST_5 : Operation 711 [1/2] (1.35ns)   --->   "%FM_buf_acc0_V_16_loa = load i14* %FM_buf_acc0_V_16_add, align 2" [net_hls.cc:298]   --->   Operation 711 'load' 'FM_buf_acc0_V_16_loa' <Predicate = true> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 4> <RAM>
ST_5 : Operation 712 [1/1] (0.00ns)   --->   "%sext_ln703_95 = sext i14 %FM_buf_acc0_V_16_loa to i15" [net_hls.cc:298]   --->   Operation 712 'sext' 'sext_ln703_95' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 713 [1/1] (0.00ns)   --->   "%shl_ln728_95 = call i11 @_ssdm_op_BitConcatenate.i11.i9.i2(i9 %FM_buf0_V_16_load, i2 0)" [net_hls.cc:298]   --->   Operation 713 'bitconcatenate' 'shl_ln728_95' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 714 [1/1] (0.00ns)   --->   "%sext_ln728_112 = sext i11 %shl_ln728_95 to i15" [net_hls.cc:298]   --->   Operation 714 'sext' 'sext_ln728_112' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 715 [1/1] (0.00ns)   --->   "%sext_ln1192_112 = sext i11 %shl_ln728_95 to i14" [net_hls.cc:298]   --->   Operation 715 'sext' 'sext_ln1192_112' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 716 [1/1] (0.98ns)   --->   "%add_ln1192_97 = add nsw i15 %sext_ln728_112, %sext_ln703_95" [net_hls.cc:298]   --->   Operation 716 'add' 'add_ln1192_97' <Predicate = true> <Delay = 0.98> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 717 [1/1] (0.00ns)   --->   "%tmp_530 = call i1 @_ssdm_op_BitSelect.i1.i15.i32(i15 %add_ln1192_97, i32 14)" [net_hls.cc:298]   --->   Operation 717 'bitselect' 'tmp_530' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 718 [1/1] (0.98ns)   --->   "%add_ln703_95 = add i14 %FM_buf_acc0_V_16_loa, %sext_ln1192_112" [net_hls.cc:298]   --->   Operation 718 'add' 'add_ln703_95' <Predicate = true> <Delay = 0.98> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 719 [1/1] (0.00ns)   --->   "%tmp_531 = call i1 @_ssdm_op_BitSelect.i1.i14.i32(i14 %add_ln703_95, i32 13)" [net_hls.cc:298]   --->   Operation 719 'bitselect' 'tmp_531' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 720 [1/2] (0.78ns)   --->   "%FM_buf0_V_17_load = load i9* %FM_buf0_V_17_addr, align 2" [net_hls.cc:295]   --->   Operation 720 'load' 'FM_buf0_V_17_load' <Predicate = true> <Delay = 0.78> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 4> <RAM>
ST_5 : Operation 721 [1/2] (1.35ns)   --->   "%FM_buf_acc0_V_17_loa = load i14* %FM_buf_acc0_V_17_add, align 2" [net_hls.cc:298]   --->   Operation 721 'load' 'FM_buf_acc0_V_17_loa' <Predicate = true> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 4> <RAM>
ST_5 : Operation 722 [1/1] (0.00ns)   --->   "%sext_ln703_97 = sext i14 %FM_buf_acc0_V_17_loa to i15" [net_hls.cc:298]   --->   Operation 722 'sext' 'sext_ln703_97' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 723 [1/1] (0.00ns)   --->   "%shl_ln728_97 = call i11 @_ssdm_op_BitConcatenate.i11.i9.i2(i9 %FM_buf0_V_17_load, i2 0)" [net_hls.cc:298]   --->   Operation 723 'bitconcatenate' 'shl_ln728_97' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 724 [1/1] (0.00ns)   --->   "%sext_ln728_113 = sext i11 %shl_ln728_97 to i15" [net_hls.cc:298]   --->   Operation 724 'sext' 'sext_ln728_113' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 725 [1/1] (0.00ns)   --->   "%sext_ln1192_113 = sext i11 %shl_ln728_97 to i14" [net_hls.cc:298]   --->   Operation 725 'sext' 'sext_ln1192_113' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 726 [1/1] (0.98ns)   --->   "%add_ln1192_99 = add nsw i15 %sext_ln728_113, %sext_ln703_97" [net_hls.cc:298]   --->   Operation 726 'add' 'add_ln1192_99' <Predicate = true> <Delay = 0.98> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 727 [1/1] (0.00ns)   --->   "%tmp_541 = call i1 @_ssdm_op_BitSelect.i1.i15.i32(i15 %add_ln1192_99, i32 14)" [net_hls.cc:298]   --->   Operation 727 'bitselect' 'tmp_541' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 728 [1/1] (0.98ns)   --->   "%add_ln703_97 = add i14 %FM_buf_acc0_V_17_loa, %sext_ln1192_113" [net_hls.cc:298]   --->   Operation 728 'add' 'add_ln703_97' <Predicate = true> <Delay = 0.98> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 729 [1/1] (0.00ns)   --->   "%tmp_542 = call i1 @_ssdm_op_BitSelect.i1.i14.i32(i14 %add_ln703_97, i32 13)" [net_hls.cc:298]   --->   Operation 729 'bitselect' 'tmp_542' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 730 [1/2] (0.78ns)   --->   "%FM_buf0_V_18_load = load i9* %FM_buf0_V_18_addr, align 2" [net_hls.cc:295]   --->   Operation 730 'load' 'FM_buf0_V_18_load' <Predicate = true> <Delay = 0.78> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 4> <RAM>
ST_5 : Operation 731 [1/2] (1.35ns)   --->   "%FM_buf_acc0_V_18_loa = load i14* %FM_buf_acc0_V_18_add, align 2" [net_hls.cc:298]   --->   Operation 731 'load' 'FM_buf_acc0_V_18_loa' <Predicate = true> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 4> <RAM>
ST_5 : Operation 732 [1/1] (0.00ns)   --->   "%sext_ln703_99 = sext i14 %FM_buf_acc0_V_18_loa to i15" [net_hls.cc:298]   --->   Operation 732 'sext' 'sext_ln703_99' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 733 [1/1] (0.00ns)   --->   "%shl_ln728_99 = call i11 @_ssdm_op_BitConcatenate.i11.i9.i2(i9 %FM_buf0_V_18_load, i2 0)" [net_hls.cc:298]   --->   Operation 733 'bitconcatenate' 'shl_ln728_99' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 734 [1/1] (0.00ns)   --->   "%sext_ln728_114 = sext i11 %shl_ln728_99 to i15" [net_hls.cc:298]   --->   Operation 734 'sext' 'sext_ln728_114' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 735 [1/1] (0.00ns)   --->   "%sext_ln1192_114 = sext i11 %shl_ln728_99 to i14" [net_hls.cc:298]   --->   Operation 735 'sext' 'sext_ln1192_114' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 736 [1/1] (0.98ns)   --->   "%add_ln1192_101 = add nsw i15 %sext_ln728_114, %sext_ln703_99" [net_hls.cc:298]   --->   Operation 736 'add' 'add_ln1192_101' <Predicate = true> <Delay = 0.98> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 737 [1/1] (0.00ns)   --->   "%tmp_552 = call i1 @_ssdm_op_BitSelect.i1.i15.i32(i15 %add_ln1192_101, i32 14)" [net_hls.cc:298]   --->   Operation 737 'bitselect' 'tmp_552' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 738 [1/1] (0.98ns)   --->   "%add_ln703_99 = add i14 %FM_buf_acc0_V_18_loa, %sext_ln1192_114" [net_hls.cc:298]   --->   Operation 738 'add' 'add_ln703_99' <Predicate = true> <Delay = 0.98> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 739 [1/1] (0.00ns)   --->   "%tmp_553 = call i1 @_ssdm_op_BitSelect.i1.i14.i32(i14 %add_ln703_99, i32 13)" [net_hls.cc:298]   --->   Operation 739 'bitselect' 'tmp_553' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 740 [1/2] (0.78ns)   --->   "%FM_buf0_V_19_load = load i9* %FM_buf0_V_19_addr, align 2" [net_hls.cc:295]   --->   Operation 740 'load' 'FM_buf0_V_19_load' <Predicate = true> <Delay = 0.78> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 4> <RAM>
ST_5 : Operation 741 [1/2] (1.35ns)   --->   "%FM_buf_acc0_V_19_loa = load i14* %FM_buf_acc0_V_19_add, align 2" [net_hls.cc:298]   --->   Operation 741 'load' 'FM_buf_acc0_V_19_loa' <Predicate = true> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 4> <RAM>
ST_5 : Operation 742 [1/1] (0.00ns)   --->   "%sext_ln703_101 = sext i14 %FM_buf_acc0_V_19_loa to i15" [net_hls.cc:298]   --->   Operation 742 'sext' 'sext_ln703_101' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 743 [1/1] (0.00ns)   --->   "%shl_ln728_101 = call i11 @_ssdm_op_BitConcatenate.i11.i9.i2(i9 %FM_buf0_V_19_load, i2 0)" [net_hls.cc:298]   --->   Operation 743 'bitconcatenate' 'shl_ln728_101' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 744 [1/1] (0.00ns)   --->   "%sext_ln728_115 = sext i11 %shl_ln728_101 to i15" [net_hls.cc:298]   --->   Operation 744 'sext' 'sext_ln728_115' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 745 [1/1] (0.00ns)   --->   "%sext_ln1192_115 = sext i11 %shl_ln728_101 to i14" [net_hls.cc:298]   --->   Operation 745 'sext' 'sext_ln1192_115' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 746 [1/1] (0.98ns)   --->   "%add_ln1192_103 = add nsw i15 %sext_ln728_115, %sext_ln703_101" [net_hls.cc:298]   --->   Operation 746 'add' 'add_ln1192_103' <Predicate = true> <Delay = 0.98> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 747 [1/1] (0.00ns)   --->   "%tmp_563 = call i1 @_ssdm_op_BitSelect.i1.i15.i32(i15 %add_ln1192_103, i32 14)" [net_hls.cc:298]   --->   Operation 747 'bitselect' 'tmp_563' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 748 [1/1] (0.98ns)   --->   "%add_ln703_101 = add i14 %FM_buf_acc0_V_19_loa, %sext_ln1192_115" [net_hls.cc:298]   --->   Operation 748 'add' 'add_ln703_101' <Predicate = true> <Delay = 0.98> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 749 [1/1] (0.00ns)   --->   "%tmp_564 = call i1 @_ssdm_op_BitSelect.i1.i14.i32(i14 %add_ln703_101, i32 13)" [net_hls.cc:298]   --->   Operation 749 'bitselect' 'tmp_564' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 750 [1/2] (0.78ns)   --->   "%FM_buf0_V_20_load = load i9* %FM_buf0_V_20_addr, align 2" [net_hls.cc:295]   --->   Operation 750 'load' 'FM_buf0_V_20_load' <Predicate = true> <Delay = 0.78> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 4> <RAM>
ST_5 : Operation 751 [1/2] (1.35ns)   --->   "%FM_buf_acc0_V_20_loa = load i14* %FM_buf_acc0_V_20_add, align 2" [net_hls.cc:298]   --->   Operation 751 'load' 'FM_buf_acc0_V_20_loa' <Predicate = true> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 4> <RAM>
ST_5 : Operation 752 [1/1] (0.00ns)   --->   "%sext_ln703_103 = sext i14 %FM_buf_acc0_V_20_loa to i15" [net_hls.cc:298]   --->   Operation 752 'sext' 'sext_ln703_103' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 753 [1/1] (0.00ns)   --->   "%shl_ln728_103 = call i11 @_ssdm_op_BitConcatenate.i11.i9.i2(i9 %FM_buf0_V_20_load, i2 0)" [net_hls.cc:298]   --->   Operation 753 'bitconcatenate' 'shl_ln728_103' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 754 [1/1] (0.00ns)   --->   "%sext_ln728_116 = sext i11 %shl_ln728_103 to i15" [net_hls.cc:298]   --->   Operation 754 'sext' 'sext_ln728_116' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 755 [1/1] (0.00ns)   --->   "%sext_ln1192_116 = sext i11 %shl_ln728_103 to i14" [net_hls.cc:298]   --->   Operation 755 'sext' 'sext_ln1192_116' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 756 [1/1] (0.98ns)   --->   "%add_ln1192_105 = add nsw i15 %sext_ln728_116, %sext_ln703_103" [net_hls.cc:298]   --->   Operation 756 'add' 'add_ln1192_105' <Predicate = true> <Delay = 0.98> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 757 [1/1] (0.00ns)   --->   "%tmp_574 = call i1 @_ssdm_op_BitSelect.i1.i15.i32(i15 %add_ln1192_105, i32 14)" [net_hls.cc:298]   --->   Operation 757 'bitselect' 'tmp_574' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 758 [1/1] (0.98ns)   --->   "%add_ln703_103 = add i14 %FM_buf_acc0_V_20_loa, %sext_ln1192_116" [net_hls.cc:298]   --->   Operation 758 'add' 'add_ln703_103' <Predicate = true> <Delay = 0.98> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 759 [1/1] (0.00ns)   --->   "%tmp_575 = call i1 @_ssdm_op_BitSelect.i1.i14.i32(i14 %add_ln703_103, i32 13)" [net_hls.cc:298]   --->   Operation 759 'bitselect' 'tmp_575' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 760 [1/2] (0.78ns)   --->   "%FM_buf0_V_21_load = load i9* %FM_buf0_V_21_addr, align 2" [net_hls.cc:295]   --->   Operation 760 'load' 'FM_buf0_V_21_load' <Predicate = true> <Delay = 0.78> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 4> <RAM>
ST_5 : Operation 761 [1/2] (1.35ns)   --->   "%FM_buf_acc0_V_21_loa = load i14* %FM_buf_acc0_V_21_add, align 2" [net_hls.cc:298]   --->   Operation 761 'load' 'FM_buf_acc0_V_21_loa' <Predicate = true> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 4> <RAM>
ST_5 : Operation 762 [1/1] (0.00ns)   --->   "%sext_ln703_105 = sext i14 %FM_buf_acc0_V_21_loa to i15" [net_hls.cc:298]   --->   Operation 762 'sext' 'sext_ln703_105' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 763 [1/1] (0.00ns)   --->   "%shl_ln728_105 = call i11 @_ssdm_op_BitConcatenate.i11.i9.i2(i9 %FM_buf0_V_21_load, i2 0)" [net_hls.cc:298]   --->   Operation 763 'bitconcatenate' 'shl_ln728_105' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 764 [1/1] (0.00ns)   --->   "%sext_ln728_117 = sext i11 %shl_ln728_105 to i15" [net_hls.cc:298]   --->   Operation 764 'sext' 'sext_ln728_117' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 765 [1/1] (0.00ns)   --->   "%sext_ln1192_117 = sext i11 %shl_ln728_105 to i14" [net_hls.cc:298]   --->   Operation 765 'sext' 'sext_ln1192_117' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 766 [1/1] (0.98ns)   --->   "%add_ln1192_107 = add nsw i15 %sext_ln728_117, %sext_ln703_105" [net_hls.cc:298]   --->   Operation 766 'add' 'add_ln1192_107' <Predicate = true> <Delay = 0.98> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 767 [1/1] (0.00ns)   --->   "%tmp_585 = call i1 @_ssdm_op_BitSelect.i1.i15.i32(i15 %add_ln1192_107, i32 14)" [net_hls.cc:298]   --->   Operation 767 'bitselect' 'tmp_585' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 768 [1/1] (0.98ns)   --->   "%add_ln703_105 = add i14 %FM_buf_acc0_V_21_loa, %sext_ln1192_117" [net_hls.cc:298]   --->   Operation 768 'add' 'add_ln703_105' <Predicate = true> <Delay = 0.98> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 769 [1/1] (0.00ns)   --->   "%tmp_586 = call i1 @_ssdm_op_BitSelect.i1.i14.i32(i14 %add_ln703_105, i32 13)" [net_hls.cc:298]   --->   Operation 769 'bitselect' 'tmp_586' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 770 [1/2] (0.78ns)   --->   "%FM_buf0_V_22_load = load i9* %FM_buf0_V_22_addr, align 2" [net_hls.cc:295]   --->   Operation 770 'load' 'FM_buf0_V_22_load' <Predicate = true> <Delay = 0.78> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 4> <RAM>
ST_5 : Operation 771 [1/2] (1.35ns)   --->   "%FM_buf_acc0_V_22_loa = load i14* %FM_buf_acc0_V_22_add, align 2" [net_hls.cc:298]   --->   Operation 771 'load' 'FM_buf_acc0_V_22_loa' <Predicate = true> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 4> <RAM>
ST_5 : Operation 772 [1/1] (0.00ns)   --->   "%sext_ln703_107 = sext i14 %FM_buf_acc0_V_22_loa to i15" [net_hls.cc:298]   --->   Operation 772 'sext' 'sext_ln703_107' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 773 [1/1] (0.00ns)   --->   "%shl_ln728_107 = call i11 @_ssdm_op_BitConcatenate.i11.i9.i2(i9 %FM_buf0_V_22_load, i2 0)" [net_hls.cc:298]   --->   Operation 773 'bitconcatenate' 'shl_ln728_107' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 774 [1/1] (0.00ns)   --->   "%sext_ln728_118 = sext i11 %shl_ln728_107 to i15" [net_hls.cc:298]   --->   Operation 774 'sext' 'sext_ln728_118' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 775 [1/1] (0.00ns)   --->   "%sext_ln1192_118 = sext i11 %shl_ln728_107 to i14" [net_hls.cc:298]   --->   Operation 775 'sext' 'sext_ln1192_118' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 776 [1/1] (0.98ns)   --->   "%add_ln1192_109 = add nsw i15 %sext_ln728_118, %sext_ln703_107" [net_hls.cc:298]   --->   Operation 776 'add' 'add_ln1192_109' <Predicate = true> <Delay = 0.98> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 777 [1/1] (0.00ns)   --->   "%tmp_596 = call i1 @_ssdm_op_BitSelect.i1.i15.i32(i15 %add_ln1192_109, i32 14)" [net_hls.cc:298]   --->   Operation 777 'bitselect' 'tmp_596' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 778 [1/1] (0.98ns)   --->   "%add_ln703_107 = add i14 %FM_buf_acc0_V_22_loa, %sext_ln1192_118" [net_hls.cc:298]   --->   Operation 778 'add' 'add_ln703_107' <Predicate = true> <Delay = 0.98> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 779 [1/1] (0.00ns)   --->   "%tmp_597 = call i1 @_ssdm_op_BitSelect.i1.i14.i32(i14 %add_ln703_107, i32 13)" [net_hls.cc:298]   --->   Operation 779 'bitselect' 'tmp_597' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 780 [1/2] (0.78ns)   --->   "%FM_buf0_V_23_load = load i9* %FM_buf0_V_23_addr, align 2" [net_hls.cc:295]   --->   Operation 780 'load' 'FM_buf0_V_23_load' <Predicate = true> <Delay = 0.78> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 4> <RAM>
ST_5 : Operation 781 [1/2] (1.35ns)   --->   "%FM_buf_acc0_V_23_loa = load i14* %FM_buf_acc0_V_23_add, align 2" [net_hls.cc:298]   --->   Operation 781 'load' 'FM_buf_acc0_V_23_loa' <Predicate = true> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 4> <RAM>
ST_5 : Operation 782 [1/1] (0.00ns)   --->   "%sext_ln703_109 = sext i14 %FM_buf_acc0_V_23_loa to i15" [net_hls.cc:298]   --->   Operation 782 'sext' 'sext_ln703_109' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 783 [1/1] (0.00ns)   --->   "%shl_ln728_109 = call i11 @_ssdm_op_BitConcatenate.i11.i9.i2(i9 %FM_buf0_V_23_load, i2 0)" [net_hls.cc:298]   --->   Operation 783 'bitconcatenate' 'shl_ln728_109' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 784 [1/1] (0.00ns)   --->   "%sext_ln728_119 = sext i11 %shl_ln728_109 to i15" [net_hls.cc:298]   --->   Operation 784 'sext' 'sext_ln728_119' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 785 [1/1] (0.00ns)   --->   "%sext_ln1192_119 = sext i11 %shl_ln728_109 to i14" [net_hls.cc:298]   --->   Operation 785 'sext' 'sext_ln1192_119' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 786 [1/1] (0.98ns)   --->   "%add_ln1192_111 = add nsw i15 %sext_ln728_119, %sext_ln703_109" [net_hls.cc:298]   --->   Operation 786 'add' 'add_ln1192_111' <Predicate = true> <Delay = 0.98> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 787 [1/1] (0.00ns)   --->   "%tmp_607 = call i1 @_ssdm_op_BitSelect.i1.i15.i32(i15 %add_ln1192_111, i32 14)" [net_hls.cc:298]   --->   Operation 787 'bitselect' 'tmp_607' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 788 [1/1] (0.98ns)   --->   "%add_ln703_109 = add i14 %FM_buf_acc0_V_23_loa, %sext_ln1192_119" [net_hls.cc:298]   --->   Operation 788 'add' 'add_ln703_109' <Predicate = true> <Delay = 0.98> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 789 [1/1] (0.00ns)   --->   "%tmp_608 = call i1 @_ssdm_op_BitSelect.i1.i14.i32(i14 %add_ln703_109, i32 13)" [net_hls.cc:298]   --->   Operation 789 'bitselect' 'tmp_608' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 790 [1/2] (0.78ns)   --->   "%FM_buf0_V_24_load = load i9* %FM_buf0_V_24_addr, align 2" [net_hls.cc:295]   --->   Operation 790 'load' 'FM_buf0_V_24_load' <Predicate = true> <Delay = 0.78> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 4> <RAM>
ST_5 : Operation 791 [1/2] (1.35ns)   --->   "%FM_buf_acc0_V_24_loa = load i14* %FM_buf_acc0_V_24_add, align 2" [net_hls.cc:298]   --->   Operation 791 'load' 'FM_buf_acc0_V_24_loa' <Predicate = true> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 4> <RAM>
ST_5 : Operation 792 [1/1] (0.00ns)   --->   "%sext_ln703_111 = sext i14 %FM_buf_acc0_V_24_loa to i15" [net_hls.cc:298]   --->   Operation 792 'sext' 'sext_ln703_111' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 793 [1/1] (0.00ns)   --->   "%shl_ln728_111 = call i11 @_ssdm_op_BitConcatenate.i11.i9.i2(i9 %FM_buf0_V_24_load, i2 0)" [net_hls.cc:298]   --->   Operation 793 'bitconcatenate' 'shl_ln728_111' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 794 [1/1] (0.00ns)   --->   "%sext_ln728_120 = sext i11 %shl_ln728_111 to i15" [net_hls.cc:298]   --->   Operation 794 'sext' 'sext_ln728_120' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 795 [1/1] (0.00ns)   --->   "%sext_ln1192_120 = sext i11 %shl_ln728_111 to i14" [net_hls.cc:298]   --->   Operation 795 'sext' 'sext_ln1192_120' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 796 [1/1] (0.98ns)   --->   "%add_ln1192_113 = add nsw i15 %sext_ln728_120, %sext_ln703_111" [net_hls.cc:298]   --->   Operation 796 'add' 'add_ln1192_113' <Predicate = true> <Delay = 0.98> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 797 [1/1] (0.00ns)   --->   "%tmp_618 = call i1 @_ssdm_op_BitSelect.i1.i15.i32(i15 %add_ln1192_113, i32 14)" [net_hls.cc:298]   --->   Operation 797 'bitselect' 'tmp_618' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 798 [1/1] (0.98ns)   --->   "%add_ln703_111 = add i14 %FM_buf_acc0_V_24_loa, %sext_ln1192_120" [net_hls.cc:298]   --->   Operation 798 'add' 'add_ln703_111' <Predicate = true> <Delay = 0.98> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 799 [1/1] (0.00ns)   --->   "%tmp_619 = call i1 @_ssdm_op_BitSelect.i1.i14.i32(i14 %add_ln703_111, i32 13)" [net_hls.cc:298]   --->   Operation 799 'bitselect' 'tmp_619' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 800 [1/2] (0.78ns)   --->   "%FM_buf0_V_25_load = load i9* %FM_buf0_V_25_addr, align 2" [net_hls.cc:295]   --->   Operation 800 'load' 'FM_buf0_V_25_load' <Predicate = true> <Delay = 0.78> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 4> <RAM>
ST_5 : Operation 801 [1/2] (1.35ns)   --->   "%FM_buf_acc0_V_25_loa = load i14* %FM_buf_acc0_V_25_add, align 2" [net_hls.cc:298]   --->   Operation 801 'load' 'FM_buf_acc0_V_25_loa' <Predicate = true> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 4> <RAM>
ST_5 : Operation 802 [1/1] (0.00ns)   --->   "%sext_ln703_113 = sext i14 %FM_buf_acc0_V_25_loa to i15" [net_hls.cc:298]   --->   Operation 802 'sext' 'sext_ln703_113' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 803 [1/1] (0.00ns)   --->   "%shl_ln728_113 = call i11 @_ssdm_op_BitConcatenate.i11.i9.i2(i9 %FM_buf0_V_25_load, i2 0)" [net_hls.cc:298]   --->   Operation 803 'bitconcatenate' 'shl_ln728_113' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 804 [1/1] (0.00ns)   --->   "%sext_ln728_121 = sext i11 %shl_ln728_113 to i15" [net_hls.cc:298]   --->   Operation 804 'sext' 'sext_ln728_121' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 805 [1/1] (0.00ns)   --->   "%sext_ln1192_121 = sext i11 %shl_ln728_113 to i14" [net_hls.cc:298]   --->   Operation 805 'sext' 'sext_ln1192_121' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 806 [1/1] (0.98ns)   --->   "%add_ln1192_115 = add nsw i15 %sext_ln728_121, %sext_ln703_113" [net_hls.cc:298]   --->   Operation 806 'add' 'add_ln1192_115' <Predicate = true> <Delay = 0.98> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 807 [1/1] (0.00ns)   --->   "%tmp_629 = call i1 @_ssdm_op_BitSelect.i1.i15.i32(i15 %add_ln1192_115, i32 14)" [net_hls.cc:298]   --->   Operation 807 'bitselect' 'tmp_629' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 808 [1/1] (0.98ns)   --->   "%add_ln703_113 = add i14 %FM_buf_acc0_V_25_loa, %sext_ln1192_121" [net_hls.cc:298]   --->   Operation 808 'add' 'add_ln703_113' <Predicate = true> <Delay = 0.98> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 809 [1/1] (0.00ns)   --->   "%tmp_630 = call i1 @_ssdm_op_BitSelect.i1.i14.i32(i14 %add_ln703_113, i32 13)" [net_hls.cc:298]   --->   Operation 809 'bitselect' 'tmp_630' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 810 [1/2] (0.78ns)   --->   "%FM_buf0_V_26_load = load i9* %FM_buf0_V_26_addr, align 2" [net_hls.cc:295]   --->   Operation 810 'load' 'FM_buf0_V_26_load' <Predicate = true> <Delay = 0.78> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 4> <RAM>
ST_5 : Operation 811 [1/2] (1.35ns)   --->   "%FM_buf_acc0_V_26_loa = load i14* %FM_buf_acc0_V_26_add, align 2" [net_hls.cc:298]   --->   Operation 811 'load' 'FM_buf_acc0_V_26_loa' <Predicate = true> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 4> <RAM>
ST_5 : Operation 812 [1/1] (0.00ns)   --->   "%sext_ln703_115 = sext i14 %FM_buf_acc0_V_26_loa to i15" [net_hls.cc:298]   --->   Operation 812 'sext' 'sext_ln703_115' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 813 [1/1] (0.00ns)   --->   "%shl_ln728_115 = call i11 @_ssdm_op_BitConcatenate.i11.i9.i2(i9 %FM_buf0_V_26_load, i2 0)" [net_hls.cc:298]   --->   Operation 813 'bitconcatenate' 'shl_ln728_115' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 814 [1/1] (0.00ns)   --->   "%sext_ln728_122 = sext i11 %shl_ln728_115 to i15" [net_hls.cc:298]   --->   Operation 814 'sext' 'sext_ln728_122' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 815 [1/1] (0.00ns)   --->   "%sext_ln1192_122 = sext i11 %shl_ln728_115 to i14" [net_hls.cc:298]   --->   Operation 815 'sext' 'sext_ln1192_122' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 816 [1/1] (0.98ns)   --->   "%add_ln1192_117 = add nsw i15 %sext_ln728_122, %sext_ln703_115" [net_hls.cc:298]   --->   Operation 816 'add' 'add_ln1192_117' <Predicate = true> <Delay = 0.98> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 817 [1/1] (0.00ns)   --->   "%tmp_640 = call i1 @_ssdm_op_BitSelect.i1.i15.i32(i15 %add_ln1192_117, i32 14)" [net_hls.cc:298]   --->   Operation 817 'bitselect' 'tmp_640' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 818 [1/1] (0.98ns)   --->   "%add_ln703_115 = add i14 %FM_buf_acc0_V_26_loa, %sext_ln1192_122" [net_hls.cc:298]   --->   Operation 818 'add' 'add_ln703_115' <Predicate = true> <Delay = 0.98> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 819 [1/1] (0.00ns)   --->   "%tmp_641 = call i1 @_ssdm_op_BitSelect.i1.i14.i32(i14 %add_ln703_115, i32 13)" [net_hls.cc:298]   --->   Operation 819 'bitselect' 'tmp_641' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 820 [1/2] (0.78ns)   --->   "%FM_buf0_V_27_load = load i9* %FM_buf0_V_27_addr, align 2" [net_hls.cc:295]   --->   Operation 820 'load' 'FM_buf0_V_27_load' <Predicate = true> <Delay = 0.78> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 4> <RAM>
ST_5 : Operation 821 [1/2] (1.35ns)   --->   "%FM_buf_acc0_V_27_loa = load i14* %FM_buf_acc0_V_27_add, align 2" [net_hls.cc:298]   --->   Operation 821 'load' 'FM_buf_acc0_V_27_loa' <Predicate = true> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 4> <RAM>
ST_5 : Operation 822 [1/1] (0.00ns)   --->   "%sext_ln703_117 = sext i14 %FM_buf_acc0_V_27_loa to i15" [net_hls.cc:298]   --->   Operation 822 'sext' 'sext_ln703_117' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 823 [1/1] (0.00ns)   --->   "%shl_ln728_117 = call i11 @_ssdm_op_BitConcatenate.i11.i9.i2(i9 %FM_buf0_V_27_load, i2 0)" [net_hls.cc:298]   --->   Operation 823 'bitconcatenate' 'shl_ln728_117' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 824 [1/1] (0.00ns)   --->   "%sext_ln728_123 = sext i11 %shl_ln728_117 to i15" [net_hls.cc:298]   --->   Operation 824 'sext' 'sext_ln728_123' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 825 [1/1] (0.00ns)   --->   "%sext_ln1192_123 = sext i11 %shl_ln728_117 to i14" [net_hls.cc:298]   --->   Operation 825 'sext' 'sext_ln1192_123' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 826 [1/1] (0.98ns)   --->   "%add_ln1192_119 = add nsw i15 %sext_ln728_123, %sext_ln703_117" [net_hls.cc:298]   --->   Operation 826 'add' 'add_ln1192_119' <Predicate = true> <Delay = 0.98> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 827 [1/1] (0.00ns)   --->   "%tmp_651 = call i1 @_ssdm_op_BitSelect.i1.i15.i32(i15 %add_ln1192_119, i32 14)" [net_hls.cc:298]   --->   Operation 827 'bitselect' 'tmp_651' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 828 [1/1] (0.98ns)   --->   "%add_ln703_117 = add i14 %FM_buf_acc0_V_27_loa, %sext_ln1192_123" [net_hls.cc:298]   --->   Operation 828 'add' 'add_ln703_117' <Predicate = true> <Delay = 0.98> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 829 [1/1] (0.00ns)   --->   "%tmp_652 = call i1 @_ssdm_op_BitSelect.i1.i14.i32(i14 %add_ln703_117, i32 13)" [net_hls.cc:298]   --->   Operation 829 'bitselect' 'tmp_652' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 830 [1/2] (0.78ns)   --->   "%FM_buf0_V_28_load = load i9* %FM_buf0_V_28_addr, align 2" [net_hls.cc:295]   --->   Operation 830 'load' 'FM_buf0_V_28_load' <Predicate = true> <Delay = 0.78> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 4> <RAM>
ST_5 : Operation 831 [1/2] (1.35ns)   --->   "%FM_buf_acc0_V_28_loa = load i14* %FM_buf_acc0_V_28_add, align 2" [net_hls.cc:298]   --->   Operation 831 'load' 'FM_buf_acc0_V_28_loa' <Predicate = true> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 4> <RAM>
ST_5 : Operation 832 [1/1] (0.00ns)   --->   "%sext_ln703_119 = sext i14 %FM_buf_acc0_V_28_loa to i15" [net_hls.cc:298]   --->   Operation 832 'sext' 'sext_ln703_119' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 833 [1/1] (0.00ns)   --->   "%shl_ln728_119 = call i11 @_ssdm_op_BitConcatenate.i11.i9.i2(i9 %FM_buf0_V_28_load, i2 0)" [net_hls.cc:298]   --->   Operation 833 'bitconcatenate' 'shl_ln728_119' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 834 [1/1] (0.00ns)   --->   "%sext_ln728_124 = sext i11 %shl_ln728_119 to i15" [net_hls.cc:298]   --->   Operation 834 'sext' 'sext_ln728_124' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 835 [1/1] (0.00ns)   --->   "%sext_ln1192_124 = sext i11 %shl_ln728_119 to i14" [net_hls.cc:298]   --->   Operation 835 'sext' 'sext_ln1192_124' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 836 [1/1] (0.98ns)   --->   "%add_ln1192_121 = add nsw i15 %sext_ln728_124, %sext_ln703_119" [net_hls.cc:298]   --->   Operation 836 'add' 'add_ln1192_121' <Predicate = true> <Delay = 0.98> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 837 [1/1] (0.00ns)   --->   "%tmp_662 = call i1 @_ssdm_op_BitSelect.i1.i15.i32(i15 %add_ln1192_121, i32 14)" [net_hls.cc:298]   --->   Operation 837 'bitselect' 'tmp_662' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 838 [1/1] (0.98ns)   --->   "%add_ln703_119 = add i14 %FM_buf_acc0_V_28_loa, %sext_ln1192_124" [net_hls.cc:298]   --->   Operation 838 'add' 'add_ln703_119' <Predicate = true> <Delay = 0.98> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 839 [1/1] (0.00ns)   --->   "%tmp_663 = call i1 @_ssdm_op_BitSelect.i1.i14.i32(i14 %add_ln703_119, i32 13)" [net_hls.cc:298]   --->   Operation 839 'bitselect' 'tmp_663' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 840 [1/2] (0.78ns)   --->   "%FM_buf0_V_29_load = load i9* %FM_buf0_V_29_addr, align 2" [net_hls.cc:295]   --->   Operation 840 'load' 'FM_buf0_V_29_load' <Predicate = true> <Delay = 0.78> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 4> <RAM>
ST_5 : Operation 841 [1/2] (1.35ns)   --->   "%FM_buf_acc0_V_29_loa = load i14* %FM_buf_acc0_V_29_add, align 2" [net_hls.cc:298]   --->   Operation 841 'load' 'FM_buf_acc0_V_29_loa' <Predicate = true> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 4> <RAM>
ST_5 : Operation 842 [1/1] (0.00ns)   --->   "%sext_ln703_121 = sext i14 %FM_buf_acc0_V_29_loa to i15" [net_hls.cc:298]   --->   Operation 842 'sext' 'sext_ln703_121' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 843 [1/1] (0.00ns)   --->   "%shl_ln728_121 = call i11 @_ssdm_op_BitConcatenate.i11.i9.i2(i9 %FM_buf0_V_29_load, i2 0)" [net_hls.cc:298]   --->   Operation 843 'bitconcatenate' 'shl_ln728_121' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 844 [1/1] (0.00ns)   --->   "%sext_ln728_125 = sext i11 %shl_ln728_121 to i15" [net_hls.cc:298]   --->   Operation 844 'sext' 'sext_ln728_125' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 845 [1/1] (0.00ns)   --->   "%sext_ln1192_125 = sext i11 %shl_ln728_121 to i14" [net_hls.cc:298]   --->   Operation 845 'sext' 'sext_ln1192_125' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 846 [1/1] (0.98ns)   --->   "%add_ln1192_123 = add nsw i15 %sext_ln728_125, %sext_ln703_121" [net_hls.cc:298]   --->   Operation 846 'add' 'add_ln1192_123' <Predicate = true> <Delay = 0.98> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 847 [1/1] (0.00ns)   --->   "%tmp_673 = call i1 @_ssdm_op_BitSelect.i1.i15.i32(i15 %add_ln1192_123, i32 14)" [net_hls.cc:298]   --->   Operation 847 'bitselect' 'tmp_673' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 848 [1/1] (0.98ns)   --->   "%add_ln703_121 = add i14 %FM_buf_acc0_V_29_loa, %sext_ln1192_125" [net_hls.cc:298]   --->   Operation 848 'add' 'add_ln703_121' <Predicate = true> <Delay = 0.98> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 849 [1/1] (0.00ns)   --->   "%tmp_674 = call i1 @_ssdm_op_BitSelect.i1.i14.i32(i14 %add_ln703_121, i32 13)" [net_hls.cc:298]   --->   Operation 849 'bitselect' 'tmp_674' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 850 [1/2] (0.78ns)   --->   "%FM_buf0_V_30_load = load i9* %FM_buf0_V_30_addr, align 2" [net_hls.cc:295]   --->   Operation 850 'load' 'FM_buf0_V_30_load' <Predicate = true> <Delay = 0.78> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 4> <RAM>
ST_5 : Operation 851 [1/2] (1.35ns)   --->   "%FM_buf_acc0_V_30_loa = load i14* %FM_buf_acc0_V_30_add, align 2" [net_hls.cc:298]   --->   Operation 851 'load' 'FM_buf_acc0_V_30_loa' <Predicate = true> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 4> <RAM>
ST_5 : Operation 852 [1/1] (0.00ns)   --->   "%sext_ln703_123 = sext i14 %FM_buf_acc0_V_30_loa to i15" [net_hls.cc:298]   --->   Operation 852 'sext' 'sext_ln703_123' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 853 [1/1] (0.00ns)   --->   "%shl_ln728_123 = call i11 @_ssdm_op_BitConcatenate.i11.i9.i2(i9 %FM_buf0_V_30_load, i2 0)" [net_hls.cc:298]   --->   Operation 853 'bitconcatenate' 'shl_ln728_123' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 854 [1/1] (0.00ns)   --->   "%sext_ln728_126 = sext i11 %shl_ln728_123 to i15" [net_hls.cc:298]   --->   Operation 854 'sext' 'sext_ln728_126' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 855 [1/1] (0.00ns)   --->   "%sext_ln1192_126 = sext i11 %shl_ln728_123 to i14" [net_hls.cc:298]   --->   Operation 855 'sext' 'sext_ln1192_126' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 856 [1/1] (0.98ns)   --->   "%add_ln1192_125 = add nsw i15 %sext_ln728_126, %sext_ln703_123" [net_hls.cc:298]   --->   Operation 856 'add' 'add_ln1192_125' <Predicate = true> <Delay = 0.98> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 857 [1/1] (0.00ns)   --->   "%tmp_684 = call i1 @_ssdm_op_BitSelect.i1.i15.i32(i15 %add_ln1192_125, i32 14)" [net_hls.cc:298]   --->   Operation 857 'bitselect' 'tmp_684' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 858 [1/1] (0.98ns)   --->   "%add_ln703_123 = add i14 %FM_buf_acc0_V_30_loa, %sext_ln1192_126" [net_hls.cc:298]   --->   Operation 858 'add' 'add_ln703_123' <Predicate = true> <Delay = 0.98> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 859 [1/1] (0.00ns)   --->   "%tmp_685 = call i1 @_ssdm_op_BitSelect.i1.i14.i32(i14 %add_ln703_123, i32 13)" [net_hls.cc:298]   --->   Operation 859 'bitselect' 'tmp_685' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 860 [1/2] (0.78ns)   --->   "%FM_buf0_V_31_load = load i9* %FM_buf0_V_31_addr, align 2" [net_hls.cc:295]   --->   Operation 860 'load' 'FM_buf0_V_31_load' <Predicate = true> <Delay = 0.78> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 4> <RAM>
ST_5 : Operation 861 [1/2] (1.35ns)   --->   "%FM_buf_acc0_V_31_loa = load i14* %FM_buf_acc0_V_31_add, align 2" [net_hls.cc:298]   --->   Operation 861 'load' 'FM_buf_acc0_V_31_loa' <Predicate = true> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 4> <RAM>
ST_5 : Operation 862 [1/1] (0.00ns)   --->   "%sext_ln703_125 = sext i14 %FM_buf_acc0_V_31_loa to i15" [net_hls.cc:298]   --->   Operation 862 'sext' 'sext_ln703_125' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 863 [1/1] (0.00ns)   --->   "%shl_ln728_124 = call i11 @_ssdm_op_BitConcatenate.i11.i9.i2(i9 %FM_buf0_V_31_load, i2 0)" [net_hls.cc:298]   --->   Operation 863 'bitconcatenate' 'shl_ln728_124' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 864 [1/1] (0.00ns)   --->   "%sext_ln728_127 = sext i11 %shl_ln728_124 to i15" [net_hls.cc:298]   --->   Operation 864 'sext' 'sext_ln728_127' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 865 [1/1] (0.00ns)   --->   "%sext_ln1192_127 = sext i11 %shl_ln728_124 to i14" [net_hls.cc:298]   --->   Operation 865 'sext' 'sext_ln1192_127' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 866 [1/1] (0.98ns)   --->   "%add_ln1192_127 = add nsw i15 %sext_ln728_127, %sext_ln703_125" [net_hls.cc:298]   --->   Operation 866 'add' 'add_ln1192_127' <Predicate = true> <Delay = 0.98> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 867 [1/1] (0.00ns)   --->   "%tmp_695 = call i1 @_ssdm_op_BitSelect.i1.i15.i32(i15 %add_ln1192_127, i32 14)" [net_hls.cc:298]   --->   Operation 867 'bitselect' 'tmp_695' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 868 [1/1] (0.98ns)   --->   "%add_ln703_125 = add i14 %FM_buf_acc0_V_31_loa, %sext_ln1192_127" [net_hls.cc:298]   --->   Operation 868 'add' 'add_ln703_125' <Predicate = true> <Delay = 0.98> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 869 [1/1] (0.00ns)   --->   "%tmp_696 = call i1 @_ssdm_op_BitSelect.i1.i14.i32(i14 %add_ln703_125, i32 13)" [net_hls.cc:298]   --->   Operation 869 'bitselect' 'tmp_696' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 870 [8/10] (1.53ns)   --->   "%empty = urem i6 %indvar_flatten, 7" [net_hls.cc:289]   --->   Operation 870 'urem' 'empty' <Predicate = true> <Delay = 1.53> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 9> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 871 [8/10] (1.53ns)   --->   "%empty_28 = urem i6 %add_ln289_2, 7" [net_hls.cc:289]   --->   Operation 871 'urem' 'empty_28' <Predicate = (!icmp_ln289)> <Delay = 1.53> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 9> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 1.53>
ST_6 : Operation 872 [1/1] (0.00ns) (grouped into LUT with out node select_ln388)   --->   "%xor_ln786 = xor i1 %tmp_355, true" [net_hls.cc:298]   --->   Operation 872 'xor' 'xor_ln786' <Predicate = (!icmp_ln289)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 873 [1/1] (0.00ns) (grouped into LUT with out node select_ln388)   --->   "%and_ln786 = and i1 %tmp_354, %xor_ln786" [net_hls.cc:298]   --->   Operation 873 'and' 'and_ln786' <Predicate = (!icmp_ln289)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 874 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_192)   --->   "%xor_ln340_128 = xor i1 %tmp_354, %tmp_355" [net_hls.cc:298]   --->   Operation 874 'xor' 'xor_ln340_128' <Predicate = (!icmp_ln289)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 875 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_192)   --->   "%xor_ln340 = xor i1 %tmp_354, true" [net_hls.cc:298]   --->   Operation 875 'xor' 'xor_ln340' <Predicate = (!icmp_ln289)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 876 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_192)   --->   "%or_ln340 = or i1 %tmp_355, %xor_ln340" [net_hls.cc:298]   --->   Operation 876 'or' 'or_ln340' <Predicate = (!icmp_ln289)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 877 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_192)   --->   "%select_ln340 = select i1 %xor_ln340_128, i14 8191, i14 %add_ln703" [net_hls.cc:298]   --->   Operation 877 'select' 'select_ln340' <Predicate = (!icmp_ln289)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 878 [1/1] (0.54ns) (out node of the LUT)   --->   "%select_ln388 = select i1 %and_ln786, i14 -8192, i14 %add_ln703" [net_hls.cc:298]   --->   Operation 878 'select' 'select_ln388' <Predicate = (!icmp_ln289)> <Delay = 0.54> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 879 [1/1] (0.54ns) (out node of the LUT)   --->   "%select_ln340_192 = select i1 %or_ln340, i14 %select_ln340, i14 %select_ln388" [net_hls.cc:298]   --->   Operation 879 'select' 'select_ln340_192' <Predicate = (!icmp_ln289)> <Delay = 0.54> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 880 [1/1] (0.00ns) (grouped into LUT with out node select_ln388_1)   --->   "%xor_ln786_1 = xor i1 %tmp_366, true" [net_hls.cc:298]   --->   Operation 880 'xor' 'xor_ln786_1' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 881 [1/1] (0.00ns) (grouped into LUT with out node select_ln388_1)   --->   "%and_ln786_131 = and i1 %tmp_365, %xor_ln786_1" [net_hls.cc:298]   --->   Operation 881 'and' 'and_ln786_131' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 882 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_195)   --->   "%xor_ln340_132 = xor i1 %tmp_365, %tmp_366" [net_hls.cc:298]   --->   Operation 882 'xor' 'xor_ln340_132' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 883 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_195)   --->   "%xor_ln340_1 = xor i1 %tmp_365, true" [net_hls.cc:298]   --->   Operation 883 'xor' 'xor_ln340_1' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 884 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_195)   --->   "%or_ln340_164 = or i1 %tmp_366, %xor_ln340_1" [net_hls.cc:298]   --->   Operation 884 'or' 'or_ln340_164' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 885 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_195)   --->   "%select_ln340_1 = select i1 %xor_ln340_132, i14 8191, i14 %add_ln703_65" [net_hls.cc:298]   --->   Operation 885 'select' 'select_ln340_1' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 886 [1/1] (0.54ns) (out node of the LUT)   --->   "%select_ln388_1 = select i1 %and_ln786_131, i14 -8192, i14 %add_ln703_65" [net_hls.cc:298]   --->   Operation 886 'select' 'select_ln388_1' <Predicate = true> <Delay = 0.54> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 887 [1/1] (0.54ns) (out node of the LUT)   --->   "%select_ln340_195 = select i1 %or_ln340_164, i14 %select_ln340_1, i14 %select_ln388_1" [net_hls.cc:298]   --->   Operation 887 'select' 'select_ln340_195' <Predicate = true> <Delay = 0.54> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 888 [1/1] (0.00ns) (grouped into LUT with out node select_ln388_2)   --->   "%xor_ln786_2 = xor i1 %tmp_377, true" [net_hls.cc:298]   --->   Operation 888 'xor' 'xor_ln786_2' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 889 [1/1] (0.00ns) (grouped into LUT with out node select_ln388_2)   --->   "%and_ln786_134 = and i1 %tmp_376, %xor_ln786_2" [net_hls.cc:298]   --->   Operation 889 'and' 'and_ln786_134' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 890 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_198)   --->   "%xor_ln340_136 = xor i1 %tmp_376, %tmp_377" [net_hls.cc:298]   --->   Operation 890 'xor' 'xor_ln340_136' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 891 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_198)   --->   "%xor_ln340_2 = xor i1 %tmp_376, true" [net_hls.cc:298]   --->   Operation 891 'xor' 'xor_ln340_2' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 892 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_198)   --->   "%or_ln340_169 = or i1 %tmp_377, %xor_ln340_2" [net_hls.cc:298]   --->   Operation 892 'or' 'or_ln340_169' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 893 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_198)   --->   "%select_ln340_2 = select i1 %xor_ln340_136, i14 8191, i14 %add_ln703_67" [net_hls.cc:298]   --->   Operation 893 'select' 'select_ln340_2' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 894 [1/1] (0.54ns) (out node of the LUT)   --->   "%select_ln388_2 = select i1 %and_ln786_134, i14 -8192, i14 %add_ln703_67" [net_hls.cc:298]   --->   Operation 894 'select' 'select_ln388_2' <Predicate = true> <Delay = 0.54> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 895 [1/1] (0.54ns) (out node of the LUT)   --->   "%select_ln340_198 = select i1 %or_ln340_169, i14 %select_ln340_2, i14 %select_ln388_2" [net_hls.cc:298]   --->   Operation 895 'select' 'select_ln340_198' <Predicate = true> <Delay = 0.54> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 896 [1/1] (0.00ns) (grouped into LUT with out node select_ln388_37)   --->   "%xor_ln786_3 = xor i1 %tmp_388, true" [net_hls.cc:298]   --->   Operation 896 'xor' 'xor_ln786_3' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 897 [1/1] (0.00ns) (grouped into LUT with out node select_ln388_37)   --->   "%and_ln786_137 = and i1 %tmp_387, %xor_ln786_3" [net_hls.cc:298]   --->   Operation 897 'and' 'and_ln786_137' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 898 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_201)   --->   "%xor_ln340_140 = xor i1 %tmp_387, %tmp_388" [net_hls.cc:298]   --->   Operation 898 'xor' 'xor_ln340_140' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 899 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_201)   --->   "%xor_ln340_35 = xor i1 %tmp_387, true" [net_hls.cc:298]   --->   Operation 899 'xor' 'xor_ln340_35' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 900 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_201)   --->   "%or_ln340_174 = or i1 %tmp_388, %xor_ln340_35" [net_hls.cc:298]   --->   Operation 900 'or' 'or_ln340_174' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 901 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_201)   --->   "%select_ln340_36 = select i1 %xor_ln340_140, i14 8191, i14 %add_ln703_69" [net_hls.cc:298]   --->   Operation 901 'select' 'select_ln340_36' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 902 [1/1] (0.54ns) (out node of the LUT)   --->   "%select_ln388_37 = select i1 %and_ln786_137, i14 -8192, i14 %add_ln703_69" [net_hls.cc:298]   --->   Operation 902 'select' 'select_ln388_37' <Predicate = true> <Delay = 0.54> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 903 [1/1] (0.54ns) (out node of the LUT)   --->   "%select_ln340_201 = select i1 %or_ln340_174, i14 %select_ln340_36, i14 %select_ln388_37" [net_hls.cc:298]   --->   Operation 903 'select' 'select_ln340_201' <Predicate = true> <Delay = 0.54> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 904 [1/1] (0.00ns) (grouped into LUT with out node select_ln388_104)   --->   "%xor_ln786_49 = xor i1 %tmp_399, true" [net_hls.cc:298]   --->   Operation 904 'xor' 'xor_ln786_49' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 905 [1/1] (0.00ns) (grouped into LUT with out node select_ln388_104)   --->   "%and_ln786_140 = and i1 %tmp_398, %xor_ln786_49" [net_hls.cc:298]   --->   Operation 905 'and' 'and_ln786_140' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 906 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_204)   --->   "%xor_ln340_144 = xor i1 %tmp_398, %tmp_399" [net_hls.cc:298]   --->   Operation 906 'xor' 'xor_ln340_144' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 907 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_204)   --->   "%xor_ln340_105 = xor i1 %tmp_398, true" [net_hls.cc:298]   --->   Operation 907 'xor' 'xor_ln340_105' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 908 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_204)   --->   "%or_ln340_179 = or i1 %tmp_399, %xor_ln340_105" [net_hls.cc:298]   --->   Operation 908 'or' 'or_ln340_179' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 909 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_204)   --->   "%select_ln340_105 = select i1 %xor_ln340_144, i14 8191, i14 %add_ln703_71" [net_hls.cc:298]   --->   Operation 909 'select' 'select_ln340_105' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 910 [1/1] (0.54ns) (out node of the LUT)   --->   "%select_ln388_104 = select i1 %and_ln786_140, i14 -8192, i14 %add_ln703_71" [net_hls.cc:298]   --->   Operation 910 'select' 'select_ln388_104' <Predicate = true> <Delay = 0.54> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 911 [1/1] (0.54ns) (out node of the LUT)   --->   "%select_ln340_204 = select i1 %or_ln340_179, i14 %select_ln340_105, i14 %select_ln388_104" [net_hls.cc:298]   --->   Operation 911 'select' 'select_ln340_204' <Predicate = true> <Delay = 0.54> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 912 [1/1] (0.00ns) (grouped into LUT with out node select_ln388_5)   --->   "%xor_ln786_106 = xor i1 %tmp_410, true" [net_hls.cc:298]   --->   Operation 912 'xor' 'xor_ln786_106' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 913 [1/1] (0.00ns) (grouped into LUT with out node select_ln388_5)   --->   "%and_ln786_143 = and i1 %tmp_409, %xor_ln786_106" [net_hls.cc:298]   --->   Operation 913 'and' 'and_ln786_143' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 914 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_207)   --->   "%xor_ln340_148 = xor i1 %tmp_409, %tmp_410" [net_hls.cc:298]   --->   Operation 914 'xor' 'xor_ln340_148' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 915 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_207)   --->   "%xor_ln340_5 = xor i1 %tmp_409, true" [net_hls.cc:298]   --->   Operation 915 'xor' 'xor_ln340_5' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 916 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_207)   --->   "%or_ln340_184 = or i1 %tmp_410, %xor_ln340_5" [net_hls.cc:298]   --->   Operation 916 'or' 'or_ln340_184' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 917 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_207)   --->   "%select_ln340_5 = select i1 %xor_ln340_148, i14 8191, i14 %add_ln703_73" [net_hls.cc:298]   --->   Operation 917 'select' 'select_ln340_5' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 918 [1/1] (0.54ns) (out node of the LUT)   --->   "%select_ln388_5 = select i1 %and_ln786_143, i14 -8192, i14 %add_ln703_73" [net_hls.cc:298]   --->   Operation 918 'select' 'select_ln388_5' <Predicate = true> <Delay = 0.54> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 919 [1/1] (0.54ns) (out node of the LUT)   --->   "%select_ln340_207 = select i1 %or_ln340_184, i14 %select_ln340_5, i14 %select_ln388_5" [net_hls.cc:298]   --->   Operation 919 'select' 'select_ln340_207' <Predicate = true> <Delay = 0.54> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 920 [1/1] (0.00ns) (grouped into LUT with out node select_ln388_6)   --->   "%xor_ln786_6 = xor i1 %tmp_421, true" [net_hls.cc:298]   --->   Operation 920 'xor' 'xor_ln786_6' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 921 [1/1] (0.00ns) (grouped into LUT with out node select_ln388_6)   --->   "%and_ln786_146 = and i1 %tmp_420, %xor_ln786_6" [net_hls.cc:298]   --->   Operation 921 'and' 'and_ln786_146' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 922 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_210)   --->   "%xor_ln340_152 = xor i1 %tmp_420, %tmp_421" [net_hls.cc:298]   --->   Operation 922 'xor' 'xor_ln340_152' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 923 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_210)   --->   "%xor_ln340_6 = xor i1 %tmp_420, true" [net_hls.cc:298]   --->   Operation 923 'xor' 'xor_ln340_6' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 924 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_210)   --->   "%or_ln340_189 = or i1 %tmp_421, %xor_ln340_6" [net_hls.cc:298]   --->   Operation 924 'or' 'or_ln340_189' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 925 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_210)   --->   "%select_ln340_6 = select i1 %xor_ln340_152, i14 8191, i14 %add_ln703_75" [net_hls.cc:298]   --->   Operation 925 'select' 'select_ln340_6' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 926 [1/1] (0.54ns) (out node of the LUT)   --->   "%select_ln388_6 = select i1 %and_ln786_146, i14 -8192, i14 %add_ln703_75" [net_hls.cc:298]   --->   Operation 926 'select' 'select_ln388_6' <Predicate = true> <Delay = 0.54> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 927 [1/1] (0.54ns) (out node of the LUT)   --->   "%select_ln340_210 = select i1 %or_ln340_189, i14 %select_ln340_6, i14 %select_ln388_6" [net_hls.cc:298]   --->   Operation 927 'select' 'select_ln340_210' <Predicate = true> <Delay = 0.54> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 928 [1/1] (0.00ns) (grouped into LUT with out node select_ln388_7)   --->   "%xor_ln786_7 = xor i1 %tmp_432, true" [net_hls.cc:298]   --->   Operation 928 'xor' 'xor_ln786_7' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 929 [1/1] (0.00ns) (grouped into LUT with out node select_ln388_7)   --->   "%and_ln786_149 = and i1 %tmp_431, %xor_ln786_7" [net_hls.cc:298]   --->   Operation 929 'and' 'and_ln786_149' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 930 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_213)   --->   "%xor_ln340_156 = xor i1 %tmp_431, %tmp_432" [net_hls.cc:298]   --->   Operation 930 'xor' 'xor_ln340_156' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 931 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_213)   --->   "%xor_ln340_7 = xor i1 %tmp_431, true" [net_hls.cc:298]   --->   Operation 931 'xor' 'xor_ln340_7' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 932 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_213)   --->   "%or_ln340_194 = or i1 %tmp_432, %xor_ln340_7" [net_hls.cc:298]   --->   Operation 932 'or' 'or_ln340_194' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 933 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_213)   --->   "%select_ln340_7 = select i1 %xor_ln340_156, i14 8191, i14 %add_ln703_77" [net_hls.cc:298]   --->   Operation 933 'select' 'select_ln340_7' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 934 [1/1] (0.54ns) (out node of the LUT)   --->   "%select_ln388_7 = select i1 %and_ln786_149, i14 -8192, i14 %add_ln703_77" [net_hls.cc:298]   --->   Operation 934 'select' 'select_ln388_7' <Predicate = true> <Delay = 0.54> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 935 [1/1] (0.54ns) (out node of the LUT)   --->   "%select_ln340_213 = select i1 %or_ln340_194, i14 %select_ln340_7, i14 %select_ln388_7" [net_hls.cc:298]   --->   Operation 935 'select' 'select_ln340_213' <Predicate = true> <Delay = 0.54> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 936 [1/1] (0.00ns) (grouped into LUT with out node select_ln388_8)   --->   "%xor_ln786_8 = xor i1 %tmp_443, true" [net_hls.cc:298]   --->   Operation 936 'xor' 'xor_ln786_8' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 937 [1/1] (0.00ns) (grouped into LUT with out node select_ln388_8)   --->   "%and_ln786_152 = and i1 %tmp_442, %xor_ln786_8" [net_hls.cc:298]   --->   Operation 937 'and' 'and_ln786_152' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 938 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_216)   --->   "%xor_ln340_160 = xor i1 %tmp_442, %tmp_443" [net_hls.cc:298]   --->   Operation 938 'xor' 'xor_ln340_160' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 939 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_216)   --->   "%xor_ln340_8 = xor i1 %tmp_442, true" [net_hls.cc:298]   --->   Operation 939 'xor' 'xor_ln340_8' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 940 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_216)   --->   "%or_ln340_199 = or i1 %tmp_443, %xor_ln340_8" [net_hls.cc:298]   --->   Operation 940 'or' 'or_ln340_199' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 941 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_216)   --->   "%select_ln340_8 = select i1 %xor_ln340_160, i14 8191, i14 %add_ln703_79" [net_hls.cc:298]   --->   Operation 941 'select' 'select_ln340_8' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 942 [1/1] (0.54ns) (out node of the LUT)   --->   "%select_ln388_8 = select i1 %and_ln786_152, i14 -8192, i14 %add_ln703_79" [net_hls.cc:298]   --->   Operation 942 'select' 'select_ln388_8' <Predicate = true> <Delay = 0.54> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 943 [1/1] (0.54ns) (out node of the LUT)   --->   "%select_ln340_216 = select i1 %or_ln340_199, i14 %select_ln340_8, i14 %select_ln388_8" [net_hls.cc:298]   --->   Operation 943 'select' 'select_ln340_216' <Predicate = true> <Delay = 0.54> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 944 [1/1] (0.00ns) (grouped into LUT with out node select_ln388_9)   --->   "%xor_ln786_9 = xor i1 %tmp_454, true" [net_hls.cc:298]   --->   Operation 944 'xor' 'xor_ln786_9' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 945 [1/1] (0.00ns) (grouped into LUT with out node select_ln388_9)   --->   "%and_ln786_155 = and i1 %tmp_453, %xor_ln786_9" [net_hls.cc:298]   --->   Operation 945 'and' 'and_ln786_155' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 946 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_219)   --->   "%xor_ln340_163 = xor i1 %tmp_453, %tmp_454" [net_hls.cc:298]   --->   Operation 946 'xor' 'xor_ln340_163' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 947 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_219)   --->   "%xor_ln340_9 = xor i1 %tmp_453, true" [net_hls.cc:298]   --->   Operation 947 'xor' 'xor_ln340_9' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 948 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_219)   --->   "%or_ln340_204 = or i1 %tmp_454, %xor_ln340_9" [net_hls.cc:298]   --->   Operation 948 'or' 'or_ln340_204' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 949 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_219)   --->   "%select_ln340_9 = select i1 %xor_ln340_163, i14 8191, i14 %add_ln703_81" [net_hls.cc:298]   --->   Operation 949 'select' 'select_ln340_9' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 950 [1/1] (0.54ns) (out node of the LUT)   --->   "%select_ln388_9 = select i1 %and_ln786_155, i14 -8192, i14 %add_ln703_81" [net_hls.cc:298]   --->   Operation 950 'select' 'select_ln388_9' <Predicate = true> <Delay = 0.54> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 951 [1/1] (0.54ns) (out node of the LUT)   --->   "%select_ln340_219 = select i1 %or_ln340_204, i14 %select_ln340_9, i14 %select_ln388_9" [net_hls.cc:298]   --->   Operation 951 'select' 'select_ln340_219' <Predicate = true> <Delay = 0.54> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 952 [1/1] (0.00ns) (grouped into LUT with out node select_ln388_10)   --->   "%xor_ln786_10 = xor i1 %tmp_465, true" [net_hls.cc:298]   --->   Operation 952 'xor' 'xor_ln786_10' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 953 [1/1] (0.00ns) (grouped into LUT with out node select_ln388_10)   --->   "%and_ln786_158 = and i1 %tmp_464, %xor_ln786_10" [net_hls.cc:298]   --->   Operation 953 'and' 'and_ln786_158' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 954 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_222)   --->   "%xor_ln340_165 = xor i1 %tmp_464, %tmp_465" [net_hls.cc:298]   --->   Operation 954 'xor' 'xor_ln340_165' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 955 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_222)   --->   "%xor_ln340_10 = xor i1 %tmp_464, true" [net_hls.cc:298]   --->   Operation 955 'xor' 'xor_ln340_10' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 956 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_222)   --->   "%or_ln340_209 = or i1 %tmp_465, %xor_ln340_10" [net_hls.cc:298]   --->   Operation 956 'or' 'or_ln340_209' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 957 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_222)   --->   "%select_ln340_10 = select i1 %xor_ln340_165, i14 8191, i14 %add_ln703_83" [net_hls.cc:298]   --->   Operation 957 'select' 'select_ln340_10' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 958 [1/1] (0.54ns) (out node of the LUT)   --->   "%select_ln388_10 = select i1 %and_ln786_158, i14 -8192, i14 %add_ln703_83" [net_hls.cc:298]   --->   Operation 958 'select' 'select_ln388_10' <Predicate = true> <Delay = 0.54> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 959 [1/1] (0.54ns) (out node of the LUT)   --->   "%select_ln340_222 = select i1 %or_ln340_209, i14 %select_ln340_10, i14 %select_ln388_10" [net_hls.cc:298]   --->   Operation 959 'select' 'select_ln340_222' <Predicate = true> <Delay = 0.54> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 960 [1/1] (0.00ns) (grouped into LUT with out node select_ln388_11)   --->   "%xor_ln786_11 = xor i1 %tmp_476, true" [net_hls.cc:298]   --->   Operation 960 'xor' 'xor_ln786_11' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 961 [1/1] (0.00ns) (grouped into LUT with out node select_ln388_11)   --->   "%and_ln786_161 = and i1 %tmp_475, %xor_ln786_11" [net_hls.cc:298]   --->   Operation 961 'and' 'and_ln786_161' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 962 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_225)   --->   "%xor_ln340_167 = xor i1 %tmp_475, %tmp_476" [net_hls.cc:298]   --->   Operation 962 'xor' 'xor_ln340_167' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 963 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_225)   --->   "%xor_ln340_11 = xor i1 %tmp_475, true" [net_hls.cc:298]   --->   Operation 963 'xor' 'xor_ln340_11' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 964 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_225)   --->   "%or_ln340_214 = or i1 %tmp_476, %xor_ln340_11" [net_hls.cc:298]   --->   Operation 964 'or' 'or_ln340_214' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 965 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_225)   --->   "%select_ln340_11 = select i1 %xor_ln340_167, i14 8191, i14 %add_ln703_85" [net_hls.cc:298]   --->   Operation 965 'select' 'select_ln340_11' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 966 [1/1] (0.54ns) (out node of the LUT)   --->   "%select_ln388_11 = select i1 %and_ln786_161, i14 -8192, i14 %add_ln703_85" [net_hls.cc:298]   --->   Operation 966 'select' 'select_ln388_11' <Predicate = true> <Delay = 0.54> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 967 [1/1] (0.54ns) (out node of the LUT)   --->   "%select_ln340_225 = select i1 %or_ln340_214, i14 %select_ln340_11, i14 %select_ln388_11" [net_hls.cc:298]   --->   Operation 967 'select' 'select_ln340_225' <Predicate = true> <Delay = 0.54> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 968 [1/1] (0.00ns) (grouped into LUT with out node select_ln388_12)   --->   "%xor_ln786_12 = xor i1 %tmp_487, true" [net_hls.cc:298]   --->   Operation 968 'xor' 'xor_ln786_12' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 969 [1/1] (0.00ns) (grouped into LUT with out node select_ln388_12)   --->   "%and_ln786_164 = and i1 %tmp_486, %xor_ln786_12" [net_hls.cc:298]   --->   Operation 969 'and' 'and_ln786_164' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 970 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_228)   --->   "%xor_ln340_169 = xor i1 %tmp_486, %tmp_487" [net_hls.cc:298]   --->   Operation 970 'xor' 'xor_ln340_169' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 971 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_228)   --->   "%xor_ln340_12 = xor i1 %tmp_486, true" [net_hls.cc:298]   --->   Operation 971 'xor' 'xor_ln340_12' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 972 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_228)   --->   "%or_ln340_219 = or i1 %tmp_487, %xor_ln340_12" [net_hls.cc:298]   --->   Operation 972 'or' 'or_ln340_219' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 973 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_228)   --->   "%select_ln340_12 = select i1 %xor_ln340_169, i14 8191, i14 %add_ln703_87" [net_hls.cc:298]   --->   Operation 973 'select' 'select_ln340_12' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 974 [1/1] (0.54ns) (out node of the LUT)   --->   "%select_ln388_12 = select i1 %and_ln786_164, i14 -8192, i14 %add_ln703_87" [net_hls.cc:298]   --->   Operation 974 'select' 'select_ln388_12' <Predicate = true> <Delay = 0.54> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 975 [1/1] (0.54ns) (out node of the LUT)   --->   "%select_ln340_228 = select i1 %or_ln340_219, i14 %select_ln340_12, i14 %select_ln388_12" [net_hls.cc:298]   --->   Operation 975 'select' 'select_ln340_228' <Predicate = true> <Delay = 0.54> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 976 [1/1] (0.00ns) (grouped into LUT with out node select_ln388_13)   --->   "%xor_ln786_13 = xor i1 %tmp_498, true" [net_hls.cc:298]   --->   Operation 976 'xor' 'xor_ln786_13' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 977 [1/1] (0.00ns) (grouped into LUT with out node select_ln388_13)   --->   "%and_ln786_167 = and i1 %tmp_497, %xor_ln786_13" [net_hls.cc:298]   --->   Operation 977 'and' 'and_ln786_167' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 978 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_231)   --->   "%xor_ln340_171 = xor i1 %tmp_497, %tmp_498" [net_hls.cc:298]   --->   Operation 978 'xor' 'xor_ln340_171' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 979 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_231)   --->   "%xor_ln340_13 = xor i1 %tmp_497, true" [net_hls.cc:298]   --->   Operation 979 'xor' 'xor_ln340_13' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 980 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_231)   --->   "%or_ln340_224 = or i1 %tmp_498, %xor_ln340_13" [net_hls.cc:298]   --->   Operation 980 'or' 'or_ln340_224' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 981 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_231)   --->   "%select_ln340_13 = select i1 %xor_ln340_171, i14 8191, i14 %add_ln703_89" [net_hls.cc:298]   --->   Operation 981 'select' 'select_ln340_13' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 982 [1/1] (0.54ns) (out node of the LUT)   --->   "%select_ln388_13 = select i1 %and_ln786_167, i14 -8192, i14 %add_ln703_89" [net_hls.cc:298]   --->   Operation 982 'select' 'select_ln388_13' <Predicate = true> <Delay = 0.54> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 983 [1/1] (0.54ns) (out node of the LUT)   --->   "%select_ln340_231 = select i1 %or_ln340_224, i14 %select_ln340_13, i14 %select_ln388_13" [net_hls.cc:298]   --->   Operation 983 'select' 'select_ln340_231' <Predicate = true> <Delay = 0.54> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 984 [1/1] (0.00ns) (grouped into LUT with out node select_ln388_14)   --->   "%xor_ln786_14 = xor i1 %tmp_509, true" [net_hls.cc:298]   --->   Operation 984 'xor' 'xor_ln786_14' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 985 [1/1] (0.00ns) (grouped into LUT with out node select_ln388_14)   --->   "%and_ln786_170 = and i1 %tmp_508, %xor_ln786_14" [net_hls.cc:298]   --->   Operation 985 'and' 'and_ln786_170' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 986 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_234)   --->   "%xor_ln340_173 = xor i1 %tmp_508, %tmp_509" [net_hls.cc:298]   --->   Operation 986 'xor' 'xor_ln340_173' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 987 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_234)   --->   "%xor_ln340_14 = xor i1 %tmp_508, true" [net_hls.cc:298]   --->   Operation 987 'xor' 'xor_ln340_14' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 988 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_234)   --->   "%or_ln340_229 = or i1 %tmp_509, %xor_ln340_14" [net_hls.cc:298]   --->   Operation 988 'or' 'or_ln340_229' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 989 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_234)   --->   "%select_ln340_14 = select i1 %xor_ln340_173, i14 8191, i14 %add_ln703_91" [net_hls.cc:298]   --->   Operation 989 'select' 'select_ln340_14' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 990 [1/1] (0.54ns) (out node of the LUT)   --->   "%select_ln388_14 = select i1 %and_ln786_170, i14 -8192, i14 %add_ln703_91" [net_hls.cc:298]   --->   Operation 990 'select' 'select_ln388_14' <Predicate = true> <Delay = 0.54> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 991 [1/1] (0.54ns) (out node of the LUT)   --->   "%select_ln340_234 = select i1 %or_ln340_229, i14 %select_ln340_14, i14 %select_ln388_14" [net_hls.cc:298]   --->   Operation 991 'select' 'select_ln340_234' <Predicate = true> <Delay = 0.54> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 992 [1/1] (0.00ns) (grouped into LUT with out node select_ln388_15)   --->   "%xor_ln786_15 = xor i1 %tmp_520, true" [net_hls.cc:298]   --->   Operation 992 'xor' 'xor_ln786_15' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 993 [1/1] (0.00ns) (grouped into LUT with out node select_ln388_15)   --->   "%and_ln786_173 = and i1 %tmp_519, %xor_ln786_15" [net_hls.cc:298]   --->   Operation 993 'and' 'and_ln786_173' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 994 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_237)   --->   "%xor_ln340_175 = xor i1 %tmp_519, %tmp_520" [net_hls.cc:298]   --->   Operation 994 'xor' 'xor_ln340_175' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 995 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_237)   --->   "%xor_ln340_15 = xor i1 %tmp_519, true" [net_hls.cc:298]   --->   Operation 995 'xor' 'xor_ln340_15' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 996 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_237)   --->   "%or_ln340_234 = or i1 %tmp_520, %xor_ln340_15" [net_hls.cc:298]   --->   Operation 996 'or' 'or_ln340_234' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 997 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_237)   --->   "%select_ln340_15 = select i1 %xor_ln340_175, i14 8191, i14 %add_ln703_93" [net_hls.cc:298]   --->   Operation 997 'select' 'select_ln340_15' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 998 [1/1] (0.54ns) (out node of the LUT)   --->   "%select_ln388_15 = select i1 %and_ln786_173, i14 -8192, i14 %add_ln703_93" [net_hls.cc:298]   --->   Operation 998 'select' 'select_ln388_15' <Predicate = true> <Delay = 0.54> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 999 [1/1] (0.54ns) (out node of the LUT)   --->   "%select_ln340_237 = select i1 %or_ln340_234, i14 %select_ln340_15, i14 %select_ln388_15" [net_hls.cc:298]   --->   Operation 999 'select' 'select_ln340_237' <Predicate = true> <Delay = 0.54> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 1000 [1/1] (0.00ns) (grouped into LUT with out node select_ln388_16)   --->   "%xor_ln786_16 = xor i1 %tmp_531, true" [net_hls.cc:298]   --->   Operation 1000 'xor' 'xor_ln786_16' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1001 [1/1] (0.00ns) (grouped into LUT with out node select_ln388_16)   --->   "%and_ln786_176 = and i1 %tmp_530, %xor_ln786_16" [net_hls.cc:298]   --->   Operation 1001 'and' 'and_ln786_176' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1002 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_240)   --->   "%xor_ln340_177 = xor i1 %tmp_530, %tmp_531" [net_hls.cc:298]   --->   Operation 1002 'xor' 'xor_ln340_177' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1003 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_240)   --->   "%xor_ln340_16 = xor i1 %tmp_530, true" [net_hls.cc:298]   --->   Operation 1003 'xor' 'xor_ln340_16' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1004 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_240)   --->   "%or_ln340_239 = or i1 %tmp_531, %xor_ln340_16" [net_hls.cc:298]   --->   Operation 1004 'or' 'or_ln340_239' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1005 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_240)   --->   "%select_ln340_16 = select i1 %xor_ln340_177, i14 8191, i14 %add_ln703_95" [net_hls.cc:298]   --->   Operation 1005 'select' 'select_ln340_16' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 1006 [1/1] (0.54ns) (out node of the LUT)   --->   "%select_ln388_16 = select i1 %and_ln786_176, i14 -8192, i14 %add_ln703_95" [net_hls.cc:298]   --->   Operation 1006 'select' 'select_ln388_16' <Predicate = true> <Delay = 0.54> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 1007 [1/1] (0.54ns) (out node of the LUT)   --->   "%select_ln340_240 = select i1 %or_ln340_239, i14 %select_ln340_16, i14 %select_ln388_16" [net_hls.cc:298]   --->   Operation 1007 'select' 'select_ln340_240' <Predicate = true> <Delay = 0.54> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 1008 [1/1] (0.00ns) (grouped into LUT with out node select_ln388_17)   --->   "%xor_ln786_17 = xor i1 %tmp_542, true" [net_hls.cc:298]   --->   Operation 1008 'xor' 'xor_ln786_17' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1009 [1/1] (0.00ns) (grouped into LUT with out node select_ln388_17)   --->   "%and_ln786_179 = and i1 %tmp_541, %xor_ln786_17" [net_hls.cc:298]   --->   Operation 1009 'and' 'and_ln786_179' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1010 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_243)   --->   "%xor_ln340_179 = xor i1 %tmp_541, %tmp_542" [net_hls.cc:298]   --->   Operation 1010 'xor' 'xor_ln340_179' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1011 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_243)   --->   "%xor_ln340_17 = xor i1 %tmp_541, true" [net_hls.cc:298]   --->   Operation 1011 'xor' 'xor_ln340_17' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1012 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_243)   --->   "%or_ln340_244 = or i1 %tmp_542, %xor_ln340_17" [net_hls.cc:298]   --->   Operation 1012 'or' 'or_ln340_244' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1013 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_243)   --->   "%select_ln340_17 = select i1 %xor_ln340_179, i14 8191, i14 %add_ln703_97" [net_hls.cc:298]   --->   Operation 1013 'select' 'select_ln340_17' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 1014 [1/1] (0.54ns) (out node of the LUT)   --->   "%select_ln388_17 = select i1 %and_ln786_179, i14 -8192, i14 %add_ln703_97" [net_hls.cc:298]   --->   Operation 1014 'select' 'select_ln388_17' <Predicate = true> <Delay = 0.54> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 1015 [1/1] (0.54ns) (out node of the LUT)   --->   "%select_ln340_243 = select i1 %or_ln340_244, i14 %select_ln340_17, i14 %select_ln388_17" [net_hls.cc:298]   --->   Operation 1015 'select' 'select_ln340_243' <Predicate = true> <Delay = 0.54> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 1016 [1/1] (0.00ns) (grouped into LUT with out node select_ln388_18)   --->   "%xor_ln786_18 = xor i1 %tmp_553, true" [net_hls.cc:298]   --->   Operation 1016 'xor' 'xor_ln786_18' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1017 [1/1] (0.00ns) (grouped into LUT with out node select_ln388_18)   --->   "%and_ln786_182 = and i1 %tmp_552, %xor_ln786_18" [net_hls.cc:298]   --->   Operation 1017 'and' 'and_ln786_182' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1018 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_246)   --->   "%xor_ln340_181 = xor i1 %tmp_552, %tmp_553" [net_hls.cc:298]   --->   Operation 1018 'xor' 'xor_ln340_181' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1019 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_246)   --->   "%xor_ln340_18 = xor i1 %tmp_552, true" [net_hls.cc:298]   --->   Operation 1019 'xor' 'xor_ln340_18' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1020 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_246)   --->   "%or_ln340_249 = or i1 %tmp_553, %xor_ln340_18" [net_hls.cc:298]   --->   Operation 1020 'or' 'or_ln340_249' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1021 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_246)   --->   "%select_ln340_18 = select i1 %xor_ln340_181, i14 8191, i14 %add_ln703_99" [net_hls.cc:298]   --->   Operation 1021 'select' 'select_ln340_18' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 1022 [1/1] (0.54ns) (out node of the LUT)   --->   "%select_ln388_18 = select i1 %and_ln786_182, i14 -8192, i14 %add_ln703_99" [net_hls.cc:298]   --->   Operation 1022 'select' 'select_ln388_18' <Predicate = true> <Delay = 0.54> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 1023 [1/1] (0.54ns) (out node of the LUT)   --->   "%select_ln340_246 = select i1 %or_ln340_249, i14 %select_ln340_18, i14 %select_ln388_18" [net_hls.cc:298]   --->   Operation 1023 'select' 'select_ln340_246' <Predicate = true> <Delay = 0.54> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 1024 [1/1] (0.00ns) (grouped into LUT with out node select_ln388_19)   --->   "%xor_ln786_19 = xor i1 %tmp_564, true" [net_hls.cc:298]   --->   Operation 1024 'xor' 'xor_ln786_19' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1025 [1/1] (0.00ns) (grouped into LUT with out node select_ln388_19)   --->   "%and_ln786_185 = and i1 %tmp_563, %xor_ln786_19" [net_hls.cc:298]   --->   Operation 1025 'and' 'and_ln786_185' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1026 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_249)   --->   "%xor_ln340_183 = xor i1 %tmp_563, %tmp_564" [net_hls.cc:298]   --->   Operation 1026 'xor' 'xor_ln340_183' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1027 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_249)   --->   "%xor_ln340_19 = xor i1 %tmp_563, true" [net_hls.cc:298]   --->   Operation 1027 'xor' 'xor_ln340_19' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1028 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_249)   --->   "%or_ln340_254 = or i1 %tmp_564, %xor_ln340_19" [net_hls.cc:298]   --->   Operation 1028 'or' 'or_ln340_254' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1029 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_249)   --->   "%select_ln340_19 = select i1 %xor_ln340_183, i14 8191, i14 %add_ln703_101" [net_hls.cc:298]   --->   Operation 1029 'select' 'select_ln340_19' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 1030 [1/1] (0.54ns) (out node of the LUT)   --->   "%select_ln388_19 = select i1 %and_ln786_185, i14 -8192, i14 %add_ln703_101" [net_hls.cc:298]   --->   Operation 1030 'select' 'select_ln388_19' <Predicate = true> <Delay = 0.54> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 1031 [1/1] (0.54ns) (out node of the LUT)   --->   "%select_ln340_249 = select i1 %or_ln340_254, i14 %select_ln340_19, i14 %select_ln388_19" [net_hls.cc:298]   --->   Operation 1031 'select' 'select_ln340_249' <Predicate = true> <Delay = 0.54> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 1032 [1/1] (0.00ns) (grouped into LUT with out node select_ln388_20)   --->   "%xor_ln786_20 = xor i1 %tmp_575, true" [net_hls.cc:298]   --->   Operation 1032 'xor' 'xor_ln786_20' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1033 [1/1] (0.00ns) (grouped into LUT with out node select_ln388_20)   --->   "%and_ln786_188 = and i1 %tmp_574, %xor_ln786_20" [net_hls.cc:298]   --->   Operation 1033 'and' 'and_ln786_188' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1034 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_252)   --->   "%xor_ln340_185 = xor i1 %tmp_574, %tmp_575" [net_hls.cc:298]   --->   Operation 1034 'xor' 'xor_ln340_185' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1035 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_252)   --->   "%xor_ln340_20 = xor i1 %tmp_574, true" [net_hls.cc:298]   --->   Operation 1035 'xor' 'xor_ln340_20' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1036 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_252)   --->   "%or_ln340_259 = or i1 %tmp_575, %xor_ln340_20" [net_hls.cc:298]   --->   Operation 1036 'or' 'or_ln340_259' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1037 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_252)   --->   "%select_ln340_20 = select i1 %xor_ln340_185, i14 8191, i14 %add_ln703_103" [net_hls.cc:298]   --->   Operation 1037 'select' 'select_ln340_20' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 1038 [1/1] (0.54ns) (out node of the LUT)   --->   "%select_ln388_20 = select i1 %and_ln786_188, i14 -8192, i14 %add_ln703_103" [net_hls.cc:298]   --->   Operation 1038 'select' 'select_ln388_20' <Predicate = true> <Delay = 0.54> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 1039 [1/1] (0.54ns) (out node of the LUT)   --->   "%select_ln340_252 = select i1 %or_ln340_259, i14 %select_ln340_20, i14 %select_ln388_20" [net_hls.cc:298]   --->   Operation 1039 'select' 'select_ln340_252' <Predicate = true> <Delay = 0.54> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 1040 [1/1] (0.00ns) (grouped into LUT with out node select_ln388_21)   --->   "%xor_ln786_21 = xor i1 %tmp_586, true" [net_hls.cc:298]   --->   Operation 1040 'xor' 'xor_ln786_21' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1041 [1/1] (0.00ns) (grouped into LUT with out node select_ln388_21)   --->   "%and_ln786_191 = and i1 %tmp_585, %xor_ln786_21" [net_hls.cc:298]   --->   Operation 1041 'and' 'and_ln786_191' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1042 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_255)   --->   "%xor_ln340_187 = xor i1 %tmp_585, %tmp_586" [net_hls.cc:298]   --->   Operation 1042 'xor' 'xor_ln340_187' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1043 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_255)   --->   "%xor_ln340_21 = xor i1 %tmp_585, true" [net_hls.cc:298]   --->   Operation 1043 'xor' 'xor_ln340_21' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1044 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_255)   --->   "%or_ln340_264 = or i1 %tmp_586, %xor_ln340_21" [net_hls.cc:298]   --->   Operation 1044 'or' 'or_ln340_264' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1045 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_255)   --->   "%select_ln340_21 = select i1 %xor_ln340_187, i14 8191, i14 %add_ln703_105" [net_hls.cc:298]   --->   Operation 1045 'select' 'select_ln340_21' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 1046 [1/1] (0.54ns) (out node of the LUT)   --->   "%select_ln388_21 = select i1 %and_ln786_191, i14 -8192, i14 %add_ln703_105" [net_hls.cc:298]   --->   Operation 1046 'select' 'select_ln388_21' <Predicate = true> <Delay = 0.54> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 1047 [1/1] (0.54ns) (out node of the LUT)   --->   "%select_ln340_255 = select i1 %or_ln340_264, i14 %select_ln340_21, i14 %select_ln388_21" [net_hls.cc:298]   --->   Operation 1047 'select' 'select_ln340_255' <Predicate = true> <Delay = 0.54> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 1048 [1/1] (0.00ns) (grouped into LUT with out node select_ln388_22)   --->   "%xor_ln786_22 = xor i1 %tmp_597, true" [net_hls.cc:298]   --->   Operation 1048 'xor' 'xor_ln786_22' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1049 [1/1] (0.00ns) (grouped into LUT with out node select_ln388_22)   --->   "%and_ln786_194 = and i1 %tmp_596, %xor_ln786_22" [net_hls.cc:298]   --->   Operation 1049 'and' 'and_ln786_194' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1050 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_258)   --->   "%xor_ln340_189 = xor i1 %tmp_596, %tmp_597" [net_hls.cc:298]   --->   Operation 1050 'xor' 'xor_ln340_189' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1051 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_258)   --->   "%xor_ln340_22 = xor i1 %tmp_596, true" [net_hls.cc:298]   --->   Operation 1051 'xor' 'xor_ln340_22' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1052 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_258)   --->   "%or_ln340_269 = or i1 %tmp_597, %xor_ln340_22" [net_hls.cc:298]   --->   Operation 1052 'or' 'or_ln340_269' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1053 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_258)   --->   "%select_ln340_22 = select i1 %xor_ln340_189, i14 8191, i14 %add_ln703_107" [net_hls.cc:298]   --->   Operation 1053 'select' 'select_ln340_22' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 1054 [1/1] (0.54ns) (out node of the LUT)   --->   "%select_ln388_22 = select i1 %and_ln786_194, i14 -8192, i14 %add_ln703_107" [net_hls.cc:298]   --->   Operation 1054 'select' 'select_ln388_22' <Predicate = true> <Delay = 0.54> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 1055 [1/1] (0.54ns) (out node of the LUT)   --->   "%select_ln340_258 = select i1 %or_ln340_269, i14 %select_ln340_22, i14 %select_ln388_22" [net_hls.cc:298]   --->   Operation 1055 'select' 'select_ln340_258' <Predicate = true> <Delay = 0.54> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 1056 [1/1] (0.00ns) (grouped into LUT with out node select_ln388_23)   --->   "%xor_ln786_23 = xor i1 %tmp_608, true" [net_hls.cc:298]   --->   Operation 1056 'xor' 'xor_ln786_23' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1057 [1/1] (0.00ns) (grouped into LUT with out node select_ln388_23)   --->   "%and_ln786_197 = and i1 %tmp_607, %xor_ln786_23" [net_hls.cc:298]   --->   Operation 1057 'and' 'and_ln786_197' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1058 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_261)   --->   "%xor_ln340_191 = xor i1 %tmp_607, %tmp_608" [net_hls.cc:298]   --->   Operation 1058 'xor' 'xor_ln340_191' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1059 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_261)   --->   "%xor_ln340_23 = xor i1 %tmp_607, true" [net_hls.cc:298]   --->   Operation 1059 'xor' 'xor_ln340_23' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1060 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_261)   --->   "%or_ln340_274 = or i1 %tmp_608, %xor_ln340_23" [net_hls.cc:298]   --->   Operation 1060 'or' 'or_ln340_274' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1061 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_261)   --->   "%select_ln340_23 = select i1 %xor_ln340_191, i14 8191, i14 %add_ln703_109" [net_hls.cc:298]   --->   Operation 1061 'select' 'select_ln340_23' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 1062 [1/1] (0.54ns) (out node of the LUT)   --->   "%select_ln388_23 = select i1 %and_ln786_197, i14 -8192, i14 %add_ln703_109" [net_hls.cc:298]   --->   Operation 1062 'select' 'select_ln388_23' <Predicate = true> <Delay = 0.54> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 1063 [1/1] (0.54ns) (out node of the LUT)   --->   "%select_ln340_261 = select i1 %or_ln340_274, i14 %select_ln340_23, i14 %select_ln388_23" [net_hls.cc:298]   --->   Operation 1063 'select' 'select_ln340_261' <Predicate = true> <Delay = 0.54> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 1064 [1/1] (0.00ns) (grouped into LUT with out node select_ln388_24)   --->   "%xor_ln786_24 = xor i1 %tmp_619, true" [net_hls.cc:298]   --->   Operation 1064 'xor' 'xor_ln786_24' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1065 [1/1] (0.00ns) (grouped into LUT with out node select_ln388_24)   --->   "%and_ln786_200 = and i1 %tmp_618, %xor_ln786_24" [net_hls.cc:298]   --->   Operation 1065 'and' 'and_ln786_200' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1066 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_264)   --->   "%xor_ln340_193 = xor i1 %tmp_618, %tmp_619" [net_hls.cc:298]   --->   Operation 1066 'xor' 'xor_ln340_193' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1067 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_264)   --->   "%xor_ln340_24 = xor i1 %tmp_618, true" [net_hls.cc:298]   --->   Operation 1067 'xor' 'xor_ln340_24' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1068 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_264)   --->   "%or_ln340_279 = or i1 %tmp_619, %xor_ln340_24" [net_hls.cc:298]   --->   Operation 1068 'or' 'or_ln340_279' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1069 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_264)   --->   "%select_ln340_24 = select i1 %xor_ln340_193, i14 8191, i14 %add_ln703_111" [net_hls.cc:298]   --->   Operation 1069 'select' 'select_ln340_24' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 1070 [1/1] (0.54ns) (out node of the LUT)   --->   "%select_ln388_24 = select i1 %and_ln786_200, i14 -8192, i14 %add_ln703_111" [net_hls.cc:298]   --->   Operation 1070 'select' 'select_ln388_24' <Predicate = true> <Delay = 0.54> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 1071 [1/1] (0.54ns) (out node of the LUT)   --->   "%select_ln340_264 = select i1 %or_ln340_279, i14 %select_ln340_24, i14 %select_ln388_24" [net_hls.cc:298]   --->   Operation 1071 'select' 'select_ln340_264' <Predicate = true> <Delay = 0.54> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 1072 [1/1] (0.00ns) (grouped into LUT with out node select_ln388_25)   --->   "%xor_ln786_25 = xor i1 %tmp_630, true" [net_hls.cc:298]   --->   Operation 1072 'xor' 'xor_ln786_25' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1073 [1/1] (0.00ns) (grouped into LUT with out node select_ln388_25)   --->   "%and_ln786_203 = and i1 %tmp_629, %xor_ln786_25" [net_hls.cc:298]   --->   Operation 1073 'and' 'and_ln786_203' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1074 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_267)   --->   "%xor_ln340_195 = xor i1 %tmp_629, %tmp_630" [net_hls.cc:298]   --->   Operation 1074 'xor' 'xor_ln340_195' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1075 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_267)   --->   "%xor_ln340_25 = xor i1 %tmp_629, true" [net_hls.cc:298]   --->   Operation 1075 'xor' 'xor_ln340_25' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1076 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_267)   --->   "%or_ln340_284 = or i1 %tmp_630, %xor_ln340_25" [net_hls.cc:298]   --->   Operation 1076 'or' 'or_ln340_284' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1077 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_267)   --->   "%select_ln340_25 = select i1 %xor_ln340_195, i14 8191, i14 %add_ln703_113" [net_hls.cc:298]   --->   Operation 1077 'select' 'select_ln340_25' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 1078 [1/1] (0.54ns) (out node of the LUT)   --->   "%select_ln388_25 = select i1 %and_ln786_203, i14 -8192, i14 %add_ln703_113" [net_hls.cc:298]   --->   Operation 1078 'select' 'select_ln388_25' <Predicate = true> <Delay = 0.54> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 1079 [1/1] (0.54ns) (out node of the LUT)   --->   "%select_ln340_267 = select i1 %or_ln340_284, i14 %select_ln340_25, i14 %select_ln388_25" [net_hls.cc:298]   --->   Operation 1079 'select' 'select_ln340_267' <Predicate = true> <Delay = 0.54> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 1080 [1/1] (0.00ns) (grouped into LUT with out node select_ln388_26)   --->   "%xor_ln786_26 = xor i1 %tmp_641, true" [net_hls.cc:298]   --->   Operation 1080 'xor' 'xor_ln786_26' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1081 [1/1] (0.00ns) (grouped into LUT with out node select_ln388_26)   --->   "%and_ln786_206 = and i1 %tmp_640, %xor_ln786_26" [net_hls.cc:298]   --->   Operation 1081 'and' 'and_ln786_206' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1082 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_270)   --->   "%xor_ln340_197 = xor i1 %tmp_640, %tmp_641" [net_hls.cc:298]   --->   Operation 1082 'xor' 'xor_ln340_197' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1083 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_270)   --->   "%xor_ln340_26 = xor i1 %tmp_640, true" [net_hls.cc:298]   --->   Operation 1083 'xor' 'xor_ln340_26' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1084 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_270)   --->   "%or_ln340_289 = or i1 %tmp_641, %xor_ln340_26" [net_hls.cc:298]   --->   Operation 1084 'or' 'or_ln340_289' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1085 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_270)   --->   "%select_ln340_26 = select i1 %xor_ln340_197, i14 8191, i14 %add_ln703_115" [net_hls.cc:298]   --->   Operation 1085 'select' 'select_ln340_26' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 1086 [1/1] (0.54ns) (out node of the LUT)   --->   "%select_ln388_26 = select i1 %and_ln786_206, i14 -8192, i14 %add_ln703_115" [net_hls.cc:298]   --->   Operation 1086 'select' 'select_ln388_26' <Predicate = true> <Delay = 0.54> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 1087 [1/1] (0.54ns) (out node of the LUT)   --->   "%select_ln340_270 = select i1 %or_ln340_289, i14 %select_ln340_26, i14 %select_ln388_26" [net_hls.cc:298]   --->   Operation 1087 'select' 'select_ln340_270' <Predicate = true> <Delay = 0.54> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 1088 [1/1] (0.00ns) (grouped into LUT with out node select_ln388_27)   --->   "%xor_ln786_27 = xor i1 %tmp_652, true" [net_hls.cc:298]   --->   Operation 1088 'xor' 'xor_ln786_27' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1089 [1/1] (0.00ns) (grouped into LUT with out node select_ln388_27)   --->   "%and_ln786_209 = and i1 %tmp_651, %xor_ln786_27" [net_hls.cc:298]   --->   Operation 1089 'and' 'and_ln786_209' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1090 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_273)   --->   "%xor_ln340_199 = xor i1 %tmp_651, %tmp_652" [net_hls.cc:298]   --->   Operation 1090 'xor' 'xor_ln340_199' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1091 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_273)   --->   "%xor_ln340_27 = xor i1 %tmp_651, true" [net_hls.cc:298]   --->   Operation 1091 'xor' 'xor_ln340_27' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1092 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_273)   --->   "%or_ln340_294 = or i1 %tmp_652, %xor_ln340_27" [net_hls.cc:298]   --->   Operation 1092 'or' 'or_ln340_294' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1093 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_273)   --->   "%select_ln340_27 = select i1 %xor_ln340_199, i14 8191, i14 %add_ln703_117" [net_hls.cc:298]   --->   Operation 1093 'select' 'select_ln340_27' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 1094 [1/1] (0.54ns) (out node of the LUT)   --->   "%select_ln388_27 = select i1 %and_ln786_209, i14 -8192, i14 %add_ln703_117" [net_hls.cc:298]   --->   Operation 1094 'select' 'select_ln388_27' <Predicate = true> <Delay = 0.54> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 1095 [1/1] (0.54ns) (out node of the LUT)   --->   "%select_ln340_273 = select i1 %or_ln340_294, i14 %select_ln340_27, i14 %select_ln388_27" [net_hls.cc:298]   --->   Operation 1095 'select' 'select_ln340_273' <Predicate = true> <Delay = 0.54> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 1096 [1/1] (0.00ns) (grouped into LUT with out node select_ln388_28)   --->   "%xor_ln786_28 = xor i1 %tmp_663, true" [net_hls.cc:298]   --->   Operation 1096 'xor' 'xor_ln786_28' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1097 [1/1] (0.00ns) (grouped into LUT with out node select_ln388_28)   --->   "%and_ln786_212 = and i1 %tmp_662, %xor_ln786_28" [net_hls.cc:298]   --->   Operation 1097 'and' 'and_ln786_212' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1098 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_276)   --->   "%xor_ln340_201 = xor i1 %tmp_662, %tmp_663" [net_hls.cc:298]   --->   Operation 1098 'xor' 'xor_ln340_201' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1099 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_276)   --->   "%xor_ln340_28 = xor i1 %tmp_662, true" [net_hls.cc:298]   --->   Operation 1099 'xor' 'xor_ln340_28' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1100 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_276)   --->   "%or_ln340_299 = or i1 %tmp_663, %xor_ln340_28" [net_hls.cc:298]   --->   Operation 1100 'or' 'or_ln340_299' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1101 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_276)   --->   "%select_ln340_28 = select i1 %xor_ln340_201, i14 8191, i14 %add_ln703_119" [net_hls.cc:298]   --->   Operation 1101 'select' 'select_ln340_28' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 1102 [1/1] (0.54ns) (out node of the LUT)   --->   "%select_ln388_28 = select i1 %and_ln786_212, i14 -8192, i14 %add_ln703_119" [net_hls.cc:298]   --->   Operation 1102 'select' 'select_ln388_28' <Predicate = true> <Delay = 0.54> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 1103 [1/1] (0.54ns) (out node of the LUT)   --->   "%select_ln340_276 = select i1 %or_ln340_299, i14 %select_ln340_28, i14 %select_ln388_28" [net_hls.cc:298]   --->   Operation 1103 'select' 'select_ln340_276' <Predicate = true> <Delay = 0.54> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 1104 [1/1] (0.00ns) (grouped into LUT with out node select_ln388_29)   --->   "%xor_ln786_29 = xor i1 %tmp_674, true" [net_hls.cc:298]   --->   Operation 1104 'xor' 'xor_ln786_29' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1105 [1/1] (0.00ns) (grouped into LUT with out node select_ln388_29)   --->   "%and_ln786_215 = and i1 %tmp_673, %xor_ln786_29" [net_hls.cc:298]   --->   Operation 1105 'and' 'and_ln786_215' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1106 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_279)   --->   "%xor_ln340_203 = xor i1 %tmp_673, %tmp_674" [net_hls.cc:298]   --->   Operation 1106 'xor' 'xor_ln340_203' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1107 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_279)   --->   "%xor_ln340_29 = xor i1 %tmp_673, true" [net_hls.cc:298]   --->   Operation 1107 'xor' 'xor_ln340_29' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1108 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_279)   --->   "%or_ln340_304 = or i1 %tmp_674, %xor_ln340_29" [net_hls.cc:298]   --->   Operation 1108 'or' 'or_ln340_304' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1109 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_279)   --->   "%select_ln340_29 = select i1 %xor_ln340_203, i14 8191, i14 %add_ln703_121" [net_hls.cc:298]   --->   Operation 1109 'select' 'select_ln340_29' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 1110 [1/1] (0.54ns) (out node of the LUT)   --->   "%select_ln388_29 = select i1 %and_ln786_215, i14 -8192, i14 %add_ln703_121" [net_hls.cc:298]   --->   Operation 1110 'select' 'select_ln388_29' <Predicate = true> <Delay = 0.54> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 1111 [1/1] (0.54ns) (out node of the LUT)   --->   "%select_ln340_279 = select i1 %or_ln340_304, i14 %select_ln340_29, i14 %select_ln388_29" [net_hls.cc:298]   --->   Operation 1111 'select' 'select_ln340_279' <Predicate = true> <Delay = 0.54> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 1112 [1/1] (0.00ns) (grouped into LUT with out node select_ln388_30)   --->   "%xor_ln786_30 = xor i1 %tmp_685, true" [net_hls.cc:298]   --->   Operation 1112 'xor' 'xor_ln786_30' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1113 [1/1] (0.00ns) (grouped into LUT with out node select_ln388_30)   --->   "%and_ln786_218 = and i1 %tmp_684, %xor_ln786_30" [net_hls.cc:298]   --->   Operation 1113 'and' 'and_ln786_218' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1114 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_282)   --->   "%xor_ln340_205 = xor i1 %tmp_684, %tmp_685" [net_hls.cc:298]   --->   Operation 1114 'xor' 'xor_ln340_205' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1115 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_282)   --->   "%xor_ln340_30 = xor i1 %tmp_684, true" [net_hls.cc:298]   --->   Operation 1115 'xor' 'xor_ln340_30' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1116 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_282)   --->   "%or_ln340_309 = or i1 %tmp_685, %xor_ln340_30" [net_hls.cc:298]   --->   Operation 1116 'or' 'or_ln340_309' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1117 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_282)   --->   "%select_ln340_30 = select i1 %xor_ln340_205, i14 8191, i14 %add_ln703_123" [net_hls.cc:298]   --->   Operation 1117 'select' 'select_ln340_30' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 1118 [1/1] (0.54ns) (out node of the LUT)   --->   "%select_ln388_30 = select i1 %and_ln786_218, i14 -8192, i14 %add_ln703_123" [net_hls.cc:298]   --->   Operation 1118 'select' 'select_ln388_30' <Predicate = true> <Delay = 0.54> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 1119 [1/1] (0.54ns) (out node of the LUT)   --->   "%select_ln340_282 = select i1 %or_ln340_309, i14 %select_ln340_30, i14 %select_ln388_30" [net_hls.cc:298]   --->   Operation 1119 'select' 'select_ln340_282' <Predicate = true> <Delay = 0.54> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 1120 [1/1] (0.00ns) (grouped into LUT with out node select_ln388_31)   --->   "%xor_ln786_31 = xor i1 %tmp_696, true" [net_hls.cc:298]   --->   Operation 1120 'xor' 'xor_ln786_31' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1121 [1/1] (0.00ns) (grouped into LUT with out node select_ln388_31)   --->   "%and_ln786_221 = and i1 %tmp_695, %xor_ln786_31" [net_hls.cc:298]   --->   Operation 1121 'and' 'and_ln786_221' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1122 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_285)   --->   "%xor_ln340_207 = xor i1 %tmp_695, %tmp_696" [net_hls.cc:298]   --->   Operation 1122 'xor' 'xor_ln340_207' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1123 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_285)   --->   "%xor_ln340_31 = xor i1 %tmp_695, true" [net_hls.cc:298]   --->   Operation 1123 'xor' 'xor_ln340_31' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1124 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_285)   --->   "%or_ln340_314 = or i1 %tmp_696, %xor_ln340_31" [net_hls.cc:298]   --->   Operation 1124 'or' 'or_ln340_314' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1125 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_285)   --->   "%select_ln340_31 = select i1 %xor_ln340_207, i14 8191, i14 %add_ln703_125" [net_hls.cc:298]   --->   Operation 1125 'select' 'select_ln340_31' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 1126 [1/1] (0.54ns) (out node of the LUT)   --->   "%select_ln388_31 = select i1 %and_ln786_221, i14 -8192, i14 %add_ln703_125" [net_hls.cc:298]   --->   Operation 1126 'select' 'select_ln388_31' <Predicate = true> <Delay = 0.54> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 1127 [1/1] (0.54ns) (out node of the LUT)   --->   "%select_ln340_285 = select i1 %or_ln340_314, i14 %select_ln340_31, i14 %select_ln388_31" [net_hls.cc:298]   --->   Operation 1127 'select' 'select_ln340_285' <Predicate = true> <Delay = 0.54> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 1128 [7/10] (1.53ns)   --->   "%empty = urem i6 %indvar_flatten, 7" [net_hls.cc:289]   --->   Operation 1128 'urem' 'empty' <Predicate = true> <Delay = 1.53> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 9> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1129 [7/10] (1.53ns)   --->   "%empty_28 = urem i6 %add_ln289_2, 7" [net_hls.cc:289]   --->   Operation 1129 'urem' 'empty_28' <Predicate = (!icmp_ln289)> <Delay = 1.53> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 9> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 2.84>
ST_7 : Operation 1130 [1/1] (0.00ns)   --->   "%sext_ln1116 = sext i14 %select_ln340_192 to i25" [net_hls.cc:299]   --->   Operation 1130 'sext' 'sext_ln1116' <Predicate = (!icmp_ln289)> <Delay = 0.00>
ST_7 : Operation 1131 [1/1] (2.84ns) (root node of the DSP)   --->   "%mul_ln1118 = mul i25 %sext_ln1116, %sext_ln1118" [net_hls.cc:299]   --->   Operation 1131 'mul' 'mul_ln1118' <Predicate = (!icmp_ln289)> <Delay = 2.84> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.84> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 1132 [1/1] (0.00ns)   --->   "%tmp_356 = call i1 @_ssdm_op_BitSelect.i1.i25.i32(i25 %mul_ln1118, i32 24)" [net_hls.cc:299]   --->   Operation 1132 'bitselect' 'tmp_356' <Predicate = (!icmp_ln289)> <Delay = 0.00>
ST_7 : Operation 1133 [1/1] (0.00ns)   --->   "%tmp_358 = call i1 @_ssdm_op_BitSelect.i1.i25.i32(i25 %mul_ln1118, i32 6)" [net_hls.cc:299]   --->   Operation 1133 'bitselect' 'tmp_358' <Predicate = (!icmp_ln289)> <Delay = 0.00>
ST_7 : Operation 1134 [1/1] (0.00ns)   --->   "%sext_ln1116_32 = sext i14 %select_ln340_195 to i25" [net_hls.cc:299]   --->   Operation 1134 'sext' 'sext_ln1116_32' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 1135 [1/1] (2.84ns) (root node of the DSP)   --->   "%mul_ln1118_32 = mul i25 %sext_ln1116_32, %sext_ln1118_1" [net_hls.cc:299]   --->   Operation 1135 'mul' 'mul_ln1118_32' <Predicate = true> <Delay = 2.84> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.84> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 1136 [1/1] (0.00ns)   --->   "%tmp_367 = call i1 @_ssdm_op_BitSelect.i1.i25.i32(i25 %mul_ln1118_32, i32 24)" [net_hls.cc:299]   --->   Operation 1136 'bitselect' 'tmp_367' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 1137 [1/1] (0.00ns)   --->   "%tmp_369 = call i1 @_ssdm_op_BitSelect.i1.i25.i32(i25 %mul_ln1118_32, i32 6)" [net_hls.cc:299]   --->   Operation 1137 'bitselect' 'tmp_369' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 1138 [1/1] (0.00ns)   --->   "%sext_ln1116_33 = sext i14 %select_ln340_198 to i25" [net_hls.cc:299]   --->   Operation 1138 'sext' 'sext_ln1116_33' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 1139 [1/1] (2.84ns) (root node of the DSP)   --->   "%mul_ln1118_33 = mul i25 %sext_ln1116_33, %sext_ln1118_2" [net_hls.cc:299]   --->   Operation 1139 'mul' 'mul_ln1118_33' <Predicate = true> <Delay = 2.84> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.84> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 1140 [1/1] (0.00ns)   --->   "%tmp_378 = call i1 @_ssdm_op_BitSelect.i1.i25.i32(i25 %mul_ln1118_33, i32 24)" [net_hls.cc:299]   --->   Operation 1140 'bitselect' 'tmp_378' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 1141 [1/1] (0.00ns)   --->   "%tmp_380 = call i1 @_ssdm_op_BitSelect.i1.i25.i32(i25 %mul_ln1118_33, i32 6)" [net_hls.cc:299]   --->   Operation 1141 'bitselect' 'tmp_380' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 1142 [1/1] (0.00ns)   --->   "%sext_ln1116_34 = sext i14 %select_ln340_201 to i25" [net_hls.cc:299]   --->   Operation 1142 'sext' 'sext_ln1116_34' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 1143 [1/1] (2.84ns) (root node of the DSP)   --->   "%mul_ln1118_34 = mul i25 %sext_ln1116_34, %sext_ln1118_3" [net_hls.cc:299]   --->   Operation 1143 'mul' 'mul_ln1118_34' <Predicate = true> <Delay = 2.84> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.84> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 1144 [1/1] (0.00ns)   --->   "%tmp_389 = call i1 @_ssdm_op_BitSelect.i1.i25.i32(i25 %mul_ln1118_34, i32 24)" [net_hls.cc:299]   --->   Operation 1144 'bitselect' 'tmp_389' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 1145 [1/1] (0.00ns)   --->   "%tmp_391 = call i1 @_ssdm_op_BitSelect.i1.i25.i32(i25 %mul_ln1118_34, i32 6)" [net_hls.cc:299]   --->   Operation 1145 'bitselect' 'tmp_391' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 1146 [1/1] (0.00ns)   --->   "%sext_ln1116_35 = sext i14 %select_ln340_204 to i25" [net_hls.cc:299]   --->   Operation 1146 'sext' 'sext_ln1116_35' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 1147 [1/1] (2.84ns) (root node of the DSP)   --->   "%mul_ln1118_35 = mul i25 %sext_ln1116_35, %sext_ln1118_4" [net_hls.cc:299]   --->   Operation 1147 'mul' 'mul_ln1118_35' <Predicate = true> <Delay = 2.84> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.84> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 1148 [1/1] (0.00ns)   --->   "%tmp_400 = call i1 @_ssdm_op_BitSelect.i1.i25.i32(i25 %mul_ln1118_35, i32 24)" [net_hls.cc:299]   --->   Operation 1148 'bitselect' 'tmp_400' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 1149 [1/1] (0.00ns)   --->   "%tmp_402 = call i1 @_ssdm_op_BitSelect.i1.i25.i32(i25 %mul_ln1118_35, i32 6)" [net_hls.cc:299]   --->   Operation 1149 'bitselect' 'tmp_402' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 1150 [1/1] (0.00ns)   --->   "%sext_ln1116_36 = sext i14 %select_ln340_207 to i25" [net_hls.cc:299]   --->   Operation 1150 'sext' 'sext_ln1116_36' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 1151 [1/1] (2.84ns) (root node of the DSP)   --->   "%mul_ln1118_36 = mul i25 %sext_ln1116_36, %sext_ln1118_5" [net_hls.cc:299]   --->   Operation 1151 'mul' 'mul_ln1118_36' <Predicate = true> <Delay = 2.84> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.84> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 1152 [1/1] (0.00ns)   --->   "%tmp_411 = call i1 @_ssdm_op_BitSelect.i1.i25.i32(i25 %mul_ln1118_36, i32 24)" [net_hls.cc:299]   --->   Operation 1152 'bitselect' 'tmp_411' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 1153 [1/1] (0.00ns)   --->   "%tmp_413 = call i1 @_ssdm_op_BitSelect.i1.i25.i32(i25 %mul_ln1118_36, i32 6)" [net_hls.cc:299]   --->   Operation 1153 'bitselect' 'tmp_413' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 1154 [1/1] (0.00ns)   --->   "%sext_ln1116_37 = sext i14 %select_ln340_210 to i25" [net_hls.cc:299]   --->   Operation 1154 'sext' 'sext_ln1116_37' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 1155 [1/1] (2.84ns) (root node of the DSP)   --->   "%mul_ln1118_37 = mul i25 %sext_ln1116_37, %sext_ln1118_6" [net_hls.cc:299]   --->   Operation 1155 'mul' 'mul_ln1118_37' <Predicate = true> <Delay = 2.84> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.84> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 1156 [1/1] (0.00ns)   --->   "%tmp_422 = call i1 @_ssdm_op_BitSelect.i1.i25.i32(i25 %mul_ln1118_37, i32 24)" [net_hls.cc:299]   --->   Operation 1156 'bitselect' 'tmp_422' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 1157 [1/1] (0.00ns)   --->   "%tmp_424 = call i1 @_ssdm_op_BitSelect.i1.i25.i32(i25 %mul_ln1118_37, i32 6)" [net_hls.cc:299]   --->   Operation 1157 'bitselect' 'tmp_424' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 1158 [1/1] (0.00ns)   --->   "%sext_ln1116_38 = sext i14 %select_ln340_213 to i25" [net_hls.cc:299]   --->   Operation 1158 'sext' 'sext_ln1116_38' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 1159 [1/1] (2.84ns) (root node of the DSP)   --->   "%mul_ln1118_38 = mul i25 %sext_ln1116_38, %sext_ln1118_7" [net_hls.cc:299]   --->   Operation 1159 'mul' 'mul_ln1118_38' <Predicate = true> <Delay = 2.84> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.84> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 1160 [1/1] (0.00ns)   --->   "%tmp_433 = call i1 @_ssdm_op_BitSelect.i1.i25.i32(i25 %mul_ln1118_38, i32 24)" [net_hls.cc:299]   --->   Operation 1160 'bitselect' 'tmp_433' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 1161 [1/1] (0.00ns)   --->   "%tmp_435 = call i1 @_ssdm_op_BitSelect.i1.i25.i32(i25 %mul_ln1118_38, i32 6)" [net_hls.cc:299]   --->   Operation 1161 'bitselect' 'tmp_435' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 1162 [1/1] (0.00ns)   --->   "%sext_ln1116_39 = sext i14 %select_ln340_216 to i25" [net_hls.cc:299]   --->   Operation 1162 'sext' 'sext_ln1116_39' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 1163 [1/1] (2.84ns) (root node of the DSP)   --->   "%mul_ln1118_39 = mul i25 %sext_ln1116_39, %sext_ln1118_8" [net_hls.cc:299]   --->   Operation 1163 'mul' 'mul_ln1118_39' <Predicate = true> <Delay = 2.84> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.84> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 1164 [1/1] (0.00ns)   --->   "%tmp_444 = call i1 @_ssdm_op_BitSelect.i1.i25.i32(i25 %mul_ln1118_39, i32 24)" [net_hls.cc:299]   --->   Operation 1164 'bitselect' 'tmp_444' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 1165 [1/1] (0.00ns)   --->   "%tmp_446 = call i1 @_ssdm_op_BitSelect.i1.i25.i32(i25 %mul_ln1118_39, i32 6)" [net_hls.cc:299]   --->   Operation 1165 'bitselect' 'tmp_446' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 1166 [1/1] (0.00ns)   --->   "%sext_ln1116_40 = sext i14 %select_ln340_219 to i25" [net_hls.cc:299]   --->   Operation 1166 'sext' 'sext_ln1116_40' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 1167 [1/1] (2.84ns) (root node of the DSP)   --->   "%mul_ln1118_40 = mul i25 %sext_ln1116_40, %sext_ln1118_9" [net_hls.cc:299]   --->   Operation 1167 'mul' 'mul_ln1118_40' <Predicate = true> <Delay = 2.84> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.84> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 1168 [1/1] (0.00ns)   --->   "%tmp_455 = call i1 @_ssdm_op_BitSelect.i1.i25.i32(i25 %mul_ln1118_40, i32 24)" [net_hls.cc:299]   --->   Operation 1168 'bitselect' 'tmp_455' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 1169 [1/1] (0.00ns)   --->   "%tmp_457 = call i1 @_ssdm_op_BitSelect.i1.i25.i32(i25 %mul_ln1118_40, i32 6)" [net_hls.cc:299]   --->   Operation 1169 'bitselect' 'tmp_457' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 1170 [1/1] (0.00ns)   --->   "%sext_ln1116_41 = sext i14 %select_ln340_222 to i25" [net_hls.cc:299]   --->   Operation 1170 'sext' 'sext_ln1116_41' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 1171 [1/1] (2.84ns) (root node of the DSP)   --->   "%mul_ln1118_41 = mul i25 %sext_ln1116_41, %sext_ln1118_10" [net_hls.cc:299]   --->   Operation 1171 'mul' 'mul_ln1118_41' <Predicate = true> <Delay = 2.84> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.84> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 1172 [1/1] (0.00ns)   --->   "%tmp_466 = call i1 @_ssdm_op_BitSelect.i1.i25.i32(i25 %mul_ln1118_41, i32 24)" [net_hls.cc:299]   --->   Operation 1172 'bitselect' 'tmp_466' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 1173 [1/1] (0.00ns)   --->   "%tmp_468 = call i1 @_ssdm_op_BitSelect.i1.i25.i32(i25 %mul_ln1118_41, i32 6)" [net_hls.cc:299]   --->   Operation 1173 'bitselect' 'tmp_468' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 1174 [1/1] (0.00ns)   --->   "%sext_ln1116_42 = sext i14 %select_ln340_225 to i25" [net_hls.cc:299]   --->   Operation 1174 'sext' 'sext_ln1116_42' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 1175 [1/1] (2.84ns) (root node of the DSP)   --->   "%mul_ln1118_42 = mul i25 %sext_ln1116_42, %sext_ln1118_11" [net_hls.cc:299]   --->   Operation 1175 'mul' 'mul_ln1118_42' <Predicate = true> <Delay = 2.84> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.84> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 1176 [1/1] (0.00ns)   --->   "%tmp_477 = call i1 @_ssdm_op_BitSelect.i1.i25.i32(i25 %mul_ln1118_42, i32 24)" [net_hls.cc:299]   --->   Operation 1176 'bitselect' 'tmp_477' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 1177 [1/1] (0.00ns)   --->   "%tmp_479 = call i1 @_ssdm_op_BitSelect.i1.i25.i32(i25 %mul_ln1118_42, i32 6)" [net_hls.cc:299]   --->   Operation 1177 'bitselect' 'tmp_479' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 1178 [1/1] (0.00ns)   --->   "%sext_ln1116_43 = sext i14 %select_ln340_228 to i25" [net_hls.cc:299]   --->   Operation 1178 'sext' 'sext_ln1116_43' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 1179 [1/1] (2.84ns) (root node of the DSP)   --->   "%mul_ln1118_43 = mul i25 %sext_ln1116_43, %sext_ln1118_12" [net_hls.cc:299]   --->   Operation 1179 'mul' 'mul_ln1118_43' <Predicate = true> <Delay = 2.84> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.84> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 1180 [1/1] (0.00ns)   --->   "%tmp_488 = call i1 @_ssdm_op_BitSelect.i1.i25.i32(i25 %mul_ln1118_43, i32 24)" [net_hls.cc:299]   --->   Operation 1180 'bitselect' 'tmp_488' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 1181 [1/1] (0.00ns)   --->   "%tmp_490 = call i1 @_ssdm_op_BitSelect.i1.i25.i32(i25 %mul_ln1118_43, i32 6)" [net_hls.cc:299]   --->   Operation 1181 'bitselect' 'tmp_490' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 1182 [1/1] (0.00ns)   --->   "%sext_ln1116_44 = sext i14 %select_ln340_231 to i25" [net_hls.cc:299]   --->   Operation 1182 'sext' 'sext_ln1116_44' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 1183 [1/1] (2.84ns) (root node of the DSP)   --->   "%mul_ln1118_44 = mul i25 %sext_ln1116_44, %sext_ln1118_13" [net_hls.cc:299]   --->   Operation 1183 'mul' 'mul_ln1118_44' <Predicate = true> <Delay = 2.84> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.84> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 1184 [1/1] (0.00ns)   --->   "%tmp_499 = call i1 @_ssdm_op_BitSelect.i1.i25.i32(i25 %mul_ln1118_44, i32 24)" [net_hls.cc:299]   --->   Operation 1184 'bitselect' 'tmp_499' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 1185 [1/1] (0.00ns)   --->   "%tmp_501 = call i1 @_ssdm_op_BitSelect.i1.i25.i32(i25 %mul_ln1118_44, i32 6)" [net_hls.cc:299]   --->   Operation 1185 'bitselect' 'tmp_501' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 1186 [1/1] (0.00ns)   --->   "%sext_ln1116_45 = sext i14 %select_ln340_234 to i25" [net_hls.cc:299]   --->   Operation 1186 'sext' 'sext_ln1116_45' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 1187 [1/1] (2.84ns) (root node of the DSP)   --->   "%mul_ln1118_45 = mul i25 %sext_ln1116_45, %sext_ln1118_14" [net_hls.cc:299]   --->   Operation 1187 'mul' 'mul_ln1118_45' <Predicate = true> <Delay = 2.84> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.84> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 1188 [1/1] (0.00ns)   --->   "%tmp_510 = call i1 @_ssdm_op_BitSelect.i1.i25.i32(i25 %mul_ln1118_45, i32 24)" [net_hls.cc:299]   --->   Operation 1188 'bitselect' 'tmp_510' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 1189 [1/1] (0.00ns)   --->   "%tmp_512 = call i1 @_ssdm_op_BitSelect.i1.i25.i32(i25 %mul_ln1118_45, i32 6)" [net_hls.cc:299]   --->   Operation 1189 'bitselect' 'tmp_512' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 1190 [1/1] (0.00ns)   --->   "%sext_ln1116_46 = sext i14 %select_ln340_237 to i25" [net_hls.cc:299]   --->   Operation 1190 'sext' 'sext_ln1116_46' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 1191 [1/1] (2.84ns) (root node of the DSP)   --->   "%mul_ln1118_46 = mul i25 %sext_ln1116_46, %sext_ln1118_15" [net_hls.cc:299]   --->   Operation 1191 'mul' 'mul_ln1118_46' <Predicate = true> <Delay = 2.84> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.84> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 1192 [1/1] (0.00ns)   --->   "%tmp_521 = call i1 @_ssdm_op_BitSelect.i1.i25.i32(i25 %mul_ln1118_46, i32 24)" [net_hls.cc:299]   --->   Operation 1192 'bitselect' 'tmp_521' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 1193 [1/1] (0.00ns)   --->   "%tmp_523 = call i1 @_ssdm_op_BitSelect.i1.i25.i32(i25 %mul_ln1118_46, i32 6)" [net_hls.cc:299]   --->   Operation 1193 'bitselect' 'tmp_523' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 1194 [1/1] (0.00ns)   --->   "%sext_ln1116_47 = sext i14 %select_ln340_240 to i25" [net_hls.cc:299]   --->   Operation 1194 'sext' 'sext_ln1116_47' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 1195 [1/1] (2.84ns) (root node of the DSP)   --->   "%mul_ln1118_47 = mul i25 %sext_ln1116_47, %sext_ln1118_16" [net_hls.cc:299]   --->   Operation 1195 'mul' 'mul_ln1118_47' <Predicate = true> <Delay = 2.84> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.84> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 1196 [1/1] (0.00ns)   --->   "%tmp_532 = call i1 @_ssdm_op_BitSelect.i1.i25.i32(i25 %mul_ln1118_47, i32 24)" [net_hls.cc:299]   --->   Operation 1196 'bitselect' 'tmp_532' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 1197 [1/1] (0.00ns)   --->   "%tmp_534 = call i1 @_ssdm_op_BitSelect.i1.i25.i32(i25 %mul_ln1118_47, i32 6)" [net_hls.cc:299]   --->   Operation 1197 'bitselect' 'tmp_534' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 1198 [1/1] (0.00ns)   --->   "%sext_ln1116_48 = sext i14 %select_ln340_243 to i25" [net_hls.cc:299]   --->   Operation 1198 'sext' 'sext_ln1116_48' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 1199 [1/1] (2.84ns) (root node of the DSP)   --->   "%mul_ln1118_48 = mul i25 %sext_ln1116_48, %sext_ln1118_17" [net_hls.cc:299]   --->   Operation 1199 'mul' 'mul_ln1118_48' <Predicate = true> <Delay = 2.84> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.84> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 1200 [1/1] (0.00ns)   --->   "%tmp_543 = call i1 @_ssdm_op_BitSelect.i1.i25.i32(i25 %mul_ln1118_48, i32 24)" [net_hls.cc:299]   --->   Operation 1200 'bitselect' 'tmp_543' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 1201 [1/1] (0.00ns)   --->   "%tmp_545 = call i1 @_ssdm_op_BitSelect.i1.i25.i32(i25 %mul_ln1118_48, i32 6)" [net_hls.cc:299]   --->   Operation 1201 'bitselect' 'tmp_545' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 1202 [1/1] (0.00ns)   --->   "%sext_ln1116_49 = sext i14 %select_ln340_246 to i25" [net_hls.cc:299]   --->   Operation 1202 'sext' 'sext_ln1116_49' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 1203 [1/1] (2.84ns) (root node of the DSP)   --->   "%mul_ln1118_49 = mul i25 %sext_ln1116_49, %sext_ln1118_18" [net_hls.cc:299]   --->   Operation 1203 'mul' 'mul_ln1118_49' <Predicate = true> <Delay = 2.84> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.84> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 1204 [1/1] (0.00ns)   --->   "%tmp_554 = call i1 @_ssdm_op_BitSelect.i1.i25.i32(i25 %mul_ln1118_49, i32 24)" [net_hls.cc:299]   --->   Operation 1204 'bitselect' 'tmp_554' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 1205 [1/1] (0.00ns)   --->   "%tmp_556 = call i1 @_ssdm_op_BitSelect.i1.i25.i32(i25 %mul_ln1118_49, i32 6)" [net_hls.cc:299]   --->   Operation 1205 'bitselect' 'tmp_556' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 1206 [1/1] (0.00ns)   --->   "%sext_ln1116_50 = sext i14 %select_ln340_249 to i25" [net_hls.cc:299]   --->   Operation 1206 'sext' 'sext_ln1116_50' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 1207 [1/1] (2.84ns) (root node of the DSP)   --->   "%mul_ln1118_50 = mul i25 %sext_ln1116_50, %sext_ln1118_19" [net_hls.cc:299]   --->   Operation 1207 'mul' 'mul_ln1118_50' <Predicate = true> <Delay = 2.84> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.84> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 1208 [1/1] (0.00ns)   --->   "%tmp_565 = call i1 @_ssdm_op_BitSelect.i1.i25.i32(i25 %mul_ln1118_50, i32 24)" [net_hls.cc:299]   --->   Operation 1208 'bitselect' 'tmp_565' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 1209 [1/1] (0.00ns)   --->   "%tmp_567 = call i1 @_ssdm_op_BitSelect.i1.i25.i32(i25 %mul_ln1118_50, i32 6)" [net_hls.cc:299]   --->   Operation 1209 'bitselect' 'tmp_567' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 1210 [1/1] (0.00ns)   --->   "%sext_ln1116_51 = sext i14 %select_ln340_252 to i25" [net_hls.cc:299]   --->   Operation 1210 'sext' 'sext_ln1116_51' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 1211 [1/1] (2.84ns) (root node of the DSP)   --->   "%mul_ln1118_51 = mul i25 %sext_ln1116_51, %sext_ln1118_20" [net_hls.cc:299]   --->   Operation 1211 'mul' 'mul_ln1118_51' <Predicate = true> <Delay = 2.84> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.84> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 1212 [1/1] (0.00ns)   --->   "%tmp_576 = call i1 @_ssdm_op_BitSelect.i1.i25.i32(i25 %mul_ln1118_51, i32 24)" [net_hls.cc:299]   --->   Operation 1212 'bitselect' 'tmp_576' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 1213 [1/1] (0.00ns)   --->   "%tmp_578 = call i1 @_ssdm_op_BitSelect.i1.i25.i32(i25 %mul_ln1118_51, i32 6)" [net_hls.cc:299]   --->   Operation 1213 'bitselect' 'tmp_578' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 1214 [1/1] (0.00ns)   --->   "%sext_ln1116_52 = sext i14 %select_ln340_255 to i25" [net_hls.cc:299]   --->   Operation 1214 'sext' 'sext_ln1116_52' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 1215 [1/1] (2.84ns) (root node of the DSP)   --->   "%mul_ln1118_52 = mul i25 %sext_ln1116_52, %sext_ln1118_21" [net_hls.cc:299]   --->   Operation 1215 'mul' 'mul_ln1118_52' <Predicate = true> <Delay = 2.84> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.84> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 1216 [1/1] (0.00ns)   --->   "%tmp_587 = call i1 @_ssdm_op_BitSelect.i1.i25.i32(i25 %mul_ln1118_52, i32 24)" [net_hls.cc:299]   --->   Operation 1216 'bitselect' 'tmp_587' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 1217 [1/1] (0.00ns)   --->   "%tmp_589 = call i1 @_ssdm_op_BitSelect.i1.i25.i32(i25 %mul_ln1118_52, i32 6)" [net_hls.cc:299]   --->   Operation 1217 'bitselect' 'tmp_589' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 1218 [1/1] (0.00ns)   --->   "%sext_ln1116_53 = sext i14 %select_ln340_258 to i25" [net_hls.cc:299]   --->   Operation 1218 'sext' 'sext_ln1116_53' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 1219 [1/1] (2.84ns) (root node of the DSP)   --->   "%mul_ln1118_53 = mul i25 %sext_ln1116_53, %sext_ln1118_22" [net_hls.cc:299]   --->   Operation 1219 'mul' 'mul_ln1118_53' <Predicate = true> <Delay = 2.84> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.84> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 1220 [1/1] (0.00ns)   --->   "%tmp_598 = call i1 @_ssdm_op_BitSelect.i1.i25.i32(i25 %mul_ln1118_53, i32 24)" [net_hls.cc:299]   --->   Operation 1220 'bitselect' 'tmp_598' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 1221 [1/1] (0.00ns)   --->   "%tmp_600 = call i1 @_ssdm_op_BitSelect.i1.i25.i32(i25 %mul_ln1118_53, i32 6)" [net_hls.cc:299]   --->   Operation 1221 'bitselect' 'tmp_600' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 1222 [1/1] (0.00ns)   --->   "%sext_ln1116_54 = sext i14 %select_ln340_261 to i25" [net_hls.cc:299]   --->   Operation 1222 'sext' 'sext_ln1116_54' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 1223 [1/1] (2.84ns) (root node of the DSP)   --->   "%mul_ln1118_54 = mul i25 %sext_ln1116_54, %sext_ln1118_23" [net_hls.cc:299]   --->   Operation 1223 'mul' 'mul_ln1118_54' <Predicate = true> <Delay = 2.84> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.84> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 1224 [1/1] (0.00ns)   --->   "%tmp_609 = call i1 @_ssdm_op_BitSelect.i1.i25.i32(i25 %mul_ln1118_54, i32 24)" [net_hls.cc:299]   --->   Operation 1224 'bitselect' 'tmp_609' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 1225 [1/1] (0.00ns)   --->   "%tmp_611 = call i1 @_ssdm_op_BitSelect.i1.i25.i32(i25 %mul_ln1118_54, i32 6)" [net_hls.cc:299]   --->   Operation 1225 'bitselect' 'tmp_611' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 1226 [1/1] (0.00ns)   --->   "%sext_ln1116_55 = sext i14 %select_ln340_264 to i25" [net_hls.cc:299]   --->   Operation 1226 'sext' 'sext_ln1116_55' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 1227 [1/1] (2.84ns) (root node of the DSP)   --->   "%mul_ln1118_55 = mul i25 %sext_ln1116_55, %sext_ln1118_24" [net_hls.cc:299]   --->   Operation 1227 'mul' 'mul_ln1118_55' <Predicate = true> <Delay = 2.84> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.84> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 1228 [1/1] (0.00ns)   --->   "%tmp_620 = call i1 @_ssdm_op_BitSelect.i1.i25.i32(i25 %mul_ln1118_55, i32 24)" [net_hls.cc:299]   --->   Operation 1228 'bitselect' 'tmp_620' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 1229 [1/1] (0.00ns)   --->   "%tmp_622 = call i1 @_ssdm_op_BitSelect.i1.i25.i32(i25 %mul_ln1118_55, i32 6)" [net_hls.cc:299]   --->   Operation 1229 'bitselect' 'tmp_622' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 1230 [1/1] (0.00ns)   --->   "%sext_ln1116_56 = sext i14 %select_ln340_267 to i25" [net_hls.cc:299]   --->   Operation 1230 'sext' 'sext_ln1116_56' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 1231 [1/1] (2.84ns) (root node of the DSP)   --->   "%mul_ln1118_56 = mul i25 %sext_ln1116_56, %sext_ln1118_25" [net_hls.cc:299]   --->   Operation 1231 'mul' 'mul_ln1118_56' <Predicate = true> <Delay = 2.84> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.84> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 1232 [1/1] (0.00ns)   --->   "%tmp_631 = call i1 @_ssdm_op_BitSelect.i1.i25.i32(i25 %mul_ln1118_56, i32 24)" [net_hls.cc:299]   --->   Operation 1232 'bitselect' 'tmp_631' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 1233 [1/1] (0.00ns)   --->   "%tmp_633 = call i1 @_ssdm_op_BitSelect.i1.i25.i32(i25 %mul_ln1118_56, i32 6)" [net_hls.cc:299]   --->   Operation 1233 'bitselect' 'tmp_633' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 1234 [1/1] (0.00ns)   --->   "%sext_ln1116_57 = sext i14 %select_ln340_270 to i25" [net_hls.cc:299]   --->   Operation 1234 'sext' 'sext_ln1116_57' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 1235 [1/1] (2.84ns) (root node of the DSP)   --->   "%mul_ln1118_57 = mul i25 %sext_ln1116_57, %sext_ln1118_26" [net_hls.cc:299]   --->   Operation 1235 'mul' 'mul_ln1118_57' <Predicate = true> <Delay = 2.84> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.84> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 1236 [1/1] (0.00ns)   --->   "%tmp_642 = call i1 @_ssdm_op_BitSelect.i1.i25.i32(i25 %mul_ln1118_57, i32 24)" [net_hls.cc:299]   --->   Operation 1236 'bitselect' 'tmp_642' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 1237 [1/1] (0.00ns)   --->   "%tmp_644 = call i1 @_ssdm_op_BitSelect.i1.i25.i32(i25 %mul_ln1118_57, i32 6)" [net_hls.cc:299]   --->   Operation 1237 'bitselect' 'tmp_644' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 1238 [1/1] (0.00ns)   --->   "%sext_ln1116_58 = sext i14 %select_ln340_273 to i25" [net_hls.cc:299]   --->   Operation 1238 'sext' 'sext_ln1116_58' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 1239 [1/1] (2.84ns) (root node of the DSP)   --->   "%mul_ln1118_58 = mul i25 %sext_ln1116_58, %sext_ln1118_27" [net_hls.cc:299]   --->   Operation 1239 'mul' 'mul_ln1118_58' <Predicate = true> <Delay = 2.84> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.84> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 1240 [1/1] (0.00ns)   --->   "%tmp_653 = call i1 @_ssdm_op_BitSelect.i1.i25.i32(i25 %mul_ln1118_58, i32 24)" [net_hls.cc:299]   --->   Operation 1240 'bitselect' 'tmp_653' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 1241 [1/1] (0.00ns)   --->   "%tmp_655 = call i1 @_ssdm_op_BitSelect.i1.i25.i32(i25 %mul_ln1118_58, i32 6)" [net_hls.cc:299]   --->   Operation 1241 'bitselect' 'tmp_655' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 1242 [1/1] (0.00ns)   --->   "%sext_ln1116_59 = sext i14 %select_ln340_276 to i25" [net_hls.cc:299]   --->   Operation 1242 'sext' 'sext_ln1116_59' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 1243 [1/1] (2.84ns) (root node of the DSP)   --->   "%mul_ln1118_59 = mul i25 %sext_ln1116_59, %sext_ln1118_28" [net_hls.cc:299]   --->   Operation 1243 'mul' 'mul_ln1118_59' <Predicate = true> <Delay = 2.84> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.84> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 1244 [1/1] (0.00ns)   --->   "%tmp_664 = call i1 @_ssdm_op_BitSelect.i1.i25.i32(i25 %mul_ln1118_59, i32 24)" [net_hls.cc:299]   --->   Operation 1244 'bitselect' 'tmp_664' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 1245 [1/1] (0.00ns)   --->   "%tmp_666 = call i1 @_ssdm_op_BitSelect.i1.i25.i32(i25 %mul_ln1118_59, i32 6)" [net_hls.cc:299]   --->   Operation 1245 'bitselect' 'tmp_666' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 1246 [1/1] (0.00ns)   --->   "%sext_ln1116_60 = sext i14 %select_ln340_279 to i25" [net_hls.cc:299]   --->   Operation 1246 'sext' 'sext_ln1116_60' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 1247 [1/1] (2.84ns) (root node of the DSP)   --->   "%mul_ln1118_60 = mul i25 %sext_ln1116_60, %sext_ln1118_29" [net_hls.cc:299]   --->   Operation 1247 'mul' 'mul_ln1118_60' <Predicate = true> <Delay = 2.84> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.84> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 1248 [1/1] (0.00ns)   --->   "%tmp_675 = call i1 @_ssdm_op_BitSelect.i1.i25.i32(i25 %mul_ln1118_60, i32 24)" [net_hls.cc:299]   --->   Operation 1248 'bitselect' 'tmp_675' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 1249 [1/1] (0.00ns)   --->   "%tmp_677 = call i1 @_ssdm_op_BitSelect.i1.i25.i32(i25 %mul_ln1118_60, i32 6)" [net_hls.cc:299]   --->   Operation 1249 'bitselect' 'tmp_677' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 1250 [1/1] (0.00ns)   --->   "%sext_ln1116_61 = sext i14 %select_ln340_282 to i25" [net_hls.cc:299]   --->   Operation 1250 'sext' 'sext_ln1116_61' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 1251 [1/1] (2.84ns) (root node of the DSP)   --->   "%mul_ln1118_61 = mul i25 %sext_ln1116_61, %sext_ln1118_30" [net_hls.cc:299]   --->   Operation 1251 'mul' 'mul_ln1118_61' <Predicate = true> <Delay = 2.84> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.84> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 1252 [1/1] (0.00ns)   --->   "%tmp_686 = call i1 @_ssdm_op_BitSelect.i1.i25.i32(i25 %mul_ln1118_61, i32 24)" [net_hls.cc:299]   --->   Operation 1252 'bitselect' 'tmp_686' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 1253 [1/1] (0.00ns)   --->   "%tmp_688 = call i1 @_ssdm_op_BitSelect.i1.i25.i32(i25 %mul_ln1118_61, i32 6)" [net_hls.cc:299]   --->   Operation 1253 'bitselect' 'tmp_688' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 1254 [1/1] (0.00ns)   --->   "%sext_ln1116_62 = sext i14 %select_ln340_285 to i25" [net_hls.cc:299]   --->   Operation 1254 'sext' 'sext_ln1116_62' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 1255 [1/1] (2.84ns) (root node of the DSP)   --->   "%mul_ln1118_62 = mul i25 %sext_ln1116_62, %sext_ln1118_31" [net_hls.cc:299]   --->   Operation 1255 'mul' 'mul_ln1118_62' <Predicate = true> <Delay = 2.84> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.84> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 1256 [1/1] (0.00ns)   --->   "%tmp_697 = call i1 @_ssdm_op_BitSelect.i1.i25.i32(i25 %mul_ln1118_62, i32 24)" [net_hls.cc:299]   --->   Operation 1256 'bitselect' 'tmp_697' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 1257 [1/1] (0.00ns)   --->   "%tmp_699 = call i1 @_ssdm_op_BitSelect.i1.i25.i32(i25 %mul_ln1118_62, i32 6)" [net_hls.cc:299]   --->   Operation 1257 'bitselect' 'tmp_699' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 1258 [6/10] (1.53ns)   --->   "%empty = urem i6 %indvar_flatten, 7" [net_hls.cc:289]   --->   Operation 1258 'urem' 'empty' <Predicate = true> <Delay = 1.53> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 9> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1259 [6/10] (1.53ns)   --->   "%empty_28 = urem i6 %add_ln289_2, 7" [net_hls.cc:289]   --->   Operation 1259 'urem' 'empty_28' <Predicate = (!icmp_ln289)> <Delay = 1.53> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 9> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 2.31>
ST_8 : Operation 1260 [1/1] (0.00ns)   --->   "%trunc_ln5 = call i14 @_ssdm_op_PartSelect.i14.i25.i32.i32(i25 %mul_ln1118, i32 7, i32 20)" [net_hls.cc:299]   --->   Operation 1260 'partselect' 'trunc_ln5' <Predicate = (!icmp_ln289)> <Delay = 0.00>
ST_8 : Operation 1261 [1/1] (0.00ns) (grouped into LUT with out node and_ln416)   --->   "%tmp_357 = call i1 @_ssdm_op_BitSelect.i1.i25.i32(i25 %mul_ln1118, i32 20)" [net_hls.cc:299]   --->   Operation 1261 'bitselect' 'tmp_357' <Predicate = (!icmp_ln289)> <Delay = 0.00>
ST_8 : Operation 1262 [1/1] (0.00ns)   --->   "%zext_ln415 = zext i1 %tmp_358 to i14" [net_hls.cc:299]   --->   Operation 1262 'zext' 'zext_ln415' <Predicate = (!icmp_ln289)> <Delay = 0.00>
ST_8 : Operation 1263 [1/1] (0.98ns)   --->   "%add_ln415 = add i14 %trunc_ln5, %zext_ln415" [net_hls.cc:299]   --->   Operation 1263 'add' 'add_ln415' <Predicate = (!icmp_ln289)> <Delay = 0.98> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1264 [1/1] (0.00ns) (grouped into LUT with out node and_ln416)   --->   "%tmp_359 = call i1 @_ssdm_op_BitSelect.i1.i14.i32(i14 %add_ln415, i32 13)" [net_hls.cc:299]   --->   Operation 1264 'bitselect' 'tmp_359' <Predicate = (!icmp_ln289)> <Delay = 0.00>
ST_8 : Operation 1265 [1/1] (0.00ns) (grouped into LUT with out node and_ln416)   --->   "%xor_ln416 = xor i1 %tmp_359, true" [net_hls.cc:299]   --->   Operation 1265 'xor' 'xor_ln416' <Predicate = (!icmp_ln289)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1266 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln416 = and i1 %tmp_357, %xor_ln416" [net_hls.cc:299]   --->   Operation 1266 'and' 'and_ln416' <Predicate = (!icmp_ln289)> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1267 [1/1] (0.00ns)   --->   "%tmp_360 = call i1 @_ssdm_op_BitSelect.i1.i14.i32(i14 %add_ln415, i32 13)" [net_hls.cc:299]   --->   Operation 1267 'bitselect' 'tmp_360' <Predicate = (!icmp_ln289)> <Delay = 0.00>
ST_8 : Operation 1268 [1/1] (0.00ns)   --->   "%p_Result_s = call i3 @_ssdm_op_PartSelect.i3.i25.i32.i32(i25 %mul_ln1118, i32 22, i32 24)" [net_hls.cc:299]   --->   Operation 1268 'partselect' 'p_Result_s' <Predicate = (!icmp_ln289)> <Delay = 0.00>
ST_8 : Operation 1269 [1/1] (0.69ns)   --->   "%icmp_ln879 = icmp eq i3 %p_Result_s, -1" [net_hls.cc:299]   --->   Operation 1269 'icmp' 'icmp_ln879' <Predicate = (!icmp_ln289)> <Delay = 0.69> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1270 [1/1] (0.00ns)   --->   "%p_Result_4 = call i4 @_ssdm_op_PartSelect.i4.i25.i32.i32(i25 %mul_ln1118, i32 21, i32 24)" [net_hls.cc:299]   --->   Operation 1270 'partselect' 'p_Result_4' <Predicate = (!icmp_ln289)> <Delay = 0.00>
ST_8 : Operation 1271 [1/1] (0.88ns)   --->   "%icmp_ln879_64 = icmp eq i4 %p_Result_4, -1" [net_hls.cc:299]   --->   Operation 1271 'icmp' 'icmp_ln879_64' <Predicate = (!icmp_ln289)> <Delay = 0.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1272 [1/1] (0.88ns)   --->   "%icmp_ln768 = icmp eq i4 %p_Result_4, 0" [net_hls.cc:299]   --->   Operation 1272 'icmp' 'icmp_ln768' <Predicate = (!icmp_ln289)> <Delay = 0.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1273 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_160)   --->   "%select_ln777 = select i1 %and_ln416, i1 %icmp_ln879_64, i1 %icmp_ln768" [net_hls.cc:299]   --->   Operation 1273 'select' 'select_ln777' <Predicate = (!icmp_ln289)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 1274 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_128)   --->   "%tmp_361 = call i1 @_ssdm_op_BitSelect.i1.i25.i32(i25 %mul_ln1118, i32 21)" [net_hls.cc:299]   --->   Operation 1274 'bitselect' 'tmp_361' <Predicate = (!icmp_ln289)> <Delay = 0.00>
ST_8 : Operation 1275 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_128)   --->   "%xor_ln779 = xor i1 %tmp_361, true" [net_hls.cc:299]   --->   Operation 1275 'xor' 'xor_ln779' <Predicate = (!icmp_ln289)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1276 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_128)   --->   "%and_ln779 = and i1 %icmp_ln879, %xor_ln779" [net_hls.cc:299]   --->   Operation 1276 'and' 'and_ln779' <Predicate = (!icmp_ln289)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1277 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_128)   --->   "%select_ln416 = select i1 %and_ln416, i1 %and_ln779, i1 %icmp_ln879_64" [net_hls.cc:299]   --->   Operation 1277 'select' 'select_ln416' <Predicate = (!icmp_ln289)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 1278 [1/1] (0.33ns)   --->   "%and_ln781 = and i1 %and_ln416, %icmp_ln879_64" [net_hls.cc:299]   --->   Operation 1278 'and' 'and_ln781' <Predicate = (!icmp_ln289)> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1279 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_160)   --->   "%xor_ln785 = xor i1 %select_ln777, true" [net_hls.cc:299]   --->   Operation 1279 'xor' 'xor_ln785' <Predicate = (!icmp_ln289)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1280 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_160)   --->   "%or_ln785 = or i1 %tmp_360, %xor_ln785" [net_hls.cc:299]   --->   Operation 1280 'or' 'or_ln785' <Predicate = (!icmp_ln289)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1281 [1/1] (0.33ns)   --->   "%xor_ln785_64 = xor i1 %tmp_356, true" [net_hls.cc:299]   --->   Operation 1281 'xor' 'xor_ln785_64' <Predicate = (!icmp_ln289)> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1282 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_160)   --->   "%and_ln785 = and i1 %or_ln785, %xor_ln785_64" [net_hls.cc:299]   --->   Operation 1282 'and' 'and_ln785' <Predicate = (!icmp_ln289)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1283 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln786_128 = and i1 %tmp_360, %select_ln416" [net_hls.cc:299]   --->   Operation 1283 'and' 'and_ln786_128' <Predicate = (!icmp_ln289)> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1284 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_129)   --->   "%or_ln786 = or i1 %and_ln781, %and_ln786_128" [net_hls.cc:299]   --->   Operation 1284 'or' 'or_ln786' <Predicate = (!icmp_ln289)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1285 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_129)   --->   "%xor_ln786_96 = xor i1 %or_ln786, true" [net_hls.cc:299]   --->   Operation 1285 'xor' 'xor_ln786_96' <Predicate = (!icmp_ln289)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1286 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln786_129 = and i1 %tmp_356, %xor_ln786_96" [net_hls.cc:299]   --->   Operation 1286 'and' 'and_ln786_129' <Predicate = (!icmp_ln289)> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1287 [1/1] (0.33ns) (out node of the LUT)   --->   "%or_ln340_160 = or i1 %and_ln786_129, %and_ln785" [net_hls.cc:299]   --->   Operation 1287 'or' 'or_ln340_160' <Predicate = (!icmp_ln289)> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1288 [1/1] (0.00ns)   --->   "%trunc_ln708_s = call i14 @_ssdm_op_PartSelect.i14.i25.i32.i32(i25 %mul_ln1118_32, i32 7, i32 20)" [net_hls.cc:299]   --->   Operation 1288 'partselect' 'trunc_ln708_s' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 1289 [1/1] (0.00ns) (grouped into LUT with out node and_ln416_32)   --->   "%tmp_368 = call i1 @_ssdm_op_BitSelect.i1.i25.i32(i25 %mul_ln1118_32, i32 20)" [net_hls.cc:299]   --->   Operation 1289 'bitselect' 'tmp_368' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 1290 [1/1] (0.00ns)   --->   "%zext_ln415_32 = zext i1 %tmp_369 to i14" [net_hls.cc:299]   --->   Operation 1290 'zext' 'zext_ln415_32' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 1291 [1/1] (0.98ns)   --->   "%add_ln415_32 = add i14 %trunc_ln708_s, %zext_ln415_32" [net_hls.cc:299]   --->   Operation 1291 'add' 'add_ln415_32' <Predicate = true> <Delay = 0.98> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1292 [1/1] (0.00ns) (grouped into LUT with out node and_ln416_32)   --->   "%tmp_370 = call i1 @_ssdm_op_BitSelect.i1.i14.i32(i14 %add_ln415_32, i32 13)" [net_hls.cc:299]   --->   Operation 1292 'bitselect' 'tmp_370' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 1293 [1/1] (0.00ns) (grouped into LUT with out node and_ln416_32)   --->   "%xor_ln416_32 = xor i1 %tmp_370, true" [net_hls.cc:299]   --->   Operation 1293 'xor' 'xor_ln416_32' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1294 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln416_32 = and i1 %tmp_368, %xor_ln416_32" [net_hls.cc:299]   --->   Operation 1294 'and' 'and_ln416_32' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1295 [1/1] (0.00ns)   --->   "%tmp_371 = call i1 @_ssdm_op_BitSelect.i1.i14.i32(i14 %add_ln415_32, i32 13)" [net_hls.cc:299]   --->   Operation 1295 'bitselect' 'tmp_371' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 1296 [1/1] (0.00ns)   --->   "%p_Result_58_1 = call i3 @_ssdm_op_PartSelect.i3.i25.i32.i32(i25 %mul_ln1118_32, i32 22, i32 24)" [net_hls.cc:299]   --->   Operation 1296 'partselect' 'p_Result_58_1' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 1297 [1/1] (0.69ns)   --->   "%icmp_ln879_65 = icmp eq i3 %p_Result_58_1, -1" [net_hls.cc:299]   --->   Operation 1297 'icmp' 'icmp_ln879_65' <Predicate = true> <Delay = 0.69> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1298 [1/1] (0.00ns)   --->   "%p_Result_59_1 = call i4 @_ssdm_op_PartSelect.i4.i25.i32.i32(i25 %mul_ln1118_32, i32 21, i32 24)" [net_hls.cc:299]   --->   Operation 1298 'partselect' 'p_Result_59_1' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 1299 [1/1] (0.88ns)   --->   "%icmp_ln879_66 = icmp eq i4 %p_Result_59_1, -1" [net_hls.cc:299]   --->   Operation 1299 'icmp' 'icmp_ln879_66' <Predicate = true> <Delay = 0.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1300 [1/1] (0.88ns)   --->   "%icmp_ln768_32 = icmp eq i4 %p_Result_59_1, 0" [net_hls.cc:299]   --->   Operation 1300 'icmp' 'icmp_ln768_32' <Predicate = true> <Delay = 0.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1301 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_165)   --->   "%select_ln777_32 = select i1 %and_ln416_32, i1 %icmp_ln879_66, i1 %icmp_ln768_32" [net_hls.cc:299]   --->   Operation 1301 'select' 'select_ln777_32' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 1302 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_1)   --->   "%tmp_372 = call i1 @_ssdm_op_BitSelect.i1.i25.i32(i25 %mul_ln1118_32, i32 21)" [net_hls.cc:299]   --->   Operation 1302 'bitselect' 'tmp_372' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 1303 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_1)   --->   "%xor_ln779_32 = xor i1 %tmp_372, true" [net_hls.cc:299]   --->   Operation 1303 'xor' 'xor_ln779_32' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1304 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_1)   --->   "%and_ln779_1 = and i1 %icmp_ln879_65, %xor_ln779_32" [net_hls.cc:299]   --->   Operation 1304 'and' 'and_ln779_1' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1305 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_1)   --->   "%select_ln416_32 = select i1 %and_ln416_32, i1 %and_ln779_1, i1 %icmp_ln879_66" [net_hls.cc:299]   --->   Operation 1305 'select' 'select_ln416_32' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 1306 [1/1] (0.33ns)   --->   "%and_ln781_1 = and i1 %and_ln416_32, %icmp_ln879_66" [net_hls.cc:299]   --->   Operation 1306 'and' 'and_ln781_1' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1307 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_165)   --->   "%xor_ln785_65 = xor i1 %select_ln777_32, true" [net_hls.cc:299]   --->   Operation 1307 'xor' 'xor_ln785_65' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1308 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_165)   --->   "%or_ln785_32 = or i1 %tmp_371, %xor_ln785_65" [net_hls.cc:299]   --->   Operation 1308 'or' 'or_ln785_32' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1309 [1/1] (0.33ns)   --->   "%xor_ln785_66 = xor i1 %tmp_367, true" [net_hls.cc:299]   --->   Operation 1309 'xor' 'xor_ln785_66' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1310 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_165)   --->   "%and_ln785_32 = and i1 %or_ln785_32, %xor_ln785_66" [net_hls.cc:299]   --->   Operation 1310 'and' 'and_ln785_32' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1311 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln786_1 = and i1 %tmp_371, %select_ln416_32" [net_hls.cc:299]   --->   Operation 1311 'and' 'and_ln786_1' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1312 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_132)   --->   "%or_ln786_32 = or i1 %and_ln781_1, %and_ln786_1" [net_hls.cc:299]   --->   Operation 1312 'or' 'or_ln786_32' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1313 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_132)   --->   "%xor_ln786_98 = xor i1 %or_ln786_32, true" [net_hls.cc:299]   --->   Operation 1313 'xor' 'xor_ln786_98' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1314 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln786_132 = and i1 %tmp_367, %xor_ln786_98" [net_hls.cc:299]   --->   Operation 1314 'and' 'and_ln786_132' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1315 [1/1] (0.33ns) (out node of the LUT)   --->   "%or_ln340_165 = or i1 %and_ln786_132, %and_ln785_32" [net_hls.cc:299]   --->   Operation 1315 'or' 'or_ln340_165' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1316 [1/1] (0.00ns)   --->   "%trunc_ln708_31 = call i14 @_ssdm_op_PartSelect.i14.i25.i32.i32(i25 %mul_ln1118_33, i32 7, i32 20)" [net_hls.cc:299]   --->   Operation 1316 'partselect' 'trunc_ln708_31' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 1317 [1/1] (0.00ns) (grouped into LUT with out node and_ln416_33)   --->   "%tmp_379 = call i1 @_ssdm_op_BitSelect.i1.i25.i32(i25 %mul_ln1118_33, i32 20)" [net_hls.cc:299]   --->   Operation 1317 'bitselect' 'tmp_379' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 1318 [1/1] (0.00ns)   --->   "%zext_ln415_33 = zext i1 %tmp_380 to i14" [net_hls.cc:299]   --->   Operation 1318 'zext' 'zext_ln415_33' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 1319 [1/1] (0.98ns)   --->   "%add_ln415_33 = add i14 %trunc_ln708_31, %zext_ln415_33" [net_hls.cc:299]   --->   Operation 1319 'add' 'add_ln415_33' <Predicate = true> <Delay = 0.98> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1320 [1/1] (0.00ns) (grouped into LUT with out node and_ln416_33)   --->   "%tmp_381 = call i1 @_ssdm_op_BitSelect.i1.i14.i32(i14 %add_ln415_33, i32 13)" [net_hls.cc:299]   --->   Operation 1320 'bitselect' 'tmp_381' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 1321 [1/1] (0.00ns) (grouped into LUT with out node and_ln416_33)   --->   "%xor_ln416_33 = xor i1 %tmp_381, true" [net_hls.cc:299]   --->   Operation 1321 'xor' 'xor_ln416_33' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1322 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln416_33 = and i1 %tmp_379, %xor_ln416_33" [net_hls.cc:299]   --->   Operation 1322 'and' 'and_ln416_33' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1323 [1/1] (0.00ns)   --->   "%tmp_382 = call i1 @_ssdm_op_BitSelect.i1.i14.i32(i14 %add_ln415_33, i32 13)" [net_hls.cc:299]   --->   Operation 1323 'bitselect' 'tmp_382' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 1324 [1/1] (0.00ns)   --->   "%p_Result_58_2 = call i3 @_ssdm_op_PartSelect.i3.i25.i32.i32(i25 %mul_ln1118_33, i32 22, i32 24)" [net_hls.cc:299]   --->   Operation 1324 'partselect' 'p_Result_58_2' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 1325 [1/1] (0.69ns)   --->   "%icmp_ln879_67 = icmp eq i3 %p_Result_58_2, -1" [net_hls.cc:299]   --->   Operation 1325 'icmp' 'icmp_ln879_67' <Predicate = true> <Delay = 0.69> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1326 [1/1] (0.00ns)   --->   "%p_Result_59_2 = call i4 @_ssdm_op_PartSelect.i4.i25.i32.i32(i25 %mul_ln1118_33, i32 21, i32 24)" [net_hls.cc:299]   --->   Operation 1326 'partselect' 'p_Result_59_2' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 1327 [1/1] (0.88ns)   --->   "%icmp_ln879_68 = icmp eq i4 %p_Result_59_2, -1" [net_hls.cc:299]   --->   Operation 1327 'icmp' 'icmp_ln879_68' <Predicate = true> <Delay = 0.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1328 [1/1] (0.88ns)   --->   "%icmp_ln768_33 = icmp eq i4 %p_Result_59_2, 0" [net_hls.cc:299]   --->   Operation 1328 'icmp' 'icmp_ln768_33' <Predicate = true> <Delay = 0.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1329 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_170)   --->   "%select_ln777_33 = select i1 %and_ln416_33, i1 %icmp_ln879_68, i1 %icmp_ln768_33" [net_hls.cc:299]   --->   Operation 1329 'select' 'select_ln777_33' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 1330 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_2)   --->   "%tmp_383 = call i1 @_ssdm_op_BitSelect.i1.i25.i32(i25 %mul_ln1118_33, i32 21)" [net_hls.cc:299]   --->   Operation 1330 'bitselect' 'tmp_383' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 1331 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_2)   --->   "%xor_ln779_33 = xor i1 %tmp_383, true" [net_hls.cc:299]   --->   Operation 1331 'xor' 'xor_ln779_33' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1332 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_2)   --->   "%and_ln779_2 = and i1 %icmp_ln879_67, %xor_ln779_33" [net_hls.cc:299]   --->   Operation 1332 'and' 'and_ln779_2' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1333 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_2)   --->   "%select_ln416_33 = select i1 %and_ln416_33, i1 %and_ln779_2, i1 %icmp_ln879_68" [net_hls.cc:299]   --->   Operation 1333 'select' 'select_ln416_33' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 1334 [1/1] (0.33ns)   --->   "%and_ln781_2 = and i1 %and_ln416_33, %icmp_ln879_68" [net_hls.cc:299]   --->   Operation 1334 'and' 'and_ln781_2' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1335 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_170)   --->   "%xor_ln785_67 = xor i1 %select_ln777_33, true" [net_hls.cc:299]   --->   Operation 1335 'xor' 'xor_ln785_67' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1336 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_170)   --->   "%or_ln785_33 = or i1 %tmp_382, %xor_ln785_67" [net_hls.cc:299]   --->   Operation 1336 'or' 'or_ln785_33' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1337 [1/1] (0.33ns)   --->   "%xor_ln785_68 = xor i1 %tmp_378, true" [net_hls.cc:299]   --->   Operation 1337 'xor' 'xor_ln785_68' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1338 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_170)   --->   "%and_ln785_33 = and i1 %or_ln785_33, %xor_ln785_68" [net_hls.cc:299]   --->   Operation 1338 'and' 'and_ln785_33' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1339 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln786_2 = and i1 %tmp_382, %select_ln416_33" [net_hls.cc:299]   --->   Operation 1339 'and' 'and_ln786_2' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1340 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_135)   --->   "%or_ln786_33 = or i1 %and_ln781_2, %and_ln786_2" [net_hls.cc:299]   --->   Operation 1340 'or' 'or_ln786_33' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1341 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_135)   --->   "%xor_ln786_100 = xor i1 %or_ln786_33, true" [net_hls.cc:299]   --->   Operation 1341 'xor' 'xor_ln786_100' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1342 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln786_135 = and i1 %tmp_378, %xor_ln786_100" [net_hls.cc:299]   --->   Operation 1342 'and' 'and_ln786_135' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1343 [1/1] (0.33ns) (out node of the LUT)   --->   "%or_ln340_170 = or i1 %and_ln786_135, %and_ln785_33" [net_hls.cc:299]   --->   Operation 1343 'or' 'or_ln340_170' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1344 [1/1] (0.00ns)   --->   "%trunc_ln708_32 = call i14 @_ssdm_op_PartSelect.i14.i25.i32.i32(i25 %mul_ln1118_34, i32 7, i32 20)" [net_hls.cc:299]   --->   Operation 1344 'partselect' 'trunc_ln708_32' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 1345 [1/1] (0.00ns) (grouped into LUT with out node and_ln416_34)   --->   "%tmp_390 = call i1 @_ssdm_op_BitSelect.i1.i25.i32(i25 %mul_ln1118_34, i32 20)" [net_hls.cc:299]   --->   Operation 1345 'bitselect' 'tmp_390' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 1346 [1/1] (0.00ns)   --->   "%zext_ln415_34 = zext i1 %tmp_391 to i14" [net_hls.cc:299]   --->   Operation 1346 'zext' 'zext_ln415_34' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 1347 [1/1] (0.98ns)   --->   "%add_ln415_34 = add i14 %trunc_ln708_32, %zext_ln415_34" [net_hls.cc:299]   --->   Operation 1347 'add' 'add_ln415_34' <Predicate = true> <Delay = 0.98> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1348 [1/1] (0.00ns) (grouped into LUT with out node and_ln416_34)   --->   "%tmp_392 = call i1 @_ssdm_op_BitSelect.i1.i14.i32(i14 %add_ln415_34, i32 13)" [net_hls.cc:299]   --->   Operation 1348 'bitselect' 'tmp_392' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 1349 [1/1] (0.00ns) (grouped into LUT with out node and_ln416_34)   --->   "%xor_ln416_34 = xor i1 %tmp_392, true" [net_hls.cc:299]   --->   Operation 1349 'xor' 'xor_ln416_34' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1350 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln416_34 = and i1 %tmp_390, %xor_ln416_34" [net_hls.cc:299]   --->   Operation 1350 'and' 'and_ln416_34' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1351 [1/1] (0.00ns)   --->   "%tmp_393 = call i1 @_ssdm_op_BitSelect.i1.i14.i32(i14 %add_ln415_34, i32 13)" [net_hls.cc:299]   --->   Operation 1351 'bitselect' 'tmp_393' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 1352 [1/1] (0.00ns)   --->   "%p_Result_58_3 = call i3 @_ssdm_op_PartSelect.i3.i25.i32.i32(i25 %mul_ln1118_34, i32 22, i32 24)" [net_hls.cc:299]   --->   Operation 1352 'partselect' 'p_Result_58_3' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 1353 [1/1] (0.69ns)   --->   "%icmp_ln879_69 = icmp eq i3 %p_Result_58_3, -1" [net_hls.cc:299]   --->   Operation 1353 'icmp' 'icmp_ln879_69' <Predicate = true> <Delay = 0.69> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1354 [1/1] (0.00ns)   --->   "%p_Result_59_3 = call i4 @_ssdm_op_PartSelect.i4.i25.i32.i32(i25 %mul_ln1118_34, i32 21, i32 24)" [net_hls.cc:299]   --->   Operation 1354 'partselect' 'p_Result_59_3' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 1355 [1/1] (0.88ns)   --->   "%icmp_ln879_70 = icmp eq i4 %p_Result_59_3, -1" [net_hls.cc:299]   --->   Operation 1355 'icmp' 'icmp_ln879_70' <Predicate = true> <Delay = 0.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1356 [1/1] (0.88ns)   --->   "%icmp_ln768_34 = icmp eq i4 %p_Result_59_3, 0" [net_hls.cc:299]   --->   Operation 1356 'icmp' 'icmp_ln768_34' <Predicate = true> <Delay = 0.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1357 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_175)   --->   "%select_ln777_34 = select i1 %and_ln416_34, i1 %icmp_ln879_70, i1 %icmp_ln768_34" [net_hls.cc:299]   --->   Operation 1357 'select' 'select_ln777_34' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 1358 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_3)   --->   "%tmp_394 = call i1 @_ssdm_op_BitSelect.i1.i25.i32(i25 %mul_ln1118_34, i32 21)" [net_hls.cc:299]   --->   Operation 1358 'bitselect' 'tmp_394' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 1359 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_3)   --->   "%xor_ln779_34 = xor i1 %tmp_394, true" [net_hls.cc:299]   --->   Operation 1359 'xor' 'xor_ln779_34' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1360 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_3)   --->   "%and_ln779_3 = and i1 %icmp_ln879_69, %xor_ln779_34" [net_hls.cc:299]   --->   Operation 1360 'and' 'and_ln779_3' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1361 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_3)   --->   "%select_ln416_34 = select i1 %and_ln416_34, i1 %and_ln779_3, i1 %icmp_ln879_70" [net_hls.cc:299]   --->   Operation 1361 'select' 'select_ln416_34' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 1362 [1/1] (0.33ns)   --->   "%and_ln781_3 = and i1 %and_ln416_34, %icmp_ln879_70" [net_hls.cc:299]   --->   Operation 1362 'and' 'and_ln781_3' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1363 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_175)   --->   "%xor_ln785_69 = xor i1 %select_ln777_34, true" [net_hls.cc:299]   --->   Operation 1363 'xor' 'xor_ln785_69' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1364 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_175)   --->   "%or_ln785_34 = or i1 %tmp_393, %xor_ln785_69" [net_hls.cc:299]   --->   Operation 1364 'or' 'or_ln785_34' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1365 [1/1] (0.33ns)   --->   "%xor_ln785_70 = xor i1 %tmp_389, true" [net_hls.cc:299]   --->   Operation 1365 'xor' 'xor_ln785_70' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1366 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_175)   --->   "%and_ln785_34 = and i1 %or_ln785_34, %xor_ln785_70" [net_hls.cc:299]   --->   Operation 1366 'and' 'and_ln785_34' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1367 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln786_3 = and i1 %tmp_393, %select_ln416_34" [net_hls.cc:299]   --->   Operation 1367 'and' 'and_ln786_3' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1368 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_138)   --->   "%or_ln786_34 = or i1 %and_ln781_3, %and_ln786_3" [net_hls.cc:299]   --->   Operation 1368 'or' 'or_ln786_34' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1369 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_138)   --->   "%xor_ln786_102 = xor i1 %or_ln786_34, true" [net_hls.cc:299]   --->   Operation 1369 'xor' 'xor_ln786_102' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1370 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln786_138 = and i1 %tmp_389, %xor_ln786_102" [net_hls.cc:299]   --->   Operation 1370 'and' 'and_ln786_138' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1371 [1/1] (0.33ns) (out node of the LUT)   --->   "%or_ln340_175 = or i1 %and_ln786_138, %and_ln785_34" [net_hls.cc:299]   --->   Operation 1371 'or' 'or_ln340_175' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1372 [1/1] (0.00ns)   --->   "%trunc_ln708_33 = call i14 @_ssdm_op_PartSelect.i14.i25.i32.i32(i25 %mul_ln1118_35, i32 7, i32 20)" [net_hls.cc:299]   --->   Operation 1372 'partselect' 'trunc_ln708_33' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 1373 [1/1] (0.00ns) (grouped into LUT with out node and_ln416_35)   --->   "%tmp_401 = call i1 @_ssdm_op_BitSelect.i1.i25.i32(i25 %mul_ln1118_35, i32 20)" [net_hls.cc:299]   --->   Operation 1373 'bitselect' 'tmp_401' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 1374 [1/1] (0.00ns)   --->   "%zext_ln415_35 = zext i1 %tmp_402 to i14" [net_hls.cc:299]   --->   Operation 1374 'zext' 'zext_ln415_35' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 1375 [1/1] (0.98ns)   --->   "%add_ln415_35 = add i14 %trunc_ln708_33, %zext_ln415_35" [net_hls.cc:299]   --->   Operation 1375 'add' 'add_ln415_35' <Predicate = true> <Delay = 0.98> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1376 [1/1] (0.00ns) (grouped into LUT with out node and_ln416_35)   --->   "%tmp_403 = call i1 @_ssdm_op_BitSelect.i1.i14.i32(i14 %add_ln415_35, i32 13)" [net_hls.cc:299]   --->   Operation 1376 'bitselect' 'tmp_403' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 1377 [1/1] (0.00ns) (grouped into LUT with out node and_ln416_35)   --->   "%xor_ln416_35 = xor i1 %tmp_403, true" [net_hls.cc:299]   --->   Operation 1377 'xor' 'xor_ln416_35' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1378 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln416_35 = and i1 %tmp_401, %xor_ln416_35" [net_hls.cc:299]   --->   Operation 1378 'and' 'and_ln416_35' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1379 [1/1] (0.00ns)   --->   "%tmp_404 = call i1 @_ssdm_op_BitSelect.i1.i14.i32(i14 %add_ln415_35, i32 13)" [net_hls.cc:299]   --->   Operation 1379 'bitselect' 'tmp_404' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 1380 [1/1] (0.00ns)   --->   "%p_Result_58_4 = call i3 @_ssdm_op_PartSelect.i3.i25.i32.i32(i25 %mul_ln1118_35, i32 22, i32 24)" [net_hls.cc:299]   --->   Operation 1380 'partselect' 'p_Result_58_4' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 1381 [1/1] (0.69ns)   --->   "%icmp_ln879_71 = icmp eq i3 %p_Result_58_4, -1" [net_hls.cc:299]   --->   Operation 1381 'icmp' 'icmp_ln879_71' <Predicate = true> <Delay = 0.69> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1382 [1/1] (0.00ns)   --->   "%p_Result_59_4 = call i4 @_ssdm_op_PartSelect.i4.i25.i32.i32(i25 %mul_ln1118_35, i32 21, i32 24)" [net_hls.cc:299]   --->   Operation 1382 'partselect' 'p_Result_59_4' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 1383 [1/1] (0.88ns)   --->   "%icmp_ln879_72 = icmp eq i4 %p_Result_59_4, -1" [net_hls.cc:299]   --->   Operation 1383 'icmp' 'icmp_ln879_72' <Predicate = true> <Delay = 0.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1384 [1/1] (0.88ns)   --->   "%icmp_ln768_35 = icmp eq i4 %p_Result_59_4, 0" [net_hls.cc:299]   --->   Operation 1384 'icmp' 'icmp_ln768_35' <Predicate = true> <Delay = 0.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1385 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_180)   --->   "%select_ln777_35 = select i1 %and_ln416_35, i1 %icmp_ln879_72, i1 %icmp_ln768_35" [net_hls.cc:299]   --->   Operation 1385 'select' 'select_ln777_35' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 1386 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_4)   --->   "%tmp_405 = call i1 @_ssdm_op_BitSelect.i1.i25.i32(i25 %mul_ln1118_35, i32 21)" [net_hls.cc:299]   --->   Operation 1386 'bitselect' 'tmp_405' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 1387 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_4)   --->   "%xor_ln779_35 = xor i1 %tmp_405, true" [net_hls.cc:299]   --->   Operation 1387 'xor' 'xor_ln779_35' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1388 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_4)   --->   "%and_ln779_4 = and i1 %icmp_ln879_71, %xor_ln779_35" [net_hls.cc:299]   --->   Operation 1388 'and' 'and_ln779_4' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1389 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_4)   --->   "%select_ln416_35 = select i1 %and_ln416_35, i1 %and_ln779_4, i1 %icmp_ln879_72" [net_hls.cc:299]   --->   Operation 1389 'select' 'select_ln416_35' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 1390 [1/1] (0.33ns)   --->   "%and_ln781_4 = and i1 %and_ln416_35, %icmp_ln879_72" [net_hls.cc:299]   --->   Operation 1390 'and' 'and_ln781_4' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1391 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_180)   --->   "%xor_ln785_71 = xor i1 %select_ln777_35, true" [net_hls.cc:299]   --->   Operation 1391 'xor' 'xor_ln785_71' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1392 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_180)   --->   "%or_ln785_35 = or i1 %tmp_404, %xor_ln785_71" [net_hls.cc:299]   --->   Operation 1392 'or' 'or_ln785_35' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1393 [1/1] (0.33ns)   --->   "%xor_ln785_72 = xor i1 %tmp_400, true" [net_hls.cc:299]   --->   Operation 1393 'xor' 'xor_ln785_72' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1394 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_180)   --->   "%and_ln785_35 = and i1 %or_ln785_35, %xor_ln785_72" [net_hls.cc:299]   --->   Operation 1394 'and' 'and_ln785_35' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1395 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln786_4 = and i1 %tmp_404, %select_ln416_35" [net_hls.cc:299]   --->   Operation 1395 'and' 'and_ln786_4' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1396 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_141)   --->   "%or_ln786_35 = or i1 %and_ln781_4, %and_ln786_4" [net_hls.cc:299]   --->   Operation 1396 'or' 'or_ln786_35' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1397 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_141)   --->   "%xor_ln786_104 = xor i1 %or_ln786_35, true" [net_hls.cc:299]   --->   Operation 1397 'xor' 'xor_ln786_104' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1398 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln786_141 = and i1 %tmp_400, %xor_ln786_104" [net_hls.cc:299]   --->   Operation 1398 'and' 'and_ln786_141' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1399 [1/1] (0.33ns) (out node of the LUT)   --->   "%or_ln340_180 = or i1 %and_ln786_141, %and_ln785_35" [net_hls.cc:299]   --->   Operation 1399 'or' 'or_ln340_180' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1400 [1/1] (0.00ns)   --->   "%trunc_ln708_34 = call i14 @_ssdm_op_PartSelect.i14.i25.i32.i32(i25 %mul_ln1118_36, i32 7, i32 20)" [net_hls.cc:299]   --->   Operation 1400 'partselect' 'trunc_ln708_34' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 1401 [1/1] (0.00ns) (grouped into LUT with out node and_ln416_36)   --->   "%tmp_412 = call i1 @_ssdm_op_BitSelect.i1.i25.i32(i25 %mul_ln1118_36, i32 20)" [net_hls.cc:299]   --->   Operation 1401 'bitselect' 'tmp_412' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 1402 [1/1] (0.00ns)   --->   "%zext_ln415_36 = zext i1 %tmp_413 to i14" [net_hls.cc:299]   --->   Operation 1402 'zext' 'zext_ln415_36' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 1403 [1/1] (0.98ns)   --->   "%add_ln415_36 = add i14 %trunc_ln708_34, %zext_ln415_36" [net_hls.cc:299]   --->   Operation 1403 'add' 'add_ln415_36' <Predicate = true> <Delay = 0.98> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1404 [1/1] (0.00ns) (grouped into LUT with out node and_ln416_36)   --->   "%tmp_414 = call i1 @_ssdm_op_BitSelect.i1.i14.i32(i14 %add_ln415_36, i32 13)" [net_hls.cc:299]   --->   Operation 1404 'bitselect' 'tmp_414' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 1405 [1/1] (0.00ns) (grouped into LUT with out node and_ln416_36)   --->   "%xor_ln416_36 = xor i1 %tmp_414, true" [net_hls.cc:299]   --->   Operation 1405 'xor' 'xor_ln416_36' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1406 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln416_36 = and i1 %tmp_412, %xor_ln416_36" [net_hls.cc:299]   --->   Operation 1406 'and' 'and_ln416_36' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1407 [1/1] (0.00ns)   --->   "%tmp_415 = call i1 @_ssdm_op_BitSelect.i1.i14.i32(i14 %add_ln415_36, i32 13)" [net_hls.cc:299]   --->   Operation 1407 'bitselect' 'tmp_415' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 1408 [1/1] (0.00ns)   --->   "%p_Result_58_5 = call i3 @_ssdm_op_PartSelect.i3.i25.i32.i32(i25 %mul_ln1118_36, i32 22, i32 24)" [net_hls.cc:299]   --->   Operation 1408 'partselect' 'p_Result_58_5' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 1409 [1/1] (0.69ns)   --->   "%icmp_ln879_73 = icmp eq i3 %p_Result_58_5, -1" [net_hls.cc:299]   --->   Operation 1409 'icmp' 'icmp_ln879_73' <Predicate = true> <Delay = 0.69> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1410 [1/1] (0.00ns)   --->   "%p_Result_59_5 = call i4 @_ssdm_op_PartSelect.i4.i25.i32.i32(i25 %mul_ln1118_36, i32 21, i32 24)" [net_hls.cc:299]   --->   Operation 1410 'partselect' 'p_Result_59_5' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 1411 [1/1] (0.88ns)   --->   "%icmp_ln879_74 = icmp eq i4 %p_Result_59_5, -1" [net_hls.cc:299]   --->   Operation 1411 'icmp' 'icmp_ln879_74' <Predicate = true> <Delay = 0.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1412 [1/1] (0.88ns)   --->   "%icmp_ln768_36 = icmp eq i4 %p_Result_59_5, 0" [net_hls.cc:299]   --->   Operation 1412 'icmp' 'icmp_ln768_36' <Predicate = true> <Delay = 0.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1413 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_185)   --->   "%select_ln777_36 = select i1 %and_ln416_36, i1 %icmp_ln879_74, i1 %icmp_ln768_36" [net_hls.cc:299]   --->   Operation 1413 'select' 'select_ln777_36' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 1414 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_5)   --->   "%tmp_416 = call i1 @_ssdm_op_BitSelect.i1.i25.i32(i25 %mul_ln1118_36, i32 21)" [net_hls.cc:299]   --->   Operation 1414 'bitselect' 'tmp_416' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 1415 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_5)   --->   "%xor_ln779_36 = xor i1 %tmp_416, true" [net_hls.cc:299]   --->   Operation 1415 'xor' 'xor_ln779_36' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1416 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_5)   --->   "%and_ln779_5 = and i1 %icmp_ln879_73, %xor_ln779_36" [net_hls.cc:299]   --->   Operation 1416 'and' 'and_ln779_5' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1417 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_5)   --->   "%select_ln416_36 = select i1 %and_ln416_36, i1 %and_ln779_5, i1 %icmp_ln879_74" [net_hls.cc:299]   --->   Operation 1417 'select' 'select_ln416_36' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 1418 [1/1] (0.33ns)   --->   "%and_ln781_5 = and i1 %and_ln416_36, %icmp_ln879_74" [net_hls.cc:299]   --->   Operation 1418 'and' 'and_ln781_5' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1419 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_185)   --->   "%xor_ln785_73 = xor i1 %select_ln777_36, true" [net_hls.cc:299]   --->   Operation 1419 'xor' 'xor_ln785_73' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1420 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_185)   --->   "%or_ln785_36 = or i1 %tmp_415, %xor_ln785_73" [net_hls.cc:299]   --->   Operation 1420 'or' 'or_ln785_36' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1421 [1/1] (0.33ns)   --->   "%xor_ln785_74 = xor i1 %tmp_411, true" [net_hls.cc:299]   --->   Operation 1421 'xor' 'xor_ln785_74' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1422 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_185)   --->   "%and_ln785_36 = and i1 %or_ln785_36, %xor_ln785_74" [net_hls.cc:299]   --->   Operation 1422 'and' 'and_ln785_36' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1423 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln786_5 = and i1 %tmp_415, %select_ln416_36" [net_hls.cc:299]   --->   Operation 1423 'and' 'and_ln786_5' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1424 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_144)   --->   "%or_ln786_36 = or i1 %and_ln781_5, %and_ln786_5" [net_hls.cc:299]   --->   Operation 1424 'or' 'or_ln786_36' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1425 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_144)   --->   "%xor_ln786_107 = xor i1 %or_ln786_36, true" [net_hls.cc:299]   --->   Operation 1425 'xor' 'xor_ln786_107' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1426 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln786_144 = and i1 %tmp_411, %xor_ln786_107" [net_hls.cc:299]   --->   Operation 1426 'and' 'and_ln786_144' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1427 [1/1] (0.33ns) (out node of the LUT)   --->   "%or_ln340_185 = or i1 %and_ln786_144, %and_ln785_36" [net_hls.cc:299]   --->   Operation 1427 'or' 'or_ln340_185' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1428 [1/1] (0.00ns)   --->   "%trunc_ln708_35 = call i14 @_ssdm_op_PartSelect.i14.i25.i32.i32(i25 %mul_ln1118_37, i32 7, i32 20)" [net_hls.cc:299]   --->   Operation 1428 'partselect' 'trunc_ln708_35' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 1429 [1/1] (0.00ns) (grouped into LUT with out node and_ln416_37)   --->   "%tmp_423 = call i1 @_ssdm_op_BitSelect.i1.i25.i32(i25 %mul_ln1118_37, i32 20)" [net_hls.cc:299]   --->   Operation 1429 'bitselect' 'tmp_423' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 1430 [1/1] (0.00ns)   --->   "%zext_ln415_37 = zext i1 %tmp_424 to i14" [net_hls.cc:299]   --->   Operation 1430 'zext' 'zext_ln415_37' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 1431 [1/1] (0.98ns)   --->   "%add_ln415_37 = add i14 %trunc_ln708_35, %zext_ln415_37" [net_hls.cc:299]   --->   Operation 1431 'add' 'add_ln415_37' <Predicate = true> <Delay = 0.98> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1432 [1/1] (0.00ns) (grouped into LUT with out node and_ln416_37)   --->   "%tmp_425 = call i1 @_ssdm_op_BitSelect.i1.i14.i32(i14 %add_ln415_37, i32 13)" [net_hls.cc:299]   --->   Operation 1432 'bitselect' 'tmp_425' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 1433 [1/1] (0.00ns) (grouped into LUT with out node and_ln416_37)   --->   "%xor_ln416_37 = xor i1 %tmp_425, true" [net_hls.cc:299]   --->   Operation 1433 'xor' 'xor_ln416_37' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1434 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln416_37 = and i1 %tmp_423, %xor_ln416_37" [net_hls.cc:299]   --->   Operation 1434 'and' 'and_ln416_37' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1435 [1/1] (0.00ns)   --->   "%tmp_426 = call i1 @_ssdm_op_BitSelect.i1.i14.i32(i14 %add_ln415_37, i32 13)" [net_hls.cc:299]   --->   Operation 1435 'bitselect' 'tmp_426' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 1436 [1/1] (0.00ns)   --->   "%p_Result_58_6 = call i3 @_ssdm_op_PartSelect.i3.i25.i32.i32(i25 %mul_ln1118_37, i32 22, i32 24)" [net_hls.cc:299]   --->   Operation 1436 'partselect' 'p_Result_58_6' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 1437 [1/1] (0.69ns)   --->   "%icmp_ln879_75 = icmp eq i3 %p_Result_58_6, -1" [net_hls.cc:299]   --->   Operation 1437 'icmp' 'icmp_ln879_75' <Predicate = true> <Delay = 0.69> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1438 [1/1] (0.00ns)   --->   "%p_Result_59_6 = call i4 @_ssdm_op_PartSelect.i4.i25.i32.i32(i25 %mul_ln1118_37, i32 21, i32 24)" [net_hls.cc:299]   --->   Operation 1438 'partselect' 'p_Result_59_6' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 1439 [1/1] (0.88ns)   --->   "%icmp_ln879_76 = icmp eq i4 %p_Result_59_6, -1" [net_hls.cc:299]   --->   Operation 1439 'icmp' 'icmp_ln879_76' <Predicate = true> <Delay = 0.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1440 [1/1] (0.88ns)   --->   "%icmp_ln768_37 = icmp eq i4 %p_Result_59_6, 0" [net_hls.cc:299]   --->   Operation 1440 'icmp' 'icmp_ln768_37' <Predicate = true> <Delay = 0.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1441 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_190)   --->   "%select_ln777_37 = select i1 %and_ln416_37, i1 %icmp_ln879_76, i1 %icmp_ln768_37" [net_hls.cc:299]   --->   Operation 1441 'select' 'select_ln777_37' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 1442 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_6)   --->   "%tmp_427 = call i1 @_ssdm_op_BitSelect.i1.i25.i32(i25 %mul_ln1118_37, i32 21)" [net_hls.cc:299]   --->   Operation 1442 'bitselect' 'tmp_427' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 1443 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_6)   --->   "%xor_ln779_37 = xor i1 %tmp_427, true" [net_hls.cc:299]   --->   Operation 1443 'xor' 'xor_ln779_37' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1444 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_6)   --->   "%and_ln779_6 = and i1 %icmp_ln879_75, %xor_ln779_37" [net_hls.cc:299]   --->   Operation 1444 'and' 'and_ln779_6' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1445 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_6)   --->   "%select_ln416_37 = select i1 %and_ln416_37, i1 %and_ln779_6, i1 %icmp_ln879_76" [net_hls.cc:299]   --->   Operation 1445 'select' 'select_ln416_37' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 1446 [1/1] (0.33ns)   --->   "%and_ln781_6 = and i1 %and_ln416_37, %icmp_ln879_76" [net_hls.cc:299]   --->   Operation 1446 'and' 'and_ln781_6' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1447 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_190)   --->   "%xor_ln785_75 = xor i1 %select_ln777_37, true" [net_hls.cc:299]   --->   Operation 1447 'xor' 'xor_ln785_75' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1448 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_190)   --->   "%or_ln785_37 = or i1 %tmp_426, %xor_ln785_75" [net_hls.cc:299]   --->   Operation 1448 'or' 'or_ln785_37' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1449 [1/1] (0.33ns)   --->   "%xor_ln785_76 = xor i1 %tmp_422, true" [net_hls.cc:299]   --->   Operation 1449 'xor' 'xor_ln785_76' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1450 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_190)   --->   "%and_ln785_37 = and i1 %or_ln785_37, %xor_ln785_76" [net_hls.cc:299]   --->   Operation 1450 'and' 'and_ln785_37' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1451 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln786_6 = and i1 %tmp_426, %select_ln416_37" [net_hls.cc:299]   --->   Operation 1451 'and' 'and_ln786_6' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1452 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_147)   --->   "%or_ln786_37 = or i1 %and_ln781_6, %and_ln786_6" [net_hls.cc:299]   --->   Operation 1452 'or' 'or_ln786_37' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1453 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_147)   --->   "%xor_ln786_109 = xor i1 %or_ln786_37, true" [net_hls.cc:299]   --->   Operation 1453 'xor' 'xor_ln786_109' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1454 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln786_147 = and i1 %tmp_422, %xor_ln786_109" [net_hls.cc:299]   --->   Operation 1454 'and' 'and_ln786_147' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1455 [1/1] (0.33ns) (out node of the LUT)   --->   "%or_ln340_190 = or i1 %and_ln786_147, %and_ln785_37" [net_hls.cc:299]   --->   Operation 1455 'or' 'or_ln340_190' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1456 [1/1] (0.00ns)   --->   "%trunc_ln708_36 = call i14 @_ssdm_op_PartSelect.i14.i25.i32.i32(i25 %mul_ln1118_38, i32 7, i32 20)" [net_hls.cc:299]   --->   Operation 1456 'partselect' 'trunc_ln708_36' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 1457 [1/1] (0.00ns) (grouped into LUT with out node and_ln416_38)   --->   "%tmp_434 = call i1 @_ssdm_op_BitSelect.i1.i25.i32(i25 %mul_ln1118_38, i32 20)" [net_hls.cc:299]   --->   Operation 1457 'bitselect' 'tmp_434' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 1458 [1/1] (0.00ns)   --->   "%zext_ln415_38 = zext i1 %tmp_435 to i14" [net_hls.cc:299]   --->   Operation 1458 'zext' 'zext_ln415_38' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 1459 [1/1] (0.98ns)   --->   "%add_ln415_38 = add i14 %trunc_ln708_36, %zext_ln415_38" [net_hls.cc:299]   --->   Operation 1459 'add' 'add_ln415_38' <Predicate = true> <Delay = 0.98> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1460 [1/1] (0.00ns) (grouped into LUT with out node and_ln416_38)   --->   "%tmp_436 = call i1 @_ssdm_op_BitSelect.i1.i14.i32(i14 %add_ln415_38, i32 13)" [net_hls.cc:299]   --->   Operation 1460 'bitselect' 'tmp_436' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 1461 [1/1] (0.00ns) (grouped into LUT with out node and_ln416_38)   --->   "%xor_ln416_38 = xor i1 %tmp_436, true" [net_hls.cc:299]   --->   Operation 1461 'xor' 'xor_ln416_38' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1462 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln416_38 = and i1 %tmp_434, %xor_ln416_38" [net_hls.cc:299]   --->   Operation 1462 'and' 'and_ln416_38' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1463 [1/1] (0.00ns)   --->   "%tmp_437 = call i1 @_ssdm_op_BitSelect.i1.i14.i32(i14 %add_ln415_38, i32 13)" [net_hls.cc:299]   --->   Operation 1463 'bitselect' 'tmp_437' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 1464 [1/1] (0.00ns)   --->   "%p_Result_58_7 = call i3 @_ssdm_op_PartSelect.i3.i25.i32.i32(i25 %mul_ln1118_38, i32 22, i32 24)" [net_hls.cc:299]   --->   Operation 1464 'partselect' 'p_Result_58_7' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 1465 [1/1] (0.69ns)   --->   "%icmp_ln879_77 = icmp eq i3 %p_Result_58_7, -1" [net_hls.cc:299]   --->   Operation 1465 'icmp' 'icmp_ln879_77' <Predicate = true> <Delay = 0.69> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1466 [1/1] (0.00ns)   --->   "%p_Result_59_7 = call i4 @_ssdm_op_PartSelect.i4.i25.i32.i32(i25 %mul_ln1118_38, i32 21, i32 24)" [net_hls.cc:299]   --->   Operation 1466 'partselect' 'p_Result_59_7' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 1467 [1/1] (0.88ns)   --->   "%icmp_ln879_78 = icmp eq i4 %p_Result_59_7, -1" [net_hls.cc:299]   --->   Operation 1467 'icmp' 'icmp_ln879_78' <Predicate = true> <Delay = 0.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1468 [1/1] (0.88ns)   --->   "%icmp_ln768_38 = icmp eq i4 %p_Result_59_7, 0" [net_hls.cc:299]   --->   Operation 1468 'icmp' 'icmp_ln768_38' <Predicate = true> <Delay = 0.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1469 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_195)   --->   "%select_ln777_38 = select i1 %and_ln416_38, i1 %icmp_ln879_78, i1 %icmp_ln768_38" [net_hls.cc:299]   --->   Operation 1469 'select' 'select_ln777_38' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 1470 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_7)   --->   "%tmp_438 = call i1 @_ssdm_op_BitSelect.i1.i25.i32(i25 %mul_ln1118_38, i32 21)" [net_hls.cc:299]   --->   Operation 1470 'bitselect' 'tmp_438' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 1471 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_7)   --->   "%xor_ln779_38 = xor i1 %tmp_438, true" [net_hls.cc:299]   --->   Operation 1471 'xor' 'xor_ln779_38' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1472 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_7)   --->   "%and_ln779_7 = and i1 %icmp_ln879_77, %xor_ln779_38" [net_hls.cc:299]   --->   Operation 1472 'and' 'and_ln779_7' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1473 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_7)   --->   "%select_ln416_38 = select i1 %and_ln416_38, i1 %and_ln779_7, i1 %icmp_ln879_78" [net_hls.cc:299]   --->   Operation 1473 'select' 'select_ln416_38' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 1474 [1/1] (0.33ns)   --->   "%and_ln781_7 = and i1 %and_ln416_38, %icmp_ln879_78" [net_hls.cc:299]   --->   Operation 1474 'and' 'and_ln781_7' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1475 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_195)   --->   "%xor_ln785_77 = xor i1 %select_ln777_38, true" [net_hls.cc:299]   --->   Operation 1475 'xor' 'xor_ln785_77' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1476 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_195)   --->   "%or_ln785_38 = or i1 %tmp_437, %xor_ln785_77" [net_hls.cc:299]   --->   Operation 1476 'or' 'or_ln785_38' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1477 [1/1] (0.33ns)   --->   "%xor_ln785_78 = xor i1 %tmp_433, true" [net_hls.cc:299]   --->   Operation 1477 'xor' 'xor_ln785_78' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1478 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_195)   --->   "%and_ln785_38 = and i1 %or_ln785_38, %xor_ln785_78" [net_hls.cc:299]   --->   Operation 1478 'and' 'and_ln785_38' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1479 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln786_7 = and i1 %tmp_437, %select_ln416_38" [net_hls.cc:299]   --->   Operation 1479 'and' 'and_ln786_7' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1480 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_150)   --->   "%or_ln786_38 = or i1 %and_ln781_7, %and_ln786_7" [net_hls.cc:299]   --->   Operation 1480 'or' 'or_ln786_38' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1481 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_150)   --->   "%xor_ln786_111 = xor i1 %or_ln786_38, true" [net_hls.cc:299]   --->   Operation 1481 'xor' 'xor_ln786_111' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1482 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln786_150 = and i1 %tmp_433, %xor_ln786_111" [net_hls.cc:299]   --->   Operation 1482 'and' 'and_ln786_150' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1483 [1/1] (0.33ns) (out node of the LUT)   --->   "%or_ln340_195 = or i1 %and_ln786_150, %and_ln785_38" [net_hls.cc:299]   --->   Operation 1483 'or' 'or_ln340_195' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1484 [1/1] (0.00ns)   --->   "%trunc_ln708_37 = call i14 @_ssdm_op_PartSelect.i14.i25.i32.i32(i25 %mul_ln1118_39, i32 7, i32 20)" [net_hls.cc:299]   --->   Operation 1484 'partselect' 'trunc_ln708_37' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 1485 [1/1] (0.00ns) (grouped into LUT with out node and_ln416_39)   --->   "%tmp_445 = call i1 @_ssdm_op_BitSelect.i1.i25.i32(i25 %mul_ln1118_39, i32 20)" [net_hls.cc:299]   --->   Operation 1485 'bitselect' 'tmp_445' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 1486 [1/1] (0.00ns)   --->   "%zext_ln415_39 = zext i1 %tmp_446 to i14" [net_hls.cc:299]   --->   Operation 1486 'zext' 'zext_ln415_39' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 1487 [1/1] (0.98ns)   --->   "%add_ln415_39 = add i14 %trunc_ln708_37, %zext_ln415_39" [net_hls.cc:299]   --->   Operation 1487 'add' 'add_ln415_39' <Predicate = true> <Delay = 0.98> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1488 [1/1] (0.00ns) (grouped into LUT with out node and_ln416_39)   --->   "%tmp_447 = call i1 @_ssdm_op_BitSelect.i1.i14.i32(i14 %add_ln415_39, i32 13)" [net_hls.cc:299]   --->   Operation 1488 'bitselect' 'tmp_447' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 1489 [1/1] (0.00ns) (grouped into LUT with out node and_ln416_39)   --->   "%xor_ln416_39 = xor i1 %tmp_447, true" [net_hls.cc:299]   --->   Operation 1489 'xor' 'xor_ln416_39' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1490 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln416_39 = and i1 %tmp_445, %xor_ln416_39" [net_hls.cc:299]   --->   Operation 1490 'and' 'and_ln416_39' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1491 [1/1] (0.00ns)   --->   "%tmp_448 = call i1 @_ssdm_op_BitSelect.i1.i14.i32(i14 %add_ln415_39, i32 13)" [net_hls.cc:299]   --->   Operation 1491 'bitselect' 'tmp_448' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 1492 [1/1] (0.00ns)   --->   "%p_Result_58_8 = call i3 @_ssdm_op_PartSelect.i3.i25.i32.i32(i25 %mul_ln1118_39, i32 22, i32 24)" [net_hls.cc:299]   --->   Operation 1492 'partselect' 'p_Result_58_8' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 1493 [1/1] (0.69ns)   --->   "%icmp_ln879_79 = icmp eq i3 %p_Result_58_8, -1" [net_hls.cc:299]   --->   Operation 1493 'icmp' 'icmp_ln879_79' <Predicate = true> <Delay = 0.69> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1494 [1/1] (0.00ns)   --->   "%p_Result_59_8 = call i4 @_ssdm_op_PartSelect.i4.i25.i32.i32(i25 %mul_ln1118_39, i32 21, i32 24)" [net_hls.cc:299]   --->   Operation 1494 'partselect' 'p_Result_59_8' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 1495 [1/1] (0.88ns)   --->   "%icmp_ln879_80 = icmp eq i4 %p_Result_59_8, -1" [net_hls.cc:299]   --->   Operation 1495 'icmp' 'icmp_ln879_80' <Predicate = true> <Delay = 0.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1496 [1/1] (0.88ns)   --->   "%icmp_ln768_39 = icmp eq i4 %p_Result_59_8, 0" [net_hls.cc:299]   --->   Operation 1496 'icmp' 'icmp_ln768_39' <Predicate = true> <Delay = 0.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1497 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_200)   --->   "%select_ln777_39 = select i1 %and_ln416_39, i1 %icmp_ln879_80, i1 %icmp_ln768_39" [net_hls.cc:299]   --->   Operation 1497 'select' 'select_ln777_39' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 1498 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_8)   --->   "%tmp_449 = call i1 @_ssdm_op_BitSelect.i1.i25.i32(i25 %mul_ln1118_39, i32 21)" [net_hls.cc:299]   --->   Operation 1498 'bitselect' 'tmp_449' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 1499 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_8)   --->   "%xor_ln779_39 = xor i1 %tmp_449, true" [net_hls.cc:299]   --->   Operation 1499 'xor' 'xor_ln779_39' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1500 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_8)   --->   "%and_ln779_8 = and i1 %icmp_ln879_79, %xor_ln779_39" [net_hls.cc:299]   --->   Operation 1500 'and' 'and_ln779_8' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1501 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_8)   --->   "%select_ln416_39 = select i1 %and_ln416_39, i1 %and_ln779_8, i1 %icmp_ln879_80" [net_hls.cc:299]   --->   Operation 1501 'select' 'select_ln416_39' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 1502 [1/1] (0.33ns)   --->   "%and_ln781_8 = and i1 %and_ln416_39, %icmp_ln879_80" [net_hls.cc:299]   --->   Operation 1502 'and' 'and_ln781_8' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1503 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_200)   --->   "%xor_ln785_79 = xor i1 %select_ln777_39, true" [net_hls.cc:299]   --->   Operation 1503 'xor' 'xor_ln785_79' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1504 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_200)   --->   "%or_ln785_39 = or i1 %tmp_448, %xor_ln785_79" [net_hls.cc:299]   --->   Operation 1504 'or' 'or_ln785_39' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1505 [1/1] (0.33ns)   --->   "%xor_ln785_80 = xor i1 %tmp_444, true" [net_hls.cc:299]   --->   Operation 1505 'xor' 'xor_ln785_80' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1506 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_200)   --->   "%and_ln785_39 = and i1 %or_ln785_39, %xor_ln785_80" [net_hls.cc:299]   --->   Operation 1506 'and' 'and_ln785_39' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1507 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln786_8 = and i1 %tmp_448, %select_ln416_39" [net_hls.cc:299]   --->   Operation 1507 'and' 'and_ln786_8' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1508 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_153)   --->   "%or_ln786_39 = or i1 %and_ln781_8, %and_ln786_8" [net_hls.cc:299]   --->   Operation 1508 'or' 'or_ln786_39' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1509 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_153)   --->   "%xor_ln786_113 = xor i1 %or_ln786_39, true" [net_hls.cc:299]   --->   Operation 1509 'xor' 'xor_ln786_113' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1510 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln786_153 = and i1 %tmp_444, %xor_ln786_113" [net_hls.cc:299]   --->   Operation 1510 'and' 'and_ln786_153' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1511 [1/1] (0.33ns) (out node of the LUT)   --->   "%or_ln340_200 = or i1 %and_ln786_153, %and_ln785_39" [net_hls.cc:299]   --->   Operation 1511 'or' 'or_ln340_200' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1512 [1/1] (0.00ns)   --->   "%trunc_ln708_38 = call i14 @_ssdm_op_PartSelect.i14.i25.i32.i32(i25 %mul_ln1118_40, i32 7, i32 20)" [net_hls.cc:299]   --->   Operation 1512 'partselect' 'trunc_ln708_38' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 1513 [1/1] (0.00ns) (grouped into LUT with out node and_ln416_40)   --->   "%tmp_456 = call i1 @_ssdm_op_BitSelect.i1.i25.i32(i25 %mul_ln1118_40, i32 20)" [net_hls.cc:299]   --->   Operation 1513 'bitselect' 'tmp_456' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 1514 [1/1] (0.00ns)   --->   "%zext_ln415_40 = zext i1 %tmp_457 to i14" [net_hls.cc:299]   --->   Operation 1514 'zext' 'zext_ln415_40' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 1515 [1/1] (0.98ns)   --->   "%add_ln415_40 = add i14 %trunc_ln708_38, %zext_ln415_40" [net_hls.cc:299]   --->   Operation 1515 'add' 'add_ln415_40' <Predicate = true> <Delay = 0.98> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1516 [1/1] (0.00ns) (grouped into LUT with out node and_ln416_40)   --->   "%tmp_458 = call i1 @_ssdm_op_BitSelect.i1.i14.i32(i14 %add_ln415_40, i32 13)" [net_hls.cc:299]   --->   Operation 1516 'bitselect' 'tmp_458' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 1517 [1/1] (0.00ns) (grouped into LUT with out node and_ln416_40)   --->   "%xor_ln416_40 = xor i1 %tmp_458, true" [net_hls.cc:299]   --->   Operation 1517 'xor' 'xor_ln416_40' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1518 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln416_40 = and i1 %tmp_456, %xor_ln416_40" [net_hls.cc:299]   --->   Operation 1518 'and' 'and_ln416_40' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1519 [1/1] (0.00ns)   --->   "%tmp_459 = call i1 @_ssdm_op_BitSelect.i1.i14.i32(i14 %add_ln415_40, i32 13)" [net_hls.cc:299]   --->   Operation 1519 'bitselect' 'tmp_459' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 1520 [1/1] (0.00ns)   --->   "%p_Result_58_9 = call i3 @_ssdm_op_PartSelect.i3.i25.i32.i32(i25 %mul_ln1118_40, i32 22, i32 24)" [net_hls.cc:299]   --->   Operation 1520 'partselect' 'p_Result_58_9' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 1521 [1/1] (0.69ns)   --->   "%icmp_ln879_81 = icmp eq i3 %p_Result_58_9, -1" [net_hls.cc:299]   --->   Operation 1521 'icmp' 'icmp_ln879_81' <Predicate = true> <Delay = 0.69> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1522 [1/1] (0.00ns)   --->   "%p_Result_59_9 = call i4 @_ssdm_op_PartSelect.i4.i25.i32.i32(i25 %mul_ln1118_40, i32 21, i32 24)" [net_hls.cc:299]   --->   Operation 1522 'partselect' 'p_Result_59_9' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 1523 [1/1] (0.88ns)   --->   "%icmp_ln879_82 = icmp eq i4 %p_Result_59_9, -1" [net_hls.cc:299]   --->   Operation 1523 'icmp' 'icmp_ln879_82' <Predicate = true> <Delay = 0.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1524 [1/1] (0.88ns)   --->   "%icmp_ln768_40 = icmp eq i4 %p_Result_59_9, 0" [net_hls.cc:299]   --->   Operation 1524 'icmp' 'icmp_ln768_40' <Predicate = true> <Delay = 0.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1525 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_205)   --->   "%select_ln777_40 = select i1 %and_ln416_40, i1 %icmp_ln879_82, i1 %icmp_ln768_40" [net_hls.cc:299]   --->   Operation 1525 'select' 'select_ln777_40' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 1526 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_9)   --->   "%tmp_460 = call i1 @_ssdm_op_BitSelect.i1.i25.i32(i25 %mul_ln1118_40, i32 21)" [net_hls.cc:299]   --->   Operation 1526 'bitselect' 'tmp_460' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 1527 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_9)   --->   "%xor_ln779_40 = xor i1 %tmp_460, true" [net_hls.cc:299]   --->   Operation 1527 'xor' 'xor_ln779_40' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1528 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_9)   --->   "%and_ln779_9 = and i1 %icmp_ln879_81, %xor_ln779_40" [net_hls.cc:299]   --->   Operation 1528 'and' 'and_ln779_9' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1529 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_9)   --->   "%select_ln416_40 = select i1 %and_ln416_40, i1 %and_ln779_9, i1 %icmp_ln879_82" [net_hls.cc:299]   --->   Operation 1529 'select' 'select_ln416_40' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 1530 [1/1] (0.33ns)   --->   "%and_ln781_9 = and i1 %and_ln416_40, %icmp_ln879_82" [net_hls.cc:299]   --->   Operation 1530 'and' 'and_ln781_9' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1531 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_205)   --->   "%xor_ln785_81 = xor i1 %select_ln777_40, true" [net_hls.cc:299]   --->   Operation 1531 'xor' 'xor_ln785_81' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1532 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_205)   --->   "%or_ln785_40 = or i1 %tmp_459, %xor_ln785_81" [net_hls.cc:299]   --->   Operation 1532 'or' 'or_ln785_40' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1533 [1/1] (0.33ns)   --->   "%xor_ln785_82 = xor i1 %tmp_455, true" [net_hls.cc:299]   --->   Operation 1533 'xor' 'xor_ln785_82' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1534 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_205)   --->   "%and_ln785_40 = and i1 %or_ln785_40, %xor_ln785_82" [net_hls.cc:299]   --->   Operation 1534 'and' 'and_ln785_40' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1535 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln786_9 = and i1 %tmp_459, %select_ln416_40" [net_hls.cc:299]   --->   Operation 1535 'and' 'and_ln786_9' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1536 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_156)   --->   "%or_ln786_40 = or i1 %and_ln781_9, %and_ln786_9" [net_hls.cc:299]   --->   Operation 1536 'or' 'or_ln786_40' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1537 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_156)   --->   "%xor_ln786_115 = xor i1 %or_ln786_40, true" [net_hls.cc:299]   --->   Operation 1537 'xor' 'xor_ln786_115' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1538 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln786_156 = and i1 %tmp_455, %xor_ln786_115" [net_hls.cc:299]   --->   Operation 1538 'and' 'and_ln786_156' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1539 [1/1] (0.33ns) (out node of the LUT)   --->   "%or_ln340_205 = or i1 %and_ln786_156, %and_ln785_40" [net_hls.cc:299]   --->   Operation 1539 'or' 'or_ln340_205' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1540 [1/1] (0.00ns)   --->   "%trunc_ln708_39 = call i14 @_ssdm_op_PartSelect.i14.i25.i32.i32(i25 %mul_ln1118_41, i32 7, i32 20)" [net_hls.cc:299]   --->   Operation 1540 'partselect' 'trunc_ln708_39' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 1541 [1/1] (0.00ns) (grouped into LUT with out node and_ln416_41)   --->   "%tmp_467 = call i1 @_ssdm_op_BitSelect.i1.i25.i32(i25 %mul_ln1118_41, i32 20)" [net_hls.cc:299]   --->   Operation 1541 'bitselect' 'tmp_467' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 1542 [1/1] (0.00ns)   --->   "%zext_ln415_41 = zext i1 %tmp_468 to i14" [net_hls.cc:299]   --->   Operation 1542 'zext' 'zext_ln415_41' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 1543 [1/1] (0.98ns)   --->   "%add_ln415_41 = add i14 %trunc_ln708_39, %zext_ln415_41" [net_hls.cc:299]   --->   Operation 1543 'add' 'add_ln415_41' <Predicate = true> <Delay = 0.98> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1544 [1/1] (0.00ns) (grouped into LUT with out node and_ln416_41)   --->   "%tmp_469 = call i1 @_ssdm_op_BitSelect.i1.i14.i32(i14 %add_ln415_41, i32 13)" [net_hls.cc:299]   --->   Operation 1544 'bitselect' 'tmp_469' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 1545 [1/1] (0.00ns) (grouped into LUT with out node and_ln416_41)   --->   "%xor_ln416_41 = xor i1 %tmp_469, true" [net_hls.cc:299]   --->   Operation 1545 'xor' 'xor_ln416_41' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1546 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln416_41 = and i1 %tmp_467, %xor_ln416_41" [net_hls.cc:299]   --->   Operation 1546 'and' 'and_ln416_41' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1547 [1/1] (0.00ns)   --->   "%tmp_470 = call i1 @_ssdm_op_BitSelect.i1.i14.i32(i14 %add_ln415_41, i32 13)" [net_hls.cc:299]   --->   Operation 1547 'bitselect' 'tmp_470' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 1548 [1/1] (0.00ns)   --->   "%p_Result_58_s = call i3 @_ssdm_op_PartSelect.i3.i25.i32.i32(i25 %mul_ln1118_41, i32 22, i32 24)" [net_hls.cc:299]   --->   Operation 1548 'partselect' 'p_Result_58_s' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 1549 [1/1] (0.69ns)   --->   "%icmp_ln879_83 = icmp eq i3 %p_Result_58_s, -1" [net_hls.cc:299]   --->   Operation 1549 'icmp' 'icmp_ln879_83' <Predicate = true> <Delay = 0.69> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1550 [1/1] (0.00ns)   --->   "%p_Result_59_s = call i4 @_ssdm_op_PartSelect.i4.i25.i32.i32(i25 %mul_ln1118_41, i32 21, i32 24)" [net_hls.cc:299]   --->   Operation 1550 'partselect' 'p_Result_59_s' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 1551 [1/1] (0.88ns)   --->   "%icmp_ln879_84 = icmp eq i4 %p_Result_59_s, -1" [net_hls.cc:299]   --->   Operation 1551 'icmp' 'icmp_ln879_84' <Predicate = true> <Delay = 0.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1552 [1/1] (0.88ns)   --->   "%icmp_ln768_41 = icmp eq i4 %p_Result_59_s, 0" [net_hls.cc:299]   --->   Operation 1552 'icmp' 'icmp_ln768_41' <Predicate = true> <Delay = 0.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1553 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_210)   --->   "%select_ln777_41 = select i1 %and_ln416_41, i1 %icmp_ln879_84, i1 %icmp_ln768_41" [net_hls.cc:299]   --->   Operation 1553 'select' 'select_ln777_41' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 1554 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_10)   --->   "%tmp_471 = call i1 @_ssdm_op_BitSelect.i1.i25.i32(i25 %mul_ln1118_41, i32 21)" [net_hls.cc:299]   --->   Operation 1554 'bitselect' 'tmp_471' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 1555 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_10)   --->   "%xor_ln779_41 = xor i1 %tmp_471, true" [net_hls.cc:299]   --->   Operation 1555 'xor' 'xor_ln779_41' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1556 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_10)   --->   "%and_ln779_10 = and i1 %icmp_ln879_83, %xor_ln779_41" [net_hls.cc:299]   --->   Operation 1556 'and' 'and_ln779_10' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1557 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_10)   --->   "%select_ln416_41 = select i1 %and_ln416_41, i1 %and_ln779_10, i1 %icmp_ln879_84" [net_hls.cc:299]   --->   Operation 1557 'select' 'select_ln416_41' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 1558 [1/1] (0.33ns)   --->   "%and_ln781_10 = and i1 %and_ln416_41, %icmp_ln879_84" [net_hls.cc:299]   --->   Operation 1558 'and' 'and_ln781_10' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1559 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_210)   --->   "%xor_ln785_83 = xor i1 %select_ln777_41, true" [net_hls.cc:299]   --->   Operation 1559 'xor' 'xor_ln785_83' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1560 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_210)   --->   "%or_ln785_41 = or i1 %tmp_470, %xor_ln785_83" [net_hls.cc:299]   --->   Operation 1560 'or' 'or_ln785_41' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1561 [1/1] (0.33ns)   --->   "%xor_ln785_84 = xor i1 %tmp_466, true" [net_hls.cc:299]   --->   Operation 1561 'xor' 'xor_ln785_84' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1562 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_210)   --->   "%and_ln785_41 = and i1 %or_ln785_41, %xor_ln785_84" [net_hls.cc:299]   --->   Operation 1562 'and' 'and_ln785_41' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1563 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln786_10 = and i1 %tmp_470, %select_ln416_41" [net_hls.cc:299]   --->   Operation 1563 'and' 'and_ln786_10' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1564 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_159)   --->   "%or_ln786_41 = or i1 %and_ln781_10, %and_ln786_10" [net_hls.cc:299]   --->   Operation 1564 'or' 'or_ln786_41' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1565 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_159)   --->   "%xor_ln786_117 = xor i1 %or_ln786_41, true" [net_hls.cc:299]   --->   Operation 1565 'xor' 'xor_ln786_117' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1566 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln786_159 = and i1 %tmp_466, %xor_ln786_117" [net_hls.cc:299]   --->   Operation 1566 'and' 'and_ln786_159' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1567 [1/1] (0.33ns) (out node of the LUT)   --->   "%or_ln340_210 = or i1 %and_ln786_159, %and_ln785_41" [net_hls.cc:299]   --->   Operation 1567 'or' 'or_ln340_210' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1568 [1/1] (0.00ns)   --->   "%trunc_ln708_40 = call i14 @_ssdm_op_PartSelect.i14.i25.i32.i32(i25 %mul_ln1118_42, i32 7, i32 20)" [net_hls.cc:299]   --->   Operation 1568 'partselect' 'trunc_ln708_40' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 1569 [1/1] (0.00ns) (grouped into LUT with out node and_ln416_42)   --->   "%tmp_478 = call i1 @_ssdm_op_BitSelect.i1.i25.i32(i25 %mul_ln1118_42, i32 20)" [net_hls.cc:299]   --->   Operation 1569 'bitselect' 'tmp_478' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 1570 [1/1] (0.00ns)   --->   "%zext_ln415_42 = zext i1 %tmp_479 to i14" [net_hls.cc:299]   --->   Operation 1570 'zext' 'zext_ln415_42' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 1571 [1/1] (0.98ns)   --->   "%add_ln415_42 = add i14 %trunc_ln708_40, %zext_ln415_42" [net_hls.cc:299]   --->   Operation 1571 'add' 'add_ln415_42' <Predicate = true> <Delay = 0.98> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1572 [1/1] (0.00ns) (grouped into LUT with out node and_ln416_42)   --->   "%tmp_480 = call i1 @_ssdm_op_BitSelect.i1.i14.i32(i14 %add_ln415_42, i32 13)" [net_hls.cc:299]   --->   Operation 1572 'bitselect' 'tmp_480' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 1573 [1/1] (0.00ns) (grouped into LUT with out node and_ln416_42)   --->   "%xor_ln416_42 = xor i1 %tmp_480, true" [net_hls.cc:299]   --->   Operation 1573 'xor' 'xor_ln416_42' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1574 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln416_42 = and i1 %tmp_478, %xor_ln416_42" [net_hls.cc:299]   --->   Operation 1574 'and' 'and_ln416_42' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1575 [1/1] (0.00ns)   --->   "%tmp_481 = call i1 @_ssdm_op_BitSelect.i1.i14.i32(i14 %add_ln415_42, i32 13)" [net_hls.cc:299]   --->   Operation 1575 'bitselect' 'tmp_481' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 1576 [1/1] (0.00ns)   --->   "%p_Result_58_10 = call i3 @_ssdm_op_PartSelect.i3.i25.i32.i32(i25 %mul_ln1118_42, i32 22, i32 24)" [net_hls.cc:299]   --->   Operation 1576 'partselect' 'p_Result_58_10' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 1577 [1/1] (0.69ns)   --->   "%icmp_ln879_85 = icmp eq i3 %p_Result_58_10, -1" [net_hls.cc:299]   --->   Operation 1577 'icmp' 'icmp_ln879_85' <Predicate = true> <Delay = 0.69> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1578 [1/1] (0.00ns)   --->   "%p_Result_59_10 = call i4 @_ssdm_op_PartSelect.i4.i25.i32.i32(i25 %mul_ln1118_42, i32 21, i32 24)" [net_hls.cc:299]   --->   Operation 1578 'partselect' 'p_Result_59_10' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 1579 [1/1] (0.88ns)   --->   "%icmp_ln879_86 = icmp eq i4 %p_Result_59_10, -1" [net_hls.cc:299]   --->   Operation 1579 'icmp' 'icmp_ln879_86' <Predicate = true> <Delay = 0.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1580 [1/1] (0.88ns)   --->   "%icmp_ln768_42 = icmp eq i4 %p_Result_59_10, 0" [net_hls.cc:299]   --->   Operation 1580 'icmp' 'icmp_ln768_42' <Predicate = true> <Delay = 0.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1581 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_215)   --->   "%select_ln777_42 = select i1 %and_ln416_42, i1 %icmp_ln879_86, i1 %icmp_ln768_42" [net_hls.cc:299]   --->   Operation 1581 'select' 'select_ln777_42' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 1582 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_11)   --->   "%tmp_482 = call i1 @_ssdm_op_BitSelect.i1.i25.i32(i25 %mul_ln1118_42, i32 21)" [net_hls.cc:299]   --->   Operation 1582 'bitselect' 'tmp_482' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 1583 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_11)   --->   "%xor_ln779_42 = xor i1 %tmp_482, true" [net_hls.cc:299]   --->   Operation 1583 'xor' 'xor_ln779_42' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1584 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_11)   --->   "%and_ln779_11 = and i1 %icmp_ln879_85, %xor_ln779_42" [net_hls.cc:299]   --->   Operation 1584 'and' 'and_ln779_11' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1585 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_11)   --->   "%select_ln416_42 = select i1 %and_ln416_42, i1 %and_ln779_11, i1 %icmp_ln879_86" [net_hls.cc:299]   --->   Operation 1585 'select' 'select_ln416_42' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 1586 [1/1] (0.33ns)   --->   "%and_ln781_11 = and i1 %and_ln416_42, %icmp_ln879_86" [net_hls.cc:299]   --->   Operation 1586 'and' 'and_ln781_11' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1587 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_215)   --->   "%xor_ln785_85 = xor i1 %select_ln777_42, true" [net_hls.cc:299]   --->   Operation 1587 'xor' 'xor_ln785_85' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1588 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_215)   --->   "%or_ln785_42 = or i1 %tmp_481, %xor_ln785_85" [net_hls.cc:299]   --->   Operation 1588 'or' 'or_ln785_42' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1589 [1/1] (0.33ns)   --->   "%xor_ln785_86 = xor i1 %tmp_477, true" [net_hls.cc:299]   --->   Operation 1589 'xor' 'xor_ln785_86' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1590 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_215)   --->   "%and_ln785_42 = and i1 %or_ln785_42, %xor_ln785_86" [net_hls.cc:299]   --->   Operation 1590 'and' 'and_ln785_42' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1591 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln786_11 = and i1 %tmp_481, %select_ln416_42" [net_hls.cc:299]   --->   Operation 1591 'and' 'and_ln786_11' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1592 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_162)   --->   "%or_ln786_42 = or i1 %and_ln781_11, %and_ln786_11" [net_hls.cc:299]   --->   Operation 1592 'or' 'or_ln786_42' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1593 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_162)   --->   "%xor_ln786_119 = xor i1 %or_ln786_42, true" [net_hls.cc:299]   --->   Operation 1593 'xor' 'xor_ln786_119' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1594 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln786_162 = and i1 %tmp_477, %xor_ln786_119" [net_hls.cc:299]   --->   Operation 1594 'and' 'and_ln786_162' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1595 [1/1] (0.33ns) (out node of the LUT)   --->   "%or_ln340_215 = or i1 %and_ln786_162, %and_ln785_42" [net_hls.cc:299]   --->   Operation 1595 'or' 'or_ln340_215' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1596 [1/1] (0.00ns)   --->   "%trunc_ln708_41 = call i14 @_ssdm_op_PartSelect.i14.i25.i32.i32(i25 %mul_ln1118_43, i32 7, i32 20)" [net_hls.cc:299]   --->   Operation 1596 'partselect' 'trunc_ln708_41' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 1597 [1/1] (0.00ns) (grouped into LUT with out node and_ln416_43)   --->   "%tmp_489 = call i1 @_ssdm_op_BitSelect.i1.i25.i32(i25 %mul_ln1118_43, i32 20)" [net_hls.cc:299]   --->   Operation 1597 'bitselect' 'tmp_489' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 1598 [1/1] (0.00ns)   --->   "%zext_ln415_43 = zext i1 %tmp_490 to i14" [net_hls.cc:299]   --->   Operation 1598 'zext' 'zext_ln415_43' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 1599 [1/1] (0.98ns)   --->   "%add_ln415_43 = add i14 %trunc_ln708_41, %zext_ln415_43" [net_hls.cc:299]   --->   Operation 1599 'add' 'add_ln415_43' <Predicate = true> <Delay = 0.98> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1600 [1/1] (0.00ns) (grouped into LUT with out node and_ln416_43)   --->   "%tmp_491 = call i1 @_ssdm_op_BitSelect.i1.i14.i32(i14 %add_ln415_43, i32 13)" [net_hls.cc:299]   --->   Operation 1600 'bitselect' 'tmp_491' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 1601 [1/1] (0.00ns) (grouped into LUT with out node and_ln416_43)   --->   "%xor_ln416_43 = xor i1 %tmp_491, true" [net_hls.cc:299]   --->   Operation 1601 'xor' 'xor_ln416_43' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1602 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln416_43 = and i1 %tmp_489, %xor_ln416_43" [net_hls.cc:299]   --->   Operation 1602 'and' 'and_ln416_43' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1603 [1/1] (0.00ns)   --->   "%tmp_492 = call i1 @_ssdm_op_BitSelect.i1.i14.i32(i14 %add_ln415_43, i32 13)" [net_hls.cc:299]   --->   Operation 1603 'bitselect' 'tmp_492' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 1604 [1/1] (0.00ns)   --->   "%p_Result_58_11 = call i3 @_ssdm_op_PartSelect.i3.i25.i32.i32(i25 %mul_ln1118_43, i32 22, i32 24)" [net_hls.cc:299]   --->   Operation 1604 'partselect' 'p_Result_58_11' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 1605 [1/1] (0.69ns)   --->   "%icmp_ln879_87 = icmp eq i3 %p_Result_58_11, -1" [net_hls.cc:299]   --->   Operation 1605 'icmp' 'icmp_ln879_87' <Predicate = true> <Delay = 0.69> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1606 [1/1] (0.00ns)   --->   "%p_Result_59_11 = call i4 @_ssdm_op_PartSelect.i4.i25.i32.i32(i25 %mul_ln1118_43, i32 21, i32 24)" [net_hls.cc:299]   --->   Operation 1606 'partselect' 'p_Result_59_11' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 1607 [1/1] (0.88ns)   --->   "%icmp_ln879_88 = icmp eq i4 %p_Result_59_11, -1" [net_hls.cc:299]   --->   Operation 1607 'icmp' 'icmp_ln879_88' <Predicate = true> <Delay = 0.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1608 [1/1] (0.88ns)   --->   "%icmp_ln768_43 = icmp eq i4 %p_Result_59_11, 0" [net_hls.cc:299]   --->   Operation 1608 'icmp' 'icmp_ln768_43' <Predicate = true> <Delay = 0.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1609 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_220)   --->   "%select_ln777_43 = select i1 %and_ln416_43, i1 %icmp_ln879_88, i1 %icmp_ln768_43" [net_hls.cc:299]   --->   Operation 1609 'select' 'select_ln777_43' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 1610 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_12)   --->   "%tmp_493 = call i1 @_ssdm_op_BitSelect.i1.i25.i32(i25 %mul_ln1118_43, i32 21)" [net_hls.cc:299]   --->   Operation 1610 'bitselect' 'tmp_493' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 1611 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_12)   --->   "%xor_ln779_43 = xor i1 %tmp_493, true" [net_hls.cc:299]   --->   Operation 1611 'xor' 'xor_ln779_43' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1612 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_12)   --->   "%and_ln779_12 = and i1 %icmp_ln879_87, %xor_ln779_43" [net_hls.cc:299]   --->   Operation 1612 'and' 'and_ln779_12' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1613 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_12)   --->   "%select_ln416_43 = select i1 %and_ln416_43, i1 %and_ln779_12, i1 %icmp_ln879_88" [net_hls.cc:299]   --->   Operation 1613 'select' 'select_ln416_43' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 1614 [1/1] (0.33ns)   --->   "%and_ln781_12 = and i1 %and_ln416_43, %icmp_ln879_88" [net_hls.cc:299]   --->   Operation 1614 'and' 'and_ln781_12' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1615 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_220)   --->   "%xor_ln785_87 = xor i1 %select_ln777_43, true" [net_hls.cc:299]   --->   Operation 1615 'xor' 'xor_ln785_87' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1616 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_220)   --->   "%or_ln785_43 = or i1 %tmp_492, %xor_ln785_87" [net_hls.cc:299]   --->   Operation 1616 'or' 'or_ln785_43' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1617 [1/1] (0.33ns)   --->   "%xor_ln785_88 = xor i1 %tmp_488, true" [net_hls.cc:299]   --->   Operation 1617 'xor' 'xor_ln785_88' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1618 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_220)   --->   "%and_ln785_43 = and i1 %or_ln785_43, %xor_ln785_88" [net_hls.cc:299]   --->   Operation 1618 'and' 'and_ln785_43' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1619 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln786_12 = and i1 %tmp_492, %select_ln416_43" [net_hls.cc:299]   --->   Operation 1619 'and' 'and_ln786_12' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1620 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_165)   --->   "%or_ln786_43 = or i1 %and_ln781_12, %and_ln786_12" [net_hls.cc:299]   --->   Operation 1620 'or' 'or_ln786_43' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1621 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_165)   --->   "%xor_ln786_121 = xor i1 %or_ln786_43, true" [net_hls.cc:299]   --->   Operation 1621 'xor' 'xor_ln786_121' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1622 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln786_165 = and i1 %tmp_488, %xor_ln786_121" [net_hls.cc:299]   --->   Operation 1622 'and' 'and_ln786_165' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1623 [1/1] (0.33ns) (out node of the LUT)   --->   "%or_ln340_220 = or i1 %and_ln786_165, %and_ln785_43" [net_hls.cc:299]   --->   Operation 1623 'or' 'or_ln340_220' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1624 [1/1] (0.00ns)   --->   "%trunc_ln708_42 = call i14 @_ssdm_op_PartSelect.i14.i25.i32.i32(i25 %mul_ln1118_44, i32 7, i32 20)" [net_hls.cc:299]   --->   Operation 1624 'partselect' 'trunc_ln708_42' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 1625 [1/1] (0.00ns) (grouped into LUT with out node and_ln416_44)   --->   "%tmp_500 = call i1 @_ssdm_op_BitSelect.i1.i25.i32(i25 %mul_ln1118_44, i32 20)" [net_hls.cc:299]   --->   Operation 1625 'bitselect' 'tmp_500' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 1626 [1/1] (0.00ns)   --->   "%zext_ln415_44 = zext i1 %tmp_501 to i14" [net_hls.cc:299]   --->   Operation 1626 'zext' 'zext_ln415_44' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 1627 [1/1] (0.98ns)   --->   "%add_ln415_44 = add i14 %trunc_ln708_42, %zext_ln415_44" [net_hls.cc:299]   --->   Operation 1627 'add' 'add_ln415_44' <Predicate = true> <Delay = 0.98> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1628 [1/1] (0.00ns) (grouped into LUT with out node and_ln416_44)   --->   "%tmp_502 = call i1 @_ssdm_op_BitSelect.i1.i14.i32(i14 %add_ln415_44, i32 13)" [net_hls.cc:299]   --->   Operation 1628 'bitselect' 'tmp_502' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 1629 [1/1] (0.00ns) (grouped into LUT with out node and_ln416_44)   --->   "%xor_ln416_44 = xor i1 %tmp_502, true" [net_hls.cc:299]   --->   Operation 1629 'xor' 'xor_ln416_44' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1630 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln416_44 = and i1 %tmp_500, %xor_ln416_44" [net_hls.cc:299]   --->   Operation 1630 'and' 'and_ln416_44' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1631 [1/1] (0.00ns)   --->   "%tmp_503 = call i1 @_ssdm_op_BitSelect.i1.i14.i32(i14 %add_ln415_44, i32 13)" [net_hls.cc:299]   --->   Operation 1631 'bitselect' 'tmp_503' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 1632 [1/1] (0.00ns)   --->   "%p_Result_58_12 = call i3 @_ssdm_op_PartSelect.i3.i25.i32.i32(i25 %mul_ln1118_44, i32 22, i32 24)" [net_hls.cc:299]   --->   Operation 1632 'partselect' 'p_Result_58_12' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 1633 [1/1] (0.69ns)   --->   "%icmp_ln879_89 = icmp eq i3 %p_Result_58_12, -1" [net_hls.cc:299]   --->   Operation 1633 'icmp' 'icmp_ln879_89' <Predicate = true> <Delay = 0.69> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1634 [1/1] (0.00ns)   --->   "%p_Result_59_12 = call i4 @_ssdm_op_PartSelect.i4.i25.i32.i32(i25 %mul_ln1118_44, i32 21, i32 24)" [net_hls.cc:299]   --->   Operation 1634 'partselect' 'p_Result_59_12' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 1635 [1/1] (0.88ns)   --->   "%icmp_ln879_90 = icmp eq i4 %p_Result_59_12, -1" [net_hls.cc:299]   --->   Operation 1635 'icmp' 'icmp_ln879_90' <Predicate = true> <Delay = 0.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1636 [1/1] (0.88ns)   --->   "%icmp_ln768_44 = icmp eq i4 %p_Result_59_12, 0" [net_hls.cc:299]   --->   Operation 1636 'icmp' 'icmp_ln768_44' <Predicate = true> <Delay = 0.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1637 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_225)   --->   "%select_ln777_44 = select i1 %and_ln416_44, i1 %icmp_ln879_90, i1 %icmp_ln768_44" [net_hls.cc:299]   --->   Operation 1637 'select' 'select_ln777_44' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 1638 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_13)   --->   "%tmp_504 = call i1 @_ssdm_op_BitSelect.i1.i25.i32(i25 %mul_ln1118_44, i32 21)" [net_hls.cc:299]   --->   Operation 1638 'bitselect' 'tmp_504' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 1639 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_13)   --->   "%xor_ln779_44 = xor i1 %tmp_504, true" [net_hls.cc:299]   --->   Operation 1639 'xor' 'xor_ln779_44' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1640 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_13)   --->   "%and_ln779_13 = and i1 %icmp_ln879_89, %xor_ln779_44" [net_hls.cc:299]   --->   Operation 1640 'and' 'and_ln779_13' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1641 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_13)   --->   "%select_ln416_44 = select i1 %and_ln416_44, i1 %and_ln779_13, i1 %icmp_ln879_90" [net_hls.cc:299]   --->   Operation 1641 'select' 'select_ln416_44' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 1642 [1/1] (0.33ns)   --->   "%and_ln781_13 = and i1 %and_ln416_44, %icmp_ln879_90" [net_hls.cc:299]   --->   Operation 1642 'and' 'and_ln781_13' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1643 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_225)   --->   "%xor_ln785_89 = xor i1 %select_ln777_44, true" [net_hls.cc:299]   --->   Operation 1643 'xor' 'xor_ln785_89' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1644 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_225)   --->   "%or_ln785_44 = or i1 %tmp_503, %xor_ln785_89" [net_hls.cc:299]   --->   Operation 1644 'or' 'or_ln785_44' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1645 [1/1] (0.33ns)   --->   "%xor_ln785_90 = xor i1 %tmp_499, true" [net_hls.cc:299]   --->   Operation 1645 'xor' 'xor_ln785_90' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1646 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_225)   --->   "%and_ln785_44 = and i1 %or_ln785_44, %xor_ln785_90" [net_hls.cc:299]   --->   Operation 1646 'and' 'and_ln785_44' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1647 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln786_13 = and i1 %tmp_503, %select_ln416_44" [net_hls.cc:299]   --->   Operation 1647 'and' 'and_ln786_13' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1648 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_168)   --->   "%or_ln786_44 = or i1 %and_ln781_13, %and_ln786_13" [net_hls.cc:299]   --->   Operation 1648 'or' 'or_ln786_44' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1649 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_168)   --->   "%xor_ln786_123 = xor i1 %or_ln786_44, true" [net_hls.cc:299]   --->   Operation 1649 'xor' 'xor_ln786_123' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1650 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln786_168 = and i1 %tmp_499, %xor_ln786_123" [net_hls.cc:299]   --->   Operation 1650 'and' 'and_ln786_168' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1651 [1/1] (0.33ns) (out node of the LUT)   --->   "%or_ln340_225 = or i1 %and_ln786_168, %and_ln785_44" [net_hls.cc:299]   --->   Operation 1651 'or' 'or_ln340_225' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1652 [1/1] (0.00ns)   --->   "%trunc_ln708_43 = call i14 @_ssdm_op_PartSelect.i14.i25.i32.i32(i25 %mul_ln1118_45, i32 7, i32 20)" [net_hls.cc:299]   --->   Operation 1652 'partselect' 'trunc_ln708_43' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 1653 [1/1] (0.00ns) (grouped into LUT with out node and_ln416_45)   --->   "%tmp_511 = call i1 @_ssdm_op_BitSelect.i1.i25.i32(i25 %mul_ln1118_45, i32 20)" [net_hls.cc:299]   --->   Operation 1653 'bitselect' 'tmp_511' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 1654 [1/1] (0.00ns)   --->   "%zext_ln415_45 = zext i1 %tmp_512 to i14" [net_hls.cc:299]   --->   Operation 1654 'zext' 'zext_ln415_45' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 1655 [1/1] (0.98ns)   --->   "%add_ln415_45 = add i14 %trunc_ln708_43, %zext_ln415_45" [net_hls.cc:299]   --->   Operation 1655 'add' 'add_ln415_45' <Predicate = true> <Delay = 0.98> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1656 [1/1] (0.00ns) (grouped into LUT with out node and_ln416_45)   --->   "%tmp_513 = call i1 @_ssdm_op_BitSelect.i1.i14.i32(i14 %add_ln415_45, i32 13)" [net_hls.cc:299]   --->   Operation 1656 'bitselect' 'tmp_513' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 1657 [1/1] (0.00ns) (grouped into LUT with out node and_ln416_45)   --->   "%xor_ln416_45 = xor i1 %tmp_513, true" [net_hls.cc:299]   --->   Operation 1657 'xor' 'xor_ln416_45' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1658 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln416_45 = and i1 %tmp_511, %xor_ln416_45" [net_hls.cc:299]   --->   Operation 1658 'and' 'and_ln416_45' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1659 [1/1] (0.00ns)   --->   "%tmp_514 = call i1 @_ssdm_op_BitSelect.i1.i14.i32(i14 %add_ln415_45, i32 13)" [net_hls.cc:299]   --->   Operation 1659 'bitselect' 'tmp_514' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 1660 [1/1] (0.00ns)   --->   "%p_Result_58_13 = call i3 @_ssdm_op_PartSelect.i3.i25.i32.i32(i25 %mul_ln1118_45, i32 22, i32 24)" [net_hls.cc:299]   --->   Operation 1660 'partselect' 'p_Result_58_13' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 1661 [1/1] (0.69ns)   --->   "%icmp_ln879_91 = icmp eq i3 %p_Result_58_13, -1" [net_hls.cc:299]   --->   Operation 1661 'icmp' 'icmp_ln879_91' <Predicate = true> <Delay = 0.69> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1662 [1/1] (0.00ns)   --->   "%p_Result_59_13 = call i4 @_ssdm_op_PartSelect.i4.i25.i32.i32(i25 %mul_ln1118_45, i32 21, i32 24)" [net_hls.cc:299]   --->   Operation 1662 'partselect' 'p_Result_59_13' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 1663 [1/1] (0.88ns)   --->   "%icmp_ln879_92 = icmp eq i4 %p_Result_59_13, -1" [net_hls.cc:299]   --->   Operation 1663 'icmp' 'icmp_ln879_92' <Predicate = true> <Delay = 0.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1664 [1/1] (0.88ns)   --->   "%icmp_ln768_45 = icmp eq i4 %p_Result_59_13, 0" [net_hls.cc:299]   --->   Operation 1664 'icmp' 'icmp_ln768_45' <Predicate = true> <Delay = 0.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1665 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_230)   --->   "%select_ln777_45 = select i1 %and_ln416_45, i1 %icmp_ln879_92, i1 %icmp_ln768_45" [net_hls.cc:299]   --->   Operation 1665 'select' 'select_ln777_45' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 1666 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_14)   --->   "%tmp_515 = call i1 @_ssdm_op_BitSelect.i1.i25.i32(i25 %mul_ln1118_45, i32 21)" [net_hls.cc:299]   --->   Operation 1666 'bitselect' 'tmp_515' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 1667 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_14)   --->   "%xor_ln779_45 = xor i1 %tmp_515, true" [net_hls.cc:299]   --->   Operation 1667 'xor' 'xor_ln779_45' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1668 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_14)   --->   "%and_ln779_14 = and i1 %icmp_ln879_91, %xor_ln779_45" [net_hls.cc:299]   --->   Operation 1668 'and' 'and_ln779_14' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1669 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_14)   --->   "%select_ln416_45 = select i1 %and_ln416_45, i1 %and_ln779_14, i1 %icmp_ln879_92" [net_hls.cc:299]   --->   Operation 1669 'select' 'select_ln416_45' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 1670 [1/1] (0.33ns)   --->   "%and_ln781_14 = and i1 %and_ln416_45, %icmp_ln879_92" [net_hls.cc:299]   --->   Operation 1670 'and' 'and_ln781_14' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1671 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_230)   --->   "%xor_ln785_91 = xor i1 %select_ln777_45, true" [net_hls.cc:299]   --->   Operation 1671 'xor' 'xor_ln785_91' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1672 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_230)   --->   "%or_ln785_45 = or i1 %tmp_514, %xor_ln785_91" [net_hls.cc:299]   --->   Operation 1672 'or' 'or_ln785_45' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1673 [1/1] (0.33ns)   --->   "%xor_ln785_92 = xor i1 %tmp_510, true" [net_hls.cc:299]   --->   Operation 1673 'xor' 'xor_ln785_92' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1674 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_230)   --->   "%and_ln785_45 = and i1 %or_ln785_45, %xor_ln785_92" [net_hls.cc:299]   --->   Operation 1674 'and' 'and_ln785_45' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1675 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln786_14 = and i1 %tmp_514, %select_ln416_45" [net_hls.cc:299]   --->   Operation 1675 'and' 'and_ln786_14' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1676 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_171)   --->   "%or_ln786_45 = or i1 %and_ln781_14, %and_ln786_14" [net_hls.cc:299]   --->   Operation 1676 'or' 'or_ln786_45' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1677 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_171)   --->   "%xor_ln786_125 = xor i1 %or_ln786_45, true" [net_hls.cc:299]   --->   Operation 1677 'xor' 'xor_ln786_125' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1678 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln786_171 = and i1 %tmp_510, %xor_ln786_125" [net_hls.cc:299]   --->   Operation 1678 'and' 'and_ln786_171' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1679 [1/1] (0.33ns) (out node of the LUT)   --->   "%or_ln340_230 = or i1 %and_ln786_171, %and_ln785_45" [net_hls.cc:299]   --->   Operation 1679 'or' 'or_ln340_230' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1680 [1/1] (0.00ns)   --->   "%trunc_ln708_44 = call i14 @_ssdm_op_PartSelect.i14.i25.i32.i32(i25 %mul_ln1118_46, i32 7, i32 20)" [net_hls.cc:299]   --->   Operation 1680 'partselect' 'trunc_ln708_44' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 1681 [1/1] (0.00ns) (grouped into LUT with out node and_ln416_46)   --->   "%tmp_522 = call i1 @_ssdm_op_BitSelect.i1.i25.i32(i25 %mul_ln1118_46, i32 20)" [net_hls.cc:299]   --->   Operation 1681 'bitselect' 'tmp_522' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 1682 [1/1] (0.00ns)   --->   "%zext_ln415_46 = zext i1 %tmp_523 to i14" [net_hls.cc:299]   --->   Operation 1682 'zext' 'zext_ln415_46' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 1683 [1/1] (0.98ns)   --->   "%add_ln415_46 = add i14 %trunc_ln708_44, %zext_ln415_46" [net_hls.cc:299]   --->   Operation 1683 'add' 'add_ln415_46' <Predicate = true> <Delay = 0.98> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1684 [1/1] (0.00ns) (grouped into LUT with out node and_ln416_46)   --->   "%tmp_524 = call i1 @_ssdm_op_BitSelect.i1.i14.i32(i14 %add_ln415_46, i32 13)" [net_hls.cc:299]   --->   Operation 1684 'bitselect' 'tmp_524' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 1685 [1/1] (0.00ns) (grouped into LUT with out node and_ln416_46)   --->   "%xor_ln416_46 = xor i1 %tmp_524, true" [net_hls.cc:299]   --->   Operation 1685 'xor' 'xor_ln416_46' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1686 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln416_46 = and i1 %tmp_522, %xor_ln416_46" [net_hls.cc:299]   --->   Operation 1686 'and' 'and_ln416_46' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1687 [1/1] (0.00ns)   --->   "%tmp_525 = call i1 @_ssdm_op_BitSelect.i1.i14.i32(i14 %add_ln415_46, i32 13)" [net_hls.cc:299]   --->   Operation 1687 'bitselect' 'tmp_525' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 1688 [1/1] (0.00ns)   --->   "%p_Result_58_14 = call i3 @_ssdm_op_PartSelect.i3.i25.i32.i32(i25 %mul_ln1118_46, i32 22, i32 24)" [net_hls.cc:299]   --->   Operation 1688 'partselect' 'p_Result_58_14' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 1689 [1/1] (0.69ns)   --->   "%icmp_ln879_93 = icmp eq i3 %p_Result_58_14, -1" [net_hls.cc:299]   --->   Operation 1689 'icmp' 'icmp_ln879_93' <Predicate = true> <Delay = 0.69> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1690 [1/1] (0.00ns)   --->   "%p_Result_59_14 = call i4 @_ssdm_op_PartSelect.i4.i25.i32.i32(i25 %mul_ln1118_46, i32 21, i32 24)" [net_hls.cc:299]   --->   Operation 1690 'partselect' 'p_Result_59_14' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 1691 [1/1] (0.88ns)   --->   "%icmp_ln879_94 = icmp eq i4 %p_Result_59_14, -1" [net_hls.cc:299]   --->   Operation 1691 'icmp' 'icmp_ln879_94' <Predicate = true> <Delay = 0.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1692 [1/1] (0.88ns)   --->   "%icmp_ln768_46 = icmp eq i4 %p_Result_59_14, 0" [net_hls.cc:299]   --->   Operation 1692 'icmp' 'icmp_ln768_46' <Predicate = true> <Delay = 0.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1693 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_235)   --->   "%select_ln777_46 = select i1 %and_ln416_46, i1 %icmp_ln879_94, i1 %icmp_ln768_46" [net_hls.cc:299]   --->   Operation 1693 'select' 'select_ln777_46' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 1694 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_15)   --->   "%tmp_526 = call i1 @_ssdm_op_BitSelect.i1.i25.i32(i25 %mul_ln1118_46, i32 21)" [net_hls.cc:299]   --->   Operation 1694 'bitselect' 'tmp_526' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 1695 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_15)   --->   "%xor_ln779_46 = xor i1 %tmp_526, true" [net_hls.cc:299]   --->   Operation 1695 'xor' 'xor_ln779_46' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1696 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_15)   --->   "%and_ln779_15 = and i1 %icmp_ln879_93, %xor_ln779_46" [net_hls.cc:299]   --->   Operation 1696 'and' 'and_ln779_15' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1697 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_15)   --->   "%select_ln416_46 = select i1 %and_ln416_46, i1 %and_ln779_15, i1 %icmp_ln879_94" [net_hls.cc:299]   --->   Operation 1697 'select' 'select_ln416_46' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 1698 [1/1] (0.33ns)   --->   "%and_ln781_15 = and i1 %and_ln416_46, %icmp_ln879_94" [net_hls.cc:299]   --->   Operation 1698 'and' 'and_ln781_15' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1699 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_235)   --->   "%xor_ln785_93 = xor i1 %select_ln777_46, true" [net_hls.cc:299]   --->   Operation 1699 'xor' 'xor_ln785_93' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1700 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_235)   --->   "%or_ln785_46 = or i1 %tmp_525, %xor_ln785_93" [net_hls.cc:299]   --->   Operation 1700 'or' 'or_ln785_46' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1701 [1/1] (0.33ns)   --->   "%xor_ln785_94 = xor i1 %tmp_521, true" [net_hls.cc:299]   --->   Operation 1701 'xor' 'xor_ln785_94' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1702 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_235)   --->   "%and_ln785_46 = and i1 %or_ln785_46, %xor_ln785_94" [net_hls.cc:299]   --->   Operation 1702 'and' 'and_ln785_46' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1703 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln786_15 = and i1 %tmp_525, %select_ln416_46" [net_hls.cc:299]   --->   Operation 1703 'and' 'and_ln786_15' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1704 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_174)   --->   "%or_ln786_46 = or i1 %and_ln781_15, %and_ln786_15" [net_hls.cc:299]   --->   Operation 1704 'or' 'or_ln786_46' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1705 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_174)   --->   "%xor_ln786_127 = xor i1 %or_ln786_46, true" [net_hls.cc:299]   --->   Operation 1705 'xor' 'xor_ln786_127' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1706 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln786_174 = and i1 %tmp_521, %xor_ln786_127" [net_hls.cc:299]   --->   Operation 1706 'and' 'and_ln786_174' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1707 [1/1] (0.33ns) (out node of the LUT)   --->   "%or_ln340_235 = or i1 %and_ln786_174, %and_ln785_46" [net_hls.cc:299]   --->   Operation 1707 'or' 'or_ln340_235' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1708 [1/1] (0.00ns)   --->   "%trunc_ln708_45 = call i14 @_ssdm_op_PartSelect.i14.i25.i32.i32(i25 %mul_ln1118_47, i32 7, i32 20)" [net_hls.cc:299]   --->   Operation 1708 'partselect' 'trunc_ln708_45' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 1709 [1/1] (0.00ns) (grouped into LUT with out node and_ln416_47)   --->   "%tmp_533 = call i1 @_ssdm_op_BitSelect.i1.i25.i32(i25 %mul_ln1118_47, i32 20)" [net_hls.cc:299]   --->   Operation 1709 'bitselect' 'tmp_533' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 1710 [1/1] (0.00ns)   --->   "%zext_ln415_47 = zext i1 %tmp_534 to i14" [net_hls.cc:299]   --->   Operation 1710 'zext' 'zext_ln415_47' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 1711 [1/1] (0.98ns)   --->   "%add_ln415_47 = add i14 %trunc_ln708_45, %zext_ln415_47" [net_hls.cc:299]   --->   Operation 1711 'add' 'add_ln415_47' <Predicate = true> <Delay = 0.98> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1712 [1/1] (0.00ns) (grouped into LUT with out node and_ln416_47)   --->   "%tmp_535 = call i1 @_ssdm_op_BitSelect.i1.i14.i32(i14 %add_ln415_47, i32 13)" [net_hls.cc:299]   --->   Operation 1712 'bitselect' 'tmp_535' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 1713 [1/1] (0.00ns) (grouped into LUT with out node and_ln416_47)   --->   "%xor_ln416_47 = xor i1 %tmp_535, true" [net_hls.cc:299]   --->   Operation 1713 'xor' 'xor_ln416_47' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1714 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln416_47 = and i1 %tmp_533, %xor_ln416_47" [net_hls.cc:299]   --->   Operation 1714 'and' 'and_ln416_47' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1715 [1/1] (0.00ns)   --->   "%tmp_536 = call i1 @_ssdm_op_BitSelect.i1.i14.i32(i14 %add_ln415_47, i32 13)" [net_hls.cc:299]   --->   Operation 1715 'bitselect' 'tmp_536' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 1716 [1/1] (0.00ns)   --->   "%p_Result_58_15 = call i3 @_ssdm_op_PartSelect.i3.i25.i32.i32(i25 %mul_ln1118_47, i32 22, i32 24)" [net_hls.cc:299]   --->   Operation 1716 'partselect' 'p_Result_58_15' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 1717 [1/1] (0.69ns)   --->   "%icmp_ln879_95 = icmp eq i3 %p_Result_58_15, -1" [net_hls.cc:299]   --->   Operation 1717 'icmp' 'icmp_ln879_95' <Predicate = true> <Delay = 0.69> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1718 [1/1] (0.00ns)   --->   "%p_Result_59_15 = call i4 @_ssdm_op_PartSelect.i4.i25.i32.i32(i25 %mul_ln1118_47, i32 21, i32 24)" [net_hls.cc:299]   --->   Operation 1718 'partselect' 'p_Result_59_15' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 1719 [1/1] (0.88ns)   --->   "%icmp_ln879_96 = icmp eq i4 %p_Result_59_15, -1" [net_hls.cc:299]   --->   Operation 1719 'icmp' 'icmp_ln879_96' <Predicate = true> <Delay = 0.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1720 [1/1] (0.88ns)   --->   "%icmp_ln768_47 = icmp eq i4 %p_Result_59_15, 0" [net_hls.cc:299]   --->   Operation 1720 'icmp' 'icmp_ln768_47' <Predicate = true> <Delay = 0.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1721 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_240)   --->   "%select_ln777_47 = select i1 %and_ln416_47, i1 %icmp_ln879_96, i1 %icmp_ln768_47" [net_hls.cc:299]   --->   Operation 1721 'select' 'select_ln777_47' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 1722 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_16)   --->   "%tmp_537 = call i1 @_ssdm_op_BitSelect.i1.i25.i32(i25 %mul_ln1118_47, i32 21)" [net_hls.cc:299]   --->   Operation 1722 'bitselect' 'tmp_537' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 1723 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_16)   --->   "%xor_ln779_47 = xor i1 %tmp_537, true" [net_hls.cc:299]   --->   Operation 1723 'xor' 'xor_ln779_47' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1724 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_16)   --->   "%and_ln779_16 = and i1 %icmp_ln879_95, %xor_ln779_47" [net_hls.cc:299]   --->   Operation 1724 'and' 'and_ln779_16' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1725 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_16)   --->   "%select_ln416_47 = select i1 %and_ln416_47, i1 %and_ln779_16, i1 %icmp_ln879_96" [net_hls.cc:299]   --->   Operation 1725 'select' 'select_ln416_47' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 1726 [1/1] (0.33ns)   --->   "%and_ln781_16 = and i1 %and_ln416_47, %icmp_ln879_96" [net_hls.cc:299]   --->   Operation 1726 'and' 'and_ln781_16' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1727 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_240)   --->   "%xor_ln785_95 = xor i1 %select_ln777_47, true" [net_hls.cc:299]   --->   Operation 1727 'xor' 'xor_ln785_95' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1728 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_240)   --->   "%or_ln785_47 = or i1 %tmp_536, %xor_ln785_95" [net_hls.cc:299]   --->   Operation 1728 'or' 'or_ln785_47' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1729 [1/1] (0.33ns)   --->   "%xor_ln785_96 = xor i1 %tmp_532, true" [net_hls.cc:299]   --->   Operation 1729 'xor' 'xor_ln785_96' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1730 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_240)   --->   "%and_ln785_47 = and i1 %or_ln785_47, %xor_ln785_96" [net_hls.cc:299]   --->   Operation 1730 'and' 'and_ln785_47' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1731 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln786_16 = and i1 %tmp_536, %select_ln416_47" [net_hls.cc:299]   --->   Operation 1731 'and' 'and_ln786_16' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1732 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_177)   --->   "%or_ln786_47 = or i1 %and_ln781_16, %and_ln786_16" [net_hls.cc:299]   --->   Operation 1732 'or' 'or_ln786_47' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1733 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_177)   --->   "%xor_ln786_129 = xor i1 %or_ln786_47, true" [net_hls.cc:299]   --->   Operation 1733 'xor' 'xor_ln786_129' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1734 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln786_177 = and i1 %tmp_532, %xor_ln786_129" [net_hls.cc:299]   --->   Operation 1734 'and' 'and_ln786_177' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1735 [1/1] (0.33ns) (out node of the LUT)   --->   "%or_ln340_240 = or i1 %and_ln786_177, %and_ln785_47" [net_hls.cc:299]   --->   Operation 1735 'or' 'or_ln340_240' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1736 [1/1] (0.00ns)   --->   "%trunc_ln708_46 = call i14 @_ssdm_op_PartSelect.i14.i25.i32.i32(i25 %mul_ln1118_48, i32 7, i32 20)" [net_hls.cc:299]   --->   Operation 1736 'partselect' 'trunc_ln708_46' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 1737 [1/1] (0.00ns) (grouped into LUT with out node and_ln416_48)   --->   "%tmp_544 = call i1 @_ssdm_op_BitSelect.i1.i25.i32(i25 %mul_ln1118_48, i32 20)" [net_hls.cc:299]   --->   Operation 1737 'bitselect' 'tmp_544' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 1738 [1/1] (0.00ns)   --->   "%zext_ln415_48 = zext i1 %tmp_545 to i14" [net_hls.cc:299]   --->   Operation 1738 'zext' 'zext_ln415_48' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 1739 [1/1] (0.98ns)   --->   "%add_ln415_48 = add i14 %trunc_ln708_46, %zext_ln415_48" [net_hls.cc:299]   --->   Operation 1739 'add' 'add_ln415_48' <Predicate = true> <Delay = 0.98> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1740 [1/1] (0.00ns) (grouped into LUT with out node and_ln416_48)   --->   "%tmp_546 = call i1 @_ssdm_op_BitSelect.i1.i14.i32(i14 %add_ln415_48, i32 13)" [net_hls.cc:299]   --->   Operation 1740 'bitselect' 'tmp_546' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 1741 [1/1] (0.00ns) (grouped into LUT with out node and_ln416_48)   --->   "%xor_ln416_48 = xor i1 %tmp_546, true" [net_hls.cc:299]   --->   Operation 1741 'xor' 'xor_ln416_48' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1742 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln416_48 = and i1 %tmp_544, %xor_ln416_48" [net_hls.cc:299]   --->   Operation 1742 'and' 'and_ln416_48' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1743 [1/1] (0.00ns)   --->   "%tmp_547 = call i1 @_ssdm_op_BitSelect.i1.i14.i32(i14 %add_ln415_48, i32 13)" [net_hls.cc:299]   --->   Operation 1743 'bitselect' 'tmp_547' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 1744 [1/1] (0.00ns)   --->   "%p_Result_58_16 = call i3 @_ssdm_op_PartSelect.i3.i25.i32.i32(i25 %mul_ln1118_48, i32 22, i32 24)" [net_hls.cc:299]   --->   Operation 1744 'partselect' 'p_Result_58_16' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 1745 [1/1] (0.69ns)   --->   "%icmp_ln879_97 = icmp eq i3 %p_Result_58_16, -1" [net_hls.cc:299]   --->   Operation 1745 'icmp' 'icmp_ln879_97' <Predicate = true> <Delay = 0.69> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1746 [1/1] (0.00ns)   --->   "%p_Result_59_16 = call i4 @_ssdm_op_PartSelect.i4.i25.i32.i32(i25 %mul_ln1118_48, i32 21, i32 24)" [net_hls.cc:299]   --->   Operation 1746 'partselect' 'p_Result_59_16' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 1747 [1/1] (0.88ns)   --->   "%icmp_ln879_98 = icmp eq i4 %p_Result_59_16, -1" [net_hls.cc:299]   --->   Operation 1747 'icmp' 'icmp_ln879_98' <Predicate = true> <Delay = 0.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1748 [1/1] (0.88ns)   --->   "%icmp_ln768_48 = icmp eq i4 %p_Result_59_16, 0" [net_hls.cc:299]   --->   Operation 1748 'icmp' 'icmp_ln768_48' <Predicate = true> <Delay = 0.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1749 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_245)   --->   "%select_ln777_48 = select i1 %and_ln416_48, i1 %icmp_ln879_98, i1 %icmp_ln768_48" [net_hls.cc:299]   --->   Operation 1749 'select' 'select_ln777_48' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 1750 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_17)   --->   "%tmp_548 = call i1 @_ssdm_op_BitSelect.i1.i25.i32(i25 %mul_ln1118_48, i32 21)" [net_hls.cc:299]   --->   Operation 1750 'bitselect' 'tmp_548' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 1751 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_17)   --->   "%xor_ln779_48 = xor i1 %tmp_548, true" [net_hls.cc:299]   --->   Operation 1751 'xor' 'xor_ln779_48' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1752 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_17)   --->   "%and_ln779_17 = and i1 %icmp_ln879_97, %xor_ln779_48" [net_hls.cc:299]   --->   Operation 1752 'and' 'and_ln779_17' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1753 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_17)   --->   "%select_ln416_48 = select i1 %and_ln416_48, i1 %and_ln779_17, i1 %icmp_ln879_98" [net_hls.cc:299]   --->   Operation 1753 'select' 'select_ln416_48' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 1754 [1/1] (0.33ns)   --->   "%and_ln781_17 = and i1 %and_ln416_48, %icmp_ln879_98" [net_hls.cc:299]   --->   Operation 1754 'and' 'and_ln781_17' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1755 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_245)   --->   "%xor_ln785_97 = xor i1 %select_ln777_48, true" [net_hls.cc:299]   --->   Operation 1755 'xor' 'xor_ln785_97' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1756 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_245)   --->   "%or_ln785_48 = or i1 %tmp_547, %xor_ln785_97" [net_hls.cc:299]   --->   Operation 1756 'or' 'or_ln785_48' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1757 [1/1] (0.33ns)   --->   "%xor_ln785_98 = xor i1 %tmp_543, true" [net_hls.cc:299]   --->   Operation 1757 'xor' 'xor_ln785_98' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1758 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_245)   --->   "%and_ln785_48 = and i1 %or_ln785_48, %xor_ln785_98" [net_hls.cc:299]   --->   Operation 1758 'and' 'and_ln785_48' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1759 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln786_17 = and i1 %tmp_547, %select_ln416_48" [net_hls.cc:299]   --->   Operation 1759 'and' 'and_ln786_17' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1760 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_180)   --->   "%or_ln786_48 = or i1 %and_ln781_17, %and_ln786_17" [net_hls.cc:299]   --->   Operation 1760 'or' 'or_ln786_48' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1761 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_180)   --->   "%xor_ln786_131 = xor i1 %or_ln786_48, true" [net_hls.cc:299]   --->   Operation 1761 'xor' 'xor_ln786_131' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1762 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln786_180 = and i1 %tmp_543, %xor_ln786_131" [net_hls.cc:299]   --->   Operation 1762 'and' 'and_ln786_180' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1763 [1/1] (0.33ns) (out node of the LUT)   --->   "%or_ln340_245 = or i1 %and_ln786_180, %and_ln785_48" [net_hls.cc:299]   --->   Operation 1763 'or' 'or_ln340_245' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1764 [1/1] (0.00ns)   --->   "%trunc_ln708_47 = call i14 @_ssdm_op_PartSelect.i14.i25.i32.i32(i25 %mul_ln1118_49, i32 7, i32 20)" [net_hls.cc:299]   --->   Operation 1764 'partselect' 'trunc_ln708_47' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 1765 [1/1] (0.00ns) (grouped into LUT with out node and_ln416_49)   --->   "%tmp_555 = call i1 @_ssdm_op_BitSelect.i1.i25.i32(i25 %mul_ln1118_49, i32 20)" [net_hls.cc:299]   --->   Operation 1765 'bitselect' 'tmp_555' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 1766 [1/1] (0.00ns)   --->   "%zext_ln415_49 = zext i1 %tmp_556 to i14" [net_hls.cc:299]   --->   Operation 1766 'zext' 'zext_ln415_49' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 1767 [1/1] (0.98ns)   --->   "%add_ln415_49 = add i14 %trunc_ln708_47, %zext_ln415_49" [net_hls.cc:299]   --->   Operation 1767 'add' 'add_ln415_49' <Predicate = true> <Delay = 0.98> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1768 [1/1] (0.00ns) (grouped into LUT with out node and_ln416_49)   --->   "%tmp_557 = call i1 @_ssdm_op_BitSelect.i1.i14.i32(i14 %add_ln415_49, i32 13)" [net_hls.cc:299]   --->   Operation 1768 'bitselect' 'tmp_557' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 1769 [1/1] (0.00ns) (grouped into LUT with out node and_ln416_49)   --->   "%xor_ln416_49 = xor i1 %tmp_557, true" [net_hls.cc:299]   --->   Operation 1769 'xor' 'xor_ln416_49' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1770 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln416_49 = and i1 %tmp_555, %xor_ln416_49" [net_hls.cc:299]   --->   Operation 1770 'and' 'and_ln416_49' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1771 [1/1] (0.00ns)   --->   "%tmp_558 = call i1 @_ssdm_op_BitSelect.i1.i14.i32(i14 %add_ln415_49, i32 13)" [net_hls.cc:299]   --->   Operation 1771 'bitselect' 'tmp_558' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 1772 [1/1] (0.00ns)   --->   "%p_Result_58_17 = call i3 @_ssdm_op_PartSelect.i3.i25.i32.i32(i25 %mul_ln1118_49, i32 22, i32 24)" [net_hls.cc:299]   --->   Operation 1772 'partselect' 'p_Result_58_17' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 1773 [1/1] (0.69ns)   --->   "%icmp_ln879_99 = icmp eq i3 %p_Result_58_17, -1" [net_hls.cc:299]   --->   Operation 1773 'icmp' 'icmp_ln879_99' <Predicate = true> <Delay = 0.69> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1774 [1/1] (0.00ns)   --->   "%p_Result_59_17 = call i4 @_ssdm_op_PartSelect.i4.i25.i32.i32(i25 %mul_ln1118_49, i32 21, i32 24)" [net_hls.cc:299]   --->   Operation 1774 'partselect' 'p_Result_59_17' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 1775 [1/1] (0.88ns)   --->   "%icmp_ln879_100 = icmp eq i4 %p_Result_59_17, -1" [net_hls.cc:299]   --->   Operation 1775 'icmp' 'icmp_ln879_100' <Predicate = true> <Delay = 0.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1776 [1/1] (0.88ns)   --->   "%icmp_ln768_49 = icmp eq i4 %p_Result_59_17, 0" [net_hls.cc:299]   --->   Operation 1776 'icmp' 'icmp_ln768_49' <Predicate = true> <Delay = 0.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1777 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_250)   --->   "%select_ln777_49 = select i1 %and_ln416_49, i1 %icmp_ln879_100, i1 %icmp_ln768_49" [net_hls.cc:299]   --->   Operation 1777 'select' 'select_ln777_49' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 1778 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_18)   --->   "%tmp_559 = call i1 @_ssdm_op_BitSelect.i1.i25.i32(i25 %mul_ln1118_49, i32 21)" [net_hls.cc:299]   --->   Operation 1778 'bitselect' 'tmp_559' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 1779 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_18)   --->   "%xor_ln779_49 = xor i1 %tmp_559, true" [net_hls.cc:299]   --->   Operation 1779 'xor' 'xor_ln779_49' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1780 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_18)   --->   "%and_ln779_18 = and i1 %icmp_ln879_99, %xor_ln779_49" [net_hls.cc:299]   --->   Operation 1780 'and' 'and_ln779_18' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1781 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_18)   --->   "%select_ln416_49 = select i1 %and_ln416_49, i1 %and_ln779_18, i1 %icmp_ln879_100" [net_hls.cc:299]   --->   Operation 1781 'select' 'select_ln416_49' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 1782 [1/1] (0.33ns)   --->   "%and_ln781_18 = and i1 %and_ln416_49, %icmp_ln879_100" [net_hls.cc:299]   --->   Operation 1782 'and' 'and_ln781_18' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1783 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_250)   --->   "%xor_ln785_99 = xor i1 %select_ln777_49, true" [net_hls.cc:299]   --->   Operation 1783 'xor' 'xor_ln785_99' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1784 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_250)   --->   "%or_ln785_49 = or i1 %tmp_558, %xor_ln785_99" [net_hls.cc:299]   --->   Operation 1784 'or' 'or_ln785_49' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1785 [1/1] (0.33ns)   --->   "%xor_ln785_100 = xor i1 %tmp_554, true" [net_hls.cc:299]   --->   Operation 1785 'xor' 'xor_ln785_100' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1786 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_250)   --->   "%and_ln785_49 = and i1 %or_ln785_49, %xor_ln785_100" [net_hls.cc:299]   --->   Operation 1786 'and' 'and_ln785_49' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1787 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln786_18 = and i1 %tmp_558, %select_ln416_49" [net_hls.cc:299]   --->   Operation 1787 'and' 'and_ln786_18' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1788 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_183)   --->   "%or_ln786_49 = or i1 %and_ln781_18, %and_ln786_18" [net_hls.cc:299]   --->   Operation 1788 'or' 'or_ln786_49' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1789 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_183)   --->   "%xor_ln786_133 = xor i1 %or_ln786_49, true" [net_hls.cc:299]   --->   Operation 1789 'xor' 'xor_ln786_133' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1790 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln786_183 = and i1 %tmp_554, %xor_ln786_133" [net_hls.cc:299]   --->   Operation 1790 'and' 'and_ln786_183' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1791 [1/1] (0.33ns) (out node of the LUT)   --->   "%or_ln340_250 = or i1 %and_ln786_183, %and_ln785_49" [net_hls.cc:299]   --->   Operation 1791 'or' 'or_ln340_250' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1792 [1/1] (0.00ns)   --->   "%trunc_ln708_48 = call i14 @_ssdm_op_PartSelect.i14.i25.i32.i32(i25 %mul_ln1118_50, i32 7, i32 20)" [net_hls.cc:299]   --->   Operation 1792 'partselect' 'trunc_ln708_48' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 1793 [1/1] (0.00ns) (grouped into LUT with out node and_ln416_50)   --->   "%tmp_566 = call i1 @_ssdm_op_BitSelect.i1.i25.i32(i25 %mul_ln1118_50, i32 20)" [net_hls.cc:299]   --->   Operation 1793 'bitselect' 'tmp_566' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 1794 [1/1] (0.00ns)   --->   "%zext_ln415_50 = zext i1 %tmp_567 to i14" [net_hls.cc:299]   --->   Operation 1794 'zext' 'zext_ln415_50' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 1795 [1/1] (0.98ns)   --->   "%add_ln415_50 = add i14 %trunc_ln708_48, %zext_ln415_50" [net_hls.cc:299]   --->   Operation 1795 'add' 'add_ln415_50' <Predicate = true> <Delay = 0.98> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1796 [1/1] (0.00ns) (grouped into LUT with out node and_ln416_50)   --->   "%tmp_568 = call i1 @_ssdm_op_BitSelect.i1.i14.i32(i14 %add_ln415_50, i32 13)" [net_hls.cc:299]   --->   Operation 1796 'bitselect' 'tmp_568' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 1797 [1/1] (0.00ns) (grouped into LUT with out node and_ln416_50)   --->   "%xor_ln416_50 = xor i1 %tmp_568, true" [net_hls.cc:299]   --->   Operation 1797 'xor' 'xor_ln416_50' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1798 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln416_50 = and i1 %tmp_566, %xor_ln416_50" [net_hls.cc:299]   --->   Operation 1798 'and' 'and_ln416_50' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1799 [1/1] (0.00ns)   --->   "%tmp_569 = call i1 @_ssdm_op_BitSelect.i1.i14.i32(i14 %add_ln415_50, i32 13)" [net_hls.cc:299]   --->   Operation 1799 'bitselect' 'tmp_569' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 1800 [1/1] (0.00ns)   --->   "%p_Result_58_18 = call i3 @_ssdm_op_PartSelect.i3.i25.i32.i32(i25 %mul_ln1118_50, i32 22, i32 24)" [net_hls.cc:299]   --->   Operation 1800 'partselect' 'p_Result_58_18' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 1801 [1/1] (0.69ns)   --->   "%icmp_ln879_101 = icmp eq i3 %p_Result_58_18, -1" [net_hls.cc:299]   --->   Operation 1801 'icmp' 'icmp_ln879_101' <Predicate = true> <Delay = 0.69> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1802 [1/1] (0.00ns)   --->   "%p_Result_59_18 = call i4 @_ssdm_op_PartSelect.i4.i25.i32.i32(i25 %mul_ln1118_50, i32 21, i32 24)" [net_hls.cc:299]   --->   Operation 1802 'partselect' 'p_Result_59_18' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 1803 [1/1] (0.88ns)   --->   "%icmp_ln879_102 = icmp eq i4 %p_Result_59_18, -1" [net_hls.cc:299]   --->   Operation 1803 'icmp' 'icmp_ln879_102' <Predicate = true> <Delay = 0.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1804 [1/1] (0.88ns)   --->   "%icmp_ln768_50 = icmp eq i4 %p_Result_59_18, 0" [net_hls.cc:299]   --->   Operation 1804 'icmp' 'icmp_ln768_50' <Predicate = true> <Delay = 0.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1805 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_255)   --->   "%select_ln777_50 = select i1 %and_ln416_50, i1 %icmp_ln879_102, i1 %icmp_ln768_50" [net_hls.cc:299]   --->   Operation 1805 'select' 'select_ln777_50' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 1806 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_19)   --->   "%tmp_570 = call i1 @_ssdm_op_BitSelect.i1.i25.i32(i25 %mul_ln1118_50, i32 21)" [net_hls.cc:299]   --->   Operation 1806 'bitselect' 'tmp_570' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 1807 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_19)   --->   "%xor_ln779_50 = xor i1 %tmp_570, true" [net_hls.cc:299]   --->   Operation 1807 'xor' 'xor_ln779_50' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1808 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_19)   --->   "%and_ln779_19 = and i1 %icmp_ln879_101, %xor_ln779_50" [net_hls.cc:299]   --->   Operation 1808 'and' 'and_ln779_19' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1809 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_19)   --->   "%select_ln416_50 = select i1 %and_ln416_50, i1 %and_ln779_19, i1 %icmp_ln879_102" [net_hls.cc:299]   --->   Operation 1809 'select' 'select_ln416_50' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 1810 [1/1] (0.33ns)   --->   "%and_ln781_19 = and i1 %and_ln416_50, %icmp_ln879_102" [net_hls.cc:299]   --->   Operation 1810 'and' 'and_ln781_19' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1811 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_255)   --->   "%xor_ln785_101 = xor i1 %select_ln777_50, true" [net_hls.cc:299]   --->   Operation 1811 'xor' 'xor_ln785_101' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1812 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_255)   --->   "%or_ln785_50 = or i1 %tmp_569, %xor_ln785_101" [net_hls.cc:299]   --->   Operation 1812 'or' 'or_ln785_50' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1813 [1/1] (0.33ns)   --->   "%xor_ln785_102 = xor i1 %tmp_565, true" [net_hls.cc:299]   --->   Operation 1813 'xor' 'xor_ln785_102' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1814 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_255)   --->   "%and_ln785_50 = and i1 %or_ln785_50, %xor_ln785_102" [net_hls.cc:299]   --->   Operation 1814 'and' 'and_ln785_50' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1815 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln786_19 = and i1 %tmp_569, %select_ln416_50" [net_hls.cc:299]   --->   Operation 1815 'and' 'and_ln786_19' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1816 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_186)   --->   "%or_ln786_50 = or i1 %and_ln781_19, %and_ln786_19" [net_hls.cc:299]   --->   Operation 1816 'or' 'or_ln786_50' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1817 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_186)   --->   "%xor_ln786_135 = xor i1 %or_ln786_50, true" [net_hls.cc:299]   --->   Operation 1817 'xor' 'xor_ln786_135' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1818 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln786_186 = and i1 %tmp_565, %xor_ln786_135" [net_hls.cc:299]   --->   Operation 1818 'and' 'and_ln786_186' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1819 [1/1] (0.33ns) (out node of the LUT)   --->   "%or_ln340_255 = or i1 %and_ln786_186, %and_ln785_50" [net_hls.cc:299]   --->   Operation 1819 'or' 'or_ln340_255' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1820 [1/1] (0.00ns)   --->   "%trunc_ln708_49 = call i14 @_ssdm_op_PartSelect.i14.i25.i32.i32(i25 %mul_ln1118_51, i32 7, i32 20)" [net_hls.cc:299]   --->   Operation 1820 'partselect' 'trunc_ln708_49' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 1821 [1/1] (0.00ns) (grouped into LUT with out node and_ln416_51)   --->   "%tmp_577 = call i1 @_ssdm_op_BitSelect.i1.i25.i32(i25 %mul_ln1118_51, i32 20)" [net_hls.cc:299]   --->   Operation 1821 'bitselect' 'tmp_577' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 1822 [1/1] (0.00ns)   --->   "%zext_ln415_51 = zext i1 %tmp_578 to i14" [net_hls.cc:299]   --->   Operation 1822 'zext' 'zext_ln415_51' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 1823 [1/1] (0.98ns)   --->   "%add_ln415_51 = add i14 %trunc_ln708_49, %zext_ln415_51" [net_hls.cc:299]   --->   Operation 1823 'add' 'add_ln415_51' <Predicate = true> <Delay = 0.98> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1824 [1/1] (0.00ns) (grouped into LUT with out node and_ln416_51)   --->   "%tmp_579 = call i1 @_ssdm_op_BitSelect.i1.i14.i32(i14 %add_ln415_51, i32 13)" [net_hls.cc:299]   --->   Operation 1824 'bitselect' 'tmp_579' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 1825 [1/1] (0.00ns) (grouped into LUT with out node and_ln416_51)   --->   "%xor_ln416_51 = xor i1 %tmp_579, true" [net_hls.cc:299]   --->   Operation 1825 'xor' 'xor_ln416_51' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1826 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln416_51 = and i1 %tmp_577, %xor_ln416_51" [net_hls.cc:299]   --->   Operation 1826 'and' 'and_ln416_51' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1827 [1/1] (0.00ns)   --->   "%tmp_580 = call i1 @_ssdm_op_BitSelect.i1.i14.i32(i14 %add_ln415_51, i32 13)" [net_hls.cc:299]   --->   Operation 1827 'bitselect' 'tmp_580' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 1828 [1/1] (0.00ns)   --->   "%p_Result_58_19 = call i3 @_ssdm_op_PartSelect.i3.i25.i32.i32(i25 %mul_ln1118_51, i32 22, i32 24)" [net_hls.cc:299]   --->   Operation 1828 'partselect' 'p_Result_58_19' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 1829 [1/1] (0.69ns)   --->   "%icmp_ln879_103 = icmp eq i3 %p_Result_58_19, -1" [net_hls.cc:299]   --->   Operation 1829 'icmp' 'icmp_ln879_103' <Predicate = true> <Delay = 0.69> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1830 [1/1] (0.00ns)   --->   "%p_Result_59_19 = call i4 @_ssdm_op_PartSelect.i4.i25.i32.i32(i25 %mul_ln1118_51, i32 21, i32 24)" [net_hls.cc:299]   --->   Operation 1830 'partselect' 'p_Result_59_19' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 1831 [1/1] (0.88ns)   --->   "%icmp_ln879_104 = icmp eq i4 %p_Result_59_19, -1" [net_hls.cc:299]   --->   Operation 1831 'icmp' 'icmp_ln879_104' <Predicate = true> <Delay = 0.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1832 [1/1] (0.88ns)   --->   "%icmp_ln768_51 = icmp eq i4 %p_Result_59_19, 0" [net_hls.cc:299]   --->   Operation 1832 'icmp' 'icmp_ln768_51' <Predicate = true> <Delay = 0.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1833 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_260)   --->   "%select_ln777_51 = select i1 %and_ln416_51, i1 %icmp_ln879_104, i1 %icmp_ln768_51" [net_hls.cc:299]   --->   Operation 1833 'select' 'select_ln777_51' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 1834 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_20)   --->   "%tmp_581 = call i1 @_ssdm_op_BitSelect.i1.i25.i32(i25 %mul_ln1118_51, i32 21)" [net_hls.cc:299]   --->   Operation 1834 'bitselect' 'tmp_581' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 1835 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_20)   --->   "%xor_ln779_51 = xor i1 %tmp_581, true" [net_hls.cc:299]   --->   Operation 1835 'xor' 'xor_ln779_51' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1836 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_20)   --->   "%and_ln779_20 = and i1 %icmp_ln879_103, %xor_ln779_51" [net_hls.cc:299]   --->   Operation 1836 'and' 'and_ln779_20' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1837 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_20)   --->   "%select_ln416_51 = select i1 %and_ln416_51, i1 %and_ln779_20, i1 %icmp_ln879_104" [net_hls.cc:299]   --->   Operation 1837 'select' 'select_ln416_51' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 1838 [1/1] (0.33ns)   --->   "%and_ln781_20 = and i1 %and_ln416_51, %icmp_ln879_104" [net_hls.cc:299]   --->   Operation 1838 'and' 'and_ln781_20' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1839 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_260)   --->   "%xor_ln785_103 = xor i1 %select_ln777_51, true" [net_hls.cc:299]   --->   Operation 1839 'xor' 'xor_ln785_103' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1840 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_260)   --->   "%or_ln785_51 = or i1 %tmp_580, %xor_ln785_103" [net_hls.cc:299]   --->   Operation 1840 'or' 'or_ln785_51' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1841 [1/1] (0.33ns)   --->   "%xor_ln785_104 = xor i1 %tmp_576, true" [net_hls.cc:299]   --->   Operation 1841 'xor' 'xor_ln785_104' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1842 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_260)   --->   "%and_ln785_51 = and i1 %or_ln785_51, %xor_ln785_104" [net_hls.cc:299]   --->   Operation 1842 'and' 'and_ln785_51' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1843 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln786_20 = and i1 %tmp_580, %select_ln416_51" [net_hls.cc:299]   --->   Operation 1843 'and' 'and_ln786_20' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1844 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_189)   --->   "%or_ln786_51 = or i1 %and_ln781_20, %and_ln786_20" [net_hls.cc:299]   --->   Operation 1844 'or' 'or_ln786_51' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1845 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_189)   --->   "%xor_ln786_137 = xor i1 %or_ln786_51, true" [net_hls.cc:299]   --->   Operation 1845 'xor' 'xor_ln786_137' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1846 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln786_189 = and i1 %tmp_576, %xor_ln786_137" [net_hls.cc:299]   --->   Operation 1846 'and' 'and_ln786_189' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1847 [1/1] (0.33ns) (out node of the LUT)   --->   "%or_ln340_260 = or i1 %and_ln786_189, %and_ln785_51" [net_hls.cc:299]   --->   Operation 1847 'or' 'or_ln340_260' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1848 [1/1] (0.00ns)   --->   "%trunc_ln708_50 = call i14 @_ssdm_op_PartSelect.i14.i25.i32.i32(i25 %mul_ln1118_52, i32 7, i32 20)" [net_hls.cc:299]   --->   Operation 1848 'partselect' 'trunc_ln708_50' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 1849 [1/1] (0.00ns) (grouped into LUT with out node and_ln416_52)   --->   "%tmp_588 = call i1 @_ssdm_op_BitSelect.i1.i25.i32(i25 %mul_ln1118_52, i32 20)" [net_hls.cc:299]   --->   Operation 1849 'bitselect' 'tmp_588' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 1850 [1/1] (0.00ns)   --->   "%zext_ln415_52 = zext i1 %tmp_589 to i14" [net_hls.cc:299]   --->   Operation 1850 'zext' 'zext_ln415_52' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 1851 [1/1] (0.98ns)   --->   "%add_ln415_52 = add i14 %trunc_ln708_50, %zext_ln415_52" [net_hls.cc:299]   --->   Operation 1851 'add' 'add_ln415_52' <Predicate = true> <Delay = 0.98> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1852 [1/1] (0.00ns) (grouped into LUT with out node and_ln416_52)   --->   "%tmp_590 = call i1 @_ssdm_op_BitSelect.i1.i14.i32(i14 %add_ln415_52, i32 13)" [net_hls.cc:299]   --->   Operation 1852 'bitselect' 'tmp_590' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 1853 [1/1] (0.00ns) (grouped into LUT with out node and_ln416_52)   --->   "%xor_ln416_52 = xor i1 %tmp_590, true" [net_hls.cc:299]   --->   Operation 1853 'xor' 'xor_ln416_52' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1854 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln416_52 = and i1 %tmp_588, %xor_ln416_52" [net_hls.cc:299]   --->   Operation 1854 'and' 'and_ln416_52' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1855 [1/1] (0.00ns)   --->   "%tmp_591 = call i1 @_ssdm_op_BitSelect.i1.i14.i32(i14 %add_ln415_52, i32 13)" [net_hls.cc:299]   --->   Operation 1855 'bitselect' 'tmp_591' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 1856 [1/1] (0.00ns)   --->   "%p_Result_58_20 = call i3 @_ssdm_op_PartSelect.i3.i25.i32.i32(i25 %mul_ln1118_52, i32 22, i32 24)" [net_hls.cc:299]   --->   Operation 1856 'partselect' 'p_Result_58_20' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 1857 [1/1] (0.69ns)   --->   "%icmp_ln879_105 = icmp eq i3 %p_Result_58_20, -1" [net_hls.cc:299]   --->   Operation 1857 'icmp' 'icmp_ln879_105' <Predicate = true> <Delay = 0.69> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1858 [1/1] (0.00ns)   --->   "%p_Result_59_20 = call i4 @_ssdm_op_PartSelect.i4.i25.i32.i32(i25 %mul_ln1118_52, i32 21, i32 24)" [net_hls.cc:299]   --->   Operation 1858 'partselect' 'p_Result_59_20' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 1859 [1/1] (0.88ns)   --->   "%icmp_ln879_106 = icmp eq i4 %p_Result_59_20, -1" [net_hls.cc:299]   --->   Operation 1859 'icmp' 'icmp_ln879_106' <Predicate = true> <Delay = 0.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1860 [1/1] (0.88ns)   --->   "%icmp_ln768_52 = icmp eq i4 %p_Result_59_20, 0" [net_hls.cc:299]   --->   Operation 1860 'icmp' 'icmp_ln768_52' <Predicate = true> <Delay = 0.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1861 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_265)   --->   "%select_ln777_52 = select i1 %and_ln416_52, i1 %icmp_ln879_106, i1 %icmp_ln768_52" [net_hls.cc:299]   --->   Operation 1861 'select' 'select_ln777_52' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 1862 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_21)   --->   "%tmp_592 = call i1 @_ssdm_op_BitSelect.i1.i25.i32(i25 %mul_ln1118_52, i32 21)" [net_hls.cc:299]   --->   Operation 1862 'bitselect' 'tmp_592' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 1863 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_21)   --->   "%xor_ln779_52 = xor i1 %tmp_592, true" [net_hls.cc:299]   --->   Operation 1863 'xor' 'xor_ln779_52' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1864 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_21)   --->   "%and_ln779_21 = and i1 %icmp_ln879_105, %xor_ln779_52" [net_hls.cc:299]   --->   Operation 1864 'and' 'and_ln779_21' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1865 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_21)   --->   "%select_ln416_52 = select i1 %and_ln416_52, i1 %and_ln779_21, i1 %icmp_ln879_106" [net_hls.cc:299]   --->   Operation 1865 'select' 'select_ln416_52' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 1866 [1/1] (0.33ns)   --->   "%and_ln781_21 = and i1 %and_ln416_52, %icmp_ln879_106" [net_hls.cc:299]   --->   Operation 1866 'and' 'and_ln781_21' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1867 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_265)   --->   "%xor_ln785_105 = xor i1 %select_ln777_52, true" [net_hls.cc:299]   --->   Operation 1867 'xor' 'xor_ln785_105' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1868 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_265)   --->   "%or_ln785_52 = or i1 %tmp_591, %xor_ln785_105" [net_hls.cc:299]   --->   Operation 1868 'or' 'or_ln785_52' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1869 [1/1] (0.33ns)   --->   "%xor_ln785_106 = xor i1 %tmp_587, true" [net_hls.cc:299]   --->   Operation 1869 'xor' 'xor_ln785_106' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1870 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_265)   --->   "%and_ln785_52 = and i1 %or_ln785_52, %xor_ln785_106" [net_hls.cc:299]   --->   Operation 1870 'and' 'and_ln785_52' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1871 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln786_21 = and i1 %tmp_591, %select_ln416_52" [net_hls.cc:299]   --->   Operation 1871 'and' 'and_ln786_21' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1872 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_192)   --->   "%or_ln786_52 = or i1 %and_ln781_21, %and_ln786_21" [net_hls.cc:299]   --->   Operation 1872 'or' 'or_ln786_52' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1873 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_192)   --->   "%xor_ln786_139 = xor i1 %or_ln786_52, true" [net_hls.cc:299]   --->   Operation 1873 'xor' 'xor_ln786_139' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1874 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln786_192 = and i1 %tmp_587, %xor_ln786_139" [net_hls.cc:299]   --->   Operation 1874 'and' 'and_ln786_192' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1875 [1/1] (0.33ns) (out node of the LUT)   --->   "%or_ln340_265 = or i1 %and_ln786_192, %and_ln785_52" [net_hls.cc:299]   --->   Operation 1875 'or' 'or_ln340_265' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1876 [1/1] (0.00ns)   --->   "%trunc_ln708_51 = call i14 @_ssdm_op_PartSelect.i14.i25.i32.i32(i25 %mul_ln1118_53, i32 7, i32 20)" [net_hls.cc:299]   --->   Operation 1876 'partselect' 'trunc_ln708_51' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 1877 [1/1] (0.00ns) (grouped into LUT with out node and_ln416_53)   --->   "%tmp_599 = call i1 @_ssdm_op_BitSelect.i1.i25.i32(i25 %mul_ln1118_53, i32 20)" [net_hls.cc:299]   --->   Operation 1877 'bitselect' 'tmp_599' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 1878 [1/1] (0.00ns)   --->   "%zext_ln415_53 = zext i1 %tmp_600 to i14" [net_hls.cc:299]   --->   Operation 1878 'zext' 'zext_ln415_53' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 1879 [1/1] (0.98ns)   --->   "%add_ln415_53 = add i14 %trunc_ln708_51, %zext_ln415_53" [net_hls.cc:299]   --->   Operation 1879 'add' 'add_ln415_53' <Predicate = true> <Delay = 0.98> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1880 [1/1] (0.00ns) (grouped into LUT with out node and_ln416_53)   --->   "%tmp_601 = call i1 @_ssdm_op_BitSelect.i1.i14.i32(i14 %add_ln415_53, i32 13)" [net_hls.cc:299]   --->   Operation 1880 'bitselect' 'tmp_601' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 1881 [1/1] (0.00ns) (grouped into LUT with out node and_ln416_53)   --->   "%xor_ln416_53 = xor i1 %tmp_601, true" [net_hls.cc:299]   --->   Operation 1881 'xor' 'xor_ln416_53' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1882 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln416_53 = and i1 %tmp_599, %xor_ln416_53" [net_hls.cc:299]   --->   Operation 1882 'and' 'and_ln416_53' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1883 [1/1] (0.00ns)   --->   "%tmp_602 = call i1 @_ssdm_op_BitSelect.i1.i14.i32(i14 %add_ln415_53, i32 13)" [net_hls.cc:299]   --->   Operation 1883 'bitselect' 'tmp_602' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 1884 [1/1] (0.00ns)   --->   "%p_Result_58_21 = call i3 @_ssdm_op_PartSelect.i3.i25.i32.i32(i25 %mul_ln1118_53, i32 22, i32 24)" [net_hls.cc:299]   --->   Operation 1884 'partselect' 'p_Result_58_21' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 1885 [1/1] (0.69ns)   --->   "%icmp_ln879_107 = icmp eq i3 %p_Result_58_21, -1" [net_hls.cc:299]   --->   Operation 1885 'icmp' 'icmp_ln879_107' <Predicate = true> <Delay = 0.69> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1886 [1/1] (0.00ns)   --->   "%p_Result_59_21 = call i4 @_ssdm_op_PartSelect.i4.i25.i32.i32(i25 %mul_ln1118_53, i32 21, i32 24)" [net_hls.cc:299]   --->   Operation 1886 'partselect' 'p_Result_59_21' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 1887 [1/1] (0.88ns)   --->   "%icmp_ln879_108 = icmp eq i4 %p_Result_59_21, -1" [net_hls.cc:299]   --->   Operation 1887 'icmp' 'icmp_ln879_108' <Predicate = true> <Delay = 0.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1888 [1/1] (0.88ns)   --->   "%icmp_ln768_53 = icmp eq i4 %p_Result_59_21, 0" [net_hls.cc:299]   --->   Operation 1888 'icmp' 'icmp_ln768_53' <Predicate = true> <Delay = 0.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1889 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_270)   --->   "%select_ln777_53 = select i1 %and_ln416_53, i1 %icmp_ln879_108, i1 %icmp_ln768_53" [net_hls.cc:299]   --->   Operation 1889 'select' 'select_ln777_53' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 1890 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_22)   --->   "%tmp_603 = call i1 @_ssdm_op_BitSelect.i1.i25.i32(i25 %mul_ln1118_53, i32 21)" [net_hls.cc:299]   --->   Operation 1890 'bitselect' 'tmp_603' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 1891 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_22)   --->   "%xor_ln779_53 = xor i1 %tmp_603, true" [net_hls.cc:299]   --->   Operation 1891 'xor' 'xor_ln779_53' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1892 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_22)   --->   "%and_ln779_22 = and i1 %icmp_ln879_107, %xor_ln779_53" [net_hls.cc:299]   --->   Operation 1892 'and' 'and_ln779_22' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1893 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_22)   --->   "%select_ln416_53 = select i1 %and_ln416_53, i1 %and_ln779_22, i1 %icmp_ln879_108" [net_hls.cc:299]   --->   Operation 1893 'select' 'select_ln416_53' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 1894 [1/1] (0.33ns)   --->   "%and_ln781_22 = and i1 %and_ln416_53, %icmp_ln879_108" [net_hls.cc:299]   --->   Operation 1894 'and' 'and_ln781_22' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1895 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_270)   --->   "%xor_ln785_107 = xor i1 %select_ln777_53, true" [net_hls.cc:299]   --->   Operation 1895 'xor' 'xor_ln785_107' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1896 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_270)   --->   "%or_ln785_53 = or i1 %tmp_602, %xor_ln785_107" [net_hls.cc:299]   --->   Operation 1896 'or' 'or_ln785_53' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1897 [1/1] (0.33ns)   --->   "%xor_ln785_108 = xor i1 %tmp_598, true" [net_hls.cc:299]   --->   Operation 1897 'xor' 'xor_ln785_108' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1898 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_270)   --->   "%and_ln785_53 = and i1 %or_ln785_53, %xor_ln785_108" [net_hls.cc:299]   --->   Operation 1898 'and' 'and_ln785_53' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1899 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln786_22 = and i1 %tmp_602, %select_ln416_53" [net_hls.cc:299]   --->   Operation 1899 'and' 'and_ln786_22' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1900 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_195)   --->   "%or_ln786_53 = or i1 %and_ln781_22, %and_ln786_22" [net_hls.cc:299]   --->   Operation 1900 'or' 'or_ln786_53' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1901 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_195)   --->   "%xor_ln786_141 = xor i1 %or_ln786_53, true" [net_hls.cc:299]   --->   Operation 1901 'xor' 'xor_ln786_141' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1902 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln786_195 = and i1 %tmp_598, %xor_ln786_141" [net_hls.cc:299]   --->   Operation 1902 'and' 'and_ln786_195' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1903 [1/1] (0.33ns) (out node of the LUT)   --->   "%or_ln340_270 = or i1 %and_ln786_195, %and_ln785_53" [net_hls.cc:299]   --->   Operation 1903 'or' 'or_ln340_270' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1904 [1/1] (0.00ns)   --->   "%trunc_ln708_52 = call i14 @_ssdm_op_PartSelect.i14.i25.i32.i32(i25 %mul_ln1118_54, i32 7, i32 20)" [net_hls.cc:299]   --->   Operation 1904 'partselect' 'trunc_ln708_52' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 1905 [1/1] (0.00ns) (grouped into LUT with out node and_ln416_54)   --->   "%tmp_610 = call i1 @_ssdm_op_BitSelect.i1.i25.i32(i25 %mul_ln1118_54, i32 20)" [net_hls.cc:299]   --->   Operation 1905 'bitselect' 'tmp_610' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 1906 [1/1] (0.00ns)   --->   "%zext_ln415_54 = zext i1 %tmp_611 to i14" [net_hls.cc:299]   --->   Operation 1906 'zext' 'zext_ln415_54' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 1907 [1/1] (0.98ns)   --->   "%add_ln415_54 = add i14 %trunc_ln708_52, %zext_ln415_54" [net_hls.cc:299]   --->   Operation 1907 'add' 'add_ln415_54' <Predicate = true> <Delay = 0.98> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1908 [1/1] (0.00ns) (grouped into LUT with out node and_ln416_54)   --->   "%tmp_612 = call i1 @_ssdm_op_BitSelect.i1.i14.i32(i14 %add_ln415_54, i32 13)" [net_hls.cc:299]   --->   Operation 1908 'bitselect' 'tmp_612' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 1909 [1/1] (0.00ns) (grouped into LUT with out node and_ln416_54)   --->   "%xor_ln416_54 = xor i1 %tmp_612, true" [net_hls.cc:299]   --->   Operation 1909 'xor' 'xor_ln416_54' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1910 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln416_54 = and i1 %tmp_610, %xor_ln416_54" [net_hls.cc:299]   --->   Operation 1910 'and' 'and_ln416_54' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1911 [1/1] (0.00ns)   --->   "%tmp_613 = call i1 @_ssdm_op_BitSelect.i1.i14.i32(i14 %add_ln415_54, i32 13)" [net_hls.cc:299]   --->   Operation 1911 'bitselect' 'tmp_613' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 1912 [1/1] (0.00ns)   --->   "%p_Result_58_22 = call i3 @_ssdm_op_PartSelect.i3.i25.i32.i32(i25 %mul_ln1118_54, i32 22, i32 24)" [net_hls.cc:299]   --->   Operation 1912 'partselect' 'p_Result_58_22' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 1913 [1/1] (0.69ns)   --->   "%icmp_ln879_109 = icmp eq i3 %p_Result_58_22, -1" [net_hls.cc:299]   --->   Operation 1913 'icmp' 'icmp_ln879_109' <Predicate = true> <Delay = 0.69> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1914 [1/1] (0.00ns)   --->   "%p_Result_59_22 = call i4 @_ssdm_op_PartSelect.i4.i25.i32.i32(i25 %mul_ln1118_54, i32 21, i32 24)" [net_hls.cc:299]   --->   Operation 1914 'partselect' 'p_Result_59_22' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 1915 [1/1] (0.88ns)   --->   "%icmp_ln879_110 = icmp eq i4 %p_Result_59_22, -1" [net_hls.cc:299]   --->   Operation 1915 'icmp' 'icmp_ln879_110' <Predicate = true> <Delay = 0.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1916 [1/1] (0.88ns)   --->   "%icmp_ln768_54 = icmp eq i4 %p_Result_59_22, 0" [net_hls.cc:299]   --->   Operation 1916 'icmp' 'icmp_ln768_54' <Predicate = true> <Delay = 0.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1917 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_275)   --->   "%select_ln777_54 = select i1 %and_ln416_54, i1 %icmp_ln879_110, i1 %icmp_ln768_54" [net_hls.cc:299]   --->   Operation 1917 'select' 'select_ln777_54' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 1918 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_23)   --->   "%tmp_614 = call i1 @_ssdm_op_BitSelect.i1.i25.i32(i25 %mul_ln1118_54, i32 21)" [net_hls.cc:299]   --->   Operation 1918 'bitselect' 'tmp_614' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 1919 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_23)   --->   "%xor_ln779_54 = xor i1 %tmp_614, true" [net_hls.cc:299]   --->   Operation 1919 'xor' 'xor_ln779_54' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1920 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_23)   --->   "%and_ln779_23 = and i1 %icmp_ln879_109, %xor_ln779_54" [net_hls.cc:299]   --->   Operation 1920 'and' 'and_ln779_23' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1921 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_23)   --->   "%select_ln416_54 = select i1 %and_ln416_54, i1 %and_ln779_23, i1 %icmp_ln879_110" [net_hls.cc:299]   --->   Operation 1921 'select' 'select_ln416_54' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 1922 [1/1] (0.33ns)   --->   "%and_ln781_23 = and i1 %and_ln416_54, %icmp_ln879_110" [net_hls.cc:299]   --->   Operation 1922 'and' 'and_ln781_23' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1923 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_275)   --->   "%xor_ln785_109 = xor i1 %select_ln777_54, true" [net_hls.cc:299]   --->   Operation 1923 'xor' 'xor_ln785_109' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1924 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_275)   --->   "%or_ln785_54 = or i1 %tmp_613, %xor_ln785_109" [net_hls.cc:299]   --->   Operation 1924 'or' 'or_ln785_54' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1925 [1/1] (0.33ns)   --->   "%xor_ln785_110 = xor i1 %tmp_609, true" [net_hls.cc:299]   --->   Operation 1925 'xor' 'xor_ln785_110' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1926 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_275)   --->   "%and_ln785_54 = and i1 %or_ln785_54, %xor_ln785_110" [net_hls.cc:299]   --->   Operation 1926 'and' 'and_ln785_54' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1927 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln786_23 = and i1 %tmp_613, %select_ln416_54" [net_hls.cc:299]   --->   Operation 1927 'and' 'and_ln786_23' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1928 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_198)   --->   "%or_ln786_54 = or i1 %and_ln781_23, %and_ln786_23" [net_hls.cc:299]   --->   Operation 1928 'or' 'or_ln786_54' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1929 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_198)   --->   "%xor_ln786_143 = xor i1 %or_ln786_54, true" [net_hls.cc:299]   --->   Operation 1929 'xor' 'xor_ln786_143' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1930 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln786_198 = and i1 %tmp_609, %xor_ln786_143" [net_hls.cc:299]   --->   Operation 1930 'and' 'and_ln786_198' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1931 [1/1] (0.33ns) (out node of the LUT)   --->   "%or_ln340_275 = or i1 %and_ln786_198, %and_ln785_54" [net_hls.cc:299]   --->   Operation 1931 'or' 'or_ln340_275' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1932 [1/1] (0.00ns)   --->   "%trunc_ln708_53 = call i14 @_ssdm_op_PartSelect.i14.i25.i32.i32(i25 %mul_ln1118_55, i32 7, i32 20)" [net_hls.cc:299]   --->   Operation 1932 'partselect' 'trunc_ln708_53' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 1933 [1/1] (0.00ns) (grouped into LUT with out node and_ln416_55)   --->   "%tmp_621 = call i1 @_ssdm_op_BitSelect.i1.i25.i32(i25 %mul_ln1118_55, i32 20)" [net_hls.cc:299]   --->   Operation 1933 'bitselect' 'tmp_621' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 1934 [1/1] (0.00ns)   --->   "%zext_ln415_55 = zext i1 %tmp_622 to i14" [net_hls.cc:299]   --->   Operation 1934 'zext' 'zext_ln415_55' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 1935 [1/1] (0.98ns)   --->   "%add_ln415_55 = add i14 %trunc_ln708_53, %zext_ln415_55" [net_hls.cc:299]   --->   Operation 1935 'add' 'add_ln415_55' <Predicate = true> <Delay = 0.98> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1936 [1/1] (0.00ns) (grouped into LUT with out node and_ln416_55)   --->   "%tmp_623 = call i1 @_ssdm_op_BitSelect.i1.i14.i32(i14 %add_ln415_55, i32 13)" [net_hls.cc:299]   --->   Operation 1936 'bitselect' 'tmp_623' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 1937 [1/1] (0.00ns) (grouped into LUT with out node and_ln416_55)   --->   "%xor_ln416_55 = xor i1 %tmp_623, true" [net_hls.cc:299]   --->   Operation 1937 'xor' 'xor_ln416_55' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1938 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln416_55 = and i1 %tmp_621, %xor_ln416_55" [net_hls.cc:299]   --->   Operation 1938 'and' 'and_ln416_55' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1939 [1/1] (0.00ns)   --->   "%tmp_624 = call i1 @_ssdm_op_BitSelect.i1.i14.i32(i14 %add_ln415_55, i32 13)" [net_hls.cc:299]   --->   Operation 1939 'bitselect' 'tmp_624' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 1940 [1/1] (0.00ns)   --->   "%p_Result_58_23 = call i3 @_ssdm_op_PartSelect.i3.i25.i32.i32(i25 %mul_ln1118_55, i32 22, i32 24)" [net_hls.cc:299]   --->   Operation 1940 'partselect' 'p_Result_58_23' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 1941 [1/1] (0.69ns)   --->   "%icmp_ln879_111 = icmp eq i3 %p_Result_58_23, -1" [net_hls.cc:299]   --->   Operation 1941 'icmp' 'icmp_ln879_111' <Predicate = true> <Delay = 0.69> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1942 [1/1] (0.00ns)   --->   "%p_Result_59_23 = call i4 @_ssdm_op_PartSelect.i4.i25.i32.i32(i25 %mul_ln1118_55, i32 21, i32 24)" [net_hls.cc:299]   --->   Operation 1942 'partselect' 'p_Result_59_23' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 1943 [1/1] (0.88ns)   --->   "%icmp_ln879_112 = icmp eq i4 %p_Result_59_23, -1" [net_hls.cc:299]   --->   Operation 1943 'icmp' 'icmp_ln879_112' <Predicate = true> <Delay = 0.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1944 [1/1] (0.88ns)   --->   "%icmp_ln768_55 = icmp eq i4 %p_Result_59_23, 0" [net_hls.cc:299]   --->   Operation 1944 'icmp' 'icmp_ln768_55' <Predicate = true> <Delay = 0.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1945 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_280)   --->   "%select_ln777_55 = select i1 %and_ln416_55, i1 %icmp_ln879_112, i1 %icmp_ln768_55" [net_hls.cc:299]   --->   Operation 1945 'select' 'select_ln777_55' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 1946 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_24)   --->   "%tmp_625 = call i1 @_ssdm_op_BitSelect.i1.i25.i32(i25 %mul_ln1118_55, i32 21)" [net_hls.cc:299]   --->   Operation 1946 'bitselect' 'tmp_625' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 1947 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_24)   --->   "%xor_ln779_55 = xor i1 %tmp_625, true" [net_hls.cc:299]   --->   Operation 1947 'xor' 'xor_ln779_55' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1948 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_24)   --->   "%and_ln779_24 = and i1 %icmp_ln879_111, %xor_ln779_55" [net_hls.cc:299]   --->   Operation 1948 'and' 'and_ln779_24' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1949 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_24)   --->   "%select_ln416_55 = select i1 %and_ln416_55, i1 %and_ln779_24, i1 %icmp_ln879_112" [net_hls.cc:299]   --->   Operation 1949 'select' 'select_ln416_55' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 1950 [1/1] (0.33ns)   --->   "%and_ln781_24 = and i1 %and_ln416_55, %icmp_ln879_112" [net_hls.cc:299]   --->   Operation 1950 'and' 'and_ln781_24' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1951 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_280)   --->   "%xor_ln785_111 = xor i1 %select_ln777_55, true" [net_hls.cc:299]   --->   Operation 1951 'xor' 'xor_ln785_111' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1952 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_280)   --->   "%or_ln785_55 = or i1 %tmp_624, %xor_ln785_111" [net_hls.cc:299]   --->   Operation 1952 'or' 'or_ln785_55' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1953 [1/1] (0.33ns)   --->   "%xor_ln785_112 = xor i1 %tmp_620, true" [net_hls.cc:299]   --->   Operation 1953 'xor' 'xor_ln785_112' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1954 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_280)   --->   "%and_ln785_55 = and i1 %or_ln785_55, %xor_ln785_112" [net_hls.cc:299]   --->   Operation 1954 'and' 'and_ln785_55' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1955 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln786_24 = and i1 %tmp_624, %select_ln416_55" [net_hls.cc:299]   --->   Operation 1955 'and' 'and_ln786_24' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1956 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_201)   --->   "%or_ln786_55 = or i1 %and_ln781_24, %and_ln786_24" [net_hls.cc:299]   --->   Operation 1956 'or' 'or_ln786_55' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1957 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_201)   --->   "%xor_ln786_145 = xor i1 %or_ln786_55, true" [net_hls.cc:299]   --->   Operation 1957 'xor' 'xor_ln786_145' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1958 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln786_201 = and i1 %tmp_620, %xor_ln786_145" [net_hls.cc:299]   --->   Operation 1958 'and' 'and_ln786_201' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1959 [1/1] (0.33ns) (out node of the LUT)   --->   "%or_ln340_280 = or i1 %and_ln786_201, %and_ln785_55" [net_hls.cc:299]   --->   Operation 1959 'or' 'or_ln340_280' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1960 [1/1] (0.00ns)   --->   "%trunc_ln708_54 = call i14 @_ssdm_op_PartSelect.i14.i25.i32.i32(i25 %mul_ln1118_56, i32 7, i32 20)" [net_hls.cc:299]   --->   Operation 1960 'partselect' 'trunc_ln708_54' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 1961 [1/1] (0.00ns) (grouped into LUT with out node and_ln416_56)   --->   "%tmp_632 = call i1 @_ssdm_op_BitSelect.i1.i25.i32(i25 %mul_ln1118_56, i32 20)" [net_hls.cc:299]   --->   Operation 1961 'bitselect' 'tmp_632' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 1962 [1/1] (0.00ns)   --->   "%zext_ln415_56 = zext i1 %tmp_633 to i14" [net_hls.cc:299]   --->   Operation 1962 'zext' 'zext_ln415_56' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 1963 [1/1] (0.98ns)   --->   "%add_ln415_56 = add i14 %trunc_ln708_54, %zext_ln415_56" [net_hls.cc:299]   --->   Operation 1963 'add' 'add_ln415_56' <Predicate = true> <Delay = 0.98> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1964 [1/1] (0.00ns) (grouped into LUT with out node and_ln416_56)   --->   "%tmp_634 = call i1 @_ssdm_op_BitSelect.i1.i14.i32(i14 %add_ln415_56, i32 13)" [net_hls.cc:299]   --->   Operation 1964 'bitselect' 'tmp_634' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 1965 [1/1] (0.00ns) (grouped into LUT with out node and_ln416_56)   --->   "%xor_ln416_56 = xor i1 %tmp_634, true" [net_hls.cc:299]   --->   Operation 1965 'xor' 'xor_ln416_56' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1966 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln416_56 = and i1 %tmp_632, %xor_ln416_56" [net_hls.cc:299]   --->   Operation 1966 'and' 'and_ln416_56' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1967 [1/1] (0.00ns)   --->   "%tmp_635 = call i1 @_ssdm_op_BitSelect.i1.i14.i32(i14 %add_ln415_56, i32 13)" [net_hls.cc:299]   --->   Operation 1967 'bitselect' 'tmp_635' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 1968 [1/1] (0.00ns)   --->   "%p_Result_58_24 = call i3 @_ssdm_op_PartSelect.i3.i25.i32.i32(i25 %mul_ln1118_56, i32 22, i32 24)" [net_hls.cc:299]   --->   Operation 1968 'partselect' 'p_Result_58_24' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 1969 [1/1] (0.69ns)   --->   "%icmp_ln879_113 = icmp eq i3 %p_Result_58_24, -1" [net_hls.cc:299]   --->   Operation 1969 'icmp' 'icmp_ln879_113' <Predicate = true> <Delay = 0.69> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1970 [1/1] (0.00ns)   --->   "%p_Result_59_24 = call i4 @_ssdm_op_PartSelect.i4.i25.i32.i32(i25 %mul_ln1118_56, i32 21, i32 24)" [net_hls.cc:299]   --->   Operation 1970 'partselect' 'p_Result_59_24' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 1971 [1/1] (0.88ns)   --->   "%icmp_ln879_114 = icmp eq i4 %p_Result_59_24, -1" [net_hls.cc:299]   --->   Operation 1971 'icmp' 'icmp_ln879_114' <Predicate = true> <Delay = 0.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1972 [1/1] (0.88ns)   --->   "%icmp_ln768_56 = icmp eq i4 %p_Result_59_24, 0" [net_hls.cc:299]   --->   Operation 1972 'icmp' 'icmp_ln768_56' <Predicate = true> <Delay = 0.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1973 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_285)   --->   "%select_ln777_56 = select i1 %and_ln416_56, i1 %icmp_ln879_114, i1 %icmp_ln768_56" [net_hls.cc:299]   --->   Operation 1973 'select' 'select_ln777_56' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 1974 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_25)   --->   "%tmp_636 = call i1 @_ssdm_op_BitSelect.i1.i25.i32(i25 %mul_ln1118_56, i32 21)" [net_hls.cc:299]   --->   Operation 1974 'bitselect' 'tmp_636' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 1975 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_25)   --->   "%xor_ln779_56 = xor i1 %tmp_636, true" [net_hls.cc:299]   --->   Operation 1975 'xor' 'xor_ln779_56' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1976 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_25)   --->   "%and_ln779_25 = and i1 %icmp_ln879_113, %xor_ln779_56" [net_hls.cc:299]   --->   Operation 1976 'and' 'and_ln779_25' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1977 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_25)   --->   "%select_ln416_56 = select i1 %and_ln416_56, i1 %and_ln779_25, i1 %icmp_ln879_114" [net_hls.cc:299]   --->   Operation 1977 'select' 'select_ln416_56' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 1978 [1/1] (0.33ns)   --->   "%and_ln781_25 = and i1 %and_ln416_56, %icmp_ln879_114" [net_hls.cc:299]   --->   Operation 1978 'and' 'and_ln781_25' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1979 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_285)   --->   "%xor_ln785_113 = xor i1 %select_ln777_56, true" [net_hls.cc:299]   --->   Operation 1979 'xor' 'xor_ln785_113' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1980 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_285)   --->   "%or_ln785_56 = or i1 %tmp_635, %xor_ln785_113" [net_hls.cc:299]   --->   Operation 1980 'or' 'or_ln785_56' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1981 [1/1] (0.33ns)   --->   "%xor_ln785_114 = xor i1 %tmp_631, true" [net_hls.cc:299]   --->   Operation 1981 'xor' 'xor_ln785_114' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1982 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_285)   --->   "%and_ln785_56 = and i1 %or_ln785_56, %xor_ln785_114" [net_hls.cc:299]   --->   Operation 1982 'and' 'and_ln785_56' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1983 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln786_25 = and i1 %tmp_635, %select_ln416_56" [net_hls.cc:299]   --->   Operation 1983 'and' 'and_ln786_25' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1984 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_204)   --->   "%or_ln786_56 = or i1 %and_ln781_25, %and_ln786_25" [net_hls.cc:299]   --->   Operation 1984 'or' 'or_ln786_56' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1985 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_204)   --->   "%xor_ln786_147 = xor i1 %or_ln786_56, true" [net_hls.cc:299]   --->   Operation 1985 'xor' 'xor_ln786_147' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1986 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln786_204 = and i1 %tmp_631, %xor_ln786_147" [net_hls.cc:299]   --->   Operation 1986 'and' 'and_ln786_204' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1987 [1/1] (0.33ns) (out node of the LUT)   --->   "%or_ln340_285 = or i1 %and_ln786_204, %and_ln785_56" [net_hls.cc:299]   --->   Operation 1987 'or' 'or_ln340_285' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1988 [1/1] (0.00ns)   --->   "%trunc_ln708_55 = call i14 @_ssdm_op_PartSelect.i14.i25.i32.i32(i25 %mul_ln1118_57, i32 7, i32 20)" [net_hls.cc:299]   --->   Operation 1988 'partselect' 'trunc_ln708_55' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 1989 [1/1] (0.00ns) (grouped into LUT with out node and_ln416_57)   --->   "%tmp_643 = call i1 @_ssdm_op_BitSelect.i1.i25.i32(i25 %mul_ln1118_57, i32 20)" [net_hls.cc:299]   --->   Operation 1989 'bitselect' 'tmp_643' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 1990 [1/1] (0.00ns)   --->   "%zext_ln415_57 = zext i1 %tmp_644 to i14" [net_hls.cc:299]   --->   Operation 1990 'zext' 'zext_ln415_57' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 1991 [1/1] (0.98ns)   --->   "%add_ln415_57 = add i14 %trunc_ln708_55, %zext_ln415_57" [net_hls.cc:299]   --->   Operation 1991 'add' 'add_ln415_57' <Predicate = true> <Delay = 0.98> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1992 [1/1] (0.00ns) (grouped into LUT with out node and_ln416_57)   --->   "%tmp_645 = call i1 @_ssdm_op_BitSelect.i1.i14.i32(i14 %add_ln415_57, i32 13)" [net_hls.cc:299]   --->   Operation 1992 'bitselect' 'tmp_645' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 1993 [1/1] (0.00ns) (grouped into LUT with out node and_ln416_57)   --->   "%xor_ln416_57 = xor i1 %tmp_645, true" [net_hls.cc:299]   --->   Operation 1993 'xor' 'xor_ln416_57' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1994 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln416_57 = and i1 %tmp_643, %xor_ln416_57" [net_hls.cc:299]   --->   Operation 1994 'and' 'and_ln416_57' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1995 [1/1] (0.00ns)   --->   "%tmp_646 = call i1 @_ssdm_op_BitSelect.i1.i14.i32(i14 %add_ln415_57, i32 13)" [net_hls.cc:299]   --->   Operation 1995 'bitselect' 'tmp_646' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 1996 [1/1] (0.00ns)   --->   "%p_Result_58_25 = call i3 @_ssdm_op_PartSelect.i3.i25.i32.i32(i25 %mul_ln1118_57, i32 22, i32 24)" [net_hls.cc:299]   --->   Operation 1996 'partselect' 'p_Result_58_25' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 1997 [1/1] (0.69ns)   --->   "%icmp_ln879_115 = icmp eq i3 %p_Result_58_25, -1" [net_hls.cc:299]   --->   Operation 1997 'icmp' 'icmp_ln879_115' <Predicate = true> <Delay = 0.69> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1998 [1/1] (0.00ns)   --->   "%p_Result_59_25 = call i4 @_ssdm_op_PartSelect.i4.i25.i32.i32(i25 %mul_ln1118_57, i32 21, i32 24)" [net_hls.cc:299]   --->   Operation 1998 'partselect' 'p_Result_59_25' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 1999 [1/1] (0.88ns)   --->   "%icmp_ln879_116 = icmp eq i4 %p_Result_59_25, -1" [net_hls.cc:299]   --->   Operation 1999 'icmp' 'icmp_ln879_116' <Predicate = true> <Delay = 0.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 2000 [1/1] (0.88ns)   --->   "%icmp_ln768_57 = icmp eq i4 %p_Result_59_25, 0" [net_hls.cc:299]   --->   Operation 2000 'icmp' 'icmp_ln768_57' <Predicate = true> <Delay = 0.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 2001 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_290)   --->   "%select_ln777_57 = select i1 %and_ln416_57, i1 %icmp_ln879_116, i1 %icmp_ln768_57" [net_hls.cc:299]   --->   Operation 2001 'select' 'select_ln777_57' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 2002 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_26)   --->   "%tmp_647 = call i1 @_ssdm_op_BitSelect.i1.i25.i32(i25 %mul_ln1118_57, i32 21)" [net_hls.cc:299]   --->   Operation 2002 'bitselect' 'tmp_647' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 2003 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_26)   --->   "%xor_ln779_57 = xor i1 %tmp_647, true" [net_hls.cc:299]   --->   Operation 2003 'xor' 'xor_ln779_57' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 2004 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_26)   --->   "%and_ln779_26 = and i1 %icmp_ln879_115, %xor_ln779_57" [net_hls.cc:299]   --->   Operation 2004 'and' 'and_ln779_26' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 2005 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_26)   --->   "%select_ln416_57 = select i1 %and_ln416_57, i1 %and_ln779_26, i1 %icmp_ln879_116" [net_hls.cc:299]   --->   Operation 2005 'select' 'select_ln416_57' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 2006 [1/1] (0.33ns)   --->   "%and_ln781_26 = and i1 %and_ln416_57, %icmp_ln879_116" [net_hls.cc:299]   --->   Operation 2006 'and' 'and_ln781_26' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 2007 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_290)   --->   "%xor_ln785_115 = xor i1 %select_ln777_57, true" [net_hls.cc:299]   --->   Operation 2007 'xor' 'xor_ln785_115' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 2008 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_290)   --->   "%or_ln785_57 = or i1 %tmp_646, %xor_ln785_115" [net_hls.cc:299]   --->   Operation 2008 'or' 'or_ln785_57' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 2009 [1/1] (0.33ns)   --->   "%xor_ln785_116 = xor i1 %tmp_642, true" [net_hls.cc:299]   --->   Operation 2009 'xor' 'xor_ln785_116' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 2010 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_290)   --->   "%and_ln785_57 = and i1 %or_ln785_57, %xor_ln785_116" [net_hls.cc:299]   --->   Operation 2010 'and' 'and_ln785_57' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 2011 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln786_26 = and i1 %tmp_646, %select_ln416_57" [net_hls.cc:299]   --->   Operation 2011 'and' 'and_ln786_26' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 2012 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_207)   --->   "%or_ln786_57 = or i1 %and_ln781_26, %and_ln786_26" [net_hls.cc:299]   --->   Operation 2012 'or' 'or_ln786_57' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 2013 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_207)   --->   "%xor_ln786_149 = xor i1 %or_ln786_57, true" [net_hls.cc:299]   --->   Operation 2013 'xor' 'xor_ln786_149' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 2014 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln786_207 = and i1 %tmp_642, %xor_ln786_149" [net_hls.cc:299]   --->   Operation 2014 'and' 'and_ln786_207' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 2015 [1/1] (0.33ns) (out node of the LUT)   --->   "%or_ln340_290 = or i1 %and_ln786_207, %and_ln785_57" [net_hls.cc:299]   --->   Operation 2015 'or' 'or_ln340_290' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 2016 [1/1] (0.00ns)   --->   "%trunc_ln708_56 = call i14 @_ssdm_op_PartSelect.i14.i25.i32.i32(i25 %mul_ln1118_58, i32 7, i32 20)" [net_hls.cc:299]   --->   Operation 2016 'partselect' 'trunc_ln708_56' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 2017 [1/1] (0.00ns) (grouped into LUT with out node and_ln416_58)   --->   "%tmp_654 = call i1 @_ssdm_op_BitSelect.i1.i25.i32(i25 %mul_ln1118_58, i32 20)" [net_hls.cc:299]   --->   Operation 2017 'bitselect' 'tmp_654' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 2018 [1/1] (0.00ns)   --->   "%zext_ln415_58 = zext i1 %tmp_655 to i14" [net_hls.cc:299]   --->   Operation 2018 'zext' 'zext_ln415_58' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 2019 [1/1] (0.98ns)   --->   "%add_ln415_58 = add i14 %trunc_ln708_56, %zext_ln415_58" [net_hls.cc:299]   --->   Operation 2019 'add' 'add_ln415_58' <Predicate = true> <Delay = 0.98> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 2020 [1/1] (0.00ns) (grouped into LUT with out node and_ln416_58)   --->   "%tmp_656 = call i1 @_ssdm_op_BitSelect.i1.i14.i32(i14 %add_ln415_58, i32 13)" [net_hls.cc:299]   --->   Operation 2020 'bitselect' 'tmp_656' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 2021 [1/1] (0.00ns) (grouped into LUT with out node and_ln416_58)   --->   "%xor_ln416_58 = xor i1 %tmp_656, true" [net_hls.cc:299]   --->   Operation 2021 'xor' 'xor_ln416_58' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 2022 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln416_58 = and i1 %tmp_654, %xor_ln416_58" [net_hls.cc:299]   --->   Operation 2022 'and' 'and_ln416_58' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 2023 [1/1] (0.00ns)   --->   "%tmp_657 = call i1 @_ssdm_op_BitSelect.i1.i14.i32(i14 %add_ln415_58, i32 13)" [net_hls.cc:299]   --->   Operation 2023 'bitselect' 'tmp_657' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 2024 [1/1] (0.00ns)   --->   "%p_Result_58_26 = call i3 @_ssdm_op_PartSelect.i3.i25.i32.i32(i25 %mul_ln1118_58, i32 22, i32 24)" [net_hls.cc:299]   --->   Operation 2024 'partselect' 'p_Result_58_26' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 2025 [1/1] (0.69ns)   --->   "%icmp_ln879_117 = icmp eq i3 %p_Result_58_26, -1" [net_hls.cc:299]   --->   Operation 2025 'icmp' 'icmp_ln879_117' <Predicate = true> <Delay = 0.69> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 2026 [1/1] (0.00ns)   --->   "%p_Result_59_26 = call i4 @_ssdm_op_PartSelect.i4.i25.i32.i32(i25 %mul_ln1118_58, i32 21, i32 24)" [net_hls.cc:299]   --->   Operation 2026 'partselect' 'p_Result_59_26' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 2027 [1/1] (0.88ns)   --->   "%icmp_ln879_118 = icmp eq i4 %p_Result_59_26, -1" [net_hls.cc:299]   --->   Operation 2027 'icmp' 'icmp_ln879_118' <Predicate = true> <Delay = 0.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 2028 [1/1] (0.88ns)   --->   "%icmp_ln768_58 = icmp eq i4 %p_Result_59_26, 0" [net_hls.cc:299]   --->   Operation 2028 'icmp' 'icmp_ln768_58' <Predicate = true> <Delay = 0.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 2029 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_295)   --->   "%select_ln777_58 = select i1 %and_ln416_58, i1 %icmp_ln879_118, i1 %icmp_ln768_58" [net_hls.cc:299]   --->   Operation 2029 'select' 'select_ln777_58' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 2030 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_27)   --->   "%tmp_658 = call i1 @_ssdm_op_BitSelect.i1.i25.i32(i25 %mul_ln1118_58, i32 21)" [net_hls.cc:299]   --->   Operation 2030 'bitselect' 'tmp_658' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 2031 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_27)   --->   "%xor_ln779_58 = xor i1 %tmp_658, true" [net_hls.cc:299]   --->   Operation 2031 'xor' 'xor_ln779_58' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 2032 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_27)   --->   "%and_ln779_27 = and i1 %icmp_ln879_117, %xor_ln779_58" [net_hls.cc:299]   --->   Operation 2032 'and' 'and_ln779_27' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 2033 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_27)   --->   "%select_ln416_58 = select i1 %and_ln416_58, i1 %and_ln779_27, i1 %icmp_ln879_118" [net_hls.cc:299]   --->   Operation 2033 'select' 'select_ln416_58' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 2034 [1/1] (0.33ns)   --->   "%and_ln781_27 = and i1 %and_ln416_58, %icmp_ln879_118" [net_hls.cc:299]   --->   Operation 2034 'and' 'and_ln781_27' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 2035 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_295)   --->   "%xor_ln785_117 = xor i1 %select_ln777_58, true" [net_hls.cc:299]   --->   Operation 2035 'xor' 'xor_ln785_117' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 2036 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_295)   --->   "%or_ln785_58 = or i1 %tmp_657, %xor_ln785_117" [net_hls.cc:299]   --->   Operation 2036 'or' 'or_ln785_58' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 2037 [1/1] (0.33ns)   --->   "%xor_ln785_118 = xor i1 %tmp_653, true" [net_hls.cc:299]   --->   Operation 2037 'xor' 'xor_ln785_118' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 2038 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_295)   --->   "%and_ln785_58 = and i1 %or_ln785_58, %xor_ln785_118" [net_hls.cc:299]   --->   Operation 2038 'and' 'and_ln785_58' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 2039 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln786_27 = and i1 %tmp_657, %select_ln416_58" [net_hls.cc:299]   --->   Operation 2039 'and' 'and_ln786_27' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 2040 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_210)   --->   "%or_ln786_58 = or i1 %and_ln781_27, %and_ln786_27" [net_hls.cc:299]   --->   Operation 2040 'or' 'or_ln786_58' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 2041 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_210)   --->   "%xor_ln786_151 = xor i1 %or_ln786_58, true" [net_hls.cc:299]   --->   Operation 2041 'xor' 'xor_ln786_151' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 2042 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln786_210 = and i1 %tmp_653, %xor_ln786_151" [net_hls.cc:299]   --->   Operation 2042 'and' 'and_ln786_210' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 2043 [1/1] (0.33ns) (out node of the LUT)   --->   "%or_ln340_295 = or i1 %and_ln786_210, %and_ln785_58" [net_hls.cc:299]   --->   Operation 2043 'or' 'or_ln340_295' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 2044 [1/1] (0.00ns)   --->   "%trunc_ln708_57 = call i14 @_ssdm_op_PartSelect.i14.i25.i32.i32(i25 %mul_ln1118_59, i32 7, i32 20)" [net_hls.cc:299]   --->   Operation 2044 'partselect' 'trunc_ln708_57' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 2045 [1/1] (0.00ns) (grouped into LUT with out node and_ln416_59)   --->   "%tmp_665 = call i1 @_ssdm_op_BitSelect.i1.i25.i32(i25 %mul_ln1118_59, i32 20)" [net_hls.cc:299]   --->   Operation 2045 'bitselect' 'tmp_665' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 2046 [1/1] (0.00ns)   --->   "%zext_ln415_59 = zext i1 %tmp_666 to i14" [net_hls.cc:299]   --->   Operation 2046 'zext' 'zext_ln415_59' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 2047 [1/1] (0.98ns)   --->   "%add_ln415_59 = add i14 %trunc_ln708_57, %zext_ln415_59" [net_hls.cc:299]   --->   Operation 2047 'add' 'add_ln415_59' <Predicate = true> <Delay = 0.98> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 2048 [1/1] (0.00ns) (grouped into LUT with out node and_ln416_59)   --->   "%tmp_667 = call i1 @_ssdm_op_BitSelect.i1.i14.i32(i14 %add_ln415_59, i32 13)" [net_hls.cc:299]   --->   Operation 2048 'bitselect' 'tmp_667' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 2049 [1/1] (0.00ns) (grouped into LUT with out node and_ln416_59)   --->   "%xor_ln416_59 = xor i1 %tmp_667, true" [net_hls.cc:299]   --->   Operation 2049 'xor' 'xor_ln416_59' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 2050 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln416_59 = and i1 %tmp_665, %xor_ln416_59" [net_hls.cc:299]   --->   Operation 2050 'and' 'and_ln416_59' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 2051 [1/1] (0.00ns)   --->   "%tmp_668 = call i1 @_ssdm_op_BitSelect.i1.i14.i32(i14 %add_ln415_59, i32 13)" [net_hls.cc:299]   --->   Operation 2051 'bitselect' 'tmp_668' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 2052 [1/1] (0.00ns)   --->   "%p_Result_58_27 = call i3 @_ssdm_op_PartSelect.i3.i25.i32.i32(i25 %mul_ln1118_59, i32 22, i32 24)" [net_hls.cc:299]   --->   Operation 2052 'partselect' 'p_Result_58_27' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 2053 [1/1] (0.69ns)   --->   "%icmp_ln879_119 = icmp eq i3 %p_Result_58_27, -1" [net_hls.cc:299]   --->   Operation 2053 'icmp' 'icmp_ln879_119' <Predicate = true> <Delay = 0.69> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 2054 [1/1] (0.00ns)   --->   "%p_Result_59_27 = call i4 @_ssdm_op_PartSelect.i4.i25.i32.i32(i25 %mul_ln1118_59, i32 21, i32 24)" [net_hls.cc:299]   --->   Operation 2054 'partselect' 'p_Result_59_27' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 2055 [1/1] (0.88ns)   --->   "%icmp_ln879_120 = icmp eq i4 %p_Result_59_27, -1" [net_hls.cc:299]   --->   Operation 2055 'icmp' 'icmp_ln879_120' <Predicate = true> <Delay = 0.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 2056 [1/1] (0.88ns)   --->   "%icmp_ln768_59 = icmp eq i4 %p_Result_59_27, 0" [net_hls.cc:299]   --->   Operation 2056 'icmp' 'icmp_ln768_59' <Predicate = true> <Delay = 0.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 2057 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_300)   --->   "%select_ln777_59 = select i1 %and_ln416_59, i1 %icmp_ln879_120, i1 %icmp_ln768_59" [net_hls.cc:299]   --->   Operation 2057 'select' 'select_ln777_59' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 2058 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_28)   --->   "%tmp_669 = call i1 @_ssdm_op_BitSelect.i1.i25.i32(i25 %mul_ln1118_59, i32 21)" [net_hls.cc:299]   --->   Operation 2058 'bitselect' 'tmp_669' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 2059 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_28)   --->   "%xor_ln779_59 = xor i1 %tmp_669, true" [net_hls.cc:299]   --->   Operation 2059 'xor' 'xor_ln779_59' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 2060 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_28)   --->   "%and_ln779_28 = and i1 %icmp_ln879_119, %xor_ln779_59" [net_hls.cc:299]   --->   Operation 2060 'and' 'and_ln779_28' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 2061 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_28)   --->   "%select_ln416_59 = select i1 %and_ln416_59, i1 %and_ln779_28, i1 %icmp_ln879_120" [net_hls.cc:299]   --->   Operation 2061 'select' 'select_ln416_59' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 2062 [1/1] (0.33ns)   --->   "%and_ln781_28 = and i1 %and_ln416_59, %icmp_ln879_120" [net_hls.cc:299]   --->   Operation 2062 'and' 'and_ln781_28' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 2063 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_300)   --->   "%xor_ln785_119 = xor i1 %select_ln777_59, true" [net_hls.cc:299]   --->   Operation 2063 'xor' 'xor_ln785_119' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 2064 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_300)   --->   "%or_ln785_59 = or i1 %tmp_668, %xor_ln785_119" [net_hls.cc:299]   --->   Operation 2064 'or' 'or_ln785_59' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 2065 [1/1] (0.33ns)   --->   "%xor_ln785_120 = xor i1 %tmp_664, true" [net_hls.cc:299]   --->   Operation 2065 'xor' 'xor_ln785_120' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 2066 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_300)   --->   "%and_ln785_59 = and i1 %or_ln785_59, %xor_ln785_120" [net_hls.cc:299]   --->   Operation 2066 'and' 'and_ln785_59' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 2067 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln786_28 = and i1 %tmp_668, %select_ln416_59" [net_hls.cc:299]   --->   Operation 2067 'and' 'and_ln786_28' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 2068 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_213)   --->   "%or_ln786_59 = or i1 %and_ln781_28, %and_ln786_28" [net_hls.cc:299]   --->   Operation 2068 'or' 'or_ln786_59' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 2069 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_213)   --->   "%xor_ln786_153 = xor i1 %or_ln786_59, true" [net_hls.cc:299]   --->   Operation 2069 'xor' 'xor_ln786_153' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 2070 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln786_213 = and i1 %tmp_664, %xor_ln786_153" [net_hls.cc:299]   --->   Operation 2070 'and' 'and_ln786_213' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 2071 [1/1] (0.33ns) (out node of the LUT)   --->   "%or_ln340_300 = or i1 %and_ln786_213, %and_ln785_59" [net_hls.cc:299]   --->   Operation 2071 'or' 'or_ln340_300' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 2072 [1/1] (0.00ns)   --->   "%trunc_ln708_58 = call i14 @_ssdm_op_PartSelect.i14.i25.i32.i32(i25 %mul_ln1118_60, i32 7, i32 20)" [net_hls.cc:299]   --->   Operation 2072 'partselect' 'trunc_ln708_58' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 2073 [1/1] (0.00ns) (grouped into LUT with out node and_ln416_60)   --->   "%tmp_676 = call i1 @_ssdm_op_BitSelect.i1.i25.i32(i25 %mul_ln1118_60, i32 20)" [net_hls.cc:299]   --->   Operation 2073 'bitselect' 'tmp_676' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 2074 [1/1] (0.00ns)   --->   "%zext_ln415_60 = zext i1 %tmp_677 to i14" [net_hls.cc:299]   --->   Operation 2074 'zext' 'zext_ln415_60' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 2075 [1/1] (0.98ns)   --->   "%add_ln415_60 = add i14 %trunc_ln708_58, %zext_ln415_60" [net_hls.cc:299]   --->   Operation 2075 'add' 'add_ln415_60' <Predicate = true> <Delay = 0.98> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 2076 [1/1] (0.00ns) (grouped into LUT with out node and_ln416_60)   --->   "%tmp_678 = call i1 @_ssdm_op_BitSelect.i1.i14.i32(i14 %add_ln415_60, i32 13)" [net_hls.cc:299]   --->   Operation 2076 'bitselect' 'tmp_678' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 2077 [1/1] (0.00ns) (grouped into LUT with out node and_ln416_60)   --->   "%xor_ln416_60 = xor i1 %tmp_678, true" [net_hls.cc:299]   --->   Operation 2077 'xor' 'xor_ln416_60' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 2078 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln416_60 = and i1 %tmp_676, %xor_ln416_60" [net_hls.cc:299]   --->   Operation 2078 'and' 'and_ln416_60' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 2079 [1/1] (0.00ns)   --->   "%tmp_679 = call i1 @_ssdm_op_BitSelect.i1.i14.i32(i14 %add_ln415_60, i32 13)" [net_hls.cc:299]   --->   Operation 2079 'bitselect' 'tmp_679' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 2080 [1/1] (0.00ns)   --->   "%p_Result_58_28 = call i3 @_ssdm_op_PartSelect.i3.i25.i32.i32(i25 %mul_ln1118_60, i32 22, i32 24)" [net_hls.cc:299]   --->   Operation 2080 'partselect' 'p_Result_58_28' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 2081 [1/1] (0.69ns)   --->   "%icmp_ln879_121 = icmp eq i3 %p_Result_58_28, -1" [net_hls.cc:299]   --->   Operation 2081 'icmp' 'icmp_ln879_121' <Predicate = true> <Delay = 0.69> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 2082 [1/1] (0.00ns)   --->   "%p_Result_59_28 = call i4 @_ssdm_op_PartSelect.i4.i25.i32.i32(i25 %mul_ln1118_60, i32 21, i32 24)" [net_hls.cc:299]   --->   Operation 2082 'partselect' 'p_Result_59_28' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 2083 [1/1] (0.88ns)   --->   "%icmp_ln879_122 = icmp eq i4 %p_Result_59_28, -1" [net_hls.cc:299]   --->   Operation 2083 'icmp' 'icmp_ln879_122' <Predicate = true> <Delay = 0.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 2084 [1/1] (0.88ns)   --->   "%icmp_ln768_60 = icmp eq i4 %p_Result_59_28, 0" [net_hls.cc:299]   --->   Operation 2084 'icmp' 'icmp_ln768_60' <Predicate = true> <Delay = 0.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 2085 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_305)   --->   "%select_ln777_60 = select i1 %and_ln416_60, i1 %icmp_ln879_122, i1 %icmp_ln768_60" [net_hls.cc:299]   --->   Operation 2085 'select' 'select_ln777_60' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 2086 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_29)   --->   "%tmp_680 = call i1 @_ssdm_op_BitSelect.i1.i25.i32(i25 %mul_ln1118_60, i32 21)" [net_hls.cc:299]   --->   Operation 2086 'bitselect' 'tmp_680' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 2087 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_29)   --->   "%xor_ln779_60 = xor i1 %tmp_680, true" [net_hls.cc:299]   --->   Operation 2087 'xor' 'xor_ln779_60' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 2088 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_29)   --->   "%and_ln779_29 = and i1 %icmp_ln879_121, %xor_ln779_60" [net_hls.cc:299]   --->   Operation 2088 'and' 'and_ln779_29' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 2089 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_29)   --->   "%select_ln416_60 = select i1 %and_ln416_60, i1 %and_ln779_29, i1 %icmp_ln879_122" [net_hls.cc:299]   --->   Operation 2089 'select' 'select_ln416_60' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 2090 [1/1] (0.33ns)   --->   "%and_ln781_29 = and i1 %and_ln416_60, %icmp_ln879_122" [net_hls.cc:299]   --->   Operation 2090 'and' 'and_ln781_29' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 2091 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_305)   --->   "%xor_ln785_121 = xor i1 %select_ln777_60, true" [net_hls.cc:299]   --->   Operation 2091 'xor' 'xor_ln785_121' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 2092 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_305)   --->   "%or_ln785_60 = or i1 %tmp_679, %xor_ln785_121" [net_hls.cc:299]   --->   Operation 2092 'or' 'or_ln785_60' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 2093 [1/1] (0.33ns)   --->   "%xor_ln785_122 = xor i1 %tmp_675, true" [net_hls.cc:299]   --->   Operation 2093 'xor' 'xor_ln785_122' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 2094 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_305)   --->   "%and_ln785_60 = and i1 %or_ln785_60, %xor_ln785_122" [net_hls.cc:299]   --->   Operation 2094 'and' 'and_ln785_60' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 2095 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln786_29 = and i1 %tmp_679, %select_ln416_60" [net_hls.cc:299]   --->   Operation 2095 'and' 'and_ln786_29' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 2096 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_216)   --->   "%or_ln786_60 = or i1 %and_ln781_29, %and_ln786_29" [net_hls.cc:299]   --->   Operation 2096 'or' 'or_ln786_60' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 2097 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_216)   --->   "%xor_ln786_155 = xor i1 %or_ln786_60, true" [net_hls.cc:299]   --->   Operation 2097 'xor' 'xor_ln786_155' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 2098 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln786_216 = and i1 %tmp_675, %xor_ln786_155" [net_hls.cc:299]   --->   Operation 2098 'and' 'and_ln786_216' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 2099 [1/1] (0.33ns) (out node of the LUT)   --->   "%or_ln340_305 = or i1 %and_ln786_216, %and_ln785_60" [net_hls.cc:299]   --->   Operation 2099 'or' 'or_ln340_305' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 2100 [1/1] (0.00ns)   --->   "%trunc_ln708_59 = call i14 @_ssdm_op_PartSelect.i14.i25.i32.i32(i25 %mul_ln1118_61, i32 7, i32 20)" [net_hls.cc:299]   --->   Operation 2100 'partselect' 'trunc_ln708_59' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 2101 [1/1] (0.00ns) (grouped into LUT with out node and_ln416_61)   --->   "%tmp_687 = call i1 @_ssdm_op_BitSelect.i1.i25.i32(i25 %mul_ln1118_61, i32 20)" [net_hls.cc:299]   --->   Operation 2101 'bitselect' 'tmp_687' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 2102 [1/1] (0.00ns)   --->   "%zext_ln415_61 = zext i1 %tmp_688 to i14" [net_hls.cc:299]   --->   Operation 2102 'zext' 'zext_ln415_61' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 2103 [1/1] (0.98ns)   --->   "%add_ln415_61 = add i14 %trunc_ln708_59, %zext_ln415_61" [net_hls.cc:299]   --->   Operation 2103 'add' 'add_ln415_61' <Predicate = true> <Delay = 0.98> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 2104 [1/1] (0.00ns) (grouped into LUT with out node and_ln416_61)   --->   "%tmp_689 = call i1 @_ssdm_op_BitSelect.i1.i14.i32(i14 %add_ln415_61, i32 13)" [net_hls.cc:299]   --->   Operation 2104 'bitselect' 'tmp_689' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 2105 [1/1] (0.00ns) (grouped into LUT with out node and_ln416_61)   --->   "%xor_ln416_61 = xor i1 %tmp_689, true" [net_hls.cc:299]   --->   Operation 2105 'xor' 'xor_ln416_61' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 2106 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln416_61 = and i1 %tmp_687, %xor_ln416_61" [net_hls.cc:299]   --->   Operation 2106 'and' 'and_ln416_61' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 2107 [1/1] (0.00ns)   --->   "%tmp_690 = call i1 @_ssdm_op_BitSelect.i1.i14.i32(i14 %add_ln415_61, i32 13)" [net_hls.cc:299]   --->   Operation 2107 'bitselect' 'tmp_690' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 2108 [1/1] (0.00ns)   --->   "%p_Result_58_29 = call i3 @_ssdm_op_PartSelect.i3.i25.i32.i32(i25 %mul_ln1118_61, i32 22, i32 24)" [net_hls.cc:299]   --->   Operation 2108 'partselect' 'p_Result_58_29' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 2109 [1/1] (0.69ns)   --->   "%icmp_ln879_123 = icmp eq i3 %p_Result_58_29, -1" [net_hls.cc:299]   --->   Operation 2109 'icmp' 'icmp_ln879_123' <Predicate = true> <Delay = 0.69> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 2110 [1/1] (0.00ns)   --->   "%p_Result_59_29 = call i4 @_ssdm_op_PartSelect.i4.i25.i32.i32(i25 %mul_ln1118_61, i32 21, i32 24)" [net_hls.cc:299]   --->   Operation 2110 'partselect' 'p_Result_59_29' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 2111 [1/1] (0.88ns)   --->   "%icmp_ln879_124 = icmp eq i4 %p_Result_59_29, -1" [net_hls.cc:299]   --->   Operation 2111 'icmp' 'icmp_ln879_124' <Predicate = true> <Delay = 0.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 2112 [1/1] (0.88ns)   --->   "%icmp_ln768_61 = icmp eq i4 %p_Result_59_29, 0" [net_hls.cc:299]   --->   Operation 2112 'icmp' 'icmp_ln768_61' <Predicate = true> <Delay = 0.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 2113 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_310)   --->   "%select_ln777_61 = select i1 %and_ln416_61, i1 %icmp_ln879_124, i1 %icmp_ln768_61" [net_hls.cc:299]   --->   Operation 2113 'select' 'select_ln777_61' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 2114 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_30)   --->   "%tmp_691 = call i1 @_ssdm_op_BitSelect.i1.i25.i32(i25 %mul_ln1118_61, i32 21)" [net_hls.cc:299]   --->   Operation 2114 'bitselect' 'tmp_691' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 2115 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_30)   --->   "%xor_ln779_61 = xor i1 %tmp_691, true" [net_hls.cc:299]   --->   Operation 2115 'xor' 'xor_ln779_61' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 2116 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_30)   --->   "%and_ln779_30 = and i1 %icmp_ln879_123, %xor_ln779_61" [net_hls.cc:299]   --->   Operation 2116 'and' 'and_ln779_30' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 2117 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_30)   --->   "%select_ln416_61 = select i1 %and_ln416_61, i1 %and_ln779_30, i1 %icmp_ln879_124" [net_hls.cc:299]   --->   Operation 2117 'select' 'select_ln416_61' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 2118 [1/1] (0.33ns)   --->   "%and_ln781_30 = and i1 %and_ln416_61, %icmp_ln879_124" [net_hls.cc:299]   --->   Operation 2118 'and' 'and_ln781_30' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 2119 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_310)   --->   "%xor_ln785_123 = xor i1 %select_ln777_61, true" [net_hls.cc:299]   --->   Operation 2119 'xor' 'xor_ln785_123' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 2120 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_310)   --->   "%or_ln785_61 = or i1 %tmp_690, %xor_ln785_123" [net_hls.cc:299]   --->   Operation 2120 'or' 'or_ln785_61' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 2121 [1/1] (0.33ns)   --->   "%xor_ln785_124 = xor i1 %tmp_686, true" [net_hls.cc:299]   --->   Operation 2121 'xor' 'xor_ln785_124' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 2122 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_310)   --->   "%and_ln785_61 = and i1 %or_ln785_61, %xor_ln785_124" [net_hls.cc:299]   --->   Operation 2122 'and' 'and_ln785_61' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 2123 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln786_30 = and i1 %tmp_690, %select_ln416_61" [net_hls.cc:299]   --->   Operation 2123 'and' 'and_ln786_30' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 2124 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_219)   --->   "%or_ln786_61 = or i1 %and_ln781_30, %and_ln786_30" [net_hls.cc:299]   --->   Operation 2124 'or' 'or_ln786_61' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 2125 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_219)   --->   "%xor_ln786_157 = xor i1 %or_ln786_61, true" [net_hls.cc:299]   --->   Operation 2125 'xor' 'xor_ln786_157' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 2126 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln786_219 = and i1 %tmp_686, %xor_ln786_157" [net_hls.cc:299]   --->   Operation 2126 'and' 'and_ln786_219' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 2127 [1/1] (0.33ns) (out node of the LUT)   --->   "%or_ln340_310 = or i1 %and_ln786_219, %and_ln785_61" [net_hls.cc:299]   --->   Operation 2127 'or' 'or_ln340_310' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 2128 [1/1] (0.00ns)   --->   "%trunc_ln708_60 = call i14 @_ssdm_op_PartSelect.i14.i25.i32.i32(i25 %mul_ln1118_62, i32 7, i32 20)" [net_hls.cc:299]   --->   Operation 2128 'partselect' 'trunc_ln708_60' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 2129 [1/1] (0.00ns) (grouped into LUT with out node and_ln416_62)   --->   "%tmp_698 = call i1 @_ssdm_op_BitSelect.i1.i25.i32(i25 %mul_ln1118_62, i32 20)" [net_hls.cc:299]   --->   Operation 2129 'bitselect' 'tmp_698' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 2130 [1/1] (0.00ns)   --->   "%zext_ln415_62 = zext i1 %tmp_699 to i14" [net_hls.cc:299]   --->   Operation 2130 'zext' 'zext_ln415_62' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 2131 [1/1] (0.98ns)   --->   "%add_ln415_62 = add i14 %trunc_ln708_60, %zext_ln415_62" [net_hls.cc:299]   --->   Operation 2131 'add' 'add_ln415_62' <Predicate = true> <Delay = 0.98> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 2132 [1/1] (0.00ns) (grouped into LUT with out node and_ln416_62)   --->   "%tmp_700 = call i1 @_ssdm_op_BitSelect.i1.i14.i32(i14 %add_ln415_62, i32 13)" [net_hls.cc:299]   --->   Operation 2132 'bitselect' 'tmp_700' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 2133 [1/1] (0.00ns) (grouped into LUT with out node and_ln416_62)   --->   "%xor_ln416_62 = xor i1 %tmp_700, true" [net_hls.cc:299]   --->   Operation 2133 'xor' 'xor_ln416_62' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 2134 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln416_62 = and i1 %tmp_698, %xor_ln416_62" [net_hls.cc:299]   --->   Operation 2134 'and' 'and_ln416_62' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 2135 [1/1] (0.00ns)   --->   "%tmp_701 = call i1 @_ssdm_op_BitSelect.i1.i14.i32(i14 %add_ln415_62, i32 13)" [net_hls.cc:299]   --->   Operation 2135 'bitselect' 'tmp_701' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 2136 [1/1] (0.00ns)   --->   "%p_Result_58_30 = call i3 @_ssdm_op_PartSelect.i3.i25.i32.i32(i25 %mul_ln1118_62, i32 22, i32 24)" [net_hls.cc:299]   --->   Operation 2136 'partselect' 'p_Result_58_30' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 2137 [1/1] (0.69ns)   --->   "%icmp_ln879_125 = icmp eq i3 %p_Result_58_30, -1" [net_hls.cc:299]   --->   Operation 2137 'icmp' 'icmp_ln879_125' <Predicate = true> <Delay = 0.69> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 2138 [1/1] (0.00ns)   --->   "%p_Result_59_30 = call i4 @_ssdm_op_PartSelect.i4.i25.i32.i32(i25 %mul_ln1118_62, i32 21, i32 24)" [net_hls.cc:299]   --->   Operation 2138 'partselect' 'p_Result_59_30' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 2139 [1/1] (0.88ns)   --->   "%icmp_ln879_126 = icmp eq i4 %p_Result_59_30, -1" [net_hls.cc:299]   --->   Operation 2139 'icmp' 'icmp_ln879_126' <Predicate = true> <Delay = 0.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 2140 [1/1] (0.88ns)   --->   "%icmp_ln768_62 = icmp eq i4 %p_Result_59_30, 0" [net_hls.cc:299]   --->   Operation 2140 'icmp' 'icmp_ln768_62' <Predicate = true> <Delay = 0.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 2141 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_315)   --->   "%select_ln777_62 = select i1 %and_ln416_62, i1 %icmp_ln879_126, i1 %icmp_ln768_62" [net_hls.cc:299]   --->   Operation 2141 'select' 'select_ln777_62' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 2142 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_31)   --->   "%tmp_702 = call i1 @_ssdm_op_BitSelect.i1.i25.i32(i25 %mul_ln1118_62, i32 21)" [net_hls.cc:299]   --->   Operation 2142 'bitselect' 'tmp_702' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 2143 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_31)   --->   "%xor_ln779_62 = xor i1 %tmp_702, true" [net_hls.cc:299]   --->   Operation 2143 'xor' 'xor_ln779_62' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 2144 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_31)   --->   "%and_ln779_31 = and i1 %icmp_ln879_125, %xor_ln779_62" [net_hls.cc:299]   --->   Operation 2144 'and' 'and_ln779_31' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 2145 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_31)   --->   "%select_ln416_62 = select i1 %and_ln416_62, i1 %and_ln779_31, i1 %icmp_ln879_126" [net_hls.cc:299]   --->   Operation 2145 'select' 'select_ln416_62' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 2146 [1/1] (0.33ns)   --->   "%and_ln781_31 = and i1 %and_ln416_62, %icmp_ln879_126" [net_hls.cc:299]   --->   Operation 2146 'and' 'and_ln781_31' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 2147 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_315)   --->   "%xor_ln785_125 = xor i1 %select_ln777_62, true" [net_hls.cc:299]   --->   Operation 2147 'xor' 'xor_ln785_125' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 2148 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_315)   --->   "%or_ln785_62 = or i1 %tmp_701, %xor_ln785_125" [net_hls.cc:299]   --->   Operation 2148 'or' 'or_ln785_62' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 2149 [1/1] (0.33ns)   --->   "%xor_ln785_126 = xor i1 %tmp_697, true" [net_hls.cc:299]   --->   Operation 2149 'xor' 'xor_ln785_126' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 2150 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_315)   --->   "%and_ln785_62 = and i1 %or_ln785_62, %xor_ln785_126" [net_hls.cc:299]   --->   Operation 2150 'and' 'and_ln785_62' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 2151 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln786_31 = and i1 %tmp_701, %select_ln416_62" [net_hls.cc:299]   --->   Operation 2151 'and' 'and_ln786_31' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 2152 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_222)   --->   "%or_ln786_62 = or i1 %and_ln781_31, %and_ln786_31" [net_hls.cc:299]   --->   Operation 2152 'or' 'or_ln786_62' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 2153 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_222)   --->   "%xor_ln786_159 = xor i1 %or_ln786_62, true" [net_hls.cc:299]   --->   Operation 2153 'xor' 'xor_ln786_159' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 2154 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln786_222 = and i1 %tmp_697, %xor_ln786_159" [net_hls.cc:299]   --->   Operation 2154 'and' 'and_ln786_222' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 2155 [1/1] (0.33ns) (out node of the LUT)   --->   "%or_ln340_315 = or i1 %and_ln786_222, %and_ln785_62" [net_hls.cc:299]   --->   Operation 2155 'or' 'or_ln340_315' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 2156 [5/10] (1.53ns)   --->   "%empty = urem i6 %indvar_flatten, 7" [net_hls.cc:289]   --->   Operation 2156 'urem' 'empty' <Predicate = true> <Delay = 1.53> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 9> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 2157 [5/10] (1.53ns)   --->   "%empty_28 = urem i6 %add_ln289_2, 7" [net_hls.cc:289]   --->   Operation 2157 'urem' 'empty_28' <Predicate = (!icmp_ln289)> <Delay = 1.53> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 9> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 2.08>
ST_9 : Operation 2158 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_193)   --->   "%or_ln340_161 = or i1 %and_ln786_128, %xor_ln785_64" [net_hls.cc:299]   --->   Operation 2158 'or' 'or_ln340_161' <Predicate = (!icmp_ln289)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 2159 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_193)   --->   "%or_ln340_162 = or i1 %or_ln340_161, %and_ln781" [net_hls.cc:299]   --->   Operation 2159 'or' 'or_ln340_162' <Predicate = (!icmp_ln289)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 2160 [1/1] (0.54ns) (out node of the LUT)   --->   "%select_ln340_97 = select i1 %or_ln340_160, i14 8191, i14 %add_ln415" [net_hls.cc:299]   --->   Operation 2160 'select' 'select_ln340_97' <Predicate = (!icmp_ln289)> <Delay = 0.54> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 2161 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_193)   --->   "%select_ln388_96 = select i1 %and_ln786_129, i14 -8192, i14 %add_ln415" [net_hls.cc:299]   --->   Operation 2161 'select' 'select_ln388_96' <Predicate = (!icmp_ln289)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 2162 [1/1] (0.54ns) (out node of the LUT)   --->   "%select_ln340_193 = select i1 %or_ln340_162, i14 %select_ln340_97, i14 %select_ln388_96" [net_hls.cc:299]   --->   Operation 2162 'select' 'select_ln340_193' <Predicate = (!icmp_ln289)> <Delay = 0.54> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 2163 [1/1] (0.00ns)   --->   "%sext_ln703_64 = sext i14 %select_ln340_193 to i15" [net_hls.cc:300]   --->   Operation 2163 'sext' 'sext_ln703_64' <Predicate = (!icmp_ln289)> <Delay = 0.00>
ST_9 : Operation 2164 [1/1] (0.98ns)   --->   "%add_ln1192_66 = add nsw i15 %sext_ln728, %sext_ln703_64" [net_hls.cc:300]   --->   Operation 2164 'add' 'add_ln1192_66' <Predicate = (!icmp_ln289)> <Delay = 0.98> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 2165 [1/1] (0.00ns)   --->   "%tmp_362 = call i1 @_ssdm_op_BitSelect.i1.i15.i32(i15 %add_ln1192_66, i32 14)" [net_hls.cc:300]   --->   Operation 2165 'bitselect' 'tmp_362' <Predicate = (!icmp_ln289)> <Delay = 0.00>
ST_9 : Operation 2166 [1/1] (0.98ns)   --->   "%add_ln703_64 = add i14 %sext_ln1192, %select_ln340_193" [net_hls.cc:300]   --->   Operation 2166 'add' 'add_ln703_64' <Predicate = (!icmp_ln289)> <Delay = 0.98> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 2167 [1/1] (0.00ns)   --->   "%tmp_363 = call i1 @_ssdm_op_BitSelect.i1.i14.i32(i14 %add_ln703_64, i32 13)" [net_hls.cc:300]   --->   Operation 2167 'bitselect' 'tmp_363' <Predicate = (!icmp_ln289)> <Delay = 0.00>
ST_9 : Operation 2168 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_196)   --->   "%or_ln340_166 = or i1 %and_ln786_1, %xor_ln785_66" [net_hls.cc:299]   --->   Operation 2168 'or' 'or_ln340_166' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 2169 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_196)   --->   "%or_ln340_167 = or i1 %or_ln340_166, %and_ln781_1" [net_hls.cc:299]   --->   Operation 2169 'or' 'or_ln340_167' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 2170 [1/1] (0.54ns) (out node of the LUT)   --->   "%select_ln340_99 = select i1 %or_ln340_165, i14 8191, i14 %add_ln415_32" [net_hls.cc:299]   --->   Operation 2170 'select' 'select_ln340_99' <Predicate = true> <Delay = 0.54> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 2171 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_196)   --->   "%select_ln388_98 = select i1 %and_ln786_132, i14 -8192, i14 %add_ln415_32" [net_hls.cc:299]   --->   Operation 2171 'select' 'select_ln388_98' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 2172 [1/1] (0.54ns) (out node of the LUT)   --->   "%select_ln340_196 = select i1 %or_ln340_167, i14 %select_ln340_99, i14 %select_ln388_98" [net_hls.cc:299]   --->   Operation 2172 'select' 'select_ln340_196' <Predicate = true> <Delay = 0.54> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 2173 [1/1] (0.00ns)   --->   "%sext_ln703_66 = sext i14 %select_ln340_196 to i15" [net_hls.cc:300]   --->   Operation 2173 'sext' 'sext_ln703_66' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 2174 [1/1] (0.98ns)   --->   "%add_ln1192_68 = add nsw i15 %sext_ln728_65, %sext_ln703_66" [net_hls.cc:300]   --->   Operation 2174 'add' 'add_ln1192_68' <Predicate = true> <Delay = 0.98> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 2175 [1/1] (0.00ns)   --->   "%tmp_373 = call i1 @_ssdm_op_BitSelect.i1.i15.i32(i15 %add_ln1192_68, i32 14)" [net_hls.cc:300]   --->   Operation 2175 'bitselect' 'tmp_373' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 2176 [1/1] (0.98ns)   --->   "%add_ln703_66 = add i14 %sext_ln1192_65, %select_ln340_196" [net_hls.cc:300]   --->   Operation 2176 'add' 'add_ln703_66' <Predicate = true> <Delay = 0.98> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 2177 [1/1] (0.00ns)   --->   "%tmp_374 = call i1 @_ssdm_op_BitSelect.i1.i14.i32(i14 %add_ln703_66, i32 13)" [net_hls.cc:300]   --->   Operation 2177 'bitselect' 'tmp_374' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 2178 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_199)   --->   "%or_ln340_171 = or i1 %and_ln786_2, %xor_ln785_68" [net_hls.cc:299]   --->   Operation 2178 'or' 'or_ln340_171' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 2179 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_199)   --->   "%or_ln340_172 = or i1 %or_ln340_171, %and_ln781_2" [net_hls.cc:299]   --->   Operation 2179 'or' 'or_ln340_172' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 2180 [1/1] (0.54ns) (out node of the LUT)   --->   "%select_ln340_101 = select i1 %or_ln340_170, i14 8191, i14 %add_ln415_33" [net_hls.cc:299]   --->   Operation 2180 'select' 'select_ln340_101' <Predicate = true> <Delay = 0.54> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 2181 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_199)   --->   "%select_ln388_100 = select i1 %and_ln786_135, i14 -8192, i14 %add_ln415_33" [net_hls.cc:299]   --->   Operation 2181 'select' 'select_ln388_100' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 2182 [1/1] (0.54ns) (out node of the LUT)   --->   "%select_ln340_199 = select i1 %or_ln340_172, i14 %select_ln340_101, i14 %select_ln388_100" [net_hls.cc:299]   --->   Operation 2182 'select' 'select_ln340_199' <Predicate = true> <Delay = 0.54> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 2183 [1/1] (0.00ns)   --->   "%sext_ln703_68 = sext i14 %select_ln340_199 to i15" [net_hls.cc:300]   --->   Operation 2183 'sext' 'sext_ln703_68' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 2184 [1/1] (0.98ns)   --->   "%add_ln1192_70 = add nsw i15 %sext_ln728_66, %sext_ln703_68" [net_hls.cc:300]   --->   Operation 2184 'add' 'add_ln1192_70' <Predicate = true> <Delay = 0.98> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 2185 [1/1] (0.00ns)   --->   "%tmp_384 = call i1 @_ssdm_op_BitSelect.i1.i15.i32(i15 %add_ln1192_70, i32 14)" [net_hls.cc:300]   --->   Operation 2185 'bitselect' 'tmp_384' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 2186 [1/1] (0.98ns)   --->   "%add_ln703_68 = add i14 %sext_ln1192_66, %select_ln340_199" [net_hls.cc:300]   --->   Operation 2186 'add' 'add_ln703_68' <Predicate = true> <Delay = 0.98> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 2187 [1/1] (0.00ns)   --->   "%tmp_385 = call i1 @_ssdm_op_BitSelect.i1.i14.i32(i14 %add_ln703_68, i32 13)" [net_hls.cc:300]   --->   Operation 2187 'bitselect' 'tmp_385' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 2188 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_202)   --->   "%or_ln340_176 = or i1 %and_ln786_3, %xor_ln785_70" [net_hls.cc:299]   --->   Operation 2188 'or' 'or_ln340_176' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 2189 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_202)   --->   "%or_ln340_177 = or i1 %or_ln340_176, %and_ln781_3" [net_hls.cc:299]   --->   Operation 2189 'or' 'or_ln340_177' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 2190 [1/1] (0.54ns) (out node of the LUT)   --->   "%select_ln340_103 = select i1 %or_ln340_175, i14 8191, i14 %add_ln415_34" [net_hls.cc:299]   --->   Operation 2190 'select' 'select_ln340_103' <Predicate = true> <Delay = 0.54> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 2191 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_202)   --->   "%select_ln388_102 = select i1 %and_ln786_138, i14 -8192, i14 %add_ln415_34" [net_hls.cc:299]   --->   Operation 2191 'select' 'select_ln388_102' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 2192 [1/1] (0.54ns) (out node of the LUT)   --->   "%select_ln340_202 = select i1 %or_ln340_177, i14 %select_ln340_103, i14 %select_ln388_102" [net_hls.cc:299]   --->   Operation 2192 'select' 'select_ln340_202' <Predicate = true> <Delay = 0.54> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 2193 [1/1] (0.00ns)   --->   "%sext_ln703_70 = sext i14 %select_ln340_202 to i15" [net_hls.cc:300]   --->   Operation 2193 'sext' 'sext_ln703_70' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 2194 [1/1] (0.98ns)   --->   "%add_ln1192_72 = add nsw i15 %sext_ln728_67, %sext_ln703_70" [net_hls.cc:300]   --->   Operation 2194 'add' 'add_ln1192_72' <Predicate = true> <Delay = 0.98> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 2195 [1/1] (0.00ns)   --->   "%tmp_395 = call i1 @_ssdm_op_BitSelect.i1.i15.i32(i15 %add_ln1192_72, i32 14)" [net_hls.cc:300]   --->   Operation 2195 'bitselect' 'tmp_395' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 2196 [1/1] (0.98ns)   --->   "%add_ln703_70 = add i14 %sext_ln1192_67, %select_ln340_202" [net_hls.cc:300]   --->   Operation 2196 'add' 'add_ln703_70' <Predicate = true> <Delay = 0.98> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 2197 [1/1] (0.00ns)   --->   "%tmp_396 = call i1 @_ssdm_op_BitSelect.i1.i14.i32(i14 %add_ln703_70, i32 13)" [net_hls.cc:300]   --->   Operation 2197 'bitselect' 'tmp_396' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 2198 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_205)   --->   "%or_ln340_181 = or i1 %and_ln786_4, %xor_ln785_72" [net_hls.cc:299]   --->   Operation 2198 'or' 'or_ln340_181' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 2199 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_205)   --->   "%or_ln340_182 = or i1 %or_ln340_181, %and_ln781_4" [net_hls.cc:299]   --->   Operation 2199 'or' 'or_ln340_182' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 2200 [1/1] (0.54ns) (out node of the LUT)   --->   "%select_ln340_106 = select i1 %or_ln340_180, i14 8191, i14 %add_ln415_35" [net_hls.cc:299]   --->   Operation 2200 'select' 'select_ln340_106' <Predicate = true> <Delay = 0.54> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 2201 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_205)   --->   "%select_ln388_105 = select i1 %and_ln786_141, i14 -8192, i14 %add_ln415_35" [net_hls.cc:299]   --->   Operation 2201 'select' 'select_ln388_105' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 2202 [1/1] (0.54ns) (out node of the LUT)   --->   "%select_ln340_205 = select i1 %or_ln340_182, i14 %select_ln340_106, i14 %select_ln388_105" [net_hls.cc:299]   --->   Operation 2202 'select' 'select_ln340_205' <Predicate = true> <Delay = 0.54> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 2203 [1/1] (0.00ns)   --->   "%sext_ln703_72 = sext i14 %select_ln340_205 to i15" [net_hls.cc:300]   --->   Operation 2203 'sext' 'sext_ln703_72' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 2204 [1/1] (0.98ns)   --->   "%add_ln1192_74 = add nsw i15 %sext_ln728_68, %sext_ln703_72" [net_hls.cc:300]   --->   Operation 2204 'add' 'add_ln1192_74' <Predicate = true> <Delay = 0.98> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 2205 [1/1] (0.00ns)   --->   "%tmp_406 = call i1 @_ssdm_op_BitSelect.i1.i15.i32(i15 %add_ln1192_74, i32 14)" [net_hls.cc:300]   --->   Operation 2205 'bitselect' 'tmp_406' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 2206 [1/1] (0.98ns)   --->   "%add_ln703_72 = add i14 %sext_ln1192_68, %select_ln340_205" [net_hls.cc:300]   --->   Operation 2206 'add' 'add_ln703_72' <Predicate = true> <Delay = 0.98> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 2207 [1/1] (0.00ns)   --->   "%tmp_407 = call i1 @_ssdm_op_BitSelect.i1.i14.i32(i14 %add_ln703_72, i32 13)" [net_hls.cc:300]   --->   Operation 2207 'bitselect' 'tmp_407' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 2208 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_208)   --->   "%or_ln340_186 = or i1 %and_ln786_5, %xor_ln785_74" [net_hls.cc:299]   --->   Operation 2208 'or' 'or_ln340_186' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 2209 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_208)   --->   "%or_ln340_187 = or i1 %or_ln340_186, %and_ln781_5" [net_hls.cc:299]   --->   Operation 2209 'or' 'or_ln340_187' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 2210 [1/1] (0.54ns) (out node of the LUT)   --->   "%select_ln340_108 = select i1 %or_ln340_185, i14 8191, i14 %add_ln415_36" [net_hls.cc:299]   --->   Operation 2210 'select' 'select_ln340_108' <Predicate = true> <Delay = 0.54> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 2211 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_208)   --->   "%select_ln388_107 = select i1 %and_ln786_144, i14 -8192, i14 %add_ln415_36" [net_hls.cc:299]   --->   Operation 2211 'select' 'select_ln388_107' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 2212 [1/1] (0.54ns) (out node of the LUT)   --->   "%select_ln340_208 = select i1 %or_ln340_187, i14 %select_ln340_108, i14 %select_ln388_107" [net_hls.cc:299]   --->   Operation 2212 'select' 'select_ln340_208' <Predicate = true> <Delay = 0.54> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 2213 [1/1] (0.00ns)   --->   "%sext_ln703_74 = sext i14 %select_ln340_208 to i15" [net_hls.cc:300]   --->   Operation 2213 'sext' 'sext_ln703_74' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 2214 [1/1] (0.98ns)   --->   "%add_ln1192_76 = add nsw i15 %sext_ln728_69, %sext_ln703_74" [net_hls.cc:300]   --->   Operation 2214 'add' 'add_ln1192_76' <Predicate = true> <Delay = 0.98> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 2215 [1/1] (0.00ns)   --->   "%tmp_417 = call i1 @_ssdm_op_BitSelect.i1.i15.i32(i15 %add_ln1192_76, i32 14)" [net_hls.cc:300]   --->   Operation 2215 'bitselect' 'tmp_417' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 2216 [1/1] (0.98ns)   --->   "%add_ln703_74 = add i14 %sext_ln1192_69, %select_ln340_208" [net_hls.cc:300]   --->   Operation 2216 'add' 'add_ln703_74' <Predicate = true> <Delay = 0.98> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 2217 [1/1] (0.00ns)   --->   "%tmp_418 = call i1 @_ssdm_op_BitSelect.i1.i14.i32(i14 %add_ln703_74, i32 13)" [net_hls.cc:300]   --->   Operation 2217 'bitselect' 'tmp_418' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 2218 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_211)   --->   "%or_ln340_191 = or i1 %and_ln786_6, %xor_ln785_76" [net_hls.cc:299]   --->   Operation 2218 'or' 'or_ln340_191' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 2219 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_211)   --->   "%or_ln340_192 = or i1 %or_ln340_191, %and_ln781_6" [net_hls.cc:299]   --->   Operation 2219 'or' 'or_ln340_192' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 2220 [1/1] (0.54ns) (out node of the LUT)   --->   "%select_ln340_110 = select i1 %or_ln340_190, i14 8191, i14 %add_ln415_37" [net_hls.cc:299]   --->   Operation 2220 'select' 'select_ln340_110' <Predicate = true> <Delay = 0.54> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 2221 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_211)   --->   "%select_ln388_109 = select i1 %and_ln786_147, i14 -8192, i14 %add_ln415_37" [net_hls.cc:299]   --->   Operation 2221 'select' 'select_ln388_109' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 2222 [1/1] (0.54ns) (out node of the LUT)   --->   "%select_ln340_211 = select i1 %or_ln340_192, i14 %select_ln340_110, i14 %select_ln388_109" [net_hls.cc:299]   --->   Operation 2222 'select' 'select_ln340_211' <Predicate = true> <Delay = 0.54> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 2223 [1/1] (0.00ns)   --->   "%sext_ln703_76 = sext i14 %select_ln340_211 to i15" [net_hls.cc:300]   --->   Operation 2223 'sext' 'sext_ln703_76' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 2224 [1/1] (0.98ns)   --->   "%add_ln1192_78 = add nsw i15 %sext_ln728_70, %sext_ln703_76" [net_hls.cc:300]   --->   Operation 2224 'add' 'add_ln1192_78' <Predicate = true> <Delay = 0.98> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 2225 [1/1] (0.00ns)   --->   "%tmp_428 = call i1 @_ssdm_op_BitSelect.i1.i15.i32(i15 %add_ln1192_78, i32 14)" [net_hls.cc:300]   --->   Operation 2225 'bitselect' 'tmp_428' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 2226 [1/1] (0.98ns)   --->   "%add_ln703_76 = add i14 %sext_ln1192_70, %select_ln340_211" [net_hls.cc:300]   --->   Operation 2226 'add' 'add_ln703_76' <Predicate = true> <Delay = 0.98> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 2227 [1/1] (0.00ns)   --->   "%tmp_429 = call i1 @_ssdm_op_BitSelect.i1.i14.i32(i14 %add_ln703_76, i32 13)" [net_hls.cc:300]   --->   Operation 2227 'bitselect' 'tmp_429' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 2228 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_214)   --->   "%or_ln340_196 = or i1 %and_ln786_7, %xor_ln785_78" [net_hls.cc:299]   --->   Operation 2228 'or' 'or_ln340_196' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 2229 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_214)   --->   "%or_ln340_197 = or i1 %or_ln340_196, %and_ln781_7" [net_hls.cc:299]   --->   Operation 2229 'or' 'or_ln340_197' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 2230 [1/1] (0.54ns) (out node of the LUT)   --->   "%select_ln340_112 = select i1 %or_ln340_195, i14 8191, i14 %add_ln415_38" [net_hls.cc:299]   --->   Operation 2230 'select' 'select_ln340_112' <Predicate = true> <Delay = 0.54> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 2231 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_214)   --->   "%select_ln388_111 = select i1 %and_ln786_150, i14 -8192, i14 %add_ln415_38" [net_hls.cc:299]   --->   Operation 2231 'select' 'select_ln388_111' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 2232 [1/1] (0.54ns) (out node of the LUT)   --->   "%select_ln340_214 = select i1 %or_ln340_197, i14 %select_ln340_112, i14 %select_ln388_111" [net_hls.cc:299]   --->   Operation 2232 'select' 'select_ln340_214' <Predicate = true> <Delay = 0.54> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 2233 [1/1] (0.00ns)   --->   "%sext_ln703_78 = sext i14 %select_ln340_214 to i15" [net_hls.cc:300]   --->   Operation 2233 'sext' 'sext_ln703_78' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 2234 [1/1] (0.98ns)   --->   "%add_ln1192_80 = add nsw i15 %sext_ln728_71, %sext_ln703_78" [net_hls.cc:300]   --->   Operation 2234 'add' 'add_ln1192_80' <Predicate = true> <Delay = 0.98> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 2235 [1/1] (0.00ns)   --->   "%tmp_439 = call i1 @_ssdm_op_BitSelect.i1.i15.i32(i15 %add_ln1192_80, i32 14)" [net_hls.cc:300]   --->   Operation 2235 'bitselect' 'tmp_439' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 2236 [1/1] (0.98ns)   --->   "%add_ln703_78 = add i14 %sext_ln1192_71, %select_ln340_214" [net_hls.cc:300]   --->   Operation 2236 'add' 'add_ln703_78' <Predicate = true> <Delay = 0.98> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 2237 [1/1] (0.00ns)   --->   "%tmp_440 = call i1 @_ssdm_op_BitSelect.i1.i14.i32(i14 %add_ln703_78, i32 13)" [net_hls.cc:300]   --->   Operation 2237 'bitselect' 'tmp_440' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 2238 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_217)   --->   "%or_ln340_201 = or i1 %and_ln786_8, %xor_ln785_80" [net_hls.cc:299]   --->   Operation 2238 'or' 'or_ln340_201' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 2239 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_217)   --->   "%or_ln340_202 = or i1 %or_ln340_201, %and_ln781_8" [net_hls.cc:299]   --->   Operation 2239 'or' 'or_ln340_202' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 2240 [1/1] (0.54ns) (out node of the LUT)   --->   "%select_ln340_114 = select i1 %or_ln340_200, i14 8191, i14 %add_ln415_39" [net_hls.cc:299]   --->   Operation 2240 'select' 'select_ln340_114' <Predicate = true> <Delay = 0.54> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 2241 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_217)   --->   "%select_ln388_113 = select i1 %and_ln786_153, i14 -8192, i14 %add_ln415_39" [net_hls.cc:299]   --->   Operation 2241 'select' 'select_ln388_113' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 2242 [1/1] (0.54ns) (out node of the LUT)   --->   "%select_ln340_217 = select i1 %or_ln340_202, i14 %select_ln340_114, i14 %select_ln388_113" [net_hls.cc:299]   --->   Operation 2242 'select' 'select_ln340_217' <Predicate = true> <Delay = 0.54> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 2243 [1/1] (0.00ns)   --->   "%sext_ln703_80 = sext i14 %select_ln340_217 to i15" [net_hls.cc:300]   --->   Operation 2243 'sext' 'sext_ln703_80' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 2244 [1/1] (0.98ns)   --->   "%add_ln1192_82 = add nsw i15 %sext_ln728_72, %sext_ln703_80" [net_hls.cc:300]   --->   Operation 2244 'add' 'add_ln1192_82' <Predicate = true> <Delay = 0.98> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 2245 [1/1] (0.00ns)   --->   "%tmp_450 = call i1 @_ssdm_op_BitSelect.i1.i15.i32(i15 %add_ln1192_82, i32 14)" [net_hls.cc:300]   --->   Operation 2245 'bitselect' 'tmp_450' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 2246 [1/1] (0.98ns)   --->   "%add_ln703_80 = add i14 %sext_ln1192_72, %select_ln340_217" [net_hls.cc:300]   --->   Operation 2246 'add' 'add_ln703_80' <Predicate = true> <Delay = 0.98> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 2247 [1/1] (0.00ns)   --->   "%tmp_451 = call i1 @_ssdm_op_BitSelect.i1.i14.i32(i14 %add_ln703_80, i32 13)" [net_hls.cc:300]   --->   Operation 2247 'bitselect' 'tmp_451' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 2248 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_220)   --->   "%or_ln340_206 = or i1 %and_ln786_9, %xor_ln785_82" [net_hls.cc:299]   --->   Operation 2248 'or' 'or_ln340_206' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 2249 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_220)   --->   "%or_ln340_207 = or i1 %or_ln340_206, %and_ln781_9" [net_hls.cc:299]   --->   Operation 2249 'or' 'or_ln340_207' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 2250 [1/1] (0.54ns) (out node of the LUT)   --->   "%select_ln340_116 = select i1 %or_ln340_205, i14 8191, i14 %add_ln415_40" [net_hls.cc:299]   --->   Operation 2250 'select' 'select_ln340_116' <Predicate = true> <Delay = 0.54> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 2251 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_220)   --->   "%select_ln388_115 = select i1 %and_ln786_156, i14 -8192, i14 %add_ln415_40" [net_hls.cc:299]   --->   Operation 2251 'select' 'select_ln388_115' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 2252 [1/1] (0.54ns) (out node of the LUT)   --->   "%select_ln340_220 = select i1 %or_ln340_207, i14 %select_ln340_116, i14 %select_ln388_115" [net_hls.cc:299]   --->   Operation 2252 'select' 'select_ln340_220' <Predicate = true> <Delay = 0.54> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 2253 [1/1] (0.00ns)   --->   "%sext_ln703_82 = sext i14 %select_ln340_220 to i15" [net_hls.cc:300]   --->   Operation 2253 'sext' 'sext_ln703_82' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 2254 [1/1] (0.98ns)   --->   "%add_ln1192_84 = add nsw i15 %sext_ln728_73, %sext_ln703_82" [net_hls.cc:300]   --->   Operation 2254 'add' 'add_ln1192_84' <Predicate = true> <Delay = 0.98> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 2255 [1/1] (0.00ns)   --->   "%tmp_461 = call i1 @_ssdm_op_BitSelect.i1.i15.i32(i15 %add_ln1192_84, i32 14)" [net_hls.cc:300]   --->   Operation 2255 'bitselect' 'tmp_461' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 2256 [1/1] (0.98ns)   --->   "%add_ln703_82 = add i14 %sext_ln1192_73, %select_ln340_220" [net_hls.cc:300]   --->   Operation 2256 'add' 'add_ln703_82' <Predicate = true> <Delay = 0.98> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 2257 [1/1] (0.00ns)   --->   "%tmp_462 = call i1 @_ssdm_op_BitSelect.i1.i14.i32(i14 %add_ln703_82, i32 13)" [net_hls.cc:300]   --->   Operation 2257 'bitselect' 'tmp_462' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 2258 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_223)   --->   "%or_ln340_211 = or i1 %and_ln786_10, %xor_ln785_84" [net_hls.cc:299]   --->   Operation 2258 'or' 'or_ln340_211' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 2259 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_223)   --->   "%or_ln340_212 = or i1 %or_ln340_211, %and_ln781_10" [net_hls.cc:299]   --->   Operation 2259 'or' 'or_ln340_212' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 2260 [1/1] (0.54ns) (out node of the LUT)   --->   "%select_ln340_118 = select i1 %or_ln340_210, i14 8191, i14 %add_ln415_41" [net_hls.cc:299]   --->   Operation 2260 'select' 'select_ln340_118' <Predicate = true> <Delay = 0.54> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 2261 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_223)   --->   "%select_ln388_117 = select i1 %and_ln786_159, i14 -8192, i14 %add_ln415_41" [net_hls.cc:299]   --->   Operation 2261 'select' 'select_ln388_117' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 2262 [1/1] (0.54ns) (out node of the LUT)   --->   "%select_ln340_223 = select i1 %or_ln340_212, i14 %select_ln340_118, i14 %select_ln388_117" [net_hls.cc:299]   --->   Operation 2262 'select' 'select_ln340_223' <Predicate = true> <Delay = 0.54> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 2263 [1/1] (0.00ns)   --->   "%sext_ln703_84 = sext i14 %select_ln340_223 to i15" [net_hls.cc:300]   --->   Operation 2263 'sext' 'sext_ln703_84' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 2264 [1/1] (0.98ns)   --->   "%add_ln1192_86 = add nsw i15 %sext_ln728_74, %sext_ln703_84" [net_hls.cc:300]   --->   Operation 2264 'add' 'add_ln1192_86' <Predicate = true> <Delay = 0.98> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 2265 [1/1] (0.00ns)   --->   "%tmp_472 = call i1 @_ssdm_op_BitSelect.i1.i15.i32(i15 %add_ln1192_86, i32 14)" [net_hls.cc:300]   --->   Operation 2265 'bitselect' 'tmp_472' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 2266 [1/1] (0.98ns)   --->   "%add_ln703_84 = add i14 %sext_ln1192_74, %select_ln340_223" [net_hls.cc:300]   --->   Operation 2266 'add' 'add_ln703_84' <Predicate = true> <Delay = 0.98> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 2267 [1/1] (0.00ns)   --->   "%tmp_473 = call i1 @_ssdm_op_BitSelect.i1.i14.i32(i14 %add_ln703_84, i32 13)" [net_hls.cc:300]   --->   Operation 2267 'bitselect' 'tmp_473' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 2268 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_226)   --->   "%or_ln340_216 = or i1 %and_ln786_11, %xor_ln785_86" [net_hls.cc:299]   --->   Operation 2268 'or' 'or_ln340_216' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 2269 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_226)   --->   "%or_ln340_217 = or i1 %or_ln340_216, %and_ln781_11" [net_hls.cc:299]   --->   Operation 2269 'or' 'or_ln340_217' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 2270 [1/1] (0.54ns) (out node of the LUT)   --->   "%select_ln340_120 = select i1 %or_ln340_215, i14 8191, i14 %add_ln415_42" [net_hls.cc:299]   --->   Operation 2270 'select' 'select_ln340_120' <Predicate = true> <Delay = 0.54> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 2271 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_226)   --->   "%select_ln388_119 = select i1 %and_ln786_162, i14 -8192, i14 %add_ln415_42" [net_hls.cc:299]   --->   Operation 2271 'select' 'select_ln388_119' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 2272 [1/1] (0.54ns) (out node of the LUT)   --->   "%select_ln340_226 = select i1 %or_ln340_217, i14 %select_ln340_120, i14 %select_ln388_119" [net_hls.cc:299]   --->   Operation 2272 'select' 'select_ln340_226' <Predicate = true> <Delay = 0.54> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 2273 [1/1] (0.00ns)   --->   "%sext_ln703_86 = sext i14 %select_ln340_226 to i15" [net_hls.cc:300]   --->   Operation 2273 'sext' 'sext_ln703_86' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 2274 [1/1] (0.98ns)   --->   "%add_ln1192_88 = add nsw i15 %sext_ln728_75, %sext_ln703_86" [net_hls.cc:300]   --->   Operation 2274 'add' 'add_ln1192_88' <Predicate = true> <Delay = 0.98> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 2275 [1/1] (0.00ns)   --->   "%tmp_483 = call i1 @_ssdm_op_BitSelect.i1.i15.i32(i15 %add_ln1192_88, i32 14)" [net_hls.cc:300]   --->   Operation 2275 'bitselect' 'tmp_483' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 2276 [1/1] (0.98ns)   --->   "%add_ln703_86 = add i14 %sext_ln1192_75, %select_ln340_226" [net_hls.cc:300]   --->   Operation 2276 'add' 'add_ln703_86' <Predicate = true> <Delay = 0.98> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 2277 [1/1] (0.00ns)   --->   "%tmp_484 = call i1 @_ssdm_op_BitSelect.i1.i14.i32(i14 %add_ln703_86, i32 13)" [net_hls.cc:300]   --->   Operation 2277 'bitselect' 'tmp_484' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 2278 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_229)   --->   "%or_ln340_221 = or i1 %and_ln786_12, %xor_ln785_88" [net_hls.cc:299]   --->   Operation 2278 'or' 'or_ln340_221' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 2279 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_229)   --->   "%or_ln340_222 = or i1 %or_ln340_221, %and_ln781_12" [net_hls.cc:299]   --->   Operation 2279 'or' 'or_ln340_222' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 2280 [1/1] (0.54ns) (out node of the LUT)   --->   "%select_ln340_122 = select i1 %or_ln340_220, i14 8191, i14 %add_ln415_43" [net_hls.cc:299]   --->   Operation 2280 'select' 'select_ln340_122' <Predicate = true> <Delay = 0.54> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 2281 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_229)   --->   "%select_ln388_121 = select i1 %and_ln786_165, i14 -8192, i14 %add_ln415_43" [net_hls.cc:299]   --->   Operation 2281 'select' 'select_ln388_121' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 2282 [1/1] (0.54ns) (out node of the LUT)   --->   "%select_ln340_229 = select i1 %or_ln340_222, i14 %select_ln340_122, i14 %select_ln388_121" [net_hls.cc:299]   --->   Operation 2282 'select' 'select_ln340_229' <Predicate = true> <Delay = 0.54> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 2283 [1/1] (0.00ns)   --->   "%sext_ln703_88 = sext i14 %select_ln340_229 to i15" [net_hls.cc:300]   --->   Operation 2283 'sext' 'sext_ln703_88' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 2284 [1/1] (0.98ns)   --->   "%add_ln1192_90 = add nsw i15 %sext_ln728_76, %sext_ln703_88" [net_hls.cc:300]   --->   Operation 2284 'add' 'add_ln1192_90' <Predicate = true> <Delay = 0.98> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 2285 [1/1] (0.00ns)   --->   "%tmp_494 = call i1 @_ssdm_op_BitSelect.i1.i15.i32(i15 %add_ln1192_90, i32 14)" [net_hls.cc:300]   --->   Operation 2285 'bitselect' 'tmp_494' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 2286 [1/1] (0.98ns)   --->   "%add_ln703_88 = add i14 %sext_ln1192_76, %select_ln340_229" [net_hls.cc:300]   --->   Operation 2286 'add' 'add_ln703_88' <Predicate = true> <Delay = 0.98> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 2287 [1/1] (0.00ns)   --->   "%tmp_495 = call i1 @_ssdm_op_BitSelect.i1.i14.i32(i14 %add_ln703_88, i32 13)" [net_hls.cc:300]   --->   Operation 2287 'bitselect' 'tmp_495' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 2288 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_232)   --->   "%or_ln340_226 = or i1 %and_ln786_13, %xor_ln785_90" [net_hls.cc:299]   --->   Operation 2288 'or' 'or_ln340_226' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 2289 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_232)   --->   "%or_ln340_227 = or i1 %or_ln340_226, %and_ln781_13" [net_hls.cc:299]   --->   Operation 2289 'or' 'or_ln340_227' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 2290 [1/1] (0.54ns) (out node of the LUT)   --->   "%select_ln340_124 = select i1 %or_ln340_225, i14 8191, i14 %add_ln415_44" [net_hls.cc:299]   --->   Operation 2290 'select' 'select_ln340_124' <Predicate = true> <Delay = 0.54> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 2291 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_232)   --->   "%select_ln388_123 = select i1 %and_ln786_168, i14 -8192, i14 %add_ln415_44" [net_hls.cc:299]   --->   Operation 2291 'select' 'select_ln388_123' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 2292 [1/1] (0.54ns) (out node of the LUT)   --->   "%select_ln340_232 = select i1 %or_ln340_227, i14 %select_ln340_124, i14 %select_ln388_123" [net_hls.cc:299]   --->   Operation 2292 'select' 'select_ln340_232' <Predicate = true> <Delay = 0.54> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 2293 [1/1] (0.00ns)   --->   "%sext_ln703_90 = sext i14 %select_ln340_232 to i15" [net_hls.cc:300]   --->   Operation 2293 'sext' 'sext_ln703_90' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 2294 [1/1] (0.98ns)   --->   "%add_ln1192_92 = add nsw i15 %sext_ln728_77, %sext_ln703_90" [net_hls.cc:300]   --->   Operation 2294 'add' 'add_ln1192_92' <Predicate = true> <Delay = 0.98> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 2295 [1/1] (0.00ns)   --->   "%tmp_505 = call i1 @_ssdm_op_BitSelect.i1.i15.i32(i15 %add_ln1192_92, i32 14)" [net_hls.cc:300]   --->   Operation 2295 'bitselect' 'tmp_505' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 2296 [1/1] (0.98ns)   --->   "%add_ln703_90 = add i14 %sext_ln1192_77, %select_ln340_232" [net_hls.cc:300]   --->   Operation 2296 'add' 'add_ln703_90' <Predicate = true> <Delay = 0.98> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 2297 [1/1] (0.00ns)   --->   "%tmp_506 = call i1 @_ssdm_op_BitSelect.i1.i14.i32(i14 %add_ln703_90, i32 13)" [net_hls.cc:300]   --->   Operation 2297 'bitselect' 'tmp_506' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 2298 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_235)   --->   "%or_ln340_231 = or i1 %and_ln786_14, %xor_ln785_92" [net_hls.cc:299]   --->   Operation 2298 'or' 'or_ln340_231' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 2299 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_235)   --->   "%or_ln340_232 = or i1 %or_ln340_231, %and_ln781_14" [net_hls.cc:299]   --->   Operation 2299 'or' 'or_ln340_232' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 2300 [1/1] (0.54ns) (out node of the LUT)   --->   "%select_ln340_126 = select i1 %or_ln340_230, i14 8191, i14 %add_ln415_45" [net_hls.cc:299]   --->   Operation 2300 'select' 'select_ln340_126' <Predicate = true> <Delay = 0.54> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 2301 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_235)   --->   "%select_ln388_125 = select i1 %and_ln786_171, i14 -8192, i14 %add_ln415_45" [net_hls.cc:299]   --->   Operation 2301 'select' 'select_ln388_125' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 2302 [1/1] (0.54ns) (out node of the LUT)   --->   "%select_ln340_235 = select i1 %or_ln340_232, i14 %select_ln340_126, i14 %select_ln388_125" [net_hls.cc:299]   --->   Operation 2302 'select' 'select_ln340_235' <Predicate = true> <Delay = 0.54> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 2303 [1/1] (0.00ns)   --->   "%sext_ln703_92 = sext i14 %select_ln340_235 to i15" [net_hls.cc:300]   --->   Operation 2303 'sext' 'sext_ln703_92' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 2304 [1/1] (0.98ns)   --->   "%add_ln1192_94 = add nsw i15 %sext_ln728_78, %sext_ln703_92" [net_hls.cc:300]   --->   Operation 2304 'add' 'add_ln1192_94' <Predicate = true> <Delay = 0.98> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 2305 [1/1] (0.00ns)   --->   "%tmp_516 = call i1 @_ssdm_op_BitSelect.i1.i15.i32(i15 %add_ln1192_94, i32 14)" [net_hls.cc:300]   --->   Operation 2305 'bitselect' 'tmp_516' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 2306 [1/1] (0.98ns)   --->   "%add_ln703_92 = add i14 %sext_ln1192_78, %select_ln340_235" [net_hls.cc:300]   --->   Operation 2306 'add' 'add_ln703_92' <Predicate = true> <Delay = 0.98> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 2307 [1/1] (0.00ns)   --->   "%tmp_517 = call i1 @_ssdm_op_BitSelect.i1.i14.i32(i14 %add_ln703_92, i32 13)" [net_hls.cc:300]   --->   Operation 2307 'bitselect' 'tmp_517' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 2308 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_238)   --->   "%or_ln340_236 = or i1 %and_ln786_15, %xor_ln785_94" [net_hls.cc:299]   --->   Operation 2308 'or' 'or_ln340_236' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 2309 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_238)   --->   "%or_ln340_237 = or i1 %or_ln340_236, %and_ln781_15" [net_hls.cc:299]   --->   Operation 2309 'or' 'or_ln340_237' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 2310 [1/1] (0.54ns) (out node of the LUT)   --->   "%select_ln340_128 = select i1 %or_ln340_235, i14 8191, i14 %add_ln415_46" [net_hls.cc:299]   --->   Operation 2310 'select' 'select_ln340_128' <Predicate = true> <Delay = 0.54> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 2311 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_238)   --->   "%select_ln388_127 = select i1 %and_ln786_174, i14 -8192, i14 %add_ln415_46" [net_hls.cc:299]   --->   Operation 2311 'select' 'select_ln388_127' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 2312 [1/1] (0.54ns) (out node of the LUT)   --->   "%select_ln340_238 = select i1 %or_ln340_237, i14 %select_ln340_128, i14 %select_ln388_127" [net_hls.cc:299]   --->   Operation 2312 'select' 'select_ln340_238' <Predicate = true> <Delay = 0.54> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 2313 [1/1] (0.00ns)   --->   "%sext_ln703_94 = sext i14 %select_ln340_238 to i15" [net_hls.cc:300]   --->   Operation 2313 'sext' 'sext_ln703_94' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 2314 [1/1] (0.98ns)   --->   "%add_ln1192_96 = add nsw i15 %sext_ln728_79, %sext_ln703_94" [net_hls.cc:300]   --->   Operation 2314 'add' 'add_ln1192_96' <Predicate = true> <Delay = 0.98> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 2315 [1/1] (0.00ns)   --->   "%tmp_527 = call i1 @_ssdm_op_BitSelect.i1.i15.i32(i15 %add_ln1192_96, i32 14)" [net_hls.cc:300]   --->   Operation 2315 'bitselect' 'tmp_527' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 2316 [1/1] (0.98ns)   --->   "%add_ln703_94 = add i14 %sext_ln1192_79, %select_ln340_238" [net_hls.cc:300]   --->   Operation 2316 'add' 'add_ln703_94' <Predicate = true> <Delay = 0.98> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 2317 [1/1] (0.00ns)   --->   "%tmp_528 = call i1 @_ssdm_op_BitSelect.i1.i14.i32(i14 %add_ln703_94, i32 13)" [net_hls.cc:300]   --->   Operation 2317 'bitselect' 'tmp_528' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 2318 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_241)   --->   "%or_ln340_241 = or i1 %and_ln786_16, %xor_ln785_96" [net_hls.cc:299]   --->   Operation 2318 'or' 'or_ln340_241' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 2319 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_241)   --->   "%or_ln340_242 = or i1 %or_ln340_241, %and_ln781_16" [net_hls.cc:299]   --->   Operation 2319 'or' 'or_ln340_242' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 2320 [1/1] (0.54ns) (out node of the LUT)   --->   "%select_ln340_130 = select i1 %or_ln340_240, i14 8191, i14 %add_ln415_47" [net_hls.cc:299]   --->   Operation 2320 'select' 'select_ln340_130' <Predicate = true> <Delay = 0.54> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 2321 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_241)   --->   "%select_ln388_129 = select i1 %and_ln786_177, i14 -8192, i14 %add_ln415_47" [net_hls.cc:299]   --->   Operation 2321 'select' 'select_ln388_129' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 2322 [1/1] (0.54ns) (out node of the LUT)   --->   "%select_ln340_241 = select i1 %or_ln340_242, i14 %select_ln340_130, i14 %select_ln388_129" [net_hls.cc:299]   --->   Operation 2322 'select' 'select_ln340_241' <Predicate = true> <Delay = 0.54> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 2323 [1/1] (0.00ns)   --->   "%sext_ln703_96 = sext i14 %select_ln340_241 to i15" [net_hls.cc:300]   --->   Operation 2323 'sext' 'sext_ln703_96' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 2324 [1/1] (0.98ns)   --->   "%add_ln1192_98 = add nsw i15 %sext_ln728_80, %sext_ln703_96" [net_hls.cc:300]   --->   Operation 2324 'add' 'add_ln1192_98' <Predicate = true> <Delay = 0.98> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 2325 [1/1] (0.00ns)   --->   "%tmp_538 = call i1 @_ssdm_op_BitSelect.i1.i15.i32(i15 %add_ln1192_98, i32 14)" [net_hls.cc:300]   --->   Operation 2325 'bitselect' 'tmp_538' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 2326 [1/1] (0.98ns)   --->   "%add_ln703_96 = add i14 %sext_ln1192_80, %select_ln340_241" [net_hls.cc:300]   --->   Operation 2326 'add' 'add_ln703_96' <Predicate = true> <Delay = 0.98> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 2327 [1/1] (0.00ns)   --->   "%tmp_539 = call i1 @_ssdm_op_BitSelect.i1.i14.i32(i14 %add_ln703_96, i32 13)" [net_hls.cc:300]   --->   Operation 2327 'bitselect' 'tmp_539' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 2328 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_244)   --->   "%or_ln340_246 = or i1 %and_ln786_17, %xor_ln785_98" [net_hls.cc:299]   --->   Operation 2328 'or' 'or_ln340_246' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 2329 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_244)   --->   "%or_ln340_247 = or i1 %or_ln340_246, %and_ln781_17" [net_hls.cc:299]   --->   Operation 2329 'or' 'or_ln340_247' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 2330 [1/1] (0.54ns) (out node of the LUT)   --->   "%select_ln340_132 = select i1 %or_ln340_245, i14 8191, i14 %add_ln415_48" [net_hls.cc:299]   --->   Operation 2330 'select' 'select_ln340_132' <Predicate = true> <Delay = 0.54> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 2331 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_244)   --->   "%select_ln388_131 = select i1 %and_ln786_180, i14 -8192, i14 %add_ln415_48" [net_hls.cc:299]   --->   Operation 2331 'select' 'select_ln388_131' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 2332 [1/1] (0.54ns) (out node of the LUT)   --->   "%select_ln340_244 = select i1 %or_ln340_247, i14 %select_ln340_132, i14 %select_ln388_131" [net_hls.cc:299]   --->   Operation 2332 'select' 'select_ln340_244' <Predicate = true> <Delay = 0.54> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 2333 [1/1] (0.00ns)   --->   "%sext_ln703_98 = sext i14 %select_ln340_244 to i15" [net_hls.cc:300]   --->   Operation 2333 'sext' 'sext_ln703_98' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 2334 [1/1] (0.98ns)   --->   "%add_ln1192_100 = add nsw i15 %sext_ln728_81, %sext_ln703_98" [net_hls.cc:300]   --->   Operation 2334 'add' 'add_ln1192_100' <Predicate = true> <Delay = 0.98> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 2335 [1/1] (0.00ns)   --->   "%tmp_549 = call i1 @_ssdm_op_BitSelect.i1.i15.i32(i15 %add_ln1192_100, i32 14)" [net_hls.cc:300]   --->   Operation 2335 'bitselect' 'tmp_549' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 2336 [1/1] (0.98ns)   --->   "%add_ln703_98 = add i14 %sext_ln1192_81, %select_ln340_244" [net_hls.cc:300]   --->   Operation 2336 'add' 'add_ln703_98' <Predicate = true> <Delay = 0.98> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 2337 [1/1] (0.00ns)   --->   "%tmp_550 = call i1 @_ssdm_op_BitSelect.i1.i14.i32(i14 %add_ln703_98, i32 13)" [net_hls.cc:300]   --->   Operation 2337 'bitselect' 'tmp_550' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 2338 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_247)   --->   "%or_ln340_251 = or i1 %and_ln786_18, %xor_ln785_100" [net_hls.cc:299]   --->   Operation 2338 'or' 'or_ln340_251' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 2339 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_247)   --->   "%or_ln340_252 = or i1 %or_ln340_251, %and_ln781_18" [net_hls.cc:299]   --->   Operation 2339 'or' 'or_ln340_252' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 2340 [1/1] (0.54ns) (out node of the LUT)   --->   "%select_ln340_134 = select i1 %or_ln340_250, i14 8191, i14 %add_ln415_49" [net_hls.cc:299]   --->   Operation 2340 'select' 'select_ln340_134' <Predicate = true> <Delay = 0.54> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 2341 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_247)   --->   "%select_ln388_133 = select i1 %and_ln786_183, i14 -8192, i14 %add_ln415_49" [net_hls.cc:299]   --->   Operation 2341 'select' 'select_ln388_133' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 2342 [1/1] (0.54ns) (out node of the LUT)   --->   "%select_ln340_247 = select i1 %or_ln340_252, i14 %select_ln340_134, i14 %select_ln388_133" [net_hls.cc:299]   --->   Operation 2342 'select' 'select_ln340_247' <Predicate = true> <Delay = 0.54> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 2343 [1/1] (0.00ns)   --->   "%sext_ln703_100 = sext i14 %select_ln340_247 to i15" [net_hls.cc:300]   --->   Operation 2343 'sext' 'sext_ln703_100' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 2344 [1/1] (0.98ns)   --->   "%add_ln1192_102 = add nsw i15 %sext_ln728_82, %sext_ln703_100" [net_hls.cc:300]   --->   Operation 2344 'add' 'add_ln1192_102' <Predicate = true> <Delay = 0.98> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 2345 [1/1] (0.00ns)   --->   "%tmp_560 = call i1 @_ssdm_op_BitSelect.i1.i15.i32(i15 %add_ln1192_102, i32 14)" [net_hls.cc:300]   --->   Operation 2345 'bitselect' 'tmp_560' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 2346 [1/1] (0.98ns)   --->   "%add_ln703_100 = add i14 %sext_ln1192_82, %select_ln340_247" [net_hls.cc:300]   --->   Operation 2346 'add' 'add_ln703_100' <Predicate = true> <Delay = 0.98> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 2347 [1/1] (0.00ns)   --->   "%tmp_561 = call i1 @_ssdm_op_BitSelect.i1.i14.i32(i14 %add_ln703_100, i32 13)" [net_hls.cc:300]   --->   Operation 2347 'bitselect' 'tmp_561' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 2348 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_250)   --->   "%or_ln340_256 = or i1 %and_ln786_19, %xor_ln785_102" [net_hls.cc:299]   --->   Operation 2348 'or' 'or_ln340_256' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 2349 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_250)   --->   "%or_ln340_257 = or i1 %or_ln340_256, %and_ln781_19" [net_hls.cc:299]   --->   Operation 2349 'or' 'or_ln340_257' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 2350 [1/1] (0.54ns) (out node of the LUT)   --->   "%select_ln340_136 = select i1 %or_ln340_255, i14 8191, i14 %add_ln415_50" [net_hls.cc:299]   --->   Operation 2350 'select' 'select_ln340_136' <Predicate = true> <Delay = 0.54> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 2351 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_250)   --->   "%select_ln388_135 = select i1 %and_ln786_186, i14 -8192, i14 %add_ln415_50" [net_hls.cc:299]   --->   Operation 2351 'select' 'select_ln388_135' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 2352 [1/1] (0.54ns) (out node of the LUT)   --->   "%select_ln340_250 = select i1 %or_ln340_257, i14 %select_ln340_136, i14 %select_ln388_135" [net_hls.cc:299]   --->   Operation 2352 'select' 'select_ln340_250' <Predicate = true> <Delay = 0.54> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 2353 [1/1] (0.00ns)   --->   "%sext_ln703_102 = sext i14 %select_ln340_250 to i15" [net_hls.cc:300]   --->   Operation 2353 'sext' 'sext_ln703_102' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 2354 [1/1] (0.98ns)   --->   "%add_ln1192_104 = add nsw i15 %sext_ln728_83, %sext_ln703_102" [net_hls.cc:300]   --->   Operation 2354 'add' 'add_ln1192_104' <Predicate = true> <Delay = 0.98> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 2355 [1/1] (0.00ns)   --->   "%tmp_571 = call i1 @_ssdm_op_BitSelect.i1.i15.i32(i15 %add_ln1192_104, i32 14)" [net_hls.cc:300]   --->   Operation 2355 'bitselect' 'tmp_571' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 2356 [1/1] (0.98ns)   --->   "%add_ln703_102 = add i14 %sext_ln1192_83, %select_ln340_250" [net_hls.cc:300]   --->   Operation 2356 'add' 'add_ln703_102' <Predicate = true> <Delay = 0.98> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 2357 [1/1] (0.00ns)   --->   "%tmp_572 = call i1 @_ssdm_op_BitSelect.i1.i14.i32(i14 %add_ln703_102, i32 13)" [net_hls.cc:300]   --->   Operation 2357 'bitselect' 'tmp_572' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 2358 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_253)   --->   "%or_ln340_261 = or i1 %and_ln786_20, %xor_ln785_104" [net_hls.cc:299]   --->   Operation 2358 'or' 'or_ln340_261' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 2359 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_253)   --->   "%or_ln340_262 = or i1 %or_ln340_261, %and_ln781_20" [net_hls.cc:299]   --->   Operation 2359 'or' 'or_ln340_262' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 2360 [1/1] (0.54ns) (out node of the LUT)   --->   "%select_ln340_138 = select i1 %or_ln340_260, i14 8191, i14 %add_ln415_51" [net_hls.cc:299]   --->   Operation 2360 'select' 'select_ln340_138' <Predicate = true> <Delay = 0.54> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 2361 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_253)   --->   "%select_ln388_137 = select i1 %and_ln786_189, i14 -8192, i14 %add_ln415_51" [net_hls.cc:299]   --->   Operation 2361 'select' 'select_ln388_137' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 2362 [1/1] (0.54ns) (out node of the LUT)   --->   "%select_ln340_253 = select i1 %or_ln340_262, i14 %select_ln340_138, i14 %select_ln388_137" [net_hls.cc:299]   --->   Operation 2362 'select' 'select_ln340_253' <Predicate = true> <Delay = 0.54> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 2363 [1/1] (0.00ns)   --->   "%sext_ln703_104 = sext i14 %select_ln340_253 to i15" [net_hls.cc:300]   --->   Operation 2363 'sext' 'sext_ln703_104' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 2364 [1/1] (0.98ns)   --->   "%add_ln1192_106 = add nsw i15 %sext_ln728_84, %sext_ln703_104" [net_hls.cc:300]   --->   Operation 2364 'add' 'add_ln1192_106' <Predicate = true> <Delay = 0.98> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 2365 [1/1] (0.00ns)   --->   "%tmp_582 = call i1 @_ssdm_op_BitSelect.i1.i15.i32(i15 %add_ln1192_106, i32 14)" [net_hls.cc:300]   --->   Operation 2365 'bitselect' 'tmp_582' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 2366 [1/1] (0.98ns)   --->   "%add_ln703_104 = add i14 %sext_ln1192_84, %select_ln340_253" [net_hls.cc:300]   --->   Operation 2366 'add' 'add_ln703_104' <Predicate = true> <Delay = 0.98> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 2367 [1/1] (0.00ns)   --->   "%tmp_583 = call i1 @_ssdm_op_BitSelect.i1.i14.i32(i14 %add_ln703_104, i32 13)" [net_hls.cc:300]   --->   Operation 2367 'bitselect' 'tmp_583' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 2368 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_256)   --->   "%or_ln340_266 = or i1 %and_ln786_21, %xor_ln785_106" [net_hls.cc:299]   --->   Operation 2368 'or' 'or_ln340_266' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 2369 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_256)   --->   "%or_ln340_267 = or i1 %or_ln340_266, %and_ln781_21" [net_hls.cc:299]   --->   Operation 2369 'or' 'or_ln340_267' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 2370 [1/1] (0.54ns) (out node of the LUT)   --->   "%select_ln340_140 = select i1 %or_ln340_265, i14 8191, i14 %add_ln415_52" [net_hls.cc:299]   --->   Operation 2370 'select' 'select_ln340_140' <Predicate = true> <Delay = 0.54> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 2371 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_256)   --->   "%select_ln388_139 = select i1 %and_ln786_192, i14 -8192, i14 %add_ln415_52" [net_hls.cc:299]   --->   Operation 2371 'select' 'select_ln388_139' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 2372 [1/1] (0.54ns) (out node of the LUT)   --->   "%select_ln340_256 = select i1 %or_ln340_267, i14 %select_ln340_140, i14 %select_ln388_139" [net_hls.cc:299]   --->   Operation 2372 'select' 'select_ln340_256' <Predicate = true> <Delay = 0.54> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 2373 [1/1] (0.00ns)   --->   "%sext_ln703_106 = sext i14 %select_ln340_256 to i15" [net_hls.cc:300]   --->   Operation 2373 'sext' 'sext_ln703_106' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 2374 [1/1] (0.98ns)   --->   "%add_ln1192_108 = add nsw i15 %sext_ln728_85, %sext_ln703_106" [net_hls.cc:300]   --->   Operation 2374 'add' 'add_ln1192_108' <Predicate = true> <Delay = 0.98> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 2375 [1/1] (0.00ns)   --->   "%tmp_593 = call i1 @_ssdm_op_BitSelect.i1.i15.i32(i15 %add_ln1192_108, i32 14)" [net_hls.cc:300]   --->   Operation 2375 'bitselect' 'tmp_593' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 2376 [1/1] (0.98ns)   --->   "%add_ln703_106 = add i14 %sext_ln1192_85, %select_ln340_256" [net_hls.cc:300]   --->   Operation 2376 'add' 'add_ln703_106' <Predicate = true> <Delay = 0.98> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 2377 [1/1] (0.00ns)   --->   "%tmp_594 = call i1 @_ssdm_op_BitSelect.i1.i14.i32(i14 %add_ln703_106, i32 13)" [net_hls.cc:300]   --->   Operation 2377 'bitselect' 'tmp_594' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 2378 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_259)   --->   "%or_ln340_271 = or i1 %and_ln786_22, %xor_ln785_108" [net_hls.cc:299]   --->   Operation 2378 'or' 'or_ln340_271' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 2379 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_259)   --->   "%or_ln340_272 = or i1 %or_ln340_271, %and_ln781_22" [net_hls.cc:299]   --->   Operation 2379 'or' 'or_ln340_272' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 2380 [1/1] (0.54ns) (out node of the LUT)   --->   "%select_ln340_142 = select i1 %or_ln340_270, i14 8191, i14 %add_ln415_53" [net_hls.cc:299]   --->   Operation 2380 'select' 'select_ln340_142' <Predicate = true> <Delay = 0.54> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 2381 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_259)   --->   "%select_ln388_141 = select i1 %and_ln786_195, i14 -8192, i14 %add_ln415_53" [net_hls.cc:299]   --->   Operation 2381 'select' 'select_ln388_141' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 2382 [1/1] (0.54ns) (out node of the LUT)   --->   "%select_ln340_259 = select i1 %or_ln340_272, i14 %select_ln340_142, i14 %select_ln388_141" [net_hls.cc:299]   --->   Operation 2382 'select' 'select_ln340_259' <Predicate = true> <Delay = 0.54> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 2383 [1/1] (0.00ns)   --->   "%sext_ln703_108 = sext i14 %select_ln340_259 to i15" [net_hls.cc:300]   --->   Operation 2383 'sext' 'sext_ln703_108' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 2384 [1/1] (0.98ns)   --->   "%add_ln1192_110 = add nsw i15 %sext_ln728_86, %sext_ln703_108" [net_hls.cc:300]   --->   Operation 2384 'add' 'add_ln1192_110' <Predicate = true> <Delay = 0.98> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 2385 [1/1] (0.00ns)   --->   "%tmp_604 = call i1 @_ssdm_op_BitSelect.i1.i15.i32(i15 %add_ln1192_110, i32 14)" [net_hls.cc:300]   --->   Operation 2385 'bitselect' 'tmp_604' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 2386 [1/1] (0.98ns)   --->   "%add_ln703_108 = add i14 %sext_ln1192_86, %select_ln340_259" [net_hls.cc:300]   --->   Operation 2386 'add' 'add_ln703_108' <Predicate = true> <Delay = 0.98> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 2387 [1/1] (0.00ns)   --->   "%tmp_605 = call i1 @_ssdm_op_BitSelect.i1.i14.i32(i14 %add_ln703_108, i32 13)" [net_hls.cc:300]   --->   Operation 2387 'bitselect' 'tmp_605' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 2388 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_262)   --->   "%or_ln340_276 = or i1 %and_ln786_23, %xor_ln785_110" [net_hls.cc:299]   --->   Operation 2388 'or' 'or_ln340_276' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 2389 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_262)   --->   "%or_ln340_277 = or i1 %or_ln340_276, %and_ln781_23" [net_hls.cc:299]   --->   Operation 2389 'or' 'or_ln340_277' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 2390 [1/1] (0.54ns) (out node of the LUT)   --->   "%select_ln340_144 = select i1 %or_ln340_275, i14 8191, i14 %add_ln415_54" [net_hls.cc:299]   --->   Operation 2390 'select' 'select_ln340_144' <Predicate = true> <Delay = 0.54> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 2391 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_262)   --->   "%select_ln388_143 = select i1 %and_ln786_198, i14 -8192, i14 %add_ln415_54" [net_hls.cc:299]   --->   Operation 2391 'select' 'select_ln388_143' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 2392 [1/1] (0.54ns) (out node of the LUT)   --->   "%select_ln340_262 = select i1 %or_ln340_277, i14 %select_ln340_144, i14 %select_ln388_143" [net_hls.cc:299]   --->   Operation 2392 'select' 'select_ln340_262' <Predicate = true> <Delay = 0.54> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 2393 [1/1] (0.00ns)   --->   "%sext_ln703_110 = sext i14 %select_ln340_262 to i15" [net_hls.cc:300]   --->   Operation 2393 'sext' 'sext_ln703_110' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 2394 [1/1] (0.98ns)   --->   "%add_ln1192_112 = add nsw i15 %sext_ln728_87, %sext_ln703_110" [net_hls.cc:300]   --->   Operation 2394 'add' 'add_ln1192_112' <Predicate = true> <Delay = 0.98> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 2395 [1/1] (0.00ns)   --->   "%tmp_615 = call i1 @_ssdm_op_BitSelect.i1.i15.i32(i15 %add_ln1192_112, i32 14)" [net_hls.cc:300]   --->   Operation 2395 'bitselect' 'tmp_615' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 2396 [1/1] (0.98ns)   --->   "%add_ln703_110 = add i14 %sext_ln1192_87, %select_ln340_262" [net_hls.cc:300]   --->   Operation 2396 'add' 'add_ln703_110' <Predicate = true> <Delay = 0.98> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 2397 [1/1] (0.00ns)   --->   "%tmp_616 = call i1 @_ssdm_op_BitSelect.i1.i14.i32(i14 %add_ln703_110, i32 13)" [net_hls.cc:300]   --->   Operation 2397 'bitselect' 'tmp_616' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 2398 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_265)   --->   "%or_ln340_281 = or i1 %and_ln786_24, %xor_ln785_112" [net_hls.cc:299]   --->   Operation 2398 'or' 'or_ln340_281' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 2399 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_265)   --->   "%or_ln340_282 = or i1 %or_ln340_281, %and_ln781_24" [net_hls.cc:299]   --->   Operation 2399 'or' 'or_ln340_282' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 2400 [1/1] (0.54ns) (out node of the LUT)   --->   "%select_ln340_146 = select i1 %or_ln340_280, i14 8191, i14 %add_ln415_55" [net_hls.cc:299]   --->   Operation 2400 'select' 'select_ln340_146' <Predicate = true> <Delay = 0.54> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 2401 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_265)   --->   "%select_ln388_145 = select i1 %and_ln786_201, i14 -8192, i14 %add_ln415_55" [net_hls.cc:299]   --->   Operation 2401 'select' 'select_ln388_145' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 2402 [1/1] (0.54ns) (out node of the LUT)   --->   "%select_ln340_265 = select i1 %or_ln340_282, i14 %select_ln340_146, i14 %select_ln388_145" [net_hls.cc:299]   --->   Operation 2402 'select' 'select_ln340_265' <Predicate = true> <Delay = 0.54> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 2403 [1/1] (0.00ns)   --->   "%sext_ln703_112 = sext i14 %select_ln340_265 to i15" [net_hls.cc:300]   --->   Operation 2403 'sext' 'sext_ln703_112' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 2404 [1/1] (0.98ns)   --->   "%add_ln1192_114 = add nsw i15 %sext_ln728_88, %sext_ln703_112" [net_hls.cc:300]   --->   Operation 2404 'add' 'add_ln1192_114' <Predicate = true> <Delay = 0.98> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 2405 [1/1] (0.00ns)   --->   "%tmp_626 = call i1 @_ssdm_op_BitSelect.i1.i15.i32(i15 %add_ln1192_114, i32 14)" [net_hls.cc:300]   --->   Operation 2405 'bitselect' 'tmp_626' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 2406 [1/1] (0.98ns)   --->   "%add_ln703_112 = add i14 %sext_ln1192_88, %select_ln340_265" [net_hls.cc:300]   --->   Operation 2406 'add' 'add_ln703_112' <Predicate = true> <Delay = 0.98> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 2407 [1/1] (0.00ns)   --->   "%tmp_627 = call i1 @_ssdm_op_BitSelect.i1.i14.i32(i14 %add_ln703_112, i32 13)" [net_hls.cc:300]   --->   Operation 2407 'bitselect' 'tmp_627' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 2408 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_268)   --->   "%or_ln340_286 = or i1 %and_ln786_25, %xor_ln785_114" [net_hls.cc:299]   --->   Operation 2408 'or' 'or_ln340_286' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 2409 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_268)   --->   "%or_ln340_287 = or i1 %or_ln340_286, %and_ln781_25" [net_hls.cc:299]   --->   Operation 2409 'or' 'or_ln340_287' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 2410 [1/1] (0.54ns) (out node of the LUT)   --->   "%select_ln340_148 = select i1 %or_ln340_285, i14 8191, i14 %add_ln415_56" [net_hls.cc:299]   --->   Operation 2410 'select' 'select_ln340_148' <Predicate = true> <Delay = 0.54> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 2411 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_268)   --->   "%select_ln388_147 = select i1 %and_ln786_204, i14 -8192, i14 %add_ln415_56" [net_hls.cc:299]   --->   Operation 2411 'select' 'select_ln388_147' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 2412 [1/1] (0.54ns) (out node of the LUT)   --->   "%select_ln340_268 = select i1 %or_ln340_287, i14 %select_ln340_148, i14 %select_ln388_147" [net_hls.cc:299]   --->   Operation 2412 'select' 'select_ln340_268' <Predicate = true> <Delay = 0.54> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 2413 [1/1] (0.00ns)   --->   "%sext_ln703_114 = sext i14 %select_ln340_268 to i15" [net_hls.cc:300]   --->   Operation 2413 'sext' 'sext_ln703_114' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 2414 [1/1] (0.98ns)   --->   "%add_ln1192_116 = add nsw i15 %sext_ln728_89, %sext_ln703_114" [net_hls.cc:300]   --->   Operation 2414 'add' 'add_ln1192_116' <Predicate = true> <Delay = 0.98> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 2415 [1/1] (0.00ns)   --->   "%tmp_637 = call i1 @_ssdm_op_BitSelect.i1.i15.i32(i15 %add_ln1192_116, i32 14)" [net_hls.cc:300]   --->   Operation 2415 'bitselect' 'tmp_637' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 2416 [1/1] (0.98ns)   --->   "%add_ln703_114 = add i14 %sext_ln1192_89, %select_ln340_268" [net_hls.cc:300]   --->   Operation 2416 'add' 'add_ln703_114' <Predicate = true> <Delay = 0.98> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 2417 [1/1] (0.00ns)   --->   "%tmp_638 = call i1 @_ssdm_op_BitSelect.i1.i14.i32(i14 %add_ln703_114, i32 13)" [net_hls.cc:300]   --->   Operation 2417 'bitselect' 'tmp_638' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 2418 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_271)   --->   "%or_ln340_291 = or i1 %and_ln786_26, %xor_ln785_116" [net_hls.cc:299]   --->   Operation 2418 'or' 'or_ln340_291' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 2419 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_271)   --->   "%or_ln340_292 = or i1 %or_ln340_291, %and_ln781_26" [net_hls.cc:299]   --->   Operation 2419 'or' 'or_ln340_292' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 2420 [1/1] (0.54ns) (out node of the LUT)   --->   "%select_ln340_150 = select i1 %or_ln340_290, i14 8191, i14 %add_ln415_57" [net_hls.cc:299]   --->   Operation 2420 'select' 'select_ln340_150' <Predicate = true> <Delay = 0.54> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 2421 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_271)   --->   "%select_ln388_149 = select i1 %and_ln786_207, i14 -8192, i14 %add_ln415_57" [net_hls.cc:299]   --->   Operation 2421 'select' 'select_ln388_149' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 2422 [1/1] (0.54ns) (out node of the LUT)   --->   "%select_ln340_271 = select i1 %or_ln340_292, i14 %select_ln340_150, i14 %select_ln388_149" [net_hls.cc:299]   --->   Operation 2422 'select' 'select_ln340_271' <Predicate = true> <Delay = 0.54> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 2423 [1/1] (0.00ns)   --->   "%sext_ln703_116 = sext i14 %select_ln340_271 to i15" [net_hls.cc:300]   --->   Operation 2423 'sext' 'sext_ln703_116' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 2424 [1/1] (0.98ns)   --->   "%add_ln1192_118 = add nsw i15 %sext_ln728_90, %sext_ln703_116" [net_hls.cc:300]   --->   Operation 2424 'add' 'add_ln1192_118' <Predicate = true> <Delay = 0.98> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 2425 [1/1] (0.00ns)   --->   "%tmp_648 = call i1 @_ssdm_op_BitSelect.i1.i15.i32(i15 %add_ln1192_118, i32 14)" [net_hls.cc:300]   --->   Operation 2425 'bitselect' 'tmp_648' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 2426 [1/1] (0.98ns)   --->   "%add_ln703_116 = add i14 %sext_ln1192_90, %select_ln340_271" [net_hls.cc:300]   --->   Operation 2426 'add' 'add_ln703_116' <Predicate = true> <Delay = 0.98> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 2427 [1/1] (0.00ns)   --->   "%tmp_649 = call i1 @_ssdm_op_BitSelect.i1.i14.i32(i14 %add_ln703_116, i32 13)" [net_hls.cc:300]   --->   Operation 2427 'bitselect' 'tmp_649' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 2428 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_274)   --->   "%or_ln340_296 = or i1 %and_ln786_27, %xor_ln785_118" [net_hls.cc:299]   --->   Operation 2428 'or' 'or_ln340_296' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 2429 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_274)   --->   "%or_ln340_297 = or i1 %or_ln340_296, %and_ln781_27" [net_hls.cc:299]   --->   Operation 2429 'or' 'or_ln340_297' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 2430 [1/1] (0.54ns) (out node of the LUT)   --->   "%select_ln340_152 = select i1 %or_ln340_295, i14 8191, i14 %add_ln415_58" [net_hls.cc:299]   --->   Operation 2430 'select' 'select_ln340_152' <Predicate = true> <Delay = 0.54> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 2431 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_274)   --->   "%select_ln388_151 = select i1 %and_ln786_210, i14 -8192, i14 %add_ln415_58" [net_hls.cc:299]   --->   Operation 2431 'select' 'select_ln388_151' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 2432 [1/1] (0.54ns) (out node of the LUT)   --->   "%select_ln340_274 = select i1 %or_ln340_297, i14 %select_ln340_152, i14 %select_ln388_151" [net_hls.cc:299]   --->   Operation 2432 'select' 'select_ln340_274' <Predicate = true> <Delay = 0.54> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 2433 [1/1] (0.00ns)   --->   "%sext_ln703_118 = sext i14 %select_ln340_274 to i15" [net_hls.cc:300]   --->   Operation 2433 'sext' 'sext_ln703_118' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 2434 [1/1] (0.98ns)   --->   "%add_ln1192_120 = add nsw i15 %sext_ln728_91, %sext_ln703_118" [net_hls.cc:300]   --->   Operation 2434 'add' 'add_ln1192_120' <Predicate = true> <Delay = 0.98> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 2435 [1/1] (0.00ns)   --->   "%tmp_659 = call i1 @_ssdm_op_BitSelect.i1.i15.i32(i15 %add_ln1192_120, i32 14)" [net_hls.cc:300]   --->   Operation 2435 'bitselect' 'tmp_659' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 2436 [1/1] (0.98ns)   --->   "%add_ln703_118 = add i14 %sext_ln1192_91, %select_ln340_274" [net_hls.cc:300]   --->   Operation 2436 'add' 'add_ln703_118' <Predicate = true> <Delay = 0.98> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 2437 [1/1] (0.00ns)   --->   "%tmp_660 = call i1 @_ssdm_op_BitSelect.i1.i14.i32(i14 %add_ln703_118, i32 13)" [net_hls.cc:300]   --->   Operation 2437 'bitselect' 'tmp_660' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 2438 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_277)   --->   "%or_ln340_301 = or i1 %and_ln786_28, %xor_ln785_120" [net_hls.cc:299]   --->   Operation 2438 'or' 'or_ln340_301' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 2439 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_277)   --->   "%or_ln340_302 = or i1 %or_ln340_301, %and_ln781_28" [net_hls.cc:299]   --->   Operation 2439 'or' 'or_ln340_302' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 2440 [1/1] (0.54ns) (out node of the LUT)   --->   "%select_ln340_154 = select i1 %or_ln340_300, i14 8191, i14 %add_ln415_59" [net_hls.cc:299]   --->   Operation 2440 'select' 'select_ln340_154' <Predicate = true> <Delay = 0.54> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 2441 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_277)   --->   "%select_ln388_153 = select i1 %and_ln786_213, i14 -8192, i14 %add_ln415_59" [net_hls.cc:299]   --->   Operation 2441 'select' 'select_ln388_153' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 2442 [1/1] (0.54ns) (out node of the LUT)   --->   "%select_ln340_277 = select i1 %or_ln340_302, i14 %select_ln340_154, i14 %select_ln388_153" [net_hls.cc:299]   --->   Operation 2442 'select' 'select_ln340_277' <Predicate = true> <Delay = 0.54> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 2443 [1/1] (0.00ns)   --->   "%sext_ln703_120 = sext i14 %select_ln340_277 to i15" [net_hls.cc:300]   --->   Operation 2443 'sext' 'sext_ln703_120' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 2444 [1/1] (0.98ns)   --->   "%add_ln1192_122 = add nsw i15 %sext_ln728_92, %sext_ln703_120" [net_hls.cc:300]   --->   Operation 2444 'add' 'add_ln1192_122' <Predicate = true> <Delay = 0.98> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 2445 [1/1] (0.00ns)   --->   "%tmp_670 = call i1 @_ssdm_op_BitSelect.i1.i15.i32(i15 %add_ln1192_122, i32 14)" [net_hls.cc:300]   --->   Operation 2445 'bitselect' 'tmp_670' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 2446 [1/1] (0.98ns)   --->   "%add_ln703_120 = add i14 %sext_ln1192_92, %select_ln340_277" [net_hls.cc:300]   --->   Operation 2446 'add' 'add_ln703_120' <Predicate = true> <Delay = 0.98> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 2447 [1/1] (0.00ns)   --->   "%tmp_671 = call i1 @_ssdm_op_BitSelect.i1.i14.i32(i14 %add_ln703_120, i32 13)" [net_hls.cc:300]   --->   Operation 2447 'bitselect' 'tmp_671' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 2448 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_280)   --->   "%or_ln340_306 = or i1 %and_ln786_29, %xor_ln785_122" [net_hls.cc:299]   --->   Operation 2448 'or' 'or_ln340_306' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 2449 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_280)   --->   "%or_ln340_307 = or i1 %or_ln340_306, %and_ln781_29" [net_hls.cc:299]   --->   Operation 2449 'or' 'or_ln340_307' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 2450 [1/1] (0.54ns) (out node of the LUT)   --->   "%select_ln340_156 = select i1 %or_ln340_305, i14 8191, i14 %add_ln415_60" [net_hls.cc:299]   --->   Operation 2450 'select' 'select_ln340_156' <Predicate = true> <Delay = 0.54> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 2451 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_280)   --->   "%select_ln388_155 = select i1 %and_ln786_216, i14 -8192, i14 %add_ln415_60" [net_hls.cc:299]   --->   Operation 2451 'select' 'select_ln388_155' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 2452 [1/1] (0.54ns) (out node of the LUT)   --->   "%select_ln340_280 = select i1 %or_ln340_307, i14 %select_ln340_156, i14 %select_ln388_155" [net_hls.cc:299]   --->   Operation 2452 'select' 'select_ln340_280' <Predicate = true> <Delay = 0.54> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 2453 [1/1] (0.00ns)   --->   "%sext_ln703_122 = sext i14 %select_ln340_280 to i15" [net_hls.cc:300]   --->   Operation 2453 'sext' 'sext_ln703_122' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 2454 [1/1] (0.98ns)   --->   "%add_ln1192_124 = add nsw i15 %sext_ln728_93, %sext_ln703_122" [net_hls.cc:300]   --->   Operation 2454 'add' 'add_ln1192_124' <Predicate = true> <Delay = 0.98> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 2455 [1/1] (0.00ns)   --->   "%tmp_681 = call i1 @_ssdm_op_BitSelect.i1.i15.i32(i15 %add_ln1192_124, i32 14)" [net_hls.cc:300]   --->   Operation 2455 'bitselect' 'tmp_681' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 2456 [1/1] (0.98ns)   --->   "%add_ln703_122 = add i14 %sext_ln1192_93, %select_ln340_280" [net_hls.cc:300]   --->   Operation 2456 'add' 'add_ln703_122' <Predicate = true> <Delay = 0.98> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 2457 [1/1] (0.00ns)   --->   "%tmp_682 = call i1 @_ssdm_op_BitSelect.i1.i14.i32(i14 %add_ln703_122, i32 13)" [net_hls.cc:300]   --->   Operation 2457 'bitselect' 'tmp_682' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 2458 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_283)   --->   "%or_ln340_311 = or i1 %and_ln786_30, %xor_ln785_124" [net_hls.cc:299]   --->   Operation 2458 'or' 'or_ln340_311' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 2459 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_283)   --->   "%or_ln340_312 = or i1 %or_ln340_311, %and_ln781_30" [net_hls.cc:299]   --->   Operation 2459 'or' 'or_ln340_312' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 2460 [1/1] (0.54ns) (out node of the LUT)   --->   "%select_ln340_158 = select i1 %or_ln340_310, i14 8191, i14 %add_ln415_61" [net_hls.cc:299]   --->   Operation 2460 'select' 'select_ln340_158' <Predicate = true> <Delay = 0.54> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 2461 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_283)   --->   "%select_ln388_157 = select i1 %and_ln786_219, i14 -8192, i14 %add_ln415_61" [net_hls.cc:299]   --->   Operation 2461 'select' 'select_ln388_157' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 2462 [1/1] (0.54ns) (out node of the LUT)   --->   "%select_ln340_283 = select i1 %or_ln340_312, i14 %select_ln340_158, i14 %select_ln388_157" [net_hls.cc:299]   --->   Operation 2462 'select' 'select_ln340_283' <Predicate = true> <Delay = 0.54> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 2463 [1/1] (0.00ns)   --->   "%sext_ln703_124 = sext i14 %select_ln340_283 to i15" [net_hls.cc:300]   --->   Operation 2463 'sext' 'sext_ln703_124' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 2464 [1/1] (0.98ns)   --->   "%add_ln1192_126 = add nsw i15 %sext_ln728_94, %sext_ln703_124" [net_hls.cc:300]   --->   Operation 2464 'add' 'add_ln1192_126' <Predicate = true> <Delay = 0.98> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 2465 [1/1] (0.00ns)   --->   "%tmp_692 = call i1 @_ssdm_op_BitSelect.i1.i15.i32(i15 %add_ln1192_126, i32 14)" [net_hls.cc:300]   --->   Operation 2465 'bitselect' 'tmp_692' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 2466 [1/1] (0.98ns)   --->   "%add_ln703_124 = add i14 %sext_ln1192_94, %select_ln340_283" [net_hls.cc:300]   --->   Operation 2466 'add' 'add_ln703_124' <Predicate = true> <Delay = 0.98> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 2467 [1/1] (0.00ns)   --->   "%tmp_693 = call i1 @_ssdm_op_BitSelect.i1.i14.i32(i14 %add_ln703_124, i32 13)" [net_hls.cc:300]   --->   Operation 2467 'bitselect' 'tmp_693' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 2468 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_286)   --->   "%or_ln340_316 = or i1 %and_ln786_31, %xor_ln785_126" [net_hls.cc:299]   --->   Operation 2468 'or' 'or_ln340_316' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 2469 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_286)   --->   "%or_ln340_317 = or i1 %or_ln340_316, %and_ln781_31" [net_hls.cc:299]   --->   Operation 2469 'or' 'or_ln340_317' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 2470 [1/1] (0.54ns) (out node of the LUT)   --->   "%select_ln340_160 = select i1 %or_ln340_315, i14 8191, i14 %add_ln415_62" [net_hls.cc:299]   --->   Operation 2470 'select' 'select_ln340_160' <Predicate = true> <Delay = 0.54> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 2471 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_286)   --->   "%select_ln388_159 = select i1 %and_ln786_222, i14 -8192, i14 %add_ln415_62" [net_hls.cc:299]   --->   Operation 2471 'select' 'select_ln388_159' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 2472 [1/1] (0.54ns) (out node of the LUT)   --->   "%select_ln340_286 = select i1 %or_ln340_317, i14 %select_ln340_160, i14 %select_ln388_159" [net_hls.cc:299]   --->   Operation 2472 'select' 'select_ln340_286' <Predicate = true> <Delay = 0.54> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 2473 [1/1] (0.00ns)   --->   "%sext_ln703_126 = sext i14 %select_ln340_286 to i15" [net_hls.cc:300]   --->   Operation 2473 'sext' 'sext_ln703_126' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 2474 [1/1] (0.98ns)   --->   "%add_ln1192_128 = add nsw i15 %sext_ln728_95, %sext_ln703_126" [net_hls.cc:300]   --->   Operation 2474 'add' 'add_ln1192_128' <Predicate = true> <Delay = 0.98> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 2475 [1/1] (0.00ns)   --->   "%tmp_703 = call i1 @_ssdm_op_BitSelect.i1.i15.i32(i15 %add_ln1192_128, i32 14)" [net_hls.cc:300]   --->   Operation 2475 'bitselect' 'tmp_703' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 2476 [1/1] (0.98ns)   --->   "%add_ln703_126 = add i14 %sext_ln1192_95, %select_ln340_286" [net_hls.cc:300]   --->   Operation 2476 'add' 'add_ln703_126' <Predicate = true> <Delay = 0.98> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 2477 [1/1] (0.00ns)   --->   "%tmp_704 = call i1 @_ssdm_op_BitSelect.i1.i14.i32(i14 %add_ln703_126, i32 13)" [net_hls.cc:300]   --->   Operation 2477 'bitselect' 'tmp_704' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 2478 [4/10] (1.53ns)   --->   "%empty = urem i6 %indvar_flatten, 7" [net_hls.cc:289]   --->   Operation 2478 'urem' 'empty' <Predicate = true> <Delay = 1.53> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 9> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 2479 [4/10] (1.53ns)   --->   "%empty_28 = urem i6 %add_ln289_2, 7" [net_hls.cc:289]   --->   Operation 2479 'urem' 'empty_28' <Predicate = (!icmp_ln289)> <Delay = 1.53> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 9> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 2.42>
ST_10 : Operation 2480 [1/1] (1.00ns)   --->   "%index_4 = add i15 114, %index_0" [net_hls.cc:313]   --->   Operation 2480 'add' 'index_4' <Predicate = (!icmp_ln289 & icmp_ln290)> <Delay = 1.00> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 2481 [1/1] (0.48ns)   --->   "%select_ln289_3 = select i1 %icmp_ln290, i15 %index_4, i15 %index_0" [net_hls.cc:289]   --->   Operation 2481 'select' 'select_ln289_3' <Predicate = (!icmp_ln289)> <Delay = 0.48> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 2482 [1/1] (0.00ns) (grouped into LUT with out node select_ln388_97)   --->   "%xor_ln786_97 = xor i1 %tmp_363, true" [net_hls.cc:300]   --->   Operation 2482 'xor' 'xor_ln786_97' <Predicate = (!icmp_ln289)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 2483 [1/1] (0.00ns) (grouped into LUT with out node select_ln388_97)   --->   "%and_ln786_130 = and i1 %tmp_362, %xor_ln786_97" [net_hls.cc:300]   --->   Operation 2483 'and' 'and_ln786_130' <Predicate = (!icmp_ln289)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 2484 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_194)   --->   "%xor_ln340_130 = xor i1 %tmp_362, %tmp_363" [net_hls.cc:300]   --->   Operation 2484 'xor' 'xor_ln340_130' <Predicate = (!icmp_ln289)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 2485 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_194)   --->   "%xor_ln340_98 = xor i1 %tmp_362, true" [net_hls.cc:300]   --->   Operation 2485 'xor' 'xor_ln340_98' <Predicate = (!icmp_ln289)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 2486 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_194)   --->   "%or_ln340_163 = or i1 %tmp_363, %xor_ln340_98" [net_hls.cc:300]   --->   Operation 2486 'or' 'or_ln340_163' <Predicate = (!icmp_ln289)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 2487 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_194)   --->   "%select_ln340_98 = select i1 %xor_ln340_130, i14 8191, i14 %add_ln703_64" [net_hls.cc:300]   --->   Operation 2487 'select' 'select_ln340_98' <Predicate = (!icmp_ln289)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 2488 [1/1] (0.54ns) (out node of the LUT)   --->   "%select_ln388_97 = select i1 %and_ln786_130, i14 -8192, i14 %add_ln703_64" [net_hls.cc:300]   --->   Operation 2488 'select' 'select_ln388_97' <Predicate = (!icmp_ln289)> <Delay = 0.54> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 2489 [1/1] (0.54ns) (out node of the LUT)   --->   "%select_ln340_194 = select i1 %or_ln340_163, i14 %select_ln340_98, i14 %select_ln388_97" [net_hls.cc:300]   --->   Operation 2489 'select' 'select_ln340_194' <Predicate = (!icmp_ln289)> <Delay = 0.54> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 2490 [1/1] (0.00ns)   --->   "%p_Result_5 = call i6 @_ssdm_op_PartSelect.i6.i14.i32.i32(i14 %select_ln340_194, i32 8, i32 13)" [net_hls.cc:301]   --->   Operation 2490 'partselect' 'p_Result_5' <Predicate = (!icmp_ln289)> <Delay = 0.00>
ST_10 : Operation 2491 [1/1] (0.00ns) (grouped into LUT with out node select_ln850)   --->   "%tmp_364 = call i1 @_ssdm_op_BitSelect.i1.i14.i32(i14 %select_ln340_194, i32 13)" [net_hls.cc:301]   --->   Operation 2491 'bitselect' 'tmp_364' <Predicate = (!icmp_ln289)> <Delay = 0.00>
ST_10 : Operation 2492 [1/1] (0.00ns)   --->   "%trunc_ln851 = trunc i14 %select_ln340_194 to i8" [net_hls.cc:301]   --->   Operation 2492 'trunc' 'trunc_ln851' <Predicate = (!icmp_ln289)> <Delay = 0.00>
ST_10 : Operation 2493 [1/1] (0.85ns)   --->   "%icmp_ln851 = icmp eq i8 %trunc_ln851, 0" [net_hls.cc:301]   --->   Operation 2493 'icmp' 'icmp_ln851' <Predicate = (!icmp_ln289)> <Delay = 0.85> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 2494 [1/1] (0.88ns)   --->   "%add_ln700 = add i6 1, %p_Result_5" [net_hls.cc:301]   --->   Operation 2494 'add' 'add_ln700' <Predicate = (!icmp_ln289)> <Delay = 0.88> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 2495 [1/1] (0.00ns) (grouped into LUT with out node select_ln850)   --->   "%select_ln851 = select i1 %icmp_ln851, i6 %p_Result_5, i6 %add_ln700" [net_hls.cc:301]   --->   Operation 2495 'select' 'select_ln851' <Predicate = (!icmp_ln289)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 2496 [1/1] (0.44ns) (out node of the LUT)   --->   "%select_ln850 = select i1 %tmp_364, i6 %select_ln851, i6 %p_Result_5" [net_hls.cc:301]   --->   Operation 2496 'select' 'select_ln850' <Predicate = (!icmp_ln289)> <Delay = 0.44> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 2497 [1/1] (0.86ns)   --->   "%icmp_ln1494 = icmp sgt i14 %select_ln340_194, 0" [net_hls.cc:303]   --->   Operation 2497 'icmp' 'icmp_ln1494' <Predicate = (!icmp_ln289)> <Delay = 0.86> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 2498 [1/1] (0.00ns) (grouped into LUT with out node select_ln388_99)   --->   "%xor_ln786_99 = xor i1 %tmp_374, true" [net_hls.cc:300]   --->   Operation 2498 'xor' 'xor_ln786_99' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 2499 [1/1] (0.00ns) (grouped into LUT with out node select_ln388_99)   --->   "%and_ln786_133 = and i1 %tmp_373, %xor_ln786_99" [net_hls.cc:300]   --->   Operation 2499 'and' 'and_ln786_133' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 2500 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_197)   --->   "%xor_ln340_134 = xor i1 %tmp_373, %tmp_374" [net_hls.cc:300]   --->   Operation 2500 'xor' 'xor_ln340_134' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 2501 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_197)   --->   "%xor_ln340_100 = xor i1 %tmp_373, true" [net_hls.cc:300]   --->   Operation 2501 'xor' 'xor_ln340_100' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 2502 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_197)   --->   "%or_ln340_168 = or i1 %tmp_374, %xor_ln340_100" [net_hls.cc:300]   --->   Operation 2502 'or' 'or_ln340_168' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 2503 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_197)   --->   "%select_ln340_100 = select i1 %xor_ln340_134, i14 8191, i14 %add_ln703_66" [net_hls.cc:300]   --->   Operation 2503 'select' 'select_ln340_100' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 2504 [1/1] (0.54ns) (out node of the LUT)   --->   "%select_ln388_99 = select i1 %and_ln786_133, i14 -8192, i14 %add_ln703_66" [net_hls.cc:300]   --->   Operation 2504 'select' 'select_ln388_99' <Predicate = true> <Delay = 0.54> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 2505 [1/1] (0.54ns) (out node of the LUT)   --->   "%select_ln340_197 = select i1 %or_ln340_168, i14 %select_ln340_100, i14 %select_ln388_99" [net_hls.cc:300]   --->   Operation 2505 'select' 'select_ln340_197' <Predicate = true> <Delay = 0.54> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 2506 [1/1] (0.00ns)   --->   "%p_Result_49_1 = call i6 @_ssdm_op_PartSelect.i6.i14.i32.i32(i14 %select_ln340_197, i32 8, i32 13)" [net_hls.cc:301]   --->   Operation 2506 'partselect' 'p_Result_49_1' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 2507 [1/1] (0.00ns) (grouped into LUT with out node select_ln850_32)   --->   "%tmp_375 = call i1 @_ssdm_op_BitSelect.i1.i14.i32(i14 %select_ln340_197, i32 13)" [net_hls.cc:301]   --->   Operation 2507 'bitselect' 'tmp_375' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 2508 [1/1] (0.00ns)   --->   "%trunc_ln851_32 = trunc i14 %select_ln340_197 to i8" [net_hls.cc:301]   --->   Operation 2508 'trunc' 'trunc_ln851_32' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 2509 [1/1] (0.85ns)   --->   "%icmp_ln851_1 = icmp eq i8 %trunc_ln851_32, 0" [net_hls.cc:301]   --->   Operation 2509 'icmp' 'icmp_ln851_1' <Predicate = true> <Delay = 0.85> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 2510 [1/1] (0.88ns)   --->   "%add_ln700_32 = add i6 1, %p_Result_49_1" [net_hls.cc:301]   --->   Operation 2510 'add' 'add_ln700_32' <Predicate = true> <Delay = 0.88> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 2511 [1/1] (0.00ns) (grouped into LUT with out node select_ln850_32)   --->   "%select_ln851_1 = select i1 %icmp_ln851_1, i6 %p_Result_49_1, i6 %add_ln700_32" [net_hls.cc:301]   --->   Operation 2511 'select' 'select_ln851_1' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 2512 [1/1] (0.44ns) (out node of the LUT)   --->   "%select_ln850_32 = select i1 %tmp_375, i6 %select_ln851_1, i6 %p_Result_49_1" [net_hls.cc:301]   --->   Operation 2512 'select' 'select_ln850_32' <Predicate = true> <Delay = 0.44> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 2513 [1/1] (0.86ns)   --->   "%icmp_ln1494_1 = icmp sgt i14 %select_ln340_197, 0" [net_hls.cc:303]   --->   Operation 2513 'icmp' 'icmp_ln1494_1' <Predicate = true> <Delay = 0.86> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 2514 [1/1] (0.00ns) (grouped into LUT with out node select_ln388_101)   --->   "%xor_ln786_101 = xor i1 %tmp_385, true" [net_hls.cc:300]   --->   Operation 2514 'xor' 'xor_ln786_101' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 2515 [1/1] (0.00ns) (grouped into LUT with out node select_ln388_101)   --->   "%and_ln786_136 = and i1 %tmp_384, %xor_ln786_101" [net_hls.cc:300]   --->   Operation 2515 'and' 'and_ln786_136' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 2516 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_200)   --->   "%xor_ln340_138 = xor i1 %tmp_384, %tmp_385" [net_hls.cc:300]   --->   Operation 2516 'xor' 'xor_ln340_138' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 2517 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_200)   --->   "%xor_ln340_102 = xor i1 %tmp_384, true" [net_hls.cc:300]   --->   Operation 2517 'xor' 'xor_ln340_102' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 2518 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_200)   --->   "%or_ln340_173 = or i1 %tmp_385, %xor_ln340_102" [net_hls.cc:300]   --->   Operation 2518 'or' 'or_ln340_173' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 2519 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_200)   --->   "%select_ln340_102 = select i1 %xor_ln340_138, i14 8191, i14 %add_ln703_68" [net_hls.cc:300]   --->   Operation 2519 'select' 'select_ln340_102' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 2520 [1/1] (0.54ns) (out node of the LUT)   --->   "%select_ln388_101 = select i1 %and_ln786_136, i14 -8192, i14 %add_ln703_68" [net_hls.cc:300]   --->   Operation 2520 'select' 'select_ln388_101' <Predicate = true> <Delay = 0.54> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 2521 [1/1] (0.54ns) (out node of the LUT)   --->   "%select_ln340_200 = select i1 %or_ln340_173, i14 %select_ln340_102, i14 %select_ln388_101" [net_hls.cc:300]   --->   Operation 2521 'select' 'select_ln340_200' <Predicate = true> <Delay = 0.54> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 2522 [1/1] (0.00ns)   --->   "%p_Result_49_2 = call i6 @_ssdm_op_PartSelect.i6.i14.i32.i32(i14 %select_ln340_200, i32 8, i32 13)" [net_hls.cc:301]   --->   Operation 2522 'partselect' 'p_Result_49_2' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 2523 [1/1] (0.00ns) (grouped into LUT with out node select_ln850_33)   --->   "%tmp_386 = call i1 @_ssdm_op_BitSelect.i1.i14.i32(i14 %select_ln340_200, i32 13)" [net_hls.cc:301]   --->   Operation 2523 'bitselect' 'tmp_386' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 2524 [1/1] (0.00ns)   --->   "%trunc_ln851_33 = trunc i14 %select_ln340_200 to i8" [net_hls.cc:301]   --->   Operation 2524 'trunc' 'trunc_ln851_33' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 2525 [1/1] (0.85ns)   --->   "%icmp_ln851_2 = icmp eq i8 %trunc_ln851_33, 0" [net_hls.cc:301]   --->   Operation 2525 'icmp' 'icmp_ln851_2' <Predicate = true> <Delay = 0.85> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 2526 [1/1] (0.88ns)   --->   "%add_ln700_33 = add i6 1, %p_Result_49_2" [net_hls.cc:301]   --->   Operation 2526 'add' 'add_ln700_33' <Predicate = true> <Delay = 0.88> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 2527 [1/1] (0.00ns) (grouped into LUT with out node select_ln850_33)   --->   "%select_ln851_2 = select i1 %icmp_ln851_2, i6 %p_Result_49_2, i6 %add_ln700_33" [net_hls.cc:301]   --->   Operation 2527 'select' 'select_ln851_2' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 2528 [1/1] (0.44ns) (out node of the LUT)   --->   "%select_ln850_33 = select i1 %tmp_386, i6 %select_ln851_2, i6 %p_Result_49_2" [net_hls.cc:301]   --->   Operation 2528 'select' 'select_ln850_33' <Predicate = true> <Delay = 0.44> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 2529 [1/1] (0.86ns)   --->   "%icmp_ln1494_2 = icmp sgt i14 %select_ln340_200, 0" [net_hls.cc:303]   --->   Operation 2529 'icmp' 'icmp_ln1494_2' <Predicate = true> <Delay = 0.86> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 2530 [1/1] (0.00ns) (grouped into LUT with out node select_ln388_103)   --->   "%xor_ln786_103 = xor i1 %tmp_396, true" [net_hls.cc:300]   --->   Operation 2530 'xor' 'xor_ln786_103' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 2531 [1/1] (0.00ns) (grouped into LUT with out node select_ln388_103)   --->   "%and_ln786_139 = and i1 %tmp_395, %xor_ln786_103" [net_hls.cc:300]   --->   Operation 2531 'and' 'and_ln786_139' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 2532 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_203)   --->   "%xor_ln340_142 = xor i1 %tmp_395, %tmp_396" [net_hls.cc:300]   --->   Operation 2532 'xor' 'xor_ln340_142' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 2533 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_203)   --->   "%xor_ln340_104 = xor i1 %tmp_395, true" [net_hls.cc:300]   --->   Operation 2533 'xor' 'xor_ln340_104' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 2534 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_203)   --->   "%or_ln340_178 = or i1 %tmp_396, %xor_ln340_104" [net_hls.cc:300]   --->   Operation 2534 'or' 'or_ln340_178' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 2535 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_203)   --->   "%select_ln340_104 = select i1 %xor_ln340_142, i14 8191, i14 %add_ln703_70" [net_hls.cc:300]   --->   Operation 2535 'select' 'select_ln340_104' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 2536 [1/1] (0.54ns) (out node of the LUT)   --->   "%select_ln388_103 = select i1 %and_ln786_139, i14 -8192, i14 %add_ln703_70" [net_hls.cc:300]   --->   Operation 2536 'select' 'select_ln388_103' <Predicate = true> <Delay = 0.54> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 2537 [1/1] (0.54ns) (out node of the LUT)   --->   "%select_ln340_203 = select i1 %or_ln340_178, i14 %select_ln340_104, i14 %select_ln388_103" [net_hls.cc:300]   --->   Operation 2537 'select' 'select_ln340_203' <Predicate = true> <Delay = 0.54> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 2538 [1/1] (0.00ns)   --->   "%p_Result_49_3 = call i6 @_ssdm_op_PartSelect.i6.i14.i32.i32(i14 %select_ln340_203, i32 8, i32 13)" [net_hls.cc:301]   --->   Operation 2538 'partselect' 'p_Result_49_3' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 2539 [1/1] (0.00ns) (grouped into LUT with out node select_ln850_34)   --->   "%tmp_397 = call i1 @_ssdm_op_BitSelect.i1.i14.i32(i14 %select_ln340_203, i32 13)" [net_hls.cc:301]   --->   Operation 2539 'bitselect' 'tmp_397' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 2540 [1/1] (0.00ns)   --->   "%trunc_ln851_34 = trunc i14 %select_ln340_203 to i8" [net_hls.cc:301]   --->   Operation 2540 'trunc' 'trunc_ln851_34' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 2541 [1/1] (0.85ns)   --->   "%icmp_ln851_3 = icmp eq i8 %trunc_ln851_34, 0" [net_hls.cc:301]   --->   Operation 2541 'icmp' 'icmp_ln851_3' <Predicate = true> <Delay = 0.85> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 2542 [1/1] (0.88ns)   --->   "%add_ln700_34 = add i6 1, %p_Result_49_3" [net_hls.cc:301]   --->   Operation 2542 'add' 'add_ln700_34' <Predicate = true> <Delay = 0.88> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 2543 [1/1] (0.00ns) (grouped into LUT with out node select_ln850_34)   --->   "%select_ln851_3 = select i1 %icmp_ln851_3, i6 %p_Result_49_3, i6 %add_ln700_34" [net_hls.cc:301]   --->   Operation 2543 'select' 'select_ln851_3' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 2544 [1/1] (0.44ns) (out node of the LUT)   --->   "%select_ln850_34 = select i1 %tmp_397, i6 %select_ln851_3, i6 %p_Result_49_3" [net_hls.cc:301]   --->   Operation 2544 'select' 'select_ln850_34' <Predicate = true> <Delay = 0.44> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 2545 [1/1] (0.86ns)   --->   "%icmp_ln1494_3 = icmp sgt i14 %select_ln340_203, 0" [net_hls.cc:303]   --->   Operation 2545 'icmp' 'icmp_ln1494_3' <Predicate = true> <Delay = 0.86> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 2546 [1/1] (0.00ns) (grouped into LUT with out node select_ln388_106)   --->   "%xor_ln786_105 = xor i1 %tmp_407, true" [net_hls.cc:300]   --->   Operation 2546 'xor' 'xor_ln786_105' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 2547 [1/1] (0.00ns) (grouped into LUT with out node select_ln388_106)   --->   "%and_ln786_142 = and i1 %tmp_406, %xor_ln786_105" [net_hls.cc:300]   --->   Operation 2547 'and' 'and_ln786_142' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 2548 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_206)   --->   "%xor_ln340_146 = xor i1 %tmp_406, %tmp_407" [net_hls.cc:300]   --->   Operation 2548 'xor' 'xor_ln340_146' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 2549 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_206)   --->   "%xor_ln340_107 = xor i1 %tmp_406, true" [net_hls.cc:300]   --->   Operation 2549 'xor' 'xor_ln340_107' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 2550 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_206)   --->   "%or_ln340_183 = or i1 %tmp_407, %xor_ln340_107" [net_hls.cc:300]   --->   Operation 2550 'or' 'or_ln340_183' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 2551 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_206)   --->   "%select_ln340_107 = select i1 %xor_ln340_146, i14 8191, i14 %add_ln703_72" [net_hls.cc:300]   --->   Operation 2551 'select' 'select_ln340_107' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 2552 [1/1] (0.54ns) (out node of the LUT)   --->   "%select_ln388_106 = select i1 %and_ln786_142, i14 -8192, i14 %add_ln703_72" [net_hls.cc:300]   --->   Operation 2552 'select' 'select_ln388_106' <Predicate = true> <Delay = 0.54> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 2553 [1/1] (0.54ns) (out node of the LUT)   --->   "%select_ln340_206 = select i1 %or_ln340_183, i14 %select_ln340_107, i14 %select_ln388_106" [net_hls.cc:300]   --->   Operation 2553 'select' 'select_ln340_206' <Predicate = true> <Delay = 0.54> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 2554 [1/1] (0.00ns)   --->   "%p_Result_49_4 = call i6 @_ssdm_op_PartSelect.i6.i14.i32.i32(i14 %select_ln340_206, i32 8, i32 13)" [net_hls.cc:301]   --->   Operation 2554 'partselect' 'p_Result_49_4' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 2555 [1/1] (0.00ns) (grouped into LUT with out node select_ln850_35)   --->   "%tmp_408 = call i1 @_ssdm_op_BitSelect.i1.i14.i32(i14 %select_ln340_206, i32 13)" [net_hls.cc:301]   --->   Operation 2555 'bitselect' 'tmp_408' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 2556 [1/1] (0.00ns)   --->   "%trunc_ln851_35 = trunc i14 %select_ln340_206 to i8" [net_hls.cc:301]   --->   Operation 2556 'trunc' 'trunc_ln851_35' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 2557 [1/1] (0.85ns)   --->   "%icmp_ln851_4 = icmp eq i8 %trunc_ln851_35, 0" [net_hls.cc:301]   --->   Operation 2557 'icmp' 'icmp_ln851_4' <Predicate = true> <Delay = 0.85> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 2558 [1/1] (0.88ns)   --->   "%add_ln700_35 = add i6 1, %p_Result_49_4" [net_hls.cc:301]   --->   Operation 2558 'add' 'add_ln700_35' <Predicate = true> <Delay = 0.88> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 2559 [1/1] (0.00ns) (grouped into LUT with out node select_ln850_35)   --->   "%select_ln851_4 = select i1 %icmp_ln851_4, i6 %p_Result_49_4, i6 %add_ln700_35" [net_hls.cc:301]   --->   Operation 2559 'select' 'select_ln851_4' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 2560 [1/1] (0.44ns) (out node of the LUT)   --->   "%select_ln850_35 = select i1 %tmp_408, i6 %select_ln851_4, i6 %p_Result_49_4" [net_hls.cc:301]   --->   Operation 2560 'select' 'select_ln850_35' <Predicate = true> <Delay = 0.44> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 2561 [1/1] (0.86ns)   --->   "%icmp_ln1494_4 = icmp sgt i14 %select_ln340_206, 0" [net_hls.cc:303]   --->   Operation 2561 'icmp' 'icmp_ln1494_4' <Predicate = true> <Delay = 0.86> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 2562 [1/1] (0.00ns) (grouped into LUT with out node select_ln388_108)   --->   "%xor_ln786_108 = xor i1 %tmp_418, true" [net_hls.cc:300]   --->   Operation 2562 'xor' 'xor_ln786_108' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 2563 [1/1] (0.00ns) (grouped into LUT with out node select_ln388_108)   --->   "%and_ln786_145 = and i1 %tmp_417, %xor_ln786_108" [net_hls.cc:300]   --->   Operation 2563 'and' 'and_ln786_145' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 2564 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_209)   --->   "%xor_ln340_150 = xor i1 %tmp_417, %tmp_418" [net_hls.cc:300]   --->   Operation 2564 'xor' 'xor_ln340_150' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 2565 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_209)   --->   "%xor_ln340_109 = xor i1 %tmp_417, true" [net_hls.cc:300]   --->   Operation 2565 'xor' 'xor_ln340_109' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 2566 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_209)   --->   "%or_ln340_188 = or i1 %tmp_418, %xor_ln340_109" [net_hls.cc:300]   --->   Operation 2566 'or' 'or_ln340_188' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 2567 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_209)   --->   "%select_ln340_109 = select i1 %xor_ln340_150, i14 8191, i14 %add_ln703_74" [net_hls.cc:300]   --->   Operation 2567 'select' 'select_ln340_109' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 2568 [1/1] (0.54ns) (out node of the LUT)   --->   "%select_ln388_108 = select i1 %and_ln786_145, i14 -8192, i14 %add_ln703_74" [net_hls.cc:300]   --->   Operation 2568 'select' 'select_ln388_108' <Predicate = true> <Delay = 0.54> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 2569 [1/1] (0.54ns) (out node of the LUT)   --->   "%select_ln340_209 = select i1 %or_ln340_188, i14 %select_ln340_109, i14 %select_ln388_108" [net_hls.cc:300]   --->   Operation 2569 'select' 'select_ln340_209' <Predicate = true> <Delay = 0.54> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 2570 [1/1] (0.00ns)   --->   "%p_Result_49_5 = call i6 @_ssdm_op_PartSelect.i6.i14.i32.i32(i14 %select_ln340_209, i32 8, i32 13)" [net_hls.cc:301]   --->   Operation 2570 'partselect' 'p_Result_49_5' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 2571 [1/1] (0.00ns) (grouped into LUT with out node select_ln850_36)   --->   "%tmp_419 = call i1 @_ssdm_op_BitSelect.i1.i14.i32(i14 %select_ln340_209, i32 13)" [net_hls.cc:301]   --->   Operation 2571 'bitselect' 'tmp_419' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 2572 [1/1] (0.00ns)   --->   "%trunc_ln851_36 = trunc i14 %select_ln340_209 to i8" [net_hls.cc:301]   --->   Operation 2572 'trunc' 'trunc_ln851_36' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 2573 [1/1] (0.85ns)   --->   "%icmp_ln851_5 = icmp eq i8 %trunc_ln851_36, 0" [net_hls.cc:301]   --->   Operation 2573 'icmp' 'icmp_ln851_5' <Predicate = true> <Delay = 0.85> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 2574 [1/1] (0.88ns)   --->   "%add_ln700_36 = add i6 1, %p_Result_49_5" [net_hls.cc:301]   --->   Operation 2574 'add' 'add_ln700_36' <Predicate = true> <Delay = 0.88> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 2575 [1/1] (0.00ns) (grouped into LUT with out node select_ln850_36)   --->   "%select_ln851_5 = select i1 %icmp_ln851_5, i6 %p_Result_49_5, i6 %add_ln700_36" [net_hls.cc:301]   --->   Operation 2575 'select' 'select_ln851_5' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 2576 [1/1] (0.44ns) (out node of the LUT)   --->   "%select_ln850_36 = select i1 %tmp_419, i6 %select_ln851_5, i6 %p_Result_49_5" [net_hls.cc:301]   --->   Operation 2576 'select' 'select_ln850_36' <Predicate = true> <Delay = 0.44> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 2577 [1/1] (0.86ns)   --->   "%icmp_ln1494_5 = icmp sgt i14 %select_ln340_209, 0" [net_hls.cc:303]   --->   Operation 2577 'icmp' 'icmp_ln1494_5' <Predicate = true> <Delay = 0.86> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 2578 [1/1] (0.00ns) (grouped into LUT with out node select_ln388_110)   --->   "%xor_ln786_110 = xor i1 %tmp_429, true" [net_hls.cc:300]   --->   Operation 2578 'xor' 'xor_ln786_110' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 2579 [1/1] (0.00ns) (grouped into LUT with out node select_ln388_110)   --->   "%and_ln786_148 = and i1 %tmp_428, %xor_ln786_110" [net_hls.cc:300]   --->   Operation 2579 'and' 'and_ln786_148' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 2580 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_212)   --->   "%xor_ln340_154 = xor i1 %tmp_428, %tmp_429" [net_hls.cc:300]   --->   Operation 2580 'xor' 'xor_ln340_154' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 2581 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_212)   --->   "%xor_ln340_111 = xor i1 %tmp_428, true" [net_hls.cc:300]   --->   Operation 2581 'xor' 'xor_ln340_111' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 2582 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_212)   --->   "%or_ln340_193 = or i1 %tmp_429, %xor_ln340_111" [net_hls.cc:300]   --->   Operation 2582 'or' 'or_ln340_193' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 2583 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_212)   --->   "%select_ln340_111 = select i1 %xor_ln340_154, i14 8191, i14 %add_ln703_76" [net_hls.cc:300]   --->   Operation 2583 'select' 'select_ln340_111' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 2584 [1/1] (0.54ns) (out node of the LUT)   --->   "%select_ln388_110 = select i1 %and_ln786_148, i14 -8192, i14 %add_ln703_76" [net_hls.cc:300]   --->   Operation 2584 'select' 'select_ln388_110' <Predicate = true> <Delay = 0.54> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 2585 [1/1] (0.54ns) (out node of the LUT)   --->   "%select_ln340_212 = select i1 %or_ln340_193, i14 %select_ln340_111, i14 %select_ln388_110" [net_hls.cc:300]   --->   Operation 2585 'select' 'select_ln340_212' <Predicate = true> <Delay = 0.54> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 2586 [1/1] (0.00ns)   --->   "%p_Result_49_6 = call i6 @_ssdm_op_PartSelect.i6.i14.i32.i32(i14 %select_ln340_212, i32 8, i32 13)" [net_hls.cc:301]   --->   Operation 2586 'partselect' 'p_Result_49_6' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 2587 [1/1] (0.00ns) (grouped into LUT with out node select_ln850_37)   --->   "%tmp_430 = call i1 @_ssdm_op_BitSelect.i1.i14.i32(i14 %select_ln340_212, i32 13)" [net_hls.cc:301]   --->   Operation 2587 'bitselect' 'tmp_430' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 2588 [1/1] (0.00ns)   --->   "%trunc_ln851_37 = trunc i14 %select_ln340_212 to i8" [net_hls.cc:301]   --->   Operation 2588 'trunc' 'trunc_ln851_37' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 2589 [1/1] (0.85ns)   --->   "%icmp_ln851_6 = icmp eq i8 %trunc_ln851_37, 0" [net_hls.cc:301]   --->   Operation 2589 'icmp' 'icmp_ln851_6' <Predicate = true> <Delay = 0.85> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 2590 [1/1] (0.88ns)   --->   "%add_ln700_37 = add i6 1, %p_Result_49_6" [net_hls.cc:301]   --->   Operation 2590 'add' 'add_ln700_37' <Predicate = true> <Delay = 0.88> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 2591 [1/1] (0.00ns) (grouped into LUT with out node select_ln850_37)   --->   "%select_ln851_6 = select i1 %icmp_ln851_6, i6 %p_Result_49_6, i6 %add_ln700_37" [net_hls.cc:301]   --->   Operation 2591 'select' 'select_ln851_6' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 2592 [1/1] (0.44ns) (out node of the LUT)   --->   "%select_ln850_37 = select i1 %tmp_430, i6 %select_ln851_6, i6 %p_Result_49_6" [net_hls.cc:301]   --->   Operation 2592 'select' 'select_ln850_37' <Predicate = true> <Delay = 0.44> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 2593 [1/1] (0.86ns)   --->   "%icmp_ln1494_6 = icmp sgt i14 %select_ln340_212, 0" [net_hls.cc:303]   --->   Operation 2593 'icmp' 'icmp_ln1494_6' <Predicate = true> <Delay = 0.86> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 2594 [1/1] (0.00ns) (grouped into LUT with out node select_ln388_112)   --->   "%xor_ln786_112 = xor i1 %tmp_440, true" [net_hls.cc:300]   --->   Operation 2594 'xor' 'xor_ln786_112' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 2595 [1/1] (0.00ns) (grouped into LUT with out node select_ln388_112)   --->   "%and_ln786_151 = and i1 %tmp_439, %xor_ln786_112" [net_hls.cc:300]   --->   Operation 2595 'and' 'and_ln786_151' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 2596 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_215)   --->   "%xor_ln340_158 = xor i1 %tmp_439, %tmp_440" [net_hls.cc:300]   --->   Operation 2596 'xor' 'xor_ln340_158' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 2597 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_215)   --->   "%xor_ln340_113 = xor i1 %tmp_439, true" [net_hls.cc:300]   --->   Operation 2597 'xor' 'xor_ln340_113' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 2598 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_215)   --->   "%or_ln340_198 = or i1 %tmp_440, %xor_ln340_113" [net_hls.cc:300]   --->   Operation 2598 'or' 'or_ln340_198' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 2599 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_215)   --->   "%select_ln340_113 = select i1 %xor_ln340_158, i14 8191, i14 %add_ln703_78" [net_hls.cc:300]   --->   Operation 2599 'select' 'select_ln340_113' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 2600 [1/1] (0.54ns) (out node of the LUT)   --->   "%select_ln388_112 = select i1 %and_ln786_151, i14 -8192, i14 %add_ln703_78" [net_hls.cc:300]   --->   Operation 2600 'select' 'select_ln388_112' <Predicate = true> <Delay = 0.54> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 2601 [1/1] (0.54ns) (out node of the LUT)   --->   "%select_ln340_215 = select i1 %or_ln340_198, i14 %select_ln340_113, i14 %select_ln388_112" [net_hls.cc:300]   --->   Operation 2601 'select' 'select_ln340_215' <Predicate = true> <Delay = 0.54> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 2602 [1/1] (0.00ns)   --->   "%p_Result_49_7 = call i6 @_ssdm_op_PartSelect.i6.i14.i32.i32(i14 %select_ln340_215, i32 8, i32 13)" [net_hls.cc:301]   --->   Operation 2602 'partselect' 'p_Result_49_7' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 2603 [1/1] (0.00ns) (grouped into LUT with out node select_ln850_38)   --->   "%tmp_441 = call i1 @_ssdm_op_BitSelect.i1.i14.i32(i14 %select_ln340_215, i32 13)" [net_hls.cc:301]   --->   Operation 2603 'bitselect' 'tmp_441' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 2604 [1/1] (0.00ns)   --->   "%trunc_ln851_38 = trunc i14 %select_ln340_215 to i8" [net_hls.cc:301]   --->   Operation 2604 'trunc' 'trunc_ln851_38' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 2605 [1/1] (0.85ns)   --->   "%icmp_ln851_7 = icmp eq i8 %trunc_ln851_38, 0" [net_hls.cc:301]   --->   Operation 2605 'icmp' 'icmp_ln851_7' <Predicate = true> <Delay = 0.85> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 2606 [1/1] (0.88ns)   --->   "%add_ln700_38 = add i6 1, %p_Result_49_7" [net_hls.cc:301]   --->   Operation 2606 'add' 'add_ln700_38' <Predicate = true> <Delay = 0.88> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 2607 [1/1] (0.00ns) (grouped into LUT with out node select_ln850_38)   --->   "%select_ln851_7 = select i1 %icmp_ln851_7, i6 %p_Result_49_7, i6 %add_ln700_38" [net_hls.cc:301]   --->   Operation 2607 'select' 'select_ln851_7' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 2608 [1/1] (0.44ns) (out node of the LUT)   --->   "%select_ln850_38 = select i1 %tmp_441, i6 %select_ln851_7, i6 %p_Result_49_7" [net_hls.cc:301]   --->   Operation 2608 'select' 'select_ln850_38' <Predicate = true> <Delay = 0.44> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 2609 [1/1] (0.86ns)   --->   "%icmp_ln1494_7 = icmp sgt i14 %select_ln340_215, 0" [net_hls.cc:303]   --->   Operation 2609 'icmp' 'icmp_ln1494_7' <Predicate = true> <Delay = 0.86> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 2610 [1/1] (0.00ns) (grouped into LUT with out node select_ln388_114)   --->   "%xor_ln786_114 = xor i1 %tmp_451, true" [net_hls.cc:300]   --->   Operation 2610 'xor' 'xor_ln786_114' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 2611 [1/1] (0.00ns) (grouped into LUT with out node select_ln388_114)   --->   "%and_ln786_154 = and i1 %tmp_450, %xor_ln786_114" [net_hls.cc:300]   --->   Operation 2611 'and' 'and_ln786_154' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 2612 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_218)   --->   "%xor_ln340_162 = xor i1 %tmp_450, %tmp_451" [net_hls.cc:300]   --->   Operation 2612 'xor' 'xor_ln340_162' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 2613 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_218)   --->   "%xor_ln340_115 = xor i1 %tmp_450, true" [net_hls.cc:300]   --->   Operation 2613 'xor' 'xor_ln340_115' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 2614 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_218)   --->   "%or_ln340_203 = or i1 %tmp_451, %xor_ln340_115" [net_hls.cc:300]   --->   Operation 2614 'or' 'or_ln340_203' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 2615 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_218)   --->   "%select_ln340_115 = select i1 %xor_ln340_162, i14 8191, i14 %add_ln703_80" [net_hls.cc:300]   --->   Operation 2615 'select' 'select_ln340_115' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 2616 [1/1] (0.54ns) (out node of the LUT)   --->   "%select_ln388_114 = select i1 %and_ln786_154, i14 -8192, i14 %add_ln703_80" [net_hls.cc:300]   --->   Operation 2616 'select' 'select_ln388_114' <Predicate = true> <Delay = 0.54> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 2617 [1/1] (0.54ns) (out node of the LUT)   --->   "%select_ln340_218 = select i1 %or_ln340_203, i14 %select_ln340_115, i14 %select_ln388_114" [net_hls.cc:300]   --->   Operation 2617 'select' 'select_ln340_218' <Predicate = true> <Delay = 0.54> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 2618 [1/1] (0.00ns)   --->   "%p_Result_49_8 = call i6 @_ssdm_op_PartSelect.i6.i14.i32.i32(i14 %select_ln340_218, i32 8, i32 13)" [net_hls.cc:301]   --->   Operation 2618 'partselect' 'p_Result_49_8' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 2619 [1/1] (0.00ns) (grouped into LUT with out node select_ln850_39)   --->   "%tmp_452 = call i1 @_ssdm_op_BitSelect.i1.i14.i32(i14 %select_ln340_218, i32 13)" [net_hls.cc:301]   --->   Operation 2619 'bitselect' 'tmp_452' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 2620 [1/1] (0.00ns)   --->   "%trunc_ln851_39 = trunc i14 %select_ln340_218 to i8" [net_hls.cc:301]   --->   Operation 2620 'trunc' 'trunc_ln851_39' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 2621 [1/1] (0.85ns)   --->   "%icmp_ln851_8 = icmp eq i8 %trunc_ln851_39, 0" [net_hls.cc:301]   --->   Operation 2621 'icmp' 'icmp_ln851_8' <Predicate = true> <Delay = 0.85> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 2622 [1/1] (0.88ns)   --->   "%add_ln700_39 = add i6 1, %p_Result_49_8" [net_hls.cc:301]   --->   Operation 2622 'add' 'add_ln700_39' <Predicate = true> <Delay = 0.88> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 2623 [1/1] (0.00ns) (grouped into LUT with out node select_ln850_39)   --->   "%select_ln851_8 = select i1 %icmp_ln851_8, i6 %p_Result_49_8, i6 %add_ln700_39" [net_hls.cc:301]   --->   Operation 2623 'select' 'select_ln851_8' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 2624 [1/1] (0.44ns) (out node of the LUT)   --->   "%select_ln850_39 = select i1 %tmp_452, i6 %select_ln851_8, i6 %p_Result_49_8" [net_hls.cc:301]   --->   Operation 2624 'select' 'select_ln850_39' <Predicate = true> <Delay = 0.44> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 2625 [1/1] (0.86ns)   --->   "%icmp_ln1494_8 = icmp sgt i14 %select_ln340_218, 0" [net_hls.cc:303]   --->   Operation 2625 'icmp' 'icmp_ln1494_8' <Predicate = true> <Delay = 0.86> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 2626 [1/1] (0.00ns) (grouped into LUT with out node select_ln388_116)   --->   "%xor_ln786_116 = xor i1 %tmp_462, true" [net_hls.cc:300]   --->   Operation 2626 'xor' 'xor_ln786_116' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 2627 [1/1] (0.00ns) (grouped into LUT with out node select_ln388_116)   --->   "%and_ln786_157 = and i1 %tmp_461, %xor_ln786_116" [net_hls.cc:300]   --->   Operation 2627 'and' 'and_ln786_157' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 2628 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_221)   --->   "%xor_ln340_164 = xor i1 %tmp_461, %tmp_462" [net_hls.cc:300]   --->   Operation 2628 'xor' 'xor_ln340_164' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 2629 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_221)   --->   "%xor_ln340_117 = xor i1 %tmp_461, true" [net_hls.cc:300]   --->   Operation 2629 'xor' 'xor_ln340_117' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 2630 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_221)   --->   "%or_ln340_208 = or i1 %tmp_462, %xor_ln340_117" [net_hls.cc:300]   --->   Operation 2630 'or' 'or_ln340_208' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 2631 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_221)   --->   "%select_ln340_117 = select i1 %xor_ln340_164, i14 8191, i14 %add_ln703_82" [net_hls.cc:300]   --->   Operation 2631 'select' 'select_ln340_117' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 2632 [1/1] (0.54ns) (out node of the LUT)   --->   "%select_ln388_116 = select i1 %and_ln786_157, i14 -8192, i14 %add_ln703_82" [net_hls.cc:300]   --->   Operation 2632 'select' 'select_ln388_116' <Predicate = true> <Delay = 0.54> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 2633 [1/1] (0.54ns) (out node of the LUT)   --->   "%select_ln340_221 = select i1 %or_ln340_208, i14 %select_ln340_117, i14 %select_ln388_116" [net_hls.cc:300]   --->   Operation 2633 'select' 'select_ln340_221' <Predicate = true> <Delay = 0.54> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 2634 [1/1] (0.00ns)   --->   "%p_Result_49_9 = call i6 @_ssdm_op_PartSelect.i6.i14.i32.i32(i14 %select_ln340_221, i32 8, i32 13)" [net_hls.cc:301]   --->   Operation 2634 'partselect' 'p_Result_49_9' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 2635 [1/1] (0.00ns) (grouped into LUT with out node select_ln850_40)   --->   "%tmp_463 = call i1 @_ssdm_op_BitSelect.i1.i14.i32(i14 %select_ln340_221, i32 13)" [net_hls.cc:301]   --->   Operation 2635 'bitselect' 'tmp_463' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 2636 [1/1] (0.00ns)   --->   "%trunc_ln851_40 = trunc i14 %select_ln340_221 to i8" [net_hls.cc:301]   --->   Operation 2636 'trunc' 'trunc_ln851_40' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 2637 [1/1] (0.85ns)   --->   "%icmp_ln851_9 = icmp eq i8 %trunc_ln851_40, 0" [net_hls.cc:301]   --->   Operation 2637 'icmp' 'icmp_ln851_9' <Predicate = true> <Delay = 0.85> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 2638 [1/1] (0.88ns)   --->   "%add_ln700_40 = add i6 1, %p_Result_49_9" [net_hls.cc:301]   --->   Operation 2638 'add' 'add_ln700_40' <Predicate = true> <Delay = 0.88> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 2639 [1/1] (0.00ns) (grouped into LUT with out node select_ln850_40)   --->   "%select_ln851_9 = select i1 %icmp_ln851_9, i6 %p_Result_49_9, i6 %add_ln700_40" [net_hls.cc:301]   --->   Operation 2639 'select' 'select_ln851_9' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 2640 [1/1] (0.44ns) (out node of the LUT)   --->   "%select_ln850_40 = select i1 %tmp_463, i6 %select_ln851_9, i6 %p_Result_49_9" [net_hls.cc:301]   --->   Operation 2640 'select' 'select_ln850_40' <Predicate = true> <Delay = 0.44> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 2641 [1/1] (0.86ns)   --->   "%icmp_ln1494_9 = icmp sgt i14 %select_ln340_221, 0" [net_hls.cc:303]   --->   Operation 2641 'icmp' 'icmp_ln1494_9' <Predicate = true> <Delay = 0.86> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 2642 [1/1] (0.00ns) (grouped into LUT with out node select_ln388_118)   --->   "%xor_ln786_118 = xor i1 %tmp_473, true" [net_hls.cc:300]   --->   Operation 2642 'xor' 'xor_ln786_118' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 2643 [1/1] (0.00ns) (grouped into LUT with out node select_ln388_118)   --->   "%and_ln786_160 = and i1 %tmp_472, %xor_ln786_118" [net_hls.cc:300]   --->   Operation 2643 'and' 'and_ln786_160' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 2644 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_224)   --->   "%xor_ln340_166 = xor i1 %tmp_472, %tmp_473" [net_hls.cc:300]   --->   Operation 2644 'xor' 'xor_ln340_166' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 2645 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_224)   --->   "%xor_ln340_119 = xor i1 %tmp_472, true" [net_hls.cc:300]   --->   Operation 2645 'xor' 'xor_ln340_119' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 2646 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_224)   --->   "%or_ln340_213 = or i1 %tmp_473, %xor_ln340_119" [net_hls.cc:300]   --->   Operation 2646 'or' 'or_ln340_213' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 2647 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_224)   --->   "%select_ln340_119 = select i1 %xor_ln340_166, i14 8191, i14 %add_ln703_84" [net_hls.cc:300]   --->   Operation 2647 'select' 'select_ln340_119' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 2648 [1/1] (0.54ns) (out node of the LUT)   --->   "%select_ln388_118 = select i1 %and_ln786_160, i14 -8192, i14 %add_ln703_84" [net_hls.cc:300]   --->   Operation 2648 'select' 'select_ln388_118' <Predicate = true> <Delay = 0.54> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 2649 [1/1] (0.54ns) (out node of the LUT)   --->   "%select_ln340_224 = select i1 %or_ln340_213, i14 %select_ln340_119, i14 %select_ln388_118" [net_hls.cc:300]   --->   Operation 2649 'select' 'select_ln340_224' <Predicate = true> <Delay = 0.54> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 2650 [1/1] (0.00ns)   --->   "%p_Result_49_s = call i6 @_ssdm_op_PartSelect.i6.i14.i32.i32(i14 %select_ln340_224, i32 8, i32 13)" [net_hls.cc:301]   --->   Operation 2650 'partselect' 'p_Result_49_s' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 2651 [1/1] (0.00ns) (grouped into LUT with out node select_ln850_41)   --->   "%tmp_474 = call i1 @_ssdm_op_BitSelect.i1.i14.i32(i14 %select_ln340_224, i32 13)" [net_hls.cc:301]   --->   Operation 2651 'bitselect' 'tmp_474' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 2652 [1/1] (0.00ns)   --->   "%trunc_ln851_41 = trunc i14 %select_ln340_224 to i8" [net_hls.cc:301]   --->   Operation 2652 'trunc' 'trunc_ln851_41' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 2653 [1/1] (0.85ns)   --->   "%icmp_ln851_10 = icmp eq i8 %trunc_ln851_41, 0" [net_hls.cc:301]   --->   Operation 2653 'icmp' 'icmp_ln851_10' <Predicate = true> <Delay = 0.85> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 2654 [1/1] (0.88ns)   --->   "%add_ln700_41 = add i6 1, %p_Result_49_s" [net_hls.cc:301]   --->   Operation 2654 'add' 'add_ln700_41' <Predicate = true> <Delay = 0.88> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 2655 [1/1] (0.00ns) (grouped into LUT with out node select_ln850_41)   --->   "%select_ln851_10 = select i1 %icmp_ln851_10, i6 %p_Result_49_s, i6 %add_ln700_41" [net_hls.cc:301]   --->   Operation 2655 'select' 'select_ln851_10' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 2656 [1/1] (0.44ns) (out node of the LUT)   --->   "%select_ln850_41 = select i1 %tmp_474, i6 %select_ln851_10, i6 %p_Result_49_s" [net_hls.cc:301]   --->   Operation 2656 'select' 'select_ln850_41' <Predicate = true> <Delay = 0.44> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 2657 [1/1] (0.86ns)   --->   "%icmp_ln1494_10 = icmp sgt i14 %select_ln340_224, 0" [net_hls.cc:303]   --->   Operation 2657 'icmp' 'icmp_ln1494_10' <Predicate = true> <Delay = 0.86> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 2658 [1/1] (0.00ns) (grouped into LUT with out node select_ln388_120)   --->   "%xor_ln786_120 = xor i1 %tmp_484, true" [net_hls.cc:300]   --->   Operation 2658 'xor' 'xor_ln786_120' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 2659 [1/1] (0.00ns) (grouped into LUT with out node select_ln388_120)   --->   "%and_ln786_163 = and i1 %tmp_483, %xor_ln786_120" [net_hls.cc:300]   --->   Operation 2659 'and' 'and_ln786_163' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 2660 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_227)   --->   "%xor_ln340_168 = xor i1 %tmp_483, %tmp_484" [net_hls.cc:300]   --->   Operation 2660 'xor' 'xor_ln340_168' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 2661 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_227)   --->   "%xor_ln340_121 = xor i1 %tmp_483, true" [net_hls.cc:300]   --->   Operation 2661 'xor' 'xor_ln340_121' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 2662 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_227)   --->   "%or_ln340_218 = or i1 %tmp_484, %xor_ln340_121" [net_hls.cc:300]   --->   Operation 2662 'or' 'or_ln340_218' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 2663 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_227)   --->   "%select_ln340_121 = select i1 %xor_ln340_168, i14 8191, i14 %add_ln703_86" [net_hls.cc:300]   --->   Operation 2663 'select' 'select_ln340_121' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 2664 [1/1] (0.54ns) (out node of the LUT)   --->   "%select_ln388_120 = select i1 %and_ln786_163, i14 -8192, i14 %add_ln703_86" [net_hls.cc:300]   --->   Operation 2664 'select' 'select_ln388_120' <Predicate = true> <Delay = 0.54> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 2665 [1/1] (0.54ns) (out node of the LUT)   --->   "%select_ln340_227 = select i1 %or_ln340_218, i14 %select_ln340_121, i14 %select_ln388_120" [net_hls.cc:300]   --->   Operation 2665 'select' 'select_ln340_227' <Predicate = true> <Delay = 0.54> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 2666 [1/1] (0.00ns)   --->   "%p_Result_49_10 = call i6 @_ssdm_op_PartSelect.i6.i14.i32.i32(i14 %select_ln340_227, i32 8, i32 13)" [net_hls.cc:301]   --->   Operation 2666 'partselect' 'p_Result_49_10' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 2667 [1/1] (0.00ns) (grouped into LUT with out node select_ln850_42)   --->   "%tmp_485 = call i1 @_ssdm_op_BitSelect.i1.i14.i32(i14 %select_ln340_227, i32 13)" [net_hls.cc:301]   --->   Operation 2667 'bitselect' 'tmp_485' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 2668 [1/1] (0.00ns)   --->   "%trunc_ln851_42 = trunc i14 %select_ln340_227 to i8" [net_hls.cc:301]   --->   Operation 2668 'trunc' 'trunc_ln851_42' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 2669 [1/1] (0.85ns)   --->   "%icmp_ln851_11 = icmp eq i8 %trunc_ln851_42, 0" [net_hls.cc:301]   --->   Operation 2669 'icmp' 'icmp_ln851_11' <Predicate = true> <Delay = 0.85> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 2670 [1/1] (0.88ns)   --->   "%add_ln700_42 = add i6 1, %p_Result_49_10" [net_hls.cc:301]   --->   Operation 2670 'add' 'add_ln700_42' <Predicate = true> <Delay = 0.88> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 2671 [1/1] (0.00ns) (grouped into LUT with out node select_ln850_42)   --->   "%select_ln851_11 = select i1 %icmp_ln851_11, i6 %p_Result_49_10, i6 %add_ln700_42" [net_hls.cc:301]   --->   Operation 2671 'select' 'select_ln851_11' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 2672 [1/1] (0.44ns) (out node of the LUT)   --->   "%select_ln850_42 = select i1 %tmp_485, i6 %select_ln851_11, i6 %p_Result_49_10" [net_hls.cc:301]   --->   Operation 2672 'select' 'select_ln850_42' <Predicate = true> <Delay = 0.44> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 2673 [1/1] (0.86ns)   --->   "%icmp_ln1494_11 = icmp sgt i14 %select_ln340_227, 0" [net_hls.cc:303]   --->   Operation 2673 'icmp' 'icmp_ln1494_11' <Predicate = true> <Delay = 0.86> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 2674 [1/1] (0.00ns) (grouped into LUT with out node select_ln388_122)   --->   "%xor_ln786_122 = xor i1 %tmp_495, true" [net_hls.cc:300]   --->   Operation 2674 'xor' 'xor_ln786_122' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 2675 [1/1] (0.00ns) (grouped into LUT with out node select_ln388_122)   --->   "%and_ln786_166 = and i1 %tmp_494, %xor_ln786_122" [net_hls.cc:300]   --->   Operation 2675 'and' 'and_ln786_166' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 2676 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_230)   --->   "%xor_ln340_170 = xor i1 %tmp_494, %tmp_495" [net_hls.cc:300]   --->   Operation 2676 'xor' 'xor_ln340_170' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 2677 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_230)   --->   "%xor_ln340_123 = xor i1 %tmp_494, true" [net_hls.cc:300]   --->   Operation 2677 'xor' 'xor_ln340_123' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 2678 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_230)   --->   "%or_ln340_223 = or i1 %tmp_495, %xor_ln340_123" [net_hls.cc:300]   --->   Operation 2678 'or' 'or_ln340_223' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 2679 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_230)   --->   "%select_ln340_123 = select i1 %xor_ln340_170, i14 8191, i14 %add_ln703_88" [net_hls.cc:300]   --->   Operation 2679 'select' 'select_ln340_123' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 2680 [1/1] (0.54ns) (out node of the LUT)   --->   "%select_ln388_122 = select i1 %and_ln786_166, i14 -8192, i14 %add_ln703_88" [net_hls.cc:300]   --->   Operation 2680 'select' 'select_ln388_122' <Predicate = true> <Delay = 0.54> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 2681 [1/1] (0.54ns) (out node of the LUT)   --->   "%select_ln340_230 = select i1 %or_ln340_223, i14 %select_ln340_123, i14 %select_ln388_122" [net_hls.cc:300]   --->   Operation 2681 'select' 'select_ln340_230' <Predicate = true> <Delay = 0.54> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 2682 [1/1] (0.00ns)   --->   "%p_Result_49_11 = call i6 @_ssdm_op_PartSelect.i6.i14.i32.i32(i14 %select_ln340_230, i32 8, i32 13)" [net_hls.cc:301]   --->   Operation 2682 'partselect' 'p_Result_49_11' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 2683 [1/1] (0.00ns) (grouped into LUT with out node select_ln850_43)   --->   "%tmp_496 = call i1 @_ssdm_op_BitSelect.i1.i14.i32(i14 %select_ln340_230, i32 13)" [net_hls.cc:301]   --->   Operation 2683 'bitselect' 'tmp_496' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 2684 [1/1] (0.00ns)   --->   "%trunc_ln851_43 = trunc i14 %select_ln340_230 to i8" [net_hls.cc:301]   --->   Operation 2684 'trunc' 'trunc_ln851_43' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 2685 [1/1] (0.85ns)   --->   "%icmp_ln851_12 = icmp eq i8 %trunc_ln851_43, 0" [net_hls.cc:301]   --->   Operation 2685 'icmp' 'icmp_ln851_12' <Predicate = true> <Delay = 0.85> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 2686 [1/1] (0.88ns)   --->   "%add_ln700_43 = add i6 1, %p_Result_49_11" [net_hls.cc:301]   --->   Operation 2686 'add' 'add_ln700_43' <Predicate = true> <Delay = 0.88> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 2687 [1/1] (0.00ns) (grouped into LUT with out node select_ln850_43)   --->   "%select_ln851_12 = select i1 %icmp_ln851_12, i6 %p_Result_49_11, i6 %add_ln700_43" [net_hls.cc:301]   --->   Operation 2687 'select' 'select_ln851_12' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 2688 [1/1] (0.44ns) (out node of the LUT)   --->   "%select_ln850_43 = select i1 %tmp_496, i6 %select_ln851_12, i6 %p_Result_49_11" [net_hls.cc:301]   --->   Operation 2688 'select' 'select_ln850_43' <Predicate = true> <Delay = 0.44> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 2689 [1/1] (0.86ns)   --->   "%icmp_ln1494_12 = icmp sgt i14 %select_ln340_230, 0" [net_hls.cc:303]   --->   Operation 2689 'icmp' 'icmp_ln1494_12' <Predicate = true> <Delay = 0.86> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 2690 [1/1] (0.00ns) (grouped into LUT with out node select_ln388_124)   --->   "%xor_ln786_124 = xor i1 %tmp_506, true" [net_hls.cc:300]   --->   Operation 2690 'xor' 'xor_ln786_124' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 2691 [1/1] (0.00ns) (grouped into LUT with out node select_ln388_124)   --->   "%and_ln786_169 = and i1 %tmp_505, %xor_ln786_124" [net_hls.cc:300]   --->   Operation 2691 'and' 'and_ln786_169' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 2692 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_233)   --->   "%xor_ln340_172 = xor i1 %tmp_505, %tmp_506" [net_hls.cc:300]   --->   Operation 2692 'xor' 'xor_ln340_172' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 2693 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_233)   --->   "%xor_ln340_125 = xor i1 %tmp_505, true" [net_hls.cc:300]   --->   Operation 2693 'xor' 'xor_ln340_125' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 2694 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_233)   --->   "%or_ln340_228 = or i1 %tmp_506, %xor_ln340_125" [net_hls.cc:300]   --->   Operation 2694 'or' 'or_ln340_228' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 2695 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_233)   --->   "%select_ln340_125 = select i1 %xor_ln340_172, i14 8191, i14 %add_ln703_90" [net_hls.cc:300]   --->   Operation 2695 'select' 'select_ln340_125' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 2696 [1/1] (0.54ns) (out node of the LUT)   --->   "%select_ln388_124 = select i1 %and_ln786_169, i14 -8192, i14 %add_ln703_90" [net_hls.cc:300]   --->   Operation 2696 'select' 'select_ln388_124' <Predicate = true> <Delay = 0.54> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 2697 [1/1] (0.54ns) (out node of the LUT)   --->   "%select_ln340_233 = select i1 %or_ln340_228, i14 %select_ln340_125, i14 %select_ln388_124" [net_hls.cc:300]   --->   Operation 2697 'select' 'select_ln340_233' <Predicate = true> <Delay = 0.54> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 2698 [1/1] (0.00ns)   --->   "%p_Result_49_12 = call i6 @_ssdm_op_PartSelect.i6.i14.i32.i32(i14 %select_ln340_233, i32 8, i32 13)" [net_hls.cc:301]   --->   Operation 2698 'partselect' 'p_Result_49_12' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 2699 [1/1] (0.00ns) (grouped into LUT with out node select_ln850_44)   --->   "%tmp_507 = call i1 @_ssdm_op_BitSelect.i1.i14.i32(i14 %select_ln340_233, i32 13)" [net_hls.cc:301]   --->   Operation 2699 'bitselect' 'tmp_507' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 2700 [1/1] (0.00ns)   --->   "%trunc_ln851_44 = trunc i14 %select_ln340_233 to i8" [net_hls.cc:301]   --->   Operation 2700 'trunc' 'trunc_ln851_44' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 2701 [1/1] (0.85ns)   --->   "%icmp_ln851_13 = icmp eq i8 %trunc_ln851_44, 0" [net_hls.cc:301]   --->   Operation 2701 'icmp' 'icmp_ln851_13' <Predicate = true> <Delay = 0.85> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 2702 [1/1] (0.88ns)   --->   "%add_ln700_44 = add i6 1, %p_Result_49_12" [net_hls.cc:301]   --->   Operation 2702 'add' 'add_ln700_44' <Predicate = true> <Delay = 0.88> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 2703 [1/1] (0.00ns) (grouped into LUT with out node select_ln850_44)   --->   "%select_ln851_13 = select i1 %icmp_ln851_13, i6 %p_Result_49_12, i6 %add_ln700_44" [net_hls.cc:301]   --->   Operation 2703 'select' 'select_ln851_13' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 2704 [1/1] (0.44ns) (out node of the LUT)   --->   "%select_ln850_44 = select i1 %tmp_507, i6 %select_ln851_13, i6 %p_Result_49_12" [net_hls.cc:301]   --->   Operation 2704 'select' 'select_ln850_44' <Predicate = true> <Delay = 0.44> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 2705 [1/1] (0.86ns)   --->   "%icmp_ln1494_13 = icmp sgt i14 %select_ln340_233, 0" [net_hls.cc:303]   --->   Operation 2705 'icmp' 'icmp_ln1494_13' <Predicate = true> <Delay = 0.86> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 2706 [1/1] (0.00ns) (grouped into LUT with out node select_ln388_126)   --->   "%xor_ln786_126 = xor i1 %tmp_517, true" [net_hls.cc:300]   --->   Operation 2706 'xor' 'xor_ln786_126' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 2707 [1/1] (0.00ns) (grouped into LUT with out node select_ln388_126)   --->   "%and_ln786_172 = and i1 %tmp_516, %xor_ln786_126" [net_hls.cc:300]   --->   Operation 2707 'and' 'and_ln786_172' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 2708 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_236)   --->   "%xor_ln340_174 = xor i1 %tmp_516, %tmp_517" [net_hls.cc:300]   --->   Operation 2708 'xor' 'xor_ln340_174' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 2709 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_236)   --->   "%xor_ln340_127 = xor i1 %tmp_516, true" [net_hls.cc:300]   --->   Operation 2709 'xor' 'xor_ln340_127' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 2710 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_236)   --->   "%or_ln340_233 = or i1 %tmp_517, %xor_ln340_127" [net_hls.cc:300]   --->   Operation 2710 'or' 'or_ln340_233' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 2711 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_236)   --->   "%select_ln340_127 = select i1 %xor_ln340_174, i14 8191, i14 %add_ln703_92" [net_hls.cc:300]   --->   Operation 2711 'select' 'select_ln340_127' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 2712 [1/1] (0.54ns) (out node of the LUT)   --->   "%select_ln388_126 = select i1 %and_ln786_172, i14 -8192, i14 %add_ln703_92" [net_hls.cc:300]   --->   Operation 2712 'select' 'select_ln388_126' <Predicate = true> <Delay = 0.54> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 2713 [1/1] (0.54ns) (out node of the LUT)   --->   "%select_ln340_236 = select i1 %or_ln340_233, i14 %select_ln340_127, i14 %select_ln388_126" [net_hls.cc:300]   --->   Operation 2713 'select' 'select_ln340_236' <Predicate = true> <Delay = 0.54> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 2714 [1/1] (0.00ns)   --->   "%p_Result_49_13 = call i6 @_ssdm_op_PartSelect.i6.i14.i32.i32(i14 %select_ln340_236, i32 8, i32 13)" [net_hls.cc:301]   --->   Operation 2714 'partselect' 'p_Result_49_13' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 2715 [1/1] (0.00ns) (grouped into LUT with out node select_ln850_45)   --->   "%tmp_518 = call i1 @_ssdm_op_BitSelect.i1.i14.i32(i14 %select_ln340_236, i32 13)" [net_hls.cc:301]   --->   Operation 2715 'bitselect' 'tmp_518' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 2716 [1/1] (0.00ns)   --->   "%trunc_ln851_45 = trunc i14 %select_ln340_236 to i8" [net_hls.cc:301]   --->   Operation 2716 'trunc' 'trunc_ln851_45' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 2717 [1/1] (0.85ns)   --->   "%icmp_ln851_14 = icmp eq i8 %trunc_ln851_45, 0" [net_hls.cc:301]   --->   Operation 2717 'icmp' 'icmp_ln851_14' <Predicate = true> <Delay = 0.85> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 2718 [1/1] (0.88ns)   --->   "%add_ln700_45 = add i6 1, %p_Result_49_13" [net_hls.cc:301]   --->   Operation 2718 'add' 'add_ln700_45' <Predicate = true> <Delay = 0.88> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 2719 [1/1] (0.00ns) (grouped into LUT with out node select_ln850_45)   --->   "%select_ln851_14 = select i1 %icmp_ln851_14, i6 %p_Result_49_13, i6 %add_ln700_45" [net_hls.cc:301]   --->   Operation 2719 'select' 'select_ln851_14' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 2720 [1/1] (0.44ns) (out node of the LUT)   --->   "%select_ln850_45 = select i1 %tmp_518, i6 %select_ln851_14, i6 %p_Result_49_13" [net_hls.cc:301]   --->   Operation 2720 'select' 'select_ln850_45' <Predicate = true> <Delay = 0.44> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 2721 [1/1] (0.86ns)   --->   "%icmp_ln1494_14 = icmp sgt i14 %select_ln340_236, 0" [net_hls.cc:303]   --->   Operation 2721 'icmp' 'icmp_ln1494_14' <Predicate = true> <Delay = 0.86> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 2722 [1/1] (0.00ns) (grouped into LUT with out node select_ln388_128)   --->   "%xor_ln786_128 = xor i1 %tmp_528, true" [net_hls.cc:300]   --->   Operation 2722 'xor' 'xor_ln786_128' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 2723 [1/1] (0.00ns) (grouped into LUT with out node select_ln388_128)   --->   "%and_ln786_175 = and i1 %tmp_527, %xor_ln786_128" [net_hls.cc:300]   --->   Operation 2723 'and' 'and_ln786_175' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 2724 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_239)   --->   "%xor_ln340_176 = xor i1 %tmp_527, %tmp_528" [net_hls.cc:300]   --->   Operation 2724 'xor' 'xor_ln340_176' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 2725 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_239)   --->   "%xor_ln340_129 = xor i1 %tmp_527, true" [net_hls.cc:300]   --->   Operation 2725 'xor' 'xor_ln340_129' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 2726 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_239)   --->   "%or_ln340_238 = or i1 %tmp_528, %xor_ln340_129" [net_hls.cc:300]   --->   Operation 2726 'or' 'or_ln340_238' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 2727 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_239)   --->   "%select_ln340_129 = select i1 %xor_ln340_176, i14 8191, i14 %add_ln703_94" [net_hls.cc:300]   --->   Operation 2727 'select' 'select_ln340_129' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 2728 [1/1] (0.54ns) (out node of the LUT)   --->   "%select_ln388_128 = select i1 %and_ln786_175, i14 -8192, i14 %add_ln703_94" [net_hls.cc:300]   --->   Operation 2728 'select' 'select_ln388_128' <Predicate = true> <Delay = 0.54> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 2729 [1/1] (0.54ns) (out node of the LUT)   --->   "%select_ln340_239 = select i1 %or_ln340_238, i14 %select_ln340_129, i14 %select_ln388_128" [net_hls.cc:300]   --->   Operation 2729 'select' 'select_ln340_239' <Predicate = true> <Delay = 0.54> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 2730 [1/1] (0.00ns)   --->   "%p_Result_49_14 = call i6 @_ssdm_op_PartSelect.i6.i14.i32.i32(i14 %select_ln340_239, i32 8, i32 13)" [net_hls.cc:301]   --->   Operation 2730 'partselect' 'p_Result_49_14' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 2731 [1/1] (0.00ns) (grouped into LUT with out node select_ln850_46)   --->   "%tmp_529 = call i1 @_ssdm_op_BitSelect.i1.i14.i32(i14 %select_ln340_239, i32 13)" [net_hls.cc:301]   --->   Operation 2731 'bitselect' 'tmp_529' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 2732 [1/1] (0.00ns)   --->   "%trunc_ln851_46 = trunc i14 %select_ln340_239 to i8" [net_hls.cc:301]   --->   Operation 2732 'trunc' 'trunc_ln851_46' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 2733 [1/1] (0.85ns)   --->   "%icmp_ln851_15 = icmp eq i8 %trunc_ln851_46, 0" [net_hls.cc:301]   --->   Operation 2733 'icmp' 'icmp_ln851_15' <Predicate = true> <Delay = 0.85> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 2734 [1/1] (0.88ns)   --->   "%add_ln700_46 = add i6 1, %p_Result_49_14" [net_hls.cc:301]   --->   Operation 2734 'add' 'add_ln700_46' <Predicate = true> <Delay = 0.88> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 2735 [1/1] (0.00ns) (grouped into LUT with out node select_ln850_46)   --->   "%select_ln851_15 = select i1 %icmp_ln851_15, i6 %p_Result_49_14, i6 %add_ln700_46" [net_hls.cc:301]   --->   Operation 2735 'select' 'select_ln851_15' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 2736 [1/1] (0.44ns) (out node of the LUT)   --->   "%select_ln850_46 = select i1 %tmp_529, i6 %select_ln851_15, i6 %p_Result_49_14" [net_hls.cc:301]   --->   Operation 2736 'select' 'select_ln850_46' <Predicate = true> <Delay = 0.44> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 2737 [1/1] (0.86ns)   --->   "%icmp_ln1494_15 = icmp sgt i14 %select_ln340_239, 0" [net_hls.cc:303]   --->   Operation 2737 'icmp' 'icmp_ln1494_15' <Predicate = true> <Delay = 0.86> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 2738 [1/1] (0.00ns) (grouped into LUT with out node select_ln388_130)   --->   "%xor_ln786_130 = xor i1 %tmp_539, true" [net_hls.cc:300]   --->   Operation 2738 'xor' 'xor_ln786_130' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 2739 [1/1] (0.00ns) (grouped into LUT with out node select_ln388_130)   --->   "%and_ln786_178 = and i1 %tmp_538, %xor_ln786_130" [net_hls.cc:300]   --->   Operation 2739 'and' 'and_ln786_178' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 2740 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_242)   --->   "%xor_ln340_178 = xor i1 %tmp_538, %tmp_539" [net_hls.cc:300]   --->   Operation 2740 'xor' 'xor_ln340_178' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 2741 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_242)   --->   "%xor_ln340_131 = xor i1 %tmp_538, true" [net_hls.cc:300]   --->   Operation 2741 'xor' 'xor_ln340_131' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 2742 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_242)   --->   "%or_ln340_243 = or i1 %tmp_539, %xor_ln340_131" [net_hls.cc:300]   --->   Operation 2742 'or' 'or_ln340_243' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 2743 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_242)   --->   "%select_ln340_131 = select i1 %xor_ln340_178, i14 8191, i14 %add_ln703_96" [net_hls.cc:300]   --->   Operation 2743 'select' 'select_ln340_131' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 2744 [1/1] (0.54ns) (out node of the LUT)   --->   "%select_ln388_130 = select i1 %and_ln786_178, i14 -8192, i14 %add_ln703_96" [net_hls.cc:300]   --->   Operation 2744 'select' 'select_ln388_130' <Predicate = true> <Delay = 0.54> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 2745 [1/1] (0.54ns) (out node of the LUT)   --->   "%select_ln340_242 = select i1 %or_ln340_243, i14 %select_ln340_131, i14 %select_ln388_130" [net_hls.cc:300]   --->   Operation 2745 'select' 'select_ln340_242' <Predicate = true> <Delay = 0.54> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 2746 [1/1] (0.00ns)   --->   "%p_Result_49_15 = call i6 @_ssdm_op_PartSelect.i6.i14.i32.i32(i14 %select_ln340_242, i32 8, i32 13)" [net_hls.cc:301]   --->   Operation 2746 'partselect' 'p_Result_49_15' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 2747 [1/1] (0.00ns) (grouped into LUT with out node select_ln850_47)   --->   "%tmp_540 = call i1 @_ssdm_op_BitSelect.i1.i14.i32(i14 %select_ln340_242, i32 13)" [net_hls.cc:301]   --->   Operation 2747 'bitselect' 'tmp_540' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 2748 [1/1] (0.00ns)   --->   "%trunc_ln851_47 = trunc i14 %select_ln340_242 to i8" [net_hls.cc:301]   --->   Operation 2748 'trunc' 'trunc_ln851_47' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 2749 [1/1] (0.85ns)   --->   "%icmp_ln851_16 = icmp eq i8 %trunc_ln851_47, 0" [net_hls.cc:301]   --->   Operation 2749 'icmp' 'icmp_ln851_16' <Predicate = true> <Delay = 0.85> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 2750 [1/1] (0.88ns)   --->   "%add_ln700_47 = add i6 1, %p_Result_49_15" [net_hls.cc:301]   --->   Operation 2750 'add' 'add_ln700_47' <Predicate = true> <Delay = 0.88> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 2751 [1/1] (0.00ns) (grouped into LUT with out node select_ln850_47)   --->   "%select_ln851_16 = select i1 %icmp_ln851_16, i6 %p_Result_49_15, i6 %add_ln700_47" [net_hls.cc:301]   --->   Operation 2751 'select' 'select_ln851_16' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 2752 [1/1] (0.44ns) (out node of the LUT)   --->   "%select_ln850_47 = select i1 %tmp_540, i6 %select_ln851_16, i6 %p_Result_49_15" [net_hls.cc:301]   --->   Operation 2752 'select' 'select_ln850_47' <Predicate = true> <Delay = 0.44> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 2753 [1/1] (0.86ns)   --->   "%icmp_ln1494_16 = icmp sgt i14 %select_ln340_242, 0" [net_hls.cc:303]   --->   Operation 2753 'icmp' 'icmp_ln1494_16' <Predicate = true> <Delay = 0.86> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 2754 [1/1] (0.00ns) (grouped into LUT with out node select_ln388_132)   --->   "%xor_ln786_132 = xor i1 %tmp_550, true" [net_hls.cc:300]   --->   Operation 2754 'xor' 'xor_ln786_132' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 2755 [1/1] (0.00ns) (grouped into LUT with out node select_ln388_132)   --->   "%and_ln786_181 = and i1 %tmp_549, %xor_ln786_132" [net_hls.cc:300]   --->   Operation 2755 'and' 'and_ln786_181' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 2756 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_245)   --->   "%xor_ln340_180 = xor i1 %tmp_549, %tmp_550" [net_hls.cc:300]   --->   Operation 2756 'xor' 'xor_ln340_180' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 2757 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_245)   --->   "%xor_ln340_133 = xor i1 %tmp_549, true" [net_hls.cc:300]   --->   Operation 2757 'xor' 'xor_ln340_133' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 2758 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_245)   --->   "%or_ln340_248 = or i1 %tmp_550, %xor_ln340_133" [net_hls.cc:300]   --->   Operation 2758 'or' 'or_ln340_248' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 2759 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_245)   --->   "%select_ln340_133 = select i1 %xor_ln340_180, i14 8191, i14 %add_ln703_98" [net_hls.cc:300]   --->   Operation 2759 'select' 'select_ln340_133' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 2760 [1/1] (0.54ns) (out node of the LUT)   --->   "%select_ln388_132 = select i1 %and_ln786_181, i14 -8192, i14 %add_ln703_98" [net_hls.cc:300]   --->   Operation 2760 'select' 'select_ln388_132' <Predicate = true> <Delay = 0.54> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 2761 [1/1] (0.54ns) (out node of the LUT)   --->   "%select_ln340_245 = select i1 %or_ln340_248, i14 %select_ln340_133, i14 %select_ln388_132" [net_hls.cc:300]   --->   Operation 2761 'select' 'select_ln340_245' <Predicate = true> <Delay = 0.54> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 2762 [1/1] (0.00ns)   --->   "%p_Result_49_16 = call i6 @_ssdm_op_PartSelect.i6.i14.i32.i32(i14 %select_ln340_245, i32 8, i32 13)" [net_hls.cc:301]   --->   Operation 2762 'partselect' 'p_Result_49_16' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 2763 [1/1] (0.00ns) (grouped into LUT with out node select_ln850_48)   --->   "%tmp_551 = call i1 @_ssdm_op_BitSelect.i1.i14.i32(i14 %select_ln340_245, i32 13)" [net_hls.cc:301]   --->   Operation 2763 'bitselect' 'tmp_551' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 2764 [1/1] (0.00ns)   --->   "%trunc_ln851_48 = trunc i14 %select_ln340_245 to i8" [net_hls.cc:301]   --->   Operation 2764 'trunc' 'trunc_ln851_48' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 2765 [1/1] (0.85ns)   --->   "%icmp_ln851_17 = icmp eq i8 %trunc_ln851_48, 0" [net_hls.cc:301]   --->   Operation 2765 'icmp' 'icmp_ln851_17' <Predicate = true> <Delay = 0.85> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 2766 [1/1] (0.88ns)   --->   "%add_ln700_48 = add i6 1, %p_Result_49_16" [net_hls.cc:301]   --->   Operation 2766 'add' 'add_ln700_48' <Predicate = true> <Delay = 0.88> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 2767 [1/1] (0.00ns) (grouped into LUT with out node select_ln850_48)   --->   "%select_ln851_17 = select i1 %icmp_ln851_17, i6 %p_Result_49_16, i6 %add_ln700_48" [net_hls.cc:301]   --->   Operation 2767 'select' 'select_ln851_17' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 2768 [1/1] (0.44ns) (out node of the LUT)   --->   "%select_ln850_48 = select i1 %tmp_551, i6 %select_ln851_17, i6 %p_Result_49_16" [net_hls.cc:301]   --->   Operation 2768 'select' 'select_ln850_48' <Predicate = true> <Delay = 0.44> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 2769 [1/1] (0.86ns)   --->   "%icmp_ln1494_17 = icmp sgt i14 %select_ln340_245, 0" [net_hls.cc:303]   --->   Operation 2769 'icmp' 'icmp_ln1494_17' <Predicate = true> <Delay = 0.86> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 2770 [1/1] (0.00ns) (grouped into LUT with out node select_ln388_134)   --->   "%xor_ln786_134 = xor i1 %tmp_561, true" [net_hls.cc:300]   --->   Operation 2770 'xor' 'xor_ln786_134' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 2771 [1/1] (0.00ns) (grouped into LUT with out node select_ln388_134)   --->   "%and_ln786_184 = and i1 %tmp_560, %xor_ln786_134" [net_hls.cc:300]   --->   Operation 2771 'and' 'and_ln786_184' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 2772 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_248)   --->   "%xor_ln340_182 = xor i1 %tmp_560, %tmp_561" [net_hls.cc:300]   --->   Operation 2772 'xor' 'xor_ln340_182' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 2773 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_248)   --->   "%xor_ln340_135 = xor i1 %tmp_560, true" [net_hls.cc:300]   --->   Operation 2773 'xor' 'xor_ln340_135' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 2774 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_248)   --->   "%or_ln340_253 = or i1 %tmp_561, %xor_ln340_135" [net_hls.cc:300]   --->   Operation 2774 'or' 'or_ln340_253' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 2775 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_248)   --->   "%select_ln340_135 = select i1 %xor_ln340_182, i14 8191, i14 %add_ln703_100" [net_hls.cc:300]   --->   Operation 2775 'select' 'select_ln340_135' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 2776 [1/1] (0.54ns) (out node of the LUT)   --->   "%select_ln388_134 = select i1 %and_ln786_184, i14 -8192, i14 %add_ln703_100" [net_hls.cc:300]   --->   Operation 2776 'select' 'select_ln388_134' <Predicate = true> <Delay = 0.54> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 2777 [1/1] (0.54ns) (out node of the LUT)   --->   "%select_ln340_248 = select i1 %or_ln340_253, i14 %select_ln340_135, i14 %select_ln388_134" [net_hls.cc:300]   --->   Operation 2777 'select' 'select_ln340_248' <Predicate = true> <Delay = 0.54> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 2778 [1/1] (0.00ns)   --->   "%p_Result_49_17 = call i6 @_ssdm_op_PartSelect.i6.i14.i32.i32(i14 %select_ln340_248, i32 8, i32 13)" [net_hls.cc:301]   --->   Operation 2778 'partselect' 'p_Result_49_17' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 2779 [1/1] (0.00ns) (grouped into LUT with out node select_ln850_49)   --->   "%tmp_562 = call i1 @_ssdm_op_BitSelect.i1.i14.i32(i14 %select_ln340_248, i32 13)" [net_hls.cc:301]   --->   Operation 2779 'bitselect' 'tmp_562' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 2780 [1/1] (0.00ns)   --->   "%trunc_ln851_49 = trunc i14 %select_ln340_248 to i8" [net_hls.cc:301]   --->   Operation 2780 'trunc' 'trunc_ln851_49' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 2781 [1/1] (0.85ns)   --->   "%icmp_ln851_18 = icmp eq i8 %trunc_ln851_49, 0" [net_hls.cc:301]   --->   Operation 2781 'icmp' 'icmp_ln851_18' <Predicate = true> <Delay = 0.85> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 2782 [1/1] (0.88ns)   --->   "%add_ln700_49 = add i6 1, %p_Result_49_17" [net_hls.cc:301]   --->   Operation 2782 'add' 'add_ln700_49' <Predicate = true> <Delay = 0.88> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 2783 [1/1] (0.00ns) (grouped into LUT with out node select_ln850_49)   --->   "%select_ln851_18 = select i1 %icmp_ln851_18, i6 %p_Result_49_17, i6 %add_ln700_49" [net_hls.cc:301]   --->   Operation 2783 'select' 'select_ln851_18' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 2784 [1/1] (0.44ns) (out node of the LUT)   --->   "%select_ln850_49 = select i1 %tmp_562, i6 %select_ln851_18, i6 %p_Result_49_17" [net_hls.cc:301]   --->   Operation 2784 'select' 'select_ln850_49' <Predicate = true> <Delay = 0.44> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 2785 [1/1] (0.86ns)   --->   "%icmp_ln1494_18 = icmp sgt i14 %select_ln340_248, 0" [net_hls.cc:303]   --->   Operation 2785 'icmp' 'icmp_ln1494_18' <Predicate = true> <Delay = 0.86> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 2786 [1/1] (0.00ns) (grouped into LUT with out node select_ln388_136)   --->   "%xor_ln786_136 = xor i1 %tmp_572, true" [net_hls.cc:300]   --->   Operation 2786 'xor' 'xor_ln786_136' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 2787 [1/1] (0.00ns) (grouped into LUT with out node select_ln388_136)   --->   "%and_ln786_187 = and i1 %tmp_571, %xor_ln786_136" [net_hls.cc:300]   --->   Operation 2787 'and' 'and_ln786_187' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 2788 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_251)   --->   "%xor_ln340_184 = xor i1 %tmp_571, %tmp_572" [net_hls.cc:300]   --->   Operation 2788 'xor' 'xor_ln340_184' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 2789 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_251)   --->   "%xor_ln340_137 = xor i1 %tmp_571, true" [net_hls.cc:300]   --->   Operation 2789 'xor' 'xor_ln340_137' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 2790 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_251)   --->   "%or_ln340_258 = or i1 %tmp_572, %xor_ln340_137" [net_hls.cc:300]   --->   Operation 2790 'or' 'or_ln340_258' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 2791 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_251)   --->   "%select_ln340_137 = select i1 %xor_ln340_184, i14 8191, i14 %add_ln703_102" [net_hls.cc:300]   --->   Operation 2791 'select' 'select_ln340_137' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 2792 [1/1] (0.54ns) (out node of the LUT)   --->   "%select_ln388_136 = select i1 %and_ln786_187, i14 -8192, i14 %add_ln703_102" [net_hls.cc:300]   --->   Operation 2792 'select' 'select_ln388_136' <Predicate = true> <Delay = 0.54> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 2793 [1/1] (0.54ns) (out node of the LUT)   --->   "%select_ln340_251 = select i1 %or_ln340_258, i14 %select_ln340_137, i14 %select_ln388_136" [net_hls.cc:300]   --->   Operation 2793 'select' 'select_ln340_251' <Predicate = true> <Delay = 0.54> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 2794 [1/1] (0.00ns)   --->   "%p_Result_49_18 = call i6 @_ssdm_op_PartSelect.i6.i14.i32.i32(i14 %select_ln340_251, i32 8, i32 13)" [net_hls.cc:301]   --->   Operation 2794 'partselect' 'p_Result_49_18' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 2795 [1/1] (0.00ns) (grouped into LUT with out node select_ln850_50)   --->   "%tmp_573 = call i1 @_ssdm_op_BitSelect.i1.i14.i32(i14 %select_ln340_251, i32 13)" [net_hls.cc:301]   --->   Operation 2795 'bitselect' 'tmp_573' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 2796 [1/1] (0.00ns)   --->   "%trunc_ln851_50 = trunc i14 %select_ln340_251 to i8" [net_hls.cc:301]   --->   Operation 2796 'trunc' 'trunc_ln851_50' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 2797 [1/1] (0.85ns)   --->   "%icmp_ln851_19 = icmp eq i8 %trunc_ln851_50, 0" [net_hls.cc:301]   --->   Operation 2797 'icmp' 'icmp_ln851_19' <Predicate = true> <Delay = 0.85> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 2798 [1/1] (0.88ns)   --->   "%add_ln700_50 = add i6 1, %p_Result_49_18" [net_hls.cc:301]   --->   Operation 2798 'add' 'add_ln700_50' <Predicate = true> <Delay = 0.88> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 2799 [1/1] (0.00ns) (grouped into LUT with out node select_ln850_50)   --->   "%select_ln851_19 = select i1 %icmp_ln851_19, i6 %p_Result_49_18, i6 %add_ln700_50" [net_hls.cc:301]   --->   Operation 2799 'select' 'select_ln851_19' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 2800 [1/1] (0.44ns) (out node of the LUT)   --->   "%select_ln850_50 = select i1 %tmp_573, i6 %select_ln851_19, i6 %p_Result_49_18" [net_hls.cc:301]   --->   Operation 2800 'select' 'select_ln850_50' <Predicate = true> <Delay = 0.44> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 2801 [1/1] (0.86ns)   --->   "%icmp_ln1494_19 = icmp sgt i14 %select_ln340_251, 0" [net_hls.cc:303]   --->   Operation 2801 'icmp' 'icmp_ln1494_19' <Predicate = true> <Delay = 0.86> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 2802 [1/1] (0.00ns) (grouped into LUT with out node select_ln388_138)   --->   "%xor_ln786_138 = xor i1 %tmp_583, true" [net_hls.cc:300]   --->   Operation 2802 'xor' 'xor_ln786_138' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 2803 [1/1] (0.00ns) (grouped into LUT with out node select_ln388_138)   --->   "%and_ln786_190 = and i1 %tmp_582, %xor_ln786_138" [net_hls.cc:300]   --->   Operation 2803 'and' 'and_ln786_190' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 2804 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_254)   --->   "%xor_ln340_186 = xor i1 %tmp_582, %tmp_583" [net_hls.cc:300]   --->   Operation 2804 'xor' 'xor_ln340_186' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 2805 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_254)   --->   "%xor_ln340_139 = xor i1 %tmp_582, true" [net_hls.cc:300]   --->   Operation 2805 'xor' 'xor_ln340_139' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 2806 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_254)   --->   "%or_ln340_263 = or i1 %tmp_583, %xor_ln340_139" [net_hls.cc:300]   --->   Operation 2806 'or' 'or_ln340_263' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 2807 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_254)   --->   "%select_ln340_139 = select i1 %xor_ln340_186, i14 8191, i14 %add_ln703_104" [net_hls.cc:300]   --->   Operation 2807 'select' 'select_ln340_139' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 2808 [1/1] (0.54ns) (out node of the LUT)   --->   "%select_ln388_138 = select i1 %and_ln786_190, i14 -8192, i14 %add_ln703_104" [net_hls.cc:300]   --->   Operation 2808 'select' 'select_ln388_138' <Predicate = true> <Delay = 0.54> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 2809 [1/1] (0.54ns) (out node of the LUT)   --->   "%select_ln340_254 = select i1 %or_ln340_263, i14 %select_ln340_139, i14 %select_ln388_138" [net_hls.cc:300]   --->   Operation 2809 'select' 'select_ln340_254' <Predicate = true> <Delay = 0.54> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 2810 [1/1] (0.00ns)   --->   "%p_Result_49_19 = call i6 @_ssdm_op_PartSelect.i6.i14.i32.i32(i14 %select_ln340_254, i32 8, i32 13)" [net_hls.cc:301]   --->   Operation 2810 'partselect' 'p_Result_49_19' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 2811 [1/1] (0.00ns) (grouped into LUT with out node select_ln850_51)   --->   "%tmp_584 = call i1 @_ssdm_op_BitSelect.i1.i14.i32(i14 %select_ln340_254, i32 13)" [net_hls.cc:301]   --->   Operation 2811 'bitselect' 'tmp_584' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 2812 [1/1] (0.00ns)   --->   "%trunc_ln851_51 = trunc i14 %select_ln340_254 to i8" [net_hls.cc:301]   --->   Operation 2812 'trunc' 'trunc_ln851_51' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 2813 [1/1] (0.85ns)   --->   "%icmp_ln851_20 = icmp eq i8 %trunc_ln851_51, 0" [net_hls.cc:301]   --->   Operation 2813 'icmp' 'icmp_ln851_20' <Predicate = true> <Delay = 0.85> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 2814 [1/1] (0.88ns)   --->   "%add_ln700_51 = add i6 1, %p_Result_49_19" [net_hls.cc:301]   --->   Operation 2814 'add' 'add_ln700_51' <Predicate = true> <Delay = 0.88> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 2815 [1/1] (0.00ns) (grouped into LUT with out node select_ln850_51)   --->   "%select_ln851_20 = select i1 %icmp_ln851_20, i6 %p_Result_49_19, i6 %add_ln700_51" [net_hls.cc:301]   --->   Operation 2815 'select' 'select_ln851_20' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 2816 [1/1] (0.44ns) (out node of the LUT)   --->   "%select_ln850_51 = select i1 %tmp_584, i6 %select_ln851_20, i6 %p_Result_49_19" [net_hls.cc:301]   --->   Operation 2816 'select' 'select_ln850_51' <Predicate = true> <Delay = 0.44> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 2817 [1/1] (0.86ns)   --->   "%icmp_ln1494_20 = icmp sgt i14 %select_ln340_254, 0" [net_hls.cc:303]   --->   Operation 2817 'icmp' 'icmp_ln1494_20' <Predicate = true> <Delay = 0.86> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 2818 [1/1] (0.00ns) (grouped into LUT with out node select_ln388_140)   --->   "%xor_ln786_140 = xor i1 %tmp_594, true" [net_hls.cc:300]   --->   Operation 2818 'xor' 'xor_ln786_140' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 2819 [1/1] (0.00ns) (grouped into LUT with out node select_ln388_140)   --->   "%and_ln786_193 = and i1 %tmp_593, %xor_ln786_140" [net_hls.cc:300]   --->   Operation 2819 'and' 'and_ln786_193' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 2820 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_257)   --->   "%xor_ln340_188 = xor i1 %tmp_593, %tmp_594" [net_hls.cc:300]   --->   Operation 2820 'xor' 'xor_ln340_188' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 2821 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_257)   --->   "%xor_ln340_141 = xor i1 %tmp_593, true" [net_hls.cc:300]   --->   Operation 2821 'xor' 'xor_ln340_141' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 2822 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_257)   --->   "%or_ln340_268 = or i1 %tmp_594, %xor_ln340_141" [net_hls.cc:300]   --->   Operation 2822 'or' 'or_ln340_268' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 2823 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_257)   --->   "%select_ln340_141 = select i1 %xor_ln340_188, i14 8191, i14 %add_ln703_106" [net_hls.cc:300]   --->   Operation 2823 'select' 'select_ln340_141' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 2824 [1/1] (0.54ns) (out node of the LUT)   --->   "%select_ln388_140 = select i1 %and_ln786_193, i14 -8192, i14 %add_ln703_106" [net_hls.cc:300]   --->   Operation 2824 'select' 'select_ln388_140' <Predicate = true> <Delay = 0.54> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 2825 [1/1] (0.54ns) (out node of the LUT)   --->   "%select_ln340_257 = select i1 %or_ln340_268, i14 %select_ln340_141, i14 %select_ln388_140" [net_hls.cc:300]   --->   Operation 2825 'select' 'select_ln340_257' <Predicate = true> <Delay = 0.54> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 2826 [1/1] (0.00ns)   --->   "%p_Result_49_20 = call i6 @_ssdm_op_PartSelect.i6.i14.i32.i32(i14 %select_ln340_257, i32 8, i32 13)" [net_hls.cc:301]   --->   Operation 2826 'partselect' 'p_Result_49_20' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 2827 [1/1] (0.00ns) (grouped into LUT with out node select_ln850_52)   --->   "%tmp_595 = call i1 @_ssdm_op_BitSelect.i1.i14.i32(i14 %select_ln340_257, i32 13)" [net_hls.cc:301]   --->   Operation 2827 'bitselect' 'tmp_595' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 2828 [1/1] (0.00ns)   --->   "%trunc_ln851_52 = trunc i14 %select_ln340_257 to i8" [net_hls.cc:301]   --->   Operation 2828 'trunc' 'trunc_ln851_52' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 2829 [1/1] (0.85ns)   --->   "%icmp_ln851_21 = icmp eq i8 %trunc_ln851_52, 0" [net_hls.cc:301]   --->   Operation 2829 'icmp' 'icmp_ln851_21' <Predicate = true> <Delay = 0.85> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 2830 [1/1] (0.88ns)   --->   "%add_ln700_52 = add i6 1, %p_Result_49_20" [net_hls.cc:301]   --->   Operation 2830 'add' 'add_ln700_52' <Predicate = true> <Delay = 0.88> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 2831 [1/1] (0.00ns) (grouped into LUT with out node select_ln850_52)   --->   "%select_ln851_21 = select i1 %icmp_ln851_21, i6 %p_Result_49_20, i6 %add_ln700_52" [net_hls.cc:301]   --->   Operation 2831 'select' 'select_ln851_21' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 2832 [1/1] (0.44ns) (out node of the LUT)   --->   "%select_ln850_52 = select i1 %tmp_595, i6 %select_ln851_21, i6 %p_Result_49_20" [net_hls.cc:301]   --->   Operation 2832 'select' 'select_ln850_52' <Predicate = true> <Delay = 0.44> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 2833 [1/1] (0.86ns)   --->   "%icmp_ln1494_21 = icmp sgt i14 %select_ln340_257, 0" [net_hls.cc:303]   --->   Operation 2833 'icmp' 'icmp_ln1494_21' <Predicate = true> <Delay = 0.86> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 2834 [1/1] (0.00ns) (grouped into LUT with out node select_ln388_142)   --->   "%xor_ln786_142 = xor i1 %tmp_605, true" [net_hls.cc:300]   --->   Operation 2834 'xor' 'xor_ln786_142' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 2835 [1/1] (0.00ns) (grouped into LUT with out node select_ln388_142)   --->   "%and_ln786_196 = and i1 %tmp_604, %xor_ln786_142" [net_hls.cc:300]   --->   Operation 2835 'and' 'and_ln786_196' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 2836 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_260)   --->   "%xor_ln340_190 = xor i1 %tmp_604, %tmp_605" [net_hls.cc:300]   --->   Operation 2836 'xor' 'xor_ln340_190' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 2837 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_260)   --->   "%xor_ln340_143 = xor i1 %tmp_604, true" [net_hls.cc:300]   --->   Operation 2837 'xor' 'xor_ln340_143' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 2838 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_260)   --->   "%or_ln340_273 = or i1 %tmp_605, %xor_ln340_143" [net_hls.cc:300]   --->   Operation 2838 'or' 'or_ln340_273' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 2839 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_260)   --->   "%select_ln340_143 = select i1 %xor_ln340_190, i14 8191, i14 %add_ln703_108" [net_hls.cc:300]   --->   Operation 2839 'select' 'select_ln340_143' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 2840 [1/1] (0.54ns) (out node of the LUT)   --->   "%select_ln388_142 = select i1 %and_ln786_196, i14 -8192, i14 %add_ln703_108" [net_hls.cc:300]   --->   Operation 2840 'select' 'select_ln388_142' <Predicate = true> <Delay = 0.54> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 2841 [1/1] (0.54ns) (out node of the LUT)   --->   "%select_ln340_260 = select i1 %or_ln340_273, i14 %select_ln340_143, i14 %select_ln388_142" [net_hls.cc:300]   --->   Operation 2841 'select' 'select_ln340_260' <Predicate = true> <Delay = 0.54> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 2842 [1/1] (0.00ns)   --->   "%p_Result_49_21 = call i6 @_ssdm_op_PartSelect.i6.i14.i32.i32(i14 %select_ln340_260, i32 8, i32 13)" [net_hls.cc:301]   --->   Operation 2842 'partselect' 'p_Result_49_21' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 2843 [1/1] (0.00ns) (grouped into LUT with out node select_ln850_53)   --->   "%tmp_606 = call i1 @_ssdm_op_BitSelect.i1.i14.i32(i14 %select_ln340_260, i32 13)" [net_hls.cc:301]   --->   Operation 2843 'bitselect' 'tmp_606' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 2844 [1/1] (0.00ns)   --->   "%trunc_ln851_53 = trunc i14 %select_ln340_260 to i8" [net_hls.cc:301]   --->   Operation 2844 'trunc' 'trunc_ln851_53' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 2845 [1/1] (0.85ns)   --->   "%icmp_ln851_22 = icmp eq i8 %trunc_ln851_53, 0" [net_hls.cc:301]   --->   Operation 2845 'icmp' 'icmp_ln851_22' <Predicate = true> <Delay = 0.85> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 2846 [1/1] (0.88ns)   --->   "%add_ln700_53 = add i6 1, %p_Result_49_21" [net_hls.cc:301]   --->   Operation 2846 'add' 'add_ln700_53' <Predicate = true> <Delay = 0.88> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 2847 [1/1] (0.00ns) (grouped into LUT with out node select_ln850_53)   --->   "%select_ln851_22 = select i1 %icmp_ln851_22, i6 %p_Result_49_21, i6 %add_ln700_53" [net_hls.cc:301]   --->   Operation 2847 'select' 'select_ln851_22' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 2848 [1/1] (0.44ns) (out node of the LUT)   --->   "%select_ln850_53 = select i1 %tmp_606, i6 %select_ln851_22, i6 %p_Result_49_21" [net_hls.cc:301]   --->   Operation 2848 'select' 'select_ln850_53' <Predicate = true> <Delay = 0.44> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 2849 [1/1] (0.86ns)   --->   "%icmp_ln1494_22 = icmp sgt i14 %select_ln340_260, 0" [net_hls.cc:303]   --->   Operation 2849 'icmp' 'icmp_ln1494_22' <Predicate = true> <Delay = 0.86> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 2850 [1/1] (0.00ns) (grouped into LUT with out node select_ln388_144)   --->   "%xor_ln786_144 = xor i1 %tmp_616, true" [net_hls.cc:300]   --->   Operation 2850 'xor' 'xor_ln786_144' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 2851 [1/1] (0.00ns) (grouped into LUT with out node select_ln388_144)   --->   "%and_ln786_199 = and i1 %tmp_615, %xor_ln786_144" [net_hls.cc:300]   --->   Operation 2851 'and' 'and_ln786_199' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 2852 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_263)   --->   "%xor_ln340_192 = xor i1 %tmp_615, %tmp_616" [net_hls.cc:300]   --->   Operation 2852 'xor' 'xor_ln340_192' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 2853 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_263)   --->   "%xor_ln340_145 = xor i1 %tmp_615, true" [net_hls.cc:300]   --->   Operation 2853 'xor' 'xor_ln340_145' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 2854 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_263)   --->   "%or_ln340_278 = or i1 %tmp_616, %xor_ln340_145" [net_hls.cc:300]   --->   Operation 2854 'or' 'or_ln340_278' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 2855 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_263)   --->   "%select_ln340_145 = select i1 %xor_ln340_192, i14 8191, i14 %add_ln703_110" [net_hls.cc:300]   --->   Operation 2855 'select' 'select_ln340_145' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 2856 [1/1] (0.54ns) (out node of the LUT)   --->   "%select_ln388_144 = select i1 %and_ln786_199, i14 -8192, i14 %add_ln703_110" [net_hls.cc:300]   --->   Operation 2856 'select' 'select_ln388_144' <Predicate = true> <Delay = 0.54> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 2857 [1/1] (0.54ns) (out node of the LUT)   --->   "%select_ln340_263 = select i1 %or_ln340_278, i14 %select_ln340_145, i14 %select_ln388_144" [net_hls.cc:300]   --->   Operation 2857 'select' 'select_ln340_263' <Predicate = true> <Delay = 0.54> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 2858 [1/1] (0.00ns)   --->   "%p_Result_49_22 = call i6 @_ssdm_op_PartSelect.i6.i14.i32.i32(i14 %select_ln340_263, i32 8, i32 13)" [net_hls.cc:301]   --->   Operation 2858 'partselect' 'p_Result_49_22' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 2859 [1/1] (0.00ns) (grouped into LUT with out node select_ln850_54)   --->   "%tmp_617 = call i1 @_ssdm_op_BitSelect.i1.i14.i32(i14 %select_ln340_263, i32 13)" [net_hls.cc:301]   --->   Operation 2859 'bitselect' 'tmp_617' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 2860 [1/1] (0.00ns)   --->   "%trunc_ln851_54 = trunc i14 %select_ln340_263 to i8" [net_hls.cc:301]   --->   Operation 2860 'trunc' 'trunc_ln851_54' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 2861 [1/1] (0.85ns)   --->   "%icmp_ln851_23 = icmp eq i8 %trunc_ln851_54, 0" [net_hls.cc:301]   --->   Operation 2861 'icmp' 'icmp_ln851_23' <Predicate = true> <Delay = 0.85> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 2862 [1/1] (0.88ns)   --->   "%add_ln700_54 = add i6 1, %p_Result_49_22" [net_hls.cc:301]   --->   Operation 2862 'add' 'add_ln700_54' <Predicate = true> <Delay = 0.88> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 2863 [1/1] (0.00ns) (grouped into LUT with out node select_ln850_54)   --->   "%select_ln851_23 = select i1 %icmp_ln851_23, i6 %p_Result_49_22, i6 %add_ln700_54" [net_hls.cc:301]   --->   Operation 2863 'select' 'select_ln851_23' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 2864 [1/1] (0.44ns) (out node of the LUT)   --->   "%select_ln850_54 = select i1 %tmp_617, i6 %select_ln851_23, i6 %p_Result_49_22" [net_hls.cc:301]   --->   Operation 2864 'select' 'select_ln850_54' <Predicate = true> <Delay = 0.44> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 2865 [1/1] (0.86ns)   --->   "%icmp_ln1494_23 = icmp sgt i14 %select_ln340_263, 0" [net_hls.cc:303]   --->   Operation 2865 'icmp' 'icmp_ln1494_23' <Predicate = true> <Delay = 0.86> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 2866 [1/1] (0.00ns) (grouped into LUT with out node select_ln388_146)   --->   "%xor_ln786_146 = xor i1 %tmp_627, true" [net_hls.cc:300]   --->   Operation 2866 'xor' 'xor_ln786_146' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 2867 [1/1] (0.00ns) (grouped into LUT with out node select_ln388_146)   --->   "%and_ln786_202 = and i1 %tmp_626, %xor_ln786_146" [net_hls.cc:300]   --->   Operation 2867 'and' 'and_ln786_202' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 2868 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_266)   --->   "%xor_ln340_194 = xor i1 %tmp_626, %tmp_627" [net_hls.cc:300]   --->   Operation 2868 'xor' 'xor_ln340_194' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 2869 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_266)   --->   "%xor_ln340_147 = xor i1 %tmp_626, true" [net_hls.cc:300]   --->   Operation 2869 'xor' 'xor_ln340_147' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 2870 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_266)   --->   "%or_ln340_283 = or i1 %tmp_627, %xor_ln340_147" [net_hls.cc:300]   --->   Operation 2870 'or' 'or_ln340_283' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 2871 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_266)   --->   "%select_ln340_147 = select i1 %xor_ln340_194, i14 8191, i14 %add_ln703_112" [net_hls.cc:300]   --->   Operation 2871 'select' 'select_ln340_147' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 2872 [1/1] (0.54ns) (out node of the LUT)   --->   "%select_ln388_146 = select i1 %and_ln786_202, i14 -8192, i14 %add_ln703_112" [net_hls.cc:300]   --->   Operation 2872 'select' 'select_ln388_146' <Predicate = true> <Delay = 0.54> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 2873 [1/1] (0.54ns) (out node of the LUT)   --->   "%select_ln340_266 = select i1 %or_ln340_283, i14 %select_ln340_147, i14 %select_ln388_146" [net_hls.cc:300]   --->   Operation 2873 'select' 'select_ln340_266' <Predicate = true> <Delay = 0.54> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 2874 [1/1] (0.00ns)   --->   "%p_Result_49_23 = call i6 @_ssdm_op_PartSelect.i6.i14.i32.i32(i14 %select_ln340_266, i32 8, i32 13)" [net_hls.cc:301]   --->   Operation 2874 'partselect' 'p_Result_49_23' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 2875 [1/1] (0.00ns) (grouped into LUT with out node select_ln850_55)   --->   "%tmp_628 = call i1 @_ssdm_op_BitSelect.i1.i14.i32(i14 %select_ln340_266, i32 13)" [net_hls.cc:301]   --->   Operation 2875 'bitselect' 'tmp_628' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 2876 [1/1] (0.00ns)   --->   "%trunc_ln851_55 = trunc i14 %select_ln340_266 to i8" [net_hls.cc:301]   --->   Operation 2876 'trunc' 'trunc_ln851_55' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 2877 [1/1] (0.85ns)   --->   "%icmp_ln851_24 = icmp eq i8 %trunc_ln851_55, 0" [net_hls.cc:301]   --->   Operation 2877 'icmp' 'icmp_ln851_24' <Predicate = true> <Delay = 0.85> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 2878 [1/1] (0.88ns)   --->   "%add_ln700_55 = add i6 1, %p_Result_49_23" [net_hls.cc:301]   --->   Operation 2878 'add' 'add_ln700_55' <Predicate = true> <Delay = 0.88> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 2879 [1/1] (0.00ns) (grouped into LUT with out node select_ln850_55)   --->   "%select_ln851_24 = select i1 %icmp_ln851_24, i6 %p_Result_49_23, i6 %add_ln700_55" [net_hls.cc:301]   --->   Operation 2879 'select' 'select_ln851_24' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 2880 [1/1] (0.44ns) (out node of the LUT)   --->   "%select_ln850_55 = select i1 %tmp_628, i6 %select_ln851_24, i6 %p_Result_49_23" [net_hls.cc:301]   --->   Operation 2880 'select' 'select_ln850_55' <Predicate = true> <Delay = 0.44> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 2881 [1/1] (0.86ns)   --->   "%icmp_ln1494_24 = icmp sgt i14 %select_ln340_266, 0" [net_hls.cc:303]   --->   Operation 2881 'icmp' 'icmp_ln1494_24' <Predicate = true> <Delay = 0.86> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 2882 [1/1] (0.00ns) (grouped into LUT with out node select_ln388_148)   --->   "%xor_ln786_148 = xor i1 %tmp_638, true" [net_hls.cc:300]   --->   Operation 2882 'xor' 'xor_ln786_148' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 2883 [1/1] (0.00ns) (grouped into LUT with out node select_ln388_148)   --->   "%and_ln786_205 = and i1 %tmp_637, %xor_ln786_148" [net_hls.cc:300]   --->   Operation 2883 'and' 'and_ln786_205' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 2884 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_269)   --->   "%xor_ln340_196 = xor i1 %tmp_637, %tmp_638" [net_hls.cc:300]   --->   Operation 2884 'xor' 'xor_ln340_196' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 2885 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_269)   --->   "%xor_ln340_149 = xor i1 %tmp_637, true" [net_hls.cc:300]   --->   Operation 2885 'xor' 'xor_ln340_149' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 2886 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_269)   --->   "%or_ln340_288 = or i1 %tmp_638, %xor_ln340_149" [net_hls.cc:300]   --->   Operation 2886 'or' 'or_ln340_288' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 2887 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_269)   --->   "%select_ln340_149 = select i1 %xor_ln340_196, i14 8191, i14 %add_ln703_114" [net_hls.cc:300]   --->   Operation 2887 'select' 'select_ln340_149' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 2888 [1/1] (0.54ns) (out node of the LUT)   --->   "%select_ln388_148 = select i1 %and_ln786_205, i14 -8192, i14 %add_ln703_114" [net_hls.cc:300]   --->   Operation 2888 'select' 'select_ln388_148' <Predicate = true> <Delay = 0.54> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 2889 [1/1] (0.54ns) (out node of the LUT)   --->   "%select_ln340_269 = select i1 %or_ln340_288, i14 %select_ln340_149, i14 %select_ln388_148" [net_hls.cc:300]   --->   Operation 2889 'select' 'select_ln340_269' <Predicate = true> <Delay = 0.54> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 2890 [1/1] (0.00ns)   --->   "%p_Result_49_24 = call i6 @_ssdm_op_PartSelect.i6.i14.i32.i32(i14 %select_ln340_269, i32 8, i32 13)" [net_hls.cc:301]   --->   Operation 2890 'partselect' 'p_Result_49_24' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 2891 [1/1] (0.00ns) (grouped into LUT with out node select_ln850_56)   --->   "%tmp_639 = call i1 @_ssdm_op_BitSelect.i1.i14.i32(i14 %select_ln340_269, i32 13)" [net_hls.cc:301]   --->   Operation 2891 'bitselect' 'tmp_639' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 2892 [1/1] (0.00ns)   --->   "%trunc_ln851_56 = trunc i14 %select_ln340_269 to i8" [net_hls.cc:301]   --->   Operation 2892 'trunc' 'trunc_ln851_56' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 2893 [1/1] (0.85ns)   --->   "%icmp_ln851_25 = icmp eq i8 %trunc_ln851_56, 0" [net_hls.cc:301]   --->   Operation 2893 'icmp' 'icmp_ln851_25' <Predicate = true> <Delay = 0.85> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 2894 [1/1] (0.88ns)   --->   "%add_ln700_56 = add i6 1, %p_Result_49_24" [net_hls.cc:301]   --->   Operation 2894 'add' 'add_ln700_56' <Predicate = true> <Delay = 0.88> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 2895 [1/1] (0.00ns) (grouped into LUT with out node select_ln850_56)   --->   "%select_ln851_25 = select i1 %icmp_ln851_25, i6 %p_Result_49_24, i6 %add_ln700_56" [net_hls.cc:301]   --->   Operation 2895 'select' 'select_ln851_25' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 2896 [1/1] (0.44ns) (out node of the LUT)   --->   "%select_ln850_56 = select i1 %tmp_639, i6 %select_ln851_25, i6 %p_Result_49_24" [net_hls.cc:301]   --->   Operation 2896 'select' 'select_ln850_56' <Predicate = true> <Delay = 0.44> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 2897 [1/1] (0.86ns)   --->   "%icmp_ln1494_25 = icmp sgt i14 %select_ln340_269, 0" [net_hls.cc:303]   --->   Operation 2897 'icmp' 'icmp_ln1494_25' <Predicate = true> <Delay = 0.86> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 2898 [1/1] (0.00ns) (grouped into LUT with out node select_ln388_150)   --->   "%xor_ln786_150 = xor i1 %tmp_649, true" [net_hls.cc:300]   --->   Operation 2898 'xor' 'xor_ln786_150' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 2899 [1/1] (0.00ns) (grouped into LUT with out node select_ln388_150)   --->   "%and_ln786_208 = and i1 %tmp_648, %xor_ln786_150" [net_hls.cc:300]   --->   Operation 2899 'and' 'and_ln786_208' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 2900 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_272)   --->   "%xor_ln340_198 = xor i1 %tmp_648, %tmp_649" [net_hls.cc:300]   --->   Operation 2900 'xor' 'xor_ln340_198' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 2901 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_272)   --->   "%xor_ln340_151 = xor i1 %tmp_648, true" [net_hls.cc:300]   --->   Operation 2901 'xor' 'xor_ln340_151' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 2902 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_272)   --->   "%or_ln340_293 = or i1 %tmp_649, %xor_ln340_151" [net_hls.cc:300]   --->   Operation 2902 'or' 'or_ln340_293' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 2903 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_272)   --->   "%select_ln340_151 = select i1 %xor_ln340_198, i14 8191, i14 %add_ln703_116" [net_hls.cc:300]   --->   Operation 2903 'select' 'select_ln340_151' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 2904 [1/1] (0.54ns) (out node of the LUT)   --->   "%select_ln388_150 = select i1 %and_ln786_208, i14 -8192, i14 %add_ln703_116" [net_hls.cc:300]   --->   Operation 2904 'select' 'select_ln388_150' <Predicate = true> <Delay = 0.54> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 2905 [1/1] (0.54ns) (out node of the LUT)   --->   "%select_ln340_272 = select i1 %or_ln340_293, i14 %select_ln340_151, i14 %select_ln388_150" [net_hls.cc:300]   --->   Operation 2905 'select' 'select_ln340_272' <Predicate = true> <Delay = 0.54> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 2906 [1/1] (0.00ns)   --->   "%p_Result_49_25 = call i6 @_ssdm_op_PartSelect.i6.i14.i32.i32(i14 %select_ln340_272, i32 8, i32 13)" [net_hls.cc:301]   --->   Operation 2906 'partselect' 'p_Result_49_25' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 2907 [1/1] (0.00ns) (grouped into LUT with out node select_ln850_57)   --->   "%tmp_650 = call i1 @_ssdm_op_BitSelect.i1.i14.i32(i14 %select_ln340_272, i32 13)" [net_hls.cc:301]   --->   Operation 2907 'bitselect' 'tmp_650' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 2908 [1/1] (0.00ns)   --->   "%trunc_ln851_57 = trunc i14 %select_ln340_272 to i8" [net_hls.cc:301]   --->   Operation 2908 'trunc' 'trunc_ln851_57' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 2909 [1/1] (0.85ns)   --->   "%icmp_ln851_26 = icmp eq i8 %trunc_ln851_57, 0" [net_hls.cc:301]   --->   Operation 2909 'icmp' 'icmp_ln851_26' <Predicate = true> <Delay = 0.85> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 2910 [1/1] (0.88ns)   --->   "%add_ln700_57 = add i6 1, %p_Result_49_25" [net_hls.cc:301]   --->   Operation 2910 'add' 'add_ln700_57' <Predicate = true> <Delay = 0.88> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 2911 [1/1] (0.00ns) (grouped into LUT with out node select_ln850_57)   --->   "%select_ln851_26 = select i1 %icmp_ln851_26, i6 %p_Result_49_25, i6 %add_ln700_57" [net_hls.cc:301]   --->   Operation 2911 'select' 'select_ln851_26' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 2912 [1/1] (0.44ns) (out node of the LUT)   --->   "%select_ln850_57 = select i1 %tmp_650, i6 %select_ln851_26, i6 %p_Result_49_25" [net_hls.cc:301]   --->   Operation 2912 'select' 'select_ln850_57' <Predicate = true> <Delay = 0.44> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 2913 [1/1] (0.86ns)   --->   "%icmp_ln1494_26 = icmp sgt i14 %select_ln340_272, 0" [net_hls.cc:303]   --->   Operation 2913 'icmp' 'icmp_ln1494_26' <Predicate = true> <Delay = 0.86> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 2914 [1/1] (0.00ns) (grouped into LUT with out node select_ln388_152)   --->   "%xor_ln786_152 = xor i1 %tmp_660, true" [net_hls.cc:300]   --->   Operation 2914 'xor' 'xor_ln786_152' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 2915 [1/1] (0.00ns) (grouped into LUT with out node select_ln388_152)   --->   "%and_ln786_211 = and i1 %tmp_659, %xor_ln786_152" [net_hls.cc:300]   --->   Operation 2915 'and' 'and_ln786_211' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 2916 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_275)   --->   "%xor_ln340_200 = xor i1 %tmp_659, %tmp_660" [net_hls.cc:300]   --->   Operation 2916 'xor' 'xor_ln340_200' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 2917 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_275)   --->   "%xor_ln340_153 = xor i1 %tmp_659, true" [net_hls.cc:300]   --->   Operation 2917 'xor' 'xor_ln340_153' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 2918 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_275)   --->   "%or_ln340_298 = or i1 %tmp_660, %xor_ln340_153" [net_hls.cc:300]   --->   Operation 2918 'or' 'or_ln340_298' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 2919 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_275)   --->   "%select_ln340_153 = select i1 %xor_ln340_200, i14 8191, i14 %add_ln703_118" [net_hls.cc:300]   --->   Operation 2919 'select' 'select_ln340_153' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 2920 [1/1] (0.54ns) (out node of the LUT)   --->   "%select_ln388_152 = select i1 %and_ln786_211, i14 -8192, i14 %add_ln703_118" [net_hls.cc:300]   --->   Operation 2920 'select' 'select_ln388_152' <Predicate = true> <Delay = 0.54> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 2921 [1/1] (0.54ns) (out node of the LUT)   --->   "%select_ln340_275 = select i1 %or_ln340_298, i14 %select_ln340_153, i14 %select_ln388_152" [net_hls.cc:300]   --->   Operation 2921 'select' 'select_ln340_275' <Predicate = true> <Delay = 0.54> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 2922 [1/1] (0.00ns)   --->   "%p_Result_49_26 = call i6 @_ssdm_op_PartSelect.i6.i14.i32.i32(i14 %select_ln340_275, i32 8, i32 13)" [net_hls.cc:301]   --->   Operation 2922 'partselect' 'p_Result_49_26' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 2923 [1/1] (0.00ns) (grouped into LUT with out node select_ln850_58)   --->   "%tmp_661 = call i1 @_ssdm_op_BitSelect.i1.i14.i32(i14 %select_ln340_275, i32 13)" [net_hls.cc:301]   --->   Operation 2923 'bitselect' 'tmp_661' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 2924 [1/1] (0.00ns)   --->   "%trunc_ln851_58 = trunc i14 %select_ln340_275 to i8" [net_hls.cc:301]   --->   Operation 2924 'trunc' 'trunc_ln851_58' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 2925 [1/1] (0.85ns)   --->   "%icmp_ln851_27 = icmp eq i8 %trunc_ln851_58, 0" [net_hls.cc:301]   --->   Operation 2925 'icmp' 'icmp_ln851_27' <Predicate = true> <Delay = 0.85> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 2926 [1/1] (0.88ns)   --->   "%add_ln700_58 = add i6 1, %p_Result_49_26" [net_hls.cc:301]   --->   Operation 2926 'add' 'add_ln700_58' <Predicate = true> <Delay = 0.88> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 2927 [1/1] (0.00ns) (grouped into LUT with out node select_ln850_58)   --->   "%select_ln851_27 = select i1 %icmp_ln851_27, i6 %p_Result_49_26, i6 %add_ln700_58" [net_hls.cc:301]   --->   Operation 2927 'select' 'select_ln851_27' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 2928 [1/1] (0.44ns) (out node of the LUT)   --->   "%select_ln850_58 = select i1 %tmp_661, i6 %select_ln851_27, i6 %p_Result_49_26" [net_hls.cc:301]   --->   Operation 2928 'select' 'select_ln850_58' <Predicate = true> <Delay = 0.44> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 2929 [1/1] (0.86ns)   --->   "%icmp_ln1494_27 = icmp sgt i14 %select_ln340_275, 0" [net_hls.cc:303]   --->   Operation 2929 'icmp' 'icmp_ln1494_27' <Predicate = true> <Delay = 0.86> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 2930 [1/1] (0.00ns) (grouped into LUT with out node select_ln388_154)   --->   "%xor_ln786_154 = xor i1 %tmp_671, true" [net_hls.cc:300]   --->   Operation 2930 'xor' 'xor_ln786_154' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 2931 [1/1] (0.00ns) (grouped into LUT with out node select_ln388_154)   --->   "%and_ln786_214 = and i1 %tmp_670, %xor_ln786_154" [net_hls.cc:300]   --->   Operation 2931 'and' 'and_ln786_214' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 2932 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_278)   --->   "%xor_ln340_202 = xor i1 %tmp_670, %tmp_671" [net_hls.cc:300]   --->   Operation 2932 'xor' 'xor_ln340_202' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 2933 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_278)   --->   "%xor_ln340_155 = xor i1 %tmp_670, true" [net_hls.cc:300]   --->   Operation 2933 'xor' 'xor_ln340_155' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 2934 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_278)   --->   "%or_ln340_303 = or i1 %tmp_671, %xor_ln340_155" [net_hls.cc:300]   --->   Operation 2934 'or' 'or_ln340_303' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 2935 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_278)   --->   "%select_ln340_155 = select i1 %xor_ln340_202, i14 8191, i14 %add_ln703_120" [net_hls.cc:300]   --->   Operation 2935 'select' 'select_ln340_155' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 2936 [1/1] (0.54ns) (out node of the LUT)   --->   "%select_ln388_154 = select i1 %and_ln786_214, i14 -8192, i14 %add_ln703_120" [net_hls.cc:300]   --->   Operation 2936 'select' 'select_ln388_154' <Predicate = true> <Delay = 0.54> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 2937 [1/1] (0.54ns) (out node of the LUT)   --->   "%select_ln340_278 = select i1 %or_ln340_303, i14 %select_ln340_155, i14 %select_ln388_154" [net_hls.cc:300]   --->   Operation 2937 'select' 'select_ln340_278' <Predicate = true> <Delay = 0.54> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 2938 [1/1] (0.00ns)   --->   "%p_Result_49_27 = call i6 @_ssdm_op_PartSelect.i6.i14.i32.i32(i14 %select_ln340_278, i32 8, i32 13)" [net_hls.cc:301]   --->   Operation 2938 'partselect' 'p_Result_49_27' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 2939 [1/1] (0.00ns) (grouped into LUT with out node select_ln850_59)   --->   "%tmp_672 = call i1 @_ssdm_op_BitSelect.i1.i14.i32(i14 %select_ln340_278, i32 13)" [net_hls.cc:301]   --->   Operation 2939 'bitselect' 'tmp_672' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 2940 [1/1] (0.00ns)   --->   "%trunc_ln851_59 = trunc i14 %select_ln340_278 to i8" [net_hls.cc:301]   --->   Operation 2940 'trunc' 'trunc_ln851_59' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 2941 [1/1] (0.85ns)   --->   "%icmp_ln851_28 = icmp eq i8 %trunc_ln851_59, 0" [net_hls.cc:301]   --->   Operation 2941 'icmp' 'icmp_ln851_28' <Predicate = true> <Delay = 0.85> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 2942 [1/1] (0.88ns)   --->   "%add_ln700_59 = add i6 1, %p_Result_49_27" [net_hls.cc:301]   --->   Operation 2942 'add' 'add_ln700_59' <Predicate = true> <Delay = 0.88> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 2943 [1/1] (0.00ns) (grouped into LUT with out node select_ln850_59)   --->   "%select_ln851_28 = select i1 %icmp_ln851_28, i6 %p_Result_49_27, i6 %add_ln700_59" [net_hls.cc:301]   --->   Operation 2943 'select' 'select_ln851_28' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 2944 [1/1] (0.44ns) (out node of the LUT)   --->   "%select_ln850_59 = select i1 %tmp_672, i6 %select_ln851_28, i6 %p_Result_49_27" [net_hls.cc:301]   --->   Operation 2944 'select' 'select_ln850_59' <Predicate = true> <Delay = 0.44> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 2945 [1/1] (0.86ns)   --->   "%icmp_ln1494_28 = icmp sgt i14 %select_ln340_278, 0" [net_hls.cc:303]   --->   Operation 2945 'icmp' 'icmp_ln1494_28' <Predicate = true> <Delay = 0.86> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 2946 [1/1] (0.00ns) (grouped into LUT with out node select_ln388_156)   --->   "%xor_ln786_156 = xor i1 %tmp_682, true" [net_hls.cc:300]   --->   Operation 2946 'xor' 'xor_ln786_156' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 2947 [1/1] (0.00ns) (grouped into LUT with out node select_ln388_156)   --->   "%and_ln786_217 = and i1 %tmp_681, %xor_ln786_156" [net_hls.cc:300]   --->   Operation 2947 'and' 'and_ln786_217' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 2948 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_281)   --->   "%xor_ln340_204 = xor i1 %tmp_681, %tmp_682" [net_hls.cc:300]   --->   Operation 2948 'xor' 'xor_ln340_204' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 2949 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_281)   --->   "%xor_ln340_157 = xor i1 %tmp_681, true" [net_hls.cc:300]   --->   Operation 2949 'xor' 'xor_ln340_157' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 2950 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_281)   --->   "%or_ln340_308 = or i1 %tmp_682, %xor_ln340_157" [net_hls.cc:300]   --->   Operation 2950 'or' 'or_ln340_308' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 2951 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_281)   --->   "%select_ln340_157 = select i1 %xor_ln340_204, i14 8191, i14 %add_ln703_122" [net_hls.cc:300]   --->   Operation 2951 'select' 'select_ln340_157' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 2952 [1/1] (0.54ns) (out node of the LUT)   --->   "%select_ln388_156 = select i1 %and_ln786_217, i14 -8192, i14 %add_ln703_122" [net_hls.cc:300]   --->   Operation 2952 'select' 'select_ln388_156' <Predicate = true> <Delay = 0.54> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 2953 [1/1] (0.54ns) (out node of the LUT)   --->   "%select_ln340_281 = select i1 %or_ln340_308, i14 %select_ln340_157, i14 %select_ln388_156" [net_hls.cc:300]   --->   Operation 2953 'select' 'select_ln340_281' <Predicate = true> <Delay = 0.54> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 2954 [1/1] (0.00ns)   --->   "%p_Result_49_28 = call i6 @_ssdm_op_PartSelect.i6.i14.i32.i32(i14 %select_ln340_281, i32 8, i32 13)" [net_hls.cc:301]   --->   Operation 2954 'partselect' 'p_Result_49_28' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 2955 [1/1] (0.00ns) (grouped into LUT with out node select_ln850_60)   --->   "%tmp_683 = call i1 @_ssdm_op_BitSelect.i1.i14.i32(i14 %select_ln340_281, i32 13)" [net_hls.cc:301]   --->   Operation 2955 'bitselect' 'tmp_683' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 2956 [1/1] (0.00ns)   --->   "%trunc_ln851_60 = trunc i14 %select_ln340_281 to i8" [net_hls.cc:301]   --->   Operation 2956 'trunc' 'trunc_ln851_60' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 2957 [1/1] (0.85ns)   --->   "%icmp_ln851_29 = icmp eq i8 %trunc_ln851_60, 0" [net_hls.cc:301]   --->   Operation 2957 'icmp' 'icmp_ln851_29' <Predicate = true> <Delay = 0.85> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 2958 [1/1] (0.88ns)   --->   "%add_ln700_60 = add i6 1, %p_Result_49_28" [net_hls.cc:301]   --->   Operation 2958 'add' 'add_ln700_60' <Predicate = true> <Delay = 0.88> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 2959 [1/1] (0.00ns) (grouped into LUT with out node select_ln850_60)   --->   "%select_ln851_29 = select i1 %icmp_ln851_29, i6 %p_Result_49_28, i6 %add_ln700_60" [net_hls.cc:301]   --->   Operation 2959 'select' 'select_ln851_29' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 2960 [1/1] (0.44ns) (out node of the LUT)   --->   "%select_ln850_60 = select i1 %tmp_683, i6 %select_ln851_29, i6 %p_Result_49_28" [net_hls.cc:301]   --->   Operation 2960 'select' 'select_ln850_60' <Predicate = true> <Delay = 0.44> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 2961 [1/1] (0.86ns)   --->   "%icmp_ln1494_29 = icmp sgt i14 %select_ln340_281, 0" [net_hls.cc:303]   --->   Operation 2961 'icmp' 'icmp_ln1494_29' <Predicate = true> <Delay = 0.86> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 2962 [1/1] (0.00ns) (grouped into LUT with out node select_ln388_158)   --->   "%xor_ln786_158 = xor i1 %tmp_693, true" [net_hls.cc:300]   --->   Operation 2962 'xor' 'xor_ln786_158' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 2963 [1/1] (0.00ns) (grouped into LUT with out node select_ln388_158)   --->   "%and_ln786_220 = and i1 %tmp_692, %xor_ln786_158" [net_hls.cc:300]   --->   Operation 2963 'and' 'and_ln786_220' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 2964 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_284)   --->   "%xor_ln340_206 = xor i1 %tmp_692, %tmp_693" [net_hls.cc:300]   --->   Operation 2964 'xor' 'xor_ln340_206' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 2965 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_284)   --->   "%xor_ln340_159 = xor i1 %tmp_692, true" [net_hls.cc:300]   --->   Operation 2965 'xor' 'xor_ln340_159' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 2966 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_284)   --->   "%or_ln340_313 = or i1 %tmp_693, %xor_ln340_159" [net_hls.cc:300]   --->   Operation 2966 'or' 'or_ln340_313' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 2967 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_284)   --->   "%select_ln340_159 = select i1 %xor_ln340_206, i14 8191, i14 %add_ln703_124" [net_hls.cc:300]   --->   Operation 2967 'select' 'select_ln340_159' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 2968 [1/1] (0.54ns) (out node of the LUT)   --->   "%select_ln388_158 = select i1 %and_ln786_220, i14 -8192, i14 %add_ln703_124" [net_hls.cc:300]   --->   Operation 2968 'select' 'select_ln388_158' <Predicate = true> <Delay = 0.54> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 2969 [1/1] (0.54ns) (out node of the LUT)   --->   "%select_ln340_284 = select i1 %or_ln340_313, i14 %select_ln340_159, i14 %select_ln388_158" [net_hls.cc:300]   --->   Operation 2969 'select' 'select_ln340_284' <Predicate = true> <Delay = 0.54> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 2970 [1/1] (0.00ns)   --->   "%p_Result_49_29 = call i6 @_ssdm_op_PartSelect.i6.i14.i32.i32(i14 %select_ln340_284, i32 8, i32 13)" [net_hls.cc:301]   --->   Operation 2970 'partselect' 'p_Result_49_29' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 2971 [1/1] (0.00ns) (grouped into LUT with out node select_ln850_61)   --->   "%tmp_694 = call i1 @_ssdm_op_BitSelect.i1.i14.i32(i14 %select_ln340_284, i32 13)" [net_hls.cc:301]   --->   Operation 2971 'bitselect' 'tmp_694' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 2972 [1/1] (0.00ns)   --->   "%trunc_ln851_61 = trunc i14 %select_ln340_284 to i8" [net_hls.cc:301]   --->   Operation 2972 'trunc' 'trunc_ln851_61' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 2973 [1/1] (0.85ns)   --->   "%icmp_ln851_30 = icmp eq i8 %trunc_ln851_61, 0" [net_hls.cc:301]   --->   Operation 2973 'icmp' 'icmp_ln851_30' <Predicate = true> <Delay = 0.85> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 2974 [1/1] (0.88ns)   --->   "%add_ln700_61 = add i6 1, %p_Result_49_29" [net_hls.cc:301]   --->   Operation 2974 'add' 'add_ln700_61' <Predicate = true> <Delay = 0.88> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 2975 [1/1] (0.00ns) (grouped into LUT with out node select_ln850_61)   --->   "%select_ln851_30 = select i1 %icmp_ln851_30, i6 %p_Result_49_29, i6 %add_ln700_61" [net_hls.cc:301]   --->   Operation 2975 'select' 'select_ln851_30' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 2976 [1/1] (0.44ns) (out node of the LUT)   --->   "%select_ln850_61 = select i1 %tmp_694, i6 %select_ln851_30, i6 %p_Result_49_29" [net_hls.cc:301]   --->   Operation 2976 'select' 'select_ln850_61' <Predicate = true> <Delay = 0.44> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 2977 [1/1] (0.86ns)   --->   "%icmp_ln1494_30 = icmp sgt i14 %select_ln340_284, 0" [net_hls.cc:303]   --->   Operation 2977 'icmp' 'icmp_ln1494_30' <Predicate = true> <Delay = 0.86> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 2978 [1/1] (0.00ns) (grouped into LUT with out node select_ln388_160)   --->   "%xor_ln786_160 = xor i1 %tmp_704, true" [net_hls.cc:300]   --->   Operation 2978 'xor' 'xor_ln786_160' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 2979 [1/1] (0.00ns) (grouped into LUT with out node select_ln388_160)   --->   "%and_ln786_223 = and i1 %tmp_703, %xor_ln786_160" [net_hls.cc:300]   --->   Operation 2979 'and' 'and_ln786_223' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 2980 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_287)   --->   "%xor_ln340_208 = xor i1 %tmp_703, %tmp_704" [net_hls.cc:300]   --->   Operation 2980 'xor' 'xor_ln340_208' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 2981 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_287)   --->   "%xor_ln340_161 = xor i1 %tmp_703, true" [net_hls.cc:300]   --->   Operation 2981 'xor' 'xor_ln340_161' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 2982 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_287)   --->   "%or_ln340_318 = or i1 %tmp_704, %xor_ln340_161" [net_hls.cc:300]   --->   Operation 2982 'or' 'or_ln340_318' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 2983 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_287)   --->   "%select_ln340_161 = select i1 %xor_ln340_208, i14 8191, i14 %add_ln703_126" [net_hls.cc:300]   --->   Operation 2983 'select' 'select_ln340_161' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 2984 [1/1] (0.54ns) (out node of the LUT)   --->   "%select_ln388_160 = select i1 %and_ln786_223, i14 -8192, i14 %add_ln703_126" [net_hls.cc:300]   --->   Operation 2984 'select' 'select_ln388_160' <Predicate = true> <Delay = 0.54> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 2985 [1/1] (0.54ns) (out node of the LUT)   --->   "%select_ln340_287 = select i1 %or_ln340_318, i14 %select_ln340_161, i14 %select_ln388_160" [net_hls.cc:300]   --->   Operation 2985 'select' 'select_ln340_287' <Predicate = true> <Delay = 0.54> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 2986 [1/1] (0.00ns)   --->   "%p_Result_49_30 = call i6 @_ssdm_op_PartSelect.i6.i14.i32.i32(i14 %select_ln340_287, i32 8, i32 13)" [net_hls.cc:301]   --->   Operation 2986 'partselect' 'p_Result_49_30' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 2987 [1/1] (0.00ns) (grouped into LUT with out node select_ln850_62)   --->   "%tmp_705 = call i1 @_ssdm_op_BitSelect.i1.i14.i32(i14 %select_ln340_287, i32 13)" [net_hls.cc:301]   --->   Operation 2987 'bitselect' 'tmp_705' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 2988 [1/1] (0.00ns)   --->   "%trunc_ln851_62 = trunc i14 %select_ln340_287 to i8" [net_hls.cc:301]   --->   Operation 2988 'trunc' 'trunc_ln851_62' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 2989 [1/1] (0.85ns)   --->   "%icmp_ln851_31 = icmp eq i8 %trunc_ln851_62, 0" [net_hls.cc:301]   --->   Operation 2989 'icmp' 'icmp_ln851_31' <Predicate = true> <Delay = 0.85> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 2990 [1/1] (0.88ns)   --->   "%add_ln700_62 = add i6 1, %p_Result_49_30" [net_hls.cc:301]   --->   Operation 2990 'add' 'add_ln700_62' <Predicate = true> <Delay = 0.88> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 2991 [1/1] (0.00ns) (grouped into LUT with out node select_ln850_62)   --->   "%select_ln851_31 = select i1 %icmp_ln851_31, i6 %p_Result_49_30, i6 %add_ln700_62" [net_hls.cc:301]   --->   Operation 2991 'select' 'select_ln851_31' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 2992 [1/1] (0.44ns) (out node of the LUT)   --->   "%select_ln850_62 = select i1 %tmp_705, i6 %select_ln851_31, i6 %p_Result_49_30" [net_hls.cc:301]   --->   Operation 2992 'select' 'select_ln850_62' <Predicate = true> <Delay = 0.44> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 2993 [1/1] (0.86ns)   --->   "%icmp_ln1494_31 = icmp sgt i14 %select_ln340_287, 0" [net_hls.cc:303]   --->   Operation 2993 'icmp' 'icmp_ln1494_31' <Predicate = true> <Delay = 0.86> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 2994 [3/10] (1.53ns)   --->   "%empty = urem i6 %indvar_flatten, 7" [net_hls.cc:289]   --->   Operation 2994 'urem' 'empty' <Predicate = true> <Delay = 1.53> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 9> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 2995 [3/10] (1.53ns)   --->   "%empty_28 = urem i6 %add_ln289_2, 7" [net_hls.cc:289]   --->   Operation 2995 'urem' 'empty_28' <Predicate = (!icmp_ln289)> <Delay = 1.53> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 9> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 2.39>
ST_11 : Operation 2996 [1/1] (0.93ns)   --->   "%add_ln312 = add i10 114, %dest_ptr_0_rec" [net_hls.cc:312]   --->   Operation 2996 'add' 'add_ln312' <Predicate = (!icmp_ln289 & icmp_ln290)> <Delay = 0.93> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 2997 [1/1] (0.47ns)   --->   "%select_ln289_2 = select i1 %icmp_ln290, i10 %add_ln312, i10 %dest_ptr_0_rec" [net_hls.cc:289]   --->   Operation 2997 'select' 'select_ln289_2' <Predicate = (!icmp_ln289)> <Delay = 0.47> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 2998 [1/1] (0.00ns)   --->   "%zext_ln289_1 = zext i10 %select_ln289_2 to i14" [net_hls.cc:289]   --->   Operation 2998 'zext' 'zext_ln289_1' <Predicate = (!icmp_ln289)> <Delay = 0.00>
ST_11 : Operation 2999 [1/1] (0.98ns)   --->   "%add_ln289 = add i14 %zext_ln289_1, %trunc_ln287_1" [net_hls.cc:289]   --->   Operation 2999 'add' 'add_ln289' <Predicate = (!icmp_ln289)> <Delay = 0.98> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 3000 [1/1] (0.00ns)   --->   "%zext_ln290 = zext i4 %select_ln289 to i15" [net_hls.cc:290]   --->   Operation 3000 'zext' 'zext_ln290' <Predicate = (!icmp_ln289)> <Delay = 0.00>
ST_11 : Operation 3001 [1/1] (1.00ns)   --->   "%add_ln308 = add i15 %select_ln289_3, %zext_ln290" [net_hls.cc:308]   --->   Operation 3001 'add' 'add_ln308' <Predicate = (!icmp_ln289)> <Delay = 1.00> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 3002 [1/1] (0.00ns)   --->   "%sext_ln308 = sext i15 %add_ln308 to i64" [net_hls.cc:308]   --->   Operation 3002 'sext' 'sext_ln308' <Predicate = (!icmp_ln289)> <Delay = 0.00>
ST_11 : Operation 3003 [1/1] (0.00ns)   --->   "%pg_buf_all_V_0_addr = getelementptr [12996 x i1]* @pg_buf_all_V_0, i64 0, i64 %sext_ln308" [net_hls.cc:308]   --->   Operation 3003 'getelementptr' 'pg_buf_all_V_0_addr' <Predicate = (!icmp_ln289)> <Delay = 0.00>
ST_11 : Operation 3004 [1/1] (0.00ns)   --->   "%pg_buf_all_V_32_addr = getelementptr [12996 x i1]* @pg_buf_all_V_32, i64 0, i64 %sext_ln308" [net_hls.cc:308]   --->   Operation 3004 'getelementptr' 'pg_buf_all_V_32_addr' <Predicate = (!icmp_ln289)> <Delay = 0.00>
ST_11 : Operation 3005 [1/1] (1.35ns)   --->   "store i1 %icmp_ln1494, i1* %pg_buf_all_V_32_addr, align 1" [net_hls.cc:308]   --->   Operation 3005 'store' <Predicate = (!icmp_ln321)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 4> <RAM>
ST_11 : Operation 3006 [1/1] (0.00ns)   --->   "br label %_ZN12ap_range_refILi512ELb0EEaSILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEERS0_RK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.03203_ifconv" [net_hls.cc:308]   --->   Operation 3006 'br' <Predicate = (!icmp_ln321)> <Delay = 0.00>
ST_11 : Operation 3007 [1/1] (1.35ns)   --->   "store i1 %icmp_ln1494, i1* %pg_buf_all_V_0_addr, align 1" [net_hls.cc:308]   --->   Operation 3007 'store' <Predicate = (icmp_ln321)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 4> <RAM>
ST_11 : Operation 3008 [1/1] (0.00ns)   --->   "br label %_ZN12ap_range_refILi512ELb0EEaSILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEERS0_RK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.03203_ifconv" [net_hls.cc:308]   --->   Operation 3008 'br' <Predicate = (icmp_ln321)> <Delay = 0.00>
ST_11 : Operation 3009 [1/1] (0.00ns)   --->   "%pg_buf_all_V_1_addr = getelementptr [12996 x i1]* @pg_buf_all_V_1, i64 0, i64 %sext_ln308" [net_hls.cc:308]   --->   Operation 3009 'getelementptr' 'pg_buf_all_V_1_addr' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 3010 [1/1] (0.00ns)   --->   "%pg_buf_all_V_33_addr = getelementptr [12996 x i1]* @pg_buf_all_V_33, i64 0, i64 %sext_ln308" [net_hls.cc:308]   --->   Operation 3010 'getelementptr' 'pg_buf_all_V_33_addr' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 3011 [1/1] (1.35ns)   --->   "store i1 %icmp_ln1494_1, i1* %pg_buf_all_V_33_addr, align 1" [net_hls.cc:308]   --->   Operation 3011 'store' <Predicate = (!icmp_ln321_32)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 4> <RAM>
ST_11 : Operation 3012 [1/1] (0.00ns)   --->   "br label %_ZN12ap_range_refILi512ELb0EEaSILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEERS0_RK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.13138_ifconv" [net_hls.cc:308]   --->   Operation 3012 'br' <Predicate = (!icmp_ln321_32)> <Delay = 0.00>
ST_11 : Operation 3013 [1/1] (1.35ns)   --->   "store i1 %icmp_ln1494_1, i1* %pg_buf_all_V_1_addr, align 1" [net_hls.cc:308]   --->   Operation 3013 'store' <Predicate = (icmp_ln321_32)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 4> <RAM>
ST_11 : Operation 3014 [1/1] (0.00ns)   --->   "br label %_ZN12ap_range_refILi512ELb0EEaSILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEERS0_RK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.13138_ifconv" [net_hls.cc:308]   --->   Operation 3014 'br' <Predicate = (icmp_ln321_32)> <Delay = 0.00>
ST_11 : Operation 3015 [1/1] (0.00ns)   --->   "%pg_buf_all_V_2_addr = getelementptr [12996 x i1]* @pg_buf_all_V_2, i64 0, i64 %sext_ln308" [net_hls.cc:308]   --->   Operation 3015 'getelementptr' 'pg_buf_all_V_2_addr' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 3016 [1/1] (0.00ns)   --->   "%pg_buf_all_V_34_addr = getelementptr [12996 x i1]* @pg_buf_all_V_34, i64 0, i64 %sext_ln308" [net_hls.cc:308]   --->   Operation 3016 'getelementptr' 'pg_buf_all_V_34_addr' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 3017 [1/1] (1.35ns)   --->   "store i1 %icmp_ln1494_2, i1* %pg_buf_all_V_34_addr, align 1" [net_hls.cc:308]   --->   Operation 3017 'store' <Predicate = (!icmp_ln321_33)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 4> <RAM>
ST_11 : Operation 3018 [1/1] (0.00ns)   --->   "br label %_ZN12ap_range_refILi512ELb0EEaSILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEERS0_RK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.23073_ifconv" [net_hls.cc:308]   --->   Operation 3018 'br' <Predicate = (!icmp_ln321_33)> <Delay = 0.00>
ST_11 : Operation 3019 [1/1] (1.35ns)   --->   "store i1 %icmp_ln1494_2, i1* %pg_buf_all_V_2_addr, align 1" [net_hls.cc:308]   --->   Operation 3019 'store' <Predicate = (icmp_ln321_33)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 4> <RAM>
ST_11 : Operation 3020 [1/1] (0.00ns)   --->   "br label %_ZN12ap_range_refILi512ELb0EEaSILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEERS0_RK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.23073_ifconv" [net_hls.cc:308]   --->   Operation 3020 'br' <Predicate = (icmp_ln321_33)> <Delay = 0.00>
ST_11 : Operation 3021 [1/1] (0.00ns)   --->   "%pg_buf_all_V_3_addr = getelementptr [12996 x i1]* @pg_buf_all_V_3, i64 0, i64 %sext_ln308" [net_hls.cc:308]   --->   Operation 3021 'getelementptr' 'pg_buf_all_V_3_addr' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 3022 [1/1] (0.00ns)   --->   "%pg_buf_all_V_35_addr = getelementptr [12996 x i1]* @pg_buf_all_V_35, i64 0, i64 %sext_ln308" [net_hls.cc:308]   --->   Operation 3022 'getelementptr' 'pg_buf_all_V_35_addr' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 3023 [1/1] (1.35ns)   --->   "store i1 %icmp_ln1494_3, i1* %pg_buf_all_V_35_addr, align 1" [net_hls.cc:308]   --->   Operation 3023 'store' <Predicate = (!icmp_ln321_34)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 4> <RAM>
ST_11 : Operation 3024 [1/1] (0.00ns)   --->   "br label %_ZN12ap_range_refILi512ELb0EEaSILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEERS0_RK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.33008_ifconv" [net_hls.cc:308]   --->   Operation 3024 'br' <Predicate = (!icmp_ln321_34)> <Delay = 0.00>
ST_11 : Operation 3025 [1/1] (1.35ns)   --->   "store i1 %icmp_ln1494_3, i1* %pg_buf_all_V_3_addr, align 1" [net_hls.cc:308]   --->   Operation 3025 'store' <Predicate = (icmp_ln321_34)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 4> <RAM>
ST_11 : Operation 3026 [1/1] (0.00ns)   --->   "br label %_ZN12ap_range_refILi512ELb0EEaSILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEERS0_RK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.33008_ifconv" [net_hls.cc:308]   --->   Operation 3026 'br' <Predicate = (icmp_ln321_34)> <Delay = 0.00>
ST_11 : Operation 3027 [1/1] (0.00ns)   --->   "%pg_buf_all_V_4_addr = getelementptr [12996 x i1]* @pg_buf_all_V_4, i64 0, i64 %sext_ln308" [net_hls.cc:308]   --->   Operation 3027 'getelementptr' 'pg_buf_all_V_4_addr' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 3028 [1/1] (0.00ns)   --->   "%pg_buf_all_V_36_addr = getelementptr [12996 x i1]* @pg_buf_all_V_36, i64 0, i64 %sext_ln308" [net_hls.cc:308]   --->   Operation 3028 'getelementptr' 'pg_buf_all_V_36_addr' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 3029 [1/1] (1.35ns)   --->   "store i1 %icmp_ln1494_4, i1* %pg_buf_all_V_36_addr, align 1" [net_hls.cc:308]   --->   Operation 3029 'store' <Predicate = (!icmp_ln321_35)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 4> <RAM>
ST_11 : Operation 3030 [1/1] (0.00ns)   --->   "br label %_ZN12ap_range_refILi512ELb0EEaSILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEERS0_RK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.42943_ifconv" [net_hls.cc:308]   --->   Operation 3030 'br' <Predicate = (!icmp_ln321_35)> <Delay = 0.00>
ST_11 : Operation 3031 [1/1] (1.35ns)   --->   "store i1 %icmp_ln1494_4, i1* %pg_buf_all_V_4_addr, align 1" [net_hls.cc:308]   --->   Operation 3031 'store' <Predicate = (icmp_ln321_35)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 4> <RAM>
ST_11 : Operation 3032 [1/1] (0.00ns)   --->   "br label %_ZN12ap_range_refILi512ELb0EEaSILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEERS0_RK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.42943_ifconv" [net_hls.cc:308]   --->   Operation 3032 'br' <Predicate = (icmp_ln321_35)> <Delay = 0.00>
ST_11 : Operation 3033 [1/1] (0.00ns)   --->   "%pg_buf_all_V_5_addr = getelementptr [12996 x i1]* @pg_buf_all_V_5, i64 0, i64 %sext_ln308" [net_hls.cc:308]   --->   Operation 3033 'getelementptr' 'pg_buf_all_V_5_addr' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 3034 [1/1] (0.00ns)   --->   "%pg_buf_all_V_37_addr = getelementptr [12996 x i1]* @pg_buf_all_V_37, i64 0, i64 %sext_ln308" [net_hls.cc:308]   --->   Operation 3034 'getelementptr' 'pg_buf_all_V_37_addr' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 3035 [1/1] (1.35ns)   --->   "store i1 %icmp_ln1494_5, i1* %pg_buf_all_V_37_addr, align 1" [net_hls.cc:308]   --->   Operation 3035 'store' <Predicate = (!icmp_ln321_36)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 4> <RAM>
ST_11 : Operation 3036 [1/1] (0.00ns)   --->   "br label %_ZN12ap_range_refILi512ELb0EEaSILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEERS0_RK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.52878_ifconv" [net_hls.cc:308]   --->   Operation 3036 'br' <Predicate = (!icmp_ln321_36)> <Delay = 0.00>
ST_11 : Operation 3037 [1/1] (1.35ns)   --->   "store i1 %icmp_ln1494_5, i1* %pg_buf_all_V_5_addr, align 1" [net_hls.cc:308]   --->   Operation 3037 'store' <Predicate = (icmp_ln321_36)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 4> <RAM>
ST_11 : Operation 3038 [1/1] (0.00ns)   --->   "br label %_ZN12ap_range_refILi512ELb0EEaSILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEERS0_RK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.52878_ifconv" [net_hls.cc:308]   --->   Operation 3038 'br' <Predicate = (icmp_ln321_36)> <Delay = 0.00>
ST_11 : Operation 3039 [1/1] (0.00ns)   --->   "%pg_buf_all_V_6_addr = getelementptr [12996 x i1]* @pg_buf_all_V_6, i64 0, i64 %sext_ln308" [net_hls.cc:308]   --->   Operation 3039 'getelementptr' 'pg_buf_all_V_6_addr' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 3040 [1/1] (0.00ns)   --->   "%pg_buf_all_V_38_addr = getelementptr [12996 x i1]* @pg_buf_all_V_38, i64 0, i64 %sext_ln308" [net_hls.cc:308]   --->   Operation 3040 'getelementptr' 'pg_buf_all_V_38_addr' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 3041 [1/1] (1.35ns)   --->   "store i1 %icmp_ln1494_6, i1* %pg_buf_all_V_38_addr, align 1" [net_hls.cc:308]   --->   Operation 3041 'store' <Predicate = (!icmp_ln321_37)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 4> <RAM>
ST_11 : Operation 3042 [1/1] (0.00ns)   --->   "br label %_ZN12ap_range_refILi512ELb0EEaSILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEERS0_RK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.62813_ifconv" [net_hls.cc:308]   --->   Operation 3042 'br' <Predicate = (!icmp_ln321_37)> <Delay = 0.00>
ST_11 : Operation 3043 [1/1] (1.35ns)   --->   "store i1 %icmp_ln1494_6, i1* %pg_buf_all_V_6_addr, align 1" [net_hls.cc:308]   --->   Operation 3043 'store' <Predicate = (icmp_ln321_37)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 4> <RAM>
ST_11 : Operation 3044 [1/1] (0.00ns)   --->   "br label %_ZN12ap_range_refILi512ELb0EEaSILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEERS0_RK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.62813_ifconv" [net_hls.cc:308]   --->   Operation 3044 'br' <Predicate = (icmp_ln321_37)> <Delay = 0.00>
ST_11 : Operation 3045 [1/1] (0.00ns)   --->   "%pg_buf_all_V_7_addr = getelementptr [12996 x i1]* @pg_buf_all_V_7, i64 0, i64 %sext_ln308" [net_hls.cc:308]   --->   Operation 3045 'getelementptr' 'pg_buf_all_V_7_addr' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 3046 [1/1] (0.00ns)   --->   "%pg_buf_all_V_39_addr = getelementptr [12996 x i1]* @pg_buf_all_V_39, i64 0, i64 %sext_ln308" [net_hls.cc:308]   --->   Operation 3046 'getelementptr' 'pg_buf_all_V_39_addr' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 3047 [1/1] (1.35ns)   --->   "store i1 %icmp_ln1494_7, i1* %pg_buf_all_V_39_addr, align 1" [net_hls.cc:308]   --->   Operation 3047 'store' <Predicate = (!icmp_ln321_38)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 4> <RAM>
ST_11 : Operation 3048 [1/1] (0.00ns)   --->   "br label %_ZN12ap_range_refILi512ELb0EEaSILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEERS0_RK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.72748_ifconv" [net_hls.cc:308]   --->   Operation 3048 'br' <Predicate = (!icmp_ln321_38)> <Delay = 0.00>
ST_11 : Operation 3049 [1/1] (1.35ns)   --->   "store i1 %icmp_ln1494_7, i1* %pg_buf_all_V_7_addr, align 1" [net_hls.cc:308]   --->   Operation 3049 'store' <Predicate = (icmp_ln321_38)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 4> <RAM>
ST_11 : Operation 3050 [1/1] (0.00ns)   --->   "br label %_ZN12ap_range_refILi512ELb0EEaSILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEERS0_RK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.72748_ifconv" [net_hls.cc:308]   --->   Operation 3050 'br' <Predicate = (icmp_ln321_38)> <Delay = 0.00>
ST_11 : Operation 3051 [1/1] (0.00ns)   --->   "%pg_buf_all_V_8_addr = getelementptr [12996 x i1]* @pg_buf_all_V_8, i64 0, i64 %sext_ln308" [net_hls.cc:308]   --->   Operation 3051 'getelementptr' 'pg_buf_all_V_8_addr' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 3052 [1/1] (0.00ns)   --->   "%pg_buf_all_V_40_addr = getelementptr [12996 x i1]* @pg_buf_all_V_40, i64 0, i64 %sext_ln308" [net_hls.cc:308]   --->   Operation 3052 'getelementptr' 'pg_buf_all_V_40_addr' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 3053 [1/1] (1.35ns)   --->   "store i1 %icmp_ln1494_8, i1* %pg_buf_all_V_40_addr, align 1" [net_hls.cc:308]   --->   Operation 3053 'store' <Predicate = (!icmp_ln321_39)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 4> <RAM>
ST_11 : Operation 3054 [1/1] (0.00ns)   --->   "br label %_ZN12ap_range_refILi512ELb0EEaSILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEERS0_RK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.82683_ifconv" [net_hls.cc:308]   --->   Operation 3054 'br' <Predicate = (!icmp_ln321_39)> <Delay = 0.00>
ST_11 : Operation 3055 [1/1] (1.35ns)   --->   "store i1 %icmp_ln1494_8, i1* %pg_buf_all_V_8_addr, align 1" [net_hls.cc:308]   --->   Operation 3055 'store' <Predicate = (icmp_ln321_39)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 4> <RAM>
ST_11 : Operation 3056 [1/1] (0.00ns)   --->   "br label %_ZN12ap_range_refILi512ELb0EEaSILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEERS0_RK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.82683_ifconv" [net_hls.cc:308]   --->   Operation 3056 'br' <Predicate = (icmp_ln321_39)> <Delay = 0.00>
ST_11 : Operation 3057 [1/1] (0.00ns)   --->   "%pg_buf_all_V_9_addr = getelementptr [12996 x i1]* @pg_buf_all_V_9, i64 0, i64 %sext_ln308" [net_hls.cc:308]   --->   Operation 3057 'getelementptr' 'pg_buf_all_V_9_addr' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 3058 [1/1] (0.00ns)   --->   "%pg_buf_all_V_41_addr = getelementptr [12996 x i1]* @pg_buf_all_V_41, i64 0, i64 %sext_ln308" [net_hls.cc:308]   --->   Operation 3058 'getelementptr' 'pg_buf_all_V_41_addr' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 3059 [1/1] (1.35ns)   --->   "store i1 %icmp_ln1494_9, i1* %pg_buf_all_V_41_addr, align 1" [net_hls.cc:308]   --->   Operation 3059 'store' <Predicate = (!icmp_ln321_40)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 4> <RAM>
ST_11 : Operation 3060 [1/1] (0.00ns)   --->   "br label %_ZN12ap_range_refILi512ELb0EEaSILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEERS0_RK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.92618_ifconv" [net_hls.cc:308]   --->   Operation 3060 'br' <Predicate = (!icmp_ln321_40)> <Delay = 0.00>
ST_11 : Operation 3061 [1/1] (1.35ns)   --->   "store i1 %icmp_ln1494_9, i1* %pg_buf_all_V_9_addr, align 1" [net_hls.cc:308]   --->   Operation 3061 'store' <Predicate = (icmp_ln321_40)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 4> <RAM>
ST_11 : Operation 3062 [1/1] (0.00ns)   --->   "br label %_ZN12ap_range_refILi512ELb0EEaSILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEERS0_RK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.92618_ifconv" [net_hls.cc:308]   --->   Operation 3062 'br' <Predicate = (icmp_ln321_40)> <Delay = 0.00>
ST_11 : Operation 3063 [1/1] (0.00ns)   --->   "%pg_buf_all_V_10_addr = getelementptr [12996 x i1]* @pg_buf_all_V_10, i64 0, i64 %sext_ln308" [net_hls.cc:308]   --->   Operation 3063 'getelementptr' 'pg_buf_all_V_10_addr' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 3064 [1/1] (0.00ns)   --->   "%pg_buf_all_V_42_addr = getelementptr [12996 x i1]* @pg_buf_all_V_42, i64 0, i64 %sext_ln308" [net_hls.cc:308]   --->   Operation 3064 'getelementptr' 'pg_buf_all_V_42_addr' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 3065 [1/1] (1.35ns)   --->   "store i1 %icmp_ln1494_10, i1* %pg_buf_all_V_42_addr, align 1" [net_hls.cc:308]   --->   Operation 3065 'store' <Predicate = (!icmp_ln321_41)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 4> <RAM>
ST_11 : Operation 3066 [1/1] (0.00ns)   --->   "br label %_ZN12ap_range_refILi512ELb0EEaSILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEERS0_RK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.102553_ifconv" [net_hls.cc:308]   --->   Operation 3066 'br' <Predicate = (!icmp_ln321_41)> <Delay = 0.00>
ST_11 : Operation 3067 [1/1] (1.35ns)   --->   "store i1 %icmp_ln1494_10, i1* %pg_buf_all_V_10_addr, align 1" [net_hls.cc:308]   --->   Operation 3067 'store' <Predicate = (icmp_ln321_41)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 4> <RAM>
ST_11 : Operation 3068 [1/1] (0.00ns)   --->   "br label %_ZN12ap_range_refILi512ELb0EEaSILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEERS0_RK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.102553_ifconv" [net_hls.cc:308]   --->   Operation 3068 'br' <Predicate = (icmp_ln321_41)> <Delay = 0.00>
ST_11 : Operation 3069 [1/1] (0.00ns)   --->   "%pg_buf_all_V_11_addr = getelementptr [12996 x i1]* @pg_buf_all_V_11, i64 0, i64 %sext_ln308" [net_hls.cc:308]   --->   Operation 3069 'getelementptr' 'pg_buf_all_V_11_addr' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 3070 [1/1] (0.00ns)   --->   "%pg_buf_all_V_43_addr = getelementptr [12996 x i1]* @pg_buf_all_V_43, i64 0, i64 %sext_ln308" [net_hls.cc:308]   --->   Operation 3070 'getelementptr' 'pg_buf_all_V_43_addr' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 3071 [1/1] (1.35ns)   --->   "store i1 %icmp_ln1494_11, i1* %pg_buf_all_V_43_addr, align 1" [net_hls.cc:308]   --->   Operation 3071 'store' <Predicate = (!icmp_ln321_42)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 4> <RAM>
ST_11 : Operation 3072 [1/1] (0.00ns)   --->   "br label %_ZN12ap_range_refILi512ELb0EEaSILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEERS0_RK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.112488_ifconv" [net_hls.cc:308]   --->   Operation 3072 'br' <Predicate = (!icmp_ln321_42)> <Delay = 0.00>
ST_11 : Operation 3073 [1/1] (1.35ns)   --->   "store i1 %icmp_ln1494_11, i1* %pg_buf_all_V_11_addr, align 1" [net_hls.cc:308]   --->   Operation 3073 'store' <Predicate = (icmp_ln321_42)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 4> <RAM>
ST_11 : Operation 3074 [1/1] (0.00ns)   --->   "br label %_ZN12ap_range_refILi512ELb0EEaSILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEERS0_RK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.112488_ifconv" [net_hls.cc:308]   --->   Operation 3074 'br' <Predicate = (icmp_ln321_42)> <Delay = 0.00>
ST_11 : Operation 3075 [1/1] (0.00ns)   --->   "%pg_buf_all_V_12_addr = getelementptr [12996 x i1]* @pg_buf_all_V_12, i64 0, i64 %sext_ln308" [net_hls.cc:308]   --->   Operation 3075 'getelementptr' 'pg_buf_all_V_12_addr' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 3076 [1/1] (0.00ns)   --->   "%pg_buf_all_V_44_addr = getelementptr [12996 x i1]* @pg_buf_all_V_44, i64 0, i64 %sext_ln308" [net_hls.cc:308]   --->   Operation 3076 'getelementptr' 'pg_buf_all_V_44_addr' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 3077 [1/1] (1.35ns)   --->   "store i1 %icmp_ln1494_12, i1* %pg_buf_all_V_44_addr, align 1" [net_hls.cc:308]   --->   Operation 3077 'store' <Predicate = (!icmp_ln321_43)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 4> <RAM>
ST_11 : Operation 3078 [1/1] (0.00ns)   --->   "br label %_ZN12ap_range_refILi512ELb0EEaSILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEERS0_RK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.122423_ifconv" [net_hls.cc:308]   --->   Operation 3078 'br' <Predicate = (!icmp_ln321_43)> <Delay = 0.00>
ST_11 : Operation 3079 [1/1] (1.35ns)   --->   "store i1 %icmp_ln1494_12, i1* %pg_buf_all_V_12_addr, align 1" [net_hls.cc:308]   --->   Operation 3079 'store' <Predicate = (icmp_ln321_43)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 4> <RAM>
ST_11 : Operation 3080 [1/1] (0.00ns)   --->   "br label %_ZN12ap_range_refILi512ELb0EEaSILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEERS0_RK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.122423_ifconv" [net_hls.cc:308]   --->   Operation 3080 'br' <Predicate = (icmp_ln321_43)> <Delay = 0.00>
ST_11 : Operation 3081 [1/1] (0.00ns)   --->   "%pg_buf_all_V_13_addr = getelementptr [12996 x i1]* @pg_buf_all_V_13, i64 0, i64 %sext_ln308" [net_hls.cc:308]   --->   Operation 3081 'getelementptr' 'pg_buf_all_V_13_addr' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 3082 [1/1] (0.00ns)   --->   "%pg_buf_all_V_45_addr = getelementptr [12996 x i1]* @pg_buf_all_V_45, i64 0, i64 %sext_ln308" [net_hls.cc:308]   --->   Operation 3082 'getelementptr' 'pg_buf_all_V_45_addr' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 3083 [1/1] (1.35ns)   --->   "store i1 %icmp_ln1494_13, i1* %pg_buf_all_V_45_addr, align 1" [net_hls.cc:308]   --->   Operation 3083 'store' <Predicate = (!icmp_ln321_44)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 4> <RAM>
ST_11 : Operation 3084 [1/1] (0.00ns)   --->   "br label %_ZN12ap_range_refILi512ELb0EEaSILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEERS0_RK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.132358_ifconv" [net_hls.cc:308]   --->   Operation 3084 'br' <Predicate = (!icmp_ln321_44)> <Delay = 0.00>
ST_11 : Operation 3085 [1/1] (1.35ns)   --->   "store i1 %icmp_ln1494_13, i1* %pg_buf_all_V_13_addr, align 1" [net_hls.cc:308]   --->   Operation 3085 'store' <Predicate = (icmp_ln321_44)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 4> <RAM>
ST_11 : Operation 3086 [1/1] (0.00ns)   --->   "br label %_ZN12ap_range_refILi512ELb0EEaSILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEERS0_RK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.132358_ifconv" [net_hls.cc:308]   --->   Operation 3086 'br' <Predicate = (icmp_ln321_44)> <Delay = 0.00>
ST_11 : Operation 3087 [1/1] (0.00ns)   --->   "%pg_buf_all_V_14_addr = getelementptr [12996 x i1]* @pg_buf_all_V_14, i64 0, i64 %sext_ln308" [net_hls.cc:308]   --->   Operation 3087 'getelementptr' 'pg_buf_all_V_14_addr' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 3088 [1/1] (0.00ns)   --->   "%pg_buf_all_V_46_addr = getelementptr [12996 x i1]* @pg_buf_all_V_46, i64 0, i64 %sext_ln308" [net_hls.cc:308]   --->   Operation 3088 'getelementptr' 'pg_buf_all_V_46_addr' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 3089 [1/1] (1.35ns)   --->   "store i1 %icmp_ln1494_14, i1* %pg_buf_all_V_46_addr, align 1" [net_hls.cc:308]   --->   Operation 3089 'store' <Predicate = (!icmp_ln321_45)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 4> <RAM>
ST_11 : Operation 3090 [1/1] (0.00ns)   --->   "br label %_ZN12ap_range_refILi512ELb0EEaSILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEERS0_RK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.142293_ifconv" [net_hls.cc:308]   --->   Operation 3090 'br' <Predicate = (!icmp_ln321_45)> <Delay = 0.00>
ST_11 : Operation 3091 [1/1] (1.35ns)   --->   "store i1 %icmp_ln1494_14, i1* %pg_buf_all_V_14_addr, align 1" [net_hls.cc:308]   --->   Operation 3091 'store' <Predicate = (icmp_ln321_45)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 4> <RAM>
ST_11 : Operation 3092 [1/1] (0.00ns)   --->   "br label %_ZN12ap_range_refILi512ELb0EEaSILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEERS0_RK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.142293_ifconv" [net_hls.cc:308]   --->   Operation 3092 'br' <Predicate = (icmp_ln321_45)> <Delay = 0.00>
ST_11 : Operation 3093 [1/1] (0.00ns)   --->   "%pg_buf_all_V_15_addr = getelementptr [12996 x i1]* @pg_buf_all_V_15, i64 0, i64 %sext_ln308" [net_hls.cc:308]   --->   Operation 3093 'getelementptr' 'pg_buf_all_V_15_addr' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 3094 [1/1] (0.00ns)   --->   "%pg_buf_all_V_47_addr = getelementptr [12996 x i1]* @pg_buf_all_V_47, i64 0, i64 %sext_ln308" [net_hls.cc:308]   --->   Operation 3094 'getelementptr' 'pg_buf_all_V_47_addr' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 3095 [1/1] (1.35ns)   --->   "store i1 %icmp_ln1494_15, i1* %pg_buf_all_V_47_addr, align 1" [net_hls.cc:308]   --->   Operation 3095 'store' <Predicate = (!icmp_ln321_46)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 4> <RAM>
ST_11 : Operation 3096 [1/1] (0.00ns)   --->   "br label %_ZN12ap_range_refILi512ELb0EEaSILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEERS0_RK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.152228_ifconv" [net_hls.cc:308]   --->   Operation 3096 'br' <Predicate = (!icmp_ln321_46)> <Delay = 0.00>
ST_11 : Operation 3097 [1/1] (1.35ns)   --->   "store i1 %icmp_ln1494_15, i1* %pg_buf_all_V_15_addr, align 1" [net_hls.cc:308]   --->   Operation 3097 'store' <Predicate = (icmp_ln321_46)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 4> <RAM>
ST_11 : Operation 3098 [1/1] (0.00ns)   --->   "br label %_ZN12ap_range_refILi512ELb0EEaSILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEERS0_RK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.152228_ifconv" [net_hls.cc:308]   --->   Operation 3098 'br' <Predicate = (icmp_ln321_46)> <Delay = 0.00>
ST_11 : Operation 3099 [1/1] (0.00ns)   --->   "%pg_buf_all_V_16_addr = getelementptr [12996 x i1]* @pg_buf_all_V_16, i64 0, i64 %sext_ln308" [net_hls.cc:308]   --->   Operation 3099 'getelementptr' 'pg_buf_all_V_16_addr' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 3100 [1/1] (0.00ns)   --->   "%pg_buf_all_V_48_addr = getelementptr [12996 x i1]* @pg_buf_all_V_48, i64 0, i64 %sext_ln308" [net_hls.cc:308]   --->   Operation 3100 'getelementptr' 'pg_buf_all_V_48_addr' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 3101 [1/1] (1.35ns)   --->   "store i1 %icmp_ln1494_16, i1* %pg_buf_all_V_48_addr, align 1" [net_hls.cc:308]   --->   Operation 3101 'store' <Predicate = (!icmp_ln321_47)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 4> <RAM>
ST_11 : Operation 3102 [1/1] (0.00ns)   --->   "br label %_ZN12ap_range_refILi512ELb0EEaSILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEERS0_RK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.162163_ifconv" [net_hls.cc:308]   --->   Operation 3102 'br' <Predicate = (!icmp_ln321_47)> <Delay = 0.00>
ST_11 : Operation 3103 [1/1] (1.35ns)   --->   "store i1 %icmp_ln1494_16, i1* %pg_buf_all_V_16_addr, align 1" [net_hls.cc:308]   --->   Operation 3103 'store' <Predicate = (icmp_ln321_47)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 4> <RAM>
ST_11 : Operation 3104 [1/1] (0.00ns)   --->   "br label %_ZN12ap_range_refILi512ELb0EEaSILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEERS0_RK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.162163_ifconv" [net_hls.cc:308]   --->   Operation 3104 'br' <Predicate = (icmp_ln321_47)> <Delay = 0.00>
ST_11 : Operation 3105 [1/1] (0.00ns)   --->   "%pg_buf_all_V_17_addr = getelementptr [12996 x i1]* @pg_buf_all_V_17, i64 0, i64 %sext_ln308" [net_hls.cc:308]   --->   Operation 3105 'getelementptr' 'pg_buf_all_V_17_addr' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 3106 [1/1] (0.00ns)   --->   "%pg_buf_all_V_49_addr = getelementptr [12996 x i1]* @pg_buf_all_V_49, i64 0, i64 %sext_ln308" [net_hls.cc:308]   --->   Operation 3106 'getelementptr' 'pg_buf_all_V_49_addr' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 3107 [1/1] (1.35ns)   --->   "store i1 %icmp_ln1494_17, i1* %pg_buf_all_V_49_addr, align 1" [net_hls.cc:308]   --->   Operation 3107 'store' <Predicate = (!icmp_ln321_48)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 4> <RAM>
ST_11 : Operation 3108 [1/1] (0.00ns)   --->   "br label %_ZN12ap_range_refILi512ELb0EEaSILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEERS0_RK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.172098_ifconv" [net_hls.cc:308]   --->   Operation 3108 'br' <Predicate = (!icmp_ln321_48)> <Delay = 0.00>
ST_11 : Operation 3109 [1/1] (1.35ns)   --->   "store i1 %icmp_ln1494_17, i1* %pg_buf_all_V_17_addr, align 1" [net_hls.cc:308]   --->   Operation 3109 'store' <Predicate = (icmp_ln321_48)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 4> <RAM>
ST_11 : Operation 3110 [1/1] (0.00ns)   --->   "br label %_ZN12ap_range_refILi512ELb0EEaSILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEERS0_RK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.172098_ifconv" [net_hls.cc:308]   --->   Operation 3110 'br' <Predicate = (icmp_ln321_48)> <Delay = 0.00>
ST_11 : Operation 3111 [1/1] (0.00ns)   --->   "%pg_buf_all_V_18_addr = getelementptr [12996 x i1]* @pg_buf_all_V_18, i64 0, i64 %sext_ln308" [net_hls.cc:308]   --->   Operation 3111 'getelementptr' 'pg_buf_all_V_18_addr' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 3112 [1/1] (0.00ns)   --->   "%pg_buf_all_V_50_addr = getelementptr [12996 x i1]* @pg_buf_all_V_50, i64 0, i64 %sext_ln308" [net_hls.cc:308]   --->   Operation 3112 'getelementptr' 'pg_buf_all_V_50_addr' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 3113 [1/1] (1.35ns)   --->   "store i1 %icmp_ln1494_18, i1* %pg_buf_all_V_50_addr, align 1" [net_hls.cc:308]   --->   Operation 3113 'store' <Predicate = (!icmp_ln321_49)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 4> <RAM>
ST_11 : Operation 3114 [1/1] (0.00ns)   --->   "br label %_ZN12ap_range_refILi512ELb0EEaSILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEERS0_RK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.182033_ifconv" [net_hls.cc:308]   --->   Operation 3114 'br' <Predicate = (!icmp_ln321_49)> <Delay = 0.00>
ST_11 : Operation 3115 [1/1] (1.35ns)   --->   "store i1 %icmp_ln1494_18, i1* %pg_buf_all_V_18_addr, align 1" [net_hls.cc:308]   --->   Operation 3115 'store' <Predicate = (icmp_ln321_49)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 4> <RAM>
ST_11 : Operation 3116 [1/1] (0.00ns)   --->   "br label %_ZN12ap_range_refILi512ELb0EEaSILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEERS0_RK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.182033_ifconv" [net_hls.cc:308]   --->   Operation 3116 'br' <Predicate = (icmp_ln321_49)> <Delay = 0.00>
ST_11 : Operation 3117 [1/1] (0.00ns)   --->   "%pg_buf_all_V_19_addr = getelementptr [12996 x i1]* @pg_buf_all_V_19, i64 0, i64 %sext_ln308" [net_hls.cc:308]   --->   Operation 3117 'getelementptr' 'pg_buf_all_V_19_addr' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 3118 [1/1] (0.00ns)   --->   "%pg_buf_all_V_51_addr = getelementptr [12996 x i1]* @pg_buf_all_V_51, i64 0, i64 %sext_ln308" [net_hls.cc:308]   --->   Operation 3118 'getelementptr' 'pg_buf_all_V_51_addr' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 3119 [1/1] (1.35ns)   --->   "store i1 %icmp_ln1494_19, i1* %pg_buf_all_V_51_addr, align 1" [net_hls.cc:308]   --->   Operation 3119 'store' <Predicate = (!icmp_ln321_50)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 4> <RAM>
ST_11 : Operation 3120 [1/1] (0.00ns)   --->   "br label %_ZN12ap_range_refILi512ELb0EEaSILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEERS0_RK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.191968_ifconv" [net_hls.cc:308]   --->   Operation 3120 'br' <Predicate = (!icmp_ln321_50)> <Delay = 0.00>
ST_11 : Operation 3121 [1/1] (1.35ns)   --->   "store i1 %icmp_ln1494_19, i1* %pg_buf_all_V_19_addr, align 1" [net_hls.cc:308]   --->   Operation 3121 'store' <Predicate = (icmp_ln321_50)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 4> <RAM>
ST_11 : Operation 3122 [1/1] (0.00ns)   --->   "br label %_ZN12ap_range_refILi512ELb0EEaSILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEERS0_RK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.191968_ifconv" [net_hls.cc:308]   --->   Operation 3122 'br' <Predicate = (icmp_ln321_50)> <Delay = 0.00>
ST_11 : Operation 3123 [1/1] (0.00ns)   --->   "%pg_buf_all_V_20_addr = getelementptr [12996 x i1]* @pg_buf_all_V_20, i64 0, i64 %sext_ln308" [net_hls.cc:308]   --->   Operation 3123 'getelementptr' 'pg_buf_all_V_20_addr' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 3124 [1/1] (0.00ns)   --->   "%pg_buf_all_V_52_addr = getelementptr [12996 x i1]* @pg_buf_all_V_52, i64 0, i64 %sext_ln308" [net_hls.cc:308]   --->   Operation 3124 'getelementptr' 'pg_buf_all_V_52_addr' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 3125 [1/1] (1.35ns)   --->   "store i1 %icmp_ln1494_20, i1* %pg_buf_all_V_52_addr, align 1" [net_hls.cc:308]   --->   Operation 3125 'store' <Predicate = (!icmp_ln321_51)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 4> <RAM>
ST_11 : Operation 3126 [1/1] (0.00ns)   --->   "br label %_ZN12ap_range_refILi512ELb0EEaSILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEERS0_RK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.201903_ifconv" [net_hls.cc:308]   --->   Operation 3126 'br' <Predicate = (!icmp_ln321_51)> <Delay = 0.00>
ST_11 : Operation 3127 [1/1] (1.35ns)   --->   "store i1 %icmp_ln1494_20, i1* %pg_buf_all_V_20_addr, align 1" [net_hls.cc:308]   --->   Operation 3127 'store' <Predicate = (icmp_ln321_51)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 4> <RAM>
ST_11 : Operation 3128 [1/1] (0.00ns)   --->   "br label %_ZN12ap_range_refILi512ELb0EEaSILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEERS0_RK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.201903_ifconv" [net_hls.cc:308]   --->   Operation 3128 'br' <Predicate = (icmp_ln321_51)> <Delay = 0.00>
ST_11 : Operation 3129 [1/1] (0.00ns)   --->   "%pg_buf_all_V_21_addr = getelementptr [12996 x i1]* @pg_buf_all_V_21, i64 0, i64 %sext_ln308" [net_hls.cc:308]   --->   Operation 3129 'getelementptr' 'pg_buf_all_V_21_addr' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 3130 [1/1] (0.00ns)   --->   "%pg_buf_all_V_53_addr = getelementptr [12996 x i1]* @pg_buf_all_V_53, i64 0, i64 %sext_ln308" [net_hls.cc:308]   --->   Operation 3130 'getelementptr' 'pg_buf_all_V_53_addr' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 3131 [1/1] (1.35ns)   --->   "store i1 %icmp_ln1494_21, i1* %pg_buf_all_V_53_addr, align 1" [net_hls.cc:308]   --->   Operation 3131 'store' <Predicate = (!icmp_ln321_52)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 4> <RAM>
ST_11 : Operation 3132 [1/1] (0.00ns)   --->   "br label %_ZN12ap_range_refILi512ELb0EEaSILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEERS0_RK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.211838_ifconv" [net_hls.cc:308]   --->   Operation 3132 'br' <Predicate = (!icmp_ln321_52)> <Delay = 0.00>
ST_11 : Operation 3133 [1/1] (1.35ns)   --->   "store i1 %icmp_ln1494_21, i1* %pg_buf_all_V_21_addr, align 1" [net_hls.cc:308]   --->   Operation 3133 'store' <Predicate = (icmp_ln321_52)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 4> <RAM>
ST_11 : Operation 3134 [1/1] (0.00ns)   --->   "br label %_ZN12ap_range_refILi512ELb0EEaSILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEERS0_RK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.211838_ifconv" [net_hls.cc:308]   --->   Operation 3134 'br' <Predicate = (icmp_ln321_52)> <Delay = 0.00>
ST_11 : Operation 3135 [1/1] (0.00ns)   --->   "%pg_buf_all_V_22_addr = getelementptr [12996 x i1]* @pg_buf_all_V_22, i64 0, i64 %sext_ln308" [net_hls.cc:308]   --->   Operation 3135 'getelementptr' 'pg_buf_all_V_22_addr' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 3136 [1/1] (0.00ns)   --->   "%pg_buf_all_V_54_addr = getelementptr [12996 x i1]* @pg_buf_all_V_54, i64 0, i64 %sext_ln308" [net_hls.cc:308]   --->   Operation 3136 'getelementptr' 'pg_buf_all_V_54_addr' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 3137 [1/1] (1.35ns)   --->   "store i1 %icmp_ln1494_22, i1* %pg_buf_all_V_54_addr, align 1" [net_hls.cc:308]   --->   Operation 3137 'store' <Predicate = (!icmp_ln321_53)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 4> <RAM>
ST_11 : Operation 3138 [1/1] (0.00ns)   --->   "br label %_ZN12ap_range_refILi512ELb0EEaSILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEERS0_RK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.221773_ifconv" [net_hls.cc:308]   --->   Operation 3138 'br' <Predicate = (!icmp_ln321_53)> <Delay = 0.00>
ST_11 : Operation 3139 [1/1] (1.35ns)   --->   "store i1 %icmp_ln1494_22, i1* %pg_buf_all_V_22_addr, align 1" [net_hls.cc:308]   --->   Operation 3139 'store' <Predicate = (icmp_ln321_53)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 4> <RAM>
ST_11 : Operation 3140 [1/1] (0.00ns)   --->   "br label %_ZN12ap_range_refILi512ELb0EEaSILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEERS0_RK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.221773_ifconv" [net_hls.cc:308]   --->   Operation 3140 'br' <Predicate = (icmp_ln321_53)> <Delay = 0.00>
ST_11 : Operation 3141 [1/1] (0.00ns)   --->   "%pg_buf_all_V_23_addr = getelementptr [12996 x i1]* @pg_buf_all_V_23, i64 0, i64 %sext_ln308" [net_hls.cc:308]   --->   Operation 3141 'getelementptr' 'pg_buf_all_V_23_addr' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 3142 [1/1] (0.00ns)   --->   "%pg_buf_all_V_55_addr = getelementptr [12996 x i1]* @pg_buf_all_V_55, i64 0, i64 %sext_ln308" [net_hls.cc:308]   --->   Operation 3142 'getelementptr' 'pg_buf_all_V_55_addr' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 3143 [1/1] (1.35ns)   --->   "store i1 %icmp_ln1494_23, i1* %pg_buf_all_V_55_addr, align 1" [net_hls.cc:308]   --->   Operation 3143 'store' <Predicate = (!icmp_ln321_54)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 4> <RAM>
ST_11 : Operation 3144 [1/1] (0.00ns)   --->   "br label %_ZN12ap_range_refILi512ELb0EEaSILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEERS0_RK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.231708_ifconv" [net_hls.cc:308]   --->   Operation 3144 'br' <Predicate = (!icmp_ln321_54)> <Delay = 0.00>
ST_11 : Operation 3145 [1/1] (1.35ns)   --->   "store i1 %icmp_ln1494_23, i1* %pg_buf_all_V_23_addr, align 1" [net_hls.cc:308]   --->   Operation 3145 'store' <Predicate = (icmp_ln321_54)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 4> <RAM>
ST_11 : Operation 3146 [1/1] (0.00ns)   --->   "br label %_ZN12ap_range_refILi512ELb0EEaSILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEERS0_RK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.231708_ifconv" [net_hls.cc:308]   --->   Operation 3146 'br' <Predicate = (icmp_ln321_54)> <Delay = 0.00>
ST_11 : Operation 3147 [1/1] (0.00ns)   --->   "%pg_buf_all_V_24_addr = getelementptr [12996 x i1]* @pg_buf_all_V_24, i64 0, i64 %sext_ln308" [net_hls.cc:308]   --->   Operation 3147 'getelementptr' 'pg_buf_all_V_24_addr' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 3148 [1/1] (0.00ns)   --->   "%pg_buf_all_V_56_addr = getelementptr [12996 x i1]* @pg_buf_all_V_56, i64 0, i64 %sext_ln308" [net_hls.cc:308]   --->   Operation 3148 'getelementptr' 'pg_buf_all_V_56_addr' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 3149 [1/1] (1.35ns)   --->   "store i1 %icmp_ln1494_24, i1* %pg_buf_all_V_56_addr, align 1" [net_hls.cc:308]   --->   Operation 3149 'store' <Predicate = (!icmp_ln321_55)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 4> <RAM>
ST_11 : Operation 3150 [1/1] (0.00ns)   --->   "br label %_ZN12ap_range_refILi512ELb0EEaSILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEERS0_RK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.241643_ifconv" [net_hls.cc:308]   --->   Operation 3150 'br' <Predicate = (!icmp_ln321_55)> <Delay = 0.00>
ST_11 : Operation 3151 [1/1] (1.35ns)   --->   "store i1 %icmp_ln1494_24, i1* %pg_buf_all_V_24_addr, align 1" [net_hls.cc:308]   --->   Operation 3151 'store' <Predicate = (icmp_ln321_55)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 4> <RAM>
ST_11 : Operation 3152 [1/1] (0.00ns)   --->   "br label %_ZN12ap_range_refILi512ELb0EEaSILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEERS0_RK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.241643_ifconv" [net_hls.cc:308]   --->   Operation 3152 'br' <Predicate = (icmp_ln321_55)> <Delay = 0.00>
ST_11 : Operation 3153 [1/1] (0.00ns)   --->   "%pg_buf_all_V_25_addr = getelementptr [12996 x i1]* @pg_buf_all_V_25, i64 0, i64 %sext_ln308" [net_hls.cc:308]   --->   Operation 3153 'getelementptr' 'pg_buf_all_V_25_addr' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 3154 [1/1] (0.00ns)   --->   "%pg_buf_all_V_57_addr = getelementptr [12996 x i1]* @pg_buf_all_V_57, i64 0, i64 %sext_ln308" [net_hls.cc:308]   --->   Operation 3154 'getelementptr' 'pg_buf_all_V_57_addr' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 3155 [1/1] (1.35ns)   --->   "store i1 %icmp_ln1494_25, i1* %pg_buf_all_V_57_addr, align 1" [net_hls.cc:308]   --->   Operation 3155 'store' <Predicate = (!icmp_ln321_56)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 4> <RAM>
ST_11 : Operation 3156 [1/1] (0.00ns)   --->   "br label %_ZN12ap_range_refILi512ELb0EEaSILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEERS0_RK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.251578_ifconv" [net_hls.cc:308]   --->   Operation 3156 'br' <Predicate = (!icmp_ln321_56)> <Delay = 0.00>
ST_11 : Operation 3157 [1/1] (1.35ns)   --->   "store i1 %icmp_ln1494_25, i1* %pg_buf_all_V_25_addr, align 1" [net_hls.cc:308]   --->   Operation 3157 'store' <Predicate = (icmp_ln321_56)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 4> <RAM>
ST_11 : Operation 3158 [1/1] (0.00ns)   --->   "br label %_ZN12ap_range_refILi512ELb0EEaSILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEERS0_RK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.251578_ifconv" [net_hls.cc:308]   --->   Operation 3158 'br' <Predicate = (icmp_ln321_56)> <Delay = 0.00>
ST_11 : Operation 3159 [1/1] (0.00ns)   --->   "%pg_buf_all_V_26_addr = getelementptr [12996 x i1]* @pg_buf_all_V_26, i64 0, i64 %sext_ln308" [net_hls.cc:308]   --->   Operation 3159 'getelementptr' 'pg_buf_all_V_26_addr' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 3160 [1/1] (0.00ns)   --->   "%pg_buf_all_V_58_addr = getelementptr [12996 x i1]* @pg_buf_all_V_58, i64 0, i64 %sext_ln308" [net_hls.cc:308]   --->   Operation 3160 'getelementptr' 'pg_buf_all_V_58_addr' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 3161 [1/1] (1.35ns)   --->   "store i1 %icmp_ln1494_26, i1* %pg_buf_all_V_58_addr, align 1" [net_hls.cc:308]   --->   Operation 3161 'store' <Predicate = (!icmp_ln321_57)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 4> <RAM>
ST_11 : Operation 3162 [1/1] (0.00ns)   --->   "br label %_ZN12ap_range_refILi512ELb0EEaSILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEERS0_RK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.261513_ifconv" [net_hls.cc:308]   --->   Operation 3162 'br' <Predicate = (!icmp_ln321_57)> <Delay = 0.00>
ST_11 : Operation 3163 [1/1] (1.35ns)   --->   "store i1 %icmp_ln1494_26, i1* %pg_buf_all_V_26_addr, align 1" [net_hls.cc:308]   --->   Operation 3163 'store' <Predicate = (icmp_ln321_57)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 4> <RAM>
ST_11 : Operation 3164 [1/1] (0.00ns)   --->   "br label %_ZN12ap_range_refILi512ELb0EEaSILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEERS0_RK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.261513_ifconv" [net_hls.cc:308]   --->   Operation 3164 'br' <Predicate = (icmp_ln321_57)> <Delay = 0.00>
ST_11 : Operation 3165 [1/1] (0.00ns)   --->   "%pg_buf_all_V_27_addr = getelementptr [12996 x i1]* @pg_buf_all_V_27, i64 0, i64 %sext_ln308" [net_hls.cc:308]   --->   Operation 3165 'getelementptr' 'pg_buf_all_V_27_addr' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 3166 [1/1] (0.00ns)   --->   "%pg_buf_all_V_59_addr = getelementptr [12996 x i1]* @pg_buf_all_V_59, i64 0, i64 %sext_ln308" [net_hls.cc:308]   --->   Operation 3166 'getelementptr' 'pg_buf_all_V_59_addr' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 3167 [1/1] (1.35ns)   --->   "store i1 %icmp_ln1494_27, i1* %pg_buf_all_V_59_addr, align 1" [net_hls.cc:308]   --->   Operation 3167 'store' <Predicate = (!icmp_ln321_58)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 4> <RAM>
ST_11 : Operation 3168 [1/1] (0.00ns)   --->   "br label %_ZN12ap_range_refILi512ELb0EEaSILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEERS0_RK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.271448_ifconv" [net_hls.cc:308]   --->   Operation 3168 'br' <Predicate = (!icmp_ln321_58)> <Delay = 0.00>
ST_11 : Operation 3169 [1/1] (1.35ns)   --->   "store i1 %icmp_ln1494_27, i1* %pg_buf_all_V_27_addr, align 1" [net_hls.cc:308]   --->   Operation 3169 'store' <Predicate = (icmp_ln321_58)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 4> <RAM>
ST_11 : Operation 3170 [1/1] (0.00ns)   --->   "br label %_ZN12ap_range_refILi512ELb0EEaSILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEERS0_RK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.271448_ifconv" [net_hls.cc:308]   --->   Operation 3170 'br' <Predicate = (icmp_ln321_58)> <Delay = 0.00>
ST_11 : Operation 3171 [1/1] (0.00ns)   --->   "%pg_buf_all_V_28_addr = getelementptr [12996 x i1]* @pg_buf_all_V_28, i64 0, i64 %sext_ln308" [net_hls.cc:308]   --->   Operation 3171 'getelementptr' 'pg_buf_all_V_28_addr' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 3172 [1/1] (0.00ns)   --->   "%pg_buf_all_V_60_addr = getelementptr [12996 x i1]* @pg_buf_all_V_60, i64 0, i64 %sext_ln308" [net_hls.cc:308]   --->   Operation 3172 'getelementptr' 'pg_buf_all_V_60_addr' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 3173 [1/1] (1.35ns)   --->   "store i1 %icmp_ln1494_28, i1* %pg_buf_all_V_60_addr, align 1" [net_hls.cc:308]   --->   Operation 3173 'store' <Predicate = (!icmp_ln321_59)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 4> <RAM>
ST_11 : Operation 3174 [1/1] (0.00ns)   --->   "br label %_ZN12ap_range_refILi512ELb0EEaSILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEERS0_RK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.281383_ifconv" [net_hls.cc:308]   --->   Operation 3174 'br' <Predicate = (!icmp_ln321_59)> <Delay = 0.00>
ST_11 : Operation 3175 [1/1] (1.35ns)   --->   "store i1 %icmp_ln1494_28, i1* %pg_buf_all_V_28_addr, align 1" [net_hls.cc:308]   --->   Operation 3175 'store' <Predicate = (icmp_ln321_59)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 4> <RAM>
ST_11 : Operation 3176 [1/1] (0.00ns)   --->   "br label %_ZN12ap_range_refILi512ELb0EEaSILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEERS0_RK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.281383_ifconv" [net_hls.cc:308]   --->   Operation 3176 'br' <Predicate = (icmp_ln321_59)> <Delay = 0.00>
ST_11 : Operation 3177 [1/1] (0.00ns)   --->   "%pg_buf_all_V_29_addr = getelementptr [12996 x i1]* @pg_buf_all_V_29, i64 0, i64 %sext_ln308" [net_hls.cc:308]   --->   Operation 3177 'getelementptr' 'pg_buf_all_V_29_addr' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 3178 [1/1] (0.00ns)   --->   "%pg_buf_all_V_61_addr = getelementptr [12996 x i1]* @pg_buf_all_V_61, i64 0, i64 %sext_ln308" [net_hls.cc:308]   --->   Operation 3178 'getelementptr' 'pg_buf_all_V_61_addr' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 3179 [1/1] (1.35ns)   --->   "store i1 %icmp_ln1494_29, i1* %pg_buf_all_V_61_addr, align 1" [net_hls.cc:308]   --->   Operation 3179 'store' <Predicate = (!icmp_ln321_60)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 4> <RAM>
ST_11 : Operation 3180 [1/1] (0.00ns)   --->   "br label %_ZN12ap_range_refILi512ELb0EEaSILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEERS0_RK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.291318_ifconv" [net_hls.cc:308]   --->   Operation 3180 'br' <Predicate = (!icmp_ln321_60)> <Delay = 0.00>
ST_11 : Operation 3181 [1/1] (1.35ns)   --->   "store i1 %icmp_ln1494_29, i1* %pg_buf_all_V_29_addr, align 1" [net_hls.cc:308]   --->   Operation 3181 'store' <Predicate = (icmp_ln321_60)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 4> <RAM>
ST_11 : Operation 3182 [1/1] (0.00ns)   --->   "br label %_ZN12ap_range_refILi512ELb0EEaSILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEERS0_RK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.291318_ifconv" [net_hls.cc:308]   --->   Operation 3182 'br' <Predicate = (icmp_ln321_60)> <Delay = 0.00>
ST_11 : Operation 3183 [1/1] (0.00ns)   --->   "%pg_buf_all_V_30_addr = getelementptr [12996 x i1]* @pg_buf_all_V_30, i64 0, i64 %sext_ln308" [net_hls.cc:308]   --->   Operation 3183 'getelementptr' 'pg_buf_all_V_30_addr' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 3184 [1/1] (0.00ns)   --->   "%pg_buf_all_V_62_addr = getelementptr [12996 x i1]* @pg_buf_all_V_62, i64 0, i64 %sext_ln308" [net_hls.cc:308]   --->   Operation 3184 'getelementptr' 'pg_buf_all_V_62_addr' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 3185 [1/1] (1.35ns)   --->   "store i1 %icmp_ln1494_30, i1* %pg_buf_all_V_62_addr, align 1" [net_hls.cc:308]   --->   Operation 3185 'store' <Predicate = (!icmp_ln321_61)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 4> <RAM>
ST_11 : Operation 3186 [1/1] (0.00ns)   --->   "br label %_ZN12ap_range_refILi512ELb0EEaSILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEERS0_RK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.301253_ifconv" [net_hls.cc:308]   --->   Operation 3186 'br' <Predicate = (!icmp_ln321_61)> <Delay = 0.00>
ST_11 : Operation 3187 [1/1] (1.35ns)   --->   "store i1 %icmp_ln1494_30, i1* %pg_buf_all_V_30_addr, align 1" [net_hls.cc:308]   --->   Operation 3187 'store' <Predicate = (icmp_ln321_61)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 4> <RAM>
ST_11 : Operation 3188 [1/1] (0.00ns)   --->   "br label %_ZN12ap_range_refILi512ELb0EEaSILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEERS0_RK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.301253_ifconv" [net_hls.cc:308]   --->   Operation 3188 'br' <Predicate = (icmp_ln321_61)> <Delay = 0.00>
ST_11 : Operation 3189 [1/1] (0.00ns)   --->   "%pg_buf_all_V_31_addr = getelementptr [12996 x i1]* @pg_buf_all_V_31, i64 0, i64 %sext_ln308" [net_hls.cc:308]   --->   Operation 3189 'getelementptr' 'pg_buf_all_V_31_addr' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 3190 [1/1] (0.00ns)   --->   "%pg_buf_all_V_63_addr = getelementptr [12996 x i1]* @pg_buf_all_V_63, i64 0, i64 %sext_ln308" [net_hls.cc:308]   --->   Operation 3190 'getelementptr' 'pg_buf_all_V_63_addr' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 3191 [1/1] (1.35ns)   --->   "store i1 %icmp_ln1494_31, i1* %pg_buf_all_V_63_addr, align 1" [net_hls.cc:308]   --->   Operation 3191 'store' <Predicate = (!icmp_ln321_62)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 4> <RAM>
ST_11 : Operation 3192 [1/1] (0.00ns)   --->   "br label %hls_label_19_end" [net_hls.cc:308]   --->   Operation 3192 'br' <Predicate = (!icmp_ln321_62)> <Delay = 0.00>
ST_11 : Operation 3193 [1/1] (1.35ns)   --->   "store i1 %icmp_ln1494_31, i1* %pg_buf_all_V_31_addr, align 1" [net_hls.cc:308]   --->   Operation 3193 'store' <Predicate = (icmp_ln321_62)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 4> <RAM>
ST_11 : Operation 3194 [1/1] (0.00ns)   --->   "br label %hls_label_19_end" [net_hls.cc:308]   --->   Operation 3194 'br' <Predicate = (icmp_ln321_62)> <Delay = 0.00>
ST_11 : Operation 3195 [2/10] (1.53ns)   --->   "%empty = urem i6 %indvar_flatten, 7" [net_hls.cc:289]   --->   Operation 3195 'urem' 'empty' <Predicate = true> <Delay = 1.53> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 9> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 3196 [2/10] (1.53ns)   --->   "%empty_28 = urem i6 %add_ln289_2, 7" [net_hls.cc:289]   --->   Operation 3196 'urem' 'empty_28' <Predicate = (!icmp_ln289)> <Delay = 1.53> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 9> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 2.41>
ST_12 : Operation 3197 [1/1] (0.00ns)   --->   "%zext_ln289_2 = zext i14 %add_ln289 to i20" [net_hls.cc:289]   --->   Operation 3197 'zext' 'zext_ln289_2' <Predicate = (!icmp_ln289)> <Delay = 0.00>
ST_12 : Operation 3198 [1/1] (1.06ns)   --->   "%add_ln289_1 = add i20 %add_ln310, %zext_ln289_2" [net_hls.cc:289]   --->   Operation 3198 'add' 'add_ln289_1' <Predicate = (!icmp_ln289)> <Delay = 1.06> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 3199 [1/1] (0.00ns)   --->   "%sext_ln289 = sext i20 %add_ln289_1 to i28" [net_hls.cc:289]   --->   Operation 3199 'sext' 'sext_ln289' <Predicate = (!icmp_ln289)> <Delay = 0.00>
ST_12 : Operation 3200 [1/1] (1.13ns)   --->   "%add_ln414 = add i28 %sext_ln289, %zext_ln289" [net_hls.cc:310]   --->   Operation 3200 'add' 'add_ln414' <Predicate = true> <Delay = 1.13> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 3201 [1/10] (1.53ns)   --->   "%empty = urem i6 %indvar_flatten, 7" [net_hls.cc:289]   --->   Operation 3201 'urem' 'empty' <Predicate = true> <Delay = 1.53> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 9> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 3202 [1/1] (0.88ns)   --->   "%empty_26 = icmp eq i6 %empty, 0" [net_hls.cc:289]   --->   Operation 3202 'icmp' 'empty_26' <Predicate = true> <Delay = 0.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 3203 [1/1] (0.00ns)   --->   "br i1 %empty_26, label %ReqBB, label %hls_label_19_end1" [net_hls.cc:289]   --->   Operation 3203 'br' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 3204 [1/10] (1.53ns)   --->   "%empty_28 = urem i6 %add_ln289_2, 7" [net_hls.cc:289]   --->   Operation 3204 'urem' 'empty_28' <Predicate = (!icmp_ln289)> <Delay = 1.53> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 9> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 3205 [1/1] (0.88ns)   --->   "%empty_29 = icmp eq i6 %empty_28, 0" [net_hls.cc:289]   --->   Operation 3205 'icmp' 'empty_29' <Predicate = (!icmp_ln289)> <Delay = 0.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 3206 [1/1] (0.00ns)   --->   "br i1 %empty_29, label %RespBB, label %BurstBB1" [net_hls.cc:289]   --->   Operation 3206 'br' <Predicate = (!icmp_ln289)> <Delay = 0.00>

State 13 <SV = 12> <Delay = 2.62>
ST_13 : Operation 3207 [1/1] (0.00ns)   --->   "%sext_ln414 = sext i28 %add_ln414 to i64" [net_hls.cc:310]   --->   Operation 3207 'sext' 'sext_ln414' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 3208 [1/1] (0.00ns)   --->   "%ddr_ptr_V_addr = getelementptr i512* %ddr_ptr_V, i64 %sext_ln414" [net_hls.cc:310]   --->   Operation 3208 'getelementptr' 'ddr_ptr_V_addr' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 3209 [1/1] (2.62ns)   --->   "%ddr_ptr_V_addr_1_wr_s = call i1 @_ssdm_op_WriteReq.m_axi.i512P(i512* %ddr_ptr_V_addr, i32 7)" [net_hls.cc:310]   --->   Operation 3209 'writereq' 'ddr_ptr_V_addr_1_wr_s' <Predicate = (empty_26)> <Delay = 2.62> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_13 : Operation 3210 [1/1] (0.00ns)   --->   "br label %hls_label_19_end1"   --->   Operation 3210 'br' <Predicate = (empty_26)> <Delay = 0.00>

State 14 <SV = 13> <Delay = 2.62>
ST_14 : Operation 3211 [1/1] (0.00ns)   --->   "%empty_30 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 49, i64 49, i64 49)"   --->   Operation 3211 'speclooptripcount' 'empty_30' <Predicate = (!icmp_ln289)> <Delay = 0.00>
ST_14 : Operation 3212 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1430) nounwind" [net_hls.cc:291]   --->   Operation 3212 'specpipeline' <Predicate = (!icmp_ln289)> <Delay = 0.00>
ST_14 : Operation 3213 [1/1] (0.00ns)   --->   "%sext_ln215 = sext i6 %select_ln850 to i9" [net_hls.cc:301]   --->   Operation 3213 'sext' 'sext_ln215' <Predicate = (!icmp_ln289)> <Delay = 0.00>
ST_14 : Operation 3214 [1/1] (0.00ns)   --->   "%sext_ln215_32 = sext i6 %select_ln850_32 to i9" [net_hls.cc:301]   --->   Operation 3214 'sext' 'sext_ln215_32' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 3215 [1/1] (0.00ns)   --->   "%sext_ln215_33 = sext i6 %select_ln850_33 to i9" [net_hls.cc:301]   --->   Operation 3215 'sext' 'sext_ln215_33' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 3216 [1/1] (0.00ns)   --->   "%sext_ln215_34 = sext i6 %select_ln850_34 to i9" [net_hls.cc:301]   --->   Operation 3216 'sext' 'sext_ln215_34' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 3217 [1/1] (0.00ns)   --->   "%sext_ln215_35 = sext i6 %select_ln850_35 to i9" [net_hls.cc:301]   --->   Operation 3217 'sext' 'sext_ln215_35' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 3218 [1/1] (0.00ns)   --->   "%sext_ln215_36 = sext i6 %select_ln850_36 to i9" [net_hls.cc:301]   --->   Operation 3218 'sext' 'sext_ln215_36' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 3219 [1/1] (0.00ns)   --->   "%sext_ln215_37 = sext i6 %select_ln850_37 to i9" [net_hls.cc:301]   --->   Operation 3219 'sext' 'sext_ln215_37' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 3220 [1/1] (0.00ns)   --->   "%sext_ln215_38 = sext i6 %select_ln850_38 to i9" [net_hls.cc:301]   --->   Operation 3220 'sext' 'sext_ln215_38' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 3221 [1/1] (0.00ns)   --->   "%sext_ln215_39 = sext i6 %select_ln850_39 to i9" [net_hls.cc:301]   --->   Operation 3221 'sext' 'sext_ln215_39' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 3222 [1/1] (0.00ns)   --->   "%sext_ln215_40 = sext i6 %select_ln850_40 to i9" [net_hls.cc:301]   --->   Operation 3222 'sext' 'sext_ln215_40' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 3223 [1/1] (0.00ns)   --->   "%sext_ln215_41 = sext i6 %select_ln850_41 to i9" [net_hls.cc:301]   --->   Operation 3223 'sext' 'sext_ln215_41' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 3224 [1/1] (0.00ns)   --->   "%sext_ln215_42 = sext i6 %select_ln850_42 to i9" [net_hls.cc:301]   --->   Operation 3224 'sext' 'sext_ln215_42' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 3225 [1/1] (0.00ns)   --->   "%sext_ln215_43 = sext i6 %select_ln850_43 to i9" [net_hls.cc:301]   --->   Operation 3225 'sext' 'sext_ln215_43' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 3226 [1/1] (0.00ns)   --->   "%sext_ln215_44 = sext i6 %select_ln850_44 to i9" [net_hls.cc:301]   --->   Operation 3226 'sext' 'sext_ln215_44' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 3227 [1/1] (0.00ns)   --->   "%sext_ln215_45 = sext i6 %select_ln850_45 to i9" [net_hls.cc:301]   --->   Operation 3227 'sext' 'sext_ln215_45' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 3228 [1/1] (0.00ns)   --->   "%sext_ln215_46 = sext i6 %select_ln850_46 to i9" [net_hls.cc:301]   --->   Operation 3228 'sext' 'sext_ln215_46' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 3229 [1/1] (0.00ns)   --->   "%sext_ln215_47 = sext i6 %select_ln850_47 to i9" [net_hls.cc:301]   --->   Operation 3229 'sext' 'sext_ln215_47' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 3230 [1/1] (0.00ns)   --->   "%sext_ln215_48 = sext i6 %select_ln850_48 to i9" [net_hls.cc:301]   --->   Operation 3230 'sext' 'sext_ln215_48' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 3231 [1/1] (0.00ns)   --->   "%sext_ln215_49 = sext i6 %select_ln850_49 to i9" [net_hls.cc:301]   --->   Operation 3231 'sext' 'sext_ln215_49' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 3232 [1/1] (0.00ns)   --->   "%sext_ln215_50 = sext i6 %select_ln850_50 to i9" [net_hls.cc:301]   --->   Operation 3232 'sext' 'sext_ln215_50' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 3233 [1/1] (0.00ns)   --->   "%sext_ln215_51 = sext i6 %select_ln850_51 to i9" [net_hls.cc:301]   --->   Operation 3233 'sext' 'sext_ln215_51' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 3234 [1/1] (0.00ns)   --->   "%sext_ln215_52 = sext i6 %select_ln850_52 to i9" [net_hls.cc:301]   --->   Operation 3234 'sext' 'sext_ln215_52' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 3235 [1/1] (0.00ns)   --->   "%sext_ln215_53 = sext i6 %select_ln850_53 to i9" [net_hls.cc:301]   --->   Operation 3235 'sext' 'sext_ln215_53' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 3236 [1/1] (0.00ns)   --->   "%sext_ln215_54 = sext i6 %select_ln850_54 to i9" [net_hls.cc:301]   --->   Operation 3236 'sext' 'sext_ln215_54' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 3237 [1/1] (0.00ns)   --->   "%sext_ln215_55 = sext i6 %select_ln850_55 to i9" [net_hls.cc:301]   --->   Operation 3237 'sext' 'sext_ln215_55' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 3238 [1/1] (0.00ns)   --->   "%sext_ln215_56 = sext i6 %select_ln850_56 to i9" [net_hls.cc:301]   --->   Operation 3238 'sext' 'sext_ln215_56' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 3239 [1/1] (0.00ns)   --->   "%sext_ln215_57 = sext i6 %select_ln850_57 to i9" [net_hls.cc:301]   --->   Operation 3239 'sext' 'sext_ln215_57' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 3240 [1/1] (0.00ns)   --->   "%sext_ln215_58 = sext i6 %select_ln850_58 to i9" [net_hls.cc:301]   --->   Operation 3240 'sext' 'sext_ln215_58' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 3241 [1/1] (0.00ns)   --->   "%sext_ln215_59 = sext i6 %select_ln850_59 to i9" [net_hls.cc:301]   --->   Operation 3241 'sext' 'sext_ln215_59' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 3242 [1/1] (0.00ns)   --->   "%sext_ln215_60 = sext i6 %select_ln850_60 to i9" [net_hls.cc:301]   --->   Operation 3242 'sext' 'sext_ln215_60' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 3243 [1/1] (0.00ns)   --->   "%sext_ln215_61 = sext i6 %select_ln850_61 to i9" [net_hls.cc:301]   --->   Operation 3243 'sext' 'sext_ln215_61' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 3244 [1/1] (0.00ns)   --->   "%sext_ln215_62 = sext i6 %select_ln850_62 to i9" [net_hls.cc:301]   --->   Operation 3244 'sext' 'sext_ln215_62' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 3245 [1/1] (0.00ns)   --->   "%p_Result_62_s = call i512 @_ssdm_op_BitConcatenate.i512.i7.i9.i7.i9.i7.i9.i7.i9.i7.i9.i7.i9.i7.i9.i7.i9.i7.i9.i7.i9.i7.i9.i7.i9.i7.i9.i7.i9.i7.i9.i7.i9.i7.i9.i7.i9.i7.i9.i7.i9.i7.i9.i7.i9.i7.i9.i7.i9.i7.i9.i7.i9.i7.i9.i7.i9.i7.i9.i7.i9.i7.i9.i7.i9(i7 0, i9 %sext_ln215_62, i7 0, i9 %sext_ln215_61, i7 0, i9 %sext_ln215_60, i7 0, i9 %sext_ln215_59, i7 0, i9 %sext_ln215_58, i7 0, i9 %sext_ln215_57, i7 0, i9 %sext_ln215_56, i7 0, i9 %sext_ln215_55, i7 0, i9 %sext_ln215_54, i7 0, i9 %sext_ln215_53, i7 0, i9 %sext_ln215_52, i7 0, i9 %sext_ln215_51, i7 0, i9 %sext_ln215_50, i7 0, i9 %sext_ln215_49, i7 0, i9 %sext_ln215_48, i7 0, i9 %sext_ln215_47, i7 0, i9 %sext_ln215_46, i7 0, i9 %sext_ln215_45, i7 0, i9 %sext_ln215_44, i7 0, i9 %sext_ln215_43, i7 0, i9 %sext_ln215_42, i7 0, i9 %sext_ln215_41, i7 0, i9 %sext_ln215_40, i7 0, i9 %sext_ln215_39, i7 0, i9 %sext_ln215_38, i7 0, i9 %sext_ln215_37, i7 0, i9 %sext_ln215_36, i7 0, i9 %sext_ln215_35, i7 0, i9 %sext_ln215_34, i7 0, i9 %sext_ln215_33, i7 0, i9 %sext_ln215_32, i7 0, i9 %sext_ln215)" [net_hls.cc:301]   --->   Operation 3245 'bitconcatenate' 'p_Result_62_s' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 3246 [1/1] (2.62ns)   --->   "call void @_ssdm_op_Write.m_axi.i512P(i512* %ddr_ptr_V_addr, i512 %p_Result_62_s, i64 -1)" [net_hls.cc:310]   --->   Operation 3246 'write' <Predicate = (!icmp_ln289)> <Delay = 2.62> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_14 : Operation 3247 [1/1] (0.00ns)   --->   "%empty_27 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str34, i32 %tmp)" [net_hls.cc:311]   --->   Operation 3247 'specregionend' 'empty_27' <Predicate = (!icmp_ln289)> <Delay = 0.00>

State 15 <SV = 14> <Delay = 2.62>
ST_15 : Operation 3248 [5/5] (2.62ns)   --->   "%ddr_ptr_V_addr_1_wr_1 = call i1 @_ssdm_op_WriteResp.m_axi.i512P(i512* %ddr_ptr_V_addr)" [net_hls.cc:310]   --->   Operation 3248 'writeresp' 'ddr_ptr_V_addr_1_wr_1' <Predicate = (empty_29)> <Delay = 2.62> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 16 <SV = 15> <Delay = 2.62>
ST_16 : Operation 3249 [4/5] (2.62ns)   --->   "%ddr_ptr_V_addr_1_wr_1 = call i1 @_ssdm_op_WriteResp.m_axi.i512P(i512* %ddr_ptr_V_addr)" [net_hls.cc:310]   --->   Operation 3249 'writeresp' 'ddr_ptr_V_addr_1_wr_1' <Predicate = (empty_29)> <Delay = 2.62> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 17 <SV = 16> <Delay = 2.62>
ST_17 : Operation 3250 [3/5] (2.62ns)   --->   "%ddr_ptr_V_addr_1_wr_1 = call i1 @_ssdm_op_WriteResp.m_axi.i512P(i512* %ddr_ptr_V_addr)" [net_hls.cc:310]   --->   Operation 3250 'writeresp' 'ddr_ptr_V_addr_1_wr_1' <Predicate = (empty_29)> <Delay = 2.62> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 18 <SV = 17> <Delay = 2.62>
ST_18 : Operation 3251 [2/5] (2.62ns)   --->   "%ddr_ptr_V_addr_1_wr_1 = call i1 @_ssdm_op_WriteResp.m_axi.i512P(i512* %ddr_ptr_V_addr)" [net_hls.cc:310]   --->   Operation 3251 'writeresp' 'ddr_ptr_V_addr_1_wr_1' <Predicate = (empty_29)> <Delay = 2.62> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 19 <SV = 18> <Delay = 2.62>
ST_19 : Operation 3252 [1/5] (2.62ns)   --->   "%ddr_ptr_V_addr_1_wr_1 = call i1 @_ssdm_op_WriteResp.m_axi.i512P(i512* %ddr_ptr_V_addr)" [net_hls.cc:310]   --->   Operation 3252 'writeresp' 'ddr_ptr_V_addr_1_wr_1' <Predicate = (empty_29)> <Delay = 2.62> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_19 : Operation 3253 [1/1] (0.00ns)   --->   "br label %BurstBB1"   --->   Operation 3253 'br' <Predicate = (empty_29)> <Delay = 0.00>

State 20 <SV = 3> <Delay = 0.00>
ST_20 : Operation 3254 [1/1] (0.00ns)   --->   "ret void" [net_hls.cc:315]   --->   Operation 3254 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 3ns, clock uncertainty: 0.375ns.

 <State 1>: 2.85ns
The critical path consists of the following:
	wire read on port 'ch_offset' [137]  (0 ns)
	'mul' operation of DSP[143] ('mul_ln287', net_hls.cc:287) [143]  (2.85 ns)

 <State 2>: 1.05ns
The critical path consists of the following:
	'add' operation ('add_ln310', net_hls.cc:310) [413]  (1.05 ns)

 <State 3>: 2.42ns
The critical path consists of the following:
	'phi' operation ('indvar_flatten', net_hls.cc:289) with incoming values : ('add_ln289_2', net_hls.cc:289) [417]  (0 ns)
	'add' operation ('add_ln289_2', net_hls.cc:289) [423]  (0.887 ns)
	'urem' operation ('empty_28', net_hls.cc:289) [3314]  (1.53 ns)

 <State 4>: 2.57ns
The critical path consists of the following:
	'add' operation ('add_ln295', net_hls.cc:295) [436]  (0 ns)
	'add' operation ('add_ln295_1', net_hls.cc:295) [448]  (1.22 ns)
	'getelementptr' operation ('FM_buf_acc0_V_5_addr', net_hls.cc:298) [509]  (0 ns)
	'load' operation ('FM_buf_acc0_V_5_load', net_hls.cc:298) on array 'FM_buf_acc0_V_5' [952]  (1.35 ns)

 <State 5>: 2.34ns
The critical path consists of the following:
	'load' operation ('FM_buf_acc0_V_0_load', net_hls.cc:298) on array 'FM_buf_acc0_V_0' [517]  (1.35 ns)
	'add' operation ('add_ln1192', net_hls.cc:298) [522]  (0.989 ns)

 <State 6>: 1.53ns
The critical path consists of the following:
	'urem' operation ('empty', net_hls.cc:289) [3304]  (1.53 ns)

 <State 7>: 2.85ns
The critical path consists of the following:
	'mul' operation of DSP[535] ('mul_ln1118', net_hls.cc:299) [535]  (2.85 ns)

 <State 8>: 2.31ns
The critical path consists of the following:
	'add' operation ('add_ln415', net_hls.cc:299) [541]  (0.989 ns)
	'xor' operation ('xor_ln416', net_hls.cc:299) [543]  (0 ns)
	'and' operation ('and_ln416', net_hls.cc:299) [544]  (0.331 ns)
	'and' operation ('and_ln781', net_hls.cc:299) [556]  (0.331 ns)
	'or' operation ('or_ln786', net_hls.cc:299) [562]  (0 ns)
	'xor' operation ('xor_ln786_96', net_hls.cc:299) [563]  (0 ns)
	'and' operation ('and_ln786_129', net_hls.cc:299) [564]  (0.331 ns)
	'or' operation ('or_ln340_160', net_hls.cc:299) [565]  (0.331 ns)

 <State 9>: 2.08ns
The critical path consists of the following:
	'select' operation ('select_ln340_97', net_hls.cc:299) [568]  (0.548 ns)
	'select' operation ('select_ln340_193', net_hls.cc:299) [570]  (0.548 ns)
	'add' operation ('add_ln1192_66', net_hls.cc:300) [572]  (0.989 ns)

 <State 10>: 2.42ns
The critical path consists of the following:
	'xor' operation ('xor_ln786_97', net_hls.cc:300) [576]  (0 ns)
	'and' operation ('and_ln786_130', net_hls.cc:300) [577]  (0 ns)
	'select' operation ('select_ln388_97', net_hls.cc:300) [582]  (0.548 ns)
	'select' operation ('select_ln340_194', net_hls.cc:300) [583]  (0.548 ns)
	'add' operation ('add_ln700', net_hls.cc:301) [588]  (0.887 ns)
	'select' operation ('select_ln851', net_hls.cc:301) [589]  (0 ns)
	'select' operation ('select_ln850', net_hls.cc:301) [590]  (0.44 ns)

 <State 11>: 2.39ns
The critical path consists of the following:
	'add' operation ('add_ln312', net_hls.cc:312) [426]  (0.934 ns)
	'select' operation ('select_ln289_2', net_hls.cc:289) [437]  (0.47 ns)
	'add' operation ('add_ln289', net_hls.cc:289) [439]  (0.989 ns)

 <State 12>: 2.42ns
The critical path consists of the following:
	'urem' operation ('empty', net_hls.cc:289) [3304]  (1.53 ns)
	'icmp' operation ('empty_26', net_hls.cc:289) [3305]  (0.884 ns)

 <State 13>: 2.62ns
The critical path consists of the following:
	'getelementptr' operation ('ddr_ptr_V_addr', net_hls.cc:310) [3303]  (0 ns)
	bus request on port 'ddr_ptr_V' (net_hls.cc:310) [3308]  (2.62 ns)

 <State 14>: 2.62ns
The critical path consists of the following:
	bus write on port 'ddr_ptr_V' (net_hls.cc:310) [3311]  (2.62 ns)

 <State 15>: 2.62ns
The critical path consists of the following:
	bus access on port 'ddr_ptr_V' (net_hls.cc:310) [3318]  (2.62 ns)

 <State 16>: 2.62ns
The critical path consists of the following:
	bus access on port 'ddr_ptr_V' (net_hls.cc:310) [3318]  (2.62 ns)

 <State 17>: 2.62ns
The critical path consists of the following:
	bus access on port 'ddr_ptr_V' (net_hls.cc:310) [3318]  (2.62 ns)

 <State 18>: 2.62ns
The critical path consists of the following:
	bus access on port 'ddr_ptr_V' (net_hls.cc:310) [3318]  (2.62 ns)

 <State 19>: 2.62ns
The critical path consists of the following:
	bus access on port 'ddr_ptr_V' (net_hls.cc:310) [3318]  (2.62 ns)

 <State 20>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
