// Seed: 3662237582
module module_1 (
    input wire id_0,
    input supply0 id_1,
    output wand id_2,
    output uwire id_3,
    input wor id_4,
    input tri0 id_5,
    output tri1 id_6,
    input tri0 id_7,
    input supply1 id_8,
    input uwire id_9,
    input tri1 id_10,
    input supply1 id_11,
    input tri1 module_0,
    input supply0 id_13,
    input supply0 id_14,
    input supply0 id_15,
    output supply1 id_16,
    input tri1 id_17,
    output wand id_18,
    input tri0 id_19,
    input tri0 id_20,
    input tri0 id_21,
    output wor id_22,
    input tri id_23,
    input tri0 id_24,
    input tri id_25,
    output supply1 id_26,
    input uwire id_27,
    input tri0 id_28,
    input wor id_29,
    input tri1 id_30,
    input tri0 id_31,
    input wire id_32,
    output tri0 id_33,
    output wire id_34
);
  assign id_33 = 1;
  assign id_18 = id_13;
  id_36 :
  assert property (@(posedge id_36 or 1) 1)
  else;
  assign module_1.id_5 = 0;
  wire id_37;
  assign id_34 = 1;
endmodule
module module_1 (
    input wor id_0,
    output wor id_1,
    input tri1 id_2,
    input supply1 id_3,
    input tri id_4,
    output tri1 id_5
);
  module_0 modCall_1 (
      id_2,
      id_0,
      id_1,
      id_1,
      id_0,
      id_3,
      id_5,
      id_4,
      id_2,
      id_3,
      id_4,
      id_0,
      id_2,
      id_3,
      id_3,
      id_4,
      id_5,
      id_4,
      id_5,
      id_3,
      id_3,
      id_4,
      id_5,
      id_4,
      id_3,
      id_0,
      id_1,
      id_4,
      id_4,
      id_4,
      id_2,
      id_4,
      id_4,
      id_1,
      id_1
  );
endmodule
